{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457332483831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457332483831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 06 22:34:43 2016 " "Processing started: Sun Mar 06 22:34:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457332483831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1457332483831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mARM -c msystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off mARM -c msystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1457332483832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1457332484543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/wb-bridge/avalon_to_wb_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/wb-bridge/avalon_to_wb_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_to_wb_bridge " "Found entity 1: avalon_to_wb_bridge" {  } { { "soc/wb-bridge/avalon_to_wb_bridge.v" "" { Text "D:/arm4u-soc2/soc/wb-bridge/avalon_to_wb_bridge.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332484650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332484650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u/writeback.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/arm4u/writeback.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 writeback-rtl " "Found design unit 1: writeback-rtl" {  } { { "soc/arm4u/writeback.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/writeback.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485422 ""} { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "soc/arm4u/writeback.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/writeback.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/arm4u/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-synth " "Found design unit 1: register_file-synth" {  } { { "soc/arm4u/register_file.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/register_file.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485425 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "soc/arm4u/register_file.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/register_file.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/arm4u/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-rtl " "Found design unit 1: memory-rtl" {  } { { "soc/arm4u/memory.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/memory.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485429 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "soc/arm4u/memory.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/memory.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u/forwarding.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/arm4u/forwarding.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding-rtl " "Found design unit 1: forwarding-rtl" {  } { { "soc/arm4u/forwarding.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/forwarding.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485432 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding " "Found entity 1: forwarding" {  } { { "soc/arm4u/forwarding.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/forwarding.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u/fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/arm4u/fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-rtl " "Found design unit 1: fetch-rtl" {  } { { "soc/arm4u/fetch.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/fetch.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485435 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "soc/arm4u/fetch.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/fetch.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u/execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/arm4u/execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute-rtl " "Found design unit 1: execute-rtl" {  } { { "soc/arm4u/execute.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/execute.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485438 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "soc/arm4u/execute.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/execute.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u/decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/arm4u/decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-rtl " "Found design unit 1: decode-rtl" {  } { { "soc/arm4u/decode.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/decode.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485444 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "soc/arm4u/decode.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/decode.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/arm4u/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arm4u_cpu-bench " "Found design unit 1: arm4u_cpu-bench" {  } { { "soc/arm4u/cpu.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/cpu.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485448 ""} { "Info" "ISGN_ENTITY_NAME" "1 arm4u_cpu " "Found entity 1: arm4u_cpu" {  } { { "soc/arm4u/cpu.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/cpu.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u/cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/arm4u/cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache-synth " "Found design unit 1: cache-synth" {  } { { "soc/arm4u/cache.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/cache.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485452 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "soc/arm4u/cache.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/cache.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u/barrelshift.vhd 3 1 " "Found 3 design units, including 1 entities, in source file soc/arm4u/barrelshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelshift-rtl " "Found design unit 1: barrelshift-rtl" {  } { { "soc/arm4u/barrelshift.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/barrelshift.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485457 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 barrelshift-optimized " "Found design unit 2: barrelshift-optimized" {  } { { "soc/arm4u/barrelshift.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/barrelshift.vhd" 178 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485457 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelshift " "Found entity 1: barrelshift" {  } { { "soc/arm4u/barrelshift.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/barrelshift.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u/arm_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file soc/arm4u/arm_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arm_types " "Found design unit 1: arm_types" {  } { { "soc/arm4u/arm_types.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/arm_types.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485461 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 arm_types-body " "Found design unit 2: arm_types-body" {  } { { "soc/arm4u/arm_types.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/arm_types.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/arm4u/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "soc/arm4u/alu.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/alu.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485464 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "soc/arm4u/alu.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/alu.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u-msystem.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/arm4u-msystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm4usoc " "Found entity 1: arm4usoc" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/gpio/gpio_top.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/gpio/gpio_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_top " "Found entity 1: gpio_top" {  } { { "vlog/gpio/gpio_top.v" "" { Text "D:/arm4u-soc2/vlog/gpio/gpio_top.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/gpio/gpio_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file vlog/gpio/gpio_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/tiny_spi/rtl/verilog/tiny_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/tiny_spi/rtl/verilog/tiny_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 tiny_spi " "Found entity 1: tiny_spi" {  } { { "vlog/tiny_spi/rtl/verilog/tiny_spi.v" "" { Text "D:/arm4u-soc2/vlog/tiny_spi/rtl/verilog/tiny_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/sdram/wb_sdram_ctrl/wb_sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/sdram/wb_sdram_ctrl/wb_sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_sdram_ctrl " "Found entity 1: wb_sdram_ctrl" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_sdram_ctrl.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/sdram/wb_sdram_ctrl/wb_port.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/sdram/wb_sdram_ctrl/wb_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_port " "Found entity 1: wb_port" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_clock_fifo " "Found entity 1: dual_clock_fifo" {  } { { "vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/sdram/wb_sdram_ctrl/dpram_generic.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/sdram/wb_sdram_ctrl/dpram_generic.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_generic " "Found entity 1: dpram_generic" {  } { { "vlog/sdram/wb_sdram_ctrl/dpram_generic.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/dpram_generic.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/sdram/wb_sdram_ctrl/dpram_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/sdram/wb_sdram_ctrl/dpram_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_altera " "Found entity 1: dpram_altera" {  } { { "vlog/sdram/wb_sdram_ctrl/dpram_altera.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/dpram_altera.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/sdram/wb_sdram_ctrl/bufram.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/sdram/wb_sdram_ctrl/bufram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufram " "Found entity 1: bufram" {  } { { "vlog/sdram/wb_sdram_ctrl/bufram.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/bufram.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/sdram/wb_sdram_ctrl/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/sdram/wb_sdram_ctrl/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "vlog/sdram/wb_sdram_ctrl/arbiter.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/arbiter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/system/wishbone_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/system/wishbone_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_arbiter " "Found entity 1: wishbone_arbiter" {  } { { "vlog/system/wishbone_arbiter.v" "" { Text "D:/arm4u-soc2/vlog/system/wishbone_arbiter.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/amber23/a23_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/amber23/a23_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 a23_cache " "Found entity 1: a23_cache" {  } { { "vlog/amber23/a23_cache.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_cache.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/system/memory_configuration.v 0 0 " "Found 0 design units, including 0 entities, in source file vlog/system/memory_configuration.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/lib/generic_sram_line_en.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/lib/generic_sram_line_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 generic_sram_line_en " "Found entity 1: generic_sram_line_en" {  } { { "vlog/lib/generic_sram_line_en.v" "" { Text "D:/arm4u-soc2/vlog/lib/generic_sram_line_en.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/lib/generic_sram_byte_en.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/lib/generic_sram_byte_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 generic_sram_byte_en " "Found entity 1: generic_sram_byte_en" {  } { { "vlog/lib/generic_sram_byte_en.v" "" { Text "D:/arm4u-soc2/vlog/lib/generic_sram_byte_en.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/lib/generic_iobuf.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/lib/generic_iobuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 generic_iobuf " "Found entity 1: generic_iobuf" {  } { { "vlog/lib/generic_iobuf.v" "" { Text "D:/arm4u-soc2/vlog/lib/generic_iobuf.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/tb/global_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file vlog/tb/global_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/tb/dumpvcd.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/tb/dumpvcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 dumpvcd " "Found entity 1: dumpvcd" {  } { { "vlog/tb/dumpvcd.v" "" { Text "D:/arm4u-soc2/vlog/tb/dumpvcd.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/tb/debug_functions.v 0 0 " "Found 0 design units, including 0 entities, in source file vlog/tb/debug_functions.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/system/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/system/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/system/timer_module.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/system/timer_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_module " "Found entity 1: timer_module" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/system/test_module.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/system/test_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_module " "Found entity 1: test_module" {  } { { "vlog/system/test_module.v" "" { Text "D:/arm4u-soc2/vlog/system/test_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/system/system_functions.v 0 0 " "Found 0 design units, including 0 entities, in source file vlog/system/system_functions.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/system/system_config_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file vlog/system/system_config_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/system/register_addresses.v 0 0 " "Found 0 design units, including 0 entities, in source file vlog/system/register_addresses.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/system/interrupt_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/system/interrupt_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "vlog/system/interrupt_controller.v" "" { Text "D:/arm4u-soc2/vlog/system/interrupt_controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/system/ethmac_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/system/ethmac_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethmac_wb " "Found entity 1: ethmac_wb" {  } { { "vlog/system/ethmac_wb.v" "" { Text "D:/arm4u-soc2/vlog/system/ethmac_wb.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/system/ddr3_afifo.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/system/ddr3_afifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_afifo " "Found entity 1: ddr3_afifo" {  } { { "vlog/system/ddr3_afifo.v" "" { Text "D:/arm4u-soc2/vlog/system/ddr3_afifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/system/boot_mem128.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/system/boot_mem128.v" { { "Info" "ISGN_ENTITY_NAME" "1 boot_mem128 " "Found entity 1: boot_mem128" {  } { { "vlog/system/boot_mem128.v" "" { Text "D:/arm4u-soc2/vlog/system/boot_mem128.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/system/boot_mem32.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/system/boot_mem32.v" { { "Info" "ISGN_ENTITY_NAME" "1 boot_mem32 " "Found entity 1: boot_mem32" {  } { { "vlog/system/boot_mem32.v" "" { Text "D:/arm4u-soc2/vlog/system/boot_mem32.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/system/afifo.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/system/afifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 afifo " "Found entity 1: afifo" {  } { { "vlog/system/afifo.v" "" { Text "D:/arm4u-soc2/vlog/system/afifo.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/amber23/a23_wishbone.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/amber23/a23_wishbone.v" { { "Info" "ISGN_ENTITY_NAME" "1 a23_wishbone " "Found entity 1: a23_wishbone" {  } { { "vlog/amber23/a23_wishbone.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_wishbone.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/amber23/a23_register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/amber23/a23_register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 a23_register_bank " "Found entity 1: a23_register_bank" {  } { { "vlog/amber23/a23_register_bank.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_register_bank.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/amber23/a23_multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/amber23/a23_multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 a23_multiply " "Found entity 1: a23_multiply" {  } { { "vlog/amber23/a23_multiply.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_multiply.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/amber23/a23_localparams.v 0 0 " "Found 0 design units, including 0 entities, in source file vlog/amber23/a23_localparams.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/amber23/a23_functions.v 0 0 " "Found 0 design units, including 0 entities, in source file vlog/amber23/a23_functions.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/amber23/a23_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/amber23/a23_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 a23_fetch " "Found entity 1: a23_fetch" {  } { { "vlog/amber23/a23_fetch.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_fetch.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/amber23/a23_execute.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/amber23/a23_execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 a23_execute " "Found entity 1: a23_execute" {  } { { "vlog/amber23/a23_execute.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_execute.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRANCH branch a23_localparams.v(49) " "Verilog HDL Declaration information at a23_localparams.v(49): object \"BRANCH\" differs only in case from object \"branch\" in the same scope" {  } { { "a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Quartus II" 0 -1 1457332485651 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "branch a23_decode.v(234) " "HDL info at a23_decode.v(234): see declaration for object \"branch\"" {  } { { "vlog/amber23/a23_decode.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_decode.v" 234 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332485652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IRQ irq a23_localparams.v(107) " "Verilog HDL Declaration information at a23_localparams.v(107): object \"IRQ\" differs only in case from object \"irq\" in the same scope" {  } { { "a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 107 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Quartus II" 0 -1 1457332485652 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "irq a23_decode.v(323) " "HDL info at a23_decode.v(323): see declaration for object \"irq\"" {  } { { "vlog/amber23/a23_decode.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_decode.v" 323 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332485652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FIRQ firq a23_localparams.v(108) " "Verilog HDL Declaration information at a23_localparams.v(108): object \"FIRQ\" differs only in case from object \"firq\" in the same scope" {  } { { "a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 108 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Quartus II" 0 -1 1457332485652 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "firq a23_decode.v(324) " "HDL info at a23_decode.v(324): see declaration for object \"firq\"" {  } { { "vlog/amber23/a23_decode.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_decode.v" 324 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332485653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/amber23/a23_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/amber23/a23_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 a23_decode " "Found entity 1: a23_decode" {  } { { "vlog/amber23/a23_decode.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_decode.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/amber23/a23_core.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/amber23/a23_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 a23_core " "Found entity 1: a23_core" {  } { { "vlog/amber23/a23_core.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_core.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/amber23/a23_coprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/amber23/a23_coprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 a23_coprocessor " "Found entity 1: a23_coprocessor" {  } { { "vlog/amber23/a23_coprocessor.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_coprocessor.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/amber23/a23_config_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file vlog/amber23/a23_config_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/amber23/a23_barrel_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/amber23/a23_barrel_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 a23_barrel_shift " "Found entity 1: a23_barrel_shift" {  } { { "vlog/amber23/a23_barrel_shift.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_barrel_shift.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/amber23/a23_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/amber23/a23_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 a23_alu " "Found entity 1: a23_alu" {  } { { "vlog/amber23/a23_alu.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_alu.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_clocks_resets.v 1 1 " "Found 1 design units, including 1 entities, in source file my_clocks_resets.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_clocks_resets " "Found entity 1: my_clocks_resets" {  } { { "my_clocks_resets.v" "" { Text "D:/arm4u-soc2/my_clocks_resets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram/my_sram_2048_32_byte_en.v 1 1 " "Found 1 design units, including 1 entities, in source file sram/my_sram_2048_32_byte_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_sram_2048_32_byte_en " "Found entity 1: my_sram_2048_32_byte_en" {  } { { "sram/my_sram_2048_32_byte_en.v" "" { Text "D:/arm4u-soc2/sram/my_sram_2048_32_byte_en.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram/my_sram_256_128_byte_en.v 1 1 " "Found 1 design units, including 1 entities, in source file sram/my_sram_256_128_byte_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_sram_256_128_byte_en " "Found entity 1: my_sram_256_128_byte_en" {  } { { "sram/my_sram_256_128_byte_en.v" "" { Text "D:/arm4u-soc2/sram/my_sram_256_128_byte_en.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram/my_sram_256_21_line_en.v 1 1 " "Found 1 design units, including 1 entities, in source file sram/my_sram_256_21_line_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_sram_256_21_line_en " "Found entity 1: my_sram_256_21_line_en" {  } { { "sram/my_sram_256_21_line_en.v" "" { Text "D:/arm4u-soc2/sram/my_sram_256_21_line_en.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram/sram_256_128_byte_en.v 1 1 " "Found 1 design units, including 1 entities, in source file sram/sram_256_128_byte_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_256_128_byte_en " "Found entity 1: sram_256_128_byte_en" {  } { { "sram/sram_256_128_byte_en.v" "" { Text "D:/arm4u-soc2/sram/sram_256_128_byte_en.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram/sram_256_21_line_en.v 1 1 " "Found 1 design units, including 1 entities, in source file sram/sram_256_21_line_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_256_21_line_en " "Found entity 1: sram_256_21_line_en" {  } { { "sram/sram_256_21_line_en.v" "" { Text "D:/arm4u-soc2/sram/sram_256_21_line_en.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram/sram_2048_32_byte_en.v 1 1 " "Found 1 design units, including 1 entities, in source file sram/sram_2048_32_byte_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_2048_32_byte_en " "Found entity 1: sram_2048_32_byte_en" {  } { { "sram/sram_2048_32_byte_en.v" "" { Text "D:/arm4u-soc2/sram/sram_2048_32_byte_en.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file my_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_pll " "Found entity 1: my_pll" {  } { { "my_pll.v" "" { Text "D:/arm4u-soc2/my_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlog/simplegpio/simple_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file vlog/simplegpio/simple_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_gpio " "Found entity 1: simple_gpio" {  } { { "vlog/simplegpio/simple_gpio.v" "" { Text "D:/arm4u-soc2/vlog/simplegpio/simple_gpio.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332485710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332485710 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "test_mem_ctrl arm4u-msystem.v(536) " "Verilog HDL Implicit Net warning at arm4u-msystem.v(536): created implicit net for \"test_mem_ctrl\"" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 536 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332485729 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "phy_reset_n arm4u-msystem.v(547) " "Verilog HDL Implicit Net warning at arm4u-msystem.v(547): created implicit net for \"phy_reset_n\"" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 547 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332485730 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(67) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(67): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 67 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1457332485755 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(69) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(69): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 69 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1457332485755 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(71) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(71): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 71 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1457332485755 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(76) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(76): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 76 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1457332485755 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(81) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(81): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1457332485755 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(85) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(85): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1457332485756 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(99) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(99): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 99 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1457332485756 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wb_port wb_port.v(112) " "Verilog HDL Parameter Declaration warning at wb_port.v(112): Parameter Declaration in module \"wb_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 112 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1457332485765 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wb_port wb_port.v(119) " "Verilog HDL Parameter Declaration warning at wb_port.v(119): Parameter Declaration in module \"wb_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 119 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1457332485765 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wb_port wb_port.v(125) " "Verilog HDL Parameter Declaration warning at wb_port.v(125): Parameter Declaration in module \"wb_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 125 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1457332485765 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arm4usoc " "Elaborating entity \"arm4usoc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1457332486169 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_STATUS register_addresses.v(49) " "Verilog HDL or VHDL information at register_addresses.v(49): object \"AMBER_TEST_STATUS\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 49 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486178 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_FIRQ_TIMER register_addresses.v(50) " "Verilog HDL or VHDL information at register_addresses.v(50): object \"AMBER_TEST_FIRQ_TIMER\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 50 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486178 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_IRQ_TIMER register_addresses.v(51) " "Verilog HDL or VHDL information at register_addresses.v(51): object \"AMBER_TEST_IRQ_TIMER\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 51 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486178 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_CONTROL register_addresses.v(52) " "Verilog HDL or VHDL information at register_addresses.v(52): object \"AMBER_TEST_UART_CONTROL\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 52 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486178 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_STATUS register_addresses.v(53) " "Verilog HDL or VHDL information at register_addresses.v(53): object \"AMBER_TEST_UART_STATUS\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 53 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486178 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_TXD register_addresses.v(54) " "Verilog HDL or VHDL information at register_addresses.v(54): object \"AMBER_TEST_UART_TXD\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 54 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486178 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_SIM_CTRL register_addresses.v(55) " "Verilog HDL or VHDL information at register_addresses.v(55): object \"AMBER_TEST_SIM_CTRL\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 55 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486178 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_MEM_CTRL register_addresses.v(56) " "Verilog HDL or VHDL information at register_addresses.v(56): object \"AMBER_TEST_MEM_CTRL\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 56 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486178 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_CYCLES register_addresses.v(57) " "Verilog HDL or VHDL information at register_addresses.v(57): object \"AMBER_TEST_CYCLES\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 57 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486179 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_LED register_addresses.v(58) " "Verilog HDL or VHDL information at register_addresses.v(58): object \"AMBER_TEST_LED\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 58 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486179 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_PHY_RST register_addresses.v(59) " "Verilog HDL or VHDL information at register_addresses.v(59): object \"AMBER_TEST_PHY_RST\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 59 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486179 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM register_addresses.v(61) " "Verilog HDL or VHDL information at register_addresses.v(61): object \"AMBER_TEST_RANDOM_NUM\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 61 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486179 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM00 register_addresses.v(62) " "Verilog HDL or VHDL information at register_addresses.v(62): object \"AMBER_TEST_RANDOM_NUM00\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 62 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486179 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM01 register_addresses.v(63) " "Verilog HDL or VHDL information at register_addresses.v(63): object \"AMBER_TEST_RANDOM_NUM01\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 63 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486179 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM02 register_addresses.v(64) " "Verilog HDL or VHDL information at register_addresses.v(64): object \"AMBER_TEST_RANDOM_NUM02\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 64 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486179 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM03 register_addresses.v(65) " "Verilog HDL or VHDL information at register_addresses.v(65): object \"AMBER_TEST_RANDOM_NUM03\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 65 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486179 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM04 register_addresses.v(66) " "Verilog HDL or VHDL information at register_addresses.v(66): object \"AMBER_TEST_RANDOM_NUM04\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 66 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486179 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM05 register_addresses.v(67) " "Verilog HDL or VHDL information at register_addresses.v(67): object \"AMBER_TEST_RANDOM_NUM05\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 67 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486179 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM06 register_addresses.v(68) " "Verilog HDL or VHDL information at register_addresses.v(68): object \"AMBER_TEST_RANDOM_NUM06\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 68 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486180 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM07 register_addresses.v(69) " "Verilog HDL or VHDL information at register_addresses.v(69): object \"AMBER_TEST_RANDOM_NUM07\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 69 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486180 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM08 register_addresses.v(70) " "Verilog HDL or VHDL information at register_addresses.v(70): object \"AMBER_TEST_RANDOM_NUM08\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 70 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486180 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM09 register_addresses.v(71) " "Verilog HDL or VHDL information at register_addresses.v(71): object \"AMBER_TEST_RANDOM_NUM09\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 71 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486180 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM10 register_addresses.v(72) " "Verilog HDL or VHDL information at register_addresses.v(72): object \"AMBER_TEST_RANDOM_NUM10\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 72 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486180 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM11 register_addresses.v(73) " "Verilog HDL or VHDL information at register_addresses.v(73): object \"AMBER_TEST_RANDOM_NUM11\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 73 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486180 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM12 register_addresses.v(74) " "Verilog HDL or VHDL information at register_addresses.v(74): object \"AMBER_TEST_RANDOM_NUM12\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 74 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486180 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM13 register_addresses.v(75) " "Verilog HDL or VHDL information at register_addresses.v(75): object \"AMBER_TEST_RANDOM_NUM13\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 75 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486180 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM14 register_addresses.v(76) " "Verilog HDL or VHDL information at register_addresses.v(76): object \"AMBER_TEST_RANDOM_NUM14\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 76 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486180 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM15 register_addresses.v(77) " "Verilog HDL or VHDL information at register_addresses.v(77): object \"AMBER_TEST_RANDOM_NUM15\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 77 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486181 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_STATUS register_addresses.v(81) " "Verilog HDL or VHDL information at register_addresses.v(81): object \"AMBER_IC_IRQ0_STATUS\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 81 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486181 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_RAWSTAT register_addresses.v(82) " "Verilog HDL or VHDL information at register_addresses.v(82): object \"AMBER_IC_IRQ0_RAWSTAT\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 82 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486181 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_ENABLESET register_addresses.v(83) " "Verilog HDL or VHDL information at register_addresses.v(83): object \"AMBER_IC_IRQ0_ENABLESET\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 83 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486181 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_ENABLECLR register_addresses.v(84) " "Verilog HDL or VHDL information at register_addresses.v(84): object \"AMBER_IC_IRQ0_ENABLECLR\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 84 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486181 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_0 register_addresses.v(85) " "Verilog HDL or VHDL information at register_addresses.v(85): object \"AMBER_IC_INT_SOFTSET_0\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 85 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486181 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_0 register_addresses.v(86) " "Verilog HDL or VHDL information at register_addresses.v(86): object \"AMBER_IC_INT_SOFTCLEAR_0\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 86 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486181 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_STATUS register_addresses.v(87) " "Verilog HDL or VHDL information at register_addresses.v(87): object \"AMBER_IC_FIRQ0_STATUS\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 87 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486181 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_RAWSTAT register_addresses.v(88) " "Verilog HDL or VHDL information at register_addresses.v(88): object \"AMBER_IC_FIRQ0_RAWSTAT\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 88 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486181 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_ENABLESET register_addresses.v(89) " "Verilog HDL or VHDL information at register_addresses.v(89): object \"AMBER_IC_FIRQ0_ENABLESET\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 89 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486182 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_ENABLECLR register_addresses.v(90) " "Verilog HDL or VHDL information at register_addresses.v(90): object \"AMBER_IC_FIRQ0_ENABLECLR\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 90 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486182 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_STATUS register_addresses.v(91) " "Verilog HDL or VHDL information at register_addresses.v(91): object \"AMBER_IC_IRQ1_STATUS\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 91 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486182 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_RAWSTAT register_addresses.v(92) " "Verilog HDL or VHDL information at register_addresses.v(92): object \"AMBER_IC_IRQ1_RAWSTAT\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 92 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486182 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_ENABLESET register_addresses.v(93) " "Verilog HDL or VHDL information at register_addresses.v(93): object \"AMBER_IC_IRQ1_ENABLESET\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 93 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486182 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_ENABLECLR register_addresses.v(94) " "Verilog HDL or VHDL information at register_addresses.v(94): object \"AMBER_IC_IRQ1_ENABLECLR\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 94 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486182 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_1 register_addresses.v(95) " "Verilog HDL or VHDL information at register_addresses.v(95): object \"AMBER_IC_INT_SOFTSET_1\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 95 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486182 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_1 register_addresses.v(96) " "Verilog HDL or VHDL information at register_addresses.v(96): object \"AMBER_IC_INT_SOFTCLEAR_1\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 96 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486182 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_STATUS register_addresses.v(97) " "Verilog HDL or VHDL information at register_addresses.v(97): object \"AMBER_IC_FIRQ1_STATUS\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 97 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486182 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_RAWSTAT register_addresses.v(98) " "Verilog HDL or VHDL information at register_addresses.v(98): object \"AMBER_IC_FIRQ1_RAWSTAT\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 98 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486182 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_ENABLESET register_addresses.v(99) " "Verilog HDL or VHDL information at register_addresses.v(99): object \"AMBER_IC_FIRQ1_ENABLESET\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 99 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486183 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_ENABLECLR register_addresses.v(100) " "Verilog HDL or VHDL information at register_addresses.v(100): object \"AMBER_IC_FIRQ1_ENABLECLR\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 100 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486183 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_2 register_addresses.v(101) " "Verilog HDL or VHDL information at register_addresses.v(101): object \"AMBER_IC_INT_SOFTSET_2\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 101 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486183 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_2 register_addresses.v(102) " "Verilog HDL or VHDL information at register_addresses.v(102): object \"AMBER_IC_INT_SOFTCLEAR_2\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 102 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486183 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_3 register_addresses.v(103) " "Verilog HDL or VHDL information at register_addresses.v(103): object \"AMBER_IC_INT_SOFTSET_3\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 103 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486183 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_3 register_addresses.v(104) " "Verilog HDL or VHDL information at register_addresses.v(104): object \"AMBER_IC_INT_SOFTCLEAR_3\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 104 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486183 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_LOAD register_addresses.v(108) " "Verilog HDL or VHDL information at register_addresses.v(108): object \"AMBER_TM_TIMER0_LOAD\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 108 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486183 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_VALUE register_addresses.v(109) " "Verilog HDL or VHDL information at register_addresses.v(109): object \"AMBER_TM_TIMER0_VALUE\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 109 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486183 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_CTRL register_addresses.v(110) " "Verilog HDL or VHDL information at register_addresses.v(110): object \"AMBER_TM_TIMER0_CTRL\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 110 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486183 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_CLR register_addresses.v(111) " "Verilog HDL or VHDL information at register_addresses.v(111): object \"AMBER_TM_TIMER0_CLR\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 111 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486184 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_LOAD register_addresses.v(112) " "Verilog HDL or VHDL information at register_addresses.v(112): object \"AMBER_TM_TIMER1_LOAD\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 112 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486184 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_VALUE register_addresses.v(113) " "Verilog HDL or VHDL information at register_addresses.v(113): object \"AMBER_TM_TIMER1_VALUE\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 113 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486184 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_CTRL register_addresses.v(114) " "Verilog HDL or VHDL information at register_addresses.v(114): object \"AMBER_TM_TIMER1_CTRL\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 114 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486184 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_CLR register_addresses.v(115) " "Verilog HDL or VHDL information at register_addresses.v(115): object \"AMBER_TM_TIMER1_CLR\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 115 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486184 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_LOAD register_addresses.v(116) " "Verilog HDL or VHDL information at register_addresses.v(116): object \"AMBER_TM_TIMER2_LOAD\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 116 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486184 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_VALUE register_addresses.v(117) " "Verilog HDL or VHDL information at register_addresses.v(117): object \"AMBER_TM_TIMER2_VALUE\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 117 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486184 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_CTRL register_addresses.v(118) " "Verilog HDL or VHDL information at register_addresses.v(118): object \"AMBER_TM_TIMER2_CTRL\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 118 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486184 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_CLR register_addresses.v(119) " "Verilog HDL or VHDL information at register_addresses.v(119): object \"AMBER_TM_TIMER2_CLR\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 119 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486184 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID0 register_addresses.v(123) " "Verilog HDL or VHDL information at register_addresses.v(123): object \"AMBER_UART_PID0\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 123 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486184 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID1 register_addresses.v(124) " "Verilog HDL or VHDL information at register_addresses.v(124): object \"AMBER_UART_PID1\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 124 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486185 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID2 register_addresses.v(125) " "Verilog HDL or VHDL information at register_addresses.v(125): object \"AMBER_UART_PID2\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 125 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486185 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID3 register_addresses.v(126) " "Verilog HDL or VHDL information at register_addresses.v(126): object \"AMBER_UART_PID3\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 126 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486185 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID0 register_addresses.v(127) " "Verilog HDL or VHDL information at register_addresses.v(127): object \"AMBER_UART_CID0\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 127 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486185 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID1 register_addresses.v(128) " "Verilog HDL or VHDL information at register_addresses.v(128): object \"AMBER_UART_CID1\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 128 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486185 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID2 register_addresses.v(129) " "Verilog HDL or VHDL information at register_addresses.v(129): object \"AMBER_UART_CID2\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 129 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486185 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID3 register_addresses.v(130) " "Verilog HDL or VHDL information at register_addresses.v(130): object \"AMBER_UART_CID3\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 130 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486185 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_DR register_addresses.v(131) " "Verilog HDL or VHDL information at register_addresses.v(131): object \"AMBER_UART_DR\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 131 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486185 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_RSR register_addresses.v(132) " "Verilog HDL or VHDL information at register_addresses.v(132): object \"AMBER_UART_RSR\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 132 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486185 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_LCRH register_addresses.v(133) " "Verilog HDL or VHDL information at register_addresses.v(133): object \"AMBER_UART_LCRH\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 133 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486185 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_LCRM register_addresses.v(134) " "Verilog HDL or VHDL information at register_addresses.v(134): object \"AMBER_UART_LCRM\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 134 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486186 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_LCRL register_addresses.v(135) " "Verilog HDL or VHDL information at register_addresses.v(135): object \"AMBER_UART_LCRL\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 135 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486186 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CR register_addresses.v(136) " "Verilog HDL or VHDL information at register_addresses.v(136): object \"AMBER_UART_CR\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 136 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486186 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_FR register_addresses.v(137) " "Verilog HDL or VHDL information at register_addresses.v(137): object \"AMBER_UART_FR\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 137 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486186 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_IIR register_addresses.v(138) " "Verilog HDL or VHDL information at register_addresses.v(138): object \"AMBER_UART_IIR\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 138 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486186 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_ICR register_addresses.v(139) " "Verilog HDL or VHDL information at register_addresses.v(139): object \"AMBER_UART_ICR\" declared but not used" {  } { { "vlog/system/register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 139 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486186 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "REGOP a23_localparams.v(44) " "Verilog HDL or VHDL information at a23_localparams.v(44): object \"REGOP\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 44 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486186 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MULT a23_localparams.v(45) " "Verilog HDL or VHDL information at a23_localparams.v(45): object \"MULT\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 45 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486186 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SWAP a23_localparams.v(46) " "Verilog HDL or VHDL information at a23_localparams.v(46): object \"SWAP\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 46 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486187 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TRANS a23_localparams.v(47) " "Verilog HDL or VHDL information at a23_localparams.v(47): object \"TRANS\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 47 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486187 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MTRANS a23_localparams.v(48) " "Verilog HDL or VHDL information at a23_localparams.v(48): object \"MTRANS\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 48 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486187 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "BRANCH a23_localparams.v(49) " "Verilog HDL or VHDL information at a23_localparams.v(49): object \"BRANCH\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 49 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486187 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CODTRANS a23_localparams.v(50) " "Verilog HDL or VHDL information at a23_localparams.v(50): object \"CODTRANS\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 50 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486187 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "COREGOP a23_localparams.v(51) " "Verilog HDL or VHDL information at a23_localparams.v(51): object \"COREGOP\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 51 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486187 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CORTRANS a23_localparams.v(52) " "Verilog HDL or VHDL information at a23_localparams.v(52): object \"CORTRANS\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 52 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486187 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SWI a23_localparams.v(53) " "Verilog HDL or VHDL information at a23_localparams.v(53): object \"SWI\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 53 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486187 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AND a23_localparams.v(57) " "Verilog HDL or VHDL information at a23_localparams.v(57): object \"AND\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 57 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486187 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "EOR a23_localparams.v(58) " "Verilog HDL or VHDL information at a23_localparams.v(58): object \"EOR\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 58 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486187 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SUB a23_localparams.v(59) " "Verilog HDL or VHDL information at a23_localparams.v(59): object \"SUB\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 59 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486187 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RSB a23_localparams.v(60) " "Verilog HDL or VHDL information at a23_localparams.v(60): object \"RSB\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 60 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486188 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ADD a23_localparams.v(61) " "Verilog HDL or VHDL information at a23_localparams.v(61): object \"ADD\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 61 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486188 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ADC a23_localparams.v(62) " "Verilog HDL or VHDL information at a23_localparams.v(62): object \"ADC\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 62 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486188 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SBC a23_localparams.v(63) " "Verilog HDL or VHDL information at a23_localparams.v(63): object \"SBC\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 63 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486188 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RSC a23_localparams.v(64) " "Verilog HDL or VHDL information at a23_localparams.v(64): object \"RSC\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 64 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486188 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TST a23_localparams.v(65) " "Verilog HDL or VHDL information at a23_localparams.v(65): object \"TST\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 65 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486188 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TEQ a23_localparams.v(66) " "Verilog HDL or VHDL information at a23_localparams.v(66): object \"TEQ\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 66 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486188 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CMP a23_localparams.v(67) " "Verilog HDL or VHDL information at a23_localparams.v(67): object \"CMP\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 67 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486188 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CMN a23_localparams.v(68) " "Verilog HDL or VHDL information at a23_localparams.v(68): object \"CMN\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 68 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486189 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ORR a23_localparams.v(69) " "Verilog HDL or VHDL information at a23_localparams.v(69): object \"ORR\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 69 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486189 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MOV a23_localparams.v(70) " "Verilog HDL or VHDL information at a23_localparams.v(70): object \"MOV\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 70 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486189 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "BIC a23_localparams.v(71) " "Verilog HDL or VHDL information at a23_localparams.v(71): object \"BIC\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 71 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486189 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MVN a23_localparams.v(72) " "Verilog HDL or VHDL information at a23_localparams.v(72): object \"MVN\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 72 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486189 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "NV a23_localparams.v(94) " "Verilog HDL or VHDL information at a23_localparams.v(94): object \"NV\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 94 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486189 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "LSL a23_localparams.v(99) " "Verilog HDL or VHDL information at a23_localparams.v(99): object \"LSL\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 99 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486189 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "LSR a23_localparams.v(100) " "Verilog HDL or VHDL information at a23_localparams.v(100): object \"LSR\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 100 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486190 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ASR a23_localparams.v(101) " "Verilog HDL or VHDL information at a23_localparams.v(101): object \"ASR\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 101 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486190 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RRX a23_localparams.v(102) " "Verilog HDL or VHDL information at a23_localparams.v(102): object \"RRX\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 102 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486190 "|arm4usoc"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ROR a23_localparams.v(103) " "Verilog HDL or VHDL information at a23_localparams.v(103): object \"ROR\" declared but not used" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 103 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486190 "|arm4usoc"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(112) " "Verilog HDL Assignment information at a23_localparams.v(112): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 112 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486190 "|arm4usoc"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(113) " "Verilog HDL Assignment information at a23_localparams.v(113): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 113 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486190 "|arm4usoc"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(114) " "Verilog HDL Assignment information at a23_localparams.v(114): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 114 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486190 "|arm4usoc"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 a23_localparams.v(115) " "Verilog HDL Assignment information at a23_localparams.v(115): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "vlog/amber23/a23_localparams.v" "" { Text "D:/arm4u-soc2/vlog/amber23/a23_localparams.v" 115 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486190 "|arm4usoc"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 arm4u-msystem.v(363) " "Verilog HDL Assignment information at arm4u-msystem.v(363): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 363 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486190 "|arm4usoc"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 arm4u-msystem.v(365) " "Verilog HDL Assignment information at arm4u-msystem.v(365): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 365 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486191 "|arm4usoc"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 arm4u-msystem.v(366) " "Verilog HDL Assignment information at arm4u-msystem.v(366): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 366 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486191 "|arm4usoc"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 arm4u-msystem.v(396) " "Verilog HDL Assignment information at arm4u-msystem.v(396): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 396 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486191 "|arm4usoc"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 arm4u-msystem.v(398) " "Verilog HDL Assignment information at arm4u-msystem.v(398): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 398 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486191 "|arm4usoc"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 arm4u-msystem.v(432) " "Verilog HDL Assignment information at arm4u-msystem.v(432): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 432 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486191 "|arm4usoc"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 arm4u-msystem.v(434) " "Verilog HDL Assignment information at arm4u-msystem.v(434): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 434 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486191 "|arm4usoc"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 arm4u-msystem.v(517) " "Verilog HDL Assignment information at arm4u-msystem.v(517): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 517 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486191 "|arm4usoc"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 arm4u-msystem.v(519) " "Verilog HDL Assignment information at arm4u-msystem.v(519): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 519 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486191 "|arm4usoc"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 arm4u-msystem.v(520) " "Verilog HDL Assignment information at arm4u-msystem.v(520): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 520 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486191 "|arm4usoc"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 arm4u-msystem.v(613) " "Verilog HDL Assignment information at arm4u-msystem.v(613): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 613 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486191 "|arm4usoc"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_uart0_rts arm4u-msystem.v(82) " "input port \"i_uart0_rts\" at arm4u-msystem.v(82) has no fan-out" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 82 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332486192 "|arm4usoc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_clocks_resets my_clocks_resets:u_clk_r " "Elaborating entity \"my_clocks_resets\" for hierarchy \"my_clocks_resets:u_clk_r\"" {  } { { "soc/arm4u-msystem.v" "u_clk_r" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486196 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 my_clocks_resets.v(26) " "Verilog HDL Assignment information at my_clocks_resets.v(26): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "my_clocks_resets.v" "" { Text "D:/arm4u-soc2/my_clocks_resets.v" 26 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486197 "|arm4usoc|my_clocks_resets:u_clk_r"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 my_clocks_resets.v(27) " "Verilog HDL Assignment information at my_clocks_resets.v(27): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "my_clocks_resets.v" "" { Text "D:/arm4u-soc2/my_clocks_resets.v" 27 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486198 "|arm4usoc|my_clocks_resets:u_clk_r"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 my_clocks_resets.v(28) " "Verilog HDL Assignment information at my_clocks_resets.v(28): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "my_clocks_resets.v" "" { Text "D:/arm4u-soc2/my_clocks_resets.v" 28 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486198 "|arm4usoc|my_clocks_resets:u_clk_r"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 18 my_clocks_resets.v(60) " "Verilog HDL Assignment information at my_clocks_resets.v(60): truncated unsized constant literal with size 32 to size 18 with no loss of information" {  } { { "my_clocks_resets.v" "" { Text "D:/arm4u-soc2/my_clocks_resets.v" 60 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486198 "|arm4usoc|my_clocks_resets:u_clk_r"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 18 my_clocks_resets.v(66) " "Verilog HDL Assignment information at my_clocks_resets.v(66): truncated unsized constant literal with size 32 to size 18 with no loss of information" {  } { { "my_clocks_resets.v" "" { Text "D:/arm4u-soc2/my_clocks_resets.v" 66 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486198 "|arm4usoc|my_clocks_resets:u_clk_r"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 my_clocks_resets.v(73) " "Verilog HDL Assignment information at my_clocks_resets.v(73): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "my_clocks_resets.v" "" { Text "D:/arm4u-soc2/my_clocks_resets.v" 73 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486198 "|arm4usoc|my_clocks_resets:u_clk_r"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 my_clocks_resets.v(76) " "Verilog HDL Assignment information at my_clocks_resets.v(76): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "my_clocks_resets.v" "" { Text "D:/arm4u-soc2/my_clocks_resets.v" 76 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486198 "|arm4usoc|my_clocks_resets:u_clk_r"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "my_clocks_resets.v(79) " "Verilog HDL or VHDL arithmetic warning at my_clocks_resets.v(79): loss of carry in addition or borrow in subtraction" {  } { { "my_clocks_resets.v" "" { Text "D:/arm4u-soc2/my_clocks_resets.v" 79 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332486198 "|arm4usoc|my_clocks_resets:u_clk_r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pll my_clocks_resets:u_clk_r\|my_pll:my_pll_inst " "Elaborating entity \"my_pll\" for hierarchy \"my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\"" {  } { { "my_clocks_resets.v" "my_pll_inst" { Text "D:/arm4u-soc2/my_clocks_resets.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\"" {  } { { "my_pll.v" "altpll_component" { Text "D:/arm4u-soc2/my_pll.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\"" {  } { { "my_pll.v" "" { Text "D:/arm4u-soc2/my_pll.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332486270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component " "Instantiated megafunction \"my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 5 " "Parameter \"clk3_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486272 ""}  } { { "my_pll.v" "" { Text "D:/arm4u-soc2/my_pll.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457332486272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_pll_altpll " "Found entity 1: my_pll_altpll" {  } { { "db/my_pll_altpll.v" "" { Text "D:/arm4u-soc2/db/my_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332486397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332486397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pll_altpll my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated " "Elaborating entity \"my_pll_altpll\" for hierarchy \"my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_cpu arm4u_cpu:ARM4U " "Elaborating entity \"arm4u_cpu\" for hierarchy \"arm4u_cpu:ARM4U\"" {  } { { "soc/arm4u-msystem.v" "ARM4U" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cache arm4u_cpu:ARM4U\|cache:c A:synth " "Elaborating entity \"cache\" using architecture \"A:synth\" for hierarchy \"arm4u_cpu:ARM4U\|cache:c\"" {  } { { "soc/arm4u/cpu.vhd" "c" { Text "D:/arm4u-soc2/soc/arm4u/cpu.vhd" 110 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486413 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ZERO math_real.vhd(2827) " "Verilog HDL or VHDL information at math_real.vhd(2827): object \"ZERO\" declared but not used" {  } { { "ieee/math_real.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/math_real.vhd" 2827 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486416 "|arm4usoc|arm4u_cpu:ARM4U|cache:c"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ONE math_real.vhd(2828) " "Verilog HDL or VHDL information at math_real.vhd(2828): object \"ONE\" declared but not used" {  } { { "ieee/math_real.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/math_real.vhd" 2828 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486416 "|arm4usoc|arm4u_cpu:ARM4U|cache:c"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "s_data_wren cache.vhd(85) " "Verilog HDL or VHDL information at cache.vhd(85): object \"s_data_wren\" declared but not used" {  } { { "soc/arm4u/cache.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/cache.vhd" 85 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486416 "|arm4usoc|arm4u_cpu:ARM4U|cache:c"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "nextstate cache.vhd(95) " "Verilog HDL or VHDL information at cache.vhd(95): object \"nextstate\" declared but not used" {  } { { "soc/arm4u/cache.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/cache.vhd" 95 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486417 "|arm4usoc|arm4u_cpu:ARM4U|cache:c"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "cache.vhd(139) " "VHDL Subtype or Type Declaration warning at cache.vhd(139): subtype or type has null range" {  } { { "soc/arm4u/cache.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/cache.vhd" 139 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1457332486417 "|arm4usoc|arm4u_cpu:ARM4U|cache:c"}
{ "Warning" "WVRFX_VHDL_RANGE_CHOICE_IGNORED" "cache.vhd(139) " "VHDL warning at cache.vhd(139): ignored choice with illegal range bounds" {  } { { "soc/arm4u/cache.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/cache.vhd" 139 0 0 } }  } 0 10443 "VHDL warning at %1!s!: ignored choice with illegal range bounds" 0 0 "Quartus II" 0 -1 1457332486417 "|arm4usoc|arm4u_cpu:ARM4U|cache:c"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input coe_cpu_address\[1..0\] cache.vhd(50) " "input port \"coe_cpu_address\[1..0\]\" at cache.vhd(50) has no fan-out" {  } { { "soc/arm4u/cache.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/cache.vhd" 50 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332486417 "|arm4usoc|arm4u_cpu:ARM4U|cache:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arm4u_cpu:ARM4U\|cache:c\|altsyncram:g_data_sram " "Elaborating entity \"altsyncram\" for hierarchy \"arm4u_cpu:ARM4U\|cache:c\|altsyncram:g_data_sram\"" {  } { { "soc/arm4u/cache.vhd" "g_data_sram" { Text "D:/arm4u-soc2/soc/arm4u/cache.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm4u_cpu:ARM4U\|cache:c\|altsyncram:g_data_sram " "Elaborated megafunction instantiation \"arm4u_cpu:ARM4U\|cache:c\|altsyncram:g_data_sram\"" {  } { { "soc/arm4u/cache.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/cache.vhd" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332486474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm4u_cpu:ARM4U\|cache:c\|altsyncram:g_data_sram " "Instantiated megafunction \"arm4u_cpu:ARM4U\|cache:c\|altsyncram:g_data_sram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486474 ""}  } { { "soc/arm4u/cache.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/cache.vhd" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457332486474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bfr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bfr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bfr1 " "Found entity 1: altsyncram_bfr1" {  } { { "db/altsyncram_bfr1.tdf" "" { Text "D:/arm4u-soc2/db/altsyncram_bfr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332486598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332486598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bfr1 arm4u_cpu:ARM4U\|cache:c\|altsyncram:g_data_sram\|altsyncram_bfr1:auto_generated " "Elaborating entity \"altsyncram_bfr1\" for hierarchy \"arm4u_cpu:ARM4U\|cache:c\|altsyncram:g_data_sram\|altsyncram_bfr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arm4u_cpu:ARM4U\|cache:c\|altsyncram:g_tag_sram " "Elaborating entity \"altsyncram\" for hierarchy \"arm4u_cpu:ARM4U\|cache:c\|altsyncram:g_tag_sram\"" {  } { { "soc/arm4u/cache.vhd" "g_tag_sram" { Text "D:/arm4u-soc2/soc/arm4u/cache.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm4u_cpu:ARM4U\|cache:c\|altsyncram:g_tag_sram " "Elaborated megafunction instantiation \"arm4u_cpu:ARM4U\|cache:c\|altsyncram:g_tag_sram\"" {  } { { "soc/arm4u/cache.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/cache.vhd" 256 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332486620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm4u_cpu:ARM4U\|cache:c\|altsyncram:g_tag_sram " "Instantiated megafunction \"arm4u_cpu:ARM4U\|cache:c\|altsyncram:g_tag_sram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Parameter \"width_a\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 21 " "Parameter \"width_b\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486620 ""}  } { { "soc/arm4u/cache.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/cache.vhd" 256 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457332486620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r9r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r9r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r9r1 " "Found entity 1: altsyncram_r9r1" {  } { { "db/altsyncram_r9r1.tdf" "" { Text "D:/arm4u-soc2/db/altsyncram_r9r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332486739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332486739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r9r1 arm4u_cpu:ARM4U\|cache:c\|altsyncram:g_tag_sram\|altsyncram_r9r1:auto_generated " "Elaborating entity \"altsyncram_r9r1\" for hierarchy \"arm4u_cpu:ARM4U\|cache:c\|altsyncram:g_tag_sram\|altsyncram_r9r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fetch arm4u_cpu:ARM4U\|fetch:f A:rtl " "Elaborating entity \"fetch\" using architecture \"A:rtl\" for hierarchy \"arm4u_cpu:ARM4U\|fetch:f\"" {  } { { "soc/arm4u/cpu.vhd" "f" { Text "D:/arm4u-soc2/soc/arm4u/cpu.vhd" 135 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "decode arm4u_cpu:ARM4U\|decode:d A:rtl " "Elaborating entity \"decode\" using architecture \"A:rtl\" for hierarchy \"arm4u_cpu:ARM4U\|decode:d\"" {  } { { "soc/arm4u/cpu.vhd" "d" { Text "D:/arm4u-soc2/soc/arm4u/cpu.vhd" 152 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486753 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i decode.vhd(265) " "Verilog HDL or VHDL information at decode.vhd(265): object \"i\" declared but not used" {  } { { "soc/arm4u/decode.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/decode.vhd" 265 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332486764 "|arm4usoc|arm4u_cpu:ARM4U|decode:d"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input low_flags\[2\] decode.vhd(38) " "input port \"low_flags\[2\]\" at decode.vhd(38) has no fan-out" {  } { { "soc/arm4u/decode.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/decode.vhd" 38 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332486765 "|arm4usoc|arm4u_cpu:ARM4U|decode:d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "execute arm4u_cpu:ARM4U\|execute:e A:rtl " "Elaborating entity \"execute\" using architecture \"A:rtl\" for hierarchy \"arm4u_cpu:ARM4U\|execute:e\"" {  } { { "soc/arm4u/cpu.vhd" "e" { Text "D:/arm4u-soc2/soc/arm4u/cpu.vhd" 199 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "forwarding arm4u_cpu:ARM4U\|execute:e\|forwarding:fwa A:rtl " "Elaborating entity \"forwarding\" using architecture \"A:rtl\" for hierarchy \"arm4u_cpu:ARM4U\|execute:e\|forwarding:fwa\"" {  } { { "soc/arm4u/execute.vhd" "fwa" { Text "D:/arm4u-soc2/soc/arm4u/execute.vhd" 148 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "barrelshift arm4u_cpu:ARM4U\|execute:e\|barrelshift:bs A:optimized " "Elaborating entity \"barrelshift\" using architecture \"A:optimized\" for hierarchy \"arm4u_cpu:ARM4U\|execute:e\|barrelshift:bs\"" {  } { { "soc/arm4u/execute.vhd" "bs" { Text "D:/arm4u-soc2/soc/arm4u/execute.vhd" 241 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486787 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input op_c_data\[31..8\] barrelshift.vhd(38) " "input port \"op_c_data\[31..8\]\" at barrelshift.vhd(38) has no fan-out" {  } { { "soc/arm4u/barrelshift.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/barrelshift.vhd" 38 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332486791 "|arm4usoc|arm4u_cpu:ARM4U|execute:e|barrelshift:bs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "alu arm4u_cpu:ARM4U\|execute:e\|alu:alu A:rtl " "Elaborating entity \"alu\" using architecture \"A:rtl\" for hierarchy \"arm4u_cpu:ARM4U\|execute:e\|alu:alu\"" {  } { { "soc/arm4u/execute.vhd" "alu" { Text "D:/arm4u-soc2/soc/arm4u/execute.vhd" 269 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "memory arm4u_cpu:ARM4U\|memory:m A:rtl " "Elaborating entity \"memory\" using architecture \"A:rtl\" for hierarchy \"arm4u_cpu:ARM4U\|memory:m\"" {  } { { "soc/arm4u/cpu.vhd" "m" { Text "D:/arm4u-soc2/soc/arm4u/cpu.vhd" 262 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "writeback arm4u_cpu:ARM4U\|writeback:w A:rtl " "Elaborating entity \"writeback\" using architecture \"A:rtl\" for hierarchy \"arm4u_cpu:ARM4U\|writeback:w\"" {  } { { "soc/arm4u/cpu.vhd" "w" { Text "D:/arm4u-soc2/soc/arm4u/cpu.vhd" 302 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "register_file arm4u_cpu:ARM4U\|register_file:rf A:synth " "Elaborating entity \"register_file\" using architecture \"A:synth\" for hierarchy \"arm4u_cpu:ARM4U\|register_file:rf\"" {  } { { "soc/arm4u/cpu.vhd" "rf" { Text "D:/arm4u-soc2/soc/arm4u/cpu.vhd" 329 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arm4u_cpu:ARM4U\|register_file:rf\|altsyncram:reg_array\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"arm4u_cpu:ARM4U\|register_file:rf\|altsyncram:reg_array\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm4u_cpu:ARM4U\|register_file:rf\|altsyncram:reg_array\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"arm4u_cpu:ARM4U\|register_file:rf\|altsyncram:reg_array\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332486836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm4u_cpu:ARM4U\|register_file:rf\|altsyncram:reg_array\[0\]\[31\]__1 " "Instantiated megafunction \"arm4u_cpu:ARM4U\|register_file:rf\|altsyncram:reg_array\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486837 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457332486837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5sg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5sg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5sg1 " "Found entity 1: altsyncram_5sg1" {  } { { "db/altsyncram_5sg1.tdf" "" { Text "D:/arm4u-soc2/db/altsyncram_5sg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332486953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332486953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5sg1 arm4u_cpu:ARM4U\|register_file:rf\|altsyncram:reg_array\[0\]\[31\]__1\|altsyncram_5sg1:auto_generated " "Elaborating entity \"altsyncram_5sg1\" for hierarchy \"arm4u_cpu:ARM4U\|register_file:rf\|altsyncram:reg_array\[0\]\[31\]__1\|altsyncram_5sg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_to_wb_bridge avalon_to_wb_bridge:A2WB_instr " "Elaborating entity \"avalon_to_wb_bridge\" for hierarchy \"avalon_to_wb_bridge:A2WB_instr\"" {  } { { "soc/arm4u-msystem.v" "A2WB_instr" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332486994 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avalon_to_wb_bridge.v(61) " "Verilog HDL Assignment information at avalon_to_wb_bridge.v(61): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/wb-bridge/avalon_to_wb_bridge.v" "" { Text "D:/arm4u-soc2/soc/wb-bridge/avalon_to_wb_bridge.v" 61 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486995 "|arm4usoc|avalon_to_wb_bridge:A2WB_instr"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avalon_to_wb_bridge.v(63) " "Verilog HDL Assignment information at avalon_to_wb_bridge.v(63): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/wb-bridge/avalon_to_wb_bridge.v" "" { Text "D:/arm4u-soc2/soc/wb-bridge/avalon_to_wb_bridge.v" 63 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486996 "|arm4usoc|avalon_to_wb_bridge:A2WB_instr"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 avalon_to_wb_bridge.v(65) " "Verilog HDL Assignment information at avalon_to_wb_bridge.v(65): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/wb-bridge/avalon_to_wb_bridge.v" "" { Text "D:/arm4u-soc2/soc/wb-bridge/avalon_to_wb_bridge.v" 65 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332486996 "|arm4usoc|avalon_to_wb_bridge:A2WB_instr"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input s_av_burstcount_i avalon_to_wb_bridge.v(37) " "input port \"s_av_burstcount_i\" at avalon_to_wb_bridge.v(37) has no fan-out" {  } { { "soc/wb-bridge/avalon_to_wb_bridge.v" "" { Text "D:/arm4u-soc2/soc/wb-bridge/avalon_to_wb_bridge.v" 37 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332486996 "|arm4usoc|avalon_to_wb_bridge:A2WB_instr"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input wbm_rty_i avalon_to_wb_bridge.v(55) " "input port \"wbm_rty_i\" at avalon_to_wb_bridge.v(55) has no fan-out" {  } { { "soc/wb-bridge/avalon_to_wb_bridge.v" "" { Text "D:/arm4u-soc2/soc/wb-bridge/avalon_to_wb_bridge.v" 55 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332486996 "|arm4usoc|avalon_to_wb_bridge:A2WB_instr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boot_mem32 boot_mem32:u_boot_mem " "Elaborating entity \"boot_mem32\" for hierarchy \"boot_mem32:u_boot_mem\"" {  } { { "soc/arm4u-msystem.v" "u_boot_mem" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487001 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 boot_mem32.v(70) " "Verilog HDL Assignment information at boot_mem32.v(70): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/system/boot_mem32.v" "" { Text "D:/arm4u-soc2/vlog/system/boot_mem32.v" 70 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487002 "|arm4usoc|boot_mem32:u_boot_mem"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_adr\[31..14\] boot_mem32.v(52) " "input port \"i_wb_adr\[31..14\]\" at boot_mem32.v(52) has no fan-out" {  } { { "vlog/system/boot_mem32.v" "" { Text "D:/arm4u-soc2/vlog/system/boot_mem32.v" 52 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332487002 "|arm4usoc|boot_mem32:u_boot_mem"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_adr\[1..0\] boot_mem32.v(52) " "input port \"i_wb_adr\[1..0\]\" at boot_mem32.v(52) has no fan-out" {  } { { "vlog/system/boot_mem32.v" "" { Text "D:/arm4u-soc2/vlog/system/boot_mem32.v" 52 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332487002 "|arm4usoc|boot_mem32:u_boot_mem"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_cyc boot_mem32.v(57) " "input port \"i_wb_cyc\" at boot_mem32.v(57) has no fan-out" {  } { { "vlog/system/boot_mem32.v" "" { Text "D:/arm4u-soc2/vlog/system/boot_mem32.v" 57 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332487002 "|arm4usoc|boot_mem32:u_boot_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_sram_2048_32_byte_en boot_mem32:u_boot_mem\|my_sram_2048_32_byte_en:u_mem " "Elaborating entity \"my_sram_2048_32_byte_en\" for hierarchy \"boot_mem32:u_boot_mem\|my_sram_2048_32_byte_en:u_mem\"" {  } { { "vlog/system/boot_mem32.v" "u_mem" { Text "D:/arm4u-soc2/vlog/system/boot_mem32.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487005 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DATA_WIDTH my_sram_2048_32_byte_en.v(14) " "Verilog HDL or VHDL information at my_sram_2048_32_byte_en.v(14): object \"DATA_WIDTH\" declared but not used" {  } { { "sram/my_sram_2048_32_byte_en.v" "" { Text "D:/arm4u-soc2/sram/my_sram_2048_32_byte_en.v" 14 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487007 "|arm4usoc|boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ADDRESS_WIDTH my_sram_2048_32_byte_en.v(15) " "Verilog HDL or VHDL information at my_sram_2048_32_byte_en.v(15): object \"ADDRESS_WIDTH\" declared but not used" {  } { { "sram/my_sram_2048_32_byte_en.v" "" { Text "D:/arm4u-soc2/sram/my_sram_2048_32_byte_en.v" 15 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487007 "|arm4usoc|boot_mem32:u_boot_mem|my_sram_2048_32_byte_en:u_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_2048_32_byte_en boot_mem32:u_boot_mem\|my_sram_2048_32_byte_en:u_mem\|sram_2048_32_byte_en:sram " "Elaborating entity \"sram_2048_32_byte_en\" for hierarchy \"boot_mem32:u_boot_mem\|my_sram_2048_32_byte_en:u_mem\|sram_2048_32_byte_en:sram\"" {  } { { "sram/my_sram_2048_32_byte_en.v" "sram" { Text "D:/arm4u-soc2/sram/my_sram_2048_32_byte_en.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram boot_mem32:u_boot_mem\|my_sram_2048_32_byte_en:u_mem\|sram_2048_32_byte_en:sram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"boot_mem32:u_boot_mem\|my_sram_2048_32_byte_en:u_mem\|sram_2048_32_byte_en:sram\|altsyncram:altsyncram_component\"" {  } { { "sram/sram_2048_32_byte_en.v" "altsyncram_component" { Text "D:/arm4u-soc2/sram/sram_2048_32_byte_en.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "boot_mem32:u_boot_mem\|my_sram_2048_32_byte_en:u_mem\|sram_2048_32_byte_en:sram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"boot_mem32:u_boot_mem\|my_sram_2048_32_byte_en:u_mem\|sram_2048_32_byte_en:sram\|altsyncram:altsyncram_component\"" {  } { { "sram/sram_2048_32_byte_en.v" "" { Text "D:/arm4u-soc2/sram/sram_2048_32_byte_en.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332487032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "boot_mem32:u_boot_mem\|my_sram_2048_32_byte_en:u_mem\|sram_2048_32_byte_en:sram\|altsyncram:altsyncram_component " "Instantiated megafunction \"boot_mem32:u_boot_mem\|my_sram_2048_32_byte_en:u_mem\|sram_2048_32_byte_en:sram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sw/hello-world-my/hello-world.mif " "Parameter \"init_file\" = \"./sw/hello-world-my/hello-world.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487032 ""}  } { { "sram/sram_2048_32_byte_en.v" "" { Text "D:/arm4u-soc2/sram/sram_2048_32_byte_en.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457332487032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6el1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6el1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6el1 " "Found entity 1: altsyncram_6el1" {  } { { "db/altsyncram_6el1.tdf" "" { Text "D:/arm4u-soc2/db/altsyncram_6el1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332487152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332487152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6el1 boot_mem32:u_boot_mem\|my_sram_2048_32_byte_en:u_mem\|sram_2048_32_byte_en:sram\|altsyncram:altsyncram_component\|altsyncram_6el1:auto_generated " "Elaborating entity \"altsyncram_6el1\" for hierarchy \"boot_mem32:u_boot_mem\|my_sram_2048_32_byte_en:u_mem\|sram_2048_32_byte_en:sram\|altsyncram:altsyncram_component\|altsyncram_6el1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u_uart0 " "Elaborating entity \"uart\" for hierarchy \"uart:u_uart0\"" {  } { { "soc/arm4u-msystem.v" "u_uart0" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487168 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_STATUS register_addresses.v(49) " "Verilog HDL or VHDL information at register_addresses.v(49): object \"AMBER_TEST_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 49 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487177 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_FIRQ_TIMER register_addresses.v(50) " "Verilog HDL or VHDL information at register_addresses.v(50): object \"AMBER_TEST_FIRQ_TIMER\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 50 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487177 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_IRQ_TIMER register_addresses.v(51) " "Verilog HDL or VHDL information at register_addresses.v(51): object \"AMBER_TEST_IRQ_TIMER\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 51 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487177 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_CONTROL register_addresses.v(52) " "Verilog HDL or VHDL information at register_addresses.v(52): object \"AMBER_TEST_UART_CONTROL\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 52 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487178 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_STATUS register_addresses.v(53) " "Verilog HDL or VHDL information at register_addresses.v(53): object \"AMBER_TEST_UART_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 53 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487178 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_TXD register_addresses.v(54) " "Verilog HDL or VHDL information at register_addresses.v(54): object \"AMBER_TEST_UART_TXD\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 54 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487178 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_SIM_CTRL register_addresses.v(55) " "Verilog HDL or VHDL information at register_addresses.v(55): object \"AMBER_TEST_SIM_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 55 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487178 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_MEM_CTRL register_addresses.v(56) " "Verilog HDL or VHDL information at register_addresses.v(56): object \"AMBER_TEST_MEM_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 56 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487178 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_CYCLES register_addresses.v(57) " "Verilog HDL or VHDL information at register_addresses.v(57): object \"AMBER_TEST_CYCLES\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 57 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487178 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_LED register_addresses.v(58) " "Verilog HDL or VHDL information at register_addresses.v(58): object \"AMBER_TEST_LED\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 58 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487178 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_PHY_RST register_addresses.v(59) " "Verilog HDL or VHDL information at register_addresses.v(59): object \"AMBER_TEST_PHY_RST\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 59 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487178 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM register_addresses.v(61) " "Verilog HDL or VHDL information at register_addresses.v(61): object \"AMBER_TEST_RANDOM_NUM\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 61 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487178 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM00 register_addresses.v(62) " "Verilog HDL or VHDL information at register_addresses.v(62): object \"AMBER_TEST_RANDOM_NUM00\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 62 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487179 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM01 register_addresses.v(63) " "Verilog HDL or VHDL information at register_addresses.v(63): object \"AMBER_TEST_RANDOM_NUM01\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 63 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487179 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM02 register_addresses.v(64) " "Verilog HDL or VHDL information at register_addresses.v(64): object \"AMBER_TEST_RANDOM_NUM02\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 64 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487179 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM03 register_addresses.v(65) " "Verilog HDL or VHDL information at register_addresses.v(65): object \"AMBER_TEST_RANDOM_NUM03\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 65 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487179 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM04 register_addresses.v(66) " "Verilog HDL or VHDL information at register_addresses.v(66): object \"AMBER_TEST_RANDOM_NUM04\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 66 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487179 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM05 register_addresses.v(67) " "Verilog HDL or VHDL information at register_addresses.v(67): object \"AMBER_TEST_RANDOM_NUM05\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 67 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487179 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM06 register_addresses.v(68) " "Verilog HDL or VHDL information at register_addresses.v(68): object \"AMBER_TEST_RANDOM_NUM06\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 68 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487179 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM07 register_addresses.v(69) " "Verilog HDL or VHDL information at register_addresses.v(69): object \"AMBER_TEST_RANDOM_NUM07\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 69 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487179 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM08 register_addresses.v(70) " "Verilog HDL or VHDL information at register_addresses.v(70): object \"AMBER_TEST_RANDOM_NUM08\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 70 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487179 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM09 register_addresses.v(71) " "Verilog HDL or VHDL information at register_addresses.v(71): object \"AMBER_TEST_RANDOM_NUM09\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 71 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487179 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM10 register_addresses.v(72) " "Verilog HDL or VHDL information at register_addresses.v(72): object \"AMBER_TEST_RANDOM_NUM10\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 72 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487180 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM11 register_addresses.v(73) " "Verilog HDL or VHDL information at register_addresses.v(73): object \"AMBER_TEST_RANDOM_NUM11\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 73 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487180 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM12 register_addresses.v(74) " "Verilog HDL or VHDL information at register_addresses.v(74): object \"AMBER_TEST_RANDOM_NUM12\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 74 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487180 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM13 register_addresses.v(75) " "Verilog HDL or VHDL information at register_addresses.v(75): object \"AMBER_TEST_RANDOM_NUM13\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 75 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487180 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM14 register_addresses.v(76) " "Verilog HDL or VHDL information at register_addresses.v(76): object \"AMBER_TEST_RANDOM_NUM14\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 76 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487180 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM15 register_addresses.v(77) " "Verilog HDL or VHDL information at register_addresses.v(77): object \"AMBER_TEST_RANDOM_NUM15\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 77 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487180 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_STATUS register_addresses.v(81) " "Verilog HDL or VHDL information at register_addresses.v(81): object \"AMBER_IC_IRQ0_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 81 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487180 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_RAWSTAT register_addresses.v(82) " "Verilog HDL or VHDL information at register_addresses.v(82): object \"AMBER_IC_IRQ0_RAWSTAT\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 82 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487180 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_ENABLESET register_addresses.v(83) " "Verilog HDL or VHDL information at register_addresses.v(83): object \"AMBER_IC_IRQ0_ENABLESET\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 83 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487180 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_ENABLECLR register_addresses.v(84) " "Verilog HDL or VHDL information at register_addresses.v(84): object \"AMBER_IC_IRQ0_ENABLECLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 84 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487181 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_0 register_addresses.v(85) " "Verilog HDL or VHDL information at register_addresses.v(85): object \"AMBER_IC_INT_SOFTSET_0\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 85 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487181 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_0 register_addresses.v(86) " "Verilog HDL or VHDL information at register_addresses.v(86): object \"AMBER_IC_INT_SOFTCLEAR_0\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 86 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487181 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_STATUS register_addresses.v(87) " "Verilog HDL or VHDL information at register_addresses.v(87): object \"AMBER_IC_FIRQ0_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 87 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487181 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_RAWSTAT register_addresses.v(88) " "Verilog HDL or VHDL information at register_addresses.v(88): object \"AMBER_IC_FIRQ0_RAWSTAT\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 88 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487181 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_ENABLESET register_addresses.v(89) " "Verilog HDL or VHDL information at register_addresses.v(89): object \"AMBER_IC_FIRQ0_ENABLESET\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 89 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487181 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_ENABLECLR register_addresses.v(90) " "Verilog HDL or VHDL information at register_addresses.v(90): object \"AMBER_IC_FIRQ0_ENABLECLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 90 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487181 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_STATUS register_addresses.v(91) " "Verilog HDL or VHDL information at register_addresses.v(91): object \"AMBER_IC_IRQ1_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 91 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487181 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_RAWSTAT register_addresses.v(92) " "Verilog HDL or VHDL information at register_addresses.v(92): object \"AMBER_IC_IRQ1_RAWSTAT\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 92 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487181 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_ENABLESET register_addresses.v(93) " "Verilog HDL or VHDL information at register_addresses.v(93): object \"AMBER_IC_IRQ1_ENABLESET\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 93 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487182 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_ENABLECLR register_addresses.v(94) " "Verilog HDL or VHDL information at register_addresses.v(94): object \"AMBER_IC_IRQ1_ENABLECLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 94 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487182 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_1 register_addresses.v(95) " "Verilog HDL or VHDL information at register_addresses.v(95): object \"AMBER_IC_INT_SOFTSET_1\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 95 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487182 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_1 register_addresses.v(96) " "Verilog HDL or VHDL information at register_addresses.v(96): object \"AMBER_IC_INT_SOFTCLEAR_1\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 96 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487182 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_STATUS register_addresses.v(97) " "Verilog HDL or VHDL information at register_addresses.v(97): object \"AMBER_IC_FIRQ1_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 97 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487182 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_RAWSTAT register_addresses.v(98) " "Verilog HDL or VHDL information at register_addresses.v(98): object \"AMBER_IC_FIRQ1_RAWSTAT\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 98 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487182 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_ENABLESET register_addresses.v(99) " "Verilog HDL or VHDL information at register_addresses.v(99): object \"AMBER_IC_FIRQ1_ENABLESET\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 99 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487182 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_ENABLECLR register_addresses.v(100) " "Verilog HDL or VHDL information at register_addresses.v(100): object \"AMBER_IC_FIRQ1_ENABLECLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 100 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487182 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_2 register_addresses.v(101) " "Verilog HDL or VHDL information at register_addresses.v(101): object \"AMBER_IC_INT_SOFTSET_2\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 101 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487182 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_2 register_addresses.v(102) " "Verilog HDL or VHDL information at register_addresses.v(102): object \"AMBER_IC_INT_SOFTCLEAR_2\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 102 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487182 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_3 register_addresses.v(103) " "Verilog HDL or VHDL information at register_addresses.v(103): object \"AMBER_IC_INT_SOFTSET_3\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 103 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487183 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_3 register_addresses.v(104) " "Verilog HDL or VHDL information at register_addresses.v(104): object \"AMBER_IC_INT_SOFTCLEAR_3\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 104 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487183 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_LOAD register_addresses.v(108) " "Verilog HDL or VHDL information at register_addresses.v(108): object \"AMBER_TM_TIMER0_LOAD\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 108 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487183 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_VALUE register_addresses.v(109) " "Verilog HDL or VHDL information at register_addresses.v(109): object \"AMBER_TM_TIMER0_VALUE\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 109 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487183 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_CTRL register_addresses.v(110) " "Verilog HDL or VHDL information at register_addresses.v(110): object \"AMBER_TM_TIMER0_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 110 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487183 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_CLR register_addresses.v(111) " "Verilog HDL or VHDL information at register_addresses.v(111): object \"AMBER_TM_TIMER0_CLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 111 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487183 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_LOAD register_addresses.v(112) " "Verilog HDL or VHDL information at register_addresses.v(112): object \"AMBER_TM_TIMER1_LOAD\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 112 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487183 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_VALUE register_addresses.v(113) " "Verilog HDL or VHDL information at register_addresses.v(113): object \"AMBER_TM_TIMER1_VALUE\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 113 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487183 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_CTRL register_addresses.v(114) " "Verilog HDL or VHDL information at register_addresses.v(114): object \"AMBER_TM_TIMER1_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 114 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487184 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_CLR register_addresses.v(115) " "Verilog HDL or VHDL information at register_addresses.v(115): object \"AMBER_TM_TIMER1_CLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 115 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487184 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_LOAD register_addresses.v(116) " "Verilog HDL or VHDL information at register_addresses.v(116): object \"AMBER_TM_TIMER2_LOAD\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 116 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487184 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_VALUE register_addresses.v(117) " "Verilog HDL or VHDL information at register_addresses.v(117): object \"AMBER_TM_TIMER2_VALUE\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 117 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487184 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_CTRL register_addresses.v(118) " "Verilog HDL or VHDL information at register_addresses.v(118): object \"AMBER_TM_TIMER2_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 118 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487184 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_CLR register_addresses.v(119) " "Verilog HDL or VHDL information at register_addresses.v(119): object \"AMBER_TM_TIMER2_CLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 119 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487184 "|arm4usoc|uart:u_uart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart.v(156) " "Verilog HDL assignment warning at uart.v(156): truncated value with size 32 to match size of target (10)" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457332487184 "|arm4usoc|uart:u_uart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart.v(158) " "Verilog HDL assignment warning at uart.v(158): truncated value with size 32 to match size of target (10)" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457332487184 "|arm4usoc|uart:u_uart0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart.v(159) " "Verilog HDL or VHDL arithmetic warning at uart.v(159): loss of carry in addition or borrow in subtraction" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 159 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487184 "|arm4usoc|uart:u_uart0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart.v(159) " "Verilog HDL assignment warning at uart.v(159): truncated value with size 32 to match size of target (10)" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457332487184 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i uart.v(223) " "Verilog HDL or VHDL information at uart.v(223): object \"i\" declared but not used" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 223 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487185 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 uart.v(164) " "Verilog HDL Assignment information at uart.v(164): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 164 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487185 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 uart.v(165) " "Verilog HDL Assignment information at uart.v(165): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 165 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487185 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 24 uart.v(166) " "Verilog HDL Assignment information at uart.v(166): truncated unsized constant literal with size 32 to size 24 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 166 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487185 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 uart.v(177) " "Verilog HDL Assignment information at uart.v(177): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 177 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487185 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 uart.v(178) " "Verilog HDL Assignment information at uart.v(178): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 178 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487185 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 uart.v(179) " "Verilog HDL Assignment information at uart.v(179): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 179 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487185 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 uart.v(180) " "Verilog HDL Assignment information at uart.v(180): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 180 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487185 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 uart.v(186) " "Verilog HDL Assignment information at uart.v(186): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 186 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487185 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 uart.v(191) " "Verilog HDL Assignment information at uart.v(191): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 191 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487186 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 uart.v(192) " "Verilog HDL Assignment information at uart.v(192): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 192 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487186 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 uart.v(197) " "Verilog HDL Assignment information at uart.v(197): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 197 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487186 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 10 uart.v(198) " "Verilog HDL Assignment information at uart.v(198): truncated unsized constant literal with size 32 to size 10 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 198 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487186 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 uart.v(200) " "Verilog HDL Assignment information at uart.v(200): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 200 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487186 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 uart.v(203) " "Verilog HDL Assignment information at uart.v(203): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 203 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487186 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 10 uart.v(204) " "Verilog HDL Assignment information at uart.v(204): truncated unsized constant literal with size 32 to size 10 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 204 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487186 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 uart.v(205) " "Verilog HDL Assignment information at uart.v(205): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 205 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487186 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 uart.v(210) " "Verilog HDL Assignment information at uart.v(210): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 210 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487186 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 uart.v(211) " "Verilog HDL Assignment information at uart.v(211): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 211 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487187 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 uart.v(212) " "Verilog HDL Assignment information at uart.v(212): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 212 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487187 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 uart.v(213) " "Verilog HDL Assignment information at uart.v(213): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 213 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487187 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 uart.v(214) " "Verilog HDL Assignment information at uart.v(214): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 214 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487187 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 uart.v(220) " "Verilog HDL Assignment information at uart.v(220): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 220 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487187 "|arm4usoc|uart:u_uart0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart.v(277) " "Verilog HDL or VHDL arithmetic warning at uart.v(277): loss of carry in addition or borrow in subtraction" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 277 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487187 "|arm4usoc|uart:u_uart0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart.v(282) " "Verilog HDL or VHDL arithmetic warning at uart.v(282): loss of carry in addition or borrow in subtraction" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 282 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487187 "|arm4usoc|uart:u_uart0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart.v(286) " "Verilog HDL or VHDL arithmetic warning at uart.v(286): loss of carry in addition or borrow in subtraction" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 286 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487187 "|arm4usoc|uart:u_uart0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart.v(288) " "Verilog HDL or VHDL arithmetic warning at uart.v(288): loss of carry in addition or borrow in subtraction" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 288 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487187 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 24 uart.v(294) " "Verilog HDL Assignment information at uart.v(294): truncated unsized constant literal with size 32 to size 24 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 294 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487188 "|arm4usoc|uart:u_uart0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart.v(296) " "Verilog HDL or VHDL arithmetic warning at uart.v(296): loss of carry in addition or borrow in subtraction" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 296 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487188 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 24 uart.v(302) " "Verilog HDL Assignment information at uart.v(302): truncated unsized constant literal with size 32 to size 24 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 302 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487188 "|arm4usoc|uart:u_uart0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart.v(387) " "Verilog HDL or VHDL arithmetic warning at uart.v(387): loss of carry in addition or borrow in subtraction" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 387 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487188 "|arm4usoc|uart:u_uart0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart.v(393) " "Verilog HDL or VHDL arithmetic warning at uart.v(393): loss of carry in addition or borrow in subtraction" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 393 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487188 "|arm4usoc|uart:u_uart0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart.v(397) " "Verilog HDL or VHDL arithmetic warning at uart.v(397): loss of carry in addition or borrow in subtraction" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 397 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487188 "|arm4usoc|uart:u_uart0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart.v(401) " "Verilog HDL or VHDL arithmetic warning at uart.v(401): loss of carry in addition or borrow in subtraction" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 401 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487188 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 uart.v(408) " "Verilog HDL Assignment information at uart.v(408): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 408 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487188 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 uart.v(409) " "Verilog HDL Assignment information at uart.v(409): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 409 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487188 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 uart.v(410) " "Verilog HDL Assignment information at uart.v(410): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 410 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487188 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 10 uart.v(440) " "Verilog HDL Assignment information at uart.v(440): truncated unsized constant literal with size 32 to size 10 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 440 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487189 "|arm4usoc|uart:u_uart0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart.v(445) " "Verilog HDL or VHDL arithmetic warning at uart.v(445): loss of carry in addition or borrow in subtraction" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 445 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487189 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 10 uart.v(569) " "Verilog HDL Assignment information at uart.v(569): truncated unsized constant literal with size 32 to size 10 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 569 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487189 "|arm4usoc|uart:u_uart0"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart.v(571) " "Verilog HDL or VHDL arithmetic warning at uart.v(571): loss of carry in addition or borrow in subtraction" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 571 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487189 "|arm4usoc|uart:u_uart0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 uart.v(598) " "Verilog HDL Assignment information at uart.v(598): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 598 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487189 "|arm4usoc|uart:u_uart0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_adr\[31..16\] uart.v(72) " "input port \"i_wb_adr\[31..16\]\" at uart.v(72) has no fan-out" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 72 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332487189 "|arm4usoc|uart:u_uart0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_sel uart.v(73) " "input port \"i_wb_sel\" at uart.v(73) has no fan-out" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 73 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332487189 "|arm4usoc|uart:u_uart0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_dat\[31..8\] uart.v(76) " "input port \"i_wb_dat\[31..8\]\" at uart.v(76) has no fan-out" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 76 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332487189 "|arm4usoc|uart:u_uart0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_cyc uart.v(77) " "input port \"i_wb_cyc\" at uart.v(77) has no fan-out" {  } { { "vlog/system/uart.v" "" { Text "D:/arm4u-soc2/vlog/system/uart.v" 77 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332487189 "|arm4usoc|uart:u_uart0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_module test_module:u_test_module " "Elaborating entity \"test_module\" for hierarchy \"test_module:u_test_module\"" {  } { { "soc/arm4u-msystem.v" "u_test_module" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487193 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_CONTROL register_addresses.v(52) " "Verilog HDL or VHDL information at register_addresses.v(52): object \"AMBER_TEST_UART_CONTROL\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 52 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487197 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_STATUS register_addresses.v(53) " "Verilog HDL or VHDL information at register_addresses.v(53): object \"AMBER_TEST_UART_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 53 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487197 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_TXD register_addresses.v(54) " "Verilog HDL or VHDL information at register_addresses.v(54): object \"AMBER_TEST_UART_TXD\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 54 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487197 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_STATUS register_addresses.v(81) " "Verilog HDL or VHDL information at register_addresses.v(81): object \"AMBER_IC_IRQ0_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 81 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487197 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_RAWSTAT register_addresses.v(82) " "Verilog HDL or VHDL information at register_addresses.v(82): object \"AMBER_IC_IRQ0_RAWSTAT\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 82 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487197 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_ENABLESET register_addresses.v(83) " "Verilog HDL or VHDL information at register_addresses.v(83): object \"AMBER_IC_IRQ0_ENABLESET\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 83 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487198 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_ENABLECLR register_addresses.v(84) " "Verilog HDL or VHDL information at register_addresses.v(84): object \"AMBER_IC_IRQ0_ENABLECLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 84 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487198 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_0 register_addresses.v(85) " "Verilog HDL or VHDL information at register_addresses.v(85): object \"AMBER_IC_INT_SOFTSET_0\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 85 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487198 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_0 register_addresses.v(86) " "Verilog HDL or VHDL information at register_addresses.v(86): object \"AMBER_IC_INT_SOFTCLEAR_0\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 86 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487198 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_STATUS register_addresses.v(87) " "Verilog HDL or VHDL information at register_addresses.v(87): object \"AMBER_IC_FIRQ0_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 87 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487198 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_RAWSTAT register_addresses.v(88) " "Verilog HDL or VHDL information at register_addresses.v(88): object \"AMBER_IC_FIRQ0_RAWSTAT\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 88 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487198 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_ENABLESET register_addresses.v(89) " "Verilog HDL or VHDL information at register_addresses.v(89): object \"AMBER_IC_FIRQ0_ENABLESET\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 89 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487198 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_ENABLECLR register_addresses.v(90) " "Verilog HDL or VHDL information at register_addresses.v(90): object \"AMBER_IC_FIRQ0_ENABLECLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 90 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487198 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_STATUS register_addresses.v(91) " "Verilog HDL or VHDL information at register_addresses.v(91): object \"AMBER_IC_IRQ1_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 91 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487198 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_RAWSTAT register_addresses.v(92) " "Verilog HDL or VHDL information at register_addresses.v(92): object \"AMBER_IC_IRQ1_RAWSTAT\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 92 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487198 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_ENABLESET register_addresses.v(93) " "Verilog HDL or VHDL information at register_addresses.v(93): object \"AMBER_IC_IRQ1_ENABLESET\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 93 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487199 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_ENABLECLR register_addresses.v(94) " "Verilog HDL or VHDL information at register_addresses.v(94): object \"AMBER_IC_IRQ1_ENABLECLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 94 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487199 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_1 register_addresses.v(95) " "Verilog HDL or VHDL information at register_addresses.v(95): object \"AMBER_IC_INT_SOFTSET_1\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 95 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487199 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_1 register_addresses.v(96) " "Verilog HDL or VHDL information at register_addresses.v(96): object \"AMBER_IC_INT_SOFTCLEAR_1\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 96 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487199 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_STATUS register_addresses.v(97) " "Verilog HDL or VHDL information at register_addresses.v(97): object \"AMBER_IC_FIRQ1_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 97 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487199 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_RAWSTAT register_addresses.v(98) " "Verilog HDL or VHDL information at register_addresses.v(98): object \"AMBER_IC_FIRQ1_RAWSTAT\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 98 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487199 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_ENABLESET register_addresses.v(99) " "Verilog HDL or VHDL information at register_addresses.v(99): object \"AMBER_IC_FIRQ1_ENABLESET\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 99 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487199 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_ENABLECLR register_addresses.v(100) " "Verilog HDL or VHDL information at register_addresses.v(100): object \"AMBER_IC_FIRQ1_ENABLECLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 100 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487199 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_2 register_addresses.v(101) " "Verilog HDL or VHDL information at register_addresses.v(101): object \"AMBER_IC_INT_SOFTSET_2\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 101 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487199 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_2 register_addresses.v(102) " "Verilog HDL or VHDL information at register_addresses.v(102): object \"AMBER_IC_INT_SOFTCLEAR_2\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 102 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487200 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_3 register_addresses.v(103) " "Verilog HDL or VHDL information at register_addresses.v(103): object \"AMBER_IC_INT_SOFTSET_3\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 103 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487200 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_3 register_addresses.v(104) " "Verilog HDL or VHDL information at register_addresses.v(104): object \"AMBER_IC_INT_SOFTCLEAR_3\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 104 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487200 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_LOAD register_addresses.v(108) " "Verilog HDL or VHDL information at register_addresses.v(108): object \"AMBER_TM_TIMER0_LOAD\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 108 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487200 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_VALUE register_addresses.v(109) " "Verilog HDL or VHDL information at register_addresses.v(109): object \"AMBER_TM_TIMER0_VALUE\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 109 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487200 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_CTRL register_addresses.v(110) " "Verilog HDL or VHDL information at register_addresses.v(110): object \"AMBER_TM_TIMER0_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 110 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487200 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_CLR register_addresses.v(111) " "Verilog HDL or VHDL information at register_addresses.v(111): object \"AMBER_TM_TIMER0_CLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 111 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487200 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_LOAD register_addresses.v(112) " "Verilog HDL or VHDL information at register_addresses.v(112): object \"AMBER_TM_TIMER1_LOAD\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 112 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487200 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_VALUE register_addresses.v(113) " "Verilog HDL or VHDL information at register_addresses.v(113): object \"AMBER_TM_TIMER1_VALUE\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 113 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487200 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_CTRL register_addresses.v(114) " "Verilog HDL or VHDL information at register_addresses.v(114): object \"AMBER_TM_TIMER1_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 114 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487200 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_CLR register_addresses.v(115) " "Verilog HDL or VHDL information at register_addresses.v(115): object \"AMBER_TM_TIMER1_CLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 115 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487201 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_LOAD register_addresses.v(116) " "Verilog HDL or VHDL information at register_addresses.v(116): object \"AMBER_TM_TIMER2_LOAD\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 116 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487201 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_VALUE register_addresses.v(117) " "Verilog HDL or VHDL information at register_addresses.v(117): object \"AMBER_TM_TIMER2_VALUE\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 117 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487201 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_CTRL register_addresses.v(118) " "Verilog HDL or VHDL information at register_addresses.v(118): object \"AMBER_TM_TIMER2_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 118 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487201 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_CLR register_addresses.v(119) " "Verilog HDL or VHDL information at register_addresses.v(119): object \"AMBER_TM_TIMER2_CLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 119 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487201 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID0 register_addresses.v(123) " "Verilog HDL or VHDL information at register_addresses.v(123): object \"AMBER_UART_PID0\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 123 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487201 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID1 register_addresses.v(124) " "Verilog HDL or VHDL information at register_addresses.v(124): object \"AMBER_UART_PID1\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 124 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487201 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID2 register_addresses.v(125) " "Verilog HDL or VHDL information at register_addresses.v(125): object \"AMBER_UART_PID2\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 125 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487201 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID3 register_addresses.v(126) " "Verilog HDL or VHDL information at register_addresses.v(126): object \"AMBER_UART_PID3\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 126 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487201 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID0 register_addresses.v(127) " "Verilog HDL or VHDL information at register_addresses.v(127): object \"AMBER_UART_CID0\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 127 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487201 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID1 register_addresses.v(128) " "Verilog HDL or VHDL information at register_addresses.v(128): object \"AMBER_UART_CID1\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 128 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487202 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID2 register_addresses.v(129) " "Verilog HDL or VHDL information at register_addresses.v(129): object \"AMBER_UART_CID2\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 129 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487202 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID3 register_addresses.v(130) " "Verilog HDL or VHDL information at register_addresses.v(130): object \"AMBER_UART_CID3\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 130 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487202 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_DR register_addresses.v(131) " "Verilog HDL or VHDL information at register_addresses.v(131): object \"AMBER_UART_DR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 131 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487202 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_RSR register_addresses.v(132) " "Verilog HDL or VHDL information at register_addresses.v(132): object \"AMBER_UART_RSR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 132 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487202 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_LCRH register_addresses.v(133) " "Verilog HDL or VHDL information at register_addresses.v(133): object \"AMBER_UART_LCRH\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 133 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487202 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_LCRM register_addresses.v(134) " "Verilog HDL or VHDL information at register_addresses.v(134): object \"AMBER_UART_LCRM\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 134 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487202 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_LCRL register_addresses.v(135) " "Verilog HDL or VHDL information at register_addresses.v(135): object \"AMBER_UART_LCRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 135 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487202 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CR register_addresses.v(136) " "Verilog HDL or VHDL information at register_addresses.v(136): object \"AMBER_UART_CR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 136 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487202 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_FR register_addresses.v(137) " "Verilog HDL or VHDL information at register_addresses.v(137): object \"AMBER_UART_FR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 137 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487202 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_IIR register_addresses.v(138) " "Verilog HDL or VHDL information at register_addresses.v(138): object \"AMBER_UART_IIR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 138 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487203 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_ICR register_addresses.v(139) " "Verilog HDL or VHDL information at register_addresses.v(139): object \"AMBER_UART_ICR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 139 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487203 "|arm4usoc|test_module:u_test_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_status_set test_module.v(84) " "Verilog HDL or VHDL warning at test_module.v(84): object \"test_status_set\" assigned a value but never read" {  } { { "vlog/system/test_module.v" "" { Text "D:/arm4u-soc2/vlog/system/test_module.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457332487203 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 test_module.v(70) " "Verilog HDL Assignment information at test_module.v(70): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "vlog/system/test_module.v" "" { Text "D:/arm4u-soc2/vlog/system/test_module.v" 70 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487203 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 test_module.v(71) " "Verilog HDL Assignment information at test_module.v(71): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "vlog/system/test_module.v" "" { Text "D:/arm4u-soc2/vlog/system/test_module.v" 71 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487203 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 test_module.v(81) " "Verilog HDL Assignment information at test_module.v(81): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "vlog/system/test_module.v" "" { Text "D:/arm4u-soc2/vlog/system/test_module.v" 81 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487203 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 test_module.v(82) " "Verilog HDL Assignment information at test_module.v(82): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/system/test_module.v" "" { Text "D:/arm4u-soc2/vlog/system/test_module.v" 82 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487203 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 test_module.v(84) " "Verilog HDL Assignment information at test_module.v(84): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/system/test_module.v" "" { Text "D:/arm4u-soc2/vlog/system/test_module.v" 84 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487203 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 test_module.v(89) " "Verilog HDL Assignment information at test_module.v(89): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/system/test_module.v" "" { Text "D:/arm4u-soc2/vlog/system/test_module.v" 89 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487203 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 test_module.v(93) " "Verilog HDL Assignment information at test_module.v(93): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "vlog/system/test_module.v" "" { Text "D:/arm4u-soc2/vlog/system/test_module.v" 93 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487203 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 test_module.v(94) " "Verilog HDL Assignment information at test_module.v(94): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/system/test_module.v" "" { Text "D:/arm4u-soc2/vlog/system/test_module.v" 94 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487204 "|arm4usoc|test_module:u_test_module"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "test_module.v(143) " "Verilog HDL Case Statement warning at test_module.v(143): case item expression covers a value already covered by a previous case item" {  } { { "vlog/system/test_module.v" "" { Text "D:/arm4u-soc2/vlog/system/test_module.v" 143 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1457332487204 "|arm4usoc|test_module:u_test_module"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "test_module.v(213) " "Verilog HDL or VHDL arithmetic warning at test_module.v(213): loss of carry in addition or borrow in subtraction" {  } { { "vlog/system/test_module.v" "" { Text "D:/arm4u-soc2/vlog/system/test_module.v" 213 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487204 "|arm4usoc|test_module:u_test_module"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "test_module.v(225) " "Verilog HDL or VHDL arithmetic warning at test_module.v(225): loss of carry in addition or borrow in subtraction" {  } { { "vlog/system/test_module.v" "" { Text "D:/arm4u-soc2/vlog/system/test_module.v" 225 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487204 "|arm4usoc|test_module:u_test_module"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "test_module.v(272) " "Verilog HDL or VHDL arithmetic warning at test_module.v(272): loss of carry in addition or borrow in subtraction" {  } { { "vlog/system/test_module.v" "" { Text "D:/arm4u-soc2/vlog/system/test_module.v" 272 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487204 "|arm4usoc|test_module:u_test_module"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 sim_ctrl_reg test_module.v(81) " "Using initial value '0' for net \"sim_ctrl_reg\" at test_module.v(81)" {  } { { "vlog/system/test_module.v" "" { Text "D:/arm4u-soc2/vlog/system/test_module.v" 81 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Quartus II" 0 -1 1457332487204 "|arm4usoc|test_module:u_test_module"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_adr\[31..16\] test_module.v(53) " "input port \"i_wb_adr\[31..16\]\" at test_module.v(53) has no fan-out" {  } { { "vlog/system/test_module.v" "" { Text "D:/arm4u-soc2/vlog/system/test_module.v" 53 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332487204 "|arm4usoc|test_module:u_test_module"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_sel test_module.v(54) " "input port \"i_wb_sel\" at test_module.v(54) has no fan-out" {  } { { "vlog/system/test_module.v" "" { Text "D:/arm4u-soc2/vlog/system/test_module.v" 54 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332487204 "|arm4usoc|test_module:u_test_module"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_cyc test_module.v(58) " "input port \"i_wb_cyc\" at test_module.v(58) has no fan-out" {  } { { "vlog/system/test_module.v" "" { Text "D:/arm4u-soc2/vlog/system/test_module.v" 58 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332487204 "|arm4usoc|test_module:u_test_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_module timer_module:u_timer_module " "Elaborating entity \"timer_module\" for hierarchy \"timer_module:u_timer_module\"" {  } { { "soc/arm4u-msystem.v" "u_timer_module" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487208 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_STATUS register_addresses.v(49) " "Verilog HDL or VHDL information at register_addresses.v(49): object \"AMBER_TEST_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 49 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487213 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_FIRQ_TIMER register_addresses.v(50) " "Verilog HDL or VHDL information at register_addresses.v(50): object \"AMBER_TEST_FIRQ_TIMER\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 50 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487213 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_IRQ_TIMER register_addresses.v(51) " "Verilog HDL or VHDL information at register_addresses.v(51): object \"AMBER_TEST_IRQ_TIMER\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 51 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487213 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_CONTROL register_addresses.v(52) " "Verilog HDL or VHDL information at register_addresses.v(52): object \"AMBER_TEST_UART_CONTROL\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 52 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487213 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_STATUS register_addresses.v(53) " "Verilog HDL or VHDL information at register_addresses.v(53): object \"AMBER_TEST_UART_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 53 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487213 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_TXD register_addresses.v(54) " "Verilog HDL or VHDL information at register_addresses.v(54): object \"AMBER_TEST_UART_TXD\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 54 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487213 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_SIM_CTRL register_addresses.v(55) " "Verilog HDL or VHDL information at register_addresses.v(55): object \"AMBER_TEST_SIM_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 55 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487213 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_MEM_CTRL register_addresses.v(56) " "Verilog HDL or VHDL information at register_addresses.v(56): object \"AMBER_TEST_MEM_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 56 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487213 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_CYCLES register_addresses.v(57) " "Verilog HDL or VHDL information at register_addresses.v(57): object \"AMBER_TEST_CYCLES\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 57 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487213 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_LED register_addresses.v(58) " "Verilog HDL or VHDL information at register_addresses.v(58): object \"AMBER_TEST_LED\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 58 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487214 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_PHY_RST register_addresses.v(59) " "Verilog HDL or VHDL information at register_addresses.v(59): object \"AMBER_TEST_PHY_RST\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 59 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487214 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM register_addresses.v(61) " "Verilog HDL or VHDL information at register_addresses.v(61): object \"AMBER_TEST_RANDOM_NUM\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 61 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487214 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM00 register_addresses.v(62) " "Verilog HDL or VHDL information at register_addresses.v(62): object \"AMBER_TEST_RANDOM_NUM00\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 62 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487214 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM01 register_addresses.v(63) " "Verilog HDL or VHDL information at register_addresses.v(63): object \"AMBER_TEST_RANDOM_NUM01\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 63 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487214 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM02 register_addresses.v(64) " "Verilog HDL or VHDL information at register_addresses.v(64): object \"AMBER_TEST_RANDOM_NUM02\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 64 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487214 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM03 register_addresses.v(65) " "Verilog HDL or VHDL information at register_addresses.v(65): object \"AMBER_TEST_RANDOM_NUM03\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 65 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487214 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM04 register_addresses.v(66) " "Verilog HDL or VHDL information at register_addresses.v(66): object \"AMBER_TEST_RANDOM_NUM04\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 66 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487214 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM05 register_addresses.v(67) " "Verilog HDL or VHDL information at register_addresses.v(67): object \"AMBER_TEST_RANDOM_NUM05\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 67 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487214 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM06 register_addresses.v(68) " "Verilog HDL or VHDL information at register_addresses.v(68): object \"AMBER_TEST_RANDOM_NUM06\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 68 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487215 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM07 register_addresses.v(69) " "Verilog HDL or VHDL information at register_addresses.v(69): object \"AMBER_TEST_RANDOM_NUM07\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 69 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487215 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM08 register_addresses.v(70) " "Verilog HDL or VHDL information at register_addresses.v(70): object \"AMBER_TEST_RANDOM_NUM08\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 70 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487215 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM09 register_addresses.v(71) " "Verilog HDL or VHDL information at register_addresses.v(71): object \"AMBER_TEST_RANDOM_NUM09\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 71 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487215 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM10 register_addresses.v(72) " "Verilog HDL or VHDL information at register_addresses.v(72): object \"AMBER_TEST_RANDOM_NUM10\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 72 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487215 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM11 register_addresses.v(73) " "Verilog HDL or VHDL information at register_addresses.v(73): object \"AMBER_TEST_RANDOM_NUM11\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 73 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487215 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM12 register_addresses.v(74) " "Verilog HDL or VHDL information at register_addresses.v(74): object \"AMBER_TEST_RANDOM_NUM12\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 74 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487215 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM13 register_addresses.v(75) " "Verilog HDL or VHDL information at register_addresses.v(75): object \"AMBER_TEST_RANDOM_NUM13\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 75 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487215 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM14 register_addresses.v(76) " "Verilog HDL or VHDL information at register_addresses.v(76): object \"AMBER_TEST_RANDOM_NUM14\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 76 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487215 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM15 register_addresses.v(77) " "Verilog HDL or VHDL information at register_addresses.v(77): object \"AMBER_TEST_RANDOM_NUM15\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 77 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487216 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_STATUS register_addresses.v(81) " "Verilog HDL or VHDL information at register_addresses.v(81): object \"AMBER_IC_IRQ0_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 81 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487216 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_RAWSTAT register_addresses.v(82) " "Verilog HDL or VHDL information at register_addresses.v(82): object \"AMBER_IC_IRQ0_RAWSTAT\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 82 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487216 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_ENABLESET register_addresses.v(83) " "Verilog HDL or VHDL information at register_addresses.v(83): object \"AMBER_IC_IRQ0_ENABLESET\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 83 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487216 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ0_ENABLECLR register_addresses.v(84) " "Verilog HDL or VHDL information at register_addresses.v(84): object \"AMBER_IC_IRQ0_ENABLECLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 84 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487216 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_0 register_addresses.v(85) " "Verilog HDL or VHDL information at register_addresses.v(85): object \"AMBER_IC_INT_SOFTSET_0\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 85 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487216 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_0 register_addresses.v(86) " "Verilog HDL or VHDL information at register_addresses.v(86): object \"AMBER_IC_INT_SOFTCLEAR_0\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 86 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487216 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_STATUS register_addresses.v(87) " "Verilog HDL or VHDL information at register_addresses.v(87): object \"AMBER_IC_FIRQ0_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 87 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487216 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_RAWSTAT register_addresses.v(88) " "Verilog HDL or VHDL information at register_addresses.v(88): object \"AMBER_IC_FIRQ0_RAWSTAT\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 88 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487216 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_ENABLESET register_addresses.v(89) " "Verilog HDL or VHDL information at register_addresses.v(89): object \"AMBER_IC_FIRQ0_ENABLESET\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 89 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487216 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ0_ENABLECLR register_addresses.v(90) " "Verilog HDL or VHDL information at register_addresses.v(90): object \"AMBER_IC_FIRQ0_ENABLECLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 90 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487217 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_STATUS register_addresses.v(91) " "Verilog HDL or VHDL information at register_addresses.v(91): object \"AMBER_IC_IRQ1_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 91 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487217 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_RAWSTAT register_addresses.v(92) " "Verilog HDL or VHDL information at register_addresses.v(92): object \"AMBER_IC_IRQ1_RAWSTAT\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 92 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487217 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_ENABLESET register_addresses.v(93) " "Verilog HDL or VHDL information at register_addresses.v(93): object \"AMBER_IC_IRQ1_ENABLESET\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 93 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487217 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_IRQ1_ENABLECLR register_addresses.v(94) " "Verilog HDL or VHDL information at register_addresses.v(94): object \"AMBER_IC_IRQ1_ENABLECLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 94 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487217 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_1 register_addresses.v(95) " "Verilog HDL or VHDL information at register_addresses.v(95): object \"AMBER_IC_INT_SOFTSET_1\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 95 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487217 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_1 register_addresses.v(96) " "Verilog HDL or VHDL information at register_addresses.v(96): object \"AMBER_IC_INT_SOFTCLEAR_1\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 96 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487217 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_STATUS register_addresses.v(97) " "Verilog HDL or VHDL information at register_addresses.v(97): object \"AMBER_IC_FIRQ1_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 97 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487217 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_RAWSTAT register_addresses.v(98) " "Verilog HDL or VHDL information at register_addresses.v(98): object \"AMBER_IC_FIRQ1_RAWSTAT\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 98 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487217 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_ENABLESET register_addresses.v(99) " "Verilog HDL or VHDL information at register_addresses.v(99): object \"AMBER_IC_FIRQ1_ENABLESET\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 99 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487217 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_FIRQ1_ENABLECLR register_addresses.v(100) " "Verilog HDL or VHDL information at register_addresses.v(100): object \"AMBER_IC_FIRQ1_ENABLECLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 100 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487218 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_2 register_addresses.v(101) " "Verilog HDL or VHDL information at register_addresses.v(101): object \"AMBER_IC_INT_SOFTSET_2\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 101 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487218 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_2 register_addresses.v(102) " "Verilog HDL or VHDL information at register_addresses.v(102): object \"AMBER_IC_INT_SOFTCLEAR_2\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 102 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487218 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_3 register_addresses.v(103) " "Verilog HDL or VHDL information at register_addresses.v(103): object \"AMBER_IC_INT_SOFTSET_3\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 103 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487218 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_3 register_addresses.v(104) " "Verilog HDL or VHDL information at register_addresses.v(104): object \"AMBER_IC_INT_SOFTCLEAR_3\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 104 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487218 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID0 register_addresses.v(123) " "Verilog HDL or VHDL information at register_addresses.v(123): object \"AMBER_UART_PID0\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 123 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487218 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID1 register_addresses.v(124) " "Verilog HDL or VHDL information at register_addresses.v(124): object \"AMBER_UART_PID1\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 124 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487218 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID2 register_addresses.v(125) " "Verilog HDL or VHDL information at register_addresses.v(125): object \"AMBER_UART_PID2\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 125 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487218 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID3 register_addresses.v(126) " "Verilog HDL or VHDL information at register_addresses.v(126): object \"AMBER_UART_PID3\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 126 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487218 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID0 register_addresses.v(127) " "Verilog HDL or VHDL information at register_addresses.v(127): object \"AMBER_UART_CID0\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 127 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487218 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID1 register_addresses.v(128) " "Verilog HDL or VHDL information at register_addresses.v(128): object \"AMBER_UART_CID1\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 128 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487219 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID2 register_addresses.v(129) " "Verilog HDL or VHDL information at register_addresses.v(129): object \"AMBER_UART_CID2\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 129 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487219 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID3 register_addresses.v(130) " "Verilog HDL or VHDL information at register_addresses.v(130): object \"AMBER_UART_CID3\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 130 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487219 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_DR register_addresses.v(131) " "Verilog HDL or VHDL information at register_addresses.v(131): object \"AMBER_UART_DR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 131 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487219 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_RSR register_addresses.v(132) " "Verilog HDL or VHDL information at register_addresses.v(132): object \"AMBER_UART_RSR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 132 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487219 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_LCRH register_addresses.v(133) " "Verilog HDL or VHDL information at register_addresses.v(133): object \"AMBER_UART_LCRH\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 133 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487219 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_LCRM register_addresses.v(134) " "Verilog HDL or VHDL information at register_addresses.v(134): object \"AMBER_UART_LCRM\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 134 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487219 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_LCRL register_addresses.v(135) " "Verilog HDL or VHDL information at register_addresses.v(135): object \"AMBER_UART_LCRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 135 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487219 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CR register_addresses.v(136) " "Verilog HDL or VHDL information at register_addresses.v(136): object \"AMBER_UART_CR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 136 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487219 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_FR register_addresses.v(137) " "Verilog HDL or VHDL information at register_addresses.v(137): object \"AMBER_UART_FR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 137 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487219 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_IIR register_addresses.v(138) " "Verilog HDL or VHDL information at register_addresses.v(138): object \"AMBER_UART_IIR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 138 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487220 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_ICR register_addresses.v(139) " "Verilog HDL or VHDL information at register_addresses.v(139): object \"AMBER_UART_ICR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 139 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487220 "|arm4usoc|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_wdata32 timer_module.v(85) " "Verilog HDL or VHDL warning at timer_module.v(85): object \"wb_wdata32\" assigned a value but never read" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457332487220 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 16 timer_module.v(67) " "Verilog HDL Assignment information at timer_module.v(67): truncated unsized constant literal with size 32 to size 16 with no loss of information" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 67 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487220 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 16 timer_module.v(68) " "Verilog HDL Assignment information at timer_module.v(68): truncated unsized constant literal with size 32 to size 16 with no loss of information" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 68 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487220 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 16 timer_module.v(69) " "Verilog HDL Assignment information at timer_module.v(69): truncated unsized constant literal with size 32 to size 16 with no loss of information" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 69 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487220 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 timer_module.v(73) " "Verilog HDL Assignment information at timer_module.v(73): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 73 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487220 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 timer_module.v(74) " "Verilog HDL Assignment information at timer_module.v(74): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 74 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487220 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 timer_module.v(75) " "Verilog HDL Assignment information at timer_module.v(75): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 75 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487220 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 timer_module.v(76) " "Verilog HDL Assignment information at timer_module.v(76): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 76 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487220 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 timer_module.v(77) " "Verilog HDL Assignment information at timer_module.v(77): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 77 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487221 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 timer_module.v(78) " "Verilog HDL Assignment information at timer_module.v(78): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 78 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487221 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 timer_module.v(84) " "Verilog HDL Assignment information at timer_module.v(84): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 84 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487221 "|arm4usoc|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "timer_module.v(161) " "Verilog HDL or VHDL arithmetic warning at timer_module.v(161): loss of carry in addition or borrow in subtraction" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 161 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487221 "|arm4usoc|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "timer_module.v(162) " "Verilog HDL or VHDL arithmetic warning at timer_module.v(162): loss of carry in addition or borrow in subtraction" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 162 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487221 "|arm4usoc|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "timer_module.v(163) " "Verilog HDL or VHDL arithmetic warning at timer_module.v(163): loss of carry in addition or borrow in subtraction" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 163 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487221 "|arm4usoc|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "timer_module.v(195) " "Verilog HDL or VHDL arithmetic warning at timer_module.v(195): loss of carry in addition or borrow in subtraction" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 195 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487221 "|arm4usoc|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "timer_module.v(196) " "Verilog HDL or VHDL arithmetic warning at timer_module.v(196): loss of carry in addition or borrow in subtraction" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 196 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487221 "|arm4usoc|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "timer_module.v(197) " "Verilog HDL or VHDL arithmetic warning at timer_module.v(197): loss of carry in addition or borrow in subtraction" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 197 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487221 "|arm4usoc|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "timer_module.v(230) " "Verilog HDL or VHDL arithmetic warning at timer_module.v(230): loss of carry in addition or borrow in subtraction" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 230 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487221 "|arm4usoc|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "timer_module.v(231) " "Verilog HDL or VHDL arithmetic warning at timer_module.v(231): loss of carry in addition or borrow in subtraction" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 231 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487222 "|arm4usoc|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "timer_module.v(232) " "Verilog HDL or VHDL arithmetic warning at timer_module.v(232): loss of carry in addition or borrow in subtraction" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 232 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487222 "|arm4usoc|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_adr\[31..16\] timer_module.v(49) " "input port \"i_wb_adr\[31..16\]\" at timer_module.v(49) has no fan-out" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 49 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332487222 "|arm4usoc|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_sel timer_module.v(50) " "input port \"i_wb_sel\" at timer_module.v(50) has no fan-out" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 50 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332487222 "|arm4usoc|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_dat\[31..16\] timer_module.v(53) " "input port \"i_wb_dat\[31..16\]\" at timer_module.v(53) has no fan-out" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 53 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332487222 "|arm4usoc|timer_module:u_timer_module"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_cyc timer_module.v(54) " "input port \"i_wb_cyc\" at timer_module.v(54) has no fan-out" {  } { { "vlog/system/timer_module.v" "" { Text "D:/arm4u-soc2/vlog/system/timer_module.v" 54 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332487222 "|arm4usoc|timer_module:u_timer_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller interrupt_controller:u_interrupt_controller " "Elaborating entity \"interrupt_controller\" for hierarchy \"interrupt_controller:u_interrupt_controller\"" {  } { { "soc/arm4u-msystem.v" "u_interrupt_controller" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487225 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_STATUS register_addresses.v(49) " "Verilog HDL or VHDL information at register_addresses.v(49): object \"AMBER_TEST_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 49 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487231 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_FIRQ_TIMER register_addresses.v(50) " "Verilog HDL or VHDL information at register_addresses.v(50): object \"AMBER_TEST_FIRQ_TIMER\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 50 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487231 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_IRQ_TIMER register_addresses.v(51) " "Verilog HDL or VHDL information at register_addresses.v(51): object \"AMBER_TEST_IRQ_TIMER\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 51 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487231 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_CONTROL register_addresses.v(52) " "Verilog HDL or VHDL information at register_addresses.v(52): object \"AMBER_TEST_UART_CONTROL\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 52 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487231 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_STATUS register_addresses.v(53) " "Verilog HDL or VHDL information at register_addresses.v(53): object \"AMBER_TEST_UART_STATUS\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 53 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487231 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_UART_TXD register_addresses.v(54) " "Verilog HDL or VHDL information at register_addresses.v(54): object \"AMBER_TEST_UART_TXD\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 54 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487231 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_SIM_CTRL register_addresses.v(55) " "Verilog HDL or VHDL information at register_addresses.v(55): object \"AMBER_TEST_SIM_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 55 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487231 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_MEM_CTRL register_addresses.v(56) " "Verilog HDL or VHDL information at register_addresses.v(56): object \"AMBER_TEST_MEM_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 56 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487232 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_CYCLES register_addresses.v(57) " "Verilog HDL or VHDL information at register_addresses.v(57): object \"AMBER_TEST_CYCLES\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 57 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487232 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_LED register_addresses.v(58) " "Verilog HDL or VHDL information at register_addresses.v(58): object \"AMBER_TEST_LED\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 58 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487232 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_PHY_RST register_addresses.v(59) " "Verilog HDL or VHDL information at register_addresses.v(59): object \"AMBER_TEST_PHY_RST\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 59 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487232 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM register_addresses.v(61) " "Verilog HDL or VHDL information at register_addresses.v(61): object \"AMBER_TEST_RANDOM_NUM\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 61 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487232 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM00 register_addresses.v(62) " "Verilog HDL or VHDL information at register_addresses.v(62): object \"AMBER_TEST_RANDOM_NUM00\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 62 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487232 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM01 register_addresses.v(63) " "Verilog HDL or VHDL information at register_addresses.v(63): object \"AMBER_TEST_RANDOM_NUM01\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 63 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487232 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM02 register_addresses.v(64) " "Verilog HDL or VHDL information at register_addresses.v(64): object \"AMBER_TEST_RANDOM_NUM02\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 64 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487232 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM03 register_addresses.v(65) " "Verilog HDL or VHDL information at register_addresses.v(65): object \"AMBER_TEST_RANDOM_NUM03\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 65 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487232 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM04 register_addresses.v(66) " "Verilog HDL or VHDL information at register_addresses.v(66): object \"AMBER_TEST_RANDOM_NUM04\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 66 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487233 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM05 register_addresses.v(67) " "Verilog HDL or VHDL information at register_addresses.v(67): object \"AMBER_TEST_RANDOM_NUM05\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 67 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487233 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM06 register_addresses.v(68) " "Verilog HDL or VHDL information at register_addresses.v(68): object \"AMBER_TEST_RANDOM_NUM06\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 68 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487233 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM07 register_addresses.v(69) " "Verilog HDL or VHDL information at register_addresses.v(69): object \"AMBER_TEST_RANDOM_NUM07\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 69 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487233 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM08 register_addresses.v(70) " "Verilog HDL or VHDL information at register_addresses.v(70): object \"AMBER_TEST_RANDOM_NUM08\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 70 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487233 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM09 register_addresses.v(71) " "Verilog HDL or VHDL information at register_addresses.v(71): object \"AMBER_TEST_RANDOM_NUM09\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 71 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487233 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM10 register_addresses.v(72) " "Verilog HDL or VHDL information at register_addresses.v(72): object \"AMBER_TEST_RANDOM_NUM10\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 72 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487233 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM11 register_addresses.v(73) " "Verilog HDL or VHDL information at register_addresses.v(73): object \"AMBER_TEST_RANDOM_NUM11\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 73 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487233 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM12 register_addresses.v(74) " "Verilog HDL or VHDL information at register_addresses.v(74): object \"AMBER_TEST_RANDOM_NUM12\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 74 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487233 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM13 register_addresses.v(75) " "Verilog HDL or VHDL information at register_addresses.v(75): object \"AMBER_TEST_RANDOM_NUM13\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 75 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487233 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM14 register_addresses.v(76) " "Verilog HDL or VHDL information at register_addresses.v(76): object \"AMBER_TEST_RANDOM_NUM14\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 76 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487234 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TEST_RANDOM_NUM15 register_addresses.v(77) " "Verilog HDL or VHDL information at register_addresses.v(77): object \"AMBER_TEST_RANDOM_NUM15\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 77 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487234 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_2 register_addresses.v(101) " "Verilog HDL or VHDL information at register_addresses.v(101): object \"AMBER_IC_INT_SOFTSET_2\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 101 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487234 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_2 register_addresses.v(102) " "Verilog HDL or VHDL information at register_addresses.v(102): object \"AMBER_IC_INT_SOFTCLEAR_2\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 102 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487234 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTSET_3 register_addresses.v(103) " "Verilog HDL or VHDL information at register_addresses.v(103): object \"AMBER_IC_INT_SOFTSET_3\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 103 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487234 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_IC_INT_SOFTCLEAR_3 register_addresses.v(104) " "Verilog HDL or VHDL information at register_addresses.v(104): object \"AMBER_IC_INT_SOFTCLEAR_3\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 104 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487234 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_LOAD register_addresses.v(108) " "Verilog HDL or VHDL information at register_addresses.v(108): object \"AMBER_TM_TIMER0_LOAD\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 108 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487234 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_VALUE register_addresses.v(109) " "Verilog HDL or VHDL information at register_addresses.v(109): object \"AMBER_TM_TIMER0_VALUE\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 109 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487234 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_CTRL register_addresses.v(110) " "Verilog HDL or VHDL information at register_addresses.v(110): object \"AMBER_TM_TIMER0_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 110 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487234 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER0_CLR register_addresses.v(111) " "Verilog HDL or VHDL information at register_addresses.v(111): object \"AMBER_TM_TIMER0_CLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 111 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487235 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_LOAD register_addresses.v(112) " "Verilog HDL or VHDL information at register_addresses.v(112): object \"AMBER_TM_TIMER1_LOAD\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 112 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487235 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_VALUE register_addresses.v(113) " "Verilog HDL or VHDL information at register_addresses.v(113): object \"AMBER_TM_TIMER1_VALUE\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 113 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487235 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_CTRL register_addresses.v(114) " "Verilog HDL or VHDL information at register_addresses.v(114): object \"AMBER_TM_TIMER1_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 114 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487235 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER1_CLR register_addresses.v(115) " "Verilog HDL or VHDL information at register_addresses.v(115): object \"AMBER_TM_TIMER1_CLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 115 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487235 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_LOAD register_addresses.v(116) " "Verilog HDL or VHDL information at register_addresses.v(116): object \"AMBER_TM_TIMER2_LOAD\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 116 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487235 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_VALUE register_addresses.v(117) " "Verilog HDL or VHDL information at register_addresses.v(117): object \"AMBER_TM_TIMER2_VALUE\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 117 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487235 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_CTRL register_addresses.v(118) " "Verilog HDL or VHDL information at register_addresses.v(118): object \"AMBER_TM_TIMER2_CTRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 118 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487235 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_TM_TIMER2_CLR register_addresses.v(119) " "Verilog HDL or VHDL information at register_addresses.v(119): object \"AMBER_TM_TIMER2_CLR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 119 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487235 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID0 register_addresses.v(123) " "Verilog HDL or VHDL information at register_addresses.v(123): object \"AMBER_UART_PID0\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 123 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487235 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID1 register_addresses.v(124) " "Verilog HDL or VHDL information at register_addresses.v(124): object \"AMBER_UART_PID1\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 124 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487236 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID2 register_addresses.v(125) " "Verilog HDL or VHDL information at register_addresses.v(125): object \"AMBER_UART_PID2\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 125 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487236 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_PID3 register_addresses.v(126) " "Verilog HDL or VHDL information at register_addresses.v(126): object \"AMBER_UART_PID3\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 126 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487236 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID0 register_addresses.v(127) " "Verilog HDL or VHDL information at register_addresses.v(127): object \"AMBER_UART_CID0\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 127 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487236 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID1 register_addresses.v(128) " "Verilog HDL or VHDL information at register_addresses.v(128): object \"AMBER_UART_CID1\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 128 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487236 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID2 register_addresses.v(129) " "Verilog HDL or VHDL information at register_addresses.v(129): object \"AMBER_UART_CID2\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 129 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487236 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CID3 register_addresses.v(130) " "Verilog HDL or VHDL information at register_addresses.v(130): object \"AMBER_UART_CID3\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 130 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487236 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_DR register_addresses.v(131) " "Verilog HDL or VHDL information at register_addresses.v(131): object \"AMBER_UART_DR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 131 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487236 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_RSR register_addresses.v(132) " "Verilog HDL or VHDL information at register_addresses.v(132): object \"AMBER_UART_RSR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 132 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487236 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_LCRH register_addresses.v(133) " "Verilog HDL or VHDL information at register_addresses.v(133): object \"AMBER_UART_LCRH\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 133 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487237 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_LCRM register_addresses.v(134) " "Verilog HDL or VHDL information at register_addresses.v(134): object \"AMBER_UART_LCRM\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 134 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487237 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_LCRL register_addresses.v(135) " "Verilog HDL or VHDL information at register_addresses.v(135): object \"AMBER_UART_LCRL\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 135 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487237 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_CR register_addresses.v(136) " "Verilog HDL or VHDL information at register_addresses.v(136): object \"AMBER_UART_CR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 136 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487237 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_FR register_addresses.v(137) " "Verilog HDL or VHDL information at register_addresses.v(137): object \"AMBER_UART_FR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 137 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487237 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_IIR register_addresses.v(138) " "Verilog HDL or VHDL information at register_addresses.v(138): object \"AMBER_UART_IIR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 138 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487237 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "AMBER_UART_ICR register_addresses.v(139) " "Verilog HDL or VHDL information at register_addresses.v(139): object \"AMBER_UART_ICR\" declared but not used" {  } { { "register_addresses.v" "" { Text "D:/arm4u-soc2/vlog/system/register_addresses.v" 139 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487237 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_wdata32 interrupt_controller.v(99) " "Verilog HDL or VHDL warning at interrupt_controller.v(99): object \"wb_wdata32\" assigned a value but never read" {  } { { "vlog/system/interrupt_controller.v" "" { Text "D:/arm4u-soc2/vlog/system/interrupt_controller.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1457332487237 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 interrupt_controller.v(80) " "Verilog HDL Assignment information at interrupt_controller.v(80): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/system/interrupt_controller.v" "" { Text "D:/arm4u-soc2/vlog/system/interrupt_controller.v" 80 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487237 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 interrupt_controller.v(81) " "Verilog HDL Assignment information at interrupt_controller.v(81): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/system/interrupt_controller.v" "" { Text "D:/arm4u-soc2/vlog/system/interrupt_controller.v" 81 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487237 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 interrupt_controller.v(98) " "Verilog HDL Assignment information at interrupt_controller.v(98): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/system/interrupt_controller.v" "" { Text "D:/arm4u-soc2/vlog/system/interrupt_controller.v" 98 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487238 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_adr\[31..16\] interrupt_controller.v(49) " "input port \"i_wb_adr\[31..16\]\" at interrupt_controller.v(49) has no fan-out" {  } { { "vlog/system/interrupt_controller.v" "" { Text "D:/arm4u-soc2/vlog/system/interrupt_controller.v" 49 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332487238 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_sel interrupt_controller.v(50) " "input port \"i_wb_sel\" at interrupt_controller.v(50) has no fan-out" {  } { { "vlog/system/interrupt_controller.v" "" { Text "D:/arm4u-soc2/vlog/system/interrupt_controller.v" 50 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332487238 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input i_wb_cyc interrupt_controller.v(54) " "input port \"i_wb_cyc\" at interrupt_controller.v(54) has no fan-out" {  } { { "vlog/system/interrupt_controller.v" "" { Text "D:/arm4u-soc2/vlog/system/interrupt_controller.v" 54 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332487238 "|arm4usoc|interrupt_controller:u_interrupt_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_sdram_ctrl wb_sdram_ctrl:u_sdram " "Elaborating entity \"wb_sdram_ctrl\" for hierarchy \"wb_sdram_ctrl:u_sdram\"" {  } { { "soc/arm4u-msystem.v" "u_sdram" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\"" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_sdram_ctrl.v" "sdram_ctrl" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_sdram_ctrl.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487246 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "INTERLEAVED sdram_ctrl.v(76) " "Verilog HDL or VHDL information at sdram_ctrl.v(76): object \"INTERLEAVED\" declared but not used" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 76 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487255 "|arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PROGRAMMED_BL sdram_ctrl.v(80) " "Verilog HDL or VHDL information at sdram_ctrl.v(80): object \"PROGRAMMED_BL\" declared but not used" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 80 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487255 "|arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CMD_BST sdram_ctrl.v(100) " "Verilog HDL or VHDL information at sdram_ctrl.v(100): object \"CMD_BST\" declared but not used" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 100 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487255 "|arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CMD_READ_AP sdram_ctrl.v(102) " "Verilog HDL or VHDL information at sdram_ctrl.v(102): object \"CMD_READ_AP\" declared but not used" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 102 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487255 "|arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CMD_WRITE_AP sdram_ctrl.v(104) " "Verilog HDL or VHDL information at sdram_ctrl.v(104): object \"CMD_WRITE_AP\" declared but not used" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 104 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487256 "|arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CMD_SELF sdram_ctrl.v(109) " "Verilog HDL or VHDL information at sdram_ctrl.v(109): object \"CMD_SELF\" declared but not used" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 109 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487256 "|arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 16 sdram_ctrl.v(152) " "Verilog HDL Assignment information at sdram_ctrl.v(152): truncated unsized constant literal with size 32 to size 16 with no loss of information" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 152 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487256 "|arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 13 sdram_ctrl.v(156) " "Verilog HDL Assignment information at sdram_ctrl.v(156): truncated unsized constant literal with size 32 to size 13 with no loss of information" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 156 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487256 "|arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 sdram_ctrl.v(159) " "Verilog HDL Assignment information at sdram_ctrl.v(159): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 159 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487256 "|arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 sdram_ctrl.v(160) " "Verilog HDL Assignment information at sdram_ctrl.v(160): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 160 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487256 "|arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "sdram_ctrl.v(166) " "Verilog HDL or VHDL arithmetic warning at sdram_ctrl.v(166): loss of carry in addition or borrow in subtraction" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 166 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487256 "|arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "sdram_ctrl.v(167) " "Verilog HDL or VHDL arithmetic warning at sdram_ctrl.v(167): loss of carry in addition or borrow in subtraction" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 167 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487256 "|arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 sdram_ctrl.v(181) " "Verilog HDL Assignment information at sdram_ctrl.v(181): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 181 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487256 "|arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_ctrl.v(190) " "Verilog HDL assignment warning at sdram_ctrl.v(190): truncated value with size 32 to match size of target (4)" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457332487257 "|arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 sdram_ctrl.v(198) " "Verilog HDL Assignment information at sdram_ctrl.v(198): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 198 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487257 "|arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 sdram_ctrl.v(200) " "Verilog HDL Assignment information at sdram_ctrl.v(200): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 200 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487257 "|arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_ctrl.v(201) " "Verilog HDL assignment warning at sdram_ctrl.v(201): truncated value with size 32 to match size of target (3)" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457332487257 "|arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 sdram_ctrl.v(270) " "Verilog HDL Assignment information at sdram_ctrl.v(270): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 270 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487257 "|arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "sdram_ctrl.v(319) " "Verilog HDL or VHDL arithmetic warning at sdram_ctrl.v(319): loss of carry in addition or borrow in subtraction" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 319 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487257 "|arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "sdram_ctrl.v(338) " "Verilog HDL or VHDL arithmetic warning at sdram_ctrl.v(338): loss of carry in addition or borrow in subtraction" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 338 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487257 "|arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "sdram_ctrl.v(343) " "Verilog HDL or VHDL arithmetic warning at sdram_ctrl.v(343): loss of carry in addition or borrow in subtraction" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 343 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487257 "|arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "sdram_ctrl.v(349) " "Verilog HDL or VHDL arithmetic warning at sdram_ctrl.v(349): loss of carry in addition or borrow in subtraction" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 349 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487257 "|arm4usoc|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter wb_sdram_ctrl:u_sdram\|arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"wb_sdram_ctrl:u_sdram\|arbiter:arbiter\"" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_sdram_ctrl.v" "arbiter" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487260 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 arbiter.v(202) " "Verilog HDL Assignment information at arbiter.v(202): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/sdram/wb_sdram_ctrl/arbiter.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/arbiter.v" 202 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487263 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 arbiter.v(172) " "Verilog HDL Assignment information at arbiter.v(172): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/sdram/wb_sdram_ctrl/arbiter.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/arbiter.v" 172 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487264 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(193) " "Verilog HDL assignment warning at arbiter.v(193): truncated value with size 32 to match size of target (1)" {  } { { "vlog/sdram/wb_sdram_ctrl/arbiter.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/arbiter.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457332487264 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "ff1 ff1 arbiter.v(188) " "Verilog HDL warning at arbiter.v(188): variable ff1 in static task or function ff1 may have unintended latch behavior" {  } { { "vlog/sdram/wb_sdram_ctrl/arbiter.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/arbiter.v" 188 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1457332487264 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "ff1 arbiter.v(188) " "Verilog HDL Function Declaration warning at arbiter.v(188): function \"ff1\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "vlog/sdram/wb_sdram_ctrl/arbiter.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/arbiter.v" 188 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Quartus II" 0 -1 1457332487264 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 arbiter.v(216) " "Verilog HDL Assignment information at arbiter.v(216): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "vlog/sdram/wb_sdram_ctrl/arbiter.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/arbiter.v" 216 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487264 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ff1\[0\] 0 arbiter.v(188) " "Net \"ff1\[0\]\" at arbiter.v(188) has no driver or initial value, using a default initial value '0'" {  } { { "vlog/sdram/wb_sdram_ctrl/arbiter.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/arbiter.v" 188 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1457332487264 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_port wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port " "Elaborating entity \"wb_port\" for hierarchy \"wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\"" {  } { { "vlog/sdram/wb_sdram_ctrl/arbiter.v" "wbports\[0\].wb_port" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/arbiter.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487267 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CLASSIC wb_port.v(119) " "Verilog HDL or VHDL information at wb_port.v(119): object \"CLASSIC\" declared but not used" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 119 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487275 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CONST_BURST wb_port.v(120) " "Verilog HDL or VHDL information at wb_port.v(120): object \"CONST_BURST\" declared but not used" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 120 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487275 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "END_BURST wb_port.v(122) " "Verilog HDL or VHDL information at wb_port.v(122): object \"END_BURST\" declared but not used" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 122 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487275 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "WRAP16_BURST wb_port.v(128) " "Verilog HDL or VHDL information at wb_port.v(128): object \"WRAP16_BURST\" declared but not used" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 128 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1457332487275 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "wb_port.v(131) " "Verilog HDL or VHDL arithmetic warning at wb_port.v(131): loss of carry in addition or borrow in subtraction" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 131 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487275 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "wb_port.v(133) " "Verilog HDL or VHDL arithmetic warning at wb_port.v(133): loss of carry in addition or borrow in subtraction" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 133 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487275 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "wb_port.v(135) " "Verilog HDL or VHDL arithmetic warning at wb_port.v(135): loss of carry in addition or borrow in subtraction" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 135 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487275 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "wb_port.v(137) " "Verilog HDL or VHDL arithmetic warning at wb_port.v(137): loss of carry in addition or borrow in subtraction" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 137 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487276 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "wb_port.v(149) " "Verilog HDL or VHDL arithmetic warning at wb_port.v(149): loss of carry in addition or borrow in subtraction" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 149 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487276 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 wb_port.v(228) " "Verilog HDL Assignment information at wb_port.v(228): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 228 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487276 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "wb_port.v(328) " "Verilog HDL or VHDL arithmetic warning at wb_port.v(328): loss of carry in addition or borrow in subtraction" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 328 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487276 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "wb_port.v(330) " "Verilog HDL or VHDL arithmetic warning at wb_port.v(330): loss of carry in addition or borrow in subtraction" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 330 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487276 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 wb_port.v(370) " "Verilog HDL assignment warning at wb_port.v(370): truncated value with size 32 to match size of target (3)" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457332487276 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input wb_adr_i\[1..0\] wb_port.v(34) " "input port \"wb_adr_i\[1..0\]\" at wb_port.v(34) has no fan-out" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 34 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332487276 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input adr_i\[31..5\] wb_port.v(48) " "input port \"adr_i\[31..5\]\" at wb_port.v(48) has no fan-out" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 48 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332487276 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input adr_i\[0\] wb_port.v(48) " "input port \"adr_i\[0\]\" at wb_port.v(48) has no fan-out" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 48 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332487276 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input bufw_adr_i\[1..0\] wb_port.v(58) " "input port \"bufw_adr_i\[1..0\]\" at wb_port.v(58) has no fan-out" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 58 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332487277 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufram wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram " "Elaborating entity \"bufram\" for hierarchy \"wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\"" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "bufram" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_altera wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera " "Elaborating entity \"dpram_altera\" for hierarchy \"wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\"" {  } { { "vlog/sdram/wb_sdram_ctrl/bufram.v" "dpram_altera.dpram_altera" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/bufram.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\"" {  } { { "vlog/sdram/wb_sdram_ctrl/dpram_altera.v" "altsyncram_component" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\"" {  } { { "vlog/sdram/wb_sdram_ctrl/dpram_altera.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332487302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Instantiated megafunction \"wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487303 ""}  } { { "vlog/sdram/wb_sdram_ctrl/dpram_altera.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457332487303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gpi2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gpi2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gpi2 " "Found entity 1: altsyncram_gpi2" {  } { { "db/altsyncram_gpi2.tdf" "" { Text "D:/arm4u-soc2/db/altsyncram_gpi2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332487421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332487421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gpi2 wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_gpi2:auto_generated " "Elaborating entity \"altsyncram_gpi2\" for hierarchy \"wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_gpi2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_clock_fifo wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo " "Elaborating entity \"dual_clock_fifo\" for hierarchy \"wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\"" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "wrfifo" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487433 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 dual_clock_fifo.v(67) " "Verilog HDL Assignment information at dual_clock_fifo.v(67): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" 67 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487436 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 dual_clock_fifo.v(68) " "Verilog HDL Assignment information at dual_clock_fifo.v(68): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" 68 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487436 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dual_clock_fifo.v(70) " "Verilog HDL assignment warning at dual_clock_fifo.v(70): truncated value with size 32 to match size of target (3)" {  } { { "vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1457332487437 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 dual_clock_fifo.v(83) " "Verilog HDL Assignment information at dual_clock_fifo.v(83): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" 83 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487437 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 dual_clock_fifo.v(91) " "Verilog HDL Assignment information at dual_clock_fifo.v(91): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" 91 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487437 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 dual_clock_fifo.v(92) " "Verilog HDL Assignment information at dual_clock_fifo.v(92): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" 92 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487437 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "dual_clock_fifo.v(94) " "Verilog HDL or VHDL arithmetic warning at dual_clock_fifo.v(94): loss of carry in addition or borrow in subtraction" {  } { { "vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" 94 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487437 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "dual_clock_fifo.v(95) " "Verilog HDL or VHDL arithmetic warning at dual_clock_fifo.v(95): loss of carry in addition or borrow in subtraction" {  } { { "vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" 95 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1457332487437 "|arm4usoc|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_arbiter wishbone_arbiter:u_wishbone_arbiter " "Elaborating entity \"wishbone_arbiter\" for hierarchy \"wishbone_arbiter:u_wishbone_arbiter\"" {  } { { "soc/arm4u-msystem.v" "u_wishbone_arbiter" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332487441 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 wishbone_arbiter.v(195) " "Verilog HDL Assignment information at wishbone_arbiter.v(195): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/system/wishbone_arbiter.v" "" { Text "D:/arm4u-soc2/vlog/system/wishbone_arbiter.v" 195 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487447 "|arm4usoc|wishbone_arbiter:u_wishbone_arbiter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 wishbone_arbiter.v(196) " "Verilog HDL Assignment information at wishbone_arbiter.v(196): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/system/wishbone_arbiter.v" "" { Text "D:/arm4u-soc2/vlog/system/wishbone_arbiter.v" 196 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487447 "|arm4usoc|wishbone_arbiter:u_wishbone_arbiter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 wishbone_arbiter.v(200) " "Verilog HDL Assignment information at wishbone_arbiter.v(200): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "vlog/system/wishbone_arbiter.v" "" { Text "D:/arm4u-soc2/vlog/system/wishbone_arbiter.v" 200 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1457332487447 "|arm4usoc|wishbone_arbiter:u_wishbone_arbiter"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input trigger_in sld_signaltap.vhd(118) " "input port \"trigger_in\" at sld_signaltap.vhd(118) has no fan-out" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 118 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1457332488560 "|arm4usoc|sld_signaltap:auto_signaltap_0"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1u14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1u14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1u14 " "Found entity 1: altsyncram_1u14" {  } { { "db/altsyncram_1u14.tdf" "" { Text "D:/arm4u-soc2/db/altsyncram_1u14.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332489767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332489767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "D:/arm4u-soc2/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332489890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332489890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8nb " "Found entity 1: mux_8nb" {  } { { "db/mux_8nb.tdf" "" { Text "D:/arm4u-soc2/db/mux_8nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332489996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332489996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "D:/arm4u-soc2/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332490261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332490261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/arm4u-soc2/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332490410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332490410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sei " "Found entity 1: cntr_sei" {  } { { "db/cntr_sei.tdf" "" { Text "D:/arm4u-soc2/db/cntr_sei.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332490611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332490611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "D:/arm4u-soc2/db/cmpr_pgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332490722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332490722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gbj " "Found entity 1: cntr_gbj" {  } { { "db/cntr_gbj.tdf" "" { Text "D:/arm4u-soc2/db/cntr_gbj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332490914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332490914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "D:/arm4u-soc2/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332491085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332491085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "D:/arm4u-soc2/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332491191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332491191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/arm4u-soc2/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332491340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332491340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/arm4u-soc2/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332491443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332491443 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332491573 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|row_active " "RAM logic \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|row_active\" is uninferred due to inappropriate RAM size" {  } { { "vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" "row_active" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/sdram_ctrl.v" 118 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1457332497925 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\|mem " "RAM logic \"wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" "mem" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" 114 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1457332497925 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1457332497925 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "arm4u_cpu:ARM4U\|execute:e\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"arm4u_cpu:ARM4U\|execute:e\|Mult0\"" {  } { { "soc/arm4u/execute.vhd" "Mult0" { Text "D:/arm4u-soc2/soc/arm4u/execute.vhd" 259 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332520623 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1457332520623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm4u_cpu:ARM4U\|execute:e\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arm4u_cpu:ARM4U\|execute:e\|lpm_mult:Mult0\"" {  } { { "soc/arm4u/execute.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/execute.vhd" 259 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332520687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm4u_cpu:ARM4U\|execute:e\|lpm_mult:Mult0 " "Instantiated megafunction \"arm4u_cpu:ARM4U\|execute:e\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332520687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332520687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332520687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332520687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332520687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332520687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332520687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332520687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457332520687 ""}  } { { "soc/arm4u/execute.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/execute.vhd" 259 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457332520687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/arm4u-soc2/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457332520802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457332520802 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "arm4u_cpu:ARM4U\|execute:e\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"arm4u_cpu:ARM4U\|execute:e\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/arm4u-soc2/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "soc/arm4u/execute.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/execute.vhd" 259 -1 0 } } { "soc/arm4u/cpu.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/cpu.vhd" 199 0 0 } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332520974 "|arm4usoc|arm4u_cpu:ARM4U|execute:e|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "arm4u_cpu:ARM4U\|execute:e\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"arm4u_cpu:ARM4U\|execute:e\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/arm4u-soc2/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "soc/arm4u/execute.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/execute.vhd" 259 -1 0 } } { "soc/arm4u/cpu.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/cpu.vhd" 199 0 0 } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332520974 "|arm4usoc|arm4u_cpu:ARM4U|execute:e|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1457332520974 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1457332520974 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1457332524042 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1457332524283 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1457332524283 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[6\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[6\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[6\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[6\]\" into an OR gate" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 617 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1457332524494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[14\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[14\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[14\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[14\]\" into an OR gate" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 617 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1457332524494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[7\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[7\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[7\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[7\]\" into an OR gate" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 617 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1457332524494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[15\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[15\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[15\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[15\]\" into an OR gate" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 617 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1457332524494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[8\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[8\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[8\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[8\]\" into an OR gate" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 617 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1457332524494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[9\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[9\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[9\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[9\]\" into an OR gate" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 617 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1457332524494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[10\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[10\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[10\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[10\]\" into an OR gate" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 617 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1457332524494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[11\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[11\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[11\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[11\]\" into an OR gate" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 617 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1457332524494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[12\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[12\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[12\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[12\]\" into an OR gate" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 617 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1457332524494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[13\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[13\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[13\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[13\]\" into an OR gate" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 617 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1457332524494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[5\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[5\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[5\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[5\]\" into an OR gate" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 617 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1457332524494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[0\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[0\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[0\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[0\]\" into an OR gate" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 617 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1457332524494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[4\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[4\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[4\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[4\]\" into an OR gate" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 617 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1457332524494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[3\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[3\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[3\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[3\]\" into an OR gate" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 617 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1457332524494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[2\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[2\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[2\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[2\]\" into an OR gate" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 617 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1457332524494 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[1\] wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[1\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[1\]\" to the node \"wb_sdram_ctrl:u_sdram\|sdram_ctrl:sdram_ctrl\|dat_o\[1\]\" into an OR gate" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 617 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1457332524494 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1457332524494 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "soc/arm4u/decode.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u/decode.vhd" 111 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1457332524735 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1457332524736 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdr_cs_n GND " "Pin \"sdr_cs_n\" is stuck at GND" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457332532638 "|arm4usoc|sdr_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdr_cke VCC " "Pin \"sdr_cke\" is stuck at VCC" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457332532638 "|arm4usoc|sdr_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1457332532638 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332533788 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1457332547251 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_gpi2:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_gpi2:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_gpi2.tdf" "" { Text "D:/arm4u-soc2/db/altsyncram_gpi2.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vlog/sdram/wb_sdram_ctrl/dpram_altera.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "vlog/sdram/wb_sdram_ctrl/bufram.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "vlog/sdram/wb_sdram_ctrl/arbiter.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/arbiter.v" 151 0 0 } } { "vlog/sdram/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 671 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332547301 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/my_pll_altpll.v" "" { Text "D:/arm4u-soc2/db/my_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "my_pll.v" "" { Text "D:/arm4u-soc2/my_pll.v" 115 0 0 } } { "my_clocks_resets.v" "" { Text "D:/arm4u-soc2/my_clocks_resets.v" 50 0 0 } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 233 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1457332547632 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1457332547756 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Quartus II" 0 -1 1457332549186 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1457332549614 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 86 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 86 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1457332552040 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1457332552061 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1457332552467 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1457332552468 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1457332552707 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332552977 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1457332553733 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1457332554316 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1457332554491 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1457332554494 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1457332554638 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1457332554638 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457332554737 "|arm4usoc|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1457332554737 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332554949 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1457332555578 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1457332556060 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1457332556282 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1457332556283 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 11 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 11 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1457332558435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1457332558676 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332558676 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_uart0_rts " "No output dependent on input pin \"i_uart0_rts\"" {  } { { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332560060 "|arm4usoc|i_uart0_rts"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1457332560060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7424 " "Implemented 7424 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1457332560063 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1457332560063 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1457332560063 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7110 " "Implemented 7110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1457332560063 ""} { "Info" "ICUT_CUT_TM_RAMS" "253 " "Implemented 253 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1457332560063 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1457332560063 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1457332560063 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1457332560063 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "639 " "Peak virtual memory: 639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457332560211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 06 22:36:00 2016 " "Processing ended: Sun Mar 06 22:36:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457332560211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457332560211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457332560211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457332560211 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457332561859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457332561860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 06 22:36:01 2016 " "Processing started: Sun Mar 06 22:36:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457332561860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1457332561860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mARM -c msystem " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mARM -c msystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1457332561860 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1457332561980 ""}
{ "Info" "0" "" "Project  = mARM" {  } {  } 0 0 "Project  = mARM" 0 0 "Fitter" 0 0 1457332561981 ""}
{ "Info" "0" "" "Revision = msystem" {  } {  } 0 0 "Revision = msystem" 0 0 "Fitter" 0 0 1457332561981 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1457332562291 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "msystem EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"msystem\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1457332562432 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1457332562503 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1457332562503 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/my_pll_altpll.v" "" { Text "D:/arm4u-soc2/db/my_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 3659 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1457332562608 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 8 5 0 0 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/my_pll_altpll.v" "" { Text "D:/arm4u-soc2/db/my_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 3660 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1457332562608 ""}  } { { "db/my_pll_altpll.v" "" { Text "D:/arm4u-soc2/db/my_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 3659 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1457332562608 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1457332562862 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1457332562878 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457332563370 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457332563370 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457332563370 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1457332563370 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 16857 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457332563400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 16859 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457332563400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 16861 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457332563400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 16863 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457332563400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 16865 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457332563400 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1457332563400 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1457332563405 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1457332563483 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 49 " "No exact pin location assignment(s) for 4 pins of 49 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sys_clk_o " "Pin sys_clk_o not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sys_clk_o } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_clk_o" } } } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457332564591 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_clk_o " "Pin mem_clk_o not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_clk_o } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_clk_o" } } } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_clk_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457332564591 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_uart0_rts " "Pin i_uart0_rts not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_uart0_rts } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_uart0_rts" } } } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_uart0_rts } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457332564591 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_uart0_cts " "Pin o_uart0_cts not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { o_uart0_cts } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_uart0_cts" } } } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 84 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_uart0_cts } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457332564591 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1457332564591 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1457332566591 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1457332566591 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1457332566591 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1457332566591 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "msystem.sdc " "Synopsys Design Constraints File file not found: 'msystem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1457332566641 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "brd_clk_p " "Node: brd_clk_p was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1457332566675 "|arm4usoc|brd_clk_p"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_clk_r\|my_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_clk_r\|my_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1457332566793 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_clk_r\|my_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_clk_r\|my_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1457332566793 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1457332566793 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1457332566794 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1457332566794 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1457332566794 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1457332566794 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1457332566795 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1457332566795 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1457332566795 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1457332566795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457332567697 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL4E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL4E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457332567697 ""}  } { { "db/my_pll_altpll.v" "" { Text "D:/arm4u-soc2/db/my_pll_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 3659 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457332567697 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457332567697 ""}  } { { "db/my_pll_altpll.v" "" { Text "D:/arm4u-soc2/db/my_pll_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 3659 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457332567697 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457332567698 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 14087 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457332567698 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457332567698 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 15437 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457332567698 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 14602 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457332567698 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1457332567698 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 15081 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457332567698 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_clocks_resets:u_clk_r\|o_sys_rst  " "Automatically promoted node my_clocks_resets:u_clk_r\|o_sys_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457332567700 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_clocks_resets:u_clk_r\|o_system_ready " "Destination node my_clocks_resets:u_clk_r\|o_system_ready" {  } { { "my_clocks_resets.v" "" { Text "D:/arm4u-soc2/my_clocks_resets.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { my_clocks_resets:u_clk_r|o_system_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 3701 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457332567700 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avalon_to_wb_bridge:A2WB_data\|read_access " "Destination node avalon_to_wb_bridge:A2WB_data\|read_access" {  } { { "soc/wb-bridge/avalon_to_wb_bridge.v" "" { Text "D:/arm4u-soc2/soc/wb-bridge/avalon_to_wb_bridge.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avalon_to_wb_bridge:A2WB_data|read_access } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 3719 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457332567700 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|wb_ack_o " "Destination node wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|wb_ack_o" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 43 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_ack_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 761 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457332567700 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\|full_o " "Destination node wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\|full_o" {  } { { "vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/dual_clock_fifo.v" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|full_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457332567700 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avalon_to_wb_bridge:A2WB_instr\|read_access " "Destination node avalon_to_wb_bridge:A2WB_instr\|read_access" {  } { { "soc/wb-bridge/avalon_to_wb_bridge.v" "" { Text "D:/arm4u-soc2/soc/wb-bridge/avalon_to_wb_bridge.v" 57 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { avalon_to_wb_bridge:A2WB_instr|read_access } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 2214 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457332567700 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|first_req " "Destination node wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|first_req" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 96 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|first_req } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 759 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457332567700 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|wrfifo_wrreq " "Destination node wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|wrfifo_wrreq" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 104 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wrfifo_wrreq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 763 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457332567700 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|wb_write_bufram " "Destination node wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|wb_write_bufram" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 69 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_write_bufram } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 762 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457332567700 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|read_req_wb " "Destination node wb_sdram_ctrl:u_sdram\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|read_req_wb" {  } { { "vlog/sdram/wb_sdram_ctrl/wb_port.v" "" { Text "D:/arm4u-soc2/vlog/sdram/wb_sdram_ctrl/wb_port.v" 84 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|read_req_wb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 760 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457332567700 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_clocks_resets:u_clk_r\|o_sys_rst~0 " "Destination node my_clocks_resets:u_clk_r\|o_sys_rst~0" {  } { { "my_clocks_resets.v" "" { Text "D:/arm4u-soc2/my_clocks_resets.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { my_clocks_resets:u_clk_r|o_sys_rst~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 5276 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457332567700 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1457332567700 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1457332567700 ""}  } { { "my_clocks_resets.v" "" { Text "D:/arm4u-soc2/my_clocks_resets.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "my_clocks_resets:u_clk_r\|o_sys_rst" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { my_clocks_resets:u_clk_r|o_sys_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457332567700 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1457332570054 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1457332570081 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1457332570083 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1457332570108 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1457332570138 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1457332570160 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1457332572254 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1457332572278 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1457332572278 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 1 2 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 1 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1457332572315 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1457332572315 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1457332572315 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 11 7 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457332572317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 13 3 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457332572317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 24 1 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457332572317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 1 19 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457332572317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 3 15 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457332572317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457332572317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 2 22 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457332572317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457332572317 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1457332572317 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1457332572317 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 clk\[1\] mem_clk_o~output " "PLL \"my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"mem_clk_o~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/my_pll_altpll.v" "" { Text "D:/arm4u-soc2/db/my_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "my_pll.v" "" { Text "D:/arm4u-soc2/my_pll.v" 115 0 0 } } { "my_clocks_resets.v" "" { Text "D:/arm4u-soc2/my_clocks_resets.v" 50 0 0 } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 233 0 0 } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 65 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1457332572428 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 clk\[1\] sdr_clk~output " "PLL \"my_clocks_resets:u_clk_r\|my_pll:my_pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdr_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/my_pll_altpll.v" "" { Text "D:/arm4u-soc2/db/my_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "my_pll.v" "" { Text "D:/arm4u-soc2/my_pll.v" 115 0 0 } } { "my_clocks_resets.v" "" { Text "D:/arm4u-soc2/my_clocks_resets.v" 50 0 0 } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 233 0 0 } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 69 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1457332572429 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1457332572677 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1457332577358 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "i_spi0_int " "Ignored I/O standard assignment to node \"i_spi0_int\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_spi0_int" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332577620 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "i_spi0_miso " "Ignored I/O standard assignment to node \"i_spi0_miso\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_spi0_miso" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332577620 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "i_spi1_miso " "Ignored I/O standard assignment to node \"i_spi1_miso\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_spi1_miso" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332577620 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "led3 " "Ignored I/O standard assignment to node \"led3\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led3" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332577620 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "led4 " "Ignored I/O standard assignment to node \"led4\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led4" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332577620 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "led5 " "Ignored I/O standard assignment to node \"led5\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led5" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332577620 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "led6 " "Ignored I/O standard assignment to node \"led6\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led6" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332577620 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "led7 " "Ignored I/O standard assignment to node \"led7\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led7" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332577620 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "led8 " "Ignored I/O standard assignment to node \"led8\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led8" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332577620 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "led9 " "Ignored I/O standard assignment to node \"led9\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led9" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332577620 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "o_spi0_mosi " "Ignored I/O standard assignment to node \"o_spi0_mosi\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_spi0_mosi" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332577620 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "o_spi0_sclk " "Ignored I/O standard assignment to node \"o_spi0_sclk\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_spi0_sclk" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332577620 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "o_spi0_ss " "Ignored I/O standard assignment to node \"o_spi0_ss\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_spi0_ss" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332577620 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "o_spi1_mosi " "Ignored I/O standard assignment to node \"o_spi1_mosi\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_spi1_mosi" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332577620 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "o_spi1_sclk " "Ignored I/O standard assignment to node \"o_spi1_sclk\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_spi1_sclk" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332577620 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "o_spi1_ss " "Ignored I/O standard assignment to node \"o_spi1_ss\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_spi1_ss" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457332577620 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1457332577620 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_spi0_miso " "Node \"i_spi0_miso\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_spi0_miso" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1457332577621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_spi1_miso " "Node \"i_spi1_miso\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_spi1_miso" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1457332577621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led3 " "Node \"led3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1457332577621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led4 " "Node \"led4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1457332577621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led5 " "Node \"led5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1457332577621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led6 " "Node \"led6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1457332577621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led7 " "Node \"led7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1457332577621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led8 " "Node \"led8\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1457332577621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_spi0_mosi " "Node \"o_spi0_mosi\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_spi0_mosi" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1457332577621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_spi0_sclk " "Node \"o_spi0_sclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_spi0_sclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1457332577621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_spi0_ss " "Node \"o_spi0_ss\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_spi0_ss" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1457332577621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_spi1_mosi " "Node \"o_spi1_mosi\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_spi1_mosi" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1457332577621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_spi1_sclk " "Node \"o_spi1_sclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_spi1_sclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1457332577621 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_spi1_ss " "Node \"o_spi1_ss\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_spi1_ss" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1457332577621 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1457332577621 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457332577623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1457332580676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457332584300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1457332584691 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1457332588381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457332588381 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1457332588426 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1457332589526 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1457332590168 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic replication " "Starting physical synthesis algorithm logic replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1457332590357 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic replication 0 " "Physical synthesis algorithm logic replication complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1457332591214 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1457332592165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1457332595294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "D:/arm4u-soc2/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1457332601265 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1457332601265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457332603028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1457332603034 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1457332603034 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1457332603034 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.29 " "Total time spent on timing analysis during the Fitter is 3.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1457332603921 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1457332604133 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1457332606246 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1457332606369 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1457332608273 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457332611275 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1457332612419 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "20 Cyclone IV E " "20 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_uart0_rts 3.3-V LVTTL F3 " "Pin i_uart0_rts uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_uart0_rts } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_uart0_rts" } } } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 82 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_uart0_rts } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457332612482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[0\] 3.3-V LVTTL G2 " "Pin sdr_dq\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdr_dq[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq\[0\]" } } } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 76 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdr_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457332612482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[1\] 3.3-V LVTTL G1 " "Pin sdr_dq\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdr_dq[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq\[1\]" } } } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 76 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdr_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457332612482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[2\] 3.3-V LVTTL L8 " "Pin sdr_dq\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdr_dq[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq\[2\]" } } } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 76 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdr_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457332612482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[3\] 3.3-V LVTTL K5 " "Pin sdr_dq\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdr_dq[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq\[3\]" } } } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 76 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdr_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457332612482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[4\] 3.3-V LVTTL K2 " "Pin sdr_dq\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdr_dq[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq\[4\]" } } } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 76 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdr_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457332612482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[5\] 3.3-V LVTTL J2 " "Pin sdr_dq\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdr_dq[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq\[5\]" } } } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 76 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdr_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457332612482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[6\] 3.3-V LVTTL J1 " "Pin sdr_dq\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdr_dq[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq\[6\]" } } } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 76 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdr_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457332612482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[7\] 3.3-V LVTTL R7 " "Pin sdr_dq\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdr_dq[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq\[7\]" } } } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 76 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdr_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457332612482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[8\] 3.3-V LVTTL T4 " "Pin sdr_dq\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdr_dq[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq\[8\]" } } } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 76 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdr_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457332612482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[9\] 3.3-V LVTTL T2 " "Pin sdr_dq\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdr_dq[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq\[9\]" } } } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 76 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdr_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457332612482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[10\] 3.3-V LVTTL T3 " "Pin sdr_dq\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdr_dq[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq\[10\]" } } } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 76 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdr_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457332612482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[11\] 3.3-V LVTTL R3 " "Pin sdr_dq\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdr_dq[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq\[11\]" } } } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 76 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdr_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457332612482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[12\] 3.3-V LVTTL R5 " "Pin sdr_dq\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdr_dq[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq\[12\]" } } } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 76 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdr_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457332612482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[13\] 3.3-V LVTTL P3 " "Pin sdr_dq\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdr_dq[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq\[13\]" } } } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 76 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdr_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457332612482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[14\] 3.3-V LVTTL N3 " "Pin sdr_dq\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdr_dq[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq\[14\]" } } } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 76 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdr_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457332612482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq\[15\] 3.3-V LVTTL K1 " "Pin sdr_dq\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sdr_dq[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq\[15\]" } } } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 76 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdr_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457332612482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "brd_n_rst 3.3-V LVTTL J15 " "Pin brd_n_rst uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { brd_n_rst } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "brd_n_rst" } } } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { brd_n_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457332612482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "brd_clk_p 3.3-V LVTTL R8 " "Pin brd_clk_p uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { brd_clk_p } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "brd_clk_p" } } } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { brd_clk_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457332612482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_uart0_tx 3.3-V LVTTL N16 " "Pin i_uart0_tx uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_uart0_tx } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_uart0_tx" } } } } { "soc/arm4u-msystem.v" "" { Text "D:/arm4u-soc2/soc/arm4u-msystem.v" 85 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_uart0_tx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/arm4u-soc2/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1457332612482 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1457332612482 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/arm4u-soc2/msystem.fit.smsg " "Generated suppressed messages file D:/arm4u-soc2/msystem.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1457332613710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1240 " "Peak virtual memory: 1240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457332617763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 06 22:36:57 2016 " "Processing ended: Sun Mar 06 22:36:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457332617763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457332617763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457332617763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1457332617763 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1457332621972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457332621972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 06 22:37:01 2016 " "Processing started: Sun Mar 06 22:37:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457332621972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1457332621972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mARM -c msystem " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mARM -c msystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1457332621972 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1457332624492 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1457332624556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "437 " "Peak virtual memory: 437 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457332625707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 06 22:37:05 2016 " "Processing ended: Sun Mar 06 22:37:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457332625707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457332625707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457332625707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1457332625707 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1457332626433 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1457332628160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457332628161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 06 22:37:07 2016 " "Processing started: Sun Mar 06 22:37:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457332628161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1457332628161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mARM -c msystem " "Command: quartus_sta mARM -c msystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1457332628161 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1457332628300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1457332628990 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1457332629068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1457332629068 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1457332630547 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1457332630547 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1457332630547 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1457332630547 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "msystem.sdc " "Synopsys Design Constraints File file not found: 'msystem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1457332630599 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "brd_clk_p " "Node: brd_clk_p was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1457332630628 "|arm4usoc|brd_clk_p"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_clk_r\|my_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_clk_r\|my_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1457332630901 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_clk_r\|my_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_clk_r\|my_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1457332630901 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1457332630901 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1457332630903 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1457332630903 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1457332630903 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1457332630904 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1457332631081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.923 " "Worst-case setup slack is 43.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332631125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332631125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.923         0.000 altera_reserved_tck  " "   43.923         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332631125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457332631125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332631136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332631136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 altera_reserved_tck  " "    0.358         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332631136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457332631136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.358 " "Worst-case recovery slack is 48.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332631145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332631145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.358         0.000 altera_reserved_tck  " "   48.358         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332631145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457332631145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.884 " "Worst-case removal slack is 0.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332631156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332631156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.884         0.000 altera_reserved_tck  " "    0.884         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332631156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457332631156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.495 " "Worst-case minimum pulse width slack is 49.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332631162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332631162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.495         0.000 altera_reserved_tck  " "   49.495         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332631162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457332631162 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1457332631482 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1457332631585 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1457332634675 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "brd_clk_p " "Node: brd_clk_p was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1457332635458 "|arm4usoc|brd_clk_p"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_clk_r\|my_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_clk_r\|my_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1457332635479 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_clk_r\|my_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_clk_r\|my_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1457332635479 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1457332635479 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1457332635479 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1457332635479 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1457332635479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.669 " "Worst-case setup slack is 44.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332635523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332635523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.669         0.000 altera_reserved_tck  " "   44.669         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332635523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457332635523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332635541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332635541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 altera_reserved_tck  " "    0.311         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332635541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457332635541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.599 " "Worst-case recovery slack is 48.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332635552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332635552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.599         0.000 altera_reserved_tck  " "   48.599         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332635552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457332635552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.790 " "Worst-case removal slack is 0.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332635564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332635564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790         0.000 altera_reserved_tck  " "    0.790         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332635564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457332635564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.444 " "Worst-case minimum pulse width slack is 49.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332635575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332635575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.444         0.000 altera_reserved_tck  " "   49.444         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332635575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457332635575 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1457332635794 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "brd_clk_p " "Node: brd_clk_p was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1457332636522 "|arm4usoc|brd_clk_p"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_clk_r\|my_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_clk_r\|my_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1457332636543 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_clk_r\|my_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_clk_r\|my_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1457332636543 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1457332636543 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1457332636543 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1457332636543 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1457332636543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.880 " "Worst-case setup slack is 46.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332636560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332636560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.880         0.000 altera_reserved_tck  " "   46.880         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332636560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457332636560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332636575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332636575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 altera_reserved_tck  " "    0.188         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332636575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457332636575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.373 " "Worst-case recovery slack is 49.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332636589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332636589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.373         0.000 altera_reserved_tck  " "   49.373         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332636589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457332636589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.494 " "Worst-case removal slack is 0.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332636603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332636603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494         0.000 altera_reserved_tck  " "    0.494         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332636603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457332636603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.295 " "Worst-case minimum pulse width slack is 49.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332636615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332636615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.295         0.000 altera_reserved_tck  " "   49.295         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457332636615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457332636615 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1457332638083 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1457332638084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "577 " "Peak virtual memory: 577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457332638731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 06 22:37:18 2016 " "Processing ended: Sun Mar 06 22:37:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457332638731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457332638731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457332638731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457332638731 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 197 s " "Quartus II Full Compilation was successful. 0 errors, 197 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457332639687 ""}
