quartus_sh --determine_smart_action system > smart.log
echo done >   asm.chg
echo done >   fit.chg
quartus_map --family="Cyclone II" system
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sun May 10 01:45:13 2009
Info: Command: quartus_map --family="Cyclone II" system
Info: Found 1 design units, including 1 entities, in source file system.v
    Info: Found entity 1: system
Info: Found 1 design units, including 1 entities, in source file ../../rtl/lac/lac.v
    Info: Found entity 1: lac
Info: Found 1 design units, including 1 entities, in source file ../../rtl/lac/uart.v
    Info: Found entity 1: uart
Info: Found 1 design units, including 1 entities, in source file ../../rtl/lac/dp_ram.v
    Info: Found entity 1: dp_ram
Info: Found 1 design units, including 1 entities, in source file ../../rtl/lm32/lm32_cpu.v
    Info: Found entity 1: lm32_cpu
Info: Found 1 design units, including 1 entities, in source file ../../rtl/lm32/lm32_instruction_unit.v
    Info: Found entity 1: lm32_instruction_unit
Info: Found 1 design units, including 1 entities, in source file ../../rtl/lm32/lm32_decoder.v
    Info: Found entity 1: lm32_decoder
Info: Found 1 design units, including 1 entities, in source file ../../rtl/lm32/lm32_load_store_unit.v
    Info: Found entity 1: lm32_load_store_unit
Info: Found 1 design units, including 1 entities, in source file ../../rtl/lm32/lm32_adder.v
    Info: Found entity 1: lm32_adder
Info: Found 1 design units, including 1 entities, in source file ../../rtl/lm32/lm32_addsub.v
    Info: Found entity 1: lm32_addsub
Info: Found 1 design units, including 1 entities, in source file ../../rtl/lm32/lm32_logic_op.v
    Info: Found entity 1: lm32_logic_op
Info: Found 1 design units, including 1 entities, in source file ../../rtl/lm32/lm32_shifter.v
    Info: Found entity 1: lm32_shifter
Info: Found 1 design units, including 1 entities, in source file ../../rtl/lm32/lm32_multiplier.v
    Info: Found entity 1: lm32_multiplier
Info: Found 1 design units, including 1 entities, in source file ../../rtl/lm32/lm32_mc_arithmetic.v
    Info: Found entity 1: lm32_mc_arithmetic
Info: Found 1 design units, including 1 entities, in source file ../../rtl/lm32/lm32_interrupt.v
    Info: Found entity 1: lm32_interrupt
Info: Found 1 design units, including 1 entities, in source file ../../rtl/lm32/lm32_icache.v
    Info: Found entity 1: lm32_icache
Info: Found 0 design units, including 0 entities, in source file ../../rtl/lm32/lm32_dcache.v
Info: Found 1 design units, including 1 entities, in source file ../../rtl/lm32/lm32_ram.v
    Info: Found entity 1: lm32_ram
Info: Found 1 design units, including 1 entities, in source file ../../rtl/wb_bram/wb_bram.v
    Info: Found entity 1: wb_bram
Info: Found 1 design units, including 1 entities, in source file ../../rtl/wb_uart/wb_uart.v
    Info: Found entity 1: wb_uart
Info: Found 1 design units, including 1 entities, in source file ../../rtl/wb_timer/wb_timer.v
    Info: Found entity 1: wb_timer
Info: Found 1 design units, including 1 entities, in source file ../../rtl/wb_gpio/wb_gpio.v
    Info: Found entity 1: wb_gpio
Info: Found 1 design units, including 1 entities, in source file ../../rtl/wb_conbus/wb_conbus_top.v
    Info: Found entity 1: wb_conbus_top
Info: Found 1 design units, including 1 entities, in source file ../../rtl/wb_conbus/wb_conbus_arb.v
    Info: Found entity 1: wb_conbus_arb
Info: Found 1 design units, including 1 entities, in source file ../../rtl/wb_farbborg/wb_farbborg.v
    Info: Found entity 1: wb_farbborg
Info: Found 2 design units, including 2 entities, in source file ../../rtl/wb_farbborg/dualportram.v
    Info: Found entity 1: dualportram_8x16_8x16
    Info: Found entity 2: dualportram_10x8_7x64
Info: Found 1 design units, including 1 entities, in source file ../../rtl/wb_farbborg/pwm.v
    Info: Found entity 1: pwm
Info: Found 1 design units, including 1 entities, in source file ../../rtl/wb_spi/wb_spi.v
    Info: Found entity 1: wb_spi
Info: Found 1 design units, including 1 entities, in source file ../../rtl/wb_sram/wb_sram16.v
    Info: Found entity 1: wb_sram16
Warning (10236): Verilog HDL Implicit Net warning at system.v(280): created implicit net for "uart0_err"
Warning (10236): Verilog HDL Implicit Net warning at system.v(281): created implicit net for "uart0_rty"
Warning (10236): Verilog HDL Implicit Net warning at system.v(291): created implicit net for "timer0_err"
Warning (10236): Verilog HDL Implicit Net warning at system.v(292): created implicit net for "timer0_rty"
Warning (10236): Verilog HDL Implicit Net warning at lac.v(52): created implicit net for "rx_error"
Warning (10236): Verilog HDL Implicit Net warning at lm32_cpu.v(859): created implicit net for "load_q_x"
Warning (10236): Verilog HDL Implicit Net warning at lm32_cpu.v(860): created implicit net for "load_q_m"
Warning (10236): Verilog HDL Implicit Net warning at lm32_cpu.v(861): created implicit net for "store_q_m"
Warning (10222): Verilog HDL Parameter Declaration warning at wb_bram.v(25): Parameter Declaration in module "wb_bram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at wb_bram.v(26): Parameter Declaration in module "wb_bram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at wb_sram16.v(53): Parameter Declaration in module "wb_sram16" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at wb_sram16.v(54): Parameter Declaration in module "wb_sram16" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at wb_sram16.v(55): Parameter Declaration in module "wb_sram16" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at wb_sram16.v(56): Parameter Declaration in module "wb_sram16" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at wb_sram16.v(57): Parameter Declaration in module "wb_sram16" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at wb_sram16.v(58): Parameter Declaration in module "wb_sram16" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at uart.v(24): Parameter Declaration in module "uart" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at lac.v(23): Parameter Declaration in module "lac" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at lac.v(24): Parameter Declaration in module "lac" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at lac.v(25): Parameter Declaration in module "lac" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at lac.v(86): Parameter Declaration in module "lac" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at lac.v(87): Parameter Declaration in module "lac" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at lac.v(88): Parameter Declaration in module "lac" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at lac.v(89): Parameter Declaration in module "lac" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at lac.v(90): Parameter Declaration in module "lac" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at lac.v(91): Parameter Declaration in module "lac" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at lac.v(92): Parameter Declaration in module "lac" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at dp_ram.v(20): Parameter Declaration in module "dp_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info: Elaborating entity "system" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at system.v(542): object "lac_rxd" assigned a value but never read
Warning (10858): Verilog HDL warning at system.v(543): object lac_txd used but never assigned
Warning (10036): Verilog HDL or VHDL warning at system.v(545): object "lac_rts" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at system.v(46): truncated value with size 32 to match size of target (2)
Warning (10034): Output port "gpio_0[35]" at system.v(31) has no driver
Warning (10034): Output port "gpio_0[34]" at system.v(31) has no driver
Warning (10034): Output port "gpio_0[33]" at system.v(31) has no driver
Warning (10034): Output port "gpio_0[32]" at system.v(31) has no driver
Warning (10034): Output port "gpio_0[31]" at system.v(31) has no driver
Warning (10034): Output port "gpio_0[30]" at system.v(31) has no driver
Warning (10034): Output port "gpio_0[29]" at system.v(31) has no driver
Warning (10034): Output port "gpio_0[28]" at system.v(31) has no driver
Warning (10034): Output port "gpio_0[27]" at system.v(31) has no driver
Warning (10034): Output port "gpio_0[26]" at system.v(31) has no driver
Warning (10034): Output port "gpio_0[25]" at system.v(31) has no driver
Warning (10034): Output port "gpio_0[24]" at system.v(31) has no driver
Warning (10034): Output port "gpio_0[23]" at system.v(31) has no driver
Warning (10034): Output port "gpio_0[22]" at system.v(31) has no driver
Warning (10034): Output port "gpio_0[21]" at system.v(31) has no driver
Warning (10034): Output port "gpio_0[20]" at system.v(31) has no driver
Warning (10034): Output port "gpio_0[11]" at system.v(31) has no driver
Warning (10034): Output port "gpio_0[10]" at system.v(31) has no driver
Warning (10034): Output port "gpio_0[9]" at system.v(31) has no driver
Warning (10034): Output port "gpio_0[8]" at system.v(31) has no driver
Warning (10034): Output port "gpio_0[7]" at system.v(31) has no driver
Warning (10034): Output port "gpio_0[6]" at system.v(31) has no driver
Warning (10030): Net "lac_txd" at system.v(543) has no driver or initial value, using a default initial value '0'
Info: Elaborating entity "wb_conbus_top" for hierarchy "wb_conbus_top:conmax0"
Info: Elaborating entity "wb_conbus_arb" for hierarchy "wb_conbus_top:conmax0|wb_conbus_arb:wb_conbus_arb"
Info: Elaborating entity "lm32_cpu" for hierarchy "lm32_cpu:lm0"
Warning (10036): Verilog HDL or VHDL warning at lm32_cpu.v(330): object "x_result_sel_logic_x" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lm32_cpu.v(390): object "eret_m" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lm32_cpu.v(481): object "direction_m" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at lm32_cpu.v(1894): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at lm32_cpu.v(1952): truncated value with size 32 to match size of target (30)
Info: Elaborating entity "lm32_instruction_unit" for hierarchy "lm32_cpu:lm0|lm32_instruction_unit:instruction_unit"
Warning (10230): Verilog HDL assignment warning at lm32_instruction_unit.v(473): truncated value with size 32 to match size of target (30)
Warning (10175): Verilog HDL warning at lm32_instruction_unit.v(611): ignoring unsupported system task
Info: Elaborating entity "lm32_icache" for hierarchy "lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|lm32_icache:icache"
Info (10264): Verilog HDL Case Statement information at lm32_icache.v(342): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at lm32_icache.v(404): all case item expressions in this case statement are onehot
Info: Elaborating entity "lm32_ram" for hierarchy "lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram"
Info: Elaborating entity "lm32_ram" for hierarchy "lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram"
Info: Elaborating entity "lm32_decoder" for hierarchy "lm32_cpu:lm0|lm32_decoder:decoder"
Warning (10036): Verilog HDL or VHDL warning at lm32_decoder.v(356): object "op_user" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lm32_decoder.v(381): object "multiply" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at lm32_decoder.v(559): truncated value with size 32 to match size of target (30)
Info: Elaborating entity "lm32_load_store_unit" for hierarchy "lm32_cpu:lm0|lm32_load_store_unit:load_store_unit"
Info: Elaborating entity "lm32_adder" for hierarchy "lm32_cpu:lm0|lm32_adder:adder"
Info: Elaborating entity "lm32_addsub" for hierarchy "lm32_cpu:lm0|lm32_adder:adder|lm32_addsub:addsub"
Info: Elaborating entity "lm32_logic_op" for hierarchy "lm32_cpu:lm0|lm32_logic_op:logic_op"
Info: Elaborating entity "lm32_shifter" for hierarchy "lm32_cpu:lm0|lm32_shifter:shifter"
Warning (10230): Verilog HDL assignment warning at lm32_shifter.v(123): truncated value with size 64 to match size of target (32)
Info: Elaborating entity "lm32_multiplier" for hierarchy "lm32_cpu:lm0|lm32_multiplier:multiplier"
Info: Elaborating entity "lm32_mc_arithmetic" for hierarchy "lm32_cpu:lm0|lm32_mc_arithmetic:mc_arithmetic"
Info: Elaborating entity "lm32_interrupt" for hierarchy "lm32_cpu:lm0|lm32_interrupt:interrupt"
Warning (10036): Verilog HDL or VHDL warning at lm32_interrupt.v(139): object "ip_csr_read_data" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lm32_interrupt.v(140): object "im_csr_read_data" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at lm32_interrupt.v(139): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at lm32_interrupt.v(140): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "wb_bram" for hierarchy "wb_bram:bram0"
Warning (10850): Verilog HDL warning at wb_bram.v(58): number of words (0) in memory file does not match the number of elements in the address range [0:2047]
Info: Elaborating entity "wb_sram16" for hierarchy "wb_sram16:sram0"
Warning (10230): Verilog HDL assignment warning at wb_sram16.v(80): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at wb_sram16.v(90): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at wb_sram16.v(100): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at wb_sram16.v(109): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at wb_sram16.v(115): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at wb_sram16.v(127): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at wb_sram16.v(143): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at wb_sram16.v(150): truncated value with size 32 to match size of target (3)
Info: Elaborating entity "wb_uart" for hierarchy "wb_uart:uart0"
Info: Elaborating entity "uart" for hierarchy "wb_uart:uart0|uart:uart0"
Warning (10230): Verilog HDL assignment warning at uart.v(37): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at uart.v(39): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at uart.v(41): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at uart.v(88): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at uart.v(91): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at uart.v(135): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at uart.v(138): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "wb_timer" for hierarchy "wb_timer:timer0"
Info: Elaborating entity "wb_spi" for hierarchy "wb_spi:spi0"
Warning (10230): Verilog HDL assignment warning at wb_spi.v(72): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at wb_spi.v(78): truncated value with size 32 to match size of target (3)
Info: Elaborating entity "wb_gpio" for hierarchy "wb_gpio:gpio0"
Warning (10034): Output port "intr" at wb_gpio.v(24) has no driver
Info: Elaborating entity "wb_farbborg" for hierarchy "wb_farbborg:farbborg0"
Warning (10034): Output port "wb_dat_o[31]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[30]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[29]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[28]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[27]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[26]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[25]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[24]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[23]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[22]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[21]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[20]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[19]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[18]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[17]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[16]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[15]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[14]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[13]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[12]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[11]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[10]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[9]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[8]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[7]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[6]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[5]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[4]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[3]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[2]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[1]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "wb_dat_o[0]" at wb_farbborg.v(33) has no driver
Warning (10034): Output port "plane_out[4]" at wb_farbborg.v(58) has no driver
Warning (10034): Output port "plane_out[3]" at wb_farbborg.v(58) has no driver
Warning (10034): Output port "plane_out[2]" at wb_farbborg.v(58) has no driver
Warning (10034): Output port "plane_out[1]" at wb_farbborg.v(58) has no driver
Warning (10034): Output port "plane_out[0]" at wb_farbborg.v(58) has no driver
Info: Elaborating entity "pwm" for hierarchy "wb_farbborg:farbborg0|pwm:pwm1"
Warning (10230): Verilog HDL assignment warning at pwm.v(80): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at pwm.v(96): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at pwm.v(113): truncated value with size 32 to match size of target (3)
Warning (10175): Verilog HDL warning at pwm.v(120): ignoring unsupported system task
Warning (10230): Verilog HDL assignment warning at pwm.v(137): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "dualportram_8x16_8x16" for hierarchy "wb_farbborg:farbborg0|pwm:pwm1|dualportram_8x16_8x16:pwmtable"
Info: Elaborating entity "dualportram_10x8_7x64" for hierarchy "wb_farbborg:farbborg0|pwm:pwm1|dualportram_10x8_7x64:pixmap"
Warning: Inferred RAM node "lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem~0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem~0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred dual-clock RAM node "wb_farbborg:farbborg0|pwm:pwm1|dualportram_10x8_7x64:pixmap|RAM0~1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning: Inferred dual-clock RAM node "wb_farbborg:farbborg0|pwm:pwm1|dualportram_10x8_7x64:pixmap|RAM1~1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning: Inferred dual-clock RAM node "wb_farbborg:farbborg0|pwm:pwm1|dualportram_10x8_7x64:pixmap|RAM2~1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning: Inferred dual-clock RAM node "wb_farbborg:farbborg0|pwm:pwm1|dualportram_10x8_7x64:pixmap|RAM3~1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning: Inferred dual-clock RAM node "wb_farbborg:farbborg0|pwm:pwm1|dualportram_10x8_7x64:pixmap|RAM4~1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning: Inferred dual-clock RAM node "wb_farbborg:farbborg0|pwm:pwm1|dualportram_10x8_7x64:pixmap|RAM5~1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning: Inferred dual-clock RAM node "wb_farbborg:farbborg0|pwm:pwm1|dualportram_10x8_7x64:pixmap|RAM6~1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning: Inferred dual-clock RAM node "wb_farbborg:farbborg0|pwm:pwm1|dualportram_10x8_7x64:pixmap|RAM7~1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning: Inferred RAM node "lm32_cpu:lm0|registers~0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "lm32_cpu:lm0|registers~34" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred dual-clock RAM node "wb_farbborg:farbborg0|pwm:pwm1|dualportram_8x16_8x16:pwmtable|RAM0~0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning: Inferred dual-clock RAM node "wb_bram:bram0|ram~1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info: Inferred 14 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|mem~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 20
        Info: Parameter WIDTHAD_A set to 9
        Info: Parameter NUMWORDS_A set to 512
        Info: Parameter WIDTH_B set to 20
        Info: Parameter WIDTHAD_B set to 9
        Info: Parameter NUMWORDS_B set to 512
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
    Info: Inferred altsyncram megafunction from the following design logic: "lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|mem~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 32
        Info: Parameter WIDTHAD_A set to 11
        Info: Parameter NUMWORDS_A set to 2048
        Info: Parameter WIDTH_B set to 32
        Info: Parameter WIDTHAD_B set to 11
        Info: Parameter NUMWORDS_B set to 2048
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
    Info: Inferred altsyncram megafunction from the following design logic: "wb_farbborg:farbborg0|pwm:pwm1|dualportram_10x8_7x64:pixmap|RAM0~1" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 7
        Info: Parameter NUMWORDS_A set to 128
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 7
        Info: Parameter NUMWORDS_B set to 128
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
    Info: Inferred altsyncram megafunction from the following design logic: "wb_farbborg:farbborg0|pwm:pwm1|dualportram_10x8_7x64:pixmap|RAM1~1" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 7
        Info: Parameter NUMWORDS_A set to 128
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 7
        Info: Parameter NUMWORDS_B set to 128
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
    Info: Inferred altsyncram megafunction from the following design logic: "wb_farbborg:farbborg0|pwm:pwm1|dualportram_10x8_7x64:pixmap|RAM2~1" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 7
        Info: Parameter NUMWORDS_A set to 128
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 7
        Info: Parameter NUMWORDS_B set to 128
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
    Info: Inferred altsyncram megafunction from the following design logic: "wb_farbborg:farbborg0|pwm:pwm1|dualportram_10x8_7x64:pixmap|RAM3~1" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 7
        Info: Parameter NUMWORDS_A set to 128
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 7
        Info: Parameter NUMWORDS_B set to 128
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
    Info: Inferred altsyncram megafunction from the following design logic: "wb_farbborg:farbborg0|pwm:pwm1|dualportram_10x8_7x64:pixmap|RAM4~1" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 7
        Info: Parameter NUMWORDS_A set to 128
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 7
        Info: Parameter NUMWORDS_B set to 128
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
    Info: Inferred altsyncram megafunction from the following design logic: "wb_farbborg:farbborg0|pwm:pwm1|dualportram_10x8_7x64:pixmap|RAM5~1" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 7
        Info: Parameter NUMWORDS_A set to 128
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 7
        Info: Parameter NUMWORDS_B set to 128
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
    Info: Inferred altsyncram megafunction from the following design logic: "wb_farbborg:farbborg0|pwm:pwm1|dualportram_10x8_7x64:pixmap|RAM6~1" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 7
        Info: Parameter NUMWORDS_A set to 128
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 7
        Info: Parameter NUMWORDS_B set to 128
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
    Info: Inferred altsyncram megafunction from the following design logic: "wb_farbborg:farbborg0|pwm:pwm1|dualportram_10x8_7x64:pixmap|RAM7~1" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 7
        Info: Parameter NUMWORDS_A set to 128
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 7
        Info: Parameter NUMWORDS_B set to 128
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
    Info: Inferred altsyncram megafunction from the following design logic: "lm32_cpu:lm0|registers~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 32
        Info: Parameter WIDTHAD_A set to 5
        Info: Parameter NUMWORDS_A set to 32
        Info: Parameter WIDTH_B set to 32
        Info: Parameter WIDTHAD_B set to 5
        Info: Parameter NUMWORDS_B set to 32
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
    Info: Inferred altsyncram megafunction from the following design logic: "lm32_cpu:lm0|registers~34" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 32
        Info: Parameter WIDTHAD_A set to 5
        Info: Parameter NUMWORDS_A set to 32
        Info: Parameter WIDTH_B set to 32
        Info: Parameter WIDTHAD_B set to 5
        Info: Parameter NUMWORDS_B set to 32
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
    Info: Inferred altsyncram megafunction from the following design logic: "wb_farbborg:farbborg0|pwm:pwm1|dualportram_8x16_8x16:pwmtable|RAM0~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 16
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter WIDTH_B set to 16
        Info: Parameter WIDTHAD_B set to 8
        Info: Parameter NUMWORDS_B set to 256
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
    Info: Inferred altsyncram megafunction from the following design logic: "wb_bram:bram0|ram~1" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 32
        Info: Parameter WIDTHAD_A set to 11
        Info: Parameter NUMWORDS_A set to 2048
        Info: Parameter WIDTH_B set to 32
        Info: Parameter WIDTHAD_B set to 11
        Info: Parameter NUMWORDS_B set to 2048
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to db/system.ram0_wb_bram_4233ff54.hdl.mif
Info: Inferred 1 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "lm32_cpu:lm0|lm32_multiplier:multiplier|Mult0"
Info: Elaborated megafunction instantiation "lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|altsyncram:mem_rtl_0"
Info: Instantiated megafunction "lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_tag_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "20"
    Info: Parameter "WIDTHAD_A" = "9"
    Info: Parameter "NUMWORDS_A" = "512"
    Info: Parameter "WIDTH_B" = "20"
    Info: Parameter "WIDTHAD_B" = "9"
    Info: Parameter "NUMWORDS_B" = "512"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_frf1.tdf
    Info: Found entity 1: altsyncram_frf1
Info: Elaborated megafunction instantiation "lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|altsyncram:mem_rtl_1"
Info: Instantiated megafunction "lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|lm32_icache:icache|lm32_ram:memories[0].way_0_data_ram|altsyncram:mem_rtl_1" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "32"
    Info: Parameter "WIDTHAD_A" = "11"
    Info: Parameter "NUMWORDS_A" = "2048"
    Info: Parameter "WIDTH_B" = "32"
    Info: Parameter "WIDTHAD_B" = "11"
    Info: Parameter "NUMWORDS_B" = "2048"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_j1g1.tdf
    Info: Found entity 1: altsyncram_j1g1
Info: Elaborated megafunction instantiation "wb_farbborg:farbborg0|pwm:pwm1|dualportram_10x8_7x64:pixmap|altsyncram:RAM0_rtl_2"
Info: Instantiated megafunction "wb_farbborg:farbborg0|pwm:pwm1|dualportram_10x8_7x64:pixmap|altsyncram:RAM0_rtl_2" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "7"
    Info: Parameter "NUMWORDS_A" = "128"
    Info: Parameter "WIDTH_B" = "8"
    Info: Parameter "WIDTHAD_B" = "7"
    Info: Parameter "NUMWORDS_B" = "128"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_kse1.tdf
    Info: Found entity 1: altsyncram_kse1
Info: Elaborated megafunction instantiation "lm32_cpu:lm0|altsyncram:registers_rtl_10"
Info: Instantiated megafunction "lm32_cpu:lm0|altsyncram:registers_rtl_10" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "32"
    Info: Parameter "WIDTHAD_A" = "5"
    Info: Parameter "NUMWORDS_A" = "32"
    Info: Parameter "WIDTH_B" = "32"
    Info: Parameter "WIDTHAD_B" = "5"
    Info: Parameter "NUMWORDS_B" = "32"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7of1.tdf
    Info: Found entity 1: altsyncram_7of1
Info: Elaborated megafunction instantiation "wb_farbborg:farbborg0|pwm:pwm1|dualportram_8x16_8x16:pwmtable|altsyncram:RAM0_rtl_12"
Info: Instantiated megafunction "wb_farbborg:farbborg0|pwm:pwm1|dualportram_8x16_8x16:pwmtable|altsyncram:RAM0_rtl_12" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "16"
    Info: Parameter "WIDTHAD_A" = "8"
    Info: Parameter "NUMWORDS_A" = "256"
    Info: Parameter "WIDTH_B" = "16"
    Info: Parameter "WIDTHAD_B" = "8"
    Info: Parameter "NUMWORDS_B" = "256"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ove1.tdf
    Info: Found entity 1: altsyncram_ove1
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bph1.tdf
    Info: Found entity 1: altsyncram_bph1
Info: Elaborated megafunction instantiation "wb_bram:bram0|altsyncram:ram_rtl_13"
Info: Instantiated megafunction "wb_bram:bram0|altsyncram:ram_rtl_13" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "32"
    Info: Parameter "WIDTHAD_A" = "11"
    Info: Parameter "NUMWORDS_A" = "2048"
    Info: Parameter "WIDTH_B" = "32"
    Info: Parameter "WIDTHAD_B" = "11"
    Info: Parameter "NUMWORDS_B" = "2048"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "db/system.ram0_wb_bram_4233ff54.hdl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fek1.tdf
    Info: Found entity 1: altsyncram_fek1
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_18n1.tdf
    Info: Found entity 1: altsyncram_18n1
Warning: Memory Initialization File or Hexadecimal (Intel-Format) File "system.ram0_wb_bram_4233ff54.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning: Memory Initialization File or Hexadecimal (Intel-Format) File "system.ram0_wb_bram_4233ff54.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info: Elaborated megafunction instantiation "lm32_cpu:lm0|lm32_multiplier:multiplier|lpm_mult:Mult0"
Info: Instantiated megafunction "lm32_cpu:lm0|lm32_multiplier:multiplier|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "32"
    Info: Parameter "LPM_WIDTHB" = "32"
    Info: Parameter "LPM_WIDTHP" = "64"
    Info: Parameter "LPM_WIDTHR" = "64"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_9v01.tdf
    Info: Found entity 1: mult_9v01
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "lm32_cpu:lm0|lm32_multiplier:multiplier|lpm_mult:Mult0|mult_9v01:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "lm32_cpu:lm0|lm32_multiplier:multiplier|lpm_mult:Mult0|mult_9v01:auto_generated|mac_out8"
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Ignored 70 buffer(s)
    Info: Ignored 70 SOFT buffer(s)
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "ledr[6]" is stuck at GND
    Warning (13410): Pin "ledr[7]" is stuck at GND
    Warning (13410): Pin "gpio_0[6]" is stuck at GND
    Warning (13410): Pin "gpio_0[7]" is stuck at GND
    Warning (13410): Pin "gpio_0[8]" is stuck at GND
    Warning (13410): Pin "gpio_0[9]" is stuck at GND
    Warning (13410): Pin "gpio_0[10]" is stuck at GND
    Warning (13410): Pin "gpio_0[11]" is stuck at GND
    Warning (13410): Pin "gpio_0[20]" is stuck at GND
    Warning (13410): Pin "gpio_0[21]" is stuck at GND
    Warning (13410): Pin "gpio_0[22]" is stuck at GND
    Warning (13410): Pin "gpio_0[23]" is stuck at GND
    Warning (13410): Pin "gpio_0[24]" is stuck at GND
    Warning (13410): Pin "gpio_0[25]" is stuck at GND
    Warning (13410): Pin "gpio_0[26]" is stuck at GND
    Warning (13410): Pin "gpio_0[27]" is stuck at GND
    Warning (13410): Pin "gpio_0[28]" is stuck at GND
    Warning (13410): Pin "gpio_0[29]" is stuck at GND
    Warning (13410): Pin "gpio_0[30]" is stuck at GND
    Warning (13410): Pin "gpio_0[31]" is stuck at GND
    Warning (13410): Pin "gpio_0[32]" is stuck at GND
    Warning (13410): Pin "gpio_0[33]" is stuck at GND
    Warning (13410): Pin "gpio_0[34]" is stuck at GND
    Warning (13410): Pin "gpio_0[35]" is stuck at GND
Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below.
    Info: Register "wb_sram16:sram0|state~32" lost all its fanouts during netlist optimizations.
    Info: Register "wb_sram16:sram0|state~33" lost all its fanouts during netlist optimizations.
    Info: Register "wb_sram16:sram0|state~34" lost all its fanouts during netlist optimizations.
    Info: Register "lm32_cpu:lm0|lm32_mc_arithmetic:mc_arithmetic|state~24" lost all its fanouts during netlist optimizations.
    Info: Register "wb_conbus_top:conmax0|wb_conbus_arb:wb_conbus_arb|state~10" lost all its fanouts during netlist optimizations.
    Info: Register "wb_conbus_top:conmax0|wb_conbus_arb:wb_conbus_arb|state~11" lost all its fanouts during netlist optimizations.
    Info: Register "wb_conbus_top:conmax0|wb_conbus_arb:wb_conbus_arb|state~12" lost all its fanouts during netlist optimizations.
    Info: Register "lm32_cpu:lm0|lm32_mc_arithmetic:mc_arithmetic|state.011" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file z:/home/Develop/bzr/von hansi/bzrBest/farbborg/boards/altera-de1/system.map.smsg
Info: Implemented 4090 device resources after synthesis - the final resource count might be different
    Info: Implemented 17 input pins
    Info: Implemented 81 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 3742 logic cells
    Info: Implemented 228 RAM segments
    Info: Implemented 6 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 177 warnings
    Info: Peak virtual memory: 185 megabytes
    Info: Processing ended: Sun May 10 01:46:06 2009
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:00:43
echo done > fit.chg
quartus_fit --part=EP2C20F484C7 system
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sun May 10 01:46:10 2009
Info: Command: quartus_fit --part=EP2C20F484C7 system
Info: Selected device EP2C20F484C7 for design "system"
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is not available with your current license
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C15AF484C7 is compatible
    Info: Device EP2C35F484C7 is compatible
    Info: Device EP2C50F484C7 is compatible
Info: Fitter converted 2 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location C4
    Info: Pin ~nCSO~ is reserved at location C3
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node clock_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node clk_count[1]
        Info: Destination node ledr[9]
Info: Automatically promoted node clk_count[1] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node wb_farbborg:farbborg0|pwm:pwm1|lsr_c
        Info: Destination node clk_count[1]~0
Info: Starting register packing
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "aud_adcdat" is assigned to location or region, but does not exist in design
    Warning: Node "aud_adclrck" is assigned to location or region, but does not exist in design
    Warning: Node "aud_bclk" is assigned to location or region, but does not exist in design
    Warning: Node "aud_dacdat" is assigned to location or region, but does not exist in design
    Warning: Node "aud_daclrck" is assigned to location or region, but does not exist in design
    Warning: Node "aud_xck" is assigned to location or region, but does not exist in design
    Warning: Node "clock_24[0]" is assigned to location or region, but does not exist in design
    Warning: Node "clock_24[1]" is assigned to location or region, but does not exist in design
    Warning: Node "clock_27[0]" is assigned to location or region, but does not exist in design
    Warning: Node "clock_27[1]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_addr[0]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_addr[10]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_addr[11]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_addr[1]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_addr[2]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_addr[3]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_addr[4]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_addr[5]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_addr[6]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_addr[7]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_addr[8]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_addr[9]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_ba_0" is assigned to location or region, but does not exist in design
    Warning: Node "dram_ba_1" is assigned to location or region, but does not exist in design
    Warning: Node "dram_cas_n" is assigned to location or region, but does not exist in design
    Warning: Node "dram_cke" is assigned to location or region, but does not exist in design
    Warning: Node "dram_clk" is assigned to location or region, but does not exist in design
    Warning: Node "dram_cs_n" is assigned to location or region, but does not exist in design
    Warning: Node "dram_dq[0]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_dq[10]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_dq[11]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_dq[12]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_dq[13]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_dq[14]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_dq[15]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_dq[1]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_dq[2]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_dq[3]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_dq[4]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_dq[5]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_dq[6]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_dq[7]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_dq[8]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_dq[9]" is assigned to location or region, but does not exist in design
    Warning: Node "dram_ldqm" is assigned to location or region, but does not exist in design
    Warning: Node "dram_ras_n" is assigned to location or region, but does not exist in design
    Warning: Node "dram_udqm" is assigned to location or region, but does not exist in design
    Warning: Node "dram_we_n" is assigned to location or region, but does not exist in design
    Warning: Node "ext_clock" is assigned to location or region, but does not exist in design
    Warning: Node "fl_addr[0]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_addr[10]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_addr[11]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_addr[12]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_addr[13]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_addr[14]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_addr[15]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_addr[16]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_addr[17]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_addr[18]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_addr[19]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_addr[1]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_addr[20]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_addr[21]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_addr[2]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_addr[3]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_addr[4]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_addr[5]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_addr[6]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_addr[7]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_addr[8]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_addr[9]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_dq[0]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_dq[1]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_dq[2]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_dq[3]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_dq[4]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_dq[5]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_dq[6]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_dq[7]" is assigned to location or region, but does not exist in design
    Warning: Node "fl_oe_n" is assigned to location or region, but does not exist in design
    Warning: Node "fl_rst_n" is assigned to location or region, but does not exist in design
    Warning: Node "fl_we_n" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[0]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[10]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[11]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[12]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[13]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[14]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[15]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[16]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[17]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[18]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[19]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[1]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[20]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[21]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[22]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[23]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[24]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[25]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[26]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[27]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[28]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[29]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[2]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[30]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[31]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[32]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[33]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[34]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[35]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[3]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[4]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[5]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[6]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[7]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[8]" is assigned to location or region, but does not exist in design
    Warning: Node "gpio_1[9]" is assigned to location or region, but does not exist in design
    Warning: Node "hex0[0]" is assigned to location or region, but does not exist in design
    Warning: Node "hex0[1]" is assigned to location or region, but does not exist in design
    Warning: Node "hex0[2]" is assigned to location or region, but does not exist in design
    Warning: Node "hex0[3]" is assigned to location or region, but does not exist in design
    Warning: Node "hex0[4]" is assigned to location or region, but does not exist in design
    Warning: Node "hex0[5]" is assigned to location or region, but does not exist in design
    Warning: Node "hex0[6]" is assigned to location or region, but does not exist in design
    Warning: Node "hex1[0]" is assigned to location or region, but does not exist in design
    Warning: Node "hex1[1]" is assigned to location or region, but does not exist in design
    Warning: Node "hex1[2]" is assigned to location or region, but does not exist in design
    Warning: Node "hex1[3]" is assigned to location or region, but does not exist in design
    Warning: Node "hex1[4]" is assigned to location or region, but does not exist in design
    Warning: Node "hex1[5]" is assigned to location or region, but does not exist in design
    Warning: Node "hex1[6]" is assigned to location or region, but does not exist in design
    Warning: Node "hex2[0]" is assigned to location or region, but does not exist in design
    Warning: Node "hex2[1]" is assigned to location or region, but does not exist in design
    Warning: Node "hex2[2]" is assigned to location or region, but does not exist in design
    Warning: Node "hex2[3]" is assigned to location or region, but does not exist in design
    Warning: Node "hex2[4]" is assigned to location or region, but does not exist in design
    Warning: Node "hex2[5]" is assigned to location or region, but does not exist in design
    Warning: Node "hex2[6]" is assigned to location or region, but does not exist in design
    Warning: Node "hex3[0]" is assigned to location or region, but does not exist in design
    Warning: Node "hex3[1]" is assigned to location or region, but does not exist in design
    Warning: Node "hex3[2]" is assigned to location or region, but does not exist in design
    Warning: Node "hex3[3]" is assigned to location or region, but does not exist in design
    Warning: Node "hex3[4]" is assigned to location or region, but does not exist in design
    Warning: Node "hex3[5]" is assigned to location or region, but does not exist in design
    Warning: Node "hex3[6]" is assigned to location or region, but does not exist in design
    Warning: Node "i2c_sclk" is assigned to location or region, but does not exist in design
    Warning: Node "i2c_sdat" is assigned to location or region, but does not exist in design
    Warning: Node "ps2_clk" is assigned to location or region, but does not exist in design
    Warning: Node "ps2_dat" is assigned to location or region, but does not exist in design
    Warning: Node "tck" is assigned to location or region, but does not exist in design
    Warning: Node "tcs" is assigned to location or region, but does not exist in design
    Warning: Node "tdi" is assigned to location or region, but does not exist in design
    Warning: Node "tdo" is assigned to location or region, but does not exist in design
    Warning: Node "vga_b[0]" is assigned to location or region, but does not exist in design
    Warning: Node "vga_b[1]" is assigned to location or region, but does not exist in design
    Warning: Node "vga_b[2]" is assigned to location or region, but does not exist in design
    Warning: Node "vga_b[3]" is assigned to location or region, but does not exist in design
    Warning: Node "vga_g[0]" is assigned to location or region, but does not exist in design
    Warning: Node "vga_g[1]" is assigned to location or region, but does not exist in design
    Warning: Node "vga_g[2]" is assigned to location or region, but does not exist in design
    Warning: Node "vga_g[3]" is assigned to location or region, but does not exist in design
    Warning: Node "vga_hs" is assigned to location or region, but does not exist in design
    Warning: Node "vga_r[0]" is assigned to location or region, but does not exist in design
    Warning: Node "vga_r[1]" is assigned to location or region, but does not exist in design
    Warning: Node "vga_r[2]" is assigned to location or region, but does not exist in design
    Warning: Node "vga_r[3]" is assigned to location or region, but does not exist in design
    Warning: Node "vga_vs" is assigned to location or region, but does not exist in design
Info: Fitter preparation operations ending: elapsed time is 00:00:06
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:04
Info: Slack time is -11.667 ns between source register "lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|i_adr_o[27]" and destination register "lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|icache_refill_data[0]"
    Info: + Largest register to register requirement is 0.761 ns
    Info:   Shortest clock path from clock "clock_50" to destination register is 2.608 ns
        Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clock_50'
        Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 5335; COMB Node = 'clock_50~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|icache_refill_data[0]'
        Info: Total cell delay = 1.385 ns ( 53.11 % )
        Info: Total interconnect delay = 1.223 ns ( 46.89 % )
    Info:   Longest clock path from clock "clock_50" to destination register is 2.608 ns
        Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clock_50'
        Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 5335; COMB Node = 'clock_50~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|icache_refill_data[0]'
        Info: Total cell delay = 1.385 ns ( 53.11 % )
        Info: Total interconnect delay = 1.223 ns ( 46.89 % )
    Info:   Shortest clock path from clock "clock_50" to source register is 2.608 ns
        Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clock_50'
        Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 5335; COMB Node = 'clock_50~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|i_adr_o[27]'
        Info: Total cell delay = 1.385 ns ( 53.11 % )
        Info: Total interconnect delay = 1.223 ns ( 46.89 % )
    Info:   Longest clock path from clock "clock_50" to source register is 2.608 ns
        Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clock_50'
        Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 5335; COMB Node = 'clock_50~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|i_adr_o[27]'
        Info: Total cell delay = 1.385 ns ( 53.11 % )
        Info: Total interconnect delay = 1.223 ns ( 46.89 % )
    Info:   Micro clock to output delay of source is 0.277 ns
    Info:   Micro setup delay of destination is -0.038 ns
    Info: - Longest register to register delay is 12.428 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|i_adr_o[27]'
        Info: 2: + IC(0.807 ns) + CELL(0.450 ns) = 1.257 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'wb_conbus_top:conmax0|Mux76~0'
        Info: 3: + IC(0.731 ns) + CELL(0.541 ns) = 2.529 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'wb_conbus_top:conmax0|Mux76~2'
        Info: 4: + IC(0.131 ns) + CELL(0.544 ns) = 3.204 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'wb_conbus_top:conmax0|Mux76~10'
        Info: 5: + IC(0.704 ns) + CELL(0.521 ns) = 4.429 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'wb_conbus_top:conmax0|Mux76~11'
        Info: 6: + IC(0.691 ns) + CELL(0.545 ns) = 5.665 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'wb_conbus_top:conmax0|m0_dat_o[1]~104'
        Info: 7: + IC(1.955 ns) + CELL(0.178 ns) = 7.798 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'wb_conbus_top:conmax0|m0_dat_o[0]~157'
        Info: 8: + IC(1.943 ns) + CELL(0.178 ns) = 9.919 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'wb_conbus_top:conmax0|m0_dat_o[0]~158'
        Info: 9: + IC(0.154 ns) + CELL(0.521 ns) = 10.594 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'wb_conbus_top:conmax0|m0_dat_o[0]~159'
        Info: 10: + IC(0.354 ns) + CELL(0.322 ns) = 11.270 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'wb_conbus_top:conmax0|m0_dat_o[0]~160'
        Info: 11: + IC(1.062 ns) + CELL(0.096 ns) = 12.428 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|icache_refill_data[0]'
        Info: Total cell delay = 3.896 ns ( 31.35 % )
        Info: Total interconnect delay = 8.532 ns ( 68.65 % )
Info: Estimated most critical path is register to register delay of 12.428 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X40_Y9; Fanout = 1; REG Node = 'lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|i_adr_o[27]'
    Info: 2: + IC(0.807 ns) + CELL(0.450 ns) = 1.257 ns; Loc. = LAB_X39_Y12; Fanout = 1; COMB Node = 'wb_conbus_top:conmax0|Mux76~0'
    Info: 3: + IC(0.731 ns) + CELL(0.541 ns) = 2.529 ns; Loc. = LAB_X38_Y9; Fanout = 4; COMB Node = 'wb_conbus_top:conmax0|Mux76~2'
    Info: 4: + IC(0.131 ns) + CELL(0.544 ns) = 3.204 ns; Loc. = LAB_X38_Y9; Fanout = 2; COMB Node = 'wb_conbus_top:conmax0|Mux76~10'
    Info: 5: + IC(0.704 ns) + CELL(0.521 ns) = 4.429 ns; Loc. = LAB_X40_Y9; Fanout = 32; COMB Node = 'wb_conbus_top:conmax0|Mux76~11'
    Info: 6: + IC(0.691 ns) + CELL(0.545 ns) = 5.665 ns; Loc. = LAB_X36_Y9; Fanout = 8; COMB Node = 'wb_conbus_top:conmax0|m0_dat_o[1]~104'
    Info: 7: + IC(1.955 ns) + CELL(0.178 ns) = 7.798 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'wb_conbus_top:conmax0|m0_dat_o[0]~157'
    Info: 8: + IC(1.943 ns) + CELL(0.178 ns) = 9.919 ns; Loc. = LAB_X36_Y10; Fanout = 1; COMB Node = 'wb_conbus_top:conmax0|m0_dat_o[0]~158'
    Info: 9: + IC(0.154 ns) + CELL(0.521 ns) = 10.594 ns; Loc. = LAB_X36_Y10; Fanout = 1; COMB Node = 'wb_conbus_top:conmax0|m0_dat_o[0]~159'
    Info: 10: + IC(0.354 ns) + CELL(0.322 ns) = 11.270 ns; Loc. = LAB_X36_Y10; Fanout = 2; COMB Node = 'wb_conbus_top:conmax0|m0_dat_o[0]~160'
    Info: 11: + IC(1.062 ns) + CELL(0.096 ns) = 12.428 ns; Loc. = LAB_X35_Y7; Fanout = 2; REG Node = 'lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|icache_refill_data[0]'
    Info: Total cell delay = 3.896 ns ( 31.35 % )
    Info: Total interconnect delay = 8.532 ns ( 68.65 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 11% of the available device resources
    Info: Peak interconnect usage is 30% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13
Info: Fitter routing operations ending: elapsed time is 00:00:08
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Warning: Found 97 output pins without output pin load capacitance assignment
    Info: Pin "sram_dq[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "uart_txd" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_ub_n" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_lb_n" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_ce_n" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_oe_n" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_we_n" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[32]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[33]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[34]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[35]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sd_clk" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sd_cmd" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sd_dat3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Following 24 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin ledr[6] has GND driving its datain port
    Info: Pin ledr[7] has GND driving its datain port
    Info: Pin gpio_0[6] has GND driving its datain port
    Info: Pin gpio_0[7] has GND driving its datain port
    Info: Pin gpio_0[8] has GND driving its datain port
    Info: Pin gpio_0[9] has GND driving its datain port
    Info: Pin gpio_0[10] has GND driving its datain port
    Info: Pin gpio_0[11] has GND driving its datain port
    Info: Pin gpio_0[20] has GND driving its datain port
    Info: Pin gpio_0[21] has GND driving its datain port
    Info: Pin gpio_0[22] has GND driving its datain port
    Info: Pin gpio_0[23] has GND driving its datain port
    Info: Pin gpio_0[24] has GND driving its datain port
    Info: Pin gpio_0[25] has GND driving its datain port
    Info: Pin gpio_0[26] has GND driving its datain port
    Info: Pin gpio_0[27] has GND driving its datain port
    Info: Pin gpio_0[28] has GND driving its datain port
    Info: Pin gpio_0[29] has GND driving its datain port
    Info: Pin gpio_0[30] has GND driving its datain port
    Info: Pin gpio_0[31] has GND driving its datain port
    Info: Pin gpio_0[32] has GND driving its datain port
    Info: Pin gpio_0[33] has GND driving its datain port
    Info: Pin gpio_0[34] has GND driving its datain port
    Info: Pin gpio_0[35] has GND driving its datain port
Info: Following groups of pins have the same output enable
    Info: Following pins have the same output enable: wb_sram16:sram0|wdat_oe
        Info: Type bi-directional pin sram_dq[0] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin sram_dq[2] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin sram_dq[4] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin sram_dq[6] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin sram_dq[8] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin sram_dq[10] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin sram_dq[12] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin sram_dq[14] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin sram_dq[1] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin sram_dq[3] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin sram_dq[5] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin sram_dq[7] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin sram_dq[9] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin sram_dq[11] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin sram_dq[13] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin sram_dq[15] uses the 3.3-V LVTTL I/O standard
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II Fitter was successful. 0 errors, 173 warnings
    Info: Peak virtual memory: 235 megabytes
    Info: Processing ended: Sun May 10 01:46:51 2009
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:34
echo done > asm.chg
echo done > tan.chg
quartus_asm  system
Info: *******************************************************************
Info: Running Quartus II Assembler
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sun May 10 01:47:01 2009
Info: Command: quartus_asm system
Info: Writing out detailed assembly data for power analysis
Info: Assembler is generating device programming files
Info: Quartus II Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Sun May 10 01:47:13 2009
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:09
quartus_tan  system
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sun May 10 01:47:15 2009
Info: Command: quartus_tan system
Info: Started post-fitting delay annotation
Warning: Found 97 output pins without output pin load capacitance assignment
    Info: Pin "sram_dq[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_dq[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "uart_txd" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_addr[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_ub_n" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_lb_n" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_ce_n" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_oe_n" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sram_we_n" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[32]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[33]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[34]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "gpio_0[35]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sd_clk" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sd_cmd" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sd_dat3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clk_count[1]" as buffer
Info: Clock "clock_50" has Internal fmax of 76.31 MHz between source register "lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|instruction_d[21]" and destination register "lm32_cpu:lm0|lm32_mc_arithmetic:mc_arithmetic|b[27]" (period= 13.104 ns)
    Info: + Longest register to register delay is 12.873 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y9_N23; Fanout = 8; REG Node = 'lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|instruction_d[21]'
        Info: 2: + IC(1.704 ns) + CELL(0.545 ns) = 2.249 ns; Loc. = LCCOMB_X30_Y9_N20; Fanout = 1; COMB Node = 'lm32_cpu:lm0|raw_m_0~1'
        Info: 3: + IC(0.299 ns) + CELL(0.322 ns) = 2.870 ns; Loc. = LCCOMB_X30_Y9_N8; Fanout = 33; COMB Node = 'lm32_cpu:lm0|raw_m_0~3'
        Info: 4: + IC(0.310 ns) + CELL(0.521 ns) = 3.701 ns; Loc. = LCCOMB_X30_Y9_N4; Fanout = 1; COMB Node = 'lm32_cpu:lm0|stall_f~3'
        Info: 5: + IC(1.133 ns) + CELL(0.491 ns) = 5.325 ns; Loc. = LCCOMB_X32_Y10_N14; Fanout = 5; COMB Node = 'lm32_cpu:lm0|stall_f~5'
        Info: 6: + IC(2.260 ns) + CELL(0.455 ns) = 8.040 ns; Loc. = LCCOMB_X32_Y11_N6; Fanout = 32; COMB Node = 'lm32_cpu:lm0|lm32_mc_arithmetic:mc_arithmetic|b[16]~32'
        Info: 7: + IC(4.075 ns) + CELL(0.758 ns) = 12.873 ns; Loc. = LCFF_X33_Y16_N7; Fanout = 3; REG Node = 'lm32_cpu:lm0|lm32_mc_arithmetic:mc_arithmetic|b[27]'
        Info: Total cell delay = 3.092 ns ( 24.02 % )
        Info: Total interconnect delay = 9.781 ns ( 75.98 % )
    Info: - Smallest clock skew is 0.008 ns
        Info: + Shortest clock path from clock "clock_50" to destination register is 2.860 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'clock_50'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 3011; COMB Node = 'clock_50~clkctrl'
            Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X33_Y16_N7; Fanout = 3; REG Node = 'lm32_cpu:lm0|lm32_mc_arithmetic:mc_arithmetic|b[27]'
            Info: Total cell delay = 1.628 ns ( 56.92 % )
            Info: Total interconnect delay = 1.232 ns ( 43.08 % )
        Info: - Longest clock path from clock "clock_50" to source register is 2.852 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'clock_50'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 3011; COMB Node = 'clock_50~clkctrl'
            Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.852 ns; Loc. = LCFF_X32_Y9_N23; Fanout = 8; REG Node = 'lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|instruction_d[21]'
            Info: Total cell delay = 1.628 ns ( 57.08 % )
            Info: Total interconnect delay = 1.224 ns ( 42.92 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "clock_50" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "wb_farbborg:farbborg0|pwm:pwm1|pwm_enable" and destination pin or register "wb_farbborg:farbborg0|pwm:pwm1|col_enable" for clock "clock_50" (Hold time is 2.582 ns)
    Info: + Largest clock skew is 3.549 ns
        Info: + Longest clock path from clock "clock_50" to destination register is 6.400 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'clock_50'
            Info: 2: + IC(1.109 ns) + CELL(0.879 ns) = 3.014 ns; Loc. = LCFF_X15_Y13_N1; Fanout = 3; REG Node = 'clk_count[1]'
            Info: 3: + IC(1.798 ns) + CELL(0.000 ns) = 4.812 ns; Loc. = CLKCTRL_G1; Fanout = 117; COMB Node = 'clk_count[1]~clkctrl'
            Info: 4: + IC(0.986 ns) + CELL(0.602 ns) = 6.400 ns; Loc. = LCFF_X21_Y9_N3; Fanout = 2; REG Node = 'wb_farbborg:farbborg0|pwm:pwm1|col_enable'
            Info: Total cell delay = 2.507 ns ( 39.17 % )
            Info: Total interconnect delay = 3.893 ns ( 60.83 % )
        Info: - Shortest clock path from clock "clock_50" to source register is 2.851 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'clock_50'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 3011; COMB Node = 'clock_50~clkctrl'
            Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X21_Y9_N27; Fanout = 2; REG Node = 'wb_farbborg:farbborg0|pwm:pwm1|pwm_enable'
            Info: Total cell delay = 1.628 ns ( 57.10 % )
            Info: Total interconnect delay = 1.223 ns ( 42.90 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 0.976 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y9_N27; Fanout = 2; REG Node = 'wb_farbborg:farbborg0|pwm:pwm1|pwm_enable'
        Info: 2: + IC(0.359 ns) + CELL(0.521 ns) = 0.880 ns; Loc. = LCCOMB_X21_Y9_N2; Fanout = 1; COMB Node = 'wb_farbborg:farbborg0|pwm:pwm1|col_enable~3'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.976 ns; Loc. = LCFF_X21_Y9_N3; Fanout = 2; REG Node = 'wb_farbborg:farbborg0|pwm:pwm1|col_enable'
        Info: Total cell delay = 0.617 ns ( 63.22 % )
        Info: Total interconnect delay = 0.359 ns ( 36.78 % )
    Info: + Micro hold delay of destination is 0.286 ns
Info: tsu for register "wb_gpio:gpio0|gpio_oe[13]" (data pin = "key_n[0]", clock pin = "clock_50") is 8.683 ns
    Info: + Longest pin to register delay is 11.579 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1212; PIN Node = 'key_n[0]'
        Info: 2: + IC(5.791 ns) + CELL(0.483 ns) = 7.138 ns; Loc. = LCCOMB_X35_Y9_N16; Fanout = 2; COMB Node = 'wb_gpio:gpio0|gpio_oe[0]~97'
        Info: 3: + IC(2.059 ns) + CELL(0.322 ns) = 9.519 ns; Loc. = LCCOMB_X22_Y8_N8; Fanout = 32; COMB Node = 'wb_gpio:gpio0|gpio_oe[0]~98'
        Info: 4: + IC(1.302 ns) + CELL(0.758 ns) = 11.579 ns; Loc. = LCFF_X23_Y16_N3; Fanout = 1; REG Node = 'wb_gpio:gpio0|gpio_oe[13]'
        Info: Total cell delay = 2.427 ns ( 20.96 % )
        Info: Total interconnect delay = 9.152 ns ( 79.04 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock_50" to destination register is 2.858 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'clock_50'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 3011; COMB Node = 'clock_50~clkctrl'
        Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X23_Y16_N3; Fanout = 1; REG Node = 'wb_gpio:gpio0|gpio_oe[13]'
        Info: Total cell delay = 1.628 ns ( 56.96 % )
        Info: Total interconnect delay = 1.230 ns ( 43.04 % )
Info: tco from clock "clock_50" to destination pin "ledr[4]" through register "lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|i_adr_o[27]" is 15.371 ns
    Info: + Longest clock path from clock "clock_50" to source register is 2.850 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'clock_50'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 3011; COMB Node = 'clock_50~clkctrl'
        Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X40_Y9_N25; Fanout = 1; REG Node = 'lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|i_adr_o[27]'
        Info: Total cell delay = 1.628 ns ( 57.12 % )
        Info: Total interconnect delay = 1.222 ns ( 42.88 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 12.244 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y9_N25; Fanout = 1; REG Node = 'lm32_cpu:lm0|lm32_instruction_unit:instruction_unit|i_adr_o[27]'
        Info: 2: + IC(0.945 ns) + CELL(0.177 ns) = 1.122 ns; Loc. = LCCOMB_X39_Y12_N22; Fanout = 1; COMB Node = 'wb_conbus_top:conmax0|Mux76~0'
        Info: 3: + IC(0.971 ns) + CELL(0.178 ns) = 2.271 ns; Loc. = LCCOMB_X38_Y9_N0; Fanout = 4; COMB Node = 'wb_conbus_top:conmax0|Mux76~2'
        Info: 4: + IC(0.301 ns) + CELL(0.178 ns) = 2.750 ns; Loc. = LCCOMB_X38_Y9_N20; Fanout = 2; COMB Node = 'wb_conbus_top:conmax0|Mux76~10'
        Info: 5: + IC(0.837 ns) + CELL(0.178 ns) = 3.765 ns; Loc. = LCCOMB_X40_Y9_N12; Fanout = 32; COMB Node = 'wb_conbus_top:conmax0|Mux76~11'
        Info: 6: + IC(0.306 ns) + CELL(0.178 ns) = 4.249 ns; Loc. = LCCOMB_X40_Y9_N30; Fanout = 1; COMB Node = 'wb_conbus_top:conmax0|i_bus_s[2]~18'
        Info: 7: + IC(0.294 ns) + CELL(0.178 ns) = 4.721 ns; Loc. = LCCOMB_X40_Y9_N14; Fanout = 1; COMB Node = 'wb_conbus_top:conmax0|i_bus_s[2]~19'
        Info: 8: + IC(1.207 ns) + CELL(0.178 ns) = 6.106 ns; Loc. = LCCOMB_X35_Y9_N0; Fanout = 6; COMB Node = 'wb_conbus_top:conmax0|i_bus_s[2]~20'
        Info: 9: + IC(0.328 ns) + CELL(0.516 ns) = 6.950 ns; Loc. = LCCOMB_X35_Y9_N8; Fanout = 1; COMB Node = 'wb_conbus_top:conmax0|m0_ack_o'
        Info: 10: + IC(2.299 ns) + CELL(2.995 ns) = 12.244 ns; Loc. = PIN_T18; Fanout = 0; PIN Node = 'ledr[4]'
        Info: Total cell delay = 4.756 ns ( 38.84 % )
        Info: Total interconnect delay = 7.488 ns ( 61.16 % )
Info: Longest tpd from source pin "key_n[0]" to destination pin "gpio_0[2]" is 10.364 ns
    Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1212; PIN Node = 'key_n[0]'
    Info: 2: + IC(6.494 ns) + CELL(3.006 ns) = 10.364 ns; Loc. = PIN_A14; Fanout = 0; PIN Node = 'gpio_0[2]'
    Info: Total cell delay = 3.870 ns ( 37.34 % )
    Info: Total interconnect delay = 6.494 ns ( 62.66 % )
Info: th for register "wb_gpio:gpio0|wb_dat_o[4]" (data pin = "sw[6]", clock pin = "clock_50") is 0.378 ns
    Info: + Longest clock path from clock "clock_50" to destination register is 2.856 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'clock_50'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 3011; COMB Node = 'clock_50~clkctrl'
        Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.856 ns; Loc. = LCFF_X24_Y10_N25; Fanout = 1; REG Node = 'wb_gpio:gpio0|wb_dat_o[4]'
        Info: Total cell delay = 1.628 ns ( 57.00 % )
        Info: Total interconnect delay = 1.228 ns ( 43.00 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 2.764 ns
        Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U11; Fanout = 1; PIN Node = 'sw[6]'
        Info: 2: + IC(1.484 ns) + CELL(0.178 ns) = 2.668 ns; Loc. = LCCOMB_X24_Y10_N24; Fanout = 1; COMB Node = 'wb_gpio:gpio0|wb_dat_o[4]~36'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.764 ns; Loc. = LCFF_X24_Y10_N25; Fanout = 1; REG Node = 'wb_gpio:gpio0|wb_dat_o[4]'
        Info: Total cell delay = 1.280 ns ( 46.31 % )
        Info: Total interconnect delay = 1.484 ns ( 53.69 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 167 megabytes
    Info: Processing ended: Sun May 10 01:47:27 2009
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:11
