;redcode
;assert 1
	SPL 0, <-72
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	ADD -1, <-20
	CMP 52, @200
	SLT 210, 968
	SUB 52, @200
	SUB @121, 106
	SUB 52, @200
	ADD 210, 30
	JMN 12, #840
	ADD 210, 30
	JMN 12, #840
	JMN -0, #2
	SUB @127, 106
	MOV -1, <-20
	MOV -7, <-80
	ADD 12, @10
	SLT 340, 963
	MOV -1, <-20
	SLT 210, 968
	SPL -100, -680
	JMN -1, @-20
	SUB @121, 106
	JMP -0, #2
	SUB @121, 106
	JMP 210, 68
	JMP -0, #2
	MOV -7, <-20
	ADD -207, <-120
	SUB @121, 102
	ADD 210, 63
	ADD 210, 968
	SUB @121, 106
	SUB @121, 103
	ADD -207, <-120
	SUB @121, 102
	SUB @-127, 100
	SUB @-127, 100
	ADD -1, <-20
	CMP @-127, 100
	JMN -1, @-20
	JMN -0, #2
	ADD 12, @10
	SPL 0, <-72
	DJN -1, @-20
	CMP -207, <-120
