Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: stage1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "stage1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "stage1"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg484

---- Source Options
Top Module Name                    : stage1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : One-Hot
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Users\Hendren\My Documents\School\EE480\Project\Modules\statge1\stage1.v" into library work
Parsing module <stage1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <stage1>.
WARNING:HDLCompiler:872 - "D:\Users\Hendren\My Documents\School\EE480\Project\Modules\statge1\stage1.v" Line 192: Using initial value of rdy_recv since it is never assigned
WARNING:HDLCompiler:91 - "D:\Users\Hendren\My Documents\School\EE480\Project\Modules\statge1\stage1.v" Line 425: Signal <mdr_data> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Users\Hendren\My Documents\School\EE480\Project\Modules\statge1\stage1.v" Line 430: Signal <mdr_data> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Users\Hendren\My Documents\School\EE480\Project\Modules\statge1\stage1.v" Line 435: Signal <mdr_data> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Users\Hendren\My Documents\School\EE480\Project\Modules\statge1\stage1.v" Line 440: Signal <mdr_data> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Users\Hendren\My Documents\School\EE480\Project\Modules\statge1\stage1.v" Line 445: Signal <ir_data> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Users\Hendren\My Documents\School\EE480\Project\Modules\statge1\stage1.v" Line 449: Signal <ir_data> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Users\Hendren\My Documents\School\EE480\Project\Modules\statge1\stage1.v" Line 453: Signal <ir_data> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Users\Hendren\My Documents\School\EE480\Project\Modules\statge1\stage1.v" Line 457: Signal <ir_data> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <stage1>.
    Related source file is "d:/users/hendren/my documents/school/ee480/project/modules/statge1/stage1.v".
        T0 = 56'b00000000000000000000000000000000000000000000000000000001
        T1 = 56'b00000000000000000000000000000000000000000000000000000010
        T2 = 56'b00000000000000000000000000000000000000000000000000000100
        T3 = 56'b00000000000000000000000000000000000000000000000000001000
        T4 = 56'b00000000000000000000000000000000000000000000000000010000
        T5 = 56'b00000000000000000000000000000000000000000000000000100000
        T6 = 56'b00000000000000000000000000000000000000000000000001000000
        T7 = 56'b00000000000000000000000000000000000000000000000010000000
        T8 = 56'b00000000000000000000000000000000000000000000000100000000
        T9 = 56'b00000000000000000000000000000000000000000000001000000000
        T10 = 56'b00000000000000000000000000000000000000000000010000000000
        T11 = 56'b00000000000000000000000000000000000000000000100000000000
        T12 = 56'b00000000000000000000000000000000000000000001000000000000
        T13 = 56'b00000000000000000000000000000000000000000010000000000000
        T14 = 56'b00000000000000000000000000000000000000000100000000000000
        T15 = 56'b00000000000000000000000000000000000000001000000000000000
        T16 = 56'b00000000000000000000000000000000000000010000000000000000
        T17 = 56'b00000000000000000000000000000000000000100000000000000000
        T18 = 56'b00000000000000000000000000000000000001000000000000000000
        T19 = 56'b00000000000000000000000000000000000010000000000000000000
        T20 = 56'b00000000000000000000000000000000000100000000000000000000
        T21 = 56'b00000000000000000000000000000000001000000000000000000000
        T22 = 56'b00000000000000000000000000000000010000000000000000000000
        T23 = 56'b00000000000000000000000000000000100000000000000000000000
        T24 = 56'b00000000000000000000000000000001000000000000000000000000
        T25 = 56'b00000000000000000000000000000010000000000000000000000000
        T26 = 56'b00000000000000000000000000000100000000000000000000000000
        T27 = 56'b00000000000000000000000000001000000000000000000000000000
        T28 = 56'b00000000000000000000000000010000000000000000000000000000
        T29 = 56'b00000000000000000000000000100000000000000000000000000000
        T30 = 56'b00000000000000000000000001000000000000000000000000000000
        T31 = 56'b00000000000000000000000010000000000000000000000000000000
        T32 = 56'b00000000000000000000000100000000000000000000000000000000
        T33 = 56'b00000000000000000000001000000000000000000000000000000000
        T34 = 56'b00000000000000000000010000000000000000000000000000000000
        T35 = 56'b00000000000000000000100000000000000000000000000000000000
        T36 = 56'b00000000000000000001000000000000000000000000000000000000
        T37 = 56'b00000000000000000010000000000000000000000000000000000000
        T38 = 56'b00000000000000000100000000000000000000000000000000000000
        T39 = 56'b00000000000000001000000000000000000000000000000000000000
        T40 = 56'b00000000000000010000000000000000000000000000000000000000
        T41 = 56'b00000000000000100000000000000000000000000000000000000000
        T42 = 56'b00000000000001000000000000000000000000000000000000000000
        T43 = 56'b00000000000010000000000000000000000000000000000000000000
        T44 = 56'b00000000000100000000000000000000000000000000000000000000
        T45 = 56'b00000000001000000000000000000000000000000000000000000000
        T46 = 56'b00000000010000000000000000000000000000000000000000000000
        T47 = 56'b00000000100000000000000000000000000000000000000000000000
        T48 = 56'b00000001000000000000000000000000000000000000000000000000
        T49 = 56'b00000010000000000000000000000000000000000000000000000000
        T50 = 56'b00000100000000000000000000000000000000000000000000000000
        T51 = 56'b00001000000000000000000000000000000000000000000000000000
        T52 = 56'b00010000000000000000000000000000000000000000000000000000
        T53 = 56'b00100000000000000000000000000000000000000000000000000000
        T54 = 56'b01000000000000000000000000000000000000000000000000000000
        T55 = 56'b10000000000000000000000000000000000000000000000000000000
        CP0 = 35'b10000000000000011110001110110000000
        CP1 = 35'b10000000000010010101001110110000000
        CP2 = 35'b10000000000010010100001110110000000
        CP3 = 35'b10000000000010010100101110110000000
        CP4 = 35'b10000000000000011110001110110000000
        CP5 = 35'b10000000000010010101001110110000000
        CP6 = 35'b10000000000010010100001110110000000
        CP7 = 35'b10000000000010010100101110110000000
        CP8 = 35'b10000000000010010101001110110000000
        CP9 = 35'b10000000000000011110001110110000000
        CP10 = 35'b10100000000000010100001110110000000
        CP11 = 35'b10100000000000010100001100110000000
        CP12 = 35'b10100110000000010100001110110000000
        CP13 = 35'b10100110000000010100001100110000000
        CP14 = 35'b10101000000000010100001110110000000
        CP15 = 35'b10101000000000010100001100110000000
        CP16 = 35'b10110000000000010100001110110000000
        CP17 = 35'b10110000000000010100001100110000000
        CP18 = 35'b10111000000000010100001110110000000
        CP19 = 35'b10000000000000010100001110110001000
        CP20 = 35'b10100000000000010100000010110010100
        CP21 = 35'b10000000010100010100001110110000000
        CP22 = 35'b10100000000000010100000010110010100
        CP23 = 35'b10100000000000010100001100110000000
        CP24 = 35'b10100000000000010100000010110011010
        CP25 = 35'b10000000010100010100001110110000000
        CP26 = 35'b10100000000000010100000010110011010
        CP27 = 35'b10100000000000010100001100110000000
        CP28 = 35'b10100000000000010100000010110010000
        CP29 = 35'b10100000000000010100000010110010100
        CP30 = 35'b10100000000000010100000010110011000
        CP31 = 35'b10100000000000010100000010110011010
        CP32 = 35'b10100000000000010100000110110000000
        CP33 = 35'b10100000000000010100001010110000000
        CP34 = 35'b10000000000000010100101110101100000
        CP35 = 35'b10000000000011010100001110110000000
        CP36 = 35'b11000001000000010100001110110000000
        CP37 = 35'b11000000000000010100001110110000000
        CP38 = 35'b10000000000000010100101110101000000
        CP39 = 35'b10000000011000010100001110110000000
        CP40 = 35'b10000000010000010100001110110000000
        CP41 = 35'b10000000000000010100101110100100000
        CP42 = 35'b10000000000000010100001110110000000
        CP43 = 35'b10000000000000010100001110110000000
        CP44 = 35'b10000000000000010100101110100000000
        CP45 = 35'b10000000000000010100001110110000000
        CP46 = 35'b10000000000000010100001110110000000
        CP47 = 35'b10000000000000010100001110110000000
        CP48 = 35'b10000000000000010100001110110000000
        CP49 = 35'b10000000000000010100001110110000000
        CP50 = 35'b10000000000000010100001110110000000
        CP51 = 35'b10000000000000011110001110110000000
        CP52 = 35'b10100110000000010100001101110000000
        CP53 = 35'b10100000000000010100010010110000000
        CP54 = 35'b10000000000000010100001110110001000
        CP55 = 35'b10000000000010010100001110110000000
        opADD = 5'b00000
        opSUB = 5'b00001
        opOR = 5'b00011
        opAND = 5'b00100
        opCOMP = 5'b10000
        opMULDIV = 5'b00010
        opSHFT = 5'b00101
        opBRA = 5'b00110
        opRTS = 5'b01000
        opRTI = 5'b01001
        opLOAD = 5'b01010
        opSTOR = 5'b01011
        opLDA = 5'b10001
        opSTA = 5'b10010
        opLDB = 5'b10011
        opSTB = 5'b10100
        opINPUT = 5'b01100
        opOUTPUT = 5'b01101
        opLMSK = 5'b01110
        opNOP = 5'b01111
        flDIR = 3'b000
        flIND = 3'b001
        flIMM = 3'b010
        flMUL_DIR = 3'b000
        flMUL_IND = 3'b001
        flDIV_DIR = 3'b010
        flDIV_IND = 3'b011
        flMUL = 1'b0
        flDIV = 1'b1
        flLS0 = 3'b000
        flLS1 = 3'b001
        flRS0 = 3'b010
        flRS1 = 3'b011
WARNING:Xst:647 - Input <instr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ir_data<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mdr_data<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cache_hit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <input_recv>.
    Found 56-bit register for signal <stage1>.
    Found finite state machine <FSM_0> for signal <stage1>.
    -----------------------------------------------------------------------
    | States             | 56                                             |
    | Transitions        | 132                                            |
    | Inputs             | 36                                             |
    | Outputs            | 56                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | clr_GND_1_o_equal_2_o (positive)               |
    | Reset type         | synchronous                                    |
    | Reset State        | 10000000000000000000000000000000000000000000000000000000       |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <stg1_state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <num_shift<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <num_shift<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <num_shift<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <stage1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 1-bit register                                        : 1
# Latches                                              : 4
 1-bit latch                                           : 4
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 Flip-Flops                                            : 1
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Optimizing FSM <FSM_0> on signal <stage1[1:56]> with One-Hot encoding.
----------------------------------------------------------------------------------------------------------------------
 State                                                    | Encoding
----------------------------------------------------------------------------------------------------------------------
 10000000000000000000000000000000000000000000000000000000 | 00000000000000000000000000000000000000000000000000000001
 00000000000000000000000000000000000000000000000000000001 | 00000000000000000000000000000000000000000000000000000010
 00000000000000000000000000000000000000000000000000000010 | 00000000000000000000000000000000000000000000000000000100
 00000000000000000000000000000000000000000000000000000100 | 00000000000000000000000000000000000000000000000000001000
 00000000000000000000000000000000000000000000000000001000 | 00000000000000000000000000000000000000000000000000010000
 00000000000000000000000000000000000000000000000000010000 | 00000000000000000000000000000000000000000000000000100000
 00000000000000000000000000000000000000000000000000100000 | 00000000000000000000000000000000000000000000000001000000
 00000000000000000000000000000000000000000000000001000000 | 00000000000000000000000000000000000000000000000010000000
 00000000000000000000000000000000000000000000000010000000 | 00000000000000000000000000000000000000000000000100000000
 00000000000000000000000000000000000000000000000100000000 | 00000000000000000000000000000000000000000000001000000000
 00000000000000000000000000000000000000000000001000000000 | 00000000000000000000000000000000000000000000010000000000
 00000000000000000000000000000000000000000000010000000000 | 00000000000000000000000000000000000000000000100000000000
 00000000000000000000000000000000000000000000100000000000 | 00000000000000000000000000000000000000000001000000000000
 00000000000000000000000000000000000000000001000000000000 | 00000000000000000000000000000000000000000010000000000000
 00000000000000000000000000000000000000000010000000000000 | 00000000000000000000000000000000000000000100000000000000
 00000000000000000000000000000000000000000100000000000000 | 00000000000000000000000000000000000000001000000000000000
 00000000000000000000000000000000000000001000000000000000 | 00000000000000000000000000000000000000010000000000000000
 00000000000000000000000000000000000000010000000000000000 | 00000000000000000000000000000000000000100000000000000000
 00000000000000000000000000000000000000100000000000000000 | 00000000000000000000000000000000000001000000000000000000
 00000000000000000000000000000000000001000000000000000000 | 00000000000000000000000000000000000010000000000000000000
 00000000000000000000000000000000000010000000000000000000 | 00000000000000000000000000000000000100000000000000000000
 00000000000000000000000000000000000100000000000000000000 | 00000000000000000000000000000000001000000000000000000000
 00000000000000000000000000000000001000000000000000000000 | 00000000000000000000000000000000010000000000000000000000
 00000000000000000000000000000000010000000000000000000000 | 00000000000000000000000000000000100000000000000000000000
 00000000000000000000000000000000100000000000000000000000 | 00000000000000000000000000000001000000000000000000000000
 00000000000000000000000000000001000000000000000000000000 | 00000000000000000000000000000010000000000000000000000000
 00000000000000000000000000000010000000000000000000000000 | 00000000000000000000000000000100000000000000000000000000
 00000000000000000000000000000100000000000000000000000000 | 00000000000000000000000000001000000000000000000000000000
 00000000000000000000000000001000000000000000000000000000 | 00000000000000000000000000010000000000000000000000000000
 00000000000000000000000000010000000000000000000000000000 | 00000000000000000000000000100000000000000000000000000000
 00000000000000000000000000100000000000000000000000000000 | 00000000000000000000000001000000000000000000000000000000
 00000000000000000000000001000000000000000000000000000000 | 00000000000000000000000010000000000000000000000000000000
 00000000000000000000000010000000000000000000000000000000 | 00000000000000000000000100000000000000000000000000000000
 00000000000000000000000100000000000000000000000000000000 | 00000000000000000000001000000000000000000000000000000000
 00000000000000000000001000000000000000000000000000000000 | 00000000000000000000010000000000000000000000000000000000
 00000000000000000000010000000000000000000000000000000000 | 00000000000000000000100000000000000000000000000000000000
 00000000000000000000100000000000000000000000000000000000 | 00000000000000000001000000000000000000000000000000000000
 00000000000000000001000000000000000000000000000000000000 | 00000000000000000010000000000000000000000000000000000000
 00000000000000000010000000000000000000000000000000000000 | 00000000000000000100000000000000000000000000000000000000
 00000000000000000100000000000000000000000000000000000000 | 00000000000000001000000000000000000000000000000000000000
 00000000000000001000000000000000000000000000000000000000 | 00000000000000010000000000000000000000000000000000000000
 00000000000000010000000000000000000000000000000000000000 | 00000000000000100000000000000000000000000000000000000000
 00000000000000100000000000000000000000000000000000000000 | 00000000000001000000000000000000000000000000000000000000
 00000000000001000000000000000000000000000000000000000000 | 00000000000010000000000000000000000000000000000000000000
 00000000000010000000000000000000000000000000000000000000 | 00000000000100000000000000000000000000000000000000000000
 00000000000100000000000000000000000000000000000000000000 | 00000000001000000000000000000000000000000000000000000000
 00000000001000000000000000000000000000000000000000000000 | 00000000010000000000000000000000000000000000000000000000
 00000000010000000000000000000000000000000000000000000000 | 00000000100000000000000000000000000000000000000000000000
 00000000100000000000000000000000000000000000000000000000 | 00000001000000000000000000000000000000000000000000000000
 00000001000000000000000000000000000000000000000000000000 | 00000010000000000000000000000000000000000000000000000000
 00000010000000000000000000000000000000000000000000000000 | 00000100000000000000000000000000000000000000000000000000
 00000100000000000000000000000000000000000000000000000000 | 00001000000000000000000000000000000000000000000000000000
 00001000000000000000000000000000000000000000000000000000 | 00010000000000000000000000000000000000000000000000000000
 00010000000000000000000000000000000000000000000000000000 | 00100000000000000000000000000000000000000000000000000000
 00100000000000000000000000000000000000000000000000000000 | 01000000000000000000000000000000000000000000000000000000
 01000000000000000000000000000000000000000000000000000000 | 10000000000000000000000000000000000000000000000000000000
----------------------------------------------------------------------------------------------------------------------

Optimizing unit <stage1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block stage1, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 57
 Flip-Flops                                            : 57

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : stage1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 192
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 11
#      LUT3                        : 19
#      LUT4                        : 18
#      LUT5                        : 26
#      LUT6                        : 80
#      MUXCY                       : 34
#      VCC                         : 1
# FlipFlops/Latches                : 61
#      FDE                         : 1
#      FDR                         : 55
#      FDS                         : 1
#      LD                          : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 59
#      IBUF                        : 19
#      OBUF                        : 40

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:              57  out of  54576     0%  
 Number of Slice LUTs:                  156  out of  27288     0%  
    Number used as Logic:               156  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    168
   Number with an unused Flip Flop:     111  out of    168    66%  
   Number with an unused LUT:            12  out of    168     7%  
   Number of fully used LUT-FF pairs:    45  out of    168    26%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          71
 Number of bonded IOBs:                  60  out of    316    18%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 57    |
ctrl_4_OBUF(ctrl<4>:O)             | NONE(*)(num_shift_2)   | 3     |
_n0184(stage1__n0184:O)            | NONE(*)(stg1_state)    | 1     |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.447ns (Maximum Frequency: 224.871MHz)
   Minimum input arrival time before clock: 7.148ns
   Maximum output required time after clock: 9.641ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.447ns (frequency: 224.871MHz)
  Total number of paths / destination ports: 161 / 57
-------------------------------------------------------------------------
Delay:               4.447ns (Levels of Logic = 3)
  Source:            stage1_FSM_FFd17 (FF)
  Destination:       input_recv (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: stage1_FSM_FFd17 to input_recv
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.525   1.365  stage1_FSM_FFd17 (stage1_FSM_FFd17)
     LUT6:I0->O            2   0.254   0.954  stage1_stage1[55]_input_recv_Select_176_o13 (stage1_stage1[55]_input_recv_Select_176_o14)
     LUT5:I2->O            1   0.235   0.790  stage1_stage1[55]_input_recv_Select_176_o16_SW1 (N15)
     LUT5:I3->O            1   0.250   0.000  stage1_stage1[55]_input_recv_Select_176_o2 (stage1[55]_input_recv_Select_176_o)
     FDE:D                     0.074          input_recv
    ----------------------------------------
    Total                      4.447ns (1.338ns logic, 3.109ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 466 / 97
-------------------------------------------------------------------------
Offset:              7.148ns (Levels of Logic = 6)
  Source:            instr<1> (PAD)
  Destination:       stage1_FSM_FFd56 (FF)
  Destination Clock: clk rising

  Data Path: instr<1> to stage1_FSM_FFd56
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.328   1.290  instr_1_IBUF (instr_1_IBUF)
     LUT2:I0->O            2   0.250   0.954  stage1_FSM_FFd56-In171 (stage1_FSM_FFd56-In17)
     LUT6:I3->O            1   0.235   0.682  stage1_FSM_FFd56-In3 (stage1_FSM_FFd56-In3)
     LUT5:I4->O            1   0.254   0.910  stage1_FSM_FFd56-In5 (stage1_FSM_FFd56-In5)
     LUT6:I3->O            1   0.235   0.682  stage1_stage1[55]_input_recv_Select_176_o115_SW0 (N17)
     LUT6:I5->O            1   0.254   0.000  stage1_FSM_FFd56-In7 (stage1_FSM_FFd56-In)
     FDS:D                     0.074          stage1_FSM_FFd56
    ----------------------------------------
    Total                      7.148ns (2.630ns logic, 4.518ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ctrl_4_OBUF'
  Total number of paths / destination ports: 7 / 3
-------------------------------------------------------------------------
Offset:              3.604ns (Levels of Logic = 3)
  Source:            mdr_data<0> (PAD)
  Destination:       num_shift_1 (LATCH)
  Destination Clock: ctrl_4_OBUF falling

  Data Path: mdr_data<0> to num_shift_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   1.069  mdr_data_0_IBUF (mdr_data_0_IBUF)
     LUT3:I0->O            1   0.235   0.682  stage1[55]_num_shift[2]_select_240_OUT<2>_SW0 (N8)
     LUT6:I5->O            1   0.254   0.000  stage1[55]_num_shift[2]_select_240_OUT<2> (stage1[55]_num_shift[2]_select_240_OUT<1>)
     LD:D                      0.036          num_shift_1
    ----------------------------------------
    Total                      3.604ns (1.853ns logic, 1.751ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 516 / 33
-------------------------------------------------------------------------
Offset:              9.641ns (Levels of Logic = 5)
  Source:            stage1_FSM_FFd45 (FF)
  Destination:       ctrl<34> (PAD)
  Source Clock:      clk rising

  Data Path: stage1_FSM_FFd45 to ctrl<34>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.525   1.271  stage1_FSM_FFd45 (stage1_FSM_FFd45)
     LUT6:I1->O            3   0.254   1.042  stage1_ctrl<32>4 (stage1_ctrl<32>3)
     LUT6:I2->O            2   0.254   1.181  stage1_stage1[55]_input_recv_Select_176_o115 (stage1_stage1[55]_input_recv_Select_176_o11)
     LUT6:I0->O            1   0.254   0.910  stage1_stage1[55]_input_recv_Select_176_o16 (stage1_stage1[55]_input_recv_Select_176_o1)
     LUT3:I0->O            4   0.235   0.803  stage1_ctrl<19>1 (ctrl_19_OBUF)
     OBUF:I->O                 2.912          ctrl_34_OBUF (ctrl<34>)
    ----------------------------------------
    Total                      9.641ns (4.434ns logic, 5.207ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ctrl_4_OBUF'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.174ns (Levels of Logic = 1)
  Source:            num_shift_2 (LATCH)
  Destination:       num_shift<2> (PAD)
  Source Clock:      ctrl_4_OBUF falling

  Data Path: num_shift_2 to num_shift<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  num_shift_2 (num_shift_2)
     OBUF:I->O                 2.912          num_shift_2_OBUF (num_shift<2>)
    ----------------------------------------
    Total                      4.174ns (3.493ns logic, 0.681ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0184'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.174ns (Levels of Logic = 1)
  Source:            stg1_state (LATCH)
  Destination:       stg1_state (PAD)
  Source Clock:      _n0184 falling

  Data Path: stg1_state to stg1_state
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  stg1_state (stg1_state_OBUF)
     OBUF:I->O                 2.912          stg1_state_OBUF (stg1_state)
    ----------------------------------------
    Total                      4.174ns (3.493ns logic, 0.681ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock _n0184
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.769|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.447|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ctrl_4_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.264|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.31 secs
 
--> 

Total memory usage is 260888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    2 (   0 filtered)

