Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/jenn/fdsd/Task_3/my_rom_16_7_test_isim_beh.exe -prj /home/jenn/fdsd/Task_3/my_rom_16_7_test_beh.prj work.my_rom_16_7_test 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "/home/jenn/fdsd/Task_3/my_rom_16_7.vhd" into library work
Parsing VHDL file "/home/jenn/fdsd/Task_3/my_rom_16_7_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 84796 KB
Fuse CPU Usage: 440 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity my_rom_16_7 [\my_rom_16_7(('0','0','0','0','0...]
Compiling architecture behavior of entity my_rom_16_7_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable /home/jenn/fdsd/Task_3/my_rom_16_7_test_isim_beh.exe
Fuse Memory Usage: 1705004 KB
Fuse CPU Usage: 510 ms
GCC CPU Usage: 130 ms
