// Seed: 1317378556
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
  logic [{  1  {  1  }  } : -1 'b0] id_10;
  ;
endmodule
module module_1;
  logic [7:0] id_1;
  wire id_2;
  ;
  logic id_3;
  tri   id_4;
  assign id_4 = -1'h0;
  assign id_1[1] = {1 !== 1'h0, id_2};
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_2
  );
endmodule
