--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\programy\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml new_schem.twx new_schem.ncd -o new_schem.twr
new_schem.pcf -ucf PHY.ucf -ucf GenIO.ucf

Design file:              new_schem.ncd
Physical constraint file: new_schem.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2318 paths analyzed, 520 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.800ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_5/XLXI_115/XLXI_155/PixOut (SLICE_X67Y71.F2), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/XLXI_146/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram.A (RAM)
  Destination:          XLXI_5/XLXI_115/XLXI_155/PixOut (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.800ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/XLXI_146/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram.A to XLXI_5/XLXI_115/XLXI_155/PixOut
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA6     Tbcko                 2.812   XLXI_5/XLXI_146/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram
                                                       XLXI_5/XLXI_146/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram.A
    SLICE_X55Y71.G3      net (fanout=1)        0.609   XLXI_5/XLXN_899<6>
    SLICE_X55Y71.F5      Tif5                  0.875   XLXI_5/XLXI_115/XLXI_1/I_M03/O
                                                       XLXI_5/XLXI_115/XLXI_1/I_M01/I_36_38
                                                       XLXI_5/XLXI_115/XLXI_1/I_M03
    SLICE_X55Y70.FXINB   net (fanout=1)        0.000   XLXI_5/XLXI_115/XLXI_1/I_M03/O
    SLICE_X55Y70.Y       Tif6y                 0.521   XLXI_5/XLXI_115/XLXN_724
                                                       XLXI_5/XLXI_115/XLXI_1/I_O
    SLICE_X54Y72.F1      net (fanout=1)        0.409   XLXI_5/XLXI_115/XLXN_724
    SLICE_X54Y72.X       Tilo                  0.759   XLXI_5/XLXI_115/XLXN_762
                                                       XLXI_5/XLXI_115/XLXI_154
    SLICE_X67Y71.F2      net (fanout=1)        0.978   XLXI_5/XLXI_115/XLXN_762
    SLICE_X67Y71.CLK     Tfck                  0.837   XLXN_18
                                                       XLXI_5/XLXI_115/XLXI_155/iPixOut103
                                                       XLXI_5/XLXI_115/XLXI_155/PixOut
    -------------------------------------------------  ---------------------------
    Total                                      7.800ns (5.804ns logic, 1.996ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/XLXI_146/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram.A (RAM)
  Destination:          XLXI_5/XLXI_115/XLXI_155/PixOut (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.776ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/XLXI_146/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram.A to XLXI_5/XLXI_115/XLXI_155/PixOut
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA7     Tbcko                 2.812   XLXI_5/XLXI_146/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram
                                                       XLXI_5/XLXI_146/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram.A
    SLICE_X55Y71.G4      net (fanout=1)        0.585   XLXI_5/XLXN_899<7>
    SLICE_X55Y71.F5      Tif5                  0.875   XLXI_5/XLXI_115/XLXI_1/I_M03/O
                                                       XLXI_5/XLXI_115/XLXI_1/I_M01/I_36_38
                                                       XLXI_5/XLXI_115/XLXI_1/I_M03
    SLICE_X55Y70.FXINB   net (fanout=1)        0.000   XLXI_5/XLXI_115/XLXI_1/I_M03/O
    SLICE_X55Y70.Y       Tif6y                 0.521   XLXI_5/XLXI_115/XLXN_724
                                                       XLXI_5/XLXI_115/XLXI_1/I_O
    SLICE_X54Y72.F1      net (fanout=1)        0.409   XLXI_5/XLXI_115/XLXN_724
    SLICE_X54Y72.X       Tilo                  0.759   XLXI_5/XLXI_115/XLXN_762
                                                       XLXI_5/XLXI_115/XLXI_154
    SLICE_X67Y71.F2      net (fanout=1)        0.978   XLXI_5/XLXI_115/XLXN_762
    SLICE_X67Y71.CLK     Tfck                  0.837   XLXN_18
                                                       XLXI_5/XLXI_115/XLXI_155/iPixOut103
                                                       XLXI_5/XLXI_115/XLXI_155/PixOut
    -------------------------------------------------  ---------------------------
    Total                                      7.776ns (5.804ns logic, 1.972ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/XLXI_146/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram.A (RAM)
  Destination:          XLXI_5/XLXI_115/XLXI_155/PixOut (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.666ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/XLXI_146/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram.A to XLXI_5/XLXI_115/XLXI_155/PixOut
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA1     Tbcko                 2.812   XLXI_5/XLXI_146/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram
                                                       XLXI_5/XLXI_146/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dp9x9.ram.A
    SLICE_X55Y70.F1      net (fanout=1)        0.475   XLXI_5/XLXN_899<1>
    SLICE_X55Y70.F5      Tif5                  0.875   XLXI_5/XLXI_115/XLXN_724
                                                       XLXI_5/XLXI_115/XLXI_1/I_M67/I_36_38
                                                       XLXI_5/XLXI_115/XLXI_1/I_M47
    SLICE_X55Y70.FXINA   net (fanout=1)        0.000   XLXI_5/XLXI_115/XLXI_1/I_M47/O
    SLICE_X55Y70.Y       Tif6y                 0.521   XLXI_5/XLXI_115/XLXN_724
                                                       XLXI_5/XLXI_115/XLXI_1/I_O
    SLICE_X54Y72.F1      net (fanout=1)        0.409   XLXI_5/XLXI_115/XLXN_724
    SLICE_X54Y72.X       Tilo                  0.759   XLXI_5/XLXI_115/XLXN_762
                                                       XLXI_5/XLXI_115/XLXI_154
    SLICE_X67Y71.F2      net (fanout=1)        0.978   XLXI_5/XLXI_115/XLXN_762
    SLICE_X67Y71.CLK     Tfck                  0.837   XLXN_18
                                                       XLXI_5/XLXI_115/XLXI_155/iPixOut103
                                                       XLXI_5/XLXI_115/XLXI_155/PixOut
    -------------------------------------------------  ---------------------------
    Total                                      7.666ns (5.804ns logic, 1.862ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/I_ModeCtrl/cntY_2 (SLICE_X53Y76.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_5/I_ModeCtrl/cntY_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.334ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/I_ModeCtrl/cntX_7 to XLXI_5/I_ModeCtrl/cntY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y60.YQ      Tcko                  0.587   XLXI_5/I_ModeCtrl/cntX<6>
                                                       XLXI_5/I_ModeCtrl/cntX_7
    SLICE_X53Y60.G2      net (fanout=9)        0.859   XLXI_5/I_ModeCtrl/cntX<7>
    SLICE_X53Y60.Y       Tilo                  0.704   XLXI_5/I_ModeCtrl/N5
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X53Y60.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X53Y60.X       Tilo                  0.704   XLXI_5/I_ModeCtrl/N5
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X53Y66.G4      net (fanout=5)        0.625   XLXI_5/I_ModeCtrl/N5
    SLICE_X53Y66.Y       Tilo                  0.704   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1
    SLICE_X53Y66.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1/O
    SLICE_X53Y66.X       Tilo                  0.704   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/iLineNo_and00001
    SLICE_X53Y76.SR      net (fanout=8)        1.491   XLXI_5/I_ModeCtrl/iLineNo_and0000
    SLICE_X53Y76.CLK     Tsrck                 0.910   XLXI_5/I_ModeCtrl/cntY<2>
                                                       XLXI_5/I_ModeCtrl/cntY_2
    -------------------------------------------------  ---------------------------
    Total                                      7.334ns (4.313ns logic, 3.021ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_5/I_ModeCtrl/cntY_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.179ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/I_ModeCtrl/cntX_9 to XLXI_5/I_ModeCtrl/cntY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y61.YQ      Tcko                  0.587   XLXI_5/I_ModeCtrl/cntX<8>
                                                       XLXI_5/I_ModeCtrl/cntX_9
    SLICE_X53Y60.G3      net (fanout=8)        0.704   XLXI_5/I_ModeCtrl/cntX<9>
    SLICE_X53Y60.Y       Tilo                  0.704   XLXI_5/I_ModeCtrl/N5
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X53Y60.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X53Y60.X       Tilo                  0.704   XLXI_5/I_ModeCtrl/N5
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X53Y66.G4      net (fanout=5)        0.625   XLXI_5/I_ModeCtrl/N5
    SLICE_X53Y66.Y       Tilo                  0.704   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1
    SLICE_X53Y66.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1/O
    SLICE_X53Y66.X       Tilo                  0.704   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/iLineNo_and00001
    SLICE_X53Y76.SR      net (fanout=8)        1.491   XLXI_5/I_ModeCtrl/iLineNo_and0000
    SLICE_X53Y76.CLK     Tsrck                 0.910   XLXI_5/I_ModeCtrl/cntY<2>
                                                       XLXI_5/I_ModeCtrl/cntY_2
    -------------------------------------------------  ---------------------------
    Total                                      7.179ns (4.313ns logic, 2.866ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/I_ModeCtrl/cntX_1 (FF)
  Destination:          XLXI_5/I_ModeCtrl/cntY_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.122ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/I_ModeCtrl/cntX_1 to XLXI_5/I_ModeCtrl/cntY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y57.YQ      Tcko                  0.587   XLXI_5/I_ModeCtrl/cntX<0>
                                                       XLXI_5/I_ModeCtrl/cntX_1
    SLICE_X54Y61.G4      net (fanout=7)        0.837   XLXI_5/I_ModeCtrl/cntX<1>
    SLICE_X54Y61.Y       Tilo                  0.759   XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_2
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq000021
    SLICE_X53Y66.G3      net (fanout=5)        1.107   XLXI_5/I_ModeCtrl/N9
    SLICE_X53Y66.Y       Tilo                  0.704   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1
    SLICE_X53Y66.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1/O
    SLICE_X53Y66.X       Tilo                  0.704   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/iLineNo_and00001
    SLICE_X53Y76.SR      net (fanout=8)        1.491   XLXI_5/I_ModeCtrl/iLineNo_and0000
    SLICE_X53Y76.CLK     Tsrck                 0.910   XLXI_5/I_ModeCtrl/cntY<2>
                                                       XLXI_5/I_ModeCtrl/cntY_2
    -------------------------------------------------  ---------------------------
    Total                                      7.122ns (3.664ns logic, 3.458ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/I_ModeCtrl/cntY_3 (SLICE_X53Y76.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_5/I_ModeCtrl/cntY_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.334ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/I_ModeCtrl/cntX_7 to XLXI_5/I_ModeCtrl/cntY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y60.YQ      Tcko                  0.587   XLXI_5/I_ModeCtrl/cntX<6>
                                                       XLXI_5/I_ModeCtrl/cntX_7
    SLICE_X53Y60.G2      net (fanout=9)        0.859   XLXI_5/I_ModeCtrl/cntX<7>
    SLICE_X53Y60.Y       Tilo                  0.704   XLXI_5/I_ModeCtrl/N5
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X53Y60.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X53Y60.X       Tilo                  0.704   XLXI_5/I_ModeCtrl/N5
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X53Y66.G4      net (fanout=5)        0.625   XLXI_5/I_ModeCtrl/N5
    SLICE_X53Y66.Y       Tilo                  0.704   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1
    SLICE_X53Y66.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1/O
    SLICE_X53Y66.X       Tilo                  0.704   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/iLineNo_and00001
    SLICE_X53Y76.SR      net (fanout=8)        1.491   XLXI_5/I_ModeCtrl/iLineNo_and0000
    SLICE_X53Y76.CLK     Tsrck                 0.910   XLXI_5/I_ModeCtrl/cntY<2>
                                                       XLXI_5/I_ModeCtrl/cntY_3
    -------------------------------------------------  ---------------------------
    Total                                      7.334ns (4.313ns logic, 3.021ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_5/I_ModeCtrl/cntY_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.179ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/I_ModeCtrl/cntX_9 to XLXI_5/I_ModeCtrl/cntY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y61.YQ      Tcko                  0.587   XLXI_5/I_ModeCtrl/cntX<8>
                                                       XLXI_5/I_ModeCtrl/cntX_9
    SLICE_X53Y60.G3      net (fanout=8)        0.704   XLXI_5/I_ModeCtrl/cntX<9>
    SLICE_X53Y60.Y       Tilo                  0.704   XLXI_5/I_ModeCtrl/N5
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X53Y60.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X53Y60.X       Tilo                  0.704   XLXI_5/I_ModeCtrl/N5
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X53Y66.G4      net (fanout=5)        0.625   XLXI_5/I_ModeCtrl/N5
    SLICE_X53Y66.Y       Tilo                  0.704   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1
    SLICE_X53Y66.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1/O
    SLICE_X53Y66.X       Tilo                  0.704   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/iLineNo_and00001
    SLICE_X53Y76.SR      net (fanout=8)        1.491   XLXI_5/I_ModeCtrl/iLineNo_and0000
    SLICE_X53Y76.CLK     Tsrck                 0.910   XLXI_5/I_ModeCtrl/cntY<2>
                                                       XLXI_5/I_ModeCtrl/cntY_3
    -------------------------------------------------  ---------------------------
    Total                                      7.179ns (4.313ns logic, 2.866ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/I_ModeCtrl/cntX_1 (FF)
  Destination:          XLXI_5/I_ModeCtrl/cntY_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.122ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/I_ModeCtrl/cntX_1 to XLXI_5/I_ModeCtrl/cntY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y57.YQ      Tcko                  0.587   XLXI_5/I_ModeCtrl/cntX<0>
                                                       XLXI_5/I_ModeCtrl/cntX_1
    SLICE_X54Y61.G4      net (fanout=7)        0.837   XLXI_5/I_ModeCtrl/cntX<1>
    SLICE_X54Y61.Y       Tilo                  0.759   XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_2
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq000021
    SLICE_X53Y66.G3      net (fanout=5)        1.107   XLXI_5/I_ModeCtrl/N9
    SLICE_X53Y66.Y       Tilo                  0.704   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1
    SLICE_X53Y66.F3      net (fanout=1)        0.023   XLXI_5/I_ModeCtrl/VSync_cmp_eq00002_1/O
    SLICE_X53Y66.X       Tilo                  0.704   XLXI_5/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_5/I_ModeCtrl/iLineNo_and00001
    SLICE_X53Y76.SR      net (fanout=8)        1.491   XLXI_5/I_ModeCtrl/iLineNo_and0000
    SLICE_X53Y76.CLK     Tsrck                 0.910   XLXI_5/I_ModeCtrl/cntY<2>
                                                       XLXI_5/I_ModeCtrl/cntY_3
    -------------------------------------------------  ---------------------------
    Total                                      7.122ns (3.664ns logic, 3.458ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_4/state_FSM_FFd2 (SLICE_X34Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/state_FSM_FFd3 (FF)
  Destination:          XLXI_4/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.070ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.052 - 0.050)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_4/state_FSM_FFd3 to XLXI_4/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y39.XQ      Tcko                  0.474   XLXI_4/state_FSM_FFd3
                                                       XLXI_4/state_FSM_FFd3
    SLICE_X34Y38.BX      net (fanout=9)        0.462   XLXI_4/state_FSM_FFd3
    SLICE_X34Y38.CLK     Tckdi       (-Th)    -0.134   XLXI_4/state_FSM_FFd2
                                                       XLXI_4/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.070ns (0.608ns logic, 0.462ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/state_FSM_FFd3 (SLICE_X36Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/state_FSM_FFd4 (FF)
  Destination:          XLXI_4/state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_4/state_FSM_FFd4 to XLXI_4/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y39.YQ      Tcko                  0.522   XLXI_4/state_FSM_FFd3
                                                       XLXI_4/state_FSM_FFd4
    SLICE_X36Y39.BX      net (fanout=3)        0.449   XLXI_4/state_FSM_FFd4
    SLICE_X36Y39.CLK     Tckdi       (-Th)    -0.134   XLXI_4/state_FSM_FFd3
                                                       XLXI_4/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.105ns (0.656ns logic, 0.449ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/I_CursorCnt/ColCnt_0 (SLICE_X51Y51.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/I_CursorCnt/ColCnt_0 (FF)
  Destination:          XLXI_5/I_CursorCnt/ColCnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_5/I_CursorCnt/ColCnt_0 to XLXI_5/I_CursorCnt/ColCnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y51.XQ      Tcko                  0.473   XLXI_5/I_CursorCnt/ColCnt<0>
                                                       XLXI_5/I_CursorCnt/ColCnt_0
    SLICE_X51Y51.BX      net (fanout=9)        0.545   XLXI_5/I_CursorCnt/ColCnt<0>
    SLICE_X51Y51.CLK     Tckdi       (-Th)    -0.093   XLXI_5/I_CursorCnt/ColCnt<0>
                                                       XLXI_5/I_CursorCnt/ColCnt_0
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.566ns logic, 0.545ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_2/RAMB16_S4_S9_inst/CLKB
  Logical resource: XLXI_2/RAMB16_S4_S9_inst.B/CLKB
  Location pin: RAMB16_X0Y3.CLKB
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_2/RAMB16_S4_S9_inst/CLKB
  Logical resource: XLXI_2/RAMB16_S4_S9_inst.B/CLKB
  Location pin: RAMB16_X0Y3.CLKB
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_2/RAMB16_S4_S9_inst/CLKB
  Logical resource: XLXI_2/RAMB16_S4_S9_inst.B/CLKB
  Location pin: RAMB16_X0Y3.CLKB
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.800|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2318 paths, 0 nets, and 915 connections

Design statistics:
   Minimum period:   7.800ns{1}   (Maximum frequency: 128.205MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug 11 21:06:27 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



