Analysis & Synthesis report for ProjetoFinal
Mon Dec 04 13:28:22 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Registers Packed Into Inferred Megafunctions
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for ram:instRAM|altsyncram:ram_image_rtl_0|altsyncram_b371:auto_generated
 13. Source assignments for ram:dataRAM|altsyncram:ram_image_rtl_0|altsyncram_85d1:auto_generated
 14. Parameter Settings for User Entity Instance: Top-level Entity: |ProjetoFinal
 15. Parameter Settings for User Entity Instance: ModuloDeAcesso:acesso
 16. Parameter Settings for User Entity Instance: registers:regs
 17. Parameter Settings for User Entity Instance: ram:instRAM
 18. Parameter Settings for User Entity Instance: ram:dataRAM
 19. Parameter Settings for User Entity Instance: ULA:ULA0
 20. Parameter Settings for Inferred Entity Instance: ram:instRAM|altsyncram:ram_image_rtl_0
 21. Parameter Settings for Inferred Entity Instance: ram:dataRAM|altsyncram:ram_image_rtl_0
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "ram:instRAM"
 24. Port Connectivity Checks: "ModuloDeSaida:saida|HexDis7:Di5"
 25. Port Connectivity Checks: "ModuloDeSaida:saida|HexDis7:Di4"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 04 13:28:22 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; ProjetoFinal                                ;
; Top-level Entity Name              ; ProjetoFinal                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 864                                         ;
;     Total combinational functions  ; 688                                         ;
;     Dedicated logic registers      ; 325                                         ;
; Total registers                    ; 325                                         ;
; Total pins                         ; 96                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,097,152                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; ProjetoFinal       ; ProjetoFinal       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                           ;
+----------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------+---------+
; ModuloDeAcesso/ModuloDeAcesso.vhd      ; yes             ; User VHDL File                                        ; E:/Documentos/CircuitosLogicos/ProjetoFinal2/ModuloDeAcesso/ModuloDeAcesso.vhd      ;         ;
; ModuloDeEntrada/ModuloDeEntrada.vhd    ; yes             ; User VHDL File                                        ; E:/Documentos/CircuitosLogicos/ProjetoFinal2/ModuloDeEntrada/ModuloDeEntrada.vhd    ;         ;
; ModuloDeSaida/ModuloDeSaida.vhd        ; yes             ; User VHDL File                                        ; E:/Documentos/CircuitosLogicos/ProjetoFinal2/ModuloDeSaida/ModuloDeSaida.vhd        ;         ;
; ModuloDeSaida/HexDis7.vhd              ; yes             ; User VHDL File                                        ; E:/Documentos/CircuitosLogicos/ProjetoFinal2/ModuloDeSaida/HexDis7.vhd              ;         ;
; ../ProjetoFinal/ram.vhd                ; yes             ; User VHDL File                                        ; E:/Documentos/CircuitosLogicos/ProjetoFinal/ram.vhd                                 ;         ;
; ../ProjetoFinal/registers.vhd          ; yes             ; User VHDL File                                        ; E:/Documentos/CircuitosLogicos/ProjetoFinal/registers.vhd                           ;         ;
; ../ProjetoFinal/ProjetoFinal.vhd       ; yes             ; User VHDL File                                        ; E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd                        ;         ;
; ULA/ULA.vhd                            ; yes             ; User VHDL File                                        ; E:/Documentos/CircuitosLogicos/ProjetoFinal2/ULA/ULA.vhd                            ;         ;
; altsyncram.tdf                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal170.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc               ;         ;
; a_rdenreg.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_b371.tdf                 ; yes             ; Auto-Generated Megafunction                           ; E:/Documentos/CircuitosLogicos/ProjetoFinal2/db/altsyncram_b371.tdf                 ;         ;
; db/projetofinal.ram0_ram_1d0cf.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/Documentos/CircuitosLogicos/ProjetoFinal2/db/projetofinal.ram0_ram_1d0cf.hdl.mif ;         ;
; db/decode_k8a.tdf                      ; yes             ; Auto-Generated Megafunction                           ; E:/Documentos/CircuitosLogicos/ProjetoFinal2/db/decode_k8a.tdf                      ;         ;
; db/mux_qob.tdf                         ; yes             ; Auto-Generated Megafunction                           ; E:/Documentos/CircuitosLogicos/ProjetoFinal2/db/mux_qob.tdf                         ;         ;
; db/altsyncram_85d1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; E:/Documentos/CircuitosLogicos/ProjetoFinal2/db/altsyncram_85d1.tdf                 ;         ;
; db/decode_rsa.tdf                      ; yes             ; Auto-Generated Megafunction                           ; E:/Documentos/CircuitosLogicos/ProjetoFinal2/db/decode_rsa.tdf                      ;         ;
+----------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 864         ;
;                                             ;             ;
; Total combinational functions               ; 688         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 452         ;
;     -- 3 input functions                    ; 129         ;
;     -- <=2 input functions                  ; 107         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 657         ;
;     -- arithmetic mode                      ; 31          ;
;                                             ;             ;
; Total registers                             ; 325         ;
;     -- Dedicated logic registers            ; 325         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 96          ;
; Total memory bits                           ; 2097152     ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 581         ;
; Total fan-out                               ; 7664        ;
; Average fan-out                             ; 5.25        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |ProjetoFinal                             ; 688 (161)           ; 325 (113)                 ; 2097152     ; 0            ; 0       ; 0         ; 96   ; 0            ; |ProjetoFinal                                                                                              ; ProjetoFinal    ; work         ;
;    |ModuloDeAcesso:acesso|                ; 30 (30)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|ModuloDeAcesso:acesso                                                                        ; ModuloDeAcesso  ; work         ;
;    |ModuloDeEntrada:entrada|              ; 4 (4)               ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|ModuloDeEntrada:entrada                                                                      ; ModuloDeEntrada ; work         ;
;    |ModuloDeSaida:saida|                  ; 45 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|ModuloDeSaida:saida                                                                          ; ModuloDeSaida   ; work         ;
;       |HexDis7:Di0|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|ModuloDeSaida:saida|HexDis7:Di0                                                              ; HexDis7         ; work         ;
;       |HexDis7:Di1|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|ModuloDeSaida:saida|HexDis7:Di1                                                              ; HexDis7         ; work         ;
;       |HexDis7:Di2|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|ModuloDeSaida:saida|HexDis7:Di2                                                              ; HexDis7         ; work         ;
;       |HexDis7:Di3|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|ModuloDeSaida:saida|HexDis7:Di3                                                              ; HexDis7         ; work         ;
;       |HexDis7:Di4|                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|ModuloDeSaida:saida|HexDis7:Di4                                                              ; HexDis7         ; work         ;
;       |HexDis7:Di6|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|ModuloDeSaida:saida|HexDis7:Di6                                                              ; HexDis7         ; work         ;
;       |HexDis7:Di7|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|ModuloDeSaida:saida|HexDis7:Di7                                                              ; HexDis7         ; work         ;
;    |ULA:ULA0|                             ; 120 (120)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|ULA:ULA0                                                                                     ; ULA             ; work         ;
;    |ram:dataRAM|                          ; 112 (0)             ; 3 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|ram:dataRAM                                                                                  ; ram             ; work         ;
;       |altsyncram:ram_image_rtl_0|        ; 112 (0)             ; 3 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|ram:dataRAM|altsyncram:ram_image_rtl_0                                                       ; altsyncram      ; work         ;
;          |altsyncram_85d1:auto_generated| ; 112 (0)             ; 3 (3)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|ram:dataRAM|altsyncram:ram_image_rtl_0|altsyncram_85d1:auto_generated                        ; altsyncram_85d1 ; work         ;
;             |decode_k8a:rden_decode|      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|ram:dataRAM|altsyncram:ram_image_rtl_0|altsyncram_85d1:auto_generated|decode_k8a:rden_decode ; decode_k8a      ; work         ;
;             |decode_rsa:decode3|          ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|ram:dataRAM|altsyncram:ram_image_rtl_0|altsyncram_85d1:auto_generated|decode_rsa:decode3     ; decode_rsa      ; work         ;
;             |mux_qob:mux2|                ; 96 (96)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|ram:dataRAM|altsyncram:ram_image_rtl_0|altsyncram_85d1:auto_generated|mux_qob:mux2           ; mux_qob         ; work         ;
;    |ram:instRAM|                          ; 104 (0)             ; 3 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|ram:instRAM                                                                                  ; ram             ; work         ;
;       |altsyncram:ram_image_rtl_0|        ; 104 (0)             ; 3 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|ram:instRAM|altsyncram:ram_image_rtl_0                                                       ; altsyncram      ; work         ;
;          |altsyncram_b371:auto_generated| ; 104 (0)             ; 3 (3)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|ram:instRAM|altsyncram:ram_image_rtl_0|altsyncram_b371:auto_generated                        ; altsyncram_b371 ; work         ;
;             |decode_k8a:rden_decode|      ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|ram:instRAM|altsyncram:ram_image_rtl_0|altsyncram_b371:auto_generated|decode_k8a:rden_decode ; decode_k8a      ; work         ;
;             |mux_qob:mux2|                ; 96 (96)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|ram:instRAM|altsyncram:ram_image_rtl_0|altsyncram_b371:auto_generated|mux_qob:mux2           ; mux_qob         ; work         ;
;    |registers:regs|                       ; 112 (112)           ; 144 (144)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjetoFinal|registers:regs                                                                               ; registers       ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+----------------------------------------+
; Name                                                                             ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                    ;
+----------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+----------------------------------------+
; ram:dataRAM|altsyncram:ram_image_rtl_0|altsyncram_85d1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 65536        ; 16           ; --           ; --           ; 1048576 ; db/ProjetoFinal.ram0_ram_1d0cf.hdl.mif ;
; ram:instRAM|altsyncram:ram_image_rtl_0|altsyncram_b371:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 65536        ; 16           ; --           ; --           ; 1048576 ; db/ProjetoFinal.ram0_ram_1d0cf.hdl.mif ;
+----------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 325   ;
; Number of registers using Synchronous Clear  ; 3     ;
; Number of registers using Synchronous Load   ; 37    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 288   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                   ;
+---------------------------+-----------------------------+------+
; Register Name             ; Megafunction                ; Type ;
+---------------------------+-----------------------------+------+
; ram:instRAM|data_o[0..15] ; ram:instRAM|ram_image_rtl_0 ; RAM  ;
; ram:dataRAM|data_o[0..15] ; ram:dataRAM|ram_image_rtl_0 ; RAM  ;
+---------------------------+-----------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ProjetoFinal|registers:regs|reg_image[0][15]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ProjetoFinal|registers:regs|reg_image[1][15]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ProjetoFinal|registers:regs|reg_image[2][15]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ProjetoFinal|registers:regs|reg_image[3][12]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ProjetoFinal|registers:regs|reg_image[4][2]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ProjetoFinal|registers:regs|reg_image[5][9]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ProjetoFinal|registers:regs|reg_image[6][2]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ProjetoFinal|registers:regs|reg_image[7][1]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ProjetoFinal|ramDataIN[15]                         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |ProjetoFinal|registers:regs|data_o[0]              ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |ProjetoFinal|nextReg[0]                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |ProjetoFinal|ModuloDeAcesso:acesso|curAlgorithm[0] ;
; 10:1               ; 16 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |ProjetoFinal|ramDataAddrs[0]                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |ProjetoFinal|A[0]                                  ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |ProjetoFinal|ULAop[2]                              ;
; 10:1               ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; Yes        ; |ProjetoFinal|B[11]                                 ;
; 10:1               ; 6 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |ProjetoFinal|B[5]                                  ;
; 16:1               ; 16 bits   ; 160 LEs       ; 48 LEs               ; 112 LEs                ; Yes        ; |ProjetoFinal|valorOUT[0]                           ;
; 22:1               ; 16 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |ProjetoFinal|regIN[6]                              ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; Yes        ; |ProjetoFinal|regAddrs[2]                           ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; No         ; |ProjetoFinal|ULA:ULA0|Mux7                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for ram:instRAM|altsyncram:ram_image_rtl_0|altsyncram_b371:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for ram:dataRAM|altsyncram:ram_image_rtl_0|altsyncram_85d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ProjetoFinal ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                      ;
; ADDR_WIDTH     ; 16    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ModuloDeAcesso:acesso ;
+----------------+------------------+--------------------------------+
; Parameter Name ; Value            ; Type                           ;
+----------------+------------------+--------------------------------+
; DATA_WIDTH     ; 16               ; Signed Integer                 ;
; ADDR_WIDTH     ; 16               ; Signed Integer                 ;
; Algo1Addrs     ; 0000000000000000 ; Unsigned Binary                ;
; Algo2Addrs     ; 0000000000001001 ; Unsigned Binary                ;
; Algo3Addrs     ; 0000000000001111 ; Unsigned Binary                ;
; Algo4Addrs     ; 0000000000010111 ; Unsigned Binary                ;
+----------------+------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:regs ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:instRAM ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                  ;
; ADDR_WIDTH     ; 16    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:dataRAM ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                  ;
; ADDR_WIDTH     ; 16    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA0 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram:instRAM|altsyncram:ram_image_rtl_0      ;
+------------------------------------+----------------------------------------+----------------+
; Parameter Name                     ; Value                                  ; Type           ;
+------------------------------------+----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped        ;
; OPERATION_MODE                     ; ROM                                    ; Untyped        ;
; WIDTH_A                            ; 16                                     ; Untyped        ;
; WIDTHAD_A                          ; 16                                     ; Untyped        ;
; NUMWORDS_A                         ; 65536                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WIDTH_B                            ; 1                                      ; Untyped        ;
; WIDTHAD_B                          ; 1                                      ; Untyped        ;
; NUMWORDS_B                         ; 1                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; INIT_FILE                          ; db/ProjetoFinal.ram0_ram_1d0cf.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_b371                        ; Untyped        ;
+------------------------------------+----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram:dataRAM|altsyncram:ram_image_rtl_0      ;
+------------------------------------+----------------------------------------+----------------+
; Parameter Name                     ; Value                                  ; Type           ;
+------------------------------------+----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                            ; Untyped        ;
; WIDTH_A                            ; 16                                     ; Untyped        ;
; WIDTHAD_A                          ; 16                                     ; Untyped        ;
; NUMWORDS_A                         ; 65536                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WIDTH_B                            ; 1                                      ; Untyped        ;
; WIDTHAD_B                          ; 1                                      ; Untyped        ;
; NUMWORDS_B                         ; 1                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; INIT_FILE                          ; db/ProjetoFinal.ram0_ram_1d0cf.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_85d1                        ; Untyped        ;
+------------------------------------+----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 2                                      ;
; Entity Instance                           ; ram:instRAM|altsyncram:ram_image_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                    ;
;     -- WIDTH_A                            ; 16                                     ;
;     -- NUMWORDS_A                         ; 65536                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 1                                      ;
;     -- NUMWORDS_B                         ; 1                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
; Entity Instance                           ; ram:dataRAM|altsyncram:ram_image_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                            ;
;     -- WIDTH_A                            ; 16                                     ;
;     -- NUMWORDS_A                         ; 65536                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 1                                      ;
;     -- NUMWORDS_B                         ; 1                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "ram:instRAM"  ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; wren   ; Input ; Info     ; Stuck at GND ;
; data_i ; Input ; Info     ; Stuck at GND ;
+--------+-------+----------+--------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ModuloDeSaida:saida|HexDis7:Di5" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; x    ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ModuloDeSaida:saida|HexDis7:Di4" ;
+---------+-------+----------+--------------------------------+
; Port    ; Type  ; Severity ; Details                        ;
+---------+-------+----------+--------------------------------+
; x[3..2] ; Input ; Info     ; Stuck at GND                   ;
+---------+-------+----------+--------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 96                          ;
; cycloneiii_ff         ; 325                         ;
;     ENA               ; 254                         ;
;     ENA SCLR          ; 2                           ;
;     ENA SLD           ; 32                          ;
;     SCLR              ; 1                           ;
;     SLD               ; 5                           ;
;     plain             ; 31                          ;
; cycloneiii_lcell_comb ; 697                         ;
;     arith             ; 31                          ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 16                          ;
;     normal            ; 666                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 90                          ;
;         3 data inputs ; 113                         ;
;         4 data inputs ; 452                         ;
; cycloneiii_ram_block  ; 256                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.72                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Dec 04 13:28:03 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinal -c ProjetoFinal
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file modulodeacesso/modulodeacesso.vhd
    Info (12022): Found design unit 1: ModuloDeAcesso-dataflow File: E:/Documentos/CircuitosLogicos/ProjetoFinal2/ModuloDeAcesso/ModuloDeAcesso.vhd Line: 29
    Info (12023): Found entity 1: ModuloDeAcesso File: E:/Documentos/CircuitosLogicos/ProjetoFinal2/ModuloDeAcesso/ModuloDeAcesso.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file modulodeentrada/modulodeentrada.vhd
    Info (12022): Found design unit 1: ModuloDeEntrada-dataflow File: E:/Documentos/CircuitosLogicos/ProjetoFinal2/ModuloDeEntrada/ModuloDeEntrada.vhd Line: 15
    Info (12023): Found entity 1: ModuloDeEntrada File: E:/Documentos/CircuitosLogicos/ProjetoFinal2/ModuloDeEntrada/ModuloDeEntrada.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file modulodesaida/modulodesaida.vhd
    Info (12022): Found design unit 1: ModuloDeSaida-dataflow File: E:/Documentos/CircuitosLogicos/ProjetoFinal2/ModuloDeSaida/ModuloDeSaida.vhd Line: 12
    Info (12023): Found entity 1: ModuloDeSaida File: E:/Documentos/CircuitosLogicos/ProjetoFinal2/ModuloDeSaida/ModuloDeSaida.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file modulodesaida/hexdis7.vhd
    Info (12022): Found design unit 1: HexDis7-Comp File: E:/Documentos/CircuitosLogicos/ProjetoFinal2/ModuloDeSaida/HexDis7.vhd Line: 9
    Info (12023): Found entity 1: HexDis7 File: E:/Documentos/CircuitosLogicos/ProjetoFinal2/ModuloDeSaida/HexDis7.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /documentos/circuitoslogicos/projetofinal/ram.vhd
    Info (12022): Found design unit 1: ram-ram_arch File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ram.vhd Line: 19
    Info (12023): Found entity 1: ram File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ram.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /documentos/circuitoslogicos/projetofinal/registers.vhd
    Info (12022): Found design unit 1: registers-reg_arch File: E:/Documentos/CircuitosLogicos/ProjetoFinal/registers.vhd Line: 19
    Info (12023): Found entity 1: registers File: E:/Documentos/CircuitosLogicos/ProjetoFinal/registers.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /documentos/circuitoslogicos/projetofinal/projetofinal.vhd
    Info (12022): Found design unit 1: ProjetoFinal-dataflow File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 18
    Info (12023): Found entity 1: ProjetoFinal File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ula/ula.vhd
    Info (12022): Found design unit 1: ULA-dataflow File: E:/Documentos/CircuitosLogicos/ProjetoFinal2/ULA/ULA.vhd Line: 14
    Info (12023): Found entity 1: ULA File: E:/Documentos/CircuitosLogicos/ProjetoFinal2/ULA/ULA.vhd Line: 6
Info (12127): Elaborating entity "ProjetoFinal" for the top level hierarchy
Info (12128): Elaborating entity "ModuloDeEntrada" for hierarchy "ModuloDeEntrada:entrada" File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 112
Info (12128): Elaborating entity "ModuloDeAcesso" for hierarchy "ModuloDeAcesso:acesso" File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 113
Info (12128): Elaborating entity "ModuloDeSaida" for hierarchy "ModuloDeSaida:saida" File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 114
Info (12128): Elaborating entity "HexDis7" for hierarchy "ModuloDeSaida:saida|HexDis7:Di0" File: E:/Documentos/CircuitosLogicos/ProjetoFinal2/ModuloDeSaida/ModuloDeSaida.vhd Line: 18
Info (12128): Elaborating entity "registers" for hierarchy "registers:regs" File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 115
Info (12128): Elaborating entity "ram" for hierarchy "ram:instRAM" File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 116
Info (12128): Elaborating entity "ULA" for hierarchy "ULA:ULA0" File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 118
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram:instRAM|ram_image_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ProjetoFinal.ram0_ram_1d0cf.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram:dataRAM|ram_image_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ProjetoFinal.ram0_ram_1d0cf.hdl.mif
Info (12130): Elaborated megafunction instantiation "ram:instRAM|altsyncram:ram_image_rtl_0"
Info (12133): Instantiated megafunction "ram:instRAM|altsyncram:ram_image_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ProjetoFinal.ram0_ram_1d0cf.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b371.tdf
    Info (12023): Found entity 1: altsyncram_b371 File: E:/Documentos/CircuitosLogicos/ProjetoFinal2/db/altsyncram_b371.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: E:/Documentos/CircuitosLogicos/ProjetoFinal2/db/decode_k8a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qob.tdf
    Info (12023): Found entity 1: mux_qob File: E:/Documentos/CircuitosLogicos/ProjetoFinal2/db/mux_qob.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "ram:dataRAM|altsyncram:ram_image_rtl_0"
Info (12133): Instantiated megafunction "ram:dataRAM|altsyncram:ram_image_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ProjetoFinal.ram0_ram_1d0cf.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_85d1.tdf
    Info (12023): Found entity 1: altsyncram_85d1 File: E:/Documentos/CircuitosLogicos/ProjetoFinal2/db/altsyncram_85d1.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: E:/Documentos/CircuitosLogicos/ProjetoFinal2/db/decode_rsa.tdf Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "leds[1]" is stuck at GND File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 14
    Warning (13410): Pin "leds[2]" is stuck at GND File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 14
    Warning (13410): Pin "leds[3]" is stuck at GND File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 14
    Warning (13410): Pin "leds[4]" is stuck at GND File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 14
    Warning (13410): Pin "leds[5]" is stuck at GND File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 14
    Warning (13410): Pin "leds[6]" is stuck at GND File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 14
    Warning (13410): Pin "leds[7]" is stuck at GND File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 14
    Warning (13410): Pin "leds[8]" is stuck at GND File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 14
    Warning (13410): Pin "leds[9]" is stuck at GND File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 14
    Warning (13410): Pin "leds[10]" is stuck at GND File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 14
    Warning (13410): Pin "leds[11]" is stuck at GND File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 14
    Warning (13410): Pin "leds[12]" is stuck at GND File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 14
    Warning (13410): Pin "leds[13]" is stuck at GND File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 14
    Warning (13410): Pin "leds[14]" is stuck at GND File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 14
    Warning (13410): Pin "display4[1]" is stuck at GND File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 15
    Warning (13410): Pin "display5[0]" is stuck at GND File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 15
    Warning (13410): Pin "display5[1]" is stuck at GND File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 15
    Warning (13410): Pin "display5[2]" is stuck at GND File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 15
    Warning (13410): Pin "display5[3]" is stuck at GND File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 15
    Warning (13410): Pin "display5[4]" is stuck at GND File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 15
    Warning (13410): Pin "display5[5]" is stuck at GND File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 15
    Warning (13410): Pin "display5[6]" is stuck at VCC File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 15
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "buttons[3]" File: E:/Documentos/CircuitosLogicos/ProjetoFinal/ProjetoFinal.vhd Line: 13
Info (21057): Implemented 1256 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 73 output pins
    Info (21061): Implemented 904 logic cells
    Info (21064): Implemented 256 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 712 megabytes
    Info: Processing ended: Mon Dec 04 13:28:22 2017
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:37


