$date
	Sun Oct  9 17:51:22 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module count4_tb $end
$scope module my_count4 $end
$var wire 1 ! Clock $end
$var wire 1 " E $end
$var wire 1 # Resetn $end
$var reg 4 $ Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
1#
0"
0!
$end
#2
b0 $
0#
#4
1#
#5
1!
#6
1"
#10
0!
#15
b1 $
1!
#20
0!
#25
b10 $
1!
#30
0!
#35
b11 $
1!
#40
0!
#45
b100 $
1!
#50
0!
#55
b101 $
1!
#60
0!
#65
b110 $
1!
#70
0!
#75
b111 $
1!
#80
0!
#85
b1000 $
1!
#90
0!
#95
b1001 $
1!
#100
0!
#105
b1010 $
1!
#110
0!
#115
b1011 $
1!
#120
0!
#125
b1100 $
1!
#130
0!
#135
b1101 $
1!
#140
0!
#145
b1110 $
1!
#150
0!
#155
b1111 $
1!
#160
0!
#165
b0 $
1!
#170
0!
#175
b1 $
1!
#180
0!
#185
b10 $
1!
#190
0!
#195
b11 $
1!
#200
0!
#205
b100 $
1!
#206
