DATE: October 6, 2015
PROJECT: Hurricane-0
------

We spent today debugging the seed-dependent vcs-sim-rtl problem, which
we're now is pretty sure is actulaly just a combinational loop in the
vbbgen control (which is hand-written verilog).
