#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Apr 10 12:51:29 2023
# Process ID: 34996
# Current directory: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent53540 D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module6\lab6\radio_periph_lab\vivado\radio_periph_lab.xpr
# Log file: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/vivado/vivado.log
# Journal file: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/vivado\vivado.jou
# Running On: DESKTOP-GUH0UB4, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 16, Host memory: 17090 MB
#-----------------------------------------------------------
start_gui
open_project D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/vivado/radio_periph_lab.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab_main/vivado/radio_periph_lab.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Project 1-865] Could not find the file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab_main/vivado/radio_periph_lab.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
Scanning sources...
Finished scanning sources
WARNING: [Project 1-865] Could not find the file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab_main/vivado/radio_periph_lab.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
WARNING: [Project 1-865] Could not find the file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab_main/vivado/radio_periph_lab.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1847.484 ; gain = 232.625
update_compile_order -fileset sources_1
open_bd_design {D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - axi_iic_0
Adding component instance block -- jhuapl.edu:user:lowlevel_dac_intfc:1.1 - lowlevel_dac_intfc_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:xpm_cdc_gen:1.0 - xpm_cdc_gen_0
Adding component instance block -- dirk_holzman:user:full_radio:1.1 - full_radio_0
Successfully read diagram <design_1> from block design file <D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd>
ipx::edit_ip_in_project -upgrade true -name full_radio_v2_0_project -directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
create_ip -vlnv xilinx.com:ip:dds_compiler:6.0 -module_name dds_compiler_tune -dir D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module6\lab6\radio_periph_lab\ip_repo\full_radio
ERROR: [Common 17-69] Command failed: IP directory 'D:DirkGrad_SchoolU.742.8VL_SOCHWModule6lab6adio_periph_labip_repoull_radio' does not exist.

create_ip -vlnv xilinx.com:ip:dds_compiler:6.0 -module_name dds_compiler_tune -dir D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module6\lab6\radio_periph_lab\ip_repo\full_radio
ERROR: [Common 17-69] Command failed: IP directory 'D:DirkGrad_SchoolU.742.8VL_SOCHWModule6lab6adio_periph_labip_repoull_radio' does not exist.

create_ip -vlnv xilinx.com:ip:dds_compiler:6.0 -module_name dds_compiler_tune -dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio
d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/dds_compiler_tune/dds_compiler_tune.xci
set_property -dict [ list \
   CONFIG.Amplitude_Mode {Unit_Circle} \
   CONFIG.DATA_Has_TLAST {Not_Required} \
   CONFIG.DDS_Clock_Rate {125} \
   CONFIG.Has_ARESETn {true} \
   CONFIG.Has_Phase_Out {false} \
   CONFIG.Latency {8} \
   CONFIG.M_DATA_Has_TUSER {Not_Required} \
   CONFIG.Noise_Shaping {Taylor_Series_Corrected} \
   CONFIG.Output_Frequency1 {0} \
   CONFIG.Output_Width {16} \
   CONFIG.Parameter_Entry {Hardware_Parameters} \
   CONFIG.Phase_Increment {Programmable} \
   CONFIG.Phase_Width {27} \
   CONFIG.Phase_offset {None} \
   CONFIG.S_PHASE_Has_TUSER {Not_Required} \
 ] $dds_compiler_tune
can't read "dds_compiler_tune": no such variable
update_compile_order -fileset sources_1
set_property -dict [ list \
   CONFIG.Amplitude_Mode {Unit_Circle} \
   CONFIG.DATA_Has_TLAST {Not_Required} \
   CONFIG.DDS_Clock_Rate {125} \
   CONFIG.Has_ARESETn {true} \
   CONFIG.Has_Phase_Out {false} \
   CONFIG.Latency {8} \
   CONFIG.M_DATA_Has_TUSER {Not_Required} \
   CONFIG.Noise_Shaping {Taylor_Series_Corrected} \
   CONFIG.Output_Frequency1 {0} \
   CONFIG.Output_Width {16} \
   CONFIG.Parameter_Entry {Hardware_Parameters} \
   CONFIG.Phase_Increment {Programmable} \
   CONFIG.Phase_Width {27} \
   CONFIG.Phase_offset {None} \
   CONFIG.S_PHASE_Has_TUSER {Not_Required} \
 ] $dds_compiler_tune
can't read "dds_compiler_tune": no such variable
set_property -dict [ list \
   CONFIG.Amplitude_Mode {Unit_Circle} \
   CONFIG.DATA_Has_TLAST {Not_Required} \
   CONFIG.DDS_Clock_Rate {125} \
   CONFIG.Has_ARESETn {true} \
   CONFIG.Has_Phase_Out {false} \
   CONFIG.Latency {8} \
   CONFIG.M_DATA_Has_TUSER {Not_Required} \
   CONFIG.Noise_Shaping {Taylor_Series_Corrected} \
   CONFIG.Output_Frequency1 {0} \
   CONFIG.Output_Width {16} \
   CONFIG.Parameter_Entry {Hardware_Parameters} \
   CONFIG.Phase_Increment {Programmable} \
   CONFIG.Phase_Width {27} \
   CONFIG.Phase_offset {None} \
   CONFIG.S_PHASE_Has_TUSER {Not_Required} \
 ]
INFO: [Common 17-17] undo 'set_property -dict [ list \
   CONFIG.Amplitude_Mode {Unit_Circle} \
   CONFIG.DATA_Has_TLAST {Not_Required} \
   CONFIG.DDS_Clock_Rate {125} \
   CONFIG.Has_ARESETn {true} \
   CONFIG.Has_Phase_Out {false} \
   CONFIG.Latency {8} \
   CONFIG.M_DATA_Has_TUSER {Not_Required} \
   CONFIG.Noise_Shaping {Taylor_Series_Corrected} \
   CONFIG.Output_Frequency1 {0} \
   CONFIG.Output_Width {16} \
   CONFIG.Parameter_Entry {Hardware_Parameters} \
   CONFIG.Phase_Increment {Programmable} \
   CONFIG.Phase_Width {27} \
   CONFIG.Phase_offset {None} \
   CONFIG.S_PHASE_Has_TUSER {Not_Required} \
 ]'
ERROR: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info.
set_property -dict [ list \
   CONFIG.Amplitude_Mode {Unit_Circle} \
   CONFIG.DATA_Has_TLAST {Not_Required} \
   CONFIG.DDS_Clock_Rate {125} \
   CONFIG.Has_ARESETn {true} \
   CONFIG.Has_Phase_Out {false} \
   CONFIG.Latency {8} \
   CONFIG.M_DATA_Has_TUSER {Not_Required} \
   CONFIG.Noise_Shaping {Taylor_Series_Corrected} \
   CONFIG.Output_Frequency1 {0} \
   CONFIG.Output_Width {16} \
   CONFIG.Parameter_Entry {Hardware_Parameters} \
   CONFIG.Phase_Increment {Programmable} \
   CONFIG.Phase_Width {27} \
   CONFIG.Phase_offset {None} \
   CONFIG.S_PHASE_Has_TUSER {Not_Required} \
 ] [get_ips dds_compiler_tune]
0
generate_target all [get_files  d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/dds_compiler_tune/dds_compiler_tune.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dds_compiler_tune'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dds_compiler_tune'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dds_compiler_tune'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'dds_compiler_tune'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'dds_compiler_tune'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dds_compiler_tune'...
catch { config_ip_cache -export [get_ips -all dds_compiler_tune] }
export_ip_user_files -of_objects [get_files d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/dds_compiler_tune/dds_compiler_tune.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/dds_compiler_tune/dds_compiler_tune.xci]
launch_runs dds_compiler_tune_synth_1 -jobs 8
[Mon Apr 10 13:04:52 2023] Launched dds_compiler_tune_synth_1...
Run output will be captured here: d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.runs/dds_compiler_tune_synth_1/runme.log
export_simulation -of_objects [get_files d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/dds_compiler_tune/dds_compiler_tune.xci] -directory d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files -ipstatic_source_dir d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/modelsim} {questa=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/questa} {riviera=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/riviera} {activehdl=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/dds_compiler_0/dds_compiler_0.xci] -no_script -reset -force -quiet
remove_files  d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/dds_compiler_0/dds_compiler_0.xci
create_ip -vlnv xilinx.com:ip:dds_compiler:6.0 -module_name dds_compiler_sig -dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src
d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/dds_compiler_sig/dds_compiler_sig.xci
set_property -dict [ list \
   CONFIG.Amplitude_Mode {Unit_Circle} \
   CONFIG.DATA_Has_TLAST {Not_Required} \
   CONFIG.DDS_Clock_Rate {125} \
   CONFIG.Frequency_Resolution {0.4} \
   CONFIG.Has_ARESETn {true} \
   CONFIG.Has_Phase_Out {false} \
   CONFIG.Latency {8} \
   CONFIG.M_DATA_Has_TUSER {Not_Required} \
   CONFIG.Noise_Shaping {Taylor_Series_Corrected} \
   CONFIG.Output_Frequency1 {0} \
   CONFIG.Output_Selection {Cosine} \
   CONFIG.Output_Width {16} \
   CONFIG.PINC1 {0} \
   CONFIG.Parameter_Entry {Hardware_Parameters} \
   CONFIG.Phase_Increment {Streaming} \
   CONFIG.Phase_Width {27} \
   CONFIG.S_PHASE_Has_TUSER {Not_Required} \
 ] [get_ips dds_compiler_sig]
0
update_compile_order -fileset sources_1
create_ip -vlnv xilinx.com:ip:cmpy:6.0 cmpy_0 -dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src 
ERROR: [Common 17-165] Too many positional options when parsing 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src', please type 'create_ip -help' for usage info.
create_ip -vlnv xilinx.com:ip:cmpy:6.0 cmpy_0 -dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src
ERROR: [Common 17-165] Too many positional options when parsing 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src', please type 'create_ip -help' for usage info.
create_ip -vlnv xilinx.com:ip:cmpy:6.0 -module_name cmpy_0 -dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src
d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/cmpy_0/cmpy_0.xci
update_compile_order -fileset sources_1
set_property -dict [ list \
   CONFIG.APortWidth {16} \
   CONFIG.ARESETN {true} \
   CONFIG.BPortWidth {16} \
   CONFIG.MinimumLatency {6} \
   CONFIG.OutputWidth {19} \
   CONFIG.RoundMode {Truncate} \
 ] [get_ips cmpy_0]
0
create_ip -vlnv xilinx.com:ip:fir_compiler:7.2 -module_name fir1 -dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src
d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/fir1/fir1.xci
update_compile_order -fileset sources_1
set_property -dict [ list \
   CONFIG.BestPrecision {false} \
   CONFIG.Clock_Frequency {125} \
   CONFIG.CoefficientSource {COE_File} \
   CONFIG.Coefficient_File {d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4_analysis/filter1.coe} \
   CONFIG.Coefficient_Fractional_Bits {15} \
   CONFIG.Coefficient_Sets {1} \
   CONFIG.Coefficient_Sign {Signed} \
   CONFIG.Coefficient_Structure {Inferred} \
   CONFIG.Coefficient_Width {18} \
   CONFIG.ColumnConfig {3} \
   CONFIG.Decimation_Rate {40} \
   CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} \
   CONFIG.Filter_Type {Decimation} \
   CONFIG.Has_ARESETn {true} \
   CONFIG.Interpolation_Rate {1} \
   CONFIG.Number_Channels {1} \
   CONFIG.Number_Paths {2} \
   CONFIG.Output_Rounding_Mode {Truncate_LSBs} \
   CONFIG.Output_Width {17} \
   CONFIG.Quantization {Quantize_Only} \
   CONFIG.RateSpecification {Frequency_Specification} \
   CONFIG.Rate_Change_Type {Integer} \
   CONFIG.Sample_Frequency {125} \
   CONFIG.Zero_Pack_Factor {1} \
 ] [get_ips fir1]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4_analysis/filter1.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Module4/Lab4_analysis/filter1.coe'
0
create_ip -vlnv xilinx.com:ip:fir_compiler:7.2 -module_name fir2 -dir D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src
d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/fir2/fir2.xci
update_compile_order -fileset sources_1
set_property -dict [ list \
   CONFIG.Clock_Frequency {125} \
   CONFIG.CoefficientSource {COE_File} \
   CONFIG.Coefficient_File {d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4_analysis/filter2.coe} \
   CONFIG.Coefficient_Fractional_Bits {15} \
   CONFIG.Coefficient_Sets {1} \
   CONFIG.Coefficient_Sign {Signed} \
   CONFIG.Coefficient_Structure {Inferred} \
   CONFIG.Coefficient_Width {18} \
   CONFIG.Decimation_Rate {64} \
   CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} \
   CONFIG.Filter_Type {Decimation} \
   CONFIG.Has_ARESETn {true} \
   CONFIG.Interpolation_Rate {1} \
   CONFIG.Number_Channels {1} \
   CONFIG.Number_Paths {2} \
   CONFIG.Output_Rounding_Mode {Truncate_LSBs} \
   CONFIG.Output_Width {18} \
   CONFIG.Quantization {Quantize_Only} \
   CONFIG.RateSpecification {Frequency_Specification} \
   CONFIG.Sample_Frequency {3.125} \
   CONFIG.Zero_Pack_Factor {1} \
 ] [get_ips fir2]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4_analysis/filter2.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Module4/Lab4_analysis/filter2.coe'
0
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/cmpy_0/cmpy_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cmpy_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmpy_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cmpy_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'cmpy_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'cmpy_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cmpy_0'...
catch { config_ip_cache -export [get_ips -all cmpy_0] }
export_ip_user_files -of_objects [get_files d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/cmpy_0/cmpy_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/cmpy_0/cmpy_0.xci]
launch_runs cmpy_0_synth_1 -jobs 8
[Mon Apr 10 13:33:22 2023] Launched cmpy_0_synth_1...
Run output will be captured here: d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.runs/cmpy_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2096.066 ; gain = 0.000
export_simulation -of_objects [get_files d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/cmpy_0/cmpy_0.xci] -directory d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files -ipstatic_source_dir d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/modelsim} {questa=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/questa} {riviera=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/riviera} {activehdl=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/dds_compiler_sig/dds_compiler_sig.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dds_compiler_sig'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dds_compiler_sig'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dds_compiler_sig'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'dds_compiler_sig'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'dds_compiler_sig'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dds_compiler_sig'...
catch { config_ip_cache -export [get_ips -all dds_compiler_sig] }
export_ip_user_files -of_objects [get_files d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/dds_compiler_sig/dds_compiler_sig.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/dds_compiler_sig/dds_compiler_sig.xci]
launch_runs dds_compiler_sig_synth_1 -jobs 8
[Mon Apr 10 13:34:08 2023] Launched dds_compiler_sig_synth_1...
Run output will be captured here: d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.runs/dds_compiler_sig_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2097.102 ; gain = 0.000
export_simulation -of_objects [get_files d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/dds_compiler_sig/dds_compiler_sig.xci] -directory d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files -ipstatic_source_dir d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/modelsim} {questa=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/questa} {riviera=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/riviera} {activehdl=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/fir1/fir1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir1'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir1'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir1: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir1'...
catch { config_ip_cache -export [get_ips -all fir1] }
export_ip_user_files -of_objects [get_files d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/fir1/fir1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/fir1/fir1.xci]
launch_runs fir1_synth_1 -jobs 8
[Mon Apr 10 13:34:53 2023] Launched fir1_synth_1...
Run output will be captured here: d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.runs/fir1_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2128.121 ; gain = 0.000
export_simulation -of_objects [get_files d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/fir1/fir1.xci] -directory d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files -ipstatic_source_dir d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/modelsim} {questa=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/questa} {riviera=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/riviera} {activehdl=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/fir2/fir2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir2'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir2'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir2'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir2: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir2'...
catch { config_ip_cache -export [get_ips -all fir2] }
export_ip_user_files -of_objects [get_files d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/fir2/fir2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/fir2/fir2.xci]
launch_runs fir2_synth_1 -jobs 8
[Mon Apr 10 13:35:37 2023] Launched fir2_synth_1...
Run output will be captured here: d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.runs/fir2_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2146.113 ; gain = 0.000
export_simulation -of_objects [get_files d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab/ip_repo/full_radio/src/fir2/fir2.xci] -directory d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files -ipstatic_source_dir d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/modelsim} {questa=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/questa} {riviera=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/riviera} {activehdl=d:/dirk/grad_school/525.742.8vl_soc/hw/module6/lab6/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v2_0_project/full_radio_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
