#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Nov 18 18:36:01 2020
# Process ID: 16968
# Current directory: H:/DL202010_Lab11/Lab 11
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19584 H:\DL202010_Lab11\Lab 11\Lab 11.xpr
# Log file: H:/DL202010_Lab11/Lab 11/vivado.log
# Journal file: H:/DL202010_Lab11/Lab 11\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {H:/DL202010_Lab11/Lab 11/Lab 11.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'H:/DL202010_Lab11/Lab 11/Lab 11.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVitis/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1071.008 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse H:/DL202010_Lab08/Lab08/systemverilog/mux2.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {H:/DL202010_Lab11/Lab 11/systemverilog/y_decoder.sv} w ]
add_files {{H:/DL202010_Lab11/Lab 11/systemverilog/y_decoder.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/DL202010_Lab11/Lab 11/Lab 11.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'guess_FSM_test' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/DL202010_Lab11/Lab 11/Lab 11.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj guess_FSM_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/DL202010_Lab11/Lab 11/systemverilog/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/DL202010_Lab11/Lab 11/systemverilog/guess_FSM_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/DL202010_Lab11/Lab 11/Lab 11.sim/sim_2/behav/xsim'
"xelab -wto 5ea376828a3043b1be76547dc8cc3e56 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guess_FSM_test_behav xil_defaultlib.guess_FSM_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5ea376828a3043b1be76547dc8cc3e56 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guess_FSM_test_behav xil_defaultlib.guess_FSM_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.guess_FSM
Compiling module xil_defaultlib.guess_FSM_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guess_FSM_test_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source H:/DL202010_Lab11/Lab -notrace
couldn't read file "H:/DL202010_Lab11/Lab": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 20:15:44 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1071.008 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/DL202010_Lab11/Lab 11/Lab 11.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "guess_FSM_test_behav -key {Behavioral:sim_2:Functional:guess_FSM_test} -tclbatch {guess_FSM_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source guess_FSM_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 35 ns : File "H:/DL202010_Lab11/Lab 11/systemverilog/guess_FSM_test.sv" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'guess_FSM_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1071.008 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1071.008 ; gain = 0.000
launch_runs synth_1 -jobs 4
[Wed Nov 18 20:16:07 2020] Launched synth_1...
Run output will be captured here: H:/DL202010_Lab11/Lab 11/Lab 11.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov 18 20:17:54 2020] Launched synth_1...
Run output will be captured here: H:/DL202010_Lab11/Lab 11/Lab 11.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov 18 20:19:05 2020] Launched synth_1...
Run output will be captured here: H:/DL202010_Lab11/Lab 11/Lab 11.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Nov 18 20:20:15 2020] Launched impl_1...
Run output will be captured here: H:/DL202010_Lab11/Lab 11/Lab 11.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov 18 20:21:46 2020] Launched impl_1...
Run output will be captured here: H:/DL202010_Lab11/Lab 11/Lab 11.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-20:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1071.008 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75CCFA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2356.578 ; gain = 1285.570
set_property PROGRAM.FILE {H:/DL202010_Lab11/Lab 11/Lab 11.runs/impl_1/guessing_game.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {H:/DL202010_Lab11/Lab 11/Lab 11.runs/impl_1/guessing_game.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75CCFA
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov 18 20:26:39 2020] Launched synth_1...
Run output will be captured here: H:/DL202010_Lab11/Lab 11/Lab 11.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Nov 18 20:27:47 2020] Launched impl_1...
Run output will be captured here: H:/DL202010_Lab11/Lab 11/Lab 11.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov 18 20:29:17 2020] Launched impl_1...
Run output will be captured here: H:/DL202010_Lab11/Lab 11/Lab 11.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-20:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183A75CCFA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183A75CCFA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75CCFA
set_property PROGRAM.FILE {H:/DL202010_Lab11/Lab 11/Lab 11.runs/impl_1/guessing_game.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {H:/DL202010_Lab11/Lab 11/Lab 11.runs/impl_1/guessing_game.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov 18 20:34:01 2020] Launched synth_1...
Run output will be captured here: H:/DL202010_Lab11/Lab 11/Lab 11.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Nov 18 20:35:12 2020] Launched impl_1...
Run output will be captured here: H:/DL202010_Lab11/Lab 11/Lab 11.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov 18 20:36:44 2020] Launched impl_1...
Run output will be captured here: H:/DL202010_Lab11/Lab 11/Lab 11.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-20:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2472.473 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75CCFA
set_property PROGRAM.FILE {H:/DL202010_Lab11/Lab 11/Lab 11.runs/impl_1/guessing_game.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {H:/DL202010_Lab11/Lab 11/Lab 11.runs/impl_1/guessing_game.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 18 20:42:19 2020...
