$date
	Fri Oct 22 12:10:13 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_reg_mem $end
$var wire 8 ! data_out [7:0] $end
$var reg 5 " addr [4:0] $end
$var reg 1 # clk $end
$var reg 8 $ data_in [7:0] $end
$var reg 1 % wen $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
b1010 $
0#
b1100 "
bx !
$end
#1000
1#
#2000
b1101 "
b1011 $
0#
#3000
1#
#4000
b1110 "
b1100 $
0#
#5000
1#
#6000
b1111 "
b1101 $
0#
#7000
1#
#8000
b10000 "
b1110 $
0#
#9000
b0 !
1#
#10000
b10001 "
b1111 $
0#
#11000
1#
#12000
b10010 "
b10000 $
0#
#13000
1#
#14000
b10011 "
b10001 $
0#
#15000
1#
#16000
b10100 "
b10010 $
0#
#17000
1#
#18000
b10101 "
b10011 $
0#
#19000
1#
#20000
b10110 "
b10100 $
0#
#21000
1#
#22000
b10111 "
b10101 $
0#
#23000
1#
#24000
b11000 "
b10110 $
0#
#25000
1#
#26000
b11001 "
b10111 $
0#
#27000
1#
#28000
b11010 "
b11000 $
0#
#29000
1#
#30000
b11011 "
b11001 $
0#
#31000
1#
#32000
b11100 "
b11010 $
0#
#33000
1#
#34000
b11101 "
b11011 $
0#
#35000
1#
#36000
b11110 "
b11100 $
0#
#37000
1#
#38000
b11111 "
b11101 $
0#
#39000
1#
#40000
b0 "
b11110 $
0#
#41000
1#
#42000
b1 "
b11111 $
0#
#43000
1#
#44000
b10 "
b100000 $
0#
#45000
1#
#46000
b11 "
b100001 $
0#
#47000
1#
#48000
b100 "
b100010 $
0#
#49000
1#
#50000
b101 "
b100011 $
0#
#51000
1#
#52000
b110 "
b100100 $
0#
#53000
1#
#54000
b111 "
b100101 $
0#
#55000
1#
#56000
b1000 "
b100110 $
0#
#57000
1#
#58000
b1001 "
b100111 $
0#
#59000
1#
#60000
b1010 "
b101000 $
0#
#61000
1#
#62000
b1011 "
b101001 $
0#
#63000
1#
#64000
0%
0#
#65000
b1100 "
b1010 $
#66000
b1010 !
1#
#67000
b0 !
b1101 "
b1011 $
0#
#68000
b1011 !
1#
#69000
b0 !
b1110 "
b1100 $
0#
#70000
b1100 !
1#
#71000
b0 !
b1111 "
b1101 $
0#
#72000
b1101 !
1#
#73000
b10000 "
b1110 $
0#
#74000
b1110 !
1#
#75000
b10001 "
b1111 $
0#
#76000
b1111 !
1#
#77000
b10010 "
b10000 $
0#
#78000
b10000 !
1#
#79000
b10011 "
b10001 $
0#
#80000
b10001 !
1#
#81000
b10100 "
b10010 $
0#
#82000
b10010 !
1#
#83000
b10101 "
b10011 $
0#
#84000
b10011 !
1#
#85000
b10110 "
b10100 $
0#
#86000
b10100 !
1#
#87000
b10111 "
b10101 $
0#
#88000
b10101 !
1#
#89000
b11000 "
b10110 $
0#
#90000
b10110 !
1#
#91000
b11001 "
b10111 $
0#
#92000
b10111 !
1#
#93000
b11010 "
b11000 $
0#
#94000
b11000 !
1#
#95000
b11011 "
b11001 $
0#
#96000
b11001 !
1#
#97000
b11100 "
b11010 $
0#
#98000
b11010 !
1#
#99000
b11101 "
b11011 $
0#
#100000
b11011 !
1#
#101000
b11110 "
b11100 $
0#
#102000
b11100 !
1#
#103000
b11111 "
b11101 $
0#
#104000
b11101 !
1#
#105000
b0 "
b11110 $
0#
#106000
b11110 !
1#
#107000
b1 "
b11111 $
0#
#108000
b11111 !
1#
#109000
b10 "
b100000 $
0#
#110000
b100000 !
1#
#111000
b11 "
b100001 $
0#
#112000
b100001 !
1#
#113000
b100 "
b100010 $
0#
#114000
b100010 !
1#
#115000
b101 "
b100011 $
0#
#116000
b100011 !
1#
#117000
b110 "
b100100 $
0#
#118000
b100100 !
1#
#119000
b111 "
b100101 $
0#
#120000
b100101 !
1#
#121000
b1000 "
b100110 $
0#
#122000
b100110 !
1#
#123000
b1001 "
b100111 $
0#
#124000
b100111 !
1#
#125000
b1010 "
b101000 $
0#
#126000
b101000 !
1#
#127000
b1011 "
b101001 $
0#
#128000
b101001 !
1#
#129000
0#
