# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../instruction fetch.srcs/sources_1/new/adder.v" \
"../../../../instruction fetch.srcs/sources_1/new/instruction_fetch.v" \
"../../../../instruction fetch.srcs/sources_1/new/instruction_memory.v" \
"../../../../instruction fetch.srcs/sources_1/new/program_counter.v" \
"../../../../instruction fetch.srcs/sim_1/new/test_instruction_fetch.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
