-- generated by newgenasym Fri Jun  3 14:06:16 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity drs4 is
    port (    
	A0:        IN     STD_LOGIC;    
	A1:        IN     STD_LOGIC;    
	A2:        IN     STD_LOGIC;    
	A3:        IN     STD_LOGIC;    
	AVDD2_5_PIN59: IN     STD_LOGIC;    
	AVDD2_5_PIN65: IN     STD_LOGIC;    
	AVDD2_5_PIN71: IN     STD_LOGIC;    
	AVDD2_5_PIN76: IN     STD_LOGIC;    
	BIAS:      INOUT  STD_LOGIC;    
	DENABLE:   IN     STD_LOGIC;    
	DSPEED:    INOUT  STD_LOGIC;    
	DTAP:      OUT    STD_LOGIC;    
	DVDD2_5_PIN23: IN     STD_LOGIC;    
	DVDD2_5_PIN24: IN     STD_LOGIC;    
	DVDD2_5_PIN33: IN     STD_LOGIC;    
	DVDD2_5_PIN34: IN     STD_LOGIC;    
	DWRITE:    IN     STD_LOGIC;    
	\in0+\:    INOUT  STD_LOGIC;    
	\in0-\:    INOUT  STD_LOGIC;    
	\in1+\:    INOUT  STD_LOGIC;    
	\in1-\:    INOUT  STD_LOGIC;    
	\in2+\:    INOUT  STD_LOGIC;    
	\in2-\:    INOUT  STD_LOGIC;    
	\in3+\:    INOUT  STD_LOGIC;    
	\in3-\:    INOUT  STD_LOGIC;    
	\in4+\:    INOUT  STD_LOGIC;    
	\in4-\:    INOUT  STD_LOGIC;    
	\in5+\:    INOUT  STD_LOGIC;    
	\in5-\:    INOUT  STD_LOGIC;    
	\in6+\:    INOUT  STD_LOGIC;    
	\in6-\:    INOUT  STD_LOGIC;    
	\in7+\:    INOUT  STD_LOGIC;    
	\in7-\:    INOUT  STD_LOGIC;    
	\in8+\:    INOUT  STD_LOGIC;    
	\in8-\:    INOUT  STD_LOGIC;    
	OOFS:      INOUT  STD_LOGIC;    
	\out0+\:   INOUT  STD_LOGIC;    
	\out0-\:   INOUT  STD_LOGIC;    
	\out1+\:   INOUT  STD_LOGIC;    
	\out1-\:   INOUT  STD_LOGIC;    
	\out2+\:   INOUT  STD_LOGIC;    
	\out2-\:   INOUT  STD_LOGIC;    
	\out3+\:   INOUT  STD_LOGIC;    
	\out3-\:   INOUT  STD_LOGIC;    
	\out4+\:   INOUT  STD_LOGIC;    
	\out4-\:   INOUT  STD_LOGIC;    
	\out5+\:   INOUT  STD_LOGIC;    
	\out5-\:   INOUT  STD_LOGIC;    
	\out6+\:   INOUT  STD_LOGIC;    
	\out6-\:   INOUT  STD_LOGIC;    
	\out7+\:   INOUT  STD_LOGIC;    
	\out7-\:   INOUT  STD_LOGIC;    
	\out8+\:   INOUT  STD_LOGIC;    
	\out8-\:   INOUT  STD_LOGIC;    
	PLLLCK:    OUT    STD_LOGIC;    
	PLLOUT:    INOUT  STD_LOGIC;    
	\refclk+\: IN     STD_LOGIC;    
	\refclk-\: IN     STD_LOGIC;    
	\reset*\:  IN     STD_LOGIC;    
	ROFS:      INOUT  STD_LOGIC;    
	RSRLOAD:   IN     STD_LOGIC;    
	SRCLK:     IN     STD_LOGIC;    
	SRIN:      IN     STD_LOGIC;    
	SROUT:     OUT    STD_LOGIC;    
	WSRIN:     IN     STD_LOGIC;    
	WSROUT:    OUT    STD_LOGIC);
end drs4;
