// Seed: 1947847091
module module_0 (
    output supply0 id_0,
    input tri id_1
);
  assign #(id_1) id_0 = -1;
  module_2 modCall_1 (id_0);
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    inout logic id_2,
    inout tri0 id_3,
    output wand id_4,
    input uwire id_5
);
  always @(posedge id_2 or negedge id_3) id_2 = id_5;
  module_0 modCall_1 (
      id_3,
      id_5
  );
endmodule
module module_2 (
    output uwire id_0
    , id_2
);
  assign {1, 1'h0} = -1'b0 - -1 == -1 < id_2;
  assign module_0.id_0 = 0;
endmodule
