
---------- Begin Simulation Statistics ----------
simSeconds                                   0.020056                       # Number of seconds simulated (Second)
simTicks                                  20055640000                       # Number of ticks simulated (Tick)
finalTick                                 20055640000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    289.04                       # Real time elapsed on the host (Second)
hostTickRate                                 69388038                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     803324                       # Number of bytes of host memory used (Byte)
simInsts                                     21343836                       # Number of instructions simulated (Count)
simOps                                       39396425                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    73845                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     136303                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         40111281                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        50795022                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    19357                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       47130855                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  29255                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             11417948                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          19557205                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               19339                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            37997493                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.240367                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.001100                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  23703916     62.38%     62.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3248199      8.55%     70.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2778405      7.31%     78.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2386547      6.28%     84.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2098074      5.52%     90.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1537168      4.05%     94.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1093500      2.88%     96.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    686403      1.81%     98.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    465281      1.22%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              37997493                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 155061     74.79%     74.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 52245     25.20%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                16      0.01%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               19      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        54633      0.12%      0.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      33181746     70.40%     70.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       128936      0.27%     70.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        126953      0.27%     71.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        35441      0.08%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           32      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        70850      0.15%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     71.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt       141721      0.30%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       389695      0.83%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      9296726     19.73%     92.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3633124      7.71%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        70926      0.15%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite           72      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       47130855                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.175002                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              207341                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.004399                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                130865718                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                61417928                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        45425091                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1630081                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   815087                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           815021                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    46468505                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       815058                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          46641005                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       9162582                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    489850                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           12716986                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        4245993                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3554404                       # Number of stores executed (Count)
system.cpu.numRate                           1.162790                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                          681896                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         2113788                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    21343836                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      39396425                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.879291                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.879291                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.532116                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.532116                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   57855871                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  35215789                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     1452633                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     673198                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    20408422                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   14236766                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  21763222                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       18                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       10232838                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4033870                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2142583                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       549551                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 5061448                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3834924                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            249759                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2826225                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2750995                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.973381                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  341786                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                684                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          160667                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             159898                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              769                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          162                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.loop_predictor.correct      2524520                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu.branchPred.loop_predictor.wrong       327914                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      1213335                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect        40752                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          810                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect      1433964                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong       107139                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong        27765                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          294                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong          886                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        34111                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        15209                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1       391377                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2       240210                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       337580                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4       246285                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5        49933                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6        15120                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7        11737                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::8        21593                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::9        25944                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::10        19598                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::11        12271                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::12        17343                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0       720071                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1       102174                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2       194957                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3       237468                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4        40563                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5        13471                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6        17458                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7         1645                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::8        18834                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::9        15869                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::10        11889                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::11        14592                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts        10797560                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            196514                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     36522719                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.078683                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.072480                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        24143336     66.10%     66.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         4226735     11.57%     77.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2130350      5.83%     83.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         2502932      6.85%     90.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          530689      1.45%     91.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          501096      1.37%     93.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          399914      1.09%     94.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          328862      0.90%     95.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1758805      4.82%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     36522719                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             21343836                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               39396425                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     9984452                       # Number of memory references committed (Count)
system.cpu.commit.loads                       6778153                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3853625                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     814975                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    38702115                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                304177                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        53708      0.14%      0.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     28464930     72.25%     72.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       128911      0.33%     72.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       126710      0.32%     73.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        35441      0.09%     73.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     73.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     73.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     73.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     73.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     73.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     73.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     73.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        70850      0.18%     73.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     73.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       141708      0.36%     73.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       389683      0.99%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      6707235     17.02%     91.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      3206235      8.14%     99.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        70918      0.18%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite           64      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     39396425                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1758805                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        9920835                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           9920835                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       9920835                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          9920835                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       141621                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          141621                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       141621                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         141621                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   2664003959                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   2664003959                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   2664003959                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   2664003959                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     10062456                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      10062456                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     10062456                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     10062456                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.014074                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.014074                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.014074                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.014074                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 18810.797544                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 18810.797544                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 18810.797544                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 18810.797544                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        24468                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          127                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          738                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      33.154472                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    63.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        39111                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             39111                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        51723                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         51723                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        51723                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        51723                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        89898                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        89898                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        89898                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        89898                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1412926959                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1412926959                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1412926959                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1412926959                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.008934                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.008934                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.008934                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.008934                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 15717.001035                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 15717.001035                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 15717.001035                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 15717.001035                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  89834                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      6733810                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         6733810                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       122345                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        122345                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   2287044500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2287044500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      6856155                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      6856155                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.017845                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.017845                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 18693.403899                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 18693.403899                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        51682                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        51682                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        70663                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        70663                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1056196500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1056196500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.010307                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.010307                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 14946.952436                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 14946.952436                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3187025                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3187025                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        19276                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        19276                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    376959459                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    376959459                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3206301                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3206301                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.006012                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.006012                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 19555.896400                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 19555.896400                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           41                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           41                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        19235                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        19235                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    356730459                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    356730459                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.005999                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.005999                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 18545.903769                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 18545.903769                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20055640000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse            63.991531                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             10010733                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              89898                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             111.356571                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick            11089500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data    63.991531                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999868                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999868                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           47                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           20214810                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          20214810                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20055640000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 27245995                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               2274363                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   7837759                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                424406                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 214970                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2677215                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 53591                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               52797763                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                161600                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           27474955                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       31179138                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     5061448                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            3252679                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      10251137                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  537108                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  358                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2474                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   4176375                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                134981                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           37997493                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.438119                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.849349                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 29162273     76.75%     76.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   627441      1.65%     78.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   348802      0.92%     79.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   705947      1.86%     81.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   569813      1.50%     82.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   463277      1.22%     83.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   812538      2.14%     86.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   728040      1.92%     87.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  4579362     12.05%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             37997493                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.126185                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.777316                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        3053941                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3053941                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3053941                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3053941                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst      1122434                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total         1122434                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst      1122434                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total        1122434                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst  14443534500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total  14443534500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst  14443534500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total  14443534500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4176375                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4176375                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4176375                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4176375                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.268758                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.268758                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.268758                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.268758                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 12868.047921                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 12868.047921                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 12868.047921                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 12868.047921                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          545                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     272.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst        25590                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total         25590                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst        25590                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total        25590                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst      1096844                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total      1096844                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst      1096844                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total      1096844                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst  13233309000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total  13233309000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst  13233309000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total  13233309000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.262631                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.262631                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.262631                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.262631                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12064.896193                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12064.896193                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12064.896193                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12064.896193                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                1096779                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3053941                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3053941                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst      1122434                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total       1122434                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst  14443534500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total  14443534500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4176375                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4176375                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.268758                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.268758                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 12868.047921                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 12868.047921                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst        25590                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total        25590                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst      1096844                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total      1096844                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst  13233309000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total  13233309000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.262631                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.262631                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12064.896193                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12064.896193                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20055640000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            63.989380                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              4150784                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs            1096843                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               3.784301                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick             6847500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    63.989380                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999834                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999834                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           57                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            9449593                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           9449593                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20055640000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    214970                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1343398                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     9266                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               50814379                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  440                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 10232838                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4033870                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  6465                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      4020                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1588                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            729                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         110178                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       100901                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               211079                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 46471899                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                46240112                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  34425892                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  49657462                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.152796                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.693267                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     2302544                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3454685                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 6198                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 729                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 827571                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  427                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    561                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            6778153                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.502054                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             6.841516                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                6681011     98.57%     98.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 6162      0.09%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                78750      1.16%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1185      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  288      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  235      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  259      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  339      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  114      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  269      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                689      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1051      0.02%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1358      0.02%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3810      0.06%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                471      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                309      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                414      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                155      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                159      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                264      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 81      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 31      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 54      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                125      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 75      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 59      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 44      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 32      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 18      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 19      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              323      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              900                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              6778153                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 9159651                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 3554406                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       594                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       127                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20055640000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 4176740                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       456                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20055640000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  20055640000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 214970                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 27460531                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1783735                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1441                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   7972698                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                564118                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               52154654                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                159302                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 241338                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                  40824                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents               1                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            86652293                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   174235408                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 66260359                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   1452649                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              64083641                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 22568643                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      37                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  20                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1753485                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         84726135                       # The number of ROB reads (Count)
system.cpu.rob.writes                       101864834                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 21343836                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   39396425                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                 17740                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp              1167502                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          42548                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict            1149709                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq               19239                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp              19239                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq         1167503                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port      3290466                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       269630                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  3560096                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port     70197952                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      8256576                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  78454528                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              5644                       # Total snoops (Count)
system.l2bus.snoopTraffic                      219968                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             1192386                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000247                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.015700                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   1192092     99.98%     99.98% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       294      0.02%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               1192386                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  20055640000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           1225788500                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy          1645318392                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           134849994                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         2373355                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests      1186613                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               289                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          289                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst           1095755                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             84850                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total              1180605                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst          1095755                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            84850                       # number of overall hits (Count)
system.l2cache.overallHits::total             1180605                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1089                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            5048                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               6137                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1089                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           5048                       # number of overall misses (Count)
system.l2cache.overallMisses::total              6137                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     82218000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    371370500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     453588500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     82218000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    371370500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    453588500                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst       1096844                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         89898                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total          1186742                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst      1096844                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        89898                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total         1186742                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.000993                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.056153                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.005171                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.000993                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.056153                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.005171                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 75498.622590                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 73567.848653                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 73910.461137                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 75498.622590                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 73567.848653                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 73910.461137                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            3437                       # number of writebacks (Count)
system.l2cache.writebacks::total                 3437                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.inst             1                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.data             1                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total                2                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.inst            1                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data            1                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total               2                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst         1088                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         5047                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           6135                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1088                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         5047                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          6135                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     71257000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    320845000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    392102000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     71257000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    320845000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    392102000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.000992                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.056141                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.005170                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.000992                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.056141                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.005170                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 65493.566176                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 63571.428571                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 63912.306438                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 65493.566176                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 63571.428571                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 63912.306438                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                      5644                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          261                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          261                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data         17421                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total            17421                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         1818                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           1818                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    131331500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    131331500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data        19239                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total        19239                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.094496                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.094496                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 72239.548955                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 72239.548955                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         1818                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         1818                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    113151500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    113151500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.094496                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.094496                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 62239.548955                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 62239.548955                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst      1095755                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        67429                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total      1163184                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         1089                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         3230                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         4319                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     82218000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data    240039000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    322257000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst      1096844                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data        70659                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total      1167503                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.000993                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.045713                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.003699                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 75498.622590                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 74315.479876                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 74613.799491                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.inst            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1088                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         3229                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         4317                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     71257000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    207693500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    278950500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.000992                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.045698                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.003698                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 65493.566176                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 64321.306906                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 64616.747741                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        39111                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        39111                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        39111                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        39111                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  20055640000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse              511.713750                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 2373086                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  6156                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                385.491553                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick               31063000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     0.531687                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    83.505272                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   427.676792                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.001038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.163096                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.835306                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999441                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             119                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2               3                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3             390                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses              18992956                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses             18992956                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20055640000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      3431.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1087.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      4944.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.009134366500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          198                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          198                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               20368                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               3217                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        6134                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       3437                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      6134                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     3437                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    103                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     6                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  6134                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 3437                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    4821                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     769                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     292                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     127                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    116                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    175                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    190                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    202                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    202                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    200                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    204                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    206                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    200                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    205                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    201                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    198                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    198                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          198                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      30.429293                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     22.234425                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     58.742167                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31            161     81.31%     81.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63            25     12.63%     93.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95             7      3.54%     97.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159            1      0.51%     97.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191            2      1.01%     98.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-223            1      0.51%     99.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::736-767            1      0.51%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           198                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          198                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.212121                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.183146                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.995143                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               77     38.89%     38.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                5      2.53%     41.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              114     57.58%     98.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1      0.51%     99.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.51%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           198                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    6592                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  392576                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               219968                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              19574344.17450652                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              10967887.33742728                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   20055621000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    2095457.21                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        69568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       316416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       218112                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 3468749.937673392706                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 15776908.640163065866                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 10875344.790792016312                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1087                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         5047                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         3437                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     32432500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    141601500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 493213068500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29836.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     28056.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 143501038.26                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        69568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       323008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         392576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        69568                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        69568                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       219968                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       219968                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1087                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         5047                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            6134                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         3437                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           3437                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        3468750                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       16105594                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          19574344                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      3468750                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       3468750                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     10967887                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         10967887                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     10967887                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       3468750                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      16105594                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         30542232                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 6031                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                3408                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          347                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          344                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          327                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          212                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          153                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          168                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          151                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          741                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          882                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          726                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          632                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          145                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          198                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           81                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           68                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          105                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           88                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          682                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          676                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          684                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          478                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          444                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           43                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           54                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                60952750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              30155000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          174034000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10106.57                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28856.57                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                5124                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               3079                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            84.96                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           90.35                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1222                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   491.207856                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   308.098104                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   390.694681                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          266     21.77%     21.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          210     17.18%     38.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          111      9.08%     48.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          109      8.92%     56.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           67      5.48%     62.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           52      4.26%     66.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           41      3.36%     70.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           27      2.21%     72.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          339     27.74%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1222                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                385984                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             218112                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               19.245659                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               10.875345                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.24                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.15                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.08                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               86.91                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  20055640000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         3127320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         1635645                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       13066200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       1795680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1582698000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    473471070                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   7302653280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    9378447195                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   467.621437                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  18980716250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    669500000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    405423750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         5697720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         3001845                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       29995140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      15994080                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1582698000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    694130610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   7116834720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    9448352115                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   471.106986                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  18495634000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    669500000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    890506000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  20055640000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                4316                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          3437                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2179                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1818                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1818                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           4316                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrls.port        17884                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total        17884                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   17884                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrls.port       612544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       612544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   612544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               6134                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     6134    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 6134                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  20055640000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            12749000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           16657500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          11750                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         5616                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
