# DSP-smic180nm-SPI-Interface

For safety concern, this project won't provide PDK.

> A digital signal processing project implemented in **Cadence Virtuoso** using the **SMIC 180nm PDK**.
> Developed by **Shikai Shen** and **Zheng Zheng**.

---

## ğŸ“– Overview
This project implements the basic functionality of a **DSP48A1** chip. 
All design and simulation work was carried out in **Cadence Virtuoso** on the **SMIC 180nm technology node**.
Finished Schematic and **Layout by hand!** including DRC, LVS and PEX all passed.

The design integrates:
- âœ… 4-bit Full Adder  
- âœ… 5Ã—6 Multiplier  
- âœ… 11-bit Full Adder  
- âœ… 12-bit Register  
- âœ… SPI Communication (**Serial-In and Parallel-Out**)  

---

## ğŸ› ï¸ Tools & Technology
- **Cadence Virtuoso** (schematic capture, simulation, layout...)  
- **SMIC 180nm PDK**

---

## ğŸ“‚ Repository Structure
DSP-smic180nm-SPI-Interface/
â”œâ”€â”€ src/ # HDL / schematics / design files
â”œâ”€â”€ docs/ # documentation, block diagrams, reports
â”œâ”€â”€ tests/ # verification and testbenches
â”œâ”€â”€ scripts/ # helper scripts
â”œâ”€â”€ .gitignore
â”œâ”€â”€ README.md
â””â”€â”€ LICENSE

---

## â–¶ï¸ Features Demonstrated
- Arithmetic unit design in CMOS 180nm process  
- Register-transfer and multiplier circuits  
- SPI interface for external communication  
- Simulation and verification using industry-standard EDA tools  

---

## ğŸ‘¥ Authors
- **Shikai Shen**  
- **Zheng Zheng**
