// Seed: 3109751790
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  id_8(
      id_6
  );
  assign id_7 = -1;
endmodule
module module_1;
  assign id_1 = 1;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2
  );
  id_3(
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  if (id_7#(.id_1(1))) assign id_6 = id_1;
  else
    function id_19(input id_20);
      if (-1 | 1'b0) begin : LABEL_0
        id_10 = id_19;
        id_10 <= 1'b0;
      end else id_9 = -1'b0;
    endfunction
  wire id_21;
  logic [7:0][-1] id_22 = id_4 - 1'd0;
  wire id_23, id_24;
  wire id_25;
  final id_20 = -1;
  module_0 modCall_1 (
      id_21,
      id_9,
      id_13,
      id_2,
      id_23,
      id_13,
      id_1
  );
  timeunit 1ps;
  tri id_26, id_27;
  assign id_6 = id_13;
  assign id_6 = (id_1);
  wire id_28, id_29, id_30;
  always id_13 = id_12;
  wire id_31;
  assign id_27 = -1;
endmodule
