Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 30 12:20:30 2025
| Host         : DESKTOP-L431S8F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SecureCache_control_sets_placed.rpt
| Design       : SecureCache
| Device       : xc7s100
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             354 |          133 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------+------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | read_en_IBUF   | rst_IBUF         |                5 |             18 |
|  clk_IBUF_BUFG | cache[12][tag] | rst_IBUF         |                5 |             21 |
|  clk_IBUF_BUFG | cache[4][tag]  | rst_IBUF         |                7 |             21 |
|  clk_IBUF_BUFG | cache[0][tag]  | rst_IBUF         |                7 |             21 |
|  clk_IBUF_BUFG | cache[9][tag]  | rst_IBUF         |                8 |             21 |
|  clk_IBUF_BUFG | cache[7][tag]  | rst_IBUF         |                9 |             21 |
|  clk_IBUF_BUFG | cache[3][tag]  | rst_IBUF         |               10 |             21 |
|  clk_IBUF_BUFG | cache[8][tag]  | rst_IBUF         |               11 |             21 |
|  clk_IBUF_BUFG | cache[2][tag]  | rst_IBUF         |               11 |             21 |
|  clk_IBUF_BUFG | cache[10][tag] | rst_IBUF         |               10 |             21 |
|  clk_IBUF_BUFG | cache[11][tag] | rst_IBUF         |                8 |             21 |
|  clk_IBUF_BUFG | cache[5][tag]  | rst_IBUF         |               12 |             21 |
|  clk_IBUF_BUFG | cache[14][tag] | rst_IBUF         |                3 |             21 |
|  clk_IBUF_BUFG | cache[13][tag] | rst_IBUF         |                5 |             21 |
|  clk_IBUF_BUFG | cache[6][tag]  | rst_IBUF         |                9 |             21 |
|  clk_IBUF_BUFG | cache[15][tag] | rst_IBUF         |                6 |             21 |
|  clk_IBUF_BUFG | cache[1][tag]  | rst_IBUF         |                7 |             21 |
+----------------+----------------+------------------+------------------+----------------+


