// Seed: 1378124804
module module_0 (
    input id_0,
    input logic id_1,
    output logic id_2
);
  logic id_3, id_4;
  always @(1 or negedge id_3 | 1'b0);
  assign id_2 = id_3;
endmodule
