// Seed: 2930282140
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    output tri id_2,
    input supply1 id_3,
    input supply0 id_4
);
  assign id_2 = id_3;
  wire id_6;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    input  uwire id_2,
    output uwire id_3,
    input  wor   id_4
);
  logic [7:0] id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_1,
      id_0
  );
  assign modCall_1.type_3 = 0;
  initial
    if (1)
      #1
        if (1) begin : LABEL_0
          id_6[1] <= id_4 - id_0;
        end
  wire id_8;
endmodule
