// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1881\sampleModel1881_3_sub\Mysubsystem_15.v
// Created: 2024-08-15 03:36:23
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_15
// Source Path: sampleModel1881_3_sub/Subsystem/Mysubsystem_15
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_15
          (In1,
           Out1);


  input   [7:0] In1;  // uint8
  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk131_out1;  // uint8


  cfblk131 u_cfblk131 (.In1(In1),  // uint8
                       .Out1(cfblk131_out1)  // uint8
                       );

  assign Out1 = cfblk131_out1;

endmodule  // Mysubsystem_15

