INFO: [HLS 200-10] Running '/home/tyrian/xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tyrian' on host 'Neuromancer' (Linux_x86_64 version 4.15.0-42-generic) on Wed Dec 12 12:37:47 EST 2018
INFO: [HLS 200-10] On os Ubuntu 18.04.1 LTS
INFO: [HLS 200-10] In directory '/home/tyrian/nnproject'
INFO: [HLS 200-10] Opening project '/home/tyrian/nnproject/hls8BitFloatMod'.
INFO: [HLS 200-10] Opening solution '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tyrian/xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'lenetSynthMatlab_ap_fadd_2_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lenetSynthMatlab_ap_fadd_2_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lenetSynthMatlab_ap_fadd_2_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'lenetSynthMatlab_ap_fcmp_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lenetSynthMatlab_ap_fcmp_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lenetSynthMatlab_ap_fcmp_0_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'lenetSynthMatlab_ap_fmul_0_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lenetSynthMatlab_ap_fmul_0_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lenetSynthMatlab_ap_fmul_0_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'lenetSynthMatlab_ap_uitofp_1_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lenetSynthMatlab_ap_uitofp_1_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lenetSynthMatlab_ap_uitofp_1_no_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tyrian/xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Dec 12 12:38:03 2018...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tyrian/xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'lenetSynthMatlab_ap_uitofp_1_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lenetSynthMatlab_ap_uitofp_1_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lenetSynthMatlab_ap_uitofp_1_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'lenetSynthMatlab_ap_fmul_0_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lenetSynthMatlab_ap_fmul_0_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lenetSynthMatlab_ap_fmul_0_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'lenetSynthMatlab_ap_fcmp_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lenetSynthMatlab_ap_fcmp_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lenetSynthMatlab_ap_fcmp_0_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'lenetSynthMatlab_ap_fadd_2_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lenetSynthMatlab_ap_fadd_2_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lenetSynthMatlab_ap_fadd_2_full_dsp_32'...
[Wed Dec 12 12:38:21 2018] Launched synth_1...
Run output will be captured here: /home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.runs/synth_1/runme.log
[Wed Dec 12 12:38:21 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log lenetSynthMatlab.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lenetSynthMatlab.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source lenetSynthMatlab.tcl -notrace
Command: synth_design -top lenetSynthMatlab -part xc7a100tcsg324-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7743 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1346.570 ; gain = 87.883 ; free physical = 2679 ; free virtual = 4697
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:310]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:313]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:347]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:349]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:351]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:353]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:355]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:358]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:360]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:362]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:364]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:366]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:368]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:370]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:374]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:382]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:394]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:400]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:413]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:421]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:423]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:425]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:428]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:433]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:437]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:442]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:446]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:454]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:461]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:467]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:470]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:482]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:495]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:502]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:515]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:519]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:525]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:529]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:536]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:540]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:551]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:562]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:569]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:573]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:577]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:582]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:586]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:593]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:600]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:606]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:610]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:619]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:632]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:636]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:647]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:651]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:655]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:664]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:673]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:680]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:684]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:688]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:693]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:695]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:699]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:706]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:715]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:720]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:723]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:727]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:736]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:741]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:744]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:874]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:878]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:888]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:897]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:900]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:906]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:911]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:919]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:927]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:930]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:934]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:941]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:946]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:949]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:954]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:960]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:963]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:966]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:968]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:971]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:973]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:976]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:1014]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:1017]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:1020]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:1024]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_cud' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_cud.vhd:74' bound to instance 'biasConv1_U' of component 'lenetSynthMatlab_cud' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:1865]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_cud' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_cud.vhd:87]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_cud_rom' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_cud.vhd:12' bound to instance 'lenetSynthMatlab_cud_rom_U' of component 'lenetSynthMatlab_cud_rom' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_cud.vhd:99]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_cud_rom' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_cud.vhd:27]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_cud_rom' (1#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_cud.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_cud' (2#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_cud.vhd:87]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 150 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_dEe' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_dEe.vhd:214' bound to instance 'weightsConv1_U' of component 'lenetSynthMatlab_dEe' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:1877]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_dEe' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_dEe.vhd:227]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 150 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_dEe_rom' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_dEe.vhd:12' bound to instance 'lenetSynthMatlab_dEe_rom_U' of component 'lenetSynthMatlab_dEe_rom' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_dEe.vhd:239]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_dEe_rom' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_dEe.vhd:27]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 150 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_dEe_rom' (3#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_dEe.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_dEe' (4#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_dEe.vhd:227]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_eOg' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_eOg.vhd:84' bound to instance 'biasConv2_U' of component 'lenetSynthMatlab_eOg' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:1889]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_eOg' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_eOg.vhd:97]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_eOg_rom' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_eOg.vhd:12' bound to instance 'lenetSynthMatlab_eOg_rom_U' of component 'lenetSynthMatlab_eOg_rom' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_eOg.vhd:109]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_eOg_rom' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_eOg.vhd:27]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_eOg_rom' (5#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_eOg.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_eOg' (6#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_eOg.vhd:97]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2400 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_fYi' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_fYi.vhd:2464' bound to instance 'weightsConv2_U' of component 'lenetSynthMatlab_fYi' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:1901]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_fYi' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_fYi.vhd:2477]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2400 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_fYi_rom' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_fYi.vhd:12' bound to instance 'lenetSynthMatlab_fYi_rom_U' of component 'lenetSynthMatlab_fYi_rom' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_fYi.vhd:2489]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_fYi_rom' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_fYi.vhd:27]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2400 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_fYi_rom' (7#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_fYi.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_fYi' (8#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_fYi.vhd:2477]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 48000 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_g8j' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_g8j.vhd:48064' bound to instance 'weightsFC1_U' of component 'lenetSynthMatlab_g8j' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:1913]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_g8j' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_g8j.vhd:48077]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 48000 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_g8j_rom' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_g8j.vhd:12' bound to instance 'lenetSynthMatlab_g8j_rom_U' of component 'lenetSynthMatlab_g8j_rom' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_g8j.vhd:48089]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_g8j_rom' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_g8j.vhd:27]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter MEM_SIZE bound to: 48000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_g8j_rom' (9#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_g8j.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_g8j' (10#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_g8j.vhd:48077]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 120 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_hbi' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_hbi.vhd:184' bound to instance 'biasFC1_U' of component 'lenetSynthMatlab_hbi' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:1925]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_hbi' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_hbi.vhd:197]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 120 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_hbi_rom' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_hbi.vhd:12' bound to instance 'lenetSynthMatlab_hbi_rom_U' of component 'lenetSynthMatlab_hbi_rom' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_hbi.vhd:209]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_hbi_rom' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_hbi.vhd:27]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 120 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_hbi_rom' (11#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_hbi.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_hbi' (12#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_hbi.vhd:197]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10080 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ibs' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_ibs.vhd:10144' bound to instance 'weightsFC2_U' of component 'lenetSynthMatlab_ibs' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:1937]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ibs' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_ibs.vhd:10157]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10080 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ibs_rom' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_ibs.vhd:12' bound to instance 'lenetSynthMatlab_ibs_rom_U' of component 'lenetSynthMatlab_ibs_rom' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_ibs.vhd:10169]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ibs_rom' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_ibs.vhd:27]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10080 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ibs_rom' (13#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_ibs.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ibs' (14#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_ibs.vhd:10157]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 84 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_jbC' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_jbC.vhd:148' bound to instance 'biasFC2_U' of component 'lenetSynthMatlab_jbC' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:1949]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_jbC' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_jbC.vhd:161]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 84 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_jbC_rom' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_jbC.vhd:12' bound to instance 'lenetSynthMatlab_jbC_rom_U' of component 'lenetSynthMatlab_jbC_rom' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_jbC.vhd:173]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_jbC_rom' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_jbC.vhd:27]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 84 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_jbC_rom' (15#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_jbC.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_jbC' (16#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_jbC.vhd:161]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 840 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_kbM' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_kbM.vhd:904' bound to instance 'weightsFC3_U' of component 'lenetSynthMatlab_kbM' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:1961]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_kbM' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_kbM.vhd:917]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 840 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_kbM_rom' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_kbM.vhd:12' bound to instance 'lenetSynthMatlab_kbM_rom_U' of component 'lenetSynthMatlab_kbM_rom' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_kbM.vhd:929]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_kbM_rom' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_kbM.vhd:27]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 840 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_kbM_rom' (17#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_kbM.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_kbM' (18#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_kbM.vhd:917]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_lbW' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_lbW.vhd:78' bound to instance 'biasFC3_U' of component 'lenetSynthMatlab_lbW' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:1973]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_lbW' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_lbW.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_lbW_rom' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_lbW.vhd:12' bound to instance 'lenetSynthMatlab_lbW_rom_U' of component 'lenetSynthMatlab_lbW_rom' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_lbW.vhd:103]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_lbW_rom' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_lbW.vhd:27]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_lbW_rom' (19#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_lbW.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_lbW' (20#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_lbW.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1176 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_mb6' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_mb6.vhd:76' bound to instance 'pool1ActivationMap_U' of component 'lenetSynthMatlab_mb6' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:1985]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_mb6' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_mb6.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1176 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_mb6_ram' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_mb6.vhd:13' bound to instance 'lenetSynthMatlab_mb6_ram_U' of component 'lenetSynthMatlab_mb6_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_mb6.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_mb6_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_mb6.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1176 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_mb6_ram' (21#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_mb6.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_mb6' (22#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_mb6.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4704 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ncg' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_ncg.vhd:76' bound to instance 'conv1ActivationMap_U' of component 'lenetSynthMatlab_ncg' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:1999]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ncg' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_ncg.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4704 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ncg_ram' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_ncg.vhd:13' bound to instance 'lenetSynthMatlab_ncg_ram_U' of component 'lenetSynthMatlab_ncg_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_ncg.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ncg_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_ncg.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4704 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ncg_ram' (23#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_ncg.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ncg' (24#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_ncg.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4704 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ocq' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_ocq.vhd:101' bound to instance 'relu1ActivationMap_U' of component 'lenetSynthMatlab_ocq' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2013]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ocq' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_ocq.vhd:119]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4704 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ocq_ram' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_ocq.vhd:13' bound to instance 'lenetSynthMatlab_ocq_ram_U' of component 'lenetSynthMatlab_ocq_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_ocq.vhd:136]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ocq_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_ocq.vhd:34]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4704 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ocq_ram' (25#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_ocq.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ocq' (26#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_ocq.vhd:119]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_pcA' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_pcA.vhd:76' bound to instance 'fv10_U' of component 'lenetSynthMatlab_pcA' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2030]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_pcA' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_pcA.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_pcA_ram' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_pcA.vhd:13' bound to instance 'lenetSynthMatlab_pcA_ram_U' of component 'lenetSynthMatlab_pcA_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_pcA.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_pcA_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_pcA.vhd:31]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_pcA_ram' (27#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_pcA.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_pcA' (28#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_pcA.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_qcK' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_qcK.vhd:76' bound to instance 'fv11_U' of component 'lenetSynthMatlab_qcK' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2044]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_qcK' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_qcK.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_qcK_ram' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_qcK.vhd:13' bound to instance 'lenetSynthMatlab_qcK_ram_U' of component 'lenetSynthMatlab_qcK_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_qcK.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_qcK_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_qcK.vhd:31]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_qcK_ram' (29#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_qcK.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_qcK' (30#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_qcK.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_rcU' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_rcU.vhd:76' bound to instance 'pool2ActivationMap_U' of component 'lenetSynthMatlab_rcU' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2058]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_rcU' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_rcU.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_rcU_ram' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_rcU.vhd:13' bound to instance 'lenetSynthMatlab_rcU_ram_U' of component 'lenetSynthMatlab_rcU_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_rcU.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_rcU_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_rcU.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 400 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_rcU_ram' (31#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_rcU.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_rcU' (32#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_rcU.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_sc4' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_sc4.vhd:76' bound to instance 'conv2ActivationMap_U' of component 'lenetSynthMatlab_sc4' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2072]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_sc4' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_sc4.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_sc4_ram' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_sc4.vhd:13' bound to instance 'lenetSynthMatlab_sc4_ram_U' of component 'lenetSynthMatlab_sc4_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_sc4.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_sc4_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_sc4.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1600 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_sc4_ram' (33#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_sc4.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_sc4' (34#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_sc4.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_tde' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_tde.vhd:101' bound to instance 'relu2ActivationMap_U' of component 'lenetSynthMatlab_tde' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2086]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_tde' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_tde.vhd:119]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_tde_ram' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_tde.vhd:13' bound to instance 'lenetSynthMatlab_tde_ram_U' of component 'lenetSynthMatlab_tde_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_tde.vhd:136]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_tde_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_tde.vhd:34]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1600 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_tde_ram' (35#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_tde.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_tde' (36#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_tde.vhd:119]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 150 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_udo' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_udo.vhd:76' bound to instance 'fv12_U' of component 'lenetSynthMatlab_udo' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2103]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_udo' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_udo.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 150 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_udo_ram' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_udo.vhd:13' bound to instance 'lenetSynthMatlab_udo_ram_U' of component 'lenetSynthMatlab_udo_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_udo.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_udo_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_udo.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 150 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_udo_ram' (37#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_udo.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_udo' (38#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_udo.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_vdy' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_vdy.vhd:76' bound to instance 'fv13_U' of component 'lenetSynthMatlab_vdy' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2117]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_vdy' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_vdy.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_vdy_ram' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_vdy.vhd:13' bound to instance 'lenetSynthMatlab_vdy_ram_U' of component 'lenetSynthMatlab_vdy_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_vdy.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_vdy_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_vdy.vhd:31]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_vdy_ram' (39#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_vdy.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_vdy' (40#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_vdy.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_wdI' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_wdI.vhd:76' bound to instance 'fv14_U' of component 'lenetSynthMatlab_wdI' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2131]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_wdI' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_wdI.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_wdI_ram' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_wdI.vhd:13' bound to instance 'lenetSynthMatlab_wdI_ram_U' of component 'lenetSynthMatlab_wdI_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_wdI.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_wdI_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_wdI.vhd:31]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_wdI_ram' (41#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_wdI.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_wdI' (42#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_wdI.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_rcU' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_rcU.vhd:76' bound to instance 'b_pool2ActivationMap_U' of component 'lenetSynthMatlab_rcU' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2145]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 80 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_yd2' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_yd2.vhd:76' bound to instance 'fv15_U' of component 'lenetSynthMatlab_yd2' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2159]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_yd2' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_yd2.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 80 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_yd2_ram' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_yd2.vhd:13' bound to instance 'lenetSynthMatlab_yd2_ram_U' of component 'lenetSynthMatlab_yd2_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_yd2.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_yd2_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_yd2.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 80 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_yd2_ram' (43#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_yd2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_yd2' (44#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_yd2.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 120 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_zec' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_zec.vhd:76' bound to instance 'fc1ActivationMap_U' of component 'lenetSynthMatlab_zec' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2173]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_zec' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_zec.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 120 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_zec_ram' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_zec.vhd:13' bound to instance 'lenetSynthMatlab_zec_ram_U' of component 'lenetSynthMatlab_zec_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_zec.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_zec_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_zec.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 120 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_zec_ram' (45#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_zec.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_zec' (46#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_zec.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_Aem' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_Aem.vhd:76' bound to instance 'fv16_U' of component 'lenetSynthMatlab_Aem' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2187]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_Aem' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_Aem.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_Aem_ram' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_Aem.vhd:13' bound to instance 'lenetSynthMatlab_Aem_ram_U' of component 'lenetSynthMatlab_Aem_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_Aem.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_Aem_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_Aem.vhd:31]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_Aem_ram' (47#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_Aem.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_Aem' (48#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_Aem.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 120 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_zec' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_zec.vhd:76' bound to instance 'relu3ActivationMap_U' of component 'lenetSynthMatlab_zec' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2201]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 84 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_CeG' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_CeG.vhd:76' bound to instance 'd_relu3ActivationMap_U' of component 'lenetSynthMatlab_CeG' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2215]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_CeG' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_CeG.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 84 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_CeG_ram' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_CeG.vhd:13' bound to instance 'lenetSynthMatlab_CeG_ram_U' of component 'lenetSynthMatlab_CeG_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_CeG.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_CeG_ram' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_CeG.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 84 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_CeG_ram' (49#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_CeG.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_CeG' (50#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_CeG.vhd:91]
INFO: [Synth 8-3491] module 'c_sum' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/c_sum.vhd:12' bound to instance 'grp_c_sum_fu_1398' of component 'c_sum' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2229]
INFO: [Synth 8-638] synthesizing module 'c_sum' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/c_sum.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_bkb' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_bkb.vhd:11' bound to instance 'lenetSynthMatlab_bkb_U5' of component 'lenetSynthMatlab_bkb' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/c_sum.vhd:166]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_bkb' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_bkb.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ap_fadd_2_full_dsp_32' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fadd_2_full_dsp_32/synth/lenetSynthMatlab_ap_fadd_2_full_dsp_32.vhd:59' bound to instance 'lenetSynthMatlab_ap_fadd_2_full_dsp_32_u' of component 'lenetSynthMatlab_ap_fadd_2_full_dsp_32' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_bkb.vhd:59]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ap_fadd_2_full_dsp_32' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fadd_2_full_dsp_32/synth/lenetSynthMatlab_ap_fadd_2_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fcmp_0_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fadd_2_full_dsp_32/synth/lenetSynthMatlab_ap_fadd_2_full_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ap_fadd_2_full_dsp_32' (68#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fadd_2_full_dsp_32/synth/lenetSynthMatlab_ap_fadd_2_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_bkb' (69#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_bkb.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'c_sum' (70#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/c_sum.vhd:31]
INFO: [Synth 8-3491] module 'f_sum' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/f_sum.vhd:12' bound to instance 'grp_f_sum_fu_1404' of component 'f_sum' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2246]
INFO: [Synth 8-638] synthesizing module 'f_sum' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/f_sum.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_bkb' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_bkb.vhd:11' bound to instance 'lenetSynthMatlab_bkb_U11' of component 'lenetSynthMatlab_bkb' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/f_sum.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'f_sum' (71#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/f_sum.vhd:31]
INFO: [Synth 8-3491] module 'd_sum' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/d_sum.vhd:12' bound to instance 'grp_d_sum_fu_1410' of component 'd_sum' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2263]
INFO: [Synth 8-638] synthesizing module 'd_sum' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/d_sum.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_bkb' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_bkb.vhd:11' bound to instance 'lenetSynthMatlab_bkb_U8' of component 'lenetSynthMatlab_bkb' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/d_sum.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'd_sum' (72#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/d_sum.vhd:31]
INFO: [Synth 8-3491] module 'g_sum' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/g_sum.vhd:12' bound to instance 'grp_g_sum_fu_1416' of component 'g_sum' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2280]
INFO: [Synth 8-638] synthesizing module 'g_sum' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/g_sum.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_bkb' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_bkb.vhd:11' bound to instance 'lenetSynthMatlab_bkb_U14' of component 'lenetSynthMatlab_bkb' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/g_sum.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'g_sum' (73#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/g_sum.vhd:31]
INFO: [Synth 8-3491] module 'sum' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/sum.vhd:12' bound to instance 'grp_sum_fu_1422' of component 'sum' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2297]
INFO: [Synth 8-638] synthesizing module 'sum' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/sum.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_bkb' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_bkb.vhd:11' bound to instance 'lenetSynthMatlab_bkb_U1' of component 'lenetSynthMatlab_bkb' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/sum.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sum' (74#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/sum.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_bkb' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_bkb.vhd:11' bound to instance 'lenetSynthMatlab_bkb_U17' of component 'lenetSynthMatlab_bkb' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2314]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_DeQ' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_DeQ.vhd:11' bound to instance 'lenetSynthMatlab_DeQ_U18' of component 'lenetSynthMatlab_DeQ' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2329]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_DeQ' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_DeQ.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ap_fmul_0_max_dsp_32' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fmul_0_max_dsp_32/synth/lenetSynthMatlab_ap_fmul_0_max_dsp_32.vhd:59' bound to instance 'lenetSynthMatlab_ap_fmul_0_max_dsp_32_u' of component 'lenetSynthMatlab_ap_fmul_0_max_dsp_32' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_DeQ.vhd:47]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ap_fmul_0_max_dsp_32' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fmul_0_max_dsp_32/synth/lenetSynthMatlab_ap_fmul_0_max_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fcmp_0_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fmul_0_max_dsp_32/synth/lenetSynthMatlab_ap_fmul_0_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ap_fmul_0_max_dsp_32' (82#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fmul_0_max_dsp_32/synth/lenetSynthMatlab_ap_fmul_0_max_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_DeQ' (83#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_DeQ.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_Ee0' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_Ee0.vhd:11' bound to instance 'lenetSynthMatlab_Ee0_U19' of component 'lenetSynthMatlab_Ee0' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_Ee0' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_Ee0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ap_uitofp_1_no_dsp_32' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.srcs/sources_1/ip/lenetSynthMatlab_ap_uitofp_1_no_dsp_32/synth/lenetSynthMatlab_ap_uitofp_1_no_dsp_32.vhd:59' bound to instance 'lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u' of component 'lenetSynthMatlab_ap_uitofp_1_no_dsp_32' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_Ee0.vhd:52]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ap_uitofp_1_no_dsp_32' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.srcs/sources_1/ip/lenetSynthMatlab_ap_uitofp_1_no_dsp_32/synth/lenetSynthMatlab_ap_uitofp_1_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fcmp_0_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.srcs/sources_1/ip/lenetSynthMatlab_ap_uitofp_1_no_dsp_32/synth/lenetSynthMatlab_ap_uitofp_1_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ap_uitofp_1_no_dsp_32' (92#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.srcs/sources_1/ip/lenetSynthMatlab_ap_uitofp_1_no_dsp_32/synth/lenetSynthMatlab_ap_uitofp_1_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_Ee0' (93#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_Ee0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_Ffa' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_Ffa.vhd:11' bound to instance 'lenetSynthMatlab_Ffa_U20' of component 'lenetSynthMatlab_Ffa' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2354]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_Ffa' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_Ffa.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ap_fcmp_0_no_dsp_32' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fcmp_0_no_dsp_32/synth/lenetSynthMatlab_ap_fcmp_0_no_dsp_32.vhd:59' bound to instance 'lenetSynthMatlab_ap_fcmp_0_no_dsp_32_u' of component 'lenetSynthMatlab_ap_fcmp_0_no_dsp_32' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_Ffa.vhd:69]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ap_fcmp_0_no_dsp_32' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fcmp_0_no_dsp_32/synth/lenetSynthMatlab_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fcmp_0_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fcmp_0_no_dsp_32/synth/lenetSynthMatlab_ap_fcmp_0_no_dsp_32.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ap_fcmp_0_no_dsp_32' (97#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fcmp_0_no_dsp_32/synth/lenetSynthMatlab_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_Ffa' (98#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_Ffa.vhd:27]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_maxval_7_fu_3594_p3_reg' and it is trimmed from '12' to '11' bits. [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:4325]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab' (99#1) [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:30]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized3 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized2 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_operation_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_operation_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_operation_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_operation_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port m_axis_result_tready
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1536.391 ; gain = 277.703 ; free physical = 2605 ; free virtual = 4628
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1536.391 ; gain = 277.703 ; free physical = 2619 ; free virtual = 4643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1536.391 ; gain = 277.703 ; free physical = 2619 ; free virtual = 4643
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.xdc]
Finished Parsing XDC File [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.xdc]
Parsing XDC File [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  FDE => FDRE: 66 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1845.914 ; gain = 0.000 ; free physical = 2286 ; free virtual = 4310
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 1845.914 ; gain = 587.227 ; free physical = 2436 ; free virtual = 4460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 1845.914 ; gain = 587.227 ; free physical = 2436 ; free virtual = 4460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for lenetSynthMatlab_Ffa_U20/lenetSynthMatlab_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_f_sum_fu_1404/lenetSynthMatlab_bkb_U11/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_g_sum_fu_1416/lenetSynthMatlab_bkb_U14/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_sum_fu_1422/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 1845.914 ; gain = 587.227 ; free physical = 2431 ; free virtual = 4455
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_dEe.vhd:203]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_fYi.vhd:2453]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_g8j.vhd:48053]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_hbi.vhd:173]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_ibs.vhd:10133]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_jbC.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_kbM.vhd:893]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond2_fu_213_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_141_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_187_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_261_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_320_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond2_fu_187_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_141_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_165_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_fu_203_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_231_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_124_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_107_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_172_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_128_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond2_fu_111_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_156_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_130_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_109_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_168_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_131_reg_4841_reg' and it is trimmed from '12' to '11' bits. [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:3529]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_4129_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond33_fu_1515_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond32_fu_1542_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond31_fu_1558_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond30_fu_1574_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond29_fu_1634_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_fu_1735_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond28_fu_1814_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond27_fu_1826_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond26_fu_1872_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_3_fu_1969_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond25_fu_1983_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond24_fu_2015_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond23_fu_2055_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond22_fu_2083_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond21_fu_2564_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond20_fu_2581_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond19_fu_2619_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond18_fu_2635_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond17_fu_2719_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond16_fu_2835_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i1_fu_2945_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond15_fu_2988_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond14_fu_3026_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond13_fu_3050_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_fu_3143_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond12_fu_3161_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond11_fu_3179_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond10_fu_3245_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond9_fu_3257_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond8_fu_3727_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_3745_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond6_fu_3783_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond5_fu_3837_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_i2_fu_3952_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond4_fu_3974_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_4042_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_4092_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_4149_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs5_fu_3099_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs5_fu_3105_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_1931_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs_fu_1925_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs2_fu_2503_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs2_fu_2497_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_2485_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs1_fu_2479_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs7_fu_3666_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs7_fu_3672_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs8_fu_3684_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs8_fu_3690_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs6_fu_4015_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs6_fu_4009_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs3_fu_2356_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs3_fu_2362_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs4_fu_2380_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs4_fu_2374_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs9_fu_3546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs9_fu_3552_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs10_fu_3570_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs10_fu_3564_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_fu_4129_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond33_fu_1515_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond32_fu_1542_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond31_fu_1558_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond30_fu_1574_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond29_fu_1634_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_fu_1735_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond28_fu_1814_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond27_fu_1826_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond26_fu_1872_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_3_fu_1969_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond25_fu_1983_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond24_fu_2015_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond23_fu_2055_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond22_fu_2083_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond21_fu_2564_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond20_fu_2581_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond19_fu_2619_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond18_fu_2635_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond17_fu_2719_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond16_fu_2835_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i1_fu_2945_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond15_fu_2988_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond14_fu_3026_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond13_fu_3050_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_fu_3143_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond12_fu_3161_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond11_fu_3179_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond10_fu_3245_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond9_fu_3257_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond8_fu_3727_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_3745_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond6_fu_3783_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond5_fu_3837_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_i2_fu_3952_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond4_fu_3974_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_4042_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_4092_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_4149_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs5_fu_3099_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs5_fu_3105_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_1931_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs_fu_1925_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs2_fu_2503_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs2_fu_2497_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_2485_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs1_fu_2479_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs7_fu_3666_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs7_fu_3672_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs8_fu_3684_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs8_fu_3690_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs6_fu_4015_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs6_fu_4009_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs3_fu_2356_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs3_fu_2362_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs4_fu_2380_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs4_fu_2374_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs9_fu_3546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs9_fu_3552_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs10_fu_3570_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs10_fu_3564_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:52 . Memory (MB): peak = 1845.914 ; gain = 587.227 ; free physical = 2394 ; free virtual = 4423
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_ap_fadd_2_full_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenetSynthMatlab_ap_fadd_2_full_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_ap_fadd_2_full_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenetSynthMatlab_ap_fadd_2_full_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_ap_fadd_2_full_dsp_32:/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'lenetSynthMatlab_ap_fadd_2_full_dsp_32:/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenetSynthMatlab_DeQ_U18/lenetSynthMatlab_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized16) to 'lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].DIST_OVER_DEL' (delay__parameterized0) to 'lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].DIST_OVER_DEL' (delay__parameterized0) to 'lenetSynthMatlab_Ee0_U19/lenetSynthMatlab_ap_uitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[2].DIST_OVER_DEL'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_Ffa_U20/lenetSynthMatlab_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenetSynthMatlab_Ffa_U20/lenetSynthMatlab_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_Ffa_U20/lenetSynthMatlab_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenetSynthMatlab_Ffa_U20/lenetSynthMatlab_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_Ffa_U20/lenetSynthMatlab_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenetSynthMatlab_Ffa_U20/lenetSynthMatlab_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_Ffa_U20/lenetSynthMatlab_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenetSynthMatlab_Ffa_U20/lenetSynthMatlab_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_14_reg_4335_reg' and it is trimmed from '14' to '13' bits. [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:3554]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_139_reg_4851_reg' and it is trimmed from '32' to '9' bits. [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:3538]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_27_reg_4287_reg' and it is trimmed from '9' to '8' bits. [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:3563]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_6_reg_4529_reg' and it is trimmed from '32' to '11' bits. [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:3397]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-6014] Unused sequential element weightsConv2_U/lenetSynthMatlab_fYi_rom_U/q0_reg was removed.  [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_fYi.vhd:2453]
WARNING: [Synth 8-6014] Unused sequential element weightsFC2_U/lenetSynthMatlab_ibs_rom_U/q0_reg was removed.  [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_ibs.vhd:10133]
WARNING: [Synth 8-6014] Unused sequential element biasFC2_U/lenetSynthMatlab_jbC_rom_U/q0_reg was removed.  [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_jbC.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element weightsFC3_U/lenetSynthMatlab_kbM_rom_U/q0_reg was removed.  [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab_kbM.vhd:893]
WARNING: [Synth 8-6014] Unused sequential element tmp_27_reg_4287_reg was removed.  [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:3563]
WARNING: [Synth 8-6014] Unused sequential element f_4_reg_1229_reg_rep was removed.  [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:2665]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_6_reg_4529_reg was removed.  [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.vhd:3397]
INFO: [Synth 8-3886] merging instance 'next_mul_reg_4215_reg[0]' (FDE) to 'phi_mul_cast_reg_4210_reg[0]'
INFO: [Synth 8-3886] merging instance 'next_mul_reg_4215_reg[1]' (FDE) to 'phi_mul_cast_reg_4210_reg[1]'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_4350_reg[0]' (FDE) to 'phi_mul2_cast_reg_4345_reg[0]'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_4350_reg[1]' (FDE) to 'phi_mul2_cast_reg_4345_reg[1]'
INFO: [Synth 8-3886] merging instance 'next_mul5_reg_4452_reg[0]' (FDE) to 'phi_mul4_cast_reg_4447_reg[0]'
INFO: [Synth 8-3886] merging instance 'next_mul5_reg_4452_reg[1]' (FDE) to 'phi_mul4_cast_reg_4447_reg[1]'
INFO: [Synth 8-3886] merging instance 'next_mul5_reg_4452_reg[2]' (FDE) to 'phi_mul4_cast_reg_4447_reg[2]'
INFO: [Synth 8-3886] merging instance 'f_cast_reg_4182_reg[0]' (FDE) to 'f_cast1_reg_4187_reg[0]'
INFO: [Synth 8-3886] merging instance 'f_cast_reg_4182_reg[1]' (FDE) to 'f_cast1_reg_4187_reg[1]'
INFO: [Synth 8-3886] merging instance 'f_cast_reg_4182_reg[2]' (FDE) to 'f_cast1_reg_4187_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_21_reg_4465_reg[3] )
INFO: [Synth 8-3886] merging instance 'tmp_131_reg_4841_reg[0]' (FDE) to 'tmp_121_reg_4831_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_131_reg_4841_reg[1]' (FDE) to 'tmp_121_reg_4831_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_131_reg_4841_reg[2]' (FDE) to 'tmp_121_reg_4831_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_131_reg_4841_reg[3]' (FDE) to 'tmp_121_reg_4831_reg[3]'
INFO: [Synth 8-3886] merging instance 'p_shl37_cast_reg_4797_reg[6]' (FDE) to 'p_shl36_cast_reg_4792_reg[8]'
INFO: [Synth 8-3886] merging instance 'p_shl37_cast_reg_4797_reg[7]' (FDE) to 'p_shl36_cast_reg_4792_reg[9]'
INFO: [Synth 8-3886] merging instance 'p_shl36_cast_reg_4792_reg[8]' (FDE) to 'p_shl35_cast_reg_4787_reg[6]'
INFO: [Synth 8-3886] merging instance 'p_shl37_cast_reg_4797_reg[8]' (FDE) to 'p_shl36_cast_reg_4792_reg[10]'
INFO: [Synth 8-3886] merging instance 'p_shl36_cast_reg_4792_reg[9]' (FDE) to 'p_shl35_cast_reg_4787_reg[7]'
INFO: [Synth 8-3886] merging instance 'p_shl36_cast_reg_4792_reg[10]' (FDE) to 'p_shl35_cast_reg_4787_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_18_reg_4264_reg[1]' (FDE) to 'p_shl6_reg_4259_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_48_reg_4769_reg[4]' (FDE) to 'tmp_48_reg_4769_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_48_reg_4769_reg[7] )
INFO: [Synth 8-3886] merging instance 'tmp_76_reg_4596_reg[1]' (FDE) to 'tmp_79_reg_4601_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_88_reg_4619_reg[1]' (FDE) to 'tmp_89_reg_4624_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/tmp_cast_reg_405_reg[3]' (FDE) to 'grp_c_sum_fu_1398/tmp_cast_reg_405_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/tmp_cast_reg_405_reg[8]' (FDE) to 'grp_c_sum_fu_1398/tmp_cast_reg_405_reg[7]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[8]' (FDE) to 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[9]' (FDE) to 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[10]' (FDE) to 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[11]' (FDE) to 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[12]' (FDE) to 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[13]' (FDE) to 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[14]' (FDE) to 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[15]' (FDE) to 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[16]' (FDE) to 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[17]' (FDE) to 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[18]' (FDE) to 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[19]' (FDE) to 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[20]' (FDE) to 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[21]' (FDE) to 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[22]' (FDE) to 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[23]' (FDE) to 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[24]' (FDE) to 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[25]' (FDE) to 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[26]' (FDE) to 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[27]' (FDE) to 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[28]' (FDE) to 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[29]' (FDE) to 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[30]' (FDE) to 'lenetSynthMatlab_Ee0_U19/din0_buf1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lenetSynthMatlab_Ee0_U19/\din0_buf1_reg[31] )
INFO: [Synth 8-3886] merging instance 'tmp_5_cast_reg_4437_reg[2]' (FDE) to 'tmp_5_cast_reg_4437_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_5_cast_reg_4437_reg[5]' (FDE) to 'tmp_5_cast_reg_4437_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_5_cast_reg_4437_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_5_cast_reg_4437_reg[7] )
INFO: [Synth 8-3886] merging instance 'tmp_109_reg_4900_reg[7]' (FDE) to 'tmp_96_reg_4895_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_f_sum_fu_1404/tmp_162_cast_reg_353_reg[4]' (FDE) to 'grp_f_sum_fu_1404/tmp_159_reg_348_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_f_sum_fu_1404/tmp_162_cast_reg_353_reg[5]' (FDE) to 'grp_f_sum_fu_1404/tmp_159_reg_348_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_f_sum_fu_1404/tmp_162_cast_reg_353_reg[6]' (FDE) to 'grp_f_sum_fu_1404/tmp_159_reg_348_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lenetSynthMatlab_Ee0_U19/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c_sum_fu_1398/\lenetSynthMatlab_bkb_U5/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_f_sum_fu_1404/\lenetSynthMatlab_bkb_U11/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'biasConv1_U/lenetSynthMatlab_cud_rom_U/q0_reg[28]' (FDE) to 'biasConv1_U/lenetSynthMatlab_cud_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'biasConv2_U/lenetSynthMatlab_eOg_rom_U/q0_reg[28]' (FDE) to 'biasConv2_U/lenetSynthMatlab_eOg_rom_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasConv2_U/lenetSynthMatlab_eOg_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasConv1_U/lenetSynthMatlab_cud_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasConv2_U/lenetSynthMatlab_eOg_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_sum_fu_1422/\lenetSynthMatlab_bkb_U1/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_d_sum_fu_1410/\lenetSynthMatlab_bkb_U8/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_g_sum_fu_1416/\lenetSynthMatlab_bkb_U14/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'biasFC3_U/lenetSynthMatlab_lbW_rom_U/q0_reg[27]' (FDE) to 'biasFC3_U/lenetSynthMatlab_lbW_rom_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'biasConv1_load_reg_4205_reg[28]' (FDE) to 'biasConv1_load_reg_4205_reg[29]'
INFO: [Synth 8-3886] merging instance 'biasConv2_load_reg_4557_reg[28]' (FDE) to 'biasConv2_load_reg_4557_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasFC3_U/lenetSynthMatlab_lbW_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lenetSynthMatlab_bkb_U17/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasConv2_load_reg_4557_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasConv1_load_reg_4205_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasConv2_load_reg_4557_reg[30] )
WARNING: [Synth 8-3332] Sequential element (tmp1_reg_423_reg[8]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[31]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[30]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[29]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[28]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[27]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[26]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[25]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[24]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[23]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[22]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[21]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[20]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[19]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[18]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[17]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[16]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[15]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[14]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[13]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[12]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[11]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[10]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[9]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[8]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[7]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[6]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_170_reg_387_reg[5]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_171_reg_418_reg[6]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_171_reg_418_reg[5]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/ce_r_reg) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[31]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[30]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[29]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[28]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[27]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[26]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[25]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[24]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[23]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[22]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[21]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[20]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[19]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[18]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[17]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[16]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[15]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[14]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[13]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[12]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[11]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[10]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[9]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[8]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[7]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[6]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[5]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[4]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[3]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[2]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[1]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[0]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/ce_r_reg) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[31]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[30]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[29]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[28]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[27]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[26]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[25]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[24]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[23]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[22]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[21]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[20]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[19]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[18]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[17]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[16]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[15]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[14]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[13]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[12]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[11]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[10]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[9]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[8]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[7]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[6]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[5]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[4]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[3]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[2]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[1]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[0]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_235_reg[5]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/ce_r_reg) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[31]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[30]) is unused and will be removed from module d_sum.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'tmp_76_reg_4596_reg[2]' (FDE) to 'tmp_79_reg_4601_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_76_reg_4596_reg[3]' (FDE) to 'tmp_79_reg_4601_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_76_reg_4596_reg[4]' (FDE) to 'tmp_79_reg_4601_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_76_reg_4596_reg[5]' (FDE) to 'tmp_79_reg_4601_reg[9]'
INFO: [Synth 8-3886] merging instance 'tmp_88_reg_4619_reg[5]' (FDE) to 'tmp_89_reg_4624_reg[9]'
INFO: [Synth 8-3886] merging instance 'tmp_88_reg_4619_reg[4]' (FDE) to 'tmp_89_reg_4624_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_88_reg_4619_reg[3]' (FDE) to 'tmp_89_reg_4624_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_88_reg_4619_reg[2]' (FDE) to 'tmp_89_reg_4624_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_88_reg_4619_reg[6]' (FDE) to 'tmp_89_reg_4624_reg[10]'
INFO: [Synth 8-3886] merging instance 'tmp_76_reg_4596_reg[6]' (FDE) to 'tmp_79_reg_4601_reg[10]'
INFO: [Synth 8-3886] merging instance 'tmp_76_reg_4596_reg[7]' (FDE) to 'tmp_79_reg_4601_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c_sum_fu_1398/\tmp_cast_reg_405_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c_sum_fu_1398/\tmp_reg_374_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:39 . Memory (MB): peak = 1845.914 ; gain = 587.227 ; free physical = 2352 ; free virtual = 4397
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/weightsFC1_U/lenetSynthMatlab_g8j_rom_U/q0_reg_1_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/relu1ActivationMap_U/lenetSynthMatlab_ocq_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/relu1ActivationMap_U/lenetSynthMatlab_ocq_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/relu1ActivationMap_U/lenetSynthMatlab_ocq_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/relu1ActivationMap_U/lenetSynthMatlab_ocq_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/relu1ActivationMap_U/lenetSynthMatlab_ocq_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/relu1ActivationMap_U/lenetSynthMatlab_ocq_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/relu1ActivationMap_U/lenetSynthMatlab_ocq_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/relu1ActivationMap_U/lenetSynthMatlab_ocq_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/relu1ActivationMap_U/lenetSynthMatlab_ocq_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/relu1ActivationMap_U/lenetSynthMatlab_ocq_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/relu1ActivationMap_U/lenetSynthMatlab_ocq_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/relu1ActivationMap_U/lenetSynthMatlab_ocq_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/relu1ActivationMap_U/lenetSynthMatlab_ocq_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/relu1ActivationMap_U/lenetSynthMatlab_ocq_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/relu1ActivationMap_U/lenetSynthMatlab_ocq_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/relu1ActivationMap_U/lenetSynthMatlab_ocq_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7/conv2ActivationMap_U/lenetSynthMatlab_sc4_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7/conv2ActivationMap_U/lenetSynthMatlab_sc4_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_9/relu2ActivationMap_U/lenetSynthMatlab_tde_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_9/relu2ActivationMap_U/lenetSynthMatlab_tde_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_9/relu2ActivationMap_U/lenetSynthMatlab_tde_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_9/relu2ActivationMap_U/lenetSynthMatlab_tde_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_10/fv12_U/lenetSynthMatlab_udo_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_10/fv12_U/lenetSynthMatlab_udo_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_11/b_pool2ActivationMap_U/lenetSynthMatlab_rcU_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_11/b_pool2ActivationMap_U/lenetSynthMatlab_rcU_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_12/fv15_U/lenetSynthMatlab_yd2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_12/fv15_U/lenetSynthMatlab_yd2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_14/fc1ActivationMap_U/lenetSynthMatlab_zec_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_14/fc1ActivationMap_U/lenetSynthMatlab_zec_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_127/biasFC2_U/lenetSynthMatlab_jbC_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_127/biasFC2_U/lenetSynthMatlab_jbC_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_128/f_4_reg_1229_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_128/f_4_reg_1229_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_157/weightsConv2_U/lenetSynthMatlab_fYi_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_157/weightsConv2_U/lenetSynthMatlab_fYi_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_157/weightsConv2_U/lenetSynthMatlab_fYi_rom_U/q0_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_157/weightsConv2_U/lenetSynthMatlab_fYi_rom_U/q0_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_159/tmp_27_reg_4287_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_159/tmp_27_reg_4287_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_165/weightsFC3_U/lenetSynthMatlab_kbM_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_168/weightsFC2_U/lenetSynthMatlab_ibs_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_168/weightsFC2_U/lenetSynthMatlab_ibs_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_168/weightsFC2_U/lenetSynthMatlab_ibs_rom_U/q0_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_168/weightsFC2_U/lenetSynthMatlab_ibs_rom_U/q0_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_168/weightsFC2_U/lenetSynthMatlab_ibs_rom_U/q0_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_168/weightsFC2_U/lenetSynthMatlab_ibs_rom_U/q0_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_168/weightsFC2_U/lenetSynthMatlab_ibs_rom_U/q0_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_168/weightsFC2_U/lenetSynthMatlab_ibs_rom_U/q0_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_168/weightsFC2_U/lenetSynthMatlab_ibs_rom_U/q0_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_168/weightsFC2_U/lenetSynthMatlab_ibs_rom_U/q0_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_168/weightsFC2_U/lenetSynthMatlab_ibs_rom_U/q0_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_168/weightsFC2_U/lenetSynthMatlab_ibs_rom_U/q0_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_168/weightsFC2_U/lenetSynthMatlab_ibs_rom_U/q0_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_168/weightsFC2_U/lenetSynthMatlab_ibs_rom_U/q0_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_168/weightsFC2_U/lenetSynthMatlab_ibs_rom_U/q0_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_168/weightsFC2_U/lenetSynthMatlab_ibs_rom_U/q0_reg_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:50 . Memory (MB): peak = 1951.914 ; gain = 693.227 ; free physical = 2080 ; free virtual = 4125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_4_reg_4371_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_109_reg_4900_reg[14] )
INFO: [Synth 8-3886] merging instance 'tmp_87_reg_4614_reg[7]' (FDE) to 'tmp_89_reg_4624_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_89_reg_4624_reg[10] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:02:00 . Memory (MB): peak = 2061.312 ; gain = 802.625 ; free physical = 1992 ; free virtual = 4038
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[0]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[1]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[2]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[3]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[4]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[5]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[6]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[7]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[8]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[9]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[10]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[11]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[12]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[13]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[14]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[15]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[16]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[17]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[18]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[19]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[20]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[21]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[22]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[23]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[24]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[25]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[26]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/din0_buf1_reg[27]' (FD) to 'grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/din1_buf1_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance conv1ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:02:05 . Memory (MB): peak = 2077.312 ; gain = 818.625 ; free physical = 1955 ; free virtual = 4000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net ap_CS_fsm_state82 is driving 66 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net ce02_in is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:43 ; elapsed = 00:02:06 . Memory (MB): peak = 2082.180 ; gain = 823.492 ; free physical = 1954 ; free virtual = 3999
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:43 ; elapsed = 00:02:06 . Memory (MB): peak = 2082.180 ; gain = 823.492 ; free physical = 1954 ; free virtual = 3999
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:02:07 . Memory (MB): peak = 2082.180 ; gain = 823.492 ; free physical = 1954 ; free virtual = 3999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:02:08 . Memory (MB): peak = 2082.180 ; gain = 823.492 ; free physical = 1954 ; free virtual = 3999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:02:08 . Memory (MB): peak = 2082.180 ; gain = 823.492 ; free physical = 1953 ; free virtual = 3998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:44 ; elapsed = 00:02:08 . Memory (MB): peak = 2082.180 ; gain = 823.492 ; free physical = 1953 ; free virtual = 3998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |CARRY4       |    99|
|2     |DSP48E1      |     6|
|3     |DSP48E1_1    |     6|
|4     |DSP48E1_2    |     1|
|5     |DSP48E1_3    |     1|
|6     |DSP48E1_4    |     1|
|7     |DSP48E1_5    |     1|
|8     |LUT1         |   140|
|9     |LUT2         |   393|
|10    |LUT3         |  1023|
|11    |LUT4         |   877|
|12    |LUT5         |   965|
|13    |LUT6         |  1363|
|14    |MUXCY        |   575|
|15    |MUXF7        |     8|
|16    |RAM16X1S     |   224|
|17    |RAMB18E1     |     4|
|18    |RAMB18E1_1   |     1|
|19    |RAMB18E1_4   |     3|
|20    |RAMB18E1_5   |     1|
|21    |RAMB18E1_6   |     1|
|22    |RAMB36E1     |     1|
|23    |RAMB36E1_10  |     1|
|24    |RAMB36E1_100 |     1|
|25    |RAMB36E1_101 |     1|
|26    |RAMB36E1_102 |     1|
|27    |RAMB36E1_103 |     1|
|28    |RAMB36E1_104 |     1|
|29    |RAMB36E1_105 |     1|
|30    |RAMB36E1_106 |     1|
|31    |RAMB36E1_107 |     1|
|32    |RAMB36E1_108 |     1|
|33    |RAMB36E1_109 |     1|
|34    |RAMB36E1_110 |     1|
|35    |RAMB36E1_111 |     1|
|36    |RAMB36E1_112 |     1|
|37    |RAMB36E1_113 |     1|
|38    |RAMB36E1_114 |     1|
|39    |RAMB36E1_115 |     2|
|40    |RAMB36E1_116 |     1|
|41    |RAMB36E1_117 |     1|
|42    |RAMB36E1_118 |     2|
|43    |RAMB36E1_119 |     1|
|44    |RAMB36E1_12  |     1|
|45    |RAMB36E1_120 |     1|
|46    |RAMB36E1_121 |     1|
|47    |RAMB36E1_122 |     1|
|48    |RAMB36E1_123 |     1|
|49    |RAMB36E1_124 |     1|
|50    |RAMB36E1_125 |     1|
|51    |RAMB36E1_126 |     1|
|52    |RAMB36E1_127 |     1|
|53    |RAMB36E1_128 |     1|
|54    |RAMB36E1_129 |     1|
|55    |RAMB36E1_130 |     1|
|56    |RAMB36E1_131 |     1|
|57    |RAMB36E1_132 |     1|
|58    |RAMB36E1_133 |     1|
|59    |RAMB36E1_134 |     1|
|60    |RAMB36E1_135 |     1|
|61    |RAMB36E1_136 |     1|
|62    |RAMB36E1_137 |     1|
|63    |RAMB36E1_138 |     1|
|64    |RAMB36E1_139 |     1|
|65    |RAMB36E1_14  |     1|
|66    |RAMB36E1_16  |     1|
|67    |RAMB36E1_18  |     1|
|68    |RAMB36E1_2   |     1|
|69    |RAMB36E1_20  |     1|
|70    |RAMB36E1_22  |     1|
|71    |RAMB36E1_24  |     1|
|72    |RAMB36E1_26  |     1|
|73    |RAMB36E1_28  |     1|
|74    |RAMB36E1_30  |     1|
|75    |RAMB36E1_32  |     1|
|76    |RAMB36E1_34  |     1|
|77    |RAMB36E1_36  |     1|
|78    |RAMB36E1_38  |     1|
|79    |RAMB36E1_4   |     1|
|80    |RAMB36E1_40  |     1|
|81    |RAMB36E1_42  |     1|
|82    |RAMB36E1_44  |     1|
|83    |RAMB36E1_46  |     1|
|84    |RAMB36E1_48  |     1|
|85    |RAMB36E1_50  |     1|
|86    |RAMB36E1_52  |     1|
|87    |RAMB36E1_54  |     1|
|88    |RAMB36E1_56  |     2|
|89    |RAMB36E1_58  |     1|
|90    |RAMB36E1_6   |     1|
|91    |RAMB36E1_60  |     1|
|92    |RAMB36E1_62  |     2|
|93    |RAMB36E1_63  |     8|
|94    |RAMB36E1_64  |     8|
|95    |RAMB36E1_65  |     2|
|96    |RAMB36E1_8   |     1|
|97    |RAMB36E1_87  |     1|
|98    |RAMB36E1_88  |     1|
|99    |RAMB36E1_89  |     1|
|100   |RAMB36E1_90  |     1|
|101   |RAMB36E1_91  |     1|
|102   |RAMB36E1_92  |     1|
|103   |RAMB36E1_93  |     1|
|104   |RAMB36E1_94  |     1|
|105   |RAMB36E1_95  |     1|
|106   |RAMB36E1_96  |     1|
|107   |RAMB36E1_97  |     1|
|108   |RAMB36E1_98  |     1|
|109   |RAMB36E1_99  |     1|
|110   |SRL16E       |     5|
|111   |XORCY        |   198|
|112   |FDE          |    66|
|113   |FDRE         |  3156|
|114   |FDSE         |    20|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:02:08 . Memory (MB): peak = 2082.180 ; gain = 823.492 ; free physical = 1953 ; free virtual = 3998
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 668 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 2082.180 ; gain = 513.969 ; free physical = 2023 ; free virtual = 4068
Synthesis Optimization Complete : Time (s): cpu = 00:01:45 ; elapsed = 00:02:08 . Memory (MB): peak = 2082.188 ; gain = 823.492 ; free physical = 2023 ; free virtual = 4068
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1303 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 445 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 155 instances
  FDE => FDRE: 66 instances
  RAM16X1S => RAM32X1S (RAMS32): 224 instances

INFO: [Common 17-83] Releasing license: Synthesis
780 Infos, 220 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:02:12 . Memory (MB): peak = 2082.188 ; gain = 835.070 ; free physical = 2259 ; free virtual = 4305
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.runs/synth_1/lenetSynthMatlab.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lenetSynthMatlab_utilization_synth.rpt -pb lenetSynthMatlab_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2106.191 ; gain = 0.000 ; free physical = 2259 ; free virtual = 4307
INFO: [Common 17-206] Exiting Vivado at Wed Dec 12 12:40:47 2018...
[Wed Dec 12 12:40:47 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:02:03 ; elapsed = 00:02:26 . Memory (MB): peak = 1361.922 ; gain = 0.000 ; free physical = 3024 ; free virtual = 5049
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 619 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.xdc]
Finished Parsing XDC File [/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/lenetSynthMatlab.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 224 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 224 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1653.594 ; gain = 291.672 ; free physical = 2730 ; free virtual = 4755
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1653.594 ; gain = 0.000 ; free physical = 2729 ; free virtual = 4754
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2156.117 ; gain = 502.523 ; free physical = 2315 ; free virtual = 4340
INFO: [Timing 38-480] Writing timing data to binary archive.
[Wed Dec 12 12:41:35 2018] Launched impl_1...
Run output will be captured here: /home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.runs/impl_1/runme.log
[Wed Dec 12 12:41:35 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log lenetSynthMatlab.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lenetSynthMatlab.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source lenetSynthMatlab.tcl -notrace
Command: open_checkpoint /home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.runs/impl_1/lenetSynthMatlab.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1186.273 ; gain = 0.000 ; free physical = 2148 ; free virtual = 4177
INFO: [Netlist 29-17] Analyzing 619 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 224 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 224 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 2023.281 ; gain = 837.008 ; free physical = 1346 ; free virtual = 3376
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2059.297 ; gain = 36.016 ; free physical = 1339 ; free virtual = 3369

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1639d27df

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2059.297 ; gain = 0.000 ; free physical = 1340 ; free virtual = 3370

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 54 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15d45ce63

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2059.297 ; gain = 0.000 ; free physical = 1407 ; free virtual = 3437
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fe8d5ae8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2059.297 ; gain = 0.000 ; free physical = 1407 ; free virtual = 3437
INFO: [Opt 31-389] Phase Constant propagation created 71 cells and removed 165 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a382f228

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2059.297 ; gain = 0.000 ; free physical = 1406 ; free virtual = 3436
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 25 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a382f228

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2059.297 ; gain = 0.000 ; free physical = 1406 ; free virtual = 3436
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 10a9bedce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2059.297 ; gain = 0.000 ; free physical = 1405 ; free virtual = 3435
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10a9bedce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2059.297 ; gain = 0.000 ; free physical = 1405 ; free virtual = 3435
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2059.297 ; gain = 0.000 ; free physical = 1405 ; free virtual = 3435
Ending Logic Optimization Task | Checksum: 10a9bedce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2059.297 ; gain = 0.000 ; free physical = 1405 ; free virtual = 3435

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.042 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 117 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 234
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 86555386

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1344 ; free virtual = 3374
Ending Power Optimization Task | Checksum: 86555386

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2537.703 ; gain = 478.406 ; free physical = 1362 ; free virtual = 3392

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 86555386

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1362 ; free virtual = 3392
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2537.703 ; gain = 514.422 ; free physical = 1362 ; free virtual = 3392
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.runs/impl_1/lenetSynthMatlab_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lenetSynthMatlab_drc_opted.rpt -pb lenetSynthMatlab_drc_opted.pb -rpx lenetSynthMatlab_drc_opted.rpx
Command: report_drc -file lenetSynthMatlab_drc_opted.rpt -pb lenetSynthMatlab_drc_opted.pb -rpx lenetSynthMatlab_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tyrian/xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.runs/impl_1/lenetSynthMatlab_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: grp_c_sum_fu_1398/lenetSynthMatlab_bkb_U5/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: grp_d_sum_fu_1410/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: grp_f_sum_fu_1404/lenetSynthMatlab_bkb_U11/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: grp_g_sum_fu_1416/lenetSynthMatlab_bkb_U14/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: grp_sum_fu_1422/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 6 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1323 ; free virtual = 3357
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5f2e7af1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1323 ; free virtual = 3357
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1339 ; free virtual = 3373

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f7594035

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1326 ; free virtual = 3359

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ed55ae89

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1311 ; free virtual = 3345

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ed55ae89

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1311 ; free virtual = 3345
Phase 1 Placer Initialization | Checksum: 1ed55ae89

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1311 ; free virtual = 3345

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b1bbafbd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1304 ; free virtual = 3338

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1293 ; free virtual = 3327

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1fbf15dbe

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1292 ; free virtual = 3326
Phase 2 Global Placement | Checksum: 1c221137a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1295 ; free virtual = 3328

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c221137a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1295 ; free virtual = 3328

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23d80187a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1292 ; free virtual = 3325

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b6c1970e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1292 ; free virtual = 3325

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b6c1970e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1292 ; free virtual = 3325

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 182242156

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1287 ; free virtual = 3321

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19bc629ba

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1287 ; free virtual = 3321

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19bc629ba

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1287 ; free virtual = 3321
Phase 3 Detail Placement | Checksum: 19bc629ba

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1287 ; free virtual = 3321

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fa30c063

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: fa30c063

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1283 ; free virtual = 3317
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.419. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: cef4f9c6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1283 ; free virtual = 3317
Phase 4.1 Post Commit Optimization | Checksum: cef4f9c6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1283 ; free virtual = 3317

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: cef4f9c6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1283 ; free virtual = 3317

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: cef4f9c6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1285 ; free virtual = 3319

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 17c221074

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1285 ; free virtual = 3319
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17c221074

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1285 ; free virtual = 3319
Ending Placer Task | Checksum: 1138fff89

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1299 ; free virtual = 3332
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1299 ; free virtual = 3332
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1280 ; free virtual = 3328
INFO: [Common 17-1381] The checkpoint '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.runs/impl_1/lenetSynthMatlab_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file lenetSynthMatlab_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1284 ; free virtual = 3323
INFO: [runtcl-4] Executing : report_utilization -file lenetSynthMatlab_utilization_placed.rpt -pb lenetSynthMatlab_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1291 ; free virtual = 3330
INFO: [runtcl-4] Executing : report_control_sets -verbose -file lenetSynthMatlab_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1291 ; free virtual = 3330
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1273 ; free virtual = 3326
INFO: [Common 17-1381] The checkpoint '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.runs/impl_1/lenetSynthMatlab_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 1fb9d7b5 ConstDB: 0 ShapeSum: f3d627d4 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputImg_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputImg_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputImg_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputImg_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputImg_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputImg_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputImg_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputImg_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputImg_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputImg_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputImg_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputImg_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputImg_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputImg_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputImg_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputImg_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 11a1b8120

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1130 ; free virtual = 3175
Post Restoration Checksum: NetGraph: 5dc82c60 NumContArr: bc5354c0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11a1b8120

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1131 ; free virtual = 3176

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11a1b8120

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1116 ; free virtual = 3161

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11a1b8120

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1116 ; free virtual = 3161
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a9ad9707

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1102 ; free virtual = 3147
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.430  | TNS=0.000  | WHS=0.103  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1af40c034

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1098 ; free virtual = 3142

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b924480d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1099 ; free virtual = 3144

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 904
 Number of Nodes with overlaps = 147
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.950  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 185398ac2

Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1097 ; free virtual = 3142
Phase 4 Rip-up And Reroute | Checksum: 185398ac2

Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1097 ; free virtual = 3142

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 185398ac2

Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1097 ; free virtual = 3142

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 185398ac2

Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1097 ; free virtual = 3142
Phase 5 Delay and Skew Optimization | Checksum: 185398ac2

Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1097 ; free virtual = 3142

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bab40732

Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1097 ; free virtual = 3142
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.950  | TNS=0.000  | WHS=0.097  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bab40732

Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1097 ; free virtual = 3142
Phase 6 Post Hold Fix | Checksum: 1bab40732

Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1097 ; free virtual = 3142

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.52792 %
  Global Horizontal Routing Utilization  = 2.72244 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11ba9dbd5

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1097 ; free virtual = 3142

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11ba9dbd5

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1097 ; free virtual = 3142

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10df5b9b0

Time (s): cpu = 00:00:57 ; elapsed = 00:00:31 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1098 ; free virtual = 3142

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.950  | TNS=0.000  | WHS=0.097  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10df5b9b0

Time (s): cpu = 00:00:57 ; elapsed = 00:00:31 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1098 ; free virtual = 3142
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:57 ; elapsed = 00:00:31 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1120 ; free virtual = 3164

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:32 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1120 ; free virtual = 3164
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2537.703 ; gain = 0.000 ; free physical = 1100 ; free virtual = 3161
INFO: [Common 17-1381] The checkpoint '/home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.runs/impl_1/lenetSynthMatlab_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lenetSynthMatlab_drc_routed.rpt -pb lenetSynthMatlab_drc_routed.pb -rpx lenetSynthMatlab_drc_routed.rpx
Command: report_drc -file lenetSynthMatlab_drc_routed.rpt -pb lenetSynthMatlab_drc_routed.pb -rpx lenetSynthMatlab_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.runs/impl_1/lenetSynthMatlab_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file lenetSynthMatlab_methodology_drc_routed.rpt -pb lenetSynthMatlab_methodology_drc_routed.pb -rpx lenetSynthMatlab_methodology_drc_routed.rpx
Command: report_methodology -file lenetSynthMatlab_methodology_drc_routed.rpt -pb lenetSynthMatlab_methodology_drc_routed.pb -rpx lenetSynthMatlab_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tyrian/nnproject/hls8BitFloatMod/Lenet5_50MHz/impl/vhdl/project.runs/impl_1/lenetSynthMatlab_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file lenetSynthMatlab_power_routed.rpt -pb lenetSynthMatlab_power_summary_routed.pb -rpx lenetSynthMatlab_power_routed.rpx
Command: report_power -file lenetSynthMatlab_power_routed.rpt -pb lenetSynthMatlab_power_summary_routed.pb -rpx lenetSynthMatlab_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file lenetSynthMatlab_route_status.rpt -pb lenetSynthMatlab_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file lenetSynthMatlab_timing_summary_routed.rpt -pb lenetSynthMatlab_timing_summary_routed.pb -rpx lenetSynthMatlab_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file lenetSynthMatlab_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file lenetSynthMatlab_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file lenetSynthMatlab_bus_skew_routed.rpt -pb lenetSynthMatlab_bus_skew_routed.pb -rpx lenetSynthMatlab_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Dec 12 12:43:59 2018...
[Wed Dec 12 12:43:59 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:02:57 ; elapsed = 00:02:25 . Memory (MB): peak = 2208.281 ; gain = 4.000 ; free physical = 2274 ; free virtual = 4329
INFO: [Netlist 29-17] Analyzing 612 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2354.508 ; gain = 4.000 ; free physical = 2137 ; free virtual = 4192
Restored from archive | CPU: 0.490000 secs | Memory: 10.674210 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2354.508 ; gain = 4.000 ; free physical = 2137 ; free virtual = 4192
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 224 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 224 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2438.535 ; gain = 65.027 ; free physical = 2111 ; free virtual = 4167


Implementation tool: Xilinx Vivado v.2018.2
Project:             hls8BitFloatMod
Solution:            Lenet5_50MHz
Device target:       xc7a100tcsg324-1
Report date:         Wed Dec 12 12:44:05 EST 2018

#=== Post-Implementation Resource usage ===
SLICE:         1510
LUT:           4276
FF:            3223
DSP:             16
BRAM:           224
SRL:              5
#=== Final timing ===
CP required:    20.000
CP achieved post-synthesis:    12.958
CP achieved post-implementation:    17.048
Timing met
INFO: [Common 17-206] Exiting Vivado at Wed Dec 12 12:44:05 2018...
