{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730503102018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730503102018 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2023  Intel Corporation. All rights reserved. " "Copyright (C) 2023  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730503102018 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730503102018 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730503102018 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730503102018 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730503102018 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730503102018 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730503102018 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730503102018 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730503102018 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730503102018 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730503102018 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730503102018 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730503102018 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730503102018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov  2 00:18:21 2024 " "Processing started: Sat Nov  2 00:18:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730503102018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730503102018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO --rev=DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO --rev=DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730503102019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730503102270 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730503102270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/riccardo cecchini/documents/de0-nano/de0-nano_v.1.2.8_systemcd/tools/de0_nano_systembuilder/codegenerated/de0_nano/de0_nano/de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/riccardo cecchini/documents/de0-nano/de0-nano_v.1.2.8_systemcd/tools/de0_nano_systembuilder/codegenerated/de0_nano/de0_nano/de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "../../../../../../Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v" "" { Text "C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730503107347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730503107347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/riccardo cecchini/documents/de0-nano/de0-nano_v.1.2.8_systemcd/tools/de0_nano_systembuilder/codegenerated/de0_nano/de0_nano/vjtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/riccardo cecchini/documents/de0-nano/de0-nano_v.1.2.8_systemcd/tools/de0_nano_systembuilder/codegenerated/de0_nano/de0_nano/vjtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 virtual_jtag_serial " "Found entity 1: virtual_jtag_serial" {  } { { "../../../../../../Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/vjtag_interface.v" "" { Text "C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/vjtag_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730503107349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730503107349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730503107371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "virtual_jtag_serial virtual_jtag_serial:vjtag_inst " "Elaborating entity \"virtual_jtag_serial\" for hierarchy \"virtual_jtag_serial:vjtag_inst\"" {  } { { "../../../../../../Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v" "vjtag_inst" { Text "C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/DE0_NANO.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730503107390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag virtual_jtag_serial:vjtag_inst\|sld_virtual_jtag:virtual_jtag_inst " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"virtual_jtag_serial:vjtag_inst\|sld_virtual_jtag:virtual_jtag_inst\"" {  } { { "../../../../../../Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/vjtag_interface.v" "virtual_jtag_inst" { Text "C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/vjtag_interface.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730503107409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "virtual_jtag_serial:vjtag_inst\|sld_virtual_jtag:virtual_jtag_inst " "Elaborated megafunction instantiation \"virtual_jtag_serial:vjtag_inst\|sld_virtual_jtag:virtual_jtag_inst\"" {  } { { "../../../../../../Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/vjtag_interface.v" "" { Text "C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/vjtag_interface.v" 25 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730503107415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "virtual_jtag_serial:vjtag_inst\|sld_virtual_jtag:virtual_jtag_inst " "Instantiated megafunction \"virtual_jtag_serial:vjtag_inst\|sld_virtual_jtag:virtual_jtag_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730503107415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730503107415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 1 " "Parameter \"sld_ir_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730503107415 ""}  } { { "../../../../../../Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/vjtag_interface.v" "" { Text "C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/vjtag_interface.v" 25 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730503107415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic virtual_jtag_serial:vjtag_inst\|sld_virtual_jtag:virtual_jtag_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"virtual_jtag_serial:vjtag_inst\|sld_virtual_jtag:virtual_jtag_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730503107428 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "virtual_jtag_serial:vjtag_inst\|sld_virtual_jtag:virtual_jtag_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst virtual_jtag_serial:vjtag_inst\|sld_virtual_jtag:virtual_jtag_inst " "Elaborated megafunction instantiation \"virtual_jtag_serial:vjtag_inst\|sld_virtual_jtag:virtual_jtag_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"virtual_jtag_serial:vjtag_inst\|sld_virtual_jtag:virtual_jtag_inst\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "../../../../../../Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/vjtag_interface.v" "" { Text "C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/vjtag_interface.v" 25 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730503107435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl virtual_jtag_serial:vjtag_inst\|sld_virtual_jtag:virtual_jtag_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"virtual_jtag_serial:vjtag_inst\|sld_virtual_jtag:virtual_jtag_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730503107437 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "virtual_jtag_serial:vjtag_inst\|sld_virtual_jtag:virtual_jtag_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst virtual_jtag_serial:vjtag_inst\|sld_virtual_jtag:virtual_jtag_inst " "Elaborated megafunction instantiation \"virtual_jtag_serial:vjtag_inst\|sld_virtual_jtag:virtual_jtag_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"virtual_jtag_serial:vjtag_inst\|sld_virtual_jtag:virtual_jtag_inst\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "../../../../../../Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/vjtag_interface.v" "" { Text "C:/Users/Riccardo Cecchini/Documents/DE0-Nano/DE0-Nano_v.1.2.8_SystemCD/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO/vjtag_interface.v" 25 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730503107445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter virtual_jtag_serial:vjtag_inst\|sld_virtual_jtag:virtual_jtag_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"virtual_jtag_serial:vjtag_inst\|sld_virtual_jtag:virtual_jtag_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730503107862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl virtual_jtag_serial:vjtag_inst\|sld_virtual_jtag:virtual_jtag_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"virtual_jtag_serial:vjtag_inst\|sld_virtual_jtag:virtual_jtag_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Te