<!DOCTYPE html>
<html lang="en">

<head>
  <link rel="stylesheet" href="styles.css">
  <meta content="text/html; charset=utf-8" http-equiv="Content-Type">
  <title>Yi-Chung Chen's Website</title>
</head>

<body>
  <div class="sidenav-container">
    <iframe src="nav.html"></iframe>
  </div>
  <div class="mainpara">
    <h1>Publications</h1>

    <h3>Conference:</h3>
    <ol>
      <li><b>Y.-C. Chen</b>, S. Ladenheim, C. Kalargaris, M. Mihajlovic, and
        V. Pavlidis, "Computationally Efficient Standard-Cell FEM-based Thermal
        Analysis, " in IEEE International Conference on Computer Aided Design
        (ICCAD), 2017, pp. 490-495.</li>
      <li>C. Kalargaris, <b>Y.-C. Chen</b>, V. Pavlidis, "STA Compatible Backend
        Design Flow for TSV-based 3-D ICs," in IEEE International Symposium
        on Quality Electronic Design (ISQED), 2017, pp. 186-190.</li>
      <li>S. Ladenheim, <b>Y.-C. Chen</b>, M. Mihajlovic, and V. Pavlidis,
        "IC Thermal Analyzer for Versatile 3-D Structures Using Multigrid Preconditioned
        Krylov Methods," in IEEE International Conference on Computer Aided
        Design (ICCAD), 2016, pp. 1-8.</li>
      <li>H. Liang, <b>Y.-C. Chen</b>, T. Luo, W. Zhang, H. Li, and B, He,
        "Hierarchical Library Based Power Estimator for Versatile FPGAs," in
        IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip
        (MCSoC), 2015, pp. 25-32.</li>
      <li><b>Y.-C. Chen</b>, W. Zhang, and H. Li, "A Hardware Security Scheme for RRAM-based
        FPGA," in IEEE International Conference on Field Programmable Logic and Applications
        (FPL), 2013, pp. 1-4.</li>
      <li><b>Y.-C. Chen</b>, W. Wang, W. Zhang, and H. Li, "uBRAM-based Run-time Reconfigurable
        FPGA and Corresponding Reconfiguration Methodology," in IEEE International Conference
        on Field-Programmable Technology (FPT), 2012, pp. 80-86.</li>
      <li><b>Y.-C. Chen</b>, W. Wang, H. Li, and W. Zhang, "Non-volatile 3D stacking RRAM-based
        FPGA," in IEEE International Conference on Field Programmable Logic and Applications
        (FPL), 2012, pp. 367-372.</li>
      <li><b>Y.-C. Chen</b>, H. Li, and W. Zhang, "A Novel Peripheral Circuit for RRAM-based
        LUT," in IEEE International Symposium on Circuits and Systems (ISCAS), 2012, pp.
        1811-1814.</li>
      <li><b>Y.-C. Chen</b>, W. Zhang, and H. Li, "A Look Up Table Design with 3D Bipolar
        RRAMs," in IEEE Asia and South Pacific Design Automation Conference (ASPDAC), 2012,
        pp. 73â€“78.</li>
      <li><b>Y.-C. Chen</b>, H. Li, W. Zhang, and R. E. Pino, "3D-HIM: A 3D High-density
        Interleaved Memory for Bipolar RRAM Design," in IEEE/ACM International Symposium on
        Nanoscale Architectures (NANOARCH), 2011, pp. 59-64.</li>
      <li><b>Y.-C. Chen</b>, H. Li, Y. Chen, and R. Pino, "3D-ICML: A 3D Bipolar ReRAM Design
        with Interleaved Complementary Memory Layers," in IEEE Design, Automation & Test in
        Europe Conference & Exhibition (DATE), 2011, pp. 1-4.</li>
      <li>S.-P. Yeh, C.-H. Shih, <b>Y.-C. Chen</b>, Y.-F. Chen, and W.-F. Wu, "Design
        considerations of Schottky barrier source/drain MOSFETs," Symposium on Nano Device
        Technology (SNDT), 2008, pp. 31-32.</li>
    </ol>
  </div>
  <div class="mainpara">
    <h3>Journal:</h3>
    <ol>
      <li>
        S. Ladenheim, <b>Y.-C. Chen</b>, M. Mihajlovic, and V. Pavlidis, "The MTA: An Advanced and
        Versatile Thermal Simulator for Integrated Systems," IEEE Transactions on Computer-Aided
        Design of Integrated Circuits and Systems (TCAD), 2018.</li>
      <li>F. Mao, <b>Y.-C. Chen</b>, W. Zhang, H. Li, B. He, "Library-Based Placement
        and Routing in FPGAs with Support of Partial Reconfiguration, " ACM Transactions
        on Design Automation of Electronic Systems (TODAES), 21(4), pp. 71-95, 2016.</li>
      <li><b>Y.-C. Chen</b>, H. Li, W. Zhang, and R. E. Pino, "The 3D Stacking Bipolar
        RRAM for High Density," IEEE Transactions on Nanotechnology (TNANO), 11(5), pp.
        948-956, 2012.</li>
    </ol>
  </div>
  <div class="mainpara">
    <h3>Poster (abstract in proceeding):</h3>
    <ol>
      <li>F. Mao, <b>Y.-C. Chen</b>, W. Zhang, and H. Li, "BMP: A Fast B*-Tree based
        Modular Placer for FPGAs," ACM/SIGDA International Symposium on
        Field-Programmable Gate Arrays (FPGA), 2014, pp. 248-248.</li>
      <li> H. Liang, <b>Y.-C. Chen</b>, W. Zhang, and H. Li, "Hierarchical Library Based
        Power Estimation for Versatile FPGAs," ACM/SIGDA International Symposium on
        Field-Programmable Gate Arrays (FPGA), 2014, pp. 243-243.</li>
    </ol>
  </div>
  <div class="mainpara">
    <h3>Workshop:</h3>
    <ol>
      <li><b>Y.-C. Chen</b>, H. Li, W. Zhang, and R. E. Pino, "A RRAM-based Memory
        System and Applications," in Non-volatile Memory Workshop (NVMW), 2012.</li>
    </ol>
  </div>
  <div class="mainpara">
    <h3>Demo:</h3>
    <ol>
      <li>
        C. Yan, <b>Y.-C. Chen</b>, V. Pavlidis, and E. Salman, "Thermal Analysis and
        Management of Monolithic 3-D ICs," in Design Automation Conference (DAC), 2018.</li>
      <li>S. Ladenheim, <b>Y.-C. Chen</b>, M. Mihajlovic, and V. Pavlidis,
        "Manchester Thermal Analyzer," in Design Automation and Test in Europe, 2017.</li>
      <li><b>Y.-C. Chen</b>, S. Ladenheim, M. Mihajlovic, and V. Pavlidis,
        "Manchester Thermal Analyzer," in Design Automation Conference (DAC), 2016.</li>
      <li>H. Liang, W. Zhang, S. Sinha, <b>Y.-C. Chen</b>, and H. Li,
        "Hierarchical Library-based Power Estimator for Versatile FPGA," in IEEE
        International Conference on Field Programmable Logic and Applications (FPL),
        Demo, 2015.</li>
    </ol>
  </div>
  <div class="mainpara">
    <h3>Book Chapter:</h3>
    <ol>
      <li><b>Y.-C. Chen</b>, Y. Wang, W. Zhang, Y. Chen, and H. Li, "In-place Logic
        Obfuscation for Emerging Nonvolatile FPGAs," in Fundamentals of IP and SoC
        Security, pp. 277-293, Springer, 2017.</li>
    </ol>
  </div>
</body>

</html>