# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Test_cnt_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {Test_cnt.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:43 on Jul 29,2017
# vcom -reportprogress 300 -93 -work work Test_cnt.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity test_cnt
# -- Compiling architecture structure of test_cnt
# End time: 19:47:44 on Jul 29,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.test_cnt
# vsim work.test_cnt 
# Start time: 19:47:52 on Jul 29,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading altera_lnsim.altera_lnsim_components
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.test_cnt(structure)
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)
# Loading cyclonev.cyclonev_io_ibuf(arch)
# Loading cyclonev.cyclonev_clkena(behavior)
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
add wave -position end  sim:/test_cnt/CARRY
add wave -position end  sim:/test_cnt/CLR_L
add wave -position end  sim:/test_cnt/DIN
add wave -position end  sim:/test_cnt/DOUT
add wave -position end  sim:/test_cnt/EN_L
add wave -position end  sim:/test_cnt/LD_L
add wave -position end  sim:/test_cnt/MCK
run
force -freeze sim:/test_cnt/CLR_L 0 0
force -freeze sim:/test_cnt/CLR_L 0 0
force -freeze sim:/test_cnt/DIN 0000 0
force -freeze sim:/test_cnt/EN_L 1 0
force -drive sim:/test_cnt/CLR_L 0 0
force -drive sim:/test_cnt/DIN 0000 0
run
force -drive sim:/test_cnt/EN_L 0 0
force -drive sim:/test_cnt/LD_L 0 0
force -freeze sim:/test_cnt/MCK 1 0, 0 {5 ps} -r 10
run
force -freeze sim:/test_cnt/CLR_L 1 0
force -freeze sim:/test_cnt/DIN 0101 0
run
force -freeze sim:/test_cnt/LD_L 1 0
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test_cnt/simulation/modelsim/wave.do
# End time: 19:56:54 on Jul 29,2017, Elapsed time: 0:09:02
# Errors: 0, Warnings: 0
