// Seed: 1211314047
module module_0 (
    input wor id_0,
    output tri1 id_1
    , id_19,
    output uwire id_2,
    input uwire id_3,
    input tri id_4,
    input wand id_5,
    input wire id_6,
    input uwire id_7,
    input tri0 id_8,
    input uwire id_9,
    input uwire id_10,
    input wire id_11,
    input wand id_12,
    input supply1 id_13,
    input supply1 id_14,
    output supply1 id_15,
    output wand id_16,
    output tri0 id_17
);
  assign id_1 = {-1{(-1)}};
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input wor id_2,
    output tri0 id_3,
    input wor id_4,
    input uwire id_5,
    output uwire id_6,
    input wire id_7,
    input wor id_8,
    input supply0 id_9,
    output logic id_10,
    output wand id_11,
    output tri0 id_12
);
  initial id_10 = "";
  module_0 modCall_1 (
      id_0,
      id_11,
      id_6,
      id_5,
      id_2,
      id_9,
      id_7,
      id_9,
      id_4,
      id_8,
      id_1,
      id_0,
      id_2,
      id_8,
      id_8,
      id_12,
      id_11,
      id_11
  );
endmodule
