INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Greater_Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greater_Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator_Less.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparators.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparators
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-2458] undeclared symbol sign_result, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-2458] undeclared symbol Overflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:63]
INFO: [VRFC 10-2458] undeclared symbol Underflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Simple_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/sign_inverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_inverter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Op_Select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op_Select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_3x1_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1_b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_64bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_ROM_64bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-2458] undeclared symbol zero_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff_en
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_up
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_d
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_FSM_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_FSM_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_ROM_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_Arch2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sim_1/new/testbench_CORDICArch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_CORDIC_Arch2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
