

================================================================
== Vitis HLS Report for 'bbgemm'
================================================================
* Date:           Thu Sep  1 13:41:46 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Blocked_HLS
* Solution:       Blocked_HLS (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.339 ns|     0.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   557065|   557065|  5.571 ms|  5.571 ms|  557066|  557066|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loopjj_loopi_loopk  |   557063|   557063|        25|         17|          1|  32768|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 17, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 17, D = 25, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 27 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 2 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 28 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %m1, i32 666, i32 17, i32 1"   --->   Operation 30 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m1, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m1"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_12 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %m2, i32 666, i32 17, i32 1"   --->   Operation 34 'specmemcore' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m2, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m2"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prod, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_13 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %prod, i32 666, i32 17, i32 1"   --->   Operation 38 'specmemcore' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prod, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %prod"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%br_ln20 = br void" [../CCODE_Blocked/gemm.c:20]   --->   Operation 42 'br' 'br_ln20' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.16>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten121 = phi i16 0, void, i16 %add_ln20, void %.split8" [../CCODE_Blocked/gemm.c:20]   --->   Operation 43 'phi' 'indvar_flatten121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten63 = phi i14 0, void, i14 %select_ln21_4, void %.split8" [../CCODE_Blocked/gemm.c:21]   --->   Operation 44 'phi' 'indvar_flatten63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %select_ln22_3, void %.split8" [../CCODE_Blocked/gemm.c:22]   --->   Operation 45 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.07ns)   --->   "%add_ln20 = add i16 %indvar_flatten121, i16 1" [../CCODE_Blocked/gemm.c:20]   --->   Operation 46 'add' 'add_ln20' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (2.42ns)   --->   "%icmp_ln20 = icmp_eq  i16 %indvar_flatten121, i16 32768" [../CCODE_Blocked/gemm.c:20]   --->   Operation 47 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %.split8, void" [../CCODE_Blocked/gemm.c:20]   --->   Operation 48 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.20ns)   --->   "%icmp_ln21 = icmp_eq  i14 %indvar_flatten63, i14 4096" [../CCODE_Blocked/gemm.c:21]   --->   Operation 49 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln20)> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.97ns)   --->   "%xor_ln20 = xor i1 %icmp_ln21, i1 1" [../CCODE_Blocked/gemm.c:20]   --->   Operation 50 'xor' 'xor_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.88ns)   --->   "%icmp_ln22 = icmp_eq  i11 %indvar_flatten, i11 512" [../CCODE_Blocked/gemm.c:22]   --->   Operation 51 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns)   --->   "%and_ln20_1 = and i1 %icmp_ln22, i1 %xor_ln20" [../CCODE_Blocked/gemm.c:20]   --->   Operation 52 'and' 'and_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.63ns)   --->   "%add_ln22_1 = add i11 %indvar_flatten, i11 1" [../CCODE_Blocked/gemm.c:22]   --->   Operation 53 'add' 'add_ln22_1' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.81ns)   --->   "%add_ln21_1 = add i14 %indvar_flatten63, i14 1" [../CCODE_Blocked/gemm.c:21]   --->   Operation 54 'add' 'add_ln21_1' <Predicate = (!icmp_ln20)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.33>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%jj = phi i7 0, void, i7 %select_ln20_1, void %.split8" [../CCODE_Blocked/gemm.c:20]   --->   Operation 55 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%kk = phi i7 0, void, i7 %select_ln21_3, void %.split8" [../CCODE_Blocked/gemm.c:21]   --->   Operation 56 'phi' 'kk' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%i = phi i7 0, void, i7 %select_ln22_2, void %.split8" [../CCODE_Blocked/gemm.c:22]   --->   Operation 57 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%k = phi i4 0, void, i4 %add_ln23, void %.split8" [../CCODE_Blocked/gemm.c:23]   --->   Operation 58 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i7 %jj" [../CCODE_Blocked/gemm.c:20]   --->   Operation 59 'zext' 'zext_ln20' <Predicate = (!icmp_ln21 & !and_ln20_1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty_14 = trunc i7 %i" [../CCODE_Blocked/gemm.c:22]   --->   Operation 60 'trunc' 'empty_14' <Predicate = (!icmp_ln21 & !and_ln20_1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_14, i6 0" [../CCODE_Blocked/gemm.c:22]   --->   Operation 61 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln21 & !and_ln20_1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.54ns)   --->   "%add_ln29 = add i12 %tmp_3, i12 %zext_ln20" [../CCODE_Blocked/gemm.c:29]   --->   Operation 62 'add' 'add_ln29' <Predicate = (!icmp_ln21 & !and_ln20_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.99ns)   --->   "%select_ln20 = select i1 %icmp_ln21, i7 0, i7 %kk" [../CCODE_Blocked/gemm.c:20]   --->   Operation 64 'select' 'select_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.87ns)   --->   "%add_ln20_1 = add i7 %jj, i7 8" [../CCODE_Blocked/gemm.c:20]   --->   Operation 65 'add' 'add_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_2)   --->   "%zext_ln20_1 = zext i7 %add_ln20_1" [../CCODE_Blocked/gemm.c:20]   --->   Operation 66 'zext' 'zext_ln20_1' <Predicate = (!icmp_ln20 & icmp_ln21 & !and_ln20_1)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.99ns)   --->   "%select_ln20_1 = select i1 %icmp_ln21, i7 %add_ln20_1, i7 %jj" [../CCODE_Blocked/gemm.c:20]   --->   Operation 67 'select' 'select_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i7 %select_ln20_1" [../CCODE_Blocked/gemm.c:21]   --->   Operation 68 'zext' 'zext_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln26)   --->   "%trunc_ln21 = trunc i7 %kk" [../CCODE_Blocked/gemm.c:21]   --->   Operation 69 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln20 & !icmp_ln21 & !and_ln20_1)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln26)   --->   "%select_ln20_2 = select i1 %icmp_ln21, i6 0, i6 %trunc_ln21" [../CCODE_Blocked/gemm.c:20]   --->   Operation 70 'select' 'select_ln20_2' <Predicate = (!icmp_ln20 & !and_ln20_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_2)   --->   "%select_ln20_3 = select i1 %icmp_ln21, i12 %zext_ln20_1, i12 %add_ln29" [../CCODE_Blocked/gemm.c:20]   --->   Operation 71 'select' 'select_ln20_3' <Predicate = (!icmp_ln20 & !and_ln20_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp_eq  i4 %k, i4 8" [../CCODE_Blocked/gemm.c:23]   --->   Operation 72 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln20)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln21)   --->   "%and_ln20 = and i1 %icmp_ln23, i1 %xor_ln20" [../CCODE_Blocked/gemm.c:20]   --->   Operation 73 'and' 'and_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.87ns)   --->   "%add_ln21 = add i7 %select_ln20, i7 8" [../CCODE_Blocked/gemm.c:21]   --->   Operation 74 'add' 'add_ln21' <Predicate = (!icmp_ln20)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.97ns)   --->   "%or_ln21 = or i1 %and_ln20_1, i1 %icmp_ln21" [../CCODE_Blocked/gemm.c:21]   --->   Operation 75 'or' 'or_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.99ns)   --->   "%select_ln21 = select i1 %or_ln21, i7 0, i7 %i" [../CCODE_Blocked/gemm.c:21]   --->   Operation 76 'select' 'select_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln26)   --->   "%trunc_ln21_1 = trunc i7 %add_ln21" [../CCODE_Blocked/gemm.c:21]   --->   Operation 77 'trunc' 'trunc_ln21_1' <Predicate = (!icmp_ln20 & and_ln20_1)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln26)   --->   "%select_ln21_1 = select i1 %and_ln20_1, i6 %trunc_ln21_1, i6 %select_ln20_2" [../CCODE_Blocked/gemm.c:21]   --->   Operation 78 'select' 'select_ln21_1' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln21_2 = select i1 %and_ln20_1, i12 %zext_ln21, i12 %select_ln20_3" [../CCODE_Blocked/gemm.c:21]   --->   Operation 79 'select' 'select_ln21_2' <Predicate = (!icmp_ln20)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln21)   --->   "%xor_ln21 = xor i1 %icmp_ln22, i1 1" [../CCODE_Blocked/gemm.c:21]   --->   Operation 80 'xor' 'xor_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln21)   --->   "%or_ln21_1 = or i1 %icmp_ln21, i1 %xor_ln21" [../CCODE_Blocked/gemm.c:21]   --->   Operation 81 'or' 'or_ln21_1' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln21 = and i1 %and_ln20, i1 %or_ln21_1" [../CCODE_Blocked/gemm.c:21]   --->   Operation 82 'and' 'and_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.99ns)   --->   "%select_ln21_3 = select i1 %and_ln20_1, i7 %add_ln21, i7 %select_ln20" [../CCODE_Blocked/gemm.c:21]   --->   Operation 83 'select' 'select_ln21_3' <Predicate = (!icmp_ln20)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (1.87ns)   --->   "%add_ln22 = add i7 %select_ln21, i7 1" [../CCODE_Blocked/gemm.c:22]   --->   Operation 84 'add' 'add_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%or_ln22 = or i1 %and_ln21, i1 %and_ln20_1" [../CCODE_Blocked/gemm.c:22]   --->   Operation 85 'or' 'or_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%or_ln22_8 = or i1 %or_ln22, i1 %icmp_ln21" [../CCODE_Blocked/gemm.c:22]   --->   Operation 86 'or' 'or_ln22_8' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln22 = select i1 %or_ln22_8, i4 0, i4 %k" [../CCODE_Blocked/gemm.c:22]   --->   Operation 87 'select' 'select_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%empty_16 = trunc i7 %add_ln22" [../CCODE_Blocked/gemm.c:22]   --->   Operation 88 'trunc' 'empty_16' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_16, i6 0" [../CCODE_Blocked/gemm.c:22]   --->   Operation 89 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.54ns)   --->   "%add_ln29_1 = add i12 %p_mid1, i12 %zext_ln21" [../CCODE_Blocked/gemm.c:29]   --->   Operation 90 'add' 'add_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln22_1 = select i1 %and_ln21, i12 %add_ln29_1, i12 %select_ln21_2" [../CCODE_Blocked/gemm.c:22]   --->   Operation 91 'select' 'select_ln22_1' <Predicate = (!icmp_ln20)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%or_ln22_7 = or i12 %select_ln22_1, i12 7" [../CCODE_Blocked/gemm.c:22]   --->   Operation 92 'or' 'or_ln22_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln22_6 = zext i12 %or_ln22_7" [../CCODE_Blocked/gemm.c:22]   --->   Operation 93 'zext' 'zext_ln22_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.99ns)   --->   "%select_ln22_2 = select i1 %and_ln21, i7 %add_ln22, i7 %select_ln21" [../CCODE_Blocked/gemm.c:22]   --->   Operation 94 'select' 'select_ln22_2' <Predicate = (!icmp_ln20)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln26)   --->   "%k_cast6 = zext i4 %select_ln22" [../CCODE_Blocked/gemm.c:22]   --->   Operation 95 'zext' 'k_cast6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i4 %select_ln22" [../CCODE_Blocked/gemm.c:25]   --->   Operation 96 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln21_3, i32 3, i32 5" [../CCODE_Blocked/gemm.c:25]   --->   Operation 97 'partselect' 'tmp_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i6, i3 %tmp_1, i3 %trunc_ln25, i6 0" [../CCODE_Blocked/gemm.c:25]   --->   Operation 98 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln26 = add i6 %select_ln21_1, i6 %k_cast6" [../CCODE_Blocked/gemm.c:26]   --->   Operation 99 'add' 'add_ln26' <Predicate = (!icmp_ln20)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i7 %select_ln22_2" [../CCODE_Blocked/gemm.c:26]   --->   Operation 100 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%add_ln26_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln26, i6 %add_ln26" [../CCODE_Blocked/gemm.c:26]   --->   Operation 101 'bitconcatenate' 'add_ln26_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i12 %add_ln26_1" [../CCODE_Blocked/gemm.c:26]   --->   Operation 102 'zext' 'zext_ln26' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%m1_addr = getelementptr i64 %m1, i64 0, i64 %zext_ln26" [../CCODE_Blocked/gemm.c:26]   --->   Operation 103 'getelementptr' 'm1_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 104 [2/2] (3.25ns)   --->   "%m1_load = load i12 %m1_addr" [../CCODE_Blocked/gemm.c:26]   --->   Operation 104 'load' 'm1_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 105 [1/1] (1.54ns)   --->   "%add_ln28 = add i12 %shl_ln, i12 %zext_ln21" [../CCODE_Blocked/gemm.c:28]   --->   Operation 105 'add' 'add_ln28' <Predicate = (!icmp_ln20)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln28_6 = or i12 %add_ln28, i12 7" [../CCODE_Blocked/gemm.c:28]   --->   Operation 106 'or' 'or_ln28_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i12 %or_ln28_6" [../CCODE_Blocked/gemm.c:28]   --->   Operation 107 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%m2_addr_7 = getelementptr i64 %m2, i64 0, i64 %zext_ln28_7" [../CCODE_Blocked/gemm.c:28]   --->   Operation 108 'getelementptr' 'm2_addr_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 109 [2/2] (3.25ns)   --->   "%m2_load_7 = load i12 %m2_addr_7" [../CCODE_Blocked/gemm.c:28]   --->   Operation 109 'load' 'm2_load_7' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%prod_addr_7 = getelementptr i64 %prod, i64 0, i64 %zext_ln22_6" [../CCODE_Blocked/gemm.c:29]   --->   Operation 110 'getelementptr' 'prod_addr_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (3.25ns)   --->   "%prod_load_7 = load i12 %prod_addr_7" [../CCODE_Blocked/gemm.c:29]   --->   Operation 111 'load' 'prod_load_7' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 112 [1/1] (1.73ns)   --->   "%add_ln23 = add i4 %select_ln22, i4 1" [../CCODE_Blocked/gemm.c:23]   --->   Operation 112 'add' 'add_ln23' <Predicate = (!icmp_ln20)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.69ns)   --->   "%select_ln22_3 = select i1 %or_ln21, i11 1, i11 %add_ln22_1" [../CCODE_Blocked/gemm.c:22]   --->   Operation 113 'select' 'select_ln22_3' <Predicate = (!icmp_ln20)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%or_ln22_6 = or i12 %select_ln22_1, i12 6" [../CCODE_Blocked/gemm.c:22]   --->   Operation 114 'or' 'or_ln22_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln22_5 = zext i12 %or_ln22_6" [../CCODE_Blocked/gemm.c:22]   --->   Operation 115 'zext' 'zext_ln22_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 116 [1/2] (3.25ns)   --->   "%m1_load = load i12 %m1_addr" [../CCODE_Blocked/gemm.c:26]   --->   Operation 116 'load' 'm1_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln28_5 = or i12 %add_ln28, i12 6" [../CCODE_Blocked/gemm.c:28]   --->   Operation 117 'or' 'or_ln28_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i12 %or_ln28_5" [../CCODE_Blocked/gemm.c:28]   --->   Operation 118 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%m2_addr_6 = getelementptr i64 %m2, i64 0, i64 %zext_ln28_6" [../CCODE_Blocked/gemm.c:28]   --->   Operation 119 'getelementptr' 'm2_addr_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 120 [2/2] (3.25ns)   --->   "%m2_load_6 = load i12 %m2_addr_6" [../CCODE_Blocked/gemm.c:28]   --->   Operation 120 'load' 'm2_load_6' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%prod_addr_6 = getelementptr i64 %prod, i64 0, i64 %zext_ln22_5" [../CCODE_Blocked/gemm.c:29]   --->   Operation 121 'getelementptr' 'prod_addr_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 122 [2/2] (3.25ns)   --->   "%prod_load_6 = load i12 %prod_addr_6" [../CCODE_Blocked/gemm.c:29]   --->   Operation 122 'load' 'prod_load_6' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 123 [1/2] (3.25ns)   --->   "%m2_load_7 = load i12 %m2_addr_7" [../CCODE_Blocked/gemm.c:28]   --->   Operation 123 'load' 'm2_load_7' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 124 [1/2] (3.25ns)   --->   "%prod_load_7 = load i12 %prod_addr_7" [../CCODE_Blocked/gemm.c:29]   --->   Operation 124 'load' 'prod_load_7' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 7.78>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln22_5 = or i12 %select_ln22_1, i12 5" [../CCODE_Blocked/gemm.c:22]   --->   Operation 125 'or' 'or_ln22_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln22_4 = zext i12 %or_ln22_5" [../CCODE_Blocked/gemm.c:22]   --->   Operation 126 'zext' 'zext_ln22_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%temp_x = bitcast i64 %m1_load" [../CCODE_Blocked/gemm.c:26]   --->   Operation 127 'bitcast' 'temp_x' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%or_ln28_4 = or i12 %add_ln28, i12 5" [../CCODE_Blocked/gemm.c:28]   --->   Operation 128 'or' 'or_ln28_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i12 %or_ln28_4" [../CCODE_Blocked/gemm.c:28]   --->   Operation 129 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%m2_addr_5 = getelementptr i64 %m2, i64 0, i64 %zext_ln28_5" [../CCODE_Blocked/gemm.c:28]   --->   Operation 130 'getelementptr' 'm2_addr_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 131 [2/2] (3.25ns)   --->   "%m2_load_5 = load i12 %m2_addr_5" [../CCODE_Blocked/gemm.c:28]   --->   Operation 131 'load' 'm2_load_5' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%prod_addr_5 = getelementptr i64 %prod, i64 0, i64 %zext_ln22_4" [../CCODE_Blocked/gemm.c:29]   --->   Operation 132 'getelementptr' 'prod_addr_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 133 [2/2] (3.25ns)   --->   "%prod_load_5 = load i12 %prod_addr_5" [../CCODE_Blocked/gemm.c:29]   --->   Operation 133 'load' 'prod_load_5' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 134 [1/2] (3.25ns)   --->   "%m2_load_6 = load i12 %m2_addr_6" [../CCODE_Blocked/gemm.c:28]   --->   Operation 134 'load' 'm2_load_6' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 135 [1/2] (3.25ns)   --->   "%prod_load_6 = load i12 %prod_addr_6" [../CCODE_Blocked/gemm.c:29]   --->   Operation 135 'load' 'prod_load_6' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln28_7 = bitcast i64 %m2_load_7" [../CCODE_Blocked/gemm.c:28]   --->   Operation 136 'bitcast' 'bitcast_ln28_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 137 [6/6] (7.78ns)   --->   "%mul_7 = dmul i64 %temp_x, i64 %bitcast_ln28_7" [../CCODE_Blocked/gemm.c:28]   --->   Operation 137 'dmul' 'mul_7' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.78>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i12 %add_ln28" [../CCODE_Blocked/gemm.c:28]   --->   Operation 138 'zext' 'zext_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%m2_addr = getelementptr i64 %m2, i64 0, i64 %zext_ln28" [../CCODE_Blocked/gemm.c:28]   --->   Operation 139 'getelementptr' 'm2_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 140 [2/2] (3.25ns)   --->   "%m2_load = load i12 %m2_addr" [../CCODE_Blocked/gemm.c:28]   --->   Operation 140 'load' 'm2_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 141 [1/2] (3.25ns)   --->   "%m2_load_5 = load i12 %m2_addr_5" [../CCODE_Blocked/gemm.c:28]   --->   Operation 141 'load' 'm2_load_5' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 142 [1/2] (3.25ns)   --->   "%prod_load_5 = load i12 %prod_addr_5" [../CCODE_Blocked/gemm.c:29]   --->   Operation 142 'load' 'prod_load_5' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln28_6 = bitcast i64 %m2_load_6" [../CCODE_Blocked/gemm.c:28]   --->   Operation 143 'bitcast' 'bitcast_ln28_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 144 [6/6] (7.78ns)   --->   "%mul_6 = dmul i64 %temp_x, i64 %bitcast_ln28_6" [../CCODE_Blocked/gemm.c:28]   --->   Operation 144 'dmul' 'mul_6' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [5/6] (7.78ns)   --->   "%mul_7 = dmul i64 %temp_x, i64 %bitcast_ln28_7" [../CCODE_Blocked/gemm.c:28]   --->   Operation 145 'dmul' 'mul_7' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.78>
ST_7 : Operation 146 [1/2] (3.25ns)   --->   "%m2_load = load i12 %m2_addr" [../CCODE_Blocked/gemm.c:28]   --->   Operation 146 'load' 'm2_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%or_ln28 = or i12 %add_ln28, i12 1" [../CCODE_Blocked/gemm.c:28]   --->   Operation 147 'or' 'or_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i12 %or_ln28" [../CCODE_Blocked/gemm.c:28]   --->   Operation 148 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%m2_addr_1 = getelementptr i64 %m2, i64 0, i64 %zext_ln28_1" [../CCODE_Blocked/gemm.c:28]   --->   Operation 149 'getelementptr' 'm2_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 150 [2/2] (3.25ns)   --->   "%m2_load_1 = load i12 %m2_addr_1" [../CCODE_Blocked/gemm.c:28]   --->   Operation 150 'load' 'm2_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln28_5 = bitcast i64 %m2_load_5" [../CCODE_Blocked/gemm.c:28]   --->   Operation 151 'bitcast' 'bitcast_ln28_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 152 [6/6] (7.78ns)   --->   "%mul_5 = dmul i64 %temp_x, i64 %bitcast_ln28_5" [../CCODE_Blocked/gemm.c:28]   --->   Operation 152 'dmul' 'mul_5' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [5/6] (7.78ns)   --->   "%mul_6 = dmul i64 %temp_x, i64 %bitcast_ln28_6" [../CCODE_Blocked/gemm.c:28]   --->   Operation 153 'dmul' 'mul_6' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [4/6] (7.78ns)   --->   "%mul_7 = dmul i64 %temp_x, i64 %bitcast_ln28_7" [../CCODE_Blocked/gemm.c:28]   --->   Operation 154 'dmul' 'mul_7' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.78>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i64 %m2_load" [../CCODE_Blocked/gemm.c:28]   --->   Operation 155 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 156 [6/6] (7.78ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln28" [../CCODE_Blocked/gemm.c:28]   --->   Operation 156 'dmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/2] (3.25ns)   --->   "%m2_load_1 = load i12 %m2_addr_1" [../CCODE_Blocked/gemm.c:28]   --->   Operation 157 'load' 'm2_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%or_ln28_1 = or i12 %add_ln28, i12 2" [../CCODE_Blocked/gemm.c:28]   --->   Operation 158 'or' 'or_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i12 %or_ln28_1" [../CCODE_Blocked/gemm.c:28]   --->   Operation 159 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%m2_addr_2 = getelementptr i64 %m2, i64 0, i64 %zext_ln28_2" [../CCODE_Blocked/gemm.c:28]   --->   Operation 160 'getelementptr' 'm2_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 161 [2/2] (3.25ns)   --->   "%m2_load_2 = load i12 %m2_addr_2" [../CCODE_Blocked/gemm.c:28]   --->   Operation 161 'load' 'm2_load_2' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 162 [5/6] (7.78ns)   --->   "%mul_5 = dmul i64 %temp_x, i64 %bitcast_ln28_5" [../CCODE_Blocked/gemm.c:28]   --->   Operation 162 'dmul' 'mul_5' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [4/6] (7.78ns)   --->   "%mul_6 = dmul i64 %temp_x, i64 %bitcast_ln28_6" [../CCODE_Blocked/gemm.c:28]   --->   Operation 163 'dmul' 'mul_6' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [3/6] (7.78ns)   --->   "%mul_7 = dmul i64 %temp_x, i64 %bitcast_ln28_7" [../CCODE_Blocked/gemm.c:28]   --->   Operation 164 'dmul' 'mul_7' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.78>
ST_9 : Operation 165 [5/6] (7.78ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln28" [../CCODE_Blocked/gemm.c:28]   --->   Operation 165 'dmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast i64 %m2_load_1" [../CCODE_Blocked/gemm.c:28]   --->   Operation 166 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 167 [6/6] (7.78ns)   --->   "%mul_1 = dmul i64 %temp_x, i64 %bitcast_ln28_1" [../CCODE_Blocked/gemm.c:28]   --->   Operation 167 'dmul' 'mul_1' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/2] (3.25ns)   --->   "%m2_load_2 = load i12 %m2_addr_2" [../CCODE_Blocked/gemm.c:28]   --->   Operation 168 'load' 'm2_load_2' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%or_ln28_2 = or i12 %add_ln28, i12 3" [../CCODE_Blocked/gemm.c:28]   --->   Operation 169 'or' 'or_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i12 %or_ln28_2" [../CCODE_Blocked/gemm.c:28]   --->   Operation 170 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%m2_addr_3 = getelementptr i64 %m2, i64 0, i64 %zext_ln28_3" [../CCODE_Blocked/gemm.c:28]   --->   Operation 171 'getelementptr' 'm2_addr_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 172 [2/2] (3.25ns)   --->   "%m2_load_3 = load i12 %m2_addr_3" [../CCODE_Blocked/gemm.c:28]   --->   Operation 172 'load' 'm2_load_3' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 173 [4/6] (7.78ns)   --->   "%mul_5 = dmul i64 %temp_x, i64 %bitcast_ln28_5" [../CCODE_Blocked/gemm.c:28]   --->   Operation 173 'dmul' 'mul_5' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [3/6] (7.78ns)   --->   "%mul_6 = dmul i64 %temp_x, i64 %bitcast_ln28_6" [../CCODE_Blocked/gemm.c:28]   --->   Operation 174 'dmul' 'mul_6' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [2/6] (7.78ns)   --->   "%mul_7 = dmul i64 %temp_x, i64 %bitcast_ln28_7" [../CCODE_Blocked/gemm.c:28]   --->   Operation 175 'dmul' 'mul_7' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.78>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln22_7 = zext i12 %select_ln22_1" [../CCODE_Blocked/gemm.c:22]   --->   Operation 176 'zext' 'zext_ln22_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 177 [4/6] (7.78ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln28" [../CCODE_Blocked/gemm.c:28]   --->   Operation 177 'dmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%prod_addr = getelementptr i64 %prod, i64 0, i64 %zext_ln22_7" [../CCODE_Blocked/gemm.c:29]   --->   Operation 178 'getelementptr' 'prod_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 179 [2/2] (3.25ns)   --->   "%prod_load = load i12 %prod_addr" [../CCODE_Blocked/gemm.c:29]   --->   Operation 179 'load' 'prod_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 180 [5/6] (7.78ns)   --->   "%mul_1 = dmul i64 %temp_x, i64 %bitcast_ln28_1" [../CCODE_Blocked/gemm.c:28]   --->   Operation 180 'dmul' 'mul_1' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast i64 %m2_load_2" [../CCODE_Blocked/gemm.c:28]   --->   Operation 181 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 182 [6/6] (7.78ns)   --->   "%mul_2 = dmul i64 %temp_x, i64 %bitcast_ln28_2" [../CCODE_Blocked/gemm.c:28]   --->   Operation 182 'dmul' 'mul_2' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/2] (3.25ns)   --->   "%m2_load_3 = load i12 %m2_addr_3" [../CCODE_Blocked/gemm.c:28]   --->   Operation 183 'load' 'm2_load_3' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%or_ln28_3 = or i12 %add_ln28, i12 4" [../CCODE_Blocked/gemm.c:28]   --->   Operation 184 'or' 'or_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i12 %or_ln28_3" [../CCODE_Blocked/gemm.c:28]   --->   Operation 185 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%m2_addr_4 = getelementptr i64 %m2, i64 0, i64 %zext_ln28_4" [../CCODE_Blocked/gemm.c:28]   --->   Operation 186 'getelementptr' 'm2_addr_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 187 [2/2] (3.25ns)   --->   "%m2_load_4 = load i12 %m2_addr_4" [../CCODE_Blocked/gemm.c:28]   --->   Operation 187 'load' 'm2_load_4' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 188 [3/6] (7.78ns)   --->   "%mul_5 = dmul i64 %temp_x, i64 %bitcast_ln28_5" [../CCODE_Blocked/gemm.c:28]   --->   Operation 188 'dmul' 'mul_5' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [2/6] (7.78ns)   --->   "%mul_6 = dmul i64 %temp_x, i64 %bitcast_ln28_6" [../CCODE_Blocked/gemm.c:28]   --->   Operation 189 'dmul' 'mul_6' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [1/6] (7.78ns)   --->   "%mul_7 = dmul i64 %temp_x, i64 %bitcast_ln28_7" [../CCODE_Blocked/gemm.c:28]   --->   Operation 190 'dmul' 'mul_7' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.23>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln22_1 = or i12 %select_ln22_1, i12 1" [../CCODE_Blocked/gemm.c:22]   --->   Operation 191 'or' 'or_ln22_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i12 %or_ln22_1" [../CCODE_Blocked/gemm.c:22]   --->   Operation 192 'zext' 'zext_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 193 [3/6] (7.78ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln28" [../CCODE_Blocked/gemm.c:28]   --->   Operation 193 'dmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [1/2] (3.25ns)   --->   "%prod_load = load i12 %prod_addr" [../CCODE_Blocked/gemm.c:29]   --->   Operation 194 'load' 'prod_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 195 [4/6] (7.78ns)   --->   "%mul_1 = dmul i64 %temp_x, i64 %bitcast_ln28_1" [../CCODE_Blocked/gemm.c:28]   --->   Operation 195 'dmul' 'mul_1' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%prod_addr_1 = getelementptr i64 %prod, i64 0, i64 %zext_ln22" [../CCODE_Blocked/gemm.c:29]   --->   Operation 196 'getelementptr' 'prod_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 197 [2/2] (3.25ns)   --->   "%prod_load_1 = load i12 %prod_addr_1" [../CCODE_Blocked/gemm.c:29]   --->   Operation 197 'load' 'prod_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 198 [5/6] (7.78ns)   --->   "%mul_2 = dmul i64 %temp_x, i64 %bitcast_ln28_2" [../CCODE_Blocked/gemm.c:28]   --->   Operation 198 'dmul' 'mul_2' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast i64 %m2_load_3" [../CCODE_Blocked/gemm.c:28]   --->   Operation 199 'bitcast' 'bitcast_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 200 [6/6] (7.78ns)   --->   "%mul_3 = dmul i64 %temp_x, i64 %bitcast_ln28_3" [../CCODE_Blocked/gemm.c:28]   --->   Operation 200 'dmul' 'mul_3' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [1/2] (3.25ns)   --->   "%m2_load_4 = load i12 %m2_addr_4" [../CCODE_Blocked/gemm.c:28]   --->   Operation 201 'load' 'm2_load_4' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 202 [2/6] (7.78ns)   --->   "%mul_5 = dmul i64 %temp_x, i64 %bitcast_ln28_5" [../CCODE_Blocked/gemm.c:28]   --->   Operation 202 'dmul' 'mul_5' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 203 [1/6] (7.78ns)   --->   "%mul_6 = dmul i64 %temp_x, i64 %bitcast_ln28_6" [../CCODE_Blocked/gemm.c:28]   --->   Operation 203 'dmul' 'mul_6' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln29_7 = bitcast i64 %prod_load_7" [../CCODE_Blocked/gemm.c:29]   --->   Operation 204 'bitcast' 'bitcast_ln29_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 205 [5/5] (8.23ns)   --->   "%add_7 = dadd i64 %bitcast_ln29_7, i64 %mul_7" [../CCODE_Blocked/gemm.c:29]   --->   Operation 205 'dadd' 'add_7' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.23>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%or_ln22_2 = or i12 %select_ln22_1, i12 2" [../CCODE_Blocked/gemm.c:22]   --->   Operation 206 'or' 'or_ln22_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i12 %or_ln22_2" [../CCODE_Blocked/gemm.c:22]   --->   Operation 207 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 208 [2/6] (7.78ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln28" [../CCODE_Blocked/gemm.c:28]   --->   Operation 208 'dmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [3/6] (7.78ns)   --->   "%mul_1 = dmul i64 %temp_x, i64 %bitcast_ln28_1" [../CCODE_Blocked/gemm.c:28]   --->   Operation 209 'dmul' 'mul_1' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 210 [1/2] (3.25ns)   --->   "%prod_load_1 = load i12 %prod_addr_1" [../CCODE_Blocked/gemm.c:29]   --->   Operation 210 'load' 'prod_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 211 [4/6] (7.78ns)   --->   "%mul_2 = dmul i64 %temp_x, i64 %bitcast_ln28_2" [../CCODE_Blocked/gemm.c:28]   --->   Operation 211 'dmul' 'mul_2' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%prod_addr_2 = getelementptr i64 %prod, i64 0, i64 %zext_ln22_1" [../CCODE_Blocked/gemm.c:29]   --->   Operation 212 'getelementptr' 'prod_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 213 [2/2] (3.25ns)   --->   "%prod_load_2 = load i12 %prod_addr_2" [../CCODE_Blocked/gemm.c:29]   --->   Operation 213 'load' 'prod_load_2' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 214 [5/6] (7.78ns)   --->   "%mul_3 = dmul i64 %temp_x, i64 %bitcast_ln28_3" [../CCODE_Blocked/gemm.c:28]   --->   Operation 214 'dmul' 'mul_3' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln28_4 = bitcast i64 %m2_load_4" [../CCODE_Blocked/gemm.c:28]   --->   Operation 215 'bitcast' 'bitcast_ln28_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 216 [6/6] (7.78ns)   --->   "%mul_4 = dmul i64 %temp_x, i64 %bitcast_ln28_4" [../CCODE_Blocked/gemm.c:28]   --->   Operation 216 'dmul' 'mul_4' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 217 [1/6] (7.78ns)   --->   "%mul_5 = dmul i64 %temp_x, i64 %bitcast_ln28_5" [../CCODE_Blocked/gemm.c:28]   --->   Operation 217 'dmul' 'mul_5' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%bitcast_ln29_6 = bitcast i64 %prod_load_6" [../CCODE_Blocked/gemm.c:29]   --->   Operation 218 'bitcast' 'bitcast_ln29_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 219 [5/5] (8.23ns)   --->   "%add_6 = dadd i64 %bitcast_ln29_6, i64 %mul_6" [../CCODE_Blocked/gemm.c:29]   --->   Operation 219 'dadd' 'add_6' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 220 [4/5] (8.23ns)   --->   "%add_7 = dadd i64 %bitcast_ln29_7, i64 %mul_7" [../CCODE_Blocked/gemm.c:29]   --->   Operation 220 'dadd' 'add_7' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.23>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%or_ln22_3 = or i12 %select_ln22_1, i12 3" [../CCODE_Blocked/gemm.c:22]   --->   Operation 221 'or' 'or_ln22_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i12 %or_ln22_3" [../CCODE_Blocked/gemm.c:22]   --->   Operation 222 'zext' 'zext_ln22_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 223 [1/6] (7.78ns)   --->   "%mul = dmul i64 %temp_x, i64 %bitcast_ln28" [../CCODE_Blocked/gemm.c:28]   --->   Operation 223 'dmul' 'mul' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 224 [2/6] (7.78ns)   --->   "%mul_1 = dmul i64 %temp_x, i64 %bitcast_ln28_1" [../CCODE_Blocked/gemm.c:28]   --->   Operation 224 'dmul' 'mul_1' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 225 [3/6] (7.78ns)   --->   "%mul_2 = dmul i64 %temp_x, i64 %bitcast_ln28_2" [../CCODE_Blocked/gemm.c:28]   --->   Operation 225 'dmul' 'mul_2' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 226 [1/2] (3.25ns)   --->   "%prod_load_2 = load i12 %prod_addr_2" [../CCODE_Blocked/gemm.c:29]   --->   Operation 226 'load' 'prod_load_2' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 227 [4/6] (7.78ns)   --->   "%mul_3 = dmul i64 %temp_x, i64 %bitcast_ln28_3" [../CCODE_Blocked/gemm.c:28]   --->   Operation 227 'dmul' 'mul_3' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%prod_addr_3 = getelementptr i64 %prod, i64 0, i64 %zext_ln22_2" [../CCODE_Blocked/gemm.c:29]   --->   Operation 228 'getelementptr' 'prod_addr_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 229 [2/2] (3.25ns)   --->   "%prod_load_3 = load i12 %prod_addr_3" [../CCODE_Blocked/gemm.c:29]   --->   Operation 229 'load' 'prod_load_3' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 230 [5/6] (7.78ns)   --->   "%mul_4 = dmul i64 %temp_x, i64 %bitcast_ln28_4" [../CCODE_Blocked/gemm.c:28]   --->   Operation 230 'dmul' 'mul_4' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%bitcast_ln29_5 = bitcast i64 %prod_load_5" [../CCODE_Blocked/gemm.c:29]   --->   Operation 231 'bitcast' 'bitcast_ln29_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 232 [5/5] (8.23ns)   --->   "%add_5 = dadd i64 %bitcast_ln29_5, i64 %mul_5" [../CCODE_Blocked/gemm.c:29]   --->   Operation 232 'dadd' 'add_5' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 233 [4/5] (8.23ns)   --->   "%add_6 = dadd i64 %bitcast_ln29_6, i64 %mul_6" [../CCODE_Blocked/gemm.c:29]   --->   Operation 233 'dadd' 'add_6' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 234 [3/5] (8.23ns)   --->   "%add_7 = dadd i64 %bitcast_ln29_7, i64 %mul_7" [../CCODE_Blocked/gemm.c:29]   --->   Operation 234 'dadd' 'add_7' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.23>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%or_ln22_4 = or i12 %select_ln22_1, i12 4" [../CCODE_Blocked/gemm.c:22]   --->   Operation 235 'or' 'or_ln22_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln22_3 = zext i12 %or_ln22_4" [../CCODE_Blocked/gemm.c:22]   --->   Operation 236 'zext' 'zext_ln22_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i64 %prod_load" [../CCODE_Blocked/gemm.c:29]   --->   Operation 237 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 238 [5/5] (8.23ns)   --->   "%add = dadd i64 %bitcast_ln29, i64 %mul" [../CCODE_Blocked/gemm.c:29]   --->   Operation 238 'dadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [1/6] (7.78ns)   --->   "%mul_1 = dmul i64 %temp_x, i64 %bitcast_ln28_1" [../CCODE_Blocked/gemm.c:28]   --->   Operation 239 'dmul' 'mul_1' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [2/6] (7.78ns)   --->   "%mul_2 = dmul i64 %temp_x, i64 %bitcast_ln28_2" [../CCODE_Blocked/gemm.c:28]   --->   Operation 240 'dmul' 'mul_2' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [3/6] (7.78ns)   --->   "%mul_3 = dmul i64 %temp_x, i64 %bitcast_ln28_3" [../CCODE_Blocked/gemm.c:28]   --->   Operation 241 'dmul' 'mul_3' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 242 [1/2] (3.25ns)   --->   "%prod_load_3 = load i12 %prod_addr_3" [../CCODE_Blocked/gemm.c:29]   --->   Operation 242 'load' 'prod_load_3' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 243 [4/6] (7.78ns)   --->   "%mul_4 = dmul i64 %temp_x, i64 %bitcast_ln28_4" [../CCODE_Blocked/gemm.c:28]   --->   Operation 243 'dmul' 'mul_4' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%prod_addr_4 = getelementptr i64 %prod, i64 0, i64 %zext_ln22_3" [../CCODE_Blocked/gemm.c:29]   --->   Operation 244 'getelementptr' 'prod_addr_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 245 [2/2] (3.25ns)   --->   "%prod_load_4 = load i12 %prod_addr_4" [../CCODE_Blocked/gemm.c:29]   --->   Operation 245 'load' 'prod_load_4' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 246 [4/5] (8.23ns)   --->   "%add_5 = dadd i64 %bitcast_ln29_5, i64 %mul_5" [../CCODE_Blocked/gemm.c:29]   --->   Operation 246 'dadd' 'add_5' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 247 [3/5] (8.23ns)   --->   "%add_6 = dadd i64 %bitcast_ln29_6, i64 %mul_6" [../CCODE_Blocked/gemm.c:29]   --->   Operation 247 'dadd' 'add_6' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 248 [2/5] (8.23ns)   --->   "%add_7 = dadd i64 %bitcast_ln29_7, i64 %mul_7" [../CCODE_Blocked/gemm.c:29]   --->   Operation 248 'dadd' 'add_7' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.23>
ST_15 : Operation 249 [4/5] (8.23ns)   --->   "%add = dadd i64 %bitcast_ln29, i64 %mul" [../CCODE_Blocked/gemm.c:29]   --->   Operation 249 'dadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "%bitcast_ln29_8 = bitcast i64 %prod_load_1" [../CCODE_Blocked/gemm.c:29]   --->   Operation 250 'bitcast' 'bitcast_ln29_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 251 [5/5] (8.23ns)   --->   "%add_1 = dadd i64 %bitcast_ln29_8, i64 %mul_1" [../CCODE_Blocked/gemm.c:29]   --->   Operation 251 'dadd' 'add_1' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 252 [1/6] (7.78ns)   --->   "%mul_2 = dmul i64 %temp_x, i64 %bitcast_ln28_2" [../CCODE_Blocked/gemm.c:28]   --->   Operation 252 'dmul' 'mul_2' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [2/6] (7.78ns)   --->   "%mul_3 = dmul i64 %temp_x, i64 %bitcast_ln28_3" [../CCODE_Blocked/gemm.c:28]   --->   Operation 253 'dmul' 'mul_3' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 254 [3/6] (7.78ns)   --->   "%mul_4 = dmul i64 %temp_x, i64 %bitcast_ln28_4" [../CCODE_Blocked/gemm.c:28]   --->   Operation 254 'dmul' 'mul_4' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 255 [1/2] (3.25ns)   --->   "%prod_load_4 = load i12 %prod_addr_4" [../CCODE_Blocked/gemm.c:29]   --->   Operation 255 'load' 'prod_load_4' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 256 [3/5] (8.23ns)   --->   "%add_5 = dadd i64 %bitcast_ln29_5, i64 %mul_5" [../CCODE_Blocked/gemm.c:29]   --->   Operation 256 'dadd' 'add_5' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 257 [2/5] (8.23ns)   --->   "%add_6 = dadd i64 %bitcast_ln29_6, i64 %mul_6" [../CCODE_Blocked/gemm.c:29]   --->   Operation 257 'dadd' 'add_6' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 258 [1/5] (8.23ns)   --->   "%add_7 = dadd i64 %bitcast_ln29_7, i64 %mul_7" [../CCODE_Blocked/gemm.c:29]   --->   Operation 258 'dadd' 'add_7' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.23>
ST_16 : Operation 259 [3/5] (8.23ns)   --->   "%add = dadd i64 %bitcast_ln29, i64 %mul" [../CCODE_Blocked/gemm.c:29]   --->   Operation 259 'dadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 260 [4/5] (8.23ns)   --->   "%add_1 = dadd i64 %bitcast_ln29_8, i64 %mul_1" [../CCODE_Blocked/gemm.c:29]   --->   Operation 260 'dadd' 'add_1' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 261 [1/1] (0.00ns)   --->   "%bitcast_ln29_2 = bitcast i64 %prod_load_2" [../CCODE_Blocked/gemm.c:29]   --->   Operation 261 'bitcast' 'bitcast_ln29_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 262 [5/5] (8.23ns)   --->   "%add_2 = dadd i64 %bitcast_ln29_2, i64 %mul_2" [../CCODE_Blocked/gemm.c:29]   --->   Operation 262 'dadd' 'add_2' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 263 [1/6] (7.78ns)   --->   "%mul_3 = dmul i64 %temp_x, i64 %bitcast_ln28_3" [../CCODE_Blocked/gemm.c:28]   --->   Operation 263 'dmul' 'mul_3' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 264 [2/6] (7.78ns)   --->   "%mul_4 = dmul i64 %temp_x, i64 %bitcast_ln28_4" [../CCODE_Blocked/gemm.c:28]   --->   Operation 264 'dmul' 'mul_4' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 265 [2/5] (8.23ns)   --->   "%add_5 = dadd i64 %bitcast_ln29_5, i64 %mul_5" [../CCODE_Blocked/gemm.c:29]   --->   Operation 265 'dadd' 'add_5' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 266 [1/5] (8.23ns)   --->   "%add_6 = dadd i64 %bitcast_ln29_6, i64 %mul_6" [../CCODE_Blocked/gemm.c:29]   --->   Operation 266 'dadd' 'add_6' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 267 [1/1] (0.00ns)   --->   "%bitcast_ln29_15 = bitcast i64 %add_7" [../CCODE_Blocked/gemm.c:29]   --->   Operation 267 'bitcast' 'bitcast_ln29_15' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 268 [1/1] (3.25ns)   --->   "%store_ln29 = store i64 %bitcast_ln29_15, i12 %prod_addr_7" [../CCODE_Blocked/gemm.c:29]   --->   Operation 268 'store' 'store_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 8.23>
ST_17 : Operation 269 [2/5] (8.23ns)   --->   "%add = dadd i64 %bitcast_ln29, i64 %mul" [../CCODE_Blocked/gemm.c:29]   --->   Operation 269 'dadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 270 [3/5] (8.23ns)   --->   "%add_1 = dadd i64 %bitcast_ln29_8, i64 %mul_1" [../CCODE_Blocked/gemm.c:29]   --->   Operation 270 'dadd' 'add_1' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 271 [4/5] (8.23ns)   --->   "%add_2 = dadd i64 %bitcast_ln29_2, i64 %mul_2" [../CCODE_Blocked/gemm.c:29]   --->   Operation 271 'dadd' 'add_2' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%bitcast_ln29_3 = bitcast i64 %prod_load_3" [../CCODE_Blocked/gemm.c:29]   --->   Operation 272 'bitcast' 'bitcast_ln29_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 273 [5/5] (8.23ns)   --->   "%add_3 = dadd i64 %bitcast_ln29_3, i64 %mul_3" [../CCODE_Blocked/gemm.c:29]   --->   Operation 273 'dadd' 'add_3' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 274 [1/6] (7.78ns)   --->   "%mul_4 = dmul i64 %temp_x, i64 %bitcast_ln28_4" [../CCODE_Blocked/gemm.c:28]   --->   Operation 274 'dmul' 'mul_4' <Predicate = (!icmp_ln20)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 275 [1/5] (8.23ns)   --->   "%add_5 = dadd i64 %bitcast_ln29_5, i64 %mul_5" [../CCODE_Blocked/gemm.c:29]   --->   Operation 275 'dadd' 'add_5' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%bitcast_ln29_14 = bitcast i64 %add_6" [../CCODE_Blocked/gemm.c:29]   --->   Operation 276 'bitcast' 'bitcast_ln29_14' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (3.25ns)   --->   "%store_ln29 = store i64 %bitcast_ln29_14, i12 %prod_addr_6" [../CCODE_Blocked/gemm.c:29]   --->   Operation 277 'store' 'store_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 8.23>
ST_18 : Operation 278 [1/5] (8.23ns)   --->   "%add = dadd i64 %bitcast_ln29, i64 %mul" [../CCODE_Blocked/gemm.c:29]   --->   Operation 278 'dadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 279 [2/5] (8.23ns)   --->   "%add_1 = dadd i64 %bitcast_ln29_8, i64 %mul_1" [../CCODE_Blocked/gemm.c:29]   --->   Operation 279 'dadd' 'add_1' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 280 [3/5] (8.23ns)   --->   "%add_2 = dadd i64 %bitcast_ln29_2, i64 %mul_2" [../CCODE_Blocked/gemm.c:29]   --->   Operation 280 'dadd' 'add_2' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 281 [4/5] (8.23ns)   --->   "%add_3 = dadd i64 %bitcast_ln29_3, i64 %mul_3" [../CCODE_Blocked/gemm.c:29]   --->   Operation 281 'dadd' 'add_3' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 282 [1/1] (0.00ns)   --->   "%bitcast_ln29_4 = bitcast i64 %prod_load_4" [../CCODE_Blocked/gemm.c:29]   --->   Operation 282 'bitcast' 'bitcast_ln29_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 283 [5/5] (8.23ns)   --->   "%add_4 = dadd i64 %bitcast_ln29_4, i64 %mul_4" [../CCODE_Blocked/gemm.c:29]   --->   Operation 283 'dadd' 'add_4' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 284 [1/1] (0.00ns)   --->   "%bitcast_ln29_13 = bitcast i64 %add_5" [../CCODE_Blocked/gemm.c:29]   --->   Operation 284 'bitcast' 'bitcast_ln29_13' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 285 [1/1] (3.25ns)   --->   "%store_ln29 = store i64 %bitcast_ln29_13, i12 %prod_addr_5" [../CCODE_Blocked/gemm.c:29]   --->   Operation 285 'store' 'store_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 286 [1/1] (0.70ns)   --->   "%select_ln21_4 = select i1 %icmp_ln21, i14 1, i14 %add_ln21_1" [../CCODE_Blocked/gemm.c:21]   --->   Operation 286 'select' 'select_ln21_4' <Predicate = (!icmp_ln20)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.23>
ST_19 : Operation 287 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast i64 %add" [../CCODE_Blocked/gemm.c:29]   --->   Operation 287 'bitcast' 'bitcast_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 288 [1/1] (3.25ns)   --->   "%store_ln29 = store i64 %bitcast_ln29_1, i12 %prod_addr" [../CCODE_Blocked/gemm.c:29]   --->   Operation 288 'store' 'store_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 289 [1/5] (8.23ns)   --->   "%add_1 = dadd i64 %bitcast_ln29_8, i64 %mul_1" [../CCODE_Blocked/gemm.c:29]   --->   Operation 289 'dadd' 'add_1' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 290 [2/5] (8.23ns)   --->   "%add_2 = dadd i64 %bitcast_ln29_2, i64 %mul_2" [../CCODE_Blocked/gemm.c:29]   --->   Operation 290 'dadd' 'add_2' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 291 [3/5] (8.23ns)   --->   "%add_3 = dadd i64 %bitcast_ln29_3, i64 %mul_3" [../CCODE_Blocked/gemm.c:29]   --->   Operation 291 'dadd' 'add_3' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 292 [4/5] (8.23ns)   --->   "%add_4 = dadd i64 %bitcast_ln29_4, i64 %mul_4" [../CCODE_Blocked/gemm.c:29]   --->   Operation 292 'dadd' 'add_4' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.23>
ST_20 : Operation 293 [1/5] (8.23ns)   --->   "%add_2 = dadd i64 %bitcast_ln29_2, i64 %mul_2" [../CCODE_Blocked/gemm.c:29]   --->   Operation 293 'dadd' 'add_2' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 294 [2/5] (8.23ns)   --->   "%add_3 = dadd i64 %bitcast_ln29_3, i64 %mul_3" [../CCODE_Blocked/gemm.c:29]   --->   Operation 294 'dadd' 'add_3' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 295 [3/5] (8.23ns)   --->   "%add_4 = dadd i64 %bitcast_ln29_4, i64 %mul_4" [../CCODE_Blocked/gemm.c:29]   --->   Operation 295 'dadd' 'add_4' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.23>
ST_21 : Operation 296 [1/5] (8.23ns)   --->   "%add_3 = dadd i64 %bitcast_ln29_3, i64 %mul_3" [../CCODE_Blocked/gemm.c:29]   --->   Operation 296 'dadd' 'add_3' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 297 [2/5] (8.23ns)   --->   "%add_4 = dadd i64 %bitcast_ln29_4, i64 %mul_4" [../CCODE_Blocked/gemm.c:29]   --->   Operation 297 'dadd' 'add_4' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.23>
ST_22 : Operation 298 [1/5] (8.23ns)   --->   "%add_4 = dadd i64 %bitcast_ln29_4, i64 %mul_4" [../CCODE_Blocked/gemm.c:29]   --->   Operation 298 'dadd' 'add_4' <Predicate = (!icmp_ln20)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 299 [1/1] (0.00ns)   --->   "%bitcast_ln29_9 = bitcast i64 %add_1" [../CCODE_Blocked/gemm.c:29]   --->   Operation 299 'bitcast' 'bitcast_ln29_9' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_23 : Operation 300 [1/1] (3.25ns)   --->   "%store_ln29 = store i64 %bitcast_ln29_9, i12 %prod_addr_1" [../CCODE_Blocked/gemm.c:29]   --->   Operation 300 'store' 'store_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 301 [1/1] (0.00ns)   --->   "%bitcast_ln29_10 = bitcast i64 %add_2" [../CCODE_Blocked/gemm.c:29]   --->   Operation 301 'bitcast' 'bitcast_ln29_10' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_24 : Operation 302 [1/1] (3.25ns)   --->   "%store_ln29 = store i64 %bitcast_ln29_10, i12 %prod_addr_2" [../CCODE_Blocked/gemm.c:29]   --->   Operation 302 'store' 'store_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 303 [1/1] (0.00ns)   --->   "%bitcast_ln29_11 = bitcast i64 %add_3" [../CCODE_Blocked/gemm.c:29]   --->   Operation 303 'bitcast' 'bitcast_ln29_11' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_25 : Operation 304 [1/1] (3.25ns)   --->   "%store_ln29 = store i64 %bitcast_ln29_11, i12 %prod_addr_3" [../CCODE_Blocked/gemm.c:29]   --->   Operation 304 'store' 'store_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 26 <SV = 25> <Delay = 3.25>
ST_26 : Operation 305 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loopjj_loopi_loopk_str"   --->   Operation 305 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_26 : Operation 306 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 306 'speclooptripcount' 'empty_15' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_26 : Operation 307 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 307 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_26 : Operation 308 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loopkk_loopi_loopk_str"   --->   Operation 308 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_26 : Operation 309 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 309 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_26 : Operation 310 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loopi_loopk_str"   --->   Operation 310 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_26 : Operation 311 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 311 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_26 : Operation 312 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../CCODE_Blocked/gemm.c:16]   --->   Operation 312 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_26 : Operation 313 [1/1] (0.00ns)   --->   "%bitcast_ln29_12 = bitcast i64 %add_4" [../CCODE_Blocked/gemm.c:29]   --->   Operation 313 'bitcast' 'bitcast_ln29_12' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_26 : Operation 314 [1/1] (3.25ns)   --->   "%store_ln29 = store i64 %bitcast_ln29_12, i12 %prod_addr_4" [../CCODE_Blocked/gemm.c:29]   --->   Operation 314 'store' 'store_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 315 'br' 'br_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 27 <SV = 3> <Delay = 0.00>
ST_27 : Operation 316 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [../CCODE_Blocked/gemm.c:35]   --->   Operation 316 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.1ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten121', ../CCODE_Blocked/gemm.c:20) with incoming values : ('add_ln20', ../CCODE_Blocked/gemm.c:20) [20]  (1.59 ns)

 <State 2>: 4.17ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten63', ../CCODE_Blocked/gemm.c:21) with incoming values : ('select_ln21_4', ../CCODE_Blocked/gemm.c:21) [22]  (0 ns)
	'icmp' operation ('icmp_ln21', ../CCODE_Blocked/gemm.c:21) [38]  (2.21 ns)
	'xor' operation ('xor_ln20', ../CCODE_Blocked/gemm.c:20) [48]  (0.978 ns)
	'and' operation ('and_ln20_1', ../CCODE_Blocked/gemm.c:20) [52]  (0.978 ns)

 <State 3>: 9.34ns
The critical path consists of the following:
	'or' operation ('or_ln21', ../CCODE_Blocked/gemm.c:21) [55]  (0.978 ns)
	'select' operation ('select_ln21', ../CCODE_Blocked/gemm.c:21) [56]  (0.993 ns)
	'add' operation ('add_ln22', ../CCODE_Blocked/gemm.c:22) [65]  (1.87 ns)
	'add' operation ('add_ln29_1', ../CCODE_Blocked/gemm.c:29) [72]  (1.55 ns)
	'select' operation ('select_ln22_1', ../CCODE_Blocked/gemm.c:22) [73]  (0.697 ns)
	'or' operation ('or_ln22_7', ../CCODE_Blocked/gemm.c:22) [87]  (0 ns)
	'getelementptr' operation ('prod_addr_7', ../CCODE_Blocked/gemm.c:29) [193]  (0 ns)
	'load' operation ('prod_load_7', ../CCODE_Blocked/gemm.c:29) on array 'prod' [194]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('m1_load', ../CCODE_Blocked/gemm.c:26) on array 'm1' [101]  (3.25 ns)

 <State 5>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_7', ../CCODE_Blocked/gemm.c:28) [192]  (7.79 ns)

 <State 6>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_6', ../CCODE_Blocked/gemm.c:28) [180]  (7.79 ns)

 <State 7>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_5', ../CCODE_Blocked/gemm.c:28) [168]  (7.79 ns)

 <State 8>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CCODE_Blocked/gemm.c:28) [108]  (7.79 ns)

 <State 9>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CCODE_Blocked/gemm.c:28) [108]  (7.79 ns)

 <State 10>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CCODE_Blocked/gemm.c:28) [108]  (7.79 ns)

 <State 11>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_7', ../CCODE_Blocked/gemm.c:29) [196]  (8.23 ns)

 <State 12>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_6', ../CCODE_Blocked/gemm.c:29) [184]  (8.23 ns)

 <State 13>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_5', ../CCODE_Blocked/gemm.c:29) [172]  (8.23 ns)

 <State 14>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add', ../CCODE_Blocked/gemm.c:29) [112]  (8.23 ns)

 <State 15>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add', ../CCODE_Blocked/gemm.c:29) [112]  (8.23 ns)

 <State 16>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add', ../CCODE_Blocked/gemm.c:29) [112]  (8.23 ns)

 <State 17>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add', ../CCODE_Blocked/gemm.c:29) [112]  (8.23 ns)

 <State 18>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add', ../CCODE_Blocked/gemm.c:29) [112]  (8.23 ns)

 <State 19>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_1', ../CCODE_Blocked/gemm.c:29) [124]  (8.23 ns)

 <State 20>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_2', ../CCODE_Blocked/gemm.c:29) [136]  (8.23 ns)

 <State 21>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_3', ../CCODE_Blocked/gemm.c:29) [148]  (8.23 ns)

 <State 22>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_4', ../CCODE_Blocked/gemm.c:29) [160]  (8.23 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln29', ../CCODE_Blocked/gemm.c:29) of variable 'bitcast_ln29_9', ../CCODE_Blocked/gemm.c:29 on array 'prod' [126]  (3.25 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln29', ../CCODE_Blocked/gemm.c:29) of variable 'bitcast_ln29_10', ../CCODE_Blocked/gemm.c:29 on array 'prod' [138]  (3.25 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln29', ../CCODE_Blocked/gemm.c:29) of variable 'bitcast_ln29_11', ../CCODE_Blocked/gemm.c:29 on array 'prod' [150]  (3.25 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln29', ../CCODE_Blocked/gemm.c:29) of variable 'bitcast_ln29_12', ../CCODE_Blocked/gemm.c:29 on array 'prod' [162]  (3.25 ns)

 <State 27>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
