#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 23 16:22:27 2018
# Process ID: 14884
# Current directory: H:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.runs/synth_1
# Command line: vivado.exe -log lab9_2_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab9_2_2.tcl
# Log file: H:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.runs/synth_1/lab9_2_2.vds
# Journal file: H:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab9_2_2.tcl -notrace
Command: synth_design -top lab9_2_2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16972 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 388.617 ; gain = 98.527
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab9_2_2' [H:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.srcs/sources_1/new/lab9_2_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_1hz' [H:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.srcs/sources_1/new/clock_1hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [H:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.runs/synth_1/.Xil/Vivado-14884-YxGuo/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [H:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.runs/synth_1/.Xil/Vivado-14884-YxGuo/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_1hz' (2#1) [H:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.srcs/sources_1/new/clock_1hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [H:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_0' [H:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.runs/synth_1/.Xil/Vivado-14884-YxGuo/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_0' (3#1) [H:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.runs/synth_1/.Xil/Vivado-14884-YxGuo/realtime/c_counter_binary_0_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 'Q' does not match port width (8) of module 'c_counter_binary_0' [H:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.srcs/sources_1/new/counter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [H:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.srcs/sources_1/new/counter.v:23]
WARNING: [Synth 8-689] width (8) of port connection 's' does not match port width (3) of module 'counter' [H:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.srcs/sources_1/new/lab9_2_2.v:30]
INFO: [Synth 8-6155] done synthesizing module 'lab9_2_2' (5#1) [H:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.srcs/sources_1/new/lab9_2_2.v:23]
WARNING: [Synth 8-3917] design lab9_2_2 has port s[7] driven by constant 0
WARNING: [Synth 8-3917] design lab9_2_2 has port s[6] driven by constant 0
WARNING: [Synth 8-3917] design lab9_2_2 has port s[5] driven by constant 0
WARNING: [Synth 8-3917] design lab9_2_2 has port s[4] driven by constant 0
WARNING: [Synth 8-3917] design lab9_2_2 has port s[3] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 443.121 ; gain = 153.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 443.121 ; gain = 153.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 443.121 ; gain = 153.031
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U1/U'
Finished Parsing XDC File [h:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U1/U'
Parsing XDC File [h:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'U2/U'
Finished Parsing XDC File [h:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'U2/U'
Parsing XDC File [H:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.srcs/constrs_1/new/nexys4.xdc]
Finished Parsing XDC File [H:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.srcs/constrs_1/new/nexys4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.srcs/constrs_1/new/nexys4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab9_2_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab9_2_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 770.516 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 770.516 ; gain = 480.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 770.516 ; gain = 480.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_5mhz. (constraint file  {h:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_5mhz. (constraint file  {h:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for U1/U. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U2/U. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 770.516 ; gain = 480.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 770.516 ; gain = 480.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_1hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design lab9_2_2 has port s[7] driven by constant 0
WARNING: [Synth 8-3917] design lab9_2_2 has port s[6] driven by constant 0
WARNING: [Synth 8-3917] design lab9_2_2 has port s[5] driven by constant 0
WARNING: [Synth 8-3917] design lab9_2_2 has port s[4] driven by constant 0
WARNING: [Synth 8-3917] design lab9_2_2 has port s[3] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 770.516 ; gain = 480.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'U1/U/clk_out1' to pin 'U1/U/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 784.141 ; gain = 494.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 804.129 ; gain = 514.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 804.895 ; gain = 514.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 804.895 ; gain = 514.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 804.895 ; gain = 514.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 804.895 ; gain = 514.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 804.895 ; gain = 514.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 804.895 ; gain = 514.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 804.895 ; gain = 514.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |clk_wiz_0          |         1|
|2     |c_counter_binary_0 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |c_counter_binary_0 |     1|
|2     |clk_wiz_0          |     1|
|3     |CARRY4             |     6|
|4     |LUT1               |     1|
|5     |LUT2               |     1|
|6     |LUT3               |     2|
|7     |LUT4               |     3|
|8     |LUT5               |     1|
|9     |LUT6               |     4|
|10    |FDRE               |    24|
|11    |IBUF               |     3|
|12    |OBUF               |     8|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |    63|
|2     |  U1     |clock_1hz |    44|
|3     |  U2     |counter   |     8|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 804.895 ; gain = 514.805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 804.895 ; gain = 187.410
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 804.895 ; gain = 514.805
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 806.391 ; gain = 527.777
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'H:/gyx verilog/digital/lab_9/lab9_2_2/lab9_2_2.runs/synth_1/lab9_2_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab9_2_2_utilization_synth.rpt -pb lab9_2_2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 806.391 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 23 16:23:04 2018...
