// Seed: 3073278583
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    output id_5,
    input logic id_6,
    output id_7,
    input id_8,
    input id_9,
    output id_10,
    input logic id_11,
    output id_12
);
  reg id_13, id_14;
  always @(1 or posedge id_0) begin
    id_7 <= id_13;
    id_5 <= id_8[1];
  end
  reg id_15, id_16 = id_14;
endmodule
