INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/impl/func/xsim/project_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_reti_logiche
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alex/OneDrive - Politecnico di Milano/Università/PoliDesk/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
