module control_unit(
    input wire [6:0] opcode,

    output reg branch,
    output reg mem_read,
    output reg mem_to_reg,
    output reg [1:0] alu_op,
    output reg mem_write,
    output reg alu_src,
    output reg reg_write
);
    always @(*) begin
        branch     = 1'b0;
        mem_read   = 1'b0;
        mem_to_reg = 1'b0;
        alu_op     = 2'b00;
        mem_write  = 1'b0;
        alu_src    = 1'b0;
        reg_write  = 1'b0;
        case (opcode)
            7'b0110011: begin // R-type
                reg_write  = 1'b1;
                alu_op     = 2'b10;
            end
            7'b0010011: begin // I-type
                alu_src    = 1'b1;
                reg_write  = 1'b1;
                alu_op     = 2'b10;
            end
            7'b0000011: begin // Load
                alu_src    = 1'b1;
                mem_to_reg = 1'b1;
                reg_write  = 1'b1;
                mem_read   = 1'b1;
                alu_op     = 2'b00;
            end
            7'b0100011: begin // Store
                mem_write  = 1'b1;
                alu_src    = 1'b1;
                alu_op     = 2'b00;
            end
            7'b1100011: begin // Branch
                branch     = 1'b1;
                alu_op     = 2'b01;
            end
            default: begin
                // do nothin
            end
        endcase
    end
endmodule