
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 122872                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489528                       # Number of bytes of host memory used
host_op_rate                                   144298                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 36086.45                       # Real time elapsed on the host
host_tick_rate                               28176990                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4434003030                       # Number of instructions simulated
sim_ops                                    5207203777                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.016807                       # Number of seconds simulated
sim_ticks                                1016807431352                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    69                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7263536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14499890                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     95.822747                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       237290493                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    247634826                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1124648                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    358050097                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      7749667                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      7950376                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       200709                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       490416960                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        55075350                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          157                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         901963122                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        890589549                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1123775                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          480976956                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     180120643                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     10207779                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     55736878                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2434003029                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2849718052                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2431046238                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.172219                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.334375                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1716325586     70.60%     70.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    148236819      6.10%     76.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    181636257      7.47%     84.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     34255292      1.41%     85.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    108899495      4.48%     90.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     27706736      1.14%     91.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     16711831      0.69%     91.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     17153579      0.71%     92.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    180120643      7.41%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2431046238                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     54054793                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2452622696                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             506510168                       # Number of loads committed
system.switch_cpus.commit.membars            11341785                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1770602441     62.13%     62.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    147128830      5.16%     67.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     67.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     18855375      0.66%     67.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     12476085      0.44%     68.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      5133071      0.18%     68.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     17012725      0.60%     69.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     20471298      0.72%     69.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      2863734      0.10%     69.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     17756472      0.62%     70.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1134144      0.04%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    506510168     17.77%     88.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    329773709     11.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2849718052                       # Class of committed instruction
system.switch_cpus.commit.refs              836283877                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         158808631                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2434003029                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2849718052                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.001801                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.001801                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1805535421                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           895                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    236775078                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2916930180                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        163516691                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         380016198                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1165955                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          3308                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      88150136                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           490416960                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         290784097                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2145544942                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        229355                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2509175084                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         2333656                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.201124                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    291672595                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    300115510                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.029031                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2438384410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.202101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.516883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1870437333     76.71%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         89589352      3.67%     80.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         32984269      1.35%     81.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         56269275      2.31%     84.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         38990844      1.60%     85.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         45282860      1.86%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         95018210      3.90%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         24166420      0.99%     92.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        185645847      7.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2438384410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    2715                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1312679                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        485190515                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.186007                       # Inst execution rate
system.switch_cpus.iew.exec_refs            858396774                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          331751130                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       237097343                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     515352439                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     10243531                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        43125                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    333217456                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2905453085                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     526645644                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1765788                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2891944828                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         649920                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     104279285                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1165955                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     105867906                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        58011                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    146319744                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1095                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        65495                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     11652230                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      8842240                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3443735                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        65495                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       652908                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       659771                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2906029440                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2879247616                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.581262                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1689165136                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.180800                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2879518976                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3491991018                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2063592134                       # number of integer regfile writes
system.switch_cpus.ipc                       0.998202                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.998202                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1784960337     61.68%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    147159779      5.09%     66.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     19996890      0.69%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     12476461      0.43%     67.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      5404294      0.19%     68.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     17565485      0.61%     68.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     20471301      0.71%     69.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      3428442      0.12%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     21952412      0.76%     70.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1134144      0.04%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           69      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    526706377     18.20%     88.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    332454627     11.49%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2893710618                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            48807822                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016867                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5983990     12.26%     12.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        2254621      4.62%     16.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            37      0.00%     16.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      1693192      3.47%     20.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      1318750      2.70%     23.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             3      0.00%     23.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc       558324      1.14%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     24.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       17699023     36.26%     60.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      19299882     39.54%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2756246536                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   7908567611                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2707352231                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2736962555                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2895209553                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2893710618                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     10243532                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     55734894                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         9717                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        35753                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    109987751                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2438384410                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.186733                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.960607                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1529132835     62.71%     62.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    244343213     10.02%     72.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    181378352      7.44%     80.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    119061972      4.88%     85.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    121156639      4.97%     90.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    104875381      4.30%     94.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     75724473      3.11%     97.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     35617874      1.46%     98.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     27093671      1.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2438384410                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.186731                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      186271904                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    366055572                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    171895385                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    224288385                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     22650674                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     24193127                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    515352439                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    333217456                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      3178092814                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      117643130                       # number of misc regfile writes
system.switch_cpus.numCycles               2438387125                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       380035885                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3156889009                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       60691295                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        200966617                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      207147909                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents      14908233                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    5143268735                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2909571993                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3233047514                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         427836206                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       22831036                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1165955                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     327083882                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         76158339                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3492048580                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1101295856                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     15754112                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         483396126                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     10243550                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    253110740                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5156379628                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5818260340                       # The number of ROB writes
system.switch_cpus.timesIdled                      19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        208735877                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       132381045                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        27185                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        27184                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7317914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7290730                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14635830                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7317914                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7212181                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       927326                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6309027                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51356                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51356                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7212181                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     11142414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     10621013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     21763427                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21763427                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    537307136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    511123328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1048430464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1048430464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7263537                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7263537    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7263537                       # Request fanout histogram
system.membus.reqLayer0.occupancy         14810088035                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         14010272960                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        67992592759                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7255641                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1909029                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           51                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13654126                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            62274                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           62274                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            51                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7255590                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     21953592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21953745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        13056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1062344576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1062357632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8245291                       # Total snoops (count)
system.tol2bus.snoopTraffic                 118697728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15563206                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.473699                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.502794                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8218108     52.80%     52.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7317914     47.02%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  27184      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15563206                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7740706782                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15257746440                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            106335                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    475850880                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         475854080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     61453056                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       61453056                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      3717585                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3717610                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       480102                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            480102                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         3147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    467985250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            467988397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         3147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            3147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      60437261                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            60437261                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      60437261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         3147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    467985250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           528425658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    951935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   7301303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000454368178                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        53624                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        53624                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           11557782                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            899307                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3717610                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    480102                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  7435220                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  960204                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                133867                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                 8269                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           913734                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          1066718                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           913270                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           640142                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           195607                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           193532                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           194468                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           167711                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           224980                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           166487                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          157066                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          208221                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12         1301541                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          295092                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          270975                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          391809                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            79962                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            45785                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            51995                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            20815                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            86998                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            39055                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            23971                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            18835                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            20086                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            19228                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           20290                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           25966                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           22936                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           29268                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          182056                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          264664                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.16                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.16                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                137360562729                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               36506765000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           274260931479                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    18813.03                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37563.03                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 5305169                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 663964                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                72.66                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               69.75                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              7435220                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              960204                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3347244                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3345853                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 295139                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 292706                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   9567                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   9019                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                   1089                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    736                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 44734                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 45458                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 53218                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 53562                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 53648                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 53656                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 53675                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 53706                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 53733                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 53788                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 53894                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 53914                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 53807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 54187                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 54163                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 53660                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 53631                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 53630                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  1846                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     9                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2284129                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   231.251639                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   172.119007                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   247.586298                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        45898      2.01%      2.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1722057     75.39%     77.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       181629      7.95%     85.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        72332      3.17%     88.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        41863      1.83%     90.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        28733      1.26%     91.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        21641      0.95%     92.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        16448      0.72%     93.28% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       153528      6.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2284129                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        53624                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    136.157448                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean   108.982070                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   115.365952                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-63          8621     16.08%     16.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-127        28831     53.77%     69.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-191        10326     19.26%     89.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-255          383      0.71%     89.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-319            5      0.01%     89.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-383          166      0.31%     90.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::384-447         2733      5.10%     95.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::448-511         2082      3.88%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-575          351      0.65%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::576-639            7      0.01%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::704-767            1      0.00%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::768-831           65      0.12%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::832-895           44      0.08%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::896-959            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1216-1279            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        53624                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        53624                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.751566                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.732049                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.819093                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            8133     15.17%     15.17% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             721      1.34%     16.51% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           42245     78.78%     95.29% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1424      2.66%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1067      1.99%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              29      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        53624                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             467286592                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                8567488                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               60922240                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              475854080                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            61453056                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      459.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       59.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   467.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    60.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.06                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.59                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1016807052489                       # Total gap between requests
system.mem_ctrls0.avgGap                    242228.87                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    467283392                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     60922240                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 3147.105244643141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 459559379.280574083328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 59915219.068565055728                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      7435170                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       960204                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      2412006                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 274258519473                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23579500586438                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     48240.12                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     36886.65                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  24556761.47                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   72.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          7856898840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4176040770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        21535460940                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        3051058680                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    330601568070                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    112052727360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      559539592260                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       550.290620                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 288287907929                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 694566123423                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          8451789360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4492228785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        30596199480                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1917911520                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    428063915250                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     29979161280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      583767043275                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       574.117601                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  73374376780                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 909479654572                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    453875456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         453878656                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     57244672                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       57244672                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3545902                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3545927                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       447224                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            447224                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    446373071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            446376218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      56298440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            56298440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      56298440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    446373071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           502674658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    885561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   6973301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000566853924                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        49886                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        49886                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           11057219                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            836701                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3545927                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    447224                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  7091854                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  894448                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                118503                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                 8887                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           866551                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          1050534                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           926320                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           634678                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           206398                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           187434                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           182824                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           135994                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           151507                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           153143                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          139568                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          169361                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12         1274430                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          296711                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          242536                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          355362                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            90246                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            46063                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            51187                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            21086                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            77651                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            38865                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            24509                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            18510                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            20333                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            18616                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           21158                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           26427                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           23660                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           19516                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          124452                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          263267                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.15                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.14                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                127379267850                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               34866755000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           258129599100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    18266.58                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               37016.58                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 5106897                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 603272                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                73.23                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               68.12                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              7091854                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              894448                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3222368                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3221154                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 261027                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 258430                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   5388                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   4982                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 41691                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 42357                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 49530                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 49827                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 49908                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 49922                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 49934                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 49938                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 49967                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 50028                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 50122                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 50132                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 50043                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 50363                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 50331                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 49915                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 49889                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 49887                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  1752                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2148727                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   234.077677                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   172.992465                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   252.445252                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        45815      2.13%      2.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1611520     75.00%     77.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       173314      8.07%     85.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        66132      3.08%     88.27% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        37059      1.72%     90.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        25677      1.19%     91.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        19439      0.90%     92.10% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        16348      0.76%     92.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       153423      7.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2148727                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        49886                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    139.785571                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean   113.286188                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   117.435185                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-63          5664     11.35%     11.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-127        29535     59.20%     70.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-191         8981     18.00%     88.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-255          281      0.56%     89.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-319            5      0.01%     89.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-383          226      0.45%     89.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::384-447         2666      5.34%     94.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::448-511         2132      4.27%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-575          236      0.47%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::576-639            6      0.01%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::704-767            4      0.01%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::768-831           65      0.13%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::832-895           70      0.14%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::896-959           10      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1152-1215            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1216-1279            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        49886                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        49886                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.751393                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.732245                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.810757                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            7496     15.03%     15.03% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             660      1.32%     16.35% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           39430     79.04%     95.39% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1386      2.78%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             882      1.77%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              28      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        49886                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             446294464                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                7584192                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               56674944                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              453878656                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            57244672                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      438.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       55.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   446.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    56.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.86                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.43                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1016807012457                       # Total gap between requests
system.mem_ctrls1.avgGap                    254637.76                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    446291264                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     56674944                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3147.105244643141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 438914242.991505265236                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 55738129.219455108047                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      7091804                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       894448                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2233054                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 258127366046                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23586827238763                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     44661.08                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     36397.98                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  26370261.03                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   72.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          7162084020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3806737935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        19867892520                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2700979380                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    325367866830                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    116459846880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      555631245165                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       546.446877                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 299789028114                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 683065003238                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          8179833900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4347681030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        29921833620                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1921570740                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    427288042650                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     30632448960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      582557248500                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       572.927804                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  75061893645                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 907792137707                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        54377                       # number of demand (read+write) hits
system.l2.demand_hits::total                    54378                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        54377                       # number of overall hits
system.l2.overall_hits::total                   54378                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           50                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      7263487                       # number of demand (read+write) misses
system.l2.demand_misses::total                7263537                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           50                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      7263487                       # number of overall misses
system.l2.overall_misses::total               7263537                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4927272                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 640923368415                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     640928295687                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4927272                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 640923368415                       # number of overall miss cycles
system.l2.overall_miss_latency::total    640928295687                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      7317864                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7317915                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      7317864                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7317915                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.980392                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.992569                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.992569                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.980392                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.992569                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.992569                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 98545.440000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 88239.074210                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88239.145156                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 98545.440000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88239.074210                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88239.145156                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              927326                       # number of writebacks
system.l2.writebacks::total                    927326                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           50                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      7263487                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7263537                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           50                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      7263487                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7263537                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4498586                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 578912435163                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 578916933749                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4498586                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 578912435163                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 578916933749                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.980392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.992569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.992569                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.980392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.992569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.992569                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 89971.720000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79701.723864                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79701.794559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 89971.720000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79701.723864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79701.794559                       # average overall mshr miss latency
system.l2.replacements                        8245291                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       981703                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           981703                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       981703                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       981703                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           51                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               51                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           51                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           51                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      6308976                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       6308976                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        10918                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10918                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        51356                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               51356                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3667564206                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3667564206                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        62274                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             62274                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.824678                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.824678                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 71414.522276                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71414.522276                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        51356                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          51356                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3228264344                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3228264344                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.824678                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.824678                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 62860.509853                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62860.509853                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4927272                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4927272                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.980392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.980392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 98545.440000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98545.440000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           50                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           50                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4498586                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4498586                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.980392                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.980392                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 89971.720000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89971.720000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        43459                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             43459                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      7212131                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7212131                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 637255804209                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 637255804209                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      7255590                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7255590                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.994010                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.994010                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88358.878147                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88358.878147                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      7212131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7212131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 575684170819                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 575684170819                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.994010                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.994010                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79821.646448                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79821.646448                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           32                       # Cycle average of tags in use
system.l2.tags.total_refs                     8299701                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8245323                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.006595                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.923579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000034                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    28.076252                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.122612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.877383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 241983611                       # Number of tag accesses
system.l2.tags.data_accesses                241983611                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    983192568648                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1016807431352                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000289291                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    290784023                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2291073314                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000289291                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    290784023                       # number of overall hits
system.cpu.icache.overall_hits::total      2291073314                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          930                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           73                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1003                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          930                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           73                       # number of overall misses
system.cpu.icache.overall_misses::total          1003                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6834213                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6834213                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6834213                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6834213                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000290221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    290784096                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2291074317                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000290221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    290784096                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2291074317                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 93619.356164                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6813.771685                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 93619.356164                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6813.771685                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          146                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          357                       # number of writebacks
system.cpu.icache.writebacks::total               357                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           22                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           51                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5003583                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5003583                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5003583                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5003583                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 98109.470588                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98109.470588                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 98109.470588                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98109.470588                       # average overall mshr miss latency
system.cpu.icache.replacements                    357                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000289291                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    290784023                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2291073314                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          930                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           73                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1003                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6834213                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6834213                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000290221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    290784096                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2291074317                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 93619.356164                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6813.771685                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5003583                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5003583                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 98109.470588                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98109.470588                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.934721                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2291074295                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               981                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2335447.803262                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   598.757712                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    25.177009                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.959548                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.040348                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999895                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       89351899344                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      89351899344                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    666222021                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    656606610                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1322828631                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    666222021                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    656606610                       # number of overall hits
system.cpu.dcache.overall_hits::total      1322828631                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5609662                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     23834420                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       29444082                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5609662                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     23834420                       # number of overall misses
system.cpu.dcache.overall_misses::total      29444082                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 2083911582393                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2083911582393                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 2083911582393                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2083911582393                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    671831683                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    680441030                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1352272713                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    671831683                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    680441030                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1352272713                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008350                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.035028                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021774                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008350                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035028                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021774                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 87432.863161                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70775.226831                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 87432.863161                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70775.226831                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6562208                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1881                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             70568                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              14                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    92.991271                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   134.357143                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1918239                       # number of writebacks
system.cpu.dcache.writebacks::total           1918239                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     16521747                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     16521747                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     16521747                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     16521747                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7312673                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7312673                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7312673                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7312673                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 650276316042                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 650276316042                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 650276316042                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 650276316042                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010747                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005408                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010747                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005408                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88924.571910                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88924.571910                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88924.571910                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88924.571910                       # average overall mshr miss latency
system.cpu.dcache.replacements               12932204                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    402277453                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    337198329                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       739475782                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5247261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     23675644                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      28922905                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2072178749532                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2072178749532                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    407524714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    360873973                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    768398687                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012876                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.065606                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037640                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 87523.648756                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71644.903910                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     16425245                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     16425245                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7250399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7250399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 646430993493                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 646430993493                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.020091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009436                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89157.988890                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89157.988890                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    263944568                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    319408281                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      583352849                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       362401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       158776                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       521177                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11732832861                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11732832861                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    264306969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    319567057                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    583874026                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001371                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000497                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000893                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 73895.506002                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22512.184653                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        96502                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        96502                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        62274                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        62274                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3845322549                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3845322549                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000195                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 61748.443154                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61748.443154                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      5927808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     10199162                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     16126970                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4934                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data         8714                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        13648                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data    531489852                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    531489852                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      5932742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     10207876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     16140618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000854                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000846                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 60992.638513                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 38942.691383                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data         3523                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         3523                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data         5191                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5191                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data    365462970                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    365462970                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000509                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000322                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 70403.192063                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70403.192063                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      5932742                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     10207710                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     16140452                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      5932742                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     10207710                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     16140452                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1368028513                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12932460                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.782544                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.934935                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   128.064379                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.499746                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.500251                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       44318653516                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      44318653516                       # Number of data accesses

---------- End Simulation Statistics   ----------
