Warning (10268): Verilog HDL information at control_masterline.sv(103): always construct contains both blocking and non-blocking assignments File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/control_masterline.sv Line: 103
Info (10281): Verilog HDL Declaration information at control_masterline.sv(6): object "reset" differs only in case from object "Reset" in the same scope File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/control_masterline.sv Line: 6
Info (10281): Verilog HDL Declaration information at qsyscpu_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at qsyscpu_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at qsyscpu_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at qsyscpu_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at qsyscpu_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at qsyscpu_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_003.sv Line: 49
