{
  "design": {
    "design_info": {
      "boundary_crc": "0x2F6197752F619775",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../dds.gen/sources_1/bd/dds",
      "name": "dds",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "dds_compiler_0": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "sim_clk_gen_0": ""
    },
    "ports": {
      "cos_o": {
        "type": "data",
        "direction": "O",
        "left": "19",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "sin_o": {
        "type": "data",
        "direction": "O",
        "left": "19",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "ph_i": {
        "type": "data",
        "direction": "I",
        "left": "24",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "ip_revision": "25",
        "xci_name": "dds_dds_compiler_0_0",
        "xci_path": "ip\\dds_dds_compiler_0_0\\dds_dds_compiler_0_0.xci",
        "inst_hier_path": "dds_compiler_0",
        "parameters": {
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "Latency": {
            "value": "7"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "Taylor_Series_Corrected"
          },
          "OUTPUT_FORM": {
            "value": "Twos_Complement"
          },
          "Output_Frequency1": {
            "value": "0"
          },
          "Output_Width": {
            "value": "20"
          },
          "PINC1": {
            "value": "0"
          },
          "Parameter_Entry": {
            "value": "Hardware_Parameters"
          },
          "PartsPresent": {
            "value": "SIN_COS_LUT_only"
          },
          "Phase_Width": {
            "value": "25"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "dds_xlslice_0_0",
        "xci_path": "ip\\dds_xlslice_0_0\\dds_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "19"
          },
          "DIN_WIDTH": {
            "value": "48"
          },
          "DOUT_WIDTH": {
            "value": "20"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "dds_xlslice_0_1",
        "xci_path": "ip\\dds_xlslice_0_1\\dds_xlslice_0_1.xci",
        "inst_hier_path": "xlslice_1",
        "parameters": {
          "DIN_FROM": {
            "value": "43"
          },
          "DIN_TO": {
            "value": "24"
          },
          "DIN_WIDTH": {
            "value": "48"
          }
        }
      },
      "sim_clk_gen_0": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "ip_revision": "4",
        "xci_name": "dds_sim_clk_gen_0_0",
        "xci_path": "ip\\dds_sim_clk_gen_0_0\\dds_sim_clk_gen_0_0.xci",
        "inst_hier_path": "sim_clk_gen_0",
        "parameters": {
          "FREQ_HZ": {
            "value": "64896000"
          }
        }
      }
    },
    "nets": {
      "dds_compiler_0_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_0/m_axis_data_tdata",
          "xlslice_0/Din",
          "xlslice_1/Din"
        ]
      },
      "ph_i_1": {
        "ports": [
          "ph_i",
          "dds_compiler_0/s_axis_phase_tdata"
        ]
      },
      "sim_clk_gen_0_clk": {
        "ports": [
          "sim_clk_gen_0/clk",
          "dds_compiler_0/aclk"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "cos_o"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "sin_o"
        ]
      }
    }
  }
}