{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1456981961000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1456981961008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 03 00:12:40 2016 " "Processing started: Thu Mar 03 00:12:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1456981961008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456981961008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multdiv -c multdiv " "Command: quartus_map --read_settings_files=on --write_settings_files=off multdiv -c multdiv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456981961008 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1456981961850 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "booth_decoder.v(25) " "Verilog HDL warning at booth_decoder.v(25): extended using \"x\" or \"z\"" {  } { { "booth_decoder.v" "" { Text "C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/multdiv/booth_decoder.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1456981978905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file booth_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_decoder " "Found entity 1: booth_decoder" {  } { { "booth_decoder.v" "" { Text "C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/multdiv/booth_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456981978907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456981978907 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multdiv.v(11) " "Verilog HDL warning at multdiv.v(11): extended using \"x\" or \"z\"" {  } { { "multdiv.v" "" { Text "C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/multdiv/multdiv.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1456981978911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Found entity 1: multdiv" {  } { { "multdiv.v" "" { Text "C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/multdiv/multdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456981978912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456981978912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_module.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_module " "Found entity 1: mult_module" {  } { { "mult_module.v" "" { Text "C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/multdiv/mult_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456981978915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456981978915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder.v 3 3 " "Found 3 design units, including 3 entities, in source file carry_select_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder " "Found entity 1: carry_select_adder" {  } { { "carry_select_adder.v" "" { Text "C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/multdiv/carry_select_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456981978920 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_4bit " "Found entity 2: adder_4bit" {  } { { "carry_select_adder.v" "" { Text "C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/multdiv/carry_select_adder.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456981978920 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder_1bit " "Found entity 3: adder_1bit" {  } { { "carry_select_adder.v" "" { Text "C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/multdiv/carry_select_adder.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456981978920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456981978920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_jw.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_jw.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_jw " "Found entity 1: testbench_jw" {  } { { "testbench_jw.v" "" { Text "C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/multdiv/testbench_jw.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456981978927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456981978927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_8bit " "Found entity 1: counter_8bit" {  } { { "counter.v" "" { Text "C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/multdiv/counter.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456981978932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456981978932 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "booth_module.v(45) " "Verilog HDL warning at booth_module.v(45): extended using \"x\" or \"z\"" {  } { { "booth_module.v" "" { Text "C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/multdiv/booth_module.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1456981978936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_module.v 1 1 " "Found 1 design units, including 1 entities, in source file booth_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_module " "Found entity 1: booth_module" {  } { { "booth_module.v" "" { Text "C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/multdiv/booth_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456981978936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456981978936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/multdiv/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456981978940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456981978940 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "out packed counter.v(18) " "Verilog HDL Port Declaration warning at counter.v(18): port declaration for \"out\" declares packed dimensions but the data type declaration does not" {  } { { "counter.v" "" { Text "C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/multdiv/counter.v" 18 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1456981978942 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out counter.v(12) " "HDL info at counter.v(12): see declaration for object \"out\"" {  } { { "counter.v" "" { Text "C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/multdiv/counter.v" 12 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456981978942 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multdiv " "Elaborating entity \"multdiv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1456981979008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_module mult_module:multiplier " "Elaborating entity \"mult_module\" for hierarchy \"mult_module:multiplier\"" {  } { { "multdiv.v" "multiplier" { Text "C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/multdiv/multdiv.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456981979011 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "16 1 mult_module.v(14) " "Verilog HDL warning at mult_module.v(14): actual bit length 16 differs from formal bit length 1" {  } { { "mult_module.v" "" { Text "C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/multdiv/mult_module.v" 14 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1456981979013 "|multdiv|mult_module:multiplier"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_exception 0 mult_module.v(6) " "Net \"data_exception\" at mult_module.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "mult_module.v" "" { Text "C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/multdiv/mult_module.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1456981979017 "|multdiv|mult_module:multiplier"}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "data_operandA\[16\] data_operandA\[16\] mult_module.v(14) " "Net \"data_operandA\[16\]\" at mult_module.v(14) is already driven by input port \"data_operandA\[16\]\", and cannot be driven by another signal" {  } { { "mult_module.v" "" { Text "C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/multdiv/mult_module.v" 14 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1456981979019 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "data_operandA\[16\] mult_module.v(2) " "\"data_operandA\[16\]\" was declared at mult_module.v(2)" {  } { { "mult_module.v" "" { Text "C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/multdiv/mult_module.v" 2 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1456981979019 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "mult_module:multiplier " "Can't elaborate user hierarchy \"mult_module:multiplier\"" {  } { { "multdiv.v" "multiplier" { Text "C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/multdiv/multdiv.v" 10 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456981979019 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/multdiv/output_files/multdiv.map.smsg " "Generated suppressed messages file C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/multdiv/output_files/multdiv.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456981979071 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "784 " "Peak virtual memory: 784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1456981979148 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 03 00:12:59 2016 " "Processing ended: Thu Mar 03 00:12:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1456981979148 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1456981979148 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1456981979148 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1456981979148 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1456981979805 ""}
