\section{Data Structures}
Here are the data structures with brief descriptions\-:\begin{DoxyCompactList}
\item\contentsline{section}{\hyperlink{struct_a_d_c___common___type_def}{A\-D\-C\-\_\-\-Common\-\_\-\-Type\-Def} }{\pageref{d3/d75/struct_a_d_c___common___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_a_d_c___type_def}{A\-D\-C\-\_\-\-Type\-Def} \\*Analog to Digital Converter }{\pageref{dc/d6f/struct_a_d_c___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{C\-A\-N\-\_\-\-F\-I\-F\-O\-Mail\-Box\-\_\-\-Type\-Def} \\*Controller Area Network F\-I\-F\-O\-Mail\-Box }{\pageref{de/d3f/struct_c_a_n___f_i_f_o_mail_box___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_c_a_n___filter_register___type_def}{C\-A\-N\-\_\-\-Filter\-Register\-\_\-\-Type\-Def} \\*Controller Area Network Filter\-Register }{\pageref{d3/d92/struct_c_a_n___filter_register___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{C\-A\-N\-\_\-\-Tx\-Mail\-Box\-\_\-\-Type\-Def} \\*Controller Area Network Tx\-Mail\-Box }{\pageref{da/d77/struct_c_a_n___tx_mail_box___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_c_a_n___type_def}{C\-A\-N\-\_\-\-Type\-Def} \\*Controller Area Network }{\pageref{d3/da6/struct_c_a_n___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_c_r_c___type_def}{C\-R\-C\-\_\-\-Type\-Def} \\*C\-R\-C calculation unit }{\pageref{d9/d06/struct_c_r_c___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_c_r_y_p___type_def}{C\-R\-Y\-P\-\_\-\-Type\-Def} \\*Crypto Processor }{\pageref{dc/dd4/struct_c_r_y_p___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_d_a_c___type_def}{D\-A\-C\-\_\-\-Type\-Def} \\*Digital to Analog Converter }{\pageref{d8/de6/struct_d_a_c___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_d_b_g_m_c_u___type_def}{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def} \\*Debug M\-C\-U }{\pageref{da/d4e/struct_d_b_g_m_c_u___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_d_c_m_i___type_def}{D\-C\-M\-I\-\_\-\-Type\-Def} \\*D\-C\-M\-I }{\pageref{d5/db6/struct_d_c_m_i___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_d_m_a___stream___type_def}{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def} \\*D\-M\-A Controller }{\pageref{dd/d7f/struct_d_m_a___stream___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_d_m_a___type_def}{D\-M\-A\-\_\-\-Type\-Def} }{\pageref{d5/df6/struct_d_m_a___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_e_t_h___type_def}{E\-T\-H\-\_\-\-Type\-Def} \\*Ethernet M\-A\-C }{\pageref{de/d9b/struct_e_t_h___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_e_x_t_i___type_def}{E\-X\-T\-I\-\_\-\-Type\-Def} \\*External Interrupt/\-Event Controller }{\pageref{db/ddd/struct_e_x_t_i___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_f_l_a_s_h___type_def}{F\-L\-A\-S\-H\-\_\-\-Type\-Def} \\*F\-L\-A\-S\-H Registers }{\pageref{d5/dc8/struct_f_l_a_s_h___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_f_s_m_c___bank1___type_def}{F\-S\-M\-C\-\_\-\-Bank1\-\_\-\-Type\-Def} \\*Flexible Static Memory Controller }{\pageref{de/d93/struct_f_s_m_c___bank1___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{F\-S\-M\-C\-\_\-\-Bank1\-E\-\_\-\-Type\-Def} \\*Flexible Static Memory Controller Bank1\-E }{\pageref{d7/db9/struct_f_s_m_c___bank1_e___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_f_s_m_c___bank2___type_def}{F\-S\-M\-C\-\_\-\-Bank2\-\_\-\-Type\-Def} \\*Flexible Static Memory Controller Bank2 }{\pageref{dd/ded/struct_f_s_m_c___bank2___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_f_s_m_c___bank3___type_def}{F\-S\-M\-C\-\_\-\-Bank3\-\_\-\-Type\-Def} \\*Flexible Static Memory Controller Bank3 }{\pageref{de/dbe/struct_f_s_m_c___bank3___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_f_s_m_c___bank4___type_def}{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def} \\*Flexible Static Memory Controller Bank4 }{\pageref{d5/d52/struct_f_s_m_c___bank4___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_g_p_i_o___type_def}{G\-P\-I\-O\-\_\-\-Type\-Def} \\*General Purpose I/\-O }{\pageref{d6/d59/struct_g_p_i_o___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_h_a_s_h___type_def}{H\-A\-S\-H\-\_\-\-Type\-Def} \\*H\-A\-S\-H }{\pageref{de/d65/struct_h_a_s_h___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_i2_c___type_def}{I2\-C\-\_\-\-Type\-Def} \\*Inter-\/integrated Circuit Interface }{\pageref{df/d6b/struct_i2_c___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_i_w_d_g___type_def}{I\-W\-D\-G\-\_\-\-Type\-Def} \\*Independent W\-A\-T\-C\-H\-D\-O\-G }{\pageref{d4/da9/struct_i_w_d_g___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_p_w_r___type_def}{P\-W\-R\-\_\-\-Type\-Def} \\*Power Control }{\pageref{d4/de6/struct_p_w_r___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_r_c_c___type_def}{R\-C\-C\-\_\-\-Type\-Def} \\*Reset and Clock Control }{\pageref{d7/d46/struct_r_c_c___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_r_n_g___type_def}{R\-N\-G\-\_\-\-Type\-Def} \\*H\-A\-S\-H }{\pageref{d6/dde/struct_r_n_g___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_r_t_c___type_def}{R\-T\-C\-\_\-\-Type\-Def} \\*Real-\/\-Time Clock }{\pageref{d5/db2/struct_r_t_c___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_s_d_i_o___type_def}{S\-D\-I\-O\-\_\-\-Type\-Def} \\*S\-D host Interface }{\pageref{d3/df0/struct_s_d_i_o___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_s_p_i___type_def}{S\-P\-I\-\_\-\-Type\-Def} \\*Serial Peripheral Interface }{\pageref{df/d83/struct_s_p_i___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_s_y_s_c_f_g___type_def}{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def} \\*System configuration controller }{\pageref{d4/dd3/struct_s_y_s_c_f_g___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_t_i_m___type_def}{T\-I\-M\-\_\-\-Type\-Def} \\*T\-I\-M }{\pageref{dd/d2a/struct_t_i_m___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_u_s_a_r_t___type_def}{U\-S\-A\-R\-T\-\_\-\-Type\-Def} \\*Universal Synchronous Asynchronous Receiver Transmitter }{\pageref{dc/d9c/struct_u_s_a_r_t___type_def}}{}
\item\contentsline{section}{\hyperlink{struct_w_w_d_g___type_def}{W\-W\-D\-G\-\_\-\-Type\-Def} \\*Window W\-A\-T\-C\-H\-D\-O\-G }{\pageref{d9/d7b/struct_w_w_d_g___type_def}}{}
\end{DoxyCompactList}
