

Microchip Technology PIC18 Macro Assembler V1.35 build -356382666 
                                                                                                           Thu Oct 20 12:00:13 2016


     1                           
     2                           	; Microchip MPLAB XC8 C Compiler V1.35
     3                           	; Copyright (C) 1984-2015 HI-TECH Software
     4                           
     5                           	; Auto-generated runtime startup code for final link stage.
     6                           
     7                           	;
     8                           	; Compiler options:
     9                           	;
    10                           	; -oschedaMaster.cof -mschedaMaster.map --summary=default \
    11                           	; --output=default schedaMaster.p1 --chip=18F2580 -P --runtime=default \
    12                           	; --opt=default -N-1 -D__DEBUG=1 -g --asmlist \
    13                           	; --errformat=Error   [%n] %f; %l.%c %s --msgformat=Advisory[%n] %s \
    14                           	; --warnformat=Warning [%n] %f; %l.%c %s
    15                           	;
    16                           
    17                           
    18                           	processor	18F2580
    19                           
    20                           	GLOBAL	_main,start
    21                           	FNROOT	_main
    22                           
    23  0000                     
    24                           	psect	config,class=CONFIG,delta=1,noexec
    25                           	psect	idloc,class=IDLOC,delta=1,noexec
    26                           	psect	const,class=CODE,delta=1,reloc=2,noexec
    27                           	psect	smallconst,class=SMALLCONST,delta=1,reloc=2,noexec
    28                           	psect	mediumconst,class=MEDIUMCONST,delta=1,reloc=2,noexec
    29                           	psect	rbss,class=COMRAM,space=1,noexec
    30                           	psect	bss,class=RAM,space=1,noexec
    31                           	psect	rdata,class=COMRAM,space=1,noexec
    32                           	psect	irdata,class=CODE,space=0,reloc=2,noexec
    33                           	psect	bss,class=RAM,space=1,noexec
    34                           	psect	data,class=RAM,space=1,noexec
    35                           	psect	idata,class=CODE,space=0,reloc=2,noexec
    36                           	psect	nvrram,class=COMRAM,space=1,noexec
    37                           	psect	nvbit,class=COMRAM,bit,space=1,noexec
    38                           	psect	temp,ovrld,class=COMRAM,space=1,noexec
    39                           	psect	struct,ovrld,class=COMRAM,space=1,noexec
    40                           	psect	rbit,class=COMRAM,bit,space=1,noexec
    41                           	psect	bigbss,class=BIGRAM,space=1,noexec
    42                           	psect	bigdata,class=BIGRAM,space=1,noexec
    43                           	psect	ibigdata,class=CODE,space=0,reloc=2,noexec
    44                           	psect	farbss,class=FARRAM,space=0,reloc=2,delta=1,noexec
    45                           	psect	nvFARRAM,class=FARRAM,space=0,reloc=2,delta=1,noexec
    46                           	psect	fardata,class=FARRAM,space=0,reloc=2,delta=1,noexec
    47                           	psect	ifardata,class=CODE,space=0,reloc=2,delta=1,noexec
    48                           
    49                           	psect	reset_vec,class=CODE,delta=1,reloc=2
    50                           	psect	powerup,class=CODE,delta=1,reloc=2
    51                           	psect	intcode,class=CODE,delta=1,reloc=2
    52                           	psect	intcode_body,class=CODE,delta=1,reloc=2
    53                           	psect	intcodelo,class=CODE,delta=1,reloc=2
    54                           	psect	intret,class=CODE,delta=1,reloc=2
    55                           	psect	intentry,class=CODE,delta=1,reloc=2
    56                           
    57                           	psect	intsave_regs,class=BIGRAM,space=1
    58                           	psect	init,class=CODE,delta=1,reloc=2
    59                           	psect	text,class=CODE,delta=1,reloc=2
    60                           GLOBAL	intlevel0,intlevel1,intlevel2
    61                           intlevel0:
    62  000000                     intlevel1:
    63  000000                     intlevel2:
    64  000000                     GLOBAL	intlevel3
    65                           intlevel3:
    66  000000                     	psect	end_init,class=CODE,delta=1,reloc=2
    67                           	psect	clrtext,class=CODE,delta=1,reloc=2
    68                           
    69                           	psect	eeprom_data,class=EEDATA,delta=1,noexec
    70                           	psect	smallconst
    71                           	GLOBAL	__smallconst
    72                           __smallconst:
    73  000600                     	psect	mediumconst
    74                           	GLOBAL	__mediumconst
    75                           __mediumconst:
    76  000000                     wreg	EQU	0FE8h
    77  0000                     fsr0l	EQU	0FE9h
    78  0000                     fsr0h	EQU	0FEAh
    79  0000                     fsr1l	EQU	0FE1h
    80  0000                     fsr1h	EQU	0FE2h
    81  0000                     fsr2l	EQU	0FD9h
    82  0000                     fsr2h	EQU	0FDAh
    83  0000                     postinc0	EQU	0FEEh
    84  0000                     postdec0	EQU	0FEDh
    85  0000                     postinc1	EQU	0FE6h
    86  0000                     postdec1	EQU	0FE5h
    87  0000                     postinc2	EQU	0FDEh
    88  0000                     postdec2	EQU	0FDDh
    89  0000                     tblptrl	EQU	0FF6h
    90  0000                     tblptrh	EQU	0FF7h
    91  0000                     tblptru	EQU	0FF8h
    92  0000                     tablat		EQU	0FF5h
    93  0000                     
    94                           	PSECT	ramtop,class=RAM,noexec
    95                           	GLOBAL	__S1			; top of RAM usage
    96                           	GLOBAL	__ramtop
    97                           	GLOBAL	__LRAM,__HRAM
    98                           __ramtop:
    99  000600                     
   100                           	psect	reset_vec
   101                           reset_vec:
   102  000000                     	; No powerup routine
   103                           	global start
   104                           
   105                           ; jump to start
   106                           	goto start
   107  000000  EF0B  F000         	GLOBAL __accesstop
   108                           __accesstop EQU 96
   109  0000                     
   110                           
   111                           	psect	init
   112                           start:
   113  000016                     
   114                           ;Initialize the stack pointer (FSR1)
   115                           	global stacklo, stackhi
   116                           	stacklo	equ	01BDh
   117  0000                     	stackhi	equ	05FFh
   118  0000                     
   119                           
   120                           	psect	stack,class=STACK,space=2,noexec
   121                           	global ___sp,___inthi_sp,___intlo_sp
   122                           ___sp:
   123  000000                     ___inthi_sp:
   124  000000                     ___intlo_sp:
   125  000000                     
   126                           	psect	end_init
   127                           	global start_initialization
   128                           	goto start_initialization	;jump to C runtime clear & initialization
   129  000016  EF88  F027         
   130                           ; Padding undefined space
   131                           	psect	config,class=CONFIG,delta=1,noexec
   132                           		org 0x0
   133  300000                     		db 0xFF
   134  300000  FF                 
   135                           ; Config register CONFIG1H @ 0x300001
   136                           ;	Oscillator Selection bits
   137                           ;	OSC = IRCIO7, Internal oscillator block, CLKO function on RA6, port function on RA7
   138                           ;	Fail-Safe Clock Monitor Enable bit
   139                           ;	FCMEN = 0x0, unprogrammed default
   140                           ;	Internal/External Oscillator Switchover bit
   141                           ;	IESO = 0x0, unprogrammed default
   142                           
   143                           	psect	config,class=CONFIG,delta=1,noexec
   144                           		org 0x1
   145  300001                     		db 0x9
   146  300001  09                 
   147                           ; Config register CONFIG2L @ 0x300002
   148                           ;	Power-up Timer Enable bit
   149                           ;	PWRT = ON, PWRT enabled
   150                           ;	Brown-out Reset Enable bits
   151                           ;	BOREN = 0x3, unprogrammed default
   152                           ;	Brown-out Reset Voltage bits
   153                           ;	BORV = 0x3, unprogrammed default
   154                           
   155                           	psect	config,class=CONFIG,delta=1,noexec
   156                           		org 0x2
   157  300002                     		db 0x1E
   158  300002  1E                 
   159                           ; Config register CONFIG2H @ 0x300003
   160                           ;	Watchdog Timer Postscale Select bits
   161                           ;	WDTPS = 1, 1:1
   162                           ;	Watchdog Timer Enable bit
   163                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   164                           
   165                           	psect	config,class=CONFIG,delta=1,noexec
   166                           		org 0x3
   167  300003                     		db 0x0
   168  300003  00                 
   169                           ; Config register CONFIG4L @ 0x300006
   170                           ;	Stack Full/Underflow Reset Enable bit
   171                           ;	STVREN = 0x1, unprogrammed default
   172                           ;	Background Debugger Enable bit
   173                           ;	DEBUG = ON, Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug
   174                           ;	Single-Supply ICSP Enable bit
   175                           ;	LVP = OFF, Single-Supply ICSP disabled
   176                           ;	Extended Instruction Set Enable bit
   177                           ;	XINST = 0x0, unprogrammed default
   178                           ;	Boot Block Size Select bit
   179                           ;	BBSIZ = 0x0, unprogrammed default
   180                           
   181                           	psect	config,class=CONFIG,delta=1,noexec
   182                           		org 0x6
   183  300006                     		db 0x1
   184  300006  01                 
   185                           ; Padding undefined space
   186                           	psect	config,class=CONFIG,delta=1,noexec
   187                           		org 0x7
   188  300007                     		db 0xFF
   189  300007  FF                 


Microchip Technology PIC18 Macro Assembler V1.35 build -356382666 
Symbol Table                                                                                               Thu Oct 20 12:00:13 2016

                __S1 01BD                 ___sp 0000                 _main 4D2E                 start 0016  
              __HRAM 0000                __LRAM 0001         __mediumconst 0000               stackhi 0005FF  
             stacklo 0001BD           __accesstop 000060           ___inthi_sp 0000           ___intlo_sp 0000  
            __ramtop 0600  start_initialization 4F10          __smallconst 0600             intlevel0 0000  
           intlevel1 0000             intlevel2 0000             intlevel3 0000             reset_vec 0000  
