v 20130925 2
L 200 200 200 800 3 0 0 0 -1 -1
L 200 800 600 800 3 0 0 0 -1 -1
L 200 200 600 200 3 0 0 0 -1 -1
A 600 500 300 270 180 3 0 0 0 -1 -1
V 950 500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1000 500 1100 500 1 0 1
{
T 1000 550 5 8 0 1 0 0 1
pinnumber=3
T 1000 450 5 8 0 1 0 2 1
pinseq=3
T 850 500 9 8 0 1 0 6 1
pinlabel=Y
T 850 500 5 8 0 1 0 8 1
pintype=out
}
P 200 300 0 300 1 0 1
{
T 100 350 5 8 0 1 0 6 1
pinnumber=2
T 100 250 5 8 0 1 0 8 1
pinseq=2
T 250 300 9 8 0 1 0 0 1
pinlabel=B
T 250 300 5 8 0 1 0 2 1
pintype=in
}
P 200 700 0 700 1 0 1
{
T 100 750 5 8 0 1 0 6 1
pinnumber=1
T 100 650 5 8 0 1 0 8 1
pinseq=1
T 250 700 9 8 0 1 0 0 1
pinlabel=A
T 250 700 5 8 0 1 0 2 1
pintype=in
}
T 200 2300 5 10 0 0 0 0 1
device=4093
T 200 1100 5 10 0 0 0 0 1
slot=1
T 200 1300 5 10 0 0 0 0 1
numslots=4
T 200 1500 5 10 0 0 0 0 1
slotdef=1:1,2,3
T 200 1700 5 10 0 0 0 0 1
slotdef=2:5,6,4
T 200 1900 5 10 0 0 0 0 1
slotdef=3:8,9,10
T 200 2100 5 10 0 0 0 0 1
slotdef=4:12,13,11
L 300 350 500 350 3 0 0 0 -1 -1
L 500 350 600 650 3 0 0 0 -1 -1
L 400 350 500 650 3 0 0 0 -1 -1
L 500 650 700 650 3 0 0 0 -1 -1
T 200 900 8 10 1 1 0 0 1
refdes=U?
T 200 2500 5 10 0 0 0 0 1
footprint=DIP14
T 200 2700 5 10 0 0 0 0 1
description=4 NAND Schmitt triggers
T 200 2900 5 10 0 0 0 0 1
net=VDD:14
T 200 3100 5 10 0 0 0 0 1
net=VSS:7
T 200 3300 5 10 0 0 0 0 1
documentation=http://www.semiconductors.philips.com/acrobat/datasheets/HEF4093B_CNV_3.pdf
T 200 0 9 8 1 0 0 0 1
4093
