<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='1034' ll='1036' type='static bool llvm::SIInstrInfo::isLegalMUBUFImmOffset(unsigned int Imm)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1457' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel11SelectMUBUFEN4llvm7SDValueERS2_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1588' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel23SelectMUBUFScratchOffenEPN4llvm6SDNodeENS1_7SDValueERS4_S5_S5_S5_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1609' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel24SelectMUBUFScratchOffsetEPN4llvm6SDNodeENS1_7SDValueERS4_S5_S5_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3696' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFScratchOffenERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3767' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector24selectMUBUFScratchOffsetERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='4018' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector23splitIllegalMUBUFOffsetERNS_16MachineIRBuilderERNS_8RegisterERl'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='160' u='c' c='_ZL16buildPrologSpillRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_111306859'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='261' u='c' c='_ZL17buildEpilogReloadRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_13854685'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1251' u='c' c='_ZNK4llvm16SITargetLowering26isLegalMUBUFAddressingModeERKNS_18TargetLoweringBase8AddrModeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='417' u='c' c='_ZNK4llvm14SIRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='531' u='c' c='_ZNK4llvm14SIRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='828' u='c' c='_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1713' u='c' c='_ZNK4llvm14SIRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE'/>
