# Universal Asynchronous Receiver Transmitter

<!-- First Section -->
## Team 1
<details>
  <summary>Detail</summary>

  > Semester: 3rd Sem B. Tech. CSE

  > Section: S2

  > Member-1: Akshay L B, 221CS205, akshaylb.221cs205@nitk.edu.in

  > member-2: Krishna Bhargav N,221CS228, krishnabhargavn.221cs228@nitk.edu.in 

  > Member-3: Shreyas Gowda P, 3.	221CS247, shreyasgowdap.221cs247@nitk.edu.in
</details>

<!-- Second Section -->
## Abstract
<details>
  <summary>Detail</summary>
  
 
In the realm of embedded systems and digital communication, the Universal Asynchronous Receiver/Transmitter (UART) stands as a foundational technology, facilitating the seamless exchange of serial data between devices. This abstract introduces a project focused on designing an advanced UART interface with a motivation rooted in the ever-increasing need for efficient and reliable data transmission.
 
 Background:
  UART communication has long been the linchpin of data transfer in electronics, known for its simplicity and adaptability. However, in the face of modern   demands, the conventional UART model must evolve to accommodate higher data rates, enhanced error detection, and more versatile configurations. Our        project acknowledges this need by revisiting the classic UART design and aims to address contemporary challenges.
 
Motivation:
  The motivation behind this project is twofold. First, as data-intensive applications continue to proliferate in embedded systems, the need for faster      and more error-resilient communication interfaces becomes imperative. Second, the rising prevalence of Internet of Things (IoT) devices necessitates       UART interfaces that can efficiently handle both low-power sensors and high-performance computing platforms, demanding adaptability and scalability.       This project aims to create a UART interface that bridges these gaps in data transmission, serving as a versatile solution for a wide array of             applications.
 
Unique Contribution:
  The unique contribution of this project lies in the development of an enhanced UART interface that amalgamates high-speed data transfer, improved error    detection  and a user-friendly configurability. The design incorporates hardware and software elements to provide seamless integration with both legacy    and cutting-edge devices. By adapting to the demands of modern electronics, this UART interface seeks to ensure the continued relevance of UART            communication in the evolving digital landscape, allowing it to remain a cornerstone of data transfer in the 21st century.
 
In conclusion, the proposed project endeavors to reinvigorate UART technology, aligning it with contemporary needs and serving as a versatile and robust solution for serial data communication in the digital age.

</details>

<!-- Third Section -->
## Working
<details>
  <summary>Detail</summary>

  > Explain the working of your model with the help of a functional table (compulsory) followed by the flowchart.
</details>

<!-- Fourth Section -->
## Logisim Circuit Diagram
<details>
  <summary>Detail</summary>

  > 
</details>

<!-- Fifth Section -->
## Verilog Code
<details>
  <summary>Detail</summary>

  > Neatly update the Verilog code in code style only.
</details>

<!-- Sixth Section -->
## Verilog Code
<details>
  <summary>Detail</summary>

  > 1.	Wikipedia
  > 2.	Stackoverflow
  > 3.	Project Uart
  > 4.	Analog.com
  > 5.	Verilog Documentation

</details>
