<stg><name>circ_buff_write_many128</name>


<trans_list>

<trans id="272" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="first_load" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="2" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="first_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="4" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="13" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="14" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="0"/>
</and_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="15" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="16" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="17" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="24" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="32" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="33" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %output_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_V)

]]></Node>
<StgValue><ssdm name="output_V_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %output_V_read, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="29" op_0_bw="28">
<![CDATA[
:2  %tmp_28_cast6 = zext i28 %tmp to i29

]]></Node>
<StgValue><ssdm name="tmp_28_cast6"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i128* %gmem_out), !map !110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_in_5_V), !map !116

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_in_4_V), !map !122

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_in_3_V), !map !128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_in_2_V), !map !134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_in_1_V), !map !140

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_in_0_V), !map !146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i8* %reset), !map !152

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i64* %debug_register), !map !156

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %useable_words), !map !160

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecTopModule([24 x i8]* @circ_buff_write_many) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="64">
<![CDATA[
:14  %data_V = alloca [512 x i128], align 8

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i128* %gmem_out, [6 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [9 x i8]* @p_str213, [6 x i8]* @p_str314, [1 x i8]* @p_str112, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i64* %debug_register, [10 x i8]* @p_str415, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [8 x i8]* @p_str516, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:17  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([6 x i8]* %useable_words, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface([6 x i8]* %useable_words, [10 x i8]* @p_str415, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [8 x i8]* @p_str516, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i8* %reset, [10 x i8]* @p_str415, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [8 x i8]* @p_str516, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i32 %output_V, [10 x i8]* @p_str415, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [8 x i8]* @p_str516, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str415, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [8 x i8]* @p_str516, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_in_0_V, [5 x i8]* @p_str617, i32 1, i32 1, [5 x i8]* @p_str718, i32 0, i32 0, [8 x i8]* @p_str819, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_in_1_V, [5 x i8]* @p_str617, i32 1, i32 1, [5 x i8]* @p_str718, i32 0, i32 0, [8 x i8]* @p_str819, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_in_2_V, [5 x i8]* @p_str617, i32 1, i32 1, [5 x i8]* @p_str718, i32 0, i32 0, [8 x i8]* @p_str819, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_in_3_V, [5 x i8]* @p_str617, i32 1, i32 1, [5 x i8]* @p_str718, i32 0, i32 0, [8 x i8]* @p_str819, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_in_4_V, [5 x i8]* @p_str617, i32 1, i32 1, [5 x i8]* @p_str718, i32 0, i32 0, [8 x i8]* @p_str819, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_in_5_V, [5 x i8]* @p_str617, i32 1, i32 1, [5 x i8]* @p_str718, i32 0, i32 0, [8 x i8]* @p_str819, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1">
<![CDATA[
:28  %first_load = load i1* @first, align 1

]]></Node>
<StgValue><ssdm name="first_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:29  br i1 %first_load, label %._crit_edge, label %.preheader149.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
.preheader149.preheader:0  br label %.preheader149

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader149:0  %i = phi i3 [ %i_1, %1 ], [ 0, %.preheader149.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader149:1  %tmp_1 = icmp eq i3 %i, -2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader149:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader149:3  %i_1 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader149:4  br i1 %tmp_1, label %._crit_edge.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_2 = zext i3 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %useable_words_addr = getelementptr [6 x i8]* %useable_words, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="useable_words_addr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="3">
<![CDATA[
:2  %useable_words_load = load volatile i8* %useable_words_addr, align 1

]]></Node>
<StgValue><ssdm name="useable_words_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_load" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp><and_exp><literal name="first_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge:0  %first_flag = phi i1 [ false, %0 ], [ true, %._crit_edge.loopexit ]

]]></Node>
<StgValue><ssdm name="first_flag"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp><and_exp><literal name="first_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:1  %reset_read = call i8 @_ssdm_op_Read.s_axilite.volatile.i8P(i8* %reset)

]]></Node>
<StgValue><ssdm name="reset_read"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp><and_exp><literal name="first_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:2  %tmp_4 = icmp eq i8 %reset_read, 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp><and_exp><literal name="first_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:3  br i1 %tmp_4, label %.preheader148.preheader, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="first_load" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="first_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
.preheader148.preheader:0  br label %.preheader148

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="3">
<![CDATA[
:2  %useable_words_load = load volatile i8* %useable_words_addr, align 1

]]></Node>
<StgValue><ssdm name="useable_words_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %local_words_addr = getelementptr inbounds [6 x i8]* @local_words, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="local_words_addr"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
:4  store i8 %useable_words_load, i8* %local_words_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader149

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %stride = phi i3 [ %stride_1, %.loopexit146 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="stride"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %exitcond1 = icmp eq i3 %stride, -2

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %stride_1 = add i3 %stride, 1

]]></Node>
<StgValue><ssdm name="stride_1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond1, label %.loopexit147.loopexit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="5" op_3_bw="3" op_4_bw="1">
<![CDATA[
:0  %idx = call i12 @_ssdm_op_BitConcatenate.i12.i3.i5.i3.i1(i3 %stride, i5 0, i3 %stride, i1 false)

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="12">
<![CDATA[
:2  %idx_cast = zext i12 %idx to i13

]]></Node>
<StgValue><ssdm name="idx_cast"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %tmp_s = add i13 512, %idx_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="29" op_0_bw="13">
<![CDATA[
:7  %tmp_3_cast = zext i13 %tmp_s to i29

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:8  %output_V2_sum = add i29 %tmp_28_cast6, %tmp_3_cast

]]></Node>
<StgValue><ssdm name="output_V2_sum"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
.loopexit147.loopexit:0  br label %.loopexit147

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="29">
<![CDATA[
:9  %output_V2_sum_cast = zext i29 %output_V2_sum to i64

]]></Node>
<StgValue><ssdm name="output_V2_sum_cast"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
:10  %gmem_out_addr = getelementptr i128* %gmem_out, i64 %output_V2_sum_cast

]]></Node>
<StgValue><ssdm name="gmem_out_addr"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:11  %temp_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)

]]></Node>
<StgValue><ssdm name="temp_tail_V_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="99" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:11  %temp_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)

]]></Node>
<StgValue><ssdm name="temp_tail_V_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="100" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:11  %temp_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)

]]></Node>
<StgValue><ssdm name="temp_tail_V_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="101" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:11  %temp_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)

]]></Node>
<StgValue><ssdm name="temp_tail_V_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="102" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:11  %temp_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)

]]></Node>
<StgValue><ssdm name="temp_tail_V_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="103" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:11  %temp_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)

]]></Node>
<StgValue><ssdm name="temp_tail_V_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="104" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:11  %temp_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)

]]></Node>
<StgValue><ssdm name="temp_tail_V_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="3">
<![CDATA[
:3  %tmp_9 = zext i3 %stride to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %head_addr_1 = getelementptr inbounds [6 x i16]* @head, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="head_addr_1"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="3">
<![CDATA[
:5  %stream_head = load i16* %head_addr_1, align 2

]]></Node>
<StgValue><ssdm name="stream_head"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:12  %temp_tail_V = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %gmem_out_addr)

]]></Node>
<StgValue><ssdm name="temp_tail_V"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="128">
<![CDATA[
:13  %stream_tail = trunc i128 %temp_tail_V to i16

]]></Node>
<StgValue><ssdm name="stream_tail"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %local_words_addr_1 = getelementptr inbounds [6 x i8]* @local_words, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="local_words_addr_1"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="3">
<![CDATA[
:15  %words = load i8* %local_words_addr_1, align 1

]]></Node>
<StgValue><ssdm name="words"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="17" op_0_bw="12">
<![CDATA[
:1  %idx_cast5 = zext i12 %idx to i17

]]></Node>
<StgValue><ssdm name="idx_cast5"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="3">
<![CDATA[
:5  %stream_head = load i16* %head_addr_1, align 2

]]></Node>
<StgValue><ssdm name="stream_head"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="3">
<![CDATA[
:15  %words = load i8* %local_words_addr_1, align 1

]]></Node>
<StgValue><ssdm name="words"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="17" op_0_bw="16">
<![CDATA[
:16  %tmp_6_cast = zext i16 %stream_head to i17

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="16">
<![CDATA[
:17  %tmp_14 = trunc i16 %stream_head to i9

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:18  %tmp_8 = add i17 1, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:19  %tmp_8_cast4 = add i9 1, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_8_cast4"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="18" op_0_bw="17">
<![CDATA[
:20  %tmp_8_cast = zext i17 %tmp_8 to i18

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="17" op_0_bw="16">
<![CDATA[
:21  %tmp_10_cast3 = zext i16 %stream_tail to i17

]]></Node>
<StgValue><ssdm name="tmp_10_cast3"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="16">
<![CDATA[
:22  %tmp_10_cast = zext i16 %stream_tail to i18

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
:23  %tmp_6 = icmp eq i18 %tmp_8_cast, %tmp_10_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="17" op_0_bw="9">
<![CDATA[
:24  %tmp_12_cast = zext i9 %tmp_8_cast4 to i17

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:25  %tmp_7 = icmp eq i17 %tmp_12_cast, %tmp_10_cast3

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:26  %or_cond = or i1 %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:27  br i1 %or_cond, label %.loopexit146, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0  %tmp_3 = icmp ult i17 %tmp_8, %tmp_10_cast3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %p_neg = xor i16 %stream_head, -1

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_10 = sub i16 511, %stream_head

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:3  %p_neg150_pn = select i1 %tmp_3, i16 %p_neg, i16 %tmp_10

]]></Node>
<StgValue><ssdm name="p_neg150_pn"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %bytes_to_write = add i16 %p_neg150_pn, %stream_tail

]]></Node>
<StgValue><ssdm name="bytes_to_write"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
:0  %h = phi i15 [ 0, %4 ], [ %h_1, %12 ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="15">
<![CDATA[
:1  %bytes_to_write_2 = zext i15 %h to i16

]]></Node>
<StgValue><ssdm name="bytes_to_write_2"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_11 = icmp slt i16 %bytes_to_write_2, %bytes_to_write

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %h_1 = add i15 %h, 1

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_11, label %6, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str920) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str920)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
:2  switch i3 %stride, label %branch5 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="stride" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="33" op_0_bw="33" op_1_bw="32">
<![CDATA[
branch4:0  %fifo_in_4_V_read = call { i1, i32 } @_ssdm_op_NbRead.axis.volatile.i32P(i32* %fifo_in_4_V)

]]></Node>
<StgValue><ssdm name="fifo_in_4_V_read"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="stride" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="33">
<![CDATA[
branch4:1  %p_vld4 = extractvalue { i1, i32 } %fifo_in_4_V_read, 0

]]></Node>
<StgValue><ssdm name="p_vld4"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="stride" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="33">
<![CDATA[
branch4:2  %tmp_29 = extractvalue { i1, i32 } %fifo_in_4_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="stride" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
branch4:3  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="stride" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="33" op_0_bw="33" op_1_bw="32">
<![CDATA[
branch3:0  %fifo_in_3_V_read = call { i1, i32 } @_ssdm_op_NbRead.axis.volatile.i32P(i32* %fifo_in_3_V)

]]></Node>
<StgValue><ssdm name="fifo_in_3_V_read"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="stride" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="33">
<![CDATA[
branch3:1  %p_vld3 = extractvalue { i1, i32 } %fifo_in_3_V_read, 0

]]></Node>
<StgValue><ssdm name="p_vld3"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="stride" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="33">
<![CDATA[
branch3:2  %tmp_28 = extractvalue { i1, i32 } %fifo_in_3_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="stride" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch3:3  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="stride" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="33" op_0_bw="33" op_1_bw="32">
<![CDATA[
branch2:0  %fifo_in_2_V_read = call { i1, i32 } @_ssdm_op_NbRead.axis.volatile.i32P(i32* %fifo_in_2_V)

]]></Node>
<StgValue><ssdm name="fifo_in_2_V_read"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="stride" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="33">
<![CDATA[
branch2:1  %p_vld2 = extractvalue { i1, i32 } %fifo_in_2_V_read, 0

]]></Node>
<StgValue><ssdm name="p_vld2"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="stride" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="33">
<![CDATA[
branch2:2  %tmp_27 = extractvalue { i1, i32 } %fifo_in_2_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="stride" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch2:3  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="stride" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="33" op_0_bw="33" op_1_bw="32">
<![CDATA[
branch1:0  %fifo_in_1_V_read = call { i1, i32 } @_ssdm_op_NbRead.axis.volatile.i32P(i32* %fifo_in_1_V)

]]></Node>
<StgValue><ssdm name="fifo_in_1_V_read"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="stride" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="33">
<![CDATA[
branch1:1  %p_vld8 = extractvalue { i1, i32 } %fifo_in_1_V_read, 0

]]></Node>
<StgValue><ssdm name="p_vld8"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="stride" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="33">
<![CDATA[
branch1:2  %tmp_24 = extractvalue { i1, i32 } %fifo_in_1_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="stride" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
branch1:3  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="stride" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="33" op_0_bw="33" op_1_bw="32">
<![CDATA[
branch0:0  %fifo_in_0_V_read = call { i1, i32 } @_ssdm_op_NbRead.axis.volatile.i32P(i32* %fifo_in_0_V)

]]></Node>
<StgValue><ssdm name="fifo_in_0_V_read"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="stride" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="33">
<![CDATA[
branch0:1  %p_vld = extractvalue { i1, i32 } %fifo_in_0_V_read, 0

]]></Node>
<StgValue><ssdm name="p_vld"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="stride" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="33">
<![CDATA[
branch0:2  %tmp_22 = extractvalue { i1, i32 } %fifo_in_0_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="stride" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
branch0:3  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="stride" val="!0"/>
<literal name="stride" val="!1"/>
<literal name="stride" val="!2"/>
<literal name="stride" val="!3"/>
<literal name="stride" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="33" op_0_bw="33" op_1_bw="32">
<![CDATA[
branch5:0  %fifo_in_5_V_read = call { i1, i32 } @_ssdm_op_NbRead.axis.volatile.i32P(i32* %fifo_in_5_V)

]]></Node>
<StgValue><ssdm name="fifo_in_5_V_read"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="stride" val="!0"/>
<literal name="stride" val="!1"/>
<literal name="stride" val="!2"/>
<literal name="stride" val="!3"/>
<literal name="stride" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="33">
<![CDATA[
branch5:1  %p_vld1 = extractvalue { i1, i32 } %fifo_in_5_V_read, 0

]]></Node>
<StgValue><ssdm name="p_vld1"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="stride" val="!0"/>
<literal name="stride" val="!1"/>
<literal name="stride" val="!2"/>
<literal name="stride" val="!3"/>
<literal name="stride" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="33">
<![CDATA[
branch5:2  %tmp_17 = extractvalue { i1, i32 } %fifo_in_5_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="stride" val="!0"/>
<literal name="stride" val="!1"/>
<literal name="stride" val="!2"/>
<literal name="stride" val="!3"/>
<literal name="stride" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch5:3  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0  %low = phi i32 [ %tmp_17, %branch5 ], [ %tmp_29, %branch4 ], [ %tmp_28, %branch3 ], [ %tmp_27, %branch2 ], [ %tmp_24, %branch1 ], [ %tmp_22, %branch0 ]

]]></Node>
<StgValue><ssdm name="low"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
:1  %empty_n = phi i1 [ %p_vld1, %branch5 ], [ %p_vld4, %branch4 ], [ %p_vld3, %branch3 ], [ %p_vld2, %branch2 ], [ %p_vld8, %branch1 ], [ %p_vld, %branch0 ]

]]></Node>
<StgValue><ssdm name="empty_n"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %empty_n, label %8, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="128" op_0_bw="32">
<![CDATA[
:0  %part_V = zext i32 %low to i128

]]></Node>
<StgValue><ssdm name="part_V"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="0"/>
</and_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.loopexit:0  %bytes_to_write_1 = phi i16 [ %bytes_to_write_2, %7 ], [ %bytes_to_write, %5 ]

]]></Node>
<StgValue><ssdm name="bytes_to_write_1"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="0"/>
</and_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="172" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
:0  %p_s = phi i128 [ %part_V, %8 ], [ %part_V_1, %11 ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %t_V = phi i4 [ 1, %8 ], [ %word_V, %11 ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="174" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="4">
<![CDATA[
:2  %tmp_21_cast = zext i4 %t_V to i8

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="175" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_13 = icmp ult i8 %tmp_21_cast, %words

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_13, label %10, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1021) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1021)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
:3  switch i3 %stride, label %branch11 [
    i3 0, label %branch6
    i3 1, label %branch7
    i3 2, label %branch8
    i3 3, label %branch9
    i3 -4, label %branch10
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stride" val="4"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch10:0  %tmp_36 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %fifo_in_4_V)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stride" val="4"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stride" val="3"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9:0  %tmp_35 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %fifo_in_3_V)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stride" val="3"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stride" val="2"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:0  %tmp_34 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %fifo_in_2_V)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stride" val="2"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stride" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:0  %tmp_33 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %fifo_in_1_V)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stride" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stride" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6:0  %tmp_32 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %fifo_in_0_V)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stride" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stride" val="!0"/>
<literal name="stride" val="!1"/>
<literal name="stride" val="!2"/>
<literal name="stride" val="!3"/>
<literal name="stride" val="!4"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch11:0  %tmp_31 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %fifo_in_5_V)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stride" val="!0"/>
<literal name="stride" val="!1"/>
<literal name="stride" val="!2"/>
<literal name="stride" val="!3"/>
<literal name="stride" val="!4"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0  %hi = phi i32 [ %tmp_31, %branch11 ], [ %tmp_36, %branch10 ], [ %tmp_35, %branch9 ], [ %tmp_34, %branch8 ], [ %tmp_33, %branch7 ], [ %tmp_32, %branch6 ]

]]></Node>
<StgValue><ssdm name="hi"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="128" op_0_bw="32">
<![CDATA[
:1  %hi_p_V = zext i32 %hi to i128

]]></Node>
<StgValue><ssdm name="hi_p_V"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="2" op_0_bw="4">
<![CDATA[
:2  %tmp_37 = trunc i4 %t_V to i2

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
:3  %op2_assign = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 0, i8 32, i8 64, i8 96, i2 %tmp_37)

]]></Node>
<StgValue><ssdm name="op2_assign"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="128" op_0_bw="8">
<![CDATA[
:4  %tmp_25 = zext i8 %op2_assign to i128

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:5  %r_V = shl i128 %hi_p_V, %tmp_25

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:6  %part_V_1 = or i128 %r_V, %p_s

]]></Node>
<StgValue><ssdm name="part_V_1"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:7  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1021, i32 %tmp_16)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8  %word_V = add i4 1, %t_V

]]></Node>
<StgValue><ssdm name="word_V"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="15">
<![CDATA[
:0  %tmp_18 = zext i15 %h to i64

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %data_V_addr = getelementptr [512 x i128]* %data_V, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="data_V_addr"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="128" op_1_bw="9">
<![CDATA[
:2  store i128 %p_s, i128* %data_V_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str920, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="208" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %val_assign_1 = phi i16 [ %stream_head, %.loopexit ], [ %stream_head_2_cast, %14 ]

]]></Node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
:1  %h2 = phi i15 [ 0, %.loopexit ], [ %h_2, %14 ]

]]></Node>
<StgValue><ssdm name="h2"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="15">
<![CDATA[
:2  %h2_cast = zext i15 %h2 to i16

]]></Node>
<StgValue><ssdm name="h2_cast"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_15 = icmp slt i16 %h2_cast, %bytes_to_write_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %h_2 = add i15 %h2, 1

]]></Node>
<StgValue><ssdm name="h_2"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_15, label %14, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="17" op_0_bw="16">
<![CDATA[
:3  %tmp_28_cast = zext i16 %val_assign_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:4  %tmp_20 = add i17 %tmp_28_cast, %idx_cast5

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="29" op_0_bw="17">
<![CDATA[
:5  %tmp_22_cast = zext i17 %tmp_20 to i29

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="15">
<![CDATA[
:6  %tmp_21 = zext i15 %h2 to i64

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %data_V_addr_1 = getelementptr [512 x i128]* %data_V, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="data_V_addr_1"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="128" op_0_bw="9">
<![CDATA[
:8  %data_V_load = load i128* %data_V_addr_1, align 16

]]></Node>
<StgValue><ssdm name="data_V_load"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:9  %output_V2_sum4 = add i29 %tmp_28_cast6, %tmp_22_cast

]]></Node>
<StgValue><ssdm name="output_V2_sum4"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="16">
<![CDATA[
:15  %tmp_30 = trunc i16 %val_assign_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:16  %stream_head_1 = add i9 1, %tmp_30

]]></Node>
<StgValue><ssdm name="stream_head_1"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="9">
<![CDATA[
:17  %stream_head_2_cast = zext i9 %stream_head_1 to i16

]]></Node>
<StgValue><ssdm name="stream_head_2_cast"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="225" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="128" op_0_bw="9">
<![CDATA[
:8  %data_V_load = load i128* %data_V_addr_1, align 16

]]></Node>
<StgValue><ssdm name="data_V_load"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="29">
<![CDATA[
:10  %output_V2_sum4_cast = zext i29 %output_V2_sum4 to i64

]]></Node>
<StgValue><ssdm name="output_V2_sum4_cast"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
:11  %gmem_out_addr_1 = getelementptr i128* %gmem_out, i64 %output_V2_sum4_cast

]]></Node>
<StgValue><ssdm name="gmem_out_addr_1"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:12  %gmem_out_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i128P(i128* %gmem_out_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_out_addr_1_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="229" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16">
<![CDATA[
:13  call void @_ssdm_op_Write.m_axi.volatile.i128P(i128* %gmem_out_addr_1, i128 %data_V_load, i16 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="230" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="128">
<![CDATA[
:14  %gmem_out_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_1)

]]></Node>
<StgValue><ssdm name="gmem_out_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="231" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="128">
<![CDATA[
:14  %gmem_out_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_1)

]]></Node>
<StgValue><ssdm name="gmem_out_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="232" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="128">
<![CDATA[
:14  %gmem_out_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_1)

]]></Node>
<StgValue><ssdm name="gmem_out_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="233" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="128">
<![CDATA[
:14  %gmem_out_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_1)

]]></Node>
<StgValue><ssdm name="gmem_out_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="234" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1122) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1122)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="236" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="128">
<![CDATA[
:14  %gmem_out_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_1)

]]></Node>
<StgValue><ssdm name="gmem_out_addr_1_resp"/></StgValue>
</operation>

<operation id="238" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:18  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1122, i32 %tmp_19)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="239" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="240" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %tmp_23 = add i13 %idx_cast, 513

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="241" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="29" op_0_bw="13">
<![CDATA[
:1  %tmp_27_cast = zext i13 %tmp_23 to i29

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="242" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:3  %output_V2_sum3 = add i29 %tmp_27_cast, %tmp_28_cast6

]]></Node>
<StgValue><ssdm name="output_V2_sum3"/></StgValue>
</operation>

<operation id="243" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:9  store i16 %val_assign_1, i16* %head_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="244" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="29">
<![CDATA[
:4  %output_V2_sum3_cast = zext i29 %output_V2_sum3 to i64

]]></Node>
<StgValue><ssdm name="output_V2_sum3_cast"/></StgValue>
</operation>

<operation id="245" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
:5  %gmem_out_addr_2 = getelementptr i128* %gmem_out, i64 %output_V2_sum3_cast

]]></Node>
<StgValue><ssdm name="gmem_out_addr_2"/></StgValue>
</operation>

<operation id="246" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:6  %gmem_out_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i128P(i128* %gmem_out_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_out_addr_2_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="247" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="128" op_0_bw="16">
<![CDATA[
:2  %p_1 = zext i16 %val_assign_1 to i128

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="248" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16">
<![CDATA[
:7  call void @_ssdm_op_Write.m_axi.volatile.i128P(i128* %gmem_out_addr_2, i128 %p_1, i16 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="249" st_id="28" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="128">
<![CDATA[
:8  %gmem_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_out_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="250" st_id="29" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="128">
<![CDATA[
:8  %gmem_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_out_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="251" st_id="30" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="128">
<![CDATA[
:8  %gmem_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_out_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="252" st_id="31" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="128">
<![CDATA[
:8  %gmem_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_out_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="253" st_id="32" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="128">
<![CDATA[
:8  %gmem_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_out_addr_2_resp"/></StgValue>
</operation>

<operation id="254" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.loopexit146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
.loopexit146:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="256" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader148:0  %i1 = phi i3 [ %i_2, %2 ], [ 0, %.preheader148.preheader ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="257" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148:1  %exitcond = icmp eq i3 %i1, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="258" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader148:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="259" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader148:3  %i_2 = add i3 %i1, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="260" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader148:4  br i1 %exitcond, label %.loopexit147.loopexit19, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_5 = zext i3 %i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="262" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %head_addr = getelementptr inbounds [6 x i16]* @head, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="head_addr"/></StgValue>
</operation>

<operation id="263" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:2  store i16 0, i16* %head_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader148

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
.loopexit147.loopexit19:0  br label %.loopexit147

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="266" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.loopexit147:0  %first_flag_1 = phi i1 [ %first_flag, %.loopexit147.loopexit ], [ true, %.loopexit147.loopexit19 ]

]]></Node>
<StgValue><ssdm name="first_flag_1"/></StgValue>
</operation>

<operation id="267" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.loopexit147:1  %first_new_1 = phi i1 [ true, %.loopexit147.loopexit ], [ false, %.loopexit147.loopexit19 ]

]]></Node>
<StgValue><ssdm name="first_new_1"/></StgValue>
</operation>

<operation id="268" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit147:2  br i1 %first_flag_1, label %mergeST, label %.loopexit147.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
mergeST:0  store i1 %first_new_1, i1* @first, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %.loopexit147.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0">
<![CDATA[
.loopexit147.new:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
