

================================================================
== Vitis HLS Report for 'systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2'
================================================================
* Date:           Wed Jun 14 16:04:43 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.447 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  19.998 ns|  19.998 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_633_1_VITIS_LOOP_634_2  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       49|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        9|      112|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln633_1_fu_99_p2    |         +|   0|  0|  10|           3|           1|
    |add_ln633_fu_108_p2     |         +|   0|  0|   9|           2|           1|
    |add_ln634_fu_152_p2     |         +|   0|  0|   9|           2|           1|
    |icmp_ln633_fu_93_p2     |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln634_fu_114_p2    |      icmp|   0|  0|   8|           2|           3|
    |col_3_fu_158_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln633_fu_120_p3  |    select|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  49|          14|          13|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_sig_allocacmp_col_2                |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    3|          6|
    |ap_sig_allocacmp_row_load             |   9|          2|    2|          4|
    |col_fu_44                             |   9|          2|    2|          4|
    |indvar_flatten_fu_52                  |   9|          2|    3|          6|
    |row_fu_48                             |   9|          2|    2|          4|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   15|         30|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_CS_fsm             |  1|   0|    1|          0|
    |ap_done_reg           |  1|   0|    1|          0|
    |col_fu_44             |  2|   0|    2|          0|
    |indvar_flatten_fu_52  |  3|   0|    3|          0|
    |row_fu_48             |  2|   0|    2|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 |  9|   0|    9|          0|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2|  return value|
|l_Tb_m_Sreg_Array_1_address0  |  out|    1|   ap_memory|                                       l_Tb_m_Sreg_Array_1|         array|
|l_Tb_m_Sreg_Array_1_ce0       |  out|    1|   ap_memory|                                       l_Tb_m_Sreg_Array_1|         array|
|l_Tb_m_Sreg_Array_1_we0       |  out|    1|   ap_memory|                                       l_Tb_m_Sreg_Array_1|         array|
|l_Tb_m_Sreg_Array_1_d0        |  out|   32|   ap_memory|                                       l_Tb_m_Sreg_Array_1|         array|
|l_Tb_m_Sreg_Array_1_q0        |   in|   32|   ap_memory|                                       l_Tb_m_Sreg_Array_1|         array|
|l_Tb_m_Sreg_Array_address0    |  out|    1|   ap_memory|                                         l_Tb_m_Sreg_Array|         array|
|l_Tb_m_Sreg_Array_ce0         |  out|    1|   ap_memory|                                         l_Tb_m_Sreg_Array|         array|
|l_Tb_m_Sreg_Array_we0         |  out|    1|   ap_memory|                                         l_Tb_m_Sreg_Array|         array|
|l_Tb_m_Sreg_Array_d0          |  out|   32|   ap_memory|                                         l_Tb_m_Sreg_Array|         array|
|l_Tb_m_Sreg_Array_q0          |   in|   32|   ap_memory|                                         l_Tb_m_Sreg_Array|         array|
+------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

