{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 25 11:38:58 2008 " "Info: Processing started: Sat Oct 25 11:38:58 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigiComV32_NewInst -c DigiComV32_NewInst " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DigiComV32_NewInst -c DigiComV32_NewInst" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DigiComV32_NewInst.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file DigiComV32_NewInst.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DigiComV32_NewInst " "Info: Found entity 1: DigiComV32_NewInst" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigiComV32_NewInst " "Info: Elaborating entity \"DigiComV32_NewInst\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE ex1.mif " "Warning: Can't find a definition for parameter LPM_FILE -- assuming ex1.mif was intended to be a quoted string" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 408 1032 1160 536 "inst2" "" } } } }  } 0 0 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "DigiComV32_NewInst_BSF.vhd 3 1 " "Warning: Using design file DigiComV32_NewInst_BSF.vhd, which is not specified as a design file for the current project, but contains definitions for 3 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigiComV32_NewInst_package " "Info: Found design unit 1: DigiComV32_NewInst_package" {  } { { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DigiComV32_NewInst_BSF-design " "Info: Found design unit 2: DigiComV32_NewInst_BSF-design" {  } { { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 75 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 DigiComV32_NewInst_BSF " "Info: Found entity 1: DigiComV32_NewInst_BSF" {  } { { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigiComV32_NewInst_BSF DigiComV32_NewInst_BSF:inst " "Info: Elaborating entity \"DigiComV32_NewInst_BSF\" for hierarchy \"DigiComV32_NewInst_BSF:inst\"" {  } { { "DigiComV32_NewInst.bdf" "inst" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "simplecom_ro1.vqm 1 1 " "Warning: Using design file simplecom_ro1.vqm, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 simplecom_ro1 " "Info: Found entity 1: simplecom_ro1" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 21 22 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simplecom_ro1 DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst " "Info: Elaborating entity \"simplecom_ro1\" for hierarchy \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\"" {  } { { "DigiComV32_NewInst_BSF.vhd" "DC_inst" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "control.vhd 2 1 " "Warning: Using design file control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-control_arch " "Info: Found design unit 1: control-control_arch" {  } { { "control.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/control.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/control.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst1 " "Info: Elaborating entity \"control\" for hierarchy \"control:inst1\"" {  } { { "DigiComV32_NewInst.bdf" "inst1" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 1400 1568 608 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst2 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst2\"" {  } { { "DigiComV32_NewInst.bdf" "inst2" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 408 1032 1160 536 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst2 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst2\"" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 408 1032 1160 536 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst2 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ex1.mif " "Info: Parameter \"LPM_FILE\" = \"ex1.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 4096 " "Info: Parameter \"LPM_NUMWORDS\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 12 " "Info: Parameter \"LPM_WIDTHAD\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 408 1032 1160 536 "inst2" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst2\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst2\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices " "Warning: Assertion warning: altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices" {  } { { "altram.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 408 1024 1152 536 "inst2" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst2\|altram:sram LPM_RAM_IO:inst2 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst2\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst2\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 408 1032 1160 536 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst2 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst2\"" {  } { { "altram.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 408 1032 1160 536 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2891.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2891 " "Info: Found entity 1: altsyncram_2891" {  } { { "db/altsyncram_2891.tdf" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/db/altsyncram_2891.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2891 LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated " "Info: Elaborating entity \"altsyncram_2891\" for hierarchy \"LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "3831 4096 0 1 1 " "Warning: 3831 out of 4096 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "265 4095 " "Warning: Addresses ranging from 265 to 4095 are not initialized" {  } { { "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/ex1.mif" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/ex1.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 0}  } { { "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/ex1.mif" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/ex1.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 0}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO_HDR" "" "Info: WYSIWYG I/O primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[11\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[11\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2266 18 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[10\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[10\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2285 18 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[9\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[9\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2304 17 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[8\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[8\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2323 17 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[7\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[7\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2342 17 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[6\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[6\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2361 17 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[5\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[5\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2380 17 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[4\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[4\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2399 17 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[3\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[3\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2418 17 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[2\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[2\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2437 17 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[1\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[1\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2456 17 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[0\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[0\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2475 17 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[15\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[15\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2190 18 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[14\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[14\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2209 18 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[13\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[13\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2228 18 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[12\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[12\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2247 18 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0}  } {  } 0 0 "WYSIWYG I/O primitives converted to equivalent logic" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "segOut1\[0\] GND " "Warning (13410): Pin \"segOut1\[0\]\" is stuck at GND" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 280 976 1152 296 "segOut1\[7..0\]" "" } { 272 896 976 288 "segOut1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "segOut2\[0\] GND " "Warning (13410): Pin \"segOut2\[0\]\" is stuck at GND" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 296 976 1152 312 "segOut2\[7..0\]" "" } { 288 896 976 304 "segOut2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "selected_reg\[24\] GND " "Warning (13410): Pin \"selected_reg\[24\]\" is stuck at GND" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 312 976 1165 328 "selected_reg\[31..0\]" "" } { 304 896 998 320 "selected_reg\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "selected_reg\[16\] GND " "Warning (13410): Pin \"selected_reg\[16\]\" is stuck at GND" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 312 976 1165 328 "selected_reg\[31..0\]" "" } { 304 896 998 320 "selected_reg\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "selected_reg\[8\] GND " "Warning (13410): Pin \"selected_reg\[8\]\" is stuck at GND" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 312 976 1165 328 "selected_reg\[31..0\]" "" } { 304 896 998 320 "selected_reg\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "selected_reg\[0\] GND " "Warning (13410): Pin \"selected_reg\[0\]\" is stuck at GND" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 312 976 1165 328 "selected_reg\[31..0\]" "" } { 304 896 998 320 "selected_reg\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "955 " "Info: Implemented 955 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "127 " "Info: Implemented 127 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "772 " "Info: Implemented 772 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 25 11:39:17 2008 " "Info: Processing ended: Sat Oct 25 11:39:17 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 25 11:39:20 2008 " "Info: Processing started: Sat Oct 25 11:39:20 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DigiComV32_NewInst -c DigiComV32_NewInst " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DigiComV32_NewInst -c DigiComV32_NewInst" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "DigiComV32_NewInst EP1C4F324C8 " "Info: Selected device EP1C4F324C8 for design \"DigiComV32_NewInst\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock incremental compilation " "Warning: Feature LogicLock incremental compilation is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F324C8 " "Info: Device EP1C12F324C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C20F324C8 " "Info: Device EP1C20F324C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ J1 " "Info: Pin ~nCSO~ is reserved at location J1" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ K6 " "Info: Pin ~ASDO~ is reserved at location K6" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "77 167 " "Warning: No exact pin location assignment(s) for 77 pins of 167 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[15\] " "Info: Pin cb\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[15] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[14\] " "Info: Pin cb\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[14] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[13\] " "Info: Pin cb\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[13] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[12\] " "Info: Pin cb\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[12] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[11\] " "Info: Pin cb\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[11] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[10\] " "Info: Pin cb\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[10] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[9\] " "Info: Pin cb\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[9] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[8\] " "Info: Pin cb\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[8] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[7\] " "Info: Pin cb\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[7] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[6\] " "Info: Pin cb\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[6] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[5\] " "Info: Pin cb\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[5] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[4\] " "Info: Pin cb\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[4] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[3\] " "Info: Pin cb\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[3] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[2\] " "Info: Pin cb\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[2] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[1\] " "Info: Pin cb\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[1] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[0\] " "Info: Pin cb\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[0] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[15\] " "Info: Pin ac\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[15] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 632 1032 1208 648 "ac\[15..0\]" "" } { 64 896 976 80 "ac\[15..0\]" "" } { 128 1328 1400 144 "ac\[15..0\]" "" } { 624 968 1054 640 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[14\] " "Info: Pin ac\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[14] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 632 1032 1208 648 "ac\[15..0\]" "" } { 64 896 976 80 "ac\[15..0\]" "" } { 128 1328 1400 144 "ac\[15..0\]" "" } { 624 968 1054 640 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[13\] " "Info: Pin ac\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[13] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 632 1032 1208 648 "ac\[15..0\]" "" } { 64 896 976 80 "ac\[15..0\]" "" } { 128 1328 1400 144 "ac\[15..0\]" "" } { 624 968 1054 640 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[12\] " "Info: Pin ac\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[12] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 632 1032 1208 648 "ac\[15..0\]" "" } { 64 896 976 80 "ac\[15..0\]" "" } { 128 1328 1400 144 "ac\[15..0\]" "" } { 624 968 1054 640 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[11\] " "Info: Pin ac\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[11] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 632 1032 1208 648 "ac\[15..0\]" "" } { 64 896 976 80 "ac\[15..0\]" "" } { 128 1328 1400 144 "ac\[15..0\]" "" } { 624 968 1054 640 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[10\] " "Info: Pin ac\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[10] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 632 1032 1208 648 "ac\[15..0\]" "" } { 64 896 976 80 "ac\[15..0\]" "" } { 128 1328 1400 144 "ac\[15..0\]" "" } { 624 968 1054 640 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[9\] " "Info: Pin ac\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[9] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 632 1032 1208 648 "ac\[15..0\]" "" } { 64 896 976 80 "ac\[15..0\]" "" } { 128 1328 1400 144 "ac\[15..0\]" "" } { 624 968 1054 640 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[8\] " "Info: Pin ac\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[8] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 632 1032 1208 648 "ac\[15..0\]" "" } { 64 896 976 80 "ac\[15..0\]" "" } { 128 1328 1400 144 "ac\[15..0\]" "" } { 624 968 1054 640 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[7\] " "Info: Pin ac\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[7] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 632 1032 1208 648 "ac\[15..0\]" "" } { 64 896 976 80 "ac\[15..0\]" "" } { 128 1328 1400 144 "ac\[15..0\]" "" } { 624 968 1054 640 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[6\] " "Info: Pin ac\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[6] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 632 1032 1208 648 "ac\[15..0\]" "" } { 64 896 976 80 "ac\[15..0\]" "" } { 128 1328 1400 144 "ac\[15..0\]" "" } { 624 968 1054 640 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[5\] " "Info: Pin ac\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[5] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 632 1032 1208 648 "ac\[15..0\]" "" } { 64 896 976 80 "ac\[15..0\]" "" } { 128 1328 1400 144 "ac\[15..0\]" "" } { 624 968 1054 640 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[4\] " "Info: Pin ac\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[4] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 632 1032 1208 648 "ac\[15..0\]" "" } { 64 896 976 80 "ac\[15..0\]" "" } { 128 1328 1400 144 "ac\[15..0\]" "" } { 624 968 1054 640 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[3\] " "Info: Pin ac\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[3] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 632 1032 1208 648 "ac\[15..0\]" "" } { 64 896 976 80 "ac\[15..0\]" "" } { 128 1328 1400 144 "ac\[15..0\]" "" } { 624 968 1054 640 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[2\] " "Info: Pin ac\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[2] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 632 1032 1208 648 "ac\[15..0\]" "" } { 64 896 976 80 "ac\[15..0\]" "" } { 128 1328 1400 144 "ac\[15..0\]" "" } { 624 968 1054 640 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[1\] " "Info: Pin ac\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[1] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 632 1032 1208 648 "ac\[15..0\]" "" } { 64 896 976 80 "ac\[15..0\]" "" } { 128 1328 1400 144 "ac\[15..0\]" "" } { 624 968 1054 640 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[0\] " "Info: Pin ac\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[0] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 632 1032 1208 648 "ac\[15..0\]" "" } { 64 896 976 80 "ac\[15..0\]" "" } { 128 1328 1400 144 "ac\[15..0\]" "" } { 624 968 1054 640 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "decode\[7\] " "Info: Pin decode\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { decode[7] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 704 1032 1208 720 "decode\[7..0\]" "" } { 48 896 976 64 "decode\[7..0\]" "" } { 112 1328 1400 128 "decode\[7..0\]" "" } { 696 968 1037 712 "decode\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { decode[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "decode\[6\] " "Info: Pin decode\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { decode[6] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 704 1032 1208 720 "decode\[7..0\]" "" } { 48 896 976 64 "decode\[7..0\]" "" } { 112 1328 1400 128 "decode\[7..0\]" "" } { 696 968 1037 712 "decode\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { decode[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "decode\[5\] " "Info: Pin decode\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { decode[5] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 704 1032 1208 720 "decode\[7..0\]" "" } { 48 896 976 64 "decode\[7..0\]" "" } { 112 1328 1400 128 "decode\[7..0\]" "" } { 696 968 1037 712 "decode\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { decode[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "decode\[4\] " "Info: Pin decode\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { decode[4] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 704 1032 1208 720 "decode\[7..0\]" "" } { 48 896 976 64 "decode\[7..0\]" "" } { 112 1328 1400 128 "decode\[7..0\]" "" } { 696 968 1037 712 "decode\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { decode[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "decode\[3\] " "Info: Pin decode\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { decode[3] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 704 1032 1208 720 "decode\[7..0\]" "" } { 48 896 976 64 "decode\[7..0\]" "" } { 112 1328 1400 128 "decode\[7..0\]" "" } { 696 968 1037 712 "decode\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { decode[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "decode\[2\] " "Info: Pin decode\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { decode[2] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 704 1032 1208 720 "decode\[7..0\]" "" } { 48 896 976 64 "decode\[7..0\]" "" } { 112 1328 1400 128 "decode\[7..0\]" "" } { 696 968 1037 712 "decode\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { decode[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "decode\[1\] " "Info: Pin decode\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { decode[1] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 704 1032 1208 720 "decode\[7..0\]" "" } { 48 896 976 64 "decode\[7..0\]" "" } { 112 1328 1400 128 "decode\[7..0\]" "" } { 696 968 1037 712 "decode\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { decode[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "decode\[0\] " "Info: Pin decode\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { decode[0] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 704 1032 1208 720 "decode\[7..0\]" "" } { 48 896 976 64 "decode\[7..0\]" "" } { 112 1328 1400 128 "decode\[7..0\]" "" } { 696 968 1037 712 "decode\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { decode[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[15\] " "Info: Pin dr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[15] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 656 1032 1208 672 "dr\[15..0\]" "" } { 80 896 976 96 "dr\[15..0\]" "" } { 144 1328 1400 160 "dr\[15..0\]" "" } { 648 968 1032 664 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[14\] " "Info: Pin dr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[14] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 656 1032 1208 672 "dr\[15..0\]" "" } { 80 896 976 96 "dr\[15..0\]" "" } { 144 1328 1400 160 "dr\[15..0\]" "" } { 648 968 1032 664 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[13\] " "Info: Pin dr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[13] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 656 1032 1208 672 "dr\[15..0\]" "" } { 80 896 976 96 "dr\[15..0\]" "" } { 144 1328 1400 160 "dr\[15..0\]" "" } { 648 968 1032 664 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[12\] " "Info: Pin dr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[12] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 656 1032 1208 672 "dr\[15..0\]" "" } { 80 896 976 96 "dr\[15..0\]" "" } { 144 1328 1400 160 "dr\[15..0\]" "" } { 648 968 1032 664 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[11\] " "Info: Pin dr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[11] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 656 1032 1208 672 "dr\[15..0\]" "" } { 80 896 976 96 "dr\[15..0\]" "" } { 144 1328 1400 160 "dr\[15..0\]" "" } { 648 968 1032 664 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[10\] " "Info: Pin dr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[10] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 656 1032 1208 672 "dr\[15..0\]" "" } { 80 896 976 96 "dr\[15..0\]" "" } { 144 1328 1400 160 "dr\[15..0\]" "" } { 648 968 1032 664 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[9\] " "Info: Pin dr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[9] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 656 1032 1208 672 "dr\[15..0\]" "" } { 80 896 976 96 "dr\[15..0\]" "" } { 144 1328 1400 160 "dr\[15..0\]" "" } { 648 968 1032 664 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[8\] " "Info: Pin dr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[8] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 656 1032 1208 672 "dr\[15..0\]" "" } { 80 896 976 96 "dr\[15..0\]" "" } { 144 1328 1400 160 "dr\[15..0\]" "" } { 648 968 1032 664 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[7\] " "Info: Pin dr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[7] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 656 1032 1208 672 "dr\[15..0\]" "" } { 80 896 976 96 "dr\[15..0\]" "" } { 144 1328 1400 160 "dr\[15..0\]" "" } { 648 968 1032 664 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[6\] " "Info: Pin dr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[6] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 656 1032 1208 672 "dr\[15..0\]" "" } { 80 896 976 96 "dr\[15..0\]" "" } { 144 1328 1400 160 "dr\[15..0\]" "" } { 648 968 1032 664 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[5\] " "Info: Pin dr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[5] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 656 1032 1208 672 "dr\[15..0\]" "" } { 80 896 976 96 "dr\[15..0\]" "" } { 144 1328 1400 160 "dr\[15..0\]" "" } { 648 968 1032 664 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[4\] " "Info: Pin dr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[4] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 656 1032 1208 672 "dr\[15..0\]" "" } { 80 896 976 96 "dr\[15..0\]" "" } { 144 1328 1400 160 "dr\[15..0\]" "" } { 648 968 1032 664 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[3\] " "Info: Pin dr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[3] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 656 1032 1208 672 "dr\[15..0\]" "" } { 80 896 976 96 "dr\[15..0\]" "" } { 144 1328 1400 160 "dr\[15..0\]" "" } { 648 968 1032 664 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[2\] " "Info: Pin dr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[2] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 656 1032 1208 672 "dr\[15..0\]" "" } { 80 896 976 96 "dr\[15..0\]" "" } { 144 1328 1400 160 "dr\[15..0\]" "" } { 648 968 1032 664 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[1\] " "Info: Pin dr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[1] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 656 1032 1208 672 "dr\[15..0\]" "" } { 80 896 976 96 "dr\[15..0\]" "" } { 144 1328 1400 160 "dr\[15..0\]" "" } { 648 968 1032 664 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[0\] " "Info: Pin dr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[0] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 656 1032 1208 672 "dr\[15..0\]" "" } { 80 896 976 96 "dr\[15..0\]" "" } { 144 1328 1400 160 "dr\[15..0\]" "" } { 648 968 1032 664 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[11\] " "Info: Pin ir\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[11] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 680 1032 1208 696 "ir\[11..0\]" "" } { 160 1328 1400 176 "ir\[11..0\]" "" } { 96 896 976 112 "ir\[11..0\]" "" } { 672 968 1032 688 "ir\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[10\] " "Info: Pin ir\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[10] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 680 1032 1208 696 "ir\[11..0\]" "" } { 160 1328 1400 176 "ir\[11..0\]" "" } { 96 896 976 112 "ir\[11..0\]" "" } { 672 968 1032 688 "ir\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[9\] " "Info: Pin ir\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[9] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 680 1032 1208 696 "ir\[11..0\]" "" } { 160 1328 1400 176 "ir\[11..0\]" "" } { 96 896 976 112 "ir\[11..0\]" "" } { 672 968 1032 688 "ir\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[8\] " "Info: Pin ir\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[8] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 680 1032 1208 696 "ir\[11..0\]" "" } { 160 1328 1400 176 "ir\[11..0\]" "" } { 96 896 976 112 "ir\[11..0\]" "" } { 672 968 1032 688 "ir\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[7\] " "Info: Pin ir\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[7] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 680 1032 1208 696 "ir\[11..0\]" "" } { 160 1328 1400 176 "ir\[11..0\]" "" } { 96 896 976 112 "ir\[11..0\]" "" } { 672 968 1032 688 "ir\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[6\] " "Info: Pin ir\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[6] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 680 1032 1208 696 "ir\[11..0\]" "" } { 160 1328 1400 176 "ir\[11..0\]" "" } { 96 896 976 112 "ir\[11..0\]" "" } { 672 968 1032 688 "ir\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[5\] " "Info: Pin ir\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[5] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 680 1032 1208 696 "ir\[11..0\]" "" } { 160 1328 1400 176 "ir\[11..0\]" "" } { 96 896 976 112 "ir\[11..0\]" "" } { 672 968 1032 688 "ir\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[4\] " "Info: Pin ir\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[4] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 680 1032 1208 696 "ir\[11..0\]" "" } { 160 1328 1400 176 "ir\[11..0\]" "" } { 96 896 976 112 "ir\[11..0\]" "" } { 672 968 1032 688 "ir\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[3\] " "Info: Pin ir\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[3] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 680 1032 1208 696 "ir\[11..0\]" "" } { 160 1328 1400 176 "ir\[11..0\]" "" } { 96 896 976 112 "ir\[11..0\]" "" } { 672 968 1032 688 "ir\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[2\] " "Info: Pin ir\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[2] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 680 1032 1208 696 "ir\[11..0\]" "" } { 160 1328 1400 176 "ir\[11..0\]" "" } { 96 896 976 112 "ir\[11..0\]" "" } { 672 968 1032 688 "ir\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[1\] " "Info: Pin ir\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[1] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 680 1032 1208 696 "ir\[11..0\]" "" } { 160 1328 1400 176 "ir\[11..0\]" "" } { 96 896 976 112 "ir\[11..0\]" "" } { 672 968 1032 688 "ir\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[0\] " "Info: Pin ir\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[0] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 680 1032 1208 696 "ir\[11..0\]" "" } { 160 1328 1400 176 "ir\[11..0\]" "" } { 96 896 976 112 "ir\[11..0\]" "" } { 672 968 1032 688 "ir\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[6\] " "Info: Pin t\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[6] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 608 1032 1208 624 "t\[6..0\]" "" } { 600 968 1032 616 "t\[6..0\]" "" } { 16 896 1400 32 "t\[6..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[5\] " "Info: Pin t\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[5] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 608 1032 1208 624 "t\[6..0\]" "" } { 600 968 1032 616 "t\[6..0\]" "" } { 16 896 1400 32 "t\[6..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[4\] " "Info: Pin t\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[4] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 608 1032 1208 624 "t\[6..0\]" "" } { 600 968 1032 616 "t\[6..0\]" "" } { 16 896 1400 32 "t\[6..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[3\] " "Info: Pin t\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[3] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 608 1032 1208 624 "t\[6..0\]" "" } { 600 968 1032 616 "t\[6..0\]" "" } { 16 896 1400 32 "t\[6..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[2\] " "Info: Pin t\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[2] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 608 1032 1208 624 "t\[6..0\]" "" } { 600 968 1032 616 "t\[6..0\]" "" } { 16 896 1400 32 "t\[6..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[1\] " "Info: Pin t\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[1] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 608 1032 1208 624 "t\[6..0\]" "" } { 600 968 1032 616 "t\[6..0\]" "" } { 16 896 1400 32 "t\[6..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[0\] " "Info: Pin t\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[0] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 608 1032 1208 624 "t\[6..0\]" "" } { 600 968 1032 616 "t\[6..0\]" "" } { 16 896 1400 32 "t\[6..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk2_out " "Info: Pin clk2_out not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { clk2_out } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 560 1032 1208 576 "clk2_out" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2_out } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nRESET " "Info: Pin nRESET not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { nRESET } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 584 1032 1208 600 "nRESET" "" } { 384 896 944 400 "nRESET" "" } { 576 968 1040 592 "nRESET" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nRESET } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 Global clock " "Info: Automatically promoted some destinations of signal \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2~I " "Info: Destination \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 882 28 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\]~I " "Info: Destination \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\]~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 908 31 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\]~I " "Info: Destination \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\]~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 910 32 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[1\]~I " "Info: Destination \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[1\]~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 913 32 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out~I " "Info: Destination \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[3\]~I " "Info: Destination \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[3\]~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1132 39 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_ram_io:inst2\|_~100 " "Info: Destination \"lpm_ram_io:inst2\|_~100\" may be non-global or may not use global clock" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 408 1032 1160 536 "inst2" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk2_out " "Info: Destination \"clk2_out\" may be non-global or may not use global clock" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 560 1032 1208 576 "clk2_out" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 882 28 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk Global clock " "Info: Automatically promoted some destinations of signal \"clk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut~I " "Info: Destination \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 906 36 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk~I " "Info: Destination \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 907 27 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 24 400 568 40 "clk" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "clk " "Info: Pin \"clk\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 24 400 568 40 "clk" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000 Global clock " "Info: Automatically promoted some destinations of signal \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000~I " "Info: Destination \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 259 32 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 259 32 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_out Global clock " "Info: Automatically promoted some destinations of signal \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_out\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|i~I " "Info: Destination \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|i~I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 884 20 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[13\]~1613_I " "Info: Destination \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[13\]~1613_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1015 40 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[15\]~1621_I " "Info: Destination \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[15\]~1621_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1020 40 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[14\]~1617_I " "Info: Destination \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[14\]~1617_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1025 40 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[12\]~1609_I " "Info: Destination \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[12\]~1609_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1030 40 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[10\]~1634_I " "Info: Destination \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[10\]~1634_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1043 40 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[9\]~1630_I " "Info: Destination \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[9\]~1630_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1048 39 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[8\]~1626_I " "Info: Destination \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[8\]~1626_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1053 39 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[11\]~1638_I " "Info: Destination \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[11\]~1638_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1058 40 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[1\]~1666_I " "Info: Destination \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[1\]~1666_I\" may be non-global or may not use global clock" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1105 39 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 0}  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 348 29 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk Global clock " "Info: Automatically promoted signal \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk\" to use Global clock" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 907 27 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk Global clock " "Info: Automatically promoted signal \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk\" to use Global clock" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 258 30 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out Global clock " "Info: Automatically promoted signal \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out\" to use Global clock" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|select_node Global clock " "Info: Automatically promoted signal \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|select_node\" to use Global clock" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 236 34 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "77 unused 3.3V 0 61 16 " "Info: Number of I/O pins in group: 77 (unused VREF, 3.3V VCCIO, 0 input, 61 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 61 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  61 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 48 13 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 48 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 26 38 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 26 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 16 45 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.828 ns register register " "Info: Estimated most critical path is register to register delay of 4.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\] 1 REG LAB_X18_Y7 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y7; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.326 ns) + CELL(0.114 ns) 1.440 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux9~11 2 COMB LAB_X19_Y5 9 " "Info: 2: + IC(1.326 ns) + CELL(0.114 ns) = 1.440 ns; Loc. = LAB_X19_Y5; Fanout = 9; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux9~11'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux9~11 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 908 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.590 ns) 2.804 ns control:inst1\|sc_clr_out~108 3 COMB LAB_X20_Y7 1 " "Info: 3: + IC(0.774 ns) + CELL(0.590 ns) = 2.804 ns; Loc. = LAB_X20_Y7; Fanout = 1; COMB Node = 'control:inst1\|sc_clr_out~108'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux9~11 control:inst1|sc_clr_out~108 } "NODE_NAME" } } { "control.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/control.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.064 ns) + CELL(0.590 ns) 3.458 ns control:inst1\|sc_clr_out~109 4 COMB LAB_X20_Y7 1 " "Info: 4: + IC(0.064 ns) + CELL(0.590 ns) = 3.458 ns; Loc. = LAB_X20_Y7; Fanout = 1; COMB Node = 'control:inst1\|sc_clr_out~109'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { control:inst1|sc_clr_out~108 control:inst1|sc_clr_out~109 } "NODE_NAME" } } { "control.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/control.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.442 ns) 4.112 ns control:inst1\|sc_clr_out~110 5 COMB LAB_X20_Y7 2 " "Info: 5: + IC(0.212 ns) + CELL(0.442 ns) = 4.112 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'control:inst1\|sc_clr_out~110'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { control:inst1|sc_clr_out~109 control:inst1|sc_clr_out~110 } "NODE_NAME" } } { "control.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/control.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.115 ns) 4.828 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|delay_sc_clr 6 REG LAB_X20_Y7 1 " "Info: 6: + IC(0.601 ns) + CELL(0.115 ns) = 4.828 ns; Loc. = LAB_X20_Y7; Fanout = 1; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|delay_sc_clr'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { control:inst1|sc_clr_out~110 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 235 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.851 ns ( 38.34 % ) " "Info: Total cell delay = 1.851 ns ( 38.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.977 ns ( 61.66 % ) " "Info: Total interconnect delay = 2.977 ns ( 61.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.828 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux9~11 control:inst1|sc_clr_out~108 control:inst1|sc_clr_out~109 control:inst1|sc_clr_out~110 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Warning" "WFITAPI_FITAPI_WARNING_VPR_VERY_HIGH_HOLD_REQUIREMENTS_DETECTED" "4 3095 " "Warning: 4 (of 3095) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." { { "Info" "IFITAPI_FITAPI_INFO_VPR_REGISTERS_WITH_VERY_HIGH_HOLD_REQUIREMENTS" "3 " "Info: Found 3 Registers with very high hold time requirements" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay " "Info: Node \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay\"" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 886 36 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME_DUAL_OUTPUT" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\] " "Info: Node \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\]\" (dual-output)" { { "Info" "IFITAPI_FITAPI_ATOM_REGISTERED_OUTPUT" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\] " "Info: Registered output is \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\]\"" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1132 39 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[4] } "NODE_NAME" } }  } 0 0 "Registered output is \"%1!s!\"" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_COMBINATORIAL_OUTPUT" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux11~11 " "Info: Combinational output is \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux11~11\"" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1132 39 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[4] } "NODE_NAME" } }  } 0 0 "Combinational output is \"%1!s!\"" 0 0 "" 0 0}  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1132 39 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[4\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[4] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\" (dual-output)" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME_DUAL_OUTPUT" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\] " "Info: Node \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\]\" (dual-output)" { { "Info" "IFITAPI_FITAPI_ATOM_REGISTERED_OUTPUT" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\] " "Info: Registered output is \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\]\"" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1132 39 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[6] } "NODE_NAME" } }  } 0 0 "Registered output is \"%1!s!\"" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_COMBINATORIAL_OUTPUT" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux9~11 " "Info: Combinational output is \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux9~11\"" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1132 39 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[6] } "NODE_NAME" } }  } 0 0 "Combinational output is \"%1!s!\"" 0 0 "" 0 0}  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1132 39 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|M_t_node\[6\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[6] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\" (dual-output)" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! Registers with very high hold time requirements" 0 0 "" 0 0}  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Info: Average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X10_Y0 X19_Y8 " "Info: Peak interconnect usage is 36% of the available device resources in the region that extends from location X10_Y0 to location X19_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "6 " "Warning: Following 6 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "segOut1\[0\] GND " "Info: Pin segOut1\[0\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { segOut1[0] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "segOut1\[0\]" } } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 280 976 1152 296 "segOut1\[7..0\]" "" } { 272 896 976 288 "segOut1\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "segOut2\[0\] GND " "Info: Pin segOut2\[0\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { segOut2[0] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "segOut2\[0\]" } } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 296 976 1152 312 "segOut2\[7..0\]" "" } { 288 896 976 304 "segOut2\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "selected_reg\[24\] GND " "Info: Pin selected_reg\[24\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { selected_reg[24] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[24\]" } } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 312 976 1165 328 "selected_reg\[31..0\]" "" } { 304 896 998 320 "selected_reg\[31..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "selected_reg\[16\] GND " "Info: Pin selected_reg\[16\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { selected_reg[16] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[16\]" } } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 312 976 1165 328 "selected_reg\[31..0\]" "" } { 304 896 998 320 "selected_reg\[31..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "selected_reg\[8\] GND " "Info: Pin selected_reg\[8\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { selected_reg[8] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[8\]" } } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 312 976 1165 328 "selected_reg\[31..0\]" "" } { 304 896 998 320 "selected_reg\[31..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "selected_reg\[0\] GND " "Info: Pin selected_reg\[0\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { selected_reg[0] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[0\]" } } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 312 976 1165 328 "selected_reg\[31..0\]" "" } { 304 896 998 320 "selected_reg\[31..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected_reg[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "lpm_ram_io:inst2\|datatri\[15\]~1079 " "Info: Following pins have the same output enable: lpm_ram_io:inst2\|datatri\[15\]~1079" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[14\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[14] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[12\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[12] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[10\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[10] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[8\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[8] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[6] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[4] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[2] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[0] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[15\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[15] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[13\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[13] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[11\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[11] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[9\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[9] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[7] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[5] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[3] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional cb\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin cb\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { cb[1] } } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 25 11:39:36 2008 " "Info: Processing ended: Sat Oct 25 11:39:36 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 25 11:39:42 2008 " "Info: Processing started: Sat Oct 25 11:39:42 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DigiComV32_NewInst -c DigiComV32_NewInst " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DigiComV32_NewInst -c DigiComV32_NewInst" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "147 " "Info: Peak virtual memory: 147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 25 11:39:45 2008 " "Info: Processing ended: Sat Oct 25 11:39:45 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 25 11:39:46 2008 " "Info: Processing started: Sat Oct 25 11:39:46 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DigiComV32_NewInst -c DigiComV32_NewInst --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DigiComV32_NewInst -c DigiComV32_NewInst --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[7\] " "Warning: Node \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[7\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[6\] " "Warning: Node \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[6\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[5\] " "Warning: Node \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[5\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[4\] " "Warning: Node \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[4\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[3\] " "Warning: Node \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[3\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[2\] " "Warning: Node \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[2\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[1\] " "Warning: Node \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[1\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[0\] " "Warning: Node \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[0\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 24 400 568 40 "clk" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clockStepMode " "Info: Assuming node \"clockStepMode\" is an undefined clock" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 72 400 568 88 "clockStepMode" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clockStepMode" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "instructionStepMode " "Info: Assuming node \"instructionStepMode\" is an undefined clock" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 88 384 568 104 "instructionStepMode" "" } { 208 1320 1420 224 "instructionStepMode" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "instructionStepMode" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset_in " "Info: Assuming node \"reset_in\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 40 400 568 56 "reset_in" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "31 " "Warning: Found 31 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 905 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[0\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[0\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[2\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[2\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[3\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[3\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[1\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[1\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[10\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[10\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[8\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[8\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[9\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[9\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[11\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[11\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[14\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[14\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[12\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[12\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[15\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[15\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[13\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[13\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[4\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[4\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[7\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[7\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[5\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[5\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[6\] " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[6\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~121 " "Info: Detected gated clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~121\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 247 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~121" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~122 " "Info: Detected gated clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~122\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 252 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~122" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~120 " "Info: Detected gated clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~120\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 242 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~120" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~123 " "Info: Detected gated clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~123\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 257 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~123" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000 " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 259 32 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk20000" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|select_node " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|select_node\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 236 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|select_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|hlt_stop " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|hlt_stop\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 914 32 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|hlt_stop" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut " "Info: Detected gated clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 906 36 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out " "Info: Detected gated clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|inst_stop " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|inst_stop\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 354 33 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|inst_stop" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_node " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_node\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 347 30 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk " "Info: Detected gated clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 907 27 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 " "Info: Detected ripple clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 882 28 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_out " "Info: Detected gated clock \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_out\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 348 29 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reset:inst\|reset_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] register DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|delay_sc_clr 24.29 MHz 41.164 ns Internal " "Info: Clock \"clk\" has Internal fmax of 24.29 MHz between source register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]\" and destination register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|delay_sc_clr\" (period= 41.164 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.792 ns + Longest register register " "Info: + Longest register to register delay is 5.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] 1 REG LC_X18_Y7_N7 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y7_N7; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.590 ns) 1.931 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux9~11 2 COMB LC_X19_Y5_N0 9 " "Info: 2: + IC(1.341 ns) + CELL(0.590 ns) = 1.931 ns; Loc. = LC_X19_Y5_N0; Fanout = 9; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux9~11'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux9~11 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 908 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.442 ns) 2.792 ns control:inst1\|x\[3\]~77 3 COMB LC_X19_Y5_N9 19 " "Info: 3: + IC(0.419 ns) + CELL(0.442 ns) = 2.792 ns; Loc. = LC_X19_Y5_N9; Fanout = 19; COMB Node = 'control:inst1\|x\[3\]~77'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux9~11 control:inst1|x[3]~77 } "NODE_NAME" } } { "control.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/control.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.442 ns) 4.500 ns control:inst1\|sc_clr_out~107 4 COMB LC_X20_Y7_N2 1 " "Info: 4: + IC(1.266 ns) + CELL(0.442 ns) = 4.500 ns; Loc. = LC_X20_Y7_N2; Fanout = 1; COMB Node = 'control:inst1\|sc_clr_out~107'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { control:inst1|x[3]~77 control:inst1|sc_clr_out~107 } "NODE_NAME" } } { "control.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/control.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.292 ns) 5.235 ns control:inst1\|sc_clr_out~110 5 COMB LC_X20_Y7_N7 2 " "Info: 5: + IC(0.443 ns) + CELL(0.292 ns) = 5.235 ns; Loc. = LC_X20_Y7_N7; Fanout = 2; COMB Node = 'control:inst1\|sc_clr_out~110'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { control:inst1|sc_clr_out~107 control:inst1|sc_clr_out~110 } "NODE_NAME" } } { "control.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/control.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.115 ns) 5.792 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|delay_sc_clr 6 REG LC_X20_Y7_N4 1 " "Info: 6: + IC(0.442 ns) + CELL(0.115 ns) = 5.792 ns; Loc. = LC_X20_Y7_N4; Fanout = 1; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|delay_sc_clr'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { control:inst1|sc_clr_out~110 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 235 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.881 ns ( 32.48 % ) " "Info: Total cell delay = 1.881 ns ( 32.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.911 ns ( 67.52 % ) " "Info: Total interconnect delay = 3.911 ns ( 67.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.792 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux9~11 control:inst1|x[3]~77 control:inst1|sc_clr_out~107 control:inst1|sc_clr_out~110 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.792 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux9~11 {} control:inst1|x[3]~77 {} control:inst1|sc_clr_out~107 {} control:inst1|sc_clr_out~110 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr {} } { 0.000ns 1.341ns 0.419ns 1.266ns 0.443ns 0.442ns } { 0.000ns 0.590ns 0.442ns 0.442ns 0.292ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-14.529 ns - Smallest " "Info: - Smallest clock skew is -14.529 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.862 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J13 326 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J13; Fanout = 326; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 24 400 568 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.682 ns) + CELL(0.711 ns) 6.862 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|delay_sc_clr 2 REG LC_X20_Y7_N4 1 " "Info: 2: + IC(4.682 ns) + CELL(0.711 ns) = 6.862 ns; Loc. = LC_X20_Y7_N4; Fanout = 1; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|delay_sc_clr'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.393 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 235 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 31.77 % ) " "Info: Total cell delay = 2.180 ns ( 31.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.682 ns ( 68.23 % ) " "Info: Total interconnect delay = 4.682 ns ( 68.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.862 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.862 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr {} } { 0.000ns 0.000ns 4.682ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 21.391 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 21.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J13 326 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J13; Fanout = 326; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 24 400 568 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.697 ns) + CELL(0.935 ns) 7.101 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff 2 REG LC_X9_Y8_N9 2 " "Info: 2: + IC(4.697 ns) + CELL(0.935 ns) = 7.101 ns; Loc. = LC_X9_Y8_N9; Fanout = 2; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.632 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 905 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.292 ns) 7.950 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut 3 COMB LC_X9_Y8_N7 1 " "Info: 3: + IC(0.557 ns) + CELL(0.292 ns) = 7.950 ns; Loc. = LC_X9_Y8_N7; Fanout = 1; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 906 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.292 ns) 8.699 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 4 COMB LC_X9_Y8_N5 7 " "Info: 4: + IC(0.457 ns) + CELL(0.292 ns) = 8.699 ns; Loc. = LC_X9_Y8_N5; Fanout = 7; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 907 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.783 ns) + CELL(0.935 ns) 13.417 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 5 REG LC_X8_Y8_N2 127 " "Info: 5: + IC(3.783 ns) + CELL(0.935 ns) = 13.417 ns; Loc. = LC_X8_Y8_N2; Fanout = 127; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.718 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 882 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.026 ns) + CELL(0.292 ns) 15.735 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 6 COMB LC_X20_Y8_N6 5 " "Info: 6: + IC(2.026 ns) + CELL(0.292 ns) = 15.735 ns; Loc. = LC_X20_Y8_N6; Fanout = 5; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.945 ns) + CELL(0.711 ns) 21.391 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] 7 REG LC_X18_Y7_N7 15 " "Info: 7: + IC(4.945 ns) + CELL(0.711 ns) = 21.391 ns; Loc. = LC_X18_Y7_N7; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.656 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.926 ns ( 23.03 % ) " "Info: Total cell delay = 4.926 ns ( 23.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.465 ns ( 76.97 % ) " "Info: Total interconnect delay = 16.465 ns ( 76.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "21.391 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "21.391 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 4.697ns 0.557ns 0.457ns 3.783ns 2.026ns 4.945ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.935ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.862 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.862 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr {} } { 0.000ns 0.000ns 4.682ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "21.391 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "21.391 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 4.697ns 0.557ns 0.457ns 3.783ns 2.026ns 4.945ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.935ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 235 36 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 235 36 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.792 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux9~11 control:inst1|x[3]~77 control:inst1|sc_clr_out~107 control:inst1|sc_clr_out~110 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.792 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux9~11 {} control:inst1|x[3]~77 {} control:inst1|sc_clr_out~107 {} control:inst1|sc_clr_out~110 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr {} } { 0.000ns 1.341ns 0.419ns 1.266ns 0.443ns 0.442ns } { 0.000ns 0.590ns 0.442ns 0.442ns 0.292ns 0.115ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.862 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.862 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr {} } { 0.000ns 0.000ns 4.682ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "21.391 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "21.391 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 4.697ns 0.557ns 0.457ns 3.783ns 2.026ns 4.945ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.935ns 0.292ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clockStepMode register DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] register DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[13\] 31.05 MHz 32.206 ns Internal " "Info: Clock \"clockStepMode\" has Internal fmax of 31.05 MHz between source register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]\" and destination register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[13\]\" (period= 32.206 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.053 ns + Longest register register " "Info: + Longest register to register delay is 12.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] 1 REG LC_X18_Y7_N7 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y7_N7; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.590 ns) 1.931 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux9~11 2 COMB LC_X19_Y5_N0 9 " "Info: 2: + IC(1.341 ns) + CELL(0.590 ns) = 1.931 ns; Loc. = LC_X19_Y5_N0; Fanout = 9; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux9~11'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux9~11 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 908 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.114 ns) 3.303 ns control:inst1\|c_dr 3 COMB LC_X18_Y6_N3 6 " "Info: 3: + IC(1.258 ns) + CELL(0.114 ns) = 3.303 ns; Loc. = LC_X18_Y6_N3; Fanout = 6; COMB Node = 'control:inst1\|c_dr'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux9~11 control:inst1|c_dr } "NODE_NAME" } } { "control.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/control.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.292 ns) 4.387 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|addlogic:inst13\|e~289 4 COMB LC_X19_Y6_N4 4 " "Info: 4: + IC(0.792 ns) + CELL(0.292 ns) = 4.387 ns; Loc. = LC_X19_Y6_N4; Fanout = 4; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|addlogic:inst13\|e~289'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { control:inst1|c_dr DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|addlogic:inst13|e~289 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 358 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.114 ns) 5.735 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3240 5 COMB LC_X18_Y7_N4 2 " "Info: 5: + IC(1.234 ns) + CELL(0.114 ns) = 5.735 ns; Loc. = LC_X18_Y7_N4; Fanout = 2; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3240'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|addlogic:inst13|e~289 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3240 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 359 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.114 ns) 7.096 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3243 6 COMB LC_X19_Y5_N4 21 " "Info: 6: + IC(1.247 ns) + CELL(0.114 ns) = 7.096 ns; Loc. = LC_X19_Y5_N4; Fanout = 21; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3243'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3240 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3243 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 360 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.114 ns) 7.936 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3258 7 COMB LC_X18_Y5_N5 1 " "Info: 7: + IC(0.726 ns) + CELL(0.114 ns) = 7.936 ns; Loc. = LC_X18_Y5_N5; Fanout = 1; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3258'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3243 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3258 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 367 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.292 ns) 8.952 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3340 8 COMB LC_X19_Y5_N5 1 " "Info: 8: + IC(0.724 ns) + CELL(0.292 ns) = 8.952 ns; Loc. = LC_X19_Y5_N5; Fanout = 1; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3340'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3258 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3340 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 368 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.114 ns) 10.296 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3341 9 COMB LC_X19_Y4_N9 12 " "Info: 9: + IC(1.230 ns) + CELL(0.114 ns) = 10.296 ns; Loc. = LC_X19_Y4_N9; Fanout = 12; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]~3341'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3340 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3341 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 370 30 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.279 ns) + CELL(0.478 ns) 12.053 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[13\] 10 REG LC_X19_Y6_N7 6 " "Info: 10: + IC(1.279 ns) + CELL(0.478 ns) = 12.053 ns; Loc. = LC_X19_Y6_N7; Fanout = 6; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[13\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3341 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[13] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1140 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.222 ns ( 18.44 % ) " "Info: Total cell delay = 2.222 ns ( 18.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.831 ns ( 81.56 % ) " "Info: Total interconnect delay = 9.831 ns ( 81.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.053 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux9~11 control:inst1|c_dr DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|addlogic:inst13|e~289 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3240 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3243 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3258 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3340 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3341 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[13] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.053 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux9~11 {} control:inst1|c_dr {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|addlogic:inst13|e~289 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3240 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3243 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3258 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3340 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3341 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[13] {} } { 0.000ns 1.341ns 1.258ns 0.792ns 1.234ns 1.247ns 0.726ns 0.724ns 1.230ns 1.279ns } { 0.000ns 0.590ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.789 ns - Smallest " "Info: - Smallest clock skew is -3.789 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode destination 13.970 ns + Shortest register " "Info: + Shortest clock path from clock \"clockStepMode\" to destination register is 13.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clockStepMode 1 CLK PIN_L14 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_L14; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 72 400 568 88 "clockStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.008 ns) + CELL(0.590 ns) 5.067 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X9_Y8_N5 7 " "Info: 2: + IC(3.008 ns) + CELL(0.590 ns) = 5.067 ns; Loc. = LC_X9_Y8_N5; Fanout = 7; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.598 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 907 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.783 ns) + CELL(0.935 ns) 9.785 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 3 REG LC_X8_Y8_N2 127 " "Info: 3: + IC(3.783 ns) + CELL(0.935 ns) = 9.785 ns; Loc. = LC_X8_Y8_N2; Fanout = 127; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.718 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 882 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.474 ns) + CELL(0.711 ns) 13.970 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[13\] 4 REG LC_X19_Y6_N7 6 " "Info: 4: + IC(3.474 ns) + CELL(0.711 ns) = 13.970 ns; Loc. = LC_X19_Y6_N7; Fanout = 6; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|ac\[13\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.185 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[13] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1140 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.705 ns ( 26.52 % ) " "Info: Total cell delay = 3.705 ns ( 26.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.265 ns ( 73.48 % ) " "Info: Total interconnect delay = 10.265 ns ( 73.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.970 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[13] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.970 ns" { clockStepMode {} clockStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[13] {} } { 0.000ns 0.000ns 3.008ns 3.783ns 3.474ns } { 0.000ns 1.469ns 0.590ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode source 17.759 ns - Longest register " "Info: - Longest clock path from clock \"clockStepMode\" to source register is 17.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clockStepMode 1 CLK PIN_L14 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_L14; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 72 400 568 88 "clockStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.008 ns) + CELL(0.590 ns) 5.067 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X9_Y8_N5 7 " "Info: 2: + IC(3.008 ns) + CELL(0.590 ns) = 5.067 ns; Loc. = LC_X9_Y8_N5; Fanout = 7; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.598 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 907 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.783 ns) + CELL(0.935 ns) 9.785 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 3 REG LC_X8_Y8_N2 127 " "Info: 3: + IC(3.783 ns) + CELL(0.935 ns) = 9.785 ns; Loc. = LC_X8_Y8_N2; Fanout = 127; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.718 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 882 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.026 ns) + CELL(0.292 ns) 12.103 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 4 COMB LC_X20_Y8_N6 5 " "Info: 4: + IC(2.026 ns) + CELL(0.292 ns) = 12.103 ns; Loc. = LC_X20_Y8_N6; Fanout = 5; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.945 ns) + CELL(0.711 ns) 17.759 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] 5 REG LC_X18_Y7_N7 15 " "Info: 5: + IC(4.945 ns) + CELL(0.711 ns) = 17.759 ns; Loc. = LC_X18_Y7_N7; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.656 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.997 ns ( 22.51 % ) " "Info: Total cell delay = 3.997 ns ( 22.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.762 ns ( 77.49 % ) " "Info: Total interconnect delay = 13.762 ns ( 77.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.759 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.759 ns" { clockStepMode {} clockStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 3.008ns 3.783ns 2.026ns 4.945ns } { 0.000ns 1.469ns 0.590ns 0.935ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.970 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[13] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.970 ns" { clockStepMode {} clockStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[13] {} } { 0.000ns 0.000ns 3.008ns 3.783ns 3.474ns } { 0.000ns 1.469ns 0.590ns 0.935ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.759 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.759 ns" { clockStepMode {} clockStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 3.008ns 3.783ns 2.026ns 4.945ns } { 0.000ns 1.469ns 0.590ns 0.935ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1140 28 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1140 28 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.053 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux9~11 control:inst1|c_dr DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|addlogic:inst13|e~289 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3240 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3243 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3258 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3340 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3341 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[13] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.053 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux9~11 {} control:inst1|c_dr {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|addlogic:inst13|e~289 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3240 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3243 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3258 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3340 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]~3341 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[13] {} } { 0.000ns 1.341ns 1.258ns 0.792ns 1.234ns 1.247ns 0.726ns 0.724ns 1.230ns 1.279ns } { 0.000ns 0.590ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.478ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.970 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[13] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.970 ns" { clockStepMode {} clockStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|ac[13] {} } { 0.000ns 0.000ns 3.008ns 3.783ns 3.474ns } { 0.000ns 1.469ns 0.590ns 0.935ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.759 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.759 ns" { clockStepMode {} clockStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 3.008ns 3.783ns 2.026ns 4.945ns } { 0.000ns 1.469ns 0.590ns 0.935ns 0.292ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "instructionStepMode register register DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\] 275.03 MHz Internal " "Info: Clock \"instructionStepMode\" Internal fmax is restricted to 275.03 MHz between source register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]\" and destination register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.077 ns + Longest register register " "Info: + Longest register to register delay is 2.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] 1 REG LC_X18_Y7_N6 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y7_N6; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.555 ns) + CELL(0.575 ns) 1.130 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]~82COUT1 2 COMB LC_X18_Y7_N6 2 " "Info: 2: + IC(0.555 ns) + CELL(0.575 ns) = 1.130 ns; Loc. = LC_X18_Y7_N6; Fanout = 2; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]~82COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~82COUT1 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.210 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]~84COUT1 3 COMB LC_X18_Y7_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.210 ns; Loc. = LC_X18_Y7_N7; Fanout = 2; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]~84COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~82COUT1 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~84COUT1 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.290 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\]~86COUT1 4 COMB LC_X18_Y7_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.290 ns; Loc. = LC_X18_Y7_N8; Fanout = 1; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\]~86COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~84COUT1 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~86COUT1 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 2.077 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\] 5 REG LC_X18_Y7_N9 2 " "Info: 5: + IC(0.000 ns) + CELL(0.787 ns) = 2.077 ns; Loc. = LC_X18_Y7_N9; Fanout = 2; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~86COUT1 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 73.28 % ) " "Info: Total cell delay = 1.522 ns ( 73.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.555 ns ( 26.72 % ) " "Info: Total interconnect delay = 0.555 ns ( 26.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.077 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~82COUT1 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~84COUT1 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~86COUT1 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.077 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~82COUT1 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~84COUT1 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~86COUT1 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.555ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.575ns 0.080ns 0.080ns 0.787ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instructionStepMode destination 9.709 ns + Shortest register " "Info: + Shortest clock path from clock \"instructionStepMode\" to destination register is 9.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns instructionStepMode 1 CLK PIN_L15 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_L15; Fanout = 7; CLK Node = 'instructionStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionStepMode } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 88 384 568 104 "instructionStepMode" "" } { 208 1320 1420 224 "instructionStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(0.590 ns) 4.053 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 2 COMB LC_X20_Y8_N6 5 " "Info: 2: + IC(1.994 ns) + CELL(0.590 ns) = 4.053 ns; Loc. = LC_X20_Y8_N6; Fanout = 5; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { instructionStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.945 ns) + CELL(0.711 ns) 9.709 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\] 3 REG LC_X18_Y7_N9 2 " "Info: 3: + IC(4.945 ns) + CELL(0.711 ns) = 9.709 ns; Loc. = LC_X18_Y7_N9; Fanout = 2; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.656 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.770 ns ( 28.53 % ) " "Info: Total cell delay = 2.770 ns ( 28.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.939 ns ( 71.47 % ) " "Info: Total interconnect delay = 6.939 ns ( 71.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.709 ns" { instructionStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.709 ns" { instructionStepMode {} instructionStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.000ns 1.994ns 4.945ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instructionStepMode source 9.709 ns - Longest register " "Info: - Longest clock path from clock \"instructionStepMode\" to source register is 9.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns instructionStepMode 1 CLK PIN_L15 7 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_L15; Fanout = 7; CLK Node = 'instructionStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionStepMode } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 88 384 568 104 "instructionStepMode" "" } { 208 1320 1420 224 "instructionStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(0.590 ns) 4.053 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 2 COMB LC_X20_Y8_N6 5 " "Info: 2: + IC(1.994 ns) + CELL(0.590 ns) = 4.053 ns; Loc. = LC_X20_Y8_N6; Fanout = 5; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { instructionStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.945 ns) + CELL(0.711 ns) 9.709 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] 3 REG LC_X18_Y7_N6 15 " "Info: 3: + IC(4.945 ns) + CELL(0.711 ns) = 9.709 ns; Loc. = LC_X18_Y7_N6; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.656 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.770 ns ( 28.53 % ) " "Info: Total cell delay = 2.770 ns ( 28.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.939 ns ( 71.47 % ) " "Info: Total interconnect delay = 6.939 ns ( 71.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.709 ns" { instructionStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.709 ns" { instructionStepMode {} instructionStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 1.994ns 4.945ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.709 ns" { instructionStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.709 ns" { instructionStepMode {} instructionStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.000ns 1.994ns 4.945ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.709 ns" { instructionStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.709 ns" { instructionStepMode {} instructionStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 1.994ns 4.945ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.077 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~82COUT1 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~84COUT1 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~86COUT1 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.077 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~82COUT1 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~84COUT1 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~86COUT1 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.555ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.575ns 0.080ns 0.080ns 0.787ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.709 ns" { instructionStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.709 ns" { instructionStepMode {} instructionStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.000ns 1.994ns 4.945ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.709 ns" { instructionStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.709 ns" { instructionStepMode {} instructionStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 1.994ns 4.945ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } {  } {  } "" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] clk 8.66 ns " "Info: Found hold time violation between source  pin or register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay\" and destination pin or register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]\" for clock \"clk\" (Hold time is 8.66 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "12.262 ns + Largest " "Info: + Largest clock skew is 12.262 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 21.391 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 21.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J13 326 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J13; Fanout = 326; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 24 400 568 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.697 ns) + CELL(0.935 ns) 7.101 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff 2 REG LC_X9_Y8_N9 2 " "Info: 2: + IC(4.697 ns) + CELL(0.935 ns) = 7.101 ns; Loc. = LC_X9_Y8_N9; Fanout = 2; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.632 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 905 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.292 ns) 7.950 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut 3 COMB LC_X9_Y8_N7 1 " "Info: 3: + IC(0.557 ns) + CELL(0.292 ns) = 7.950 ns; Loc. = LC_X9_Y8_N7; Fanout = 1; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 906 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.292 ns) 8.699 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 4 COMB LC_X9_Y8_N5 7 " "Info: 4: + IC(0.457 ns) + CELL(0.292 ns) = 8.699 ns; Loc. = LC_X9_Y8_N5; Fanout = 7; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 907 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.783 ns) + CELL(0.935 ns) 13.417 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 5 REG LC_X8_Y8_N2 127 " "Info: 5: + IC(3.783 ns) + CELL(0.935 ns) = 13.417 ns; Loc. = LC_X8_Y8_N2; Fanout = 127; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.718 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 882 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.026 ns) + CELL(0.292 ns) 15.735 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 6 COMB LC_X20_Y8_N6 5 " "Info: 6: + IC(2.026 ns) + CELL(0.292 ns) = 15.735 ns; Loc. = LC_X20_Y8_N6; Fanout = 5; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.945 ns) + CELL(0.711 ns) 21.391 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] 7 REG LC_X18_Y7_N7 15 " "Info: 7: + IC(4.945 ns) + CELL(0.711 ns) = 21.391 ns; Loc. = LC_X18_Y7_N7; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.656 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.926 ns ( 23.03 % ) " "Info: Total cell delay = 4.926 ns ( 23.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.465 ns ( 76.97 % ) " "Info: Total interconnect delay = 16.465 ns ( 76.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "21.391 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "21.391 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 4.697ns 0.557ns 0.457ns 3.783ns 2.026ns 4.945ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.935ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.129 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 9.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J13 326 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J13; Fanout = 326; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 24 400 568 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.067 ns) + CELL(0.114 ns) 4.650 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X9_Y8_N5 7 " "Info: 2: + IC(3.067 ns) + CELL(0.114 ns) = 4.650 ns; Loc. = LC_X9_Y8_N5; Fanout = 7; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.181 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 907 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.768 ns) + CELL(0.711 ns) 9.129 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay 3 REG LC_X19_Y1_N9 5 " "Info: 3: + IC(3.768 ns) + CELL(0.711 ns) = 9.129 ns; Loc. = LC_X19_Y1_N9; Fanout = 5; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.479 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 886 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.294 ns ( 25.13 % ) " "Info: Total cell delay = 2.294 ns ( 25.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.835 ns ( 74.87 % ) " "Info: Total interconnect delay = 6.835 ns ( 74.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.129 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.129 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 3.067ns 3.768ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "21.391 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "21.391 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 4.697ns 0.557ns 0.457ns 3.783ns 2.026ns 4.945ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.935ns 0.292ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.129 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.129 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 3.067ns 3.768ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 886 36 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.393 ns - Shortest register register " "Info: - Shortest register to register delay is 3.393 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay 1 REG LC_X19_Y1_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y1_N9; Fanout = 5; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 886 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.168 ns) + CELL(1.225 ns) 3.393 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] 2 REG LC_X18_Y7_N7 15 " "Info: 2: + IC(2.168 ns) + CELL(1.225 ns) = 3.393 ns; Loc. = LC_X18_Y7_N7; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.393 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.225 ns ( 36.10 % ) " "Info: Total cell delay = 1.225 ns ( 36.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.168 ns ( 63.90 % ) " "Info: Total interconnect delay = 2.168 ns ( 63.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.393 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.393 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 2.168ns } { 0.000ns 1.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "21.391 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "21.391 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 4.697ns 0.557ns 0.457ns 3.783ns 2.026ns 4.945ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.935ns 0.292ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.129 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.129 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 3.067ns 3.768ns } { 0.000ns 1.469ns 0.114ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.393 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.393 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 2.168ns } { 0.000ns 1.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clockStepMode 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"clockStepMode\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] clockStepMode 4.611 ns " "Info: Found hold time violation between source  pin or register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay\" and destination pin or register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]\" for clock \"clockStepMode\" (Hold time is 4.611 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.213 ns + Largest " "Info: + Largest clock skew is 8.213 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode destination 17.759 ns + Longest register " "Info: + Longest clock path from clock \"clockStepMode\" to destination register is 17.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clockStepMode 1 CLK PIN_L14 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_L14; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 72 400 568 88 "clockStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.008 ns) + CELL(0.590 ns) 5.067 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X9_Y8_N5 7 " "Info: 2: + IC(3.008 ns) + CELL(0.590 ns) = 5.067 ns; Loc. = LC_X9_Y8_N5; Fanout = 7; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.598 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 907 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.783 ns) + CELL(0.935 ns) 9.785 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 3 REG LC_X8_Y8_N2 127 " "Info: 3: + IC(3.783 ns) + CELL(0.935 ns) = 9.785 ns; Loc. = LC_X8_Y8_N2; Fanout = 127; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.718 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 882 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.026 ns) + CELL(0.292 ns) 12.103 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 4 COMB LC_X20_Y8_N6 5 " "Info: 4: + IC(2.026 ns) + CELL(0.292 ns) = 12.103 ns; Loc. = LC_X20_Y8_N6; Fanout = 5; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.945 ns) + CELL(0.711 ns) 17.759 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] 5 REG LC_X18_Y7_N7 15 " "Info: 5: + IC(4.945 ns) + CELL(0.711 ns) = 17.759 ns; Loc. = LC_X18_Y7_N7; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.656 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.997 ns ( 22.51 % ) " "Info: Total cell delay = 3.997 ns ( 22.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.762 ns ( 77.49 % ) " "Info: Total interconnect delay = 13.762 ns ( 77.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.759 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.759 ns" { clockStepMode {} clockStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 3.008ns 3.783ns 2.026ns 4.945ns } { 0.000ns 1.469ns 0.590ns 0.935ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode source 9.546 ns - Shortest register " "Info: - Shortest clock path from clock \"clockStepMode\" to source register is 9.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clockStepMode 1 CLK PIN_L14 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_L14; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 72 400 568 88 "clockStepMode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.008 ns) + CELL(0.590 ns) 5.067 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X9_Y8_N5 7 " "Info: 2: + IC(3.008 ns) + CELL(0.590 ns) = 5.067 ns; Loc. = LC_X9_Y8_N5; Fanout = 7; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.598 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 907 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.768 ns) + CELL(0.711 ns) 9.546 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay 3 REG LC_X19_Y1_N9 5 " "Info: 3: + IC(3.768 ns) + CELL(0.711 ns) = 9.546 ns; Loc. = LC_X19_Y1_N9; Fanout = 5; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.479 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 886 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.770 ns ( 29.02 % ) " "Info: Total cell delay = 2.770 ns ( 29.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.776 ns ( 70.98 % ) " "Info: Total interconnect delay = 6.776 ns ( 70.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.546 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.546 ns" { clockStepMode {} clockStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 3.008ns 3.768ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.759 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.759 ns" { clockStepMode {} clockStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 3.008ns 3.783ns 2.026ns 4.945ns } { 0.000ns 1.469ns 0.590ns 0.935ns 0.292ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.546 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.546 ns" { clockStepMode {} clockStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 3.008ns 3.768ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 886 36 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.393 ns - Shortest register register " "Info: - Shortest register to register delay is 3.393 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay 1 REG LC_X19_Y1_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y1_N9; Fanout = 5; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 886 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.168 ns) + CELL(1.225 ns) 3.393 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] 2 REG LC_X18_Y7_N7 15 " "Info: 2: + IC(2.168 ns) + CELL(1.225 ns) = 3.393 ns; Loc. = LC_X18_Y7_N7; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.393 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.225 ns ( 36.10 % ) " "Info: Total cell delay = 1.225 ns ( 36.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.168 ns ( 63.90 % ) " "Info: Total interconnect delay = 2.168 ns ( 63.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.393 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.393 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 2.168ns } { 0.000ns 1.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.759 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.759 ns" { clockStepMode {} clockStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 3.008ns 3.783ns 2.026ns 4.945ns } { 0.000ns 1.469ns 0.590ns 0.935ns 0.292ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.546 ns" { clockStepMode DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.546 ns" { clockStepMode {} clockStepMode~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 3.008ns 3.768ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.393 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.393 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 2.168ns } { 0.000ns 1.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a10~porta_datain_reg0 cb\[10\] clk 3.653 ns memory " "Info: tsu for memory \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a10~porta_datain_reg0\" (data pin = \"cb\[10\]\", clock pin = \"clk\") is 3.653 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.484 ns + Longest pin memory " "Info: + Longest pin to memory delay is 10.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cb\[10\] 1 PIN PIN_P6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_P6; Fanout = 1; PIN Node = 'cb\[10\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[10] } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns cb~5 2 COMB IOC_X6_Y0_N5 4 " "Info: 2: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = IOC_X6_Y0_N5; Fanout = 4; COMB Node = 'cb~5'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { cb[10] cb~5 } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.653 ns) + CELL(0.356 ns) 10.484 ns lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a10~porta_datain_reg0 3 MEM M4K_X15_Y16 1 " "Info: 3: + IC(8.653 ns) + CELL(0.356 ns) = 10.484 ns; Loc. = M4K_X15_Y16; Fanout = 1; MEM Node = 'lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a10~porta_datain_reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.009 ns" { cb~5 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_2891.tdf" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/db/altsyncram_2891.tdf" 246 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.831 ns ( 17.46 % ) " "Info: Total cell delay = 1.831 ns ( 17.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.653 ns ( 82.54 % ) " "Info: Total interconnect delay = 8.653 ns ( 82.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.484 ns" { cb[10] cb~5 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "10.484 ns" { cb[10] {} cb~5 {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_datain_reg0 {} } { 0.000ns 0.000ns 8.653ns } { 0.000ns 1.475ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_2891.tdf" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/db/altsyncram_2891.tdf" 246 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.924 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 6.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J13 326 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J13; Fanout = 326; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 24 400 568 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.733 ns) + CELL(0.722 ns) 6.924 ns lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a10~porta_datain_reg0 2 MEM M4K_X15_Y16 1 " "Info: 2: + IC(4.733 ns) + CELL(0.722 ns) = 6.924 ns; Loc. = M4K_X15_Y16; Fanout = 1; MEM Node = 'lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a10~porta_datain_reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.455 ns" { clk lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_2891.tdf" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/db/altsyncram_2891.tdf" 246 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 31.64 % ) " "Info: Total cell delay = 2.191 ns ( 31.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.733 ns ( 68.36 % ) " "Info: Total interconnect delay = 4.733 ns ( 68.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.924 ns" { clk lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.924 ns" { clk {} clk~out0 {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_datain_reg0 {} } { 0.000ns 0.000ns 4.733ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.484 ns" { cb[10] cb~5 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "10.484 ns" { cb[10] {} cb~5 {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_datain_reg0 {} } { 0.000ns 0.000ns 8.653ns } { 0.000ns 1.475ns 0.356ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.924 ns" { clk lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.924 ns" { clk {} clk~out0 {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_datain_reg0 {} } { 0.000ns 0.000ns 4.733ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk cb\[1\] DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] 39.708 ns register " "Info: tco from clock \"clk\" to destination pin \"cb\[1\]\" through register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]\" is 39.708 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 21.391 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 21.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J13 326 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J13; Fanout = 326; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 24 400 568 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.697 ns) + CELL(0.935 ns) 7.101 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff 2 REG LC_X9_Y8_N9 2 " "Info: 2: + IC(4.697 ns) + CELL(0.935 ns) = 7.101 ns; Loc. = LC_X9_Y8_N9; Fanout = 2; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.632 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 905 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.292 ns) 7.950 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut 3 COMB LC_X9_Y8_N7 1 " "Info: 3: + IC(0.557 ns) + CELL(0.292 ns) = 7.950 ns; Loc. = LC_X9_Y8_N7; Fanout = 1; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 906 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.292 ns) 8.699 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 4 COMB LC_X9_Y8_N5 7 " "Info: 4: + IC(0.457 ns) + CELL(0.292 ns) = 8.699 ns; Loc. = LC_X9_Y8_N5; Fanout = 7; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 907 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.783 ns) + CELL(0.935 ns) 13.417 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 5 REG LC_X8_Y8_N2 127 " "Info: 5: + IC(3.783 ns) + CELL(0.935 ns) = 13.417 ns; Loc. = LC_X8_Y8_N2; Fanout = 127; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.718 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 882 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.026 ns) + CELL(0.292 ns) 15.735 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 6 COMB LC_X20_Y8_N6 5 " "Info: 6: + IC(2.026 ns) + CELL(0.292 ns) = 15.735 ns; Loc. = LC_X20_Y8_N6; Fanout = 5; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.945 ns) + CELL(0.711 ns) 21.391 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] 7 REG LC_X18_Y7_N7 15 " "Info: 7: + IC(4.945 ns) + CELL(0.711 ns) = 21.391 ns; Loc. = LC_X18_Y7_N7; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.656 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.926 ns ( 23.03 % ) " "Info: Total cell delay = 4.926 ns ( 23.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.465 ns ( 76.97 % ) " "Info: Total interconnect delay = 16.465 ns ( 76.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "21.391 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "21.391 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 4.697ns 0.557ns 0.457ns 3.783ns 2.026ns 4.945ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.935ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.093 ns + Longest register pin " "Info: + Longest register to pin delay is 18.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\] 1 REG LC_X18_Y7_N7 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y7_N7; Fanout = 15; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.590 ns) 1.931 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux9~11 2 COMB LC_X19_Y5_N0 9 " "Info: 2: + IC(1.341 ns) + CELL(0.590 ns) = 1.931 ns; Loc. = LC_X19_Y5_N0; Fanout = 9; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|Mux9~11'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux9~11 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 908 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.114 ns) 3.329 ns control:inst1\|x\[1\] 3 COMB LC_X20_Y7_N8 18 " "Info: 3: + IC(1.284 ns) + CELL(0.114 ns) = 3.329 ns; Loc. = LC_X20_Y7_N8; Fanout = 18; COMB Node = 'control:inst1\|x\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux9~11 control:inst1|x[1] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/control.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.285 ns) + CELL(0.114 ns) 5.728 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux32~434 4 COMB LC_X14_Y6_N9 1 " "Info: 4: + IC(2.285 ns) + CELL(0.114 ns) = 5.728 ns; Loc. = LC_X14_Y6_N9; Fanout = 1; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux32~434'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.399 ns" { control:inst1|x[1] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~434 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 879 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.282 ns) + CELL(0.590 ns) 7.600 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux32~435 5 COMB LC_X13_Y4_N8 1 " "Info: 5: + IC(1.282 ns) + CELL(0.590 ns) = 7.600 ns; Loc. = LC_X13_Y4_N8; Fanout = 1; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux32~435'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~434 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~435 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 880 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.590 ns) 9.431 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux32~438 6 COMB LC_X14_Y2_N6 17 " "Info: 6: + IC(1.241 ns) + CELL(0.590 ns) = 9.431 ns; Loc. = LC_X14_Y2_N6; Fanout = 17; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|Mux32~438'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~435 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~438 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 881 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.313 ns) + CELL(0.292 ns) 13.036 ns lpm_ram_io:inst2\|datatri\[1\]~1093 7 COMB LC_X14_Y9_N8 1 " "Info: 7: + IC(3.313 ns) + CELL(0.292 ns) = 13.036 ns; Loc. = LC_X14_Y9_N8; Fanout = 1; COMB Node = 'lpm_ram_io:inst2\|datatri\[1\]~1093'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.605 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~438 lpm_ram_io:inst2|datatri[1]~1093 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.949 ns) + CELL(2.108 ns) 18.093 ns cb\[1\] 8 PIN PIN_R8 0 " "Info: 8: + IC(2.949 ns) + CELL(2.108 ns) = 18.093 ns; Loc. = PIN_R8; Fanout = 0; PIN Node = 'cb\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.057 ns" { lpm_ram_io:inst2|datatri[1]~1093 cb[1] } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.398 ns ( 24.31 % ) " "Info: Total cell delay = 4.398 ns ( 24.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.695 ns ( 75.69 % ) " "Info: Total interconnect delay = 13.695 ns ( 75.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "18.093 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux9~11 control:inst1|x[1] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~434 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~435 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~438 lpm_ram_io:inst2|datatri[1]~1093 cb[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "18.093 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux9~11 {} control:inst1|x[1] {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~434 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~435 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~438 {} lpm_ram_io:inst2|datatri[1]~1093 {} cb[1] {} } { 0.000ns 1.341ns 1.284ns 2.285ns 1.282ns 1.241ns 3.313ns 2.949ns } { 0.000ns 0.590ns 0.114ns 0.114ns 0.590ns 0.590ns 0.292ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "21.391 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "21.391 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} } { 0.000ns 0.000ns 4.697ns 0.557ns 0.457ns 3.783ns 2.026ns 4.945ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.935ns 0.292ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "18.093 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux9~11 control:inst1|x[1] DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~434 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~435 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~438 lpm_ram_io:inst2|datatri[1]~1093 cb[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "18.093 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux9~11 {} control:inst1|x[1] {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~434 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~435 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~438 {} lpm_ram_io:inst2|datatri[1]~1093 {} cb[1] {} } { 0.000ns 1.341ns 1.284ns 2.285ns 1.282ns 1.241ns 3.313ns 2.949ns } { 0.000ns 0.590ns 0.114ns 0.114ns 0.590ns 0.590ns 0.292ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset_in selected_reg\[15\] 17.760 ns Longest " "Info: Longest tpd from source pin \"reset_in\" to destination pin \"selected_reg\[15\]\" is 17.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns reset_in 1 CLK PIN_D15 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_D15; Fanout = 6; CLK Node = 'reset_in'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_in } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 40 400 568 56 "reset_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.173 ns) + CELL(0.590 ns) 10.232 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[4\]~1678 2 COMB LC_X11_Y4_N8 7 " "Info: 2: + IC(8.173 ns) + CELL(0.590 ns) = 10.232 ns; Loc. = LC_X11_Y4_N8; Fanout = 7; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[4\]~1678'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.763 ns" { reset_in DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1678 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1080 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.711 ns) + CELL(0.114 ns) 14.057 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|Mux38~27 3 COMB LC_X22_Y17_N2 1 " "Info: 3: + IC(3.711 ns) + CELL(0.114 ns) = 14.057 ns; Loc. = LC_X22_Y17_N2; Fanout = 1; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|regOut:inst10\|Mux38~27'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.825 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1678 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux38~27 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1093 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.595 ns) + CELL(2.108 ns) 17.760 ns selected_reg\[15\] 4 PIN PIN_F11 0 " "Info: 4: + IC(1.595 ns) + CELL(2.108 ns) = 17.760 ns; Loc. = PIN_F11; Fanout = 0; PIN Node = 'selected_reg\[15\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.703 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux38~27 selected_reg[15] } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 312 976 1165 328 "selected_reg\[31..0\]" "" } { 304 896 998 320 "selected_reg\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.281 ns ( 24.10 % ) " "Info: Total cell delay = 4.281 ns ( 24.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.479 ns ( 75.90 % ) " "Info: Total interconnect delay = 13.479 ns ( 75.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.760 ns" { reset_in DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1678 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux38~27 selected_reg[15] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.760 ns" { reset_in {} reset_in~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1678 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux38~27 {} selected_reg[15] {} } { 0.000ns 0.000ns 8.173ns 3.711ns 1.595ns } { 0.000ns 1.469ns 0.590ns 0.114ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|tr\[4\] cb\[4\] clk 10.859 ns register " "Info: th for register \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|tr\[4\]\" (data pin = \"cb\[4\]\", clock pin = \"clk\") is 10.859 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 17.596 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 17.596 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J13 326 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J13; Fanout = 326; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 24 400 568 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.697 ns) + CELL(0.935 ns) 7.101 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff 2 REG LC_X9_Y8_N9 2 " "Info: 2: + IC(4.697 ns) + CELL(0.935 ns) = 7.101 ns; Loc. = LC_X9_Y8_N9; Fanout = 2; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.632 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 905 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.292 ns) 7.950 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut 3 COMB LC_X9_Y8_N7 1 " "Info: 3: + IC(0.557 ns) + CELL(0.292 ns) = 7.950 ns; Loc. = LC_X9_Y8_N7; Fanout = 1; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 906 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.292 ns) 8.699 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk 4 COMB LC_X9_Y8_N5 7 " "Info: 4: + IC(0.457 ns) + CELL(0.292 ns) = 8.699 ns; Loc. = LC_X9_Y8_N5; Fanout = 7; COMB Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 907 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.783 ns) + CELL(0.935 ns) 13.417 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2 5 REG LC_X8_Y8_N2 127 " "Info: 5: + IC(3.783 ns) + CELL(0.935 ns) = 13.417 ns; Loc. = LC_X8_Y8_N2; Fanout = 127; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.718 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 882 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.468 ns) + CELL(0.711 ns) 17.596 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|tr\[4\] 6 REG LC_X11_Y4_N6 2 " "Info: 6: + IC(3.468 ns) + CELL(0.711 ns) = 17.596 ns; Loc. = LC_X11_Y4_N6; Fanout = 2; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|tr\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.179 ns" { DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|tr[4] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1147 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.634 ns ( 26.34 % ) " "Info: Total cell delay = 4.634 ns ( 26.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.962 ns ( 73.66 % ) " "Info: Total interconnect delay = 12.962 ns ( 73.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.596 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|tr[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.596 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|tr[4] {} } { 0.000ns 0.000ns 4.697ns 0.557ns 0.457ns 3.783ns 3.468ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1147 28 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.752 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cb\[4\] 1 PIN PIN_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N9; Fanout = 1; PIN Node = 'cb\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[4] } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns cb~11 2 COMB IOC_X10_Y0_N0 5 " "Info: 2: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = IOC_X10_Y0_N0; Fanout = 5; COMB Node = 'cb~11'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { cb[4] cb~11 } "NODE_NAME" } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 728 1032 1208 744 "cb\[15..0\]" "" } { 368 896 947 384 "cb\[15..0\]" "" } { 448 1160 1238 464 "cb\[15..0\]" "" } { 720 968 1032 736 "cb\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.162 ns) + CELL(0.115 ns) 6.752 ns DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|tr\[4\] 3 REG LC_X11_Y4_N6 2 " "Info: 3: + IC(5.162 ns) + CELL(0.115 ns) = 6.752 ns; Loc. = LC_X11_Y4_N6; Fanout = 2; REG Node = 'DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|reg:inst5\|tr\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.277 ns" { cb~11 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|tr[4] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1147 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 23.55 % ) " "Info: Total cell delay = 1.590 ns ( 23.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.162 ns ( 76.45 % ) " "Info: Total interconnect delay = 5.162 ns ( 76.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.752 ns" { cb[4] cb~11 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|tr[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.752 ns" { cb[4] {} cb~11 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|tr[4] {} } { 0.000ns 0.000ns 5.162ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.596 ns" { clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|tr[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.596 ns" { clk {} clk~out0 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|tr[4] {} } { 0.000ns 0.000ns 4.697ns 0.557ns 0.457ns 3.783ns 3.468ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.935ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.752 ns" { cb[4] cb~11 DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|tr[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.752 ns" { cb[4] {} cb~11 {} DigiComV32_NewInst_BSF:inst|simplecom_ro1:DC_inst|reg:inst5|tr[4] {} } { 0.000ns 0.000ns 5.162ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 25 11:39:50 2008 " "Info: Processing ended: Sat Oct 25 11:39:50 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Info: Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
