Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.2.1.217.3

Tue Dec  6 20:48:20 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt es4finalproj_impl_1.twr es4finalproj_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
        1.3  Error/Warning Messages
    2  CLOCK SUMMARY
        2.1  Clock display_inst/clk
        2.2  Clock pll_outcore_o_c
        2.3  Clock CLK
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 
[IGNORED:]create_generated_clock -name {pll_outcore_o_c} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTCORE]
[IGNORED:]create_generated_clock -name {display_inst/clk} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTGLOBAL]

Operating conditions:
--------------------
    Temperature: 100

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
NES_inst/digital_7__I_0_i5_3_lut/A	->	NES_inst/digital_7__I_0_i5_3_lut/Z

++++ Loop2
NES_inst/digital_7__I_0_i4_3_lut/A	->	NES_inst/digital_7__I_0_i4_3_lut/Z

++++ Loop3
NES_inst/digital_7__I_0_i6_3_lut/A	->	NES_inst/digital_7__I_0_i6_3_lut/Z

++++ Loop4
NES_inst/i7775_3_lut/A	->	NES_inst/i7775_3_lut/Z

++++ Loop5
NES_inst/digital_7__I_0_i1_3_lut/A	->	NES_inst/digital_7__I_0_i1_3_lut/Z

++++ Loop6
NES_inst/i7774_3_lut/A	->	NES_inst/i7774_3_lut/Z

++++ Loop7
NES_inst/digital_7__I_0_i7_3_lut/A	->	NES_inst/digital_7__I_0_i7_3_lut/Z

++++ Loop8
NES_inst/digital_7__I_0_i8_3_lut/A	->	NES_inst/digital_7__I_0_i8_3_lut/Z


1.3  Error/Warning Messages
============================
WARNING - No master clock for
	generated clock	create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] .

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "display_inst/clk"
=======================
create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "pll_outcore_o_c"
=======================
create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.3 Clock "CLK"
=======================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock CLK                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From CLK                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
HSOSC_inst/CLKHF (MPW)                  |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock CLK                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From pll_outcore_o_c                   |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 11.6441%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
board_inst/button_i2/SR                  |    3.981 ns 
board_inst/button_i3/D                   |    4.537 ns 
board_inst/button_i1/SR                  |    4.947 ns 
board_inst/button_i0/D                   |    4.986 ns 
board_inst/button_i0/SR                  |    5.607 ns 
board_inst/snakePos_inst/counter_1226__i30/D              
                                         |    6.324 ns 
board_inst/button_i1/D                   |    6.493 ns 
board_inst/snakePos_inst/counter_1226__i29/D              
                                         |    6.601 ns 
board_inst/snakePos_inst/counter_1226__i28/D              
                                         |    6.878 ns 
board_inst/snakePos_inst/counter_1226__i27/D              
                                         |    7.155 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
board_inst/apple_id_res2_i0_i1/D         |    1.715 ns 
board_inst/snakePos_inst/counter_1226__i3/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_1226__i4/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_1226__i5/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_1226__i6/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_1226__i7/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_1226__i8/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_1226__i9/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_1226__i10/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_1226__i11/D              
                                         |    1.882 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 5 Start Points         |           Type           
-------------------------------------------------------------------
board_inst/snakePos_inst/counter_1226__i30/Q                           
                                        |          No required time
board_inst/apple_id_res2_i0_i1/Q        |          No required time
board_inst/apple_id_res1_i0_i1/Q        |          No required time
board_inst/apple_id_res2_i0_i2/Q        |          No required time
board_inst/apple_id_i1/Q                |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         5
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
display_inst/vga_init/x_pos_1229__i9/D  |    No arrival or required
display_inst/vga_init/x_pos_1229__i9/SR |    No arrival or required
display_inst/vga_init/x_pos_1229__i8/D  |    No arrival or required
display_inst/vga_init/x_pos_1229__i7/D  |    No arrival or required
{display_inst/vga_init/x_pos_1229__i7/SR   display_inst/vga_init/x_pos_1229__i8/SR}                           
                                        |    No arrival or required
display_inst/vga_init/x_pos_1229__i6/D  |    No arrival or required
display_inst/vga_init/x_pos_1229__i5/D  |    No arrival or required
{display_inst/vga_init/x_pos_1229__i5/SR   display_inst/vga_init/x_pos_1229__i6/SR}                           
                                        |    No arrival or required
display_inst/vga_init/x_pos_1229__i4/D  |    No arrival or required
display_inst/vga_init/x_pos_1229__i3/D  |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        43
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
pll_in_clock                            |                     input
data                                    |                     input
rgb[0]                                  |                    output
rgb[1]                                  |                    output
rgb[2]                                  |                    output
rgb[3]                                  |                    output
rgb[4]                                  |                    output
rgb[5]                                  |                    output
VSYNC                                   |                    output
HSYNC                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        12
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
board_inst/snakePos_inst/snake_arr_i35  |                  No Clock
board_inst/snakePos_inst/snake_arr_i37  |                  No Clock
board_inst/snakePos_inst/snake_arr_i29  |                  No Clock
board_inst/snakePos_inst/snake_arr_i31  |                  No Clock
board_inst/snakePos_inst/snake_arr_i0   |                  No Clock
board_inst/snakePos_inst/snake_arr_i33  |                  No Clock
board_inst/snakePos_inst/snake_arr_i3   |                  No Clock
board_inst/snakePos_inst/slow_test_counter_1227__i6                           
                                        |                  No Clock
board_inst/snakePos_inst/slow_test_counter_1227__i2                           
                                        |                  No Clock
board_inst/snakePos_inst/slow_test_counter_1227__i4                           
                                        |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       486
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1225_1298__i14/Q  (SLICE_R16C25D)
Path End         : board_inst/button_i2/SR  (SLICE_R18C25B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 80.5% (route), 19.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 3.981 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  34      


Data Path

NES_inst/count_1225_1298__i14/CK->NES_inst/count_1225_1298__i14/Q
                                          SLICE_R16C25D      CLK_TO_Q0_DELAY  1.388                  6.887  4       
NES_inst/NEScount[5]                                         NET DELAY        2.617                  9.504  4       
NES_inst/i2_3_lut/B->NES_inst/i2_3_lut/Z  SLICE_R16C27B      C0_TO_F0_DELAY   0.449                  9.953  2       
NES_inst/n5198                                               NET DELAY        2.551                 12.504  2       
NES_inst/i2_3_lut_4_lut/D->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R17C26B      A0_TO_F0_DELAY   0.449                 12.953  8       
NES_inst/n10165                                              NET DELAY        2.168                 15.121  8       
NES_inst/digital_7__I_0_i1_3_lut/C->NES_inst/digital_7__I_0_i1_3_lut/Z
                                          SLICE_R18C27A      D0_TO_F0_DELAY   0.449                 15.570  4       
NES_inst/digital[0]                                          NET DELAY        2.551                 18.121  4       
NES_inst/i9726_2_lut_3_lut/C->NES_inst/i9726_2_lut_3_lut/Z
                                          SLICE_R18C26D      A1_TO_F1_DELAY   0.449                 18.570  2       
NES_inst/n18 ( LSR )                                         NET DELAY        3.252                 21.822  2       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  34      
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  34      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -21.821  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.981  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1225_1298__i14/Q  (SLICE_R16C25D)
Path End         : board_inst/button_i3/D  (SLICE_R18C27B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 6
Delay Ratio      : 77.3% (route), 22.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.537 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  34      


Data Path

NES_inst/count_1225_1298__i14/CK->NES_inst/count_1225_1298__i14/Q
                                          SLICE_R16C25D      CLK_TO_Q0_DELAY  1.388                  6.887  4       
NES_inst/NEScount[5]                                         NET DELAY        2.617                  9.504  4       
NES_inst/i2_3_lut/B->NES_inst/i2_3_lut/Z  SLICE_R16C27B      C0_TO_F0_DELAY   0.449                  9.953  2       
NES_inst/n5198                                               NET DELAY        2.551                 12.504  2       
NES_inst/i2_3_lut_4_lut/D->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R17C26B      A0_TO_F0_DELAY   0.449                 12.953  8       
NES_inst/n10165                                              NET DELAY        2.168                 15.121  8       
NES_inst/digital_7__I_0_i1_3_lut/C->NES_inst/digital_7__I_0_i1_3_lut/Z
                                          SLICE_R18C27A      D0_TO_F0_DELAY   0.449                 15.570  4       
NES_inst/digital[0]                                          NET DELAY        2.551                 18.121  4       
NES_inst/i9726_2_lut_3_lut/C->NES_inst/i9726_2_lut_3_lut/Z
                                          SLICE_R18C26D      A1_TO_F1_DELAY   0.449                 18.570  2       
NES_inst/n18                                                 NET DELAY        2.551                 21.121  2       
i3_4_lut/D->i3_4_lut/Z                    SLICE_R18C27B      A1_TO_F1_DELAY   0.476                 21.597  1       
board_inst/n12604 ( DI1 )                                    NET DELAY        0.000                 21.597  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  34      
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  34      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -21.596  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 4.537  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1225_1298__i14/Q  (SLICE_R16C25D)
Path End         : board_inst/button_i1/SR  (SLICE_R17C26D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 79.3% (route), 20.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.947 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  34      


Data Path

NES_inst/count_1225_1298__i14/CK->NES_inst/count_1225_1298__i14/Q
                                          SLICE_R16C25D      CLK_TO_Q0_DELAY  1.388                  6.887  4       
NES_inst/NEScount[5]                                         NET DELAY        2.617                  9.504  4       
NES_inst/i2_3_lut/B->NES_inst/i2_3_lut/Z  SLICE_R16C27B      C0_TO_F0_DELAY   0.449                  9.953  2       
NES_inst/n5198                                               NET DELAY        2.551                 12.504  2       
NES_inst/i2_3_lut_4_lut/D->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R17C26B      A0_TO_F0_DELAY   0.449                 12.953  8       
NES_inst/n10165                                              NET DELAY        2.432                 15.385  8       
NES_inst/i7775_3_lut/C->NES_inst/i7775_3_lut/Z
                                          SLICE_R18C26C      C1_TO_F1_DELAY   0.449                 15.834  4       
NES_inst/digital[1]                                          NET DELAY        2.432                 18.266  4       
NES_inst/i9721_2_lut/A->NES_inst/i9721_2_lut/Z
                                          SLICE_R18C26C      C0_TO_F0_DELAY   0.449                 18.715  1       
NES_inst/n1 ( LSR )                                          NET DELAY        2.141                 20.856  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  34      
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  34      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -20.855  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 4.947  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1225_1298__i14/Q  (SLICE_R16C25D)
Path End         : board_inst/button_i0/D  (SLICE_R18C26A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 6
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.986 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  34      


Data Path

NES_inst/count_1225_1298__i14/CK->NES_inst/count_1225_1298__i14/Q
                                          SLICE_R16C25D      CLK_TO_Q0_DELAY  1.388                  6.887  4       
NES_inst/NEScount[5]                                         NET DELAY        2.617                  9.504  4       
NES_inst/i2_3_lut/B->NES_inst/i2_3_lut/Z  SLICE_R16C27B      C0_TO_F0_DELAY   0.449                  9.953  2       
NES_inst/n5198                                               NET DELAY        2.551                 12.504  2       
NES_inst/i2_3_lut_4_lut/D->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R17C26B      A0_TO_F0_DELAY   0.449                 12.953  8       
NES_inst/n10165                                              NET DELAY        2.168                 15.121  8       
NES_inst/digital_7__I_0_i4_3_lut/C->NES_inst/digital_7__I_0_i4_3_lut/Z
                                          SLICE_R17C26D      D0_TO_F0_DELAY   0.449                 15.570  4       
NES_inst/digital[3]                                          NET DELAY        2.168                 17.738  4       
board_inst/i1_2_lut/A->board_inst/i1_2_lut/Z
                                          SLICE_R18C26B      D1_TO_F1_DELAY   0.449                 18.187  2       
NES_inst/n10767                                              NET DELAY        2.485                 20.672  2       
NES_inst/i1_4_lut_adj_3/D->NES_inst/i1_4_lut_adj_3/Z
                                          SLICE_R18C26A      B0_TO_F0_DELAY   0.476                 21.148  1       
NES_inst/button_3__N_49[0] ( DI0 )                           NET DELAY        0.000                 21.148  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  34      
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  34      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -21.147  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 4.986  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1225_1298__i14/Q  (SLICE_R16C25D)
Path End         : board_inst/button_i0/SR  (SLICE_R18C26A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 78.2% (route), 21.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 5.607 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  34      


Data Path

NES_inst/count_1225_1298__i14/CK->NES_inst/count_1225_1298__i14/Q
                                          SLICE_R16C25D      CLK_TO_Q0_DELAY  1.388                  6.887  4       
NES_inst/NEScount[5]                                         NET DELAY        2.617                  9.504  4       
NES_inst/i2_3_lut/B->NES_inst/i2_3_lut/Z  SLICE_R16C27B      C0_TO_F0_DELAY   0.449                  9.953  2       
NES_inst/n5198                                               NET DELAY        2.551                 12.504  2       
NES_inst/i2_3_lut_4_lut/D->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R17C26B      A0_TO_F0_DELAY   0.449                 12.953  8       
NES_inst/n10165                                              NET DELAY        2.168                 15.121  8       
NES_inst/digital_7__I_0_i1_3_lut/C->NES_inst/digital_7__I_0_i1_3_lut/Z
                                          SLICE_R18C27A      D0_TO_F0_DELAY   0.476                 15.597  4       
NES_inst/digital[0]                                          NET DELAY        0.304                 15.901  4       
NES_inst/i4240_1_lut/A->NES_inst/i4240_1_lut/Z
                                          SLICE_R18C27A      C1_TO_F1_DELAY   0.449                 16.350  1       
NES_inst/n5679 ( LSR )                                       NET DELAY        3.846                 20.196  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  34      
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  34      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -20.195  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 5.607  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_1226__i1/Q  (SLICE_R13C3A)
Path End         : board_inst/snakePos_inst/counter_1226__i30/D  (SLICE_R13C6D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 31
Delay Ratio      : 30.4% (route), 69.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.324 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  34      
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  34      


Data Path

board_inst/snakePos_inst/counter_1226__i1/CK->board_inst/snakePos_inst/counter_1226__i1/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY      1.388                  6.887  1       
board_inst/snakePos_inst/n30                                 NET DELAY            2.022                  8.909  1       
board_inst/snakePos_inst/counter_1226_add_4_1/C1->board_inst/snakePos_inst/counter_1226_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY    0.343                  9.252  2       
board_inst/snakePos_inst/n9337                               NET DELAY            0.000                  9.252  2       
board_inst/snakePos_inst/counter_1226_add_4_3/CI0->board_inst/snakePos_inst/counter_1226_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY  0.277                  9.529  2       
board_inst/snakePos_inst/n13204                              NET DELAY            0.000                  9.529  2       
board_inst/snakePos_inst/counter_1226_add_4_3/CI1->board_inst/snakePos_inst/counter_1226_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY  0.277                  9.806  2       
board_inst/snakePos_inst/n9339                               NET DELAY            0.000                  9.806  2       
board_inst/snakePos_inst/counter_1226_add_4_5/CI0->board_inst/snakePos_inst/counter_1226_add_4_5/CO0
                                          SLICE_R13C3C       CIN0_TO_COUT0_DELAY  0.277                 10.083  2       
board_inst/snakePos_inst/n13207                              NET DELAY            0.000                 10.083  2       
board_inst/snakePos_inst/counter_1226_add_4_5/CI1->board_inst/snakePos_inst/counter_1226_add_4_5/CO1
                                          SLICE_R13C3C       CIN1_TO_COUT1_DELAY  0.277                 10.360  2       
board_inst/snakePos_inst/n9341                               NET DELAY            0.000                 10.360  2       
board_inst/snakePos_inst/counter_1226_add_4_7/CI0->board_inst/snakePos_inst/counter_1226_add_4_7/CO0
                                          SLICE_R13C3D       CIN0_TO_COUT0_DELAY  0.277                 10.637  2       
board_inst/snakePos_inst/n13210                              NET DELAY            0.000                 10.637  2       
board_inst/snakePos_inst/counter_1226_add_4_7/CI1->board_inst/snakePos_inst/counter_1226_add_4_7/CO1
                                          SLICE_R13C3D       CIN1_TO_COUT1_DELAY  0.277                 10.914  2       
board_inst/snakePos_inst/n9343                               NET DELAY            0.555                 11.469  2       
board_inst/snakePos_inst/counter_1226_add_4_9/CI0->board_inst/snakePos_inst/counter_1226_add_4_9/CO0
                                          SLICE_R13C4A       CIN0_TO_COUT0_DELAY  0.277                 11.746  2       
board_inst/snakePos_inst/n13213                              NET DELAY            0.000                 11.746  2       
board_inst/snakePos_inst/counter_1226_add_4_9/CI1->board_inst/snakePos_inst/counter_1226_add_4_9/CO1
                                          SLICE_R13C4A       CIN1_TO_COUT1_DELAY  0.277                 12.023  2       
board_inst/snakePos_inst/n9345                               NET DELAY            0.000                 12.023  2       
board_inst/snakePos_inst/counter_1226_add_4_11/CI0->board_inst/snakePos_inst/counter_1226_add_4_11/CO0
                                          SLICE_R13C4B       CIN0_TO_COUT0_DELAY  0.277                 12.300  2       
board_inst/snakePos_inst/n13216                              NET DELAY            0.000                 12.300  2       
board_inst/snakePos_inst/counter_1226_add_4_11/CI1->board_inst/snakePos_inst/counter_1226_add_4_11/CO1
                                          SLICE_R13C4B       CIN1_TO_COUT1_DELAY  0.277                 12.577  2       
board_inst/snakePos_inst/n9347                               NET DELAY            0.000                 12.577  2       
board_inst/snakePos_inst/counter_1226_add_4_13/CI0->board_inst/snakePos_inst/counter_1226_add_4_13/CO0
                                          SLICE_R13C4C       CIN0_TO_COUT0_DELAY  0.277                 12.854  2       
board_inst/snakePos_inst/n13219                              NET DELAY            0.000                 12.854  2       
board_inst/snakePos_inst/counter_1226_add_4_13/CI1->board_inst/snakePos_inst/counter_1226_add_4_13/CO1
                                          SLICE_R13C4C       CIN1_TO_COUT1_DELAY  0.277                 13.131  2       
board_inst/snakePos_inst/n9349                               NET DELAY            0.000                 13.131  2       
board_inst/snakePos_inst/counter_1226_add_4_15/CI0->board_inst/snakePos_inst/counter_1226_add_4_15/CO0
                                          SLICE_R13C4D       CIN0_TO_COUT0_DELAY  0.277                 13.408  2       
board_inst/snakePos_inst/n13222                              NET DELAY            0.000                 13.408  2       
board_inst/snakePos_inst/counter_1226_add_4_15/CI1->board_inst/snakePos_inst/counter_1226_add_4_15/CO1
                                          SLICE_R13C4D       CIN1_TO_COUT1_DELAY  0.277                 13.685  2       
board_inst/snakePos_inst/n9351                               NET DELAY            0.555                 14.240  2       
board_inst/snakePos_inst/counter_1226_add_4_17/CI0->board_inst/snakePos_inst/counter_1226_add_4_17/CO0
                                          SLICE_R13C5A       CIN0_TO_COUT0_DELAY  0.277                 14.517  2       
board_inst/snakePos_inst/n13225                              NET DELAY            0.000                 14.517  2       
board_inst/snakePos_inst/counter_1226_add_4_17/CI1->board_inst/snakePos_inst/counter_1226_add_4_17/CO1
                                          SLICE_R13C5A       CIN1_TO_COUT1_DELAY  0.277                 14.794  2       
board_inst/snakePos_inst/n9353                               NET DELAY            0.000                 14.794  2       
board_inst/snakePos_inst/counter_1226_add_4_19/CI0->board_inst/snakePos_inst/counter_1226_add_4_19/CO0
                                          SLICE_R13C5B       CIN0_TO_COUT0_DELAY  0.277                 15.071  2       
board_inst/snakePos_inst/n13228                              NET DELAY            0.000                 15.071  2       
board_inst/snakePos_inst/counter_1226_add_4_19/CI1->board_inst/snakePos_inst/counter_1226_add_4_19/CO1
                                          SLICE_R13C5B       CIN1_TO_COUT1_DELAY  0.277                 15.348  2       
board_inst/snakePos_inst/n9355                               NET DELAY            0.000                 15.348  2       
board_inst/snakePos_inst/counter_1226_add_4_21/CI0->board_inst/snakePos_inst/counter_1226_add_4_21/CO0
                                          SLICE_R13C5C       CIN0_TO_COUT0_DELAY  0.277                 15.625  2       
board_inst/snakePos_inst/n13231                              NET DELAY            0.000                 15.625  2       
board_inst/snakePos_inst/counter_1226_add_4_21/CI1->board_inst/snakePos_inst/counter_1226_add_4_21/CO1
                                          SLICE_R13C5C       CIN1_TO_COUT1_DELAY  0.277                 15.902  2       
board_inst/snakePos_inst/n9357                               NET DELAY            0.000                 15.902  2       
board_inst/snakePos_inst/counter_1226_add_4_23/CI0->board_inst/snakePos_inst/counter_1226_add_4_23/CO0
                                          SLICE_R13C5D       CIN0_TO_COUT0_DELAY  0.277                 16.179  2       
board_inst/snakePos_inst/n13234                              NET DELAY            0.000                 16.179  2       
board_inst/snakePos_inst/counter_1226_add_4_23/CI1->board_inst/snakePos_inst/counter_1226_add_4_23/CO1
                                          SLICE_R13C5D       CIN1_TO_COUT1_DELAY  0.277                 16.456  2       
board_inst/snakePos_inst/n9359                               NET DELAY            0.555                 17.011  2       
board_inst/snakePos_inst/counter_1226_add_4_25/CI0->board_inst/snakePos_inst/counter_1226_add_4_25/CO0
                                          SLICE_R13C6A       CIN0_TO_COUT0_DELAY  0.277                 17.288  2       
board_inst/snakePos_inst/n13237                              NET DELAY            0.000                 17.288  2       
board_inst/snakePos_inst/counter_1226_add_4_25/CI1->board_inst/snakePos_inst/counter_1226_add_4_25/CO1
                                          SLICE_R13C6A       CIN1_TO_COUT1_DELAY  0.277                 17.565  2       
board_inst/snakePos_inst/n9361                               NET DELAY            0.000                 17.565  2       
board_inst/snakePos_inst/counter_1226_add_4_27/CI0->board_inst/snakePos_inst/counter_1226_add_4_27/CO0
                                          SLICE_R13C6B       CIN0_TO_COUT0_DELAY  0.277                 17.842  2       
board_inst/snakePos_inst/n13240                              NET DELAY            0.000                 17.842  2       
board_inst/snakePos_inst/counter_1226_add_4_27/CI1->board_inst/snakePos_inst/counter_1226_add_4_27/CO1
                                          SLICE_R13C6B       CIN1_TO_COUT1_DELAY  0.277                 18.119  2       
board_inst/snakePos_inst/n9363                               NET DELAY            0.000                 18.119  2       
board_inst/snakePos_inst/counter_1226_add_4_29/CI0->board_inst/snakePos_inst/counter_1226_add_4_29/CO0
                                          SLICE_R13C6C       CIN0_TO_COUT0_DELAY  0.277                 18.396  2       
board_inst/snakePos_inst/n13243                              NET DELAY            0.000                 18.396  2       
board_inst/snakePos_inst/counter_1226_add_4_29/CI1->board_inst/snakePos_inst/counter_1226_add_4_29/CO1
                                          SLICE_R13C6C       CIN1_TO_COUT1_DELAY  0.277                 18.673  2       
board_inst/snakePos_inst/n9365                               NET DELAY            0.661                 19.334  2       
board_inst/snakePos_inst/counter_1226_add_4_31/D0->board_inst/snakePos_inst/counter_1226_add_4_31/S0
                                          SLICE_R13C6D       D0_TO_F0_DELAY       0.476                 19.810  1       
board_inst/snakePos_inst/n125[29] ( DI0 )
                                                             NET DELAY            0.000                 19.810  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  34      
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  34      
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -19.809  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                     6.324  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1225_1298__i14/Q  (SLICE_R16C25D)
Path End         : board_inst/button_i1/D  (SLICE_R17C26D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 77.3% (route), 22.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.493 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  34      
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  34      


Data Path

NES_inst/count_1225_1298__i14/CK->NES_inst/count_1225_1298__i14/Q
                                          SLICE_R16C25D      CLK_TO_Q0_DELAY  1.388                  6.887  4       
NES_inst/NEScount[5]                                         NET DELAY        2.617                  9.504  4       
NES_inst/i2_3_lut/B->NES_inst/i2_3_lut/Z  SLICE_R16C27B      C0_TO_F0_DELAY   0.449                  9.953  2       
NES_inst/n5198                                               NET DELAY        2.551                 12.504  2       
NES_inst/i2_3_lut_4_lut/D->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R17C26B      A0_TO_F0_DELAY   0.449                 12.953  8       
NES_inst/n10165                                              NET DELAY        2.168                 15.121  8       
NES_inst/digital_7__I_0_i5_3_lut/C->NES_inst/digital_7__I_0_i5_3_lut/Z
                                          SLICE_R18C26B      D0_TO_F0_DELAY   0.449                 15.570  3       
NES_inst/digital[4]                                          NET DELAY        3.595                 19.165  3       
NES_inst/i2_4_lut/D->NES_inst/i2_4_lut/Z  SLICE_R17C26D      B1_TO_F1_DELAY   0.476                 19.641  1       
NES_inst/n10121 ( DI1 )                                      NET DELAY        0.000                 19.641  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  34      
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  34      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -19.640  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 6.493  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_1226__i1/Q  (SLICE_R13C3A)
Path End         : board_inst/snakePos_inst/counter_1226__i29/D  (SLICE_R13C6C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 30
Delay Ratio      : 31.0% (route), 69.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.601 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  34      
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  34      


Data Path

board_inst/snakePos_inst/counter_1226__i1/CK->board_inst/snakePos_inst/counter_1226__i1/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY      1.388                  6.887  1       
board_inst/snakePos_inst/n30                                 NET DELAY            2.022                  8.909  1       
board_inst/snakePos_inst/counter_1226_add_4_1/C1->board_inst/snakePos_inst/counter_1226_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY    0.343                  9.252  2       
board_inst/snakePos_inst/n9337                               NET DELAY            0.000                  9.252  2       
board_inst/snakePos_inst/counter_1226_add_4_3/CI0->board_inst/snakePos_inst/counter_1226_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY  0.277                  9.529  2       
board_inst/snakePos_inst/n13204                              NET DELAY            0.000                  9.529  2       
board_inst/snakePos_inst/counter_1226_add_4_3/CI1->board_inst/snakePos_inst/counter_1226_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY  0.277                  9.806  2       
board_inst/snakePos_inst/n9339                               NET DELAY            0.000                  9.806  2       
board_inst/snakePos_inst/counter_1226_add_4_5/CI0->board_inst/snakePos_inst/counter_1226_add_4_5/CO0
                                          SLICE_R13C3C       CIN0_TO_COUT0_DELAY  0.277                 10.083  2       
board_inst/snakePos_inst/n13207                              NET DELAY            0.000                 10.083  2       
board_inst/snakePos_inst/counter_1226_add_4_5/CI1->board_inst/snakePos_inst/counter_1226_add_4_5/CO1
                                          SLICE_R13C3C       CIN1_TO_COUT1_DELAY  0.277                 10.360  2       
board_inst/snakePos_inst/n9341                               NET DELAY            0.000                 10.360  2       
board_inst/snakePos_inst/counter_1226_add_4_7/CI0->board_inst/snakePos_inst/counter_1226_add_4_7/CO0
                                          SLICE_R13C3D       CIN0_TO_COUT0_DELAY  0.277                 10.637  2       
board_inst/snakePos_inst/n13210                              NET DELAY            0.000                 10.637  2       
board_inst/snakePos_inst/counter_1226_add_4_7/CI1->board_inst/snakePos_inst/counter_1226_add_4_7/CO1
                                          SLICE_R13C3D       CIN1_TO_COUT1_DELAY  0.277                 10.914  2       
board_inst/snakePos_inst/n9343                               NET DELAY            0.555                 11.469  2       
board_inst/snakePos_inst/counter_1226_add_4_9/CI0->board_inst/snakePos_inst/counter_1226_add_4_9/CO0
                                          SLICE_R13C4A       CIN0_TO_COUT0_DELAY  0.277                 11.746  2       
board_inst/snakePos_inst/n13213                              NET DELAY            0.000                 11.746  2       
board_inst/snakePos_inst/counter_1226_add_4_9/CI1->board_inst/snakePos_inst/counter_1226_add_4_9/CO1
                                          SLICE_R13C4A       CIN1_TO_COUT1_DELAY  0.277                 12.023  2       
board_inst/snakePos_inst/n9345                               NET DELAY            0.000                 12.023  2       
board_inst/snakePos_inst/counter_1226_add_4_11/CI0->board_inst/snakePos_inst/counter_1226_add_4_11/CO0
                                          SLICE_R13C4B       CIN0_TO_COUT0_DELAY  0.277                 12.300  2       
board_inst/snakePos_inst/n13216                              NET DELAY            0.000                 12.300  2       
board_inst/snakePos_inst/counter_1226_add_4_11/CI1->board_inst/snakePos_inst/counter_1226_add_4_11/CO1
                                          SLICE_R13C4B       CIN1_TO_COUT1_DELAY  0.277                 12.577  2       
board_inst/snakePos_inst/n9347                               NET DELAY            0.000                 12.577  2       
board_inst/snakePos_inst/counter_1226_add_4_13/CI0->board_inst/snakePos_inst/counter_1226_add_4_13/CO0
                                          SLICE_R13C4C       CIN0_TO_COUT0_DELAY  0.277                 12.854  2       
board_inst/snakePos_inst/n13219                              NET DELAY            0.000                 12.854  2       
board_inst/snakePos_inst/counter_1226_add_4_13/CI1->board_inst/snakePos_inst/counter_1226_add_4_13/CO1
                                          SLICE_R13C4C       CIN1_TO_COUT1_DELAY  0.277                 13.131  2       
board_inst/snakePos_inst/n9349                               NET DELAY            0.000                 13.131  2       
board_inst/snakePos_inst/counter_1226_add_4_15/CI0->board_inst/snakePos_inst/counter_1226_add_4_15/CO0
                                          SLICE_R13C4D       CIN0_TO_COUT0_DELAY  0.277                 13.408  2       
board_inst/snakePos_inst/n13222                              NET DELAY            0.000                 13.408  2       
board_inst/snakePos_inst/counter_1226_add_4_15/CI1->board_inst/snakePos_inst/counter_1226_add_4_15/CO1
                                          SLICE_R13C4D       CIN1_TO_COUT1_DELAY  0.277                 13.685  2       
board_inst/snakePos_inst/n9351                               NET DELAY            0.555                 14.240  2       
board_inst/snakePos_inst/counter_1226_add_4_17/CI0->board_inst/snakePos_inst/counter_1226_add_4_17/CO0
                                          SLICE_R13C5A       CIN0_TO_COUT0_DELAY  0.277                 14.517  2       
board_inst/snakePos_inst/n13225                              NET DELAY            0.000                 14.517  2       
board_inst/snakePos_inst/counter_1226_add_4_17/CI1->board_inst/snakePos_inst/counter_1226_add_4_17/CO1
                                          SLICE_R13C5A       CIN1_TO_COUT1_DELAY  0.277                 14.794  2       
board_inst/snakePos_inst/n9353                               NET DELAY            0.000                 14.794  2       
board_inst/snakePos_inst/counter_1226_add_4_19/CI0->board_inst/snakePos_inst/counter_1226_add_4_19/CO0
                                          SLICE_R13C5B       CIN0_TO_COUT0_DELAY  0.277                 15.071  2       
board_inst/snakePos_inst/n13228                              NET DELAY            0.000                 15.071  2       
board_inst/snakePos_inst/counter_1226_add_4_19/CI1->board_inst/snakePos_inst/counter_1226_add_4_19/CO1
                                          SLICE_R13C5B       CIN1_TO_COUT1_DELAY  0.277                 15.348  2       
board_inst/snakePos_inst/n9355                               NET DELAY            0.000                 15.348  2       
board_inst/snakePos_inst/counter_1226_add_4_21/CI0->board_inst/snakePos_inst/counter_1226_add_4_21/CO0
                                          SLICE_R13C5C       CIN0_TO_COUT0_DELAY  0.277                 15.625  2       
board_inst/snakePos_inst/n13231                              NET DELAY            0.000                 15.625  2       
board_inst/snakePos_inst/counter_1226_add_4_21/CI1->board_inst/snakePos_inst/counter_1226_add_4_21/CO1
                                          SLICE_R13C5C       CIN1_TO_COUT1_DELAY  0.277                 15.902  2       
board_inst/snakePos_inst/n9357                               NET DELAY            0.000                 15.902  2       
board_inst/snakePos_inst/counter_1226_add_4_23/CI0->board_inst/snakePos_inst/counter_1226_add_4_23/CO0
                                          SLICE_R13C5D       CIN0_TO_COUT0_DELAY  0.277                 16.179  2       
board_inst/snakePos_inst/n13234                              NET DELAY            0.000                 16.179  2       
board_inst/snakePos_inst/counter_1226_add_4_23/CI1->board_inst/snakePos_inst/counter_1226_add_4_23/CO1
                                          SLICE_R13C5D       CIN1_TO_COUT1_DELAY  0.277                 16.456  2       
board_inst/snakePos_inst/n9359                               NET DELAY            0.555                 17.011  2       
board_inst/snakePos_inst/counter_1226_add_4_25/CI0->board_inst/snakePos_inst/counter_1226_add_4_25/CO0
                                          SLICE_R13C6A       CIN0_TO_COUT0_DELAY  0.277                 17.288  2       
board_inst/snakePos_inst/n13237                              NET DELAY            0.000                 17.288  2       
board_inst/snakePos_inst/counter_1226_add_4_25/CI1->board_inst/snakePos_inst/counter_1226_add_4_25/CO1
                                          SLICE_R13C6A       CIN1_TO_COUT1_DELAY  0.277                 17.565  2       
board_inst/snakePos_inst/n9361                               NET DELAY            0.000                 17.565  2       
board_inst/snakePos_inst/counter_1226_add_4_27/CI0->board_inst/snakePos_inst/counter_1226_add_4_27/CO0
                                          SLICE_R13C6B       CIN0_TO_COUT0_DELAY  0.277                 17.842  2       
board_inst/snakePos_inst/n13240                              NET DELAY            0.000                 17.842  2       
board_inst/snakePos_inst/counter_1226_add_4_27/CI1->board_inst/snakePos_inst/counter_1226_add_4_27/CO1
                                          SLICE_R13C6B       CIN1_TO_COUT1_DELAY  0.277                 18.119  2       
board_inst/snakePos_inst/n9363                               NET DELAY            0.000                 18.119  2       
board_inst/snakePos_inst/counter_1226_add_4_29/CI0->board_inst/snakePos_inst/counter_1226_add_4_29/CO0
                                          SLICE_R13C6C       CIN0_TO_COUT0_DELAY  0.277                 18.396  2       
board_inst/snakePos_inst/n13243                              NET DELAY            0.661                 19.057  2       
board_inst/snakePos_inst/counter_1226_add_4_29/D1->board_inst/snakePos_inst/counter_1226_add_4_29/S1
                                          SLICE_R13C6C       D1_TO_F1_DELAY       0.476                 19.533  1       
board_inst/snakePos_inst/n125[28] ( DI1 )
                                                             NET DELAY            0.000                 19.533  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  34      
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  34      
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -19.532  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                     6.601  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_1226__i1/Q  (SLICE_R13C3A)
Path End         : board_inst/snakePos_inst/counter_1226__i28/D  (SLICE_R13C6C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 29
Delay Ratio      : 31.6% (route), 68.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.878 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  34      
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  34      


Data Path

board_inst/snakePos_inst/counter_1226__i1/CK->board_inst/snakePos_inst/counter_1226__i1/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY      1.388                  6.887  1       
board_inst/snakePos_inst/n30                                 NET DELAY            2.022                  8.909  1       
board_inst/snakePos_inst/counter_1226_add_4_1/C1->board_inst/snakePos_inst/counter_1226_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY    0.343                  9.252  2       
board_inst/snakePos_inst/n9337                               NET DELAY            0.000                  9.252  2       
board_inst/snakePos_inst/counter_1226_add_4_3/CI0->board_inst/snakePos_inst/counter_1226_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY  0.277                  9.529  2       
board_inst/snakePos_inst/n13204                              NET DELAY            0.000                  9.529  2       
board_inst/snakePos_inst/counter_1226_add_4_3/CI1->board_inst/snakePos_inst/counter_1226_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY  0.277                  9.806  2       
board_inst/snakePos_inst/n9339                               NET DELAY            0.000                  9.806  2       
board_inst/snakePos_inst/counter_1226_add_4_5/CI0->board_inst/snakePos_inst/counter_1226_add_4_5/CO0
                                          SLICE_R13C3C       CIN0_TO_COUT0_DELAY  0.277                 10.083  2       
board_inst/snakePos_inst/n13207                              NET DELAY            0.000                 10.083  2       
board_inst/snakePos_inst/counter_1226_add_4_5/CI1->board_inst/snakePos_inst/counter_1226_add_4_5/CO1
                                          SLICE_R13C3C       CIN1_TO_COUT1_DELAY  0.277                 10.360  2       
board_inst/snakePos_inst/n9341                               NET DELAY            0.000                 10.360  2       
board_inst/snakePos_inst/counter_1226_add_4_7/CI0->board_inst/snakePos_inst/counter_1226_add_4_7/CO0
                                          SLICE_R13C3D       CIN0_TO_COUT0_DELAY  0.277                 10.637  2       
board_inst/snakePos_inst/n13210                              NET DELAY            0.000                 10.637  2       
board_inst/snakePos_inst/counter_1226_add_4_7/CI1->board_inst/snakePos_inst/counter_1226_add_4_7/CO1
                                          SLICE_R13C3D       CIN1_TO_COUT1_DELAY  0.277                 10.914  2       
board_inst/snakePos_inst/n9343                               NET DELAY            0.555                 11.469  2       
board_inst/snakePos_inst/counter_1226_add_4_9/CI0->board_inst/snakePos_inst/counter_1226_add_4_9/CO0
                                          SLICE_R13C4A       CIN0_TO_COUT0_DELAY  0.277                 11.746  2       
board_inst/snakePos_inst/n13213                              NET DELAY            0.000                 11.746  2       
board_inst/snakePos_inst/counter_1226_add_4_9/CI1->board_inst/snakePos_inst/counter_1226_add_4_9/CO1
                                          SLICE_R13C4A       CIN1_TO_COUT1_DELAY  0.277                 12.023  2       
board_inst/snakePos_inst/n9345                               NET DELAY            0.000                 12.023  2       
board_inst/snakePos_inst/counter_1226_add_4_11/CI0->board_inst/snakePos_inst/counter_1226_add_4_11/CO0
                                          SLICE_R13C4B       CIN0_TO_COUT0_DELAY  0.277                 12.300  2       
board_inst/snakePos_inst/n13216                              NET DELAY            0.000                 12.300  2       
board_inst/snakePos_inst/counter_1226_add_4_11/CI1->board_inst/snakePos_inst/counter_1226_add_4_11/CO1
                                          SLICE_R13C4B       CIN1_TO_COUT1_DELAY  0.277                 12.577  2       
board_inst/snakePos_inst/n9347                               NET DELAY            0.000                 12.577  2       
board_inst/snakePos_inst/counter_1226_add_4_13/CI0->board_inst/snakePos_inst/counter_1226_add_4_13/CO0
                                          SLICE_R13C4C       CIN0_TO_COUT0_DELAY  0.277                 12.854  2       
board_inst/snakePos_inst/n13219                              NET DELAY            0.000                 12.854  2       
board_inst/snakePos_inst/counter_1226_add_4_13/CI1->board_inst/snakePos_inst/counter_1226_add_4_13/CO1
                                          SLICE_R13C4C       CIN1_TO_COUT1_DELAY  0.277                 13.131  2       
board_inst/snakePos_inst/n9349                               NET DELAY            0.000                 13.131  2       
board_inst/snakePos_inst/counter_1226_add_4_15/CI0->board_inst/snakePos_inst/counter_1226_add_4_15/CO0
                                          SLICE_R13C4D       CIN0_TO_COUT0_DELAY  0.277                 13.408  2       
board_inst/snakePos_inst/n13222                              NET DELAY            0.000                 13.408  2       
board_inst/snakePos_inst/counter_1226_add_4_15/CI1->board_inst/snakePos_inst/counter_1226_add_4_15/CO1
                                          SLICE_R13C4D       CIN1_TO_COUT1_DELAY  0.277                 13.685  2       
board_inst/snakePos_inst/n9351                               NET DELAY            0.555                 14.240  2       
board_inst/snakePos_inst/counter_1226_add_4_17/CI0->board_inst/snakePos_inst/counter_1226_add_4_17/CO0
                                          SLICE_R13C5A       CIN0_TO_COUT0_DELAY  0.277                 14.517  2       
board_inst/snakePos_inst/n13225                              NET DELAY            0.000                 14.517  2       
board_inst/snakePos_inst/counter_1226_add_4_17/CI1->board_inst/snakePos_inst/counter_1226_add_4_17/CO1
                                          SLICE_R13C5A       CIN1_TO_COUT1_DELAY  0.277                 14.794  2       
board_inst/snakePos_inst/n9353                               NET DELAY            0.000                 14.794  2       
board_inst/snakePos_inst/counter_1226_add_4_19/CI0->board_inst/snakePos_inst/counter_1226_add_4_19/CO0
                                          SLICE_R13C5B       CIN0_TO_COUT0_DELAY  0.277                 15.071  2       
board_inst/snakePos_inst/n13228                              NET DELAY            0.000                 15.071  2       
board_inst/snakePos_inst/counter_1226_add_4_19/CI1->board_inst/snakePos_inst/counter_1226_add_4_19/CO1
                                          SLICE_R13C5B       CIN1_TO_COUT1_DELAY  0.277                 15.348  2       
board_inst/snakePos_inst/n9355                               NET DELAY            0.000                 15.348  2       
board_inst/snakePos_inst/counter_1226_add_4_21/CI0->board_inst/snakePos_inst/counter_1226_add_4_21/CO0
                                          SLICE_R13C5C       CIN0_TO_COUT0_DELAY  0.277                 15.625  2       
board_inst/snakePos_inst/n13231                              NET DELAY            0.000                 15.625  2       
board_inst/snakePos_inst/counter_1226_add_4_21/CI1->board_inst/snakePos_inst/counter_1226_add_4_21/CO1
                                          SLICE_R13C5C       CIN1_TO_COUT1_DELAY  0.277                 15.902  2       
board_inst/snakePos_inst/n9357                               NET DELAY            0.000                 15.902  2       
board_inst/snakePos_inst/counter_1226_add_4_23/CI0->board_inst/snakePos_inst/counter_1226_add_4_23/CO0
                                          SLICE_R13C5D       CIN0_TO_COUT0_DELAY  0.277                 16.179  2       
board_inst/snakePos_inst/n13234                              NET DELAY            0.000                 16.179  2       
board_inst/snakePos_inst/counter_1226_add_4_23/CI1->board_inst/snakePos_inst/counter_1226_add_4_23/CO1
                                          SLICE_R13C5D       CIN1_TO_COUT1_DELAY  0.277                 16.456  2       
board_inst/snakePos_inst/n9359                               NET DELAY            0.555                 17.011  2       
board_inst/snakePos_inst/counter_1226_add_4_25/CI0->board_inst/snakePos_inst/counter_1226_add_4_25/CO0
                                          SLICE_R13C6A       CIN0_TO_COUT0_DELAY  0.277                 17.288  2       
board_inst/snakePos_inst/n13237                              NET DELAY            0.000                 17.288  2       
board_inst/snakePos_inst/counter_1226_add_4_25/CI1->board_inst/snakePos_inst/counter_1226_add_4_25/CO1
                                          SLICE_R13C6A       CIN1_TO_COUT1_DELAY  0.277                 17.565  2       
board_inst/snakePos_inst/n9361                               NET DELAY            0.000                 17.565  2       
board_inst/snakePos_inst/counter_1226_add_4_27/CI0->board_inst/snakePos_inst/counter_1226_add_4_27/CO0
                                          SLICE_R13C6B       CIN0_TO_COUT0_DELAY  0.277                 17.842  2       
board_inst/snakePos_inst/n13240                              NET DELAY            0.000                 17.842  2       
board_inst/snakePos_inst/counter_1226_add_4_27/CI1->board_inst/snakePos_inst/counter_1226_add_4_27/CO1
                                          SLICE_R13C6B       CIN1_TO_COUT1_DELAY  0.277                 18.119  2       
board_inst/snakePos_inst/n9363                               NET DELAY            0.661                 18.780  2       
board_inst/snakePos_inst/counter_1226_add_4_29/D0->board_inst/snakePos_inst/counter_1226_add_4_29/S0
                                          SLICE_R13C6C       D0_TO_F0_DELAY       0.476                 19.256  1       
board_inst/snakePos_inst/n125[27] ( DI0 )
                                                             NET DELAY            0.000                 19.256  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  34      
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  34      
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -19.255  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                     6.878  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_1226__i1/Q  (SLICE_R13C3A)
Path End         : board_inst/snakePos_inst/counter_1226__i27/D  (SLICE_R13C6B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 28
Delay Ratio      : 32.3% (route), 67.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.155 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  34      
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  34      


Data Path

board_inst/snakePos_inst/counter_1226__i1/CK->board_inst/snakePos_inst/counter_1226__i1/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY      1.388                  6.887  1       
board_inst/snakePos_inst/n30                                 NET DELAY            2.022                  8.909  1       
board_inst/snakePos_inst/counter_1226_add_4_1/C1->board_inst/snakePos_inst/counter_1226_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY    0.343                  9.252  2       
board_inst/snakePos_inst/n9337                               NET DELAY            0.000                  9.252  2       
board_inst/snakePos_inst/counter_1226_add_4_3/CI0->board_inst/snakePos_inst/counter_1226_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY  0.277                  9.529  2       
board_inst/snakePos_inst/n13204                              NET DELAY            0.000                  9.529  2       
board_inst/snakePos_inst/counter_1226_add_4_3/CI1->board_inst/snakePos_inst/counter_1226_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY  0.277                  9.806  2       
board_inst/snakePos_inst/n9339                               NET DELAY            0.000                  9.806  2       
board_inst/snakePos_inst/counter_1226_add_4_5/CI0->board_inst/snakePos_inst/counter_1226_add_4_5/CO0
                                          SLICE_R13C3C       CIN0_TO_COUT0_DELAY  0.277                 10.083  2       
board_inst/snakePos_inst/n13207                              NET DELAY            0.000                 10.083  2       
board_inst/snakePos_inst/counter_1226_add_4_5/CI1->board_inst/snakePos_inst/counter_1226_add_4_5/CO1
                                          SLICE_R13C3C       CIN1_TO_COUT1_DELAY  0.277                 10.360  2       
board_inst/snakePos_inst/n9341                               NET DELAY            0.000                 10.360  2       
board_inst/snakePos_inst/counter_1226_add_4_7/CI0->board_inst/snakePos_inst/counter_1226_add_4_7/CO0
                                          SLICE_R13C3D       CIN0_TO_COUT0_DELAY  0.277                 10.637  2       
board_inst/snakePos_inst/n13210                              NET DELAY            0.000                 10.637  2       
board_inst/snakePos_inst/counter_1226_add_4_7/CI1->board_inst/snakePos_inst/counter_1226_add_4_7/CO1
                                          SLICE_R13C3D       CIN1_TO_COUT1_DELAY  0.277                 10.914  2       
board_inst/snakePos_inst/n9343                               NET DELAY            0.555                 11.469  2       
board_inst/snakePos_inst/counter_1226_add_4_9/CI0->board_inst/snakePos_inst/counter_1226_add_4_9/CO0
                                          SLICE_R13C4A       CIN0_TO_COUT0_DELAY  0.277                 11.746  2       
board_inst/snakePos_inst/n13213                              NET DELAY            0.000                 11.746  2       
board_inst/snakePos_inst/counter_1226_add_4_9/CI1->board_inst/snakePos_inst/counter_1226_add_4_9/CO1
                                          SLICE_R13C4A       CIN1_TO_COUT1_DELAY  0.277                 12.023  2       
board_inst/snakePos_inst/n9345                               NET DELAY            0.000                 12.023  2       
board_inst/snakePos_inst/counter_1226_add_4_11/CI0->board_inst/snakePos_inst/counter_1226_add_4_11/CO0
                                          SLICE_R13C4B       CIN0_TO_COUT0_DELAY  0.277                 12.300  2       
board_inst/snakePos_inst/n13216                              NET DELAY            0.000                 12.300  2       
board_inst/snakePos_inst/counter_1226_add_4_11/CI1->board_inst/snakePos_inst/counter_1226_add_4_11/CO1
                                          SLICE_R13C4B       CIN1_TO_COUT1_DELAY  0.277                 12.577  2       
board_inst/snakePos_inst/n9347                               NET DELAY            0.000                 12.577  2       
board_inst/snakePos_inst/counter_1226_add_4_13/CI0->board_inst/snakePos_inst/counter_1226_add_4_13/CO0
                                          SLICE_R13C4C       CIN0_TO_COUT0_DELAY  0.277                 12.854  2       
board_inst/snakePos_inst/n13219                              NET DELAY            0.000                 12.854  2       
board_inst/snakePos_inst/counter_1226_add_4_13/CI1->board_inst/snakePos_inst/counter_1226_add_4_13/CO1
                                          SLICE_R13C4C       CIN1_TO_COUT1_DELAY  0.277                 13.131  2       
board_inst/snakePos_inst/n9349                               NET DELAY            0.000                 13.131  2       
board_inst/snakePos_inst/counter_1226_add_4_15/CI0->board_inst/snakePos_inst/counter_1226_add_4_15/CO0
                                          SLICE_R13C4D       CIN0_TO_COUT0_DELAY  0.277                 13.408  2       
board_inst/snakePos_inst/n13222                              NET DELAY            0.000                 13.408  2       
board_inst/snakePos_inst/counter_1226_add_4_15/CI1->board_inst/snakePos_inst/counter_1226_add_4_15/CO1
                                          SLICE_R13C4D       CIN1_TO_COUT1_DELAY  0.277                 13.685  2       
board_inst/snakePos_inst/n9351                               NET DELAY            0.555                 14.240  2       
board_inst/snakePos_inst/counter_1226_add_4_17/CI0->board_inst/snakePos_inst/counter_1226_add_4_17/CO0
                                          SLICE_R13C5A       CIN0_TO_COUT0_DELAY  0.277                 14.517  2       
board_inst/snakePos_inst/n13225                              NET DELAY            0.000                 14.517  2       
board_inst/snakePos_inst/counter_1226_add_4_17/CI1->board_inst/snakePos_inst/counter_1226_add_4_17/CO1
                                          SLICE_R13C5A       CIN1_TO_COUT1_DELAY  0.277                 14.794  2       
board_inst/snakePos_inst/n9353                               NET DELAY            0.000                 14.794  2       
board_inst/snakePos_inst/counter_1226_add_4_19/CI0->board_inst/snakePos_inst/counter_1226_add_4_19/CO0
                                          SLICE_R13C5B       CIN0_TO_COUT0_DELAY  0.277                 15.071  2       
board_inst/snakePos_inst/n13228                              NET DELAY            0.000                 15.071  2       
board_inst/snakePos_inst/counter_1226_add_4_19/CI1->board_inst/snakePos_inst/counter_1226_add_4_19/CO1
                                          SLICE_R13C5B       CIN1_TO_COUT1_DELAY  0.277                 15.348  2       
board_inst/snakePos_inst/n9355                               NET DELAY            0.000                 15.348  2       
board_inst/snakePos_inst/counter_1226_add_4_21/CI0->board_inst/snakePos_inst/counter_1226_add_4_21/CO0
                                          SLICE_R13C5C       CIN0_TO_COUT0_DELAY  0.277                 15.625  2       
board_inst/snakePos_inst/n13231                              NET DELAY            0.000                 15.625  2       
board_inst/snakePos_inst/counter_1226_add_4_21/CI1->board_inst/snakePos_inst/counter_1226_add_4_21/CO1
                                          SLICE_R13C5C       CIN1_TO_COUT1_DELAY  0.277                 15.902  2       
board_inst/snakePos_inst/n9357                               NET DELAY            0.000                 15.902  2       
board_inst/snakePos_inst/counter_1226_add_4_23/CI0->board_inst/snakePos_inst/counter_1226_add_4_23/CO0
                                          SLICE_R13C5D       CIN0_TO_COUT0_DELAY  0.277                 16.179  2       
board_inst/snakePos_inst/n13234                              NET DELAY            0.000                 16.179  2       
board_inst/snakePos_inst/counter_1226_add_4_23/CI1->board_inst/snakePos_inst/counter_1226_add_4_23/CO1
                                          SLICE_R13C5D       CIN1_TO_COUT1_DELAY  0.277                 16.456  2       
board_inst/snakePos_inst/n9359                               NET DELAY            0.555                 17.011  2       
board_inst/snakePos_inst/counter_1226_add_4_25/CI0->board_inst/snakePos_inst/counter_1226_add_4_25/CO0
                                          SLICE_R13C6A       CIN0_TO_COUT0_DELAY  0.277                 17.288  2       
board_inst/snakePos_inst/n13237                              NET DELAY            0.000                 17.288  2       
board_inst/snakePos_inst/counter_1226_add_4_25/CI1->board_inst/snakePos_inst/counter_1226_add_4_25/CO1
                                          SLICE_R13C6A       CIN1_TO_COUT1_DELAY  0.277                 17.565  2       
board_inst/snakePos_inst/n9361                               NET DELAY            0.000                 17.565  2       
board_inst/snakePos_inst/counter_1226_add_4_27/CI0->board_inst/snakePos_inst/counter_1226_add_4_27/CO0
                                          SLICE_R13C6B       CIN0_TO_COUT0_DELAY  0.277                 17.842  2       
board_inst/snakePos_inst/n13240                              NET DELAY            0.661                 18.503  2       
board_inst/snakePos_inst/counter_1226_add_4_27/D1->board_inst/snakePos_inst/counter_1226_add_4_27/S1
                                          SLICE_R13C6B       D1_TO_F1_DELAY       0.476                 18.979  1       
board_inst/snakePos_inst/n125[26] ( DI1 )
                                                             NET DELAY            0.000                 18.979  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  34      
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  34      
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -18.978  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                     7.155  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/button_i0/Q  (SLICE_R18C26A)
Path End         : board_inst/apple_id_res2_i0_i1/D  (SLICE_R19C25B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
NES_inst/CLK                                                 NET DELAY        3.035                  3.035  35      


Data Path

board_inst/button_i0/CK->board_inst/button_i0/Q
                                          SLICE_R18C26A      CLK_TO_Q0_DELAY  0.766                  3.801  2       
board_inst/button[0]                                         NET DELAY        0.701                  4.502  2       
board_inst/i1981_1_lut/A->board_inst/i1981_1_lut/Z
                                          SLICE_R19C25B      D0_TO_F0_DELAY   0.248                  4.750  1       
board_inst/n3013 ( DI0 )                                     NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  35      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_1226__i3/Q  (SLICE_R13C3B)
Path End         : board_inst/snakePos_inst/counter_1226__i3/D  (SLICE_R13C3B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  35      


Data Path

board_inst/snakePos_inst/counter_1226__i3/CK->board_inst/snakePos_inst/counter_1226__i3/Q
                                          SLICE_R13C3B       CLK_TO_Q1_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n28                                 NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_1226_add_4_3/C1->board_inst/snakePos_inst/counter_1226_add_4_3/S1
                                          SLICE_R13C3B       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n125[2] ( DI1 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  35      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_1226__i4/Q  (SLICE_R13C3C)
Path End         : board_inst/snakePos_inst/counter_1226__i4/D  (SLICE_R13C3C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  35      


Data Path

board_inst/snakePos_inst/counter_1226__i4/CK->board_inst/snakePos_inst/counter_1226__i4/Q
                                          SLICE_R13C3C       CLK_TO_Q0_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n27                                 NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_1226_add_4_5/C0->board_inst/snakePos_inst/counter_1226_add_4_5/S0
                                          SLICE_R13C3C       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n125[3] ( DI0 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  35      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_1226__i5/Q  (SLICE_R13C3C)
Path End         : board_inst/snakePos_inst/counter_1226__i5/D  (SLICE_R13C3C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  35      


Data Path

board_inst/snakePos_inst/counter_1226__i5/CK->board_inst/snakePos_inst/counter_1226__i5/Q
                                          SLICE_R13C3C       CLK_TO_Q1_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n26                                 NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_1226_add_4_5/C1->board_inst/snakePos_inst/counter_1226_add_4_5/S1
                                          SLICE_R13C3C       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n125[4] ( DI1 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  35      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_1226__i6/Q  (SLICE_R13C3D)
Path End         : board_inst/snakePos_inst/counter_1226__i6/D  (SLICE_R13C3D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  35      


Data Path

board_inst/snakePos_inst/counter_1226__i6/CK->board_inst/snakePos_inst/counter_1226__i6/Q
                                          SLICE_R13C3D       CLK_TO_Q0_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n25                                 NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_1226_add_4_7/C0->board_inst/snakePos_inst/counter_1226_add_4_7/S0
                                          SLICE_R13C3D       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n125[5] ( DI0 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  35      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_1226__i7/Q  (SLICE_R13C3D)
Path End         : board_inst/snakePos_inst/counter_1226__i7/D  (SLICE_R13C3D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  35      


Data Path

board_inst/snakePos_inst/counter_1226__i7/CK->board_inst/snakePos_inst/counter_1226__i7/Q
                                          SLICE_R13C3D       CLK_TO_Q1_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n24                                 NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_1226_add_4_7/C1->board_inst/snakePos_inst/counter_1226_add_4_7/S1
                                          SLICE_R13C3D       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n125[6] ( DI1 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  35      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_1226__i8/Q  (SLICE_R13C4A)
Path End         : board_inst/snakePos_inst/counter_1226__i8/D  (SLICE_R13C4A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  35      


Data Path

board_inst/snakePos_inst/counter_1226__i8/CK->board_inst/snakePos_inst/counter_1226__i8/Q
                                          SLICE_R13C4A       CLK_TO_Q0_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n23                                 NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_1226_add_4_9/C0->board_inst/snakePos_inst/counter_1226_add_4_9/S0
                                          SLICE_R13C4A       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n125[7] ( DI0 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  35      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_1226__i9/Q  (SLICE_R13C4A)
Path End         : board_inst/snakePos_inst/counter_1226__i9/D  (SLICE_R13C4A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  35      


Data Path

board_inst/snakePos_inst/counter_1226__i9/CK->board_inst/snakePos_inst/counter_1226__i9/Q
                                          SLICE_R13C4A       CLK_TO_Q1_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n22                                 NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_1226_add_4_9/C1->board_inst/snakePos_inst/counter_1226_add_4_9/S1
                                          SLICE_R13C4A       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n125[8] ( DI1 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  35      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_1226__i10/Q  (SLICE_R13C4B)
Path End         : board_inst/snakePos_inst/counter_1226__i10/D  (SLICE_R13C4B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  35      


Data Path

board_inst/snakePos_inst/counter_1226__i10/CK->board_inst/snakePos_inst/counter_1226__i10/Q
                                          SLICE_R13C4B       CLK_TO_Q0_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n21                                 NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_1226_add_4_11/C0->board_inst/snakePos_inst/counter_1226_add_4_11/S0
                                          SLICE_R13C4B       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n125[9] ( DI0 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  35      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_1226__i11/Q  (SLICE_R13C4B)
Path End         : board_inst/snakePos_inst/counter_1226__i11/D  (SLICE_R13C4B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  35      


Data Path

board_inst/snakePos_inst/counter_1226__i11/CK->board_inst/snakePos_inst/counter_1226__i11/Q
                                          SLICE_R13C4B       CLK_TO_Q1_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n20                                 NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_1226_add_4_11/C1->board_inst/snakePos_inst/counter_1226_add_4_11/S1
                                          SLICE_R13C4B       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n125[10] ( DI1 )
                                                             NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  35      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  35      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

