/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Sun Sep 13 00:02:50 2015
 *                 Full Compile MD5 Checksum  4ef8f493ec8bf2fe573a771dded36c82
 *                     (minus title and desc)
 *                 MD5 Checksum               cafac1d7381ee8a3c786e7b8a6781da4
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     167
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_VEC_CFG_H__
#define BCHP_VEC_CFG_H__

/***************************************************************************
 *VEC_CFG - Top-Level Controls
 ***************************************************************************/
#define BCHP_VEC_CFG_REVISION_ID                 0x206e5c00 /* [RO] Revision ID Register for Video Encoder */
#define BCHP_VEC_CFG_TP_CTRL                     0x206e5c04 /* [RW] Test port control Register for Video Encoder */
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0           0x206e5c08 /* [RW] ITU656 test control register for path 0 */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR          0x206e5c0c /* [RW] RAM test control for CBAR RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0          0x206e5c10 /* [RW] RAM test control for IT_0 RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1          0x206e5c14 /* [RW] RAM test control for IT_1 RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0       0x206e5c18 /* [RW] RAM test control for DTRAM_0 RAM */
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE         0x206e5c1c /* [RW] Clock Gating Override register */
#define BCHP_VEC_CFG_SCB_DRAM_MAPPING            0x206e5c20 /* [RW] Option for SCB word swapping register */
#define BCHP_VEC_CFG_TRIGGER_DEBUG_0             0x206e5c24 /* [RO] trigger debug 0 register */
#define BCHP_VEC_CFG_TRIGGER_DEBUG_1             0x206e5c28 /* [RO] trigger debug 1 register */
#define BCHP_VEC_CFG_TRIGGER_DEBUG_TPG           0x206e5c2c /* [RO] trigger debug TPG register */
#define BCHP_VEC_CFG_VF_0_SOURCE                 0x206e5c30 /* [RW] Source Select Register for VF_0 */
#define BCHP_VEC_CFG_SECAM_0_SOURCE              0x206e5c34 /* [RW] Source Select Register for SECAM_0 */
#define BCHP_VEC_CFG_SDSRC_0_SOURCE              0x206e5c38 /* [RW] Source Select Register for SDSRC_0 */
#define BCHP_VEC_CFG_IT_0_SOURCE                 0x206e5c3c /* [RW] Source Select Register for IT_0 */
#define BCHP_VEC_CFG_IT_1_SOURCE                 0x206e5c40 /* [RW] Source Select Register for IT_1 */
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE            0x206e5c44 /* [RW] Source Select Register for DVI_DTG_0 */
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE         0x206e5c48 /* [RW] Source Select Register for ITU656_DTG_0 */
#define BCHP_VEC_CFG_STG_0_SOURCE                0x206e5c4c /* [RW] Source Select Register for STG_0 */
#define BCHP_VEC_CFG_DECIM_0_SOURCE              0x206e5c50 /* [RW] Source Select Register for DECIM_0 */
#define BCHP_VEC_CFG_BYPASS_FIFO_INPUT_SEL       0x206e5c54 /* [RW] Select source for Bypass FIFO */
#define BCHP_VEC_CFG_VIP_0_SOURCE                0x206e5c58 /* [RW] Source Select Register for VIP_0 */
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE         0x206e5c5c /* [RW] Source Select Register for DVI_DTG_0 */
#define BCHP_VEC_CFG_DVI_DTG_0_BP_ASSOC          0x206e5c60 /* [RW] BP Association Register for DVI_DTG_0 */
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE            0x206e5c64 /* [RW] Source Select Register for DVI_DVF_0 */
#define BCHP_VEC_CFG_TRIGGER_SEL_0               0x206e5c68 /* [RW] Trigger Select Register for source S_0 */
#define BCHP_VEC_CFG_TRIGGER_SEL_1               0x206e5c6c /* [RW] Trigger Select Register for source S_1 */
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0           0x206e5c70 /* [RW] Trigger Select Register for Pattern generator TPG_0 */
#define BCHP_VEC_CFG_CFG_EOP_MODE                0x206e5c74 /* [RW] VEC EOP Mode Control */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0     0x206e5c78 /* [RW] VEC Source Enable Mode Control Register for source S_0 */
#define BCHP_VEC_CFG_SOURCE_ENABLE_0             0x206e5c7c /* [RW] VEC Source Enable Register for source S_0 */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1     0x206e5c80 /* [RW] VEC Source Enable Mode Control Register for source S_1 */
#define BCHP_VEC_CFG_SOURCE_ENABLE_1             0x206e5c84 /* [RW] VEC Source Enable Register for source S_1 */
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_CONTROL_0  0x206e5c88 /* [RW] VEC BP Source Enable Mode Control Register for source BP_0 */
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_0          0x206e5c8c /* [RW] VEC BP Source Enable Register for source BP_0 */
#define BCHP_VEC_CFG_BVN_INPUT_MONITOR_SRC       0x206e5c90 /* [RW] Register to Select Input Data coming in from BVN onto the Monitor */
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH0  0x206e5c94 /* [RO] Register to Monitor Input Data On channel 0 coming in from BVN */
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH1  0x206e5c98 /* [RO] Register to Monitor Input Data On channel 1 coming in from BVN */
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH2  0x206e5c9c /* [RO] Register to Monitor Input Data On channel 2 coming in from BVN */
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR      0x206e5ca0 /* [RO] Register to Monitor Picture and Line Sync Coming in from BVN */
#define BCHP_VEC_CFG_CLR_BVN_INPUT_SYNC_MONITOR  0x206e5ca4 /* [RW] Register to Picture and Line Sync Monitor Register */
#define BCHP_VEC_CFG_SW_INIT_IT_0                0x206e5ca8 /* [RW] Software Init register for IT_0 */
#define BCHP_VEC_CFG_SW_INIT_IT_1                0x206e5cac /* [RW] Software Init register for IT_1 */
#define BCHP_VEC_CFG_SW_INIT_VF_0                0x206e5cb0 /* [RW] Software Init register for VF_0 */
#define BCHP_VEC_CFG_SW_INIT_SECAM_0             0x206e5cb4 /* [RW] Software Init register for SECAM_0 */
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0             0x206e5cb8 /* [RW] Software Init register for SDSRC_0 */
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC            0x206e5cbc /* [RW] Software Init register for ANA_MISC */
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC            0x206e5cc0 /* [RW] Software Init register for VEC MISC */
#define BCHP_VEC_CFG_SW_INIT_TPG_0               0x206e5cc4 /* [RW] Software Init register for TPG_0 */
#define BCHP_VEC_CFG_SW_INIT_STG_0               0x206e5cc8 /* [RW] Software Init register for STG_0 */
#define BCHP_VEC_CFG_SW_INIT_MISC                0x206e5ccc /* [RW] Software Init register for MISC */
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0      0x206e5cd0 /* [RW] Software Init register for CABLE_DETECT_0 */
#define BCHP_VEC_CFG_SW_INIT_DECIM_0             0x206e5cd4 /* [RW] Software Init register for DECIM_0 */
#define BCHP_VEC_CFG_SW_INIT_BP_FIFO_0           0x206e5cd8 /* [RW] Software Init register for BP_FIFO_0 */
#define BCHP_VEC_CFG_SW_INIT_BP_TPG_0            0x206e5cdc /* [RW] Software Init register for BP_TPG_0 */
#define BCHP_VEC_CFG_SW_INIT_BP_TPG_RM_0         0x206e5ce0 /* [RW] Software Init register for BP_TPG_RM_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0           0x206e5ce4 /* [RW] Software Init register for DVI DTG_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_CSC_0           0x206e5ce8 /* [RW] Software Init register for DVI CSC_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0           0x206e5cec /* [RW] Software Init register for DVI DVF_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_FC_0            0x206e5cf0 /* [RW] Software Init register for DVI FC_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0          0x206e5cf4 /* [RW] Software Init register for DVI MISC_0 */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_1          0x206e5cf8 /* [RW] Software Init register for DVI MISC_1 */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0        0x206e5cfc /* [RW] Software Init register for ITU656 DTG_0 */
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0        0x206e5d00 /* [RW] Software Init register for 656 CSC_0 */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0        0x206e5d04 /* [RW] Software Init register for 656 DVF_0 */
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0  0x206e5d08 /* [RW] Software Init register for 656 Formatter 0 */
#define BCHP_VEC_CFG_SW_INIT_CCE_0               0x206e5d0c /* [RW] Software Init register for CCE_0 */
#define BCHP_VEC_CFG_SW_INIT_WSE_0               0x206e5d10 /* [RW] Software Init register for WSE_0 */
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0            0x206e5d14 /* [RW] Software Init register for CGMSAE_0 */
#define BCHP_VEC_CFG_SW_INIT_TTE_0               0x206e5d18 /* [RW] Software Init register for TTE_0 */
#define BCHP_VEC_CFG_SW_INIT_GSE_0               0x206e5d1c /* [RW] Software Init register for GSE_0 */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0             0x206e5d20 /* [RW] Software Init register for AMOLE_0 */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0          0x206e5d24 /* [RW] Software Init register for PASSTHRU_0 */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1          0x206e5d28 /* [RW] Software Init register for PASSTHRU_1 */
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0         0x206e5d2c /* [RW] Software Init register for CCE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0         0x206e5d30 /* [RW] Software Init register for WSE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0         0x206e5d34 /* [RW] Software Init register for TTE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0         0x206e5d38 /* [RW] Software Init register for GSE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0       0x206e5d3c /* [RW] Software Init register for AMOLE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0     0x206e5d40 /* [RW] Software Init register for ANCI656_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0    0x206e5d44 /* [RW] Software Init register for PASSTHRU_ANCIL_0 */
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC            0x206e5d48 /* [RW] Software Init register for VBI_MISC */

/***************************************************************************
 *REVISION_ID - Revision ID Register for Video Encoder
 ***************************************************************************/
/* VEC_CFG :: REVISION_ID :: reserved0 [31:16] */
#define BCHP_VEC_CFG_REVISION_ID_reserved0_MASK                    0xffff0000
#define BCHP_VEC_CFG_REVISION_ID_reserved0_SHIFT                   16

/* VEC_CFG :: REVISION_ID :: REVISION_ID [15:00] */
#define BCHP_VEC_CFG_REVISION_ID_REVISION_ID_MASK                  0x0000ffff
#define BCHP_VEC_CFG_REVISION_ID_REVISION_ID_SHIFT                 0
#define BCHP_VEC_CFG_REVISION_ID_REVISION_ID_DEFAULT               0x00007200

/***************************************************************************
 *TP_CTRL - Test port control Register for Video Encoder
 ***************************************************************************/
/* VEC_CFG :: TP_CTRL :: reserved0 [31:03] */
#define BCHP_VEC_CFG_TP_CTRL_reserved0_MASK                        0xfffffff8
#define BCHP_VEC_CFG_TP_CTRL_reserved0_SHIFT                       3

/* VEC_CFG :: TP_CTRL :: TP_SELECT [02:00] */
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_MASK                        0x00000007
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_SHIFT                       0
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_DEFAULT                     0x00000000
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_0                        0
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_1                        1
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_2                        2
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_3                        3
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_4                        4
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_5                        5
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_6                        6
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_7                        7

/***************************************************************************
 *ITU656_TEST_SEL_0 - ITU656 test control register for path 0
 ***************************************************************************/
/* VEC_CFG :: ITU656_TEST_SEL_0 :: reserved0 [31:05] */
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_reserved0_MASK              0xffffffe0
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_reserved0_SHIFT             5

/* VEC_CFG :: ITU656_TEST_SEL_0 :: SEL [04:00] */
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_SEL_MASK                    0x0000001f
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_SEL_SHIFT                   0
#define BCHP_VEC_CFG_ITU656_TEST_SEL_0_SEL_DEFAULT                 0x00000000

/***************************************************************************
 *RAM_TEST_CTRL_CBAR - RAM test control for CBAR RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_CBAR :: reserved0 [31:12] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_reserved0_MASK             0xfffff000
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_reserved0_SHIFT            12

/* VEC_CFG :: RAM_TEST_CTRL_CBAR :: TM [11:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_TM_MASK                    0x00000fff
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_TM_SHIFT                   0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_TM_DEFAULT                 0x00000000

/***************************************************************************
 *RAM_TEST_CTRL_IT_0 - RAM test control for IT_0 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_IT_0 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_reserved0_MASK             0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_reserved0_SHIFT            4

/* VEC_CFG :: RAM_TEST_CTRL_IT_0 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_TM_MASK                    0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_TM_SHIFT                   0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_TM_DEFAULT                 0x00000000

/***************************************************************************
 *RAM_TEST_CTRL_IT_1 - RAM test control for IT_1 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_IT_1 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_reserved0_MASK             0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_reserved0_SHIFT            4

/* VEC_CFG :: RAM_TEST_CTRL_IT_1 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_TM_MASK                    0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_TM_SHIFT                   0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_TM_DEFAULT                 0x00000000

/***************************************************************************
 *RAM_TEST_CTRL_DTRAM_0 - RAM test control for DTRAM_0 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_DTRAM_0 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_reserved0_MASK          0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_reserved0_SHIFT         4

/* VEC_CFG :: RAM_TEST_CTRL_DTRAM_0 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_TM_MASK                 0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_TM_SHIFT                0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_TM_DEFAULT              0x00000000

/***************************************************************************
 *CLK_GATING_OVERRIDE - Clock Gating Override register
 ***************************************************************************/
/* VEC_CFG :: CLK_GATING_OVERRIDE :: reserved0 [31:07] */
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_reserved0_MASK            0xffffff80
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_reserved0_SHIFT           7

/* VEC_CFG :: CLK_GATING_OVERRIDE :: TPG [06:06] */
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_TPG_MASK                  0x00000040
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_TPG_SHIFT                 6
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_TPG_DEFAULT               0x00000001
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_TPG_FREERUN_TPG_CLOCKS    1
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_TPG_ALLOW_GATING          0

/* VEC_CFG :: CLK_GATING_OVERRIDE :: DECIM [05:05] */
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_DECIM_MASK                0x00000020
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_DECIM_SHIFT               5
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_DECIM_DEFAULT             0x00000001
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_DECIM_FREERUN_DECIM_CLOCKS 1
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_DECIM_ALLOW_GATING        0

/* VEC_CFG :: CLK_GATING_OVERRIDE :: VBI [04:04] */
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_VBI_MASK                  0x00000010
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_VBI_SHIFT                 4
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_VBI_DEFAULT               0x00000001
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_VBI_FREERUN_VBI_CLOCKS    1
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_VBI_ALLOW_GATING          0

/* VEC_CFG :: CLK_GATING_OVERRIDE :: STG [03:03] */
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_STG_MASK                  0x00000008
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_STG_SHIFT                 3
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_STG_DEFAULT               0x00000001
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_STG_FREERUN_STG_CLOCKS    1
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_STG_ALLOW_GATING          0

/* VEC_CFG :: CLK_GATING_OVERRIDE :: ITU656 [02:02] */
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_ITU656_MASK               0x00000004
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_ITU656_SHIFT              2
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_ITU656_DEFAULT            0x00000001
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_ITU656_FREERUN_656_CLOCKS 1
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_ITU656_ALLOW_GATING       0

/* VEC_CFG :: CLK_GATING_OVERRIDE :: DVI [01:01] */
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_DVI_MASK                  0x00000002
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_DVI_SHIFT                 1
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_DVI_DEFAULT               0x00000001
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_DVI_FREERUN_DVI_CLOCKS    1
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_DVI_ALLOW_GATING          0

/* VEC_CFG :: CLK_GATING_OVERRIDE :: ANA [00:00] */
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_ANA_MASK                  0x00000001
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_ANA_SHIFT                 0
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_ANA_DEFAULT               0x00000001
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_ANA_FREERUN_ANA_CLOCKS    1
#define BCHP_VEC_CFG_CLK_GATING_OVERRIDE_ANA_ALLOW_GATING          0

/***************************************************************************
 *SCB_DRAM_MAPPING - Option for SCB word swapping register
 ***************************************************************************/
/* VEC_CFG :: SCB_DRAM_MAPPING :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SCB_DRAM_MAPPING_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SCB_DRAM_MAPPING_reserved0_SHIFT              1

/* VEC_CFG :: SCB_DRAM_MAPPING :: WORD_SWAP [00:00] */
#define BCHP_VEC_CFG_SCB_DRAM_MAPPING_WORD_SWAP_MASK               0x00000001
#define BCHP_VEC_CFG_SCB_DRAM_MAPPING_WORD_SWAP_SHIFT              0
#define BCHP_VEC_CFG_SCB_DRAM_MAPPING_WORD_SWAP_DEFAULT            0x00000000
#define BCHP_VEC_CFG_SCB_DRAM_MAPPING_WORD_SWAP_ENABLE             1
#define BCHP_VEC_CFG_SCB_DRAM_MAPPING_WORD_SWAP_DISABLE            0

/***************************************************************************
 *TRIGGER_DEBUG_0 - trigger debug 0 register
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_DEBUG_0 :: MASTER_SEL [31:00] */
#define BCHP_VEC_CFG_TRIGGER_DEBUG_0_MASTER_SEL_MASK               0xffffffff
#define BCHP_VEC_CFG_TRIGGER_DEBUG_0_MASTER_SEL_SHIFT              0
#define BCHP_VEC_CFG_TRIGGER_DEBUG_0_MASTER_SEL_DEFAULT            0x00000000

/***************************************************************************
 *TRIGGER_DEBUG_1 - trigger debug 1 register
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_DEBUG_1 :: TRIGGER_SEL [31:00] */
#define BCHP_VEC_CFG_TRIGGER_DEBUG_1_TRIGGER_SEL_MASK              0xffffffff
#define BCHP_VEC_CFG_TRIGGER_DEBUG_1_TRIGGER_SEL_SHIFT             0
#define BCHP_VEC_CFG_TRIGGER_DEBUG_1_TRIGGER_SEL_DEFAULT           0x00000000

/***************************************************************************
 *TRIGGER_DEBUG_TPG - trigger debug TPG register
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_DEBUG_TPG :: TRIGGER_SEL [31:00] */
#define BCHP_VEC_CFG_TRIGGER_DEBUG_TPG_TRIGGER_SEL_MASK            0xffffffff
#define BCHP_VEC_CFG_TRIGGER_DEBUG_TPG_TRIGGER_SEL_SHIFT           0
#define BCHP_VEC_CFG_TRIGGER_DEBUG_TPG_TRIGGER_SEL_DEFAULT         0x00000000

/***************************************************************************
 *VF_0_SOURCE - Source Select Register for VF_0
 ***************************************************************************/
/* VEC_CFG :: VF_0_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_VF_0_SOURCE_reserved0_MASK                    0xfffffffc
#define BCHP_VEC_CFG_VF_0_SOURCE_reserved0_SHIFT                   2

/* VEC_CFG :: VF_0_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_MASK                       0x00000003
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_DEFAULT                    0x00000002
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_IT_0                       0
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_IT_1                       1
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_DISABLE                    2

/***************************************************************************
 *SECAM_0_SOURCE - Source Select Register for SECAM_0
 ***************************************************************************/
/* VEC_CFG :: SECAM_0_SOURCE :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SECAM_0_SOURCE_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SECAM_0_SOURCE_reserved0_SHIFT                1

/* VEC_CFG :: SECAM_0_SOURCE :: SOURCE [00:00] */
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_MASK                    0x00000001
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_DEFAULT                 0x00000001
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_VF_0                    0
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_DISABLE                 1

/***************************************************************************
 *SDSRC_0_SOURCE - Source Select Register for SDSRC_0
 ***************************************************************************/
/* VEC_CFG :: SDSRC_0_SOURCE :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_reserved0_SHIFT                1

/* VEC_CFG :: SDSRC_0_SOURCE :: SOURCE [00:00] */
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_MASK                    0x00000001
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_DEFAULT                 0x00000001
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SSP_0                   0
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_DISABLE                 1

/***************************************************************************
 *IT_0_SOURCE - Source Select Register for IT_0
 ***************************************************************************/
/* VEC_CFG :: IT_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_IT_0_SOURCE_reserved0_MASK                    0xfffffff8
#define BCHP_VEC_CFG_IT_0_SOURCE_reserved0_SHIFT                   3

/* VEC_CFG :: IT_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_MASK                       0x00000007
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_DEFAULT                    0x00000004
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_S_0                        0
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_S_1                        1
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_DECIM_0                    2
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_TPG_0                      3
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_DISABLE                    4

/***************************************************************************
 *IT_1_SOURCE - Source Select Register for IT_1
 ***************************************************************************/
/* VEC_CFG :: IT_1_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_IT_1_SOURCE_reserved0_MASK                    0xfffffff8
#define BCHP_VEC_CFG_IT_1_SOURCE_reserved0_SHIFT                   3

/* VEC_CFG :: IT_1_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_MASK                       0x00000007
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_DEFAULT                    0x00000004
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_S_0                        0
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_S_1                        1
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_DECIM_0                    2
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_TPG_0                      3
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_DISABLE                    4

/***************************************************************************
 *DVI_DTG_0_SOURCE - Source Select Register for DVI_DTG_0
 ***************************************************************************/
/* VEC_CFG :: DVI_DTG_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_reserved0_MASK               0xfffffff8
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_reserved0_SHIFT              3

/* VEC_CFG :: DVI_DTG_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_MASK                  0x00000007
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_SHIFT                 0
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_DEFAULT               0x00000004
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_S_0                   0
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_S_1                   1
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_DECIM_0               2
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_TPG_0                 3
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_DISABLE               4

/***************************************************************************
 *ITU656_DTG_0_SOURCE - Source Select Register for ITU656_DTG_0
 ***************************************************************************/
/* VEC_CFG :: ITU656_DTG_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_reserved0_MASK            0xfffffff8
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_reserved0_SHIFT           3

/* VEC_CFG :: ITU656_DTG_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_MASK               0x00000007
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_SHIFT              0
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_DEFAULT            0x00000004
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_S_0                0
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_S_1                1
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_DECIM_0            2
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_TPG_0              3
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_DISABLE            4

/***************************************************************************
 *STG_0_SOURCE - Source Select Register for STG_0
 ***************************************************************************/
/* VEC_CFG :: STG_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_STG_0_SOURCE_reserved0_MASK                   0xfffffff8
#define BCHP_VEC_CFG_STG_0_SOURCE_reserved0_SHIFT                  3

/* VEC_CFG :: STG_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_MASK                      0x00000007
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_SHIFT                     0
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_DEFAULT                   0x00000004
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_S_0                       0
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_S_1                       1
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_DECIM_0                   2
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_TPG_0                     3
#define BCHP_VEC_CFG_STG_0_SOURCE_SOURCE_DISABLE                   4

/***************************************************************************
 *DECIM_0_SOURCE - Source Select Register for DECIM_0
 ***************************************************************************/
/* VEC_CFG :: DECIM_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_DECIM_0_SOURCE_reserved0_MASK                 0xfffffff8
#define BCHP_VEC_CFG_DECIM_0_SOURCE_reserved0_SHIFT                3

/* VEC_CFG :: DECIM_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_MASK                    0x00000007
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_DEFAULT                 0x00000004
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_S_0                     0
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_S_1                     1
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_DISABLE                 4

/***************************************************************************
 *BYPASS_FIFO_INPUT_SEL - Select source for Bypass FIFO
 ***************************************************************************/
/* VEC_CFG :: BYPASS_FIFO_INPUT_SEL :: reserved0 [31:02] */
#define BCHP_VEC_CFG_BYPASS_FIFO_INPUT_SEL_reserved0_MASK          0xfffffffc
#define BCHP_VEC_CFG_BYPASS_FIFO_INPUT_SEL_reserved0_SHIFT         2

/* VEC_CFG :: BYPASS_FIFO_INPUT_SEL :: SOURCE [01:00] */
#define BCHP_VEC_CFG_BYPASS_FIFO_INPUT_SEL_SOURCE_MASK             0x00000003
#define BCHP_VEC_CFG_BYPASS_FIFO_INPUT_SEL_SOURCE_SHIFT            0
#define BCHP_VEC_CFG_BYPASS_FIFO_INPUT_SEL_SOURCE_DEFAULT          0x00000000
#define BCHP_VEC_CFG_BYPASS_FIFO_INPUT_SEL_SOURCE_HDMI_RX          0
#define BCHP_VEC_CFG_BYPASS_FIFO_INPUT_SEL_SOURCE_BP_TPG           1
#define BCHP_VEC_CFG_BYPASS_FIFO_INPUT_SEL_SOURCE_DISABLE          2

/***************************************************************************
 *VIP_0_SOURCE - Source Select Register for VIP_0
 ***************************************************************************/
/* VEC_CFG :: VIP_0_SOURCE :: reserved0 [31:01] */
#define BCHP_VEC_CFG_VIP_0_SOURCE_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_VIP_0_SOURCE_reserved0_SHIFT                  1

/* VEC_CFG :: VIP_0_SOURCE :: SOURCE [00:00] */
#define BCHP_VEC_CFG_VIP_0_SOURCE_SOURCE_MASK                      0x00000001
#define BCHP_VEC_CFG_VIP_0_SOURCE_SOURCE_SHIFT                     0
#define BCHP_VEC_CFG_VIP_0_SOURCE_SOURCE_DEFAULT                   0x00000001
#define BCHP_VEC_CFG_VIP_0_SOURCE_SOURCE_STG_0                     0
#define BCHP_VEC_CFG_VIP_0_SOURCE_SOURCE_DISABLE                   1

/***************************************************************************
 *DVI_DTG_0_BP_SOURCE - Source Select Register for DVI_DTG_0
 ***************************************************************************/
/* VEC_CFG :: DVI_DTG_0_BP_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_reserved0_MASK            0xfffffffc
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_reserved0_SHIFT           2

/* VEC_CFG :: DVI_DTG_0_BP_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_MASK               0x00000003
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_SHIFT              0
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_DEFAULT            0x00000003
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_S_0                0
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_S_1                1
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_BP_0               2
#define BCHP_VEC_CFG_DVI_DTG_0_BP_SOURCE_SOURCE_DISABLE            3

/***************************************************************************
 *DVI_DTG_0_BP_ASSOC - BP Association Register for DVI_DTG_0
 ***************************************************************************/
/* VEC_CFG :: DVI_DTG_0_BP_ASSOC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_DVI_DTG_0_BP_ASSOC_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_DVI_DTG_0_BP_ASSOC_reserved0_SHIFT            1

/* VEC_CFG :: DVI_DTG_0_BP_ASSOC :: SOURCE [00:00] */
#define BCHP_VEC_CFG_DVI_DTG_0_BP_ASSOC_SOURCE_MASK                0x00000001
#define BCHP_VEC_CFG_DVI_DTG_0_BP_ASSOC_SOURCE_SHIFT               0
#define BCHP_VEC_CFG_DVI_DTG_0_BP_ASSOC_SOURCE_DEFAULT             0x00000001
#define BCHP_VEC_CFG_DVI_DTG_0_BP_ASSOC_SOURCE_BP_0                0
#define BCHP_VEC_CFG_DVI_DTG_0_BP_ASSOC_SOURCE_DISABLE             1

/***************************************************************************
 *DVI_DVF_0_SOURCE - Source Select Register for DVI_DVF_0
 ***************************************************************************/
/* VEC_CFG :: DVI_DVF_0_SOURCE :: reserved0 [31:01] */
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_reserved0_SHIFT              1

/* VEC_CFG :: DVI_DVF_0_SOURCE :: SOURCE [00:00] */
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_MASK                  0x00000001
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_SHIFT                 0
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_DEFAULT               0x00000000
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_DVI_DTG_0             0
#define BCHP_VEC_CFG_DVI_DVF_0_SOURCE_SOURCE_DISABLE               1

/***************************************************************************
 *TRIGGER_SEL_0 - Trigger Select Register for source S_0
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_SEL_0 :: reserved0 [31:05] */
#define BCHP_VEC_CFG_TRIGGER_SEL_0_reserved0_MASK                  0xffffffe0
#define BCHP_VEC_CFG_TRIGGER_SEL_0_reserved0_SHIFT                 5

/* VEC_CFG :: TRIGGER_SEL_0 :: DONT_SUPPRESS_FIRST_TRIGGER [04:04] */
#define BCHP_VEC_CFG_TRIGGER_SEL_0_DONT_SUPPRESS_FIRST_TRIGGER_MASK 0x00000010
#define BCHP_VEC_CFG_TRIGGER_SEL_0_DONT_SUPPRESS_FIRST_TRIGGER_SHIFT 4
#define BCHP_VEC_CFG_TRIGGER_SEL_0_DONT_SUPPRESS_FIRST_TRIGGER_DEFAULT 0x00000000

/* VEC_CFG :: TRIGGER_SEL_0 :: OVERRIDE [03:03] */
#define BCHP_VEC_CFG_TRIGGER_SEL_0_OVERRIDE_MASK                   0x00000008
#define BCHP_VEC_CFG_TRIGGER_SEL_0_OVERRIDE_SHIFT                  3
#define BCHP_VEC_CFG_TRIGGER_SEL_0_OVERRIDE_DEFAULT                0x00000000

/* VEC_CFG :: TRIGGER_SEL_0 :: SRC [02:00] */
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_MASK                        0x00000007
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_SHIFT                       0
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_DEFAULT                     0x00000005
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_IT_0                        0
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_IT_1                        1
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_DVI_DTG_0                   2
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_ITU656_DTG_0                3
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_STG_0                       4
#define BCHP_VEC_CFG_TRIGGER_SEL_0_SRC_DISABLE                     5

/***************************************************************************
 *TRIGGER_SEL_1 - Trigger Select Register for source S_1
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_SEL_1 :: reserved0 [31:05] */
#define BCHP_VEC_CFG_TRIGGER_SEL_1_reserved0_MASK                  0xffffffe0
#define BCHP_VEC_CFG_TRIGGER_SEL_1_reserved0_SHIFT                 5

/* VEC_CFG :: TRIGGER_SEL_1 :: DONT_SUPPRESS_FIRST_TRIGGER [04:04] */
#define BCHP_VEC_CFG_TRIGGER_SEL_1_DONT_SUPPRESS_FIRST_TRIGGER_MASK 0x00000010
#define BCHP_VEC_CFG_TRIGGER_SEL_1_DONT_SUPPRESS_FIRST_TRIGGER_SHIFT 4
#define BCHP_VEC_CFG_TRIGGER_SEL_1_DONT_SUPPRESS_FIRST_TRIGGER_DEFAULT 0x00000000

/* VEC_CFG :: TRIGGER_SEL_1 :: OVERRIDE [03:03] */
#define BCHP_VEC_CFG_TRIGGER_SEL_1_OVERRIDE_MASK                   0x00000008
#define BCHP_VEC_CFG_TRIGGER_SEL_1_OVERRIDE_SHIFT                  3
#define BCHP_VEC_CFG_TRIGGER_SEL_1_OVERRIDE_DEFAULT                0x00000000

/* VEC_CFG :: TRIGGER_SEL_1 :: SRC [02:00] */
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_MASK                        0x00000007
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_SHIFT                       0
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_DEFAULT                     0x00000005
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_IT_0                        0
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_IT_1                        1
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_DVI_DTG_0                   2
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_ITU656_DTG_0                3
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_STG_0                       4
#define BCHP_VEC_CFG_TRIGGER_SEL_1_SRC_DISABLE                     5

/***************************************************************************
 *TRIGGER_SEL_TPG_0 - Trigger Select Register for Pattern generator TPG_0
 ***************************************************************************/
/* VEC_CFG :: TRIGGER_SEL_TPG_0 :: reserved0 [31:05] */
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_reserved0_MASK              0xffffffe0
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_reserved0_SHIFT             5

/* VEC_CFG :: TRIGGER_SEL_TPG_0 :: DONT_SUPPRESS_FIRST_TRIGGER [04:04] */
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_DONT_SUPPRESS_FIRST_TRIGGER_MASK 0x00000010
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_DONT_SUPPRESS_FIRST_TRIGGER_SHIFT 4
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_DONT_SUPPRESS_FIRST_TRIGGER_DEFAULT 0x00000000

/* VEC_CFG :: TRIGGER_SEL_TPG_0 :: OVERRIDE [03:03] */
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_OVERRIDE_MASK               0x00000008
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_OVERRIDE_SHIFT              3
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_OVERRIDE_DEFAULT            0x00000000

/* VEC_CFG :: TRIGGER_SEL_TPG_0 :: SRC [02:00] */
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_SRC_MASK                    0x00000007
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_SRC_SHIFT                   0
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_SRC_DEFAULT                 0x00000005
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_SRC_IT_0                    0
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_SRC_IT_1                    1
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_SRC_DVI_DTG_0               2
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_SRC_ITU656_DTG_0            3
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_SRC_STG_0                   4
#define BCHP_VEC_CFG_TRIGGER_SEL_TPG_0_SRC_DISABLE                 5

/***************************************************************************
 *CFG_EOP_MODE - VEC EOP Mode Control
 ***************************************************************************/
/* VEC_CFG :: CFG_EOP_MODE :: reserved0 [31:01] */
#define BCHP_VEC_CFG_CFG_EOP_MODE_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_CFG_EOP_MODE_reserved0_SHIFT                  1

/* VEC_CFG :: CFG_EOP_MODE :: CFG_EOP_MODE [00:00] */
#define BCHP_VEC_CFG_CFG_EOP_MODE_CFG_EOP_MODE_MASK                0x00000001
#define BCHP_VEC_CFG_CFG_EOP_MODE_CFG_EOP_MODE_SHIFT               0
#define BCHP_VEC_CFG_CFG_EOP_MODE_CFG_EOP_MODE_DEFAULT             0x00000000
#define BCHP_VEC_CFG_CFG_EOP_MODE_CFG_EOP_MODE_NORMAL              0
#define BCHP_VEC_CFG_CFG_EOP_MODE_CFG_EOP_MODE_VACTIVE_ONLY        1

/***************************************************************************
 *SOURCE_ENABLE_CONTROL_0 - VEC Source Enable Mode Control Register for source S_0
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_CONTROL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_reserved0_MASK        0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_reserved0_SHIFT       1

/* VEC_CFG :: SOURCE_ENABLE_CONTROL_0 :: ENABLE_CTRL [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_MASK      0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_SHIFT     0
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_DEFAULT   0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_ENABLE_BY_PICTURE 1
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_ALWAYS_ENABLE 0

/***************************************************************************
 *SOURCE_ENABLE_0 - VEC Source Enable Register for source S_0
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_reserved0_SHIFT               1

/* VEC_CFG :: SOURCE_ENABLE_0 :: VEC_SOURCE_ENABLE [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_MASK        0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_SHIFT       0
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_DEFAULT     0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_OFF         0
#define BCHP_VEC_CFG_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_ON          1

/***************************************************************************
 *SOURCE_ENABLE_CONTROL_1 - VEC Source Enable Mode Control Register for source S_1
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_CONTROL_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_reserved0_MASK        0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_reserved0_SHIFT       1

/* VEC_CFG :: SOURCE_ENABLE_CONTROL_1 :: ENABLE_CTRL [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_ENABLE_CTRL_MASK      0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_ENABLE_CTRL_SHIFT     0
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_ENABLE_CTRL_DEFAULT   0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_ENABLE_CTRL_ENABLE_BY_PICTURE 1
#define BCHP_VEC_CFG_SOURCE_ENABLE_CONTROL_1_ENABLE_CTRL_ALWAYS_ENABLE 0

/***************************************************************************
 *SOURCE_ENABLE_1 - VEC Source Enable Register for source S_1
 ***************************************************************************/
/* VEC_CFG :: SOURCE_ENABLE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_reserved0_SHIFT               1

/* VEC_CFG :: SOURCE_ENABLE_1 :: VEC_SOURCE_ENABLE [00:00] */
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_VEC_SOURCE_ENABLE_MASK        0x00000001
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_VEC_SOURCE_ENABLE_SHIFT       0
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_VEC_SOURCE_ENABLE_DEFAULT     0x00000000
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_VEC_SOURCE_ENABLE_OFF         0
#define BCHP_VEC_CFG_SOURCE_ENABLE_1_VEC_SOURCE_ENABLE_ON          1

/***************************************************************************
 *BP_SOURCE_ENABLE_CONTROL_0 - VEC BP Source Enable Mode Control Register for source BP_0
 ***************************************************************************/
/* VEC_CFG :: BP_SOURCE_ENABLE_CONTROL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_CONTROL_0_reserved0_MASK     0xfffffffe
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_CONTROL_0_reserved0_SHIFT    1

/* VEC_CFG :: BP_SOURCE_ENABLE_CONTROL_0 :: ENABLE_CTRL [00:00] */
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_MASK   0x00000001
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_SHIFT  0
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_DEFAULT 0x00000000
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_ENABLE_BY_PICTURE 1
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_CONTROL_0_ENABLE_CTRL_ALWAYS_ENABLE 0

/***************************************************************************
 *BP_SOURCE_ENABLE_0 - VEC BP Source Enable Register for source BP_0
 ***************************************************************************/
/* VEC_CFG :: BP_SOURCE_ENABLE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_0_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_0_reserved0_SHIFT            1

/* VEC_CFG :: BP_SOURCE_ENABLE_0 :: VEC_SOURCE_ENABLE [00:00] */
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_MASK     0x00000001
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_SHIFT    0
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_DEFAULT  0x00000000
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_OFF      0
#define BCHP_VEC_CFG_BP_SOURCE_ENABLE_0_VEC_SOURCE_ENABLE_ON       1

/***************************************************************************
 *BVN_INPUT_MONITOR_SRC - Register to Select Input Data coming in from BVN onto the Monitor
 ***************************************************************************/
/* VEC_CFG :: BVN_INPUT_MONITOR_SRC :: reserved0 [31:03] */
#define BCHP_VEC_CFG_BVN_INPUT_MONITOR_SRC_reserved0_MASK          0xfffffff8
#define BCHP_VEC_CFG_BVN_INPUT_MONITOR_SRC_reserved0_SHIFT         3

/* VEC_CFG :: BVN_INPUT_MONITOR_SRC :: SOURCE [02:00] */
#define BCHP_VEC_CFG_BVN_INPUT_MONITOR_SRC_SOURCE_MASK             0x00000007
#define BCHP_VEC_CFG_BVN_INPUT_MONITOR_SRC_SOURCE_SHIFT            0
#define BCHP_VEC_CFG_BVN_INPUT_MONITOR_SRC_SOURCE_DEFAULT          0x00000004
#define BCHP_VEC_CFG_BVN_INPUT_MONITOR_SRC_SOURCE_S_0              0
#define BCHP_VEC_CFG_BVN_INPUT_MONITOR_SRC_SOURCE_S_1              1
#define BCHP_VEC_CFG_BVN_INPUT_MONITOR_SRC_SOURCE_DECIM_0          2
#define BCHP_VEC_CFG_BVN_INPUT_MONITOR_SRC_SOURCE_TPG_0            3
#define BCHP_VEC_CFG_BVN_INPUT_MONITOR_SRC_SOURCE_DISABLE          4

/***************************************************************************
 *BVN_INPUT_DATA_MONITOR_CH0 - Register to Monitor Input Data On channel 0 coming in from BVN
 ***************************************************************************/
/* VEC_CFG :: BVN_INPUT_DATA_MONITOR_CH0 :: reserved0 [31:20] */
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH0_reserved0_MASK     0xfff00000
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH0_reserved0_SHIFT    20

/* VEC_CFG :: BVN_INPUT_DATA_MONITOR_CH0 :: CH0_DATA [19:00] */
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH0_CH0_DATA_MASK      0x000fffff
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH0_CH0_DATA_SHIFT     0
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH0_CH0_DATA_DEFAULT   0x00000000

/***************************************************************************
 *BVN_INPUT_DATA_MONITOR_CH1 - Register to Monitor Input Data On channel 1 coming in from BVN
 ***************************************************************************/
/* VEC_CFG :: BVN_INPUT_DATA_MONITOR_CH1 :: reserved0 [31:20] */
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH1_reserved0_MASK     0xfff00000
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH1_reserved0_SHIFT    20

/* VEC_CFG :: BVN_INPUT_DATA_MONITOR_CH1 :: CH1_DATA [19:00] */
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH1_CH1_DATA_MASK      0x000fffff
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH1_CH1_DATA_SHIFT     0
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH1_CH1_DATA_DEFAULT   0x00000000

/***************************************************************************
 *BVN_INPUT_DATA_MONITOR_CH2 - Register to Monitor Input Data On channel 2 coming in from BVN
 ***************************************************************************/
/* VEC_CFG :: BVN_INPUT_DATA_MONITOR_CH2 :: reserved0 [31:20] */
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH2_reserved0_MASK     0xfff00000
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH2_reserved0_SHIFT    20

/* VEC_CFG :: BVN_INPUT_DATA_MONITOR_CH2 :: CH2_DATA [19:00] */
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH2_CH2_DATA_MASK      0x000fffff
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH2_CH2_DATA_SHIFT     0
#define BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH2_CH2_DATA_DEFAULT   0x00000000

/***************************************************************************
 *BVN_INPUT_SYNC_MONITOR - Register to Monitor Picture and Line Sync Coming in from BVN
 ***************************************************************************/
/* VEC_CFG :: BVN_INPUT_SYNC_MONITOR :: reserved0 [31:28] */
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_reserved0_MASK         0xf0000000
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_reserved0_SHIFT        28

/* VEC_CFG :: BVN_INPUT_SYNC_MONITOR :: BVN_READY_DEASSERTED_WITHIN_PIC [27:27] */
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_BVN_READY_DEASSERTED_WITHIN_PIC_MASK 0x08000000
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_BVN_READY_DEASSERTED_WITHIN_PIC_SHIFT 27
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_BVN_READY_DEASSERTED_WITHIN_PIC_DEFAULT 0x00000000

/* VEC_CFG :: BVN_INPUT_SYNC_MONITOR :: PIXEL_COUNT_INCONSISTENT [26:26] */
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_PIXEL_COUNT_INCONSISTENT_MASK 0x04000000
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_PIXEL_COUNT_INCONSISTENT_SHIFT 26
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_PIXEL_COUNT_INCONSISTENT_DEFAULT 0x00000000

/* VEC_CFG :: BVN_INPUT_SYNC_MONITOR :: NO_OF_PIXELS_PER_LINE_IN_BVB_FRAME [25:13] */
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_NO_OF_PIXELS_PER_LINE_IN_BVB_FRAME_MASK 0x03ffe000
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_NO_OF_PIXELS_PER_LINE_IN_BVB_FRAME_SHIFT 13
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_NO_OF_PIXELS_PER_LINE_IN_BVB_FRAME_DEFAULT 0x00000000

/* VEC_CFG :: BVN_INPUT_SYNC_MONITOR :: LINE_COUNT_INCONSISTENT [12:12] */
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_LINE_COUNT_INCONSISTENT_MASK 0x00001000
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_LINE_COUNT_INCONSISTENT_SHIFT 12
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_LINE_COUNT_INCONSISTENT_DEFAULT 0x00000000

/* VEC_CFG :: BVN_INPUT_SYNC_MONITOR :: NO_OF_LINES_IN_BVB_FRAME [11:00] */
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_NO_OF_LINES_IN_BVB_FRAME_MASK 0x00000fff
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_NO_OF_LINES_IN_BVB_FRAME_SHIFT 0
#define BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR_NO_OF_LINES_IN_BVB_FRAME_DEFAULT 0x00000000

/***************************************************************************
 *CLR_BVN_INPUT_SYNC_MONITOR - Register to Picture and Line Sync Monitor Register
 ***************************************************************************/
/* VEC_CFG :: CLR_BVN_INPUT_SYNC_MONITOR :: reserved0 [31:03] */
#define BCHP_VEC_CFG_CLR_BVN_INPUT_SYNC_MONITOR_reserved0_MASK     0xfffffff8
#define BCHP_VEC_CFG_CLR_BVN_INPUT_SYNC_MONITOR_reserved0_SHIFT    3

/* VEC_CFG :: CLR_BVN_INPUT_SYNC_MONITOR :: CLR_BVN_READY_DEASSERTED_WITHIN_PIC [02:02] */
#define BCHP_VEC_CFG_CLR_BVN_INPUT_SYNC_MONITOR_CLR_BVN_READY_DEASSERTED_WITHIN_PIC_MASK 0x00000004
#define BCHP_VEC_CFG_CLR_BVN_INPUT_SYNC_MONITOR_CLR_BVN_READY_DEASSERTED_WITHIN_PIC_SHIFT 2
#define BCHP_VEC_CFG_CLR_BVN_INPUT_SYNC_MONITOR_CLR_BVN_READY_DEASSERTED_WITHIN_PIC_DEFAULT 0x00000000

/* VEC_CFG :: CLR_BVN_INPUT_SYNC_MONITOR :: CLR_PIXEL_COUNT_INCONSISTENT [01:01] */
#define BCHP_VEC_CFG_CLR_BVN_INPUT_SYNC_MONITOR_CLR_PIXEL_COUNT_INCONSISTENT_MASK 0x00000002
#define BCHP_VEC_CFG_CLR_BVN_INPUT_SYNC_MONITOR_CLR_PIXEL_COUNT_INCONSISTENT_SHIFT 1
#define BCHP_VEC_CFG_CLR_BVN_INPUT_SYNC_MONITOR_CLR_PIXEL_COUNT_INCONSISTENT_DEFAULT 0x00000000

/* VEC_CFG :: CLR_BVN_INPUT_SYNC_MONITOR :: CLR_LINE_COUNT_INCONSISTENT [00:00] */
#define BCHP_VEC_CFG_CLR_BVN_INPUT_SYNC_MONITOR_CLR_LINE_COUNT_INCONSISTENT_MASK 0x00000001
#define BCHP_VEC_CFG_CLR_BVN_INPUT_SYNC_MONITOR_CLR_LINE_COUNT_INCONSISTENT_SHIFT 0
#define BCHP_VEC_CFG_CLR_BVN_INPUT_SYNC_MONITOR_CLR_LINE_COUNT_INCONSISTENT_DEFAULT 0x00000000

/***************************************************************************
 *SW_INIT_IT_0 - Software Init register for IT_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_IT_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_IT_0_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_IT_0_reserved0_SHIFT                  1

/* VEC_CFG :: SW_INIT_IT_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_IT_0_INIT_MASK                        0x00000001
#define BCHP_VEC_CFG_SW_INIT_IT_0_INIT_SHIFT                       0
#define BCHP_VEC_CFG_SW_INIT_IT_0_INIT_DEFAULT                     0x00000000

/***************************************************************************
 *SW_INIT_IT_1 - Software Init register for IT_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_IT_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_IT_1_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_IT_1_reserved0_SHIFT                  1

/* VEC_CFG :: SW_INIT_IT_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_IT_1_INIT_MASK                        0x00000001
#define BCHP_VEC_CFG_SW_INIT_IT_1_INIT_SHIFT                       0
#define BCHP_VEC_CFG_SW_INIT_IT_1_INIT_DEFAULT                     0x00000000

/***************************************************************************
 *SW_INIT_VF_0 - Software Init register for VF_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_VF_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_VF_0_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_VF_0_reserved0_SHIFT                  1

/* VEC_CFG :: SW_INIT_VF_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_VF_0_INIT_MASK                        0x00000001
#define BCHP_VEC_CFG_SW_INIT_VF_0_INIT_SHIFT                       0
#define BCHP_VEC_CFG_SW_INIT_VF_0_INIT_DEFAULT                     0x00000000

/***************************************************************************
 *SW_INIT_SECAM_0 - Software Init register for SECAM_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_SECAM_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_SECAM_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_SECAM_0_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_SDSRC_0 - Software Init register for SDSRC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_SDSRC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_SDSRC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_SDSRC_0_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_ANA_MISC - Software Init register for ANA_MISC
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ANA_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_ANA_MISC :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_ANA_MISC_INIT_DEFAULT                 0x00000000

/***************************************************************************
 *SW_INIT_VEC_MISC - Software Init register for VEC MISC
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_VEC_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_VEC_MISC :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_VEC_MISC_INIT_DEFAULT                 0x00000000

/***************************************************************************
 *SW_INIT_TPG_0 - Software Init register for TPG_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_TPG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_TPG_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_TPG_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_TPG_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_TPG_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_TPG_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_TPG_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_STG_0 - Software Init register for STG_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_STG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_STG_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_STG_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_STG_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_STG_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_STG_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_STG_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_MISC - Software Init register for MISC
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_MISC_reserved0_MASK                   0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_MISC_reserved0_SHIFT                  1

/* VEC_CFG :: SW_INIT_MISC :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_MISC_INIT_MASK                        0x00000001
#define BCHP_VEC_CFG_SW_INIT_MISC_INIT_SHIFT                       0
#define BCHP_VEC_CFG_SW_INIT_MISC_INIT_DEFAULT                     0x00000000

/***************************************************************************
 *SW_INIT_CABLE_DETECT_0 - Software Init register for CABLE_DETECT_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CABLE_DETECT_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_reserved0_MASK         0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_reserved0_SHIFT        1

/* VEC_CFG :: SW_INIT_CABLE_DETECT_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_INIT_MASK              0x00000001
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_INIT_SHIFT             0
#define BCHP_VEC_CFG_SW_INIT_CABLE_DETECT_0_INIT_DEFAULT           0x00000000

/***************************************************************************
 *SW_INIT_DECIM_0 - Software Init register for DECIM_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DECIM_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_DECIM_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_DECIM_0_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_BP_FIFO_0 - Software Init register for BP_FIFO_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_BP_FIFO_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_BP_FIFO_0_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_BP_FIFO_0_reserved0_SHIFT             1

/* VEC_CFG :: SW_INIT_BP_FIFO_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_BP_FIFO_0_INIT_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_INIT_BP_FIFO_0_INIT_SHIFT                  0
#define BCHP_VEC_CFG_SW_INIT_BP_FIFO_0_INIT_DEFAULT                0x00000000

/***************************************************************************
 *SW_INIT_BP_TPG_0 - Software Init register for BP_TPG_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_BP_TPG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_BP_TPG_0_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_BP_TPG_0_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_BP_TPG_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_BP_TPG_0_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_BP_TPG_0_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_BP_TPG_0_INIT_DEFAULT                 0x00000000

/***************************************************************************
 *SW_INIT_BP_TPG_RM_0 - Software Init register for BP_TPG_RM_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_BP_TPG_RM_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_BP_TPG_RM_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_BP_TPG_RM_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_BP_TPG_RM_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_BP_TPG_RM_0_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_BP_TPG_RM_0_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_BP_TPG_RM_0_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_DVI_DTG_0 - Software Init register for DVI DTG_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_DTG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_reserved0_SHIFT             1

/* VEC_CFG :: SW_INIT_DVI_DTG_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_INIT_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_INIT_SHIFT                  0
#define BCHP_VEC_CFG_SW_INIT_DVI_DTG_0_INIT_DEFAULT                0x00000000

/***************************************************************************
 *SW_INIT_DVI_CSC_0 - Software Init register for DVI CSC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_CSC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_CSC_0_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_CSC_0_reserved0_SHIFT             1

/* VEC_CFG :: SW_INIT_DVI_CSC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_CSC_0_INIT_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_CSC_0_INIT_SHIFT                  0
#define BCHP_VEC_CFG_SW_INIT_DVI_CSC_0_INIT_DEFAULT                0x00000000

/***************************************************************************
 *SW_INIT_DVI_DVF_0 - Software Init register for DVI DVF_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_DVF_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_reserved0_SHIFT             1

/* VEC_CFG :: SW_INIT_DVI_DVF_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_INIT_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_INIT_SHIFT                  0
#define BCHP_VEC_CFG_SW_INIT_DVI_DVF_0_INIT_DEFAULT                0x00000000

/***************************************************************************
 *SW_INIT_DVI_FC_0 - Software Init register for DVI FC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_FC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_FC_0_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_FC_0_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_DVI_FC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_FC_0_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_FC_0_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_DVI_FC_0_INIT_DEFAULT                 0x00000000

/***************************************************************************
 *SW_INIT_DVI_MISC_0 - Software Init register for DVI MISC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_MISC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_reserved0_SHIFT            1

/* VEC_CFG :: SW_INIT_DVI_MISC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_INIT_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_INIT_SHIFT                 0
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_0_INIT_DEFAULT               0x00000000

/***************************************************************************
 *SW_INIT_DVI_MISC_1 - Software Init register for DVI MISC_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_DVI_MISC_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_1_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_1_reserved0_SHIFT            1

/* VEC_CFG :: SW_INIT_DVI_MISC_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_1_INIT_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_1_INIT_SHIFT                 0
#define BCHP_VEC_CFG_SW_INIT_DVI_MISC_1_INIT_DEFAULT               0x00000000

/***************************************************************************
 *SW_INIT_ITU656_DTG_0 - Software Init register for ITU656 DTG_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ITU656_DTG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_reserved0_MASK           0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_reserved0_SHIFT          1

/* VEC_CFG :: SW_INIT_ITU656_DTG_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_INIT_MASK                0x00000001
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_INIT_SHIFT               0
#define BCHP_VEC_CFG_SW_INIT_ITU656_DTG_0_INIT_DEFAULT             0x00000000

/***************************************************************************
 *SW_INIT_ITU656_CSC_0 - Software Init register for 656 CSC_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ITU656_CSC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_reserved0_MASK           0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_reserved0_SHIFT          1

/* VEC_CFG :: SW_INIT_ITU656_CSC_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_INIT_MASK                0x00000001
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_INIT_SHIFT               0
#define BCHP_VEC_CFG_SW_INIT_ITU656_CSC_0_INIT_DEFAULT             0x00000000

/***************************************************************************
 *SW_INIT_ITU656_DVF_0 - Software Init register for 656 DVF_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ITU656_DVF_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_reserved0_MASK           0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_reserved0_SHIFT          1

/* VEC_CFG :: SW_INIT_ITU656_DVF_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_INIT_MASK                0x00000001
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_INIT_SHIFT               0
#define BCHP_VEC_CFG_SW_INIT_ITU656_DVF_0_INIT_DEFAULT             0x00000000

/***************************************************************************
 *SW_INIT_ITU656_FORMATTER_0 - Software Init register for 656 Formatter 0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ITU656_FORMATTER_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_reserved0_MASK     0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_reserved0_SHIFT    1

/* VEC_CFG :: SW_INIT_ITU656_FORMATTER_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_INIT_MASK          0x00000001
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_INIT_SHIFT         0
#define BCHP_VEC_CFG_SW_INIT_ITU656_FORMATTER_0_INIT_DEFAULT       0x00000000

/***************************************************************************
 *SW_INIT_CCE_0 - Software Init register for CCE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CCE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CCE_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CCE_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_CCE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CCE_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_CCE_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_CCE_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_WSE_0 - Software Init register for WSE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_WSE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_WSE_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_WSE_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_WSE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_WSE_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_WSE_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_WSE_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_CGMSAE_0 - Software Init register for CGMSAE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CGMSAE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_CGMSAE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_CGMSAE_0_INIT_DEFAULT                 0x00000000

/***************************************************************************
 *SW_INIT_TTE_0 - Software Init register for TTE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_TTE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_TTE_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_TTE_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_TTE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_TTE_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_TTE_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_TTE_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_GSE_0 - Software Init register for GSE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_GSE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_GSE_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_GSE_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_INIT_GSE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_GSE_0_INIT_MASK                       0x00000001
#define BCHP_VEC_CFG_SW_INIT_GSE_0_INIT_SHIFT                      0
#define BCHP_VEC_CFG_SW_INIT_GSE_0_INIT_DEFAULT                    0x00000000

/***************************************************************************
 *SW_INIT_AMOLE_0 - Software Init register for AMOLE_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_AMOLE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_INIT_AMOLE_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_INIT_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_INIT_SHIFT                    0
#define BCHP_VEC_CFG_SW_INIT_AMOLE_0_INIT_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT_PASSTHRU_0 - Software Init register for PASSTHRU_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_PASSTHRU_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_reserved0_SHIFT            1

/* VEC_CFG :: SW_INIT_PASSTHRU_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_INIT_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_INIT_SHIFT                 0
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_0_INIT_DEFAULT               0x00000000

/***************************************************************************
 *SW_INIT_PASSTHRU_1 - Software Init register for PASSTHRU_1
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_PASSTHRU_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_reserved0_SHIFT            1

/* VEC_CFG :: SW_INIT_PASSTHRU_1 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_INIT_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_INIT_SHIFT                 0
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_1_INIT_DEFAULT               0x00000000

/***************************************************************************
 *SW_INIT_CCE_ANCIL_0 - Software Init register for CCE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_CCE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_CCE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_CCE_ANCIL_0_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_WSE_ANCIL_0 - Software Init register for WSE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_WSE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_WSE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_WSE_ANCIL_0_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_TTE_ANCIL_0 - Software Init register for TTE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_TTE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_TTE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_TTE_ANCIL_0_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_GSE_ANCIL_0 - Software Init register for GSE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_GSE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_INIT_GSE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_INIT_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_INIT_SHIFT                0
#define BCHP_VEC_CFG_SW_INIT_GSE_ANCIL_0_INIT_DEFAULT              0x00000000

/***************************************************************************
 *SW_INIT_AMOLE_ANCIL_0 - Software Init register for AMOLE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_AMOLE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_reserved0_MASK          0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_reserved0_SHIFT         1

/* VEC_CFG :: SW_INIT_AMOLE_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_INIT_MASK               0x00000001
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_INIT_SHIFT              0
#define BCHP_VEC_CFG_SW_INIT_AMOLE_ANCIL_0_INIT_DEFAULT            0x00000000

/***************************************************************************
 *SW_INIT_ANCI656_ANCIL_0 - Software Init register for ANCI656_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_ANCI656_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_reserved0_MASK        0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_reserved0_SHIFT       1

/* VEC_CFG :: SW_INIT_ANCI656_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_INIT_MASK             0x00000001
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_INIT_SHIFT            0
#define BCHP_VEC_CFG_SW_INIT_ANCI656_ANCIL_0_INIT_DEFAULT          0x00000000

/***************************************************************************
 *SW_INIT_PASSTHRU_ANCIL_0 - Software Init register for PASSTHRU_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_PASSTHRU_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_reserved0_MASK       0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_reserved0_SHIFT      1

/* VEC_CFG :: SW_INIT_PASSTHRU_ANCIL_0 :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_INIT_MASK            0x00000001
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_INIT_SHIFT           0
#define BCHP_VEC_CFG_SW_INIT_PASSTHRU_ANCIL_0_INIT_DEFAULT         0x00000000

/***************************************************************************
 *SW_INIT_VBI_MISC - Software Init register for VBI_MISC
 ***************************************************************************/
/* VEC_CFG :: SW_INIT_VBI_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_reserved0_SHIFT              1

/* VEC_CFG :: SW_INIT_VBI_MISC :: INIT [00:00] */
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_INIT_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_INIT_SHIFT                   0
#define BCHP_VEC_CFG_SW_INIT_VBI_MISC_INIT_DEFAULT                 0x00000000

#endif /* #ifndef BCHP_VEC_CFG_H__ */

/* End of File */
