# full_adder.v
Implemented 1-bit Full Adder RTL design in Verilog using Vivado. Includes source code and simulation testbench.
