-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "05/21/2024 02:00:12"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	audio_codec IS
    PORT (
	AUD_BCLK : BUFFER std_logic;
	AUD_XCK : BUFFER std_logic;
	AUD_ADCLRCK : BUFFER std_logic;
	AUD_ADCDAT : IN std_logic;
	AUD_DACLRCK : BUFFER std_logic;
	AUD_DACDAT : BUFFER std_logic;
	clock_50 : IN std_logic;
	key : IN std_logic_vector(3 DOWNTO 0);
	ledr : BUFFER std_logic_vector(9 DOWNTO 0);
	hex : BUFFER std_logic_vector(6 DOWNTO 0);
	sw : IN std_logic_vector(9 DOWNTO 0);
	FPGA_I2C_SCLK : BUFFER std_logic;
	FPGA_I2C_SDAT : BUFFER std_logic
	);
END audio_codec;

-- Design Ports Information
-- AUD_BCLK	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_XCK	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_ADCLRCK	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_ADCDAT	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_DACLRCK	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_DACDAT	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hex[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FPGA_I2C_SCLK	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FPGA_I2C_SDAT	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF audio_codec IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_AUD_BCLK : std_logic;
SIGNAL ww_AUD_XCK : std_logic;
SIGNAL ww_AUD_ADCLRCK : std_logic;
SIGNAL ww_AUD_ADCDAT : std_logic;
SIGNAL ww_AUD_DACLRCK : std_logic;
SIGNAL ww_AUD_DACDAT : std_logic;
SIGNAL ww_clock_50 : std_logic;
SIGNAL ww_key : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_ledr : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_hex : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_sw : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_FPGA_I2C_SCLK : std_logic;
SIGNAL ww_FPGA_I2C_SDAT : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \AUD_ADCDAT~input_o\ : std_logic;
SIGNAL \sw[1]~input_o\ : std_logic;
SIGNAL \sw[2]~input_o\ : std_logic;
SIGNAL \sw[3]~input_o\ : std_logic;
SIGNAL \sw[4]~input_o\ : std_logic;
SIGNAL \clock_50~input_o\ : std_logic;
SIGNAL \clock_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \FPGA_I2C_SDAT~input_o\ : std_logic;
SIGNAL \WM8731|Add0~9_sumout\ : std_logic;
SIGNAL \WM8731|Add0~2\ : std_logic;
SIGNAL \WM8731|Add0~17_sumout\ : std_logic;
SIGNAL \WM8731|Add0~18\ : std_logic;
SIGNAL \WM8731|Add0~21_sumout\ : std_logic;
SIGNAL \WM8731|Add0~22\ : std_logic;
SIGNAL \WM8731|Add0~25_sumout\ : std_logic;
SIGNAL \WM8731|Add0~26\ : std_logic;
SIGNAL \WM8731|Add0~13_sumout\ : std_logic;
SIGNAL \WM8731|Add0~14\ : std_logic;
SIGNAL \WM8731|Add0~29_sumout\ : std_logic;
SIGNAL \WM8731|clk_prs[7]~DUPLICATE_q\ : std_logic;
SIGNAL \WM8731|LessThan1~0_combout\ : std_logic;
SIGNAL \WM8731|Add0~30\ : std_logic;
SIGNAL \WM8731|Add0~33_sumout\ : std_logic;
SIGNAL \WM8731|LessThan0~0_combout\ : std_logic;
SIGNAL \WM8731|Add0~10\ : std_logic;
SIGNAL \WM8731|Add0~5_sumout\ : std_logic;
SIGNAL \WM8731|Add0~6\ : std_logic;
SIGNAL \WM8731|Add0~1_sumout\ : std_logic;
SIGNAL \WM8731|clk_prs[0]~DUPLICATE_q\ : std_logic;
SIGNAL \WM8731|Equal0~0_combout\ : std_logic;
SIGNAL \WM8731|Equal0~1_combout\ : std_logic;
SIGNAL \WM8731|ack_en~q\ : std_logic;
SIGNAL \WM8731|Equal1~0_combout\ : std_logic;
SIGNAL \WM8731|clk_en~q\ : std_logic;
SIGNAL \key[2]~input_o\ : std_logic;
SIGNAL \key[0]~input_o\ : std_logic;
SIGNAL \WM8731|i2c_busy~0_combout\ : std_logic;
SIGNAL \WM8731|i2c_busy~q\ : std_logic;
SIGNAL \key[1]~input_o\ : std_logic;
SIGNAL \key[3]~input_o\ : std_logic;
SIGNAL \WM_i2c_send_flag~0_combout\ : std_logic;
SIGNAL \WM_i2c_send_flag~q\ : std_logic;
SIGNAL \WM8731|i2c_fsm~18_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st7~q\ : std_logic;
SIGNAL \WM8731|i2c_fsm~14_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm~19_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st1~q\ : std_logic;
SIGNAL \WM8731|i2c_fsm~15_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st2~q\ : std_logic;
SIGNAL \WM8731|i2c_fsm~16_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st3~q\ : std_logic;
SIGNAL \WM8731|i2c_fsm~24_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st4~q\ : std_logic;
SIGNAL \WM8731|i2c_fsm~20_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm~25_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st8~q\ : std_logic;
SIGNAL \WM8731|i2c_fsm~22_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st7~DUPLICATE_q\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st5~q\ : std_logic;
SIGNAL \WM8731|WideNor0~combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm~23_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st0~q\ : std_logic;
SIGNAL \WM8731|get_ack~0_combout\ : std_logic;
SIGNAL \WM8731|data_index~11_combout\ : std_logic;
SIGNAL \WM8731|data_index[2]~1_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st1~DUPLICATE_q\ : std_logic;
SIGNAL \WM8731|data_index~3_combout\ : std_logic;
SIGNAL \WM8731|data_index[2]~8_combout\ : std_logic;
SIGNAL \WM8731|data_index[2]~4_combout\ : std_logic;
SIGNAL \WM8731|Add1~1_combout\ : std_logic;
SIGNAL \WM8731|data_index~6_combout\ : std_logic;
SIGNAL \WM8731|data_index[2]~2_combout\ : std_logic;
SIGNAL \WM8731|Add1~0_combout\ : std_logic;
SIGNAL \WM8731|data_index~5_combout\ : std_logic;
SIGNAL \WM8731|data_index~10_combout\ : std_logic;
SIGNAL \WM8731|data_index~9_combout\ : std_logic;
SIGNAL \WM8731|data_index~7_combout\ : std_logic;
SIGNAL \WM8731|data_index[2]~0_combout\ : std_logic;
SIGNAL \WM8731|get_ack~1_combout\ : std_logic;
SIGNAL \WM8731|get_ack~2_combout\ : std_logic;
SIGNAL \WM8731|get_ack~q\ : std_logic;
SIGNAL \WM8731|i2c_fsm~17_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st5~DUPLICATE_q\ : std_logic;
SIGNAL \WM8731|i2c_sda~1_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm~21_combout\ : std_logic;
SIGNAL \WM8731|i2c_fsm.st6~q\ : std_logic;
SIGNAL \WM8731|Selector25~0_combout\ : std_logic;
SIGNAL \sw[0]~input_o\ : std_logic;
SIGNAL \WM_i2c_data~9_combout\ : std_logic;
SIGNAL \WM_i2c_data[12]~1_combout\ : std_logic;
SIGNAL \WM8731|Mux1~3_combout\ : std_logic;
SIGNAL \WM_i2c_data~4_combout\ : std_logic;
SIGNAL \WM_i2c_data~7_combout\ : std_logic;
SIGNAL \WM_i2c_data~8_combout\ : std_logic;
SIGNAL \WM_i2c_data~6_combout\ : std_logic;
SIGNAL \WM8731|Mux1~2_combout\ : std_logic;
SIGNAL \WM_i2c_data~5_combout\ : std_logic;
SIGNAL \WM8731|Mux1~1_combout\ : std_logic;
SIGNAL \WM_i2c_data~2_combout\ : std_logic;
SIGNAL \WM_i2c_data~0_combout\ : std_logic;
SIGNAL \WM_i2c_data~3_combout\ : std_logic;
SIGNAL \WM8731|Mux1~0_combout\ : std_logic;
SIGNAL \WM8731|Mux1~4_combout\ : std_logic;
SIGNAL \WM8731|Selector25~1_combout\ : std_logic;
SIGNAL \WM8731|i2c_sda~reg0_q\ : std_logic;
SIGNAL \WM8731|Selector26~0_combout\ : std_logic;
SIGNAL \WM8731|i2c_sda~en_q\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \sound1|Add0~33_sumout\ : std_logic;
SIGNAL \sound1|Add0~34\ : std_logic;
SIGNAL \sound1|Add0~9_sumout\ : std_logic;
SIGNAL \sound1|Add0~10\ : std_logic;
SIGNAL \sound1|Add0~13_sumout\ : std_logic;
SIGNAL \sound1|Add0~14\ : std_logic;
SIGNAL \sound1|Add0~29_sumout\ : std_logic;
SIGNAL \sound1|Add0~30\ : std_logic;
SIGNAL \sound1|Add0~25_sumout\ : std_logic;
SIGNAL \sound1|Add0~26\ : std_logic;
SIGNAL \sound1|Add0~17_sumout\ : std_logic;
SIGNAL \sound1|Add0~18\ : std_logic;
SIGNAL \sound1|Add0~21_sumout\ : std_logic;
SIGNAL \sound1|Add0~22\ : std_logic;
SIGNAL \sound1|Add0~5_sumout\ : std_logic;
SIGNAL \sound1|LessThan0~0_combout\ : std_logic;
SIGNAL \sound1|Add0~6\ : std_logic;
SIGNAL \sound1|Add0~1_sumout\ : std_logic;
SIGNAL \sound1|LessThan0~1_combout\ : std_logic;
SIGNAL \sound1|clk_en~q\ : std_logic;
SIGNAL \sound1|aud_dalr~q\ : std_logic;
SIGNAL \sound1|data_index[0]~3_combout\ : std_logic;
SIGNAL \sound1|data_index[0]~DUPLICATE_q\ : std_logic;
SIGNAL \sound1|data_index[1]~1_combout\ : std_logic;
SIGNAL \sound1|data_index[1]~DUPLICATE_q\ : std_logic;
SIGNAL \sound1|data_index[2]~2_combout\ : std_logic;
SIGNAL \sound1|data_index[3]~4_combout\ : std_logic;
SIGNAL \sound1|data_index~5_combout\ : std_logic;
SIGNAL \sound1|data_index[4]~6_combout\ : std_logic;
SIGNAL \sound1|data_index~0_combout\ : std_logic;
SIGNAL \sound1|sample_flag~0_combout\ : std_logic;
SIGNAL \sound1|sample_flag~q\ : std_logic;
SIGNAL \sw[7]~input_o\ : std_logic;
SIGNAL \sw[6]~input_o\ : std_logic;
SIGNAL \sw[9]~input_o\ : std_logic;
SIGNAL \sw[5]~input_o\ : std_logic;
SIGNAL \sw[8]~input_o\ : std_logic;
SIGNAL \s2~0_combout\ : std_logic;
SIGNAL \s2~q\ : std_logic;
SIGNAL \process_0~3_combout\ : std_logic;
SIGNAL \s4~0_combout\ : std_logic;
SIGNAL \s4~q\ : std_logic;
SIGNAL \process_0~2_combout\ : std_logic;
SIGNAL \s1~0_combout\ : std_logic;
SIGNAL \s1~q\ : std_logic;
SIGNAL \s3~0_combout\ : std_logic;
SIGNAL \s3~q\ : std_logic;
SIGNAL \bitprsc~2_combout\ : std_logic;
SIGNAL \process_0~4_combout\ : std_logic;
SIGNAL \s5~0_combout\ : std_logic;
SIGNAL \s5~q\ : std_logic;
SIGNAL \process_0~5_combout\ : std_logic;
SIGNAL \read_addr~29_combout\ : std_logic;
SIGNAL \read_addr~27_combout\ : std_logic;
SIGNAL \read_addr~28_combout\ : std_logic;
SIGNAL \read_addr~25_combout\ : std_logic;
SIGNAL \read_addr~26_combout\ : std_logic;
SIGNAL \read_addr[14]~feeder_combout\ : std_logic;
SIGNAL \read_addr[13]~feeder_combout\ : std_logic;
SIGNAL \read_addr[12]~feeder_combout\ : std_logic;
SIGNAL \bitprsc~1_combout\ : std_logic;
SIGNAL \read_addr~35_combout\ : std_logic;
SIGNAL \read_addr~33_combout\ : std_logic;
SIGNAL \read_addr~34_combout\ : std_logic;
SIGNAL \read_addr~32_combout\ : std_logic;
SIGNAL \read_addr[8]~feeder_combout\ : std_logic;
SIGNAL \read_addr~30_combout\ : std_logic;
SIGNAL \read_addr~31_combout\ : std_logic;
SIGNAL \read_addr[6]~feeder_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \read_addr[5]~feeder_combout\ : std_logic;
SIGNAL \read_addr[4]~feeder_combout\ : std_logic;
SIGNAL \read_addr[3]~feeder_combout\ : std_logic;
SIGNAL \read_addr[2]~feeder_combout\ : std_logic;
SIGNAL \read_addr[1]~feeder_combout\ : std_logic;
SIGNAL \read_addr[0]~feeder_combout\ : std_logic;
SIGNAL \Add2~1_sumout\ : std_logic;
SIGNAL \read_addr[9]~0_combout\ : std_logic;
SIGNAL \read_addr[9]~2_combout\ : std_logic;
SIGNAL \read_addr[9]~7_combout\ : std_logic;
SIGNAL \read_addr[9]~3_combout\ : std_logic;
SIGNAL \read_addr[9]~5_combout\ : std_logic;
SIGNAL \read_addr[9]~4_combout\ : std_logic;
SIGNAL \read_addr[9]~6_combout\ : std_logic;
SIGNAL \read_addr[9]~12_combout\ : std_logic;
SIGNAL \read_addr[9]~13_combout\ : std_logic;
SIGNAL \read_addr[9]~14_combout\ : std_logic;
SIGNAL \read_addr[9]~10_combout\ : std_logic;
SIGNAL \read_addr[9]~8_combout\ : std_logic;
SIGNAL \read_addr[9]~9_combout\ : std_logic;
SIGNAL \read_addr[9]~11_combout\ : std_logic;
SIGNAL \read_addr[9]~15_combout\ : std_logic;
SIGNAL \LessThan1~0_combout\ : std_logic;
SIGNAL \read_addr[9]~19_combout\ : std_logic;
SIGNAL \read_addr[9]~20_combout\ : std_logic;
SIGNAL \LessThan1~1_combout\ : std_logic;
SIGNAL \read_addr[9]~21_combout\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \read_addr[9]~16_combout\ : std_logic;
SIGNAL \read_addr[9]~17_combout\ : std_logic;
SIGNAL \read_addr[9]~18_combout\ : std_logic;
SIGNAL \read_addr[9]~22_combout\ : std_logic;
SIGNAL \read_addr[9]~23_combout\ : std_logic;
SIGNAL \read_addr~40_combout\ : std_logic;
SIGNAL \process_0~0_combout\ : std_logic;
SIGNAL \bitprsc~5_combout\ : std_logic;
SIGNAL \process_0~1_combout\ : std_logic;
SIGNAL \bitprsc~0_combout\ : std_logic;
SIGNAL \read_addr~36_combout\ : std_logic;
SIGNAL \bitprsc[2]~4_combout\ : std_logic;
SIGNAL \bitprsc~6_combout\ : std_logic;
SIGNAL \bitprsc~3_combout\ : std_logic;
SIGNAL \LessThan4~0_combout\ : std_logic;
SIGNAL \read_addr[9]~24_combout\ : std_logic;
SIGNAL \Add2~2\ : std_logic;
SIGNAL \Add2~5_sumout\ : std_logic;
SIGNAL \Add2~6\ : std_logic;
SIGNAL \Add2~9_sumout\ : std_logic;
SIGNAL \Add2~10\ : std_logic;
SIGNAL \Add2~13_sumout\ : std_logic;
SIGNAL \Add2~14\ : std_logic;
SIGNAL \Add2~17_sumout\ : std_logic;
SIGNAL \Add2~18\ : std_logic;
SIGNAL \Add2~21_sumout\ : std_logic;
SIGNAL \Add2~22\ : std_logic;
SIGNAL \Add2~25_sumout\ : std_logic;
SIGNAL \Add2~26\ : std_logic;
SIGNAL \Add2~29_sumout\ : std_logic;
SIGNAL \Add2~30\ : std_logic;
SIGNAL \Add2~33_sumout\ : std_logic;
SIGNAL \Add2~34\ : std_logic;
SIGNAL \Add2~37_sumout\ : std_logic;
SIGNAL \Add2~38\ : std_logic;
SIGNAL \Add2~41_sumout\ : std_logic;
SIGNAL \Add2~42\ : std_logic;
SIGNAL \Add2~45_sumout\ : std_logic;
SIGNAL \Add2~46\ : std_logic;
SIGNAL \Add2~49_sumout\ : std_logic;
SIGNAL \Add2~50\ : std_logic;
SIGNAL \Add2~53_sumout\ : std_logic;
SIGNAL \Add2~54\ : std_logic;
SIGNAL \Add2~57_sumout\ : std_logic;
SIGNAL \Add2~58\ : std_logic;
SIGNAL \Add2~69_sumout\ : std_logic;
SIGNAL \Add2~70\ : std_logic;
SIGNAL \Add2~65_sumout\ : std_logic;
SIGNAL \Add2~66\ : std_logic;
SIGNAL \Add2~61_sumout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w8_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ : std_logic;
SIGNAL \aud_mono_1~50_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \aud_mono_1~52_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \aud_mono_1~51_combout\ : std_logic;
SIGNAL \aud_mono_1~53_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\ : std_logic;
SIGNAL \aud_mono_1~49_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312~portadataout\ : std_logic;
SIGNAL \aud_mono_1~54_combout\ : std_logic;
SIGNAL \aud_mono_1~125_combout\ : std_logic;
SIGNAL \aud_mono_1[0]~6_combout\ : std_logic;
SIGNAL \sound1|da_data_out[24]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ : std_logic;
SIGNAL \aud_mono_1~61_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w10_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \aud_mono_1~63_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ : std_logic;
SIGNAL \aud_mono_1~62_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \aud_mono_1~64_combout\ : std_logic;
SIGNAL \aud_mono_1~65_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298~portadataout\ : std_logic;
SIGNAL \aud_mono_1~66_combout\ : std_logic;
SIGNAL \aud_mono_1~117_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\ : std_logic;
SIGNAL \aud_mono_1~68_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \aud_mono_1~70_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \aud_mono_1~69_combout\ : std_logic;
SIGNAL \aud_mono_1~71_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w12_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ : std_logic;
SIGNAL \aud_mono_1~67_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284~portadataout\ : std_logic;
SIGNAL \aud_mono_1~72_combout\ : std_logic;
SIGNAL \aud_mono_1~113_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\ : std_logic;
SIGNAL \aud_mono_1~73_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w14_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \aud_mono_1~76_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ : std_logic;
SIGNAL \aud_mono_1~74_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \aud_mono_1~75_combout\ : std_logic;
SIGNAL \aud_mono_1~77_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286~portadataout\ : std_logic;
SIGNAL \aud_mono_1~78_combout\ : std_logic;
SIGNAL \aud_mono_1~109_combout\ : std_logic;
SIGNAL \sound1|Mux0~2_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \aud_mono_1~3_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \aud_mono_1~2_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\ : std_logic;
SIGNAL \aud_mono_1~1_combout\ : std_logic;
SIGNAL \aud_mono_1~4_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w0_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\ : std_logic;
SIGNAL \aud_mono_1~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288~portadataout\ : std_logic;
SIGNAL \aud_mono_1~5_combout\ : std_logic;
SIGNAL \aud_mono_1~157_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \aud_mono_1~27_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\ : std_logic;
SIGNAL \aud_mono_1~26_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \aud_mono_1~28_combout\ : std_logic;
SIGNAL \aud_mono_1~29_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w4_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\ : std_logic;
SIGNAL \aud_mono_1~25_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292~portadataout\ : std_logic;
SIGNAL \aud_mono_1~30_combout\ : std_logic;
SIGNAL \aud_mono_1~141_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \aud_mono_1~39_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\ : std_logic;
SIGNAL \aud_mono_1~38_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \aud_mono_1~40_combout\ : std_logic;
SIGNAL \aud_mono_1~41_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w6_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\ : std_logic;
SIGNAL \aud_mono_1~37_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310~portadataout\ : std_logic;
SIGNAL \aud_mono_1~42_combout\ : std_logic;
SIGNAL \aud_mono_1~133_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\ : std_logic;
SIGNAL \aud_mono_1~13_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w2_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \aud_mono_1~15_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\ : std_logic;
SIGNAL \aud_mono_1~14_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \aud_mono_1~16_combout\ : std_logic;
SIGNAL \aud_mono_1~17_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258~portadataout\ : std_logic;
SIGNAL \aud_mono_1~18_combout\ : std_logic;
SIGNAL \aud_mono_1~149_combout\ : std_logic;
SIGNAL \sound1|da_data_out[18]~feeder_combout\ : std_logic;
SIGNAL \sound1|Mux0~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ : std_logic;
SIGNAL \aud_mono_1~85_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\ : std_logic;
SIGNAL \aud_mono_1~86_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \aud_mono_1~87_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \aud_mono_1~88_combout\ : std_logic;
SIGNAL \aud_mono_1~89_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w13_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301~portadataout\ : std_logic;
SIGNAL \aud_mono_1~90_combout\ : std_logic;
SIGNAL \aud_mono_1~101_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w9_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \aud_mono_1~57_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \aud_mono_1~58_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\ : std_logic;
SIGNAL \aud_mono_1~56_combout\ : std_logic;
SIGNAL \aud_mono_1~59_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\ : std_logic;
SIGNAL \aud_mono_1~55_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297~portadataout\ : std_logic;
SIGNAL \aud_mono_1~60_combout\ : std_logic;
SIGNAL \aud_mono_1~121_combout\ : std_logic;
SIGNAL \sound1|da_data_out[25]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ : std_logic;
SIGNAL \aud_mono_1~91_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w15_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \aud_mono_1~94_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\ : std_logic;
SIGNAL \aud_mono_1~92_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \aud_mono_1~93_combout\ : std_logic;
SIGNAL \aud_mono_1~95_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271~portadataout\ : std_logic;
SIGNAL \aud_mono_1~96_combout\ : std_logic;
SIGNAL \aud_mono_1~97_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ : std_logic;
SIGNAL \aud_mono_1~79_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w11_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \aud_mono_1~81_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \aud_mono_1~82_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\ : std_logic;
SIGNAL \aud_mono_1~80_combout\ : std_logic;
SIGNAL \aud_mono_1~83_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283~portadataout\ : std_logic;
SIGNAL \aud_mono_1~84_combout\ : std_logic;
SIGNAL \aud_mono_1~105_combout\ : std_logic;
SIGNAL \sound1|da_data_out[11]~feeder_combout\ : std_logic;
SIGNAL \sound1|Mux0~3_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w1_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\ : std_logic;
SIGNAL \aud_mono_1~7_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\ : std_logic;
SIGNAL \aud_mono_1~8_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \aud_mono_1~9_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \aud_mono_1~10_combout\ : std_logic;
SIGNAL \aud_mono_1~11_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257~portadataout\ : std_logic;
SIGNAL \aud_mono_1~12_combout\ : std_logic;
SIGNAL \aud_mono_1~153_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w5_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \aud_mono_1~34_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\ : std_logic;
SIGNAL \aud_mono_1~32_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \aud_mono_1~33_combout\ : std_logic;
SIGNAL \aud_mono_1~35_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\ : std_logic;
SIGNAL \aud_mono_1~31_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309~portadataout\ : std_logic;
SIGNAL \aud_mono_1~36_combout\ : std_logic;
SIGNAL \aud_mono_1~137_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w3_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \aud_mono_1~21_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \aud_mono_1~22_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ : std_logic;
SIGNAL \aud_mono_1~20_combout\ : std_logic;
SIGNAL \aud_mono_1~23_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\ : std_logic;
SIGNAL \aud_mono_1~19_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291~portadataout\ : std_logic;
SIGNAL \aud_mono_1~24_combout\ : std_logic;
SIGNAL \aud_mono_1~145_combout\ : std_logic;
SIGNAL \sound1|da_data_out[19]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w7_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\ : std_logic;
SIGNAL \aud_mono_1~43_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \aud_mono_1~45_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ : std_logic;
SIGNAL \aud_mono_1~44_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \aud_mono_1~46_combout\ : std_logic;
SIGNAL \aud_mono_1~47_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279~portadataout\ : std_logic;
SIGNAL \aud_mono_1~48_combout\ : std_logic;
SIGNAL \aud_mono_1~129_combout\ : std_logic;
SIGNAL \sound1|Mux0~1_combout\ : std_logic;
SIGNAL \sound1|Mux0~4_combout\ : std_logic;
SIGNAL \sound1|aud_dadat~0_combout\ : std_logic;
SIGNAL \sound1|aud_dadat~q\ : std_logic;
SIGNAL \Add0~37_sumout\ : std_logic;
SIGNAL \Add0~38\ : std_logic;
SIGNAL \Add0~41_sumout\ : std_logic;
SIGNAL \Add0~42\ : std_logic;
SIGNAL \Add0~45_sumout\ : std_logic;
SIGNAL \Add0~46\ : std_logic;
SIGNAL \Add0~49_sumout\ : std_logic;
SIGNAL \Add0~50\ : std_logic;
SIGNAL \Add0~1_sumout\ : std_logic;
SIGNAL \Add0~2\ : std_logic;
SIGNAL \Add0~53_sumout\ : std_logic;
SIGNAL \Add0~54\ : std_logic;
SIGNAL \Add0~57_sumout\ : std_logic;
SIGNAL \Add0~58\ : std_logic;
SIGNAL \Add0~61_sumout\ : std_logic;
SIGNAL \Add0~62\ : std_logic;
SIGNAL \Add0~65_sumout\ : std_logic;
SIGNAL \Add0~66\ : std_logic;
SIGNAL \Add0~69_sumout\ : std_logic;
SIGNAL \Add0~70\ : std_logic;
SIGNAL \Add0~9_sumout\ : std_logic;
SIGNAL \Add0~10\ : std_logic;
SIGNAL \Add0~73_sumout\ : std_logic;
SIGNAL \led_counter[11]~DUPLICATE_q\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \Add0~74\ : std_logic;
SIGNAL \Add0~77_sumout\ : std_logic;
SIGNAL \led_counter[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~78\ : std_logic;
SIGNAL \Add0~81_sumout\ : std_logic;
SIGNAL \Add0~82\ : std_logic;
SIGNAL \Add0~85_sumout\ : std_logic;
SIGNAL \Add0~86\ : std_logic;
SIGNAL \Add0~89_sumout\ : std_logic;
SIGNAL \Add0~90\ : std_logic;
SIGNAL \Add0~93_sumout\ : std_logic;
SIGNAL \Add0~94\ : std_logic;
SIGNAL \Add0~97_sumout\ : std_logic;
SIGNAL \Add0~98\ : std_logic;
SIGNAL \Add0~5_sumout\ : std_logic;
SIGNAL \Add0~6\ : std_logic;
SIGNAL \Add0~13_sumout\ : std_logic;
SIGNAL \Add0~14\ : std_logic;
SIGNAL \Add0~17_sumout\ : std_logic;
SIGNAL \Add0~18\ : std_logic;
SIGNAL \Add0~21_sumout\ : std_logic;
SIGNAL \Add0~22\ : std_logic;
SIGNAL \Add0~25_sumout\ : std_logic;
SIGNAL \Add0~26\ : std_logic;
SIGNAL \Add0~29_sumout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Add0~30\ : std_logic;
SIGNAL \Add0~33_sumout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \Equal0~4_combout\ : std_logic;
SIGNAL \ledr[0]~reg0_q\ : std_logic;
SIGNAL \ledr[1]~reg0_q\ : std_logic;
SIGNAL \ledr[2]~reg0_q\ : std_logic;
SIGNAL \ledr[3]~reg0feeder_combout\ : std_logic;
SIGNAL \ledr[3]~reg0_q\ : std_logic;
SIGNAL \ledr[4]~reg0feeder_combout\ : std_logic;
SIGNAL \ledr[4]~reg0_q\ : std_logic;
SIGNAL \ledr[5]~reg0_q\ : std_logic;
SIGNAL \ledr[6]~reg0_q\ : std_logic;
SIGNAL \ledr[7]~reg0_q\ : std_logic;
SIGNAL \ledr[8]~reg0_q\ : std_logic;
SIGNAL \ledr[9]~reg0_q\ : std_logic;
SIGNAL \hex~0_combout\ : std_logic;
SIGNAL \read_addr[9]~1_combout\ : std_logic;
SIGNAL \hex[0]~reg0_q\ : std_logic;
SIGNAL \hex~1_combout\ : std_logic;
SIGNAL \hex[1]~reg0_q\ : std_logic;
SIGNAL \hex~2_combout\ : std_logic;
SIGNAL \hex[2]~reg0_q\ : std_logic;
SIGNAL \hex~3_combout\ : std_logic;
SIGNAL \hex[4]~reg0_q\ : std_logic;
SIGNAL \hex~4_combout\ : std_logic;
SIGNAL \hex[5]~reg0_q\ : std_logic;
SIGNAL \hex~5_combout\ : std_logic;
SIGNAL \hex[6]~reg0_q\ : std_logic;
SIGNAL \WM8731|i2c_clk_en~0_combout\ : std_logic;
SIGNAL \WM8731|i2c_clk_en~1_combout\ : std_logic;
SIGNAL \WM8731|i2c_clk_en~q\ : std_logic;
SIGNAL \WM8731|LessThan1~1_combout\ : std_logic;
SIGNAL \WM8731|clk_i2c~q\ : std_logic;
SIGNAL \WM8731|i2c_scl~0_combout\ : std_logic;
SIGNAL \WM8731|i2c_scl~q\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \WM8731|clk_prs\ : std_logic_vector(8 DOWNTO 0);
SIGNAL aud_mono_1 : std_logic_vector(31 DOWNTO 0);
SIGNAL led_counter : std_logic_vector(24 DOWNTO 0);
SIGNAL \sound1|aud_prscl\ : std_logic_vector(8 DOWNTO 0);
SIGNAL read_addr : std_logic_vector(17 DOWNTO 0);
SIGNAL \sound1|da_data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL WM_i2c_data : std_logic_vector(15 DOWNTO 0);
SIGNAL \sound1|data_index\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \WM8731|data_index\ : std_logic_vector(3 DOWNTO 0);
SIGNAL bitprsc : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|fboutclk_wire\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|outclk_wire\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a288~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a368~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a352~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a336~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a320~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a48~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a32~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a112~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a96~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a80~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a64~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a240~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a224~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a208~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a192~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a176~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a160~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a144~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a128~portadataout\ : std_logic;
SIGNAL ALT_INV_aud_mono_1 : std_logic_vector(25 DOWNTO 11);
SIGNAL \sound1|ALT_INV_aud_prscl\ : std_logic_vector(8 DOWNTO 0);
SIGNAL ALT_INV_led_counter : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a164~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a148~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a132~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a275~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a259~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a307~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a291~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a371~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a355~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a339~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a323~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a51~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a35~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a115~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a99~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a83~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a67~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a243~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a227~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a211~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a195~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a179~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a163~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a147~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a131~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a274~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a258~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a306~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a290~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a370~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a354~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a338~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a322~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a50~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a34~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a114~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a98~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a82~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a66~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a242~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a226~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a210~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a194~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a178~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a162~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a146~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a130~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a273~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a257~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a305~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a289~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a369~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a353~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a337~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a321~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a49~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a33~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a113~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a97~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a81~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a65~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a241~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a225~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a209~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a193~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a177~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a161~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a145~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a129~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a272~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a256~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a304~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a89~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a73~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a249~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a233~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a217~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a201~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a185~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a169~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a153~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a137~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a280~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a264~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a312~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a296~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a376~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a360~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a344~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a328~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a56~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a40~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a120~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a104~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a88~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a72~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a248~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a232~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a216~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a200~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a184~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a168~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a152~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a136~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a279~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a263~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a311~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a295~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a375~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a359~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a343~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a327~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a55~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a39~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a119~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a103~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a87~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a71~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a247~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a231~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a215~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a199~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a183~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a167~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a151~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a135~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a278~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a262~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a310~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a294~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a374~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a358~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a342~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a326~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a54~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a38~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a118~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a102~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a86~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a70~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a246~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a230~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a214~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a198~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a182~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a166~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a150~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a134~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a277~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a261~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a309~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a293~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a373~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a357~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a341~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a325~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a53~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a37~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a117~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a101~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a85~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a69~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a245~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a229~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a213~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a197~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a181~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a165~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a149~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a133~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a276~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a260~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a308~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a292~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a372~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a356~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a340~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a324~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a52~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a36~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a116~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a100~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a84~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a68~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a244~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a228~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a212~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a196~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a180~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a59~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a43~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a123~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a107~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a91~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a75~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a251~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a235~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a219~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a203~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a187~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a171~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a155~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a139~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a286~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a270~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a318~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a302~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a382~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a366~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a350~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a334~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a62~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a46~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a30~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a126~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a110~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a94~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a78~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a254~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a238~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a222~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a206~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a190~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a174~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a158~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a142~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a284~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a268~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a316~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a300~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a380~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a364~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a348~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a332~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a60~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a44~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a124~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a108~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a92~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a76~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a252~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a236~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a220~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a204~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a188~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a172~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a156~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a140~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a282~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a266~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a314~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a298~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a378~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a362~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a346~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a330~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a58~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a42~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a122~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a106~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a90~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a74~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a250~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a234~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a218~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a202~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a186~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a170~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a154~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a138~portadataout\ : std_logic;
SIGNAL \WM8731|ALT_INV_clk_prs\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a281~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a265~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a313~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a297~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a377~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a361~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a345~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a329~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a57~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a41~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a121~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a105~portadataout\ : std_logic;
SIGNAL ALT_INV_read_addr : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a287~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a271~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a319~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a303~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a383~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a367~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a351~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a335~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a63~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a47~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a31~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a127~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a111~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a95~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a79~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a255~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a239~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a223~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a207~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a191~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a175~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a159~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a143~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a285~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a269~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a317~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a301~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a381~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a365~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a349~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a333~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a61~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a45~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a29~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a125~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a109~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a93~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a77~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a253~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a237~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a221~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a205~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a189~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a173~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a157~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a141~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a283~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a267~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a315~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a299~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a379~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a363~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a347~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a331~portadataout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~11_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~10_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~9_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~8_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~7_combout\ : std_logic;
SIGNAL \ALT_INV_bitprsc~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~5_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w0_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~4_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~3_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~2_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~1_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ALT_INV_aud_mono_1~0_combout\ : std_logic;
SIGNAL \sound1|ALT_INV_data_index~0_combout\ : std_logic;
SIGNAL \sound1|ALT_INV_data_index\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \sound1|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_clk_i2c~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_clk_en~q\ : std_logic;
SIGNAL \ALT_INV_read_addr[9]~0_combout\ : std_logic;
SIGNAL \ALT_INV_process_0~5_combout\ : std_logic;
SIGNAL \ALT_INV_s5~q\ : std_logic;
SIGNAL \ALT_INV_process_0~4_combout\ : std_logic;
SIGNAL \ALT_INV_s3~q\ : std_logic;
SIGNAL \ALT_INV_process_0~3_combout\ : std_logic;
SIGNAL \ALT_INV_s2~q\ : std_logic;
SIGNAL \ALT_INV_process_0~2_combout\ : std_logic;
SIGNAL \ALT_INV_s4~q\ : std_logic;
SIGNAL \ALT_INV_process_0~1_combout\ : std_logic;
SIGNAL \ALT_INV_s1~q\ : std_logic;
SIGNAL \ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \sound1|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \sound1|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \sound1|ALT_INV_da_data_out\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \sound1|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \sound1|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \sound1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \sound1|ALT_INV_sample_flag~q\ : std_logic;
SIGNAL \sound1|ALT_INV_clk_en~q\ : std_logic;
SIGNAL \ALT_INV_hex[6]~reg0_q\ : std_logic;
SIGNAL \sound1|ALT_INV_aud_dadat~q\ : std_logic;
SIGNAL \sound1|ALT_INV_aud_dalr~q\ : std_logic;
SIGNAL \ALT_INV_read_addr~40_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr~36_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_get_ack~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm~14_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~96_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w15_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~95_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~94_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~93_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~92_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~91_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~90_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w13_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~89_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~88_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~87_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~86_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~85_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~84_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w11_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~83_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~82_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~81_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~80_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~79_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~78_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w14_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~77_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~76_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~75_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~74_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~73_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~72_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w12_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~71_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~70_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~69_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~68_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~67_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~66_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w10_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~65_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~64_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~63_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~62_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~61_combout\ : std_logic;
SIGNAL \sound1|ALT_INV_data_index~5_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_ack_en~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_clk_en~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st4~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st0~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st6~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st1~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_WideNor0~combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st7~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st5~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st3~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st2~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_clk_en~q\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~60_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w9_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~59_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~58_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~57_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~56_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~55_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~54_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w8_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~53_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~52_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~51_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~50_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~49_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~48_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w7_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~47_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~46_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~45_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~44_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~43_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~42_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w6_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~41_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~40_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~39_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~38_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~37_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~36_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w5_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~35_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~34_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~33_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~32_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~31_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~30_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w4_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~29_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~28_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~27_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~26_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~25_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~24_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w3_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~23_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~22_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~21_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~20_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~19_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~18_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w2_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~17_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~16_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~15_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~14_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~13_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono_1~12_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w1_n2_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_sw[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_FPGA_I2C_SDAT~input_o\ : std_logic;
SIGNAL \ALT_INV_~GND~combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index~11_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index~10_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index~9_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index[2]~8_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index[2]~2_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index[2]~1_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_busy~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_get_ack~1_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index[2]~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_get_ack~0_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr~33_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr~32_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr~30_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr~29_combout\ : std_logic;
SIGNAL \ALT_INV_bitprsc~2_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr~28_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr~27_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr~26_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr~25_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan4~0_combout\ : std_logic;
SIGNAL ALT_INV_bitprsc : std_logic_vector(2 DOWNTO 0);
SIGNAL \ALT_INV_read_addr[9]~22_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[9]~21_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[9]~20_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[9]~19_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[9]~18_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[9]~17_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[9]~16_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[9]~15_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[9]~14_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[9]~13_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[9]~12_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[9]~11_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[9]~10_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[9]~9_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[9]~8_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[9]~7_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[9]~6_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[9]~5_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[9]~4_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[9]~3_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[9]~2_combout\ : std_logic;
SIGNAL \ALT_INV_bitprsc~1_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_Selector25~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_data_index\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \WM8731|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL ALT_INV_WM_i2c_data : std_logic_vector(12 DOWNTO 0);
SIGNAL \WM8731|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm~22_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st8~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm~20_combout\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_sda~1_combout\ : std_logic;
SIGNAL \ALT_INV_WM_i2c_send_flag~q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st1~DUPLICATE_q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st7~DUPLICATE_q\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\ : std_logic;
SIGNAL \WM8731|ALT_INV_i2c_fsm.st5~DUPLICATE_q\ : std_logic;
SIGNAL \sound1|ALT_INV_data_index[0]~DUPLICATE_q\ : std_logic;
SIGNAL \sound1|ALT_INV_data_index[1]~DUPLICATE_q\ : std_logic;
SIGNAL \WM8731|ALT_INV_clk_prs[7]~DUPLICATE_q\ : std_logic;
SIGNAL \WM8731|ALT_INV_clk_prs[0]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_led_counter[12]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_led_counter[11]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_sw[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_key[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_key[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_key[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_key[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[6]~input_o\ : std_logic;

BEGIN

AUD_BCLK <= ww_AUD_BCLK;
AUD_XCK <= ww_AUD_XCK;
AUD_ADCLRCK <= ww_AUD_ADCLRCK;
ww_AUD_ADCDAT <= AUD_ADCDAT;
AUD_DACLRCK <= ww_AUD_DACLRCK;
AUD_DACDAT <= ww_AUD_DACDAT;
ww_clock_50 <= clock_50;
ww_key <= key;
ledr <= ww_ledr;
hex <= ww_hex;
ww_sw <= sw;
FPGA_I2C_SCLK <= ww_FPGA_I2C_SCLK;
FPGA_I2C_SDAT <= ww_FPGA_I2C_SDAT;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTADATAOUT_bus\(0);

\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(0);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(1);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(2);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(3);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(4);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(5);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(6);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(7);

\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(0);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(1);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(2);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(3);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(4);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(5);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(6);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(7);

\u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \clock_50~input_o\);

\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ <= (\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\
& \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\
& \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\);

\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\ <= \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(6);

\u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ & 
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & 
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a288~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a368~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a352~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a336~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a320~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a48~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a32~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a112~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a96~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a80~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a64~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a240~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a224~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a208~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a192~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a176~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a160~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a144~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a128~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\;
ALT_INV_aud_mono_1(11) <= NOT aud_mono_1(11);
\sound1|ALT_INV_aud_prscl\(3) <= NOT \sound1|aud_prscl\(3);
\sound1|ALT_INV_aud_prscl\(4) <= NOT \sound1|aud_prscl\(4);
\sound1|ALT_INV_aud_prscl\(6) <= NOT \sound1|aud_prscl\(6);
\sound1|ALT_INV_aud_prscl\(5) <= NOT \sound1|aud_prscl\(5);
\sound1|ALT_INV_aud_prscl\(2) <= NOT \sound1|aud_prscl\(2);
\sound1|ALT_INV_aud_prscl\(1) <= NOT \sound1|aud_prscl\(1);
\sound1|ALT_INV_aud_prscl\(7) <= NOT \sound1|aud_prscl\(7);
\sound1|ALT_INV_aud_prscl\(8) <= NOT \sound1|aud_prscl\(8);
ALT_INV_aud_mono_1(25) <= NOT aud_mono_1(25);
ALT_INV_aud_mono_1(24) <= NOT aud_mono_1(24);
ALT_INV_aud_mono_1(20) <= NOT aud_mono_1(20);
ALT_INV_aud_mono_1(19) <= NOT aud_mono_1(19);
ALT_INV_aud_mono_1(18) <= NOT aud_mono_1(18);
ALT_INV_led_counter(17) <= NOT led_counter(17);
ALT_INV_led_counter(16) <= NOT led_counter(16);
ALT_INV_led_counter(15) <= NOT led_counter(15);
ALT_INV_led_counter(14) <= NOT led_counter(14);
ALT_INV_led_counter(13) <= NOT led_counter(13);
ALT_INV_led_counter(12) <= NOT led_counter(12);
ALT_INV_led_counter(11) <= NOT led_counter(11);
ALT_INV_led_counter(9) <= NOT led_counter(9);
ALT_INV_led_counter(8) <= NOT led_counter(8);
ALT_INV_led_counter(7) <= NOT led_counter(7);
ALT_INV_led_counter(6) <= NOT led_counter(6);
ALT_INV_led_counter(5) <= NOT led_counter(5);
ALT_INV_led_counter(3) <= NOT led_counter(3);
ALT_INV_led_counter(2) <= NOT led_counter(2);
ALT_INV_led_counter(1) <= NOT led_counter(1);
ALT_INV_led_counter(0) <= NOT led_counter(0);
ALT_INV_led_counter(24) <= NOT led_counter(24);
ALT_INV_led_counter(23) <= NOT led_counter(23);
ALT_INV_led_counter(22) <= NOT led_counter(22);
ALT_INV_led_counter(21) <= NOT led_counter(21);
ALT_INV_led_counter(20) <= NOT led_counter(20);
ALT_INV_led_counter(19) <= NOT led_counter(19);
ALT_INV_led_counter(10) <= NOT led_counter(10);
ALT_INV_led_counter(18) <= NOT led_counter(18);
ALT_INV_led_counter(4) <= NOT led_counter(4);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a164~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a148~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a132~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a275~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a259~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a307~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a291~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a371~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a355~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a339~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a323~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a51~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a35~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a115~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a99~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a83~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a67~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a243~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a227~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a211~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a195~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a179~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a163~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a147~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a131~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a274~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a258~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a306~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a290~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a370~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a354~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a338~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a322~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a50~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a34~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a114~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a98~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a82~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a66~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a242~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a226~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a210~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a194~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a178~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a162~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a146~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a130~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a273~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a257~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a305~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a289~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a369~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a353~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a337~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a321~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a49~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a33~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a113~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a97~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a81~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a65~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a241~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a225~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a209~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a193~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a177~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a161~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a145~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a129~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a272~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a256~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a304~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a89~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a73~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a249~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a233~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a217~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a201~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a185~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a169~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a153~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a137~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a280~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a264~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a312~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a296~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a376~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a360~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a344~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a328~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a56~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a40~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a120~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a104~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a88~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a72~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a248~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a232~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a216~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a200~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a184~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a168~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a152~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a136~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a279~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a263~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a311~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a295~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a375~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a359~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a343~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a327~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a55~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a39~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a119~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a103~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a87~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a71~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a247~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a231~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a215~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a199~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a183~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a167~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a151~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a135~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a278~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a262~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a310~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a294~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a374~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a358~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a342~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a326~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a54~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a38~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a118~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a102~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a86~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a70~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a246~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a230~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a214~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a198~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a182~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a166~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a150~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a134~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a277~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a261~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a309~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a293~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a373~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a357~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a341~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a325~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a53~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a37~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a117~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a101~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a85~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a69~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a245~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a229~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a213~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a197~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a181~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a165~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a149~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a133~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a276~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a260~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a308~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a292~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a372~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a356~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a340~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a324~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a52~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a36~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a116~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a100~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a84~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a68~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a244~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a228~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a212~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a196~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a180~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a59~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a43~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a123~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a107~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a91~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a75~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a251~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a235~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a219~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a203~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a187~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a171~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a155~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a139~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a286~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a270~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a318~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a302~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a382~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a366~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a350~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a334~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a62~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a46~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a30~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a126~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a110~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a94~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a78~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a254~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a238~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a222~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a206~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a190~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a174~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a158~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a142~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a284~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a268~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a316~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a300~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a380~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a364~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a348~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a332~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a60~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a44~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a124~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a108~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a92~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a76~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a252~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a236~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a220~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a204~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a188~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a172~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a156~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a140~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a282~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a266~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a314~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a298~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a378~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a362~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a346~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a330~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a58~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a42~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a122~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a106~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a90~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a74~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a250~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a234~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a218~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a202~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a186~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a170~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a154~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a138~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\;
\WM8731|ALT_INV_clk_prs\(8) <= NOT \WM8731|clk_prs\(8);
\WM8731|ALT_INV_clk_prs\(7) <= NOT \WM8731|clk_prs\(7);
\WM8731|ALT_INV_clk_prs\(5) <= NOT \WM8731|clk_prs\(5);
\WM8731|ALT_INV_clk_prs\(4) <= NOT \WM8731|clk_prs\(4);
\WM8731|ALT_INV_clk_prs\(3) <= NOT \WM8731|clk_prs\(3);
\WM8731|ALT_INV_clk_prs\(6) <= NOT \WM8731|clk_prs\(6);
\WM8731|ALT_INV_clk_prs\(0) <= NOT \WM8731|clk_prs\(0);
\WM8731|ALT_INV_clk_prs\(1) <= NOT \WM8731|clk_prs\(1);
\WM8731|ALT_INV_clk_prs\(2) <= NOT \WM8731|clk_prs\(2);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a281~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a265~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a313~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a297~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a377~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a361~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a345~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a329~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a57~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a41~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a121~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a105~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\;
ALT_INV_read_addr(15) <= NOT read_addr(15);
ALT_INV_read_addr(16) <= NOT read_addr(16);
ALT_INV_read_addr(17) <= NOT read_addr(17);
ALT_INV_read_addr(14) <= NOT read_addr(14);
ALT_INV_read_addr(13) <= NOT read_addr(13);
ALT_INV_read_addr(12) <= NOT read_addr(12);
ALT_INV_read_addr(11) <= NOT read_addr(11);
ALT_INV_read_addr(10) <= NOT read_addr(10);
ALT_INV_read_addr(9) <= NOT read_addr(9);
ALT_INV_read_addr(8) <= NOT read_addr(8);
ALT_INV_read_addr(7) <= NOT read_addr(7);
ALT_INV_read_addr(6) <= NOT read_addr(6);
ALT_INV_read_addr(5) <= NOT read_addr(5);
ALT_INV_read_addr(4) <= NOT read_addr(4);
ALT_INV_read_addr(3) <= NOT read_addr(3);
ALT_INV_read_addr(2) <= NOT read_addr(2);
ALT_INV_read_addr(1) <= NOT read_addr(1);
ALT_INV_read_addr(0) <= NOT read_addr(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a287~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a271~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a319~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a303~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a383~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a367~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a351~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a335~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a63~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a47~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a31~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a127~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a111~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a95~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a79~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a255~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a239~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a223~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a207~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a191~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a175~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a159~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a143~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a285~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a269~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a317~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a301~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a381~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a365~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a349~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a333~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a61~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a45~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a29~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a125~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a109~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a93~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a77~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a253~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a237~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a221~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a205~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a189~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a173~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a157~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a141~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a283~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a267~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a315~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a299~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a379~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a363~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a347~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a331~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331~portadataout\;
\ALT_INV_aud_mono_1~11_combout\ <= NOT \aud_mono_1~11_combout\;
\ALT_INV_aud_mono_1~10_combout\ <= NOT \aud_mono_1~10_combout\;
\ALT_INV_aud_mono_1~9_combout\ <= NOT \aud_mono_1~9_combout\;
\ALT_INV_aud_mono_1~8_combout\ <= NOT \aud_mono_1~8_combout\;
\ALT_INV_aud_mono_1~7_combout\ <= NOT \aud_mono_1~7_combout\;
\ALT_INV_bitprsc~0_combout\ <= NOT \bitprsc~0_combout\;
\ALT_INV_aud_mono_1~5_combout\ <= NOT \aud_mono_1~5_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w0_n2_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w0_n2_mux_dataout~0_combout\;
\ALT_INV_aud_mono_1~4_combout\ <= NOT \aud_mono_1~4_combout\;
\ALT_INV_aud_mono_1~3_combout\ <= NOT \aud_mono_1~3_combout\;
\ALT_INV_aud_mono_1~2_combout\ <= NOT \aud_mono_1~2_combout\;
\ALT_INV_aud_mono_1~1_combout\ <= NOT \aud_mono_1~1_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4);
\ALT_INV_aud_mono_1~0_combout\ <= NOT \aud_mono_1~0_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0);
\sound1|ALT_INV_data_index~0_combout\ <= NOT \sound1|data_index~0_combout\;
\sound1|ALT_INV_data_index\(4) <= NOT \sound1|data_index\(4);
\sound1|ALT_INV_LessThan0~0_combout\ <= NOT \sound1|LessThan0~0_combout\;
\WM8731|ALT_INV_clk_i2c~q\ <= NOT \WM8731|clk_i2c~q\;
\WM8731|ALT_INV_i2c_clk_en~q\ <= NOT \WM8731|i2c_clk_en~q\;
\ALT_INV_read_addr[9]~0_combout\ <= NOT \read_addr[9]~0_combout\;
\ALT_INV_process_0~5_combout\ <= NOT \process_0~5_combout\;
\ALT_INV_s5~q\ <= NOT \s5~q\;
\ALT_INV_process_0~4_combout\ <= NOT \process_0~4_combout\;
\ALT_INV_s3~q\ <= NOT \s3~q\;
\ALT_INV_process_0~3_combout\ <= NOT \process_0~3_combout\;
\ALT_INV_s2~q\ <= NOT \s2~q\;
\ALT_INV_process_0~2_combout\ <= NOT \process_0~2_combout\;
\ALT_INV_s4~q\ <= NOT \s4~q\;
\ALT_INV_process_0~1_combout\ <= NOT \process_0~1_combout\;
\ALT_INV_s1~q\ <= NOT \s1~q\;
\ALT_INV_process_0~0_combout\ <= NOT \process_0~0_combout\;
\ALT_INV_Equal0~3_combout\ <= NOT \Equal0~3_combout\;
\ALT_INV_Equal0~2_combout\ <= NOT \Equal0~2_combout\;
\ALT_INV_Equal0~1_combout\ <= NOT \Equal0~1_combout\;
\ALT_INV_Equal0~0_combout\ <= NOT \Equal0~0_combout\;
\sound1|ALT_INV_Mux0~4_combout\ <= NOT \sound1|Mux0~4_combout\;
\sound1|ALT_INV_data_index\(3) <= NOT \sound1|data_index\(3);
\sound1|ALT_INV_data_index\(0) <= NOT \sound1|data_index\(0);
\sound1|ALT_INV_Mux0~3_combout\ <= NOT \sound1|Mux0~3_combout\;
\sound1|ALT_INV_da_data_out\(15) <= NOT \sound1|da_data_out\(15);
\sound1|ALT_INV_da_data_out\(13) <= NOT \sound1|da_data_out\(13);
\sound1|ALT_INV_da_data_out\(11) <= NOT \sound1|da_data_out\(11);
\sound1|ALT_INV_da_data_out\(25) <= NOT \sound1|da_data_out\(25);
\sound1|ALT_INV_Mux0~2_combout\ <= NOT \sound1|Mux0~2_combout\;
\sound1|ALT_INV_da_data_out\(14) <= NOT \sound1|da_data_out\(14);
\sound1|ALT_INV_da_data_out\(12) <= NOT \sound1|da_data_out\(12);
\sound1|ALT_INV_da_data_out\(10) <= NOT \sound1|da_data_out\(10);
\sound1|ALT_INV_da_data_out\(24) <= NOT \sound1|da_data_out\(24);
\sound1|ALT_INV_Mux0~1_combout\ <= NOT \sound1|Mux0~1_combout\;
\sound1|ALT_INV_da_data_out\(23) <= NOT \sound1|da_data_out\(23);
\sound1|ALT_INV_da_data_out\(21) <= NOT \sound1|da_data_out\(21);
\sound1|ALT_INV_da_data_out\(19) <= NOT \sound1|da_data_out\(19);
\sound1|ALT_INV_da_data_out\(17) <= NOT \sound1|da_data_out\(17);
\sound1|ALT_INV_Mux0~0_combout\ <= NOT \sound1|Mux0~0_combout\;
\sound1|ALT_INV_data_index\(2) <= NOT \sound1|data_index\(2);
\sound1|ALT_INV_data_index\(1) <= NOT \sound1|data_index\(1);
\sound1|ALT_INV_da_data_out\(22) <= NOT \sound1|da_data_out\(22);
\sound1|ALT_INV_da_data_out\(20) <= NOT \sound1|da_data_out\(20);
\sound1|ALT_INV_da_data_out\(18) <= NOT \sound1|da_data_out\(18);
\sound1|ALT_INV_da_data_out\(0) <= NOT \sound1|da_data_out\(0);
\sound1|ALT_INV_sample_flag~q\ <= NOT \sound1|sample_flag~q\;
\sound1|ALT_INV_clk_en~q\ <= NOT \sound1|clk_en~q\;
\ALT_INV_hex[6]~reg0_q\ <= NOT \hex[6]~reg0_q\;
\sound1|ALT_INV_aud_dadat~q\ <= NOT \sound1|aud_dadat~q\;
\sound1|ALT_INV_aud_dalr~q\ <= NOT \sound1|aud_dalr~q\;
\ALT_INV_read_addr~40_combout\ <= NOT \read_addr~40_combout\;
\ALT_INV_read_addr~36_combout\ <= NOT \read_addr~36_combout\;
\sound1|ALT_INV_aud_prscl\(0) <= NOT \sound1|aud_prscl\(0);
\WM8731|ALT_INV_get_ack~q\ <= NOT \WM8731|get_ack~q\;
\WM8731|ALT_INV_i2c_fsm~14_combout\ <= NOT \WM8731|i2c_fsm~14_combout\;
\WM8731|ALT_INV_Equal0~0_combout\ <= NOT \WM8731|Equal0~0_combout\;
\ALT_INV_aud_mono_1~96_combout\ <= NOT \aud_mono_1~96_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w15_n2_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w15_n2_mux_dataout~0_combout\;
\ALT_INV_aud_mono_1~95_combout\ <= NOT \aud_mono_1~95_combout\;
\ALT_INV_aud_mono_1~94_combout\ <= NOT \aud_mono_1~94_combout\;
\ALT_INV_aud_mono_1~93_combout\ <= NOT \aud_mono_1~93_combout\;
\ALT_INV_aud_mono_1~92_combout\ <= NOT \aud_mono_1~92_combout\;
\ALT_INV_aud_mono_1~91_combout\ <= NOT \aud_mono_1~91_combout\;
\ALT_INV_aud_mono_1~90_combout\ <= NOT \aud_mono_1~90_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w13_n2_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w13_n2_mux_dataout~0_combout\;
\ALT_INV_aud_mono_1~89_combout\ <= NOT \aud_mono_1~89_combout\;
\ALT_INV_aud_mono_1~88_combout\ <= NOT \aud_mono_1~88_combout\;
\ALT_INV_aud_mono_1~87_combout\ <= NOT \aud_mono_1~87_combout\;
\ALT_INV_aud_mono_1~86_combout\ <= NOT \aud_mono_1~86_combout\;
\ALT_INV_aud_mono_1~85_combout\ <= NOT \aud_mono_1~85_combout\;
\ALT_INV_aud_mono_1~84_combout\ <= NOT \aud_mono_1~84_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w11_n2_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w11_n2_mux_dataout~0_combout\;
\ALT_INV_aud_mono_1~83_combout\ <= NOT \aud_mono_1~83_combout\;
\ALT_INV_aud_mono_1~82_combout\ <= NOT \aud_mono_1~82_combout\;
\ALT_INV_aud_mono_1~81_combout\ <= NOT \aud_mono_1~81_combout\;
\ALT_INV_aud_mono_1~80_combout\ <= NOT \aud_mono_1~80_combout\;
\ALT_INV_aud_mono_1~79_combout\ <= NOT \aud_mono_1~79_combout\;
\ALT_INV_aud_mono_1~78_combout\ <= NOT \aud_mono_1~78_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w14_n2_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w14_n2_mux_dataout~0_combout\;
\ALT_INV_aud_mono_1~77_combout\ <= NOT \aud_mono_1~77_combout\;
\ALT_INV_aud_mono_1~76_combout\ <= NOT \aud_mono_1~76_combout\;
\ALT_INV_aud_mono_1~75_combout\ <= NOT \aud_mono_1~75_combout\;
\ALT_INV_aud_mono_1~74_combout\ <= NOT \aud_mono_1~74_combout\;
\ALT_INV_aud_mono_1~73_combout\ <= NOT \aud_mono_1~73_combout\;
\ALT_INV_aud_mono_1~72_combout\ <= NOT \aud_mono_1~72_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w12_n2_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w12_n2_mux_dataout~0_combout\;
\ALT_INV_aud_mono_1~71_combout\ <= NOT \aud_mono_1~71_combout\;
\ALT_INV_aud_mono_1~70_combout\ <= NOT \aud_mono_1~70_combout\;
\ALT_INV_aud_mono_1~69_combout\ <= NOT \aud_mono_1~69_combout\;
\ALT_INV_aud_mono_1~68_combout\ <= NOT \aud_mono_1~68_combout\;
\ALT_INV_aud_mono_1~67_combout\ <= NOT \aud_mono_1~67_combout\;
\ALT_INV_aud_mono_1~66_combout\ <= NOT \aud_mono_1~66_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w10_n2_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w10_n2_mux_dataout~0_combout\;
\ALT_INV_aud_mono_1~65_combout\ <= NOT \aud_mono_1~65_combout\;
\ALT_INV_aud_mono_1~64_combout\ <= NOT \aud_mono_1~64_combout\;
\ALT_INV_aud_mono_1~63_combout\ <= NOT \aud_mono_1~63_combout\;
\ALT_INV_aud_mono_1~62_combout\ <= NOT \aud_mono_1~62_combout\;
\ALT_INV_aud_mono_1~61_combout\ <= NOT \aud_mono_1~61_combout\;
\sound1|ALT_INV_data_index~5_combout\ <= NOT \sound1|data_index~5_combout\;
\WM8731|ALT_INV_LessThan1~0_combout\ <= NOT \WM8731|LessThan1~0_combout\;
\WM8731|ALT_INV_ack_en~q\ <= NOT \WM8731|ack_en~q\;
\WM8731|ALT_INV_i2c_clk_en~0_combout\ <= NOT \WM8731|i2c_clk_en~0_combout\;
\WM8731|ALT_INV_i2c_fsm.st4~q\ <= NOT \WM8731|i2c_fsm.st4~q\;
\WM8731|ALT_INV_i2c_fsm.st0~q\ <= NOT \WM8731|i2c_fsm.st0~q\;
\WM8731|ALT_INV_i2c_fsm.st6~q\ <= NOT \WM8731|i2c_fsm.st6~q\;
\WM8731|ALT_INV_i2c_fsm.st1~q\ <= NOT \WM8731|i2c_fsm.st1~q\;
\WM8731|ALT_INV_WideNor0~combout\ <= NOT \WM8731|WideNor0~combout\;
\WM8731|ALT_INV_i2c_fsm.st7~q\ <= NOT \WM8731|i2c_fsm.st7~q\;
\WM8731|ALT_INV_i2c_fsm.st5~q\ <= NOT \WM8731|i2c_fsm.st5~q\;
\WM8731|ALT_INV_i2c_fsm.st3~q\ <= NOT \WM8731|i2c_fsm.st3~q\;
\WM8731|ALT_INV_i2c_fsm.st2~q\ <= NOT \WM8731|i2c_fsm.st2~q\;
\WM8731|ALT_INV_clk_en~q\ <= NOT \WM8731|clk_en~q\;
\ALT_INV_aud_mono_1~60_combout\ <= NOT \aud_mono_1~60_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w9_n2_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w9_n2_mux_dataout~0_combout\;
\ALT_INV_aud_mono_1~59_combout\ <= NOT \aud_mono_1~59_combout\;
\ALT_INV_aud_mono_1~58_combout\ <= NOT \aud_mono_1~58_combout\;
\ALT_INV_aud_mono_1~57_combout\ <= NOT \aud_mono_1~57_combout\;
\ALT_INV_aud_mono_1~56_combout\ <= NOT \aud_mono_1~56_combout\;
\ALT_INV_aud_mono_1~55_combout\ <= NOT \aud_mono_1~55_combout\;
\ALT_INV_aud_mono_1~54_combout\ <= NOT \aud_mono_1~54_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w8_n2_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w8_n2_mux_dataout~0_combout\;
\ALT_INV_aud_mono_1~53_combout\ <= NOT \aud_mono_1~53_combout\;
\ALT_INV_aud_mono_1~52_combout\ <= NOT \aud_mono_1~52_combout\;
\ALT_INV_aud_mono_1~51_combout\ <= NOT \aud_mono_1~51_combout\;
\ALT_INV_aud_mono_1~50_combout\ <= NOT \aud_mono_1~50_combout\;
\ALT_INV_aud_mono_1~49_combout\ <= NOT \aud_mono_1~49_combout\;
\ALT_INV_aud_mono_1~48_combout\ <= NOT \aud_mono_1~48_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w7_n2_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w7_n2_mux_dataout~0_combout\;
\ALT_INV_aud_mono_1~47_combout\ <= NOT \aud_mono_1~47_combout\;
\ALT_INV_aud_mono_1~46_combout\ <= NOT \aud_mono_1~46_combout\;
\ALT_INV_aud_mono_1~45_combout\ <= NOT \aud_mono_1~45_combout\;
\ALT_INV_aud_mono_1~44_combout\ <= NOT \aud_mono_1~44_combout\;
\ALT_INV_aud_mono_1~43_combout\ <= NOT \aud_mono_1~43_combout\;
\ALT_INV_aud_mono_1~42_combout\ <= NOT \aud_mono_1~42_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w6_n2_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w6_n2_mux_dataout~0_combout\;
\ALT_INV_aud_mono_1~41_combout\ <= NOT \aud_mono_1~41_combout\;
\ALT_INV_aud_mono_1~40_combout\ <= NOT \aud_mono_1~40_combout\;
\ALT_INV_aud_mono_1~39_combout\ <= NOT \aud_mono_1~39_combout\;
\ALT_INV_aud_mono_1~38_combout\ <= NOT \aud_mono_1~38_combout\;
\ALT_INV_aud_mono_1~37_combout\ <= NOT \aud_mono_1~37_combout\;
\ALT_INV_aud_mono_1~36_combout\ <= NOT \aud_mono_1~36_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w5_n2_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w5_n2_mux_dataout~0_combout\;
\ALT_INV_aud_mono_1~35_combout\ <= NOT \aud_mono_1~35_combout\;
\ALT_INV_aud_mono_1~34_combout\ <= NOT \aud_mono_1~34_combout\;
\ALT_INV_aud_mono_1~33_combout\ <= NOT \aud_mono_1~33_combout\;
\ALT_INV_aud_mono_1~32_combout\ <= NOT \aud_mono_1~32_combout\;
\ALT_INV_aud_mono_1~31_combout\ <= NOT \aud_mono_1~31_combout\;
\ALT_INV_aud_mono_1~30_combout\ <= NOT \aud_mono_1~30_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w4_n2_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w4_n2_mux_dataout~0_combout\;
\ALT_INV_aud_mono_1~29_combout\ <= NOT \aud_mono_1~29_combout\;
\ALT_INV_aud_mono_1~28_combout\ <= NOT \aud_mono_1~28_combout\;
\ALT_INV_aud_mono_1~27_combout\ <= NOT \aud_mono_1~27_combout\;
\ALT_INV_aud_mono_1~26_combout\ <= NOT \aud_mono_1~26_combout\;
\ALT_INV_aud_mono_1~25_combout\ <= NOT \aud_mono_1~25_combout\;
\ALT_INV_aud_mono_1~24_combout\ <= NOT \aud_mono_1~24_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w3_n2_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w3_n2_mux_dataout~0_combout\;
\ALT_INV_aud_mono_1~23_combout\ <= NOT \aud_mono_1~23_combout\;
\ALT_INV_aud_mono_1~22_combout\ <= NOT \aud_mono_1~22_combout\;
\ALT_INV_aud_mono_1~21_combout\ <= NOT \aud_mono_1~21_combout\;
\ALT_INV_aud_mono_1~20_combout\ <= NOT \aud_mono_1~20_combout\;
\ALT_INV_aud_mono_1~19_combout\ <= NOT \aud_mono_1~19_combout\;
\ALT_INV_aud_mono_1~18_combout\ <= NOT \aud_mono_1~18_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w2_n2_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w2_n2_mux_dataout~0_combout\;
\ALT_INV_aud_mono_1~17_combout\ <= NOT \aud_mono_1~17_combout\;
\ALT_INV_aud_mono_1~16_combout\ <= NOT \aud_mono_1~16_combout\;
\ALT_INV_aud_mono_1~15_combout\ <= NOT \aud_mono_1~15_combout\;
\ALT_INV_aud_mono_1~14_combout\ <= NOT \aud_mono_1~14_combout\;
\ALT_INV_aud_mono_1~13_combout\ <= NOT \aud_mono_1~13_combout\;
\ALT_INV_aud_mono_1~12_combout\ <= NOT \aud_mono_1~12_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w1_n2_mux_dataout~0_combout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w1_n2_mux_dataout~0_combout\;
\ALT_INV_sw[5]~input_o\ <= NOT \sw[5]~input_o\;
\ALT_INV_sw[7]~input_o\ <= NOT \sw[7]~input_o\;
\ALT_INV_FPGA_I2C_SDAT~input_o\ <= NOT \FPGA_I2C_SDAT~input_o\;
\ALT_INV_~GND~combout\ <= NOT \~GND~combout\;
\WM8731|ALT_INV_data_index~11_combout\ <= NOT \WM8731|data_index~11_combout\;
\WM8731|ALT_INV_data_index~10_combout\ <= NOT \WM8731|data_index~10_combout\;
\WM8731|ALT_INV_data_index~9_combout\ <= NOT \WM8731|data_index~9_combout\;
\WM8731|ALT_INV_data_index[2]~8_combout\ <= NOT \WM8731|data_index[2]~8_combout\;
\WM8731|ALT_INV_Add1~1_combout\ <= NOT \WM8731|Add1~1_combout\;
\WM8731|ALT_INV_Add1~0_combout\ <= NOT \WM8731|Add1~0_combout\;
\WM8731|ALT_INV_data_index[2]~2_combout\ <= NOT \WM8731|data_index[2]~2_combout\;
\WM8731|ALT_INV_data_index[2]~1_combout\ <= NOT \WM8731|data_index[2]~1_combout\;
\WM8731|ALT_INV_i2c_busy~q\ <= NOT \WM8731|i2c_busy~q\;
\WM8731|ALT_INV_get_ack~1_combout\ <= NOT \WM8731|get_ack~1_combout\;
\WM8731|ALT_INV_data_index[2]~0_combout\ <= NOT \WM8731|data_index[2]~0_combout\;
\WM8731|ALT_INV_get_ack~0_combout\ <= NOT \WM8731|get_ack~0_combout\;
\ALT_INV_read_addr~33_combout\ <= NOT \read_addr~33_combout\;
\ALT_INV_read_addr~32_combout\ <= NOT \read_addr~32_combout\;
\ALT_INV_read_addr~30_combout\ <= NOT \read_addr~30_combout\;
\ALT_INV_read_addr~29_combout\ <= NOT \read_addr~29_combout\;
\ALT_INV_bitprsc~2_combout\ <= NOT \bitprsc~2_combout\;
\ALT_INV_read_addr~28_combout\ <= NOT \read_addr~28_combout\;
\ALT_INV_read_addr~27_combout\ <= NOT \read_addr~27_combout\;
\ALT_INV_read_addr~26_combout\ <= NOT \read_addr~26_combout\;
\ALT_INV_read_addr~25_combout\ <= NOT \read_addr~25_combout\;
\ALT_INV_LessThan4~0_combout\ <= NOT \LessThan4~0_combout\;
ALT_INV_bitprsc(1) <= NOT bitprsc(1);
ALT_INV_bitprsc(0) <= NOT bitprsc(0);
ALT_INV_bitprsc(2) <= NOT bitprsc(2);
\ALT_INV_read_addr[9]~22_combout\ <= NOT \read_addr[9]~22_combout\;
\ALT_INV_read_addr[9]~21_combout\ <= NOT \read_addr[9]~21_combout\;
\ALT_INV_read_addr[9]~20_combout\ <= NOT \read_addr[9]~20_combout\;
\ALT_INV_read_addr[9]~19_combout\ <= NOT \read_addr[9]~19_combout\;
\ALT_INV_LessThan1~1_combout\ <= NOT \LessThan1~1_combout\;
\ALT_INV_LessThan1~0_combout\ <= NOT \LessThan1~0_combout\;
\ALT_INV_read_addr[9]~18_combout\ <= NOT \read_addr[9]~18_combout\;
\ALT_INV_read_addr[9]~17_combout\ <= NOT \read_addr[9]~17_combout\;
\ALT_INV_read_addr[9]~16_combout\ <= NOT \read_addr[9]~16_combout\;
\ALT_INV_LessThan0~0_combout\ <= NOT \LessThan0~0_combout\;
\ALT_INV_read_addr[9]~15_combout\ <= NOT \read_addr[9]~15_combout\;
\ALT_INV_read_addr[9]~14_combout\ <= NOT \read_addr[9]~14_combout\;
\ALT_INV_read_addr[9]~13_combout\ <= NOT \read_addr[9]~13_combout\;
\ALT_INV_read_addr[9]~12_combout\ <= NOT \read_addr[9]~12_combout\;
\ALT_INV_read_addr[9]~11_combout\ <= NOT \read_addr[9]~11_combout\;
\ALT_INV_read_addr[9]~10_combout\ <= NOT \read_addr[9]~10_combout\;
\ALT_INV_read_addr[9]~9_combout\ <= NOT \read_addr[9]~9_combout\;
\ALT_INV_read_addr[9]~8_combout\ <= NOT \read_addr[9]~8_combout\;
\ALT_INV_read_addr[9]~7_combout\ <= NOT \read_addr[9]~7_combout\;
\ALT_INV_read_addr[9]~6_combout\ <= NOT \read_addr[9]~6_combout\;
\ALT_INV_read_addr[9]~5_combout\ <= NOT \read_addr[9]~5_combout\;
\ALT_INV_read_addr[9]~4_combout\ <= NOT \read_addr[9]~4_combout\;
\ALT_INV_read_addr[9]~3_combout\ <= NOT \read_addr[9]~3_combout\;
\ALT_INV_read_addr[9]~2_combout\ <= NOT \read_addr[9]~2_combout\;
\ALT_INV_bitprsc~1_combout\ <= NOT \bitprsc~1_combout\;
\WM8731|ALT_INV_Selector25~0_combout\ <= NOT \WM8731|Selector25~0_combout\;
\WM8731|ALT_INV_Mux1~4_combout\ <= NOT \WM8731|Mux1~4_combout\;
\WM8731|ALT_INV_data_index\(3) <= NOT \WM8731|data_index\(3);
\WM8731|ALT_INV_data_index\(2) <= NOT \WM8731|data_index\(2);
\WM8731|ALT_INV_Mux1~3_combout\ <= NOT \WM8731|Mux1~3_combout\;
ALT_INV_WM_i2c_data(12) <= NOT WM_i2c_data(12);
\WM8731|ALT_INV_Mux1~2_combout\ <= NOT \WM8731|Mux1~2_combout\;
ALT_INV_WM_i2c_data(11) <= NOT WM_i2c_data(11);
ALT_INV_WM_i2c_data(10) <= NOT WM_i2c_data(10);
ALT_INV_WM_i2c_data(9) <= NOT WM_i2c_data(9);
\WM8731|ALT_INV_Mux1~1_combout\ <= NOT \WM8731|Mux1~1_combout\;
ALT_INV_WM_i2c_data(4) <= NOT WM_i2c_data(4);
\WM8731|ALT_INV_Mux1~0_combout\ <= NOT \WM8731|Mux1~0_combout\;
\WM8731|ALT_INV_data_index\(1) <= NOT \WM8731|data_index\(1);
\WM8731|ALT_INV_data_index\(0) <= NOT \WM8731|data_index\(0);
ALT_INV_WM_i2c_data(3) <= NOT WM_i2c_data(3);
ALT_INV_WM_i2c_data(2) <= NOT WM_i2c_data(2);
ALT_INV_WM_i2c_data(1) <= NOT WM_i2c_data(1);
ALT_INV_WM_i2c_data(0) <= NOT WM_i2c_data(0);
\WM8731|ALT_INV_i2c_fsm~22_combout\ <= NOT \WM8731|i2c_fsm~22_combout\;
\WM8731|ALT_INV_i2c_fsm.st8~q\ <= NOT \WM8731|i2c_fsm.st8~q\;
\WM8731|ALT_INV_i2c_fsm~20_combout\ <= NOT \WM8731|i2c_fsm~20_combout\;
\WM8731|ALT_INV_i2c_sda~1_combout\ <= NOT \WM8731|i2c_sda~1_combout\;
\ALT_INV_WM_i2c_send_flag~q\ <= NOT \WM_i2c_send_flag~q\;
\WM8731|ALT_INV_i2c_fsm.st1~DUPLICATE_q\ <= NOT \WM8731|i2c_fsm.st1~DUPLICATE_q\;
\WM8731|ALT_INV_i2c_fsm.st7~DUPLICATE_q\ <= NOT \WM8731|i2c_fsm.st7~DUPLICATE_q\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\;
\WM8731|ALT_INV_i2c_fsm.st5~DUPLICATE_q\ <= NOT \WM8731|i2c_fsm.st5~DUPLICATE_q\;
\sound1|ALT_INV_data_index[0]~DUPLICATE_q\ <= NOT \sound1|data_index[0]~DUPLICATE_q\;
\sound1|ALT_INV_data_index[1]~DUPLICATE_q\ <= NOT \sound1|data_index[1]~DUPLICATE_q\;
\WM8731|ALT_INV_clk_prs[7]~DUPLICATE_q\ <= NOT \WM8731|clk_prs[7]~DUPLICATE_q\;
\WM8731|ALT_INV_clk_prs[0]~DUPLICATE_q\ <= NOT \WM8731|clk_prs[0]~DUPLICATE_q\;
\ALT_INV_led_counter[12]~DUPLICATE_q\ <= NOT \led_counter[12]~DUPLICATE_q\;
\ALT_INV_led_counter[11]~DUPLICATE_q\ <= NOT \led_counter[11]~DUPLICATE_q\;
\u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\ <= NOT \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\;
\ALT_INV_sw[0]~input_o\ <= NOT \sw[0]~input_o\;
\ALT_INV_key[1]~input_o\ <= NOT \key[1]~input_o\;
\ALT_INV_key[0]~input_o\ <= NOT \key[0]~input_o\;
\ALT_INV_key[3]~input_o\ <= NOT \key[3]~input_o\;
\ALT_INV_key[2]~input_o\ <= NOT \key[2]~input_o\;
\ALT_INV_sw[9]~input_o\ <= NOT \sw[9]~input_o\;
\ALT_INV_sw[8]~input_o\ <= NOT \sw[8]~input_o\;
\ALT_INV_sw[6]~input_o\ <= NOT \sw[6]~input_o\;

-- Location: IOOBUF_X16_Y81_N19
\AUD_BCLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_AUD_BCLK);

-- Location: IOOBUF_X2_Y81_N76
\AUD_XCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_AUD_XCK);

-- Location: IOOBUF_X8_Y81_N19
\AUD_ADCLRCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AUD_ADCLRCK);

-- Location: IOOBUF_X24_Y81_N2
\AUD_DACLRCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sound1|aud_dalr~q\,
	devoe => ww_devoe,
	o => ww_AUD_DACLRCK);

-- Location: IOOBUF_X16_Y81_N2
\AUD_DACDAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sound1|aud_dadat~q\,
	devoe => ww_devoe,
	o => ww_AUD_DACDAT);

-- Location: IOOBUF_X52_Y0_N2
\ledr[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ledr[0]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ledr(0));

-- Location: IOOBUF_X52_Y0_N19
\ledr[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ledr[1]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ledr(1));

-- Location: IOOBUF_X60_Y0_N2
\ledr[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ledr[2]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ledr(2));

-- Location: IOOBUF_X80_Y0_N2
\ledr[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ledr[3]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ledr(3));

-- Location: IOOBUF_X60_Y0_N19
\ledr[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ledr[4]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ledr(4));

-- Location: IOOBUF_X80_Y0_N19
\ledr[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ledr[5]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ledr(5));

-- Location: IOOBUF_X84_Y0_N2
\ledr[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ledr[6]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ledr(6));

-- Location: IOOBUF_X89_Y6_N5
\ledr[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ledr[7]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ledr(7));

-- Location: IOOBUF_X89_Y8_N5
\ledr[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ledr[8]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ledr(8));

-- Location: IOOBUF_X89_Y6_N22
\ledr[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ledr[9]~reg0_q\,
	devoe => ww_devoe,
	o => ww_ledr(9));

-- Location: IOOBUF_X89_Y8_N39
\hex[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex[0]~reg0_q\,
	devoe => ww_devoe,
	o => ww_hex(0));

-- Location: IOOBUF_X89_Y11_N79
\hex[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex[1]~reg0_q\,
	devoe => ww_devoe,
	o => ww_hex(1));

-- Location: IOOBUF_X89_Y11_N96
\hex[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex[2]~reg0_q\,
	devoe => ww_devoe,
	o => ww_hex(2));

-- Location: IOOBUF_X89_Y4_N79
\hex[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex[0]~reg0_q\,
	devoe => ww_devoe,
	o => ww_hex(3));

-- Location: IOOBUF_X89_Y13_N56
\hex[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex[4]~reg0_q\,
	devoe => ww_devoe,
	o => ww_hex(4));

-- Location: IOOBUF_X89_Y13_N39
\hex[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex[5]~reg0_q\,
	devoe => ww_devoe,
	o => ww_hex(5));

-- Location: IOOBUF_X89_Y4_N96
\hex[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex[6]~reg0_q\,
	devoe => ww_devoe,
	o => ww_hex(6));

-- Location: IOOBUF_X12_Y81_N19
\FPGA_I2C_SCLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WM8731|i2c_scl~q\,
	devoe => ww_devoe,
	o => ww_FPGA_I2C_SCLK);

-- Location: IOOBUF_X12_Y81_N2
\FPGA_I2C_SDAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WM8731|i2c_sda~reg0_q\,
	oe => \WM8731|i2c_sda~en_q\,
	devoe => ww_devoe,
	o => ww_FPGA_I2C_SDAT);

-- Location: IOIBUF_X32_Y0_N1
\clock_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock_50,
	o => \clock_50~input_o\);

-- Location: CLKCTRL_G4
\clock_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clock_50~input_o\,
	outclk => \clock_50~inputCLKENA0_outclk\);

-- Location: IOIBUF_X12_Y81_N1
\FPGA_I2C_SDAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_FPGA_I2C_SDAT,
	o => \FPGA_I2C_SDAT~input_o\);

-- Location: LABCELL_X29_Y20_N30
\WM8731|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~9_sumout\ = SUM(( \WM8731|clk_prs\(0) ) + ( VCC ) + ( !VCC ))
-- \WM8731|Add0~10\ = CARRY(( \WM8731|clk_prs\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(0),
	cin => GND,
	sumout => \WM8731|Add0~9_sumout\,
	cout => \WM8731|Add0~10\);

-- Location: FF_X29_Y20_N52
\WM8731|clk_prs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~29_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(7));

-- Location: LABCELL_X29_Y20_N36
\WM8731|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~1_sumout\ = SUM(( \WM8731|clk_prs\(2) ) + ( GND ) + ( \WM8731|Add0~6\ ))
-- \WM8731|Add0~2\ = CARRY(( \WM8731|clk_prs\(2) ) + ( GND ) + ( \WM8731|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(2),
	cin => \WM8731|Add0~6\,
	sumout => \WM8731|Add0~1_sumout\,
	cout => \WM8731|Add0~2\);

-- Location: LABCELL_X29_Y20_N39
\WM8731|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~17_sumout\ = SUM(( \WM8731|clk_prs\(3) ) + ( GND ) + ( \WM8731|Add0~2\ ))
-- \WM8731|Add0~18\ = CARRY(( \WM8731|clk_prs\(3) ) + ( GND ) + ( \WM8731|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(3),
	cin => \WM8731|Add0~2\,
	sumout => \WM8731|Add0~17_sumout\,
	cout => \WM8731|Add0~18\);

-- Location: FF_X29_Y20_N41
\WM8731|clk_prs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~17_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(3));

-- Location: LABCELL_X29_Y20_N42
\WM8731|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~21_sumout\ = SUM(( \WM8731|clk_prs\(4) ) + ( GND ) + ( \WM8731|Add0~18\ ))
-- \WM8731|Add0~22\ = CARRY(( \WM8731|clk_prs\(4) ) + ( GND ) + ( \WM8731|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(4),
	cin => \WM8731|Add0~18\,
	sumout => \WM8731|Add0~21_sumout\,
	cout => \WM8731|Add0~22\);

-- Location: FF_X29_Y20_N44
\WM8731|clk_prs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~21_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(4));

-- Location: LABCELL_X29_Y20_N45
\WM8731|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~25_sumout\ = SUM(( \WM8731|clk_prs\(5) ) + ( GND ) + ( \WM8731|Add0~22\ ))
-- \WM8731|Add0~26\ = CARRY(( \WM8731|clk_prs\(5) ) + ( GND ) + ( \WM8731|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(5),
	cin => \WM8731|Add0~22\,
	sumout => \WM8731|Add0~25_sumout\,
	cout => \WM8731|Add0~26\);

-- Location: FF_X29_Y20_N47
\WM8731|clk_prs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~25_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(5));

-- Location: LABCELL_X29_Y20_N48
\WM8731|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~13_sumout\ = SUM(( \WM8731|clk_prs\(6) ) + ( GND ) + ( \WM8731|Add0~26\ ))
-- \WM8731|Add0~14\ = CARRY(( \WM8731|clk_prs\(6) ) + ( GND ) + ( \WM8731|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(6),
	cin => \WM8731|Add0~26\,
	sumout => \WM8731|Add0~13_sumout\,
	cout => \WM8731|Add0~14\);

-- Location: FF_X29_Y20_N50
\WM8731|clk_prs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~13_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(6));

-- Location: LABCELL_X29_Y20_N51
\WM8731|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~29_sumout\ = SUM(( \WM8731|clk_prs\(7) ) + ( GND ) + ( \WM8731|Add0~14\ ))
-- \WM8731|Add0~30\ = CARRY(( \WM8731|clk_prs\(7) ) + ( GND ) + ( \WM8731|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(7),
	cin => \WM8731|Add0~14\,
	sumout => \WM8731|Add0~29_sumout\,
	cout => \WM8731|Add0~30\);

-- Location: FF_X29_Y20_N53
\WM8731|clk_prs[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~29_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs[7]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y20_N12
\WM8731|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|LessThan1~0_combout\ = ( \WM8731|clk_prs\(5) & ( \WM8731|clk_prs\(6) & ( (\WM8731|clk_prs\(3) & \WM8731|clk_prs\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \WM8731|ALT_INV_clk_prs\(3),
	datad => \WM8731|ALT_INV_clk_prs\(4),
	datae => \WM8731|ALT_INV_clk_prs\(5),
	dataf => \WM8731|ALT_INV_clk_prs\(6),
	combout => \WM8731|LessThan1~0_combout\);

-- Location: LABCELL_X29_Y20_N54
\WM8731|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~33_sumout\ = SUM(( \WM8731|clk_prs\(8) ) + ( GND ) + ( \WM8731|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(8),
	cin => \WM8731|Add0~30\,
	sumout => \WM8731|Add0~33_sumout\);

-- Location: FF_X29_Y20_N56
\WM8731|clk_prs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~33_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(8));

-- Location: LABCELL_X29_Y20_N27
\WM8731|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|LessThan0~0_combout\ = ( \WM8731|clk_prs\(8) & ( \WM8731|clk_prs\(1) ) ) # ( !\WM8731|clk_prs\(8) & ( \WM8731|clk_prs\(1) & ( (\WM8731|clk_prs[7]~DUPLICATE_q\ & \WM8731|LessThan1~0_combout\) ) ) ) # ( \WM8731|clk_prs\(8) & ( !\WM8731|clk_prs\(1) ) 
-- ) # ( !\WM8731|clk_prs\(8) & ( !\WM8731|clk_prs\(1) & ( (\WM8731|clk_prs[7]~DUPLICATE_q\ & (\WM8731|LessThan1~0_combout\ & \WM8731|clk_prs\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101111111111111111100000101000001011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_prs[7]~DUPLICATE_q\,
	datac => \WM8731|ALT_INV_LessThan1~0_combout\,
	datad => \WM8731|ALT_INV_clk_prs\(2),
	datae => \WM8731|ALT_INV_clk_prs\(8),
	dataf => \WM8731|ALT_INV_clk_prs\(1),
	combout => \WM8731|LessThan0~0_combout\);

-- Location: FF_X29_Y20_N31
\WM8731|clk_prs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~9_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(0));

-- Location: LABCELL_X29_Y20_N33
\WM8731|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add0~5_sumout\ = SUM(( \WM8731|clk_prs\(1) ) + ( GND ) + ( \WM8731|Add0~10\ ))
-- \WM8731|Add0~6\ = CARRY(( \WM8731|clk_prs\(1) ) + ( GND ) + ( \WM8731|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \WM8731|ALT_INV_clk_prs\(1),
	cin => \WM8731|Add0~10\,
	sumout => \WM8731|Add0~5_sumout\,
	cout => \WM8731|Add0~6\);

-- Location: FF_X29_Y20_N35
\WM8731|clk_prs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~5_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(1));

-- Location: FF_X29_Y20_N38
\WM8731|clk_prs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~1_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs\(2));

-- Location: FF_X29_Y20_N32
\WM8731|clk_prs[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Add0~9_sumout\,
	sclr => \WM8731|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_prs[0]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y20_N18
\WM8731|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Equal0~0_combout\ = ( \WM8731|clk_prs\(5) & ( !\WM8731|clk_prs\(6) & ( (!\WM8731|clk_prs\(8) & (\WM8731|clk_prs\(3) & (\WM8731|clk_prs\(1) & \WM8731|clk_prs\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_prs\(8),
	datab => \WM8731|ALT_INV_clk_prs\(3),
	datac => \WM8731|ALT_INV_clk_prs\(1),
	datad => \WM8731|ALT_INV_clk_prs\(4),
	datae => \WM8731|ALT_INV_clk_prs\(5),
	dataf => \WM8731|ALT_INV_clk_prs\(6),
	combout => \WM8731|Equal0~0_combout\);

-- Location: LABCELL_X29_Y20_N9
\WM8731|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Equal0~1_combout\ = ( \WM8731|Equal0~0_combout\ & ( (\WM8731|clk_prs\(2) & (!\WM8731|clk_prs[0]~DUPLICATE_q\ & !\WM8731|clk_prs\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_prs\(2),
	datac => \WM8731|ALT_INV_clk_prs[0]~DUPLICATE_q\,
	datad => \WM8731|ALT_INV_clk_prs\(7),
	dataf => \WM8731|ALT_INV_Equal0~0_combout\,
	combout => \WM8731|Equal0~1_combout\);

-- Location: FF_X29_Y20_N10
\WM8731|ack_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|ack_en~q\);

-- Location: LABCELL_X29_Y20_N6
\WM8731|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Equal1~0_combout\ = ( \WM8731|Equal0~0_combout\ & ( (!\WM8731|clk_prs\(2) & (\WM8731|clk_prs[0]~DUPLICATE_q\ & \WM8731|clk_prs[7]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_prs\(2),
	datab => \WM8731|ALT_INV_clk_prs[0]~DUPLICATE_q\,
	datac => \WM8731|ALT_INV_clk_prs[7]~DUPLICATE_q\,
	dataf => \WM8731|ALT_INV_Equal0~0_combout\,
	combout => \WM8731|Equal1~0_combout\);

-- Location: FF_X29_Y20_N8
\WM8731|clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_en~q\);

-- Location: IOIBUF_X40_Y0_N1
\key[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(2),
	o => \key[2]~input_o\);

-- Location: IOIBUF_X36_Y0_N1
\key[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(0),
	o => \key[0]~input_o\);

-- Location: MLABCELL_X28_Y20_N18
\WM8731|i2c_busy~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_busy~0_combout\ = ( \WM8731|i2c_busy~q\ & ( \WM8731|i2c_fsm.st0~q\ ) ) # ( \WM8731|i2c_busy~q\ & ( !\WM8731|i2c_fsm.st0~q\ & ( (!\WM8731|clk_en~q\) # (\WM_i2c_send_flag~q\) ) ) ) # ( !\WM8731|i2c_busy~q\ & ( !\WM8731|i2c_fsm.st0~q\ & ( 
-- (\WM_i2c_send_flag~q\ & \WM8731|clk_en~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_WM_i2c_send_flag~q\,
	datac => \WM8731|ALT_INV_clk_en~q\,
	datae => \WM8731|ALT_INV_i2c_busy~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	combout => \WM8731|i2c_busy~0_combout\);

-- Location: FF_X28_Y20_N19
\WM8731|i2c_busy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_busy~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_busy~q\);

-- Location: IOIBUF_X36_Y0_N18
\key[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(1),
	o => \key[1]~input_o\);

-- Location: IOIBUF_X40_Y0_N18
\key[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(3),
	o => \key[3]~input_o\);

-- Location: MLABCELL_X28_Y16_N0
\WM_i2c_send_flag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_send_flag~0_combout\ = ( \WM_i2c_send_flag~q\ & ( \key[3]~input_o\ & ( (!\key[2]~input_o\) # ((!\key[0]~input_o\) # (!\key[1]~input_o\)) ) ) ) # ( !\WM_i2c_send_flag~q\ & ( \key[3]~input_o\ & ( (!\WM8731|i2c_busy~q\ & ((!\key[2]~input_o\) # 
-- ((!\key[0]~input_o\) # (!\key[1]~input_o\)))) ) ) ) # ( \WM_i2c_send_flag~q\ & ( !\key[3]~input_o\ ) ) # ( !\WM_i2c_send_flag~q\ & ( !\key[3]~input_o\ & ( !\WM8731|i2c_busy~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111111111111111110000111000001111111111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_key[0]~input_o\,
	datac => \WM8731|ALT_INV_i2c_busy~q\,
	datad => \ALT_INV_key[1]~input_o\,
	datae => \ALT_INV_WM_i2c_send_flag~q\,
	dataf => \ALT_INV_key[3]~input_o\,
	combout => \WM_i2c_send_flag~0_combout\);

-- Location: FF_X28_Y16_N2
WM_i2c_send_flag : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_send_flag~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM_i2c_send_flag~q\);

-- Location: LABCELL_X27_Y20_N15
\WM8731|i2c_fsm~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~18_combout\ = ( \WM8731|i2c_fsm.st6~q\ & ( (!\WM8731|clk_en~q\ & (((!\WM8731|ack_en~q\ & \WM8731|i2c_fsm.st7~q\)))) # (\WM8731|clk_en~q\ & (((!\WM8731|ack_en~q\ & \WM8731|i2c_fsm.st7~q\)) # (\WM8731|get_ack~q\))) ) ) # ( 
-- !\WM8731|i2c_fsm.st6~q\ & ( (!\WM8731|ack_en~q\ & \WM8731|i2c_fsm.st7~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000010001111100010001000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_en~q\,
	datab => \WM8731|ALT_INV_get_ack~q\,
	datac => \WM8731|ALT_INV_ack_en~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st7~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	combout => \WM8731|i2c_fsm~18_combout\);

-- Location: FF_X27_Y20_N17
\WM8731|i2c_fsm.st7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st7~q\);

-- Location: LABCELL_X27_Y20_N6
\WM8731|i2c_fsm~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~14_combout\ = ( \WM8731|ack_en~q\ & ( (!\WM8731|i2c_fsm.st3~q\ & (!\WM8731|i2c_fsm.st7~q\ & (!\WM8731|i2c_fsm.st5~DUPLICATE_q\ & !\WM8731|clk_en~q\))) ) ) # ( !\WM8731|ack_en~q\ & ( (((!\WM8731|clk_en~q\) # 
-- (\WM8731|i2c_fsm.st5~DUPLICATE_q\)) # (\WM8731|i2c_fsm.st7~q\)) # (\WM8731|i2c_fsm.st3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101111111111111110111111110000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st3~q\,
	datab => \WM8731|ALT_INV_i2c_fsm.st7~q\,
	datac => \WM8731|ALT_INV_i2c_fsm.st5~DUPLICATE_q\,
	datad => \WM8731|ALT_INV_clk_en~q\,
	dataf => \WM8731|ALT_INV_ack_en~q\,
	combout => \WM8731|i2c_fsm~14_combout\);

-- Location: LABCELL_X27_Y20_N3
\WM8731|i2c_fsm~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~19_combout\ = ( \WM8731|i2c_fsm.st0~q\ & ( (\WM8731|i2c_fsm~14_combout\ & \WM8731|i2c_fsm.st1~q\) ) ) # ( !\WM8731|i2c_fsm.st0~q\ & ( (!\WM8731|clk_en~q\ & (\WM8731|i2c_fsm~14_combout\ & ((\WM8731|i2c_fsm.st1~q\)))) # (\WM8731|clk_en~q\ & 
-- (((\WM8731|i2c_fsm~14_combout\ & \WM8731|i2c_fsm.st1~q\)) # (\WM_i2c_send_flag~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_en~q\,
	datab => \WM8731|ALT_INV_i2c_fsm~14_combout\,
	datac => \ALT_INV_WM_i2c_send_flag~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st1~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	combout => \WM8731|i2c_fsm~19_combout\);

-- Location: FF_X27_Y20_N5
\WM8731|i2c_fsm.st1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st1~q\);

-- Location: LABCELL_X27_Y20_N0
\WM8731|i2c_fsm~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~15_combout\ = ( \WM8731|get_ack~q\ & ( (!\WM8731|clk_en~q\ & (\WM8731|i2c_fsm~14_combout\ & ((\WM8731|i2c_fsm.st2~q\)))) # (\WM8731|clk_en~q\ & (((\WM8731|i2c_fsm~14_combout\ & \WM8731|i2c_fsm.st2~q\)) # (\WM8731|i2c_fsm.st1~q\))) ) ) # ( 
-- !\WM8731|get_ack~q\ & ( (!\WM8731|clk_en~q\ & (\WM8731|i2c_fsm~14_combout\ & ((\WM8731|i2c_fsm.st2~q\)))) # (\WM8731|clk_en~q\ & (((\WM8731|i2c_fsm.st2~q\) # (\WM8731|i2c_fsm.st1~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101110111000001010111011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_en~q\,
	datab => \WM8731|ALT_INV_i2c_fsm~14_combout\,
	datac => \WM8731|ALT_INV_i2c_fsm.st1~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st2~q\,
	dataf => \WM8731|ALT_INV_get_ack~q\,
	combout => \WM8731|i2c_fsm~15_combout\);

-- Location: FF_X27_Y20_N1
\WM8731|i2c_fsm.st2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st2~q\);

-- Location: LABCELL_X27_Y20_N39
\WM8731|i2c_fsm~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~16_combout\ = ( \WM8731|i2c_fsm.st2~q\ & ( (!\WM8731|get_ack~q\ & (!\WM8731|ack_en~q\ & ((\WM8731|i2c_fsm.st3~q\)))) # (\WM8731|get_ack~q\ & (((!\WM8731|ack_en~q\ & \WM8731|i2c_fsm.st3~q\)) # (\WM8731|clk_en~q\))) ) ) # ( 
-- !\WM8731|i2c_fsm.st2~q\ & ( (!\WM8731|ack_en~q\ & \WM8731|i2c_fsm.st3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000101110011010000010111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_get_ack~q\,
	datab => \WM8731|ALT_INV_ack_en~q\,
	datac => \WM8731|ALT_INV_clk_en~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st3~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st2~q\,
	combout => \WM8731|i2c_fsm~16_combout\);

-- Location: FF_X27_Y20_N40
\WM8731|i2c_fsm.st3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st3~q\);

-- Location: LABCELL_X27_Y20_N51
\WM8731|i2c_fsm~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~24_combout\ = ( \WM8731|i2c_fsm.st4~q\ & ( \WM8731|i2c_fsm.st3~q\ & ( (!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\) ) ) ) # ( !\WM8731|i2c_fsm.st4~q\ & ( \WM8731|i2c_fsm.st3~q\ & ( (!\FPGA_I2C_SDAT~input_o\ & 
-- (\WM8731|ack_en~q\ & ((!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\)))) ) ) ) # ( \WM8731|i2c_fsm.st4~q\ & ( !\WM8731|i2c_fsm.st3~q\ & ( (!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100100010000000101111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datab => \WM8731|ALT_INV_ack_en~q\,
	datac => \WM8731|ALT_INV_i2c_fsm~20_combout\,
	datad => \WM8731|ALT_INV_i2c_sda~1_combout\,
	datae => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st3~q\,
	combout => \WM8731|i2c_fsm~24_combout\);

-- Location: FF_X27_Y20_N53
\WM8731|i2c_fsm.st4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st4~q\);

-- Location: LABCELL_X27_Y20_N42
\WM8731|i2c_fsm~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~20_combout\ = ( \WM8731|get_ack~q\ & ( \WM8731|i2c_fsm.st2~q\ & ( (!\WM_i2c_send_flag~q\ & !\WM8731|i2c_fsm.st0~q\) ) ) ) # ( !\WM8731|get_ack~q\ & ( \WM8731|i2c_fsm.st2~q\ & ( (!\WM_i2c_send_flag~q\) # (\WM8731|i2c_fsm.st0~q\) ) ) ) # ( 
-- \WM8731|get_ack~q\ & ( !\WM8731|i2c_fsm.st2~q\ & ( (!\WM_i2c_send_flag~q\ & !\WM8731|i2c_fsm.st0~q\) ) ) ) # ( !\WM8731|get_ack~q\ & ( !\WM8731|i2c_fsm.st2~q\ & ( (!\WM8731|i2c_fsm.st0~q\ & (((!\WM_i2c_send_flag~q\)))) # (\WM8731|i2c_fsm.st0~q\ & 
-- (((\WM8731|i2c_fsm.st6~q\)) # (\WM8731|i2c_fsm.st4~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001011111110011000000000011001100111111111100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	datab => \ALT_INV_WM_i2c_send_flag~q\,
	datac => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	datae => \WM8731|ALT_INV_get_ack~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st2~q\,
	combout => \WM8731|i2c_fsm~20_combout\);

-- Location: LABCELL_X27_Y20_N18
\WM8731|i2c_fsm~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~25_combout\ = ( \WM8731|i2c_fsm.st8~q\ & ( \WM8731|ack_en~q\ & ( (!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\) ) ) ) # ( !\WM8731|i2c_fsm.st8~q\ & ( \WM8731|ack_en~q\ & ( (!\FPGA_I2C_SDAT~input_o\ & (\WM8731|i2c_fsm.st7~q\ 
-- & ((!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\)))) ) ) ) # ( \WM8731|i2c_fsm.st8~q\ & ( !\WM8731|ack_en~q\ & ( (!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110111011101100000000101100001011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_sda~1_combout\,
	datab => \WM8731|ALT_INV_i2c_fsm~20_combout\,
	datac => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datad => \WM8731|ALT_INV_i2c_fsm.st7~q\,
	datae => \WM8731|ALT_INV_i2c_fsm.st8~q\,
	dataf => \WM8731|ALT_INV_ack_en~q\,
	combout => \WM8731|i2c_fsm~25_combout\);

-- Location: FF_X27_Y20_N20
\WM8731|i2c_fsm.st8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st8~q\);

-- Location: LABCELL_X27_Y20_N57
\WM8731|i2c_fsm~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~22_combout\ = ( !\WM8731|i2c_fsm.st8~q\ & ( (\WM_i2c_send_flag~q\) # (\WM8731|i2c_fsm.st0~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	datac => \ALT_INV_WM_i2c_send_flag~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st8~q\,
	combout => \WM8731|i2c_fsm~22_combout\);

-- Location: FF_X27_Y20_N16
\WM8731|i2c_fsm.st7~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st7~DUPLICATE_q\);

-- Location: FF_X27_Y20_N37
\WM8731|i2c_fsm.st5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st5~q\);

-- Location: MLABCELL_X28_Y20_N51
\WM8731|WideNor0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|WideNor0~combout\ = ( \WM8731|i2c_fsm.st5~q\ ) # ( !\WM8731|i2c_fsm.st5~q\ & ( (\WM8731|i2c_fsm.st7~DUPLICATE_q\) # (\WM8731|i2c_fsm.st3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st3~q\,
	datac => \WM8731|ALT_INV_i2c_fsm.st7~DUPLICATE_q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st5~q\,
	combout => \WM8731|WideNor0~combout\);

-- Location: MLABCELL_X28_Y20_N54
\WM8731|i2c_fsm~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~23_combout\ = ( \WM8731|i2c_fsm.st0~q\ & ( \FPGA_I2C_SDAT~input_o\ & ( (!\WM8731|ack_en~q\ & (((!\WM8731|clk_en~q\)) # (\WM8731|i2c_fsm~22_combout\))) # (\WM8731|ack_en~q\ & (!\WM8731|WideNor0~combout\ & ((!\WM8731|clk_en~q\) # 
-- (\WM8731|i2c_fsm~22_combout\)))) ) ) ) # ( !\WM8731|i2c_fsm.st0~q\ & ( \FPGA_I2C_SDAT~input_o\ & ( (\WM8731|i2c_fsm~22_combout\ & (\WM8731|clk_en~q\ & !\WM8731|WideNor0~combout\)) ) ) ) # ( \WM8731|i2c_fsm.st0~q\ & ( !\FPGA_I2C_SDAT~input_o\ & ( 
-- (!\WM8731|clk_en~q\) # (\WM8731|i2c_fsm~22_combout\) ) ) ) # ( !\WM8731|i2c_fsm.st0~q\ & ( !\FPGA_I2C_SDAT~input_o\ & ( (!\WM8731|clk_en~q\ & (\WM8731|ack_en~q\ & ((\WM8731|WideNor0~combout\)))) # (\WM8731|clk_en~q\ & (\WM8731|i2c_fsm~22_combout\ & 
-- ((!\WM8731|WideNor0~combout\) # (\WM8731|ack_en~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010001111100111111001100000011000000001111001110100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_ack_en~q\,
	datab => \WM8731|ALT_INV_i2c_fsm~22_combout\,
	datac => \WM8731|ALT_INV_clk_en~q\,
	datad => \WM8731|ALT_INV_WideNor0~combout\,
	datae => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	dataf => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	combout => \WM8731|i2c_fsm~23_combout\);

-- Location: FF_X28_Y20_N56
\WM8731|i2c_fsm.st0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st0~q\);

-- Location: LABCELL_X27_Y20_N24
\WM8731|get_ack~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|get_ack~0_combout\ = ( \WM8731|clk_en~q\ & ( !\WM8731|i2c_fsm.st3~q\ & ( (!\WM8731|i2c_fsm.st5~DUPLICATE_q\ & (\WM8731|i2c_fsm.st0~q\ & (!\WM8731|i2c_fsm.st8~q\ & !\WM8731|i2c_fsm.st7~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st5~DUPLICATE_q\,
	datab => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	datac => \WM8731|ALT_INV_i2c_fsm.st8~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st7~q\,
	datae => \WM8731|ALT_INV_clk_en~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st3~q\,
	combout => \WM8731|get_ack~0_combout\);

-- Location: LABCELL_X27_Y20_N9
\WM8731|data_index~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index~11_combout\ = ( !\WM8731|i2c_fsm.st4~q\ & ( !\WM8731|i2c_fsm.st8~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \WM8731|ALT_INV_i2c_fsm.st8~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	combout => \WM8731|data_index~11_combout\);

-- Location: MLABCELL_X25_Y20_N3
\WM8731|data_index[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index[2]~1_combout\ = ( !\WM8731|i2c_fsm.st6~q\ & ( !\WM8731|i2c_fsm.st2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \WM8731|ALT_INV_i2c_fsm.st2~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	combout => \WM8731|data_index[2]~1_combout\);

-- Location: FF_X27_Y20_N4
\WM8731|i2c_fsm.st1~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st1~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y20_N30
\WM8731|data_index~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index~3_combout\ = ( \WM8731|data_index\(0) & ( \WM8731|get_ack~0_combout\ & ( (((!\WM8731|data_index[2]~1_combout\ & \WM8731|data_index[2]~2_combout\)) # (\WM8731|i2c_fsm.st1~DUPLICATE_q\)) # (\WM8731|data_index[2]~0_combout\) ) ) ) # ( 
-- !\WM8731|data_index\(0) & ( \WM8731|get_ack~0_combout\ ) ) # ( \WM8731|data_index\(0) & ( !\WM8731|get_ack~0_combout\ ) ) # ( !\WM8731|data_index\(0) & ( !\WM8731|get_ack~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111110010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index[2]~1_combout\,
	datab => \WM8731|ALT_INV_data_index[2]~2_combout\,
	datac => \WM8731|ALT_INV_data_index[2]~0_combout\,
	datad => \WM8731|ALT_INV_i2c_fsm.st1~DUPLICATE_q\,
	datae => \WM8731|ALT_INV_data_index\(0),
	dataf => \WM8731|ALT_INV_get_ack~0_combout\,
	combout => \WM8731|data_index~3_combout\);

-- Location: MLABCELL_X25_Y20_N42
\WM8731|data_index[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index[2]~8_combout\ = ( \WM8731|i2c_fsm.st6~q\ & ( (\WM8731|get_ack~0_combout\ & !\WM8731|data_index[2]~2_combout\) ) ) # ( !\WM8731|i2c_fsm.st6~q\ & ( (\WM8731|get_ack~0_combout\ & ((!\WM8731|data_index[2]~2_combout\) # 
-- ((!\WM8731|i2c_fsm.st2~q\ & !\WM8731|i2c_fsm.st4~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000000010101010100000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_get_ack~0_combout\,
	datab => \WM8731|ALT_INV_i2c_fsm.st2~q\,
	datac => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	datad => \WM8731|ALT_INV_data_index[2]~2_combout\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	combout => \WM8731|data_index[2]~8_combout\);

-- Location: MLABCELL_X25_Y20_N36
\WM8731|data_index[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index[2]~4_combout\ = ( \FPGA_I2C_SDAT~input_o\ & ( \WM8731|ack_en~q\ & ( \WM8731|data_index[2]~8_combout\ ) ) ) # ( !\FPGA_I2C_SDAT~input_o\ & ( \WM8731|ack_en~q\ & ( ((!\WM8731|i2c_fsm.st7~DUPLICATE_q\ & ((\WM8731|i2c_fsm.st5~DUPLICATE_q\) 
-- # (\WM8731|i2c_fsm.st3~q\)))) # (\WM8731|data_index[2]~8_combout\) ) ) ) # ( \FPGA_I2C_SDAT~input_o\ & ( !\WM8731|ack_en~q\ & ( \WM8731|data_index[2]~8_combout\ ) ) ) # ( !\FPGA_I2C_SDAT~input_o\ & ( !\WM8731|ack_en~q\ & ( \WM8731|data_index[2]~8_combout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100111011101110110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st7~DUPLICATE_q\,
	datab => \WM8731|ALT_INV_data_index[2]~8_combout\,
	datac => \WM8731|ALT_INV_i2c_fsm.st3~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st5~DUPLICATE_q\,
	datae => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	dataf => \WM8731|ALT_INV_ack_en~q\,
	combout => \WM8731|data_index[2]~4_combout\);

-- Location: FF_X25_Y20_N32
\WM8731|data_index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|data_index~3_combout\,
	ena => \WM8731|data_index[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|data_index\(0));

-- Location: MLABCELL_X25_Y20_N45
\WM8731|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add1~1_combout\ = ( \WM8731|data_index\(1) & ( !\WM8731|data_index\(2) ) ) # ( !\WM8731|data_index\(1) & ( !\WM8731|data_index\(0) $ (!\WM8731|data_index\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \WM8731|ALT_INV_data_index\(0),
	datad => \WM8731|ALT_INV_data_index\(2),
	dataf => \WM8731|ALT_INV_data_index\(1),
	combout => \WM8731|Add1~1_combout\);

-- Location: MLABCELL_X25_Y20_N6
\WM8731|data_index~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index~6_combout\ = ( \WM8731|data_index[2]~1_combout\ & ( \WM8731|data_index[2]~0_combout\ ) ) # ( !\WM8731|data_index[2]~1_combout\ & ( \WM8731|data_index[2]~0_combout\ ) ) # ( \WM8731|data_index[2]~1_combout\ & ( 
-- !\WM8731|data_index[2]~0_combout\ & ( ((!\WM8731|Add1~1_combout\) # (!\WM8731|get_ack~0_combout\)) # (\WM8731|i2c_fsm.st1~DUPLICATE_q\) ) ) ) # ( !\WM8731|data_index[2]~1_combout\ & ( !\WM8731|data_index[2]~0_combout\ & ( ((!\WM8731|Add1~1_combout\) # 
-- ((!\WM8731|get_ack~0_combout\) # (\WM8731|data_index[2]~2_combout\))) # (\WM8731|i2c_fsm.st1~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111111111111111011111110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st1~DUPLICATE_q\,
	datab => \WM8731|ALT_INV_Add1~1_combout\,
	datac => \WM8731|ALT_INV_get_ack~0_combout\,
	datad => \WM8731|ALT_INV_data_index[2]~2_combout\,
	datae => \WM8731|ALT_INV_data_index[2]~1_combout\,
	dataf => \WM8731|ALT_INV_data_index[2]~0_combout\,
	combout => \WM8731|data_index~6_combout\);

-- Location: FF_X25_Y20_N8
\WM8731|data_index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|data_index~6_combout\,
	ena => \WM8731|data_index[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|data_index\(2));

-- Location: MLABCELL_X25_Y20_N48
\WM8731|data_index[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index[2]~2_combout\ = ( \WM8731|data_index\(0) & ( (\WM8731|i2c_fsm.st4~q\ & !\WM8731|data_index\(3)) ) ) # ( !\WM8731|data_index\(0) & ( (!\WM8731|i2c_fsm.st4~q\ & (!\WM8731|data_index\(3) & (!\WM8731|data_index\(1) & 
-- !\WM8731|data_index\(2)))) # (\WM8731|i2c_fsm.st4~q\ & ((!\WM8731|data_index\(3)) # ((!\WM8731|data_index\(1) & !\WM8731|data_index\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010001000100110101000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	datab => \WM8731|ALT_INV_data_index\(3),
	datac => \WM8731|ALT_INV_data_index\(1),
	datad => \WM8731|ALT_INV_data_index\(2),
	dataf => \WM8731|ALT_INV_data_index\(0),
	combout => \WM8731|data_index[2]~2_combout\);

-- Location: MLABCELL_X25_Y20_N0
\WM8731|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Add1~0_combout\ = ( \WM8731|data_index\(1) & ( !\WM8731|data_index\(0) ) ) # ( !\WM8731|data_index\(1) & ( \WM8731|data_index\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \WM8731|ALT_INV_data_index\(0),
	dataf => \WM8731|ALT_INV_data_index\(1),
	combout => \WM8731|Add1~0_combout\);

-- Location: MLABCELL_X25_Y20_N33
\WM8731|data_index~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index~5_combout\ = ( \WM8731|Add1~0_combout\ & ( \WM8731|get_ack~0_combout\ & ( (((!\WM8731|data_index[2]~1_combout\ & \WM8731|data_index[2]~2_combout\)) # (\WM8731|data_index[2]~0_combout\)) # (\WM8731|i2c_fsm.st1~DUPLICATE_q\) ) ) ) # ( 
-- !\WM8731|Add1~0_combout\ & ( \WM8731|get_ack~0_combout\ ) ) # ( \WM8731|Add1~0_combout\ & ( !\WM8731|get_ack~0_combout\ ) ) # ( !\WM8731|Add1~0_combout\ & ( !\WM8731|get_ack~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111110010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index[2]~1_combout\,
	datab => \WM8731|ALT_INV_data_index[2]~2_combout\,
	datac => \WM8731|ALT_INV_i2c_fsm.st1~DUPLICATE_q\,
	datad => \WM8731|ALT_INV_data_index[2]~0_combout\,
	datae => \WM8731|ALT_INV_Add1~0_combout\,
	dataf => \WM8731|ALT_INV_get_ack~0_combout\,
	combout => \WM8731|data_index~5_combout\);

-- Location: FF_X25_Y20_N35
\WM8731|data_index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|data_index~5_combout\,
	ena => \WM8731|data_index[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|data_index\(1));

-- Location: MLABCELL_X25_Y20_N24
\WM8731|data_index~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index~10_combout\ = ( !\WM8731|data_index\(2) & ( \WM8731|i2c_fsm.st6~q\ & ( (!\WM8731|data_index\(1) & !\WM8731|data_index\(0)) ) ) ) # ( \WM8731|data_index\(2) & ( !\WM8731|i2c_fsm.st6~q\ & ( (!\WM8731|i2c_fsm.st4~q\ & 
-- !\WM8731|i2c_fsm.st2~q\) ) ) ) # ( !\WM8731|data_index\(2) & ( !\WM8731|i2c_fsm.st6~q\ & ( (!\WM8731|i2c_fsm.st4~q\ & ((!\WM8731|i2c_fsm.st2~q\) # ((!\WM8731|data_index\(1) & !\WM8731|data_index\(0))))) # (\WM8731|i2c_fsm.st4~q\ & 
-- (((!\WM8731|data_index\(1) & !\WM8731|data_index\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100010001000100010001000100011110000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	datab => \WM8731|ALT_INV_i2c_fsm.st2~q\,
	datac => \WM8731|ALT_INV_data_index\(1),
	datad => \WM8731|ALT_INV_data_index\(0),
	datae => \WM8731|ALT_INV_data_index\(2),
	dataf => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	combout => \WM8731|data_index~10_combout\);

-- Location: MLABCELL_X25_Y20_N18
\WM8731|data_index~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index~9_combout\ = ( \WM8731|i2c_fsm.st7~DUPLICATE_q\ & ( \WM8731|clk_en~q\ & ( (\WM8731|i2c_fsm.st5~DUPLICATE_q\ & \WM8731|data_index~10_combout\) ) ) ) # ( !\WM8731|i2c_fsm.st7~DUPLICATE_q\ & ( \WM8731|clk_en~q\ & ( 
-- (\WM8731|data_index~10_combout\ & (((\WM8731|data_index~11_combout\ & \WM8731|i2c_fsm.st0~q\)) # (\WM8731|i2c_fsm.st5~DUPLICATE_q\))) ) ) ) # ( \WM8731|i2c_fsm.st7~DUPLICATE_q\ & ( !\WM8731|clk_en~q\ & ( \WM8731|i2c_fsm.st5~DUPLICATE_q\ ) ) ) # ( 
-- !\WM8731|i2c_fsm.st7~DUPLICATE_q\ & ( !\WM8731|clk_en~q\ & ( \WM8731|i2c_fsm.st5~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000011000001110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index~11_combout\,
	datab => \WM8731|ALT_INV_i2c_fsm.st5~DUPLICATE_q\,
	datac => \WM8731|ALT_INV_data_index~10_combout\,
	datad => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	datae => \WM8731|ALT_INV_i2c_fsm.st7~DUPLICATE_q\,
	dataf => \WM8731|ALT_INV_clk_en~q\,
	combout => \WM8731|data_index~9_combout\);

-- Location: MLABCELL_X25_Y20_N12
\WM8731|data_index~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index~7_combout\ = ( \WM8731|data_index\(3) & ( \WM8731|data_index~9_combout\ & ( ((\WM8731|i2c_fsm.st5~DUPLICATE_q\ & ((!\WM8731|ack_en~q\) # (\FPGA_I2C_SDAT~input_o\)))) # (\WM8731|i2c_fsm.st3~q\) ) ) ) # ( !\WM8731|data_index\(3) & ( 
-- \WM8731|data_index~9_combout\ & ( (!\FPGA_I2C_SDAT~input_o\ & (\WM8731|i2c_fsm.st3~q\ & \WM8731|ack_en~q\)) ) ) ) # ( \WM8731|data_index\(3) & ( !\WM8731|data_index~9_combout\ ) ) # ( !\WM8731|data_index\(3) & ( !\WM8731|data_index~9_combout\ & ( 
-- (!\FPGA_I2C_SDAT~input_o\ & (\WM8731|i2c_fsm.st3~q\ & \WM8731|ack_en~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010111111111111111100000000000010100011111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datab => \WM8731|ALT_INV_i2c_fsm.st5~DUPLICATE_q\,
	datac => \WM8731|ALT_INV_i2c_fsm.st3~q\,
	datad => \WM8731|ALT_INV_ack_en~q\,
	datae => \WM8731|ALT_INV_data_index\(3),
	dataf => \WM8731|ALT_INV_data_index~9_combout\,
	combout => \WM8731|data_index~7_combout\);

-- Location: FF_X25_Y20_N14
\WM8731|data_index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|data_index~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|data_index\(3));

-- Location: MLABCELL_X25_Y20_N51
\WM8731|data_index[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|data_index[2]~0_combout\ = ( \WM8731|data_index\(1) & ( (\WM8731|i2c_fsm.st4~q\ & !\WM8731|data_index\(3)) ) ) # ( !\WM8731|data_index\(1) & ( (\WM8731|i2c_fsm.st4~q\ & ((!\WM8731|data_index\(3)) # ((!\WM8731|data_index\(0) & 
-- !\WM8731|data_index\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001000100010101000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	datab => \WM8731|ALT_INV_data_index\(3),
	datac => \WM8731|ALT_INV_data_index\(0),
	datad => \WM8731|ALT_INV_data_index\(2),
	dataf => \WM8731|ALT_INV_data_index\(1),
	combout => \WM8731|data_index[2]~0_combout\);

-- Location: MLABCELL_X25_Y20_N54
\WM8731|get_ack~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|get_ack~1_combout\ = ( !\WM8731|data_index\(2) & ( \WM8731|i2c_fsm.st6~q\ & ( (!\WM8731|data_index\(0) & (!\WM8731|data_index\(1) & !\WM8731|data_index\(3))) ) ) ) # ( !\WM8731|data_index\(2) & ( !\WM8731|i2c_fsm.st6~q\ & ( 
-- (!\WM8731|data_index\(0) & (\WM8731|i2c_fsm.st2~q\ & (!\WM8731|data_index\(1) & !\WM8731|data_index\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000010100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index\(0),
	datab => \WM8731|ALT_INV_i2c_fsm.st2~q\,
	datac => \WM8731|ALT_INV_data_index\(1),
	datad => \WM8731|ALT_INV_data_index\(3),
	datae => \WM8731|ALT_INV_data_index\(2),
	dataf => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	combout => \WM8731|get_ack~1_combout\);

-- Location: MLABCELL_X28_Y20_N30
\WM8731|get_ack~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|get_ack~2_combout\ = ( \WM8731|get_ack~q\ & ( \WM8731|get_ack~1_combout\ & ( (!\WM8731|get_ack~0_combout\) # (\WM8731|i2c_fsm.st1~DUPLICATE_q\) ) ) ) # ( !\WM8731|get_ack~q\ & ( \WM8731|get_ack~1_combout\ & ( \WM8731|clk_en~q\ ) ) ) # ( 
-- \WM8731|get_ack~q\ & ( !\WM8731|get_ack~1_combout\ & ( (!\WM8731|get_ack~0_combout\) # (\WM8731|i2c_fsm.st1~DUPLICATE_q\) ) ) ) # ( !\WM8731|get_ack~q\ & ( !\WM8731|get_ack~1_combout\ & ( (\WM8731|data_index[2]~0_combout\ & \WM8731|clk_en~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011101010101111111100001111000011111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_get_ack~0_combout\,
	datab => \WM8731|ALT_INV_data_index[2]~0_combout\,
	datac => \WM8731|ALT_INV_clk_en~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st1~DUPLICATE_q\,
	datae => \WM8731|ALT_INV_get_ack~q\,
	dataf => \WM8731|ALT_INV_get_ack~1_combout\,
	combout => \WM8731|get_ack~2_combout\);

-- Location: FF_X28_Y20_N31
\WM8731|get_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|get_ack~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|get_ack~q\);

-- Location: LABCELL_X27_Y20_N36
\WM8731|i2c_fsm~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~17_combout\ = ( \WM8731|i2c_fsm.st4~q\ & ( (!\WM8731|get_ack~q\ & (!\WM8731|ack_en~q\ & ((\WM8731|i2c_fsm.st5~q\)))) # (\WM8731|get_ack~q\ & (((!\WM8731|ack_en~q\ & \WM8731|i2c_fsm.st5~q\)) # (\WM8731|clk_en~q\))) ) ) # ( 
-- !\WM8731|i2c_fsm.st4~q\ & ( (!\WM8731|ack_en~q\ & \WM8731|i2c_fsm.st5~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000101110011010000010111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_get_ack~q\,
	datab => \WM8731|ALT_INV_ack_en~q\,
	datac => \WM8731|ALT_INV_clk_en~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st5~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	combout => \WM8731|i2c_fsm~17_combout\);

-- Location: FF_X27_Y20_N38
\WM8731|i2c_fsm.st5~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st5~DUPLICATE_q\);

-- Location: LABCELL_X27_Y20_N12
\WM8731|i2c_sda~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_sda~1_combout\ = ( !\WM8731|i2c_fsm.st7~q\ & ( (\WM8731|clk_en~q\ & (!\WM8731|i2c_fsm.st5~DUPLICATE_q\ & !\WM8731|i2c_fsm.st3~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_en~q\,
	datac => \WM8731|ALT_INV_i2c_fsm.st5~DUPLICATE_q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st3~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st7~q\,
	combout => \WM8731|i2c_sda~1_combout\);

-- Location: LABCELL_X27_Y20_N48
\WM8731|i2c_fsm~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_fsm~21_combout\ = ( \WM8731|i2c_fsm.st6~q\ & ( \WM8731|i2c_fsm.st5~DUPLICATE_q\ & ( (!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\) ) ) ) # ( !\WM8731|i2c_fsm.st6~q\ & ( \WM8731|i2c_fsm.st5~DUPLICATE_q\ & ( 
-- (!\FPGA_I2C_SDAT~input_o\ & (\WM8731|ack_en~q\ & ((!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\)))) ) ) ) # ( \WM8731|i2c_fsm.st6~q\ & ( !\WM8731|i2c_fsm.st5~DUPLICATE_q\ & ( (!\WM8731|i2c_sda~1_combout\) # (\WM8731|i2c_fsm~20_combout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111111100100000001000101111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datab => \WM8731|ALT_INV_ack_en~q\,
	datac => \WM8731|ALT_INV_i2c_sda~1_combout\,
	datad => \WM8731|ALT_INV_i2c_fsm~20_combout\,
	datae => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st5~DUPLICATE_q\,
	combout => \WM8731|i2c_fsm~21_combout\);

-- Location: FF_X27_Y20_N50
\WM8731|i2c_fsm.st6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_fsm~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_fsm.st6~q\);

-- Location: MLABCELL_X28_Y20_N39
\WM8731|Selector25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Selector25~0_combout\ = ( \WM8731|data_index\(2) & ( \WM8731|i2c_fsm.st2~q\ & ( !\WM8731|data_index\(1) ) ) ) # ( !\WM8731|data_index\(2) & ( \WM8731|i2c_fsm.st2~q\ & ( (\WM8731|data_index\(1) & !\WM8731|data_index\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index\(1),
	datac => \WM8731|ALT_INV_data_index\(0),
	datae => \WM8731|ALT_INV_data_index\(2),
	dataf => \WM8731|ALT_INV_i2c_fsm.st2~q\,
	combout => \WM8731|Selector25~0_combout\);

-- Location: IOIBUF_X12_Y0_N18
\sw[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(0),
	o => \sw[0]~input_o\);

-- Location: MLABCELL_X28_Y16_N39
\WM_i2c_data~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~9_combout\ = ( \key[3]~input_o\ & ( (\key[0]~input_o\ & ((!\sw[0]~input_o\ & ((\key[1]~input_o\))) # (\sw[0]~input_o\ & ((!\key[1]~input_o\) # (\key[2]~input_o\))))) ) ) # ( !\key[3]~input_o\ & ( (\key[0]~input_o\ & (!\sw[0]~input_o\ $ 
-- (((!\key[1]~input_o\) # (\key[2]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111001000000000011100100000000001111010000000000111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[0]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_key[0]~input_o\,
	dataf => \ALT_INV_key[3]~input_o\,
	combout => \WM_i2c_data~9_combout\);

-- Location: MLABCELL_X28_Y16_N48
\WM_i2c_data[12]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data[12]~1_combout\ = ( \key[3]~input_o\ & ( (!\WM8731|i2c_busy~q\ & ((!\key[2]~input_o\) # ((!\key[1]~input_o\) # (!\key[0]~input_o\)))) ) ) # ( !\key[3]~input_o\ & ( !\WM8731|i2c_busy~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111000001111000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_key[1]~input_o\,
	datac => \WM8731|ALT_INV_i2c_busy~q\,
	datad => \ALT_INV_key[0]~input_o\,
	dataf => \ALT_INV_key[3]~input_o\,
	combout => \WM_i2c_data[12]~1_combout\);

-- Location: FF_X28_Y16_N41
\WM_i2c_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_data~9_combout\,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(12));

-- Location: MLABCELL_X28_Y16_N15
\WM8731|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Mux1~3_combout\ = ( WM_i2c_data(12) & ( (!\WM8731|data_index\(0) & !\WM8731|data_index\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index\(0),
	datab => \WM8731|ALT_INV_data_index\(1),
	dataf => ALT_INV_WM_i2c_data(12),
	combout => \WM8731|Mux1~3_combout\);

-- Location: MLABCELL_X28_Y16_N24
\WM_i2c_data~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~4_combout\ = ( !\key[2]~input_o\ & ( (\key[1]~input_o\ & (!\sw[0]~input_o\ & \key[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_key[1]~input_o\,
	datac => \ALT_INV_sw[0]~input_o\,
	datad => \ALT_INV_key[0]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \WM_i2c_data~4_combout\);

-- Location: FF_X28_Y16_N26
\WM_i2c_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_data~4_combout\,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(3));

-- Location: MLABCELL_X28_Y16_N27
\WM_i2c_data~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~7_combout\ = ( \key[3]~input_o\ & ( (!\key[0]~input_o\) # ((!\key[1]~input_o\ & ((!\sw[0]~input_o\))) # (\key[1]~input_o\ & (\key[2]~input_o\))) ) ) # ( !\key[3]~input_o\ & ( (!\key[0]~input_o\) # ((!\key[1]~input_o\ & ((!\sw[0]~input_o\))) # 
-- (\key[1]~input_o\ & (\key[2]~input_o\ & \sw[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011110001111111001111000111111101111100011111110111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_key[1]~input_o\,
	datac => \ALT_INV_key[0]~input_o\,
	datad => \ALT_INV_sw[0]~input_o\,
	dataf => \ALT_INV_key[3]~input_o\,
	combout => \WM_i2c_data~7_combout\);

-- Location: FF_X28_Y16_N28
\WM_i2c_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_data~7_combout\,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(10));

-- Location: MLABCELL_X28_Y16_N6
\WM_i2c_data~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~8_combout\ = (!\key[0]~input_o\) # ((!\key[1]~input_o\ & ((!\sw[0]~input_o\))) # (\key[1]~input_o\ & ((\sw[0]~input_o\) # (\key[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111010011111111111101001111111111110100111111111111010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_key[1]~input_o\,
	datac => \ALT_INV_sw[0]~input_o\,
	datad => \ALT_INV_key[0]~input_o\,
	combout => \WM_i2c_data~8_combout\);

-- Location: FF_X28_Y16_N7
\WM_i2c_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_data~8_combout\,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(11));

-- Location: MLABCELL_X28_Y16_N42
\WM_i2c_data~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~6_combout\ = ( \key[2]~input_o\ & ( (!\key[0]~input_o\) # (\key[1]~input_o\) ) ) # ( !\key[2]~input_o\ & ( (!\key[0]~input_o\) # ((!\sw[0]~input_o\ & \key[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100100010111111110010001011111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[0]~input_o\,
	datab => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_key[0]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \WM_i2c_data~6_combout\);

-- Location: FF_X28_Y16_N44
\WM_i2c_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_data~6_combout\,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(9));

-- Location: MLABCELL_X28_Y16_N18
\WM8731|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Mux1~2_combout\ = ( WM_i2c_data(11) & ( WM_i2c_data(9) & ( ((!\WM8731|data_index\(1) & (WM_i2c_data(3))) # (\WM8731|data_index\(1) & ((WM_i2c_data(10))))) # (\WM8731|data_index\(0)) ) ) ) # ( !WM_i2c_data(11) & ( WM_i2c_data(9) & ( 
-- (!\WM8731|data_index\(0) & ((!\WM8731|data_index\(1) & (WM_i2c_data(3))) # (\WM8731|data_index\(1) & ((WM_i2c_data(10)))))) # (\WM8731|data_index\(0) & (((!\WM8731|data_index\(1))))) ) ) ) # ( WM_i2c_data(11) & ( !WM_i2c_data(9) & ( 
-- (!\WM8731|data_index\(0) & ((!\WM8731|data_index\(1) & (WM_i2c_data(3))) # (\WM8731|data_index\(1) & ((WM_i2c_data(10)))))) # (\WM8731|data_index\(0) & (((\WM8731|data_index\(1))))) ) ) ) # ( !WM_i2c_data(11) & ( !WM_i2c_data(9) & ( 
-- (!\WM8731|data_index\(0) & ((!\WM8731|data_index\(1) & (WM_i2c_data(3))) # (\WM8731|data_index\(1) & ((WM_i2c_data(10)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_WM_i2c_data(3),
	datab => ALT_INV_WM_i2c_data(10),
	datac => \WM8731|ALT_INV_data_index\(0),
	datad => \WM8731|ALT_INV_data_index\(1),
	datae => ALT_INV_WM_i2c_data(11),
	dataf => ALT_INV_WM_i2c_data(9),
	combout => \WM8731|Mux1~2_combout\);

-- Location: MLABCELL_X28_Y16_N9
\WM_i2c_data~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~5_combout\ = (!\key[0]~input_o\) # ((!\key[2]~input_o\ & \key[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001011110010111100101111001011110010111100101111001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_key[1]~input_o\,
	datac => \ALT_INV_key[0]~input_o\,
	combout => \WM_i2c_data~5_combout\);

-- Location: FF_X28_Y16_N10
\WM_i2c_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_data~5_combout\,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(4));

-- Location: MLABCELL_X28_Y16_N12
\WM8731|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Mux1~1_combout\ = ( WM_i2c_data(3) & ( ((WM_i2c_data(4)) # (\WM8731|data_index\(1))) # (\WM8731|data_index\(0)) ) ) # ( !WM_i2c_data(3) & ( (!\WM8731|data_index\(0) & (!\WM8731|data_index\(1) & WM_i2c_data(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000001011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index\(0),
	datac => \WM8731|ALT_INV_data_index\(1),
	datad => ALT_INV_WM_i2c_data(4),
	dataf => ALT_INV_WM_i2c_data(3),
	combout => \WM8731|Mux1~1_combout\);

-- Location: MLABCELL_X28_Y16_N45
\WM_i2c_data~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~2_combout\ = ( \key[2]~input_o\ & ( (!\key[0]~input_o\) # ((!\sw[0]~input_o\ & !\key[1]~input_o\)) ) ) # ( !\key[2]~input_o\ & ( (!\sw[0]~input_o\) # ((!\key[0]~input_o\) # (\key[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101111111111111010111111111111101000001111111110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[0]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_key[0]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \WM_i2c_data~2_combout\);

-- Location: FF_X28_Y16_N47
\WM_i2c_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_data~2_combout\,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(1));

-- Location: MLABCELL_X28_Y16_N36
\WM_i2c_data~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~0_combout\ = ( \sw[0]~input_o\ & ( (!\key[1]~input_o\) # (!\key[0]~input_o\) ) ) # ( !\sw[0]~input_o\ & ( (!\key[2]~input_o\) # ((!\key[1]~input_o\) # (!\key[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111010111111111111101011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_key[0]~input_o\,
	dataf => \ALT_INV_sw[0]~input_o\,
	combout => \WM_i2c_data~0_combout\);

-- Location: FF_X28_Y16_N37
\WM_i2c_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_data~0_combout\,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(0));

-- Location: MLABCELL_X28_Y16_N51
\WM_i2c_data~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM_i2c_data~3_combout\ = ( !\sw[0]~input_o\ & ( (\key[0]~input_o\ & ((!\key[2]~input_o\) # (!\key[1]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100000111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_key[1]~input_o\,
	datac => \ALT_INV_key[0]~input_o\,
	dataf => \ALT_INV_sw[0]~input_o\,
	combout => \WM_i2c_data~3_combout\);

-- Location: FF_X28_Y16_N53
\WM_i2c_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM_i2c_data~3_combout\,
	ena => \WM_i2c_data[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => WM_i2c_data(2));

-- Location: MLABCELL_X28_Y16_N30
\WM8731|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Mux1~0_combout\ = ( \WM8731|data_index\(0) & ( WM_i2c_data(2) & ( (!\WM8731|data_index\(1) & ((WM_i2c_data(1)))) # (\WM8731|data_index\(1) & (WM_i2c_data(3))) ) ) ) # ( !\WM8731|data_index\(0) & ( WM_i2c_data(2) & ( (WM_i2c_data(0)) # 
-- (\WM8731|data_index\(1)) ) ) ) # ( \WM8731|data_index\(0) & ( !WM_i2c_data(2) & ( (!\WM8731|data_index\(1) & ((WM_i2c_data(1)))) # (\WM8731|data_index\(1) & (WM_i2c_data(3))) ) ) ) # ( !\WM8731|data_index\(0) & ( !WM_i2c_data(2) & ( 
-- (!\WM8731|data_index\(1) & WM_i2c_data(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_WM_i2c_data(3),
	datab => ALT_INV_WM_i2c_data(1),
	datac => \WM8731|ALT_INV_data_index\(1),
	datad => ALT_INV_WM_i2c_data(0),
	datae => \WM8731|ALT_INV_data_index\(0),
	dataf => ALT_INV_WM_i2c_data(2),
	combout => \WM8731|Mux1~0_combout\);

-- Location: MLABCELL_X28_Y16_N54
\WM8731|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Mux1~4_combout\ = ( \WM8731|data_index\(2) & ( \WM8731|Mux1~0_combout\ & ( (!\WM8731|data_index\(3) & ((\WM8731|Mux1~1_combout\))) # (\WM8731|data_index\(3) & (\WM8731|Mux1~3_combout\)) ) ) ) # ( !\WM8731|data_index\(2) & ( \WM8731|Mux1~0_combout\ 
-- & ( (!\WM8731|data_index\(3)) # (\WM8731|Mux1~2_combout\) ) ) ) # ( \WM8731|data_index\(2) & ( !\WM8731|Mux1~0_combout\ & ( (!\WM8731|data_index\(3) & ((\WM8731|Mux1~1_combout\))) # (\WM8731|data_index\(3) & (\WM8731|Mux1~3_combout\)) ) ) ) # ( 
-- !\WM8731|data_index\(2) & ( !\WM8731|Mux1~0_combout\ & ( (\WM8731|data_index\(3) & \WM8731|Mux1~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_data_index\(3),
	datab => \WM8731|ALT_INV_Mux1~3_combout\,
	datac => \WM8731|ALT_INV_Mux1~2_combout\,
	datad => \WM8731|ALT_INV_Mux1~1_combout\,
	datae => \WM8731|ALT_INV_data_index\(2),
	dataf => \WM8731|ALT_INV_Mux1~0_combout\,
	combout => \WM8731|Mux1~4_combout\);

-- Location: LABCELL_X27_Y20_N30
\WM8731|Selector25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Selector25~1_combout\ = ( \WM8731|i2c_fsm.st0~q\ & ( ((\WM8731|Mux1~4_combout\ & ((\WM8731|i2c_fsm.st4~q\) # (\WM8731|i2c_fsm.st6~q\)))) # (\WM8731|Selector25~0_combout\) ) ) # ( !\WM8731|i2c_fsm.st0~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100110011011111110011001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	datab => \WM8731|ALT_INV_Selector25~0_combout\,
	datac => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	datad => \WM8731|ALT_INV_Mux1~4_combout\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	combout => \WM8731|Selector25~1_combout\);

-- Location: FF_X27_Y20_N32
\WM8731|i2c_sda~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Selector25~1_combout\,
	ena => \WM8731|i2c_sda~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_sda~reg0_q\);

-- Location: LABCELL_X27_Y20_N33
\WM8731|Selector26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|Selector26~0_combout\ = ( \WM8731|i2c_fsm.st4~q\ & ( !\WM8731|get_ack~q\ ) ) # ( !\WM8731|i2c_fsm.st4~q\ & ( (!\WM8731|get_ack~q\) # ((!\WM8731|i2c_fsm.st6~q\ & !\WM8731|i2c_fsm.st2~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011110000111110101111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	datac => \WM8731|ALT_INV_get_ack~q\,
	datad => \WM8731|ALT_INV_i2c_fsm.st2~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	combout => \WM8731|Selector26~0_combout\);

-- Location: FF_X27_Y20_N34
\WM8731|i2c_sda~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|Selector26~0_combout\,
	ena => \WM8731|i2c_sda~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_sda~en_q\);

-- Location: PLLREFCLKSELECT_X0_Y21_N0
\u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y15_N0
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "none",
	nreset_invert => "true",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "m_cnt",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 6,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \u0|pll_0|altera_pll_i|fboutclk_wire\(0),
	ecnc1test => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	cntnen => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \u0|pll_0|altera_pll_i|fboutclk_wire\(0),
	tclk => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y19_N0
\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\,
	shift => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	shiften => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y20_N1
\u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 13,
	dprio0_cnt_lo_div => 12,
	dprio0_cnt_odd_div_even_duty_en => "true",
	duty_cycle => 50,
	output_clock_frequency => "12.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 6)
-- pragma translate_on
PORT MAP (
	nen0 => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\,
	tclk0 => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \u0|pll_0|altera_pll_i|outclk_wire\(0));

-- Location: CLKCTRL_G5
\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \u0|pll_0|altera_pll_i|outclk_wire\(0),
	outclk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\);

-- Location: LABCELL_X36_Y17_N0
\sound1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|Add0~33_sumout\ = SUM(( \sound1|aud_prscl\(0) ) + ( VCC ) + ( !VCC ))
-- \sound1|Add0~34\ = CARRY(( \sound1|aud_prscl\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound1|ALT_INV_aud_prscl\(0),
	cin => GND,
	sumout => \sound1|Add0~33_sumout\,
	cout => \sound1|Add0~34\);

-- Location: FF_X36_Y17_N2
\sound1|aud_prscl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound1|Add0~33_sumout\,
	sclr => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|aud_prscl\(0));

-- Location: LABCELL_X36_Y17_N3
\sound1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|Add0~9_sumout\ = SUM(( \sound1|aud_prscl\(1) ) + ( GND ) + ( \sound1|Add0~34\ ))
-- \sound1|Add0~10\ = CARRY(( \sound1|aud_prscl\(1) ) + ( GND ) + ( \sound1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound1|ALT_INV_aud_prscl\(1),
	cin => \sound1|Add0~34\,
	sumout => \sound1|Add0~9_sumout\,
	cout => \sound1|Add0~10\);

-- Location: FF_X36_Y17_N5
\sound1|aud_prscl[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound1|Add0~9_sumout\,
	sclr => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|aud_prscl\(1));

-- Location: LABCELL_X36_Y17_N6
\sound1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|Add0~13_sumout\ = SUM(( \sound1|aud_prscl\(2) ) + ( GND ) + ( \sound1|Add0~10\ ))
-- \sound1|Add0~14\ = CARRY(( \sound1|aud_prscl\(2) ) + ( GND ) + ( \sound1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound1|ALT_INV_aud_prscl\(2),
	cin => \sound1|Add0~10\,
	sumout => \sound1|Add0~13_sumout\,
	cout => \sound1|Add0~14\);

-- Location: FF_X36_Y17_N7
\sound1|aud_prscl[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound1|Add0~13_sumout\,
	sclr => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|aud_prscl\(2));

-- Location: LABCELL_X36_Y17_N9
\sound1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|Add0~29_sumout\ = SUM(( \sound1|aud_prscl\(3) ) + ( GND ) + ( \sound1|Add0~14\ ))
-- \sound1|Add0~30\ = CARRY(( \sound1|aud_prscl\(3) ) + ( GND ) + ( \sound1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound1|ALT_INV_aud_prscl\(3),
	cin => \sound1|Add0~14\,
	sumout => \sound1|Add0~29_sumout\,
	cout => \sound1|Add0~30\);

-- Location: FF_X36_Y17_N10
\sound1|aud_prscl[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound1|Add0~29_sumout\,
	sclr => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|aud_prscl\(3));

-- Location: LABCELL_X36_Y17_N12
\sound1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|Add0~25_sumout\ = SUM(( \sound1|aud_prscl\(4) ) + ( GND ) + ( \sound1|Add0~30\ ))
-- \sound1|Add0~26\ = CARRY(( \sound1|aud_prscl\(4) ) + ( GND ) + ( \sound1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound1|ALT_INV_aud_prscl\(4),
	cin => \sound1|Add0~30\,
	sumout => \sound1|Add0~25_sumout\,
	cout => \sound1|Add0~26\);

-- Location: FF_X36_Y17_N14
\sound1|aud_prscl[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound1|Add0~25_sumout\,
	sclr => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|aud_prscl\(4));

-- Location: LABCELL_X36_Y17_N15
\sound1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|Add0~17_sumout\ = SUM(( \sound1|aud_prscl\(5) ) + ( GND ) + ( \sound1|Add0~26\ ))
-- \sound1|Add0~18\ = CARRY(( \sound1|aud_prscl\(5) ) + ( GND ) + ( \sound1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound1|ALT_INV_aud_prscl\(5),
	cin => \sound1|Add0~26\,
	sumout => \sound1|Add0~17_sumout\,
	cout => \sound1|Add0~18\);

-- Location: FF_X36_Y17_N17
\sound1|aud_prscl[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound1|Add0~17_sumout\,
	sclr => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|aud_prscl\(5));

-- Location: LABCELL_X36_Y17_N18
\sound1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|Add0~21_sumout\ = SUM(( \sound1|aud_prscl\(6) ) + ( GND ) + ( \sound1|Add0~18\ ))
-- \sound1|Add0~22\ = CARRY(( \sound1|aud_prscl\(6) ) + ( GND ) + ( \sound1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound1|ALT_INV_aud_prscl\(6),
	cin => \sound1|Add0~18\,
	sumout => \sound1|Add0~21_sumout\,
	cout => \sound1|Add0~22\);

-- Location: FF_X36_Y17_N20
\sound1|aud_prscl[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound1|Add0~21_sumout\,
	sclr => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|aud_prscl\(6));

-- Location: LABCELL_X36_Y17_N21
\sound1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|Add0~5_sumout\ = SUM(( \sound1|aud_prscl\(7) ) + ( GND ) + ( \sound1|Add0~22\ ))
-- \sound1|Add0~6\ = CARRY(( \sound1|aud_prscl\(7) ) + ( GND ) + ( \sound1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound1|ALT_INV_aud_prscl\(7),
	cin => \sound1|Add0~22\,
	sumout => \sound1|Add0~5_sumout\,
	cout => \sound1|Add0~6\);

-- Location: FF_X36_Y17_N22
\sound1|aud_prscl[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound1|Add0~5_sumout\,
	sclr => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|aud_prscl\(7));

-- Location: LABCELL_X36_Y17_N54
\sound1|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|LessThan0~0_combout\ = ( \sound1|aud_prscl\(5) & ( (\sound1|aud_prscl\(4) & (\sound1|aud_prscl\(6) & \sound1|aud_prscl\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sound1|ALT_INV_aud_prscl\(4),
	datac => \sound1|ALT_INV_aud_prscl\(6),
	datad => \sound1|ALT_INV_aud_prscl\(3),
	dataf => \sound1|ALT_INV_aud_prscl\(5),
	combout => \sound1|LessThan0~0_combout\);

-- Location: LABCELL_X36_Y17_N24
\sound1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|Add0~1_sumout\ = SUM(( \sound1|aud_prscl\(8) ) + ( GND ) + ( \sound1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sound1|ALT_INV_aud_prscl\(8),
	cin => \sound1|Add0~6\,
	sumout => \sound1|Add0~1_sumout\);

-- Location: FF_X36_Y17_N26
\sound1|aud_prscl[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound1|Add0~1_sumout\,
	sclr => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|aud_prscl\(8));

-- Location: LABCELL_X36_Y17_N30
\sound1|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|LessThan0~1_combout\ = ( \sound1|aud_prscl\(8) ) # ( !\sound1|aud_prscl\(8) & ( (\sound1|aud_prscl\(7) & (\sound1|LessThan0~0_combout\ & ((\sound1|aud_prscl\(1)) # (\sound1|aud_prscl\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000011000000010000001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound1|ALT_INV_aud_prscl\(2),
	datab => \sound1|ALT_INV_aud_prscl\(7),
	datac => \sound1|ALT_INV_LessThan0~0_combout\,
	datad => \sound1|ALT_INV_aud_prscl\(1),
	dataf => \sound1|ALT_INV_aud_prscl\(8),
	combout => \sound1|LessThan0~1_combout\);

-- Location: FF_X36_Y17_N28
\sound1|clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => \sound1|LessThan0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|clk_en~q\);

-- Location: FF_X36_Y16_N37
\sound1|aud_dalr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => \sound1|clk_en~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|aud_dalr~q\);

-- Location: FF_X37_Y17_N58
\sound1|data_index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound1|data_index[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|data_index\(0));

-- Location: LABCELL_X37_Y17_N57
\sound1|data_index[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|data_index[0]~3_combout\ = ( \sound1|data_index~0_combout\ & ( (!\sound1|sample_flag~q\) # (!\sound1|data_index\(0)) ) ) # ( !\sound1|data_index~0_combout\ & ( (!\sound1|clk_en~q\ & ((\sound1|data_index\(0)))) # (\sound1|clk_en~q\ & 
-- ((!\sound1|sample_flag~q\) # (!\sound1|data_index\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111010010101011111101011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound1|ALT_INV_clk_en~q\,
	datac => \sound1|ALT_INV_sample_flag~q\,
	datad => \sound1|ALT_INV_data_index\(0),
	dataf => \sound1|ALT_INV_data_index~0_combout\,
	combout => \sound1|data_index[0]~3_combout\);

-- Location: FF_X37_Y17_N59
\sound1|data_index[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound1|data_index[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|data_index[0]~DUPLICATE_q\);

-- Location: FF_X37_Y17_N52
\sound1|data_index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound1|data_index[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|data_index\(1));

-- Location: LABCELL_X37_Y17_N51
\sound1|data_index[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|data_index[1]~1_combout\ = ( \sound1|data_index\(1) & ( \sound1|data_index~0_combout\ & ( \sound1|data_index[0]~DUPLICATE_q\ ) ) ) # ( !\sound1|data_index\(1) & ( \sound1|data_index~0_combout\ & ( !\sound1|data_index[0]~DUPLICATE_q\ ) ) ) # ( 
-- \sound1|data_index\(1) & ( !\sound1|data_index~0_combout\ ) ) # ( !\sound1|data_index\(1) & ( !\sound1|data_index~0_combout\ & ( \sound1|clk_en~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111111001100110011000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound1|ALT_INV_clk_en~q\,
	datab => \sound1|ALT_INV_data_index[0]~DUPLICATE_q\,
	datae => \sound1|ALT_INV_data_index\(1),
	dataf => \sound1|ALT_INV_data_index~0_combout\,
	combout => \sound1|data_index[1]~1_combout\);

-- Location: FF_X37_Y17_N53
\sound1|data_index[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound1|data_index[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|data_index[1]~DUPLICATE_q\);

-- Location: LABCELL_X37_Y17_N54
\sound1|data_index[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|data_index[2]~2_combout\ = ( \sound1|data_index~0_combout\ & ( !\sound1|data_index\(2) $ (((\sound1|data_index\(1)) # (\sound1|data_index[0]~DUPLICATE_q\))) ) ) # ( !\sound1|data_index~0_combout\ & ( (\sound1|data_index\(2)) # (\sound1|clk_en~q\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111111000000001111111100000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound1|ALT_INV_clk_en~q\,
	datab => \sound1|ALT_INV_data_index[0]~DUPLICATE_q\,
	datac => \sound1|ALT_INV_data_index\(1),
	datad => \sound1|ALT_INV_data_index\(2),
	dataf => \sound1|ALT_INV_data_index~0_combout\,
	combout => \sound1|data_index[2]~2_combout\);

-- Location: FF_X37_Y17_N56
\sound1|data_index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound1|data_index[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|data_index\(2));

-- Location: LABCELL_X37_Y17_N12
\sound1|data_index[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|data_index[3]~4_combout\ = ( \sound1|data_index\(3) & ( \sound1|data_index\(2) ) ) # ( !\sound1|data_index\(3) & ( \sound1|data_index\(2) & ( (!\sound1|data_index~0_combout\ & \sound1|clk_en~q\) ) ) ) # ( \sound1|data_index\(3) & ( 
-- !\sound1|data_index\(2) & ( ((!\sound1|data_index~0_combout\) # (\sound1|data_index[0]~DUPLICATE_q\)) # (\sound1|data_index[1]~DUPLICATE_q\) ) ) ) # ( !\sound1|data_index\(3) & ( !\sound1|data_index\(2) & ( (!\sound1|data_index~0_combout\ & 
-- (((\sound1|clk_en~q\)))) # (\sound1|data_index~0_combout\ & (!\sound1|data_index[1]~DUPLICATE_q\ & (!\sound1|data_index[0]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011111000111101111111011100000000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound1|ALT_INV_data_index[1]~DUPLICATE_q\,
	datab => \sound1|ALT_INV_data_index[0]~DUPLICATE_q\,
	datac => \sound1|ALT_INV_data_index~0_combout\,
	datad => \sound1|ALT_INV_clk_en~q\,
	datae => \sound1|ALT_INV_data_index\(3),
	dataf => \sound1|ALT_INV_data_index\(2),
	combout => \sound1|data_index[3]~4_combout\);

-- Location: FF_X37_Y17_N14
\sound1|data_index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound1|data_index[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|data_index\(3));

-- Location: LABCELL_X37_Y17_N18
\sound1|data_index~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|data_index~5_combout\ = ( !\sound1|data_index[1]~DUPLICATE_q\ & ( (!\sound1|data_index\(3) & (!\sound1|data_index\(0) & !\sound1|data_index\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sound1|ALT_INV_data_index\(3),
	datac => \sound1|ALT_INV_data_index\(0),
	datad => \sound1|ALT_INV_data_index\(2),
	dataf => \sound1|ALT_INV_data_index[1]~DUPLICATE_q\,
	combout => \sound1|data_index~5_combout\);

-- Location: LABCELL_X37_Y17_N21
\sound1|data_index[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|data_index[4]~6_combout\ = ( \sound1|data_index~5_combout\ & ( (!\sound1|data_index\(4) & (\sound1|clk_en~q\)) # (\sound1|data_index\(4) & ((!\sound1|sample_flag~q\))) ) ) # ( !\sound1|data_index~5_combout\ & ( ((\sound1|clk_en~q\ & 
-- !\sound1|sample_flag~q\)) # (\sound1|data_index\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011111111010100001111111101010101111100000101010111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound1|ALT_INV_clk_en~q\,
	datac => \sound1|ALT_INV_sample_flag~q\,
	datad => \sound1|ALT_INV_data_index\(4),
	dataf => \sound1|ALT_INV_data_index~5_combout\,
	combout => \sound1|data_index[4]~6_combout\);

-- Location: FF_X37_Y17_N23
\sound1|data_index[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound1|data_index[4]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|data_index\(4));

-- Location: LABCELL_X37_Y17_N24
\sound1|data_index~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|data_index~0_combout\ = ( \sound1|data_index\(2) & ( \sound1|data_index\(0) & ( \sound1|sample_flag~q\ ) ) ) # ( !\sound1|data_index\(2) & ( \sound1|data_index\(0) & ( \sound1|sample_flag~q\ ) ) ) # ( \sound1|data_index\(2) & ( 
-- !\sound1|data_index\(0) & ( \sound1|sample_flag~q\ ) ) ) # ( !\sound1|data_index\(2) & ( !\sound1|data_index\(0) & ( (\sound1|sample_flag~q\ & (((\sound1|data_index\(4)) # (\sound1|data_index\(3))) # (\sound1|data_index[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound1|ALT_INV_data_index[1]~DUPLICATE_q\,
	datab => \sound1|ALT_INV_data_index\(3),
	datac => \sound1|ALT_INV_data_index\(4),
	datad => \sound1|ALT_INV_sample_flag~q\,
	datae => \sound1|ALT_INV_data_index\(2),
	dataf => \sound1|ALT_INV_data_index\(0),
	combout => \sound1|data_index~0_combout\);

-- Location: LABCELL_X36_Y17_N33
\sound1|sample_flag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|sample_flag~0_combout\ = ( \sound1|data_index~0_combout\ ) # ( !\sound1|data_index~0_combout\ & ( (\sound1|clk_en~q\ & !\sound1|sample_flag~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sound1|ALT_INV_clk_en~q\,
	datad => \sound1|ALT_INV_sample_flag~q\,
	dataf => \sound1|ALT_INV_data_index~0_combout\,
	combout => \sound1|sample_flag~0_combout\);

-- Location: FF_X36_Y17_N34
\sound1|sample_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound1|sample_flag~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|sample_flag~q\);

-- Location: IOIBUF_X4_Y0_N1
\sw[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(7),
	o => \sw[7]~input_o\);

-- Location: IOIBUF_X4_Y0_N35
\sw[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(6),
	o => \sw[6]~input_o\);

-- Location: IOIBUF_X2_Y0_N58
\sw[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(9),
	o => \sw[9]~input_o\);

-- Location: IOIBUF_X16_Y0_N18
\sw[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(5),
	o => \sw[5]~input_o\);

-- Location: IOIBUF_X4_Y0_N18
\sw[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(8),
	o => \sw[8]~input_o\);

-- Location: LABCELL_X35_Y16_N54
\s2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \s2~0_combout\ = ( \s2~q\ & ( \sw[9]~input_o\ & ( (!\sw[8]~input_o\) # ((!\sw[5]~input_o\) # ((!\sw[7]~input_o\) # (!\sw[6]~input_o\))) ) ) ) # ( !\s2~q\ & ( \sw[9]~input_o\ & ( (!\sw[8]~input_o\ & (\sw[5]~input_o\ & (\sw[7]~input_o\ & \sw[6]~input_o\))) 
-- ) ) ) # ( \s2~q\ & ( !\sw[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000101111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[8]~input_o\,
	datab => \ALT_INV_sw[5]~input_o\,
	datac => \ALT_INV_sw[7]~input_o\,
	datad => \ALT_INV_sw[6]~input_o\,
	datae => \ALT_INV_s2~q\,
	dataf => \ALT_INV_sw[9]~input_o\,
	combout => \s2~0_combout\);

-- Location: FF_X35_Y16_N56
s2 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \s2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s2~q\);

-- Location: MLABCELL_X34_Y15_N15
\process_0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_0~3_combout\ = ( !\sw[8]~input_o\ & ( !\s2~q\ & ( (\sw[7]~input_o\ & (\sw[6]~input_o\ & (\sw[9]~input_o\ & \sw[5]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[7]~input_o\,
	datab => \ALT_INV_sw[6]~input_o\,
	datac => \ALT_INV_sw[9]~input_o\,
	datad => \ALT_INV_sw[5]~input_o\,
	datae => \ALT_INV_sw[8]~input_o\,
	dataf => \ALT_INV_s2~q\,
	combout => \process_0~3_combout\);

-- Location: LABCELL_X35_Y16_N12
\s4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \s4~0_combout\ = ( \s4~q\ & ( \sw[9]~input_o\ & ( (!\sw[8]~input_o\) # ((!\sw[5]~input_o\) # ((!\sw[7]~input_o\) # (!\sw[6]~input_o\))) ) ) ) # ( !\s4~q\ & ( \sw[9]~input_o\ & ( (\sw[8]~input_o\ & (\sw[5]~input_o\ & (\sw[7]~input_o\ & !\sw[6]~input_o\))) 
-- ) ) ) # ( \s4~q\ & ( !\sw[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000001000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[8]~input_o\,
	datab => \ALT_INV_sw[5]~input_o\,
	datac => \ALT_INV_sw[7]~input_o\,
	datad => \ALT_INV_sw[6]~input_o\,
	datae => \ALT_INV_s4~q\,
	dataf => \ALT_INV_sw[9]~input_o\,
	combout => \s4~0_combout\);

-- Location: FF_X35_Y16_N14
s4 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \s4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s4~q\);

-- Location: LABCELL_X35_Y16_N18
\process_0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_0~2_combout\ = ( \sw[5]~input_o\ & ( \sw[9]~input_o\ & ( (!\s4~q\ & (!\sw[6]~input_o\ & (\sw[8]~input_o\ & \sw[7]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_s4~q\,
	datab => \ALT_INV_sw[6]~input_o\,
	datac => \ALT_INV_sw[8]~input_o\,
	datad => \ALT_INV_sw[7]~input_o\,
	datae => \ALT_INV_sw[5]~input_o\,
	dataf => \ALT_INV_sw[9]~input_o\,
	combout => \process_0~2_combout\);

-- Location: MLABCELL_X34_Y15_N30
\s1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \s1~0_combout\ = ( \s1~q\ & ( \sw[7]~input_o\ & ( (!\sw[8]~input_o\) # ((!\sw[9]~input_o\) # ((!\sw[5]~input_o\) # (!\sw[6]~input_o\))) ) ) ) # ( !\s1~q\ & ( \sw[7]~input_o\ & ( (\sw[8]~input_o\ & (!\sw[9]~input_o\ & (\sw[5]~input_o\ & \sw[6]~input_o\))) 
-- ) ) ) # ( \s1~q\ & ( !\sw[7]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000001001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[8]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_sw[5]~input_o\,
	datad => \ALT_INV_sw[6]~input_o\,
	datae => \ALT_INV_s1~q\,
	dataf => \ALT_INV_sw[7]~input_o\,
	combout => \s1~0_combout\);

-- Location: FF_X34_Y15_N32
s1 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \s1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s1~q\);

-- Location: LABCELL_X35_Y16_N0
\s3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \s3~0_combout\ = ( \s3~q\ & ( \sw[9]~input_o\ & ( (!\sw[8]~input_o\) # ((!\sw[5]~input_o\) # ((!\sw[7]~input_o\) # (!\sw[6]~input_o\))) ) ) ) # ( !\s3~q\ & ( \sw[9]~input_o\ & ( (\sw[8]~input_o\ & (\sw[5]~input_o\ & (!\sw[7]~input_o\ & \sw[6]~input_o\))) 
-- ) ) ) # ( \s3~q\ & ( !\sw[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000100001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[8]~input_o\,
	datab => \ALT_INV_sw[5]~input_o\,
	datac => \ALT_INV_sw[7]~input_o\,
	datad => \ALT_INV_sw[6]~input_o\,
	datae => \ALT_INV_s3~q\,
	dataf => \ALT_INV_sw[9]~input_o\,
	combout => \s3~0_combout\);

-- Location: FF_X35_Y16_N2
s3 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \s3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s3~q\);

-- Location: LABCELL_X35_Y16_N27
\bitprsc~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bitprsc~2_combout\ = ( !\s4~q\ & ( (!\s2~q\ & (!\s1~q\ & !\s3~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_s2~q\,
	datab => \ALT_INV_s1~q\,
	datad => \ALT_INV_s3~q\,
	dataf => \ALT_INV_s4~q\,
	combout => \bitprsc~2_combout\);

-- Location: LABCELL_X35_Y16_N6
\process_0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_0~4_combout\ = ( \sw[5]~input_o\ & ( \sw[9]~input_o\ & ( (!\s3~q\ & (\sw[6]~input_o\ & (\sw[8]~input_o\ & !\sw[7]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_s3~q\,
	datab => \ALT_INV_sw[6]~input_o\,
	datac => \ALT_INV_sw[8]~input_o\,
	datad => \ALT_INV_sw[7]~input_o\,
	datae => \ALT_INV_sw[5]~input_o\,
	dataf => \ALT_INV_sw[9]~input_o\,
	combout => \process_0~4_combout\);

-- Location: MLABCELL_X34_Y15_N42
\s5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \s5~0_combout\ = ( \s5~q\ & ( \sw[8]~input_o\ & ( (!\sw[7]~input_o\) # ((!\sw[9]~input_o\) # ((!\sw[5]~input_o\) # (!\sw[6]~input_o\))) ) ) ) # ( !\s5~q\ & ( \sw[8]~input_o\ & ( (\sw[7]~input_o\ & (\sw[9]~input_o\ & (!\sw[5]~input_o\ & \sw[6]~input_o\))) 
-- ) ) ) # ( \s5~q\ & ( !\sw[8]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000100001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[7]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_sw[5]~input_o\,
	datad => \ALT_INV_sw[6]~input_o\,
	datae => \ALT_INV_s5~q\,
	dataf => \ALT_INV_sw[8]~input_o\,
	combout => \s5~0_combout\);

-- Location: FF_X34_Y15_N44
s5 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \s5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s5~q\);

-- Location: MLABCELL_X34_Y15_N48
\process_0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_0~5_combout\ = ( \sw[7]~input_o\ & ( !\s5~q\ & ( (!\sw[5]~input_o\ & (\sw[9]~input_o\ & (\sw[8]~input_o\ & \sw[6]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[5]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_sw[8]~input_o\,
	datad => \ALT_INV_sw[6]~input_o\,
	datae => \ALT_INV_sw[7]~input_o\,
	dataf => \ALT_INV_s5~q\,
	combout => \process_0~5_combout\);

-- Location: LABCELL_X31_Y15_N42
\read_addr~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr~29_combout\ = ( \process_0~5_combout\ & ( (!\process_0~3_combout\ & (!\process_0~2_combout\ & !\process_0~4_combout\)) ) ) # ( !\process_0~5_combout\ & ( (!\process_0~3_combout\ & (!\process_0~2_combout\ & (\bitprsc~2_combout\ & 
-- !\process_0~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_process_0~3_combout\,
	datab => \ALT_INV_process_0~2_combout\,
	datac => \ALT_INV_bitprsc~2_combout\,
	datad => \ALT_INV_process_0~4_combout\,
	dataf => \ALT_INV_process_0~5_combout\,
	combout => \read_addr~29_combout\);

-- Location: LABCELL_X35_Y16_N51
\read_addr~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr~27_combout\ = ( \s3~q\ & ( (!\s1~q\ & !\s2~q\) ) ) # ( !\s3~q\ & ( (\s4~q\ & (!\s1~q\ & !\s2~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000111100000000000001010000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_s4~q\,
	datac => \ALT_INV_s1~q\,
	datad => \ALT_INV_s2~q\,
	datae => \ALT_INV_s3~q\,
	combout => \read_addr~27_combout\);

-- Location: LABCELL_X31_Y15_N15
\read_addr~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr~28_combout\ = ( \process_0~5_combout\ & ( (!\process_0~3_combout\ & ((\process_0~2_combout\) # (\process_0~4_combout\))) ) ) # ( !\process_0~5_combout\ & ( (!\process_0~3_combout\ & (((\process_0~2_combout\) # (\process_0~4_combout\)) # 
-- (\read_addr~27_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010101010001010101010101000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_process_0~3_combout\,
	datab => \ALT_INV_read_addr~27_combout\,
	datac => \ALT_INV_process_0~4_combout\,
	datad => \ALT_INV_process_0~2_combout\,
	dataf => \ALT_INV_process_0~5_combout\,
	combout => \read_addr~28_combout\);

-- Location: LABCELL_X36_Y16_N9
\read_addr~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr~25_combout\ = ( \s2~q\ & ( !\s1~q\ ) ) # ( !\s2~q\ & ( (!\s3~q\ & (!\s1~q\ & \s4~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_s3~q\,
	datac => \ALT_INV_s1~q\,
	datad => \ALT_INV_s4~q\,
	dataf => \ALT_INV_s2~q\,
	combout => \read_addr~25_combout\);

-- Location: LABCELL_X31_Y15_N18
\read_addr~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr~26_combout\ = ( \read_addr~25_combout\ & ( ((!\process_0~4_combout\ & ((!\process_0~5_combout\) # (\process_0~2_combout\)))) # (\process_0~3_combout\) ) ) # ( !\read_addr~25_combout\ & ( ((!\process_0~4_combout\ & \process_0~2_combout\)) # 
-- (\process_0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111011101010101011101110111010101110111011101010111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_process_0~3_combout\,
	datab => \ALT_INV_process_0~4_combout\,
	datac => \ALT_INV_process_0~5_combout\,
	datad => \ALT_INV_process_0~2_combout\,
	dataf => \ALT_INV_read_addr~25_combout\,
	combout => \read_addr~26_combout\);

-- Location: LABCELL_X31_Y15_N21
\read_addr[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[14]~feeder_combout\ = \read_addr~29_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_read_addr~29_combout\,
	combout => \read_addr[14]~feeder_combout\);

-- Location: LABCELL_X31_Y15_N12
\read_addr[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[13]~feeder_combout\ = \read_addr~28_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_read_addr~28_combout\,
	combout => \read_addr[13]~feeder_combout\);

-- Location: LABCELL_X31_Y15_N51
\read_addr[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[12]~feeder_combout\ = \read_addr~26_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_addr~26_combout\,
	combout => \read_addr[12]~feeder_combout\);

-- Location: LABCELL_X31_Y15_N27
\bitprsc~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bitprsc~1_combout\ = ( !\s2~q\ & ( !\s1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_s1~q\,
	dataf => \ALT_INV_s2~q\,
	combout => \bitprsc~1_combout\);

-- Location: LABCELL_X31_Y15_N36
\read_addr~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr~35_combout\ = ( !\process_0~3_combout\ & ( \s3~q\ & ( (!\process_0~4_combout\ & ((\process_0~2_combout\) # (\process_0~5_combout\))) ) ) ) # ( !\process_0~3_combout\ & ( !\s3~q\ & ( (!\process_0~4_combout\ & (((\process_0~2_combout\) # 
-- (\bitprsc~1_combout\)) # (\process_0~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110011001100000000000000000001000100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_process_0~5_combout\,
	datab => \ALT_INV_process_0~4_combout\,
	datac => \ALT_INV_bitprsc~1_combout\,
	datad => \ALT_INV_process_0~2_combout\,
	datae => \ALT_INV_process_0~3_combout\,
	dataf => \ALT_INV_s3~q\,
	combout => \read_addr~35_combout\);

-- Location: LABCELL_X35_Y16_N24
\read_addr~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr~33_combout\ = ( \s4~q\ & ( (!\s2~q\ & (!\s1~q\ & \s3~q\)) ) ) # ( !\s4~q\ & ( (!\s2~q\ & !\s1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_s2~q\,
	datab => \ALT_INV_s1~q\,
	datac => \ALT_INV_s3~q\,
	dataf => \ALT_INV_s4~q\,
	combout => \read_addr~33_combout\);

-- Location: MLABCELL_X28_Y20_N3
\read_addr~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr~34_combout\ = ( \read_addr~33_combout\ & ( \process_0~5_combout\ & ( (!\process_0~3_combout\ & ((!\process_0~2_combout\) # (\process_0~4_combout\))) ) ) ) # ( !\read_addr~33_combout\ & ( \process_0~5_combout\ & ( (!\process_0~3_combout\ & 
-- ((!\process_0~2_combout\) # (\process_0~4_combout\))) ) ) ) # ( \read_addr~33_combout\ & ( !\process_0~5_combout\ & ( (!\process_0~3_combout\ & ((!\process_0~2_combout\) # (\process_0~4_combout\))) ) ) ) # ( !\read_addr~33_combout\ & ( 
-- !\process_0~5_combout\ & ( (\process_0~4_combout\ & !\process_0~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000111101010000000011110101000000001111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_process_0~4_combout\,
	datac => \ALT_INV_process_0~2_combout\,
	datad => \ALT_INV_process_0~3_combout\,
	datae => \ALT_INV_read_addr~33_combout\,
	dataf => \ALT_INV_process_0~5_combout\,
	combout => \read_addr~34_combout\);

-- Location: LABCELL_X31_Y15_N30
\read_addr~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr~32_combout\ = ( \process_0~5_combout\ ) # ( !\process_0~5_combout\ & ( ((!\s1~q\) # ((\process_0~2_combout\) # (\process_0~3_combout\))) # (\process_0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111111111110111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_process_0~4_combout\,
	datab => \ALT_INV_s1~q\,
	datac => \ALT_INV_process_0~3_combout\,
	datad => \ALT_INV_process_0~2_combout\,
	dataf => \ALT_INV_process_0~5_combout\,
	combout => \read_addr~32_combout\);

-- Location: LABCELL_X31_Y15_N57
\read_addr[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[8]~feeder_combout\ = \read_addr~32_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_read_addr~32_combout\,
	combout => \read_addr[8]~feeder_combout\);

-- Location: LABCELL_X31_Y15_N33
\read_addr~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr~30_combout\ = (!\s1~q\ & ((\s3~q\) # (\s2~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011001100000011001100110000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_s1~q\,
	datac => \ALT_INV_s2~q\,
	datad => \ALT_INV_s3~q\,
	combout => \read_addr~30_combout\);

-- Location: LABCELL_X31_Y15_N54
\read_addr~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr~31_combout\ = ( \read_addr~30_combout\ & ( (((!\process_0~5_combout\ & !\process_0~2_combout\)) # (\process_0~4_combout\)) # (\process_0~3_combout\) ) ) # ( !\read_addr~30_combout\ & ( (\process_0~4_combout\) # (\process_0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111110001111111111111000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_process_0~5_combout\,
	datab => \ALT_INV_process_0~2_combout\,
	datac => \ALT_INV_process_0~3_combout\,
	datad => \ALT_INV_process_0~4_combout\,
	dataf => \ALT_INV_read_addr~30_combout\,
	combout => \read_addr~31_combout\);

-- Location: LABCELL_X31_Y15_N48
\read_addr[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[6]~feeder_combout\ = \read_addr~26_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_addr~26_combout\,
	combout => \read_addr[6]~feeder_combout\);

-- Location: LABCELL_X10_Y46_N33
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LABCELL_X31_Y15_N3
\read_addr[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[5]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_~GND~combout\,
	combout => \read_addr[5]~feeder_combout\);

-- Location: LABCELL_X31_Y15_N45
\read_addr[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[4]~feeder_combout\ = \read_addr~29_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_read_addr~29_combout\,
	combout => \read_addr[4]~feeder_combout\);

-- Location: LABCELL_X31_Y15_N6
\read_addr[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[3]~feeder_combout\ = ( \read_addr~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_read_addr~28_combout\,
	combout => \read_addr[3]~feeder_combout\);

-- Location: LABCELL_X31_Y15_N9
\read_addr[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[2]~feeder_combout\ = ( \read_addr~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_read_addr~26_combout\,
	combout => \read_addr[2]~feeder_combout\);

-- Location: LABCELL_X30_Y15_N57
\read_addr[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[1]~feeder_combout\ = ( \~GND~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_~GND~combout\,
	combout => \read_addr[1]~feeder_combout\);

-- Location: LABCELL_X31_Y15_N0
\read_addr[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[0]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_~GND~combout\,
	combout => \read_addr[0]~feeder_combout\);

-- Location: LABCELL_X30_Y15_N0
\Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~1_sumout\ = SUM(( read_addr(0) ) + ( VCC ) + ( !VCC ))
-- \Add2~2\ = CARRY(( read_addr(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(0),
	cin => GND,
	sumout => \Add2~1_sumout\,
	cout => \Add2~2\);

-- Location: MLABCELL_X34_Y15_N24
\read_addr[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~0_combout\ = ( \sw[7]~input_o\ & ( \s1~q\ & ( (\sw[5]~input_o\ & (\sw[9]~input_o\ & (\sw[8]~input_o\ & \sw[6]~input_o\))) ) ) ) # ( \sw[7]~input_o\ & ( !\s1~q\ & ( (\sw[5]~input_o\ & (\sw[8]~input_o\ & \sw[6]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010100000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[5]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_sw[8]~input_o\,
	datad => \ALT_INV_sw[6]~input_o\,
	datae => \ALT_INV_sw[7]~input_o\,
	dataf => \ALT_INV_s1~q\,
	combout => \read_addr[9]~0_combout\);

-- Location: LABCELL_X33_Y16_N3
\read_addr[9]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~2_combout\ = ( read_addr(12) & ( (!read_addr(17) & (!read_addr(14) & ((!read_addr(13)) # (!read_addr(11))))) ) ) # ( !read_addr(12) & ( (!read_addr(17) & !read_addr(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(17),
	datab => ALT_INV_read_addr(14),
	datac => ALT_INV_read_addr(13),
	datad => ALT_INV_read_addr(11),
	dataf => ALT_INV_read_addr(12),
	combout => \read_addr[9]~2_combout\);

-- Location: LABCELL_X33_Y16_N30
\read_addr[9]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~7_combout\ = ( read_addr(15) & ( \s3~q\ & ( (!read_addr(17) & !read_addr(16)) ) ) ) # ( !read_addr(15) & ( \s3~q\ & ( !read_addr(17) ) ) ) # ( read_addr(15) & ( !\s3~q\ & ( !read_addr(17) ) ) ) # ( !read_addr(15) & ( !\s3~q\ & ( 
-- (!read_addr(17)) # ((!read_addr(16) & ((!\s4~q\) # (!read_addr(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011110000111100001111000011110000111100001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_s4~q\,
	datab => ALT_INV_read_addr(14),
	datac => ALT_INV_read_addr(17),
	datad => ALT_INV_read_addr(16),
	datae => ALT_INV_read_addr(15),
	dataf => \ALT_INV_s3~q\,
	combout => \read_addr[9]~7_combout\);

-- Location: LABCELL_X33_Y16_N6
\read_addr[9]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~3_combout\ = ( read_addr(6) & ( read_addr(5) & ( read_addr(7) ) ) ) # ( read_addr(6) & ( !read_addr(5) & ( (read_addr(4) & (read_addr(7) & ((read_addr(3)) # (read_addr(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(4),
	datab => ALT_INV_read_addr(2),
	datac => ALT_INV_read_addr(7),
	datad => ALT_INV_read_addr(3),
	datae => ALT_INV_read_addr(6),
	dataf => ALT_INV_read_addr(5),
	combout => \read_addr[9]~3_combout\);

-- Location: LABCELL_X33_Y16_N48
\read_addr[9]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~5_combout\ = ( read_addr(14) & ( read_addr(9) & ( read_addr(13) ) ) ) # ( read_addr(14) & ( !read_addr(9) & ( (read_addr(13) & (((read_addr(10)) # (read_addr(12))) # (read_addr(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(11),
	datab => ALT_INV_read_addr(12),
	datac => ALT_INV_read_addr(10),
	datad => ALT_INV_read_addr(13),
	datae => ALT_INV_read_addr(14),
	dataf => ALT_INV_read_addr(9),
	combout => \read_addr[9]~5_combout\);

-- Location: LABCELL_X33_Y16_N42
\read_addr[9]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~4_combout\ = ( !read_addr(10) & ( (!read_addr(8) & (!read_addr(11) & !read_addr(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(8),
	datac => ALT_INV_read_addr(11),
	datad => ALT_INV_read_addr(12),
	dataf => ALT_INV_read_addr(10),
	combout => \read_addr[9]~4_combout\);

-- Location: LABCELL_X33_Y16_N24
\read_addr[9]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~6_combout\ = ( !\s4~q\ & ( !\s3~q\ & ( (!read_addr(16) & ((!\read_addr[9]~5_combout\) # ((!\read_addr[9]~3_combout\ & \read_addr[9]~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_addr[9]~3_combout\,
	datab => ALT_INV_read_addr(16),
	datac => \ALT_INV_read_addr[9]~5_combout\,
	datad => \ALT_INV_read_addr[9]~4_combout\,
	datae => \ALT_INV_s4~q\,
	dataf => \ALT_INV_s3~q\,
	combout => \read_addr[9]~6_combout\);

-- Location: LABCELL_X33_Y16_N45
\read_addr[9]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~12_combout\ = ( read_addr(9) & ( (read_addr(8) & ((read_addr(6)) # (read_addr(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001001100110001000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(7),
	datab => ALT_INV_read_addr(8),
	datad => ALT_INV_read_addr(6),
	dataf => ALT_INV_read_addr(9),
	combout => \read_addr[9]~12_combout\);

-- Location: LABCELL_X33_Y16_N39
\read_addr[9]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~13_combout\ = ( read_addr(3) & ( (!read_addr(7) & (!read_addr(4) & (!read_addr(2) & !read_addr(5)))) ) ) # ( !read_addr(3) & ( (!read_addr(7) & (!read_addr(4) & !read_addr(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(7),
	datab => ALT_INV_read_addr(4),
	datac => ALT_INV_read_addr(2),
	datad => ALT_INV_read_addr(5),
	dataf => ALT_INV_read_addr(3),
	combout => \read_addr[9]~13_combout\);

-- Location: LABCELL_X33_Y16_N0
\read_addr[9]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~14_combout\ = ( \read_addr[9]~13_combout\ & ( (!read_addr(17) & (!read_addr(14) & !read_addr(10))) ) ) # ( !\read_addr[9]~13_combout\ & ( (!read_addr(17) & (!read_addr(14) & (!read_addr(10) & !\read_addr[9]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(17),
	datab => ALT_INV_read_addr(14),
	datac => ALT_INV_read_addr(10),
	datad => \ALT_INV_read_addr[9]~12_combout\,
	dataf => \ALT_INV_read_addr[9]~13_combout\,
	combout => \read_addr[9]~14_combout\);

-- Location: LABCELL_X33_Y16_N12
\read_addr[9]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~10_combout\ = ( !read_addr(13) & ( !read_addr(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(12),
	dataf => ALT_INV_read_addr(13),
	combout => \read_addr[9]~10_combout\);

-- Location: LABCELL_X33_Y16_N36
\read_addr[9]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~8_combout\ = (!read_addr(7) & (!read_addr(4) & (!read_addr(6) & !read_addr(5))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(7),
	datab => ALT_INV_read_addr(4),
	datac => ALT_INV_read_addr(6),
	datad => ALT_INV_read_addr(5),
	combout => \read_addr[9]~8_combout\);

-- Location: LABCELL_X33_Y16_N15
\read_addr[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~9_combout\ = ( read_addr(9) & ( (read_addr(10) & (read_addr(8) & read_addr(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(10),
	datac => ALT_INV_read_addr(8),
	datad => ALT_INV_read_addr(11),
	dataf => ALT_INV_read_addr(9),
	combout => \read_addr[9]~9_combout\);

-- Location: LABCELL_X33_Y16_N18
\read_addr[9]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~11_combout\ = ( !read_addr(15) & ( !\s3~q\ & ( (\read_addr[9]~10_combout\ & (!read_addr(16) & ((!\read_addr[9]~9_combout\) # (\read_addr[9]~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_addr[9]~10_combout\,
	datab => ALT_INV_read_addr(16),
	datac => \ALT_INV_read_addr[9]~8_combout\,
	datad => \ALT_INV_read_addr[9]~9_combout\,
	datae => ALT_INV_read_addr(15),
	dataf => \ALT_INV_s3~q\,
	combout => \read_addr[9]~11_combout\);

-- Location: LABCELL_X33_Y16_N54
\read_addr[9]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~15_combout\ = ( \read_addr[9]~14_combout\ & ( \read_addr[9]~11_combout\ & ( \bitprsc~1_combout\ ) ) ) # ( !\read_addr[9]~14_combout\ & ( \read_addr[9]~11_combout\ & ( \bitprsc~1_combout\ ) ) ) # ( \read_addr[9]~14_combout\ & ( 
-- !\read_addr[9]~11_combout\ & ( \bitprsc~1_combout\ ) ) ) # ( !\read_addr[9]~14_combout\ & ( !\read_addr[9]~11_combout\ & ( (\bitprsc~1_combout\ & (((\read_addr[9]~6_combout\) # (\read_addr[9]~7_combout\)) # (\read_addr[9]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_addr[9]~2_combout\,
	datab => \ALT_INV_read_addr[9]~7_combout\,
	datac => \ALT_INV_read_addr[9]~6_combout\,
	datad => \ALT_INV_bitprsc~1_combout\,
	datae => \ALT_INV_read_addr[9]~14_combout\,
	dataf => \ALT_INV_read_addr[9]~11_combout\,
	combout => \read_addr[9]~15_combout\);

-- Location: LABCELL_X31_Y16_N42
\LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~0_combout\ = ( !read_addr(3) & ( (!read_addr(6) & (!read_addr(5) & !read_addr(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(6),
	datac => ALT_INV_read_addr(5),
	datad => ALT_INV_read_addr(4),
	dataf => ALT_INV_read_addr(3),
	combout => \LessThan1~0_combout\);

-- Location: LABCELL_X31_Y16_N48
\read_addr[9]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~19_combout\ = ( !read_addr(12) & ( (!read_addr(15) & (!read_addr(14) & !read_addr(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(15),
	datac => ALT_INV_read_addr(14),
	datad => ALT_INV_read_addr(11),
	dataf => ALT_INV_read_addr(12),
	combout => \read_addr[9]~19_combout\);

-- Location: LABCELL_X31_Y16_N27
\read_addr[9]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~20_combout\ = ( read_addr(16) & ( ((read_addr(13)) # (read_addr(15))) # (read_addr(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(14),
	datac => ALT_INV_read_addr(15),
	datad => ALT_INV_read_addr(13),
	dataf => ALT_INV_read_addr(16),
	combout => \read_addr[9]~20_combout\);

-- Location: LABCELL_X31_Y16_N51
\LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~1_combout\ = ( read_addr(8) & ( (read_addr(10) & (read_addr(7) & read_addr(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(10),
	datac => ALT_INV_read_addr(7),
	datad => ALT_INV_read_addr(9),
	dataf => ALT_INV_read_addr(8),
	combout => \LessThan1~1_combout\);

-- Location: LABCELL_X31_Y16_N24
\read_addr[9]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~21_combout\ = ( \LessThan1~1_combout\ & ( (\read_addr[9]~20_combout\ & ((!\LessThan1~0_combout\) # (!\read_addr[9]~19_combout\))) ) ) # ( !\LessThan1~1_combout\ & ( (!\read_addr[9]~19_combout\ & \read_addr[9]~20_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111111000000000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LessThan1~0_combout\,
	datac => \ALT_INV_read_addr[9]~19_combout\,
	datad => \ALT_INV_read_addr[9]~20_combout\,
	dataf => \ALT_INV_LessThan1~1_combout\,
	combout => \read_addr[9]~21_combout\);

-- Location: LABCELL_X31_Y16_N0
\LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = ( read_addr(5) & ( read_addr(3) & ( (read_addr(9) & read_addr(8)) ) ) ) # ( !read_addr(5) & ( read_addr(3) & ( (read_addr(9) & read_addr(8)) ) ) ) # ( read_addr(5) & ( !read_addr(3) & ( (read_addr(9) & read_addr(8)) ) ) ) # ( 
-- !read_addr(5) & ( !read_addr(3) & ( (read_addr(9) & (read_addr(8) & ((read_addr(4)) # (read_addr(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(2),
	datab => ALT_INV_read_addr(9),
	datac => ALT_INV_read_addr(8),
	datad => ALT_INV_read_addr(4),
	datae => ALT_INV_read_addr(5),
	dataf => ALT_INV_read_addr(3),
	combout => \LessThan0~0_combout\);

-- Location: LABCELL_X31_Y16_N36
\read_addr[9]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~16_combout\ = ( !read_addr(10) & ( (!read_addr(14) & (!read_addr(13) & !read_addr(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(14),
	datab => ALT_INV_read_addr(13),
	datac => ALT_INV_read_addr(11),
	dataf => ALT_INV_read_addr(10),
	combout => \read_addr[9]~16_combout\);

-- Location: LABCELL_X31_Y16_N39
\read_addr[9]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~17_combout\ = ( read_addr(12) & ( read_addr(15) ) ) # ( !read_addr(12) & ( (read_addr(15) & ((read_addr(13)) # (read_addr(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001110000011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(14),
	datab => ALT_INV_read_addr(13),
	datac => ALT_INV_read_addr(15),
	dataf => ALT_INV_read_addr(12),
	combout => \read_addr[9]~17_combout\);

-- Location: LABCELL_X31_Y16_N45
\read_addr[9]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~18_combout\ = ( \read_addr[9]~17_combout\ & ( (!\read_addr[9]~16_combout\) # ((\LessThan0~0_combout\ & (read_addr(6) & read_addr(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000011111111100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan0~0_combout\,
	datab => ALT_INV_read_addr(6),
	datac => ALT_INV_read_addr(7),
	datad => \ALT_INV_read_addr[9]~16_combout\,
	dataf => \ALT_INV_read_addr[9]~17_combout\,
	combout => \read_addr[9]~18_combout\);

-- Location: LABCELL_X31_Y16_N30
\read_addr[9]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~22_combout\ = ( !read_addr(17) & ( \s2~q\ & ( (!\s1~q\ & (((!\read_addr[9]~21_combout\)))) # (\s1~q\ & (!read_addr(16) & ((!\read_addr[9]~18_combout\)))) ) ) ) # ( !read_addr(17) & ( !\s2~q\ & ( (\s1~q\ & (!read_addr(16) & 
-- !\read_addr[9]~18_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000000000000000000011100100101000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_s1~q\,
	datab => ALT_INV_read_addr(16),
	datac => \ALT_INV_read_addr[9]~21_combout\,
	datad => \ALT_INV_read_addr[9]~18_combout\,
	datae => ALT_INV_read_addr(17),
	dataf => \ALT_INV_s2~q\,
	combout => \read_addr[9]~22_combout\);

-- Location: MLABCELL_X28_Y20_N12
\read_addr[9]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~23_combout\ = ( !\process_0~4_combout\ & ( !\process_0~2_combout\ & ( (!\process_0~3_combout\ & (!\process_0~5_combout\ & ((\read_addr[9]~22_combout\) # (\read_addr[9]~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_process_0~3_combout\,
	datab => \ALT_INV_read_addr[9]~15_combout\,
	datac => \ALT_INV_process_0~5_combout\,
	datad => \ALT_INV_read_addr[9]~22_combout\,
	datae => \ALT_INV_process_0~4_combout\,
	dataf => \ALT_INV_process_0~2_combout\,
	combout => \read_addr[9]~23_combout\);

-- Location: LABCELL_X35_Y16_N36
\read_addr~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr~40_combout\ = ( !\sw[8]~input_o\ & ( (!\sw[7]~input_o\) # ((!\sw[5]~input_o\) # (((!\sw[6]~input_o\) # (!\sw[9]~input_o\)) # (\s2~q\))) ) ) # ( \sw[8]~input_o\ & ( ((!\sw[5]~input_o\) # (((!\sw[6]~input_o\) # (!\sw[9]~input_o\)) # (\s3~q\))) # 
-- (\sw[7]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111111111111111111111111111111111111111111011111111111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[7]~input_o\,
	datab => \ALT_INV_sw[5]~input_o\,
	datac => \ALT_INV_s3~q\,
	datad => \ALT_INV_sw[6]~input_o\,
	datae => \ALT_INV_sw[8]~input_o\,
	dataf => \ALT_INV_sw[9]~input_o\,
	datag => \ALT_INV_s2~q\,
	combout => \read_addr~40_combout\);

-- Location: MLABCELL_X34_Y15_N54
\process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_0~0_combout\ = ( \sw[7]~input_o\ & ( (\sw[5]~input_o\ & (\sw[9]~input_o\ & (\sw[8]~input_o\ & \sw[6]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[5]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_sw[8]~input_o\,
	datad => \ALT_INV_sw[6]~input_o\,
	datae => \ALT_INV_sw[7]~input_o\,
	combout => \process_0~0_combout\);

-- Location: LABCELL_X36_Y16_N3
\bitprsc~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bitprsc~5_combout\ = (!\process_0~0_combout\ & (!bitprsc(0) & ((!bitprsc(2)) # (!bitprsc(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000111000000000000011100000000000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_bitprsc(2),
	datab => ALT_INV_bitprsc(1),
	datac => \ALT_INV_process_0~0_combout\,
	datad => ALT_INV_bitprsc(0),
	combout => \bitprsc~5_combout\);

-- Location: MLABCELL_X34_Y15_N6
\process_0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_0~1_combout\ = ( \sw[7]~input_o\ & ( !\s1~q\ & ( (\sw[5]~input_o\ & (!\sw[9]~input_o\ & (\sw[8]~input_o\ & \sw[6]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[5]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_sw[8]~input_o\,
	datad => \ALT_INV_sw[6]~input_o\,
	datae => \ALT_INV_sw[7]~input_o\,
	dataf => \ALT_INV_s1~q\,
	combout => \process_0~1_combout\);

-- Location: LABCELL_X35_Y16_N42
\bitprsc~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bitprsc~0_combout\ = ( !\s2~q\ & ( !\s5~q\ & ( (!\s4~q\ & (!\s1~q\ & !\s3~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_s4~q\,
	datab => \ALT_INV_s1~q\,
	datac => \ALT_INV_s3~q\,
	datae => \ALT_INV_s2~q\,
	dataf => \ALT_INV_s5~q\,
	combout => \bitprsc~0_combout\);

-- Location: LABCELL_X35_Y16_N30
\read_addr~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr~36_combout\ = ( !\sw[6]~input_o\ & ( (!\sw[8]~input_o\) # ((!\sw[5]~input_o\) # (((!\sw[7]~input_o\) # (!\sw[9]~input_o\)) # (\s4~q\))) ) ) # ( \sw[6]~input_o\ & ( (!\sw[8]~input_o\) # ((((!\sw[7]~input_o\) # (!\sw[9]~input_o\)) # (\s5~q\)) # 
-- (\sw[5]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111111111111111111111111111111111111111111011111111111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[8]~input_o\,
	datab => \ALT_INV_sw[5]~input_o\,
	datac => \ALT_INV_s5~q\,
	datad => \ALT_INV_sw[7]~input_o\,
	datae => \ALT_INV_sw[6]~input_o\,
	dataf => \ALT_INV_sw[9]~input_o\,
	datag => \ALT_INV_s4~q\,
	combout => \read_addr~36_combout\);

-- Location: LABCELL_X36_Y16_N21
\bitprsc[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \bitprsc[2]~4_combout\ = ( \bitprsc~0_combout\ & ( \read_addr~36_combout\ & ( \process_0~0_combout\ ) ) ) # ( !\bitprsc~0_combout\ & ( \read_addr~36_combout\ & ( ((!\process_0~1_combout\ & (\sound1|aud_dalr~q\ & \read_addr~40_combout\))) # 
-- (\process_0~0_combout\) ) ) ) # ( \bitprsc~0_combout\ & ( !\read_addr~36_combout\ & ( \process_0~0_combout\ ) ) ) # ( !\bitprsc~0_combout\ & ( !\read_addr~36_combout\ & ( \process_0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111001011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_process_0~1_combout\,
	datab => \sound1|ALT_INV_aud_dalr~q\,
	datac => \ALT_INV_process_0~0_combout\,
	datad => \ALT_INV_read_addr~40_combout\,
	datae => \ALT_INV_bitprsc~0_combout\,
	dataf => \ALT_INV_read_addr~36_combout\,
	combout => \bitprsc[2]~4_combout\);

-- Location: FF_X36_Y16_N5
\bitprsc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \bitprsc~5_combout\,
	ena => \bitprsc[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => bitprsc(0));

-- Location: LABCELL_X36_Y16_N6
\bitprsc~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \bitprsc~6_combout\ = ( bitprsc(0) & ( (!\process_0~0_combout\ & (!bitprsc(2) & !bitprsc(1))) ) ) # ( !bitprsc(0) & ( (!\process_0~0_combout\ & (!bitprsc(2) & bitprsc(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_process_0~0_combout\,
	datac => ALT_INV_bitprsc(2),
	datad => ALT_INV_bitprsc(1),
	dataf => ALT_INV_bitprsc(0),
	combout => \bitprsc~6_combout\);

-- Location: FF_X36_Y16_N8
\bitprsc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \bitprsc~6_combout\,
	ena => \bitprsc[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => bitprsc(1));

-- Location: LABCELL_X36_Y16_N0
\bitprsc~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \bitprsc~3_combout\ = ( !\process_0~0_combout\ & ( (!bitprsc(1) & (!bitprsc(0) & bitprsc(2))) # (bitprsc(1) & (bitprsc(0) & !bitprsc(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111000000000000111100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_bitprsc(1),
	datac => ALT_INV_bitprsc(0),
	datad => ALT_INV_bitprsc(2),
	dataf => \ALT_INV_process_0~0_combout\,
	combout => \bitprsc~3_combout\);

-- Location: FF_X36_Y16_N2
\bitprsc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \bitprsc~3_combout\,
	ena => \bitprsc[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => bitprsc(2));

-- Location: LABCELL_X36_Y16_N15
\LessThan4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~0_combout\ = ( bitprsc(1) & ( bitprsc(2) ) ) # ( !bitprsc(1) & ( (bitprsc(2) & bitprsc(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_bitprsc(2),
	datad => ALT_INV_bitprsc(0),
	dataf => ALT_INV_bitprsc(1),
	combout => \LessThan4~0_combout\);

-- Location: LABCELL_X36_Y16_N42
\read_addr[9]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~24_combout\ = ( \bitprsc~0_combout\ & ( \read_addr[9]~0_combout\ ) ) # ( !\bitprsc~0_combout\ & ( \read_addr[9]~0_combout\ ) ) # ( \bitprsc~0_combout\ & ( !\read_addr[9]~0_combout\ & ( (!\read_addr~40_combout\) # (!\read_addr~36_combout\) ) 
-- ) ) # ( !\bitprsc~0_combout\ & ( !\read_addr[9]~0_combout\ & ( (!\read_addr~40_combout\) # ((!\read_addr~36_combout\) # ((\LessThan4~0_combout\ & \sound1|aud_dalr~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111011111110101111101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_addr~40_combout\,
	datab => \ALT_INV_LessThan4~0_combout\,
	datac => \ALT_INV_read_addr~36_combout\,
	datad => \sound1|ALT_INV_aud_dalr~q\,
	datae => \ALT_INV_bitprsc~0_combout\,
	dataf => \ALT_INV_read_addr[9]~0_combout\,
	combout => \read_addr[9]~24_combout\);

-- Location: FF_X31_Y15_N2
\read_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[0]~feeder_combout\,
	asdata => \Add2~1_sumout\,
	sclr => \read_addr[9]~0_combout\,
	sload => \read_addr[9]~23_combout\,
	ena => \read_addr[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(0));

-- Location: LABCELL_X30_Y15_N3
\Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~5_sumout\ = SUM(( read_addr(1) ) + ( GND ) + ( \Add2~2\ ))
-- \Add2~6\ = CARRY(( read_addr(1) ) + ( GND ) + ( \Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(1),
	cin => \Add2~2\,
	sumout => \Add2~5_sumout\,
	cout => \Add2~6\);

-- Location: FF_X30_Y15_N59
\read_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[1]~feeder_combout\,
	asdata => \Add2~5_sumout\,
	sclr => \read_addr[9]~0_combout\,
	sload => \read_addr[9]~23_combout\,
	ena => \read_addr[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(1));

-- Location: LABCELL_X30_Y15_N6
\Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~9_sumout\ = SUM(( read_addr(2) ) + ( GND ) + ( \Add2~6\ ))
-- \Add2~10\ = CARRY(( read_addr(2) ) + ( GND ) + ( \Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(2),
	cin => \Add2~6\,
	sumout => \Add2~9_sumout\,
	cout => \Add2~10\);

-- Location: FF_X31_Y15_N11
\read_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[2]~feeder_combout\,
	asdata => \Add2~9_sumout\,
	sclr => \read_addr[9]~0_combout\,
	sload => \read_addr[9]~23_combout\,
	ena => \read_addr[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(2));

-- Location: LABCELL_X30_Y15_N9
\Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~13_sumout\ = SUM(( read_addr(3) ) + ( GND ) + ( \Add2~10\ ))
-- \Add2~14\ = CARRY(( read_addr(3) ) + ( GND ) + ( \Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(3),
	cin => \Add2~10\,
	sumout => \Add2~13_sumout\,
	cout => \Add2~14\);

-- Location: FF_X31_Y15_N8
\read_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[3]~feeder_combout\,
	asdata => \Add2~13_sumout\,
	sclr => \read_addr[9]~0_combout\,
	sload => \read_addr[9]~23_combout\,
	ena => \read_addr[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(3));

-- Location: LABCELL_X30_Y15_N12
\Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~17_sumout\ = SUM(( read_addr(4) ) + ( GND ) + ( \Add2~14\ ))
-- \Add2~18\ = CARRY(( read_addr(4) ) + ( GND ) + ( \Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(4),
	cin => \Add2~14\,
	sumout => \Add2~17_sumout\,
	cout => \Add2~18\);

-- Location: FF_X31_Y15_N47
\read_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[4]~feeder_combout\,
	asdata => \Add2~17_sumout\,
	sclr => \read_addr[9]~0_combout\,
	sload => \read_addr[9]~23_combout\,
	ena => \read_addr[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(4));

-- Location: LABCELL_X30_Y15_N15
\Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~21_sumout\ = SUM(( read_addr(5) ) + ( GND ) + ( \Add2~18\ ))
-- \Add2~22\ = CARRY(( read_addr(5) ) + ( GND ) + ( \Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(5),
	cin => \Add2~18\,
	sumout => \Add2~21_sumout\,
	cout => \Add2~22\);

-- Location: FF_X31_Y15_N5
\read_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[5]~feeder_combout\,
	asdata => \Add2~21_sumout\,
	sclr => \read_addr[9]~0_combout\,
	sload => \read_addr[9]~23_combout\,
	ena => \read_addr[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(5));

-- Location: LABCELL_X30_Y15_N18
\Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~25_sumout\ = SUM(( read_addr(6) ) + ( GND ) + ( \Add2~22\ ))
-- \Add2~26\ = CARRY(( read_addr(6) ) + ( GND ) + ( \Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(6),
	cin => \Add2~22\,
	sumout => \Add2~25_sumout\,
	cout => \Add2~26\);

-- Location: FF_X31_Y15_N50
\read_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[6]~feeder_combout\,
	asdata => \Add2~25_sumout\,
	sclr => \read_addr[9]~0_combout\,
	sload => \read_addr[9]~23_combout\,
	ena => \read_addr[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(6));

-- Location: LABCELL_X30_Y15_N21
\Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~29_sumout\ = SUM(( read_addr(7) ) + ( GND ) + ( \Add2~26\ ))
-- \Add2~30\ = CARRY(( read_addr(7) ) + ( GND ) + ( \Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(7),
	cin => \Add2~26\,
	sumout => \Add2~29_sumout\,
	cout => \Add2~30\);

-- Location: FF_X31_Y15_N56
\read_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr~31_combout\,
	asdata => \Add2~29_sumout\,
	sclr => \read_addr[9]~0_combout\,
	sload => \read_addr[9]~23_combout\,
	ena => \read_addr[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(7));

-- Location: LABCELL_X30_Y15_N24
\Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~33_sumout\ = SUM(( read_addr(8) ) + ( GND ) + ( \Add2~30\ ))
-- \Add2~34\ = CARRY(( read_addr(8) ) + ( GND ) + ( \Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(8),
	cin => \Add2~30\,
	sumout => \Add2~33_sumout\,
	cout => \Add2~34\);

-- Location: FF_X31_Y15_N59
\read_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[8]~feeder_combout\,
	asdata => \Add2~33_sumout\,
	sclr => \read_addr[9]~0_combout\,
	sload => \read_addr[9]~23_combout\,
	ena => \read_addr[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(8));

-- Location: LABCELL_X30_Y15_N27
\Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~37_sumout\ = SUM(( read_addr(9) ) + ( GND ) + ( \Add2~34\ ))
-- \Add2~38\ = CARRY(( read_addr(9) ) + ( GND ) + ( \Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(9),
	cin => \Add2~34\,
	sumout => \Add2~37_sumout\,
	cout => \Add2~38\);

-- Location: FF_X31_Y15_N32
\read_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr~32_combout\,
	asdata => \Add2~37_sumout\,
	sclr => \read_addr[9]~0_combout\,
	sload => \read_addr[9]~23_combout\,
	ena => \read_addr[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(9));

-- Location: LABCELL_X30_Y15_N30
\Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~41_sumout\ = SUM(( read_addr(10) ) + ( GND ) + ( \Add2~38\ ))
-- \Add2~42\ = CARRY(( read_addr(10) ) + ( GND ) + ( \Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(10),
	cin => \Add2~38\,
	sumout => \Add2~41_sumout\,
	cout => \Add2~42\);

-- Location: FF_X28_Y20_N5
\read_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr~34_combout\,
	asdata => \Add2~41_sumout\,
	sclr => \read_addr[9]~0_combout\,
	sload => \read_addr[9]~23_combout\,
	ena => \read_addr[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(10));

-- Location: LABCELL_X30_Y15_N33
\Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~45_sumout\ = SUM(( read_addr(11) ) + ( GND ) + ( \Add2~42\ ))
-- \Add2~46\ = CARRY(( read_addr(11) ) + ( GND ) + ( \Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(11),
	cin => \Add2~42\,
	sumout => \Add2~45_sumout\,
	cout => \Add2~46\);

-- Location: FF_X31_Y15_N38
\read_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr~35_combout\,
	asdata => \Add2~45_sumout\,
	sclr => \read_addr[9]~0_combout\,
	sload => \read_addr[9]~23_combout\,
	ena => \read_addr[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(11));

-- Location: LABCELL_X30_Y15_N36
\Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~49_sumout\ = SUM(( read_addr(12) ) + ( GND ) + ( \Add2~46\ ))
-- \Add2~50\ = CARRY(( read_addr(12) ) + ( GND ) + ( \Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(12),
	cin => \Add2~46\,
	sumout => \Add2~49_sumout\,
	cout => \Add2~50\);

-- Location: FF_X31_Y15_N53
\read_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[12]~feeder_combout\,
	asdata => \Add2~49_sumout\,
	sclr => \read_addr[9]~0_combout\,
	sload => \read_addr[9]~23_combout\,
	ena => \read_addr[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(12));

-- Location: LABCELL_X30_Y15_N39
\Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~53_sumout\ = SUM(( read_addr(13) ) + ( GND ) + ( \Add2~50\ ))
-- \Add2~54\ = CARRY(( read_addr(13) ) + ( GND ) + ( \Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(13),
	cin => \Add2~50\,
	sumout => \Add2~53_sumout\,
	cout => \Add2~54\);

-- Location: FF_X31_Y15_N14
\read_addr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[13]~feeder_combout\,
	asdata => \Add2~53_sumout\,
	sclr => \read_addr[9]~0_combout\,
	sload => \read_addr[9]~23_combout\,
	ena => \read_addr[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(13));

-- Location: LABCELL_X30_Y15_N42
\Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~57_sumout\ = SUM(( read_addr(14) ) + ( GND ) + ( \Add2~54\ ))
-- \Add2~58\ = CARRY(( read_addr(14) ) + ( GND ) + ( \Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(14),
	cin => \Add2~54\,
	sumout => \Add2~57_sumout\,
	cout => \Add2~58\);

-- Location: FF_X31_Y15_N23
\read_addr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[14]~feeder_combout\,
	asdata => \Add2~57_sumout\,
	sclr => \read_addr[9]~0_combout\,
	sload => \read_addr[9]~23_combout\,
	ena => \read_addr[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(14));

-- Location: LABCELL_X30_Y15_N45
\Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~69_sumout\ = SUM(( read_addr(15) ) + ( GND ) + ( \Add2~58\ ))
-- \Add2~70\ = CARRY(( read_addr(15) ) + ( GND ) + ( \Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(15),
	cin => \Add2~58\,
	sumout => \Add2~69_sumout\,
	cout => \Add2~70\);

-- Location: FF_X31_Y15_N20
\read_addr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr~26_combout\,
	asdata => \Add2~69_sumout\,
	sclr => \read_addr[9]~0_combout\,
	sload => \read_addr[9]~23_combout\,
	ena => \read_addr[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(15));

-- Location: LABCELL_X30_Y15_N48
\Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~65_sumout\ = SUM(( read_addr(16) ) + ( GND ) + ( \Add2~70\ ))
-- \Add2~66\ = CARRY(( read_addr(16) ) + ( GND ) + ( \Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(16),
	cin => \Add2~70\,
	sumout => \Add2~65_sumout\,
	cout => \Add2~66\);

-- Location: FF_X31_Y15_N17
\read_addr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr~28_combout\,
	asdata => \Add2~65_sumout\,
	sclr => \read_addr[9]~0_combout\,
	sload => \read_addr[9]~23_combout\,
	ena => \read_addr[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(16));

-- Location: LABCELL_X30_Y15_N51
\Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~61_sumout\ = SUM(( read_addr(17) ) + ( GND ) + ( \Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(17),
	cin => \Add2~66\,
	sumout => \Add2~61_sumout\);

-- Location: FF_X31_Y15_N44
\read_addr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr~29_combout\,
	asdata => \Add2~61_sumout\,
	sclr => \read_addr[9]~0_combout\,
	sload => \read_addr[9]~23_combout\,
	ena => \read_addr[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(17));

-- Location: FF_X34_Y17_N4
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => read_addr(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4));

-- Location: FF_X31_Y15_N26
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => read_addr(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3));

-- Location: LABCELL_X30_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\ = ( read_addr(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_read_addr(13),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X30_Y16_N1
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0));

-- Location: M10K_X14_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "67FF3186354D344294BD309FF198F00D83B1BA29A6F4ECE49FF1C162314A9AEAE7D9DED3C5D24D3E5559570E021C3100E0CA379A465ED0E0D960DF8C09DDD5C5D4764B94F74E051F528D957324274D55908106F5CEC06B917594B7C064F5715D007F26818810D655607F40DDB261A2F0211FF16E0B635B202E0CA610CAC152C75658256ACDB95DE6C5165B60F965A4E574CCBD7AD53F048EE505E1B4BA4A9356D72A02D7BF2B908FD681826FDD9E074F87B3975A7E66D5C51E36CFA2B42354F38F2D9038F90A96B3AA0838351658DA84C15CE243377ACD40563408BAD0E541DD69F0B7B2045DF15EF704E796F3BB5A4006BA06F6EEA802DA2155F819A39FCA81",
	mem_init2 => "BCBBF73429DA3EF17735B28ED4D753BE46F1137BB0C659D1BC5602696DD59D438BB999B7C2B40D00494F350D4690708157FB3946C0A226DAD0F0224FF821EBDBC4F7CCC52F50481EDFB3B62C2B86B8B554C224AA6D6AEBF547AEEE636D9C884CB5BB4662B4206E0B85CF07E3E418256D5A5C644046019194C0006354EB6A605CA060A34F52E0255D31DEE61ED8CBA926E5852D3A2B70AAC9E2878C63C8E8D3162CDC022026FB3015515D8AFA5786D9C454D2129358C1813E8EAF1D3A7291F65258496A98776B50CA7D85CB7950D35A9E842B1E42AE0D8CA9EB865207161802A6DADF6F515B250296060BB4BE32974C96A82EF671722D45133FE48FD963A981D0",
	mem_init1 => "B49306BA2BC5263481A88F69D2E6499B3068D8E075D8EA95A15A7AA28414538AE287319F863D8F72F1161E31B4D19746F0259BF44B4CD20617FC48D3CA649CA1989DA19D552C2DE96DC73D726A5C4A8175C7DE798B877A01F993B9326E5944511AA1D0ACFF7D894FF940F9BBEF22162EDF8767749831454E84A062AF9A916858EB78B332FFBA06A89512EA104FFBBCA22AEF70A27D26347AEAE7195B5262901B20D3A16400B7F2F3DB5F79E6A3859804CFBC18CE37D4109FE6D703F208BC413929F4770B4FA3CEE97A4BC57AB18E5845B3AE23911BA435C8659E158615F1BA74B17C6ACFEE2BAB678BF226F75CF34C3AB25D9C1176F0574C8EE8ACFB9083CA40",
	mem_init0 => "03DA3AB7DF039DB4221C1AE61DDC110E0262E26BE501E9D51C468A10FC85C18765FE82DB88DE5434442A8EEC976E9F48D78F18545F2413B7658C94BBE918969BCC6FA19575120D3A9171FE77F896A5736FE05C23ED1131F3145832756A099A4C3E65CD2585A777B1B77C3CBC79EE096510C97D02D048D6AEA05EF8C102ECDBB973F7DC5E81A45547E400F520BFF0A9D68ECE76CB6786DBBC6F5021083C5737DEE1F49720269D2FD8708B1A80D1D72EEDE10BAE3FD352C63610044332FF862E8B464C1CD5ED211B42477BDD5AA657A507E9366A585BB5CA7AE3E7773BF67DB2913D94F2B1919D303D9FAFB3D4F6D44E49225ADF74AF6005D2495B2ABEA519D0EC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y44_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002C30C100C94BD2F85E995CF2A2E52E94583BB407F14B446CFDF37F17ECCDA0C4E6EEC29FBBB4B91985FF3E2CFD80F47F9F46E4CF46C4ED308B767C87F5E86755805FBD001ED1D29DD0EEBFF390244078A192353214AC10F677CE8E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y42_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B8D7209BB8FA3450DFFC29DFFC5D883375F15EAD0526E690EC75723C1906CD2CFC93F36A9F381C1116510A6E36851D7378AD4CA3210D3682335C36BA1A3D16702FAFF1301529BC3603D595BF4B72F7A46BA43810557183C569170F18064019EF2E8630AB8335C9CD1CD44E3B07B557E17FF9C0D5A4A180281038071E04345888D49DC7729A98E11D0C798DD15ADB62CFA72E67857C0EB276258489E32CE9607892FA17475ED8B9910350C5126E8277BD070781747AC3624ED53F9750198EC561B7713C8D2D31F0EA5BF0035D98C1580CDC614630E1778F0EA0209E34B7F0901CF96332EBDB0164CE008FE2D4C3011E92012CFBDFB3845792A3C52916F5668CC5",
	mem_init2 => "F9F98FD84CA1E9AF043DD4274F9B64DFE695FCFE14746EBFB41A683A10048AE581A486BB3DB0EA2E4B43926BBB69A39E01E2B228ED6F1DB63DD612C44393D38AD4B2F8750656EF96C45A87204B634E183F8BC0BAAEDAF137AEBADD168AAE62331C8D5DBEE62908D38F14789670DB4DD4C716EA77D4B1EFFE5EFC27D93986BBD77E0B21B211AF0D651B3AC5ECE0F9F77150824F28DDB5E9EFD42F15D6D70C2359BD9103333A0B2EA170DD2892C869639560010AEE9209A5F67CA40A37DEDB622914DA4632C9FE4FCAEFB9EB89D598279CDEFBA0820F34A7D4D4C5A3BA8C50C12DD717B180D9E236EAE21192131B0A871B6D71F6F638C221D0CBBC1488E6AFA635",
	mem_init1 => "13847C3736A2FEB9208A5F2BD8D326A78B38C3F8F5617EF28B29ED56CBBBB62BF45D1A6EDB73F682A9F5D44780FC5EF619A6255DDD31A41080C93EC7F5B51E7E71A44C7648E64AE9A8924D21F2EDEE9F6540CBDABBE6D8DE2B5082F1EBE1D35C35672CC3A859618789221C69517159C71BDA5938DA65F81AFD600EE13307AB968F59FFAEB81A2E7C18DADEF7C003060244F80B3CC558EC63B9DA3B882897FA5195E7C0F6025873DBE245CF4E2EA8E3FAE4CA226621529C94650E450A6694EE190C6DD7B19DA37AFA2719871ED602EFA82DEB0DCEEFFC28248C189096596CA021FC975AD80AA150D065863D6300A3BC6337421FD2EBAE5919251558DCD3EB078A",
	mem_init0 => "C5ECE0B1D81DD39658CC43F85208081DB5FE422CBEB78A9D0EAC3D4EF8F3C1446A22BC3DBAB8F709AA37453C5434A006908FB2058A76D93E79F0C5AA246015618058D23A15264FB3E50D49DEE8C7A3F989DE92830F5FD50DFE50D4ADFC89F4548FE2E0A31D0D957B6EB66207157B030325CD36F1A67D2C01A0C025FA8D6685915C354FAC31D239019B19C79872421107A4CAB2FA852E6514CAF400209F31E28A9978958F6D6A03FEE9851A99C980A3EDD4693A6D3E0B115BA7EC3F4317D6999EC3C72E32C7386C93F7F31D07799F86077F46FD418CA04B4AEAF55D4B997095945BFF48AFAE17EFF47C9A9AB0386548A4F9E932BCEC631005939D910BDDD1A47A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328_PORTADATAOUT_bus\);

-- Location: LABCELL_X23_Y16_N30
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout\ = ( read_addr(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_read_addr(14),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout\);

-- Location: FF_X23_Y16_N32
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\);

-- Location: M10K_X49_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "5259479137065F46953197623B3C89728F597D8289855B2718E32468ECBF3EA65DC6AC0768509DAFA90D5818F6FBCB2F274D2E0AAE0E5343C0E7880F4E59F10AD9DF925FE2D3E4612026BE9C657B93B051C0AF4D7DD7BED8CE564C1F48F658B3D337E68412C64F0A0F41B79371EB9C66E1558F4A0A720C6DCBA0742C366736BD6364A043CE8E4DF20D2B162D47DA5320E02B38B62D03463F7F087F1982771355D0B1E7B3B080CCFAD10C2A8BA9937B2CEE8398CE9440CC70AE8BA5B0767791ED7344B94413DCF6F6941EE58F600B56A97535AD1B1FDA46B3210EAAA23E60E897339F8014986564E003CE1994A5064AA935011F679F8F577D3B542CCB96E0CEE5",
	mem_init2 => "5C1127770EEB62A624B4CA1C443C3F2E06CA2A618B6A125E57F190ADD09801AEDF36D7F38E543EC899D6C2D39B0019A446C9068BBB6D017CB3D5EBD20128DA19C3BF2B9BD4C4503FA52ED8D13278708855CD3D915BB5E954B17BCF8A536530CF63CF6CD3CD8F26625B1CFA237AE48128CF6512E2AB154363ACFBC72CAD67D7E39DA59351DCE96837BC5D1B00B074DB1C471E1D7941E810EEDC421460048CCEAEB04BBDD51496BCAF6BB0BF9A3BD049A6C27E80BFF79439903BD16746B33187C3FC80A501F69A9C86ADF86EC9112659BD93C12054A72B97DEE69A4C7FBA8D6FED9D37FA92D2CA908EF434C269C5E9ADE9E26A13610FF49608843DAA26DCD1010D",
	mem_init1 => "FF35C48BFBA21529C1D123BC64F2B29B2676A0AFFE84C6D19630A556B74CCAF1EF21EAE81DA7994A72FC04B221E599CD4523801D548B6E34D6955E40B70DAA54C4D65A5D0925C85753241C3CC2328EFCD74E93B55DBDBF9CEE6975519B75474CC7F2DCA5A065E731DDDB791C840BAF8000A4FE20740E71934894ADE5E257B6F928C01411471C7F7402085A855531D7E146CA05EAD7107FE997A4C86CB3E1892513E9170EDFAF53B996194A9E4CEEEA5A9FEFCDDE79113AE6B9532D280FF4B1E22FF734CB954F009F539289E8F49F64E97941132EC8CCA79936EEC4EC7D17BBC755B9389E93E974CC6F3F05C134C7BE88203A64C91FB4627960E01BE39373944D",
	mem_init0 => "14D9E31ED1499F18A757626BE9AA247AAD8F9DDD8D5A8524404DC28CC418888C6811690FECF7FBA838605D8628C51117B3ED7501E9274E20B0D3DA2C80F52B0936A9B62E2A72F5AA0D917F073893914EB5DE6D96FF705D49249D6424E0F638B1185F41DCD53FAE9A685DBC3462A8350B10F3A99015778585BE8460DD070A8689A6381C493DAAE5CFF9613C86833C8563B9D6EE66F984E46FAF7DD782EDB29AD39C4E144F9751B722A2E7AD1FF4C155E3A1C438605FCBD676B3D85E9855D63FC341798AC6800D3A7311AB71AF37DA51C7F39C1C1808C99EEB3A4A425F274439AD19BB5843709D2E2ED191433A0CCF4FA9D48FAC4ABCAE6816D49081EDD33A0428",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y30_N12
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w8_n2_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w8_n2_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344~portadataout\)) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a376~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a360~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a328~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a344~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000001010000010100010001101110111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a344~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a376~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a328~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a360~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w8_n2_mux_dataout~0_combout\);

-- Location: LABCELL_X30_Y16_N36
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~feeder_combout\ = ( read_addr(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_read_addr(15),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~feeder_combout\);

-- Location: FF_X30_Y16_N37
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2));

-- Location: M10K_X14_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "CB2F131221104381AB87E7919C2DE03B7E96B9A9CE402DC97B25DBA8A3A2E8B25E6A7A6D2BCFA1BF59A6023FDEC3530435A4E078E9B9DC23B12A79CCF944B83628E8C03F21EFC0AA17045A78ADC9D8379E1D928346EC982515809F638F17F367C91B0AD56D06983B02B716F4D7E9B317F480CC2AB3EBF89F4976C5646CECC7D5143B70BE807194EA76EAC5D171841C5A94E38877BF2AF2202AE9C1E48E20EDEFE57C21C0B8704A7AEA946ED629BC5962FFD197AD9C8C942099FCE8C5201B80C20BF7C2D7D9F8EF8E99D2C5893DD38A5BA4EA743A81C52720F9A57C214696963EDEDF39C0D069A8AE09BC4812254812379C7226B3E5D04F5D8EEBF64B79A35656",
	mem_init2 => "39632CA8EBBF302D82DEDE82942C1A5F545D63F529E263859CE382EE096E9D68379404C3176B38FFEEDC606066D3DE5F530DA87A11531A8B1456C3E0961B9E6F26580B5F769227ACFC5F46CAB19BCD0E0AA4C0388DD9637CDDF75CC38168C18E63F693D9C021C58A28955BF22EFDD5CAFB4B8E35EBF6AF4CD7D311AE6A3058883421205254861C29117D54080B168FFD8E7460839C6C300138EFAF6379315ED18A3A619934BC99EB17F4A2E978A119B6ADED4A98DA774ECE4A9FA47D0ACBFBB59921C01403B7DA996CE6E9593AF9887AE6882806B7BA164706A8DF6DE0BA57FF249EC51E177F46E181C5402A743E25952DBFA39A84D22B2F8EFCA48BDDBE054E",
	mem_init1 => "3FC0FA032FCA58E967DFD1FEBB8ABE73952A1B2E8C9D9E459EDC10F8D80E16628A7530B66EF2C58258228DB1F333F43E851C5EE666C25117FE26A0E09FA7FF886A36E69ABEAAC1A0BB6A6FC4F387E8375C2D4258CE2630FFE445C6E7617CBA7E279C7A0D69EA1ABE68D4E2C92F4FF1348BA390F560C508B7B55873299FDFB141FC58818E76849C6BDCFC3D99A4D213D0A57A263E78FDBD50F1D966CE84149D6581228304EE093EF466F59AE38BAD606B3BFCFC16119039DFDE3D57116D1DA687FEB1926FD9B13484A2536ED0F6C135CF1C80D1C7DEE4ECFFDC46CE4A3B8126044DC3D558ACE369A457BBDEA969904E80377FB26D72634B64BABCFC1463E54EE2",
	mem_init0 => "41B13AD41B0ACB0C498E77750AD386D7853453361E0EAD163ECBDB495E8C37EF117E83453A49BD2D5AD784933AEFB0409B893B0BE05FD638022C2B720DC2AC05E94CDCABDB77FD46E2442166F00BD848F05CB9B1EE9E6D47CEA41CA090AC67CEDB3DFCB90BF5E0813CEC6664F585C6D943DE2A2F6C351125DDB57F7757E11A126334BF18C3A5BB4C832E0CBE81DD868D2D8C121A58B899A1EEBD293C5DCBF1D4FE331212B0A6D3A30D8D8ADB9D02EA0EE2F98024C772EE90814549742EC481F404708A2FB17733DE6E81FC49CBAC3926966E3754871EF7A123E5EAB1CBE62416DA5D143C5123FFD69FFCE3040B630AFF878949DAD4E6471F7A9A7CA954D25D4A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "2B38353D5D800A353E4082AD035FF279FEB26D4C17603CA1E61C5890A2BC2A853D5F994E3AAAD5EA0B4033840476AAADCAF4F16EC25B0B6458BDFC321C9B3C704A799DB02B003C0B1311AE7F0945C3EEC29CFB4A7EBB074E6803505ACC127D945FB3C48B5E71DBF8F61549B55D99F59DA4AD528D4830FEAE4BBB81E924069BFE6E10A9087BF49E178D979C38998D11F512BDC858455EA7BF5E21C62103B8B311EEFF665D7989E8663C0E6BD99AA0ACA762A5AE226FB2A525642E93805F3AA452A36BF411A39D69C93483E04FC8075B9B51DF73E496066BAF032C57E72FD3CCBD4AFA773603E9845AB191E9D227943518710B88B6A3546B1F27A3D9C599CCC358",
	mem_init2 => "B42142FCA7FF2DFC803C0348C517957DF8DD9543B56C78582DCD09BD8412F21C3999F478A846DB95E3A5ED9794EE43735B41255AED405122FBC6899C52040FCBCBF227440FAB336643B8408AB8BD01578CF859511C451EDA1DEEE53BF99041A0954D5B79E42063D8C9EB71D69702F0DB2D311AC44B834235F9DE322A6FEF11E807D9AF9CE6AB6C80E35899BA71251BE7FAAAD693C065A75B61FEAA4BFD8EE0C8AF9B2492B6294358BCE3128802B4B5324E274BA33EEAEDC7DC3125995769CCDDBFCC76D4713817C67A9134AE27F434250F1A80D86C5B370DC519D6D44B71D386A4120D67DDC4E59E94C4A8FF2C1EC4A7C07BDA39DFDE98254680B34BE8E66DBF",
	mem_init1 => "B4233887E45EA8A44837B3B1DA39939BD266BB55EBCF14CEFEA5D0A8CD65C046A67592F2872F1DF8E121B3087718EB866533D873004F0B3804B1AFD8E87B77F6955F9742C444CCC6561CD8012A62BF9DED2E5C544BD1E3D49F97C6296ED7C86B7DF09F4B8B525698E95E3C7BA7EBBB439E8A49E5FA49791FA73FF2615A1AD88905364E120B039AFBA7C554C3CED6B90E69FCC97CBBD589E1F4E6978AF40122300AAA1227F6845EED532B6936A1A1826BC9C12AF6C144C490C6F841E4ED320815959923ECE8F94FE422B20E1599E32D0B60DCDC0F57A0CD974CFE516703F13A8997CCCC0CCB32BA930408B4466EBA1DADC8A428126F6B656693CD354608D832FB",
	mem_init0 => "14039DA60ED8E7FFF8687B41B35440962A5F15E3B0823305284F4C2AA4B76FEAA2A28F64806D698AE537F6455AE85142201D6FA375C13A6B0DF1B39ABEED45C617B218DCDD527770ABB716143CDA1DB18877911BCD660794EE74AAFAB7618E8213FE7F419674D893E2786B5FBE5926093EE407528E249A33D921B3DA8CFE86418C7AA41092CCF987F08E3E7E0A1B7A71E54B1397F184F1376CEABC91958CCAC98B486BBFBEE6EE8E4D050DB63D6EB403644517AE114AAA64D2695572A016983DB69C426BEEA671FED535D9539AD8A1D2FB2DD9F571AA75372AC7C942CD29C932C483009FFB1E381D0AF9EF59551A224DC02AA36EC0A0960543F92982D16A4438",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B95659DD3FD029E84BD29CABC75C48EA152E96D87ED84C46C00486DD297452036D6F3046C337CB65742D3D003453AC4E16C984AF49F383064F48C14B2B95BD5DBBE7EFAF6B852CEA0EF1E859AA2EB18D02EA8C754C70F36608C4C2FEB2B2500B99257A311BC3FBB2708E436287F4A9494FCFC168F481EB31180DAE8FBF4D419654F75F527866B78A31D6B09B9DDA609320FCE06841AA6DF0F8A35DD2BD769888356C6968239B957C1BDFB2532DD063F7CB00472FAEE76E7C71E598D25D37D15407BF984C5C86C955C2D2ACE8227D7F300F924C3142245A2FF953B3179F93358EBF5AC1F63F99677FA26DAF30FDFE9E836EB6B69F563FAFF46753A9CF84BE951C",
	mem_init2 => "CDC0E27B65D04741E586153272BF6522587E55565787451E313393C0CDA9B185F8120E7DF728EA292A35589D7BCF96FD543DCD73FE80821C1466D9AD0E7C38D6FED559C7068DA2DF3BFADD9D0EAB70D3F7D9D9F7901625A9FE8209E2541EFE63A50ACEDE77767FC89401855C711328C60D4801B8F46B1F946E6CAC6268F0EABD0F988955AD944365DB29A86259A342FBD0D83699306926004833064D8F6E26644B360CB54F0649B67D4ED5CFA09E5EA6D1A5B7A9C7A4CC777978382604C3DB4A2AC5EB692C0991D39E4F43577B700CC1AF6DCFA3CA2197B0E9EFA335A83C2B1BFCE62ABE3428AF320D6023DAC2137D7C0D90F4EA1AA579070DA53EB30730C9F1",
	mem_init1 => "D245D26F156A72A636E308A4306645CB65DD61C123E2919A7D624C52B84992C6EC2516FF0F5FB48C0DF43EDE4AA4CC82D95C8ED0BD1297914EBB2E2EC695E13D09BCE00CEC1AF7E0A87AA59640BFCD9A20C1F4BA91F3ECBE7F5A683D720D109101DA531049A6ACE21C6BC31E68A745CE588C5792A8280BE5DC684C56F57791F9F10F6A06D4A8AF26AF5D9DF2D64F385A708E978EC82032F79378EFCDD4E7DCF4F6E8767FFC30C8699A1EA24B2EF46A9963A97577ACD8DDF837C6F28C9CE1C46F77BD7B4A2355EDE835852B84DF99D40FFDB88A5E7E03590A56833FC3AC40B96C7C9E4522D531FDD7EFFCB265C792E2C5F4897925565CDBF90D1622DA5681A43B",
	mem_init0 => "105217061BD267A49306D5C57105317BCB9C56B368E73679B39D0213D0839F000E0F10D68EF3602DB3C8827ED70BA9C72C526E4228874718C441D7DBF53B5D538D166F7673B9844B4E5D1E0DFCDEE63C02C2F576EB4853FB0A2D3810BCF0F676880CB0E1FE215C00FA431C96D031FFA21403CF1561C8473E6B1B0833FBD1980B0EA9B224CECB28F2FA52C0ABAAA1FC3050E67F961485223BD092B60CF5B4EAA9F47006E36C744CAF706B79C57524017DB3E0A15829358EA1E6428E523B32A2289F7FE7344B4C4AFBEB785C6C9DA7A03BB815E2D7692A04247797CE7A9F39E1BBF989D6BFDE2D9E09EEF7764C2D29C40556FD8BD90EA0936EC7379DD9B28ED120",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "5147BAD7C4AAB2684CE6E7BEC2FFBCBF53EFFDA559ABA418A47C6D108ABD0270CDEAA2FAD69F96315F36B842990D228E3F9EA5B9E74588E0F556B1081086A24968D6159BB231D040EFE5A506ABD368B872ED5F80B82D2450F90DC725427FDB70597A1E66535AAD3AEE41F82455008082A2040142800101110000008010020422201010000A0104A01000401A050004032011008441043000028080804040000A08090000008008008433FE9040007F0020845FF7BC93FFB4B1C57B227B57AA3A67A38C313F8C9B580291AE72FB9632F5AE96920C507502EE7E3099734AC3324B51BC5ABC92E8034ED36286170363C610747B992D9BFCF4EE2B9E3435A441C0B1",
	mem_init2 => "15597C50F95024796CEB6B1F9D905133C2D9475160078918C58A0490151808FF0396B9D48053D26245974E8BDD54F5D840B8D39FAD6D841ADBC69A027A29E521F0043E8FA088FA561EA3FF1B56FAC353297EADC610544872A2C0DD6417A8EC1F2C72EC75FE2896E6DAEE0C2754CA12EA52E3F4AF5EE87EDFA9F18CF4CF14DDAE1F2B52BD5A10761129B1607C43A3F482D01685BB43211CCEE050FF61BC4D591CA15E550BA652F1C29718B8F1F39C3C9696EA8EF9FDD02A7F4129C30842840E6E0FC67C30C2F9A2DA20BE0AFA10740D80C161E92635C699DB653234F188FACC4D02FEB2D149D43A91BFB9A6E1754B2E7474E8D59C63FC81CB23B2B73A75264D41",
	mem_init1 => "8D0944004EB6BFE2443E295CC5B1D91358D7B28796F93A2C1D47D0AF86ED42490D8830B458751F0C0E9C48C8E663ED94EA982434183E9478DE96CAC07341CA59B949A3FE21C9CE1FA947D77221CED2E1E245F2B7BE5E25FBF0EB9D73595A40D0355CE4A09D522876E4F3AAB932727CB472FAEF59EE47819CEEE6D7A6C33A619D9394F4E198AA977CDB12979AECE023D31B1DC3E2F08EE2BC826E276188CF51A4AC6CAF2A00BFD2918CF3311A39A08DE2DAD313938412A42DA7C34288A16BEA5264DE4FDF8E0E75DE9156410924633C1D841A12A16E39A61D66ABD1D2A0905FFE9DBA07285503B27D2C4E7B1BC28C200F9F927AB00953C9E727727A4EA39D331B",
	mem_init0 => "0ED552691F3D2754463837E2214F674B79821D8F352DF78A4C1E47BD29A08D8E4E65479D16098307891D5A57642B897EB336C70FE24B44496EEE6BFFA809F7D3FB60EE31E43615F0F988E7A9C368000925EF0074D46EA0F0BFF200B12A859264C8A82FB736939CDA5AE5D0FF7C41BDD614024B36389AA15BED8A49400CE1DE5FEDFACF5EB67CA655CB770671D77B99AAAF873FB490CF4C33FAFD2B9D60F5D01ACF92E835BFA5E97664E66D84695A6EA209E07C786AC19AF6DE8F539338AEAE3889AA25C0155A2E4ED13C082D4F1AE9097FB536D8CD932586AB24A22B35147BFB4365B554D9344813D2C85C7480C5BB81062C9F38ACED6AA29B22428F2796A222",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y17_N39
\aud_mono_1~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~50_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111000000000101010100110011000011111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a248~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a200~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a232~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a216~portadataout\,
	combout => \aud_mono_1~50_combout\);

-- Location: M10K_X38_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0EDA1A60D24F26DC693ABE58044B5572C3607726A90AB66A3A4CD5CD14FEC43E9CA5816C3ACD45225EE20A26A7C10C029B443FDFFA9EF73D71FCA1086A783621185D0ECFD36EF2ACB9680FDD3486F8F4C5B12B6728A49F7F4AD115032DAA71C886ED32DE545DF1A0A51189DC989B5DBB13AF72811272810A4B5D4A0F21915EDDACD1AE6C9F583AEA8E7F974EF4144A26096CF9C21A399E1465AD031DC6CFFFB59F9C27A34BEDBEB64D6AD49519FEBBB51E3A9CB8BF3CD2A28DA16D4044F0ED1A26853706DACDA4DF6427DAA744CAC7BA35FDA57CBD7B212A2F18117C2CA27CF1DA5B787C7CC98D488F168419E143D5239C5ED8A6E01DDBBB384EFB92F6C2EA8C",
	mem_init2 => "62D3E9956D46EFE6CD65397F86566BBF4279BF81FBA535221020C224D6AA8850B157F5202BD2FB3BC8B3090E0EB8D4399E40DBD022D6E2E034957D29FF49F686482116F6412C7B681F01A1EF7356AEED32C280BCF5C2CF94711058F0FBFE4A3613A9F02C77250F2C6B0782760DC8F238ED3C7E2E2204683012DACEDE5D13D9637291E00C28260718108C39758EE4B7A06A9B7E507D40961AF9D46F6FE39D8FBB239B0E9FB4AB31B2D81B1B33C86445FB6DD976DE88089C4FCC7B0B48E0B3FCABF103897B734178E65795CD0B7DAF1AA82AFF5B34A47889C3453DB50EF302276BCFABD7600652F1540D3FB4637FC7147FB9B82C10AD3B238F9081EDE0A2B1E741",
	mem_init1 => "EA3546B485E333D868E998F4E0C6ADD85509212645C9B3615C85B6A20AF1193255BA8C7B4B47A20CF6B863CF7B35B7CE10A76292E75F925C0E01EDD0C856F8B49473EC8086DA2B106735E4D7BBE0BF722EEB07A58A3A2916D2747747C08984C6BF6FE40B00685B1E8A2FF484F2E7807F45196E2FFC9E73E95429E348AD93F5A08EA390C246295BCE8F37FEC2F8D30332CD3FFC7094A36FB9C72622B0DB48FACE0326B9E211EEE9BE6FF3BB4C3ACED3308E668E2E4B87A991AB5335EA1819D59F1F086DBABA8194A5A0AA9FC15062D152197A55AB26D301440636ABAD2C8399F323C23FC40473727E4258BCC68E7E3DBF6F2AA8EF12D2CA9FC942535BE4077180",
	mem_init0 => "56BF9448A261F4C8C305777BB5FAC2D01F50CEA7A57DF609A3057D2747A0FD1EDD253B2A585A690CA9D38CA06F4F9A0D1CD1D15AC7E0DCF7ED69E71D8A19BCC891A20E24644B6D6B5CFAFD62BE49EE1A26566170866C4704DCA5E1E26F9F0BE1EAADB9D84DED1F32E9FF91E3ADDE871A03F1F7567BFCA06BF2A499D0479260233B4D824FB6C2AA11345282E1B6CB56F91F527C8F112371CC14425790A11975137D9D041120F793F6B417CE79AAE6AE971F3D234DC1562E236E14B1AEA574EEE686AC966FC0CDE6B496B8B6BE7E1E937F5419553656C6CA320CAB3DEEDB4B19D41057BA91843FD8DB79FCC49863FF36434AB73E82CAF91774F51B1A541FB445F9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9058AB5C805ACAB11114BCB9F8A7EBF3ADD661C0BC446CB1AC77F26253F2AEBFBBF6F74EEF8B216958DC66BF4D79D72CBA4C7CF190B7409F590E015B46B376A951ACED60B2163893F38FDBCC7BFD7F510EA5CB8A0C8BE4C2E7249CBB41B477C3410C4D35E97965DAFA2ED2C6BDF2872B8B5EBBFB5189CD7E3868F2ED1F8194D78C400AE796C5D8B9DCC99278BC2FFECA0382EDE842EEB4F173A3B24C6355A7D5A7F6591849249661444F30B38B8A515912D01D0232631D3ACD7683AD3C48E5F86AEDB98EC3002FDFB8A8BF092CD868640AA74449C2A9D8D363D0FFA5AD1847F985AD4ADA3DB4A2C0237B83D2D4E3CE0A70E65F68071A2CB3CBC60ADF9E133BE6",
	mem_init2 => "83A5792D769D6F85A8846642DF1668B3089FE4B6A5927B0E091E0593FC615EA6E26E6AD05F482186136FCC9B2CF82514A8D3402A048FD72F0359E663D781367DF4E7ECD7448BAA809857316715D7FF423C986AF8BE7B6DE8AD75B0B2012AD00A7A0FD7A0C02AF81420AD4B142E326AE8EAD1F80DC499386B719F8F6E07F01797ED3CA48554010787578BA7A7BD43001122E5BCB5BDA3F467A89BF846685DD4ED4EDA1FCE1A58E3BFC16CE0E747BD8E75D84B6252EAF107BE7BC95A9F1472C5DC26F019A41BA7000ADF7DBD697CDA822331C796EB6C508A54F6508CDE614EED0ACF6BC00F87F471D7C0B6C145E13C5B0FCC08ACEFBBBCBCA2496E2DB9F7FA3662",
	mem_init1 => "5BF51665B886CAC87880068DD1E2386D26B03569C02F4C3423C4DC0480445900994B5D33CDD3F7EB2EE6B1C7C589C3F6BC35FBDB01E3A12017D8BFD63AD6B44B81E900CA611F247A45027F7E6D209EFA99F818F73D5AFE04A6884A511D13A3C5D2E59D63ABBA4105BA7E4E28334E9A76EEE35495B79F899ABF2C060AE656D63D7ED2F05DE851EE59AEFCD5B7B3CEF1717F0AF56568CFC7EA79ED4E74A6956AA2AED5232DC30ABFB87894F299206357CCCBDE2A3CF43E067F82C65C9A32B7FF5A3A68C75ED82244DA180C015DB4FC9D82076F23F8E3EBA02F45FBE4657BD3347A1A4E4D0F3CED975DC56376CE5E97806B96F02DA37D8301C663240E97C0B582ED",
	mem_init0 => "68C7AEAF6CE65D4984AFAFDF1125B723457DF90D6AD9556334BCA5F1C6983BF16DC52A8809425E142B5B3EA302AC82EE74F6707C80BC369ED108C18E00F8CFEF83DE8ACEF04E43EFDE9B8FD779AD172D93EE32B8BC6A5D0E5FD314FBCADB84AB36E56F0745A0459C492C639EECCC321F4A5882469A343656C15CA48BB567A8FD4A26514889B44CC071E225DDAC97C4CD355BC0A0C811379B323A1D15124D539B696CE6E7BFAEC35B1F156EC152D78F27EB136C2EA30E66DD46746FCE4B87BF71851971B31DCA099F7660A1A61827162153D01C50CE896D5549EA795175CAB215052B4EDAD635108EFD37D1316E4B21DB94886EC5F9DE1DC9CBE376D30BAB4E8F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "AEE5D337D79A700B3B4F3F5E833A3E8B3D4105542AF2B48744BC30D00C5E7C00BA6893B12D641F73AB14720546C72D3DBA53F6749EF0A6D5F8141C7EBC786DA3BD0D0BBE2F9550B19669AD33A91F4B1B195CD945DD6ED21B4DEC00194E1818734324D23B7CCA547B6B0DFC66BEEAE3878DD846600013653FE0C238BB748490A7022D48DC7797A8B53FAAEABB71D32AC3B3B5A8FF2709CEAAF4970E851776627C768F7532C931167C457F58EF99F42B34B5D0E88D24FA2C37396EED013D5E3EB171450EE5CF8D0A3DBF86DD735ACC5B02268C15482AC1C7E954ED5477DB8FDCE728493AD85F3E43FCE0E4F476BC7DCD2833D420D78E628328E526433D10FC5889",
	mem_init2 => "A5E20C8897BAF1C1EE611784A6366CEA3BDEE689FBD35C1A02AC2B323E23F665795C0B3E0FC0425E6E4076BB0E40032E22831F2830218087521E65C15318D536D0595FEE099B4BE934CA0E9797BE8A7A0A94CB86A75A0030E22D236645D842DA0155231E913C960D1A3D5D897DDD612057CF1B4B76AAD0AEB34021FC14415C67356D1DBC4782322D518238C57FF7FEC74B2303F8E5D2F814B37B1EFDF2D01883DBF260A02BFC0A36B784B80AEBD53C0957F61A681A16420B103091F62AE94DDDD84D48ED0DD27A9F1EF8B00749564816CEA4A41AA5EE089BCA8BE548CA50DFFF5988FD7BADD1076BFA27705F445F3E365DDFC613DD1FEFE0CB87D833C27C9A3C",
	mem_init1 => "B9B29CD506F2C87C140607DB0F8E9710FC87C248305D5DC7FD175D83F98CD93D327FA546E171220C239D573CF2708C8ACF38F7ECB1849CDCFF5FB5121D087E64A409A37D0F50CE00DC0AD66D30EB814B9555ACF6A071903ED867B0B546F4B08AB28888AB776EB0E41D01BEC26FA2887B7C9B056AA1B33211DAE5DC47063B6B929346EF2C57BC2BE811DFE2A8CCDEC1C6E30573C66FE918973728D934D6FB49CC4551039EDE41318EBED1AFB46BAB8E6B95C43233C9D3E9D4CE3B21D852A8D921AF1E44EDFD5C4CA128C633EBB2280B9F08658A939BF753D44869C439CB5184EC44B3C642AF1F3219E30862108000000000000000000000000000000000000000",
	mem_init0 => "000001FFC0000000400000FF00000001D00000D000000007E0000000400010000000000020007FFFFDFFFFFFFF47E47FFFFEFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFDF907DFFC1D7FFFF81FFFFC201FFFD8000E000000000000000002C0000001800000000000000000000000000000000000000000000000000000000000000000000000000000000000400000080FC0000001F4FFFFFFFFFE0EFFFFFFFFFFFFFFFFFFF40083FFFB3D37800000EF10500A020120000400150018001541080000001003004000100048028020000010080000000048885094021000202000080204111050000100002100082008102000002002001024001834520A01C1075",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "334551963C179241AE737755913383AAF2FD673F9DD2EB38CECD7A05243F5E8D7EB51461F6F105C7AFA9C442315400BB87C75C8305332F2D32F5FF3891A819A4FAE3D4615266D044EE660312A0146E055F5128676AC25011A3E234529B484CAA010EEECA1659B3FE91E1967453087B5BC835AD1945789A5EED1ED3719DF9800C14F1A091C7C81974BFA4DBE162939D867EB7E3A72B046574FA3DD60C48C20FAEF0280354450B120EA719AB041F19BB22F6DE1F707D2EBC37329A5447A8EF3AF9C5CB4AF855FC2D543305C7C5BD0BA277C5B95D8EA419D9FECD55818A3793356A13A2B12096D7E36136832C1190980C36661B112CF60E70AED8A0D1144D48BD8C",
	mem_init2 => "3A1655E1A1EBBA242CF669A71A99C8440AC3F1B3CFC334CEF513C2198AA3F9487E77D03F6A9874412856802C5713D637AF738FFA49A5E7218297854100CD30214B3C6B9F6099635530FD696C3DCE63158296FD0F3A14864274888E34C490160296930C0F1154C41EB97EA47B939D6DAF81FECF29F7E707A3069DA4409DA292A9E4CE425B20CEFF1147E2D14302B122D06F20A824C00908C85A03A28C7AF123A69BC9E32B68C89DBC9A8F89D5610A14AE4E520EE2EC88C2545A7FD821BCFFE53EDA04606AA8384544135EF6FA551697D75E6945526C215AE05F96D8715C4E159B08A791AAA1D21C7E6D8F720C1C67275BB93970988B7B4525BAB9AFA9B3DDEFE7",
	mem_init1 => "E1FA7353229AE2FC16BA4AA12678A608230428B825AF43829CB1D1AD29385EC6137C268B5DDAC64691C9096B4DDC929822C5E3677F105EDCC9EBE633EDF268CB8E4E05E1E16C42A715A6E84385DA3998D83B327660152B7A04164FD306F1305B53853C1AEE4A14AC5E8190521D1D952E2E21E2C2F44462BDFD4D1150DC3680B3E1F35F76754608A1D06929C15BB492AB31E6BDBA5CF5FA48B8E171C27ADC225C7B056E29680A17EBA99ADF58C9C129A763B889312B3F90E8844E9C78BCDD7A0C04E033F5D24CA13AECC019E7E4350A46F3584DF46C5935D341ED36D022CD482CF97970C5DA2E641D800319D28FF9F7510AB91D083893D0380160CC473473297C",
	mem_init0 => "E65152DB89535614C1B0DE0641D8A7F336A64EE8A39F4FB5C1117F1F5CF3E56F94C4A407A4AA632F232F8238F8F3C826CB9BBF40729169450945AB7D78F484BE16190C514433BC7A2CB1178460DDE8B19DE69CB9DBF39E8DF257EBAC75AB54326CA1DCD1ABED12FACD3944A154F12E5F90F309A25777020944AD7C4FEB0B87D9A8E87BEC2014D10306232F90B84ED4FFF537C12138FB03A4A6C418949F5D52FA4744D1850E44816F0AF27E58D51E2C7FCD74545C8DA2798BDDAB4FE9ED4F6BE3A669BD73BE7DBCB8C4932CB9E72E3EF5D911A1BD72F7B623E6853FEB5C000D2991CE6323FB5DF1B20D32046DA9C4FD343FA6047651D72733E4F9B995B9ACB936",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y29_N12
\aud_mono_1~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~52_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ 
-- & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a40~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a56~portadataout\,
	combout => \aud_mono_1~52_combout\);

-- Location: M10K_X41_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3D98859857414E135B051F8F11A0D74AAA594854E378BFFE67C48563FD155A4D47489A67E2EC8F84121089946695891325527B8849DA63A43C8BC743427E90ECF47F4A50A4F1A6184CDF02D2A7F3D8285BB567794D6AABBFAE506794659B6B4B0CF344E5399473A594BF0B3FB278526C330F978817F75326DB152EEF35A7E960B8A28C120D56F8241E00FDFDA9EC1EB98248CB2A9D224183BCA22766C98DE38386FB7A07312277A68372919E3A88CEC8B1DCD010BBEE98C602A845F9CE792902635479B076CBE512ECC2FC4532FA7040E71C25EBAE52E8A84F0DC3E90FACD7170BA5FC873CCCDEBA587E1DC44B74135AE91CD0761DD2B23E88806BCE763BE1CF",
	mem_init2 => "AA24CB1388927852058FB616EFFC9AB2D8D15A09E51906667AF002A284F42A2B70E37AD50F14AB0065C3B5E560255D6234B1CA8F44F08367A55D4C9C9F8C5F53408904DB8DFDA39EE9235123A440A3B4B1CAB821D509475782DED397AD1BF3F4A4C0FFE50FACF3064EB29189BAE21245BD0649A729D8D95DC9AF587138A3C093352E48B8AF38A0CDF183BFD680DD334678347FC2FCC80FB0D835A967C17ABFFF18F8AC679ADC4AC7729729EEB08D23C9097E9F58EAAF6B1A56F9DBE4440D8C63F7161727315E5907EE6BF3A78613D361B2290A6B37237C7EA3934E39C43870A7B241F756F69DBF9F910CBABA2F865FD794B142AAD5596E4EA5126D0A40F62499",
	mem_init1 => "1BA27044936766937CDE1D5F3F054C09A012EB8B56F0443166A418EBED20BF8BC7C4048BC5D219ACF6FF26B258E44BA5F143E5D5DDFCFC387FC6055DD63CB565E1B1FC5CDD12AB039D29E0B7C15D5A94F8472E3D44802CEE042A9EE003873F6F863E2D17CE6B77D2676BAA3314E29E46AC3CF123A25BCFD39662DBFD9CEC6BD3CF8C3756A4161D529F0225BC71F26346770936D9E8903065C4FCF4A345E7596B55301D1587D3E77409352E68B7F78B70BFDCA98AF043457F3C01DB1F2438394658D6855E8632C4C5C1F2DD42F7CE469F6D3C6D890B0DE216DB8332D20AE17474D966E20C8B5E2A3E81450183226752E1426D2236030C28A13614864F32315B93",
	mem_init0 => "A98FD2322DB5E4A63895E809500D320AA7DD44DAF22A1BF31A38996B409DED7836E77701403D6913BA499DE7F545A0F383FDB4548B3F602A8E53600DFAF4A86F7091A97C3D9B24C1C7BF15236731EAA033C761E5C4D88F80C2C8861BBBFBCA6A7EC1339494AD62393A5DBA0C05AB64CA11454F10AD63F85F46E96C94C6119B35121B9DED5B13130E779566ACA4F80C25C8B07B2C4E36D9593C727360479845B7A4BE56777EC9BA1D54C779244D1D34AC3E1ECB5789865EB1480A8D7ECDE03A0F17B715FF478C1944656F2D138141FAEFA7B161824A4DDEB5DE31AFFF969E4ECB206943987FAF9F30B2B34E60304CDE2464E632EBD8B21A7001E2AB6BC4BA8A32",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DF62BB23034886601E99589ADD8B9E04BE65B772A9D7085B8964E10149A19F6E9F774AE586581BF292ADC3F8D01A0D9AA65E4355F4CE394769F6F0981AA22F85831F9FB662BCA31BF963164AE7987CC9F7138780AAFC027CEFC391AFB93C40C9F6AA37E5B1A556C391E24836166E3F3B84CD9F1B814C1C55AFB978A2494D11E54D74E52189EACECB91352590766257D6192BA0EF23060845260EB1A762FF1351366AA3863A33433B3FF051991ABD6C34DB967EF7048F9FBB5B6F286C3A9E5FF275052E7CF4076AA2B83A88BB21A4DABC092BB863456921B489BECB795874DBAA732DEDAB1BA396BFD5FB2F1389A091FD7BE1F6E8D02B69682656E4E7EF7B20AE",
	mem_init2 => "B77635E89E40D3B565D8A7DF86097DCDFD719FC09C9725E292521165C2BF1F17BC9A7851666214DFC98720611CB8FB765C4E5DC837B392E6484F854BDB437E90AF50E8119A5CD24990292589AE8710639E13A7EE32747D74111092152F788F5DDF9BF74507BD749EF36FF6563448CC24DA5536618802E934E6035E22E2054B78F7975BF07DA021540D80C610CEBFF80BEE9523133999A857102DE667D188A0FF9DFEC2775B7CCF8B150BF7F239E1496C79489B61EA3014277ABA1E70B72279704C6290C5571EC823D418D1169DE0121DDE8D3CF317F9EAFA55D2BFEBD86F99759987BEE0B537A5428378A043F53967194627D6A7B46C733C19712FB30E995926",
	mem_init1 => "25DDD68A1AF3A8974657AE16F2C22C25154C7139A31E0212B27F01DA3B470C8451C5E78798589551B3D51B62964D5DA0B2BBCF42AC2F7EC184465A52AF285DD617CDF147146F422D2D9A6A44ED3BA3F847E229809B2575E74C0C64531286166AEDFB8E020BC7DE7CC19A36DE85ABAF2E20974EBD547FC174BBD399AAED1062B2B552EAC96A765D818DDA0FCFB3815635ED6F9D8E8C28B7B357903C01CBE1A2BC27E9FFC7529F7735BFC28C4CD49760CA9CE2C2064B41101BA58349C0F5599C1AAEA1B0DD01203195708198A89C4F7C55E5D93A2C36A33F672F34B574DEB26D01C9A3D8B59F392168F5A41BF7582F8F4AC53886DF5730E871919F7A13B8DDFD96",
	mem_init0 => "A756002126CDA906EB79AD17ABE7B772083870C44F8126F2F0C39B317C5F7BA42C1C32E1D92DC5A55F3A0E4385B10F3E7AAB4CDC10114DB146206C41B5B30B5D324474338DDEEE483E19796AC23E429E0BD3D22CC6E0D9FBFD62572BF42291E8EC2457D624E72A214AB19174CDD58AD579B03DCD3C2973CE4678396646B73CB34629AEEA200DE748F136C6D207D433419C0B662E49843B119B31BB50E9E5E376E1F776BE0BD27A09E25A9724B0050DA668270D67655D8D4A6493DFB062CA1A62B53012A9351D17CB5F3C00AE748A9ADB7A392AD53C8767C76AD2EC313E2DB00B50E79A611396E03B4BFF8C704827DCD8B65CC9BC12AAF1C140DF9F03676EABBF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "BE7F22DE6CD59E3104A5DA309DD7CFD2676DDC8BE3C67DB40D34DD69C35E47E99952F8F0F21940559953F7761D14C1576B959E8A23A81D087CC4361DEB34002514F26163C23C5130113CA0098041D37F56B5C08BD27012E7719FBF27F9221EC07EFDEAF22D6788845428F1810196BAF1F7BEDA847510A773C1DC6D926CEF5AE37112BA1E0F800C354A8368136FB5429D32D406E7266A41A9A1D52F58D492038356D25D1B4708F2266CD7C4976F06512D8129BF1B1F0E42DC4BC49B17BE140795AA6A0FF56647B089E9ECD676ED25EF374E5E80D8F9112379E8CE45FCCA4A37F131676F930ED0F3787DE31B3D169148071BC92B3EFC2A77E3E5DD4A48DB6234DB",
	mem_init2 => "9A0CD1121CD3A806E3A05BCA29CB73511947B14E1EAD2F43D36B87354EC547EDFDDFE0B749FB2C812E5AC91E8500BCEE108162F1A5FD4457265CA653E9F7507BA49C5B39C37475CB7C48DB286DC301A69D179D1D51364BCD9267BDCE5C7AA4C06A59EB00A59BA3A6B502C9896D6A7677A72DA169D57897D6B76D662F3FF976B00E04B17B66274563A715415F0C616406CFA1FE46D04CEE9A5366FBA6945A557D5C5B1C2F2166DD1DAA48AAB2249E476EC97DD06BBB40D90454A29549D98B22F59F11981F42FE19EAE2B06F521640B7AC7747B0326C39CC7A845487BD2BC7064645C0288E24782D84E8E87C6E49B6054892CF80AB40D3A679CCB81BEAA363C8D3",
	mem_init1 => "BAB46764A1EEDC8FB7F3A251F815DBC812C5FDD067C526335A51C085D355B4F7797F49C3C1C636CE62233D96FA76A4BB0A7F05C8C4FAB94D7D9C8FD015BD0949A67D11EB89CCEA636F3CAE041C2E741B57970180DF4AA459C2D26B652DB3CF00108B4BE3AB3B1CCD3A0573CA358C3526C910CB2193FD612C8157B6CF551998EC9874A1375A36A7AF91345B15A532B1FDCEB72A1C4EA2C0FB1FDAE783E598990114CE71101D8B908F53D05D8A112C08B938DDB1D5DB921E9929918CBE148B5E6F99F8F5ECB8277B84698785ED8E7557B3922918F2222CD540B59676385AFC8B6330906A1AF376CDA61289CF0028E67AADD952355E7EEDD4DF10FB4B760FC5B00B",
	mem_init0 => "7748303F3E751B66963B2B14603DDEB3E9CA26356895AD9F8F2FBB7FFA52CFF5F27BE98247558D31C5E1C51D1AEC1441B15EDE69E1EFA85400520A14FCAF5615F4C1F357B30D5F68D176E6E0610D95C673101E284188C7A8A5C646F73D116F75FC611E0A56A6EE19101D0DA3359866D3B202B5CD994ADF0A985ACA888B25F43C2CC784D507A18844949106FC37B98F558479529F97BAD46C106141760B7FF67846120821FFAF3129C332AA6CA32F2D5401265E3D7BC612FFE30FFE91068193CEFA1C4CD3738F14CC7F8D57A2668810121524A2A81CC44DED511D53842AC5217A6A8D7349A69F81F3957D7F2CF6EE27325D0A5FD812ECD3D15B0EF8B7FB7DD02A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B955B8EEC0A40257E2B438E2F55736A30DDFDF7843A9744DBBA2C3464DE4D3763A39AB43D04D8BE7258C98C72CC444C954B2F98DEF282F5CE4673921634DB359E47902FE55C0CACBB3E5C68F7A164F72E3FF3B5643E4724FDC0CFDDAAE88280430677D9C03459CD490E1508B4F9513D61E12C7E601E4BE1B364F724E60BF680B038140D704DB66531AEC371DF1F0BA89EE0F71F90988B13E6B6018A9D2B52EDA31C24AB8B66AC5872A4DBE60563F2410CE1D31FE46178BDC237ED472738E5BCBE644576BA83BC9E5B679618966249C685E1BA5030331A130987C69D1639C0F97AE15A60C8525A29958E9076F8C0616474D581830B649EEA6F8A58AC7A1589887",
	mem_init2 => "CBDEC47F3EA31CA4015AA362628D3FC991D25D3F3255903341B6CABD63B6A8807ED3FA85B01C428489D25893AF02A1BD2847666641428D7401E192FCC144A384EAD975ED35BDC0197D762907E2973E8C9C7B46CEAF23D673F370725F738FFFFFF8F8040202000886020005550EEB093579551996369C624F4AEC878CB9FBD45DE562D1DCF541A85D33680C4BD6AEE7DCA35ACCAB737D813DD301D37D085850D22BBACFFC4856ACF979A7FD922AEAEFFC39E94CE518697A575F8C44CA4E5A8EF25615852A5ED5EFD1AD8C42F452CAFF35A509F5983651F6D43200921FF26D36DB43845A9FC0EB642DF256F3DB575BC48168EBAD8D9D58E928CE9FCEDB1CDB93C9",
	mem_init1 => "B37B513E7262E51598A2BE5F60B11F0FF4084A9489E0EC9CFF0357E5D41378B406A3C22AEEF23948AED6C378F521225AB8571DF8DF10902DA82966B3BFCA80822883D30D8E3C508D809D8C4FD94DE824FC77401255EE309FB5B1BFA4D79FADCF4EA9882C5483003C5D803096E5C118CFCE6A65EB45244778BA377176E47AD0E309A52A44BB11910775F24DAF608CFF7926EE5565ABD50ED0C5701015C43499E971E935421C221D6C7FDE90D9F54F6B3C31224D69FB93BAD9284CA6C6900322F1ECC5CA9DF9879ECA9E3ACF2A239AC5DC54AF9E0E6246526E57E326114BB9359F11D92258427FDC9D81EAD48F18F458BDB497A8F41B7DB559684D2845B4B4D7D8",
	mem_init0 => "FBFA5C289AE7172F6D423E23E7870659A9AA73A3526F75D9B36DE7D9CB803D9BC8B60291918C5E0AE667E238C08886F5B0AEB065AEA60C8D8EDDF6CF0FFA0CE4E235736C76C1835FC20DE4B0DAB4352CD86D3D5190BFB5BDC3F1F6F52E352AA233668B4ED79A5368E6FBA52F578CFFE86628EFE24CC4BA101961AEAFC6F670F58B8F1F6E6C29C51692EAD7FCD03BB3F6E18CB3B2DE7DC90627CB989E04FB82F15B42C98CD3F169DAB5D0FD4F2A40CA69527E10BFC3513B967E483053F2A74B9B681AD1F347FFAEDA75220B9E84029A75F6E53FA402D9BFA75239ADAE207F358C294A8E8F1EB420D21836C8135377E62409844EBD6CCBCA20EFA55B4B111D6B5B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: LABCELL_X36_Y11_N30
\aud_mono_1~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~51_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010001110100011111001100111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a88~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a120~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a104~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a72~portadataout\,
	combout => \aud_mono_1~51_combout\);

-- Location: LABCELL_X35_Y17_N45
\aud_mono_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~53_combout\ = ( \aud_mono_1~51_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono_1~52_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono_1~50_combout\)))) ) ) # ( !\aud_mono_1~51_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono_1~52_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono_1~50_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110100011010100111111001100000011101000110101001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \ALT_INV_aud_mono_1~50_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \ALT_INV_aud_mono_1~52_combout\,
	datae => \ALT_INV_aud_mono_1~51_combout\,
	combout => \aud_mono_1~53_combout\);

-- Location: M10K_X41_Y50_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "16A2DCEE433A6065DCA26AE31B2ABE2661F2C4481DB64D03516B208C8F2CBB926D651E3EBDD2FAA32EF3EDD7B1A7554745A11B9340839DBDC0D710E2FA16D7051E5AF3F613F565278660F6EF7C4ADFE160D0B75185ACD27BA26698AD84B549382FFCC692CE4FDDC7727D2C6D4ED2E22BA522C250327EE907358E2484B1B408640D8CD1FB4BD7427ABA3582F0319BADF9D21C35214BF5E3B5335329BE0BC61671A849B374B2FB2EA9AC276334B1C9928A0C1001FAAC985AF80A8A27069C83396AC5BF0C69FF0282DA3CFB2C7EC92D426015A62B9A671001436BF6D66EB573A424D704657326F3280222E164290594A45B91058BB353D0F6495D883210E9702122",
	mem_init2 => "2692E18614A6399BBFAA7774D6608DF69BB0DBE077D30C820893CDE9367FD230EF7F196CEA1C1980C8EED21B696ECB2777626F4B657970B46C7FA0D95C3B3690D364AFE251D6FD59BD713795D05CBC11AAB99E375140E617A2E78966B59FDACB241ECD379237732443BC2F6FE98D7EA9A4DACAC43330EDC504EEC0D94867F0EE8349C22488110304EA99DFD6F811469A71AF49E86179598B4FCA6F0D4506BE6759B79AA0C6B05E587D3086FC55C5AEFE7265F309DE836581C72FABB080ECCFD3556B7E840003D4FD0D8AAFD438A6089CC99EBF8DA69334DD5DB2CB23592122E6A71741C10857B69ED579C04B1DCDC4748B78868C660A442E7A2931D789D3E646",
	mem_init1 => "97EF882D23FE8EB9C209DFA75D49E066E9975382679BBD4960B9AA9BB03785AC4265A3C177DB08C636DAFA240FCEC70BB7AF7F75A828A4E7EF7DD82A6F9926DCAABCD5687DDAA4B883A3FD5C3E16074E6EF16364EB7D8EF10E1F617077453ECDC2BD945B0B8C67EB82BAE6176B7F5FA52C5B0D28B706C738BA0A9A60F167651F392EA83870C6DFB3C4889CE5665D4C1E6FC6C066693A02B8BADF595AD1946298588F7C3ACD3EA8DF77C27126D32749D800C4B0208D3D5EF89B8CF5FFACA868DD889F84EE3FCF35D295DC5541A3D43CE91715A4309413A9C5BE8ED0B83602E3C340560083D3A413E990D4E01CFD5979A556D03DBF4FF36B5BFC97D439EB15FC4D",
	mem_init0 => "1E43B2B0DE2D6194DE0C052BE8346BDD6230D328A5D285254106785E7BBB26F635E2B4B53BAEDBF53AF3655ABECD74883C76B909FB0A17DD3890C277F1193A17F12FD15527034F8C5A5A5643F90C2268A5DAEAC91CBCB0DD5E504758F0C9855090B8A1785EDD5E8B6B4728DC2F1AD4A525E505D4FBE8EA1D4808125755EE1D5F85A1E7A49492D485BCD62FF5914529D97C50CBC5A56CED7EF0C8E5ED16F0F807C54CB56D2E3A4DCD79803D21DEACD1F961D1BDEC9FF44A5FBEB5E3191FD0C35461C0E10ABE07B15CC5666E821788512916C99FAAD1BCAE6874C19F32AC9B9FA72CAB9BCEDC2E10F22B6091F56E697667686D735C980869631B962698CCC6283F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y42_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "AB660ED193B6687DD793DF4E32DA20B31C841FD6C3FA49A484CE0BB49A0186640CA0F0894FA1341561719475D97A7C5680756A62DE56C3DB7016DA814A58FB2E0993249598D06AB7EED5268E65B2549532B24320C44E78BC1D0F732E926BD394D8250F27278E59B62CA7818EBE7C49C1C6B5946F9C57C24FDC78351819BA648ECD4866512CA61A9B92346DF4006073BF514A745605C8A817C29975ACEE7B1D034072F195BD5B7D017B439DFC9CC27214CC5E6CFE9BEA1DF33121F3CA70D4971725858F1CE2F7695A70B259379B5895E1D029679D5C10FABADB8841A92C908C7D2D7E557079D28C38355976FF5056E6FE50DC7CB6E4E01AB975C2F514D8F38172",
	mem_init2 => "EB4A6E98F68C3C38EF6AE97FBB81E007251F89D57FA6CE22F96D50E80FD593D3877FB43058320A3768B799A7DD1BDF2FF1256CD6254BC13A28830A0C93253FA3343D016F0220D3E9E16B001D97220425B4B22E1D8E8433E03D88613BA12E3262315FEAD110C112E8AFC6296221159FF23528E07EECEAF9A128D4258DA0B6F55D32FD986CFC4F90B2EDE198417BA0EF26F25F16558B6CF546B5740F85FC75409A4174C6D2C19B6BBF32806820674B2F3653D52B7C99E7336124E919C40144DA041B773A88727C85A5D460EF66183F4A6B183CB61D899D8E607EC3BDF9C2B048188AEB74132CB67E7C9E96820BA9707EFF0A3205CD8DA472B35513F2AE9E88AA21",
	mem_init1 => "E90E58D5C5FDFDC858DAC1CCAA6990AC702FADF8ACF3D6359E7080524D04048D65A2CB18354ADFF70633F620FF31FAF97DA365DED6BC896906676E0564BAF598632AD5FB980DB842381E52162593BB742D8BFC119202F5E9F6EED2DFA0C610857A4C9133BE72CA716B5AB83C9C5C9BBF940F5C4E03B63EFEA4029C4FB6ED3C3F89A072BA7C00A2F21C22FD4C3F41C518AD82CE166E502D5F347C07FA28F63BA1C89CE99E0A1D61CC0835469FE5E97A31D6A0133DD69D3663BAA04AE0B1B351DF61F595657E185404C27F7D3B91A3C088CAC32B5BF42D2EB8BFFDE8C0BACD9259BC2266EA0B42574AB098DB34054AD5C22EED753A84531F5C9E3880183511CFF5",
	mem_init0 => "A10BB556A983F082D2C2B02147808F0972C2EADA187979E2156E3B30DDB8A5BDBC1A5A7822364775A645E3AD4BE025633F6B0049E94B4641D875109DFBA5131FE7FCC94BB744372F606CD040CB3A58CBDE63DF48963469BA5FE5F8816EE265F404B9C7C46E114BAC0BE3E4F38C07236EF94E6CD0D298CE6FC22827A38E7BE991F0130883BCFFD0B80A6E334554DEA7CC9A27186E25CB7055BDA98E1964601B11053BF0EC50E9EE9B7CF4ECD6A9C29F27506C47B84272B1674C908230E257EF6A028990DB89DC740626933196676C07100A3CA604DF4D1BF1ECCD759130DFF257CEF767130CAA3AF2A9E5ACA700FD530A2D9246ECDE6D40168745ADBDF8A13C5E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y40_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "55001995D66EC9CB45C992FB1C0205FF83116DF74528DE0EBB82BF4402E5FB9E2C50B5A3555F332897E79A59D40C4CADA9B3596F188A9E31AF246E2722B0890EED3D15C65C523D676CB4276E5AE9988DE3DA2A7478BDB0F458F0A7EA67633BDC8826858229EBDF4ADA322984BE32318DDDBAB8F1C2FADEB166CF689D56C1F6ACA0E2F8D3744D32D8D13C1D08105117BBB650EDEA7A436936A8CC89D9AB455B29056FA861423CAA309C7DE116F19ABA21C5C36474FF1C352A06019B56D897D2929EB1D73D48AB4115AFBBB66DC01A8C7CEE8BA579BB9989EE574DD1D26AD2BDB52A8F56B298F48A701D4729B23FFCBC10367E04C462FAE72115847F45EBDDE304",
	mem_init2 => "9F5941816E89F08935E520B90A26DF20FEDE20BA920C32E50F99B984E4440C2201946DEC8FCE5399A6EF45E40AA72C31F79D212262511A4C9CE64B940F9F504C7F400CAB617D236432E308FBDDB6C15F1F7817EE598A2B23E36C0817EEB400850DD88DB79F609041E25986AD70EF27D097F411363C629B74DC1A1E1BE81BFD6ED825BCBC46ADAAF2A71643647BA6D74C08A017FBBF248A61F56C983CEB08F92895DDED2FB8225AC9DB4BB25ED053FBE298F21FF2BF225A0866900A1BE763B962FA84A52107E0768D1776BDD7DC2F82372EC9D1A9BB70D21DB57351B07DF60B4CB3D531C267441F3C6037F7662D3E2E7897DCE8C079EBA08326F7CD0B55102167",
	mem_init1 => "7A984191969780793EB9C1A317E38DC362F1F6EC6B2D2FBF1A2B8577BFA3EF1DCB8A207AD6391ABB57F478DCEBA8C0F5D2971827CEB5FB5457CCBA238E3FD94B5354F904FA506FFD0F79DE266373514E87CB817354DFC43C1B7C8D3B33C96FC79BB37F8E5C07CC823B73BE3D9E542F8131ADC35912C3CC852E646AAC9C5C3B08924273031990037D3066B855E214BD61CC1F5501B69C68C67C8BA5DB90F8724548116594E78B22E4F8ADCCBC82B5F31D5EF1DC412BD828E5E43D70BBF7C52DBEAC311C247F905770B27E15DFF568194ED517513EE145EACD3421153349AD1A5B0842BE6D01A13825C7DA181F4E47A33DE2F3C1187399273C255C3225A4B37FB5",
	mem_init0 => "CD9632033D3823E51953467B920215888000002AAAAA7A94FAF7AF365FC0DD50680002C7FDAA82A948DF2C12BCABC3E9F7B5B209EFEEED68E13F599964AD32B56FDFA2402B9784DA87D5F14B374FB41B71C0867914333D42CB2E6A4DD91D78BC6CD0C97A375133B396379C10379C27C14A8D6100F54F2614C74D959D7075DFABEA1E2581BA9F2788B0246D2034D3D957180F21A7924C6FB050852DFF01B6211F5F79B23C996E7CE168C09F9DB1F392EA4D3047843C9CC120F543EE30212D7F417DB437AA85FC1E234BFE09967CCEB16395DE479FD0A7EB2FD6F0A89F18E7FB34F992F6F26D3484235C8E64AA59BE75650791FF05FD522FB1DE78184A0977EAE1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y38_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "72436A3669864F2ECECC6A2BA1943C4C28D5B9C0D77F1C3F732C32B4EF16809A9E628520B9BE4421FC105BF66781C9803D6B96B061E53B815AB46C31AC9921734C1D3576364267394CB5AC261AACF6A18B8A8EE1C5325BE9327E7A40F71960C589C898A3AC362480AA8BDA9974D19AF71031E78B6FCDC37219A081B5B0F4F63F4E60BE55D8E183B3A067CCF56736B3C823DA5D23658B077E1C40B3973DA20AEE33F00090673E5C90D0C18A3C566D74726D5F08E508D33C6203ACB2F03ABE101C6C1B24B8F189E2A716D672A149F2EA406910A6690534602BBB050EE52B59387A1F9D95878AB420423A256E2F2C0E481D64F56EB6A0F11A7A907DD953702E439D",
	mem_init2 => "772C8F41801783919F8CCF9ABC3C252E0B9D5308E8B55261DA8795C40A06AFCF197606CE17F08B657566F5989A0BB82563E6A1C7815091491E4E01B3C35756C71EFE66A6D1CF40840F1E0B04ADCCF929AB84185CC37B75852EA1C62663D3DAB9C99B131CA6A050EC1D1666C3E33CF70354E0A3949D27C0D2EE7FBC435CD693A1615468BF44B7D9B1BE0327B3024695DBCAD9EAC7060CAA1E6B0749868AF3140ECDFF9277E0B0E3DF61D24485C416CD061358FE2B1D1D04A3682D932521DBBBD244DC07F9C145E5978BA782EC1AEB0414C66D71F5F9B6902185C6503A395A6732A1CC718CDD8353AE32062F4A9CB87B732FEC29E98C2587556DAD88F2B5C79C6C",
	mem_init1 => "BADA615B66A89A994718893B84046D14CC8FA71415402DFB1C532DFADC8B8FC11465467F226923A698AD674864E8DE16660D4052658F277E34753663D99E73F8410BE1B52C434677BB9ABEE896F869239F32CB0EF1916763C5663BFDFCA15EF613D60CA9068CCEEC3CECBE29B501E68E5A3ABB523399BB49025A23D95CFCC4CBA7C0FDFECBD1DE1FA7CD4CB5D652EE04F095FBEFB5B2D6B142B38777CA1AEF4FBD9BC9AD5C6FE18185D4CE54B6FC5A4CEFA7A73737DAEE7164771AF5CFDAD9FCB2949AB8A90424A6691558A22CE41CCE39F14610FBD690CB8FF9096786BD4CAF599D93AA24D31107D4E44288D63E301C79A30066EEB839B80ADAFAB90DC1F764",
	mem_init0 => "745084231F7114F7F562E9A84D924A3DAD999BAC95C4962BEFF438FAC0E16B0E86778B56BA609F7470A0BFB189B4A0D0AE9D203FC210247E884E9B139856C860FDBF6D49DB5515BEC618CCE702F58FA0229421BEA2BEB27C859DF17DD1284A3BBD63399C95FAC9292424E7F404F1CEB72B8B15704BE9E6264AFB74EC4A487646773149D32CA3115EB62781CB4CB18B0AEEAD1ABC503E36A0F556C9F46279BD3DDC3417ED9B3682B8D2D3A3C9F4AE37E9695FBE024168FEA7ACC0F8C589F35B005D1F0087D815484FC1A4F8C173A8CC86CE37CB4F6EFD4A8B1175EADE682DB276360800F5A73BB94A2830CF52915A5EA11ED62B674866E9C5393400DD85D19280",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y38_N42
\aud_mono_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~49_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a184~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a136~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a152~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a168~portadataout\,
	combout => \aud_mono_1~49_combout\);

-- Location: M10K_X49_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "87D6EBA52E88589B5883EBEA28C091651824FDA3A2475AC77D0848DC0EA35F68ED7157EE93DABB338F2332618AD19936287157B60332A765E1B5DDBC775B536FB6362D3307B4EF76B55102869BC0A5A1ECA7A6413045A89F8393354C01D67F90A3514298021AB43EE3D1E4F513D5C70130044B6D93DB5B135C47A1AF3ECF6E01319D210899F067BFBECD87D1EB83AFC8A3AA002E1563E0F68DE6546616EE7B542DEA2F8EA89303D78B39E359BAD10654C88C16CF6CA7C2DD316639C803E3AAC411A42B8EB4C6553B0BC2486B2776D008EF352CFE23DA506C496D74D002A60A3EAF4127667E806CE0021C579842C849525C87CADC81BD072DFD3C0F3718B4FC30",
	mem_init2 => "F50AADA9E215DD64AE065BF59BF507804E192AD93E8E48DEF2A9FBF2445483177CB3865E96BE5680DF2FD965F87243DD9CFBAFF5CF121F56131B18689633A7E11B7C8B6D18676B849664E6F521E7BCCE419AC41160EBFA651376C59C852E1E047DF52C00B1D1C848447AD4D2989E1AD5C0B2A5148F5E2A5F5DE1B035D3B88EA1AFF35A7C0E24F71FA0F0E9DBFDBD7132C0D9AD8C1B87D27DF38F9A6EE9DE1ECBDAB7DD8FD52DDB8D51ADF241BE738ACFA734F5180CA053C85B8DF8B43F6810D75265F201FBDF1738E59AD9BF32CD16AEC42E7165B38AAEFD581710DF944BBCAF6A65F37823A5AF970F1AFF88902CDCD912A434696AF25D50FE0063E6DAD7C018",
	mem_init1 => "42D269A722AD4E2DA4FB93D151413BC7E6BC78691117211D5053BE425E16574D8A81CB7A7634F33A6EFFF663D44FA43514654992B792AE3D3537248F0CE7729C9D31BEC3CCB1FFF8EECB7C0000000030143006200000000AA80597C38AAAF16BF75EEAD7A947ED31238EEB0C1404ECEF102CFA2C613649C435557A3F677ECA56EDBF2C0167FEF9916DCBB8DE912A73F9FE0834291EE590E6C0B0A1344AEE2B35E29A8FDB5E916708ED84CD73A1154B80DE4C4A94E85121163FD74E7F80C869AF034F05B80DBDB5FE1ECFEA3F812213EC2CB5902BA579AB68BA6AAC282AB53AFB66E00FC2A68F3A12B5ABD0D691CEE7629F73A1FF9D222B59ACF73BF4C41F1A94",
	mem_init0 => "52FD0FEED72ACEEA6249908A9CE553DDB2F60F60CFD573ACEF07F79574C074616D038A3931670250BCF14BC3448312E44BC825191E6052AA96B085F59B2689F57535BEFF753EA38426401CED357C2125CB3FA12F41436BAA975FE1C52DA5656EF2B52A8BB5745DB711AB254A27E75E5AE24917D6DB2EC9D98D16E1700B75C6C9D630521DA03D6D181B52BC727C12E80209808385D9F393CF672472ADABDA7977CE16D25B36941B0482BD56387DE881A28D6595EBC3BF868F4F2BACB65B6CB906968D720E2601393FD5652A8E1252C21A878210F4BEB76C94E915F9C3AC8B6791D6EDCE858A5E4529AA9D33FB0AE73D40E5017ACEB9E5ABCBDCE6BEE023FF2802",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A0FDFEFACE38BF4B43174E63390208CBCFD3968C13D7024EF0008F3A5BBCA8DE616BB117AE9A8913D1473431BF7956B7B5AD05132F60C7C2F080D23AB5BEA4590388F3F8D31022941DB68389EF61239E1935D26D6F283DB9A9FD4BE82171D51CC8BF93B876DD37DD69E69319C2961332AFCB1F816BB21C817F3BC162DFC8744962F0A6C2154EB990BC8F7532D18102C00739756BB36AA18023A0D294F7B85A8A9E89F53A469FFFA5610C1230D9A0ABD1D3FCFA15D0A277C8C89AA383C42FF2464992A29449AEA524F16BCE0A631C17F3BDFBF3B5F9086D8A83133AA12E7BFA5746BFBFB37D9BAF50EAEC63ECF16C9CEA9CA8400AC356D620B565DA3043361350",
	mem_init2 => "AFDD2B609F298F2931E386365A1974461C05AFF791A01B688EC257370331959B4FE298F82822933D9498EB05104685ACE5C930BC966E842FB6D8028B1B319DFD7AD3C7DC7370E68461406794BEE400CC70C6A86F701EF68FF942698FC1FC404FA9EDD3F48D3F4FED46BC94D914743D8B77D2A48B8844194A9C09629E4941A6573CFE1CE36DCE434C5F6775A92336EEBFFCB098E11495AE769A6D503640DF758EE8B671CB2B246EF9DB3CAABF8F889E51418AEEAEBECDE7579CBD096C13141FC928556893CFF46E196C16903233BBF8D8FD97B304A9763B6B2851F66DDDAA33A8CE6E06FC141C5BA0D6D940DD164F441CDB8037969ECE60402B79455620FDC395",
	mem_init1 => "706B3C49FB2271D50A7B2502BA533F5A31E87B1A4FA48173662DA31763F8D5B589A906C660EA2EF968A62793E1BB9CF37107590FDB09EA815E848E965A2E95AECCD2D19EE9B61112B72A284A950A26ACC967E58AD88A3923777ACC5CAB76038E10445DFDD3C698CF5495547E1984779A367C34306F4366974C588C881CF6553BCF1FF3FBB3E968D314551AA6D04B3AB37ECF79ADBD31CB8F85ECDC472D4439953C26CBD26771FBEA35938D0A1D2F139EEEFB755906086DB797451682491644B67E10C5F38CCBD1381C6F533C3F84493EAB0F1C9143569D091EA833AC86E7C9E57C2A8B013D828D6A9210DB6786785360F2C21DB5AD5467695FE9E8B44A818BA7",
	mem_init0 => "ECB87245FE972BBA4C27BB887FC4B908F6FCF396D13422FC087D29F94057006E493F492BC42C16B4CEF11A8E31831CC34E2D96869B6CFAB8CDED98EA8C9D2CDFCFEC5C28583FA19D3556B856BB1D342ECBC55EDD9B0B6CBEFAF34E4A51F32A644D7A0BED07C2728B09C30F4AC1A15BB711500A76A647E7E5063D794C873EF72733FD72D5A88888F9A0684ACF3B9A763D8F5F9B6D8E4DA34E75F87BEED45529CECE316343D7C8C451545BD0B1F111E8971C7CA5C4EA1095ED57F0E474BCE9D85949A97851FE9A3578C1AFB64CFBD22ED2BD8434AB0CD527A9207D5AC3A948C0B7F01FC024DBB67CA8BC07728782CE65606723E7F3A4A9C43380EB5FB395C69E39",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7F25C0926066BC12D5311AA6B70EAD0BF33E3F16370B5B1017B5D4A210FE0E7C211CF79873427608C5A96FFBA90B553EEB24B4058ECD02E3A84FCC2AACDF8B65642A404FFC2E33BD83B0764AEE19CD31DE0310EFD27819D006272BF3D28F3429B6B89F351194D63C23DC947A72C44621B1552ED5D344FD098D2FDBE976BA7D9B94FE38CD7849BC5F8BF1D85BB639150DBA43A64150BB183B90A6AD6532D7D173E4B1722FD996E56B491AB86EE8E8A4746B992CDE20B772B8B4F8AD77BE4C87AB0E24E46D31C4B052F84A4B7479BD2BA940074C864A9C79C73469427D022DF39B8D9A3B8827C24B2904966C97A4B429D6EC9451FC43B1CB874D9AEEAA56E5E24D",
	mem_init2 => "3737ED5116159D092447BC5349DC8599C3F7DBAFC23AB23CF3F52AC55B828B493FA1A55A70ED31791C42D4749F272DA70751E2B90A0ADDF1F187AC026CEC99DEAE97117313A1BAF935D8DFF2528CD70F9096B055CDBD3146D95922C90D9E3A363D9F915B753EAF8EB43137F7FB0CC565AE01167D3447D6AED0AA36F16FFA4FEE8752220740499B20535AE7ECF4A4F14E31B892DA2572C0DF0E07CDED3835C1904C60B095D5ACAF71E3BE7FCB9992B89DBD46E37CBAD6C16FACD5336B97D00DF74E307F53101AD1B3D8733F45221C235EE93CE2534D3E041EA62444EB5B3B3EAC0B63C65718F42C4CA1C4E621E51E9876AA9788150EB07FDC0DC60BB45F34C035",
	mem_init1 => "3417C24772BC5120F55DD3A70DDE47A25A34F0639A1483167ADFADFF19539BC65488D8C235AE40007D5580208B08AA7C2B0CF70947BD165C89671E785B3D424F8D88B8B347DDC4FAEA6B98661536ED84C5BE99D933CD1B9A6C3A060B3166E0B26161095C49390C37A74178E0C25DF674D336B4E9C96D85BA1004AEC5FE226E55A9FB25001A3911F31EBB0BA6EE9EA82C7F93FAF6DAA6226BF52DDBBF8D7D3A309B815FA74EE6F1D5510CB50C6E4046BA5C1F2AD09F411EBAA9A875AC37BB640EE5755B90BDE9C6AA7DD9E152116608BA7AEADC86CB4304EB1D07E698B68BE85F73DC9F45984EE1DFBAC6493D6F7818D369A98F9EEE19786C6A0C1CF35ED574BD",
	mem_init0 => "F0A0B0D2B2A88A4F697D3FF820E17857AF975CEE8961BF1D0B271334D02533AEE5616117AB89203563DB789EC67406C7B9E7C53BA4253710A167FB76D2B6A6BA0C4A1AF80DF8BD5898D14EFF615B493F42999094627FD0F0E699FF67AAE6A323BA24B86978D7D4E6635A30BFCEC6CC73C7F88156AA558A0157AADC23D04A82DC54BB75503EBFF47635FD4337CDFBE8B0D41F4B717363847B4BAB056EA1668B2DE1476C829067CA0EFF67777E7D649BC07D7A488981D661C3A3AC827017DB805400EC23F5241D751FBC818A23E2D4BEF9B32B92A11BA9D5D1111A24690C20B0B57C561F82758A98AE4B58DB192A45F7907A0553E4AC60C4240405D8579D0AAA5C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "52DC8CF0C176E018B460613B9621B11B0323BC08DA11DD7BBBF6971BD28DD33921EB973FEFC31A7F157F26B94AE85177E1F0ADDD5EBAE53A6D313D20E1456B65E8E661848E25963D8C24DFE920B1BFDD9792031B6B269C5175E6553F2DCF1A5AD209541FF48C3E8845501173AD89CFED68019C666E53DAC14240038CD9BE1DABAC2B7636D13F4D23BD2490E647969993AB31510BBB7BCDDC41360DA2857DF4D845146261692C0ADC779C150BBCF82977AF47E291918A4D01979EA1E0BE7DCE4981BDD930C610BD5F01C8A1AF53F69EC8BD2E7C742377789AF19787C03EA032444BF1659669529D71D73E61E71A6FFB1BE8460E48585047C50413980A9305057D",
	mem_init2 => "CA1AFFCC9AEAC08CF1C0FEE4A44B940E4F3B43BC4D61FF5B3B0129E1FE2D42FFB4A4018F7CA4A6872EE30AB09665F3B2DF2F54B071C5C94C71F69ECC171F0211B5D6BE8AFCAD71C1CBC017CAF89DA176E5A3E456B3685E143E6573CAEBBC4989C17D4DC8702E93D7D048E0D94A422366BA1035852B1518E68EDB15977172F144C9ACF1B1406C84A213AC0CAB7814A5217703984488ABA7FCCAF7925F249DD8FE36D1E95AE2369BF8A11CF4E4F74FB815A41DAF3703C4D0B9B5B4A48DD4CD0850A3CF0326AA80547075D318E02FF07BD11959B5D46801581626A971F7A9EF01813457C521765D326ED4AF6B235213416A7A165473F07501E4A203664740DB2557",
	mem_init1 => "497B44FC64D9669E764D348E706760850D099B861BF88E047D045041762B70D971BC5DE3ABD5DCE573DA6D57E0AEEE36853447E0DEB90A3DAEC2EC5ADBF882241A4249578815E4CDBF3F4B706564BC9F0687E105C061841DC9AF03633A6006F54623C783F14EE5E8FB541422CDF67420ECF08B9B2EEBECE190A511CCE0B51BFD185D67C8FFFCE93871C24D3469902B79E49CA97883DD096A8C9260D0218F1128E726E7D6AD018782C209D6C0A50B0F09367089EC12F16B830C8D40D3FE5656A88BC1C93F1C20864F7D5EACA3685127C7BA0A51393D7B958B7E8093FF3ECC7E6DD0A86FED706CEBAC832D8781F77B604A96B592C3D1D08AFDE99165568957687F",
	mem_init0 => "B0066608764634F4CC6AD99615DB6280694309CA305A5E35BBD4F3E004C9841C2666CC306CF1B4A07B2042DD0DF208037BCC651613570F926416BA36AD8D0D7D9CE62D1BE210023CD198B60C716D79B8D203BE7AF02EB566CD09BBAFD18A9CDB395BF767C5B2476A7B837156393A3B27404C418075197EBE6E8FEF58F2204B05F353F93561DB31C01B8EF90C7DFC53A4BE6877FFBE8BF2E7401321D9670E6CA266A3554DE65A744D7064D2720E57FD5E5B0CC56449A3ADDC9AFA459A4A3E9F07EF2023A855F3D8C58DDF74F6E64CBE9DF7D7B492DDA027725D6A721577D58EBDE3E207507FEFF696FA7FCCF7DE7920823F71DE2A85B85FF845BF7ADD63848D41",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y11_N6
\aud_mono_1~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~54_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a280~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) 
-- ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a312~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a264~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a296~portadataout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a296~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a280~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a264~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a312~portadataout\,
	combout => \aud_mono_1~54_combout\);

-- Location: LABCELL_X42_Y19_N48
\aud_mono_1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~125_combout\ = ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (((\aud_mono_1~53_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono_1~49_combout\)))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono_1~54_combout\))) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ((((\aud_mono_1~53_combout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w8_n2_mux_dataout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010010001100000001001010111000100110101011100000010010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w8_n2_mux_dataout~0_combout\,
	datad => \ALT_INV_aud_mono_1~53_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \ALT_INV_aud_mono_1~49_combout\,
	datag => \ALT_INV_aud_mono_1~54_combout\,
	combout => \aud_mono_1~125_combout\);

-- Location: LABCELL_X36_Y16_N12
\aud_mono_1[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1[0]~6_combout\ = ( \read_addr~36_combout\ & ( ((!\process_0~1_combout\ & (\read_addr~40_combout\ & !\bitprsc~0_combout\))) # (\process_0~0_combout\) ) ) # ( !\read_addr~36_combout\ & ( \process_0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100111011001100110011101100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_process_0~1_combout\,
	datab => \ALT_INV_process_0~0_combout\,
	datac => \ALT_INV_read_addr~40_combout\,
	datad => \ALT_INV_bitprsc~0_combout\,
	dataf => \ALT_INV_read_addr~36_combout\,
	combout => \aud_mono_1[0]~6_combout\);

-- Location: FF_X42_Y19_N50
\aud_mono_1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono_1~125_combout\,
	sclr => \process_0~0_combout\,
	ena => \aud_mono_1[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono_1(24));

-- Location: LABCELL_X36_Y17_N36
\sound1|da_data_out[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|da_data_out[24]~feeder_combout\ = ( aud_mono_1(24) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_aud_mono_1(24),
	combout => \sound1|da_data_out[24]~feeder_combout\);

-- Location: FF_X36_Y17_N38
\sound1|da_data_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound1|da_data_out[24]~feeder_combout\,
	ena => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|da_data_out\(24));

-- Location: M10K_X26_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "268374A0A91C21B629EE10796B44251D9800AB04E8E1A624B49E0413A411E62A0343C9E80EFDB0C8847FAE19A8045806E7719F3BF271707373B35BA728873BAEF25DEA0B0BE33468488A0550101E4D0D8DCC8DDEE9CB3A08AD66B8EA253586877A7F677892B4A2D645A4D4D823B7E11C03FAD1D277091A52B5EB78C44AE38A3553EB66C81E0ED61C0C6E61B0DBAEEB86A81A99DCBEE3C6B8D326305166381A2356D4668043D45B15837D41B3D83E63EF2E30B48821FF1332EFCF1536054A55839E6C8E7ED1FCCAE79DE6345A499C60FED7BAE156C475BE5586A4AA2E9919C68BAB11C8955EB172CDDA1ADE8D4E45CC6FBEB25249A817A6AF6E3456896CD0B048",
	mem_init2 => "23C2FF30B10CA8C7B253184CB3A1FBC517B9F79B86FFF31ABC7BF1133FFE8D159B9449FF1E64974ED45287E3127B2F76DC3E33C7A327ABB5ADBBF9CB011555B05511DC0594CE68AB64F21FCC6E6C36FA4F1213A4CD6002A8687FE079DB3A2A904870F22DDE9162725CFFBF56B66562815C7E14B4A3BE3519F811C06D81C078AEF0C56D2CF14DC5313ED85B5C7581D460E7B81DDE80ECE1C043B6ED9CCC884B9B96374F38BFCCF82F2C67ADAC386A1A1B2DC2AD90B3B89644687EA84EA1FFBB18C3C0298FB1DDE983F7151D2E8313470A59D15FE468E543724106F8284D2CE479CB547739F08CA0D70A2526B015CF800115BAD5A85220A164BD3F6E811C7D3D4C",
	mem_init1 => "D9ACCDF503A0F52946059EB08B2E2EC2D62AC19B7D7AA3C27E0FBE19150D0457B5A9F8225BC666E13B8B8B5A671D3017C4A3B6CE61F48819A551726E13873B813DFA18CF8641E2F749ADDAF0680D1D2D7680D8F883713DAB0B546F33E7761CA9A7A4799E338FA2C1295D8DFE6BA84965111BC9BFE6598CB4F6E67F7FC22A5A92B62BFE0FAE94C0BD47DFA1128AD50B344504F82B77B9FAA12DA0C25E77CD16E9DE1D12B5891F576B198F20CC14A52B6976969E22FDDDBA24CBB4E467EBD5CEC05A62AC98521D1BE26BA52B769F158CD1CA384995994CF0D6F6B3093BB4B00860B04BDA2A4EFE2A5ED3F929828FBE1EFA926F6C2F5800975366B3FE42D044729B",
	mem_init0 => "122A9BDEB8E24469B4A2D6148FD2EA44EFC92B878C9F5878AF4477389C39146B5F08BAA623F91194E6B0C20AEE3F322081891C6087BE0EA0538F004BC84F9DC2AA9F00801F87B72DE603C07C077F90B631807EFE4BF4C956C3E21BFDE7223E5DFF37FF9F468CABF9CCECC023E8F6BFC018E1BED09F37CB01865229C184C2BF1BCAF49CB82C65F71123C5E7CFF2CF96952A46327F94C3754F2272AF1EBA5FF4D8B2BAFE29D0163C686718F522DC5363FBF0F8611062B8E49C8F1CB6E6344F593C04342BB5A54929E03CEA431D15B871C902EC3419DDC47C4C20C0C92A95F5065FFFF586D2BDD5E13C78A44B5D0C16BCA384105CA761BFE892DDDA12CB059E855F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y36_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8FEF9F859AFA7F72375695F6695F2828FA88B4234A5B4796C9306C00085232AE3D8C61A3E06AB888FE3B3DCB113F620881C3CA612564FF2E23ADB094F44099854D4EEFF6583D4CA7609271E992ED5480F4FD89A9A2EF437F76F36FBEFCC8F341D6608B4F9574CE0D05F2B2FE2684B92E7E7859C14500AD6E0A4014AF348412D0D1192430508DF0798DA5A83603FFDB8779BBAF338FD408C85A50B1A0C4F46E66827C899AE7D3AD1771830BAA853171372A8DADCE91AF4EDE1A888CEDD150114D7EC43DA75489C50F4F78566614A6A7105D996CA833B5D79CEE1CB1B81910F1C425CDBC4B3BEB07CD97BFAA46D79480AB24F58DA43BBE2CF3557B821E61FB182C",
	mem_init2 => "EAAB95F80FFDEC078A9957A0E5149D07EA1CCA7D83A4EE481A912008C66BF36E5ECF99C3400308FB315E2D00D4291F16F1E95F809FB2D3B7A55DB18D89BC881B80AF21C52A0ED21AB1CC3591E3D86D5A1CCAAF6E7DA094E9E88DA19EDD1450135A6B5304FEFFA310406E66231F53DEB02E762B4A52819FBC4E9B8E448E27DAF49217CF2518B36161619C71992DBA2EF178368C7AA5A08F9AD7D3799F7F0CCC82F0218189DDF65D974E10017F86E8AAD3E836D2EDF1ED80146B5638209F4B99A6115D88D71FF5D9E7CE0E4AABC8CED0EC6A4097A0B935BF22381A55FB1AF1491343501B7F9E368A25008FEF90CC1C62EC7FF08C6791C7813C2C6527C4AC17D028",
	mem_init1 => "04632C3BCE6CE36449094566EFA827E466BF7C3849C6F93B70A592BF2698063D1C19EBB6C3D676D0EDC64A0669E3E209043FB4324CB9167B0E2BDDCCEB65B3368C66F9EE5671D58A89B4D844F9B4CA80177AE2EE1527F2A83F2569FD8D32AACCACD24192E4A2A7907DA541033CB7ABBA25EB55AF9470E64DC75832E00EFC4CCD46CF003CD0FF373ECE8C664459C5D409DDC551BEC2DCDF799155D3320AA300D71F9FE5B70BC0C65965B1C36814A5494FE45010B29D199F0B93D8B1C3A2192C97C4180F325BC0E3C8C686531D8A1D2384E7813C3EE4D7233CD7763A49E7703BCB314FD65CEE2FEF5EED3C69969F46CACC62FC02BC09FE289058ACD20F5250AFF8",
	mem_init0 => "AD35A1B12ADB2237C4F69C4A02B0A24DEB1A8EA3B26802AA2E19531AC8A541B910AD606855D84492FB9BD8971E6215FA0CF61044F4405CB2C8BAEA4692DF249C7338A019D75E8D95062D2B354437F6D5997EA59DA0E19C45E5C2FF86D7FB9FDC72F1FE68DB88CE8F542FB964C9F5A44F7EAFCD7B46441B82061566EFC2A4D59A931972B3C261076976DFCD8F5643C5A598BAB21BB44DA865533110237D7DF964ED1B597973C2CA43928520F6AD8A8B9C9374D67192A1859FAC06021341629B1E0032EB5656C9356AAD2B87E27AF9EBB6258B8F7C8B3CDB772257E754B1E72F5CA3263AB4D5EE00700770B5FD7E279D4408B628ED02F0B3197D394F9CDA6803C6",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y46_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "56D834E2F28A5343AD671634EF19D8667948A96D5EF58CA0A5938221DC29C1CA8805E9A3F832DCA610735242AE2E14457A439DB3F5B23C6561F5CCBB7D29F83FC9C3854B31B520AB38E117E40A35D9E8D59B39B57CFA9A01104C21848F3DCFC94123B597640AAC2C156D63F37DC77BF447F7D97D184A7F5A483F25096C1ADA341140D1C35E075F6F7D5E974EC9295F13A7A63214A2989C6B56B997EE1D930C7E82CBAA65412A6D825DF8B429CD70F6F46499E8B404E83FB135CBA032B38A8F62D79A765A57B9FE52E4B23CB888E37C1B51307CE6F86D17EC2BB30F9CAED17600FC0CE7A5A6B0E029BFE2FBCAD94677E74050EE6692A927A62403E1A119870848",
	mem_init2 => "62029CD86B761BD3DA1AAA3F8407DB20131A733E58757B9E665CDAA0F53219D4132AED6AD8C56EC0D8A7D82FAA0C746156B6137F4A91068B455937EE8BFDA39DD5AED705C6F748954715E7044C2DBAA0416B60FF9407ADA0112FD17B9D3DA16E006AEEE3A2022D095ECA961BD1613E4935F53474342F2CC826757A19AC2B33CB0CA59A0C35B7E7FF97B288D72F9A448EBF3F25D455D81CB42380507055CC2993A5193C9E534C162DB9D062787171AA301C765E2DE602CAB427B41759D35852A3E90F94CA618C10964EAFF2221270A38AB756CF3E0E4DF5590DED475200D79C08A69F13FE0E6F05E4721D39CB3EEEA58E6404E58978634F51DE57C67B8C024CDA",
	mem_init1 => "E55ABFCD85B3DEE5D045F4EA7C15BE6EFE70BF799730E7004DE7EEAFA0B58BE66D8C270DC93E742F8F358660F7B6905FCBE0A10E1F7EF57F94EEF21470A9176069983FD82ABF7B9C03F76B7F50D42B9C1B9E318A59C2C59A6D7D79A722CC204962A874DE124BC95DF7740255D25233B397CE8381AF2F42193D2BBD176B0ED90744724AC28D4CEAA82BFB724DCEFCFB65516516D3244C47A36A1D4A3FCDA242AECE6C45BAB31DA6C5FD6B25BDD4361CF46623BE9594FBDFD75CCEF7E273765EB1F5A89DEA0AAD40A8247E4F5F154F55FF149E38B94149329AAF2BBECE96A2297D15A4C2955535B0E4812A64D120D8554DDB6AA8C17B17481235862F5B52DA3E19",
	mem_init0 => "E27BD6F63572C217B22D167FD01CAE400000002AAAAA5FFA7803BFCAA86FA0861C6CB0D8C01E04FD1E056819B369FA6AA24992EC10F4E5C03C32086EF0D84301E9C1BFEFEA0957FD6684FB8DDF3BF7F5EF85590CEA60C7C3C3D106EFCC0792C1D5DF4E3C749D1F0191CE2FEE1752A5127BB0408BF22E610FB7249F8644F1C6C39080AFD7D95394858CEF46662DE11B02AFFB707CB13844CE5882311301FCE20F2CEE01B1E236BEDCCFEE006C6F4C502A49C7209C6C8C144DA5ADEC7DB6DDD4F2F99D99E6D13150120C7344A1E8EF871D6B9F093FC47F84D21AE9CC31F79C752AD9AB4D3489DBDD4C63A7B250F6BA4B49592039938D9E1DB2A05592CF83DC32A2",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y50_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "57F317CFD257C48EB2A373C9897CCD22C5C8F05CC471CFFC6379DF1DA74EC1AE610FB38C4D50700562AF11A8719E285CBAA153FFB18889E659AFC843A5A437FBDC4AD4E3344B0C6D6FC2BE54E3A9E2171F29B2A79175D3A35E97676AC2AEC3446EA2F8A62037B95908DD51EC1F3EAF4FFEB6B4C5FBDF56023C58762A75A0EEF186A1840AACFF41E33B0E0722E9E68456ABAC42A2C3E2E7D2B7D3064D0A76BE19E7CD09546A852F3E5C111C7E24E682237A3116C4E3072E6F354246B0C4047F24342555FCD3403A3E5E3DAC918C2FE1AED09F7204C62C0B2170B09C034D080BFF77C2925F2731D4330E12BE9125C5C353FAE883D6831EE01690DD64B165794712",
	mem_init2 => "C7079BD7497461DE6BE12C99195A897F6E3696B125C481C673930CEC6D8BC7F19BBBB92A99083565AC0E06EB5ADDA8D95B0DCAD96B66B1792EBDC1BB2F8BF0A10E9122818E342363061FAF28405F847205DB27A16AA6B394B04042A1D4A5673EDE1B929BC3DBF4DB154B77215E866CBEAF6B6F48B11409C462081D804A8A26330823F7518D2C16A3C298E69D35E44D733C8258B35B6F42550C96FBECEC0F45AFD2933E76B57CBE441FF4188CC6D1D1AC9299DE4DC3A9DC78BF6F1247C1F67D26BCD8DE81972DC34BE2D46A16812DC4D609505D318EEB0092912CA362EE1AAF5104C5BFB3F55E9C5F31535C9B337655D286F8DC43493755E24B01F6092822AB2B",
	mem_init1 => "218172C098F5BC5A1CCD01E0C9A7C0411ABA523C66CEA981370C4CA26589D60ED126FD0C76DD0CB2979E7AC0317768C99D95AEE30C5F7E396E10F1F70671E3C4E7AFD86D7CC5F9A9EA9631636F1CF755132DDF523EEDF1FB6A0567CB418622920D7B85646792B1493CFD14D8F61D4E5A978EAE007D5B07EFF56A88441364AE1D9931AC9793F7ABFA8802959070753743767462B143B2978D553710BFDFC2C4BB4F5B8BFFC1243D46A391173C271C92F8FF66633E7D4EFFA798B78F66424D5254D9CE5935AE940C00EB8240DCCD3CA7478BC1E95CB2A212C203CEBC7C43162158AA60460C7172246DD53F51ADFB55BB9B8714B4EA94051AAFF28E78A175E30EEF",
	mem_init0 => "3B73361CA4318C5C63928525D2D306442CCB559C7882A49EE46992694532EFEE0D9097E4E0E3BCA8DC9E164C4CAE2FC9EE1AF3DB697C28AD04BAE94D998214553C3FD46F2725B5549CF0C269E090F2B163DF1BC8202B2F9906AAC6873D4F9F88195CD6B9CF82AB2B4B9A98D74B1C8E135557E5DD649B59015D952EFFA007E77C329CF1FBD90016BD813AA9DFCC42E332E9E00240C21283BDE897021BA8CBFEC817161C3ACB4DBEE10990ADE77A47BB2393042AF429D25D49F9592023A51E7BC56F7A065A14FFEC81BEB6D6C7A11D8FB9BE39436E81FC1940490B008CD5BA0F05CE039BEE76D2637E39E9284336611F35313E65E49A7AD1276A69F0EC1501871A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAOUT_bus\);

-- Location: LABCELL_X27_Y34_N30
\aud_mono_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~61_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\) ) ) 
-- ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000001100110001000111010001110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a138~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a170~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a154~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a186~portadataout\,
	combout => \aud_mono_1~61_combout\);

-- Location: M10K_X14_Y36_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E9271748A8FF8D09825FD59FE5DCA934151983EA955B32D470D4A0598CDCE935E9511BAC0F7B9122CFD330FA63C794237DF60264D6989FDCD46731272B874A83AFB9FFDD2D6B516D91993829B38517BE21DC5E53A47C4A7C8FA7926D82D82CFE0BEE5675E7FFF0E721C813A1582A3D4B0390F04FEF2B6D7063D84D028E3FC703DD57252EC4F43AF7ADA67B132D78F8F8869132470EE35F93B623D4384ED619596C59EAA9743EA1B89CC8BB5F5AA7B3D68A2B1DC4E0B485AD4ECD3E0B0A227F5526A9C1567E434CDEB8F70BABC259D703FD1AC4643EC7E1AA6B5D895892F77B627E7E75ACDA54BD8B6ADB933C2091E9E9F80FBBB33D48F492B40419605BCBE015",
	mem_init2 => "398029AB7C0D5B78107DBBE633C2A71E846A33DA1348474AF6A820C794A666C3AAD9C4B2A1E7BF7C7AEB2EF57C6883EECD27EC3A3C2B42BBAD2B339F0BA36F4501970970D4264D3EED8979A4BE78FB6A658EB740DD0C93E3F4A36F42AF23BBFE6B706A7C7DFBAF04404D59B063B6FAA524EA11E695CB5AD8EF1E720B5C52D53A2CCEE9D3516AB24B7EF8F50DFC7420DC51B49DAEE27C5717F8555AC5E5A917FFAF8EACDD2BA51581AC9732839392C2BA488D8D5BCC7CA8CAA812424C85A00CECF020717F3264343641E4F151E21B48209AF78E44B5FE77C0991D961DFDB3ACD279D6AFE434E0B5942EEF143E3D82D3A1DDCE3E1BEA6F859EF4051406186E46AB",
	mem_init1 => "DC756CAA534A2A0E4B76EBE4944EF24C4EC06683906392374A24CF731901B556B9666AEEBF07A21CD9705C3CA5D090CC1CE84AF31C06DF8DAB484AB7CD64F79DA081FAF02A4C231643952FF883AFEA8DFB06615477E8CDA5DB18254616201DECF4458EF0FC094B5FE6C5B3D4DC31BBF816CC01D4D6F6F1BDA13594BD267CB38221BA9E429934686566AADC0EF5E276AE1E717880EF32C477C80B3E32E881D46AD49BF20DBCACE2F786A6D9F845CB14A12B214063E0AC30F0E7070CDB1F027C460F1F0B4E82C4CA829743F759D2643B6381DC81EED10D31BB92C615C3578B6D929013B43E70151ACB6A4BF853FBD5346D159A76F631FD798945AD75A7C3158B94",
	mem_init0 => "5D89AE6C98C1551423E96E5CCDF5E475E052868947692F4805FE46D8FE0A2FDFD1F393E1F8F5174C4997553F8FF9D5662454E0D056F44FD5AB7647E8683D60F1B9244772C7E900C313DA96351FE771445FEF6FD465D93E1672F07EE22EC45B443D304F5BD4B15B49AB0C0CE0800607DB18258E6423174586E489EF2E152CD44B314AD9F5F3E06A993968756174B80A1DA89FA898C270EC245334821D8F810046EB23050BE969120CAF7AFF8CC33BCD54EA61C712F6A0BFDA1709EF154BE214448C388196AE015BF829CC218862DB5F93272E854D6866E991E34C6CAD6A137FBEC83D2740D62795A2F34C43BD75ECD061E49F21DBD3F2CF59A79EA23C4DA557C5",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000388155E9EE7E4905DA468BDBC65BD7EC9773C31A17C08304E6A2E20E7F28151FC1F5C73D9F2650B0388589E597FAC99BEA195A545E15963AEF3B2E072CC5CE745FA05FCA62D084E87F823CEC6CA5CE8DFB98A0406AF1A4888C6254",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6A925DDC95A80E98364DBBA9DB29FAD1F692862D45F85A11E45E65EB840DC502952C281F9FB82F995C5E60DC4C91737A1DF983605888B6CA181E45EDC05FDD1D01FD9CCA0A9770EBA79AA8B755227A24E8CC02B95579E269301DAFDE518C56ACF5BE8C304122A84FD673AD5ECADE20692577547363070FC878D1A7C63109D11376722F07ECAECF8D2E9B14541C9B0F0DC0AA1A5DD6ED7D20EB632FA615E08EC6B9AA27A2B117880E1AB5DAD4E8FC7DA9A491E87BFA9CF00DC7D4B1DE6026AD645D717110DBD49F85BD8493AA566D343ECF34BA3484A44D22E3FBB45B64EDCDBAB7EDD8D0C1FBA50F6D9218329B29F16D12CDCF459EBF98CFC00DB24634FE2F91",
	mem_init2 => "957A7A2AD59C2C7D1972466AECB4CB7D1FEA6CDCF489395B23E94100CF7D2580B63D7B63E81075C0434ED268D346FEDBB6F84284182226C1B1C25081418B4E1567A6EB8D9D984EA92D98DC766EE48445868D03AB68E38C511134F16878E1FFF1DBB0597A9C89021DCA8C2B4078DC98FEFDCAC6B95E71495E88DB02D9923AB79BC90AB83C4A533DBA41D8882C4DE5771A351058C8AE4363C1A7EDCED2BE73E572E03E85E38A8D05EF7F03081E7BB0C61C587EEB3CD88B79963F6F94A2F54F71A90DFB6BD8016232401C21226B27A77B50B32740882DF0D4D4A3E16B486E6165C3C6495B30263E413E497575028CF7696F7863CCE42B3BCC71DCE11CBA448BDA5D",
	mem_init1 => "DB2A05BE61E8203A5C323F555E9A08C09CDCDBA1FC88226EAD7179CF740B8AC9B394398B47B969697CD85A91FC9E774AF5A9F7C2D029450F834D63A1A10460B9249CEBC14B117B711919388A462E43105419C90E3FC04D370BB7D6BC74305F69197A78F6109614F915A71D1D6CE7331CEDD4845E38D289CDABA85D2659A87883F121969BF4925C43D4CD9DA0AAF889CD3B8B6F7306627C4C37482B59407C5C50D7A77752CE98E1AA58D27497F36AD8B1164ED8BBD25CD9635162ABFD837CD331E73299D53E8BD7BC853AD7393E354C71C63C683DBC040AA97A53ED502B747F053118D781AE6D8D5EC9D1978EDFE7B4DB8F73135E32CE58BCB5C9FD136DF6BA6D",
	mem_init0 => "4A8966B3DB5515D73DFC8BB03BEB9C2E15DC955A32B85AF6FF91FCE0389A3A7CDC2B3DD0111C1063F6DC0B4E0A942DC3A5A5D31C5609FBB8F6AEC4B055C6BE6C5EDBA88E9A7080FBE72C70B9C81534F6681480D39772799D0878C1EE624489FD6059380DFFA7D6B988B08E7F78D2AB9EB724D1E718D3E4CFC81B9E560EBFEB5DDA8BE644C9837B7038B991299F7CA35C997B539EDBBBB8A25E09D6E57E560FF688E2414134DB1844E94EB017603CC8D1264C3CDD09ECDEDBBB1AF3ECACF40E8E9D26797595C8B14240328AC51A8387E45D65D52FAEED7CA97A41467877C9477E7BB0E1F32396896F74D8AC4AD849776E8286755892313920D7857CAB04F5573F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y36_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7D179680664D97FF4D8563B5D5705C09216AFC3C1D255187E2568EC49CC862BFF2C63649A4FA786BE0A298291EF06920DC369BE1C21CA3C251C4E41E292E6CBA99CDA61D485BDD0DCB4BB4DBB63F68CE1ECDF4E1BD0C59CF73FAEDBE687E927F90FF5D24E94EB659C8264C01A92B4C1894AD6E9A7F17E69F28CCF43E0E1903CAF621664A0E5F4FDDAD746A74F5337A9DA4E7F3B9E05B7AF1C65ABE7F30370440CA4DE42DFB5FF8F6604352C646E2EC7E5415B363B94220F7F9EE9CF6600CBFC40B8BF5DFD2B7C895A6C52BE2D14157AD1EDCFB2946B15A5CE98DF17A5D32A728433C2E955016137FA96316F6BBCEBD0A8533D9EBDEA95C9D9B150AAC1B00C177",
	mem_init2 => "6A4FEB71A02BC19C4135A5E4FCF4903EBB139EBF4E0E6FEFF309AC40BA681BA44749DD53F08D4D2C5992B126651B50FBBDE453B95D4F76710F884B5C908B510F8E28946C96A4510EDDFC88A266957739D5F6069F2F596DE41FC9BC47E711A05DB16355FAB8E4696A884EF56A095029D43BB2025A7F0E3560CCEBE7B599F5F6642EA0788B9D651D2B67F67FCDC847E0217D98846D9A5CB9CF6F28A0D615C2A4DDA4E5005B070D039F2E12FB6082447519B51700D76B2E2D76A90DE24AF06DE4667F55A72D19DEC19A58AEEF6473B5A44065F3AE345E3408DED2EC2720DD267A3DFB20A59A44CF127EFE6F0DFDD27C995EB396AFD7AEF89E052F9C86E8AA37674D",
	mem_init1 => "E5AE236C000305CE8978167365A34BE1ED4D3AE21B1D8FE28ECBFFAC907B25E2C2FEB437BF112AA0D82FDA4D73EB0E17BD29A18429FD00C069BC9EA14DEA80A7DE561BBA4F500BB1CB073015AAD76D827B12F830254D638B13414CD9B900806FA7C580D54D05888D801FA34064D6C38BAFB9312DFCFF1B335F6C17F1B23229844DF757AA05619A06AAE12345123C7F02E8B4CA23FDE8A6FEDC5E57796E5ACF48362736A9E8D07EB70B0732D972F7BDAB81AC7FC3B35F95E2F284E9C15044AC07F0CC508779377F5F1F96362C3DAF5CCD2A6CE35967409670A95F558F94FC82BF27E9F942359D111CF196FC117B8D430AABF767872FCB93D160E9123C0C02167D",
	mem_init0 => "DE7C4A8112A7DFFB16255ADC64FCCF30FE99739CC829962796FA9FE9A9CFB51E6722AF69DD64985FCC28BEA5D429B6F4D146A08EE581604D6520FBA5F93E9D78B35D7D3D0F25AD441E96EA565482B49FF6F855186A41F0842FD37885DDE6E3002B7B1451FD8BE9C9A4542CA058BF229F8332C104E657F430699903CCE9FFF23DC2E8B703B45F37D32118FED93991FF3AE130FD98A03D9E0BFE562ECB71237155F24D05D0007EE9C8CAF54DC2DF253D8D8E4C05577E6E5D71E7C3C1A5F43703BA3EF3417C932D43F240BC243C8A0993CE4CB25402B3A481E278FCD466694DA5DE65FB395F401C9B819F175CA8D337A9FC009154D458F9AE6F425DF8DBAC4B018F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346_PORTADATAOUT_bus\);

-- Location: LABCELL_X29_Y24_N3
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w10_n2_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w10_n2_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a362~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a346~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a330~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a378~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010111110000001101010000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a330~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a378~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a362~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a346~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w10_n2_mux_dataout~0_combout\);

-- Location: M10K_X38_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4C07FC7FE080301F003F9306039F87D201F807B83304030C0FE6838060E17200FF200009820087C3FD000673F0F9010F18807E018001C01F40000CF87F408600007F847000701FD000137E1ED870F3FF8FC03F003C05EE000CDFE7EF3C6617F01007001FC676700037E00BDFBFF3FC701EC06FF7B9C7038838026FE0E3BF02001B41F18C1C70F61E0118F233FF8DF88401EFE00F0001C0F9BF19DCE7F0C0E30277700380C0E1FFC7000E10D9A2FE4188F824E67C181FA1E63F1C77CE67980A0419E80F060FCD99EFE2C3EC72690D13800C07009FE77F3878B0F9719AC791C01FC9F061F39FE338406088FC81D86C07118C10076C20382C7F8DFC9503F70003FC",
	mem_init2 => "3F8CD633C6086004FDBB8E7BFFFF7E1FF83C7F308F1D8173C7E1E2F0FC8F0FFF1E7FFBB30E3B2CEF9878A3E443D9EC0FA386DE83419A10C1BC68E03FF63319EC30773060F5E42601F2F30FF80FC1FCCC5CCE3C1F430582C43003E667EF3CC1AE140F07C8610E356203F89D380F988BDBB181AC10083B5982FC66670006AAB5CC20BB047902EC619FF31F8000891C91FDDD521F3975180BC5DF84414C707138CCD1EB70594637B159E01F32378D062977FC18A09FFC80807FB0087ECE806B2A023C6BA750BE0F19A003FE7FD0091D713E394AF40F6BCCBC8298C6243B27446FFE9ED337C59B1D3C832C1E02D8BD0BD9AE45DD6DFD2FAC79080291773E8513D33E",
	mem_init1 => "FB0A4ACFDA3E1702F81B6093C7EE420FC047AFDE71CD1C5EF3941007C19E3DEC00E20E3C1421CFE2F60C01E0CF6631C0F8E73F0803FBFCBFE2183273C7C0F83C1E47C7807CFE2FF8C0FC00F3363F3FB9F9B381033F083E39FF0270C6071FECFE666012CFC4711CE0C3DE3E0063F03F1FC03817E1C3C3FFF0700C43F0FD1C73FC007D8F811FF9FC9063E3086E0FFCE2061EFC3967FFFCEC00FFFC107F067F03EFBBF833F7CFB80062638DDF031F83F7D38C1859E3EE008F384DF67FE7FE39D7E38207F1FB0603C018E40FF1DC060A70E0F0FCFDC901FF047E00FF9F04B13DFB7BFEE67002F8431D807E01CDC09E78E419181E3E39E48D871FE7E0F02FE3C2E667",
	mem_init0 => "86101FCD8BFC7F79FFBC6983FDF33FF6C30E316831C7E67CADE639967C70631E039EC4FEF3F081FBF93CF03CD24F614FE7EDFF3FF1D88DF0A0FC005B7649A134397BE0E4102049280073070198A3F180C18398FFFEE0FC403CC0801E7CFC207841FC7BF0BF333E0403C01FA9FDDE07F07FCC66A7EEDFF3180611EF04E303CE03F11D69F90F3CE00E087447B840FF003C6369A445CE787878D333FC207FE01DB9EECF3937E1CF18685EFFCC8B7906CCC4130C5BEFF1800267B7C967070BE2D065FAE7F833A79E944F30C18DCE7928C360CEFC6260E744E77D90F3334346408B287F19D3F193BCB1093E05C1D08599E8DCDFF7FF741930463F0D73FE402B8B2768",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "19AE919BFFD6E8DBB02D7251E2A8BD506C84170EE25B8F08A62061934EF87C8D02BCC48F17BEE79749E7DC688E3F47AF72E1A1F1733194455CD2F8A0B6B81616502E394C51C30B4916A8BA67C9C1FC4BF424C8272572E043383B8D365A72EECABCAA2458543D5B5B5642AEB1685DAB8A7D88DBC5F765BD9714BEF00E8B59E5E036F1E1CAE236ADEDB062092AF9003DCD1B81138C998C1DFAC3123F0234B988C3AAFF4E000345B8F64FA1567FD6D4B9FC472AEE80FE3247833600796423B82860E1723FE7584574C4841B5F33241BA84460FF741767A0647E440040376143685AD04030E2B0239022AA540C300A1D069152C47FCC9DD623E8BA72473059BB1DCD",
	mem_init2 => "965887334E6C0FB811FC05808F1136B82CE65CFBD34057DC7315038864D798FDF9885E30E55DBB4F1968560FEE60DC40AD2799B0C719BDF5A757BE73A155960E3347B103F682965761414ADDA93DC1F4D2A5C6F5099E79D9D6ACEE15124CB440B12C9AA7A98B1CBA76F5D0F8E0260C103FFCC6CBC65C4E067229439DF6776798EE214EC45AB10A95BADF007E10FB8106FBB7A992AAE95A7ED4617E35683DA88FB7CB4B76B8F4C34A7DFC44A1E9DA225AC35FED0800A79F4E6F91021CB08E55DA434E13D2ECE39046DBA4707971D0B11D3D2851B63B2AD7DFD1C0A1367BE549E1B55B18D0BB662611F90D54EA104AEB9FF675A681239153773E8B488FDA525A16",
	mem_init1 => "F8A84AB724129F2C8029C64BADD72A6B296786BD35E50D79444075B6D4999BAADB8F65EB56BFD8B34CD698031743763F0DAD1D554D5EEB479ADFD8963DE4E55486D37EE6FA6D14A7A647199681CC5C62CC00496A9800125E058186B1967E1A72DA7F3CE22AEC01295C064FB911CACB2661C0069DD1E8EF586519B573959114366E722C46818DFFB5963CBA24C2F3C2C3DAA819BA3A2EB52721FA278246AF6183E59E65924BDB7898C3DF0BFE68FFEB96CE581D620F6BFE0053A32F164D5C40FF5404C51AE79DA3D64AE5780EE53E95D00AC0F9FC0B232B5748F908BAD991E34C1B61DA06D0D463A948F0A22363649928E6A71D6E384B46FD7BE9E6470BAC74D4",
	mem_init0 => "3BF7F5C4B691C882B6EFF6DBF09878BE7E3FBEFC771878410EFF8C000FE007FBE1D8E2FA0410743C7FFE7FBA39660448E187161B380FC388302E2371E3B8F407F3E609F3B39F061CB125B091C077DFBC173BD874EA42893CCF1EDBA60E6BC1F70511D660972D47FDB515AAA6CEED13A4D4AE8BF9C8B1D8FC25B41F205D5F2B94EC1CAE857AC6D29A5F311E3A06227F9F39CE2F01B0DC3C3D06034A1C3F70DD6BE1E24CB96746275AD8F60CBBFC44C1A68229958A2BB8835EA59099E343D89B9FB39A17230BB4F6C5EDE453081E37A65AD4489E671A994650DA8DABB34A83CF140F5034218A71E1A44DCE7A799440C90B1912353C7293F1349E989FCD30D498A8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "97FEBE4CC83F0FF83E0F218D7DADFBA5FF2E56073A626C5D068C76005205A99B31D7D9DE8842EA2C4F467CC5184B8FE4E96B07BFFE625B3479798997E9D4C8A597BB0093313D5A1A9A711C2ABCF5A6234B6267556E20861D79B5004F32770E5CD878DE0BBEB082AACF9A19B8DAE066EF70E182C0477A348486850FCB3D00C35EF7DE4F572239C299C5084A98FF21A07E6680FCCEFDF763C0EF03F73C5F660300003F23F92FCC7E1F08E4E7B9D0C0C0103049FC9E07F864C7FF80CB067809C4671A6E17BDFF87F8348184039F8904009EDFF5E57F61FD821379DE887A03800179E23427FBFC7DC61F3013FE400E7853BC9F1E0FF3F6E7BEE007F98C082FF7E114",
	mem_init2 => "7230E0FF704213243FEE8E19FD897DB0AC060E645084D11ECDC80842F87CF80F08F0FE0731B0209DB7872E0E079DC77077FC60672E30FF870E900ADD2F79CC00F1CF262609FF00C3B80E8039E739C00C71E98D99136B3E73CCE0FBC1FFFFFFFFF8F8040202000886020005550EEB0935795515F0B3428D2B5D493799B5A81C9D97DABB2948CE75502739FDD29A9245DEBD5CABC2E9C993419ACDB43FDDE828EAF2C6CA3DFFEA7D6921F6661E163A9F4BEF0C5FEDD9CD58C9ABD10F622034D750FADCF123A48AD8C2D9294634DAB2275D2C7577BAE660EAD16366565CA4AA2166AC581CFF3080422D9321239D8D89C646FCE8A04FFFFE62A24FA8997500E48FEA",
	mem_init1 => "8555EF9EE407ECC62B417B4832C8DDD24073955F8D5A341DB81DD0C2A6685CC8A211C08B872EA8609ED3CBE4C75417119587F272DD0D9F04DBC20A86ED97BD640FE107530D7EF95213CAC86111E183565E5B4176E02E867A498E231EBA6A0FDB7178AC877CE3AECB26ED27FAEAE461B54357A2E09A90C03C4EDC5C884FDFCF1961F52DA817D29FCFC07FC237FB80006061117BBC001D0BF033EF8783DF056660411CDE82320393F4075F07EFD5F321FBCEC3A10080AC413B479DC550E18982DC1063A1DB16D83F4D079F27C236C91A3C20F7B3D1B1F17F74CADD47E9FA3890D9DBC3AC9F8DE051F50F32981CD9043ED27F3C41A4FD0066C7BD4B0CCA5A1F47E8",
	mem_init0 => "A37B7E73965871F2F77E2348A3E4D4F334A9EEB4DB2F0D9D91A6E6E195DA5CA92E887A6FD1885E288DC3010F72CC13650FBE561D96C8067525B712D4123A99574C026A07A444F127EFE93EEB220928880BE8F499CAFAEE0A9A90D6C4F5C3C8F9E8313B7077BEDF0F07804330C27671ED8E3C0C3E1F034383EC81014033C6F389F891E8B133F6008FACC31138B1E0C3F9C64730B21B59BE08F4047B25F04B9FFFE64B449C9AE77E03343F45BC08F6BB9C3D17954CE186D5773184EE7899F9BCAF455CECC9C1CE2D07CCE21B2347036AEDC2E60AA7778ADCC274CD2AF8E75FE474FB5B79F0A58BBF0FC50D347CF8C370AC4028AF30E8412AF5BAEDCCBA31A674E0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3103A1D127E5BD2BDAFE5DE2F3D1A300F6775CD0847B7421E74B9BA61637BF8021210A514C7BC187289BD11CC7FE03DF3DB8A95DC0C01B1D5AECBF3263FF78027ED826B181CC03E03FDFC40796021F7FF09639EC7FF8C00493FE3C41013880CB9D647DFE1DFE6FCFF9FDC038F00E17466DD3D19179003E4CB369D9E2E1B0F7C43673BF475814287CD24B7E7FE4531264F01C03FC704936AE214EE1812284BA4A97E01C0765D6529570C0FE3014D557504863C14C513359A3B4EC3F76429F43E5623B39BB49EE412E1D29979B82490B0A4148A57231B374B7AD869867C66C748830452D7A699B3A2CCBE5E04F805491ACA34445B9FEF75207CC9DF66D7415EDCA",
	mem_init2 => "7F8FDBF0292E90FB6C909D3B3E4244AE3E603E72899D9AC7CC5BE9E6B80B636EFD563BD8D9CCFBED01FC7F6B8DE70D4A54AFEA915A529AECB1CD0E5F9F0CF7CC9FC15CAC412AC47BF2CE4D0A0059F8B5C80D176502462CE4924AF5390932D0ABD9C7EED62A0D9393552A183A7D76298EF5A568C2DBE62D741D23061FCB9F7EBF63A2316ABAC754DB0EE3DD661FA110E3E877F84C42066DA1D1108BCA039B01F10F5A1B1CCD44725642927743B1CC613ED26A451C7D434700B9F5AF277D508E6B1E69DCB35F8EBFF9A0C2134D0FDE18FDA67AF41E65E9F363F0FBE580C6929BFF7B803C83230FBE344073FC7E46874404FF8BDD3E1021DF7641BF8A0C92F2068C",
	mem_init1 => "B0F199E7C1C9DED768C3F8467E658DBEE33FC31EC3FFFFF624E373A77FA1BEF88CB38607BCF9F9E6F7DC024403A05E1E0073F71816C7F98360FFFD7030EF09F3D817F00BC846139CCFF1F10FE1B12C081FC10D8C057818DCE70F8B7B3D00278FF1D8310047420CCA8627E19FB807A434C5E07F8178197EC46079D5C31078A64001D08E6198CC70498E63DF5F59F400B220612FF27FFB985F81BEF2C89FA86841F61401F71F72757E081E2074C92DF9036CF3A13E047E7B0467AD029FE9A07E27ACC38FCF81D17B0708CD0198756331146C4F157EA1C728B9506F061629AF2449658E95ADACFAC006A68FFB0994E2481AE07E26BCA09CC36783A5846D27BF82DA",
	mem_init0 => "36E931A754AF9AA79A22C218B1CCD756B439EEE0A4921BBB50C98674D360F57B9DBCBB5AC47FFEE965D183A976F86EC3F064BDAB297A96A2DA1A77686A884FCC2495E31FCA6BD5AF8B5DB96C434411011AD7AE3C64FF9FB43575A338F0E0A387ED1D86936823DD43F5C81E39AC66DEAC95F94B0973F977DDD2E802F76B2CBF95AE5FA7FC944C2C7742FAA37A3B8B8DA07A697E8BAF1E3ED76BD7CF82C6A4D7CA143CB5582588F767ADF3555C3FB12FC1F38AF5BB6B9D3C1A8B9C1D96C83FFB1A14A3160119079F87E1827F6F9C1CC611CF01CA7803CE70F8FC1FB1CF0C1F80E7E0F44CB6E1F0061E0778C3F1038619F839003FF03D818FC3FE71FF44C1027E03",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y12_N30
\aud_mono_1~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~63_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a90~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a122~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a74~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a106~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono_1~63_combout\);

-- Location: M10K_X14_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A72833D8688C33C1073AFDC714D9D5B31521C4D776E48CB19A45B697D4000DB58132912A392A8CBAA77F00810C700584DE819620CA3A0E32884745F61FDC5D006E06B57C93CFF92005B0AFF8BD4E38DAB2D37FAE25FC6155EAB7D3383247E00461CA297F3443B7DB101FF82455008082A2040142800101110000008010020422201010000A0104A01000401A050004032011008441043000028080804040000A08090000008008008433FE9040007F0020845FF7BC93FFB4B1C5606E04A1BB822EE671E75100CB628B42EE9554DF60415A07EE9ADB88824AC6A4F5A049B5210E8ECCC33A3AD737273B3590A2EA5DC62593313EF15A71212400C21245EB53703A",
	mem_init2 => "18AAE150F06B7B25923E4D3E178AAAE6D012596398CF7B8622D106FD17F2DD37485C678543BC32F1735822919E361C8FA2519EA608F5C0576A85C81AA5CA4AC64013FC6AA6C24446F2DA5A05A21DDC447FC09A8F805853D811A489D0CC3FE950DA2E195A2C9CD86E91C245B997C9881399ED87A16380942F040F43CFDF210DED4437626BD493EA6647169895B7B59338FB694DB9588C6489329FD39A56C0A40D51862130C8B518CC19C488798D98642CEAED55906922F6F74C35533DB228768E7BEFAF7ACBBE6438090387DB6AB1B4F63F45E681A8527B0211C660170F56F36C7561A98A723A37AD2F3C3B194A563C51F6C35BC68BB820A6F8E60FF962D0958F",
	mem_init1 => "7A5816C2302A5F60FFDD4296B44AF7DBF01A8026F911CDFB896FD5C57927180B3EFEC6766D9E51952727E044382ADA5381211D7F7CB42037A9FBCF2F0673DB3A33D319EBF34129770BC5382485114E87E4D9FBA3F2F9D0357D0B61FAFBDDD92463ADBD50C9616536B6D0D09C4ECDA53C57A84C404491A78C1751B4320A41237508A80D1C714995EAFB95D3C7CD83AD7961094608056F642CC685805D17005975E6A5AFD725C1060D8BA85E25087F3DA39E3B476A5290BC355978430C15DBC53FAC457D18764DC66A2AFE8D1FA5DAC418BF4B4F46958CFC8D714C25D9EC8505986AA93CEF94D88E91BFAFB0C22F61920C4DAE92568BF1A68B7F584EE7DEF6309C",
	mem_init0 => "0FD4B5CFA3E4B1867D919F53ED5294247A7678094546B33BBA6FA7330DFA9B6E804F37BE75A8427C1ED42E4E8A10C55A5D53C18D61B3DB037EDBFE9E8C0206D3082737D800ECFD0C083FEADCB94BA02B3A21069661ADA2F14E19A48D848C50E990EB5AB0119C899EC6C810106F7034436A90834C7A4346BD3946A3491A39D9A9589FBB88E2044D69C3E6FFB28CB5D263ACA15858688CD1643A1D31557F178BAB969BF7EC9C5FE800757BAA5CE48F36073F44408147B4F799EB743D5CD5260EE062335512F9ACD762D7651415C7C5B2899CB70B1FFE4EFBD5C6E8981B3F341B9E2E9A1E046ACE095612017A8B47A3BE1631C1884D93E318A0A66916B311AAF3FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FC5EC54C865E3D3073CDBA51413C48B4D1DAD50223B68EC3B14DA210FE68662EB9482276FAC5F4461817D01FD86141EFBCB406479CC121968E7D8E61A8BA041DD93927072C7521E6B6C3E3CAACDC2AA68FDAEBB117171CDBE3B6DFE2CFC29DD9260C5BB4D1D1778064C12787F35A5921002ADEB45E9D63C1CBBC0CD49FC11408569244B45AB8387E4A588E83F2FB61A8A9773E3BE83989F3C936744112F41DD973CF23CCDE1BECA4F28D72A06A5F38BF91B79F495A91F0B71DFDB9B1D3C91C6B80A99071B7C7E62819A2C28605B1C8C41CA69FDE1D97D49656DD6CDAEC9B74BC3A45BDB9351623EB6D5AB9E044DB4B65304E07F8AC7834346C1A1C79BF6BFDD7",
	mem_init2 => "47EF529075CBE7011EF2DA31613055620ED856D65E94C1E8FE430BD5A1A9C976A0CED20B9DE89C6C1E577F4A5BB254F95FD6E597DA5F0C18E6225F0D46B54F114804BED5592BEB6A53826123730AB307A7435E2937320FE9BDC27E8E309A330B63EBE88962281E9D7FA1A42B8503E86BFC57A5584F3AB16665AA421B33CBCD330C525C458133C2E89C4B5E2DE655D089499BCBF01BB9C1287901003373658EA4C8AFB455D12F2E845FCAB28EFDAAEB9491D412E948DF84722CACA2E25D5E62D21211E642FB7498AB5566CD4A441BA58B51082F937FFAC648ED7F71CBF2C6A06F4DFC5B0983AED61451C357EF0682441F65F4B8409F321CA2E116AA849AA5FE9C",
	mem_init1 => "69C0995C8DA361CF97DED9430A767E496EC940D7566B86763F05CD62779742F16EC77C2CCCE3C44B8F5A6CB5989FB6B87E4AF32BD31EF9DADF923EA42F212CC585A7D6C38717FA6CBE58C7D60FC5ABE84AD505D582E588487B19A4189B12E0A5630AE93F746A5D09F9F81FE0C4404EB2DB6C65775DF629AE75DA2009841CDA7C8EBFC0C16D7A402F12D94FEE05FFAB41FA525F9FD31E5CC079257A0DEEAC01E949630DB4B72B101B48057775D522BE4D101D6CE31B6AF8E2518BE308CE916E2988548423C4A1E4D2D1A38BF60E259F40EABF4CEA68CD9EFA5035FC28863EB5164669724E1D64A946F8730DF5330F9A898583433DF60C8E986090912A785FAA98",
	mem_init0 => "125BB92FA91304FE00772E1DE7A2E761B823F55C2B40A6B04F2BF20DC1F993A4E3ABA75CB8D849DB03D68BDD1C19C6D5353CCAEFF3C1E571F06DE66F6064458915ABBAE8ACD0055D1A50B460B4FA26DA5A9D00BD5A1A53EE03013FA3256F7839F4361E070FD3FD625C8C9063D9C048DDE0B312A0222506A575C42E0185FFCEDE38A59204606C5E9E4DFA3C6556C77FE15506A746BC2D892C3193630FE31505A9E7A47F24D3DB3BD0AE32164DCA0545EE081733DF4C7F2889B4876B7109E367BC8C5C9FDEFE1F1760B6F549DD7521E5A307861F18F9B6D0DC412543BCC026AE27A69FE010B2CAAEDFFC86F492DCEB834E20FDE339AEBAE04C18C30BEA92E700BC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1C3D93A6C4A5366B62D907699CDBFCD6065115BE183313DC5685C7DF53FCA7AFB8F8E07F49750A5B79465B5CBDE78C0DFFDB8BA4ED7C19C0ED00AF9F28CBDF9C93E8F4AFEC34005D8CA1EFFFB9F7EC1B50BCE3C975F69939FC09EF8C2DA367AF0D281C37180630209F5ABA1A7C1403B3EC38295E9FC136E3EDD42B2088436E6AC5D7FA70BFBE2F52787A225FF7E093DE28DF017CEC8102949144AEB7A5E52080EF2BA1D9976416DF95498FDDFC0EFD00FE6FDF3224C0058042FE0FDC12BDFF1FFD9FE9B814DD76A341E78FF5C3980FFAC7FDFC01803BFFF826FE07F003FFF1001827CFFFBC0001C3FEF2FFDF0028484F8D811688C20779374BC49D887CD30E3A",
	mem_init2 => "080F6A9EA3C8201604CE15D2173652B45F0279FDC31B1EFF0B541FA93F91DD0B7ECD30E778BFDB788433465B271F922E9910C9F46E4037E6782AFB9D1061147F70DA777647C641E646C5C5CD62A700609D29B6B84B3217C4A66AF10D445A311618784C9714540C04D8A73260A0D363514FF0654D2C80012329DD844C81711D99F1E72DED7BB009B3890C1C3EF954DE5450DBB781FC03F00000DF80E71C07E8F301E0741FFDC7CEBEE6433E0B18F001099DEB334DC03F768DF243DDF72EFD34447F8046EE33C98FD807DD33D9D5BE608B7FC0CEF5C42F10D01F901C27D882C37A4B6EC8905EFA6B657BE56D8C4724ABD5AA230AD82FF33521FB68D33263A3C12D",
	mem_init1 => "7E206DA220A248F0048C24D9C77E80F58787F9F7179F51E1573E32F3821C26E342DE34E6B50FD9EDFC1C7B66283C7B93DF2CE027013038DD8CAC697861D8391BC07D5D3FBBE0A434262B3FC3D7E46FFFAB6512DE903C5BB7886CC2ABBE35D60FC7414790080F6867A25007323D09D777D4A8184C56A9BF038F257A2E5FAB8B15D77C2CB5D39089707AFDC0F0EE0139FA8A4D0D24A3291B156096DBA252A73AA362C93F63995DBAA05B10BDE7417DB30507B85877A0E741A6D538B3D79DC7E31A92604FFCBB86D107984ABE706944BF791B97E0178FD760A3D2C595F86DD8C0A4D8AC6E465C82CC00ADB9F8593FA0BFA9CD6C1DE93D3192527FA5D0D3BC8B9D5C",
	mem_init0 => "25A192E6821F8CCD185E298E28E22B069DF01F6CA729DCD7C0D4A446DE3E595C00C9899F8254CAE2821058BB53500C671A445CC5E3854CAC1C192323B4551198ED2193DB02FD4332BBD5125F35480CE24AB70FBA03B07EEE4450A2A126B0C6045FC5644D9587C2E2B817F13F6600E04833FE307DC12F1C250B34D97AC78CB4C20E8B9244DF50ADA1BBC9FEFD8921660381B480884007C3345DCC531AC349EBEE69912C2E9AC61A12B33D49F71530E7C05184662645B90DC9E1444054ED66B7B207976FA16E069483A4CA507E6B1B5332881BCAD395355A6F0CC52101C2E55FFD7A2FD9334E79A685EEE4B0CE7EA70CCE58A33B42D144DA994A2545A492DDBD10",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "EF9D153249AA2F64173E63FA170B69DC48123E3BD574AA70C61742DF40FB7049F841A8009F20C1BA3EC4D295A2E6847FB66C3371ABA102800A33215FA915914D981D74D1364B60F0C03F606AD6C84D661B7CB43B5E7E2CA58DF024A2381D428794A4316C9CA96E2B3A19BAA4170C9A61A7D389DE0A8091F120F2D5F380AC1449AC9924EFF47267DA655B6EB14AE7318309F8BAC3AEDDF399E603931BDD32D08F8CA1DDD57A8F5B8F75D4E3039F4DC8543DA2B787A4F461BB3654BD06D7CCF9CC4EE0987F0E1CF333B704BEBF1DA1ADBCF06B8AB03F89B1550E6871EA3622CBA1C9FC125AC9AF69526EDC900263EF20575DF9165DED5A8202CC0EBBD4175E724B",
	mem_init2 => "3EEBD95622565EFE86887F84D5BA34410F793377C852684A7A68803EC92CFF9E760B9DAF72F7C11A898216135075E0637C6B02D483381872CAE971A739A2E59CBE9F30846FE66E1A94F9A6DE3A8745171B7DB1E7A94A93D137E0CFEB2DB71293BB23D6CB25D73AC2BBB32DDE821A11DFE0F27680B4E90C1483E4824245AA594B17678A60413288E468AFAA239C96EEAA21AC054A010C0818B2187B4A588BE86569CF472595C6BE0511A63531F6A6B34938CBF51C357653581CA8119210756091361C783269D9FBF36420E788F426628227064AE2608C2B0886E12FF47C8ECA8061C13B1E0577A30B7589BEFF67D8935F1B6281D5B508A5022690F236C5FAEAEB",
	mem_init1 => "A6E651BF64F86C8EF4EE06CE9D5372F92B71E9E73A22B9E351791799B5A0B6D09129A759D53B1EBB963C6BCE3B425D722A012CA69E951246A31ECF34B5E387721875A02E2AB3C61FD65B07BDFCCF6FD7C16A253712C43D9452BEDFF69E8294CD48DFD37C56A66F84B8D37D7F84DC830DD2820A48298AF750CC4EC7303A62E384DA670E725F3BDD3F0266BA8E748FAE1D6EF3B08BA5EA935FAC421DC2904930D71B9645732D7DE6A66F95A19CBD5C87467470F2C337F7F1BA975BB8FD75AACEDDFC8D7DB0DDFF066E3CC0034B4EB06306C0A8DB8A38EE780CC1F360FC8B5C7DF98E69747EC00769B39C700EC3384EE186410DDA77638E0E20C36C80A63C5BFEED",
	mem_init0 => "FF8586EA80E7348F9FB0B1C8750E048F02A8104E18C0BBEC3D8E01839F0ED7F0E0C7FE23FE3EFE8300583FF0288C1367D7CE351DFA87448CD0E28F766C38BAE93951005DB0FCDBEE8D41155B3F2EF06173D8FF6B22B7218AC0FDA5C180FE0778ACAF93975AEA570FCA2E4E5C191AFF587AE7F12C84C31FCA63E87A6528039ECA7A64CC0E24A6E8BD8B7594E38C78631978CC2BB50957F4C0975C2C51AB390612F275B637D55FC0E14623FFF5B61001D4F36CD70DB47B60AB6C21BC5EDFAEAC35B074057CF9F49CC52D79606E0C26D945A872576B6A9B37BF4985FE06D4FCC1ACE0D4DB3C08940CCD9991C60D9FFF6ECC007C9414CA36E460C9DC7AA0978DFB57",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAOUT_bus\);

-- Location: FF_X23_Y16_N31
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1));

-- Location: LABCELL_X30_Y16_N42
\aud_mono_1~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~62_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a218~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a202~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a234~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a250~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \aud_mono_1~62_combout\);

-- Location: M10K_X26_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "73F77C2FCAD230953BDC1D33601D655388F07168071DDDE6D6F2F09A150F5F2D11FD8885E87EFAA8A45A4AB65399418EB7CBD7150BF29B5F4F88320ACACEBCEEECA4CB8A0D3D3F409352D5C3EB657D58993CFC580606CD51E191944AB5AE6A0060D8183AE486C54552319FA063E29CEF2C4C938E4BAC160439C23BB8F4CED44A548D888179EA3C56A2A6D8EA59B4288F2FDC7804BA72F44C0B04F542DD088D90DA5393133FEE802321760242D8CFAAD7C50EB56DE97605CCBEAB22C51DF4D3CFD09DB3EC349A23B7EFA225436A22BFA0D304CF50A5173DFCBD297DB7A8DB618D3D7AB3D7982919F31916F347E817C479CD00F5A76F0841C38CB04E87A80B3296",
	mem_init2 => "F5807BC341D051FD6D62276DA4F2F09EC0C010E64EF468BFDB9B6C1F89BB65350047878A33F352D1E6BB6E621C8BE50DA7E4BF69963E3EE8A8A99ADAD6FEC79216F485AD216B48C22AE9F3E511C741E317C10CC1432848C20A2C9AB5E96D2A58D837365D5D177364DCDD3737ABC8F4B4954F6593B924AE89A2A9E98C7263191741D22A8CF7508350A39CDCD832F5B5955DD929234E02677E99D06978EB3222E8974D65FEBEB7AE25CBBF931F97B416FAC95157AA129DBB229724D2E4FA49AF51A57B76AD2C6F546A1B399FC9C9C4BDB097A7B3071F931A6E85226B8B625D167BB2B74A269178E206E43CAEB9C8E1A05BCBDD1DB391378F980B87FF8F300D2B76",
	mem_init1 => "F4CD7C50A6D2DDF8DDB08C62DE90B621D63777A36D95C9D9808FD99B1AF933411D6D2F4A67AA6616267078E1E24486375D556F5B47DCADED150903381FFF3F4450D6ABA59556DBF34875EA87311CFD7B639894250ACB15E4736B6588FD464A824882B902AD43AD41244166C176E156A1D6A19FA09F30BF70AF50AF504F585F8857AC57AC77AC23C42BD62BD619D215D215D315D215EB14E90CE98AFD8AF58AF582748772C572C53A442B5AAD5AA55AA548A56D66AD46AD42AD42AF42AE12AE910EB54DB45534556075486758E758AF5BACD92AB533A4B566B5EAB1AA5A9A519A5B95DD66669FE219E30862108000000000000000000000000000000000000000",
	mem_init0 => "000001FFC0000000400000FF00000001D00000D000000007E0000000400010000000000020007FFFFDFFFFFFFF47E47FFFFEFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFDF907DFFC1D7FFFF81FFFFC201FFFD8000E000000000000000002C0000001800000000000000000000000000000000000000000000000000000000000000000000000000000000000400000080FC0000001F4FFFFFFFFFE0EFFFFFFFFFFFFFFFFFFF40083FFFB3D37800000EF10500A020120000400150018001541080000001003004000100048028020000010080000000048885094021000202000080204111050000100002100082008102000002002001024001834520A0105066",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "5F601FC3C50766DF9CCCFCDF57E701D236AF3FCC56DA53F18D71F72088F4C8B2933AE5FA085709154765A0113D3CD1E9F64165F03320C14E110E34C8256BB6CB6A5C6EE5248FC61D7F62FB43B091BEE91F50C07A2435619806DBFBDCA0188A9F0F44AC042C2CA992138121BCB2FDBB281C34AB9F1C6A43845D7FA40248311B0400D0558E37D75D11D7F60E0A9293DFA6679028D7519F48766CEC661383C02F67F305C9A7913DCC183BDBBCD8A634B8E940A3FDD347B15EFB08253598F8C0FA0279373225EB0F57637A13DF03813053C488AF81FBEA1345085DE638FEDD5155019EF4AA2FF0E34342C1E4E20AB7FF974DDEB8F2957A89826EB710A11F6D8A95FF",
	mem_init2 => "B4D7D7E8910AB58EC759A353CF805FADE1A89AAC5CA9BA4FBFB64464C86B1068177EAEEE1FA8414B4F23A68EA5746B0407266D0F37162C175976ED4A4C5D3F77A6C7032B0363C4643B17375B268B33A2CF8A3607EC895D582056F8EC982AEDE96C6D0B6F43900E3B0319B67EDADE1F9BAF3A596F0189BCD2A5F9193F31BE51C9BCCF3660766BD02C5A54A3A20919BE9A144670BF1BA7D84CB3CFE2FC19781E589F37E1CCEDE79F835B466351BCB162F9502568C7BAC6A5D6F853620DDBE723FAA9B2C327C3FC1411DE52C81C0940A1533DE5DC5E115334A3EA2196824D2C9882B1F659CF4EFBBA1262100F775576B6AEB982E17406FD79916579452C9CFB1119",
	mem_init1 => "0E7FB9CB4FDB0029CE5894AC0086F0720966DC82B6F88F4F80BBC3AFA5921BD21D11B1A0457597D674B2822508A3AEA433B53F1F79A4DF270254A45A7AA87A7F8FA2AA6A2831A119BCA505D0040334BF85F04B30AF677F756986F609BB124FB845104A9ADEDEDB5FB87BF20B3427F30296AF72605AE4AF4D196C4575CC94AC68341C70FE5F7851937DBB5E873B8D5EABFD595A41B248D150CD2823C501698F0E359AA0973250C352DDC8408DD3C41FDC4D231924D7A307732B6A88B705F16C8174BD6B8BFAEE753ACDF0CC408A3C2CCEDB44A1D348D50884B5AF1CD27487C34876EDBE9CDD6F87C2480B6414E6703EB20D9CF4D2BE7D3B00C1B18C2260F1E0F8",
	mem_init0 => "08D28B0D9E32F0C19A8A7D59F254E45BD848A97CD06BC3A5661B626DEBE6C68732D4E43A320D104ABFD7ECCE650C687AD360477675B4BC608AD5282A6D8B402E0CF3FE007FC60F9700FEF9BE9F8FC060E00003FFFFC7E40DE7F00E18F9FFFBC0F81100BE7F3D9ECF01FFFFFFC798379C678E13E78FFC1E7FF3DE3CECF9391F201E047C7FE38F21F7BFCF619F4647E031F22363F0723204D192000FA79BBE3E3C4E4F3F9CECC69C30E47FD825773FCFAB25193CB3F15FC8606D0931ECAC23D286BD998673E6D93A040C3C5BD66C55A0398FC0BD4A65B228992D7EDB3AE896E9ABDAC81046DA14030E0908EF7A26D60721A63A758E2C6DF01271BC3ABF084611C1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FDA73751169C9A7E5834EC9C3C462F767BCF1D27F494C15B5D861E74A76C863D2A776DDDBA44E7D5154DE93B73C405985772BD2EEC7BF0FBDDEF164FCCAF984FBF3D0A4782C332F7698C03F31BBA280A5FA96138F2C87A646CE31928B3EC0B1DB818EF4FA06CB3023F207E7D4B78E9F6064C97A064CCFF89811FBD30C9F0319215E2462EF03F6098C42C9223A35724F90639D40CD79992D42D6BBA2B9348D1B86DB28CBF45E98730C47C337F3DA8159BEC5B60F697B92302D480A2F7299B1210B7EFFAA54CD12B2097F9227F5DAFEFE3EC3971E5887EDCC4B1D3469DCC430997083AB37FC0A8A846C07015DCBC8219FDEAE583BA6CD6EB3DA24A4CEC8316A405",
	mem_init2 => "0FFCEDA685E13ACD8402EC444A5B7600996107F8D91E0488D02D085907FC14CD2410C25F0EFDE1E78729CB4E8FA0A0DF364A81137FE1DDEE3095A2F144BC8E9E0D90733D5C8E1180CB8648AC825FF701EDDC848670860E530ECC7793CB0FE48E89F579CF92C70949499D0ECC62322BE5747B0FECA911EC0398C62FEB3C7D200E230902A351733604B2D72CC6EE31C823F182DC5A864A53BD104834B1C8A9D1EFDB0B6FB82751BB262EE55018E55AEBEA319A1AEA9366C921C343F1B1AC6375A38076E432A6FDF604FD790FDBE4114CCAA836764EB9DF69FC7CA710F691E5E9E855AA8C2AB23F83A221911A5D6E354291CBFFF4976A094F0D92D5971125DC53B6",
	mem_init1 => "45A8196F00CA361AB38B4E8004FF800FE01FF870F983FFFCE050600DEFFF061F406FD3E2018003C17CC78F8E21F274E466C4E4B80E7E4963F9E71D88C5E531E7EC79DB3F5881E1D03784EAE0E34720D7D03C9783E5E6C773499F00240CEE82624159207FEE0EF38D64A6BC4DA0FE3D0D9E7BED82C0482C25E1465FCC3D43BFA0E9D6B5BFCA98BE67A334EB15C6214A85FFF320ECD7A680DBEA995FA6563B4B74166B3CDA6CEBAA8D2FCBDDF774435CE2F7266A5DD187B32B8813C5FDC8DCF36E91D48558D7F0138F9C2C65FFE9BE1BA9623FA88C2BE1E8BE146638A442E84321471FD66F7CE6F6366F83F381B3B71B7A04CAC2517B64BE074C2B09CFD27EB5F6",
	mem_init0 => "5A04794EC348EE6BA0A2C8D37DB3AC6E9C81DE2F13ED3B678D58529D3AE9E68DF685231DAC99805DEFEDE149F818489FE90F2A41ECB9C607DA592FDE2770728D4B2C17C53AC4FACAA8F9DB16A20E49A5381DE806511D669BE42F86CE1A95608B8065D61A4C73CDCB87BA66D5DE091B054729A56FB9B68C0539DA7FFF673C1970AAD7C63E792306FD466AEF36F70401D1BABE35ECA9A0305EE32713B9C43EF2540A50A211753F15C3563471D07CBB09AB0D74E14A1962897DC0DB1A350E1684A774522EAB21C395ECCA5A592168692F1407E26082F233CFCDE1790EC9B87FFF80C0990C7F8C47F1B380E6DE0613CA472C1F3C64B51868661FD89F9947250907E9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F7CC87ED4845B8013713BDD8C8F04A2B91349D6120889FABD783FAC45E3CB7FC106767C834EDFD00B71077B02C12D51A6A865AAB71FB986B266B3E1682D0233C056A51DCCC8B07743673315DE7359C0D32B47D8C3D4D89E41D39FB90A5D4D696A427C573E4C59C96B015A9B74C2E86012B8E401ECF5050A947CD76AC5BD556A9DA0FB0E9389989798A80B10FFD8633F480619347E95A149B1A68C1988513A78C3F79AEDF0BAE239515709EC23B2A8F1B6B2CE1F9FCECAE0042B8DA5FF0A9F2976403C376C05DBE24BC8E158644F254A2A0BFEB79501FBE2F1C0C5910C8B9D2FD0E5F349DE3E871296CF100E209D29486C5FC822345E8503253646ABB2E714410",
	mem_init2 => "555BC216800897708F69073E8F260C5AA00DB480FE344D49D8CA2DB05275073DABB2B17DF132107036CB16C530D5F0C72C26D219579EDF53FB5A4027B3BDAC05AA7ED3C44647C123A78F66B0DBB58845759D63714FBDFB587B1133FD4BFDBD83D5C29DC0886D755C2E9358717A7D11F43546602D68C3E0ED8AA069423659087174B9DEAE6400AD392A65EE388756AA052DBDE076347B241758E537EA26947AB4D986B2D6DC222160904690431FA0F794F5F99203E760DEF3AAB99A109DC443120847912E2EDC0F9751998FE790665C3342B7FFFF01E9C836EFC907D0F247254572F3C55900B91BE850FE4B6F4A2C8F268A5D85C0930AAB7D48C7A78A695B275D",
	mem_init1 => "74A224EB9ACC88CD3F03C20154D52D1476FCB5EA4E401FD116AD22208E6FBE86FBCF8469B14D4F1043BC2352048C66EF4FFEB787A47543019AB835FFCA8FA15EDB5BC9177667CEB26FD92A361B77C841430CC7971DEFF67846DCFCD58A7D00DD7E002E7F76DE283B4D1D4C5099E602C8F0143705045D6AC82768F63EAA82884851D60BDB29CD2C63ABA9D14293DBFCA7066904DDB59EC833DB089C9B77E27FA7110BDE2D37680115800DED601640B669033CF799813B9FC3959D52A247181389A908D797562406FA7EB8DCA938D28CC803B8BB7C1170066A804DD87735DC9CE2CEE7DA3E4AAF790A9E8276799F70056E1C2CC44F674A6A17E79D4632F364E071",
	mem_init0 => "38C629A464A6FEEE34521F3F83C72A52CA962550B58FF3C571DB50F24ABCFF05E770E98666C0ED12ED1BD11FFC89FA0B40C65C9E29864C20E585CE52DD0B233FC1F7FBC48F5BD9375BDD6745ACE372D5FB128FCA4513819580C75F4F13EAC5BF0E901C9190EF4F7A196C5886DA0AA7C510F5BCE95A220CFC71DBEC44D4FF75FF076B754594B0D253581F77FC1A4E797F21A5DA28094E7BF0CF380E0F0FEC303D1C6039E7E0401BC9F8079FC039FF9F39069F891F3F3372CE7FFFF8F31BE36B7233EDEB1A39F71E1FFE7E3EC17CA37F03EC1219B2CF665797EC1791DE5DBF381E756CA6DBB6391380F81F3A5128B3F992A04F9C13E338FE9D124E6A368EB77054",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: LABCELL_X30_Y16_N18
\aud_mono_1~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~64_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ ) 
-- ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\ ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a58~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a42~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \aud_mono_1~64_combout\);

-- Location: LABCELL_X30_Y16_N54
\aud_mono_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~65_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( \aud_mono_1~62_combout\ ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( \aud_mono_1~62_combout\ ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( \aud_mono_1~63_combout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( 
-- \aud_mono_1~64_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono_1~63_combout\,
	datab => \ALT_INV_aud_mono_1~62_combout\,
	datac => \ALT_INV_aud_mono_1~64_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \aud_mono_1~65_combout\);

-- Location: M10K_X14_Y39_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "2D28A8C5801EA7073047354F26CA10570D7DDDCC89BBF0C5D455AAFD0DE5F9F9E1329AC3ED71F8AF7F664E1866FB58E35452F07FDFCAE082FD9EFF156F1D84B3BCC3290F23520E0075624706B5F97C94D5F365F0AC1CE3FE75AABE3EDE466257AD6017DE71D0AB0A855D2CDAFE224CEF57E97514FDC20BD3AA7195C0347DDBEB52CE1F6A3C0E6E2A479414E06D320784151AFC1411AFA2B72C44742E2F4A85D9691F798CF7A9DF2459E9D0A238C396B181AEC38F334F037670C94B7955FC5E7894241F5CA02E0EFE144557A0359BF161A040FF903EF9B3DB01A65A5D6BC21B166AB15C78125826FEEF746CC873EF141C2C25028D1168D10543EC9E848E301D05",
	mem_init2 => "89DFB73805FEFD44BEA2DD73C8D758AC121975EE9BC8A4EF5E14DC35335B1D0A9D3E414D59C9D9E193CDF58D3DC67B3C99EAF95D466439CAFF917680A2089BBA039F4F0D14F8040502EC6269D7EB3E9957A12750E4A636972186A001A7BF675888F8C8C58BC46AEACF5DE5F7F407780D75A7D9D59AAA322A4DC104B0CE66CE069988196940A7A51B7D5743238C5C7DFDE1407F003E955B1CE5AEEC8C99C745EAC49F07E0FD06766B1229DAAA3FF9B9CAF803060A273501EBAE472E215EB57AF549360095CC43849154D209D245144763E8C563938CCA633AF79C386F170CEDE153881CEA72FBB6E6DE44C32ECC98DD26BE146F68CD46B22CC2CD8AC8E54D7465",
	mem_init1 => "B720FD30630016DFB0F6F0ACF42F44DCCA12804924EFB3272F9844E3E49FE341856A8480B740559ACA7F22CE7B0CB0316506509BA4E73AAAE4A6728E0A38A0BE3094C0CD8CE3FB601AC62BE384AEC7B29FE1A882F01255E98514995C1ED17190687836F8A0DFD65170A6DFEF62036A0BAD8AF389AA9282CDB9CCF64F25A536BC904917F67A0E0E57388C659FD99688FA985915FDE892085C4F782CDDAE9314A1BB77A6B9265CA19D20F81FBCF1C1E94B8E6FE65957D040D87B201EEC4B04291890222305477FB930A538CED60B1851F5E0D7BDF2DBCEE4507C0EE7F1EA0EE8EC21280A4FD24F62D61C357D339ED67754D9856FBD387B6C91EFFCB03A92B06795",
	mem_init0 => "07A277DF7D02C51AAC8B28AD7DE8134FB62C96278962DEECD07986759DA1D00EF006DA71794289DCCD04AEA5BD025EBEF5D810D2E6ABD4CBD4572794A48074715B2AB8AB2CCCCF61C1A29D1D63D043B01F445D330708A0A6664C8327D267284E67A3289363DD916E273DE17C51D8C58AE791362DA33B12BE5C0EB934FAA523549B5EEF25171C2E1C58749F7A02440B9DFE98A3E4BD2620F794FC49DA80C260A0864D9617C9A62840B6E5F8D10359BDA918E17D0D4C939AE3E67DFE78B129A5E0F2186DF6AF9844526998AEDCE975487FCF58E5133194F6E674753C1D918AFC60847424B5D25A776E27C396B0220FB18AC8CD3B94ABD0469F8142043456756FB5",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y50_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8091EC7DA8F4ABCAE6617DF76BA004CEE935930A8E85FD74CE304490FBF93BB52C1C20B39241A2F90C711D04B34C649B1A200322B9CBBC7D6928F7DE992322C48D10FA4D7F0E6AA66AAD2A173BB667242C59C7729F81F7609793C587187A9B7B15356E298F892ABDB03D6A0FE88BE3C16F8E2333EB33043AAB0F603C6AD192E58DCF9209833E37865B61B75BEFC203B4CF8AD7C641243A86455AEE30F9DF428726601938ABED001B37CA8474BE73C52FE5FDC9E62C60F0BF6FA226FD2355DD76EA0C9699511ED0395B7A352074BB076F970F87A859CCCF4B646FF904C50E863CC5B8864AEA19B32F45E6F9A2B2829CDDA0F3C493A99FCE753D07487CE6C9820C",
	mem_init2 => "0A9C07BDF34148FE6ECD0E2180DA3F7902054036C0283E8B8D6FB55A099A89A1AFB295ABDA42F229DD1F3933A10783D49A1A33F00B125AC903BCB5EE5EE490075E8520228294011284EB95708EDE335746C1CE8550666C6B9EB512C17BDB498ACDBD0EFA82643971B904B2BF13EFF40D7B796F4A7E0D0BDD32B0183B88687F47E60E9EBA7E78A6CC80182671DBA0E3C38178D737DF8C1E46501F269075343C9FE13B7F003FEFAFDD8FDE03C1BC0A7E1A4CDF2713E4521FB078FD438F686AA8B13A4D9CFA13870B8ED18EE990CD83E815C5EB25DBDFE774FD68714936875A1E77FA0F1A5C1CC1DFBF34FA01E11D6EAEAF37BF246624FD5AEE948685B707D5445D",
	mem_init1 => "A22D538E26600AC8139827FC179F8F619A41E084B3E795809968CADA6E7AC41D8249D0F5F24EDD6CE8474D41F003F1544FE68CCC3C3802ABD932F28DE4378E2244C2B8A30BCC4B4C1CC8A0776E38287192166A52ABB74C9D904AA123AF5D2E52A1AD4FEEE8B610DE0C9C1F8E714401D7F2BFB7F7FA1E65C2DF3399844E58CA72ED3F00B9742519FCF6705B38D32D6D226F9B1D79AC92D00BE387B50123EFDDCB392F1A512099F1CF76E4268239E5FB6EBC442F64CF75D5E6C268C71241DDAB208E32D875E7A7700124D647C30C98E2A4862A6F50B0FA65D22660F8E4F82F12117A7A27FC759B93E54F1CDEF7030EB31979F66F87D59828173D9EEEBB6B5DDAB3",
	mem_init0 => "79EE598254A1B4C58603DE05378B3BCDEC4AB53B2C1C5F60A1C77041FDF2338AEC48F0E8F52D25F0FB2230C4DFEA1E1701BF9E6983934100F0C0539ACBBC41DE1EC4B023750179864C6380F374B1E0FAB1338F16851F5544EA2911A5C7537EF5DDBEB5E5FFF4C61A176BA88037B8E7799F21B6B148C5036175760BCF47CD16BEC02022352FD66BAEB8EE24EC7ADFD9286C668744217532D338217A471844C47977AC80D211BEF21A2A26F23FE83094D6690FB494E70306107F33A7A1E5B50582F9437C46A4018693DBEA31C71D092DF0A89ABFBE84EB9571667F0D21F8EA6E45FF5A35ED0DF21105CE1B4C3F8E2E6F27F90FCEC6305AC0632EB682FDABBC7013",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y41_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A933D7B4152A9AB70BAA2BC43C69A3EAC468115CCD41571C8442A6C63208168777F48CFE202B7FB29940526886BB3A3FE6C476FBD0686275F8C8D62672C17FE9B6299D5B9E6AD5540BD4F6C900C83CF84A6A880BA5E435F57B3DD6EF4046FFEF58667B077F5A16D1C41829A15F5DEF5175C77E0D7C5CB54CAA0AA14AAC2FE1D5F515A4D87F86DDB8B64563A46F6066399EBF51571DB9031D9C2033AA1FF966BBE19E66F10FFB7F5B905A1E65E206CE4ABD9EC4DB964213E078018135DB88D161185CB7C9C537F626B27709C25341FBCCCCEC8474BF3BA965B78982465200B8D21D9B00F9819B5E890A90B64081090BA7DCD10DB45EEC8543D17989ADE9DC0BAA",
	mem_init2 => "81AF57D4D5DC4AA22B6E3AF52B0FE6C5FC2DE60A0FD9601E3E8DDEE618994D7DB514D9A1E6EA2F3AB49D4969775CEFB8CC40601B3D981016439553D30E74CBAD2D27A5D0888D526E25E533016645BB6DE8B0615618BBE37370748D93AAD247D0B9C50A45713330A69D5FDE9F0F6F9C83E2E4F2B228A9BEB62FA69B8E8D67F8442EC811E7D056F6B3AEBF49835A54199B66DED5CA5DDF5E1B8A5674F85E725A98254B8E8854FD5A2F6FFF031F7F238D3AF337326F1FF691CCC2ED0D561A3F00DE31A169E6888F6E6F5F24C6F978FAE0C276B0B74DD628EA66337EEE98B9D1B0AD5ED5D5F64DBA44E54592A6F7AA857AB2FF0D63401FC6EE4B4EE6159E68610649",
	mem_init1 => "297E0FD5B86039303CBEE5A051474EAB708C3396A337B101EF846525DCD14F1DA64AAD6CDF9348A378CD52820878634FB341A954C5E2F94479058D0668EE1AC7199A3F7111DC350E6DA424D88DED90FA06ACB2AE6E4A61F4A5CD2D5AC17B827CCB62405F90BB889FC4B3B761CC707BDE807A4BAF79BCFAE748DDC7E43BCB76788EF701CB1F311373A1D43D0D03451E4A75FCCF33C6325FC6B889DB4FDDC9A8519BD0A11021E9EDAB0AD87F7AC7F3EB13945FF110CEA3F7990F5DA73729544F2A91A70643E77AFCD078D545ECAED63C8D17BD0D390BEAC3E5E88A032F3DB699112ED9CC4B12ECC9A1121266A88857C02764E58DED00AAEBBFADFEAD7722DD4A9D",
	mem_init0 => "99C82298FE02F43CA8D682F6C594B7CCA9EFA340F65F85B44B92E0E8A011D76BB006843E3C03312588EFC65717F6C4617EE8779A16E19854EF7009ABC1CA921316A7763FEF6DD8D781C28ED1EDC264919A7DAB1B8C03268100D2542B798F22BD20A5D3218BE393354BAC098F6E4BF1558EC82847C1A62F7199B10846E1957687C544B64A904D794A1D2CC4061D52E7A3936F1F218CF84D1BEC25CCCADFC749440A31A60D66E06A3675AFBC6E99BEC12BF993C5415E7BC5B868E7EFB0E3E9E16F3005CFFC72C23E8F0497C0536AE278ED8F02183FB2AB79F4DC65F8943C47A826CBED92C00F799B37FDFF66F88A6601C5FD97496BE8D9AF4089709B498B3EB730",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y45_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "85AC5BAB265510B6E2A825ADA556F36376C8811ABDB99BF039D69EFC083E8C8FC33593C12AC943DAEB38E73693E4B28696DA4A328E866680BABE3307F80CD10C2D95C3C563FB70AA352684168B05F32F7449861D7C7418CD006FC80F4FE76A5709251CAC28861B497C2B3417BD95C1BECE0728BA9EF5D49AA14D1BE5B82266BCB0B089C9D0B03903474A5EA74BDBDE5B209E7F2D52E6EAE9095153A88B02AE45EBC04F4C7BE8CEA28919320632B1F839F40D817084383092278A090A4A4CA5FD64DD694CEAE4100B789060D01FA9611CFA672B6EEF365CB8CEDFC8AB22294C8F0832CBBFC6B892E7D092EB24465B840267956D5B2AE5A373B1527F15DEC54723",
	mem_init2 => "265E309DC03AA783BADF9F7D679FC8E5C559B214B7B8A64FE66407C8E7846ED90138BDFDC762F59E2DCB5CF7397D71B009648EF17728CBC149B79F6895C4E2D890D0E920E8564D6FFD24C53B0073294F7A08098CA2F5F971254B9B782E503F05614ACB2EDC846D99952F71FFA48A2AFB9C24D31D37B9DBCB7B138D5E3682BFC60ECE88E1B22EABA15D4A8306BC6D7B3474C2E87EC9E48884271F352C44F4A69E91E905FC74E70E979D33BC4F42635720F05FD3F882E6742D47D251C02637739A6D8A51590736C3442EC2D0E44976E355A4B668C093C9BB69FD9EF2C559530CB41D05194B52C1B3911D1BA95CACA683A12057AF29A088A431579DF70D0F338552",
	mem_init1 => "2A3615D6C267E9B06710D170311AAD92F3205A338E682CEA001E6C0081188DDF4AFE34CAB9FFD36181933789865C9B07695FFE4C41BF60390716088B67E99C2E858FBC787AA283274630000000000030143006200000000AA80597C38AAA8814C01FC5703C7FE8CC4FD277F7781C61F3CAC1D400B67804470CEE416C4CF5A25DF81510C05EB2E83CEA03BB30CC0F2FFE6CE0449FAE4AD322C5ABA9D5AFADE4A8A4104AB5D3B5814DC470355E904710A06350F6F8CA84816A8A49C1905DEB1AD84B38FB954E4CC0E4526C05A933FBB5E5CC4338E87A49FD6BC3B9ACAC6C7E35C74416E34A8E3D1AAA5766DCABF6B2DB2625528485D93CAF657B8330EE1AE1C410",
	mem_init0 => "5C6B7DADF2DA4407F1C211F35298CCF2D92C7EB3EDF445567EE4817991C5D440E19D6D8CC8BB5C716CC55EB651B6EF93CDA675729639792AA3089638CF0F360F0634D86CEB23BECBF512683864585E609ACEEE4A27B173EF278E4D3A7775F00E7003B80F781A3F7C848C4C5507C0D557FC50A6E6CD2FB8B4D8A82BE58474BDB309AD51B49EBACED7E742566D0AE0A33395EE4AFF6827E36E8BAA68AC820BFE75B0DD5389C6C800C45934D6D185FDDE5DD6F0184CF1FB5A4D355C9ED976978619CFAC1ECD1E9353C52717A221716118556293BEE66B228C58BF8AE7DA3F5305F150251A19D8ABAAD769F3975FB6D2AE32A8E1A2F97AFDB4AE0B7762F860B31932",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y39_N12
\aud_mono_1~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~66_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a282~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a314~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a298~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a266~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a314~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a266~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a282~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a298~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono_1~66_combout\);

-- Location: MLABCELL_X34_Y17_N12
\aud_mono_1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~117_combout\ = ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ((\aud_mono_1~65_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (\aud_mono_1~66_combout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono_1~61_combout\ & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4)))))) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- (((\aud_mono_1~65_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w10_n2_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000111011101000000001111111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono_1~61_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w10_n2_mux_dataout~0_combout\,
	datad => \ALT_INV_aud_mono_1~65_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datag => \ALT_INV_aud_mono_1~66_combout\,
	combout => \aud_mono_1~117_combout\);

-- Location: FF_X34_Y17_N13
\aud_mono_1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono_1~117_combout\,
	sclr => \process_0~0_combout\,
	ena => \aud_mono_1[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono_1(10));

-- Location: FF_X36_Y17_N47
\sound1|da_data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono_1(10),
	sload => VCC,
	ena => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|da_data_out\(10));

-- Location: M10K_X26_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFCF80783FF9F1C1FFFF83FFFFCE3F81F03FFFE7C3FFFC07BFFF1E60300007FFC00FFCF03FBFFC1CF844003FFF807FFFF87E7FF019E380C071FC00FFFFF83FFF8FE380030003F003FFFFF07FFE01C7F00E000FC001FFFFC07FF8FF0FC078003F8003FFFF00FE01FE0FC02000FE383FFFFE03F9C01C3F80C101FE0007FFFE03FFFFF87E03E00FF0003FFFFF018F3FFBF800003FF8007FFF1CE7FFFDEDF83B9C75E0063070738A3F3598FDDFFFEFDFFFE6FDF3224C0000040000FDC13BFFFDFFFFFE9B814DC002740038FFDC3FFFFFBFFFDFC0000000000000007F003FFF10018000000000001FFFFFF0000FFC7FFCF8C00097FFFFFF9F7FFFF01FFE01FFFFD",
	mem_init2 => "F1FFFB807FC3F001FFFFFFE007C07C407FFC0603FFF001FF00FF8000FFFE0003E00FC07F80000007FC0FC03F00FFFFFFE01FF07F807FC80007FEC07F01FF100000007F807C007FFFFFFC03FC1FA0000001FE00FC03FFEFFC83E1F0008003E01F007FFF80FC0FFC00FF07F8000000FF0FCFFFFE0FC00000F017FFF80F0100FC3FFF83F002F80FFC03FC00F5CE4766B1C6CC1FB781FC03F00000FF8007FC07E0FF01E07C1FFC07CFBE07C3FE03F8F001F81FE03F0FC03F07FC03C3FC07E0FF007C7F807E0FF00F8FD807C1FF01F1FE00F87FC01E3DC00F07F003C39C21E0FE00787B0E1C1FC60F0FE1E3C1F8E0E07C38F83E0E1E1F078F07E1CF0FF033C3BE01E1",
	mem_init1 => "FE007C23E00E78F0078C3CC1C77E00F1878C79F7079F11E1C73E70F3821C30E3CE1E34E7870FF9E1FC1C78660E3C7B83DF0CE0E7013038D18E3C69FE07D83903C03C41F83FE0FC37FE3F07C007806003A07D13FEFFFFFE07800030800601FE3E3FBFFFEC7F0003FFFFE06400001A6C1C44EF190FF5FFC1B00C60FDBF890F39C00C5DFC20806C00ED77891839A230C7986D83E103AC7F2118E1803BE7B0DB87C507FD7E0230C18060D6F0DB0FCE0C1C7CF281DF5F5E733E09F070CFFEFBF9BCFE18EF507EBAF7258617C3C88E6C8E41E721103FB7C007E732FE18FC0C40F1EF80B18138CF948EF6380AFC321FF31F86706F290FEC73C1C7E77FBC7E033F8E4820",
	mem_init0 => "291E149FC9AF051C647DF1D1FF19FEBA01DBC80E3807E3FD7EDE41F8AC1C23F02B126DBE0B3FC69FFC40711F86E1FE877F3BFF221C0EF8F8BC1939F253186803E8C01DDB01717E865C78DA10D110F043BD19CF9DC1C7B81C245B698B8F30C607C3C407CFF00000E0F817F1FE7E0000083FFE331DC1E70001CBFFC138FF8E30020E8F9E10DFC0E1A1B0C3FEF98C3F661B018407F80067F330D8C0F033E003FB1F0C860E0F8EC01DD083E079F07C707CFF003F061F03F701CFE3E18040FD20FE3698123FBC001F8F8307FF0863E3E043F0F80CF8F318B77E000F9301031F6023F1FB00F9FE4039BC206E3F600F3F8F6CCFFE11F3BFC441EC870E7F7ACFBDDC678F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y45_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A79133BBC0F9F2F20477FB8F7FD611BE9C79FAFA1AFDCF803BAD1C07C6FD8739E14001FA3C07FE20A3E7FA1F17FD9F35F1F06C0E80020F0C03FF000030C3E03C3E30010CB0EFBFE03FBF80004100C0FE0D3F7F81FDFFFC7FFFFFC03C020000607FC11F7F003FCFE01FFFF82455008082A2040142800101110000008010020422201010000A0104A01000401A050004032011008441043000028080804040000A08090000008008008433FE9040007F0020845FF7BC93FFB4B1C561FF8DFE7DFCCF6F3A73F10DB216F30127CD37F0FF76D891023861739C0602BF1F85A443A8C772420351F086E077BB9F782DAFE201876DD66EE48E86018CB00EE9BD5293DD6C",
	mem_init2 => "3C74FBB8F3C09C1EE710B897EC93ACA063CAB39DF29104F1990B1C946DAD4D09BF1191DFAFC340F3624F01476B08CEAAA824A8191578A4DC08073139CF9637007003F9F3FC4CC00000C73CC09EB63C3B7FCF18A4EC187E233BC7F6A73C300007E7FC45C381DCFC3CF09768FFFBCB1CDBE4D3E3E1ED87C4F631C61E213E1BFE3DA17F4E18C128837F7426F5032040A677410F2660B7861A8C3E6967D652C8D1EFC1E8C5EC086D924C8C7A29BBD981CD2361B494AC4D251C83348C36BBE1D2EA31B916590C94FCFFD9CA958DB03A02E07046BDE0816FBBE64FDCB0240A4EBE58581103B0541C6FE73C4F6F0066799E1BF23E55A876131F0D712DF18EC1022AD968",
	mem_init1 => "AE54D08CD1BCAF43AE2385127A388B5F6E58FD4515C5F9B5B8297338F25DEC4F27036491A7056782B333ECA7C26145F611CCCBBFB7AA7FD57CD2E72643BF0CA3767E533F6533B6B384D8950F0DB2CD2252C54F56CEDF910A38992F238F0FDF76C77C54E319E2C8036F18D29361FE673C1FF8F984CCF0186038F1C31F003001FF003F9C338DF7F807E38C1CC7B83C7C03F8E2213CFB90FFFC79B981906FFC200E021BD638238F1F0C7D837FF3FCE35ACF107FF0DD9948BD4FC107F83C425A27C1927886895B1DC1FBC0D9E1A382FF1F17600A8041F8FC3F74761C39BED0000BDDA7B0E7F0F1FE9CEF8104189BF793C66603BF7187FE6413E43A81A0A7D8EDB80D",
	mem_init0 => "EC611123C31CEB4F414C67D79E7E7F97E01393E6011CFE80C83813264C87E3F19CCF37CC07F7EDBEE3321917F87E03F00BE63FF8FCC7327CCFCFC1C0E7C3FCC7F6EF37E0674BAE0B3E7C6C830118B3680FFF71668D3F9F2FC02ECE3D40C220E1DC5B6893CB8FABFC0D1D3279F7FF929A5E68C75E327CF5BEACF32C26B5D938B43E13008979FDCE95EF781639CB88D9C39CF0CFE1FF0322E6F3DFF9CC60B43E6FDFDC638FE61E60901E0679259F7182708FC0F89E86740E10246FE41A7E3F80794F97E5E180747B5C703EB0E81F181D28F241E3C7883ECE0FAFFFFC0033E050A2C0218204E2728CF2FB4FAA792698BCFFCC848DF80D5D010DE3495AFEFFA09E8D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y43_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "24036CF447F755F368C1B4011BFF921FCFA005A84C147E0C10E91ED8C3817F06A05F3C01198459FC0815C4F6A1544F3CD47A0043ECE0227F9033E9D801FD8047E03F7011BFC840FFE007FE001FC9CC06FF4037A11FF00CFD0470B7B809FF000F9027893FC489E22FF003FC8017EC9A23F781B9CC88E67C737E999F1C878C47DBC1CF84DEDE25713DDA9DDC5EB69F9F810D97C6EEFB7F22B1B1AF66AFB25B892DDEF2ECED7532BA8D5D7FB613570DB5C4FAE67D653ABABF595FAC135F8DF5CDFA067D777A9B9F0D46A7036B87F194DAEE7D773ED21D6C16C65FE319A59ABBCEFC6732B53DE51FCC133237FD9E78CE75647AB805781EF013DE38579FEAF1E4B41A",
	mem_init2 => "B143E0A86633C7C7E36BEF35E5FD826F0F36EAD8543DD593EEC7721BB82A65CCE0BD5B83C3C7DEE427744CED318268FECB8B2F3B900FC1FBEEE207D1C2360655FF207F92EFF478134F0E701B37FC84005FFED751EC40321FE9800408118002CDC179004D585B81EC2009E7A60FC01400C5FFE01F7B1427FA6B0CCB805A0572FFA941E9A00F53498C7FCFF6F01806EFA0801FFA08086334F84B82FF0B52DB4C3D1A37A2C3569FCACCAAA7AFB8D30E637ED5BFEAB3EBC57EA7481487C30EDC6F9F0530F30A26EF583B6B7C4118ED8D706C9F36CCBE3E8FCCF18719851CFB6DE833C31FA10057C6FB365329CA98584F13012EF087016F6D0F254291331ED3733ECB",
	mem_init1 => "F6D87FF8C7F74787E9F9F0C0F5407EBC191B2F845B45C9A2E4B0937A3D951ECEFB27CF93E3C9FB66FDB26E99BFE4DFAE6DF73EF49FFDCCAAE7D69B5BBD951EFAD37347B2B3DFDA6F68F27479FB4DFD16CE8F674995A0D9C3E8A074F09B887D048E8BC34503C281FC3CD06C7F801FC30C7083FA003DE3C610FF4047BC38C23FCC1A678F3247FB807DF06438BE340E1E1D070FB283D9E38C71F240397C128A1F350797C34961FCA0F67803B83D801E8F007707D003D1F00CF0F2002A3C019E0A400F07C1B3C3F801E4F8D27070003BBF059E0E980F0FCE9384D90B6C0194007FE00FF9F47EFFFF69BF9C000EC30000E18041FDF87F7FFE0E3FC30C80860043FEE1",
	mem_init0 => "FFFDFEFEFFFF3F8F9F8001C00000000000BC104E1800000000000183FFFFE80F000001FFFFFE0000FFFFFFF020FFFF801FF0041FFDF8FFFFC03FE09E63CFFEFFE081F00FC3FE6590921F9C7007FC0FF8003FFF9C00EFC0F700FBC0007FFF80F8907DE00F87001C7008718C1FFE5DE7A03BFC1DFA0705805D42FF627F0FFC87C1441FD20556C21D40B5457B9DBF3BC040101E03CF39907CFC41FDF303339E7BFCCFF5FFF00300057A1BC20F60F7F001F8C383E0160F8A7FD587E6C01CE0DC3732F8BD322AC8D98CFF8B39E801F2BF0001C0003F7C1E03FFFFC7FFFFFF1F00001FFFF003FFF80FFF3F9E3E00007FFFE00FFFFC3C1F3E3C780007FF87801FFFF83F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "66775733D4210B8636319003B735DEB3CDEA81C7A61EFAC93150514DDEADFBCFF79D232CB00418D0DBB69AFBCC8021221110472385F9E62068052012101066C3B078E48374F918AC4E671D13859A9E1F64EB83AF4A0384B9CB8A491DC4794C10779808D36D2CF33D3CE88955F3F3BAC683A8AE2D1E4DB0AD1B692041EB58F3D1B6785DFEFBA453583E3A86E7B9AD8BCAFEB8666C4C4D13590ED6C8AD3DEDD29051DFABDDEF1971C3DD8B00F90D2B06269C4B59143954D24CE1143429824A88D3ADFD7B9869E42234964878E59ECEC20E9600FBF1CFCF9BA4803D7F80E1E7EDB001C1F01F1E7EF600707E01F3CFCB700607C7333CFD3600E082FBF25EC943CC10",
	mem_init2 => "A282A71AC9E70928A1EA872193863C5331909730FF32D1343487E42B8F466C661E5FE13A6BB6A0037ED2D7E63A42658A589270A136C83273792265A80F35E50600CF173368952B63552F3C692201A5C390D0C8A0AC24B7C72D312F6ADA471C63AE4DF198E46333CC43018F83859F021E03AB1E83C005DFFD177780DCAF9A155F3DB631DAF3DDECCE0A3C59BF317F1ED2A04ED7F4FBEE1D9F20767AE10650E0AF6DDA9291F387059332ED7352695BAA51B013AF9440EE4EFC1F6C857E20C18E8C1740199D6CF42C0D9F803A1BCFE43E2CDB139303C5940CCD3B85B7EDA61191F581E5CD2131FD92D7B56B21E05F5BA2FE2E901F1F7B071C00F87069989A3165B2",
	mem_init1 => "0800061C07F0000FFFFEFFC3FE7FFFF8003018E7230787C00000181E607FFE0F8F9873F0CFE0207078010C700311E04C5F3AF18B00E103C3BCDDE083E00FE6463BFFF13CC700A5FE3ECFF81C7FC42F9A11035AE993A90C79C8EC8383F0E7DBCC690367B67F9782385F8C87697CCB124A8B263701071E407618F5085E64E0A4082CE9EC69C90101C2E2EF4220CA1713BC9CFE6F57D37D9DC37B85F164CC7AB40EB52773F5B13CF2329ECD8BFBCCECFA342BEEE26BA85C1EDE47C98932F7E8DF435A36C7D0BBC5A9EF4EE5C9C43E156A27EBC41CE12793E9B78062876196701FA0A5A08623C347607DEA31F03D8386AF2DF0673FE8830103EC23DEA618B433CB0D",
	mem_init0 => "000F61A4DEA220920144D1D94720FFB60DF6740D248C8EE6E88CCD10B832B8F68BE303FD313EABDB23CE7F13CA083F166D7CAEADF97A63DDEEE260CC03BC4736FF73C82612396E788129F3D024E788C189C63633081D863CC433FC6CCC478607CC77333300073107E691D011DFFF476FF830101F38BF001FF83F3F7F650EC080FF01C803FFFF088042F60012FED7941FE787BC534C0ADE7BC70CCF10163117704468ED992FBE03FEFE3F001FF7FE1800000FFFE0F87CE1FFF878FFF001FCF81C0FC1FF0F9E00E0000003CFFF03FFFFC0007FFFE0003EE0003E00FFFFC03FE07FFF80000000C1C02000000010FC0FE38000001F307FF8FE000700FC1FFE07FFC0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y31_N30
\aud_mono_1~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~68_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a236~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a220~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a252~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a204~portadataout\,
	combout => \aud_mono_1~68_combout\);

-- Location: M10K_X38_Y36_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FC007FD01FFC040387E390C3F830FBF201FFFC81C38301DFF87661F0002F7E405E110C1832F9CBC00437FC081DF3001EE677BC078DFBF003FFE7064FCC8F980FBF3F0007FEC000FFF98003F303FE000FDF89013FF2007E646CE019F8B3E003FFE000EFCF800FB3023F207E7C4878F9F0007FF02064CCFF89811FBF300FFE001E1DF8003FF03F6000FFEC8003BFD007FF063FC40CDF999017FF003FEFC000DFF801B3803FE40007FFC001FFF001FFF400ECF801FF8003DFE000FFFE003FF803F8300FFEE000E7F8FCEFF90007FF80FFC001E7F0003FFE031BFC001FFC007F00007FF87C707E004FFFC0067E0033C0003FFE0807DFC3273F818303C00FFE39081F",
	mem_init2 => "060FFFF059DFE50E6000C1FF0402FFE1F1FFFC001FFE01FE0021FFC000FFFF803FF0007F0EFC01FF803FF800FFE0E0C1FFC083F303E7C7EE009F801FFC003E3E7C007FF859F801F3E3E640EFC00FFF013F1E3E043EFC0CF800F9F3F3C007E487CF811F8F1F060F7C0CFC081DF03BF021F463EFC08FC18F8303FE067F0C1FF81FF8007E207FE007E0837301FD823FC007FC0FFC003F007FF000B8017984BEC12DC207FE0CFF001FB03FF4007C40FFC08BF113F202FF16CF802FD81FB8007E607FE24130037389E5D84FCC27DF0F9F003E31BE7D48F8D1F9E673EC432699EFB1D7A04DBECE3F9D643B44F6398860D1E8E3D1CC41E48F6F19CEDA18323B98E470D0",
	mem_init1 => "607BA0C3D343CF0A33FB4E8007FF800FE01FF800FF83FF80FFF0000DEFFF001FC06FF003FD8003C1FCC00FFE01FE00FFE0C4E03FFE004FE3F9E01FF805FF01E7E079F83F7801FFC03780FFE0037F00DFC03F900FE407FF004FFF00000FFE007FC05F201FCE0FF2017FE0007FBFC007FF807FE003FFC00027FF001FFE0103FFE021FF803FFA00BFFFE0C1F7C003FFC03DFFF001FFC007FFC003FFF8007FF803FC000FFFC000F7F87077F8007FFC007FE003FFE181FFFC0C3FFC001FFC00FFF0003FFC787FF6001FFF800FFF803FF0003FFE000F7F0007FF801FE6000FFE100CFF000FFFE000F9E007E003C3FD8C03FCB1F9FFC3C003FC00FF4021F9CFC073FDC0",
	mem_init0 => "7FF079C0C3F800FFE022F81FFC03FC00FEE01E3F1FEC037F807E701F3E0FE601FE803F3C4F9F07FF013F801FB863CF87FB013FC00FB827CF83DB81DFE007FEB1EF81DFC007E0037A90FFC1DFE007B801FEC07FE05FF003F800FFE03FF0FD9101FC00FFE43DF07DD841E6007FF01DF83F7EC1FF003FB04FFC1FFE0031801F981FBE07FF001F800FFC27FE07FF800FC007FE07FF90FFC007C007E603FFC07FE043E243F209F7E077E043F061B060FBE47BF070F070E96439F879F8187838EC023FF818FC383C18E4081E781DFC083C3C7C000FF80FF003FFCDE001FFC9807FFF80C0FF007F8C47F1B380E6FE001FCE47201FFC6437180FE603F89FF8073F0907E3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "03F0981CFC7DFF82CFFFFC03FF3E30300007FFC7E7E3C3F70E00F003FC33831E061F8001EFFF8C3FE007B807F0017FE03FE007FC03FE007FC00FF003FE00FF803FE00FF801FF007F801FF007F801FF00FF001FF807FE007FC03FC38F700FF8007FC01FF801FE01FF0C3FC03FE000FFE03FC31C600FE007FC3FC23803FC07FC30EE01FE007FE3FC778039C03DC61FE01FE01C0FFC03F8019C03FC01FE07F80F807FC03F8C30C03F803F707E03F80678063CF3CC07F80601FF80F71C6300C38C7FC0FF83E01FF00C73CC11CE3083FE3F80FE78833CC33C6380FF01703FE01CE7C8739C7187F80FF9F003FC038E7C8338878007FD80709FB04F9077EC700FFB3107",
	mem_init2 => "1C7304CD06798F007F6207FF7EC19F6ED9906F3FE0007FE01C3734CDB226FDC3007FE0E30E01EF8F38708798F10718738F387083FE00FF803FE00F38238638E18F3863CE18F3863C71C61C30E30E3CC18F1863E618F1863C71831C70039C10E78638E18E38E38E18E38238E00E3801CE0871C21C70C71C71C71E70C39C30E38E3CE1871830E30E3CC18F1073C71C41EF007FE00FFC03FF00FFC03FF00FF003F807FC01FF803FE007F807FF001FF007FE007FC00FF861C71C38E3071C00F7801E70838E1073C01FF803FF800FF800FF801FE003FF001FF803FF1C70C78C38E3870C38E1C70C3CC19F3873C70C30FF801FF801FF801FF00FF80B87FF803FE00FFC",
	mem_init1 => "01FF007FE1073C00E38F1831E70C78C38F38E00FF807F801FF801FF803FC01FF0073801DE00FF007FE007FE003FC00FF007BC01CE00F7807FC01FF001FFF007FC01FE00E70873803BC01FE01FF00FD7BE01FF007F803FC018E11DF00FF00FE00FE00FF00FF00FF007F007F807F807F807F803F803F803FC03FC03FC01FC01FC01FE01FE01FE00FE00FF00FF00FF007F007F007F007F807F807F803FC03FC03FC03FC03FE01FE01FE00FF00FF00FF00FF00FF007F807F807F807F807F803F803F803BC23BC23BC23FE21FE01FE01FE01CE31EE11EF00FF00FF00FF00FF80FF00FF807FC07E61FE219E30862108000000000000000000000000000000000000000",
	mem_init0 => "000001FFC0000000400000FF00000001D00000D000000007E0000000400010000000000020007FFFFDFFFFFFFF47E47FFFFEFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFDF907DFFC1D7FFFF81FFFFC201FFFD8000E000000000000000002C0000001800000000000000000000000000000000000000000000000000000000000000000000000000000000000400000080FC0000001F4FFFFFFFFFE0EFFFFFFFFFFFFFFFFFFF40083FFFB3D37800000EF10500A020120000400150018001541080000001003004000100048028020000010080000000048885094021000202000080204111050000100002100082008102000002002001024001834520A0005000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y44_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F1FC807F001F8807F311BCD87FB00BEF81F01DFC000F9F8BC783FBC4DE003FFC0067F7C804EFE101F04077B00C07F70003FE4023F1FF807B200FFE0003F860207FE801FFE180F874327F0001FFB0007F7E001FFC007F8000FF00003FFC0B39FE000FC7703FC00039F0003FF7000FFF000FFE001FC0001FF8000E1E0007F17E03FA000738000E790003FFB0E3FF8003F00003FF0003070063FFF800FFFC63FF8001FFE003FFBE1E7FFD001EFF003F81007FF8003FFFE00FFFC03FDBFC002FF0807FE0037FC0403FFC80EFF0007CFE4023F0E07F78001FFE601FFC4037F809D6FF001FFC003FF8000F6FF100FE001F9C06C7FF80007F001F9F03E74BF80E7F040F",
	mem_init2 => "C503C3C1FC007F808FE10BFBCDE6407FA00FE488FBE0FE4179F807D01079E47E2130F841D8301FE06E0914FC81FCB80FE03FF81C7E01FF9848781F3C043F01FCF98EF8130E065C91FECE07F82EC7804FC01BC301FF07FF000CC83DC711FF07E3C0046007E001FF01FF8143F003F100FF89FFE021F013F0E23FE67DF031FA19F8703CF83CFC02FC19C4003E383E5C393C0CE2019BFD9F3C1E1C0F3B0EC7FE8EFA001E47E22007FE06F0401FC07F8007FC05F81E03E07FC0F3FA01FA1F8007FF00007F803E0FFC001FC03F8FE0107FC0300FF01FFF01F80FF00FC9FC00FFC03F01FE03C5D80F81F80FC0FE4F07F80FC07E0FC0FC07C07E07F04807E07E07F03F07",
	mem_init1 => "F07C47341F87F86C47F07F01F805BFD03F83EC0182FC0D81EC4FC47C0DC3FC47D3B75003FF0C20E717F07F02D0F378F0709913F398D07098DA7F48DFF1BC3F7BD021F7C0007FC003FF0023F9C787FFE0007FF003FDEC00871840C3C00460C042B8600E7FF00FFFF1E7FF9CFCEFFE007FF0002980001023000C08001FDC0200E600FFFC247FE33F3FFFE1A2FE019FFC3E338CE780E380005FDF8F10C0CE13F2261FE01E07FE00F807E03F83E03F01F1B0CC7CC678800FF07F07F01F83F01806780B01FC1F07F01F81CC0BC5F81F817C2B81FE0B05F88FE07E01E5FA87E0E631D05E47E06433507F11F6FA87F0650A37FA05F05F11CE23603FFF5ECE1CEE7C1F9F",
	mem_init0 => "C93C9EC20D18EE569D2F9FB013FF20EE31F318C9A310C7E39EEFF0101DC677050077F7386CFBC063870B01FEFC0E3808073FC7ECEBF5F0FF200FCFE01FFF1C2FFA6161A7C104FFF203AC0F390680E30FF8F8FFF9A16BFA47FFC00170EF00F878172080901FEF10C3000067FE7E47FF3C1F9C50FFFA000E1FC0183843E81D031DDFE798C0F31FDFDA30FE085FF71400E30381B8CFC05E03FFC0380FFF000FF03F00603FE7E0001FF80007FFC001FF9F01FE03FF003F03FE007FFFF803F807F803F00FF803F9FF001FFE7E00FF00FF0003FFF001F0FFC01FF00FF01FC07F80381FFC10FFDBF001FF80F81F007FE003F9FF8F1FFC1003FE00FC03F80FFC70FFFFC3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8FFE1E00FB8039C01C0FFE001FFFC3E30F80000FF00FF00007839F8FFFFC7CC1C003E7F803BC0101F8EFF30FFC1E7EF80041FC01871C01FFF0F0CFF81E747003F81F00C38F00E1F8FC47FBC01FF800C701C071F1C03BFF3F9078001FBC0031C0003019F83BFF87CC7F000FFF811870080FC39FCEFFF8F9FFC00FE002330C0301FFD001FFF023BC03F007FE03FE03C03FE01FE01FC03FC007FC0FE01F83C03FE003FC0FE01F01FC1FF800E380FE00FF807F80FC1FC03FDE03F80EF000FFC0FE0201FC07F003FFC07F03F01F03FF001C631FE001F80FF8010BFC07F800FF01EF001FF00FF800FF01FF8007F00FF0001FC0FF8003FC03FC007F807F801FFC03FC00",
	mem_init2 => "07F01FE001FE01FE005FE01FC0007F807F801FE01FE03E1F803FC001FC03F800FF00FF8001FE01FF003F8031807C03FC07FC07F8CC31C1FE019C07E80FDDFF0039CE31800F601FE03807F01FE003DC443BCF807FE00FC0633C833F6186413D86F99403F9E409E7F00CE619E117C061BE410086F986710DE21BE40BE413C837EC3318CFB0CF718E7304E21DFE03F847F80FE39867904F219F40BF419EC37E997C92FB24CB64FB0C6639E41887E338E71FC0FF118E739C4613F648E427EBD62B96D3689769926F21936E4F1F80C73CFF13E03FC01F81EE7EC1847C791A26C231C47906FD8300F803023E63038CF90278F3800E21E33F30F9F0F187C20FF80FC070",
	mem_init1 => "9F933803007066741D8FC338CF983383C0782435CD8E479861C23A0027FFE1E34601803E1CFD91BECB808E8D797E3E0F0C86B97C84797685393EFC07046E45E7B3471C10FE00007FB860CF1CC1F80779E413ECF009CC30CA379841BE410C7300BCF904623BE408EE718C31DC63B8CC61BFC11CDE250219FD039C37906E33C827D8633FC179C67F8CC31CE239A6798C7718CEF08E7187F3982788EF209E431DC6798C510E61BC620DF2398864D345218E631C63186F91C37C476319349DCE6B1CC238F80E72F1EFDF247C30FF82203F807FE78E0E3FF1F90F87803FC07C87E08FFFE3C70C1F1E61E0400C239FF070071E3C7EC1C00130F03E01C861FE600D8780",
	mem_init0 => "07387803CC1843F81E0043D90FA430001E380F00C33CFF07C010E0000C7EFCF99321E19DE43380F8463C0C939C0FC731C07007F01FE03FC0FE5F8637C1FB000FFC03FE007FC00FFF00FE01FF800FC07FE00003FFFFC007FC07F00FF801FFFBC0F801FF807F01FFC001FFFFFFC01FF01FE00FF007FFFC007FF3FE00FC01FF00201FFC007FFF803FF03FC07F807FC0003FFE007FFFF003FC01FE00003FF8003FFF001FFF9C00FF803FE4001FFC003FFFE0C7FF0003FFC00FE06C03CF9F0FFFF078FFF8007FE10E180000FFF1E39FF07CC7C00001FE01CF8701C3F1E1FFFF8F3E7003FC1000FFF00031F8FEC1F82007FF003FF808E0E381FFFFCFD8FE001FFC01FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y31_N6
\aud_mono_1~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~70_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a60~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a44~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	combout => \aud_mono_1~70_combout\);

-- Location: M10K_X76_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7FFFFC0000FFF01F00001FFFFF80001FFFF800003FFC03000007FFFFE00003FFFF00000FFE00800001FFFFF00001FFFF00007FFF800000007FFFFC00007FFE00007FFFF00000001FFFFF00001FFFF0000FFFFF0000000FFFFFC0000FFFFE00001FFF00000007FFFFF00003FFFFF0007FFFC0000001FFFFF800007FFFE00003FFF80000001FFFFE00001FFFF0000DFFFC0000000FFFFFC0003FFFFC0000FFFF02000003FFFFE00007FFFE00003FFFC1800004FFFFF80001FFFF00000FFFF8080001FFFFFE0001FFFFE0000FFFF80C00000FFFFF80007FFFF80001FFFE0700001FFFFFE0001FFFF80000FFFF81C00C071F8FF0000FFFF800000FFFF000070003FC",
	mem_init2 => "3F8C07F3FE000007FFF80003FFFFFE1FF8007F3F800181FFFE0000F0FCFF0FFF007FFFF000003FFF80003FE47FC1FC003F87FE00401FFFC1800FE03FF03F180FF0FF000007FFE00003F30FF80FC000FC7FC00001FFFC0201F003FE07EF00FFBFF000007FFF00007E03FF81F8001F8FF800003FFF08001F80FFE07F0007E3FC00000FFFF8000FE01FF01F8000F9FF8001C1EFFF0001F80FFC1F84017C7FF000C0FFFBF0007E07FF01E01F3E3FFC00207FFC18801FE0FF807F800FFFFE00080FFFFC6007703FC019E003FFFFC00001FFFE3803FC0FF80C3C03F8FFE003007FFFFE00DF07FC031D3CFF3FFC00C03FFFDF8047C17F810F8C7F0FFE00701FFFF3C03F",
	mem_init1 => "F00FC0CFC23E07FF801800FFFFE083F8FFC02FC3F001FFC003841FFFC1803C0FFFE0003C1FFFC000F60FFFE0C06601FFF8003F0FFFF8003FE3FFF07007C0FFFC0007C7FFFC000FF8FFFC0003F03FFF8001F3FFFF00003E3FFF0200FE07FFE0007E7FFFC0007F1FFFC3C03E007FF0001FFFFFF00003C3FFF0700FC3FFFC0003FFFFFC0001FFFFFC1003E30FEE0000E3FFFE00007FFFFC0C00FFFFF000007FFFFF80003FF7FF80007E63FDC0001FFFFFC0001FF9FFE0000F387FF00007FFFFF00003FFFFF80603C01FFC0001DFFFF80000FFFFFC0901FF07FE00001FFFFF00007FFFE60000F843FF800001FFFF800007F9F8003E3FE0FD800007FFFFE00003FE7F",
	mem_init0 => "80001FFC3FFC0001FFFFF80001FF3FF0030FFF0FF000007FBFFE00007FFFE00003FFC7FE000001FFFF00003FF3FF007FFFE1FF0000180FFFE00000787E0021FFF87FE000003FCFF800030701F83FFF8001FFF80000FFFFC000C0801E0FFFE0787FFC00003FFFFE0003C01F81FDFE07FFFFC00007FFFFF0180601E004FF03CFFFF00001FFFF3C000E007007BFC0FFFFFC00003FFFCE0078781E03FFE07FFFFD80000FFFF7E00F180F00FFFC0F7FFFC00003FFFBE0018003E03FFF0707FFE00001FF1FF803E780F00F3FC18DFFF800007FFFFC0060E07C07FFF0F03FFF00000FF7FF0013F01F80F1F83E07FFC0000FFFFFC007FF07C0307E3F01FFF800038FFFF8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9F8E0060CC3EC788F838710660E37C47C7878332071F36363C3C381078D9B1E1C0E0D9C6C4998F060F04EC36E6CC7C2030660DE23C66C70100220E1E22263C1C138079B1B133C1C188138DF98F9F1E08C1BC7CCCD8F0F0E40CE3C2C44D878F2E4E5632946C3C7B7670B11111EDC39B738889A89B4E9CDBDB6CC488D8F4EEDDDBC44446B48D66EE1E3EBC343948F676E1E3C3C2563434B3270F1E3C3E3CFFF8000FFF0E0003C7FFF000F1F0001EFCFFFC000FFF800003C7FFF00079FC2038387FFF000FFFC00107C7FFF80033FC18387C7FFF00077FE00007C7FFF80061FF0818787FFF80403FF00083C7FFF80401FF9C187C7FCF9C063FF88003C7FFF9E401FF",
	mem_init2 => "9C183FFFCF0CE03FFFC00180FFF9E0003FFC187BC7CF1E0073F783007CFFF9E0001E7C3067CF9F1E0063F7870038F9B360061C7860038F9B3E00E3E4870038F1E2C64CBCC8E0878F1E3C64C24C8E0370B366CECDB8C8E3A71A3478CDBB89BC7775E34DB2DB38F18766126CF359370B3876E147CF25BB71E786EC9C79E2473716D8EEDBC7160476E9CDAADDA8F15837EE24812DBB8E35C094CB8953FB592254AADD78952BB7122548ADD72955BF753874929B570D5B76C1C3112BB5F2E756AA94B5D1AF9DCA750D674E8A8468D1AB5EDB3042A4468D50B175AB1E6A492E1C7C0007C3001FF9F0E7C0003C70E3FF1E081C0607FF8003F041FFFE0078E1C3FF1E10",
	mem_init1 => "788007BF3C13F9E1878C017BE1C33F3F387F80073F3C01F9C7CFFC3100E183BFFFF867C3063E1801FF879FFFF041E0001FFDF847CC0C3E7F83DF8E063DE0C1F7861FF8F0C3EC013C3FC71F9F81FFC01C00007F9FF80010199C01861F9FFFFFE380000000FB9FFFFC19C00F8F0F8FC3E7E3C00080C0F8FF787F3C1C03846707F7E7F3E040E0E0FCFC103C1E0F8F9F27C3C383FFF03060E07F7FF93E02260F0F87E7C3C3C3F870F6F07E66783E0E0F0F0F33C3C6C3FFF86666703E266C1F0F260F0799C383C37F18F06723BC26C41F8F260FC7CBC38381F9BCE0F039BC242C0F8B2E07C3DBC3C3E5F9B8E321BDBE47E74F8E6427D3EBC2C9F1F919BD63B9FDAE01",
	mem_init0 => "10938F8406230303BFFFFFDFF0000000003FFFFFFF00000000FF8FFFFFE00003E1DFFEF80000043C7FFE7FFBFFE6000001871FFFFFFFC000000E3FFFFFFFFC0000000003BFFFFFFF80000000C3FFFFFFF00000040E7EF9FFCF1E18200063C1FFFDF1C3C0060C7FFFFF9F080100E1FFFFFCF8E1C1800018FFE7FF9F3C18000007FE67DFF1C0300018FFF6CD9E1C3061830F1E3CD9F3470CDB8663C4D9B378705D930E344893C78F1D3B6CC3879B7CF9E3DB76EDB85B3E4D1E3B36CDC38716E8F362876ED830E1C58B344C74DC370E2688A9D3AE1CB8F1C4C917DB58EDD36E1448910A874CDBAEEA40D4A24B75D9366CB84912468B1DBB6ADBB59124499207F6AA",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y49_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7B5102444A244AEDFBF6D243552A546AA5C6AD5AA915CA9F3AB4923446ED54F6D4A85932450EDBB2E5E3C71FC7FFFFFF0180000C00FFFFFF7E03003063FF00007FFFFF80000000003FFFFFFF80001F7FF080000FFFFFC00410000001FFFFFFC00067FFFE00000FFFFFFC00380000007F9E3FF00E01FFFFC000001FFDFF801E0000003FFF87FC0780C3CFFE000007FDFFF01C000000087FDFFFC00001E3C7820207FFFFFF0F1C110200FFFFFFF00843C7CF0001001F3F7C3FFCE000007FFFB3E11C03FFFFCF0E000E1F3C17FFF8020403FFBFF1CC0187FFFF0C060F0F1E387CF8300221FB9F3BC07003E7E78F0E041FBE387C7C383361F3FFFFF1981107FF8F1E",
	mem_init2 => "000FDF3C3C78F00000F0FFFFF3DB000E3FC30F1E1C3F3E7FFC780326F1E23CFFE008078F8F0E3E3F3F1E3C78D9EE0200F11E2363B3270E0F878B4E9C3C7CFCFCF30776E1246DFFC19BB72F0E1E18383FF66468961C1800E7742C46B36EC071EFCE0C38FFFFCF9E618220C3FDF3CC70C380443CF8C1C38FFBE7D9DC786E1C4F1E3F861C3924C3C78E1C79B1E4D9B9C70CC1C4F3627061E7861C38E4C3879F3FCD99DC72ED989F1C470E183061E3C6E4BC89A248921B864C198FB1C470E1C36E36686ED98D13E6CF243826D9B8F23C8F1C3964E3CD84C838713678FCC3000003FFFFC03CFF000FBFF00003FC7FFF7F00000003FFFFF0001F7041BFF80083FE00FF",
	mem_init1 => "FFF00000000FFF3F0003F847FE7C0000FFFFFFFFE000000007FF8FE7000000FFFF800007FCFFFFFE0000000003FFFFFE0000071FF00001FF7FFFFF00000001FFFFFFF00BC00003FC0FF1FF0FFFFFE00000000FFFFF7800DC00000B033DFFE78FFFF800000003FF01FE0000003807803CFFFFFF81F8010003807FE03FF000000001C00001FFFFFFFF800020E001F8004FE000C0000003987FFE7FFE0000100001F7FFFFFFFF020380001E3FFF3FFFF8001F0001FFFFFFFFFFE780FF000FBFFFFFFFFFFFC07FE07BFFF7FFFFFFFC1FFFE00FF00E3FBFFFE07FFF8007E0C3DFE7CF03FFF8003F041FFFBEF81CFFC000FC6007FFE781C7FE0007E7203FFF3C0E7DE0",
	mem_init0 => "00627841EFFFC2F3EF003216C61E79FEF73EF00320F460E78F3FB16F8C180F670E7871E91FFC61827638FFC78C60F3FE0C17B3DFFE3DE2273FF0C1B99C7FF3FF17A0FF861C0CE3DF3EF1B807BC71E07E3C79F78FC001C30F07FBC78F7CFC001C90F01FFE3CF3C7E188E9979D8FF3C71C7F088F1D38C87F3E71CBF0C870CB8083E9E38EC884E48E18263EDB3CF0C6E624F1C7736C93470C2709474C3A1A4CB248E248F648A3B61549204B53AEDBAE2B2B47134B88E4F2000703E3FFFF803C03223F8007FF1FFF8007FF807FE0001FC7FFC0000FFFFFC000FFFC1FF0000FFFFFE00007FFFFE00007FE07780001FFFFF80001FFFFF00001FFC3FE00007FFFFE0000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y36_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "07FF83E0083F0FF87FFC00007DFFFF81FFE07E0703E3FC7FFE0000007FFFE01F301F81C0F87F8FFFC0419C0FFFF80FFC0FE0003FFFE3FFF0000183FFFC07CF81F0381F9FF1FFF8000071FFEF80F7E03E0303E7FC7F3E000078FFFFC033F00E00C07FFF0FFF80010E0FFBF038FE07C0E070FF83FFC0000787FEFC0FCF01E0781FFFC0FFF000C1C3FFFC007F98F001807FFEFFFC0001F07FFFEF03F03C1F0003FFFFFF00003E0FFFFF08FC0781C000FFFFFFC0001E07FFFFC7FF80C000000FFFFFF8000781FFFFF83F818000000FFFFFFE0001E07F7FFD83F0781E0003FFFFFF00003427FBFC7DFE1F0000007FFFFFC0001F1E0FF3F6FFBEE000000FFFFFF00007",
	mem_init2 => "C3F0E0FF7FC3F020000EFFFFFC0101F0BC060FE7F0FC100001FFFFFE0000F80F00F0FFFF3F8000003FFFFF80001C070007FFFFE7E0000007FFFFF81C0F01C000FFFFE7E0000000FFFFFE0001E038000FFFF9FC180303FFFFFC0003C1FFFFFFFFF8F8040202000886020005550EEB093579556C093BDC0C2CC08138F99E36FF1181FFE00DED8800F8010FFD800F7E01CFFDD801FEF848F041F8C0F07FF0E060E2F2FEC03FFF023F7F20367E1E123B93FBE1005FFF800FDB818BDF0E0E0E04DFD8C0DFF10087CFC0C3C9C1C7C7C287E74067FFE003F360E2F3E063F040F3FB2003FF7010FFF00078383B713019FC001FFFF8083F181F7E780876081F6718003308",
	mem_init1 => "4D73FC0C3F0C0FFB0801F308C7F3DD300FC015FBCC0489D11BFCA018E1F01FCD7780E3E01ED8E048C40905DA152833DDCDF6C9BDB8505C8F721751C086E95E9539619765C7CB544E023C625C9F288751C8AD936EA6F7FB1FC939EB64B804079B8D182248E3B7E56D1419559865659D73159B3060178000FC7E0C5380FC3FC001FFE10D83F0121FCFC07FC03FFB80007FE0007FFC001D0BF033E007FFC005FFE0011FFE023E001FFC001FFFE001FFE003CFC3810F800FFF0007FFC000FFF800FFF063E1C007FF8001FFF003FFF6001FFC00FFB011FFE003FFF8007FF9003FF001FFC000FFF8007FFC003FFC0019FC00FFF0007FFC001FFE001FFF000E7E005FF8",
	mem_init0 => "007CFE0C1DFF0007FB001F98003FFC0C3F1F87463F8003FE8007E6001A7E625EC783C283F200FFE081310D021FDF363AC071E19C463E3DBC44131005F78C8E301EEC2233C78F8110C1CE423DC367F83B9199E8FFD8E7C7838F9F1E00FFC008F9F8303B7077FEC00FFF80033FC2067FEC0E3C0C3E1F0003FFE001FFC003C7F381FF800FFF0007FF8000FFF000FFE0C3F9C007FFA003FFE000FFFC003FF003FFE007FFC000FFF0007FF4004DFC08FFB8007FF0007FFC001FFF0007FE00FFE000BFFC203FFF000FFF000CFE003FF0007DFF1C0FF780C7F7800776003FFC001C3F0F02BFE000FB800FCF801EFC011F9F8371BFE001FDE043FA800F1F8E0BCFE189DF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: LABCELL_X53_Y33_N15
\aud_mono_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~69_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a92~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a124~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a108~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a76~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono_1~69_combout\);

-- Location: MLABCELL_X39_Y31_N45
\aud_mono_1~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~71_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \aud_mono_1~69_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\aud_mono_1~68_combout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \aud_mono_1~69_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono_1~70_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono_1~68_combout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\aud_mono_1~69_combout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & \aud_mono_1~68_combout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\aud_mono_1~69_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono_1~70_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono_1~68_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000100010001000100011011000110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \ALT_INV_aud_mono_1~68_combout\,
	datac => \ALT_INV_aud_mono_1~70_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \ALT_INV_aud_mono_1~69_combout\,
	combout => \aud_mono_1~71_combout\);

-- Location: M10K_X38_Y48_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7B20272E6801E6B55A7ABE783B949E39FFC3DA3CA22A75CB317C17A8453144B41F8A5EF1A76A1FA8B2E9F8B2B6B2FF7C9A2CA50F927803C23912BE841A1B70C270D35F9282B80A2F3671038BAF3DFD02BBC21314FB38E8A3D936FAAA048EF33737C9862C8F0D229AEAFAD448A2FD22EA1AA8BB51B7C77449FFCD18157DA232E7DA88E881C4971C1FAE61D85F6DCF976BB64324194F5EF722154AE373523F96A0223EF3F8C05C1C7A6516744FC2C2EC0F2CC89B7CE85930BFA29E0D37CFFE0F04435EFB3F14C008E55BEB0E4D854DC8F1ABD14C475F229F64E5B6E8CC3A3D2E0E8C180801FD38306F48817D30E0BBB9EC9EABC2C0603A49C8A66D99316C03C09A",
	mem_init2 => "894492AD354E6DE733743E6ED168986EC8B4A9CB28799604FD564B31477A73C1AFE698522FD7F04118115934222AFC059C98598633335CDF81170A0FFDB4354F34D1A6CC3B27C3FED4B7213D75FE500E45FC4871B3FED9BBD8C05E5B5862C4661976E3B786822C3AF4D1EB737B04026F42E40AA399007BF8F9AE78EA229FFC5FB24E0CF43DC53E323727D7F298195C1CDEA18D9E5DAD9302E68E0B219D18D0AC575FFE4563B953CD96FCB04089BC13B2C3833C5608290CACCD95F807019FF0F2F3BC8E7EFFCB06BC1E480074FE41C3679F44708BCF7C3A00BF68A3045A027A3C23359109D3185F36B1AD3FA74C31F81EF070E164E05802A47C0A2C32C9A2248F",
	mem_init1 => "148E5952C61E75BA36E47B4933D534023AE2A5B9D280EA2CD4ACEEC3170076888C9A8F625EB4240B4EC43E47EF13A25705B865FED034A9134D2767C98D8698E21E37DD7504D40DC44FA0E3EEC185E6CB9CF8CEE9FCDEF4449748FCDFC8386EDF0E0AC4F3850ED5FF53E99033A4AAE8785F38617C839124FAC62D8CB3F3E9A47D2DE0B426FFA0C3F9DF2BFD7830F526129E550B26F6270D7A017606D5B25FEBA257C491537C94D931803B0D87E4370901BF6BDB177E9A576DB2346AE616453B3D97542903B1E00C791DED44A9B5A508C5E8D8376E10B5B5D1E7307680B7637D43B6C3233B3075301EF46FCB1AFE2B886B0F15DB47DBA8488F8AECB54B1BB1C258",
	mem_init0 => "A2B26C3D6860BBC1738D0E6CA5268F163797B22861EEF90A1DABB2BD61828B52136546D273CB21DD65ABEAFFF225C82BBCAEF75FCC88F429C56C0E50028F432EB67C69F1158CC906450D1B8256147B01E37D50DB45D46F6B0EDA61D69A44DC4408E4996F71540E5DE6ED899FA0CB4BD18D5E65038C632578A1F7396DEED9ACCF5A4AD6494E3E8C49FEBBC74B476BB0062088F10A4BA0739D188271C5729CD2E09EDDA013EF289E414B10142F43896A0E2768C04DD0BD31515E6B07DDC01F28E3525784BFF8C1107B08468415E735D46A201FDFFA33FA000278C01FFC007F800FFF803FC00FFC0FFEC0023F80F1F0787C3C1F7C60118014671DBA64F0E278787C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000217163B2C5638F6FAACB6D6E4094B32FB25F7CBEF87579FA72FBE397C476D472865316AF204E578C62BBC27EF7F17AE2E9A9F526E989D1A050B87FCF969F7DDFFB3CF7FD73FBE70BD997DFCF8D4C979EFEC2C98DB77BFBB735F2D5",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E113E694D27040908C269407AC41A354C7F9D635EE09FC3BE8D60C57016F63D6C92D525D701AE39A170E6C646EAD24E3159EA928ECB90B92E40C4DE689A47F19778B76AD97B31282E13D9F53B69496C2BB5F941D4126AC2878E62D4B8A40CC4B8558B56253B01229DD6E60DFBDCC18C9E1921F687CCF16FFF00358F91E8BDD3433E7B8F3F9EBA1CB14FA07C393633D027A7C111CD09BA11C958380FA18C47BE061E0C3E0021FF82EFFDA8301FE70717D8C0CDBC7E7D8380B77BFC48338E2922006743269E1624DF19F275DEB174DEF63043F1AEC9EAE4F041BC53CE48F8DB7A221ED102689935AFDEE9B4E56CDF6663764EB264A4DE2FCF11D70A752246EEFC4",
	mem_init2 => "A90ECE3C9D093F1E9C439A078ECFD68E637D71E7E41842C88FF9DF93F7F4A957B6B0E4395A6843B181487755C2C6253AA6C402C92B16301D4A766CB5E90F6685F06E49407B71F782074D76945067B095EBD6A1A57B649DDE38A4F80D825B14DDDA533775AA5F10B99AD671A6E41454D6C30B295A4AAD25B492DD5156A575AA694C222A6AADAB5E9CAC951BCCAD5A54D5C24B1D1AB51B5792D5D50DE8298D25B2E98BD96B5C3934373930FF03F99C0F014585A3DE5880E271B13EEEEECC1FE1C77EEB36DC3E1850F4A32E9F39B9D320FB4E19A7C8DFC0470A0BB6FE304FC777738A1CF64FC9666EB8EA5D12BC630816984E306FCFD29A34B3B84CD097720D80EC",
	mem_init1 => "33EA77FFFBA8075A032807453A7A5B8EC3770A90CC363D7C75BB063CEDF0D21CDDE226FDC24A8614D83877843413935E4F778162BAE1FC4D7B1C9BB6D2927E62359A42C3F7CEDD72EF043A4290CF206D2D768A3F566376EAA0668149F449D7051CB180D26FACB1CC9CFC617FD25B322CA5BDB23E08C54E54F66B436FB92C0F93E5A66A63AE06D81344A10167C870DFBE2BFD3FEE03D9CD54D55FD53193D5925900BB951514DCA6FF47243D957D907C22D8932B27509920DDD96B83AFA87F8803DFB9073DAC99F0FB35F0808C06217A89A1219CF9C84D1E3D6DA45C93AC14A01591955233C848EBB0E6EAAF9C3BF77299B9BAA8EE73C775D4786618AC94FE7786",
	mem_init0 => "600C784C6C58F17C4796E264311CC5478873C2EC1FF9D691A03FFA3F8B1B98F1C3D32E0D4663E689E547F6CCB5791E6AF0EA0D29EAA06D0E70925FD582BF35403BCC67355D12116F585890F452AF689D81AAF25273A4F909D2C4651344EF6FE799A27A4737839FBD5089AC70A90C85912E4630DF36F721BAF95CD7DAC631177DD7E8D7CDC20B1479832C2D2FD1E06F823D0CC93A7DD9BD1E859881B3015F984E39B902671FBF99C7EFF7B7C4E3FE7030C7C71D989A1C39FDBCE91BBE4309818605BE3E189F874FD80BFC00BFA15F980F41430C18F253793B5C04F6EA2A440B9DA1F598588DF280D01609D18860B6E28906E376DB9C03A48E423D66D87127239A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "343A64ED8F368499C224E298F36CC0B8A31DEF016B04BBA22DDF0E16974447FC2BE09E744F035112A8ADEC6710B3B39ADBDF6CCE8970344296C35AE1DFA269C78C18D60C4BBA0D9D7A5E3D230F6A33CC18E62003181C0490D248784A842441E30237EC54F9E9B263D9DC8B626480F06735BBF9B1E113C6C6D62AB0475BBCCF0DB454242821514CB67FF911587674043693E4F565F84F48A403026AAE155690F5861AAD9359DDA9D2462C5B19D6050C6236473D8E7B64AB5F3ACF781AB55DE9886104CC5C909BFF38663F0FCBFD0EA2CE98ADC9175E87F89A4F82A7B92B62123390B509F5DF737275BB75D824F7E75410AB4D56DC1620CEF7D661B31EE3E9B868",
	mem_init2 => "C0AF120C4AB9243F11CACE745218CEEBB116A7E068B1F4368B1A021718319899A5443FA5C73D4C149E00532ECA6B7FC14BCC56FEC903A77C2438D899F842FE551F052E9200A50A1C9989BB4821B86E9F38A0B466BDE0B931E2B9068E5474B10B9D7A1C62936C89BA4427D1DD1DC98BFFD5DF21536C65B8EF29181ACEFB35337D8453429B5F5E3FE0309AE64079C632E0E0236D1C07F00AC44D1151F070929CFE70E328F5FC37C53190F3D33FB3A555F92685B343FD522A99C9D09D7B41D45E392B459ED413A228771CCD77895D90D6077FDF4CF6A0C0B1405A6680FD3BDDFD2C7E613B54C6A005D1DEE71A7147053AC6DBEB29FC9EFC1FFF0040840E67003CFF",
	mem_init1 => "F247F2400CF9FF3FF0017F9010707BF220FCC7C3CE0F9072EF6BC119D477767BC0FF2F73C53670BD93DD28E8694ADD084A8E68415FE4708E17E7724B5E136DB1470EB6F41A0EE56A1967763E5C6C2700361C9137258D347FBD1CEFF0A3110A2EFA80818C4494FFEF1A2A5E9FDBFF196CBDB3D6933AB1FE4F8D83DCE8904C6C2877F2280008018792F836CE214F09880C9FE4E3AF86E6F3FA33D18B821FE0CCA7D36A4DBC0D8F7C93A7BF713F18BD7B809AFCF7670C590733808FCBC6FA3153E34737B916C57D4B206EBF6FD737287A249C6DE5041973C1B183A927D2B93FD934B940E0200E813E40565E48D0E3EAE39F6F5F6C47EFE0F781DA3BF1CF235008E8",
	mem_init0 => "6C45725F02F66253C1189DC2102E8DEDAC08E4811F84E0FAFC5CB0F03FB296A84466E11988473FF627ED71E59CF9BBAB522B93382647A6C8915AC537AFC4295862D06DD0E160043756C2303D2A96CD80D1C58A91EF5AE6C6AC894D45B7180E00F15D3CD193C73EE8648C31596BAD88A5DE9C496B6F4A8CCD3B2350FBC40691F4E8E26AFBF81508151FEAC9F3644F528E50407C873F7BCA3E3C76653AE1FA0B8211F5C585F5FF048D82A8A22A5F1D08F769F869B87A7ED55A00AE7FF8CB15B70C703CE1B9C440832E680DFCFD9907CFB302516CE2E201E7E1ABF9BB3A0F03D9C11BA34653E7D1FA8791B8A657285FC3FEC15630650B7BC111D99F34992E348FC4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w12_n2_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w12_n2_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a364~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a380~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a332~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a348~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a348~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a380~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a364~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a332~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w12_n2_mux_dataout~0_combout\);

-- Location: M10K_X38_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7801F00FC3F003F01FA0FFE0069F07C1183F038007F1FF800F87C07FE0003E20673CF3F005F47FFFEF9E07E0C8C426000741C1001C0DB9E7CD76D47C5BE11948D44332C779B1A4845DE501133F1EC9FCE8F5F71C800A2DE83F21F63FE2E8620B3FFFFFFE2000408FFFFFFF0C0000137F01FE80000000780FFC00400E0FBF41FFFC5E0001C6F3E1F80401E0FBE3F0E40F03E7FAF8A090961DBFD7C185AFFC4281513DDD08E135130C41CD4761445B981C1C573C2E6CFAE2D1596F73E7F825503548C50A044607543E4814D6E5F3089EBCCD75543C7E98B4F8466ABE869C9F1037A5B722EF3BE2B366D86CF03A20FF9F8AE3137C21F83E0071FFEC9FBFE7CF7BFF",
	mem_init2 => "FFE30F23018E3DFCFC0E3C280F80464E3237E3E60DE7CCD871FCE078C0FFC1E007C38FF307FF0F0E620731F3E58FA30CFF8C06D087C67C2BF5F0338475B9B78E05CA2C9AF1841FF3F5124F378622F060E397FFAE37E111F25A26C2DB2D39ECEEC12C3ED9A1FF5DAE9EF92DF7B5957940A8242DA6F7FA3C3744C1641479513FEFBEFDE2141E7260DA0C418660506028F8781B7D591695C838130F433BE273489A7870FCC2749F99E070081B9C23F2FCFF0781C03F181FFC0000380E0780007E1E3C07E77F97E0001C1E07E1E0FEFC07C1F1E1C1FC00038380FF1F0E9FEFFC5F860E01FFF1E781F01FF10C187CF1F8CFC271B0E5C26BB6C398627276A2001E32E7",
	mem_init1 => "539D0006813397C5B041CF163ABF2ABF8187117AE65C64FB3A0D29C1238F822E2EB9FAFCCFCC9C742DB9FF831916A0C4F3FDD93115CDB18FE22BD15928B0E04602962ADBB9C988B62760FCFC39CA280700C4203A6355F885AE6CD41AB687335B7005B572A19FA2E3930C8905080B39E5ED28FE7FDF4EFC32CE98E2B032CAAF7FE2276A237F5EF49384D004BCA32581671A7E05FE83C3C0384AA915AD7D8085AF864CC3D058C700E8A835F30531E87D763A6D1FC9B0035EF6411491D732E135E614E7C6E53F83F4E2FEAD8E6F3C20CF950858BC7FB27284982F842C89BE0F7F0CF1B897AB952DC8418D015BB14A44AC2E4A055637D5CC6EB74A4C8A482BE753B1",
	mem_init0 => "488671D5E90C15593032026E26C57703C32E6E0B4FC4008941A43CC7C53AC16FF5949A91C44A463AB85D05E6ED6A580E8289BE7FAE7A0BFE05855C5703DFBC526C4918CAD3CBED3D278ECD605BB3D6EE82D897C181E182DDE09F18C4726158B60100018D1C4FFAE0001E3F788E1CF82F1F1C00823E1F0F341C9C000F08F2C285322F03FFC3607FEF8601C33DCCE6E38839FFFFE1DC081BC73F901C11EE0FE0070C7CCC10000717E5E2187F2E381DE1C85183AC1CFE0C0082805E60C60BD8CA9D8203E5FB7B03EBB08C3124417BCA5A944120E430A017F0A8193002EEDEA5E6441837171879C10303E0E524F43B43F26034C0F81B0BC4DD71B2F257BC94EF3AD2",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "12978E8D144B54F863A33A9D29A185C881CD6056EAA81B1A00E16ADEBC1E7C3012F1323043F08D10C984423DA1777F62BD9FA30DC41BD2E54DBD187B7FB30DA2698ADFB9609F3DF51274A636602B739F02FF218D8419E61380047A0C09C3A2A1724762D89963E3845EDD43C139E48C28FE8701BEB83C10FFE1FFECFE007F000F3386DF07FFFDFFF1CFFFF6380000F80000FB80C00007FFF83C3FFFC03FFFF07E0383FE60E7C00C7E0003F81F03F100071F83FE1C06601FFFC03CFF9E7300000FC1C725B633D00033D7AF227F497EAA7CE8054817B8966056BCA2C4F2F17504082063F92BD041740D91DE95E0EB1F49066FF3866E124A70BD9BEBE25329FF7E45",
	mem_init2 => "E215D373FF8605188C2B49C194BB2C94885C43933845E85704495C1FA4C7241D7D2E69471B1D2C90E5C26C99AB8773DC0E8743CC9B547460D700D87CC4924640FF679A68875A3F8E7BC1253A86E094A664A97C07324B81CFED9301CCA7B70AE7C0189170DD21493FCAE6F7E0D8B4B245385863BC3BC8C2D1207860347BD52E767F323AA377B7C6ACE5B715013A90E33E50C919AAA278FA2658A95828EAA9528E1B97CFD7EBA8A359B9BF5AC6F2E0A39D841522049AFB54EC202B577B4A27CA6A9B02DDF98350CC53FD5D36591D1BCEC8C11F55D0914353151C931991C0F336D4ECEAE93E5642A424CE75B53CD069DDDC9723492EE6FE30EAD39701F15EB9503A",
	mem_init1 => "D9CDC2B45B65D130253CAB8F9E07DA775DA375DBC034A81B9247C691F6FD852D14ACAF8D5CE4FF960A43D42F0090A0652B9363BAC5507565A52B69E19FD93E3E4F66F0A45AE767E9A5289C29A60C84762A67CA822AD92DA59A101A584E70E1142F2893E59FD442D79F50760ADC5D41183AA11A2F7ECD896CE8762E0A0F878D432B43B7F3E699C1DACA5649E7713686385C15332DDBBCF0FE2030FE0C03C187CCE03003CFF0FC030FF10FC07F94FC360C03F1FF0700C060001FF800FF1C000CF873FC1FC008C6CF660F80631C88E93C001EF9003F9C863BD2E058315693DB5292EDAADF43A5E9F2091D392D4297F06457AC16F9FB7B1998242030E67D5BBC459A",
	mem_init0 => "D8A8B087683D7713DD0B27BC1F31C5C580CCBAE8FC36A78092BD267EC48732630CA267491B62FCE5C2D109AF4EA64F2CDE01DA091BD7E5E9CBB6B5023CF098D89E004167F7C4D02D7B8933A30704FCC1D3D6034AED182C7C97E45890E16095F4AA570B5EE802AF3B8D5F39A66A06AE49018C0D8C03CC42859B52832B7279D400F01E8011F800000FFFC0300079FFFF807CFC023FE7FC01CE50FFF01A603C07EFF666F9F0F068D9F06ECE47BF009FCD4273FCE29A194107E6D2C000CF3B878803F9DD84BE8FADAEF2170CEE1F85CDAAF5BF029468E3F3C01B50C386CC5C5A9141FF83C181D3CB6438C4F8B7B568EFB64301B638347ED7EE9326034EFF7FCF2DBD",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "23C30400FFFF2030018E1C79E3C60439F9800807EFFE2020879E1C30E007FE7E030019E9CE0C30E1877FBE19800C7FC60611FFFB801870F377B37B83089FE1860E7FFB83083861EE5EF0E1071878C1841FFDE3061879838C3C60F20E3C71838F7EF1E70F30F3879C3C81CE16703387BC79C0C01EF1E70F7811839F0C40679FFC11007E48F2EF967803C3FE00F0EFEFF80003BC19E0CF04F063E33811E7FF0C2087D77C11E19E08707FE0183339FE00E0EC863C3BC19A5C78EF002C77E10800B1C1843C62431E01300F004C54C05DA111CF9898E4503C71C869CCD9E5A0C67160431A88C7C10C6DD8753833B6AEE4E3D25038803F4D48EB57F2B72D38714636B1",
	mem_init2 => "5274DB6AA751D7922556C04FF38003FEFF80001FFE001F3EFC7871F30000FFF7C3800FFF00079F1E1C10FFE0003FDFF0C007FFC001E7EF870C3FF8000F3F7C3001FFFC00F1E3C1830FFE0007F9FE1C007FF2003CFDF0E083EF00007E7F8F001E7870023FFC3860F3C0003FBFE3C0079F1C001FFE0E387DF00001FFF8E003FF8E0007FF87801FFC3000FFFE1800E1C7E007FFF1C007EC00007E7F8C007CF84003FFFC4003FF80000FDFE7800C3878001FFFFE21F0818007FFF8600FCE0C003BFFC3007FF8E001FFFFF001FFEF80C07FFBD81F1C3C60E7FFFE0070E1E3073FFC780FC606183FFFE0C01E30708C07FFFE01F18384407FFFF0079C1C6001FFFFFFFC",
	mem_init1 => "C60001FFFFBC07EF060000FFFBE03EF8700403FFFF00E3C3FE001FFFFD0F04003039FFE7C07E6001018FFF7E67FF00000CFFDFE03FF0080601F6FDE3F38000300FE7F81FFC00013079FFFBFFE0000107FF8FDFFF830000087FFCFFF0007000E3E7E7FF80038F021F3F7FFC00083879F1F1FFF80000018FFFFFFE0000000E7EEEFFF800000001E37EFFC00002021F1F3FFF00000030F99BFFFD80000007CF9FFFDE1C00401C67FFF80001E0C1C1E7EFEF06060E0E3FFFFE20003060F1FBF7FFC00018079FFFFF18000800387FFFFFC0C0C401C3DFFFCC0006061E1C7FCFF000070661FFFDFFFE0000230F3FFFFFFE1C011079FFFFC000F041C38799FE1000020E",
	mem_init0 => "1E7FCFF080000060E1E4799F800C1007FFF7D8F000001838FFBFE780000001EFD9F638200000003CDF1FE200000033E7FF8F1C6000000E3FEFFF0000000FFFFFE38000000007BFF3FE000000077FFFFFF000000003F7FEFFC0000001FFFFFE7C000000007FFF1FF800000003FFF9FFC000000000FFCFFF0000000C01FFFFFF18000000FFFFFFF000000007FFFFFF8604080033FFFFC070400003BFFFFE400000003BFFFFF0000000001FFBFFFC40000000FFFFFFE20000000FFFFFFE3000400007FFFFF1810000003FFFFF9C04380001FFFFFCF0C1C0000FFFFFCF0204041E7FFFFC01103200E3FFFFE7C00130261FFFFFFE1C018338F9FF3FF000C41987CFD9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E0488F3B4A463D1C501B5A6F8B3A651EB453AD90463335E6807C04238006BBC0CF73C327E430368C79F037F30E11FF83C2E5F0BEE0088017A8EC4EA1C3307C9BEE3B83E7132CE1006E0F28003840C0FFA3BFADB87425A9B5CE5398E45D2DABEC9AB2C58AAE9ADA8B192C886DE9DD1A8263153AC695C9C8E8CC102043D64FC440B1E9D7BC026CF8E3F4B70E00A03FD1B1E79085BA1F523B273ACBE093290EF18E7EE0FE655EDF60CF1F1ACD71BEE2DDD3A0A89858D1270DB8B67D05DC59D3A91862B5BE2256206B8799FE699C65863BACE1683B0F3E3CE62C7D14083237E6EDA47A45DB07DE7793E414B670F05BF57B0EF6651356535D10135B637F9BE59DC9B1",
	mem_init2 => "C96708E75FE1D6AA8518D4E984D18748F88CC05952B8C217D3E56B8C63023E746B5D997289EF4A818DFD4462A55D26EF7A93641B0039F28DCE8BAB9D94EADBAD0C995E51431716078347786438305F9BB0D212B11E291273010AE1ACD229CFB9FE0057F83C027DFFC1FF201C7E10FFB783FE01F403F003FFF071FC087C2BF030333FFDC3FF801800FFC0C80070F81387FF46F935E31FEEC3E923E79525F3EC37FEC88006C0C9350F06A07C47E7C80C2800603927E66CB4C0030226FE674DBFFEEDF1C7A615FCC0E260CF0FFA7968F5195B3F941D6E989A478C4ECFA5904C5C7700397CF89E76BC1171EC303AE3FFEC9E641FFC77DF23BBCF1F8E33FC8038FC0F",
	mem_init1 => "FF8479E01BBC73F8C79DF803CF80FFFC071E019BCFBF1E79CF807CD80FFE9471E0133CF3F3E79CD9878780FFF8479C013FCF3FFE73FF8079F40EFD8E70E01378B3E7E398F8078F118E480F380339900673038603BFECC7E60DAA06E25A3303B665E7E5D8FB3ABE38E7FF1EA1B28FEA83B9FD30008F2301FFF89084119B6303E6F843047F9EE0191FFE20324BFFDF3061BFF0C013949C033CE0000D1BF771EEA1BC033684639B0204019360F20900F3C47CA745CE804FBC7233F27E5F08F01DB3CFE1903909F1C01E17ED0938F99F8A040FFFE01D843C66C9E666749069C0C717F93FD508F1A0603C60ECCD83BA0B4926416A9A571D485E4D62500DE2A38D23B3",
	mem_init0 => "DD4F581ACEF80C71758EEF7217EE00000000002AAAAA5FFE7803800EFFFF80061FFC8000FFFE07FD1E00001FFE6003EBFFC0000FF0FFE5C03C000FFFF01843FFE8003FFFE8FFC7FC0001FF8C003FFFFC0001FF0CF860C7C003FFFE01C00FFEC001DF7E3FF41D00001FFE2003F7FF80000FF07F83F03E000FFFE01F87FFF000039F80FFC7F81381FD8C007E67FC0001FF8FF87007B0387FFE008031FF0000E3FF3FF80180003FFFC00FF8FF84007FF38F1DF1E00C0CFFC00C3DFFEF0010FDC7FE79F19F00F9E1001E7FF30001F8CF87FC63C30F3FF0018FDE7EE00C31F19FFC3841E37F30001FDDFC43863E70F3BF080859E7FF0001FF9FB080459E4FF3C70238",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y15_N24
\aud_mono_1~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~67_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000110110001101101010101111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a188~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a172~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a140~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a156~portadataout\,
	combout => \aud_mono_1~67_combout\);

-- Location: M10K_X5_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "061EFC0F3A781898FC118E5C13C60001FC000E044E1FFCC7CFFFC1E4381900C7FF30F31C3FFF841C070FF0F0EE671F00707E00000600FF1FE7C3F3F0F00820CFFDDFC0001FFE0C180F0E80F8AB81F913EC75861C007C0CE037F09BDF4BEF6F0727001EB848C26E473F03FC1DBC1CE0F26223F91590CF40CEC77B03241C380EFE2133707893F0098005CB9307F7980CC826027F19688CC8CFCC7C70217182EE4EC1E1C70F879C1D763961B03678952B9C819F07F81C80BFC00F9A384BEB41EFBC9C187860F807BC00609FC1C7AE1F0018787D21ECE07FD8F0A3FB03E312EF06063F300F804FF81E01F090F8207FF32103FF11EC0FEEE7207F311FF811DEC4433F",
	mem_init2 => "267800BFC7C086FC0F878FFDCE0E7E6065F233FE30189203E71707F80607FF877CCFFCFE007FC1F862CFC7E801FF0301017C8F840E781FF9DF9FF2613FF8F0CCFFDFC018F9C0070F9C0C181FE0F3200FFEFBF06BE7F7C1EF070301F80601E03C3F41033C64006FF99063FC74C7C3F1CF9AC6F1D83BC000E041823D798E077E7E0FE1FF36F3F18F0F04793B33E1887A0D001CC1988F7F878FF8FCC02079E1CC1FFA7DED1E48D9EC63811341CF9F3F5FC67E03FE0F011E47F7FCEFFECE9C47E7600060000F0CBCC1833023036059FCC3C79860FC2F8FF0E34807E07CA40087C3773C01F323FC1CF700D8FDF71D23BFC31F83BFFC210CF4E0FDC7C6C9F77F9E63E3",
	mem_init1 => "FFFD039FE18F35B071F38A6073820827C741E0E19E040809B80FBC390FE301FC23F9FF3D9FB7FCB61BE1FD1BF108400FE1019E384D86380064FA706931F325051FBFF30F9FFFFFE07E30000000000030143006200000000AA80597C38AAA8000C00001F0007FE8FC7FFE7FFF001FE003C001F000F07FFC47FFFE7FFC0CC40240000000F8403EF83FE8030030800000007FFFFF06143100DC3EFF00C2307FFC20A01E0BCE239E000F3E01C20FFF0006003F01FFF0CFF801FC03881F0FE00007FF10FE047FC8330F98003FF83FE00FFA18003FB807F83FE097FFFFF20FF07FC07FB8001FFE81FF01FA00002000FF02FC23FE80037FC3FC5F00FFFEFE0FE0F87FCF",
	mem_init0 => "83FF03E87E01B803FC1E00FFFEC3BC0FF8007F1FF0044509FE1FF17FFE01800000FE1F8FE0F40C0FBC1F43E3E181F67FF0E788B08B78591DEC3DEF2B0703F80DFC1FF86CFF203F83F703E1E007F01FE0987EE07E07FF038F041FE00207F1F000F80FF8063F183F0C9C8247FD07E0DFDF7840B6FE0123BC9FC00EE1F70670FD83CE1C71E01FB07803EF1C02EE0FF02083947C03F70F30F30F782E60E71E39FA07C07C43C00FF8F084187C47C05FF9F807CC70C3CF3838D08F0C5887EF1A10E7C91E60FFEF1C19F3CF1C37A3831079C1C47EF033E43630C40C3F00C38F3CF3C9FF1871C39E1879E3861CF1FF2F3077631808E1EE0C70DFA7BC9FE18E0EE0F30338",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FE01EFFFC007FC043FFFFF0FFF001FF807903FF6F9F8016E0FC040EF000607FC2067E103F600007FF0000780FC007A180805FF22FF00507EADEF1383C6C3C30DF15900BF3397D80450ADCD9F3BC75A0EE9B1AEDD2879DBC305D98213CB9E1E7FF01F66195C7226382F638040FABE7C20C00FFC840523F82E783FDE77923BDB03F0FE3D833C204EDF3F2003ACF8581FB9F89180764E66C0D9F590EBA6D3D3FC7CAE0033FCF003FFFF00078380E07FF8DFF80063FC70600FFFFF81FC3A387FE0FFFC003C7F9C000FFFD801FC1F863FFCFFFE003E3F8E003CFFFC083F9F81CFFC7FFE4C3FDEC3E01E1FFC060673C037FF3FFFE33F47C0F01C0FCD00073BE10BFFFF",
	mem_init2 => "FDE03E70005C0700060001F87F183FFEFFF83FF0002FC1046760000E301C0FDE704C3BF80003FFC003D8000F80C703FFFCE10C780000FF0004FC20131007E1F8F938CFFF80803FA0039F9C0DC009E007FF0C31FEF0600FF0C1CF3F86F0000C03BFC0F87BF00C07F8F3E1F78FF80E060187C8003EBC80C3FDFA00010008887F47E7FEFEFE7E783FFC8018060003A003C381F8D7FFFFFC1FFE001F06800134009FE17FFFFFFFFFAFFD801E00000002001BCCDFE77FE01200000001400FEFFFDFE0043303FDF38000713FFE7800018FF7E7FE103FFC3E1F8FFC07FC03FE00FFFFFC000FE05F00FF80000307FC00FF007F80007FFF9800FE1BF01FF9000000FD03FC",
	mem_init1 => "1FE00C7FDF801FF01FE007FFFFFFCF003FC01FE00408001FE07F03FD80047FC07E1FC00FFFF01F80F07FF0807F07C0FC101900FC3F80FFFFC0F80F8C003FE7F807FA807F1FC003F03F080000FC07EFF83C00043F87FFF1C0003E1FEE0FE000567FE68EBE0811AFEE47FD9F80C1FC0000F3CE0007FE7C07FFC03F9F81C07FCE00E1C70001FC3C0FFFC03FCF80C03FED0060E78001FC1E07CBE00FFF80200FFFC0393DF0017F80F1FE7007DF801987FFC01FC7F800FFC01FFC0002FFE081C7BFE00FFFF0047FC031FF00C3FF70009CFFE406FF0C41BE7007EA0005FFF0003FCE78027FE31CF59803FFC01CFF9C010EB39F41FFE784F39821FF300EFFF8021FD39B",
	mem_init0 => "618FF1C250E120FFB003FFEC04873A4F8D03FCFB0F61F87F8C01FC7C0723F81B8FC0FE7FE7F0343D8B001C0632600617C3F9FFFFFFF37C39800F00483084044F8FE1FFFFFE0787F1CC1FC01FF801FF05CEFF8006FB808883FB07C007F847FD88024FB000FFFBF9FDF704F881F838FF807CDFF0007EBBFFFFFF20FFD3FC40B74397DF51C03BF086129A1FEB1D81BEF6B1C1EFA0E3C60E9007150F763F2480AF0118A43055F9D0B1A434921A166C1D7678D93C14D0A7EA59C8DAA192AB112278E041B32207F8E64C010E0568C2A787ECC1F020B86EFC493B24692F37779F68044C9E89B0FAFD7173C0C1DB78174386E05BCD41E6B303517E173088AE64B23C7700",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "99DBB51DA8850C0275F2C9B320F6D3FC0E2DF087B705F6D99A1BF69DFA133CE00FF02823E1120001190897980EF07889A384479844681A32B1268E0DE4834B41FD34248887833CCC36C23CC0301E405113C47623E7AFF93069EF0EC007921F3883CC2FE11C57109C6C700338C5916ACDEB6084E97C5F41644E0FA9C0D89ECA4A176253182302D12F100200A91BC2D171216EE648C258BA09FEF12B404DE730B7FAB977F9AA92D2B92C3751B4992ED414AE7F4A9B34A6D1C6B6F69CDA42F3B6B317EEA054579A2B6271250DF49BD0C43EB462DF72E16F61A999D63417E09CB294549D233E1D93DB76BAD09B5F6C97F22B0D4D8DE496BAFD6BD5EA5684A964D119",
	mem_init2 => "0AB1C91A5C240B186509C634DDDF5462EB49A2051D19B5E58994FAEEC9154C131D74ACCDEE99713F0871A89202251CC8B6EECB9C448A849E638F6EE1721154DDDA2E93DE37DA49BE97D427F273DC527A2E562FDDD7A8A711B5BA179E72B0DBD43198BEEE70E731B98A47866FC42A9C3F561F8CE7C5885E6994F8CF6014B403A4386A7B71029F4DE59B0E3FF1497160D073D3E329D1E70101F417F64E805B77E452D0D36B8DC1C601889E7B1415571CE9F18ADA60F4BB0980C0D122B4F4E8A49624D04842B4F0A0C81F9A67D9AF923DFFC8BE692C7204887DCD0044846527283D150B3BEDF33B69ECF4079377AE371024CF072403BFDBABBD044923940C832622",
	mem_init1 => "460CEA04FA715697116EC6DAF7E24E3CE32BEE1263A0153F2B837A4E5B05E6B3C36B926224D931F495CF30EE90C3EAE88CCF4CA3D00A03D6F3D5BAD185F6E56FBD5567E433DF383BF2657916161D35AD96A504622C8F76FC821656A448D14B325A8FBFBB50E861D0B234EBF8F8E5D277F4249282369A3008AE9E86B7DB9E9B2A02E3B24E5B0AE1D8A75DA1C917D40F091B1144CAC09A20BC4E98320A6BD01C57161B9FAC0081C0882E182EDEE401D68B51826163B7E95FC871DBD96A237DF115100F4ED8BF8B796299434C304CBB52D27AC9D9EE3B1E7652F4F0AEFB6F4F4DAB0BB977CF67B014A5DE7FE61B3E5323D26C1933ED7E54E11F9C588A56D409FCCD",
	mem_init0 => "0ACCAC659DBC966833D36C680C6CCD5E93FA3A86A6C0BC6970CFAB41149468A4BE9789DBB4095A63B325C10771F83F1DA72E161D78728C85C048DC03858CD9B35D4780BBDF54F43866011FE381C07FF1F1E40FCD7C8BFC877DC0FC9E003F0C8301BC33A1EE00F03FF0040B80DE0805FFE73F1C7C0FFBEDC01F0040718FE0542F0F71F8BFFC7B8EFB200F00DF03E0040381F871E67139F7C382FB4BEDF81E007F801BC00CCFC01FBF47E101F1B900F3E13DF9C3117FC3F7C99D87FCC1E7F05C01840C62791001B011C1FC053CE03C0010C5F187E03E0807F803F87C78C678323003073D6013FCF7C0030379CF807E4DC733FF7F87E3F0E0FC1EFFFC0FF01C031E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B180DC1E63A2423001800FCFF1FDFC06023FDE005EA0E80300000C7FFDFE0FFF81CFBF98000400003F3E73FFC1001823CFE218F873F068FFFEF061FC180FD1F83FD005939FE978938BA204E8C2625F6F5930348A088029FAE740212FDC7047FB0314777AE89D569FE4A4A357DE52FEA97E4306649D727A653DDBC60D67C4A8BA33281C2E7490B408FC1809D10B63834BBE9EF8307FE84385BF26D0F9F7D4F5B198F5527855BC0F7E13E8F817FF5BFFBA0002784977DB0C6210F6C87A9BC2C5C0A73F6FC3B099D827BD804AE1FFD065B7CF7BFFE803F87EE5802F7A81FE27492F49CF00007DFCB3FE3EFF0C67FADFC09821A9007B190279DEBCA74448FE221471",
	mem_init2 => "B3AC0C6CB1854E2CD90256183F0E70CBFFF007FE01FFE013BA0DDC26001FF801BF80DCE1E660FF507F983FC407C7EFADC7E4E0F6607B3C1E9A1F2F07A207FA916D70F04C65306DCC02AC77A61BF1F308E171701EB09EFF0F61C4DFA7EDC055C034BCB18770CED4A601D31F61C6A434EE2099DE35480B4BF7C223F9C1F661F2700D781E6F8E2607D312C9C1E2C0636E7D862E4917C425A5F3D511EFD8FF6D7C9EB64F0B4FC5A043CBA5F470FD382E9C1EC80D660493C9A9E1D7607D20381816CF0F270FDAC3AC8FFA833026B598784F9E41BFBCC7578443C2228160C1BC60431ECF37F6010F7E40E28FFD5F612FFA4F7856E027CF41BEFE080280E7A0034FCFA6",
	mem_init1 => "1E8500CC8787BC3D01FE85B093CC27FE2B600C1FFF3FFF910EBFC7280199FFD15FEF0BB5F7F9E3E1F5CF5E7A137FB9BFEDE203618D38C1B9F09E8DABFC48FF1E6700077A3E06EBFCD01F84DEC601DCFFEA03FA0EC70220BF821E1E043EF1AF801F80121FFF00007FC07F1C1FFF8E001FFF807BA7E0FBC4000F103C2E3A8445D377600197D8BE6219CE547ED47F1FEC17B87C441073600E2BC7C04F80F072D50782C03392062198586EFA96FEE745A81FFE00E7B4E0089667EA034087621E3FA2697943390723A11DECA737382AC4D8E83D9E2A0911C3FBDAFFFBC039CF832F1416C7FF281E6A89FD5641EBFCDB5B6E060FA38EA582F061F3B0EED458953EFD5D",
	mem_init0 => "428EB1B79AA3AC59303BD3DC763A24078D7A08810538E3D194D025E8092B890AEB914286D37ED0FDC8AA539F0693B411B22CF3A8F0CC3BC679001F4800EE038331FF10EFE27F1876B8039E07C005F409E8E1F470FD383D101FCA0B6603D703A9A057D068A836DC1E4E0D3F070602D941CEE6E67063303DB82ED90F679BB1C399C1EAE67EC1B9FEBC8E3ECE0F870347331B75E37B5638B1386BBC089B9E472D27D69187E9E02CF8F2F0780027F800C003F80007C07E03FFF87FFFEFF0FFE0007F00000FFC02C23FFF07FFC05FEBE000FF8000183F80BF7FFFFFFFF897FC400026C00000C0007F9B37FDFF000080000001FC1FFFDF11E418FF77FFC00000FF7FF8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284_PORTADATAOUT_bus\);

-- Location: LABCELL_X30_Y16_N30
\aud_mono_1~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~72_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a316~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a284~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a268~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a300~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000000101010100011011000110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a300~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a268~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a316~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a284~portadataout\,
	combout => \aud_mono_1~72_combout\);

-- Location: LABCELL_X40_Y15_N30
\aud_mono_1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~113_combout\ = ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- (\aud_mono_1~71_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\aud_mono_1~72_combout\)))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- ((((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & \aud_mono_1~67_combout\))))) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\aud_mono_1~71_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w12_n2_mux_dataout~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010001000001010001100110000101001110111000010100011001100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \ALT_INV_aud_mono_1~71_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w12_n2_mux_dataout~0_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \ALT_INV_aud_mono_1~67_combout\,
	datag => \ALT_INV_aud_mono_1~72_combout\,
	combout => \aud_mono_1~113_combout\);

-- Location: FF_X40_Y15_N31
\aud_mono_1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono_1~113_combout\,
	sclr => \process_0~0_combout\,
	ena => \aud_mono_1[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono_1(12));

-- Location: FF_X36_Y17_N53
\sound1|da_data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono_1(12),
	sload => VCC,
	ena => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|da_data_out\(12));

-- Location: M10K_X58_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0F827F807C03FC9FE00FB07D13FF80E807DC3FFE0FF83F83FFE02840FE49FFF07A81F4CFC3C01F81FCCBC3F82BF1FE47F59402A25F123FE500BC9FE47FB0000791FC8FFFFE9FFC3F89FC20200703FA1FC20F01F80688FE100007E03C0FFFE3E17E07F01F9F7FFFFC7FC1C3C000000000F00001FFFFFFFFFFFFFFFCFE007FFFFF03800000000000000FFFFE3FFFFFFFFFFFFB80000007FFF8000000000000007E03FFFFFFFFFFFFFE0003F800000100070000000007E01FFFFFFFFFFFFF00000FC00020400000003FF03FE3FFC1FF83FE0FFC0003C0807FC03F80FF87FFC7FE1FD83FF8C3C7011E0D861F81FF8CE0E3FF0FF81FECF807C0E67FF87F73D6E6FFC0",
	mem_init2 => "623801E00003FF3006F6BC000FC00EF8767FCC00118BF80023C027FFE07F01FC0FFFE07F01FC4FFFE07E00F807FFF01C00FF03FFF807F03FC07FF801FC07C01FFFE03E00FF03FFFE03C00FF03EFFF03E01F807FFFE03800FE23FFFC03F81F807FFF807F01C007FFFC0FE03E01FF7F01F007803FFF80FC01F00FFE007F807E07FFF03F847F0FFFF81E01FF03FFE03E03FC67FF80F807E80FFD03F01F8217F00FE0FF01FF00FE03F01FF807E03F0077807E01F007F80FF01FC07F81FE01E00FE03F807C01F807C00F006FC1FC067033FCFC03F0EFF81003FE23F83021FC67FFFC33FE0FFFFC07F81FC0E01F01F3FE01FC31FFF063F80FFFC0FF01FFFC07E007FF9",
	mem_init1 => "E3FFFE07C06003F0023FE00FFF87F87FC1E3FC3CFFF1CFFF1F07C01007FC000EF3CF1FC033E07F9F000003F83FF3E008E00003E1EFC07392760FFE38620CCC0FF8EB703340FF07907300E6F1827380700FC037FFE00F803FFBC01F027FF7803E01FF9F00FC07FEFC03F01FFBF00FC03FFF803E01FFFC01FC07FFE00F803FFF007F11FFF007F88E3E30EE3C81C63FCBD83807F0C18780F0003FF0FE0003FF87C0003FFFC000FFFF0001FFC07F94FC000FFFF00007FFC000001FF800FF00000CFFF0001FFFF800FFFE0F807FFC00FF3C00000100001C8003FE007F0079F01FF8071F80FF00FFE003C08FF8107E01FFE01FE039FF83FF03FFE00FA23FFC20F821FB",
	mem_init0 => "C00FA23FFE01FF03FFF80FF03FFF00FD11FCB103C19FA7803E81FFFE077F3FFFC03F447F1818F167C0C0CFA07FFF01DFCFFFF80FD81FE580080CFF00C0F44FFFF878E05FFFC0F8117F83E0808FF400FBF0F9FFCFDC21FFC3C79FDFC1F99C4703E0E0F41FF8F0A0FFCFBFB9FE7C01E00002401FFFFFFFC20003FF80009FF9D400F01FFFFFF800000FFFC000007FFFFF800000023FE7FC01FFFFFFF0007FFC000007FFF9F0000FF80000007FFFFF800FFFF3FC001FF8010007FFC0000003FF880001FFFFFE800FFFF200000FFFFFC003FF8000000FFFFFC003FFC3FFC01FBE0000003FFFFFC003FC00C000F87C00E03FBFE1B638240017E00781E0000007F20030",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "23C30400FFFF2030018E1C79E3C60439F9800807EFFE2020879E1C30E007FE7E030019E9CE0C30E1877FBE19800C7FC60611FFFB801870F377B37B83089FE1860E7FFB83083861EE5EF0E1071878C1841FFDE3061879838C3C60F20E3C71838F7EF1E70F30F3879C3C81CE1E703387BC79C0C01EF1E70F7811839F0C40679FFC11007E48F2EF967803C3FE00F0EFEFF80003BC19E0CF04F063E33811E7FF0C2007D77C11E19E08707FE01833F9FE00E0EF863C3BC19E1C78EF003C77E10800F1C7843C63C31E01F00F007C57C01C21F1CF98F8E7C03C71C00F8CF9E7801E71E00F18F8C7C03C61C01F38F3878E7CE3C21E38F00F0C78E3C73E31E18F1C70E387",
	mem_init2 => "1E70C30E3C71C79E3C70C04FF38003FFFF80001FFE001F3EFC7871F30000FFF7C3800FFF00079F1E1C10FFE0003FFFF0C007FFC001E7EF870C3FF8000F3F7C3001FFFC00F1E3C1830FFE0007FFFE1C007FF2003CFDF0E083EF00007FFF8F001E7870023FFC3860F3C0003FFFE3C0079F1C001FFE0E387DF00001FFF8E003FF8E0007FF87801FFC3000FFFE1800E1C7E007FFF1C007EC00007FFF8C007CF84003FFFC4003FF80000FFFE7800C3878001FFFFE21F0818007FFF8600FCE0C003BFFC3007FF8E001FFFFF001FFEF80007FFBD81F1C3C60E7FFFE0070E1E3073FFC780FC606183FFFE0C01E30708007FFFE01F18384007FFFF0079C1C6001FFFFFFFC",
	mem_init1 => "C00001FFFFBC07EF060000FFFBE03EF8700003FFFF00E3C3FE001FFFFD0F04003039FFE7C07E6001018FFF7E67FF00000CFFFFE03FF0080001F7FFE3F38000000FFFF81FFC00003079FFFBFFE0000107FF8FDFFF830000087FFCFFF0007000E3E7E7FF80038F021F3F7FFC00083879F1F1FFF80000018FFFFFFE0000000E7EFEFFF800000001E3FFFFC00002021F1F3FFF00000030F9FBFFFD80000007CF9FFFDE1C00001C7FFFF80001E0C1C1E7EFEF06060E0E3FFFFE20003060F1FBF7FFC00000079FFFFF18000800387FFFFFC0C0C001C3DFFFCC0006061E1C7FFFF000000061FFFFFFFE0000030F3FFFFFFE1C001079FFFFC000F041C3879FFE1000020E",
	mem_init0 => "1E7FFFF080000060E1E7FF9F80000007FFFFF8F000001838FFFFE780000001EFDFFE38200000003CFFFFE200000033E7FF8F1C6000000E3FFFFF0000000FFFFFE38000000007BFFFFE000000077FFFFFF000000003F7FFFFC0000001FFFFFE7C000000007FFFFFF800000003FFFFFFC000000000FFFFFF0000000C01FFFFFF18000000FFFFFFF000000007FFFFFF8604080033FFFFC070400003BFFFFE400000003BFFFFF0000000001FFFFFFC40000000FFFFFFE20000000FFFFFFE3000400007FFFFF1810000003FFFFF9C04380001FFFFFCF0C1C0000FFFFFCF0204041E7FFFFC00103000E3FFFFE7C00100061FFFFFFE1C000038F9FFFFF000C00187CFDF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0F300001CA59FF00FC0003FE203FFFFE0000BFFFC103FFFE800007FF800003FFCFF0003FFC30000FFFF00003FFF00003FFE1F000FFF880000FFC4EA0037FFC000FFF83E003FFE100007FE000007FC0FF803FE03FF00F7807F801FE01FC01D700FE00FB843F8471E00FE03FE00FF01DE007F01DF007F80FF807F00FF803F80FF081F807FC00600FF800FF0FFF807F07F9E01F81F83E1FE03F3E01F00D81E03403FEF80FE17E0F00FC4FE0C87F81F01C03E11FDBC07D06FDFC07F03F07C67F12F07F87F1BF03E3BF997C1FE5FE48707F0FF3BF81FCDFEE1F07F33F3FFE47E2DFFFFE1FC5FF69FC1FCCFCEDFC1FC5FCEFFC1E4CFFADFE1FE4FF0CFF0FF27FBBFF83",
	mem_init2 => "F9BFD5FF41E0CFEEFFF0FE27FA6FFC3FC9FFBFF8AFF2FFE7FF99C8CCEEFE307F13FC3FFE0FE27FBBFE019008F70EE0648CF0E9F38F8866581E0FF71E893783F807640E39FF007F383F07780799A1FFBFC01E000F1FE01F9F03F7F00070000FF8000040003FFFFDFFC000001FFFFFFFFF800001F4000000000071FFFFFC2BF0003FFFFFFFFF8000000000C000000003FFFFFEFFFFC03FFFFFEF0000008000000080001BFFFFFFFFFF806FFC40000801DE40000027FFF7FFFFFFFE267FC0B900000003F87FFFBFFFE0000013E4000BE7FE0CFFFFFC2127024FFFB7EC00007FFC10E7D900FFFE70366D70003FFA03FFEC9E641FFC07DF23FBC01FFE03FF8038FC0F",
	mem_init1 => "FF8079E01FBC03FFC01DF803CF80FFFC071E01FBC03FFE01CF807CF80FFF8071E01F3C03FFE01CF9878780FFF8079C01FFC03FFE03FF8079F40EFF8070E01F7803FFE018F8078F118E780F3803FF8007FF038603FFE0C7FE0C3807E3C231E3F0643FE418FF00FE38E7F01E3F821F8F8381FDF0008F3F001FFF808411FB6003FE004B07FF80FFF81FFE3FF203FFC03061FFFFC01FF01C003FE0000F1807000EA1FC03FF87E39FFE0401F300F001FFFFC47CE07C00FFC0007E301E001FF8F01FBFCFE007FF0801C003F001FFF801FF807C00FFE001FC003FC007FFF01FFF8FC71FFC001FF839FFE03FFFEFCC01FE004FE601FF81871C0040007FC00FFF83FFFA13",
	mem_init0 => "FF0040DFFA8007CFC00FFE0017FE00000000002AAAAA5FFE7803800EFFFF80061FFC8000FFFE07FD1E00001FFE6003EBFFC0000FF0FFE5C03C000FFFF01843FFE8003FFFE8FFC7FC0001FF8C003FFFFC0001FF0CF860C7C003FFFE01C00FFEC001DF7E3FF41D00001FFE2003F7FF80000FF07F83F03E000FFFE01F87FFF000039F80FFC7F81381FD8C007E67FC0001FF8FF87007B0387FFE008031FF0000E3FF3FF80180003FFFC00FF8FF84007FF38F1DF1E00C0CFFC00C3DFFEF0010FDC7FE79F19F00F9E1001E7FF30001F8CF87FC63C30F3FF0018FDE7EE00C31F19FFC3841E37F30001FDDFC43863E70F3BF080859E7FF0001FF9FB080459E4FF3C70238",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7FFFFFFFFFFFFFFFFFA00000000000001FFFFFFFFFFFFFFFFFFFC00000000000073CF3FFFFFFFFFFFF9E00000000000007FFFFFFFFFFF900000000007FFFFFFFFBFFF00002103EDFBFFC00003EFB6807F801F7FC800FFFE8003FF63FE2E802003FFFFFFE2000000FFFFFFF0C0000037FFFFE800000007FFFFC00400E003FFFFFFC00000007FFE1F80001E003FFF0E40003E003FFE090801F801FFF85AE007E007FFDFD0003F003FFC1FD007F001FF81FFC01FC00FFFAFFC00FE007FFC03F007F003FFE00FE01FC00FFFC07F003F800FFFC17F001FE00FBF8467800FE00FFFFF03F803E003FFFF007F800F003FFFF800B001F003FFFFE007FFFFF803FE7C003FF",
	mem_init2 => "FFFF003F01FE01FC000E000FFFFFC07FF237E007FC07C01FF1FFE000FFFFC00000038003FFFFFF0FFE07F003E1FF800FFF8C001FFFFE01E001F00387FF80FF8007C3FF78003C000007EFFF300600F000FF9FFF8007F8C60FC3FE00E71E1EFFE0003FFE1FE1FFF00F81E3DFE034077800FFDFFC0FF7AF3FF04007E18063FF800FCE3E67FFFE0007F007FF860070600FFE7C007FC01FF6C0001F007FFFE003F803FFF000FE003FF80070001FFC03F000FFFF81C0001FFFFC00003FFE0780007FFE3C0007FF97E0001FFE07E000FFFC07C001FFC1FC0003FF80FF000FFFEFFC0007FE01FFF007FFF01FF1001FFFF000FC00FF80FC00F803FF807E00FE03FFFE3FE0",
	mem_init1 => "7F81FFFE81F007C01FC1C006003F00FFFF807F03FE0FFFFF03FC0FC03F8F800E003800FCFFC0FC07FC1FFFFF1FF03FC0FFFDC03001C0478FE00FC07F01FFFFC7FE1FF87FFFC0F803E0C7FC003800E027FFFC3FF0FFC7FFFC3FC0FF33FE00303DF0F7FC03F00C78307FFFC03F067F0000002033FC1F40FFFE71FFFF87FE40FF0001C00403FF1EF0FFC7FFFFFFE3240000000000000FFFFFFFFFF9FDBFC0070010067FFFF7A603FC0001C1F0307F9E3080030F0F86FFC01FF07F383CA2FE09FC07F33FF0FF80FF19FE00F807FC33F00F803C1DFF00F803C1DFF80FE06789FF007803F9D8781F827C197F01F047C19BE03F00FC27FFD7E01FA27700F803F008F007",
	mem_init0 => "C03E0CFC0FF807C09FFFFE10CE861C00003F0130FFFC01E0A67FFFDF8FA07F0FFC01FE23FFFFE03842638406C1F80FFEFE803E03CFFFF80000007FFFE3FDFE52000CF000FE01BBFF09CEFE3023FBFEEF82C0C3F8C1E183DDE08000C7FE61DFBE0100018F1DCE3BE0001E3FF80E1CF83F1F1C00803E1F0F3C1F9C000F0FFEC384320F03FFC3007FEF870003FDCFE6E38001FFFFE1C00003FFFF900011EFFFE000007FFC1000001FFDE018003FF81DE0087F802C1CFFFC0000007FE006001FFA1C0203FF0B0303EFF0803007FF7B0003BFC121E03FE011F01BFC300200DE25E7F00FF3F7984FFFE003E0E07C003BFF07F03003C03F0BC01F00CE03C033809F03F0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y24_N42
\aud_mono_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~73_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ 
-- & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a174~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a142~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a158~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a190~portadataout\,
	combout => \aud_mono_1~73_combout\);

-- Location: M10K_X38_Y49_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF03FE04FE007C00FC07F007E003E057C0FFD03FE01FE03FC0FE05FF01FF03F601EC03DC039807981F007E607EE03CE03D80F900FF81E383E40FCC0788071C0F301F703FF0FFF0F8E1F9807380F783E603CE07DC1FBC0E081E640FF81FE07FE0FFC0DF00F700FE01DF03FC07FC07F00FE01E00787FFF1FFFFFFFC0FF00F801F003E03803F80FE00F04FA07C01F03FF03FE7FFFFCD0F82100100000038007C3FFE1E0FFE03E1FF83FFFFF83FFFFF001018000C003E01838087FFFFF83FFE3FFE007FC33F801FE0C000007000B080DE063FC3FE7FFFFAFFF87FFC03FE00FE20038000C0006018300FFE0FFB87F07FFFE3FFE0F0630019C00CE01F02078047E0FFE",
	mem_init2 => "0FFDCFFF7DFE1FFFF800180001F0067003007FE7E7F87B87FFFDFFFFFFFF81DF80001E0E00078000000FF71FFF3FDA1FF93FFE09F8060000F401F08200007E01F07FCF83FE07F87FFFC1FC070FF87FE3F0383F8041E77FE007C3FE1C03C0E03E3FE3F0601F813FC01D8D3F80FC1FF07F81FE03F18F807F01F80EF07F81FC0FE01F1C7E03F80FC0E381FC0FE03F007007E01F806787F81FC0FF01F803E01F01F80E781FE07E01F007003E01F803FFFF01FC07E01E000003F03F00FFEFFC1FE1FF00E007C03E0070FFE03F807F81F000007E01E00FFFFFC7F80FF00E000FC777000FFCFFF80FF07E00F801F007E01FFF0FCE1FFE0FC01A007F807C11FF73FC03FC",
	mem_init1 => "03E807F80FE00FFA3FE03F457E007800FF01FA01FE07FC07FDBF000C001FF01FC07FE0FF80FF80F000007384001F87FE0FF01FE03E003C4D701C03FEFFF07FE3F403C107C00E017E3FFC7E03FC0FE00001F003E01FE3FF83FF0F801C087807001C31F8FFF03FE0FF80E007C01E01FF8FE5BE03CC03E3EFC33E04786FF9F301EFE7E00E00FC03F007C4FF01F00FE01F003801E00F00E7CFBC1EFFFF01F007C01F003817F01F80FE03F000001C01F00FFFFFFFFFFFF09F001C00600003FE7FF803FF3F00002C81F7803BFFFFFFFFFF7A0000000000000DFFFFEDBFFCFFA0148017FF91FFFFFF7FE9F0000040030000009FBFFFFBFFFFFF7FDC7867F80FFCFFF784",
	mem_init0 => "000000000020100041FFEF9FFEFFFFE7FC1F807C000000102001FA0008000001C3FF3FFFF81FF9FFFC7FC0007803E0040003FC0FF83FE1FE07FE7FF1FDFFC3FFFFCF0000FE0FF8078000FE3FB8F03FE0FFDEFFF27F80FC01F0001A00F863F1C80F007E4E0FC03E00FF07BFE0087F03FE1FF0061F07FF3E78F0FF83FF3FFF903C0F1FF821FFFC0FF07F39C17FDFFFFF83FC00C002001801FE9FF8FFF3FF5F800E003800601FFFFFFFFFFFF0040000000007C7FF9FFFFFFFFC00E003800001FF8FFDFFFFFF9C000000080000FFFF7FFFFFFF0000000200003B7FCFFFFE3FE7001C000180000DF3FFFFFFF9FF080000620000F87FDFFFFFFF8FC03C00C0000703FB",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF03BE077E0F7C0EF80DF800F033E033C07F80FF01FF03FE03FE07FC06FC1EF01FF03FE07FC0FFC0FF80FF81FF03FE03BC073C0FF81FF01FF03FE03FC07FC0FF80FF817F03FE03FC07FC0FF80CF01FF003E00FE07FC0BF81FF81",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3C3E040F8F078781C3E0E0F8F07CF8383F1C0F0F0F078383E1C1E0F0F07C7C3C3E001F040F8303C381E1E0F070F8303E181F0C0F8F0387C3C0C3F0E1F8207C001E181F0C0F820FC103F001D8007E301E180F0007801FC001F000F8483C241C030F07E7C0FBE030F0187C0F3E078E01E780FBE031F0187C061E0B8707C380FFE1FC7C243E01070C83FFE1F1F8707C3C361E00070403CF41E7F3E3F8F8047C101C000FAC07DFDFEFF3E780F00070001CF01E7F3FFFFFFE8FCF03C100028071E9F87FFCFC7E101F0C00060303C3E1FFF3FFE8E9FC341E1E00480773E7C1E3F1F3C8F8FC7C3C1E1E030703C7C3E731F1FCF8380C1C0606018780C7E1F3FFF8FFFC7C",
	mem_init2 => "060E03070083C021F1F8FE7C7E1E0E0B070087C061F1F0CEFFE63E1F180700039801E001F001FC7CE3FE7F0FFF0007C003E007F0C07BE07C243C000F00038007DF07FFF3FFFF87FCE7801F07C707F38001E007A0071FF9CFE0C7061E1F0781FFC07BC060F000F800002400000F018FFFF73FFF8FFFFFFC0F2000243000080001E0107FFF7FFFFFFFFFFFE7C07FE030F0C000041C0300008000014030FFFFE3F9FFFCFFFFFF80401E4F0C2F800000170F3FFE7C043F8FDFFFF81F8000000001F038319FC003E03FF07FFFF87FFE0FDFFFFFFF00007F3F7F800187F01EC7FE001E00FFFF03007FFE3F1F1FFC06FF98D0B8380FDC001E0000000000040E07FFFFFF",
	mem_init1 => "FE47FE000000000000007F801FFFFFFFE0FFC003C00010000F60C119FFFFFFFFC1FF2063C0C070001FC00FF87FBFDFFFC38E6041000070061FC1FFF87FFF0DFF830EE0C01980E70E19C3FFF8BFFC1FFF061CCE073381FE0C3FC3FF90FFFC18EF06009D8C7301FE087F87FF31FFEC390E0C018393F1003C1F8F8FFF619FF0603C10031000C0003073FE3FFF83FFE08E1801E4002F8200F0FFFFFFFF0E3FC1CC20530800FF041FE1FFFFFFFF1879871800821831E60C7987FFF0C7FC10FF0410C1073061041C7FCDFFE1FFF871F60838180C60C10C39FFFBFFC2EF30F380184046184080387FFFF67FF70FF8C0083003043FC10FF0FE1E1FFF823FE0870080000C",
	mem_init0 => "6003FE7FBDFC6FF30FF8C1C000200408018207FFFFFFF0FFCC7C80002003FC40FF07CFF9FFF03FF40FE0080002FF063FC0307F9E1E079FCFF84004000180000007DFFDD3FF60C7FC10C2003DE007FC033FFFFFF7FFF8E600000000000800007FFFFFFFFFEFFFFFF8600C004000000C87D83DFF6F6FC00C00030010FB07FFFFFBFFFFFEF87800000A00000000047FDFFFFFBFFFFFFFFFFE00000000000000038201F7C03DF40F0401FFA0FFFFFFE7FFFFE9F80000010122E000107FF87CFFF803FFC07FFFFC00001007F2000000001FF303FFFCFFE3FFFFFFFFFFFFFFFF03C18F8000F80018000003F1FFC1E00000007FFFF03383FCFFFFEE2003F0FFC3F8703B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y48_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF3FE7FE7801C004186407803FFDFFFFFFF803804E206007803FF1FFCFFF7CB0000E0000270A3FF9F3FF9FF833CC1F00102781330398FCC26401E00F019861C3FE1FFFF7CFBC1801E600003B93FE1FF8FFC7FC9CE47F303819E3FF0FCCFF779E007003104C027FC3FFFFFDFF823C00E062003873F718FCFFFFCC000000001003F38FFFFFC73E0FF03F1C1801E0099047E33F0FF78F00F0C3C38F83FF7FFFF9E03E00F000001C00FE07FE7FFFFE00E0070300007C3FF9FFFFC79FFC07C000000003F8FFFFFFFFE007800E700001C1FFFFC7FE1C7FC03E006301880F807E3FFFFF803CC0F201001F0FFCFE1FF87FFE39E0063C00F07803E1DFBFFC19F06F800000",
	mem_init2 => "F87F63F0BF83FFE0030001F00F80803E0FCCFE23FF83FE00E04783FE0F887C21BF001B801F207C0019F1FEFE013F0C3E7C9E000013E05F83FC1FE40F803CFA00C0C1BFFBC7C01F01D7CE01E7803F80F00007CFFF07F81FE01F807E5F8FFC3F80FFFFE38001FFD7FC0B01807FFFFFFFFFFDFFFBE3CFFF3FFCFFFE0001C1000FA07D8008F1FE3800C003D83FFE0003800F207C0018006D83FE2FFC2FFE60FF2FFFF0003FFFFC397FFFCE7E18678FCF830F83F30020018800F381E0FFFFFFFFF00000000000FFCFF9FFFFCFFF0400000000007C7FC7FFFFFBFF80001C00000203FFFCFC3FF87F001E0F00103F81FFFFFFFFFFF0E00001E00047FC1C1E3F383FF00F",
	mem_init1 => "0300061E003FC7C7871F03B801F0F801C3F80FFFFFFFF7E0FC80F83E70BCF603738FF30DFE1F200807000071E1FFE3BFFE7E078E004040000C3FFFF9FDFFF8E3F000000100078FFBCFFFFFFE00FC000000F003F9FFFFFFFF9FC01F8008003E007FF8FFF1FF01FC03C0118003E08D381FFF37E03F8010033E007F810FF31FE7FC07F07801E7800FFFFFFFFFFC7EF07C0C00080003FFE7FFFDFF1F861C4180000010FFF18FFF0CC3F1800071800787308FE1FFE7107E07109E3108F8E7FFC61F8E770FC0E30000003FFC73FCC3B0FF00C01E001C60031D863FF8FF1FFE4701CF01DFC07FF87FF87FF0FC0E000C0011FFC3F18407843F8FC06001C0309FF83FFE7F",
	mem_init0 => "E03FE3011F200E7F73F3FF81E7C386FC7B807807F1F80FF810783DFC3F010F0F1F0183C307FE0FC79F10E1F18FF1800F8039FE71FCE3E27C007800FFE3FFC61F87FC0F8EE073F0F98F0037FF83FF87FFF3E1F001C007E00F8FDF001F98840381F70019F9FF8E1F0E181F8FC00030F00070000F001E7FFC00200030619FFF1F303DFC79C300F07FFFFF1800187F7FFFC1FFFFFFFBC3E7FFFFFFFE7FC01E03E1FFE1FFC000EFEF07BE04000FFF400011E618003E01C0FFF7FFC068001C1FE1F01FE03FFF80003F807BF81F8FE19199707C1FFFFFFA0000000278C01FFC007F800FFF803FC00FFC0FFFC003FF80F1F0787C3C1F7C001F8007E701FBE0F0E078787C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y24_N48
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w14_n2_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w14_n2_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382~portadataout\)))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a334~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a350~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a366~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a382~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a366~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a382~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a334~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a350~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w14_n2_mux_dataout~0_combout\);

-- Location: M10K_X58_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F1FC807F001F8807F311BCD87FB00BEF81F01DFC000F9F8BC783FBC4DE003FFC0067F7C804EFE101F04077B00C07F70003FE4023F1FF807B200FFE0003F860207FE801FFE180F874327F0001FFB0007F7E001FFC007F8000FF00003FFC003FFE000FC7703FC0003FF0003FF7000FFF000FFE001FC0001FF8000FFE0007F17E03FA0007F8000FF90003FFB003FF8003F00003FF0003FF0003FFF800FFFC03FF8001FFE003FFBE007FFD001EFF003F81007FF8003FFFE00FFFC03FDBFC002FF0807FE0037FC0403FFC80EFF0007CFE4023F0E07F78001FFE601FFC4037F809D6FF001FFC003FF8000F6FF100FE001F9C06C7FF80007F001F9F03E74BF80E7F040F",
	mem_init2 => "C503C3C1FC007F808FE103FBCDE6407FA00FE480FBE0FE4179F807F01079E47E2130F841F8301FE07E0914FC01FCB80FE03FF81C7E01FF9848781F3C043F01FCF80EF81F0E065F81FECE07F80FC7804FC01FC301FF07FF000FC03FC701FF07E3C007E007E001FF01FF8143F003F100FF81FFE021F013F0E03FE07DF031F819F8703CF83CFC00FC19FC003E383E5C383C0CFE001FFC1F3C1E1C0F3F0E07FE0EFE001E07FE0007FE06F0401FC07F8007FC05F81E03E07FC0F3FA01FA1F8007FF00007F803E0FFC001FC03F8FE0107FC0300FF01FFF01F80FF00FC9FC00FFC03F01FE03C5D80F81F80FC0FE4F07F80FC07E0FC0FC07C07E07F04807E07E07F03F07",
	mem_init1 => "F07C07F01F87F86C07F07F01F805BFD03F83FC0182FC0D81FC0FC07C0DC3FC07D3FF0003FF0C00FF07F07F02D0FF00F07F8013FF80D07F80DA7F00DFFF803F7FD001FFC0007FC003FF0023FFC007FFE0007FF003FDEC00FF0040FFC0007FC0403FE00E7FF00FFFF007FFFC00FFFE007FF0003F80001FE0000FF8001FFC0200FE00FFFC007FFF003FFFE003FE019FFC3E03FC0780FF80007FDF801FC0FE03F2261FE01E07FE00F807E03F83E03F01F03FC07C07F8800FF07F07F01F83F01807F80B01FC1F07F01F81FC0BC5F81F81FC0B81FE0B05F80FE07E01E5FA07E0FE01F05E47E07E03F07F01F6FA07F07F0037FA05F05F01FE03603FFF00FE1FE07C1F81",
	mem_init0 => "F81F80FE0D00FE5F803F9FB013FF20FE01F01FC9A01FC7E01FEFF0101FC07F050077FF006CFFC003FF0B01FEFC0FF80807FFC00FEBF400FFE00FCFE01FFF002FFFE001FFC100FFF203FC0F01FE8003FFF800FFF8016BF807FFC0017FE000FFF8003F80901FEF00FF00007FFE007FFF001FFC00FFFA000FFC001FF8400FFD001FDFE01FC0F01FDFC03FFE005FFF0400FF0381F80FC05E03FFC0380FFF000FF03F00603FE7E0001FF80007FFC001FF9F01FE03FF003F03FE007FFFF803F807F803F00FF803F9FF001FFE7E00FF00FF0003FFF001F0FFC01FF00FF01FC07F80381FFC00FFDBF001FF80F81F007FE003F9FF801FFC1003FE00FC03F80FFC00FFFFC0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FC007FD01FFC0003FFE000FFF800FFF201FFFC01FF8001FFF8007FF0002FFE407E110C1FF201FFC0043FFC081FF3001EE677BC078DFBF003FFE7064FCC8F980FBF3F0007FEC000FFF98003F303FE000FDF89013FF2007E646CE019F8B3E003FFE000EFCF800FB3023F207E7C4878F9F0007FF02064CCFF89811FBF300FFE001E1DF8003FF03F6000FFEC8003BFD007FF063FC40CDF999017FF003FEFC000DFF801B3803FE40007FFC001FFF001FFF400ECF801FF8003FFE000FFFE003FF803F8300FFEE000FFF800FFF90007FF80FFC001FFF0003FFE001FFC001FFC007F00007FF8007FFE000FFFC0067E003FC0003FFE0007FFC007FF818303C00FFE000FFF",
	mem_init2 => "000FFFF001FFE00FE000C1FF0003FFE001FFFC001FFE01FE0021FFC000FFFF803FF0007F0EFC01FF803FF800FFE0E0C1FFC083F303E7C7EE009F801FFC003E3E7C007FF859F801F3E3E640EFC00FFF013F1E3E043EFC0CF800F9F3F3C007E487CF811F8F1F060F7C0CFC081DF03BF021F463EFC08FC18F8303FE067F0C1FF81FF8007E207FE007E083F301FF823FC007FC0FFC003F007FF000F801F980BFC12FC207FE0CFF001FB03FF4007C40FFC08BF113F202FF06CF800FD81FB8007E607FE041F003F381E7C04FCC07DF0F9F003E303E7C48F8D1F9E073E043E681EF81DF800FBE0E3E1C7C387CF039F860F1E0E3C1CFC1878F0F1F0E1E1C3E3818FC70F0",
	mem_init1 => "607BE0C3C3C3CF0A33FB4E8007FF800FE01FF800FF83FF80FFF0000DEFFF001FC06FF003FD8003C1FCC00FFE01FE00FFE0C4E03FFE004FE3F9E01FF805FF01E7E079F83F7801FFC03780FFE0037F00DFC03F900FE407FF004FFF00000FFE007FC05F201FCE0FF2017FE0007FBFC007FF807FE003FFC00027FF001FFE0103FFE021FF803FFA00BFFFE001FFC003FFC03DFFF001FFC007FFC003FFF8007FF803FC000FFFC000FFF8007FF8007FFC007FE003FFE001FFFC003FFC001FFC00FFF0003FFC007FF6001FFF800FFF803FF0003FFE000FFF0007FF801FE6000FFE000FFF000FFFE000FFE007E003C3FF8003FFF001FFC3C003FC00FF4021F9CFC073FDC0",
	mem_init0 => "7FF079C0C3F800FFE022F81FFC03FC00FEE01E3F1FEC037F807E701F3E0FE601FE803F3C0F9F07FF013F801FB803CF87FB013FC00FB807CF83DB81DFE007FE81EF81DFC007E003FA80FFC1DFE007F801FEC07FE05FF003F800FFE03FF0FDF001FC00FFE03DF07DF801FE007FF01DF83F7E01FF003FB00FFC1FFE003F801F981FBE07FF001F800FFC07FE07FF800FC007FE07FF80FFC007C007E603FFC07FE043E243F201F7E077E043F061F060FBE07BF070F070F96039F879F8187838FC003FF818FC383C18FC081E781DFC083C3C7C000FF80FF003FFCDE001FFC9807FFF80C0FF007F8C47F1B380E6FE001FCE47201FFC6437180FE603F89FF8073F0907E3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0FFE1E00FF803FC01C0FFE001FFFC003FF80000FF00FF00007FF800FFFFC00FFC003E7F803FC0101FFE003FFFC007FF80041FC01FF0001FFF000FFF8007FF003F81F00FF8000FFF8007FFBC01FF800FF01C07FF0003FFF001FF8001FBC003FC0003FF8003FFF800FFF000FFF801FF0080FFF800FFFF801FFC00FE00203FC0301FFD001FFF003FC03F007FE03FE03C03FE01FE01FC03FC007FC0FE01F83C03FE003FC0FE01F01FC1FF800FF80FE00FF807F80FC1FC03FDE03F80FF000FFC0FE0201FC07F003FFC07F03F01F03FF001FE01FE001F80FF8010BFC07F800FF01FF001FF00FF800FF01FF8007F00FF0001FC0FF8003FC03FC007F807F801FFC03FC00",
	mem_init2 => "07F01FE001FE01FE005FE01FC0007F807F801FE01FE03E1F803FC001FC03F800FF00FF8001FE01FF003F803F807C03FC07FC07F80FF001FE01FC07E80FDDFF003FC03F800F601FE03807F01FE003FC07F80F807FE00FC07F00FF007F807F01FE01FC03F807F807F00FE01FE01FC07F807F00FE01FE01FC03F807F807F00FF00FF01FC03FC07F807F00FE01FE03F807F80FE01FE01FC03F807F807F80FF00FF00FE03FC03FC03FC07F807F807E03FE01FC0FF01FE03FC07F007F807E00FF00FF01FE01FE01FE03F807FC01F80FF00FF13E03FC01F81FE00FF807C01FE00FE01FC01FE01FF00F803FE007F03FC01FE00FF800E21FF003FF9F001FFC00FF80FC07F",
	mem_init1 => "801FF803007FE007FC0FC03FC01FF003C07FE007FC0FC01FE003FA0027FFE003FE01803FFC01FF80FF80FE01FF003E0FFC00FF00FC01FE01FF00FC07FC007FE7B007FC00FE00007FB8600FFC01F807F807F00FF00FC03FC03F807F807F007F00FC01FC03F807F80FF00FF01FE03FC07F80FF00FE01FE01FD03FC07F00FF00FE01FE03FC07FC07F80FF00FE01FE01FC07F80FF00FF007F01FE00FE03F807F01FE01FC01FE01FC03FC03F80FE01FC03F807F007F007F81FF007F03F807FC0FE81FC03FF80E72FFE01FE47C00FF82203F807FE7800FFFF001FF87803FC07C87E00FFFE007FC1F007FE0400FE01FF07007FE3C00FFC0003FF03E01F801FE6001FF80",
	mem_init0 => "003FF8000FF803F81E007FD9003FF0001FF80F00FF00FF07C01FE0000FFEFC01FF01E01FE03F80F807FC0C83FC0FC03FC07007F01FE03FC0FE5F803FC1FB000FFC03FE007FC00FFF00FE01FF800FC07FE00003FFFFC007FC07F00FF801FFFBC0F801FF807F01FFC001FFFFFFC01FF01FE00FF007FFFC007FF3FE00FC01FF00201FFC007FFF803FF03FC07F807FC0003FFE007FFFF003FC01FE00003FF8003FFF001FFF9C00FF803FE4001FFC003FFFE007FF0003FFC00FE06C03FF800FFFF000FFF8007FE00FF80000FFF003FFF000FFC00001FE01FF8001FFF001FFFF803FF003FC1000FFF0003FF800FFF82007FF003FF800FFE001FFFFC01FFE001FFC01FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "03F01FFC007FFF800FFFFC03FF003FF00007FFC007FFC007FE00F003FC03FF0007FF8001EFFF803FE007F807F0017FE03FE007FC03FE007FC00FF003FE00FF803FE00FF801FF007F801FF007F801FF00FF001FF807FE007FC03FC00FF00FF8007FC01FF801FE01FF003FC03FE000FFE03FC01FE00FE007FC3FC23803FC07FC00FE01FE007FE3FC77803FC03FC01FE01FE01C0FFC03F801FC03FC01FE07F80F807FC03F803FC03F803F707E03F807F807FC03FC07F80601FF80FF007F00FF807FC0FF83E01FF00FF00FF00FF003FE3F80FE00FF00FF007F80FF01703FE01FE00FF01FF007F80FF9F003FC03FE00FF00FF8007FD807F803FC01FF00FF00FFB3007",
	mem_init2 => "FC03FC01FE01FF007F6207FF00FF807FC01FE03FE0007FE01FF007FC03FE01FF007FE003FE01FF803FF007F801FF007F803FF003FE00FF803FE00FF803FE00FF803FE00FF803FE007FC01FF003FE00FF801FE007F801FE007F801FF003FC00FF803FE00FF803FE00FF803FE00FF801FE007FC01FF007FC01FF007FC01FF003FE00FF801FF003FE00FF801FF007FC01FF007FE00FFC03FF00FFC03FF00FF003F807FC01FF803FE007F807FF001FF007FE007FC00FF801FF003FE007FC00FF801FF003FE007FC01FF803FF800FF800FF801FE003FF001FF803FF007FC00FF803FF003FE007FC00FF803FF007FC00FF801FF801FF801FF00FF80B87FF803FE00FFC",
	mem_init1 => "01FF007FE007FC00FF801FF007FC00FF803FE00FF807F801FF801FF803FC01FF007F801FE00FF007FE007FE003FC00FF007FC01FE00FF807FC01FF001FFF007FC01FE00FF007F803FC01FE01FF00FD7BE01FF007F803FC01FE01FF00FF00FE00FE00FF00FF00FF007F007F807F807F807F803F803F803FC03FC03FC01FC01FC01FE01FE01FE00FE00FF00FF00FF007F007F007F007F807F807F803FC03FC03FC03FC03FE01FE01FE00FF00FF00FF00FF00FF007F807F807F807F807F803F803F803FC03FC03FC03FE01FE01FE01FE01FE01FE01FF00FF00FF00FF00FF80FF00FF807FC07E61FE219E30862108000000000000000000000000000000000000000",
	mem_init0 => "000001FFC0000000400000FF00000001D00000D000000007E0000000400010000000000020007FFFFDFFFFFFFF47E47FFFFEFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFDF907DFFC1D7FFFF81FFFFC201FFFD8000E000000000000000002C0000001800000000000000000000000000000000000000000000000000000000000000000000000000000000000400000080FC0000001F4FFFFFFFFFE0EFFFFFFFFFFFFFFFFFFF40083FFFB3D37800000EF10500A020120000400150018001541080000001003004000100048028020000010080000000048885094021000202000080204111050000100002100082008102000002002001024001834520A01C0077",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y16_N42
\aud_mono_1~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~76_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a46~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a62~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a30~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	combout => \aud_mono_1~76_combout\);

-- Location: M10K_X41_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000FFFFFFFFFF001FFFF800000003FFFFFFFFFE003FFFC000000007FFFFFFFFFC00FFCF000000000FFFFFFFFFF807FFFF800000001FFFFFFFFFC00FFFFF800000003FFFFFFFFF003FFFFF000000007FFFFFFFFC001FFFFC00000000FFFFFFFFF8003FFFF000000000FFFFFFFFE383FFFFE000000003FFFFFFFFE0007FFFE000000007FFFFFFFF0003FFFFF00000003FFFFFFFFF8007FFF1C0000000FFFFFFFF1E000307070083F3598FDDFFFEFDFFFE6FDF3224C0000040000FDC13BFFFDFFFFFE9B814DC002740038FFDC3FFFFFBFFFDFC0000000000000007F003FFF10018000000000001FFFFFFFFFFFFFFFFCF8C00000000000000000001FFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFE000000000001FFFFFFFFFFC0000000007FFFFFFFFFF000000000FFFFFFFF00000000FFFFFFC000003FFFFF8000003FFFFF00001F77300199FB781FC03F00000FF8007FC07E0FF01E07C1FFC07CFBE07C3FE03F8F001F81FE03F0FC03F07FC03C3FC07E0FF007C7F807E0FF00F8FD807C1FF01F1FE00F87FC01E3DC00F07F003C39C21E0FE00787B0E1C1FC60F0FE1E3C1F8E0E07C38F83E0E1E1F078F07E1CF0FF033C3BE01E1",
	mem_init1 => "FE007C23E00E78F0078C3CC1C77E00F1878C79F7079F11E1C73E70F3821C30E3CE1E34E7870FF9E1FC1C78660E3C7B83DF0CE0E7013038D18E3C69FE07D83903C03C41F83FE0FC37FE3F07C007806003A07D13FEFFFFFE07800000800601FE3FFFFFFFFC7F000000000007FFFFFBFC1C44EF1900000001BFFFFFFFBF810FF9C000000000FFFFFFEF7F819FF9E200000009FFFFFFAF7F019FE1C00020001BFFFFFFFF7E03BFC1C00000001BFFFFFC1E7C03BFDFDF0063003FFFFFFFFEF8033C000010200023F7FFFFFFFFFFFFFFFE01800000002000000000FE1EFC0F7FFF707F3FFFFFC010800007F103C01FFFFFFFBFFFDEFFFFF00000000000000000004FFF",
	mem_init0 => "FFFFFFFFFFFFFFFC000000000000002201FFFFF7FFFFE0000000000000006FFFDCFFFFFE08000100008001BFF93FFFE700000000000CF8FEFFFF380000004FFFEFC000040471FFFFFE7800C01F9FFFC38001CFFFFFC0000FFFDC00EF0F30C607C3C407CFF00000E0F817F1FE7E0000083FFE331DC1E70001CBFFC138FF8E30020E8F9E10DFC0E1A1B0C3FEF98C3F661B018407F80067F330D8C0F033E003FB1F0C860E0F8EC01FD083E079F07C707CFF003F061F03FF01CFE3E18040FD20FE36F8123FBC001F8F8307FF0063E3E043F0F80CF8F318377E000F9F01031FE003F1FB00F9FE4039BC206E3F600F3F8F0CCFFE01F3FFC041FC800E7F780FBFDC078F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FE018F07C03C03F187FFF001F007C03FEFF801C02600FE0FF0125F401EE1FFFFF01F007E01FC1FC07F03EC03FCFF01FE07F007E3FC01E007E007FFF000107EC00FFFE7807CE1010FFE7F01F207803FFFFC0FF83F00FF87801F80F827FC7F00FE07F897F3FC07F0CF037F8EF01FC03E1CFFF78073007C09E07F03D801E00FFFF01C3801FC3FBFF01E3C678067C711F862E00FFFFC0FC01FC08EF9E0330E0003F0100C0620EFFFFFE001E903E00FFEFE3F8C03DC69B7DCC4F7C17A63F9F9C7360CFF01FFFFE007E007F00FF8FF80FE00FE07FFFBF00FC01F80FFFD7F80E007E03FFFC1F01F007E07FFF07E01F00FC07FFE07C03F00FC07FFE0FE03F01FC07FFC1F",
	mem_init2 => "80FE03F80FFF0FE03F80FE03FF87F01F00FC03FFFFF01F007C13FFFF807E00FE27FFFF00F803E0CFFEFE03E0CFC13FFBF807F03F00BFFFF07F00FD13FF3FC07E31E0E7F07801F807D037F3F93F803FC1FFDFC03C00F067C03C01E00FD13FFFE03FC1FF8FFFF807C01F04FF80018002003FBF00FF03FC3FFF07FE07F83FF807C09F8E7F803F00FC37FE0FB818F060F0FF80FE3BFC01E1E783BFE01F807FC31FEFFF83FE07FF00707101CFF003E01FE4607FFFE3FF40FFC0000000187EFFC1FE9FF7FFFFFFFC101000000002180FC0FFFFBFFBFF0002020001FFFFF79DBFFDF00460020D0FCFFC0001FF0B003FFFFFE09E02001F1FFBF61C00F87FEFFCDE31E430",
	mem_init1 => "0800001C07F0000FFFFEFFC3FE7FFFF80000000703FF87C000001FFE7FFFFE000F807000CFE0007FF8000FF003FFFFC01F00000FFFE00003801FFFFFE00FE0463FFFF0000700FFFFFFC0001FFFFFFFF801FF0701FC78007FC000FF83F0FFF8007FFFC007FF900FF80000FE1E3B3FC00FFF007FF0001FF8003FFFF8000000FFFC017FEC086F8001FE00FFFE000FF003FFFC006F001CFF80037801FFFC007A800FFFE003F4003FFE001EC003FFFC00FA000BFFE003A8001FFFC009C800FFFFC003D800CFFF8001E8000FFFC8003E000FFFFE001CE007FFFF80007E01FF9FF0003F8020FFE3C007E0700FF1FC0183FE03FDFFE700FF8001FFEFE01F80003FFFF80D",
	mem_init0 => "00C001FFFFA600FA0047FEDD883F8000FFFFE23F2080FFFFE00E00003FFFB806B8031FFF3007F8033FFE0003C0007FF6007F802FFFF863FC00FFF000038007FFF003F8003FFF007F8003FFC004E000FFF8003E001FFF803FC003FFE00040007FFC003F000FFFF007E001FFF00000007FFFF0100000FFFFFFF800007FE50EC0800001FFFFFFFF08807FFE00000000001FF787BC53CC08FFFFFFFFCF10030111FBFC383F00200003FEFE3F000000001FFFFFFFFFFFF87FFFFFF80000000000001C0FC1FF0FFFFFFFFFFFFFCFFF0000000000000000003EFFFFFFFFFFFFC03FE07FFF80000000C0000000000010FC0FE3FFFFFFFF3FFFF8FE000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFC9FFFF00000006CFFFFFF1B000000008007EFFFF47FFFF0F91ED8C0000000207DFFFF980021FFEFFFC00003FFCC00767E0043ECE0227F9033E9D801FD8047E03F7011BFC840FFE007FE001FC9CC06FF4037A11FF00CFD0470B7B809FF000F9027893FC489E22FF003FC8017EC9A23F781B9CC88E67C737E199F1C878C47C3E1C390F8CC7C763C7B1F1C9F86CF87A1E193F0ECF87E3E313F0F878FC3C3A1E1DAF0ECFC763E3B0F1D9F8643C725F1D0F8EC7C663E3B3F199F8C43C7A5F1D9F80C7C767E1B1F0D878743E3A7F190F8EC7C763E131F0C97C64FE331E19AB8CCFC663E313F8D9FCC43E237F19A78CC7C667E3907189FC043C630739BF8FDFCF61E",
	mem_init2 => "310300800663C7F7E3FBFFFDFDFE0001000083DFFFFFF5F3FAFFFC180000010FFFBFDFC3C3E7FFF0200000043FFF7FFF8B8BCFFFE000000008FFFFFFFE36071FFF80000000207FFBFFFC701E3FFF04000000C7FFEFFFF3FFF9FFFC0800000000018100400063FFFFFFF9FFFEFFFFFFFF0000000000001800000FFFFFA7FFFFFFFFFFE900002C0000000000001FFFFFFFFFFFFFFFFFFF0000040000000000007DFFC07DFEFFFFFE0C00185007000FFFFFFFFFDFFFFFE50003FFE0600300DFFFFFFAFFFF800000E00363FFFFFFFFFFFFE000C9F306FF7037FFFF0001000000083FCFFFF9001706FFFFFFE20500007FFFFF2C018787FFE4003F7EB0039EF1733E0B",
	mem_init1 => "F6C07FF807FF0787E1F9F0C0FD407EBC191B2F841B47C9A3E4F093787D943ECE1B278F93C7C9E366F1B268D9BC64DE3E6D1F3E849FC7CCA3E7D09B78FD943EFA13770FB287DFC26FE1F270F9F84DFC36CE1F67099784D9C3ECA076F09B087D840ECBC36503F281FC3CD06C7F801FC30C7083FA003DE3C610FF4047BC38C23FCC1A678F3247FB807DF06438BE340F1E1D870FE283F1E39871FC403E7C130A1F9507C7C36161F8A0FC7806B83F001F8F00D707E003F1F018F0FC003E3C031E0F800F87C1E3C3F001F0F8D8707C003E3F071E0F980F8FCEC384F10378019C007FE00FF9F47EFFFF69BF9C000EC30000E18041FDF87F7FFE0E3FC30C80860043FEE1",
	mem_init0 => "FFFDFEFEFFFF3F8F9F8001C00000000000BC104E1800000000000183FFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFE000000001000000000FFFFFFE7F7FFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFF880000000000000000E7FFFFFFFFFFFFFFBF000000000000002FFFFFFFFFFFFFFF000000001000000BFFFFF7FFFFFC0000000000C39FFFFFFFFFD8000000063FFFFFFFFF0000000001FFFFFFFF7C001E0C3F3E01000087FFFFFE6001FFFFFBF0100007FCF38DFF8FF8C39EE0000000001FFFFFF7FFE03FFFFC00000001FFFFFFFFFF003FFF8000000003FFFFFFFFFE00FFFFC000000007FFFFFFFFF801FFFF800",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A78133FBC0F9F2F0047FF80F7FD611BF9C01FEFA02FDFF803BED1C07C6FC0739E10001FA0007FE20A3FFF81FFFFC1F37F0000C0080020F0003FF00003FFFFFFFFE300100000FFFE03FBF80000100FFFFFFFF7F800000007FFFFFC03C0200007FFFFFFF7F000000001FFFF82455008082A2040142800101110000008010020422201010000A0104A01000401A050004032011008441043000028080804040000A08090000008008008433FE9040007F0020845FF7BC93FFB4B1C5600001E001FFCFFFFFFFF1FFFFF0FFF00000000000700031C2387F8F9FFFFEFF1FFC000020000000001FF0FFFFF9BFFFFFFF8FFE0000000000078E07FFFFFFF1FFFFC2180200",
	mem_init2 => "000003F0C3FE3FDFFFFFB8018100406033FDFFCFDF81000000033FFFFF2C301C18076DFE0FC300F003C00007FB00FF8EF83FB8FF307C801C0807FFF80FF007007003F803FC00C00000FF00FF9EFFFFFF7FC018800C187FFFF807F0873C30000007FC01C3801CFC00FF9FFFFFFFCB001BC01FFFE1EF8004F007FE1FE10003FC3FE1007FF8003FFBFF07FFF0003FC01FF843FFE000FF8FF801FFE383FE40C0003DC000FFE077E01FF78003883F063E3C1C3F1E67A407FC00C37C07FC03F803F83F81F61F009CFC7FC1DE058DF03A03E07FC2FFE00F0FF0FF11FFF02403CE3E00FFF103807C0460FFFC0F61FE03F83FF873867C01F01FFF0C71EC01FE07FE23F803",
	mem_init1 => "8C7C01FF87F80FE03F0CFFF3F803F80FC13FFC4705FC01F04FF81FE0FF01FC02F007E03F807B00FFBFF00CE01FC23FF7F007D83FE00DFFFC01FE036007FFFC03FF007803F7FF03FE003601FFC903BC13FE01FFC3FFF007E181FF39FF800CF086FFE47C0319E00003FF1FF39FFF8E673C1FF801FC00F01FE03FF1FF00000001FF003F800001FFFFFFFFFC1FC0003FFC03F803E000FFFFFFFC01F8001FFFFC00000001FFFFFF8FFF0C01FF7FF000FF000FFFFFF001FF003FFFC100003C001FE7FF807FFF805FFDC00000C001BFFEFF001FE00FFFFFF8003F0007FC39800000001FFFBFE000F0009FFFFFFC1FF807F3FFE0000000000007F00000FF80FFFF1FBFFF",
	mem_init0 => "FC001FE3FF00F800000FE017807E0007FFF01FFE011FFF80FFFFF007FC000000007FF7FC07F00FFFFFF3FF00007E00000000000000FF03FFFFFFFFC0FFFFFFC7F0100000000F80003FFC6FFFFFF8FCF80FFF7000FC000000000FFFC2FFFFE0E1FFF8080C0078001FFC1FFE7FF7FFFBFE002131003FFFFB7FDFC200D8001FFFFBFE007F0FFFFFC0730F0047FBFD8FF8038000CFFFFFFF00E6001FFFFC7F803E001FDFFF8FE01E001FFFFE01FC0001FFF00FC0F800FFF4001FE00FE7FE003F80007FF005E00000FFC0703F800FFF1801FE007FE3C00FF80FCFFF00FC0033FFF002C00003FFE2700FC03FCFFE003F803FFFFF800FF801FF01FC017F00FFFF80FE01",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y19_N48
\aud_mono_1~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~74_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a238~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a206~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a254~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a222~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono_1~74_combout\);

-- Location: M10K_X76_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3871E3C70E3C78E1C3861E7871E3C70E3C70E1C38F1C78F1E3879E3C70E1C7861C3879F3C70E1830E1E3C71FC7FFFFFF0180000C00FFFFFF7E00003063FF00007FFFFF80000000003FFFFFFF80001F7FF080000FFFFFC00410000001FFFFFFC00067FFFE00000FFFFFFC00380000007FFFFFF00001FFFFC000001FFFFF801E0000003FFFFFFC0000C3CFFE000007FFFFF01C000000087FFFFFC00001E3C7820207FFFFFF0F1C100000FFFFFFF00043C7CF0001001F3F7C3FFCE000007FFFF3E10003FFFFCF0E000E1F3C17FFF8000003FFFFF1C00187FFFF0C060F0F1E387CF8300021FBFFFBC00003E7E78F0E041FBE387C7C383061F3FFFFF1800107FF8F1E",
	mem_init2 => "000FDF3C3C78F00000F0FFFFF3C3000E3FC30F1E1C3F3E7FFC780020F1E3FFFFE000078F8F0E3E3F3F1E3C78F9E00000F1FFE3E383070E0F878F0E1C3C7CFCFCF00070E1E7EFFFC183870F0E1E18383FFE7C78F0000000E7F7EFC7830E0071EFCE0C38FFFFCF9E000020C3FFFFFC70C380043CF8C1C38FFFFFF9C0000E1C7FFFFF861C3820C3C78E1C79F1E7DFB80000C1C7FF7E7061E7861C38E0C3879F3FFDF9C0020C18FFFFC70E183061E3C6043CF9E3CF9E180040018FBFFC70E1C30E3E7860C18F1FFEFFE000061838F3FF8F1C3860E3CF84083871F7FFFC00000003FFFFC03CFF000FBFF00003FC7FFFFF00000003FFFFF0001F7041BFF80083FE00FF",
	mem_init1 => "FFF00000000FFFFF0003F847FE7C0000FFFFFFFFE000000007FFFFE7000000FFFF800007FCFFFFFE0000000003FFFFFE0000071FF00001FF7FFFFF00000001FFFFFFF00BC00003FC0FF1FF0FFFFFE00000000FFFFF7800DC00000B033DFFE78FFFF800000003FFFFFE0000003807803CFFFFFF81F8010000007FFFFFF000000001C00001FFFFFFFF8000000001FFFFFFE00000000003987FFFFFFE0000000001F7FFFFFFFF020000001E3FFFFFFFF800000001FFFFFFFFFFE78000000FBFFFFFFFFFFFC000007BFFFFFFFFFFFC0000000FFFFFFFBFFFE000000007FFFFFFE7CF000000003FFFFFFFBEF800000000FFFFFFFFE78000000007FFFFFFFF3C000000",
	mem_init0 => "0063FFFFFFFFC2000000021EFFFFFFFEF000000020F7FFFFFFFF800000000F7FFFFFFFF80000000077FFFFFFFFE000000007BFFFFFFFFE2000000039FFFFFFFFF7800000000FFFFFFFFFB8000000007FFFFFFFFFC000000007FFFFFFFFFC000080001FFFFFFFFFE1800810018FFFFFFFFF08000100087FFFFFFFF0C000080083EFFFFFFF84000000063EFBFFFFFEE000000073EF9F7FFFE7080040021E7CF3CFFE78E0000030F7CF3C7BF38E1820030F7FF3C38FFCF0000003FFFFFF803C03023F8007FF1FFF8007FF807FE0001FC7FFC0000FFFFFC000FFFC1FF0000FFFFFE00007FFFFE00007FE07780001FFFFF80001FFFFF00001FFC3FE00007FFFFE0000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "07FF83E0083F0FF87FFC00007DFFFF81FFE07E0703E3FC7FFE0000007FFFE01F301F81C0F87F8FFFC0401C0FFFF80FFC0FE0003FFFE3FFF0000183FFFC07CF81F0381F9FF1FFF8000071FFEF80F7E03E0303E7FC7F3E000078FFFFC033F00E00C07FFF0FFF80000E0FFBF038FE07C0E070FF83FFC0000787FEFC0FCF01E0781FFFC0FFF00001C3FFFC007F98F001807FFEFFFC0001F07FFFEF03F03C1F0003FFFFFF00003E0FFFFF08FC0781C000FFFFFFC0001E07FFFFC7FF80C000000FFFFFF8000781FFFFF83F818000000FFFFFFE0001E07F7FFD83F0781E0003FFFFFF00003427FBFC7DFE1F0000007FFFFFC0001F1E0FF3F6FFBEE000000FFFFFF00007",
	mem_init2 => "C3F0E0FF7FC3F020000EFFFFFC0101F0BC060FE7F0FC100001FFFFFE0000F80F00F0FFFF3F8000003FFFFF80001C070007FFFFE7E0000007FFFFF81C0F01C000FFFFE7E0000000FFFFFE0001E038000FFFF9FC180303FFFFFC0003C1FFFFFFFFF8F8040202000886020005550EEB093579556C013BFC0C2FC0013FF9803FFF1181FFE00DED8801F8010FFD800FFE01CFFDD801FEF848F041F8C0F07FF0E060E2F2FEC03FFF023F7F20367E1E123B93FBE1005FFF800FDB818BDF0E0E0E04DFD8C0DFF10087CFC0C3C9C1C7C7C287E74067FFE003F360E2F3E063F040F3FB2003FF7010FFF00078383B713019FC001FFFF8083F181F7E78087E081F7F18003F08",
	mem_init1 => "0D7FFC0C3F0C0FFF0801FF0807FFDD000FC005FFCC048FC103FFE000E7E007CFE780E3E006FFE000C7E101FBF52033F181F7E1B1B9F010BFF09051F090F9FC9039F0907DFC985CFC103CFC5C1C3C9C5CFC1C1E7E063FFE1E4C3E1E0EBE06079E0E1E3E0E07B7070F161F179E07079F13171B30601F8000FC7E0C5380FC3FC001FFE10D83F0121FCFC07FC03FFB80007FE0007FFC001D0BF033E007FFC005FFE0011FFE023E001FFC001FFFE001FFE003CFC3810F800FFF0007FFC000FFF800FFF063E1C007FF8001FFF003FFF6001FFC00FFB011FFE003FFF8007FF9003FF001FFC000FFF8007FFC003FFC0019FC00FFF0007FFC001FFE001FFF000E7E005FF8",
	mem_init0 => "007FFE001FFF0007FF001F98003FFC003FFF8007FF8003FF8007E6001FFE001FFF8002FFF000FFE081F10103FFC007FFC001FF9C063E3C3C7C1010FDF000FFF000EFE203C78F811FC00E7E3C007FF83811F9E0FFC0E7C7838F9F1E00FFC008F9F8303B7077FEC00FFF80033FC2067FEC0E3C0C3E1F0003FFE001FFC003C7F381FF800FFF0007FF8000FFF000FFE0C3F9C007FFA003FFE000FFFC003FF003FFE007FFC000FFF0007FF4004DFC08FFB8007FF0007FFC001FFF0007FE00FFE000BFFC003FFF000FFF000CFE003FF0007FFF000FFF8007FF800776003FFC001FFF0003FFE000FF800FCF801FFC001FFF8001FFE001FDE043FA800FFF800BFFE001FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7FFFFC0000FFF01F00001FFFFF80001FFFF800003FFC03000007FFFFE00003FFFF00000FFE00800001FFFFF00001FFFF00007FFF800000007FFFFC00007FFE00007FFFF00000001FFFFF00001FFFF0000FFFFF0000000FFFFFC0000FFFFE00001FFF00000007FFFFF00003FFFFF0007FFFC0000001FFFFF800007FFFE00003FFF80000001FFFFE00001FFFF0000DFFFC0000000FFFFFC0003FFFFC0000FFFF02000003FFFFE00007FFFE00003FFFC1800004FFFFF80001FFFF00000FFFF8080001FFFFFE0001FFFFE0000FFFF80C00000FFFFF80007FFFF80001FFFE0700001FFFFFE0001FFFF80000FFFF81C00C071F8FF0000FFFF800000FFFF000070003FC",
	mem_init2 => "3F8C07F3FE000007FFF80003FFFFFE1FF8007F3F800181FFFE0000F0FCFF0FFF007FFFF000003FFF80003FE47FC1FC003F87FE00401FFFC1800FE03FF03F180FF0FF000007FFE00003F30FF80FC000FC7FC00001FFFC0201F003FE07EF00FFBFF000007FFF00007E03FF81F8001F8FF800003FFF08001F80FFE07F0007E3FC00000FFFF8000FE01FF01F8000F9FF8001C1FFFF0001F80FFC1F84017C7FF000C0FFFBF0007E07FF01E01F3E3FFC00207FFC18801FE0FF807F800FFFFE00080FFFFC6007703FC019E003FFFFC00001FFFE3803FC0FF80C3C03F8FFE003007FFFFE00DF07FC031D3CFF3FFC00C03FFFDF8047C17F810F8C7F0FFE00701FFFF3C03F",
	mem_init1 => "F00FC0CFC23E07FF801800FFFFE003F8FFC02FC3F001FFC003841FFFC1803C0FFFE0003C1FFFC000F60FFFE0C06601FFF8003F0FFFF8003FE3FFF07007C0FFFC0007C7FFFC000FF8FFFC0003F03FFF8001F3FFFF00003E3FFF0200FE07FFE0007E7FFFC0007F1FFFC3C03E007FF0001FFFFFF00003C3FFF0700FC3FFFC0003FFFFFC0001FFFFFC1003E30FEE0000E3FFFE00007FFFFC0C00FFFFF000007FFFFF80003FF7FF80007E63FDC0001FFFFFC0001FF9FFE0000F387FF00007FFFFF00003FFFFF80603C01FFC0001DFFFF80000FFFFFC0901FF07FE00001FFFFF00007FFFE60000F843FF800001FFFF800007F9F8003E3FE0FD800007FFFFE00003FE7F",
	mem_init0 => "80001FFC3FFC0001FFFFF80001FF3FF0030FFF0FF000007FBFFE00007FFFE00003FFC7FE000001FFFF00003FF3FF007FFFE1FF0000180FFFE00000787E0021FFF87FE000003FCFF800030701F83FFF8001FFF80000FFFFC000C0801E0FFFE0787FFC00003FFFFE0003C01F81FDFE07FFFFC00007FFFFF0180601E004FF03CFFFF00001FFFF3C000E007007BFC0FFFFFC00003FFFCE0078781E03FFE07FFFFD80000FFFF7E00F180F00FFFC0F7FFFC00003FFFBE0018003E03FFF0707FFE00001FFFFF803E780F00F3FC18DFFF800007FFFFC0060E07C07FFF0F03FFF00000FFFFF0013F01F80F1F83E07FFC0000FFFFFC007FF07C0307E3F01FFF800038FFFF8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9F8E00000C3EFFF8F838700060E3FFC7C7878302071F3E3E3C3C381078F9F1E1C0E0C1C7C79F8F060F040C3EFEFC7C20306001E3FFE7C70100020E1E3E3E3C1C100079F1F1F3C1C180038FFF8F9F1E08003C7CFCF8F0F0E000E3C3C7CF878F0E0E1E3E1C7C3C787070F1F1F1E1C383038F8F8F9F0E1C18187CFCF8F8F0E0C1C3C7C7C7878F060E1E3E3C3C3878F070E1E3C3C3C7878783070F1E3C3E3CFFF8000FFF0E0003C7FFF000F1F0001EFCFFFC000FFF800003C7FFF00079FC2038387FFF000FFFC00107C7FFF80033FC18387C7FFF00077FE00007C7FFF80061FF0818787FFF80003FF00083C7FFF80001FF9C187C7FCF9C063FF88003C7FFF9E001FF",
	mem_init2 => "9C183FFFCF0C003FFFC00180FFF9E0003FFC187BC7CF1E0073F783007CFFF9E0001E7C3067CF9F1E0063F7870038F9F3E0061C7860038F9F3E00E3E7870038F1E3C60C3CF8E0878F1E3C60C3CF8E0070F3E7CE0C38F8E3871E3C78C1838FBC7071E3CFBE1838F187061E7CF3C1070F3870E1C7CF3C3871E7860C1C79E3C7071EF8E0C3C71E3C70E1CF8E1C38F1C3870E3CF1E1838E3C78F0C38F1E3879E3C78E1C78F1E3871E3C78E1C70F1C3871E3C79E1871E1C3061C7871E3871E3C70E3C7871C38F1E3C70C3C78E3C70E1C3870C3870E3C70E1C3871C3870E3CF0E1C7C0007C3001FF9F0E7C0003C70E3FF1E081C0607FF8003F041FFFE0078E1C3FF1E10",
	mem_init1 => "788007BF3C13F9E1878C007BE1C33F3F387F80073F3C01F9C7CFFC3000E183BFFFF867C3063E1801FF879FFFF041E0001FFDF847CC0C3E7F83DF8E063DE0C1F7861FF8F0C3EC003C3FC71F9F81FFC00000007FFFF80010181C01861F9FFFFFE380000000FBFFFFFC18000F8F0F8FC3E7E3C00080C0F8FF787F3C1C03840707F7E7F3E040E0E0FCFC103C1E0F8F9F07C3C383FFF03060E07F7FF83E02060F0F87E7C3C3C3F870F0F07E7E783E0E0F0F0F03C3C7C3FFF86060703E3E7C1F0F060F0781C383C3FFF8F060203C3EFC1F8F060FC7C3C38381F9FCE0F0383C3C3C0F8F0E07C3C3C3C3E1F9F8E0203C3E7FFF0F8E0407C3E3C3C1F1F9F9FC60383C3E1F",
	mem_init0 => "1F9F8F8406030303BFFFFFDFF0000000003FFFFFFF00000000FF8FFFFFE00003E1DFFEF80000043C7FFE7FFBFFE6000001871FFFFFFFC000000E3FFFFFFFFC0000000003BFFFFFFF80000000C3FFFFFFF00000040E7EF9FFCF1E18200063C1FFFDF1C3C0060C7FFFFF9F080000E1FFFFFCF8E1C1800018FFE7FF9F3C18000007FE7FFFF1C0000018FFF7CF9E1C3061830F1E3CF9F3C70C180063C7DFBF787041830E3C78F3C78F1C3860C3879F7CF9E3C3060C387BFFCF1E3830C1C3871EF8F3E3870E1830E1C78F3C7C70C0070E3EF8E1C38E1C38F1C7CF1E1878E1C30E1C78F1C3870C1820E3C7DFBE7871C1060C3879F3C78F1C3860C3879F3C79F3C78608",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y16_N6
\aud_mono_1~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~75_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010001000100010000001100001111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a110~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a78~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a94~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a126~portadataout\,
	combout => \aud_mono_1~75_combout\);

-- Location: LABCELL_X50_Y16_N51
\aud_mono_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~77_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( \aud_mono_1~75_combout\ & ( \aud_mono_1~74_combout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( 
-- \aud_mono_1~75_combout\ & ( (\aud_mono_1~76_combout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( !\aud_mono_1~75_combout\ & ( 
-- \aud_mono_1~74_combout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( !\aud_mono_1~75_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & \aud_mono_1~76_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000000001111111101011111010111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \ALT_INV_aud_mono_1~76_combout\,
	datad => \ALT_INV_aud_mono_1~74_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	dataf => \ALT_INV_aud_mono_1~75_combout\,
	combout => \aud_mono_1~77_combout\);

-- Location: M10K_X26_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "001EFFFFFFFFE7FF03FFFE000FFFFFFFFFFFF0000FFFFF0000000003FFF8000000000C00000007FFFFFFFFF0FE001FFFF07E00000000000000000000F00FFFFFFFE03FFFFFFFFC0000FFFFFF0FFE0000C381861C007C0CE037F09BDF4BEF6F0727001EB848C26E473F03FC1DBC1CE0F26223F91190CFC0CEC77F03241C380EFE2033707893F0098007CB9307FF980CC826027F19788CC8CFCC7C7021F182EE4FC1E1C70F879C1C7E3961B036789123FC819F07F81C80BFC00F9A384BEB41EFBC1C187860F807FC00609FC1C78E1F0018787D21ECE07FD8F0E3FB03E302EF06063F300F804FF81E01F090F8207FF32103FF11EC0FEEE7207F311FF811DEC4433F",
	mem_init2 => "267800BFC7C087FC0F878FFDCE0E7E6065F033FE3000F203E70707F80607FF877C0FFCFE007FC1F860CFC7E001FF0301017C8F840E781FF9DF9FFE603FF8F0C0FFDFC000F9C0070F9C0C181FE0F3200FFEFBF06FE7F7C1FF070301F80600003C3F40033C7C006FF9F063FFF7C7C3FFCF9E06F018380000E040023D798007FFFE0FFFFFF7F3FF8F0F04783B30018878000000C1808FFF878FFFFFFF207FFFFC1FF87DE00040C000038103000F9F3F5FFE7FFFFFFFFFFE47FFFCE000C0800007000000000F0C3CFFFFFFE3FFFFF9FFE3C7800000000000000800007CFC00FFFFFFFFFFFFE3FFFFF7000000000000000000003FFC21FFFFFFFFFFFFFFFFFF9E0000",
	mem_init1 => "000000000000003071F383FFFFFFFFFFFFFFFFFF9E00000000000000000001FFE3FFFFFFFFFFFFFFFFFFFC18000000001E0000000187FFFFFFFDFFF7FFFFFFFC1FBFF0001FFFFFE07E30000000000030143006200000000AA80597C38AAA8000C00001F0007FE8FC7FFE7FFF001FE003C001F000F07FFC47FFFE7FFC0CC40240000000F8403EF83FE8030030800000007FFFFFFFFFFFFFFFFFFF00C00000000000000000039FFFFFFFFFFFFFFFFFFE000000000F3000000003FFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFF0000000000000002FFFFFFFFFFFFFFFC00000000000000FFFFFF",
	mem_init0 => "FFFFFFE800000000001FFFFFFFFFFC000000001FFFFFFFFFFE0000000001FFFFFFFE000000FFFFFFFC000003FFFFFE0000E7FFFF830001FF67007B3B0703F80DFC1FF86CFF203F83F703E1E007F01FE0987EE07E07FF038F041FE00207F1F000F80FF8063F183F0C9C8247FD07E0DFDF7840B6FE0123BC9FC00EE1F70670FD83CE1C71E01FB07803EF1C02EE0FF02083947C03F70F30F30FF82E60E71E39FA07C07C43C00FF8F084187C47C01FF9F807CC70C3CF3838D08F0C5887EF1A10E7C91E60FFEF1C19F3CF1C37A3831079C1C47EF033E43E30C40C3F00C38F3CF3C1FF1871C39E1879E3861CF1FF0F3077E31808E1EE0C70FFA7BC1FE18E0EE0F30338",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0607FF001003FFFFFE73860001C0D3C72400F803C70700C03FF80703F83FFFE1E00008000000000F1FFFFFFFFFFFF8F800000000000803F2FFFFFFFFFFFF0F000000000000003CFFFFFFFFFFFFFFC01000000000000FF9FFFFFFFFFFFFF20000000000000017FFFFFFFFFFFFFD87000C64009B0F0C1FFF7FFFFFFFE01F9E0408000003003FFFDFFFF0FFFF81FF8100011860000FFFC3CFFF3FFFE1780C038000380003F9F8BFFF8FFDFC5F8001E0118780007AFE3FE7F3FFFE3FC0C41E004080003E07DFBFF8F1FFC1FD0006038070000703C7CEFF6EFFE3FC1E01C0001C0041F0F93FFF9F3BFFFF8200F000078000383C4EEFFFEFFEFEE1C03E000080081C01",
	mem_init2 => "3BFFFBF1FFBCFF400700013002C7000EC7FDF7FFCFFFB4618078180181F5001F777BFFFFFFFF11F80001806000001FFFFFFFFFFFF0C0840000000001021F7CFFFF7DFDF23CF0C1060403806C038F1E7FDFF7FCDF1E38E1C38440100073FFFFFFFFFFFEE0000000000400000FFFFFFFFEF9FFFCF7C1800003E00610001E3FFFF7FFEF3FF070FF070000383FF6CFFF7CFFF3C0000800001E000407FFBFFFF0F81F8EFFC7038007E1FC7C00381FF7F3FFF79FFBF8FF9E0300E07FDF87FCFC7F8788011188181E01C00FF77B80E0F00F0DFF8F87E607C1FF7C020C1FC7E79BFB3FFFF7F73F0FE0307F0F87F0107F000010000F0018000C1FFF1E03F0C03F9DFF0600",
	mem_init1 => "1FDFFFFFFC0E101FFEFF0901F81C3F87FF0380078040780000000FC3F87FF9FCE3FFEF0FE7F03000601E00E06078090781BDB8F00030C0F703FF1C70F1FE00000382000187FF3FC7FFE7FF1E3E00088060440060FF8FF9FFF8FFD78FC812000C30001C3FF1EE3FFE3FFCE33BC004018C6000079E3FCFFFCFFF9CEEF0018061C80001F7CE71F7F1BFE71BBC00000873080039F0CC7FFE3FFC4F7F8008000E00000F3FE7DFFF8FFF98DFF0028003800033DFCE7FFFE3FEFFF67C00C000F000007FF30FFFF8FFFBFFFF9800000C00001EFEFBFFFFFFFF7FFFF2040001000007CFBB7FFFF7FFFFFFFC81C00000000073E7DFFFFDFFFF7FFFE018000000001C39FFFF",
	mem_init0 => "FFFFFFFFFFFC9600060013000C6CFFFFFFFFFFFFFFE08000800040411DBFFFFFFFFFFFFFFC00003C00DA00077FFFFFFFFFFFFFFF780003003F800003FDFFFFFFFFFFFFFBC000000780001FFFFFFFFFFFFFFFFF00007403780000FF9FFFFFFFFCFFFFFF8000000F80000403FFDFFFFFFFFFFF0000000400001FFFFFFFFFFFFFFFFF70004003FC0000000FFFFFFFFFFFFFFFF800000E00000380FF4BFFFFFFFFFF8000000300001FFFFFFFFFFFC6FFFFE100063FFE80000009FFFFFFFE180FFFFF80001C000000001001FC07FFFFFC0000000E00003FFFFFFFFFFF8387FFF801CFFFFFC2000000F7FFFFFC00007FFFFDC000000000000000FC1FFFFFFFF0000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000000007FFFFFFFFFFFFFFFFFFF800000001000000000FFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFE7F7FBFFFFFF00000012100C000003FFFFFFFFFFFFFFDFD8000000000000045FFFFFFEFFFFFFF9C00008000400089FFFFFFFFFFF99000000000073FFFFFFFEFC00000000079FFFFFFFE0000000103BFFFFFCFE3E033F3FFFDF00000000FFFFFFB00019FFFBFE6600FF30C0801843D3FFFFBFFFF000FFFFFFFF00000000007FFFFFFFFFE0007FFFFFFFFF800000007FFFFFFFFFFC001FFFFFFFD8000000003FFFFFFFFFFE000FFFFFFFFC080000000FFFFFFFFFFFC003FFFFFFFC0600000007FFFFFFFFFFC000FFFFFFFD0000000003FFFF",
	mem_init2 => "FFFFFFF0005FFFFFFE00000000003FFFFFFFFFF0002FFFFFFF60000000000FFFFFFFFFF80003FFFFFFD80000000003FFFFFFFFF80000FFFFFFFC2000000001FFFFFFFFFF80803FFFFFFF9C0000000007FFFFFFFFF0600FFFFFFF3F8000000003FFFFFFFBF00C07FFFFFFF78000000001FFFFFFFEFC0003FDFA00010008887F47E7FEFEFE7E783FFC8018060003A003C381F8D7FFFFFC1FFE001F06800134009FE17FFFFFFFFFAFFD801E00000002001BCCDFE77FE01200000001400FEFFFFFFFFFFFFFFFF38000000000000000000007FFFFFFFFFFFFFFFFFFFC0000000000000000005FFFFFFFFFFFFFFFFFFF0000000000000000001BFFFFFFFFFFFFFFFFFC",
	mem_init1 => "00000000000000001FFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFC000000000003FFFFFFFFFF80000000007FFFFFFFFFF000000003FFFFFFFFC0000003FFFFFFF800001FFFFFE00000FFFFFD00000FFFF80118FFE07FD9F80C1FC0000F3FE0007FE7C07FFC03F9F81C07FCE00E1FF0001FC3C0FFFC03FCF80C03FED0060FF8001FC1E07CBE00FFF80200FFFC0393FF0017F80F1FE7007FF801987FFC01FC7F800FFC01FFC0002FFE001C7BFE00FFFF0047FC031FF00C3FF70009CFFE406FF0C41BE7007FA0005FFF0003FCE78027FE31CF59803FFC01CFF9C010EB39F41FFE784F39821FF300EFFF8021FD39B",
	mem_init0 => "618FF1C250E120FFB003FFEC04873A4F8D03FCFB0F61F87F8C01FC7C0723F81B8FC0FE7FE7F0343D8B001C0602600617C3F9FFFFFFF37C39800000080084044F8FE1FFFFFFFFFFFFCC0000000001FFFFFFFF8006FFFFFFFFFB0000000047FFFFFFFFB000FFFFFFFFF70000000038FFFFFFFFF0007EFFFFFFFF0000000040B7FFFFFF10000FFFE7FFFBFFE800003EFFBFFFEF80000000000010000000043FFFFEFF7BFFF7F9F1B000000181E9C0011FFFFFFFFFFFFFFFFFFFFE200044FEF0000041F3FFFFFFFFB3FFFFFF3800707810000020B9FEFCFFFFDBFFFFFF00001000000001B0F8FD7FFFFFFFFFFF00307918000161FFFFFFFFFFFBFFBE00007FF20007",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B180DC1E6022023001800FCFF1FFFFFFFFFFDE004000000000000C7FFFFE000001CFBFFFFFFFFFFFFF00000000001823CFFFFFF8000068FFFEFFFFFFFFFFF000000005939FE9FFFFFB8000000263DFFFFFFFFFFA08000000030001EFFFFFFFF8001E7F7FFF9FDFDFE4800C8C00000C087F7FFCFFFFFFFFE7FFFBE00800040000C8C0000FFFFFDFFF07FFFDD00E6003000080004000200011BFFFFFFFFFFFFFB1800020000000137FFFFFFEFFFF7FFFBA008000400000000010FFFFFDFFFCFFFF8000103C08001027F7FFB3FFFF500100000007EFFFDFFFF18008000000077FFEFFCF8000400023FFEF7FF7E0010000003FBFFFFF004201FFFFF000087FFFFC00",
	mem_init2 => "8007FFFD81CDCA2CFD0276183F0E70C3FFF007FE01FFE013BA0DDC26001FF801BF80DCE1E660FF107F983FC407C7EFA1C7F0E0FC607E3C1F1A1F8F07C207F38179F0FC4C66307F0C038C77C603F1F318E1FC701E309F3F0F81C4CF87E1C079C03CFC3E07710E1F8601C31FE1C0F83CEC20FE1E37080B8FF7C223F1C1F861FC700E781F2F8E8607E302F1C1F8C07C6E7E063F091FC405E7F3F111F9D8FC6C7E1E370F0BCFC5E043F3A1F870FC382E1C1F880FC607E3C1B1E1D8607C203A181F8F0FC70FE3C3B08FF8C034263318398F9EC7BFE7C7F38049C0260063003D8003CECFF7F7FBFFFC40E6000080018FFFCFFFF7E033FFFDFEFE080200018003CFCFE7",
	mem_init1 => "FFF000FDFFFEBC3F00004000C3CFE7FFFBE0081FFE3FFF110F80000001E1FFF1FFF8003CFFFF7FFFBFCFC00263FFF1FFF9E000000E00010000800003FFFFFFEFFFFFFF7E3E06000000003B200001FFFFF7FFFFFFFFFFFFFF800001FFC00000001FFFFFFFFFFFFFFFFFFF00000000000000007BA7FFFFFFFFFFFFF000000000000060019F9FFFFFFFFFFFFE0000020000007FF7FFFFFFF1FFFFC0007FFF8001FFFFFFFFD2000000180EFFE7FEE40188000000E7FE7FFFFFFFE80300076300002009FFFFF90000381DFFE700023FFF3003B19FEC091F83FBD0FFFA403FCF83F9141E07FF001FE889FD1641E3FCD85B7E060FA38E8583E061F3B0E8DC7C843E7F1D",
	mem_init0 => "038E9187CAE3A479F038F9DC743E3E078D3B8E81C768E3F1F0D03DE8083E8F0A639D0386D1FE40FDE02E539F009FB401F22CF388F0CC3BC679001FC800EE038331FF10EFE07F1877B8039E07C007F401F8E1FC70FC383F101F8A0FC603E703B1A0D9D06CA8365C1F0E0D9F074603F141DAE0EC7066303F380F990FC783E1C3B1C1F8E67CC03CFE3E0E3F8E0F8703C733E371F379D838FC386E3C0E1B9F070D87C6C187E1E038F8FCF07E0027F800C003F80007C07E03FFF87FFFEFF0FFE0007F00000FFC02C23FFF07FFC05FEBE000FF8000183F80BF7FFFFFFFF897FC400026C00000C0007F9B37FDFF000080000001FC1FFFFFFFFFFFFFFFFFC00000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286_PORTADATAOUT_bus\);

-- Location: LABCELL_X29_Y24_N9
\aud_mono_1~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~78_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a318~portadataout\) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a286~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a270~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a302~portadataout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000000110000001100010001110111011100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a302~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a318~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a270~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a286~portadataout\,
	combout => \aud_mono_1~78_combout\);

-- Location: MLABCELL_X34_Y17_N18
\aud_mono_1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~109_combout\ = ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ((\aud_mono_1~77_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (\aud_mono_1~78_combout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono_1~73_combout\ & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4)))))) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- (((\aud_mono_1~77_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w14_n2_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000111011101000000001111111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono_1~73_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w14_n2_mux_dataout~0_combout\,
	datad => \ALT_INV_aud_mono_1~77_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datag => \ALT_INV_aud_mono_1~78_combout\,
	combout => \aud_mono_1~109_combout\);

-- Location: FF_X34_Y17_N19
\aud_mono_1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono_1~109_combout\,
	sclr => \process_0~0_combout\,
	ena => \aud_mono_1[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono_1(14));

-- Location: FF_X36_Y17_N44
\sound1|da_data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono_1(14),
	sload => VCC,
	ena => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|da_data_out\(14));

-- Location: LABCELL_X36_Y17_N42
\sound1|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|Mux0~2_combout\ = ( \sound1|da_data_out\(14) & ( \sound1|data_index[1]~DUPLICATE_q\ & ( (\sound1|data_index\(2)) # (\sound1|da_data_out\(10)) ) ) ) # ( !\sound1|da_data_out\(14) & ( \sound1|data_index[1]~DUPLICATE_q\ & ( (\sound1|da_data_out\(10) 
-- & !\sound1|data_index\(2)) ) ) ) # ( \sound1|da_data_out\(14) & ( !\sound1|data_index[1]~DUPLICATE_q\ & ( (!\sound1|data_index\(2) & (\sound1|da_data_out\(24))) # (\sound1|data_index\(2) & ((\sound1|da_data_out\(12)))) ) ) ) # ( !\sound1|da_data_out\(14) 
-- & ( !\sound1|data_index[1]~DUPLICATE_q\ & ( (!\sound1|data_index\(2) & (\sound1|da_data_out\(24))) # (\sound1|data_index\(2) & ((\sound1|da_data_out\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound1|ALT_INV_da_data_out\(24),
	datab => \sound1|ALT_INV_da_data_out\(10),
	datac => \sound1|ALT_INV_da_data_out\(12),
	datad => \sound1|ALT_INV_data_index\(2),
	datae => \sound1|ALT_INV_da_data_out\(14),
	dataf => \sound1|ALT_INV_data_index[1]~DUPLICATE_q\,
	combout => \sound1|Mux0~2_combout\);

-- Location: M10K_X49_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "34BFE1AF28E83B6CF7BFB3329381F560BF3CDDB267BB8DB12C5D2218282A8A36B543684E0017999E5F5BD8DD0889C53E9B156A27E9F295717641ECE35ACB18B8B6570A6CFEB3057DFFA5A2DD614CC5F8B744197B1C2FD500046763D36623D71C2F0121FC310651DDF69FDA010FF4AA8437AACB818427AE607A69F5237809258425C5B73A565F9FEAC77C461EC4235716A840E0A8F163C6D164BAD1D3052D28E4461CBDD80B27F1CBCEE9A5CE0A098F729A37252A108BDB423C48DCF3F7B4D8B26354E89003BF73BEB298EC9F62E6D30760A635F8C2A3B70DCC43BD83FBF0154BE5901A9EE6E65A330DDADDDED41F83FAE393B2FF104E0440266926DAB1CFFDC2",
	mem_init2 => "16A68AB2976907A739638D5C42E3FACDE49BE2672B048BC27EB1560CEE4F23386D768D89D2970709DCFE799B6CEFAF565AA7F1EB5AA0F6EB1BF22FA5F3FE7E53609CF6AD10CBDDA3BE3727172B988B352D77582B3013E16092BB4DDE7F329B8728051015B1E069151A3C64470C743285EED343DCC2D0A376A035A6A90FFEE884C09DDFB9AACC1195A8F279EBB8B14515ACCB6E67B67076D7019F4155698E809A7D7B137913615B86B13F4C06856C23BA0412E5B7F9D206630379A05475FC11322AEAE4EA7C8EC549CE726303DD2AEED37C738A4683CDA82003A79B887D24ECBDCAEF8A56A673651399A7D3FD574BDB0CC03D7DE00808D6C217456CBEA09100CD",
	mem_init1 => "F8D4D0304F22D67BA7C6AA27BDB11EFFE129DB4AEC44A982549A1A56CA8814E8C30741FFAA12A830AE466B0EE1FEE5322ECBE69CA6A72C429F6205E310C86A219AA1FA4611FB3D56633AE0D6E6D06EDCDC720D533E117C59FEF3BE3EBA8340FFC5CEEDB5E6C8ED5AFB161A0B8BB6042257CC68D1BF8B269CD401FBE779D316EC84DF40FE6BEAC2DE218AC3979CAFD27BB18E314536D5CF28F6D4A33916CA4B6E2C7AF2267ECBE830E3E19AC5BC70B9B13AE663F98AA160AB36A4618272D0658ADE7313190B9CB0B07C0C35AEA6280378680A984D692096593FFDC9B5A394ED960E8D4D952119D99A2B9506AA614F12F52854B713C9C5D2E8B8FB92BA60B12027",
	mem_init0 => "6C2268C9EB229828FEB91E46D8137E0B0139A689F5A8B401FFBC0D88CA177871B2C8C7A270E227132F3B13FE97332D216422E753F7C1F154F2E4AF93FB6F91E0C836EF7002D958FFF7630B2F2B8B56D6720ED1E37C165FD0F4A64D5192B80EC3F2EBD91E536ED6E6176C83BA9A8888623988CA4B99172039AEE34C9715A931AF40294E5EC79C695E7DABAB53410DE1AFE2881283AA57E409AF6F80443C44583880610C954E2B9D4EF8302BA39113E89C13F0BE4793D4D93DE57CC7B6A5C49BD022989DA05799F23593F1D7B5B6AC7F9470A2AD84C5AD0575FBBE518DDEAC4FCA1C238F3A70EA2CE5A7BCF7AB7C851A5756680B7A8B4EF80A6C089C03AA934BB6",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y41_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "16723358D368B78A440B2E80A4911A1FF964DF11050111327D89832EE2DDE40D5F46AC7227A9F00870DBE2D4A79C485C75C4B578BBB5A9E1D455BA4D58077B4E0D28A94C8EEB30893F5F2A656843FDB887081471127DCA4DAB46DBBBFB41596FCC0B3C804F8B7B3D5B9F950A86A7B75D34162740397463D502F1C1F2720C503A5586EDED5F5BD90C956A2F5159FE6740399521C5B66004B89EFF10801CF291E8F52000BEEA707DEBE19792034077779CDF0028559A0E0E8BFAEDE50E5376133E4730D4CAFC8DB4AE881645735FFEFB48CBE76B9C5D2D08B38126E3F2DC858CBBF9BEF0798C8566A4D0E66F2EFBA920F8325859270C17B54217491D0FA99E9957",
	mem_init2 => "C95698B9586E9BF3338BE8A568FA9C3230B639CDC561D9D0BA3B7E7B1EFCA3C0A5B3F439398DB12F52F503451BE30CEB5F0C944334C8F829177A6650D0C39F693B0B743EC2E5FBA1B30879C618943F7F1921FF22327FE20FD5F4D8F368FF5313550EE99CE75E0F2AA5B312E50B7587B93B10A34CCD77DF17E96B7FD030C354FBDAE92C2B4C1538311F444E1022014C70B12D1F6023F6DAFCA50A225B7E889D532A0ADB8DBCD810FDBE6AA143179AEB679A11756772EFA9A8823BA1C0C5F7B72688A2DB4CD17F5352481999D534D6833FC2EC2C531F3FA3E643DD886CA16C424111B883EA3B62AC5D2AB27B1813B8FD14EC4EB2E096C0120D0C6CFE173780AE7E",
	mem_init1 => "C5A233FE4449AD128C190A204B1B195D17A83A1574596C69EE4CD92EFB3C9516687E1C867EF8EDEF09968851A540B65A435D81D5BDB4209926CB7AB10A928D10831FD92CEC914748EC115CEF73831A553C16A0A347C2E2BA12E8A5A7EC2BAB3C2484B9B5C7E262399000375DA3D5F7D054C9AF744CB6EC231FF90A850A59E9E075AA4A2ABCAEBA2FD27C6F74FB974F5F35D5B66531215EBF44D4742E924CEC49D951C1282F94998D5D77BF3E4EBD90EA5FE5541839631D35F7735E4A6736C3D8AA47A7310299AF7FFD532875D1679A0520BFCCE6A43F8C9609DD998770895101321C2E777331F88EBDAA35D95C96041C7FE22DCD3A6ABE7A6477D91A8C911292",
	mem_init0 => "244B6B7F96D1C6EA881C0C102AD38A488494F28798288709F38AA90B646A447EF97C3924BBA700531311BD9182589000B879366C84A8452BFD90F6925E9528F39253611BB51F7733348AD8BFF6DB431123A734D7C71A4BA8D78DA2C268057DAE6964F7A6494CB7803FA5F073B60119D766E0BD7CF0BA44682E190F3CFEF468D54174FE7E9EB023D5A50465632D7427A04DEBBB5E1DB1A31A8D222DE3FD5E665963D53E00304FD218D28071899D35C5F68CF7C0C135E93714FABE465E1AB62B5E5DC414EDC0B5264308B1DA15F49DD1BDF65189F7E4FFEA9F0DD2B92AAD07D00E041D75DC87F9F4B36A0D71E6A10DC770DCB579A9571F02F5CEDCCFC304040366",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "2543AF49482D7EF7C1292D3D0928038BD66A0D0FF60EC88F8219B605C3B157CE0C9079D9236A3CE689E7F27E07973825B331A4C6C7650C48F67B1E472CE86F644160F73F3CA95E909421E830F66711CE330D58957485D5050182EEAA128EE6284C13845A9960E4D250537E16B36772313F0D67E7E265DA4BB784289369183A64E38F54D3EEE1A3DE6FEB1F99F360F5D4BFBC27FB13E3D0C4A25EEE80ABF6880B66235E758B9D07E5099A693248AB25320A4FECDD066753FF1B03225CC14CA7164791168C2D441264D7DB5CD167D7E081BC501E84570173C70EE4BDEE90CCFC2D2E471DAB4FD359049440E6F1889069B957F86F636D0AB34F3B5EA0493A2AE393",
	mem_init2 => "4B20B56FD8FDE907D75CD791C4B9253C21E1CCFA348CB5D84929216093F9EE0A826BA9136C7D08A4DA16C7918CFA46169C77DB0C78C5377428715BCEF9A95A3737AADF848A4972E27DD2BBE8EA10CFC553CC62EAFA0AF875BC1D8F7503718AE1D29B236BA6E5127BD9BBCB96C93BD49E2F5A56F76C800203AB671D700A1AC5B12B9FB9C4FCA6A8B1A6519B956D5A139DD5439444B3336331D49AB0D9E6DBAD532DD747E434F1DD010265C9B8DCD573210ECBF2D97286D2BA1564E338B5085435BA8F63BFF4DCD640A1B503265C98DBD11145C5F3FF70742A8C141DBE4EC1374895EF272B63DE953C2762A34DC5581BA448D540C3F4D20DF675F2B731900D0D3C",
	mem_init1 => "4C06D4C272F3DA91795E2355FEB6DAA41836ED2BA71A809DB0B5DCDD95193679C5A0FD1C4B78804FF975BD9E5013A530B3E7372E3D6B336AB5FB365E3B6FB179828331B8CEC5F7708B71DF5394C9AB1968A7BE907129BA6ECC576D811E1ECE444603F88CE9D1C9A8FB8B8358523C921FB96CB4F318BD73B830113AD76A969921A6286003DC14E317132744DEE9B72C92B6AD0156D0D907497A6FCCB0B5E101D3B93730AE80307E6A90C4FE23184928A388F59C4E0AF8CF48AD5CF0B7E0C2CB9C134B87E22EE0B87F773E8A781BF992535A397B2B8168EF487A162EDE73AADB08ADBDB6021383F94A81FFBF8E68C8F378A9F37E8077622C0A774EEECB81189E85",
	mem_init0 => "AB2A7402BCD84DA53F11E3A6E407F5B8C634C8E1F872CDB969D29C773268F9C0ABAE9087C85910A7551A1FECAFE6EDE37EEC8A00C486C4D8CAE14617DF8EE5FB1A151C49D98711EE60F55FB08BA2916981DEF8884CE8A50DD464052484ABDD99234143140260A2C1077979502DFB081634898D3B890D7E0DEEBCE1BC2C66BB36C5063B90FA7A3A71B344AA50EA5F5A17061DF75D849B14A794939178A5CEF34D1058573DC6BA02F9300CD6B7FBBA695901B29292B0B3F67DBCCD62CD940E1D69B386FA00671E1FD2663C84C5203816E7F330B4908AE6F8264939C09B4AF9781500218035BD7BEC4ABDB5C639B740135E243181665CEF644FF703A33269FE8F10",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D0AB353389AFCEAC87041908E98C12E5FCFC6EBE9AD4C3D1335A626B62BF271FFB14D6E8DDC2BB62AA9C5CF7AD60A0E6C8B2CB5150D8B80141A26B17769D905A6ABB1F23EC7B4C4C3B0F5EBB596497E784CCE686DB681339D6EF9A7D80E5A4B60B7AF2AA96C05C3A7A5A59C9B570B35C81265E7177F32B4E97CBB0D2C69195808BA28AFA247D2D6200EE48B8ECF2361A023C5402D2A341DDAE3AE89E209F9EE996F03E49B3C149E8644BC62B9D745099CCD653869A0D4E5E5DEE000CB831B94601ADF89414F7E5D11E81AE7CF6711127C02B38D909A4727B2C4C31C670B844A7EF202BCF9281FB84C8817B465AAC10459101DA3BC708C7069C6F7CD7E45DFB04",
	mem_init2 => "0985818610D5B1AD9B7E8A2823C1C369C52168CBA812382E53AADAB64E347B69EA2BE90EAD8E28FBBE66D8B9278F7EE86EB2540ED1FE0866D9D4190E61F81CFE0C7603CACE60052D7CF4ADB11ED777CDA2AA9C4DA840A12098CFDEBE21B1F3647078C0A74DBC9B73468AEBF3B368FC7ACE6D52FF03C8F70A64BB9DFFCCC6950B8F9BF2D8C05E5848F8C961EF3CCE2A3345557378991E10B32268CF4E4FE96C5BEDE58B48B990D933928AAF4E28A6AA1827A27472D8696AEFC5980A81F26DD18283B95E084C709436174E95EDA711E1CCB4C859213AAF9CC1306E6AE3D6B39C036DCF1143A9A16C5084680D12F3EE34FA8C52998D0588DF00A52D1F606001E1FA",
	mem_init1 => "094B256EA2B222C7AB5D321A1942C200BA9EFA1F2BC657A936E6095D6D84A0E7E10242F9331E28C0AA3F9037AB8BCAD0615BDAA51BF0C32AE2A1364C290DF2FA97D1CD58BE50DF9B7EB8543AC0CEA31C82F473E4469F8B0F75D6C72E52065E93723879DE3EB4AF93B6DEBD1C3AE9FAD387402B6030636365B30251B9B937AB621CAABDDC6FB59593B8962B6FCF8C8668348855DD055BEF5E129E2965BF5A74C743A0B88E69D8A767C092CFC57AC3AE309D8A6B2E163722BB70FC8FE274735CF49BE56AD890C00FA28FB9978CF7FF7A90F92D84C03B1D987BF13A4DC07B2E5D27E3D2F3E0FE08587E969FD93ABE287E38D2C8FDD7561223E41675A7C8BE9BFD18",
	mem_init0 => "DF2F3555343A4BC08C55D42A306E6BFC02B1FF4AB0F13C1F9764807312903CB4C57D21F653EEADBFC4FB41974774602DA8C44F9EAC80AA50C491265745606A0EBBAAC75FCEE9A70F135CF857DC5F0C61B9BDCEC17EB6062BA8F5420FD3BF4365D159CAA00610EAD24C8899BFFCA4214562B857F4C03EE196087FCD26DDA704BB4BDC3F6BFEA600F96F79F120B0BECB136EF56965D4B46456BCFE8887B4B36856779F9099B845BA039AB9B569AF09ACF10500A4203204514001D08180017430881001010030C432011B0480280260200918A2000120048C95A942312042020000816953150D8091D100021458E2008102002042002281026003834D23A1200C18",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y29_N0
\aud_mono_1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~3_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ 
-- & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a48~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a32~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	combout => \aud_mono_1~3_combout\);

-- Location: M10K_X49_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3D8890A318CDB25ACC61416943E43965AEC9E57C830127363043A325E37E053B367BB14639482D74A18E41174CE9A6F47271830229BBAB1FDE50BDA071C95F30DDFEB938D1AD1FD87FE517354E480EF205CD0D8ED8BF7947177BCA3DE791D01CBDE30C4ECE68D5EFD577AFE8833E62444C1A5DEC274A9125569CBB6F4A595752077D809EDCDF112E3926E33C21BABD67366D9D9725EF5DC43A779489E52D4066F7B3F951472C9C596E5CA16CB378431B758E47CF895F0BA0E7CD489543CF6C2313A478CAEBE24CC2ADED66EB1CE8116A3BCACF5761740DDD6F9CD77553A4C34D3C59A66943D17CC722F62027F78FBC8D1B42299C9AF789A299EF96963AC606C9",
	mem_init2 => "54CCF7E10D0C35942CB3A04CAC97BB2C58B30413D7B350C7EB0A224DA63135DB94EA346B6C37B954BB37961084FA25ECC751E96FAC2EF87226F33F04A87B927F085D01B1663C3FC0DA3AC68DB8EB38E0B11FD5DCE0CFD9D2A4168766943DB8CC46F3510FFFB3822F15EFE6D408721FD6A750A06CC625F23E40452EB34DC95B46AA6BAA9E93DAF46B0C2F3E894F04721479A13714CCEDCA0E8B19799F5E720F004094030D0E45F2428CA068EFD6B2E6BC4BE193AD4687AB7F4C48F57DC3EF5AFCB412F95EC20575EFE5CAA61DDE9780B22D365DF64899E0840FF9BFF79BF308752BB03DBC7E2F293D27FFA5DC9DC49C407E1DA228C1DAF4662FFBBD1F4CE7DE04",
	mem_init1 => "C155EFACF63E678307132618FF8DE1FE2A90A792E5AA0ED57CB04AE3B0CEAC8B16E1BDCF881938EA45B9142811164B0029FE865A841BB3641DB5BD35B88953438039D9B97119C8BF2617C242ABF9AEF78D49DE8CDA7819FFC949DF7503AFE392009F948147C686BC96588DF1E1037332DE36AEA54BEE49A1BFEC634B51FC8920311278370B2122C951DF008BA611179584BB369BB6755CD64D846A4CBA2910C72C08CBF6AA41CB5019AC748697F8AB8AD90456538F8B7AB7BDDBFE1846C5787E28E7EB02608B5AC53973002322186B9DBD8C0D1ABBC08D01F3997423200921F9E7B7D289BA234CD512088333B76550E32FADC3FFA5CA550518DD48E5B31465A6",
	mem_init0 => "48522D2609CC91A99AC07D0C0206A994ED13CFC8B98D9A2CFAEACEDCE8EF34FD17F0F5F564A0E9AA61C704DFACFA2DABACF6559ED885CD3CD3F5B79A18B0A3386F60AEB86AFEB2BA461E53212DA509E259E75E61BCD386BA05FEAD30EF32115790BAD0E50B4EAEBD21D952BA3A43AF56D68FA872410F5B57E5E7C7E62E7C1B58BD2F8D79228B7E07CCCE1A6503D44535908AEA9B22AE8000FF326A1B2D580AB76343FF5F8BADC4D3F800124DB7FCE0B119A408F99C4543E4BF17FC41215DC4E4D0235CAA0C374007514CA2543EDDF1A9571315308AE05C1C250B7514DF3898F68DD44FBDA688ACFA68FDA34775C98420CB2ED257D247B8366A54022FEDDEC8C2",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B62FE4E6B5CA8E956BFF94A006379C8E29BBC80747E8C61A12003AEA73680ABB9B17BEF4C41DB7E60D9CA865A25AE0F9FCA50C572883F5675829D276631BB6F0B0AAB16D06967B3371867D1BE0BE9480BFF65440A9CD0DF9FA29BF9003DD48C145DD302124AECCB175C24F7448FA926B6118CF2ABF505753B90356F586A1119BE2B9982E9FC28608492F3DBABA3F7B00678DB3E9EF675252E86EA03FA5EA118AE8CEFF7D1534608E9BB650792B04B7708FE6B32443DD9DBA11C12F6C6F370D27BFB469F02851D17556202B661AC7340439135B74D7A995BF72025EC67F96E4A04B994D1AB5CDA353ED7151CD7AA1DE32F2D477C4284BCFACBEE6DCF3E3DA25FE",
	mem_init2 => "6466D45E3D8739A9AAB320F6EAAFDA3C6FBA1E273D2CBBCF4393091144CCC907ADF5C23EBF06E66924FD796E08837830F949D39254E497995C23E76036B4C7BBB1182CCF79C85D2B3983DA8ED2E1A1D1DA83643EBB42BD9ABAD41ED7906E0949F94C6170EC6D3E6401130BD3ADE68F71AC007D468F10F6E799020C80758A464F91B12576C74B62AA9DCCFC71DACD10D361F0402E4EC6E49DF6018E7898880636AFCBF00E88A3FABFA5C0AB375C954FFFE186DFBB47B479E96EF68E91080CC853DA3B71CDC617042A92AC6656BFB0C29BA70E9C220B065A79ED843099D86E8BE3D0E4841280504D70733B2E786C7AA9C1C17F6B79AB8A87A122F419B4CB0D63D9",
	mem_init1 => "F6F327D751E4A96B2501D7D17DD80F475546BA41C406E543F369C69EAE1239684E8F6931EE6FD427C612D398844629F0FC153F6E379BA42A87A7748D7B9AB632BCD1C37481FC013708D794BEE8B2F2B0D3D2A2051F830D6F9A21AD38F5F097E34C70D7D663F5AA70992F88F4788968270D0BCCFCF0C18D60D9B59A5E8E0F8DD74E955146F0A8805372A6A99A33B3D2064BBB1C66A7877E43D18CBDAB6B817C1D4891618EDFDD6492D1C75340391A71DC18ACC5125AFB87402F530A3C7286F1A0BA3F5C16E20F88B5AF2B84A4D741498AC3E788B169732AF779D2B8CD30961413A484C0872F1C3FB30921D202D0E4565EBB96C3E2A1CEC10F6B11FF984724E61B",
	mem_init0 => "AC5BDF5484CCEBD4AE9AABE6B3B29AEDCCD892B5D7A4B212D70AB1B8D8376028CD30FB2602E5832638F1ADAD9A6585417C619BA5366B669C9E971EC41230C865B954A34A3E5D42E2768F56531E028968EE7915BA27D6D01523171F01BAB062C68F5BC638CAA92095013E3F5830D58FABDF011BF185EC8D9372973F07C016E6646017072F0A7B201FA0A2C7C6F326906E0CA7B2C74CDB9982645E5F56EC0284111D3E4FBE485F680F621448BF23D9F81FE8FECCD38F8B85C8C0E86B91574D12D8AC9B2F58BB2E25B9667C8FCFB224586FE70EB2E4DCFA568A5FA6AFFD197D53B21C23533DAE9B3B38460201944CA90DF75DA9E404F48EF2B846DAF3A0CE0B2D22",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8EC7AF8FDFD4B507B84CED810467450BF768BED4D205355AB055CB95F69B9BC3BDF33DB80A226A8318441BE98FF95D59BFC53E903E1DF0EC26587360EE8568F17AD22EC57520485300A13FAD5BBFA4EC4219A953D5CC66B9653AB329EDD55D02B831AD1EA1536C19129EF331FA4F06BD4B08DDF49EEBC7C1FCA4392BD7772518372FA25BE80FBC587FAA449E48A6E3B76A7330633173DE341A8A55DCF5F91FEC7C93F5D10821361DEBDF99E9C0B2F894761368B8A997ADAA8658E0E4A1516648F191007108CBCC105323B85535B7A62F83D75049AAB71D3508C0355367120FA25A107C16467F2B654DB4A3EB27C138655E2E68374054FC465BCF991C25C1D8D2",
	mem_init2 => "1CBCF48E93E7C547436FC58071C5A35030614A8E70EDB3E4C032AC74F505D8E423EEB64551A788AB0BFE91DFC898F3D8783CF8CA5C60BC0559B43B9F048698EF6E7A2CA2D9BA6BDAF680B5FD86F84933AA168AA80DB89743190DC37AC952D5EEDAE8864222140997120007CD197A33E4457ED1898ED3612F64EEF10F2DF9F27A73C639C05B66ABAD4EE300DD1925F647E2B34C0EDAA43A8FBE7FA0A5D514E1B940AEC506FB9B30D380273AC783455996FA9CA5D684CA43144FBB4F8C40C37C2A7BE7E242B0CBD63B4BD980B6440F27E34DA0E94484F11C937D43CD013525EF893D2FD689CE1388243472DFA836267E6679D100C934C1A052B3C7FE5A46E1CE79",
	mem_init1 => "295702661C4056886858D2C8162194797BB33003C8F6587EF84F22C57243698AC30EAA7A7CC91AE7DB47F849CED0B1A5FFF7DC7EF70212FDF4D63423951FAA3DBC7427B5242CA7453C2F17CF13A50130B266AC5221C9E77212D62930C53E0B377A344EBB4ECD0BE38B5FF0F7ED8F3E33E3C7D80F8281DE083601AC31AB6FBE1CCE692F1519BE5FC61A4C484882EB3EDFF71B7D1B926597EB922AC297572E9B07CA49C7D0E2A48882D30D566A4AACC5212C4A44993E306E76B3B7635BD20212964AAFA7AE03BCA8C29D301B9E0890F53366404B848A9BC84BF581F10B55D16E1E3DA35561422D9EB8B0C6922A65A6B4651974B3A86CB457D12460A298B2FDD5C9",
	mem_init0 => "A12032DFC0C63B7D9FB21490C955E9526B378257A5E1B68F9C86B3D85FECB2BCFAC6E9AEFF3F5E02B5E290386592B741D3FF49EA7FFD9DB29609F67BF625D5EDED7F9B571EE90CBE9A349F9DD748123B3279B3084C209F945E2F26B4A03ACBF754D96CE7C72F6CB5C8E318E81C1A2258DC5DCEC61660D47955099542AD5977826B7025E3BAFF2C56FB31D6A12415DA59E6DD34A3CEAC89DDBF8DEA9A75C043E7B92AC7A4EA2295AF2B2451B698E47DF797796425F6A200B1B5823FC76A5D03A7986147B795C565E356B0E40F9BADE60735C3863929FCCBD9E4B4597B6D9129A30D7DB897F371C8F7F3BF1E231BF8BF5929622982F96984F88B367079E14DE52E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "39E145058601B2819AA67C98F3D14363A34915A4AEA62C10475A19C927082D746331AA397A6048AD962D00C4182BB4E7E30C26EDF795F29D2F4CE3B07A199C3D77B2D77CCEEABB0DD93788501305EA646E447420891D32E719C68FC45EDF55E60EFB5B03111EB540A4BC4A9DA2AED95BA21FC9859C70298082B0AFD9AD971C82D8744CAB6D13513DAD5DCFBF8FDC26DD5DF2AB0F7521DB350F182BC25B31B45478F4931F8A593EF8030E83485452FF04C2017B300973E3865947EF67AF2513170780B35D6AD9D94CBEF609CFF8D006EC81FC875519AC18B913C8D2E1B513D48CA251A46E0A70CB7CD98D698E8E9DB4CF527AF4D742983AB14130924730B3A8ED",
	mem_init2 => "9B5D200E3D482F4BCF067E7F6DF7AC166C7EBCE245C0B19407818DC034FC1880C56CF32AB56530769A0DEE3A5855C301702D2821CC7752391028D66304C97A8ECE1D05134A4FBA813BE97234A8F23371CFBB7EB14C03C2306A6A3388D69F069740859A21A54FFD9BED8DB922151B4121E2A743760DA53DE588A6FB1F709894E1B2E5CC002A76753DB60DF12E275BA9F12C2A4EE99F712ABB74C47E17143DA42A6F3FDB537A83EB566DE303A62CAF1E8CF38A7ECE1C997C03BE07472CDE185E7AAF19AA2287E210F0A9435A9D595BD94FBA7F10725419030F69FB2E8D63168FCA7DD2BB7B71AD1DA86BB6DF19C6C8D9920A1E2D4BD5BFF98251128390FBB53FC3",
	mem_init1 => "5072DE6409BEF791D7E92DEAAF3600BB365F6CFB28C3A143A561EAE7B48D15C33B48796C33D21B78A59136D3A660111DFF6B918F9AA37112BE630B79F725B4EDFF5F6B91E99A00FB6E0D2AFE9D28EB6C692AED4185BAC31FD400D80D44FE06E2201CE95BC261A5C5414B2228E79D647D9AEEFB5BC1A7162622691E01D1E97D1F5790F032C1FCF9673502F44403D5CB8D7F743ADDF6AB8F8A7A650293909C8A05B4B061C6A630C5D1051D29B19AED1E1D416BA3EECE9CAACEC8EB9BF4F5F30514D16119ED3915139B14C190266FC6177F7F5D035DB821E9728FC429FFB9FB7B060B62BD0300583F027C79F7D989FECF16FB2DD74BEFB839E9D82877193D2E6F9D",
	mem_init0 => "BE5BECD86A41563CEC842BF088374B5E7615F838688866B8E091496440B425F5EB1AA997E32722FD8F4F6DB84E685EBE5CFE6367D32FB63A88BE30DAAA2A25DCC2765F12C76698402174009E48822111D22DE53FDA5E9F23E1577EC5B4A6A6917B1B101A6D16D28BB6CBA2187F290E608905AAA777FB00B7BD1C4210611022BE11C98910CB817F189004F51B66B94EF591CC5CC2C9460E8DF8A9BB8A54ECD75CD2F29223405F84EDBFD9F285EE23E3F37D1791C675A0847FE621C66935B3A0EDA756872DAF240DCBB273BED875663EAC58B0C3B2BA637BA667B86E35DD97A0CFE3DF151CD86F911465C057D22E3D80FA694A7CDB6485ADE5E25D79FC257B9488",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y21_N36
\aud_mono_1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~2_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a112~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a96~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a64~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a80~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono_1~2_combout\);

-- Location: M10K_X41_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0C2564661625684F235FFAF8AFB6452866FEE77B43A6E39720558789B844548598911A604C2794C48B1CBFDCA77B0902251F0490A34D2C77E7515DCFDF932C305167520F6ACCDD7821E6A52763D9F36A056B29106E8D86B0CF7D40687418D3C21179DBC13CE96935726215E4FF4AB0D2B287094284230391000002911B124C27205030044B0105A09080401A0D8244032033028549043080028082AC40C1200E8909000840D14C0E93B78701EE938AFEC1B1D419E2F14EDBBD855507ED269F98CE98D89D2522B405D51D76F9CE98F6E52765D3920B6BC4437566C5C7700A469FDAD126E5A07344D52144D9833CF72466CA9ADF96A065A7D19A58CD751B00378E",
	mem_init2 => "11E040F67223CF90E7AB6C0F2087DB0F38CE87062B42585C311F2B6DFB12275218C31791C04B676C4A74A1C49B10F950CC381FD13A88AC005A0CE357C1126F291F2238F3234644184935B580BF000F692CB959B20A7E62FFBEFBC69856E88604419B371122513C8E3E27AEA62ADA0160A4DA2189BEE4D3849159A895AF4A6A0FD1B195BC089D3E96AC0DFF2FF59053F202726EB62472F34E84606BA5B8E4DED4225E5DA6373DDF9B1DBC88E41674170E999B0BD775ECF27122E9188BD5E5F68A11D2022F25FFC1715B40DF8AEDF5005729C5DDDBA082A9BF3FF59E28CD73D69A4FCDBEB6AD25E83A9DB710A673244D922E0AB341B55CF99B20EE76F6907F224E",
	mem_init1 => "43457A9891BBD3DBC4049A2FEA487CD9E0999E4975EAED026384D4CD742FB493744270B3141C6ACE3B0AAD8B3788E5DA72BDCD833B6F54ED8DA755E9CB85A06042C7D588249980F607A620D17A73794B2F5E0C89B85AD0F550002DC3F7E9BAE9A768F216B2E7B02C36CFC69A004AD3F53E793155D5B17F76CECF84B0787DBB67548ED0D267E5DD53E171C8822458F2D99AEE8F012184651339B7F60F3A458444294736782F44A995487144956713B0094E28232047308C6630B39E580B9C45E51E662454BDF4D7C63C03995C317EE42D4A45F29D4EFD0855FC5C89AC9D2A8FC205BE23903205F78446CA40779A0B4AFF1D23F9E88C55B81CBDD86BCA40E0ACC8",
	mem_init0 => "196926D30ECFC1C645B43F212009D9BEFF596926B933241E94CB0363B6C43A001CE6BF60660B5648B0898C5FE8551F577A81C96C777E0808335D18B744C6C46780495E0DE0B7F8D3BB7CDC057E436443FC30A399B31885805793CE0E9EC29C23A9D93C66CFCA26ADD420C2ED544925B665F03C25C24768783091B290EEEAC99CF20B61E21BA970AE3EE7728115892EED92BB8318092AE477EDF9AF103CCAA82F4F84333582D237FA09CAA1FFCD0789EEC01CAC92D192BF7E44E289DB578395414DCF88E4A110FE5094F913A3E65EF009885B94D83ED67D3CD2FF6A72AF44199C045368176254B8398FC4647DF974503CCF3E035E72AAF076ED4F6890B7651B80",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1A1927B95BB96B8E0715DD805B666A2ED76BC2BA18C6FC382DC2C560000FC881258CF76DC8A2F63E86B2E48961247A792F265DD1961F7E421136A94C40C5A77B8192DACF760602DA081DAA99B8DCDF81F4775E11C949B295A38F2888D27E477F2F137D7C011C9C90BB73C58D387FAAD457ABC6BEEF8F9456E915A4A7D7A9634EEDDCECE77FF1AA4A262A7788A5C71948129B7EA0E681D4A44A3521030DAB704DB06555C27CBE5C25A8B6F02C4FACF7AD78C61001C325414036DD29A33DA2D99FAB41DB180BDFE726085C0CC3172EA3DCE89BDF0F8DA4BE9A10B75029DB2BF90F83FCDAA4F70670E48B478D380AC878BF70C36A6177EADA33ABAB1AE539E05BC7",
	mem_init2 => "280FD69A41F42ABBB25DE9B5E321110DEF481E216497E5CF7ABDE7EF178861E5908E604FDFF56BE7B05FA935F8F47D77A50BAF5FEAF7E1189DB98B346AE549DF8E56B994C5468E9A896ADCFAAB60FF4E80D2DA038E0919BCDC6048EFCE5016932A399C8BBD91C68DFE3F0FBC660B89B06FEC435D24B332261FED879918640793CC9147A6FD58D786DF0CCE3A39D72C8F5419D857897055E1B0E733C408AF6312C6A93DB1CB1CD11BB0B804BFB4BCB78C704447A865EEEE4BB5F12216E0FD443B25B2F530ACF5C7CC9CF4F86617964D7B2B2D8A77CCDD5C7F72BD94B6AD1DF11E850E0772C35C789F925324E96D86FECF604555DF83A692F1996C9F364E9F239B",
	mem_init1 => "07AF3901A8673236F022BF51491B6835BD0633248A380E0B4453F2D1660BCB1E583FE84F320579868B567DCB279B3C2DD19EF20E87D677BAC77E364029D4DA855EB7A53BF7B563A2996AB60B33D4682D81E50AEE3A538634AB29B11C4970193B07218D630DD84A11CAFADDF06975BB968E8BA5DDFC9A3ACEFFAAE49308D73ED7AA42B40CE130A49D0202EC75191473DCE9E4BAF2F6C47E82507CAF6E3EC1ADA73481E4D50E0BDE9DBC4F874DEA00FD634B856F77545CB4113579E6D347295593FC8447A2E60807DC0303B04D5D89E3FEA848A8D4E215F15727E602D945581BD06B95872FAD611F272EF20A0BECC98B5B37E7F559F72FCC78B27DFF4D22D1CACD",
	mem_init0 => "FD1641C08C6C29B28230F95C22D2015BA93A7A5F583F4F07003DF0395D00A679641FE842A416C3166C50888745080C3860B9A0086873B6C9196976636475A438F2290A0C33C50CAB115DCCB37BF4640F8B05EA7F04C137CCF86088499A033DAEC7E5D51AA5CFF198CE550985C188C6C8D7B59A87A883D9DC967FFA69D8D3438601B0B48E1B71B707C863F87F0DA60920E0534238A3CDEE13E9D35CB00516D67CCA46A8F2C9D511D9C71DA878D1D390A4CD6BE3F68D2997CB941973C56BED077B0939AFC425517D183614C26A2258103685A8E4B0BEC6B5E15C5B61F8568A98EF9E758EC124DF9AE98039392713234B29AE270F7BBD14989207B5E8CFEAD14813",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B2796CC257FA5D8AE94067818C8E2CA0C35314BDFD15C2E37D5C48AF37B901F0726EACDB828610073ADA0496F0A6F7A143466E5232D62D8CDAEF4BCABB6788A0D2AC27CCDCA698A7F1C35B8D05F234AA53A9B2CFDDC88DDD9EC07B630595980DDE6D1FB39341E0840A5963F9C01AC56CD92B3855174648056DE1E7B938D260F435E303F9E3B352B0B9056DB7B46810AC488680E39E89F458C86A09E82F812A9B53E73DD8E73E545326639E8B350915BD8BF880CFF118B829879B22CFA18F8E2F97FDB7D510A23E01802EE059D5CAE06E89EB5B4DABCFA4D30632F935E421BF2F9BF933062D73DA7501DE78AF48D0D84014F0C4DE1E615A1B7AB60C1A7B280389",
	mem_init2 => "2DBEB6D5F05B76CE574A82BDF26FD2E41E4CCB11970C85B1AFDAB923D908FC5AFC064EC3E2887075EADAEEC52A6383EB408F3E65157C3F3DE02989BC3980D5257364979642FB8CD033D2FC8A92CF93407783EE140DBD57DBC45FDE3317ED111B07D0C9AA8BC21CDFAACCAE8B570C343FFE422D7D4263FC2903C309A6355F56332FAB1A550FAEC30DABFCF5048296BA87F04F4C7EBAC5BD2FC6104B6874A6FA89CC107EFBA0F72AE5E6F70C3B87BC844FD2AF9811910D79E23D96DBF1B4F39AF89466003389A17816613DD70625CF7574F19DB91B4EB284E8843D14F80EE76011929CCFA1B00F2DC5EC3CE8805E0F3CE3285819D5704DBA1374F5464EDAC7C492",
	mem_init1 => "C3AA41B9D37032E0DDEFD225C7792AEFA764784DB11B2B3DD854B36EC732430731312E900AF1BDAFBD8DC8308F53D9395EF6ECEE127C7A6CC1BA19E831E64A15DA15A4DC1228882F2A83F23794B67F34A2FF4880B20169319089B4E1117B8680C3AE4DBF8C5A44ED0C9F232355ECDB2300000CB1868E91FD899AD4F3C144A6075662C68EEC0C95C6793F2CF007AAC270E798CF08DC67B96985AA849508DDAA0BB26488DEDB3DD6DA4711EE4FF9069ABFD028229FC71BB89BFD864BA6145AEBFD908F2CEE490417EBE95C29891A1B7A06370C8DFF66AD6CC43E313A11C9E9124B01DE9D72958170992C63032A2A07BE62476207A69AEA63B96EA37733B4D63B36",
	mem_init0 => "8B4D41AF3F6C8B835E3BE4013809E22F61CC38A73344E41FB62088D79F6A3D6F71604A6782D5C56E3D737362573907653501EE90CF7412AF8E42F7F5CF3DEE5780F729561E645E6CBD24307D8667238594448B11CCFA23BBE4BE40166724A54228F49DDFFA9B07CFF5EC97C705CFE21323D722B5F40C3815697E4B7714DBB8ECBB9525A184EDD5694D149BD3AA47F3AAAC065504E988DEA8FDB422D6479DF2D761C03BFC20D95C5471930B328446AD2578D5485218964B870094A3F1969AE5C74A93DBF82283BB9180CDD245CF77D353B7D67D9A0D07CC18C2FFF7433FF827E82E2A61B6B0F6AB9CDE7B3F642B8730367D6E42F6B57F183EB6BE8B83BDC10EB9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3B19FE03FB75AC35803940B78EBEB49BDFE6C8E601BDD410D5D1E7D52C7478833EB25CA3E45A82543A40BFA17C7A020D6940C4D86362D0336BEC360B4E2D8DAC65D33DC87A9A97629F349C38812383AC3F59DDCE2F81E8934006E2F38D03701365FC40AD45269DEFD0E95A3856BD1725CBBF3FDDDE683A1B7A782A3D0535DA27E00B28EF09EE0C7D769753991DAA2D30A89DC5EB8C667A98421985E556414ED009BCE55AFE81AE862D53BE41F64BA93D07BCD44E5B88A062EF951ABCF4A0542B65553717B479F6202DBE4D83A0E81A10E0F85547CA3DACA177F0C807129FC3FD641EF2ADDC8956EE3A9B6348902805A1F751494A1BB0A75407582E09D3367D82",
	mem_init2 => "1916AC4D2954279513C893162B2A1FBDBAE5BB11B97DAFCB5DC5F664ABCD831FD00BB653CFE1BF4236E997D7BB20F4D641053FC05A5E6FFC5CCF73C529D7BCA8ACA745AFC8EAAF321520D83514B3AA7DA13C9FA88726848A099476415D7864D2A4CE3C1EEFE567B869958F899A62E0E69419CFA8517076FE75F4702D8D781318328B3E28AD039F4F8968D18D7D37C6C3A44C33F23063A8B410E7458C420E33DC986B4AB0E2B7C43DA5F71E94C8277C2366FA91F46760BFCA3E5E8915B5F4FE813F2D94DC4ED17F125145DE5EC79506EA8063B85F8A058EC80B68949A351DADDE8A89DF275A9B03D4E3E11985B7C4277E5B4F7B144C5EFEFA67E0CCA176CA9683",
	mem_init1 => "8BFBDE91213C50B50020C890BE68283E4AFB5B4B992F59FB028391325575A7F53B9483FBC54C065F6E355A41148A85B4D422E2DE8307E56995FCCE439F2D91EB7084E9510BBA3F3FAD1E4AF2E87ED7A01BF902F9249EE6C1C7E250C4358D01E761F34692FFE9C2514DF9BB1EB2408E9E61A4AF8A8034F60E5809FD3088E5C666A9D79FF217715E5314270A5AF85143165AC7D8518F58BA24A3AAF4DD080D248749A6D6C80DAC8591714346208A001E29680ADB85B1DB52936B57EA95FB44CD6626A96645998E7A24BCDE57C9CCC7D05A209AD047355F7D464C61EA1758107D4BA5B53F81C0C94918324441D5D56C8B4E39939F0B5FFE6EC58615C7DD14B9626F",
	mem_init0 => "D16C852E3AC4010CF2F749B702CC7735913F8A49352C8E48109FA9A65C79FB8569533CE87CF696737B30E9FD270F01457EA8935842E845575A0B01325617BC38087DA3FE405035CE038A9103280B09D4FA45E58FE82F3F30675C83166E7647A04ACBE598826B6120C2B236DF7900B769C5FDC87E874AFF6AA41EA63AD2D6A05928F25BC9E7BBFE1BB2CFC2FA33370EFC5D001CA1F9EBA5AB4D0F31E4C182F20D5B8CAB4137588CB76D31664BAED78DAB70ABDCBA2F0F597962027E9DD69B8DFCF48FE1754A5D4D355BDDFD96FD43DEDA47B6386E2F6788D5929408CAB327B8B6C19C36D442848BF6BE55BB26E344B2EE0CC74554861936116F4EA2CEC5143235",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y21_N30
\aud_mono_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~1_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a208~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a192~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a224~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a240~portadataout\,
	combout => \aud_mono_1~1_combout\);

-- Location: LABCELL_X50_Y21_N42
\aud_mono_1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~4_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono_1~2_combout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono_1~1_combout\))) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (\aud_mono_1~3_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono_1~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000011000011111101000100011101110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono_1~3_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \ALT_INV_aud_mono_1~2_combout\,
	datad => \ALT_INV_aud_mono_1~1_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \aud_mono_1~4_combout\);

-- Location: M10K_X49_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1C87E1040AB46573B8C56410933D0C212489E417DE5023DDB7F2646829B5FE6982807575BD52A7EF222A16BF2596992F54ECDAC353DE5F2F7BE046327DDDE39739FB5D884BBBFFBB8D2C622A55B27354AFBC8A9383A3D38D5B50E730414F696D67A265433B528DB3400ABD1F40EE24AF02A43C4FD8F60435B0AA1CD5EA72E507A09A50CD74067E671B619C02BB436A669118BBFE5932BFF0464FE261A6EB066AA1F5DAECE01B5374DF71D07D9A8DAA0CA6B2737AB7DE9136F582880DD4C502FE0115D8E301EF4F621D7FD106148263135824926ECDAF33C22CD5A5E31483601C93AD995F5E6C91C166EA47311FA1CC0D228BB92F11A930C9C1CF78F70277E1BE",
	mem_init2 => "0B544984CF3CEA062484618E100C632FBBBCA787E950DC2C051F0D6C4CB5FE2BB01E7DA1610F1BF23E3AAE5F72FBD7C9B3BAAED2B78B7402AAA28F4024D969F5E0C49D4B6B8FB5FE0BB91712244E7159605A72C31937BD41C024053B52F1114B933B7635B3120A15D33FD241EDAD80ED3DB1BD77A05FC93DAD780FC4EEE83827436AE443D9110ED75FBD6C60535AAA3CDFE55D22700E2869911A644F9BFCB5ABE8A5B2EC1A486622DC096CC0059DB5F1E6B926A789730E7CC5CEB5DC28003EEFC1CD6553D40367358552B542DF4825C6E59310E375F1385600652ABE668AA43ED6349E0845AA67732EB19AED43F9928AE81774341C56A9C90C3909E358C14C9E",
	mem_init1 => "20F91DF7C6B99D2C8B8520E72F912F95269EAD0F79E5F2148CEBAC15BE6B2CB78F6A32658EC4D9A6D1B33E457521665F75E5CEE5484FAC7DA99A4C6B8AEEA7B1EB8C570529A43A56F5AC8281F21E6FED0367E5C63CA805AE9F6F060A017C94C460B19FE94B577D23E6D30C0A4714291258C92AC781A0F09C75DCBBCABAB1CA770D0FE1936AACA13381DE9487F13D9F711A7A85EAD4F9EA991E2A0508FA0DD2853785B97F02F6159A75C2224F688166287F4A5D64FFBD3D614A13A7AA89949A3355EB560897B1B260A941315B6D96C824FAD87F4D572BDE19627718DAAE5A8921F254AFD2B77C655C8E227F9D1331EB1AE8DC48AA995DF2D2DD5670F761449A60",
	mem_init0 => "D7C72C17C820635E45617B6ED292C5FBC66F1EE28F7F5335B3FDF661D1B3B3E7F254B4A5A675AF1B024E553E3A1629296F5988F227975DA1C6BCF9B5B58BD2B92020063131DF473458167E7D991F4C58544E3E750C11ED0E08429F29AA3E93EE8AB759C6667C4B4287AA8D40364E93CDFCA629CE19F31E452EFD69F60EE9CFE3FA6F8AB08C4B9B2C9A92B138B28FEF89BB65345CE64A43A47119CA71A37560A7864E0379B19777F8DEEE0A51F35835721D07240BAC540B90D3AD5F264C01E032331A5CDC93C4264F49DF84B548310C8E3E19C0F4C82ABAB563EDBA3DA7E8952DFF23925B434845D708356C3ECAAFA6E0C18CAD2BCF52FDFCB522DD3A47CC3BCA",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "BF3C2A7FDDAAFF928413C1C3BE15ADE250DC39599182E59CAFE271C1E39CE43521B9CE6056162BDD3B03EAAEE92AB2E715DFCEAFBB4881B85BB641459774308B3427BA0061DB3C38D227770F72E96E2A1FD18EE35E90AF8D3FA0F000BC081EF008FFEC0790465AC5521453C38C10204A38F19CB34CE4375DE986320640B7CD1A4D46A1E18B7988173E37DD0432F6C6E4FFE341F55CBEB619E897F844DA986C3ABE188A7C2EE000BFCEE6642C877DA00832F8C5FF7FAB25189D45BE5A91A1DA863E6068FF295573B8272BEB09413F2B8BA83346FE59041B5CC3C0E72C794BE4E5CC506D78168ECBC8B730E211320861C5132FFD6936788BD7FB2235A4179F6C9C",
	mem_init2 => "EE44D18C615FAD39D907779BD1D242F225A95EFA38AA56BB35014D7B083666C1C2A483C774FEA1843A3423A517CA2E4AA3A9B627C1C09311B78E204B5A3C2C619B72D091C7E5F4B7FB4CE3E637EB59DA405116901FFCFB7D38FD04D36677147A423F670A3A990232146C459E17FE1764648B8DA10987672B28364B1CD00E871F97D872F305844D26C0D045C14DC8B59647FB5EF8E480502D20CD0A5CB6A1A1B54D93D5686A3E47DCB45723CD466E7397D7AC9EF83025DF5662BDA66E29A710B8725141301F955EA2C84EA830C671A489C4625DD567987BB76580E0E2CC121897BAC78A884CEE046955CD089AA25F66D6020A5A718EBC79CFAB6778BBC5098769",
	mem_init1 => "72B48F00C302B137E798BBAF5C88DE980E76EC425EC2039F0B4394E9CFFB78E9E771B2C8E482BA31B3CA04B0CE3A8922E377732E4AA227083F983ACAFA996AD434D30EF6CE3990F6FE1C6651D599CF55303B882B287741989842AB485D340CF65911285F88AE95CB71258104DA2DE2BB561AA342E0A3BDFD51981581F1238485000156D529072B3825921632218260327436DD543F9F688F8E71CC5731A94047E13367CCD127AC2934A08BB00DE6800A149799CDE04D0376FAC51A9B076A8E692164A62FA1D80598E98068CA0A386F053B2E0F1058CB117C9E4D142D8229A4CAE1E88639572AC5D87DC2988AF005DB8AD8F998A5D6B5A277A9DC4077FC6C21EB",
	mem_init0 => "C78507944795E66EED77FCF057C28FC1CC228FD378CAD8098B7C8C42E605B8F6DEEA1D4206A64A6D3715E63B7A86F5BD19C88374B53156B29CBD6CC56A027367FFC5F143AE605C308EFD2A21C5AAB48C473CD96662CB2531658E32B8280943BB240755803940AA2606C031949E32ECCED263B1C8CFDBF043DF94C37056AB14FCA0336DA2C16BCDF4610AE027CE3986C564BE4824F7348BF37D99F48CA300D1C0AA2973C7DDBF609691CE8CB0AA8BB67B2E09791169CDC7727FFC0E3F817B7A74B00C47463DC9D0D1D4266EE893668657B2365702AA72BBD4F836C069A3AEFA605E5F3770E4F2A351EFE07E4D94172E91D8DF50B5CDCF832F0BA4373DB39B1D9F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "59A203DB0B46E1F1D54954D2A662BBD3B41A56A02C4FBF40012D0DC8CCAF8F6F5298260332C1E3E3755830ADFC70E0E3CA1942557BBE9372CFFA04C8F5C368D16F5366B3FF138724553E749A3ADFA5EC334AC2D5C679C8BABC93188134383DB28E24150ECEB7785BC29FE17D265C4EAF1A12C5CCD8E3C146ACEDB89D5C935A05B84B9B653E049B87F07D28F1CD6B75887CAE0AEC84BCC00D6C182483B605C5FED46AED2B2A6799AB2D6168BB23B887DBEA825DF6EA39182F70A10B50188BBB9A23FE69E8704B534C93A1A67604B6277C3C370152F3488504F32079AD41DBF565D5E6A6CB148B5C31159FF8FBA42C86160B5E3803BE72BF454CAE169A3DEFF4B9",
	mem_init2 => "8D8927B37D59BA06C7D938A135939B2707A12CD36EF31F303DBF9029216145E4B47DC0A4DFE7B850D3713FD54ACA96AA119286083BF1E259494898274C5201BB515FC37CF600F306BB257DE3C9BD9067816700752A1AE621916BBAC3B194179F3050A3ED4DF25A0D18D003C9D452CB3F6D0FBE83C1B3333C082D4E49BE68D4282AD155A4C4808B36B1F851115D22FF1C01F91F53AFEFC981FED58C27D98C245672ADFCFB202060087BAAF10380C8DAA52572FC99CEC92973BF843E36F41E94E72A32DF3488C0CC2C01E98350B93A2BB357AECABF1A1223D939135E5267AEFF95497F31AEF894E0883DCA390F0680D18FCF5DB04B506A9472D14108CBDF2F6D6E",
	mem_init1 => "FB90E9E989C6CBA8585E890A71B79ECE18FB93CFE6B5886474AD93E1595EA85F540209A6C8F1A18FB0A6C6E3B0D52669023B6EB191319ED01404E6FEFF4F5897AD2394A01830CCC7EAB204F4F1D88CDBA88F33E08360F1EDEE6960CE9C8FF1057FFA83AF3AC87C486A93CAAD5F37F9D8AF424F5A0FA16A5B23D1421CD57711DA1D7DE783F8F3D2C559282B699B71E8206BB4953ED2EDDC92BE5163A7D469C1AEB4FFDB2EB58D7F6AF00A9FDF46136981F49038829543E9BDA4AA1145506DC0220D969B4C81C3F9972C9F17019AFF2FCA0FF19BFB4979842754CA323AE65851329E83862BEA7DA1EA3C1BAC9A2AC7803CF5AD86A8E07D4A9DF05322D60E1D67E5",
	mem_init0 => "BD9E57D41EAABE7190C13C4B7B92EAA9922942F68E2B381CA5819EBEC9B4FC8013E496F88760343BD6591520B23F58C865024115E45F87837B59398F2CAA88DDD1BB7A49C09246D4F91813EC808F2346E134CE0E545C60C4411921E4D4F4907B0CB40EDEBA040811FC56CCD0C094A38CC236BC32BE2EC0C5286DA93894F42E34CFBEFACB2155CFE3B4A3EE47616FDFC51EACCB82DE4764724788FF65B4860092C4BB7F7EE07AF00F8F9018833A0BEE70E976A0905C9B3EE20DE09B26D365C652806E308A5A0E9D9C5BC2CAD0337AFC7C418088EBAC5A0F0B2F838C3C283AB03CC5594C784C1B51BAC7153F45F603F4CC70A7B1C7FEBDEE61513A6EDC8945042E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002FAC47CACA41C14AC51D8CAD6AA18B92CD1CCAC54D5A416FF383C6F077A1465720AC15B1FB5508B211FD95A1472E1E1EE2B0CF41CEB354D9A043C995D5F520C02F4272C21414F4CE39DBA73B39C74D4043E2DFC2753699D8E1FD50",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y15_N42
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w0_n2_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w0_n2_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a336~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a368~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a320~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a352~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a336~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a352~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a320~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a368~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w0_n2_mux_dataout~0_combout\);

-- Location: M10K_X58_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "CCFF058F831D209EE995CC1720992803216F8B118D658FA2879B9345D652F21CA46F5E71DD5CEE71E151B5BCD871516D876C9DD9396C2F4998B6D88E2ED5AE52E50DE042ACB63E9FDCF3110EE53771D7BD2FF9F827AE007583C84F81D4932509B1194AED1A8476D1A9A5717D479C6DD6F593CBB31F2646D3010EE78E7540C0B9BBB692C8379D38D7A9C9F448C7A287EED142233566FEFF65DB5EAFEF42F6FAECE3BF389B751EB1D2C75714EA75DAF10F353E70BE6177E408D90D73614DFC21831A02E778C80F47A8379194604C21FAEDEDEB5BFDA967780A57C4009F18A2FEBDD60CF55946D800DD0E090EC2598B88B33D62299E6D02E3F3D1C2C28499F2ACC9",
	mem_init2 => "229EF2C1BCC1C5E4256D7E461F8C0BE1779E8DF5357DF5EF3DB62638CF335B838BB43AD670767013D010FC1A72458EBE8ABBDAC5D08F73EF94E2257D6B621943F7DD978DDA07F7B1102759DDEC4791E354C4AC105CF45B42249F55E5F6D74CA067530D083BFFD1AA6C83980BDF3F57BFC66D859709ABC0541C39BF149BE7AF66F77B7EC3BF74C4C9408F1347746502EE57583A8EE227F63369F4E55913E1F932222CBC1124643759DC21C7EE9CED3566C421D99773FEA1B4B488D24BABF4B961436D991785747B65B77F59DDD59E18C02A6BD0FF0FA5C75E5320D7DC701F2D3A01FD5FEAAF7623016A702441B471B3E14739D8AD0EA326DD0500BE546D12FEA0",
	mem_init1 => "7B23D8A2FF1D9980211BAE9E8502C2A2B7EEBCE4F9BC343394DA2F50CEAC91F9A43F602BB8459282573D03C5334AEA39D79AF922B72551462485613FC405D6A678C3F6452A32C07490D89A350E02E40232200D4ABE8AC307BF662286BE43DD14719C1882A4DD24B78DE2E1E6D0DD6C2C6B5F1325C9199340B8F1238E1940299FC1E9C537164C29A6934B060CA0640BEA3F2A1623CC12DDB429B497C2D6D1F60E1EEBCBB951637F2A9CC422142509EB78CCD91894ED7BF6D0AF2B6C8E1B08E31EF4E3D6E7492EF2AAA89AEBD0AB2F0508CB9E01A06B181CAA4E37710BC9755188CCE4C6669D149EB25D03D44596E16073AA3F5B56D892585974E2003F787BF0F7",
	mem_init0 => "0F78BD7500ED7C676FE161775C06543DF2B7E0C8F255D8A92FE4D2DCA5D4172765116F12892C70ED223E604ACDA2E4CF44C43958AAE7A49EE2017B1A1B9E2B79D534337A84777F41257978CEAF5A116F6A3D89A1BF4A32384339B8084C39552DAA99CB82E6FC8DD41B293174628C4C4ED47BEA9368A560E77DD8E0C1DAEDA3A276E57D48BA5037300126F3E0F72EB66ED3356547086791C37821E38B41A4A3AA6D94FC938864837956F8E3E80DDBF38D6BC01F5F916E3FE997232CAD5DBD1A2322D05D0512868CBA1DC561FC4F827371636BD20763EF00119F848F7D41DCCA27C03AE519EAB26C2E1BAFF499FB0E4B57C4F38DA29FF929EBF6DD300CFC8C67D3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3693F7924C1973E244BB8B782BF0E83D774081264083A5E17427FA7B4A21705D6B5CA11E9EC3765D13E2D41C43A3250AE0454D3524E3F762BE32E6A768C9AD59459E7DA9F5D9902750D8E22EAEB282B8E8E6C6AEBF904AC89830181272F47A778D22AB91DB6F36F5FD611D17C62F9B80F76E840276D1A328CD3FE943225792E98B32D4FF5FCFDBB427E03AC77EF8D148E5E529358C36FCC83BAB72AAE3946F1962406F27EF2508A1922933FAAAD230AEFD2F2DABE3AFE853E82C5BB3A701D4932629D37AC40C8E959470775CBDDDFDAAC192F80127AA1CFBD5F890257CEF61685F6F15B0E72025BCF2906B7D52FC7259125F47523A29DFC6A4C302E38364F6BF",
	mem_init2 => "9DF283462337708BA5C2FB80FA6105099D17916BB21C92118E9C77956115B32A3E9881EE172E8A87465948EE179383A7AC92D2A9B095E9CC0815331A6EB5B0A1DB4DF6687FCF12F136869B4FBF6C51DBEF4073FD85012102FCFAA13433F0E5827292E1EBB91552B2CC2DDBAD7BD0DA8D92307943A828B82B5D03ACB0B3FE36608F682E068BD638F595B76FB8169274FED11D24801332E96D1F1F4C9CDA0B11260CAAA2C2D0ABBB58B045FBC9FD5C785803B56BDFBDD4294699A5E40438CC3BC5C98710D4FAE12A0A0CDB9B7E76A3C8E456DD5A3FADA648E955D9F1B671849DBA15AAFA7E3E7BB5DC46B53E8FEC7285D250F5017B283598C212506AC0EB42B8A7",
	mem_init1 => "050FF898DEA48C574C8C7FE2F642546608BEB755366115E271FDE0425B4CB5E8E1C40D23B2328F441F2CC1C0203521842420E9137AAFE89B855C2846A1A1D5DCF6E891BF9D37F4914B26A619DC06EBC09332DF81B46BF072033F8A0E2275CCA919047FD4993172BA36DAB1BFF2D594C2D0FCE56E4193CD5458944B36B21B2330AC488F8B35C9F51B451283767AC7AF509236F4900829255CA280E74563AE4C2E89133F4D3C5C7F00A0478D610878564FF8B4BB8EB87D0E534A87AE4B219D8B4DD4465CDF80D5EBA59F52A30244E0B04BAFDA0A845389EC0C7D9B13C93ABD0C195481C2113510E2D352A0F09D4395BC7E55DCEBCA093396098DBF749ED8EA4643",
	mem_init0 => "D3959035A32099005C774D3EB5A1939317F6D2CB98578EA262C3941770FF4EF138AD929247AC69B00D512742670D8680215C0A1966697B9066D0194D574ABFB9FBFAD5047FF0E0FBCA0A8C11D292A8F99AF882258839059B69AAF959CB10D5CB76E318C51D39865B32314B294573C640D54E2036EEE8A9D959545742F10C50CA19203C9BDC731191305E15626AB86D8468A2402C8DE58869836111733F5E93FAE6387446D2AFCAB829F68E893A4EFECE0BF8FE56FC361C37DE04A90228E0782ACDDFCEBA9526F2C6C38B91F3054C82CB1353093D9CA74DD7416F02917C09DB457A86BD5C53C06E4EC2E1EFF5C023115E1FFC6EA34956B5AEABAD4E24163EC985",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F83E1871BCF3D8EEE9DC7E889F106FB79E8E035D9B2DEF783AB83B97A02CABD86994C5D8B9B629D7D0AA9A781DD3D84E78775BCDF6C0910D0C6D83117B3250A9FF662899D98B865F30D36CD834DA344CF0CDA2114DF03D6790DA7C594766CB768F5F70C15EF56C7028060F6D2ECEC153B12510580ED0885DF19E5B70BF552207D9F9EBC5494822F920A66AC5D2850907478C5509CDBD23426783A744B7E1AB462A82C30A9C340F80D2DD24D62C46420D4B62C826838FE9B4F8F8032701404B3BF2BC1FE64B595AB14C97918A0F95346D015514AAD4D986FB2D1D4FA51D55AC3286C5C5FBBDBA7500368C74034D17DE56B53A7D2D450E5A63166AA10F2BA668A9",
	mem_init2 => "5429B7FF6D9F74983DA4F749ACC73BC37A382BE8FDD31D434C5758587D31539CBC1E0CE72AD73D050740D625EF3A6DB34BDB1CF72615D8E08207EB289C67A1973D7F82A3BFC4DBB688D231D82EB8880A3C3CC3F8B596F20E4636B937D3BD9B614692E096D8B9117608B325C0C1176ADD284B969AD7FEF96BAFDE82DF33AB2476B674FBFA83A2FC585C636668A3E81CF6D3582371F9E8CE5172A2D4EEAC06920CD5D392768196FF26B02073E8F39B7EB88F1B255440D4F03BD77DED0A51FC2D5E8B1D23E4160925A42DAF65D7DA86845F5F50CAEDD34EA7F7AA1E8E84C3295DB237E07B0E09A9A6826B79144BF19277D7A354843B627B69DC89E86B4468A8B537",
	mem_init1 => "03DAF5E94738C2452B8EA9D66BBD433AE38C70EE6EE78415BBD443DF0FF2232C89E88B988F9899B5D685D49DD0D8EDDC849D8363ADCB39451141366E24243DDFEE2021DBDB0A81928BEF587066EA7209B80B7C55620337B660E94C2C74C3F097A07326C9F9749178FD8191FB65E285B7633AD0510B8525AD59D24D4053E66811B0C9385F1E0CE719684E0883917B537892D9CAB0F6D15B16D50A6130ED219F87673F2E3605BEBA636CAB851EBBF9A5D62741BE4A6316AFFD85B4C90CE58ECE200C2AE467087E51124ACE62409B5230981C17A76F27AC0DE25F22CAF056CFD367FAC05EC9E3C359AD8F3DC41858BBB44FB46A399605FFDF5895E6F115D19A1407",
	mem_init0 => "B79D21AA4062DA276033A18FAAF57971E9A2577C66AE9E0FDF09C2E7D11540FF2980FBC496A4E5C04C1E90E4EB6423576AC66CF34A80C998512CD1F45A6E591F77ED9909F1BD36BA986C196D9CEC4927009D990791F141016CEC169338C7065D3CB6C7FCEA7893D04D550CA6C3E90CE503AB1D808E44AFCEFCC565EB4315D97BBEEF9B3A5420955EA30AFFA9D4A832B89B588B3AEA6D506081C975F7691F3913AB7CD0F8233AF19496FC793771748D9A632B6517CDE5EBD18FCF699679910789F2EE7EFE72387FE8B4B4C3949532A6D4CA5780CA758EA2E35AFC4CA5AA9C4C3F0E268A9682BCC0A6D3EDAE44D9852B40ABC4139170D3D75D692AC88539AEED3A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "2DB42DDEAA339F1B8BD3DCA9794793065BD2EE1F420EEBDDA31FF661D9EA855A03C1AE16F2BD052A50144891A9076B5255E5837F927C97B6617388108BEC86D2CDD01085A4287649AF1CCB9F0A7E5082F3F492F1D333AFF182275C72BB26079B4DE99DEE800CFF4FFC4695352BD2DAFE29EADC877F4FE6FAD88D9216E47C27A615745564B25056E601B50EC32D1D662A3241052CB72D2F9F5993193F53A104AB7208216FCE7556EACC22E3F8E7BA77342B2ABE9F2C7646D3A0C3012856BAF4E4645F95BF5EB2F60373507A8E7C9F47409C7BE8C26D0E2972998053F105CFA019D020B4F562514EFB665F0127D5C15D56B2D9174BD6B9424C81EF5B71B207B6DA",
	mem_init2 => "B659CBF2034511093D3451EF45DD57251357B1EFA8B03DF0512CA65F72604B56E874515AF1745728D1B2560058FE3951F65F5D6ED1B77908AE6BA885F5768B3855A01AA5A7B27C6A989B8E10AA8F3AACAE5677BA8F792A5D605DCB413F30E1502FF6D424328FF696F8A38F5C19F9511A66824AA702712E79EEDF97507CBE8A9F1B11C4F400F6E4D8AF375F97CA3293FC83A2DAD5E0AD3A26DB65C782DDE4E02639B400FA9631E03FFBD501226880716C841A5DA3A2EFF8CA23E2A570B9D299AA55F81E05CE5973BF229C6402F23B32EFF30BD0A131B684173E1BE8C8658D5D3701F9172971C445E3AD96299DD47246435201E2A92DEACD667B053CB38A8941B4",
	mem_init1 => "DA43126330899F6D32D30B25771EE1E39361A90CE94F84640D1C8EBBEF0F0474F76C152D693ABCF53FB934C9859E631544FD8E4E033D2B9215FC4702FDEB640FA50E6C217538372BA5BD874EF8148D625D83494009433D782E75A4C54FD85CC90D04FBD6DB154E80957FF8887E6973B776D9AA2A768C9E503246B60AAF943848F5C7689FE171DEC461D551A865FA7A0C39961FAB513EF3095E0DEF35CB979BE2EE9B8D374A047C11DEB7F6DB021B58E226A7167DDA62E73CBBC50E5232DB4B5328F4F830FE25C8FE5C8DAE0792DD9B85C6C1677271C7ABA56AAE79408120266B423B0EE99FCD8C0CFF6E475947264F093468D8105EB6C3488D107C11A6576CFA",
	mem_init0 => "E0D959FB289B5670141608EF39E1C63D5DA9E5E1B2F14EBAA8ACDD09A6424E55E7ED831D08E21FA67C583F66BF2CE21718121BF386F935932879A99279BE7EB10B14DFD6F8FC8809B9BA4951B99DDE612430B6496127A882BC72F9D8700E1D299EE4C0A408A40B66F273BFF9FE90ECABA30988C639D55B2C4CD4126AEDAACF200CAFF8037C229F398EE74CD5170AEA14D07E3E1DE40633D1D36596355ED7F8D0740E9F8C4240F82120CD5D0AB682568C88FF2BD0C30B0FDCE5FCCCA958F8CB6710FAB3BA7E3B03BF36C8BEC5CFFD2CF99F6EDC3AC755681BD931C465FE8BB99BE0D49544328046255F5B6A6946FFB8020B63B0CFEF60D12881169BE03EACD1A6",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y11_N30
\aud_mono_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a176~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a128~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a160~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a144~portadataout\,
	combout => \aud_mono_1~0_combout\);

-- Location: M10K_X58_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "722A14882AA21D565F33C9BF01F6FF001428A85F29AA8487BE75DA68B6EDF4EC5D995D779EE07116C4512E525F8DF7422C69C27B6FF00CF44ABC3467583AE95077E4431D5F08BDF6848199AE28E5B31C72A448B76DD64EB4035DC04ED6A1846E2E6F0DFE81E884E204B703465262DD233863F7813875E412F12DB8FC758EB7F77F3EEA276D3EB9667A7FA512B05FFF90D2283F5D2FF7B591406FCF367D5F6BEE3F8037434086A3083D6851FC0DD48C9D805D90099CFD82CD668399FE5886685F122BFEA94B0E4C5F6D7663292B86FA347B719E5F51000D2CA965765BE6B944B209070D374FEEB845586471182CB64512DC84AFF1D3E5D0C1287E3315AA7128B0",
	mem_init2 => "E2F84A9971C571914817F11672DF443E9C1A45D52A65101EFFCC04B341CB04189002E8F3E8DD3733D28B579396289C186ABBBA7A9408C6C4C85BBF270F32CB8214966A06E7ED298FA81804800B009A4028CDD272420546BC5ADC4A843909F7EB66C78E53106F20E1A2DD099AE8088E9C470DDC74B64A427F1BAC8567707DD8D7B41DD9C0798FAA2A478BEDD5D0F3442E72DFFE540FFD8FED7DCC82C1819BF37C2A003375F5F345348391E60160E02134399F14D4911BC1A1A4C3263EB61B8B4A65FB834F9C9218D49EEAC1891DA999DD13C50D1978D15428ADCA72BD048A1A28AEB296B4456D2A029AE3973DAF0E7BDEF48A4BDC1E8498B3458FEE86388630BD",
	mem_init1 => "088A408D13CC6B4757B225E1CD7BC824333D80032AA3C313E73AA19FD1806639AC46D03318C498BE475FA24B85C4BD8E23BB2351CBEDE193934DD2CF3B84EDD38C123E9C62E27ED1D6F6044053254587949205130B438BACF88A8EE42BB4A4C66BD733FE65C58C4CF4A14C239EC7D2D18B46A8F6F2E9526863A0711A90022AC01A1C70B0A2BB23F20434EE22A4DD13E13316DF63B3C4C4E2FC4FF89FC749D7FF41D87973A53268880C075E4546354B1D9B33AA2219EE6C1F379C408EE8F83E0636A755E149C456C1F9734017C6A8D51EF0E45C0E6411BD657FAFB1DB15C279CAB7F0BEC683121D131A01CAE618CCE99A57697340D8CE12D3C39DABA530027A36",
	mem_init0 => "5F649C836FA7B3FAF59B61BB574A7DC31ACE62280B54BDC14903169E7690427B9EBEC30E030887D4BEC61537AE574CE73F5E57D330B9FBD8BE5E8BEDE94594FABCEA2F3D10D0A2D2888FE79C3BCB5092980AA4E45006DE0D53C70B35AECBA96CC773559287AF858304349921EEA8989B52520AF946375907F721BAB3BE959A7C4C6E67E357B6B946659C11FF25AC4EECAD8AF79E7EAAD5F533AFCB985CF4CA4A61977745A2DB6826B28750599A3C20710B1E8370AE50BF17C81630FDF0BFE61282497CB0BCF00D4A67496F07FABD324FF01EB10B7C4A0894A1CA88D1AAE18144DEA1E726DF55B2062F907B79244977E24C54910A0EEEA99A49EF3C8027700C7A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "2366932B54747E0BE34D9B0AE12ED73E11CF81709CECDF55F7301579676B1F3DFF741BA580B6A94135C75534E9B22E26B3F81534FD87750DAD5DB1B81CB0FD7A3EBD1A2DA28ADED327FC7D0334FF1FC3AAA4F527A1B0944C9A0211C419F80D150B6C11A64C29ABC8656C269AA26DF7B7C2BC5485A1A829774B3679DDE5CAD51810E41829FA23249C041609A94B598FA70A42635F3F3F3F6B7AE3A127C169710996C3E52FA3FE07F67EE3B6CEB5CE42A08B02394AEE78BCBE77D3C5E83FAB967568F71CEDF1C2A68D4206748845D9BB59FB001C660DBF86F5EC93B71477349054C495971871D10B3D1D7697E1AAB20299979EDC62026D03160D7FE6B9C13F73AE",
	mem_init2 => "A0725BAFF804514A5AB35DF9BC1BFDED4CF3CC54904B32CD85A9A835B0A85C0760FBAEBE06D9B853502E801B11A66F5B5A7454CEAD9F33C14FC9DA6FB7CDCA27999AB61A63F72D4AF1050ECE65FCD385C093DD7D12F8DD25912004532511A97866F99336AF641F1FBD7B4304C406682D8A2D2F4905521006A2D755A6E80F0FCCF0969234FBE35002AB25D58740ED04153BBBBA87CF6E96DEE87D539BCA8E4972C26278A3EDC290EA7BA5643BBF1BB4EAACADE6C8B80FE995DDBB6EDDC0B02F9F14A753E1FD0065620675E7688AF712A38390ADF5B98D7E5B2AD16BE56F3018BC909A6FEEFE3187F8305795EDF474FE9DFED92585532856538406FA6FF7E1D1E1",
	mem_init1 => "7FCD83C8E604601D1F1F352F2DB1A3D6D49955ADB08A5741DA9204895A5B24842F3EDB840C12760EB42F59B3D6B6C5B7A5EE6337F81840F9F2BE0B205C715CD1A2C41E32D9B4135F55CC8B1015541AEE5BDFA9D79575895836A798B1439CADEF75AF34FF29550116391FBD4712195E25C10D64D419EB01C7860DC1E799118B150EA5FAF00A099F887241F220E9EF74EDDC8BF39830BA69AF5694A8165FA22F905732BA51DE6FCB2C98FB2FE3AECAAABBD2F1545DFCF823AC6E55FA1BEBE1481E2A1F7A6E753CB369116C2528F6E1CB9253C55B5006BEA55B839B1E7E012AAEC6AE20FA7D746C0448D03FD857F15C5A9F13C56BCBE70FB4FD388B9EDEB036ED15",
	mem_init0 => "AFE4CEE7B2A9193CD4AF79556524996CCFCF08A1D75DB2D7CAC14232073660076C0FDB4B74878353FD5DBE6E30E65E880884915956DD8F7A09AF3F7EEA47685D12808284184DD5DC3BBDE8667F23FD0F619DE7C96CEE13B75CD047BAE98011864B6405128E0C1F19D91EE4189A349539F7537A2576C91905759405091A563FFC64434938C40697AF374649751EEB8C110DEBD333B14C9D95C9A3A15A10C487E2E9F5EAD35856E37BDB050F0A89D787B0FD28F1C797F72C78E0EE688A187F0E9ED6D7AFD26687F6FFFBB2A79F93F5D37F8E97534652125265FD53A4EF667B7AF2D36F01F9495A07926B2B413EB1295E4D686E2B4325CA4A8A50A76FA7B0CAD71E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0AF72A2818F33B081D9DDFC1C3E22E28C0C0E73B6B35ECD8FBD9B662F84CE2ECEB99F012C5110C0663A377FB59B2A43EF40D0AD1965EA6FA86299EA2EDBCA0A4BA3770193DEC7E83E3C3B9B103A70DE3FEE26DBE4F0C51C4649EC52C6FA98E68E38653392FFF5F13C120581EAF4B9FBB37C06A73E760C47B72A50FDDEB17D148B297D6294E1B9EE3B77BAD970208648078DBEBC2B7C9A7F85515CBB8C0566C7DC3B040FA799E64C6BC9AB5172920932F25AFD965BF4F19AC8F31AB26D8D6CF63D67829CE35A77E1DE71718C3C31BDEBBB00DD06322611DC6E5AC98CEADA101ED1CA5E985587F4DCCA1A3C3B6728B59283A24EF208375C5ED3C39920E378D827E",
	mem_init2 => "01CDC8590DA66AC1AE66E4AF602D68A3A96E3D41A4FF2D7FEE1DA0E3BCEBB9FA0B25C3BAFFE644381BEA58FCE88AEF1DBB16FDD665E0A4B8A85F0764FE0C0754DB544B3CE25A81942995090DB55FD88CF9F5EC0EB123DD9EF60B99EB4B14BBF4264E412FE404326FE94F07E9296FF8062A8F85FA545EED77FA4D52665A0F6DA127857BAF154EF2B4E8B2642265FBF7D833836096B0D3D8EF3F87F22A2FBD769FE3560E14EBB0A3C674996FF9926E74A23E4F10090DA96034D562BC44D61D892BFE28FF12C377B2D355E4690147781EFAC0F48B0738DEC39CCA62F2714A9FDA24F8905B113B68406DCEB0DD371F6FB2E1238C1C3FB396B0367B97EDDB1895A98F",
	mem_init1 => "5D16435C8B4B05EE2A802A6179329C9214680F3EC45E93008C1B5E0E3FB04EB1B52584CEDF9A90E095B1CD4E641797BD9BA0C4270CB8BA94893591C1C28772C7391B06C028075A18A4472F18F1EF9EE3FB761E4AB847A1679A61436DDF51C2F9B871669F6E8C5AFE55BA65D63FD94D034EC1745655DA128A7AD6A42C2986A9D577090FB5415C5A2D720855B16047B80FC25F67BD6EC11E10DE9862D500BA0C204CAF764A90662F5305A89D4FBC9D2D470CFC6E0E6F6C8D169376A4C776F051407553A9B39E435E981525BEC61526FAEE3C07A86065F49075CD024F3368B9C736778AEF0CAA25CC00E85BC1A6A06C1A50B24F265A7E48148E1525210F537201FA",
	mem_init0 => "CC1E1D1D4FB206F141F8C7D2E3E1ADDE8667CA1FC41682606E4B63575892CB35A80A23CEF5FCDCB2B53CA869AC6431EFA510B0534B2CACC060907D870F428A378D38B4C793D440400B1D89108D5263010B5419E06D51144CDF5DA12DEFC605E45F08D97592624F4D2D8E78ED2D936BCD1805129F901E0221F671BAEC38845AA23E3A5CED9B63A8F4B02F24EC8FA9691A4A7871D6452018B7E839A3315B27CB7B3EBF1EC14131DD7DF40CB2C840EC03AF172589AB27465097C4803CFF52D6D81EAFBEFF40B275A7C1E3C2EF9525F356E8FFC3FE2E8F3F0CD75928DBC969D88C380A4795C6059A4D6B1328272FF5F1B6266322A01C556F062833176153A71A0301",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "976AD03A3EEB773A7B58DE24FFD2DD0087DFD7B37C647BB45E7AD44E3FFD1B495E2CBE39F25189D31F312E23C438E21D363053566DC7E87A0F5D8EA61E016AC2A9FB662B9B6290C9FF632ED0BD1D34D7AC28FAE68852C2C4844BFA9D49D76E4CA0C3689CC5852E341B78CEDF6247169A4F59CC35186D55546367724E5E4A62DA6DADB11390A1E418AB4854FFF6F048EBF85E61E8BE37E5DDA61B1F52E37F21272654DA7034328C9A537288EA44E227E81C3B2A9C0FE6F0EA09AC2ECBDB3E79F4669B7415CDC50D857791823C1C0AB85E2E3ABFE60157591018EF567E1EFBC01B542E6CC6B53E905518383006DE12978C8343279ACF2D6674338B76D394875AA0",
	mem_init2 => "6E6BE217111D7B0220ADCE94C8A8D7081F4D60FF3A5FB12ED99A3E9755CEED538DCCB6023DA4FA81FB722E21E0B7D8550BF30BCDD48D11DBFD87E924A4E75127121B5112574799C4C0E4DCF2F8F7C90868CAF86D5FD935215C5330C8450C2EF382080756620DD531AF10DABB42AB084950B16685CC66B4CB6141A4A62DD6A28B1A422E3C58C837239C04933A8E1270BAE2C624A32CF15616C95F4719CEFC360CB8F0E355F71775A9FE98A0719D2329F97B915C1051E13F13123C67AB8DC94ADA06722FF0917268D96CB4FED170C4F7D52ADBBB5F57E61510ED3BE768149CEC37676779FC7EF43344459B7CEF8069AF522F4C362E5389BF44DB8E9805453B5C0C",
	mem_init1 => "48A0C261D7E83ECBE90F2DF986BEDE8D23895DAB9F3D0661EEA18F9B95C9827547EB8DF9A7A54A6186111A08A8BE3CCE3154F3BA4B4AD6FE2400A656351A95A13A00932587459757905FB1FCDD46F7B916300E301000010FF8F58298023B5D079DF15B851A2B04A32851D10A79B54F63640A927875BBB484B1E6CB41B5ADDB34FCEC925F59D3A04C6D433EC4E6D90F1098252F031A4387C53AE5B5471190DCB3304084B2FDD46A5F9C15B14956F237B307F5A7AEC370155F013437471521BB2ADC7A6D34E41DA2EE790942A2264CEE6B701CAA93143C04B79D3CE4DFC57D73174BE395DC8C3747398A5F56EDABB485B24300B4502D107612A808E4AD1182B7FC",
	mem_init0 => "0CB3556A497804925E0570C8C75218858D1014D931F6CD95C2F72721F59ADD0C8B53A925B934ABE5F4A8CC274C877E66514F0E3D42243CDB3F5C9634A3877F5A78E928CA680EC1E9C1FF50B31A9D6B8086C9362478F0C7B785FB62B2D5A75258A2017331141AE862ED7034FCF9EC481C8300E63F19FB7BF282EDCE9E726F0118099CBB8837CBD7748825F92028E526E92ADD346BA28E5FED506862760D393EA909DCB041243BF60A6444A79AD39A64296C2967FB85A5EA8E81F40EBBAA20C9335F8C3374B83F2E7CE2684C047EA72373942C2F15732128078811BF63B974CF3437F8881F1C2A65F7A143E55CA7451EE1968C481A6ED311165A8913035B1CF2CF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288_PORTADATAOUT_bus\);

-- Location: LABCELL_X53_Y18_N0
\aud_mono_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~5_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a304~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a288~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a256~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a272~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a272~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a256~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a304~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a288~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono_1~5_combout\);

-- Location: LABCELL_X45_Y15_N30
\aud_mono_1~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~157_combout\ = ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (\aud_mono_1~4_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono_1~0_combout\)))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\aud_mono_1~5_combout\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))))))) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- (\aud_mono_1~4_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w0_n2_mux_dataout~0_combout\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011101000111010001110100011100000000110011000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono_1~4_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w0_n2_mux_dataout~0_combout\,
	datad => \ALT_INV_aud_mono_1~0_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datag => \ALT_INV_aud_mono_1~5_combout\,
	combout => \aud_mono_1~157_combout\);

-- Location: FF_X45_Y15_N32
\aud_mono_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono_1~157_combout\,
	sclr => \process_0~0_combout\,
	ena => \aud_mono_1[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono_1(0));

-- Location: FF_X37_Y17_N47
\sound1|da_data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono_1(0),
	sload => VCC,
	ena => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|da_data_out\(0));

-- Location: M10K_X38_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "696B65E683A43AFDED63B2A0BDA92724A02B5D7656FD7DE928389D64ACA4D642E1644AF528406C2230780A3CABA6AAADBCF805EDF329BB43E1ABDD06621E90F6CAA24E79281757C3DA47C7E5C400D642D28F1A68D660BFCDA6364918D3397140246A07DA2DA9EB2C40C4CE27EEBC6E6DCB2E7FB20E60A66087188A7D23188E51B90273A128F13CA3598AC2E0C3CB580D5C999C3621F05D2975C10F24DEB422F353143CABEAD1518AD280C467B91BA6410A5B3818EEEB025A2719510E3405C3E5FF2782288207FC1A978BE5363E9C5A0F9E75301B9482D90906101B7CAF0B379100815641F19D2E82510FC14495C5A186B5C95F06F468B9F1F5E138C57DF859BD",
	mem_init2 => "9DFCE5ACE1B66FF1A0FB1FACEC026A1550490C6C6B4A5BD902EF4D0C2175272E8726838AE38F8BAB4EC406B4FDF9EE88011F1B54401268FBA56DF6FB40F404E163A791D8CC99BD06EE1BB9A716FD672AC9C412E8801BD014807167364E2039D475A4C0E10549F21FEEC08A73060519FCD7347BA22D7223E755527C92113A5F78691D644A2E24E338B92068AD4E9C6A7FEBE786AE04815987BBE9406095416C4FAF51369338FA81C2D18AD620ADB6A6CD387F5EC4966A2CF9256A14994FFA37217AF3A560F98D668A17F9E2D6F4F9A75D977D49BF6F55D5ECB0F1F8BF58F91D0E50CEA0A316BE38A81994873D9607EDBF8409632A28DD41058F1C16E00B07F7CF",
	mem_init1 => "E85DA213BD5AEE00EEB60829FAEEA09C3C2B0B3B471FBC7D4D87F57354DE3F0975AC6BAB88FB8B45E38AF376E761EB751A11758CE444B49898BB3627AD14BD3F12F3520B8CBD67DF856996A0FAE3237CD8961BAF249684EBDBA480739494E08A305BC13200647B2AEE6B21FDE90B709AEF0F5C5439A099BDDE6EC8D69CC7E931CA38E0F145D7E4BD5DCF5A8B1E8F5D969259A767BF18EE064C401C1C38C2496C9A266424B8E1098D22A614C1EE6D5F27E9E050B6CCD6D8848FD519C6AAB4EE12FA3BDD2958CDDE6ECF56D0F14A2895A2DE44FEFBEBCC3CAA850DA1E82041D31AADDC924EFA930C110D0AD3EC103A3C187DC67CB97C9F790220B365B6C761E479",
	mem_init0 => "BE1711B6475DAC4D2D546382D0F43749159B5B6D9420130E6839B09C0A81C8693DC23E5F76F85151C3994E4AEDA7132078932A468F747F2299A0289BF0B04EE8DE3D8B900C77AADF79CD0582EC0DAC7ABFBF2FCC53B7F44386EE058B305619B7CB511FBF78D791766186A879854A9969A558BB250AA1AB982DD93CC5325A56D80BE521E9A22B7BC8D3A234246F12CABEED2F200EE86E50EF87025E85FF5CBF856B6A8F1396E0BAB87005B98EBA374F34F70938B69650EAFB80F3EBFAFA382265162A24DBBD92071DCD4C57D25991CFEDD90E02EC96305CF9F00D2206B24E09E2AB224635375A6E4947D5B4011C964F55B20A188EDE02A2225400F11D097395F6",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E72E36E50B9E16C8CE09D7ACDFAE5D792BB0555659755AF979DFD156E667D3B2D91746A1242A565DD03B4ABBA275264BACBC2D2C64269A3C28DD834393B9CA615B720F5698457B5B10B2FC8DD8B5A2034599177690018BDB7D93FA6079587DF7569D984F895A22484B7780A249142F0F010CD07C85D51F37638CE91ECF7E3C66055E2B3ED65D7714F9C60A3ABE98D40B894B0BDB6EB44BA18CC9B6C5B21B6EEFA5FD92FAA1765120EC9AFDF8E3049628850BF43D4839DEC3D9D86F0C85991450A4288E6317842FB6A05203EC18C6CC127451DEE73DEAF17C18DB19E45067BAA5282A70B3E6637910FFE88FEB05905B5486905CF02F4DD6F61BFA5782F1F499D7",
	mem_init2 => "769FA33A1D8930D02ECE0A4A378E0C034E9E112A3607842D5458115C4CB9E818D1D9CDD9F95E8DD6A94A9C28D10015A9AD3D217B0CC8AC56FA7AD7A04E4840FAADB28EF110950D1039577D7B312975FA364FB13F696320AD1B35E5FC459A6EFCF8F8040202000886020005550EE31FB4E1BAB7B098CB1FD2A2B360867A196F63AAAC0DA39711881AA436209F7D9EAC7547064CFCDF0E770F660423637120B4A667995B532CC81A66AB53F63E5C8F152C540E1970B3A7B16EF373005CCD873E7B74CA1EE49C28775C4CC743ACC45DE8628AC89AF6901E541C4C011EBF29B08B748707BAB48E2B366EE400B0B9EA01BBFF6E9A4F3C9329DF1218BBA74CB076FB6C",
	mem_init1 => "E88C9E4A49A41562B9E949E00379434B9D0E7369E3B8EB7C1FAD2EFEE643D429EF4981586AA5A4DC271ECBF37B792BF74CCED996349C797115A04A0BA32615345F26945A9BCBE631D7BCCD902CA525AE127685E5F70C000EDEE111531AD5F644574FA950D16E65B045B296DFA4F4A3FCF336E2C480CF260262DDD92EBA068F3620EFB2B4744F780CF1105777BFAC27752796EDB2490600E2CC48691A4788B02FCD5982571AF213F44D30B49BC660BCDEFE2E7C6D956B34183E93A00521F840770EDA509B2D54F643A228F154CE58E1338BEB60E6E98005F6468F8C3E0176D703E79E3523D2640E0189E3177EB4DF59B1C9F2D032C2EF84FA5B1FD2F7BB45BD77",
	mem_init0 => "528D8895FEF31F9A21AC63F03EA75E6008B50D8F0FA51621BEF0D05102410732B80F1A1842FED6C59B5BD17128AC63BC963564277C44816E0FFD352266F40788BC8A75FB6B71B27524AD4DF32CEAAAF8722074C982E7A975A4ADBBCB8FF393478A19E04C208D0AA0B4B8C3F72C00C0DCEFB212912DDE7BF46401248F7AF1D58236DEF7A5F9507E81ECBF3F689FBFE18181AB8216849F34BC2179B8F2BB12056DF1DF780BA127CB5A8EB4B3E1960ECBD78DA788B76BEADEB955FC4CA0CA8E0AFB50B04FB102865A78942610C3C18A7C83DD2AE1E0A2CD595A9A0BD3B6E8EC47B8C5BF0C09E8375522B81F86B31E0857DA1608E89B9624F251576CA48B8B08BAB6",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B491C1A32CF00A878E7372631B8FDBB6CAC4CED0BE02A13877BA056101A5054059FF7B94BED6955072A38B2277C14D0E4F0434936F467A0251A0A56375D49C35CD33D293AEC6625A69B1C262B71F9CDBB9D67D48808473EE92CBF51BC0C2AA7C25CE6AD241D8B57CC186CB242EF662613DA6904EA4554F865BA06E7544161E39A91239EDA2AD262C4FC82B8818FFB263A1EB7939CCF6A38069E61A49F8383236E130BDCD77E737EB3E1AFEF8FD48998BB124F0287ACFB40E1DE92400BF03993792DB2BC22CAA4F21C5ABC1597244DFB28F7E2624715C5E2FDD33B179F9EAD8FE9D207883875E799CD8C7E87B6F0F1DAF3FFB15297C2268D8584DF82768169B2B",
	mem_init2 => "A2BD1F69D345178EEAA3325B5D4A13EC035FC2C24718BAE1F435129557B9A3752394F3F094A765F048CE4A25D14AEBC192D73F51F1FE9B28804BA6951338D780035F51BB419956616644EF24D11717D1C20FC4CB3443E45E46891A4F5281075FFBFDC8D370D50331871FC86ADD45F57E79D79EB90699A3DF33AF189943889A501BCFE8B1DB6096DEA70A72D6794C792CB0609303FF7540DF75FC8ED1FEA9ACFD96459DA23BC885FDA0C7F270F361D6320CF83106ED57B7C6A85A9C44445B25BDFFDFB56936423D4DC86254430D51CCCC4C5F263DE6A9639050624A89269EB7E5B3AF503C862334E2F2944764214474B71E045B3515EEC4E503E531836C8584E7",
	mem_init1 => "4F8A9E3FBE931A1BCF7A282D156310C2EE098A37F17F6318B2A249BCE90C957BBBCF624D3CF16E8FB2774C08CB7FD61A5AF63DFEFDCC579328364099BD99FFB1D27B46EDD556C22231342243800D0F22B098D0791EEFA1EC209E0EA2D98ACB77F06E21FC2743915DC3C23A185ED97930C12C498033F6C1E1FF3F417C2A1A2B690A958B752531D768683FF2C6EF8BDBBACE5835D510909FB74C2400ABE5E43C3E2F3C7474BB13889AED69D87A5D168EDF2294B7BA87C8710EA2DF9BC19AD6386EB01505F562D181BDB837BE5A01E2EAC036945D7DE9029A3C664E82B40C85EE338185C1F634B29F85D92E0BAF2F1D3F5FE0D33F775674B055E8F763FBB4B296EA",
	mem_init0 => "0E4748C6E538534D3F466D1A933826375315A03C32106BDB9ACDE8E8DB9CC23FD3D6817507768612F9929A6AF9CBEC6112E0BB62863115879C8FAA6E1C06D297CC2526481089C4143B6AB5AD91852C0A67BC4A5A885F92159A3EBC219BC7453D205C88239B5ED5F1C3B7FFE30FB96D29B4F8B3D1DFBC06DA6E2310D9D3A743756DDDDC22D67AB5428F355EF0C20C166D24A2364616B5E92169215854FEBA3E28695B315A4A1B23E1D34CBD458A478F2F688D895E82D8F44AF22EA9CE98C7B6621ECAAA3515C0D8AA19A895EBBF9AD45C8513E671FDBC92B3AA15D7F8E512D1F085F05973D495FDDAF327668E30C6362A7FD1E3A9C9F58900079EAEC67EEA0168",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "11A3F7035A6640366540A82D3F3BE1C0CE7953A4BB95325BC5ECFB1381972B27A96C23E70E37CBD8C6D215CF983FE5EBE4F9AA12985F75FF88428D2DA4427430DAE6C17BBBFC7BF1EEC7450A95FFF105AEC42015B101E0E55104B0B8EE2FDB47D0855A0B88E164F6C16EF1162730C2BB586E84292BA8E170C8A86AF8505D346B2D6E1FDBBF3CFC5061C7B2D4B3D01EC1D7CF6DC2905EADE8B873B5C635BBECE2D8561F761B92D2F71314652E153F721FB4EA60C6CFA272A830D4B4C1B348E041F4563947E7E18CE155973E0350542E23C8C1253CD8BE1AC9FD7534F39242CA5911CE4D1A265494E37FCE0E08E6C602D6BAE626CC5E4D7DED225AF62983A5F521",
	mem_init2 => "EA7A1BAB6E4A1619A3D419BA579F1A0BF95E070862B3F0EED7DEB3F3AEDC85CC8142549EDCC24376D038B8828F1E72B38A8521D4414EF732C6FEE70ABE932DB17C153B37A2AC9F10EF227F9CCB4050C17BAC260CE11910DBD034DF23D2783BD09DCE7F7AE8926AC14071921D5DDBD2E1A1B857E92C5278D2C70EF3D027A83A625A0DCD79CD0ABF5957E9F5B2EAE9913E0C672C3953189EC230DBD7B210043C1B0254087E3CECB11C7C3C4160FF17A63179C4AF07B485F856E101024F78AAA5ED27C5333EB1C1B6408A2203967329E31795F5EF0E1613241E2843A977096AE52874BCFF6C5A645A630565C52FAC05D1F667228115B350C5190BF12D71E5C87937",
	mem_init1 => "F6F58C9E0E12A33BC12985EE76487346A2F8FA6655BE90DAAA68153F1A058491E6ACD854EF7D0F1172387C5EE1A265603BA0F0724B91383FA758FEC89B7A960F129FF7E011698D7926A85100F829558EFC0DBA2EB90E7125395E7291EDE2E950804A34E86ED0B482DC0375F83C4E81A26DE65743EBCB16B3D3C9BA8F3277DA64F0AA9AF995D4591C4088180C899A693D4C7FB6D409D7CCEBD396001C8BE2C6EE8B65BE645C9A040942FE0716F01F3CB6DFB46A2FFA938BF216774D0A6C127C7DD8AC047F9F5D5B310DB7A9776A7B16039A0E1E3AB345439E1BB93589C5C3D057B2C5881D0BF645D72CDCD93C2A9C935ED31F4410C923FBAA6D5F391C14C5D096",
	mem_init0 => "1207A2208E2ED37552CC4CFD1BE99C229F2608B876E16D54E3DC2838ECE0B206D961C4F4E98ACF6DCDC4244004C2DD707351809A5E2C555A8B42CCB4140ABC89E6CB9ED93B01F34FDD7BCA074483D322D88D03E0A39628A331C1660960312E69AA5B3C0C4D69FE71F02F8AFEACC67B9B5E977CB9B2FBDA39B1222D876984CBA07E1E164285352FE8C41A4C92972E84E3E4480FBA8383C03C35434E4B6BA4964E0473459D837664613130135CD1EB31C8E23EDA79182ECA62402A7267F31C1738B16426C983F12CC59AA5D219D5369F11FCB6D598D45A134E63C0E9A1A9A9DF80E13D09A841FF2C02C956D4687BB77CDC31526AD96A3A24E5D2DA3EC5F9839715",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y19_N6
\aud_mono_1~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~27_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000001011111010100111111001111110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a116~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a68~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a84~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a100~portadataout\,
	combout => \aud_mono_1~27_combout\);

-- Location: M10K_X41_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "676ABA59FCA961138C76964CB3FF34CD1930DD134ABBD8822617FAAD6B1E2256A28DDF99DA01C80F9B1AFB6F5B85513C98F335F5CE9643D50B163D7368ABB969C75A978302EC9A9847E36484A91452AA80C5BA89F6C5AAAA5362DE314D879AFBE960D72BA7CD386C57EECE8A893195F03F1D3FD62696D6963C1C9F4A981B23378286773ABC13FA5E387C3A8E5F7D2D0903C84A9BE7DCA31216E4756FCFCE4973B193560F11D56877E0DC028BA05355C6371ED31C3EBCF2E032667B8AD1242FD6043EE6BC7F5EE149807C6E8CE7B6AD275346DDB69721EFF0F5F7FF4CB3DC298E040B9EA3D73404EC9FBD7ECE41DE55F520C594653BE1AA7B6CE45DB1DB6FAE52",
	mem_init2 => "7791BFAD16575E32A0EA9B84437E13190B9DB078D8964E2C91964577B77D7F384BEA12647EB8C46D6888259946B4DEEA21C8FC2C4B4AC827CD3547D1856BC525153F60DD0FF3086EBA4C4ED3F9D1DFC48983C112BE2791C3183EEBB63E68FF12D4A7EC2E2974378B1EE281DF2237E0C92ED998F4CEC3F6C62B8624FF9821A8658495D91593340FC6B4C15F1E814E602025BEE982639DEFA131834B35A38E43E8A88F58D0C46B95D5909E160C81E1B9099F41953C5E5AC2FF73701AB9400AB0111740D4DD863BA91DFEF0407B0068DF1B5514196DE841ACD57E7857B15EAB489E099F2D54D5BED528546AA41F276C9954B66690D225D31CB50B179E33CCE06AA5",
	mem_init1 => "F112CDF1D4C5861076F59ED7FDC082027D3B7A7151D4DEC8E68A46A827C81ED9C237CB62996183699C9015975EAD985B139F4C134A9EBBD071FB1E565F737EE9BCF0E734D88942C0A0F67A15D0F3934B83C854FF622CB47EE1C5C252258B7DB62EC8E5D6A5D20510C2520C70930086C5816021CA4D15404DB56C1F81E9B302B379B5326CF57730E3522F888F3F8249755102B8B1ADFAD7725F4292C31CE77DD61168F7C44CD8E652C2BE50F20924A73F70EE6AD9C097B2C61E0D9D7EA097DA599E9C924552DF26FE34282C6B224B37644CC82E41A8FD46BCBCF68B286D345CB707B89A421E3508E19F23F26F775B0BA3E7B7173DC56CDB2A0FF0B4562A0DEFB7",
	mem_init0 => "FDEDF5DC07883E1568FAD547F209CD39A588C2D7619214641CB1BF2266AE3A2FBBB208A7C23BBCB80C9FB74B6391DB9366ED9CD0871E80172538A71FC9AD917B171AB302360D2F6D92B141BA56C2BDA4D298E97657D3490F50B2B728FEFF1A3DE44EE84E0A5044D6F56E7820EC11CA26F613ED031F91AA3545F1ED510762850E610F11F0E99E2CB65B13823D8A417E842C9C4DE2253878D4344A77B389F9FA76CF71160A98E814B1F115DC9C2DAB52D74C30EC39D57BACC888F522E0C617EA4C3AF797210DD8BC1E2C40425A670EA67021FC58EFA00531EDF691C6AD17E518C45D0BC3A48D5507C04BA94E10289D457C12F31E1104C6BDAEA00FBA5D8243BC0D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "24523B34C42C7C20864D41E9ADB9F634E1B3A8D420EC5D233A11F7B9BA9C43978562D92CF52126C6568276CAD209B03D1F5A74B2F05355529B18FB2F2C4664ED2CE3FD28D6ED61D12B0BE4AA44B2BEE8436ACEFFEB8EA81F365CE71BAA27B4DCC9EBA1B6474B19E6B04A2FA455008082A2040142800101110000008010020422201010000A0104A01000401A050004032011008441043000028080804040000A08090000008008008433FE9042787D67ADCE5BA49CA3CCB4A0ABB265A0E9ACEE0767F258184DD529C9C04C25EBFF4E6AE02154F057AA15391E8BDCB6B2BD60EB82B968074C3F24316516A4AC85AB124BFD0D9FD9A05D720B9572CB73428CEDBF",
	mem_init2 => "640F162122A4247853EC1A0BD16F213DD31B5B3B5510B22B092C224AEFEC0E69C36E612DEB026ED814195FF42B2C1A380153BD7902C35DC09DA5BC203E135FB6107DEEBB6166A437F91207160CE2CA00E7F2CD50A6F0E8261E2E8CB518EBEAFAE2446207FC143BCF416CD4B865E3D7F85807C74CA3D3961F4EB94F55003467AD526B178021D5B40F9CC5939890D4E87E746EC12C9BC6AFE4FA2B5926DEF874FB8ABE07AAA6E3FAE9BEE70F6ED917C02F403EA0AE38DD519DD495DD6F4434C04E50B6131237D480E086A9B558D8A7A61A869FFB3E838D7F63055ED7CB42A14F65BFC4294A9DFBCB4237070C5A922C7AB984E448F38BA4C34555F273FEAB9A9C45",
	mem_init1 => "D9A1EA9F23AF7F96EFBE570175624CD61E3F8F2DF4A8DD13F3E2F131FB82E29DADC71C6EB076E1CEDA15CD27A30FE7C34B179DE5E5E543DAF6A45E555EB7E09DDBA4DE046ADA5E41DC705F7183E4668C86BC1480D8CFC16758044A9015312B4BB9691D303A43651A147E1A87903EA9CDB5F44CE2EBE6389C8D42A6CB0E2F055D2462139960D043AB55E1535C71796030682DA2C79668AC56004DC6E3DAD96990F4DAF536B2D58EA5E8EC93127AD60E4D3CDE22E56C1443B8D04162E9F44E8222C264D0775F40187D735CFC6408056AC9C14D9EAD79B1147C4883511FFB5200C1E22DAB3365F28E8C30EC95D3B3497E28C1F0329F6A3D3CEC0E4963D424C719D5",
	mem_init0 => "2D6AB984C7DFCBA1BFE83875D166E1F3EEC0EC52A990253F9FB745E8BBEE77CA34EC4395A4F5E672F0332F7E6CB9F632856E3B09EDEA79090DF76800EC711A44908D64865A7D73AE43C903AF21A767A6DB9F815B695D7C135A181D31C76D5C70759BD11E6A715252A629CBFEB66DDEA84915536A4C51397120400EB8A0B7732BE05C938230CAA288DFE163672451D5B17AF1C65895A34D72E9CEF3A5781B5D8FC6509950DC404F36BC1F8B9CA3A50B1CCE75C68D89818225D385B485C278F0D57B6C3BA8849EB361B9E55960FD657AFF98416A247EC6D91A095FC757C0CF9AB9959834D094A1622F0A92C51DDAB306F526D5E5D16D4A42A55479AEFD49FAC2DF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3AC63B99E42F1C3F09D06A25B35E96730DAB7876CDF1E786D1749918C8D8F5EB9014C2AAF491E68792101C4C91DD1081BBEA86849DD9567096EED0A01EAC6B2C1117DB6076C4E1A8CF061B4F1B0325A9952243BA855F7EBDE70056419249D923ECDF89AE89B2AFC508C7BC41C480E1B2F5407E2F8F6BBE978805C0EAE243A394773531AD240BA1B6DF7583CE6AFB4C60FA646A3DDC222F4605953A3C1FFCDB96E99684F32A3C93E53456A268B3E25E1C3013B8F99110E808223ED5131CB16D6435224B3543D0772AF24D4D472D4E88411D7125291BDD0932586DD2035AD167CD4E345106A64C4D529A5F763AAD6C0D234CE150BDBA109FD7BF668D1142ACE9B5",
	mem_init2 => "35015D494B0C5A40473837CB1BE8F4532B39820468371B3C6513E635E4B447EBCD64957FD9C31604B05D4941D537500E6E6BA310D61BF03DF483CE56036FBEEC37F43B914575AB172E353D47B46355BAABDDBC6ADDC39756C5BE61AFF14E5CE4D757681E38DFE1D50616352910D3FA35DDF047D63B6ABFD5AF045C20114B840CFDF056CAF05215650FE4068D5953D08AAA0EB7AD6A1C05F6A5B9691D0C8644AE581747765CDD997BE36619241228126DF39F1A54DC514797B23CF8E82F3C1F264281DAEF411C6BA78226F8CE65B69988BFA616AD34ABB7B8BCCD4950CC54708AC7777D3270F44F7E1BF99F98915CDF2521E61EBB4D252C29B8B5E96A17958AD1",
	mem_init1 => "22505B279D96D77953AEFA5E1F42B4425E7EE88DC59D4811E233E552D6EC271C8137ECB6FBE2A253035D2A14DFFE613CA6B7E33554483F972C3E7E7A259A801F62D619B80ED57CD7A71D13EC3279F196208006FCB2E4F7869212D27E60E2CB6E65939FFDF372C1D2393D2B5F1E6A255274F59423869387051A230D2A2CE9363FB2761E299254FCFB95A5BF0DFFD2088E0BA9AD41CF25D2DE874A4C315BA6C2D6C1BB518C02A8A81677395C09F1B5BE95859018251D0100C2E8DF7DD5D2E29486FD186D08543F604D9088A1A24701A58423F294275996170A9476DE7865554B28928A2DDC999D17DBCC2CCE77B7C30F55BDB640572C0757AD93FF77A5ED990493",
	mem_init0 => "2B9115F74FE7148D496D0012AB7171DFF5B76818414D99046017A91AC18FB9E330E89920AC868991EBECE85F1875BBE98F8DD6C20F5657C7C4C3B28FBA892D4C069A70058257129104508DEC182ADC53CA3B441C0E4C31DA4DFE9A6B2BFB939812235166D892773AF7D75F8808D7C1F72D98CFC835566409F6C91699A9C308470B4915ED0D0696B4F4197131E6FA82ADF28178A256E3FD5CEC0F00A37D83F7C6293358FA60A885AAD1E7F40925E6C2238F7CBA978AF014FDB5440CFB1DBE9C9125A8C3DF0CDE6C40A548E44FB96C99C47899D9F5BC6758FA968D41A8665340CEFBB2ED4983B8C19BD12E4E0ECFFF826450C30B82C1BED01F1A4219DE0F92DFCB",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y46_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DF0A3252FF4488E79A3C5671573EEB1570454DE7479E06F26626EDD59C9C289479D5E0D8CAE33D18483A0E0F347E43A5B459C7BC3587AE074830C4CCB4A90746B74A422158697C00D13E5F1DE95DA2B80A7339657EC10F8BF9CA6CD2D9064BF6394BDF18FC33885CDCEB34796047F8F19E30BEEEBD3B0A0453D6834534BE6C94B03F4C30C5C72C76DA0CCE141783CAE416D9535C8C8BF467F53E5F806FFCA71B6CED1F49C5F233D3A7214FA2935F3D2866346137F6173FEED6206671F134B01E82ADAA3AA2D007395AB1BF371953BF21CE0723E5E54E6198ED80DDC1051680E0EA64F943B7064E7B44BA1ED0388BBB3E3FF44B52D58F2B09AAC21AB099FA7602",
	mem_init2 => "98AA367AF7D6B3FB91CC17966F613C2657A4468C51C04B634FF884AF0384A4F9908EE567D0A0A3BF47211975630817F8FD1CF3EAA002B0C045571709CB00DFA66C27B4555E530C6847686E11DA7E620C469C82E62273ADA05F3803A85AE821552D1F4A8DE7EA3EB8D2FC11B91FCF3842AB1BCB4B53F6EDB37423C56DBAAC46AD13A09520A2F8BECBCF552E2210CFBA73025F8C1E7032A9A1A0394926DA266BB80CA71A1EDD47A49CBDC428CB04267D523D7E00402EAA351E6787A927351D185F904B27D1E16AE531163790333D144AF461174DE511EAAC541E8714E6AF6C075A365D37E91839DC46FC3F0DD59F36543B6549095C77C14B4BBF09CBC723A7604F",
	mem_init1 => "9D9CE96BDB07A99544E2E362CCE094F7143EF7D19BC5C0198292CBB9C074961D5F0000478C93365D502D15E25D4EF02ADD7EFE985AAD7F005718E49A94F6902853122D680BAE07BE68B4C9C6DA04592C4FFD974226F487609B030CCB9FA86E411E9E85B027436B4C6351D2B9DB92EB6370B1EDB5C2A466A20E2F467B1D0DD66D134324918A5DAAC462DF157B1438B7EC6869589F03A42AD5285CF07A31B6433E4597A8F1A08679F51683E81C8AC2D8C66F2C9B0DAEBD57B3691D50019CBBA1085F80E9400278465CDC0F4530A1E7932682DC3B7EF07661819173ABD21D1BFC1A920C78B3766AADB666F549DDC5A0A951414136E613EFC24E3EA9364A4F9B7E7B",
	mem_init0 => "AA27A268EF002A5A8AF74B1B33F34F53521602F444C59D41BF1AC8008C4D309A8045F6899D315E88ECD3C2F1E09A1EE894C460F395218A037C1267FCED567B596D7B124F6430A3B8D6089707B013889012AF7881EBFE4E12729450963FBE3AE3ECB7098A02FFEAA89F6CBDFF662E0F13AF5DC7DC4440631BF38B222DB69A88309E7F60EC6CA95F40C26A6697BD3057F7D8B7F91EBEA9116FB599A8917CA9579E4E54AC3ADFD738BF4BE6E5A239C17598DDFDDC66F3A721436C1356C5F0F4983BBD78B66F8F5AD0BBFDEEB54DEADA269FF853033FBC5C7A5285C48A93C2741A2525A1C3A59BDCE3FE3F339EC9F36297B944F5353B54F7C10719DA1E3AAA6ACDC1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y34_N33
\aud_mono_1~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~26_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\)))) 
-- ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\)))) 
-- ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ 
-- & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a244~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a212~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a228~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a196~portadataout\,
	combout => \aud_mono_1~26_combout\);

-- Location: M10K_X49_Y36_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F6F1AD3FEDF1AA65578692790968F698E966210D3AEAF2A9A6B2048A4C11A6AE9D5A95DE1279C92D29A42CDB3D7BA1C3F5172E1804D395F6323A9D18B27B2FEEA4E90ABC044D778DDD7B6844F740D91840CDB9C7DEE02E3E57B735678B2FA56FD30021C697069366622EFADEBF0176BDBB2697442C2953BBBB6E5ACE14043B799D12F3C51A3563A08EBC56B93C90DDAA5F7C4FDE33141A172897805355CFBCB728805FDB22759071CF656C6AF1ED74710C02452ECACC825AA5E22C5AAF87BA6ED8423EFCC8B792EB2AFAC20CAC00768E79A178C88195DE7EF52EAF6432F8A54C2A9A3AAD8358FA2E0C659B9C88F75B675DA3F5E49E2F3379F480487E10F191BA",
	mem_init2 => "2FDA272684DCD848BA545FC8616E40C51801E45CBF40979A8A018EFF829125EC0603A7FB37B1CF3B712E636447FE685BE6F5163CCDFD32A78D913610E3EAAA286AA9842ABAAB6244E6E7568E01646C588364895181D026540AF2FC4B8639DD5F05A16A0A2C99D0D603EEF0941B2937881FF93E8C3C5BA388B96251C6C52B0D92B5B8DAE05626AFA6F57CA513C87EC2489A6EDA6342EEC32704EB692F77D4A847B2098AF8B0A538179AA0EC8354E0E654570712A91EACFEF149B64E367A58A77D871A6B0140DF44E90F6203BFE4BA7DE32CA7EE3A4ACC29BC5ACC085E3FDEB15AFB122C165A95A8AFB651A7DB50DBC9EF4930C1F846AD5CFB29DCF7D9FD50D461",
	mem_init1 => "43FE5B4B1F0DE843706CE410620A1F5B669A055949D9DADA2E0D2BFC6A3CAC9226249F88F86FA89F671024D8FF4028329F4CD7FD5CD49592D517E868C278F31644AE199CC3F084DF131F9A48732005742AA17FFFEFBA76F76383A98BC8CCB50DB01B792E7F20F6516FDF2A98C9A719236EC20513EF1F7F41A3103BD07969140A85C282787D63DB4E5FADB663873D1736985180D4B6D03E2B77B6FEB21FAC682078ED718540A351933ADC00ED475179B013DD756F60F802A16FFA741079750273B17D06516B887269EB72E806B2F8DF0DFB2293F63D840E9D3D27687D8822F21954F5B3A3E0D9C38C0F65FB5DFBC20DFFBE4677FFFFFFBF80481F8E60FFFFFFFA",
	mem_init0 => "00E281FFC0D80000400000FF00001101D00000D0028BA007E3800000400010000000000020007FFFFDFDFF663F47E47FFFFEF921DFC0BE03FF800004803743FB0743FFDF907DFFC1D7EC1F81CFFFC201FFFD8020E387FFC00001FFF4802C08000218039C0D87660003FFFC80004F01007FFE7FFFFFFFD7C80497F7D017E01FFDFDF9DFE401FB8FE7408A000400000080FC08FC001F4FFFFF6A3FE0EFFFFFBFC102062E3D1F40083FFFB3D37800000EF10500A020120000400150018001541080000001003004000100048028020000010080000000048885094021000202000080204111050000100002100082008102000002002001024001834520A00A01B1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A83DEA8B71A086AC6FA09F121476EB1F828CFB04F8759147E02B36CF7504059D32448ECA22087EA38A0CCD69496C0B11A9743D59E401ACDBAD05D793699B3D70D86762C763AB927688AA6102AFA740176768361D3E61A1EEAC80FD806411BF0648DF4F464FFDD6FBF567AC7C2601343512A04D8F9CDD4FE3C15E3F2DB299AE6FC916699F30BEDE4B6D898ADA04D454AE4A87CE3C4184660F85ECD492E463D3BB2CDF09E838C6616F7BD296A60326F7DE3F1786D43408496D2A77B2B2B1C494677B892BA1DA60164A452B92183495FF53EA7714B842792C879BE50FCB99EBED7C05C3C8FD2592C295B597C91881E35BF15AE86D36FDCB911436040136E04D42F2",
	mem_init2 => "B5AFF3E2D8C25BCEA98E3F9AED0C9A5E93851A55E8822C6419487AC65D9E145ED5A8D5AB7E2426C7BA3651198ADC776DC1D518CDB35D7F14DE118E82655158501B162B4327683248B38092B145A1B9FF06CF8DDBC98A0532D0D00338937D1EC0FA431737E404748A968A4FC8178EAC38EE5CC96F32A7612880D978A472AFE86562CD0DB8BE22E2262118CD780CA82800770107663ACFBE4198E1906B52DDD813AB3C78FEF6731EC5BC38165F1A06F0DD134FE7C778575FDAAE0EFD04FDF47D4A9518E7277AF98066298A1449B49C237EFC5CF829F491E736269E84FDBBBDFDD323840D95ECAEC4583B2E2AC6810EC65CA36461785A38DE915D52B85D3DD97BE1",
	mem_init1 => "25D6BD235BDF2F4DF7CC94C387777FEE748DEFBD17F088CCBB63B67DFFF2D583B46D326DDEE27C54B908EC3307294E72F23A9417056898588B841DE3687676EB66D52F4A944E5FB3F054EB726D2C75E1983A2D4D91A69C0D1DF7DB109BE6FE4F80BC4275C9F5769D4233BDE0DAC1E26FF700034B181B1F12DDA0C7600D11B3F87A5C56111F4E10C0A7D791D65E59B60FFEE9E29A08F7FF384C2BB477864085876C2166F4ECE26A31E1787D628462CF15A53971893C088AB5F262A9167E075944B56A9CFA56DDE3BD866C7858F074964DEE1C7A8E88502940ACD2656BAE213C97714638D6035541579D8B2F34F8325BF4CE29E4BA02FA6FEA359F56DA914CD0C0",
	mem_init0 => "4CF9DC44B171EA439449DA8C72FB29D6E284D77ABE9C928DE78BC3FABC59DD1F723FD50EA1EF95875F4A19F12C4E7D06B77269FF2E68D6DBAD78B50F36425CEE338E58CB662DBE9705250BD89EED4C4B1932C0D3CCC7DCE96880217E5CED5AD7368D26A6B57605F09E9B64977BD0EACCF76749C16683A10E2C10252A66C6D02DA8D582BB6BA31FC4199281E23A11D5908EF36F964759A053899EEB18931162E5EBD0DB5C132F062A603DC8F0AEDA05B7545F2F99880F4F6BF52241AAC3B2F4597948052F888125E6CCB79249C0E7D0DDE465875C7C1E2AD9D363EF3F08EB0B35D3CD43D6E0EF2001A35431C2D0B3D1DCBDBA03B281B8DD49F4D4E5A5F5F964EF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y40_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E306F442BBE264EFD45214E1E4706A03BB345D750061B28E0C168596F29B18953D6926B562E6D445F44A1211695EF4DE56D48444E0F745A611FB16974A8189895F4C5A1DC18D80035266145ACD036BAEB8095A919F68E00E93ADCB648FAE20E926DBEFF5B358B1A853C82D3404412653CC9DF57240A4EA179224A315CF5697ABC71380BFD4FB405B96836BFA6D69663700A2C9F8C4C898E71FEDD5EC3BF24B6238421F9430446E267C6AB9B408CD3E93C39F160C4E40E70D518ACD1304F9066B181FFB5C91A2896B5C52D9C138F80917BB9858A7FE41157F4D3073A1C8738131596ED8BC498DF634AEA89B8B44694AA561D57B42D4BBACB0B5BCAD292048C168",
	mem_init2 => "77FF250313A8BB1A339DC4783DE90CFFD5A28953B109E6E9AFE3CAD12D6AB15103BA9A36AB5014A1AE0193256252D7BCA03B7944ADD4B0BC17AEA996ACEB0F54C3AF5B319B45EDAD71E0F62F653044632ADFF9C5430B51BC1C5FB6FA4E4DD4C1B85D1773E19EF4789112A05EABFD0CA1C7D85D6285FF5E9E2ED68EB3BF44DF1D22EE5FB209D8EE753326FEA26355A348B69FFD48328C1B4427C52700D17C71609A278622158507C14D4AAC84E988131642A6A0CE38F5BD8C3C5EB046D9F7A6FF3708DB87A54F26A7F7942D17EF9F1DDB761BD6C19EB0C8D93AF1E3557342573C4C4F7267893C8247A97EE056EF60D645E358F8820EE5B6121FEFDCBB16A39D1A",
	mem_init1 => "143B241D927514AA97A0C601E7C56D18FF57DAE3F8736E42A93C2006082DF3D49D2CFC798798F08CF93623B0143DEA30F139002A93AB675D26B11079AD0A3CFD4711EF0135364A8A1D8C79AD53E06EDE5AE0FB6440285709AE0D4B2CA95390FD1231A0722603FAA76C8355752DE0B33A31159A878C17DC7469C816C1302E9AA272FB63EF7637763E59A6BACB61780666281B7B849637C344234E5176FF7ED6794EB3170798ECC6CE08B7EB1DD025A6ECCE7A45C9288E65B8AF60D945EECFD49C371EDDD07D28E5A6A520C8AF20706861C278EFF6C9C49FFCC83CD318807C5AFFDFC2E91108134BABBEC130F941AD2BA472C3286DB17074520EF0E58233D03DA9",
	mem_init0 => "DB4B45BB23B383592D6D7D7112C0E7AD4EED07A61621885EC0C517079DF0963744286541D97B9F9AD7EB977C8A0541ABD63BF4FF335307E12ECAC4CCEB150A344CE14E722565681145BB6F61C0BDC0ACACC9630DFE42AAFC63130200779F5DAF0FC545B897CB29FBA9383EE5CA4A45CC6D5C96E814501936B8C61675C0CC9EFDB7403B92250D017D6192C563A41678E399F3AAC2F455D7E8806810EA325932B758717652A163ED72383DC73F88747E459C30B96A7E2837DA0DD26BD009747BDDAA4BA91FE7B27BD86448A50F87A3155B94C4A749D26C6D8B0FB367D58B18ABA5565EF2FBC0E5F5084F8188C84989E76FAA90516337E4A10F23133FE5D6D8BD99",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B955BB3FD48AE026DA52D6AAAB9CE113C88D7C63B1D129C72CBA675EC10BA62653BF45A42D17C461DE2D1E3BA83F1AE73F2D7CB1C65FD6420110097D1CC219AF0478FEF12135C4E9D5F0280C7A29FE10E563F3C3816EFC33A4B4087FA134829C6B60E5AD2766F5803C187DE2BA13DCAE18454C1FB8154BF5DAB06DAD2ED62C001C30A5DF2A2F94ED21CD20F390205A56B8320F0566BB7AD32DAA57FA9FDF8C558512F5E94597C102368E40120EEDC22448FABE181C6A42C7CAD229E623BC39D0A9F79A79B23E4669A1C92645F9247E26E25A46F1109533D361FCC2693B9D42E8D185D14C5B8BE9F09761C62A24155A89A1FA88C0B06CC7C5666C145F0C39442F",
	mem_init2 => "DFADD9A9E96D934DF3078FEDFC9DCC3B3483FB2B37903DEFAF4541B7E57B27320B359AB3521178EB534EEC6F00416940B03C2B491610F9D6D92E30404DF354270C9DA04E7FC99ECD077E20ED5ACF71B5FF7C1BBA9520CA97553C5AB533F244736641EB0DC3DC9C31B1F15D2FB249A1D017A714679F229901EFD1E0CBD8750AF2B1B117F373EDC5F9800366D51818B3D0954D449D3F19EDAC27F3322E854D6669ADF8683765BF0251FE540848700F5B8C3BC4695891817B98B52269E67C6605ECD73AB9E396349DA1FCBF4FFEABAE941F0AF0716EDD5F70FDFBF34C3F26049890AD0124AFD547F040BCC6FB7D5F0A0FC683DC70CDB8BC7E71BDB0F440B8097469",
	mem_init1 => "A5AEC91FC71EA8015714B6997383F8FFB39CFCA8F53BEBBB56FC385AE4C98FD8D1C79510A65EC4586C059B065C002922BB03DF9F767D47BC1E7257C0059CE813036B53D4A921DD098939BA41F7733C5EDDE74D9BB52D1D8B1C3AD663EE521CB569577BF715638D0E3BDDDDB56590B4D7C136D2665E39E28D1D4D060EB176EBE251B55FAF722FAA8345DB7FC898DE3DCE52B701D62C36EF2E009EAE21C3AF37EA8F22CAC58C71B693F7E6065264A24F0897518B8E4A9145B80635A52C10690BC357C9056C4069704E35F7AA87625AC81EE11AF59DA277C60DD7C7E13830266CD8DE810C85FFB59E99B87E6F62C7B7E24D80B7FEE91B0494AA7A3469DE92DDB2F0",
	mem_init0 => "2CA7360AC2880DE22778B3A64352EAE79483EEC7C54F9EDA69F28793152F88DF999E1E39EF4E2A26FA203C1FFE15CEFBBCD4F38D3C74B5DBDF5314FB7E5060F50D58B017AA9CA25994B21B4B06CA287ED29A593042FAE7BBCCD196829F61E5630DFE31D1315130FBA7742F4209675055D4970F00C9A363AB9E0D5B78676F4875D16C1E55CBF0601CA5F97AC2EA1D7111CB3DC3D8D7F383267563E6204BD500A67270F75DD94B4626D93B8D08D5A25C5A56FC93D15779737BE4D894258EFE049E9FAD078956738F97F18FF76EF36E00BA2B50BCCF5C4A77BC2C52EA4DE870CE13C4A1E76A5ECB878D38820B8B672B718A80CE35868BD92A5F9F351310B9F9E6AF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: LABCELL_X53_Y33_N6
\aud_mono_1~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~28_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000001010011010100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a36~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a52~portadataout\,
	combout => \aud_mono_1~28_combout\);

-- Location: LABCELL_X45_Y19_N15
\aud_mono_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~29_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( \aud_mono_1~28_combout\ & ( \aud_mono_1~26_combout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( 
-- \aud_mono_1~28_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\aud_mono_1~27_combout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( !\aud_mono_1~28_combout\ & ( 
-- \aud_mono_1~26_combout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( !\aud_mono_1~28_combout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & \aud_mono_1~27_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011110000111110111011101110110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \ALT_INV_aud_mono_1~27_combout\,
	datac => \ALT_INV_aud_mono_1~26_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	dataf => \ALT_INV_aud_mono_1~28_combout\,
	combout => \aud_mono_1~29_combout\);

-- Location: M10K_X14_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B04AA77F4FCBA62B5E02C802A17C7B4392B2ACC86A56D21F097F9DEC9007E55A3286AE332DD0DB8F6DE49B6EF55E2CA79908EF7111C465E54840D63F08B7DECB10AB6CBBDF81195FF85DE0C3AC933D0B598365C058FC13B2326A9AB7500D22F429478D80155D92A440FCD5CEC1B2DBC074FA46EF1761B9CCD19495DA81F9308F3F8008373CC0B8751339BC5735734B99FB2F7E96198166F1786D2D7FF596D10485D37B1C7A03EF82ACE24AB69D321E42866565DCBEA1ED079263A76D7DE6ADA63A95AAC45D9FEDB5242D39B23C82D46BF83D59BB64E1AE2E97F87F808645A75D759F3F5225C16B572A36C01C59113EE301D2B86257A304B3D0ED15F382592A79",
	mem_init2 => "BBE778C5853E220EE982658F9C05A9ACEDCE2FEE43AFA09A51E139DCFAEE66ECDD73361E0BEE77D85FEE5FBBB3261ED3DF9F8604F62E9DEC351B16E0AA8D933517AE0B0C47C23E5A79482C81325BE1922EDAFF54BEBB4D380341322547CF18A9D45C0DB0FFCF43BF10C4A66454441E1B4FD43EC6BC3884C4CE27870A83DF7751BD65031E8EBD23829CB97EB15A4D7CEACA2BAFAA89DE004F1C71F29B36F9BFFD67ED438DA826577614CE452D34D67065E9F5501858738A4557FE1D109A154B34DC67546400F251D3D49B181701B2C8F0AAAD66803FF3BA9D7B7FA408239FE8505D30424C6B361289AC088156E95B7824E783DB643F1A89E3436831FFF8480109",
	mem_init1 => "954D3929C958EB349E4902F488BDAF897CDD02FF571981AF4DB69908ED8A69BD0328A9F0EF59CF276D53D5B96AE4D18C819D32A79C9A7D13E803E4E6A1D9B39A96468791FB0E12E6F89A61E6631FC014628467281217D35031A8E46150561ED80B580AF5B8C8BEA4A7E8D813D0C1E43C5465F9DB5FC7CE1F95A58C758CA2EB9F1FE6F753F6F7653C42CB6017DD45CD1129F5D410D0C8179E56AF7956ABD86877DBBD8CCF0157897E9C5EB1EDEFA197CAD36B6E7BD8C2DF49A0621E4E50F5A1E2BE8E4056822F4B90DD6F1463A0FC996D03D16E446D9D98C6E8DAF09D33CF11D854FC7A671A07E7AE51CD7ADEEABBE85CE4F8D2327CD19AA691B63789C1680FAE",
	mem_init0 => "E58763A80E96F22A125888BADEEAE6BD82A2D14CE85ADA81503115AEFF4C3B5EA6C2F8F0DE0279987447B90A471CB3E17C3EFBFB829F32FBC3764B24B67949E042C09F70B345BA7ACFC7FEF0B676B4AEAE627B8A2BF72B468952E9D47626B7B175B5A8C974704E0CE1561A5CE8548BD32D1CB416670C54F7E17AA125833A87E8E82A845F5B7936D8F4D0D39961C75B5B0528CD6D45DD3A893305786FCDEC1B3AFFE50FAEF6A962AA748E1F472D041444F8D047FAD9966E35142A569D76B2E9D4DE262A48351283D0D4ADE2AC9C1A7034AF52DED174FE5D2B9C693A7FA9DEF35B4F2DC3C63400E3D8BF8E173D14D4A53019E2456F109224B275F0DA2BCC82B134",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004D87BE5F4D28DE20656B00A679A353CA479EB8EAF64590F3E7923934CC78230E70B2F7FAC9086DCFACFA12E88F51FE1D6386B9E65E919300D3801C28C8C80DBAC7D1191BFDF2E79EAD8FB69EB2DF94EC5A8B40B8DEB07E04F1EF3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y45_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A1D92480452F45B6942DB453AC29F31C1363EA8384BB52F0361EC88495DED11C9A40F2D5D99C36449EDC4548DEA9081DFFEF3977C13CEE8F27C57B4EB9FA7E8F3F749DAF0AC59D0E9481B26A10C58094005F1C1F0FF1B79526112715CBAC63EF24428C26D89C611B8C35A4D4DD1937581974D590DE155449CFCB21830BA8634A5568C016225A43F4BA4247D7B1E53381A8B6622816EFDEC11AB8B4D3221D8E186F2B469A73C3B9CEEB1F091104750E32548164F3DE510318ED6D783C84FFE9A2B40FA711C5C0CF97AD7E5898D86C38EEEA891BA188F042378249D7F086BBD7306D113999E6175CE08DAF97C218DCDED9C037795AC88D49FF33E962E7ED7D4DFD",
	mem_init2 => "E9ED631E6F9D41B09139C39E24C99C93FE6094B40B2D7A0454AC80629410A5B391C05CA238E9295D7610F656BA35D3E5F5EC6993C8727B4DFC4206C8D50C6DEE207D4DEDEF5CF680F3A19A103EED5FB5760E7792CEE1A1C1A634FA013D6B0F1F370B811053CF7604234FF4AC9E0C8052A758EE014C66796E21DC5844703691B06323845689032EF9666744F4026F3495AC89A239653CB6E43D6E30215FB95548985F5162C03D172437E1A2A8507DD3607860B75150FAB798A2F695D68A79F61D78CDFF9DCBF47E83CA58FD9D42E01E38FFDF7909ECD79B72586696C4F1E58BAFE361359621CCDCE46770903CC0F9EB6FAA71D6EA048EA19B71963FD36A367382",
	mem_init1 => "55BB36F21CA835521DBC714E7B08339712C8F5FD0A78C85F70007B1A768C59CAA7980A3E6B9A0E9B6955EDCB30D88011E0AAC7B221F26D4DC49D386317CFF4A2C447041843470348914459B471D83758D8B7B167879A8A466619254CCFFBE93F2F4E3DBC0B58A6E008D7EDF358114DE7CD35FCFAE3BAABA393195965C57FF9DB86E3FD37A2A024B4E9D07E6BE89350113440604AD14943232C4B2D53A6A986EA96AE259628934D8F6331F35F1B8D3F94B9FA314A3FE2C408B329D7F33D4D938B9DAA6BF2062495E3A906E747C852CD3FE53C15AB686B9DA2FF1A562DD453D407B4FEE61573F3691B42F1949ED652A09635C8EF0D56FF2F098E3CAF1DAFFAA971",
	mem_init0 => "2FBD4C3E22C0895D015D7828168316F9FEC676B18739ECBAE4DDDF8F0B8EEFAEC3BBE72B593E30692C3640D04E12A7F2AC6A97AE14031FC454A918F38AF75ADC88D5E4EA210F2AF095534D98F19F478C58FF1A1198EE6A3D1BFA39DDBE52E1EC217996F80E75FA47A1374DE0483FE215F92AFC5E6503940C919FFD9859D0E7FD204915DDF5B654F7EF0F6C5F1FC15C990DFAA39729AC73628B24E53DB974E32722572BA137BAE28699F9AD6BDDA7562A7E6445F56E768FBC341ABFC2A3785447A52E7A8AA6513B922506CF3A7CE0D14182E54E6DC5A852783F2B6816215E084EEBD3A925E7D20F6A5AB54875ECE659B2EFCBBBE8E4FFC413D333787F2CD16E32",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y47_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B3E8165556A8AD39C8CBB6FF0D90E86F523DB30AA0251426B536B033A1E9E7B6F402AD8704BE4379C188AD7C3F962ADD0777EB83E9CAC994E9DE3F323DBD11073698171154485FDB66357F29D10DE0037C60E1FE66D05A3747DB64800F4968781A3BAB2E922390ED00C17CCD99C1819C9EE248F53C9F54287540A766643BDF5A186E1B8E31E1AD46A63AF458E6D3C748F69841E72EB15756C8F6E056EF4CBFFDA1C560273DCFFAAE6EFC52262F6798701BB49A0F443A2B9F27A4F235E97ED322CB8622696BA5EDE8423D88ACB96B751CAA61123CCA17E5906896331EA338B82BCFC4166A0C9BBCE639C128D8D166E25B4AADA2D37C1B2807BC69742AD04FD045",
	mem_init2 => "045EFFC7205A32A0EA6CAF6D2B55B955EE0F96DB3680519DC2C95FD8E1D848E93C99A4B374F0BB506556BC217B1591F0861B24E12F41B2275DF3C9D6B8F172751A5B5FDBAFADF9FD80590D8CC9B2147740EB6206D16455AD0A9B428FFE390AFE9BBE9F9AA9253AAFB9E7D685E445735F175878F990028C2FF8C02C44C8B509161F33001C8126A56E92FF0C6E5BFC572E8290454493F35AAD04C865ECDF9A021C2F208318696AC8061068873E9696D5661DF1C2711FC8A905718F472C30C844237E1CB0EB5508A147F1FB94F7F49156E67954D638F8474C6DF6B792CD499AAD664743C1EF57EA30EA1150AB97092DFA4CE2B3001078C84EA486CB35810E3763AF",
	mem_init1 => "F413E22C7F5C806B2A568E20D5AE1327BB88746AC2399A472C9DD0FAB2974522E8FA5A434D821340A20F96082B470BA3FB5688C0B52B54186FC7C23ED07CE160C232DA840E1BB73A3643BB4E252F40F5D415ED281663F45F90CAD3306DF00FFE79129A9B65760368C2506EFB8C33C57E6327F2194A6D5BEC37FF3171D1A7BF562372A7C6FF0CDE223A0BB262E96130559286ABC7DD7D3B6CD5732FF2482798C287963617788C7A8BF0A9226B3040AE94FC2491756D3FD0B1858B221BEE76A24C2F3B154D6D003F6DA84276076BA27B9184296598BB965F5E5221844C317245285CFC5715CBB16D5601488BF218AE8213971F610B3F6B9FF9670599F5F0AAE93D",
	mem_init0 => "A9C41769330E33CA8CD75B59C9A430BF098D4A59C2B2E8FFB1A9D910E9839C852EE22BA428EF5BAF94D56BD911482AD1C3498645718C26DB333AB6D52D2121FCD0E879BA7A6F7921BEC5B79A1F5165355D3B556AE2C8B846C4F688B5256FAFDA066C23BE332E7906B85563DBAC180B058653130EA469E1F98096E9BFA5BB5218EB16ED613B84FC514A6F4C76D868119CB6A8561C2B285CD1A7ACDC7E89053CEAF6E798C92349050768B8B979E738934BE85DF5E37AF58CC54C977FCCAEA70B9466B15747D9FECEA2BC1EA2931A0222500B9A7D5E50A3D71F6CA86DDF4102A2FCDEB98C15BDD401106BFDAF316A3A4343D199DC0E246DE16BBEB7B0D09061FF05",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y33_N12
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w4_n2_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w4_n2_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a340~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a372~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a356~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a324~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a340~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a372~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a324~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a356~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w4_n2_mux_dataout~0_combout\);

-- Location: M10K_X38_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "79061A817B076923EA7ED11F6D7ACED1E35F0B5954A46AF0AB33D248067B38F935F4AFD60FB88ED9D604782DD69FBD951CBC171676750378662C0CEA22376F7762A48459C4904F977C3957EF80B34777C1B67DA63CF28F21B2F3201586572612BB8D74A45C13C964FB6584E1B981D3BE08A3C6A4F55A589A380C4F3A336B9E7684B085F98C89081D3B75693EA1E4C54DCED1012ECDA09CCD8E34BEE410BA57630C0F411C631A7FB3BAAAE499FC31F536A902C7EA39E635A3B41B3410C35AC5329AF7E325F6D205B95519587E9127AF92BE0AEE7013DB526FCE67164C61283302E52BE413D1AB88CFC84B39D8C8CEEB787408C982A7996E008CAD2A87DCF777D4",
	mem_init2 => "988C1186D457D9F49DF4F1954B25CF906FD358A7139B41B768B3E1E695A7CEB8750B83291116462DF636114A613B7F100621F91484214E086A31ED3BDF99E390A40FCA449359267FE1E3FC8F26FE9A9E196A9EB6A168636CBED3F3FB720DC3A5BEAC85960544DCF167EE89D4A3260658CED2217976F049904D628F3B126747ED10C1A2B547DCC09DA2C38C64A3563AC25602978EEFA3C1D30B0EAF675624DD0710161D76E426F7AE74FE65779FA820FB8E6FFBED572759F499FBE7A51D607E665D6D717B903CF7FFB71007694DE3F403973A755DB78F0DF38E497916E4CFD29D4CA11FF8BD9C69F37809358CB19D331C3CC080747909C94941805AC5B072B573",
	mem_init1 => "4BB644B64269045456E81C1411C81549C373EE7C2751DDF4330C60ADF85574777A653E415E3A06775EDEA8511F043ED8053309879A77CED07A8600BBAE5556305626CC3B09B064FEE5D0FCAA1F18BD365CF95ED8BF56E8DA2A473B827CA6C77DE9963AA5FA1F7E0280D7DF99D551B1694D1AC7439C1730193438781784C2AA41FEE743588DA855FC89E761645859BFB39D2679B0A3298AC8DB2168F3D177016E40B5C5B2955178064295048A856DAF1D4613B23D10C195ED77DFE14331E4F8C35CBA659EBC28490B1D7702D779745AE8118C84EE51AB06727F7A9A94E0256716890B8176E4CD0E00DFECDD4A5D13103DFD217068102A8FEC297D2CEF73314C78",
	mem_init0 => "53A901FF2FF45F64A660111C507A708B6C8E4AE480AAB43D162E58756FB7630C9C6A63F1D85D4CCB9348DA8858DDEE0C0E0D3CEDEC0CCC440995FB666B9B47FCF2FA83BC51EB90BBF1BD4E64CF011AC8A18047F0CA778F810FB2141A9BA5C00D3B498E8542A4A955DA97EA318BC3441A2691B3CD7535635F5EA32FB67D9766EC521FDE8FA4C6E5B3103DA1FD448E8AB2B81B54BFFFCEF588166899BE66E3DCBE1C31E6DC66BBC600DCEBF7F75888CCC27B556B4AA1F71F160BA977D7BC680D6669A8830BAE497DC527DAA711CD11D25D8B368F311B911D619E4BBE576B76C3ACE55455EC5183B4282123400569D6EA6DA040B2CC8409AE03C6E5E0F9D78FFEE6",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y44_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "CF5EB5EF127AD6040A0007D7910A090D850F0246462DAAB2966178F92A715F613AD829D7E2D1FBAD24DF8FC9986B3BD79BCD8C5CCFC3CF2154A01A1DC1BBB0D170651BE67DD027D21845610917BF45BA538305AADD4CA385EFACB01EE6CA1584EE7C70D4315EB2013B56CE83929F20534C620F821488817571075A5EB04A39450FD17A8BF492D2B4C09A2FE2FB432F09931BCD00CEFCD8E2840D367A01D09968B59DF6359949A0217E3DAFC61973D8328DAC8DFC45EB0FC8F47C3889FF908B2BE5BA3C37F9F747C8A2214FAC101B733CB3AF37BBF84B931E073410C211A0E39748E921C02340021E8824F29C0F02FDACDDA42D73CEC189935CE388CB8B86BC31",
	mem_init2 => "0695D352AA4BDC625AC73A5395F685879C73F292DB15F4F9AE7CC4F3B58A4894072855D50A26F40CD3D6D9D614BDB1FE5975CD8BF40A1BDD2076F7A58861511076246132FD8CDEADF1CD313ECB2197FD2075B6A9EEE0564E28C746034DAD5020212C70F0FF5499CC7DB183A683C3426E9E863E2F10EDA202A2B85A45D5356AA0D497A95A1FF2459CD5C7129F991AF15210F0F2B7A6B515AC83E0EFFB3BE67984D037EE3AC7E0B1D975C8CD8FB53476E948D5FA6923C2E5DD5E89917C6C0A5AA66E0F1D30649A18CD37E371353C679FA1ACD9BB435E1A73B0F96809182A412B2D44EB8B52E64420E11042E3AA2A13B9AB0B6F5ECD473C6A6F498D82B450BE31D9",
	mem_init1 => "5623E76DF711884DC215CCFFA6D1E3A756729495D9A36790B1FC272A4190D2ECDAEA29FF9BE05F4C178488548E43529AB3E0259FF43AEEBC5A6DA555B588F631E00731A7364A9892C387F80819D157BB068283F3BA5FFB0BE1658D56B2DFB35C676D9B8C9DEAF1019A54766C5FE68C8F1140D311376C1C2F7BE49B3255A10DECA0A09B6172C4FD6BB62DA6423B333E1FE03A11E20CAB8E436EFB5B3BA2AF5E2DD628ACCEE28FB36E98A01296F1A4620BA4EFAF50E4BD7B2B4D9283C41569E9458C1D20233208E888429378FE1C38ED3F820BAA28D6EAF713D8C868866FA71E97EE10BED966DC4123128C77AE65504067AC68ECED18B049FA15DBEED56E54C2CE",
	mem_init0 => "2BBCD0EFF1590D0AE827CD605E20764D549F8F230244BFF8702265E2C8D1B64587FD1EDDC4D05FCD6276CDD9B1E5393A6D76983AA7A6EEA5A3E8092D9AB0B8323D816306F8D9CCAD90818F50FAADEC35DCEEB64F51B4B9B4F59CE91877925D61626788EC1DF8C5F6FB8A780BF36C988FBC3288C6ED3E1024EE0D2B4C6D84F39BAEEE4177FC32203EAB4E1D7A9D65561430FFCA5ECDD1DE3D47A9186936680C368C01B3B86030A7349D6CAD6B7219FA9181936158D7C4345A281F816C07F3894B6579C4B147D8E3AB089FA129DB1DF4059E18CB28F5BDC4EAE32BB1FFF1EF8477E5AA7F00A72BD16DEBE633AEF02E85DD3FAF84C46DCB1DB1BD534EB001FF4D85",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y40_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8EFC03EDAC33C55F90224A94D3528F742BBB595049E317247A7DB9143BFEB964220ADF024984344317A04489CA49CC3C9134F2183C1ED5CC9B9B0DE9F2BAE7FD7CD07630A74B6EB7B3D8E1ED464C47A36E53A99134F2A106ED2D5C2AA082163E28500C6F8A0955C00AC4358BD7B082BE6D869F4A53F6475C2792BB7AC24F51AF96D0B39902547351E94DEB5C54B94E1C70EC7C664551C66E8CB086B5B5DFAAB7BD6387BAB0E44F27290D8D477670DFD8CD14FEB9841519DEA10847AD372AEEAC55F5BCC359EFD9722D4942AD8E3E6B3A60F9F07772758EFA5CFC3991262CC9738A5556CCDF7FC8043A1F556769D8E1DC1D16A18D5261E4FAA6EB9CCF406E2677",
	mem_init2 => "FA0DD94700C1C3689FF58DD94650883C62CFF6BA057B028D2D5D236480D492D446E960C087EE72891A58948A41E299DB3D8ACEABEAEF2F42B8C86803B59F0B578866CBB960CB5F093EC98E53BC15454BD8CF9E4C7DB52B70B7878E0CB3BEA4E568004B290241E351F06C44CF22AA3CC7CBEBA5F973B38499B3D464A7D2F690C657C6C542062DE2BE919C0DC651F248E8BC8AFC4E7B779529D34263EDC98A33952214FEA2C2A7DECD817CFB4961521D19CB36C82F7C8B48EC4B3F0B4C78264D5097CEB87F09654C601808DC9F234227CA993A5AB84CB649178DD64159345DF788A4AB8A68238DE1CB657D1DBAE9F23D5BABD662782978910355B6AD9B486C338B",
	mem_init1 => "FAB0A38C31C81C12FBC110CF488661FB0F18CDFAB719A93009C0229F93453AE52AEC2CE4385A8634A3012696AB2CEB112CDBF4A68A50F52E143E990845759419E3A2A3611A7633FBB383A4E608DE02E52799786FA52BDF04E5050A031AC2165277F07FB12F82B0D28CA5E33B9B2F3F92C6D9A00B7FA3E49EE6366E2A54286BF3D8334A536700289122A96326F497A244AEBC6949BB695ED0AE235030294004CE67A6CEAA564C4F25DA9E46854912E26F40EA077B6F054CBB85B4178CD88D9EF03D13E725B2BD90D9CD133FEB468006812BA75833BBCAC7FFAB0CF2FDA17134C3D156F8FC31A4078DFF968A6A99D72EBAD81769D6B1886473D6DDB386DD516552",
	mem_init0 => "B73605DB5A027EF44BA5A247BEBA37F4F30530FCE88A406BCA357FEF3060D53AFADC8CF4E01F12841AC40B80450ABDDA1E484E7BDBC184C142087CAADAA27DD50368CF086D9C6EABB1FD90CB1943B3A3E84465F8BCD8FCAFC0109B0EE05B95CCB7145B68210E1C71ED31FBEC9CFC0BF6A491C309EB7B476387EF558D37599B5AAC3A957360FF3F307C9C9C57EF0B656D89B7BA032CFA8131CE52295331C46DEC04C270EE077F52C3D9993B4713E5AD5682182CF37E647C1E2B1140144D09EF26BF32DBF617C2D79B75CF2654EC8816246C414AF541B150E96A7081B09C795E95C4418B7CB9DBBC5B4BB1BCEC2CBA0A403DA07F9FB16D0FC59EB7DF9D32F7D7C7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y41_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C37E82277B1F752C663AA5D3FC5B8B6F79738722F9DEE74C54E241B78DB489B69D0A847B5DC0C352920CE75B1457ADBC4F2CA3BE02657FE82B86F5325ECA76A1FABFD04039BCD7E56FA1EAD8B6011DE73FCA565DEC84FB87BB39186DD05AC7D1F98C06FE5D79E0245880EB49FF2548DCD9188F6F65475B69AC4513215B2170BB8EA44D2C18AAF3CF2165EB158324FE3255962BF87279F1C1B6A30E4F9E656993D69B4358B41678DED2656A3B9E7A124E800BC59204674DB585112113EDDDD08BCE2CD3E1177D3F278417AAAF56607FFD78082AF54DCB7D71A1D67072708D779DEA0504AB90F471EF41BBB37899015B8CC08DAEE81D8AF532D5B16CEFA0ABCCDC",
	mem_init2 => "F8832DD4F640A583C1FC5E45D8865212DCE33999F15C7E2E4F339BD3570036045525C0A5B6FADA696E533041D0658BFEC0F4C87A3C73293C0994E6D28A360E4BC14F57CDEDB16792D0220271BE8B7931DF787BA4F3E5C4A8C0395A1E939D5951643E46719FEA8967D654C0921CEC00BC1A28476C94EDCF6C2AAB5BBC8C71B0AB047B5ACC1E92B57C21ACD0F133EA7038815592219C02EB143996BB55B8D200B569B7951F2748B1240292D2EF5EED962547902DA9E436D924123413A4BA1D12F826E6FB75B99C1454CD71A7C50D1D5D995700A6CFAD7E933BF2D5D83B46B2A4288021F7E6362423C9718070F2622788F602C45A2422C57401EAFE5EFA692B2AEC",
	mem_init1 => "54671F8AC34E8240D0E1DBDF0CB49A257839FB8F01AFAA1202DAC9772DFFA49E6CB16A3285871DA7A4530F4376C4AC07FDD66B27BA718C2016A421F5A3A716CD457EF3DFF35688E0D4C65D055908D1A23D1687AA1032F738D211494DDB83F0DAB879082DF0F38AB8887A062EEEFF9087835C55A4CA9CE9E22486E81D647DB301E360D58100E926055F1BDFA86E6A7AA9D55C5309CCAD5659702058E554DFDA01D796124D4C91AFD1228569DA98EECD364E606BACD080E3495598CD5E6D356CD9C20E31EA4C6E7CD65EE9F847BE4CAE414202838EB4FAA78DF4FE06E0D2920C0FBFB3ABA74ED4F53CC6FD6A62BD76A98241C8BE3A035C806E3CAC3E066C0B2520",
	mem_init0 => "48D22574D5C0337EE561BC28CD808FB6D7C8A22A755050233EC2822B3D45114A3B86014C7BE0395831D0CCE83FD24A65540B7856EFB43864F066820CBCB1C01722EB4E425DC62836C05DF892F5860BB63D3DED229CC05E829491E5FBD5725C0F6491D9811D20D23AEC090192E41000C70783E036C9DBDB438365A32FB5488F39DA9FD0281E438D3D4ABDC61DD167497700B29121C03E2FB1CDB5F88D22DE5A20960FABAD227391AD3197FF3D82B21178A8F506D344AABEBC65E46631392CCDE626DB17E4EF239F5FED5CFC6188110DD4D237E26EFF2BB63F5B67CF97F413B9CAF495A374A3211BB6ABBB80D2689504C7ED3CC5FF235F2A8F3FB275EBD0C86852",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y39_N30
\aud_mono_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~25_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100010001110100011100110011111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a164~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a180~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a132~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a148~portadataout\,
	combout => \aud_mono_1~25_combout\);

-- Location: M10K_X5_Y37_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B8FF2A1309476A0C6FF2B745243ABFD2ADCFF01528996005396D830D8EA5495E7EB277B0FCFF9A2DD36B826E1511F99D10266B3A9305E58B1E935390E6A7B13947A69549D1B0CDA6FE988DE919DFC0EE133713BE06904B68866E1F9EFF6814225B25D4D4F9C68A34EBAF3D5219ECC684222BC8AA154A709ACAC5AA7708DD4AF1C1C4F23DDF07BFEDE38AE409635DAB44F9562823430BCB0DB8E309EFE8A7D8550AFCA84D40E594156A62B072237CBE9C779D10248E502754B7E5692E220C2442F281F14EC165A9512896EEC417AF479A84E13BACCC9F273450DFD2C6AB068A0837E1E9C0CE007EBC620E4F411D3D9FAC5B3E78255CE53E0EE7EE5BF499984831",
	mem_init2 => "63036108443230CC0ADDD82147713576BA586A58D5F08CF0FB857670F0577E9DABB505BBF437167F321FED1159CE92E915D927A507B6184685951CD7CA00D9464A80031AAFD48B4C7631B0FE58C8FAE0C64544CCF6C67E612E2AC5ED44F2DAA329D4DCE48B5264C7AB2E83908CD6C46E413AA6EC674E627F2C67CA20C4ADD1A1FB4878A629A63BC7FAB5430456AF8598016D7F5CA82FED0E61AF46E4339CC10AD226EBDEF05FE4C1C4FE33B627054599B49F238C22D0BE22DABCC198105B39928D7660742AB1D1B6924B8B9A48663F9B6EA7FA625C3B219B965F60E256F9A9CF3178F405CDE0B53296F9C081EACEBD9B5AE34A623CD92B922A93F9C32F1C92FA",
	mem_init1 => "CAB3BFA9A8AC54873136C82C0CF0D9ED6876C334BFB0C46B1FA3CC2E02D4C7C5CE8C64FE274127EDEBEA49C4D55EE5BFE7A3559A1A9E1D83D0F2C2675BA72C502CD4D9AD6FDB63974801609973B270E4A86820D94B47211AD9BF774EB3AEE5ABE52E205197F8317A83D1317A8680993BBB3C73A0613401B491161DECF8FF6B8C78EBFAC82989CC57FDC677AADB5FB0E3B157AFF3CDDF71ACD3F3E9D64C80ADDAEF0145D74CAEE297F233442F116FB0E2378AB75BD661A5C4BC97285C9D2C064B545302B0AACC5A19505FD66AFAB4781E2D11379C9C5829781EC16FB7260CFE837A97782C64A55836D6802C947B642B6AC51AC6DE25DC53259B565664F520CB99",
	mem_init0 => "32EDC2C5B0FADCE88F5E9E717CA0D79F43CEBB2F05368BBAF52CB12EAFA2DAE423952C840707802990AACB55C542D8753200E25947AB0DB75667684F67F9FFF9B1F297781BA472F6384F5CAD18534517BC123B8E04C4B814D06E2A09228670ACE1FB03A8A3F9F960BA762D913F5E5BE57F012078F8AAF1DC5AC9B7A45A20652ED139AD9F6BB977DF0BCECE1773FD4DE57F3113C1DEDAD8667F0FC0C01BD7D7A69EB82395A362D9DC34D6CDCCFEF432AD01ADA9B04E5FAB84893C9E7D9403DE936E75886AFCE5514237BD992179F9200EB54E581D0AD85459C4DCB6AE1B911E8A043317A776F4E218ADB5F4C37DF37030020B0AC78AD7B8715E477587C10DB677",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y49_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "AB01347059AA7254004614B2CA7D55B0F6644B4525D661DD34A30DDA11FC776433707E485162C6AB3EB59FC919C62133EE13488D581ECA6A8D1533EDCA3E11658D4ABA7AF263424FD907D4AEB55B6D5FA60C512934EFB7B3320625A30164B177308CA2486E9493B8727E9A3B3EA00A9C68B8440C42E5B83C6D8E456FF0C27E1A44983EAA3A839F497492714B7B722C34B09DB85AB4819DEF9CABD2AE042935CBC29A78E8A5C8842871384F68CB082EEE8EE125241DF298578FF6C65BAB3D1DA225744EF1C45D5C7028B906C88D846D80A81B8C1DA2B7F0B3992187ABF670121987D4FFB29B999A7BBE1384F92E0E201E4F35F9D7F7879DC0195658C3F29B3B8D",
	mem_init2 => "7F9BE0FF7A0666123FA8A38B9B8CFBE2941D276BC523B227A05CB4605BA5D0E4882EF500034B25AEC27BD3D706892D4CEEEA297AFFA648BC820FDD0A13D94448741E2BBD6F73C6A832A231DB26BA67186C3BFB5558026DF070DE91D933ECB04EF58CC29377E7CAFCE04100448EABF757DF73AA586F70245F36CBBAEFDA0A74EE208DD2B87DF424B697DA193BFDA3A3EBA7E304803E3538125A8F2FA61FD463755803DCC2CD4C2B5E337CE84FB40DEED30870AA5B9F48866B60F585B65CF0D48C2DF946668F23C38F533CBE1033CC98CB4282882250A5DF447B659625987F355304E7B0AC6062476557AAA1A8BEE679FAEA8248066D5B7294911FC688539AC97D",
	mem_init1 => "6A5CE2C5D36E86547D66FDD30F19F5FF5353FD90AA2FFAED16487DF391FF8072F77FAE67C9ACB9515ECC66C364E7C0786A1BF8ADD0376330A7622C4C0B95175B305594EAE54220D391EB3A97B2AA9578A02F5E171C7609FBA39A3F23A822CC1BFA4A3866BC0DD0356EDD915029A27198561EA96DAC656686CAFFFCEC77A8997173F7186884B0B923D3D7B3B883E6037AA770A9D3103558E4CAAE38A8AE7C94137C34A7C6D8A2533D2566524B028FD78235F4720797982851C01510C17D6EDFE911313113C6B1C05BB79D6C5B05F1DF19890B4248F20756DE1EB03400B29FE7B52566FDC13E0D201787F3F77681E30DC19E4E41D90773B2BBAF00A0750706192A",
	mem_init0 => "139DD364DA6651701A2F378D0D6027AE75E29E119D3474351964939930609EF8CDDCFAE0D9481F5480D970D3641002E7B4E09C07D40DA3C5C671775C0C42D6A1F54B7F05F514DCABBA26FE7FC08261DF586F7C864E1ED34990FB02F6882CB7C5D3EA823B5B4FF0D6036CA2146B692DECB17B27A83EFEDE3650BA00FEB768376B288C5E063A95A5ACD89A2B0EBF1F03E27D1317193115AA9E3E44F288152CA74BB26C0121E361731B41546AAB3EC0817CFA8CF427E4D5972157FCC1A7F811CC2EEF24AE4568DB11851FA25D3B5F9AAA777AB368F571A20B3992D4F384468B6C37FDAD3E3E26076E33BB069025AA259D5D55A3A8DDA4DC8251AE85EC0E0B66E632",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "845425001BCBFFACA67A6431ADA42D28C4A54EC7652158E75F065FB3FB61D46BCBD8B2CE651A2E74A65813EC6EC6807B59EB2BECDA40E481B89F7F01C4F16E5468ED980CD2F53983BFD6674A441D83A67AECFE212818083DF7E90169A62EC22BC3559108152B0EBE675775BB37394E1F6507ED84DE4C104A173C1200EC45EBB62702406BFA3932C36BDA5D6E94FF7D8BDA52FFE978A389453B7959A86EA897F534CF75DBB53F095D766B98194E342B5FE94A3A26870349EA3599536637E95DF037DE5828EC5C0FBC3E4A5EFEEC259E56BE26F71A94CD1A95688FB3A1558A1F7E681A49AC819BFD86C783B654B17F468406850B9C3F5200E9CF8E5BF0809AB8E3",
	mem_init2 => "B00C6D3DD79E4E157C91EC43081634C57F92AA0E57A454069211A6FD98D189CAF3A381F0D40910840ED78D2FBF8CE01B5E7C6646C40A6718177F753B5AC74C80888863BEAAA86CA028B1E51314E2B43FBBC9505D287995012EEB724CB2E913076D1800B40FC8F7A0285B5184EB09B546D525AAE3618514E107B1DF902245B5242DF8071A556736F75EBD47D4F0D3E399547450D334DE355FDC8F3CD81DCE21B19F5CC2E3788ABB22F7942E8CEFBF81F1CA01A3A827789CF64DE190A1B244D0105A8E15C95C2EDDAA61EBCABE270ACA0BC8B3D1580972DD14E3BE817A38B370E454EC7F80805AD2B35D9967F917FE7DAF79518129670FE37D935A0C01FAD1CA86",
	mem_init1 => "65FA8435AAA78DCF2D74016BD7E5E1B72D31B7BA5ECCE1A3638C22011757D2A4494AA9893393C4C9E64E551800CEC2E0645AED00A3F1F9AF913BCBECD89882D578E3BE26E30B23425BD126D18EA8D863BA6FFF8C39BAED59E84852B93B93CE03B18D192DC3F7EDA444E2F3025095CE2003DD65B03FD6270D6A3BB2190D0EB6DA332747D3A174B896FCF22EB14C86F114DBD141F0F8221B07A4BB03268C1CDF76B7149F7459AB80CCD5A6F1D5E3C8CDC8375C6E01556E32190D68BBDB300ED5401073FF3EEE8306699128C79C0512988F78AE97FCA646B23A7FA2882C41C6F7E98194AD2FFB423CD151E1BED53B1E62B5ED1908BC700E8591F262D035A23411E9",
	mem_init0 => "EB0454C384180CE7190051AD20DFCA40C81CEC0F491961B72212540A6DE38EA1CB09DCCFC8DD0F362A449ECD6C2EC338ACF9AE8AD9E9A2AD5571B4DE6BE91995136F0726C7AF8F3385F59DF7122D80D920FB5720663D5CC8E5C31B1E2202733A4EDD76A24F50C40120581B2E5D805BCDBFCF84561C27AD48C9B98E09878E896D48590329AA2B9961885F679411346BC34816A4296E4439330DCC448837168C1D4863FC42DD6728AD16F35C3E3F6270D76DB817FDFC99B40F4916F756A7F73FB3E1B7D8C5E602554DBB60B193A3E5076E1B41A31C5DBE8F33AAFD44B19BF40F5CEAA519673B3386707931E2F8A454B6A864DA9F331569A2FEAED729A9FEAF68A7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C65D911FB1C836B1ADFAAFB3C6618E62CD2CF4B68810BADFD2799D276043F6B7F640A91613B10F5D1B1F46400281378CA81C352E8DA2D0EE35DFCB3F729B3D338EBC805DBDB782514A3BB07F26E7B86784BC05CF62AC02C9BA2FEA8384148FE2B5964E40F382248EE0DA0B7C54C79BFABFAB73B55C335DD05D0A423324DADA713D435834F605BBA82B2A580ECB2356493385EFC7FA7C9945EC19C784DAF11A08D32DA95AB4F6D3175DABAAC3C57108180ADD3740714C2A41020ADD5BC110520A89419596B1F231F90D80DB7FBF42FA1E25F9B6F4439036F2CFD9079A72AF4A6E30B53EE4CDC74FFB2F8E3BAD685FBC6AA67C3152C5AFCF65CD39CAB7D81C2494",
	mem_init2 => "342FA6EE31D47C3155E3899AD475387A0406B3E135B6E6C098BC048A32BF1E72B5BB1396B430B5CA21BAD4FBF02F8D1FA5843FF45BA7ECA55BA0B17E7797C09F5E3A56300EC06F978D7E430410995377DDEA902ED1FD9E278ACEDFC322D7A0C0460249CB091372AC84B5BFBF975CFD1AABE6241731B33D4351D93C61D5E62B802230D5E7930B3B931CC6251A1B6BE89FF762E347F3C1086011690B08D45A3ED5F9FC88CE5C37586BB8C5F2D45F98391F95875F6B8F2ACC894CB9FE54E23AF00B16B08ABF49B7FAEBCA8D7EF42FCFD48C7BF6FC2C08BD80A0F788FE22B9CFCD5424C2BAA90134888587D77945F92DA277CDC5C6D86C169FA9220B63472431BE1F",
	mem_init1 => "1A0D550E05F2AD0B5029E85E3170F5B3B1D76355004534867FD645F7AAD9EBF3108D0379901F99712263AE2D6C3D94EB6BCFBF520F6D63590539CFE04001056C79024F5AF43E164AD48AE6C17F000030143006200000000AA80597C38AA9763D740C9DB2F08D8679AA47808D1036DB47C13FB4D0DD49E5CFF7D66FA1C0544CF63A4C6C6F736BF864E4DD2A02B693820255E7546E7FB0457209CABE1E320E6518F8DF20F9813753BAD286649451BFF98FD3B5C553490B64F2817617AA40FDE42BA0BB0D1167F6BCBDFC68BED126B65363D61A2E62D576EF3F32F8D56DFAF7CA82DB8C76F21F76DE49832E4E64BB0D98F9C616D258AF6433439E4C8EE230E2AA6E",
	mem_init0 => "D27075B6C35678D83021B4D108923F758D36C9ED429DE6898A5DC2ECD55A7757F7E0EC8D0C3E84153C9A2B219BEA8479EE93D7FF2A2537F64F0F0328935DB81F571F1008E121A8642138EBD8175D7C5A14F768AAFCE5F5964DA4A0CEA8B5358E68EE10660A89572D7366DEF5CCEAE9325C6F97DC5C7CBF7DB8EBAC60CE4A705690B046B6BE690A80232126E7D48E6098646CF7EDA064FA1322811E71D33BC13BFBDBD08B4A9F388116F7171143A70318C1D87C905E98E227F6097FBED8A56D7BE07F4B520A2E39445C38AB644FEA984DBE439F3F2F0E07583B50760ACA8ECE36231FCC3AC379434A613869511B289C3EA3D3D535BF3CC81BC98F02A22E4A5FFC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y33_N21
\aud_mono_1~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~30_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a308~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a292~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a260~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a276~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000000000000111100110011010101011111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a276~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a260~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a308~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a292~portadataout\,
	combout => \aud_mono_1~30_combout\);

-- Location: MLABCELL_X34_Y17_N30
\aud_mono_1~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~141_combout\ = ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- (\aud_mono_1~29_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((\aud_mono_1~30_combout\)))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((((\aud_mono_1~25_combout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4)))))) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- (\aud_mono_1~29_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w4_n2_mux_dataout~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010001110111010101010101010100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono_1~29_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w4_n2_mux_dataout~0_combout\,
	datad => \ALT_INV_aud_mono_1~25_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datag => \ALT_INV_aud_mono_1~30_combout\,
	combout => \aud_mono_1~141_combout\);

-- Location: FF_X34_Y17_N32
\aud_mono_1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono_1~141_combout\,
	sclr => \process_0~0_combout\,
	ena => \aud_mono_1[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono_1(20));

-- Location: FF_X36_Y17_N40
\sound1|da_data_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono_1(20),
	sload => VCC,
	ena => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|da_data_out\(20));

-- Location: M10K_X14_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "CCCDD946E96A68F5DB2260BFB576DFB2B3DC3E9FC8EA11C2B384D5DFC90DDC584591F1EB9E5E4448A9A7B87E1EEC742AFD360A27ED574CDF66057A86CE11E6C275C1384A4F4BE7A2F77FE90DC2506C91F5AD0E2620A07D07FEEE2F3B432E5506B1CFC998AECF06BAEC9114FA00065DEB88BD106F325DEC3658A871FE14D6A908C0276C458D0554D92BAAA6E1D2CF7C9F6BA79E0BC41528BA4E5D3D87F4E8D1396480BB6D30DB78AF33F1F2FAF2D7DFC725F38C3BB70B62198464958E074D0CEB142BC35C69DD714042BFA36D62790F955F310146BC044F240A9C4075CFC4C84EB29A2E97B08EE07C830C03A807233779D510CE9B5C8D9E8EB27398AAD320F7F5",
	mem_init2 => "FF942E7581F803C58E83D86F87789246BA858203473C65DC64CE44EA6D0217C3BDC13FAAC5DF1ECE3C878BD6135041C7C63C06BDA52B99CE5D95D893F5A3AE92A85B567244748E410136966ADF2BEE79404DEF896B236A950B6C54A991A70AF584DDA29FE29051D4C0AA5D64DFE8E67873AC7B65900CDD8AA463085335E26794863CA90C4A9F1F5B1A8F76F2B427D4818BA055AC2FEBE3F2C7E1D9E9C793C1B9F624DFFC1B237B423EEF5E3C22913D8161C5DD8B3E6B614696DFA369D425F73A10595FD375885CEC2CF585CEB5B79AF3D21FEC6F1F3ECCCDF3E06926DE6DE45FAE92811D8A6454293718AB85D5E799286C8EA94EF77B8D9A1DB9867CA9B9CEA7",
	mem_init1 => "C41A8E966C62CF3C8986895960F612D9D9579120652A302D47FB299A5D0E176228D7A91ED2FEFBB008DB710ECF49DADBC1031213649B351605D52E9DDDF19DAB1FD42CC5B3BA36DF4F0CAF69DF329F3FC8A45E02396E1DD1E9F14CD7D8415046580F713AD3F150A92EA55C65F2F54DCA6660A3B99D51840CB7E917F9CC0F8349398A297AD2EED4D775109209ECE201EA3559E584E64E29A3BDFFEAEB68D6146350090A26B9FA06284C1537D668002011407ED80C7725CD90C752DA0758695419807EE8069926D3E46CA4F8683B6C9B3BF6F57D5C5B55B24CB1000DD4737B3AC543B16BBF3B41E56EAC9E28637CE973BFD8AFBF40E6947E0F3261B5057CE11F16",
	mem_init0 => "AD1DDF3B40923658ACBC6748F16CB90BC36286AF9FBE88CB5132B18F043C9987F629C1D9077B415D10524E0947796E18DE95D7367D6BC5DEED161C639F52C2EB04EB82FB3EB1E494B5E318838B78E18EBEC85D9CBB72497F097F9DEDEC617A09C00E9EDE43CE900B6414105472FBAA9BDCA0AA3849BEBB9F8FB35AF45B4802240B73CD6E2B39A5A2C2E91F592B99C414FA9625BB3985994923BA8EB43A58D35822F2C1C835B7CFC1AE0BC2DAE053325E84C2B80C5C763E71A0D874AE4858E5BF01857837FDB62E5929A4686DCBD9B881C58486DB2A81D0C73AD2AD3572E78D7D369837C9995FDE1741BFA8C181B6F24E6B9D53D95AA5C508BF8E6D57E4EE823B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C69DAB95BA953CF55161D7C8E746F587ACBE3C638F89F3279A68579320D583686B547233ED9F7156D8AE597669D2DDFE52D114C4F8E681ACC3B33A69BC4D376FF9710237858A0A0C58521D02F0C1A574226EC15277998037B9821088275B8CBC02773978226317C238FBFF32557466DC190A848047856EB2076E40F93814890872A26D0398A2D5739702965493077EF8FCB1493B222A6C3B18D5E1658E9FADD60EB745ED4882AD80A69551D546146539E24C288849F543ABA99561B4E8E92B4355DDEF2321E21A473CECAAE89B08102B67CABD9ABD363B682DE68C28A874B8A9764013C34F963B908677CEBBFAC0BF65D4D4B1418E01BE1C6B05B073EDCC82F1",
	mem_init2 => "BB0B09ABA3A784A6CD2DC00A3448F4DA8017FF0056723527EE09E315D2C5C8B465342C1FED0947CF08962D51D50A1BECC8CCEE5ACF63F65251C9BCA10CE02953D2F503BEC09E47B86229CC0668C156280EFF109D215D3B0E7E9329DAEE26A188940D03565E2183D6AA668FCE2F38BB9A2948B707AA8528BDF764FC410823B1BFF90E7D70F5F8E3FCC2D789B63BB300906E40210122FA14886000EFB3C083456AC563900CF04BA4359337DF17F7B1D6029A73ADD39DFAAEDCE26DF43AFCA423B4B9E0F8875C5B8749103B4190F053A68393FFA67AC60CFD6777328514C849E2620C80094DB1B6B844090E2D2BFA2C5E177E7E3EA23493C621BDF0783B1EAA54A4",
	mem_init1 => "2E71F4D5B281BB271E69C704B160936A6390B918B8845B70EF5C2AB1B9C1C7FC4938140A8499517A870B4BD1002A53162142784786D7E930E1951F480AAFECBCEB6C1E85F55FAD912949EAEAF83D59A7C45A56A8B8DDAAC521C0F7FB20F295B8A8D7DE7FCAA84F6C72F8A082373EDDD28F4F54D092A7ACE05CC3A47A699A76050AFB8341E7DB4F6A5CAA3D75432261B6107D98D4656C446AFC9F34208AD9384AB69738B41A94463D7A1B21C3958ED233969B8159A066DF024513C4D42B30AF85FFFE80296D4B46867BE92EA04B2A038F826A926C490BFE2EADC9606673C072B56E28AE7CE1197883B8A57FB3B8151F5DB119E4BE5B50AC944D2E93D510C407A5",
	mem_init0 => "098C033FBEE7233C513B30A4C906E1F4B5480FE742F51D766D06CC2918FA4C097CC9A5682E9B2E1AF5E76803568FED0C929B0DCD0B852848A5A8C2768E6A59ABE7A3702F7DDE4122D4105E7F2102B4A259FEF515F77EAC8F62CCE3880C6FE9A2D86841BAE2166A0F1D3C3D4D300E470D4C0676C73989416A65C3161614CC440532CE1FEF15FDE87CBA48BAD6712C59CC1FC771B06010FDE9432C5E2DF220F0125635E096C2AD7CB41303EA739BEBFFC4486736001D8ECA80485485A1CC0E3C1C9573C8EA87BA9829056CDB4919FB044EC6558159F84C2AC683A2675B10533B03F7A194F59F563BD34CA0C0D693B7D5630DF4551F11FF4CEA3890272F4A28B39B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9B7E15F17FCF37DBC2655C333CEC21D5498047E10C2D99E1DCF2084951CE63C5780A7BA490D2056CF6D650C534B5FD739C6C11AAAA3F9DD1B7A0B5753AD26F77B25F54BA83E94BA7306B6CF87E12AF6721595436C5F2920DC91D8C98362B0CE05D4B4B1A561EC844C2FDCAB5343A1E8DBBF80AFD5F619AED4E2BC6988A017D094826D5DFA70E9A62331B86A3D66FBF06A643F23F34D62E18614CBF0E8A42C598737551585EC159A354E383ACCCFAD03A62B768642C9B73F4BA33C63C05431D96077153417FAC1D2E7A93938B58698B7C99FADC97509862CE5AD4820F428F2F9C317FF58F4907CCD81092630E60660F00B0E1C26244BCBA5E34330AA63508595F",
	mem_init2 => "E6CE94DA43612578D5DD689B43402238B7188EC86ACAA75B8F756ACD784050B716C8EC99F85E98ACB5F3DE5B72E6BC03B5BA3DE09B910D762B29CF1AD9EB91B70B23D53D7DA5FFF4891F7FD8CC9AB598602D7076674C765338E7D30FA7C583FFF8F8040202000886020005550EEB093579558CE5B66F74822B20BA74C8E3C5BD0C486DF54BD02F88102E2FFFFE1870F5F64DD4553DE4B33299883D5D80C0729D3CE4355DCF283066C6A640BCAC6578A7240D2DE7E385D355146D4CD1D32FEC22230A0943E6F720414AF589AA21C1BD4A619C0FF1ED3E99880C1E25804E207A6CC5F55C1DBB6DC00B1F3A56115DF568C2417545C742BD5599706BE665ED7F7618",
	mem_init1 => "D60F0F4DD20E353F6A6E3ED39E3063532B3D665A71A68BFD295890B4AADBD9B3F57226689573873590BB402531CED4BF687A6ED111BD193421F93335D5C0842662CE9DE44F149A4858C678F536EEB87BD8D973942425724180290CFCE561B0C859D3531CE7914FAD6A25D60256202852E5C003C89217FE457852BABA4DF607FB396877EFDBE2A0E5D4D2EEC3718AED50ABF363EC63B518CB230EA5D8D09B749F1A0E72F9B30785E8CFAB41BD12D2FCD4346016C89A7077D1F4DB1653612BB0213B77744EE547350617C1BDBC7A0911C7F0E5E7F03336BBB4FD7EE3BA7BBEC0A57944D88C98C56153EBC95B5FB852084272687A362F0214D8E14AE3F1F91975DC",
	mem_init0 => "565433FC87B2EDB793DEDB3D3C81A485711A9B1F82931678AFA31F635F9A4DFC7A6BB856CAD957EF67D9CE60ED9FA81B4E1D6EE0F4723D80BD73C31D8F9193911379433F3080FA2FBC1669DFB8EBB158EAA5D767B77704D2D2D5D1B850C549B519A697604EC80C2F9C1302CC57C4FEF21DFA8014D4FCD9D4B2C68AEAAE60817CECB76A5D44FAF65461D9EE754F54CF0310D196FE6F53D6E20451923BF5A9F1B933F6FDF473EEE0E0073A5AC096EDBA40DEDD2005BE1463004CD7F4FAE37CEA14AC4993E2F1D0BD97641F030C128819C72CB911FA7FAEB5CA51339FA61264CC2827965F849D720AB7AD41F88FB6A409A018281960BC6C926963883F937AFE0D05",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0CA40B440EB93BE8664F2FCA260B642723D652977992C3CE5262615574B0A8B3313D1194226823BFD1CA5F9417C2C366BA58FF15EEB9E0D65160700E7053BCB7684AB6FACC5EA8401762A38E3C27ED2EEB187CC068A112D444D657AE3AE57B8DE6BE5FB39914EC24EF379D2A76EED28C1312CEA497EA4FF03252F62371DA4A43C987E0FD4759E08A89EF85E9AF9B8DC09D5E39D9919123D06AA19C01184B8F5A850ADF5E6111139DDF6B2B92BF35A8A1D6DB9BC70A378EE8BDFDEBFAF4282D702D1F3D40219F44B5C722C5EB474A7D1699DF4778F6AA5670025801887941B3BB15EF565BBB5206906902E4BE4E28E08AE4C67A6F4183595C77C4A5CF856E51A0",
	mem_init2 => "8FD3233AFC2D47656B53CFCF64D5F2AF0C248376928E590F1722B6C1D70F621F28FED6B0F750526F3417BB19683B8557526A6BE6C578634031EC7A02BC74B1EFB157E3470FA859611EAEFE7635759DA9D8C061D05524BA211FBCD3CCE7833C94B333FCD884D6BC5412B10A2E34962D0ACD58B114D1AE6861BBF9C4E5A0A0D9037AA2570AF2CE96E698033479817FE7B7A06C475E93E3010F535FB3D2097785EC767EBF1DD25A4C2D3C02271207666817BCB0859F8F1025E6234E8201D369A0D51A90A4E3305F2CA9D930775A4E16910FB41E12B0E8ECB467AA8EDEA18702F7B098231B9DDB0182EA649A8A9A6ECEB79070294B6BE0F6EC5B7928F0A82B3197EC",
	mem_init1 => "AD11413ACBFDBCF9D52D5F580C7F0B4ECD7EC7EC7830D00735FDCC11BAC5ACFD0D0F9CD86C047B338B39E8241B25CF38D32128DCC63D1506D072073F6FA9752FE3AB27918E23C2BDF1C22A6990EAD72CC9476B1C1264A49F9DA25277195ED52ACAED05D981480F1EB582F0C25B7E007B337029B1A2F3CFDF5EDD3B2ABE7FB7CB880D2DC42FB11C986347A0436F97D1A5CD4F356DA0DB4606582DCC6B16073AADF5FEDE42D032944352880F84291EDFC1AC48C2CBACF5938CE296122ED114DDDFFC2B8648EC66424B90CD47702EC10CE0F69FC69C87B8C66E1F890AC750A2384F6F8911F2737A244E3ABFF6F832125A9CE4B1F3AEF339DD3F11428DFC1CC60C33",
	mem_init0 => "924F44DA274F923FD9DB6A45B40D500AACD52257747699799530A6E4C3D144AD52B6688032F73A9197CF1B39E78FA655B1E2A4D013CE6B2BF326DFEEAF5603240F4C496ECD3FAA372FE96FCF9A18FF713321BDD4EA24AA05190368B89EAFC255A45697D77A3E5C35BBEAC7F6649F524CF6F862E4FE826BAC6330F1CC93FF5B20AE5C942C3892A0B4412D4A5000624BB7ABF4180EBE4A35B48BA5ECA5739FC23F18A3AECF399E0E30ECE0A714D25DFC39B635845F9B8BF1CDE83D759FA63E3BC4E518035FC3C536D4D10EAED159E04682855407040F2E4E37E495C4CAA450538A28E2FC61F06A10069ACDBFFE021D8CF0A62E3B869D6DB35F3AB1B48ED16D76C6",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y17_N30
\aud_mono_1~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~39_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000110110001101101010101111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a118~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a86~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a70~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a102~portadataout\,
	combout => \aud_mono_1~39_combout\);

-- Location: M10K_X14_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "63E26CBEC2D72CC335535ED5A900E2B2F96411714A101EA87A9D8CD1103F2943D7338297DFC76EFC725E50B636CC30A47E4BFE172038630883B2A51664C1A92262FAAC75EEF97A19DFC11A9594B710A95A30914B6DED071687C887B7632B8E7C12BCE9360E01DBDB2F4A182455008082A2040142800101110000008010020422201010000A0104A01000401A050004032011008441043000028080804040000A08090000008008008433FE9040007F0020845FF7BC93FFB4B1E46B5DEE6DD54C90C78C126AEA4EE5CDD868BC37F403FED7E693C0AABC96593408352AD885B972EEBC5BC4E8EC1E6AA4A43B550BE3263F962BC9C0D04B417036F44A61B7BACEEF",
	mem_init2 => "F43909A4830A1252361A0DCAD56A7C61364951E64F7AA59C776AF9E65FDF1F9FB198EA8C38AA48753B9E85898ABDC5090E04146DA452AEC71CA3986AAA83105CE500C86B37FD3DD2632F8623945EA19498A536C7FAB7470AB5A5EA3F50EA1736854AA81AF5EDC3E99BD68B1C36BEE8A34B457AD9C102024B67B2A4FFD86927B15E165CCFC01CB02D2BD7650C60BDEB44596D68445D0B21DF811E350496DCA82E5DAE35FF0BBF0086DF94EC60EC55AB7F826BA9C5297FE9E7354A8588180C93A835513ADAC7B6C711A8E6D9DC4BFBDAFDDA55016FCDB10B92523E2D3165554BAF744126AF2263B0974C5F06CB217417444B2EE50653C3B999ACAD29F5D0548D1D",
	mem_init1 => "252D729D404604A92F1B5574B7AE4E43643C2FDB61806026FD8E80524C9B175F3519DCB4AC43F55AE26A56D14D854665849FF253E8C7B16EFC3251AF5AFD1C08BFB226258E6FFC2F56D805226EC753789541AE2F803ED4D5335AD4467CFA69F003AA9EB02482919821268A5DBA6859188CEF5FDBB08240BFB3AB50780A05C0DBD104DB4F44202066D2E88347796B77C6EEF45D957844DB50EBD3E15BBB34186490254DF586FA4359EC7CB00D8647D8281880AD84A6ED5A203E068B35814222680419948EFDB1EB020E9D4010C85A1D0322BB8338B342B247D8A63DFB2E51E0C727F49F1CD37E72C99D29CB26EF6EB9D642CC2BA060DD54873271463763EA56DD",
	mem_init0 => "12DF655160FF62FC8D16AC2948BCEE62EC40BCBCCF171ED992B43911D2F126A03D647C5D7BC643960229142B1CD23A66FCF3BFCCD2047AA97072CC64F28476EA1B94BCA4E01154300DAF0055D2C29C5447665EE33B3B6A88E600B7963DF935EA3A267E4795E0B068AB012F6E7BEB9B3849082E77EF4792971F697EB10B7AD6865A46F70EBD4FFB75CE6BA59E72954B07799C1B8A2867882A3991A060075273247F65C881E6A5BF87CEE04CBC4DD8D231BEAEC68F3356A1C20033D5A18736CD1163CC2F4D2A8F9613048E85D62721A7E9C64A4987EA1BE00DFA4D4C14E8B78F8B08683FC505D583492D9987559AB5D241652CFB893B5BDDB47ADDFA2BB319F2A7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "90BAE10FBADCBA90FE723E3999F95781E661D09EF510FDE6062E98CC2072DCFD25599B710B2AC80649C731A8D140B2D7479C5EF85307467E30DF8AB284AE4B111A27DB6E45AA1B1C3C5E9827EBE499A6BAA576CD625B191C32E3B696904D32962E21E75DE8343F2929B4629FBE65D89F4FDF8BFD4134633A663F27B5D977EDE3D6A6E56CD2BCDD99B0521368B4BF56760DF3AF6A5E63C6F56EBEBC30EDF1ED3B61F67D69F2876485EFAD06E75F7A37087172D13C572E3A69515E623408740438D12DD16F333621AC67BBEC1251043C63D740FACE19169DB54170FEB47687BAA1EEEF5B467365AB56161343BB9A0A9BA1169525B5F477B5BFC9207C39E1E75438",
	mem_init2 => "B1FC4736AA30DCBFD8EE5AFBDCD364574C5A5D72480B2CC932929EF68A5D1F8544D3A9998BE6D2ED3B2E44F80F93AB07B5C36035DF8B77635ACCC189F3F592C7325395EC8FCC21022CFBF715479A4F7D70293AA5D6721BCA187AFBD523FB461500B7E3C882A2F02E846D6CF8C4157BA8BEF6616A1A23469810262BEFC30EDC087A3264270C23A438CA3086AD039BBA04A7D9B4ED5CECD6C66EE2BDBC75F0845872D520B4B4778B9CE3E1E8E922EC1D76D061FAC8F3CB976CE6CF084D0A0D5CAEA093D7E4212B86820F93D73C8CA525C63417DD4A8BB496D3B69BD9D6435922121E73D82D6740466132A6E7A4626E91039FF9A64B65B0D8373078F69ED9AEDA3A",
	mem_init1 => "1CB43C596BA7339B5C42B92CF6248E75752F5BDBCC1771109DA918F69F223E2A7A0C0B919C91BCAD612A88804A5DE7CE3CDB396C53AD23B9AD156AD7EF776050545CC6F675496651006E8CA48475810F133297F1C4AF4BA154AE6F3AD42AB56512B7F047C4D1DE342986C85DF4884A2BB2809C60F5386E9516DB03C6711446CAAC475987E5DD773F7CE94B17B3160C009581E3E7B56BEFBAB566BD71E155D521E4F7F011E709C1DE6C9886BFD6006462E9FFA01F98DED3083BD02D058EBFC40D76D8585142EA50BD7353A033EC6EFB941569ED14A69852E7C2A3A1A8232FA5A0B9B94ECCCA8FE50F6AB9FAD04972F13BA36640E8ED6C068AD9A5A149C5079D96",
	mem_init0 => "FDDFA6A778889552350D383658D791EA2620985746E3A7C745A3B0D3E3872373FD6F11DD129860BC896CE4847A4050ABDE1AF32128C7FFF15173078CDCFA45AB96C6FE493603FB68405B63CA6A716BDF86AB0BC99B352BC39DD0F64CAFAE2CA27C1DCF327802F3B6810D4A28CF240D71CACAC9ABE99EDB027CCF18F10D34CC774C1BC312E36EB5E31864CDC2A81AFDF455951EA48EC6292AF23276F41FA256D51E2556A31E064B23C6F9936ABD32F47CECE2C18A432983315CF0E5FAC8926917F730664AD3B71199F278E9D63BD6E9B23C9F95035E6B5DFCADD68635A4D29A4B1BB8172D851E205453A4FE845F5F1A7668680F8AB30FCBB2B3F00ABDC4347F7D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "62897446BD472779AB838720F1224D59A762823D3CF1CD4B1C46E09A022AE5DB6558A5F00FD08E3F4785C1278C0DB1555B6544C321DA4AE5213E4F04B2B2E0937DA0F04DB13886292168F97ED295A04F817C8004F69C13592BEAC06C33E3F2338DF227CE9990E63084E3AB9D493D4B325FEF2F6462BDB0A0680411ACF758FD59FEF34937C67FCE5238926FF34968079DE53F1521A146240CBAE1B78AB4DFC4EFDE6EC304B2A35034A384D8A09C29D968188681DA8E5980AA5E89CE92A5187FF6845515F23A5E47EE8D7FFABA98BC1988CDB1011515583427C52E332336B59F7A9D87229A2D813F764B2F7B625A4C7812E2AB252ABE5A3AA83409214A2D193665",
	mem_init2 => "FF0E86316A8314E60EA9935B2B9C371AF92A562395368FB1BA2DFEE8809F1652DDD7437E976A4A8657ABF23B7319F34DDB803F09063CB5B2A37402B110A8A55ECF09291CEA1E53B23D9ED9CDC2ED870201C626918805A52BBFE310D0281065F52071E373A2EB300A6E8888923100D95F18F520826C39DC3D78EFF3D13DB4D1C8FC94F8BCB59B8E81482CC4520FEEBD5C7FDE9794A01CA55E4192E98A45FF3D101F55C386356C00F1DC0E1B3313F45155D6280E0C659F0F3BB9800C0A2A6B45EF5470F460028E886821BBDE0B744F3E7AA18D265BF121F64041B8851F1D3CABF225327770F786E0C72E11F35D94A0AFD4F03F9147388F47E88BD75FB3F0C9AE9F",
	mem_init1 => "B4543BC6084FB737706C20D4E6D75B953F88ABB76CDC344353062650FC5FF0AB52B6EC53360BC13FF5512D4876E5CA9FDA5A025EAAB3F78A7CF9865D7AF71AB1658CDFC896BD312F64CEA8A16E0771CF81D65F96BF0A30881E58118C5DF343CE06977A2DF44C1DD5E4F829ECD41BC9B66A0FA52147EA6E0055ADCD2775F41D5D187C4FDCB08E35BA32DDC9E2E5A6CB1B98C87B3C26A22EEBAC7E82CBCC80B19D1518EEEA1CC86959A44B73F9890642FB86A133BB3F59092F6A62BA40FBA0A0BE7FE1653861A5168D8F396F50D9763FA0391937B33C201D9B9A3F0FCBD57D0BF64C8DE3864BE9709529AD35FE8848669941B8E59FD12984B462BF5547D22852F4",
	mem_init0 => "CEBE860DA1C574BF3452F3FC3820732627AE1B9E710B908342CB459A0822079645460B0A35BD4F6C1BCFB70910B38E366905C8BBEA086D92D41E2926F974986AFEF334A62DF6379EB8931036E9159835F7992C868F2E01EBBCFEAF43136A9E54A81C57C276060B73E3AAFC3D3294CF8095D973FC5EE8EE800AB72AB1413B0E2087FC3D6BA8428B31CCA9BD272FF6EF61CE993A56DD6C9D3427B9FAAFD0E00CFF8EC2E4CF317095F2AD1D6868938A884246C50D6F6DB7AF030B58E410DA4430D5DB04384A66B8521FBBF58CF68E5F00AA2FE6E9237E83781CABAD2E746921C0C96BDB880C3BB85F0306FB35F6DCC706692F8925AD8C3F368CFDC69F29E1BEA120",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DEA6E9108ECBE4D5B68EEA1CFD5DDE29507346D2D4BF83ADE384C7C82BC1BF4BC7955CEBA7AB2AE709688C151111610CB88CFC3476CBF631926D7EF2BC39AC62C8E1094F761A16C0249D36E8BB5DB618A32D3E81247F3178C6A196CE76779468B3F1CBFC69BBF32C7DA3779F95F8BA1A1466D0FB6D92BD7FD4D34EE8E5D71784ED3939BD57F6FC67D36D84D303CD7EFFE8877A1743FC0DB098A3F162A4EF29112FB757624042014CE82E1B3943FEC4C4B2AD0EED3C36C6E8E73F495E310DBE576D99F968B4C76138D5E3413C791E2124139635B61A53881C02D44BD6C3A468EE711A438CACAC3DC5B074DF2BCB97D2D9B4A9823C75E8A6C5F3E03887316C4AC9",
	mem_init2 => "290BB2E61678DB0BFDA7F57CAE9DAB8AB2F8DD20EC425E7DD42DA54277EB0B4ADCB64462265DFB9843C365AF28AD1E14D8CE32727801F56FFC446860A891CCCDFA3B69B5E4BEA113011E7069241FB1E67353583A1A42BC96B618A650DFA1D45C1D2F248BD9EAFB2198AC4B404CC00632D68EE085F82F929BE1B5D4BAFF84F5C70DCB30F8766F576B372EBA514195FC5CC1062A52115060764F86A397A33791851C4C77DE237290F4D3718E526CBF356F2E16D9D51F37B84A234ECD91432A3FBA6EBA02F9EBA6D0262493101AC3EB5CE40477845A52178EC60F041F935589F051AF38F7A4F24D4EBCEAA79DF766E210BE36C2124D5478F199D1E864D781F44EB8",
	mem_init1 => "3DC191EFD499B5A45184C18577133DEA066F9DAB6DC105568FBAA067A93041540AD1CCA9A80B8CEA34A9D84E4DE1F2212B6B76139E11415641DCCFA986CAFC26BC7C162C41BDF7E964D793CB91DFACE63AD50A21536268CEB42B364CC51C6F5A8E9B37EDF8754BF1BC2FD275E5078AFF4E43370A38B9CA35A9E1BA6B2841F10552B9D7479326C7E92A44648C384606B98E5065664D12A6B1CE76A8ACECB94587CD021FDEE650873DB1E5C4B6B08F8391C2AD4302228B2AA6336435BD6322B496A4B2AC88D0A6221E09CDD27B0BBD6210349F65F38A2B20D43FE96B790DB83CF340C2134082EB700B7D125E4C6747F3AF3DAF7795193DCB392EB070923AC798D4",
	mem_init0 => "22CFE6D671E03F9546750CA6452474E537FB03223F590750951312ACED40BEC5C1841959AD50CFF70B3F7F2E5310782414675AEEF21E6CE554DB7BC799F25F43811243A26EFE73F9410B88AFB018A015CCE44797105C4CCEAF3FFBAB89A88143F955C4ECD39E7319004766E618907A70EED5CCBD5CD313FA336F79B86A613CF3C00E497738A61546CBD2B12211475E05848C91C14F448C4F3A23F8A161CB70AB198C969B3DD4BD91B7A2A7DDE64F1803C97AF3B07BF932E351A150C647B40BD0261485B57C546EF5EC4679F39C710BF87F63E2998D7FE1E60C589DF702F1663F63EA8F3B229CF24E7C7838EC5D5E54158A42EDDCF1684FF3410C6039D3403658",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAOUT_bus\);

-- Location: MLABCELL_X21_Y12_N30
\aud_mono_1~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~38_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a214~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a198~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a246~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a230~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono_1~38_combout\);

-- Location: M10K_X69_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9045365D24C07DC2D478FD6FB3CDBC4921F85081CFA682A585509D2ADFADFBA83A36CC65BD6F14800DDC2C255F68517AE989379E8CBE52ECFA1C5D7A4143052FA365761550982C139CF20622831BFF6CE5AFEED8736EC51573731F5E60988AD43A4E9638D10DCD48BBF254DA1910522B4408FF92F6A7018196068C5F5C7942890D1F164BC3E8DE70F8A4AE9EFD3F28ACE84FCC5778A4EC4F80AAFB62CA5EE0A6C7176A697263E9442CE57E49A1BFC3DC67F55BF231F332298F81DAAF63BC5FA7518D2717BFB80D7517117C23629CD6DA47E160EBFCF640BA4043472BBDDB1F68744907C97124B182DBDE1B887E12DDE2176D3E3F6DB02CB0C5A75D2CF7B972F5",
	mem_init2 => "5ED4965D8E3ABF1D457B1E717D4FD4E2FF1FA49279E335B1AF038A7A954788551A048DC3FB37847CE9B20D0DF5AC6A0D6F288E662EEFD7C0DEE56F48493916954A9CC474CA95B041AD138DEAE0405380D8462349D4BDABF868FE8303AD2F849ADDF16F46B903BA3B024818A83F682C8DE53C2C2023A4515C7A0C014EF6C272416B6675B5C8DDE28451275BA51D740EE6B59653CB19E450E422AEA025CDB959FD380C7AA884FAC18DB80DCB92A588F787DF70BBD5072C9B4F6CC8D09C7DA6A995DA7683E0C9915E0AF353421D99A130D10EFDB9E98791717D6D46A2AA71C5A62E05B33BD81AE6F3C72F0FBED08551CC08CFEDAD86CEA00B79D007424DA0EE902A",
	mem_init1 => "1BCBCFC1D937C7053C85A2ADF6D00FB920439E224997460D1DB4B3AFA71D69478196366E79B3FFE36BBB8DA5B7D1BDCCEB941B235B546F7A8758E2E8BF2702CDBF9EE78982012F6308CC709FBA576DF999304EAB16FB25B1462F6DE48B75D30A084FA3221DBA02AB4DAB13B620279FBE1A4B29517D7AD4FA4C5572A73CA12992B070F876781A720AF5A390ED0B64E265D7371EE50BA532434E987C173D8EA09EA3EC56BC94C5E1E57F80A50E9B5CA970C207C1176868FC76C8A5425AC99A50D19036F0FF4D755BD91AA4F7A566A4666D0EF87DAD3A0B681C7465365EDA805B26C3FB77E43C253EDAF66B66108000000000000000000000000000000000000000",
	mem_init0 => "000001FFC0000000400000FF00000001D00000D000000007E0000000400010000000000020007FFFFDFFFFFFFF47E47FFFFEFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFDF907DFFC1D7FFFF81FFFFC201FFFD8000E000000000000000002C0000001800000000000000000000000000000000000000000000000000000000000000000000000000000000000400000080FC0000001F4FFFFFFFFFE0EFFFFFFFFFFFFFFFFFFF40083FFFB3D37800000EF10500A020120000400150018001541080000001003004000100048028020000010080000000048885094021000202000080204111050000100002100082008102000002002001024001834520A00C10F3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "AAA6E3A8F41E2B1C8335C6EFB89459114DC4D055651827B44B26964421F61C6FD81FDF23F6FB1550046A928EE5275D6970CEE6353177CE5DA3129DF3B0254822AE6883DB1ABCFB2EBB71E923F288CB14D747A51F0698994E481438D817643B285EA1B249CE0625F7C69C342288417E2567AD92C81972E63164EF8EDEE02DF171A7605E2640D4C5F83855C1B072CB3754134971899810B26E0D72BEA7EFEEBADB1EFAF95939E0EA473C946D71A9F462E63062DBCE24A76B036D1136826B1716B2EDA38048898A8E7F222BE536EAC99BF97352D94B2F39001388140534BB694B7CB69D2DE3AE3DF8407FDFD8678419B4D5F23AA75CCF1977611D7667F278A9D816",
	mem_init2 => "72FC3ED09E5D483B5016D9048AEF6B3A2A6ED1D2306D8C117FA434398CD4E80BD325B48B362B1A53E09E936BE7D14558EA32C168785CBE8341A179F0F8B1C28B7546F960A7229377C9888F4BC7B53B9FCA2473F530CA2D5B3DB7FE89C8AD78900A22D8325E7236F1D1A32F07D13BEB78FD8E763B891D696A7B81905D4AEF84C937A29811CD1D2B6EBC3A41C98E9BA95F5960C1BC7EDF944E6F5DECF7A333ADFC12F147D4085878E32F5A6472074DA9D939A9B408526B3E381E8251CA7092D80FDAFA33981AFA339FF40633EC4E6B8056C25F131AE067A5306B73AD610DBA7B2AF8E30E2E19E8AE24C0AA09CB23E8BD205BAF686BA7CF3F3159D88B308FC9AD4D",
	mem_init1 => "3199D3BB11C84F94180B4457918E6C1101F04F4B77CA5353E77ADA44BF956F9F795FE2B5F6BD52B4FD3E9E5BA1AA22C367148FBB7DE725B537C047E7BDFC17D46153D1B703D8D1AACA6AD2BCCE8BF0D18541BC3AD11C0EBA36221E27DBCE7CFF41998041D3F64B0B5735A14A3AFE98EEC8F31B2FD70C0AC02642299A09C6D31CECF40A4C626A9A873566C832F5D91FC4A43F8376CD4622D38DCE231CAE744544C01D8D4B979AE36458BF70BC6B82189723169A6342C1AFB9EA76084B22C91C658DBEC1194ABF82CE0EC110FD0EA2657E66F950E206DC777556B77A7C717C04EADDAC1B91201F195404CFE7760F18C7C6B50DC37B446B956E65127BB209E76A77",
	mem_init0 => "87C3F75C0914934AE83A497E2D77F32689726379F6B9BC571B136D163AC78E85EC37B0AE798617D46227D09F70BF8E9091D9A324052D5CFE180EF7EC9C4748FD640E716C2461B33D7DFEABF8C1FE818E16A7102414DCE0A2FC525A086A6C137829C4827EEE10EC34F1E5F8A95BD511B04B2A8ECE5ADBA0F8440C48CF883E4EE09C69665B3F90D2922236EBE691203775AA8B53C0BF338430864CFF895F9B9F2B52F9EAD342A22B374C5A1FC01105EDAF381547803457BA06150872531603F79F913402E573C97226E62E685FBBBF21E5FA4E5014CE5D9FE6C63412A1B0E897EADA4FFCEEE157500684001C8379E5B00DEAD7DBE9A229BF6225D1D28C7EDC45B7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C18711F4B133C3E470485F763F64BF2207BB5C0411C47986CD5A923B9A1DC7A1AD28C7EF75A86B58543AD73009B499B7D64B8D6C7306D40C040FCF2A3750A6280BC3051700CF1AE5E3B6E47016D56DE26F091FDF0A8D8F3A256BE7737FAC8F804C84410A8B6A99507D04292FBCD24324F40803C58E63F8EED20756399A5FF377F103ACD6F7B592ADC06D828C60EE7ABDF554E257BC9141FD9E961477090987287353107FA7E7935061FAFC427900430C279B605EF03897FBAB392B199B85ADB5335C7B07654A97FE50E009696AA7244693F946CB346CE39E9626E3FA05D04E5E5BDB0AA18A6047C01A9C3C3140170836639D4FA229D2D18084E367E7905ACAEC",
	mem_init2 => "535B4A0E96AD0DE42380C27FEA97A30EE79D074622D5A8F7E6679BA4F4FDD945783BBD2282B1824842455D2BC384B1AB42E9EE232D00812783C4F47DE636451CEE623EF3330B4DF7D2B4A2C55B1A1DE32807BFFB1A8356CF33B01B4322E1D713542AF995632A979DDB4FF33EFF75DA8F49C0E70B1EF9518338ABBE7B9EF23E889624B29A577E78B24EC3C74956BA9BB207E9905520513B32BE0547C18962F9EA92019BEB508BE7383A982B67E0FF62D77FD2D4C243B762A8DC04930BB321D71786A2A927D32106C27003F766E0A746BE1A468424975FAD41B1AD0E406DE5A2791364ACD22BF1AE52CF6FC061E4DD3E54A92E5CC8D74751D0FDF7463F01C1E944",
	mem_init1 => "401D9A7358D9B9E2434E0DEA2E6396DC8973C6B0E9A634E16EBBF0C0889199CCE9B47097D2D34BC95693D459307BCFC10506E1F25E321DF521E31C551CABDE45D579961094DD6653102B6C7CB283E8282CE23DF723A3B5A82A62FC1896FC3E90775857D99F9B657FD6FF0CB5370F142900AE0B6F5865D1664F2B67A42F672DEAC18709898CCAECC4578E0EACA8A51BD731F4BA5F64B26738A0E3F768E03C1E916AF1C005B5B9D47479966A121CD7B2BD7E20BC9F2194B14AD05A8A23D92040639E9891B656B7D2D396FC677412602B99271380C321454B84A16CD31D65DE7F8AC966CFB2A77D05706C4B2EEA114079CB612368564C1434A210C94D773C96AA82",
	mem_init0 => "9FAEED23D4DFF31D1D68539FCF5A9D5DF0E5EE1AC394466798295DC13C5CF68B5EAA5C1ECB7D9ADAEC0FAC0A1B79D994A534E9D78014A0E3E0AE7CE275A02ED8557B1061A1AED3A657BFBB8ED080EFD4AB9E21ADD3775F362D18A34CEA9EF3DE26C4AA0F6EA30E7B0F8A0924C6C2CA11D4819309B467F795EE3677E8A73D6263FB911DFDD72CEB4D866E628EFCB863A4FCF2552FAD4153AB08C51A72A64B0BF030E9E1D04D92CF7A90115BC990F00552BF1803B0EC816B28989FAD10EE64BE4DE7CA07344B4E2490BA18438AF70765CA959119B69D1E52CEFE47D9F5AFE701F6A3A3317A0A5DCA3F8C6D8B70F9DEC542146A6CE39DBFD0B3235EEB65EAB1D9E6",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0A1D740B48304CE8CCBE777183E334C970EBC798796349E27A469D37C3AB415AD4A60BB9878BB5FFAEAA9D400F8AAF758E5A86D924382C937332FB634ADDF863EAAC4510AA1A18C7779FD778E06C6043361FB515035C0CB3B75A854F080A4A4F50F2BB2AB6D7872BB6D656E3AAC1946CF08318B0F1C8ECEB97CD90FBF71872BDDDE088E5E3E6D984826081A30F691DE52F4A030474A0FA3A20819325198497FCCA2149DFD1221486F19756F7E842F675F90B726BB49CD0A58F46F349227644AADCB53209B02FCA03F25BE7940D4881D056E300B205E8DD8CFB72267CE74D0C310E3B68A141B5665CC3DC690B2A8FE43B96024190F128B78A7FF5A2AC5382C2CB",
	mem_init2 => "492C8C72866F53131305C160DAC2F4397E1C25FF2093C87FF78F18595745F66C3A06A74F61930617F6287F9EC90EF3694220015FDDFC92088794139405D1BCA3B63797320A05C68BE6B554B7E3A1E27DA96F3FB3DEBC6DDE2D71960CD27618AE51AFA17B182C8D9EC25258EB477D987E91A6E9DC2E029AAEE50A533794E857596D9AAD57A11A6A83A3691D18454081DE5B23641B606A423B096CABFB28172617BBB27C74E4D13D76B763D0F5D847DB8E8BD44C11F4A0B38890574670DCFA7AE87C8B3D102D86BE64C6DB4E70A14F0EFBC28900AC361B5B6D4724F8DBBF4B77447A2A10683D5D669F679CE92590FE8D1E652F3BFBFFCDC17B86C661E4073DDFB9",
	mem_init1 => "DD5B4A86899EEF864B37DE28970EBA86FE78567DFACC551625BD90031F5ED87C1CCA14B499C1B849CE66F271AFF49D507DD4C9D903D464F5E3E39BF81D8EDB69DEE5DA8536EA8A405743C7D473999FF3A0A20F071E8DA4A9898852375E83248955536ECFEBC01B047611EBEE0CDE3AB12056411DD7625A961612F169C97B12E28F8169ECDE6ABCB5975FE8C50CE9E0E40F9578DEEA6608FB4BD66ABD6A48728EC83737161DD5BA839D07C34B08188DD5909ADF4DC1C12FDE04F7C220895824BFFC28BDB372F024C36C206F7528E14226723446D3649FA1AF9C40BFE98FEAC3813E675103CA5D6035B0E6CCACB1BCD105E1BE419AEF45A70D36E6401633317C28",
	mem_init0 => "5BC3EA24600AC07E12FC20E1AD31B7B07D8C8CCDA578A37AE1BB6425F2FA344ADAA6E5E9AD3D6594D382D990D3B14DE2AE65FE39DC443F7F8773D7B8E0880E5D1CC0E1E2F436039EE1401EF0A03CC9D09E83A6E9E37208A584BEAE9E050D9CD54D1521DF8710058C07541F05FD2B3E6D4779457EEB2223397236826ECEDE08A3FBD3DAC75C969B84EDF1CC8EBD50C5B5CC71185BADFC85CC8FE9622C04D4E46C12117ED1E1C48112477C8B4F621DAF0F0F1E85CC78D347352A9B1A1A3EDF51EE58924FB8817A723BADDDAA56D7766948A2903DA2FAEE549CB2B8A151AD3F71789CEB8F420C3B5D7984C65926B2B71562035DA5FA56950891E553034338134BD8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y16_N30
\aud_mono_1~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~40_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # 
-- ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ 
-- & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a38~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a54~portadataout\,
	combout => \aud_mono_1~40_combout\);

-- Location: MLABCELL_X34_Y17_N36
\aud_mono_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~41_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \aud_mono_1~40_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono_1~39_combout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono_1~38_combout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \aud_mono_1~40_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\aud_mono_1~38_combout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\aud_mono_1~40_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono_1~39_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono_1~38_combout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\aud_mono_1~40_combout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & \aud_mono_1~38_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001110100011111001111110011110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono_1~39_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \ALT_INV_aud_mono_1~38_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \ALT_INV_aud_mono_1~40_combout\,
	combout => \aud_mono_1~41_combout\);

-- Location: M10K_X5_Y40_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "2C873C981CBB16354ADAA36F5CC7EDBEC229E61102D5054CE5992EA0E4BA5938AF2AF8080F275B9481E0A0D29CB2E0C8AEFE72D68926D4B4CD6FDE1B3DF50847E0DC3A42B53A0A3159091C24D0CD3DC98DEA3ED1F48B6CBFF4E05E175FD8FAE84A2740829F4370D94606B2CF56C45E72EB09B4073E23CD51655EE968954C6215AED0A6FF66C3956EECC4DC7EA13BA5DCE635950913EADCC455B5D2892D6DE9B347188B55719D29A1812897ACFAA0231C87352DF1E96F583614BA69412AABB0609D04696202E770F3128C2E42915CD7C24F5E7FAEC84E42EE77878756ADCB8CC5D806C7612E530FD6980BE655F64A38A96587D4D5BB1A89B0AE120F924F6DACF9",
	mem_init2 => "6E3DEFBD3767A813C33F277AA74E2855108ADDED33DF4B25FEB82357F538A00BAA8D8BB1DA71D7EE4495A8A792BE3D1CFD7BE3E57899C369690F291D068FB25B506EAD673C1C987EBB4D1BCF2318374B1F6C39AE48C7C47C923D05799B1428A5CBFFB8BDEA8703640D90DE389EA4D9A1508675E40ADAC893FED73821A3656ACA6C001A0DFB29E279476ACD52C0F18CF015E46E0F56E5305E1D64CC43692D75AA61143FFC746B623F2D045D7931942EACC4C1F57C72664808EDA9D72F17BCDEBF6DF812553A7BB85651883EBEF1CA7EF7E9264D129296FAD48CA796D2AD9DD08516F0056D0526002B01131792275F2E4C028DCF7C3394EC8E51535325CBEF88C3",
	mem_init1 => "B652255BA4576FA4CC157C96382BD465EAF1956B54BD048F908AB528C517FEAD7FDF4337EAA12193572CCC52EDCD645ACDF07C022FA2332FCDA4099273F88E950F2BAE0497F334D78015BB598D6D3392D72B8B74259B4B5CFECFB5FBE5EFAC3159E1379DB2C7EEE7E9B23CEB0280FE9ECCAB12206225D487820B64BC64ADE1B585101C71CDD3A65830B6387E3CC647E888D3D1065497601DE77672BAA3C774E2DD8F3C98094272514171463ACEF75E875811D1A3D17AEB59F34AF77D78A6FB30CBAC606AFCA28A3F07D9E60991BDD136CA264F0B4EEE38F5FFBC1F99ECC758112396AF55F9ADA35F95B1004E74192FC12A415FAE72C87C9B5B87A3FB0130A893",
	mem_init0 => "431BF603965D2A22DBC24478F8E0C415D49731DA4AEE089F341CAE20FEA651CC1059C7282016B2732586AAF9F49F4BEF2A7C5F078E0AD00861B5489B2B7EF63FD8979F5AC9C44783B2FDB3FAF6F11281B11FA9C68168D79A0BACA075ACE2770CA83A61CFB41D4215A733613C0A2D0DF5A871B1DE153D672B50A93F17101FFA48F24F2616F210054382CCAE613330583A5B89FA2E177B978F833F978AED8AAE809A3726A3B89BCF61ADD65F56AD6E0ED2B1C4A3F6A5C08C736816D6DB749F6F59561D79B773D3B5A3688154FF19E1E74C1A57EF042D472F7424D88A71756E571A0DB9492E9F5042CEB59EBA6F346B1362442897E61FECF78DE0B6E309C6715370",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y50_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "15CBA95FF520AE454894C0BD0E9F51CEFEA45EC5EF1E2EDA9D3546BAB4CF3F62EDF7DA85C7A38AFF72084633B97A1E07D65FE5F781779D65340E0F82D9852A1ACF1E18A18C9F424C40A36DED390E3456E285B6F67963FA0BA70E9E2F4C6AD03C777638D2570B8147D115F9A01D851E3F9FB090C7F8DA8EF170870BB348920C62E962D91DA13675C303D03FE646F48D1C2C21875B630CB42622DF89F94EE5301AE426A37BD39E9D15439FC6898558BFD71D3F74BD6303E45A0348251AA134CB2C72E79127D8F7161FF59E6DF1405818A72ABF55225BC0B78A0FCDF42B3F55FFCE0B76FF991C9E3393E9E1AF803E31B387BBFE2E2D5D1A657626AF886F62D1D74B",
	mem_init2 => "1EAEB43EEEE69DEB0509036CD401770278FA628F0E56524D967EAC5185FEEAD7CCF4F9A06917526520616FD8F99AA810E127D97D0F6B0BF3753EF5C6BA045F3BE4B31DC824D128C074B12F9528CEC0C413D94FFFEF1864D5CCF1E861AFE8F30E0D9D129A5CD2DC30D88B4BF949178688DFDB63690DF15DA5B6A5E0C3EA7AC76B56591976942E4F00C50C4A3BE86E85FFAB590481281F679C6DBD804771C1FC7F140E491A331343A8CFB47EE5AE337D77782CD9E35A906E33A294C12F6A2F24F9ED82C1E43C101FD5E7369DA935B5175793FD4944E04B3901A22AEFF8F6F75AD235820DCED87D6D9E6B692230EACBB5A5757001D0524A4E71DD045FEDAEACA627",
	mem_init1 => "BB2680683EB86A9E060CDBC70DC6219DB227798084678A6AC76A2B04477BB9A5E2BFE044A917FC0D23D8A8FE426F050AD33A8AD903DA43AC381E8235ECCD48391612D5E113D242AB4672B7B842E4695737C7435537DEF00A0066DDC8475BA8D7A0FFE226B5F23EDB7162F8D21248BF3547E2BFD62B4148F415FBCA06083EC4029D5472B3612AACAD8B51D0E4AD76278EB47D2C78DE4892F5E19789DF24EE65BB1E615DE1826BE09F0228AEF96DD576CD9C9F185F9CF1A36666CF46E41EDD679FE4D3142F358B032CBC8DC5E4317E3B4D90DEBBDBC7344CB4D101392B5ECEFEBDFC6DF2FED7DDB16A7744B385880BF47E5694E0ACE661C218DE2734F441AEB4E3",
	mem_init0 => "A1E84EC96A206D6DE5AA0B7C5A900F46EF1067333B89F5AF76C2892CA87C5A60A3575C9F04523B1E99D61F21DABDC97FDA1A934EEB5B5F77C063718B8A87C722D25CE65C14FA1AF388B76EE190D2C017938B18DB01D37E6FF48CB14666F25D0324A32D7671453449BAB4AD2A7B971F2992DCE4DB5FFF3816BADE214DA6A0825D987922EC1E96593A5CA146E9E4D87AFC5FC5395B066B673883ECC21B819F4AC88A42CDCCA564C4857D40F41F6F696343E2764284F5DB6ACAE129E37EDA18357EAB72A638B17A18D435860CFB983544DAB9CED23E6E346F678C5943F29843F7AD551CEB2DDDF10C92C87AC6C2AA6ACAE5986CBE6A3D22494E4B31D637F9F64777",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y38_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DF71E83E3A740A369811262C8CB4094B854B2EF334560CFF5BA8796F67988EB9B8AC0C4A6932C7648621FE65BF6E4D4760F914E14680898F6144BED9E661B8D8937809DD83E4E80BBF1D3628EAFF996384CB8C0B169D30150D7D61EEA7B51959C9E393CBF2E07F322A203220264A467578F46DCD8BA2C50CCD72C9DB8B75F5EA712F6854FF0BDFBA578CFBAA63AA6135AA34686FE595B594B371E64F35E72DFAFE699D87EA48E6935D39AA0412772496F7BDC3CD514BAB10B4E4945B9C022402F2602FFB20CC70DBB6828CCF8DF615AC2A0C04EB56BFC2EC600CEFA02ED2E1CB934BD8226B8205F3E11B096C35A4DC3183E78B4CFF64E5EF83146014D85233F1",
	mem_init2 => "E638EB8799526C309768B97AFD646A1290A19AC59CD395B0F4C45711F923F08355042B528C82598962884AF449956F92B29CBFFFFFFA821EDA55B1773844D229BE749F0C2990BF9D730B99B34D924BDAD0EF12E6B57508F42931D77C4D632068C11FA768FABB9B959822A0C8088F11EC1FCE393CD03CA0BC2127F259516A20F03154AD95E816E937086F8CB7538564BB1C7679D88A6493E21A999D983CAF5F93F4FF468F23F628EBA4FDF5EECA687D41D24179D8BBFFA759B014E66C9B07A17D88CCCB788D5329D53F10F70065E94607DD9766382CFC0BF44420A35EB96F36582257969667073D06AF39C42BE3963699E64521A9C5BE5B5F1CB5F88472161AEB",
	mem_init1 => "4DC7B86A6EAF1E18BE24159F72A4DF68BA41AB8550693677C3C4C9BEE8574B0D1A7CDE09AF01219CAA82BFB6CD03879CAF47524F381E82B05B63B83159C92FE41561F4010B75E1D55E9281B80A0486F989B33873740151F18FEEBF30A7E551A39FFC22782D6F38E120B7FEA2D902072D3B3221525886319B60EE11E44A3B2A84670262859424D3E42FFFE90AEB069AC51E74322A0005B0E5091AE69944BFEACECA63F50C1F4133BCA8359DB4693E3B5E0BBD7F8A381478F97FDED842CCC9EA22CFE394955557DC20731A921D8569E002E9CD5E4D833BD9488B273BE177FAE343F57BC33CB32B4A48B5C8A6844008344B0C12A94DBB26532721BFD0F37C2F8D7A",
	mem_init0 => "1DCBB78C0878FB56EEA34E8C754FC47EF60E7E28ED8DDA9FE14857C03F83E2F69256FA3130D7C39236A65092B0F656240BFF2CB3A4AD9335399E2FF7680BAB7302D8A54B34549358AE72041CBEB800EDCC1EE6AFC5503DD7408AC5B3D40AD33FDA1939056EFEF1354E3ED11FB2874734DEA26F8E4E5862B20069E9E62F4C07AA96BA0B27FA6C484742782AA79B3D5BEB5E29C3AAEB3115592BDD1246DB6B0B60F5644BCBDC33BA013F87E209E14E383C983BC389222BEF00518B6AD3B91916084D29EDAE9ADF9A105169E7B90B76F745D21B767AB67A0AC58A127EB924FAACA8AFD635AD89E786675304DAE87FE41094502A51F6D1118623B38FAA4C8FAB252E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y38_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000035C0233945768644390336F96465AE2745C6D210BE012EC3202C0C55FD8A3077CCCFBAB06F57080A54885A29D290FB76773FAE89DD309F7ABBD625994A843C6FD603B946129768987180281FEA5013FE55A32E649BF8175DB3BD56",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y38_N15
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w6_n2_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w6_n2_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a342~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a374~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a326~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a358~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a358~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a342~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a326~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a374~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w6_n2_mux_dataout~0_combout\);

-- Location: M10K_X38_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "35372BE7D202EE6652CF7D6027B0A0F4330A648DD4503602E2B0DD297A963254826AC51A31D58B32A9D7BF3E9D2AD674EEC40FE9CDCCCB3986F08F78287512409A336DC9BCD8C6DA46CF207BACB792940708FB1F4385C3DBAC401CD27711F23BFF7E6A47B3F3A9148EC63A6882A64546B5F070BB678C2BAD3736B9CA8185F48871BE3B04A42A7140E73F4886BD17942F8B728146D61B94190BB89F61C18DD69871F357D1EED71BA344B7FF3945785DE30AD2518317D7B13D133AC4BC13FAFD276DF83CF6CCA0B6392B464D28772D183AB89FE56728307EE4AC8D1D45528C38060E84A8BB786778B95502781234C5DC7541A32C1E9C599E3EC617D1344527CD51",
	mem_init2 => "FDAAE4DA56140BF64FA6455A96F3C68FA4D495B20DC147DDAF9298D785D464B84FB6D18DE5824C84EE3C73C4342424A14C5CBF1C54A9F255379930A50F315B95F74B9CEBE1A605D097A3817B75CB6F2BEA27EDF55199777F5406495E884152BC6B67AC985E0952409ED04858F492CFB7E5C105F9C943A454CE88C53E728D8A57DFD1F1F32B11D75783D1881E0F8E705E75F3588D1467FE1D3924987686666067AC9FF121C7F0E0838FCB114C00D7F75D6F107782C483593918292599D0B452CD4A09E2B4AF47A6D6EEE683ED0DA78D6CFC9EB17A5582D3BCCFC7146A6B5FE562D7F31A6ABCA4B8208407BA769DCEB4F44057D98FBBAA664FC87D0FCA5AC06D0B",
	mem_init1 => "F5205761B4321A85FCBE347B2B7014C5259CC8DB39B9232950BB1F28AE5D90282FD95EC75BF279D9EBBDE6E107D739F5E9508ECC14E83AC7F0C5FAE6ACA122DF461FE827E477BB175309CBA4BE8529DA50C584343F99EB45712881470973ED3BD21B6F3FB28957B2DDD8486A460B2B195C21BEA17DDA6B19AAFA65800846B8EE69E6495681D7208DDEE7E0BA580C2D4FF424C07C24F3197EED9E596C070D364B50E46A6D31B01FB184628594DDCE8323E6FF2EC073C763B32D13FBE59B42BD39557C3449ABCE982EFB0086F8A7235335CE029B92E7CDAED39D8FD8BA7131BC39106A0972DAEEACDC60140DA4C97E7321A3BB5940B65EA2ADDF71C74A85C37F61",
	mem_init0 => "E027BC92385332E441A5A1D5164C495CF94A9518930B6747BC09AE0111C6E30964652705425BED626ECC1E0163FE55C494477B313955C4DC54E043F521388114B55633F63742F9C7C9F683406351F06DB26F0B82E7D4EF0EB4CB108030BDD8F224F85F932F446DABF799FA93FF36F1F84E0B68D6789B009E21D9191903D834C625DF586D1B6ABDF51480C29DD0D6FF8A786DA1C90EB6210DC00996338E21C15D9A66A02179D8FC42B856AB464772EFB3780520ADDED377BB23C305125FDA5B8D048D9B884E6374E3EA94BBFEB9B98A5C407FB13BEDDA3E386F5350B9289C49A6CF0B9F7F3D004CCD3624947F7C4C78C5E25DF5B24E4D634F5A83F67001AC2A28",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y46_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E7642B963486FA46BD8696CABE47BB9FCDF9E137B3356D409CAA5BC6D9D9A38D51210C035390FC7910FAE95C46E4FCF9471508C0D42DE6514BE52D74CE1FA7D5DA39ADEE350D1813FE1182AE205A77D91EBA8B3D7655499D0508F429BF3F0297A142909757FECB09BAF13C07057BCF84C4BF3B3A6CBFD179CEA07445A2B0D44729931D7BE934CC522FD0573DCD76F27F1163244F17662CBA0A86A140543743A87A78E798039B75CC3C8545934735BE59A7101D2488FAE972F25E8DD80E6421F057B6B17173AE69DECB3A67A90274A633E282AB9BCC08AD44A9DE19091A4C8D1AB2AAB1E9026F2E1010E794C373CBA11597BE4D814559CCA4A2A8FEC8E373A26B",
	mem_init2 => "35DAB36671B3E974881342667DC3DD42185158E11B63BC38812E42AD65453F5D7FC02E1EF818C7E88AAF437A9DDB76631392523C3D8443E462415F0327C7CF992A887E9831249EEB3D8FBCDC60B7410983AF97D03274BA63EDA50C3D741111301679F923AB2A1F2910F8E2D6E34515A17BBEB9B6D83584F226B88E2459A5BD4C1F006619CA6F172C4B27874EAC7FDB60B7B59763E7B0669BD35EFBB06C99A9212CD649F9EEFBF7CC489D3C420D2839D1C16D06F7922C9C79729D4CC81EA562E0A76E20CF644D4B9A8738E942EF36BD6D70C4A41B4873D3572BEDB013095591EE8A1B2CC81489277B8A8805F94B42956B1E39A9C08ED0476CFD4C37F25BEFDE3E",
	mem_init1 => "1A7F35D60A752486F0B6F31EE60A66187177F8A516024FBF8C872FB68559665FC6C99148FF1CB68595D261F34E50A60B5EC862FC6B5B7D629EA2EF52ADD25E123FB026ED47E0CD726B8D1ACE160BFD06617A80952664308E50C1330545340C5D785F737EF232CFBB0C02E84EA4FD6C09623FD4710AC84BA80D25F66A924ECA282554CDAAFA41DC3449A3A90C3A81772135DBA657B78770E663249C6C3BBBBB657F89560B2EDD576E589BBA2D2CC4074C13385FEAD98161D11A058575501B77E4B602A7EFA7B616DD521ACC22BD6ACEAF4F2F80593FC7BBEA10E3BF10DA10F99755F1092453340C2C7FD1422216B65B7DA1BD3A9785E8F560A6AD4A29BCEAA4D4",
	mem_init0 => "769EC43E0BB4ECEAF5CA9CB1D1D0A4733E0C63B9E65DF22DA3D6A878F3B2ACEE2349A24C4107799BC825A735E0D124B30AF8D377EBD324E09B810AC3A10E0F53316601ECBC8445158F2F8E4366E663534255B8C4B755A79B902ED40A6CB3643769989A01D03937DB1F77D162588A84AB6681252BE995EB311F5BFD01783156C9AE52D096DB5451055784729C8FA1586B38A1D1097E89E68F946EF297FA5A1415C0DB173E64C40BA10D57F8140F6C595209AF5B42CD75F5C99BA5B9AA4F3CF7952E48C4B1C2004194B367D91849E714FD8C0502E2C25971CF438B6CBEA38F4AB1F733130C9448D01D4FAA1637A5F5C06DE09C3193BA99B436BBAD213E841C6B11",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y48_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "822EB54D3C9201F9EAE3F18C38EB4E5047CC703E4840CBFD05270C9476D610644F4BB0238DD1250504F4B942D693CBE6C37F8C3FFB30012346DF281D1ED1179825C1F16F9CD57B1FFC307D4D373C562D53E729F66A507B48DC495015DCB21C5F07F53D73309E65F60234EB4DC10E1E1A07CB6BE3E3B18F7C8489B7A8E5CB8AF931758411F2A6E8EDC58170814534076A5996F3FF55117336EFDA94E56FE6A8213A814540CC40C55D2A72CF84A34CBAE3FA11164C1C7A47B2601E3A4853D98D0FB9756E01538487280FB884EB36EE1D154F903CBF9DB482BD21EA2D31586963BD9CC2A9AF8BA7B98AFDF0CB5B2503D2DBD72260618E8D49ED14DAA4E3A35E7F8D",
	mem_init2 => "F51644CF7F1C87555DBE739FA760DA483F3EAEF19352DAF2818F4C2CC35825CB541E7948DED7661D68BA77883B66C30ACD5CA0A55D6D8F417E15C72B7689FF25EE021EACC2181CFF9C6676BDE60E4AD8284AB899DB8C1449FD3AC22ADEEDF616ED57CB6CB0D4F8005C16A318FD27A37C27A2A743057ADC1A252BA6994C949D0991C8665F8B005C8AB0B31AB84E402AB39CE451F1E932D9BD60D66E2306D2FF3759BA4200B5B7FC77C374E9064BE8BC687A63A2F055CBE0CC77B2D4AF915485CF69E10D869D2923EF3F17AA2A7E8A27685926B3067EE64AD8511D0837A2D38A079AE510ECC488947CBF22614D5893725F7CE79CFD46A89883CE9A9137683C0BA7",
	mem_init1 => "6D4977E12DF8AF839453ACB4C8DC2004B40F3AA28AE25AEBA8645EFC363B9B8B785D89D12DA4BF4BEBAA30C361CF3C25EB996CC9E61BA2C8928BA877817C179C89243B2067F9188D9CF80A392A2E9352E2CE6E2DC6661555FC9EF907E3B3A3E888F4A863B8E60C6A29BEA4A5128A8643429A536FDB62F66CD3C940F54781D7D4668DDB144C4D8E017F271C0D5B87200B267FB4DCA5CD4F330E530887B4CAE60A63DCAADE8467A3E97202F6BDE74AB2C84556509FC2257156E43AD3E4F35E21FCA47225B495C4E7568EA85D8FD8228E6A8882391E9D5E6DFAC235FE4958B5DBDD99451FE531E6160EC33DFCACEDCC7F53C1872D07F5AB56E30CE4D48507BC1AAC",
	mem_init0 => "FDCF84A130AABB96D4255BFFA3B89191A4564847280424198C85B48CF541D9C735E9C9582546D1C3C890BA9C31848E395575E287914B6A9E710AEF5699E803465F67DAD10CB1B61B3D1E2A888B4DA8ABB1FC8835BBF1F8C99E355138A02C8B616339972F27D3A8AE518CE3E8B5BD686BFBB0CAC43FC5E8F8468A91C5DAF2B883238C81D9BA68DBDF9C57CC013FC6766D783E573B4EF3063105CEF9C79DD3270CA357D659E7DCC354151080875D8E9A15960EC60F3B5B38F56B6721679883DF5B2B914487388D1FB03DF38DB0275B4FC7741B1412C22C9306847CDB5D0DD9656B19D04C7CC776C5138C5A79ACB5CF0BF4CE315C33E46B8E0331573DB472FD92D7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y36_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "AC30653076DD80300FB38FCD55394CA205B5B213285F267E9A24D746E67481B71C2984C1341E1A043D1C186045B6DE42BC967F271000301CC95EF066CEB66528C92B83D25BB25AE59E2C45ED7A2CD796C34DF56A8D83BE1AD5A7421892613D7E752E75EADC2CBC68FEECA52129E1703761B249495188A61155D61F85A35D25FA7F5B8F67ECF887AB8A6733AC7F3E55B324399B81ECE7B213191D253790886E92C855036CD4B0E36AEADD7A235C6A851C09B5700BB4F9A8AA6A7FFF8671F83B5A6D57DA07595D8AA1632D15E949772D6F29E0E3BB3F2E2E13227165CD1947DBC50FAD4721B1615A9708113546220F2DB2528CB34BAAFE3F423EAEF1F7718ABF56",
	mem_init2 => "8E3CB99CB069FA68E272985D7A07F7EE18F7DEF639ACAC4C06B0D401BD28EF371B18E8E708A05D273A3C22080BE4A3939EB070B4086512FDAC64CD8935AF5BB0BFF28F01052A8291DF0064C81DD321A80CBD41B89EC4285D4C02243DC031FCDAF3FA9C17872F04F1A643BA2065E8582F96771FAF56A0F3ED06F2E9A5F0F59928EA6CBFA675C7CDFFD30971E6627802C63302D7AABC3F12456A978E9EBE5F2D1A4CB320CD2686822F0F9EADCC2E4874231830169FA50D170BBE180F78F1D30834426568C53AB2DC5E0FFD81B7677EE9A232A0C30CED46200B597E91E1F0D1BA0363E73EA3EBB0E3EBB81CFADA7579A42E39DE9DED2502575B7897F00E6F538E4C",
	mem_init1 => "24A3FAB35F9C4BFBAC8D18D4839B105AED17EC67B69CF93C492D6A1BD93526585F2519075321FB675F3BAF2C4A6B32104C22B482A2CE8643694D9D35064434C052005384E14BCCD388BDDE481B4174CD7E7645414B7FB5CC86DC76E1A3E35E39A5AB2CA7C20B972DBF79C7934CC3F59923D497F2D37B3FAA0BA42571A4148562C9EABC2517DE89748CCE51DC3B0C9F286A1B8C4923E4DA9CE00604A9C5B65685BDE00E2284D9894A277DBDF78BEF5DDFD2F8C62DAAB43A370CE0B6DF53CBAAE75ECC628077AFFC694F3D45D0953AE9AA513391ACFBC1EFE2B39C4838619211E00C76DACE8A0007BC583EBADD300BAB9D821F36DD7730DB1CC102EA68643BD00F",
	mem_init0 => "B3573D124A6826D1AF7639286BB8C5A73328002AAAAA06AAA9630508A683FBFC219185C325DA61DEFBB41D0FB403EE07086B7003207A2C1FFF5C7D6E80E588046198357074F2E1CE43E4E666FCB3FA53EFF3CEF05D72A6D08997E0844923BBFD386FC0983DAD4F557F3E426914ABD9256AC34485B071938168EC92D357ACCBD872B062D9B6833488616A5FCA40186ECF80C71AE5D14A1E1A723F0121195B98DC6A75B581BC73AF04FE32083E5EAD79C998153C8A26DC364C533B520B71AD94B9AA64355F61B733D4D016DED0B5DD0BBD13A1972C4F15470681B372B9812DA809F3A518C12359CAD08EDC3FB69D174CF83665C89C81ADD076CBEA51B1A8C0A376",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y32_N6
\aud_mono_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~37_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\))))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\ & 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\))))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\ & 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a134~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a166~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a182~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a150~portadataout\,
	combout => \aud_mono_1~37_combout\);

-- Location: M10K_X26_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "48B1A99BB17BE1D601E3A05C9F2972386EA25C9C84E17E22D25AB911EF3C746AAFBC81ED7B34C93ABDB7148B3C10D55953CEB774A088A48D8B4268F9F2D908E57DF7A1119912DAAFA503717249247C3A8E2F147BABADF0F89F0B5BF6A9D78FE1228E4534664FEB6252D40DD9861DF89F318F5B617D1620B465270A327B7C48F210916F119D3BA0D2B17858698B3F0953920643F45DC01DDE06D73B4F8BE147C00BA2DDDCDA091B83D61951E6BC326A39DF7A3697DF97896FE127BD5486F6352A0688D4089E484976846BCBB598DCCD5ADCF31E483A79B5AD2A4F3CCE48DDB02F643FB6951BF480995EE44C220185C8CDF568542AB34185CBED7D28925E72DFE0",
	mem_init2 => "C1D62C99D1BBA7B438465C46400C0C40DF85594298DAEF88C61F03DE5FBE372678E07DBBF36DE873399380E3FA8A705928F61B9693F2D0D2BDCC7E776021334454E8F332B66F2B5B37ABAE3E3954BA734EBBA3071E5652E281BBAB7C4BC4894BB5AA3F6E0288EED9346155BC8186EF6FEB096829593A7F39C4A663C810D871038CB946C04A42003B6442C1ABFCD3C62A7E8AAB9E9CCDE8916F2328A01C559B2B2B1864CA55F37577BFC3B5BB4A177FB4B32C0EADF6801D46110A95464F288B23D0EBB7BD5D6DEBE8BA3511DF08BD9B14BA7CA12DEF2D09727A27937F7BF7A9E38A2BC09E88CDC1EDEA1794A1EA1CEBE8643983EBD52FD8231A50C018BE7086CF",
	mem_init1 => "F9B67EBD0355D4BE39A204087AC93FF82C9BBBAADAAE60BB11AADA116A635F877DD394936F9BE220EBA07AD8A84EF9FAA5774487DC3557BC3253828A26200A8E1F099942EFD272B64533F967A825B5374EECCB7F95472B21EAFC29847FF84DD1B74E2E3E9F325C3D2E4E3235541D1674665E33BF94E3C918FED948AF81D7846228E640E59857C15ED40E9D31FC51666C7C9E6C025116CBF3D40C09ED3ABA141CE7616FC22903D92F1B820139472D9B35F82977F90554A71163017ED7D7E98F0A69BF5EE45EDD186EE01502FC0163F943E51BEACC431036A205C6017A445AD020CFB391FAEA6CAAA809940EB6E581E6B059D4BA9E9437F77D42EFC8F1C861931A",
	mem_init0 => "C05650CC0BAF31E64CD5F95510B3BEEAF3EC9D9AD56F9764AA4F39E19E482F5B4CF67C2BD4F84157B6EC30E6A8DF79DD4DFA47F3BC4392F63175F846639E59C8A9F7BB64382D784A1F4849573F31775A6356EE2C3331E5DE390A49B70948271F21D0958845E161929D4ED4A99118396E5EF6FD4FA69F8E0205E74BC55335A8ACF2690605D5F0ED16B86E1C04F4861813FAFC677D2EC84F755C43E79206E88C4C0509E97AFBE5585B1541D9B474E3DF345801B784F55F99D84F7D64EB7A719219D2A5F0B1189B6B0A23834EDAAF8E3A85C70E9B9B491E04F2EAC4C0BCE7BCAFF3E4AFB4FFA345C83F23108433D49CA697E05E4F81A7B54FAD944B8032F90183DE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6FF6F6EB8D0ABBDB10D8AD1185A0DEFB88D4FF3C52E0FB67D4C5525FAFABF4FFCEEAEEAE610DB3440CEFA3386AF55D7A2A2983EBC47FA4BA461DF63ED2B4B30C146DBC825DC1BE6530278DE698A4F04BFDB33296424EFE8527C5B2EC5EC9A68705A573C91ED3EC087366E5311911470FC9198C327DEA6CB76AD92862D230C50AB99B1941792A6C18BEFE12B9059B1C28DA8002357593BE8093CDAD77D39D83920E8F7F256A9646D3C633F52E77EC4E3C6DF8597F745AB2165318D3DE7C14BACD55E21CB52C2E9FB7BF4B2AD06F567F712AAA87089BDA876BDA73618B11CCE2EA86E7B7F561A3E9F2CDBE77EDC9167F815BD4E364079EBAE8A21FA29EE61D57D9",
	mem_init2 => "DC70155CC00FC25430C6BD8F55D13E8297566AC7780C9CABAAAA16EE4F26771BE626C2FB88D4DAB1A5BC371ED8A37F0C406229FF385C225AD94AEE2076D44A3D964F47C5B180E592DB42ABCED6416BD5F9B8316F66A7FBEB95DB65F937E59D7037C357C1E5A30CE161C21092966198BC2CA07356462C58760A4CE31F940CF7BAB409D5C25C5607A4BFD5BC20FC07917F5810CE347F12934E5587647F42A187C2B8F0376151F34D7A636DFA22AF43D2D28BEC2ABAA126D6E5FC243A3D83E1F411DC3E9B86B268553A57DBA64E98A61C5C6BFA3008583B3C411B1F2F6E9DD96408046984C476D92D32311DE092D8903FBABF43BCA1EDE1A6F4D51C8D1D1003CCE9",
	mem_init1 => "7B8405DCB8AA79A39A35260E42E9569F7FB55AA1904647E65931196DD0B2330038458B05B8A79AD51B1EF3A314057E627B9D089EB9304C1263F6EAAC1E189076691D8293F847DC9917369ED880000030143006200000000AA80597C38AAAEB3BCA768072B98121C7920083059516C1A0AEF7C84977C60D0EC10EB177D40C17BD25EBF6FDAA1249C9E013ADA7D8AFB296F52E7716DE6DC3262D4F0435D7AF86638FF2006ABB0AA65618DC8D6D251FE7BD59054C6B4470D0EB5A5B57AD11CDB68C9D4D891BCF182334DFF5BF4B032494086579EA920DE1A0BE2F2DC4841E75A41C65F976661C3793B6EBFC2E0ECB00F852E7C0CDB64E19BD48688D32E0C6DFB573",
	mem_init0 => "52EFF72D0E5D62C31CD3540AF5C4CCAA1969BC8A88DBED9304DE4F9E67B8F10ADF77772303FDEEF353190DBA2CE6636B929C1A8E119FC6D5E4DDC16AC3A27C66F113F26852260B44E5E75C07A36EA17CEE6AE815D7FA45D8145848476CB81F85F85BCBC70329E4512A1926D3BAA32D3BC83739F363A0FE55371A9336653F66518E9110C5ACDE827EBA89CECFA82097C3F90072605672545632CFA187858BE3C8B987D309FC340EA4F7A2905D9C4E8F87B985F67E05A7BCF76421950EDEF12C6E25A3894EA839DBC5952C7E25E5D024959ED403C013BA6E39153DA9DADCF10A1AFC17AF1A4A29FC57FD6F0EAA1B68C86B288584FDE3E591195AC82766F5D4237B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A9E3804C435575F0CEF23328B685B2A196971F0CFF0ADD899DB38DCCA7ABCBC212E70007B1F1A653D8ACF5DE661F344EBBA2B01F194E5C5AC5B601A8F6A01AB99FEBB6F7A040729EDE6B58292BC5900E2FE41C7ADC0C998A4194C3FF386C8656170CE812AD640370D5ECE8F995FA37C8C2F83D2DE5C633E1BE530ADA964DAB103809D4900A1853CC120DB98C8D9A29382293B0B07F81DC27A533FDCAEEBEDB5F54E104F5B35D1BFD4501B10ED6015C64D564BC18AA69C51ECF00085FD3B27E06112B1308EC4C60A6F17FFA11A06F746250D588C70B02FF301A9B6C8E3CC2FC67C9488F4F2FE3BC66F757432C89247F655D9B913EA5932BED28BCB46AC6AA5BC1",
	mem_init2 => "EBC2D256D8DC50A5400A6245C0C15C871F05CF90C94B908C99B30063382BA0B0F9A22DED69D1BCDE178763803DF34644294C5823782736249974A082ACDE2F0BE7E66D5CDE30F19FBAE63BF9BF8717758AAFDF86C39DF0C09DABA1A30D3775D9A19315E04941DCF4E032801DCC25C1580BEE56E004912ECCFD1A740E8282AB175CFBECEA46D5A0402CE5531FEE2D3A7A7905004D47B9C6FE36729AD898CA430D850AF56AFE3E1E45D6D67D6E8959F8D8810F3FF7284BC28D67A5F7BD0DF8027586A4C808AD3F9672B4D22B25FA321D90D0909364B38FC8F79B8F5C4DC8679E23D7C4AE7A814C49E23C39859BB799FE35F05D5BFE362FD529EBE02674F97D75CC",
	mem_init1 => "46C74187A417F187061DEEF4F3CEFE4C8C8055DAA8D19005DB1DF74429108AA75684EF18EA0472BE7E06503269039D3428E8B6B8E515351F55CFAB866E256FFE5716BB4F8CC8F2FFF6F40FCAE9176259EC620440B8BADD075213B7A9E59A474715DA77BECA28FF900789087BBA0E529ECAA8A46EC32BAB7C3FC1D4F0A8D33D94066CB4FE98A141C66E5360720B0207C33FBF8334C40E8C3AF8CB4728B630581FA15AF7B70CC84FA8A9420B910DC206B556E1EDBEF43C38A38F4A462052DAE6FF30B001445151CFF629C16F40C3465257BD124A95A9A194D4444C363C5C8C7CF10AE02688EAAE6A66FE0E825848E81F971225150FDF622A7227E323F8B0535247",
	mem_init0 => "6095CA58A7FF144CB80F16CF4338371E316D58EEC35713BCCEB9EF00CF771C94A892DF49421DB449A6F40B4CE18977F047A43FF58E106D81DF87DA8DE3F06F46697C820675799C3D5E648BFA40F2881AB193AAF9096C56F9630507E2769269D3FD8DB4919D524B4B732417DB234DDA1A332BCC3B04D1630AEB4379E7B55F6C4233B8F166F5E885B01FF30E82CDD15D0F6B5C02289092FD95BD5E67A9DA4ED610E253DA68D036DD5A946CF517C4848803C33CC6D389E545AA5D0E360E1C9EAE3474E2BBC31BB813D61D2F8C0FB25EF8BB0788B125A4AA0F7C6FD24A9D0B33724FA8E2A0B3DD51DDA119C92BD23E856B564566625399BAF20176585FC37C49899A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3CE2E0B33BE27194878C06466B373132370E19961772FC25D79A49B2ABE8689B074D7E66301A4CF9A7D877CE318899FB1A8CE8062E6B05D389798FA26AB5ADCD4394987F292DA8D903E38DA97D496016DAE775834DA4E301C1F03CA90D03AC242D0249DD12EB71E31DB6FB17D660B1F1DB95AAB6D0A37939E5473849AB4C27E0D246A6354CDE734E0555144172D04181BA4204B02FE13E66A01331497E3C919536BAC54614B8F32A2B68B384B1114CCA9A3236F21A8C03804DB2E0C4F3AD4784B16E0EE9F06338C5966454CE8BE513D316369155BEEDB88FA82570BD3D77CA03DDCB5C5E403AD9D447177CF45952CBFA185B193F0ED5D981BC3FE65AB5AB08B6",
	mem_init2 => "4C92F357D15A96A11C97447E42C50778ABB124DD0D9C87907FCB1E9FC6D7119CCF9D7F040E28180054AA245091C7C158551DA00EBF7E79A03A82D3DCE3C7EABEB74DA83782B817BA7DB49F259F249B67E19D45EA5A4E0711A393FB090952165DA4C5B2FF500D0E599316F18DF9D35022829092AEEBD373B62AAD27D4E1F476F496C01C3232A619C781E1F8F3714022C5EF505F7397D3FE41C71DDC872498C77BA9D14DA81ACF0881B38B6D90A3F011D4ECCDDE0F1B1CF5CEAA93C312DAA2B9C562C1395734EC109F8DDDF1ED72EC83E513EFA1B43AE478B527F9843F95C08905C1F9AEAF2D98BCB806A1C927B86460199C13BD77DF3CC1701A8BD0DFA7654F2B",
	mem_init1 => "10FF9C7837E2E1F325FAF971A0D7CB1B4CD1EFAB4D003A543D0D4C6961FDD40C0904F34D1F1C3EBA1B8C566654E8FA1E8BF3110B1FF97F9E452B4ED1BD333FDE83F80AA8EF3741941E5E67AB0D69D8B4FD04E02BD4F82BFB550C038731843A807D2D6F2AE5A67755E79290444E7783CE6E67C4C97522E7661F7E9E690DDDE47704FE4C952D8F1F4B86CC9EDF1EDDDB7064867CF7BF0E2566F2219B4ABDAD2AC4DD467669A33A199CE82D475627D364D0AD183A47F785419251ED15085FE1D677CD07611784045C8564D6F3C66D2538691EAADD33B90FC3242DF69ACBF3ADEAD655D6428E8F97F70469B8800D548C8AF5AE76D82215563AE7AE63D0B60C89F97D",
	mem_init0 => "01EDB450D139E5C2DF0292CAD1A5BF228DA0DC09886BFA786F2E5DCB6C339BD394DDA365CADB7BE66D48E55162DBB23CD5DAFBE902CAF4540400E3635EC9857B42CA8CFE7F811AA0A1F30CA64D28D42EED8DF081B4E3F5F3BA65794B51BFD2FA97E093B09868C5A785A361D4121CA9571E51A27B51B17964BB3B52DBC9DAAA713B4700FEDC9754D1826280DB1A76187A1C419B827767F22AD47BD08E42DCF02AAC42796F8083D966EE70BF47F994FBF51340F7F4393C11A89CA3B55CBD8E0E0BD7E963E2A20BBC6D647B20076BF6A9A66F001CFCA780DF25B4184387229E3557FD743C98074984055ED6BE4B820B6282270D9D5651E69FA248824C65EC291F01",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y11_N6
\aud_mono_1~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~42_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a262~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a310~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a278~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a294~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a278~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a294~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a262~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a310~portadataout\,
	combout => \aud_mono_1~42_combout\);

-- Location: MLABCELL_X34_Y17_N6
\aud_mono_1~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~133_combout\ = ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- (\aud_mono_1~41_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((\aud_mono_1~42_combout\)))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((((\aud_mono_1~37_combout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4)))))) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- (\aud_mono_1~41_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w6_n2_mux_dataout~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010001110111010101010101010100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono_1~41_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w6_n2_mux_dataout~0_combout\,
	datad => \ALT_INV_aud_mono_1~37_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datag => \ALT_INV_aud_mono_1~42_combout\,
	combout => \aud_mono_1~133_combout\);

-- Location: FF_X34_Y17_N8
\aud_mono_1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono_1~133_combout\,
	sclr => \process_0~0_combout\,
	ena => \aud_mono_1[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono_1(22));

-- Location: FF_X37_Y17_N44
\sound1|da_data_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono_1(22),
	sload => VCC,
	ena => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|da_data_out\(22));

-- Location: M10K_X14_Y38_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8947AADB0A459B480148C80CC185F129B10E733F981EEF8A5AC681BFE54716F5E4D906AC46412626DD1AAEDF14039E9DE8F2F0B298624AB495DDD16EFF5D32020BCBD30444BD945D5803AE6E275EC9B5219E2B642340EA6CDE2124FDCEC6E8C9F2E62A84261ED1F736F3BF4EC661DAC3B0AE0176FA6E25E99A91D9A728DAF3B8BF7B7603F68879309A37CF4279ADD6C288B0006F52AF1B4FF3819A31E3926EABF70161B163AE6CA64954B8AF73925BFE811EA5BA29196FF652635B06A68AF45D482BB277BE9F688E49C7245D69AC64416016C5D80E50CEF74910B27829506945AC998ADF840C3B4F5F3D6546CA35C69F2E24BCA64DC3961D661D585D12B9E63E",
	mem_init2 => "113894AB60271C4A3C1CE05178002E96DD364E6F113BAF2F1FC9A0FF1026D1389AC62706FD59BFE960465CD7D62E34B7DE02263BF32D119EC0A9115EA7DCFBAF3665F85B926CAF5BBDFE56D88AA960A237F7E186B5F32EEBAA17331511A3633CF3495AE5CD97EB64C7042E54F512C3D6AB88FF8016B63B94BA96994595325777AB7994127C5B5EED17EE6D47BEBD6D0CEE3C25CAEE25494146F6337EE92B4E94C4542820A2767D112F6C3ED586B32DC2A31EC26FA9844CE4DB7DAA262D1A5752532015289B83C9AB27485F1672F51D9CDFA2258B9734055BBFF061D63314D1A34FD17CCEAC351293AF1A4E7930BB16DA0C4ACC3985403444C518BBD8C10B3AEA",
	mem_init1 => "6C5B91BEF4F40F346EC36452F3F7BC25FCF228674DF68084157848F5FACCAFD803A88C26A19FECD2EE29464EA5F4754C489B5ACC724CACC5692835A86AF72C4E2A6C7C2B584BEFA376CD9954A3B082003F78650297079A760F85D23AF2F2DA1275AA4F2E82177992AE05613EE1D31B2253822B28A19619CD1DAAB946053ACD3696995D02A354C39CCA2CC0BED3587BCCD73B197B674DD7AD497FE23A70786954A92D199B2375B91A104C5E8BB5000DC242CC6603FDD74BA26F1717C7DC48F0747CF32D0CCA406D5E98AD0439A56F1CDED16C3A4DC282BB3205A95D83F3DC7FAF88C0BD19EBCBB90B607D534E242CD13DB7598F4BB1686E0431BB4923F08EB7EA",
	mem_init0 => "9A0483F1B9F617DC1AEC25BCF717687E4ADA316E840F4C158F0BE8E9ACF02554202A124909668362D24E270654A473626BC853A5A4C99FDEB20CC04738C752CDBBCE53D1DD63E9544330509CBEBBB061A34656598F11A4992EA76FEB8E8FDEBF4077B21ED201CE91787A55CBE6D7DBB23944A4ADE1AEC017B86CD7B089E85624EB46E640BF205C1D5817DC1438CEA93F3BB3FA016F56601490B6A60A03AC406CB99E24FDCBA31517C24508BB58D16A1EB60BC2373D86789B28E55148D3DEAA69230D9BD337C24A44697BA5F410BDCD2AA928EA89F2A3DD6BBA13678EF9D332310C7855F2790BB949C71A8C55E20EDDA3DDD000D099CBCFD5B269C11D9A93FC20",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y41_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6F6B3F439144581E4F7A59553B23CF7988F69AB0BD2A3132AD6DFB3D7248A5ED800DD37EC66DE9A418DC5A832BC933EE6F79C216811046E57877A2B5415B60F31C0CEA3472E0D4ECC814ED67C948DC50EE2C8F998EFF4D316E3FFED147F24A3E28E8CB99F9354B0F5242DFF4A40A43CA402E52AA6B9E00B647D2AC67ED4756AE6807DAFB8F2A8365F917C84A0840E70BEE8BDC4542ADCF8EEFD688C0ACA8A15E697C274E44F40C7CDFB94D584A94434EFAF32DE1DADF9542278D0CCD0B33E3769C398D6FA6339C7C38F55CF4AAA90F9DF2A348B5F26A9732E932E1BF185E03997092550D0FEB6513C30DCFDFF88D1AC996991C3469580029CFC56EB1D234A6DB",
	mem_init2 => "B404EF5B2045A142DF223453D5BC6CD984A3CFB6F8F24A7FCD11D2969EE8D89130FBA5A0358FF877AD0995258DC65DB9237859466D04761163FBFA06F83F04DDD1E4C75632A04B3E5B0AE0D966527D06D83CB17D96435B6A8DB447A8A0ECE0B624843DAE6D95DD17B69F46617178A981D951C505BD80C0A2FBEBB0E5FC43BD8DEA1389EBEEBDBF469369B071F9507595CA230FE7DDE4A605EE40DF2F3546F40BDFF7C30B75051AC757E031BDBA0E67E1FA07000866E114D31CAE6E85E2FEFEC8F99E870FAFEE725026CDE38AFE5EF5FA94E25EA9FC2BC232A78DE9FF07A3D2D655A753A5D8635833A7FFA930A90742AF6A4F6EE60736534842E29937B6999352",
	mem_init1 => "7454AE351EABABF82E58323C789703B85E389445243934B9941D75FD71D8F733CE914081A00F0A4C4A6E63244041A1FA8E44C41FD6483C00C3247C4AAF717CC68708C4BF151D4AD18549CEB3A18C1DE9C3D8675BB7816D30CCD45C861B2A4BC0C30A3DD6773D708407A684DB78F80ED5F04C34878DF3B99E2FCE9988F4CE4CA77224E14436F886505C6B3D5D8E15A246600AFFAC95A3B56EF0DBEEFB7D40D848A4E5D9C7C9A5557E2CA9381733B22B06629B1CCA7CCE6663E7421703666A1315147E75F100C1F05156E3495F923B2C833886306531990A0960E03DD90D30BF035A6EC905162D22A1C8A0796E7650E77EE8D54E3BDB5358A90A3F0A41A646EF71",
	mem_init0 => "B4D03C8FB7B14D9FD83DDAEA7016F5395CAF1CB2C2255D2822CB02B075D4020F33BA027BA072A77A9AC5F275DC1229EF512AE973FDDE60A4BBFADCED055404D03D642FDB40CF5A31F5452C99F2CB98C286CCFF59680B69F4FF1A965A1136EC6FEF34B88B3851140EF59E6878792BCD5F11A7E4FCD2CB752CD6F96933509E4331DE4367F8C3BBC9DCEA2974436E1677E62FC367F4B0C1F8F977A7545E0E1F6F2994E752CBFA4B413F61BAFF89531D724A964D97B53841F9C70327573F8D72A7289C08F3505230C81859771EECE5447E0152B7292D6081F7094FF409C3BD72ADC8F7BFDDB0DA6EA7751A8002835A457BE6BD01B24550A53CDCF6E3616815FE76CA",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y42_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A59A6C6B19B035D8A546C7363943FABFFCBB5BDD14B4A5EED173E24B0D4960FE107105309AB8B4F9C0E69A72C8F50D6ECCF2724DC987963139680DF8517E5C09C2535C164FEB71C105AC9876F54935F815D041A5D0EBA3336B55DDAC1D161AF5A9AE53DADE5B1B521827FAB676F24423EDFC2BEFE3E335F2BFFBAB88F2E969BA66DC6FB2CA33E16E695B4C5D3A130EF04C2E5D081CDB73869CE62292403F52520706D6FBEC79654C034C8A908CAA883A16281C0A1B63E1902FB728CD929CEEE98C8987A99353E8AC40D5E178EC96299CE1AC1EB659D76A9E4230631F979FC58E3F75F8EFDD3E6CF339B23F7810B866DAA0B85BD697A4E12FDAE4DAB292E9F786",
	mem_init2 => "65C0F4E630AEA6164DEEFA582B8C399CFEA02D4F878CCAD6E6D3EA71A5657244418366DBC2254D605845DBB5695FFA226CF7D83F0849998F0E9529FEEAB130E48C490AF1FB41982DE07DFB325876F218D2D164AFDDB672CD8F41EC6E5E03DB1C2B6F333A965BEBE55C897502A5FEEED014B102E1303760BC8D30D6E25702DCB32273E5BD074660CA966E87EA116A90F0C9428CC892EB5B3850FC2E64A078D921CE93512EDB6BD110BF6095AB7005B9244A1BBAEF2F46DBCACDFEA7709B74F88BFFC9F821FDC740A3D19766B72C83702BDA73CBFF4AAACD909B9665E780A4EB2D07637C51716CDD3D4E2D6CFE300470F09D1AD8ABAFDB3A64AC725230EFBF776C",
	mem_init1 => "76B46E44FEE820C2DC7C166F19AC19509E0C6B4BA01E0FD9883F9E3C2437313ED4E98624A280DFF66FFF9AC33CCDD087F7AFEC5FD22EA0F5BED21CA99C1586959A055D8E98A34FF47A5582E5C4E7DF23B465CB35F3F3108456D56D9263AAB87D936066A698160AA481C28B7FB0BD5C9DF08810BC5AA06AB6E53FFD912117B45C7EBE4658B5740C09393EF0C5F2EE75A6E28FBB8C53CE2CD7BCB3D2ED6BD1C3C3C15EB5AC1AE78ED3B5DBC37AF63E5FA6471D10E264197A8F1C35242D10F2B81089C4A9B186112E448E423634C27A2F4BA8555C9B8D92E27BEF2EA5DF492957183D353BA054B75AF5391929889AC82796B886212DACF500F68B11B37B534FD348",
	mem_init0 => "0392BA7CFB46C25FB1D2F05151313B1353AEC2267E2CA67C287FFFFC3B0BBD2333CF4E8A68A1B316ED60642EC45BF6B4F0DF2A8DFFBFC4178E74224F947E37C44271DB316A5EB41FDF81DB6971DAA1DBE43FC27BB50A6F8785E9DB714581CFC6EFAD3C33E03269C0920254C743208513D37E698583248BDB15068911FE4696E6F1A55DB19E1C9169D84BB1BDF7F452BCCECFFF4B047C5F4DF2833124FC661804C75662674CB37500799C89B3ED1C19AEDC1177C89EDA4AD8E19C090F92E7B9CB504204C3FB6AA5CB935F7C43CAAC6C2D2E41B8D2EC1CA472ADEF692D6F463BC4E44DF28CDFF9C33298EFA441AA07490E52592DBCE0A787FC9FB3C0BBCD44C207",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y42_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "40BE8F1BFCE0312BFDC179859755009149EF205E72E3F8C8A673F04C57EFF000808C1F09EB47C211D712F385C515A26D31BD82802D4AE8358C9A9D7B5F2AC70E600BFA8722B205965867176136AF9C63D14120759C08B5224C6011F25937680FD75C271C97851259B22D79DC8C6CA63330956BFF7DD2C43EE58BA14F597B04FF5BAA92F61D845DEAAC2A11D128D2E452106787A6A4AC51A84CD1C18C2C0A664163C9DF7F21272F51B784018901EE6B670CB317307D9F959EC1B34FCCE507CCBB2234D8F30CA3EBDB20BB7CAAEC599891AD8E4B2A3D95BF9A3FFBB58742EC112BE60269836A6C966E72F0DD3A5B8BE60A4EBB6F837B5EADCC5AAD2B7122494A8C",
	mem_init2 => "AAADF093F21853CBAE093604C572EF5710060D504178A2809F39F1F010EE76F21D4BDC332183FCDBD326D7585ABE23CAF13E222A07E08B08C106D434B847302C01CF0EC2270FF99DED9424027EF89478C8D57D342663A5A78103397C8AEAA00B0E088B0717DF6D8EA9797A3451D89EB634EF8B24C1CE9ABF99073BF5C67E3A92248AD15F3CE752E017F22C2C3F00CEC66AE2929721D4810643E12E6FE1A23E255BF1ED504B3FA1ACC347DBACEF37D51330CB31CF88FF0A6E8A6ECAAAA78B1144EEF2D8E025237789AC1DCCE01CCDFF4A4ACBCA750A8DD02A2BA2A541BD856F0146D99FA564D55502F1A612C062CB87054A197F049B8F30D38EF28367E32B91D9",
	mem_init1 => "7C5E9A61C6F047D9ED16A433C3471FA54E57384F506DF1F1D005D1984096016AAAF8D82639F275E32B90BAFD8DCF2408659AB3D8746430096E9D4A09689850A93C03711A6079615F8E3D1ED7FA7866FA4E803283D0223C2656E22EFF3C7C903264B826A9A0075E7C781227319B17AA79D5A08C6E3510E21564195C8E69373D4512CABB81283ACDDA0B1FD6D1E655121AB2A3917EDFDCA2057E511444753745E7E186DC98047D5C1FCC22BA3D17FDCD27CE382CF838C8469DF963EA750DF98E814B918AF30CA1B17171EAB85204F434BB20016CE05ADB54917E57D18CCC1526DF7F041BA3A8C466DA30EE83E1346E6D5730D75B96A85F4C187C1FD2EC068BF391",
	mem_init0 => "85FF9665FE45A61FD697F9D810B7255A62E6588DFBD1E67CF2CF744A6DB6C5710113B775CDEE9DBDE96E3CE6BA696C9DBDFB4ECB186AEFBBAC057AF0E04C22625EC9C04F2AE3647F466A293F2B66ED109CC74A757DF451D63CB7863D618C1FE5D3784122ED572A27B242D54689BAADE6F5E98B6D1BFDAC957681ACBEA304B537EF4C6341BB504B48935CEBF3B46BA7C295763918D2AD2E396767109D01DC7CD580069AC0EB70752CC579E2DE461A0FF1576316E7106B047E4E106DED78FE6FD802B968DF13A86CB4AD26A97FE0E74DA01A626BB0B0134CED37D2989DE03A4F43FDAB8FA0C6116DF964A42BC03B8B4EDFC71E4F5742DDD2BB50CCCB4153C269FB",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y38_N30
\aud_mono_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~13_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001000100111011110101111101011110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a146~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a162~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a178~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a130~portadataout\,
	combout => \aud_mono_1~13_combout\);

-- Location: M10K_X14_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FA0E681C6DAD5724B9B16CDC4CDB6952D922578020FA7D5DCE9789850FEDB855441B07B7BEB729A57996797486B44D112C9344517786934A406340B71A9A09AC317B1E7DBFA92D1F26EC262099008A835A7282C810751DBEFDE8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "33C39564DE1A5F44F2175856DF5FCDB38F5662E3D67676BF052DC0E1EE395CAFA4EC0502246F6C009012CADB97AA6ACC91264F3A5CC3337F27380A5C8A4B8FFDA658A7E322B9BC500A292D5ABACA1DDBC8C981728275B58D6F3ACE0BF7D13CF6EE503EB01D2E974E14E45D9E7D63FA64F474336B1F1FD14DE56EC0AF4ED0B07E3CEA211FA4F3E9D839260BC9DCA544764D76A72120E7A3F6125C346AA9CFDAC604B49E25237A7A1D5754B6F93EC7D83FCD593455C6F49493F33BDEAE0CCD9653FD5AD4E7552BC0908C558F20F17752717AE19E84E9AD4EBBD743704C39AFE2D2F3E45FB0371A0A79D9F2DC8DC9DDF34AF4CA89B40A12B9DAF9B32A67A6A70F2D",
	mem_init2 => "7EEFF82A12E43DE1EF147B6D7E877DFD270BDCA0C12ECD287151472E109D32EC00754599F645626016944E1D9B2D2474722A34E46F3B8FDA711168576ECB649FDCFA7BDB0BD26F775EF14A2472AC943C3D780095173B940935061A6304BF45ED2C999D983E8A6657848400A593F80E5CBF58F4D7B2ED721ADBA707E616646625C016F1F7FB67059B4BA0C78BB18CADC2E65C7E318184AD7A9B46E75E5BF79F4D8A7D5FB6BCE500F09A915D120A9F60EA14DDFC2BEA97EA385C742C88310562A987E8932D5D486EEF83CE770EDE94FFE152C767AF1B3FA5DD0B54F24A502D337E80EB05A7C40CA262FC2F5CD34843035AC3C69344684EE25042C4F27788C1B19C",
	mem_init1 => "864BEFD86D41B4E06CAEC4AEB12060E5FBFE05865199CCA92EDCFF3CA4B45D80D21BEA5910BF822E6E63CD02350190350A9C31E4E676B8120E37A09AD50864D45FFA99A529C90FCA93B3EBD0B3BDB69B268D444EC99F4B44F5ED27725167C6963275803562686DFC69BA9C4F7F5B6E19AC55BC3AA2969A5A7E487E48DBAB82B226EE4ADBFFFD55E867E3FA8AC18D31582A14FFD8C5AB86369662F23A4B4591D950DEC9D1E1D092C49560A34DCC38C469515D99594B3EA1E71F601CF911A01C4FDF1AA90EF7F310C8F321DC23773E71D96D68047BD0E1562079431657A62A6E329B10E1238CE40708963B0AD4DC121E72612F039600897BCBA1B40D81CC4F8E39",
	mem_init0 => "B0A8435228AD6571FADC1B77C6FC216F78EACA331103FE533EAD4C00550209019E0CBD9428A1D8DB8A93D109E39A12139E84ACBD0D26008C1411785C212AE55589AA682C473477FBAE3F5F2CC9C5F2274294ACB6A5242BCFC421CC383B8C1DDD25EED1EF6B2A295457CB30392BE7DC13D516C7FB60AD42DC5A326DE21A7A2C52EC92832CB1C6FA897C5DD822C82FE3633959B6CE8C0B00F4AE9972AA6190E17175A884AF1BC08E147EE0107EA99E272952B6A2152EE3EB4A5D367326A848F7FBD407780A00D80FF83FAB4730ED88BB1D7D37CA9A0858FBD1A8DA7B2FB983F9D299040FD6B2C07F686C5785C482F56548C2E2EBBC7317A8590CCADE71A7C3D99E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "11919F0300CCDDF8D5CDA465E400C1FF689A83927CC7FCD15CDBF162BC4E9EBEA405A17414A293FF86728DA3B945E8793215637CCAA8B76628D16068DC4C0D4BF233778ED4B5F857F4B6DA7C63F480677DDA747B909BFCE7D800C6A958EC7F3B63FDA54278EC2873808E69DB9546AF942D11C04E24AC9AF8C31B5DA0BB8A40CC8D09DBFE6B613F60DBE924E15D8F93ECD2372283345E4363A9E1C774DFBE16B503CCEA04C0EEB6305AC0839C4DC6990EE16D30EEE9C127B684D10330428F8D5E9CBA1875C6AD1F374D7416768D31BEC0C80FF144B75C367FA7EBE1578CCBB6A29E8F5C0ECBE5F175BC62E95AA2DD3CEACF504FE5B009D568B70576B870F92DA3",
	mem_init2 => "6B20A2D238414B3EC64D95E7879D2521CA7A6577280C100AAF3D4597A26F09E351640E1695C8DF1ABC99C5918FCDB64BB3D6B70C177CD95BC46A3C606A54C2F627E0B92F4F399A65927775931348D481C6439FE10C9033CE0308ECD646C4DABDC4753E13B3A582244CAA798547631C63AE5237A6F0320DC096AC7B30AF2F9E5217FB3DF7C614E203C17A4DE161C60051A398DA2AEECDAAFF71606254B04E8A011CCF3A1A50DF081A61DC5D5F8C54279256A2B3C63B9F9A8D09BEED3518A72AE972FE630717D21B2750DB3CD875AE299EC6ACB748AB58F59A4BEC6E82457BAFE98C4AA0F0B4628EF8BA0FFB6BCBA243A61DE6CAF50EAAC2BF79DB1EBE76783769",
	mem_init1 => "8DFF4048EF1D8DF65D4295CD66BC439FD15B50D1F311242ADA61FE752B5F9CDDC2B10761139CB48E5B3A14519132861CBEDFDE43727B31129471290D7A72E949CBB7A6ECE88A114A6CA4F214E308DB47F54CAA107A655CC367870EAD56FD98AB2C86AB5FA3D05878165F74C6F0A86E0726BECE027DF8D5C95542FD780B4988A64FB521246408A4523E90C1F5E5E8966F4F79041FF5BA89F5567311F4B6F0F02BAB5AA91AA7E46731E225C215C51B191E9873A5C11CCC7D7776ED45C8507611944A0480DF5DB91BB6C31FAA755B0555D54EC340FE8F43BA5614BF497E8F59A0ECBCD2AE60F047641A5E1FAD1DBF5BC1E9197E77B34ED590473EBE0A5C0A1489A5",
	mem_init0 => "C0F4236DE0748F523758795105760D4188414F79133B39C93665EC32D404C6036B87521AC03AD299EA9D486724B27DB4D92C0A366FA19E44C6BA54A53839CE8E608515D9CE549C4F16738F278313035269FFA66B3842B4E85E85F54D773569213ED9D11D589F1B518FF3D93E80668796D4FAE5D0B9D639820CCA1288C35B0151855E6B1CD0BA05F2551E02305494D25ACC4234D781F0E7E8801EA445125B90565B1B429B1EDBA53EB16547505E9C16B40C4F99C471726B34D2EF45B1323A08EC726749284ACFC6AAB5E6ACDEB0F1A8028876B05EF9477271D346D26923739489B62C5134DAE85CFBB338E74EC4DEF7833D8AB38AF0B4F8721828D7BD79BDEF72",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y49_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "915CC086B689DD574C0E60E869DB5F48B7DC37265CCD0EE473EEAF48C7A9428542B4392B55A9AF05F59849890F7AD380BFD87EE8102A8C3F540F755D03EB27E559BA89058BEE4716D622088D963140F77713C2A984EA9A8B010491CA6D0FE079786B8B111AE9FCA6A38B85FAF336BB83AFF28BD53847EF344DA404F14880F1A3F2C3746A483B05F69817CF6835F2C79D8A513D044A5171D79510716AC3ECAE0BDD90BBA58862277A81623EC75DECBDAA684559B26256C0FA98CB27C5E9EDCB219EF714E25C0466127176219D308D398514AF1F7949ABE74B92A42B051E2EFCCC04233877EDD8512FE25DC7A84C486194DC1C0A61CC92C81A11611B6EE149DCA2",
	mem_init2 => "D1B13177F2BFF453015E4C9701EBB559177629757DF6C2073833B1E27BBCBE4DEF6AF26789DFE6957F87CA5BD93C99149CF80890E0DD7D57C860714113A7FCF9AF8B703AB297B8B50666AF5FD61170899FB19463A38FD3518358F9CFF754C64330F81F6DFA565A17A58364B8997FD0E420A3833330F67284F55E9E176EA86FFCFAD85F5A0D280E91D0E702B9819D30B323855FB8167B81D1A8024E159DBC4F868D15E70D2E753D1F48594C173234AE3AFDBDBEF0C46991DE167EE68CDBA9AAD66937721B31597B47C20135E559BEC10B01EC26BE95250A2AB33C9F4443B86079FBA8EE18E4C82EDE9C34E885D2C2DD2263C6F16B9663B245717809DF40DC9F9B",
	mem_init1 => "8BA9B4B0BC46694E5E2D27A054E1474038CD0A9F1F06BE921B6E2A95B70D52F475864652009AB6475B9EA61F7F03742F464E2FE4D1FDD023ED5BCF5DE6CA9B7DA916F525503B2A48C923EC140429E348398E1B63ACBFDA06DFF210F24AE6C3D45C3DFAB0329809DD0E3DFE924A0AA7FFA03BD658F6B31C05A279751FA8C1839DFC033AAB6B34777F9B1AE7384E0926A64100134F71CF803E1B69F57D814F132B6E2FC854C3CC1CC495722AADD7E17866124C86D8E51867A9183C7B116B490EF9A321188D090AC8CAB797C7B6A8594799BFFA69D0D2603D7903A94FA7B042D5BFAC4E2044FB4E847B901A56A208C413A8CCF279BC1A7C417D477C1EF05F06341F",
	mem_init0 => "B2A0FD7E68D18532CAF2A2B2EDEF51DE70CB32E8869C4A522FDAC2724BB6FD93EA8852FD23550A2D21A6BC794F69E21DB2429F67EC95C9C48FC1A7BA2FD8F6425780B10563BDE27E8689C5BD6041576AF32B3BF4519BF1D45AC12C76CC2B09B5CA932903D7B4C710C27F5CA19AACFBB1745186A87E6D7380A9513725E9E654DDDD92D4400FE3E2FACFBA571F51CAEFFFC4B7E7BC497244AED50899A9299C6AA22C994296824772BD346A3052D975DCACCD1295528588D4A70B177E74944CD63615B7A44D658820DB27FC6BFF44485FFB5810BA4CE4C30F1FB281EF2E6A6271B9C84E2DE9861DF76C9BE25FE3E4141B7106ED75FA56DD08029B7EEE6E890A1BE7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w2_n2_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w2_n2_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a370~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a338~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a322~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a354~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a370~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a354~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a322~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a338~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w2_n2_mux_dataout~0_combout\);

-- Location: M10K_X49_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B53B1D781F1A6C63F6D6D7F027822B4C69F009E5024082612DBF374B72ED020EA332DC168B5662C706BAF6B5DE3898AF71218478FD10E8CCA668F3382B46E8C0B2DD48465FFF6CE604150A511F324CAE5E66C2466C5B5F616054A6E0517821AD99843F53A8DDB81C773CA7825C35685C1769F140C4ED70DA572303BF0307A010500FC53F59A3807B9E34D548E95D137A506082B1C0F3CAEE15AD8EC2D53A365964308FCC18E6B5941319248C2FD5A9130213BC5CA8C4855C112DAC8FFC9886792ABEDDA3CBD8DF842DC9781B48BC5861C4A4ED1DE2DF8E075B9A10D369FC4D059D66618B02FDB8147439C7DF7C5F6D7F1F84041FD566F54A657FBBFF2F2762EA",
	mem_init2 => "B5EE3A6BC990187260029B3A0A9C78A8D4D062B15B1D889B4CC0DBE73056B284C8356655A13C00ED8EC8F5BC6B7ADBC2B3C170B721F36567DCEC194127276D86A73919A7C7EC5CD3844CF7033C9B395AC45E5C34CD236F67CE061512BE309D68CAFF4E5E24DFB06AC091534627DC3914CE983C57293042586A76468B7240371E1CB85016930456B48B654237D1D7C1246BC2B1606D3E2849283ADD33037B94D0CAF7059B8ABD34E95FE1490CF5D55EA93BE5A762570F02EB987EF4121C7EAA85F9E40212D3DDB8946BAEA83C2DA634F95448D43D44FC07E0C8B4F829F0AC1A921CB3293DB6A653DE48BCBB2AFD79ECE8C51E28BBDCD02FB3A8B8D244E8DBFC90",
	mem_init1 => "575A4C4B68F3347BC2A38791E89099AB01392D8A141E8009A7E744F101F867AAB80776B117B11DD0D64740A76FD9DADD2C9144E367DC86A53707A2705FC7273FDED6437C8DEC668BB93630826E9F368F0927F5D38D64F3011226A70AB6CBDF0EEEE25749EED97D4E43209D75AA1FFE4E9486F7628A3E81F6508DA73F1D6D9A94CB9B6290BC77CD97E1598F15CE4BCB9F7928DB9BBC63E26B52F12EE38569EFC239864A0B68B5DBC0F3759CADF189F56B575838277B9AE8AE9EFD7BE8E4A9B346C46654D0740AD8FB38E8D584883DC550F6B540B8215173CA51999BBC97F9F578BE4069D5AE293AD9C105E61D8C18E5142EABC8E5F155CACB82BB86F34487D1B8",
	mem_init0 => "CFDADBC333CF61C006DCED464CA6A2B8FBB522FDEB195810BCD8F3452CB21AC077FBDFBA5DF24124E96B31F525A54614CA3149A2F7A087F58A0BA85522430EB150A37671F6C4E86928CC5892819B1FF25BEE48719C402B810EAD9DE69EC2426A7F34A0B4FE271082CFF7DF245DF1E538B882B3D60CA571250A51CA558A84864BF54C16FF69EC345E013309D3FB2D3C8170228CE291880174C68D3068E5CFBE46DECA632518F559CF217E9A9AE4D514A913062EB5464E8F286F0577A5C37E1195121FE363C8AFAE6C9DD5B962EE5D99D4717BC4041D115326B968C79E1E5400DC51D87FFA1FEB7D51E4CADC7BADB59E0B11A2A8FF9D787779D871799C3A506D8B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "CB6275976FBE534FF04847BA70BE4BFBFD033D75B642F44EE0247416F6EC0AA6D311BEB76B273A4BF6C43BB0E18E094380433BE5DE43E238DC80096BA4D11418E9FFDC4B8CCA48462D563F3D51F79858D759F1CB181D16488BB95E4F3F72C0484708624F2AAFD036D1110FCDDE6C3CEAF14887A90635ED3BAF6C6AF6EE40EB9B611762502C5B12F8BE8F1EFABD93177D15137D9F3F2160FFA88163AA1A73C1C3FE500EAF0351ED29A900708EEB00FA6CA09B88B6B794500A6C4033D3C2BBE1BC07F2E87BFBFFF4552F4465859A37DDBEA0489B4A621B501D22B7896B7A899C37006244FB0408610725A622729850926051BF4745D059B61EBEE4AEF12D65904E",
	mem_init2 => "2004EA07310B5F5417362ABE8B573464651D699CACDFE522F44D22668186C561356C117C732684A81F63355DD650475602AFFED2FCC6E3BC1E6B2FFC6CE863F9B6BD6E412B01EDFFC8899569CCD2C840A75EF123DC652A82716B6DDE75A5D7AAA776008DBAEDE2FABDCC6800A69965FEDBD58386B7AAA94223750023DE8265D9A396419E96B478D61C8357F4DC1D43BA2512D7834B4C9C658675AB649D5FA67CB90FD59F2973BE118632A204F992A32DC15740C10A36A7FAD6C58CAC940AF4405805DE9FCBFD466C65AFF643AED740E8129261B84F577ABFD5F7C2BBBACC1D627782F567EC4E381FAA434A628CE807B60CBAB06D3607B88DFFCB3FB141ED407A",
	mem_init1 => "2AFE8D453718E6BD90E730B1FE44C74A1001E1AEF1D1BF53CE9512172D25C8488E238D4A3B593F8A83564062F4C80BE8FF8031D5B612784D637DB5DE000D4DA14CC3876BF50C4EBA84ACE64FF183626481278AFBC109F93220AD1FB009E63184B6F896DEFB974D828C7A42AAAE1A47AB9B1C30C9ECDF294914068E403C6A3D9D47EC9B622223408B8F31A7653EA23B426091D1ACDE3BC1FB40F445A54451EC39A26C2040A86081F3D8CB562D2B318D232F088320832BB32C7538A82257AECA5E8556EDD6450A2BF8214B9CABAB23B56A45AE8FF7BBE369EA70B98B75CDA53356978E922C767EF24B662CAE442752B662EB93B6ED486EA6F31290E83707E2252C",
	mem_init0 => "0F0B1390FC2DCB9A843E64CD92A68B1FC29E123F5E332DB6CEC10646ECACDA62952928386FC440FF4D9F13FF187DAD120879A21A8DF13F93680BD444938962E61666B14E342B23963403CBFE4A5EDD5E6F37785C31F4E5956C1C4ABD36DAA25AE9F8FD28093C435D96AE8298F6B943CA155A45A59350765100C28C2A91C5F458C894C85689C87A7A30310D2EE728EEBC64BFDE1983F59A82865EA5CE2FD516E1E951BBE86D676C5AE8FBFD1C48A02EBE1B8526D9CE81087AB7551E5FDA7987D2D591ADFB5E6ECBD70B00A7FA84C93E79F4B52C9214806B7908BE3704AF71A2F1709E4A933098E944936663B6F3BC035894F218D7F61CB230E8D0CB36224040AF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "253D2EBD8305291D905462261AE1F9334AF4FBA52F9656014CF0AA47EEAC391203806632EAF6F6108EF26DCAEA84D6DC1E3932D7B69E96AAB56E2499646281D1907BFEF57D794931FD032B96BA6DF336A5E9A303682BFADE53C83510C542346E88E1E0833E6792DBE2F7C2928EF45E30BBB50798DAA68BFA00A281EAB03CE88BB1FB1A2B448BC9D50C9B0EF414053B947DE28170C72275AED74A3AB35D73C12E13101F772A4915C502C6A8AD21A846FBA6820EBB0DF538D6F9BFFC86746F4F9FA1C9439AD46146CA492A1C4DFE26B1CEEA8A6A4182B7F14E4F177DEA4AA52C9BB270C9BA7C7A94F0A74B5BB730215F32FD9FBB4DE244DA371707B1C485C76BCF",
	mem_init2 => "504295A54CF66048C2A19E4BA6E44BF2F686DB6F3EB3733EEB9CE925370434644F1669A0185E76502951187FA52E022869539D8646FF1010C91DA7D7CAB2F8FCC6DD79677D96A04FE00581B8D97C967780F5847C2B3A7FE1C6624F3439CA74068151EE27B9F4B6679A48DE02517065C8977BD1D16415347893798ED3D5C953F5269643D0E7BDCBC3AF499700B4CEB8B0DAA127DB22BF4F393FB6B28A2A9DE7733B6B04C11795EBF9FE4140E2E4DF0C5DF1C9149D94C5DC83E519D13CA4CDD144BB7C227E00C2A0C98E98D352691A9024FAE0A3A3FE0AC196E2628F75E220077950C1BBC9D5DCCF00CF396C65AE3BD4EDA465B39E26A3C7123CA50C39DD9156FB",
	mem_init1 => "D3EBF2B45528945404EC35D52960FE20CE654412BEA168337D971ACC8C99C3818A76279E8A2AEDCEE19C36DF30D70E05694526057FE4972C0A341DCBBD3AEA29BAFC3642B9F587A13DD360AEF8F71EF5CB161AA04CFBA37E1C9164CE1C40D1374A703DBD2D24BE0D7617F6C7421A8D3B2B79E018752E3660A032F4F001B3821DB488BD6CA29C8C50D4E0619AF3ECA8F1BC7AC25BBE59414EBA7DD504EC56CDD053A5A4ECBC32AC3BDEFA093DBA54DF27135A09159CEA48ECB9D1A05E9B680D3992E0ABAADE99B6B1B1950AE815EFE693AE7F1E8344B6B5DC147C1C6E4D78499C563821FB766CBD7A8F7C8A47AB430D9D94C3C014DF2A85A642D6DD64DBDE750B",
	mem_init0 => "4A1BC78C993D5DBB86BD90DAF70F4387C0F66EE685AE96A5E0DB6C3DC3EA0F383C759728129DFD5E7312DF49D4777C9849C3D862E165BA6C3105F21C7DCF11081F184E2F35B73F9E5907CAFCBCD6E37E99C738E04B827E7944FD775B834A63A5B03C6FA0CCA117DCEABB475EA99A3314F9CB92B51F9B8781F6F4C74A1B92A81921AACA9E51E94AFC7DAB79438964C43075232D1CAB04438CC46D39B51F4373E032C8A50BF2295CD292F2CA2BD39BA2525E47C8CA24A10778D902EA46B485CD717F64D5BE56C42B8E0AA9ED3F7BF94472C0939B04ACFFFEABC570C8F14A6F3567803E6A230D5E568D3DF2B69D5D4D99923D3C13072645B43B05251E3D08E1BE7A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "04EEDC54EF6522B59FE981F05747CAD9C5976B3B2F6DA733E21B9EF323C566F722790E052331EF15C55E18F383660C6525F1F97F3A21320087BEBFD0EEF1FF8ACD11C47D6B7F9F3A64DE27618BBA5778EA013A5F5894DC706F291ABA206949B9AB7A70F5DBCF14893C200E0338BB3BB900A3028E77B8330EC7A4BFCE0384D776267100EFB2881A81AE7CFEB4871F0309453743D1C870ABB0B49835EEF88C10FE672ACC51BB31C7BDA96134078796C456A9C36E418607F00E195F061274EB84C0FFB514C6429445ABDAFDA65F12E855B8EC8B0BF1DCF5886036FC8C665EBA69EE5B49C0A2757612DECC50D9B8E59FDFBE8B3B662570C2D168089A98EC66A6A262",
	mem_init2 => "F2F555FED911BD5053D7595BFE94475FBA4553B08A4E4E64B05AD54AED3093246F4BEFCA828E99FCB5088973A40FF91D0CB83B7A64CAE8511F5FA3A706F8BF933F48E9B42B1B8D8A584F6BAE414975E6E137A0D394488CF5D5BB68327147F19318F8040202000886020005550F5FFF157C65DA11F8F5217C0F3C998D63ECA70C8FA5D06B8D077941F943CF6C424334BDD84D6C53426BA5C17D5D5B92337C80CD95F54C3770623E60FBCA8D7E0D762C28973B2350FF12ABAD8DE2C0BBB6F51F2D02ED36D35679D98E333B5927F8D50730D2B32DC8411924C12272C0E465D06D2833A46CCA64155458B6C4E8AF2F3F64E4E5A7EAEB6F633AA4A51B0CFF9259F38A",
	mem_init1 => "0215777D97E5A894CBF86D5BB9D4E05081ED6E1EB2576CD4EDBF66513398AC1326BAFAC108B04DEB74AF1FA45194CA50ED8A7519F76E07CCC92AEC1E14CD489AA4619CAD8E2D55DD2A76E03719EE85AAD31E1714A0C9D7DF2D35AB009B3F073A5E790AEBC62C845D274A737B45E8088AB84807021B742AE147AEA7630E73BAAB0813ED662A4A701BEA23971DF18EB589511830F573380C1CC0CF9A8409FE5F95C430AA53B11F3C5D0F7F62B14F10BBE2925E77BA32449B9A226CED1BBDED0319D81670BED7470D0A92590A6B29D6D3D89C5B0AC8CA161DC982E66F4E13015C852E23053393B72BB1BD7B4E08A645F895C630E505340067F1A8EB50706E00AAB0",
	mem_init0 => "9832CCB32900183D6E651C81418285776A112979F5514C315351A418E88660AD048EA57DE1BE3781D9DF592C95D76F47D8DFF460E2A3F1D58E855CCB544D9EF9DF6B09485C667689F73AF5EB4C2CD93CAAADADF6565C240694F056AB1AD24D8BCFD30050DCDD8F6FCC2EAAD756DF021797BC8B4EB812349C58F809C86493C9EBD998EC24F55A3889FD8A0585C548C8374884088590B7E6BF0EC64BDE89EAEA60567021F3A7BB46463BCE9CC291FA1645D33B97ACA363CBE096A0E878EE2179254233F9F801CA21F9CA7E4E4BE3EA719E63B99665F9B1013AFE3CEE6BACFA2776085AF6F1FF09B37B5DCC799B4EFC5D13EF354CDAA9A49E18147F529CFA1E6F70",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y19_N0
\aud_mono_1~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~15_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a82~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a114~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a98~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a66~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono_1~15_combout\);

-- Location: M10K_X41_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C849A3642B4D007B1845D87894DF943E6BDEA63F436E5EBBA90B69907940EBEC7DB28FD4AF4B17D0885CE77ADDCE458FC982C5DFC1714BCC2B141D7CA00FF6EA823003737746D0BD8455091E88F3220AE76AED7D400F034FECAC1CF9A17C09E6B7337B82C051298D5EDB8795EDC5406D69CB39C14F726C8B58F0353CE2D019CE950C00366D54470B3E4E699B5D13E4529D1B63637C0E313A6124FC1B7EA431CCD11A1B610879EAD7A5618036020D3C53D31DE6754B6D65504B38751CA671A62DE8A7CAF7DA3DB8D710599769B50111C4E932D59A5D198B84FD73C578D1C903221BD1D4F5DA915063834996448C716DF3AE1F33D80CF1F2B7D4C28D46DB2670D6",
	mem_init2 => "A33EE2BFF4570D70965A10AAFC15783AEDDCDFE3EBCE57ED0963FF6552050B134C801D17F092AB72AB68B6144307060DD0B63A07CDE834D6542D9878F773AA4015B8D36C215AD0128AC9BEE5E57E5C4108AC1899B5FA7D19DC5A6B2F4232AE4B98CF6D255AD465FEF283355946D6A6B2B2B3C7B3FCC763F130B48D3F5F43595BEABAB342480977CEC8184F145712CBE7333D7440630BFCF37017D8200A2A62069B1554B8E69929F47674514CD002687B6E45D32E4D9298A84367C57A6562A86A7F528EA1CF526D318676A110BAB543F5834289E77CC3A7D766C5BAEE921017C49D2B25E35116DD378C7F74150600BEE1975406972FC97D4328DB67C9F177886A",
	mem_init1 => "3E574DC9E7FA937DBCB239E28172CA44B3D9E0680B935799EC1CED15F8997F27AE3701E1EA4F7170314C771D9D9D63B8C8BC2C5597AC2ED4DF2B5DD92EF75C9900281388B6FC5C895C13CB030BAD10A79F30966E087DCCB8B4F503FAF0B51459B5288FCC874A91BFF27F548A2E2DFBA947689B39EDFBCFE9698D25AB7CF9B5368DAA775C2368A5E09CA16E8E17529410476866519BB934320671B242765E98CB506DB66B81D46C45B069C965315323A3BEDC03BB2F5FDE02A5EF1F363E69BDFF6175B371FF87C7CE8A09C3131C58A5FC5249C062E752E69FC4A95DFF0641FE06A6D19C8788712CD444B840138A665712433368B9AFFEFE4CDDF1CCA2AF9D9730",
	mem_init0 => "73BFA9149C3C87B715B9B9F367AA3571BD129AFDDCCB1370895AAFDC251379209DC9923A93BBEABAF9342E3A6E3FF0EEF6C15F84CDC180445BA3334F0A370D2F95050BDF40BFDC57E95EE58C17D69B25610AFBA6EE1088751A4EC25ADBAA4AD267CDE9BC112EFB54CF9BDF7478358F4B527BDA1EA51DA2C82FB90A98EB2D773E0C0D66448725DA2A3C3CF9105413CB5DE3CF3435DDF5D5DAEC52E5B6C6BACBFCBD16D6D368A64D79B486919F6FEE1F30DEBD4B8AD4700925E980B58E2193D5B1E3B19DAC1FD2BD80DD463A7B6A6A1E7CDEB71B6135F6BB647C8A0B7410114E63A36084DB21F54A5BCF62B430CB1B16C70C065CFAF469662BB33D2ED40C48223C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "60D90217109A4002014A9893ADD1EF65CDA763982CC311474A783B9165EFA9B87642D14A79C7EC5D5D2341E19122939DC02ECB9A0D427B97505ECEE8A021DE4AF67D14D5B236D17C3EC15DB0E4025498013FE219DC5F2A95152D8511DA06AB72F7283C5C7902CE9AA08DFBE736CCF91D9B4AC8D2497B07139D7F2D6AEA43949A1796284FCC7B5606687BE959FC5C60BEC76C61905AD84B61C88B51813AD68CCC21A371CF769DABDF0E20EC52AECD56475FB20FFD4F9CB59F34D5E29F0C886C699BC47A4793B138AECCB999021469DA4DBF2FF752AF9140522A87ECE8750D0E952F0D46FCAE6C3E884A16CFE82E4EB6051D6E2478A2B02517ADB125D2EBE27596",
	mem_init2 => "FF8B5D7361DFC1BE675D910C884F0AA628C64677090EDC64CFCDF73B0E3DC2F4DE87840B2F15B902DF62225B7D81F6503228776313AB9B6674FF71A906BBABE95DB71033C4AECB1D92265ED28A1DEC4EB47A2A451F7051F8E5A0053BD6EEC0767D1FB918E5C54F2B90ABBA73416D3835B0CB06B8584DA8D37EB5315931C3D2D4E7AD88AAAB8A0B951432FC26D378DA63A081A19A1954DD2820F3F72FE1667453CABDC010108323D2B2AA21C86F3B1B90E289186D7F41102692965BB88B169661970CD7E50FDF0109F72BDB6B13DE57DCE80BC0AEBCB867D699B510360F39AC105608F2002BE08B3C5D99AAF51C5E32B3EC3C810A291D247C1EF79ED19A85DBE5",
	mem_init1 => "24C16340576B3F1E0F3CCDCE61125A6209CDBF771E5B18E0E088108E824C029E25DCE39982AD1E3042E256D02C706FA79BB9DEE1FC4DC22C78030DC5757DEFFBB407CDC81A325C705E1284394782D0A3362639EA9361DB2A4FFEFB5763E9B661FAC0C04A96AD9E080DC4596900FEEB25C0F153ADAB6505501CE271957657763FFD6B2AA94CE1E4BAF59C9840665648468DA7D1ACBC835BEB292FB17B3B87B546254BE32AAD9927FB3DA75053E0EA8F8857AB5D739B51E239D16DFFF69919A3BD09B58F84967C674D2317164FFBA4B86E51DCD67BE84E9F876975AE0F67D714CFC02F82D908662C918946E65BD97CC5F649E07E1BA8DE4222E9CE5928DDF5F479",
	mem_init0 => "50E0AAC73309F5235F4A7BDDF45ADF9715275E76043D269FC3FEE31F413DB3C25DF068910882DB5B892401F8A6A254B3B30FAD66E6F4F3D1B612912AB22857AA63A91072A5EC5B90963140E5D85453CDCACEF0D7B30DE0CE136F784455B65DA32ECE16973BDDABE52D2B1425D10BD92D7A9F46AE5925E7F2AC4664EC69D0E33B6F38177B8965FF6C1B3E39DB78FE1D2EE580D18F383BD5A00164699EA0376A816115F46EC7C43EBD6AA9397D59E81421811F93DDA21778C1A88B9ACEC9B4860E1FBD91FB057A77A670FC5FAEE77DDD249A24A2FE7B93709E06DFCEDED993AE09C13FF1810D6D730E78D20A572F140CEEDEF79A06B182B595F206C6FA92043043",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "915C77AB17526BA13F8B5F602B7CECFFF11460EFA98E415D905F2559C276125ED07BA0357C785FFE821A07F79A149D9311CBDF29B5AF280B7F3DA1F338BDED3996832DDAC783E5C017566B932B2664C6D5D618EB3D9327C16FA95FCB05B91593ABE25E9E0D3963A1583B48E455008082A2040142800101110000008010020422201010000A0104A01000401A050004032011008441043000028080804040000A080900000080080084318ADE8AC54F88D2094DB76AE3FE47E7521EB5B5F269BACF43E879487FB8AB2CD6E7D841046E1C3173C4E55D0822124B85DC7D6DFA7573E59AA487FABDDD5B77C329032209FA6A4A3C6674A09B2A381AD14408568CB042",
	mem_init2 => "180DBB1C0955AAF2A7024D4EC882D3D342E1F0C773CF73A3F97EEA3142D706D1402E0247083784F5097815C7FB6371F38D181EF3BBEDB7F0306FBEDE7F7ABBF34F2680B2823E777A3FF766225471E1D72A8E2575B1B8B72086E12FFB281D3681F2F70C24E32DD269202614B61A24BEC62CD0DF6FBF469F3140073EFCE7A156F007FF40C3C72A9051E1797CFAC77501E20282F84AB9CBE6D59FF8AF4A601554812E18A93F3F1D3A8B5928EF8AAB0EFB403B98F26A41F1914ADC6B745AC8E0F657089C2B642EC0E1D4EDC10FAD6A98CF58BF4FD0B6EB65989A070703B3CDA3F33FC55B6C82A57C4040E821E1321F2A2844B86791198C79778005393C5B62F39B71",
	mem_init1 => "E18B46855C0FAED8D189441E21ECD41A859525245F4D8EB28747A816F4555AEBA2E4D8B60E1A2A79255BD12DF578E0767F683626F8242633CC7EC393E3BDF0F916D37D0D07784EEAF41755756A5624035AF7BB7F0824E94154A7E678DFBCED0A38786F2B4B490F386904AFABBAAA9FC57698B312543F2C73477E7610010A42FE7FACED2C5FBB69F33BE22A5DC440344D841C68FFA0F9B49211DA75C6745684CB2FF4196DD69BB56E2321DFC593EB0A3D33554C239F7755DEE08FBC11E11AD73A49BAEC1AFE4C9189CF5619FD3443B979C5AF1D6D3F1D978DCC0D85ABBAC27F472FF009F977887440764F089FC3B00E4D74FD57EBCE4EC40483933239D05A1BE9",
	mem_init0 => "DD4AC5C6003D02058EBB675DD108032AE6819C5A23C79AACDCF7D90EC5E83141A317F94E50836717426A3A5E28D3A321CDB75773A99A90FC5143DD632E46DA2CA2A1EF8B429F80FD8445051704F8898B808390B9AB343EDBCA17F7B882871BD5C3A5E49F9BC690920B5108D2EB9B95FA8FC66888E51E7706F7A6A18A5B2F2885ED01408EA7124F4872A2FC105D4229980C9B76DD926D82B0651BDE2BB415CAEAC03BD8ED364292E914F813526A8D439EE4A1BB42FE1E879C2A2AC5DD6155675389BC9005664EC118A2C7D09B31C4BE00FDCD67B15C1C560878A583381777CC8469BED740A64D8D97B026183F365DC3FCF3E7CFA883FCFD266104E18B9C7B549F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "2856F6F0115B490E152F39809C1D05A42E1F542AEFD760AAEBB696E03A1F19510CFD3AD0C3C48B6A990576D6F357C5A557EA2FF61E26A351FFC5B625ADD71651BAFEFD9510759659A1B09A04DB442F35E0631FA0E1086F05C5503CB10535E94112F600F8E11C067EE65742E69C76F1B215A9BFADE2104C61E2B0D5E481F29E00550176B23CAC29C1C548C58B1F423FE52704049A2E1A6B22A5162DDFAA4200842D7CB1C5C8538177A777B249CD09B6C33F719782119CB1382DCD3DCE2614E2041ADF85131488A803D6046B561DB5CAD2E4CBA8CA12BBB01F9E82B89EB160E569A3A331DF1C13504270230CD639AA27B592EA0A68F5BCDF4AE952B23614EB5843",
	mem_init2 => "DEAB99748B3AF7E1E873D1D5C27CF7C26FCEBF04F4023A144C2538CF41540A04F6082E1ECA9C51CFB3B6ECB438635C38A71C7A6E795ABD006858A50682C7705D6440EBE17B447A6F530E9BC9B6668CBD135E3CEF5872AFD959CE068524635B966148C0B9F245C56B0A5DB2FEF308E6B1814F318DB6D5CAC5EDA84027E3EE2935DB3C1C17E5987A4F1A70FABE52CE8386EECFEF57141D7BE2BA813543786506E1D5E460037ACE1E85A2DFED68CB2CBE577BA3E27DE6F7A849984AB0C9EA06AC69DC3324A5568E5D0A2845861B1A1551C13708B7386EF983283DF405139D4CC3F32210D82F494B54726EEC8FEA90DE21B7E608CB206E2FDA9864E9BFB34A99D006",
	mem_init1 => "43B9F4834BAA63CFCFF4B4B0EA9EA3C1FEC1831A757944AFC4C5A5C8B3D1992619FA5BD2CCA74D5C2D9B318C9F36004E6F9F0470B1CD007297D1BD0C606C21EF5D449075AAFD3E1C8E4BD40D8299DAB329AEE9FE1BC367E5C6F5F0E2137D109DC4E7E1BBA144B8BC09EBB00F2F23EE1D562DC8248506ED638D3DF85DCFFDB813E14A0547D3D68DFB62851E5C89087FE211791C2869099EFCC1DFD40EFF9D06003E988D96C08D04CFEA14513002C5ED39B42D67EC26CDE4065413111140B04FD3EF652D07D78D39FFCF4A43ABA8F3C02E7B83057DD08522B9328388A0DAC66F041401343B5DAB2345F4B992148EB4BD843C0BF6A2BC5B8E2857748E765329918B",
	mem_init0 => "9AD7603EBD346BF8DE425869C01F7E0D6D0E9B62B5E9920C3483D81B24D3252815D727CD74BEEA0B3ADC812710712E339ED1DF905AB0C64B577A6BFAC63BD2EBDF95DD562E44F704F2F24E9E6BD4154B0F366C33EAAAC43432DB3E66B1D10A5C2E3590DB8F360E3AE2C39CB175B05B7298E2C4DC0D7899B831E1B4017B4E603A8D1218F4C056A8B1E9DD23CBE359EDFD7CE6238E05E5317F55A1FBED5156A0267C60D4EFA364B73A0B29C2D1EB018113FAD42BC0A5A246613F1A9D77408050E64EC0E4F594F4D861AAEB380F4590CD696D701D5D19933383246DE7E4229E949DA6A9941721BF9FE3A023CAE46E3C51E4F6D9130A83A211A2935A60A8C58308B1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y24_N30
\aud_mono_1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~14_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a194~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a226~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a210~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a242~portadataout\,
	combout => \aud_mono_1~14_combout\);

-- Location: M10K_X69_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8930A82CDCACF0151084B00E99CDE6D4AE9D98518DCF9B7B8834B02668667D814DF3B0360B7CC17CF2692D0FF55E1FEECA0207EB5352C68C02EC85F30A0708E1E5E95B3B6828E4848B18FBFE67467DBF5C28EDB0803A1242816014F8A00D95B1D9E186AA9C702EE84CFA2A016CF25C9BC6165C2DCF4F3BF6F7F884B83ADAAB3F0984100B2CA0FB45B0FA5638EAFCFFA20179C6FF7DE6004B09472E32808EEB9126D6F4A54FD6F420CD9C1F21C9D403BACBB61D51C226858AEAED9401BF9CE84AFBFB0BD630B3A70BCD2BFBDB5640216CCDE0DEA1C20EEC6EFB32EB07FFB497587881154322B4156F5A30BF26EBC6A3A770A6B0CC965F9D4FA9F67E528D812354",
	mem_init2 => "607703FA9C0C46223180A91E81203E5121427AAF14B9E22D5772663EA2C07999FC08963CC81B35859E82F39BF019B6663611D00133003893EB919653CC3CE22541B210CD557B16DFDEE2B8A190142E264F44F01DF81AAC972BC9F453455A32574B39AFDA0281A6A692C91B31C6486D2637625130B9DD3F2613203D6E9578FF462FA34B361D60A8365880175C99DB8FB2C9845C63E509FED078C3A59042C779DD5F03D686FF3BC3A4F502ADC85F3D9DAA0346ADCD3CF34060139CE3B2403D7C3F381AB2E90855F42BE0FD9577DD4286B8DC664E060330785BB1D6BF8E3314DA6EE2FFCAE6908DF686B5C6214EDDB430EF299734FD5C091E5B42F302633EEB7846",
	mem_init1 => "EB70F506802D24F7461BEABA179210AA68A8CDF50C2440C1255D13CAB679FAEDCE3A750E27F3F466680B82E9A807EB1AC56B14FAD01B7F5A90EB95B56569E092F89392951366D424F1F942A3364026800CFD5FE6EFD5A38DA24F613EE56AC3EF55DB3E9051840754902741895713182D0DC8A9CA75A32B8694B7B79A91C09C5F6BE4BC75C4C32E7D773B1074CC42B9DBAD0760DEDF2258D4E6416D4C83A129C20641EE36E987B5B7266B451FB7479841D1A1C553202922BE8059B2C338E8F2A6F9CC9D05FBF3E3D0B6118E0A218602A66D9312588D7BF36C58B6AE8D62FCFEE65C284045FD81770DAE5331BE2D0CCAC41257400B3AAE08E7A6E421D335DFE795",
	mem_init0 => "AF1D4DBA5265047846DC804F1A4A86B8150C0EDD6D575377DD7FED15D89E74E274222C3D67BF08CD5CBBF6075306A04A7C20E60EB1705E3589771084D906478761BF955C142874C5DF3AA1EAB90743871268C84CBC63A33A33C4CD8B49E451C8ADDFE823F8B9C81EA8A32B6C1630125EFC67EEEE6E813B379BED31E8A9E899EA126181F97616B140AFD40F94CF5540A05FC310CF214EE12ED710FEE8D6D54F18B60858C6E0640808A323D3D9F6370EF10500A020120000400150018001541080000001003004000100048028020000010080000000048885094021000202000080204111050000100002100082008102000002002001024001834520A02C00FE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F6D2F9B8A0AE8A279B4B7E8EC57A2EC10B6582381A82D2FE2B3171919E789019764C782358A9E0348BEF44689774C139AD7E1DBBE3747064CD9395F6824FE8399385A1E0B3BF27924A9CFC79CC7F193ECA69DA5C7D985ED9D4C7CB6F6507BA6F1177B035EA72881BFBA4DA611D8B4E62EBB5A0C431159CF762ED05073B57071643277A499B2B0377F1AE4C77BFB1E3CDE269C472783B850274C2ED15A7804415BAB9B787E755CDCFC55C6E7960D3C982039AE7E21F0CE194AD4B60BE24F50AE8FC784D34E5854056B67681331209EA27C0DC2FE0E67F1A12F2AD3E738F6804E71D9D304452CF5DA15ABF54644E65314087462DE65AD4C7C7F639449E72E407CD",
	mem_init2 => "A80EF8DF41247D7726DB99D5BDD78D84C204657DBAB6DE985A74B5E03F135B76196A49E9FF567B6149DC8BFE2D106CCAA7F278D3F2C8F022AD5A1A2AF903A5DF9C549D6397638687368975F62401CC89F45A7B0A3646F3534CC529F450E2D8AC836518ECE5028FFE555E7EAE89CA8DAC6C02FDB8D59E74CBCD648818A61E7FAE7E283B0E82D1EAED2BA228EF787F5C1BB5BE7FE688723DAD13DACD57138D1F75350562A7F83BF79C388F06A12C7BDFB525E6D809DC7C0F185C2E2301A70FAA2C18B13501E449938D64405A25F66EE7A45206FCB6D69DAABF2D2340B1F03D35F4CF50099F2737869FF16E81DBE3394A1FC0BF70CC3AF7FB77157346884B801A6C",
	mem_init1 => "2DD845B604060264B2AEAA308E9A5441148A67CFC7BEDD4680077F321D7198922B1D1308AEF4778D50731764166CF86CEB2DA3798F10DCBCECE0D964CE0804A573EDCADB277EF34C724CCC8791408969D37648DF5F1F4464D6C7AA237DF95F784C8843232D82CA62091B072162C0FFC374CC6A0F5289ED1F34B772B86F76FBF2AD9ED4FAAC590252880941B3B528224D0F47A57E35915724852A5596D12ABDCE2642EBCF79B7773FB04956BFB3CF33A1D216C09C8FDEE8CCF2221FA709ED432DE9F377457BCB0574889DE506AB529DAF354555E41907367C75FA2060A5D3D00D26F90B2ECBE5F1B0B78A5E3CD6F4280961E7A5715B13CAB854027FD3D4E3D820",
	mem_init0 => "6A91CB294855AC65F0E121C191654AB9E6BD0D447BCBE9A9FEF1C3AA1BE5B118E61F3F1248E8B31D24B38C3736656EC85F27D26BC6F4224853FD7159106B0BBF523D4D5C61CC08F86F677554595C2E09FF6210402EAF69A7F166A8FD1C5B3CEA55169E8B57CEC6CC5C455F3A96EA858F0EB0DD9C1E9B5906653EC7FEE84158DC1E216F6F674E71A01CAE8D69AA4530705F8B4257E9692057AFC68BD4870D49C2B5123DFC2253A783D93CA0A18A714049F96B7996459629F6D73E71F9A76C43B5448D057AC1CD6A3C64AB43009535B78F5D15B21BF2801EE2E0303E58C46E911CF496F91637B2C0E6B5B49327A2276DF52261625D987B50E61C085347EBF317F0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C9FAAD3C330F4E795099A7DFC4CD258BD1F6035E3001F8624C650C9DEEF52B18B152B22D66A8640682E8390A7923412CA64F1CF90ABE0E4D984C61C09AF91297D2AB34C2F013515AF687EED563C6F22614FD48ECCF8F58607064538CFE0F57E964F9F612B8E05F8B0D21FC6337F94D893ADD0E2265E7B4F771D6097647E4307C13833FDD35D7BFC2CA8756FF64CF503881886518782B9C1CE7AD1780938E0CC3FCFC1FA43B58A5DF0D9F0E0F8179A99C6E476B4ACE1383438753EAF6F40267D99CD903BCA25BBF2E5C1B890213BAA149FAF061244221A3A8C39E71EAFBB20E68F1E8DFBC6D6ADC3C3484B20D3EE4911F09F6A0C559D9CDE0636579B62D4000C0",
	mem_init2 => "A587C80FCF245016EC92D5B0A022ED1F61670B195F420C68652FD90DAF980BE4E8FCB0DD2F58DAEAF49F1856ADF91276D55FE47D292A4A6B8DD07CAFBA2D88E321E11B3D90953D62D9E498FB4CD8538C83C846BC5B9ADD4B7FC26F334F6B585D070A123AD3AD95119D3D46F1859B81D1E95542ADC87FC922A1DA1524E59707FC7DB1C1F2A4FC5B32DE1B9A5ADF5193133F2A186EAE3BB9A970ED8C2F2662252AFFE07FFC9DEB8B9F92C40EADD69D9C4B07455C3D8AC912D1549E606CB747F1324A7807CEA9C4B08489D8A1940860FFCE591C2A916161365C2539691008F7DED7346F6CCF22B5FBE866DD0E1597F503C1F2D53CF3C036AD3EB0305864D4E7D63A",
	mem_init1 => "F958359FF6A74A5BE31BDA1B384DDABDA4F8497DF99382152213774B445200601596E281B47C3CF961B91731B2867CBE82B577A2489F933B866901452779D01E604B42C84A36DE7FF6F1D37A3276870A2C1476CFF3C2F7347F9C4D48973EF14DF7D306A1BF68062CA5AB91F6DA58299C2B3F68E2819EE99C2885A20F421DC4D98ECABCAC7DF881E83AEA092A825BFBBD0DF032C04811B515CB4457CEECAED3BFBA9D27C03600B53F8B735FE8C680C7DFF293E939E8CD9A80372E461C3DD1098AC5777992774D509F965D390FC613A00C49A8CAEC559CFA996C3B1571A7702CC862F18412D7A25EFDF524A16DBBDE6DCEB910F5EFE1FE1E6D62CE7D86EC93A707",
	mem_init0 => "FD185E18FFBB0DDE11087609190DD1BE6C57D31062C42802350A4609E83F507C4ACC08A0FCF90BA337A2585DF45D367695755550234FC8736F8CDC90497287C9D3437F41CE02D70B66519CD553EE6BFFF6D9F82F88F14DAC5F22BDEC844B9F1C9471F64665C0BE077B34EA18518797F8F5E0F8B305177BF086B6848C2614753D6A8DE5318F09921B713F3EB85D15449402CD4DEE3CF6653ABFCAE4341E697069AF872E50932F38C55B8C164B70DAFEA5FECC5B3E17D27FD4BA586D9EE0A7D29F20F27DAC6F34BF0033613209AD09BDB13A699B2FD831AE31597D25EE30394B61FAA1FFE8AF657C8DE28ED4E76765C4003FC2D3D50323F574F4047DB7C42C134C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C9ED31936B8CAE687921019E82DD1C77204845B5FC4F2E06FF0A5610B654C5D407D018EEFBF5E4D615EBD49D8FE82DF4A719F23F7B5C4889DC9034D826B2D2CDE92736D487EB6DFDC3640BF81CBFF06F8757604217CFA042214E8A1FC3079A00F9DD606D9C3259DF9DAB4876C68CC03EDFCC54EEECA799B405224F5586F4B349C71B7261E000CD0D4F05AA4F6602BAC79588004D74E476363B733471D7F42ACC7BC2913C7B26911C9CD6186C90F1F714F07769FD5D8E373C8E03FAD8795C2C114307FB08EBD85FF8753B38A5EF5E65FCAE9044854F508A47A45FC7482A933468C07CCA3DA6AEF8DEF276E97E991D76EB12C38C9773B8260B41B9C501B90F9A85",
	mem_init2 => "D6244145331B7ED1B3626FFE71DBF194E16927B62C39D611EF3351CBDBB067872367AB9EE0224069F9DE7E839F5018C12283F31612DDFDA489BCAC2AEBB13E875451CE49F64E800ADDBA15EA4FD9B64641FC2A50F3EF17B59D59DE18A8CD7F348933C33144CA7C6E59D721468DDFA15BCF42FDDB5A6C7C123D806B9E75B6ACB086FCF5B6956544F22F99699AD969FBBCAF3EBF2C04DD52D579804FAA94E37EBF2AFBA1C3B23ACFC2D4EE3CF9D23464B8D764A54DCA8D6EB9CF8174312562EBEF275EE547572F91B411269C934DE736983CB31F67427CC0E4E44A1CBA63D412EC964BE90A042D8B8415171F3C031146A4C9164891A30477DAC045F2BF2377C24B",
	mem_init1 => "DBD6176CC79CB8F8442DC06DC1EC19026D3872EDA4E7BE0BCC6EDD2209CBCE8EEF471437A9C5FEDCFB7759146F52902652A8BA03CF7EA566A75F4ADA8EFAD45625EE30ADDD7503033991DCAB05B1A15A1312A26A4B18E84AB75D1DC54E28F0EBF105B5E319C85A4576AA82CD4639522A5ECF134739D649A924BF34E028973C22F7CE2A97C48CA9513358F13981A5A3C9B6D4A8D1C48BD653D9C41E31651BC53961637024774F210B9E0FD22812F4E3DC67CA528CF2F045F5EF05CF3FEBB7697A3CF60346CBCCC1728D7A1115011016F733EDDC3EBDCAF8DF219EC410150803666A973C8731A4D435DDA5EABB6DBE6475285B66C1B66EDB75ABECB9E0C11CFFBB",
	mem_init0 => "219A297ED53845952FD27F9DBF8E959F2D7DB8B6E92DC2F9BF2C19DD69ED5FED113699616EBA336DFBB5EE12F30F0947CE0F2F834065FA39CE8CA80BF18C19F4E5CC58F3878119A880AAFF77E65FB66142193F370810365D8D9A6292722B1135D25478DD8586C23AA5FBD4A4CDB4D228A4810041CC2516CD49B31014D72D7CA5248A462240DA0B39062932BEAB3531DBD546D05C14AA183602C3C8F543285D5F74D715D4E418B8763E51F388E349E6FB269EBC6A4264D60D29E5E9774BB89D6B9BEE2168562807EBC233969671623A747ED97FDC7D0079EA2AD7E3EF8DC81B3D66351D75739FC9EDFA128015EF7C4CEA32E3258B073F559002B0C81C8EF519E1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y21_N0
\aud_mono_1~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~16_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a34~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a50~portadataout\,
	combout => \aud_mono_1~16_combout\);

-- Location: LABCELL_X50_Y21_N9
\aud_mono_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~17_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono_1~15_combout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono_1~14_combout\))) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- ((\aud_mono_1~16_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono_1~14_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100110101001100000011111100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono_1~15_combout\,
	datab => \ALT_INV_aud_mono_1~14_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \ALT_INV_aud_mono_1~16_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \aud_mono_1~17_combout\);

-- Location: M10K_X38_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F2D66CB2EA2B5272F2706F9698A46DC9C084BACB3B89E79D2BBF861607833FD61ABE411664B7DF9D105789D453A6AE8EE4A0083927A32DF6C714BE5FC48045D8719B11667C7D994BCCB7C96730E18E1B0C29F9FC2362739BF7464B2BC023FFA255843BA4C24749C7160C7E99574A1F10222145A73C9431134F9D0BF10CBC038C90790D5C2540E7456A354DE8303E2BC1571FF7F59AED531868A823E3E428A689140E6D1AFEB2DF66021A3131EC7B9352AACC8958DA6ED5BBDADA8061E1D4B3D679DA85C36B7070CF5BD2992926655EC6CE5EBD3D3EA6DFB779BCDA4E1CAA4769FF97BB8F6C80DF0C8DD71BFF586DF0CCDF31A64C2FD5607CF2E3A67BF92A261B",
	mem_init2 => "9594C744C564FC50A6609217184CAAE8BCE1DE0E89F241CB92212EAA903B61494099E5A785BC9EFBE0598F27A1E53B1E99CFC6791C08B26E42A24A51EA3EDBBBE0F41A31DB9DBB52F0E01C091C2D56B35687706227FD4F2937D28B82E780CD01C734C868BAC877C91834FD4FB4380D44018759E2389C317F58DB3AB77E3474B729E7252A44D97EF3FFB0C0F07C51CC2F8F221B4EA5C80C57550FB63F485F691FD1ADFB47C920C95A382DAE12B58A10122ED10968C3A412957F33A6B17B45EA46AD2CA9E2099ABA4E78B7E67C118522C9E54E5ADA9744D2EB96933918B4998416D21B71EF554F9690D9B84661F3997DE060F9C86855587ED2909E52CFFCC9120F",
	mem_init1 => "1E54B15BA28C82740B7F139B91E6900ECF8E1F1DEF4F5E89D4D9D70012708C6111EA7B56AED24FF6CF4E40F7E6748C7E568FCA0E4582F75E2F651C648702B6271B99DFCF4B9E7741B180F402B45FF66B509076E8B3DD6F2DDE475AE83BFDE0AAB97C97A616D74FDB2CBCE669111AB26F53B2960B557C7D6CB6CFAAFEAA8773D658009408A5270CB3B2CBDB7FF59F432F2CDC8E817269B6BD32E98461A4E02DFCEBCD057D3540A549EDD9593538A289FD4E5077604728A56A28F2F80E005B51FFB7B1B45CD389F20D0F3B913DF21C7F2C66A7EBF4B52537F226B6C8147331A00EA25EA08DDA341324DC33988F92570ED236726C3D46854E4C89FAD2C4FA46F0BC",
	mem_init0 => "E2EE14184167D3FCD30CFFB41817F8ECCABD252E549CC64E77FE954B050A5F6D85ACE42E7A5726EC10339ADFACE51BF4FB497F9F319219B85E7955FC2B70ABB077B06FB5252EDCAD54FA484132BB998518F66AF5616529A73A1B85847E1D9B353CD72B3438DA1141AAF1685CCE2039685DBFB1850E0885716C8A8A1E8117549C3210B6A939F0A9CE4CA730583530A4BE0D9F33BD10FD2345FFF47D34E1B8AC4B2E6F7B3742694D5F5179A6B119BE3667CD9C8C50DEE7818BD107F1FAA54D9BEE95DFD4F2C97E678F486BED64926F3D47192A2D8348098FB74982E1FC9C7CDFEB5EFCC6A5D5C53A24C5D391B00B737B063ED76463C0710A5298492793DDD671A5",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D30656448BE871D56E1644E5037967D7E3C81D34F5D16F2DB6E6F5D569A90F6532282E1B75E43B9930C21D86461A3EFE6D631E60657FFA3976BCE6F57D45E5BB3ADE4168B875320E84B824A1A76305FABF52806478D9CD725450223B06D6D61324F1BC5F6DFD8DCD011CBA3AE53604C2491E1FB314FAF3940E8AA00A6EF8FE7F97912AC5D3D8B6D334373A87ED9CCB8C2B1C535120C60B4EE7034F981CE398BD1B792FD3A1F87440BA8FBE19F475A5FEB4374B8C815F78A4B29737D5534F7BE1E3EB23FD7135978578EA27CAA2636FA66F848E2D378CB4C289BC8324C28DBD3135802CFAF358A9737AB4BD2C286F428FF0359A717668DFBFF0F6559D1C58F7AD",
	mem_init2 => "8A0C80209D85B42E19A90986397D8BEDCE96E060A0F2E018E852C0F87B2620B5631A76849A0F84757790F5BC95BECA6C8070285F8D58199C4550F6FA086B1FF71827DCC6C2E34C8C5B133900F29025CCF04969363480E792E18CC84C82588325AE407BD981C60C839630A4D54B5FEB7D6C0DF5B07D0556498AC38D2CE7C89C502FE007B69DFED44E2FD4F183067F58E765B40C3156364F47AA280040E112388E7A522D1B228BCC5938F9E00C4A0FA8E3FA37EB4E580AED1A508839BDD6D35D5236246F391301EAC28AF2D1B8467D7D9103C7F6891FF023830CAF9CC841C69F65D47FB1F8800A57C90ABEEEFD612D934BE94E770BF9BD41A0A6E8759C6E494644",
	mem_init1 => "E677E8D7FB848214F31AB699F3ED08272EB78C25777C79FC1D2FE7963B160870C77BFF4972806B2B16D0CB24C9BF85184EA092EB1FF428D3C711D33B1FF3F92A5C00A0840968AAC6E3D84EADD7FC72BFD5D482B293A08FB7F70A4055EEFE48C8FE7323EC782CA479F861DCADEA96E0056B851BEBACB88F484AC2B70CB703E915AE403B5373EFCF209882F2CA46EB85D75B01A43F451D3D9C431C87FBC1C2A6D08B0DFCD99FAA9BF40FB1800DA12F4F4302BB40995A57B3C406E35FB417A363E929BFFB15E01D87150D7460C387D8297DD150F386C0AC95C29C4FA782CEA1CF9C9F35C63378F9596F4B052696FF7577FF07E36E495A805F43B41CE552D30F0616",
	mem_init0 => "49902876A05BC3CE25C069D734D81AD3930CACD585CAA5B774DD33271AFE323BFACB0E50EC89FFE9FA24AE8C11A2510B7F5CB9D828B7EA230E9035E0F57444589D2D35A73ABAC2D0C4BA2BD85FE6022CF0E5F3DB09014B1DB9F8DEAA4EE27FFD0043A9572C5A6C1F878D7693273E42B0CCD497AF5DEF2296AFD5F0AF8E0B9AA55D1E9478C51E266DB9AF9A65A612AEB577DB5B5FF5B0BA86B9FF52D91B92D52C69F1EBC96742B5BBE51A1A4BF8C8A6921F3EAAFA90525DD64C2AD7E4D2F87DAD8028573212636B629F7A7C46764AB686E7CF1C7DEF3DBA78A968B144673F333FBB103EAC6371AE519BEE0AC778BF168F65F97F814EFCD0AE6CF737941457722C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4727BE418597A271809C997E8A1494EDA9409CB076B30B717E9AAA81FDE006963F46086FCA6DEBF980A0416187A19EDA593357E574A598D92605DA42BD5E925BFDCB1EE80566E55B91F73F6CF6F35ABCFEF694C88EBCEED8FE88D3FC93DA6BB0D7A21BC23136288CE32F1B26E56514A519F0FC5DAC61FA0E4FD5BE787E3CA178050F447CC0EC09653C8433087D5C63B40B139C7D6F33FDCB82651CC84A0A4ED4E801C37A9CD2871A72F2B6C35CC3F24DEBDD0F75ED41BFEE4905C478DAB663D1DB10D2EC43C12485D0A3B8117D266CC7AC6CC25D416B6A64CC4DAA78A934BE36FDA4DECA373617E5D8A5D0D43E58881101D8B244792D08DAC269CD5D2FEFB53B",
	mem_init2 => "143EE18275556137FE46F8A59D48B5DF14733F5F3EB02134AFB6290834C8F965CF6CAD9FCDDAC52249F4967735A98D47F1326B3CCD81ABA38D121194C75601395554E6425945CC7D2BA7DEC925717459913DF6CB7BD52459549D3CF5A5056C0AE5930CA380D7E1085CD1D711392C576C189D426637695A69C8A4CDC0BBD76D5BA6107F58951FB7E711B34A81A37961A6C33322B8CF1AB8AF90B81C6142535B3E281663CC7A17B9AC06CD8C8A7BE435299D5F7416D7290C41D00BA3744BEE332B75E11AB0EAE99B4C8EAADA68B256A8F90F78201A9092250403221C5B8295987DB145C84F51F3A37C14FDA557CD5AB22E0ADA9EFABDD94D569DC95AE0A21E8B62",
	mem_init1 => "D1432EFB5AAE9EAA767D34AE72BBCF6BE6F16EF47EBC4365E0E1924EBC0DFEA1BD8C69BDD71AF90BA61FDE2DB70E293851B222F040AFE71901C481DF388A004B833E404CDFC93160DD13C0900E9D0030143006200000000AA80597C3D14F6F6884223821ED95566E17A00936213C090A84D195E8EF52E9BDC23FB01EF0936CC6EB0D91A10D93C5122EF199D9D9CCBE7247208FB50C4AE66788D941B706C7C442185C28F688F678F264C45F3484F58F71D2C8F772B6376D321DCCECE37D17E668A02D468236E6311896823EEDEB42DDAE876E5B1A309A11BB13AD0603CA5E2D4B8A2A70EDDFBE508F4569833000B9EF7F240C6626930E56E68213DD5E688C2C47",
	mem_init0 => "A22E569FCADCAC28561E62C54E79946FB8379430A79CB0C5CB35F48B83409ED5041DDF00841AA0796B1D375164138D8220113F92893202E420BC92EFAB9AA1EDC0954B2313CD350001B1769DA3ACEB8B5C645EA6FC245BC3F7FA15F6671C32976D37A5CD826A7C0E8659C30F005D6518504756AB7BD533A5730AB96105C3451068D91FCBFFC4C3830BE523786DD9B2ADC472AF39DFA45F9F77276ED118B8FC6AAEE54B8560B1E4AE4EC77DDFA18BB697FDFA4DC3657D0448CC641B7E5D98750A5DE25340037F79172AB9B982092146C97A8A5D3C9059B032D29B4E27426C5D29393EAB38E8DB6404340CED4D96F20C6051EEBDECAED91599957BF7241C09ACAF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F08E03D255DBE35EFB00B74619823384C1DE26F679B7002CA29243222881BE3B31763C3C1F5582D92701204A3A2E90AAF770D15E855AC852022860E25F418F6C29FDC5E942841183475E1789168BBB712A1321B5C88DD3AA8D4EA3315F68DF907484DD44C82C0B117C221D2873DF4C7485DD2D9142B3DB415DFC0EBEDDCB61881D2D48D03B60ED39845504F52B2507626C8E5AB9DBFE8DA775B7AAD82702E0A7C6B3D199EB57ABF95FCFC48EF25D2EAF1CD62369463A2B57E304DF5480BA43B806C4A0B57A3BB301F5F63FCA244162A5BA777EBFBA1DDBA59C584F03B8BAE0469B5EFE858918D7C9A313CC165CCE07C305F16619E47D11C6177C180273CC969E",
	mem_init2 => "94606F3417BD820A5A32C56B5EE87DD9C2E7DC2E52374E0A85AADBDF3A658E5DB787A68E800902E0143EECCA6DB9CD592959F0758985AE8D2FF0B155B13B3D66EF1D01116DF8F0F4FD1F5169070903C11FBAD136B6FC4534ED21FF17723811A1907C5CBD6AA6EA5E8406F5F59A54A72765A9F0F6E15560FD5D418D05CC8625B428D0D190361BDCFBBF0321516477C3374E3EBE7E576835D436A1D1246CE8DE11A94B20657D0AE598837954E423C44955A017CD3389348876D09E1FC1D51EA74C22501978AA2F8E6DDF637643AFD43C4F4C98863F4E3027C8A60D9D16BB73508D8DCEB13E25073748F56AA4E81B79587222F64507491650D5A01203011B3967F3",
	mem_init1 => "2E270A7B3C2A6FB3BEF2FDABD7D0F9CB1C1602923F2F1F85093525FEFD6B441E32FD3A00949C711FD52CB0BBA9D128043105843DC4783CD3F5F87E046B6C1B4A5F62E4362F71415C1C976F2A812756E1B8D05B0F754B5A62452C7084B3674D74E7CE7FB442EC7E0C42715E27572096C22FB3FE0F0337766302DD53F8EA0BC54B0067C0FF85A197E42E7F9D08EB22C60CB14D40C2F0E36DC088D6C38FD5BDB9DB99AF0412FE821374FBE539D61795BC530DDD68783DEB28C0CE628638BF7CF62E740184EB0BE84DB96004AED6C47C996B1F9B38774DC80733FE6E5F3BCA41E4ECBB0EA9348925BBAF0527907D230EE3D4B7ADD692BF8DD737CD8BD827E2AD8457",
	mem_init0 => "6E2C37F6F2CBE8A1F414A44CEEDCEDAABA6075867F3C8197BC155F62C24B6B57D9DD648732136D8C9840B70F103EBECE441172A3E9FB755C59E5C20263173EF09476E8070DC627F18C9D77938EF3BDA00C3502E601EDFC44C93717F7B67463CD0447A118C09132EC43F94F7FC9BAE6380DCD06170CE2E4B7071E60FF722487FB25D6609AB7E45F94DE664250E51A7A1481C7669356F27865FC07EB45BC9BFE857FEC497008854ECAADA25860209967C698E2A537C003B7F6090359B29B9D05C6C9E4CFDA9CE846978764467BFC0592CD25315C7881A4B468336CFF82FA18C34C357DAED25CA4B4B6C95E663F5C872BB7A352B5E0684BBAA56B37447A16863181",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y33_N6
\aud_mono_1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~18_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a290~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a306~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a258~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a274~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a306~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a274~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a290~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a258~portadataout\,
	combout => \aud_mono_1~18_combout\);

-- Location: LABCELL_X37_Y19_N30
\aud_mono_1~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~149_combout\ = ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- ((\aud_mono_1~17_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono_1~13_combout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\aud_mono_1~18_combout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)))))) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ((((\aud_mono_1~17_combout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w2_n2_mux_dataout~0_combout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100100010000001010000000010101111001000101010111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datab => \ALT_INV_aud_mono_1~13_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w2_n2_mux_dataout~0_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \ALT_INV_aud_mono_1~17_combout\,
	datag => \ALT_INV_aud_mono_1~18_combout\,
	combout => \aud_mono_1~149_combout\);

-- Location: FF_X37_Y19_N32
\aud_mono_1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono_1~149_combout\,
	sclr => \process_0~0_combout\,
	ena => \aud_mono_1[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono_1(18));

-- Location: LABCELL_X37_Y19_N42
\sound1|da_data_out[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|da_data_out[18]~feeder_combout\ = ( aud_mono_1(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_aud_mono_1(18),
	combout => \sound1|da_data_out[18]~feeder_combout\);

-- Location: FF_X37_Y19_N43
\sound1|da_data_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound1|da_data_out[18]~feeder_combout\,
	ena => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|da_data_out\(18));

-- Location: LABCELL_X37_Y17_N42
\sound1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|Mux0~0_combout\ = ( \sound1|da_data_out\(22) & ( \sound1|da_data_out\(18) & ( ((!\sound1|data_index\(2) & (\sound1|da_data_out\(0))) # (\sound1|data_index\(2) & ((\sound1|da_data_out\(20))))) # (\sound1|data_index[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\sound1|da_data_out\(22) & ( \sound1|da_data_out\(18) & ( (!\sound1|data_index[1]~DUPLICATE_q\ & ((!\sound1|data_index\(2) & (\sound1|da_data_out\(0))) # (\sound1|data_index\(2) & ((\sound1|da_data_out\(20)))))) # (\sound1|data_index[1]~DUPLICATE_q\ & 
-- (((!\sound1|data_index\(2))))) ) ) ) # ( \sound1|da_data_out\(22) & ( !\sound1|da_data_out\(18) & ( (!\sound1|data_index[1]~DUPLICATE_q\ & ((!\sound1|data_index\(2) & (\sound1|da_data_out\(0))) # (\sound1|data_index\(2) & ((\sound1|da_data_out\(20)))))) # 
-- (\sound1|data_index[1]~DUPLICATE_q\ & (((\sound1|data_index\(2))))) ) ) ) # ( !\sound1|da_data_out\(22) & ( !\sound1|da_data_out\(18) & ( (!\sound1|data_index[1]~DUPLICATE_q\ & ((!\sound1|data_index\(2) & (\sound1|da_data_out\(0))) # 
-- (\sound1|data_index\(2) & ((\sound1|da_data_out\(20)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound1|ALT_INV_data_index[1]~DUPLICATE_q\,
	datab => \sound1|ALT_INV_da_data_out\(0),
	datac => \sound1|ALT_INV_da_data_out\(20),
	datad => \sound1|ALT_INV_data_index\(2),
	datae => \sound1|ALT_INV_da_data_out\(22),
	dataf => \sound1|ALT_INV_da_data_out\(18),
	combout => \sound1|Mux0~0_combout\);

-- Location: M10K_X26_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "ED8D41826C303D43E04DB76D2E7F9EE876DF87FE0DFBA79E3FE7A84EDE2EFFFF6A9DF401C3CF1F9D3E24C3F82AB98030759442A5DA25CFE510807FA703B0020585F4607FFE9F8E38178C2020073383A0C20F01FB46A6FE100007E0384E3C63E17E07F11F9F7FFFFC7FC1C3C0C01B43C0F10001FFFFFFFFFFFFFFFCFE007FFFFF038000000002000E0FFFFE3FFFFF07FFFFFB80000007FFF8000000000000007E03FFFFFF183FF3FE0003F800000100070000000007E01FFFFFC3007F8F00000FC03823B80FE0003C3030E380C18193820FFCF00C208F7FCF3F9CFB8400C602102BBFFB33C881290D899F89018B1F22010809D9ED6439A0E9601970A3A96501CE",
	mem_init2 => "62462E90007B032F7AC94070733E11E78A63930CEC740B8E2BC0D7E06F7F19FCE8F1E67F3DFCB87FE27E1EF87478F01C00FF3A3F78E7F3BFCE7FF8013C65C19FFFE0261EFF33FFFE03C0CAF73EFFF33E1918F7FFCE33800FE520FFC33F89F9F43FF866F11C1E70FFC49E3BE1F077719B07781A7FF80FC11F1E87E007F9E6E749FF0BF9B4F0CFFF91E3D8F23EC663EFA1C97E0BCD9F42BCC1D7373D19D2973CFEEC7390300C673F3D0780663B11F4986663DB0F438487391CF41898E7961E861308F443D0806C3EB0753CD9C65B3EC1CFC7A3308F8100A0EDA38305DED97CFFCCB02487C1CF7D99DC0E39F3D8CFE79FCCD8FF39B198FFCC0C3018FFCE627E6FF8",
	mem_init1 => "123FFE47C463E2101DB0660FE187F878C1E38C4287F23E071F07CF104F0478097020E043AC27019917803A18A7736FCF67E002660CC0706B96CCF1DB90352DCC9B10903D40FF078C4D161A0D926D8071CCDFA9FFE7EC8303FBCFD10507F79FA21D1F9F1ECC7E3EEC7A31F9FB33E8C7A7FD9FA61D81FC7D9C778FE1ED8338733E572DC017F43F6DC64C93C27EC9B85417CBE6F1317980F0003FF0FE0003FF87C0003FFFC000FFFF0001FFC07F94FC000FFFF00007FFC000001FF800FF00000CFFF0001FFFF838F01E0F807CFC70FF3C00000100001C8BC20E3C250E66701C0964E39CE13CC3E7E3C76EF8EE7E798FE39863260783872207E3CFAD39FCDCF9D9FB",
	mem_init0 => "C7CFAD38F6018F200218C87320FF3E9D6DFCB6F3C65FA79F2E89C186369BF01CC3315A3718E4F29FC4CF2FA2417901A7CC00080CD99FE59FE97BFF013E142827087762200878EBED7F84DC9D6FF400E424A600CF245943DC26BB30420564A60C649F78193F09A7002E4389FE73FA6787FDB93FFFFC33C27FE3A180175F19D400F01FFFEFF800000FFFC000007FFFFF800300023FE7FC01F1AFFFF0007FFC00100781F9F00F8F38000130787FFF800E01F3FC1D1FF801000701C0003FC3FF880001E07FFE800E41F200FF0FFFFFC2530380007F8F1FFFC7E383C3F9C398467E8000383FFFCFF39C00C3FEC78C90E03840E1B638240117E0647E20B103878CDFC8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "08D07C01CA560300EC0403865C3CFFE203ACB00FFEFBFA1E800007DF800003FFCFF03C381C30094F87F00803F1F00003FDE1F040FFF880000F1C4EA0034FFC040FC783E0E3C3E1001070E000007FC0FF9C20623FF3CE9BC639E10619FCF1291EE67C849B31BB6E67EEE331E20E33D26F84F3D233E6380FF837F7C8F83BB9E8309D98247C00600E180ACF6FFF9F4727C9E3DF99C83EBDE7B13E3D11EE842E280782B80DE3062F1EBCA8E088F789111C2A66D7DBC76D151DC440330327C96F613741FE77613BE437AC84D1FB02A397477816079DFD11E0E177F4AF120EB7EDA1800790091B960DDFD2FC1A0DDF891C9CFDDE52FF5A2ED2EA887B1FE8755FE23FFA",
	mem_init2 => "3E20CB1F7DE32961FFF60E5451907CB755765FF84DD49D980FA5C92CF8FE370F20E3E60E60E5C50E72E172ED70713DD9501196344C365BB7266850913629A3DA709C8DC9B96FFF41273F7F9F9A603FA7CC1E0C0F1FE01C6F63881070707F8E78000040003FFDFDFFC000001F800FFFFF800001F4000000000071FFF7FC2BF0003FC0003FFF8000000000C7FF8007E3F800FEFECFC038013FEF041B7E5A0017C880101BF80037C802806FFC401C280221A0000027D81BFD80007E2677C746800112038787F8433FE19F00EC1BC20BE7E1F3070BCCDED8C24E60682C7FEE703C1114E900FFFE70366D70003FFA03FFEC9E641FFC07DF23FBC01FFE03FF8038FC0F",
	mem_init1 => "FF8079E01FBC03FFC01DF803CF80FFFC071E01FBC03FFE01CF807CF80FFF8071E01F3C03FFE01CF9878780FFF8079C01FFC03FFE03FF8079F40EFF8070E01F7803FFE018F8078F118E780F3803FF8007FF038603FFE0C7FE0C3807E3C231E3F0643FE418FD04FE38E7F0183F821F8D8381FDF0008F3F001FFF808411FB6003FE004B07FF80FFF81FFE3FF233FFC03061FFFFC01FF31C003FE0000F1807000EA1FC03F987E39CFE0401F31EF001FFFFC47CE07C00FFC0007E301E019FF8F01FBFC86067C70801C003F011F0F801FF877C00FFE001FC03B9C7C79FF31F9F8FC71804C018FBC5DFE03BFFEFCC0DC6044EE63D9D86671C8040005FC0C83D83C3FAD3",
	mem_init0 => "BF3C4CDC048FF7B0CFC81E8C17FE00000000002AAAAA5FFE7803800EFFFF80061FFC8000FFFE07FD1E00001FFE6003EBFFC0000FF0FFE5C03C000FFFF01843FFE8003FFFE8FFC7FC0001FF8C003FFFFC0001FF0CF860C7C003FFFE01C00FFEC001DF7E3FF41D00001FFE2003F7FF80000FF07F83F03E000FFFE01F87FFF000039F80FFC7F81381FD8C007E67FC0001FF8FF87007B0387FFE008031FF0000E3FF3FF80180003FFFC00FF8FF84007FF38F1DF1E00C0CFFC00C3DFFEF0010FDC7FE79F19F00F9E1001E7FF30001F8CF87FC63C30F3FF0018FDE7EE00C31F19FFC3841E37F30001FDDFC43863E70F3BF080859E7FF0001FF9FB080459E4FF3C70238",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7FFE0FF03C0FFFFFFFA0001FFFFFF8001FFFFFFFF80E007FFFFFC0001FFFFFDF873CF3FFFA0F80001F9E001F37FBD80007FE3FFFFFFFF918320920007FFEFFB60D3DFD3EC5D63AD0401CFEEC216B68F7D801F7FC800FFFE8003FF63FE2E802003FFFFFFE2000000FFFFFFF0C0000037FFFFE800000007FFFFC00400E003FBFFFFC000000070FE1F80001E0031FF0E40003E00307E090881F80183F85AE007E7E60FDFD0703F2FA03C1FD387F3B90781FFDE9CDFC93FAFDCE8EE1E41FC03B3E433F3AFE00BEF98DFCB7EC071203F878C33C1733C1BE7EC5F8467940FE3EE0FFF03B883E003FFC7187F800F003DFFF800B1C1F003FFFFE007FFFF3803FE7C083FF",
	mem_init2 => "FFFF003F01FE01FC000E03CFFFFFC071F237E007FC07C31FF1FFE000FFFFC00000038003FFFFFF0F9E07F003E1FF9C0FFF8C011FFFFE01E7F9F003878386CF8007C3D089FE3C000C0611FF30061CF000FF9FFF9FC41B25F1C3FE3C9961D11FE13E31FE1E61E0F3CF8E1223EE346778FED020DC0F0594B0F04006E183E2EF8008364165E87E01C737F43F860070600FFE7C047FC099F6C0001F007CFFE183B87387F000FE0B20780070001C7C03F000FFFF81C0001FFFFC00003FFE0780007FFE3C0007FF97E0001FFE07E000FFFC07C001FFC1FC0003FF80FF000FFFEFFC0007FE01FFF007FFF01FF1001FFFF000FC3C8F80FC3C987B3F807E0C8E7BFFFE3DE0",
	mem_init1 => "6F81FFFE81F067C3DFC1C0E6073F1CFFFF806F031E281F0703FCCFC7BF8F81CE1F383CFCFFC0FC07FC50007F1EF13FDE8FFDC630F9C3A78FE1CFCE671D0F1FC7FE59F967C7C6F87BE137FC03B83CE0D4FFFC3FF49CC6007C31DEBF4FFE7FB0C1B16E4C83106B99AF8FF0402319470003FE27CBFC1F40F8FE6E071D87CE44DF001E381BFBFF1EF0EC47E003C3632478800D81F8070FFC3FC7B0598DBFC278F86E46733CF75A039D005E207CBB8CE60F41FE9368B9F3F211137F4025597E098FE4308030F880C7251E70DBF43DEC1708BFA4230300C9F842301808635B9501007BFA7A3798189D44248301B7B6C74460313C8CDC0FD62391ADC930F9F2104F3046",
	mem_init0 => "C73EB2AC0E1BE6C750FDFEECB29FECFC3C313EAF3FFDF967559FFFE06AA77F080C69065A3FB42039BD5C8406C199AC06FE863E040F80187F83FE6038E2FDC252F023B73CFEF1B47965CEFEB7D385FEEFBAC6CB38C1E183DDE08000C7FE61DFBE0100018F1DCE3BE0001E3FF80E1CF83F1F1C00803E1F0F3C1F9C000F0FFEC384320F03FFC3007FEF870003FDCFE6E38001FFFFE1C00003FFFF900011EFFFE000007F3C100000181DE0180031F81DE0086F802C1CFFFC00000061E006001F3A1C0203FB0B0303EC70803007FF7B0023BBC121E03F6011F01BFC300210DE2567F20FF3F79CCFFFE0C3E0E25C083BBF2590330343A70BDF130EB603C82D8E630335",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "23C30400FFFF2030018E1C79E3C60439F9800807EFFE2020879E1C30E007FE7E030019E9CE0C30E1877FBE19800C7FC60611FFFB801870F377B37B83089FE1860E7FFB83083861EE5EF0E1071878C1841FFDE3061879838C3C60F20E3C71838F7EF1E70F30F3879C3C81CE1E703387BC79C0C01EF1E70F7811839F0C40679FFC11007E48F2EF967803C3FE00F0EFEFF80003BC19E0CF04F063E33811E7FF0C2007D77C11E19E08707FE01833F9FE00E0EF863C3BC19E1C78EF003C77E10800F1C7843C63C31E01F00F007C57C01C21F1CF98F8E7C03C71C00F8CF9E7801E71E00F18F8C7C03C61C01F38F3878E7CE3C21E38F00F0C78E3C73E31E18F1C70EB87",
	mem_init2 => "1E70C30E3C71C79E3C70C04FF38003FFFF80001FFE001F3EFC7871F30000FFF7C3800FFF00079F1E1C10FFE0003FFFF0C007FFC001E7EF870C3FF8000F3F7C3001FFFC00F1E3C1830FFE0007FFFE1C007FF2003CFDF0E083EF00007FFF8F001E7870023FFC3860F3C0003FFFE3C0079F1C001FFE0E387DF00001FFF8E003FF8E0007FF87801FFC3000FFFE1800E1C7E007FFF1C007EC00007FFF8C007CF84003FFFC4003FF80000FFFE7800C3878001FFFFE21F0818007FFF8600FCE0C003BFFC3007FF8E001FFFFF001FFEF80007FFBD81F1C3C60E7FFFE0070E1E3073FFC780FC606183FFFE0C01E30708007FFFE01F18384007FFFF0079C1C6001FFFFFFFC",
	mem_init1 => "C00001FFFFBC07EF060000FFFBE03EF8700003FFFF00E3C3FE001FFFFD0F04003039FFE7C07E6001018FFF7E67FF00000CFFFFE03FF0080001F7FFE3F38000000FFFF81FFC00003079FFFBFFE0000107FF8FDFFF830000087FFCFFF0007000E3E7E7FF80038F021F3F7FFC00083879F1F1FFF80000018FFFFFFE0000000E7EFEFFF800000001E3FFFFC00002021F1F3FFF00000030F9FBFFFD80000007CF9FFFDE1C00001C7FFFF80001E0C1C1E7EFEF06060E0E3FFFFE20003060F1FBF7FFC00000079FFFFF18000800387FFFFFC0C0C001C3DFFFCC0006061E1C7FFFF000000061FFFFFFFE0000030F3FFFFFFE1C001079FFFFC000F041C3879FFE1000020E",
	mem_init0 => "1E7FFFF080000060E1E7FF9F80000007FFFFF8F000001838FFFFE780000001EFDFFE38200000003CFFFFE200000033E7FF8F1C6000000E3FFFFF0000000FFFFFE38000000007BFFFFE000000077FFFFFF000000003F7FFFFC0000001FFFFFE7C000000007FFFFFF800000003FFFFFFC000000000FFFFFF0000000C01FFFFFF18000000FFFFFFF000000007FFFFFF8604080033FFFFC070400003BFFFFE400000003BFFFFF0000000001FFFFFFC40000000FFFFFFE20000000FFFFFFE3000400007FFFFF1810000003FFFFF9C04380001FFFFFCF0C1C0000FFFFFCF0204041E7FFFFC00103000E3FFFFE7C00100061FFFFFFE1C000038F9FFFFF000C00187CFDF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAOUT_bus\);

-- Location: LABCELL_X27_Y11_N30
\aud_mono_1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~85_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a173~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a157~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a189~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a141~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono_1~85_combout\);

-- Location: M10K_X26_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000FFF87FFFFF001FFFF800000303FFE0FFFFFE003FFFC000000E07FFFFFFFFFC00FFCF0004003E0FFFBFFFFFF807FFFF801800FE1FFFF3FFFFC00FFFFF800007003FFFCFFFFF003FFFFF00001FE07FFF1FFFFC001FFFFC00007000FFF87FFFF8003FFFF0001FE000FFFDFFFFE383FFFFE00063FE03FFF3EFFFE0007FFFE000000007FFC1FFFF0003FFFFF0070C003FFFFFFFFF8007FFF1C0000000FFFFC7FF1E000307070083F3598FDDFFFEFDFFFE6FDF3224C0000040000FDC13BFFFDFFFFFE9B814DC002740038FFDC3FFFFFBFFFDFC0000000000000007F003FFF10018000000000001FFFFFFFFFFFFFFFFCF8C00000000000608000001FFFFE00000",
	mem_init2 => "0000047FFFC00FFFFFFFFFFFF8007FFF80000000000FFFFF00007FFFFFFFFFFC000FFF800000000003FFC000FFFFFFFFFFE0007FFF80000000013FFF0000EFFFFFFF80007FFF80000003FFFC005FFFFFFE0000FFFC0000037FE00FFFFFFC001FFF80007FFC0003FF0007FFFFFFFFFF003000000FFFFFFFF00000000FFEFFFC000003FFFFF8000003FFFFF001B997B001999FB781FC03F00000FF8007FC07E0FF01E07C1FFC07CFBE07C3FE03F8F001F81FE03F0FC03F07FC03C3FC07E0FF007C7F807E0FF00F8FD807C1FF01F1FE00F87FC01E3DC00F07F003C39C21E0FE00787B0E1C1FC60F0FE1E3C1F8E0E07C38F83E0E1E1F078F07E1CF0FF033C3BE01E1",
	mem_init1 => "FE007C23E00E78F0078C3CC1C77E00F1878C79F7079F11E1C73E70F3821C30E3CE1E34E7870FF9E1FC1C78660E3C7B83DF0CE0E7013038D18E3C69FE07D83903C03C41F83FE0FC37FE3F07C007806003A07D13FEFFFFFE07800000800601FE3FFFFFFFFC7F000000000007FFFFFBFC1C44EF1900080001BFF39FFFBF810FF9C0038203C0FFF3FFEF7F819FF9E20F080789FFFBFFAF7F019FE1C004280F1BFFFBFFFF7E03BFC1C01F080F1BFFF3FC1E7C03BFDFDF0063003E0F873FFAF8033C0067EF9FFF23F7CE7FE23FF10190FE0180FE2000283FEC1FC0FE1EFC0F7FFE8F80C07FDFC0108103F80EFC3C9FFC60784010210007F0023FF9804081FC40704FFF",
	mem_init0 => "DEFFEF7FF600FBFC0083FE600020002201EC000807FBE0008120FFFF73E06C002300067E080038FFFF7F81A006C001E700CC0004000CF8FEC3E6380060E04FFC0FC00E3BFA718301827BE5201E9FFFC38001CFFE3FC007EFF8D016ED0F30C607C3C407CFF00000E0F817F1FE7E0000083FFE331DC1E70001CBFFC138FF8E30020E8F9E10DFC0E1A1B0C3FEF98C3F661B018407F80067F330D8C0F033E003FB1F0C860E0F8EC01FD083E079F07C707CFF003F061F03FF01CFE3E18040FD20FE36F8123FBC001F8F8307FF0063E3E043F0F80CF8F318377E000F9F01031FE003F1FB00F9FE4039BC206E3F600F3F8F0CCFFE01F3FFC041FC800E7F780FBFDC078F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9EF97307C83CF2724407F001F0C7C738EE7901C02600FE0E10925F421EE1FFFFF0131C427DFC1FCF677B15F23CFF1DDEE603B4E3FC01E1C7E7E6FFF000107EC04F87E7807CE106CFFE7F01F2678721FF9C0C78373CFF8787979CB8D43C673E8EFC7B58339CF6172F0C478D33DC4F262280499F4C3F7C756267122BF9E4AC0C37DBC9A1FC37B83796C3599F673B690992E00CF81C0843DCC76EE6272D7103E337902BDEDEAEFCFE20F9E903EE6EDD7E3F820254954CCCFAEBDD619E19F618AA32C37F87FFE007E1C7738FF8FB80FE3CFE67FFFBF00FC01F98FFFD7F80E007E23FFFC1F01F007E07FFF07E01F00FC47FFE07C03F00FCC7FFE0FE03F19FC67C3C1F",
	mem_init2 => "9CFE7BF9EE1F0EE73F9CFEFA0F87F39D0EEC7A0FFFF11F0F4C6A1FFF807E1E9ED43FFF04987B6328FEEE3A212DCEA3FBB865F33F0C47FDF0471C9D623F3BDE7ECD2350F07879D8F4D3E8F2193C8003CD0FDFC73C5ED19C403CFDE0FDD6A0FFE031C10FAC1F98C4439F1AFF807980F203BFBF00FF33FC2003060E643BB079E6C753914FBF3F3E9C4406CE485717DF30E19E86420DFDE616847FEF9D9E41CAE06F83830E660F78738D0F2FF1E3A7D0631F8FE063E35E01C003FFF3E67EFFC1FE9FF7E000621C13EFFFE00002180FC0DBC0406BFF7C3DFDF801DFF2647019EDF0C5987D8D0E30046DF90B0B1FA338FDE09EDA0F1F1FFAF61C7CF87FEFFC4631E430",
	mem_init1 => "0800001C07F0000FFFFEFFC3FE7FFFF80000070703FF87C000001FFE7FFFFE000F807000CFE0007FF8000FF003E01FC39F050E0CFFE00003831E1F7FE00FE0463FFFF0FF0700FFFFC1C0001FFFFBD079E1FF38F1E398F07FC7F0FF83F0F8383076FCDFC781180FF83FF0FEE1B4C4CF8D051C70F0FE199BEC200FFBA00003C0F472766C886E8001FE1CF0BE1F0FF0E3037C006F2F1B0382037879C09C307A8BCE02E083F44E300E0C1EC273803C10FA0BCA006183A8A71901C009C8CCF807C083D9C8C80F8001E800081FC8383E028C1FF6381CE0F70FF788007E799F99F0003F9820F9E3C087E0700DF1FC0183FE73DDFFE700C7BC01FFEFEF1F800F3BFC380D",
	mem_init0 => "00C0C1DB27A602FAFE47EEDD933F8000C3F9A03320B0C1F9E70E02FF27FFB806B8131C033007D8233C3E00E3C7F04036027F912E00F863E41CF1903383838601F003F8182007007F87C20FCFC4E0708078383E0C1003803FC3C203E3F04078403C083F0C0800F007E1E12FF02000B87007F01000C0C0FFFFF800C07FE50EC0800001FFFFFFFF08807FFE00000128001FF787BC53CC08FFFFFFFFCF100301118BFCB83F60200003FEFE3F000000001FFFFFFFFFFFF87F1FFFF800000FFE00001C0FC1FF0FE1FFFFFFFFFFCFFF0000000000000000003EFFFFFFFFFFFFC03FE07FFF80000000C0000000000010FC0FE3FFFFFFFF3FFFF8FE000000000001F80000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A78133FBC0F9F2F0047FF80F7FD611BF9C01FEFA02FDFF803BED1C07C6FC0739E10001FA0007FE20A3FFF81FFFFC1F37F0000C0080020F0003FF00003F3FFFFFFE3001034F0FFFE03FBF80000100FF01FFFF7F800200007FFFFFC03C0200007F803FFF7F000000001FFFF82455008082A2040142800101110000008010020422201010000A0104A01000401A050004032011008441043000028080804040000A08090000008008008433FE9040007F0020845FF7BC93FFB4B1C5600001E001FFCF9FFC0FF1FE7DF0FCF61802080F00702731C2387E779F81FECF1FFC03802738E181FC9FF0F9FF86BFE0E7DF8FFEFE78F3E811078E07FFF07F8E7FFEC2183D90",
	mem_init2 => "63FF03F0C3FDC3DC18FFBBC93EFFB160338266314581037EE4332379832CC8F3EA07101A0FC300F083C00007FB00F18ED83BB8FF327C981C0807FEF80FF007007003F803FD80C00000FF00FF9ECFFFFF7FC018980C187FFCF807F0873C30000007FD81C3801CFC00FF9F9FFFFFCB031BD81FFFE1EF8004F007FE1FE101E3FDBE610071F83E307B9F07C1F3FC3FDFD98842F0E180CF89F9F1C1E47BE24CC03E3DC0F0F8E248221D8BBF8388213921DCE3A0EA91A706DCE0DB4C760D43F803F83F81F697009CFC7FC5D6458DF03A03E34FFAFE606F0FF4F92DE3F02403CE263E87F103806C0464F8FC0F61FEFBFBA1F873866C7191FCFF0C71EC0D7E76FE233893",
	mem_init1 => "8D6C3D1FA7CBCFAC3112E3F3F9C378ACC2A07C4765FC0110A0189FEEFD39C7B11004E32F9E740FFFBFF00CE01DDDA3F7F037D8386FC2FFECC13E0361E47FF45B8F21681297FF43CE7C327FC1C9035CEBEE3F80CBF1F7E626417F39FF878B3746FFA46C1B19E1F0039F1F339F9F8E673C1FF801FC30F01FE03FF1FF00000001FF003F83C001FFFFFFFC7C1FC0003FFC03F803E0C0FFFFFFFC01F87E1FFFFC000001FDE1FFDF8FFF0C01FF7FF000FF040FEFFFF001E73F3EFFC100003C3F9DE7FF807FFF8650FDC00400C001BC7EFF001FE00DFFBFF8003F0387FC39810000001E1FBFE000F0009F007EFC1F7807F3F9E000400FF80187F00000FF80D820E3BFFF",
	mem_init0 => "FC1E1EE3FF00F830BF8FE017807E0007FFF01C1E011F0180F7FFF0C7BC7FFC007F70F7FC07F00E0100F3E700007E000007F8000000FF0383F03FFFC0F83C03C7F1EFC8001F8F9FF03FFC6F00FEF8C3180FFF70F8FCC07FC03FCF003D3F01E0E1E0388873F787D41FFC1ECE7FF7E06BFE2022CD21BFFF848021C69F25921E07C41E0C80EE0603DF430F0FA4FA358F38038300CFFFFFFF00E60C1FFE3C7F883E101FDF9F8FE01E1F1FFFFE01FC0001FDF00FC0F860F9F4001FE38FE7E6003F8000707005E0000080C0703F8F0FFF1801F60C7FE3C00FF90FCFDF00FC0033FFB042C00003FBE2710FCD3CCFDE0639873FFFFF830FF8718301FC1D773CC1FF80FE71",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1803600FF00FA2006CFFC9FF1B006060308007EFBFF47FFFF0F91ED8C00380F92062C0FE987B51FFAFFBD80F4238C003727E0043ECE0227F9033E9D801FD8047E03F7011BFC840FFE007FE001FC9CC06FF4037A11FF00CFD0470B7B809FF000F9027893FC489E22FF003FC8017EC9A23F781B9CC88E67C737E199F1C878C47C3E1C390F8CC7C763C7B1F1C9F86CF87A9E193F0ECF87E3E313F4F878FC3C3A1E1DAF0EEFC763E3B0F1D9F8643C725F1D0F8EC7C663E3B3F199F8C43C7A5F1D9F80C7C767E1B1F0D878743E3A7F190F8EC7C763E131F0C97C64FE331E19AB8CCFC663E313F8D9FCC43E237F19A78CC7C667E3907189FC043C630739BF8FDFCF61E",
	mem_init2 => "310300800663C7F7E3F3FFF9FDFE0181F0C083DFBFFFF5F3FAFFFC1801D1810FFF3EDFC3C3E7BFF02003A3043FFD7FFF8B8BCFFFE0000E0408FFFBFFFC36071FFF80003D10287FEBFFF4701E3FFF04006000E7FE0FBFC3FFF1FFF80801FFFCF0018100700063FE0FDFF1FFFAF001EBFF00007FE03FFFE7FF9C0F04005800010000BFE95FFFD3F613800000001FF9105FFFFFFFF7F79F0007FBFD00F0AD3C307DE43F82010FFFFE0C0167AFF8EC0FFC800E0021C00025017C001F980300DF91E005000F87DFFF1FC363FFBFE712708FE7FF360CC6F88FCB0E7F60010F0793883FCCE059001706FC182FE5FAE7E0700CFF2D0187A61EEA1FBF72A01B9EF1733E0B",
	mem_init1 => "F6C07FF807FF0787E1F9F0C0FD407EBC191B2F841B47C9A3E4F093787D943ECE1B278F93C7C9E366F1B268D9BC64DE3E6D1F3E849FC7CCA3E7D09B78FD943EFA13770FB287DFC26FE1F270F9F84DFC36CE1F67099784D9C3ECA076F09B087D840ECBC36503F281FC3CD06C7F801FC30C7083FA003DE3C610FF4047BC38C23FCC1A678F3247FB807DF06438BE340F1E1D870FE283F1E39871FC403E7C130A1F9507C7C36161E8A0FC7806B83F001FCF00D707A003F9F018F0FC003F3C031E0F800FA7C1E3C3D001F0F8D8707C003E3F071E0F980F8FCEC384F10378019C007FE00FF9F47EFFFF69BF9C000EC30000E18041FDF87F7FFE0E3FC30C80860043FEE1",
	mem_init0 => "FFFDFEFEFFFF3F8F9F8001C00000000000BC104E1800000000000183FFFFFFFFFFFFFFFFFFFE00000000000FDF0000001FFFFBE0000000003FFFE0019FFFFEFFFFFE000FFC0001808000038FFFFC0007FFFFFFFFFF0000FFFF00000000007FF880021FFFFFFFE3800E7FF0E00020181FFBF00207FFFBFFA082FEFD803000183FF00027FFFAFFE080BEFA80A0409FC00FFFE7FC0C39E98300FFFD80FC3C6063FF0C0A07F003FFF9801CFDF07FF7C001E0C3F3E01000087FFBFFE6001FFFFFBF0E3F7E5FB7F8DFF8FF8C39EE000C400001FFFFFF7FFE03FFFFC00000001FFFFFFFFFF003FFF8000000603FFFFFFFFFE00FFFFC03E001C07FFFFFFFFF801FFFF800",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAOUT_bus\);

-- Location: MLABCELL_X28_Y11_N30
\aud_mono_1~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~86_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a237~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a205~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a221~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a253~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono_1~86_combout\);

-- Location: M10K_X14_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9F8E00000C3EFFF8F838700060E3FFC7C7878302071F3E3E3C3C381078F9F1E1C0E0C1C7C79F8F060F040C3EFEFC7C20306001E3FFE7C70100020E1E3E3E3C1C100079F1F1F3C1C180038FFF8F9F1E08003C7CFCF8F0F0E000E3C3C7CF878F0E0E1E3E1C7C3C787070F1F1F1E1C383038F8F8F9F0E1C18187CFCF8F8F0E0C1C3C7C7C7878F060E1E3E3C3C3878F070E1E3C3C3C7878783070F1E3C3E3CFFF8000FFF0E0003C7FFF000F1F0001EFCFFFC000FFF800003C7FFF00079FC2038387FFF000FFFC00107C7FFF80033FC18387C7FFF00077FE00007C7FFF80061FF0818787FFF80003FF00083C7FFF80001FF9C187C7FCF9C063FF88003C7FFF9E001FF",
	mem_init2 => "9C183FFFCF0C003FFFC00180FFF9E0003FFC187BC7CF1E0073F783007CFFF9E0001E7C3067CF9F1E0063F7870038F9F3E0061C7860038F9F3E00E3E7870038F1E3C60C3CF8E0878F1E3C60C3CF8E0070F3E7CE0C38F8E3871E3C78C1838FBC7071E3CFBE1838F187061E7CF3C1070F3870E1C7CF3C3871E7860C1C79E3C7071EF8E0C3C71E3C70E1CF8E1C38F1C3870E3CF1E1838E3C78F0C38F1E3879E3C78E1C78F1E3871E3C78E1C70F1C3871E3C79E1871E1C3061C7871E3871E3C70E347871C38F123C76CBC78E3470E1C3870C2870E3C70E1C3871C3870E3CF0E1C7C0007C3001FF9F0E7C0003C70E3FF1E081C0607FF8003F041FFFE0078E1C3FF1E10",
	mem_init1 => "788007BF3C13F9E1878C007BE1C33F3F387F80073F3C01F9C7CFFC3000E183BFFFF867C3063E1801FF879FFFF041E0001FFDF847CC0C3E7F83DF8E063DE0C1F7861FF8F0C3EC003C3FC71F9F81FFC00000007FFFF80010181C01861F9FFFFFE380000000FBFFFFFC18000F8F0F8FC3E7E3C00080C0F8FF787F3C1C03840707F7E7F3E040E0E0FCFC103C1E0F8F9F07C3C383FFF03060E07F7FF83E02060F0F87E7C3C3C3F870F0F07E7E783E0E0F0F0F03C3C7C3FFF86060703E3E7C1F0F060F0781C383C3FFF8F060203C3EFC1F8F060FC7C3C38381F9FCE0F0383C3C3C0F8F0E07C3C3C3C3E1F9F8E0203C3E7FFF0F8E0407C3E3C3C1F1F9F9FC60383C3E1F",
	mem_init0 => "1F9F8F8406030303BFFFFFDFF0000000003FFFFFFF00000000FF8FFFFFE00003E1DFFEF80000043C7FFE7FFBFFE6000001871FFFFFFFC000000E3FFFFFFFFC0000000003BFFFFFFF80000000C3FFFFFFF00000040E7EF9FFCF1E18200063C1FFFDF1C3C0060C7FFFFF9F080000E1FFFFFCF8E1C1800018FFE7FF9F3C18000007FE7FFFF1C0000018FFF7CF9E1C3061830F1E3CF9F3C70C180063C7DFBF787041830E3C78F3C78F1C3860C3879F7CF9E3C3060C387BFFCF1E3830C1C3871EF8F3E3870E1830E1C78F3C7C70C0070E3EF8E1C38E1C38F1C7CF1E1878E1C30E1C78F1C3870C1820E3C7DBBE7871C1060C3879F3C78F1C3864C3879F3C79F3C78649",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7FFFFC0000FFF01F00001FFFFF80001FFFF800003FFC03000007FFFFE00003FFFF00000FFE00800001FFFFF00001FFFF00007FFF800000007FFFFC00007FFE00007FFFF00000001FFFFF00001FFFF0000FFFFF0000000FFFFFC0000FFFFE00001FFF00000007FFFFF00003FFFFF0007FFFC0000001FFFFF800007FFFE00003FFF80000001FFFFE00001FFFF0000DFFFC0000000FFFFFC0003FFFFC0000FFFF02000003FFFFE00007FFFE00003FFFC1800004FFFFF80001FFFF00000FFFF8080001FFFFFE0001FFFFE0000FFFF80C00000FFFFF80007FFFF80001FFFE0700001FFFFFE0001FFFF80000FFFF81C00C071F8FF0000FFFF800000FFFF000070003FC",
	mem_init2 => "3F8C07F3FE000007FFF80003FFFFFE1FF8007F3F800181FFFE0000F0FCFF0FFF007FFFF000003FFF80003FE47FC1FC003F87FE00401FFFC1800FE03FF03F180FF0FF000007FFE00003F30FF80FC000FC7FC00001FFFC0201F003FE07EF00FFBFF000007FFF00007E03FF81F8001F8FF800003FFF08001F80FFE07F0007E3FC00000FFFF8000FE01FF01F8000F9FF8001C1FFFF0001F80FFC1F84017C7FF000C0FFFBF0007E07FF01E01F3E3FFC00207FFC18801FE0FF807F800FFFFE00080FFFFC6007703FC019E003FFFFC00001FFFE3803FC0FF80C3C03F8FFE003007FFFFE00DF07FC031D3CFF3FFC00C03FFFDF8047C17F810F8C7F0FFE00701FFFF3C03F",
	mem_init1 => "F00FC0CFC23E07FF801800FFFFE003F8FFC02FC3F001FFC003841FFFC1803C0FFFE0003C1FFFC000F60FFFE0C06601FFF8003F0FFFF8003FE3FFF07007C0FFFC0007C7FFFC000FF8FFFC0003F03FFF8001F3FFFF00003E3FFF0200FE07FFE0007E7FFFC0007F1FFFC3C03E007FF0001FFFFFF00003C3FFF0700FC3FFFC0003FFFFFC0001FFFFFC1003E30FEE0000E3FFFE00007FFFFC0C00FFFFF000007FFFFF80003FF7FF80007E63FDC0001FFFFFC0001FF9FFE0000F387FF00007FFFFF00003FFFFF80603C01FFC0001DFFFF80000FFFFFC0901FF07FE00001FFFFF00007FFFE60000F843FF800001FFFF800007F9F8003E3FE0FD800007FFFFE00003FE7F",
	mem_init0 => "80001FFC3FFC0001FFFFF80001FF3FF0030FFF0FF000007FBFFE00007FFFE00003FFC7FE000001FFFF00003FF3FF007FFFE1FF0000180FFFE00000787E0021FFF87FE000003FCFF800030701F83FFF8001FFF80000FFFFC000C0801E0FFFE0787FFC00003FFFFE0003C01F81FDFE07FFFFC00007FFFFF0180601E004FF03CFFFF00001FFFF3C000E007007BFC0FFFFFC00003FFFCE0078781E03FFE07FFFFD80000FFFF7E00F180F00FFFC0F7FFFC00003FFFBE0018003E03FFF0707FFE00001FFFFF803E780F00F3FC18DFFF800007FFFFC0060E07C07FFF0F03FFF00000FFFFF0013F01F80F1F83E07FFC0000FFFFFC007FF07C0307E3F01FFF800038FFFF8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B871E3C70E3C78E1C3861E7871E3C70E3C70E1C38F1C78F1E3879E3C70E1C7861C3879F3C70E1830E1E3C71FC7FFFFFF0180000C00FFFFFF7E00003063FF00007FFFFF80000000003FFFFFFF80001F7FF080000FFFFFC00410000001FFFFFFC00067FFFE00000FFFFFFC00380000007FFFFFF00001FFFFC000001FFFFF801E0000003FFFFFFC0000C3CFFE000007FFFFF01C000000087FFFFFC00001E3C7820207FFFFFF0F1C100000FFFFFFF00043C7CF0001001F3F7C3FFCE000007FFFF3E10003FFFFCF0E000E1F3C17FFF8000003FFFFF1C00187FFFF0C060F0F1E387CF8300021FBFFFBC00003E7E78F0E041FBE387C7C383061F3FFFFF1800107FF8F1E",
	mem_init2 => "000FDF3C3C78F00000F0FFFFF3C3000E3FC30F1E1C3F3E7FFC780020F1E3FFFFE000078F8F0E3E3F3F1E3C78F9E00000F1FFE3E383070E0F878F0E1C3C7CFCFCF00070E1E7EFFFC183870F0E1E18383FFE7C78F0000000E7F7EFC7830E0071EFCE0C38FFFFCF9E000020C3FFFFFC70C380043CF8C1C38FFFFFF9C0000E1C7FFFFF861C3820C3C78E1C79F1E7DFB80000C1C7FF7E7061E7861C38E0C3879F3FFDF9C0020C18FFFFC70E183061E3C6043CF9E3CF9E180040018FBFFC70E1C30E3E7860C18F1FFEFFE000061838F3FF8F1C3860E3CF84083871F7FFFC00000003FFFFC03CFF000FBFF00003FC7FFFFF00000003FFFFF0001F7041BFF80083FE00FF",
	mem_init1 => "FFF00000000FFFFF0003F847FE7C0000FFFFFFFFE000000007FFFFE7000000FFFF800007FCFFFFFE0000000003FFFFFE0000071FF00001FF7FFFFF00000001FFFFFFF00BC00003FC0FF1FF0FFFFFE00000000FFFFF7800DC00000B033DFFE78FFFF800000003FFFFFE0000003807803CFFFFFF81F8010000007FFFFFF000000001C00001FFFFFFFF8000000001FFFFFFE00000000003987FFFFFFE0000000001F7FFFFFFFF020000001E3FFFFFFFF800000001FFFFFFFFFFE78000000FBFFFFFFFFFFFC000007BFFFFFFFFFFFC0000000FFFFFFFBFFFE000000007FFFFFFE7CF000000003FFFFFFFBEF800000000FFFFFFFFE78000000007FFDFFFFF3C000000",
	mem_init0 => "0063FFFFFFFFC2000000021EFFFFFFFEF000000020F7FFFFFFFF808000000F7FFFFFFFF80000000077FFFFFFFFE000000007BFFFFFFFFE2000000039FFFFFFFFF7800000000FFFFFFFFFB8000000007FFFFFFFFFC000000007FFFFFFFFFC000080001FFFFFFFFFE1800810018FFFFFFFFF08000100087FFFFFF7F0C000080083EFFFFF3F84030000063EFBFFFFFEE018000073EF9F7FFFE7088040021E7CF3CFFE78E8304030F6CF3C7BB38E1820130F7FF3C38FFCF0000003FFFFFF803C03023F8007FF1FFF8007FF807FE0001FC7FFC0000FFFFFC000FFFC1FF0000FFFFFE00007FFFFE00007FE07780001FFFFF80001FFFFF00001FFC3FE00007FFFFE0000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "07FF83E0083F0FF87FFC00007DFFFF81FFE07E0703E3FC7FFE0000007FFFE01F301F81C0F87F8FFFC0401C0FFFF80FFC0FE0003FFFE3FFF0000183FFFC07CF81F0381F9FF1FFF8000071FFEF80F7E03E0303E7FC7F3E000078FFFFC033F00E00C07FFF0FFF80000E0FFBF038FE07C0E070FF83FFC0000787FEFC0FCF01E0781FFFC0FFF00001C3FFFC007F98F001807FFEFFFC0001F07FFFEF03F03C1F0003FFFFFF00003E0FFFFF08FC0781C000FFFFFFC0001E07FFFFC7FF80C000000FFFFFF8000781FFFFF83F818000000FFFFFFE0001E07F7FFD83F0781E0003FFFFFF00003427FBFC7DFE1F0000007FFFFFC0001F1E0FF3F6FFBEE000000FFFFFF00007",
	mem_init2 => "C3F0E0FF7FC3F020000EFFFFFC0101F0BC060FE7F0FC100001FFFFFE0000F80F00F0FFFF3F8000003FFFFF80001C070007FFFFE7E0000007FFFFF81C0F01C000FFFFE7E0000000FFFFFE0001E038000FFFF9FC180303FFFFFC0003C1FFFFFFFFF8F8040202000886020005550EEB093579556C013BFC0C2FC0013FF9803FFF1181FFE00DED8801F8010FFD800FFE01CFFDD801FEF848F041F8C0F07FF0E060E2F2FEC03FFF023F7F20367E1E123B93FBE1005FFF800FDB818BDF0E0E0E04DFD8C0DFF10087CFC0C3C9C1C7C7C287E74067FFE003F360E2F3E063F040F3FB2003FF7010FFF00078383B713019FC001FFFF8083F181F7E78087E081F7F18003F08",
	mem_init1 => "0D7FFC0C3F0C0FFF0801FF0807FFDD000FC005FFCC048FC103FFE000E7E007CFE788E3E006FFE000C7E109FBF52032F181F7E1B1B9F210BEF09051F090F9FC9039F2907DFC985CFD1134FD5D1C3D9C5CFD1C1E7B073BFE1E4C3E1E8ABE06079E0E9E3C2E05B5070F161F179E07079F13171B30601F8000FC7E0C5380FC3FC001FFE10D83F0121FCFC07FC03FFB80007FE0007FFC001D0BF033E007FFC005FFE0011FFE023E001FFC001FFFE001FFE003CFC3810F800FFF0007FFC000FFF800FFF063E1C007FF8001FFF003FFF6001FFC00FFB011FFE003FFF8007FF9003FF001FFC000FFF8007FFC003FFC0019FC00FFF0007FFC001FFE001FFF000E7E005FF8",
	mem_init0 => "007FFE001FFF0007FF001F98003FFC003FFF8007FF8003FF8007E6001FFE001FFF8002FFF000FFE081F10103FFC007FFC001FF9C063E3C3C7C1010FDF000FFF000EFE203C78F811FC00E7E3C007FF83811F9E0FFC0E7C7838F9F1E00FFC008F9F8303B7077FEC00FFF80033FC2067FEC0E3C0C3E1F0003FFE001FFC003C7F381FF800FFF0007FF8000FFF000FFE0C3F9C007FFA003FFE000FFFC003FF003FFE007FFC000FFF0007FF4004DFC08FFB8007FF0007FFC001FFF0007FE00FFE000BFFC003FFF000FFF000CFE003FF0007FFF000FFF8007FF800776003FFC001FFF0003FFE000FF800FCF801FFC001FFF8001FFE001FDE043FA800FFF800BFFE001FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: MLABCELL_X21_Y12_N39
\aud_mono_1~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~87_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a125~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a93~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a109~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a77~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono_1~87_combout\);

-- Location: M10K_X14_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "03F01FFC007FFF800FFFFC03FF003FF00007FFC007FFC007FE00F003FC03FF0007FF8001EFFF803FE007F807F0017FE03FE007FC03FE007FC00FF003FE00FF803FE00FF801FF007F801FF007F801FF00FF001FF807FE007FC03FC00FF00FF8007FC01FF801FE01FF003FC03FE000FFE03FC01FE00FE007FC3FC23803FC07FC00FE01FE007FE3FC77803FC03FC01FE01FE01C0FFC03F801FC03FC01FE07F80F807FC03F803FC03F803F707E03F807F807FC03FC07F80601FF80FF007F00FF807FC0FF83E01FF00FF00FF00FF003FE3F80FE00FF00FF007F80FF01703FE01FE00FF01FF007F80FF9F003FC03FE00FF00FF8007FD807F803FC01FF00FF00FFB3007",
	mem_init2 => "FC03FC31FE01FF007F6207FF00FF8071C61FE03FE0007FE01FF0C73C43DE01FF007FE003FE01FF803FF007F801FF007F803FF003FE00FF803FE00FF803FE00FF803FE00FF803FE007FC01FF003FE00FF801FE007F801FE007F801FF003FC00FF803FE00FF803FE00FF803FE00FF801FE007FC01FF007FC01FF007FC01FF003FE00FF801FF003FE00FF801FF007FC01FF007FE00FFC03FF00FFC03FF00FF003F807FC01FF803FE007F807FF001FF007FE007FC00FF801FF003FE007FC00FF801FF003FE007FC01FF803FF800FF800FF801FE003FF001FF803FF007FC00FF803FF003FE007FC00FF803FF007FC00FF801FF801FF801FF00FF80B87FF803FE00FFC",
	mem_init1 => "01FF007FE007FC00FF801FF007FC00FF803FE00FF807F801FF801FF803FC01FF007F801FE00FF007FE007FE003FC00FF007FC01FE00FF807FC01FF001FFF007FC01FE00FF007F803FC01FE01FF00FD7BE01FF007F803FC01FE01FF00FF00FE00FE00FF00FF00FF007F007F807F807F807F803F803F803FC03FC03FC01FC01FC01FE01FE01FE00FE00FF00FF00FF007F007F007F007F807F807F803FC03FC03FC03FC03FE01FE01FE00FF00FF00FF00FF00FF007F807F807F807F807F803F803F803FC03FC03FC03FE01FE01FE01FE01FE01FE01FF00FF00FF00FF00FF80FF00FF807FC07E61FE219E30862108000000000000000000000000000000000000000",
	mem_init0 => "000001FFC0000000400000FF00000001D00000D000000007E0000000400010000000000020007FFFFDFFFFFFFF47E47FFFFEFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFDF907DFFC1D7FFFF81FFFFC201FFFD8000E000000000000000002C0000001800000000000000000000000000000000000000000000000000000000000000000000000000000000000400000080FC0000001F4FFFFFFFFFE0EFFFFFFFFFFFFFFFFFFF40083FFFB3D37800000EF10500A020120000400150018001541080000001003004000100048028020000010080000000048885094021000202000080204111050000100002100082008102000002002001024001834520A00C40C0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0FFE1E00FF803FC01C0FFE001FFFC003FF80000FF00FF00007FF800FFFFC00FFC003E7F803FC0101FFE003FFFC007FF80041FC01FF0001FFF000FFF8007FF003F81F00FF8000FFF8007FFBC01FF800FF01C07FF0003FFF001FF8001FBC003FC0003FF8003FFF800FFF000FFF801FF0080FFF800FFFF801FFC00FE00203FC0301FFD001FFF003FC03F007FE03FE03C03FE01FE01FC03FC007FC0FE01F83C03FE003FC0FE01F01FC1FF800FF80FE00FF807F80FC1FC03FDE03F80FF000FFC0FE0201FC07F003FFC07F03F01F03FF001FE01FE001F80FF8010BFC07F800FF01FF001FF00FF800FF01FF8007F00FF0001FC0FF8003FC03FC007F807F801FFC03FC00",
	mem_init2 => "07F01FE001FE01FE005FE01FC0007F807F801FE01FE03E1F803FC001FC03F800FF00FF8001FE01FF003F803F807C03FC07FC07F80FF001FE01FC07E80FDDFF003FC03F800F601FE03807F01FE003FC07F80F807FE00FC07F00FF007F807F01FE01FC03F807F807F00FE01FE01FC07F807F00FE01FE01FC03F807F807F00FF00FF01FC03FC07F807F00FE01FE03F807F80FE01FE01FC03F807F807F80FF00E700EE03DC339C03FC07F807F807E03FE01FC0FF01FE03FC07F007B807E00C31CC711CE718E61DE03F8C71C01F80FF00FF13E03FC01F81FE00FF807C01E618FE01FC01FE01FF00F803FE007F03FC01FE00FF800E21FF003FF9F001FFC00FF80FC07F",
	mem_init1 => "801CF803007FE187FC0FC03FC01FF003C07FE3C63C0FC01FE003FA0027FFE003BE01803FFC01EF80FF80FE7187003E0FFC78C700FC018E79C700FC07FC107FE7B007FC00FE00007FB8600FFC01F807F807F00FF00FC03FC03F807F807F007F00FC01FC03F807F80FF00FF01FE03FC07F80FF00FE01FE01FD03FC07F00FF00FE01FE03FC07FC07F80FF00FE01DE01FC07F80FF00FF007F01FE00FE03F807F01FE01FC01FE01FC03FC03F80FE31CC23F807F007F007F81FF007F03F8C77C0FE81FC03FF80E72FFE01FE47C00FF82203F807FE7800FFFF001FF87803FC07C87E00FFFE007FC1F007FE0400FE01FF07007FE3C00FFC0003FF03E01F801FE6001FF80",
	mem_init0 => "003FF8000FF803F81E007FD9003BF0001FF80F00FF00FF07C01FE0000FFEFC01EF01E01FE03F80F807FC0C83FC0FC03FC07007F01FE03FC0FE5F803FC1FB000FFC03FE007FC00FFF00FE01FF800FC07FE00003FFFFC007FC07F00FF801FFFBC0F801FF807F01FFC001FFFFFFC01FF01FE00FF007FFFC007FF3FE00FC01FF00201FFC007FFF803FF03FC07F807FC0003FFE007FFFF003FC01FE00003FF8003FFF001FFF9C00FF803FE4001FFC003FFFE007FF0003FFC00FE06C03FF800FFFF000FFF8007FE00FF80000FFF003FFF000FFC00001FE01FF8001FFF001FFFF803FF003FC1000FFF0003FF800FFF82007FF003FF800FFE001FFFFC01FFE001FFC01FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FC007FD01FFC0003FFE000FFF800FFF201FFFC01FF8001FFF8007FF0002FFE407E110C1FF201FFC0043FFC081FF3001EE677BC078DFBF003FFE7064FCC8F980FBF3F0007FEC000FFF98003F303FE000FDF89013FF2007E646CE019F8B3E003FFE000EFCF800FB3023F207E7C4878F9F0007FF02064CCFF89811FBF300FFE001E1DF8003FF03F6000FFEC8003BFD007FF063FC40CDF999017FF003FEFC000DFF801B3803FE40007FFC001FFF001FFF400ECF801FF8003FFE000FFFE003FF803F8300FFEE000FFF800FFF90007FF80FFC001FFF0003FFE001FFC001FFC007F00007FF8007FFE000FFFC0067E003FC0003FFE0007FFC007FF818303C00FFE000FFF",
	mem_init2 => "000FFFF001FFE00FE000C1FF0003FFE001FFFC001FFE01FE0021FFC000FFFF803FF0007F0EFC01FF803FF800FFE0E0C1FFC083F303E7C7EE009F801FFC003E3E7C007FF859F801F3E3E640EFC00FFF013F1E3E043EFC0CF800F9F3F3C007E487CF811F8F1F060F7C0CFC081DF03BF021F463EFC08FC18F8303FE067F0C1FF81FF8007E207FE007E083F301FF823FC007FC0FFC003F007FF000F801F980BFC12FC207FE0CFF001FB03FF4007C40FFC08BF113F202FF06CF800FD81FB8007E607FE041F003F381E7C04FCC07DF0F9F003E303E7C48F8D1F9E073E043E681EF81DF800FBE0E3E1C7C387CF039F860F1E0E3C1CFC1878F0F1F0E1E1C3E3818FC70F0",
	mem_init1 => "607BE0C3C3C3CF0A33FB4E8007FF800FE01FF800FF83FF80FFF0000DEFFF001FC06FF003FD8003C1FCC00FFE01FE00FFE0C4E03FFE004FE3F9E01FF805FF01E7E079F83F7801FFC03780FFE0037F00DFC03F900FE407FF004FFF00000FFE007FC05F201FCE0FF2017FE0007FBFC007FF807FE003FFC00027FF001FFE0103FFE021FF803FFA00BFFFE001FFC003FFC03DFFF001FFC007FFC003FFF8007FF803FC000FFFC000FFF8007FF8007FFC007FE003FFE001FFFC003FFC001FFC00FFF0003FFC007FF6001FFF800FFF803FF0003FFE000FFF0007FF801FE6000FFE000FFF000FFFE000FFE007E003C3FF8003FFF001FFC3C003FC00FF4021F9CFC073FDC0",
	mem_init0 => "7FF079C0C3F800FFE022F81FFC03FC00FEE01E3F1FEC037F807E701F3E0FE601FE803F3C0F9F07FF013F801FB803CF87FB013FC00FB807CF83DB81DFE007FE81EF81DFC007E003FA80FFC1DFE007F801FEC07FE05FF003F800FFE03FF0FDF001FC00FFE03DF07DF801FE007FF01DF83F7E01FF003FB00FFC1FFE003F801F981FBE07FF001F800FFC07FE07FF800FC007FE07FF80FFC007C007E603FFC07FE043E243F201F7E077E043F061F060FBE07BF070F070F96039F879F8187838FC003FF818FC383C18FC081E781DFC083C3C7C000FF80FF003FFCDE001FFC9807FFF80C0FF007F8C47F1B380E6FE001FCE47201FFC6437180FE603F89FF8073F0907E3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F1FC807F001F8807F311BCD87FB00BEF81F01DFC000F9F8BC783FBC4DE003FFC0067F7C804EFE101F04077B00C07F70003FE4023F1FF807B200FFE0003F860207FE801FFE180F874327F0001FFB0007F7E001FFC007F8000FF00003FFC003FFE000FC7703FC0003FF0003FF7000FFF000FFE001FC0001FF8000FFE0007F17E03FA0007F8000FF90003FFB003FF8003F00003FF0003FF0003FFF800FFFC03FF8001FFE003FFBE007FFD001EFF003F81007FF8003FFFE00FFFC03FDBFC002FF0807FE0037FC0403FFC80EFF0007CFE4023F0E07F78001FFE601FFC4037F809D6FF001FFC003FF8000F6FF100FE001F9C06C7FF80007F001F9F03E74BF80E7F040F",
	mem_init2 => "C503C3C1FC007F808FE103FBCDE6407FA00FE480FBE0FE4179F807F01079E47E2130F841F8301FE07E0914FC01FCB80FE03FF81C7E01FF9848781F3C043F01FCF80EF81F0E065F81FECE07F80FC7804FC01FC301FF07FF000FC03FC701FF07E3C007E007E001FF01FF8143F003F100FF81FFE021F013F0E03FE07DF031F819F8703CF83CFC00FC19FC003E383E5C383C0CFE001FFC1F3C1E1C0F3F0E07FE0EFE001E07FE0007FE06F0401FC07F8007FC05F81E03E07FC0F3FA01FA1F8007FF00007F803E0FFC001FC03F8FE0107FC0300FF01FFF01F80FF00FC9FC00FFC03F01FE03C5D80F81F80FC0FE4F07F80FC07E0FC0FC07C07E07F04807E07E07F03F07",
	mem_init1 => "F07C07F01F87F86C07F07F01F805BFD03F83FC0182FC0D81FC0FC07C0DC3FC07D3FF0003FF0C00FF07F07F02D0FF00F07F8013FF80D07F80DA7F00DFFF803F7FD001FFC0007FC003FF0023FFC007FFE0007FF003FDEC00FF0040FFC0007FC0403FE00E7FF00FFFF007FFFC00FFFE007FF0003F80001FE0000FF8001FFC0200FE00FFFC007FFF003FFFE003FE019FFC3E03FC0780FF80007FDF801FC0FE03F2261FE01E07FE00F807E03F83E03F01F03FC07C07F8800FF07F07F01F83F01807F80B01FC1F07F01F81FC0BC5F81F81FC0B81FE0B05F80FE07E01E5FA07E0FE01F05E47E07E03F07F01F6FA07F07F0037FA05F05F01FE03603FFF00FE1FE07C1F81",
	mem_init0 => "F81F80FE0D00FE5F823F9FB013FF20FE01F01FC9A01FC7E01FEFF0101FC07F050077FF006CFFC003FF0B01FEFC0FF80807FFC00FEBF400FFE00FCFE01FFF002FFFE001FFC100FFF203FC0F01FE8003FFF800FFF8016BF807FFC0017FE000FFF8003F80901FEF00FF00007FFE007FFF001FFC00FFFA000FFC001FF8400FFD001FDFE01FC0F01FDFC43FFE005FFF0400FF0381F80FC05E03FFC0380FFF000FF03F00603FE7E0001FF80007FFC001FF9F01FE03FF003F03FE007FFFF803F807F803F00FF803F9FF001FFE7E00FF00FF0003FFF001F0FFC01FF00FF01FC07F80381FFC00FFDBF001FF80F81F007FE003F9FF801FFC1003FE00FC03F80FFC00FFFFC0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: LABCELL_X27_Y11_N36
\aud_mono_1~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~88_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a29~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a61~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a45~portadataout\,
	combout => \aud_mono_1~88_combout\);

-- Location: LABCELL_X31_Y15_N24
\aud_mono_1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~89_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\aud_mono_1~87_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono_1~86_combout\)) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- ((\aud_mono_1~88_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono_1~86_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono_1~86_combout\,
	datab => \ALT_INV_aud_mono_1~87_combout\,
	datac => \ALT_INV_aud_mono_1~88_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \aud_mono_1~89_combout\);

-- Location: M10K_X38_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3C3E040F8F078781C3E0E0F8F07CF8383F1C0F0F0F078383E1C1E0F0F07C7C3C36001104088322C39161E09070C8302618110C098F0387C348C3B4E1882044001218190C0C820E41033001A80046301218090004801FC001300088483C241C030D07E7C8FA26309018640F3E078E01E488FA263110187C061E0B8707C380FFE1FC6C243601070C8BFFE1F1E8707C3C361E00070403CF4167F3E3B8D8046D101C01EDAC64DFDE6EF32780B426701BDCF1DE7F33F3FCFA8CCF03510F028E71E9FA5FFCFC6210150CC0067B33C221FF133F10E984349F1EE1A8F70B6441E391F338E8CC743C1E9EE30773C643E6D1D18CEB388C9DE6E6F1B788C421D20F0887F444",
	mem_init2 => "064EE3773F82DFA1F1F8867C6E1E0E0B4778845C6111F0B6F7DA3E1918C77F63E7B9E0591001847CDDFE610FF1100440B2200710C67BE0442425E46F07FB81A6DF0610730F7E7FFCDB87D13837780B81FD61C64046EF79B7E0FB06101F0781FC407BC060F000F80783A5E060EF318C7836C4DE700380040F20E1DBCFFFF60C81E2107D276081C1FCFFF767C07E2030F0C7C0941DE300F0B83F814E308F67DC06010310027F8842E1B0F3D447C043970F3079FBBBDE712767F81F83803FEFBECE38C99FC803EF3FF063F38780E1F7D803FFE13FF99EC08E7FBE477011383903E1810FC73CF99FF9CE90E0E38A385754A7C80C24001E0000000000040E07FFFF00",
	mem_init1 => "0E47FE000000000000007F801F8FFC01E0FFC003C1F0100C0F60C119EF88F987C1FF2063C32070781FC20FF85E41D3F7C38E674123C070761FDDFDF800010DCEBB0EEFC81E40E7FE19DAF9C8C011DFFF7E1CD0073441FAEC3E43F0601CE4D8E97600A38C7481F2E87C95E0D13FD4B90A6C0DBB93960825DF888802A59F936035D0016800C6003073F221309BFFA68E1BC1E5F02E3A0090FDE7EE7D0E3F5DCC2F5309E0FF745FA1784FDEFB187987181E821BB1E6FC7984E010C43410FD0490DD373065051C7ECAC1A178F871F6FBB8646C62D90C298CF44F416F30B383D846BE585E98385F78EA7E352F980C08370374BFFD0BF09DE21F06BA27AEB7074E01FC",
	mem_init0 => "623AFE7F423C503308F8C1C1EFA0740BD182071E3FE3D0FDCC7C8C002F03FDA0BF1F30387030BE15EFE2F403FDFF79FFCDBF8F9DE20761CF684404C011BBC68605DF9DD3FF60C7FCD0C2F83DE467FC02C023F477FFB8E621DF7FB38274E0017F02EE003FD03EFFF8600DE046FC400C87D83DFF6F6FC40C00031010FB03F93E04079C1EF87868F7F5FFF7FE0C847FDC700F40036000FFF600000F9EC1F004038201F7C23DF40F0471FFA0FC17E018F00829F807C7FEFEDD1DFFEF7FF8730807FC003F9F07FC007CEF980DFFFE00001073038FFCF1E3FE1FFE14FE07C7F103C1B067DF07BFE7E0FC7B31C73E18FFBFFF813E30347CF3043E11DFE3F0E03DC78844",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF03BE077E0F7C0EF80D9800F033E033C07F80FF01FF03FE03FE07FC06EC1EF01FF03FE07FC8FFDCFCBCF989FF03FE13B4073D0FFA1FD79F17BF203F407E40FC80F8817D03FAF3E467E40FFA8CF01F1103220E607C44B889FD89",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "873867C27801D864996B048027ED3FF0FF880383AE276E3480A3F11FC8FF7CB0006E010E270A23F913109FC9335311F317A7192D6368FB425CED2F6966586D5BE21F8E344DA5981DE6E0C73BAA02D388CC746D5CEA7F4C3B99EB314DB4FCB49AC3761B6FAC855D43F1C70DB0123C8CE59273387217170C861FCCE00E007FD11B338FF7C7C6CEEFF3B1621BA1A00690386AC148F20F3CF33BCC6D83C1FC0FE6603E00F0003F9C0086060E783FFE3CE3F71CE07C7C3FB9C078399FFC07C001F00383B8FCFFE3FFE706BC0E8F83F9C1F1FE39E1A478C03E606CF9970FB0463E1FF1B02530F5F91FDF0F84FDEE07BFC639E70653E10F7BC3A1D0398019DE6FBC01E0",
	mem_init2 => "FE78A34FB875FE080378C38F0650BE300F34C1C3F083E200EE47B2C2887043E1B1F91C6C00D8838399FD8179DF30F439BC9EE003D3EC5FA3FC1FEB8FBE3D058738C1B9F438382CFE573201E87840610F8207CFFF47FB1E6F1FBF625C77834079068FE3987E782BC314E18041840FFC30821FFBE3CEFF3E04FE1E007E3EEFF05F827188F181D6C13FCC27C87E61E46FF0DF83F398066D82FE2F7C2C199F60D1403020C1808239603232815B636E338AF1BBF303D9F648FECDB1DB07FFFFFFF00F0FFF0000FFCC067FE1CFFF0401FFFF80007C7F383F83FBFF801063F83C0203C3C30C20F861079EF0C06E3F99800E07FF0FF0E0F81E1001B7FC13E23CD83C130F",
	mem_init1 => "0CF1F99E3821C63984E30258FD33060633F9C847E1FFC9E0EC9E985D714296728D8C6D0AE25B23C9B8830F71E18C63487996F6AE20BBB0E08C3F83F905FF08E3F0083EF938278FE4CFC1FF8200FC1F07FEF73319F83FF83F98C013BFE8FFBE2041F883F103012C02CFED8FFBE08AD8103F28E0A381D0FCBE3F5381F7F2E7E60C1613801E179FEC7FE0D7C0844EF25DF307B6041B086410F23F19861CBE61F7C19083F1779EFCC211BC1C89B8F7872F8FDEF799104208936136F698E40FC1E489B7285F137FC0F3A0E44CFCB4B2C306C3E507EA603AED81CE770F187EA71EAF3E19C040F8400A4FF78C1107F301EDF0D00EA238B3C78FC79006333350F9E03E60",
	mem_init0 => "613C24C126A0757F730CFF72663DB50D838F84180919EE19CF99E27CBF7ECF309F1F7DCE883DD7C6636CE609B1C9BFCC80360E6E3CD5ED443E5BFC8FE300C5E1843C0EB1188C0F066B03A9FF6DEF480E13E1B03DD826200C8FDD00199975FC6208C319998E71E0B1E7238E407C4F0C6088E18B00127FCF87260FB661603EE0CEC233A6C3310983B000D9FF987F47CFBE1F07FE3BC2660C7EFC3E7FC39E7C1E001E203808EFEEF845BBEFF3DF40F0EE1667F041B1CCFFF78FC068F01C181ECFE09DCFFB8F07DE607BFB9993D9A812B073E0003FFA0C00000278C01FFC007F800FFF803FC00FFC0FFFC003FF80F1F0787C3C1F7C001F8007E701FBE0F0E078787C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF03FE24EE007C60FCC771C663826057C0FFD03BE017E027D0EE358F719F033601EC83DC839904981900726072E03CE02D80D9149F81E383240FCC0788471CEF30117133F0C7F0F8E1C9807388F7BB26720E665C1EBDCEC99E65C3B817276224CECEAF1CB77CFEF1D313FC244437F70FEE1E00787FFF19FFFFFCC0FF00F821F3C3E03803F80C600F04FA07C01F03C303867FEFECD0F82103107C00038007C3FFE1E0FFE03E1FF831FFE183FFFFF0010183F0C7FBE0183808787FFB83C7E37FE0078C339801FE0C0060C73E0B378DE063FC3FD9F361A9B087FC5E3F2F0FE5C039C00CE00671833CFE20E45868FBC18238FA0F06CC31A300D1E1972069C4720FFA",
	mem_init2 => "4EF24C00BDF1EFFF0B8019FFF20FE688033E7E27E7087B7FF005E1E1E0F891D8090021D187F861FE008FF7183CC025EF46CF8609D8E60FE30B8E088DF0F07E79F071CE7C3D88078000C18DE731878F1C0C473F9E26E6821FF83DFDE403C71BC1C59A105867624F3E06A2A0989C183361BD86F2366D9E437909E93061998C4C27936346F31BCCC0DD910CEC23333C73E62F90BE598608984CE339FBF3E61319C90D9810E46201F3C7063E01F8027FF101BC06601E270003F03F0081EF3C1FE1FF00E4C7C03E0070F86031804781F0C0047E01E00F3FFFC7F80C700E0F8FC777000DE4F9F80F907E1CF9B9F077E0100F6FCEDF9E0FC1DA034F877C110F73FC031C",
	mem_init1 => "0BE9FFF80C67E8FA20E03F454605787FFF09FA7D02041C07FDBF000C001FF1DFC241E083BC8780F006007384081F84A608F010ED261E3C4D741C024EFC707DE3F463DEE4C00E217E30FC46030C0FE782019073E0982381937F098094F7782703D43108FC10306E83BEE006C01E3DCD8865A243B5F32C99CCA21A786879CD0117E6600EFCC5FB37E4C4C301900C2F117FB801E0097C9BCE4C193FE301F7E64F9F7F38163019A0C203B0F8001C81F78E1FE07FC7D8309F7F1C2E647C73F67FF8023F3F00C22C81F780240F0F7FF9FF7A07FE1FF006F78DFFDEEDBBFCEFA0148017EF91ADFC3777E9F01817B07CC008089FBFC57B01FC3F7FDC7867F84FFCFFF784",
	mem_init0 => "0003803F81DF108041E1EC63C10302E47C1F8F7C7C0021102001FA0008E40701C3FF300387EC06700C7FCF318784DF9B0013FCCE193FE1FE076E603102783CFF87CF1FC321F1E618603EEE3848CCDF137E26FC327880C4F137F825E107640DD7EF7C4649F038414338FBBFEF0880FC61E188091F070F3998EF3F6C24D9F890A430E407D101F3F3F79CB9F5A3DE1F9083C4F0C6C2021841FE9878E073FF5F878E7E38FC60187FE7F81FF870041C01800F07C7E39F07FFFFFC40E7E3818001FF89FDC1FFFF9C00003C09C000FE7F607FFFBF0000070220863B7FCBFF063C27001C460987800DF37FEFF9F93F68000F6270F8F84FDC7FFFC38FCC3CF8C00FC703FB",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y24_N24
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w13_n2_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w13_n2_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a349~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a381~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a365~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a333~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a333~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a381~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a349~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a365~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w13_n2_mux_dataout~0_combout\);

-- Location: M10K_X26_Y40_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B180DC1E6022023001800FCFF1FFFFFFFFFFDE004000000000000C7FFFFE000001CFBFFFFFFFFFFFFF018C0000001823CFFFFFF80C0068FFFEFFFFFFFFFFF007C00005939FE9FFEFFB81FB100263DFFFBFDFCFFA0B7FD000030001EFFF8FBFF8001A7F7DFF9EDFDF249BD373E7EF0D087978C300623FFF87FFEBE00A000517FD373E600FBB7F2800E807F5D00E60038040E00040003FBC11BFD32F0100008BB1E7FF9FFF9800137FE60702FFFD7FFEBA00A00050080CFF8410FB37830003003F00FFAFC3D7FE14274A004D1FFD500140302007AFFC2FFFF1800A05FB01C57FF1F7CFA00050002BFFD4800BA002FFFDE03EB6FF7F204201FFFFF000087FFFFC00",
	mem_init2 => "8C57BCF5CFCD8A2CFD0276183F0E70C3FFF007FE01FFE013BA0DDC26001FF801BF80DCE1E660FF107F983FC407C7EFA1C7F0E0FC607E3C1F1A1F8F07D207D38179F0FE4C66307E0C030C77D603D9F31CE1FE7019309F3F0F81C48F87C9C069C03EFC3E07710E1F0601831FE9C0F83CEC20FE1E36080BAFF7D223F1C1F861FC700E781F2F8E8607A302F1C1FCC07C6E7E063F091F6405F7F3F911F9D8FC6C7E1E370F0BEFC5F043F3A1F870F8382C1C1F880FC607E3C1B1E1D86078203A981F8F0FC70FE3C3B08FF0C035263318398F9E87BFC7C7E38049C0270063003D8003CECFD7F7EBFFF440E700006001CFFF8FFF97E033FFF5FEFB0802FFF9C0038FCFC7",
	mem_init1 => "FFF000F5FFFABC3F80003A40E3CFC7FFCBE00A1FFA3FFD110FC0383001E1FFE1FFF00038FFFD7FFEBFCFE00263FFC1FFF1E003800E80014000A07213FF9F00100007FF7E3E0600007FFF44DF1801EF00080001F138FDDF7F8001FE003FFFF0001FFFFFE0000000003FFF03FFFFFFFFE000007BA7FF00000070EFF011C5FBB83C0062019F9FC00C0001ABFE3FFFFDFFE0407FF7FF8D800E347FC7BF80007C09F801000052000600188EFDE7FEE4018860000CE7CE7FF03FFFE80300476308002109F038C90CDC389DF0670E1531E31012B39FED091FA3FBD4FFFA403FCF83F9141E07FF101FE889FD1641E3FCD85B7E060FA38E8583E061F3B0E8DC7C843E7F1D",
	mem_init0 => "038E9187CAE3A479F438F9DC753E3E878D3B8EA1C768E3F9F0D43DEA083E8F0A639D0386D1FE40FDE02E539F009FB401F22CF388F0CC3BC679001FC800EE038331FF10EFE07F1877B8039E07C007F401F8E1FC70FC383F101F8A0FC603E703B1A0D9D06CA8345C1F0E0D9F075603F141DAE0EC7066303F380F990FC783E1C3B1C1FCE674C03CFE3E0E3F8E0F27039733E371F379D838FC386E3C0E1B9F070D87C6C187C1E038F8FCF07E0027F800C003F80007C07E03FFF87FFFEFF0FFE0007F00000FFC02C23FFF07FFC05FEBE000FF8000183F80BF7FFFFFFFF897FC400026C00000C0007F9B37FDFF000080000001FC1FFFFFFFFFFFFFFFFFC00000000007",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y47_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "01FE10000007FFFFC000000000FFFFF8006FFFFEFFFFFE800FFFBF0000000003DFFFE00009FFFFFFFFFFF800FFFF8018080400DDFF002FFFEDEFF3FC0003FFF200800040CC5FD81BBF5FFFE6C4045FF19001400077F9C03FF7FFFBEC089FE18000C09999003FFFDFD073FF860542FC01BFF0C0079EDC37FFE0000D88143BE7FFFCFE3E033F3FF05F003FFC10FF8FFFB60719FF85BE6600E732C0B1E743D3CFFFBFFFF000FFFFFFFF00007FFF007FFFFFFFFFE0007F9FFFFFFF8003FFC07FFFFFFFFFFC001FFFFFFFD80003FFF83FFFFFFFFFFE000FFFFFFFFC08007FFE0FFFFFFFF3FFC103FFFFFFFC06000FFFC7FFFFFFFCFFC000FFFFFFFD000007FFF3FFFF",
	mem_init2 => "FFFFFFF0005FFFFFFE000007FFE03FFFFFFFFFF0002FFFFFFF600001FFE00FFFFFFFFFF80003FFFFFFD800007FF803FFFFFFFFF80000FFFFFFFC2000EFF801FFFFFFFFFF80803FFFFFFF9C003FF60007FFFFFFFFF0600FFF3FFF3F800FFFF003FFFFFFFBF00C07FF0FFFF78007F1F801FFF7FFFEFC0003FDFA00010008887F47E7FEFEFE7E783FFC8018060003A003C381F8D7FFFFFC1FFE001F06800134009FE17FFFFFFFFFAFFD801E00000002001BCCDFE77FE01200000001400FEFFFFFFFFFFFFFFFF3800000000187FFFE700007FFFFC00000000003FFFC0001FFFFFFFFFFF0005FFF000000000003FFFF00007FFFFFFFFFFF001BFFE00000000002FFFC",
	mem_init1 => "001FFFFFFFFFE0001FFFF800000030FFFFC0001FFFFFFFE0007FFC000000003FFE003FFFFFFFE000FF80000000FFC003FFFFFF003FFF00003FF80073FFC007FFF8057FFF003FFC003FF7FFFFFC0010003FFFFFFF800001FFFFFE00100FFFFFD00018FF1C87D18FFE07FD9F80C1FC0000F3FE0007FE7C07FFC03F9F81C07FCE00E1FF0001FC3C0FFFC03FCF80C03FED0060FF8001FC1E07CBE00FFF80200FFFC0393FF0017F80F1FE7007FF801987FFC01FC7F800FFC01FFC0002FFE001C7BFE00FFFF0047FC031FF00C3FF70009CFFE406FF0C41BE7007FA0005FFF0003FCE78027FE31CF59803FFC01CFF9C010EB39F41FFE784F39821FF300EFFF8021FD39B",
	mem_init0 => "618FF1C250E120FFB003FFEC04873A4F8D03FCFB0F61F87F8C01FC7C0723F81B8FC0FE7FE7F0343D8B001C0602600617C3F9FFFFFFF37C39800000080084044F8FE1FFFFFFFFFFFFCC003FE00001FFFFFFFF8006FFFFFFFFFB003FF80047FFFFFFFFB000FFFFFFFFF700077E0038FFFFFFFFF0007EFFFFFFFF00003C0040B7FFFFFF10000FFFE5FD6BFFE802003EFFBFFFEF801C38000C0012008180C43F70E100940FB7F9F1B00303FE7E163FE11FFF3000080F5E05A737FE206DBB010FFF1841F0DFFE07014C0081FF383F8F87EB3E0C20B9FEFCB6C0A400C0FF007FEFFFB80005B0F8FD7F80000024E700CF86E7BC0161FF4FFFA78184CFBE41FF800DF807",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y51_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F9F843026FFCF3FC097379C0DE4CD3C7671EFB0C276778DE200804FCF820FFE1E00FC9FC1E0C000F1EFF0FE7F1FFF8F800783867838803F2FEC1F1FE1FFF0F00020FD87078003CFFF83DC3FFCFFFC010E03F881C004FF9CF9E10F1FFFFF200007C33C0000017FFE7F38FFFFFFD87072C6A1EA37F0D9C3F78F1FFC6201F9E3B8808FC23073FFDDE10F0E1FF91FF8EA0816661018FFFC335F7380FE5780CFB8F0E3840E239D8A12D8E1DCC5F8071E1126790187AE6B8673381FE3840CB9E00A88C0E3247DF4FF8CEFDC19D030663BF73C10713C7B6FF6D1E63E41EC9C81C1DC1A930F930C19ECB87F98220F783F7BCFFB83C496E1BD1E68121C83621DE9E17FCF1",
	mem_init2 => "3B0F3AEEFBBC8746177822B3FCC7280EB8FD1400C8E7B461868019FE7DF51E1F6B4A033E007711F80601939C01821F3F7F11F7E3B0D0847180079F197A1F64820CBA62EE0CF49D7665EC5F723BA90647AF341B531A03EDCAF4A1D300737FFC23FFE77EE00018C007FBB8780FFBC70001260064F7C1B001F41FF928001A3BFF1707E13FF074FF177804B83FF54E8F44EFF27C00CBE01E21FFE5E7FF5F002D87E37EEFC41383881E1A0361A0DBF63203CB9FFB389F9A7306E77FD8944C8D4797B402926824690E21EFF68B7F17487CF5808FE7E1FBBE78B3858FDFC72667C5301E96093D0FEC347F0F87F0147F707817C30F782787CC1C7CE1FC0F3C4065FF06FC",
	mem_init1 => "202301F803919118FD18F6E607E3C07BF7439F385FB3A7FF97C009D3B85BC67F2297D10DE63633E19821CF919FB412DB41E346D7E1AD5CF40DFB53B0F10E18F07C6D8019843F27B80C261F1E2202169F99B4C36C9F88E603088FD588C81587F3CC705D27B12DD82221CCE2DBC1F4EE736E18659E3F370C4C719CD2F03DF99E29871D75CE6EC9114C6714BC078E378B68E7A9B0CFB06627044CBF81E997F10838E93FEF261F880198A7F67AA1FC460F4EDE4E4387EA1139EA7C86C01D0C83CE6FF308F1E8C01AFEFD9A800373B0779EEEBB3E33F1C17F0FB20401DE869CF7CFBB77C6F430FFC3EC81C003F9E7F073E7DDF3FDCC1F70FBE01800FF7DED1C39FF3E",
	mem_init0 => "F7F343FE027C9607F9FFECF00C6CFFA1FC01CD01DFE081877FFFBC411DBBFF7F007B6027FC0021C3FF2500077EFFC1E000D009EF78007CFFC0700003FDF3FE0CA6807F7BC083FBF878001FFFFE3F800E001BFF00838BFC878000FF9FFFC0F3030043FF801FFFF040000403FFDFF7FA0018FF0003FFFBF0001FFFFF8E001F8000FF7007BFFC03F100000FFFE0FC0000007FF80E19F1C0000380FF4BFFFFE1FFFF8007FFFCF0001FFFF81E000E39000FE103F9C0E17FFC0009FFF80301E7F003FF8003E3800000001001FC07C31FFC000F3BF1F8003FFFF80000007C783FF80E3000F83DFFEC00F7FFFC03FFFF8001FDC0FC0080781C0F00FC1F0003FFF003FCFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y39_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F81EFFF0C1801860FC007E03F039FFFE00000FF80FE000F800003FFC07F8FF0000CFF3FFC00007E000FFFFF0FE181FFFF07E000001FF00001FFC0C00F00FFFF0021FC0000001FC07FF017F00CC01FEFF5C79861C007C0CE037F09BDF4BEF6F0727001EB848C26E473F03FC1DBC1CE0F26223F91190CFC0CEC77F03241C380EFE2033707893F0098007CB9307FF980CC826027F19788CC8CFCC7C7021F182EE4FC1E1C70F879C1C7E3961B036789123FC819F07F81C80BFC00F9A384BEB41EFBC1C187860F807FC00609FC1C78E1F0018787D21ECE07FD8F0E3FB03E302EF06063F300F804FF81E01F090F8207FF32103FF11EC0FEEE7207F311FF811DEC4433F",
	mem_init2 => "267800BFC7C087FC0F878FFDCE0E7E6065F033FE3000F203E70707F80607FF877C0FFCFE007FC1F860CFC7E001FF0301017C8F840E781FF9DF9FFE603FF8F0C0FFDFC000F9C0070F9C0C181FE0F3200FFEFBF06FE7F7C1FF070301F80600003C3F40033C7C006FF9F063FFF7C7C3FFCF9E06F018380000E040023D798007FFFE0FFFFFF7F3FF8F0F04783B30018878020000C1808FFF878FFFFFFF207FFFFC1FF87DE20040C010038103000F9F3F5FFE7FFFFFFFFFFE47FFFCE000C0803807000000000F0C3CFFFFCFE3FF9FB9FF23C7800000107000008800007CFC00FFFF8FFFFE0CE3FFFFF700200000E3C0400000003FFC21FF0F1FFE38383FF8FF9E0000",
	mem_init1 => "0003FFE000000E3071F3839F8C7DF01838FFFFFF9E03F7F7C7FFC3C6001C01FFE3FE000060480041E7FFFC180FF7FFFFE1FE00003187FFFFF8020008C000C3FC1FBFF0001FFFFFE07E30000000000030143006200000000AA80597C38AAA8000C00001F0007FE8FC7FFE7FFF001FE003C001F000F07FFC47FFFE7FFC0CC40240000000F8403EF83FE8030030800000007FFFFFFFFBFFFFFFFFFF00C0000003DF5FE1F400039FFFF00000000000FFFE0000FFFFF0CFFFFE0003F7E00000000000FFFE000037FFFFFFFFC0003FFFF00000000047FFF8001FFFFFFFFFF0007FFF80000000017FFF0005FFFFFFFF0002FFDC000000003FFC00FFFFFFFFF000FF8000",
	mem_init0 => "0000FFE801FFFFFC001FFF00013FFC0007FF801FFFFBBAFFFE000E800001FFFFFFFE007000FFF3FFFC00BC03FE7FFE0000E7FFCF8307A1FEA5807B3B0703F80DFC1FF86CFF203F83F703E1E007F01FE0987EE07E07FF038F041FE00207F1F000F80FF8063F183F0C9C8247FD07E0DFDF7840B6FE0123BC9FC00EE1F70670FD83CE1C71E01FB07803EF1C02EE0FF02083947C03F70F30F30FF82E60E71E39FA07C07C43C00FF8F084187C47C01FF9F807CC70C3CF3838D08F0C5887EF1A10E7C91E60FFEF1C19F3CF1C37A3831079C1C47EF033E43E30C40C3F00C38F3CF3C1FF1871C39E1879E3861CF1FF0F3077E31808E1EE0C70FFA7BC1FE18E0EE0F30338",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y39_N18
\aud_mono_1~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~90_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a285~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a317~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a301~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a269~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a285~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a269~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a317~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a301~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono_1~90_combout\);

-- Location: MLABCELL_X34_Y17_N54
\aud_mono_1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~101_combout\ = ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- (\aud_mono_1~89_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((\aud_mono_1~90_combout\)))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono_1~85_combout\ & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4)))))) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- (\aud_mono_1~89_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w13_n2_mux_dataout~0_combout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001101010101001100110011001100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono_1~85_combout\,
	datab => \ALT_INV_aud_mono_1~89_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w13_n2_mux_dataout~0_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datag => \ALT_INV_aud_mono_1~90_combout\,
	combout => \aud_mono_1~101_combout\);

-- Location: FF_X34_Y17_N55
\aud_mono_1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono_1~101_combout\,
	sclr => \process_0~0_combout\,
	ena => \aud_mono_1[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono_1(13));

-- Location: FF_X36_Y17_N58
\sound1|da_data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono_1(13),
	sload => VCC,
	ena => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|da_data_out\(13));

-- Location: M10K_X49_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003EE5D01C2C2D1C4614B4ED908064A66F5C3792A76722EC47B08C02BE029AA626E32EE5B4765FA1EB82C32BA6113DBEB467CBF6DDF06522B191C57ECDB8909268B61EFC077B754F9029F8C423D604C15BD7B4C4C7579E5088E422AB",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B8C5574999232B1B3268F67C312AB2E25FA5D9A48E135919731174D561345CF92CC03B01CFB9D8CE241F1B1D67A1997BD63B09E5C8FC6165DECB3851E456D7485863B8F136D6DAB96D8E14505E5F0752520D80E417AE2E32794BC7B8629339D6238E30DFB1771D29DDAD44A27F30D83353ED6339E5DC6C9D43DF699EA1949901E39C3FD6836281E30748B1AA600967297CF61DBA455DC1C421895103E67CD88582424E449F4FF32F6BC17295E4A636DB9A25EEE47837530245AD651C09AAEE741886780A56D3E22509470EA09E17478293896E8AD1EFAA37720A80E5C09D4280A0E0DE1383BB7CB6B275C3631EB97EF312010A4D13F4DFB8EF9D0491EED2B271",
	mem_init2 => "0E360803392DE937AD2DAF1A369825C66D6F983A74B2301C6F7989822CA86252E794206DD8C4E1A95BC4BD539E7E609A39900DF270DFCB14B773C3902B833CE4585FBFC1A4F2ED0832C162E982380C6B9BA02D7B57CF4F3F52BB47D4E33B2492D0B40D5A2A8AFD636A64469ED597981986EA74032C2A191AC9406A95A773298580452F5E3E5B52D4F06B080F8E3081C0DBDB2011C58B667C11C6DB820DC820F7EEAE81C241DDB10EA87E918E6883B3658152EE34E85A5ADB17624091C0E5D124E54DA3549755848608288BF5109FA574565ABFDDB3CFCC6126F590F3232B6DD9C0C466ECA5D58EDD218B667DE2736615375D0562C0743B3C7836EDE52404AFF5",
	mem_init1 => "12D55EE04C007D2A698CB5BD09448E05070AD1AAB9571E356B220589E35D53116DEF96AA36707E0F041629CB33E6CBCAF93F7F9804A230E24D285478201BA7C1F842E361A1818731DDEDB00D0FFFD1E271B8EC6A29164B3A3C5FACD2918B30D02A0ADE39C8E92B80E7FB3C710071A96518D3AAE75E1C6313EDB819FA55740FE5B459CADC765A2A944FE54CA9A2B69E1D61AC1D899FE3F11B7AB23F5DD38D3B34BA9B4268DC54BDDA9DBC0EFA81D41FE737167EAFDD9A2247BA07CC5354FCFF60F5D9416703A7E503CDED49CD838B38E8BA78F723C5D012CE53FE82244EE8787FC8CAF82DB53C8911257D1796871F3DDB353FC7EAFBFA4EF908801FC31886307F",
	mem_init0 => "AB210FC94AC10DC83D66467F32CEDB2F24BE72AF79D6C3AB9034A5CBF61D443E594C9644CD4B2E0CDC48BBAE59B40A8CD8E0FDB620CA5EB1A0400BA0DB89C18DD305914B4D3974CC33EDFE6B2BD184B2B7174EC6F0AF621C4F0095D3FBBE6CECCF358180799B3EFE3CE231F6713C9713A526ACE731F867E02533F82671B5C71513766B6D6EDCF1E6E5BECF2B71714190550C9B8DE0C0ABDB2497F20F6513C1BA2459E97F342845966FA28892278F2FBF6B889F0C97CFD95678463D214CAFE31DCF564E8BE9C1AAEEA1D8A01CE4AC0DE262C94A0C8730F379D8C294B0CC4880DA60FE35542FCD7E4BE32E4F650DC886C4FD7171D96C5EAE84F8C250F553CC2ED4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A51FE313FAF51DEAC76AD5E423D0E2CB5B24488701CA691349745D5A939336B7C43EF7D063CE1FDE1F3D05BB202308BFB565EE6877E921EEB22752352C25AC87F8B260432EFFC3C242F862C09DE906EF2F42E6EA1198EE93BBB180F682AE8AE42BE86C7825273C02F85E1C172575A8DEAA7D8E2A1BE73FC243FEFE2521F74EA7F904A18A8F2A8495F0E39BDC06BB8C3D447EB6CD768564409A4ACDC5A7BE9353023AE280653B8DEFA4AEE5885981B94739EA1322B9729CEEC19D6C12D0989C09BBB180620D9900224F462719E0B83B20804CD89E17AEB18ADE3BA1E22FF0A81968725D6EACE2F7BD18F889354B0E83365155716FA9675FD1D908A26E0075EE46",
	mem_init2 => "481EAF0F88E66FE6F6D2C0512D964D661C74F9034A396D018E894504DF4B9FD53CAEDCFE6A69D5928BF43F4FE014F41661E5F02C8D67E95ABB14C9D059549622AE3855F5C2E10666F916750B7218FA5ED27184E872F6FD47D78B0B8FB32E5E780A4C0EB7ED3DE7634C034C61606BBC5BA28E4FC5A04A77B124279243C94702EA36A7C72DFCA37575A8223FF4FF63A854957D3B714EB09CAC9B53A1FF61D664C3BC0BA5B247A3C52D7DC869CC5B133EEF43C088928A65C977F9E958E9983E7F07CF2284A3B6F9638D220ABBE280CE902AF2D9B27BCA11EE1463F524BD69215C27D15164983E3E32629D4EB58B7F94378B48BE63891D5A296261F7995CDF0C07F2",
	mem_init1 => "8EEF57B161BE9BFD0AD720715EBF3CD7EDAFA037206C629B7C94BA051C35494B20C63047421CD0FD4F247A67FE442202249FB61E699F5B881ABFA5B49A1845C10D1BEF52E92B69FF088345ADEF1262CD9EE2456A1BEDCC9FCF3B21196478B8560310D48FE6B1DF6CF97B3C23A0EDA7852552AE5498AA16C87A6C2A6CF09336539E98442E914DB8E6C5971B5393DF0FDD3AEE2DD6F8C18E5A198BC4FECE966184C1E69B0F2A98F527DF5033AE140995A106CDF9C7FEDFB4755F97102B448ECC06D614D808D9BC547091680E322C220B5E4C60A5819385CBE3586CABDAF2414C5722A5536DDF09219046C948ECA61E2DB4DFEBD3F191D29F6637CC52D6D41F1FD9",
	mem_init0 => "6D7353E6E321C95AF41E2A1EA8B68B3A10DA88DC89E569B5711577F3865C1411187DE5276206674BB4ADBC5ACC6493F7993F3C678DB308CD3C4879E1816B97860E6A8F4C152DB5A698955808F3FB4EEFC74C48A76F3ECE78DA572017259FC7775B47A9AA586455AAB7CC2F8B3A079081E8B866B6ECDA37BB8D5ADF0AAAB4172326BA9744C6064EB62BC8BB054DE87F23621F482E7E9E4D0CD7EF9ECED4031A3B84CE4BAA3FCF0E37D6ADC524085C6D749E6EC08347E3F443AFD49BEF16BAD1842A7E7D674F5E040CDD08B041D6D113F8B6A29898F711647BD87D2B9CA5E1D717903C074339DE18B3A8FE8AD2B421D19CF87CB81E8331218C660C4694B00C8CE7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "18A3A65D84CCDD42ED7AEB29BFFF21C4797B41DF910C5F27827FEB1CBC6F54A64618040AAB4E7DD5590C9956F566A27D874BFCF8906E9E02C7E5921F500D157F9E53841FF9E21F747E007F025BEFFDA06206B70B9232907B08864133C78A4B4EE4D06172838397C9CC314F14CF3412118BDF19003630874A245DB8F572ADF99A539DD13886CB3BCE6F36BD250E62E46ADBDFABC1EDA8C507464A83ABAF97B45638F44091DA0CEAECE742E9B6FA0F41A47792E9E4F4BB6692A49FA3C79C515C91E23D65347F7B80F02A70E8DB019729658A8E6C6F139778FDF3BD762E2C2265BFA10C871F00655141B644B163F7AD6E0696F0F970B69C5F0C72DB1496757525B5",
	mem_init2 => "E8A1BBB98D8EECE2E2ABBEF7BAAFBD228BE4FD23C1296F745885F425C2D7E815F73EE2A8EBC5CFF8F5D1A034E9BDBC33183AF865B3BC72E5DAB425ECB15849062DE2369CF169AAD49FC820CC96E8FF360AE6D70B8C48A6190DEC111277B392E3687EE779B88FABB323FCBC6569C0D19323DC47815D6574F05B78273CB9075BB30B746E2776E41304BAC8020CFA3DB8BF48B75D7B985978FF75B15D25A3DA77A49BA17CB2A8B1EB7CD056FD4A22A836D0FC4749AAE94AA70F954C79F00B1BD3BC235A80B244849726796FD2F4B30AD42348A74FB9BEDD630B5C97CC4BFA6E0CDD6DF0535350316E6048FEE2EDA356EC8947BCC99BBAEDD71968F5749AEBA912A9",
	mem_init1 => "44C9C99A4FF1C163DF90768189E9ADE60D6E2BBF80089F243ECD77E18A7D0591E60A01BD44385EEE4567521EA53C387414C85E4BB30131D36B0CBC392FDE191FF89241D405F56A4B7232D9E7046B6E9BE62280655E492C6DAF9A1ECDF86764D03AFD14E53239D5792D5C60D4839F6753990368D0A1B0749762F6BD4DF9C756B466B4E2351718E1B27CECFA4AFE5C626F07FA78783A82B7F64A94F34EEFC02B01E74962BD6006AFE70FEEE39C46922AABDCA0BBEFE005B37BA48EC1B5882218F61360D1187CA95797323D5B7F93A9DD4E99EB1D2908152B3BBB39A07247867D1C84D21D76AFA450AB62FF8596E796DB809E81AFDAF0CB647930766185C79AD973",
	mem_init0 => "4F4B30F32025D15B734B0880A45BD919FC31D75AE6E23FA0FA91CBA4EBAE74FADB7D05B28D33A2E98FF224F18E03B143FBF692FBDEAC65423605BA6CBE1BBD2670F29980E9FDD02D68574F062C3F9CE259C9F959A3C2100420D78D8C796CA4120A8798E9BE89EA273D420C0C9B3EE1A14F9B7DC60386F9825761493B4F2D764EA96C09BAE165B8DF7230C213B1B26F57A3123F2F77248C52EA72823BD008C65EB4D7275684DD059B06C34F21592F265722D34AC617DDB72AD0C62AB9F068E8E894F3F1EB8A3E8E5A052E17FC1B1C18A73B626EBA07D5E15B60DE844CCED4E769C6A198AC8EC92B295F0119E67BC04C1724AF70A3D99EA57AF1C9B7620A550D07",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345_PORTADATAOUT_bus\);

-- Location: LABCELL_X53_Y11_N6
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w9_n2_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w9_n2_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345~portadataout\ 
-- & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a361~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a345~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a329~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a377~portadataout\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a377~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a329~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a361~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a345~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w9_n2_mux_dataout~0_combout\);

-- Location: M10K_X49_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1CB95B44ABF90F2B7E751E930DF0F5FCFEE7336D743B31F5780A31433EDC49453638BFCC383AB172E15C352A64BF0B11FABA087FC43920F15FAD96420D0341A44CA0319C1CBCCFD921761D621E9E4987A34BA4AECF1A254E7DAE8C90F19082DAFF37F36EC593CA21E5AA3162BF54C5ACDCFEE0D39947B9864AE659C55830C9450C26D04B3D2058B6DEDC339AD7F1D7417AC1CD4D7F1354E12F021BB4BD21F2E1FE41030192BBA06F08995195CCBEA0D10FD99CD2FDE79B47F0BCD48A4405CA68EE5280901F7B088D3D8B9C164E9461635E75086758FD99846283B7A79BB3FFBE6335A67A007D0BD36C338160CAB4E05C13DE0E701692BEFB0FC663743233C703",
	mem_init2 => "C9D0228D49C1E4A8268E4ED89C859956B4E62FA647E913D149B729A61782D90974F0850B2EE86C6D68654EBD1B54370884FA60A4F1D0C27E9477FE9F39B55278FE2F6DC819C2FEA43A3350C5E8AA206BA939D75B5BAECD45B51F07C18FFFFFFFF8F8040202000886020005550EEB0935795543D7BFED8C68007BA119E32FA51481DFEAEC8DA8043C2C5CF59553DBB762E07B05F480CA318CC41DFF12B2876592BEB0F5A49FC72F940FA6D24ED03992B8A5544E3612195205E9CA6AAC2E74E818E747D918991A0FC7407FB75EB8FD75F67502F36EB1B2BABB9037355DD2D33D9D465DC598A48A96993F04BBCF90CC7FFB427BB2990B66E088F66D7A597502245E",
	mem_init1 => "B86CF76569CE87C05D1A8319F3647D46EA16A9315D4E935942666676410466ACF0C012828EF4ED8F02E953CF6E7DE9A58B4142C81F8A243D42DA7013F4F2EAA871A34C19F99DE9A2588D131DC0D5EFF067B5769E10B611309910C558089CEA8407B417DBD1802D3E630D5A1FD434E783F020A34359A53DD6BEC153E7BCA2A17DC12241DBA8935CCBC36FD52AFB90D85CBAE8E44447056A0432805F7CE275B9E6AD57ABFBAC914088F2BEE866A18B1E330953912C07A8B7457510584F819E80AEFFEB4164E4E68CE864755292D7469047D2CB85F1502ABBD43E6236653FF54821263743E03CF10E94947AA9F692246D83DFEB6FE8324B9E42D565DC8C08CC5715",
	mem_init0 => "FE57EA1E38AE9A6DB4021391ED81F8B3C21BBA13A202DFD5B6B577C39DD894BE7F99F67FDD613BA738D1F2B5EC2A19C8E019318C6FA5F23F62D558B563D46D2FBCC8E64EFCCBDD0F4E58992C0ECAA93057AF1553F6A63A18E9894844D7DE2841D036AB517746828E7BBE3B28C2EE686E6A29E424130C830DF4F9F6D3CB4533F5F58EC1437865622390A1033FCE32C33DDB243CA258D6A22D8A3E20B91FB4618B9D0D9A327863096125C8C9536CEB2C1E2BCA523FA44F82E355C62E84E363F2A6C3D6AA3F5E678F1BA2162AC33040DFBB6B9FF88BB69EA373F615BC341AEFDE20A3EFEAC42C77FEBEEE59D74239B1F8E804C5ACFFC1FBD3FC570B91CBB36650EC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "EC84C03D3821F534FC3C9A9D04A4EAC07605BFFC1BC7C461B7BE08AC5B80CF93A9822BCB2E20CD8607602FDB46393AEF51FC5FAC80B015770324E0B5620987DD0C0266CE66343AD9A39339FBA1381F4F9CB41643670B4DC5540E3C7184D5215C6862B27E65999F2BE744E3BB106A49E8E343C7B1CCFF59930B3E8EDA22F9DA21B37367E82B3C4349E9CFB28C30DE7A9977FDFDFC51EA73374D12510CE8DDF2C23FF184E98D0C18AD0EAE81463B707104C1143D0AB8107DF1F7A72A7565F5715759B6D59E797AA302CC0C57594A0568115C5E58E14BC63FFE3C7789036EB0BFDBB59433D2FC598D17422444EECB257EA249A1FCE104C87F343652A80520EE357E",
	mem_init2 => "87684FE836687709C7762E1A11B311BAA7F3501261177369A52DD6AB7BFAF1E7DEB3BD7680A892AFBF7972CCA58D1502B0EF6227CDBB21EBDAC0A983412BC4FFDCC4F5999A4644E5AA4AFFCEEF4DEC04027717CB1BE868BC1243FFC03A447DAEAEE8132CD6C75F02C10EDD8BDB2EF6475BE76CD1974390F6EAFD260BB951C8C619857C3A628D257CCB9C6435D3BA1EC7D050352987382A3675CCB6FBC927B78C8CEB7635DF8F7334BE2B0AA4B65354F245081FD29DC4FA7925AEC5EED891F34399A861981CD740FB48D01097856C05B662C99BE8DE1F535A9502E943D7331380C4D034454AECB15C7FBBF145548AC4FAFFBF9685D05E114151BF7608A90CE072",
	mem_init1 => "AD9269A75DA631C3172249C5825AB15CD943BC9D6D8219F9B702D5E7B85AB9E76C13F9E45C86052B09AE06A30319F96604920F173AB975F15EFF0431B2EB3D84173A300A53552B6523F54F68126E7C69984C88EB8F4F06DD1B870B33E4CC6489ED480E7FBEFF2AAB82061E976BF4E2E9B82FB0805025FE395D65C4552EB43A007D028A5918B39372B1ADD1BE24587FB6002831F507119B1F0D9F6F326EEC0801F523E29A2F3AF8C7B212B34AD65ECA84322C598C33A64C0AB7D7C56A02B7E164DD257267B2C9FAF68B369FA489AE9CD80B6EB8D8339A0B962B3683172D2AC686EF4BEDCA0A53E8B7BA5A60A78CE8C28DC1D50C01CDC9FB098A7F2419051D56E4",
	mem_init0 => "A115BA285C1D422B824C010A08B998ECFDCD09A81E529E1FAB32C4570580B9C29714665C79D29D44756714D51B326D65AFE5EFA5C6EA23A0144B3C7071418F0A319447D89A29CB2CC164876A659C9D33D1C369EAF67220BF94DD9F6D92007FF287878FF1E93D36F3906BD94DD91903A9CA8D511D132EB9928E8844C6956ED7B261D6FD75285551B074C30282685AB77C2EC405BD0D946D25E740D5E6943478763EABED2BBEB4D592D4BAD7C356422E5D10A2D3A91CF19B2DCF242ACA9F25C0DBAD3B1D2E16F8AB77DE8560B1FBD3451653192297FC526EF73C125E30CF227329E40E53496E6F052E674B24C98D76EAC9A487C037C251704AE68E00653D06AEF3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "EC087C8C18E0D71F3CD84B79FCE1BFBA4638F8472B0D03139014807CAF2969F33F5FFC0D9C00882C2181F98590E4F137676C7D3EB6063063E067F5F87E208A1FF87E7BB04388618E3315BE1E977174006C23DF00DA1A5D004D6FE7C8BC9EE80C1B093FEE39AD70785BE0E61FC1F58378DE5F900B45A73B99C83B5F3F6CB893F06CBE7A731270F2E2019495D4704D048C7E2C17CCE3C0DF7978DA2D2426BEE57A94AC83733F6E39E4F0F666D672FE9D9207D496BE6FFFB1164164162959AE0E87A59616CAF07967E1E7231A6DBA8DD37C0A0ADB2704ECBF99CE846E6035692E1FABC8A2125F1CC81F1ECD0D8DE04FE7188A21EB4A524943414F032585E1001A04",
	mem_init2 => "048D55D33A1850E6FDD9527FFFFEA65F387A0121931381CDDADEEFD0FC737DC72D40F7F109C49B30A68E1FE43C4594977C04E732DA51E75DC7C72023192D1A8A16D3535D6F184930F91328CFC8027AB14556226D213E7A7D573B1A9C6F42BEBA79EEFB60A3515BDC337528D8155520E8CF43FA714BCFF6BD8289190EF594505398AE8C3AF7BB825204DC87885991BDF9E0162144E028E4383084B175089AE6D2BA3A96846E7C4FD5AC5F20A4F777A1C408188EC72E5F3C67883CBCD3B8491FF644697167605C994F98357CFE6C18685EE3A16DE6C9AD0D4BA8A90F266630BC722BDD40A89145647D3FE44C48C01C16E0C2494C9D4A9DC731CE9593D5E233C14D",
	mem_init1 => "12C2FA0862BE8B62A79D2ADE88FB53F2B00DA8C8B03E1C890BEDDC7851A13FDBE12DF735845ED663960A7E6CF666CD3B0B18BB2E3C09FCE02327D5F7A45EC65C6267C463A06E1F08A314C14AD9A287C6F55242FC41603236037228BAF4EFE31D5A51ED58174E1B1F5A7D30FC5DD74E9933BBE3ED3843303771C8C3EF66E5CBFBE78647E1E3E63D5592234E2AF0F8A0062A64261A000D4C18833B381F057EA2B484C7ACF63784005E6245C112D84A70038B17A9D53D8168386E19BF94C1BA3E2B632B0A8CC6F843D11FF1E9D306F070DE8F1B062905F370B8077E5CE7CF4584C40D668C05F842E28181F9B35C207707E8A821B226EAF598E3D4DB9070E3231A5B",
	mem_init0 => "99E81C34284C9885016F7282230D21F2FB29CB85D638197BBAEA406903E8A1140B6143022C6F5C664B74EFBAFB532137D833037B0EFB4901793BE7280A1561ACB274678402FC9CE0F98B671D6B7DCE073D7C6B1A3F9CF5C058D081DEEB7E0779E0048BF322EDDE0AC3C25C8D3D2697EC8FD65B77194C1498862DFE049D624D0CF3120D94BB25100E144005B7DEFEB3DCA2B51A78CE877A630E2BF8CF7FDC2DC901A8A7D7AE2F5B8719BFB54D7509540FDAEB8BA00D81B92A2BAB170789E402906EF3EBCB67AC3C2F28518DA8BA5C5A56F37CA36CA3A917BBA494EBBD05CCE5B91939B2724CDA51828FC7C6C64E4EF17B4FE7CD8049873BA773154AF2DE0CC891",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "AE5E180C0CAF15FABC99FAE87E55AFCAE74A8B82802C78677776E382432447584A7E4E6F679D381F9D045EC6860555E8390011E7ED0D4C0134D29291A07C97A8DD1B06D077F485A69336643CC9AD5B338AA2A4A2C3AEC10B16907142E78ACF4D65282E0D772FDDED60CF83A0728EA2007A1483002D5983B15FFDDD2A0AB01A54FA42880B3800C1900E69CF2627D33858119CAB1496CF7AD7BDD9E4BEA9E27B7ABA6BEECF1E9CF57206B409808AF6FA0CF53B1BF91948C233429E980DA56B9B51028EA81700C18D56BA0C8532A9D9110F57D1E9C55686BE95F6414BDDEC4D0AD0DB1E581499F3A718A8E3CC2B2E8CE69F0A4F7849FD769232A1CDF7B73179893C",
	mem_init2 => "CCCDAACB05BF59053F98B1A7D07888560DCC484A676EF774CDC5173C5F629DC376BACF0A612F5887DF7F1115BA0EBB03DA4310476138AF0E5727D53A512B4CEF27520821B4A6E5A80F9E30C1CE161E4203276C6881324F5B3D0A1013D41874490A06ADF80DBEAC9D201E2F27CD50C73FB4DB85E8127A9A09F586966A184C8C9EE69B9746106F4D435C11CD00A564CD5FFC9E07DDD32208A27DF720A24C8289EFF4F636FF6A8BAC08F2F1515AFA476FFF3BB9D7B6411BFC4024E25777B8E708CEB0DC5E70447287A521379F4F8E42862D0FAC974A6E0A671ADC7698CD527C6F9A4D08654EB57EE7081AB60AA411FE78543B86DD80C27A403EB3705E105C3C13D5",
	mem_init1 => "7AA09720F8A7C57D449D804A3376742B3D1B151E2589BF5DC4E8A2347923ACA4E7DD67CB71148B50B399F405A3EE445F0C5D7C6D182D6AE8A1558EFE350ACDB3A70FD378DFACCAB1199505F3919208CE0B1069CDC01897FE1243B3B5E5BDAFE93F3CC4ACD344CE9D6AB22FCF8B2256C4D8AD3BECAF6FE42A03E08EE1D5A0E3A5065D62C6A88454084240CF74AC178978F498BE51B14C8E634084EF9314C55F88A9C832085A44B0985A26E1168AFFABED3219833354BAE909FF2B16E0C295929C55696A3342BC6253D5377E7651227D830C5E96E5570566DF9A8380C5B3AC9BB72366A0F162E7C783E7D0ABAC89EC72B133945F7B9070875DB9A274AFFA3A950B",
	mem_init0 => "A91863CACF5814E0979E8E54757FE7A07127EE8779679B6E903CEBFEF0203843F9575C8D0AE8A4EC03E6415B45E6FC78BB341E18A8F0C4F4C98E97976ADD6D8B9325F60BAC5F9A23CB3EF6F4DABDD1A5F0CA63854466F0C34B138921117741C8998703E5F20EFF1883872BCE77A2281597EB696281A29883E1818AF6CA35F619C2438B30CD8E7F3DB5E72BC791503FF3DF46B0AEF8D059BC397A477A87A37A6B3AD628646E0579DE96871F1DC555C2C653BC7A3D5249E22FA8648092BB1E9E6E132D1E959404864881BD222CE7C4FFD5553A48A53B6B125D0A9B7EA0B832C79B3E547D33A42C77F529B1EB9655CDFBA10943593D790F91E268D9FB8F09DBE76F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y26_N33
\aud_mono_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~57_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000001010011010100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a73~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a105~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a89~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a121~portadataout\,
	combout => \aud_mono_1~57_combout\);

-- Location: M10K_X26_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "64AE06FAB5988FAFD52BCE627B2554FAC3E8C9A392391CCAF44F624C16DBBA89D4B366EAD95DF9103044E4B35C69DD308C5CCBFA188AAFF5CA2BFB1D4F7AAE26261B2D24A060D819B16F0A88D86A8B598CFE5E1D9F06CBCE1191C7FB846B6645DFA87292A4E70BEC334963C970B106CB693A5B65247C4400E500B20316F010551356811E7119091859A5370F678A0716AE5E42858531196D615AA9CDBBDF0F2BEAE8E5CB4F531545D8C61EA41C8E31A712F28F3B1B6A9F16FD09025C875F86029D3D6011CECF77D191E4315A4B5766BD980641F9DF89834A5ED5C803D1EF928D73235DFBCAD513E78586761762307794F280EB41AC1EA110D14224DFE4A47000",
	mem_init2 => "41E3946958718CD5D4DD8709BD03F60F1305D71775037E958036EA603FBAC08CE1BBDFB51D7E3AD769230279AA489EECD6DDB6A10A56798A1D61E6EA0ADDD31228900BBEAC7D13D6794A87DCB730B5B8CD94094B189962F3448BDC165017EE51770C01A29FF650D2ADE5C03E59DCD8B973066F6619885730C5C6D1F63CCBFC5FD9A44F29E1E4190F69FC2B0A88E6B9578825275AC39A12329F60EF6282DCA33A7E722427F635655DBAFBB33AAB68574EF1B96F716B353CA0F3669263A9203A2062678ADFB011DBFE5BF587897B07A0FF2C842D84A06E092A8A4305855276EB2985BA7F0AD58E7ED77FC7137B14FF44015F6FF24AD945AC77CEF283B7BECB54DF",
	mem_init1 => "9BEB9F038E40E26E851F90718337099DC4841C77D67DAB742A43DA9F3172EE5AC2767EBF3DC9138DA4FE170A923A5B433D3D2111EDA0B7EEB8EE2F5E2456F3E03C815488FE05C17E1A642EE3613184905F54DC1B8C1A6F3D80E42DB7BA7704046824D9ED388ADD89827F165AF64D6794C6FCC3A5BAF74DF176C7B43B9E685E5E5CA0991095C93A46A842CE64855CF764FAAD050502D7DA8E9A65B2E1572C61860074B4EE3DC87566E3DA541417CCF8AADAE5124FF87DEE8A6D0DD75EEDF80A1733D6CE4ED3AF13233468DCB0C2AA8C15956404E9EA8AD5DE4212719B6893F5F680F87E9992C41AF71F8CEF3D77F34260B46C13F146EB9D23093298F843BB9682",
	mem_init0 => "7366D830686EA9CE7899DEDF167F4CA51C177BA7B64B6DBD4C04E60BD7B2AF29951C5E520F36BC33B845C88E76C093A98B16D39B08EFBDE6145785DA113A8FDD754B82D843D98E683EC7743F2F605F516FE002FFF9DB92161713ED291500FBDEF9E8C705735B5E50F1FFEFFC5B745853A849259C77046D47F3224295342B20A7DD80837FDDB7903863C056BE66989B29F75BDDE886E9895950F0F37788A1B9BD11185F9DEAB623A964BFBCCE04B9F801ACAA5F4A0DAF84BC6C6BB7DE666BF5B022A2850A528A004E7AA33E38E78CD86AD8274BF93FE7BF4516E271B991D1619333BC574016F9E2BE1BBC86FDAA1F2D4F0B48979F1C53E898C5A74182B01899B1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9DE7E05C04BE887EDA9526DFFBBBD9C405C7161D11CF5E3A52976156991B4F6D5C7994C05828A0D8124A2126946DE41BD3500576E5B49F18208C14B44D5E6DEE731D677D202AFA8502486021D5BC46C56DBB51B51509861881473A291CF42F1A5F0DC304357A2CA716A55C951666BD61F9B6BFC8702787786894A34E95435B4BEA94A2D7EF88D1038028985B0418C853C21536C41AED54223D395DF8FDA509E0C341E50370863452B13FD26A1241CD75136B3F21720DBE87E5CB54E02F2498883BF32E49C2234CD8F1EB7F0A7C00735E1173252EAE909F40BD76D4E52FA9D4961884CC230B42FE4A6C571E14A04E203C5AA72474381FC59D372F585B6BF4ACA8",
	mem_init2 => "751F5F0BDC6C75C6F0B127CD4C4E507732814C9F0023AFDBE93D46078B28AE1C7400026AE047EFD4FA9E93EDBAAC2F004362A03F27D0CBA2CA19E991E916BC5294EACF1B2716F6AF266BD19EACC6E5A265548B33AB3C27CDA0F1AF56095508BAD0DA599E3CD57A0F0D114CF540835CB28571E53FC3D4418C94DA45B0A7B8318F4346AB4876E49C3B1B5289211A4E507D0FD697141DE1363529291D0F476A78E551D4C2B84AF22E4661D2DBDC36EE83A1DC1B0D8809DF5859505C6B880DA765ECD56500D0CD3C0145672EED0E5176C3356B1B5D6671FA241A89C8FC4ECC9F9617172B559EAB10AD88C8FFC70E131CDC537DCEBC10C5AF95B18BDD304A6C8E36EE",
	mem_init1 => "FB7F1ED9B5D4CB6C0BE57941E0ED5C82DCDA9E73A66428D5381EDB94AD17A4FB9063232F26F89DB3E6A04AB2855B975C2D4C6F5E01116899CA07BF49CB31A224569563CFB453825E0450F1AEDDD553DEBA78761A1E495D7B2243DBE56BD683614D09AE15562FE05356CFF9D88AB7B4F05268025C5E13CD14EB9A81FC70938BD47AC655CA85364C3DB6CECB005DBBBF7261D80225470AB828BC94615CB202933A7EB646BE4C948847E0EE8EA9AF13DB207B1239BCE62DA675910E668132D1751660C578FDBEF36CF03173603CFD990342BA862B47653A8A4BA9738A6E786B6B3B08DB9B3ABFD22EA4C25551DC3B159111347487CF4D924A7F4CB4F91BB315EEA9",
	mem_init0 => "4BD00FCC0D290903DDAC3A14B6BE73907C04E0D4FD03FB51F5EE1C38B673E9445D475365AC45CCEADC5930DEEB2D38F0764E435908748165EB13BC65DF502EA17DCB8D20D579A6D221BF48524399ABB756E88518936B588E1B06E05B50DC148BBE6E894E5BB29BD13117A98BDC79E1CBEBA6E0EF09202C04FD725EFF5B996BEA4F87C471BA0529B9EA18B55CF0E46389B79BC94C0C11001C50B9EDF3719AD02222633627E3BD16D2E4E661C0C50F9144CB9A4A6CB14AD7487FC01B6AADD6BD6B54183F51D9E9611E1E7E5C832225888392261455A94F1EAB9A314EEC1E84B81940E99B5B5A27959E0B9F4B0E732399CC72D0A515F2AA6018195BC11CA3E9A9E1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "48767C47F74F5BDEE20F4C392ABDE4299F978425EAB192274F89E52A81ECB2296D3D8596DF85745284ADA6D48A4B8D90A54590E6250A5F4628F70E416CC23AEEA503840000D1EDAA91824ED9005C013D92C91525D335C4656CA41BDEB6E6969A6FB020801F8E204209B9FB024862D1E40D1B5828249C37A9E740AEFDEE8ADB1E0979A1F5C48D693FB56FC552B65C67FD9DB3E538DBF815762787E80D49865F4211F1DF6D6C886063981136D7F9E7D444AE6085FF69B7B3FBAE124279F02C4FA8789DF9C0ED7CE3421ED1CA94AEBEF557D916AAD62EC5371E4BF581FE3FEA943569631378225DABB05B6762584D41199E0116BE2441E544D1C174D9D82BDE726A",
	mem_init2 => "B14AF1BAAAE67221CE80D67945B3D6B0F8913C6EF5C265FFA06E73A1BEECFBB6953DC9023B327C72A0B78D5193C00FE14B1A8367BA06D28A73B6055FEDA3302851EF80085BEE6FDA2F6E3FF4D179A89D704A27D5A2FEA55209CBCA48081344D5E6D8494C2A0EA92AFC14680D739AF234C5BB437D126EF94CD9E02B53CD57FD3B5324D5BDF859982C80A3B36BF2FDC20287FF83631F8E53B3CB761BB323F24F2E4FB623ECC7639226BBF5C97A7515DED9BF554534D216278502C84D8A521EAB63615E3364A820CAFD40CC12CBDBCD2E7C345B0E1D3943108C3C08C32FA02F553D5A27FBC777767585B8059DE80A39D21E516219DFEAE0856037BFF136057C2E9C",
	mem_init1 => "9098F0794BD0CB4E2C635ED9F707F92C00D8F388C6B2FFBB93A38E05EBFD3918842A3D71B5B938D08C180E56D1BE109AB9C4BB1EF6A1CEABBC1B9BD1F47B1D8467E32BAF23B9247EBF8E9F221A201269C0EB14682505B37C66F06873B4F980F5F81680DDD7963A871008CAF23B02110CB44731F9F877BBC9C61373DEC2AA7FCF34619D7BDA84A03807A9CE4A8395543DC6D751D572704940C76F68D8F9E1AEF7E98CB5099E4C6F0C7BD11A6E4393F50EF2BB0039808983544013165706B77E5E0AD007306702BBEAAFFB9E87BA72D3E2210FF1814841F3DDFFF0DF2FD16470DFDD4E87BAA8F99E38E453880661E73BFCF1F4718D52952A664FA4F30D0FC0B57B",
	mem_init0 => "EFBA67C191D81C8F7CE2A33FB3EB7487D6EC5F0BDD6D472087B2F2E310FE47F0B2EA8CE0D9C388ADD507B1943932B8FC10A6777F768AECD0078BF6577DE48CA6FB454DB6026C1B931C0DD5CA998371ACCAEB3EE4A61753CA415F2F39A6A87C6554485DBE2DA4B9258C97F0C7C3F5A4EFCE77F0D5D7EBA0C6DE4CD62ABDFB4B173FB437E3CF257C274198345BF659B2753725E4E65E58E3DA29C6E75F5D151AF376DE3ED6E0B8C49CCB0E08F22498B760BB9588305D722CD9EFE4CF18AFC549C6C3D8A6B23FBEBEDB827DC13F1D9CADC5E56A624F14BA034D328C1549877CFE86FEE712478C4791B3B2E6A8F9DC4C5C225EDDC1670A83A0EAAA8F626F4A7917E2",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A03D2070786215BD1E2020645EDFFF5967640AC85B9F97004179F110BB412C9BC0E732B8CB5BA6F14D976967456D7FA87CEC0AA36287261B176046EDB049B5B18B8EBB9CF8AE612024F951B77D96C5D4DA4CD26B859B7003493ADC40A00BA00A1141C45C517DCEE1F15AC91825E1D57C8CE4BFE6226D9CDFE606B9B29947AEC092EAF2BC06275571C5FD8E231912EDDD5F9F0780A158612AED927C40571F7ABE04DA0993D97D818618714CAB7D9307B955681B9182A723EDDCFEBB092EAA822D7C5E9EF00D318395AFA9B8B645563CDD709E07229BE77129E7855D2DB2FB3A6DFAB9CE6635BEA95750A74D05AA67CD53C3E44DE0ED0FCC500BBD0926601238C0",
	mem_init2 => "AD8C1C09B81464B8DC7A44538F9E164E5DD6B429AE69124710BAEDD6BE76970BBB7ABDA3F84991A8A50541701CE3A64F762221586294A3B6CD32DAF7CE498DADD870360C0583B09A46D1965712B47EF0D8C59F0072D9E48E651CBFBEFA21EFE3A9588AE4927108A167A45FE0F1E52DB6A31A4D36E31DC93F89646F7713DD827F8AE7E97F7D935EFBC3775B391CAB3E16B755EEAAD0654BFB52F42D32839FB8C21E49372C79A319E7E23765E54418DC8E740801F03994BE83A790E6F274EB36E5B769F5EA7D46E7BED6BAEFADD2C224F045CBAA816E5B2C9A01BE856425BB7ACE13152EAE79C331EDE0B972554D430F7311D99CF309587C698B87B09EA826E69D",
	mem_init1 => "6D854289F28589757726F6D30E4E4AC5F8516DEAA803C2D543B3B5AD500C49E4AFBC9E92D261B3DD2AEE6762194934AA03C4468363AE8A07E02CCD441E1F4C3443855C0BDF3A76E55E8C9995B33EFD7AACDE99F063AD8F51FAAD297544DEFCF0F233039394D2D458795C3B9DAABDCAE54A6533043394D1D6E132E13019080CD964BD7495DC05886DA27A3F520D04010401C50104113D7E2B6683A097A99CBF98B709B24771C65F88DE99C057845C07DC1DF8383BF21BD21FF3D4DDF404A40622A7C4E4D51C751D2825113204B3C4FBE3787D8611990E1ECD12571437FF0FF41F8A5C6115B75EEA19E30862108000000000000000000000000000000000000000",
	mem_init0 => "000001FFC0000000400000FF00000001D00000D000000007E0000000400010000000000020007FFFFDFFFFFFFF47E47FFFFEFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFDF907DFFC1D7FFFF81FFFFC201FFFD8000E000000000000000002C0000001800000000000000000000000000000000000000000000000000000000000000000000000000000000000400000080FC0000001F4FFFFFFFFFE0EFFFFFFFFFFFFFFFFFFF40083FFFB3D37800000EF10500A020120000400150018001541080000001003004000100048028020000010080000000048885094021000202000080204111050000100002100082008102000002002001024001834520A0005002",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y24_N6
\aud_mono_1~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~58_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a41~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a57~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	combout => \aud_mono_1~58_combout\);

-- Location: M10K_X69_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D2CC7984B3EFE96178AF787ECBD4085EBC736F4D2A0A27EA37B629F5CDE0897497C0DD8D7CF313425DA12BCBC0CB69B5E2F1AC73FF8133531F8A46C1F4BF2ECDC5E29D14DBBF9E050DFD343152C37A79FCF38C56B0805556363A3CBBE9C2168D772A2E271BF254A153D03C16A1EF628B8DBBF9861DE76296C097DAB9E7A6E4244B93875549E27C6B0B6669E185B8F3316A42C3168D367DA3349106D26EA31AA1039744C3146F459AF95DC9D580B0BC6F7E6FDF7234F2FA594100CDDD339A92DE6A4829AF941689254E4BCE39D36192C939ED3C4631C4CDD4412D1733E9CFD371D9D9CA19B9EE9C3242AD9DB902F9B90EA09BF6B4CAC2C8D0C5AAEB66D2CDAB72",
	mem_init2 => "C296A9A6074DF0C8C119D422056F27850CABB8F4083520F90827A78F0B4BE16E5FA8B0566977A1FB8F959B8BC90D923717D22D6B1D7AF7CB29E8D88E16AE5CAEA7D53ECD03246419BA4878D7BC280CBC9BD744BB76E05240BDB123936AB73BFCE915D3A160F9F7B3B412E4DD5D55F7F20E2F6028B2D37A75EB479F3615FC39E94D562B64F896345A0EEA4E748C84B9AA458B3FBDFCF21003B0AC8116E4F5F68F25E96BD887A7CDBF11FACEC6EAD819F662760FA2893B0554AB8224CCE0824B2D7FBF7399D426E8D8E478CD45415E92DFDC5F1C2D1856A707986A85ABAC7D8DB5139802BBC4233FD6A4BD69EA281C2283DCAB681E972ED4531C5FE5B3C6B6A7C0",
	mem_init1 => "B8D2443B68AC39D0433CBDCD505E4E0330AD61114E95A52CE62355B39A95F1EA8F32B4650E2FAA737D67CE365EED7AEE534FEC8D71878BD3AA79E8DE94488D33F3AC7E9A7DF310B4538186005DA332F29BD9702BDDCA28B1F8F2FBCE7E003CAD8B63E5D1697CEFDAA41C9505208A0B1B994EB76193090C863EE017CB663486C07D9FC188275F8F8DC8629E4863A1B6747B0CE407007F5D0329DC087C665A286227B4097E1FA7691E6A1EC4B081F241DFD9359BB9BC853C0D7C4847820B7A39FCDC2AB286516029CF6D4273B4AD656D651080D6E6096BC0B09636F06CEF499BBDF796C7CAAA74709837FD246E2279E1F4EED39D84FCB4EEE2F59617C8F0FFCE5F",
	mem_init0 => "114024E739DF0B90D500AB8E7D86C1767E3A3522D89B84BD44A3CE68B88DAF7DCB6DB30C16429A4CE7C4BDBAED1C8B673F52FB5719B29BD90EBDDA48648848C8C01E63AC7EFC950EE5CB1E9FCE0C9FB0CAF053711B159D80F9B60389E3B0C63782761E99A242A4E51D11F1F2FBE2538BAA8FAD1F8523A303E9B6EE282F27E391C99CFEDA720DE218B20752BFFC13F81BD01555407B77E1D4E89FF3F221AAC719148AFF52EC9292DF08AC999BC055FC97E3B2637353EF5303A0FDD2865D0C5E66712B0A6C609BA841CE5620AACAE7B71513CD6F6F8B576873B1CB0F7935969ACCC916AAC6E51BD1AD232B4A0485452E4ACEE83BE7DA6111DA8F177C1FB33908AC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "63018EFF22E59F547899084FFC230A92F7BA09273C765B02D3E85CC9F4DB1D1B31C70D62941FB47A09867798B3BE4AE77C7E6C4B74325807419DCA2EFE93F4938D7329ECEC1336B86CB4169271EC1443BC7D57D997A109EE510FD6DDE97BE63708190B41E095A1192B84DFE4218F0B6CD0BE73E8D1A09E1DCC7B394882F0778B681DEB6AA956EB88F4195BA4D6A8990F67EB4E9105E51074F793E3643EFFB6E057328B6BCD0E5D784D85C815C165ACA15108749E9E926CAC8E696149F1020A3BD48C05F2A7092DB7E560FBA36D23C890CD1D475E6F236EC6D03501ACC585331A8F655756595AF515B76C96B2DBD1476E9A58CCEA40130562FC2D4799337A59C7",
	mem_init2 => "810F4048F07E4D57D283EEC7FBA117538787ABFB10FDB6718A74A33F5DF31B3B3D20A38D5A084900D133B9DBF25F507A9A3FC3573CC72E37059AC5BE43AED6538A0C06019F88CA1DA319980F19A7BFD13DACCA1B38B6D097B785C99F8EDC28E1C5820EDC08653A613820A35681B7028172B14E1F214F1BCB6FC203C7E5E0170966952BC648ED50BB3F39A6BCCE128DD1E4B0DDFB6129FB4C2440D3E6FA60EACC3904B966F0B769D2C42C8FCC9AE0E06ABDDE4396629309A1BCCA62ACDB4A674C948634C3B4415932E1181A0F06EA24165C18EBBED98C9534A6C43E7EACF092325BEE404DDA41976DA42A4B73C066CEFAAAF6557087748F2AEB2B2317D1F5C947",
	mem_init1 => "1B2B8015FF738A3818EED41F81CC25C29E5CE0D0919AA3D94D99348F21168F2627AD4FF065E81EBDDFFA86F6AFEE3FC4A94F96037C0A5091516B56E2E86AF8FF3CA6A10154CED0C199C1FE77252A7BB5B8E1228DDAF9A6023F08384F22D8004B0EF77F0D79ED6E4D14076B2EB7F1EE77E216CC6985191CFAA9B38976A8E809A05388BA29B794251AD16357432DF4F925971B6EDC830AB130D591A0DF8B949BFFDDAEF67272F2725901C8B693046311FB50A61037131BCE64607DA12937755DF4A2C9F6A3161809484EDBCE4A381F2B8ECC43969ED5DD6223AE6C653C378844C6DB110B8F9274B37C00299D99AE015AC8C8CEEE9CF9482F0810FA8D1B31925AE5",
	mem_init0 => "1AB3F706678B6E41A3B4FE40EF32548C7579C363FABA812337E751228D368A2898A6824984259D3663C894C5997F8564D42CB4BF0F3B03A3AEBAB38DEB198782F6EAC33B5BDA167D0A3E37C6B570A73A875A4F7E56E6A46F7B8A24875BB27C3341EE671FF2485E0C065F51AA08E576F9BF5EB197205A04BBCB0B7A9B69E0209830487165B645A9B47DBCA98F14C8881E7F74B71162C4D0C755F7A541876BEB5B1D53040CB86C3782960D38C28E19D82B8662FE22ABF326175991A8385783D45D4A29CBDDD049479F5B9A3DE411C50B634523C297050A674A1D99CB4547F535655A27EFD908DF6740808143549503AD2F67D2699E1490DAB02EBD767B27D78E0A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "69B5D95A602E63BB94617E51C80C4F541DB7FA2A6CDD7F8E6AC80D67D1F7719B6D4CAE7B0C74FEBC29C2B0E8606FCA1334821A3E9693E34722DAA0F91DBB2667C679C07A373A42F401AAC59F158C582982471F72CCC28295137A7AB53A35BC10400668375A9C7076DFAFF82455008082A2040142800101110000008010020422201010000A0104A01000401A050004032011008441043000028080804040000A08090000008008008433FE9040007F0020845FF7BC93FFB4B1C50CD7B6797DEACCD7E410F4560AC78F4DA9654CA0C0A695A1974ABB5AF115363311CBC515FB9C1CA5F131F2907F6152335EEA80C0DD54C5315BDDE7742EC906644A5F2DF00DDA",
	mem_init2 => "30ACCBE5548E135B134B8FBAD836A27522043FE24B278F633B28BEF26378875E5183D6B955A897A8D7C62CB40AA9AA8BDEAA88631DECEAFE180779AFD655934870FB2A9757A840334D675DFFF65DEAC66A7784D7DB3C64951D683ED4A53770519653C2B80E354EABD9B4174506CA4E79F6B51E07F3F63DD7FC75067139AC371B31EAE820CDAC1B2D3A2B6298869867905B4CFA385E7F6B62BC9CDB4AD5FBFBDFDF0323EB45FD59BA09489E5DA0BF47CA55D492301091C490E33000A05EEFFD353B9FC3D534875D17E248A16C20CB04F5F5238DF29F63933E16D5FC89F4FB0F882101EBB50D2CFF68F63C41AB74FAD4B9A125CA58896CCA4860DFF067B08F0BEC",
	mem_init1 => "7ED0EB1F8439516168A24021BF2F83497DB53E9FE7CC08147D959DBEA21DFD9BD81905992EE49E4680510B45F4183075685BC273EE3643785536034E8B464671688C6D6A443016D66F9863705AE715A96749142FCADE54036E3090821782AA3DB1DCAE710A97CD4B5FB90BE66C7A3B36AA185BCAA3629601717793F8458DA08E64F92AA91D9B69A558D7F179FD06D166AC5B4487EEF9D2F7894BA9199D3CDCC11295787FA790A1A68D8D3DDC7AD5BB296CFDB3AB1DDFF3AA9E3192F29C15E7228D1D83CC495054A4FA74D9E772A92D7CEE0E1B4C8F5C9281012B9B923047EF8477F91B1CA1109165115C36AF882A15D8B5F7BF4EA67E7CAAC2C5DD50FDE642FB",
	mem_init0 => "81FB6D8C31FCECC3487B83E1DDA63EED9EB8AC4BCFF2ED39599208347ABF0A09FE63215BC359D9B88489DA2A455EFD28F215C90350BAB908B5F1D1C35697E125D72E3498FCCE41CFF419E4B241EABFA4F4A644B5965FA19C69E09417BE507FEE0E193F886D303A019C2257BA172A650C57642A9D4DB8C78F66D7D3CAEEA811A1E62BAE7349B9193E90131A58CF1ECCFF42C53EC6977712C6328EFA744F22545FA4DE7EE5FA606D1004F85FC82AB02E11F5808790249E79F9E87A472C136DCC26A455E47F61B2E2EF5D48D41898B14AF218ACC3DBDB9E0CC460F441BE11219187C047E0E5BCF69C4BB76384000CAC95F3E024A878F4E5EFDD3D2FC986A896C840",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D69A1B8F5761DDB61A6F41AC93EBC7262BAB11E4198B793DA4178E9A46F2FAB0E343A921C5279F60FF0E2916494E0515057DEF6AEDF86538D67AB88BD2211643CBB66F388BCD9D9B0C94E49911C3EADAA64616A50FD0F4204E47B59BFC6DA43D802FEBEF4788913006AA35345FA39B24A1CAA5831E426647E91DD30E382D20A7D85A630AA35A93FA7FF3A0CC2F1A3117272735E8FCBA75F6C5A375A5AB3CC8C9025668A31AFCA8F58E29015B2FF4E75053DC4E4BF8FFD95F420A3395CCB95D7F39A0BAE94D234C2C07D290BA31C4A1CACDE269879906BEBD39C59ECDE6E6C5B68FF4263FBF33497119FF3BCF723D3562BEECD7C63B63D7E7D13D74DC70FD7932",
	mem_init2 => "2EBF47A6C2B3852FA0BD1E47861C3E31E931050F5839C06F236EAB57D32359256320A2F5497B0A016326D2FD02F5992B2BD0CCE4DD744B9C97D611F32E6EC6AEA4BE8EA3AC122F94639B6323187F2FEC3095C0A781D816EA1C2F6C26CAA8ECA403C7F6FFA91D354DA622BACC979D8CB74B2AC51DA5FF343DC409B6D308CEC16724E86F6BAA810A39C2F675EE180544F5467A95EF42F15A015CDB9DF381F74EEDD0C7F1904759CE2F21EF66D5F9BFF1FCD3847E86945CCD5FBE5B5F27544BFF56E5CFBEC53D4D322A0F77FBA86B8AF9C285548470D3CB5911181A22D4389087C76DC83DECFC7A49164CE54660F6399DD32D335087F1E6269918BA5D93E050DD94",
	mem_init1 => "B023578E422AAACDE80A3F53568FEF5B98CBAABC1809B41EBD61874EDA79FB240EB4427F126D2726B9E26A4A3DECC67B9D95DB596606AFB32D08477A85EAE491079633E9AE1FE38CED833E76099B4A612E5CC637151CEED84F9F2DCD534169445B7BE281D03596FB4539EE67718A10E4789B4081AFFE57FC741306C24C886D8CB86B8E3BB69FB6D1A24925B4D76577E8E249EBA9DC47FD6E85E4AD47E4CBC474F5E1D0943EDCA0486BBFD587AD8E95B9906C60FB99513404DE5B1538EF9D5CDB7111497C4E1A1EF364A983EF16D28E6C5631CDDF6812B7AEDF29B76DB45EE8352590B4023FC869A09C082ED3D7B9E1BDCDF16D193DDECC9F43DC809E1E429E65",
	mem_init0 => "2E7F72D469118B8BBFCD40961301B816D8F595CC9B1935F7C2813DA3E0191790863872DFCCD6719F6F247016B65350DB79E1E4CAE67512476084B9296BB7708AD633B9FF1A05AB88A367E8B4CF31F89A2F217C5EA0C4B25F288104FBC37152CD0FC505F8EA4F496934722BB0876921C991694C33AADE53C2386392394D770DE95982900EBE984B2DE86101101364E4DC6BA8C3999C7FF777E268A945CCCB699730D7C3AFB27594FCC3C3FE56D396DDED7B53C282F91993ED73849BC7066B3B54E126439DEB1CB61E87038381AFA63307344CFB42A396B7B1E285060476DAA2E4916132BC3BBDEAC492B935F0A781B6AA7F85C006D83B325F52537846CFB209F0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y29_N48
\aud_mono_1~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~56_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a233~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a201~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a217~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a249~portadataout\,
	combout => \aud_mono_1~56_combout\);

-- Location: LABCELL_X48_Y26_N6
\aud_mono_1~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~59_combout\ = ( \aud_mono_1~58_combout\ & ( \aud_mono_1~56_combout\ & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\aud_mono_1~57_combout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) ) ) ) # ( !\aud_mono_1~58_combout\ & ( \aud_mono_1~56_combout\ & ( ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & \aud_mono_1~57_combout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) ) ) ) # ( \aud_mono_1~58_combout\ & ( !\aud_mono_1~56_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\aud_mono_1~57_combout\))) ) ) ) # ( !\aud_mono_1~58_combout\ & ( !\aud_mono_1~56_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & \aud_mono_1~57_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010100010101000101001010111010101111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \ALT_INV_aud_mono_1~57_combout\,
	datae => \ALT_INV_aud_mono_1~58_combout\,
	dataf => \ALT_INV_aud_mono_1~56_combout\,
	combout => \aud_mono_1~59_combout\);

-- Location: M10K_X38_Y39_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "2A93205E06F826245522C701A0BC14FB69BF5E21E15AA396867F762262FFF8076F9F10394C2B68411F7687BB5728619651573659387A977155BBFA1E19882544FED7FB299A0B61AFDAD5B7FD42218AFB8F7542E4590C4C8B4BDC5B30CBE3AD494B5CB17DD502F3311C55FEEAAB16B7B9CD5C4A49FEF346F85F2B9D05F707945A753A710278A21ECFDEBE6201FEE94BE81D478422EF61B0E60668B9931E187D76CAFF5AC1B6B186B5E0629B32CBCE60958B2EDC7258E4E688801EDB14202A8BE8A43918C7C7AFBDC041515B855D8D3A21E1A80F3B7AB0929E16AD5382B2D84E42BDAE0F2956CD021CAAA197DBAEDADEE83F425445AF731D703075823CDDB7B18E",
	mem_init2 => "141FD7A7C48ECC5886257DCAD3ED055DA906A0447A71DD38CBCF7DB35FEE46447EC8A2CF2D90369D8255CE6D4E1C6A0F91544C4B49FEE9433C51E2454B8BD7CB2628679CF9C3016FCD04E066E7C079AD8382EDFE797BA68AA9018D73B23BC522C0F17A20BBBDF627C30F05D9B27A62D39C9D19FCA20AC430180945C8F551500A70BEB9A1AB73AEB6DC953209D22D0EB9542E336925E95AAF6997BC9F741A5B964ABC501A9888780DA2448CCDBBD5EB134CAF37369117FDE0786DBCCBACE4AA27492F535AE5377284C32C397C3220BE93DAFBFC090D20F3269D71B713770D137A2762DEDC6E44B8F6D99565B960CAC2FFB87D97307F893690D075E95DA99D52FE",
	mem_init1 => "F6CB69E20C850EA6EFEC58F692152C8AE9DBBB9B2FBB0A64E36C911A7134668A7154BE06FD0E701D35222CD9FA6A800C0BF528EC2FC04B4200733BE2725CD1FC2717D27EE5F267BB8E476BF1BB00F96D302957673BEF20C839B0E6D5DA790752B8B3BEAD4BAD4BF38B0454F3493487722CE6DA5825FBB761E058837F3987C2B2F73C0D754435E9A5048CD11AE2345299637CFB9FB2B0720CDD8EC83832BE9C5353DF47983CECA200895D951150F76F2E2F10EB6831E669ACB49F6A1D89741D7F800110B9BCC449D04898D3BF75FBD2C488E928DE93C149BCD0B3BC6C9C6601D20BAC9C7E99FE763B147FEBE2E250FDD0F1A80F1B61AFE21FF865059B1292D62E",
	mem_init0 => "2655A514D8DFE8C0E5B35805B3C04CE87A8C689773917DA3A7266B91878FF42E4259E0AF0E664AF3290EEAB07226B3E63400D52A1E7DEB0619C739CC47BA6FCF0728F371EF31AF075AFDCC7BF5471651167CBD0677F2C56741E5DA78D51CBC2F82513C9EF9C2DBEACD7D2332470CBD5922A591CE5C83BD1EB6B0F43147411F59819A2244145E3204E052D4AEB5912E370FC9B77FAD54DDDEC80F3953F84F4F57AD638D15002AB5575A10C4312440AAB22E966DC0ABA559540E1B4C5B852648D3F02D9D58073E5ED98224DBB1C7FD51B4F24DFEB38B26A0ABA6CE7EF2F554320FB1F0C0D990B2A3C39702F2F5C6CBAD7559D37F46A0CDE123131B1E087A484A06",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y43_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D39C7BEC4793779A95A60D955DF78AC9CC10A6B0D46F00F8A53CF3F739D762DB488CCF75A19524F8E5C79EF9A5128FE62042BD6FE0387AC8DCCF35BF107028F546D48877CC9E7135E12956BEE5D6D57BD29AF5B3FC3C20ACD9A9AD0DA8309F250ADD3439091AC1541C49ECD4BE6AF964D60F34DE2F6C4FD176C6FF377B6A38C76BA154D05DC6273051885C4BE66D963C6999EBB964DA691F6209EAEADF052E57FC4BED92D38C5900791608725600D5302BC9DBE9B29FB09E04B16A1F35C4C152F8EDD76F94994B417A9A0F5F0130A1F7C7C80EAB4E98DF349487131D7A8FFB6F4A691CFE60E4D53D8AE08417433238557769126DA4BDDAB6F8BF1DC5365CF55A",
	mem_init2 => "1023A4AB322585EB404BE0429D550DB48A00DCA36028903A8DBC3B178AD6FCE49244F54FE42413E6A35EE10BE9114A2182E2F32C3A9F6CC869BC3C9DBC032811BE982BACF29AA6920D5F631B23E9F58D33324DA5E34CC6C0C6F56E1026F5A7A291C147C357EE5D268D00DC496520D9C9F9C28D149D81D4502DD37D6B05AAD8CCB0BB42F0F5CC45613ACF291E5DFA2356D5219C2A3DFB569E41852C03A59B8815AB69CE87276A0BC44D1CFFDFBE2D44B3130D20951A329EB25DABEA2BE188A90A8B882508AFF22D256BA281781E8A209BA40D573CF3ED642B9F0BABD6017ED4A54F340C1741B81E17B7D614F1C2DF88D6641F71AB7A14A36E3CE25975483584ED",
	mem_init1 => "1B2C3BE5B9BC98DB995B6223789CC14530E3AC3A2111B8D5A26939F8F974EBA11EEC83F5444DD0B190E6BDF94DAAC9F93E863C1DA6F723C3B5F606FC2483390546CB143CE191AFC3824239B8EC06CED5AF5AEF3ACB63541A809D01D853540087581622BAB9AC7B80E38E663867C08FBDB5F4F606E90B090E30CE9E083B4CBBC2EC8DBCC76893B6FDC7A7E0C5825ED2786088F5EDFA44C0617B626FC3A49B87A5606AC19032D22679407A7DCE7B2C3E8E0D6BECA628534B6F891C4330BEBD32866630D6125A2DE1F75FBD4A6A91802B1C82A445BB2B7EC463A3E01E4A66A9811897B543184787F9C2C155C5069CCA03EC12DEE4364F42A19BF53658C5F6101E43",
	mem_init0 => "98EAB362439D087213273E58703B08300000002AAAAA51C7471BF11C33133A46C666F4EE3F9E4D05463CEF3EB2FDCDAB5F937A8210CB75C4BC5D8C7E143A5BC88AF5FEF7ACF68E7D5951BB6C52B5EF9C949FBBCE9DE0C4DD23AF79AD40EE96D5C91177A6C5746FB6475EA3D2F6A405250BD0F33435B2B8E8446DC38C45D2C087813B324C2973A58D6D63BA39CCC25885DFA01193337A3AC6C4E190AC3FE389F0E1D3C50E1363294E244822D4AD5FD899ADFF3C78C41B728841346F3C5381783F491801BF1A293A5943633BA79ADF0786C24AEC7B36FDBDDC6424CD6491F2BE83469939F9166F94B76AE8204DBA02406D59F3474844ED82B7DC758D4150072B70",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y43_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "ED4DA4DFEE41DD68E13D4BEA8163B7FCFEA7E814A3B1A30BB3E47C2E494AAF5105107F53B32B88E33039BDDACAB54156C0EE04349E5AC6CA8543F2425E8D0A11CDFCC09D11C387FACC7C6E0C1CF54A4E9BF35A6C10D7F3FE5329F63E53C9DA569D61B432FC33B669BBAE63DF39B8E60A3E9C93BEC1263DD090A0D6662D77EA5BDEE3864F14893108D8F2917DC404F05EA83A27817DD0F1B20E2CC795AE279364A53F50C11ACDA764B795E07915F65CFEE6975FFCF89EBE05EB38A63FE014C0F1E366D03A6FF015A48FD23A783F89BFA8DDCA0DFBCF854EFAED5F9472441D8ADB43D23E9BA74686A7080FB99BF73806CBF469BE1818F3236C90DE1E030C687517",
	mem_init2 => "B23E3596FDC140051F8E4220C9D4FC8417613CF5688346D1ABCD7DA099B9C8483663B9EF335661BCD2B0702C2334848AB1AC743F7228950D013011032887A1F1D6786272877800C27D9C115E1C63E0D4818FAE5ACE686533E51E84EFF189A16C678AFE195B9021899912C8C5712C7FA52477BF25939A3AAAE871FE58D169AEA4FE10E285F3A526F9E8C9221AAE2BFFB645DD528DE4C8340981BA670FD5C9DA0973C75058A75BFD0843563D48138933E85821C6E2CC3EA8B71E64E2B08E7D50F32703BF9350C54C708A43943CBD4436AA2E636F8CFF5C364A43A3ED247FAF8642E2417D93A81DE57FC00F87D39A15B0CC02284F2BA6C18B66BCD8D4B72BF3FA7C",
	mem_init1 => "18DFB502979FE4E00C63E6430755B7B4C986B1123BD1F2DE0C20F3DA9CDBD49C498E1002F9BE4E2ED31E19FAD0A0642EDCE9D9847E098938EE4D0FEEABAC97F1303AC40C4A9968FC4EA54C6C36716501C464815B688A3B5DAD22092F501A625FD822155AE76C8107FEC62E1EEB12502F8B8A19E433D05C5462FE271D8CCB3A7C8086F52703F4C9C79111C59BDCFAE64BF780B6EADF381CA8CC08979EDF2B1E098B9B77013E60DE7084734509240BC5AA7AE480A9EACE693179542514EFFFC0177BABFF5B7BBF49353AAE7437FA102D02518A5F64A478C342EB24D0BB9E4BAEE27CB2EAFD85FEADFCA5F824CC24CC100F61F835C10776D5A47AA58DA5F7AB1E9F",
	mem_init0 => "D6B165D74C9FD362B9FB1E7299E7B6733A4164C8F2F00F4F2EE5D96A5DECA70A7931066A329CCB720F896CE74934ED93CE3073E52E7FBF0B59FE99B5198D41FAEDA710DF65BDE3CE4B679499BB3F784664761842B15C0B7928606683D2779FAA22373803EF575F3E03DE12CA42776DB432D42B99CFB94B21A519F146689035CDB7CB49B30601D9C5C133900C77D64E566DF5E7EDA337410D8AA6D6C06081D42BF7997803360E4E5C1BD92A4B9BDC359B928905EDE085D1B9D794A880971687BF6A1BE93BEE2FCD36EA0E07ED233D72EB1F934CB666610521BB97E2E749D42A7AFBD71805932CAC3D82DB28E05A06CF871B2EBB2B247550DA3327113CB2CC899A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y39_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "CA9D5FB77CC5E534DDADDD222132872C811A6DBF6349B22D1DE0CE6C563514F07D911BAA292D3D73D55F9ABA2367AE9FA2A710948377A21FC43C7213B1BE45BF2D11DD8146D649449AD3FB4782BD4F165114550262560CFA4A663F34B0B4E641D8B8D238EFD33DF60269ABAF264830523E41DCE7446A932BB191901D874059362663ED8B919D6A2434F24F870B88ADCC4308303A5583F45931B6B579587E55114E85059FF6FD09D38FE66BDF8BED7621876E71DA277E9B36762D5E0C26A787047B44E5D13AF8E0778081BA39FE73CA2704B2DDDB2FCCF2C1CB2665996E4A0E3B31DA3C92EB8D38DCA37BF88EAFE2089987AC6D970ABE8B642143FBF8ED016330",
	mem_init2 => "0714CB778E38904E9629E988D080C77502D07165E40BF48820A6C473306243EFE3D4387DECBD08934035BF202514CE15051D5E0E412BD60A2D2F2E382BB2BA052EE0B7709CF0756CB503ADC788F325670975E72A921E584BC16C5866B1D8F978BDFF6D927E6CECCCB47E5605B96C8C16AD78517F4A3612F176FAEF395592DFC2644B2F1F4E3E9F4DA573D58B387333DF970BA05360C96F78484387282CAA2CC7C081EDF009B96634495DCD3FB2BEDD056E043F680AFCEE9994AC3077D0F96F890CECCC7DAD90529680E3908CB8E1A780253C5E6FEA0629585C7BF54B106B79B457C154EB216BF9030EDD0D81BE312274ED515B1056C7157BDD0BAD1AC1218FEE",
	mem_init1 => "36C0BFBC943A4993CDEB2F331856586F4C57887A0A19291522385CBE39B1CB017A9661E0C71223492937B530D0C0BECDC1ED78D0F1F0BA2D39136886C6DFA801AA2E2DC5F752DE0DECEE7D5A4CF38A3805F38815B3024AD73F5E35745F3E062EA073CD34B51889BBB37DA3D1CB2B60C642CD680C2377D7150F01D683035B9FF4666B5F262B7A0794B0E023330487147771D36A0AA3F3E1006132ABDE727F04C02AEE5E43D6C94D13B05287D1943C89A1E1D6BCEC5F88B15ACB8B8DDDFF6119CFA74ACD89871E6799598730FBCC12757F9C66FB549B35692F08473D490918BF110D8C98B576181B9BC73FC6D16E1E1B1AE2BB9A37D78304A93DD48EDC6CABC919",
	mem_init0 => "DBC96721AA51D6E390E28FDB286082F2B07E3A5A525122A103591267279B9BC67CA0B1B9CAB1145E5883B67097DDA65091EA9F3E262881F6E7563E8B3A1CF4AA13CECD52A7BE8832623910BB3FADBB28CDE9FE5DD0778FA1493F7F304DAD3EE088B2354CA48A22C0E3B0F38033EA04CC6B8FF25BFF5A564F5C0256E81FBAD056CED832EBEDB7A047AE4449160E44BAEA387062AFC6E7B2A7375E6E7CDDA59E2B96760E131DD97F0BF2708B92376F859D74E92E1428253DE55FB68193753348FC7C5D1F24F4CFC65F87D7D94EF5C986C2DCC577EB263CF93BAF4FDB57DD0957F0B024892AED6462EEDF2526A17F20F7A4263B4DE6680F57222F3790BF36B8CDC8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y39_N9
\aud_mono_1~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~55_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) 
-- # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ 
-- & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a137~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a153~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a185~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a169~portadataout\,
	combout => \aud_mono_1~55_combout\);

-- Location: M10K_X14_Y49_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D42F7615286E797696A2B3F3D93631297D98D8E62170F5D129AB5BD3042694743D792E082DF4F643CB173B80E2F14DA9623CEF2EC5796E92B31B10B7AEC963790AB7C55E6FB836C7AFB8E458D67AF861442E4A79A8F8A1D4411C32DD2E94FA2FFFDE3C834751D07C677A013D0AD19D710B47AB7B01B5D53028C7DB5F7A44BB32C1155001063C0736D07CA6CAECF697E475D92E15D0DC8C83FCE642182A616422CC3A50331373CC1DEEB1ECB751434C6293BCDE722C8F053F9985A62C616F28FD1B013DDBAF26F3B984757C169A485119BA1E94924E68275F89C6825EDE8BD6114AF3CAAEFD02D92D19FFF7F0BFD3AC467F55F246CB70339042A3E987240C57F5",
	mem_init2 => "DAE658A3404AC96544BAC69220247473D74B30256D54D09816971027287B42B8112B62A18E171A99C0C828F17DC401916FA83D682855ECFDD2AADBB06684039D46DFBD4D66661697784D8950D5BDB73B599071E44B95929ED0E8CF4667013CE925D25C87DDC7991495995A9DF2DC69CDAC8BE1368528D773C343E587798D13374BD19D262CA71045164D4C28D3D56361C7D7E5B18214051130537563A1224ADA44A2C82D03754A4FB61A0DF52FC3A84432810B7D6FE562487EEEAE8EFC0B68A975286E990EC4BFCAC13835189F8C04C749F56B0B917A54C184D166035D112D1E843F707B9277C4A0ACEAFAFCB679889E3C848634A33E94CBDA181F77DF3B4850",
	mem_init1 => "D126DF6B6AC1E1A69D1B74BCCE06B6E02B0365237114C84D3AF643F2FD0535FBC134962C5DE34A74E663FD6A0CA464B0CB2DBA3F3D752D0196303962A66486D425B4AD693225E4FBFAD6EE91300D6CCEDF58E933A72E70FCC157F20EAFB61E3F3C18C8DE0CB5AFEEEB41792CE3F99E0B4A55BA511041A63DCDDBFDFE803D439C863D45B49F6D9190DC339463A40115680ACF3F67F2430F8B9A1EB785536D02BAA234CC4BCDD545D17928E908A6CB90507DC1F4099A2BE0CFF79518DF0E791AEE0B0CEFB69D4D7CC5B6961150CDCEEA336C59ED290D7F2B71B73050C502B6E9D75574602B35976C6E85748D8B5DD359762BEA0C17330DBAC3C75A98FBC1EA6825",
	mem_init0 => "B49A037853FCFEAF7AA389BD513EED6062B7BC287D0FE4FAE240AB97928B96E4B08C04107F7587AEC10DB4E1C8FB31B942BABAC40E5760E433C841B14CEA298DADB51236251D19E72E630703253295557C91B2A5995961839C2EE88635A043B8C4CB8523E01355D467F0FE36057ADD430A014F21F1C3CD8F0DDF5B533FA82F26CE531B495422CB8AFA76AA97EA137510DAECE549D9D7C6B94DC6F3F07414C9E9EA0314AB5FA2C151FEB1310AE831F3138A9C331A2EA3BB9A766BEFD0D85994F7CED42F69AAC6B9577290495E892C4652D0B5C8901DB51E3B2E6662945D72ACA24A52E5C240D68375716687B7BA7E9369FFF9FF24BAC885EBBBBBBC8D14CFD44B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y41_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E2CE2B6639CCCFABBD54E19D7F5F3FD356D5CFAC6DD9B51DD1F96070CF4606FAC4A620E4F6297AACBA24875238AF351888062631EC4E3701586502D39D45E47E5CA0128BC2801A6BA5FCB2C3FE990556E7BF0409CCBC6BA46B9298D95FC17386C84376F57AA30869B21617E31866A33618B9C04B0D602A97B75CA7B3D6CE6822D39C432A4848A45F4EF18C8E6CB20E45BAF379C6D2096EFAACB19AB14398F58D7C402513E7BE0EE1081011DF394B9220F776B353F7571586935E5FD54FEE9A374340DDC1438666CACCBC23EBA5C32814B9E2DE508974123A8FA8C79315C308E2EFB5D8E11C8464F296544B38D18A1688DA4108923F3968CB94487AB492C2D37F",
	mem_init2 => "666AFC07AED18BC0972B7E2B8079100DE533417AE76E825A5B7EE85F43B2AAE666B0D2440886F0BB634004A7FA609431411F03F80B341BEC0F2413AD2BC9C3FD8BCB301283A223712DF79A22D3ED1BF601FBCE2DFB6F824F933EBEEB9A31C76348ADC956860F467F9DBE80101667E527FC913446476780B5036899530080435F65F6EE441E187974E1B1969A33A90AD3948AD7C93FFD81B8A38046838BA4FA14A144CE59E3902CA5B03B9C0EA3D2C40BCE53CD696BB2AE4BD8E34C43AC5AA78359CEADE31E26ECBBF79F3EAB67895F279FE6B9DA4138DD3E83953D7A8FA4D3E2F7FDD146A1BDCE427CFBB4E348D6D6D0D8F8A36D86A83BE756F2C785EF5119FA",
	mem_init1 => "88FF7F9EEF4795F7DB9F1C3B08B74B327B90106BAB56FD168FD2099ED4EBA06009FA3102C3A0325B02BE030E038C89EBCA3EF5ABBBC8FCB13290198EDFACD53432EAEF47FD7D33BC364BF4F954FAFC5D2E5401ACFA5C750A7E3076C906860BDCC4B5494858271A368F65A59801C0FE26E83AAB94727DE2EE6EACD0D1750517AED9CD67B5F13E4E9B5454C8F90E08254D83EFE0071DCDB46A05F089BFA3CF6EEE19426F0B035BD2FA601E32F3B90A5C990B977A8F91B88F5E7C42B022606C1CC9E9E8A68C1A4542BF6433AB0E6815F71506200C7520277B1BE2155536A7075F52482B91D4FC1C3D72E7F1408D686C80AE5BF516E67A8716D810EBBC5042CE58D9",
	mem_init0 => "231602B84459A18A2BB2B4EBBEB603198D18F8EB4B39EACB2C50EC7A362BC8B211A80BB931E095FCABED52E25AEE4F74C039A7421CB6217B48BB4CAC9464460A8F27EAEEF13CCAA04D7E52D219492ECB7F56E3002EE8F17D095A4B07109C422C25F037E8D23F4FA94CBF56ACD170F18EA3FF9E565C9775FA5C58771FA4621FA9E7BD44E887BC172C32F53CBF3574D798E747C08B842A094A02724F5345CDEA6DB6653CA5DF843B490562D09FE4CFB3FF8EA7984FCA7290C3F7FC91207646DDE8DDEBA05FD9B25C6981E85535E26717E708ED011BE5F09328B043BE2438A51C43FFEAFA4871851A38353995FBAF7EAEE802440C3EE2A1D42ED739148DA5F119C9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y47_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "85E4A295B57D8C3B8E7A658CA303215FF538FC865DDEC22E1782720549329F21F1F518DAF1F1BF6EF05B88F92F78389D059F912D20B8355262444ECE180B38842F8EFE3AB56D0438DABB69A5F43E28330543917F30C378DEADBB5CFCDB42AC8F361C9FEB885FFC500E464747ADADECD99C3A710E280092B13316904396E388A65D3488BE65F75A0037DD011FB95C91040B2C97A18815B22B08718E1FB0E3979935C9EF1B9AF84A8825F5F69B0DD8BE1F3E1F2EAAEC536D63D0D458F4C8A316B89973BEE83AC316BC10688AF6B1AA8BBAA6AC4DA0137964EF602DA59A2E716A07C8AA34633AEB7842503A545372682839F333ABADA0171FCBD3258FE8E3FDAA7E",
	mem_init2 => "12D63E4E301FCFE564B570D2B82CE3BF4555861CEFD3F685BBA61D6B659433F055FE46D7D0BBDE27608C4FFA03B8920884EAE10489048A636DDF5083C7C37A3C755E871AF9A6C9E4353648BE8F81D0B1718C55BCD428B93C222914C3D15C4EE54F7D3EA703417177AD380C8C043CECF9F11798765175E706D231055C659319F0A98B93EA81E0607CE3A18D71CEF3FC058FFB10782F2E549C56DDFC2CA10F4824359E2F6EA02A9EC99A3190167A99A460CF159F4EA8000E8A0E359812924B368D5EE744E0E6B9C22809F815EDCFB25D485270BC1831E36C4F59104D14FFC19429094C2CF3024E655EF38F4814510916F6E06F77CD72B09E86808FC16C6B435801",
	mem_init1 => "D92F9262A7F2E2B6AFB4F02E872F69750B701FF958557E55840899AC8F45815B48495BD44007C84A560222D0AC9140CA77866187A5540CD2C9AF029EDBA0871E1D8750A6EF879B9E879A35D81E4945905A3B18D78BAAE160766894A405098C1C3463D025C9816DB1C0F14CCA5BC3461FE98D41382BA8D5CB9E98EB3628ABA69D8A99AB2015FBBA48352DD87EC6B1F7FA3AC5BBE342EA3741CA0196F483F874ED428173086B8ABD9998A7E4CC26798750B358266944192155B75BB0856704B21EE9F6AA097AE89027B944542AF3E6B3A777980B6A863AA5197D3A0B1929D34487F20DDFC07EEE3B6ADFB7460515377E849FC9CAA3CC8329B525BFEC4ED56C2C7F",
	mem_init0 => "76991B45B3B9D2255DBECD8491FA8CF4DAD2243A75B8E349FFE74D64CC7E2541D70CE03674B7F201961BDACB938929A698B01055499F5C20BCEF884CD5FF29E1A08070BCC67A7767DE1370B4E00BAFA529BE73670D0060A05CA7E8B30B09FF7CBC8B2DC823A62462A540363BCEA1957931F05EF3552B458D9BEEC779571ABB19C17FE5948FB6C874FEFEDB91B9236AA144F832F112BA680AA4176BF15A21242F1BEEF8019D84D950926832C56F333F22E05ACC7F30C5893B2B969CA08EE0B0A3789732962872EBEA26AE2688E45AE1BB2E551FFAF1E48A0AC3D405AB62AF1FBB13F6D8E78665A7E1D030D005AAE7E72547F778ECFF73D45FB210F5D37FC28225",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y45_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3DDAA4758CFFEA4A4CA036A5E021D0E3BA344C2F45154871705B455E61BCEA7A51B1A74A24D1692983C0F89CF061F21FD2D90DF581847DEFE60272DE3E0C489A249651D22CCB9E559BC6CDEAA0EBB56D475046867B7ACF0D1C61BE5D738E3A0C86BFCBBAC80C6A42F87D9B45FA5B3A388F27B9C056FE90E4D1B2FD0C487D16E52CA27876DB23F8710298B186E22E04F023231E9A6E87FB79DA6E6CDECD27767B9111960257D8C8FC38078811DA2F84BFB8CD4176DCB5A2BEA1518AD0A973E5FC033817203CF665970ED65FCE93CC2064BD90FC42F4D7E9A30F125F298242BF409DA0952E47F65FFF7430A5AA779BEC7D7B026A80ED3FBAC82D89FECB18D7B899",
	mem_init2 => "1A2EFCB4654A7135AD976935DCEC8737EDF4BD763346D73C676F527E7AFCE6DC6684F5B3EB86C8D1182C9A32E860779B73705A26136491764E92C58ECB009A332BB2A0AC558483FEDF7333D310D288E4249216209C5A8FDB9725B5AF46899FBF961CF7FB541C6A0BFAE27CFD41541CD6B551CA7001BE991FEA360567BDE61819F8939075176CC8ADBCCF8E255D6471D92F10BEE39A3900266A5583C3A11F0C9A930DCD826E0E3FADCB2F251736246414E381EF30C603F9FA1DE1FC45E9DFED176E9362A1AA1B54E76F25214E7FB864B87ED054624EC5743A14CDC5716812A41C6AAD2502A0163E7FF30AC8341D908534A4B7811FF0B7EEAAABB170C349E35465",
	mem_init1 => "F74AFF2D85BAD3FB512E85287396050C53E807196234895D3E0AB13172A4317528B166961FE1F9AC50AFB4FE57AB3D9C86A01E6E61191BAE8672D0F0347F51B5C0A738B28D417CFA0237800000000030143006200000000AA80597C38AAAB4A8D8A83BB752028A9578367CDB2205A47AD5393FF8DB77C0538D96EDDDACD7D256D66348BA512ED923A1B374F6B269C815AB41856164FE2B33D8757243D0B97EE6BCC3D83F4251F3A8EBCAADC873D11793FCD7E8A6048ECF1E8B9C466E8834AAD97B2098A2416ED719F8F3E361D7E10C06B1D2AA17DB8A300594A605B673987A48CE53E48F34183D88A0E146D4BE0A60780864E0F1F818BEAA7A294D1F911537A7",
	mem_init0 => "D598A8E8DBF7C11CA0B5FE03264D612669535F824A065D20A58B806F9FA1DF1A8C523EE0AA5AA6534AF861D26B9FC9A3B12F5A525BDF3574BB1166FF42227B658EFC392C970DEF8A762BB503C25F1DB404FE9D007FBE27955CF9E0D2BC69A12E580EEF7FA328C07EB098426F6E5DEBEF52C0B3D504F7A4DDE5B6E53386A584C426E0C7725181190A67821FCF6324258A2ECA11D16121CDDFFD6790D17B52302B5265CD8FC9F093B03C08B6128B2C3B80CEF78317272AC4F7028DD1CBAA107351DA0AEC6D57A058C3BD199599E092E3E8912F583D8AD96D847045537119E345C5E80FFB6AD015C2B21487FE4959FEA8B92414CC240C9A24F45D338A2CD7BE537E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297_PORTADATAOUT_bus\);

-- Location: LABCELL_X19_Y39_N0
\aud_mono_1~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~60_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a281~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a313~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a297~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a265~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a281~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a265~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a313~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a297~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono_1~60_combout\);

-- Location: LABCELL_X42_Y19_N54
\aud_mono_1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~121_combout\ = ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (((\aud_mono_1~59_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono_1~55_combout\)))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono_1~60_combout\))) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ((((\aud_mono_1~59_combout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w9_n2_mux_dataout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010010001100000001001010111000100110101011100000010010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w9_n2_mux_dataout~0_combout\,
	datad => \ALT_INV_aud_mono_1~59_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \ALT_INV_aud_mono_1~55_combout\,
	datag => \ALT_INV_aud_mono_1~60_combout\,
	combout => \aud_mono_1~121_combout\);

-- Location: FF_X42_Y19_N56
\aud_mono_1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono_1~121_combout\,
	sclr => \process_0~0_combout\,
	ena => \aud_mono_1[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono_1(25));

-- Location: LABCELL_X36_Y17_N57
\sound1|da_data_out[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|da_data_out[25]~feeder_combout\ = aud_mono_1(25)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_aud_mono_1(25),
	combout => \sound1|da_data_out[25]~feeder_combout\);

-- Location: FF_X36_Y17_N59
\sound1|da_data_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound1|da_data_out[25]~feeder_combout\,
	ena => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|da_data_out\(25));

-- Location: M10K_X38_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7FFFFFFFFFFFFFFFFFA00000000000001FFFFFFFFFFFFFFFFFFFC00000000000073CF3FFFFFFFFFFFF9E00000000000007FFFFFFFFFFF900000000007FFFFFFFFFFFF00000103EDFFFFC00003FFB6807F801F7FC800FFFE8003FF63FE2E802003FFFFFFE2000000FFFFFFF0C0000037FFFFE800000007FFFFC00400E003FFFFFFC00000007FFE1F80001E003FFF0E40003E003FFE090801F801FFF85AE007E007FFDFD0003F003FFC1FD007F001FF81FFC01FC00FFFAFFC00FE007FFC03F007F003FFE00FE01FC00FFFC07F003F800FFFC17F001FE00FFF8467800FE00FFFFF03F803E003FFFF007F800F003FFFF800B001F003FFFFE007FFFFF803FE7C003FF",
	mem_init2 => "FFFF003F01FE01FC000E000FFFFFC07FF237E007FC07C01FF1FFE000FFFFC00000038003FFFFFF0FFE07F003E1FF800FFF8C001FFFFE01E001F00387FF80FF8007C3FFF8003C000007FFFF300600F000FF9FFF8007F807FFC3FE00FF001FFFE0003FFE1FE1FFF00F8003FFE034077800FFFFFC0FF7803FF04007E18063FF800FFE0067FFFE0007F007FF860070600FFE7C007FC01FF6C0001F007FFFE003F803FFF000FE003FF80070001FFC03F000FFFF81C0001FFFFC00003FFE0780007FFE3C0007FF97E0001FFE07E000FFFC07C001FFC1FC0003FF80FF000FFFEFFC0007FE01FFF007FFF01FF1001FFFF000FC00FF80FC00F803FF807E00FE03FFFE3FE0",
	mem_init1 => "7F81FFFE81F007C01FC1C006003F00FFFF807F03FE0FFFFF03FC0FC03F8F800E003800FCFFC0FC07FC1FFFFF1FF03FC0FFFDC03001C0078FE00FC07F01FFFFC7FE1FF87FFFC0F803E007FC003800E007FFFC3FF0FFC7FFFC3FC0FF03FE003001F007FC03F00FF83FFFFFC03F007F0000002003FC1F40FFFE7FFFFF87FE40FF0000000003FF1EF0FFC7FFFFFFE3240000000000000FFFFFFFFFF9FDBFC0000000067FFFF7FE03FC000001F03FFFFE000003FF0F80FFC01FF07F003C03FE09FC07F03FF0FF80FF01FE00F807FC3FF00F803C01FF00F803C01FF80FE07F81FF007803F81FF81F807C01FF01F007C01FE03F00FC07FFD7E01FA07F00F803F00FF007",
	mem_init0 => "C03E00FC0FF807C01FFFFE00FE87FC00003F003FFFFC01E007FFFFC00FA07F0FFC01FE03FFFFE038007F8406C1F80FFEFE803E000FFFF80000007FFFE3FDFE52000FF000FE01BFFF01CEFE3003FFFEEF82C0C3F8C1E183DDE08000C7FE61DFBE0100018F1DCE3BE0001E3FF80E1CF83F1F1C00803E1F0F3C1F9C000F0FFEC384320F03FFC3007FEF870003FDCFE6E38001FFFFE1C00003FFFF900011EFFFE000007FFC1000001FFDE018003FF81DE0087F802C1CFFFC0000007FE006001FFA1C0203FF0B0303EFF0803007FF7B0003BFC121E03FE011F01BFC300200DE25E7F00FF3F7984FFFE003E0E07C003BFF07F03003C03F0BC01F00FE03C03F80FF03F0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0F807F807C03FC1FE00FB07D03FF80E807DC3FFE0FF83F83FFE02840FE0FFFF07A81F40FC3C01F81FC0FC3F82BF1FE07F59402A05F03FFE500BC1FE07FB0000781FC0FFFFE9FFC3F81FC20200703FA1FC20F01F80680FE100007E03C0FFFE3E17E07F01F9F7FFFFC7FC1C3C000000000F00001FFFFFFFFFFFFFFFCFE007FFFFF03800000000000000FFFFE3FFFFFFFFFFFFB80000007FFF8000000000000007E03FFFFFFFFFFFFFE0003F800000100070000000007E01FFFFFFFFFFFFF00000FC00020000000003FF03FE3FFC1FF83FE0FFC000000807FC03F80FF87FFC7FE1FF83FF803C001000D801F81FF8FFFE3FF0FF81FEC000000E07FF87FF3FFE7FFC0",
	mem_init2 => "620000000003FF3FFEFFFC00000000FFFE7FC00001FFF80023C007FFE07F01FC0FFFE07F01FC0FFFE07E00F807FFF01C00FF03FFF807F03FC07FF801FC07C01FFFE03E00FF03FFFE03C00FF03EFFF03E01F807FFFE03800FE03FFFC03F81F807FFF807F01C007FFFC0FE03E01FF7F01F007803FFF80FC01F00FFE007F807E07FFF03F807F0FFFF81E01FF03FFE03E03FC07FF80F807E80FFD03F01F803FF00FE0FF01FF00FE03F01FF807E03F007F807E01F007F80FF01FC07F81FE01E00FE03F807C01F807C00F007FC1FC07F03FFCFC03F00FF81003FE03F83001FC07FFFC03FE0FFFFC07F81FC0E01F01FFFE01FC01FFF003F80FFFC0FF01FFFC07E007FF8",
	mem_init1 => "03FFFE07C06003F0003FE00FFF87F87FC1E3FC00FFF00FFF1F07C01007FC000FF00FFFC03FE07F9F000003F83FF3E00FE00003E00FC07003F60FFFF803FC0C0FF803F03F40FF07807F00FE01827F80700FC03FFFE00F803FFBC01F007FF7803E01FF9F00FC07FEFC03F01FFBF00FC03FFF803E01FFFC01FC07FFE00F803FFF007F01FFF007F80FFE00FE00FFC03FC01FF807F001FF80F0003FF0FE0003FF87C0003FFFC000FFFF0001FFC07F94FC000FFFF00007FFC000001FF800FF00000CFFF0001FFFF800FFFE0F807FFC00FF3C00000100001C8003FE007F007FF01FF807FF80FF00FFE003C00FF8007E01FFE01FE03FFF83FF03FFE00FA03FFC00F801FB",
	mem_init0 => "C00FA03FFE01FF03FFF80FF03FFF00FD01FCB003C01FA7803E81FFFE07FF3FFFC03F407F1800F007C0C00FA07FFF01FFCFFFF80FD81FE5800800FF0000F40FFFF87FE07FFFC0F8017F8000800FF400FFF0FFFFCFFC01FFC007801FC001FC07FFE0FFF01FF800A0000FFFB9FE7FFFE00000001FFFFFFFC20003FF80001FF9D400F01FFFFFF800000FFFC000007FFFFF800000023FE7FC01FFFFFFF0007FFC000007FFF9F0000FF80000007FFFFF800FFFF3FC001FF8010007FFC0000003FF880001FFFFFE800FFFF200000FFFFFC003FF8000000FFFFFC003FFC3FFC01FFE0000003FFFFFC003FC00C000FFFC00E03FFFE1B638240017E007FFE0000007FE0000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0FF00001CA5FFF00FC0003FE003FFFFE0000BFFFC003FFFE800007FF800003FFCFF0003FFC30000FFFF00003FFF00003FFE1F000FFF880000FFC4EA0037FFC000FFF83E003FFE100007FE000007FC0FF803FE03FF00FF807F801FE01FC01FF00FE00FF803F807FE00FE03FE00FF01FE007F01FF007F80FF807F00FF803F80FF081F807FC00600FF800FF0FFF807F07F9E01F81F83E1FE03F3E01F00F81E03C03FEF80FE17E0F00FC0FE0C87F81F01C03E01FDBC07D07FDFC07F03F07C07F03F07F87F03F03E03F81FC1FE1FE0FF07F0FF03F81FC1FE0FF07F03F03FE07E0FF87FE1FC1FF0FFC1FC0FC0FFC1FC1FC0FFC1E40FF0FFE1FE0FF0FFF0FF07F83FF83",
	mem_init2 => "F83FC1FF41E00FE0FFF0FE07F87FFC3FC1FE1FF80FF0FF87FF81C80CE0FE307F03FC3FFE0FE07F83FE01F00FF07FE07C00F00FF00F807E01FE0FF01F803F83F807FC0FF9FF007F003F0778079821FFBFC01E000F1FE01FFF03FFF00070000FF8000040003FFFFDFFC000001FFFFFFFFF800001F4000000000071FFFFFC2BF0003FFFFFFFFF8000000000C000000003FFFFFEFFFFC03FFFFFEF0000000000000080001BFFFFFFFFFF806FFC400008000000000027FFFFFFFFFFFE267FC00000000003FFFFFFFFFFE000000000000BE7FFFFFFFFFC0000024FFFFFEC00007FFC1007F900FFFE70366D70003FFA03FFEC9E641FFC07DF23FBC01FFE03FF8038FC0F",
	mem_init1 => "FF8079E01FBC03FFC01DF803CF80FFFC071E01FBC03FFE01CF807CF80FFF8071E01F3C03FFE01CF9878780FFF8079C01FFC03FFE03FF8079F40EFF8070E01F7803FFE018F8078F118E780F3803FF8007FF038603FFE0C7FE0C3807E3C231E3F0643FE418FF00FE38E7F01E3F821F8F8381FDF0008F3F001FFF808411FB6003FE004B07FF80FFF81FFE3FF203FFC03061FFFFC01FF01C003FE0000F1807000EA1FC03FF87E39FFE0401F300F001FFFFC47CE07C00FFC0007E301E001FF8F01FBFCFE007FF0801C003F001FFF801FF807C00FFE001FC003FC007FFF01FFF8FC71FFC001FF801FFE03FFFEFCC01FE004FE601FF80071C0040007FC00FFF83FFFA13",
	mem_init0 => "FF0040DFFE8007FFC00FFE0017FE00000000002AAAAA5FFE7803800EFFFF80061FFC8000FFFE07FD1E00001FFE6003EBFFC0000FF0FFE5C03C000FFFF01843FFE8003FFFE8FFC7FC0001FF8C003FFFFC0001FF0CF860C7C003FFFE01C00FFEC001DF7E3FF41D00001FFE2003F7FF80000FF07F83F03E000FFFE01F87FFF000039F80FFC7F81381FD8C007E67FC0001FF8FF87007B0387FFE008031FF0000E3FF3FF80180003FFFC00FF8FF84007FF38F1DF1E00C0CFFC00C3DFFEF0010FDC7FE79F19F00F9E1001E7FF30001F8CF87FC63C30F3FF0018FDE7EE00C31F19FFC3841E37F30001FDDFC43863E70F3BF080859E7FF0001FF9FB080459E4FF3C70238",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "23C30400FFFF2030018E1C79E3C60439F9800807EFFE2020879E1C30E007FE7E030019E9CE0C30E1877FBE19800C7FC60611FFFB801870F377B37B83089FE1860E7FFB83083861EE5EF0E1071878C1841FFDE3061879838C3C60F20E3C71838F7EF1E70F30F3879C3C81CE1E703387BC79C0C01EF1E70F7811839F0C40679FFC11007E48F2EF967803C3FE00F0EFEFF80003BC19E0CF04F063E33811E7FF0C2007D77C11E19E08707FE01833F9FE00E0EF863C3BC19E1C78EF003C77E10800F1C7843C63C31E01F00F007C57C01C21F1CF98F8E7C03C71C00F8CF9E7801E71E00F18F8C7C03C61C01F38F3878E7CE3C21E38F00F0C78E3C73E31E18F1C70E387",
	mem_init2 => "1E70C30E3C71C79E3C70C04FF38003FFFF80001FFE001F3EFC7871F30000FFF7C3800FFF00079F1E1C10FFE0003FFFF0C007FFC001E7EF870C3FF8000F3F7C3001FFFC00F1E3C1830FFE0007FFFE1C007FF2003CFDF0E083EF00007FFF8F001E7870023FFC3860F3C0003FFFE3C0079F1C001FFE0E387DF00001FFF8E003FF8E0007FF87801FFC3000FFFE1800E1C7E007FFF1C007EC00007FFF8C007CF84003FFFC4003FF80000FFFE7800C3878001FFFFE21F0818007FFF8600FCE0C003BFFC3007FF8E001FFFFF001FFEF80007FFBD81F1C3C60E7FFFE0070E1E3073FFC780FC606183FFFE0C01E30708007FFFE01F18384007FFFF0079C1C6001FFFFFFFC",
	mem_init1 => "C00001FFFFBC07EF060000FFFBE03EF8700003FFFF00E3C3FE001FFFFD0F04003039FFE7C07E6001018FFF7E67FF00000CFFFFE03FF0080001F7FFE3F38000000FFFF81FFC00003079FFFBFFE0000107FF8FDFFF830000087FFCFFF0007000E3E7E7FF80038F021F3F7FFC00083879F1F1FFF80000018FFFFFFE0000000E7EFEFFF800000001E3FFFFC00002021F1F3FFF00000030F9FBFFFD80000007CF9FFFDE1C00001C7FFFF80001E0C1C1E7EFEF06060E0E3FFFFE20003060F1FBF7FFC00000079FFFFF18000800387FFFFFC0C0C001C3DFFFCC0006061E1C7FFFF000000061FFFFFFFE0000030F3FFFFFFE1C001079FFFFC000F041C3879FFE1000020E",
	mem_init0 => "1E7FFFF080000060E1E7FF9F80000007FFFFF8F000001838FFFFE780000001EFDFFE38200000003CFFFFE200000033E7FF8F1C6000000E3FFFFF0000000FFFFFE38000000007BFFFFE000000077FFFFFF000000003F7FFFFC0000001FFFFFE7C000000007FFFFFF800000003FFFFFFC000000000FFFFFF0000000C01FFFFFF18000000FFFFFFF000000007FFFFFF8604080033FFFFC070400003BFFFFE400000003BFFFFF0000000001FFFFFFC40000000FFFFFFE20000000FFFFFFE3000400007FFFFF1810000003FFFFF9C04380001FFFFFCF0C1C0000FFFFFCF0204041E7FFFFC00103000E3FFFFE7C00100061FFFFFFE1C000038F9FFFFF000C00187CFDF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y14_N33
\aud_mono_1~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~91_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a191~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a175~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a159~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a143~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono_1~91_combout\);

-- Location: M10K_X5_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF03BE077E0F7C0EF80DF800F033E033C07F80FF01FF03FE03FE07FC06FC1EF01FF03FE07FC0FFC0FF80FF81FF03FE03BC073C0FF81FF01FF03FE03FC07FC0FF80FF817F03FE03FC07FC0FF80CF01FF003E00FE07FC0BF81FF81",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF03FE04FE007C00FC07F007E003E057C0FFD03FE01FE03FC0FE05FF01FF03F601EC03DC039807981F007E607EE03CE03D80F900FF81E383E40FCC0788071C0F301F703FF0FFF0F8E1F9807380F783E603CE07DC1FBC0E081E640FF81FE07FE0FFC0FF00F700FE01DF03FC07FC07F00FE01E00787FFF1FFFFFFFC0FF00F801F003E03803F80FE00F04FA07C01F03FF03FE7FFFFCD0F82100100000038007C3FFE1E0FFE03E1FF83FFFFF83FFFFF001018000C003E01838087FFFFF83FFE3FFE007FC33F801FE0C000007000B000DE063FC3FFFFFFFAFFF87FFC03FE00FE00038000C0006018300FFE0FFF87FFFFFFE3FFE0F0600018000C001F02078047E0FFE",
	mem_init2 => "0FFFCFFFFDFFFFFFF80018000000060003007FE7E7F87BFFFFFDFFFFFFFF81DF8000000000000000000FF71FFFFFFFFFFFFFFE09F80600000000008000007E01F07FCFFFFFFFFFFFFFC1FC070000000000003F807FE7FFFFFFFFFFFC03C000000003F07FFFFF00001F803F80FC1FF07F81FE03F00F807F01F80FF07F81FC0FE01F007E03F80FC0FF81FC0FE03F007007E01F807F87F81FC0FF01F803E01F01F80FF81FE07E01F007003E01F803FFFF01FC07E01E000003F03F00FFEFFC1FE1FF00E007C03E0070FFE03F807F81F000007E01E00FFFFFC7F80FF00E000FC777000FFCFFF80FF07E00F801F007E01FFF0FCE1FFE0FC01A007F807C11FF73FC03FC",
	mem_init1 => "03E807F80FE00FFA3FE03F457E007800FF01FA01FE07FC07FDBF000C001FF01FC07FE0FF80FF80F000007384001F87FE0FF01FE03E003C4D701C03FEFFF07FE3F403C007C00E017E3FFC7E03FC0FE00001F003E01FE3FF83FF0F801C007807001C31F8FFF03FE0FF80E007C01E01FF8FE5BE03FC03E00FC03E00786FF9FF01FFE7E00E00FC03F007C4FF01F00FE01F003801E00F00FFCFFC1FFFFF01F007C01F003817F01F80FE03F000001C01F00FFFFFFFFFFFF09F001C00600003FE7FF803FF3F00002C81F7803FFFFFFFFFFF7A0000000000000DFFFFEDBFFCFFA0148017FF91FFFFFF7FE9F0000000000000009FBFFFFBFFFFFF7FDC7867F80FFCFFF784",
	mem_init0 => "000000000000100041FFEFFFFFFFFFE7FC1F807C000000102001FA0008000001C3FF3FFFFFFFFFFFFC7FC000000000000003FC0FF83FE1FE07FE7FF1FFFFFFFFFFCF0000000000000000FE3FF8FFFFFFFFFEFFF27F80FC01F0000000006001C00F007E4FFFFFFFFFFFFFBFE0080000000000001F07FF3FF8FFFFFFFFFFFF903C00000001FFFFFFF00039C1FFDFFFFF83FC00C002001801FE9FF8FFF3FF5F800E003800601FFFFFFFFFFFF0040000000007C7FF9FFFFFFFFC00E003800001FF8FFDFFFFFF9C000000080000FFFF7FFFFFFF0000000200003B7FCFFFFE3FE7001C000180000DF3FFFFFFF9FF080000620000F87FDFFFFFFF8FC03C00C0000703FB",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF3FE7FE7801C004186007803FFDFFFFFFF803800E206007803FF1FFCFFF7CB0000E0000270A3FF9F3FF9FF833C01F001027813F03F8FFC27C01E00F001861C3FE1FFFF7CFBC1801E600003B83FE1FF8FFC7FC1CE07F003819E3FF0FFCFFF79E007003000C007FC3FFFFFDFF823C00E002003873F71FFCFFFFCC000000001003F38FFFFFC7FE0FF03F001801E00F907FE3FF0FF00F00F003C00F83FF7FFFFFE03E00F000001C00FE07FE7FFFFE00E0070000007C3FF9FFFFFF9FFC07C000000003F8FFFFFFFFE007800E000001C1FFFFFFFFFC7FC03E006001800F807E3FFFFF803C00F001001F0FFCFFFFFFFFFE39E0060000007803E1DFBFFC19F06F800000",
	mem_init2 => "F87FE3FFBFFFFFE0030000000000803E0FFCFFE3FF83FE00E04783FE0FF87FE1BF0018000000000019F1FFFFFF3FFC3FFC9E000013E05F83FC1FE00F803C000000C1BFFFFFFFFFFFD7FE01E0000000000007CFFF07F81FE01F807E5FFFFFFFFFFFFFE380000000000001807FFFFFFFFFFFFFFBE3CFFF3FFCFFFE000000000000000008F1FFFFFFFFFFFFFFFE0000000000000018006D83FE2FFC2FFFFFFFFFFFF000000000397FFFFE001867EFFF83FF83F30000000800FF81FFFFFFFFFFF00000000000FFCFFFFFFFCFFF0400000000007C7FFFFFFFFBFF80000000000203FFFFFC3FF87F001E0000003F81FFFFFFFFFFF0E00000000007FC1FFE3FF83FF00F",
	mem_init1 => "0000001E003FC7FF87FF03F801F0000003F80FFFFFFFFFE0FC80F8007000F603FF8FFF0FFE1F200800000071E1FFE3FFFFFE078E000000000C3FFFF9FDFFF8E3F000000100078FFFCFFFFFFE00FC000000F003F9FFFFFFFF9FC01F8008003E007FF8FFF1FF01FC03C0018003E08FF81FFF3FE03F8010003E007F81FFF3FFE7FC07F0000007800FFFFFFFFFFC7EF07C0000000003FFE7FFFFFF1F861C0000000010FFF1FFFFFCC3F18000018007873F8FFFFFFF107E0010003000F8E7FFC7FF8FF70FC0030000003FFC7FFCFFB0FF00C00000006003FD87FFFFFF1FFE07000F001FC07FF87FF87FF0FC0000000001FFC3FF87FF87FF8FC0000000301FF83FFE7F",
	mem_init0 => "E03FE0010020007F73FFFFFFE7FF87FC0380000001F80FF81FF83FFC3F000F001F01FFC3FFFFFFC7FF00E0018001800F803FFE7FFCFFE07C007800FFE3FFC7FF87FC0F80000000000F003FFFFFFFFFFFF3E1F001C007E00F8FDF001F98040000000019F9FFFFFFFFFFFF8FC00000000000000F001E7FFC0020003061FFFFFFFFFFFFFFC300000000001800187F7FFFFFFFFFFFFBC3E7FFFFFFFE7FC01E00000000000000EFEFFFFFFFFFFFFF4000000600000001C0FFF7FFC068001C1FFFFFFFFFFFFF800000007BF81F8001801FF07FFFFFFFFA0000000278C01FFC007F800FFF803FC00FFC0FFFC003FF80F1F0787C3C1F7C001F8007E701FBE0F0E078787C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3C3E040F8F078781C3E0E0F8F07CF8383F1C0F0F0F078383E1C1E0F0F07C7C3C3E001F040F8303C381E1E0F070F8303E181F0C0F8F0387C3C0C3F0E1F8207C001E181F0C0F820FC103F001F8007E301E180F0007801FC001F000F8483C241C030F07E7C0FBE030F0187C0F3E078E01E780FBE031F0187C061E0B8707C380FFE1FC7C243E01070C83FFE1F1F8707C3C361E00070403CF41E7F3E3F8F8047C101C000FAC07DFDFEFF3E780F00070001CF01E7F3FFFFFFE8FCF03C100028071E9F87FFCFC7E101F0C00060303C3E1FFF3FFF8E9FC341E1E00080703E7C1E3F1F3F8F8FC7C3C1E1E030703C7C3E7F1F1FCF8380C1C0606018780C7E1F3FFF8FFFC7C",
	mem_init2 => "060E03070083C021F1F8FE7C7E1E0E0B070087C061F1F0FEFFFE3E1F180700038001E001F001FC7CFFFE7F0FFF0007C003E007F0C07BE07C243C000F00038007DF07FFF3FFFFFFFCFF801F000700038001E007E007FFF9FFE0FF061E1F0781FFC07BC060F000F800002400000F018FFFF7FFFFFFFFFFFC0F2000000000000001E0107FFF7FFFFFFFFFFFE7C07FE030F0C000041C0300008000014030FFFFFFFFFFFFFFFFFF804000000000000000170F3FFFFFFFFFFFFFFFF81F80000000000038019FC003E03FF07FFFFFFFFFFFDFFFFFFF0000000000000007F01FFFFFFFFFFFFFFF00000000001FFFFFFE001FD0BFF80FFC001E0000000000040E07FFFFFF",
	mem_init1 => "FE47FE000000000000007F801FFFFFFFE0FFC003C00010000F60C119FFFFFFFFC1FF2063C00070001FC00FF87FFFDFFFC38E6041000070061FC1FFF87FFF0DFF830EE0C01800E70E19C3FFF8FFFC1FFF061CC0073001FE0C3FC3FFF0FFFC18EF0600818C7001FE087F87FFF1FFFC390E0C018393F0003C1F8F8FFFE19FF0603C10030000C0003073FE3FFF83FFE08E1801E4002F8200F0FFFFFFFF0E3FC1CC20530800FF041FE1FFFFFFFF1879871800821831E60C7987FFF0C7FC10FF0410C1073061041C7FCFFFE1FFF871F60838000C60C10C39FFFFFFC3EF30F380184006184080387FFFFE7FF70FF8C0083003043FC10FF0FFFE1FFF823FE0870000000C",
	mem_init0 => "6003FE7FFFFC7FF30FF8C1C000200408018207FFFFFFF0FFCC7C80002003FC00FF07FFF9FFF03FF40FE0000000FF003FC03FFF9FFE07FFCFF84004000180000007DFFDD3FF60C7FC10C2003DE007FC03FFFFFFF7FFF8E600000000000000007FFFFFFFFFFFFFFFF8600C004000000C87D83DFF6F6FC00C00030010FB07FFFFFFFFFFFEF87800000000000000047FDFFFFFFFFFFFFFFFFE00000000000000038201F7C03DF40F0401FFA0FFFFFFFFFFFFE9F800000000000000007FF87FFFFFFFFFFFFFFFFC0000000000000000001FF303FFFCFFE3FFFFFFFFFFFFFFFF03C1800000000000000003F1FFFFFFFFFFFFFFFFF03000000000000003F0FFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y12_N36
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w15_n2_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w15_n2_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383~portadataout\)))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a351~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a335~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a367~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a383~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a383~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a367~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a351~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a335~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w15_n2_mux_dataout~0_combout\);

-- Location: M10K_X38_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "03F01FFC007FFF800FFFFC03FF003FF00007FFC007FFC007FE00F003FC03FF0007FF8001EFFF803FE007F807F0017FE03FE007FC03FE007FC00FF003FE00FF803FE00FF801FF007F801FF007F801FF00FF001FF807FE007FC03FC00FF00FF8007FC01FF801FE01FF003FC03FE000FFE03FC01FE00FE007FC3FC23803FC07FC00FE01FE007FE3FC77803FC03FC01FE01FE01C0FFC03F801FC03FC01FE07F80F807FC03F803FC03F803F707E03F807F807FC03FC07F80601FF80FF007F00FF807FC0FF83E01FF00FF00FF00FF003FE3F80FE00FF00FF007F80FF01703FE01FE00FF01FF007F80FF9F003FC03FE00FF00FF8007FD807F803FC01FF00FF00FFB3007",
	mem_init2 => "FC03FC01FE01FF007F6207FF00FF807FC01FE03FE0007FE01FF007FC03FE01FF007FE003FE01FF803FF007F801FF007F803FF003FE00FF803FE00FF803FE00FF803FE00FF803FE007FC01FF003FE00FF801FE007F801FE007F801FF003FC00FF803FE00FF803FE00FF803FE00FF801FE007FC01FF007FC01FF007FC01FF003FE00FF801FF003FE00FF801FF007FC01FF007FE00FFC03FF00FFC03FF00FF003F807FC01FF803FE007F807FF001FF007FE007FC00FF801FF003FE007FC00FF801FF003FE007FC01FF803FF800FF800FF801FE003FF001FF803FF007FC00FF803FF003FE007FC00FF803FF007FC00FF801FF801FF801FF00FF80B87FF803FE00FFC",
	mem_init1 => "01FF007FE007FC00FF801FF007FC00FF803FE00FF807F801FF801FF803FC01FF007F801FE00FF007FE007FE003FC00FF007FC01FE00FF807FC01FF001FFF007FC01FE00FF007F803FC01FE01FF00FD7BE01FF007F803FC01FE01FF00FF00FE00FE00FF00FF00FF007F007F807F807F807F803F803F803FC03FC03FC01FC01FC01FE01FE01FE00FE00FF00FF00FF007F007F007F007F807F807F803FC03FC03FC03FC03FE01FE01FE00FF00FF00FF00FF00FF007F807F807F807F807F803F803F803FC03FC03FC03FE01FE01FE01FE01FE01FE01FF00FF00FF00FF00FF80FF00FF807FC07E61FE219E30862108000000000000000000000000000000000000000",
	mem_init0 => "000001FFC0000000400000FF00000001D00000D000000007E0000000400010000000000020007FFFFDFFFFFFFF47E47FFFFEFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFDF907DFFC1D7FFFF81FFFFC201FFFD8000E000000000000000002C0000001800000000000000000000000000000000000000000000000000000000000000000000000000000000000400000080FC0000001F4FFFFFFFFFE0EFFFFFFFFFFFFFFFFFFF40083FFFB3D37800000EF10500A020120000400150018001541080000001003004000100048028020000010080000000048885094021000202000080204111050000100002100082008102000002002001024001834520A0100004",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FC007FD01FFC0003FFE000FFF800FFF201FFFC01FF8001FFF8007FF0002FFE407E110C1FF201FFC0043FFC081FF3001EE677BC078DFBF003FFE7064FCC8F980FBF3F0007FEC000FFF98003F303FE000FDF89013FF2007E646CE019F8B3E003FFE000EFCF800FB3023F207E7C4878F9F0007FF02064CCFF89811FBF300FFE001E1DF8003FF03F6000FFEC8003BFD007FF063FC40CDF999017FF003FEFC000DFF801B3803FE40007FFC001FFF001FFF400ECF801FF8003FFE000FFFE003FF803F8300FFEE000FFF800FFF90007FF80FFC001FFF0003FFE001FFC001FFC007F00007FF8007FFE000FFFC0067E003FC0003FFE0007FFC007FF818303C00FFE000FFF",
	mem_init2 => "000FFFF001FFE00FE000C1FF0003FFE001FFFC001FFE01FE0021FFC000FFFF803FF0007F0EFC01FF803FF800FFE0E0C1FFC083F303E7C7EE009F801FFC003E3E7C007FF859F801F3E3E640EFC00FFF013F1E3E043EFC0CF800F9F3F3C007E487CF811F8F1F060F7C0CFC081DF03BF021F463EFC08FC18F8303FE067F0C1FF81FF8007E207FE007E083F301FF823FC007FC0FFC003F007FF000F801F980BFC12FC207FE0CFF001FB03FF4007C40FFC08BF113F202FF06CF800FD81FB8007E607FE041F003F381E7C04FCC07DF0F9F003E303E7C48F8D1F9E073E043E681EF81DF800FBE0E3E1C7C387CF039F860F1E0E3C1CFC1878F0F1F0E1E1C3E3818FC70F0",
	mem_init1 => "607BE0C3C3C3CF0A33FB4E8007FF800FE01FF800FF83FF80FFF0000DEFFF001FC06FF003FD8003C1FCC00FFE01FE00FFE0C4E03FFE004FE3F9E01FF805FF01E7E079F83F7801FFC03780FFE0037F00DFC03F900FE407FF004FFF00000FFE007FC05F201FCE0FF2017FE0007FBFC007FF807FE003FFC00027FF001FFE0103FFE021FF803FFA00BFFFE001FFC003FFC03DFFF001FFC007FFC003FFF8007FF803FC000FFFC000FFF8007FF8007FFC007FE003FFE001FFFC003FFC001FFC00FFF0003FFC007FF6001FFF800FFF803FF0003FFE000FFF0007FF801FE6000FFE000FFF000FFFE000FFE007E003C3FF8003FFF001FFC3C003FC00FF4021F9CFC073FDC0",
	mem_init0 => "7FF079C0C3F800FFE022F81FFC03FC00FEE01E3F1FEC037F807E701F3E0FE601FE803F3C0F9F07FF013F801FB803CF87FB013FC00FB807CF83DB81DFE007FE81EF81DFC007E003FA80FFC1DFE007F801FEC07FE05FF003F800FFE03FF0FDF001FC00FFE03DF07DF801FE007FF01DF83F7E01FF003FB00FFC1FFE003F801F981FBE07FF001F800FFC07FE07FF800FC007FE07FF80FFC007C007E603FFC07FE043E243F201F7E077E043F061F060FBE07BF070F070F96039F879F8187838FC003FF818FC383C18FC081E781DFC083C3C7C000FF80FF003FFCDE001FFC9807FFF80C0FF007F8C47F1B380E6FE001FCE47201FFC6437180FE603F89FF8073F0907E3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0FFE1E00FF803FC01C0FFE001FFFC003FF80000FF00FF00007FF800FFFFC00FFC003E7F803FC0101FFE003FFFC007FF80041FC01FF0001FFF000FFF8007FF003F81F00FF8000FFF8007FFBC01FF800FF01C07FF0003FFF001FF8001FBC003FC0003FF8003FFF800FFF000FFF801FF0080FFF800FFFF801FFC00FE00203FC0301FFD001FFF003FC03F007FE03FE03C03FE01FE01FC03FC007FC0FE01F83C03FE003FC0FE01F01FC1FF800FF80FE00FF807F80FC1FC03FDE03F80FF000FFC0FE0201FC07F003FFC07F03F01F03FF001FE01FE001F80FF8010BFC07F800FF01FF001FF00FF800FF01FF8007F00FF0001FC0FF8003FC03FC007F807F801FFC03FC00",
	mem_init2 => "07F01FE001FE01FE005FE01FC0007F807F801FE01FE03E1F803FC001FC03F800FF00FF8001FE01FF003F803F807C03FC07FC07F80FF001FE01FC07E80FDDFF003FC03F800F601FE03807F01FE003FC07F80F807FE00FC07F00FF007F807F01FE01FC03F807F807F00FE01FE01FC07F807F00FE01FE01FC03F807F807F00FF00FF01FC03FC07F807F00FE01FE03F807F80FE01FE01FC03F807F807F80FF00FF00FE03FC03FC03FC07F807F807E03FE01FC0FF01FE03FC07F007F807E00FF00FF01FE01FE01FE03F807FC01F80FF00FF13E03FC01F81FE00FF807C01FE00FE01FC01FE01FF00F803FE007F03FC01FE00FF800E21FF003FF9F001FFC00FF80FC07F",
	mem_init1 => "801FF803007FE007FC0FC03FC01FF003C07FE007FC0FC01FE003FA0027FFE003FE01803FFC01FF80FF80FE01FF003E0FFC00FF00FC01FE01FF00FC07FC007FE7B007FC00FE00007FB8600FFC01F807F807F00FF00FC03FC03F807F807F007F00FC01FC03F807F80FF00FF01FE03FC07F80FF00FE01FE01FD03FC07F00FF00FE01FE03FC07FC07F80FF00FE01FE01FC07F80FF00FF007F01FE00FE03F807F01FE01FC01FE01FC03FC03F80FE01FC03F807F007F007F81FF007F03F807FC0FE81FC03FF80E72FFE01FE47C00FF82203F807FE7800FFFF001FF87803FC07C87E00FFFE007FC1F007FE0400FE01FF07007FE3C00FFC0003FF03E01F801FE6001FF80",
	mem_init0 => "003FF8000FF803F81E007FD9003FF0001FF80F00FF00FF07C01FE0000FFEFC01FF01E01FE03F80F807FC0C83FC0FC03FC07007F01FE03FC0FE5F803FC1FB000FFC03FE007FC00FFF00FE01FF800FC07FE00003FFFFC007FC07F00FF801FFFBC0F801FF807F01FFC001FFFFFFC01FF01FE00FF007FFFC007FF3FE00FC01FF00201FFC007FFF803FF03FC07F807FC0003FFE007FFFF003FC01FE00003FF8003FFF001FFF9C00FF803FE4001FFC003FFFE007FF0003FFC00FE06C03FF800FFFF000FFF8007FE00FF80000FFF003FFF000FFC00001FE01FF8001FFF001FFFF803FF003FC1000FFF0003FF800FFF82007FF003FF800FFE001FFFFC01FFE001FFC01FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F1FC807F001F8807F311BCD87FB00BEF81F01DFC000F9F8BC783FBC4DE003FFC0067F7C804EFE101F04077B00C07F70003FE4023F1FF807B200FFE0003F860207FE801FFE180F874327F0001FFB0007F7E001FFC007F8000FF00003FFC003FFE000FC7703FC0003FF0003FF7000FFF000FFE001FC0001FF8000FFE0007F17E03FA0007F8000FF90003FFB003FF8003F00003FF0003FF0003FFF800FFFC03FF8001FFE003FFBE007FFD001EFF003F81007FF8003FFFE00FFFC03FDBFC002FF0807FE0037FC0403FFC80EFF0007CFE4023F0E07F78001FFE601FFC4037F809D6FF001FFC003FF8000F6FF100FE001F9C06C7FF80007F001F9F03E74BF80E7F040F",
	mem_init2 => "C503C3C1FC007F808FE103FBCDE6407FA00FE480FBE0FE4179F807F01079E47E2130F841F8301FE07E0914FC01FCB80FE03FF81C7E01FF9848781F3C043F01FCF80EF81F0E065F81FECE07F80FC7804FC01FC301FF07FF000FC03FC701FF07E3C007E007E001FF01FF8143F003F100FF81FFE021F013F0E03FE07DF031F819F8703CF83CFC00FC19FC003E383E5C383C0CFE001FFC1F3C1E1C0F3F0E07FE0EFE001E07FE0007FE06F0401FC07F8007FC05F81E03E07FC0F3FA01FA1F8007FF00007F803E0FFC001FC03F8FE0107FC0300FF01FFF01F80FF00FC9FC00FFC03F01FE03C5D80F81F80FC0FE4F07F80FC07E0FC0FC07C07E07F04807E07E07F03F07",
	mem_init1 => "F07C07F01F87F86C07F07F01F805BFD03F83FC0182FC0D81FC0FC07C0DC3FC07D3FF0003FF0C00FF07F07F02D0FF00F07F8013FF80D07F80DA7F00DFFF803F7FD001FFC0007FC003FF0023FFC007FFE0007FF003FDEC00FF0040FFC0007FC0403FE00E7FF00FFFF007FFFC00FFFE007FF0003F80001FE0000FF8001FFC0200FE00FFFC007FFF003FFFE003FE019FFC3E03FC0780FF80007FDF801FC0FE03F2261FE01E07FE00F807E03F83E03F01F03FC07C07F8800FF07F07F01F83F01807F80B01FC1F07F01F81FC0BC5F81F81FC0B81FE0B05F80FE07E01E5FA07E0FE01F05E47E07E03F07F01F6FA07F07F0037FA05F05F01FE03603FFF00FE1FE07C1F81",
	mem_init0 => "F81F80FE0D00FE5F803F9FB013FF20FE01F01FC9A01FC7E01FEFF0101FC07F050077FF006CFFC003FF0B01FEFC0FF80807FFC00FEBF400FFE00FCFE01FFF002FFFE001FFC100FFF203FC0F01FE8003FFF800FFF8016BF807FFC0017FE000FFF8003F80901FEF00FF00007FFE007FFF001FFC00FFFA000FFC001FF8400FFD001FDFE01FC0F01FDFC03FFE005FFF0400FF0381F80FC05E03FFC0380FFF000FF03F00603FE7E0001FF80007FFC001FF9F01FE03FF003F03FE007FFFF803F807F803F00FF803F9FF001FFE7E00FF00FF0003FFF001F0FFC01FF00FF01FC07F80381FFC00FFDBF001FF80F81F007FE003F9FF801FFC1003FE00FC03F80FFC00FFFFC0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: LABCELL_X27_Y11_N12
\aud_mono_1~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~94_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a63~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a31~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a47~portadataout\,
	combout => \aud_mono_1~94_combout\);

-- Location: M10K_X26_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFF00000006CFFFFFF1B000000008007EFFFF47FFFF0F91ED8C0000000207FFFFF980001FFEFFFC00003FFCC00767E0043ECE0227F9033E9D801FD8047E03F7011BFC840FFE007FE001FC9CC06FF4037A11FF00CFD0470B7B809FF000F9027893FC489E22FF003FC8017EC9A23F781B9CC88E67C737E199F1C878C47C3E1C390F8CC7C763C7B1F1C9F86CF87A1E193F0ECF87E3E313F0F878FC3C3A1E1DAF0ECFC763E3B0F1D9F8643C725F1D0F8EC7C663E3B3F199F8C43C7A5F1D9F80C7C767E1B1F0D878743E3A7F190F8EC7C763E131F0C97C64FE331E19AB8CCFC663E313F8D9FCC43E237F19A78CC7C667E3907189FC043C630739BF8FDFCF61E",
	mem_init2 => "310300800663C7F7E3FBFFFDFDFE0001000083DFFFFFF5F3FAFFFC180000010FFFBFDFC3C3E7FFF0200000043FFF7FFF8B8BCFFFE000000008FFFFFFFE36071FFF80000000207FFBFFFC701E3FFF04000000C7FFEFFFF3FFF9FFFC0800000000018100400063FFFFFFF9FFFEFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFE90000000000000000001FFFFFFFFFFFFFFFFFFF0000000000000000007DFFFFFFFFFFFFFE0C00000000000FFFFFFFFFFFFFFFE500000000000300DFFFFFFFFFFF800000000363FFFFFFFFFFFFE000000006FFFFFFFFFF0001000000083FCFFFF9001706FFFFFFE00000007FFFFF2C018787FFE0003F7EB0039EF1733E0B",
	mem_init1 => "F6C07FF807FF0787E1F9F0C0FD407EBC191B2F841B47C9A3E4F093787D943ECE1B278F93C7C9E366F1B268D9BC64DE3E6D1F3E849FC7CCA3E7D09B78FD943EFA13770FB287DFC26FE1F270F9F84DFC36CE1F67099784D9C3ECA076F09B087D840ECBC36503F281FC3CD06C7F801FC30C7083FA003DE3C610FF4047BC38C23FCC1A678F3247FB807DF06438BE340F1E1D870FE283F1E39871FC403E7C130A1F9507C7C36161F8A0FC7806B83F001F8F00D707E003F1F018F0FC003E3C031E0F800F87C1E3C3F001F0F8D8707C003E3F071E0F980F8FCEC384F10378019C007FE00FF9F47EFFFF69BF9C000EC30000E18041FDF87F7FFE0E3FC30C80860043FEE1",
	mem_init0 => "FFFDFEFEFFFF3F8F9F8001C00000000000BC104E1800000000000183FFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFF880000000000000000E7FFFFFFFFFFFFFFBF000000000000002FFFFFFFFFFFFFFF000000000000000BFFFFFFFFFFFC0000000000C39FFFFFFFFFD8000000063FFFFFFFFF0000000001FFFFFFFF7C001E0C3F3E01000087FFFFFE6001FFFFFBF0000007FFFF8DFF8FF8C39EE0000000001FFFFFF7FFE03FFFFC00000001FFFFFFFFFF003FFF8000000003FFFFFFFFFE00FFFFC000000007FFFFFFFFF801FFFF800",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A78133FBC0F9F2F0047FF80F7FD611BF9C01FEFA02FDFF803BED1C07C6FC0739E10001FA0007FE20A3FFF81FFFFC1F37F0000C0080020F0003FF00003FFFFFFFFE300100000FFFE03FBF80000100FFFFFFFF7F800000007FFFFFC03C0200007FFFFFFF7F000000001FFFF82455008082A2040142800101110000008010020422201010000A0104A01000401A050004032011008441043000028080804040000A08090000008008008433FE9040007F0020845FF7BC93FFB4B1C5600001E001FFCFFFFFFFF1FFFFF0FFF00000000000700031C2387FFF9FFFFEFF1FFC000020000000001FF0FFFFFFBFFFFFFF8FFE0000000000078E07FFFFFFFFFFFFC2180000",
	mem_init2 => "000003F0C3FFFFDFFFFFB8018000006033FFFFFFDF81000000033FFFFF2C001FF80701FE0FC300F003C00007FB00FF8EF83FB8FF307C801C0807FFF80FF007007003F803FC00C00000FF00FF9EFFFFFF7FC018800C187FFFF807F0873C30000007FC01C3801CFC00FF9FFFFFFFCB001BC01FFFE1EF8004F007FE1FE10003FC3FE1007FF8003FFBFF07FFF0003FC01FF843FFE000FF8FF801FFE003FE40C0003DC000FFE07FE01FFF8003883F003FFC003FFE07A407FC00C37C07FC03F803F83F81F61F009CFC7FC1DE058DF03A03E07FC2FFE00F0FF0FF01FFF02403CE3E00FFF103807C0460FFFC0F61FE03F83FF873867C01F01FFF0C71EC01FE07FE23F803",
	mem_init1 => "8C7C01FF87F80FE03F00FFF3F803F80FC03FFC4705FC01F00FF81FE0FF01FC03F007E03F807F00FFBFF00CE01FC03FF7F007D83FE00FFFFC01FE036007FFFC03FF007803F7FF03FE003601FFC903FC03FE01FFC3FFF007E001FF39FF800FF006FFE47C0319E00003FF1FF39FFF8E673C1FF801FC00F01FE03FF1FF00000001FF003F800001FFFFFFFFFC1FC0003FFC03F803E000FFFFFFFC01F8001FFFFC00000001FFFFFF8FFF0C01FF7FF000FF000FFFFFF001FF003FFFC100003C001FE7FF807FFF805FFDC00000C001BFFEFF001FE00FFFFFF8003F0007FC39800000001FFFBFE000F0009FFFFFFC1FF807F3FFE0000000000007F00000FF80FFFFFFBFFF",
	mem_init0 => "FC001FE3FF00F800000FE017807E0007FFF01FFE011FFF80FFFFF007FC000000007FF7FC07F00FFFFFF3FF00007E00000000000000FF03FFFFFFFFC0FFFFFFC7F0000000000F80003FFC6FFFFFF8FFF80FFF7000FC000000000FFFFFFFFFE0E1FFF808000000001FFC1FFE7FF7FFFBFE002001003FFFFFFFFFC20000001FFFFFFE00000FFFFFC0730F0007FBFD8FF8038000CFFFFFFF00E6001FFFFC7F803E001FDFFF8FE01E001FFFFE01FC0001FFF00FC0F800FFF4001FE00FE7FE003F80007FF005E00000FFC0703F800FFF1801FE007FE3C00FF80FCFFF00FC0033FFF002C00003FFE2700FC03FCFFE003F803FFFFF800FF801FF01FC017F00FFFF80FE01",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000FFFFFFFFFF001FFFF800000003FFFFFFFFFE003FFFC000000007FFFFFFFFFC00FFCF000000000FFFFFFFFFF807FFFF800000001FFFFFFFFFC00FFFFF800000003FFFFFFFFF003FFFFF000000007FFFFFFFFC001FFFFC00000000FFFFFFFFF8003FFFF000000000FFFFFFFFE383FFFFE000000003FFFFFFFFE0007FFFE000000007FFFFFFFF0003FFFFF00000003FFFFFFFFF8007FFF1C0000000FFFFFFFF1E000307070083F3598FDDFFFEFDFFFE6FDF3224C0000040000FDC13BFFFDFFFFFE9B814DC002740038FFDC3FFFFFBFFFDFC0000000000000007F003FFF10018000000000001FFFFFFFFFFFFFFFFCF8C00000000000000000001FFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFE000000000001FFFFFFFFFFC0000000007FFFFFFFFFF000000000FFFFFFFF00000000FFFFFFC000003FFFFF8000003FFFFF00001F7F300199FB781FC03F00000FF8007FC07E0FF01E07C1FFC07CFBE07C3FE03F8F001F81FE03F0FC03F07FC03C3FC07E0FF007C7F807E0FF00F8FD807C1FF01F1FE00F87FC01E3DC00F07F003C39C21E0FE00787B0E1C1FC60F0FE1E3C1F8E0E07C38F83E0E1E1F078F07E1CF0FF033C3BE01E1",
	mem_init1 => "FE007C23E00E78F0078C3CC1C77E00F1878C79F7079F11E1C73E70F3821C30E3CE1E34E7870FF9E1FC1C78660E3C7B83DF0CE0E7013038D18E3C69FE07D83903C03C41F83FE0FC37FE3F07C007806003A07D13FEFFFFFE07800000800601FE3FFFFFFFFC7F000000000007FFFFFBFC1C44EF1900000001BFFFFFFFBF810FF9C000000000FFFFFFEF7F819FF9E200000009FFFFFFAF7F019FE1C00020001BFFFFFFFF7E03BFC1C00000001BFFFFFC1E7C03BFDFDF0063003FFFFFFFFEF8033C000000000023F7FFFFFFFFFFFFFFFE01800000002000000000FE1EFC0F7FFFFFFFFFFFFFC0108000000000001FFFFFFFFFFFFFFFFFF00000000000000000004FFF",
	mem_init0 => "FFFFFFFFFFFFFFFC000000000000002201FFFFFFFFFFE0000000000000006FFFFFFFFFFE08000000000001BFFFFFFFE700000000000CF8FEFFFF380000004FFFEFC000000071FFFFFE7800001F9FFFC38001CFFFFFC0000FFFDC00EF0F30C607C3C407CFF00000E0F817F1FE7E0000083FFE331DC1E70001CBFFC138FF8E30020E8F9E10DFC0E1A1B0C3FEF98C3F661B018407F80067F330D8C0F033E003FB1F0C860E0F8EC01FD083E079F07C707CFF003F061F03FF01CFE3E18040FD20FE36F8123FBC001F8F8307FF0063E3E043F0F80CF8F318377E000F9F01031FE003F1FB00F9FE4039BC206E3F600F3F8F0CCFFE01F3FFC041FC800E7F780FBFDC078F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FE01FF07C03C03F007FFF001F007C03FEFF801C02600FE0FF0125F401EE1FFFFF01F007E01FC1FC07F03FC03FCFF01FE07F007E3FC01E007E007FFF000107EC00FFFE7807CE1000FFE7F01F207803FFFFC0FF83F00FF87801F80F807FC7F00FE07F81FF3FC07F00F007F8FF01FC03E00FFFF807F007C01E07F03F801E00FFFF01FF801FC3FBFF01E007F8067FF01F802E00FFFFC0FC01FC00EFFE03F000003F0100FFE00EFFFFFE001E903E00FFFFE3F8003DC01FFDCC0FFC17803F9FFC03E00FF01FFFFE007E007F00FF8FF80FE00FE07FFFBF00FC01F80FFFD7F80E007E03FFFC1F01F007E07FFF07E01F00FC07FFE07C03F00FC07FFE0FE03F01FC07FFC1F",
	mem_init2 => "80FE03F80FFF0FE03F80FE03FF87F01F00FC03FFFFF01F007C03FFFF807E00FE07FFFF00F803E00FFEFE03E00FC03FFBF807F03F00FFFFF07F00FD03FF3FC07E01E007F07801F807D03FF3F93F803FC1FFDFC03C00F007C03C01E00FD03FFFE03FC1FF8FFFF807C01F00FF80018002003FBF00FF03FC3FFF07FE07F83FF807C01F807F803F00FC07FE0FF81FF07FF0FF80FE03FC01E007803FE01F807FC3FFEFFF83FE07FF007001000FF003E01FE07FFFFFE3FF40FFC0000000007EFFC1FE9FF7FFFFFFFC100000000002180FC0FFFFFFFBFF0000000001FFFFF7FDBFFDF00400000D0FFFFC0001FF0B003FFFFFE09E02001F1FFBF61C00F87FEFFCDE31E430",
	mem_init1 => "0800001C07F0000FFFFEFFC3FE7FFFF80000000703FF87C000001FFE7FFFFE000F807000CFE0007FF8000FF003FFFFC01F00000FFFE00003801FFFFFE00FE0463FFFF0000700FFFFFFC0001FFFFFFFF801FF0001FFF8007FC000FF83F0FFF8007FFFC007FF900FF80000FE003FFFC00FFF007FF0001FF8003FFFF8000000FFFC007FEC086F8001FE00FFFE000FF003FFFC006F001FFF80037801FFFC007A800FFFE003F4003FFE001EC003FFFC00FA000BFFE003A8001FFFC009C800FFFFC003D800CFFF8001E8000FFFC8003E000FFFFE001CE007FFFF80007E01FF9FF0003F8020FFE3C007E0700FF1FC0183FE03FDFFE700FF8001FFEFE01F80003FFFF80D",
	mem_init0 => "00C001FFFFA600FA0047FEDD803F8000FFFFE03F2080FFFFE00E00003FFFB806B8031FFF3007F8033FFE0003C0007FF6007F802FFFF863FC00FFF000038007FFF003F8003FFF007F8003FFC004E000FFF8003E001FFF803FC003FFE00040007FFC003F000FFFF007E001FFF00000007FFFF0100000FFFFFFF800007FE50EC0800001FFFFFFFF08807FFE00000000001FF787BC53CC08FFFFFFFFCF10030111FBFC383F00200003FEFE3F000000001FFFFFFFFFFFF87FFFFFF80000000000001C0FC1FF0FFFFFFFFFFFFFCFFF0000000000000000003EFFFFFFFFFFFFC03FE07FFF80000000C0000000000010FC0FE3FFFFFFFF3FFFF8FE000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAOUT_bus\);

-- Location: LABCELL_X30_Y16_N9
\aud_mono_1~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~92_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a255~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a223~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a239~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a207~portadataout\,
	combout => \aud_mono_1~92_combout\);

-- Location: M10K_X5_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "07FF83E0083F0FF87FFC00007DFFFF81FFE07E0703E3FC7FFE0000007FFFE01F301F81C0F87F8FFFC0401C0FFFF80FFC0FE0003FFFE3FFF0000183FFFC07CF81F0381F9FF1FFF8000071FFEF80F7E03E0303E7FC7F3E000078FFFFC033F00E00C07FFF0FFF80000E0FFBF038FE07C0E070FF83FFC0000787FEFC0FCF01E0781FFFC0FFF00001C3FFFC007F98F001807FFEFFFC0001F07FFFEF03F03C1F0003FFFFFF00003E0FFFFF08FC0781C000FFFFFFC0001E07FFFFC7FF80C000000FFFFFF8000781FFFFF83F818000000FFFFFFE0001E07F7FFD83F0781E0003FFFFFF00003427FBFC7DFE1F0000007FFFFFC0001F1E0FF3F6FFBEE000000FFFFFF00007",
	mem_init2 => "C3F0E0FF7FC3F020000EFFFFFC0101F0BC060FE7F0FC100001FFFFFE0000F80F00F0FFFF3F8000003FFFFF80001C070007FFFFE7E0000007FFFFF81C0F01C000FFFFE7E0000000FFFFFE0001E038000FFFF9FC180303FFFFFC0003C1FFFFFFFFF8F8040202000886020005550EEB093579556C013BFC0C2FC0013FF9803FFF1181FFE00DED8801F8010FFD800FFE01CFFDD801FEF848F041F8C0F07FF0E060E2F2FEC03FFF023F7F20367E1E123B93FBE1005FFF800FDB818BDF0E0E0E04DFD8C0DFF10087CFC0C3C9C1C7C7C287E74067FFE003F360E2F3E063F040F3FB2003FF7010FFF00078383B713019FC001FFFF8083F181F7E78087E081F7F18003F08",
	mem_init1 => "0D7FFC0C3F0C0FFF0801FF0807FFDD000FC005FFCC048FC103FFE000E7E007CFE780E3E006FFE000C7E101FBF52033F181F7E1B1B9F010BFF09051F090F9FC9039F0907DFC985CFC103CFC5C1C3C9C5CFC1C1E7E063FFE1E4C3E1E0EBE06079E0E1E3E0E07B7070F161F179E07079F13171B30601F8000FC7E0C5380FC3FC001FFE10D83F0121FCFC07FC03FFB80007FE0007FFC001D0BF033E007FFC005FFE0011FFE023E001FFC001FFFE001FFE003CFC3810F800FFF0007FFC000FFF800FFF063E1C007FF8001FFF003FFF6001FFC00FFB011FFE003FFF8007FF9003FF001FFC000FFF8007FFC003FFC0019FC00FFF0007FFC001FFE001FFF000E7E005FF8",
	mem_init0 => "007FFE001FFF0007FF001F98003FFC003FFF8007FF8003FF8007E6001FFE001FFF8002FFF000FFE081F10103FFC007FFC001FF9C063E3C3C7C1010FDF000FFF000EFE203C78F811FC00E7E3C007FF83811F9E0FFC0E7C7838F9F1E00FFC008F9F8303B7077FEC00FFF80033FC2067FEC0E3C0C3E1F0003FFE001FFC003C7F381FF800FFF0007FF8000FFF000FFE0C3F9C007FFA003FFE000FFFC003FF003FFE007FFC000FFF0007FF4004DFC08FFB8007FF0007FFC001FFF0007FE00FFE000BFFC003FFF000FFF000CFE003FF0007FFF000FFF8007FF800776003FFC001FFF0003FFE000FF800FCF801FFC001FFF8001FFE001FDE043FA800FFF800BFFE001FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3871E3C70E3C78E1C3861E7871E3C70E3C70E1C38F1C78F1E3879E3C70E1C7861C3879F3C70E1830E1E3C71FC7FFFFFF0180000C00FFFFFF7E00003063FF00007FFFFF80000000003FFFFFFF80001F7FF080000FFFFFC00410000001FFFFFFC00067FFFE00000FFFFFFC00380000007FFFFFF00001FFFFC000001FFFFF801E0000003FFFFFFC0000C3CFFE000007FFFFF01C000000087FFFFFC00001E3C7820207FFFFFF0F1C100000FFFFFFF00043C7CF0001001F3F7C3FFCE000007FFFF3E10003FFFFCF0E000E1F3C17FFF8000003FFFFF1C00187FFFF0C060F0F1E387CF8300021FBFFFBC00003E7E78F0E041FBE387C7C383061F3FFFFF1800107FF8F1E",
	mem_init2 => "000FDF3C3C78F00000F0FFFFF3C3000E3FC30F1E1C3F3E7FFC780020F1E3FFFFE000078F8F0E3E3F3F1E3C78F9E00000F1FFE3E383070E0F878F0E1C3C7CFCFCF00070E1E7EFFFC183870F0E1E18383FFE7C78F0000000E7F7EFC7830E0071EFCE0C38FFFFCF9E000020C3FFFFFC70C380043CF8C1C38FFFFFF9C0000E1C7FFFFF861C3820C3C78E1C79F1E7DFB80000C1C7FF7E7061E7861C38E0C3879F3FFDF9C0020C18FFFFC70E183061E3C6043CF9E3CF9E180040018FBFFC70E1C30E3E7860C18F1FFEFFE000061838F3FF8F1C3860E3CF84083871F7FFFC00000003FFFFC03CFF000FBFF00003FC7FFFFF00000003FFFFF0001F7041BFF80083FE00FF",
	mem_init1 => "FFF00000000FFFFF0003F847FE7C0000FFFFFFFFE000000007FFFFE7000000FFFF800007FCFFFFFE0000000003FFFFFE0000071FF00001FF7FFFFF00000001FFFFFFF00BC00003FC0FF1FF0FFFFFE00000000FFFFF7800DC00000B033DFFE78FFFF800000003FFFFFE0000003807803CFFFFFF81F8010000007FFFFFF000000001C00001FFFFFFFF8000000001FFFFFFE00000000003987FFFFFFE0000000001F7FFFFFFFF020000001E3FFFFFFFF800000001FFFFFFFFFFE78000000FBFFFFFFFFFFFC000007BFFFFFFFFFFFC0000000FFFFFFFBFFFE000000007FFFFFFE7CF000000003FFFFFFFBEF800000000FFFFFFFFE78000000007FFFFFFFF3C000000",
	mem_init0 => "0063FFFFFFFFC2000000021EFFFFFFFEF000000020F7FFFFFFFF800000000F7FFFFFFFF80000000077FFFFFFFFE000000007BFFFFFFFFE2000000039FFFFFFFFF7800000000FFFFFFFFFB8000000007FFFFFFFFFC000000007FFFFFFFFFC000080001FFFFFFFFFE1800810018FFFFFFFFF08000100087FFFFFFFF0C000080083EFFFFFFF84000000063EFBFFFFFEE000000073EF9F7FFFE7080040021E7CF3CFFE78E0000030F7CF3C7BF38E1820030F7FF3C38FFCF0000003FFFFFF803C03023F8007FF1FFF8007FF807FE0001FC7FFC0000FFFFFC000FFFC1FF0000FFFFFE00007FFFFE00007FE07780001FFFFF80001FFFFF00001FFC3FE00007FFFFE0000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9F8E00000C3EFFF8F838700060E3FFC7C7878302071F3E3E3C3C381078F9F1E1C0E0C1C7C79F8F060F040C3EFEFC7C20306001E3FFE7C70100020E1E3E3E3C1C100079F1F1F3C1C180038FFF8F9F1E08003C7CFCF8F0F0E000E3C3C7CF878F0E0E1E3E1C7C3C787070F1F1F1E1C383038F8F8F9F0E1C18187CFCF8F8F0E0C1C3C7C7C7878F060E1E3E3C3C3878F070E1E3C3C3C7878783070F1E3C3E3CFFF8000FFF0E0003C7FFF000F1F0001EFCFFFC000FFF800003C7FFF00079FC2038387FFF000FFFC00107C7FFF80033FC18387C7FFF00077FE00007C7FFF80061FF0818787FFF80003FF00083C7FFF80001FF9C187C7FCF9C063FF88003C7FFF9E001FF",
	mem_init2 => "9C183FFFCF0C003FFFC00180FFF9E0003FFC187BC7CF1E0073F783007CFFF9E0001E7C3067CF9F1E0063F7870038F9F3E0061C7860038F9F3E00E3E7870038F1E3C60C3CF8E0878F1E3C60C3CF8E0070F3E7CE0C38F8E3871E3C78C1838FBC7071E3CFBE1838F187061E7CF3C1070F3870E1C7CF3C3871E7860C1C79E3C7071EF8E0C3C71E3C70E1CF8E1C38F1C3870E3CF1E1838E3C78F0C38F1E3879E3C78E1C78F1E3871E3C78E1C70F1C3871E3C79E1871E1C3061C7871E3871E3C70E3C7871C38F1E3C70C3C78E3C70E1C3870C3870E3C70E1C3871C3870E3CF0E1C7C0007C3001FF9F0E7C0003C70E3FF1E081C0607FF8003F041FFFE0078E1C3FF1E10",
	mem_init1 => "788007BF3C13F9E1878C007BE1C33F3F387F80073F3C01F9C7CFFC3000E183BFFFF867C3063E1801FF879FFFF041E0001FFDF847CC0C3E7F83DF8E063DE0C1F7861FF8F0C3EC003C3FC71F9F81FFC00000007FFFF80010181C01861F9FFFFFE380000000FBFFFFFC18000F8F0F8FC3E7E3C00080C0F8FF787F3C1C03840707F7E7F3E040E0E0FCFC103C1E0F8F9F07C3C383FFF03060E07F7FF83E02060F0F87E7C3C3C3F870F0F07E7E783E0E0F0F0F03C3C7C3FFF86060703E3E7C1F0F060F0781C383C3FFF8F060203C3EFC1F8F060FC7C3C38381F9FCE0F0383C3C3C0F8F0E07C3C3C3C3E1F9F8E0203C3E7FFF0F8E0407C3E3C3C1F1F9F9FC60383C3E1F",
	mem_init0 => "1F9F8F8406030303BFFFFFDFF0000000003FFFFFFF00000000FF8FFFFFE00003E1DFFEF80000043C7FFE7FFBFFE6000001871FFFFFFFC000000E3FFFFFFFFC0000000003BFFFFFFF80000000C3FFFFFFF00000040E7EF9FFCF1E18200063C1FFFDF1C3C0060C7FFFFF9F080000E1FFFFFCF8E1C1800018FFE7FF9F3C18000007FE7FFFF1C0000018FFF7CF9E1C3061830F1E3CF9F3C70C180063C7DFBF787041830E3C78F3C78F1C3860C3879F7CF9E3C3060C387BFFCF1E3830C1C3871EF8F3E3870E1830E1C78F3C7C70C0070E3EF8E1C38E1C38F1C7CF1E1878E1C30E1C78F1C3870C1820E3C7DFBE7871C1060C3879F3C78F1C3860C3879F3C79F3C78608",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7FFFFC0000FFF01F00001FFFFF80001FFFF800003FFC03000007FFFFE00003FFFF00000FFE00800001FFFFF00001FFFF00007FFF800000007FFFFC00007FFE00007FFFF00000001FFFFF00001FFFF0000FFFFF0000000FFFFFC0000FFFFE00001FFF00000007FFFFF00003FFFFF0007FFFC0000001FFFFF800007FFFE00003FFF80000001FFFFE00001FFFF0000DFFFC0000000FFFFFC0003FFFFC0000FFFF02000003FFFFE00007FFFE00003FFFC1800004FFFFF80001FFFF00000FFFF8080001FFFFFE0001FFFFE0000FFFF80C00000FFFFF80007FFFF80001FFFE0700001FFFFFE0001FFFF80000FFFF81C00C071F8FF0000FFFF800000FFFF000070003FC",
	mem_init2 => "3F8C07F3FE000007FFF80003FFFFFE1FF8007F3F800181FFFE0000F0FCFF0FFF007FFFF000003FFF80003FE47FC1FC003F87FE00401FFFC1800FE03FF03F180FF0FF000007FFE00003F30FF80FC000FC7FC00001FFFC0201F003FE07EF00FFBFF000007FFF00007E03FF81F8001F8FF800003FFF08001F80FFE07F0007E3FC00000FFFF8000FE01FF01F8000F9FF8001C1FFFF0001F80FFC1F84017C7FF000C0FFFBF0007E07FF01E01F3E3FFC00207FFC18801FE0FF807F800FFFFE00080FFFFC6007703FC019E003FFFFC00001FFFE3803FC0FF80C3C03F8FFE003007FFFFE00DF07FC031D3CFF3FFC00C03FFFDF8047C17F810F8C7F0FFE00701FFFF3C03F",
	mem_init1 => "F00FC0CFC23E07FF801800FFFFE003F8FFC02FC3F001FFC003841FFFC1803C0FFFE0003C1FFFC000F60FFFE0C06601FFF8003F0FFFF8003FE3FFF07007C0FFFC0007C7FFFC000FF8FFFC0003F03FFF8001F3FFFF00003E3FFF0200FE07FFE0007E7FFFC0007F1FFFC3C03E007FF0001FFFFFF00003C3FFF0700FC3FFFC0003FFFFFC0001FFFFFC1003E30FEE0000E3FFFE00007FFFFC0C00FFFFF000007FFFFF80003FF7FF80007E63FDC0001FFFFFC0001FF9FFE0000F387FF00007FFFFF00003FFFFF80603C01FFC0001DFFFF80000FFFFFC0901FF07FE00001FFFFF00007FFFE60000F843FF800001FFFF800007F9F8003E3FE0FD800007FFFFE00003FE7F",
	mem_init0 => "80001FFC3FFC0001FFFFF80001FF3FF0030FFF0FF000007FBFFE00007FFFE00003FFC7FE000001FFFF00003FF3FF007FFFE1FF0000180FFFE00000787E0021FFF87FE000003FCFF800030701F83FFF8001FFF80000FFFFC000C0801E0FFFE0787FFC00003FFFFE0003C01F81FDFE07FFFFC00007FFFFF0180601E004FF03CFFFF00001FFFF3C000E007007BFC0FFFFFC00003FFFCE0078781E03FFE07FFFFD80000FFFF7E00F180F00FFFC0F7FFFC00003FFFBE0018003E03FFF0707FFE00001FFFFF803E780F00F3FC18DFFF800007FFFFC0060E07C07FFF0F03FFF00000FFFFF0013F01F80F1F83E07FFC0000FFFFFC007FF07C0307E3F01FFF800038FFFF8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

-- Location: LABCELL_X23_Y16_N39
\aud_mono_1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~93_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a79~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a111~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a127~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a95~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono_1~93_combout\);

-- Location: LABCELL_X30_Y16_N15
\aud_mono_1~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~95_combout\ = ( \aud_mono_1~93_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( \aud_mono_1~92_combout\ ) ) ) # ( !\aud_mono_1~93_combout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( \aud_mono_1~92_combout\ ) ) ) # ( \aud_mono_1~93_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\aud_mono_1~94_combout\) ) ) ) # ( !\aud_mono_1~93_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( (\aud_mono_1~94_combout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono_1~94_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \ALT_INV_aud_mono_1~92_combout\,
	datae => \ALT_INV_aud_mono_1~93_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \aud_mono_1~95_combout\);

-- Location: M10K_X38_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFF00000000000073FFFFFFC0D3C72700F800070700C03FF807FFF83FFFE1E00008000000000F1FFFFFFFFFFFF8F800000000000803F2FFFFFFFFFFFF0F000000000000003CFFFFFFFFFFFFFFC01000000000000FF9FFFFFFFFFFFFF20000000000000017FFFFFFFFFFFFFD87000C6000830F0C1FFF7FFFFFFFE01F9E0008000003003FFFDFFFF0FFFF81FF8000010060000FFFC3FFFF3FFFE1780C038000380003F9F8BFFF8FFDFC5F8001E0100780007AFE3FE7F3FFFE3FC0C01E000080003E07DFFFF8FFFFC1FD0006038070000703C7FEFF6FFFE3FC1E01C0001C0001F0F93FFF9FFBFFFF8200F000078000383C4FEFFFFFFEFFE1C03E000080001C01",
	mem_init2 => "3BFFFBFFFFBCFF400700003000C7000EFFFDF7FFCFFFB4618000180001F5001F7F7BFFFFFFFF11F80001800000001FFFFFFFFFFFF0C0840000000001021F7CFFFFFFFFFE3CF0C10604000060038F1E7FFFF7FFDF1E38E1C38400100073FFFFFFFFFFFEE0000000000000000FFFFFFFFFFFFFFCF7C1800000000000001E3FFFF7FFEF3FF070FF070000383FF7CFFF7CFFF3C00008000000000407FFFFFFFFFFFFFEFFC703800000000000381FF7F3FFFF9FFBF8FF9E0300E07FDF87FCFC7F8780001008000000000FF7FBFFFFFFFFFDFF8F87E000000000000C1FC7E7FFFF3FFFF7FF3F0FE0307F0F87F0107F000010000F0000000C1FFFFFFFFFFFFFFDFF0600",
	mem_init1 => "000000000000101FFFFFFFFFFFFFFFFFFF0380000000000000000FC3F87FFFFFE3FFFF0FE7F03000000000FFFFFFF800018180F0003FC0F7FFFF1FF0F1FE00000000000187FF3FFFFFE7FF1E3E00008000040060FF8FFFFFF8FFD78FC810000000001C3FF1EFFFFE3FFCE3FBC00400006000079E3FFFFFCFFF9CFEF0018000080001F7CE7FFFF1FFE71FBC00000003080039F0CFFFFE3FFC4FFF8008000000000F3FE7FFFF8FFF98FFF0028000000003DFCE7FFFE3FFFFFE7C00C0000000007FF30FFFF8FFFBFFFF9800000000001EFEFBFFFFFFFF7FFFF2040000000007CFBB7FFFF7FFFFFFFC81C00000000073E7DFFFFDFFFF7FFFE018000000001C39FFFF",
	mem_init0 => "FFFFFFFFFFFC9600000000000C6CFFFFFFFFFFFFFFE08000000000411DBFFFFFFFFFFFFFFC000000000000077FFFFFFFFFFFFFFF7800000000000003FDFFFFFFFFFFFFFBC000000000001FFFFFFFFFFFFFFFFF00000000000000FF9FFFFFFFFFFFFFFF8000000000000403FFDFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFF70000000000000000FFFFFFFFFFFFFFFF800000000000380FF4BFFFFFFFFFF8000000000001FFFFFFFFFFFFFFFFFE10000000000000009FFFFFFFFFFFFFFFF800000000000001001FC07FFFFFC0000000000003FFFFFFFFFFFFFFFFFF80000000000000000F7FFFFFFFFFFFFFFFDC000000000000000FC1FFFFFFFF0000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "001EFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFF0FE001FFFF07E00000000000000000000F00FFFFFFFFFFFFFFFFFFC00000000000FFFFFFFC001861C007C0CE037F09BDF4BEF6F0727001EB848C26E473F03FC1DBC1CE0F26223F91190CFC0CEC77F03241C380EFE2033707893F0098007CB9307FF980CC826027F19788CC8CFCC7C7021F182EE4FC1E1C70F879C1C7E3961B036789123FC819F07F81C80BFC00F9A384BEB41EFBC1C187860F807FC00609FC1C78E1F0018787D21ECE07FD8F0E3FB03E302EF06063F300F804FF81E01F090F8207FF32103FF11EC0FEEE7207F311FF811DEC4433F",
	mem_init2 => "267800BFC7C087FC0F878FFDCE0E7E6065F033FE3000F203E70707F80607FF877C0FFCFE007FC1F860CFC7E001FF0301017C8F840E781FF9DF9FFE603FF8F0C0FFDFC000F9C0070F9C0C181FE0F3200FFEFBF06FE7F7C1FF070301F80600003C3F40033C7C006FF9F063FFF7C7C3FFCF9E06F018380000E040023D798007FFFE0FFFFFF7F3FF8F0F04783B30018878000000C1808FFF878FFFFFFF207FFFFC1FF87DE00040C000038103000F9F3F5FFE7FFFFFFFFFFE47FFFCE000C0800007000000000F0C3CFFFFFFE3FFFFF9FFE3C7800000000000000800007CFC00FFFFFFFFFFFFE3FFFFF7000000000000000000003FFC21FFFFFFFFFFFFFFFFFF9E0000",
	mem_init1 => "000000000000003071F383FFFFFFFFFFFFFFFFFF9E00000000000000000001FFE3FFFFFFFFFFFFFFFFFFFC1800000000000000000187FFFFFFFFFFFFFFFFFFFC1FBFF0001FFFFFE07E30000000000030143006200000000AA80597C38AAA8000C00001F0007FE8FC7FFE7FFF001FE003C001F000F07FFC47FFFE7FFC0CC40240000000F8403EF83FE8030030800000007FFFFFFFFFFFFFFFFFFF00C00000000000000000039FFFFFFFFFFFFFFFFFFE00000000000000000003FFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFF0000000000000002FFFFFFFFFFFFFFFC00000000000000FFFFFF",
	mem_init0 => "FFFFFFE800000000001FFFFFFFFFFC000000001FFFFFFFFFFE0000000001FFFFFFFE000000FFFFFFFC000003FFFFFE0000E7FFFF830001FFE7007B3B0703F80DFC1FF86CFF203F83F703E1E007F01FE0987EE07E07FF038F041FE00207F1F000F80FF8063F183F0C9C8247FD07E0DFDF7840B6FE0123BC9FC00EE1F70670FD83CE1C71E01FB07803EF1C02EE0FF02083947C03F70F30F30FF82E60E71E39FA07C07C43C00FF8F084187C47C01FF9F807CC70C3CF3838D08F0C5887EF1A10E7C91E60FFEF1C19F3CF1C37A3831079C1C47EF033E43E30C40C3F00C38F3CF3C1FF1871C39E1879E3861CF1FF0F3077E31808E1EE0C70FFA7BC1FE18E0EE0F30338",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B180DC1E6022023001800FCFF1FFFFFFFFFFDE004000000000000C7FFFFE000001CFBFFFFFFFFFFFFF00000000001823CFFFFFF8000068FFFEFFFFFFFFFFF000000005939FE9FFFFFB8000000263DFFFFFFFFFFA08000000030001EFFFFFFFF8001E7F7FFF9FDFDFE480000000000C087F7FFFFFFFFFFFE7FFFBE008000400000000000FFFFFFFFFFFFFFDD00E6003000080004000200011BFFFFFFFFFFFFFB1800000000000137FFFFFFEFFFF7FFFBA008000400000000010FFFFFFFFFFFFFF8000000000001027FFFFFFFFFF500100000007EFFFFFFFF18008000000077FFFFFCF8000400023FFFFFFFFE0000000003FBFFFFF004201FFFFF000087FFFFC00",
	mem_init2 => "8007FFFD81CDCA2CFD0276183F0E70C3FFF007FE01FFE013BA0DDC26001FF801BF80DCE1E660FF107F983FC407C7EFA1C7F0E0FC607E3C1F1A1F8F07C207F38179F0FC4C66307F0C038C77C603F1F318E1FC701E309F3F0F81C4CF87E1C079C03CFC3E07710E1F8601C31FE1C0F83CEC20FE1E37080B8FF7C223F1C1F861FC700E781F2F8E8607E302F1C1F8C07C6E7E063F091FC405E7F3F111F9D8FC6C7E1E370F0BCFC5E043F3A1F870FC382E1C1F880FC607E3C1B1E1D8607C203A181F8F0FC70FE3C3B08FF8C034263318398F9EC7BFE7C7F38049C0260063003D8003CECFF7F7FBFFFC40E6000000018FFFCFFFF7E033FFFDFEFE080200018003CFCFE7",
	mem_init1 => "FFF000FDFFFEBC3F00000000C3CFE7FFFBE0081FFE3FFF110F80000001E1FFF1FFF8003CFFFF7FFFBFCFC00263FFF1FFF9E000000E00010000800003FFFFFFFFFFFFFF7E3E060000000000000001FFFFFFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFFFFF00000000000000007BA7FFFFFFFFFFFFF000000000000060019F9FFFFFFFFFFFFE0000000000007FF7FFFFFFFFFFFFC00000000001FFFFFFFFD2000000180EFFE7FEE40188000000E7FE7FFFFFFFE80300076300002009FFFFF90000381DFFE700003FFF3003B19FEC091F83FBD0FFFA403FCF83F9141E07FF001FE889FD1641E3FCD85B7E060FA38E8583E061F3B0E8DC7C843E7F1D",
	mem_init0 => "038E9187CAE3A479F038F9DC743E3E078D3B8E81C768E3F1F0D03DE8083E8F0A639D0386D1FE40FDE02E539F009FB401F22CF388F0CC3BC679001FC800EE038331FF10EFE07F1877B8039E07C007F401F8E1FC70FC383F101F8A0FC603E703B1A0D9D06CA8365C1F0E0D9F074603F141DAE0EC7066303F380F990FC783E1C3B1C1F8E67CC03CFE3E0E3F8E0F8703C733E371F379D838FC386E3C0E1B9F070D87C6C187E1E038F8FCF07E0027F800C003F80007C07E03FFF87FFFEFF0FFE0007F00000FFC02C23FFF07FFC05FEBE000FF8000183F80BF7FFFFFFFF897FC400026C00000C0007F9B37FDFF000080000001FC1FFFFFFFFFFFFFFFFFC00000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000000007FFFFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFDFD8000000000000045FFFFFFFFFFFFFF9C00000000000089FFFFFFFFFFF99000000000073FFFFFFFEFC00000000079FFFFFFFE0000000103BFFFFFCFE3E033F3FFFDF00000000FFFFFFB00019FFFFFE6600FF30C0800043D3FFFFBFFFF000FFFFFFFF00000000007FFFFFFFFFE0007FFFFFFFFF800000007FFFFFFFFFFC001FFFFFFFD8000000003FFFFFFFFFFE000FFFFFFFFC080000000FFFFFFFFFFFC003FFFFFFFC0600000007FFFFFFFFFFC000FFFFFFFD0000000003FFFF",
	mem_init2 => "FFFFFFF0005FFFFFFE00000000003FFFFFFFFFF0002FFFFFFF60000000000FFFFFFFFFF80003FFFFFFD80000000003FFFFFFFFF80000FFFFFFFC2000000001FFFFFFFFFF80803FFFFFFF9C0000000007FFFFFFFFF0600FFFFFFF3F8000000003FFFFFFFBF00C07FFFFFFF78000000001FFFFFFFEFC0003FDFA00010008887F47E7FEFEFE7E783FFC8018060003A003C381F8D7FFFFFC1FFE001F06800134009FE17FFFFFFFFFAFFD801E00000002001BCCDFE77FE01200000001400FEFFFFFFFFFFFFFFFF38000000000000000000007FFFFFFFFFFFFFFFFFFFC0000000000000000005FFFFFFFFFFFFFFFFFFF0000000000000000001BFFFFFFFFFFFFFFFFFC",
	mem_init1 => "00000000000000001FFFFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFC000000000003FFFFFFFFFF80000000007FFFFFFFFFF000000003FFFFFFFFC0000003FFFFFFF800001FFFFFE00000FFFFFD00000FFFF80118FFE07FD9F80C1FC0000F3FE0007FE7C07FFC03F9F81C07FCE00E1FF0001FC3C0FFFC03FCF80C03FED0060FF8001FC1E07CBE00FFF80200FFFC0393FF0017F80F1FE7007FF801987FFC01FC7F800FFC01FFC0002FFE001C7BFE00FFFF0047FC031FF00C3FF70009CFFE406FF0C41BE7007FA0005FFF0003FCE78027FE31CF59803FFC01CFF9C010EB39F41FFE784F39821FF300EFFF8021FD39B",
	mem_init0 => "618FF1C250E120FFB003FFEC04873A4F8D03FCFB0F61F87F8C01FC7C0723F81B8FC0FE7FE7F0343D8B001C0602600617C3F9FFFFFFF37C39800000080084044F8FE1FFFFFFFFFFFFCC0000000001FFFFFFFF8006FFFFFFFFFB0000000047FFFFFFFFB000FFFFFFFFF70000000038FFFFFFFFF0007EFFFFFFFF0000000040B7FFFFFF10000FFFE7FFFBFFE800003EFFBFFFEF80000000000010000000043FFFFFFFFFFFF7F9F1B0000000000000011FFFFFFFFFFFFFFFFFFFFE2000000000000041F3FFFFFFFFFFFFFFFF3800000000000020B9FEFCFFFFFFFFFFFF00000000000001B0F8FD7FFFFFFFFFFF00000000000161FFFFFFFFFFFFFFBE000000000007",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271_PORTADATAOUT_bus\);

-- Location: LABCELL_X36_Y16_N54
\aud_mono_1~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~96_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a303~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a319~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a271~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a287~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a319~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a303~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a287~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a271~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono_1~96_combout\);

-- Location: LABCELL_X36_Y16_N30
\aud_mono_1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~97_combout\ = ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ((\aud_mono_1~95_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (\aud_mono_1~96_combout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono_1~91_combout\ & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4)))))) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- (((\aud_mono_1~95_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w15_n2_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100001010000000000000101010111011000010101111111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \ALT_INV_aud_mono_1~91_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w15_n2_mux_dataout~0_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \ALT_INV_aud_mono_1~95_combout\,
	datag => \ALT_INV_aud_mono_1~96_combout\,
	combout => \aud_mono_1~97_combout\);

-- Location: FF_X36_Y16_N31
\aud_mono_1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono_1~97_combout\,
	sclr => \process_0~0_combout\,
	ena => \aud_mono_1[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono_1(15));

-- Location: FF_X36_Y17_N50
\sound1|da_data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono_1(15),
	sload => VCC,
	ena => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|da_data_out\(15));

-- Location: M10K_X38_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A8D672578B76C422C8EA89C99EFD8ED705F182AEC2DE61E2CBFE6224834B77314E97F21668B476AA4AB077FF0AE218FB9B68232CD67F802A5BE7CEAEB3779C6BF9ECBBEA7BB77907E9406750F54B7E800A7C550CB9C8ADCCFBB8E3E1264B2A30785FE328324BCDECEC06A6C5FCF6E0273720CB557D972103853B0F2A805228D6AB62E2CDBD12E508F53918833649FE3C0DC62173335A4808A571F68289355CFA3F759AF52B859155B0B10E71F1E6585199E85BF8755567CDF4C6BD65F5F733CBFF84B3AE204C6D50F90EA3AAD6B898FC7D918F13E321891BAFFA6773A85CAA3606EA9F868CF86C93FD42F701C1A837719ABAFDE3D12BAF77E33D95CCEFC056BB",
	mem_init2 => "C33A5CAE5D03E74003FA90A295FE1FABEE344B395B77BDA1E39AC94504FE137B6A9FDB9C0D23173B64E12553500A5F530222BE049F950638B39E71F8968AD3FEAF899802DE456F47E8675E269C34219853DF0E6F1254E3C31389F20770175ED81FE14847A31A9DFFC204D9D261B700488C09F9F5CFCFFC3FC87183E89C2BF7CC2CFE025C0B83E7FF783CD07A0D4B1FBD43BA8312002ED67CCE08688C2509E8A4A2A731C72DB22091417FBD488A090936DC8F022E84A86B8FFCB6EFC8E0767742ED92FF18CB54D32CA4716C5BBDFBCA00A7FDC56614FBB7CBD005E58E752A66D81321BAF05BF157A97CF22E7A130D6E9E641F9FE4D72B5AC7937ECBBB33A885EF",
	mem_init1 => "F8BB492E54A5AB07485D8B10C88EFF85F51E416A506EE285C89044A84FC92B51A05D3D0A2CE85CA9B480809F8BB59D8CDC50FE028BF883C9040EFAB150E0CD4B4BD82C58D80481118E3B8D3BBAC6AFE58D3FB6C347A6F3D8FE1F35638E35EB512433E58B83C3DFAA8C179662BB17832E4DC5DD868F153FDF17AC845163E7C2DB25EEB7BDA09F0ED3C610D2823C6FB7EF40EB49CDCCD18C833CFE0241E70E8EA14592FA0728B35C04E17621D534F96C444448FF33CF94426CB4DCBE7098F39A2C40BE07BB084819FA3BE8A6796020BC49FE982F610C918753154999D964A957DF8C39B7CFCF2FAC35926978510B38CD768FF26F7DDF647FA6A7EB2C1AD3B49B73",
	mem_init0 => "5F96D1848FD53CBFDE876211150610000000002AAAAA5FFE780380EEC79F9C061F9C8F30FFFE07FD1E0210104E6603EBC1C60D0FF0FFE5C03C0C0FF1F31843FFE80E3FFFE8FFC7FC8009048C203FF80C0079E70CF860C7C003FEFE11C0086EC239DF7E3FF41D0000183E2003F7E19A0F8C707F83F03E1E0FF8E31F87BBF03F039F80DFC7F893897D8C107E641C00E5FF8FF87007B0B87F3E208031FF0000E3FF33F8018001B9DFC00FF8FFB413FFB38D15F1E06D8CFFC80C3DDE2F03D0FDC7FE79F19F40E9E1219E7F930041F8CF87FC63C30F27F3018BDE7EE00C31F19FFC3941637330061C5DFC53963E70F3BD288A59E7FF0001FF9FB080459E4FF3C74238",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "67FDF3EFC3B03C0F6FA13C277960F63E965CFC6307F1F0801078C083E0B145A0563CF269F53B79FE8596E26C8B65BF21C7BCCEA1E393754186CE93AF7771F0B9FFC2B3F1B91976DB62BF7D529D73CF6FCFAB96FCE1E0D2E8CC3EF0A122EB82B4B05F004E200FBF6E0403BF0C0FC16B70FE4E8803FCFF67F1FC0749CE127E560FFDA138063594A1F9FBC12F06A470E430F06B10D96090B592D9EC1EA5AEE3278F4845A13A92D147C59CB5DC4014CC2995A691A610046A83466DE689C8416401EFFF2506E8C30582C0099D63C7FCBD1E54F0BCFBE1596DFE404740ABCF41DF6C101C949530F585FE55BB96D5C7AB7BAC2312DD03BE044E1C6A6F0DAF60E6D772E1",
	mem_init2 => "F9DD76BD3C72DB0D120EDD063661D82ED2306DD59617D4B795E32396B377C210083216F8F8F893096674DE02E973C2EB3C8C3AA778BA09C0C113CAF648D8FB94067328B70929E63608D6B73366E39398DF8FD8C12329B11CE1DB4F5EBBCD0102F0E26F74257F25F0201A3BE374B6936F00EE3FD852D96F5F03DD28AD6BDE05C4940F1BB6A8DBACF533F6861FA45A1D06442A3EEE540227C6DD778354666EFB0E69B702B8F421AA90721773A5DB3502D2E981C1DE9467FC007FB7F607BFF861EE3C38148097E23F93E627E618C11C074E0D9EC1FC71F24DBCEF60CD61EFC5A0651239FE76D662739FF13397A376E0A5C870CC98C0FC88CCA554B2DB14146E227E",
	mem_init1 => "943A8FFA8CDDD8C5CB91D146CDE3744366085738B8E78AF851F7364A5CAF8EBF6E184C3CB07260FD58CEFDBD55229361747DCDB261F4968E04A4479B7156E8950F3694783A78D3D36A2705877806F45BF93B90B0C23407FE84CF4BAB4AA951734105BA0F1682E9078C6BD6B3803FD6FDD3B744FD9F443775424E62263547303E60C69B46B9FA925117896F6CAB268770B3FEF0088CBCDE66DD89F962F1B9BADCA0C3F365C62EBED087B8086AE7B04BBBDA57C7C0B5104A6D28BE4D7920E0D4D65F1037C2F8292E2E8DEA701CACC3A40A10E55D3ACB930D07D868F75074323C41359C859E7EFCB582925EC1EDA690630316561451D164D977AD5AF29331007D35",
	mem_init0 => "0BE3455BCDE801BB4F4E238238E7AD1BDA939E65536865A71D8A0044F988435D33D96C1DDB49EBB125878FC7D97CD63AD8893389BD65E58D305802226D1148593B897472228C06C2117F63B69C586CEC6008E613CE459954F884AC42AC6CD1AA7D638D03DC8A217784FE20B94E9C9BB1130CD8A1A25D206A3B9FDDEF0D6EC8B4F2437A007B106E6A357F32CDCA66A295D5831C2F1874263ADF100B15ED77AF06FA62D4D71C3B85EFE5FBD8BEC19D6EA8768469D87DF130756873216674B67B5C02E7116B8307A296B19612AC7B7557A7D16FAB9823DDD75845F26FA207FDE6952F0AF7A3C80E2C2262E439143244527EF1C6F4A96A28EC96D908204F0FA546B8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "23430500DFFF2030018E1C7983C6C429F98008072FFE2028879E1C30E007FE5E030019E9CE0C30A1877FBE19800C7FC60691CFFA819870B377B37B83089FE1960E6F9B83683861EE56F0E9071848FDB4539D2336187983843420F20E0C579BAF66B1FF0F30F3858DBE99CA08573B96A479CCE01E91E42D691193930844659DCC11167E48F2E9967A03D3FE62F0E0EDF9C023A01900CD05C76A633BF5A7610C2D34556551219AA8437CE81AF2FDF03CEAEB9625BB4D96BC58ED31BC466901E65546B405619B72E1D07B71B457038667F5E899EAEF88EC75043F8FA1F2919B758C2CD9B6DC60B060069B20C319DB58AF0AEAEA160824A3FECF2F018CAD1030C334",
	mem_init2 => "8FC200754C274CFCD8A8DE4F739E02397880781FFE001F26C47871F30000FE3643B80FFF000799121D90FFE0E1A7A790CE07FFC01DE46C874C27F830EF236C3789FE3C02F123DD930BFE0037F6F2DDC77FF2003C8596EC93EF001E7DBC8D71DE78700233E52A6C93C0003E4F6BD8F59F1C00187A4E394DF607E1839AEE3A3F8E0F061E978093FC3000E0E69B8EE1C7E007C7F1C077EC00007D898C637CF84463E1CC40037FB007CE202793CC3878041CF3FE21F08D80678398604FCE4C033BFFC30047F8EE39F07FF0F9FEE981207FFBD81F1DBC66E63CFE3E70EDE33733FC780CC6E6DBBF0360C8163250920631FE01F183A4B061DFD0079CDC6701FFFEFF84",
	mem_init1 => "C91031F8FFBC066F3603E0CF7BE032F9701B0264F304E3DBFEF05FE78D0B05E0323907E5C07E6F017D8C716664FF7FE3ECC02F21BFF3083919B502E3F3B80048C8D9E8107D801EB0791E3B0FE7FE0116F98FDFFF8300C3C8478C9FF000700EE26467FF80038F721F3763FC01883B7991F1FC3800183D887879FE008001CE66D6CFD800001F09229938407EE2721B1123830307C7B0C96B1E1D9F3C3C044899F0DE1CE1A3D45B8F980601EEC1C966ECEF06666ECE23E3C623073360911A363FC03C247790E1E3180189C3B84F0E0E40CEDB1DD25860CC0066665ED44733100788C9653C1231FE1C3C5B6F37C11FFE1DE6D7599E1CC000F04DDB8496E610383A6E",
	mem_init0 => "DE47363087018366E967A69B80332C37F1EBA0F000609BB8DE58248063C609ECD6EA39201C00E02CA0EF2271F1C033E4788F1C6700000E3F97FF0030300FFE3C638000000007B8CCFE003F80077FEF0FF000000183F73139C01FE401F8C1C27C000E00607F00E41833F3FFC3F00640C0071E7F20E030070079E1CC01F83C7F18070F00FFC383F00E1C3807F00F3F8664C98033807BC072401C03B0E1C6403820403B001E3001C387801F04C1FC4C1C7C00FF9E0FE24003E30FE079FE3380460007C3C7F19930F0003F1C3C9CE43B8E01FDF3CCF6C1D8000FDF3FCF7264E4DE60000C0297350EE2000067DC39485653C003EE9DC244BA990CCE340CDA25B448D6",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4184B31FCD184334AD8BB169D0DEA885280F190FF628BDF36F0A2023273F2B32F90E9624DFCE1F65D0D501942BB2D45D1795FF0F4F1BDFFF20762ED80D97CA6EA803A04C9EDEEF925967353D82CD6D4D472C1A18DE5B5F940F97E4749107B8634C3F1F45367D945E7358DFC63664B131F608A55D76D26E11D6C31CC26F7E8C314AB922CBEF7DFC1128780A27FC00F803877B9F3C03E7F038C3CF4E3FC3F80842037C719CE7CC0CAEE0039FE4FCC9F8C767441F2305A011E1A134E1A175000E8ADE46AAADC50003AA030F6959154F6DE6F64FA365D4A9DFBE338B05E70ECDFEDE3B14C027C0F140BDBB5134DCF358679B114A93AD951E147A74E207E6BFB79FF7",
	mem_init2 => "6BC656DDE030B2AACEB45B5F8CFFF0F9076966F5CD1754C72542E9D1F21F0D3DC34EA7B841ECAF2C2DE6B048E697358DFFDBF552A99FB92151C32B99DDC6C3D3708B18A5F90CCF7602700D51FA81729EA77BE498B6C823A2F99F42D41B95B8E0C739BDB2F4CE0641FB4B4A225F9697544EA83792CD24468E058DB068A2C12836BF575CA2B01BA9896FF3EDBFD39A175C8350746244CA5C8A192BC88CFAABCB306C75C3C3E678A1FEFA8E1A426762C990ADA555F1AB41ED2546797428C8CCF6EE736F02A306D550CCB30434C13F079675DAB59D33E1933E64102B68914DCAD9C4A3F870A2E8E3613DAECD54F2F7B2723415DD1B4BA48934D1745442595C4417DE",
	mem_init1 => "2B1220B0B8E0B8A3CC6B9D8D52902942214ED3AC6B986C550531D55336F886C3FDC047DCAC9E6EBF6F63DA199EAB033A2C57B2F8A6A244F2D02B4D8619C0ED8B37C712393DACAE2EEEE3C9DBAB2433022101717D4D8B98F24BD0AA0C59352227EF84916A303D4CDDC3BE99F9F5EED2BC126622D37B27B321F4794F5A9CE6BFDDE888EBE981693BC8F9F0EC8A996F5430F9097630EECA313DB0C0E6F3F33E8713102FFC50ECB23D36C8F0407F94DCC98A1C3E60C4E3479F841C387EBF6386CCE791E3103C3145A8AAEF80032521F53C38611561041495D737527F51C22792A88CE6F3222FB823D9D7615AEE26F457BC70CFCE69BE05D50E4C8BA1978FDECA953B",
	mem_init0 => "4303607DC86C959AA0F96D01FD4F5EEB7B3DB4DE40B9A46635E72E0BC0062F0B444DC95A1927BC1FC8163A7FFE913122FA7BA13E586B85BF08814EF12CB5991CF075B2EB61C793830C1D5AAEA9D713D15144FECC001CFD879D3CAF4C62BA1818F2627AB04D12E13346CCBC1251857998B43796713B8DEA9A167E818D3261D421301D7D56F81EF88FC9C3CE00663FFF9F84C30227E7FC1D0A5E01F4E55CDEC82FCF7839F1365CEE8C1CC8458CD321A0AEB39F6EE46EB91A7DA64B4570A299882D958A9B4A99C392324A7200607A75E3ACCEFD2BF6244E78032C736710174FA93B3D15D66250B8F9C7D9F5C817EE903DC5F9B6802FBCB737D5DACC4004117A33CF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y15_N6
\aud_mono_1~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~79_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a155~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a187~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a139~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a171~portadataout\,
	combout => \aud_mono_1~79_combout\);

-- Location: M10K_X38_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "79F78CD45B85441112FAD1B4D3DDCD417A1D241F8AB1ABCC8D7520F7424BAD9F2BBCA3972F18B5D07D37B1967A8AD9491F74B70383F6B7B959195D939B8E63A4F0F7F5574E9FD3592FFBABA6C874987C145E9773985D5F456E315D2BB140B6154812BB70B52468B86D3DAD7BAFB757AE2A448733676DD0B3E1DFC0298041B7F21188C332304003E57AA317DF522C1A473D98BB017F189C14419BFBA9D350582F84DF94774735EEC890A26011A15834C566973E45364939DC1BD516CC50C2EEEC3E48E258890C22139F92850466B3AE7B7689607488069C339464818F68BFC418DABF2691856E39C811CAA9C55D78232E664615E8DF047156B4D75C25EA3AE3D7",
	mem_init2 => "C1FEA8AA3AE39724BA2F0253A1AE258EE3E245267CB3DBA2ECE5BDAC66FD0A4B3B525B610CFE2A307533B53FA3F487E19ED6BF45329BDBDA04FEB1F87E69C4E37AF930E52E07F2A3F636D5CA8EF40A1F2CD79A0FC48DD184B7ECC5063DF8B3F73177BAA6D8D5A870E5F985AE2A81A31D23A3B37648D139CF4158478177F1957E342ACAD0530AA2503E7F18EC621D73943137E2DDAE6DF180AA972A6FDB81D2BBB9D34F33F11DF7DDBDB99891C174A467377B75CE8E48143EF8371BFCBE661F15944A519C83CEE64032DDF13D0EA22CD8620C4FA1D7CCDB310CAF0AF6201AB521B3503A32626BF2592E88BE05331D0E2D90F063B366BCE0AA95DB6620425BD4CF",
	mem_init1 => "2E78A9FFD5B6C820828D396848D8451A8BFB608B201F2300903149B24901E26BBC81C08F719D21A249EE9591105CA4F8AA2A1D49CDA58F8D049BC118D11867E1317C710173C0BA15C052C45506EA8B35E091C88B07071B9B9715FDBFC977135212713905801D501B47A8963C4AF6C8D04FCB3FF5B27058E44FAE80D8DCEE4596E5F5E45E5EAD7B80F729A02D72C12EF761463840D0B2EA2A6190A3A8B0768C9758E34CE6E37C07CCDA27BD7D78C9373E52C95B53A477F50608D4CC23BF95EB89C5CAC64B1AE12D97CB09AF593C17B9CE1BAB04F7CDED05059F7711033F206A1E3F405D404A9B3620C5B5B8C6FECC657ACE13C9A24CD4999E41A4FD252A3FCF97",
	mem_init0 => "26A81CB84DAF10264ECF9C4E12BC1564A7A0CDF8949A4C2F8AE222571337ADE5DD898C7378DDBA442B06F16D91FCF6E143FF420AD39E3DF6CA2F0286681114173A1C055043CDE2E7C5022A7D8612F615B2AF0E3DB6107EFFB943D61A89672132D8A0C8C947A105D03FDCB65813E5ACBE0281C4F95E5CF4CEEB0E9473057640CD32C51E52484EFD66C072BA54EF01712A5A113E59154502BD134DF9404AE74686445867A4CAC7BB63430A60105D14A5BEE472D84FF6EA867ACBE9EC04B75A5C451A81E516C84E5C68A5573FBA21EB0B79FE6DEF0A53C51E0278C01B9DF06398EF9B8027C0EFFC6C7D40FBCF9FB5F05B7C25DF61980EB062A5297BAA960569CB74",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "93A9DB4C9763A44455B7A2B5BD13C71746FEDF74EC9AAD98C89255A72DFEEAD562E940132A97F70D5EC6DA4F86C28428BF36E06A47E5A1E97CF83EB423B01C4CB3DE5E3038EB87CFC793AC6C7E99411EF9C6BDC69CBCF846D26D49CBD9CA753A17356B7E85CBF14FCDEBF0D7BCEEF03613CE3ED3F1377E040F8BC4902C11DBDFAA2B78681A5FE23C64FAE4E44F52A731BDDB53D7D266233C52BC4370BF33D799AD64FC6026CFFF873F773B8235908933950ACCB3E93B2B8867CB85A0A96BADC03D18B663F0BEAC0A9811784B473DE6CB8FEEB10C9B2648B5E6AA3AD3CB690B4802DFFFD1EDA87EFB505A69158EAA44A7961C5409C8C2826198EAEF9BFD4511A6",
	mem_init2 => "B96A89D2CCCD97ACC0E543E97D28F1FD835D9F766E932AEB5B45BACF98434E4C9CDF0DB479013E6716F93D2E04B1A41524DF3B3A99585D95AA7A861D86ECDB0F9758C47CDD028C1DC311035B16541ECA1FACFAD857ADADB1CB7A733E6189454F2A65E2F2FCF45034D10893E46DC27C4B99565B961233FF0D7B2506EA67DCB9DEDD38511E78600F86E9E74E64FE03212165C58F3FC1B57CD3896F9BFA595C4338DBAD0A3AF654D83C78A2C58987ABEA41CE7105F2D84713BE6E5C536DDC90213BB0F32563E2E460E30C83247AC525310A76A5CFA4C623FEF958FDEED1EF5753216A88A6A826F55642DE78C100A4173904FC1F72EECFBA707CE21671715334FE21",
	mem_init1 => "344E260A03FCCF2BB7C781752922A820B4173388BE0F4CB0B9B52CED5AC33433DD7C61C6B9F18AB0A97DF381105FAB52B73E48723A1DA5FD5315233A2FBF7AB250B5F6B75E0BC70F2D2E4B37B5ED89DC19612A2555EAAA299FCE434F92F0C388A93E832FB32907E18F7AB4D65CA092DF8492AB304E2760C41CB9086C899F75D9EC098D1298E393F704F4647322668A73551CEE05BAC4C81D39E7984F09981D73AA4950CA02030D021534F2487012695D91EE9266889FCB81D5E9209B4AE506B1113672276E87D4067E5970FE67532B067486EA116A3FF1EBEDB5B81D201C91F2D7B3D21ACD03AD5731680A90A45CD5F627AA8AB1AB0D0A9C48343A8A4A8FD595",
	mem_init0 => "935DFD4F7296966F79482964ED1439A394FDB1152A67DA7E2DEDFAD87D4A03E8DBEF385EA5320C3670FB5C8202FC3C33CA6FD2247AF030020494116AE234ADBE5D43388BDFC001C8C075F2276C6A13CD0DA2220E451AAD80CD2FD5EE81E9805797068047DCC4E1E4CD46F1A3C83CCFFCCFCDF8D11831DD21CEC974486174919A12BB29DAA48EB4FAA24250F4C5FFEF13AA1A9973A51BBB8E92A85B92835CAF2E953B036AD4FC5AA737E7DBA5220263C68416D096EDE24624BEA2F6D27CF57E2E6D0EDC219DFEB6E22AA3005DDF7FA4127A24FAEB9ADF080328CD099297E13717B91CA9E56137F790EF18EB1D1F4308332459FB13891FFD8D933F91C792B7C27B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "EC868502814512254D2AAC6ADCD5BB7B79460D0F9C6041983069E0A9E3AF04A00AE14FF4A5B90B490D8F26B676DB6721B98A9D3E2F2A8E9AF4DA5BAD732D342956D31368A976AEDB02974F3096F2BDFED9035007A31E5969D5B4F14D3DA594613B566063BA10D051221C7D03BDBEF82B86D84BC1B6F8DD3328C997278602BEA768DE3DABDDA62C31B087F0B59103E33770C24ADE323D55EA53ED50EB847611D8E68EAE97D05DE5328192D499E346149CB02069C9F1CECC6CB2B8DE96F037A9C53B8B35E1035A6C70F027D1536C54BF459ACB76B56253F6F18CA5F3DFF65DDCFC92F6CFAB8858D163CA402F81CD3DBF84F5134D66475D8D31680CA3905CD64DF9",
	mem_init2 => "67A21437549342AD016C7AF1564F239B22AD16A385416AAA0894B9E779763032A6F73EEFAA60044AB44E7DCC24E4363D4732AC05C04BC3EBED9D3B8FF2359B415C1EC1EB9899D987F29BE45085921062F0267969269FAC02BD27CF7AB81CDE704A3BC6CDD6D04271FC66ABAF8A470F9F368B8E03E55215C37176DC5C507DF917619C625532386E630F69ADC995E85D93C3954EDE5B7F3C8B022F7428C3B137D00ADC46698F91596CBFEB5A7B3928750CBB78860A60B2BD8C86B9A674E39BC36399699D16AA54F783D53E4EB6BD69519CBD2FD33E4DCEC1B0562FF45B3C649205C792394AB22F4778C9E34142570F706D7C82A7F35703E3FBEFAF440A96F1DADF",
	mem_init1 => "E4468E25B317F0D60CCEDFAB0E77818EFE33480352BB57F9DD549119F2758A69457925EB5B0955C64D8C4753E4554EEA75CEF81D15EB7DF3DB1AAA8C782BE53799EEC8D65A61E10B986606997FA4D79CC4C5C50D1A53CF75E2EA5BF6E97F0C8D0742258DF9C9275865E68C6664357F949F506F92E3C423920FFFAD1B98F4B032B32AE5CF107277530E308C7EA6588A512D6F8429C63DCFA8D051374AAEE00759D19282178F9162E501A50551F845FDB93B1F59AC2FEBBC5C5F56F5D1A7555481CF6F6B24E41E476651D53A005FCDBCE18CC56D21FB3124868363589794E15EAF3EAC252BEEE1DCFF778FEACB0BF199A57BC015809073E698E7DC429D4F2177E5",
	mem_init0 => "C576E6CE5E5D15A77B68724047311C2A2BBB77E349D7F6E45A687226E18D6314E0F530F9C1C71DE510B46606CDE12514E3E38194F88C6E5AC2E9F96901D5B109D013345D324EDF0DA9CF500DF3F1049BEA5C3B24D00F275A6284C299577492F88513CCCA3141715CDB5A46CF5FB2DCD25B6D35374AE1E71B9F0EB78104466A7D4C41B4A05A97EC952C9D0471D7769C29ACC497DBDC1DE8D3DB8969370BBA77A209127C25D48C052955855DE198CAC0778C1A18A09EA6DDB80F7A5FA2736706B72CBBAEC833E9BF4952E5036106CB38F7D93E968863D9CBF56B7549B1EE3E41105C6F016FE4837300D5BEF8A7574F208AD89F985320B9D09554DA5A52B42B8686",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014EA8AA7F256F95544BF85E9A63B62113B881871BD2BB760095CD66DA1B69F9ED18C8952CDF1B6D643431696A579F771E2ACAB3EFECDFF3E6FC422AF280A81BEAEFA7DBB7B763427118F997FF96C65C3A603C509AE628AA503FBB1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y15_N12
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w11_n2_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w11_n2_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347~portadataout\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a331~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a379~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a363~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a347~portadataout\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a347~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a363~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a331~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a379~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w11_n2_mux_dataout~0_combout\);

-- Location: M10K_X26_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "73FFFC0000FFF01F00001CFFFF80781DFFF800003CFC030000077FFFE01E83FFFF00000E7E00800001FFFFF00F01FEFF00007FFF800000007FFFFC07807F7E00007FFFF00000001FFFEF01E11F8FF0000FFFFF0000000FFFF3C0180FC3FE00001FFF000000078FFFF01FF3E07FF0007FE1C0000001F8FC7807FC701FE04003FFF80000001F8F0E01FE1F0FF0000DFF7C0010000FFFFFC0063FE7FC1800FF1F02080003FFFFE00007FFFE0F203D01C1870004F9FFF80041F9FF03880F807809F801FFFFFE0031FE1FE1FC0F80180CEC000FFFFF80187FC7F87F018006077E001FF7FFE00C1FFFF83F80F00381C78C071F8FF0008FFFF81F800E007200070003FC",
	mem_init2 => "3F8C27F3FE07800702780183FFFFFE1FF8007F3F80E181803E001CF0FCFF0FFF007FFC70F000301F80073FE47FC1FC003F873E7C401C0FC1838FE03FF03F180FF08F0F800603E00003F30FF80FC000FC63C1C00180FC0239F003FE07EF00FFB1F3F000701F000E7E03FF81F8001F8C387E00300F08079F80FFE07F0007630C3FC04C03F801CFE01FF01F8000F9E38E01C191FF00F9F80FFC1F84017C7FF7C0C0E01BF03E7E07FF21E01F3E387CF8267804189F1FE0FF807F800FFF3E7F88CC01FC67C7703FC019E003FF804FF0E180FE38F3FC0F980C3C0378FFE3C318781FFE7CDF07FC631D3CFF33FDFCC73E07DF9F47C173810F8C7F0FFE6E70DF03F3CFBF",
	mem_init1 => "F40DC4CFC23E04FD8018F0E1FFE163F8FFC32FC3F001E3C003841FFFC1803C0FFFE0003C1BFFC01CF60FFFE0C06601FFF8003F0FFFF8033FE3FFF07007C0FFFC0187C7FFFC01CFF8FFFC0003F03FFF8001F3FFFF00F03E3FFF0200FE07FFE0007E7FFFC0387F1FFFC3C03E007FF0001FFFC7F01E03C3FFF0700FC3FFFC0383FFFFFC0001FFFFFC1003E30FEE0000E3F9FE03C07FFFFC0C00FFFFF000F87FFC1F80003FF7FF80007E63FDC0FC1FFC0FCC701FF9FFE0000F3873F00007FFC7F01C03FFFFF80603C01FFC0001DFF9F98F00FFFFFC0901FF07FE00001FF87F02007FFFE60000F843FF800001FE3F818007F9F8003E3FE0FD800007FF0FE01C03FE7F",
	mem_init0 => "80001FFC37FC0001FFC3987C01FF3FF1030FFF0FF000007FB01E06007FFFE0E003FFC7FE000001FC0703003F33BF1E7FFFE1FF0000180E00600000787E3E21C3C87FE01BE03FCE1800030701F83FFF8001FFF80000FF03C000C0801E0FFFE0787FFC040F3FC0FE0003C01F91FDFE07FFFFC381C7F03FF0180601E004FF03CFFFF0E0F1FE073C000E007387BFC0FFFFFC1C1E3F83CE0078781EC3FFE07FFFFD861F0FC0F7E00F180F20FFFC0F7EFFC303E3F03BE0018003E03FF70707F7E1E1F9FCEFF803E780F38F3FC18DF1F8F03C7F01FC1C60E07C07FE70F03CFF383F0FC8FF0613F01F80F1F83E063FCF03EFF03FC007FF07C6307E3F018FF981F38C1FF8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "67FF83A3083F0FF841FCC07E7DC3FF99FFE06EF703E39C62FE700F8061FBE61F301FBDC0F87D8C1FDE425C08FFF80FFC0FE4003FFFE387F380F1820FF4E7CF99F338DF9FF1C3B9E47C71E3ED80F7E03EF333E78C713E783E7AC3FFC033F00E20C07FE10C7F8F06CE087BF638E607D8E070FF833FC081C787FEFCEFCF01EF789FF840BFB0C13DC3603C307D98F0C1807F9EFFFC3001F07FFFEF03F03C1F1803FFFFFF1C063E0FFFFF08FC0781CF00FFEFFFC6031E07FFFFC7FF80C001800E3F9FF981E781FFFFF83B818000600FFBFFFE2009E27F7FFD83F0781E7003FC7FFF001C3427FBFC7DFE1F000C007FF1FFCC031F1E0FF3F6FFBEE000000FFFDFF000E7",
	mem_init2 => "C3F0E0FF7FC3F023C00EF1E7FC7101F0BC060FE7B0FC10E031FFF7FE0000F80F00F0FFFF3F801F023FF8F180001C070007FF9FE7E00F0007FF0FF91CCF01C000FFF0E7E0060000FFC7FE0001E038000FFE19FC18E313FF8FFC0003C1FFFFFFFFF8F8040202000886020005550EEB0935795568057BACFCA2535D307BE1C97B53B9C76CC42D88190A410E1DAC2CBE39CF7DD811FEF848F04138C2F04FF0E060E2F2FEC03FFF023F7F20367E1E123B93FBE1005FF3A02EDBA18BDF0E0E0E04DFD8C0DF311C870D10FB09D1C5C7C285A75867BFA801136CE6B28C6BB042F31B2E039F779087D304783A2B51141984079F87FB8C0718D74259C86A4BF75A1BF02D09",
	mem_init1 => "AD6FF4EC336C7BF508F1ED3B37FC510908C065A5DCB48E6B331B6B01E6A8E74AAF94E87E44ADD81CC7F51D29FF6D39F30B2565EB2CFD1CA784DC51575A716F8A2615812B6CB33EBC362A88560696DD889457127346BDE137EDC35610BBA1D1AD0A4EECCEB3F807D803D7BFFC9C029B19714914E4098802FC462C53809C27D0843FE94D9210121FCFC07FC03FFB80007FE0007FFC001D0BF033E007FFC005FFE0011FFE023E001FFC001FFFE009FCE003CFC3810F804FFF0087E3C3A0FE787CFFF063E1C0073F8031F870FBFDF6301FFC00FFB011CFEF838B393E7819043FF001FFC010E07BFE600CFFBD040319FC00EDF0C0701DFF90023FDE87030E7E00583B",
	mem_init0 => "7C6306F3DA010FF70501DC9840380DF3B8E798A7449CFA690850263075A69D953985BADC35F6A76680D51119AC70CDD550EDFE9CA632BC3C391696899C4675D839ABF20B47A8E1D9D0AE603635D3C32D5549E687E4255433EC9F1F888BC008F9F8303B7077FEC00FFF80033FC2067FEC0E340C3E1F0003FFE301FFC003C7F381FF800FFF0007FF8040FCF0C0FFE0C3F9C007CFADE3A061F0FFFC043EF003FFE007B7C360E410FC7CD4004DFC08FFB86040F1E8731C3F1E0F0E07DE00FFE000B03CDF30073F89D3000CFE043CF0FC721F2308099F2469800576023105FF93C310C144E738D4806C4FB81D0CFE9C608C81526F45CD61429A8B2CF2B16E326875A3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "908E60912DA2BB70CB3A76896CE29A8457B7BB4A75112AAA3DBDBBD7F8A95121DCEEE55543168966EF750DAADAB40C27B769132BDAA54739385A6E521C1A2DDD944749515CD25DDDB46B8AF6A09312E9227D4494AA9796AA12EE5B5F8AB5B95EAA98EF49D187ECF10655F5FDB11A3738A726C595AA511988D78FC2AF92A4CB025F9E15073A175AD2E305AF82328158AC2E5A59ED8E83CB55691E3C3E3CC7F83C4DF10E0003C67FF180D1B0001EECC7FC38CDF1800003C47CF1FF799C2038387FFF01CFF8C03907C77FF83E33DC18387C7FFF03E778601807C7FFB80E61BF0999687FFF81A03C701C93C7F3C81B01F99C997C7FCF9CE63C189C3BC7CF89EA01F3",
	mem_init2 => "9D9B3FFCC90D103E0E407980FF89EF0033FD9B7BC4C91AE37236BB707C8F092E005665B766C89112E66234B771BB8952A0F6C44B6E020895228EEA2737E3AB950906AD64BBECBCA9D2A46A1BDBEAE4C65EBD4B2E62B8A29474E948DB80A6A1F25B3ACAAF108E913590CE5492854D652B59AC9C41382C1524B05D4549299C414AAB84E6710BAFD1A44AC436139C82817B9C57D000E0EE6BFA12BEBEA8AFC87F547ECE38F0C54F9EB6436C43880A18E2C1FC4021A0B06014684476E3593DE1C6EC6325FA86B058993D8866DF32E4073401852F6F11268B07980074B4CE40D0740006C3001F4990E7C007BC70E3EF16081C06007980C3F64DF87E07F8EDC3E10613",
	mem_init1 => "789035B93DD309E1B78C02FB0DCB31373A7FB8773B3CC189C7CFFC328EED83B1E7FA66532622180DFFA79FFFF05DA800D3C58A46CCEDB67F83D8AE663DE0D837861F8890C3ECE2FC3FC7109981FFC023300076670800119A5C01865899FFFC23BC00031C9B63FFC49A218F8F688DC3E4225E0082CE989F7843245C03A49707D7E433E740E6E28CCC11A5D6CB899955C3C3927E773767EE5F43CA8262D67808F46643DA43BF7699F7665A43A20E697D694BC245583F9F696970069A55932B566920A5DABE5A82E8BF28ACE59AA8D1AB56F9C4565ABE9C194CA797BA658C146CA55E97D84E484A2B1F5A2C207CE6FBD820EA15D78836D955070C215EE1FBBC72DE",
	mem_init0 => "478C8BB57FDB3373B87079DFF0000041803FC1038F00078000FF8FFFFFE00003E1DFFEF80000043C7FFE7FFBFEE603871D8719E7C7FFC07FFFCE3F8E1C7FFC000C180003BFE001FF80C3CF0EC3F82043F0043C040E7EF9FFCF1E18200063C1FFFDF1CBD866CC7FFE789B49C280E1FC7BECD8E5DDB04018FFE678913D9B8E1C67F25B2711DC49E1D88E154A90DDB76DBB6F1384A912876D18496E1756AD4B7641AB68A972F21C89F4AC62DA349560890B67064E632ADDCA13F8B9D358B50AD092A9358B1BB6E942A528771AC24D6A1AFE6468D8D16F941F6E7A00EE006918C9E204D131AD1D27B7D455B7F41B6D7E856330A19DE5C46C6ACE02E301337F5CA798",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "2E242833249B7C9F50A020682BF061057B73C3A15FC861D5EF01FCE931B8EFA079532D9092633F058B2E471FC7FFFC3F018070EC00FFE0E3661CC03063FF00007F3C19800003FC003FE003FF8FFC1F7FF088000F8007C0041001C381FE007FC7FE67FFFE02000FF000FC00380FF1E07F61CC307181FFFFC07CF010021F801E03CF8C3F80780C187EC3CCFE001824E203F01C00038F884F201EC1FE01E347823267FFE3FF0B1D96CD80FF000FF0364AC7CF0001301F21643FCCE3C7887F0E522923C3FE7CCF0E00CE133417E7F9859A03BE4711D3FD84F8794C066F0913BB4CF8338DA18B66CA5C8833E624B96EE41FB2387C7C3BB46DB3F80331A42907F88B16",
	mem_init2 => "000FD1258458F0079EF0FE041267384E3FDB691FD423267FFC7804A99521DB1F2E3474A9AF6226333F12A5C3AB31FD8481FDC0AA8B556E0F84A5A345A4448C84F48AF80CE6AA3BDDA7855860D29BBB3BEA585AF82E2410E6B7E81DCB9E21716C4EEDB88F1C489E9E6DA4C272ECB556DBB8B4B488CDDB88E5DBA9CBB49EC437EDDCF6DCBEABDAC0AED549502356BAAB92DDC36D56776D34F6FCABEADFB49123B569E0AA4E5AEEA8816FD9B76D6A761565F9418F8CD809522588AA3856AC7B18AA5374E5EA0DDAB6CA54573A2A931B29518AEA2A4AB52BA815D5B571248F0C63FF80403CFF1C0FBFF38003FC7FB8813BFF0073E3C030001F7041BFF9F083FE00FF",
	mem_init1 => "407006183E0FE0CF0003F847FE7C7E00FCFFFFE02000000FC7FC7067000040FFF38C0007FCFFFE1E000001F803C03FFE000C071FF10001FF7F00030FCF10F1FFE00FF00BC7B803FC0FF1FF0FFFC0E3F7E03E0E70037800DC00000B033DFFE78FFE3800FFFF83F0F67E1800603807983CFE1FFF81880101FC7E7E1BC0F000418001CF7181E7000F87801FDF1F81E7FFB1E01F300F800398600181FE07006FF781F7F8000FFF020C7FFC1E3F80C0F3F800E0FFC1FFF80187FFE78300FC0FBF801873FFFFDF801E7BF80803FE7FFCE00E180F8FF1C1BFFFE780E04004193427E7CF1C070670308B2079BEF82370231CB391FB8FE7823B013CF7D8AE58F33C11BA11",
	mem_init0 => "CF6384B2931E434DD49C4ACA8921A6E2DADD79C4AE37915876DCCB5372246B58F1878E92AE3B924517C7603A73A10D81122FAC261DD25C28CC2D223963B0ED86F7DB006920031C26DD2ABB985AAAC24DC3A6CB57D87E24DEFEE43856BB7DC7EAA86BDF0DD34DABADB71A536388EDA802396B76A345284ECDA82D97D4B9E94E8A66FD50D73518D72CD626AAD96122E84360BAF2AB1D6B92606B2A525274765985407224859170BF0075027A9BF92443456B869205DCF5FFF8F3DC0061B03C0352239CE7FF1FFF8007FF807FE0001FC7EFC0FE0DFFFFC180FFFC1FF0000FFFFFE01F07BFFFE00007FE07780001FFF9F807C1FFFFF00001FFC3FE00007BFEFE01FC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y31_N24
\aud_mono_1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~81_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a91~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a75~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a123~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a107~portadataout\,
	combout => \aud_mono_1~81_combout\);

-- Location: M10K_X58_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F1FC8073001F8807F311BCD877B02BEF89F01DFC000F9F8BC78BFBC4DE00387C2067F7C804EFE101704057B00C073704033E4023F1FF807B200FFE08032860206EE839BFE184F8743267003980B223734E409E7C02738000E30004207C34A66E03CBC7703BC0032671FA307703C9791ECC7E0011C08018189FE9EE13E4316E723A0044D8C06DB9067307B7120380033000020F3FF2B90B9E07F83EE7FC9A1F800187E3E387BE61680D0F1EFD0431B1007CD8023FFFE34FFFDF3FDBFC002E70807FE0037F40403FFC80EFF0007CFE482370E05F78001F7E60DFFC4037F849D6FF001FFC003CF8000F6FF160FE001D9C76C7FF800073001F9F3BE74B780E7F046C",
	mem_init2 => "053BC0C17D307888AC3113FBCDE740FC2F2E0484FBEA9E457979B6301C79E44E253049C1A82797EB5C0D140541CCABAFC3ADFFDC60E1E79848498734442153EC720AC9EC3A7E53CF7ADE9E49415F3048DA14D319F1761F300B563AC72D837663C837AE0460198F39DF8D421E80110ECF978FEE20171216E5276945F7310DD90A7324FB348F05C7D9BD83323B225D3AA0CCDE025DCE5139DA95CB250F31E36EC6201BA51CD1C5DE86F0411FC0619F040C05F81E03E07FC0F3FA01FA1F8207BF0000788E3E0FFC0018CE278EE01079C0308C701FFF01F80FF10FC9FC20FFC03B398E03C5D80F81F80FC0FE4F17B9CB407E0FC0FC074C76561048006C76D635B907",
	mem_init1 => "B45C80D3DF873C6E84347F7DA804BFD7BB8314D182A4CDAD958A49645DC307B7574BAA03030C1C9BE77177FAD087903103A6138CE0DFFFA4DA5330DF86DB3F455DDD88C008784103933E23C648663023FC7031E2FDEC08F92546BC4A7B1F5C4537AFCE7E91EFDF069786E522D70E7F77900F96AE038EC4E1CBF1FFD02562349ABEE9FC58761D52B85066530E619F7C38CA55178ADCB13661DC93CF5EB2EB32261CE01ED60EF0F8826FB383E621397E3F5045258A80CC707F66739D83F018E58BCB310C1F275391BD35EBC55B97B9859B99460B1D092C7B7431E52336CA98C93154566F5ACAB1E5E956AB7E177A1477AAC5D15F0BB007762DA03AA1FF704D1081",
	mem_init0 => "20D396EC0D461759803196B371F23FF00111F70BAECD462DD92FF31112494805187789566CF4439F7BEB09FEFDFDDF88F6C9C98B0A1608F8E7EECFEFF80523AF85AE9D5941BAC0FA3F549F00DA8F1CF289440900596A09A76FCD810F60E1E7B8E89B009F85EFAE816E7F0076B979490396602AFFE2FCC1EC3805F94486650CD2DC80D25A7C01D4EBAF6E745F892C1E1D63BC41085C5E83FFC0380FFF000FF03F00603FE7E0001C380007FFC001FF9F01FE63F7003F038E307FFFF803F8041883F00E18E3F9FF001FFE7E00FF00DF0003FFF1E1F0F0DF98700FF01FC06380381F8CEEC1DBF1C1EF80F81F0460E7C3F9E190907C1003C600E4E3B98C0D8CC0FFCC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y39_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7C385BDE1F0069827B6D2ABC4BCED4F205FBFD59BD2CB1A0A8895A11DAAFBE526611061FD707B503878BE4E9DAB3427EA6F7A4778DFBF003FFE7064FCC8F980FBF3F0187FEC000FFF98003F303FE100FDF89013FF2007E646CE019F8B3E003FFE000EFCF800FB3023F207E7C4878F9F0007FF02064CCFF89811FBF300FFE001E1DF8003FF03F6000FBECA003BCD0C7FF063FC40CDF999017DF1C3DEFC030DE7801B38038A41007FF43E1CCF0C1DFF400ECB8010F8E422CEDF8FF1E3E3678E3C8300F86E3B29A1F02D0091D878390F3C031D8F7F831823C95042E1F64007D00087019826FBE7F8CF9C1867A232C47E6201E17C421DCD0DF818303C0081EC6CFE3",
	mem_init2 => "79EF0251A5A0EA89A300D1803BE109E20D80FC071EE6F9060FA187C600FFEFBE38F03C610EFC01FF803FF880FFE0E0C1FFC482F303E7C7EE009B801EFC403E3E7C037FFA59780DF3E3E650EB402E7F613F1E3A05BEFD0CA806F9F3F3DC0424B74FA116AF5D06CF758CE00B15F42BD4299463AFD28E418E8363F8D6710F93FBD7C8C64E2C0FAF072282B37DFA9A38D1F53C6F64E42105EDD380DB0189BABD4D2AC2F5927CF32644B1FDD480055AA7468A7510F21AF92EC0B24C58DE88C1C06B5F2541D60ED395E2C0480C57576E87E1A012021ECB82D70F68520048CEA13A805880EAE20082DCD9387EF3AD7E6CB9B4A22D0BF9B2059C172B05D5AEA05A8F46E0",
	mem_init1 => "6E5B6C9A6AF24C6AF3FB4E8007FF800FE01FF800FF83FF80FFF0000DEFFF001FC06FF003FD8003C1FCC00FFE01FE08FFE0C4E03FFE004FE3F9E01FF805FF01E7E079F83F7841FFC03780F7E1037F40DFC03F900FE407FF004FFF00000B1E7C7FC05F201FCE09F2717B61007FBFC1C6FF807FE003FFC010260F3F983E01037FE021EF82383A7EBF1FEF0108C3FBCEC73DFFF0C103CFC707C7F306B87F6018F38C000FC3C7F088198E4838207F8C3C63E10BC1E661E07C73B005EC1BFC00E3F181202D8660360FDC7183CFFB803071E4301EFFCE8317F61F801BE600483E2F8B1F3EE839E0F0F629C42003C3FA927A03560501C3CE800C7C994025F9CFCC734DCF",
	mem_init0 => "7DF079C0C3B800F7E322F81FFC03DC00E2E39E371FEC835F826671DF260FE601CE83B13CAF9777FF01338090B883C787FB7131C0883857C8BBDA91D9E0867EC9AC99DE5A052002BAAE9E4DDF7F045E5B06DE5F6F5E138B001A81FFBF77FDF2CD841AA9EBBD177DA9A1DA1968F7DDF9BB603DC30020B1AFFCDFE6E02E80D098FFB667E1701080E87CD7F677E1B82840267E77FBA8F05F040114263BFFF8782D4BA24B123597EC762C4F906D446ECBEA5A167E9674916B398E790F9C4A3894053F8B98C53F8418D80B166395C48BB43460038D9B0F31C3FFCDE001FFC9807FFF80C0FF007F8C47F1B380E6FE001FCE47201FFC6437180FE603F89FF8873F0907E3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "681E1E3CE4BFB6401C0F023F9818CC18F190000831EC3000767CA8487F0DB23E4FC3E619F24CF1098733CAF0FCE1611800419CFD49630180370CB038E1CB91F3999F10BC90F09E0B0239FBC7DF087CBB61CF6E363824074749A8001FBC072E43FFA86A673413982B8F7ECE738ED697C8EE3DA42903993503C2886002CAF4E339FFD039F1F0DA44E23007FEF30E63C039E01FE718CE20C7879C0FE01F83C030E003FC0E601F01FC1FF83CDDBEC278C79E619CFC1CC03FDE03FBC913E0FFC0FE0201CCC413F3F0C87F03F01F03FF0F9BACD06001F80C08F90BBC07F800E33D937E1C13CC1800FF3D81BE0711EC100018C2E187030CF3047C718E619E1F9C730C00",
	mem_init2 => "07301827E1867902385E609C4000619E409F1C6398663E1F8009C19905F00BF0EF00C18001C63D87303C9F2E1E7C03FC07FDF61B2BC2310EE06DF6298FDDFF0F3651AE9C0F601823B8E4109069F22DB71C298C70E36C9E5D5AE5405EB97F531A0568F21A967A1417CB29D62E887F46C57E7CFA157A8CF61968163CD3E4241B8254D7500F50CEB14D3A9E61C6720BB409E82C57A84CD0BEA0619E30A1A5BC5BBE547EA9426972F495CE97E96464B72890CEC3ED728F6DB125E55917CBC65A9FBE9B3845B94AA6BAA2CE9F90BEB842DF13E03A439F819680FE98448DD8E4864D3D84CB237538F9C2ECDD5D7A75E08C86CD860E219D5EAB19F30978DDC87B0CCE6F",
	mem_init1 => "A75B5BF3306CAA46266C4CB757545463DE4469AD5C6DD814A621CA7027EC26FE4AED8F3DAD3B5EF9B5FC7FE84B1D3E08C500CA22CCF14B938B79DC24CDA96A27B4B0E5E0C6024240BB4B28AD39F8C68A12E41B17C6D3A355A8A76EC17E730D7E4104FD91CD113F199663DE33AC7753DEC8B222A2D9FE6585FA65CE63995427E987ECA0DEE6C163B2B46E845D6AB435842B2F376D9064345763C76433AFF521BB8175A9F69D4D9994EB03EC28AB99B0B5516A550777A93D3E18902B2AAEACA9FBCD677CFE7ECE3A10F4444E83B22033BF60A791EDD732F4F3879FA04C7C842F6C0F2434F41F215E2C47E3CC581077F4EE3C81A24C0EAF77BE3C39910661F34980",
	mem_init0 => "38A5B8042BE9A23B167C3CD9713453FFF1C9CF7E2D128146DFCF2190EB9EFD7555592252EBACBE99B5CC0CAB6CE858AE4C702431986F23DCFE5899A9D1FB000FFC03FE007FC00FFF00FE01C1800FC07FE00003FFFFC007FC07F00FF801FFFBC0F801FF807F01E1C001FFFFFFC01FF01FE00FF007FFFC007FF3FE00FC01C700201FFC007FFF803FF03FC07F8079C0003E0EFC7FFFF1C3FC21EE00003878403FC33F90FF9C10F9803FE400101CF83FF06736070003FEC00FE06CF230A0C81C3184C078787C2EEDE9F800C0361B603382B840000186F93198E1BC161DC707B0B197E3041038E1F3FC2E0371B2F821E7C31E31F9F6D16471FFE1D217067FD03DE1FF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "03F357E533620F8D2C3FFCFB8141A8F7F00780D8141C4C0CB20CF0630CCA7D61E5E38779EF81933063E459C7B0017E673827E40CF30E7C60C00FF1F30630C39F30630C79F1C3007F8F9C320418F98320E7031FB807FE3E60DE204C6C93CC19FC7FC01FF9F902398333A0403FE01CE3E033DCDBA18C63E7FC3FC238430C370DCC9271067E7FE3FC779F364732C9D80710E01C0FFC4389F965F20DF9BE26F80F8F61CC20B3AF5F209FBF707E033BF599E5CF0B34F6180619F380C9635C7EBDB370CEE383E3D877CB9C3A7629D173FE3F808E867DC23D4A5C9EC311723867132826945396640BCFF9F0E20DFA7292CD76F8BE07FD984FA72897581B9B93CFFB36E4",
	mem_init2 => "EF8A8D488AA5737E7362078319A0AE4F6949A0B0210E706FF05122C4BB2B3BBF7C606350F6FD91B6B797746969F9664C90B797720E78C19F3067ECC9DB7A46DEB0A7AC39EB0E7A434E59DBD31AF2C2BEB096A415A90D7A434E9CD393F264EC99B9A76E69CB1A76E69DBDA76FCDDBF932766EDDDB9736E58D39614F5C5BD71272C29E98D7D31AF6C2BEB08FB424ECB9133E60E7CC3DFB9F00E7CFB0F70C71C31867B499C1873861C61847FF001873E7063E60CFCC09993963276CE4EDFC889F999372726E4CDF9819E3C7800E3838C38F186043FF001CF9F303634F584BCB1B7973272634F4C2BEA0B79434F4CE809F9C3821E38C1EF00FF80B87FF803FE3CC0D",
	mem_init1 => "F9033F606EE4C4FE9C90D7D614F584BCB0A72FCC1BE63821FF801E78E304FD837E4C9F922FCC11E7DE007FE003BC78C13E64DF932FE89BF60CF1FF001FFF007BCF1867C9B364C9FA45F90679CF00FD7BE01F73C619F20CF976EDA37E8338867C867CC77CC33CC33E433E41BE419E619E619E209F208F20CF30CF30CF90C79047986398639863CC23CC31CC31EE31E631E630E631E618E718F718730C730C730C7B8C7B8E398E39C638C73CC33CC33CC33EC31E419E619E619E619E619F219F209F24DD24CDA4CDB0ED90EF906F906793649166D977C87388738C73CC39EC33EC39E63C87E61FE219E30862108000000000000000000000000000000000000000",
	mem_init0 => "000001FFC0000000400000FF00000001D00000D000000007E0000000400010000000000020007FFFFDFFFFFFFF47E47FFFFEFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFDF907DFFC1D7FFFF81FFFFC201FFFD8000E000000000000000002C0000001800000000000000000000000000000000000000000000000000000000000000000000000000000000000400000080FC0000001F4FFFFFFFFFE0EFFFFFFFFFFFFFFFFFFF40083FFFB3D37800000EF10500A020120000400150018001541080000001003004000100048028020000010080000000048885094021000202000080204111050000100002100082008102000002002001024001834520A0005041",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LABCELL_X53_Y33_N51
\aud_mono_1~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~82_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a43~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a59~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono_1~82_combout\);

-- Location: M10K_X14_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A6E9337BDC99C2F5447BB8494DD6F1BD1E9E34BA22EC33CF7B6D0587468E6729C5A061FA5395FA2CA2186D12A81C5832064F8C11B1020F13C3F90E202EC41BC3DFB049F4B09F4021BBBF9E67A130A0F672CF7F9E1DFFC26A05FFCC3CC23806587FDEE77F0FC0301C1FFFF82455008082A2040142800101110000008010020422201010000A0104A01000401A050004032011008441043000028080804040000A08090000008008008433FE9040007F0020845FF7BC93FFB4B1C566FF432D99195866D89580B1C2B9E319C434F7F09E7959A65A215DF1934A30571B5E506C02C5D70E334EC5C658CFB55BD93ED9F51BB10E94AE90AF71C26B4F7895CB0A6CED0C",
	mem_init2 => "91B8121648477C51034F39BC97A8226731798FBE8AA9648D7A48C1A23603FD19E387BFBE4E5B2C954F909EA69314AE563C3530A7BDC4873D8906CD58286105007003FA087E769839E0B902B81239C3C577D0D88F4D9B0D5B483710913C3010A814060B03923C845FE80BE71E65CB249A4F065C0C2A88249C46BA9D0D42D2477E29FCEE39798CFBAB93BB06FA9E295658C3386E56BCAEBE710FA6F0B677C04535DE4C335091CD4A68D300D2771F9001FBF6D62636793F235050E74EB96A295D2AC535623289D143C818E58D5D8A7B64FA7ACFB70A1FDF8C6DB153A5F7FFA30EEBFF1EC117F4FB8547BB459E05BA7609600676D5E118076445FFB8A3B461A7EA4A",
	mem_init1 => "1CC33DA0C65768D333501FEB32B2C94ED63D87DE3D28F64A2EF94A158F03D0197F34E8B6C85D3EED8ED58408FE1DD3B506C15773CEBA7800389B4F5AF09FAB24DD52F02972B42A72A22D8ECAD008CE45B75A4D533928C46035BC9315E363532EAA555125C7EB26083764F179B8AA673C1F19350D4AF057A3A7312D6C87C8DDE31F30A42C73E8061813BC1B4B56239C821B13E322F46F0F1D855AF91E90FDDE9160010AC42CA8EF0DF3556010F6992B381787B1217B17E133C119A4043D0204A6297769F1C52DC2FB30C79F829E8D6288A387065A7B3B0B0C2F64F9AEEA30F47349AF6BE0FA0C9093991DDCADF473A6A93CB0B07C464671D044F698E7D420B7B6",
	mem_init0 => "50A189630C72F8DB4E2AA9B48621EB0791E55A228912CE06A9C475F55518130EA2685434E4121942DD531B29377E0CEC3D9DC7F782E94F7D2F102640D7C30D440268B710A82587E4BD846B7D7D206B33C91F731C743224921D38F13D70BEE081F3854B0228F5EA1E14F1267654919842F52E27CD8D2D58E25B2BE3C62117BF1C687F1E47CD87A06248D539F90C4AC38887EACF9E1EFD5DA7DF36C5C0D713A6AF0C536D8BE93286F9EB8094DFC8EC42334FCA993FD6B511CC4C48239A8DA397B608A01DA04EEAC58162B102800F0863DA736262E148C8E84B6176CCF4FAD34C32D3D649671E605BC2A30F249CB33B6A7F3B1A7A9AABE634506D33AF827CD16F2B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y43_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A00FC25ABE70458CE4B3F3FE48C49CD078B912145EDC444E67FF36120554F300EF02C36602F4A9196D24939AECEF25F2571600433CE0AA5F94F3E9D841FDA047E03F7011BFC840FFE3C78E041FC9CC06FD4037A11F310CDD1470B7B989E319089027893FC489E2AFF443C48217EC9AABD7A5B9CCA8E77D7E5E598F5C3631F712C9C28008464FFF3468F17638F6AC24B4A0A71726C109BF74390F81D8D1C1A8F66AD43496FF2FE74A311A8620CDE5D8F4CC6B662A374B3C39B8996285A59BCD0D18467D7452D16DA55173B7EE9FA06C3466D43317D206D772AD3BF0482E8C90FD7CA868BE8DFEF840E8CB96BE4E5A4AAD6748C61BFB41C104523AA300FB91D195",
	mem_init2 => "F4915670166F35D30A8B94CD59DE68515DA9B353B31E0DF2F68F9C9145205AA9DFA3541319CE4D216E965497BB4E15800A8BC8046C902DCB059D832E3EB6061A417A801AEF2A17EFB0F8701D8901E4FA94E1CEA9C26129E4C94E3719EC4BFB6E25E73902A66AFDF767481852CC3D942F3A14181AC4EBD7E4428A697CD7FA8AF6D5DE4920B010B9EE017DC906170EEFA77FE34409AB7F4BEA3242C8C55242C3718B3E9E2DA931441B54C0286A3AC5FD7FA110342701E5B68C87BF1DFF8D9ACE06D11E35819937810573BB1286E43F76EB1F13F02494E708C1AD8459B0B84F61281A102A7BBD1E70AD9CF538FE8426FA2EEE65C7966FC3CE42A234BC98A579600B",
	mem_init1 => "74C03EE707F9B7943579F3C109C4CCAC5193A910185FCB3FECE61F5547D7EB848B82F207FD00F5426A00E550885504CCFC5E4820A497DC9FCD8D1876FE10BBB1A3D6EFF64576B47B9DF8EA0CD681E2B0FDD5C2B8C754D7B9A48E72A098437C216E29C37D2BE29DF43CD06C708B1F430C7083FA3035E3C610FB4744BDB8C23FCC7A07BF32476B8875F46538A0B70D50DDB72C22F3D83B96751F473EFD134AD25567257B497018A9F61802BBE00213A90097346102443006D784A412A402D2E4800806C1B37A208914DBDE770D01243F075E4C186CAFCEE394111748077E2373EE0FF9F47EFFFF69BF9C000EC30000E18041FDF87F7FFE0E3FC30C80860043FEE1",
	mem_init0 => "FFFDFEFEFFFF3F8F9F8001C00800000000BC104E1800400000700183FFF017F0FFFFFE0001FE007F003FFFF020FFEC7F9E0FC4100207387FCF5F676E6437C6F7DF61EFE83BF999AFADAE6C77C8C5F7FBFFC00063DCD03EE8F0F43BFC8000B938AF9DEE706D87964F8E4E4F5BE11266FEC953ECF5F9FF625432D1C2F8404227F6800B8FFA8F3D9DF3BAE564D23F74FF9C0F3F8FFE3077E8F780B86C03D39CDA23E315E601F887E2C596F20E8B772C7DB2C25B2FD772614727FBE13398D9220BD2BCCB8D5FDDD1FAA205B9AE9ED1F8E6F93F81CF73E663C840D87A01F898FF00630033E3C3F873F0C39D21F8038000E10FFFFC4C18C63B47803820799F187FF8CF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E003E2C7079CC0672310FF984020049B079F0C000683A03FC984003195FCC01F8005FE80CF0CFBBCC1A87A407C001BF601E79867F3015DC40CF8E040CF07FFBC6018F937F033FFC3733E1FFF780FE01260C0E03F0C0F1EFFFDF81F8FCEC38790FCD80038E7F1F0601F9CC3E203F3E383F3C7E6C19C01BB040C13E460707F9FE1C3EFFC67D03E1F3D07831C3FF3E8F3E0776000FDF380F47871D19F0F20A2457A3B9EF3B36134409B63598FDDFFFEFDFFFE6FDF3224C0000040000FDC13BFFFDFFFFFE9B814DC002740038FFDC3FFFFFBFFFDFC0000000000000007F003FFF10018003000400001FC0100FFFF003807CF8C7FF6803DFFF9F7B000C1F01F1FF002",
	mem_init2 => "0E001B819FC4103E03FFEA1DE7B87BB86003F9FC3FF0FE07070B80770001FEF39F0E3F787FC004F87C70C1C71F006DC01E1F0E78707C37FFF816C7830E1F13FFFF2078787BF87E00013C3C3CE1A0FFFF61F1F8C383CC103C9DE610FF7FE3DE18F07FBF8F0C33FC00E0C7C780002F1F30CFFF998E3F000710E8224788E10F0446FE7BCE1D18700203F2077A3055649A9C10B7B781FC03F00000FF8007FC07E0FF01E07C1FFC07CFBE07C3FE33F8F001F81FE03F0FC03F07FC03C3FC07E0FF007C7F807E0FF00F8FD807C1FF21B1FE00F87FC0123DC00967F002439C2126FE00487B0E155FC60D0CE9E2599AE6A04DF8EA30CED611748966EDCF0FF033DBBE01E1",
	mem_init1 => "FE007C23E04E78F0078C3CC1C77E00F1878C79F7079F11E1C73E70F3821C30E3CE1E34E7870FF9E1FC1C78660E3C7B83DF0CE0E7013038D18E3469FE07D83902403C41F83FE0CC37FE3747C027986003A47D1306E3FF86478781CC97C609EE31DE40F81477181401C19F92F99E68949D44E1793733DE07AE65F9BBA7B558D90CFC2D7406F98947EA69B497D93250D668416416D1ADC1DCC661117B3050B64932D9F0E2FBEFC175E09530AE103F94186F0AB6DC0B213B012D1266C1E7DCF72D60592C5999C134A199D5852B526FF2BFDA5D995F78DF93E8F6AE1BCC0E332CCF9ACE1E8F106096FFCBCDC42950CADF855FAE91321B9437C99C43BA6E22238D27DF",
	mem_init0 => "D121E889335701E799EC0E1ED0167D323106378148D727690ADF06976C5B6BAE032D81CE7A8FC67F7C2F6E3466B27611BF203CFBE218B8C03FDDA80D8F176062275E684A8B40004E6DF92BA93999687B923DCE49DE4B424E753790F2CD30C607C3C407CE700000E0C817F1FE7E0000083DFE331DC1F70019CBCFC538FF8A3002E28F9E10DFC081ADB4C3BEF98C3F661B618407F820679332DAC0B03320039B570CA6CA0D8EC81E5483E279F07C707CEF003F16DF3BEB19DE6BA9A4483D23FE36E8D2B3BC91F18BB34731346333E648F00E6C80F31B3770C00BBC11331CA8DB101B10B90E4729BC226E3161293B8F9CCFBE6DD05FCA4114888E4B790FAA5C97AF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y37_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E9ECEF55073761F12C6A66655020A3C0B891E3C926ED043C306D1E55F2D5C5F6784E7E52790F1370510B552D54D363A77555CBCE6867EFB6B411517584505E2EAA18630CCEE3FAEBB2712322D28E927E7D3CBFE90A0CE31E58B2116A595B106267BDE942265D6FCA46738B0839BC82535CBA255304B55B3551EBB9A57200FB0B01065359EDA3FCE3C3FFE666FD46129A246191F5AE8B2BC842E06B9A11929C68361FBBD04178A105A76D12403925C873B736AE9F4CE78B97033E18F86C717C4C155949ECC6D2C7228105B8D4A0B670B3FF1F3BB228414406EFDD7380E274E56FC6D9F3DF2C634DFF92667D15A87AEC9AE418AD5E1E25FB6EC77636715DB3D789",
	mem_init2 => "EBC4922F90210D7AE3B7C6737485078275D4BFDF3CC68E1278283BD412E3A0CF4DE1D05AE490ED1522966B4300F698D369839C4B0BD8CAB4A36CEF8C5366CB7F09A18570D3E424CCFCC9F305C91E32FD075910C53AB33098964BD3CA503902A40BDF96CE3B092790512B938D83A5AE6465B56CF50A0BBE97ED8393454FAFCB09CCE9F6ADAD6425CF732971FF62F355A0C4BB25F27102093DA2A11308AFF33F4E50B62470117564880A628E9306B98DAB96D8E9714C13F1D5E99D67729FD11C93E7F9A38DFD5123F2095E0613AC08F475F4A24E2341711921EDEE5305EDDD7A133D9665986668382EF14A70D731A26D8733729F1EB946DC9A986FE735EC70A415",
	mem_init1 => "0A00799C7617F00FE03EE0C20678003801CE28875A9987C00002163E5E883E1049A675C8CBC7D84FB8868BC3F2CE6FD5107AF147272EE423BC81E09DE7C8F946067F3342A37CDA3D2377079B83E46EAC0DC8CC8D5BFA0F665003CC2FF584401ED901CA47E9BC2DD8E84EBA006493D54E6ADA83924996ED933062D544124DB13FA6DEA17B262EF817A1AF4648E7F1824CAD007DA4AB7CA4332D2B8B6C536AF13D5F41632418AE04D714CFC3C4176AE21489D38453A81812BB8B8C497AF7DB731E9834EF37047A6808B50AC8C12A4941F81E461BC4CC33D8957F5F9DF380906F3B66A0E7C24520F6F61A54C5CBFBCF6AB563A512B0DA9161A674B35176F7C9D185",
	mem_init0 => "0047B59DDFA555EB0DC3109CE493BCEC3E38532FB2C8E35636EA352317C92D36AC1913F216F5749503F21C0BCC4420CED4DB6AEF87F97AB89B8E575D7FC9F7C833FBF1F52599B17FBAB350F5FC28CC66B3C42AD29DECB9B959AD0D340BD8E578C590A5C0EFF816E66B19D3F6D70F54627851D061343F0060AB58352EE50EC08310E137FC0F1B08A03D08420DA6D46B801685A45ACD482290E29348170B4D99C2E96B11C68041C3FEFE3F00A009F99611F3F00C117802E67E0B8710F7810307DC0FC1012F5E3F18FF0F0CCE230CFE1E3CF89FE01FFE3E983FC1C33C03C038605801801FE07CC631DFFF7FF810EC0C62701FFFE72F9F78FE03F8FF03E50E07FF3F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y31_N18
\aud_mono_1~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~80_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\))))) 
-- ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\))))) 
-- ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a219~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a251~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a235~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a203~portadataout\,
	combout => \aud_mono_1~80_combout\);

-- Location: MLABCELL_X39_Y31_N0
\aud_mono_1~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~83_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \aud_mono_1~80_combout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\aud_mono_1~81_combout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \aud_mono_1~80_combout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\aud_mono_1~82_combout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\aud_mono_1~80_combout\ & ( (\aud_mono_1~81_combout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\aud_mono_1~80_combout\ & ( (\aud_mono_1~82_combout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101000000111111001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono_1~81_combout\,
	datab => \ALT_INV_aud_mono_1~82_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \ALT_INV_aud_mono_1~80_combout\,
	combout => \aud_mono_1~83_combout\);

-- Location: M10K_X58_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "71D283CF34661914856E92A7C4C60F9DFB0009F7A9DE3EA7B621C219D86B70B83F3372A231E6761319170970D6A6DCF9B16687CF7A7898E0693BF3E897E7DF2FDD3BC038E006F5E87312BE847641C56D9C61861C807C0CE237909BDF6BEF6F07674A06B948C26ED73F42CC1DA418A0D26AA8DD53904AE8C8D775C32414398AFA2203507E9E10098C82CB9347EF982C082602715F588C48CFC5FCF03DB482EE6955E1DF69B435944A3961B486781327FCB19E04FB1E86BF490F9AB84B2B596BB9591B4823991C4C0466BE5D47CA51009B404527EDE369D8D4E38B02636AEF06163F310C8049181EC1F090C82139B72D023F51EC29EEE721F7771FFB11DEC45B3C",
	mem_init2 => "26784EA247DC857C4C27AE3DCB8A724865B513EA30647A83E5EC058306001DA7716F788201C1C10B64DFC73C1D818B65657CA784EA5B1CE9D619EE66AF8A14D2FF5F50F099C8F7783CED1B9FA09323899E8B976464174597073361F87622103CBB52C33D7903EE017E4B8A375C73CFC9943EB68888267CA0464A3D699D74BDBE0F1E7CD573CE8143C41AEB051FAA7D34832251A4A6B8B588C5FB392046DA351D6D45B1E150C62B9AB16A3AA89D215FBA41E40DF666EE47CBBCA78CD0A2C4D73CF197A0E04D6CAE4CB763A4E379FAEA46E1990269A98F556B8A477C5886E83C5AC2199260FB2B556357327B1E91B924EE5D23DCBCD21A3979C44556E7B0929F9D",
	mem_init1 => "F1FC8C59DE56D377D072306F72A21E6445B2F15E9381CB8A3BF77C299F2A0DBAF375CEDA10B423AAD9DECEDC02ABA793BC816D178B85D470930EB99A2ACD3ACED8BFD49751C1FFE07E30000000000030143006200000000AA80597C38AAA8000C00001F0007FE8FC7FEE7FFF001BE003C001F000F07FFC47F3FE7EFC0CC40248000EE0F8403EF83FE8034030BFF010005FFFE2F9E5CE8D29C14746CD4F939D20A81EEB31DB99FF8ED9FE3DB70F38EA4FDF220110CC770183706B9EF013F7F93F2DC60A0ECBCC3367BDBFC6361C0FC5E7FFCCB81839C7E3680C404D4F8F78387C47EFE0368203065A08FFDF70F8FA83A3C16F7C83C4FDA11F047D010F1C867830",
	mem_init0 => "6C07046BBE3E47FBC21DEEFC3EC45C11F8C060DC000445361E60717E61016BBF1F3EE38FDCEBEDB05D2F431B9D8E0A8C0EE4773D3D09D43807DD5A132572080DFDDBF86CFF2031B3F703E1E007B79FE2997EE076C7CF038F04102002069010708B8F19C6BF1C3F089C8257BDC42FDEDF7B40B68A3123BC9A47CEE1D77672CD9A4E5C31E059B3603C2B1C0AAE2CD386801475B7170B369738BA2E64275EBD0AE643704840EFFEF0BC18454C4893F928364D40CBCF38B8D0880DDA8C6F1A00E6491F63FCEF9D49F3FB1CB7BB8210795DC47EF433E42E34D42C0100CAAD34B2D1FF1853C3961979E386D4FD39DF3174E359CA2F680C74AFA7A54621800AA8D00028",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FE61EF83300713FB38FE3EF3911FE809F892400AF6060151283E58D0FCF9F84C239BE2FC749FFD860FFE0678C38045DFE9C419225F3C57877DAFE94BA62661292024982E31DF5E3141AE9A19606557E9474919AEAF689794502E2AD0EA97E1B178282E092795D93B2C5CC83142BEBCDF51401BE219600A5193D73A56182B167C29B23AD3209FAF5770527BB09474EFA17873630D53CDA4C32023745DFBD3BB8295FFD4C2CC1C000700398C78D07C07200603A43B486FF04FFF861DC5B4781F0FF3F34DBE1A01F007D8061CE0413CC30061F0425F6D83C3041C0BC0A379A9FB8701AC4066B310EDE00C0639953F2508C3C41B42C830E82390B560F8D91E83FC00",
	mem_init2 => "C2104193FF5AF89FFA00F218809420FD0006C0113FAC3EFB9B6073B6CFDF4C218FB344183D830C063CD800D39F24FBE2031EF38894E0ECF3BB7DEA6D153717F70647349D86C83F5C7C7F9CC24129DC8038F3CE7F30630F8CCE333DB977E7A3F3520305AB748DF606D41E759208CE01FFD8AAF012DD703BFDCA41E10C08887F47E7FEFEFE7E783FFC8018060003A003C381F8D7FFFFFC1FFE001F06800134009FE17FFFFFFFFFAFFD801E00304002001BCCDFE77FE01200000701400FEF85205EFBCCFC02F380078ECE7E5860018F881FF9EC3E23C1E073FC180C84FE7F01E1FBFC0E1C58FEFE7FFFCCF9FC1F030181807F801867D8C19B0F1B06F848FF2D3C3C",
	mem_init1 => "61E0B380207F1F0F9C1FC7C0E0604F1FC5CFEFE04BF7621F1070F3E27FFB83C3BE27CFF00C0F1E708F788F7F8F78473C2FE6F8F23E46E147C709F18C003817C4073A879F27C3838FA08843FF3DF9EF863BE9FBC79FFB89200FC66FEDCE1E179D80C794399094CF16B7FD9F80C1BC0008F3364006067DF7FDC03F9FB9C07FCE0CE1BB00418C3CEFFFC9AFCC86CC33ED1C60D88081045E07CBEFC87E8E20003FDFB932F42147B0F13EF1F7EF81D9B787D1DFC0D818E0CE1E1D00328FE141C7A7E7FFFF70047C58B11FC3CBF374F09CFFE5F6DD0C4DBE5036121985FFD1603ECE683A47E31CF5980383D8DCBD9C9D02B39F45FFE784B399A1E3376EF3F8921BD39B",
	mem_init0 => "658BF14350E122FFB1E3E7ECC4853A4E8D037CFB0F61F84F8C3D9DFC672FF85B8BD63E5FE6D634258B1F1D060A6406D6427903907F037CB981F0A0A9CC84044DADE91FC409FA780BCCECC11C06019CFA310F87E6F47F777C7B78C67607478257FDB7B3F2E005B602F71B78810638F87F8320736E76C4E0C03B5F1CCBBA46A7BDEBA7B02F4C6B62EA936ECBE5682289AEBA28D02B51F773B8DCD103403D38DC1720CF507C896526447D480C5490933B004A83A532A87A5B8B2688135A2B0D007104D30D0B689A4FC2507B38DD8A077C8590028FC4E041250597FDD822EAB33957637381F8250F8C7B88C31F6B0C1E9567BD2010AC7F4E384591BF363AC5CD00F4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y43_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4BBF8FE1EF6D7CF870C163BD2E10D21EA31E29D55FD32027E5310E61C1A1432520C12A583E83C7E815170358986CA9C25CBFC699AD5F6E52413B4A332B70253A05D3A33D04C4A4BFFD42BD333EBD96B309CA57FA58B989B7706D6B3F23E266CDDA0DBC128AB6395A999E649D673495D7738C226B8AE2B7536B1C1EE1FD311B4D61F1C38E83EB54FFF293ADFFBCB45B4F85CC3A83FC4E128B356209189B40A4DCB923F950203EF006D5C1698FABC27F508FA17A7652F0CA2FCA2F4BF0965915902FFC04EA5C0EF1FAE7CF160A3E9A5F3FCD2B402B87CB39FE4C9B714727767E389FEA293BACDA62E0037F92EDBDCB3159A4FD27D37F5CFC5443E8BE2B953014E3",
	mem_init2 => "237CEF27368175482B7474F79D04153CB914503E679B614A910F57374FE621D56C0A4C5EF36AD4F9BD29FC63D65DF7DF28028F74304CB468107FA1B538F908C53091BA04ACB7F702FDF12EE1580FB9B1F24337B9667AD9D7A1D5F62D52C22EDF0E5882F83B642E5E5B47A4C837DC02C54EE9D3964F16AE9D0B382E003784FC50E0AC2F9018D3AA202B238045A5727E639D8ADC638669AC2670C00B435A1B2078B6117F0E17FF9A2682929875E42324EF987EBC81DFEB36EB4D748DB25E33ADDA5A5CCB8705B71FDFF4AC19A8B7E0FD463395A9962E20FE731CF837F164DD26F7220822D28A805518A3DB72C9180C9BBF89BE44782D9B56FF81A33F8B79415D13",
	mem_init1 => "ABA7F41C1161C805EBC536DFC2DE9549C8B3ECEE20894FA67B00ADABC2E4A7AB2349790AC5D23C6A30E19659F69E1BADF7B1B3B3223EF23A95A79D1BF0FE52D8CCD91BCD86414361F7C4A66BA80522F8BFA73CF04305D864D9C912C9CB1F8F7C28081EC1D5C34E4C1F9FB9E9D6851503E64670740D205BFA13D5150C11B2441BCCBE9628E68B8777048404E20143BF98D4F84223BC1BDB8F1E9CE93209BF358DEC276539BCECEB7CBC7192C077B83A991DFC64F22027966E0D4CCEB1C07E9F5AB4740A52BF637D127566B6BB7FE8EEF2DBD56CFDB67F997BB04E586D539CEA9B4C5F330C207DD4F9E1F07381883AC5EA919DB1380F2D498A9F9AF2BA883BC8F1",
	mem_init0 => "8C789C382CD4DFB1092C28BC8CF022592A7413CE20E80A5E27123005FDA00480D3E4D17D9ED6DDD3C421EDB53D470A1E5E286031789D3C7A00A06B6B4F4C6D47797FC3CBC72F6448757EDBDC71C70111EE25B7337C2A5C901ABEF3DD20310CF37EBDDC16E5097071CEF4167F5C0BF5F7E14F2B94F0CB8A3F90F1A07174602AD177361BBAFC834EA4D008E13D0390E31C8260952691B6083B8D854A16F712019FBFEC2FF0AE3FD658A738E601393F57FD44F91C19732268297A467CB167D7AC7EBBF4A346EFFE4F963105D2A4E0CC07E6D4B1461C21F704758CE6417B4999D637CD00BD98D38294B00282A6339DB2B5594B834787638698E5DC8C01F2302C0368",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y41_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B79EDD1A6C32A2E065F401CB119AC3DDFDC74203415F17FCFE3DCD7C0AC2706079CBB365DFCA000747CA73F43EFED823C91D8119A20FE88FCEEFBE1B2476A63221A9F5B09F89B75C79C706203AE5D6B606A383726C83EA851A2019EE3B184FC4EC9E0146D9034D5699CD17B22822E61EFD3DBB5CBDEB15A39A1EECA1EB33C346851146CD36E87BB4D8CA1F528DF47875A1C5A67BFF207A759EEEC4E29BA85DB1DC6A1906EB7FD25C1578FAAB80ADF1606091B784B76F927756C3C842E4332AC6C242E9435665AB66AE2FCD66CFD38A49C354475760B09705CF54AB319E17A6CD6E4E527F2A674E90F983C26BFCE7F3C4BE0972A1561B1DDF6B599AFF67D96D8E",
	mem_init2 => "82ACD1EDBF1B4B2CB51FE50BFF1A70D2F3F647F231FFAF13AA0DDC26011E88F1A288DC65E5E0C7957B32B7D4E685EFB3C613E6F4E26D0DDDFA5E4B67880733EB65B05DCC61B3D9E5D36A76840732C213E5869696369CA56C29C45CD5B7002D7F0E5D2D63400F0B7AEA5145C0C8D9282BA1F58EFF03438C368E39404DED61E913C0E8FAAF8EAE20636ADCC1D8E77A6E408E30E97CD051AEF1FD11955BBB6C850F76456B5BC5C8C132ABE276E69BAEC41AC80BE612E3D505211E2057A02B48CB670BD7198143A69F3EFCB0873288A3F3BE37B3E6C6ABC341852E42E1A67D62A2AEC8FAB41AF68BC2E053FC1C988F35358541EEAF30AE42B489F00105F8F2CC4920",
	mem_init1 => "A16E7CA37E7C843F62C135A84BCBB01DB8E7C58F0619C2910FF3D7CF39F4BE0CA01AF43889C61C5E3A7FE99272BC755C4BADF05E4A472616EE490D1FF33CFFD59AE3FB423E0594FAA660E4DDB79183DD0184550EC452AE8E05AA02A3F90E5D785C6DAD1FE0C07781C38F6CE03071FC1D00607BA790873BF3AB16734BBB044282E8658D8B853C99E611D7BBBAE6B4900BC7F2B20843CFBBDBBB527CA3CC6F72B74D2F1D82DB5C669FDE0667268FB9CF28802380E37F1579FB2FABA2B56157D323888E359913A04C101A9FC18CCD33243CDDD1C7E91A181BD9F1DBCE36FFCBD51498B730040D8F89D9945DD3DCDC5B43E6E2B28A8539001D6806ACC62F84A539B0",
	mem_init0 => "C720510CEA4F1CE8E96CB9C1FC345A3CE059BEFE5A79BA71E2C75D002A9F8A0CE19D4F8775E648B1656740EC90BC3021722C93C980C9BBC64900D6C83EA0038B317F10EBE5191B75BB831227D206D43470EF7C76F8B89BD0C6AA2796FBA41E95A2D9D00BAF964C0EC61D331D4605794E52E9A010679030A8425939A7A0C1DB8919A9E60ECA01F664AAE6F8EE978BED7EEB73DF5DCBABF2A0620C0C5BBDA75496678D9DA0AC2C98FCF31003A47BC0C0C3F86006C07E03FE787F1FEFF0FFE6007F00020FFC02C23FFF076FC05FEBE180FF8000183F80BF7FFFFF9BF897FC405026C40000C0007F9B37FDFF19008599FE01FC1E30A0EE1A670688FF4006010088C8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y29_N24
\aud_mono_1~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~84_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ 
-- & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a315~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a283~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a267~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a299~portadataout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a299~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a267~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a315~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a283~portadataout\,
	combout => \aud_mono_1~84_combout\);

-- Location: LABCELL_X40_Y15_N36
\aud_mono_1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~105_combout\ = ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ((\aud_mono_1~83_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (\aud_mono_1~84_combout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono_1~79_combout\ & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4)))))) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- (((\aud_mono_1~83_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w11_n2_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100001010000000000000101010111011000010101111111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \ALT_INV_aud_mono_1~79_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w11_n2_mux_dataout~0_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \ALT_INV_aud_mono_1~83_combout\,
	datag => \ALT_INV_aud_mono_1~84_combout\,
	combout => \aud_mono_1~105_combout\);

-- Location: FF_X40_Y15_N37
\aud_mono_1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono_1~105_combout\,
	sclr => \process_0~0_combout\,
	ena => \aud_mono_1[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono_1(11));

-- Location: LABCELL_X36_Y17_N39
\sound1|da_data_out[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|da_data_out[11]~feeder_combout\ = aud_mono_1(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_aud_mono_1(11),
	combout => \sound1|da_data_out[11]~feeder_combout\);

-- Location: FF_X36_Y17_N41
\sound1|da_data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound1|da_data_out[11]~feeder_combout\,
	ena => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|da_data_out\(11));

-- Location: LABCELL_X36_Y17_N48
\sound1|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|Mux0~3_combout\ = ( \sound1|da_data_out\(15) & ( \sound1|da_data_out\(11) & ( ((!\sound1|data_index\(2) & ((\sound1|da_data_out\(25)))) # (\sound1|data_index\(2) & (\sound1|da_data_out\(13)))) # (\sound1|data_index[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\sound1|da_data_out\(15) & ( \sound1|da_data_out\(11) & ( (!\sound1|data_index[1]~DUPLICATE_q\ & ((!\sound1|data_index\(2) & ((\sound1|da_data_out\(25)))) # (\sound1|data_index\(2) & (\sound1|da_data_out\(13))))) # (\sound1|data_index[1]~DUPLICATE_q\ & 
-- (!\sound1|data_index\(2))) ) ) ) # ( \sound1|da_data_out\(15) & ( !\sound1|da_data_out\(11) & ( (!\sound1|data_index[1]~DUPLICATE_q\ & ((!\sound1|data_index\(2) & ((\sound1|da_data_out\(25)))) # (\sound1|data_index\(2) & (\sound1|da_data_out\(13))))) # 
-- (\sound1|data_index[1]~DUPLICATE_q\ & (\sound1|data_index\(2))) ) ) ) # ( !\sound1|da_data_out\(15) & ( !\sound1|da_data_out\(11) & ( (!\sound1|data_index[1]~DUPLICATE_q\ & ((!\sound1|data_index\(2) & ((\sound1|da_data_out\(25)))) # 
-- (\sound1|data_index\(2) & (\sound1|da_data_out\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound1|ALT_INV_data_index[1]~DUPLICATE_q\,
	datab => \sound1|ALT_INV_data_index\(2),
	datac => \sound1|ALT_INV_da_data_out\(13),
	datad => \sound1|ALT_INV_da_data_out\(25),
	datae => \sound1|ALT_INV_da_data_out\(15),
	dataf => \sound1|ALT_INV_da_data_out\(11),
	combout => \sound1|Mux0~3_combout\);

-- Location: M10K_X14_Y37_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3574475C5DB08325166253CA71DD58E9D7603AECCEF27E3F3F63CDDCBD75B83E68EE44078BCF1FE4B4F4264EF66AD56EA154A3CEEE22282D96C5D99DAB5CD340CEC97F28428439466187A47C55EEFB6DBEBDA53F5E9E37B328231AA760CA72FFEF540C8D7E8162EB713620AEB1895B79B621C71935821D1C1954B75DA9238945C9016862BC4AA5961C67CBF8A2090A6DC62BDBB9115A5E4EB93BAD7B20694425D37FAC09A6ADB6E2501265545CF519271A528A347763AC3721BA134ECFEF3271C258231EA3E8931B2756098AA63C98BFC4173BC3A39B367388F546CD3A27D4BEEAC4A1303D26FBADF8D356819BF5F94E85D4EB38B82B1ECC6D3C38742AECC967",
	mem_init2 => "6C8A6F183E87CE8F9E59443A7CD69421CD7A9B7B76BDEFFAEC8122E16CCC977B8FD8E2E692695C403F35B6F9B6017966AF057F52E09D321FE3CB5CC5FA769DAFDE14133174AE28BADCE704522174784D0A25FECF20352765F7746B653A2C424B445DA672475577F40762AA042A5E82EA8EDE7549A2EF238CE93D098683379012738EF01B612841E5C9DD85FDB7A8AF3C4F56F210904B2910AC7B537C1732FDD8FB17EC3D7B30825FC67BC5133CDA8513344974055DF345AD63BA184FD5328470846D6C66C1EC9AB82579BCF4A2F27F814F568E37D094085E84A98D4E5685889FED0E74E57FE4B565C4CFD01529F5D23F524C5CD90A0F0A00795FA215D63B0D26",
	mem_init1 => "71478D576365877B05CC4C7269C6D61C3A05679E764A12AE2A22147B1E150FF9E4A08F7295EDBA4426BBCB0C8CFDDAAC174FAF6A35EF5D9DCB0CFE67CAABBD3395F773622EFF5E9D326EB83B360353C57B901912B3D254092ABB46A982E77DE7A57D78673741070353D4FBEAD512B0007C1E041F1278FAB468609F317841815E04792CE0CCD8CBF9F60BAA63C16CF3E598183A1132FF05A39122C7812B3344F652F5FA1AE0C933085B5269F20FE1766A94B1A84F09DBFFE74EB1F3B71EDEB35C5D9EA77D77CAA5D47C13E78BA90ED73A74195FC71E966E1C931A2A83626ED51BD0B8E783AE8A5BF67C43AE28B6A5F0B0C767A5087625C11108CF9B1D9970BB27",
	mem_init0 => "553F24BCF2CE98E61F92B12C6C8B659833112E17D3C303EA9E86ECDBB5A5993E8E067F6FA4AEED744BE03B81F76D17AEA6F6E4A7BC780950C085A4046F85E029220E7918658804226A61720AA1486C06F63EF710E3848E57991D338D68B3EB50EA4D18760F824F0D19924448D575DDF26A16B1D11C4126A22E4B40CDA589BE4F8ACCC3C5F1D635AE3C3D4093FB296F14B22DA2C6C318192F882383D15F7AEA680443C2B4FE474D282CE1E9236FA9104208FA8E6D63E51068B61A3BCE295A7368759DE3832A8F0834F7D7B7CFEE5873850DB90A4355702B4E3D0BBA62564C3075223722CBA2022DADD99A196293D917483559ECF1BFF7D6696421FF41E41AB9D5",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y43_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9ED979BD4A58E643002A16C6AA4510DB6324643923F2CFA4DAEAEA79EF69630B4B1D7F0B89E5D22E86A45B45010134925FD33245F7D3EF78DFB30D306A6D37BED9DFE36F408CAF0395533FEC8B33D5D8ED4A0D1CD21589DD6C597DE0F3255F7AA2C64B84384DCF8B63E7479BE030E4427EA50305678BB3AFC5770412715A9E525C3ECD1193F35D9845B36EF91EB2697F2E3B91CF89BE124DF8D21D3F71891A7B6BBB6FF9BCB5F7B6A2634623FC21287086928383AB3EE32130C4F557D18BF0E4314C192134A302C2DC5649961980300D7D74B9EB984F85B868F61DA51138E06508E2C1B1BEC7EC612FDB72A70DE14D712C4CC66EF07064E34FBC0F540D87267D",
	mem_init2 => "4C78A1338EEAC181C290A3D42D3CE82C116BE5CFE95B6EE885B4FC12109E1FFF65DD2C9739FD151B05162621CBB887E1EAB5D8BB3EAB031480BA4D2FB4607EF278BB10E7284550179CA6342D33E009987A5981DE3ADBE5C746486BBF45E20584803D710D1F286108B16D1120F9E918E74A90678966EAB682A8627D035452CF1535AFAFD4840E326010F2EA3DF80B41966E423F6C6D61343D2175B209415BC3A107DEE7FA4F787B0663605798C3D1ECAC23E455B3F8BED55A3C4EF1FD9E5D168066CB345F8520F5D9936F5636EE17C1292D9BDE556E2101BAB5A41F9335F62035F5B00E6824F1CD099BE7EC8C071292FF1F4A92033C5BCDA2F28F21B157FF4C1A",
	mem_init1 => "BF8E25E0F76ECEA243D6B1E01767DE5522E236BD37F054A231AD387EE037657DB691A1D7E74EAD1D8E7500B74AC58D3856D51EBA7D64A73F146091FF9029B2C90EC24B162410618FF512DCB363A5CED57145CD25524897DEEB22DF389365948B03E88404424088666D639ED1BBB0D071448644135662E90B24E50DB93E7B7DA2030C7269A45566CEA1FC3892F8BDC1ED24D88DA1A535C761D8A76C40F26AC09D4D7B778B16DF1BA64C9A30971B3E5348B41561B069FC283EFE948E24B2C066474AB413AFE5385484AC61171CFD8A0DD132CCFA2C28C099F8DCA524221428B25BC9EEAEE3DDF6E0A1FD49699A2DA6559E2E9CF954DEF69C92C7CC8EFEE5087B02",
	mem_init0 => "6C6961F82C7644E0E5C134ACAEF83FE0898136D7F14A262E8B3381A348429D1EFE8E2829BE69A47D69717086939BA28BF4DB16D93F3A6B9785788E8E5E86A0908DF895149CB87AC67A9CC51B27EFD6B9EA7F054EDC3D74246B30F5E4FF9441706BB8F52A61C60BD72B3B61FB065AEDBA35092CCEFD605BDC815B62F9A153EF99EAB88E08BACD95E77486BACD45717FE8BB99322BF9A99B011C07DE8E55200245EF57EA4BBA53D8F69CE34D8DF09658B14CD664C74B83913386C8D6C926235E7550E45D2AB50467E54636C16799FC9EDDDC51754579C902B3D98A7ABA073BB5FA27295CC0E1B28DFA4B0D32F38AC643494EBFB3C0B1C8D9C82314D7CC44770647",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y47_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007D957A5C65A12813847A2ACBBA8C64FC43AEE1D1AD60894ED0F7EDA62E7BBB3D870BDA5D49A7DA5D340F30211D2113F04B35C589AC91F8BFC9D2ADEF933AC0F3D27F1746659CA166F1151E732B1578E3DE175023AD0F1DB0594EC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y39_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8BB11ECB4B362D1685F74957D2DBE8880A84E4AA61EE3ABC5B984496BF6C3E1625258B5CF22FA794B5F4B96F4091495EAE3DE05AD2A025E82885DDCD868D67BE612AC2ABE579A9326A37DD5ACB57880AEA6DC5C9DF506F588879A1DEE1C44041CCFF7FB2AE4DCF77F6C36E6067810858E26887563646FE9B13956F5637F002CBB3F91910CB183933AE7E083931B1149B8BAC0BA0B44AC777DA878AE0C36D36328E02DE084ECDFA0B27BA549FB93F2A434591F05D66693498FFD9D7ECF31F44D702F4F672289D1FA2A6AE976258FC336CB44D7C27595EE24FFEDBF765FB7C2A0F9FA5028EAB0AAC5336DF28E93A20FBAEA4EE7F24ADFF8ED93E7D22247880E788",
	mem_init2 => "8347828A4845D18B5E2F2D9B6B60AE543F96569F4A0022AED58640130FCA317825AA0FC9239C2CF36B02AEF481E1798D4E0538589ECA0385A30F541AA638939DCD3F9291BFFBC427B85612BD1F4F4C72FCEC72BC6908968E07B5264A73999C4ADA262157E24D1DE88F0CABFD8DC5CF3380B8BA66C38F31861CF7A9990EE1B6A8247C27D8A3E9505814B60D1CA3B003606290617F6C6C15B638E7DC9BC1623B4803112C2A4A81301FFCDE333F2AA3EC3748C0B250EAADD2114C8E6F2A1BBB6C108B59F9B0293B3CA258CDA6F7ED91FFD7556B18E2E93A95DEC7CD176DCB86AF00243625F74759CC4A55A3C940EAE9BE4501A6D0F84AAF034B515E654EC86C5426",
	mem_init1 => "3196A3BC570B468557855D32A6E3D15553AC72D5F6238133A4F6623D26785A7D80CA348AA44ED71A4A6B168419C1D64CCE1EB02E2B61C04A213EFB223FFD6F4085906D3615356C4D3F23DE827FBAF3593CE1FE638A429972E852538DB069EC6C39E7DF57A36B0D5FA843F2520B1CDABF83BB1566150CF40671C18D492D7E97384C2039CD13274F76557D345B672F0A1FB95D57BFAC7CCB7BB9D079ECCAB831BD34F0FEC222F62980EC1BF8BA47E057B773B627250F5DB9286C2277C1781A237B046C208DE9CCD089899E6A343EA34A763C22FD6C8805302203E6C76891FF56C404C441872FA8DF26867F3757A716AA467600787380AC3ABB1DDFAFB941099A6E",
	mem_init0 => "196F925538D3DE0183E99EF8E38ED3938217A8DF850EB34895C455A9B3151B1C94293626A6436EF802379C3798FA52B215D96771B4EB35B989783D59FA187A9712FF5D8B3EE11E285E3F03DC210F85010304016FBD6E2A16D2CC4BE335751DBA720E92226B32F335BDEAF1C1EF4EC4E4E0F676113737E137412A1964D7060095277BB72D0E2A9F125D00780C877DAF8DD54351AD6F80C457486E2B3382A4517F7E9871E70814E0BE5A863718FAE51880620772259DC980B40CE0081872A5791FABC6DC56B2D0013850D122FE2AD0110B20ED4634132DA10F6B9A57A1D02F066C009A09513DF38B6C39E0AD0858C47EBE2B5CE2F20EECC6E225E19E6DF8C57AE8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y39_N30
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w1_n2_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w1_n2_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a369~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a337~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a321~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a353~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a353~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a321~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a369~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a337~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w1_n2_mux_dataout~0_combout\);

-- Location: M10K_X41_Y37_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "367068D54262FAA74BACC9DF5E59652233AA5C33D7F1FA07D1146C3E2C36A5DC63B041F3A569D02F3484719D3E0CF045E31D8618AD0EA178E496BF973B971FB8E51A9ADF2CB6305BC52546B4C0F9A49995EC33D3447C9B61592BAB9587A178C050FC95606D821468B0AB7816D8D90DB9D3B497B9649A33C795F24ED51E74AC35370535A29F53BD85C23755456F3822A13EE64DB6C27BF55021539DB794D0ACDBBA2F22FB5AD393D3ECBCE6776925907E1F03977D52E4C1F410ECC8414C99EB975313C674DF71C5EB686D7ABCCD1E1563E890F005AF7458E4BF5122D077932698E6275D72743C4D7320F6681220C02D4AF189DA20FEB03931DA925B86F1C68007",
	mem_init2 => "91A48FDBF157C9AB8BF2660F089370D39EC8E87FDF8437260FDB07F846728F7FDA33A8A1EE291AE3C103FB3014C96A50AC4E1F837D26656B7802DA94B9338FB4F1820A63E235D89230F2EDFBE8D865D51293848907A300041EB521EE239322109EF56A4F6BE3032DCB5D650BE01B0657DCE22F3973C4B359E00D508F6161C0177083BF5784F8B755EA03AE182CE41E351FE75AC9BEFD5BEC32604B6D3D638A2E2B5BF128443A482BCC485F051F26D6005E1AC36E7FBD51BFBBFFA942BD35ADB99AA3BE9B4873FC8BC853F04CC5144D31202D0CE9574F0CE984652FB56A6A63BF10F2D3F79543800FFE08E8CBA0885874A47EB0FC9EC988F37BFEFB27C190FBB3",
	mem_init1 => "12902CC0F3A47161495063AD1D069804CD375B451BC0DE44B2102BBAAA9E947F50078FB7C20F23B07F1D1326AF4A54D58FBEDBD4DABBF10D5525C14C085126483E953031EE7B95FD39219FA019C664A75C4FF277D1F5FAE6CA593684C79DF11D86936CA68A7792424132005821B5C7566DA36B7D7ABCDFE187DC3027A99091E04FD63A7FDEF9748769A5DFCCF18FECDAB09AE43252E050352812C8F33F6D3657C942983E0B4B7EEB0D88623B79200FED69C6D04C464B3388CA9927D70928A1826D74BE41AE934CF8F709C8F08D96349384E89D835F082929B7DA35F71E070877EC05022CF05D7568DF193FC380F013BBABED2CE59DC45A019937EB8304043E06",
	mem_init0 => "A6D01ED79C5B4FF702D13D0293D201864F0C2EEB352066C96DACE3DB7AA923A4424380519F7604C8A661C6B8401A7FD8DBC0D6CFBD43571928452F07B17AE85F80603C55F7D0520FEE8DFF58C00D2BB430A1A8C5B81CC58FA2B3F81CCAF4A016F84598D979ECA90B71F22A0442C17DEC00EC5A3AE8FB90FA265AB98CF39F88381E98FEA7322BE701BFDED6D4F516EA9BB7020DF43F0F86E29B51ED9E22FAEE8F2FF5E667EE01456625E84EF66B2F2192038F385B074C20232CBD11B658434C32858616C0783BB5C3C87D4D9C6F40DB5A052148FB9A95603762FF28549365A001C04935E7CC298AFD166D87C5D7B20472B5FD48569D2698FA2013A6AB1DCABE40",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y45_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E05952F604E8817DBCC3A5ECA0A5BEBD29B92D6BCEE1D02405C9E3EFF9555F7BD86C62D51E31C0172BBA8E19EF9ACF56F2D0C9F3DD899324B14E9CAC9491C8B7E0A0F8B2E77EB9D512A919F00DD8BD3F4603ED5C016C22E74F7DB3D29D3A7CD75AF01F37B1DA99D47BA85B4DE695771DA4D31A4AB2C6639FC6802D82590BC81A54B20262EC6E56DC38DF40CCD5832B38A2658957196A757AB4075C79D2A44698B383FE601718ADE24138E86EA7CCA84614DA122B17665F1E5A1A8DFEA1641119E6C25FC745697BB8A48A907EF3EB7A4278B69C53F0AEDB7EBD278B9E2E3278B47529B406AB86B3DBD75780A2EF0DA7BAD9436DBA34138C68427FED113981658E",
	mem_init2 => "FBAE6379B96FAFC05CB9982D24F3F2DAC07ED8D30C6859349E4522E28C81A4303B1CF734FF16C1069B708400A9C9F0707AA15E588228B4B9C0DF2FE7727DAC120C57C00CF097DB69B15CF1FEE87940DB2FE82000F98C24D29E86B72E0EEE3CA51E720F5D7863546AD3F17C5C9591A610E9E3384438D445E0B49128297A6876CEDAA5C3F6B85E88A06B5C9FE2DF18E5DBAAB48205DEB60132DE331FC2C1AC2EB6C98BF9BB4FA16C43EADCA0589968019F0B81C22D4F47B539FC2A72C6298F0EBE2B2E8555E7FE3696920D2F64B2308C220E06F350E4E70FB31AE7D0FAB44F1E213FD11A48857E6542A25C7657B8E172AFF85A80AF57139019343BC64BEF620F0A",
	mem_init1 => "CB62221125B63FB887F431399EA973C7C0F762706B8F3B9D08E590D89C0F5BBC27496C886D29A49884FEF35CB37D133894D23044FC42AF0CA50AB5E4482FB6BF989C2B165F181BFA9B988A18880C94AD424D42C30EB9F8D73979D5F59E3D9ADA0F54F897898070F1C35DCB890F81336BDDFD592305CB574EF9700A637D474F919EB6FE20F797F3DAC47EB781C1CC16D1685DBF906F4ACB9F78DB1E63E3EC8AE54BE7E2F8E1045BD82982D6B528C8D882BD2389CC2E2C0BAE073D09C8EFE7C399A7C1C4B16021B827DC117AECDC53623B738B575122C025C6E601C24B41C2A4376E5A8BEC39BB7888C7D35B4DA01CFDD81B5F721E84804B5FC546BFC860605D4F",
	mem_init0 => "4211FE4A64593C887B3A3E0F596BCA2814CF597A271B9E80B39AC155FBBFEC4BC8D228AE045A1F541AE1F042BD56A90D5F323F201645896B7A1357D228E1A6E26ADE5844E0C4B65B494E950D49EEFAA3362A7FFCF08A76AD7B5D364B447BD668807C773EF93AE7952C9070E21A1CCA6B0ABB61E33FF53F2E61F56F53506D02B85425B84DECBD635D3D225B9A80D0C0AF15239BB5B9B76EABEAB967103521D1A0430A174662EAD806B725E0A0EBB4C0BFDDE0B46E22C75151F441FFE0A10999B667B032B28CC313C6D456990D14DAE5D0F4683A247D6EAF2C7C8CAE77C9755583EC5A5DD0821008F8EC8331C1C5EF0A90DEB2928F67FD8C2B720665FA440EE77E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y38_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "529CAF62999580A5DD56AAD3D9943B1C7EC221A9AF2C936EACD736523EEDA2B0FD1A58DF03DD4A4696D3EE0E41345DDBF136AE173EB74F4E61423FD1B936E47AD28969747C866FB7CD73C5B53A44E202E7461BB947792A9220627BD0E412926B529D0F9FA81E00D877801D125075FBBDB6B047BFCE614562274E03191201A8144020D9C93BE634B3FCB02305B2AFCA588B26D95ADF7064FE6E7E222030D6A06BE1759DEDEF8BBF03BF75BBCF6DCBCE71090758A90A61672399BC07A3163532B11BD4657B14BD261D3C5AB5D3E7B45A8FA0F942EA8F5B387DB75BE49F67504A9D8D78823C08F7607180C32DFA40DED8DA6F42BFE5D3551D3412237485152CC260",
	mem_init2 => "D82F4F930E6A785F8B3F4EF49A0F5F9335F6BA0B32BC066848B2088230F525DDABDA14049E18D1CA29A044C6A8206067C2B6611F362D3D1BADFE5A254E18AF0A40B241E7D310C73F5355B9940DE96D716B27EFB11265A51BE83CFD9380184FF135933E90A69E56D0BF69C8D173C6534E28E2D4C434536138951D8E324BB7A278602B69C9E5FF412FCB28719FB4841D946FF08BD0F4E767D6DAA93B8FD549CDB754A7E0024A46B11C2E137BB48FEA0E250A143AA5C5417AA62BF39E41808784CBB4D95AD59EEFF62DEE64CB191245CE591DA56DA293A25DF7111ED288CB2F2A0059068742BB09DB42BEA17227B83152B2698F7309875BD43DDB3B2E8C0A3EA086",
	mem_init1 => "2E8975B42378EA0B20275C58E072F183D8A8F53B0CF70262404BD803111888D585B510CC92174531334AEA9FC6EA0B5AF457BCD9273217CFCDCC44EE2ABB009A291BD3E6353221D8553A66FF7CDB2370B78B47002C05357D25B8F2E6BE0270652CA352756760BCBD3712727EB738FA2EB489601FECB855BC589481CB2CE431F16766119811E4F72B6E79A6CBCB3640E80831A3F928027BBF14C36630E05F23E2D8CF0850B433013E70A97CDBE9EF18974EEA6276CEB09E9B4D6CA40ADFE626580B7EEACF892FC6883135CD565DEE2EDE0E91FC9B9FD29FCA5BAD20B74FF3A5407ECCDE793997C7C2A5C4778EF6C46E3D45C4F405910C5C088937CAAC9A674218",
	mem_init0 => "4532DCA8A8EC89D44CD67DCDD353D8D652F44C94EEF38F259C53ACB73CFB47F441D5FB4BBCE613C7FA5296A520A4A0DAFF96C64D810FEFF405013C92F5C0A6C061E0F25FF3FC514E0C88CBC1AB868C6345AD31A7CCA425474D562F81B7203B4EFD8AB82773E9DE0F619D0907705BA49563E58AE925B62AD4E3A1337722D0FEB112BC3D8B7130544E2CBE0FDF87EA5013942463DF9FD6F57A2DE0231F48D6688A2DC069E9F3EC3E10E73265EADB2A38BCD7392533C556EDAACADC8E7C916F6CD7F51194CCBD4D47022B3CDD25510820BC2085776D8509BBD4C78C32B6634A4C034B2CBC03500A6CC722F57CC7D602D0FDC392708A5D49737298A9536B14E2B1A6",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y36_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B09012CC308AFE95CA45E47977ECDDC4A28057DA7B4CBA1A080C6247904603B2783032C9E9B5E9A9B170E765672237F7DB04A87710C406DCB77428F39BF36B445456188C16BEFB3CA97D581B75315656E887B5344CA0020A86AB5D315E9F639B27A016752DCA58ECD069A80E556923E3A5DD3015F2E7046CB1AE228B63CD85CFF5A11A3E71D24D611CBEEBC2A8C7712A812B64B125282E8AC855DF6FE48B9B5866749BDD69F1AE2F4F9D1D9590AD7D3E6F9B9933D0E7EA0DAD4BACE1814F2234AD1463FE4C51047C06C2FE1A8B8E0139E939FE32796A449923CE1C519FFB3CDBB49A4042E4A6231817F99681D9C072C391A947AECC4579606F5FD0DFD9DDA7E0",
	mem_init2 => "00742E83C9FE3E6EAAEBD1F4BF0A85663255BB20A0748AF4AE45CF33105EEA17623A91C348C1F40D52DAE8AC972FC31730B02543610CAD09180B51EA3C4DE848F1D94B6B4AF5CF1D5CE1C6A406DE8326A860303D4DB1A68D9136BCC320A50A7905B7CB2298785B0ADAEB12C4AB64A1019403328AAB809D9682115D93781FE066D1C611BB935A40A2DF725230656AE1C81C4942CD8DDBF7CC024CAF9E35BE6E8F23991B6B00F06FE8BDF34C6228766D01824E72FB95B30782644E4D261473B7266B23FFC83C051395233BC23ED4DC85D77DFF12C108BA037409BFFB31F719D6050B8B1AFC22AE9294897F62D442E068EAA205C6C8E5ED10C8298C66268982CB5E",
	mem_init1 => "AC0689100393ACD2B8C29008046AB307EE03124ACA407ABC10DEF88EA8F283764681155F09125AA51980082F5DA30A221176366C6E669457A977CE66DED28BDC428DADF48E5E29B8DF8CF8A1D85F29A7EFF6CDC0E49577FD4C09D088BEED0D228B1227B5C8072BEEC816C0BC91B30530A871056585FCD26508F4BB5ED69684FB3B51720A79ABB6BDCAF72F37D564B70A694DBE01BC71228EEC7F8776EE192C1174CA103BC824B3ECDB7B12D317D7B42C844FE59EEED68F739CAC1EDC49166A5DE1EADF03C0B0CDAE57207DC601E68D8BA237FAE99975BD92959EEF0D014BCC3101867B141BA20A38DF59CF3295084741FF01CD2B5C55C9F7FE712B7DF3C120C8",
	mem_init0 => "FB23E3598D7425FF7FBA9969D6279425DC288AE3DA5A91B44B5830B86CEE8C4A4738BCC64BE3F1E9F0EB4E29AAEA4BF3588ADF6465E957FCB40F02A8CACBA2EAF8EEB8A4DB6A498ACFB081BFA0DC4B756DA340085DA8A2121EB1356D8F190A91F49849351DE7FDD8068207CCA49B1722723B51E79B3829D00C7FD68CE718511F0B7C6CD03BE2669F0BC9C6878643058108BFA7EE3FF414F4C5B7CE02BF09E1F1BB0706B9DC54FB4B3237ACB4DFB13654A8DD59492CABFEAF2D9E33698D002DC2F1E3C69E126507EB0024942D976BE47347E2CDDD3910E7C959E7DCEABD1FD4FC5496453B7761899A548E786AF3BA3051CBE4D6E252283252764A37C4541AC9A4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y38_N30
\aud_mono_1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~7_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\))))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\))))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\ & 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a129~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a161~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a145~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a177~portadataout\,
	combout => \aud_mono_1~7_combout\);

-- Location: M10K_X58_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DB9CB0FA052027AF7DCAD0AD37B2F710E1B77A4FA0A46E5D4CB6DA791638A8991F7CB7512559967A5E2582C58D21AF11FD8134E6FD7E3971522637F76E06E6F2A4BBDEB0A650535FE44EFC5B1625E72029FECB77AEE8B1011062A4D25E748C30829D31F19A42FF4E18EAC7F54477E77A8EB88CA7AD6050DEC4F1089D3F4CB3C004B707EABE74920AC39904C5E462A101702C2C309BE49A9C43124C8878EB9EDCE9B11AE5217400ADAB8EC66B72DF93F4D9AFA146FCC1622A0E14EAC072DFFD8FF8C97282C495D2934D78A479CC6ACD85008BFDCB447502D68780228254BA0C7148C2AB4285116FA757F66884A0E7F012A7F8595E52AA87FC127FD1CD639EBDC3",
	mem_init2 => "BF4344C5AA2BF30E212528E6FEFDDF565B3442D7AD36E73AAAA22736E81973A25A57B59D506488120F57941E6BFF7D257B84501CDFB97F140964C6CA4DD1E82BFB54E688B616979F4E56D2048711ECF538632E688C5F1E6C790B449FF48B3EF2A9008B4FB61C544E0F2AEDEB98425791443B54C84B0F4B6F5B127030F103F7988537F0F089535FF3D9F9C0C1482EC33F72CD2585C51365495308659ECB0D2B32E5148515BDDC67C3E44EB60A8C8826F64D1126173BC4701ADC07956D06F012EDE26E576D29D28B7A6614008C285136351C25E8485AF798CD9AAA9EB7506CE622B041CC6C02D05A21DDA849F090F607D3A9A076E798C036E07E0ABB001CEBAD6F",
	mem_init1 => "E4381C5F1461EEA2BF04FBD33E71411E334A88C55BBF4E07505738BB04AE39564FDB2ADF66DAFF0A48B569FCE11F54D442A5998ECF98642EE9C38F86D9F162DC44BF6E78AFDE3AA5926C99A6D86AA65D28E92FEF1C4AFC34FC225D0C38A74C2C75E950383068A82FA5B34AA3935F2C8992C71AF54B3D9DE5CDCF7EF30E1B048913FAEAE97982912E7421983122A41BF0C2B6BBB8743C0DB9009338B445752C6BD0CFFBE3692E3E0A5AF64D0CCD9559CEBEA007C089704FF2B9856B4CA4137A2DFF0AB514DDCB5D3C8DFA87E04C992FB3B6C1A9A6882ABCD01C7BD5A642E3D4CDE5AA23B752C176BF6E1F9A502BFDB181DBE8CFA774385463C3073C3BD47715F2",
	mem_init0 => "FCAFD277472D017CA0624B507385940146369EC01478FFEB8348D6D1E9E3E8A7D87C3B4AD3A5B6D5E0B62D10907ADDA36FD69403543F748A269CEBDC173470194EFCAC851FB2135CD89D1754AE76A677D56B4F8AC7D1FEDA2C0B7359855A1E1685CBB999D2118ED57CC921572A7F70D10411043B3DAA6854B02A7213506AA1A07B8AB49368D45A23F67F632283386769B3880A3C8DC6470C8A3BDD177B82D89DA972E374AE4D07DC199E0078ED851ABC1575DCFC48DA66FFC4C7C41794CA1310B9F459C94D6406D8D6AB58E3B6DED150A9BEE12FAB39D21023559D736856DB399FF76249774DD2A4D7CC9BD17BC10A16C452C4C96888EE6AF5538272E55EB61A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B4A1AF6B2C78FDE5799D1033CD56325E6BF58C83BD1787E17B19376B23B2E2ACDE378A226504611942A0444221BAA9C0F70115E03716C04C5841D4825DC4D4D1CB809BF1CB4346A2A4553AF92F987EBC2FA2757B907CD45B713D3FD4F0CF7057D3576225085330435AC1324012976808EC9CE4C335A648A1E59839CAA74EBF343CC88EF9ED05952C6D37DB66D0B89AA81C186AF5B4B8C1420A1912B2D70531D23750450277A96CA5FA39157D025E61D32827FD86007BDD460B3EDD8A4702312E946C5D3D5102127421BD725CD8021F643B37E5A16F4179BF2B63932BF87042848FE5306B5E3D35C3510A15DCFC8D75B4AE3C542279C256EAE9B53EFF19CF0A5C",
	mem_init2 => "538234D93F84D54F237B7E548D86E821A83FD9E53945E57A4BB656A330999D488289A5E7EE0072680CC7C733FD2E06F401B425C9E4CAAFE7A271584B21E0DFFF1E42702F7DCCB27E9984230476FF5D3A996CB6E56A2F42A94058EC655A44DC5272566E68E754D3DD3BD5AB5E7FE977342E02CB4454146AC685C90FF7E99DA8F5D0E7215BD531745F2809755B6BDEB4238FF90325C890A608DC8A218EE6B97997E2C0C9311F275087F2A7BB53336DC1CDA87850FAC41EA92388517A52967AB9DE398FC754BC8B1DF1F04DEF799D2FF0097A43BEA9F23FBBDFE418D0CA4AC4C4D69DE81EA22E30C2C345AC30D89C0C3F8066310C28FB61AAA41AC8189919F22F97",
	mem_init1 => "EB3CDDED4C45F6D806599FA785B473F2879D876192F35CA72D583DE79AB621F5BF4ED0EE914DC3405DCD74FFB82FDE907FA9D59A9F19C9021670A108BEDD1A693CD71ABEE5A58381A863B2250709CA8134206464AF8C29A59C9AF6EB14FF53B5A4BE4335C4A09D5CBDFBCA9EE08D6F4E9F999463CDB83FEAA17995A6DB52E20E0FED09EDE6899EA9EE9DF11A0A6B1ABCE6B81DA8E9D4FE33816DF763B680455A23DE582664F686CD2BF185454B001F80BD8601B5A129FFDC0C13B7DB9E77E7AFD74A7EEB55FFA29C4E93B20EE8C9EF8B45769F2E058F92DB69022E397E1C09194BADE9C6CAD6A55DA83A830B08382D0B9899B09EC15C7915F0F9038515F254F1",
	mem_init0 => "F8B1D65CB8D3CDA18A126504D4707C70BB2CD7182A922D9F9B65DEE8A0EAD96896D3F84D4E4839FE0FAA3DE96061CF80F233AA796BC76DABB53132739E6B467428996E3C19FCC3F6588DAE064E4EA088FA411EBFF3C31B7F618FDAF185B43B283E7A21C6B97715630385397C729539F80B1F93C3952B3B4E6A6556BE25EA4F7CF2003879410E21354202BD7EC50985402EE8F4CFF70E386097EE095A21F5AC186D28FD70AD00ED0F7D689C9EE0066116D47FD276BBCF5A2611EC3E0E1D5D4ACB704700C396D74FAB144E244989D14124978F1964D3AABD927ACA79E66D72AF8B3A0D24D0C267FDEF16B281B4A6EDDCD34A3E3B9EBD7185DE9A1AC50A32E747F2",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A8E22F8CB1AF624895A64359593EF1640290DE01E281E5F7620E5C3A0BBB4E92CCE08E2E3D8B0EC0528B9110D36F5BDFA7506C913DE655B2F0F1E45F734E46C6FA23EC59D3E2238C419609088CCFAEC722E6A6546D578D5D6C309C0EB8D44053E637AB0ACB517B88E12197C8D5CFA362D1A47802EF6E2ADD635C094679233E539057246365F6888AAE1BA41733783EA407A3AABD5401A28D01A074E22034CCDEA85F62FFAA08B958D9623B31C8B682134FB8190ECA4F904E56E0BBE5A6D1010AB00B9E3FC3DEE85E05D0A099701CCD653421020A7FD2C518EF5FB6946A783B7376B9C46E045EB3D266E380ED40A9CB2573BF64013356E1615ADAF5E77A0786A2",
	mem_init2 => "8209B9EC09A9667E74B3382BD16A3B13C90CE763E0B70A2230B9B4D74076C39A657B37776CED1896B4C14ECF67B9BA31D110AB9F5FB918CC82E9BA825E06102A443BF0ECA3459A0FF4B77D1B1273768D87D222504F75BF37C60B2B9FFC46E27828CA260D8454CCFB2060E8FC9F1952A9516C3E8E00CE2CCE0660B0DF0FC045CD5DB02462DEB8C186E3C5CECC32C2B3DC3700FC02832B618058FF249D7CEBD1E5F8031245B3CE5960C5A931A3B3674DBD59EDCB77E1EC2FAFAA3632A7972DEAC0FACBE98D93F1E337CA4FD3C234E0892D4F8AD84C5F66480673F78D5E5A76185D0C370A86D3B0C3D05A1D6EB3181E3BD15438CAD73EC57D491688A52DEC0240CB",
	mem_init1 => "4D06ACCA7F66E5B1702F45C1B3E16C62CDCC65ED2E09025809A54C22CB307F38693DD8440167723A18CB18A63EA3025442FCD7CBA47D14536D1FE1293EDD2CB9C227FD860AE2C3534C8F74811C1AF01F688BBA4BD8AE0B04E3E9FCAC7AA0CB0B9BF1D722CC6D567FD69C4F03F67EFB9AF8CEA96824F10280C3E2F0E4A5FB93395EF108CD75A26DFA73EA804EAFCF49FCD17F3F609FDCE142A9310BB8DBBB2DECCC2C27BC1AD11AE263AA4D81F746C08421FFD6967EFF4AC7464ED5E0C493533C9AEF9381EFEC4E9DAF49CC235053AEB6EA5CD59C58D179BF8841C157FCBF3B299B1BF72E17A6CC0D4D6C9BB27A43B16A42E91B0312E920F6198D1DF91ED21EA0",
	mem_init0 => "E595882822D2BC66EF2BDAC1488BBE641DB7FC4C2B29E2D1BA75A78ACC980BFB7B4CA01760C274820A67ACE6AD2DBE7032B0EF85F71CBB4E2130E5FB4C18F70FF4D8089099D217E28CB4ADD59B33B282939ECCE5FBE910EFDBA89966D57F77EC0020599D2FF9F436F1B53CA903EE1067625E8F07D099BBD8E4AA61A6451C4DE01D91EFD0ED843F6BD5DCD4829ECA99A3EC7E7521A603BEAA31A766B84B309B0C18ECBB4B70A8C136A69390F293886CBCC297F7020D50BC9F2D8FDABEA3A9D2EFA436046ECF4D9943C0E88D6B661D469E8048736EB61A08E4BC086DA8E305E07D941EE2044B3A55EE860F5C4DE148166CB004143E6B5C64BED1881379043C734E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "25E301569AA2F7688D70B41029EAE66906B3F5232CCD62290E76CA5B05C914184B3BAED26804787734E67F225587556985139BBF7BEE599D9F4FFDAC8DF1AA2DFDC390C8DDBDD206293FEE3465DA844D7E01FE66592843003F1EE17140BEF0465BB72A9D7680CBB0444D277C55208082A2040142800101110000008010020422201010000A0104A01000401A050004032011008441043000028080804040000A0809000000800800A4936DBA85883A69F74C3CAEA701B549664DADA52A2308D65CF96905C4E337BB921C5E3D4B7F3F513B4F5746FE25A0B38DD8A99CDDB07CA1FD86626C62CBBA138E7849C96CD1DB4A9849CAD57CA687CA82F4674EB1F81D27",
	mem_init2 => "8F35AFD3B1FF053BAB7D5FAA41A7106295734992F3E70F90A8D60B588BADF6E1A9505F1C2B726A9FBF4C209DFF98AD565A543EA9DF5584DEE458F2435AD2B1AA15C04A9CF8DD2571A04F16AE020DDDB54AF2D496D659A431DC8AE790576C6FC2DAEF213C218199CB2D671A4736566E6A80E2A8CFE844B4DCB2755E27FD461639387D168519F92EE0F1B1114E76AFB39E106BB83E02747F13F113F98888331E301AB1F48705F3A7BC80782E65D20A850CF110BAA2A8EDA0BE2CEB8D227E86F3EB212B02D545A6C1485347F0B3C91813A5564CC2D2C9D0ED140259C1B1240102551E548CEB0F0E3B3876BED7C2F06C0A2C59E8A98C1FDEDB70E086CF8E39A64FCE",
	mem_init1 => "3738BAB1D5EE56328C78CCFB94B4B83F7832C59AFC323A8D2BCA0269BAFF7764F4195FD1AAE8702674B5950D4C2FBD3AEA772B161BE3001EE23B7CE72F8623CF7BF221DFC4C79F2ABD6886CA43B3B1229E7EA829E4C56D1ABB2F1026A3FDE524EC2F51CE15703592FC2751587C23240AEAA62382BACD4CB9492CD0ABBF9156EFC15DD526168F6B3423D1E6C47641DD72D370192B2B872DE80B7813985618BB2343891D14FCB8B4335462EDE2F9A4128B96029C97BCFB2FD896B478247CD5C126546A46617EA5E17EB3083A32E6281761B47D7822507F417CEF31EBE584D05E5E7359D32088FE4E3D2446D7A9E402F85323EA0CED7BBFA9FF74B20C2388A732FF",
	mem_init0 => "2CFC17F274D5B17654F3B7C4DD97B9771A9C18F65487E203E4DCB371495A8E200698689ED9F357ED8B73DEF14451E72F9B9D496F3D22E7376AAF32D9301014D92B6B96AA3979C0AC7AA90FF131064DFE6019F1B57195C6FD4323B31EF4E3B2D1B601968EAB947736A73A3955C47A69A053BBD161819361887F8149ABCCA44D3CC34C5AFD6F161860C5640D29A18372975E529826485B939EAB61EF20995EA782DF71622D26C3E6548C09CD5FF27C89ED2C0E2882E6E6D44F3350282179B05598C1F32E95CA4304E292BE122389F0F0A9788929EC7D2B45D6F7FF69C6AC4A9D2DCC637B95B7A373C45C34DCAC0BB2636321C13339A7387E4D858998BDA500B974",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y21_N18
\aud_mono_1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~8_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\)))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a193~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a241~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a225~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a209~portadataout\,
	combout => \aud_mono_1~8_combout\);

-- Location: M10K_X41_Y36_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "90A53E0345D7C1B54959FE475CC8FB36EAFF4B9978AAA46D294B7249540112B2DFAF2ED72FE5A0A74EE910CEB38FF9A5F0552048A64CAE9A169D110DDB758F1DF039A6F12E66F2BA19FAEEEED425A9CFA897C571080E11AE3F3831854E62AA60FDF83D2C06FE821E7CD2CD004FBBF8701AF4B34DF1BED0D2A9FB1766FCF7A95127F7C92448F67DC3637B7DD24658CE15CC85F6E108F15268ADBA38F45C41D253CD75AF60BACD625838F5D741E21831634777DE93294BDF7815D3C9A0E5E0D8654272A075C4B2DAD6F1BDD720C84393F63DAB13EB8E7F57CB27961526772C68CB6F8D902BC7D24D6CFAC2D54090F826599E82A77826AD1D941D15437CB531E639",
	mem_init2 => "C72BB44965FCE6019B75173C4B583D30919FD3F35A71660426FAE62AF5F7654A862A204C6399DF3E74B729ACA9C24B890D5ABFB72CB163CC74285ABAC8FFE2E0D64FC48D5943EA3B217A5755B09588934D24BFA593B6FC3D1C78ECFD7A6AFDE5400A8A21B97CE4E99BB2099D00F0428A823AE5C13440958CE0B58C0F3B8DA5BCF80F5F1EAC0BE1BBD8DF41A06A9F595EE06C7D348E35C869AF6F8AFE61360F2FA3F4DE5BE9C8C64714D05A4367F9BB5094121D782D243E4DFFC7CBD5AC0599403E850660F72C8F763C225DE4863342FE11720CCAAEE207E7DD5E6EED097C30B2BAE2E4280AE26614605A95533957094FCEECE65B841CC63B6F378FAA785FD118",
	mem_init1 => "A08D3F19AAA51FFAC37E625B1E376D0AC427DD4D73952A373672AEAF7FC7BD29347FB655F18C637E0C137C9EF7B147D1C850948B27A320E07D594F2D4E15BA25557CFAA554977ACBE5395A5AF33D6122FBB84F1021FC741EB3D135DE1339EE205D99AAEA039CCA02A48153C968BB175CF5585AC879E88BDDF10FACCEEB9BEB7329D203597633ADFC3BD5962543BB4CA456BFFDA153DD244C5ABBF75190083A633E0E9168183082C0433392A1512CB0E9FB1D00876367A8C2EDBC84863183BF5F8D91FA905805B3ACDE75ECD43AF44FABE5C8B36B72F011A1AF8227F8742F675A2A4B435F3989BE9B5C5757DECEE8E6E311DE667D10DBEA4E3486DE2653D306F9",
	mem_init0 => "C395CF30B1B169477280C729E79259A8D41AF0A543728952B9777961E2E934C43A53A2D8EE0A787D6FD6562BB49EA9E5D6DC7A851884DFBEE9C662E54DACF389BFFBEF6E4E13A6EF9A7AF3B367BB97C73B2E7262239FE11C35BA08FC3CE486FBEB15D62C80F484BAB0291AAD0A6CDB6D052F9E121A6DD86652E8BFABE18D0F4A999605A44C0235C8C53B4674E657F26A7F4CB8968667CF2EE7EBBB22C4F464886E6A7C94C26B88DF8381334176239EE574E40D68C8CAFA4BED758F7BACA772CCEB345F33F5A9C5375F9A54DDE9FFA3F8CBF8F9EFBD1529EBE2411636B97E64404C0246C4569C814DD651473D8A9218B84D8B7755C114B641F3F9B241B5CC23D8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y51_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "719CC5B2FBC6BEF767B7065004E1A1C3C18A6FD6B3B12E38AE1507E6C6E311055F04038074AF505BAB9A3B622E3CD43B2412A3607C652B556896FD87234CF39E6DC14AF49513CC60532E2B4619AD61BD82A02E152CA4BCCE1B942A406615F358DF8F57DA03188E7226DC9FA98D7009DE447C62C3093E993AAD0B288796399395FA236392E39BD4D797A40A1DF93BC6947CBE129AABD0C1F47023D9A8256AA65B2697C4734386D5CEB6055F12F090323DEA3A02A92691A9E571ADACD1906D818C96EECB714F7D164FE08EC257D24C1EF60E6F138708C543A537E0C8A8FF9FCA56BA99CDD6974F58162292580941DC0B18183B2A47E01352725D33145F11AEF1A4",
	mem_init2 => "CE60BA305EDD3A0AEE4CE19AB2C8107CF9B026568EC27CBF1A3D7CA963A774C166D869837474BA4DCBCD2CDE47768918F763B87246013326C63FE132C8E642842C257855EBEE6C2AC9ADCF5618365580567212DAF7AA1F9FB07E762DA2E30BF5F9F9016C08E4CE3E6A5906DD28DA25F62A21279FC65BAF346EF65148564943648110A1FFAA15361A0E52517DE2ED3D5FBD62CB892CC79EEC05FE097D8D689C4C8A5915C3E48F115BBACFF5F3F3A55D295E14E392D2E732722E67EA1EF97FF7DD00C1ED432309889734BF31D8E9A006A27082475C7A8553783BB6A30CA5822FA20B2574CEB27A14B7A1C638FFD11DAC64EFA1331B9E11C70C2D5CC4E3895047D2",
	mem_init1 => "39BCDBA24CEDFEBFCCAF653B0632379B81886DAAD5629AD7B013922EBB43DB659C326260C91DAC947624C3189663510A5EA8D96B98AFA6B4448DA0519239B91287903A79C3E82509813781A76741191D9F138D30B81D521CDD868FCC1E58201E8EAE392F7EA46D07DAA9334C7B8EF61DCFC431B3FA6FC1E48F503584B41636DF9B883662F7F311013E5FBA29347DDE24D63FE7E4883628A8E6E32C72824B70322D6B5DC467AB5DAD62A7D3DB6101DF034F8BF165C06B693AB300D74FCA65357120FA98B15A0B115966F21F513F778DEC6337E02F65F13635DF84130581BADD9CADDF47FC035D79675E935919C5BF8DA75B9ED239842206CD4DC930FDE70C5DEA",
	mem_init0 => "9015BF029B52950C641438221C4B9E40B2D14F8B931B24084A5C40068EA87CC8B3463D89C69261231077A48EC9F3C525233A4FD0160A6DE22AB059349ABF86C1D1E955329BCBE7F016C874BD2263841BD903812548543A3B8B624E46DF29DDBFD0FA44B3049098EEB54F757189FBEA9ADDA81B7469B0D7120E6B11A8FE2C85A07B553FB390EFE158DA13BF62F86A4B169B08B75A6E0F35A7A5C600BB942C1E848E4B100E8262CCE27122F6DFFAAEDD281B0833CCB88EF07F6FFA4EE6C209BF2653A2FBC441B1F5C68B82109A65819BC765DA8766F0FF491B54AB5BBFC0602B47591188E03F93821F8D9892E064C7AD3006EBB8D29C58B2CF71AB7E75EEF6536E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y44_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7C3B70522A347A692446756115A3738CD445823FF35B8EAA36AA33A8F583363F259C9E10EE876290534EC96EE36E1B12CE098AB0FF2AD2F942AC5B328E7882B035694E3447DA1FAFB12DE021C11AD4C80032CA451D6E531C5C227CA6ACBA8FC7E240111D1D5F88DE1B04B2BC6943B6A11D52146F49068A5778F950C0697337E8891E8FBFCF5567905D0CDAE09798AE0459974773F4DAEF110B0063AF0F30581B91CECC13C2866C3847352A109DBBB1745AFC11B598EE847DADC4A3BEA0FE20EC4563A6303673262A8C63E98278A8E0EA2A3111F7AF284F0147D9AE9CE890DFE13F05201D0DF88D75D16B1C4A7D1F5D0E6388828B8CD56F6E0FF6F4BF53905E9D",
	mem_init2 => "1AE339078B319CD478ADFEB6E82A6143975D518DDAECED4F2159857419A5C15AB9846A196093601FF05FE0FF83D40E031150AF7215F72DC1A032EAB7C357734E2C925E997DDC1EEA4C73451857371CECA4794D5A52FD04F9B6495706FF36A9E348F8040202000886020005760B973883AE24B8A11146017D1D731DEF96D1BB068CC18DD40FEC10D13D73A42BBFEC749C566317D57A7373070A621254BFF1CE24CE93A3BEB998A59A0CAD9F43092EECA14463545E8119D91A0037C8E720B362909D1D18C81CE3FFA73013437E90B38D02DD4FC32EBDC61E664FA03E69B2C6489A20FEFD30CD53B3E025AF2C8B0D0D8A4896A8C8F7DC8D024153413EEBEB5077E5",
	mem_init1 => "FD4AE9E526ADE1CE4C6BED012519B59726EE91D2AC5D6B5B2375B9A593DE5EB6E6A514BF16ECBFC40B0E7FEF92B8B4D50A2D33E389EE570754F7A66E2F975E6F4C3D6268D421759ACF08C30B9299909EEEB9D25194890300AE8E61410E09DCD32B4F9CACD18F8890CF76620BDE779171DCF9DEB7EBD2A11522D5627414B0842516755EAD198069EA05C374EF21A03D6166873D4395A80C244367DC5BED1D9E45761855145E39580C2B368B52B1D5B5F76E93BF8B9CC20913717EC4AE8FCE343E5FCADAB8525C7873DE45EE1B8397C8896B4D16B70253CC10C7ADE0671D498EBD59E130B2E01D5CE5048A19F7A4054DEBE98DCD74C1913B574DE40E5B5B53254B",
	mem_init0 => "FBE08AAA4E6EF4AC53B34E044D9CCB6DC22FED0F7CC6D6F0202D8F81FB18E48F1E69FB987CC1062A24A6502FCD8E70E5CB5255390BA032616A3C1145B5603D61C2681DF51AB214B42EB17B01B758B7CF8CECC5C95BA54F75783029088A02DD4B74062EBEAD21755F028FBBF61695726F6ED40A028FC77A3CB12AD00151670C42086FAA05DEF097AA9209B30549AFEA33A0B85C77534252FC676B82A78967D4A00F073EBE20F8B708BE0C6351CBA8AA0DF8E9F12E7198FB10F9AAF735C2EA7C59B5DAB6592F5CCC8E5CE0FB9F45AAB9D6003402F4FDAAD82C54303E9A2E50F7B31366F7C8C1295513DEB5456113908A052D6C34D47A764C465EAEA4FCC104DCB7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "EEFE37F4693AE72FAF9AFC68057B2566C69C3FC5EBC3162D5C409CECEFEC71B9DAB5B03B356763B81EFD8734527FC9522F596C16F8933EC45AA30FE94DFE868D62483D19ABE664F4EFBEE966D325186EAB669D271B91958539A086CE57C92794231FB4F617DAD49381C678847E6BC3586D9BBA0199BADFEA07D32892E80345921FE2C6765B1F45ABA6B87FC6251F9A4469E543439ED81E35B5F4A23E4969E560BB1B915D79E92357B111887BDA1376D71E0F6E2B43F10E48A939578FD18B4121EA68B932B34C29E73FFBA5076BCE84831BFD671603531BD97303A8AEED6051AF8D9202352C8682605E5EA1906DC322F27EC6D5674E14426CC3200AB7A2FBA4B0",
	mem_init2 => "171269131115849980C1EEFB15512934EC33F689A0FE0E839F78F574DA63C4A1E0A64A6DCF254745E2B8E09058567E35F723978D37FA723F2CD3E21D9E282B68418D4D9D7D6ECFC56D955B88B60F855FB5ED7B94618CD806F164688718CB1C775E25E9005EC29C52A1E417AA0BC9BE1E71A47697F64EC71C4EA2683A6B8B7EF78447C589724DB4ACE1DFE0CC797F753F52D063F04A89C38C2F3749357CB1F7F20C19AF2F9AE2A5C0A5A4C90B355FB8166C1F774DDA80DEB4A448EFF746A2CD4E32117E59940153165FC79C3925EF65DF979BDB35AE20A1BF77417195AF184DF0DA317763A948B9C76DA5068903FA3A403E8AB0ED3973AD82D85F46B5C87A93DB",
	mem_init1 => "30E71CC7BC053BEDA001392FECD0761DF8B68964069558012712CB3B95DE9EA29AE450106897E015243F008B21AE14735049F46075C76E8D3DFFFE27DFA4198F8823674EF06A42F9F54E882DC9CA36B1AFE9AFFC1F70263DE26927018568F5BD453E0141AD3DB78B3C5C5CF069646ADBA635D7A8938271DEE0D9B60700E7E6FB28657B008B17450BB7F0E319E6C78B802DD5274E9663CDA3E028E5DCC74FF151B6B629C39F6A2E3C004CD50212C709C8E50F7739C6B563289FCD758A3631F47371BC295A6B3D70EAB9D052E914FC13516CF11E1198618513244A50D3AAA90EBF298AD0BC89CCA30528E6371F44F44DF514160F90A42343FFE71C8D66D0D23438",
	mem_init0 => "11D9DA73B70A6FAE67C5500061EC1745E470AA3AECBC038CA72A22B4FB01D06B10235F29F3012F1FE8140E36C606137754A7AE4B0B4BA32F14966EDACD7D9F13FC7778DE4897B4C8D022E2371A2AAA93A776BEA2F36D9FB1EE6CCE1D6E9757232704579DD2FC29AEA1B6920F1EF2C5644EBD58CFD298532401FF543099ADFBE335B8C6C30F9FBDB69F6A96C393AFC3B9289033672B1140C34AA7D78017BEA4EAAFB6A31219E5EEE3A13012B7A5AC8AF1F84F56AAC0EF143B7CD725C93A2E761B0F197162D92EF4DFE8FA3B6FBC626B019E2C87B1B007EC66E2F97719D35766CD07C7F0B61B7DE732BBE42BBFFC7C3803BD28D3BB31F56939E5BD0C9B19E5D570",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y32_N0
\aud_mono_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~9_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a97~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a113~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a65~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a81~portadataout\,
	combout => \aud_mono_1~9_combout\);

-- Location: M10K_X49_Y45_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "649C0025C246D311FCFBA5F2752C25D9E3BDF43C03FA8024F1B84D7FEC713913D71C6572EA01194DFCF1A5269C8F16CBCBEAA456C8841F3C84595FC8B094ED4DE325513F352E782FC4B5EB388CDF6AD24F01BDCC35A811A13A544CCF5B61DF1C522C93E3135B2E5482BDD18AFFDE033DC261FC805CE81E8461E20026B646DFE9E0F98D31990AD5C5B2502267648216A2560508A5D0EB99297B55E97C55BB05666FA8512D4F1A68939E1564243FE2440A5F443CA74A3675A7E712F26C16B42418663340B0C322D73A3190FAF8FEC1F4CD34F2FCF81E087A462C94ACBB7816B02806BD330B2701C60FB57BB5975B0EE944BB3C4655AAB3111737DF4F268C48620A",
	mem_init2 => "809A1F6E865969F7B083D8AF0AED74BE581D026FB9A7F5018C22D4A9DD2E514A711E46FAF99C98E4C9959D068FD6495CEF0A067467484BAC7FC81ED8C5E6D4F4EE839D17E130B6A9C8997034BAC1B43E4BE096F0F7A44921CDD6425A054FDFB3F80C64DE3ADC6EB3DB965642673E416A2B5437AF21FCAFEDEB2B766539B1BC142F1D4F130D6CCF0342DAAB639E5BB061192D8324FD1E6309E28F9C56BFCA3773EBCC4082A81A818E92CC62836A76B2AFAB6205E93D75C47A2D3D6EC18197BF831003F4B768B8A1F620E939178BBAE488E5971EF5F55D4556230AF581ABD950E04BD074427567851DBDA5E53B39A909EECDDDB718660ECA93A853318E340C5CB8",
	mem_init1 => "161ED53ED373BE085A7404A0095A59E6B749D07A7DA3EA18B1ABBBAC50DF9F057A92248796DF2C00C3036139F73CC77F2AC2E392E1A0FCDAEAEC8B630E3E2D082B9020DEA62262B3924D936C7CAE44FC38D4BD1801E09B86072868B86EFC356AD2049F3B4CFF95BAAD6DFE9A3D623AA31DC95A32E05B6F442EEFC19FC2911BEF76408899DE33151F0AE33EF07C2CA3B0202BDD1D20B0A98D69042877EA1E940957495B5A005F6F1F159453A2529E9AEE562C3F5E42D12103675276E5B45243B3D7327EA6D123BE36186444452FC2445DE2013A844375337AAD9976C2C16EE62F9D0D7EEE1F86452F26FBE7AF5BAEDCB4FBA7438E737C213FAC7078537E0E1B67",
	mem_init0 => "A1942AAE493185A9B53DF32695F94049649A5E4FF7EF53C3B1CE5F677D34ED9BCC43A4FA0F57CB89D3320595658A4EE29D03B38757B4CF68541BBEC1C254FECE126F07A6388295D9D02F6E3B4571695A7B45B2A32EF6D8B8262A9D256D1BD474C76A550430467BE02BBD94F4C6EA7F9AE2215C6FBAB3649563A7B9D30892AC64EAFA3E55A6E3E277E7CDD5704F076C624FE73EAE8C8373AC24D573B2AD2C38E34B760BDFE0EA01D63ABE1496CCBC7E1D6978015F5994A6BB14963ED02547C6CBB26B00F4E363D13D4E1E4EC1424D9A0A76A703D3F48D76CA82094C9417F179BB9F2BD158E2930688B40C14B2F724544A3ED73F5AC8444D39D67B5460EFCB921F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y48_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4AAC73CFC90FCC0EA57F3429527373BEBB573DA53D9BEEA83E136319B46408B6BB0FCDBC2EE8A2626C045064F963968086BFDDEB2920E1A40960D09E349D629E5F0A8C746DDE653179FBD1549310FA1A064911888BB0C3D4C1ECAD04CB992BBB7A56C956E91CE883CD00E6489DCCF403954B623BCE0A41981B9AEC3C4FCFC4BFFAB3AD804E597C1E6278CCC6300F055786E54446DDED474F3C55CB29DEA358F4E4B70A29B52BBDC7657EAA52AFFD438333A4E712F4C815DC86710576B9A40D3EFD9FB58A03876BB1BC17958BDA95D0EB3D872C4091A49C3F946E2A6B525FFA09D7F096BC2A585787447C860DC34C5B31E52827C77573879FA5837C41E6156AF9",
	mem_init2 => "D9DF0B1031ACD3179F89F32F877BA1D275C189D5F1F68C0824916FB5ABD8AAD5CD795C7964D02CCE6DD3435E862C97DB9D18A9C64FB1176BFB36BB2DE6DD3EF3232B3B141BAC243D1A4DA03ABE3BD87419E0E67930D25F3D5820B980D473FE083D2CE88F7FBF25405466EF48CBFA4F95EF9B736730973A15A5934099418394513F6C4F5CD325465EEE1A5AC634329AF48DC464A7B3915F618A33BCB292B08205A7C03F319BC53DF433F22C77BDC1362526FBCB510CD9491D37315D2C205372466ED83AC6D9E5DF46BA2E81BD4B8C143053F9633F242184701A32134C30EA1C5AB9D4189613403C2A22B5358D9C6848594D43CFA87E6E8732E02E3D97815A8577",
	mem_init1 => "7063C6AA5EAE5DEE428DB9DDADDA774ECD47F9C2E733DC9BED593035E133C871FEEB70A25A156E99EA2D55AAA22DE34A68749E91F5A9EEA629465500C4EFBB4D3E71040A98AF834A3C5910E05D69F7E29E1449BD054966648C76E5700425973988E7094F9DD106856B29DA8B141E1FF9AF66C15732D1B63072C11CAA3DC6B284F220BFAF6A3717B051D2F9950113D47EF8E1959B700E86916B283B863C6E551E3DCF46786E5DD84F3891F81292EA89C73DFC252BF072A621EAFE1F2BE8C70CF4B918A903485440379A6632EA4DEB72F5862AAE370987EE1C91A807E88A3DCE64AF0C127EF142E08EAC7469367EF9AFE53AEA720828730D6D7F6BA9534ED5B9CE",
	mem_init0 => "317032CDA8FF16AC79A8DE3CA65D59DE12E27C2188343291C46C581D2AF29879D2487CB6B2108D016A7E3A3AE0AD1D20920178F9171179C8FFB9267B56842FF5EB4963823B5A34415837E5A308AAB7AD747943A1F89D4BE2F1D9EB1632DBE8348EA86499275295A3FC69AF12B2CF0B7EBFE7719C7F556BA33B7C2D18DB15CBE381EB236A1623B31B5FD93FBAA938152A2F6D73642838AD30994807B16FB6E8DDC502DA0B808B9EC6374BEE7876E54FC28972F510548C99FE1B046A08DFA9DF8301C285AE93D0E65F98E929072BDC01C8CC60F7EBE906196D82C51BBBDE6FBF859F3E9E8E008460F50B2AB11833C9CEC25B49A693F1B48203C513874F25ABCD98",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "EB15CA34190F38111F042FBB767946E3572D23806294A3706F4C2A164DA29BE41230003BC7BDC957222A1DA58DB3CF5EFA6EB78157BAE6C0437067A94A93EC46D6F54C2E1A83F38242A9EC04ED3193A4D63BB8DA271C769B1E2045345C72AA62B80554C2F619C04D0CCE02DF7695943B579AA8FBCE5F34D15AE8439304520D7E37638B777E2DDE165620E30A39827EDA39143B945E07818A343EAC414C9D1EA5FF30555966BEF79469795044F244B94CE23AA959A9D229778039410F6053CE6EC21A837423CFD24858EE4F162FACF2DB486F334FD699186518261010B54133D1014A774B55FFEDDBE7915E7C0F5A2AB40F390CB8C13C2D93AABC9E7411C1FEFB",
	mem_init2 => "6BB26850C782A9AFE5DB8C5AE6C82472C257C8318F0DF05AEFA33B6BE96121F9B736CEDB0A3791BAB76812C7D51C4BFEF9B07A3382425B637EC5C14D06DF9F3B78E6667647E84F2DBC0CCE85F15666C2437B4FE3EB3B209BE64931E85C71A463147D68551CB5159040BEAE40D092CE7758A5AD42ED3B972F5B3F8414620BEE601DEC68B59534BB5E34C1A37F7C93A8911477305D9276945D2A0F8260F39EEACFCAA5C794B8B91BC26C74B348954E846F1CFE767C569C29751D71F883F88FD3177AB2B1350EBF5CC3C965F53AD7E6E90177C2C39B66CB5DA27BF5F59DEDE4A9DB66C49C59D33965E8156B285E714C18A4AB0B5190AA9DF8B5560F7934ED04AA6E",
	mem_init1 => "42D3A048F0AF4312C8D7E03AA4A325ABB32E841D31A6D9BE83A31428AED710997B9951AF386C26BBC77691565C61FC7CE61DD0CED470FD7423E4CB54E93F9BC159B018A2BA116827C06EBD530780826B16A2C657C92BA166E7F327BF492CF5FEAB97AC07D1A00AE701BE227D945EFEDE51CB2DFC1CBBE6EFB66EBC3B078B5078887EA654EB435B8865025530076FCF6A66A6D3A0837919996DB8339EBAC0B140A197D835B6F76254F891212E236C316CC9686D299CA1DCB8D3C13CA2C572C4BE5E6A4FDB8C8544B0D2D5421ACF8A4A65773021B744167426434FC8E0B33186A0B28B952FB73AAFE545187BA958E8F36013F9F9FE00B64C7FF067A8841D6E382B",
	mem_init0 => "CA75AC0CE5842AEF689D0BB9C04AC5DD09B7428F86BB04E06B8277D8271ADF14A8299A2E0AB8E41E463E04ABD450B6F79F35AC1B981CFA6C7732590B422A0B0EA1E41E675A19A000B746E26828D4C5E6499B89E7A7D9E09636800E3A14BC6A15618B09FE82A39407BC8F7CE572B71F844678739EE1F01BEE12DEED87FB973E20723779E7E7A12022B3A20EDBD3B1B251B18EEFAE5FBC3FE3F339B2B4097F8216DFC54474AC8A29FCD795A5E96D58741CC54EA8E5F3EF87D077C2DDFE8B2E1793F30DF2ED8A766AE20682086790859765FC0D963A5F20F7A10AB1F219783DF041B8DC129CB4EC1C780EF52307ECB43CE9784EBCD9F9EF68F8FB1609FBF89BF472",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "5D3378F1DB1D6A5F4BA3C40C6B9AE4A26EA4D057D6D457A0B126AA604F78EE88E9E5E827D27241EC7B4AE3134FD6AB569781834573D1EAEA5245868DA7BECB1264C216F14589A619262450CC033AD1C40D94149CF598A4AC4779EA1349E9583FD4A726406AFE8EEFB2D849E33CE97D73091ADA03CFD9288B9BFC43141B7C81A2FAA0ED81BE2B121C86D993DCD55A42BC93F71D45A9B2B5B9270984EB53E22B2A04A942C720C00CDCC8E77CFAB722807BABC8819DF4D810E672C11194B6511F812B0EF81CBF4708413430B157F34ABD5D9E0DBEEC247A7ED2ECB8C7ACCD0E891FCA525BC938F127C8B6E3D64EF493B33292365FEBBC02EAB646CB02DFFD916729",
	mem_init2 => "5EE300C974C2D0D7C399B32EE3F62B3BA29471F730B235CA64176E4363043263F6B4A26C9E64931338F8497C170AEAC3DC8E29DE59D551B6B5E522D23CE9208330B7E11971269FE5745C3FE3839892638F7B1DDA6E8860C3F33557995BA2FE18581F817A4C8747AFDF8A8661D0F1274F768DB1B1446B2895EFFA632515CFC360B2B6BEA3F23FC507DAE32B3FD9AD5A01CD19899FA4FA33F7628E1C97E55D7B9D0B75820215E80BE42631CF903B5846EDB8068BE3B9836CAB6BA067D400F3FCFA3FCA67D147BD67D79CD8648B3EBC31EC15A57671F512DCFB9E8D6247D69AECEE4E2335C85E27EF3070ABFCE12CF28546A8250A64C091B0CDCAA71C5CBFCFFF24",
	mem_init1 => "A91629202CE850611246DBC3464269E9B86D4CE897C7EB660052A3444C9706CAC24204C0AB229440F00C03CB96417B3CBFF3E2C1AECB936B32BC851D1DF6EA38EA2ED6BF249EA3375A298D8ADEFF7E635D9CD920F9889B0D239A06881644FF51085FBE536C824E22DC7228EA750F6F8F6F13CA498C23CD6C6114FEF220D7D9C911DFE05248679B409512FA85575BD5F6339351A1C9306B520C5ED7D433E6BFF2407951A7052B0529002401AE740F622616166799AB65DA799C0EA7EFEAD96EDBEA7DD8AEF457BE787106700C634B50A239985AD49CF211F993DFBBD10C3E12617D291A7B1DED5E5FE75C58ADAAA021E9CB5C6BB5A946867690A4B41646A00021",
	mem_init0 => "37670B6D42330179DC52C6D579E9A66CDCBC511BD14413D132760E62DF0E1D956B621E4563B7DD5A09E727DB2847BCC2A3CE2F826AE349F28B575F51D4F59FBCB5838D01EB0D2A0F54628B81B22609A047B7075D203B5C95D07F28AFF6C9D335FFAFE467E267E471B5EF2E372C9BF0E1AD68D8FB1898248FF00E0BB53A9FFEEE6EBFC1B2C92D16023E7505FD125E2B85B444647AC3C43077868376C1B61930F6B27CD94B0E3F5923614114320638DEF10500A020120000400150018001541080000001003004000100048028020000010080000000048885094021000202000080204111050000100002100082008102000002002001024001834520A0010073",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LABCELL_X53_Y33_N0
\aud_mono_1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~10_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a33~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a49~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	combout => \aud_mono_1~10_combout\);

-- Location: LABCELL_X50_Y21_N24
\aud_mono_1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~11_combout\ = ( \aud_mono_1~10_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\aud_mono_1~9_combout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono_1~8_combout\)) ) ) # ( !\aud_mono_1~10_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono_1~9_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono_1~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101110111010001110100010001000111011101110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono_1~8_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \ALT_INV_aud_mono_1~9_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \ALT_INV_aud_mono_1~10_combout\,
	combout => \aud_mono_1~11_combout\);

-- Location: M10K_X41_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "92EFE99CE1DCDE8EB1E1B47D6222FDD25CA468E1CAE106F59003BD8EE78FCA6FE38993A729CB0FB6E9005E47EF3EF5DEFD228883AD59387B8ABCFB2D625385F49064C6F67012FA3BE564E17E8F4247A7248BD254C7670E257CE75D750D3951E7BB2FC36A4C4A3059ACA774AC506E0C7628E4DE7F10837A8CCFA32593643C267F930330A358D846D97A247AE47A4EC2F3FA109EEAD2520446872FAF4D3A6D1DA535259CCA1865C5B66DB6D4E454A5956646C03BA538E7CAF70898274A6384F7CFF4FCCD4DE91F88B0D0B2DF2B125C388286F4273FC068726DA1EED005F07C630DCF453B956520BA7F70CFE4A756B329DA09DC697105CAF87E5F88A2169DA3183D",
	mem_init2 => "DB8926AC953EC231AE4A3A9FD85FAE52CA079E00CEBB51D8489C02BA85E78AC01FF71B7C6CE371930372BEFA8E64C546647EB38E109F547E9E82410FE5AA84513FC05CEB7EDE6EB8EB981E802FE82F16BCB10F935554927247A67BD0875A8EE833530B2E35E8ECDD525E8AEE401BA5463FE322FC51BED46527B011D6071B85FCCC67ED1A5E6DC0011F9CC2DDDB19C45E335E260B8CD7917AD12847446CC4F077D8F289FFAA60A995B3BCD98937F0F9ECBA08537A81589864F384ED8D6E805D8C6C9E6410AFA880C0E6C0FCF0C26CEDC2C495307800126DEF68FC7FBF15970517F7A49CD81352CEE4E2BE408E02C7CC184CFBE2F0CBBC4397EB49297E06045312",
	mem_init1 => "D486739542D6DFBEF98EB0196354D04A6CCC8D46FA26A93D9CF1745DA6009843286B89F71590B14A65A21534D7877B43D3C8CD72D4A97AB4047A8095500A66A7328A3C2F56DC9AABCEC08FE827374049AC3600AB448AB16098EFA67A185536417F03A0385BF882B58AED876F058D485BA04743CFAC08AD703C7AA8E3A996FF353C24FF069306FB192B4090389F3B351190184262F05E8FC05F7B860A2D162260039A216C76D9E2858825D10A20A90C7899E208D754126BC56F563618D83A9D66DC413A6936F7FC08E74931465041C21D3FB9BB1BAD793F4043E4F5CE8E18510B49804C42884F9CC190B1E7A561542969D65F26F4EE749272C5D6B4B429BCF72B",
	mem_init0 => "5053B14F7A805484D36D3896742BA310756042ACB20A40AA906AA2EB035C459DB89C81269359BE5AD5F54E125A65A6C0F67A77C333AE2BE96C95E70A096F296B93A5F4D5D1B8C79DE49C91AF4526A927A90FAD76CCC43948A0E410D4E71161F21CB72C4CB38E4AE49665EC274E9130EBD5D92F28C3E8B508055224624DD85955B6FFE35266F71A06348C0304AE65132F8C4E733FB162D1AF2D6529E7363B2DFAFBC98DE4514BB56B96A38817F4E3DC942A3D42F5B46B085F6243378DDF14D559C503C4435EF5986AF6DC342032790078ED63A9CDC9912101749B02103DC2983A50562D1495D0204AEC3759059E75B0BA5A6567879C2F5A1F9D5700D49FDD80D9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "DB59E44DB54D9FDED7E1F203EDB95B69F086219621A6530B7D2AE1CB406B34799D6018FAD85B6B9B254EF3CB0CAAE420AF84973A1C28DC9CA4D6616DE71E2C53429280367F9FD39BB2C10590EC8B6ACC0A8BD318BADF7C50EE330AC6B47978B1AF844D566528C6937640B2519EC4F7186805F2E7ACA7670B3EBA7C858C6227E4A0133CBAA5AB8466E87E36EF9EB7F874E8A7E702837DE0C92FD8C59CF439878CF0DC2147926F4A91CCB4FE746D77ABD08AA1345F7DC29292E232F08A270E54BDE224AE54D7BBA5F4330ABF893F500A3A386255F3080DBC84C05B9F8F47AFF65071527ECD11AE7455FD57370AAEFFEF19284A5D2DB73015DF73D3554458E6A391",
	mem_init2 => "BBF550032964E590AD377EEB7F89F43F0F4A51CA8251EA7F08673D2164DC4D4365D255155BE7254C15304E62782EE89821BB6AC9817A90AF8BC83BF36CCB4FEDC5EB1606680A3E549D55836EE65A02A5B08FD98A80890AA1F21DF40A0F8BCAE41B0D9BDEC56F7A88152E87525E750BC95945B3F8129BE82511EC5CA41ECB0FF3CDE1005A66013EFF94537EA7C9F4BF22C896F40B90C01C0B3C8FE39DDC1E311815902918D9AAA63B0FE7EC4409E88BE99E472C03DA75313DFB7C2B830357C78EC31D76565765BDCA77BE2D287618DEAA37369C4EE183F9C771EAAA37CCD81D0BF0F79A4E4A9A54A9404B7D11A0025CF00F13DC9DDE641124E1162AEC6E37A8C6",
	mem_init1 => "F2F76350BEEE6580F9E9CEFADBF8AAAC8B0409934148C7A5A136E5622D329CADE0754F1623693774CC6BD3F6177DE0D4D0DB2EE59CD6BB9DEFE5C047351AA0714515478AB48163A6869BADE7168D6D3D1DA7848AD511161ADDFF91BA89D3856186C8B5473BAC0CECBC30EF4636448CEBA71FDA058DD99A60AB8B9EA923F8087C98910686F4B7055366E0C45399D3F6872E1D309AF7F25075C7346FEDB3D82BDD78121AB1B9DB7A646199C4FBE919E50F6301EB2A36FAA25EB10D9B18FC443EB1F05C5FA04AA7602861879C805C792466F335981D6ACC62A96DC851BD18B7D7BB891523D08521BF371E44B13DE50255A42C5B3A17DBA4D9D5ECD0376444A68B65",
	mem_init0 => "9BAA86903C156A45BCA1DAC518EB626EEA584F512038C9AF30D3681389CDDB94B8C596F3250F6FB59C5ED213BAC17F252A09D1FF342373583C57CD7495587D13FC60E5796DA06509850AB2153C0FFF50C6C07F9D4C4A4C530EEE99E4EFDE64C0DF84016F035FE4EE5433515D2B61136352CFD7F11B788C6860CBCD99DD3D0C29528672C7D7023873642AD02B4C56222DFD35A804751672517AFDB50761658C71643DABC2DA4D62279D47D0ACA0924F40CABD342BF0DD3F9E58C6BC4227D6DDBB753EF765068A4D68A35389853D31C69CAB617DD34545CA8969F700842A6A76E233B4426B7606A3521A5D6D99719AD7B7AA55C081A3815EC7A5C27D4282E61947",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y44_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "674DD4A6D366BA8220476F8E33716487596AA8346A0774589C00F085DE7902B9371F25A055E844A37AEF2C73C66E56319A073C3AE81648DB49950C097DC4571692D15CBC8E2CAF7CB02101DD35E17103C45B9A2605D7A267C1BF657C6A1EC728FDCDD04B7574340B771EB1F0688A51C34AEBB71A3061264459FD778FEB14428D4245EC5028A9CBB38D60215E99C39FE3BBDE07876ACF8D47994CE3F9F39796C882A19F0073A29B107B24C9B55C4008A950862F2187EB1979ABC42E7D3009F39DD83D2793EE97C128D822F3000A85826BBBFA400B5D0A6CC5C463022A79AD46B9BD12651AB2B552E772BEEAF1DE00B4E027510AD533C33819A968D87FDE9BE3E6",
	mem_init2 => "420B27EF6795E0874FB69B2CED649F25E84B18B7F845F8D1800BBF9D59094C25EB854BDF2A7C1F7280397B636D6891D5709DE6FB306D27B01C4B3C7A911E8B051F6D3F524194643072B9D9A28EAB303E7AFEC6D2CF9FE53C83336FEEFA82517505F63C48B4352722A25EC596AA89661704B21C25B27057859D0837DFE6A9960D58430A67A15B0575CB9FF07C34BD1D1BE7CA249E4E5A015175853970F5533B945A5598BC0366737130F1BE74838599BC4122E56F5C6FF6C0C311A1B400D3142F9B604ED28E8C3D462C0C5FEDD2A31EA223F3B945E6F3C61ABBC397AA1C16A720A5A0D944D78FB8C43878574DB7E776B41F3D869B4AEB502E537281BF22090F83",
	mem_init1 => "B28592029D3E94EC2AF2542988EC1A7ADE1AC50572946228BF956DE252BC518CCD81F578D118D5150B79D77B54C3D474602142210FE9E812DE7FBDD36C08E2F280011BD436CB0B1566F9379988C84030143006200000000AA888B0B79E7B4A471C80EBDE3A5F81232D8C92FF147776B3BC047F526F934134359F2AECB649C6BEBCD7A61137C4827833EFB1A752B5F1172A1B771310986F570FBA6153CEA52DDA8621E13227F7FD60622673D3CA83F3F0272A6B6B3FDC07C3D6303D31C88107EC385ACCA3BFC3B7ABA500B8A4425DBB1EF6C08F98933B70AEBAF28193FB04309946C647D2D4BBFB06CDC5C3755E5C88AD78BA2059ED0CFB8E5C1683D821B62D6F",
	mem_init0 => "DFAA09D4B60B43AF8AE945707AFF32E810F8A0DFF8EDF9E1ED71CEFC0C9810E8E8A2B590F93468DF4D9A5D995591BBFC74A1CD8D161C70BC36A239FE53431136BA0196C3B6D447CD20E0DAB585C09E38EC3A37178F0706850E568C7DA9AF9B94CA003B09BCC80DB44B87AD30CD7D753382F74684B8393EF1782DDAADF6A8705E14E853E249F67094F3B4B1AC3642B150775BE8BF2221CD40611E3A32398545581B1DF23813AA289E4DA42A09ECCDF13AA96DDED591A329788AC3878D9891B44101D25CCE6BB01568881500E70A75AC955AB11B5395CCA37E2F96619E217EB94CFB711136B6F20AF84902AD0B31909F9FC11A2E57E45B2028137F8E157EACEDB2",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "28B925F5D90A254C0F81365B9B343647F5980E39B3C87182DB0210B781903D56649AD0059366E0971C3D8C8DBFC283B6E8A06812AE66D3AD4B3318BEE32D397C4E588202145BBCE398624B64451A4937CA5B3DE5CFFC468F434E7FE353968AFAA171135B77C0BAC4EE90A4EA24FB48F67DB30606102D7818848735DAA5723EC13DFD3080435C1784A668B60F5C1DD00D823DFE88E6170D83B9E207E67BD5F2BAF4596577B41389E07AD226F0D6DB4F2755A4DEF374B9ED2CF49C1C1949F89C516A62A6168A119C592124D4E9F9629BE4EECB424BDB2C57E8AD57DA5D6E413D6073B4D230A549163BC4E28B53846C039CE773E5F62A0ACED82AA9DC69F075FCA2",
	mem_init2 => "6C0D89D97548E0B5C581719C9F526956FA7E982EB92053A6590653F65ABA8CF1414904FA2CBE51820CFA50C180652C34FE74C7643EA5D7F39D1D31C0A0DE9FA46AE8560061FECA9B47D14925361354F51166C162D53EE20E37EDE290371D2E948DC1854CF54C45210941547999F457E2C27DD608BA5DB9B47292662697F9C3279FC754E3B9CFC076CB210A0ABA9D200069BC1E9A28371D1A4F8E63623BC46B8B823E9A57FCD1FA68D43A94EDA65BECD32B7BBF7FD82392813EF00DED9C3D59213CDBCC6BA5458B4031A9FFBCADD150DEA70CA2FA0A5F8DC3F5DE42F9FC7C30DE81E2B3693A202242474638EBDB13DA822D5E58909D065EEFCB80FE669F42DA53",
	mem_init1 => "190EE151B74EF06A2019A1F782DD503F37935B2031DAD4DB232E97ACB5A0E98DC28E5D287255BB386706B2209AE24C97D569F60D973C44355A4B523C5EB28D555999E183FC1B4260C58A46042D02A8B36655F5CD0AD5F08FCEE943209AF534E6A67C80A2D63B757D15821A10553365DFE51CF859B5D40936BAA6008299232824578A761FB0B9E22343CD8E8B3B0D5C117D9AB51D25429B4FB88D94364F8F5666F0EFCA3B23E48B42167F274AFD2CF130135C396D5DBEC8F80BB023346980B38BD98011A92E821B71502093D3422C0809A2CAF4C21D37B7D33917E4525343E95D11430F5DD114D255C6765C1D7C8B3DE468B029A0DDA3AE06B86150490969E488",
	mem_init0 => "68BDC2AF90786E971730F3A9516BDC1D4BB315032AAF77A3CC030A9B85420427C172380629127D6749FBFAA805C4F5D32752EC9F09C04ACB40DBBA4B7283EAFE91852D1193DC0F51DF07F51D693731B5D8586D24CAB9E1C045F82444999B39B77CDD7670B8FB1B116111BB2E56DAFAB6BA71780A96E9C5DDA23F78D1994D005E93CEF2B4081B0B4C982A90B97AAFBD9291711067C8ED47AF9CB4BDA3E68F9445DBDD361BB4025CF561172CB5B5FA996E8CD09D684C63DF31AF3111E497402785D72EA4B2CB36D81EE55FCF5C08C97C4C8E9CF602C05C1CBE9E35FA75F75F7B606B6C22FB2EFCD446779CFD201B1A4648DBE9FD47B8148FA06762CD4AE36575A7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y30_N0
\aud_mono_1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~12_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a289~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a305~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a257~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a273~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a305~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a273~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a289~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a257~portadataout\,
	combout => \aud_mono_1~12_combout\);

-- Location: LABCELL_X42_Y19_N30
\aud_mono_1~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~153_combout\ = ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (((\aud_mono_1~11_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono_1~7_combout\)))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono_1~12_combout\))) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ((((\aud_mono_1~11_combout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w1_n2_mux_dataout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000100110000001000000010010001100101011101010111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w1_n2_mux_dataout~0_combout\,
	datad => \ALT_INV_aud_mono_1~7_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \ALT_INV_aud_mono_1~11_combout\,
	datag => \ALT_INV_aud_mono_1~12_combout\,
	combout => \aud_mono_1~153_combout\);

-- Location: FF_X42_Y19_N32
\aud_mono_1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono_1~153_combout\,
	sclr => \process_0~0_combout\,
	ena => \aud_mono_1[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono_1(17));

-- Location: FF_X37_Y17_N5
\sound1|da_data_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono_1(17),
	sload => VCC,
	ena => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|da_data_out\(17));

-- Location: M10K_X76_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "432C3060A668DB3CADC798AEB2CE7640BC46D29C039EA87538F16BE21FBE223BAF9590A82D00C2C766C5C5D9C856E9D2461BA24BF428B9CAE1BEFC90EDDB452219227FF9F7294DB2A787F4E9142443939058E5147CDC55C7853843207141457A9B14FDD7A624DFEA07D1FE4BC28261E5FBAB928390849C9513046B93DEBFF58CCAD73F59BC2D90056590F3FEAB62F67F8060B9E4908C0F58C7A19FC2B120D2ACC16F0FE82FD88FACF745557DF06286598803B201D77BA433AE18A0059E25FF4FDFC31838FE1CF83E7D2D5000A5E7EFE31DE3CF2FF2CBE717DD4872A64234A9BED2E4FEAC0EDDEBC2AE43810E02887967E3E9C2EC983CB304F233A7C15B3F54A1",
	mem_init2 => "4ACC49234F6A306950E63FE8631596F625FC566815EB6A0C908AFA7BE2902919DDEC72F09C14363EE5F808A6DA32443D4D3941E0AF3EEA82CA7702A0416A7186D2652D4F0F2DF34235A0198CFF8BB9FDA7E69F99998D78CFB3DE9192D6BA5603A1EDE893F140F351FB6A31E4065C72E3C3047BA7AF33C4D044DB3A022113659A51758164B0BB4E3AF3895B4018C42C18D44B423C00C479AE5045A2B2F680166D9D1AC648353AE5FB42AE69B7390C1A2F857FA1F1CB62A0C6C5E8EF4232BE470E8E2CE5C92297905E0FA025A9B8958CDB6799D6717CCD9DD1B606E61931D599C0617719B310A29142D764BD0A0AE290601257E96115354DBFD75D16EC07355529",
	mem_init1 => "77CAC0B0D342161B2FA5334019FD94FB55B8F1CE47F33F744EC4F3079A2D99A54B3C58F5AFC178FBAC69EDC5DA3B2AA10F30D6BBAA1FB192448323C6BFDD75BC0802CD8B7D105A90664E53FF554F911F2BA56AFB4325C43B618ACC50C1725539AED3AB6D4D5C8F32D669344B8E8CEDA603BD63570960D01466F1E909EE6790C72BBE51D8BB8B37416241FADE18F8637430CC271696D197EA76121F30AC86B27407A478E02FA13F0FCBAD01C32BD76BEEB538CEAB3D333AEEB8960BB8585B937765A6285754E51C0F63492BBF6913E55931E1265F06DD59075509C7EFE9E3FD4775D143B0527769E61931480BE07362080362454EF2DCE9BA65BBC95CE55F20D5",
	mem_init0 => "CE42E7D61416DF2D858D67A737BF51C9FAF1238B2966751C412043DA552187BA5E39A64EBD9349708C5B3B62A091F806AA318B43CB21F6BB5839F256EF8EC2700B4827C9BAAB23F6670A1108EF06C1EC02ECD941661F1CD198AE06306D915236A5867B06F0EE22D3A2A8D67AF36652E61BA1954F97A97FF78FC14B9D221BFB7201C0C8410A9F5A92E43B7E88A6E376830838D8AAA83B74DF6460807C0C18D9CD576776C8DBA896443BEA61533E5A1AB5FCBAFE16C1D7D5DD8C78E3E10841D0617B0E0A72ADD70D69B8C47310D7E7F3106727C9F97E15D59DC7893C0C792620C2F55D0B0B4AD82A616FC8CD51DBCC153548350A2889CF3F94F0A1574495B00D2F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0ED6E3E0264D03FE25829D9CCB171740FCAE2B26868D2989A10569C61C02B429FFFCE8E9DCA4CE63C9CEF0B45D97191CC437CD0033EB227D790796B139667F1D8D6E66EEC21C93ABDB88A8E6D9F0D54E291BE4BB888145E68F0727DD18B83D5B63F95BD2C1379063FDB8EE9F986A2FE6AC26B8FAE0C731DAB51D98B2FC372A78D11C4758D171A1D084408A79D5143545D4C4C91416A70CC83B961BBEBE7C3ADA4D42FB1817FDD10765587DDE17F2641F588C84693A6D7374233EC521020F762090C4A8F5A1D706D989B1D7037CF6FDBA05836908A27A45856F17BEC52350F2946A4717CA49C05DA6B145836CCE0BBF6EF1095B37AFC984DBD919EEDC1CF14B67",
	mem_init2 => "FC8D6E8D1F4E15CA405B356E452F4A3FA9FC067BB832F5C623DBB53C4028F6D2D6446E4B96FDD92B434C492252A7075EFB97E7079CDF42A9CFC3EC13E37B2C1D62652C4E1E584C5AB37AFCD01DB405EB545EBCC89277EB1DBC9B2338264A03A2DE3545BBF4F1DAB3323F11C522A3A4D72B2B33CE23A519433ED742B2BE235995379BB442AFC808E0F6879A0344E1B2B70BC6C9C7A89D9107FB1BFBC6BB8AC5433B12F3738B8D3410D4551C197C73EFBF573515103D1061CF0FDA67557DD79FFFF62AFBDADC39C91C891E5A3734E1D1BE4DC8BC50C9447F522487D4742A989A49352BBF29A71C1171FAAB3A1AC1F9C9DFD7C3CA9B2DE4D43F49CAEBDEAF9ECE7C",
	mem_init1 => "B7120B8A25B17405F9B525075744F73CD2ACCBEF08DBCB9B741D447D927E02BA65231190CABF38F8E603998B51A4C8F864C26DB339390DDA37199270B57BA342522B0370D990D25A9003C6A6AA6D2A30F4D7FC691FF27403E7AEF4E4CF3ADC80D40EC4F64E05BE57B68F3EFD56402151873A6EC5CFB46F1ECA7AE3CCB64E4977B2AAE94B43C74AE10721BB98A01E2B87B7A6979AE3ABC1A7F9181F0801A81A81E1EAE29A83F9F6B2A9A2C63E22C4D0A3F910F4F4F393D033E2210DF11B4595CA4206529AC581A72D94B53126B5E1E18F10DED1328E8B3E6301AC9262F5872D1DAADE35CD0DC02AEDA9F46E2F843FC7B83FB9F9A8E92752F7624FD5361F263D6D",
	mem_init0 => "C675C4CC4920A846A54596CBF63A4084F11585A8C7FFC5CF51233605092D6087B72CFDCD133DD691E3ADEB1B3CEDA2439FA9E9C7AB4639307FA05963DC0661C3F06E6EDD06500B847B68FC10D8CC8A88C08AD67F1293B3ADF7E17AE183E5A01D7E7446C584A5A521FC1167CED0DF834C123A664E4818D7018754DD37E638FA15E1789CEEAFB37CFDB3866F0F3A7DE581D13D5BC28830638AC75A4A27D798F2DD5917A1B7E87F6D43067DFEF91352CD2E32EEAD255D6EF2772AEC935EBAF2725C226D41AD14EA51B0CF199EE6EDD6E3FD50F5F71371F4527269DA0AB19D2A7DA449EC49888D9E3668A53CB14F11A98B250795F16135C16F33F012317064FD79A3",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000329260008116480C96D299C06F8EA06C87F28B4D0C546FD573F4CE3E0A0D4D566F9409D0DCE23D3B21EF99BD0706470477AD25139AD593C603ED8E57033A26C9E44D84E831EBB4FF25B0A82D19E56F85BD952DECCB6C085BAF569A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "55345B88F35E42EA21968ACB8C2E0700625989BA649DAFA7C0A9B3113BB68331B30DBC05507253753D2DBE26F37F6763F906447557F254E62911D11CDEB4F40956582BAFC19455460B51D58A224FEFCC9FEE505396B3D38C9E122A1AAB44ED8A44263FC26857BC9D76B780BFFD0788947026A75FD5DA27953E4E3C3CBB51B0C0A1AC229AD52FA0411B41A22183E8E72D5372862C907294AEB36D3DF4C0978607223DC3E647B10BBFACE285DF338FC3BE46A0EA70EC1EB4850C90FA46428A4695F00C71A70428D091A0BCEB189D72D264B0D49FE630723892DE4DEAA5AFC1B21840D45ABBC3511507E66BA0860838EBA41CAFCDAF74ACB921BFDE269D664F0034",
	mem_init2 => "1BC999DAC2528C115634CF15A50838D563190094106739B4FF2C8C700E3CCB0D09F1E9DA144948311C810B0309B87C4EDF7ACE621E5EFCCAC7264A52AF787796A3DC08E0834C007666C002BBFF6CB283AFCE234895C460D8EF8C4445CF8436C00DB5ABDB688136421589C25B3464B30413674ABA7341E9BA153C88F5DBA90B9A8CC9B247BB5C224FB5A80449C6CEFCCEDABFFD000AE61CC9BC62B5256B2A57873B3866B6802E79BEFB2410F18E5459E26E2C82919004E4578BB6E4D2A2B4F7B4F4891969DD198419C2FF9F9314282984BA52121DF8D248019346EF281F94E9A6111A3244E5146DDC97E1178B43B17014688631ECEB88154C97636D05A0E83D01",
	mem_init1 => "7BD827BD2FC43134607B2269D1677A097220FBF6AE19D97C03279D30A893B5AB64885A5D62C9D94E2A551A0A15C0053A8B9EE6F9E8569A37F6E47013FD5E7935FA6962BD25DA3C4EE37FBB38ED21AF3C24868CF262DB73DC25E75417F92733D0AE129E90E0F02D1625DEC0B07F9DEEE15E8374C93627F0EF94AF24CFD802D9614494D89C0BA276E70F536DD76B439DDF4DFB34795F4EE2A3CBD90B903A34A647D46A806D5F00B506598D79F7312CEE05788E7E147A5D207479A00711DDF42DAACFE46CC2DF19907C1088C983DA0F400AF49D97F542DCD3C8945FBAA84090FD1FDD3FEE6ECF91FF836F7C697B10DB892E75C3D308C07B3B214C7042D12801DE1F",
	mem_init0 => "9B2F8EC483EE320AF8C41FA984725EA7C303DEB92FFD0AEE36CA249C72FA019335EFE6C247BDEBD4F557A70FFC12FA0B5B2A3DE9419477156CFA9DE5E3A7C563DCC35216E841F806E7C3EBB2957DCCB144F99084C0F8D408F407225D62D6805D3B7A300055A0F06C73BB7F7CCA7C71A3C9A3C4C06DD532F391068D55C4EC6A30D93A5E0E8F91E8B266D5EB3C732C2F4900EB419281B373D437599152BD8F4DD77465EF2ED7008979DADF4B8107571B7EF2D2B8B01B3F2D0A88118BE64DAD4806747B0DFB9D3085395D3242005CEE98E8C21688E2EFE36F959D3C26ABF89F8F42A07911A6D415B6E3AEC3D6A684C88093AD58EC7756BD79651C55F367B742504C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y19_N21
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w5_n2_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w5_n2_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a357~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a373~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a325~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a341~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a341~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a357~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a373~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a325~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w5_n2_mux_dataout~0_combout\);

-- Location: M10K_X26_Y47_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C00C1CE74697BC57FB6297DC1D7B9783DB4691B1A6739F3765FDF47A2496DBBCFCBC93754737F7550C9F5DA5174AEFC3EAFD07DEDAD84990D5B61673B18CEF83DF52C162A4102DDFA95D66F9EE017029DBF8F8AD5FE4749EF3B7C4E3EAF1703A82052429894CABE9ECFC26E2713A3F8D8634BE5319BA4FF89452BBD484AC64C8821C9EBD8D0C6470712F67A0228AC02BB1C834770D5402F1BF6B871024C45D2FC784B820F5E39D6ED47C5D99C40CBBBFC219301A2C68A84E90119C80A9B44CE81CAE2115DA2938F19DC3DB13E4D7FB6D3D37A3C00CF5F25980567D5C55736458C266FA89866C631E4331BBD6706CDC65321B5A2603FD74E2E51CC9377353AC23",
	mem_init2 => "8A1AC67534FB8816C2DE421515386F0716A161FC885BE741CE759BA1064C82D45992C18E5422D89CDA84780BA754F13A4DBC785BA15544C81D72F8926122AAF98B0034D372699F22DDBDA6C1B1FBFCC11E69446D08829BD8819C40570AFFAC063B1C60FDB6DABFAFAB540E95618C168D2DBDD6A10423F8A2B8C39166074C533CA8D7B4F12509B9A268435D0CE7EFCED30D2C1E5C5368CFDB99FF922A1DB36F37439F057E44840A5006C60D584DD4689694769DE31F42943B6BE931669E3841FD09A195144A0F2139EDE4AFD5167C398190CE85B54AEF62B7ACF6B863539670CC103172674F0C53BC5A0671D6737579D13226BF34826B6024B6E64B83C41514FF",
	mem_init1 => "D4208BD7E906B5222B6DA74B3C7B44691379C7175B3320AE849799A7350A6581FB2F34BCDA1D71717E24E18B9B2BFD2E1C4C0AE2511E9EEF435260E395C0055EB240153C4BF23C01522D6909C0D03A1BA8EE61F9AE2ECD839B8FE6715F28DCB45F54B037DAC9EF2DB6F5F2C2DA54F30B6B91F7090D80A00BE53E8C66FF1870545260ECFE25569172D94DBC4D0951C4B93C8AD778E9E62E1439FCFBCB0D317522BF5101B3878BF3E9DE5CF062D432B47B0FCB55353B74CB5354D9731D338A33D2B1B1A530DB8E850BDA6055AFF5445F9134C60E84A9BD0156B75FC1199BABADFF19407E9B1523BC7E7F46C5001A7125C3B72A32AC4A33BECDF3FA10F6B93E098F",
	mem_init0 => "D068050F9EAC71DA5D694759393D1775418BC7B7F44DD473ECB47922D2A48EC796CBD17D7B78EA10F2B808FEF5C4D1E155A9B6565C291044803E0D3B35195AD928934C6F2EB63CB824BC2B09F1196D8FB780BB290A944541022EB5536DFE03E29017C6352AC1D96E8D9ED3E63E1620EB358DA0453199442B394ADF926D88358A112FB7396AFFEEB18CB070BAD8484D182422D751628EF04B68BD72B139FF7F23FADDCAECF1B88CFBF37CD5A54FA043195D91C256E6A8058E3D080105D6F1C64B070EB5E0A03715EF54119E7C74EED7F99481A269A2B7664C3BBCFF2DDFFEE8847C10CF41FE89AAB21E9AE81F61BD06660BD6BC283CED2C829594E58C51C5BBFD",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y40_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0955D472676C5DC36D8446403D101506A72540F55B1C47E7350C65A5334E260DF2367586E9D0D6EBEC6FB77B995F363552CE931BBAAF50B4091D6F6592951541078FFC33F02385F447938D86C1B443A8AE4A112E922EF2C7D9BC6E5C22FE726B3424C6E587A7E96689A5AFFEA6D76C0CAB14095E1ACF36A9BA260B9D1DEE7E5260724561393371FD07B11BEBE16C9F031A9F126DEF8BD626CE01F97B8C7FF4AA60AD2B1EA17C40FBA80046BB4CECC4E45EED94FB35D0D6469E12E338E0ED979FE280074326877616877466EC04ED5587C423B2E96B50689DA21DC0BA58838C14BCCD0BE9B1A13B848236E7A354B83468B2F895E0479624078C60B5EB6D72C1E7",
	mem_init2 => "867CD8B45D43BF8F2346CC188CA1C8762D695BA1D800563469366040C9841073839D44F92E89A80B964CBF48A6AC20A6DF82CE6D7C7DC309611B4AF63C61F9414584D54463A0704A879EFA69256406E7C7B7051E956984382395583FEEA623B4399E39F40CF64BA5B00AF0169051BBAD54D5483CEC18BADE25B088011715D8AEF0EA0CC30569EC1F932442CECD90BED294F493E0EACD5660204836B1A40DD738497A6AE3E9C87B06BC81BE6FA2CA34879D0F1F95907899B1B1A9B0A95B2A55064A425633BB23C49D1451362EDE7A24ACFC520EA051E80AE08B9140E21DA4DECAF6171038A367E362FCD6A8E5F0E134DC45277CF265FFEB09417C69F01D12946B",
	mem_init1 => "115647B4FC55F9016427A3AEE31EB6365F933A75948E2692E5C23FB43138FDFB2A8DF002FD6379B96FC54C1FD463ED8A5369ED821E2422953DBCB247E230BEFA327CA53285FFBAC92A79995AC8101DF1EF0B204863C6E4712C341C97A6B0CAFEEE899D12162842D04B2071B3671FE353B551590F6F723D1BB33FAEC3999098F9BDF3A0769B60A3FE05C9885469960CB273A824A838C15CCF7F4F891BA31A1611C9B39C45530079C9CBF2F4B97B80236AD05EF1A117BD410BFF36A83B0DDC7EAC7F6ADB3F4F424ACBD0082FC83EAFC138F5C52F2213F705457198532F54467F0CBC518DFD03A3149F4F5E533BD5141E4B85E15A373FDC2AC5DD79B33053106146",
	mem_init0 => "77B764C22F20500FEC49250E5770C5054558FB1DE3C6B4BA627BFB67E722D9B781CF6FA29E8D53C358037CFBE892CA9D9A2FFEC80FA5D4C855460E10342D05F81DF6C27D1C0EB1B4EAED2FC439E93B007C9D657D98618D978B1DA81651B706151BDAED43A82F4319BA3A7ABBD21E7728B276A2A61C98AACE3192F9F2A3B2C5FECB2E98833F1A0DB891B42D415FF1AB3DDBAD1F0FB96AE1DFABDF253A497A4D6A61360FF8E23EB696A3DCDCDEC64FEF6BAFABB91322446FA0C3AFC68E760818A1F223D08B9AC3A3880C7BC39A5E26675F07A9C97CC568A5E38F9E5F644BDBAF1529E0216429DC81F1021A1A2E2DD5773FA460E8BEC6DB80EF51103233A35D15D6",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y37_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "E36CE9AC36C33B13FFE3307A812B9680D954B3339876B4BF6B163F0385DDD061A527E6A751C884CA72D0DE6E9BA0340C250244492ABFAE9D1617BC54A3F422D2B1AEDECFFD5E72C03366339348F9E7343B965584E81EB34857EF7B0C72A011B1FFB30A18BD612BA1EC169CD7E285C808C00C09748F4FC1FE92C90B0A2F16B1926CB5840FE260E4FC0F3310A2B853A81BAC88ADDD368CA935E139191C6C18C21CC64828B3615C0F30970C07655DF3EF906DF6ACD40388F9AD2C4F10ABF802B91C9B9A99919DF5795DE7203CCE8AB798B0C728B5473BBEE2B40C4DFF0BB0EB7DD5BD699FE178AC719ED60F790A2CE4F4BB643E9C1DEF3FC7810F2F8BA02E9DF8F1",
	mem_init2 => "50700E882607CECEDF5B3EBD21E48BDF3F90E04794AD726B6DC8CD2E50343EE44F20EC25619FE416F1E54DED5261FC9F005CF5175EE69A9EE1BAB4DC7188761A852E6606453D6126D98E5527DED78A133850CB786322811EDD185B6CC24FA83A3F6815F31E4D503981DD551EBAF3D119E5CB3746DCB184BEEC4712BCF29A5BA44D8221A3FAE860E17EEAB6A47212F5CFA7044C447F45E387107725012570F07B33EA58AA3485E618237E9CFA074D9EE4ADB2793F21426C9280C228A90B49624400AC40D5368043604F2F39BC656627BFA2280021AB3599BE4FABF9BA2F25ADA74D40CAF8A694B4A56D65C7F2146C368DA3135D45E3585D1577B2C5A217058078",
	mem_init1 => "A3A6985E81DE3F267BD3B6C1C8FE43928D8818EC3DDA45F2F75D39B8B2D519766DF3B879D21142B78812594853A958D239D0776F6B6D31C074068937FCD5267E94B43C11F561B981EAE7D2FFA7428C89396ED4987C542B956809AE15ABFA901FD4423A11F44A36B2A4468B40AA101D4089E0F12CFC08CAE835486A884CB4A0D53EB3F1567542A95B986724CCED58FB294C1D06A58062AEDC2C66AC0438C7B563373FD30EF93E4E1146119812586F4D4B9E4B4A68F5B4A2F41546C1CDAA43FB4A5AF380B10B7C1004CF7272C590830EC6A35878B6CB70D6DC3721286507F2C592BDE3F84401A4564FEB80AA30803FF00001B98800000040000000000000000000",
	mem_init0 => "000001FFC0000000400000FF00000001D00000D000000007E0000000400010000000000020007FFFFDFFFFF9FF47E47FFFFEFFFFFFFFFE03FFFFFFFB7FC8BFFFFFFFFFDF907DFFC1D7FFFF81FFFFC201FFFD8000E000000000000000002C000000180000000000000000000000000000000000000000000000000800001FE00000062000000000000000000400000080FC0000001F4FFFFFFFFFE0EFFFFFFFFFFDFFFFFFFF40083FFFB3D37800000EF10500A020120000400150018001541080000001003004000100048028020000010080000000048885094021000202000080204111050000100002100082008102000002002001024001834520A00C00C4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "39F9990AA09EBB164F883D9F21CC27C6907B5C4846A5683F874DBB3242824008D64EB49B0418C083258D1420500E6C4EB37BDC68B5DF3CC1AB0678F8F2FC15BEFC69B94DE71081E5E44BB85E5E5E37E9868E5FC8E8E03DFC270A8E197900B0E19079E9811CD87E926D0F814101B4BB905B2057277C19E8D2E4C0B43AB694CD859B60C5B56972469984937D294DFCEBB1CA7186B8B45117A9FC0123E3CF391BDCAC25561A4A035E09D9135B2867ECA80E69036476E7E304FFC8DD3FBE7C6AB95659E08D22137B2431CB681F74C561038A0FDD35FF85B30C839F6CB84B1691805E03B9F97825F936ED160D714380222ABE68D54F92A48A7E676E7839F81DBEAFEF",
	mem_init2 => "0EF20B48E7362D4797F79C156EF96494FE890B20FEEC1CC5B480158674DF7A499102F9FA96E3C6459D1005DB630093D3D65218BB07F77DE51B5CBAB6568A24153C127B8B71B4A254AF9499F32032BD98D0E332CAD1058CF904316132DB1DAEED32618B6785667C8FA51D00310E2E47ADFFDAB05326A280FAA110CED0C7F829250356E1B2BAE6405B3F4302AE35471F23BD4723D742772E7FF4244E8E3694290F7B1C27640276EA98A143A16B68588C2CFDE679336A202575773E1B782518D848075731209E474834FF8CA7677F6D46B9494E598A2D34CC866968F1154A0CBE3B71C9AC2E8F3CF76916062FA180920437392DFAD8F1D00ED7C088C13B4DA13849",
	mem_init1 => "209F3A1006557B392E2205FA9C1D06BDF0E79A7B7FF942E52BC2611AEECCEEC18CBA3E591AD545615F7591CDE29EC9A2CBDA91E3778B2F8D7B813125AFFA16039020EFA296446295C95E4F15980E11839FE969E71D7A75BB84BE856452FC210E79740A9FC92C1E06548D084271051D44D675584CA3B8E0C003F0C53B787A5BCDBDDA6D73E7A77CE981BC0DCA118A1D4FFB6A7B35796172B0F1266ACF5DCAD034E6FCA6E7EB579ECC27632053A12DA6FCC03D3099D78BF787F7CC436040EECFCAFC54A0CB12CAB4E9D7A565D0B04FCCCADDD9355E385F888DAA67D3A7596D954C7EA633767EC94F1A45396E8FD91F8A2C501BC86DFBDB84C889E769D044D970C3",
	mem_init0 => "E7041E8ED9D017E333E04364C23F925BA4284F9B5F995176F45A8A161E211D093BC215E2B5F3EB7138B8AB2B9C61466D05DF085A4B4F89D255B622100FAE7C10BE521471AA09F95E4291B680304E09F03348568019EBF7E01F408A38E5930B41C8A2480BD41B069F4054041A3306978711E6518AE07EC85BB51876469776F17089945FD267A30E07BF629DC57F7CAECA593ED694C06F2F42C9408AFAF472D81D27D31717A53EF74A330A16829E633014CBCB6C7528F46BFE3AA90BBB467851F6B8E1AA4621D835F6B9CE24E5388AAA1FB3E8E57CF6C686C26C61F361DE4C6EFE3BFFD687D760F632716F1F52C5B4611F93950AD017602FDE617581FD376F4244",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y38_N36
\aud_mono_1~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~34_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\ 
-- & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a53~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a37~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono_1~34_combout\);

-- Location: M10K_X58_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "AB164375D03ABE89C2ED05D2C548D5D6A93A376C84037AA9ED77CCD9A63A770E1E3350494DF73F2D5A68B9B93BF9DAF55E393E39C8EA5CBC1985C30460BECCDFB6CE9E6208A62AC7C556323E223AF5D432547AF21E643F6B321447FC500B5817593048B9D86783F7CFCB23C5CB700C893D9E94BEC6B360D5686833E578D4EA35F9FE2CFDF1EC1463746812919FAF2958B9415AF73C0DBD01E33A20CBBEDAD114CBC5C394C4DD97F5DA1095BC28E1039D42C6E84E826ABE83BB3D70599913C7DDF6B6F8E577C8BC56DAFDD6AE65CC48507F54A3DC0BF0033DA7BDD51E9C6E1F8CB6157B09915DFA7F329C1CDB22E44A94E3C094BECC1406DE4C58B36CECEFD854",
	mem_init2 => "7E7C391E182D7F9DE40C27329F79EFD85214142E797BAB77FC8A1971FF721D2AA5F67E0169E744B50A5085AEAC244ECFC4F412BB714C55D350A4F9BA1501FA2C418ABA742EF443F00D117A709240A95434FD4106ACFA90105769C4C15A61FA24047B1F6C1315E20F1DFDB3FFEBBF0AD2EBC79AEC8A0E3A3E2B3F96E1F91022B59387D78FF21DD2F883BA843CD14C4262A1BD2772CDF47F3837E3515758714288A60B7D26B807124DE7DB3133089C0FE6DC35033A45FD2E59C5BCCD386941F7CF2A7B6E2786D1670EF0B710CEF67EEB2613487C6210FCC7C43C9262A1546BF97ABF8DFBA1762A59DAE1EE69C18A6CB9260709CC956058D9007C365A7534DBC8A7",
	mem_init1 => "AE9CF1ABC9EFBF004D23C0D1455E6CD27150EB4BF65D01A893D66E040B233B2F142072F0CEE838778DDB861ACC81E339D860440ED58149230F3E8CC27EDD9F7DE346E9EF6B0CA853AE1B25B89416615E85963B1EEF822E6770D1730D3E0640E277FB986E0149BD539542CCF856A7BA256F35C152D6601F87753CDA7A373CF4074E6EA4B32068FDB0D0301989D5E636E5EC3C984ECD2DA849D8588B7F1CD65E2C50EAAD2678EC9F16959148E20C396546B76A3CB21ABA79C49CC04AF86176C67D7840FE774111E8CE82DD706917AC04BAA98EE76ECAA8A65E9D5FF0395472018EBEB30A27960F2303B2C38BC2C9F159A8F73CCEA1A83101208830F88944AD740A",
	mem_init0 => "A37830BEB49E3315F654247FBA8F6BC0DA5801340147877B82AC9C15A09247680A44652D83B69F3BC765EEF94E172AE7BFBBF51A91284EF1CB18310450B342003058ADF13D0AC6D06006368DA4FD2535F086629F64D8F13E88569C6B1F25C1DDA95A6CE8B81DB418DE0E94F096A146E6E09212B3014EAD39C8650F840C02D0C9F3FDC7B9899949BC91A89233F454E69969EB5C93BAD59BCF0681CCE219B1FAAD1BA9374395C8089E0EE8B0B87F92B8763588652700E79E5F1F1906951C880E365190525EC27A36BAD756DDEAFB79A31CB18BFDF6BD04EBC3DF7BD6449998AFE12CD80AA0DA2B7EA1C2EB22968ADFF0D63FD2D14043803C5EFF91E9C054BC74A1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F9659FF37707C7D7809D1382F0C873E81029751595019752A2FD3A600F4195F93B6759FCEC00D37F8D860E42FDEED1C66385B3674323F1D70C07BBFDD156630589C7D2E597ED5636FA9284AEDDF2B537D372647CE82E8326EAC30F611F3ADD95653BC4DAA55B3FBE290F8EDD15A305C6572B555CAE3AAFDF990047BDB775BBFF5C4AFFEAC3564CDE49768ACB9C17CA9E88DEC5A88812DD48E0467DC07DAD1B1A1D4884B820655D6BC1FA585BD2C4C6D883E0C2360217DA45212640E67B681B59B48202CBD51911564308B011793201B132B9D18D08713641B2A910BB39E2902BC7C1B35DB6A3782D09F7802132DD85B34F2B3BDEDC3BD4824457BBE39DB812C4",
	mem_init2 => "DF93A2EA3D03F68E90A117347E8E904ABD408BC2E04184B2E85C8D99D2087BACEC6CF6729F9192C8C4FD3D2A7BA622630ACA948931395751BFC8D6FB8F820D788B4CDE8D3D27CE7CCEF84E3D11F86F231344BAC860CBD21C1A0DD6EC51B00E9CADEF451CD89AB0D1BF3EC9EE7039567D0E8715AB7E27FCBF38D65D764F4FC301B8DAE7E06B9F39A12F9CDD5AA791A615922EDD0102A041999C40AE797A6AAF5368F0C7F9B4D114C948DC1DEC8B512EB9C6D87448D6EB03C5D9D0767594B42DE355251564D953934B784B59F101238CC810646A445772389F72C285C9D1CB66CC56B4DD6DB4B89DC178E8A956D5531CD81F3841AA0E40EF6E36C234B5E798AE25",
	mem_init1 => "37CBDB12B278F23CA07947EC53723A2441C84D74B7BB75C72DBB5A345611CF82E5815CC3171437040859ECB595AF6704DE718D2DA2E9FA0D8D0723EC3CBB0A71B7E2AE1D107851FCE47C7ECC2307D127EE228EF8CD91708DC695A6C10E00FD5456D7974A0F9C668CA641CE3D85E527FFF8835310512457631DBE311685562E172B61762F69AE861757058FCFC37B3EC9E0486A1168EF8B1A4DCB42848F08A195A2AE5B0E08DC298A90AD33519DFBE4C448C6AD2EF15446C3FF789BB56A9193EFFEF295248A760D439BAC248DDF5D3D3CDF04333E5F70D5042BC45E56BFF395C7CD8C67A3464B9A980E429B146FEA5A6D34CBA2737FC337A5C8A9D77BDD5C99AD",
	mem_init0 => "462180045CEFB36A31664C389B3386D94A77D7D30DD43891E81041EB9D5641A5A28279B8D46FAE0CC29EAE36C3BC85665439F213B2F8208AC6D155DB72ADBECBD8C79FA859BE54337065128893B60AB9DE28214889B47A28A561FACE29AEBEA3B368ED7D389F9F893ECA888995D40A462E1877B3F0864A488D96661C30F3703806FAE60311F077CE23FCEDD45B95817C76E72972ED80948357FC60D0F43BC41E780A65BF7BBBE450D137DC41E73A30FA7D9DDBE754544045EBC4EE282A36A759E3D5B74109F0CD852F7CA6CAC172E3D1C559DD7CF2FE2208508E2BF429D81C81EAD50AE460B3BCCFC56B2A0B9E21B46F7EAEEADEC0C9DE2DB00842665CB737DD",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4946BFBA9847DFF8523746BE9A4DA8CB93AB952C56E603FDD24DC19928F7AA32DAF2796C5B0974A32A4E4584B88F66F3CDE5EAD6550D45521B693AE83B0624EB4C1663FC735A67F3C7F5682407A83D3DBA4ABA155E394E05085781EED507C2C94488A5A31D98C67CCB0BB523F0111768B8C91FD3DE7BFD844B2674CB8D18C07ADED62B1DEA2FC08E25F6E512A62B2D99389206BE63F1D1D83F80DFA36521E4B9BAE42E6FE506AED8D7414B138631F2987449C6F199A38E2B514387167051F0F444AA486CA51A7B642D8B7B2C7296A24D039165660AE205C67100C9B463AC3E0225351ACA9873A60D24E00CB72A1E90551448C80B91699BEF185D2A718C776887",
	mem_init2 => "F2EEAD9CAE2A80D1DA8959C81C019E386F5BD32D8118AF82DE338432D55C53BA92CF20EE1BB30E67DA67521D404B6CFD81C82EEDF10DEA3995F4455512734246B1986B95DAFE0DD0D9639958666617D068267F457474EEB9A2EF880A0BDDD2A819857ED26759046158E2CB069E4F752F84DB0022DC62B18914EBD38AD6F369F88BFCF39AA30F173E09E6C502A97ACBD922E1082C2C87205E8B3D64BD9120BAABD898782435E2399F310F5E62E7BD0180CD8769059D3181E86A844A0E0144246EC96619F88C26C83622B543A82E069549D92ABF6A9B4CB4918C9CEB512FEC0F5C4C53E6A23DD77806A9E0834F1763FC72C2304D475DE9CD4A59520F6EBFA975D2",
	mem_init1 => "D8F3771B74D7CE28F3FF9D175F5E4EDEBF4E88433C64BB60528E1A9384EA6A111A1804590CC77A789B2CC339AD70B8E4AD5E0D5E33F377DC8FD062FDEBB972A341E4D23716963DA9F503A3241DA9C12BB5B52B1CD82EF8A445D2512CF318840D247C40249463932C2D9D1161D0A36F8BC07F5399A377C438D317B61815443F7D0F64BA79AB2DFCDF172BCF41969D69C7D6274D4D0E95CE32730706C4CACAB90D9EEB5533462ADD602C85BF6A770FB440D11941D02C237A6A76479CA5F11F0BB0B3EA8E5C13BCD1780E01B6B4507C3C4B0D22F5C2EEC153791905BA620D9D8023DB34274B1843CB8F6BB31A9C137671FC4D2717AB1CFB1693AF523B926ACE0D9E",
	mem_init0 => "81945DFC368874C67D664F118AF5D3A5F8B85985D3186FDE2C817725A9F6086DD7103A49B9347190DCCD50D9E3634CBF79A776ABA9BB2E5FDDE7AAA2455A422615D6CFAFA2E97AFC374F23A33AC15E546AC2A4CA4832FBE02B9884E158A49D73B7D4F750267A1904BB0EBC98BF5454B1534447F95EDDF370512E16766DBE23024115F50A5241773065878B8A654CF07DF076124AD5933CC7B306806D934B784AFDEB3500E7E2A08B73A981F1B7473BEDFB973D0AF1DF0292EE48B78F6D765EC4CBAD5DE8947364D37A28DBE034F1C323CC408C4B2C68124785448A4F8CF0BD9859103381D12A58292211A2691FD50A982A22F1E336165141B55455A39A6965E5",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4A1498557E975C3EA8DE01E8C38718D6A43E17FEAECDDAA4F8E71A8AAC1F34D282D11F351F354EA2EFB2A24EC19E9BB23140967553643E6181425D0F82C4E84B730595F95EF39A675F0A40265DA2743A00CC1D19507F65DE290364123DCB7CBB0C9BDBF94085726EB7F2A9A455008082A2040142800101110000008010020422201010000A0104A01000401A050004032011008441043000028080804040000A08090000008008008433FE9040007F0020B457F7BC9377B6B95DCA8EB9EE36C9109B77F2D94523421C8DBD00FF88688E6D602E9C6CF9F2FB3FEE1E850A7CED029273F5E7CCB186CC85E991EA70BBDA912CA523C149E0E0D8EC7316F256AE0DE4",
	mem_init2 => "ADA2522E09D8E631ECE47807AB84DC7D8BE4BE155E8BCE014632DBA1B5A7094255CDF7046250A5480F3D46E71F63D1D32C0994FF63C422FE7D463B7A6D52FFEB2C3A80A768E6ED3A6B0FFD590B3A3AE64AF39D01C22453C6752BFC20DF53B2C7F75A4EF123D0A27AD89B0EE4DB37EB9A1F7D51F1D7E91ED4C336FD7460EC25B852C89E7A8DDA1E9AFC5A22C008706031CD1463CE2E061F26ACB404E018D0CF78966D32C8590337EF59B958CD08E1B27D264A594D49B0C1B5518B4F70C82B3D0DE0C7F99631FBF01BC7241C5C63D5D5AE872CAA94A5DD09D8FC13D863C1C07A52B16D64FC9C7ED01B4C49467766964D34F8B21D8A874057AF11AAB29280953CD4",
	mem_init1 => "031C98DF425357190909AAD193180F342347A9ECB469C022EE3533E369299C47A5EA7D32E48DBCC09E75E23BD8199B0BF4E7B428E65DE1A84E5B3FAD3918F5BA63FC3B2FEAB0EA64779765A9E20F2F92621C9469711CCA71F84231A7D1C82FE7D18A3C8F6AFAF73E0A10005012A6ED9F8B7FAA0F8E24789F96230F27C0422D721BAB6DE829587AAFD7498CCA010084BC715BBA1DF32CA69ECBBE12E02732010C4C31F110E09D3B03089C8D6346D667658C1C1B80BE586FCB1542C4899D4111AC2A2F2667C66C593353A9ECF344724A7316E6E5F1301E392FE20D406B69C0F78D6979CD9C232D456279DBDF23AEDB04F2C0B7B70D12E2FC74301024D0C7D7FE6C",
	mem_init0 => "D9B5C03C596F515DAE136A37267576D724A4885A75DB55A59B501B1FB4152DCBD6BA5D7E975AE4F4C10426AA497EA80D05673A3C16AD4CCB44E4F7050716EF18EE463B290FCE6DB026491C299DB68DACC2805C6F52F7DA43C01EFCCF71B0A1B7652C4C9D679F5330AC8F8C075D322186C9296FEDBED8BFE825E367CA183113595C28D8BC33DAE3C66DD103346DD80C74B83B56B8FF20815626E8517EEF826FB57927318717267B432A48548B61B0C3D41D737403E731A86FCDB5930A8960B50EB236A5BAB43A4A7867AC512F9A6E16E3D58239E648C71326B45B6444336E982BAEDF8AB18994DF6BF81F54E5C7B1BFA9AE8B4D153E38FAF5E54FAABE498C22E4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAOUT_bus\);

-- Location: LABCELL_X53_Y11_N30
\aud_mono_1~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~32_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a197~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a229~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a245~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a213~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono_1~32_combout\);

-- Location: M10K_X5_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "38B01269ABAC19A7CCBDB131D501047696951CBF70B9AC2D893E15EAEF25D6843C0A8D0B7F66FF7CC190476A53F2E2E2479EB40A417FFCAE60D077F4B7D298BF68015F1780E85EE3E5D5309BD60685D5E50C61FCB153B406C239CB7CA7E878D2A78F16CD90BEBE8C09836DFC911C4A26F362A3926944DF50B5CB8A8A0ABC2463B26790028E9C15CD5E4AF22B1C91D0C47330102735C82DFEF5918835C0F46075245749CB60F9004EC9B8DEC0C0209390273A6C66B324947EC0D9A58968DF053EEB6C980719547000D893ABF022750CFA707E3BE674AC87631E297A2C5C2748116C47B53D1584A5AE826956309F83BB4ECD64CC6BF5959C89437D76CD9CEC415E",
	mem_init2 => "666E7096AA8E97C8E99C2B13AA6CF62CB8219ECB1BEDE93F31D6D455A6218703DD77EF4093049254AEB9B610C1C880D20802844EF3A5A55403CE39987504CD137C8E5389E8302D4B1CBC340748163D752197EA13D50F52D26841AEFDA35345FFF8F8040202000886020005550EEB093D785A638E3A3E88426258ED38A507246CF5D4C7829109A7B0EE14D934C64A16F004F431C918A83B794BE3D82DE3859A253A7E6C2E04923976961B80D8B3814F8D994F0406CC093A5A03B4BB50C1CFF2495E5D5731B7004BAFFECEAED6E308D8E4055B8325D123725A8150906288EDBE14DF22B576C420160829177B8038F710930E51B7C92B30841F9FBBD1D80B653815",
	mem_init1 => "9A38765DEF3515E899C3A1EBCF11CB4CCCCD30E0EE6517303817F5AEB9FC2D14CCC20F760B28FEB2291B037AFD5DA27D21C0B4946937CC6AD39BC2D8ABC0B7A6C6F5F09D82AEE712B86CFC5D059758F5430B7E1CC2C52DE424AB78795B5EB12C4A634B5B4024C70F2866BBDCCBF7398C60EF41EE4A6B6734A1042FADABA778CB90CEA49DDD3AFA3873678FBC4FF3A4F0CECE39955AC9D4DDFC2999CF94AD92B5326AAD4C55A4376868D7EF10FDD57CE2E420394D3182B9CC0DDE6FD1843EFD8F292073B9D8A30330AFFC8D17DD1F17386ABE36372E290163CC41E377537BEDB2B923C6B889E9C46D477D99BE2D23F93219D640035BC6F5218E43F5C9E538A5B5",
	mem_init0 => "94454979038A1D70B8261643802A139235DFBAD1D21B9955695AE3FB2A35B9057899E74679C8988E5034E84BC51D9D8C4EA1F75B836CCCC2AF59A9AD94C4870216F6A776E6F73419A4382F94CF1F3F6343D0DB423F4FD27C57FCE689EE0910F16B3E735FD53424CD936DED4043D9499636B66EF0AA18BEDF40089F8762615277312004E6FB408FBE5FB3F5218C58D10F2F8ED42336D0824CCD63A0E967701BFEFB2486A9386E42DB8C55B92A78F936BDB52AB9AE75E267AA9F93242AA6005231BFF02C9DCB69B9993DBE9198959B2AB4CE47775BACA89B8A17E52B6BE2039FDA6F330109174A6B232914907D7E2D6981F2984DDF88E1E05BBA9750DD3FF76C97",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "850C2DD7844827B0D59C6FF948AC87FDEB1CAE805B554046BCBEB1725AD856D7B3FB987348B2B2F093597CDFF8902C34DFCCFCCD646417C3398AE638238942285ADE53A3DD7EC4C5E3EA1B44D2AFDF51FE1D6140C781D5B5B403B7E963F8B49B650C99E4A7C9D2C8076BE4AF66ED8636568F1D0A82E4144BDAAEFB09398B1AACD340036AE0ADBD0261303AABEA62B87AAD49B9A16683044D739689849CDB54B09E8398EA95DE767CDC8C45CFA7915026A1928F00CCA024BD321845BD505A72C39F763128E49EDA04D3992D937E8F2491488193601AE8DC58CAE88A2214E40DF561706513CAC6D432C32D8AB859F56ED63395D5BC3DA174A32592B2A6632760B5",
	mem_init2 => "1FD8357A7EC102DE8628A4B0E55032AAD9357C1F466AC43F6B3F1310597AF89ED08CF5FA7323877930250402DB650735CBB46406837D1EDB2E6905F1A2F24886D59E3C04BF70BFB2A45C31F3723D56EEF58A05D841818F58753F9497CA48154B49562D8C7FBA086E67F9C016A6F012F5B18F41C315CD03DA6E1E79FCAFB5C192497D539988DA8392A8483FEB9F5E5F93E4F6E86BCADEFA8B2B67EF55835F0DD109F13239DE8646CE97710CB4084C6C7D941FDCCBD0BDB9E86B94BDD385C11274E6F64673AA60D1840DB000811EC0DC2B767998C7131795A9859FB858DA630B7DF5696BA5F61C6BBE12664FA9706E4084FD5B25CE74A7927907755F18F1407430",
	mem_init1 => "11EBE15B8522EEDFE29BF61567F4C065E4D4E6D36CFA37FD47FF93BA76F2394D4086689C85E721038B8A800C48D6F9A6BAF444F4A2788C5AC6E4C8B6B4445B5F26DBB765C240C7B3279F57092C1A1CB72DB49BFAD2D27F59350D70938482B1AA2F5630E087821991DD15639922CF1C9ACBAB0EDFB3D40EFCD54E60BE68F9F7D52D9D323C4FF8164697EBB3D1EA1D5F15A50BDBDA6892920976CD95B30ABD8190E6920356001641EC68E962E8C56DE272906C9EECE3CCBE39B3B7B0770C0736F56ED1D0166F16EB0DFB676A03294DC334D93B781247777F72A5F979292C5A4C2DA4AF74964F3D18CB167A4F755022A1B92DB4546EBBE42AA1D43DDB465A623A6C",
	mem_init0 => "E1EB5C626D9CB549882DD18A42D71B8CF02627895EC38760B39C728A4D26EC5F68AB83F1BE43B70B086B4D311FBA30DE5DDF4DC13467D9625C52885B9FDD8C860FF035CD5EE18DA87AC987F2488840EFBAA94A5E07F11E2416097819B55E8B5071A461706C01D88543C0DC1497A5E23CC2BDCA42B30E356618819F80A7AEB7B8A58C3EC4AD93D5C88341F6D97476E705EA18DAD95DE7E30078FAE38E100594D79C70366BF0B2909FF4D29A9A3F25B12C69FAF680E6876EBFAEBE72E374B6771ADB887EAFF59607F4B3BDE91CB5BBAE0361E7EC2269A1E8A008AA0D3601ADFCDEA0C263109EA2846C0DB72CD878148DAAF74175DF0D1D3E4BB7A9C204F54A1501",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A58FAD3B620F8ABEF647F81E17FE489DAE8F4A1859C5FB60BCB30101F4DD42C1C91701A48CC0CC71138E491E69AF77CAD37F71457103C96FF190519A6530A7EC04534FF0AAFEBBA5078CB634527015D518FA012AA6CEF29884F9F12C64F3BAA846DBD0DF904FD464802B66B79C3C3B5BE75275E1BD125414B1AA68D960DF42FCAC75086A5FFA1BEA9C22B2AED13391DAB988281717A1AC973A1784BB39FFD12E0E3A79CDD8DD6A4A586819A21F5CC820BEF42C6B864F134EB02F15A2681BE1DBE7D9D6B4D2F130E4022789F19C522393033DC0880B1C3580FEF57F36FC696B32B6044EA2DA1F58861D683E097EF3F1819CDE16088594D6A789CAD593FCE2430A",
	mem_init2 => "3FA1AD9A35D10F2692CC0D8A4EDBD41666A5B65CE3EEE8AC083E788047D11254A864F1F44112C246E5A62DA21DC89109FF2214C8DE1641A55D63E383D4DD2A59F1664CDEC985AA3B4931BE137884130732F326B3D4C3B7D8E658088FB9F1817B24664F09F8589B9ECB04318D02F0AA4D14E290EA45390F3394876E4C70907BFF0C26C393EB4B2E894329C607FE7AC9E3121228716019A46195F99CE6043E778F438A5EC1E8B8104960AAD5F9D0B9708A1C93BBC98DDC9B96694134C4E4CE0D97C51B32D2BBFF9C0E7FEBE285D51A8BAB4231C674B3DD288794D7A8B1F57FBCE366C908E24A9EFB83ACEC631DDDC6714E359174F677D0A6984ECA7F742EBA55D7",
	mem_init1 => "E3D43F4F3C3102CCAA9244A8A305DBA31239A0B268DDF4A9AC0A7A0F9347D7B710672275FAADF997E347FA5A5BF72DF50AFEB470F20C44907196DBFDCD123FDEE3C330B3C476F3E9C5C1A6C3510509A7DE531AA66A4E39B905BFB76C0F255770427CF761474C43D195327E274AB07F2474B5111919C27DC2A6B10ADA31977D79DCBC5C255766E4AD98BC3BC26280101708F98A4DF9600A42BBC2C776A2735B0DA912995EC9047B6E04F455098511B419E27FA476052F6A7D3C2513CA77792D83B93A49AB4DCE49BEDCA85046C41CB96939C49147599FBD72E6C58B730F7177C367242CAEB90EAA06A182576EE0D002CBBE968B226997C817DF7952D9E822482C",
	mem_init0 => "D0630D50F0B38EC674F7837A899CAB919712CCEA1B18DFED884D2B1CB8AE4EB3813DEA2B99CEE41B908C1B668294FA26BC734EECAC3A6A5B95C3162550FB8DAFF781850F41641E330F03A552C2CEBCC83DDE4905AC606820D86894D822EA4E8D4C70532C09D31794843EC275006BC9F72E911AB8C4463794B02AB79D44DD98F717D3079911F9529E23277CE261F6D39D881A29DF06E1BC2C7C17E03E3DBFC5187DF3DBD4776115641D232FFD475A3899387BFDC8FE32A305D4F702CE39996C7BA422564D781B54C484EE272E42CD70B72C433EF594F6D74CA1C68B3377F5E4DB59D916842DC47535D1ABD1A8C7CF592AB9691DB4E90CBEFB6E76DD81AFC933BC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8100C158F25ABBEA744D942848A160E3587176ED8C388A245E21033BA562062D23E08D8F472E58BC58A85CCF12AC8665FDD2E7A11BD8F8E6D0A2B0DE25EE98F0D13AF7009B3FBF382B24936D1E7F5D6B82FD0DC9EEEBC2FE84904226D24F0DD20F704A58F3E84222C68A66D3E5B87A96BFA76C8D7AB56335DC8C73186656E15E1587428466C7EF826E2FC31DAB066E6660D931FEB2BDE9591F0EFAC99C9B5D8A00A7AB58AAF34944766E9167679ADEF5EBF26F00E2C059128CDA18C8386506CB02D34B8483AD1784486F49669495368C99D154DA7C9565E3F868C0F59D5EF28C4819496439633E08C21817FDEA20B874AE6D754EB9ACA8A702AEF2DC6077B78B",
	mem_init2 => "0B6E8C5606179A9ABE78874315267E63C16E393FA6EB222A5B55E0F50F2F38C39A6155067CE0748B508BA1E8A4F6DB4012A86D841905AD267E75613F32E78CBABDFF4F69EB545A7D6A849B269707E3548D572A08B984A2B4C0C0FEA37BECF9DCE522060A4B050546835BD5CB21C01989381B772B12E050776BE169920F87358A87E3BB60CF6A21F8C1A0F006822AC79DBA70DE76A3A81A39A5EBC7246CF80BBEA014B28CB5267249ED41F0047D6F630CEC17D89E827759B46A8658DB22E31D98293A856548467D14DD19873809DA3A895469FF3D711FD86325AAD68802AA341B777E616A323E357E1694A0874BE1993430689D923FFBDE05D3417FB75C0BB6E9",
	mem_init1 => "EED66107DC971AF28847F784B6042FEC43111DFE3741141CE0E801732EB331C72F5D536119F9CC645FE3E481A3EDA5C8629EA51DF0BF58CB38F02D062DD287DD57B680009833758ADD2BCB3E07458B2C2393DB8FE404BA69D81762424AB20B981A0584F8A3B7683EB589964AFF504FEC4F140CFC57E99A1D996FB259E445AD178C8B7DDA42CB7B39D62EFF204F229865F374035575A20FE7DE346C37B03340BDB4ED78969F2A5572E7D830E1E32A7C0217BE7B6FF6700BDE40D704752F05AE1B9B06C017B5AD1AF21D8504E408074C99E5570B0BF6BD10AB0B1A7F1D44C0C6EEAB2479D062B7BCC57557F39C8E2D4392A97F0AA24ED73CBA2D4A44D27D079B41",
	mem_init0 => "E3270BD27A9F8B4FC7C75EDCD2E8B42F8CE3787820AFAD9E934FA27CF57EC19A15DD8B8DEA90A5798B2682F8787C8D9E8977873762E3BCB830E747D50C94E4A0AEAFE64C459816137ADB70D50979CC97CFF3E9F52507ADE2441D00ABCDB2E2E2262F7AA48A15AACC8589511ECC40586B62E9655168F2A8245FC1F289EDDCABD7FD3F63B37860712EA2E522DF2481D683CFB454993C1821EAC684ED8C635D95566169D90B63891E7B2CA985230026591F33F501AF4CDAF77F32E0FB76CEAC536E5F71433A292857D347CAF6830B6277846C4DBB2807106568434731720A4E35D554EA79316BBE5DE7575189F6DF4F416646D8D16A1BBFD2A1D23FFA44F16B22E0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y15_N30
\aud_mono_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~33_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a69~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a101~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a85~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a117~portadataout\,
	combout => \aud_mono_1~33_combout\);

-- Location: LABCELL_X37_Y15_N39
\aud_mono_1~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~35_combout\ = ( \aud_mono_1~33_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono_1~34_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono_1~32_combout\)))) ) ) # ( !\aud_mono_1~33_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono_1~34_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono_1~32_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \ALT_INV_aud_mono_1~34_combout\,
	datad => \ALT_INV_aud_mono_1~32_combout\,
	dataf => \ALT_INV_aud_mono_1~33_combout\,
	combout => \aud_mono_1~35_combout\);

-- Location: M10K_X49_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "17E98D23DD5481BA2D4920888FBADC1D4C1933D18A636B34EC0E5FD0899D8F36DB2CE5725373121A5F4C653E9CF30CFEE69C8EC63A70F40607D1E3BFC5231044DE6822D11EC961691D789234668509932CA6CE987A75A8A36E48242D09F3727242436F5C7597F5D4A6318E0FE73AA237721000704E2B8E8EDE145F59839B12859FCC0E8BCEBF454141B94A69896BE365E2D402962E13469C57CF73754FA1516502615BF59BC6F7A85393B151F6356FACDDE5064322C18EEFD412F8008ADD6767F49C88A7221CB9AE1D57F3431F31510D45183C5ECEF62FD4DEE6B0E3E89B5AEEB1C2CCFB5C30E4029F19320AEE20B6600500908525945A967E2A76595D900662",
	mem_init2 => "F491AD6351DA8D6F8892B633A2A3C6A1456C92D0CF023F1FE26408A3A75FF0DAC89A956C40C13922428A047AA10B6B0B9F2F01C3146A140752CA0DECDD649DAA45B39D8DEAA07E258B36F32BCC8C86BD6C63E2AC8C37DB20F99652DE5E188D73340399B989C2FC12943D712225754B4B0A8D3BF26B91FC74561A4DC967428B90A66FA572DC361A64A8E1B4BE4E2768E3DE980AE74C84553FC30E4DD30731A23EC33F73E11A4C3765DAC95A26B4DED9331B3734D23628973010B7FDF14E2A75EAABFE683644CA4881FBA9217AC3E69BE9D0C36C4CD46C1A85A95A455D027D42058F3599F126CDFCB2F0FACFE012E740176C5350FB49C320F0E1B815C48BB40BE2",
	mem_init1 => "C7FAA87FE929792F91E78DA606FE22BB590BBFBBA3DA08AA2D86B83C58CED89F65ED5473DC93992FD5A0C2A35EF961A5EFE3C4410CEBB445ADD5CB63266C7B9D3E860F50F14EAB5004E9EB026028ABF0B36EA9A8D041A07C0EA19628738E3293BE052107AEBB62D2000C0EDBE116484938799919B4D6A69F4FB5FBEC884566BBAEDEFD09EAAE73238372E1ACA14E99814AD98E109520E61D3416D7FBD960FDA3995858E15B2A58C9F0DB7508B218077D3424CB2D802C310A811DC3E1BCFB54B0BF7422F0AEC79D5AE22F66C7B1411DB19B66E0D8C5A566E9D46F150FBDB1AE21F6A00824CDFB874DB2FBA66C22E5645396430FF3F0A2EC5DB0B6A6394F2D6963",
	mem_init0 => "6969B665970D50A09C80AEC088CB214A4292802AAAAA6E4C0AF4D41E606CB42F3A84C9C2FC56B6BB49C833951506D3C26535F321C920D039613F86188F1307E188A1779665C2C25F1E2AB2A0DA2390922CE8FC493BEDDB824E65900B42ADC97CAA113B4A5F35213F76BEF6186C34B71A665DA198DF74F54D066B302455EBF8A3E7A27239E491B610E2CFF8929B09958997AA478F24AF232EF4BA47B453119AF174EB3595571A7C47D1BADDC48B407F92C701D3437FFA50A31CABCA6B18E8A051A8CF48A62F75B07F343821747023D0C56A4AE548D9C62F45BF233FBE6C4185EBEC25DFEB7FDE4A0169530DFCF863204988E425EB4E67EB2629F38FC6A82210F2",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "2854A0AFABA4F9585964F92EBAA858A50A24024528C2E2180ED572D0B012328802D2D387D214DBE22FC2F2F8A505C3395F44332CB8A3C385F50A134479AD1CE243C3946C5533BA0E1769D7CC0B6A179D5D57B68921B5E53AD3E7F2CDB1C3B5A09809F7FE9E8FC6A83B2AA6A92BAEDA88037D46629C1E4DCBBEBA6C3D77280271C037D870D30FEB200F825A2736634F7698514A16E1FB79E0121238A2B0A98EFE24CABE0F1DD25E3EC078BDFD006C8D745BB9D4D36AF2B3FED5A37C2D386EF509ABFC46585B3E3DA3D08AAE17E8F9A7696DC50F4B353BEFCA7C54566DA968835BAB497BAC5FB84ACB34D455E3CFFBF368EB9B1156B6D69B3A9981446CAEC3A6BF",
	mem_init2 => "190FAD952192606B2D7F9322A216101480F17D750D3ED410721AC21E700E169AE83C500043CD8A6B2D8AC40FEC9B0802006376643BB21A218E7AA47628C4573F4D90E00B25EE184DEEC869383B1411809379263B5E87A2B3C090F820BCE45F428D6D04338043F3D05F5DE421D957A76D704186D7E3DDA6E7EF5788434F80E25A5FAA8F17C700F2D96CEFBC20AE4DFD055F465AFE6F3C3E96E7DCCFC1870DDF2FF969571DA2FED20BF3EE510A004438724990882BE56F4EC39B7AB5E45B6FDB96C18CE393CBE9BC46B76EAAFD86A5ED0FBC3DC2E44AE64BC5A8205F3CEC5BC45AC31F95A5B41B49CB6A209A1874A6B963E9A08619DA5D78943BCA7D3DF076F595",
	mem_init1 => "42CF813AE74EA1824A7407B2627D7A795C7280F8DA6979F7422F7F3DB9CE6C9A4FDE72DEB8D1B27278E70B04C785FBE65A88BF16BA7DA3E309692A61984E568B85E3A2EF4DDC6A3F81D58EBCA7CF7B7BC5FAC8F39E2CA6AEDD4EBF1A29883B04746C4F4F340B9F2D779EA99D1F462759ACB0B9A8B321C7F65B6211024A90E1AC3D91AEA0AED8F4CB0782E523E3A437621C8446E638E5AADBB4E59A0100AFA6C145217C1CE7DF86E7EDC7F07E058221E88ABE625AA3CDFDD6616977F509DC7B3495480EEF300669A86A6B5FB699B7B37788669974B7F7AB0C0B0D3B8B4809856AA64AE0A91B1B0D9F7A90020071FBA96ED903CBE0A5B8ECE46611EE0C4829F41C",
	mem_init0 => "0DBD41A4405DEA3C5B2C8E605050E65E61027523D9D64697AF2B815BA2D9CDCC19495B56B83C797F8159F389C1AEFE1F6DD512EA9AE1BC26DCBBEBF22B1E558816F9479CBA3A2ABA2B978981BD5BED4DE9860BA9C590C729AB8002D9357593965D29B6F038BEB41956AE850B4D3D6BF7B9AFC2567A80DB5DE3D0525C9B7B23EE1D59A7A777AD3BB645E2FCBAC50B1F2AE0A57B5F8E835A6C970EA816DF3CE6A91064C0B1F1267D3A217452E03D5E18DEAAF8DF277BE927F99BF4FB4F2D542043AF31C0A72619FBA7487F59E694E09E8025486D3F39B3979ED6AD9D3C6580E4EFCF2346D0B7D0DE177C7E3BA186D9BDD123F2B8D69A24466EA78473AD890D3F47",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "84B9B2EBA9FCBD34E44D29E83E9A467A367E73BEF4B0AF8C52DBB0B6DC6799A0D07F7489E1CFEE9A86543AC2AC938D8DA49B49A9265EAF654B459197D862C44B8034D202B2BE1EA4E8EF67672B587F575B954F2E86948AA52A372C95918270824403A11D0EB8C0D87941DB9ED6193845AB301D435D5F247AE695E28B35D6D11BCCA3389F714A0159BE5DD8BE939277E0611D1661357954B01E7F72B2877774A28C37838AF9A5E74B0DCDB9DB39B5D3DC8D1ABD819EC93DC426FB134AD0E5463136F28EE5EE9B336C34CCEF7CA8E2D00F84C4A662DF821724920D25DD37BCE008CBD6A94DFBCFD9CDF93BA50328BFFD51D0071E565452293B609A44A1F95B8961",
	mem_init2 => "FDF5154BF9152BC842F1E9F756D8B00C3C99DC4C11EC01A07E7539ED77E8AAFC70F22863D23549BF4E808B78A13A6C79F2100713FAE7D32BD8BADF7E37FD7ADE41A6E6B189109D8EA387E88BDC950ED8121DE10697959D311D0B9D1EC1FE2E6683A391FECDD62F145FC73EABFE492534E0AF9E1D8192AFFCCD29E7604ECBA148B705933EBEC2F7A02933079AF1FE3617C94FAE930D3C243FB142E0738714D0FC37BCE64D35DED64D8BB927C586A542BEDB440202604D9F548AD1F8EA9ECE1F4ECD3DA41BABBC10288E48B1B725F037C95913B3F650C602CC72D9047B1AA75756310FE8D4C4525D58AF987F532FDF67E5431A8072E3DE7E9BBFDC422AC823DE5B",
	mem_init1 => "DA8D7168A9B7719D46F289DD0F699E7BCD4654C02A959CD0F20B818C557ED2A2EF2F79C0381902E7BF95438EC96D46707BDF38BB16EA74B6072688B21D1A64C8188AA9C2122BA5EF7816288ED81A24B49EA354A9E810FC2C435CC95E75C83449074D73EB27C721D2568E1DA61E3158A257F71C57D275655E24BF686265294A5336BFAD66C0604B0C19854C4B2E9F443FB8969C99F27CEB61548F7D0B0944820FD73E5DD4F05D5981D23C7019C38D3D69C61C35F43E09BAC65946E0827985876B8D556AC6E10324D7B0967DC4D9993D9E4F54A061930CA11297CBCAA65E0F25A2D1643A77ACB0E7F562CA37AA5A8DA6384B0939DFA9DD475465675B1B206EF38D",
	mem_init0 => "4D960AAD0A25211ED6DCC8C18DB3E33B1B315DFDC56321E30D06AD444E0D7D331603D9E9FA52642BF4E02CC7CDA8041165A2506FE99EFC7FBCA0220ED6CD65FFC6C57C6E21BCA202C5D917B94975DF70EEC957FE23B09236256A9C4752E3DB72ECD4AA0663D32A0F35069B400EB22247A245107BEBE570AB7141DC0107676A68246B89A435966FFB0043580CFF0CF9C15D67426D71DB962048CAF9D5F0209001C01EC4B0ACC280CB80BBD938ED4B940221FAD01E19060728E12F2706FE66696BFD6C6A94760CAC6450436AE8DF998554E5ED405BBE7ABDBDEED94311799D51E550B2C5408CA06DDE34FC2C48406D6B88F2AA41F589BE5631D2F64F42EFB61350",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "21EECCF8D552CAD66FF6EBF0631AC741B528D2375C28544FC542FAA43EDC684E8AD7481EABA0D518298D058A5CC2A1BB56A50E33A0B9F6103F770BAC1EAE0156AAC98DFD720AF4A9C12E57E426CB7979C85C1E4C57169392FF1977AADA86F739FE8DC0C07802DB853C0FC3A9C24C0C0877AA1DA7367644C1C40CA9D18FD55A88F6C78FBEDF564660FFCA6C49D494C16EDC215C6687C51578C9B7D98CD3D1DFF365E5F57CBE8B0A7B2E392803C7366B078E0E836209B5A3D59AC7967798553EE6740BA29065F42BE35E5010AE61DD3A534C70AFD48FAFD361373E105CE52716A59BAE653FC360DB9021000F505FB68716620CFDCB9427D3B48CA663AD9BC5C6F4",
	mem_init2 => "CAA9325864EEF52B21FED4AA1964B9753C03DBCACD22DBEE1D063B2CEFCE786B3DF57507FFBA6FEC3C6E606BA7C861E367F4F20540F727A1A2CDD9A514B955E0C2FE7AAEA727D22F62931D80C0E400065BEF32231618F004894F4BBF913762150801C7EF1862C6CA87CCF7AA06397624C7FE85129489498AC39848ACB045E02F36A2395B42B7BE80A7CB4168541DD88ABA7AFDB07BB78C53B717B8A8EF42EDA5E3877AB55FADCA2BB658A08BA9F30F6E255BDDB05BB2C5E22DFB4CE331D24E85101F21BBDEF08177076778E251BB014F45E37669C0627368F0464C7EBE61A13BEB907A3DCBC39A1374DC4853C9D8297759EC6E9ED853CD8A590F9E9141BDF321",
	mem_init1 => "58DFC49DE1D48CEFFAE0E2E78538FCDC02D513185AFC7B0E448556498EFD213C2A7A514E2BE656F6DDD5EC05F9D4F27239E4E6CD2905F0C5EE111E15EA11742C7554507E3C4359A57C30907CE4B4BD28DAA7B4F1D9B24C27C8357F7CB8E6385FAEDD98AF0D28411387053F99140D1363D6F8F30103EC766E2652CB5176D81191F60CA661895461578C3FA10906F139684D86825B3ECE8C184C8BE69C5A1E2D8EBBEC3AAB06688E7CAF202D7CAD5D9BFBAF0D1AF3516BF0B0687B0B0EC7A21299C7A23B919BD0218DC6B88567D43CB895CD761EFD84ACE3F4DB88E2DDA60DFB63AF0ACEFAE3660DBDE80F2BFBD4428E419C01F45638A6E4102B804117CC9F1706",
	mem_init0 => "8297D4EACAEE4CE80830D14CBC165D067A2919E7E7B86AE37592B9B9C1B69305D43E1AF9CB971FB22FE45646AADCA81EC8BCE907B27C39E2382AAAF4F7D4270084CDFAC95B353E24744608092A99113F2AA8093F915138BC6167744FC0DF67300F4D1FFD32BD95BBB4729FA4CC1A706F62C177793A4695D93FF399149A9577A41A7303326CDC14C4AFC2936F5C92511A90D04ADB86EB96974753399C6582E96D065CE45A2353531257485EF8FDCBE7D2998C25AF66B795EFBA04A28FB7078723D013191865A237C6DDD699770FAE6E6E516E18AA06F4D335EEF7CA9901DCA1E1C6BED8B2BE362F356E3D072AE69B1611DA18E54110C59597EA73C673CCA9243D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y19_N36
\aud_mono_1~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~31_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a149~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a165~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a133~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a181~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono_1~31_combout\);

-- Location: M10K_X69_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FB103A58881FE339B443AA4FCE1843CAC4882261E6342AC7EB17D9110B045168DD26A77865039BF90965F0B751DBD63FD7E77B3822B739DF6C37B4DCB0240D55A398EE846872971133710E2C9DB5E40FE5C14474DE7531CE9A30BB145280C542B201B0AC76856ACC3D63700E8B87A6C9B05C0BF9A3E11F9FDC0191FC36FB3FEC5F932F2E4E0A03292EC418EE776CD6868500E9AB37680CD67AFDD93FE3334E4F740A88FFF482A922323500CA27B5249096742002ECFEE3C8313694EA52F054F5E442DC7B7ED4BA059E7EED7CCEF82D119C016264F0949E6FE6F89C82B18DF5AD4D98D2E0E967FBF0D259FAAABA282E42987D82DD34ED58B5D28067F24B823737",
	mem_init2 => "64E67CBC226BEB6AEF0FFE0BA91433728EBF3D3D74BAD912CC9CD74B67FCFEA52E06D63AABD93972399678D6BC094DA9571FC08A2EB52401EC392388D0E9A9E5983CDD5FD646349FFA1322FDB9FA2AD01AECA6600567454CAAEA4D811ECDA5DEB301B41D21711803AC038B2DA6D16BCB3402D614926BDE4B590E4A477A75550D7103F93BAE03E42EF01E38CA79D067E3BE5521EA71427A88852353BEEDA9492CE4D27AE3AC7D12590DB055940600E831A4F3D4D498A129C85D77537F99497AA5EA769781BE59FF334B141F8F3CC1D75CA89DCFA0BB8E9C86C588A6B1EE9A70BAB1F74F4228C83396D79555A6AB1B63CF7685B680915C36030F6A46CBAF063E79",
	mem_init1 => "82D447BEFD31AD4592E2BB59B026FEF49574888F563617644E26755BCC0AD591176A86B4158590B3E4C3991565B6EB8B5487BAB7EFFE16927A108728DC0106F36CFD53D1781095E18BCC74EFE92ACFDBEF9BAD7AA4A67B202A4F230564BDAC0810EA2EE816AE41984333FF1835263F200C301C584468D6DF63AD8DBD4CE14C11E6ED78D7FF684124E1CDF65A93A42C79FE52AA1015333CC278D2EABBD139C81198AFA26CDC2991ECC8D7B67E0C81E69C58CA4DC969CCBA292955602F77FB59425E064CAB2B045FA9B1B797EEAAD20EAB355069E5DF32341806435D055A844D14C5C5C2CAA361EC336D469D50A6625544DB57472871EFAE8B42B244068946557B",
	mem_init0 => "1DB155E7FEBBBF6FB0DA1E759D1DE2A14EFE1A6E4F819FFFC723192E41779997E2D14AF0F319E5C4ED15D6DE28FCCFE34F60F9F145EAD3C902D14675F23082D9F19E2218C93FCB5BDE62D4DBC9ACF901B7F695637F8FC11B55E0E607DE8FDB2423C76986E97F376D091D6EA2C53BAA11296795B10B95C6CDCAB29E595A9430F215F0C607AB0D561338C978C5864657F2CC506CC1875193D285D259B5DD4BD65CCFEFDFBD4BA27267AC82FC5505F514C8EC1B04E890EC58613A08824F94132038FC6AF6B0B28800E336CA454DB923E45BA88B75A89C77F3CB0520EA11273C24B3EBCDCC09AF4EA2EE93FAC81B927DAA38AEF47BE01785FA284FC6385E9815CEEE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "CBF5C8B969489F92694BE2449A0A7DF0FED21A5F673D79DFF87CABA29D9593F71739FFC5B2B7DA37743D9289151F8FABC180CCA01B9BDE63D2727749742CC69783A3DD3D53A142D4FC80B051B5C14E1B6E8BEBB7C79F80F354AF5D3A3C2465A90768B1A1335DAFFA138B66175F424FD45EF086B8346E1E668042BAB119B2A69A7BBCC18176A122760CB300151D203B1FE3F73AD800A570F653641B5387462E9F0BA3B6AB4807DDBECF836E775A0A78D917C84EDF2B46F843B0BED4059D8B691068B792A247D1782B09DC244B58BD3F98A33CD1CEA96A5B48F44CBC9542089055466660B54A0BC400D60CFCE88D5B79F7AAD930BC4959A7C6AC2B258A33BB8A61",
	mem_init2 => "20984671E0B19C4980D46752726A7BE3434CD7E1DFCC0D93FF9208F7F7227EBD5A6BBC7BD54B322462CFBB34E5166DA345502139546E776A578118B64AC5C0463FA17C28A2F9E478C265203A9B93ED44B1A307EDB8A07E312131866A1219C2E681E6081BF146EEDD3A5EB86F239BE81B8839B059DAB89C4AFCBDF19AE7BD424A74F8DC10B094D719F19E499B3488F1047C6B22750AED35B7A86A7FAE85E07ACA6D586025DF47FA6031569282883BE6F8D1C8871FFC9CF5502A1F35A8416A7CABB77C93991B17AA4288953354CA3ACA81600CB2DD19099EEAC71F8FC5FCB0A9A515548D18C81C132D2CB214AD278EB612092F57986052855CA310FAC6F5392CAA",
	mem_init1 => "80DB15F760CD7E6AFBF135251D33910B4616789939CBD7A5F5A846BA215DA54B293555DA168740512DB359EA92E4980088928FFC1D48882995D35310732D84A5944FFB858B49600AF33D08A80B38067F48776AA6921325CAE8D2889BF70C11451C0A2973920A91222066EC93A124581078562357F6A0DE598098B37DC13F029810ABD22AEE5574A02250677D67F4C8EBEDA05B5EF7694050F28FA789C329A6ACE22B29F4BCDF91237624B954DD553F4639A571F871C756BE054A6DD7AC9C5076EEEAC0C71DD974F985E5FBE72344653917840945288F5A4800A7E11F17F17015169FBA5DAC8CF5EA7D842F90F615683D50F8BC767AFE608259C0E980A914240C",
	mem_init0 => "D5EDB6374241729BFD11A0564DE7D80C76875506B1ACD8F556111F08C54506262D4ADFF0835A0C7D7F906EE21453F42943421D2039B13411245E3D8A950F7E54B3087AC5707DE2013AF5FBB2D704D0169F2435960C54A5A643FE7BCE2943DC5A6A484813AD3EA4DA8278DCDB5F813EDD8B24A530F37CEB6F8869D2A09099E12BBE799186DFFB94494214306D4399089A43802DBD69C84E7208E9CA0E1162F7730FA7D897381E673C641992D0B8E564636E9ED3F33D4CDE49714AF57BE0646BC16F28E56E8C2649A93A6D8CB945395EED3078F5DBFCB232A634C73DC50E41FCEF1EB57097D300ECBDA596C4256F5070B4DCD59759890A22CB6A4FF1C568CC1AE6",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "5DA463FC5D77E02BDD0270A73BC077466F3E00C476CF853A6AA848185B49C4182378FC2BD9B9D576CA20A99E5F2C0D7D353C704DB5DB1E232771D7D82BAAED8C6EC52491A94969A89708145A1A7E4A8F28B1290F2D65A51C55286235ACC495D81CA27E377A95D5F0F961C72B1C3BD25EF9B26973782FEFA25A5D37D60CB541D21321243234270C88E57BE84A48AB822DABE3A0B0D7BD2D5D4296CB03C46F915D0088FC159A1C3A99728899DBD4953FFAA7921C8228A5AF122916B0C601CA945C07E7B8B181F7BD288F2CB68A374F7C87079EA74A240B8CC5F5504A64A6BE93DF939C32A1A6B910B69B98F48833CB08CB34BEE2C2EDAAAC814F2D97D1F04A18E6",
	mem_init2 => "19F0AB0DA115C005DA5DD612BE2E4DF29F6EB111D8BA2715363D5B438B134FCBD77F170F8024C7D08A4F104954719F71A1BD73E45A8B609A54BCD428A474AF66651A6D44E605BAAF538455DB4D5BF428311391294A7267691DDF205DD270200BA0022278460861C5C9C93CD268323E70B209A06445A6A4D2EE5DA3304174ED594E44DD9D79885007BBBA252FC9E4F40F94E3FFA2D8C421A6BEC3C6FBBC0D3CE4A49054205D099C6F0EF90BD98F67EA2025B34556E019A431C071D2F7E6FFA79563C640BE184270DAA5E1F90F1B40343C793B9CC6D9EA2757CC98E44BB7A0EC3D02D417A8815486FC1E73D48363FC3C70FE681DCFE234ADC21BCA846566D8BC8C",
	mem_init1 => "89B4D3EEB204DA262A5103B7F6402673BE1ACD7A0D0224EDAE44D650353CB651BABAECFCA4D7C262265409159FA881D982D6542EC683501EF9615385FAE2FE34951CA98DC12B36B7A155BED740000030143006200000000AA80597C38AAA5780D791486669AEE0238B2A8C7F652C4D4D7441B53E9912534E8CF7400E5C76208072A9102B66D910D989564DAD23408818B86E234BF1C1634DAEC082447C956DCEB53C077F17AADD4747EE139C959EBE6F9BBC5669224891542C58FE5F7155B9E67CE008ACF81431C85D7B9DE759A872D9DEB8B0245742482676B5CC72127618E34301D5CA1D53E0024FEB0567B5610579C23CD52A9DB5324E2CC043250A242868",
	mem_init0 => "CC75784F1A672BDA156E46656E77FBF90E2E405BCF6471F033D02D442EDF758C82CFC3A9CEB316897BD29A01C915E799EBB403179C84F6CB60715E0E539E3503F6BCF97973447212E75C0CBBC4530039AF31EF4D3F021FBAD7E41127B3951FB7E139D2E4FDFB7C785EC675D26160CBC94BC77F9CEE94F3527D0ADFAFFE6672EF56836EEA7D7F1CCA73D62182BD3B392FEE90F1BE55F07429FF60613ED8325E4B6456E5441AD37DA8C5D5F9566CD02273BC0845CFFC6F8E45CAF04C5431DE7081B933FE80A4E3C494CCF90AD0EF295A759DF268D4717D05891E63CF8EB1D8793EC723B04AC9C870E969290479C4C4469809B90DF9D762C6F7C2E9B43883B97FB9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1B97B165614C489169B20FDCA02260BC527D462552FA352E4C3103689E54D65010D2FB4B21AFFD609D3E61FE1B53EFFBEFAED3A2780AA5D0302CA9743BA6A179B0196242C3451EC33C5B7E7E82DFBDE8459E246A36504D0A39ED9ACCF7400EC01DE19BF594C0F356DFC5C2F70F0A22A5C2C0521FEAAEAE7621EDEA9B071122B66B725241639F983C83A1FF326516E0B26E4814B6DD65B5696931544B13EF700581F67D572E940CB5DBD9208D9B6C6E37CD03E70824568351225C4054A3C0F12944D7AA95A5B9FC4EA3B5AA24D3F50D7DA5E48433D62B3546D1D8C550D7F5A0ED54A19FA2371BEBEFCBDEE4F20E0D9DA37A00735F75B63EEA9D9730BAD3994621",
	mem_init2 => "52C4127BE76BEDF13E35B81958FAA8AA86F0B177A011F7813A715813C7644DECEBBDDB43B6DD835636A659CDD551295A24EB3CDDC1812FD90A3A3F31D35229B590B372C191B6DE5262DB7304CB2A871581BD0C1F3BDFE3E5ABCE5B05AA6A39D0ECBC0B0FBA51774CAEE3C990D4983560AE0CE40CC5D01CF0603BC5E69EFE430DC38C94A3C18C082E7199E68B0679A7AE5AEA1C2261316781F2B4AA759FAC9A838D75E96E02C962D6F405FD9415F1A90DC24E497644CEB4CCE14FF7C1A842BFDEC896069119766948D7625175B3CE6B1341AB26300BEB81DE79000E864CE0331F250DCE304049F62D135C4164DC41F0BBB76760E3F11D4FE1DBBA07806394E005",
	mem_init1 => "4C52FE6709EE8E4A346D3E1BF9AF66FB0378AE6CDD70BE06ED11C732DBEAAA780D7F243620B31A1CFE0969676DB2D18889747A294EA647E5652D5359774FBE40109AA078ADC45B6DFD72B8F63BD873EBA466485BBB184E3CB7C5475CDF89DFEA6F671DE048C91174C8C414943BD3BA90757D03A4CD005FEF9B4CC46960637F4C45D34C1175E107F8B3F11A73D0BB1BA6296CC5FB6BD957F95B833DFDBB93B87364E1A28216C80A940B6D0B08E10B6868BCACB6F6CF12C3007F61FE661227BEE4376CD28F7EA3E8C4A8F60B8208F9CCE6FD49733BCC4436C77E9A52555EE75D10721D093FB4896FF53C70812F896B9F38FB793B34A6B45FF8E5F1C6906FF2D0CE",
	mem_init0 => "7439483BFC93A9F6F0B640F20D0CC41F7FD5A3C31CADC8A8CAA8FBEF343C344D5F65D7CB7F5BCC135ADC0B8C17F98362F418C5B94F79AA0394F15F35B2489847141570FA5448B4D278282059DF74802C93F0994B59777F39164AC89180432AB777E2AC87B8C5B7D5366B842DD21068839F79A0EA05854131CCFDF45B47C80058DB3F15FA5E5883C6B76BDAF34D1668EA071505DAF91BD3BE2572340FC1FCC40F97132F87F4A495F5470E2ECEB219ED192F50279B842EA44DFD1E0A78B25C6447FE8D1EEB72E54E48B640672B74E74263554105FAE800D94B72AACCD51E7BA260197FA66E22EE2509C880BA56F4B829EFB98583D88B7A8DD7644716829C0D5D25",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309_PORTADATAOUT_bus\);

-- Location: LABCELL_X53_Y18_N36
\aud_mono_1~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~36_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # 
-- ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a293~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a309~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ 
-- & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a261~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a277~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a277~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a261~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a293~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a309~portadataout\,
	combout => \aud_mono_1~36_combout\);

-- Location: LABCELL_X42_Y19_N6
\aud_mono_1~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~137_combout\ = ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (((\aud_mono_1~35_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono_1~31_combout\)))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono_1~36_combout\))) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ((((\aud_mono_1~35_combout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w5_n2_mux_dataout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010010001100000001001010111000100110101011100000010010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w5_n2_mux_dataout~0_combout\,
	datad => \ALT_INV_aud_mono_1~35_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \ALT_INV_aud_mono_1~31_combout\,
	datag => \ALT_INV_aud_mono_1~36_combout\,
	combout => \aud_mono_1~137_combout\);

-- Location: FF_X42_Y19_N8
\aud_mono_1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono_1~137_combout\,
	sclr => \process_0~0_combout\,
	ena => \aud_mono_1[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono_1(21));

-- Location: FF_X37_Y17_N11
\sound1|da_data_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono_1(21),
	sload => VCC,
	ena => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|da_data_out\(21));

-- Location: M10K_X76_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D895080BF341A8D1F49E1455FA08DB7D5CEE744DE373AC5017B451D5CBB4290419C728A05433AF5FAC000B62127E52E8A066A4CC373C7829EDF29F89E5EB0C664A8EE312F166F2D4CF30255FFB4424ECF2C612516B3A6655F6C945317FE570FA1D960E7BC3D1F2C82266871E9B3E2964E2A9527B8510450AC0B7A61A0F46074881FF9C90FC0FCB0A9BA6591AEEB57C9330575C0CCB871A9B38302E70F84F6A2CA260F93E339D9249CC73D5A809AF0489082D72EC76A4EBB4CD03ED61EE2B6D7942ED0CCEF959AAD71B8707C91FEDF4D568FFE6BE16BDB671773EBB3691FFC40ECB50F39A0AA89E8D1E1212C9FD3C18DD728746CEB6CD16842C5EBE4587AF8F52",
	mem_init2 => "00E5F40ED8820BEDE57B43E6FC21FB8553B509028EE0BDDB1E3D52864C8BF687CD115E8C020E36148BE60ED0AD521647CCCF3E85C0CB4A5D290D747DBC24B8E1D6B97C7548FDC9AA4CC9DFB7E6E82D6E2F5B06D06820CC28771D6F9FC35BEC2AF862B813362ACE3A0974D9C6A69ADA7537AFF0EE27862708E79554C2749F21470F1B5D4385B17FBCE0D128AEF55BFC97B3A035CBDD131D1E96209E4AA6A2CDDD9E7CB2604781F6D00D467771405988A080C9A00A65E721EA5B8743072A50162DBB1A1EED19FE33C9CF37C8BA8F4CD07C50D69F5728BD6F73149C2812C212616F05155BE4E0F83B498AF9D3F33AA1B4721FEDEC3A65B3F5D96581CF6AD08C122F",
	mem_init1 => "D4BC021D9DB9CFE1C2A974223F4CB166072999AA4BD4B67637FA5167FAC361075F17E990645FB6BAEB77E63F55A9D09FC2701937C0DE5F9DAF0A78C062DEB5F89936BC561857DA334B3B49B88C28F2BD358761DAE643CB1F3F58051BD7EF6614BFCB9E8889C2F994A9F2B96E7C566FAFF721D5FBA1B0885564CF0D200EC2BCBB8C317B18DC4D0E5BB292C3C2FC21D2B90795D707FCEF6C0EFF9C79C6DD64467B4FBFC754676F5E3CCC2502416813EA18B58D5990C6EB5AF22E9C962B2E42DF1569E687306224A0BDBD6E9731E45E2509697B32C712DF538412693C24E21A2C1F256252D11B6A689D2916E0D4945CBE5ADCB4B85F332CD5407FC2E1428293C162",
	mem_init0 => "54266E6366058E9693309392364D3E10B6D2CF9AF1318313FF39588228DA517734789E8FB6291D69E9A48FA55E66D309DEC22D83B5AFD708E201D3956609860E3F592706B85B71AE80B946472519568A2396A55072959E2DFBD861884C767FF9C037FAEA73B4080CA94BC53F94EE859C1EE1CCE7621795C0E742685A2309A3D6D58B319468F38BAB88E8B2F36D26DD3D2B33AFECB2D7AD499C2BFE2DAF6D077C9ED0CF478EF9D46F91F485D364B7C3B4321910DB4DC598FF1A8DD095EA10F219D17C80491F94C6505C0801F37BE29276233C0D212CC713DC16FCEFB6796F8AEC89B67011C4F898C908D2691EAAB026F028E112755E5315D1C312D076786A3361",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "08945F2B6B9A8EFB8356EC9FE36CB765466C87F28A5CEC4B2333EE8422347406424B297A2EBAEBC2168C05708FF145DB495FF5446E55C4D4135A90DF8271010BF03C6654D1CD1572A7DFC7A180FA0FC25250C717A5145C3B7B8FE938B3E63B6B25DF7D5EB6431D3795C9E3EF9A75B9F7478331B6CB7BB59BA1040EE2D539B35E7D92F1279CE26A64320A8C233E56DCF9684F4D2BD5FBCFC195FF374CCD3055D9B96E720091FD70A61261F578E30CEB1E7FC815A87980FA25E0871832C82016184C4C3367DD5E6BA73FF502C66920EF36660F68943BD8660C98B0718AFBC593828939795C32A689A85E08B4DDFF161207FAEACA5C0F10A75A7E65D874EE857274",
	mem_init2 => "2CC9DAB6723FAF13EF9A5E76BEDFD39BCF3D956DEAA6B8FF11C7036902BA40BFFE2554E9CA17151BB7A3E20EDE8275E32E84988DB325A1C1E6BF404B71319D77ADE33F335B12C3E43F666C79ADF81BE1C967F1588D59F8CA1E0D1133168E85386B8E549ED4211184EAAFFD4F084287021AFFC9B7A470A126508679CD6C674B326176924F1A594206518FCC863CB716A120435ECE22F01E5C36270EF39B10FE74D2AEBCC753514D6A6DD0CBE915B3963691828BB9B1DFD513811BE828C69994D9C504ADF3DC3528B6C0A71072A74639C5DEA59023A4E268008A2B88A54521E6A12A5FD073D1B7E17517739E87A65F11D21EDD2D033144BFBC850FA8E52F3E5748",
	mem_init1 => "15E92515AC8AB15869A9CA84A68938F96DE88546A7D0E181FBCC7DABA03F31A22BB4A57E798DE92EC4A433C8F4291ECC9D9E857FE8ED2767C1343AB3ED1B17116442F85FD04386BDA3C465B983C8F95140CC063B45E4D6ED76757FC1356462DB9BD4DAD90BF723B9B7725BD09919A19DB42CA87A6035780031FC5E7ED0526CA1B81E13677CE2C828CBE91E70FA584E62C3F98D447564AC53303C0A9B6A5FED3307EE5FF274E4D65550F36B44BDCAA03CBCD4517ECE61D8161588D9B63A3AFFFD3C6A46C1852EEA9F23FA67DEF4ECBE25379EE590883895248C244D86B6C69743D431B9248B576E2413348370F4798409886F1DC133101CA8B946E6ECB5E88E78",
	mem_init0 => "EAC148630C43620500B9A4F436C32B2574F88557EFB9441F014C948E2E3E0351DC5DA7EAFA71AAC82CC4E880C3634529EAE56F8FE389B19F20331AC96FCF1C981210E8D13377DA00335E8A3EC157DF46CD4C0C35187354A124FA6DAB3AB47A0FC1671E44563B0274AB897CE9B0A310A3FDA79EC7F39D407FA13C8F7EB640910E85F22C0C39A1E88D67B4A089BAF3D5BD0603F20ADA120E72D6EF2A8F68DF57DCB865D5089788290489FF061A6F412B40926BF469F34E895528CE2B47236F6A3DDA0EEEFB89141FA4866E7B71EBE732BD8F6C5AAB335050F1766078C25D07EDB8C9D78A0CAFA7B7ACAB9582415824D00ABAE6CF24BD0245A233B812E3D1E2DBBC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013B196F63AE7DCEA23A6C495A2DA2DD83D7AB6D8C6161F04254F32078392B4733A3DA3BE56D82B15C8A3E040EA23B5AEFB124E9A6CB1ADDC16BEC54D6C7E95F7D6922C23EE3AB1415DD06FA736CCED357F73284F7C5C61BCE8DE5B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4FAA7F11C1DDE35CF6D17E4986B6419FA4F633861335362F5726F56CFE93EABA471EE1161D7D31E042F21DDDE04D81A957F9868224542ABF9A9F09748BD074E82089A47B6B7934E6FCB503F556A173E646898A22E4FF8563853B45E357443B039C65BB9A5B2C7F2E51D39CEA0623851942C047B70703884450DE7B2C9BBB5FC9D82A85890EFC35305EB65D135D17CBB3C6AD6C635CA3D8609BB45B35ECECCDB1CCB073CF3635BE59FCE942165035C4579933456CAA9D0B08D8683FFE96D39265614966AA469BC06E16859D3EFE64CD58DA22EAFA9F3DE63F8DE80D3D7F7F3AD481EB1478E118FBE24EA398DDC1D802821FDD2A0B6481C74D74356758D34693F8",
	mem_init2 => "209F172FF261063DC49C4953D18F98F792E44CF7C8819CBBDA03423567488B01AA5F43F5F097EDE9CA9ED788ABCA622AE09C2CBF8C16009DCF1D9CBCFB0E00CA38AA6290982C8230F141CDFA6E99986574A7CAB0140BF30117C4948C51F51E4FE11E71BBE8E123C65AF49918451C1D1271E09519CA45C695E19A16234FCE8923180A2E1ED01105C700DBBDF9382F73E8C9067DE6AD2DDDDDB9A6912954D3E922E0E664E6CD8C8E0AA45ECFAE0E475D401644CBC79BAB9DB2FEB8B9A20E1FB1211B94804BC0B595D31BA8819AC5B6E1C859E860E1238CBE97FD30BB67EB3C755BDC8E03BC0D02A4353701C58AAB687FEB463D91273CACE7EDFF6C780409D2FE9A",
	mem_init1 => "C00F7CBE040CFBE339FD55E483C648E8DDD54D27A45B5AE02836041F5C7D6C6D7E135771409F7162E17FAB2156CC55ACAC0554F85479F602A9AF59B20F54862F1E333DA13D9D8BE297F916FECD993054DCE8D69DDE1388F8617544A3928C6519F4AC0CB5155C478B4D88FD635E2E51DAEFC3FCFA7B237C73FB83E40E0FA5D536D1712255A3563E3BD76F71B8E2A2824832E4A60DBE01643AD465DEAFB84083D1A32781CC9FC9EA9446135E154562EBD40542A1D5C3D4D1D2AED921759261545093EF9C640CF6D4FD36A60EF2CFC4A9D5892537E134CEF66A02E2E166EDFB7C43EF28563AB96C38777A69E4AA3F450F1E03CB545638D67B888C007CF013761867",
	mem_init0 => "3A2054FF8F82071D97E7D03FE2A38A74C69DA2888803B8E137B6FEEDEABAC52D6474B920908D6B7511C7FC0B0142E45A014CB044D06C16F00AEBBCF2FE7580C45AB08FB3D0D81CDC6F1A77668CDB7B46A4BF104882D6B828AED554D66F12B18486C072A2D35C66442E90674058BB1FC0645C182DF5FE438AA1E56AAAF9A2FCC2AAE4A0304C1491B7CD0B8ECF96C1908E2EE89D152BC3C4EBA39213CCFB9323FF3A88DC8BC7038A6A479069ECA518E9690AF265CEB3D8E6F8D0089370132D37DA66022D50EB6215B0D4DF5E7895DB635157472774BAEC171B1329FFE38D05CC1745F4B30BDA8E51E403C2F33466FF5DD89A046FF333E9ECA2BAA879A1E8BDF45E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y15_N54
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w3_n2_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w3_n2_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339~portadataout\ 
-- & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ 
-- & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) 
-- # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ 
-- & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a371~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a339~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a323~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ 
-- & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a355~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a355~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a323~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a371~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a339~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w3_n2_mux_dataout~0_combout\);

-- Location: M10K_X38_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7689BE2ACD0FC7F17FD688C04C3CCBFEA104CA0D9229486CB8D6BCAF642AD2CA56C75A441F3777C00A4FEF2F7204008D10D986F4CD417C61013D9C13F9A04F69C5998DEA3644BD061C0B426E1F3ED203887CD53D8B82D01C87588447760F8CF865FE1C74D7F286240C5E138B2A74DE7AE62FAE8610AF27EF9B8D2D746477E64FBD882EEB7EB57F335F3A12CD204D770C8ADAFD160EF2AEBA3A24DB3B750B302FFF884DC25B3111F5C617EF5BCA5E5C48C4382F2BA83F28CB980A04E7480A43D3F7AED9623C6F7F18A3734C9D835F318E9F932D71A765EAB5C0C5381F5EBBCF696D6B422A7EC2D69726D87FFEE055FA25644983C287C8762BED0E245C4E5B2795",
	mem_init2 => "93CD142F9AB429D8FD8682C45114792D4699DD4AB7C85DBDA9CEDD9B8170D05955D3DE1EC411690E1A9E4DF18F3155BB99290D73451F0A8DA7DD8B3A26E6941A85FE8E8193F5EEBB5EF7EFDB187E2EE9684130AAE854BEAAD9D60ADD84C2FA21ABF1DD99F572B2FDE3C6EA6185A91F869323F8644A1BA7B825B51F0E29181AE605AFBEC7566BA01E0649BC562F28C14685831957E7E466FE68995145A13122E35DF4589B6A660A004DA99812D323EB46B0C04CF7C5E2E7587C5F24D8516104D6BF78DFBF68CCF428935DACA77B2527954E9EC79374A2BDA52B384BFA5486AC41F93DE90915AF6087004EE3E8612C0262C60B300679891BBA6EC8EEA9A1640C95",
	mem_init1 => "7DEBD3F983189A1F7F04103000BB21E735EAB57723579D2FBE853879BDAD2AA24E62748B16F62BF43DA520E31C3F38C45F00EC63A7773A2B7DE6E0EBB406048B778336B340410F03F4E16B836392AFC1B243E326E584175214296B958D94B0ABD482D2457A005917E044C447F3B0FC5DCED72E296772A7569EBCA05F7AD7A32C6854BC57AB8D741EB172B682291306EAB91FE8C754CEB0FB7D8A2691CDA2149F2A6FA7881536AFEC299500A54ABAE10B2BA31170760C06207FC4B6415A5DFEBEB2492820E2BF4FB3B801689FBD7B2EC95FF8C38CF95E1A38F0A88CDBC860EF6E114DAA9624345598BAD6FABC693D67855F0621B67F711AC8373341EA6CA78330",
	mem_init0 => "3185531D00CDC6D6A677C8BB5E919ED85AAB562255C47500C46BDF2AC540D5F27B5024720C529064D6E87B71AA4711140C9286026B873AE0CB500FD990B5FC9CC0542FE57FF6D1224818B901D3C77244C56570E856DD5B7525CA3FE0AD5389F2FABFE0EE330B3CCAB7E471576DBFFA4FB03646071CC9D2B3C0CB60BBB04B4245CD111605C253587D2BF615126AE2D79DF8F0BEBC0902961CA24C0B59C4D6EB8CD2202BB4C0969248431956D5C425FB271EE08B27A843F5C60B2ABECAAEE880A40C44336621CE4792FCAF6F31FFCA0F1457CB684A3CCC86B72E401DA1445DDAB8C3FC27955F0D59D86765C22A1D6EF1CBC6660F876276EE232F362072067CF0F4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C767D6E5C1D2425D96E726624DEBC8A52F8390B57AF9DAE443AF964D83F5C667240EA18C2145603889C7F9BE287A4F483A38133F236DF0D4828871396E892510D8D2FDA40750C2C2CD3A4E2327B5BBD7C2CEE7ABFED4B499FB80012AF65459C8706284F1DD0AA7BCBA63E0CCD82A48D716B58352C188DDF429FB17C1BB488457547D04B437A5F58E3F828735EDB2AC5627D860605A9DF6FA9324D21ADB78D836FB59E903FE8F3A6BCB3F97216FAACAD90DF081ABE6E145C97299F36187D75CC5351742DE78494AA8DD19FF32E0308617BB071FAA68A4B95F02C9AEFE6758A4953893E0B21C7D2E121A09D78ADDC0DBB11B3D83701CF0505C13A5643A0365EDE2",
	mem_init2 => "9D5595F2B0EA05CE8001FF805DE734E390C718E270F23BF8D1C78D1B9B778B4F6886FAAF84647733402720C20A5B03D4087AAEE6EF90351A962D0618D8730E0765CE4808254C01CEA9E5E1E366A8F38412B9CF8BE0A196CDA33E8089D379E3E4D0244B3BEB6FF66434B1A0FECD7F2F0D7E307B807B7E929F62D456F4C3583F54A9260FD7002F7A86BED6FC6BFE967DE3515B166DCF5982A668E858282AFB91D728AED06850E2A27A5EBD730FEED5023132A487940A9BACBEE565B86E42F65F2E1D78D78E60EE9692E65F0477F83903A76BDCFD17E7791E8188A8E3EB536E02AD2A44EB2AE24AAD8DFF1680B6491D2C7015B40885AF388B75FDDBDA8B8DCD1A09",
	mem_init1 => "EC0EB00A6C984F5CBAB601C4DF525A9FDDB75B280735910A5B5A4F80C148BE7C0131384A6BDA690E16A3065CF7007C5CEDCBCFCA03B980C06D47559CA91A099C1EA460AF069E35661734D9F8DAB884CB3DF65534E4F6F4D414E09F45D5ECAF54DE074F3E29BBF8313F16984949FFB265E471159F297E075B08E34A6E66D12D790D684B606919509B7F234708B7DA5F81C84497CBD01BE5C5D11C689E779DDD7CDDEA3422D024A09B5DFB4D120D528656F32D9BDEBED9FBDB95C0E21CDE5EED616BF0A799F1E392A90BEA3E7B4E3D8B9AB8A769A26EC4B61986ABE05307D7FB7B29C7EC769903CD6CE25A383976B0C6E4ECAA04A14BB74259AC8318E7D07AC125",
	mem_init0 => "765721F9EE4A8DB53CF79A124A287AAC5D7B90F35456BE0BE4BAD20C26A4E071D297A389E3FC3C5036B1DB32C578C15AD50B9CA2165C881BDE1CDB2317D267118A226AD6DA0E903135378E83D67A9E50484604DE72ECF29CA2DE93AD0237E908D9C1BAB8BE43474E461DA7577CCA48CF11971793499A368E8D6FE5A506D1DCC0B81FCB55E2CA3E5280BFDCDD9C594FEE6E307D31FA3F9030F51F9636FC822524FB26C38BC228068B6C5873F51565A332D6FD3CD801E7F8ED4317922FBC50A81AEEF33EC6473C7DB34F1A097B2342C2D1D1690A03247029C3983C45D3452E1F3C43D941BC2C63E9719681B970D8375F231D99640E4EBCA8D17DBB100971CC61A9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A4C434696DF39FD77F92BC581B96ECB8A620F7E731C02D3A1681E1467E6ED2C689A374BED11B0BD948DA92A55ADFD05289FFBAAE8EDC677881CEA89AE438F0C429500DB91BD2E9F23CE6392C931CCD442403E0D7AD9656FF55E7DD75168672AA1D0070B15DDD6D8C9D1BFD5B16647232BEB4BF1F8AA34E47CDDE1D206C09E97E6C36F407BFE49E49E20A693DB9D8F7BEF49C0A1036BEB8E924AB561FDC1E2A8428FD4C4AEC698A5317C5B784A646016E87500D4D789D9A96516E76614F90D852419BABFE2C28CF0F3BD65B179DE1AFD9DCAF741398BEC8B6E20D062C1F2196AEC3B1F99D53E161F92E58985201FD370ED34CAC88180921AFCB17A48C380380CD",
	mem_init2 => "C8CE0D30A51D62A392CF0AE09663719FE00982C48786E2DEF1B06694FC8E1FBEB7593623CA548223533D0D4145F81F5BC509857D431CC5E5B51E93A988785EB195B26B51CBA6266E3ECF2D0AEC1E73A0DB30F81992C6DB7B266516788D358F6338F8040202000886020005550EEF9447ACC7438A1671479E425C24F89533174759AC4CA80EA93786E8D02656B41AC520D044DD9E8BFFA281364C6A6A3BDEC1BF220516AE62DB9D3A7770554B884EADBFC271834E4F706D02DE3DCD6A93095C79E3E80D69B3982CD99A68ECBF3A813845478D320D126E00AA2105533A22D428A8E050D667EC6EDFBC5DD0473DF4D46D4B52605DB7CA1FF3E78662265711444355",
	mem_init1 => "7BB4F32BB0E72CE5E218C41C90EC5DB5CCD03F45F7E98782577963A564B9091EA4B860FAD13362DAE2E2E0C91A9026F131B4233669C05BBD74A0476AE0BB59B4A4AB00F6FFF525932360865C049022432F3D851DFB6C49DC9ABACA4E126C7037847AC1790E41132F15CD76D4ACF000C5E82911A654605058034FC7A59E7B8F105F7B240E4D6948E4BDE27402FF9CB299E693CEA0B3FAEED9B8958E37BEEBF82D5AFCEE92884CC0BA8C47B68CE568DAE9DE87768FEC4ECD2FAF0EDEEA080D1AE0E5CF05CF389590003C4939624085E5F4DE80081C67264A9C7B03D2F3BCC68F3224E8FAD82C879F6905AF7E001389D8E8F621BC39CF1D0DCA28F6695675CDCEFE",
	mem_init0 => "1C30946B6EBC134A67603C13DF7BB496142A5148AEC41CED3B5D967848FE3212FE703875F06953203C33D8547937BDB743D5FCD1EF57A5434D3D5CB526DF2A831E20DB79779927793B1BD1B2ABFDB1E3B2832B1D55B2DD8B2CF4D728398F982A718E2F336B4EB971DDE9FC4E2A49B9A5AEA3ADA68A7C180887B1E4806AF5B7D959343A7C286B182A828E4DE5750BFB7288BC21B12F84E30FA00220D70CE1DC7268CE1DD84AFFB0CD28F95256FC0B8B090B419BE6E4BFF20ADDA4573A6F55EAAD5712E85B6DAB0EF4A3C72F8B42F987CE41261AC50635F42F64501D7A30FE12CBB02545987199F1B6AA09A3DD5E86AD7410DCCEFA3156BC63B4CF268327469485",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F7F35C7100BCF91384973D84D3D4AC43A749E5F39593C60B2DDC5600745F6E0B49FAD2B41C9CC10F07EAA4CAA23C1D60F335741D8708A76BA9DED3DB6E9FEBE79B62231C890B08216D5B13CC9B5EABA3B908E2848F1E249F4A0805EEB12D7ABE282254C9C007CD6EDAAEBF0F1AA295AF7B3D423FB6F8C6A5E96CF48A8DF57284F545C5F11FDEC76BC2701294FF2A83842A97B69632498EC113DDEF96035ACBABDE5A941EF25C8C16F746A4076F45200BF6C55A6B7427885D2E7C49CEBD3F3B4EDD2344C918CD81DC981460D834BEBFC7EE14721FF7DD6DE35635C3FB3D594D6B5627765C26A726ABE0EC1B4CE15178D82489AB4DA94F4ED6F06C3331A6BAB361",
	mem_init2 => "AE6B24AC1B14927E176F61819F39636660DBB87B34242F0E0FDD6FD7F32676F8411E59D545B556A747B156D3270397A22886B936CB0DAF3FC964FF8861DE70BD2D97C9C4D0B92FCB53293D08449D22698F188C1B066BB288FCA650973B9C7436FC547FFAC6C54EC37ED2D2C2840A8E5A69C2A078C2E6EFEE5DAB801306C69AB9BCC3B9D0B5328CDD0798F6AC5D19DC3DA352B14B0CEAB51F6A38225FBD4F69466573F94CD133CFDFDA66C41479B7EDAFB7A9B6A06DA1DB10B0258044B91B175273FFE3A00CF343BBC4E92F77C9F21018B1BDC32E15CC195DA65133E1A01C8DC673C9EEEA595F72E9E38AEC75B5DAF5A11445231AA7EEC88E80CEED62BCB7402D",
	mem_init1 => "09876D642A01E6E2E91646EDA8341421ED1518AAA41B2FC87AB83CC012325082312F79C696FC54543E1B6508112689F9D7A83F48B411E396FB8C362DEC4940DE118CB6DDE56384D2F88DC2925B92ABFC0BDF0306E618D811EF311AF374043DD9B5B02C43D1F4D85151754E3083A2C39F53D71CECE45B41ADD7C4257C63D1C1F2E4C4BB39397249A8DFE4194088AFCA97B02C4C16857E94BF0348B6E6BF613AD4040359BFDA320B2F7BAE144D137A0E1578A2C41836DAF9A1905EB744169F4AF921FF70054458CD12E47383808565B8281781A738A8EEB72BCE464EEA6C30C1E0553B919EE134316C427967D138343D16B8DA09D93B2FF3257C514956BD10271F",
	mem_init0 => "52CDC5D30DA393D1D831B32E2D541CFD8A5EC78CF3318EE1FBE82869E75AD0BA2B9C611BB310A67C9EA5C7282A3E7795223BED899DA1D15ECA15CFE298E4381C4BD6CA0FED13461AE3C2E10CE4A1F00CBA1D192C363861FFD0D5B5B3A88716C9BFC819A217D65A8EA07670387E4D639363B3B4831ED9C66087581EB0A5E7D53B8B29570B5356173C1AD74FDA88FEF67EBF536900EC0039742D66FB744557117733D8CAFF389E688232BD724030A0FE48190781A2CE8BB09EFA0CE9C55E33A98D8FE3241594BE2ACA3881EE2DC17AB30B2B606208943AE0467987E7C8B66AF3D624B862C3EB7FE1CCA3E0E9C5DE6C2995490E3E55D2C4C1C7FCD07EED5C43D86A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y11_N30
\aud_mono_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~21_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a83~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a99~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a67~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a115~portadataout\,
	combout => \aud_mono_1~21_combout\);

-- Location: M10K_X38_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "053B5AE1C4AE5934011D30D178FF99862129EE0A19F5C6F01EED76BF29A02FD2706498C0F6BF744C076305D5781F776D178A3BF93777DC4E6DA63E0FAC3AA2DF8D82E0E8A3F85DEC633A32BF82259079A8650D8C8262622500C3078D6C50B1F329F38C52386E596604D58E6A23F6EEBC0C352D093852F31396131F0E6FFD0FE78CFA4F220B943BD44FF1923F149B64D917FF349AB5ED06D16E64E82405A85737A102754622AECFAA73CE797FC98C6FF03C353D9BB3CF0D58813CBC1DEEB771BCF8FE8C46D0D3BE80A1826A65CC55966B3E461C7995DFD55F5A94BFB48648A437D1610C29D9F353F7541A7B4E96CA58B6EF28A996ED099A4321539F1947149008",
	mem_init2 => "CCB724A86DA68785CA0CF3A01B2E69F0ADCD511A63D1167CE376E593AC7F2358A78522E7DC5389E5306C1EDA992615D23799F154F56FB0A9CC77CF29DC79FC57DA53BF95AACBC4D8E4425E74A52A7EBE87F68B3C4528C8A9996775E5FD5DE7E6B6F807B915C44DFEFB639D8E68DDE27F018CE340A7EDA07A3D77AEEC3229D35A500683EC87D6422D3CF5E7D17AEF02E0C292F9B52D209AAAF048C30FC4A406B9B4CABED09119807509CF21D2A8386A0F47DB20AD80B286126CF53887076D0FB481B265DB5C34FCF0401E65E30E1FC7C1A85BE0F16DEB55C5E8B5EC865AB414835D225D611F1E84D817E56C5EE5AAE2CA9EE5954516B2D260B83395B7BEEB9BEE",
	mem_init1 => "AD72A9D7B52C61751672B245329480D9E9AA0D75E71C188AC352E82F3F6667BD8E84D6B98355127D4496A93DF5DCF26572240F4F5F9C2A3343060F181E149E5AB7B01247E8F323FF75AAF20D1497A74BFAFEDCFC1F9AD82C0DD0D6D85CC9F81DF0DF86FB4ECFDC3CE1FF425CE7B94A1FF94F3FA8F47ECED49D63C7C3A75DFEA20B62DD1EB83ABFC6340C0C598E10A97E903B3B6462931699C2F60E34A902F765FAAAE09DEE6093A9104E8F6D1CCF50518090B5E119D122C1C4183398E5B8333FCA2FF70FC795A4DD8AF33E494C7F89C01EF72E8B6BA2562B0CD35B8229D1552543B1B19A40526A5B8068303CC93BB5DCB566831F3F1583582CFE5B37AAB0FC21",
	mem_init0 => "5BE7389F918D019145C5D352C7D84B83D46960BA1A9C6D81BECA3511C9A8E24E3CD6B4B103881857319E7C43C2D119358A3DF73CD5C2D548CC4CF3B709A7759F1B8F6B1691B58E6289821962F429A4578D2A39D14DD7C51F541FDACF5952EC5AC0762BADBDDD61EF5D933FF5A0F4081FDE31D4D7B4359B86DE30DDA2F649B520557CEBC1CA32DCD29C32C362E579D4817F43947728BC50D5A2E044CF3054B6E4A70B70562F05263F6CD59CFC113E436CD64BAB1ED1B6758F02AD5D9475DF6F7A4559B59DD4E009250BA28DC177F3DBCDF3771642DE5B68FC6DEEA41A36AAC268766A3599E8DFF668FFAB9B50111718B088C555CA091A481401E5B07334774520",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A0507F6AE972D77312524061A33585B292AE198C6DB759BC3FB7AD113FE5FB2002A40B752035BC5E273FC5C919B6E9DA432FA700E96E19176EFDCEA0BACD39B522C4E66F64D2602752C487FB3A50DEBA636E7E1AA1D743F02DA87A4859B6A60FEEC8040A35DEDEF677D9C6B4DD071A5EDB85515AC81EB084AD4E75BD71DA14E4C5CA38610A5DF9EAC28383A7F575F13241BB8EE0F43799702DE9B017FBE238BBCB1E7531D1A6ECCBE6CF23525C0D8446B9FA301286AE7564C22528F54931C43B4153A80686257BE14A322F91E436800051F512B013A1474A8C0948A4320CC4AFA574844F5002E5B2C49B8399EAF562DB275BA68C1685EE1DB47CAF52F99D8411",
	mem_init2 => "6A8797F9D1DA67E2F6C53897C8C37A6395B03A0A7D72D112919A6D38A5C57BDCE8E038F25DF0BAEB995E73B1D6845C063D47D042BC3A4933E930F6D3397423D33E1329DCADD4859611CD957AFEB4AAF03D7F1B2363C46D65B46F44290A98C58345F367ADC86B87FB2D1CE17B57A944CB4C3059AF6A56C7BD9D0E0CB41217CE525D2887F4891ED437CA1F1721C7CE2A4C244EB4BC05DAA79AD4EBDC8D78AD3C37AA6E769598E84620E7BC9034C4D32254AA8A431C220128674DAD7BCB5FBDDDD3FD35635D80CED05144C56584F95490062CE49A82C37F7CFAACE50C81785AAE8C58877CFD96A475E76BD52BF79A96E902402A71EC60E5499CEB0C2CEDE94CE5E6",
	mem_init1 => "589D9F17518240E83562BB715B562668B294407FDEEA6DCBD2AA782E82B9673ACBA7D997D5507C6322F5D6B568290573F5853B0BD5E1EE20A2C2C4DE886C059FC0640D7C1B9200B507DDF65EB6E0C3712B35F57324609B7CB5A7E82CAAD0D51E798D84AD3A95E80FDEDA6556AF2DFC632C3A8935F3541ABD5DC3A78BA8935C69C4DE316D3903469E120D80AB6B27C8113A01ECCAF41CB19046E2212E068DD3E35F344E409E2CDCF72032728DCA58D4B8BCD9D9E0054EA25CCFAD79114023504DA5549DC9ECA91251B8063F8BD1885807176D5DBB6152DCCBF35FD70F293235BA6A183991DCEA663AD986EE2A14C54E6E5E46773C045DA079B7E0519D0B217825",
	mem_init0 => "5F1D71F1CF26FF86402720BF4FB5EEC1D013E0D005745C87AC7FF0A04461D300FECDD3CAB84876303DC2689E1D41645D007E96DE203F4003FE60AC2482375C44C8BC02D39055CF7057DF178176FEC219EC5DB7D2FC4804BC4DBAF62B7E2C37FF7C181D6312189821DD5C134063B08E838091991000602837FB6A16226FE01FD22219DC1BEE047018BD75F80405A2B09A1DB703B0174FDEF995C5A0EF782EC03ECAC9D5C2E743E83400B3D37809C00EF10500A020120000400150018001541080000001003004000100048028020000010080000000048885094021000202000080204111050000100002100082008102000002002001024001834520A0000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "BF2A80D8EB89EC314A3D82CE1707BA4FA03C1E0AF1C2321E3F1D13A98568C68402CF31419AD45A7FDBB8D2485A221C66E8E94FC965A00C30BE31812AB38B0F7D0DE557783D72535BCA357157C3AB7E8F58E87623D2F61F032024287BC34EB514C1FF9AB237C402B3A088BF3B0AC1C71121DE3D3A029831ADBC92F910011AFDC8BCF63999CD932D4594D5A967CD7CAC9296C7771D8694844B2E64C1226089CB144CB2A77770845273AF62426EC9A92B8F2049EE64AD70BAD241142F2ED68C45B902630B4D72A0FBCB935596369D26C5454EDEC5370326376F8AD3AA08BC90130142E67A010FFF28A791A842E70AA15681EC0A50020DB3539A88DDBEBB095C42C8",
	mem_init2 => "87B2EF60CD6B677F3E36F1526919270EE83E1106D2F0D5E3AD0510B402FD75E8AB6212B98ECC353AED5638E11E06E88546414379A5D2C44FFB6FC00871A3B41AC181FE9A1BF28B79669EEDADFA6DEF3D247BBC98BC9A64D2CFC791CC8CBEE2CAA722A48D8B7DB5BCBA83B638985E56488B86BC617304D66357DA512143FF39E736BCBA8095E3CAB51F143C55EA116E481A8EDC71B3E4B131DC32A82D746C41608E449290B1704624CB7E7E9E8A1CFED4118B711817223A96A40FEBC69E2183475A6D2772633ECB12EDB3C0B4CA621A1F64B9967510D66B8B1A33C677988B13E96E30395C87E87FF79105DD4800A5ADA53641086E0E4B849BDF204130C7D93420",
	mem_init1 => "FED71000C2A2061A2178C021E39E078B7EBEE30CD49D1BC48A6BDD68C725A7EA0A7E8665EC138E0AF850D15D33A5F60E1C6AB4AA813E26F72877DB3ECC0025AD86B32B0F2239044807B163904552438F69D9D5CDD5B0771B38B475CA1A3279935334578F0405495B601345F2C9108C3031BB314CF7C90CB06CB9E42A34E357108F5B5B9FE381FE712877967D684AC47089199EC0398DAB5B3A2EF47D92B487741F14AE82424D1716C3290234444C3393B273A036EC91BB34333B8099C9BE26A163FCA94D392F5C697A99752FA2659EB4FD75E8C4E14BE45DEA849F75B5EFF5118859FE0491BAEAFFE6CBEA6734EE177A20B947424082F4073848BC718104DCB0",
	mem_init0 => "AB7387E7D2F473192630E6CF8868A6B24A92B9E38BA0582769959AFFBE18CD1E7BA711C31D720BE71A78B7C2073B2E78A245B523D68EDA64F649C3B3C2FBB35C76ADA32D9141243E2A4F7C5BE83FAB9C30082264B7A8A51D6D469912ADCEE23D42B6360637C116509F9389C6E513533F0A02609E285CEBADBBB019EFB36D1BE09B4807422C99841BDCF1E48EF1B569F7D66B3DFAF4A29E96AF94BDE27A1532D8B437FD3293DD0ED72099ADE78F6B2DAFC408AC5FC091FF943A35F036A01F43AC8E8348A7DE60B7E05B0AE4FFBAE506BD1B73B401A9D24A43F936E152648B9B76872ECDC08C8DE5624A855D10C20EE2A23B9073445F081364B61ADFEA4419D2FA",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7E3EDADFFA65A776D8C2302323961756A8DDA8EC14D29046293D7C11C8A63FDF3502E72C86C5EC3A0D5398A12767D9B2B7D4972D96D3F8AC63A63565D91FC57229DE0829DD875784FCAA8B724CA67E327D81583B11681087909DFE527A07DCFA1408A0DC202606C2F699B46468ED460369D0BEE54B0667AB14A73AF4E085C8E69A6FEE53FE1E94DBDD7A69B3B30ABFD61E150806E9E4B959AD9B59760A2EA48B881407583B0CB21D5EEE125B6F061DBE376E52147393BDE9B38D3930DAC4267973BEA0B3FA7B65D9CC49A64B59B788707D9E47C9843C1F9A9DC4387F977A049AA71DB88EC5BB5A88A8F94002CD422F8408AD96AE0BB7E2C2276D3FD95BF18F62",
	mem_init2 => "4755FBC386E077A2D70259AE7DCE113F721698E902FDA9822DA1C5816CD4DAAA8FB92375D63799AED4512472FC29E7E4F7769225F5B30CAD5CABF1FF133B24F8B9E267AB7BDE37CB98B4AD0850B81E03397CD3601B3D2CF88423CEBEA1A6206C70540778022C61ED031C26585790E30EFCB939A13AE53E7A0DDCB4B142372FDFB3A322A051039DF5842B6B0B9C87E56F99AF492F99C2D5FC14C0D356A3F3F2C9530D468D21D1CCB346A15BD68419FA5A801B1FCB3AB9B0EEA186F4DCF8DD34D3C5CBC18BBE019285D038EA5E35D1E2FEA6663095B80925EB4F72FA002F49971CA68079E396E51662C5E9759E656D82737F17967B2444AF58A9A25DAD157F24B5",
	mem_init1 => "B82067EE0CE510126500A01917353C97FB60BCA2C379653DCB2D5C36CCA53596BE248610D3FCD1BA7AEC9890C50126891B21B3CC63107FE2952BA4A5BDF0AD3C86C6715A58147E97BCBD1AC3237DF50F059327D72DC0B737C9D04ED8157300948BFF1F9F2B40C985FF037C24FADCBCA95D1507A02AC9091B37B334EC114A238750A0056D663741FD4B06D51197578D0424CA07C8DECB515ABBA22AF2F8A4782F59D21CD4049A4D6EA5AB657BDD9C5DBEBC0FE407EDBC65BAA449BAC6D9C361E06711F9736EA0EF4B08C9A419550DAE1606388B24537E86EA9EF1A31D43A79FBE51D48489943EB35A6F5E9E80BAF59EBAFCD3176E4A0503511E7DDDCA97F14B62",
	mem_init0 => "00442A3AFE53BE5617DA26F6A7746E990F2CDECCFFEDAD6FDDAE21007AB4C0BC4D80A47F4B0820E6BEE46A3F56B97D6EBC5997B9497A86C43A0600AE0DBD30EB8705B7BD327ED93FBA736D2E1EF524EF4A1E65E9A66D05256DDF62F45DF69F038FF06287139CB7891F20149FD5FDA8849BE96D0C286A1D9C5457916F5CC62157E1BF92C75F746352CBE9E6713AA16652C9067D5519963B336E33F629ADF5FC7723FB3D48DA09D440EE7D28C55A456957BC09AE37DA58D3862F2054D1531580D61C483B8E30B03A70F4A479584B0FBB8F39BE3F8F3FC511F28DC76E5EB921BA53FC8D8091BAE1C53534E5E415228182A6A0FFAAF260D8EE532D157E1AFD22D9A4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: LABCELL_X36_Y16_N48
\aud_mono_1~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~22_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a51~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a35~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono_1~22_combout\);

-- Location: M10K_X69_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "5D5269863DCA924604414AA868BD59C31118F1E843BD752E231F8CF9274AC58E861B1118BF86D38EA731084CFC5E757CB8C717EF9D6F1A0555C184202AA00124F880014556E048E3668CD574DC67F5244D65C4B96AF5370AB43BDE4EA31C0FC41FA63C1E3A61C87C371DC4A66E60F6B4C0484076C16E359AEA0F8470BC02BBF2DB54C2ABE666E56371D37A16F97DAE9F01F35A4DDDE7EC0FF4D120A187901C7A3F7C43569E6EA33D7807B0CEEC46DCE4D8A976043F8AB389D76C75DF9C4CCA84B8AD0FE4D0253AFA2B0FE61C33801AF41B5E291B53060BD0BC312F6FC3D2C0B74A84EC0C68F2622CCE899AA7E5BE3E292B6FA36C535FA7301DD5B241D4225B2C",
	mem_init2 => "9D294A11622F55650AE8C47CDD3D19664CA81082EE79A4DB8338E9672FC98FBC0A0A24375F03D63C49A82C7961459CB4B35DAA0DED8F0AA1FAA6A34D9D181AC8DCF05C9A7B2F5BDF0F1CD962F3C52129FFB1FF0473C9E8D9A1F6D9B8594CFA51FCBF55A8B1F78EFE97F69B1B27D32FE3DBC1B250EAE453761960B3EF83F43A3B6A375039AC4BD43806336B358FCF4FD8AD50FB8E2900A678C0DDCEBDBA13E181136263D5CFBAD73FFD7AC2EA66AF47A4A96DEDAE04C9055F6AD6A216C56371CD1D03C89CB87447A585C412DF1C9DD4396EF1F1130BC168B47860CFDCA8E8E13D547E4B34BBE0C4AC4B07887317F59EB3F5472D7F882BA8D676D631BDBABA2B24",
	mem_init1 => "E9DAC90B99E38168A78BE3E647983162E8B424A8534CF5D23CC1288F45B6BE84503FEDE17F771CF0D636AD948240589D6716122B77C7AA80096FFDE4242501EFE75C97A439284CF0165A2A89557ED5954A139B1BCFB6052E31420D0E54484D299D4DB7DB6B2E1D7D0D9F20331319C1CFE3A33D0617D63C3AE3F12B325C1CDDF5FEF0E53550DAEAB8BB21E80630EC414FFE531BF5565842FBB7A1B757A3DF143565137B6D3EA24683A121CCA0D1D49A42D8EBAC8B8D9E94C3FB3F5036CAC6718FFA37753396EF4E8FDD4A2676E225BC256BF041B9E8F3265388F3E39FC8225D3B98853FF81A1A6108837B8A62CAC21274CAF237AF121969AF063E17EA841BB0FC",
	mem_init0 => "DA6A11EE4E3FE9D4214D8A525980F34CD82C66DD75EB2365FF3BC12F05BFB35DD7208A79BA09021B3679F2397606B8CCFFFAFDD9873C393E4A2E384FFFB1FBA5A4FED65C8584B9D1A157844F2052322F15D95686A9AD9A7D8F660CDEA177D9E9D80A6CF8FE1056A403074D21FDFE17D92B1FDEB9DAD6F3D0E4BBB98534C697391721C55C4E772E97F3771FE8CBA434FD004B98668388B5CF32469AF9E19DCF2E61E8221B73267DDF72D2E69F4F90FB4F9B25911AA4FD1DECA995186C47EBF9B4F3F414CBF75C39BB3C4A09EBC037BFB10FBC5B111AFA31BAE52BEF6879E18A574391B3848B26F94C9E295203A2641985BC86E84D1637C67431E4C1201AC34913",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0110423486E4F35B2049AA38BF9718108B3F4166562BBFFAB8369AC6A09C02AED9614F8FEF12768D5FB6AF7CB14E5661EBBADDA8C5680AEE2811A5170CB11DDECA892356269F757CC8D747C8725C9BD8FF24E6891AE7B93311794216807042D3D14F74805741B8094D45BE9BD73366A90DF9517995686BCEBCD7CA36AE0388791E41D25F616D906E1F2B05765D7B8B29353DD6A5928791B33C6CA58185166B571A5F81B9FACB3593649083294E6B11274AE89026EC6E094257EBF6FBA69ACA6E3E76E8A217E05F6D7F25D161B63F963C2AD362304A7BE80F6762B31486277446D99D644843C7F5A1F45AFF2233BCFCB0E6C7D115D2CD0A398EA861F9B967CCAC",
	mem_init2 => "2EB6CD37EFF978F4A272F08D787F286033DA1BF441A135662ED8425D4A47007ACE1CC7EC414B165414081C7146E224D1BDC2FF873F1E95AA0EBFA8BC4B0E9F99645FBC59534D6C93E42002F31022E3DCCDC2C6A8765F5D7E42DA1139F434B929FDD436A2526F203EF8332B16C022F101609D105042D4C1660D31EF954411891C416BF797636A92E237EE3FA5487DB421AC0BD5D6D96EF91064E4E4C216DF246911648B37EF0C75B5F0F908CC2C9B00D44253CB761F1AFD31F27990927B96DB41B0642582878E97113132EDD2D76EDCCD5B98ECB96EF8ED1FFD88071D3FA5EBAF0E15E5F2A4F2C6DEDD760E5543AB0D0E3C267247C50284EC1ED5E7036BBB9207",
	mem_init1 => "61012EA142BEA8DD6B9EDEF98AFFA7BCB3457900DFE142CBCBF5EE7CDE1A99652573F9060999EB1459D38C3452E9A1FB7FEFB0DA699929F62DBCD5B02DC4D617476353B1AD423F9ED6A93A58C8A3FBBBF9A51D1CC773B48CAB4D8F3EFBA7BD7CE43FFFDF82C485DC8436300725F47F93B4AA95214B1B0ABC8ABA7FEC7179DCA8600FA80B216055C01541E962CCCC2793893756735784DCEEB7C6A66BE43247041340A53EDFB98DCBC232DD5E53E2C4FEFFB7AD815EC53DCCCE3298E96FA24030B09431FCAA209E951920BD30812E2F680E7CB94189B149792B7A0D66BC44CE9585A4061AD26CB871C41BD0B92C826754806F0A61017322402D7A9BE81D29FB28",
	mem_init0 => "6DA02F5FB9E67E951D77B9CB490DD4E1E838281002694AF7B7942710AFA74290A737357067309CBDC161FACC713DBA0802EC0D55BF09B5D2CAE3DD47F608442D3BB8831B5EEAD2B5433F9DF941EBC74304DF43604E57FBB76E7C82009699D50C6C10BA263B42F87559F2FC511570E5FE03BE0FD21B6FCC639671B740026A9D57F758AE5A4E7BD2AA6F08DECE9856A589AB66B7E4AAC1907F9E674D5661B835C9124E80A96CD31F4F4B79BEF187A6C320E9228F80D8A5E8BE4B42DCEC27C77D60C557AF35E457E812B26FDA4CACDD7878A619CCC66D1CBF32F46E896E4659C565C92569C9D2C8B7087E2E74D2B1E222DABB0B35AE4D15DD05866C4D120C9743D4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4AC3C70812010B291C122350D245032BC2C633BD6380069C4241133AD3A4FD71FD37B92B49D9340F988400CE4A5F9F7247364EE1674FACD1FE67D6005BDA57B21813983BE42C666168D474B7B8BB5E9D7F9B21A097D5E8292C2207D83EBBE404309F6D6F5D334E67F1029F67274C86EB41FC34185E64C34811E9A9EC2C889F0EE563C57373C592B40A4A5915193126B95383A2822ECA73E5C5BEC9FD788FE02908DA803A261806E64B0D5DD05F9D4A75F3CBD5071C1CBD2D01EDA3E8E9CBB36DFC018FD0A4F02A58A927F1053290C6217C84724EC6A66CE783323AC7400184975E2A11DD5B5A1A8DFCC513F023BE1F5E21CE2BFC42FBBEE9E4BD678EFA821986",
	mem_init2 => "5734A951DE94D9B0ACD0D5D4D07660B1D08B1EE7160E8CE07544C122A5B8015467953B4A44284722A2F3B9F710F6D892448CF0CC1F5333907FD6718A1BD4646C47ECA5C7EC1D223528997099B206A723A7A7D4D2B2C8926B160BF15C8A351DED8C3F322606B5DBF44239E6CB4F75875E8C706B26DD6DF511EEEE6AD3B79A920EC32801E2BEC4EDF7328168F8FA0D52905F46BACA8848E243B645367C6F3FF88DE326003D8046E7BEDC99879B158ADBD5E32AE97938F4C92F725407F88E169F71164390255CE8F7EE7BD4DCC0B68D9D4C7DF6F068C52812AFCEF03DA019922E3C03AF5F93A23D4D388F12D56096F6251424A33F7CC059D22D1D4187F6B11CE506",
	mem_init1 => "C86824F9836F4C77B35B094F68E8700E35428FD48EA7ED47D8470C3A242D477B646B927042AC2DDD2FE4EC3C70601E19BD8BA729F12BE0DA89296FC09810B9553062FD5D03D84ECE0357158FF43729A36608CE24F17C085300A24F2252B32CB95DB8755A9E07D01FC8353F936E3BEEEB0EC42AAE22FC9312A44C0E7D687AD997E90C5D57D0B6D2F546A0F96EE5CC43ED72AACA8B9535AD81E2FDDAEA3D6BE05AE91858DB3CC3B03C64489A1A28057AF7B231958F8015A424809A4CFBD0C78719BF481F4B7E3D10BAA92EA137CA7CA877F897592C427869FC536406E6D4D27447195FCCA41B48DCA68F4E8C7D6D55DA58344FF63BF96BD185949A6D920891E588",
	mem_init0 => "FAD4E5BBD2EEED806AA5A2B33D3D4A7C2280A92215CFE25BD9CD30332BC1C1D4C638A5AD2C498C942EBAA9955C8EA6011475FC2382842561DCC6E4C77BB1B6EBE268EF21FB2F04AC26D51D10591B42AEA07414734D36C628242A02241C76633F9F05ABAF1771363E18BC418210F38879857E0AB2FF3E8C16B949959B6C1565085ECC92044DCEB75D0874D2E5E8C9B5AB1DF4C6EE2197C9CC12C860730E9D59352626E2C06957B46A10656D21CC52087A882B69444A9D450921AA39DBC531EC55C532641DF95611D136BC432FC2493E569D0EF68A59DA5D1A2B9657AE6804770E3EA78A7B7C627D8A5DF6984EF1D36004DE6AC3FFBB77648BEB6979A200BFE9FC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C59A2DA08D757BD80CC6896C8296584292452F8F1B1FC851D14B2880FA2BC5E0ECA5205258458BC1D72FEF19D1F400F8F541D5AE0EEB76AA7FAAFAD2C6234ABFD5821B54A683A340123BF81722AB5EBBCACBE01FB263A8CC7C86C8206EE7B1E532954E2B16F5FA16EEAA1C6455008082A2040142800101110000008010020422201010000A0104A01000401A050004032011008441043000028080804040000A08090000008008008432FCD15532030CB3CF5C156348137B66EE14C8FCE80304BE8B870C948F616017DCD0CD757F3C924086180D1FD84474EF69C1FC1B3BC4B4D9AB3BAA36DC60D1DF2B075C1CCD941E092A47F9AC371168A0BE3046090153B8",
	mem_init2 => "5B1C565B10A6AC2C312D56E87068D06D8C463A1C373E532CADE1E62D45D7D5886A89DDB64EBD0D5C3AF1AE7883EE7F095BBC48665DE71A9CAD50A1EC5F410C0E82B0193C672120187EA54B14A441628E22DE0BE19800092F9EEFB14839DEC68D3462E70FDDE2B053A1CE077487761F1FA730CF2228218FF87B18F42AE38465DD7A17043312697041FEE918A8778F710ECDB7506A6570EAEF4EE8908FEF7FFAECDA855D23C31318395329B904600F9F5FD6059D8F62434C4D0F493CD18CC35D5EDE9CA82AC5802846B02F44368EE64A945AA9C85E2898732ACFA891D5C83EA1295813549649C13A7E87BABEBA3E6A59A3E6DB98E5D9AE38508F084F5F4EBE7D47",
	mem_init1 => "A18EDA1383648BE9D9B79E61A45A74BAC3F5E9ED955DFEBD5D8DC80C296A4854A0AEF56BA8C4836253A1F736014397BFF04130561C9AF5E60BCF6ED888AE45572174502D12942161783552A0F385A7776ABC1C8DF86FB103E56403E7FB2FF1A25C836DA11EA4FD1105C0F813C7F5A2880EF11E7677DD1768EEC126C51890000B1ABDC989EB687062311C6993652DABD22E5FBF9ECA6FEA3AD78EC03DB36C40C6679AEA585FEDF4652218E6FC6E0F275647494E7D8318544FBCF2DC78AC65D3D71406E0A0109F5E52C19419A5EB1E9C9167EDAD16A309A7DF3BFF188435D5920BBB9173C12981487DA70C416C8958C634582D5BEB0E312CBFCF8FAA0D6B603615",
	mem_init0 => "D651C33BE1F9786AAEA0AA571D8E5EA22DA29BB4F7CF12F1CC7D6527A57A15F36E4BBE34C85D35F452385ADE6597966535FC219FDE04B4F2CCB1F1FF173153E0075ECE79243326DB72B2952F188CB6A8E790B473D631753FD145D2F2FF8D9D8C9B8C1ABB7C4A18AA2EAA2D455D237BCD7B0214504B988E8B09E7467D1B1A74B41A2E1B8620C8B6338CA373E795AB5A288E5699DE9A237E4E41EC5353A5CD0A329926BD9F11B82B8D5928776254F1387EF7864C85F5DB723332A82822B55333444F210A97D1610357A42412D2880335CFCEE48BE21F3F54D3E1163A5E5AD3C90B22A3DD74F50B2234DD43E92F1174D395F8D1E94B14CBE88EFB50688365DCB664",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y15_N42
\aud_mono_1~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~20_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a195~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a227~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a243~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a211~portadataout\,
	combout => \aud_mono_1~20_combout\);

-- Location: LABCELL_X40_Y15_N48
\aud_mono_1~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~23_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \aud_mono_1~20_combout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\aud_mono_1~21_combout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \aud_mono_1~20_combout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\aud_mono_1~22_combout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\aud_mono_1~20_combout\ & ( (\aud_mono_1~21_combout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\aud_mono_1~20_combout\ & ( (\aud_mono_1~22_combout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101000000111111001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono_1~21_combout\,
	datab => \ALT_INV_aud_mono_1~22_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \ALT_INV_aud_mono_1~20_combout\,
	combout => \aud_mono_1~23_combout\);

-- Location: M10K_X49_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FBDA9628CD240E6344D988EE0E0FCE4F21E746E457D5C8D581DC5C84FAE626EF9A1B30AA6F1FDF80BDF2A9BA6BB71BB8A8ADEB54149ECB02AE25FFEEB8B10AA96F9A9E28B41827AA520F8921343DF9B8BB446178CD0B410289D38BD57E70E8B32874E26DF5F0EC911664197C8F1771E04A567B03F1F2EE017483BE3EF271C5C4E8644FA135AF184CE9D9EDB78765642BDE61BBC50C17F1DCD607F398F332FFC5A28808DF80A550A221426BB9C0B90D893D254FAE4BE3FFCEEF7A44515248F89F2319E5F2D8C9ADA6FFCFC7A3C165D59869249D61AA8C0646B0AB2AAC07AA8A7ACE09BE0E8F4454AB6F42533F9E93DA166B451C29536046F599CFCBD806E69EA1",
	mem_init2 => "78B109DF4F52A0681B2AB17BF7E9FB7CCFB55D91E02D61F99CEE2ECB7C00AA942F66B45B7778C6390B2CDB426C98F13D7A3FC76231882EF9D0F8E2E9850C2930407DC24C4983B6F494632F3EA7BFB639DE739165E50525D17449DD1F4211856C3F24391FFDF010A16D8F05D18358DA8101FAE68D06333233E2F3CAAC806050E8A02177D1F297FBAF3AC088EAAC2AD7002A40E7C120B1FC5F5B06D8F381FEF8E776B0B1B2F7F6F723C0CF76082DFF752C57D6F62ABF94E12A6610A024429C4765D0ED2C006F60029B479655C69F209087D2EB8ED1381EAFD336FC3B6FC3D1D67DCBC15717CF813F0114D4745D3F62CFBC6D1F724D9CCF7E3B33175AEB9FDBD9D2",
	mem_init1 => "3269C00CAD0CD910C1967A1447B6C7CCE49388821CA9E0671B212EEFEE0C1CA355691573F113DA39286E70449D24F9A0D2FFE0E11AB26F19C9F28795065D89870702ECD0D7CA38B867273C5410DC9390B2EEB5905117EFE47F6A0BEBD0B0184331BD5567102A2C969EA2BF83EB042CA8913C239DEADC6AE3D76B9D51C5B96C327484D93B29D1F58B5ABBE583C930F30A0DA982F09D23ACDF4E5A75281970300D16A45028B479B9FE2CBCA7E418537C32FA773C7CBE9484E57DDCD4E9A4880B42099875210B67B86D1C089317123F778E94ADEA0CEE9DF3F1BCE2105DCE570A3DF9D036645255CDE25BE7AF857997325E175F5F87A49B46B6A1A4A864A464E8A5",
	mem_init0 => "FCD074199A3265C4444DD26C9D65A39739DBFA2B4D0085E7649E5D67EA6103D8DBB7C101590A88793048AEC41EED5A31956CDE0797AF0ABD70B7A9256CAA8794EFECDFD0AB0E7E361D8F6003B1E673E8CA87EEDFF7564B90B92FE5B9E410ECB44C0C9A1F2FDEDB1B7D2493F898930B2C0538FF48D0680BE2AC49898B6308DC4DBB26847C7AB44C17C3B216F7A5B8DC03A6C57524610995826FA416B8BCE961CA8AC4DBC5F421BE3BED5E6348A4A09DABFC9767A82217DB8C51B592E651EE07EB90C0156FCD2D66151914EC3FC415B8CE2B2951EC9A8124C6303697B87D417C124D8915730F37C68BF97D778F0929922588BE571FA9CD07409645DFD5787BF06B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "A51175BE7B2B56F3898EA9D61B31F2E912E65240C0528D4670903B7DF3FE3B315983353CC3674A4A9AB94B267F31C3CF1196D59077D3736F3638DA0390C0E2DE6B8E9C5681479A60D116D74731CB847D72CC2EAB356B986606F2AA34CDF86078F690C9FFDEB6FFAC3251B06034E0295C481F37A68171B85472F19DC91D7240D98C9B88D6861992FF7450990914589589610F64196F162969D930A35BBB42A50DE2305F2C18357CE37872F2916A5F16762C0598F6BD0B3C45E5759830109CA1F5512168D779C1249ACC7342A206EA5FE8B2C0EB7B3AA2895249E72247DF5706712E3ABFB7F67A99F8A332D2775A91C768014DCFFCFBED41727BDBC136BD2B6A0D",
	mem_init2 => "D940C1B26326BFA6D497C77205C07654EC1305DF08699D1F1619B4373CFEABC02FDB460342DAECAC23A7C00CE6B651133799B806CFFC70378CEC266B88F41B0568BEA677B98D24EC0C01936D7D4D7DD8A4495D342FBF48EC931CC4CE633C1E5D78D9AE794199316D3A2E01D7345A80EE608DE0326558FEF8DF70754EC05EEC46D6A42261259C44279C122D46672436A8C3E73981CE8A8B11FF2A1874D06B7DFDB3A7A565714F1FDCF52FCBA7D2283123FA820EA9D566B82C2452247C5FA7B983DB72F275D26335E8295CE8BB944844FF348A9409F73E4ABF28BEAC173BA30F4CE2B6355497F5AF3CE1E449077005704A6B379DF8744C64430F21D151A55528DA",
	mem_init1 => "5BFEFBBF0B6FFCC99C946462E74EFC2071F499D26A00E5F414DCBBED9F0B97AB040E7DF09DC844EE97691DF07978D578A4288FFE92EB54855B7D43974F484FC638740886341B9B782877C49166647F7CC745B5201D0FF9B24291285818524E0E1DC6A46B4A4BFB9D4297C8551186599F0D2249A9895BC0E116AC6B2D69FDD140BD4DEA7E06543F4E14E2A3CC2BBDFBC866638F6FC848250950DD6102ED4A175DB13557CD7D4EE7EF4D0FFFD63D95B8F60E186DD6D19E9A5973A468D0518A1E6D038D717FB3ADD0C7D55552A1A911482530904D0E2855F5CC6E52068A979C97299C55E716633AE8690597CEB3A69DD7C4A550A67341281CD2EAE59D666557EEE8",
	mem_init0 => "48CEB62230696C90877E8BC556A3B20A1B06211E6B6818D2818225F5B461F89AAA86AFC00D36369102A8145BAEC0A94F3926D3EC8311D5258A4FCE971156665A4DAC033CEE2699F2C2D3AA9E5C98FF4F20321EC5E32ADB0C3BCFC31D2E9E086C58DB531C4FE1A56346D837F5F2F94CC32C65B5AD0CB946C7CA302195487D861BC3948C0FE9D58C17A1C1CD5E02B80A537266F5943A29FA442434235992E8B1BB1C9388DB165BBD3677AAE16E8A409567E43923370C0F97E46E552C766C1C52D942552DAC26D43058BB96AB3B62312D2053106F55763D19A88D3E413FDA95C0030BC0F7681FE08522AFEF32C29D1B3033B9BC04A258C168A60BFF3D3E520EF0E0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3CC80D170405B065FFEDFAB4F93DE86AC91C5432DE0BA8D1BB6980533D8841DCA9B528CCA3EA2A26EDF8569F47241316138FDA786251E7B97BE09115026B06105F600E3899F979F1C97B4CA2E8252D95922610A917CBB39591884456C5C895C698F1DDE883B15B6E5517AB9291233E978FA6B53F1D7DE3B82CA7725FA8C9D2857AB4E1BCF4E6E09129EF5CB70BB289AC95EDB4D7A013651A15D8930F9CB9A38F4308FE6DF866E14D879F7341A4046032633BBDB71F97D63F1DFA21CCE5BFAB899E692F95AFADCE5ACD70CA2CD2C86BB2F8C1C9C280F7433BC89665E324DC07AB9E26D827F1C7017C77F00B2F75DE920390710F36BABE8F750E813BE9CCE04DE5",
	mem_init2 => "4A612A3FC0E2EEBEC15CC52E2ED796464FBAFA244DB0E97218F5947C0EA5ACE1201C3491ADEF3F760A96F9D90909E6AC3928E828ED86C207086A4836286A13B3E5BBB56F0A1F6A7B9E0DBF5EA8BA78B53A0B01267CB67BEDC517656DAEC74EAC707C15D06728995105283ED0B1BDA91925BE63D8D0080A13C2884C95A8561806CE09E3292E9BF6894E180FE33A9863191843A8E7780439CE3DE5139CDEF1490ADC44A848177FEFBF4828386B05A2D3F467E130B174DB24AD94BCC604CE340EC882F5C0925B77A0FE2C5AD39569ECA47E96270A93A7288F71104736170850D11B14AB398ED759B4C17A7DDE004F1532CC8255676C03591DCAC427B24C91DA4300",
	mem_init1 => "41DFD73A9D82C80EAE4F708D75EE4455043401CBE8191297F1B92C74EBFF2814E5FE56CC554560E44FB590266351C01176B3E96625BAEDA6F022AE9F46A4F5F5CBB13917C16DC0703C056C0AA8BF60018C7967DB2FE6A073F361B84B898CCC52589BCCC162A6B4F229A8F1E16B45DBBEB72AFE1564C5C1CFF48F136797D60613FA33DA99FA58680AD80960E8EC9952A80E3D9AC5CD0DD870696013671A3DD424980A985D765B3E7F2B1F017CF993BC60C5AF0B9E822BDEE7B64C51EA662C52D8B12A5CDC76B3B0A57A3EA48FD21BCDB2D92B415A24DDBBE78137BE02084AE4660EB11F66592C4BFEF3B758B157D7449EA55B6DAD0FC6E3231CD5D58915F52591",
	mem_init0 => "352F869E5071ADCC623AADFFDDA01F7F77FEB0F1CC509F887FE107311D4CDEF71EC7E6C4C33265342C9537C671DA7BC0C91765A53AD87F52883BAC5C6B5E1BAE4E4371D0E5B524DD0E5771952E3A49CC105D37BC7BCF3140EC058FBEC36B3714C3C36DDB2013821B337338859B1C391889D8BD1977E9AED560D1D51BC5547FE8B366BF153DCCA640D06659F87B3BE3F48B12429A5436E1F12746114C1BFE330E57268D52DD7C98B1B26D34539B42293C597CC4A5CE7E3C70754F9DA6633614EA5CF3EF62E7C15B8984DF73B0F91B01CE99FF28BCABEE1DD2E2DB0A5ED8042116181DAD5BE5B6710162CC270A0F42E3F33314E1D09FD2726EF367473B37DC36A7",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "956C1D01B948F648DA60298B13E0503ED13840312891B912EB1835EF30464F9406F36F5BEE5CD7095FD3CC2310C86EEA0C8717F93278364CD8A3CAF0AA092C17D88EBD203155AC55E2704E5E99E6148EFFC33D00D99004F09DAC8733AF1E37CD4FF1C986F922E5998DA80ECD85F41C354876D090C83BC9B0D1C396200FB90E8223074759155B75AB901440226D7F9F509F643E15144C025FD8D44106A69EFB9708E2EFE6BC32EDC4247508FD41EE80F71112C9437EE6A5AE38C9C12F36D5DB46D587995A442606BB3FED54F37D4E5E5B2B5AB55EEAFA2E9CE0778540C66211A06CADA3AAEEEB45B156A0BE58C5C3E1C601364370DD71B54C93FF53649B767195",
	mem_init2 => "A3423B57EA62C04F6352A7855B46D1A356F430C7EF9AF1D133AC8E528EC5DD8A80024FC3FB8B782A6A56CFE0A526D5F53AC1EBEB5E655DE10372AFBA938804E3EA7BCCA4E082078728F6B028A1C0D99F9DEDB0A540112C464E6CA3C11BFA4FCEABECF966B0D39C784960ACC6F31875B08672D894DAE1A9864E0C50E753382503A5CDF764741F0054ACAD200935F386EFEFBD272555ADFDF690033794463F88D71CA1FAB21063F0A19814DEF590213B4F9CEB4145A727683723C1BDD79C3015D970526FDA909CCE4183666B87A919B962BFABB55A5D106940CD6E66F66A97EB2F51890F137C8EA8FD7077CBDC9C22A28F1912FF0C95F902B8EEAE7036FC0D0FDC",
	mem_init1 => "0DD9F19423D77DAD4191F8513B8E1515B2C767C320A4BCC60AC514B1156F85EF313755E696932B32D826B8E3D17BF5A824C90A2BD40BB19CE230B36D80DBA9A300FA5CCC6A30B9DF976B7B2E01FCD0E6C41E721AE64426D1979973C69958FB5EE55EF3C1F2A02CA2C884B6D57E570E3390994C8AB1319CFFA83A0AF2CD32B16153E12F2EAF879F7B66BD238354CE72F8AB31AE132808AF62B674F24F5F6F55946F1C96E48D7AD1F5BDBEFA8EB7B9A4DC5362AAAF978F9DAB0005C8288ED4B2C621D10E1856EA0664EDB0EA7AE3F433E11FCF91F0543DCE76E5F77E9F30A2429B73F4466EE973D1CD474BA98BA1614441C2C8B0F2580FE17060109B689EFE55C3",
	mem_init0 => "959FCE6BF5D232772A288C8CA651633DC2E148E98B8747CDEC6ADA622C54468A259548EA8CD1DB30C62C2E9EC5F3B5A16ACAB42F95B483789E91EF1275340B835CD182ECC22BB257DDA9EE357B05F880161D0643627634036E985018B4239053993FA848E43836D285FEDE39D52467E410B907F23D79FC12DE0A748624E7E436EFE2F2F98D517E0E9CD2665E4EEA5E6E3B4B655EF54D5BE6B10A395F151A6D43B9724B3D603136F4DA067F160CB8420F27DF4435CDE0B62299465EEFC03077A3CE58AB9B4258946072ADA2D1645D57AA4F308D4CF0FAF5C1938D46A9416138FD231198351E72BBF141F313F37D6BB827F7C0931F396ECD845052C5648F9B74DF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y11_N30
\aud_mono_1~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~19_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a131~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a179~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a163~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a147~portadataout\,
	combout => \aud_mono_1~19_combout\);

-- Location: M10K_X58_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9FF8832DE0428BCB87848780A5AA1DFE72E539799D45E50A217AE8DFC510A66A6BB389F9FD0976F6860A00A1C3C8AAE549FA5E43D98347207B4C635138C48693FFD9A5B7C4E0B5BDCB12815C444952E7B594DCF4D7BEFB514C12E56F1939126E9114FB1D187B2C2B582FBAFC656D119204E56DA513D200A1C10FCBB17AB1C3CFD5DC52CF18F1400200B93FE70D405EB375DEA180CE41FBF9D6C131C88FB449E5B3D00AE3BDB3A6F4F423B7DE5E48FE21E8FA290454983074C9CD3C74A245E78990015A5A2F1FDD642BB75CC573C999F4754E125A2A3DD3A5EE4C80F26CD5F2E2E4A29389527C6F3CB5FB26D0BB0F0C77BE06F7224B1A42FD17ECBD1988C13822",
	mem_init2 => "4CDD4162C0B64C076BF45BEF759E2BC3705FE172444741F856AA6BF028A733AAB4298EB85EE982182383528546D93442CCD2518BF3CFF56258959F346FD95EA7667EE969DAF2CD921EC56D5AD37586554FB039686AA0CC1A26F5FC67F2576B1A4EE512D6A527B6BDAC495E332643043AB9983C5923769AE33C1BDE6838AFE2DF6EF02C0C0AEF947FCC233A172E79407BF7F0ACB75D863F85527B631218451DF9B745A2FA07186D2C37C1336FF0AA15B29C9C030809903FB045DEE88CDCC0BCAB6CBB4A4036DC68ECA3760E9D2530183F5860F64DC62A8673FD607BEE5CB3CE9A73F5364BD940F2F3E32B09307526BFF755BAB39D01309FFE479BAAD34373BF4E",
	mem_init1 => "59B6BD5F72D6A764671593DA4A2FBD0FA5690AACD8FB4E98BABA2D97CD7DDF45F6E251502AE91A674A00FC6A9CEA7801AAA9A6FD272E427024D599BC89D1A51002CE2FC1DCC714CCF2E642E94C606449FC74E9B9FAC3E2C689F51A66C6AF4A6D7935A3416C19AABEABC1854C57B8993CDD91B0568E00AA82BA7478FF98B95E85955256001D8A2576AA0E13F10D868A100DC76B294DB9C83A78C5FD6D0AEAD6B2CEC263F4C7F293666A3AE0C9FD22E51DC7DC8638BAF57AF80180099DC8EEBAC23D85C6CC4AFE965523A1892B5A6009B1311E7215EEC56C12F15BCF824064BA23500F907A09C3D320103F96E60F4B0BD58DD46E42612F58296A6B5FDF829679B8",
	mem_init0 => "3FC932D3006C03A1386594CDA23E915030339F8E6F5670078C32DCA3A1E7A860E9F5C5A9906C538766604518E52DBC35DDBBBE325DCF0E80EF1BD61E59CA3C3ACECD9AD26AFCD1213D3F3C5F4E1A415A436897C08EC03AC23472FB4FDD1766918D0CDAF32B59B7B8506BB70048CAF86ECB57253F1DA5A0DE9669B88369BF89F1DC78030A0D71DE7F0D9814E06C05F4B42800F2AB6C0A8ADE3AB5F61644EFC927933F564CC066959A3A67E3750BAC9642D5A3D91545FF5178F73DFB0193CD72FB236B9CEA87B44A938DA800ED62FC6A6F8DDC1759FD025ED5B3CE2BFC613AC65E440A442BAF8BBCC3BA0379DF0412D3735ECE06057165C81290CFE8156F0FE652",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "58947B07BCA9375F70C25D5EDDE540FFB66EC147822E83962BFF0CB3DA7A714BA5F73D395ACF6B05B7680D721352D3F496DF3A245C9412F793D191710AB87BF8F22995D602DE250663721E70FDC68F95DA4F88DD3E64C56F3D3779D57DEE4FA4C2BA9A2A521AAA98DC6A582C071EF995803B20EC0DEE8D3E49439D1FE48D1953BD2867E750DBD1E8E5CDDFBEBC007BCF520ADB2EB367FD7F5DF904652E6A82D1726D5D46BCC1C005DAEFE868732A2D4FBD4711055178CB740CCACEA7038019D71F56940BB5FF29765009115712DFCA3F83C7437C273DD9751A628FA1F80B4548159AE3CA6BF6A9185F73957303025BD319EAE4044A036F0174B60E634CF0D1DD",
	mem_init2 => "A6285349E4C52FCCDD3FA608BCE43F74B0A55F0329C4B73FC887B14BE5A00B508F30599B5B1EB9F248F3CAB554B9C3C9E93CA9B128238E874A1F67C932801EF46614AA0680D522AFB4BFDEA552B944F9A30D6C914B7643DF87E87E8D06947E7B99069CB58B0294C451B70F0A9292FD0E8F466CDE94AAABB68B2EBB5EC636AC3680C1ACA66C58789E3C859B295E28F90A394057249E80C2A0C55EEB5CC8404F271702B22ABCF0A58A01BD8F991E425348E605727108A46D6AA3EE7DA219E2BBC9A9758389FA068F875AA9F2DA5229628A3E214C914A3C35C40F54FBDF4113BB06737E60604527A98E0855AC84DBB9ECFC9F5C3210F0BE08C34678D2E965D6F0E7",
	mem_init1 => "B63E5BD028BDB6BFFFDFDBDA4C7A8FF414A33386EDA20FAA26DD5ED887459430E5B8139AF37A34E249D43D8EDA172E16C81ADD798C5683C296779BAADFCFB34355AF2D9944528307FB005CFA32F9FA0FE59016185A01AA75AD8D7A0EFC9BF8E3BB4DB78DE6814FF20188A10CAE0B6BF65F2739C30BC572941628032353C2CABF6AD6FE5584F35B3A45973CD3E9C60A08CA453BE54BEA44455759E86B8BE9260E238D0ED1D1A76B512D78511CFB24ECA6CCBC69BA84FA5608A49F69FF1A350EA1317B9067E9BF877E72F6B1B32F6F45647C3A2CF1EFC92372E0376F2AAC27C05176A952EF17D186CC12E72D8A5634212EB13694689149D3B4B27DE640BB66E48C",
	mem_init0 => "9779F33590EBEEE2783F9E3568881293EB11D79D324CFFAFB5ECD007C7E99BD41B6A68B57595428ED52302358A90AD7C37636E3BEEF80571FBB2B6AFBCBF318434B057E1026D40A5E8CB034050D582E0A9E52FA6ABD49F09631948D9D25F3CE5F635431807F56E49D6DE7FE58E22E3007518F1BF39BA443B5FD8FCCB4E185A4906229162A71C68B761D370AB3AF530D5CD06D0007840802A58F9A8BD7335DB88D6CBD3A1EC2CF5BF99E33E1818BBA475D2B0E5DE00921D561BE449C0A9831B8830394834DEA938B011906A4FAF469414F9B8423FDB81C793C247E90989E85DC53C29F7E36423BAD78AA03DF348350EEA3E0FF8C40EB313AC60EDA254BDC25E86",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "BE34328D9D5C7EA1CF55D882FEB0C541B5295BE0FECC2DC68C84223DC258D69BB897F86FFFB193A003A429DEA808B672C90B1DFF513733C38F8F63884C61135813A426F1EC1403B596E1D6388B95796FFAAE06EF60D79CD43BF6DDA3FB6738912001F615505EF961E906C0FC117081F8DB4E820358E5EAE6B9FD04D980DFC49241A4262A16E30977F64171305849F588D503898FCC927B42698AAD6BD737F8A6AC438F0ABA14FC1F91E074053FB647936942C03676619C1802589BF222313866ED7D52DF2E4E19CEBB9DC2503D9E416A858878D826CD1A27381722CB5F64310BD2A509C4EA0C73668B8E89C7BE3DDE68DA38A7D68491D39F38DB9BED90643FA0",
	mem_init2 => "A351C0FD021D31B0FCBCD1407583FFF0BF7C58536B83DC9B5FD742084B9C38F4AE0ABF8D6147F3806363D1E28C6938B91C5E83929F321AA913D0C4AC22733B2ED3AC5F28A6794DE52DED8FEF7FBC715F37E5C7D4FE52A9DCD22E206F9261BA513E2051CC147A81CADD8A2BDF7AEFF1A515D3335924AD9BBB6F54563896E92364167C2C4553E3EE8C57A16ED5D10D026CCE59D77FD912A462F2DC1EF9A0520FF0750C3D432224239D3464B9429039F02585209454889A79285CA22D2DA80A1A40312D14C1BDF13DAF155C1A043C0044FF5994FBCBD297E013D5E1ED2F3E2E184A1B751F0C804216D7F3B08382DFDD36621E6023B3D192A30DB7906367DDEB0397",
	mem_init1 => "B2E6D28E686138231511EE114B98039C6AFE0328FDB355EA0F59FE23FEEEE3D2E2E2D57A92CE07DB39D398947A1B3EE9152834BDDF2F5966D831C9D9E5D55D78062E5AE8BEB9B6B8F074F96989F2EFD7767498D4BAEF81FEB0AE512F43F4108219ABBCA7829CFED08FCA0A3EB35B2C0BEBDCD5EE31552C29AA480EB40ECF98EAC0988D11BE800D62186D779199F7A0A2753F565AFAD738FF4976C8D2ACB88F04E816E369E0A439C93E1A48CB5A1DC2E07DED837519D8F19B165B1156569F0764882B448EF3731178215D4FD6CBBF9166C05162F2A4B0E6ACBBC4AB66697F0548A06C80078399852E39B1F04EF21FCDE7DE1584F2BFE6203262646C9A282D7055",
	mem_init0 => "7FA2F35F62532B1A635886BD4C185E015557592A3D5C9A7002064F76B7BCD01D25F4A667C87A666BD4023DC0B99173C21ED9F9A88F9DB0D963894AD40F1C1390EC5663B42B2E7B2A578E5CF672BCCB35ED9E08B07DFCD903CC0C5885EFA1B6B295FA1D2B9561AFE5DC3A01D39ED6F56F3B2257047676B2165135188AD922C76F52959792047367E105280817465F173668455274A87B2C4CCF337E7606F193EDC997F934062EEB441037443DD16F87F54132801A9D305EBD50C8BCCA56D3B173C881E193F788CE598E8D1AA13D3CA26F1FAD4590810BF0BA1224650403F8EB4E6E55A55DB757D2055291AF14B5A0938EA109CDB153FACB1564868BFB41278D6C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "6518E7E86C896AFFE80E4047060A6197C45E244079B9FD425C6DC6ED188117C2E53EA5C9E53EC2A273D84FCE433DADFA983A897BFA6860BC044AAC988A0CBCECC1D02AA47755C8B092A02D19DB4E0466266FEF42D731233E9CD3FBC9A63267CA218DE3FEFB16AC41E877C3A5FB781A6D5C5E8698B9946A00133825E92F0CB6A42BE6ABBAABCE4485B9785C850F7ABE05268C0261196A06E91791B7CDB46D644662F552148B52A33F31ACF39D13DE747D4E5388AA16324F7794EE446F1D1EC53638D637B1E32039FFADCD0F923A2DADE6C5AEB63F3A98A264FEBD7D5552B1CEEEC0E6F05392C5ACC21CF966E7DCC8D2C93970850AF7A3A8B14876DC8BED3E9DE7",
	mem_init2 => "BA49221BAF32872A04F2C7F8F44AD152E819BFF106AF0DA16EC9E4D1160827114EBBC57B5ECC57F04115F8F15EF1E9514664FA9519297BD1E8D3A0F97C36CF472AA812041D154EBB0F6EBD3B5F4F21E700DEB49E8491ED3B3CB77E39D29090154524C672CC3C66607C348EC6D61F48EB4B29C2412026C6A81D85047307111A16CD293ECADB10410068F84FDC7039FCE7FEAD051068ADEA5B12AF1154BD72DA4D2E8E6B25968819077A323D5FEDC0554CAB502E461E7A5A3242957706516136C875435261F0E465E91711B6D3BD64CA28108CE7CE332A4D93BD5111AA28BFDEF4F853774EE887122AEFB3F834629243FD85CA7186564BE9FE3410CDA7A333DE34",
	mem_init1 => "90F4AEFAE5D4DF65494488D79ED1BA2483A38AF2337197A19D3482E9BA271B97644A97BE3E28E8B4E9E385F9FF8D3D35BCDE6803672DAB0F03C90F151BAF0731749D72EFA23CC46991D4772134700030143006200000000AA80597C38AB52B3F4DE0EFD872AB582DEE994610B9DE214D6A56586DFC3FAB7859C0CD2F29704423B4DE5E7A9CFDE947121A6D59CA41C29B1E0941C78BF3D7AEA8500FDEC5C2762ACC00E2E203284E5A5F6A7F85EE9A83F06D9B1548A87CDAF6EAA0FC9C359673E66AAF43F312FEA256F3B23094522C4512A24A248748CA4DBD2D9BBED0D48396F9D629008E89E4796C53EB9A559575AE1716612225DA6E824C685A1FFBB8834AB5",
	mem_init0 => "C05FFCFE1783B8F7CE98232EC144F782A4BAFCEC0A3CFD5FE1FBE721DF6628EA42102DDF5598A6734C2EB0B4B45EAC83FE8CA1B2B64FE6A6B555B99555B4EF30FEA16F4236B1FAF1C68581E0E5EC9BEA0FA03767FBD1F4897FD0024B1857ED18995F10301F86E474EE67E548CDEC138BEC36AE6235C78F66550F49A33CE3B5A05E3F7B43EBA01BC4C555B84726A30C573E180C341AC02C6B85500319ED7714309D09E85EF90D1853758C6F5CF215D4DCADE3A7A72ED1CBD746C497B90CFDD71813DE0625F47F51594892CB05C4A07E0277FD1C19D712519569365915C122EC7ED19206553A8372C62101AE43DA189BA6AC15F6EC3AB0F2C13DF62D6C97D19617",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y15_N0
\aud_mono_1~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~24_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275~portadataout\)))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a307~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a291~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a259~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a275~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a259~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a275~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a307~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a291~portadataout\,
	combout => \aud_mono_1~24_combout\);

-- Location: LABCELL_X45_Y15_N9
\aud_mono_1~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~145_combout\ = ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- (((\aud_mono_1~23_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (\aud_mono_1~24_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (((\aud_mono_1~19_combout\))))) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((((\aud_mono_1~23_combout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w3_n2_mux_dataout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001010001010000000101100111001000110110011100000001011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w3_n2_mux_dataout~0_combout\,
	datad => \ALT_INV_aud_mono_1~23_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \ALT_INV_aud_mono_1~19_combout\,
	datag => \ALT_INV_aud_mono_1~24_combout\,
	combout => \aud_mono_1~145_combout\);

-- Location: FF_X45_Y15_N11
\aud_mono_1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono_1~145_combout\,
	sclr => \process_0~0_combout\,
	ena => \aud_mono_1[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono_1(19));

-- Location: LABCELL_X40_Y17_N9
\sound1|da_data_out[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|da_data_out[19]~feeder_combout\ = ( aud_mono_1(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_aud_mono_1(19),
	combout => \sound1|da_data_out[19]~feeder_combout\);

-- Location: FF_X40_Y17_N10
\sound1|da_data_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound1|da_data_out[19]~feeder_combout\,
	ena => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|da_data_out\(19));

-- Location: M10K_X38_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002F8F33A0BD4F003D2139C2AD9FEB860892736E45B6F15A5D1D13E1F8EAB63EA250B920ED1BD5AEF41ADAA0234E9D4E661DC860C9946173B3985F5ADB3D43B88F7BD085BC32DA428888FD4B041939093E8CE4FF6FF8C91618D293B8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7C8C1FE896B5060588F50382007432AB12B900934697CB01D6926A7B690FA5593511BC00688E46C4337FDABE288B50BBD8CBB40CFEDE19EED486566090849E6CBB4EC90C4828795691B1AB19CFA3978F1A69A89A7A021A8970DAE934244E69C9D52667B94AF40BFDB621C45AC3B2E6AE4E989102378FDF41A9C216355715473DB5AB2406C96C2028CCBA94DF5B69E3A66C1A575608C4CA82DF0B7DA7BDA074680AF3478E2A9933DD59E8C38A5683DCDDC07D9B7EC231AE1CFF9FFB4979A510A87239E6F35B7AD3648F7833BB653C28491EBE92F4E604781137E6FCD86C4F04DE690F0BF85C4FB386D894381EF2C5FC5577734A6BF267DB058352355C38AC3113",
	mem_init2 => "E90743B2C4FC55EFB3ED097C3F9FB961F7110A010E14591D1FAF1F1167E9C688E0169075909E512D6E8E62A38036B6FBFB35CDF15C3720620C176BD8E17181A704855ADB2EC0F3FAF5CC1CA946AB2B09289FA9E21CFE44C5F127D34E0942395502A8529DACD5951D0CAA1CFF4B60C2957423ED82EABFC1238E2A6DE386E8713386B186961DBAF38FADA718AC8DCDB446A3FB6B7DDCE92CDB1619355F999C230E890CDB8A74DC37A76857BDC047BB81D8033004F80492438DE2B7AAD6CD3C77074C6DFA3E2B4684ED7ADF34CEABD0E181E3AAEA8FEAC91F2581578E61300F0A7A3E26D9CFC4D3C4D12180B88ED7F71EE013F551E75A0BC6BF67A26E739567578F",
	mem_init1 => "EBA21E6A63AE556145A326DB2370C49FFC8412DBE3429615A040DD30AE0CE7F9D520DA28459A6971164FBC1F31D3E8967ECF83A4C2E698936C72E6A5CF8D48C94369705D281819AF6201C9724C0F5DCD139E2A777405E8BE56EA69F5B9029FF4C522C81454AC26AF1C984315D7D03A872E755733060742CF043EDD723817A00D58D494ED036A04BE3542541BAF59C2C6F09919DD2114BA28E01072BE7AB303C33C21B60ADD36814557DD65F72A909E65404452EE2503587AF71FA4C3EAFBCE0DD6FA5B39A72088A30B4D3D2DC9B2F2D02A0F391A78E4D3918C1D19A17BD5744A0115A614161C703DECF7F9B4738DBD51EB8DDD166DB87BD486C857EAC8244805",
	mem_init0 => "397F87D92C62D76F46A1AD091D0742B34B30A896AE590517029A8241D7337FE7C9EF15030B41910C3942CAA448F879BC6D8B98D6F1BD83C9B908B7ECB1BB9881683A2C61C3FA833AC2ABC8950984AE81CC521C6633BEA06943F95BE6401B531CDDB89B4402395558653AE7A06579A23A63695F6B67AECFD884E7B34665D31C20F3AAC8F0744ED1C7574F7623ECF7DA375E4944B614A12EDF00D0C568D763A3932F04AB2D4FAF14591597D2009FB4F639EEC74923363D40F27A5469B544D14CBAC3CEAB1AB74E480E1214023FAAB6BDAC249E517E15916769FA3D131DB9B0A82417E248B54286FB8AA7ED2ACBDE008833424B81EFC8E6E664C22165338C08E97D",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "22E1A53E27447BB571EC0F5B6A3DBBFBA03D787CD57CC6EAB8107F5035E5AC5D6A53124DC398BFC842003D4076A5BAA9005CE9CEB5FF4D1A3F8320D4A11A638D9605A4DD633E18B87ECB0BB24D7156225ABB1ABEFFDAFD67924A53766F9CFC670A954E04318B48FDEA36BC63F95A80FC84AF4E3FFE42063EF1590E3EE399E9053D4F0357CC866A05FA0F2D3A7CD7EC222DE2EC30B8B64835D78BA413D09E1FDD0723B947DDFF8E79C6B0342AA0A1D6AC6B1A9EBF46CA0BD8C887B4459EC0CE24E1C75D02A54E81110B2DC6606737589CB0AFAE729EAC7FB859E14297862A7A3E60C85A0A5055BBE44553BCF719A079333CF70FE63FFD6BC663835243444E1F9A",
	mem_init2 => "488EF0068165C0E38E27734037B9B44A7D9CE20AB0CC6BD3382E1E52238D8CF468E6EAB02ADAB5194BB01C719AA80AC8C7B93D42CC2CF7BAC99A2343C35332B2691C0EF351353F9192F25EE5036FDA60CB775EAFDF68C83C1DE48E61D1820064CA8509D3E6250DD9177C257C44AB1AD8E8217E0BF0E5C8D057E39C1BBA51A07E955CACA09A93F0FDC01E464EC4276FC1A2B48AF7E2675DD45B70EE646059ADC805A36B8B241F34529308132973EEB65FF2C09DEBDE6B8F43CBFDDC7F5474A6A908E3EE315DE266BB8FBD17A7661E4C6626814C9137AB370D5342EC4EC7A8CE15CCB6E663B4EA2A7D8F6C2A17CC4E789262CC9857EE574F24A5C4340924F3A99F",
	mem_init1 => "33855A9EE14A271A2CB679EEABBCA8309734E2FF8156D4FE51B45527418FE174EE00BDCAAF967166DBE51608746D5361BD99CA659E46EF4E11111F7D438C6F1DED003A924D1E61C40A4CC5EA60C85ECF61D74E08D510E4E05DDA76A13069B2CBAF6D497034F9687A7BED3CF9FEF1FBED87764CAB9B0556F80EF679394EB9D71D844A58769976EA2EC5AC28CE9A851AEC64D3B1869F9843E52571EFB59EE6865F33C4670F99553414F2E43CEDF93A1939C07B28A4961B54A1EE2CB70A8AA35A976445DD66AD548652C1B51C5FBE098E278858F93DAB9172AD39BCFDCDA374D581121601ABE03DD4B6816F860AF22301AE66A4D986CB5B62C83EF100F75E2A29AE",
	mem_init0 => "4CFB1FA76005A3D205529BBDD6EFB8235FEF60CE88F68E8DE1D32950E5A273D21C8A1269FB4D1F1CD01CEA43ADF4A3F0D37035889EB776F14B6923521B3E228E8A779D157295DC2D021F27B2203407EDC437F0B0D433BC6A806D405150EE3448AFCE570E4305A3983DE43A8CB90C5DBC7CDAA817B64F7434C4FCAE6A3A58E3DDE5DA1CD2F2D3E0B814248FE740D8BC240B5B5A095FF2636BF2B345BD7C79D4C10FCC738C0F33052E5CDC97D47CC2C9621D3FA59ECEF62D12194259CD714351A8505D6806B0B73B0B24B7FF6C9EC6A5E7DDBA0E615FEF40A71944547F5C77B5B22FB24EAEF30238FC0C151BE793676B4C26ADF239C7BD1C71859D9935FC4642AB",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0F32B1ECA0E6FCCD03C19D556C085DD5C7ECC22783140DE75F4A1FE6B8708EC67530639F0DCD208DBF9326680D990921DFEF3F69806330B2DAD552A112B630DBA7EB495DE61971736AD1D0BBF97DE85847C2001DDDF70101EF6EC450E251C712BE47CB1A380104F883F277CC930918730E244DF0F1D19385FDB67692EC63DB9F1F555803562DC45E7EEC27A6A5FEA161FDB06F489AFDD5AAB9B3862CE157DFDB4F50CE0A2888B0563CC42ADBB173E9F9334D226350F0AF24CAAF1A7A56A1BC1F75426D58985F6E67B5493A0450B537B1FE860FE1D9AF041778F4F011BC6BEADDB054EEF9E26F4182C237B3A64F5FAFDC7C0F780A8C53B44BCCDD93480938C9A4",
	mem_init2 => "76DC6038A4828E33BBA147AA8D7ABEF2E7A3DA18E607F943EDB5BB34227B2DD7E348F081199867C02B160C0B533EFFBD63DE10DBC2E5D3838F06FC56DB61162C57CC323C5F9865041289261BF33ED7810E769525046BF795499A57C37B98D18353B57EF387BB1264628D73EF8DD004B541635F0516A63D645854FB06FFA85DEB08DC21E51A0957B4DCA6BD5DDFF63BA743AF63D46A5FE0155BF9175B697B41771C619F0347AE42A9DFA5AFA8CF4AE8F9FCB77F0CAE6321028E970F2A5B0FE33946964D006EDAE6A3DF819ECE3C13FFB1CC48FDD8BDC55546B1F5069EFA5A67A681714C5285EEA2D45509F6687B93D2BE87D8B59ED9927E7DF55604FE05882C8A",
	mem_init1 => "FF9610044126C95A195D958CC941C6327178EEC68D071DDD1F23FCED67DA2A15EFEDEE7748A8958953A251D18138ACDB411E4D7943A04FDF808BE9996C8F80EDB3E9CA3A0D2A0251CDCE6454F4EC9C5CD128EF1FDE74D0C10CAE289010366154B1D32C57B2CF56DD6E2D53488A7E41B566C487A3C34A38547E6D59315197782BF66D02BCC731E33E7CD780D7A7C673243B408416C552425E38AC40E0166850ABDD5B2F3DF4942D21961FDFDB81121495F0DBE905A9E93D9E2486637A4DD40EF2850D4E585481E47B3BABCB01019A74FA1C441CA345FEF2301EFB7240D8D5BDBA46911ADE091D0CB8F4065F3C23754F9C29D2F8CB9890F0311A47636BB3D29C00",
	mem_init0 => "61B38B83CBF82ACE50B7727B4A423699E062696A4F0F5A91F2D472085F9A99E4833462265770B43257733A25E22355B9F8B49EC56F3BFBBA6778410040E9C98908CF95AD7EDCD652D575C5D495CEA7299629535782AB79F73E4FBCA380AD4DABA46BA76F45E794BB84C145B51398D90B7CA822C60F18C75171523F27F29C43BA5743BE6C531DD172B2017908636AE7D737AF5819460E0B09DC6E5C440C60247B41AAC30B452C3D6DA0572867BDABA9368C230C3E6B5577F64EBFF6392F0DF33B97760063E5D5071D648BFC80C1452B6C6BB07A72F39F0ABFC9DF4E2F319AFB22E6D33AD50F64838F49950EC3D6C6FA6E199BE876ABE1C434372A6C5A66E00BC8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y11_N36
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w7_n2_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w7_n2_mux_dataout~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343~portadataout\ 
-- & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375~portadataout\))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a359~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a343~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a327~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a375~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a375~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a327~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a359~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a343~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w7_n2_mux_dataout~0_combout\);

-- Location: M10K_X26_Y48_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "C8EB6D14CD33FE3185FBEA769484AF1F92B815936C5DC3A2B84957B5C9D5D21ABD45CDC7A47A9D9341CFD1F2590831C6964DFCC7FF0C057E69276E7CA1FD6982B4DAD99E501F3C48DB75579C2190CA275B696B353057FD4F24CD558832D90626B5A422916A6CA8FDDB5A472C042DA1CD966994A874A3A1F17C91D2EB4CB5716D8B9656215AC6E21DA9B0F94C7FF92039F7DB253031AE2F29693E86DCA0376DFC15A70521CD4E1371AA59CE0C2DE7E452E5D473B7BE6FBD565D8730A34C61205FFAD8ED8240CFC7AD1627233137868BE6BB7D4CC125C722ED1FA8983ABB03A6FDFFEBBF3F1BED87642C9D386010ACBE97019CDBF5F720D2E7FE6360AF97D1CC2F",
	mem_init2 => "4B95D695C557CD27D879C5E77F570CCEA94505289A404C0DBAD24DCA1F1FBB6B2B8595FA2C51E65FE7453467B961A9D728FA925A11CD12063CCAEEFC84E5BE966994E2D4C22D0C386D2296A8041B75C36956B647DA9E8B66B010FD8DF6A7A9F677DB6CAD6735A7C8FB722659D12E96F64754275C2C6F91256435BA493CE80F42A7DDF63220FF5030B7474F600DFA603CEA5A4793D642BC7BEA35480CAB43964119BE7ED6D7BEA1625C9D229C31DB3C756BE04F678C47F446E61D11A95582185A04ECCCAAB070E4C22506DB4073187B5D6227C4DE9A2075FB94D61452AE864BF9FC84CDD290A7D75C7BD3C2D589272C515EAA0B98DAC86792C8284A583CBF9049",
	mem_init1 => "F615C0D7474589F3D53CD342DB4FBE4C4296812449B7CABC35456A1DC35C7CAC5EE0995BA0FF6C841E7CF617FB8677398EE293EBAFE3D42F21915F5697D8145DAD73A859B558EDE6334A935344B590412C74B591FD35F3B883755F37E6C3562ABA51FC5E1EF13F9D641711BB47D1EE12E26C1494513666DB796BCBB5F7EC39EAA565CF04621AE3B44FA25CC2FABFB739860A3B21080AC1DEC9F569D2C40089E17E21464A5139FCBD90977424DB0195947152FC0DC2ACA0A6989CE910FCA017F40758B9053BC10216C05E05B03B21655BEC5A77F57A7206DDB8292E02A190D3569C6E3AABF22CD7C67B75F0F8B504CFF0E7EE292FFE62B6742A43D30E61FD3966",
	mem_init0 => "917C2394F298D357D1950CCA5E8F0A5EE90C55C98C834F45518F1F04E067AADFB5B649D561A2D55861611DB5411DBE2418C4A835A71E1919ECCDF446801B6789CB46003BE192D957F8DE101CF555A1E495E63A7DFD3BFE8CD0EC1DF4F9ED92A6D4F89B1EE59A7B20AE529F3956055CC894442AA31073813718BB01AE9612CA36A79C3DC2504901003E7A8DD10B282CDBB64A4BD8A76E0999396904B1F580BD9B731A23ECA903FD2C07C7149699F8D826D0531C561EDA6D7510A031A5FB01C041A732E274D11C9378CE115F2922DA9D61284F63D722C9B1E203AA6E5448FDE131EDD46B033A121C66B16CA182332D4D74EADCCD37A96E34140AB0148281F5BF4B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y48_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "9B248E7DD4FB521CF65A363C7DCA763C6135550CD018CA8820076A19FD1586BEDAE66B17F589F1D2FC99B8C498AB8D2AA553139C00AA125A5A867EFAD233FE1D34C5D8AA13741396FE7CF92B65180F9AFCD7136B4A2FC29369DDB23095E0CC9C07E3CEA971E7E9BE9786CE5608BDB9D5C2396F295E03A279F98AC4BFABE4AA22FB8E5A0EA624A0F0BE153C1BD14EAFF6098ABE2F880367E18F4F4CA2B0C7B75F4B44AE85AE3F4525AF3B61AC4FAC0BEFB0022BCE76C48101694ACEDA42BE3215E7881190AA20A948970F78EB88E89FEC8C7792D1A19425D73640CDA36E223EBFF78DBB92007DD8C4DDEEFF01221F6DE07FFBC8CD4E4663EB72BD2A5619D64357",
	mem_init2 => "3598394F80638AD27EDB5BF0C8E0942B8BAC77A27D452DABFE0E1DDFC9F1BB26BF3C59AD07D2DC4283FFCB81B535080FFD6B5048B2D5104175162CFFF7CA847EF95AE92477D0D941387BD85FDFD90143521C96C29DE404D672CABDF89158A6C8C0A3C1FEB429D5B8A6611D1A0E3528B3795D1E87FF74238BE7AD6CA0E77A4C540951EF26C5D7645C5907C6A4839D31321F1541883AEF741D7B3E2F07EA1CB12540E42D51B00FC2ADE6F03C858041690CA11ACE7A1DEABF5291CF7B26E71616327E558E7810B26C6702B31D347158CA0EA6DC9BD25BFEC82343A05F24286877ADB769090D3DC9695FE362D74604C63E102B6CFD344C3FB33F40806F6C9F44FB8F",
	mem_init1 => "3E05B2EA4C247BB7A6E604476F1E721BE34E7B551762BE46FB3C776A086178843F0E3C69296F21516B57B3B93D6EB79A4AAD45E684E27832F0A97EC185AEBE7864741C7E5D7591D8FB55CB12F473B29132F5901E967A16A7A54AE3581BB9585C1086B49B5AEF8FC409605AFE054F85A2B5402AB50A812535BE17CA56B643AB2D76AD338E71E403654AD074788A3522B27792AC28A5DA3B0536BAFA59F84AB6DFCF73A208A42EC3506AADCE1277EB6EC34FA6E03EFEF6DDA1644A6E1D727CB2B9A26D9F68AA28FDEE495B74DF74AEA46E6D2BF8C1F8E470904F9FA8F907B3928DD2ADD90B6735F09FF787B3C3FD743F2FB5BB51B51BE58A4CA1B89BA6CAA01CFD",
	mem_init0 => "4B6AB9F7D9F20E49B1EE6AFFB521DAB936F5BACAEA2C75A6E41017DD1FC214A54516AE1AEC0A3F82DF102668A02EBFB7D26F3B9F5078902495AD2D526727340C9EFF15C195324E80DC991DAD579FF17C8B25E4AFA8E6AA2D188DD3ED96297CB51B29F0A0A7AA21829EE651C470AACFD8465FD8E3DC6F2744766994C4C1ABC3CA47C003F7785D16701F0D5CE73C9EA1F0651F1839C96317F72F586386E3C14A7FA8DC9678EE74C6D81A4BBC72AC4360A0CB41EF75DE05417BDE703577CEBB0FD4588D73F1A436846F0B46AF6B1D32B099522D897EDF5375B5C567B45979DFBCFC82041F50E479DC8CA4DE2B2A34711A94FF416BB3026725A6B1FECCDE8E65F756",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y49_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "773FB8686214B20690F31A86075ACE447926B4C0DB5C835564E44CAAA501D044D43CC7A7F23B982ECF79755AFC36A50D14B812F96F3BBAEB08C0DBAB79BD75F4452FB4A517F9954D2E4F8C38B3C3A286F5B58F7C8E9C19BD0257ADEBD6F0B21127E70C26703F1D353E0C3C0791CD4AB376A4048110D856D0426F4B87B12577EB41416A3FA9E1A0819083DB59B618C79D07BBAB50A5068F33F93339CA080F5B5D76A4E6A4C6A520B34B1E0778B8DFD4FFC5858CCEF1930CF9B4ED8716E8D044BAA4E4000E435E8B636DE19070AE1C44FD62EF26A382A01834B3B855A14D545EC933DBCE024CF542B8FE1B01DDE962E18CB0645B46868C2F71FBB176BF691448A0",
	mem_init2 => "FCBB9D245373F22159A761F21C753FB82B87DFD298A4B38AAFBD61E7DCBAEEC547FD3926730AEA10D2946EC41B9B91AEB81B66F288832F5631429B86601A8EA3A8778284576A82E06C257B1A3931F2ACE5179B93E475449605D5783DEF94B5C20EC12D322399F827FEE62C2519F26330DE125AAD34741405970028227B6A9F9BF9A7B249652C98CF4349B0BD6AD2B94C2AF13C9C1ED3FD0A95D1270B17C63856FA36CFB732C6AD178C45C9D0B3F4CE9BABA14D78046679EA4DEEE50A02460F89D3A62B617ABD2856C9A2279DA0C9F6967D39B4F5399929B5407C74B8A20DD74F5A7A6880C1500234C254A95F9AF2764E255B507A00FAC6789FF8BCC03B190881",
	mem_init1 => "375F1F974C867C88A0A94D19F92E40FF8A3E2AB344F5686F41BC7739708133FD439F2A98B4C0097D9BF9188D41ED942A38128510EDC165BC127882ED151CCF3FD0DF6D62195DA917F9156739531AE9EB669153D6B4BDCED66CFC37EC1AA922093A034BFA9E300E3E1321FA9260C1241AEC1C827E1ABA957FBAD887240430AC99FC7270EAE8FEE2048E1BE22A054707FD1F555388188F9098019ACB11427CD7A801540607198851025C10AB3576725D5A34F21490D51EC4AA0809C3CE30CA22CFB82ACEFB103B856AA5C9438D711EB57C25BA5E8F605676B0B75748BB9E7FA9BC593277D235C4ADC726A089AA86BE86F8A8ABA1DE110CC63DCDCD45B7D6698599",
	mem_init0 => "5EA8520A5625C3FBDEDD674318DA6D774C00002AAAAA7CEE629E5C02BB2FEAF7D3310A28FF24A6458D0E949830EC957F5ECA2E78C1EB21E2CFB212AED6979662EB30775C5937E42849756E8CCC0F14FC60AC600491667D0772C96E7FB463576C47142EAF8341366CF2E44B804CE794AD8E5E90974B75EC1B7302C2F556F2DD23B76263E6FF77FA9BBEBAF67120E57B3D3DD04810D371C37001D0506C72E9990FFDAFE93B52F8C94C8E74F7AB79D51FF5519E1A72DE0ECD8CC29A6D6A99D83E5BE5005ED3DCE15CEED17F83B45442430243192A4C780E3F162FD5BAE71FB5AF515CC326B96D5B1ADC4B08A982128F5CFB4CBD9FE8521DA6EF6E4591D24D2263DB",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "58FA4C42FAA11A6B8BECDFD8B7714298DB776EC98F4A3276BC01F52078B6747C223245E77D42457D7192861CE6FF9E5418BC29399BAF024A53F6624A9EB8598E8C7538FA437A056DFBCB70D4EE2630482EDEDC911FFF03A3D846F04C472B3CB747D769B724E6B712BEBD2CEA414BA99AF21590403FF6163DBC0A5441A3977E5E3187A820338FA78EED2452DDD8AC74143B4472D85825E78AF8D770393EC4BBD37D81BBCD0E265E2515362C1364294A846BA8457AF49E9301F77007B156299AE2FD5012943C3175620C03F241EB9A45353FC27A2F5BB4DA6010A9E9225178557236077303916F2C50C9AC769FE7507E8DF7A0A299E1AA69C58FCA2FCC850FDBD5",
	mem_init2 => "FFB27CA65AAFF1193061B51694C01A3AF746F414F86EDD3625F054134A31318073E7EDE52611511B020939B4A2328BE704FC132F4E262280963C9101DCA82B5ED20539D8F92AD103BCCBA857F375DD1A9718737964319CBF65963C1D442051D86B5EC08FFDB1A003693FD9CDB626857F28845E864E8E705F71C16947FE41A4D67764B510DC35206E4FAB2D76AE434621AC4B346303653213581A92D6AEF91A7DC204CE96F68037D9F531E931AB41439D8026035913A791C05B7D02A26E0536A051705E6067E47E49A3038E321F957BE19F0857871BA9CE2F0054DBFFA622052039821E87CF581FD45AE07EE0FF423C6614D26FAF4C3B0F9372F46D8D02EB5201",
	mem_init1 => "D962D03AF69DE2B648D345EAF6E3370B81714E124B4B4C43B92C729F4909CE850A482926EE313CA8BBFF955643E841C6CE4AC43A22F6723407F4FD1AB3F7865B25889F47DA202BBCD6FB086EE2F061C38A0C7316F502667427C0F5A245F5A16F5261F6D85EC93BD04FFD36DA8ED666D0C4B9F3D5973168C2E2FEC15080F6C5583B2FE4CACB79532772F13D86322A914DD2892760CF86EBC9ED32566B2A40F3E57037BDA2454BFE332DB18D4914A051BDACC9D98CB2C2FEA9DA7F8E73E3C477C6BBD1D8453CD2328396F6F387CB959446E686DDD08462FDB0BD46D1DA1C3F7B5275EBCD2C6FBE88B1C92C62BC6709775ACE81187164761B63455E0F25963DBBDE",
	mem_init0 => "68405CAC18B577ADE41825384512DFD9C9576210653EF569FD5EE4ED77F4B9E85ED1E2BF51FD63E6C8A4FE2EEC94C6177C250AD3A3542343C4D2F0B4CFAC60015DF2CDCFFA7EBD4B7235EF21B60857352316E1832A149188B4E9E90DF314732359894A626DE230C95DC57720356B99D6F8E8F2982BF51406343AC12F6481712E99BE7157F158D8A74BB7F9EB481EE7D00FBF8850DF29B23663E9F8A32BF0D3C8ED6D0D4CE05B18888C2EE6F09C0E71938F252AA5B6B1E30AE8C9B08AAEB6059C276A83DF31404BF4A24793D340E3AD25B850B40605AA52AA0BD56B3ACB2E3BD34FE24F8C58234A493FD85E9ACC0E817C80C4FB226A4DB5C735E6862B8043524F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y34_N30
\aud_mono_1~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~43_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a183~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a167~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a151~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a135~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \aud_mono_1~43_combout\);

-- Location: M10K_X49_Y47_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0873DF66B4D2F6FFC84AFFE12C8A879E77E28048B7020337D001AC13C60371AFC0950D87B65A989142FA478AD7F9BD478E436650AFA8A98EF8543DB80D9FA207E2019BA73DAC9B900CF141800676A4570D9E8EB732AA3C46FD80E97A8E6AE8BA1D8A08B08913FF96ED475BB08AFCAB8F4367634949708EF3D01ED982EDB9EC2C00B78843CA3C6248E8416D7EDECDA090308AD29B461C3F0DB65824197812A0C3E4D3720828DC52966DFAAB5802B7C4A457C44C3A1BA9B101954570F41AA07C165C142C319D12053C631FF97EE44F1A8E6E35A78126119ADE8E53FBF33FA7B74B2288984B5EF465D555EF716649B5D5AE0FF6CD59D98A3DE269CA91AD8955E425",
	mem_init2 => "194A4C7287697F6121A7ED67D1A7588539CB652BB709AFCA061BE124E3F1EB9B1BC12086F444316C65285C270CBBF1741C8442B961F1768BCBFBFB1483C31A6508E8FC30761C614BC8504E1BF256D15603B4507CBA7E8E0DFDB6A5340ADC82AE6048E108BEF7876083AB324E42138C5419A9FB833476129A87387A415E60E822CD188418D99FAD64509F4B40270D05A948C20E9409B505328D058D226683B1968D340D49ABE15FF873A30C4D0CC538EBC609C0F98BE454012D4DB1D0C05099E84BF4242F05D67A2B4E404EB133CF019AEA7ECFF945D194D5064025B1674624E373EBA5818BD902410D8EB2C788091E9B420F1DAF7C4ED530555F7B135E3BDBAF",
	mem_init1 => "F6C0F73B7E4BA95E31429E2D2A36A9D69810E5718384B14D69AFA81C8ACF30861BC5492D5B0D0FE7FC3E802294DFB80541BF854140C7E44439EC797D2FCD9EA2A61653DD959DC2B071ADDDAB37A0DD8E73EF5CD50B3416FEC9609D07CE827E235F7A2D344AB5963DC83DC7488EACD5DFFD2FAA90728EFC984AAB3B0F36A2762ED9E4724ECBD81A82AB4730AE057EC32095D6C665D594FDA0265286A51A40D753D6616F0DEEF2D8FC6341CFAF187103C30AA4903C0D0379AAE3BCA57A7D7BAE9E9545CBC3B043A5824C54CF788CD7F4F07A6136B91BE435F3ADF5529907D1E46D96B17B61DE4BD07331A0360F12E81009FC7F7DC5EB55FFE6A86430A42A8D0D5B",
	mem_init0 => "0121A0E97B3CB89662B4EF93FF28D190AB478F7FE3FC137D8DF6696DFA2D94C9530953D15409B7BDB0DA0B967667DEF9C123C9191615FABC6C5ED26C0C9727E95ACE03645D01D95202A238FBBD569E1929BDE10D59FECA868FBEE8B7AF3367567AA3BA5E653B105FEC31F5E21F802A7488A138B351A3A6FC1F66A4891C3BAAC2DD08114EC329EB2BB339A0A1CA154D49E0FCF9B8086D61F880882E1EA31BB4F80046BF4C75BE15C8D078345C78790AA7ADB27B9F638B46FC7D60F674EAEB0E9595608642C35749E268C0E4FEDA7DC53BBEEFEC4E2F559CF183FEBDA499B3D6883863D5F7DDF65EF22E0529DD882C087ECBDB23623E617A6FD3FC99F2C226449B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "679D8FCAE871AFC0C59727957BBC878ADC01FC77A4BE4B313955324ECDD2845FCAA39A7F5586F2D2F86B949FFD01134988F63D4F375606977F564A25F41375AF43EC53005ABC4D938CBD17F7DB933C77B2E962BA089DF2E4F873A5EBE3CE9641C5051EAE3F250EC48BD9AD4F3285CB1ACC472688963E7486F884424550DDAAC4ACF91CBEBCC88202B477518683D1334999DAFF45E91EA8E43723D3174B9256A78D0412158E2173B0893478105ADF69722D770935A3CACD45A6D798F64962615851E67B22F04C336C8BC9D3BDB81DC7229DA97232EAAD23E33664F96AC632202665C16F258883D9B0BE7713ABCA34D695265E2045EC237A16BF551D9D8EAD1BD9",
	mem_init2 => "B7D7C8FE6CE9F946916A5D78839968A7CF9A67BEE1EF2D5BB681424B76CE3690D5B42C42E17F23712B47677E011C22B1F7EAC2DE1739581E65644F737EFD49F36A6C16665BB034019C590DC514F2607A9B1E852FB81EDAE38522EC5F2B66390B095BC952E906225ED02B3A90FF9027B6F8BE6DB0E194CA30F9F2F8CDC303B28A0F135D41FAAB02FCFFFB29D546DE42F7D551DE2DE3CEA2DAE156C566E0AFE1FA9D695A3322B31AD692FAB2E0BBFD7304D435AD22D36B1D35789F1F3CDAAFB28AD04A7B6AAC22798970DF82D4979FF2C8E3176E0E1E9609EE4FAD08D517EDBD638D0EEC3E6682E2013D9CB38304EBD029EC6EBBE13F603A7E29FF8C56180B207C",
	mem_init1 => "8CAA28537E50639015D9814EB4A3F0C5EB2008B9C931C855B30288C1055E809055DE4615DE060767EA40DE34E48BE4AAFDA6CC74AEFAF86C028A4EF2EDA1C4AB04945A6BC0CC5422AB1ABE96CA05638B960B2F214E216897FCC57ABBF48E7E992826DFC439FF58EFEA4BF6F18A3A4DA0AA003404ED7CBCF2FDB9A9A995AFB177927406C45D7B97825EF8D1BA72942FFE009E4AED5962B45C06081F110DCE8A6060EC6624AE00B67145A37F285E54F74500E4845B554BCB3E00E47853436F13949B44DC09D7B4C669BC78EDD260A4C70684D7EB9C94AF012153B3D97B4C3F6DC5EA44789743F9F6B382215F6ADBCCCC52F86175DA6E1FF2B404DAFF29A5FE3F4F",
	mem_init0 => "4E82940A04D8A6F0505A3CB62B1DA3B7B253BD63D8C1CD2751FBEF3122EDB1012595E6CC4D9B9E06E5F0134C893B39FDC828E9C67BA4F58398D73FF1E1D59F4A82B75B1509478E237937BA5F51AB4774FD6CE9AB1EA116538F176B18A930BF25B9C33E8DBBA64BCC41C87BE75B18993EFB6AB664320326B0DC796A6642FC5680ABF09008A6417716DBCA44F2EAD7A765B370D05E581419CDDB5FCAE4DE3930C4992C690E0F72A0EAA3EEC8688062D1D4274C668B8D21F63916D4D0AAED7DAD2B81E812517E8BA5E2B2782EB129D8C37A298C45070CCCC63638C9C6FEEAAC47D79AC243411218DAC0BC3E99771D4D4E30925D2C704A2B70B7E62FF0972C6E1F42",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y46_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D467A9212D3E0EF34D10619D4414E16D58755BEAFB9471E5DA6589CDFF266455856A572D513F369EB463DD2A33BFE8CF06926E7FE8B76B98224EA22DD03F1F4034C5DF79BE3840F9FE747CF2E89F36B686D8C2E35FCEF7C8F83A5BE570D814330755B112294232C1239B2D69328A8D903040032F2B67633D5C56793DB4441934B0A3D9F013E0A1576F47F65DB74DCB353BF43CCA2E2ECB9F118135FFBCF700041BB8C808FE2C71991B15959FE2974F7E53A0DE7DF607C0F074FBA704EFA1F961AE107D815C509F3481AA87A684870617B596A5C116754ADFCC70EE72DF3E765EE7A6712BCD52009DFE5C83B5433278A3CD9AADF2C3A97E85025A4FB681965A5A",
	mem_init2 => "4440A253ED1AC9F73E5E260B772FEF16045610F7414F737DA2C5030B0C38AA23A4A653416A0FDB757AC59EB478BE7CA3CB016FB6A4370785FEAE75B76A8815BE8F2ED301BB0CA7CF6F97E8504D5AF19250F528B3C9F0BBB407193BBD5473FFFFF8F8040202000886020005550EEB09357955E50E17396AC76C2837F44E7BF114DED4C57BE696D9D9E72D58EFFF4BEDE115F09471DBC817D5C4B77437982C14F00A0DC12EC0BE360334AF678AFFCCD2F449975C3D244FF8925B4BA18E8B17167A7D5B32D75B560A0106C8230D5646500E1F8F4133B43A26758D76B6751D7C0AED99653A76A1E12C714033A694BB9B00F3B7F4E42B4BB0F27438A45449FEA452E7",
	mem_init1 => "64D6B81E07703A2ED49B1C573A2734564727CB894E0CC2D4F62BE4660B52053324A85434DCFD94F23E641DBE4B16014310A51337D52D007E5308C395803225A982269EF5558495F586F7907AFF01F3A6948664B398F1A26091EF9BE9F975D23A43B94A886407C405288D6EB6C8EFC4C500D9AE612EE111D3079CD3847849A873238FA6C2C1B74A859A5DB6D9EB8F2EC3A07E905A32A30988BFB3048B7BBC68EEACFB733C8A597F1F0CA416EF640FAF340D25708EFDFF7AA992D2E94019C0EDB11D2A4713A0C35E611282DB24151C511C1CEB669F920050FC90D046263A9E0714010F4A472E5B772AB283794A60B2435A9F61BCECBDCACF1CF7B36482AD8B1B45",
	mem_init0 => "D87E33F1158321344ABCF8301F20A9139767BBB1198B28E75DB9840B1C060CC09FE81AAFC03FADED4BCA3F12E312501477F56A21C59DE9D9C5EC3F4272FEF84EA3FE9CBBE845B6475C208DCC9CA70215A1766629DC60EFC8B675D251162717AE8AB316BD83D6EDB4B95E665C2B94B3B5CF8CE8FAE3009C20AD39D38B64443EB008889E73560DF5DD18F2AD2CAAE05AFACE96A1389DB5B268E2CDCB1C73732841F57A640F4F45F0DB13BD1069A8F765C74F1FCE81FDC8A3A93152291A40F146FEA829078E86FA0FABC658606E2B246DC3C9891C73FBCCBB84F00E7059E9321FFC1DC1222DAD684401E8CFAF2F7D2C65A7D93DBBFE263DFAD8BA47673505DA3496",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D7CC40752F458F39EFB013AD178A3297B2FFCA15563BCB7900D37B91C22EDF3DA1C51FE5DB902089BBF823D238DD413CB1EA66173D879965DAE603C73F821FD17059D8F5A50937EC11ACAFA258756E9B3170CC2D97FF2693FC4ACD30D2E4C931DFCAC94BD0A7E1C36A8BAA723859C28E51C2C9E51BAC8C7E8F8A736DE5EECC773EBB39F508F277097D9798A25A53C515A2D6BBFF93A0A9CDD2BCD4A53CFA6593CC4FB1829E46B2D666395FBD1CFBABFF67CE372F8E4512FB043E506A003CB5894D3D36D87B396709C789FA14CD40A99A232970A8292B8501D0BA5B9BF0D88B3B7C308EBB27C61948F80EBDDC62EA71C5CAE06D78BE3596D94E375E9FC794226A",
	mem_init2 => "EB377ADD495FC7EA74DA7F98E27A6E0F785224EB0271A1879004B3BADDEEE36520BA8E665C06706CEBBCB719937D728D664D574BA0FE342853A926B18D35C04AE444EFBD91B30174E2A48689AF2AC95305CCD31E8D34865F72D59266D2B3EA66820FFF18983C1BCC575D75966B5BB5069C1B028535418389450956B3A5B3DCF8614AAFAFEE0F3C515CB0EBFB17900641E1B36214ED756D6A334D3DA58166C6F329CB6ECF7F86BAFC84F8B7339E255275F1902EE2CD0C431B61B4EA1BC82BFEB95DB2F7719E23C72777A982F4C806FAA5DF1E27B1F0648EC9CE62F0C4E9B3B889DFB5568483EE774F3254584879171790A697945D0A8241B9A92780A7BD6813E5",
	mem_init1 => "5EAC6E80C99072B30EA2ECAA1EC9800856838DA8D23006C6A22EAA00232582F9A969F0B80A24DD4D91EDA6BF5DC4274F3D415DE9589EF0717FF197AD7D20F1A5DA87C9C5C8E0C47C1A6808912FBF42588639FEDF666D501336019D79FA8087D814060D326B183257E2F3CCA3B0A9008C0248918AD895555B66AF6A0E470EAC79B8476E842B8851D7F9A2582105516EF6825C8F592576C34BD064AE5F26B8B41A1D58280C48B41DCB9C28D85741E7B891C80D4F80646AB737A5E933BB2165445415BDAF533E07419D937F5C764C946ACA4CCB366B8F61419EAA6B15015F82D3648A242EA95E98C9CF54D19D84225BFF9CFB6AC348C7C80662EDD414BF21559DB1",
	mem_init0 => "1EDDA71CBC9C46DFA6899E07567797B611B77B3E5630AD85A50CC1E706A8C09626F4F6D2A0498FD6E45666BB01A2E205B91530BFF91302979A5B893FAF2688C642A6120EA1FE0E2947F7E1E4B97AD3ADABB8EAA02C9D43DD9C45024CA8122DE845E4315440DF8E191E050DBD26CF04C33800BA58FC472E02507B0CFDA121D23EE7AC1D7F9728A3B7A4541A6A6EAB8F329B364824349C20B9F9370BF5CD7CA14CEF0139A06B75B42EA10F39D6127A0768C383AB34CD825704B2687526BC11E6445D487D13873EDB2F41B2CE640E400B0891C4DB6896AC6DB525B57DD9FA6AC90E6051EA120A23C21F8797ACE6A74ECB788366C70F995092F3F5F261E082D5A060",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y32_N12
\aud_mono_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~45_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a87~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a103~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a71~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a119~portadataout\,
	combout => \aud_mono_1~45_combout\);

-- Location: M10K_X14_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "59A2D4A275510A3EAED8F7BEEE10C60B06823AF0B67296DDB8BC44472B95557E4AC33AC63E10897BA61CC119F25DA01FE2D55C406767A0EDD106E9A8024142C6751EA443E3E655346E2F37F114050CFD103C6DAF00B6B9419C7CA0F83E198063E68B1D0091AE4659BB8CA58B13C3BA0198C142DE56195E7D52D25F41EE480E2A3EF0931E22FCD908CBCA8894F5F9B2A998261B153E8C41259E25F6B9C38D86A90E4FC39BFF9B139C2B382C919D2FBF936BB1589516E68B702C719031FF7819D5942B4B43D4FF0ADE31B7F48335DE318DA4CECF35D8562D5F1C4EE6D0B93AD6D98D70EF3EA3F9C68B75E38FC896054EF1E26D8291141A6151EB269A78F52DC9CA",
	mem_init2 => "123B5A6F6365B72759319863E8910C3C9E5222C67E8B80B89E69D92DD062A82D7A724F320891F0447C97B03D640379F58ADFFCCD3E866D87EA2D846A0EB003695BA683041D1E9FECDD43333469925D4C44CA2AB949FD1A2EF13B10EDAEFB4C0B65E708316DDF38A16F277F016350A44443EE7DBBB8E9F6ADAB5D62FA874F572053E1D2F7EC4DF3DF319485498065BCBA0CED87D34CAEF90EBE553F5450329E5DCDB8A355BA0A52E5EBD86CCAD583A933C3E1D940E0D2C0F1B779C020B9B1888E63707B329AD8429EF3A574B904D82CA6149422181C4B8C4E09D272B28780FF4CA2AF8760F6EBC0CE7758320406A2983D659E015CC22C5C1DCDAEFEB222B09DD9",
	mem_init1 => "F31E492623BD622C5CAC1288AD9DB3BF90111C1285AF7D18A5837C90D42E6692DD20E361F433BC95994254976756E34C0E1E543969C1C836AAC0D033D3DAC403E95F1E0A315E668D5B0EF749116917B7ABA8E3C593E84D672476A02EBA6AC4C905BCC50B4993FF49E5D98FA0431B05D4772B711E84F71898A40E5CB5CEF338702C41570FEC96144331106621B9D2AD918753E19C248F226673D9AE31E7B81E754ED43A026695C79C806157A18EC58BC31A75FE39AB5982D9780BAAD80B8F33E2C1ACEF44C39C17A88C8A61FB17CFEEC2E8A8EC9A2B4315638C97C258213A6370EBB907FCA5DF6609B3B47FDE3CFC04DDBAF0496A51FCC216C1AB085E9BD682CA",
	mem_init0 => "54685C1E918BF8194F6213D0925D6E35C45C2C7658ABE43A5BB8E8F9278D41C8417F9B49323299CE14E721A85766EDB0652B398BD32AC73A7FB1935A0E18687EC0C216922395AE219434F137BBB0A1316DB738810852FF26BDAF9F66E54A615A4AF0A325001F8F2736ED38C235B69D70873C0F9F545EE49E8CECED2D089A61CE185D1365B83CAFB0225BAC631D38008E97AE2F1E78CE071F7F8C77B8EBDBB30CE38B05C10133DF77A84C2C3609DB7FC10990D275A7B03F0B14A8B7D7BC05AF38F7B79B118919E939292B0D5F9993432B5020730E1D2303AA5C0651D04AA35291F5BE187C155080D2732DAD96204026F018D4941832AA3F7D8CCE0B9EFC02BCA2",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y46_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "033240832439037CFD45A2024B54A5E681482BD3AFA44957574532133D44420E4C1AD8D3A80099C03E1749776A8742EF62CAEAA575BA9EA66D030D3D02EEB0AD8C902A67ED443F63003AEADB09152300E92200F0D3034E1B0FD211484EA90D62F03795BCD457DBD5A78370137413AEF4C321C569352115546C3B33054F1479B526A8B8FD22355BE7388ED0C7D3D8021025C4FCA352B598AABDDAACED7FBC6522D75EC54FF47716631E762427DB7ED502579ABCB2654E4909E56549F8F02EAB8040B3669E0EF78528F19BAA6D4DC38DB867C162C89C80C41E98DD42FCF485A3403C2E4897B2772A1B76E87E1FD09425C6B6C43E44C837347B11BDBD8D74960282",
	mem_init2 => "176C81ED90F43BEAB92C7E573C7F3B3883452CB2F72FDBB985849EFD3674730DA00E3068598D1C8B7C9DB3BC6A7B021F61AFE0458D5378E4E2D99F31CA844054618CC20929D153F7A6B4AA94FFDCCF0021C0A925E9A39BD32F7BE07AA9471FC5C2B50CCCC7243D8EB6F5C7D27BFD8F05177C52DCD941FE7B8A4433BB5DC169DC2D639EB873FAE96F328CB2ADA9F870EC1C0E2173854C91ED5EE1899825CEF56D5402454C7DB7F92A4692D3D10D40859A7A26B1EE4D27E62253C8671E1B4F40D07952BC46DF5CF0C87461C91E4B5C0B2E47BB89AF593BDD6871EA69C878737DA52A2350252423579500CBB37E51890951A260BF16A32ECACB03E309BD170A069A",
	mem_init1 => "B47C16253D1C7EEEBFFD601F65A1A6EBDABAB8A6C3F111280455517897C2F6B9FE1A4492E58D4D4D8937149DCCECCB38BE1000A5ED873ED3773A9BDE3B5004CE8BB81961277B0568DFA8345154BD29ADB8DE62383C25864EF7E7088DFD75D0B7670C287187E590C74266E772D515144535E091D1453CA27B943896E0EAE24028042B81BBFCF7CE2C333BD8BE71169C63C05112AB203B48D695AC155F6077B25272FEBFC403423A8602243DA4BE7F88519A6BC9B39E2E6848BBFA7C188FABE6E4E342EA514F10B621369DEDC06F1A1AF66EA651ECF0A76346277F239F714EC0F512789BB50F882D4C0AFF1F49F582C6B10CA37E84EFA67A11B8A9A774536BC306",
	mem_init0 => "1B9319E56A6FEFE2DAD2BF2E2DCBB4220EE0336D41A580F30DBB9DAFBA4066FDDE9CB3D6088ED36755616A188A8A728DE523B21512EB49FCFFAD7C0458BDFDB3464AEE2290F49775820EF1E030579A2878FDAD02BA6CD5589E4E9A7E0B35C55AE9A6EF0AEBD8AE6DFAB4C5B1283E74FAFA2BD65BD0E7D2EDD13B6F2EB919CBB89659425554A076CCE6DA44C03859CDE81ED4297A145A6958765C5044DBF80EC04801460AD20E778EA46EE26A74EA76B7BDF688A7E2D7214BB4F32B6F02889D9727CE031D9381E211648C4B4648ECAA4A51BC84B6CBF0698CDB10495F8EF81C619DFB1D24B0B44129EF217C933F5DD9BEEB9C15F9E110985A697BF9D4FD649F85",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y46_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "90AFD5A090D150733A2349A9F782CE78CF1599E534F765F8B3A742DB03949D826A714BD0C073B0A9E10719F85FE90C47BDB8B560B1AA55337EC9454E99700843FFC8BF58D795888BF0874F3D6AF394FE3FB3B2F7C542AC374B5B4081BDA47F5772E313463905CBE7BF97602455008082A2040142800101110000008010020422201010000A0104A01000401A050004032011008441043000028080804040000A08090000008008008433FE9040007F0020845FF7BC93FFB4B1C529D972DECBA0334171788602245654DFFFE0F77636144A2CDC2F583F58AE4E9B38E646D0A64CB11A941346E0279435BC422E1DEF2CF20D07807A78770E30BC337C16E30DF88E",
	mem_init2 => "6DAB962CF2CBD2278CA8A7BFF8AA7B40670F57D394396294B2A8A28C906F7879C5FD9322D09555405A3EDA29CFDB10ECD3B6819E7307AA02ABB2CFF30B4371B4280DEFF8EAB8346E77AF990BB724A8146A6F5AF4E202AEE35572DAB1748EE3CE9FC49853C6D93E438EECE5EEC9996C7D7D4B486CF4B90CC6E87648EB1C166A74D42B9FB8CFC40EC44BBB2746EC1494DACA2F6EC66246012B3B1FA6FD79E4449039361214AAE7FE4E1B7F37EDFB65CEB1E4C8E63679EE5806538556116F2F09664D2307B57966A84079EDEE2DF55C0C1B409AA228CBEFA7DAC01583EFC599B0F7110EE7154A8E9857F4E76E048BFC65BE84C3F35CE0179FB8F172845B174BDC88",
	mem_init1 => "DE66B12F10B4BE273183C5C91B32C209D0804F37E231813B2950D97227089BDE7B4AEB6276AEC7901D6A236B761BB2FB905F47FFEDC2C4B8A4C938CFB03B2B5B2FB236F4188A40DB1B819E15B630639E1FCA1370374D94733B0CFC54CE79453EF6F65A6EA7F8612F3D596721B39AC0DF469589C44A5E0B07CDFE10800D56E87947ED1CB6D39B73A914C4A4984EF4E2A9A02BFF778A6F560024D756FEABD023B4A75AD428526C4AC239975C145E07EEF37F1CD636CA44C29B26E61CF8C3957E69A744B889B9DCB80408EF7C270888A0E0026B8947406608520496FA88B73F1CB08B5947B215C3E65D1E8F2B5FEF075DCA63EC6D218492B599D985E1FC58A4E019",
	mem_init0 => "3405C9820C06DE5C1356EF08DCF3DE5F349C4A5CD2E92DD49DCE4EDCCFB52EF9AD65494346E7A24006BE3FBAA94FE2DAA200F010C960F18C95EA0DAA38D04545E84E17B24A0AC847880D20557EBBBE62B76D8D7DC15154E9BE908512926A29E4B826EC19616C1C74D69BCD98CB4FB8E258926AADCE02BA8F8318B5EE4774A2F0BAF3FEE760E0195C9C1DC7F20C0FEA7CBF180DFE5F66F01C4DECDC5D9D68912831A82B97DF42E0E9E8AF7B11C48601284ED1426BCB9711A272441F84A9D229AA621E30B9F50FBAA393641D4CB132DDF250F2053DFC8699EB383CE976543E5A906664949DAF32C8AA8DACEC69A635DBFAB5FE4CC9E4D882AC071877604F2E024B",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3E549486912C4BE31C3F75F64C63D847F19F4524D3476606E28EA10AC0B01536D5CE807A069DA864ADB2B9728C217DEE57027211DC3DF11DC9E910CC00331C29D070172FB0B327596E7B69BC0005C88B9B2BAC86376B87672454AAD548731644E114A9E3003477916FAD249503FA4C70A5F9536EE7783E8A7FF7D04E89F45202FBF7A19578261FC93D009C58280653EE00C516D010BE4E77C6D5DB3AA8E98D2DDF52BE9E9D62522770502B43E8D3C60108F7788E05F1C3B8E16D5B1D92E7D825A12E2B75020C8A7AE85C5C622258F25CD4A05A3FA7E0B9D0BB65DDA8D33D8E5FB1F0F8B0EB9331F4B7B133CFAB03F3AA66B3799A7FC4C21CCB64394F8940067A",
	mem_init2 => "441D8D8A00EEC45C0B8B0FC635558F42099007A451CAB16A862DA46C98CAE0B2AA6D683C9AABFE2BDA5BF52BB6E1F63EBCCADBB7AD76070D49D7A612E24B4B83CD85AF560C5047129F60D388A4BBA9CC57E0BE1DBB5A8AB0ABFE318157BF214C564366F2F47B68A516265F994F509331513AE4BCCDCC9508185878D65BA91410ED84BBFBBDCC4ABA1D1CAAA45E094A5D14038F867AC9D770D5E0702F19FC6290390A8B863FC606F1D1FD1E31B1F1953E58E34F8FEF4C2505DDA46E768FC5E49EC43B4586D032C3CFD1F67563C4F1AB8DD4D9F6A09BC7C0C414810244018D43C83EB483C4AEEC3A064D31EBDEF3F81BF9FDBC0E52F27595873BA1214545D51FD8",
	mem_init1 => "89B61D08B57597E40DAEAA305045FAA6523D209FE5A7059960FA7105A1C464841EC0B8A389F038267347AA96F3AAEE78CDC94BA4F93654C90B82B92F3ECF27EEB29A402075AA530C2BAF8DBF9236855F75993F9E98767853035E54B05F7AFB29C67562A973C0275C24A69E61630A15C6DE3291A0AD866A13F6DC883DCF6499798B41F8151008ACCF73DB2FEF3A4B12E3950055128A8D690D6D6B79D093F86D43D4C0C4DFD9FC516A467540B185C659A937671666F095073FB39924006DAE2D5492614AF855EC19140CF28523546783D78EFD40BFAEAAA2A869FA10A0A90B689AD816D0CAE43723B04BEAC22B64A9C710646B067F93A010C177DD86DF7F6B8D04",
	mem_init0 => "219C87899854EA237DF949825CECC359D37600C2012A4ED14D44A0EEC128F8F80BA8241562837E9A06C5CA28EB159838EDE0A3FDA9DA2FA34DE4E3D92EDDFF979CC65A276DCFEE8A165875286C8DB7E308C50DF2979D5B020DAFD43ED2F23832CFAC09128F589B21BB6DC7502E82DFC2827A854CD62AFDD5535B81EF1394894D12D551EDCE941B2E7762D21DED77BF57ACE274BA763FC1ADDC7240E8D97F5504EDDFA325FE78462C461035FC63DB3C65A1AE44DA2AD822386BC12786DCB161711F2F7C554ECF9B51C8D560DD5553498C3D2904024E03D122F13ABE350ADD0C5A83778EA94DC03077BA989F9D90A9210BA97AB03DE1CB0639887E70888FFEE066",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAOUT_bus\);

-- Location: LABCELL_X19_Y34_N0
\aud_mono_1~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~44_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a247~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a231~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a215~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a199~portadataout\,
	combout => \aud_mono_1~44_combout\);

-- Location: M10K_X69_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "170AE6C26E28A8273099DD5F62B6499C727CF6268F5A41714238AE3D1C1AE1FEA8FAC48DB7BACAE1E05936C73A954A9FBEC5D877D760008AEAA1F6C88F755428762E70FD5C82D689BDC48A335E72BF39D5AAF84E2C903B860D7F1A90E29151E175646A7418AB527AA12352F42C9086D24DEB21B5366E0B2130152ACE3B026A5E6DBB406F78371D4A3CB7FD12295F7360186D8C51CF60F5B0EA883381368DBE9062B6A8E54F377790020267666CB484BE9ACBDAFE36EBF4E32995BF52330F049111E3582675E91067A39F575B25C087076F6FC0C2C0CE23383CCD0A3FB0A5A3DCDFE06916E8F374289AEFEFA71B1A621A34D7E46EF3DF56EA5B819385794232B7",
	mem_init2 => "CD5E9D36F95BBFD7FEF6427B096924ABE7843610D43064D2347D132776124255C80971F57EE481A576B4597AD14FAE9D1A15F2A43E6FE17E88BC5924AA0AC9084254DF45C1096652D2A4EB61FE31F31F276948012BE2E2BD43F4C7E39898E2D1439A4350FD70227C2E87E607B1F42EE5A4536883E5E0BD658E1A7FE661E3FEEBEB60943217AE854F796638C1AE90A9ABE6492906D4AFDA3F0874B20C885C5926F6E298A8F8C5504A52EFA1D342BB92897B43ECEDE34CA3019688461DA432D72642DD2D6600D29DE70997F5072989556CA7BD91ADC50010ABA4426398A48CC92D94EFC6804F09BD8ABA8DA7A177B17C4D8D7B27143689B628F447E67D1EAE4A39",
	mem_init1 => "C3FB5E47CBDF3D42638466A0EA3877D3B9777E42E956A2E5BF1305DB40A43ED068D467D2711DB38908FE5AF1426BB219D88B1B2179D851CAC8604AB48DDB5283401C059D0FA334DE78CC797AE436AE08EF1921AA44D68EADF9D90873DB00215152B8813A50F61B7E07C873D03C74D9EAE710F820A0F08F52121CBFCB9D59F715DCBBB7DCC9E0C3FFDB48E521530127D32994EB5550CE3A061FD91ADCB0BF16DEAE0C46D58331552A7097935DBF2A7A6573B2B7A3E5F551AC4CD1A8AE691191327F424E4253D5DE1E154B47B8A5C16A20D37764F1330E6D28F8A6868EEAA8A96AB9F97BB10DDD664EFA17B35AF688AF56879E8BC52CED3FF700A3698AEA1765B3",
	mem_init0 => "01FF0BF663BC28B6602C20C5F858D4590769A49B229AE3E231F28C6B9298D8E4EA8D42A84B10EC9777594BB8832549687C466F8477E283157EF5098BE81012A0A7A2CDF4AECE7F08462DCE81F42B091A6E820FAE48A06BB067F86C6E94EF5683645DD6F6ADE993DC461FEA2221400B54FB5AC149A09CF2FB50E3C25A848F68DCE2A868CBF6D040BC4F4A302BC5CAF3D0E6052A9497D0050478289431D814BC1BC2135D16E2B135F9E36A5CF3F36CEE07435652DC9A6D032A688AB3BBD2FC25718F83DD7C3C1EA9CF98BE6537C24AE0678F66C4E1CF3A7C65D8D3A981F37ED97779541EF03165E3EECC28A2995024025A057F751B0525DF83CCF7611D1A680162",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "4B171323FE5AFBD589D2FC239D2F92865CAC8921D48F87D74E6C08A1FFE7776755889D0D6ECABFC9A0AD8B6974E78FF297A398DCF651C3E9C32F95B3CBF5EE84BA58B708291D1AD36965CFE4B4B12B9E92141EC37F89D8CF1434E9A3C713B68661F8078A9FA5D16697D4268741A2C30622B6678C5185FD2046C2DDE2A14C667E105286DCE5D98A6D23FECD1C30E57049BF7EACC15FBF7858481125125181418451B61DA788E1E021CC3695838F28356E7C65AFEC8080E0CEFC31B10B18E371CE4D93A9B7F0005601F06C93B76DC1EEDAA2BC6C0C15C0D0BA240BB550C08F76CBB7CEBA722DD4BE31386F7997F40B68CFBB33DCCE01F7DF10B4B5069D5DB3E48B",
	mem_init2 => "EE295D2244CD37C4B0A1BFD09640F51A90E70B6C437D76A9A01BDBD42AF0F99EDE8189FBC389794E56A8D6222EC5EB3D1CF77B25D4946EC6A39B4C4C1CC1F9E2E9CA32E6DF69DD51EC892500EFE7F3FEF14369C6681037C2A8960D47D582C93AE747C400980BF1FD447AFA68733255FEF58EB9B20624342EFD15072FEC3BA89845DCD9D0097434E14711CA74C412F850090BE49E2E379A7C06BCF49C1A9859FF178FFE13C906D642606627AEF5DD2D5CD4CF864D2E92E9A5F93DB52656DBC3B6046594DF063D9634EBB8A053FAF4F28E8089180B7103528B5FF1EB73AFD641E33ECFD71F61D7C30A62982781C8511318EA42D2CF55066A7AFABD6F953566FA86",
	mem_init1 => "54844AABA2B0EBB829191F3BA679E8D913ACFB8138069A56B49DB07FB4993EC0B9287300359A90B6B7ACF6AF71D5488F6EA70F48B506513DEFC55237D02DF0B9BE90AB4CB6709244819E1200D3F09D6769E4A1B0B14B35F6D10AA3CA736D59B60E0AE08C9ACABF95DCB39C81A96127592BA1A3A2549A1F4904FDFAA3500FC1586DF4A06A6696222C6734B329A1E732D8182B89C8EB9980808E63E3C8F70884A7B7553A45487C7E6C9CA5000BC39BCBB85558B04C985C21451B5C33109898058917850DBECEC8A679700C1549B53B7BCEF1C8E047DE23BFAE9D725392AD2687C807A3F595769D001DE30862108000000000000000000000000000000000000000",
	mem_init0 => "000001FFC0000000400000FF00000001D00000D000000007E0000000400010000000000020007FFFFDFFFFFFFF47E47FFFFEFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFDF907DFFC1D7FFFF81FFFFC201FFFD8000E000000000000000002C0000001800000000000000000000000000000000000000000000000000000000000000000000000000000000000400000080FC0000001F4FFFFFFFFFE0EFFFFFFFFFFFFFFFFFFF40083FFFB3D37800000EF10500A020120000400150018001541080000001003004000100048028020000010080000000048885094021000202000080204111050000100002100082008102000002002001024001834520A0104004",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "70746B02BB38604C69141249656076EC658BCEFDC2B32DDB8927A0CE5294B3F5835693B18669C73D056D244DEED08BAA9144386AB6580C31FE600A27E94D96C59BB06A23F3691BE4E86851E9B9A4573491C2555F0DCDA59208469D0699C77B774991675004FFC4E1C62D9EB2B2F0395D7EB9BF853E26B054E200E06126BAAA9673BAFC8CF7DACDD8CE688934AA933C95B1BBD1E033636FC4DD18635FD96663B0798B71FC8C287B814DA09E3C57BA2EBAF2F0D17998A05DBB7CA111B6DD51C6C89A6B7D79B98F54FB5AFACA3FF32BE3BB277CA11AE142C258962A626EB30962E2C56FE596DD76440547AFEC70320C8BA2CEF9D4114D77E94F83DF0F79A7A6C7DD",
	mem_init2 => "9283098D8ECB7B831926B883DFC557745668FCF2C7B6534D80B4B4F447730723821B9575A899E2C896B846D4F9748EC28581DBE24A169A13E966C6D4BBED888F9D2032E4722E99F8B8AFE248CB2E18AD6E4D15A3D14C62E1F0C0F5749D75CC1060A9A92A2493E975119C56290A015EBB46EC056386340E6D2C860D227FADEE5B73BE48FC5508215771EC27BB9B7867F9DAB661069AD297A76C135571217915BF750571A55A81E45699E884500813E657BBF198E37BEEEA8CDA541ED4B371EF2D01E6C3F9657CF7241B209D39D65E1BA72E1A6AD53D10707206E025106D2234CDC4D97080146F0D0C29BE5EB64C26977799DAA89C529BFE2AEC56166011848B16",
	mem_init1 => "A0DCB43094A8F5786D5E4B8AAA1F58F832E3DA5B2E855FDD901D0A3E219CE171F6AFFD100EA16D333D4693A54EEFABCA18F12D0ECF4BB54E211E1B41CF9A25E813A1C8A58FF7DA29C63B284E0630F736C8FC1CDB0F0397C7FEFE301B97D03D8C32B3DFEDEBD6B2033A7DA917D55AB0CFCB148341491BACE5101C82F94C3942D02FFFC18FCDCC852E2790715D07F85DFCBEE162860794BF5D44304FA3A8786300FEDAD280830C7B57657FEC13A7D9C24425A2714EFD31E3E56E13E67112CFA794730EE47D05B7339B6BA986058AB20F64B69FA8BC4A1A77576D09E15B422BA805D03B11AA1B8667B5A748B31A728B945FF49350285B5964CC5419966917336249",
	mem_init0 => "AF3DCBE488E1BAD3D237EC6B3F34E4A138250099B9048989FEF266161758744B6C77BACD49AD3FB73DB436DCB92770B46B7962E741207F4024DE94AAC6AFB193967A3958C710ABC882F0CB9AFEF9BB4E927CFBAA9520DC57A582E80D20D129DF5E68581B1BF6C231DD379A9B9344C5774AE593B7582C46BDD1D399F1421AC8BAB8A18105E8771F47D3FE811AC43512CADB742A526F381F050CBA21BE382005834217A9246DB2A30C479C1F4FE1FF9AFD94320A53EDF445A563ABAD3C51F6EBC8C9BAE4ADE2D9A8D0EB437B6ED86E25C2D714E1BDE149B73024CA8FEB1E54FE582236DF1B498C978190C00A7E954A397671B9909FFBA31C1E0C1200DD7E507478",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "49E624550D98B2F5FCEE7D4407A71EEE4A69E8444B47951782CDDAC62F7BD8B648D951C6E253F0EC41A052575C81ABBCD990FF7B7C8BAC2A535FB45062A6350EFB7FE86BE28F43FCE6F998BF4399576841EECED2A440E36BA2D39CF75514E971C7337E17F06E8B78A7BBD24C946369F17DBADB94B0B4509E1C15C02AC5B615312D93D52BD7B2D911B6209A0D875A23D0F9A9EDA365FEFE53D63F251AA3C4B929FB0D6E86A6AAB00AB3A2817B03EA4BC01F6EC1CDDF29D6645FB6BCF013CE361664B8C1A0F5BB92FC9211C33B344DF596543E43C887F314AB4C48251AEEAED11EB171A2F2B22024A75ED8B1DD41E3E916F942EB32607C173B1B77AD67CDADE585",
	mem_init2 => "38F9A346FFD3441E6D7D673A1BDC00B16D47ED21A52CDCF48B3C7A34C8470742C65CE0D6EB725902DFCD5BB8807119D16CC8734F69B297227FB3F186373CF68B90A9571343129F8BC6B35DAE384CA2E29230D3B94B1FDD8F40557AF2AC7C5108863908D142B8B921BC64EE387B5B787AB8088EED3DB26DF40C18F50C5F22FBDB63E6712CC9B49DFF806E5628D9D5A32FC705F47765F6852210CBEB051952D4C6DA03B52688A7F3349818B0782A0CB917409D8B86A9A091EBCC9FD468EC830E96921E841573F6941E2A045FD2AF5B2A9C5B0108BDE56F295335FA04AC1B3D3D37A680DC1173F6F70E019032B11347F5A9BA1C21151317FBD6AE0BC9CDDE3CE1E6",
	mem_init1 => "223A8E8F6A50C7C761A5B3750FD93D4AA0B3BB721563590873119B265F95E92CF05B573916FBAD66878710925C6CA845EB38E24AC88BE610CEAFE3888B0FB1BA8EE4EB0969EBC15DBAE0B907364E1525986C0F2F63D624D46F75DA97256F2D7309BB1A8CAB9B73AD138FDC2CE9CB25935DED593B41D7D25E8BF0CCA246C20117FA57FAC3F7DA60E9F746BDB261EE091506AF7942F728DD408FCD33B8333AE09B6BA1303C3AE8B00581A7BDFC19E904C1A2D42402D8083AC0D21202C215F1BD3DCF0E33B45CFDF5C09734C015894326A1E3578BFBFB801DA0F8E621D658B92759D7DD6E2B307913127F73A5C8CAF5F8ADB4028A185B9B65901D87E2A01A187B4F",
	mem_init0 => "DFB69E0C87B3DB2EDC1E376CB23BB500F9DA6EAAF5D5335CF13A116C00FF81C4858222C01020852EBB6C97BDFA55A9E7166F16DF376B86ABFDD5EFCF415EB512B3A575A618F15EEF06BA377676CE9F3DB13893BF70C851BE26D74AD83CED3E7D946D9B8BBC7FF35DCD3956521EFFDA6C8F2442F776291235E62BF21C0CB7F26AD199FBBF5D9E16738C75690F8F6745E5151669559739FCC1DCB960C78CB12E7D9D5F6BBF26CF860E2CCBC969ACDE25AD5BC28BD3A9D8206EFA3E2B73D2B1C789D3CB6C746EACECE7E5045F1BBAE4EA24923A580D01B2BED551A81C354038E746D43C1CA5DC6ED4A2ABB0D93E390C93E48AFEF2BBA9EF204CE53132D40F8EF8FA",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y29_N39
\aud_mono_1~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~46_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a55~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a39~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	combout => \aud_mono_1~46_combout\);

-- Location: LABCELL_X42_Y30_N36
\aud_mono_1~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~47_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( \aud_mono_1~46_combout\ & ( \aud_mono_1~44_combout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( 
-- \aud_mono_1~46_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\aud_mono_1~45_combout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( !\aud_mono_1~46_combout\ & ( 
-- \aud_mono_1~44_combout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ( !\aud_mono_1~46_combout\ & ( (\aud_mono_1~45_combout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011110000111111011101110111010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono_1~45_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \ALT_INV_aud_mono_1~44_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	dataf => \ALT_INV_aud_mono_1~46_combout\,
	combout => \aud_mono_1~47_combout\);

-- Location: M10K_X26_Y51_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1E76466A3463D8E272A9DEE67961F34FAEFE6FF5477C4A879A528E69021DCE2EA913585DE0677C7C204B3386D655B2731893641BF8A7F8AA451BB76BCEC618D6EEED5BCC0957034AC5B6B68B71100FFF8232CE3152E89D9151BF42A7B7C169856ADD6D8616160A9436253AA6D1BC66F215A89D7D0E2CB077B71C9AF6FF250CC9AA6AEDFB6C9DCB69B8C425689D3CD72555606CCA1C643FA3393D97A4F5C14673BA34C1C208DFA70D364C05605CF148A27B4AC75E78B0FFF5809B7C089C2DB68404076F7E8ABBB63EA7802C5785769B12ABADD9459FF74E4AEF61DBA95FFE5A6172EF5DBE2824448F886191E59430DE4DEA05842878AD16D1314CD16978861904",
	mem_init2 => "A5A6E6304C618EE279D331A69D8F5B172DE1AE635289176A78206CDFD13CB76D35E7892853DA91B4C8449B5D1ABE0252F2905DED24F7D455605EA6413CDA89CAA9C7F2AE298E0BB4EE544C7F0383AFFA15ABF4EF7460F9D80EF6441F8C1BF8F81E7CC0CA79A1DBDA7604E73A1C5787AE026E0CB3DD6128EDB7D82DA5267C21908B1F79DE528E37ECEB6AE7A348A62F6D98BCDA8FCC5EAD0FAF0B1E055303DD495176AFD68B049A23055F1C05AA362D4500868407D60543C6C11A5F9EBA6A5775E3B9C6DDE26A11FA20F26FB7C39C4A326C86C4762961AF94CA5E3E997B94ECAB79FA18C3A1D9CB6017E762B03521650ED91495FE7EA2E2987E1040AF7EF5725D",
	mem_init1 => "686AFCB2914BBB8E47ADBA96078EC2686B901B02A7F48B5C1EF8150C77A53DD792D9D52B9F2495BA0EC11A5C57889F0D6AC1F106513190EAD1BBCFD1204A4A54E45ADB8E13974A0F7FA2482F04C2EA67D8C2EA85B46F35583D91C2BDA71DE3DDA01FBC3F89136FEB42BFC814E5B4BB2995F189E3496FAA139746532BF329E418F9AF322F58D969E236E4AD9495819626389D2FC0393F0FC4289948F6257CF47DE9CA5B3F03C0F8CE692CE51B860F436D933DB587FF74B858DB23A4A78A40D716B9643DF5574232332A124AD26F1266465010AE6C0120DAD9E527CFA09720E8D038E01BCB8C7727D87E0D27A1E38E92FFE028034C0F92B3846EBE24B1582C21E7",
	mem_init0 => "8CD905D66D339C18DC0BAFC3038BE24DA207663C8F15919720B0C50A9B498D461826950E7805D6A84D98CE62A3DDEED58CB9C9C1050D3375A985BC428C49995C724DF2F9326A3607341BB228EB6E77E73760CD4114792A5980EB3AB423DC816CABBA0C6F713E5E522514F75ECFF38DF68EA0DF1B48D78FE8EFB32BE93B4FC5D889E1483E224A3FF957E825779A34897E25556DD674179D594015510BF5680615C4C3D5EECE1563808545F25085DF01F7F82DF4CC3E9B62D8D42AB5A33BCD02BD6B6447684A346A96A1BA2FD52D1B8913F787840DB291CE2E605DD0EEF1F5A2CD06123AD9AC6B991E74BB9888F3F657B2E96B696D1E91A43321A4BD6D31EF8D2E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y42_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "14424DB941F4DB8C5D9F1711A47ACCCBA5F74278AB47767C9D0006A776B026F0714B429B15D38A328113A29DA3996E75581BE5A0A665BEACD2AD1266EFD15093651DDCC02DBAD5475DF1EF0D5FF42995933ABD7D50F188D0E46E350E13BB1DBF0544B8FCD7919C55E961006CB67E3BA133A8721D52C6DFEFC3E50270584F37BB10BDF55A903206928D48A51CD29053AA27DB6AC995C0AB3F2CE74329CE0B3724CFEFB0A406B57D1AB1777380F5D43C30C9F0189E7082143BBAACE33FCBE7C4B9A4C98F64C4A361E2D1BEA5C2ADBD7D6F7192735CCB541D9A0408CAF2162DFAD2E2C7E695204A865D8290815A89B0841EE1DF330236BDB4E1A74C672377861819",
	mem_init2 => "7B6B81158325D7AD2B1181F3B11E606030587AC3E004B2DA0C040DE6F673CA908D9A06063B54AFD15F6E47DDF60E259B14D71B1CCEFC1CC634972D402CB56E8A5EDE51CDDB413C10607B41F6CCAF476DB6E4FA770B865A9B192D7982124C19F2B067DA4DC5ECCC052EF53404105F8A2A4242BA8012471D3E47B7D0753BD0D1B5FBBD4E19274612AD6D8113EF96EC9EB396FA22F1861754A49A223E120D030C72E56D502D6E938BEC047332873314D7F74928C34AB835BA814BC5CFBED21B81FABDE3E701524B12EA9EBC167F0F9C31DD545E2106119E57BF6B3AB8D6E9FFAB49F3E3B0C39F2B34E5C212CEA7516B2F95CD54DE61DE5608E79C26874CC108505E",
	mem_init1 => "E1EE6AFAD7DC00F29C7DC5BE2597F1D70BF813FEB1B8E3F5FE83E60E115667D808B25AFBFDB2B47AA4F3D69DF4992641E854A8C573715B386FFA2AA9E60636DBA426806E8FF27765EAB04B2000000030143006200000000AA80597C38AAA8E4AF14E780D6E4CEA1471F5097EE2D432F54DF30D759774E8FCEE72B51FF6224971753B2939EF6456ABAD73BDB2A4EC8B78B1438EE9FA0586131B88F62A85167A84B14FA3A3947676FBF4292C78C27DE765E5138BFA412CD647435D94B03DF9B461A26E20B9FF25E01AAD1A23E8A35BF9A10D33945B64130DCA20DA0A9E5942347315CBD25CBC207882475F4C95FC74FABD921B7A1E71C28D9D328391FC027C6799",
	mem_init0 => "567720916D6969550BD6E4EFC2580298DD8E8AD6BD7D04921E4AF74D5368F8AFD54863FC52ABFE0BF52E04BF5E5F874A0E5CFC6B08DED474A737A9E4361BB5B9F9D5DB8D06495AC376E3177C0833926F56A36D818CBDA69D116A74DEE7694013FCFC1E07F3546BC8A8E18BE39C9AF97137D8555B95162DEBD2D203AE667144DC60A75CF0E20F4C3AED8CDA034E60628174CD3BD45C598214D0EC3F5556C89F3B5805C7F56E1256385E3298A6C580D11A8E30EA2B48A9F28F9E31F8ABCFBEE1763A6A4B7E22587D55CDA1EC7B755AE5E80BDF9830F24AAFD4350645BC56820F2F15532B080043D991EDC4D09F794440F696149EBA8276882D1D1F0C5DD329C815",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y42_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F40B895E56DC0F10FFDC36CB0BA7957677368B7B435A2C8E5BAA33B74847C5C327530694EA45BD2468DAE3074193F28A4E3A372E21AE9A1CF23E643F86ED19C381AC41A698810E9729D9D0324E73B458DE2D1C27D7BCFFB7FD76D53F64D8BCB8371D0489B6776609C95F53DB8F7D9A9E8CF16D2C185004D4EAA5844EDA8BAF38B4C494EE0466A6A6F77D7A3B73A1008782A8767F6ACD4174916DDEEA2C7B9C482E8B968314FDE069F4F72137731E625228F48F8BA959507A053364CEC294EF820BAA4DFFC17142844FC02F0AB63C865173F57EF91E81C74391C35783B4338CB11764D9679F0D09937EE63D79E4B40952755CF36EEEFAA29559FE8F3E31D1067F",
	mem_init2 => "DB474586810F02C2FBB0EC87B58E8730596C4241171E399A2BF39156EB9BB8A8C8A65745C1F0D403EFF860FD53426DE6AED0B3DA9D349484543EFBB51A4BD582E751E26FA72EE5DCD13F6784C105593050EB912DDB9F3650A727A368784599732C5C6DD524F35C39905856B9167489AD97E6E5C25F6544D983FB12409253B103B18AFADF5BB3EFF73468E7E04F3237184AF8444CB1A9F8B34B79C40E458594C1F16307D92690101D94FE1B25E76CD2016FD5F0506DE4CA1D2C646C72466D644487F4D5F99F1FF886FBD3654B13B3425DFC16EC8712B1E004A6A9B147206025CC49B3092A611262737A9961C2E643D0B0AADEBC72D62174AFB9C13BB20511F1FA",
	mem_init1 => "C881138032ED464E65A74BA0C613ACB1204F4770A2E33DABCDF76DA4BF342B42DA31518A29E90E9B12E1655D95C67CAC456314B8301F7269F6FD36EC647D69D3FB123E50E0FF18B11372CB365BD5806D7BB2AE42C6DD11AF7853E831FD6EC1E896B69A1B8793EDF32A8451C1C1EE197A8998B102C481448983C1A873FE348E8C75F4D51BB959C0820F24AA38757EBE39F387D9BF27D8B756E7BCDA7319773E6C936FD54BCBBA5B883AB158A72825B044341CFF1A5DC5A3EE5C6F00FD9F177C73F7EA09F386D0BE9E0856233B18DA56D7CE0E5F6C7DE7584FFC6A5E1D9F44AAF97278299224FF04E94296FBA042BD86087AA0A3F7A492829B8E296AC623A52EF4",
	mem_init0 => "4375848BB79BE7BCFA5125ED721B187D4C90A88F6427B2451F3BE57BF34835FA2C8FAA93DCF904C256208285AC020B0D2E6117C8461B9B41B28320473195213BACD2713AFCB381706EE1E69A9F6C109F1B36CA5F78CD6F08EE9071C344A2818D1E17948B51BA7F8EBCEFA68C010522E068D4412B41A9D6196E856C36923EAE705D915909245CECE005D6C409C73A0867B0828308C7759AB2ED8FB34EA3D5934D4513E1B799F09E629318E7546C1B0A1988B7CF0C0FF989003E16BFC11ED898F5CBC757F438EDF1031CFE60DED8DDA24E454710087B9C55B76D197A4249EED095D141AE97BF4F2EEE3A7259060797CD819590FDA6D80FB090EA948CB4E4B5107F",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y38_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0EE5DBC3890E7453193C42E95D588A07D7B3FC4C0AA079BE54EB290ED134A3340E589FE8F3A7A0DC314DAD4A09E2496D96DE75CD7132EBFE4EE1380CD3505E80EE168697E288AEA0539154EEC6171BE2169356E5B182EA3DAB683F6084962402444BB2B9166CA00CD304DA08A2460BFEA37091CB3CE74D4AB7D6DF90DEFA9585116BB1656DF3FD0629D41EF4D230D9F00905E44BFEACDCEA8510DBC6D567920D67DDDEA256D89483C95C3AC028BBBBA85815EE8234A5692F39B9CA2FA49B74C2AA12716867BFE0F8516BACF1EE8EF847C7043DAE26574BA3091B1555C63ADAE8CC0933047A53B0ACBDAC733596F0BEBB1EE97772F84DAF2964DB1A8A33D884E4",
	mem_init2 => "8FCCD111600E764E7DCAB5E93F11E2A16C5035DE6EEF44A31167E45F53253BD2D2261EEDB3120196067ED8D76BC4FCEA10EF514171B8DC19D02E5B05358C02837D430AD8075E795C6DDEAD570193A024180DB53D8E43970EA1C6A2D5680AD2D30CE339E7F33C32B41077332AE75E89715E28D628E73B28FBFFF231F7414F9DA90B8935F2A1D09CEC6E6F50AD05BF8CDF45BD4DE8D4A58FFB1BD676C65ACCBBD2485DE721CD267A2BB47D37B065752248C6F261F3D80EFB61CE9995AD261B2F59FAD29D39B2A9C064FAB50873EBA962A324A9730EBBD92D27564038EF20C684BDE9028BCFEBFD2951E31252525E156B3FCA9A7CF43718A82E655473B3832145DD",
	mem_init1 => "18D592A022E8C92381D85F5FE03A853C0248F2F6C6E76DE363A0DE33B062C4E55A0732BF0E7B374D3CAB6D9817897FFF2F56213D64DB98AF3CF0B9071DAAA4AB89FD20327BBDA1AE6FD28905BBEDED243B4F0482F474717843ACD16B41DCD1252695819009E79BB84FB7B73F6B938F474505708ACECB67CC733481E795B211871E6BA9700AC7A3B8CC8C20F67257D38B71EF33403B2BEED80B3B509A423D5B243640F95FFA37CF71D9D0FA12B7679BB5419209F0DC5A7F37C7FE963FE7F21946263C722B310C3D52321696B0DDFC1253EBDC0625FE9BD0C9B66AA7FDF388A0164F5B8C821CFAA273ACE548876D48141215FA1283F21664A6DB1CE9E42067896A",
	mem_init0 => "527F363CB62FE97DB9FA2DDA80EF98CDEDEC8FAAF722C388913C74AB6B3E389238352658A29377522EF0CE111AFC54FC85688D6AB9046BB9126CCAD0F9C0CC8214E8DD2D744D6164A16CD924F56FB4E40D810130BCEFE335A79A02D7056A86423D16C3236E04D8DF662199D09FDD2AC973BB1EA1CEE121AF3EC0D1FD857C38BA346FA6D2496B8334856FF1CC6465C8F8E3ACE55AD524760A99BDFE87BB1A43E6076DDE38DF22A8A6731A06F59CEE44241A8B65376746CD8C7ABB44B93FF1CAE76C7FEC278E93C7D9C7D120F5B84C232992DCFBD3AC8F43D38F3AB4C3914627766E693642F94BB1F4A2BD90FA2CADDE0AE5949F47845B57AE65A5438F147264A5",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/yasin/Desktop/WM8731_FPGA/project/mem_besli_kisa.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ahq1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 195255,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y38_N6
\aud_mono_1~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~48_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a295~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a311~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a279~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a263~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a263~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a295~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a311~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a279~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \aud_mono_1~48_combout\);

-- Location: LABCELL_X42_Y19_N12
\aud_mono_1~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono_1~129_combout\ = ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (((\aud_mono_1~47_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\aud_mono_1~43_combout\)))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\aud_mono_1~48_combout\))) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & 
-- ((((\aud_mono_1~47_combout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(4) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l3_w7_n2_mux_dataout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000100110000001000000010010001100101011101010111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(4),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|ALT_INV_l3_w7_n2_mux_dataout~0_combout\,
	datad => \ALT_INV_aud_mono_1~43_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \ALT_INV_aud_mono_1~47_combout\,
	datag => \ALT_INV_aud_mono_1~48_combout\,
	combout => \aud_mono_1~129_combout\);

-- Location: FF_X42_Y19_N14
\aud_mono_1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono_1~129_combout\,
	sclr => \process_0~0_combout\,
	ena => \aud_mono_1[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono_1(23));

-- Location: FF_X37_Y17_N8
\sound1|da_data_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono_1(23),
	sload => VCC,
	ena => \sound1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|da_data_out\(23));

-- Location: LABCELL_X37_Y17_N6
\sound1|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|Mux0~1_combout\ = ( \sound1|da_data_out\(23) & ( \sound1|data_index[1]~DUPLICATE_q\ & ( (\sound1|data_index\(2)) # (\sound1|da_data_out\(19)) ) ) ) # ( !\sound1|da_data_out\(23) & ( \sound1|data_index[1]~DUPLICATE_q\ & ( (\sound1|da_data_out\(19) 
-- & !\sound1|data_index\(2)) ) ) ) # ( \sound1|da_data_out\(23) & ( !\sound1|data_index[1]~DUPLICATE_q\ & ( (!\sound1|data_index\(2) & (\sound1|da_data_out\(17))) # (\sound1|data_index\(2) & ((\sound1|da_data_out\(21)))) ) ) ) # ( !\sound1|da_data_out\(23) 
-- & ( !\sound1|data_index[1]~DUPLICATE_q\ & ( (!\sound1|data_index\(2) & (\sound1|da_data_out\(17))) # (\sound1|data_index\(2) & ((\sound1|da_data_out\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound1|ALT_INV_da_data_out\(17),
	datab => \sound1|ALT_INV_da_data_out\(21),
	datac => \sound1|ALT_INV_da_data_out\(19),
	datad => \sound1|ALT_INV_data_index\(2),
	datae => \sound1|ALT_INV_da_data_out\(23),
	dataf => \sound1|ALT_INV_data_index[1]~DUPLICATE_q\,
	combout => \sound1|Mux0~1_combout\);

-- Location: LABCELL_X37_Y17_N0
\sound1|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|Mux0~4_combout\ = ( \sound1|Mux0~3_combout\ & ( \sound1|Mux0~1_combout\ & ( ((!\sound1|data_index\(3) & ((\sound1|Mux0~0_combout\))) # (\sound1|data_index\(3) & (\sound1|Mux0~2_combout\))) # (\sound1|data_index\(0)) ) ) ) # ( 
-- !\sound1|Mux0~3_combout\ & ( \sound1|Mux0~1_combout\ & ( (!\sound1|data_index\(0) & ((!\sound1|data_index\(3) & ((\sound1|Mux0~0_combout\))) # (\sound1|data_index\(3) & (\sound1|Mux0~2_combout\)))) # (\sound1|data_index\(0) & 
-- (((!\sound1|data_index\(3))))) ) ) ) # ( \sound1|Mux0~3_combout\ & ( !\sound1|Mux0~1_combout\ & ( (!\sound1|data_index\(0) & ((!\sound1|data_index\(3) & ((\sound1|Mux0~0_combout\))) # (\sound1|data_index\(3) & (\sound1|Mux0~2_combout\)))) # 
-- (\sound1|data_index\(0) & (((\sound1|data_index\(3))))) ) ) ) # ( !\sound1|Mux0~3_combout\ & ( !\sound1|Mux0~1_combout\ & ( (!\sound1|data_index\(0) & ((!\sound1|data_index\(3) & ((\sound1|Mux0~0_combout\))) # (\sound1|data_index\(3) & 
-- (\sound1|Mux0~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sound1|ALT_INV_Mux0~2_combout\,
	datab => \sound1|ALT_INV_Mux0~0_combout\,
	datac => \sound1|ALT_INV_data_index\(0),
	datad => \sound1|ALT_INV_data_index\(3),
	datae => \sound1|ALT_INV_Mux0~3_combout\,
	dataf => \sound1|ALT_INV_Mux0~1_combout\,
	combout => \sound1|Mux0~4_combout\);

-- Location: LABCELL_X37_Y17_N30
\sound1|aud_dadat~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sound1|aud_dadat~0_combout\ = ( \sound1|aud_dadat~q\ & ( (!\sound1|sample_flag~q\) # (\sound1|Mux0~4_combout\) ) ) # ( !\sound1|aud_dadat~q\ & ( (\sound1|sample_flag~q\ & \sound1|Mux0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sound1|ALT_INV_sample_flag~q\,
	datac => \sound1|ALT_INV_Mux0~4_combout\,
	datae => \sound1|ALT_INV_aud_dadat~q\,
	combout => \sound1|aud_dadat~0_combout\);

-- Location: FF_X37_Y17_N31
\sound1|aud_dadat\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \sound1|aud_dadat~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sound1|aud_dadat~q\);

-- Location: LABCELL_X40_Y17_N30
\Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~37_sumout\ = SUM(( led_counter(0) ) + ( VCC ) + ( !VCC ))
-- \Add0~38\ = CARRY(( led_counter(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_led_counter(0),
	cin => GND,
	sumout => \Add0~37_sumout\,
	cout => \Add0~38\);

-- Location: FF_X40_Y17_N32
\led_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~37_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(0));

-- Location: LABCELL_X40_Y17_N33
\Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~41_sumout\ = SUM(( led_counter(1) ) + ( GND ) + ( \Add0~38\ ))
-- \Add0~42\ = CARRY(( led_counter(1) ) + ( GND ) + ( \Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_led_counter(1),
	cin => \Add0~38\,
	sumout => \Add0~41_sumout\,
	cout => \Add0~42\);

-- Location: FF_X40_Y17_N35
\led_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~41_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(1));

-- Location: LABCELL_X40_Y17_N36
\Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~45_sumout\ = SUM(( led_counter(2) ) + ( GND ) + ( \Add0~42\ ))
-- \Add0~46\ = CARRY(( led_counter(2) ) + ( GND ) + ( \Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_led_counter(2),
	cin => \Add0~42\,
	sumout => \Add0~45_sumout\,
	cout => \Add0~46\);

-- Location: FF_X40_Y17_N38
\led_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~45_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(2));

-- Location: LABCELL_X40_Y17_N39
\Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~49_sumout\ = SUM(( led_counter(3) ) + ( GND ) + ( \Add0~46\ ))
-- \Add0~50\ = CARRY(( led_counter(3) ) + ( GND ) + ( \Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_led_counter(3),
	cin => \Add0~46\,
	sumout => \Add0~49_sumout\,
	cout => \Add0~50\);

-- Location: FF_X40_Y17_N40
\led_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~49_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(3));

-- Location: LABCELL_X40_Y17_N42
\Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~1_sumout\ = SUM(( led_counter(4) ) + ( GND ) + ( \Add0~50\ ))
-- \Add0~2\ = CARRY(( led_counter(4) ) + ( GND ) + ( \Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_led_counter(4),
	cin => \Add0~50\,
	sumout => \Add0~1_sumout\,
	cout => \Add0~2\);

-- Location: FF_X40_Y17_N44
\led_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~1_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(4));

-- Location: LABCELL_X40_Y17_N45
\Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~53_sumout\ = SUM(( led_counter(5) ) + ( GND ) + ( \Add0~2\ ))
-- \Add0~54\ = CARRY(( led_counter(5) ) + ( GND ) + ( \Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_led_counter(5),
	cin => \Add0~2\,
	sumout => \Add0~53_sumout\,
	cout => \Add0~54\);

-- Location: FF_X40_Y17_N47
\led_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~53_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(5));

-- Location: LABCELL_X40_Y17_N48
\Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~57_sumout\ = SUM(( led_counter(6) ) + ( GND ) + ( \Add0~54\ ))
-- \Add0~58\ = CARRY(( led_counter(6) ) + ( GND ) + ( \Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_led_counter(6),
	cin => \Add0~54\,
	sumout => \Add0~57_sumout\,
	cout => \Add0~58\);

-- Location: FF_X40_Y17_N50
\led_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~57_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(6));

-- Location: LABCELL_X40_Y17_N51
\Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~61_sumout\ = SUM(( led_counter(7) ) + ( GND ) + ( \Add0~58\ ))
-- \Add0~62\ = CARRY(( led_counter(7) ) + ( GND ) + ( \Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_led_counter(7),
	cin => \Add0~58\,
	sumout => \Add0~61_sumout\,
	cout => \Add0~62\);

-- Location: FF_X40_Y17_N53
\led_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~61_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(7));

-- Location: FF_X40_Y16_N5
\led_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~73_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(11));

-- Location: LABCELL_X40_Y17_N54
\Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~65_sumout\ = SUM(( led_counter(8) ) + ( GND ) + ( \Add0~62\ ))
-- \Add0~66\ = CARRY(( led_counter(8) ) + ( GND ) + ( \Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_led_counter(8),
	cin => \Add0~62\,
	sumout => \Add0~65_sumout\,
	cout => \Add0~66\);

-- Location: FF_X40_Y17_N56
\led_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~65_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(8));

-- Location: LABCELL_X40_Y17_N57
\Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~69_sumout\ = SUM(( led_counter(9) ) + ( GND ) + ( \Add0~66\ ))
-- \Add0~70\ = CARRY(( led_counter(9) ) + ( GND ) + ( \Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_led_counter(9),
	cin => \Add0~66\,
	sumout => \Add0~69_sumout\,
	cout => \Add0~70\);

-- Location: FF_X40_Y17_N59
\led_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~69_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(9));

-- Location: LABCELL_X40_Y16_N0
\Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~9_sumout\ = SUM(( led_counter(10) ) + ( GND ) + ( \Add0~70\ ))
-- \Add0~10\ = CARRY(( led_counter(10) ) + ( GND ) + ( \Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_led_counter(10),
	cin => \Add0~70\,
	sumout => \Add0~9_sumout\,
	cout => \Add0~10\);

-- Location: FF_X40_Y16_N2
\led_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~9_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(10));

-- Location: LABCELL_X40_Y16_N3
\Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~73_sumout\ = SUM(( led_counter(11) ) + ( GND ) + ( \Add0~10\ ))
-- \Add0~74\ = CARRY(( led_counter(11) ) + ( GND ) + ( \Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_led_counter(11),
	cin => \Add0~10\,
	sumout => \Add0~73_sumout\,
	cout => \Add0~74\);

-- Location: FF_X40_Y16_N4
\led_counter[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~73_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \led_counter[11]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y17_N18
\Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = ( !led_counter(5) & ( !led_counter(6) & ( (led_counter(7) & (\led_counter[11]~DUPLICATE_q\ & (led_counter(8) & led_counter(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_led_counter(7),
	datab => \ALT_INV_led_counter[11]~DUPLICATE_q\,
	datac => ALT_INV_led_counter(8),
	datad => ALT_INV_led_counter(9),
	datae => ALT_INV_led_counter(5),
	dataf => ALT_INV_led_counter(6),
	combout => \Equal0~2_combout\);

-- Location: LABCELL_X40_Y16_N6
\Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~77_sumout\ = SUM(( \led_counter[12]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~74\ ))
-- \Add0~78\ = CARRY(( \led_counter[12]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_led_counter[12]~DUPLICATE_q\,
	cin => \Add0~74\,
	sumout => \Add0~77_sumout\,
	cout => \Add0~78\);

-- Location: FF_X40_Y16_N8
\led_counter[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~77_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \led_counter[12]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y16_N9
\Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~81_sumout\ = SUM(( led_counter(13) ) + ( GND ) + ( \Add0~78\ ))
-- \Add0~82\ = CARRY(( led_counter(13) ) + ( GND ) + ( \Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_led_counter(13),
	cin => \Add0~78\,
	sumout => \Add0~81_sumout\,
	cout => \Add0~82\);

-- Location: FF_X40_Y16_N11
\led_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~81_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(13));

-- Location: LABCELL_X40_Y16_N12
\Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~85_sumout\ = SUM(( led_counter(14) ) + ( GND ) + ( \Add0~82\ ))
-- \Add0~86\ = CARRY(( led_counter(14) ) + ( GND ) + ( \Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_led_counter(14),
	cin => \Add0~82\,
	sumout => \Add0~85_sumout\,
	cout => \Add0~86\);

-- Location: FF_X40_Y16_N14
\led_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~85_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(14));

-- Location: LABCELL_X40_Y16_N15
\Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~89_sumout\ = SUM(( led_counter(15) ) + ( GND ) + ( \Add0~86\ ))
-- \Add0~90\ = CARRY(( led_counter(15) ) + ( GND ) + ( \Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_led_counter(15),
	cin => \Add0~86\,
	sumout => \Add0~89_sumout\,
	cout => \Add0~90\);

-- Location: FF_X40_Y16_N17
\led_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~89_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(15));

-- Location: LABCELL_X40_Y16_N18
\Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~93_sumout\ = SUM(( led_counter(16) ) + ( GND ) + ( \Add0~90\ ))
-- \Add0~94\ = CARRY(( led_counter(16) ) + ( GND ) + ( \Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_led_counter(16),
	cin => \Add0~90\,
	sumout => \Add0~93_sumout\,
	cout => \Add0~94\);

-- Location: FF_X40_Y16_N20
\led_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~93_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(16));

-- Location: LABCELL_X40_Y16_N21
\Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~97_sumout\ = SUM(( led_counter(17) ) + ( GND ) + ( \Add0~94\ ))
-- \Add0~98\ = CARRY(( led_counter(17) ) + ( GND ) + ( \Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_led_counter(17),
	cin => \Add0~94\,
	sumout => \Add0~97_sumout\,
	cout => \Add0~98\);

-- Location: FF_X40_Y16_N23
\led_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~97_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(17));

-- Location: LABCELL_X40_Y16_N24
\Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~5_sumout\ = SUM(( led_counter(18) ) + ( GND ) + ( \Add0~98\ ))
-- \Add0~6\ = CARRY(( led_counter(18) ) + ( GND ) + ( \Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_led_counter(18),
	cin => \Add0~98\,
	sumout => \Add0~5_sumout\,
	cout => \Add0~6\);

-- Location: FF_X40_Y16_N25
\led_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~5_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(18));

-- Location: LABCELL_X40_Y16_N27
\Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~13_sumout\ = SUM(( led_counter(19) ) + ( GND ) + ( \Add0~6\ ))
-- \Add0~14\ = CARRY(( led_counter(19) ) + ( GND ) + ( \Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_led_counter(19),
	cin => \Add0~6\,
	sumout => \Add0~13_sumout\,
	cout => \Add0~14\);

-- Location: FF_X40_Y16_N29
\led_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~13_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(19));

-- Location: LABCELL_X40_Y16_N30
\Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~17_sumout\ = SUM(( led_counter(20) ) + ( GND ) + ( \Add0~14\ ))
-- \Add0~18\ = CARRY(( led_counter(20) ) + ( GND ) + ( \Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_led_counter(20),
	cin => \Add0~14\,
	sumout => \Add0~17_sumout\,
	cout => \Add0~18\);

-- Location: FF_X40_Y16_N32
\led_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~17_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(20));

-- Location: LABCELL_X40_Y16_N33
\Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~21_sumout\ = SUM(( led_counter(21) ) + ( GND ) + ( \Add0~18\ ))
-- \Add0~22\ = CARRY(( led_counter(21) ) + ( GND ) + ( \Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_led_counter(21),
	cin => \Add0~18\,
	sumout => \Add0~21_sumout\,
	cout => \Add0~22\);

-- Location: FF_X40_Y16_N35
\led_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~21_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(21));

-- Location: LABCELL_X40_Y16_N36
\Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~25_sumout\ = SUM(( led_counter(22) ) + ( GND ) + ( \Add0~22\ ))
-- \Add0~26\ = CARRY(( led_counter(22) ) + ( GND ) + ( \Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_led_counter(22),
	cin => \Add0~22\,
	sumout => \Add0~25_sumout\,
	cout => \Add0~26\);

-- Location: FF_X40_Y16_N38
\led_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~25_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(22));

-- Location: LABCELL_X40_Y16_N39
\Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~29_sumout\ = SUM(( led_counter(23) ) + ( GND ) + ( \Add0~26\ ))
-- \Add0~30\ = CARRY(( led_counter(23) ) + ( GND ) + ( \Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_led_counter(23),
	cin => \Add0~26\,
	sumout => \Add0~29_sumout\,
	cout => \Add0~30\);

-- Location: FF_X40_Y16_N41
\led_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~29_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(23));

-- Location: LABCELL_X40_Y16_N48
\Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = ( led_counter(10) & ( !led_counter(21) & ( (!led_counter(22) & (!led_counter(23) & (!led_counter(19) & led_counter(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_led_counter(22),
	datab => ALT_INV_led_counter(23),
	datac => ALT_INV_led_counter(19),
	datad => ALT_INV_led_counter(20),
	datae => ALT_INV_led_counter(10),
	dataf => ALT_INV_led_counter(21),
	combout => \Equal0~0_combout\);

-- Location: LABCELL_X40_Y16_N42
\Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~33_sumout\ = SUM(( led_counter(24) ) + ( GND ) + ( \Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_led_counter(24),
	cin => \Add0~30\,
	sumout => \Add0~33_sumout\);

-- Location: FF_X40_Y16_N44
\led_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~33_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(24));

-- Location: LABCELL_X40_Y17_N12
\Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = ( !led_counter(2) & ( !led_counter(0) & ( (!led_counter(1) & (!led_counter(3) & !led_counter(24))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_led_counter(1),
	datab => ALT_INV_led_counter(3),
	datac => ALT_INV_led_counter(24),
	datae => ALT_INV_led_counter(2),
	dataf => ALT_INV_led_counter(0),
	combout => \Equal0~1_combout\);

-- Location: FF_X40_Y16_N7
\led_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Add0~77_sumout\,
	sclr => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => led_counter(12));

-- Location: LABCELL_X40_Y16_N54
\Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = ( led_counter(17) & ( !led_counter(15) & ( (!led_counter(12) & (!led_counter(13) & (!led_counter(16) & led_counter(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_led_counter(12),
	datab => ALT_INV_led_counter(13),
	datac => ALT_INV_led_counter(16),
	datad => ALT_INV_led_counter(14),
	datae => ALT_INV_led_counter(17),
	dataf => ALT_INV_led_counter(15),
	combout => \Equal0~3_combout\);

-- Location: LABCELL_X40_Y17_N24
\Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~4_combout\ = ( \Equal0~3_combout\ & ( !led_counter(4) & ( (\Equal0~2_combout\ & (\Equal0~0_combout\ & (!led_counter(18) & \Equal0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~2_combout\,
	datab => \ALT_INV_Equal0~0_combout\,
	datac => ALT_INV_led_counter(18),
	datad => \ALT_INV_Equal0~1_combout\,
	datae => \ALT_INV_Equal0~3_combout\,
	dataf => ALT_INV_led_counter(4),
	combout => \Equal0~4_combout\);

-- Location: FF_X45_Y15_N46
\ledr[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono_1(0),
	sload => VCC,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ledr[0]~reg0_q\);

-- Location: FF_X42_Y19_N1
\ledr[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono_1(17),
	sload => VCC,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ledr[1]~reg0_q\);

-- Location: FF_X37_Y19_N37
\ledr[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono_1(18),
	sload => VCC,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ledr[2]~reg0_q\);

-- Location: LABCELL_X40_Y17_N3
\ledr[3]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ledr[3]~reg0feeder_combout\ = ( aud_mono_1(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_aud_mono_1(19),
	combout => \ledr[3]~reg0feeder_combout\);

-- Location: FF_X40_Y17_N4
\ledr[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ledr[3]~reg0feeder_combout\,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ledr[3]~reg0_q\);

-- Location: LABCELL_X45_Y15_N21
\ledr[4]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ledr[4]~reg0feeder_combout\ = ( aud_mono_1(20) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_aud_mono_1(20),
	combout => \ledr[4]~reg0feeder_combout\);

-- Location: FF_X45_Y15_N22
\ledr[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ledr[4]~reg0feeder_combout\,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ledr[4]~reg0_q\);

-- Location: FF_X42_Y19_N41
\ledr[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono_1(21),
	sload => VCC,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ledr[5]~reg0_q\);

-- Location: FF_X37_Y17_N37
\ledr[6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono_1(22),
	sload => VCC,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ledr[6]~reg0_q\);

-- Location: FF_X42_Y19_N43
\ledr[7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono_1(23),
	sload => VCC,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ledr[7]~reg0_q\);

-- Location: FF_X42_Y19_N22
\ledr[8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono_1(24),
	sload => VCC,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ledr[8]~reg0_q\);

-- Location: FF_X42_Y19_N25
\ledr[9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono_1(25),
	sload => VCC,
	ena => \Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ledr[9]~reg0_q\);

-- Location: MLABCELL_X34_Y15_N0
\hex~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex~0_combout\ = (!\process_0~0_combout\ & ((\process_0~2_combout\) # (\process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010101010001000101010101000100010101010100010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_process_0~0_combout\,
	datab => \ALT_INV_process_0~1_combout\,
	datad => \ALT_INV_process_0~2_combout\,
	combout => \hex~0_combout\);

-- Location: MLABCELL_X34_Y15_N36
\read_addr[9]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[9]~1_combout\ = ( \process_0~3_combout\ ) # ( !\process_0~3_combout\ & ( (((\read_addr[9]~0_combout\) # (\process_0~5_combout\)) # (\process_0~2_combout\)) # (\process_0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111011111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_process_0~4_combout\,
	datab => \ALT_INV_process_0~2_combout\,
	datac => \ALT_INV_process_0~5_combout\,
	datad => \ALT_INV_read_addr[9]~0_combout\,
	dataf => \ALT_INV_process_0~3_combout\,
	combout => \read_addr[9]~1_combout\);

-- Location: FF_X34_Y15_N2
\hex[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \hex~0_combout\,
	ena => \read_addr[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hex[0]~reg0_q\);

-- Location: MLABCELL_X34_Y15_N39
\hex~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex~1_combout\ = ( !\process_0~3_combout\ & ( (!\process_0~4_combout\ & (!\process_0~2_combout\ & !\read_addr[9]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_process_0~4_combout\,
	datac => \ALT_INV_process_0~2_combout\,
	datad => \ALT_INV_read_addr[9]~0_combout\,
	dataf => \ALT_INV_process_0~3_combout\,
	combout => \hex~1_combout\);

-- Location: FF_X34_Y15_N40
\hex[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \hex~1_combout\,
	ena => \read_addr[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hex[1]~reg0_q\);

-- Location: MLABCELL_X34_Y15_N12
\hex~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex~2_combout\ = ( !\sw[8]~input_o\ & ( !\s2~q\ & ( (\sw[7]~input_o\ & (\sw[6]~input_o\ & (\sw[5]~input_o\ & \sw[9]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[7]~input_o\,
	datab => \ALT_INV_sw[6]~input_o\,
	datac => \ALT_INV_sw[5]~input_o\,
	datad => \ALT_INV_sw[9]~input_o\,
	datae => \ALT_INV_sw[8]~input_o\,
	dataf => \ALT_INV_s2~q\,
	combout => \hex~2_combout\);

-- Location: FF_X34_Y15_N13
\hex[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \hex~2_combout\,
	ena => \read_addr[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hex[2]~reg0_q\);

-- Location: MLABCELL_X34_Y15_N18
\hex~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex~3_combout\ = ( \sw[5]~input_o\ & ( \s2~q\ & ( (!\sw[7]~input_o\) # ((!\sw[9]~input_o\) # ((!\sw[8]~input_o\) # (!\sw[6]~input_o\))) ) ) ) # ( !\sw[5]~input_o\ & ( \s2~q\ ) ) # ( \sw[5]~input_o\ & ( !\s2~q\ & ( (!\sw[7]~input_o\) # ((!\sw[9]~input_o\) 
-- # (!\sw[6]~input_o\)) ) ) ) # ( !\sw[5]~input_o\ & ( !\s2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111110111011111111111111111111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[7]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_sw[8]~input_o\,
	datad => \ALT_INV_sw[6]~input_o\,
	datae => \ALT_INV_sw[5]~input_o\,
	dataf => \ALT_INV_s2~q\,
	combout => \hex~3_combout\);

-- Location: FF_X34_Y15_N19
\hex[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \hex~3_combout\,
	ena => \read_addr[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hex[4]~reg0_q\);

-- Location: MLABCELL_X34_Y15_N3
\hex~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex~4_combout\ = ( \process_0~4_combout\ & ( !\process_0~0_combout\ ) ) # ( !\process_0~4_combout\ & ( (!\process_0~0_combout\ & ((\process_0~3_combout\) # (\process_0~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000101010001010100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_process_0~0_combout\,
	datab => \ALT_INV_process_0~1_combout\,
	datac => \ALT_INV_process_0~3_combout\,
	dataf => \ALT_INV_process_0~4_combout\,
	combout => \hex~4_combout\);

-- Location: FF_X34_Y15_N4
\hex[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \hex~4_combout\,
	ena => \read_addr[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hex[5]~reg0_q\);

-- Location: MLABCELL_X28_Y20_N42
\hex~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex~5_combout\ = ( \hex[6]~reg0_q\ & ( \process_0~5_combout\ & ( \read_addr[9]~0_combout\ ) ) ) # ( !\hex[6]~reg0_q\ & ( \process_0~5_combout\ & ( \read_addr[9]~0_combout\ ) ) ) # ( \hex[6]~reg0_q\ & ( !\process_0~5_combout\ & ( ((!\process_0~3_combout\ 
-- & (!\process_0~4_combout\ & !\process_0~2_combout\))) # (\read_addr[9]~0_combout\) ) ) ) # ( !\hex[6]~reg0_q\ & ( !\process_0~5_combout\ & ( \read_addr[9]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011101100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_process_0~3_combout\,
	datab => \ALT_INV_read_addr[9]~0_combout\,
	datac => \ALT_INV_process_0~4_combout\,
	datad => \ALT_INV_process_0~2_combout\,
	datae => \ALT_INV_hex[6]~reg0_q\,
	dataf => \ALT_INV_process_0~5_combout\,
	combout => \hex~5_combout\);

-- Location: FF_X28_Y20_N43
\hex[6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \hex~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hex[6]~reg0_q\);

-- Location: LABCELL_X27_Y20_N54
\WM8731|i2c_clk_en~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_clk_en~0_combout\ = ( \WM8731|i2c_fsm.st4~q\ ) # ( !\WM8731|i2c_fsm.st4~q\ & ( ((!\WM8731|i2c_fsm.st0~q\) # ((!\WM8731|clk_en~q\) # (\WM8731|i2c_fsm.st6~q\))) # (\WM8731|i2c_fsm.st1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111011111111111111101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_i2c_fsm.st1~q\,
	datab => \WM8731|ALT_INV_i2c_fsm.st0~q\,
	datac => \WM8731|ALT_INV_i2c_fsm.st6~q\,
	datad => \WM8731|ALT_INV_clk_en~q\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st4~q\,
	combout => \WM8731|i2c_clk_en~0_combout\);

-- Location: MLABCELL_X28_Y20_N6
\WM8731|i2c_clk_en~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_clk_en~1_combout\ = ( !\WM8731|WideNor0~combout\ & ( (!\WM8731|clk_en~q\ & (((\WM8731|i2c_clk_en~0_combout\ & (\WM8731|i2c_clk_en~q\))))) # (\WM8731|clk_en~q\ & ((((\WM8731|i2c_clk_en~0_combout\ & \WM8731|i2c_clk_en~q\)) # 
-- (\WM8731|i2c_fsm.st2~q\)))) ) ) # ( \WM8731|WideNor0~combout\ & ( (!\WM8731|i2c_clk_en~q\ & (\WM8731|clk_en~q\ & (((\WM8731|i2c_fsm.st2~q\))))) # (\WM8731|i2c_clk_en~q\ & ((!\FPGA_I2C_SDAT~input_o\) # ((!\WM8731|ack_en~q\) # ((\WM8731|clk_en~q\ & 
-- \WM8731|i2c_fsm.st2~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000001111110001010101010111110101010111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_en~q\,
	datab => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datac => \WM8731|ALT_INV_ack_en~q\,
	datad => \WM8731|ALT_INV_i2c_clk_en~q\,
	datae => \WM8731|ALT_INV_WideNor0~combout\,
	dataf => \WM8731|ALT_INV_i2c_fsm.st2~q\,
	datag => \WM8731|ALT_INV_i2c_clk_en~0_combout\,
	combout => \WM8731|i2c_clk_en~1_combout\);

-- Location: FF_X28_Y20_N8
\WM8731|i2c_clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_clk_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_clk_en~q\);

-- Location: LABCELL_X29_Y20_N0
\WM8731|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|LessThan1~1_combout\ = ( !\WM8731|clk_prs\(8) & ( \WM8731|clk_prs\(0) & ( (!\WM8731|clk_prs[7]~DUPLICATE_q\ & ((!\WM8731|clk_prs\(2)) # (!\WM8731|LessThan1~0_combout\))) ) ) ) # ( !\WM8731|clk_prs\(8) & ( !\WM8731|clk_prs\(0) & ( 
-- (!\WM8731|clk_prs[7]~DUPLICATE_q\ & ((!\WM8731|clk_prs\(2)) # ((!\WM8731|clk_prs\(1)) # (!\WM8731|LessThan1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001000000000000000000011001100100010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \WM8731|ALT_INV_clk_prs\(2),
	datab => \WM8731|ALT_INV_clk_prs[7]~DUPLICATE_q\,
	datac => \WM8731|ALT_INV_clk_prs\(1),
	datad => \WM8731|ALT_INV_LessThan1~0_combout\,
	datae => \WM8731|ALT_INV_clk_prs\(8),
	dataf => \WM8731|ALT_INV_clk_prs\(0),
	combout => \WM8731|LessThan1~1_combout\);

-- Location: FF_X29_Y20_N2
\WM8731|clk_i2c\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|clk_i2c~q\);

-- Location: MLABCELL_X28_Y20_N48
\WM8731|i2c_scl~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WM8731|i2c_scl~0_combout\ = (!\WM8731|i2c_clk_en~q\) # (\WM8731|clk_i2c~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111110011001111111111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \WM8731|ALT_INV_i2c_clk_en~q\,
	datad => \WM8731|ALT_INV_clk_i2c~q\,
	combout => \WM8731|i2c_scl~0_combout\);

-- Location: FF_X28_Y20_N49
\WM8731|i2c_scl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \WM8731|i2c_scl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \WM8731|i2c_scl~q\);

-- Location: IOIBUF_X8_Y81_N1
\AUD_ADCDAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_ADCDAT,
	o => \AUD_ADCDAT~input_o\);

-- Location: IOIBUF_X16_Y0_N1
\sw[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(1),
	o => \sw[1]~input_o\);

-- Location: IOIBUF_X8_Y0_N35
\sw[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(2),
	o => \sw[2]~input_o\);

-- Location: IOIBUF_X4_Y0_N52
\sw[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(3),
	o => \sw[3]~input_o\);

-- Location: IOIBUF_X2_Y0_N41
\sw[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(4),
	o => \sw[4]~input_o\);


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


