pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_set_irq master 0 irq 7 level 0
pic_set_irq master 1 irq 2 level 0
pic_ioport_write master 1 addr 0x1 val 0xff
pic_ioport_write master 0 addr 0x1 val 0xff
pic_set_irq master 1 irq 2 level 0
pic_ioport_write master 1 addr 0x0 val 0x0
pic_ioport_write master 0 addr 0x0 val 0x0
pic_ioport_write master 1 addr 0x1 val 0x20
pic_update_irq master 1 imr 32 irr 16 padd 0
pic_ioport_write master 0 addr 0x1 val 0x28
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 32 irr 16 padd 0
pic_ioport_write master 1 addr 0x1 val 0x4
pic_update_irq master 1 imr 4 irr 16 padd 0
pic_ioport_write master 0 addr 0x1 val 0x2
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 4 irr 16 padd 0
pic_ioport_write master 1 addr 0x1 val 0x1
pic_update_irq master 1 imr 1 irr 16 padd 0
pic_ioport_write master 0 addr 0x1 val 0x1
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 1 irr 16 padd 0
pic_ioport_write master 1 addr 0x1 val 0x0
pic_update_irq master 1 imr 0 irr 16 padd 0
pic_ioport_write master 0 addr 0x1 val 0x0
pic_set_irq master 1 irq 2 level 0
pic_update_irq master 1 imr 0 irr 16 padd 0
pic_interrupt irq 4 intno 12
Servicing hardware INT=0x0c
     0: v=0c e=0000 i=0 cpl=0 IP=0008:002001a8 pc=002001a8 SP=0010:00209c38 env->regs[R_EAX]=0000002f
EAX=0000002f EBX=00010000 ECX=00000000 EDX=00000080
ESI=00000000 EDI=00000000 EBP=00209c50 ESP=00209c38
EIP=002001a8 EFL=00000212 [----A--] CPL=0 II=0 A20=1 SMM=0 HLT=0
ES =0010 00000000 ffffffff 00cf9300 DPL=0 DS   [-WA]
CS =0008 00000000 ffffffff 00cf9a00 DPL=0 CS32 [-R-]
SS =0010 00000000 ffffffff 00cf9300 DPL=0 DS   [-WA]
DS =0010 00000000 ffffffff 00cf9300 DPL=0 DS   [-WA]
FS =0010 00000000 ffffffff 00cf9300 DPL=0 DS   [-WA]
GS =0010 00000000 ffffffff 00cf9300 DPL=0 DS   [-WA]
LDT=0000 00000000 0000ffff 00008200 DPL=0 LDT
TR =0000 00000000 0000ffff 00008b00 DPL=0 TSS32-busy
GDT=     00203008 00000017
IDT=     00205460 000007ff
CR0=00000011 CR2=00000000 CR3=00000000 CR4=00000000
DR0=00000000 DR1=00000000 DR2=00000000 DR3=00000000 
DR6=ffff0ff0 DR7=00000400
CCS=00000010 CCD=00000001 CCO=EFLAGS
EFER=0000000000000000
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_update_irq master 1 imr 0 irr 1 padd 0
pic_interrupt irq 0 intno 8
Servicing hardware INT=0x08
     1: v=08 e=0000 i=0 cpl=0 IP=0008:00200d57 pc=00200d57 SP=0010:00209b04 env->regs[R_EAX]=00000720
EAX=00000720 EBX=000b8200 ECX=000b8000 EDX=00000700
ESI=00000212 EDI=00000010 EBP=00209b28 ESP=00209b04
EIP=00200d57 EFL=00000212 [----A--] CPL=0 II=0 A20=1 SMM=0 HLT=0
ES =0010 00000000 ffffffff 00cf9300 DPL=0 DS   [-WA]
CS =0008 00000000 ffffffff 00cf9a00 DPL=0 CS32 [-R-]
SS =0010 00000000 ffffffff 00cf9300 DPL=0 DS   [-WA]
DS =0010 00000000 ffffffff 00cf9300 DPL=0 DS   [-WA]
FS =0010 00000000 ffffffff 00cf9300 DPL=0 DS   [-WA]
GS =0010 00000000 ffffffff 00cf9300 DPL=0 DS   [-WA]
LDT=0000 00000000 0000ffff 00008200 DPL=0 LDT
TR =0000 00000000 0000ffff 00008b00 DPL=0 TSS32-busy
GDT=     00203008 00000017
IDT=     00205460 000007ff
CR0=00000011 CR2=00000000 CR3=00000000 CR4=00000000
DR0=00000000 DR1=00000000 DR2=00000000 DR3=00000000 
DR6=ffff0ff0 DR7=00000400
CCS=00000010 CCD=00209b04 CCO=EFLAGS
EFER=0000000000000000
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
pic_set_irq master 1 irq 0 level 0
pic_set_irq master 1 irq 0 level 1
