#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Nov  7 11:12:07 2023
# Process ID: 4556
# Current directory: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1
# Command line: vivado.exe -log energy_detection_fixed_th.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source energy_detection_fixed_th.tcl -notrace
# Log file: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.vdi
# Journal file: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source energy_detection_fixed_th.tcl -notrace
Command: link_design -top energy_detection_fixed_th -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_0_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'vio_0_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/accumulator/accumulator.dcp' for cell 'energy_detection_module_inst/datapath_unit_ed_inst/accumulator_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/counter_mod_10/counter_mod_10.dcp' for cell 'energy_detection_module_inst/datapath_unit_ed_inst/counter_mod_10_inst_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/fifo/fifo.dcp' for cell 'energy_detection_module_inst/datapath_unit_ed_inst/fifo_inst_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/rom_32x1024/rom_32x1024.dcp' for cell 'fft_t_inst/rom_32x1024_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/xfft_0/xfft_0.dcp' for cell 'fft_t_inst/xfft_0_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/adder/adder.dcp' for cell 'square_mag_inst/adder_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/multiplier/multiplier.dcp' for cell 'square_mag_inst/multiplier_inst_0'
INFO: [Netlist 29-17] Analyzing 1641 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_0_inst UUID: d8923df3-e0ca-58ef-8f94-7de50e816f31 
INFO: [Chipscope 16-324] Core: vio_0_inst UUID: e7ff0c21-2432-5e10-a2c1-ded3bcfa7191 
Parsing XDC File [f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/fifo/fifo.xdc] for cell 'energy_detection_module_inst/datapath_unit_ed_inst/fifo_inst_0/U0'
Finished Parsing XDC File [f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/fifo/fifo.xdc] for cell 'energy_detection_module_inst/datapath_unit_ed_inst/fifo_inst_0/U0'
Parsing XDC File [f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/fifo/fifo.xdc] for cell 'energy_detection_module_inst/datapath_unit_ed_inst/fifo_inst_1/U0'
Finished Parsing XDC File [f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/fifo/fifo.xdc] for cell 'energy_detection_module_inst/datapath_unit_ed_inst/fifo_inst_1/U0'
Parsing XDC File [f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_0_inst/inst'
Finished Parsing XDC File [f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_0_inst/inst'
Parsing XDC File [f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_0_inst/inst'
Finished Parsing XDC File [f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_0_inst/inst'
Parsing XDC File [f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio_0_inst'
Finished Parsing XDC File [f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio_0_inst'
Parsing XDC File [F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/constrs_1/new/energy_detection_fixed_th.xdc]
Finished Parsing XDC File [F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/constrs_1/new/energy_detection_fixed_th.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 676 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 612 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 716.773 ; gain = 438.527
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 723.754 ; gain = 6.980
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Netlist 29-17] Analyzing 977 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1281.641 ; gain = 0.082
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1fdfcea1b

Time (s): cpu = 00:00:01 ; elapsed = 00:01:54 . Memory (MB): peak = 1281.641 ; gain = 23.801

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1d4bfa91b

Time (s): cpu = 00:00:01 ; elapsed = 00:01:57 . Memory (MB): peak = 1281.641 ; gain = 23.801
INFO: [Opt 31-389] Phase Retarget created 212 cells and removed 298 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 18abf2d1d

Time (s): cpu = 00:00:02 ; elapsed = 00:01:57 . Memory (MB): peak = 1281.641 ; gain = 23.801
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 34 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1e9033905

Time (s): cpu = 00:00:02 ; elapsed = 00:01:58 . Memory (MB): peak = 1281.641 ; gain = 23.801
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 132 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1e9033905

Time (s): cpu = 00:00:02 ; elapsed = 00:01:59 . Memory (MB): peak = 1281.641 ; gain = 23.801
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1f374a703

Time (s): cpu = 00:00:02 ; elapsed = 00:02:00 . Memory (MB): peak = 1281.641 ; gain = 23.801
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 3 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1281.641 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 126790d52

Time (s): cpu = 00:00:02 ; elapsed = 00:02:00 . Memory (MB): peak = 1281.641 ; gain = 23.801

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.405 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 17 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 17 newly gated: 0 Total Ports: 34
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: c0a34e48

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 1612.047 ; gain = 0.000
Ending Power Optimization Task | Checksum: c0a34e48

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1612.047 ; gain = 330.406
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:02:28 . Memory (MB): peak = 1612.047 ; gain = 895.273
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1612.047 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1612.047 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file energy_detection_fixed_th_drc_opted.rpt -pb energy_detection_fixed_th_drc_opted.pb -rpx energy_detection_fixed_th_drc_opted.rpx
Command: report_drc -file energy_detection_fixed_th_drc_opted.rpt -pb energy_detection_fixed_th_drc_opted.pb -rpx energy_detection_fixed_th_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1612.047 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b618ee9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1612.047 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10c088171

Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 148c34f25

Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 148c34f25

Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1612.047 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 148c34f25

Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 19ba13391

Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19ba13391

Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c5771813

Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bcd64406

Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fb5ce104

Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a3651dd6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13d5f1ca8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2061ffba7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 1612.047 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2061ffba7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19d8840c6

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-33] Processed net fft_t_inst/xfft_0_inst/U0/i_synth/axi_wrapper/ce_w2c, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19d8840c6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1612.047 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.154. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: fe22cb58

Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1612.047 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: fe22cb58

Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fe22cb58

Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: fe22cb58

Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 15cde5ec5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 1612.047 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15cde5ec5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 1612.047 ; gain = 0.000
Ending Placer Task | Checksum: 12cbdf628

Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 1612.047 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 1612.047 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1612.047 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1612.047 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file energy_detection_fixed_th_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1612.047 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file energy_detection_fixed_th_utilization_placed.rpt -pb energy_detection_fixed_th_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 1612.047 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file energy_detection_fixed_th_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1612.047 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 85874a80 ConstDB: 0 ShapeSum: a736aba8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13f695dc8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 1612.047 ; gain = 0.000
Post Restoration Checksum: NetGraph: b80117f4 NumContArr: 876845d4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13f695dc8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13f695dc8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13f695dc8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 1612.047 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 195bb17be

Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 1612.047 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.163  | TNS=0.000  | WHS=-0.333 | THS=-438.326|

Phase 2 Router Initialization | Checksum: 1a6aec972

Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: eaba3629

Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1151
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.773  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c4f4cac5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.773  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10ab7befb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.775  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 150829772

Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 1612.047 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 150829772

Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 150829772

Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 150829772

Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 1612.047 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 150829772

Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17fc88fe2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 1612.047 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.890  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20200f4a3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 1612.047 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 20200f4a3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.4848 %
  Global Horizontal Routing Utilization  = 9.27826 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1bc6eee15

Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bc6eee15

Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13b19043f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1612.047 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.890  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13b19043f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1612.047 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1612.047 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 1612.047 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1612.047 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1612.047 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file energy_detection_fixed_th_drc_routed.rpt -pb energy_detection_fixed_th_drc_routed.pb -rpx energy_detection_fixed_th_drc_routed.rpx
Command: report_drc -file energy_detection_fixed_th_drc_routed.rpt -pb energy_detection_fixed_th_drc_routed.pb -rpx energy_detection_fixed_th_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file energy_detection_fixed_th_methodology_drc_routed.rpt -pb energy_detection_fixed_th_methodology_drc_routed.pb -rpx energy_detection_fixed_th_methodology_drc_routed.rpx
Command: report_methodology -file energy_detection_fixed_th_methodology_drc_routed.rpt -pb energy_detection_fixed_th_methodology_drc_routed.pb -rpx energy_detection_fixed_th_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1612.047 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file energy_detection_fixed_th_power_routed.rpt -pb energy_detection_fixed_th_power_summary_routed.pb -rpx energy_detection_fixed_th_power_routed.rpx
Command: report_power -file energy_detection_fixed_th_power_routed.rpt -pb energy_detection_fixed_th_power_summary_routed.pb -rpx energy_detection_fixed_th_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1634.836 ; gain = 22.789
INFO: [runtcl-4] Executing : report_route_status -file energy_detection_fixed_th_route_status.rpt -pb energy_detection_fixed_th_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file energy_detection_fixed_th_timing_summary_routed.rpt -rpx energy_detection_fixed_th_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file energy_detection_fixed_th_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file energy_detection_fixed_th_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Tue Nov  7 11:17:24 2023...
