<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `library/core/src/../../stdarch/crates/core_arch/src/x86_64/xsave.rs`."><title>xsave.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../../../../../static.files/rustdoc-0bd2dfd4.css"><meta name="rustdoc-vars" data-root-path="../../../../../../../" data-static-root-path="../../../../../../../static.files/" data-current-crate="core" data-themes="" data-resource-suffix="1.95.0" data-rustdoc-version="1.95.0-nightly (e96bb7e44 2026-01-27)" data-channel="nightly" data-search-js="search-86d08462.js" data-stringdex-js="stringdex-b897f86f.js" data-settings-js="settings-170eb4bf.js" ><script src="../../../../../../../static.files/storage-f9617a14.js"></script><script defer src="../../../../../../../static.files/src-script-813739b1.js"></script><script defer src="../../../../../../../src-files1.95.0.js"></script><script defer src="../../../../../../../static.files/main-12f88f4f.js"></script><noscript><link rel="stylesheet" href="../../../../../../../static.files/noscript-ffcac47a.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../../../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><a class="skip-main-content" href="#main-content">Skip to main content</a><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content" tabindex="-1"><div class="main-heading"><h1><div class="sub-heading">core/stdarch/crates/core_arch/src/x86_64/</div>xsave.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! `x86_64`'s `xsave` and `xsaveopt` target feature intrinsics
<a href=#2 id=2 data-nosnippet>2</a>
<a href=#3 id=3 data-nosnippet>3</a></span><span class="attr">#![allow(clippy::module_name_repetitions)]
<a href=#4 id=4 data-nosnippet>4</a>
<a href=#5 id=5 data-nosnippet>5</a>#[cfg(test)]
<a href=#6 id=6 data-nosnippet>6</a></span><span class="kw">use </span>stdarch_test::assert_instr;
<a href=#7 id=7 data-nosnippet>7</a>
<a href=#8 id=8 data-nosnippet>8</a><span class="attr">#[allow(improper_ctypes)]
<a href=#9 id=9 data-nosnippet>9</a></span><span class="kw">unsafe extern </span><span class="string">"C" </span>{
<a href=#10 id=10 data-nosnippet>10</a>    <span class="attr">#[link_name = <span class="string">"llvm.x86.xsave64"</span>]
<a href=#11 id=11 data-nosnippet>11</a>    </span><span class="kw">fn </span>xsave64(p: <span class="kw-2">*mut </span>u8, hi: u32, lo: u32);
<a href=#12 id=12 data-nosnippet>12</a>    <span class="attr">#[link_name = <span class="string">"llvm.x86.xrstor64"</span>]
<a href=#13 id=13 data-nosnippet>13</a>    </span><span class="kw">fn </span>xrstor64(p: <span class="kw-2">*const </span>u8, hi: u32, lo: u32);
<a href=#14 id=14 data-nosnippet>14</a>    <span class="attr">#[link_name = <span class="string">"llvm.x86.xsaveopt64"</span>]
<a href=#15 id=15 data-nosnippet>15</a>    </span><span class="kw">fn </span>xsaveopt64(p: <span class="kw-2">*mut </span>u8, hi: u32, lo: u32);
<a href=#16 id=16 data-nosnippet>16</a>    <span class="attr">#[link_name = <span class="string">"llvm.x86.xsavec64"</span>]
<a href=#17 id=17 data-nosnippet>17</a>    </span><span class="kw">fn </span>xsavec64(p: <span class="kw-2">*mut </span>u8, hi: u32, lo: u32);
<a href=#18 id=18 data-nosnippet>18</a>    <span class="attr">#[link_name = <span class="string">"llvm.x86.xsaves64"</span>]
<a href=#19 id=19 data-nosnippet>19</a>    </span><span class="kw">fn </span>xsaves64(p: <span class="kw-2">*mut </span>u8, hi: u32, lo: u32);
<a href=#20 id=20 data-nosnippet>20</a>    <span class="attr">#[link_name = <span class="string">"llvm.x86.xrstors64"</span>]
<a href=#21 id=21 data-nosnippet>21</a>    </span><span class="kw">fn </span>xrstors64(p: <span class="kw-2">*const </span>u8, hi: u32, lo: u32);
<a href=#22 id=22 data-nosnippet>22</a>}
<a href=#23 id=23 data-nosnippet>23</a>
<a href=#24 id=24 data-nosnippet>24</a><span class="doccomment">/// Performs a full or partial save of the enabled processor states to memory at
<a href=#25 id=25 data-nosnippet>25</a>/// `mem_addr`.
<a href=#26 id=26 data-nosnippet>26</a>///
<a href=#27 id=27 data-nosnippet>27</a>/// State is saved based on bits `[62:0]` in `save_mask` and XCR0.
<a href=#28 id=28 data-nosnippet>28</a>/// `mem_addr` must be aligned on a 64-byte boundary.
<a href=#29 id=29 data-nosnippet>29</a>///
<a href=#30 id=30 data-nosnippet>30</a>/// The format of the XSAVE area is detailed in Section 13.4, “XSAVE Area,” of
<a href=#31 id=31 data-nosnippet>31</a>/// Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1.
<a href=#32 id=32 data-nosnippet>32</a>///
<a href=#33 id=33 data-nosnippet>33</a>/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_xsave64)
<a href=#34 id=34 data-nosnippet>34</a></span><span class="attr">#[inline]
<a href=#35 id=35 data-nosnippet>35</a>#[target_feature(enable = <span class="string">"xsave"</span>)]
<a href=#36 id=36 data-nosnippet>36</a>#[cfg_attr(test, assert_instr(xsave64))]
<a href=#37 id=37 data-nosnippet>37</a>#[stable(feature = <span class="string">"simd_x86"</span>, since = <span class="string">"1.27.0"</span>)]
<a href=#38 id=38 data-nosnippet>38</a></span><span class="kw">pub unsafe fn </span>_xsave64(mem_addr: <span class="kw-2">*mut </span>u8, save_mask: u64) {
<a href=#39 id=39 data-nosnippet>39</a>    xsave64(mem_addr, (save_mask &gt;&gt; <span class="number">32</span>) <span class="kw">as </span>u32, save_mask <span class="kw">as </span>u32);
<a href=#40 id=40 data-nosnippet>40</a>}
<a href=#41 id=41 data-nosnippet>41</a>
<a href=#42 id=42 data-nosnippet>42</a><span class="doccomment">/// Performs a full or partial restore of the enabled processor states using
<a href=#43 id=43 data-nosnippet>43</a>/// the state information stored in memory at `mem_addr`.
<a href=#44 id=44 data-nosnippet>44</a>///
<a href=#45 id=45 data-nosnippet>45</a>/// State is restored based on bits `[62:0]` in `rs_mask`, `XCR0`, and
<a href=#46 id=46 data-nosnippet>46</a>/// `mem_addr.HEADER.XSTATE_BV`. `mem_addr` must be aligned on a 64-byte
<a href=#47 id=47 data-nosnippet>47</a>/// boundary.
<a href=#48 id=48 data-nosnippet>48</a>///
<a href=#49 id=49 data-nosnippet>49</a>/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_xrstor64)
<a href=#50 id=50 data-nosnippet>50</a></span><span class="attr">#[inline]
<a href=#51 id=51 data-nosnippet>51</a>#[target_feature(enable = <span class="string">"xsave"</span>)]
<a href=#52 id=52 data-nosnippet>52</a>#[cfg_attr(test, assert_instr(xrstor64))]
<a href=#53 id=53 data-nosnippet>53</a>#[stable(feature = <span class="string">"simd_x86"</span>, since = <span class="string">"1.27.0"</span>)]
<a href=#54 id=54 data-nosnippet>54</a></span><span class="kw">pub unsafe fn </span>_xrstor64(mem_addr: <span class="kw-2">*const </span>u8, rs_mask: u64) {
<a href=#55 id=55 data-nosnippet>55</a>    xrstor64(mem_addr, (rs_mask &gt;&gt; <span class="number">32</span>) <span class="kw">as </span>u32, rs_mask <span class="kw">as </span>u32);
<a href=#56 id=56 data-nosnippet>56</a>}
<a href=#57 id=57 data-nosnippet>57</a>
<a href=#58 id=58 data-nosnippet>58</a><span class="doccomment">/// Performs a full or partial save of the enabled processor states to memory at
<a href=#59 id=59 data-nosnippet>59</a>/// `mem_addr`.
<a href=#60 id=60 data-nosnippet>60</a>///
<a href=#61 id=61 data-nosnippet>61</a>/// State is saved based on bits `[62:0]` in `save_mask` and `XCR0`.
<a href=#62 id=62 data-nosnippet>62</a>/// `mem_addr` must be aligned on a 64-byte boundary. The hardware may optimize
<a href=#63 id=63 data-nosnippet>63</a>/// the manner in which data is saved. The performance of this instruction will
<a href=#64 id=64 data-nosnippet>64</a>/// be equal to or better than using the `XSAVE64` instruction.
<a href=#65 id=65 data-nosnippet>65</a>///
<a href=#66 id=66 data-nosnippet>66</a>/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_xsaveopt64)
<a href=#67 id=67 data-nosnippet>67</a></span><span class="attr">#[inline]
<a href=#68 id=68 data-nosnippet>68</a>#[target_feature(enable = <span class="string">"xsave,xsaveopt"</span>)]
<a href=#69 id=69 data-nosnippet>69</a>#[cfg_attr(test, assert_instr(xsaveopt64))]
<a href=#70 id=70 data-nosnippet>70</a>#[stable(feature = <span class="string">"simd_x86"</span>, since = <span class="string">"1.27.0"</span>)]
<a href=#71 id=71 data-nosnippet>71</a></span><span class="kw">pub unsafe fn </span>_xsaveopt64(mem_addr: <span class="kw-2">*mut </span>u8, save_mask: u64) {
<a href=#72 id=72 data-nosnippet>72</a>    xsaveopt64(mem_addr, (save_mask &gt;&gt; <span class="number">32</span>) <span class="kw">as </span>u32, save_mask <span class="kw">as </span>u32);
<a href=#73 id=73 data-nosnippet>73</a>}
<a href=#74 id=74 data-nosnippet>74</a>
<a href=#75 id=75 data-nosnippet>75</a><span class="doccomment">/// Performs a full or partial save of the enabled processor states to memory
<a href=#76 id=76 data-nosnippet>76</a>/// at `mem_addr`.
<a href=#77 id=77 data-nosnippet>77</a>///
<a href=#78 id=78 data-nosnippet>78</a>/// `xsavec` differs from `xsave` in that it uses compaction and that it may
<a href=#79 id=79 data-nosnippet>79</a>/// use init optimization. State is saved based on bits `[62:0]` in `save_mask`
<a href=#80 id=80 data-nosnippet>80</a>/// and `XCR0`. `mem_addr` must be aligned on a 64-byte boundary.
<a href=#81 id=81 data-nosnippet>81</a>///
<a href=#82 id=82 data-nosnippet>82</a>/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_xsavec64)
<a href=#83 id=83 data-nosnippet>83</a></span><span class="attr">#[inline]
<a href=#84 id=84 data-nosnippet>84</a>#[target_feature(enable = <span class="string">"xsave,xsavec"</span>)]
<a href=#85 id=85 data-nosnippet>85</a>#[cfg_attr(test, assert_instr(xsavec64))]
<a href=#86 id=86 data-nosnippet>86</a>#[stable(feature = <span class="string">"simd_x86"</span>, since = <span class="string">"1.27.0"</span>)]
<a href=#87 id=87 data-nosnippet>87</a></span><span class="kw">pub unsafe fn </span>_xsavec64(mem_addr: <span class="kw-2">*mut </span>u8, save_mask: u64) {
<a href=#88 id=88 data-nosnippet>88</a>    xsavec64(mem_addr, (save_mask &gt;&gt; <span class="number">32</span>) <span class="kw">as </span>u32, save_mask <span class="kw">as </span>u32);
<a href=#89 id=89 data-nosnippet>89</a>}
<a href=#90 id=90 data-nosnippet>90</a>
<a href=#91 id=91 data-nosnippet>91</a><span class="doccomment">/// Performs a full or partial save of the enabled processor states to memory at
<a href=#92 id=92 data-nosnippet>92</a>/// `mem_addr`
<a href=#93 id=93 data-nosnippet>93</a>///
<a href=#94 id=94 data-nosnippet>94</a>/// `xsaves` differs from xsave in that it can save state components
<a href=#95 id=95 data-nosnippet>95</a>/// corresponding to bits set in `IA32_XSS` `MSR` and that it may use the
<a href=#96 id=96 data-nosnippet>96</a>/// modified optimization. State is saved based on bits `[62:0]` in `save_mask`
<a href=#97 id=97 data-nosnippet>97</a>/// and `XCR0`. `mem_addr` must be aligned on a 64-byte boundary.
<a href=#98 id=98 data-nosnippet>98</a>///
<a href=#99 id=99 data-nosnippet>99</a>/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_xsaves64)
<a href=#100 id=100 data-nosnippet>100</a></span><span class="attr">#[inline]
<a href=#101 id=101 data-nosnippet>101</a>#[target_feature(enable = <span class="string">"xsave,xsaves"</span>)]
<a href=#102 id=102 data-nosnippet>102</a>#[cfg_attr(test, assert_instr(xsaves64))]
<a href=#103 id=103 data-nosnippet>103</a>#[stable(feature = <span class="string">"simd_x86"</span>, since = <span class="string">"1.27.0"</span>)]
<a href=#104 id=104 data-nosnippet>104</a></span><span class="kw">pub unsafe fn </span>_xsaves64(mem_addr: <span class="kw-2">*mut </span>u8, save_mask: u64) {
<a href=#105 id=105 data-nosnippet>105</a>    xsaves64(mem_addr, (save_mask &gt;&gt; <span class="number">32</span>) <span class="kw">as </span>u32, save_mask <span class="kw">as </span>u32);
<a href=#106 id=106 data-nosnippet>106</a>}
<a href=#107 id=107 data-nosnippet>107</a>
<a href=#108 id=108 data-nosnippet>108</a><span class="doccomment">/// Performs a full or partial restore of the enabled processor states using the
<a href=#109 id=109 data-nosnippet>109</a>/// state information stored in memory at `mem_addr`.
<a href=#110 id=110 data-nosnippet>110</a>///
<a href=#111 id=111 data-nosnippet>111</a>/// `xrstors` differs from `xrstor` in that it can restore state components
<a href=#112 id=112 data-nosnippet>112</a>/// corresponding to bits set in the `IA32_XSS` `MSR`; `xrstors` cannot restore
<a href=#113 id=113 data-nosnippet>113</a>/// from an `xsave` area in which the extended region is in the standard form.
<a href=#114 id=114 data-nosnippet>114</a>/// State is restored based on bits `[62:0]` in `rs_mask`, `XCR0`, and
<a href=#115 id=115 data-nosnippet>115</a>/// `mem_addr.HEADER.XSTATE_BV`. `mem_addr` must be aligned on a 64-byte
<a href=#116 id=116 data-nosnippet>116</a>/// boundary.
<a href=#117 id=117 data-nosnippet>117</a>///
<a href=#118 id=118 data-nosnippet>118</a>/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_xrstors64)
<a href=#119 id=119 data-nosnippet>119</a></span><span class="attr">#[inline]
<a href=#120 id=120 data-nosnippet>120</a>#[target_feature(enable = <span class="string">"xsave,xsaves"</span>)]
<a href=#121 id=121 data-nosnippet>121</a>#[cfg_attr(test, assert_instr(xrstors64))]
<a href=#122 id=122 data-nosnippet>122</a>#[stable(feature = <span class="string">"simd_x86"</span>, since = <span class="string">"1.27.0"</span>)]
<a href=#123 id=123 data-nosnippet>123</a></span><span class="kw">pub unsafe fn </span>_xrstors64(mem_addr: <span class="kw-2">*const </span>u8, rs_mask: u64) {
<a href=#124 id=124 data-nosnippet>124</a>    xrstors64(mem_addr, (rs_mask &gt;&gt; <span class="number">32</span>) <span class="kw">as </span>u32, rs_mask <span class="kw">as </span>u32);
<a href=#125 id=125 data-nosnippet>125</a>}
<a href=#126 id=126 data-nosnippet>126</a>
<a href=#127 id=127 data-nosnippet>127</a><span class="attr">#[cfg(test)]
<a href=#128 id=128 data-nosnippet>128</a></span><span class="kw">mod </span>tests {
<a href=#129 id=129 data-nosnippet>129</a>    <span class="kw">use </span><span class="kw">crate</span>::core_arch::x86::<span class="kw-2">*</span>;
<a href=#130 id=130 data-nosnippet>130</a>    <span class="kw">use </span><span class="kw">crate</span>::core_arch::x86_64::<span class="kw-2">*</span>;
<a href=#131 id=131 data-nosnippet>131</a>    <span class="kw">use </span>stdarch_test::simd_test;
<a href=#132 id=132 data-nosnippet>132</a>
<a href=#133 id=133 data-nosnippet>133</a>    <span class="attr">#[simd_test(enable = <span class="string">"xsave"</span>)]
<a href=#134 id=134 data-nosnippet>134</a>    #[cfg_attr(miri, ignore)] </span><span class="comment">// Register saving/restoring is not supported in Miri
<a href=#135 id=135 data-nosnippet>135</a>    </span><span class="kw">unsafe fn </span>test_xsave64() {
<a href=#136 id=136 data-nosnippet>136</a>        <span class="kw">let </span>m = <span class="number">0xFFFFFFFFFFFFFFFF_u64</span>; <span class="comment">//&lt; all registers
<a href=#137 id=137 data-nosnippet>137</a>        </span><span class="kw">let </span><span class="kw-2">mut </span>a = XsaveArea::new();
<a href=#138 id=138 data-nosnippet>138</a>        <span class="kw">let </span><span class="kw-2">mut </span>b = XsaveArea::new();
<a href=#139 id=139 data-nosnippet>139</a>
<a href=#140 id=140 data-nosnippet>140</a>        _xsave64(a.ptr(), m);
<a href=#141 id=141 data-nosnippet>141</a>        _xrstor64(a.ptr(), m);
<a href=#142 id=142 data-nosnippet>142</a>        _xsave64(b.ptr(), m);
<a href=#143 id=143 data-nosnippet>143</a>    }
<a href=#144 id=144 data-nosnippet>144</a>
<a href=#145 id=145 data-nosnippet>145</a>    <span class="attr">#[simd_test(enable = <span class="string">"xsave,xsaveopt"</span>)]
<a href=#146 id=146 data-nosnippet>146</a>    #[cfg_attr(miri, ignore)] </span><span class="comment">// Register saving/restoring is not supported in Miri
<a href=#147 id=147 data-nosnippet>147</a>    </span><span class="kw">unsafe fn </span>test_xsaveopt64() {
<a href=#148 id=148 data-nosnippet>148</a>        <span class="kw">let </span>m = <span class="number">0xFFFFFFFFFFFFFFFF_u64</span>; <span class="comment">//&lt; all registers
<a href=#149 id=149 data-nosnippet>149</a>        </span><span class="kw">let </span><span class="kw-2">mut </span>a = XsaveArea::new();
<a href=#150 id=150 data-nosnippet>150</a>        <span class="kw">let </span><span class="kw-2">mut </span>b = XsaveArea::new();
<a href=#151 id=151 data-nosnippet>151</a>
<a href=#152 id=152 data-nosnippet>152</a>        _xsaveopt64(a.ptr(), m);
<a href=#153 id=153 data-nosnippet>153</a>        _xrstor64(a.ptr(), m);
<a href=#154 id=154 data-nosnippet>154</a>        _xsaveopt64(b.ptr(), m);
<a href=#155 id=155 data-nosnippet>155</a>    }
<a href=#156 id=156 data-nosnippet>156</a>
<a href=#157 id=157 data-nosnippet>157</a>    <span class="attr">#[simd_test(enable = <span class="string">"xsave,xsavec"</span>)]
<a href=#158 id=158 data-nosnippet>158</a>    #[cfg_attr(miri, ignore)] </span><span class="comment">// Register saving/restoring is not supported in Miri
<a href=#159 id=159 data-nosnippet>159</a>    </span><span class="kw">unsafe fn </span>test_xsavec64() {
<a href=#160 id=160 data-nosnippet>160</a>        <span class="kw">let </span>m = <span class="number">0xFFFFFFFFFFFFFFFF_u64</span>; <span class="comment">//&lt; all registers
<a href=#161 id=161 data-nosnippet>161</a>        </span><span class="kw">let </span><span class="kw-2">mut </span>a = XsaveArea::new();
<a href=#162 id=162 data-nosnippet>162</a>        <span class="kw">let </span><span class="kw-2">mut </span>b = XsaveArea::new();
<a href=#163 id=163 data-nosnippet>163</a>
<a href=#164 id=164 data-nosnippet>164</a>        _xsavec64(a.ptr(), m);
<a href=#165 id=165 data-nosnippet>165</a>        _xrstor64(a.ptr(), m);
<a href=#166 id=166 data-nosnippet>166</a>        _xsavec64(b.ptr(), m);
<a href=#167 id=167 data-nosnippet>167</a>    }
<a href=#168 id=168 data-nosnippet>168</a>}
</code></pre></div></section></main></body></html>