<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>CIMDLLA</title><link rel="Prev" href="ciddllb.htm" title="Previous" /><link rel="Next" href="clkcntl.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/c.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pN56q2i0n1sPN_002b9wVaq_002b2OZQ" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/FPGA%20Libraries/cimdlla.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="about_library.htm#1370680">FPGA Libraries Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="alphanumeric_macro_list.htm#1370680">Alphanumeric Primitives List</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="c.htm#1370680">C</a> &gt; CIMDLLA</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1370680" class="Heading3"><span></span>CIMDLLA</h4><h5 id="ww1367276" class="Heading4"><span></span>Clock Injection Match</h5><p id="ww1367277" class="Body"><span></span>Architectures Supported:</p><div id="ww1367278" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeSC/M</div><div class="ww_skin_page_overflow"><p id="ww1367283" class="Body"><span></span><img class="Default" src="../../Reference%20Guides/FPGA%20Libraries/images/cimdlla.gif" width="100%" style="display: block; left: 0.0pt; max-height: 247px; max-width: 232px; top: 0.0pt" alt="" title="" /></p></div><p id="ww1367922" class="Body"><span></span>INPUTS: CLKI, CLKFB, RSTN, ALUHOLD, UDDCNTL, SMIADDR9, SMIADDR8, SMIADDR7, SMIADDR6, SMIADDR5, SMIADDR4, SMIADDR3, SMIADDR2, SMIADDR1, SMIADDR0, SMIRD, SMIWR, SMICLK, SMIWDATA, SMIRSTN</p><p id="ww1367285" class="Body"><span></span>OUTPUTS: CLKOP, CLKOS, LOCK, DCNTL0, DCNTL1, DCNTL2, DCNTL3, DCNTL4, DCNTL5, DCNTL6, DCNTL7, DCNTL8, SMIRDATA</p><p id="ww1367287" class="Body"><span></span>ATTRIBUTES: </p><p id="ww1373860" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026825" title="List of Primitive-Specific HDL Attributes">CLKOS_FPHASE</a></span>: 0 (default), 11, 22, 45</p><p id="ww1373861" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026769" title="List of Primitive-Specific HDL Attributes">CLKOS_DIV</a></span>: 1 (default), 2, 4</p><p id="ww1373862" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027301" title="List of Primitive-Specific HDL Attributes">GSR</a></span>: "DISABLED" (default), "ENABLED"</p><p id="ww1373863" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026434" title="List of Primitive-Specific HDL Attributes">ALU_LOCK_CNT</a></span>: integers 3~15 (default: 3)</p><p id="ww1374815" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026445" title="List of Primitive-Specific HDL Attributes">ALU_UNLOCK_CNT</a></span>: integers 3~15 (default: 3)</p><p id="ww1373864" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027290" title="List of Primitive-Specific HDL Attributes">GLITCH_TOLERANCE</a></span>: integers 0~7 (default: 0)</p><p id="ww1373866" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027897" title="List of Primitive-Specific HDL Attributes">DCNTL_ADJVAL</a></span>: integers -127~127 (default: 0)</p><p id="ww1373867" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027806" title="List of Primitive-Specific HDL Attributes">SMI_OFFSET</a></span>: 0x400~0x7FF (default: 12â€™h410)</p><p id="ww1373868" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027423" title="List of Primitive-Specific HDL Attributes">LOCK_DELAY</a></span>: integers 0~1000 (in ns) (default: 100)</p><p id="ww1373858" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026811" title="List of Primitive-Specific HDL Attributes">CLKOS_FDEL_ADJ</a></span>: "DISABLED" (default), "ENABLED"</p><p id="ww1370307" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027546" title="List of Primitive-Specific HDL Attributes">MODULE_TYPE</a></span>: "CIMDLLA"</p><p id="ww1370304" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027362" title="List of Primitive-Specific HDL Attributes">IP_TYPE</a></span>: "CIMDLLA"</p><h5 id="ww1367300" class="Heading4"><span></span>Description</h5><p id="ww1367301" class="BodyAfterHead"><span></span>CIMDLLA matches the clock injection to one delay cell. This allows other inputs to take the registered ALU outputs and negate the clock injection delay. Its features include single clock output, lock achieved starting from minimum delay, output control bits, and allowance for +/- delay on these output control bits. Its requirements include external feedback (CLKOP) only, a maximum frequency of 700MHz, a minimum frequency of100MHz, and a maximum delay compensation of 3.9ns.</p></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>