
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.074951                       # Number of seconds simulated
sim_ticks                                 74950516130                       # Number of ticks simulated
final_tick                                74950516130                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 124963                       # Simulator instruction rate (inst/s)
host_op_rate                                   148167                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              113380693                       # Simulator tick rate (ticks/s)
host_mem_usage                                1122172                       # Number of bytes of host memory used
host_seconds                                   661.05                       # Real time elapsed on the host
sim_insts                                    82607160                       # Number of instructions simulated
sim_ops                                      97945999                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  74950516130                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           70464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           26752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             101824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        70464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         70464                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1591                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             940140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             356929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher         61481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1358550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        940140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           940140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            940140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            356929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        61481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1358550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1592                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3184                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 101888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  101888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   74950496138                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  3184                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    144.272727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.978827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   135.269793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             1      0.14%      0.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          430     61.08%     61.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           89     12.64%     73.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           54      7.67%     81.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           26      3.69%     85.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           24      3.41%     88.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           16      2.27%     90.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           17      2.41%     93.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           47      6.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          704                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    172303976                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               235983976                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   15920000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     54115.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                74115.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         1.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2478                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   47079457.37                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1260210                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             662323.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3742032                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             12767040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         5223049.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         1220776.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    11460862.500000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    2160400.500000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     228540698.700000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           267037393.200001                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower              3.562849                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          74795468828                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     22306662                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      69817500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  73466304182                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    600110373                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      62923140                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    729054273                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  74950516130                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                15800054                       # Number of BP lookups
system.cpu.branchPred.condPredicted           9117401                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            138380                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9002525                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8860378                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.421032                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2290255                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              47558                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           54243                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              33554                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            20689                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          884                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  74950516130                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  74950516130                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  74950516130                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  74950516130                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                  6758                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     74950516130                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         89976611                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             238079                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       84878441                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    15800054                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11184187                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      89503679                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  290766                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  231                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1068                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          774                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  85015763                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2227                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           89889214                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.120901                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.339692                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   409292      0.46%      0.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 78202926     87.00%     87.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 11276996     12.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             89889214                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.175602                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.943339                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  6944646                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              14020375                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  62236246                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               6544911                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 143036                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              8752373                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2501                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               99105455                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                341846                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 143036                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 11693835                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  183183                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         704057                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  64027698                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              13137405                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               98638692                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                219949                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  2693                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    364                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               12771393                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 168109                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           101699102                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             451168502                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        113762949                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             101053906                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   645195                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              37350                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          37343                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6795601                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             19395730                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            15325828                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              9042                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              251                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   98326339                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               67733                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  98295853                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             76399                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          448072                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       733590                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            197                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      89889214                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.093522                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.815275                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            26063300     28.99%     28.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            29355975     32.66%     61.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            34469939     38.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        89889214                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2178336     90.19%     90.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                236827      9.81%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                54      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              63432307     64.53%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               222722      0.23%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             19391335     19.73%     84.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            15249419     15.51%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               98295853                       # Type of FU issued
system.cpu.iq.rate                           1.092460                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2415167                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.024570                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          288972450                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          98842342                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     98096879                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  36                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              100710946                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      20                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             7892                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        28383                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        86025                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           58                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 143036                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   31504                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                145678                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            98394072                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              19395730                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             15325828                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              37342                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                137595                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            214                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         131237                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         5312                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               136549                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              98107893                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              19373221                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            187960                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     34614217                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 15337719                       # Number of branches executed
system.cpu.iew.exec_stores                   15240996                       # Number of stores executed
system.cpu.iew.exec_rate                     1.090371                       # Inst execution rate
system.cpu.iew.wb_sent                       98105846                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      98096895                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  43146922                       # num instructions producing a value
system.cpu.iew.wb_consumers                  61295710                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.090249                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.703914                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          276148                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           67536                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            136064                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     89714993                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.091746                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.877191                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     30778283     34.31%     34.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     19927421     22.21%     56.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     39009289     43.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     89714993                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             82607160                       # Number of instructions committed
system.cpu.commit.committedOps               97945999                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       34607150                       # Number of memory references committed
system.cpu.commit.loads                      19367347                       # Number of loads committed
system.cpu.commit.membars                       30391                       # Number of memory barriers committed
system.cpu.commit.branches                   15317414                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  86971616                       # Number of committed integer instructions.
system.cpu.commit.function_calls              2154768                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         63122876     64.45%     64.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          215973      0.22%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        19367347     19.77%     84.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       15239787     15.56%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          97945999                       # Class of committed instruction
system.cpu.commit.bw_lim_events              39009289                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    148840010                       # The number of ROB reads
system.cpu.rob.rob_writes                   196618523                       # The number of ROB writes
system.cpu.timesIdled                             874                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           87397                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    82607160                       # Number of Instructions Simulated
system.cpu.committedOps                      97945999                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.089211                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.089211                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.918096                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.918096                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                112798574                       # number of integer regfile reads
system.cpu.int_regfile_writes                59031464                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 352527661                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 40047294                       # number of cc regfile writes
system.cpu.misc_regfile_reads                34862443                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 121549                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74950516130                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 9                       # number of replacements
system.cpu.dcache.tags.tagsinuse           456.607687                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34595001                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               497                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          69607.647887                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            199920                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   456.607687                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.445906                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.445906                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          459                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.476562                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         138384233                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        138384233                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  74950516130                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     19328150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19328150                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     15206079                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15206079                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        30385                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        30385                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        30387                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        30387                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      34534229                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34534229                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     34534229                       # number of overall hits
system.cpu.dcache.overall_hits::total        34534229                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          486                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           486                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          445                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          931                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            931                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          931                       # number of overall misses
system.cpu.dcache.overall_misses::total           931                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     49869211                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     49869211                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     35172592                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     35172592                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       333200                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       333200                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     85041803                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     85041803                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     85041803                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     85041803                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     19328636                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19328636                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     15206524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15206524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        30387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        30387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        30387                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        30387                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     34535160                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34535160                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     34535160                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34535160                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000025                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000029                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000066                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000066                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000027                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000027                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 102611.545267                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 102611.545267                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 79039.532584                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79039.532584                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data       166600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       166600                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 91344.578947                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91344.578947                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 91344.578947                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91344.578947                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu.dcache.writebacks::total                 9                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          154                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          154                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          280                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          280                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          434                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          434                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          434                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          434                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          332                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          332                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          165                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          165                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          497                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          497                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          497                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          497                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     34441218                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     34441218                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     13895273                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13895273                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     48336491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     48336491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     48336491                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     48336491                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000014                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000014                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 103738.608434                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 103738.608434                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 84213.775758                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84213.775758                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 97256.521127                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 97256.521127                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 97256.521127                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 97256.521127                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  74950516130                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  74950516130                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  74950516130                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              5746                       # number of replacements
system.cpu.icache.tags.tagsinuse           480.465125                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85009195                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6236                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13632.006895                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            103292                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   480.465125                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.938408                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.938408                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         170037754                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        170037754                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  74950516130                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     85009195                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85009195                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      85009195                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85009195                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     85009195                       # number of overall hits
system.cpu.icache.overall_hits::total        85009195                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         6564                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6564                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         6564                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6564                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         6564                       # number of overall misses
system.cpu.icache.overall_misses::total          6564                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    234691081                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    234691081                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    234691081                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    234691081                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    234691081                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    234691081                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     85015759                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85015759                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     85015759                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85015759                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     85015759                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85015759                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 35754.278032                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35754.278032                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 35754.278032                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35754.278032                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 35754.278032                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35754.278032                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        21026                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           67                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               452                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.517699                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    16.750000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         5746                       # number of writebacks
system.cpu.icache.writebacks::total              5746                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          327                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          327                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          327                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          327                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          327                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          327                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         6237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6237                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         6237                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6237                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         6237                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6237                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    217148101                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    217148101                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    217148101                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    217148101                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    217148101                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    217148101                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000073                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000073                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000073                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000073                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 34816.113676                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34816.113676                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 34816.113676                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34816.113676                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 34816.113676                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34816.113676                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  74950516130                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  74950516130                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  74950516130                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              299                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 299                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    29                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  74950516130                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         2                       # number of replacements
system.l2.tags.tagsinuse                   348.472911                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       391                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   4339000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      333.810598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    14.662314                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.162993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.007159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.170153                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           376                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          318                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.006348                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.183594                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     54533                       # Number of tag accesses
system.l2.tags.data_accesses                    54533                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  74950516130                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                1                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5504                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5504                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 55                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    55                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            5123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5123                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 8                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  5123                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    63                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5186                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 5123                       # number of overall hits
system.l2.overall_hits::cpu.data                   63                       # number of overall hits
system.l2.overall_hits::total                    5186                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              110                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 110                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1114                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1114                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          324                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             324                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1114                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 434                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1548                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1114                       # number of overall misses
system.l2.overall_misses::cpu.data                434                       # number of overall misses
system.l2.overall_misses::total                  1548                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     12878180                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12878180                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    151244478                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    151244478                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     33502427                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     33502427                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     151244478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      46380607                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        197625085                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    151244478                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     46380607                       # number of overall miss cycles
system.l2.overall_miss_latency::total       197625085                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5504                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5504                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         6237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          332                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           332                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              6237                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               497                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6734                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             6237                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              497                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6734                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.666667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.666667                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.178612                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.178612                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.975904                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.975904                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.178612                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.873239                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.229878                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.178612                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.873239                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.229878                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 117074.363636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117074.363636                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 135767.035907                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 135767.035907                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 103402.552469                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103402.552469                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 135767.035907                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 106867.758065                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 127664.783592                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 135767.035907                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 106867.758065                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 127664.783592                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            12                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           16                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           16                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst               12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  28                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst              12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 28                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher          125                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            125                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          110                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            110                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1102                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1102                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          308                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          308                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            418                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1520                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           418                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1645                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      8760788                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      8760788                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     11737115                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11737115                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    138876335                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    138876335                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     28862498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     28862498                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    138876335                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     40599613                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    179475948                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    138876335                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     40599613                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      8760788                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    188236736                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.666667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.176688                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.176688                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.927711                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.927711                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.176688                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.841046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.225720                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.176688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.841046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.244283                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 70086.304000                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 70086.304000                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 106701.045455                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106701.045455                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 126022.082577                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 126022.082577                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 93709.409091                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93709.409091                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 126022.082577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 97128.260766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 118076.281579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 126022.082577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 97128.260766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 70086.304000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 114429.626748                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1594                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          287                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  74950516130                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1481                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq               110                       # Transaction distribution
system.membus.trans_dist::ReadExResp              110                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1482                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       101824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  101824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1592                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1592    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1592                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2328145                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8656512                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        12489                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         5818                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          250                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             53                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           53                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  74950516130                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6568                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5754                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               2                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              169                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              165                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             165                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6237                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          332                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        18219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 19222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       766848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        32384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 799232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             171                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6905                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.053005                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.224060                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6539     94.70%     94.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    366      5.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6905                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           19991167                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          15593748                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1255315                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
