{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1738243445487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1738243445487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 30 10:24:05 2025 " "Processing started: Thu Jan 30 10:24:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1738243445487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1738243445487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microcpu -c microcpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off microcpu -c microcpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1738243445488 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1738243445874 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" microcpu.v(81) " "Verilog HDL syntax error at microcpu.v(81) near text \".\";  expecting \")\"" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 81 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1738243445912 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "microcpu.v(138) " "Verilog HDL Module Instantiation warning at microcpu.v(138): ignored dangling comma in List of Port Connections" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1738243445912 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "microcpu microcpu.v(1) " "Ignored design unit \"microcpu\" at microcpu.v(1) due to previous errors" {  } { { "microcpu.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/microcpu.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1738243445913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcpu.v 0 0 " "Found 0 design units, including 0 entities, in source file microcpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738243445914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738243445919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738243445919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738243445922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738243445922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738243445924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738243445924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorcompleto.v 2 2 " "Found 2 design units, including 2 entities, in source file somadorcompleto.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorCompleto " "Found entity 1: SomadorCompleto" {  } { { "SomadorCompleto.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/SomadorCompleto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738243445927 ""} { "Info" "ISGN_ENTITY_NAME" "2 FullAdder1Bit " "Found entity 2: FullAdder1Bit" {  } { { "SomadorCompleto.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/SomadorCompleto.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738243445927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738243445927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738243445930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738243445930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "output_files/SignExtend.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/output_files/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738243445933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738243445933 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX output_files/MUX.v " "Entity \"MUX\" obtained from \"output_files/MUX.v\" instead of from Quartus II megafunction library" {  } { { "output_files/MUX.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/output_files/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1738243445936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "output_files/MUX.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/output_files/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738243445936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738243445936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/alucontr.v 0 0 " "Found 0 design units, including 0 entities, in source file output_files/alucontr.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738243445938 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALUcontr.v(15) " "Verilog HDL information at ALUcontr.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "ALUcontr.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/ALUcontr.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1738243445940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontr.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUcontr " "Found entity 1: ALUcontr" {  } { { "ALUcontr.v" "" { Text "C:/Users/aluno/Desktop/Pratica4/ALUcontr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738243445941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738243445941 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pratica4/output_files/ControlUnit.v " "Can't analyze file -- file Pratica4/output_files/ControlUnit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1738243445945 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aluno/Desktop/Pratica4/output_files/microcpu.map.smsg " "Generated suppressed messages file C:/Users/aluno/Desktop/Pratica4/output_files/microcpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1738243445977 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1738243446056 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 30 10:24:06 2025 " "Processing ended: Thu Jan 30 10:24:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1738243446056 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1738243446056 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1738243446056 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1738243446056 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1738243446673 ""}
