#Substrate Graph
# noVertices
20
# noArcs
40
# Vertices: id cost cpu group
0 47 3897 35
1 23 10218 35
2 49 3259 35
3 18 1513 35
4 29 3992 35
5 1 523 35
6 11 3223 35
7 2 3753 35
8 19 2794 35
9 33 1932 35
10 1 278 35
11 11 1008 35
12 16 2342 35
13 32 13551 14
14 21 2066 35
15 14 12936 5
16 23 4411 35
17 43 755 35
18 23 1980 35
19 6 1970 35
# Arcs: idS idT bandwidth cost delay
0 1 619 27 14
1 0 981 47 7
1 2 794 50 18
2 1 708 44 33
1 3 414 25 29
3 1 376 20 28
1 4 1039 38 40
4 1 653 9 24
1 5 131 25 8
5 1 99 13 12
1 6 649 31 23
6 1 422 23 28
1 7 1358 16 11
7 1 1251 25 19
1 8 532 48 16
8 1 514 37 12
1 9 349 30 33
9 1 451 27 20
1 13 2420 38 9
13 1 3731 9 39
1 16 1008 10 28
16 1 1275 11 30
7 10 37 42 9
10 7 63 8 20
7 11 174 30 25
11 7 159 44 29
7 12 495 18 13
12 7 539 29 11
7 14 416 8 12
14 7 465 14 22
7 16 617 3 15
16 7 377 16 23
13 15 1759 24 26
15 13 3603 38 16
16 17 157 31 12
17 16 165 40 21
16 18 391 32 34
18 16 431 19 18
16 19 577 25 30
19 16 531 35 26
# noSlices
40
#Virtual Graph
# noVertices
5
# noArcs
4
# Vertices: id cpu
0 114
1 66
2 108
3 42
4 42
# Arcs: idS idT bandwidth delay
0 1 22 115
0 2 36 115
1 3 14 115
1 4 14 115
# Mapping
40
# Mapping pairs
1 19
1 17
1 16
1 15
1 14
1 13
1 7
1 6
1 4
1 2
1 1
1 0
4 18
4 12
1 10
4 8
1 5
4 17
4 19
4 7
3 0
3 11
3 2
4 10
3 1
1 18
1 11
3 5
1 3
3 4
1 12
3 6
3 3
4 9
1 8
3 16
1 9
4 14
2 13
0 15
# Substrate Size
20
# Slice Type
0
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 312
1 312
2 144
3 96
4 144
5 240
# Arcs: idS idT bandwidth delay
0 1 104 115
0 2 48 115
2 3 32 115
2 4 48 115
0 5 80 115
# Mapping
40
# Mapping pairs
2 16
2 15
2 13
2 10
2 7
2 5
2 4
2 3
2 2
2 8
2 1
5 6
5 16
2 0
5 4
5 3
4 18
4 12
2 6
4 9
4 8
4 17
2 19
2 9
2 14
4 14
4 7
4 19
2 12
3 0
3 2
4 10
2 17
2 18
3 1
3 5
2 11
3 11
1 13
0 15
# Substrate Size
20
# Slice Type
0
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 240
1 195
2 180
3 150
4 90
5 90
# Arcs: idS idT bandwidth delay
0 1 65 115
0 2 60 115
0 3 50 115
2 4 30 115
2 5 30 115
# Mapping
40
# Mapping pairs
2 16
2 15
2 13
2 10
2 7
2 5
2 4
2 3
2 2
2 8
2 1
5 6
5 16
2 0
5 4
5 3
4 18
4 12
2 6
4 9
4 8
4 17
2 19
2 9
2 14
4 14
4 7
4 19
2 12
3 0
3 2
4 10
2 17
2 18
3 1
3 5
2 11
3 11
1 13
0 15
# Substrate Size
20
# Slice Type
0
#Virtual Graph
# noVertices
5
# noArcs
4
# Vertices: id cpu
0 102
1 78
2 60
3 48
4 60
# Arcs: idS idT bandwidth delay
0 1 26 115
0 2 20 115
0 3 16 115
0 4 20 115
# Mapping
20
# Mapping pairs
4 6
4 16
4 3
3 12
3 8
3 19
3 7
3 18
2 5
3 14
3 17
2 1
2 11
2 0
1 13
3 10
3 9
2 2
4 4
0 15
# Substrate Size
20
# Slice Type
0
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 180
1 90
2 165
3 150
4 60
5 120
# Arcs: idS idT bandwidth delay
0 1 30 115
0 2 55 115
0 3 50 115
3 4 20 115
3 5 40 115
# Mapping
40
# Mapping pairs
3 19
3 18
3 17
3 16
3 15
3 14
3 13
3 12
3 8
3 7
3 5
3 4
3 0
3 6
5 6
5 16
5 3
4 18
4 12
3 2
4 10
3 1
3 3
4 9
4 8
4 17
4 14
4 7
4 19
2 5
2 1
3 11
2 11
5 4
2 0
1 13
3 10
3 9
2 2
0 15
# Substrate Size
20
# Slice Type
0
#Virtual Graph
# noVertices
5
# noArcs
4
# Vertices: id cpu
0 102
1 72
2 48
3 54
4 102
# Arcs: idS idT bandwidth delay
0 1 24 115
0 2 16 115
0 3 18 115
0 4 34 115
# Mapping
20
# Mapping pairs
4 6
4 16
4 3
3 12
3 8
3 19
3 7
3 18
2 5
3 14
3 17
2 1
2 11
2 0
1 13
3 10
3 9
2 2
4 4
0 15
# Substrate Size
20
# Slice Type
0
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 156
1 144
2 72
3 96
4 144
5 108
# Arcs: idS idT bandwidth delay
0 1 48 115
0 2 24 115
1 3 32 115
1 4 48 115
0 5 36 115
# Mapping
40
# Mapping pairs
1 19
1 17
1 15
1 14
1 13
1 12
1 8
1 6
1 4
1 2
1 1
1 0
5 6
5 16
1 16
1 7
5 4
5 3
4 18
4 12
4 9
1 10
4 8
1 5
4 17
4 7
4 19
3 0
3 2
4 10
3 1
1 18
1 11
3 5
1 3
3 11
1 9
4 14
2 13
0 15
# Substrate Size
20
# Slice Type
0
#Virtual Graph
# noVertices
5
# noArcs
4
# Vertices: id cpu
0 408
1 384
2 168
3 240
4 384
# Arcs: idS idT bandwidth delay
0 1 128 115
0 2 56 115
0 3 80 115
0 4 128 115
# Mapping
20
# Mapping pairs
4 6
4 16
4 3
3 12
3 8
3 19
3 7
3 18
2 5
3 14
3 17
2 1
2 11
2 0
1 13
3 10
3 9
2 2
4 4
0 15
# Substrate Size
20
# Slice Type
0
#Virtual Graph
# noVertices
5
# noArcs
4
# Vertices: id cpu
0 180
1 180
2 180
3 162
4 162
# Arcs: idS idT bandwidth delay
0 1 60 115
0 2 60 115
2 3 54 115
2 4 54 115
# Mapping
40
# Mapping pairs
2 15
2 13
2 10
2 5
2 4
2 3
2 2
2 8
2 1
2 0
4 18
4 12
2 9
2 14
4 14
4 17
2 19
4 8
4 19
4 7
2 12
3 0
2 11
3 11
3 2
4 10
2 17
2 18
3 1
3 5
2 7
3 4
2 16
3 6
2 6
3 3
4 9
3 16
1 13
0 15
# Substrate Size
20
# Slice Type
0
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 240
1 90
2 105
3 90
4 90
5 210
# Arcs: idS idT bandwidth delay
0 1 30 115
0 2 35 115
2 3 30 115
2 4 30 115
0 5 70 115
# Mapping
40
# Mapping pairs
2 16
2 15
2 13
2 10
2 7
2 5
2 4
2 3
2 2
2 8
2 1
5 6
5 16
2 0
5 4
5 3
4 18
4 12
2 6
4 9
4 8
4 17
2 19
2 9
2 14
4 14
4 7
4 19
2 12
3 0
3 2
4 10
2 17
2 18
3 1
3 5
2 11
3 11
1 13
0 15
# Substrate Size
20
# Slice Type
0
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 17
1 4
2 5
3 3
4 2
5 3
# Arcs: idS idT bandwidth delay
0 1 4 60
0 2 5 80
0 3 3 86
0 4 2 84
0 5 3 69
# Mapping
9
# Mapping pairs
5 5
4 9
4 14
3 15
2 3
2 16
5 11
1 13
0 17
# Substrate Size
20
# Slice Type
1
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 19
1 1
2 5
3 5
4 5
5 3
# Arcs: idS idT bandwidth delay
0 1 1 37
0 2 5 64
0 3 5 84
0 4 5 63
0 5 3 51
# Mapping
9
# Mapping pairs
4 15
3 12
5 14
3 19
2 11
2 2
1 13
5 8
0 6
# Substrate Size
20
# Slice Type
1
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 15
1 4
2 2
3 2
4 3
5 4
# Arcs: idS idT bandwidth delay
0 1 4 61
0 2 2 63
0 3 2 37
0 4 3 64
0 5 4 52
# Mapping
9
# Mapping pairs
5 12
4 11
4 1
3 13
5 10
2 15
1 14
1 9
0 6
# Substrate Size
20
# Slice Type
1
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 12
1 5
2 1
3 3
4 1
5 2
# Arcs: idS idT bandwidth delay
0 1 5 57
0 2 1 72
0 3 3 99
0 4 1 79
0 5 2 26
# Mapping
10
# Mapping pairs
5 15
3 17
2 7
4 3
2 9
1 2
3 18
1 1
4 4
0 13
# Substrate Size
20
# Slice Type
1
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 22
1 3
2 4
3 5
4 5
5 5
# Arcs: idS idT bandwidth delay
0 1 3 62
0 2 4 75
0 3 5 26
0 4 5 68
0 5 5 95
# Mapping
10
# Mapping pairs
5 19
5 17
4 3
4 6
3 15
1 7
2 0
1 14
0 13
2 11
# Substrate Size
20
# Slice Type
1
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 16
1 5
2 1
3 5
4 3
5 2
# Arcs: idS idT bandwidth delay
0 1 5 38
0 2 1 33
0 3 5 9
0 4 3 35
0 5 2 40
# Mapping
9
# Mapping pairs
5 16
5 4
4 15
2 9
2 8
3 13
1 17
1 10
0 1
# Substrate Size
20
# Slice Type
1
#Virtual Graph
# noVertices
5
# noArcs
4
# Vertices: id cpu
0 11
1 1
2 3
3 3
4 4
# Arcs: idS idT bandwidth delay
0 1 1 44
0 2 3 37
0 3 3 63
0 4 4 35
# Mapping
7
# Mapping pairs
4 0
4 1
3 15
2 13
1 7
1 8
0 3
# Substrate Size
20
# Slice Type
1
#Virtual Graph
# noVertices
6
# noArcs
5
# Vertices: id cpu
0 17
1 1
2 5
3 2
4 4
5 5
# Arcs: idS idT bandwidth delay
0 1 1 50
0 2 5 76
0 3 2 49
0 4 4 35
0 5 5 81
# Mapping
9
# Mapping pairs
5 16
4 12
3 5
4 10
3 0
2 15
1 13
5 4
0 14
# Substrate Size
20
# Slice Type
1
#Virtual Graph
# noVertices
5
# noArcs
4
# Vertices: id cpu
0 11
1 3
2 1
3 5
4 2
# Arcs: idS idT bandwidth delay
0 1 3 37
0 2 1 64
0 3 5 63
0 4 2 52
# Mapping
7
# Mapping pairs
4 12
4 7
3 15
2 1
1 13
0 3
2 11
# Substrate Size
20
# Slice Type
1
#Virtual Graph
# noVertices
5
# noArcs
4
# Vertices: id cpu
0 9
1 4
2 2
3 1
4 2
# Arcs: idS idT bandwidth delay
0 1 4 57
0 2 2 83
0 3 1 88
0 4 2 64
# Mapping
7
# Mapping pairs
4 8
3 4
3 6
2 15
0 11
4 10
1 13
# Substrate Size
20
# Slice Type
1
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 164
1 246
2 126
3 126
4 82
# Arcs: idS idT bandwidth delay
0 1 10 115
1 2 56 115
2 3 20 115
3 0 17 115
4 0 41 115
1 0 67 115
2 1 43 115
3 2 46 115
0 3 52 115
0 4 20 115
# Mapping
20
# Mapping pairs
4 6
4 16
4 3
3 12
3 8
3 19
3 7
3 18
2 5
3 14
3 17
2 1
2 11
2 0
1 13
3 10
3 9
2 2
4 4
0 15
# Substrate Size
20
# Slice Type
2
#Virtual Graph
# noVertices
6
# noArcs
24
# Vertices: id cpu
0 272
1 248
2 538
3 262
4 292
5 326
# Arcs: idS idT bandwidth delay
0 1 63 115
0 2 63 115
1 2 26 115
1 3 11 115
2 3 43 115
2 4 59 115
3 4 27 115
3 5 39 115
4 5 27 115
4 0 36 115
5 2 62 115
5 1 19 115
1 0 67 115
2 0 68 115
2 1 36 115
3 1 49 115
3 2 16 115
4 2 60 115
4 3 23 115
5 3 33 115
5 4 49 115
0 4 10 115
2 5 63 115
1 5 20 115
# Mapping
20
# Mapping pairs
5 7
5 14
4 16
4 6
4 3
3 19
3 12
3 18
2 5
3 17
2 1
5 9
2 11
2 0
5 8
1 13
4 4
3 10
2 2
0 15
# Substrate Size
20
# Slice Type
2
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 178
1 128
2 160
3 224
4 76
# Arcs: idS idT bandwidth delay
0 1 33 115
1 2 10 115
2 3 32 115
3 4 45 115
4 0 16 115
1 0 54 115
2 1 48 115
3 2 67 115
4 3 22 115
0 4 56 115
# Mapping
20
# Mapping pairs
4 6
4 16
4 3
3 12
3 8
3 19
3 7
3 18
2 5
3 14
3 17
2 1
2 11
2 0
1 13
3 10
3 9
2 2
4 4
0 15
# Substrate Size
20
# Slice Type
2
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 126
1 232
2 230
3 96
4 128
# Arcs: idS idT bandwidth delay
0 1 48 115
1 2 47 115
2 3 49 115
3 1 34 115
4 0 64 115
1 0 51 115
2 1 66 115
3 2 14 115
1 3 18 115
0 4 15 115
# Mapping
20
# Mapping pairs
4 6
4 16
4 3
3 12
3 8
3 19
3 7
3 18
2 5
3 14
3 17
2 1
2 11
2 0
1 13
3 10
3 9
2 2
4 4
0 15
# Substrate Size
20
# Slice Type
2
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 86
1 250
2 106
3 230
4 132
# Arcs: idS idT bandwidth delay
0 1 32 115
1 4 65 115
2 3 53 115
3 4 48 115
4 0 36 115
1 0 60 115
4 1 11 115
3 2 67 115
4 3 19 115
0 4 11 115
# Mapping
20
# Mapping pairs
4 6
4 16
4 3
3 12
3 8
3 19
3 7
3 18
2 5
3 14
3 17
2 1
2 11
2 0
1 13
3 10
3 9
2 2
4 4
0 15
# Substrate Size
20
# Slice Type
2
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 172
1 86
2 22
3 202
4 168
# Arcs: idS idT bandwidth delay
0 1 63 115
1 3 11 115
2 3 11 115
3 4 23 115
4 0 65 115
1 0 32 115
3 1 21 115
3 2 57 115
4 3 19 115
0 4 23 115
# Mapping
20
# Mapping pairs
4 6
4 16
4 3
3 12
3 8
3 19
3 7
3 18
2 5
3 14
3 17
2 1
2 11
2 0
1 13
3 10
3 9
2 2
4 4
0 15
# Substrate Size
20
# Slice Type
2
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 124
1 168
2 206
3 212
4 162
# Arcs: idS idT bandwidth delay
0 1 35 115
1 2 67 115
2 3 70 115
3 4 45 115
4 0 17 115
1 0 17 115
2 1 33 115
3 2 61 115
4 3 64 115
0 4 27 115
# Mapping
20
# Mapping pairs
4 6
4 16
4 3
3 12
3 8
3 19
3 7
3 18
2 5
3 14
3 17
2 1
2 11
2 0
1 13
3 10
3 9
2 2
4 4
0 15
# Substrate Size
20
# Slice Type
2
#Virtual Graph
# noVertices
6
# noArcs
24
# Vertices: id cpu
0 268
1 494
2 372
3 208
4 284
5 322
# Arcs: idS idT bandwidth delay
0 1 49 115
0 2 64 115
1 2 68 115
1 3 70 115
2 3 36 115
2 4 44 115
3 4 24 115
3 5 18 115
4 5 44 115
4 0 44 115
5 2 61 115
5 1 32 115
1 0 42 115
2 0 69 115
2 1 26 115
3 1 36 115
3 2 26 115
4 2 43 115
4 3 11 115
5 3 49 115
5 4 19 115
0 4 21 115
2 5 11 115
1 5 67 115
# Mapping
20
# Mapping pairs
5 7
5 14
4 16
4 6
4 3
3 19
3 12
3 18
2 5
3 17
2 1
5 9
2 11
2 0
5 8
1 13
4 4
3 10
2 2
0 15
# Substrate Size
20
# Slice Type
2
#Virtual Graph
# noVertices
6
# noArcs
24
# Vertices: id cpu
0 242
1 238
2 170
3 326
4 246
5 492
# Arcs: idS idT bandwidth delay
0 1 32 115
0 2 34 115
1 4 27 115
1 3 16 115
2 3 24 115
2 5 20 115
3 4 64 115
3 5 27 115
4 5 29 115
4 0 21 115
5 0 37 115
5 1 50 115
1 0 19 115
2 0 41 115
4 1 57 115
3 1 43 115
3 2 29 115
5 2 35 115
4 3 16 115
5 3 67 115
5 4 57 115
0 4 36 115
0 5 19 115
1 5 57 115
# Mapping
20
# Mapping pairs
5 7
5 14
4 16
4 6
4 3
3 19
3 12
3 18
2 5
3 17
2 1
5 9
2 11
2 0
5 8
1 13
4 4
3 10
2 2
0 15
# Substrate Size
20
# Slice Type
2
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 48
1 198
2 184
3 160
4 166
# Arcs: idS idT bandwidth delay
0 1 24 115
1 2 53 115
2 3 30 115
3 4 16 115
4 1 18 115
1 0 32 115
2 1 62 115
3 2 64 115
4 3 65 115
1 4 14 115
# Mapping
20
# Mapping pairs
4 6
4 16
4 3
3 12
3 8
3 19
3 7
3 18
2 5
3 14
3 17
2 1
2 11
2 0
1 13
3 10
3 9
2 2
4 4
0 15
# Substrate Size
20
# Slice Type
2
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 111
1 78
2 48
3 87
4 9
# Arcs: idS idT bandwidth delay
0 1 19 16
1 2 18 75
2 3 9 93
3 0 13 91
4 0 3 65
1 0 8 26
2 1 7 57
3 2 16 74
0 3 2 115
0 4 16 95
# Mapping
20
# Mapping pairs
4 6
4 16
4 3
3 12
3 8
3 19
3 7
3 18
2 5
3 14
3 17
2 1
2 11
2 0
1 13
3 10
3 9
2 2
4 4
0 15
# Substrate Size
20
# Slice Type
3
#Virtual Graph
# noVertices
6
# noArcs
24
# Vertices: id cpu
0 75
1 96
2 141
3 105
4 141
5 186
# Arcs: idS idT bandwidth delay
0 1 2 16
0 2 4 91
1 2 6 75
1 3 5 99
2 3 12 93
2 4 10 88
3 4 9 96
3 5 9 89
4 5 3 63
4 0 10 65
5 0 17 76
5 1 20 50
1 0 15 26
2 0 8 83
2 1 17 57
3 1 8 65
3 2 9 74
4 2 16 64
4 3 18 88
5 3 13 80
5 4 12 81
0 4 16 95
0 5 3 88
1 5 6 72
# Mapping
20
# Mapping pairs
5 7
5 14
4 16
4 6
4 3
3 19
3 12
3 18
2 5
3 17
2 1
5 9
2 11
2 0
5 8
1 13
4 4
3 10
2 2
0 15
# Substrate Size
20
# Slice Type
3
#Virtual Graph
# noVertices
6
# noArcs
24
# Vertices: id cpu
0 96
1 102
2 105
3 141
4 108
5 150
# Arcs: idS idT bandwidth delay
0 1 19 16
0 2 4 91
1 2 14 75
1 3 6 99
2 3 7 93
2 4 6 88
3 4 16 96
3 5 14 89
4 5 15 63
4 0 14 65
5 0 17 76
5 1 8 50
1 0 9 26
2 0 9 83
2 1 13 57
3 1 15 65
3 2 2 74
4 2 3 64
4 3 4 88
5 3 9 80
5 4 16 81
0 4 5 95
0 5 4 88
1 5 5 72
# Mapping
20
# Mapping pairs
5 7
5 14
4 16
4 6
4 3
3 19
3 12
3 18
2 5
3 17
2 1
5 9
2 11
2 0
5 8
1 13
4 4
3 10
2 2
0 15
# Substrate Size
20
# Slice Type
3
#Virtual Graph
# noVertices
6
# noArcs
22
# Vertices: id cpu
0 159
1 147
2 63
3 39
4 150
5 54
# Arcs: idS idT bandwidth delay
0 1 12 16
0 2 8 91
1 4 6 79
1 3 18 99
2 5 3 81
2 4 10 88
3 4 2 96
3 5 4 89
4 1 20 39
4 0 11 65
5 0 2 76
5 1 7 50
1 0 18 26
2 0 8 83
3 1 7 65
5 2 6 59
4 2 10 64
4 3 9 88
5 3 3 80
0 4 13 95
0 5 20 88
1 5 7 72
# Mapping
20
# Mapping pairs
5 7
5 14
4 16
4 6
4 3
3 19
3 12
3 18
2 5
3 17
2 1
5 9
2 11
2 0
5 8
1 13
4 4
3 10
2 2
0 15
# Substrate Size
20
# Slice Type
3
#Virtual Graph
# noVertices
6
# noArcs
24
# Vertices: id cpu
0 165
1 138
2 87
3 114
4 132
5 114
# Arcs: idS idT bandwidth delay
0 1 17 16
0 2 11 91
1 4 14 79
1 3 19 99
2 3 11 93
2 4 9 88
3 4 20 96
3 5 6 89
4 5 9 63
4 0 10 65
5 0 12 76
5 1 4 50
1 0 11 26
2 0 9 83
4 1 17 39
3 1 9 65
3 2 3 74
4 2 2 64
4 3 6 88
5 3 10 80
5 4 12 81
0 4 19 95
0 5 8 88
1 5 2 72
# Mapping
20
# Mapping pairs
5 7
5 14
4 16
4 6
4 3
3 19
3 12
3 18
2 5
3 17
2 1
5 9
2 11
2 0
5 8
1 13
4 4
3 10
2 2
0 15
# Substrate Size
20
# Slice Type
3
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 48
1 78
2 27
3 81
4 69
# Arcs: idS idT bandwidth delay
0 1 8 16
1 4 18 79
2 3 9 93
3 4 11 96
4 0 11 65
1 0 8 26
4 1 9 39
3 2 16 74
4 3 3 88
0 4 8 95
# Mapping
20
# Mapping pairs
4 6
4 16
4 3
3 12
3 8
3 19
3 7
3 18
2 5
3 14
3 17
2 1
2 11
2 0
1 13
3 10
3 9
2 2
4 4
0 15
# Substrate Size
20
# Slice Type
3
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 48
1 105
2 75
3 87
4 39
# Arcs: idS idT bandwidth delay
0 1 11 16
1 2 14 75
2 3 13 93
3 1 17 65
4 0 13 65
1 0 14 26
2 1 12 57
3 2 12 74
1 3 7 99
0 4 5 95
# Mapping
20
# Mapping pairs
4 6
4 16
4 3
3 12
3 8
3 19
3 7
3 18
2 5
3 14
3 17
2 1
2 11
2 0
1 13
3 10
3 9
2 2
4 4
0 15
# Substrate Size
20
# Slice Type
3
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 66
1 72
2 105
3 51
4 96
# Arcs: idS idT bandwidth delay
0 1 12 16
1 2 10 75
2 3 17 93
3 4 8 96
4 0 15 65
1 0 14 26
2 1 18 57
3 2 9 74
4 3 17 88
0 4 10 95
# Mapping
20
# Mapping pairs
4 6
4 16
4 3
3 12
3 8
3 19
3 7
3 18
2 5
3 14
3 17
2 1
2 11
2 0
1 13
3 10
3 9
2 2
4 4
0 15
# Substrate Size
20
# Slice Type
3
#Virtual Graph
# noVertices
6
# noArcs
24
# Vertices: id cpu
0 90
1 147
2 69
3 129
4 150
5 117
# Arcs: idS idT bandwidth delay
0 1 6 16
0 2 5 91
1 4 13 79
1 3 10 99
2 3 7 93
2 4 10 88
3 4 18 96
3 5 3 89
4 5 11 63
4 0 8 65
5 0 17 76
5 1 9 50
1 0 18 26
2 0 6 83
4 1 11 39
3 1 10 65
3 2 12 74
4 2 16 64
4 3 4 88
5 3 2 80
5 4 11 81
0 4 5 95
0 5 14 88
1 5 8 72
# Mapping
20
# Mapping pairs
5 7
5 14
4 16
4 6
4 3
3 19
3 12
3 18
2 5
3 17
2 1
5 9
2 11
2 0
5 8
1 13
4 4
3 10
2 2
0 15
# Substrate Size
20
# Slice Type
3
#Virtual Graph
# noVertices
5
# noArcs
10
# Vertices: id cpu
0 63
1 69
2 33
3 90
4 42
# Arcs: idS idT bandwidth delay
0 1 12 16
1 3 20 99
2 3 11 93
3 4 11 96
4 0 10 65
1 0 3 26
3 1 8 65
3 2 11 74
4 3 4 88
0 4 9 95
# Mapping
20
# Mapping pairs
4 6
4 16
4 3
3 12
3 8
3 19
3 7
3 18
2 5
3 14
3 17
2 1
2 11
2 0
1 13
3 10
3 9
2 2
4 4
0 15
# Substrate Size
20
# Slice Type
3
