/*
 * Copyright (c) 2023, Advanced Micro Devices, Inc.
 * All rights reserved.
 *
 * Author: Chris Lavin, Advanced Micro Devices, Inc.
 *
 * This file is part of RapidWright.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/**
 *
 */
package com.xilinx.rapidwright.device;


/**
 * Generated on: Fri Oct 20 21:29:57 2023
 * by: com.xilinx.rapidwright.release.PartNamePopulator
 *
 * Set of all Supported Xilinx families in RapidWright
 */
public enum FamilyType {
        AARTIX7,
        AARTIXUPLUS,
        AKINTEX7,
        ARTIX7,
        ARTIX7L,
        ARTIXUPLUS,
        ASPARTAN7,
        AZYNQ,
        AZYNQUPLUS,
        KINTEX7,
        KINTEX7L,
        KINTEXU,
        KINTEXUPLUS,
        QARTIX7,
        QKINTEX7,
        QKINTEX7L,
        QKINTEXU,
        QKINTEXUPLUS,
        QRKINTEXU,
        QRVERSALAICORE,
        QVERSALAICORE,
        QVERSALPREMIUM,
        QVERSALPRIME,
        QVIRTEX7,
        QVIRTEXUPLUS,
        QVIRTEXUPLUSHBM,
        QZYNQ,
        QZYNQUPLUS,
        QZYNQUPLUSRFSOC,
        SPARTAN7,
        VERSAL,
        VERSALAICORE,
        VERSALAIEDGE,
        VERSALHBM,
        VERSALPREMIUM,
        VERSALPRIME,
        VIRTEX7,
        VIRTEXU,
        VIRTEXUPLUS,
        VIRTEXUPLUS58G,
        VIRTEXUPLUSHBM,
        VIRTEXUPLUSHBMES1,
        ZYNQ,
        ZYNQUPLUS,
        ZYNQUPLUSRFSOC,
}
