
manager.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000009c  00800100  0000353a  000035ce  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000353a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000226  0080019c  0080019c  0000366a  2**0
                  ALLOC
  3 .stab         0000be20  00000000  00000000  0000366c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00002f21  00000000  00000000  0000f48c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  000123ad  2**0
                  CONTENTS, READONLY
  6 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000123c0  2**2
                  CONTENTS, READONLY
  7 .debug_aranges 000000e0  00000000  00000000  00012400  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00000d2a  00000000  00000000  000124e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000008fa  00000000  00000000  0001320a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000004fa  00000000  00000000  00013b04  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000318  00000000  00000000  00013ffe  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 5d 00 	jmp	0xba	; 0xba <__ctors_end>
       4:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
       8:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
       c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      10:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      14:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      18:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      1c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      20:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      24:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      28:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      2c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      30:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      34:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      38:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      3c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      40:	0c 94 39 13 	jmp	0x2672	; 0x2672 <__vector_16>
      44:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      48:	0c 94 73 11 	jmp	0x22e6	; 0x22e6 <__vector_18>
      4c:	0c 94 a8 11 	jmp	0x2350	; 0x2350 <__vector_19>
      50:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      54:	0c 94 67 12 	jmp	0x24ce	; 0x24ce <__vector_21>
      58:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      5c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      60:	0c 94 2a 14 	jmp	0x2854	; 0x2854 <__vector_24>
      64:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      68:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      6c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      70:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      74:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      78:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      7c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      80:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      84:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      88:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      8c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      90:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      94:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      98:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      9c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      a0:	0c 94 b4 15 	jmp	0x2b68	; 0x2b68 <__vector_40>
      a4:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      a8:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      ac:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      b0:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>

000000b4 <EE_IdTable>:
      b4:	52 50 55 69 64 00                                   RPUid.

000000ba <__ctors_end>:
      ba:	11 24       	eor	r1, r1
      bc:	1f be       	out	0x3f, r1	; 63
      be:	cf ef       	ldi	r28, 0xFF	; 255
      c0:	d8 e0       	ldi	r29, 0x08	; 8
      c2:	de bf       	out	0x3e, r29	; 62
      c4:	cd bf       	out	0x3d, r28	; 61

000000c6 <__do_copy_data>:
      c6:	11 e0       	ldi	r17, 0x01	; 1
      c8:	a0 e0       	ldi	r26, 0x00	; 0
      ca:	b1 e0       	ldi	r27, 0x01	; 1
      cc:	ea e3       	ldi	r30, 0x3A	; 58
      ce:	f5 e3       	ldi	r31, 0x35	; 53
      d0:	02 c0       	rjmp	.+4      	; 0xd6 <__do_copy_data+0x10>
      d2:	05 90       	lpm	r0, Z+
      d4:	0d 92       	st	X+, r0
      d6:	ac 39       	cpi	r26, 0x9C	; 156
      d8:	b1 07       	cpc	r27, r17
      da:	d9 f7       	brne	.-10     	; 0xd2 <__do_copy_data+0xc>

000000dc <__do_clear_bss>:
      dc:	23 e0       	ldi	r18, 0x03	; 3
      de:	ac e9       	ldi	r26, 0x9C	; 156
      e0:	b1 e0       	ldi	r27, 0x01	; 1
      e2:	01 c0       	rjmp	.+2      	; 0xe6 <.do_clear_bss_start>

000000e4 <.do_clear_bss_loop>:
      e4:	1d 92       	st	X+, r1

000000e6 <.do_clear_bss_start>:
      e6:	a2 3c       	cpi	r26, 0xC2	; 194
      e8:	b2 07       	cpc	r27, r18
      ea:	e1 f7       	brne	.-8      	; 0xe4 <.do_clear_bss_loop>
      ec:	0e 94 59 01 	call	0x2b2	; 0x2b2 <main>
      f0:	0c 94 9b 1a 	jmp	0x3536	; 0x3536 <_exit>

000000f4 <__bad_interrupt>:
      f4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000f8 <setup>:
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
      f8:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
      fa:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
      fc:	25 9a       	sbi	0x04, 5	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
      fe:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     100:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     102:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     104:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     106:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     108:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     10a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     10c:	53 98       	cbi	0x0a, 3	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     10e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     110:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     112:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     114:	5b 9a       	sbi	0x0b, 3	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     116:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     118:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     11a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     11c:	52 9a       	sbi	0x0a, 2	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     11e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     120:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     122:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     124:	5a 9a       	sbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     126:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     128:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     12a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     12c:	3b 9a       	sbi	0x07, 3	; 7
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     12e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     130:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     132:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     134:	43 9a       	sbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     136:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     138:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     13a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     13c:	54 9a       	sbi	0x0a, 4	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     13e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     140:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     142:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     144:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     146:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     148:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     14a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     14c:	55 9a       	sbi	0x0a, 5	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     14e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     150:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     152:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     154:	5d 9a       	sbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     156:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     158:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     15a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     15c:	3a 9a       	sbi	0x07, 2	; 7
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     15e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     160:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     162:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     164:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     166:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     168:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     16a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     16c:	57 9a       	sbi	0x0a, 7	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     16e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     170:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     172:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     174:	5f 98       	cbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     176:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     178:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     17a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     17c:	56 9a       	sbi	0x0a, 6	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     17e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     180:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     182:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     184:	5e 98       	cbi	0x0b, 6	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     186:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     188:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     18a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     18c:	22 9a       	sbi	0x04, 2	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     18e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     190:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     192:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     194:	2a 9a       	sbi	0x05, 2	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     196:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     198:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     19a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     19c:	20 98       	cbi	0x04, 0	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     19e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     1a0:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     1a2:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     1a4:	28 9a       	sbi	0x05, 0	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     1a6:	8f bf       	out	0x3f, r24	; 63
    digitalWrite(MGR_nSS, HIGH); 
    pinMode(SHUTDOWN, INPUT);
    digitalWrite(SHUTDOWN, HIGH); // trun on a weak pullup 

    // from rpubus_manager_state.h
    bootloader_address = RPU_HOST_CONNECT; 
     1a8:	80 e3       	ldi	r24, 0x30	; 48
     1aa:	80 93 01 03 	sts	0x0301, r24	; 0x800301 <bootloader_address>
    host_active = 0;
     1ae:	10 92 03 03 	sts	0x0303, r1	; 0x800303 <host_active>
    lockout_active = 0;
     1b2:	10 92 ee 02 	sts	0x02EE, r1	; 0x8002ee <lockout_active>
    status_byt = 0;
     1b6:	10 92 f0 02 	sts	0x02F0, r1	; 0x8002f0 <status_byt>
    write_rpu_address_to_eeprom = 0;
     1ba:	10 92 f5 02 	sts	0x02F5, r1	; 0x8002f5 <write_rpu_address_to_eeprom>
    shutdown_detected = 0;
     1be:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <shutdown_detected>
    shutdown_started = 0;
     1c2:	10 92 f2 02 	sts	0x02F2, r1	; 0x8002f2 <shutdown_started>
    arduino_mode_started =0;
     1c6:	10 92 04 03 	sts	0x0304, r1	; 0x800304 <arduino_mode_started>
    arduino_mode = 0;
     1ca:	10 92 fc 02 	sts	0x02FC, r1	; 0x8002fc <arduino_mode>
    test_mode_started = 0;
     1ce:	10 92 ed 02 	sts	0x02ED, r1	; 0x8002ed <test_mode_started>
    test_mode = 0;
     1d2:	10 92 06 03 	sts	0x0306, r1	; 0x800306 <test_mode>
    transceiver_state = 0;
     1d6:	10 92 f4 02 	sts	0x02F4, r1	; 0x8002f4 <transceiver_state>
    
    // from smbus_cmds.h
    smbus_has_numBytes_to_handle = 0;
     1da:	10 92 50 03 	sts	0x0350, r1	; 0x800350 <smbus_has_numBytes_to_handle+0x1>
     1de:	10 92 4f 03 	sts	0x034F, r1	; 0x80034f <smbus_has_numBytes_to_handle>
    
    // from dtr_transmition.h
    uart_previous_byte = 0;
     1e2:	10 92 08 03 	sts	0x0308, r1	; 0x800308 <uart_previous_byte>
    uart_output = 0;
     1e6:	10 92 07 03 	sts	0x0307, r1	; 0x800307 <uart_output>

    //Timer0 Fast PWM mode, Timer1 & Timer2 Phase Correct PWM mode.
    initTimers();
     1ea:	0e 94 8f 13 	call	0x271e	; 0x271e <initTimers>

    // Initialize ADC and put in Auto Trigger mode to fetch an array of channels
    init_ADC_single_conversion(EXTERNAL_AVCC); // warning AREF must not be connected to anything
     1ee:	80 e4       	ldi	r24, 0x40	; 64
     1f0:	0e 94 cc 12 	call	0x2598	; 0x2598 <init_ADC_single_conversion>
    enable_ADC_auto_conversion(BURST_MODE);
     1f4:	80 e0       	ldi	r24, 0x00	; 0
     1f6:	0e 94 e7 12 	call	0x25ce	; 0x25ce <enable_ADC_auto_conversion>
    adc_started_at = millis();
     1fa:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
     1fe:	60 93 79 03 	sts	0x0379, r22	; 0x800379 <adc_started_at>
     202:	70 93 7a 03 	sts	0x037A, r23	; 0x80037a <adc_started_at+0x1>
     206:	80 93 7b 03 	sts	0x037B, r24	; 0x80037b <adc_started_at+0x2>
     20a:	90 93 7c 03 	sts	0x037C, r25	; 0x80037c <adc_started_at+0x3>

    /* Initialize UART, it returns a pointer to FILE so redirect of stdin and stdout works*/
    stdout = stdin = uartstream0_init(BAUD);
     20e:	60 e9       	ldi	r22, 0x90	; 144
     210:	70 ed       	ldi	r23, 0xD0	; 208
     212:	83 e0       	ldi	r24, 0x03	; 3
     214:	90 e0       	ldi	r25, 0x00	; 0
     216:	0e 94 40 12 	call	0x2480	; 0x2480 <uartstream0_init>
     21a:	90 93 bd 03 	sts	0x03BD, r25	; 0x8003bd <__iob+0x1>
     21e:	80 93 bc 03 	sts	0x03BC, r24	; 0x8003bc <__iob>
     222:	90 93 bf 03 	sts	0x03BF, r25	; 0x8003bf <__iob+0x3>
     226:	80 93 be 03 	sts	0x03BE, r24	; 0x8003be <__iob+0x2>

    // can use with a true I2C bus master that does clock stretching and repeated starts 
    twi0_setAddress(I2C0_ADDRESS);
     22a:	89 e2       	ldi	r24, 0x29	; 41
     22c:	0e 94 f3 13 	call	0x27e6	; 0x27e6 <twi0_setAddress>
    twi0_attachSlaveTxEvent(transmit_i2c_event); // called when I2C slave has been requested to send data
     230:	85 ef       	ldi	r24, 0xF5	; 245
     232:	9a e0       	ldi	r25, 0x0A	; 10
     234:	0e 94 15 14 	call	0x282a	; 0x282a <twi0_attachSlaveTxEvent>
    twi0_attachSlaveRxEvent(receive_i2c_event); // called when I2C slave has received data
     238:	88 eb       	ldi	r24, 0xB8	; 184
     23a:	9a e0       	ldi	r25, 0x0A	; 10
     23c:	0e 94 10 14 	call	0x2820	; 0x2820 <twi0_attachSlaveRxEvent>
    twi0_init(false); // do not use internal pull-up
     240:	80 e0       	ldi	r24, 0x00	; 0
     242:	0e 94 d5 13 	call	0x27aa	; 0x27aa <twi0_init>

    // with interleaved buffer for use with SMbus bus master that does not like clock-stretching (e.g., R-Pi Zero) 
    twi1_setAddress(I2C1_ADDRESS);
     246:	8a e2       	ldi	r24, 0x2A	; 42
     248:	0e 94 7d 15 	call	0x2afa	; 0x2afa <twi1_setAddress>
    twi1_attachSlaveTxEvent(transmit_smbus_event); // called when SMBus slave has been requested to send data
     24c:	82 e8       	ldi	r24, 0x82	; 130
     24e:	9b e0       	ldi	r25, 0x0B	; 11
     250:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <twi1_attachSlaveTxEvent>
    twi1_attachSlaveRxEvent(receive_smbus_event); // called when SMBus slave has received data
     254:	85 e0       	ldi	r24, 0x05	; 5
     256:	9b e0       	ldi	r25, 0x0B	; 11
     258:	0e 94 9a 15 	call	0x2b34	; 0x2b34 <twi1_attachSlaveRxEvent>
    twi1_init(false); // do not use internal pull-up a Raspberry Pi has them on board
     25c:	80 e0       	ldi	r24, 0x00	; 0
     25e:	0e 94 59 15 	call	0x2ab2	; 0x2ab2 <twi1_init>

    sei(); // Enable global interrupts to start TIMER0 and UART
     262:	78 94       	sei
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     264:	2f eb       	ldi	r18, 0xBF	; 191
     266:	84 ed       	ldi	r24, 0xD4	; 212
     268:	91 e0       	ldi	r25, 0x01	; 1
     26a:	21 50       	subi	r18, 0x01	; 1
     26c:	80 40       	sbci	r24, 0x00	; 0
     26e:	90 40       	sbci	r25, 0x00	; 0
     270:	e1 f7       	brne	.-8      	; 0x26a <setup+0x172>
     272:	00 c0       	rjmp	.+0      	; 0x274 <setup+0x17c>
     274:	00 00       	nop
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     276:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     278:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     27a:	5f 9a       	sbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     27c:	8f bf       	out	0x3f, r24	; 63

    _delay_ms(50); // wait for UART glitch to clear
    digitalWrite(DTR_DE, HIGH);  // then allow DTR pair driver to enable

    // load reference calibration
    LoadAnalogRefFromEEPROM();
     27e:	0e 94 a9 0c 	call	0x1952	; 0x1952 <LoadAnalogRefFromEEPROM>

    // Use eeprom value for rpu_address if ID was valid    
    if (check_for_eeprom_id())
     282:	0e 94 b6 0b 	call	0x176c	; 0x176c <check_for_eeprom_id>
     286:	88 23       	and	r24, r24
     288:	29 f0       	breq	.+10     	; 0x294 <setup+0x19c>
    {
        rpu_address = eeprom_read_byte((uint8_t*)(EE_RPU_ADDRESS));
     28a:	82 e3       	ldi	r24, 0x32	; 50
     28c:	90 e0       	ldi	r25, 0x00	; 0
     28e:	0e 94 25 1a 	call	0x344a	; 0x344a <eeprom_read_byte>
     292:	01 c0       	rjmp	.+2      	; 0x296 <setup+0x19e>
    }
    else
    {
        rpu_address = RPU_ADDRESS;
     294:	81 e3       	ldi	r24, 0x31	; 49
     296:	80 93 02 03 	sts	0x0302, r24	; 0x800302 <rpu_address>
    }

    // is foreign host in control? (ask over the DTR pair)
    uart_has_TTL = 0;
     29a:	10 92 05 03 	sts	0x0305, r1	; 0x800305 <uart_has_TTL>

    // load Battery Limits from EEPROM (or set defaults)
    LoadBatLimitsFromEEPROM();
     29e:	0e 94 62 0e 	call	0x1cc4	; 0x1cc4 <LoadBatLimitsFromEEPROM>

    // load Day-Night state machien values from EEPROM (or set defaults)
    LoadDayNightValuesFromEEPROM();
     2a2:	0e 94 8e 0f 	call	0x1f1c	; 0x1f1c <LoadDayNightValuesFromEEPROM>
    printf("%c", uart_output); 
#endif
#if defined(HOST_LOCKOUT)
// this will keep the host off the bus until the HOST_LOCKOUT_STATUS bit in status_byt is clear 
// status_byt is zero at this point, but this shows how to set the bit without changing other bits
    status_byt |= (1<<HOST_LOCKOUT_STATUS);
     2a6:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
     2aa:	88 60       	ori	r24, 0x08	; 8
     2ac:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
     2b0:	08 95       	ret

000002b2 <main>:
#endif
}

int main(void)
{
    setup();
     2b2:	0e 94 7c 00 	call	0xf8	; 0xf8 <setup>

    blink_started_at = millis();
     2b6:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
     2ba:	60 93 f8 02 	sts	0x02F8, r22	; 0x8002f8 <blink_started_at>
     2be:	70 93 f9 02 	sts	0x02F9, r23	; 0x8002f9 <blink_started_at+0x1>
     2c2:	80 93 fa 02 	sts	0x02FA, r24	; 0x8002fa <blink_started_at+0x2>
     2c6:	90 93 fb 02 	sts	0x02FB, r25	; 0x8002fb <blink_started_at+0x3>

    while (1) // scan time for each loop varies depending on how much of each thing needs to be done 
    {
        if (!test_mode) 
     2ca:	80 91 06 03 	lds	r24, 0x0306	; 0x800306 <test_mode>
     2ce:	81 11       	cpse	r24, r1
     2d0:	0a c0       	rjmp	.+20     	; 0x2e6 <main+0x34>
        {
            blink_on_activate();
     2d2:	0e 94 05 02 	call	0x40a	; 0x40a <blink_on_activate>
            check_Bootload_Time();
     2d6:	0e 94 b4 02 	call	0x568	; 0x568 <check_Bootload_Time>
            check_DTR();
     2da:	0e 94 57 03 	call	0x6ae	; 0x6ae <check_DTR>
            check_lockout();
     2de:	0e 94 dd 02 	call	0x5ba	; 0x5ba <check_lockout>
            check_shutdown();
     2e2:	0e 94 06 03 	call	0x60c	; 0x60c <check_shutdown>
        }
        save_rpu_addr_state();
     2e6:	0e 94 8b 0b 	call	0x1716	; 0x1716 <save_rpu_addr_state>
        check_uart();
     2ea:	0e 94 11 04 	call	0x822	; 0x822 <check_uart>
        adc_burst();
     2ee:	0e 94 d1 0b 	call	0x17a2	; 0x17a2 <adc_burst>
        CalReferancesFromI2CtoEE();
     2f2:	0e 94 e9 0c 	call	0x19d2	; 0x19d2 <CalReferancesFromI2CtoEE>
        BatLimitsFromI2CtoEE();
     2f6:	0e 94 b9 0e 	call	0x1d72	; 0x1d72 <BatLimitsFromI2CtoEE>
        check_if_alt_should_be_on();
     2fa:	0e 94 1b 0d 	call	0x1a36	; 0x1a36 <check_if_alt_should_be_on>
        DayNightValuesFromI2CtoEE();
     2fe:	0e 94 3a 10 	call	0x2074	; 0x2074 <DayNightValuesFromI2CtoEE>
        check_daynight();
     302:	0e 94 87 10 	call	0x210e	; 0x210e <check_daynight>
        handle_smbus_receive();
     306:	0e 94 0e 0b 	call	0x161c	; 0x161c <handle_smbus_receive>
    }    
     30a:	df cf       	rjmp	.-66     	; 0x2ca <main+0x18>

0000030c <connect_normal_mode>:
volatile uint8_t status_byt;

void connect_normal_mode(void)
{
    // connect the local mcu if it has talked to the rpu manager (e.g. got an address)
    if(host_is_foreign)
     30c:	80 91 f7 02 	lds	r24, 0x02F7	; 0x8002f7 <host_is_foreign>
     310:	88 23       	and	r24, r24
     312:	c1 f0       	breq	.+48     	; 0x344 <connect_normal_mode+0x38>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     314:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     316:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     318:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     31a:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     31c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     31e:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     320:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     322:	8f bf       	out	0x3f, r24	; 63
    {
        digitalWrite(RX_DE, LOW); // disallow RX pair driver to enable if FTDI_TX is low
        digitalWrite(RX_nRE, LOW);  // enable RX pair recevior to output to local MCU's RX input
        if(local_mcu_is_rpu_aware)
     324:	80 91 f6 02 	lds	r24, 0x02F6	; 0x8002f6 <local_mcu_is_rpu_aware>
     328:	88 23       	and	r24, r24
     32a:	21 f0       	breq	.+8      	; 0x334 <connect_normal_mode+0x28>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     32c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     32e:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     330:	5d 9a       	sbi	0x0b, 5	; 11
     332:	03 c0       	rjmp	.+6      	; 0x33a <connect_normal_mode+0x2e>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     334:	8f b7       	in	r24, 0x3f	; 63
     336:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     338:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     33a:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     33c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     33e:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     340:	42 9a       	sbi	0x08, 2	; 8
     342:	17 c0       	rjmp	.+46     	; 0x372 <connect_normal_mode+0x66>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     344:	8f b7       	in	r24, 0x3f	; 63
     346:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     348:	43 9a       	sbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     34a:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     34c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     34e:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     350:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     352:	8f bf       	out	0x3f, r24	; 63
     // connect both the local mcu and host/ftdi uart if mcu is rpu aware, otherwise block MCU from using the TX pair
    else
    {
        digitalWrite(RX_DE, HIGH); // allow RX pair driver to enable if FTDI_TX is low
        digitalWrite(RX_nRE, LOW);  // enable RX pair recevior to output to local MCU's RX input
        if(local_mcu_is_rpu_aware)
     354:	80 91 f6 02 	lds	r24, 0x02F6	; 0x8002f6 <local_mcu_is_rpu_aware>
     358:	88 23       	and	r24, r24
     35a:	21 f0       	breq	.+8      	; 0x364 <connect_normal_mode+0x58>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     35c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     35e:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     360:	5d 9a       	sbi	0x0b, 5	; 11
     362:	03 c0       	rjmp	.+6      	; 0x36a <connect_normal_mode+0x5e>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     364:	8f b7       	in	r24, 0x3f	; 63
     366:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     368:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     36a:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     36c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     36e:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     370:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     372:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     374:	08 95       	ret

00000376 <connect_bootload_mode>:
}

void connect_bootload_mode(void)
{
    // connect the remote host and local mcu
    if (host_is_foreign)
     376:	80 91 f7 02 	lds	r24, 0x02F7	; 0x8002f7 <host_is_foreign>
     37a:	88 23       	and	r24, r24
     37c:	81 f0       	breq	.+32     	; 0x39e <connect_bootload_mode+0x28>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     37e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     380:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     382:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     384:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     386:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     388:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     38a:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     38c:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     38e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     390:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     392:	5d 9a       	sbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     394:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     396:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     398:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     39a:	42 9a       	sbi	0x08, 2	; 8
     39c:	0f c0       	rjmp	.+30     	; 0x3bc <connect_bootload_mode+0x46>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     39e:	8f b7       	in	r24, 0x3f	; 63
     3a0:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3a2:	43 9a       	sbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3a4:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3a6:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3a8:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     3aa:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3ac:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3ae:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3b0:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3b2:	5d 9a       	sbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3b4:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3b6:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3b8:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     3ba:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3bc:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     3be:	08 95       	ret

000003c0 <connect_lockout_mode>:
}

void connect_lockout_mode(void)
{
    // lockout everything
    if (host_is_foreign)
     3c0:	80 91 f7 02 	lds	r24, 0x02F7	; 0x8002f7 <host_is_foreign>
     3c4:	88 23       	and	r24, r24
     3c6:	81 f0       	breq	.+32     	; 0x3e8 <connect_lockout_mode+0x28>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3c8:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3ca:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     3cc:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3ce:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3d0:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3d2:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3d4:	5c 9a       	sbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3d6:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3d8:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3da:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     3dc:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3de:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3e0:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3e2:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3e4:	42 9a       	sbi	0x08, 2	; 8
     3e6:	0f c0       	rjmp	.+30     	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3e8:	8f b7       	in	r24, 0x3f	; 63
     3ea:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3ec:	43 9a       	sbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3ee:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3f0:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3f2:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3f4:	5c 9a       	sbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3f6:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3f8:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3fa:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     3fc:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3fe:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     400:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     402:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     404:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     406:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     408:	08 95       	ret

0000040a <blink_on_activate>:
    }
}

// blink if the host is active, fast blink if status_byt, slow blink in lockout
void blink_on_activate(void)
{
     40a:	0f 93       	push	r16
     40c:	1f 93       	push	r17
    if (shutdown_detected) // do not blink,  power usage needs to be very stable to tell if the host has haulted. 
     40e:	80 91 f3 02 	lds	r24, 0x02F3	; 0x8002f3 <shutdown_detected>
     412:	81 11       	cpse	r24, r1
     414:	a6 c0       	rjmp	.+332    	; 0x562 <blink_on_activate+0x158>
    {
        return;
    }
    
    unsigned long kRuntime = millis() - blink_started_at;
     416:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
     41a:	00 91 f8 02 	lds	r16, 0x02F8	; 0x8002f8 <blink_started_at>
     41e:	10 91 f9 02 	lds	r17, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     422:	20 91 fa 02 	lds	r18, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     426:	30 91 fb 02 	lds	r19, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     42a:	dc 01       	movw	r26, r24
     42c:	cb 01       	movw	r24, r22
     42e:	80 1b       	sub	r24, r16
     430:	91 0b       	sbc	r25, r17
     432:	a2 0b       	sbc	r26, r18
     434:	b3 0b       	sbc	r27, r19
    
    // Remote will start with the lockout bit set so don't blink for that
    if (!(status_byt & ~(1<<HOST_LOCKOUT_STATUS) )) 
     436:	20 91 f0 02 	lds	r18, 0x02F0	; 0x8002f0 <status_byt>
     43a:	27 7f       	andi	r18, 0xF7	; 247
     43c:	09 f0       	breq	.+2      	; 0x440 <blink_on_activate+0x36>
     43e:	6d c0       	rjmp	.+218    	; 0x51a <blink_on_activate+0x110>
    {
        // blink half as fast when host is foreign
        if (host_is_foreign)
     440:	20 91 f7 02 	lds	r18, 0x02F7	; 0x8002f7 <host_is_foreign>
     444:	22 23       	and	r18, r18
     446:	21 f0       	breq	.+8      	; 0x450 <blink_on_activate+0x46>
        {
            kRuntime = kRuntime >> 1;
     448:	b6 95       	lsr	r27
     44a:	a7 95       	ror	r26
     44c:	97 95       	ror	r25
     44e:	87 95       	ror	r24
        }
        
        if ( bootloader_started  && (kRuntime > BLINK_BOOTLD_DELAY) )
     450:	20 91 ef 02 	lds	r18, 0x02EF	; 0x8002ef <bootloader_started>
     454:	22 23       	and	r18, r18
     456:	e9 f0       	breq	.+58     	; 0x492 <blink_on_activate+0x88>
     458:	8c 34       	cpi	r24, 0x4C	; 76
     45a:	91 05       	cpc	r25, r1
     45c:	a1 05       	cpc	r26, r1
     45e:	b1 05       	cpc	r27, r1
     460:	c0 f0       	brcs	.+48     	; 0x492 <blink_on_activate+0x88>
static inline __attribute__((always_inline))
void digitalToggle(uint8_t pin_num) {
    if (!badPin(pin_num)) 
    {
        // Ckeck if pin is in OUTPUT mode befor changing it
        if( ( ( (*pinMap[pin_num].ddr) >> pinMap[pin_num].bit ) & 1) == OUTPUT )  
     462:	25 9b       	sbis	0x04, 5	; 4
     464:	09 c0       	rjmp	.+18     	; 0x478 <blink_on_activate+0x6e>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     466:	93 b1       	in	r25, 0x03	; 3
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     468:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     46a:	f8 94       	cli
    {
        if (value_for_bit) 
     46c:	95 fd       	sbrc	r25, 5
     46e:	02 c0       	rjmp	.+4      	; 0x474 <blink_on_activate+0x6a>
        {
            *register_addr |= 1 << bit_offset;
     470:	2d 9a       	sbi	0x05, 5	; 5
     472:	01 c0       	rjmp	.+2      	; 0x476 <blink_on_activate+0x6c>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     474:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     476:	8f bf       	out	0x3f, r24	; 63
        {
            digitalToggle(LED_BUILTIN);
            
            // next toggle 
            blink_started_at += BLINK_BOOTLD_DELAY; 
     478:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <blink_started_at>
     47c:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     480:	a0 91 fa 02 	lds	r26, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     484:	b0 91 fb 02 	lds	r27, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     488:	85 5b       	subi	r24, 0xB5	; 181
     48a:	9f 4f       	sbci	r25, 0xFF	; 255
     48c:	af 4f       	sbci	r26, 0xFF	; 255
     48e:	bf 4f       	sbci	r27, 0xFF	; 255
     490:	60 c0       	rjmp	.+192    	; 0x552 <blink_on_activate+0x148>
        }
        else if ( lockout_active  && (kRuntime > BLINK_LOCKOUT_DELAY) )
     492:	20 91 ee 02 	lds	r18, 0x02EE	; 0x8002ee <lockout_active>
     496:	22 23       	and	r18, r18
     498:	f1 f0       	breq	.+60     	; 0x4d6 <blink_on_activate+0xcc>
     49a:	81 3d       	cpi	r24, 0xD1	; 209
     49c:	27 e0       	ldi	r18, 0x07	; 7
     49e:	92 07       	cpc	r25, r18
     4a0:	a1 05       	cpc	r26, r1
     4a2:	b1 05       	cpc	r27, r1
     4a4:	c0 f0       	brcs	.+48     	; 0x4d6 <blink_on_activate+0xcc>
static inline __attribute__((always_inline))
void digitalToggle(uint8_t pin_num) {
    if (!badPin(pin_num)) 
    {
        // Ckeck if pin is in OUTPUT mode befor changing it
        if( ( ( (*pinMap[pin_num].ddr) >> pinMap[pin_num].bit ) & 1) == OUTPUT )  
     4a6:	25 9b       	sbis	0x04, 5	; 4
     4a8:	09 c0       	rjmp	.+18     	; 0x4bc <blink_on_activate+0xb2>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     4aa:	93 b1       	in	r25, 0x03	; 3
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     4ac:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     4ae:	f8 94       	cli
    {
        if (value_for_bit) 
     4b0:	95 fd       	sbrc	r25, 5
     4b2:	02 c0       	rjmp	.+4      	; 0x4b8 <blink_on_activate+0xae>
        {
            *register_addr |= 1 << bit_offset;
     4b4:	2d 9a       	sbi	0x05, 5	; 5
     4b6:	01 c0       	rjmp	.+2      	; 0x4ba <blink_on_activate+0xb0>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     4b8:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     4ba:	8f bf       	out	0x3f, r24	; 63
        {
            digitalToggle(LED_BUILTIN);
            
            // next toggle 
            blink_started_at += BLINK_LOCKOUT_DELAY; 
     4bc:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <blink_started_at>
     4c0:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     4c4:	a0 91 fa 02 	lds	r26, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     4c8:	b0 91 fb 02 	lds	r27, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     4cc:	80 53       	subi	r24, 0x30	; 48
     4ce:	98 4f       	sbci	r25, 0xF8	; 248
     4d0:	af 4f       	sbci	r26, 0xFF	; 255
     4d2:	bf 4f       	sbci	r27, 0xFF	; 255
     4d4:	3e c0       	rjmp	.+124    	; 0x552 <blink_on_activate+0x148>
        }
        else if ( host_active  && (kRuntime > BLINK_ACTIVE_DELAY) )
     4d6:	20 91 03 03 	lds	r18, 0x0303	; 0x800303 <host_active>
     4da:	22 23       	and	r18, r18
     4dc:	09 f4       	brne	.+2      	; 0x4e0 <blink_on_activate+0xd6>
     4de:	41 c0       	rjmp	.+130    	; 0x562 <blink_on_activate+0x158>
     4e0:	85 3f       	cpi	r24, 0xF5	; 245
     4e2:	91 40       	sbci	r25, 0x01	; 1
     4e4:	a1 05       	cpc	r26, r1
     4e6:	b1 05       	cpc	r27, r1
     4e8:	e0 f1       	brcs	.+120    	; 0x562 <blink_on_activate+0x158>
static inline __attribute__((always_inline))
void digitalToggle(uint8_t pin_num) {
    if (!badPin(pin_num)) 
    {
        // Ckeck if pin is in OUTPUT mode befor changing it
        if( ( ( (*pinMap[pin_num].ddr) >> pinMap[pin_num].bit ) & 1) == OUTPUT )  
     4ea:	25 9b       	sbis	0x04, 5	; 4
     4ec:	09 c0       	rjmp	.+18     	; 0x500 <blink_on_activate+0xf6>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     4ee:	93 b1       	in	r25, 0x03	; 3
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     4f0:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     4f2:	f8 94       	cli
    {
        if (value_for_bit) 
     4f4:	95 fd       	sbrc	r25, 5
     4f6:	02 c0       	rjmp	.+4      	; 0x4fc <blink_on_activate+0xf2>
        {
            *register_addr |= 1 << bit_offset;
     4f8:	2d 9a       	sbi	0x05, 5	; 5
     4fa:	01 c0       	rjmp	.+2      	; 0x4fe <blink_on_activate+0xf4>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     4fc:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     4fe:	8f bf       	out	0x3f, r24	; 63
        {
            digitalToggle(LED_BUILTIN);
            
            // next toggle 
            blink_started_at += BLINK_ACTIVE_DELAY; 
     500:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <blink_started_at>
     504:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     508:	a0 91 fa 02 	lds	r26, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     50c:	b0 91 fb 02 	lds	r27, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     510:	8c 50       	subi	r24, 0x0C	; 12
     512:	9e 4f       	sbci	r25, 0xFE	; 254
     514:	af 4f       	sbci	r26, 0xFF	; 255
     516:	bf 4f       	sbci	r27, 0xFF	; 255
     518:	1c c0       	rjmp	.+56     	; 0x552 <blink_on_activate+0x148>
        }
        // else spin the loop
    }
    else
    {
        if ( (kRuntime > BLINK_STATUS_DELAY))
     51a:	89 3c       	cpi	r24, 0xC9	; 201
     51c:	91 05       	cpc	r25, r1
     51e:	a1 05       	cpc	r26, r1
     520:	b1 05       	cpc	r27, r1
     522:	f8 f0       	brcs	.+62     	; 0x562 <blink_on_activate+0x158>
static inline __attribute__((always_inline))
void digitalToggle(uint8_t pin_num) {
    if (!badPin(pin_num)) 
    {
        // Ckeck if pin is in OUTPUT mode befor changing it
        if( ( ( (*pinMap[pin_num].ddr) >> pinMap[pin_num].bit ) & 1) == OUTPUT )  
     524:	25 9b       	sbis	0x04, 5	; 4
     526:	09 c0       	rjmp	.+18     	; 0x53a <blink_on_activate+0x130>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     528:	93 b1       	in	r25, 0x03	; 3
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     52a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     52c:	f8 94       	cli
    {
        if (value_for_bit) 
     52e:	95 fd       	sbrc	r25, 5
     530:	02 c0       	rjmp	.+4      	; 0x536 <blink_on_activate+0x12c>
        {
            *register_addr |= 1 << bit_offset;
     532:	2d 9a       	sbi	0x05, 5	; 5
     534:	01 c0       	rjmp	.+2      	; 0x538 <blink_on_activate+0x12e>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     536:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     538:	8f bf       	out	0x3f, r24	; 63
        {
            digitalToggle(LED_BUILTIN);
            
            // next toggle 
            blink_started_at += BLINK_STATUS_DELAY; 
     53a:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <blink_started_at>
     53e:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     542:	a0 91 fa 02 	lds	r26, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     546:	b0 91 fb 02 	lds	r27, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     54a:	88 53       	subi	r24, 0x38	; 56
     54c:	9f 4f       	sbci	r25, 0xFF	; 255
     54e:	af 4f       	sbci	r26, 0xFF	; 255
     550:	bf 4f       	sbci	r27, 0xFF	; 255
     552:	80 93 f8 02 	sts	0x02F8, r24	; 0x8002f8 <blink_started_at>
     556:	90 93 f9 02 	sts	0x02F9, r25	; 0x8002f9 <blink_started_at+0x1>
     55a:	a0 93 fa 02 	sts	0x02FA, r26	; 0x8002fa <blink_started_at+0x2>
     55e:	b0 93 fb 02 	sts	0x02FB, r27	; 0x8002fb <blink_started_at+0x3>
        }
    }
}
     562:	1f 91       	pop	r17
     564:	0f 91       	pop	r16
     566:	08 95       	ret

00000568 <check_Bootload_Time>:

void check_Bootload_Time(void)
{
     568:	0f 93       	push	r16
     56a:	1f 93       	push	r17
    if (bootloader_started)
     56c:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <bootloader_started>
     570:	88 23       	and	r24, r24
     572:	01 f1       	breq	.+64     	; 0x5b4 <check_Bootload_Time+0x4c>
    {
        unsigned long kRuntime = millis() - bootloader_started_at;
     574:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
        
        if (!arduino_mode && (kRuntime > BOOTLOADER_ACTIVE))
     578:	20 91 fc 02 	lds	r18, 0x02FC	; 0x8002fc <arduino_mode>
     57c:	21 11       	cpse	r18, r1
     57e:	1a c0       	rjmp	.+52     	; 0x5b4 <check_Bootload_Time+0x4c>
     580:	00 91 e5 02 	lds	r16, 0x02E5	; 0x8002e5 <bootloader_started_at>
     584:	10 91 e6 02 	lds	r17, 0x02E6	; 0x8002e6 <bootloader_started_at+0x1>
     588:	20 91 e7 02 	lds	r18, 0x02E7	; 0x8002e7 <bootloader_started_at+0x2>
     58c:	30 91 e8 02 	lds	r19, 0x02E8	; 0x8002e8 <bootloader_started_at+0x3>
     590:	dc 01       	movw	r26, r24
     592:	cb 01       	movw	r24, r22
     594:	80 1b       	sub	r24, r16
     596:	91 0b       	sbc	r25, r17
     598:	a2 0b       	sbc	r26, r18
     59a:	b3 0b       	sbc	r27, r19
     59c:	89 33       	cpi	r24, 0x39	; 57
     59e:	91 4c       	sbci	r25, 0xC1	; 193
     5a0:	a1 40       	sbci	r26, 0x01	; 1
     5a2:	b1 05       	cpc	r27, r1
     5a4:	38 f0       	brcs	.+14     	; 0x5b4 <check_Bootload_Time+0x4c>
        {
            connect_normal_mode();
     5a6:	0e 94 86 01 	call	0x30c	; 0x30c <connect_normal_mode>
            host_active =1;
     5aa:	81 e0       	ldi	r24, 0x01	; 1
     5ac:	80 93 03 03 	sts	0x0303, r24	; 0x800303 <host_active>
            bootloader_started = 0;
     5b0:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <bootloader_started>
        }
    }
}
     5b4:	1f 91       	pop	r17
     5b6:	0f 91       	pop	r16
     5b8:	08 95       	ret

000005ba <check_lockout>:


// lockout needs to happoen for a long enough time to insure bootloading is finished,
void check_lockout(void)
{
     5ba:	0f 93       	push	r16
     5bc:	1f 93       	push	r17
    unsigned long kRuntime = millis() - lockout_started_at;
     5be:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
    
    if (!arduino_mode && ( lockout_active && (kRuntime > LOCKOUT_DELAY) ))
     5c2:	20 91 fc 02 	lds	r18, 0x02FC	; 0x8002fc <arduino_mode>
     5c6:	21 11       	cpse	r18, r1
     5c8:	1e c0       	rjmp	.+60     	; 0x606 <check_lockout+0x4c>
     5ca:	20 91 ee 02 	lds	r18, 0x02EE	; 0x8002ee <lockout_active>
     5ce:	22 23       	and	r18, r18
     5d0:	d1 f0       	breq	.+52     	; 0x606 <check_lockout+0x4c>
     5d2:	00 91 e9 02 	lds	r16, 0x02E9	; 0x8002e9 <lockout_started_at>
     5d6:	10 91 ea 02 	lds	r17, 0x02EA	; 0x8002ea <lockout_started_at+0x1>
     5da:	20 91 eb 02 	lds	r18, 0x02EB	; 0x8002eb <lockout_started_at+0x2>
     5de:	30 91 ec 02 	lds	r19, 0x02EC	; 0x8002ec <lockout_started_at+0x3>
     5e2:	dc 01       	movw	r26, r24
     5e4:	cb 01       	movw	r24, r22
     5e6:	80 1b       	sub	r24, r16
     5e8:	91 0b       	sbc	r25, r17
     5ea:	a2 0b       	sbc	r26, r18
     5ec:	b3 0b       	sbc	r27, r19
     5ee:	81 3c       	cpi	r24, 0xC1	; 193
     5f0:	94 4d       	sbci	r25, 0xD4	; 212
     5f2:	a1 40       	sbci	r26, 0x01	; 1
     5f4:	b1 05       	cpc	r27, r1
     5f6:	38 f0       	brcs	.+14     	; 0x606 <check_lockout+0x4c>
    {
        connect_normal_mode();
     5f8:	0e 94 86 01 	call	0x30c	; 0x30c <connect_normal_mode>

        host_active = 1;
     5fc:	81 e0       	ldi	r24, 0x01	; 1
     5fe:	80 93 03 03 	sts	0x0303, r24	; 0x800303 <host_active>
        lockout_active =0;
     602:	10 92 ee 02 	sts	0x02EE, r1	; 0x8002ee <lockout_active>
    }
}
     606:	1f 91       	pop	r17
     608:	0f 91       	pop	r16
     60a:	08 95       	ret

0000060c <check_shutdown>:


void check_shutdown(void)
{
     60c:	0f 93       	push	r16
     60e:	1f 93       	push	r17
    if (shutdown_started)
     610:	80 91 f2 02 	lds	r24, 0x02F2	; 0x8002f2 <shutdown_started>
     614:	88 23       	and	r24, r24
     616:	19 f1       	breq	.+70     	; 0x65e <check_shutdown+0x52>
    {
        unsigned long kRuntime = millis() - shutdown_started_at;
     618:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
        
        if ( kRuntime > SHUTDOWN_TIME)
     61c:	00 91 fd 02 	lds	r16, 0x02FD	; 0x8002fd <shutdown_started_at>
     620:	10 91 fe 02 	lds	r17, 0x02FE	; 0x8002fe <shutdown_started_at+0x1>
     624:	20 91 ff 02 	lds	r18, 0x02FF	; 0x8002ff <shutdown_started_at+0x2>
     628:	30 91 00 03 	lds	r19, 0x0300	; 0x800300 <shutdown_started_at+0x3>
     62c:	dc 01       	movw	r26, r24
     62e:	cb 01       	movw	r24, r22
     630:	80 1b       	sub	r24, r16
     632:	91 0b       	sbc	r25, r17
     634:	a2 0b       	sbc	r26, r18
     636:	b3 0b       	sbc	r27, r19
     638:	89 3e       	cpi	r24, 0xE9	; 233
     63a:	93 40       	sbci	r25, 0x03	; 3
     63c:	a1 05       	cpc	r26, r1
     63e:	b1 05       	cpc	r27, r1
     640:	98 f1       	brcs	.+102    	; 0x6a8 <check_shutdown+0x9c>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     642:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     644:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     646:	20 98       	cbi	0x04, 0	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     648:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     64a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     64c:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     64e:	28 9a       	sbi	0x05, 0	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     650:	8f bf       	out	0x3f, r24	; 63
        {
            pinMode(SHUTDOWN, INPUT);
            digitalWrite(SHUTDOWN, HIGH); // trun on a weak pullup 
            shutdown_started = 0; // set with I2C command 5
     652:	10 92 f2 02 	sts	0x02F2, r1	; 0x8002f2 <shutdown_started>
            shutdown_detected = 1; // clear when reading with I2C command 4
     656:	81 e0       	ldi	r24, 0x01	; 1
     658:	80 93 f3 02 	sts	0x02F3, r24	; 0x8002f3 <shutdown_detected>
     65c:	25 c0       	rjmp	.+74     	; 0x6a8 <check_shutdown+0x9c>
        }
    }
    else
        if (!shutdown_detected) 
     65e:	80 91 f3 02 	lds	r24, 0x02F3	; 0x8002f3 <shutdown_detected>
     662:	81 11       	cpse	r24, r1
     664:	21 c0       	rjmp	.+66     	; 0x6a8 <check_shutdown+0x9c>
        { 
            // I2C cmd set shutdown_started =1 and set shutdown_detected = 0
            // but if it is a manual event it can have a debounce time
            if( !digitalRead(SHUTDOWN) ) 
     666:	18 99       	sbic	0x03, 0	; 3
     668:	1f c0       	rjmp	.+62     	; 0x6a8 <check_shutdown+0x9c>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     66a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     66c:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     66e:	20 9a       	sbi	0x04, 0	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     670:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     672:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     674:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     676:	28 98       	cbi	0x05, 0	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     678:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     67a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     67c:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     67e:	25 9a       	sbi	0x04, 5	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     680:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     682:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     684:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     686:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     688:	8f bf       	out	0x3f, r24	; 63
            {
                pinMode(SHUTDOWN, OUTPUT);
                digitalWrite(SHUTDOWN, LOW);
                pinMode(LED_BUILTIN, OUTPUT);
                digitalWrite(LED_BUILTIN, HIGH);
                shutdown_detected = 0; // set after SHUTDOWN_TIME timer runs
     68a:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <shutdown_detected>
                shutdown_started = 1; // it is cleared after SHUTDOWN_TIME timer runs
     68e:	81 e0       	ldi	r24, 0x01	; 1
     690:	80 93 f2 02 	sts	0x02F2, r24	; 0x8002f2 <shutdown_started>
                shutdown_started_at = millis();
     694:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
     698:	60 93 fd 02 	sts	0x02FD, r22	; 0x8002fd <shutdown_started_at>
     69c:	70 93 fe 02 	sts	0x02FE, r23	; 0x8002fe <shutdown_started_at+0x1>
     6a0:	80 93 ff 02 	sts	0x02FF, r24	; 0x8002ff <shutdown_started_at+0x2>
     6a4:	90 93 00 03 	sts	0x0300, r25	; 0x800300 <shutdown_started_at+0x3>
            }
        }
}
     6a8:	1f 91       	pop	r17
     6aa:	0f 91       	pop	r16
     6ac:	08 95       	ret

000006ae <check_DTR>:

uint8_t uart_previous_byte;

void check_DTR(void)
{
    if (!host_is_foreign) 
     6ae:	80 91 f7 02 	lds	r24, 0x02F7	; 0x8002f7 <host_is_foreign>
     6b2:	81 11       	cpse	r24, r1
     6b4:	b5 c0       	rjmp	.+362    	; 0x820 <check_DTR+0x172>
    {
        if ( !digitalRead(HOST_nRTS) )  // if HOST_nRTS is set (active low) then assume avrdude wants to use the bootloader
     6b6:	4b 99       	sbic	0x09, 3	; 9
     6b8:	56 c0       	rjmp	.+172    	; 0x766 <check_DTR+0xb8>
        {
            if ( !(status_byt & (1<<HOST_LOCKOUT_STATUS)) )
     6ba:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
     6be:	83 fd       	sbrc	r24, 3
     6c0:	af c0       	rjmp	.+350    	; 0x820 <check_DTR+0x172>
            {
                if (digitalRead(HOST_nCTS))
     6c2:	4a 9b       	sbis	0x09, 2	; 9
     6c4:	05 c0       	rjmp	.+10     	; 0x6d0 <check_DTR+0x22>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     6c6:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     6c8:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     6ca:	5a 98       	cbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     6cc:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     6ce:	08 95       	ret
                { // tell the host that it is OK to use serial
                    digitalWrite(HOST_nCTS, LOW);
                }
                else
                {
                    if ( !(bootloader_started  || lockout_active || host_active || uart_has_TTL) )
     6d0:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <bootloader_started>
     6d4:	81 11       	cpse	r24, r1
     6d6:	a4 c0       	rjmp	.+328    	; 0x820 <check_DTR+0x172>
     6d8:	80 91 ee 02 	lds	r24, 0x02EE	; 0x8002ee <lockout_active>
     6dc:	81 11       	cpse	r24, r1
     6de:	a0 c0       	rjmp	.+320    	; 0x820 <check_DTR+0x172>
     6e0:	80 91 03 03 	lds	r24, 0x0303	; 0x800303 <host_active>
     6e4:	81 11       	cpse	r24, r1
     6e6:	9c c0       	rjmp	.+312    	; 0x820 <check_DTR+0x172>
     6e8:	80 91 05 03 	lds	r24, 0x0305	; 0x800305 <uart_has_TTL>
     6ec:	81 11       	cpse	r24, r1
     6ee:	98 c0       	rjmp	.+304    	; 0x820 <check_DTR+0x172>
                    {
                        // send the bootload_addres on the DTR pair when nDTR/nRTS becomes active
                        uart_started_at = millis();
     6f0:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
     6f4:	60 93 09 03 	sts	0x0309, r22	; 0x800309 <uart_started_at>
     6f8:	70 93 0a 03 	sts	0x030A, r23	; 0x80030a <uart_started_at+0x1>
     6fc:	80 93 0b 03 	sts	0x030B, r24	; 0x80030b <uart_started_at+0x2>
     700:	90 93 0c 03 	sts	0x030C, r25	; 0x80030c <uart_started_at+0x3>
                        uart_output= bootloader_address; // set by I2C, default is RPU_HOST_CONNECT
     704:	80 91 01 03 	lds	r24, 0x0301	; 0x800301 <bootloader_address>
     708:	80 93 07 03 	sts	0x0307, r24	; 0x800307 <uart_output>
                        printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 )  ); 
     70c:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
     710:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
     714:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
     718:	30 e0       	ldi	r19, 0x00	; 0
     71a:	20 95       	com	r18
     71c:	30 95       	com	r19
     71e:	2a 70       	andi	r18, 0x0A	; 10
     720:	33 27       	eor	r19, r19
     722:	64 e0       	ldi	r22, 0x04	; 4
     724:	22 0f       	add	r18, r18
     726:	33 1f       	adc	r19, r19
     728:	6a 95       	dec	r22
     72a:	e1 f7       	brne	.-8      	; 0x724 <check_DTR+0x76>
     72c:	89 2f       	mov	r24, r25
     72e:	90 e0       	ldi	r25, 0x00	; 0
     730:	80 95       	com	r24
     732:	90 95       	com	r25
     734:	80 75       	andi	r24, 0x50	; 80
     736:	99 27       	eor	r25, r25
     738:	74 e0       	ldi	r23, 0x04	; 4
     73a:	95 95       	asr	r25
     73c:	87 95       	ror	r24
     73e:	7a 95       	dec	r23
     740:	e1 f7       	brne	.-8      	; 0x73a <check_DTR+0x8c>
     742:	82 2b       	or	r24, r18
     744:	93 2b       	or	r25, r19
     746:	9f 93       	push	r25
     748:	8f 93       	push	r24
     74a:	1f 92       	push	r1
     74c:	4f 93       	push	r20
     74e:	86 e1       	ldi	r24, 0x16	; 22
     750:	91 e0       	ldi	r25, 0x01	; 1
     752:	9f 93       	push	r25
     754:	8f 93       	push	r24
     756:	0e 94 7e 17 	call	0x2efc	; 0x2efc <printf>
                        uart_has_TTL = 1;
     75a:	81 e0       	ldi	r24, 0x01	; 1
     75c:	80 93 05 03 	sts	0x0305, r24	; 0x800305 <uart_has_TTL>
                        localhost_active = 1;
     760:	80 93 f1 02 	sts	0x02F1, r24	; 0x8002f1 <localhost_active>
     764:	57 c0       	rjmp	.+174    	; 0x814 <check_DTR+0x166>
                }
            }
        }
        else
        {
            if ( host_active && localhost_active && (!uart_has_TTL) && (!bootloader_started) && (!lockout_active) )
     766:	80 91 03 03 	lds	r24, 0x0303	; 0x800303 <host_active>
     76a:	88 23       	and	r24, r24
     76c:	09 f4       	brne	.+2      	; 0x770 <check_DTR+0xc2>
     76e:	58 c0       	rjmp	.+176    	; 0x820 <check_DTR+0x172>
     770:	80 91 f1 02 	lds	r24, 0x02F1	; 0x8002f1 <localhost_active>
     774:	88 23       	and	r24, r24
     776:	09 f4       	brne	.+2      	; 0x77a <check_DTR+0xcc>
     778:	53 c0       	rjmp	.+166    	; 0x820 <check_DTR+0x172>
     77a:	80 91 05 03 	lds	r24, 0x0305	; 0x800305 <uart_has_TTL>
     77e:	81 11       	cpse	r24, r1
     780:	4f c0       	rjmp	.+158    	; 0x820 <check_DTR+0x172>
     782:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <bootloader_started>
     786:	81 11       	cpse	r24, r1
     788:	4b c0       	rjmp	.+150    	; 0x820 <check_DTR+0x172>
     78a:	80 91 ee 02 	lds	r24, 0x02EE	; 0x8002ee <lockout_active>
     78e:	81 11       	cpse	r24, r1
     790:	47 c0       	rjmp	.+142    	; 0x820 <check_DTR+0x172>
            {
                // send a byte on the DTR pair when FTDI_nDTR is first non-active
                uart_started_at = millis();
     792:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
     796:	60 93 09 03 	sts	0x0309, r22	; 0x800309 <uart_started_at>
     79a:	70 93 0a 03 	sts	0x030A, r23	; 0x80030a <uart_started_at+0x1>
     79e:	80 93 0b 03 	sts	0x030B, r24	; 0x80030b <uart_started_at+0x2>
     7a2:	90 93 0c 03 	sts	0x030C, r25	; 0x80030c <uart_started_at+0x3>
                uart_output= RPU_HOST_DISCONNECT;
     7a6:	8f ec       	ldi	r24, 0xCF	; 207
     7a8:	80 93 07 03 	sts	0x0307, r24	; 0x800307 <uart_output>
                printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
     7ac:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
     7b0:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
     7b4:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
     7b8:	30 e0       	ldi	r19, 0x00	; 0
     7ba:	20 95       	com	r18
     7bc:	30 95       	com	r19
     7be:	2a 70       	andi	r18, 0x0A	; 10
     7c0:	33 27       	eor	r19, r19
     7c2:	84 e0       	ldi	r24, 0x04	; 4
     7c4:	22 0f       	add	r18, r18
     7c6:	33 1f       	adc	r19, r19
     7c8:	8a 95       	dec	r24
     7ca:	e1 f7       	brne	.-8      	; 0x7c4 <check_DTR+0x116>
     7cc:	89 2f       	mov	r24, r25
     7ce:	90 e0       	ldi	r25, 0x00	; 0
     7d0:	80 95       	com	r24
     7d2:	90 95       	com	r25
     7d4:	80 75       	andi	r24, 0x50	; 80
     7d6:	99 27       	eor	r25, r25
     7d8:	54 e0       	ldi	r21, 0x04	; 4
     7da:	95 95       	asr	r25
     7dc:	87 95       	ror	r24
     7de:	5a 95       	dec	r21
     7e0:	e1 f7       	brne	.-8      	; 0x7da <check_DTR+0x12c>
     7e2:	82 2b       	or	r24, r18
     7e4:	93 2b       	or	r25, r19
     7e6:	9f 93       	push	r25
     7e8:	8f 93       	push	r24
     7ea:	1f 92       	push	r1
     7ec:	4f 93       	push	r20
     7ee:	86 e1       	ldi	r24, 0x16	; 22
     7f0:	91 e0       	ldi	r25, 0x01	; 1
     7f2:	9f 93       	push	r25
     7f4:	8f 93       	push	r24
     7f6:	0e 94 7e 17 	call	0x2efc	; 0x2efc <printf>
                uart_has_TTL = 1;
     7fa:	81 e0       	ldi	r24, 0x01	; 1
     7fc:	80 93 05 03 	sts	0x0305, r24	; 0x800305 <uart_has_TTL>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     800:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     802:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     804:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     806:	8f bf       	out	0x3f, r24	; 63
                digitalWrite(LED_BUILTIN, HIGH);
                localhost_active = 0;
     808:	10 92 f1 02 	sts	0x02F1, r1	; 0x8002f1 <localhost_active>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     80c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     80e:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     810:	5a 9a       	sbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     812:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     814:	0f 90       	pop	r0
     816:	0f 90       	pop	r0
     818:	0f 90       	pop	r0
     81a:	0f 90       	pop	r0
     81c:	0f 90       	pop	r0
     81e:	0f 90       	pop	r0
     820:	08 95       	ret

00000822 <check_uart>:

     Both I2C events and nRTS events (e.g., check_DTR) place state changes on 
     the DTR pair. This function drives those state changes.
*/
void check_uart(void)
{
     822:	4f 92       	push	r4
     824:	5f 92       	push	r5
     826:	6f 92       	push	r6
     828:	7f 92       	push	r7
     82a:	8f 92       	push	r8
     82c:	9f 92       	push	r9
     82e:	af 92       	push	r10
     830:	bf 92       	push	r11
     832:	cf 92       	push	r12
     834:	df 92       	push	r13
     836:	ef 92       	push	r14
     838:	ff 92       	push	r15
     83a:	0f 93       	push	r16
     83c:	1f 93       	push	r17
     83e:	cf 93       	push	r28
     840:	df 93       	push	r29
    unsigned long kRuntime = millis() - uart_started_at;
     842:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
 
    if ( uart_has_TTL && (kRuntime > UART_TTL) )
     846:	20 91 05 03 	lds	r18, 0x0305	; 0x800305 <uart_has_TTL>
     84a:	22 23       	and	r18, r18
     84c:	d9 f0       	breq	.+54     	; 0x884 <check_uart+0x62>
     84e:	40 90 09 03 	lds	r4, 0x0309	; 0x800309 <uart_started_at>
     852:	50 90 0a 03 	lds	r5, 0x030A	; 0x80030a <uart_started_at+0x1>
     856:	60 90 0b 03 	lds	r6, 0x030B	; 0x80030b <uart_started_at+0x2>
     85a:	70 90 0c 03 	lds	r7, 0x030C	; 0x80030c <uart_started_at+0x3>
     85e:	dc 01       	movw	r26, r24
     860:	cb 01       	movw	r24, r22
     862:	84 19       	sub	r24, r4
     864:	95 09       	sbc	r25, r5
     866:	a6 09       	sbc	r26, r6
     868:	b7 09       	sbc	r27, r7
     86a:	85 3f       	cpi	r24, 0xF5	; 245
     86c:	91 40       	sbci	r25, 0x01	; 1
     86e:	a1 05       	cpc	r26, r1
     870:	b1 05       	cpc	r27, r1
     872:	40 f0       	brcs	.+16     	; 0x884 <check_uart+0x62>
    { // perhaps the DTR line is stuck (e.g. pulled low) so may need to time out
        status_byt &= (1<<DTR_READBACK_TIMEOUT);
     874:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
     878:	81 70       	andi	r24, 0x01	; 1
     87a:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
        uart_has_TTL = 0;
     87e:	10 92 05 03 	sts	0x0305, r1	; 0x800305 <uart_has_TTL>
     882:	cd c1       	rjmp	.+922    	; 0xc1e <__stack+0x31f>
    }
    else
    {
        if ( uart0_available() )
     884:	0e 94 28 12 	call	0x2450	; 0x2450 <uart0_available>
     888:	89 2b       	or	r24, r25
     88a:	09 f4       	brne	.+2      	; 0x88e <check_uart+0x6c>
     88c:	c8 c1       	rjmp	.+912    	; 0xc1e <__stack+0x31f>
        {
            uint8_t input;
            input = (uint8_t)(getchar());
     88e:	80 91 bc 03 	lds	r24, 0x03BC	; 0x8003bc <__iob>
     892:	90 91 bd 03 	lds	r25, 0x03BD	; 0x8003bd <__iob+0x1>
     896:	0e 94 40 17 	call	0x2e80	; 0x2e80 <fgetc>
            
            // The test interface can glitch the DTR pair, so a check byte is used to make 
            // sure the data is real and not caused by testing.
            // how the check byte was made:   ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) 
            // do that to the previous input to see if this input is a valid check.
            if (  (input ==  ( (~uart_previous_byte & 0x0A) << 4 | (~uart_previous_byte & 0x50) >> 4 ) )  )
     89a:	60 91 08 03 	lds	r22, 0x0308	; 0x800308 <uart_previous_byte>
     89e:	26 2f       	mov	r18, r22
     8a0:	30 e0       	ldi	r19, 0x00	; 0
     8a2:	20 95       	com	r18
     8a4:	30 95       	com	r19
     8a6:	a9 01       	movw	r20, r18
     8a8:	4a 70       	andi	r20, 0x0A	; 10
     8aa:	55 27       	eor	r21, r21
     8ac:	74 e0       	ldi	r23, 0x04	; 4
     8ae:	44 0f       	add	r20, r20
     8b0:	55 1f       	adc	r21, r21
     8b2:	7a 95       	dec	r23
     8b4:	e1 f7       	brne	.-8      	; 0x8ae <check_uart+0x8c>
     8b6:	20 75       	andi	r18, 0x50	; 80
     8b8:	33 27       	eor	r19, r19
     8ba:	e4 e0       	ldi	r30, 0x04	; 4
     8bc:	35 95       	asr	r19
     8be:	27 95       	ror	r18
     8c0:	ea 95       	dec	r30
     8c2:	e1 f7       	brne	.-8      	; 0x8bc <check_uart+0x9a>
     8c4:	24 2b       	or	r18, r20
     8c6:	35 2b       	or	r19, r21
     8c8:	ac 01       	movw	r20, r24
     8ca:	55 27       	eor	r21, r21
     8cc:	24 17       	cp	r18, r20
     8ce:	35 07       	cpc	r19, r21
     8d0:	39 f4       	brne	.+14     	; 0x8e0 <check_uart+0xbe>
            {
                input = uart_previous_byte; // replace input with the valid byte. 
                uart_previous_byte = 0; 
     8d2:	10 92 08 03 	sts	0x0308, r1	; 0x800308 <uart_previous_byte>
            

            // was this byte sent with the local DTR pair driver, if so the status_byt may need update
            // and the lockout from a local host needs to be treated differently
            // need to ignore the local host's nRTS if getting control from a remote host
            if ( uart_has_TTL )
     8d6:	80 91 05 03 	lds	r24, 0x0305	; 0x800305 <uart_has_TTL>
     8da:	81 11       	cpse	r24, r1
     8dc:	04 c0       	rjmp	.+8      	; 0x8e6 <check_uart+0xc4>
     8de:	0f c0       	rjmp	.+30     	; 0x8fe <check_uart+0xdc>
                input = uart_previous_byte; // replace input with the valid byte. 
                uart_previous_byte = 0; 
            }
            else
            {
                uart_previous_byte = input; // this byte may be a state change or a glitch
     8e0:	80 93 08 03 	sts	0x0308, r24	; 0x800308 <uart_previous_byte>
                return;
     8e4:	9c c1       	rjmp	.+824    	; 0xc1e <__stack+0x31f>
            // was this byte sent with the local DTR pair driver, if so the status_byt may need update
            // and the lockout from a local host needs to be treated differently
            // need to ignore the local host's nRTS if getting control from a remote host
            if ( uart_has_TTL )
            {
                if(input != uart_output) 
     8e6:	80 91 07 03 	lds	r24, 0x0307	; 0x800307 <uart_output>
     8ea:	68 17       	cp	r22, r24
     8ec:	29 f0       	breq	.+10     	; 0x8f8 <check_uart+0xd6>
                { // sent byte did not match.
                    status_byt &= (1<<DTR_READBACK_NOT_MATCH);
     8ee:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
     8f2:	84 70       	andi	r24, 0x04	; 4
     8f4:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
                }
                uart_has_TTL = 0;
     8f8:	10 92 05 03 	sts	0x0305, r1	; 0x800305 <uart_has_TTL>
     8fc:	04 c0       	rjmp	.+8      	; 0x906 <__stack+0x7>
                host_is_foreign = 0;
            }
            else
            {
                if (localhost_active)
     8fe:	80 91 f1 02 	lds	r24, 0x02F1	; 0x8002f1 <localhost_active>
     902:	88 23       	and	r24, r24
     904:	19 f0       	breq	.+6      	; 0x90c <__stack+0xd>
                {
                    host_is_foreign = 0; // used to connect the host
     906:	10 92 f7 02 	sts	0x02F7, r1	; 0x8002f7 <host_is_foreign>
     90a:	03 c0       	rjmp	.+6      	; 0x912 <__stack+0x13>
                }
                else
                {
                    host_is_foreign = 1; // used to lockout the host
     90c:	81 e0       	ldi	r24, 0x01	; 1
     90e:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <host_is_foreign>
                }
            }

            if (input == RPU_NORMAL_MODE) // end the lockout or bootloader if it was set.
     912:	61 11       	cpse	r22, r1
     914:	27 c0       	rjmp	.+78     	; 0x964 <__stack+0x65>
            { 
                lockout_started_at = millis() - LOCKOUT_DELAY;
     916:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
     91a:	dc 01       	movw	r26, r24
     91c:	cb 01       	movw	r24, r22
     91e:	80 5c       	subi	r24, 0xC0	; 192
     920:	94 4d       	sbci	r25, 0xD4	; 212
     922:	a1 40       	sbci	r26, 0x01	; 1
     924:	b1 09       	sbc	r27, r1
     926:	80 93 e9 02 	sts	0x02E9, r24	; 0x8002e9 <lockout_started_at>
     92a:	90 93 ea 02 	sts	0x02EA, r25	; 0x8002ea <lockout_started_at+0x1>
     92e:	a0 93 eb 02 	sts	0x02EB, r26	; 0x8002eb <lockout_started_at+0x2>
     932:	b0 93 ec 02 	sts	0x02EC, r27	; 0x8002ec <lockout_started_at+0x3>
                bootloader_started_at = millis() - BOOTLOADER_ACTIVE;
     936:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
     93a:	dc 01       	movw	r26, r24
     93c:	cb 01       	movw	r24, r22
     93e:	88 53       	subi	r24, 0x38	; 56
     940:	91 4c       	sbci	r25, 0xC1	; 193
     942:	a1 40       	sbci	r26, 0x01	; 1
     944:	b1 09       	sbc	r27, r1
     946:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <bootloader_started_at>
     94a:	90 93 e6 02 	sts	0x02E6, r25	; 0x8002e6 <bootloader_started_at+0x1>
     94e:	a0 93 e7 02 	sts	0x02E7, r26	; 0x8002e7 <bootloader_started_at+0x2>
     952:	b0 93 e8 02 	sts	0x02E8, r27	; 0x8002e8 <bootloader_started_at+0x3>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     956:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     958:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     95a:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     95c:	8f bf       	out	0x3f, r24	; 63
                digitalWrite(LED_BUILTIN, LOW);
                arduino_mode = 0;
     95e:	10 92 fc 02 	sts	0x02FC, r1	; 0x8002fc <arduino_mode>
     962:	36 c1       	rjmp	.+620    	; 0xbd0 <__stack+0x2d1>
                blink_started_at = millis();
                return;
            }
            if (input == RPU_ARDUINO_MODE) 
     964:	6f 3f       	cpi	r22, 0xFF	; 255
     966:	31 f4       	brne	.+12     	; 0x974 <__stack+0x75>
            {
                arduino_mode_started = 0;
     968:	10 92 04 03 	sts	0x0304, r1	; 0x800304 <arduino_mode_started>
                arduino_mode = 1;
     96c:	81 e0       	ldi	r24, 0x01	; 1
     96e:	80 93 fc 02 	sts	0x02FC, r24	; 0x8002fc <arduino_mode>
                return;
     972:	55 c1       	rjmp	.+682    	; 0xc1e <__stack+0x31f>
            }
            if (input == RPU_START_TEST_MODE) 
     974:	61 30       	cpi	r22, 0x01	; 1
     976:	09 f0       	breq	.+2      	; 0x97a <__stack+0x7b>
     978:	6f c0       	rjmp	.+222    	; 0xa58 <__stack+0x159>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     97a:	f9 b1       	in	r31, 0x09	; 9
     97c:	e9 b1       	in	r30, 0x09	; 9
     97e:	56 b1       	in	r21, 0x06	; 6
     980:	49 b1       	in	r20, 0x09	; 9
     982:	39 b1       	in	r19, 0x09	; 9
     984:	89 b1       	in	r24, 0x09	; 9
     986:	29 b1       	in	r18, 0x09	; 9
     988:	76 b1       	in	r23, 0x06	; 6
            {
                // fill transceiver_state with HOST_nRTS:HOST_nCTS:TX_nRE:TX_DE:DTR_nRE:DTR_DE:RX_nRE:RX_DE
                transceiver_state = (digitalRead(HOST_nRTS)<<7) | (digitalRead(HOST_nCTS)<<6) |  (digitalRead(TX_nRE)<<5) | (digitalRead(TX_DE)<<4) | (digitalRead(DTR_nRE)<<3) | (digitalRead(DTR_DE)<<2) | (digitalRead(RX_nRE)<<1) | (digitalRead(RX_DE));
     98a:	90 e0       	ldi	r25, 0x00	; 0
     98c:	88 0f       	add	r24, r24
     98e:	89 2f       	mov	r24, r25
     990:	88 1f       	adc	r24, r24
     992:	99 0b       	sbc	r25, r25
     994:	88 0f       	add	r24, r24
     996:	99 1f       	adc	r25, r25
     998:	88 0f       	add	r24, r24
     99a:	99 1f       	adc	r25, r25
     99c:	73 fb       	bst	r23, 3
     99e:	99 27       	eor	r25, r25
     9a0:	90 f9       	bld	r25, 0
     9a2:	89 2b       	or	r24, r25
     9a4:	f3 fb       	bst	r31, 3
     9a6:	aa 24       	eor	r10, r10
     9a8:	a0 f8       	bld	r10, 0
     9aa:	b1 2c       	mov	r11, r1
     9ac:	b6 94       	lsr	r11
     9ae:	ba 2c       	mov	r11, r10
     9b0:	aa 24       	eor	r10, r10
     9b2:	b7 94       	ror	r11
     9b4:	a7 94       	ror	r10
     9b6:	a8 2a       	or	r10, r24
     9b8:	e2 fb       	bst	r30, 2
     9ba:	cc 24       	eor	r12, r12
     9bc:	c0 f8       	bld	r12, 0
     9be:	d1 2c       	mov	r13, r1
     9c0:	d6 e0       	ldi	r29, 0x06	; 6
     9c2:	cc 0c       	add	r12, r12
     9c4:	dd 1c       	adc	r13, r13
     9c6:	da 95       	dec	r29
     9c8:	e1 f7       	brne	.-8      	; 0x9c2 <__stack+0xc3>
     9ca:	ca 28       	or	r12, r10
     9cc:	52 fb       	bst	r21, 2
     9ce:	ee 24       	eor	r14, r14
     9d0:	e0 f8       	bld	r14, 0
     9d2:	f1 2c       	mov	r15, r1
     9d4:	15 e0       	ldi	r17, 0x05	; 5
     9d6:	ee 0c       	add	r14, r14
     9d8:	ff 1c       	adc	r15, r15
     9da:	1a 95       	dec	r17
     9dc:	e1 f7       	brne	.-8      	; 0x9d6 <__stack+0xd7>
     9de:	ec 28       	or	r14, r12
     9e0:	45 fb       	bst	r20, 5
     9e2:	00 27       	eor	r16, r16
     9e4:	00 f9       	bld	r16, 0
     9e6:	10 e0       	ldi	r17, 0x00	; 0
     9e8:	84 e0       	ldi	r24, 0x04	; 4
     9ea:	00 0f       	add	r16, r16
     9ec:	11 1f       	adc	r17, r17
     9ee:	8a 95       	dec	r24
     9f0:	e1 f7       	brne	.-8      	; 0x9ea <__stack+0xeb>
     9f2:	0e 29       	or	r16, r14
     9f4:	36 fb       	bst	r19, 6
     9f6:	33 27       	eor	r19, r19
     9f8:	30 f9       	bld	r19, 0
     9fa:	c3 2f       	mov	r28, r19
     9fc:	80 e0       	ldi	r24, 0x00	; 0
     9fe:	d8 2f       	mov	r29, r24
     a00:	93 e0       	ldi	r25, 0x03	; 3
     a02:	cc 0f       	add	r28, r28
     a04:	dd 1f       	adc	r29, r29
     a06:	9a 95       	dec	r25
     a08:	e1 f7       	brne	.-8      	; 0xa02 <__stack+0x103>
     a0a:	c0 2b       	or	r28, r16
     a0c:	24 fb       	bst	r18, 4
     a0e:	88 24       	eor	r8, r8
     a10:	80 f8       	bld	r8, 0
     a12:	91 2c       	mov	r9, r1
     a14:	88 0c       	add	r8, r8
     a16:	99 1c       	adc	r9, r9
     a18:	8c 2a       	or	r8, r28
     a1a:	80 92 f4 02 	sts	0x02F4, r8	; 0x8002f4 <transceiver_state>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a1e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a20:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a22:	2b 98       	cbi	0x05, 3	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a24:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a26:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a28:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     a2a:	42 9a       	sbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a2c:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a2e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a30:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a32:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a34:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a36:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a38:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a3a:	5f 98       	cbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a3c:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a3e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a40:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     a42:	5c 9a       	sbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a44:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a46:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a48:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a4a:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a4c:	8f bf       	out	0x3f, r24	; 63
                // DTR_nRE active would block uart from seeing RPU_END_TEST_MODE
                digitalWrite(DTR_DE, LOW); 
                digitalWrite(RX_nRE, HIGH);
                digitalWrite(RX_DE, LOW);

                test_mode_started = 0;
     a4e:	10 92 ed 02 	sts	0x02ED, r1	; 0x8002ed <test_mode_started>
                test_mode = 1;
     a52:	60 93 06 03 	sts	0x0306, r22	; 0x800306 <test_mode>
                return;
     a56:	e3 c0       	rjmp	.+454    	; 0xc1e <__stack+0x31f>
            }
            if (input == RPU_END_TEST_MODE) 
     a58:	6e 3f       	cpi	r22, 0xFE	; 254
     a5a:	09 f0       	breq	.+2      	; 0xa5e <__stack+0x15f>
     a5c:	76 c0       	rjmp	.+236    	; 0xb4a <__stack+0x24b>
            {
                // recover transceiver controls
                digitalWrite(HOST_nRTS, ( (transceiver_state>>7) & 0x01) );
     a5e:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     a62:	88 1f       	adc	r24, r24
     a64:	88 27       	eor	r24, r24
     a66:	88 1f       	adc	r24, r24
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a68:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a6a:	f8 94       	cli
    {
        if (value_for_bit) 
     a6c:	88 23       	and	r24, r24
     a6e:	11 f0       	breq	.+4      	; 0xa74 <__stack+0x175>
        {
            *register_addr |= 1 << bit_offset;
     a70:	5b 9a       	sbi	0x0b, 3	; 11
     a72:	01 c0       	rjmp	.+2      	; 0xa76 <__stack+0x177>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a74:	5b 98       	cbi	0x0b, 3	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a76:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     a78:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     a7c:	86 fb       	bst	r24, 6
     a7e:	88 27       	eor	r24, r24
     a80:	80 f9       	bld	r24, 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a82:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a84:	f8 94       	cli
    {
        if (value_for_bit) 
     a86:	88 23       	and	r24, r24
     a88:	11 f0       	breq	.+4      	; 0xa8e <__stack+0x18f>
        {
            *register_addr |= 1 << bit_offset;
     a8a:	5a 9a       	sbi	0x0b, 2	; 11
     a8c:	01 c0       	rjmp	.+2      	; 0xa90 <__stack+0x191>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a8e:	5a 98       	cbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a90:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     a92:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     a96:	85 fb       	bst	r24, 5
     a98:	88 27       	eor	r24, r24
     a9a:	80 f9       	bld	r24, 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a9c:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a9e:	f8 94       	cli
    {
        if (value_for_bit) 
     aa0:	88 23       	and	r24, r24
     aa2:	11 f0       	breq	.+4      	; 0xaa8 <__stack+0x1a9>
        {
            *register_addr |= 1 << bit_offset;
     aa4:	42 9a       	sbi	0x08, 2	; 8
     aa6:	01 c0       	rjmp	.+2      	; 0xaaa <__stack+0x1ab>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     aa8:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     aaa:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     aac:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     ab0:	82 95       	swap	r24
     ab2:	81 70       	andi	r24, 0x01	; 1
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     ab4:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     ab6:	f8 94       	cli
    {
        if (value_for_bit) 
     ab8:	88 23       	and	r24, r24
     aba:	11 f0       	breq	.+4      	; 0xac0 <__stack+0x1c1>
        {
            *register_addr |= 1 << bit_offset;
     abc:	5d 9a       	sbi	0x0b, 5	; 11
     abe:	01 c0       	rjmp	.+2      	; 0xac2 <__stack+0x1c3>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     ac0:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     ac2:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     ac4:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     ac8:	83 fb       	bst	r24, 3
     aca:	88 27       	eor	r24, r24
     acc:	80 f9       	bld	r24, 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     ace:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     ad0:	f8 94       	cli
    {
        if (value_for_bit) 
     ad2:	88 23       	and	r24, r24
     ad4:	11 f0       	breq	.+4      	; 0xada <__stack+0x1db>
        {
            *register_addr |= 1 << bit_offset;
     ad6:	5e 9a       	sbi	0x0b, 6	; 11
     ad8:	01 c0       	rjmp	.+2      	; 0xadc <__stack+0x1dd>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     ada:	5e 98       	cbi	0x0b, 6	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     adc:	9f bf       	out	0x3f, r25	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     ade:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     ae0:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     ae2:	59 9a       	sbi	0x0b, 1	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     ae4:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     ae6:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     ae8:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     aea:	51 98       	cbi	0x0a, 1	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     aec:	8f bf       	out	0x3f, r24	; 63
                // DTR_nRE is always active... but
                digitalWrite(DTR_nRE, ( (transceiver_state>>3) & 0x01) );
                // the I2C command fnEndTestMode() sets the DTR_TXD pin and turns on the UART... but
                digitalWrite(DTR_TXD,HIGH); // strong pullup
                pinMode(DTR_TXD,INPUT); // the DTR pair driver will see a weak pullup when UART starts
                UCSR0B |= (1<<RXEN0)|(1<<TXEN0); // turn on UART
     aee:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
     af2:	88 61       	ori	r24, 0x18	; 24
     af4:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
     af8:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     afc:	82 fb       	bst	r24, 2
     afe:	88 27       	eor	r24, r24
     b00:	80 f9       	bld	r24, 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     b02:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b04:	f8 94       	cli
    {
        if (value_for_bit) 
     b06:	88 23       	and	r24, r24
     b08:	11 f0       	breq	.+4      	; 0xb0e <__stack+0x20f>
        {
            *register_addr |= 1 << bit_offset;
     b0a:	5f 9a       	sbi	0x0b, 7	; 11
     b0c:	01 c0       	rjmp	.+2      	; 0xb10 <__stack+0x211>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     b0e:	5f 98       	cbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b10:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     b12:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     b16:	86 95       	lsr	r24
     b18:	81 70       	andi	r24, 0x01	; 1
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     b1a:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b1c:	f8 94       	cli
    {
        if (value_for_bit) 
     b1e:	88 23       	and	r24, r24
     b20:	11 f0       	breq	.+4      	; 0xb26 <__stack+0x227>
        {
            *register_addr |= 1 << bit_offset;
     b22:	5c 9a       	sbi	0x0b, 4	; 11
     b24:	01 c0       	rjmp	.+2      	; 0xb28 <__stack+0x229>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     b26:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b28:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     b2a:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     b2e:	81 70       	andi	r24, 0x01	; 1
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     b30:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b32:	f8 94       	cli
    {
        if (value_for_bit) 
     b34:	88 23       	and	r24, r24
     b36:	11 f0       	breq	.+4      	; 0xb3c <__stack+0x23d>
        {
            *register_addr |= 1 << bit_offset;
     b38:	43 9a       	sbi	0x08, 3	; 8
     b3a:	01 c0       	rjmp	.+2      	; 0xb3e <__stack+0x23f>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     b3c:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b3e:	9f bf       	out	0x3f, r25	; 63
                digitalWrite(DTR_DE, ( (transceiver_state>>2) & 0x01) );
                digitalWrite(RX_nRE, ( (transceiver_state>>1) & 0x01) );
                digitalWrite(RX_DE, ( (transceiver_state) & 0x01) );

                test_mode_started = 0;
     b40:	10 92 ed 02 	sts	0x02ED, r1	; 0x8002ed <test_mode_started>
                test_mode = 0;
     b44:	10 92 06 03 	sts	0x0306, r1	; 0x800306 <test_mode>
                return;
     b48:	6a c0       	rjmp	.+212    	; 0xc1e <__stack+0x31f>
            }
            if (input == rpu_address) // that is my local address
     b4a:	80 91 02 03 	lds	r24, 0x0302	; 0x800302 <rpu_address>
     b4e:	68 13       	cpse	r22, r24
     b50:	2a c0       	rjmp	.+84     	; 0xba6 <__stack+0x2a7>
            {
                connect_bootload_mode();
     b52:	0e 94 bb 01 	call	0x376	; 0x376 <connect_bootload_mode>

                // start the bootloader
                bootloader_started = 1;
     b56:	81 e0       	ldi	r24, 0x01	; 1
     b58:	80 93 ef 02 	sts	0x02EF, r24	; 0x8002ef <bootloader_started>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     b5c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b5e:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     b60:	2a 98       	cbi	0x05, 2	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b62:	8f bf       	out	0x3f, r24	; 63
     b64:	8f e5       	ldi	r24, 0x5F	; 95
     b66:	9a ee       	ldi	r25, 0xEA	; 234
     b68:	01 97       	sbiw	r24, 0x01	; 1
     b6a:	f1 f7       	brne	.-4      	; 0xb68 <__stack+0x269>
     b6c:	00 c0       	rjmp	.+0      	; 0xb6e <__stack+0x26f>
     b6e:	00 00       	nop
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     b70:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b72:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     b74:	2a 9a       	sbi	0x05, 2	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b76:	8f bf       	out	0x3f, r24	; 63
                digitalWrite(MGR_nSS, LOW);   // nSS goes through a open collector buffer to nRESET
                _delay_ms(20);  // hold reset low for a short time 
                digitalWrite(MGR_nSS, HIGH); // this will release the buffer with open colllector on MCU nRESET.
                local_mcu_is_rpu_aware = 0; // after a reset it may be loaded with new software
     b78:	10 92 f6 02 	sts	0x02F6, r1	; 0x8002f6 <local_mcu_is_rpu_aware>
                blink_started_at = millis();
     b7c:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
     b80:	60 93 f8 02 	sts	0x02F8, r22	; 0x8002f8 <blink_started_at>
     b84:	70 93 f9 02 	sts	0x02F9, r23	; 0x8002f9 <blink_started_at+0x1>
     b88:	80 93 fa 02 	sts	0x02FA, r24	; 0x8002fa <blink_started_at+0x2>
     b8c:	90 93 fb 02 	sts	0x02FB, r25	; 0x8002fb <blink_started_at+0x3>
                bootloader_started_at = millis();
     b90:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
     b94:	60 93 e5 02 	sts	0x02E5, r22	; 0x8002e5 <bootloader_started_at>
     b98:	70 93 e6 02 	sts	0x02E6, r23	; 0x8002e6 <bootloader_started_at+0x1>
     b9c:	80 93 e7 02 	sts	0x02E7, r24	; 0x8002e7 <bootloader_started_at+0x2>
     ba0:	90 93 e8 02 	sts	0x02E8, r25	; 0x8002e8 <bootloader_started_at+0x3>
                return;
     ba4:	3c c0       	rjmp	.+120    	; 0xc1e <__stack+0x31f>
            }
            if (input <= 0x7F) // values > 0x80 are for a host disconnect e.g. the bitwise negation of an RPU_ADDRESS
     ba6:	67 fd       	sbrc	r22, 7
     ba8:	1e c0       	rjmp	.+60     	; 0xbe6 <__stack+0x2e7>
            {  
                lockout_active =1;
     baa:	81 e0       	ldi	r24, 0x01	; 1
     bac:	80 93 ee 02 	sts	0x02EE, r24	; 0x8002ee <lockout_active>
                bootloader_started = 0;
     bb0:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <bootloader_started>
                host_active =0;
     bb4:	10 92 03 03 	sts	0x0303, r1	; 0x800303 <host_active>

                connect_lockout_mode();
     bb8:	0e 94 e0 01 	call	0x3c0	; 0x3c0 <connect_lockout_mode>

                lockout_started_at = millis();
     bbc:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
     bc0:	60 93 e9 02 	sts	0x02E9, r22	; 0x8002e9 <lockout_started_at>
     bc4:	70 93 ea 02 	sts	0x02EA, r23	; 0x8002ea <lockout_started_at+0x1>
     bc8:	80 93 eb 02 	sts	0x02EB, r24	; 0x8002eb <lockout_started_at+0x2>
     bcc:	90 93 ec 02 	sts	0x02EC, r25	; 0x8002ec <lockout_started_at+0x3>
                blink_started_at = millis();
     bd0:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
     bd4:	60 93 f8 02 	sts	0x02F8, r22	; 0x8002f8 <blink_started_at>
     bd8:	70 93 f9 02 	sts	0x02F9, r23	; 0x8002f9 <blink_started_at+0x1>
     bdc:	80 93 fa 02 	sts	0x02FA, r24	; 0x8002fa <blink_started_at+0x2>
     be0:	90 93 fb 02 	sts	0x02FB, r25	; 0x8002fb <blink_started_at+0x3>
                return;
     be4:	1c c0       	rjmp	.+56     	; 0xc1e <__stack+0x31f>
            }
            if (input > 0x7F) // RPU_HOST_DISCONNECT is the bitwise negation of an RPU_ADDRESS it will be > 0x80 (seen as a uint8_t)
            { 
                host_is_foreign = 0;
     be6:	10 92 f7 02 	sts	0x02F7, r1	; 0x8002f7 <host_is_foreign>
                lockout_active =0;
     bea:	10 92 ee 02 	sts	0x02EE, r1	; 0x8002ee <lockout_active>
                host_active =0;
     bee:	10 92 03 03 	sts	0x0303, r1	; 0x800303 <host_active>
                bootloader_started = 0;
     bf2:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <bootloader_started>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     bf6:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     bf8:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     bfa:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     bfc:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     bfe:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     c00:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     c02:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     c04:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     c06:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     c08:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     c0a:	5c 9a       	sbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     c0c:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     c0e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     c10:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     c12:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     c14:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     c16:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     c18:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     c1a:	42 9a       	sbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     c1c:	8f bf       	out	0x3f, r24	; 63
            }
            // nothing can get past this point.
            return;
        }
    }
     c1e:	df 91       	pop	r29
     c20:	cf 91       	pop	r28
     c22:	1f 91       	pop	r17
     c24:	0f 91       	pop	r16
     c26:	ff 90       	pop	r15
     c28:	ef 90       	pop	r14
     c2a:	df 90       	pop	r13
     c2c:	cf 90       	pop	r12
     c2e:	bf 90       	pop	r11
     c30:	af 90       	pop	r10
     c32:	9f 90       	pop	r9
     c34:	8f 90       	pop	r8
     c36:	7f 90       	pop	r7
     c38:	6f 90       	pop	r6
     c3a:	5f 90       	pop	r5
     c3c:	4f 90       	pop	r4
     c3e:	08 95       	ret

00000c40 <fnWtMgrAddr>:
    }
}

// (Obsolete) I2C command to access manager address
void fnWtMgrAddr(uint8_t* i2cBuffer)
{
     c40:	fc 01       	movw	r30, r24
    uint8_t tmp_addr = i2cBuffer[1];
     c42:	91 81       	ldd	r25, Z+1	; 0x01
    i2cBuffer[1] = rpu_address; // ASCII values in range 0x30..0x7A. e.g.,'1' is 0x31
     c44:	80 91 02 03 	lds	r24, 0x0302	; 0x800302 <rpu_address>
     c48:	81 83       	std	Z+1, r24	; 0x01
    if ( (tmp_addr>='0') && (tmp_addr<='z') ) 
     c4a:	80 ed       	ldi	r24, 0xD0	; 208
     c4c:	89 0f       	add	r24, r25
     c4e:	8b 34       	cpi	r24, 0x4B	; 75
     c50:	28 f4       	brcc	.+10     	; 0xc5c <fnWtMgrAddr+0x1c>
    {
        rpu_address = tmp_addr;
     c52:	90 93 02 03 	sts	0x0302, r25	; 0x800302 <rpu_address>
        write_rpu_address_to_eeprom = 1;
     c56:	81 e0       	ldi	r24, 0x01	; 1
     c58:	80 93 f5 02 	sts	0x02F5, r24	; 0x8002f5 <write_rpu_address_to_eeprom>
     c5c:	08 95       	ret

00000c5e <fnRdBootldAddr>:

// I2C_COMMAND_TO_READ_ADDRESS_SENT_ON_ACTIVE_DTR
void fnRdBootldAddr(uint8_t* i2cBuffer)
{
    // replace data[1] with address sent when HOST_nRTS toggles
    i2cBuffer[1] = bootloader_address;
     c5e:	20 91 01 03 	lds	r18, 0x0301	; 0x800301 <bootloader_address>
     c62:	fc 01       	movw	r30, r24
     c64:	21 83       	std	Z+1, r18	; 0x01
     c66:	08 95       	ret

00000c68 <fnWtBootldAddr>:

// I2C_COMMAND_TO_SET_ADDRESS_SENT_ON_ACTIVE_DTR
void fnWtBootldAddr(uint8_t* i2cBuffer)
{
    // set the byte that is sent when HOST_nRTS toggles
    bootloader_address = i2cBuffer[1];
     c68:	fc 01       	movw	r30, r24
     c6a:	81 81       	ldd	r24, Z+1	; 0x01
     c6c:	80 93 01 03 	sts	0x0301, r24	; 0x800301 <bootloader_address>
     c70:	08 95       	ret

00000c72 <fnRdShtdnDtct>:

// I2C_COMMAND_TO_READ_SW_SHUTDOWN_DETECTED
void fnRdShtdnDtct(uint8_t* i2cBuffer)
{
    // when ICP1 pin is pulled  down the host (e.g. R-Pi Zero) should be set up to hault
    i2cBuffer[1] = shutdown_detected;
     c72:	20 91 f3 02 	lds	r18, 0x02F3	; 0x8002f3 <shutdown_detected>
     c76:	fc 01       	movw	r30, r24
     c78:	21 83       	std	Z+1, r18	; 0x01
    // reading clears this flag that was set in check_shutdown() but it is up to the I2C master to do somthing about it.
    shutdown_detected = 0;
     c7a:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <shutdown_detected>
     c7e:	08 95       	ret

00000c80 <fnRdStatus>:
    // else ignore
}

// I2C_COMMAND_TO_READ_STATUS
void fnRdStatus(uint8_t* i2cBuffer)
{
     c80:	fc 01       	movw	r30, r24
    i2cBuffer[1] = status_byt & 0x0F; // bits 0..3
     c82:	90 91 f0 02 	lds	r25, 0x02F0	; 0x8002f0 <status_byt>
     c86:	9f 70       	andi	r25, 0x0F	; 15
     c88:	91 83       	std	Z+1, r25	; 0x01
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     c8a:	83 b1       	in	r24, 0x03	; 3
    i2cBuffer[1] &= digitalRead(ALT_EN)<<4; // report if alternat power is enabled
     c8c:	11 82       	std	Z+1, r1	; 0x01
     c8e:	83 b1       	in	r24, 0x03	; 3
     c90:	08 95       	ret

00000c92 <fnWtStatus>:
}

// I2C_COMMAND_TO_SET_STATUS
void fnWtStatus(uint8_t* i2cBuffer)
{
    if ( (i2cBuffer[1] & 0x10) ) 
     c92:	fc 01       	movw	r30, r24
     c94:	21 81       	ldd	r18, Z+1	; 0x01
     c96:	24 ff       	sbrs	r18, 4
     c98:	0b c0       	rjmp	.+22     	; 0xcb0 <fnWtStatus+0x1e>
    {
        enable_alternate_power = 1;
     c9a:	21 e0       	ldi	r18, 0x01	; 1
     c9c:	20 93 86 03 	sts	0x0386, r18	; 0x800386 <enable_alternate_power>
        alt_pwm_accum_charge_time = 0; // clear charge time
     ca0:	10 92 8c 03 	sts	0x038C, r1	; 0x80038c <alt_pwm_accum_charge_time>
     ca4:	10 92 8d 03 	sts	0x038D, r1	; 0x80038d <alt_pwm_accum_charge_time+0x1>
     ca8:	10 92 8e 03 	sts	0x038E, r1	; 0x80038e <alt_pwm_accum_charge_time+0x2>
     cac:	10 92 8f 03 	sts	0x038F, r1	; 0x80038f <alt_pwm_accum_charge_time+0x3>
    }
    if ( (i2cBuffer[1] & 0x20) && !shutdown_started && !shutdown_detected ) enable_sbc_power = 1;
     cb0:	fc 01       	movw	r30, r24
     cb2:	81 81       	ldd	r24, Z+1	; 0x01
     cb4:	85 ff       	sbrs	r24, 5
     cb6:	0b c0       	rjmp	.+22     	; 0xcce <fnWtStatus+0x3c>
     cb8:	90 91 f2 02 	lds	r25, 0x02F2	; 0x8002f2 <shutdown_started>
     cbc:	91 11       	cpse	r25, r1
     cbe:	07 c0       	rjmp	.+14     	; 0xcce <fnWtStatus+0x3c>
     cc0:	90 91 f3 02 	lds	r25, 0x02F3	; 0x8002f3 <shutdown_detected>
     cc4:	91 11       	cpse	r25, r1
     cc6:	03 c0       	rjmp	.+6      	; 0xcce <fnWtStatus+0x3c>
     cc8:	91 e0       	ldi	r25, 0x01	; 1
     cca:	90 93 87 03 	sts	0x0387, r25	; 0x800387 <enable_sbc_power>
    status_byt = i2cBuffer[1] & 0x0F; // set bits 0..3
     cce:	8f 70       	andi	r24, 0x0F	; 15
     cd0:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
     cd4:	08 95       	ret

00000cd6 <fnRdArduinMode>:
}

// I2C command to read arduino_mode
void fnRdArduinMode(uint8_t* i2cBuffer)
{
    i2cBuffer[1] = arduino_mode;
     cd6:	20 91 fc 02 	lds	r18, 0x02FC	; 0x8002fc <arduino_mode>
     cda:	fc 01       	movw	r30, r24
     cdc:	21 83       	std	Z+1, r18	; 0x01
     cde:	08 95       	ret

00000ce0 <fnBatStartChrg>:

// I2C command for Battery charge start limit (uint16_t)
void fnBatStartChrg(uint8_t* i2cBuffer)
{
    // battery_low_limit is a uint16_t e.g., two bytes
    uint8_t temp = (battery_low_limit>>8) & 0xFF;
     ce0:	20 91 94 03 	lds	r18, 0x0394	; 0x800394 <battery_low_limit+0x1>
    battery_low_limit = 0x00FF & battery_low_limit; // mask out the old value
    battery_low_limit = ((uint32_t) (i2cBuffer[1])<<8) & battery_low_limit; // place new value in high byte
     ce4:	10 92 94 03 	sts	0x0394, r1	; 0x800394 <battery_low_limit+0x1>
     ce8:	10 92 93 03 	sts	0x0393, r1	; 0x800393 <battery_low_limit>
    i2cBuffer[1] = temp; // swap the return value with the old high byte
     cec:	fc 01       	movw	r30, r24
     cee:	21 83       	std	Z+1, r18	; 0x01

    temp = battery_low_limit & 0xFF;
     cf0:	20 91 93 03 	lds	r18, 0x0393	; 0x800393 <battery_low_limit>
    battery_low_limit = 0xFFFFFF00 & battery_low_limit;
    battery_low_limit = ((uint32_t) (i2cBuffer[2])) & battery_low_limit;  
     cf4:	10 92 94 03 	sts	0x0394, r1	; 0x800394 <battery_low_limit+0x1>
     cf8:	10 92 93 03 	sts	0x0393, r1	; 0x800393 <battery_low_limit>
    i2cBuffer[2] = temp;
     cfc:	22 83       	std	Z+2, r18	; 0x02
    
    bat_limit_loaded = BAT_LOW_LIM_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     cfe:	83 e0       	ldi	r24, 0x03	; 3
     d00:	80 93 92 03 	sts	0x0392, r24	; 0x800392 <bat_limit_loaded>
     d04:	08 95       	ret

00000d06 <fnBatDoneChrg>:

// I2C command for Battery charge done limit (uint16_t)
void fnBatDoneChrg(uint8_t* i2cBuffer)
{
    // battery_high_limit is a uint16_t e.g., two bytes
    uint8_t temp = (battery_high_limit>>8) & 0xFF;
     d06:	20 91 91 03 	lds	r18, 0x0391	; 0x800391 <battery_high_limit+0x1>
    battery_high_limit = 0x00FF & battery_high_limit; // mask out the old value
    battery_high_limit = ((uint32_t) (i2cBuffer[1])<<8) & battery_high_limit; // place new value in high byte
     d0a:	10 92 91 03 	sts	0x0391, r1	; 0x800391 <battery_high_limit+0x1>
     d0e:	10 92 90 03 	sts	0x0390, r1	; 0x800390 <battery_high_limit>
    i2cBuffer[1] = temp; // swap the return value with the old high byte
     d12:	fc 01       	movw	r30, r24
     d14:	21 83       	std	Z+1, r18	; 0x01

    temp = battery_high_limit & 0xFF;
     d16:	20 91 90 03 	lds	r18, 0x0390	; 0x800390 <battery_high_limit>
    battery_high_limit = 0xFFFFFF00 & battery_high_limit;
    battery_high_limit = ((uint32_t) (i2cBuffer[2])) & battery_high_limit;  
     d1a:	10 92 91 03 	sts	0x0391, r1	; 0x800391 <battery_high_limit+0x1>
     d1e:	10 92 90 03 	sts	0x0390, r1	; 0x800390 <battery_high_limit>
    i2cBuffer[2] = temp;
     d22:	22 83       	std	Z+2, r18	; 0x02
    
    bat_limit_loaded = BAT_LOW_LIM_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     d24:	83 e0       	ldi	r24, 0x03	; 3
     d26:	80 93 92 03 	sts	0x0392, r24	; 0x800392 <bat_limit_loaded>
     d2a:	08 95       	ret

00000d2c <fnRdBatChrgTime>:
}

// I2C command to read battery charging time while doing pwm e.g., absorption time
void fnRdBatChrgTime(uint8_t* i2cBuffer)
{
     d2c:	fc 01       	movw	r30, r24
    // there are four bytes in an unsigned long
    i2cBuffer[1] =  (alt_pwm_accum_charge_time>>24) & 0xFF; // high byte. Mask is for clarity, the compiler should optimize it out
     d2e:	80 91 8f 03 	lds	r24, 0x038F	; 0x80038f <alt_pwm_accum_charge_time+0x3>
     d32:	81 83       	std	Z+1, r24	; 0x01
    i2cBuffer[2] =  (alt_pwm_accum_charge_time>>16) & 0xFF;
     d34:	80 91 8e 03 	lds	r24, 0x038E	; 0x80038e <alt_pwm_accum_charge_time+0x2>
     d38:	82 83       	std	Z+2, r24	; 0x02
    i2cBuffer[3] =  (alt_pwm_accum_charge_time>>8) & 0xFF;
     d3a:	80 91 8d 03 	lds	r24, 0x038D	; 0x80038d <alt_pwm_accum_charge_time+0x1>
     d3e:	83 83       	std	Z+3, r24	; 0x03
    i2cBuffer[4] =  alt_pwm_accum_charge_time & 0xFF; // low byte. Again Mask should optimize out
     d40:	80 91 8c 03 	lds	r24, 0x038C	; 0x80038c <alt_pwm_accum_charge_time>
     d44:	84 83       	std	Z+4, r24	; 0x04
     d46:	08 95       	ret

00000d48 <fnMorningThreshold>:

// I2C command for day-night Morning Threshold (uint16_t)
void fnMorningThreshold(uint8_t* i2cBuffer)
{
    // daynight_morning_threshold is a uint16_t e.g., two bytes
    uint8_t temp = (daynight_morning_threshold>>8) & 0xFF;
     d48:	20 91 9a 03 	lds	r18, 0x039A	; 0x80039a <daynight_morning_threshold+0x1>
    daynight_morning_threshold = 0x00FF & daynight_morning_threshold; // mask out the old value
    daynight_morning_threshold = ((uint32_t) (i2cBuffer[1])<<8) & daynight_morning_threshold; // place new value in high byte
     d4c:	10 92 9a 03 	sts	0x039A, r1	; 0x80039a <daynight_morning_threshold+0x1>
     d50:	10 92 99 03 	sts	0x0399, r1	; 0x800399 <daynight_morning_threshold>
    i2cBuffer[1] = temp; // swap the return value with the old high byte
     d54:	fc 01       	movw	r30, r24
     d56:	21 83       	std	Z+1, r18	; 0x01

    temp = daynight_morning_threshold & 0xFF;
     d58:	20 91 99 03 	lds	r18, 0x0399	; 0x800399 <daynight_morning_threshold>
    daynight_morning_threshold = 0xFFFFFF00 & daynight_morning_threshold;
    daynight_morning_threshold = ((uint32_t) (i2cBuffer[2])) & daynight_morning_threshold;  
     d5c:	10 92 9a 03 	sts	0x039A, r1	; 0x80039a <daynight_morning_threshold+0x1>
     d60:	10 92 99 03 	sts	0x0399, r1	; 0x800399 <daynight_morning_threshold>
    i2cBuffer[2] = temp;
     d64:	22 83       	std	Z+2, r18	; 0x02
    
    daynight_values_loaded = DAYNIGHT_MORNING_THRESHOLD_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     d66:	82 e0       	ldi	r24, 0x02	; 2
     d68:	80 93 9b 03 	sts	0x039B, r24	; 0x80039b <daynight_values_loaded>
     d6c:	08 95       	ret

00000d6e <fnEveningThreshold>:

// I2C command for day-night Evening Threshold (uint16_t)
void fnEveningThreshold(uint8_t* i2cBuffer)
{
    // daynight_evening_threshold is a uint16_t e.g., two bytes
    uint8_t temp = (daynight_evening_threshold>>8) & 0xFF;
     d6e:	20 91 9d 03 	lds	r18, 0x039D	; 0x80039d <daynight_evening_threshold+0x1>
    daynight_evening_threshold = 0x00FF & daynight_evening_threshold; // mask out the old value
    daynight_evening_threshold = ((uint32_t) (i2cBuffer[1])<<8) & daynight_evening_threshold; // place new value in high byte
     d72:	10 92 9d 03 	sts	0x039D, r1	; 0x80039d <daynight_evening_threshold+0x1>
     d76:	10 92 9c 03 	sts	0x039C, r1	; 0x80039c <daynight_evening_threshold>
    i2cBuffer[1] = temp; // swap the return value with the old high byte
     d7a:	fc 01       	movw	r30, r24
     d7c:	21 83       	std	Z+1, r18	; 0x01

    temp = daynight_evening_threshold & 0xFF;
     d7e:	20 91 9c 03 	lds	r18, 0x039C	; 0x80039c <daynight_evening_threshold>
    daynight_evening_threshold = 0xFFFFFF00 & daynight_evening_threshold;
    daynight_evening_threshold = ((uint32_t) (i2cBuffer[2])) & daynight_evening_threshold;  
     d82:	10 92 9d 03 	sts	0x039D, r1	; 0x80039d <daynight_evening_threshold+0x1>
     d86:	10 92 9c 03 	sts	0x039C, r1	; 0x80039c <daynight_evening_threshold>
    i2cBuffer[2] = temp;
     d8a:	22 83       	std	Z+2, r18	; 0x02
    
    daynight_values_loaded = DAYNIGHT_EVENING_THRESHOLD_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     d8c:	83 e0       	ldi	r24, 0x03	; 3
     d8e:	80 93 9b 03 	sts	0x039B, r24	; 0x80039b <daynight_values_loaded>
     d92:	08 95       	ret

00000d94 <fnDayNightState>:

// I2C command to read Day-Night state
void fnDayNightState(uint8_t* i2cBuffer)
{
    // there is one byte in an uint8_t
    i2cBuffer[1] = 0; // dayState;
     d94:	fc 01       	movw	r30, r24
     d96:	11 82       	std	Z+1, r1	; 0x01
     d98:	08 95       	ret

00000d9a <fnRdTimedAccumAltI>:
    i2cBuffer[2] =  adc_buffer & 0xFF; 
}

// I2C command to read timed accumulation of analog channel ALT_I
void fnRdTimedAccumAltI(uint8_t* i2cBuffer)
{
     d9a:	fc 01       	movw	r30, r24
    // there are four bytes in the unsigned long accumulate_alt_ti
    i2cBuffer[1] =  (accumulate_alt_ti>>24) & 0xFF; // high byte. Mask is for clarity, the compiler should optimize it out
     d9c:	80 91 74 03 	lds	r24, 0x0374	; 0x800374 <accumulate_alt_ti+0x3>
     da0:	81 83       	std	Z+1, r24	; 0x01
    i2cBuffer[2] =  (accumulate_alt_ti>>16) & 0xFF;
     da2:	80 91 73 03 	lds	r24, 0x0373	; 0x800373 <accumulate_alt_ti+0x2>
     da6:	82 83       	std	Z+2, r24	; 0x02
    i2cBuffer[3] =  (accumulate_alt_ti>>8) & 0xFF;
     da8:	80 91 72 03 	lds	r24, 0x0372	; 0x800372 <accumulate_alt_ti+0x1>
     dac:	83 83       	std	Z+3, r24	; 0x03
    i2cBuffer[4] =  accumulate_alt_ti & 0xFF; // low byte. Again Mask should optimize out
     dae:	80 91 71 03 	lds	r24, 0x0371	; 0x800371 <accumulate_alt_ti>
     db2:	84 83       	std	Z+4, r24	; 0x04
     db4:	08 95       	ret

00000db6 <fnRdTimedAccumPwrI>:
}

// I2C command to read timed accumulation of analog channel PWR_I
void fnRdTimedAccumPwrI(uint8_t* i2cBuffer)
{
     db6:	fc 01       	movw	r30, r24
    // there are four bytes in the unsigned long accumulate_alt_ti
    i2cBuffer[1] =  (accumulate_pwr_ti>>24) & 0xFF;
     db8:	80 91 78 03 	lds	r24, 0x0378	; 0x800378 <accumulate_pwr_ti+0x3>
     dbc:	81 83       	std	Z+1, r24	; 0x01
    i2cBuffer[2] =  (accumulate_pwr_ti>>16) & 0xFF;
     dbe:	80 91 77 03 	lds	r24, 0x0377	; 0x800377 <accumulate_pwr_ti+0x2>
     dc2:	82 83       	std	Z+2, r24	; 0x02
    i2cBuffer[3] =  (accumulate_pwr_ti>>8) & 0xFF;
     dc4:	80 91 76 03 	lds	r24, 0x0376	; 0x800376 <accumulate_pwr_ti+0x1>
     dc8:	83 83       	std	Z+3, r24	; 0x03
    i2cBuffer[4] =  accumulate_pwr_ti & 0xFF;
     dca:	80 91 75 03 	lds	r24, 0x0375	; 0x800375 <accumulate_pwr_ti>
     dce:	84 83       	std	Z+4, r24	; 0x04
     dd0:	08 95       	ret

00000dd2 <fnAnalogRefExternAVCC>:
/* swap the I2C buffer with the ref_extern_avcc_uV in use
    set ref_loaded so main loop will try to save it to eeprom
    the main loop will reload eeprom or default value if new is out of range
*/ 
void fnAnalogRefExternAVCC(uint8_t* i2cBuffer)
{
     dd2:	fc 01       	movw	r30, r24
    // ref_extern_avcc_uV is a uint32_t and has four bytes
    uint8_t temp = (ref_extern_avcc_uV>>24) & 0xFF;
     dd4:	80 91 81 03 	lds	r24, 0x0381	; 0x800381 <ref_extern_avcc_uV+0x3>
    ref_extern_avcc_uV = 0x00FFFFFF & ref_extern_avcc_uV; // mask out the old high byte
    ref_extern_avcc_uV = ((uint32_t) (i2cBuffer[1])<<24) & ref_extern_avcc_uV; // place new value in high byte
     dd8:	10 92 7e 03 	sts	0x037E, r1	; 0x80037e <ref_extern_avcc_uV>
     ddc:	10 92 7f 03 	sts	0x037F, r1	; 0x80037f <ref_extern_avcc_uV+0x1>
     de0:	10 92 80 03 	sts	0x0380, r1	; 0x800380 <ref_extern_avcc_uV+0x2>
     de4:	10 92 81 03 	sts	0x0381, r1	; 0x800381 <ref_extern_avcc_uV+0x3>
    i2cBuffer[1] =  temp; // swap the return value with the old high byte
     de8:	81 83       	std	Z+1, r24	; 0x01
    
    temp = (ref_extern_avcc_uV>>16) & 0xFF;
     dea:	80 91 80 03 	lds	r24, 0x0380	; 0x800380 <ref_extern_avcc_uV+0x2>
    ref_extern_avcc_uV = 0xFF00FFFF & ref_extern_avcc_uV;
    ref_extern_avcc_uV = ((uint32_t) (i2cBuffer[2])<<16) & ref_extern_avcc_uV; 
     dee:	10 92 7e 03 	sts	0x037E, r1	; 0x80037e <ref_extern_avcc_uV>
     df2:	10 92 7f 03 	sts	0x037F, r1	; 0x80037f <ref_extern_avcc_uV+0x1>
     df6:	10 92 80 03 	sts	0x0380, r1	; 0x800380 <ref_extern_avcc_uV+0x2>
     dfa:	10 92 81 03 	sts	0x0381, r1	; 0x800381 <ref_extern_avcc_uV+0x3>
    i2cBuffer[2] =  temp;
     dfe:	82 83       	std	Z+2, r24	; 0x02

    temp = (ref_extern_avcc_uV>>8) & 0xFF;
     e00:	80 91 7f 03 	lds	r24, 0x037F	; 0x80037f <ref_extern_avcc_uV+0x1>
    ref_extern_avcc_uV = 0xFFFF00FF & ref_extern_avcc_uV;
    ref_extern_avcc_uV = ((uint32_t) (i2cBuffer[3])<<8) & ref_extern_avcc_uV; 
     e04:	10 92 7e 03 	sts	0x037E, r1	; 0x80037e <ref_extern_avcc_uV>
     e08:	10 92 7f 03 	sts	0x037F, r1	; 0x80037f <ref_extern_avcc_uV+0x1>
     e0c:	10 92 80 03 	sts	0x0380, r1	; 0x800380 <ref_extern_avcc_uV+0x2>
     e10:	10 92 81 03 	sts	0x0381, r1	; 0x800381 <ref_extern_avcc_uV+0x3>
    i2cBuffer[3] =  temp;
     e14:	83 83       	std	Z+3, r24	; 0x03

    temp = ref_extern_avcc_uV & 0xFF;
     e16:	80 91 7e 03 	lds	r24, 0x037E	; 0x80037e <ref_extern_avcc_uV>
    ref_extern_avcc_uV = 0xFFFFFF00 & ref_extern_avcc_uV;
    ref_extern_avcc_uV = ((uint32_t) (i2cBuffer[4])) & ref_extern_avcc_uV;  
     e1a:	10 92 7e 03 	sts	0x037E, r1	; 0x80037e <ref_extern_avcc_uV>
     e1e:	10 92 7f 03 	sts	0x037F, r1	; 0x80037f <ref_extern_avcc_uV+0x1>
     e22:	10 92 80 03 	sts	0x0380, r1	; 0x800380 <ref_extern_avcc_uV+0x2>
     e26:	10 92 81 03 	sts	0x0381, r1	; 0x800381 <ref_extern_avcc_uV+0x3>
    i2cBuffer[4] =  temp;
     e2a:	84 83       	std	Z+4, r24	; 0x04
    
    ref_loaded = REF_AVCC_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     e2c:	82 e0       	ldi	r24, 0x02	; 2
     e2e:	80 93 7d 03 	sts	0x037D, r24	; 0x80037d <ref_loaded>
     e32:	08 95       	ret

00000e34 <fnAnalogRefIntern1V1>:
}

// I2C command for Analog referance INTERNAL_1V1
void fnAnalogRefIntern1V1(uint8_t* i2cBuffer)
{
     e34:	fc 01       	movw	r30, r24
    // ref_intern_1v1_uV is a uint32_t and has four bytes
    uint8_t temp = (ref_intern_1v1_uV>>24) & 0xFF;
     e36:	80 91 85 03 	lds	r24, 0x0385	; 0x800385 <ref_intern_1v1_uV+0x3>
    ref_intern_1v1_uV = 0x00FFFFFF & ref_intern_1v1_uV; // mask out the old high value
    ref_intern_1v1_uV = ((uint32_t) (i2cBuffer[1])<<24) & ref_intern_1v1_uV; // place new value in high byte
     e3a:	10 92 82 03 	sts	0x0382, r1	; 0x800382 <ref_intern_1v1_uV>
     e3e:	10 92 83 03 	sts	0x0383, r1	; 0x800383 <ref_intern_1v1_uV+0x1>
     e42:	10 92 84 03 	sts	0x0384, r1	; 0x800384 <ref_intern_1v1_uV+0x2>
     e46:	10 92 85 03 	sts	0x0385, r1	; 0x800385 <ref_intern_1v1_uV+0x3>
    i2cBuffer[1] =  temp; // swap the return value with the old high byte
     e4a:	81 83       	std	Z+1, r24	; 0x01
    
    temp = (ref_intern_1v1_uV>>16) & 0xFF;
     e4c:	80 91 84 03 	lds	r24, 0x0384	; 0x800384 <ref_intern_1v1_uV+0x2>
    ref_intern_1v1_uV = 0xFF00FFFF & ref_intern_1v1_uV;
    ref_intern_1v1_uV = ((uint32_t) (i2cBuffer[2])<<16) & ref_intern_1v1_uV; 
     e50:	10 92 82 03 	sts	0x0382, r1	; 0x800382 <ref_intern_1v1_uV>
     e54:	10 92 83 03 	sts	0x0383, r1	; 0x800383 <ref_intern_1v1_uV+0x1>
     e58:	10 92 84 03 	sts	0x0384, r1	; 0x800384 <ref_intern_1v1_uV+0x2>
     e5c:	10 92 85 03 	sts	0x0385, r1	; 0x800385 <ref_intern_1v1_uV+0x3>
    i2cBuffer[2] =  temp;
     e60:	82 83       	std	Z+2, r24	; 0x02

    temp = (ref_intern_1v1_uV>>8) & 0xFF;
     e62:	80 91 83 03 	lds	r24, 0x0383	; 0x800383 <ref_intern_1v1_uV+0x1>
    ref_intern_1v1_uV = 0xFFFF00FF & ref_intern_1v1_uV;
    ref_intern_1v1_uV = ((uint32_t) (i2cBuffer[3])<<8) & ref_intern_1v1_uV; 
     e66:	10 92 82 03 	sts	0x0382, r1	; 0x800382 <ref_intern_1v1_uV>
     e6a:	10 92 83 03 	sts	0x0383, r1	; 0x800383 <ref_intern_1v1_uV+0x1>
     e6e:	10 92 84 03 	sts	0x0384, r1	; 0x800384 <ref_intern_1v1_uV+0x2>
     e72:	10 92 85 03 	sts	0x0385, r1	; 0x800385 <ref_intern_1v1_uV+0x3>
    i2cBuffer[3] =  temp;
     e76:	83 83       	std	Z+3, r24	; 0x03

    temp = ref_intern_1v1_uV & 0xFF;
     e78:	80 91 82 03 	lds	r24, 0x0382	; 0x800382 <ref_intern_1v1_uV>
    ref_intern_1v1_uV = 0xFFFFFF00 & ref_intern_1v1_uV;
    ref_intern_1v1_uV = ((uint32_t) (i2cBuffer[4])) & ref_intern_1v1_uV;  
     e7c:	10 92 82 03 	sts	0x0382, r1	; 0x800382 <ref_intern_1v1_uV>
     e80:	10 92 83 03 	sts	0x0383, r1	; 0x800383 <ref_intern_1v1_uV+0x1>
     e84:	10 92 84 03 	sts	0x0384, r1	; 0x800384 <ref_intern_1v1_uV+0x2>
     e88:	10 92 85 03 	sts	0x0385, r1	; 0x800385 <ref_intern_1v1_uV+0x3>
    i2cBuffer[4] =  temp;
     e8c:	84 83       	std	Z+4, r24	; 0x04
    
    ref_loaded = REF_1V1_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     e8e:	83 e0       	ldi	r24, 0x03	; 3
     e90:	80 93 7d 03 	sts	0x037D, r24	; 0x80037d <ref_loaded>
     e94:	08 95       	ret

00000e96 <fnMorningDebounce>:
    }
}

// I2C command for day-night morning debounce time (unsigned long)
void fnMorningDebounce(uint8_t* i2cBuffer)
{
     e96:	fc 01       	movw	r30, r24
    // daynight_morning_debounce is a unsigned long and has four bytes
    uint8_t temp = (daynight_morning_debounce>>24) & 0xFF;
     e98:	80 91 a1 03 	lds	r24, 0x03A1	; 0x8003a1 <daynight_morning_debounce+0x3>
    daynight_morning_debounce = 0x00FFFFFF & daynight_morning_debounce; // mask out the old high value
    daynight_morning_debounce = ((unsigned long) (i2cBuffer[1])<<24) & daynight_morning_debounce; // place new value in high byte
     e9c:	10 92 9e 03 	sts	0x039E, r1	; 0x80039e <daynight_morning_debounce>
     ea0:	10 92 9f 03 	sts	0x039F, r1	; 0x80039f <daynight_morning_debounce+0x1>
     ea4:	10 92 a0 03 	sts	0x03A0, r1	; 0x8003a0 <daynight_morning_debounce+0x2>
     ea8:	10 92 a1 03 	sts	0x03A1, r1	; 0x8003a1 <daynight_morning_debounce+0x3>
    i2cBuffer[1] =  temp; // swap the return value with the old high byte
     eac:	81 83       	std	Z+1, r24	; 0x01
    
    temp = (daynight_morning_debounce>>16) & 0xFF;
     eae:	80 91 a0 03 	lds	r24, 0x03A0	; 0x8003a0 <daynight_morning_debounce+0x2>
    daynight_morning_debounce = 0xFF00FFFF & daynight_morning_debounce;
    daynight_morning_debounce = ((unsigned long) (i2cBuffer[2])<<16) & daynight_morning_debounce; 
     eb2:	10 92 9e 03 	sts	0x039E, r1	; 0x80039e <daynight_morning_debounce>
     eb6:	10 92 9f 03 	sts	0x039F, r1	; 0x80039f <daynight_morning_debounce+0x1>
     eba:	10 92 a0 03 	sts	0x03A0, r1	; 0x8003a0 <daynight_morning_debounce+0x2>
     ebe:	10 92 a1 03 	sts	0x03A1, r1	; 0x8003a1 <daynight_morning_debounce+0x3>
    i2cBuffer[2] =  temp;
     ec2:	82 83       	std	Z+2, r24	; 0x02

    temp = (daynight_morning_debounce>>8) & 0xFF;
     ec4:	80 91 9f 03 	lds	r24, 0x039F	; 0x80039f <daynight_morning_debounce+0x1>
    daynight_morning_debounce = 0xFFFF00FF & daynight_morning_debounce;
    daynight_morning_debounce = ((unsigned long) (i2cBuffer[3])<<8) & daynight_morning_debounce; 
     ec8:	10 92 9e 03 	sts	0x039E, r1	; 0x80039e <daynight_morning_debounce>
     ecc:	10 92 9f 03 	sts	0x039F, r1	; 0x80039f <daynight_morning_debounce+0x1>
     ed0:	10 92 a0 03 	sts	0x03A0, r1	; 0x8003a0 <daynight_morning_debounce+0x2>
     ed4:	10 92 a1 03 	sts	0x03A1, r1	; 0x8003a1 <daynight_morning_debounce+0x3>
    i2cBuffer[3] =  temp;
     ed8:	83 83       	std	Z+3, r24	; 0x03

    temp = daynight_morning_debounce & 0xFF;
     eda:	80 91 9e 03 	lds	r24, 0x039E	; 0x80039e <daynight_morning_debounce>
    daynight_morning_debounce = 0xFFFFFF00 & daynight_morning_debounce;
    daynight_morning_debounce = ((unsigned long) (i2cBuffer[4])) & daynight_morning_debounce;  
     ede:	10 92 9e 03 	sts	0x039E, r1	; 0x80039e <daynight_morning_debounce>
     ee2:	10 92 9f 03 	sts	0x039F, r1	; 0x80039f <daynight_morning_debounce+0x1>
     ee6:	10 92 a0 03 	sts	0x03A0, r1	; 0x8003a0 <daynight_morning_debounce+0x2>
     eea:	10 92 a1 03 	sts	0x03A1, r1	; 0x8003a1 <daynight_morning_debounce+0x3>
    i2cBuffer[4] =  temp;
     eee:	84 83       	std	Z+4, r24	; 0x04
    
    daynight_values_loaded = DAYNIGHT_MORNING_DEBOUNCE_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     ef0:	84 e0       	ldi	r24, 0x04	; 4
     ef2:	80 93 9b 03 	sts	0x039B, r24	; 0x80039b <daynight_values_loaded>
     ef6:	08 95       	ret

00000ef8 <fnEveningDebounce>:
}

// I2C command for day-night evening debounce time (unsigned long)
void fnEveningDebounce(uint8_t* i2cBuffer)
{
     ef8:	fc 01       	movw	r30, r24
    // daynight_evening_debounce is a unsigned long and has four bytes
    uint8_t temp = (daynight_evening_debounce>>24) & 0xFF;
     efa:	80 91 98 03 	lds	r24, 0x0398	; 0x800398 <daynight_evening_debounce+0x3>
    daynight_evening_debounce = 0x00FFFFFF & daynight_evening_debounce; // mask out the old high value
    daynight_evening_debounce = ((unsigned long) (i2cBuffer[1])<<24) & daynight_evening_debounce; // place new value in high byte
     efe:	10 92 95 03 	sts	0x0395, r1	; 0x800395 <daynight_evening_debounce>
     f02:	10 92 96 03 	sts	0x0396, r1	; 0x800396 <daynight_evening_debounce+0x1>
     f06:	10 92 97 03 	sts	0x0397, r1	; 0x800397 <daynight_evening_debounce+0x2>
     f0a:	10 92 98 03 	sts	0x0398, r1	; 0x800398 <daynight_evening_debounce+0x3>
    i2cBuffer[1] =  temp; // swap the return value with the old high byte
     f0e:	81 83       	std	Z+1, r24	; 0x01
    
    temp = (daynight_evening_debounce>>16) & 0xFF;
     f10:	80 91 97 03 	lds	r24, 0x0397	; 0x800397 <daynight_evening_debounce+0x2>
    daynight_evening_debounce = 0xFF00FFFF & daynight_evening_debounce;
    daynight_evening_debounce = ((unsigned long) (i2cBuffer[2])<<16) & daynight_evening_debounce; 
     f14:	10 92 95 03 	sts	0x0395, r1	; 0x800395 <daynight_evening_debounce>
     f18:	10 92 96 03 	sts	0x0396, r1	; 0x800396 <daynight_evening_debounce+0x1>
     f1c:	10 92 97 03 	sts	0x0397, r1	; 0x800397 <daynight_evening_debounce+0x2>
     f20:	10 92 98 03 	sts	0x0398, r1	; 0x800398 <daynight_evening_debounce+0x3>
    i2cBuffer[2] =  temp;
     f24:	82 83       	std	Z+2, r24	; 0x02

    temp = (daynight_evening_debounce>>8) & 0xFF;
     f26:	80 91 96 03 	lds	r24, 0x0396	; 0x800396 <daynight_evening_debounce+0x1>
    daynight_evening_debounce = 0xFFFF00FF & daynight_evening_debounce;
    daynight_evening_debounce = ((unsigned long) (i2cBuffer[3])<<8) & daynight_evening_debounce; 
     f2a:	10 92 95 03 	sts	0x0395, r1	; 0x800395 <daynight_evening_debounce>
     f2e:	10 92 96 03 	sts	0x0396, r1	; 0x800396 <daynight_evening_debounce+0x1>
     f32:	10 92 97 03 	sts	0x0397, r1	; 0x800397 <daynight_evening_debounce+0x2>
     f36:	10 92 98 03 	sts	0x0398, r1	; 0x800398 <daynight_evening_debounce+0x3>
    i2cBuffer[3] =  temp;
     f3a:	83 83       	std	Z+3, r24	; 0x03

    temp = daynight_evening_debounce & 0xFF;
     f3c:	80 91 95 03 	lds	r24, 0x0395	; 0x800395 <daynight_evening_debounce>
    daynight_evening_debounce = 0xFFFFFF00 & daynight_evening_debounce;
    daynight_evening_debounce = ((unsigned long) (i2cBuffer[4])) & daynight_evening_debounce;  
     f40:	10 92 95 03 	sts	0x0395, r1	; 0x800395 <daynight_evening_debounce>
     f44:	10 92 96 03 	sts	0x0396, r1	; 0x800396 <daynight_evening_debounce+0x1>
     f48:	10 92 97 03 	sts	0x0397, r1	; 0x800397 <daynight_evening_debounce+0x2>
     f4c:	10 92 98 03 	sts	0x0398, r1	; 0x800398 <daynight_evening_debounce+0x3>
    i2cBuffer[4] =  temp;
     f50:	84 83       	std	Z+4, r24	; 0x04
    
    daynight_values_loaded = DAYNIGHT_MORNING_DEBOUNCE_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
     f52:	84 e0       	ldi	r24, 0x04	; 4
     f54:	80 93 9b 03 	sts	0x039B, r24	; 0x80039b <daynight_values_loaded>
     f58:	08 95       	ret

00000f5a <fnNull>:
    i2cBuffer[4] =  now & 0xFF; // low byte. Again Mask should optimize out
}

/* Dummy function */
void fnNull(uint8_t* i2cBuffer)
{
     f5a:	08 95       	ret

00000f5c <fnMillis>:
    daynight_values_loaded = DAYNIGHT_MORNING_DEBOUNCE_TOSAVE; // main loop will save to eeprom or load default value if new value is out of range
}

// I2C command to read millis time
void fnMillis(uint8_t* i2cBuffer)
{
     f5c:	cf 93       	push	r28
     f5e:	df 93       	push	r29
     f60:	ec 01       	movw	r28, r24
    unsigned long now = millis();
     f62:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
    // there are four bytes in an unsigned long
    i2cBuffer[1] =  (now>>24) & 0xFF; // high byte. Mask is for clarity, the compiler should optimize it out
     f66:	99 83       	std	Y+1, r25	; 0x01
    i2cBuffer[2] =  (now>>16) & 0xFF;
     f68:	8a 83       	std	Y+2, r24	; 0x02
    i2cBuffer[3] =  (now>>8) & 0xFF;
     f6a:	7b 83       	std	Y+3, r23	; 0x03
    i2cBuffer[4] =  now & 0xFF; // low byte. Again Mask should optimize out
     f6c:	6c 83       	std	Y+4, r22	; 0x04
}
     f6e:	df 91       	pop	r29
     f70:	cf 91       	pop	r28
     f72:	08 95       	ret

00000f74 <fnRdAdcAltI>:
/********* POWER MANAGER ***********
  *  for ALT_I, ALT_V, PWR_I, PWR_V reading     */

// I2C command to read analog channel 0
void fnRdAdcAltI(uint8_t* i2cBuffer)
{
     f74:	cf 93       	push	r28
     f76:	df 93       	push	r29
     f78:	ec 01       	movw	r28, r24
    uint16_t adc_buffer = analogRead(ALT_I);
     f7a:	80 e0       	ldi	r24, 0x00	; 0
     f7c:	0e 94 0d 13 	call	0x261a	; 0x261a <analogRead>
    i2cBuffer[1] =  (adc_buffer>>8) & 0xFF; // high byte. Mask is for clarity, the compiler should optimize it out
     f80:	99 83       	std	Y+1, r25	; 0x01
    i2cBuffer[2] =  adc_buffer & 0xFF; // low byte. Again Mask should optimize out
     f82:	8a 83       	std	Y+2, r24	; 0x02
}
     f84:	df 91       	pop	r29
     f86:	cf 91       	pop	r28
     f88:	08 95       	ret

00000f8a <fnRdAdcAltV>:

// I2C command to read analog channel 1
void fnRdAdcAltV(uint8_t* i2cBuffer)
{
     f8a:	cf 93       	push	r28
     f8c:	df 93       	push	r29
     f8e:	ec 01       	movw	r28, r24
    uint16_t adc_buffer = analogRead(ALT_V);
     f90:	81 e0       	ldi	r24, 0x01	; 1
     f92:	0e 94 0d 13 	call	0x261a	; 0x261a <analogRead>
    i2cBuffer[1] =  (adc_buffer>>8) & 0xFF;
     f96:	99 83       	std	Y+1, r25	; 0x01
    i2cBuffer[2] =  adc_buffer & 0xFF;
     f98:	8a 83       	std	Y+2, r24	; 0x02
}
     f9a:	df 91       	pop	r29
     f9c:	cf 91       	pop	r28
     f9e:	08 95       	ret

00000fa0 <fnRdAdcPwrI>:

// I2C command to read analog channel 6
void fnRdAdcPwrI(uint8_t* i2cBuffer)
{
     fa0:	cf 93       	push	r28
     fa2:	df 93       	push	r29
     fa4:	ec 01       	movw	r28, r24
    uint16_t adc_buffer = analogRead(PWR_I);
     fa6:	86 e0       	ldi	r24, 0x06	; 6
     fa8:	0e 94 0d 13 	call	0x261a	; 0x261a <analogRead>
    i2cBuffer[1] =  (adc_buffer>>8) & 0xFF;
     fac:	99 83       	std	Y+1, r25	; 0x01
    i2cBuffer[2] =  adc_buffer & 0xFF;
     fae:	8a 83       	std	Y+2, r24	; 0x02
}
     fb0:	df 91       	pop	r29
     fb2:	cf 91       	pop	r28
     fb4:	08 95       	ret

00000fb6 <fnRdAdcPwrV>:

// I2C command to read analog channel 7
void fnRdAdcPwrV(uint8_t* i2cBuffer)
{
     fb6:	cf 93       	push	r28
     fb8:	df 93       	push	r29
     fba:	ec 01       	movw	r28, r24
    uint16_t adc_buffer = analogRead(PWR_V);
     fbc:	87 e0       	ldi	r24, 0x07	; 7
     fbe:	0e 94 0d 13 	call	0x261a	; 0x261a <analogRead>
    i2cBuffer[1] =  (adc_buffer>>8) & 0xFF;
     fc2:	99 83       	std	Y+1, r25	; 0x01
    i2cBuffer[2] =  adc_buffer & 0xFF; 
     fc4:	8a 83       	std	Y+2, r24	; 0x02
}
     fc6:	df 91       	pop	r29
     fc8:	cf 91       	pop	r28
     fca:	08 95       	ret

00000fcc <fnRdXcvrCntlInTestMode>:
    }
}

// I2C command to read transceiver control bits
void fnRdXcvrCntlInTestMode(uint8_t* i2cBuffer)
{
     fcc:	7f 92       	push	r7
     fce:	8f 92       	push	r8
     fd0:	9f 92       	push	r9
     fd2:	af 92       	push	r10
     fd4:	bf 92       	push	r11
     fd6:	cf 92       	push	r12
     fd8:	df 92       	push	r13
     fda:	ef 92       	push	r14
     fdc:	ff 92       	push	r15
     fde:	0f 93       	push	r16
     fe0:	1f 93       	push	r17
     fe2:	cf 93       	push	r28
     fe4:	df 93       	push	r29
    if (test_mode)
     fe6:	e0 91 06 03 	lds	r30, 0x0306	; 0x800306 <test_mode>
     fea:	ee 23       	and	r30, r30
     fec:	09 f4       	brne	.+2      	; 0xff0 <fnRdXcvrCntlInTestMode+0x24>
     fee:	55 c0       	rjmp	.+170    	; 0x109a <fnRdXcvrCntlInTestMode+0xce>
     ff0:	e9 b1       	in	r30, 0x09	; 9
     ff2:	b9 b1       	in	r27, 0x09	; 9
     ff4:	f6 b1       	in	r31, 0x06	; 6
     ff6:	79 b0       	in	r7, 0x09	; 9
     ff8:	a9 b0       	in	r10, 0x09	; 9
     ffa:	09 b1       	in	r16, 0x09	; 9
     ffc:	b9 b0       	in	r11, 0x09	; 9
     ffe:	c6 b1       	in	r28, 0x06	; 6
    {
        i2cBuffer[1] = ( (digitalRead(HOST_nRTS)<<7) | (digitalRead(HOST_nCTS)<<6) | (digitalRead(TX_nRE)<<5) | (digitalRead(TX_DE)<<4) | (digitalRead(DTR_nRE)<<3) | (digitalRead(DTR_DE)<<2) | (digitalRead(RX_nRE)<<1) | (digitalRead(RX_DE)) ); 
    1000:	10 e0       	ldi	r17, 0x00	; 0
    1002:	00 0f       	add	r16, r16
    1004:	01 2f       	mov	r16, r17
    1006:	00 1f       	adc	r16, r16
    1008:	11 0b       	sbc	r17, r17
    100a:	00 0f       	add	r16, r16
    100c:	11 1f       	adc	r17, r17
    100e:	00 0f       	add	r16, r16
    1010:	11 1f       	adc	r17, r17
    1012:	c3 fb       	bst	r28, 3
    1014:	cc 27       	eor	r28, r28
    1016:	c0 f9       	bld	r28, 0
    1018:	ac 2f       	mov	r26, r28
    101a:	a0 2b       	or	r26, r16
    101c:	e3 fb       	bst	r30, 3
    101e:	88 24       	eor	r8, r8
    1020:	80 f8       	bld	r8, 0
    1022:	91 2c       	mov	r9, r1
    1024:	e4 01       	movw	r28, r8
    1026:	d6 95       	lsr	r29
    1028:	dc 2f       	mov	r29, r28
    102a:	cc 27       	eor	r28, r28
    102c:	d7 95       	ror	r29
    102e:	c7 95       	ror	r28
    1030:	ca 2b       	or	r28, r26
    1032:	b2 fb       	bst	r27, 2
    1034:	cc 24       	eor	r12, r12
    1036:	c0 f8       	bld	r12, 0
    1038:	d1 2c       	mov	r13, r1
    103a:	d6 01       	movw	r26, r12
    103c:	56 e0       	ldi	r21, 0x06	; 6
    103e:	aa 0f       	add	r26, r26
    1040:	bb 1f       	adc	r27, r27
    1042:	5a 95       	dec	r21
    1044:	e1 f7       	brne	.-8      	; 0x103e <fnRdXcvrCntlInTestMode+0x72>
    1046:	ac 2b       	or	r26, r28
    1048:	f2 fb       	bst	r31, 2
    104a:	ee 24       	eor	r14, r14
    104c:	e0 f8       	bld	r14, 0
    104e:	f1 2c       	mov	r15, r1
    1050:	f7 01       	movw	r30, r14
    1052:	65 e0       	ldi	r22, 0x05	; 5
    1054:	ee 0f       	add	r30, r30
    1056:	ff 1f       	adc	r31, r31
    1058:	6a 95       	dec	r22
    105a:	e1 f7       	brne	.-8      	; 0x1054 <fnRdXcvrCntlInTestMode+0x88>
    105c:	ea 2b       	or	r30, r26
    105e:	75 fa       	bst	r7, 5
    1060:	66 27       	eor	r22, r22
    1062:	60 f9       	bld	r22, 0
    1064:	70 e0       	ldi	r23, 0x00	; 0
    1066:	f4 e0       	ldi	r31, 0x04	; 4
    1068:	66 0f       	add	r22, r22
    106a:	77 1f       	adc	r23, r23
    106c:	fa 95       	dec	r31
    106e:	e1 f7       	brne	.-8      	; 0x1068 <fnRdXcvrCntlInTestMode+0x9c>
    1070:	6e 2b       	or	r22, r30
    1072:	a6 fa       	bst	r10, 6
    1074:	44 27       	eor	r20, r20
    1076:	40 f9       	bld	r20, 0
    1078:	50 e0       	ldi	r21, 0x00	; 0
    107a:	a3 e0       	ldi	r26, 0x03	; 3
    107c:	44 0f       	add	r20, r20
    107e:	55 1f       	adc	r21, r21
    1080:	aa 95       	dec	r26
    1082:	e1 f7       	brne	.-8      	; 0x107c <fnRdXcvrCntlInTestMode+0xb0>
    1084:	46 2b       	or	r20, r22
    1086:	b4 fa       	bst	r11, 4
    1088:	22 27       	eor	r18, r18
    108a:	20 f9       	bld	r18, 0
    108c:	30 e0       	ldi	r19, 0x00	; 0
    108e:	22 0f       	add	r18, r18
    1090:	33 1f       	adc	r19, r19
    1092:	24 2b       	or	r18, r20
    1094:	fc 01       	movw	r30, r24
    1096:	21 83       	std	Z+1, r18	; 0x01
    1098:	02 c0       	rjmp	.+4      	; 0x109e <fnRdXcvrCntlInTestMode+0xd2>
    }
    else 
    {
        i2cBuffer[1] = 0; 
    109a:	fc 01       	movw	r30, r24
    109c:	11 82       	std	Z+1, r1	; 0x01
    }
}
    109e:	df 91       	pop	r29
    10a0:	cf 91       	pop	r28
    10a2:	1f 91       	pop	r17
    10a4:	0f 91       	pop	r16
    10a6:	ff 90       	pop	r15
    10a8:	ef 90       	pop	r14
    10aa:	df 90       	pop	r13
    10ac:	cf 90       	pop	r12
    10ae:	bf 90       	pop	r11
    10b0:	af 90       	pop	r10
    10b2:	9f 90       	pop	r9
    10b4:	8f 90       	pop	r8
    10b6:	7f 90       	pop	r7
    10b8:	08 95       	ret

000010ba <fnWtXcvrCntlInTestMode>:

// I2C command to write transceiver control bits
void fnWtXcvrCntlInTestMode(uint8_t* i2cBuffer)
{
    10ba:	cf 93       	push	r28
    10bc:	df 93       	push	r29
    10be:	fc 01       	movw	r30, r24
    if (test_mode)
    10c0:	80 91 06 03 	lds	r24, 0x0306	; 0x800306 <test_mode>
    10c4:	88 23       	and	r24, r24
    10c6:	09 f4       	brne	.+2      	; 0x10ca <fnWtXcvrCntlInTestMode+0x10>
    10c8:	6e c0       	rjmp	.+220    	; 0x11a6 <fnWtXcvrCntlInTestMode+0xec>
    {
        // mask the needed bit and shift it to position zero so digitalWrite can move it to where it needs to go.
        digitalWrite(HOST_nRTS, ( (i2cBuffer[1] & (1<<7))>>7 ) );
    10ca:	81 81       	ldd	r24, Z+1	; 0x01
    10cc:	88 1f       	adc	r24, r24
    10ce:	88 27       	eor	r24, r24
    10d0:	88 1f       	adc	r24, r24
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    10d2:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    10d4:	f8 94       	cli
    {
        if (value_for_bit) 
    10d6:	88 23       	and	r24, r24
    10d8:	11 f0       	breq	.+4      	; 0x10de <fnWtXcvrCntlInTestMode+0x24>
        {
            *register_addr |= 1 << bit_offset;
    10da:	5b 9a       	sbi	0x0b, 3	; 11
    10dc:	01 c0       	rjmp	.+2      	; 0x10e0 <fnWtXcvrCntlInTestMode+0x26>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    10de:	5b 98       	cbi	0x0b, 3	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    10e0:	9f bf       	out	0x3f, r25	; 63
        digitalWrite(HOST_nCTS, ( (i2cBuffer[1] & (1<<6))>>6 ) );
    10e2:	81 81       	ldd	r24, Z+1	; 0x01
    10e4:	86 fb       	bst	r24, 6
    10e6:	88 27       	eor	r24, r24
    10e8:	80 f9       	bld	r24, 0
    10ea:	c8 2f       	mov	r28, r24
    10ec:	80 e0       	ldi	r24, 0x00	; 0
    10ee:	d8 2f       	mov	r29, r24
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    10f0:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    10f2:	f8 94       	cli
    {
        if (value_for_bit) 
    10f4:	cd 2b       	or	r28, r29
    10f6:	11 f0       	breq	.+4      	; 0x10fc <fnWtXcvrCntlInTestMode+0x42>
        {
            *register_addr |= 1 << bit_offset;
    10f8:	5a 9a       	sbi	0x0b, 2	; 11
    10fa:	01 c0       	rjmp	.+2      	; 0x10fe <fnWtXcvrCntlInTestMode+0x44>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    10fc:	5a 98       	cbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    10fe:	8f bf       	out	0x3f, r24	; 63
        digitalWrite(TX_nRE, ( (i2cBuffer[1] & (1<<5))>>5 ) );
    1100:	81 81       	ldd	r24, Z+1	; 0x01
    1102:	85 fb       	bst	r24, 5
    1104:	aa 27       	eor	r26, r26
    1106:	a0 f9       	bld	r26, 0
    1108:	b0 e0       	ldi	r27, 0x00	; 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    110a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    110c:	f8 94       	cli
    {
        if (value_for_bit) 
    110e:	ab 2b       	or	r26, r27
    1110:	11 f0       	breq	.+4      	; 0x1116 <fnWtXcvrCntlInTestMode+0x5c>
        {
            *register_addr |= 1 << bit_offset;
    1112:	42 9a       	sbi	0x08, 2	; 8
    1114:	01 c0       	rjmp	.+2      	; 0x1118 <fnWtXcvrCntlInTestMode+0x5e>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1116:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1118:	8f bf       	out	0x3f, r24	; 63
        digitalWrite(TX_DE, ( (i2cBuffer[1] & (1<<4))>>4 ) );
    111a:	81 81       	ldd	r24, Z+1	; 0x01
    111c:	84 fb       	bst	r24, 4
    111e:	66 27       	eor	r22, r22
    1120:	60 f9       	bld	r22, 0
    1122:	70 e0       	ldi	r23, 0x00	; 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1124:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1126:	f8 94       	cli
    {
        if (value_for_bit) 
    1128:	67 2b       	or	r22, r23
    112a:	11 f0       	breq	.+4      	; 0x1130 <fnWtXcvrCntlInTestMode+0x76>
        {
            *register_addr |= 1 << bit_offset;
    112c:	5d 9a       	sbi	0x0b, 5	; 11
    112e:	01 c0       	rjmp	.+2      	; 0x1132 <fnWtXcvrCntlInTestMode+0x78>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1130:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1132:	8f bf       	out	0x3f, r24	; 63
        digitalWrite(DTR_nRE, ( (i2cBuffer[1] & (1<<3))>>3 ) ); // setting this will blind others state change but I need it for testing
    1134:	81 81       	ldd	r24, Z+1	; 0x01
    1136:	83 fb       	bst	r24, 3
    1138:	44 27       	eor	r20, r20
    113a:	40 f9       	bld	r20, 0
    113c:	50 e0       	ldi	r21, 0x00	; 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    113e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1140:	f8 94       	cli
    {
        if (value_for_bit) 
    1142:	45 2b       	or	r20, r21
    1144:	11 f0       	breq	.+4      	; 0x114a <fnWtXcvrCntlInTestMode+0x90>
        {
            *register_addr |= 1 << bit_offset;
    1146:	5e 9a       	sbi	0x0b, 6	; 11
    1148:	01 c0       	rjmp	.+2      	; 0x114c <fnWtXcvrCntlInTestMode+0x92>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    114a:	5e 98       	cbi	0x0b, 6	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    114c:	8f bf       	out	0x3f, r24	; 63
        if ( (i2cBuffer[1] & (1<<2))>>2 ) // enabling the dtr driver in testmode needs to cause a transcever load on the dtr pair
    114e:	81 81       	ldd	r24, Z+1	; 0x01
    1150:	82 ff       	sbrs	r24, 2
    1152:	11 c0       	rjmp	.+34     	; 0x1176 <fnWtXcvrCntlInTestMode+0xbc>
        {
            UCSR0B &= ~( (1<<RXEN0)|(1<<TXEN0) ); // turn off UART 
    1154:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    1158:	87 7e       	andi	r24, 0xE7	; 231
    115a:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    115e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1160:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    1162:	51 9a       	sbi	0x0a, 1	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1164:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1166:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1168:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    116a:	59 98       	cbi	0x0b, 1	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    116c:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    116e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1170:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    1172:	5f 9a       	sbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1174:	8f bf       	out	0x3f, r24	; 63
            pinMode(DTR_TXD,OUTPUT);
            digitalWrite(DTR_TXD,LOW); // the DTR pair will be driven and load the transceiver 
            digitalWrite(DTR_DE,  1); 
        }
        digitalWrite(RX_nRE, ( (i2cBuffer[1] & (1<<1))>>1 ) );
    1176:	81 81       	ldd	r24, Z+1	; 0x01
    1178:	81 fb       	bst	r24, 1
    117a:	22 27       	eor	r18, r18
    117c:	20 f9       	bld	r18, 0
    117e:	30 e0       	ldi	r19, 0x00	; 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1180:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1182:	f8 94       	cli
    {
        if (value_for_bit) 
    1184:	23 2b       	or	r18, r19
    1186:	11 f0       	breq	.+4      	; 0x118c <fnWtXcvrCntlInTestMode+0xd2>
        {
            *register_addr |= 1 << bit_offset;
    1188:	5c 9a       	sbi	0x0b, 4	; 11
    118a:	01 c0       	rjmp	.+2      	; 0x118e <fnWtXcvrCntlInTestMode+0xd4>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    118c:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    118e:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
    1190:	81 81       	ldd	r24, Z+1	; 0x01
    1192:	81 70       	andi	r24, 0x01	; 1
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1194:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1196:	f8 94       	cli
    {
        if (value_for_bit) 
    1198:	88 23       	and	r24, r24
    119a:	11 f0       	breq	.+4      	; 0x11a0 <fnWtXcvrCntlInTestMode+0xe6>
        {
            *register_addr |= 1 << bit_offset;
    119c:	43 9a       	sbi	0x08, 3	; 8
    119e:	01 c0       	rjmp	.+2      	; 0x11a2 <fnWtXcvrCntlInTestMode+0xe8>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    11a0:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    11a2:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    11a4:	01 c0       	rjmp	.+2      	; 0x11a8 <fnWtXcvrCntlInTestMode+0xee>
        digitalWrite(RX_DE,  (i2cBuffer[1] & 1) );
    }
    else 
    {
        i2cBuffer[1] = 0; 
    11a6:	11 82       	std	Z+1, r1	; 0x01
    }
}
    11a8:	df 91       	pop	r29
    11aa:	cf 91       	pop	r28
    11ac:	08 95       	ret

000011ae <fnWtShtdnDtct>:

// I2C_COMMAND_TO_SET_SW_FOR_SHUTDOWN
void fnWtShtdnDtct(uint8_t* i2cBuffer)
{
    // pull ICP1 pin low to hault the host (e.g. Pi Zero on RPUpi)
    if (i2cBuffer[1] == 1)
    11ae:	fc 01       	movw	r30, r24
    11b0:	81 81       	ldd	r24, Z+1	; 0x01
    11b2:	81 30       	cpi	r24, 0x01	; 1
    11b4:	f1 f4       	brne	.+60     	; 0x11f2 <fnWtShtdnDtct+0x44>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    11b6:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    11b8:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    11ba:	20 9a       	sbi	0x04, 0	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    11bc:	9f bf       	out	0x3f, r25	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    11be:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    11c0:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    11c2:	28 98       	cbi	0x05, 0	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    11c4:	9f bf       	out	0x3f, r25	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    11c6:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    11c8:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    11ca:	25 9a       	sbi	0x04, 5	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    11cc:	9f bf       	out	0x3f, r25	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    11ce:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    11d0:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    11d2:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    11d4:	9f bf       	out	0x3f, r25	; 63
    {
        pinMode(SHUTDOWN, OUTPUT);
        digitalWrite(SHUTDOWN, LOW);
        pinMode(LED_BUILTIN, OUTPUT);
        digitalWrite(LED_BUILTIN, HIGH);
        shutdown_started = 1; // it is cleared in check_shutdown()
    11d6:	80 93 f2 02 	sts	0x02F2, r24	; 0x8002f2 <shutdown_started>
        shutdown_detected = 0; // it is set in check_shutdown()
    11da:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <shutdown_detected>
        shutdown_started_at = millis();
    11de:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
    11e2:	60 93 fd 02 	sts	0x02FD, r22	; 0x8002fd <shutdown_started_at>
    11e6:	70 93 fe 02 	sts	0x02FE, r23	; 0x8002fe <shutdown_started_at+0x1>
    11ea:	80 93 ff 02 	sts	0x02FF, r24	; 0x8002ff <shutdown_started_at+0x2>
    11ee:	90 93 00 03 	sts	0x0300, r25	; 0x800300 <shutdown_started_at+0x3>
    11f2:	08 95       	ret

000011f4 <fnRdMgrAddr>:
  *    all managers lockout serial except the address to bootload and the host */

// I2C command to access manager address and set RPU_NORMAL_MODE
// if given a valid address (ASCII 48..122) it will save that rather than setting normal mode.
void fnRdMgrAddr(uint8_t* i2cBuffer)
{
    11f4:	cf 93       	push	r28
    11f6:	fc 01       	movw	r30, r24
    uint8_t tmp_addr = i2cBuffer[1];
    11f8:	91 81       	ldd	r25, Z+1	; 0x01
    i2cBuffer[1] = rpu_address; // ASCII values in range 0x30..0x7A. e.g.,'1' is 0x31
    11fa:	80 91 02 03 	lds	r24, 0x0302	; 0x800302 <rpu_address>
    11fe:	81 83       	std	Z+1, r24	; 0x01
    if ( (tmp_addr>='0') && (tmp_addr<='z') ) 
    1200:	80 ed       	ldi	r24, 0xD0	; 208
    1202:	89 0f       	add	r24, r25
    1204:	8b 34       	cpi	r24, 0x4B	; 75
    1206:	30 f4       	brcc	.+12     	; 0x1214 <fnRdMgrAddr+0x20>
    {
        rpu_address = tmp_addr;
    1208:	90 93 02 03 	sts	0x0302, r25	; 0x800302 <rpu_address>
        write_rpu_address_to_eeprom = 1;
    120c:	81 e0       	ldi	r24, 0x01	; 1
    120e:	80 93 f5 02 	sts	0x02F5, r24	; 0x8002f5 <write_rpu_address_to_eeprom>
        return;
    1212:	9d c0       	rjmp	.+314    	; 0x134e <fnRdMgrAddr+0x15a>
    }
    local_mcu_is_rpu_aware =1; 
    1214:	c1 e0       	ldi	r28, 0x01	; 1
    1216:	c0 93 f6 02 	sts	0x02F6, r28	; 0x8002f6 <local_mcu_is_rpu_aware>
    // end the local mcu lockout. 
    if (localhost_active) 
    121a:	80 91 f1 02 	lds	r24, 0x02F1	; 0x8002f1 <localhost_active>
    121e:	88 23       	and	r24, r24
    1220:	b1 f1       	breq	.+108    	; 0x128e <fnRdMgrAddr+0x9a>
    {
        // If the local host is active then broadcast on DTR pair
        uart_started_at = millis();
    1222:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
    1226:	60 93 09 03 	sts	0x0309, r22	; 0x800309 <uart_started_at>
    122a:	70 93 0a 03 	sts	0x030A, r23	; 0x80030a <uart_started_at+0x1>
    122e:	80 93 0b 03 	sts	0x030B, r24	; 0x80030b <uart_started_at+0x2>
    1232:	90 93 0c 03 	sts	0x030C, r25	; 0x80030c <uart_started_at+0x3>
        uart_output = RPU_NORMAL_MODE;
    1236:	10 92 07 03 	sts	0x0307, r1	; 0x800307 <uart_output>
        printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
    123a:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
    123e:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
    1242:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
    1246:	30 e0       	ldi	r19, 0x00	; 0
    1248:	20 95       	com	r18
    124a:	30 95       	com	r19
    124c:	2a 70       	andi	r18, 0x0A	; 10
    124e:	33 27       	eor	r19, r19
    1250:	64 e0       	ldi	r22, 0x04	; 4
    1252:	22 0f       	add	r18, r18
    1254:	33 1f       	adc	r19, r19
    1256:	6a 95       	dec	r22
    1258:	e1 f7       	brne	.-8      	; 0x1252 <fnRdMgrAddr+0x5e>
    125a:	89 2f       	mov	r24, r25
    125c:	90 e0       	ldi	r25, 0x00	; 0
    125e:	80 95       	com	r24
    1260:	90 95       	com	r25
    1262:	80 75       	andi	r24, 0x50	; 80
    1264:	99 27       	eor	r25, r25
    1266:	74 e0       	ldi	r23, 0x04	; 4
    1268:	95 95       	asr	r25
    126a:	87 95       	ror	r24
    126c:	7a 95       	dec	r23
    126e:	e1 f7       	brne	.-8      	; 0x1268 <fnRdMgrAddr+0x74>
    1270:	82 2b       	or	r24, r18
    1272:	93 2b       	or	r25, r19
    1274:	9f 93       	push	r25
    1276:	8f 93       	push	r24
    1278:	1f 92       	push	r1
    127a:	4f 93       	push	r20
    127c:	86 e1       	ldi	r24, 0x16	; 22
    127e:	91 e0       	ldi	r25, 0x01	; 1
    1280:	9f 93       	push	r25
    1282:	8f 93       	push	r24
    1284:	0e 94 7e 17 	call	0x2efc	; 0x2efc <printf>
        uart_has_TTL = 1; // causes host_is_foreign to be false
    1288:	c0 93 05 03 	sts	0x0305, r28	; 0x800305 <uart_has_TTL>
    128c:	39 c0       	rjmp	.+114    	; 0x1300 <fnRdMgrAddr+0x10c>
    }
    else 
        if (bootloader_started)
    128e:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <bootloader_started>
    1292:	88 23       	and	r24, r24
    1294:	e1 f1       	breq	.+120    	; 0x130e <fnRdMgrAddr+0x11a>
        {
            // If the bootloader_started has not timed out yet broadcast on DTR pair
            uart_started_at = millis();
    1296:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
    129a:	60 93 09 03 	sts	0x0309, r22	; 0x800309 <uart_started_at>
    129e:	70 93 0a 03 	sts	0x030A, r23	; 0x80030a <uart_started_at+0x1>
    12a2:	80 93 0b 03 	sts	0x030B, r24	; 0x80030b <uart_started_at+0x2>
    12a6:	90 93 0c 03 	sts	0x030C, r25	; 0x80030c <uart_started_at+0x3>
            uart_output = RPU_NORMAL_MODE;
    12aa:	10 92 07 03 	sts	0x0307, r1	; 0x800307 <uart_output>
            printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
    12ae:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
    12b2:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
    12b6:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
    12ba:	30 e0       	ldi	r19, 0x00	; 0
    12bc:	20 95       	com	r18
    12be:	30 95       	com	r19
    12c0:	2a 70       	andi	r18, 0x0A	; 10
    12c2:	33 27       	eor	r19, r19
    12c4:	84 e0       	ldi	r24, 0x04	; 4
    12c6:	22 0f       	add	r18, r18
    12c8:	33 1f       	adc	r19, r19
    12ca:	8a 95       	dec	r24
    12cc:	e1 f7       	brne	.-8      	; 0x12c6 <fnRdMgrAddr+0xd2>
    12ce:	89 2f       	mov	r24, r25
    12d0:	90 e0       	ldi	r25, 0x00	; 0
    12d2:	80 95       	com	r24
    12d4:	90 95       	com	r25
    12d6:	80 75       	andi	r24, 0x50	; 80
    12d8:	99 27       	eor	r25, r25
    12da:	54 e0       	ldi	r21, 0x04	; 4
    12dc:	95 95       	asr	r25
    12de:	87 95       	ror	r24
    12e0:	5a 95       	dec	r21
    12e2:	e1 f7       	brne	.-8      	; 0x12dc <fnRdMgrAddr+0xe8>
    12e4:	82 2b       	or	r24, r18
    12e6:	93 2b       	or	r25, r19
    12e8:	9f 93       	push	r25
    12ea:	8f 93       	push	r24
    12ec:	1f 92       	push	r1
    12ee:	4f 93       	push	r20
    12f0:	86 e1       	ldi	r24, 0x16	; 22
    12f2:	91 e0       	ldi	r25, 0x01	; 1
    12f4:	9f 93       	push	r25
    12f6:	8f 93       	push	r24
    12f8:	0e 94 7e 17 	call	0x2efc	; 0x2efc <printf>
            uart_has_TTL = 0; // causes host_is_foreign to be true, so local DTR/RTS is not accepted
    12fc:	10 92 05 03 	sts	0x0305, r1	; 0x800305 <uart_has_TTL>
    1300:	0f 90       	pop	r0
    1302:	0f 90       	pop	r0
    1304:	0f 90       	pop	r0
    1306:	0f 90       	pop	r0
    1308:	0f 90       	pop	r0
    130a:	0f 90       	pop	r0
    130c:	20 c0       	rjmp	.+64     	; 0x134e <fnRdMgrAddr+0x15a>
        } 
        else
        {
            lockout_started_at = millis() - LOCKOUT_DELAY;
    130e:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
    1312:	dc 01       	movw	r26, r24
    1314:	cb 01       	movw	r24, r22
    1316:	80 5c       	subi	r24, 0xC0	; 192
    1318:	94 4d       	sbci	r25, 0xD4	; 212
    131a:	a1 40       	sbci	r26, 0x01	; 1
    131c:	b1 09       	sbc	r27, r1
    131e:	80 93 e9 02 	sts	0x02E9, r24	; 0x8002e9 <lockout_started_at>
    1322:	90 93 ea 02 	sts	0x02EA, r25	; 0x8002ea <lockout_started_at+0x1>
    1326:	a0 93 eb 02 	sts	0x02EB, r26	; 0x8002eb <lockout_started_at+0x2>
    132a:	b0 93 ec 02 	sts	0x02EC, r27	; 0x8002ec <lockout_started_at+0x3>
            bootloader_started_at = millis() - BOOTLOADER_ACTIVE;
    132e:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
    1332:	dc 01       	movw	r26, r24
    1334:	cb 01       	movw	r24, r22
    1336:	88 53       	subi	r24, 0x38	; 56
    1338:	91 4c       	sbci	r25, 0xC1	; 193
    133a:	a1 40       	sbci	r26, 0x01	; 1
    133c:	b1 09       	sbc	r27, r1
    133e:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <bootloader_started_at>
    1342:	90 93 e6 02 	sts	0x02E6, r25	; 0x8002e6 <bootloader_started_at+0x1>
    1346:	a0 93 e7 02 	sts	0x02E7, r26	; 0x8002e7 <bootloader_started_at+0x2>
    134a:	b0 93 e8 02 	sts	0x02E8, r27	; 0x8002e8 <bootloader_started_at+0x3>
        }
        
}
    134e:	cf 91       	pop	r28
    1350:	08 95       	ret

00001352 <fnWtArduinMode>:
/********* PIONT TO POINT MODE ***********
  *    arduino_mode LOCKOUT_DELAY and BOOTLOADER_ACTIVE last forever when the host RTS toggles   */

// I2C command to set arduino_mode
void fnWtArduinMode(uint8_t* i2cBuffer)
{
    1352:	cf 93       	push	r28
    if (i2cBuffer[1] == 1)
    1354:	fc 01       	movw	r30, r24
    1356:	c1 81       	ldd	r28, Z+1	; 0x01
    1358:	c1 30       	cpi	r28, 0x01	; 1
    135a:	09 f0       	breq	.+2      	; 0x135e <fnWtArduinMode+0xc>
    135c:	45 c0       	rjmp	.+138    	; 0x13e8 <fnWtArduinMode+0x96>
    {
        if (!arduino_mode_started)
    135e:	20 91 04 03 	lds	r18, 0x0304	; 0x800304 <arduino_mode_started>
    1362:	21 11       	cpse	r18, r1
    1364:	41 c0       	rjmp	.+130    	; 0x13e8 <fnWtArduinMode+0x96>
        {
            uart_started_at = millis();
    1366:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
    136a:	60 93 09 03 	sts	0x0309, r22	; 0x800309 <uart_started_at>
    136e:	70 93 0a 03 	sts	0x030A, r23	; 0x80030a <uart_started_at+0x1>
    1372:	80 93 0b 03 	sts	0x030B, r24	; 0x80030b <uart_started_at+0x2>
    1376:	90 93 0c 03 	sts	0x030C, r25	; 0x80030c <uart_started_at+0x3>
            uart_output = RPU_ARDUINO_MODE;
    137a:	8f ef       	ldi	r24, 0xFF	; 255
    137c:	80 93 07 03 	sts	0x0307, r24	; 0x800307 <uart_output>
            printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
    1380:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
    1384:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
    1388:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
    138c:	30 e0       	ldi	r19, 0x00	; 0
    138e:	20 95       	com	r18
    1390:	30 95       	com	r19
    1392:	2a 70       	andi	r18, 0x0A	; 10
    1394:	33 27       	eor	r19, r19
    1396:	84 e0       	ldi	r24, 0x04	; 4
    1398:	22 0f       	add	r18, r18
    139a:	33 1f       	adc	r19, r19
    139c:	8a 95       	dec	r24
    139e:	e1 f7       	brne	.-8      	; 0x1398 <fnWtArduinMode+0x46>
    13a0:	89 2f       	mov	r24, r25
    13a2:	90 e0       	ldi	r25, 0x00	; 0
    13a4:	80 95       	com	r24
    13a6:	90 95       	com	r25
    13a8:	80 75       	andi	r24, 0x50	; 80
    13aa:	99 27       	eor	r25, r25
    13ac:	54 e0       	ldi	r21, 0x04	; 4
    13ae:	95 95       	asr	r25
    13b0:	87 95       	ror	r24
    13b2:	5a 95       	dec	r21
    13b4:	e1 f7       	brne	.-8      	; 0x13ae <fnWtArduinMode+0x5c>
    13b6:	82 2b       	or	r24, r18
    13b8:	93 2b       	or	r25, r19
    13ba:	9f 93       	push	r25
    13bc:	8f 93       	push	r24
    13be:	1f 92       	push	r1
    13c0:	4f 93       	push	r20
    13c2:	86 e1       	ldi	r24, 0x16	; 22
    13c4:	91 e0       	ldi	r25, 0x01	; 1
    13c6:	9f 93       	push	r25
    13c8:	8f 93       	push	r24
    13ca:	0e 94 7e 17 	call	0x2efc	; 0x2efc <printf>
            uart_has_TTL = 1; // causes host_is_foreign to be false
    13ce:	c0 93 05 03 	sts	0x0305, r28	; 0x800305 <uart_has_TTL>
            arduino_mode_started = 1; // it is cleared by check_uart where arduino_mode is set
    13d2:	c0 93 04 03 	sts	0x0304, r28	; 0x800304 <arduino_mode_started>
            arduino_mode = 0; // system wide state is set by check_uart when RPU_ARDUINO_MODE seen
    13d6:	10 92 fc 02 	sts	0x02FC, r1	; 0x8002fc <arduino_mode>
    13da:	0f 90       	pop	r0
    13dc:	0f 90       	pop	r0
    13de:	0f 90       	pop	r0
    13e0:	0f 90       	pop	r0
    13e2:	0f 90       	pop	r0
    13e4:	0f 90       	pop	r0
    13e6:	02 c0       	rjmp	.+4      	; 0x13ec <fnWtArduinMode+0x9a>
        } 
        else
        {
            i2cBuffer[1] = 0; // repeated commands are ignored until check_uart is done
    13e8:	fc 01       	movw	r30, r24
    13ea:	11 82       	std	Z+1, r1	; 0x01
    else 
    {
        // read the local address to send a byte on DTR for RPU_NORMAL_MODE
        i2cBuffer[1] = 0; // ignore everything but the command
    }
}
    13ec:	cf 91       	pop	r28
    13ee:	08 95       	ret

000013f0 <fnStartTestMode>:
/********* TEST MODE ***********
  *    trancever control for testing      */

// I2C command to start test_mode
void fnStartTestMode(uint8_t* i2cBuffer)
{
    13f0:	cf 93       	push	r28
    13f2:	fc 01       	movw	r30, r24
    if (i2cBuffer[1] == 1)
    13f4:	c1 81       	ldd	r28, Z+1	; 0x01
    13f6:	c1 30       	cpi	r28, 0x01	; 1
    13f8:	09 f0       	breq	.+2      	; 0x13fc <fnStartTestMode+0xc>
    13fa:	48 c0       	rjmp	.+144    	; 0x148c <fnStartTestMode+0x9c>
    {
        if (!test_mode_started && !test_mode)
    13fc:	80 91 ed 02 	lds	r24, 0x02ED	; 0x8002ed <test_mode_started>
    1400:	81 11       	cpse	r24, r1
    1402:	42 c0       	rjmp	.+132    	; 0x1488 <fnStartTestMode+0x98>
    1404:	80 91 06 03 	lds	r24, 0x0306	; 0x800306 <test_mode>
    1408:	81 11       	cpse	r24, r1
    140a:	3e c0       	rjmp	.+124    	; 0x1488 <fnStartTestMode+0x98>
        {
            uart_started_at = millis();
    140c:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
    1410:	60 93 09 03 	sts	0x0309, r22	; 0x800309 <uart_started_at>
    1414:	70 93 0a 03 	sts	0x030A, r23	; 0x80030a <uart_started_at+0x1>
    1418:	80 93 0b 03 	sts	0x030B, r24	; 0x80030b <uart_started_at+0x2>
    141c:	90 93 0c 03 	sts	0x030C, r25	; 0x80030c <uart_started_at+0x3>
            uart_output = RPU_START_TEST_MODE;
    1420:	c0 93 07 03 	sts	0x0307, r28	; 0x800307 <uart_output>
            printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
    1424:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
    1428:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
    142c:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
    1430:	30 e0       	ldi	r19, 0x00	; 0
    1432:	20 95       	com	r18
    1434:	30 95       	com	r19
    1436:	2a 70       	andi	r18, 0x0A	; 10
    1438:	33 27       	eor	r19, r19
    143a:	84 e0       	ldi	r24, 0x04	; 4
    143c:	22 0f       	add	r18, r18
    143e:	33 1f       	adc	r19, r19
    1440:	8a 95       	dec	r24
    1442:	e1 f7       	brne	.-8      	; 0x143c <fnStartTestMode+0x4c>
    1444:	89 2f       	mov	r24, r25
    1446:	90 e0       	ldi	r25, 0x00	; 0
    1448:	80 95       	com	r24
    144a:	90 95       	com	r25
    144c:	80 75       	andi	r24, 0x50	; 80
    144e:	99 27       	eor	r25, r25
    1450:	54 e0       	ldi	r21, 0x04	; 4
    1452:	95 95       	asr	r25
    1454:	87 95       	ror	r24
    1456:	5a 95       	dec	r21
    1458:	e1 f7       	brne	.-8      	; 0x1452 <fnStartTestMode+0x62>
    145a:	82 2b       	or	r24, r18
    145c:	93 2b       	or	r25, r19
    145e:	9f 93       	push	r25
    1460:	8f 93       	push	r24
    1462:	1f 92       	push	r1
    1464:	4f 93       	push	r20
    1466:	86 e1       	ldi	r24, 0x16	; 22
    1468:	91 e0       	ldi	r25, 0x01	; 1
    146a:	9f 93       	push	r25
    146c:	8f 93       	push	r24
    146e:	0e 94 7e 17 	call	0x2efc	; 0x2efc <printf>
            uart_has_TTL = 1; // causes host_is_foreign to be false
    1472:	c0 93 05 03 	sts	0x0305, r28	; 0x800305 <uart_has_TTL>
            test_mode_started = 1; // it is cleared by check_uart where test_mode is set
    1476:	c0 93 ed 02 	sts	0x02ED, r28	; 0x8002ed <test_mode_started>
    147a:	0f 90       	pop	r0
    147c:	0f 90       	pop	r0
    147e:	0f 90       	pop	r0
    1480:	0f 90       	pop	r0
    1482:	0f 90       	pop	r0
    1484:	0f 90       	pop	r0
    1486:	04 c0       	rjmp	.+8      	; 0x1490 <fnStartTestMode+0xa0>
        } 
        else
        {
            i2cBuffer[1] = 2; // repeated commands are ignored until check_uart is done
    1488:	82 e0       	ldi	r24, 0x02	; 2
    148a:	01 c0       	rjmp	.+2      	; 0x148e <fnStartTestMode+0x9e>
        }
    }
    else 
    {
        // read the local address to send a byte on DTR for RPU_NORMAL_MODE
        i2cBuffer[1] = 3; // ignore everything but the command
    148c:	83 e0       	ldi	r24, 0x03	; 3
    148e:	81 83       	std	Z+1, r24	; 0x01
    }
}
    1490:	cf 91       	pop	r28
    1492:	08 95       	ret

00001494 <fnEndTestMode>:

// I2C command to end test_mode
void fnEndTestMode(uint8_t* i2cBuffer)
{
    1494:	1f 93       	push	r17
    1496:	cf 93       	push	r28
    1498:	df 93       	push	r29
    149a:	ec 01       	movw	r28, r24
    if (i2cBuffer[1] == 1)
    149c:	19 81       	ldd	r17, Y+1	; 0x01
    149e:	11 30       	cpi	r17, 0x01	; 1
    14a0:	09 f0       	breq	.+2      	; 0x14a4 <fnEndTestMode+0x10>
    14a2:	61 c0       	rjmp	.+194    	; 0x1566 <fnEndTestMode+0xd2>
    {
        if (!test_mode_started && test_mode)
    14a4:	80 91 ed 02 	lds	r24, 0x02ED	; 0x8002ed <test_mode_started>
    14a8:	81 11       	cpse	r24, r1
    14aa:	5d c0       	rjmp	.+186    	; 0x1566 <fnEndTestMode+0xd2>
    14ac:	80 91 06 03 	lds	r24, 0x0306	; 0x800306 <test_mode>
    14b0:	88 23       	and	r24, r24
    14b2:	09 f4       	brne	.+2      	; 0x14b6 <fnEndTestMode+0x22>
    14b4:	58 c0       	rjmp	.+176    	; 0x1566 <fnEndTestMode+0xd2>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    14b6:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    14b8:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    14ba:	59 9a       	sbi	0x0b, 1	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    14bc:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    14be:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    14c0:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    14c2:	51 98       	cbi	0x0a, 1	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    14c4:	8f bf       	out	0x3f, r24	; 63
        {
            digitalWrite(DTR_TXD,HIGH); // strong pullup
            pinMode(DTR_TXD,INPUT); // the DTR pair driver will see a weak pullup when UART starts
            UCSR0B |= (1<<RXEN0)|(1<<TXEN0); // turn on UART
    14c6:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    14ca:	88 61       	ori	r24, 0x18	; 24
    14cc:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    14d0:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    14d2:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    14d4:	5f 9a       	sbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    14d6:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    14d8:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    14da:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    14dc:	5e 98       	cbi	0x0b, 6	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    14de:	8f bf       	out	0x3f, r24	; 63
            digitalWrite(DTR_DE, HIGH); //DTR transceiver may have been turned off during the test
            digitalWrite(DTR_nRE, LOW); 
            uart_started_at = millis();
    14e0:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
    14e4:	60 93 09 03 	sts	0x0309, r22	; 0x800309 <uart_started_at>
    14e8:	70 93 0a 03 	sts	0x030A, r23	; 0x80030a <uart_started_at+0x1>
    14ec:	80 93 0b 03 	sts	0x030B, r24	; 0x80030b <uart_started_at+0x2>
    14f0:	90 93 0c 03 	sts	0x030C, r25	; 0x80030c <uart_started_at+0x3>
            uart_output = RPU_END_TEST_MODE;
    14f4:	8e ef       	ldi	r24, 0xFE	; 254
    14f6:	80 93 07 03 	sts	0x0307, r24	; 0x800307 <uart_output>
            printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
    14fa:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
    14fe:	80 91 07 03 	lds	r24, 0x0307	; 0x800307 <uart_output>
    1502:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
    1506:	30 e0       	ldi	r19, 0x00	; 0
    1508:	20 95       	com	r18
    150a:	30 95       	com	r19
    150c:	2a 70       	andi	r18, 0x0A	; 10
    150e:	33 27       	eor	r19, r19
    1510:	a9 01       	movw	r20, r18
    1512:	24 e0       	ldi	r18, 0x04	; 4
    1514:	44 0f       	add	r20, r20
    1516:	55 1f       	adc	r21, r21
    1518:	2a 95       	dec	r18
    151a:	e1 f7       	brne	.-8      	; 0x1514 <fnEndTestMode+0x80>
    151c:	28 2f       	mov	r18, r24
    151e:	30 e0       	ldi	r19, 0x00	; 0
    1520:	20 95       	com	r18
    1522:	30 95       	com	r19
    1524:	20 75       	andi	r18, 0x50	; 80
    1526:	33 27       	eor	r19, r19
    1528:	64 e0       	ldi	r22, 0x04	; 4
    152a:	35 95       	asr	r19
    152c:	27 95       	ror	r18
    152e:	6a 95       	dec	r22
    1530:	e1 f7       	brne	.-8      	; 0x152a <fnEndTestMode+0x96>
    1532:	24 2b       	or	r18, r20
    1534:	35 2b       	or	r19, r21
    1536:	3f 93       	push	r19
    1538:	2f 93       	push	r18
    153a:	1f 92       	push	r1
    153c:	9f 93       	push	r25
    153e:	86 e1       	ldi	r24, 0x16	; 22
    1540:	91 e0       	ldi	r25, 0x01	; 1
    1542:	9f 93       	push	r25
    1544:	8f 93       	push	r24
    1546:	0e 94 7e 17 	call	0x2efc	; 0x2efc <printf>
            uart_has_TTL = 1; // causes host_is_foreign to be false
    154a:	10 93 05 03 	sts	0x0305, r17	; 0x800305 <uart_has_TTL>
            test_mode_started = 1; // it is cleared by check_uart where test_mode is also cleared
    154e:	10 93 ed 02 	sts	0x02ED, r17	; 0x8002ed <test_mode_started>
            i2cBuffer[1] = transceiver_state; // replace the data byte with the transceiver_state.
    1552:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
    1556:	89 83       	std	Y+1, r24	; 0x01
    1558:	0f 90       	pop	r0
    155a:	0f 90       	pop	r0
    155c:	0f 90       	pop	r0
    155e:	0f 90       	pop	r0
    1560:	0f 90       	pop	r0
    1562:	0f 90       	pop	r0
    1564:	01 c0       	rjmp	.+2      	; 0x1568 <fnEndTestMode+0xd4>
        } 
        else
        {
            i2cBuffer[1] = 0; // repeated commands are ignored until check_uart is done
    1566:	19 82       	std	Y+1, r1	; 0x01
    else 
    {
        // read the local address to send a byte on DTR for RPU_NORMAL_MODE
        i2cBuffer[1] = 0; // ignore everything but the command
    }
}
    1568:	df 91       	pop	r29
    156a:	cf 91       	pop	r28
    156c:	1f 91       	pop	r17
    156e:	08 95       	ret

00001570 <receive_i2c_event>:
uint8_t i2c0Buffer[I2C_BUFFER_LENGTH];
uint8_t i2c0BufferLength = 0;

// called when I2C data is received. 
void receive_i2c_event(uint8_t* inBytes, int numBytes) 
{
    1570:	ac 01       	movw	r20, r24
        {fnStartTestMode, fnEndTestMode, fnRdXcvrCntlInTestMode, fnWtXcvrCntlInTestMode, fnMorningDebounce, fnEveningDebounce, fnMillis, fnNull}
    };

    // i2c will echo's back what was sent (plus modifications) with transmit event
    uint8_t i;
    for(i = 0; i < numBytes; ++i)
    1572:	90 e0       	ldi	r25, 0x00	; 0
    1574:	29 2f       	mov	r18, r25
    1576:	30 e0       	ldi	r19, 0x00	; 0
    1578:	26 17       	cp	r18, r22
    157a:	37 07       	cpc	r19, r23
    157c:	54 f4       	brge	.+20     	; 0x1592 <receive_i2c_event+0x22>
    {
        i2c0Buffer[i] = inBytes[i];    
    157e:	fa 01       	movw	r30, r20
    1580:	e2 0f       	add	r30, r18
    1582:	f3 1f       	adc	r31, r19
    1584:	80 81       	ld	r24, Z
    1586:	f9 01       	movw	r30, r18
    1588:	e3 5f       	subi	r30, 0xF3	; 243
    158a:	fc 4f       	sbci	r31, 0xFC	; 252
    158c:	80 83       	st	Z, r24
        {fnStartTestMode, fnEndTestMode, fnRdXcvrCntlInTestMode, fnWtXcvrCntlInTestMode, fnMorningDebounce, fnEveningDebounce, fnMillis, fnNull}
    };

    // i2c will echo's back what was sent (plus modifications) with transmit event
    uint8_t i;
    for(i = 0; i < numBytes; ++i)
    158e:	9f 5f       	subi	r25, 0xFF	; 255
    1590:	f1 cf       	rjmp	.-30     	; 0x1574 <receive_i2c_event+0x4>
    {
        i2c0Buffer[i] = inBytes[i];    
    }
    if(i < I2C_BUFFER_LENGTH) i2c0Buffer[i+1] = 0; // room for null
    1592:	90 32       	cpi	r25, 0x20	; 32
    1594:	20 f4       	brcc	.+8      	; 0x159e <receive_i2c_event+0x2e>
    1596:	f9 01       	movw	r30, r18
    1598:	e3 5f       	subi	r30, 0xF3	; 243
    159a:	fc 4f       	sbci	r31, 0xFC	; 252
    159c:	11 82       	std	Z+1, r1	; 0x01
    i2c0BufferLength = numBytes;
    159e:	60 93 9c 01 	sts	0x019C, r22	; 0x80019c <__data_end>

    // my i2c commands size themselfs with data, so at least two bytes (e.g., cmd + one_data_byte)
    if(i2c0BufferLength <= 1) 
    15a2:	62 30       	cpi	r22, 0x02	; 2
    15a4:	10 f4       	brcc	.+4      	; 0x15aa <receive_i2c_event+0x3a>
    {
        i2c0Buffer[0] = 0xFF; // error code for small size.
    15a6:	8f ef       	ldi	r24, 0xFF	; 255
    15a8:	0d c0       	rjmp	.+26     	; 0x15c4 <receive_i2c_event+0x54>
        return; // not valid, do nothing just echo.
    }

    // mask the group bits (4..7) so they are alone then roll those bits to the left so they can be used as an index.
    uint8_t group;
    group = (i2c0Buffer[0] & 0xF0) >> 4;
    15aa:	80 91 0d 03 	lds	r24, 0x030D	; 0x80030d <i2c0Buffer>
    15ae:	e8 2f       	mov	r30, r24
    15b0:	e2 95       	swap	r30
    15b2:	ef 70       	andi	r30, 0x0F	; 15
     if(group >= GROUP) 
    15b4:	e4 30       	cpi	r30, 0x04	; 4
    15b6:	10 f0       	brcs	.+4      	; 0x15bc <receive_i2c_event+0x4c>
     {
         i2c0Buffer[0] = 0xFE; // error code for bad group.
    15b8:	8e ef       	ldi	r24, 0xFE	; 254
    15ba:	04 c0       	rjmp	.+8      	; 0x15c4 <receive_i2c_event+0x54>
        return; 
     }

    // mask the command bits (0..3) so they can be used as an index.
    uint8_t command;
    command = i2c0Buffer[0] & 0x0F;
    15bc:	8f 70       	andi	r24, 0x0F	; 15
    if(command >= MGR_CMDS) 
    15be:	88 30       	cpi	r24, 0x08	; 8
    15c0:	20 f0       	brcs	.+8      	; 0x15ca <receive_i2c_event+0x5a>
    {
        i2c0Buffer[0] = 0xFD; // error code for bad command.
    15c2:	8d ef       	ldi	r24, 0xFD	; 253
    15c4:	80 93 0d 03 	sts	0x030D, r24	; 0x80030d <i2c0Buffer>
        return; // not valid, do nothing but echo error code.
    15c8:	08 95       	ret
    }

    /* Call the command function and return */
    (* pf[group][command])(i2c0Buffer);
    15ca:	98 e0       	ldi	r25, 0x08	; 8
    15cc:	e9 9f       	mul	r30, r25
    15ce:	f0 01       	movw	r30, r0
    15d0:	11 24       	eor	r1, r1
    15d2:	e8 0f       	add	r30, r24
    15d4:	f1 1d       	adc	r31, r1
    15d6:	ee 0f       	add	r30, r30
    15d8:	ff 1f       	adc	r31, r31
    15da:	e5 5e       	subi	r30, 0xE5	; 229
    15dc:	fe 4f       	sbci	r31, 0xFE	; 254
    15de:	01 90       	ld	r0, Z+
    15e0:	f0 81       	ld	r31, Z
    15e2:	e0 2d       	mov	r30, r0
    15e4:	8d e0       	ldi	r24, 0x0D	; 13
    15e6:	93 e0       	ldi	r25, 0x03	; 3
    15e8:	09 94       	ijmp

000015ea <transmit_i2c_event>:
}

void transmit_i2c_event(void) 
{
    // respond with an echo of the last message sent
    uint8_t return_code = twi0_transmit(i2c0Buffer, i2c0BufferLength);
    15ea:	60 91 9c 01 	lds	r22, 0x019C	; 0x80019c <__data_end>
    15ee:	8d e0       	ldi	r24, 0x0D	; 13
    15f0:	93 e0       	ldi	r25, 0x03	; 3
    15f2:	0e 94 f7 13 	call	0x27ee	; 0x27ee <twi0_transmit>
    if (return_code != 0)
    15f6:	88 23       	and	r24, r24
    15f8:	29 f0       	breq	.+10     	; 0x1604 <transmit_i2c_event+0x1a>
        status_byt &= (1<<DTR_I2C_TRANSMIT_FAIL);
    15fa:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
    15fe:	82 70       	andi	r24, 0x02	; 2
    1600:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
    1604:	08 95       	ret

00001606 <fnRdMgrAddrQuietly>:
    1606:	0c 94 20 06 	jmp	0xc40	; 0xc40 <fnWtMgrAddr>

0000160a <receive_smbus_event>:
// called when SMBus slave has received data
// minimize clock streatching for R-Pi. 
// use smbus_has_numBytes_to_handle as smbus flag to run handle routine outside ISR
void receive_smbus_event(uint8_t* inBytes, int numBytes)
{
    inBytes_to_handle = inBytes;
    160a:	90 93 4e 03 	sts	0x034E, r25	; 0x80034e <inBytes_to_handle+0x1>
    160e:	80 93 4d 03 	sts	0x034D, r24	; 0x80034d <inBytes_to_handle>
    smbus_has_numBytes_to_handle = numBytes;
    1612:	70 93 50 03 	sts	0x0350, r23	; 0x800350 <smbus_has_numBytes_to_handle+0x1>
    1616:	60 93 4f 03 	sts	0x034F, r22	; 0x80034f <smbus_has_numBytes_to_handle>
    161a:	08 95       	ret

0000161c <handle_smbus_receive>:

// twi1.c has been modified, so it has an interleaved buffer that allows  
// the event to put a copy of the pointer where I can use it outside the ISR.
void handle_smbus_receive(void)
{
    if (smbus_has_numBytes_to_handle)
    161c:	20 91 4f 03 	lds	r18, 0x034F	; 0x80034f <smbus_has_numBytes_to_handle>
    1620:	30 91 50 03 	lds	r19, 0x0350	; 0x800350 <smbus_has_numBytes_to_handle+0x1>
    1624:	21 15       	cp	r18, r1
    1626:	31 05       	cpc	r19, r1
    1628:	09 f4       	brne	.+2      	; 0x162c <handle_smbus_receive+0x10>
    162a:	6b c0       	rjmp	.+214    	; 0x1702 <handle_smbus_receive+0xe6>
            {fnRdAdcAltI, fnRdAdcAltV, fnRdAdcPwrI, fnRdAdcPwrV, fnRdTimedAccumAltI, fnRdTimedAccumPwrI, fnAnalogRefExternAVCC, fnAnalogRefIntern1V1},
            {fnStartTestMode, fnEndTestMode, fnRdXcvrCntlInTestMode, fnWtXcvrCntlInTestMode, fnMorningDebounce, fnEveningDebounce, fnMillis, fnNull}
        };

        int numBytes = smbus_has_numBytes_to_handle; // place value on stack so it will go away when done.
        smbus_has_numBytes_to_handle = 0; 
    162c:	10 92 50 03 	sts	0x0350, r1	; 0x800350 <smbus_has_numBytes_to_handle+0x1>
    1630:	10 92 4f 03 	sts	0x034F, r1	; 0x80034f <smbus_has_numBytes_to_handle>
    1634:	e0 91 4d 03 	lds	r30, 0x034D	; 0x80034d <inBytes_to_handle>
    1638:	f0 91 4e 03 	lds	r31, 0x034E	; 0x80034e <inBytes_to_handle+0x1>
        // read_i2c_block_data has a single command byte in its data set
        // it will write i2c address, the command* byte, and then cause a repeated start
        // followed by the i2c address (again) and then reading** the data
        // * clock stretching occures during the receive (so handle was done to move this code outside the ISR)
        // ** and the transmit events
        if( (numBytes == 1)  )
    163c:	21 30       	cpi	r18, 0x01	; 1
    163e:	31 05       	cpc	r19, r1
    1640:	11 f0       	breq	.+4      	; 0x1646 <handle_smbus_receive+0x2a>
            }
            return; // done. Even if command does not match.
        }
        for(i = 0; i < numBytes; ++i)
        {
            smbusBuffer[i] = inBytes_to_handle[i];    
    1642:	40 e0       	ldi	r20, 0x00	; 0
    1644:	23 c0       	rjmp	.+70     	; 0x168c <handle_smbus_receive+0x70>
        // * clock stretching occures during the receive (so handle was done to move this code outside the ISR)
        // ** and the transmit events
        if( (numBytes == 1)  )
        {
            // transmit event is set up to work from an old buffer, the data it needs is in the current buffer. 
            if ( (inBytes_to_handle[0] == smbusBuffer[0]) && (!transmit_data_ready) )
    1646:	90 81       	ld	r25, Z
    1648:	80 91 2d 03 	lds	r24, 0x032D	; 0x80032d <smbusBuffer>
    164c:	98 13       	cpse	r25, r24
    164e:	59 c0       	rjmp	.+178    	; 0x1702 <handle_smbus_receive+0xe6>
    1650:	80 91 9d 01 	lds	r24, 0x019D	; 0x80019d <transmit_data_ready>
    1654:	81 11       	cpse	r24, r1
    1656:	55 c0       	rjmp	.+170    	; 0x1702 <handle_smbus_receive+0xe6>
            {
                for(i = 0; i < smbusBufferLength; ++i)
    1658:	80 91 9f 01 	lds	r24, 0x019F	; 0x80019f <smbusBufferLength>
    165c:	ad e2       	ldi	r26, 0x2D	; 45
    165e:	b3 e0       	ldi	r27, 0x03	; 3
    1660:	e1 e5       	ldi	r30, 0x51	; 81
    1662:	f3 e0       	ldi	r31, 0x03	; 3
    1664:	90 e0       	ldi	r25, 0x00	; 0
    1666:	98 17       	cp	r25, r24
    1668:	21 f0       	breq	.+8      	; 0x1672 <handle_smbus_receive+0x56>
                {
                    smbus_oldBuffer[i] = smbusBuffer[i];
    166a:	2d 91       	ld	r18, X+
    166c:	21 93       	st	Z+, r18
        if( (numBytes == 1)  )
        {
            // transmit event is set up to work from an old buffer, the data it needs is in the current buffer. 
            if ( (inBytes_to_handle[0] == smbusBuffer[0]) && (!transmit_data_ready) )
            {
                for(i = 0; i < smbusBufferLength; ++i)
    166e:	9f 5f       	subi	r25, 0xFF	; 255
    1670:	fa cf       	rjmp	.-12     	; 0x1666 <handle_smbus_receive+0x4a>
                {
                    smbus_oldBuffer[i] = smbusBuffer[i];
                }
                if(i < SMBUS_BUFFER_LENGTH) smbus_oldBuffer[i+1] = 0; // room for null
    1672:	80 32       	cpi	r24, 0x20	; 32
    1674:	28 f4       	brcc	.+10     	; 0x1680 <handle_smbus_receive+0x64>
    1676:	e8 2f       	mov	r30, r24
    1678:	f0 e0       	ldi	r31, 0x00	; 0
    167a:	ef 5a       	subi	r30, 0xAF	; 175
    167c:	fc 4f       	sbci	r31, 0xFC	; 252
    167e:	11 82       	std	Z+1, r1	; 0x01
                smbus_oldBufferLength = smbusBufferLength;
    1680:	80 93 9e 01 	sts	0x019E, r24	; 0x80019e <smbus_oldBufferLength>
                transmit_data_ready = 1;
    1684:	81 e0       	ldi	r24, 0x01	; 1
    1686:	80 93 9d 01 	sts	0x019D, r24	; 0x80019d <transmit_data_ready>
    168a:	08 95       	ret
            }
            return; // done. Even if command does not match.
        }
        for(i = 0; i < numBytes; ++i)
    168c:	84 2f       	mov	r24, r20
    168e:	90 e0       	ldi	r25, 0x00	; 0
    1690:	82 17       	cp	r24, r18
    1692:	93 07       	cpc	r25, r19
    1694:	54 f4       	brge	.+20     	; 0x16aa <handle_smbus_receive+0x8e>
        {
            smbusBuffer[i] = inBytes_to_handle[i];    
    1696:	df 01       	movw	r26, r30
    1698:	a8 0f       	add	r26, r24
    169a:	b9 1f       	adc	r27, r25
    169c:	5c 91       	ld	r21, X
    169e:	dc 01       	movw	r26, r24
    16a0:	a3 5d       	subi	r26, 0xD3	; 211
    16a2:	bc 4f       	sbci	r27, 0xFC	; 252
    16a4:	5c 93       	st	X, r21
                smbus_oldBufferLength = smbusBufferLength;
                transmit_data_ready = 1;
            }
            return; // done. Even if command does not match.
        }
        for(i = 0; i < numBytes; ++i)
    16a6:	4f 5f       	subi	r20, 0xFF	; 255
    16a8:	f1 cf       	rjmp	.-30     	; 0x168c <handle_smbus_receive+0x70>
        {
            smbusBuffer[i] = inBytes_to_handle[i];    
        }
        if(i < SMBUS_BUFFER_LENGTH) smbusBuffer[i+1] = 0; // room for null
    16aa:	40 32       	cpi	r20, 0x20	; 32
    16ac:	20 f4       	brcc	.+8      	; 0x16b6 <handle_smbus_receive+0x9a>
    16ae:	fc 01       	movw	r30, r24
    16b0:	e3 5d       	subi	r30, 0xD3	; 211
    16b2:	fc 4f       	sbci	r31, 0xFC	; 252
    16b4:	11 82       	std	Z+1, r1	; 0x01
        smbusBufferLength = numBytes;
    16b6:	20 93 9f 01 	sts	0x019F, r18	; 0x80019f <smbusBufferLength>

        // an read_i2c_block_data has a command byte 
        if( !(smbusBufferLength > 0) ) 
    16ba:	21 11       	cpse	r18, r1
    16bc:	02 c0       	rjmp	.+4      	; 0x16c2 <handle_smbus_receive+0xa6>
        {
            smbusBuffer[0] = 0xFF; // error code for small size.
    16be:	8f ef       	ldi	r24, 0xFF	; 255
    16c0:	0d c0       	rjmp	.+26     	; 0x16dc <handle_smbus_receive+0xc0>
            return; // not valid, do nothing just echo an error code.
        }

        // mask the group bits (4..7) so they are alone then roll those bits to the left so they can be used as an index.
        uint8_t group;
        group = (smbusBuffer[0] & 0xF0) >> 4;
    16c2:	80 91 2d 03 	lds	r24, 0x032D	; 0x80032d <smbusBuffer>
    16c6:	e8 2f       	mov	r30, r24
    16c8:	e2 95       	swap	r30
    16ca:	ef 70       	andi	r30, 0x0F	; 15
        if(group >= GROUP) 
    16cc:	e4 30       	cpi	r30, 0x04	; 4
    16ce:	10 f0       	brcs	.+4      	; 0x16d4 <handle_smbus_receive+0xb8>
        {
            smbusBuffer[0] = 0xFE; // error code for bad group.
    16d0:	8e ef       	ldi	r24, 0xFE	; 254
    16d2:	04 c0       	rjmp	.+8      	; 0x16dc <handle_smbus_receive+0xc0>
            return; 
        }

        // mask the command bits (0..3) so they can be used as an index.
        uint8_t command;
        command = smbusBuffer[0] & 0x0F;
    16d4:	8f 70       	andi	r24, 0x0F	; 15
        if(command >= MGR_CMDS) 
    16d6:	88 30       	cpi	r24, 0x08	; 8
    16d8:	20 f0       	brcs	.+8      	; 0x16e2 <handle_smbus_receive+0xc6>
        {
            smbusBuffer[0] = 0xFD; // error code for bad command.
    16da:	8d ef       	ldi	r24, 0xFD	; 253
    16dc:	80 93 2d 03 	sts	0x032D, r24	; 0x80032d <smbusBuffer>
            return; // not valid, do nothing but echo error code.
    16e0:	08 95       	ret
        }

        // Call the i2c command function and return
        (* pf[group][command])(smbusBuffer);
    16e2:	98 e0       	ldi	r25, 0x08	; 8
    16e4:	e9 9f       	mul	r30, r25
    16e6:	f0 01       	movw	r30, r0
    16e8:	11 24       	eor	r1, r1
    16ea:	e8 0f       	add	r30, r24
    16ec:	f1 1d       	adc	r31, r1
    16ee:	ee 0f       	add	r30, r30
    16f0:	ff 1f       	adc	r31, r31
    16f2:	e5 5a       	subi	r30, 0xA5	; 165
    16f4:	fe 4f       	sbci	r31, 0xFE	; 254
    16f6:	01 90       	ld	r0, Z+
    16f8:	f0 81       	ld	r31, Z
    16fa:	e0 2d       	mov	r30, r0
    16fc:	8d e2       	ldi	r24, 0x2D	; 45
    16fe:	93 e0       	ldi	r25, 0x03	; 3
    1700:	09 94       	ijmp
    1702:	08 95       	ret

00001704 <transmit_smbus_event>:

// called when SMBus slave has been requested to send data
void transmit_smbus_event(void) 
{
    // For SMBus echo the old data from the previous I2C receive event
    twi1_transmit(smbus_oldBuffer, smbus_oldBufferLength);
    1704:	60 91 9e 01 	lds	r22, 0x019E	; 0x80019e <smbus_oldBufferLength>
    1708:	81 e5       	ldi	r24, 0x51	; 81
    170a:	93 e0       	ldi	r25, 0x03	; 3
    170c:	0e 94 81 15 	call	0x2b02	; 0x2b02 <twi1_transmit>
    transmit_data_ready = 0;
    1710:	10 92 9d 01 	sts	0x019D, r1	; 0x80019d <transmit_data_ready>
    1714:	08 95       	ret

00001716 <save_rpu_addr_state>:
    'd',
    '\0' // null term
};

void save_rpu_addr_state(void)
{
    1716:	cf 93       	push	r28
    if (write_rpu_address_to_eeprom && eeprom_is_ready())
    1718:	80 91 f5 02 	lds	r24, 0x02F5	; 0x8002f5 <write_rpu_address_to_eeprom>
    171c:	88 23       	and	r24, r24
    171e:	21 f1       	breq	.+72     	; 0x1768 <save_rpu_addr_state+0x52>
    1720:	f9 99       	sbic	0x1f, 1	; 31
    1722:	22 c0       	rjmp	.+68     	; 0x1768 <save_rpu_addr_state+0x52>
    {
        // up to first EE_RPU_IDMAX locations may be used for writing an ID to the EEPROM
        if ( (write_rpu_address_to_eeprom >= 1) && (write_rpu_address_to_eeprom <= EE_RPU_IDMAX) )
    1724:	9f ef       	ldi	r25, 0xFF	; 255
    1726:	98 0f       	add	r25, r24
    1728:	9a 30       	cpi	r25, 0x0A	; 10
    172a:	90 f4       	brcc	.+36     	; 0x1750 <save_rpu_addr_state+0x3a>
        { // write "RPUid\0" at address EE_RPU_ID
            uint8_t value = pgm_read_byte(&EE_IdTable[write_rpu_address_to_eeprom-1]);
    172c:	90 e0       	ldi	r25, 0x00	; 0
    172e:	fc 01       	movw	r30, r24
    1730:	ed 54       	subi	r30, 0x4D	; 77
    1732:	ff 4f       	sbci	r31, 0xFF	; 255
    1734:	c4 91       	lpm	r28, Z
            eeprom_write_byte( (uint8_t *)((write_rpu_address_to_eeprom-1)+EE_RPU_ID), value);
    1736:	6c 2f       	mov	r22, r28
    1738:	87 96       	adiw	r24, 0x27	; 39
    173a:	0e 94 39 1a 	call	0x3472	; 0x3472 <eeprom_write_byte>
            
            if (value == '\0') 
    173e:	c1 11       	cpse	r28, r1
    1740:	02 c0       	rjmp	.+4      	; 0x1746 <save_rpu_addr_state+0x30>
            {
                write_rpu_address_to_eeprom = 11;
    1742:	8b e0       	ldi	r24, 0x0B	; 11
    1744:	03 c0       	rjmp	.+6      	; 0x174c <save_rpu_addr_state+0x36>
            }
            else
            {
                write_rpu_address_to_eeprom += 1;
    1746:	80 91 f5 02 	lds	r24, 0x02F5	; 0x8002f5 <write_rpu_address_to_eeprom>
    174a:	8f 5f       	subi	r24, 0xFF	; 255
    174c:	80 93 f5 02 	sts	0x02F5, r24	; 0x8002f5 <write_rpu_address_to_eeprom>
            }
        }
        
        if ( (write_rpu_address_to_eeprom == 11) )
    1750:	80 91 f5 02 	lds	r24, 0x02F5	; 0x8002f5 <write_rpu_address_to_eeprom>
    1754:	8b 30       	cpi	r24, 0x0B	; 11
    1756:	41 f4       	brne	.+16     	; 0x1768 <save_rpu_addr_state+0x52>
        { // write the rpu address to eeprom address EE_RPU_ADDRESS 
            uint8_t value = rpu_address;
            eeprom_write_byte( (uint8_t *)(EE_RPU_ADDRESS), value);
    1758:	60 91 02 03 	lds	r22, 0x0302	; 0x800302 <rpu_address>
    175c:	82 e3       	ldi	r24, 0x32	; 50
    175e:	90 e0       	ldi	r25, 0x00	; 0
    1760:	0e 94 39 1a 	call	0x3472	; 0x3472 <eeprom_write_byte>
            write_rpu_address_to_eeprom = 0;
    1764:	10 92 f5 02 	sts	0x02F5, r1	; 0x8002f5 <write_rpu_address_to_eeprom>
        }
    }
}
    1768:	cf 91       	pop	r28
    176a:	08 95       	ret

0000176c <check_for_eeprom_id>:

// check if eeprom ID is valid
uint8_t check_for_eeprom_id(void)
{
    176c:	1f 93       	push	r17
    176e:	cf 93       	push	r28
    1770:	df 93       	push	r29
    1772:	c8 e2       	ldi	r28, 0x28	; 40
    1774:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t EE_id_valid = 0;
    for(uint8_t i = 0; i <EE_RPU_IDMAX; i++)
    {
        uint8_t id = pgm_read_byte(&EE_IdTable[i]);
    1776:	fe 01       	movw	r30, r28
    1778:	e4 57       	subi	r30, 0x74	; 116
    177a:	ff 4f       	sbci	r31, 0xFF	; 255
    177c:	14 91       	lpm	r17, Z
        uint8_t ee_id = eeprom_read_byte((uint8_t*)(i+EE_RPU_ID)); 
    177e:	ce 01       	movw	r24, r28
    1780:	0e 94 25 1a 	call	0x344a	; 0x344a <eeprom_read_byte>
        if (id != ee_id) 
    1784:	18 13       	cpse	r17, r24
    1786:	06 c0       	rjmp	.+12     	; 0x1794 <check_for_eeprom_id+0x28>
        {
            EE_id_valid = 0;
            break;
        }
        
        if (id == '\0') 
    1788:	11 23       	and	r17, r17
    178a:	31 f0       	breq	.+12     	; 0x1798 <check_for_eeprom_id+0x2c>
    178c:	21 96       	adiw	r28, 0x01	; 1

// check if eeprom ID is valid
uint8_t check_for_eeprom_id(void)
{
    uint8_t EE_id_valid = 0;
    for(uint8_t i = 0; i <EE_RPU_IDMAX; i++)
    178e:	c2 33       	cpi	r28, 0x32	; 50
    1790:	d1 05       	cpc	r29, r1
    1792:	89 f7       	brne	.-30     	; 0x1776 <check_for_eeprom_id+0xa>
    {
        uint8_t id = pgm_read_byte(&EE_IdTable[i]);
        uint8_t ee_id = eeprom_read_byte((uint8_t*)(i+EE_RPU_ID)); 
        if (id != ee_id) 
        {
            EE_id_valid = 0;
    1794:	80 e0       	ldi	r24, 0x00	; 0
    1796:	01 c0       	rjmp	.+2      	; 0x179a <check_for_eeprom_id+0x2e>
            break;
        }
        
        if (id == '\0') 
        {
            EE_id_valid = 1;
    1798:	81 e0       	ldi	r24, 0x01	; 1
            break;
        }
    }
    return EE_id_valid;
}
    179a:	df 91       	pop	r29
    179c:	cf 91       	pop	r28
    179e:	1f 91       	pop	r17
    17a0:	08 95       	ret

000017a2 <adc_burst>:
// high side curr sense for pwr_i is from 0.068 ohm, the adc reads 512 with 0.735 Amp
// sampling data for an hour should give 735mAHr
// ref_extern_avcc = 5.0; accumulate_pwr_ti = 512*(100 smp per Sec) * 3600 ( Sec per Hr)
// accumulate_pwr_ti*((ref_extern_avcc)/1024.0)/(0.068*50.0)/360 is in mAHr 
void adc_burst(void)
{
    17a2:	0f 93       	push	r16
    17a4:	1f 93       	push	r17
    unsigned long kRuntime= millis() - adc_started_at;
    17a6:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
    if ((kRuntime) > ((unsigned long)ADC_DELAY_MILSEC))
    17aa:	00 91 79 03 	lds	r16, 0x0379	; 0x800379 <adc_started_at>
    17ae:	10 91 7a 03 	lds	r17, 0x037A	; 0x80037a <adc_started_at+0x1>
    17b2:	20 91 7b 03 	lds	r18, 0x037B	; 0x80037b <adc_started_at+0x2>
    17b6:	30 91 7c 03 	lds	r19, 0x037C	; 0x80037c <adc_started_at+0x3>
    17ba:	dc 01       	movw	r26, r24
    17bc:	cb 01       	movw	r24, r22
    17be:	80 1b       	sub	r24, r16
    17c0:	91 0b       	sbc	r25, r17
    17c2:	a2 0b       	sbc	r26, r18
    17c4:	b3 0b       	sbc	r27, r19
    17c6:	0b 97       	sbiw	r24, 0x0b	; 11
    17c8:	a1 05       	cpc	r26, r1
    17ca:	b1 05       	cpc	r27, r1
    17cc:	08 f4       	brcc	.+2      	; 0x17d0 <adc_burst+0x2e>
    17ce:	4c c0       	rjmp	.+152    	; 0x1868 <adc_burst+0xc6>
    {
        accumulate_alt_ti += analogRead(ALT_I);
    17d0:	80 e0       	ldi	r24, 0x00	; 0
    17d2:	0e 94 0d 13 	call	0x261a	; 0x261a <analogRead>
    17d6:	09 2e       	mov	r0, r25
    17d8:	00 0c       	add	r0, r0
    17da:	aa 0b       	sbc	r26, r26
    17dc:	bb 0b       	sbc	r27, r27
    17de:	40 91 71 03 	lds	r20, 0x0371	; 0x800371 <accumulate_alt_ti>
    17e2:	50 91 72 03 	lds	r21, 0x0372	; 0x800372 <accumulate_alt_ti+0x1>
    17e6:	60 91 73 03 	lds	r22, 0x0373	; 0x800373 <accumulate_alt_ti+0x2>
    17ea:	70 91 74 03 	lds	r23, 0x0374	; 0x800374 <accumulate_alt_ti+0x3>
    17ee:	84 0f       	add	r24, r20
    17f0:	95 1f       	adc	r25, r21
    17f2:	a6 1f       	adc	r26, r22
    17f4:	b7 1f       	adc	r27, r23
    17f6:	80 93 71 03 	sts	0x0371, r24	; 0x800371 <accumulate_alt_ti>
    17fa:	90 93 72 03 	sts	0x0372, r25	; 0x800372 <accumulate_alt_ti+0x1>
    17fe:	a0 93 73 03 	sts	0x0373, r26	; 0x800373 <accumulate_alt_ti+0x2>
    1802:	b0 93 74 03 	sts	0x0374, r27	; 0x800374 <accumulate_alt_ti+0x3>
        accumulate_pwr_ti += analogRead(PWR_I);
    1806:	86 e0       	ldi	r24, 0x06	; 6
    1808:	0e 94 0d 13 	call	0x261a	; 0x261a <analogRead>
    180c:	09 2e       	mov	r0, r25
    180e:	00 0c       	add	r0, r0
    1810:	aa 0b       	sbc	r26, r26
    1812:	bb 0b       	sbc	r27, r27
    1814:	40 91 75 03 	lds	r20, 0x0375	; 0x800375 <accumulate_pwr_ti>
    1818:	50 91 76 03 	lds	r21, 0x0376	; 0x800376 <accumulate_pwr_ti+0x1>
    181c:	60 91 77 03 	lds	r22, 0x0377	; 0x800377 <accumulate_pwr_ti+0x2>
    1820:	70 91 78 03 	lds	r23, 0x0378	; 0x800378 <accumulate_pwr_ti+0x3>
    1824:	84 0f       	add	r24, r20
    1826:	95 1f       	adc	r25, r21
    1828:	a6 1f       	adc	r26, r22
    182a:	b7 1f       	adc	r27, r23
    182c:	80 93 75 03 	sts	0x0375, r24	; 0x800375 <accumulate_pwr_ti>
    1830:	90 93 76 03 	sts	0x0376, r25	; 0x800376 <accumulate_pwr_ti+0x1>
    1834:	a0 93 77 03 	sts	0x0377, r26	; 0x800377 <accumulate_pwr_ti+0x2>
    1838:	b0 93 78 03 	sts	0x0378, r27	; 0x800378 <accumulate_pwr_ti+0x3>
        enable_ADC_auto_conversion(BURST_MODE);
    183c:	80 e0       	ldi	r24, 0x00	; 0
    183e:	0e 94 e7 12 	call	0x25ce	; 0x25ce <enable_ADC_auto_conversion>
        adc_started_at += ADC_DELAY_MILSEC; 
    1842:	80 91 79 03 	lds	r24, 0x0379	; 0x800379 <adc_started_at>
    1846:	90 91 7a 03 	lds	r25, 0x037A	; 0x80037a <adc_started_at+0x1>
    184a:	a0 91 7b 03 	lds	r26, 0x037B	; 0x80037b <adc_started_at+0x2>
    184e:	b0 91 7c 03 	lds	r27, 0x037C	; 0x80037c <adc_started_at+0x3>
    1852:	0a 96       	adiw	r24, 0x0a	; 10
    1854:	a1 1d       	adc	r26, r1
    1856:	b1 1d       	adc	r27, r1
    1858:	80 93 79 03 	sts	0x0379, r24	; 0x800379 <adc_started_at>
    185c:	90 93 7a 03 	sts	0x037A, r25	; 0x80037a <adc_started_at+0x1>
    1860:	a0 93 7b 03 	sts	0x037B, r26	; 0x80037b <adc_started_at+0x2>
    1864:	b0 93 7c 03 	sts	0x037C, r27	; 0x80037c <adc_started_at+0x3>
    } 
}
    1868:	1f 91       	pop	r17
    186a:	0f 91       	pop	r16
    186c:	08 95       	ret

0000186e <IsValidValForAvccRef>:
uint8_t ref_loaded;
uint32_t ref_extern_avcc_uV;
uint32_t ref_intern_1v1_uV;

uint8_t IsValidValForAvccRef(uint32_t *value) 
{
    186e:	fc 01       	movw	r30, r24
    1870:	40 81       	ld	r20, Z
    1872:	51 81       	ldd	r21, Z+1	; 0x01
    1874:	62 81       	ldd	r22, Z+2	; 0x02
    1876:	73 81       	ldd	r23, Z+3	; 0x03
    1878:	41 52       	subi	r20, 0x21	; 33
    187a:	5a 4a       	sbci	r21, 0xAA	; 170
    187c:	64 44       	sbci	r22, 0x44	; 68
    187e:	71 09       	sbc	r23, r1
    1880:	81 e0       	ldi	r24, 0x01	; 1
    1882:	4f 33       	cpi	r20, 0x3F	; 63
    1884:	52 44       	sbci	r21, 0x42	; 66
    1886:	6f 40       	sbci	r22, 0x0F	; 15
    1888:	71 05       	cpc	r23, r1
    188a:	08 f0       	brcs	.+2      	; 0x188e <IsValidValForAvccRef+0x20>
    188c:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    188e:	08 95       	ret

00001890 <IsValidValFor1V1Ref>:

uint8_t IsValidValFor1V1Ref(uint32_t *value) 
{
    1890:	fc 01       	movw	r30, r24
    1892:	40 81       	ld	r20, Z
    1894:	51 81       	ldd	r21, Z+1	; 0x01
    1896:	62 81       	ldd	r22, Z+2	; 0x02
    1898:	73 81       	ldd	r23, Z+3	; 0x03
    189a:	41 5a       	subi	r20, 0xA1	; 161
    189c:	5b 4b       	sbci	r21, 0xBB	; 187
    189e:	6d 40       	sbci	r22, 0x0D	; 13
    18a0:	71 09       	sbc	r23, r1
    18a2:	81 e0       	ldi	r24, 0x01	; 1
    18a4:	4f 37       	cpi	r20, 0x7F	; 127
    18a6:	5a 41       	sbci	r21, 0x1A	; 26
    18a8:	66 40       	sbci	r22, 0x06	; 6
    18aa:	71 05       	cpc	r23, r1
    18ac:	08 f0       	brcs	.+2      	; 0x18b0 <IsValidValFor1V1Ref+0x20>
    18ae:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    18b0:	08 95       	ret

000018b2 <WriteEeReferenceId>:

uint8_t WriteEeReferenceId() 
{
    uint16_t ee_id = eeprom_read_word((uint16_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_ID));
    18b2:	8e e1       	ldi	r24, 0x1E	; 30
    18b4:	90 e0       	ldi	r25, 0x00	; 0
    18b6:	0e 94 33 1a 	call	0x3466	; 0x3466 <eeprom_read_word>
    if ( eeprom_is_ready() )
    18ba:	f9 99       	sbic	0x1f, 1	; 31
    18bc:	0a c0       	rjmp	.+20     	; 0x18d2 <WriteEeReferenceId+0x20>
    {
        uint16_t value = 0x4144; // 'A' is 0x41 and 'D' is 0x44;
        if (ee_id != value)
    18be:	84 34       	cpi	r24, 0x44	; 68
    18c0:	91 44       	sbci	r25, 0x41	; 65
    18c2:	49 f0       	breq	.+18     	; 0x18d6 <WriteEeReferenceId+0x24>
        {
            eeprom_write_word( (uint16_t *)(EE_ANALOG_BASE_ADDR+EE_ANALOG_ID), value);
    18c4:	64 e4       	ldi	r22, 0x44	; 68
    18c6:	71 e4       	ldi	r23, 0x41	; 65
    18c8:	8e e1       	ldi	r24, 0x1E	; 30
    18ca:	90 e0       	ldi	r25, 0x00	; 0
    18cc:	0e 94 4f 1a 	call	0x349e	; 0x349e <eeprom_write_word>
    18d0:	02 c0       	rjmp	.+4      	; 0x18d6 <WriteEeReferenceId+0x24>
        }
        return 1;
    }
    else
    {
        return 0;
    18d2:	80 e0       	ldi	r24, 0x00	; 0
    18d4:	08 95       	ret
        uint16_t value = 0x4144; // 'A' is 0x41 and 'D' is 0x44;
        if (ee_id != value)
        {
            eeprom_write_word( (uint16_t *)(EE_ANALOG_BASE_ADDR+EE_ANALOG_ID), value);
        }
        return 1;
    18d6:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    18d8:	08 95       	ret

000018da <WriteEeReferenceAvcc>:

uint8_t WriteEeReferenceAvcc() 
{
    uint32_t ee_ref_extern_avcc_uV = eeprom_read_dword((uint32_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_EXTERN_AVCC)); 
    18da:	80 e2       	ldi	r24, 0x20	; 32
    18dc:	90 e0       	ldi	r25, 0x00	; 0
    18de:	0e 94 2d 1a 	call	0x345a	; 0x345a <eeprom_read_dword>
    18e2:	dc 01       	movw	r26, r24
    18e4:	cb 01       	movw	r24, r22
    if ( eeprom_is_ready() )
    18e6:	f9 99       	sbic	0x1f, 1	; 31
    18e8:	12 c0       	rjmp	.+36     	; 0x190e <WriteEeReferenceAvcc+0x34>
    {
        if (ee_ref_extern_avcc_uV != ref_extern_avcc_uV)
    18ea:	40 91 7e 03 	lds	r20, 0x037E	; 0x80037e <ref_extern_avcc_uV>
    18ee:	50 91 7f 03 	lds	r21, 0x037F	; 0x80037f <ref_extern_avcc_uV+0x1>
    18f2:	60 91 80 03 	lds	r22, 0x0380	; 0x800380 <ref_extern_avcc_uV+0x2>
    18f6:	70 91 81 03 	lds	r23, 0x0381	; 0x800381 <ref_extern_avcc_uV+0x3>
    18fa:	84 17       	cp	r24, r20
    18fc:	95 07       	cpc	r25, r21
    18fe:	a6 07       	cpc	r26, r22
    1900:	b7 07       	cpc	r27, r23
    1902:	39 f0       	breq	.+14     	; 0x1912 <WriteEeReferenceAvcc+0x38>
        {
            eeprom_write_dword( (uint32_t *)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_EXTERN_AVCC), ref_extern_avcc_uV);
    1904:	80 e2       	ldi	r24, 0x20	; 32
    1906:	90 e0       	ldi	r25, 0x00	; 0
    1908:	0e 94 47 1a 	call	0x348e	; 0x348e <eeprom_write_dword>
    190c:	02 c0       	rjmp	.+4      	; 0x1912 <WriteEeReferenceAvcc+0x38>
        }
        return 1;
    }
    else
    {
        return 0;
    190e:	80 e0       	ldi	r24, 0x00	; 0
    1910:	08 95       	ret
    {
        if (ee_ref_extern_avcc_uV != ref_extern_avcc_uV)
        {
            eeprom_write_dword( (uint32_t *)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_EXTERN_AVCC), ref_extern_avcc_uV);
        }
        return 1;
    1912:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    1914:	08 95       	ret

00001916 <WriteEeReference1V1>:

uint8_t WriteEeReference1V1() 
{
    uint32_t ee_ref_intern_1v1_uV = eeprom_read_dword((uint32_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_INTERN_1V1)); 
    1916:	84 e2       	ldi	r24, 0x24	; 36
    1918:	90 e0       	ldi	r25, 0x00	; 0
    191a:	0e 94 2d 1a 	call	0x345a	; 0x345a <eeprom_read_dword>
    191e:	dc 01       	movw	r26, r24
    1920:	cb 01       	movw	r24, r22
    if ( eeprom_is_ready() )
    1922:	f9 99       	sbic	0x1f, 1	; 31
    1924:	12 c0       	rjmp	.+36     	; 0x194a <WriteEeReference1V1+0x34>
    {
        if (ee_ref_intern_1v1_uV != ref_intern_1v1_uV)
    1926:	40 91 82 03 	lds	r20, 0x0382	; 0x800382 <ref_intern_1v1_uV>
    192a:	50 91 83 03 	lds	r21, 0x0383	; 0x800383 <ref_intern_1v1_uV+0x1>
    192e:	60 91 84 03 	lds	r22, 0x0384	; 0x800384 <ref_intern_1v1_uV+0x2>
    1932:	70 91 85 03 	lds	r23, 0x0385	; 0x800385 <ref_intern_1v1_uV+0x3>
    1936:	84 17       	cp	r24, r20
    1938:	95 07       	cpc	r25, r21
    193a:	a6 07       	cpc	r26, r22
    193c:	b7 07       	cpc	r27, r23
    193e:	39 f0       	breq	.+14     	; 0x194e <WriteEeReference1V1+0x38>
        {
            eeprom_write_dword( (uint32_t *)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_INTERN_1V1), ref_intern_1v1_uV);
    1940:	84 e2       	ldi	r24, 0x24	; 36
    1942:	90 e0       	ldi	r25, 0x00	; 0
    1944:	0e 94 47 1a 	call	0x348e	; 0x348e <eeprom_write_dword>
    1948:	02 c0       	rjmp	.+4      	; 0x194e <WriteEeReference1V1+0x38>
        }
        return 1;
    }
    else
    {
        return 0;
    194a:	80 e0       	ldi	r24, 0x00	; 0
    194c:	08 95       	ret
    {
        if (ee_ref_intern_1v1_uV != ref_intern_1v1_uV)
        {
            eeprom_write_dword( (uint32_t *)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_INTERN_1V1), ref_intern_1v1_uV);
        }
        return 1;
    194e:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    1950:	08 95       	ret

00001952 <LoadAnalogRefFromEEPROM>:

uint8_t LoadAnalogRefFromEEPROM() 
{
    uint16_t id = eeprom_read_word((uint16_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_ID));
    1952:	8e e1       	ldi	r24, 0x1E	; 30
    1954:	90 e0       	ldi	r25, 0x00	; 0
    1956:	0e 94 33 1a 	call	0x3466	; 0x3466 <eeprom_read_word>
    if (id == 0x4144) // 'A' is 0x41 and 'D' is 0x44
    195a:	84 34       	cpi	r24, 0x44	; 68
    195c:	91 44       	sbci	r25, 0x41	; 65
    195e:	e1 f4       	brne	.+56     	; 0x1998 <LoadAnalogRefFromEEPROM+0x46>
    {
        ref_extern_avcc_uV = eeprom_read_dword((uint32_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_EXTERN_AVCC)); 
    1960:	80 e2       	ldi	r24, 0x20	; 32
    1962:	90 e0       	ldi	r25, 0x00	; 0
    1964:	0e 94 2d 1a 	call	0x345a	; 0x345a <eeprom_read_dword>
    1968:	60 93 7e 03 	sts	0x037E, r22	; 0x80037e <ref_extern_avcc_uV>
    196c:	70 93 7f 03 	sts	0x037F, r23	; 0x80037f <ref_extern_avcc_uV+0x1>
    1970:	80 93 80 03 	sts	0x0380, r24	; 0x800380 <ref_extern_avcc_uV+0x2>
    1974:	90 93 81 03 	sts	0x0381, r25	; 0x800381 <ref_extern_avcc_uV+0x3>
        ref_intern_1v1_uV = eeprom_read_dword((uint32_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_REF_INTERN_1V1));
    1978:	84 e2       	ldi	r24, 0x24	; 36
    197a:	90 e0       	ldi	r25, 0x00	; 0
    197c:	0e 94 2d 1a 	call	0x345a	; 0x345a <eeprom_read_dword>
    1980:	60 93 82 03 	sts	0x0382, r22	; 0x800382 <ref_intern_1v1_uV>
    1984:	70 93 83 03 	sts	0x0383, r23	; 0x800383 <ref_intern_1v1_uV+0x1>
    1988:	80 93 84 03 	sts	0x0384, r24	; 0x800384 <ref_intern_1v1_uV+0x2>
    198c:	90 93 85 03 	sts	0x0385, r25	; 0x800385 <ref_intern_1v1_uV+0x3>
        ref_loaded = REF_LOADED;
    1990:	10 92 7d 03 	sts	0x037D, r1	; 0x80037d <ref_loaded>
    1994:	81 e0       	ldi	r24, 0x01	; 1
    1996:	08 95       	ret
        return 1;
    }
    else
    {
        ref_extern_avcc_uV = 5000000UL; // set a default value
    1998:	80 e4       	ldi	r24, 0x40	; 64
    199a:	9b e4       	ldi	r25, 0x4B	; 75
    199c:	ac e4       	ldi	r26, 0x4C	; 76
    199e:	b0 e0       	ldi	r27, 0x00	; 0
    19a0:	80 93 7e 03 	sts	0x037E, r24	; 0x80037e <ref_extern_avcc_uV>
    19a4:	90 93 7f 03 	sts	0x037F, r25	; 0x80037f <ref_extern_avcc_uV+0x1>
    19a8:	a0 93 80 03 	sts	0x0380, r26	; 0x800380 <ref_extern_avcc_uV+0x2>
    19ac:	b0 93 81 03 	sts	0x0381, r27	; 0x800381 <ref_extern_avcc_uV+0x3>
        ref_intern_1v1_uV = 1080000UL; // default
    19b0:	80 ec       	ldi	r24, 0xC0	; 192
    19b2:	9a e7       	ldi	r25, 0x7A	; 122
    19b4:	a0 e1       	ldi	r26, 0x10	; 16
    19b6:	b0 e0       	ldi	r27, 0x00	; 0
    19b8:	80 93 82 03 	sts	0x0382, r24	; 0x800382 <ref_intern_1v1_uV>
    19bc:	90 93 83 03 	sts	0x0383, r25	; 0x800383 <ref_intern_1v1_uV+0x1>
    19c0:	a0 93 84 03 	sts	0x0384, r26	; 0x800384 <ref_intern_1v1_uV+0x2>
    19c4:	b0 93 85 03 	sts	0x0385, r27	; 0x800385 <ref_intern_1v1_uV+0x3>
        ref_loaded = REF_DEFAULT;
    19c8:	81 e0       	ldi	r24, 0x01	; 1
    19ca:	80 93 7d 03 	sts	0x037D, r24	; 0x80037d <ref_loaded>
        return 0;
    19ce:	80 e0       	ldi	r24, 0x00	; 0
    }
}
    19d0:	08 95       	ret

000019d2 <CalReferancesFromI2CtoEE>:

// save calibration referances from I2C to EEPROM (if valid)
void CalReferancesFromI2CtoEE(void)
{
    19d2:	cf 93       	push	r28
    if (ref_loaded > REF_DEFAULT)
    19d4:	c0 91 7d 03 	lds	r28, 0x037D	; 0x80037d <ref_loaded>
    19d8:	c2 30       	cpi	r28, 0x02	; 2
    19da:	58 f1       	brcs	.+86     	; 0x1a32 <CalReferancesFromI2CtoEE+0x60>
    {
        if ( IsValidValForAvccRef(&ref_extern_avcc_uV) && IsValidValFor1V1Ref(&ref_intern_1v1_uV) )
    19dc:	8e e7       	ldi	r24, 0x7E	; 126
    19de:	93 e0       	ldi	r25, 0x03	; 3
    19e0:	0e 94 37 0c 	call	0x186e	; 0x186e <IsValidValForAvccRef>
    19e4:	88 23       	and	r24, r24
    19e6:	11 f1       	breq	.+68     	; 0x1a2c <CalReferancesFromI2CtoEE+0x5a>
    19e8:	82 e8       	ldi	r24, 0x82	; 130
    19ea:	93 e0       	ldi	r25, 0x03	; 3
    19ec:	0e 94 48 0c 	call	0x1890	; 0x1890 <IsValidValFor1V1Ref>
    19f0:	88 23       	and	r24, r24
    19f2:	e1 f0       	breq	.+56     	; 0x1a2c <CalReferancesFromI2CtoEE+0x5a>
        {
            uint16_t id = eeprom_read_word((uint16_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_ID));
    19f4:	8e e1       	ldi	r24, 0x1E	; 30
    19f6:	90 e0       	ldi	r25, 0x00	; 0
    19f8:	0e 94 33 1a 	call	0x3466	; 0x3466 <eeprom_read_word>
            if (id != 0x4144) // 'A' is 0x41 and 'D' is 0x44
    19fc:	84 34       	cpi	r24, 0x44	; 68
    19fe:	91 44       	sbci	r25, 0x41	; 65
    1a00:	19 f0       	breq	.+6      	; 0x1a08 <CalReferancesFromI2CtoEE+0x36>
        else
        {
            LoadAnalogRefFromEEPROM(); // ignore values that are not valid
        }
    }
}
    1a02:	cf 91       	pop	r28
        if ( IsValidValForAvccRef(&ref_extern_avcc_uV) && IsValidValFor1V1Ref(&ref_intern_1v1_uV) )
        {
            uint16_t id = eeprom_read_word((uint16_t*)(EE_ANALOG_BASE_ADDR+EE_ANALOG_ID));
            if (id != 0x4144) // 'A' is 0x41 and 'D' is 0x44
            {
                WriteEeReferenceId();
    1a04:	0c 94 59 0c 	jmp	0x18b2	; 0x18b2 <WriteEeReferenceId>
                return; // that is enough for this loop
            }
            else 
            {
                if (ref_loaded == REF_1V1_TOSAVE)
    1a08:	c3 30       	cpi	r28, 0x03	; 3
    1a0a:	39 f4       	brne	.+14     	; 0x1a1a <CalReferancesFromI2CtoEE+0x48>
                {
                    if (WriteEeReference1V1())
    1a0c:	0e 94 8b 0c 	call	0x1916	; 0x1916 <WriteEeReference1V1>
    1a10:	88 23       	and	r24, r24
    1a12:	19 f0       	breq	.+6      	; 0x1a1a <CalReferancesFromI2CtoEE+0x48>
                    {
                        ref_loaded = REF_LOADED;
    1a14:	10 92 7d 03 	sts	0x037D, r1	; 0x80037d <ref_loaded>
                        return; // all done
    1a18:	0c c0       	rjmp	.+24     	; 0x1a32 <CalReferancesFromI2CtoEE+0x60>
                    }
                }
                if (ref_loaded == REF_AVCC_TOSAVE)
    1a1a:	80 91 7d 03 	lds	r24, 0x037D	; 0x80037d <ref_loaded>
    1a1e:	82 30       	cpi	r24, 0x02	; 2
    1a20:	41 f4       	brne	.+16     	; 0x1a32 <CalReferancesFromI2CtoEE+0x60>
                {
                    if (WriteEeReferenceAvcc())
    1a22:	0e 94 6d 0c 	call	0x18da	; 0x18da <WriteEeReferenceAvcc>
    1a26:	81 11       	cpse	r24, r1
    1a28:	f5 cf       	rjmp	.-22     	; 0x1a14 <CalReferancesFromI2CtoEE+0x42>
    1a2a:	03 c0       	rjmp	.+6      	; 0x1a32 <CalReferancesFromI2CtoEE+0x60>
        else
        {
            LoadAnalogRefFromEEPROM(); // ignore values that are not valid
        }
    }
}
    1a2c:	cf 91       	pop	r28
                }
            }       
        }
        else
        {
            LoadAnalogRefFromEEPROM(); // ignore values that are not valid
    1a2e:	0c 94 a9 0c 	jmp	0x1952	; 0x1952 <LoadAnalogRefFromEEPROM>
        }
    }
}
    1a32:	cf 91       	pop	r28
    1a34:	08 95       	ret

00001a36 <check_if_alt_should_be_on>:


// enable_alternate_power must be set to start charging
// to do: pwm with a 2 second period, pwm ratio is from battery_high_limit at 25% to battery_low_limit at 75%
void check_if_alt_should_be_on(void)
{
    1a36:	af 92       	push	r10
    1a38:	bf 92       	push	r11
    1a3a:	cf 92       	push	r12
    1a3c:	df 92       	push	r13
    1a3e:	ef 92       	push	r14
    1a40:	ff 92       	push	r15
    1a42:	0f 93       	push	r16
    1a44:	1f 93       	push	r17
    1a46:	cf 93       	push	r28
    1a48:	df 93       	push	r29
    if (enable_alternate_power)
    1a4a:	80 91 86 03 	lds	r24, 0x0386	; 0x800386 <enable_alternate_power>
    1a4e:	88 23       	and	r24, r24
    1a50:	09 f4       	brne	.+2      	; 0x1a54 <check_if_alt_should_be_on+0x1e>
    1a52:	d1 c0       	rjmp	.+418    	; 0x1bf6 <check_if_alt_should_be_on+0x1c0>
    {
        int battery = analogRead(PWR_V);
    1a54:	87 e0       	ldi	r24, 0x07	; 7
    1a56:	0e 94 0d 13 	call	0x261a	; 0x261a <analogRead>
    1a5a:	7c 01       	movw	r14, r24
        if (battery >= battery_high_limit)
    1a5c:	c0 91 90 03 	lds	r28, 0x0390	; 0x800390 <battery_high_limit>
    1a60:	d0 91 91 03 	lds	r29, 0x0391	; 0x800391 <battery_high_limit+0x1>
    1a64:	8c 17       	cp	r24, r28
    1a66:	9d 07       	cpc	r25, r29
    1a68:	4c f0       	brlt	.+18     	; 0x1a7c <check_if_alt_should_be_on+0x46>
        {
            if (digitalRead(ALT_EN))
    1a6a:	1b 9b       	sbis	0x03, 3	; 3
    1a6c:	c8 c0       	rjmp	.+400    	; 0x1bfe <check_if_alt_should_be_on+0x1c8>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1a6e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1a70:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1a72:	2b 98       	cbi	0x05, 3	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1a74:	8f bf       	out	0x3f, r24	; 63
            {
                digitalWrite(ALT_EN,LOW);
                enable_alternate_power = 0; // charge is done
    1a76:	10 92 86 03 	sts	0x0386, r1	; 0x800386 <enable_alternate_power>
    1a7a:	c1 c0       	rjmp	.+386    	; 0x1bfe <check_if_alt_should_be_on+0x1c8>
            }
            return; // if alt_en is not on do nothing
        }
        int pwm_range = ( (battery_high_limit - battery_low_limit)>>1 ); // half the diff between high and low limit
    1a7c:	80 91 93 03 	lds	r24, 0x0393	; 0x800393 <battery_low_limit>
    1a80:	90 91 94 03 	lds	r25, 0x0394	; 0x800394 <battery_low_limit+0x1>
    1a84:	c8 1b       	sub	r28, r24
    1a86:	d9 0b       	sbc	r29, r25
    1a88:	d5 95       	asr	r29
    1a8a:	c7 95       	ror	r28
        unsigned long kRuntime = millis() - alt_pwm_started_at;
    1a8c:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
    1a90:	00 91 88 03 	lds	r16, 0x0388	; 0x800388 <alt_pwm_started_at>
    1a94:	10 91 89 03 	lds	r17, 0x0389	; 0x800389 <alt_pwm_started_at+0x1>
    1a98:	20 91 8a 03 	lds	r18, 0x038A	; 0x80038a <alt_pwm_started_at+0x2>
    1a9c:	30 91 8b 03 	lds	r19, 0x038B	; 0x80038b <alt_pwm_started_at+0x3>
    1aa0:	5b 01       	movw	r10, r22
    1aa2:	6c 01       	movw	r12, r24
    1aa4:	a0 1a       	sub	r10, r16
    1aa6:	b1 0a       	sbc	r11, r17
    1aa8:	c2 0a       	sbc	r12, r18
    1aaa:	d3 0a       	sbc	r13, r19
    1aac:	96 01       	movw	r18, r12
    1aae:	85 01       	movw	r16, r10
        if (battery < (battery_low_limit + pwm_range ) )
    1ab0:	80 91 93 03 	lds	r24, 0x0393	; 0x800393 <battery_low_limit>
    1ab4:	90 91 94 03 	lds	r25, 0x0394	; 0x800394 <battery_low_limit+0x1>
    1ab8:	8c 0f       	add	r24, r28
    1aba:	9d 1f       	adc	r25, r29
    1abc:	e8 16       	cp	r14, r24
    1abe:	f9 06       	cpc	r15, r25
    1ac0:	0c f0       	brlt	.+2      	; 0x1ac4 <check_if_alt_should_be_on+0x8e>
    1ac2:	5b c0       	rjmp	.+182    	; 0x1b7a <check_if_alt_should_be_on+0x144>
        { // half way between high and low limit pwm will occure at 2 sec intervals
            unsigned long offtime = ALT_PWM_PERIOD * ( (battery_high_limit - battery) / pwm_range );
            if (digitalRead(ALT_EN))
    1ac4:	1b 9b       	sbis	0x03, 3	; 3
    1ac6:	39 c0       	rjmp	.+114    	; 0x1b3a <check_if_alt_should_be_on+0x104>
            {
                if ( (kRuntime + offtime) > ALT_PWM_PERIOD )
    1ac8:	80 91 90 03 	lds	r24, 0x0390	; 0x800390 <battery_high_limit>
    1acc:	90 91 91 03 	lds	r25, 0x0391	; 0x800391 <battery_high_limit+0x1>
    1ad0:	8e 19       	sub	r24, r14
    1ad2:	9f 09       	sbc	r25, r15
    1ad4:	be 01       	movw	r22, r28
    1ad6:	0e 94 f6 16 	call	0x2dec	; 0x2dec <__divmodhi4>
    1ada:	40 ed       	ldi	r20, 0xD0	; 208
    1adc:	57 e0       	ldi	r21, 0x07	; 7
    1ade:	64 9f       	mul	r22, r20
    1ae0:	c0 01       	movw	r24, r0
    1ae2:	65 9f       	mul	r22, r21
    1ae4:	90 0d       	add	r25, r0
    1ae6:	74 9f       	mul	r23, r20
    1ae8:	90 0d       	add	r25, r0
    1aea:	11 24       	eor	r1, r1
    1aec:	09 2e       	mov	r0, r25
    1aee:	00 0c       	add	r0, r0
    1af0:	aa 0b       	sbc	r26, r26
    1af2:	bb 0b       	sbc	r27, r27
    1af4:	8a 0d       	add	r24, r10
    1af6:	9b 1d       	adc	r25, r11
    1af8:	ac 1d       	adc	r26, r12
    1afa:	bd 1d       	adc	r27, r13
    1afc:	81 3d       	cpi	r24, 0xD1	; 209
    1afe:	97 40       	sbci	r25, 0x07	; 7
    1b00:	a1 05       	cpc	r26, r1
    1b02:	b1 05       	cpc	r27, r1
    1b04:	08 f4       	brcc	.+2      	; 0x1b08 <check_if_alt_should_be_on+0xd2>
    1b06:	7b c0       	rjmp	.+246    	; 0x1bfe <check_if_alt_should_be_on+0x1c8>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1b08:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1b0a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1b0c:	2b 98       	cbi	0x05, 3	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1b0e:	8f bf       	out	0x3f, r24	; 63
                {
                    digitalWrite(ALT_EN,LOW);
                    alt_pwm_accum_charge_time += kRuntime;
    1b10:	80 91 8c 03 	lds	r24, 0x038C	; 0x80038c <alt_pwm_accum_charge_time>
    1b14:	90 91 8d 03 	lds	r25, 0x038D	; 0x80038d <alt_pwm_accum_charge_time+0x1>
    1b18:	a0 91 8e 03 	lds	r26, 0x038E	; 0x80038e <alt_pwm_accum_charge_time+0x2>
    1b1c:	b0 91 8f 03 	lds	r27, 0x038F	; 0x80038f <alt_pwm_accum_charge_time+0x3>
    1b20:	08 0f       	add	r16, r24
    1b22:	19 1f       	adc	r17, r25
    1b24:	2a 1f       	adc	r18, r26
    1b26:	3b 1f       	adc	r19, r27
    1b28:	00 93 8c 03 	sts	0x038C, r16	; 0x80038c <alt_pwm_accum_charge_time>
    1b2c:	10 93 8d 03 	sts	0x038D, r17	; 0x80038d <alt_pwm_accum_charge_time+0x1>
    1b30:	20 93 8e 03 	sts	0x038E, r18	; 0x80038e <alt_pwm_accum_charge_time+0x2>
    1b34:	30 93 8f 03 	sts	0x038F, r19	; 0x80038f <alt_pwm_accum_charge_time+0x3>
    1b38:	62 c0       	rjmp	.+196    	; 0x1bfe <check_if_alt_should_be_on+0x1c8>
                }
            }
            else 
            {
                if ( kRuntime > ALT_PWM_PERIOD )
    1b3a:	81 ed       	ldi	r24, 0xD1	; 209
    1b3c:	a8 16       	cp	r10, r24
    1b3e:	87 e0       	ldi	r24, 0x07	; 7
    1b40:	b8 06       	cpc	r11, r24
    1b42:	c1 04       	cpc	r12, r1
    1b44:	d1 04       	cpc	r13, r1
    1b46:	08 f4       	brcc	.+2      	; 0x1b4a <check_if_alt_should_be_on+0x114>
    1b48:	5a c0       	rjmp	.+180    	; 0x1bfe <check_if_alt_should_be_on+0x1c8>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1b4a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1b4c:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    1b4e:	2b 9a       	sbi	0x05, 3	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1b50:	8f bf       	out	0x3f, r24	; 63
                {
                    digitalWrite(ALT_EN,HIGH);
                    if (kRuntime > (ALT_PWM_PERIOD<<1) )
    1b52:	41 ea       	ldi	r20, 0xA1	; 161
    1b54:	a4 16       	cp	r10, r20
    1b56:	4f e0       	ldi	r20, 0x0F	; 15
    1b58:	b4 06       	cpc	r11, r20
    1b5a:	c1 04       	cpc	r12, r1
    1b5c:	d1 04       	cpc	r13, r1
    1b5e:	58 f5       	brcc	.+86     	; 0x1bb6 <check_if_alt_should_be_on+0x180>
                    {
                        alt_pwm_started_at = millis();
                    }
                    else
                    {
                        alt_pwm_started_at += ALT_PWM_PERIOD;
    1b60:	80 91 88 03 	lds	r24, 0x0388	; 0x800388 <alt_pwm_started_at>
    1b64:	90 91 89 03 	lds	r25, 0x0389	; 0x800389 <alt_pwm_started_at+0x1>
    1b68:	a0 91 8a 03 	lds	r26, 0x038A	; 0x80038a <alt_pwm_started_at+0x2>
    1b6c:	b0 91 8b 03 	lds	r27, 0x038B	; 0x80038b <alt_pwm_started_at+0x3>
    1b70:	80 53       	subi	r24, 0x30	; 48
    1b72:	98 4f       	sbci	r25, 0xF8	; 248
    1b74:	af 4f       	sbci	r26, 0xFF	; 255
    1b76:	bf 4f       	sbci	r27, 0xFF	; 255
    1b78:	35 c0       	rjmp	.+106    	; 0x1be4 <check_if_alt_should_be_on+0x1ae>
                    }
                }
            }
            return;
        }
        else if (digitalRead(ALT_EN))
    1b7a:	1b 9b       	sbis	0x03, 3	; 3
    1b7c:	0a c0       	rjmp	.+20     	; 0x1b92 <check_if_alt_should_be_on+0x15c>
        { // if pwm is not occuring we still need to rest every so often to measure the battery
            if ( (kRuntime + ALT_REST) > ALT_REST_PERIOD )
    1b7e:	06 50       	subi	r16, 0x06	; 6
    1b80:	1f 4f       	sbci	r17, 0xFF	; 255
    1b82:	2f 4f       	sbci	r18, 0xFF	; 255
    1b84:	3f 4f       	sbci	r19, 0xFF	; 255
    1b86:	01 31       	cpi	r16, 0x11	; 17
    1b88:	17 42       	sbci	r17, 0x27	; 39
    1b8a:	21 05       	cpc	r18, r1
    1b8c:	31 05       	cpc	r19, r1
    1b8e:	b8 f1       	brcs	.+110    	; 0x1bfe <check_if_alt_should_be_on+0x1c8>
    1b90:	32 c0       	rjmp	.+100    	; 0x1bf6 <check_if_alt_should_be_on+0x1c0>
            }
            return;
        }
        else 
        {
            if ( kRuntime > ALT_REST_PERIOD)
    1b92:	41 e1       	ldi	r20, 0x11	; 17
    1b94:	a4 16       	cp	r10, r20
    1b96:	47 e2       	ldi	r20, 0x27	; 39
    1b98:	b4 06       	cpc	r11, r20
    1b9a:	c1 04       	cpc	r12, r1
    1b9c:	d1 04       	cpc	r13, r1
    1b9e:	78 f1       	brcs	.+94     	; 0x1bfe <check_if_alt_should_be_on+0x1c8>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1ba0:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1ba2:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    1ba4:	2b 9a       	sbi	0x05, 3	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1ba6:	8f bf       	out	0x3f, r24	; 63
            { // end of resting time, start charging
                digitalWrite(ALT_EN,HIGH);
                if (kRuntime > (ALT_REST_PERIOD<<1) )
    1ba8:	81 e2       	ldi	r24, 0x21	; 33
    1baa:	a8 16       	cp	r10, r24
    1bac:	8e e4       	ldi	r24, 0x4E	; 78
    1bae:	b8 06       	cpc	r11, r24
    1bb0:	c1 04       	cpc	r12, r1
    1bb2:	d1 04       	cpc	r13, r1
    1bb4:	58 f0       	brcs	.+22     	; 0x1bcc <check_if_alt_should_be_on+0x196>
                {
                    alt_pwm_started_at = millis();
    1bb6:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
    1bba:	60 93 88 03 	sts	0x0388, r22	; 0x800388 <alt_pwm_started_at>
    1bbe:	70 93 89 03 	sts	0x0389, r23	; 0x800389 <alt_pwm_started_at+0x1>
    1bc2:	80 93 8a 03 	sts	0x038A, r24	; 0x80038a <alt_pwm_started_at+0x2>
    1bc6:	90 93 8b 03 	sts	0x038B, r25	; 0x80038b <alt_pwm_started_at+0x3>
    1bca:	19 c0       	rjmp	.+50     	; 0x1bfe <check_if_alt_should_be_on+0x1c8>
                }
                else
                {
                    alt_pwm_started_at += ALT_REST_PERIOD;
    1bcc:	80 91 88 03 	lds	r24, 0x0388	; 0x800388 <alt_pwm_started_at>
    1bd0:	90 91 89 03 	lds	r25, 0x0389	; 0x800389 <alt_pwm_started_at+0x1>
    1bd4:	a0 91 8a 03 	lds	r26, 0x038A	; 0x80038a <alt_pwm_started_at+0x2>
    1bd8:	b0 91 8b 03 	lds	r27, 0x038B	; 0x80038b <alt_pwm_started_at+0x3>
    1bdc:	80 5f       	subi	r24, 0xF0	; 240
    1bde:	98 4d       	sbci	r25, 0xD8	; 216
    1be0:	af 4f       	sbci	r26, 0xFF	; 255
    1be2:	bf 4f       	sbci	r27, 0xFF	; 255
    1be4:	80 93 88 03 	sts	0x0388, r24	; 0x800388 <alt_pwm_started_at>
    1be8:	90 93 89 03 	sts	0x0389, r25	; 0x800389 <alt_pwm_started_at+0x1>
    1bec:	a0 93 8a 03 	sts	0x038A, r26	; 0x80038a <alt_pwm_started_at+0x2>
    1bf0:	b0 93 8b 03 	sts	0x038B, r27	; 0x80038b <alt_pwm_started_at+0x3>
    1bf4:	04 c0       	rjmp	.+8      	; 0x1bfe <check_if_alt_should_be_on+0x1c8>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1bf6:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1bf8:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1bfa:	2b 98       	cbi	0x05, 3	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1bfc:	8f bf       	out	0x3f, r24	; 63
    }
    else 
    {
        digitalWrite(ALT_EN,LOW);
    }
    1bfe:	df 91       	pop	r29
    1c00:	cf 91       	pop	r28
    1c02:	1f 91       	pop	r17
    1c04:	0f 91       	pop	r16
    1c06:	ff 90       	pop	r15
    1c08:	ef 90       	pop	r14
    1c0a:	df 90       	pop	r13
    1c0c:	cf 90       	pop	r12
    1c0e:	bf 90       	pop	r11
    1c10:	af 90       	pop	r10
    1c12:	08 95       	ret

00001c14 <IsValidBatHighLimFor12V>:
uint8_t bat_limit_loaded;
int battery_high_limit;
int battery_low_limit;

uint8_t IsValidBatHighLimFor12V(int *value) 
{
    1c14:	fc 01       	movw	r30, r24
    1c16:	20 81       	ld	r18, Z
    1c18:	31 81       	ldd	r19, Z+1	; 0x01
    1c1a:	2b 54       	subi	r18, 0x4B	; 75
    1c1c:	31 40       	sbci	r19, 0x01	; 1
    1c1e:	81 e0       	ldi	r24, 0x01	; 1
    1c20:	27 38       	cpi	r18, 0x87	; 135
    1c22:	31 05       	cpc	r19, r1
    1c24:	08 f0       	brcs	.+2      	; 0x1c28 <IsValidBatHighLimFor12V+0x14>
    1c26:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1c28:	08 95       	ret

00001c2a <IsValidBatLowLimFor12V>:

uint8_t IsValidBatLowLimFor12V(int *value) 
{
    1c2a:	fc 01       	movw	r30, r24
    1c2c:	20 81       	ld	r18, Z
    1c2e:	31 81       	ldd	r19, Z+1	; 0x01
    1c30:	2e 53       	subi	r18, 0x3E	; 62
    1c32:	31 40       	sbci	r19, 0x01	; 1
    1c34:	81 e0       	ldi	r24, 0x01	; 1
    1c36:	26 36       	cpi	r18, 0x66	; 102
    1c38:	31 05       	cpc	r19, r1
    1c3a:	08 f0       	brcs	.+2      	; 0x1c3e <IsValidBatLowLimFor12V+0x14>
    1c3c:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1c3e:	08 95       	ret

00001c40 <IsValidBatHighLimFor24V>:

uint8_t IsValidBatHighLimFor24V(int *value) 
{
    1c40:	fc 01       	movw	r30, r24
    1c42:	20 81       	ld	r18, Z
    1c44:	31 81       	ldd	r19, Z+1	; 0x01
    1c46:	25 59       	subi	r18, 0x95	; 149
    1c48:	32 40       	sbci	r19, 0x02	; 2
    1c4a:	81 e0       	ldi	r24, 0x01	; 1
    1c4c:	2f 30       	cpi	r18, 0x0F	; 15
    1c4e:	31 40       	sbci	r19, 0x01	; 1
    1c50:	08 f0       	brcs	.+2      	; 0x1c54 <IsValidBatHighLimFor24V+0x14>
    1c52:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1c54:	08 95       	ret

00001c56 <IsValidBatLowLimFor24V>:

uint8_t IsValidBatLowLimFor24V(int *value) 
{
    1c56:	fc 01       	movw	r30, r24
    1c58:	20 81       	ld	r18, Z
    1c5a:	31 81       	ldd	r19, Z+1	; 0x01
    1c5c:	2c 57       	subi	r18, 0x7C	; 124
    1c5e:	32 40       	sbci	r19, 0x02	; 2
    1c60:	81 e0       	ldi	r24, 0x01	; 1
    1c62:	2b 3c       	cpi	r18, 0xCB	; 203
    1c64:	31 05       	cpc	r19, r1
    1c66:	08 f0       	brcs	.+2      	; 0x1c6a <IsValidBatLowLimFor24V+0x14>
    1c68:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1c6a:	08 95       	ret

00001c6c <WriteEEBatHighLim>:

// wrtite battery high limit (when charging turns off) to EEPROM
uint8_t WriteEEBatHighLim() 
{
    uint16_t tmp_battery_high_limit= eeprom_read_word((uint16_t*)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_HIGH)); 
    1c6c:	8c e3       	ldi	r24, 0x3C	; 60
    1c6e:	90 e0       	ldi	r25, 0x00	; 0
    1c70:	0e 94 33 1a 	call	0x3466	; 0x3466 <eeprom_read_word>
    if ( eeprom_is_ready() )
    1c74:	f9 99       	sbic	0x1f, 1	; 31
    1c76:	0c c0       	rjmp	.+24     	; 0x1c90 <WriteEEBatHighLim+0x24>
    {
        if (tmp_battery_high_limit != battery_high_limit)
    1c78:	60 91 90 03 	lds	r22, 0x0390	; 0x800390 <battery_high_limit>
    1c7c:	70 91 91 03 	lds	r23, 0x0391	; 0x800391 <battery_high_limit+0x1>
    1c80:	86 17       	cp	r24, r22
    1c82:	97 07       	cpc	r25, r23
    1c84:	39 f0       	breq	.+14     	; 0x1c94 <WriteEEBatHighLim+0x28>
        {
            eeprom_write_word( (uint16_t *)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_HIGH), (uint16_t)battery_high_limit);
    1c86:	8c e3       	ldi	r24, 0x3C	; 60
    1c88:	90 e0       	ldi	r25, 0x00	; 0
    1c8a:	0e 94 4f 1a 	call	0x349e	; 0x349e <eeprom_write_word>
    1c8e:	02 c0       	rjmp	.+4      	; 0x1c94 <WriteEEBatHighLim+0x28>
        }
        return 1;
    }
    else
    {
        return 0;
    1c90:	80 e0       	ldi	r24, 0x00	; 0
    1c92:	08 95       	ret
    {
        if (tmp_battery_high_limit != battery_high_limit)
        {
            eeprom_write_word( (uint16_t *)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_HIGH), (uint16_t)battery_high_limit);
        }
        return 1;
    1c94:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    1c96:	08 95       	ret

00001c98 <WriteEEBatLowLim>:

// wrtite battery low limit (when charging turns on) to EEPROM
uint8_t WriteEEBatLowLim() 
{
    uint16_t tmp_battery_low_limit= eeprom_read_word((uint16_t*)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_LOW)); 
    1c98:	8e e3       	ldi	r24, 0x3E	; 62
    1c9a:	90 e0       	ldi	r25, 0x00	; 0
    1c9c:	0e 94 33 1a 	call	0x3466	; 0x3466 <eeprom_read_word>
    if ( eeprom_is_ready() )
    1ca0:	f9 99       	sbic	0x1f, 1	; 31
    1ca2:	0c c0       	rjmp	.+24     	; 0x1cbc <WriteEEBatLowLim+0x24>
    {
        if (tmp_battery_low_limit != battery_low_limit)
    1ca4:	60 91 93 03 	lds	r22, 0x0393	; 0x800393 <battery_low_limit>
    1ca8:	70 91 94 03 	lds	r23, 0x0394	; 0x800394 <battery_low_limit+0x1>
    1cac:	86 17       	cp	r24, r22
    1cae:	97 07       	cpc	r25, r23
    1cb0:	39 f0       	breq	.+14     	; 0x1cc0 <WriteEEBatLowLim+0x28>
        {
            eeprom_write_word( (uint16_t *)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_LOW), (uint16_t)battery_low_limit);
    1cb2:	8e e3       	ldi	r24, 0x3E	; 62
    1cb4:	90 e0       	ldi	r25, 0x00	; 0
    1cb6:	0e 94 4f 1a 	call	0x349e	; 0x349e <eeprom_write_word>
    1cba:	02 c0       	rjmp	.+4      	; 0x1cc0 <WriteEEBatLowLim+0x28>
        }
        return 1;
    }
    else
    {
        return 0;
    1cbc:	80 e0       	ldi	r24, 0x00	; 0
    1cbe:	08 95       	ret
    {
        if (tmp_battery_low_limit != battery_low_limit)
        {
            eeprom_write_word( (uint16_t *)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_LOW), (uint16_t)battery_low_limit);
        }
        return 1;
    1cc0:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    1cc2:	08 95       	ret

00001cc4 <LoadBatLimitsFromEEPROM>:

// load Battery Limits from EEPROM (or set defaults)
uint8_t LoadBatLimitsFromEEPROM() 
{
    1cc4:	ef 92       	push	r14
    1cc6:	ff 92       	push	r15
    1cc8:	0f 93       	push	r16
    1cca:	1f 93       	push	r17
    1ccc:	cf 93       	push	r28
    1cce:	df 93       	push	r29
    1cd0:	00 d0       	rcall	.+0      	; 0x1cd2 <LoadBatLimitsFromEEPROM+0xe>
    1cd2:	00 d0       	rcall	.+0      	; 0x1cd4 <LoadBatLimitsFromEEPROM+0x10>
    1cd4:	cd b7       	in	r28, 0x3d	; 61
    1cd6:	de b7       	in	r29, 0x3e	; 62
    int tmp_battery_high_limit = eeprom_read_word((uint16_t*)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_HIGH));
    1cd8:	8c e3       	ldi	r24, 0x3C	; 60
    1cda:	90 e0       	ldi	r25, 0x00	; 0
    1cdc:	0e 94 33 1a 	call	0x3466	; 0x3466 <eeprom_read_word>
    1ce0:	7c 01       	movw	r14, r24
    1ce2:	9c 83       	std	Y+4, r25	; 0x04
    1ce4:	8b 83       	std	Y+3, r24	; 0x03
    int tmp_battery_low_limit= eeprom_read_word((uint16_t*)(EE_BAT_LIMIT_ADDR+EE_BAT_LIMIT_OFFSET_LOW));
    1ce6:	8e e3       	ldi	r24, 0x3E	; 62
    1ce8:	90 e0       	ldi	r25, 0x00	; 0
    1cea:	0e 94 33 1a 	call	0x3466	; 0x3466 <eeprom_read_word>
    1cee:	8c 01       	movw	r16, r24
    1cf0:	9a 83       	std	Y+2, r25	; 0x02
    1cf2:	89 83       	std	Y+1, r24	; 0x01
    if ( (IsValidBatHighLimFor12V(&tmp_battery_high_limit) || IsValidBatHighLimFor24V(&tmp_battery_high_limit)) && (IsValidBatLowLimFor12V(&tmp_battery_low_limit) || IsValidBatLowLimFor24V(&tmp_battery_low_limit)) )
    1cf4:	ce 01       	movw	r24, r28
    1cf6:	03 96       	adiw	r24, 0x03	; 3
    1cf8:	0e 94 0a 0e 	call	0x1c14	; 0x1c14 <IsValidBatHighLimFor12V>
    1cfc:	81 11       	cpse	r24, r1
    1cfe:	06 c0       	rjmp	.+12     	; 0x1d0c <LoadBatLimitsFromEEPROM+0x48>
    1d00:	ce 01       	movw	r24, r28
    1d02:	03 96       	adiw	r24, 0x03	; 3
    1d04:	0e 94 20 0e 	call	0x1c40	; 0x1c40 <IsValidBatHighLimFor24V>
    1d08:	88 23       	and	r24, r24
    1d0a:	c1 f0       	breq	.+48     	; 0x1d3c <LoadBatLimitsFromEEPROM+0x78>
    1d0c:	ce 01       	movw	r24, r28
    1d0e:	01 96       	adiw	r24, 0x01	; 1
    1d10:	0e 94 15 0e 	call	0x1c2a	; 0x1c2a <IsValidBatLowLimFor12V>
    1d14:	81 11       	cpse	r24, r1
    1d16:	06 c0       	rjmp	.+12     	; 0x1d24 <LoadBatLimitsFromEEPROM+0x60>
    1d18:	ce 01       	movw	r24, r28
    1d1a:	01 96       	adiw	r24, 0x01	; 1
    1d1c:	0e 94 2b 0e 	call	0x1c56	; 0x1c56 <IsValidBatLowLimFor24V>
    1d20:	88 23       	and	r24, r24
    1d22:	61 f0       	breq	.+24     	; 0x1d3c <LoadBatLimitsFromEEPROM+0x78>
    {
        battery_high_limit = (uint16_t)tmp_battery_high_limit; 
    1d24:	f0 92 91 03 	sts	0x0391, r15	; 0x800391 <battery_high_limit+0x1>
    1d28:	e0 92 90 03 	sts	0x0390, r14	; 0x800390 <battery_high_limit>
        battery_low_limit = (uint16_t)tmp_battery_low_limit; 
    1d2c:	10 93 94 03 	sts	0x0394, r17	; 0x800394 <battery_low_limit+0x1>
    1d30:	00 93 93 03 	sts	0x0393, r16	; 0x800393 <battery_low_limit>
        bat_limit_loaded = BAT_LIM_LOADED;
    1d34:	10 92 92 03 	sts	0x0392, r1	; 0x800392 <bat_limit_loaded>
        return 1;
    1d38:	81 e0       	ldi	r24, 0x01	; 1
    1d3a:	10 c0       	rjmp	.+32     	; 0x1d5c <LoadBatLimitsFromEEPROM+0x98>
    }
    else
    {
        // default values are for 12V LA measured at PWR_V channel with 5V referance
        battery_high_limit = 397; // 14.2/(((5.0)/1024.0)*(115.8/15.8))
    1d3c:	8d e8       	ldi	r24, 0x8D	; 141
    1d3e:	91 e0       	ldi	r25, 0x01	; 1
    1d40:	90 93 91 03 	sts	0x0391, r25	; 0x800391 <battery_high_limit+0x1>
    1d44:	80 93 90 03 	sts	0x0390, r24	; 0x800390 <battery_high_limit>
        battery_low_limit = 374; // 13.4/(((5.0)/1024.0)*(115.8/15.8))
    1d48:	86 e7       	ldi	r24, 0x76	; 118
    1d4a:	91 e0       	ldi	r25, 0x01	; 1
    1d4c:	90 93 94 03 	sts	0x0394, r25	; 0x800394 <battery_low_limit+0x1>
    1d50:	80 93 93 03 	sts	0x0393, r24	; 0x800393 <battery_low_limit>
        bat_limit_loaded = BAT_LIM_DEFAULT;
    1d54:	81 e0       	ldi	r24, 0x01	; 1
    1d56:	80 93 92 03 	sts	0x0392, r24	; 0x800392 <bat_limit_loaded>
    1d5a:	80 e0       	ldi	r24, 0x00	; 0
        return 0;
    }
}
    1d5c:	0f 90       	pop	r0
    1d5e:	0f 90       	pop	r0
    1d60:	0f 90       	pop	r0
    1d62:	0f 90       	pop	r0
    1d64:	df 91       	pop	r29
    1d66:	cf 91       	pop	r28
    1d68:	1f 91       	pop	r17
    1d6a:	0f 91       	pop	r16
    1d6c:	ff 90       	pop	r15
    1d6e:	ef 90       	pop	r14
    1d70:	08 95       	ret

00001d72 <BatLimitsFromI2CtoEE>:

// save Battery Limits from I2C to EEPROM (if valid)
void BatLimitsFromI2CtoEE(void)
{
    if (bat_limit_loaded > BAT_LIM_DEFAULT)
    1d72:	80 91 92 03 	lds	r24, 0x0392	; 0x800392 <bat_limit_loaded>
    1d76:	82 30       	cpi	r24, 0x02	; 2
    1d78:	58 f1       	brcs	.+86     	; 0x1dd0 <BatLimitsFromI2CtoEE+0x5e>
    {
        if (bat_limit_loaded == BAT_HIGH_LIM_TOSAVE)
    1d7a:	82 30       	cpi	r24, 0x02	; 2
    1d7c:	99 f4       	brne	.+38     	; 0x1da4 <BatLimitsFromI2CtoEE+0x32>
        {
            if ( IsValidBatHighLimFor12V(&battery_high_limit) || IsValidBatHighLimFor24V(&battery_high_limit) )
    1d7e:	80 e9       	ldi	r24, 0x90	; 144
    1d80:	93 e0       	ldi	r25, 0x03	; 3
    1d82:	0e 94 0a 0e 	call	0x1c14	; 0x1c14 <IsValidBatHighLimFor12V>
    1d86:	81 11       	cpse	r24, r1
    1d88:	06 c0       	rjmp	.+12     	; 0x1d96 <BatLimitsFromI2CtoEE+0x24>
    1d8a:	80 e9       	ldi	r24, 0x90	; 144
    1d8c:	93 e0       	ldi	r25, 0x03	; 3
    1d8e:	0e 94 20 0e 	call	0x1c40	; 0x1c40 <IsValidBatHighLimFor24V>
    1d92:	88 23       	and	r24, r24
    1d94:	39 f0       	breq	.+14     	; 0x1da4 <BatLimitsFromI2CtoEE+0x32>
            {
                if (WriteEEBatHighLim())
    1d96:	0e 94 36 0e 	call	0x1c6c	; 0x1c6c <WriteEEBatHighLim>
    1d9a:	88 23       	and	r24, r24
    1d9c:	19 f0       	breq	.+6      	; 0x1da4 <BatLimitsFromI2CtoEE+0x32>
                {
                    bat_limit_loaded = BAT_LIM_LOADED;
    1d9e:	10 92 92 03 	sts	0x0392, r1	; 0x800392 <bat_limit_loaded>
                    return; // all done
    1da2:	08 95       	ret
                }
            }
        }
        if (bat_limit_loaded == BAT_LOW_LIM_TOSAVE)
    1da4:	80 91 92 03 	lds	r24, 0x0392	; 0x800392 <bat_limit_loaded>
    1da8:	83 30       	cpi	r24, 0x03	; 3
    1daa:	81 f4       	brne	.+32     	; 0x1dcc <BatLimitsFromI2CtoEE+0x5a>
        {    
            if ( IsValidBatLowLimFor12V(&battery_low_limit) || IsValidBatLowLimFor24V(&battery_low_limit) )
    1dac:	83 e9       	ldi	r24, 0x93	; 147
    1dae:	93 e0       	ldi	r25, 0x03	; 3
    1db0:	0e 94 15 0e 	call	0x1c2a	; 0x1c2a <IsValidBatLowLimFor12V>
    1db4:	81 11       	cpse	r24, r1
    1db6:	06 c0       	rjmp	.+12     	; 0x1dc4 <BatLimitsFromI2CtoEE+0x52>
    1db8:	83 e9       	ldi	r24, 0x93	; 147
    1dba:	93 e0       	ldi	r25, 0x03	; 3
    1dbc:	0e 94 2b 0e 	call	0x1c56	; 0x1c56 <IsValidBatLowLimFor24V>
    1dc0:	88 23       	and	r24, r24
    1dc2:	21 f0       	breq	.+8      	; 0x1dcc <BatLimitsFromI2CtoEE+0x5a>
            {
                if (WriteEEBatLowLim())
    1dc4:	0e 94 4c 0e 	call	0x1c98	; 0x1c98 <WriteEEBatLowLim>
    1dc8:	81 11       	cpse	r24, r1
    1dca:	e9 cf       	rjmp	.-46     	; 0x1d9e <BatLimitsFromI2CtoEE+0x2c>
                    bat_limit_loaded = BAT_LIM_LOADED;
                    return; // all done
                }
            }
        }
        LoadBatLimitsFromEEPROM(); // I guess the values are not valid so reload from EEPROM
    1dcc:	0c 94 62 0e 	jmp	0x1cc4	; 0x1cc4 <LoadBatLimitsFromEEPROM>
    1dd0:	08 95       	ret

00001dd2 <IsValidMorningThresholdFor12V>:
int daynight_evening_threshold;
unsigned long daynight_morning_debounce;
unsigned long daynight_evening_debounce;

uint8_t IsValidMorningThresholdFor12V(int *value) 
{
    1dd2:	fc 01       	movw	r30, r24
    1dd4:	20 81       	ld	r18, Z
    1dd6:	31 81       	ldd	r19, Z+1	; 0x01
    1dd8:	2c 53       	subi	r18, 0x3C	; 60
    1dda:	31 09       	sbc	r19, r1
    1ddc:	81 e0       	ldi	r24, 0x01	; 1
    1dde:	23 39       	cpi	r18, 0x93	; 147
    1de0:	31 05       	cpc	r19, r1
    1de2:	08 f0       	brcs	.+2      	; 0x1de6 <IsValidMorningThresholdFor12V+0x14>
    1de4:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1de6:	08 95       	ret

00001de8 <IsValidEveningThresholdFor12V>:

uint8_t IsValidEveningThresholdFor12V(int *value) 
{
    1de8:	fc 01       	movw	r30, r24
    1dea:	20 81       	ld	r18, Z
    1dec:	31 81       	ldd	r19, Z+1	; 0x01
    1dee:	2a 51       	subi	r18, 0x1A	; 26
    1df0:	31 09       	sbc	r19, r1
    1df2:	81 e0       	ldi	r24, 0x01	; 1
    1df4:	2e 34       	cpi	r18, 0x4E	; 78
    1df6:	31 05       	cpc	r19, r1
    1df8:	08 f0       	brcs	.+2      	; 0x1dfc <IsValidEveningThresholdFor12V+0x14>
    1dfa:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1dfc:	08 95       	ret

00001dfe <IsValidMorningThresholdFor24V>:

uint8_t IsValidMorningThresholdFor24V(int *value) 
{
    1dfe:	fc 01       	movw	r30, r24
    1e00:	20 81       	ld	r18, Z
    1e02:	31 81       	ldd	r19, Z+1	; 0x01
    1e04:	27 57       	subi	r18, 0x77	; 119
    1e06:	31 09       	sbc	r19, r1
    1e08:	81 e0       	ldi	r24, 0x01	; 1
    1e0a:	27 32       	cpi	r18, 0x27	; 39
    1e0c:	31 40       	sbci	r19, 0x01	; 1
    1e0e:	08 f0       	brcs	.+2      	; 0x1e12 <IsValidMorningThresholdFor24V+0x14>
    1e10:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1e12:	08 95       	ret

00001e14 <IsValidEveningThresholdFor24V>:

uint8_t IsValidEveningThresholdFor24V(int *value) 
{
    1e14:	fc 01       	movw	r30, r24
    1e16:	20 81       	ld	r18, Z
    1e18:	31 81       	ldd	r19, Z+1	; 0x01
    1e1a:	23 53       	subi	r18, 0x33	; 51
    1e1c:	31 09       	sbc	r19, r1
    1e1e:	81 e0       	ldi	r24, 0x01	; 1
    1e20:	2c 39       	cpi	r18, 0x9C	; 156
    1e22:	31 05       	cpc	r19, r1
    1e24:	08 f0       	brcs	.+2      	; 0x1e28 <IsValidEveningThresholdFor24V+0x14>
    1e26:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1e28:	08 95       	ret

00001e2a <IsValidEveningDebounce>:
        return 0;
    }
}

uint8_t IsValidEveningDebounce(unsigned long *value) 
{
    1e2a:	fc 01       	movw	r30, r24
    1e2c:	40 81       	ld	r20, Z
    1e2e:	51 81       	ldd	r21, Z+1	; 0x01
    1e30:	62 81       	ldd	r22, Z+2	; 0x02
    1e32:	73 81       	ldd	r23, Z+3	; 0x03
    1e34:	41 54       	subi	r20, 0x41	; 65
    1e36:	5f 41       	sbci	r21, 0x1F	; 31
    1e38:	61 09       	sbc	r22, r1
    1e3a:	71 09       	sbc	r23, r1
    1e3c:	81 e0       	ldi	r24, 0x01	; 1
    1e3e:	4f 33       	cpi	r20, 0x3F	; 63
    1e40:	5f 4c       	sbci	r21, 0xCF	; 207
    1e42:	66 43       	sbci	r22, 0x36	; 54
    1e44:	71 05       	cpc	r23, r1
    1e46:	08 f0       	brcs	.+2      	; 0x1e4a <IsValidEveningDebounce+0x20>
    1e48:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
    1e4a:	08 95       	ret

00001e4c <WriteEEMorningThreshold>:

// wrtite daynight_morning_threshold (when morning debounce starts) to EEPROM
uint8_t WriteEEMorningThreshold() 
{
    uint16_t tmp_daynight_morning_threshold= eeprom_read_word((uint16_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_THRESHOLD_OFFSET)); 
    1e4c:	86 e4       	ldi	r24, 0x46	; 70
    1e4e:	90 e0       	ldi	r25, 0x00	; 0
    1e50:	0e 94 33 1a 	call	0x3466	; 0x3466 <eeprom_read_word>
    if ( eeprom_is_ready() )
    1e54:	f9 99       	sbic	0x1f, 1	; 31
    1e56:	0c c0       	rjmp	.+24     	; 0x1e70 <WriteEEMorningThreshold+0x24>
    {
        if (tmp_daynight_morning_threshold != ((uint16_t)daynight_morning_threshold) )
    1e58:	60 91 99 03 	lds	r22, 0x0399	; 0x800399 <daynight_morning_threshold>
    1e5c:	70 91 9a 03 	lds	r23, 0x039A	; 0x80039a <daynight_morning_threshold+0x1>
    1e60:	86 17       	cp	r24, r22
    1e62:	97 07       	cpc	r25, r23
    1e64:	39 f0       	breq	.+14     	; 0x1e74 <WriteEEMorningThreshold+0x28>
        {
            eeprom_write_word( (uint16_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_THRESHOLD_OFFSET), (uint16_t)daynight_morning_threshold);
    1e66:	86 e4       	ldi	r24, 0x46	; 70
    1e68:	90 e0       	ldi	r25, 0x00	; 0
    1e6a:	0e 94 4f 1a 	call	0x349e	; 0x349e <eeprom_write_word>
    1e6e:	02 c0       	rjmp	.+4      	; 0x1e74 <WriteEEMorningThreshold+0x28>
        }
        return 1;
    }
    else
    {
        return 0;
    1e70:	80 e0       	ldi	r24, 0x00	; 0
    1e72:	08 95       	ret
    {
        if (tmp_daynight_morning_threshold != ((uint16_t)daynight_morning_threshold) )
        {
            eeprom_write_word( (uint16_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_THRESHOLD_OFFSET), (uint16_t)daynight_morning_threshold);
        }
        return 1;
    1e74:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    1e76:	08 95       	ret

00001e78 <WriteEEEveningThreshold>:

// wrtite daynight_evening_threshold (when evening debounce starts) to EEPROM
uint8_t WriteEEEveningThreshold() 
{
    uint16_t tmp_daynight_evening_threshold= eeprom_read_word((uint16_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_THRESHOLD_OFFSET)); 
    1e78:	88 e4       	ldi	r24, 0x48	; 72
    1e7a:	90 e0       	ldi	r25, 0x00	; 0
    1e7c:	0e 94 33 1a 	call	0x3466	; 0x3466 <eeprom_read_word>
    if ( eeprom_is_ready() )
    1e80:	f9 99       	sbic	0x1f, 1	; 31
    1e82:	0c c0       	rjmp	.+24     	; 0x1e9c <WriteEEEveningThreshold+0x24>
    {
        if (tmp_daynight_evening_threshold != ((uint16_t)daynight_evening_threshold) )
    1e84:	60 91 9c 03 	lds	r22, 0x039C	; 0x80039c <daynight_evening_threshold>
    1e88:	70 91 9d 03 	lds	r23, 0x039D	; 0x80039d <daynight_evening_threshold+0x1>
    1e8c:	86 17       	cp	r24, r22
    1e8e:	97 07       	cpc	r25, r23
    1e90:	39 f0       	breq	.+14     	; 0x1ea0 <WriteEEEveningThreshold+0x28>
        {
            eeprom_write_word( (uint16_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_THRESHOLD_OFFSET), (uint16_t)daynight_evening_threshold);
    1e92:	88 e4       	ldi	r24, 0x48	; 72
    1e94:	90 e0       	ldi	r25, 0x00	; 0
    1e96:	0e 94 4f 1a 	call	0x349e	; 0x349e <eeprom_write_word>
    1e9a:	02 c0       	rjmp	.+4      	; 0x1ea0 <WriteEEEveningThreshold+0x28>
        }
        return 1;
    }
    else
    {
        return 0;
    1e9c:	80 e0       	ldi	r24, 0x00	; 0
    1e9e:	08 95       	ret
    {
        if (tmp_daynight_evening_threshold != ((uint16_t)daynight_evening_threshold) )
        {
            eeprom_write_word( (uint16_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_THRESHOLD_OFFSET), (uint16_t)daynight_evening_threshold);
        }
        return 1;
    1ea0:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    1ea2:	08 95       	ret

00001ea4 <WriteEEMorningDebounce>:

// wrtite daynight_morning_debounce (debounce time in millis) to EEPROM
uint8_t WriteEEMorningDebounce() 
{
    uint32_t tmp_daynight_morning_debounce= eeprom_read_dword((uint32_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_DEBOUNCE_OFFSET)); 
    1ea4:	8a e4       	ldi	r24, 0x4A	; 74
    1ea6:	90 e0       	ldi	r25, 0x00	; 0
    1ea8:	0e 94 2d 1a 	call	0x345a	; 0x345a <eeprom_read_dword>
    1eac:	dc 01       	movw	r26, r24
    1eae:	cb 01       	movw	r24, r22
    if ( eeprom_is_ready() )
    1eb0:	f9 99       	sbic	0x1f, 1	; 31
    1eb2:	12 c0       	rjmp	.+36     	; 0x1ed8 <WriteEEMorningDebounce+0x34>
    {
        if (tmp_daynight_morning_debounce != ((uint32_t)daynight_morning_debounce) )
    1eb4:	40 91 9e 03 	lds	r20, 0x039E	; 0x80039e <daynight_morning_debounce>
    1eb8:	50 91 9f 03 	lds	r21, 0x039F	; 0x80039f <daynight_morning_debounce+0x1>
    1ebc:	60 91 a0 03 	lds	r22, 0x03A0	; 0x8003a0 <daynight_morning_debounce+0x2>
    1ec0:	70 91 a1 03 	lds	r23, 0x03A1	; 0x8003a1 <daynight_morning_debounce+0x3>
    1ec4:	84 17       	cp	r24, r20
    1ec6:	95 07       	cpc	r25, r21
    1ec8:	a6 07       	cpc	r26, r22
    1eca:	b7 07       	cpc	r27, r23
    1ecc:	39 f0       	breq	.+14     	; 0x1edc <WriteEEMorningDebounce+0x38>
        {
            eeprom_write_dword( (uint32_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_DEBOUNCE_OFFSET), (uint32_t)daynight_morning_debounce);
    1ece:	8a e4       	ldi	r24, 0x4A	; 74
    1ed0:	90 e0       	ldi	r25, 0x00	; 0
    1ed2:	0e 94 47 1a 	call	0x348e	; 0x348e <eeprom_write_dword>
    1ed6:	02 c0       	rjmp	.+4      	; 0x1edc <WriteEEMorningDebounce+0x38>
        }
        return 1;
    }
    else
    {
        return 0;
    1ed8:	80 e0       	ldi	r24, 0x00	; 0
    1eda:	08 95       	ret
    {
        if (tmp_daynight_morning_debounce != ((uint32_t)daynight_morning_debounce) )
        {
            eeprom_write_dword( (uint32_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_DEBOUNCE_OFFSET), (uint32_t)daynight_morning_debounce);
        }
        return 1;
    1edc:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    1ede:	08 95       	ret

00001ee0 <WriteEEEveningDebounce>:

// wrtite daynight_evening_debounce (debounce time in millis) to EEPROM
uint8_t WriteEEEveningDebounce() 
{
    uint32_t tmp_daynight_evening_debounce= eeprom_read_dword((uint32_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_DEBOUNCE_OFFSET)); 
    1ee0:	8e e4       	ldi	r24, 0x4E	; 78
    1ee2:	90 e0       	ldi	r25, 0x00	; 0
    1ee4:	0e 94 2d 1a 	call	0x345a	; 0x345a <eeprom_read_dword>
    1ee8:	dc 01       	movw	r26, r24
    1eea:	cb 01       	movw	r24, r22
    if ( eeprom_is_ready() )
    1eec:	f9 99       	sbic	0x1f, 1	; 31
    1eee:	12 c0       	rjmp	.+36     	; 0x1f14 <WriteEEEveningDebounce+0x34>
    {
        if (tmp_daynight_evening_debounce != ((uint32_t)daynight_evening_debounce) )
    1ef0:	40 91 95 03 	lds	r20, 0x0395	; 0x800395 <daynight_evening_debounce>
    1ef4:	50 91 96 03 	lds	r21, 0x0396	; 0x800396 <daynight_evening_debounce+0x1>
    1ef8:	60 91 97 03 	lds	r22, 0x0397	; 0x800397 <daynight_evening_debounce+0x2>
    1efc:	70 91 98 03 	lds	r23, 0x0398	; 0x800398 <daynight_evening_debounce+0x3>
    1f00:	84 17       	cp	r24, r20
    1f02:	95 07       	cpc	r25, r21
    1f04:	a6 07       	cpc	r26, r22
    1f06:	b7 07       	cpc	r27, r23
    1f08:	39 f0       	breq	.+14     	; 0x1f18 <WriteEEEveningDebounce+0x38>
        {
            eeprom_write_dword( (uint32_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_DEBOUNCE_OFFSET), (uint32_t)daynight_evening_debounce);
    1f0a:	8e e4       	ldi	r24, 0x4E	; 78
    1f0c:	90 e0       	ldi	r25, 0x00	; 0
    1f0e:	0e 94 47 1a 	call	0x348e	; 0x348e <eeprom_write_dword>
    1f12:	02 c0       	rjmp	.+4      	; 0x1f18 <WriteEEEveningDebounce+0x38>
        }
        return 1;
    }
    else
    {
        return 0;
    1f14:	80 e0       	ldi	r24, 0x00	; 0
    1f16:	08 95       	ret
    {
        if (tmp_daynight_evening_debounce != ((uint32_t)daynight_evening_debounce) )
        {
            eeprom_write_dword( (uint32_t *)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_DEBOUNCE_OFFSET), (uint32_t)daynight_evening_debounce);
        }
        return 1;
    1f18:	81 e0       	ldi	r24, 0x01	; 1
    }
    else
    {
        return 0;
    }
}
    1f1a:	08 95       	ret

00001f1c <LoadDayNightValuesFromEEPROM>:

// load day-night state machine values from EEPROM (or set defaults)
uint8_t LoadDayNightValuesFromEEPROM() 
{
    1f1c:	cf 92       	push	r12
    1f1e:	df 92       	push	r13
    1f20:	ef 92       	push	r14
    1f22:	ff 92       	push	r15
    1f24:	1f 93       	push	r17
    1f26:	cf 93       	push	r28
    1f28:	df 93       	push	r29
    1f2a:	cd b7       	in	r28, 0x3d	; 61
    1f2c:	de b7       	in	r29, 0x3e	; 62
    1f2e:	2c 97       	sbiw	r28, 0x0c	; 12
    1f30:	0f b6       	in	r0, 0x3f	; 63
    1f32:	f8 94       	cli
    1f34:	de bf       	out	0x3e, r29	; 62
    1f36:	0f be       	out	0x3f, r0	; 63
    1f38:	cd bf       	out	0x3d, r28	; 61
    uint8_t use_defaults = 0;
    int tmp_daynight_morning_threshold = (int)(eeprom_read_word((uint16_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_THRESHOLD_OFFSET)));
    1f3a:	86 e4       	ldi	r24, 0x46	; 70
    1f3c:	90 e0       	ldi	r25, 0x00	; 0
    1f3e:	0e 94 33 1a 	call	0x3466	; 0x3466 <eeprom_read_word>
    1f42:	7c 01       	movw	r14, r24
    1f44:	9c 87       	std	Y+12, r25	; 0x0c
    1f46:	8b 87       	std	Y+11, r24	; 0x0b
    if ( IsValidMorningThresholdFor12V(&tmp_daynight_morning_threshold) || IsValidMorningThresholdFor24V(&tmp_daynight_morning_threshold) )
    1f48:	ce 01       	movw	r24, r28
    1f4a:	0b 96       	adiw	r24, 0x0b	; 11
    1f4c:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <IsValidMorningThresholdFor12V>
    1f50:	81 11       	cpse	r24, r1
    1f52:	06 c0       	rjmp	.+12     	; 0x1f60 <LoadDayNightValuesFromEEPROM+0x44>
    1f54:	ce 01       	movw	r24, r28
    1f56:	0b 96       	adiw	r24, 0x0b	; 11
    1f58:	0e 94 ff 0e 	call	0x1dfe	; 0x1dfe <IsValidMorningThresholdFor24V>
    1f5c:	88 23       	and	r24, r24
    1f5e:	31 f0       	breq	.+12     	; 0x1f6c <LoadDayNightValuesFromEEPROM+0x50>
    {
        daynight_morning_threshold = tmp_daynight_morning_threshold; 
    1f60:	f0 92 9a 03 	sts	0x039A, r15	; 0x80039a <daynight_morning_threshold+0x1>
    1f64:	e0 92 99 03 	sts	0x0399, r14	; 0x800399 <daynight_morning_threshold>
}

// load day-night state machine values from EEPROM (or set defaults)
uint8_t LoadDayNightValuesFromEEPROM() 
{
    uint8_t use_defaults = 0;
    1f68:	10 e0       	ldi	r17, 0x00	; 0
    int tmp_daynight_morning_threshold = (int)(eeprom_read_word((uint16_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_THRESHOLD_OFFSET)));
    if ( IsValidMorningThresholdFor12V(&tmp_daynight_morning_threshold) || IsValidMorningThresholdFor24V(&tmp_daynight_morning_threshold) )
    {
        daynight_morning_threshold = tmp_daynight_morning_threshold; 
    1f6a:	01 c0       	rjmp	.+2      	; 0x1f6e <LoadDayNightValuesFromEEPROM+0x52>
    }
    else
    {
        use_defaults = 1;
    1f6c:	11 e0       	ldi	r17, 0x01	; 1
    }
    int tmp_daynight_evening_threshold = (int)(eeprom_read_word((uint16_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_THRESHOLD_OFFSET)));
    1f6e:	88 e4       	ldi	r24, 0x48	; 72
    1f70:	90 e0       	ldi	r25, 0x00	; 0
    1f72:	0e 94 33 1a 	call	0x3466	; 0x3466 <eeprom_read_word>
    1f76:	7c 01       	movw	r14, r24
    1f78:	9a 87       	std	Y+10, r25	; 0x0a
    1f7a:	89 87       	std	Y+9, r24	; 0x09
    if ( (IsValidEveningThresholdFor12V(&tmp_daynight_evening_threshold) || IsValidEveningThresholdFor24V(&tmp_daynight_evening_threshold)) )
    1f7c:	ce 01       	movw	r24, r28
    1f7e:	09 96       	adiw	r24, 0x09	; 9
    1f80:	0e 94 f4 0e 	call	0x1de8	; 0x1de8 <IsValidEveningThresholdFor12V>
    1f84:	81 11       	cpse	r24, r1
    1f86:	06 c0       	rjmp	.+12     	; 0x1f94 <LoadDayNightValuesFromEEPROM+0x78>
    1f88:	ce 01       	movw	r24, r28
    1f8a:	09 96       	adiw	r24, 0x09	; 9
    1f8c:	0e 94 0a 0f 	call	0x1e14	; 0x1e14 <IsValidEveningThresholdFor24V>
    1f90:	88 23       	and	r24, r24
    1f92:	29 f0       	breq	.+10     	; 0x1f9e <LoadDayNightValuesFromEEPROM+0x82>
    {
        daynight_evening_threshold = tmp_daynight_evening_threshold;
    1f94:	f0 92 9d 03 	sts	0x039D, r15	; 0x80039d <daynight_evening_threshold+0x1>
    1f98:	e0 92 9c 03 	sts	0x039C, r14	; 0x80039c <daynight_evening_threshold>
    1f9c:	01 c0       	rjmp	.+2      	; 0x1fa0 <LoadDayNightValuesFromEEPROM+0x84>
    }
    else
    {
        use_defaults = 1;
    1f9e:	11 e0       	ldi	r17, 0x01	; 1
    }
    unsigned long tmp_daynight_morning_debounce = (unsigned long)(eeprom_read_dword((uint32_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_MORNING_DEBOUNCE_OFFSET)));
    1fa0:	8a e4       	ldi	r24, 0x4A	; 74
    1fa2:	90 e0       	ldi	r25, 0x00	; 0
    1fa4:	0e 94 2d 1a 	call	0x345a	; 0x345a <eeprom_read_dword>
    1fa8:	6b 01       	movw	r12, r22
    1faa:	7c 01       	movw	r14, r24
    1fac:	6d 83       	std	Y+5, r22	; 0x05
    1fae:	7e 83       	std	Y+6, r23	; 0x06
    1fb0:	8f 83       	std	Y+7, r24	; 0x07
    1fb2:	98 87       	std	Y+8, r25	; 0x08
    if ( IsValidMorningDebounce(&tmp_daynight_morning_debounce) )
    1fb4:	ce 01       	movw	r24, r28
    1fb6:	05 96       	adiw	r24, 0x05	; 5
    1fb8:	0e 94 15 0f 	call	0x1e2a	; 0x1e2a <IsValidEveningDebounce>
    1fbc:	88 23       	and	r24, r24
    1fbe:	49 f0       	breq	.+18     	; 0x1fd2 <LoadDayNightValuesFromEEPROM+0xb6>
    {
        daynight_morning_debounce = tmp_daynight_morning_debounce;
    1fc0:	c0 92 9e 03 	sts	0x039E, r12	; 0x80039e <daynight_morning_debounce>
    1fc4:	d0 92 9f 03 	sts	0x039F, r13	; 0x80039f <daynight_morning_debounce+0x1>
    1fc8:	e0 92 a0 03 	sts	0x03A0, r14	; 0x8003a0 <daynight_morning_debounce+0x2>
    1fcc:	f0 92 a1 03 	sts	0x03A1, r15	; 0x8003a1 <daynight_morning_debounce+0x3>
    1fd0:	01 c0       	rjmp	.+2      	; 0x1fd4 <LoadDayNightValuesFromEEPROM+0xb8>
    }
    else
    {
        use_defaults = 1;
    1fd2:	11 e0       	ldi	r17, 0x01	; 1
    }
    unsigned long tmp_daynight_evening_debounce = (unsigned long)(eeprom_read_dword((uint32_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_DEBOUNCE_OFFSET)));
    1fd4:	8e e4       	ldi	r24, 0x4E	; 78
    1fd6:	90 e0       	ldi	r25, 0x00	; 0
    1fd8:	0e 94 2d 1a 	call	0x345a	; 0x345a <eeprom_read_dword>
    1fdc:	6b 01       	movw	r12, r22
    1fde:	7c 01       	movw	r14, r24
    1fe0:	69 83       	std	Y+1, r22	; 0x01
    1fe2:	7a 83       	std	Y+2, r23	; 0x02
    1fe4:	8b 83       	std	Y+3, r24	; 0x03
    1fe6:	9c 83       	std	Y+4, r25	; 0x04
    if ( IsValidEveningDebounce(&tmp_daynight_evening_debounce) )
    1fe8:	ce 01       	movw	r24, r28
    1fea:	01 96       	adiw	r24, 0x01	; 1
    1fec:	0e 94 15 0f 	call	0x1e2a	; 0x1e2a <IsValidEveningDebounce>
    1ff0:	81 11       	cpse	r24, r1
    1ff2:	25 c0       	rjmp	.+74     	; 0x203e <LoadDayNightValuesFromEEPROM+0x122>
        use_defaults = 1;
    }
    if (use_defaults)
    {
        // default values are for 12V PV measured with ALT_V channel with 5V referance
        daynight_morning_threshold = 80; // 4.3/(((5.0)/1024.0)*(110.0/10.0))
    1ff4:	80 e5       	ldi	r24, 0x50	; 80
    1ff6:	90 e0       	ldi	r25, 0x00	; 0
    1ff8:	90 93 9a 03 	sts	0x039A, r25	; 0x80039a <daynight_morning_threshold+0x1>
    1ffc:	80 93 99 03 	sts	0x0399, r24	; 0x800399 <daynight_morning_threshold>
        daynight_evening_threshold = 40; // 2.15/(((5.0)/1024.0)*(110.0/10.0))
    2000:	88 e2       	ldi	r24, 0x28	; 40
    2002:	90 e0       	ldi	r25, 0x00	; 0
    2004:	90 93 9d 03 	sts	0x039D, r25	; 0x80039d <daynight_evening_threshold+0x1>
    2008:	80 93 9c 03 	sts	0x039C, r24	; 0x80039c <daynight_evening_threshold>
        daynight_morning_debounce = 1200000UL; // 20 min
    200c:	80 e8       	ldi	r24, 0x80	; 128
    200e:	9f e4       	ldi	r25, 0x4F	; 79
    2010:	a2 e1       	ldi	r26, 0x12	; 18
    2012:	b0 e0       	ldi	r27, 0x00	; 0
    2014:	80 93 9e 03 	sts	0x039E, r24	; 0x80039e <daynight_morning_debounce>
    2018:	90 93 9f 03 	sts	0x039F, r25	; 0x80039f <daynight_morning_debounce+0x1>
    201c:	a0 93 a0 03 	sts	0x03A0, r26	; 0x8003a0 <daynight_morning_debounce+0x2>
    2020:	b0 93 a1 03 	sts	0x03A1, r27	; 0x8003a1 <daynight_morning_debounce+0x3>
        daynight_evening_debounce = 1200000UL; // 20 min
    2024:	80 93 95 03 	sts	0x0395, r24	; 0x800395 <daynight_evening_debounce>
    2028:	90 93 96 03 	sts	0x0396, r25	; 0x800396 <daynight_evening_debounce+0x1>
    202c:	a0 93 97 03 	sts	0x0397, r26	; 0x800397 <daynight_evening_debounce+0x2>
    2030:	b0 93 98 03 	sts	0x0398, r27	; 0x800398 <daynight_evening_debounce+0x3>
        daynight_values_loaded = DAYNIGHT_VALUES_DEFAULT;
    2034:	81 e0       	ldi	r24, 0x01	; 1
    2036:	80 93 9b 03 	sts	0x039B, r24	; 0x80039b <daynight_values_loaded>
        return 0;
    203a:	80 e0       	ldi	r24, 0x00	; 0
    203c:	0d c0       	rjmp	.+26     	; 0x2058 <LoadDayNightValuesFromEEPROM+0x13c>
        use_defaults = 1;
    }
    unsigned long tmp_daynight_evening_debounce = (unsigned long)(eeprom_read_dword((uint32_t*)(EE_DAYNIGHT_ADDR+EE_DAYNIGHT_EVENING_DEBOUNCE_OFFSET)));
    if ( IsValidEveningDebounce(&tmp_daynight_evening_debounce) )
    {
        daynight_evening_debounce = tmp_daynight_evening_debounce;
    203e:	c0 92 95 03 	sts	0x0395, r12	; 0x800395 <daynight_evening_debounce>
    2042:	d0 92 96 03 	sts	0x0396, r13	; 0x800396 <daynight_evening_debounce+0x1>
    2046:	e0 92 97 03 	sts	0x0397, r14	; 0x800397 <daynight_evening_debounce+0x2>
    204a:	f0 92 98 03 	sts	0x0398, r15	; 0x800398 <daynight_evening_debounce+0x3>
    }
    else
    {
        use_defaults = 1;
    }
    if (use_defaults)
    204e:	11 11       	cpse	r17, r1
    2050:	d1 cf       	rjmp	.-94     	; 0x1ff4 <LoadDayNightValuesFromEEPROM+0xd8>
        daynight_values_loaded = DAYNIGHT_VALUES_DEFAULT;
        return 0;
    }
    else
    {
        daynight_values_loaded = DAYNIGHT_VALUES_LOADED;
    2052:	10 92 9b 03 	sts	0x039B, r1	; 0x80039b <daynight_values_loaded>
        return 1;
    2056:	81 e0       	ldi	r24, 0x01	; 1
    }
}
    2058:	2c 96       	adiw	r28, 0x0c	; 12
    205a:	0f b6       	in	r0, 0x3f	; 63
    205c:	f8 94       	cli
    205e:	de bf       	out	0x3e, r29	; 62
    2060:	0f be       	out	0x3f, r0	; 63
    2062:	cd bf       	out	0x3d, r28	; 61
    2064:	df 91       	pop	r29
    2066:	cf 91       	pop	r28
    2068:	1f 91       	pop	r17
    206a:	ff 90       	pop	r15
    206c:	ef 90       	pop	r14
    206e:	df 90       	pop	r13
    2070:	cf 90       	pop	r12
    2072:	08 95       	ret

00002074 <DayNightValuesFromI2CtoEE>:

// Save day-night state machine values from I2C to EEPROM (if valid), one will change per loop, and I2C will take several loop cycles to get another.
void DayNightValuesFromI2CtoEE(void)
{
    if (daynight_values_loaded > DAYNIGHT_VALUES_DEFAULT)
    2074:	80 91 9b 03 	lds	r24, 0x039B	; 0x80039b <daynight_values_loaded>
    2078:	82 30       	cpi	r24, 0x02	; 2
    207a:	08 f4       	brcc	.+2      	; 0x207e <DayNightValuesFromI2CtoEE+0xa>
    207c:	47 c0       	rjmp	.+142    	; 0x210c <DayNightValuesFromI2CtoEE+0x98>
    {
        if (daynight_values_loaded == DAYNIGHT_MORNING_THRESHOLD_TOSAVE)
    207e:	82 30       	cpi	r24, 0x02	; 2
    2080:	99 f4       	brne	.+38     	; 0x20a8 <DayNightValuesFromI2CtoEE+0x34>
        {
            if ( IsValidMorningThresholdFor12V(&daynight_morning_threshold) || IsValidMorningThresholdFor24V(&daynight_morning_threshold) )
    2082:	89 e9       	ldi	r24, 0x99	; 153
    2084:	93 e0       	ldi	r25, 0x03	; 3
    2086:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <IsValidMorningThresholdFor12V>
    208a:	81 11       	cpse	r24, r1
    208c:	06 c0       	rjmp	.+12     	; 0x209a <DayNightValuesFromI2CtoEE+0x26>
    208e:	89 e9       	ldi	r24, 0x99	; 153
    2090:	93 e0       	ldi	r25, 0x03	; 3
    2092:	0e 94 ff 0e 	call	0x1dfe	; 0x1dfe <IsValidMorningThresholdFor24V>
    2096:	88 23       	and	r24, r24
    2098:	39 f0       	breq	.+14     	; 0x20a8 <DayNightValuesFromI2CtoEE+0x34>
            {
                if (WriteEEMorningThreshold())
    209a:	0e 94 26 0f 	call	0x1e4c	; 0x1e4c <WriteEEMorningThreshold>
    209e:	88 23       	and	r24, r24
    20a0:	19 f0       	breq	.+6      	; 0x20a8 <DayNightValuesFromI2CtoEE+0x34>
                {
                    daynight_values_loaded = DAYNIGHT_VALUES_LOADED;
    20a2:	10 92 9b 03 	sts	0x039B, r1	; 0x80039b <daynight_values_loaded>
                    return; // all done
    20a6:	08 95       	ret
                }
            }
        }
        if (daynight_values_loaded == DAYNIGHT_EVENING_THRESHOLD_TOSAVE)
    20a8:	80 91 9b 03 	lds	r24, 0x039B	; 0x80039b <daynight_values_loaded>
    20ac:	83 30       	cpi	r24, 0x03	; 3
    20ae:	81 f4       	brne	.+32     	; 0x20d0 <DayNightValuesFromI2CtoEE+0x5c>
        {    
            if ( IsValidEveningThresholdFor12V(&daynight_evening_threshold) || IsValidEveningThresholdFor24V(&daynight_evening_threshold) )
    20b0:	8c e9       	ldi	r24, 0x9C	; 156
    20b2:	93 e0       	ldi	r25, 0x03	; 3
    20b4:	0e 94 f4 0e 	call	0x1de8	; 0x1de8 <IsValidEveningThresholdFor12V>
    20b8:	81 11       	cpse	r24, r1
    20ba:	06 c0       	rjmp	.+12     	; 0x20c8 <DayNightValuesFromI2CtoEE+0x54>
    20bc:	8c e9       	ldi	r24, 0x9C	; 156
    20be:	93 e0       	ldi	r25, 0x03	; 3
    20c0:	0e 94 0a 0f 	call	0x1e14	; 0x1e14 <IsValidEveningThresholdFor24V>
    20c4:	88 23       	and	r24, r24
    20c6:	21 f0       	breq	.+8      	; 0x20d0 <DayNightValuesFromI2CtoEE+0x5c>
            {
                if (WriteEEEveningThreshold())
    20c8:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <WriteEEEveningThreshold>
    20cc:	81 11       	cpse	r24, r1
    20ce:	e9 cf       	rjmp	.-46     	; 0x20a2 <DayNightValuesFromI2CtoEE+0x2e>
                    daynight_values_loaded = DAYNIGHT_VALUES_LOADED;
                    return; // all done
                }
            }
        }
        if (daynight_values_loaded == DAYNIGHT_MORNING_DEBOUNCE_TOSAVE)
    20d0:	80 91 9b 03 	lds	r24, 0x039B	; 0x80039b <daynight_values_loaded>
    20d4:	84 30       	cpi	r24, 0x04	; 4
    20d6:	51 f4       	brne	.+20     	; 0x20ec <DayNightValuesFromI2CtoEE+0x78>
        {
            if ( IsValidMorningDebounce(&daynight_morning_debounce) )
    20d8:	8e e9       	ldi	r24, 0x9E	; 158
    20da:	93 e0       	ldi	r25, 0x03	; 3
    20dc:	0e 94 15 0f 	call	0x1e2a	; 0x1e2a <IsValidEveningDebounce>
    20e0:	88 23       	and	r24, r24
    20e2:	21 f0       	breq	.+8      	; 0x20ec <DayNightValuesFromI2CtoEE+0x78>
            {
                if (WriteEEMorningDebounce())
    20e4:	0e 94 52 0f 	call	0x1ea4	; 0x1ea4 <WriteEEMorningDebounce>
    20e8:	81 11       	cpse	r24, r1
    20ea:	db cf       	rjmp	.-74     	; 0x20a2 <DayNightValuesFromI2CtoEE+0x2e>
                    daynight_values_loaded = DAYNIGHT_VALUES_LOADED;
                    return; // all done
                }
            }
        }
        if (daynight_values_loaded == DAYNIGHT_EVENING_DEBOUNCE_TOSAVE)
    20ec:	80 91 9b 03 	lds	r24, 0x039B	; 0x80039b <daynight_values_loaded>
    20f0:	85 30       	cpi	r24, 0x05	; 5
    20f2:	51 f4       	brne	.+20     	; 0x2108 <DayNightValuesFromI2CtoEE+0x94>
        {
            if ( IsValidEveningDebounce(&daynight_evening_debounce) )
    20f4:	85 e9       	ldi	r24, 0x95	; 149
    20f6:	93 e0       	ldi	r25, 0x03	; 3
    20f8:	0e 94 15 0f 	call	0x1e2a	; 0x1e2a <IsValidEveningDebounce>
    20fc:	88 23       	and	r24, r24
    20fe:	21 f0       	breq	.+8      	; 0x2108 <DayNightValuesFromI2CtoEE+0x94>
            {
                if (WriteEEEveningDebounce())
    2100:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <WriteEEEveningDebounce>
    2104:	81 11       	cpse	r24, r1
    2106:	cd cf       	rjmp	.-102    	; 0x20a2 <DayNightValuesFromI2CtoEE+0x2e>
                    daynight_values_loaded = DAYNIGHT_VALUES_LOADED;
                    return; // all done
                }
            }
        }
        LoadDayNightValuesFromEEPROM(); // I guess the values are not valid so reload from EEPROM
    2108:	0c 94 8e 0f 	jmp	0x1f1c	; 0x1f1c <LoadDayNightValuesFromEEPROM>
    210c:	08 95       	ret

0000210e <check_daynight>:
    bit 6 is set when day_work needs done
    bit 5 is used with I2C, which if a 1 is passed then bits 7 and 6 are returned with the state
    bit 4 is used with I2C, which if set with the bytes from master/host will clear bits 7 and 6 if they are also clear on the data byte from master/host.
*/
void check_daynight() 
{ 
    210e:	0f 93       	push	r16
    2110:	1f 93       	push	r17
    2112:	cf 93       	push	r28
    2114:	df 93       	push	r29

    // check light on solar pannel with ALT_V, reading are only taken when !ALT_EN.
    int sensor_val = analogRead(ALT_V);
    2116:	81 e0       	ldi	r24, 0x01	; 1
    2118:	0e 94 0d 13 	call	0x261a	; 0x261a <analogRead>
    211c:	ec 01       	movw	r28, r24
    uint8_t low_nibble_daynight_state = daynight_state & 0x0F; 
    211e:	80 91 a2 03 	lds	r24, 0x03A2	; 0x8003a2 <daynight_state>
    2122:	98 2f       	mov	r25, r24
    2124:	9f 70       	andi	r25, 0x0F	; 15
    
    if(low_nibble_daynight_state == DAYNIGHT_START_STATE) 
    2126:	79 f5       	brne	.+94     	; 0x2186 <check_daynight+0x78>
    { 
        unsigned long kRuntime= millis() - dayTmrStarted;
    2128:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
        if ((kRuntime) > ((unsigned long)STARTUP_DELAY)) 
    212c:	00 91 a3 03 	lds	r16, 0x03A3	; 0x8003a3 <dayTmrStarted>
    2130:	10 91 a4 03 	lds	r17, 0x03A4	; 0x8003a4 <dayTmrStarted+0x1>
    2134:	20 91 a5 03 	lds	r18, 0x03A5	; 0x8003a5 <dayTmrStarted+0x2>
    2138:	30 91 a6 03 	lds	r19, 0x03A6	; 0x8003a6 <dayTmrStarted+0x3>
    213c:	dc 01       	movw	r26, r24
    213e:	cb 01       	movw	r24, r22
    2140:	80 1b       	sub	r24, r16
    2142:	91 0b       	sbc	r25, r17
    2144:	a2 0b       	sbc	r26, r18
    2146:	b3 0b       	sbc	r27, r19
    2148:	89 3f       	cpi	r24, 0xF9	; 249
    214a:	9a 42       	sbci	r25, 0x2A	; 42
    214c:	a1 05       	cpc	r26, r1
    214e:	b1 05       	cpc	r27, r1
    2150:	08 f4       	brcc	.+2      	; 0x2154 <check_daynight+0x46>
    2152:	c4 c0       	rjmp	.+392    	; 0x22dc <check_daynight+0x1ce>
        {
            if(sensor_val > daynight_evening_threshold ) 
    2154:	20 91 9c 03 	lds	r18, 0x039C	; 0x80039c <daynight_evening_threshold>
    2158:	30 91 9d 03 	lds	r19, 0x039D	; 0x80039d <daynight_evening_threshold+0x1>
    215c:	80 91 a2 03 	lds	r24, 0x03A2	; 0x8003a2 <daynight_state>
            {
                daynight_state = (daynight_state & 0xF0) + DAYNIGHT_DAY_STATE; 
    2160:	80 7f       	andi	r24, 0xF0	; 240
    if(low_nibble_daynight_state == DAYNIGHT_START_STATE) 
    { 
        unsigned long kRuntime= millis() - dayTmrStarted;
        if ((kRuntime) > ((unsigned long)STARTUP_DELAY)) 
        {
            if(sensor_val > daynight_evening_threshold ) 
    2162:	2c 17       	cp	r18, r28
    2164:	3d 07       	cpc	r19, r29
    2166:	0c f4       	brge	.+2      	; 0x216a <check_daynight+0x5c>
    2168:	48 c0       	rjmp	.+144    	; 0x21fa <check_daynight+0xec>
                daynight_state = (daynight_state & 0xF0) + DAYNIGHT_DAY_STATE; 
                dayTmrStarted = millis();
            } 
            else 
            {
                daynight_state = (daynight_state & 0xF0) + DAYNIGHT_NIGHT_STATE;
    216a:	8c 5f       	subi	r24, 0xFC	; 252
    216c:	80 93 a2 03 	sts	0x03A2, r24	; 0x8003a2 <daynight_state>
                dayTmrStarted = millis();
    2170:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
    2174:	60 93 a3 03 	sts	0x03A3, r22	; 0x8003a3 <dayTmrStarted>
    2178:	70 93 a4 03 	sts	0x03A4, r23	; 0x8003a4 <dayTmrStarted+0x1>
    217c:	80 93 a5 03 	sts	0x03A5, r24	; 0x8003a5 <dayTmrStarted+0x2>
    2180:	90 93 a6 03 	sts	0x03A6, r25	; 0x8003a6 <dayTmrStarted+0x3>
    2184:	ab c0       	rjmp	.+342    	; 0x22dc <check_daynight+0x1ce>
            }
        }
        return;
    } 
  
    if(low_nibble_daynight_state == DAYNIGHT_DAY_STATE) 
    2186:	91 30       	cpi	r25, 0x01	; 1
    2188:	59 f4       	brne	.+22     	; 0x21a0 <check_daynight+0x92>
    { //day
        if (sensor_val < daynight_evening_threshold ) 
    218a:	20 91 9c 03 	lds	r18, 0x039C	; 0x80039c <daynight_evening_threshold>
    218e:	30 91 9d 03 	lds	r19, 0x039D	; 0x80039d <daynight_evening_threshold+0x1>
    2192:	c2 17       	cp	r28, r18
    2194:	d3 07       	cpc	r29, r19
    2196:	0c f0       	brlt	.+2      	; 0x219a <check_daynight+0x8c>
    2198:	4e c0       	rjmp	.+156    	; 0x2236 <check_daynight+0x128>
        {
            daynight_state = (daynight_state & 0xF0) + DAYNIGHT_EVENING_DEBOUNCE_STATE;
    219a:	80 7f       	andi	r24, 0xF0	; 240
    219c:	8e 5f       	subi	r24, 0xFE	; 254
    219e:	3f c0       	rjmp	.+126    	; 0x221e <check_daynight+0x110>
            dayTmrStarted = millis();
        }
        return;
    }
  
    if(low_nibble_daynight_state == DAYNIGHT_EVENING_DEBOUNCE_STATE) 
    21a0:	92 30       	cpi	r25, 0x02	; 2
    21a2:	69 f5       	brne	.+90     	; 0x21fe <check_daynight+0xf0>
    { //evening_debounce
        if (sensor_val < daynight_evening_threshold ) 
    21a4:	20 91 9c 03 	lds	r18, 0x039C	; 0x80039c <daynight_evening_threshold>
    21a8:	30 91 9d 03 	lds	r19, 0x039D	; 0x80039d <daynight_evening_threshold+0x1>
    21ac:	c2 17       	cp	r28, r18
    21ae:	d3 07       	cpc	r29, r19
    21b0:	1c f5       	brge	.+70     	; 0x21f8 <check_daynight+0xea>
        {
            unsigned long kRuntime= millis() - dayTmrStarted;
    21b2:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
            if ((kRuntime) > (daynight_evening_debounce)) 
    21b6:	00 91 a3 03 	lds	r16, 0x03A3	; 0x8003a3 <dayTmrStarted>
    21ba:	10 91 a4 03 	lds	r17, 0x03A4	; 0x8003a4 <dayTmrStarted+0x1>
    21be:	20 91 a5 03 	lds	r18, 0x03A5	; 0x8003a5 <dayTmrStarted+0x2>
    21c2:	30 91 a6 03 	lds	r19, 0x03A6	; 0x8003a6 <dayTmrStarted+0x3>
    21c6:	dc 01       	movw	r26, r24
    21c8:	cb 01       	movw	r24, r22
    21ca:	80 1b       	sub	r24, r16
    21cc:	91 0b       	sbc	r25, r17
    21ce:	a2 0b       	sbc	r26, r18
    21d0:	b3 0b       	sbc	r27, r19
    21d2:	00 91 95 03 	lds	r16, 0x0395	; 0x800395 <daynight_evening_debounce>
    21d6:	10 91 96 03 	lds	r17, 0x0396	; 0x800396 <daynight_evening_debounce+0x1>
    21da:	20 91 97 03 	lds	r18, 0x0397	; 0x800397 <daynight_evening_debounce+0x2>
    21de:	30 91 98 03 	lds	r19, 0x0398	; 0x800398 <daynight_evening_debounce+0x3>
    21e2:	08 17       	cp	r16, r24
    21e4:	19 07       	cpc	r17, r25
    21e6:	2a 07       	cpc	r18, r26
    21e8:	3b 07       	cpc	r19, r27
    21ea:	08 f0       	brcs	.+2      	; 0x21ee <check_daynight+0xe0>
    21ec:	77 c0       	rjmp	.+238    	; 0x22dc <check_daynight+0x1ce>
            {
                daynight_state = (daynight_state & 0xF0) + DAYNIGHT_NIGHTWORK_STATE;
    21ee:	80 91 a2 03 	lds	r24, 0x03A2	; 0x8003a2 <daynight_state>
    21f2:	80 7f       	andi	r24, 0xF0	; 240
    21f4:	8d 5f       	subi	r24, 0xFD	; 253
    21f6:	ba cf       	rjmp	.-140    	; 0x216c <check_daynight+0x5e>
                dayTmrStarted = millis();
            } 
        } 
        else 
        {
            daynight_state = (daynight_state & 0xF0) + DAYNIGHT_DAY_STATE;
    21f8:	80 7f       	andi	r24, 0xF0	; 240
    21fa:	8f 5f       	subi	r24, 0xFF	; 255
    21fc:	b7 cf       	rjmp	.-146    	; 0x216c <check_daynight+0x5e>
            dayTmrStarted = millis();
        }
        return;
    }

    if(low_nibble_daynight_state == DAYNIGHT_NIGHTWORK_STATE) 
    21fe:	93 30       	cpi	r25, 0x03	; 3
    2200:	19 f4       	brne	.+6      	; 0x2208 <check_daynight+0xfa>
    { 
        //do the night work callback, e.g. load night light settings at the start of a night
        daynight_state = (daynight_state & 0x7F) + 0x80; //clear bit 7 so I can set it and keep the other bits
        daynight_state = (daynight_state & 0xF0) + DAYNIGHT_NIGHT_STATE;
    2202:	80 77       	andi	r24, 0x70	; 112
    2204:	84 68       	ori	r24, 0x84	; 132
    2206:	68 c0       	rjmp	.+208    	; 0x22d8 <check_daynight+0x1ca>
        return;
    }

    if(low_nibble_daynight_state == DAYNIGHT_NIGHT_STATE) 
    2208:	94 30       	cpi	r25, 0x04	; 4
    220a:	79 f5       	brne	.+94     	; 0x226a <check_daynight+0x15c>
    { //night
        if (sensor_val > daynight_morning_threshold ) 
    220c:	20 91 99 03 	lds	r18, 0x0399	; 0x800399 <daynight_morning_threshold>
    2210:	30 91 9a 03 	lds	r19, 0x039A	; 0x80039a <daynight_morning_threshold+0x1>
    2214:	2c 17       	cp	r18, r28
    2216:	3d 07       	cpc	r19, r29
    2218:	74 f4       	brge	.+28     	; 0x2236 <check_daynight+0x128>
        {
            daynight_state = (daynight_state & 0xF0) + DAYNIGHT_MORNING_DEBOUNCE_STATE;
    221a:	80 7f       	andi	r24, 0xF0	; 240
    221c:	8b 5f       	subi	r24, 0xFB	; 251
    221e:	80 93 a2 03 	sts	0x03A2, r24	; 0x8003a2 <daynight_state>
            dayTmrStarted = millis();
    2222:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
    2226:	60 93 a3 03 	sts	0x03A3, r22	; 0x8003a3 <dayTmrStarted>
    222a:	70 93 a4 03 	sts	0x03A4, r23	; 0x8003a4 <dayTmrStarted+0x1>
    222e:	80 93 a5 03 	sts	0x03A5, r24	; 0x8003a5 <dayTmrStarted+0x2>
    2232:	90 93 a6 03 	sts	0x03A6, r25	; 0x8003a6 <dayTmrStarted+0x3>
        }
        unsigned long kRuntime= millis() - dayTmrStarted;
    2236:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
        if ((kRuntime) > ((unsigned long)DAYNIGHT_TO_LONG)) 
    223a:	00 91 a3 03 	lds	r16, 0x03A3	; 0x8003a3 <dayTmrStarted>
    223e:	10 91 a4 03 	lds	r17, 0x03A4	; 0x8003a4 <dayTmrStarted+0x1>
    2242:	20 91 a5 03 	lds	r18, 0x03A5	; 0x8003a5 <dayTmrStarted+0x2>
    2246:	30 91 a6 03 	lds	r19, 0x03A6	; 0x8003a6 <dayTmrStarted+0x3>
    224a:	dc 01       	movw	r26, r24
    224c:	cb 01       	movw	r24, r22
    224e:	80 1b       	sub	r24, r16
    2250:	91 0b       	sbc	r25, r17
    2252:	a2 0b       	sbc	r26, r18
    2254:	b3 0b       	sbc	r27, r19
    2256:	81 30       	cpi	r24, 0x01	; 1
    2258:	92 4a       	sbci	r25, 0xA2	; 162
    225a:	aa 44       	sbci	r26, 0x4A	; 74
    225c:	b4 40       	sbci	r27, 0x04	; 4
    225e:	f0 f1       	brcs	.+124    	; 0x22dc <check_daynight+0x1ce>
        {
            daynight_state = (daynight_state & 0xF0) + DAYNIGHT_FAIL_STATE;
    2260:	80 91 a2 03 	lds	r24, 0x03A2	; 0x8003a2 <daynight_state>
    2264:	80 7f       	andi	r24, 0xF0	; 240
    2266:	89 5f       	subi	r24, 0xF9	; 249
    2268:	81 cf       	rjmp	.-254    	; 0x216c <check_daynight+0x5e>
            dayTmrStarted = millis();
        }
        return;
    }

    if(low_nibble_daynight_state == DAYNIGHT_MORNING_DEBOUNCE_STATE) 
    226a:	95 30       	cpi	r25, 0x05	; 5
    226c:	61 f5       	brne	.+88     	; 0x22c6 <check_daynight+0x1b8>
    { //morning_debounce
        if (sensor_val > daynight_morning_threshold ) 
    226e:	20 91 99 03 	lds	r18, 0x0399	; 0x800399 <daynight_morning_threshold>
    2272:	30 91 9a 03 	lds	r19, 0x039A	; 0x80039a <daynight_morning_threshold+0x1>
    2276:	2c 17       	cp	r18, r28
    2278:	3d 07       	cpc	r19, r29
    227a:	14 f5       	brge	.+68     	; 0x22c0 <check_daynight+0x1b2>
        {
            unsigned long kRuntime= millis() - dayTmrStarted;
    227c:	0e 94 83 13 	call	0x2706	; 0x2706 <millis>
            if ((kRuntime) > (daynight_morning_debounce)) 
    2280:	00 91 a3 03 	lds	r16, 0x03A3	; 0x8003a3 <dayTmrStarted>
    2284:	10 91 a4 03 	lds	r17, 0x03A4	; 0x8003a4 <dayTmrStarted+0x1>
    2288:	20 91 a5 03 	lds	r18, 0x03A5	; 0x8003a5 <dayTmrStarted+0x2>
    228c:	30 91 a6 03 	lds	r19, 0x03A6	; 0x8003a6 <dayTmrStarted+0x3>
    2290:	dc 01       	movw	r26, r24
    2292:	cb 01       	movw	r24, r22
    2294:	80 1b       	sub	r24, r16
    2296:	91 0b       	sbc	r25, r17
    2298:	a2 0b       	sbc	r26, r18
    229a:	b3 0b       	sbc	r27, r19
    229c:	00 91 9e 03 	lds	r16, 0x039E	; 0x80039e <daynight_morning_debounce>
    22a0:	10 91 9f 03 	lds	r17, 0x039F	; 0x80039f <daynight_morning_debounce+0x1>
    22a4:	20 91 a0 03 	lds	r18, 0x03A0	; 0x8003a0 <daynight_morning_debounce+0x2>
    22a8:	30 91 a1 03 	lds	r19, 0x03A1	; 0x8003a1 <daynight_morning_debounce+0x3>
    22ac:	08 17       	cp	r16, r24
    22ae:	19 07       	cpc	r17, r25
    22b0:	2a 07       	cpc	r18, r26
    22b2:	3b 07       	cpc	r19, r27
    22b4:	98 f4       	brcc	.+38     	; 0x22dc <check_daynight+0x1ce>
            {
                daynight_state = (daynight_state & 0xF0) + DAYNIGHT_DAYWORK_STATE;
    22b6:	80 91 a2 03 	lds	r24, 0x03A2	; 0x8003a2 <daynight_state>
    22ba:	80 7f       	andi	r24, 0xF0	; 240
    22bc:	8a 5f       	subi	r24, 0xFA	; 250
    22be:	0c c0       	rjmp	.+24     	; 0x22d8 <check_daynight+0x1ca>
            }
        }
        else 
        {
            daynight_state = (daynight_state & 0xF0) + DAYNIGHT_NIGHT_STATE;
    22c0:	80 7f       	andi	r24, 0xF0	; 240
    22c2:	8c 5f       	subi	r24, 0xFC	; 252
    22c4:	09 c0       	rjmp	.+18     	; 0x22d8 <check_daynight+0x1ca>
        }
        return;
    }

    if(low_nibble_daynight_state == DAYNIGHT_DAYWORK_STATE) 
    22c6:	96 30       	cpi	r25, 0x06	; 6
    22c8:	19 f4       	brne	.+6      	; 0x22d0 <check_daynight+0x1c2>
    { 
        //do the day work callback, e.g. load irrigation settings at the start of a day
        daynight_state = (daynight_state & 0xBF) + 0x40; //clear bit 6 so I can set it and keep the other bits
        daynight_state = (daynight_state & 0xF0) + DAYNIGHT_DAY_STATE;
    22ca:	80 7b       	andi	r24, 0xB0	; 176
    22cc:	81 64       	ori	r24, 0x41	; 65
    22ce:	04 c0       	rjmp	.+8      	; 0x22d8 <check_daynight+0x1ca>
        return;
    }

    //index out of bounds? 
    if(low_nibble_daynight_state > DAYNIGHT_FAIL_STATE) 
    22d0:	97 30       	cpi	r25, 0x07	; 7
    22d2:	21 f0       	breq	.+8      	; 0x22dc <check_daynight+0x1ce>
    { 
        daynight_state = (daynight_state & 0xF0) + DAYNIGHT_FAIL_STATE;
    22d4:	80 7f       	andi	r24, 0xF0	; 240
    22d6:	89 5f       	subi	r24, 0xF9	; 249
    22d8:	80 93 a2 03 	sts	0x03A2, r24	; 0x8003a2 <daynight_state>
        return;
    }
    return;
    22dc:	df 91       	pop	r29
    22de:	cf 91       	pop	r28
    22e0:	1f 91       	pop	r17
    22e2:	0f 91       	pop	r16
    22e4:	08 95       	ret

000022e6 <__vector_18>:
}

#if defined(AT90_UART) || defined(ATMEGA_USART) || defined(ATMEGA_USART0) 

ISR(UART0_RECEIVE_INTERRUPT)
{
    22e6:	1f 92       	push	r1
    22e8:	0f 92       	push	r0
    22ea:	0f b6       	in	r0, 0x3f	; 63
    22ec:	0f 92       	push	r0
    22ee:	11 24       	eor	r1, r1
    22f0:	2f 93       	push	r18
    22f2:	3f 93       	push	r19
    22f4:	4f 93       	push	r20
    22f6:	5f 93       	push	r21
    22f8:	8f 93       	push	r24
    22fa:	9f 93       	push	r25
    22fc:	ef 93       	push	r30
    22fe:	ff 93       	push	r31
    uint8_t data;
    uint8_t usr;
    uint8_t lastRxError;
 
    /* read UART status register and UART data register */ 
    usr  = UART0_STATUS;
    2300:	20 91 c0 00 	lds	r18, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
    data = UART0_DATA;
    2304:	30 91 c6 00 	lds	r19, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
#if defined( AT90_UART )
    lastRxError = (usr & ((1<<FE)|(1<<DOR)) );
#elif defined( ATMEGA_USART )
    lastRxError = (usr & ((1<<FE)|(1<<DOR)) );
#elif defined( ATMEGA_USART0 )
    lastRxError = (usr & ((1<<FE0)|(1<<DOR0)) );
    2308:	28 71       	andi	r18, 0x18	; 24
#elif defined ( ATMEGA_UART )
    lastRxError = (usr & ((1<<FE)|(1<<DOR)) );
#endif
        
    /* calculate buffer index */ 
    tmphead = ( UART0_RxHead + 1) & UART_RX0_BUFFER_MASK;
    230a:	80 91 a2 01 	lds	r24, 0x01A2	; 0x8001a2 <UART0_RxHead>
    230e:	90 e0       	ldi	r25, 0x00	; 0
    2310:	01 96       	adiw	r24, 0x01	; 1
    2312:	8f 71       	andi	r24, 0x1F	; 31
    2314:	99 27       	eor	r25, r25
    
    if ( tmphead == UART0_RxTail ) {
    2316:	40 91 a1 01 	lds	r20, 0x01A1	; 0x8001a1 <UART0_RxTail>
    231a:	50 e0       	ldi	r21, 0x00	; 0
    231c:	84 17       	cp	r24, r20
    231e:	95 07       	cpc	r25, r21
    2320:	39 f0       	breq	.+14     	; 0x2330 <__vector_18+0x4a>
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    } else {
        /* store new index */
        UART0_RxHead = tmphead;
    2322:	80 93 a2 01 	sts	0x01A2, r24	; 0x8001a2 <UART0_RxHead>
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
    2326:	fc 01       	movw	r30, r24
    2328:	eb 55       	subi	r30, 0x5B	; 91
    232a:	fe 4f       	sbci	r31, 0xFE	; 254
    232c:	30 83       	st	Z, r19
    232e:	01 c0       	rjmp	.+2      	; 0x2332 <__vector_18+0x4c>
    /* calculate buffer index */ 
    tmphead = ( UART0_RxHead + 1) & UART_RX0_BUFFER_MASK;
    
    if ( tmphead == UART0_RxTail ) {
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    2330:	22 e0       	ldi	r18, 0x02	; 2
        /* store new index */
        UART0_RxHead = tmphead;
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
    }
    UART0_LastRxError = lastRxError;   
    2332:	20 93 a0 01 	sts	0x01A0, r18	; 0x8001a0 <UART0_LastRxError>
}
    2336:	ff 91       	pop	r31
    2338:	ef 91       	pop	r30
    233a:	9f 91       	pop	r25
    233c:	8f 91       	pop	r24
    233e:	5f 91       	pop	r21
    2340:	4f 91       	pop	r20
    2342:	3f 91       	pop	r19
    2344:	2f 91       	pop	r18
    2346:	0f 90       	pop	r0
    2348:	0f be       	out	0x3f, r0	; 63
    234a:	0f 90       	pop	r0
    234c:	1f 90       	pop	r1
    234e:	18 95       	reti

00002350 <__vector_19>:


ISR(UART0_TRANSMIT_INTERRUPT)
{
    2350:	1f 92       	push	r1
    2352:	0f 92       	push	r0
    2354:	0f b6       	in	r0, 0x3f	; 63
    2356:	0f 92       	push	r0
    2358:	11 24       	eor	r1, r1
    235a:	8f 93       	push	r24
    235c:	9f 93       	push	r25
    235e:	ef 93       	push	r30
    2360:	ff 93       	push	r31
    uint16_t tmptail;

    if ( UART0_TxHead != UART0_TxTail) {
    2362:	90 91 a4 01 	lds	r25, 0x01A4	; 0x8001a4 <UART0_TxHead>
    2366:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <UART0_TxTail>
    236a:	98 17       	cp	r25, r24
    236c:	79 f0       	breq	.+30     	; 0x238c <__vector_19+0x3c>
        /* calculate and store new buffer index */
        tmptail = (UART0_TxTail + 1) & UART_TX0_BUFFER_MASK;
    236e:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <UART0_TxTail>
    2372:	90 e0       	ldi	r25, 0x00	; 0
    2374:	01 96       	adiw	r24, 0x01	; 1
    2376:	8f 71       	andi	r24, 0x1F	; 31
    2378:	99 27       	eor	r25, r25
        UART0_TxTail = tmptail;
    237a:	80 93 a3 01 	sts	0x01A3, r24	; 0x8001a3 <UART0_TxTail>
        /* get one byte from buffer and write it to UART */
        UART0_DATA = UART_TxBuf[tmptail];  /* start transmission */
    237e:	fc 01       	movw	r30, r24
    2380:	eb 53       	subi	r30, 0x3B	; 59
    2382:	fe 4f       	sbci	r31, 0xFE	; 254
    2384:	80 81       	ld	r24, Z
    2386:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
    238a:	05 c0       	rjmp	.+10     	; 0x2396 <__vector_19+0x46>
    } else {
        /* tx buffer empty, disable UDRE interrupt */
        UART0_CONTROL &= ~(1<<UART0_UDRIE);
    238c:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    2390:	8f 7d       	andi	r24, 0xDF	; 223
    2392:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    }
}
    2396:	ff 91       	pop	r31
    2398:	ef 91       	pop	r30
    239a:	9f 91       	pop	r25
    239c:	8f 91       	pop	r24
    239e:	0f 90       	pop	r0
    23a0:	0f be       	out	0x3f, r0	; 63
    23a2:	0f 90       	pop	r0
    23a4:	1f 90       	pop	r1
    23a6:	18 95       	reti

000023a8 <uart0_init>:
          UART0_CONTROL = _BV(RXEN0) | _BV(TXEN0); // enable TX and RX glitch free
          UCSR0C = (1<<UCSZ00) | (1<<UCSZ01); // control frame format
          UBRR0L = (uint8_t)( (F_CPU + BAUD * 4L) / (BAUD * 8L) - 1 );
    */
    
    UART0_TxHead = 0;
    23a8:	10 92 a4 01 	sts	0x01A4, r1	; 0x8001a4 <UART0_TxHead>
    UART0_TxTail = 0;
    23ac:	10 92 a3 01 	sts	0x01A3, r1	; 0x8001a3 <UART0_TxTail>
    UART0_RxHead = 0;
    23b0:	10 92 a2 01 	sts	0x01A2, r1	; 0x8001a2 <UART0_RxHead>
    UART0_RxTail = 0;
    23b4:	10 92 a1 01 	sts	0x01A1, r1	; 0x8001a1 <UART0_RxTail>
    if ( baudrate & 0x8000 ) {
        UART0_STATUS = (1<<U2X);  //Enable 2x speed
        baudrate &= ~0x8000;
    }
#elif defined ( ATMEGA_USART0 )
    if ( baudrate & 0x8000 ) {
    23b8:	97 ff       	sbrs	r25, 7
    23ba:	04 c0       	rjmp	.+8      	; 0x23c4 <uart0_init+0x1c>
        UART0_STATUS = (1<<U2X0);  //Enable 2x speed
    23bc:	22 e0       	ldi	r18, 0x02	; 2
    23be:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
        baudrate &= ~0x8000;
    23c2:	9f 77       	andi	r25, 0x7F	; 127
    UBRRH = (uint8_t)(baudrate>>8);
    UBRRL = (uint8_t) baudrate;

#elif defined ( ATMEGA_USART0 )
    /* Enable USART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = (1<<RXCIE0)|(1<<RXEN0)|(1<<TXEN0);
    23c4:	28 e9       	ldi	r18, 0x98	; 152
    23c6:	20 93 c1 00 	sts	0x00C1, r18	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>

    /* Set frame format: asynchronous, 8data, no parity, 1stop bit */
#ifdef URSEL0
    UCSR0C = (1<<URSEL0)|(3<<UCSZ00);
#else
    UCSR0C = (3<<UCSZ00);
    23ca:	26 e0       	ldi	r18, 0x06	; 6
    23cc:	20 93 c2 00 	sts	0x00C2, r18	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
#endif /* defined( ATMEGA_USART0 ) */

    /* Set ATMEGA_USART0 baud rate */
    UBRR0H = (uint8_t)(baudrate>>8);
    23d0:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
    UBRR0L = (uint8_t) baudrate;
    23d4:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
    23d8:	08 95       	ret

000023da <uart0_getc>:
uint16_t uart0_getc(void)
{
    uint16_t tmptail;
    uint8_t data;

    if ( UART0_RxHead == UART0_RxTail ) {
    23da:	90 91 a2 01 	lds	r25, 0x01A2	; 0x8001a2 <UART0_RxHead>
    23de:	80 91 a1 01 	lds	r24, 0x01A1	; 0x8001a1 <UART0_RxTail>
    23e2:	98 17       	cp	r25, r24
    23e4:	a1 f0       	breq	.+40     	; 0x240e <uart0_getc+0x34>
        return UART_NO_DATA;   /* no data available */
    }

    /* calculate /store buffer index */
    tmptail = (UART0_RxTail + 1) & UART_RX0_BUFFER_MASK;
    23e6:	80 91 a1 01 	lds	r24, 0x01A1	; 0x8001a1 <UART0_RxTail>
    23ea:	90 e0       	ldi	r25, 0x00	; 0
    23ec:	01 96       	adiw	r24, 0x01	; 1
    23ee:	8f 71       	andi	r24, 0x1F	; 31
    23f0:	99 27       	eor	r25, r25
    UART0_RxTail = tmptail;
    23f2:	80 93 a1 01 	sts	0x01A1, r24	; 0x8001a1 <UART0_RxTail>

    /* get data from receive buffer */
    data = UART_RxBuf[tmptail];
    23f6:	fc 01       	movw	r30, r24
    23f8:	eb 55       	subi	r30, 0x5B	; 91
    23fa:	fe 4f       	sbci	r31, 0xFE	; 254
    23fc:	20 81       	ld	r18, Z

    return (UART0_LastRxError << 8) + data;
    23fe:	80 91 a0 01 	lds	r24, 0x01A0	; 0x8001a0 <UART0_LastRxError>
    2402:	90 e0       	ldi	r25, 0x00	; 0
    2404:	98 2f       	mov	r25, r24
    2406:	88 27       	eor	r24, r24
    2408:	82 0f       	add	r24, r18
    240a:	91 1d       	adc	r25, r1
    240c:	08 95       	ret
{
    uint16_t tmptail;
    uint8_t data;

    if ( UART0_RxHead == UART0_RxTail ) {
        return UART_NO_DATA;   /* no data available */
    240e:	80 e0       	ldi	r24, 0x00	; 0
    2410:	91 e0       	ldi	r25, 0x01	; 1
    /* get data from receive buffer */
    data = UART_RxBuf[tmptail];

    return (UART0_LastRxError << 8) + data;

} /* uart0_getc */
    2412:	08 95       	ret

00002414 <uart0_putc>:

void uart0_putc(uint8_t data)
{
    uint16_t tmphead;

    tmphead  = (UART0_TxHead + 1) & UART_TX0_BUFFER_MASK;
    2414:	20 91 a4 01 	lds	r18, 0x01A4	; 0x8001a4 <UART0_TxHead>
    2418:	30 e0       	ldi	r19, 0x00	; 0
    241a:	2f 5f       	subi	r18, 0xFF	; 255
    241c:	3f 4f       	sbci	r19, 0xFF	; 255
    241e:	2f 71       	andi	r18, 0x1F	; 31
    2420:	33 27       	eor	r19, r19

    while ( tmphead == UART0_TxTail ) {
    2422:	40 91 a3 01 	lds	r20, 0x01A3	; 0x8001a3 <UART0_TxTail>
    2426:	50 e0       	ldi	r21, 0x00	; 0
    2428:	24 17       	cp	r18, r20
    242a:	35 07       	cpc	r19, r21
    242c:	d1 f3       	breq	.-12     	; 0x2422 <uart0_putc+0xe>
        ;/* wait for free space in buffer */
    }

    UART_TxBuf[tmphead] = data;
    242e:	f9 01       	movw	r30, r18
    2430:	eb 53       	subi	r30, 0x3B	; 59
    2432:	fe 4f       	sbci	r31, 0xFE	; 254
    2434:	80 83       	st	Z, r24
    UART0_TxHead = tmphead;
    2436:	20 93 a4 01 	sts	0x01A4, r18	; 0x8001a4 <UART0_TxHead>

    /* enable UDRE interrupt */
    UART0_CONTROL    |= (1<<UART0_UDRIE);
    243a:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    243e:	80 62       	ori	r24, 0x20	; 32
    2440:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    2444:	08 95       	ret

00002446 <uartstream0_putchar>:
	return &uartstream0_f;
}	

static int uartstream0_putchar(char c, FILE *stream)
{
	uart0_putc((uint8_t) c);
    2446:	0e 94 0a 12 	call	0x2414	; 0x2414 <uart0_putc>
	return 0;
}
    244a:	80 e0       	ldi	r24, 0x00	; 0
    244c:	90 e0       	ldi	r25, 0x00	; 0
    244e:	08 95       	ret

00002450 <uart0_available>:
} /* uart0_flush */

/* number of bytes available in the receive buffer */
uint16_t uart0_available(void)
{
    return (UART_RX0_BUFFER_SIZE + UART0_RxHead - UART0_RxTail) & UART_RX0_BUFFER_MASK;
    2450:	80 91 a2 01 	lds	r24, 0x01A2	; 0x8001a2 <UART0_RxHead>
    2454:	20 91 a1 01 	lds	r18, 0x01A1	; 0x8001a1 <UART0_RxTail>
    2458:	90 e0       	ldi	r25, 0x00	; 0
    245a:	80 96       	adiw	r24, 0x20	; 32
    245c:	82 1b       	sub	r24, r18
    245e:	91 09       	sbc	r25, r1
} /* uart0_available */
    2460:	8f 71       	andi	r24, 0x1F	; 31
    2462:	99 27       	eor	r25, r25
    2464:	08 95       	ret

00002466 <uartstream0_getchar>:
}

static int uartstream0_getchar(FILE *stream)
{
	uint16_t res;
	while( !(uart0_available()) );  // wait for input
    2466:	0e 94 28 12 	call	0x2450	; 0x2450 <uart0_available>
    246a:	89 2b       	or	r24, r25
    246c:	e1 f3       	breq	.-8      	; 0x2466 <uartstream0_getchar>
    res = uart0_getc();
    246e:	0e 94 ed 11 	call	0x23da	; 0x23da <uart0_getc>
    if(res == '\r') res = '\n';
    2472:	8d 30       	cpi	r24, 0x0D	; 13
    2474:	91 05       	cpc	r25, r1
    2476:	11 f4       	brne	.+4      	; 0x247c <uartstream0_getchar+0x16>
    2478:	8a e0       	ldi	r24, 0x0A	; 10
    247a:	90 e0       	ldi	r25, 0x00	; 0
	return (int) (res & 0xFF);
}
    247c:	99 27       	eor	r25, r25
    247e:	08 95       	ret

00002480 <uartstream0_init>:
// Stream declaration for stdio
static FILE uartstream0_f = FDEV_SETUP_STREAM(uartstream0_putchar, uartstream0_getchar, _FDEV_SETUP_RW);

/* Initialize the file handle, return the file handle  */
FILE *uartstream0_init(uint32_t baudrate)
{
    2480:	0f 93       	push	r16
    2482:	1f 93       	push	r17
    2484:	8b 01       	movw	r16, r22
    2486:	9c 01       	movw	r18, r24
	uart0_init(UART_BAUD_SELECT(baudrate, F_CPU));
    2488:	dc 01       	movw	r26, r24
    248a:	cb 01       	movw	r24, r22
    248c:	80 5a       	subi	r24, 0xA0	; 160
    248e:	9c 41       	sbci	r25, 0x1C	; 28
    2490:	a9 4e       	sbci	r26, 0xE9	; 233
    2492:	bf 4f       	sbci	r27, 0xFF	; 255
    2494:	bc 01       	movw	r22, r24
    2496:	cd 01       	movw	r24, r26
    2498:	43 e0       	ldi	r20, 0x03	; 3
    249a:	66 0f       	add	r22, r22
    249c:	77 1f       	adc	r23, r23
    249e:	88 1f       	adc	r24, r24
    24a0:	99 1f       	adc	r25, r25
    24a2:	4a 95       	dec	r20
    24a4:	d1 f7       	brne	.-12     	; 0x249a <uartstream0_init+0x1a>
    24a6:	a9 01       	movw	r20, r18
    24a8:	98 01       	movw	r18, r16
    24aa:	e4 e0       	ldi	r30, 0x04	; 4
    24ac:	22 0f       	add	r18, r18
    24ae:	33 1f       	adc	r19, r19
    24b0:	44 1f       	adc	r20, r20
    24b2:	55 1f       	adc	r21, r21
    24b4:	ea 95       	dec	r30
    24b6:	d1 f7       	brne	.-12     	; 0x24ac <uartstream0_init+0x2c>
    24b8:	0e 94 0a 17 	call	0x2e14	; 0x2e14 <__udivmodsi4>
    24bc:	c9 01       	movw	r24, r18
    24be:	01 97       	sbiw	r24, 0x01	; 1
    24c0:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <uart0_init>
	return &uartstream0_f;
}	
    24c4:	80 e0       	ldi	r24, 0x00	; 0
    24c6:	91 e0       	ldi	r25, 0x01	; 1
    24c8:	1f 91       	pop	r17
    24ca:	0f 91       	pop	r16
    24cc:	08 95       	ret

000024ce <__vector_21>:
volatile uint8_t analog_reference;

static uint8_t free_running;

// Interrupt service routine for enable_ADC_auto_conversion
ISR(ADC_vect){
    24ce:	1f 92       	push	r1
    24d0:	0f 92       	push	r0
    24d2:	0f b6       	in	r0, 0x3f	; 63
    24d4:	0f 92       	push	r0
    24d6:	11 24       	eor	r1, r1
    24d8:	2f 93       	push	r18
    24da:	8f 93       	push	r24
    24dc:	9f 93       	push	r25
    24de:	ef 93       	push	r30
    24e0:	ff 93       	push	r31
    // ADCL contain lower 8 bits, ADCH upper (two bits)
    // Must read ADCL first (news ADC is now defined for this)
    adc[adc_channel] = ADC;
    24e2:	e0 91 a7 03 	lds	r30, 0x03A7	; 0x8003a7 <adc_channel>
    24e6:	f0 e0       	ldi	r31, 0x00	; 0
    24e8:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
    24ec:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    24f0:	ee 0f       	add	r30, r30
    24f2:	ff 1f       	adc	r31, r31
    24f4:	e7 55       	subi	r30, 0x57	; 87
    24f6:	fc 4f       	sbci	r31, 0xFC	; 252
    24f8:	91 83       	std	Z+1, r25	; 0x01
    24fa:	80 83       	st	Z, r24
    //adc[adc_channel] = ADCL | (ADCH << 8);
    
    ++adc_channel;
    24fc:	80 91 a7 03 	lds	r24, 0x03A7	; 0x8003a7 <adc_channel>
    2500:	8f 5f       	subi	r24, 0xFF	; 255
    2502:	80 93 a7 03 	sts	0x03A7, r24	; 0x8003a7 <adc_channel>
    
    // ch 0 is ALT_I, always read
    // ch 1 is ALT_V, only read when ALT_EN is low (e.g., at rest/not charging)
    if ( (adc_channel == 1) && digitalRead(ALT_EN) )
    2506:	80 91 a7 03 	lds	r24, 0x03A7	; 0x8003a7 <adc_channel>
    250a:	81 30       	cpi	r24, 0x01	; 1
    250c:	29 f4       	brne	.+10     	; 0x2518 <__vector_21+0x4a>
    250e:	1b 9b       	sbis	0x03, 3	; 3
    2510:	03 c0       	rjmp	.+6      	; 0x2518 <__vector_21+0x4a>
    {
        adc_channel = 6; // skip channel 1
    2512:	86 e0       	ldi	r24, 0x06	; 6
    2514:	80 93 a7 03 	sts	0x03A7, r24	; 0x8003a7 <adc_channel>
    }
    // skip channels 3..5
    if (adc_channel == 2)
    2518:	80 91 a7 03 	lds	r24, 0x03A7	; 0x8003a7 <adc_channel>
    251c:	82 30       	cpi	r24, 0x02	; 2
    251e:	19 f4       	brne	.+6      	; 0x2526 <__vector_21+0x58>
    {
        adc_channel = 6;
    2520:	86 e0       	ldi	r24, 0x06	; 6
    2522:	80 93 a7 03 	sts	0x03A7, r24	; 0x8003a7 <adc_channel>
    }
    // ch 6 is PWR_I, always read
    // ch 7 is PWR_V, only read when ALT_EN is low (e.g., at rest/not charging)
    if ( (adc_channel == 7) && digitalRead(ALT_EN) )
    2526:	80 91 a7 03 	lds	r24, 0x03A7	; 0x8003a7 <adc_channel>
    252a:	87 30       	cpi	r24, 0x07	; 7
    252c:	29 f4       	brne	.+10     	; 0x2538 <__vector_21+0x6a>
    252e:	1b 9b       	sbis	0x03, 3	; 3
    2530:	03 c0       	rjmp	.+6      	; 0x2538 <__vector_21+0x6a>
    {
        adc_channel = 8; // skip channel 7
    2532:	88 e0       	ldi	r24, 0x08	; 8
    2534:	80 93 a7 03 	sts	0x03A7, r24	; 0x8003a7 <adc_channel>
    }

    if (adc_channel >= ADC_CHANNELS) 
    2538:	80 91 a7 03 	lds	r24, 0x03A7	; 0x8003a7 <adc_channel>
    253c:	88 30       	cpi	r24, 0x08	; 8
    253e:	b0 f4       	brcc	.+44     	; 0x256c <__vector_21+0x9e>

    }

#if defined(ADMUX)
    // clear the mux to select the next channel to do conversion without changing the reference
    ADMUX &= ~(1<<MUX3) & ~(1<<MUX2) & ~(1<<MUX1) & ~(1<<MUX0);
    2540:	80 91 7c 00 	lds	r24, 0x007C	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
    2544:	80 7f       	andi	r24, 0xF0	; 240
    2546:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
        
    // use a stack register to reset the referance, most likly it is not changed and fliping the hardware bit would mess up the reading.
    ADMUX = ( (ADMUX & ~(ADREFSMASK) & ~(1<<ADLAR) ) | analog_reference ) + adc_channel;
    254a:	80 91 7c 00 	lds	r24, 0x007C	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
    254e:	20 91 a8 03 	lds	r18, 0x03A8	; 0x8003a8 <analog_reference>
    2552:	90 91 a7 03 	lds	r25, 0x03A7	; 0x8003a7 <adc_channel>
    2556:	8f 71       	andi	r24, 0x1F	; 31
    2558:	82 2b       	or	r24, r18
    255a:	89 0f       	add	r24, r25
    255c:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
#else
#   error missing ADMUX register which is used to sellect the reference and channel
#endif

    // set ADSC in ADCSRA, ADC Start Conversion
    ADCSRA |= (1<<ADSC);
    2560:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
    2564:	80 64       	ori	r24, 0x40	; 64
    2566:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
    256a:	0c c0       	rjmp	.+24     	; 0x2584 <__vector_21+0xb6>
        adc_channel = 8; // skip channel 7
    }

    if (adc_channel >= ADC_CHANNELS) 
    {
        adc_channel = 0;
    256c:	10 92 a7 03 	sts	0x03A7, r1	; 0x8003a7 <adc_channel>
        adc[ADC_CHANNELS] = 0x7FFF; // mark to notify that ADC burst is done
    2570:	8f ef       	ldi	r24, 0xFF	; 255
    2572:	9f e7       	ldi	r25, 0x7F	; 127
    2574:	90 93 ba 03 	sts	0x03BA, r25	; 0x8003ba <adc+0x11>
    2578:	80 93 b9 03 	sts	0x03B9, r24	; 0x8003b9 <adc+0x10>
        if (!free_running)
    257c:	80 91 e5 01 	lds	r24, 0x01E5	; 0x8001e5 <free_running>
    2580:	81 11       	cpse	r24, r1
    2582:	de cf       	rjmp	.-68     	; 0x2540 <__vector_21+0x72>
#   error missing ADMUX register which is used to sellect the reference and channel
#endif

    // set ADSC in ADCSRA, ADC Start Conversion
    ADCSRA |= (1<<ADSC);
}
    2584:	ff 91       	pop	r31
    2586:	ef 91       	pop	r30
    2588:	9f 91       	pop	r25
    258a:	8f 91       	pop	r24
    258c:	2f 91       	pop	r18
    258e:	0f 90       	pop	r0
    2590:	0f be       	out	0x3f, r0	; 63
    2592:	0f 90       	pop	r0
    2594:	1f 90       	pop	r1
    2596:	18 95       	reti

00002598 <init_ADC_single_conversion>:
void init_ADC_single_conversion(uint8_t reference)
{
    // The user must select the reference they want to initialization the ADC with, 
    // it should not be automagic. Smoke will get let out if AREF is connected to
    // another source while AVCC is selected. AREF should not be run to a pin.
    analog_reference = reference;
    2598:	80 93 a8 03 	sts	0x03A8, r24	; 0x8003a8 <analog_reference>
    free_running = 0;
    259c:	10 92 e5 01 	sts	0x01E5, r1	; 0x8001e5 <free_running>

#if defined(ADMUX)
    // clear the channel select MUX
    uint8_t local_ADMUX = ADMUX & ~(1<<MUX3) & ~(1<<MUX2) & ~(1<<MUX1) & ~(1<<MUX0);
    25a0:	ec e7       	ldi	r30, 0x7C	; 124
    25a2:	f0 e0       	ldi	r31, 0x00	; 0
    25a4:	90 81       	ld	r25, Z

    // clear the reference bits REFS0, REFS1[,REFS2]
    local_ADMUX = (local_ADMUX & ~(ADREFSMASK));
    
    // select the reference so it has time to stabalize.
    ADMUX = local_ADMUX | reference ;
    25a6:	90 73       	andi	r25, 0x30	; 48
    25a8:	89 2b       	or	r24, r25
    25aa:	80 83       	st	Z, r24
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		ADCSRA |= (1<<ADPS2);
		ADCSRA |= (1<<ADPS1);
		ADCSRA |= (1<<ADPS0);
	#elif F_CPU >= 8000000 // 8 MHz / 64 = 125 KHz
		ADCSRA |= (1<<ADPS2);
    25ac:	ea e7       	ldi	r30, 0x7A	; 122
    25ae:	f0 e0       	ldi	r31, 0x00	; 0
    25b0:	80 81       	ld	r24, Z
    25b2:	84 60       	ori	r24, 0x04	; 4
    25b4:	80 83       	st	Z, r24
		ADCSRA |= (1<<ADPS1);
    25b6:	80 81       	ld	r24, Z
    25b8:	82 60       	ori	r24, 0x02	; 2
    25ba:	80 83       	st	Z, r24
		ADCSRA &= ~(1<<ADPS0);
    25bc:	80 81       	ld	r24, Z
    25be:	8e 7f       	andi	r24, 0xFE	; 254
    25c0:	80 83       	st	Z, r24
		ADCSRA &= ~(1<<ADPS2);
		ADCSRA &= ~(1<<ADPS1);
        ADCSRA |= (1<<ADPS0);
	#endif
	// enable a2d conversions
	ADCSRA |= (1<<ADEN);
    25c2:	80 81       	ld	r24, Z
    25c4:	80 68       	ori	r24, 0x80	; 128
    25c6:	80 83       	st	Z, r24
#else
#   error missing ADCSRA register which is used to set the prescaler range
#endif
    ADC_auto_conversion = 0;
    25c8:	10 92 bb 03 	sts	0x03BB, r1	; 0x8003bb <ADC_auto_conversion>
    25cc:	08 95       	ret

000025ce <enable_ADC_auto_conversion>:

/* This changes the ADC to Auto Trigger mode. It will take readings on each 
    channel and hold them in an array. The array value is accessed by reading from adc[]  */
void enable_ADC_auto_conversion(uint8_t free_run)
{
    adc_channel = 0;
    25ce:	10 92 a7 03 	sts	0x03A7, r1	; 0x8003a7 <adc_channel>
    adc[ADC_CHANNELS] = 0x00;
    25d2:	10 92 ba 03 	sts	0x03BA, r1	; 0x8003ba <adc+0x11>
    25d6:	10 92 b9 03 	sts	0x03B9, r1	; 0x8003b9 <adc+0x10>
    free_running = free_run;
    25da:	80 93 e5 01 	sts	0x01E5, r24	; 0x8001e5 <free_running>
    //      EXTERNAL_AREF 0
    //      EXTERNAL_AVCC (1<<REFS0)
    //      INTERNAL_1V1 (1<<REFS1) | (1<<REFS0)
#if defined(ADMUX)
    // clear the channel select MUX
    uint8_t local_ADMUX = ADMUX & ~(1<<MUX3) & ~(1<<MUX2) & ~(1<<MUX1) & ~(1<<MUX0);
    25de:	ec e7       	ldi	r30, 0x7C	; 124
    25e0:	f0 e0       	ldi	r31, 0x00	; 0
    25e2:	80 81       	ld	r24, Z

    // clear the reference bits REFS0, REFS1[,REFS2]
    local_ADMUX = (local_ADMUX & ~(ADREFSMASK));
    
    // select the reference so it has time to stabalize.
    ADMUX = local_ADMUX | analog_reference ;
    25e4:	90 91 a8 03 	lds	r25, 0x03A8	; 0x8003a8 <analog_reference>
    25e8:	80 73       	andi	r24, 0x30	; 48
    25ea:	89 2b       	or	r24, r25
    25ec:	80 83       	st	Z, r24
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		ADCSRA |= (1<<ADPS2);
		ADCSRA |= (1<<ADPS1);
		ADCSRA |= (1<<ADPS0);
	#elif F_CPU >= 8000000 // 8 MHz / 64 = 125 KHz
		ADCSRA |= (1<<ADPS2);
    25ee:	ea e7       	ldi	r30, 0x7A	; 122
    25f0:	f0 e0       	ldi	r31, 0x00	; 0
    25f2:	80 81       	ld	r24, Z
    25f4:	84 60       	ori	r24, 0x04	; 4
    25f6:	80 83       	st	Z, r24
		ADCSRA |= (1<<ADPS1);
    25f8:	80 81       	ld	r24, Z
    25fa:	82 60       	ori	r24, 0x02	; 2
    25fc:	80 83       	st	Z, r24
		ADCSRA &= ~(1<<ADPS0);
    25fe:	80 81       	ld	r24, Z
    2600:	8e 7f       	andi	r24, 0xFE	; 254
    2602:	80 83       	st	Z, r24
		ADCSRA &= ~(1<<ADPS1);
        ADCSRA |= (1<<ADPS0);
	#endif
    
	// Power up the ADC and set it for a single conversion with interrupts enabled
    ADCSRA = ( (ADCSRA | (1<<ADEN) ) & ~(1<<ADATE) ) | (1 << ADIE);
    2604:	80 81       	ld	r24, Z
    2606:	87 75       	andi	r24, 0x57	; 87
    2608:	88 68       	ori	r24, 0x88	; 136
    260a:	80 83       	st	Z, r24

    // Start an ADC Conversion 
    ADCSRA |= (1<<ADSC);
    260c:	80 81       	ld	r24, Z
    260e:	80 64       	ori	r24, 0x40	; 64
    2610:	80 83       	st	Z, r24
#else
#   error missing ADCSRA register which has ADSC bit that is used to start a conversion
#endif
    ADC_auto_conversion =1;
    2612:	81 e0       	ldi	r24, 0x01	; 1
    2614:	80 93 bb 03 	sts	0x03BB, r24	; 0x8003bb <ADC_auto_conversion>
    2618:	08 95       	ret

0000261a <analogRead>:


// Use the ADC channel number only (not the pin number)
int analogRead(uint8_t channel)
{
    if (ADC_auto_conversion)
    261a:	90 91 bb 03 	lds	r25, 0x03BB	; 0x8003bb <ADC_auto_conversion>
    261e:	99 23       	and	r25, r25
    2620:	61 f0       	breq	.+24     	; 0x263a <analogRead+0x20>
    {
        ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    2622:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    2624:	f8 94       	cli
        {
            // this moves two byes one at a time, so the ISR could change it durring the move
            return adc[channel];
    2626:	e8 2f       	mov	r30, r24
    2628:	f0 e0       	ldi	r31, 0x00	; 0
    262a:	ee 0f       	add	r30, r30
    262c:	ff 1f       	adc	r31, r31
    262e:	e7 55       	subi	r30, 0x57	; 87
    2630:	fc 4f       	sbci	r31, 0xFC	; 252
    2632:	80 81       	ld	r24, Z
    2634:	91 81       	ldd	r25, Z+1	; 0x01
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    2636:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
    2638:	08 95       	ret
        ADCSRB = (ADCSRB & ~(1 << MUX5)) | (((channel >> 3) & 0x01) << MUX5);
#endif
      
#if defined(ADMUX)
        // clear the channel select MUX, ADLAR is not changed (0 is the default).
        uint8_t local_ADMUX = ADMUX & ~(1<<MUX3) & ~(1<<MUX2) & ~(1<<MUX1) & ~(1<<MUX0);
    263a:	20 91 7c 00 	lds	r18, 0x007C	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>

        // clear the reference bits REFS0, REFS1[,REFS2]
        local_ADMUX = (local_ADMUX & ~(ADREFSMASK));
    263e:	20 73       	andi	r18, 0x30	; 48
        
        // select the reference
        local_ADMUX = local_ADMUX | analog_reference ;
    2640:	90 91 a8 03 	lds	r25, 0x03A8	; 0x8003a8 <analog_reference>
    
        // select the channel (note MUX4 has some things for advanced users).
        ADMUX = local_ADMUX | (channel & 0x07) ;
    2644:	e8 2f       	mov	r30, r24
    2646:	e7 70       	andi	r30, 0x07	; 7
    2648:	82 2f       	mov	r24, r18
    264a:	89 2b       	or	r24, r25
    264c:	e8 2b       	or	r30, r24
    264e:	e0 93 7c 00 	sts	0x007C, r30	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
#   error missing ADMUX register which is used to sellect the reference and channel
#endif

#if defined(ADCSRA) && defined(ADCL)
        // start the conversion
        ADCSRA |= (1 <<ADSC);
    2652:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
    2656:	80 64       	ori	r24, 0x40	; 64
    2658:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>

        // ADSC is cleared when the conversion finishes
        while (ADCSRA & (1 <<ADSC));    
    265c:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
    2660:	86 fd       	sbrc	r24, 6
    2662:	fc cf       	rjmp	.-8      	; 0x265c <analogRead+0x42>

        // we have to read ADCL first; doing so locks both ADCL
        // and ADCH until ADCH is read. 
        low  = ADCL;
    2664:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
        high = ADCH;
    2668:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
#else
#   error missing ADCSRA register which has ADSC bit that is used to start a conversion
#endif

        // combine the two bytes
        return (high << 8) | low;
    266c:	90 e0       	ldi	r25, 0x00	; 0
    266e:	92 2b       	or	r25, r18
    }
    // this should never run.
    return -1;
}
    2670:	08 95       	ret

00002672 <__vector_16>:
#if defined(__AVR_ATtiny24__) || defined(__AVR_ATtiny44__) || defined(__AVR_ATtiny84__)
ISR(TIM0_OVF_vect)
#else
ISR(TIMER0_OVF_vect)
#endif
{
    2672:	1f 92       	push	r1
    2674:	0f 92       	push	r0
    2676:	0f b6       	in	r0, 0x3f	; 63
    2678:	0f 92       	push	r0
    267a:	11 24       	eor	r1, r1
    267c:	2f 93       	push	r18
    267e:	3f 93       	push	r19
    2680:	8f 93       	push	r24
    2682:	9f 93       	push	r25
    2684:	af 93       	push	r26
    2686:	bf 93       	push	r27
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
    2688:	80 91 e7 01 	lds	r24, 0x01E7	; 0x8001e7 <timer0_millis>
    268c:	90 91 e8 01 	lds	r25, 0x01E8	; 0x8001e8 <timer0_millis+0x1>
    2690:	a0 91 e9 01 	lds	r26, 0x01E9	; 0x8001e9 <timer0_millis+0x2>
    2694:	b0 91 ea 01 	lds	r27, 0x01EA	; 0x8001ea <timer0_millis+0x3>
	unsigned char f = timer0_fract;
    2698:	30 91 e6 01 	lds	r19, 0x01E6	; 0x8001e6 <timer0_fract>

	m += MILLIS_INC;
	f += FRACT_INC;
    269c:	2d e2       	ldi	r18, 0x2D	; 45
    269e:	23 0f       	add	r18, r19
	if (f >= FRACT_MAX) {
    26a0:	2d 37       	cpi	r18, 0x7D	; 125
    26a2:	20 f4       	brcc	.+8      	; 0x26ac <__vector_16+0x3a>
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
	unsigned char f = timer0_fract;

	m += MILLIS_INC;
    26a4:	01 96       	adiw	r24, 0x01	; 1
    26a6:	a1 1d       	adc	r26, r1
    26a8:	b1 1d       	adc	r27, r1
    26aa:	05 c0       	rjmp	.+10     	; 0x26b6 <__vector_16+0x44>
	f += FRACT_INC;
	if (f >= FRACT_MAX) {
		f -= FRACT_MAX;
    26ac:	20 eb       	ldi	r18, 0xB0	; 176
    26ae:	23 0f       	add	r18, r19
		m += 1;
    26b0:	02 96       	adiw	r24, 0x02	; 2
    26b2:	a1 1d       	adc	r26, r1
    26b4:	b1 1d       	adc	r27, r1
	}

	timer0_fract = f;
    26b6:	20 93 e6 01 	sts	0x01E6, r18	; 0x8001e6 <timer0_fract>
	timer0_millis = m;
    26ba:	80 93 e7 01 	sts	0x01E7, r24	; 0x8001e7 <timer0_millis>
    26be:	90 93 e8 01 	sts	0x01E8, r25	; 0x8001e8 <timer0_millis+0x1>
    26c2:	a0 93 e9 01 	sts	0x01E9, r26	; 0x8001e9 <timer0_millis+0x2>
    26c6:	b0 93 ea 01 	sts	0x01EA, r27	; 0x8001ea <timer0_millis+0x3>
	timer0_overflow_count++;
    26ca:	80 91 eb 01 	lds	r24, 0x01EB	; 0x8001eb <timer0_overflow_count>
    26ce:	90 91 ec 01 	lds	r25, 0x01EC	; 0x8001ec <timer0_overflow_count+0x1>
    26d2:	a0 91 ed 01 	lds	r26, 0x01ED	; 0x8001ed <timer0_overflow_count+0x2>
    26d6:	b0 91 ee 01 	lds	r27, 0x01EE	; 0x8001ee <timer0_overflow_count+0x3>
    26da:	01 96       	adiw	r24, 0x01	; 1
    26dc:	a1 1d       	adc	r26, r1
    26de:	b1 1d       	adc	r27, r1
    26e0:	80 93 eb 01 	sts	0x01EB, r24	; 0x8001eb <timer0_overflow_count>
    26e4:	90 93 ec 01 	sts	0x01EC, r25	; 0x8001ec <timer0_overflow_count+0x1>
    26e8:	a0 93 ed 01 	sts	0x01ED, r26	; 0x8001ed <timer0_overflow_count+0x2>
    26ec:	b0 93 ee 01 	sts	0x01EE, r27	; 0x8001ee <timer0_overflow_count+0x3>
}
    26f0:	bf 91       	pop	r27
    26f2:	af 91       	pop	r26
    26f4:	9f 91       	pop	r25
    26f6:	8f 91       	pop	r24
    26f8:	3f 91       	pop	r19
    26fa:	2f 91       	pop	r18
    26fc:	0f 90       	pop	r0
    26fe:	0f be       	out	0x3f, r0	; 63
    2700:	0f 90       	pop	r0
    2702:	1f 90       	pop	r1
    2704:	18 95       	reti

00002706 <millis>:

unsigned long millis()
{
	unsigned long m;
	uint8_t oldSREG = SREG;
    2706:	2f b7       	in	r18, 0x3f	; 63

	// disable interrupts while we read timer0_millis or we might get an
	// inconsistent value (e.g. in the middle of a write to timer0_millis)
	cli();
    2708:	f8 94       	cli
	m = timer0_millis;
    270a:	60 91 e7 01 	lds	r22, 0x01E7	; 0x8001e7 <timer0_millis>
    270e:	70 91 e8 01 	lds	r23, 0x01E8	; 0x8001e8 <timer0_millis+0x1>
    2712:	80 91 e9 01 	lds	r24, 0x01E9	; 0x8001e9 <timer0_millis+0x2>
    2716:	90 91 ea 01 	lds	r25, 0x01EA	; 0x8001ea <timer0_millis+0x3>
	SREG = oldSREG;
    271a:	2f bf       	out	0x3f, r18	; 63

	return m;
}
    271c:	08 95       	ret

0000271e <initTimers>:
{
	// on the ATmega168, timer 0 is also set for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	TCCR0A |= (1<<WGM01);
    271e:	84 b5       	in	r24, 0x24	; 36
    2720:	82 60       	ori	r24, 0x02	; 2
    2722:	84 bd       	out	0x24, r24	; 36
	TCCR0A |= (1<<WGM00);
    2724:	84 b5       	in	r24, 0x24	; 36
    2726:	81 60       	ori	r24, 0x01	; 1
    2728:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	TCCR0 |= (1<<CS01);
	TCCR0 |= (1<<CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	TCCR0B |= (1<<CS01);
    272a:	85 b5       	in	r24, 0x25	; 37
    272c:	82 60       	ori	r24, 0x02	; 2
    272e:	85 bd       	out	0x25, r24	; 37
	TCCR0B |= (1<<CS00);
    2730:	85 b5       	in	r24, 0x25	; 37
    2732:	81 60       	ori	r24, 0x01	; 1
    2734:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	TIMSK |= (1<<TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	TIMSK0 |= (1<<TOIE0);
    2736:	ee e6       	ldi	r30, 0x6E	; 110
    2738:	f0 e0       	ldi	r31, 0x00	; 0
    273a:	80 81       	ld	r24, Z
    273c:	81 60       	ori	r24, 0x01	; 1
    273e:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
    2740:	e1 e8       	ldi	r30, 0x81	; 129
    2742:	f0 e0       	ldi	r31, 0x00	; 0
    2744:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	TCCR1B |= (1<<CS11);
    2746:	80 81       	ld	r24, Z
    2748:	82 60       	ori	r24, 0x02	; 2
    274a:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	TCCR1B |= (1<<CS10);
    274c:	80 81       	ld	r24, Z
    274e:	81 60       	ori	r24, 0x01	; 1
    2750:	80 83       	st	Z, r24
	TCCR1 |= (1<<CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	TCCR1A |= (1<<WGM10);
    2752:	e0 e8       	ldi	r30, 0x80	; 128
    2754:	f0 e0       	ldi	r31, 0x00	; 0
    2756:	80 81       	ld	r24, Z
    2758:	81 60       	ori	r24, 0x01	; 1
    275a:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	TCCR2 |= (1<<CS22);
#elif defined(TCCR2B) && defined(CS22)
	TCCR2B |= (1<<CS22);
    275c:	e1 eb       	ldi	r30, 0xB1	; 177
    275e:	f0 e0       	ldi	r31, 0x00	; 0
    2760:	80 81       	ld	r24, Z
    2762:	84 60       	ori	r24, 0x04	; 4
    2764:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	TCCR2 |= (1<<WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	TCCR2A |= (1<<WGM20);
    2766:	e0 eb       	ldi	r30, 0xB0	; 176
    2768:	f0 e0       	ldi	r31, 0x00	; 0
    276a:	80 81       	ld	r24, Z
    276c:	81 60       	ori	r24, 0x01	; 1
    276e:	80 83       	st	Z, r24
//#else
	// Timer 2 not finished (may not be present on this CPU)
#endif

#if defined(TCCR3B) && defined(CS31) && defined(WGM30)
	TCCR3B |= (1<<CS31);		// set timer 3 prescale factor to 64
    2770:	e1 e9       	ldi	r30, 0x91	; 145
    2772:	f0 e0       	ldi	r31, 0x00	; 0
    2774:	80 81       	ld	r24, Z
    2776:	82 60       	ori	r24, 0x02	; 2
    2778:	80 83       	st	Z, r24
	TCCR3B |= (1<<CS30);
    277a:	80 81       	ld	r24, Z
    277c:	81 60       	ori	r24, 0x01	; 1
    277e:	80 83       	st	Z, r24
	TCCR3A |= (1<<WGM30);		// put timer 3 in 8-bit phase correct pwm mode
    2780:	e0 e9       	ldi	r30, 0x90	; 144
    2782:	f0 e0       	ldi	r31, 0x00	; 0
    2784:	80 81       	ld	r24, Z
    2786:	81 60       	ori	r24, 0x01	; 1
    2788:	80 83       	st	Z, r24
	TCCR4D |= (1<<WGM40);		// put timer 4 in phase- and frequency-correct PWM mode	
	TCCR4A |= (1<<PWM4A);		// enable PWM mode for comparator OCR4A
	TCCR4C |= (1<<PWM4D);		// enable PWM mode for comparator OCR4D
#else /* beginning of timer4 block for ATMEGA1280 and ATMEGA2560 */
#if defined(TCCR4B) && defined(CS41) && defined(WGM40)
	TCCR4B |= (1<<CS41);		// set timer 4 prescale factor to 64
    278a:	e1 ea       	ldi	r30, 0xA1	; 161
    278c:	f0 e0       	ldi	r31, 0x00	; 0
    278e:	80 81       	ld	r24, Z
    2790:	82 60       	ori	r24, 0x02	; 2
    2792:	80 83       	st	Z, r24
	TCCR4B |= (1<<CS40);
    2794:	80 81       	ld	r24, Z
    2796:	81 60       	ori	r24, 0x01	; 1
    2798:	80 83       	st	Z, r24
	TCCR4A |= (1<<WGM40);		// put timer 4 in 8-bit phase correct pwm mode
    279a:	e0 ea       	ldi	r30, 0xA0	; 160
    279c:	f0 e0       	ldi	r31, 0x00	; 0
    279e:	80 81       	ld	r24, Z
    27a0:	81 60       	ori	r24, 0x01	; 1
    27a2:	80 83       	st	Z, r24
    27a4:	08 95       	ret

000027a6 <transmit0_default>:
static volatile uint8_t twi0_sendStop;			// should the transaction end with a stop
static volatile uint8_t twi0_inRepStart;			// in the middle of a repeated start

// used to initalize the Transmit functions in case they are not used.
void transmit0_default(void)
{
    27a6:	08 95       	ret

000027a8 <receive0_default>:

typedef void (*PointerToTransmit)(void);

// used to initalize the Receive functions in case they are not used.
void receive0_default(uint8_t *rxBuffer, int rxBufferIndex)
{
    27a8:	08 95       	ret

000027aa <twi0_init>:

/* init twi pins and set bitrate */
void twi0_init(uint8_t pull_up)
{
    // initialize state
    twi0_state = TWI0_READY;
    27aa:	10 92 58 02 	sts	0x0258, r1	; 0x800258 <twi0_state>
    twi0_sendStop = 1;		// default value
    27ae:	91 e0       	ldi	r25, 0x01	; 1
    27b0:	90 93 56 02 	sts	0x0256, r25	; 0x800256 <twi0_sendStop>
    twi0_inRepStart = 0;
    27b4:	10 92 55 02 	sts	0x0255, r1	; 0x800255 <twi0_inRepStart>

    // Do not use pull-up for twi pins if the MCU is running at a higher voltage.
    // e.g. if MCU has 5V and others have 3.3V do not use the pull-up. 
    if (pull_up) 
    27b8:	88 23       	and	r24, r24
    27ba:	21 f0       	breq	.+8      	; 0x27c4 <twi0_init+0x1a>
    {
#if defined(__AVR_ATmega328PB__) 
        DDRC &= ~(1 << DDC4);  // clear the ddr bit to set as an input
    27bc:	3c 98       	cbi	0x07, 4	; 7
        PORTC |= (1 << PORTC4);  // write a one to the port bit to enable the pull-up
    27be:	44 9a       	sbi	0x08, 4	; 8
        DDRC &= ~(1 << DDC5);
    27c0:	3d 98       	cbi	0x07, 5	; 7
        PORTC |= (1 << PORTC5); 
    27c2:	45 9a       	sbi	0x08, 5	; 8
#error "no I2C definition for MCU available"
#endif
    }

    // initialize twi prescaler and bit rate
    TWSR0 &= ~((1<<TWPS0));
    27c4:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    27c8:	8e 7f       	andi	r24, 0xFE	; 254
    27ca:	80 93 b9 00 	sts	0x00B9, r24	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    TWSR0 &= ~((1<<TWPS1));
    27ce:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    27d2:	8d 7f       	andi	r24, 0xFD	; 253
    27d4:	80 93 b9 00 	sts	0x00B9, r24	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    TWBR0 = ((F_CPU / TWI0_FREQ) - 16) / 2;
    27d8:	84 e3       	ldi	r24, 0x34	; 52
    27da:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>
    SCL Frequency = CPU Clock Frequency / (16 + (2 * TWBR0))
    note: TWBR0 should be 10 or higher for master mode
    It is 72 for a 16mhz Wiring board with 100kHz TWI */

    // enable twi module, acks, and twi interrupt
    TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA);
    27de:	85 e4       	ldi	r24, 0x45	; 69
    27e0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    27e4:	08 95       	ret

000027e6 <twi0_setAddress>:

/* init slave address and enable interrupt */
void twi0_setAddress(uint8_t address)
{
    // set twi slave address (skip over TWGCE bit)
    TWAR0 = address << 1;
    27e6:	88 0f       	add	r24, r24
    27e8:	80 93 ba 00 	sts	0x00BA, r24	; 0x8000ba <__TEXT_REGION_LENGTH__+0x7e00ba>
    27ec:	08 95       	ret

000027ee <twi0_transmit>:
uint8_t twi0_transmit(const uint8_t* data, uint8_t length)
{
    uint8_t i;

    // ensure data will fit into buffer
    if(TWI0_BUFFER_LENGTH < length)
    27ee:	61 32       	cpi	r22, 0x21	; 33
    27f0:	98 f4       	brcc	.+38     	; 0x2818 <twi0_transmit+0x2a>
    {
        return 1;
    }
  
    // ensure we are currently a slave transmitter
    if(TWI0_STX != twi0_state)
    27f2:	20 91 58 02 	lds	r18, 0x0258	; 0x800258 <twi0_state>
    27f6:	24 30       	cpi	r18, 0x04	; 4
    27f8:	89 f4       	brne	.+34     	; 0x281c <twi0_transmit+0x2e>
    {
        return 2;
    }
  
    // set length and copy data into tx buffer
    twi0_txBufferLength = length;
    27fa:	60 93 11 02 	sts	0x0211, r22	; 0x800211 <twi0_txBufferLength>
    27fe:	28 2f       	mov	r18, r24
    2800:	a3 e1       	ldi	r26, 0x13	; 19
    2802:	b2 e0       	ldi	r27, 0x02	; 2
    for(i = 0; i < length; ++i)
    2804:	fc 01       	movw	r30, r24
    2806:	8e 2f       	mov	r24, r30
    2808:	82 1b       	sub	r24, r18
    280a:	86 17       	cp	r24, r22
    280c:	18 f4       	brcc	.+6      	; 0x2814 <twi0_transmit+0x26>
    {
        twi0_txBuffer[i] = data[i];
    280e:	81 91       	ld	r24, Z+
    2810:	8d 93       	st	X+, r24
    2812:	f9 cf       	rjmp	.-14     	; 0x2806 <twi0_transmit+0x18>
    }
  
    return 0;
    2814:	80 e0       	ldi	r24, 0x00	; 0
    2816:	08 95       	ret
    uint8_t i;

    // ensure data will fit into buffer
    if(TWI0_BUFFER_LENGTH < length)
    {
        return 1;
    2818:	81 e0       	ldi	r24, 0x01	; 1
    281a:	08 95       	ret
    }
  
    // ensure we are currently a slave transmitter
    if(TWI0_STX != twi0_state)
    {
        return 2;
    281c:	82 e0       	ldi	r24, 0x02	; 2
    {
        twi0_txBuffer[i] = data[i];
    }
  
    return 0;
}
    281e:	08 95       	ret

00002820 <twi0_attachSlaveRxEvent>:
/* set function called durring a slave read operation
 * Input    function: callback function to use
 */
void twi0_attachSlaveRxEvent( void (*function)(uint8_t*, int) )
{
    twi0_onSlaveReceive = function;
    2820:	90 93 0f 01 	sts	0x010F, r25	; 0x80010f <twi0_onSlaveReceive+0x1>
    2824:	80 93 0e 01 	sts	0x010E, r24	; 0x80010e <twi0_onSlaveReceive>
    2828:	08 95       	ret

0000282a <twi0_attachSlaveTxEvent>:
/* sets function called before a slave write operation
 * Input    function: callback function to use
 */
void twi0_attachSlaveTxEvent( void (*function)(void) )
{
    twi0_onSlaveTransmit = function;
    282a:	90 93 11 01 	sts	0x0111, r25	; 0x800111 <twi0_onSlaveTransmit+0x1>
    282e:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <twi0_onSlaveTransmit>
    2832:	08 95       	ret

00002834 <twi0_stop>:

/* relinquishe bus master status */
void twi0_stop(void)
{
    // send stop condition
    TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA) | (1<<TWINT) | (1<<TWSTO);
    2834:	85 ed       	ldi	r24, 0xD5	; 213
    2836:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>

    // wait for stop condition to be exectued on bus
    // TWINT is not set after a stop condition!
    while(TWCR0 & (1<<TWSTO))
    283a:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    283e:	84 fd       	sbrc	r24, 4
    2840:	fc cf       	rjmp	.-8      	; 0x283a <twi0_stop+0x6>
    {
        continue;
    }

    // update twi state
    twi0_state = TWI0_READY;
    2842:	10 92 58 02 	sts	0x0258, r1	; 0x800258 <twi0_state>
    2846:	08 95       	ret

00002848 <twi0_releaseBus>:

/* release bus */
void twi0_releaseBus(void)
{
    // release bus
    TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA) | (1<<TWINT);
    2848:	85 ec       	ldi	r24, 0xC5	; 197
    284a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>

    // update twi state
    twi0_state = TWI0_READY;
    284e:	10 92 58 02 	sts	0x0258, r1	; 0x800258 <twi0_state>
    2852:	08 95       	ret

00002854 <__vector_24>:
}

ISR(TWI0_vect)
{
    2854:	1f 92       	push	r1
    2856:	0f 92       	push	r0
    2858:	0f b6       	in	r0, 0x3f	; 63
    285a:	0f 92       	push	r0
    285c:	11 24       	eor	r1, r1
    285e:	2f 93       	push	r18
    2860:	3f 93       	push	r19
    2862:	4f 93       	push	r20
    2864:	5f 93       	push	r21
    2866:	6f 93       	push	r22
    2868:	7f 93       	push	r23
    286a:	8f 93       	push	r24
    286c:	9f 93       	push	r25
    286e:	af 93       	push	r26
    2870:	bf 93       	push	r27
    2872:	ef 93       	push	r30
    2874:	ff 93       	push	r31
    // #define TW_STATUS   (TWSR & TW_STATUS_MASK)
    switch(TWSR0 & TW_STATUS_MASK)
    2876:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    287a:	88 7f       	andi	r24, 0xF8	; 248
    287c:	80 36       	cpi	r24, 0x60	; 96
    287e:	09 f4       	brne	.+2      	; 0x2882 <__vector_24+0x2e>
    2880:	9e c0       	rjmp	.+316    	; 0x29be <__vector_24+0x16a>
    2882:	78 f5       	brcc	.+94     	; 0x28e2 <__vector_24+0x8e>
    2884:	88 32       	cpi	r24, 0x28	; 40
    2886:	09 f4       	brne	.+2      	; 0x288a <__vector_24+0x36>
    2888:	5d c0       	rjmp	.+186    	; 0x2944 <__vector_24+0xf0>
    288a:	90 f4       	brcc	.+36     	; 0x28b0 <__vector_24+0x5c>
    288c:	80 31       	cpi	r24, 0x10	; 16
    288e:	09 f4       	brne	.+2      	; 0x2892 <__vector_24+0x3e>
    2890:	56 c0       	rjmp	.+172    	; 0x293e <__vector_24+0xea>
    2892:	38 f4       	brcc	.+14     	; 0x28a2 <__vector_24+0x4e>
    2894:	88 23       	and	r24, r24
    2896:	09 f4       	brne	.+2      	; 0x289a <__vector_24+0x46>
    2898:	f5 c0       	rjmp	.+490    	; 0x2a84 <__vector_24+0x230>
    289a:	88 30       	cpi	r24, 0x08	; 8
    289c:	09 f4       	brne	.+2      	; 0x28a0 <__vector_24+0x4c>
    289e:	4f c0       	rjmp	.+158    	; 0x293e <__vector_24+0xea>
    28a0:	f5 c0       	rjmp	.+490    	; 0x2a8c <__vector_24+0x238>
    28a2:	88 31       	cpi	r24, 0x18	; 24
    28a4:	09 f4       	brne	.+2      	; 0x28a8 <__vector_24+0x54>
    28a6:	4e c0       	rjmp	.+156    	; 0x2944 <__vector_24+0xf0>
    28a8:	80 32       	cpi	r24, 0x20	; 32
    28aa:	09 f4       	brne	.+2      	; 0x28ae <__vector_24+0x5a>
    28ac:	5f c0       	rjmp	.+190    	; 0x296c <__vector_24+0x118>
    28ae:	ee c0       	rjmp	.+476    	; 0x2a8c <__vector_24+0x238>
    28b0:	80 34       	cpi	r24, 0x40	; 64
    28b2:	09 f4       	brne	.+2      	; 0x28b6 <__vector_24+0x62>
    28b4:	6a c0       	rjmp	.+212    	; 0x298a <__vector_24+0x136>
    28b6:	58 f4       	brcc	.+22     	; 0x28ce <__vector_24+0x7a>
    28b8:	80 33       	cpi	r24, 0x30	; 48
    28ba:	09 f4       	brne	.+2      	; 0x28be <__vector_24+0x6a>
    28bc:	57 c0       	rjmp	.+174    	; 0x296c <__vector_24+0x118>
    28be:	88 33       	cpi	r24, 0x38	; 56
    28c0:	09 f0       	breq	.+2      	; 0x28c4 <__vector_24+0x70>
    28c2:	e4 c0       	rjmp	.+456    	; 0x2a8c <__vector_24+0x238>
            twi0_error = TW_MT_DATA_NACK;
            twi0_stop();
            break;
        
        case TW_MT_ARB_LOST: // lost bus arbitration
            twi0_error = TW_MT_ARB_LOST;
    28c4:	80 93 ef 01 	sts	0x01EF, r24	; 0x8001ef <twi0_error>
            twi0_releaseBus();
    28c8:	0e 94 24 14 	call	0x2848	; 0x2848 <twi0_releaseBus>
            break;
    28cc:	df c0       	rjmp	.+446    	; 0x2a8c <__vector_24+0x238>
}

ISR(TWI0_vect)
{
    // #define TW_STATUS   (TWSR & TW_STATUS_MASK)
    switch(TWSR0 & TW_STATUS_MASK)
    28ce:	80 35       	cpi	r24, 0x50	; 80
    28d0:	09 f4       	brne	.+2      	; 0x28d4 <__vector_24+0x80>
    28d2:	4f c0       	rjmp	.+158    	; 0x2972 <__vector_24+0x11e>
    28d4:	88 35       	cpi	r24, 0x58	; 88
    28d6:	09 f4       	brne	.+2      	; 0x28da <__vector_24+0x86>
    28d8:	5d c0       	rjmp	.+186    	; 0x2994 <__vector_24+0x140>
    28da:	88 34       	cpi	r24, 0x48	; 72
    28dc:	09 f0       	breq	.+2      	; 0x28e0 <__vector_24+0x8c>
    28de:	d6 c0       	rjmp	.+428    	; 0x2a8c <__vector_24+0x238>
    28e0:	d3 c0       	rjmp	.+422    	; 0x2a88 <__vector_24+0x234>
    28e2:	88 39       	cpi	r24, 0x98	; 152
    28e4:	09 f4       	brne	.+2      	; 0x28e8 <__vector_24+0x94>
    28e6:	c4 c0       	rjmp	.+392    	; 0x2a70 <__vector_24+0x21c>
    28e8:	a8 f4       	brcc	.+42     	; 0x2914 <__vector_24+0xc0>
    28ea:	88 37       	cpi	r24, 0x78	; 120
    28ec:	09 f4       	brne	.+2      	; 0x28f0 <__vector_24+0x9c>
    28ee:	67 c0       	rjmp	.+206    	; 0x29be <__vector_24+0x16a>
    28f0:	38 f4       	brcc	.+14     	; 0x2900 <__vector_24+0xac>
    28f2:	88 36       	cpi	r24, 0x68	; 104
    28f4:	09 f4       	brne	.+2      	; 0x28f8 <__vector_24+0xa4>
    28f6:	63 c0       	rjmp	.+198    	; 0x29be <__vector_24+0x16a>
    28f8:	80 37       	cpi	r24, 0x70	; 112
    28fa:	09 f4       	brne	.+2      	; 0x28fe <__vector_24+0xaa>
    28fc:	60 c0       	rjmp	.+192    	; 0x29be <__vector_24+0x16a>
    28fe:	c6 c0       	rjmp	.+396    	; 0x2a8c <__vector_24+0x238>
    2900:	88 38       	cpi	r24, 0x88	; 136
    2902:	09 f4       	brne	.+2      	; 0x2906 <__vector_24+0xb2>
    2904:	b5 c0       	rjmp	.+362    	; 0x2a70 <__vector_24+0x21c>
    2906:	80 39       	cpi	r24, 0x90	; 144
    2908:	09 f4       	brne	.+2      	; 0x290c <__vector_24+0xb8>
    290a:	5f c0       	rjmp	.+190    	; 0x29ca <__vector_24+0x176>
    290c:	80 38       	cpi	r24, 0x80	; 128
    290e:	09 f0       	breq	.+2      	; 0x2912 <__vector_24+0xbe>
    2910:	bd c0       	rjmp	.+378    	; 0x2a8c <__vector_24+0x238>
    2912:	5b c0       	rjmp	.+182    	; 0x29ca <__vector_24+0x176>
    2914:	80 3b       	cpi	r24, 0xB0	; 176
    2916:	09 f4       	brne	.+2      	; 0x291a <__vector_24+0xc6>
    2918:	83 c0       	rjmp	.+262    	; 0x2a20 <__vector_24+0x1cc>
    291a:	38 f4       	brcc	.+14     	; 0x292a <__vector_24+0xd6>
    291c:	80 3a       	cpi	r24, 0xA0	; 160
    291e:	09 f4       	brne	.+2      	; 0x2922 <__vector_24+0xce>
    2920:	66 c0       	rjmp	.+204    	; 0x29ee <__vector_24+0x19a>
    2922:	88 3a       	cpi	r24, 0xA8	; 168
    2924:	09 f4       	brne	.+2      	; 0x2928 <__vector_24+0xd4>
    2926:	7c c0       	rjmp	.+248    	; 0x2a20 <__vector_24+0x1cc>
    2928:	b1 c0       	rjmp	.+354    	; 0x2a8c <__vector_24+0x238>
    292a:	80 3c       	cpi	r24, 0xC0	; 192
    292c:	09 f4       	brne	.+2      	; 0x2930 <__vector_24+0xdc>
    292e:	a4 c0       	rjmp	.+328    	; 0x2a78 <__vector_24+0x224>
    2930:	88 3c       	cpi	r24, 0xC8	; 200
    2932:	09 f4       	brne	.+2      	; 0x2936 <__vector_24+0xe2>
    2934:	a1 c0       	rjmp	.+322    	; 0x2a78 <__vector_24+0x224>
    2936:	88 3b       	cpi	r24, 0xB8	; 184
    2938:	09 f4       	brne	.+2      	; 0x293c <__vector_24+0xe8>
    293a:	87 c0       	rjmp	.+270    	; 0x2a4a <__vector_24+0x1f6>
    293c:	a7 c0       	rjmp	.+334    	; 0x2a8c <__vector_24+0x238>
    {
        // All Master
        case TW_START:     // sent start condition
        case TW_REP_START: // sent repeated start condition
            // copy device address and r/w bit to output register and ack
            TWDR0 = twi0_slarw;
    293e:	80 91 57 02 	lds	r24, 0x0257	; 0x800257 <twi0_slarw>
    2942:	10 c0       	rjmp	.+32     	; 0x2964 <__vector_24+0x110>

        // Master Transmitter
        case TW_MT_SLA_ACK:  // slave receiver acked address
        case TW_MT_DATA_ACK: // slave receiver acked data
            // if there is data to send, send it, otherwise stop 
            if(twi0_masterBufferIndex < twi0_masterBufferLength)
    2944:	90 91 34 02 	lds	r25, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    2948:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <twi0_masterBufferLength>
    294c:	98 17       	cp	r25, r24
    294e:	70 f5       	brcc	.+92     	; 0x29ac <__vector_24+0x158>
            {
                // copy data to output register and ack
                TWDR0 = twi0_masterBuffer[twi0_masterBufferIndex++];
    2950:	e0 91 34 02 	lds	r30, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    2954:	81 e0       	ldi	r24, 0x01	; 1
    2956:	8e 0f       	add	r24, r30
    2958:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <twi0_masterBufferIndex>
    295c:	f0 e0       	ldi	r31, 0x00	; 0
    295e:	eb 5c       	subi	r30, 0xCB	; 203
    2960:	fd 4f       	sbci	r31, 0xFD	; 253
    2962:	80 81       	ld	r24, Z
    2964:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
void twi0_reply(uint8_t ack)
{
    // transmit master read ready signal, with or without ack
    if(ack)
    {
        TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    2968:	85 ec       	ldi	r24, 0xC5	; 197
    296a:	83 c0       	rjmp	.+262    	; 0x2a72 <__vector_24+0x21e>
            twi0_error = TW_MT_SLA_NACK;
            twi0_stop();
            break;
        
        case TW_MT_DATA_NACK: // data sent, nack received
            twi0_error = TW_MT_DATA_NACK;
    296c:	80 93 ef 01 	sts	0x01EF, r24	; 0x8001ef <twi0_error>
    2970:	8b c0       	rjmp	.+278    	; 0x2a88 <__vector_24+0x234>
            break;

        // Master Receiver
        case TW_MR_DATA_ACK: // data received, ack sent
            // put byte into buffer
            twi0_masterBuffer[twi0_masterBufferIndex++] = TWDR0;
    2972:	e0 91 34 02 	lds	r30, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    2976:	81 e0       	ldi	r24, 0x01	; 1
    2978:	8e 0f       	add	r24, r30
    297a:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <twi0_masterBufferIndex>
    297e:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    2982:	f0 e0       	ldi	r31, 0x00	; 0
    2984:	eb 5c       	subi	r30, 0xCB	; 203
    2986:	fd 4f       	sbci	r31, 0xFD	; 253
    2988:	80 83       	st	Z, r24
        case TW_MR_SLA_ACK:  // address sent, ack received
            // ack if more bytes are expected, otherwise nack
            if(twi0_masterBufferIndex < twi0_masterBufferLength)
    298a:	90 91 34 02 	lds	r25, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    298e:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <twi0_masterBufferLength>
    2992:	6b c0       	rjmp	.+214    	; 0x2a6a <__vector_24+0x216>
            }
            break;
            
        case TW_MR_DATA_NACK: // data received, nack sent
            // put final byte into buffer
            twi0_masterBuffer[twi0_masterBufferIndex++] = TWDR0;
    2994:	e0 91 34 02 	lds	r30, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    2998:	81 e0       	ldi	r24, 0x01	; 1
    299a:	8e 0f       	add	r24, r30
    299c:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <twi0_masterBufferIndex>
    29a0:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    29a4:	f0 e0       	ldi	r31, 0x00	; 0
    29a6:	eb 5c       	subi	r30, 0xCB	; 203
    29a8:	fd 4f       	sbci	r31, 0xFD	; 253
    29aa:	80 83       	st	Z, r24
            if (twi0_sendStop)
    29ac:	80 91 56 02 	lds	r24, 0x0256	; 0x800256 <twi0_sendStop>
    29b0:	81 11       	cpse	r24, r1
    29b2:	6a c0       	rjmp	.+212    	; 0x2a88 <__vector_24+0x234>
                twi0_stop();
            else 
            {
                twi0_inRepStart = true;	// we're gonna send the START
    29b4:	81 e0       	ldi	r24, 0x01	; 1
    29b6:	80 93 55 02 	sts	0x0255, r24	; 0x800255 <twi0_inRepStart>
                // don't enable the interrupt. We'll generate the start, but we 
                // avoid handling the interrupt until we're in the next transaction,
                // at the point where we would normally issue the start.
                TWCR0 = (1<<TWINT) | (1<<TWSTA)| (1<<TWEN) ;
    29ba:	84 ea       	ldi	r24, 0xA4	; 164
    29bc:	5e c0       	rjmp	.+188    	; 0x2a7a <__vector_24+0x226>
        case TW_SR_SLA_ACK:   // addressed, returned ack
        case TW_SR_GCALL_ACK: // addressed generally, returned ack
        case TW_SR_ARB_LOST_SLA_ACK:   // lost arbitration, returned ack
        case TW_SR_ARB_LOST_GCALL_ACK: // lost arbitration, returned ack
            // enter slave receiver mode
            twi0_state = TWI0_SRX;
    29be:	83 e0       	ldi	r24, 0x03	; 3
    29c0:	80 93 58 02 	sts	0x0258, r24	; 0x800258 <twi0_state>
            // indicate that rx buffer can be overwritten and ack
            twi0_rxBufferIndex = 0;
    29c4:	10 92 f0 01 	sts	0x01F0, r1	; 0x8001f0 <twi0_rxBufferIndex>
    29c8:	cf cf       	rjmp	.-98     	; 0x2968 <__vector_24+0x114>
            break;
        
        case TW_SR_DATA_ACK:       // data received, returned ack
        case TW_SR_GCALL_DATA_ACK: // data received generally, returned ack
            // if there is still room in the rx buffer
            if(twi0_rxBufferIndex < TWI0_BUFFER_LENGTH)
    29ca:	80 91 f0 01 	lds	r24, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    29ce:	80 32       	cpi	r24, 0x20	; 32
    29d0:	08 f0       	brcs	.+2      	; 0x29d4 <__vector_24+0x180>
    29d2:	4e c0       	rjmp	.+156    	; 0x2a70 <__vector_24+0x21c>
            {
                // put byte in buffer and ack
                twi0_rxBuffer[twi0_rxBufferIndex++] = TWDR0;
    29d4:	e0 91 f0 01 	lds	r30, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    29d8:	81 e0       	ldi	r24, 0x01	; 1
    29da:	8e 0f       	add	r24, r30
    29dc:	80 93 f0 01 	sts	0x01F0, r24	; 0x8001f0 <twi0_rxBufferIndex>
    29e0:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    29e4:	f0 e0       	ldi	r31, 0x00	; 0
    29e6:	ef 50       	subi	r30, 0x0F	; 15
    29e8:	fe 4f       	sbci	r31, 0xFE	; 254
    29ea:	80 83       	st	Z, r24
    29ec:	bd cf       	rjmp	.-134    	; 0x2968 <__vector_24+0x114>
            }
            break;

        case TW_SR_STOP: // stop or repeated start condition received
            // ack future responses and leave slave receiver state
            twi0_releaseBus();
    29ee:	0e 94 24 14 	call	0x2848	; 0x2848 <twi0_releaseBus>
            // put a null char after data if there's room
            if(twi0_rxBufferIndex < TWI0_BUFFER_LENGTH)
    29f2:	80 91 f0 01 	lds	r24, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    29f6:	80 32       	cpi	r24, 0x20	; 32
    29f8:	30 f4       	brcc	.+12     	; 0x2a06 <__vector_24+0x1b2>
            {
                twi0_rxBuffer[twi0_rxBufferIndex] = '\0';
    29fa:	e0 91 f0 01 	lds	r30, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    29fe:	f0 e0       	ldi	r31, 0x00	; 0
    2a00:	ef 50       	subi	r30, 0x0F	; 15
    2a02:	fe 4f       	sbci	r31, 0xFE	; 254
    2a04:	10 82       	st	Z, r1
            }
            // callback to user defined callback
            twi0_onSlaveReceive(twi0_rxBuffer, twi0_rxBufferIndex);
    2a06:	60 91 f0 01 	lds	r22, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    2a0a:	70 e0       	ldi	r23, 0x00	; 0
    2a0c:	e0 91 0e 01 	lds	r30, 0x010E	; 0x80010e <twi0_onSlaveReceive>
    2a10:	f0 91 0f 01 	lds	r31, 0x010F	; 0x80010f <twi0_onSlaveReceive+0x1>
    2a14:	81 ef       	ldi	r24, 0xF1	; 241
    2a16:	91 e0       	ldi	r25, 0x01	; 1
    2a18:	09 95       	icall
            // since we submit rx buffer to "wire" library, we can reset it
            twi0_rxBufferIndex = 0;
    2a1a:	10 92 f0 01 	sts	0x01F0, r1	; 0x8001f0 <twi0_rxBufferIndex>
            break;
    2a1e:	36 c0       	rjmp	.+108    	; 0x2a8c <__vector_24+0x238>
        
        // Slave Transmitter
        case TW_ST_SLA_ACK:          // addressed, returned ack
        case TW_ST_ARB_LOST_SLA_ACK: // arbitration lost, returned ack
            // enter slave transmitter mode
            twi0_state = TWI0_STX;
    2a20:	84 e0       	ldi	r24, 0x04	; 4
    2a22:	80 93 58 02 	sts	0x0258, r24	; 0x800258 <twi0_state>
            // ready the tx buffer index for iteration
            twi0_txBufferIndex = 0;
    2a26:	10 92 12 02 	sts	0x0212, r1	; 0x800212 <twi0_txBufferIndex>
            // set tx buffer length to be zero, to verify if user changes it
            twi0_txBufferLength = 0;
    2a2a:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <twi0_txBufferLength>
            // request for txBuffer to be filled and length to be set
            // note: user must call twi0_transmit(bytes, length) to do this
            twi0_onSlaveTransmit();
    2a2e:	e0 91 10 01 	lds	r30, 0x0110	; 0x800110 <twi0_onSlaveTransmit>
    2a32:	f0 91 11 01 	lds	r31, 0x0111	; 0x800111 <twi0_onSlaveTransmit+0x1>
    2a36:	09 95       	icall
            // if they didn't change buffer & length, initialize it
            if(0 == twi0_txBufferLength)
    2a38:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <twi0_txBufferLength>
    2a3c:	81 11       	cpse	r24, r1
    2a3e:	05 c0       	rjmp	.+10     	; 0x2a4a <__vector_24+0x1f6>
            {
                twi0_txBufferLength = 1;
    2a40:	81 e0       	ldi	r24, 0x01	; 1
    2a42:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <twi0_txBufferLength>
                twi0_txBuffer[0] = 0x00;
    2a46:	10 92 13 02 	sts	0x0213, r1	; 0x800213 <twi0_txBuffer>
            }
            // transmit first byte from buffer, fall
        case TW_ST_DATA_ACK: // byte sent, ack returned
            // copy data to output register
            TWDR0 = twi0_txBuffer[twi0_txBufferIndex++];
    2a4a:	e0 91 12 02 	lds	r30, 0x0212	; 0x800212 <twi0_txBufferIndex>
    2a4e:	81 e0       	ldi	r24, 0x01	; 1
    2a50:	8e 0f       	add	r24, r30
    2a52:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <twi0_txBufferIndex>
    2a56:	f0 e0       	ldi	r31, 0x00	; 0
    2a58:	ed 5e       	subi	r30, 0xED	; 237
    2a5a:	fd 4f       	sbci	r31, 0xFD	; 253
    2a5c:	80 81       	ld	r24, Z
    2a5e:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
            // if there is more to send, ack, otherwise nack
            if(twi0_txBufferIndex < twi0_txBufferLength)
    2a62:	90 91 12 02 	lds	r25, 0x0212	; 0x800212 <twi0_txBufferIndex>
    2a66:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <twi0_txBufferLength>
    2a6a:	98 17       	cp	r25, r24
    2a6c:	08 f4       	brcc	.+2      	; 0x2a70 <__vector_24+0x21c>
    2a6e:	7c cf       	rjmp	.-264    	; 0x2968 <__vector_24+0x114>
    {
        TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    }
    else
    {
        TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT);
    2a70:	85 e8       	ldi	r24, 0x85	; 133
    2a72:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    2a76:	0a c0       	rjmp	.+20     	; 0x2a8c <__vector_24+0x238>
void twi0_reply(uint8_t ack)
{
    // transmit master read ready signal, with or without ack
    if(ack)
    {
        TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    2a78:	85 ec       	ldi	r24, 0xC5	; 197
    2a7a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
        case TW_ST_DATA_NACK: // received nack, we are done 
        case TW_ST_LAST_DATA: // received ack, but we are done already!
            // ack future responses
            twi0_reply(1);
            // leave slave receiver state
            twi0_state = TWI0_READY;
    2a7e:	10 92 58 02 	sts	0x0258, r1	; 0x800258 <twi0_state>
            break;
    2a82:	04 c0       	rjmp	.+8      	; 0x2a8c <__vector_24+0x238>
        // All
        case TW_NO_INFO:   // no state information
            break;
        
        case TW_BUS_ERROR: // bus error, illegal stop/start
            twi0_error = TW_BUS_ERROR;
    2a84:	10 92 ef 01 	sts	0x01EF, r1	; 0x8001ef <twi0_error>
            twi0_stop();
    2a88:	0e 94 1a 14 	call	0x2834	; 0x2834 <twi0_stop>
            break;
    }
}
    2a8c:	ff 91       	pop	r31
    2a8e:	ef 91       	pop	r30
    2a90:	bf 91       	pop	r27
    2a92:	af 91       	pop	r26
    2a94:	9f 91       	pop	r25
    2a96:	8f 91       	pop	r24
    2a98:	7f 91       	pop	r23
    2a9a:	6f 91       	pop	r22
    2a9c:	5f 91       	pop	r21
    2a9e:	4f 91       	pop	r20
    2aa0:	3f 91       	pop	r19
    2aa2:	2f 91       	pop	r18
    2aa4:	0f 90       	pop	r0
    2aa6:	0f be       	out	0x3f, r0	; 63
    2aa8:	0f 90       	pop	r0
    2aaa:	1f 90       	pop	r1
    2aac:	18 95       	reti

00002aae <transmit1_default>:
static volatile uint8_t twi1_sendStop;			// should the transaction end with a stop
static volatile uint8_t twi1_inRepStart;			// in the middle of a repeated start

// used to initalize the Transmit functions in case they are not used.
void transmit1_default(void)
{
    2aae:	08 95       	ret

00002ab0 <receive1_default>:

typedef void (*PointerToTransmit)(void);

// used to initalize the Receive functions in case they are not used.
void receive1_default(uint8_t *rxBuffer, int rxBufferIndex)
{
    2ab0:	08 95       	ret

00002ab2 <twi1_init>:

/* init twi pins and set bitrate */
void twi1_init(uint8_t pull_up)
{
    // use buffer A to start
    twi1_rxBuffer = twi1_rxBufferA;
    2ab2:	2d e7       	ldi	r18, 0x7D	; 125
    2ab4:	32 e0       	ldi	r19, 0x02	; 2
    2ab6:	30 93 5c 02 	sts	0x025C, r19	; 0x80025c <twi1_rxBuffer+0x1>
    2aba:	20 93 5b 02 	sts	0x025B, r18	; 0x80025b <twi1_rxBuffer>
    
    // initialize state
    twi1_state = TWI1_READY;
    2abe:	10 92 e4 02 	sts	0x02E4, r1	; 0x8002e4 <twi1_state>
    twi1_sendStop = 1;		// default value
    2ac2:	91 e0       	ldi	r25, 0x01	; 1
    2ac4:	90 93 e2 02 	sts	0x02E2, r25	; 0x8002e2 <twi1_sendStop>
    twi1_inRepStart = 0;
    2ac8:	10 92 e1 02 	sts	0x02E1, r1	; 0x8002e1 <twi1_inRepStart>

    // Do not use pull-up for twi pins if the MCU is running at a higher voltage.
    // e.g. if MCU has 5V and others have 3.3V do not use the pull-up. 
    if (pull_up) 
    2acc:	88 23       	and	r24, r24
    2ace:	21 f0       	breq	.+8      	; 0x2ad8 <twi1_init+0x26>
    {
#if defined(__AVR_ATmega328PB__) 
        DDRE &= ~(1 << DDE0);  // clear the ddr bit to set as an input
    2ad0:	68 98       	cbi	0x0d, 0	; 13
        PORTE |= (1 << PORTE0);  // write a one to the port bit to enable the pull-up
    2ad2:	70 9a       	sbi	0x0e, 0	; 14
        DDRE &= ~(1 << DDE1);
    2ad4:	69 98       	cbi	0x0d, 1	; 13
        PORTE |= (1 << PORTE1); 
    2ad6:	71 9a       	sbi	0x0e, 1	; 14
#error "no I2C definition for MCU available"
#endif
    }

    // initialize twi prescaler and bit rate
    TWSR1 &= ~((1<<TWPS0));
    2ad8:	80 91 d9 00 	lds	r24, 0x00D9	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    2adc:	8e 7f       	andi	r24, 0xFE	; 254
    2ade:	80 93 d9 00 	sts	0x00D9, r24	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    TWSR1 &= ~((1<<TWPS1));
    2ae2:	80 91 d9 00 	lds	r24, 0x00D9	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    2ae6:	8d 7f       	andi	r24, 0xFD	; 253
    2ae8:	80 93 d9 00 	sts	0x00D9, r24	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    TWBR1 = ((F_CPU / TWI1_FREQ) - 16) / 2;
    2aec:	84 e3       	ldi	r24, 0x34	; 52
    2aee:	80 93 d8 00 	sts	0x00D8, r24	; 0x8000d8 <__TEXT_REGION_LENGTH__+0x7e00d8>
    SCL Frequency = CPU Clock Frequency / (16 + (2 * TWBR1))
    note: TWBR1 should be 10 or higher for master mode
    It is 72 for a 16mhz Wiring board with 100kHz TWI */

    // enable twi module, acks, and twi interrupt
    TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA);
    2af2:	85 e4       	ldi	r24, 0x45	; 69
    2af4:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
    2af8:	08 95       	ret

00002afa <twi1_setAddress>:

/* init slave address and enable interrupt */
void twi1_setAddress(uint8_t address)
{
    // set twi slave address (skip over TWGCE bit)
    TWAR1 = address << 1;
    2afa:	88 0f       	add	r24, r24
    2afc:	80 93 da 00 	sts	0x00DA, r24	; 0x8000da <__TEXT_REGION_LENGTH__+0x7e00da>
    2b00:	08 95       	ret

00002b02 <twi1_transmit>:
uint8_t twi1_transmit(const uint8_t* data, uint8_t length)
{
    uint8_t i;

    // ensure data will fit into buffer
    if(TWI1_BUFFER_LENGTH < length)
    2b02:	61 32       	cpi	r22, 0x21	; 33
    2b04:	98 f4       	brcc	.+38     	; 0x2b2c <twi1_transmit+0x2a>
    {
        return 1;
    }
  
    // ensure we are currently a slave transmitter
    if(TWI1_STX != twi1_state)
    2b06:	20 91 e4 02 	lds	r18, 0x02E4	; 0x8002e4 <twi1_state>
    2b0a:	24 30       	cpi	r18, 0x04	; 4
    2b0c:	89 f4       	brne	.+34     	; 0x2b30 <twi1_transmit+0x2e>
    {
        return 2;
    }
  
    // set length and copy data into tx buffer
    twi1_txBufferLength = length;
    2b0e:	60 93 9d 02 	sts	0x029D, r22	; 0x80029d <twi1_txBufferLength>
    2b12:	28 2f       	mov	r18, r24
    2b14:	af e9       	ldi	r26, 0x9F	; 159
    2b16:	b2 e0       	ldi	r27, 0x02	; 2
    for(i = 0; i < length; ++i)
    2b18:	fc 01       	movw	r30, r24
    2b1a:	8e 2f       	mov	r24, r30
    2b1c:	82 1b       	sub	r24, r18
    2b1e:	86 17       	cp	r24, r22
    2b20:	18 f4       	brcc	.+6      	; 0x2b28 <twi1_transmit+0x26>
    {
        twi1_txBuffer[i] = data[i];
    2b22:	81 91       	ld	r24, Z+
    2b24:	8d 93       	st	X+, r24
    2b26:	f9 cf       	rjmp	.-14     	; 0x2b1a <twi1_transmit+0x18>
    }
  
    return 0;
    2b28:	80 e0       	ldi	r24, 0x00	; 0
    2b2a:	08 95       	ret
    uint8_t i;

    // ensure data will fit into buffer
    if(TWI1_BUFFER_LENGTH < length)
    {
        return 1;
    2b2c:	81 e0       	ldi	r24, 0x01	; 1
    2b2e:	08 95       	ret
    }
  
    // ensure we are currently a slave transmitter
    if(TWI1_STX != twi1_state)
    {
        return 2;
    2b30:	82 e0       	ldi	r24, 0x02	; 2
    {
        twi1_txBuffer[i] = data[i];
    }
  
    return 0;
}
    2b32:	08 95       	ret

00002b34 <twi1_attachSlaveRxEvent>:
/* set function called durring a slave read operation
 * Input    function: callback function to use
 */
void twi1_attachSlaveRxEvent( void (*function)(uint8_t*, int) )
{
    twi1_onSlaveReceive = function;
    2b34:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <twi1_onSlaveReceive+0x1>
    2b38:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <twi1_onSlaveReceive>
    2b3c:	08 95       	ret

00002b3e <twi1_attachSlaveTxEvent>:
/* sets function called before a slave write operation
 * Input    function: callback function to use
 */
void twi1_attachSlaveTxEvent( void (*function)(void) )
{
    twi1_onSlaveTransmit = function;
    2b3e:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <twi1_onSlaveTransmit+0x1>
    2b42:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <twi1_onSlaveTransmit>
    2b46:	08 95       	ret

00002b48 <twi1_stop>:

/* relinquishe bus master status */
void twi1_stop(void)
{
    // send stop condition
    TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA) | (1<<TWINT) | (1<<TWSTO);
    2b48:	85 ed       	ldi	r24, 0xD5	; 213
    2b4a:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>

    // wait for stop condition to be exectued on bus
    // TWINT is not set after a stop condition!
    while(TWCR1 & (1<<TWSTO))
    2b4e:	80 91 dc 00 	lds	r24, 0x00DC	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
    2b52:	84 fd       	sbrc	r24, 4
    2b54:	fc cf       	rjmp	.-8      	; 0x2b4e <twi1_stop+0x6>
    {
        continue;
    }

    // update twi state
    twi1_state = TWI1_READY;
    2b56:	10 92 e4 02 	sts	0x02E4, r1	; 0x8002e4 <twi1_state>
    2b5a:	08 95       	ret

00002b5c <twi1_releaseBus>:

/* release bus */
void twi1_releaseBus(void)
{
    // release bus
    TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA) | (1<<TWINT);
    2b5c:	85 ec       	ldi	r24, 0xC5	; 197
    2b5e:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>

    // update twi state
    twi1_state = TWI1_READY;
    2b62:	10 92 e4 02 	sts	0x02E4, r1	; 0x8002e4 <twi1_state>
    2b66:	08 95       	ret

00002b68 <__vector_40>:
}

ISR(TWI1_vect)
{
    2b68:	1f 92       	push	r1
    2b6a:	0f 92       	push	r0
    2b6c:	0f b6       	in	r0, 0x3f	; 63
    2b6e:	0f 92       	push	r0
    2b70:	11 24       	eor	r1, r1
    2b72:	2f 93       	push	r18
    2b74:	3f 93       	push	r19
    2b76:	4f 93       	push	r20
    2b78:	5f 93       	push	r21
    2b7a:	6f 93       	push	r22
    2b7c:	7f 93       	push	r23
    2b7e:	8f 93       	push	r24
    2b80:	9f 93       	push	r25
    2b82:	af 93       	push	r26
    2b84:	bf 93       	push	r27
    2b86:	ef 93       	push	r30
    2b88:	ff 93       	push	r31
    // #define TW_STATUS   (TWSR & TW_STATUS_MASK)
    switch(TWSR1 & TW_STATUS_MASK) //
    2b8a:	80 91 d9 00 	lds	r24, 0x00D9	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    2b8e:	88 7f       	andi	r24, 0xF8	; 248
    2b90:	80 36       	cpi	r24, 0x60	; 96
    2b92:	09 f4       	brne	.+2      	; 0x2b96 <__vector_40+0x2e>
    2b94:	9e c0       	rjmp	.+316    	; 0x2cd2 <__vector_40+0x16a>
    2b96:	78 f5       	brcc	.+94     	; 0x2bf6 <__vector_40+0x8e>
    2b98:	88 32       	cpi	r24, 0x28	; 40
    2b9a:	09 f4       	brne	.+2      	; 0x2b9e <__vector_40+0x36>
    2b9c:	5d c0       	rjmp	.+186    	; 0x2c58 <__vector_40+0xf0>
    2b9e:	90 f4       	brcc	.+36     	; 0x2bc4 <__vector_40+0x5c>
    2ba0:	80 31       	cpi	r24, 0x10	; 16
    2ba2:	09 f4       	brne	.+2      	; 0x2ba6 <__vector_40+0x3e>
    2ba4:	56 c0       	rjmp	.+172    	; 0x2c52 <__vector_40+0xea>
    2ba6:	38 f4       	brcc	.+14     	; 0x2bb6 <__vector_40+0x4e>
    2ba8:	88 23       	and	r24, r24
    2baa:	09 f4       	brne	.+2      	; 0x2bae <__vector_40+0x46>
    2bac:	0a c1       	rjmp	.+532    	; 0x2dc2 <__vector_40+0x25a>
    2bae:	88 30       	cpi	r24, 0x08	; 8
    2bb0:	09 f4       	brne	.+2      	; 0x2bb4 <__vector_40+0x4c>
    2bb2:	4f c0       	rjmp	.+158    	; 0x2c52 <__vector_40+0xea>
    2bb4:	0a c1       	rjmp	.+532    	; 0x2dca <__vector_40+0x262>
    2bb6:	88 31       	cpi	r24, 0x18	; 24
    2bb8:	09 f4       	brne	.+2      	; 0x2bbc <__vector_40+0x54>
    2bba:	4e c0       	rjmp	.+156    	; 0x2c58 <__vector_40+0xf0>
    2bbc:	80 32       	cpi	r24, 0x20	; 32
    2bbe:	09 f4       	brne	.+2      	; 0x2bc2 <__vector_40+0x5a>
    2bc0:	5f c0       	rjmp	.+190    	; 0x2c80 <__vector_40+0x118>
    2bc2:	03 c1       	rjmp	.+518    	; 0x2dca <__vector_40+0x262>
    2bc4:	80 34       	cpi	r24, 0x40	; 64
    2bc6:	09 f4       	brne	.+2      	; 0x2bca <__vector_40+0x62>
    2bc8:	6a c0       	rjmp	.+212    	; 0x2c9e <__vector_40+0x136>
    2bca:	58 f4       	brcc	.+22     	; 0x2be2 <__vector_40+0x7a>
    2bcc:	80 33       	cpi	r24, 0x30	; 48
    2bce:	09 f4       	brne	.+2      	; 0x2bd2 <__vector_40+0x6a>
    2bd0:	57 c0       	rjmp	.+174    	; 0x2c80 <__vector_40+0x118>
    2bd2:	88 33       	cpi	r24, 0x38	; 56
    2bd4:	09 f0       	breq	.+2      	; 0x2bd8 <__vector_40+0x70>
    2bd6:	f9 c0       	rjmp	.+498    	; 0x2dca <__vector_40+0x262>
            twi1_error = TW_MT_DATA_NACK;
            twi1_stop();
            break;
        
        case TW_MT_ARB_LOST: // lost bus arbitration
            twi1_error = TW_MT_ARB_LOST;
    2bd8:	80 93 59 02 	sts	0x0259, r24	; 0x800259 <twi1_error>
            twi1_releaseBus();
    2bdc:	0e 94 ae 15 	call	0x2b5c	; 0x2b5c <twi1_releaseBus>
            break;
    2be0:	f4 c0       	rjmp	.+488    	; 0x2dca <__vector_40+0x262>
}

ISR(TWI1_vect)
{
    // #define TW_STATUS   (TWSR & TW_STATUS_MASK)
    switch(TWSR1 & TW_STATUS_MASK) //
    2be2:	80 35       	cpi	r24, 0x50	; 80
    2be4:	09 f4       	brne	.+2      	; 0x2be8 <__vector_40+0x80>
    2be6:	4f c0       	rjmp	.+158    	; 0x2c86 <__vector_40+0x11e>
    2be8:	88 35       	cpi	r24, 0x58	; 88
    2bea:	09 f4       	brne	.+2      	; 0x2bee <__vector_40+0x86>
    2bec:	5d c0       	rjmp	.+186    	; 0x2ca8 <__vector_40+0x140>
    2bee:	88 34       	cpi	r24, 0x48	; 72
    2bf0:	09 f0       	breq	.+2      	; 0x2bf4 <__vector_40+0x8c>
    2bf2:	eb c0       	rjmp	.+470    	; 0x2dca <__vector_40+0x262>
    2bf4:	e8 c0       	rjmp	.+464    	; 0x2dc6 <__vector_40+0x25e>
    2bf6:	88 39       	cpi	r24, 0x98	; 152
    2bf8:	09 f4       	brne	.+2      	; 0x2bfc <__vector_40+0x94>
    2bfa:	d9 c0       	rjmp	.+434    	; 0x2dae <__vector_40+0x246>
    2bfc:	a8 f4       	brcc	.+42     	; 0x2c28 <__vector_40+0xc0>
    2bfe:	88 37       	cpi	r24, 0x78	; 120
    2c00:	09 f4       	brne	.+2      	; 0x2c04 <__vector_40+0x9c>
    2c02:	67 c0       	rjmp	.+206    	; 0x2cd2 <__vector_40+0x16a>
    2c04:	38 f4       	brcc	.+14     	; 0x2c14 <__vector_40+0xac>
    2c06:	88 36       	cpi	r24, 0x68	; 104
    2c08:	09 f4       	brne	.+2      	; 0x2c0c <__vector_40+0xa4>
    2c0a:	63 c0       	rjmp	.+198    	; 0x2cd2 <__vector_40+0x16a>
    2c0c:	80 37       	cpi	r24, 0x70	; 112
    2c0e:	09 f4       	brne	.+2      	; 0x2c12 <__vector_40+0xaa>
    2c10:	60 c0       	rjmp	.+192    	; 0x2cd2 <__vector_40+0x16a>
    2c12:	db c0       	rjmp	.+438    	; 0x2dca <__vector_40+0x262>
    2c14:	88 38       	cpi	r24, 0x88	; 136
    2c16:	09 f4       	brne	.+2      	; 0x2c1a <__vector_40+0xb2>
    2c18:	ca c0       	rjmp	.+404    	; 0x2dae <__vector_40+0x246>
    2c1a:	80 39       	cpi	r24, 0x90	; 144
    2c1c:	09 f4       	brne	.+2      	; 0x2c20 <__vector_40+0xb8>
    2c1e:	5f c0       	rjmp	.+190    	; 0x2cde <__vector_40+0x176>
    2c20:	80 38       	cpi	r24, 0x80	; 128
    2c22:	09 f0       	breq	.+2      	; 0x2c26 <__vector_40+0xbe>
    2c24:	d2 c0       	rjmp	.+420    	; 0x2dca <__vector_40+0x262>
    2c26:	5b c0       	rjmp	.+182    	; 0x2cde <__vector_40+0x176>
    2c28:	80 3b       	cpi	r24, 0xB0	; 176
    2c2a:	09 f4       	brne	.+2      	; 0x2c2e <__vector_40+0xc6>
    2c2c:	98 c0       	rjmp	.+304    	; 0x2d5e <__vector_40+0x1f6>
    2c2e:	38 f4       	brcc	.+14     	; 0x2c3e <__vector_40+0xd6>
    2c30:	80 3a       	cpi	r24, 0xA0	; 160
    2c32:	09 f4       	brne	.+2      	; 0x2c36 <__vector_40+0xce>
    2c34:	69 c0       	rjmp	.+210    	; 0x2d08 <__vector_40+0x1a0>
    2c36:	88 3a       	cpi	r24, 0xA8	; 168
    2c38:	09 f4       	brne	.+2      	; 0x2c3c <__vector_40+0xd4>
    2c3a:	91 c0       	rjmp	.+290    	; 0x2d5e <__vector_40+0x1f6>
    2c3c:	c6 c0       	rjmp	.+396    	; 0x2dca <__vector_40+0x262>
    2c3e:	80 3c       	cpi	r24, 0xC0	; 192
    2c40:	09 f4       	brne	.+2      	; 0x2c44 <__vector_40+0xdc>
    2c42:	b9 c0       	rjmp	.+370    	; 0x2db6 <__vector_40+0x24e>
    2c44:	88 3c       	cpi	r24, 0xC8	; 200
    2c46:	09 f4       	brne	.+2      	; 0x2c4a <__vector_40+0xe2>
    2c48:	b6 c0       	rjmp	.+364    	; 0x2db6 <__vector_40+0x24e>
    2c4a:	88 3b       	cpi	r24, 0xB8	; 184
    2c4c:	09 f4       	brne	.+2      	; 0x2c50 <__vector_40+0xe8>
    2c4e:	9c c0       	rjmp	.+312    	; 0x2d88 <__vector_40+0x220>
    2c50:	bc c0       	rjmp	.+376    	; 0x2dca <__vector_40+0x262>
    {
        // All Master
        case TW_START:     // sent start condition
        case TW_REP_START: // sent repeated start condition
            // copy device address and r/w bit to output register and ack
            TWDR1 = twi1_slarw;
    2c52:	80 91 e3 02 	lds	r24, 0x02E3	; 0x8002e3 <twi1_slarw>
    2c56:	10 c0       	rjmp	.+32     	; 0x2c78 <__vector_40+0x110>

        // Master Transmitter
        case TW_MT_SLA_ACK:  // slave receiver acked address
        case TW_MT_DATA_ACK: // slave receiver acked data
            // if there is data to send, send it, otherwise stop 
            if(twi1_masterBufferIndex < twi1_masterBufferLength)
    2c58:	90 91 c0 02 	lds	r25, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    2c5c:	80 91 bf 02 	lds	r24, 0x02BF	; 0x8002bf <twi1_masterBufferLength>
    2c60:	98 17       	cp	r25, r24
    2c62:	70 f5       	brcc	.+92     	; 0x2cc0 <__vector_40+0x158>
            {
                // copy data to output register and ack
                TWDR1 = twi1_masterBuffer[twi1_masterBufferIndex++];
    2c64:	e0 91 c0 02 	lds	r30, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    2c68:	81 e0       	ldi	r24, 0x01	; 1
    2c6a:	8e 0f       	add	r24, r30
    2c6c:	80 93 c0 02 	sts	0x02C0, r24	; 0x8002c0 <twi1_masterBufferIndex>
    2c70:	f0 e0       	ldi	r31, 0x00	; 0
    2c72:	ef 53       	subi	r30, 0x3F	; 63
    2c74:	fd 4f       	sbci	r31, 0xFD	; 253
    2c76:	80 81       	ld	r24, Z
    2c78:	80 93 db 00 	sts	0x00DB, r24	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
void twi1_reply(uint8_t ack)
{
    // transmit master read ready signal, with or without ack
    if(ack)
    {
        TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    2c7c:	85 ec       	ldi	r24, 0xC5	; 197
    2c7e:	98 c0       	rjmp	.+304    	; 0x2db0 <__vector_40+0x248>
            twi1_error = TW_MT_SLA_NACK;
            twi1_stop();
            break;
        
        case TW_MT_DATA_NACK: // data sent, nack received
            twi1_error = TW_MT_DATA_NACK;
    2c80:	80 93 59 02 	sts	0x0259, r24	; 0x800259 <twi1_error>
    2c84:	a0 c0       	rjmp	.+320    	; 0x2dc6 <__vector_40+0x25e>
            break;

        // Master Receiver
        case TW_MR_DATA_ACK: // data received, ack sent
            // put byte into buffer
            twi1_masterBuffer[twi1_masterBufferIndex++] = TWDR1;
    2c86:	e0 91 c0 02 	lds	r30, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    2c8a:	81 e0       	ldi	r24, 0x01	; 1
    2c8c:	8e 0f       	add	r24, r30
    2c8e:	80 93 c0 02 	sts	0x02C0, r24	; 0x8002c0 <twi1_masterBufferIndex>
    2c92:	80 91 db 00 	lds	r24, 0x00DB	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
    2c96:	f0 e0       	ldi	r31, 0x00	; 0
    2c98:	ef 53       	subi	r30, 0x3F	; 63
    2c9a:	fd 4f       	sbci	r31, 0xFD	; 253
    2c9c:	80 83       	st	Z, r24
        case TW_MR_SLA_ACK:  // address sent, ack received
            // ack if more bytes are expected, otherwise nack
            if(twi1_masterBufferIndex < twi1_masterBufferLength)
    2c9e:	90 91 c0 02 	lds	r25, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    2ca2:	80 91 bf 02 	lds	r24, 0x02BF	; 0x8002bf <twi1_masterBufferLength>
    2ca6:	80 c0       	rjmp	.+256    	; 0x2da8 <__vector_40+0x240>
            }
            break;
            
        case TW_MR_DATA_NACK: // data received, nack sent
            // put final byte into buffer
            twi1_masterBuffer[twi1_masterBufferIndex++] = TWDR1;
    2ca8:	e0 91 c0 02 	lds	r30, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    2cac:	81 e0       	ldi	r24, 0x01	; 1
    2cae:	8e 0f       	add	r24, r30
    2cb0:	80 93 c0 02 	sts	0x02C0, r24	; 0x8002c0 <twi1_masterBufferIndex>
    2cb4:	80 91 db 00 	lds	r24, 0x00DB	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
    2cb8:	f0 e0       	ldi	r31, 0x00	; 0
    2cba:	ef 53       	subi	r30, 0x3F	; 63
    2cbc:	fd 4f       	sbci	r31, 0xFD	; 253
    2cbe:	80 83       	st	Z, r24
            if (twi1_sendStop)
    2cc0:	80 91 e2 02 	lds	r24, 0x02E2	; 0x8002e2 <twi1_sendStop>
    2cc4:	81 11       	cpse	r24, r1
    2cc6:	7f c0       	rjmp	.+254    	; 0x2dc6 <__vector_40+0x25e>
                twi1_stop();
            else 
            {
                twi1_inRepStart = true;	// we're gonna send the START
    2cc8:	81 e0       	ldi	r24, 0x01	; 1
    2cca:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <twi1_inRepStart>
                // don't enable the interrupt. We'll generate the start, but we 
                // avoid handling the interrupt until we're in the next transaction,
                // at the point where we would normally issue the start.
                TWCR1 = (1<<TWINT) | (1<<TWSTA)| (1<<TWEN) ;
    2cce:	84 ea       	ldi	r24, 0xA4	; 164
    2cd0:	73 c0       	rjmp	.+230    	; 0x2db8 <__vector_40+0x250>
        case TW_SR_SLA_ACK:   // addressed, returned ack
        case TW_SR_GCALL_ACK: // addressed generally, returned ack
        case TW_SR_ARB_LOST_SLA_ACK:   // lost arbitration, returned ack
        case TW_SR_ARB_LOST_GCALL_ACK: // lost arbitration, returned ack
            // enter slave receiver mode
            twi1_state = TWI1_SRX;
    2cd2:	83 e0       	ldi	r24, 0x03	; 3
    2cd4:	80 93 e4 02 	sts	0x02E4, r24	; 0x8002e4 <twi1_state>
            // indicate that rx buffer can be overwritten and ack
            twi1_rxBufferIndex = 0;
    2cd8:	10 92 5a 02 	sts	0x025A, r1	; 0x80025a <twi1_rxBufferIndex>
    2cdc:	cf cf       	rjmp	.-98     	; 0x2c7c <__vector_40+0x114>
            break;
        
        case TW_SR_DATA_ACK:       // data received, returned ack
        case TW_SR_GCALL_DATA_ACK: // data received generally, returned ack
            // if there is still room in the rx buffer
            if(twi1_rxBufferIndex < TWI1_BUFFER_LENGTH)
    2cde:	80 91 5a 02 	lds	r24, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    2ce2:	80 32       	cpi	r24, 0x20	; 32
    2ce4:	08 f0       	brcs	.+2      	; 0x2ce8 <__vector_40+0x180>
    2ce6:	63 c0       	rjmp	.+198    	; 0x2dae <__vector_40+0x246>
            {
                // put byte in buffer and ack
                twi1_rxBuffer[twi1_rxBufferIndex++] = TWDR1;
    2ce8:	e0 91 5b 02 	lds	r30, 0x025B	; 0x80025b <twi1_rxBuffer>
    2cec:	f0 91 5c 02 	lds	r31, 0x025C	; 0x80025c <twi1_rxBuffer+0x1>
    2cf0:	80 91 5a 02 	lds	r24, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    2cf4:	91 e0       	ldi	r25, 0x01	; 1
    2cf6:	98 0f       	add	r25, r24
    2cf8:	90 93 5a 02 	sts	0x025A, r25	; 0x80025a <twi1_rxBufferIndex>
    2cfc:	90 91 db 00 	lds	r25, 0x00DB	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
    2d00:	e8 0f       	add	r30, r24
    2d02:	f1 1d       	adc	r31, r1
    2d04:	90 83       	st	Z, r25
    2d06:	ba cf       	rjmp	.-140    	; 0x2c7c <__vector_40+0x114>
            }
            break;

        case TW_SR_STOP: // stop or repeated start condition received
            // ack future responses and leave slave receiver state
            twi1_releaseBus();
    2d08:	0e 94 ae 15 	call	0x2b5c	; 0x2b5c <twi1_releaseBus>
            // put a null char after data if there's room
            if(twi1_rxBufferIndex < TWI1_BUFFER_LENGTH)
    2d0c:	20 91 5a 02 	lds	r18, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    2d10:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <twi1_rxBuffer>
    2d14:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <twi1_rxBuffer+0x1>
    2d18:	20 32       	cpi	r18, 0x20	; 32
    2d1a:	30 f4       	brcc	.+12     	; 0x2d28 <__vector_40+0x1c0>
            {
                twi1_rxBuffer[twi1_rxBufferIndex] = '\0';
    2d1c:	20 91 5a 02 	lds	r18, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    2d20:	fc 01       	movw	r30, r24
    2d22:	e2 0f       	add	r30, r18
    2d24:	f1 1d       	adc	r31, r1
    2d26:	10 82       	st	Z, r1
            }
            // callback to user defined callback
            twi1_onSlaveReceive(twi1_rxBuffer, twi1_rxBufferIndex);
    2d28:	60 91 5a 02 	lds	r22, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    2d2c:	70 e0       	ldi	r23, 0x00	; 0
    2d2e:	e0 91 12 01 	lds	r30, 0x0112	; 0x800112 <twi1_onSlaveReceive>
    2d32:	f0 91 13 01 	lds	r31, 0x0113	; 0x800113 <twi1_onSlaveReceive+0x1>
    2d36:	09 95       	icall
            // assume user has the rx buffer so we can swap to the other twi1_rxBuffer and reset the index
            if (twi1_rxBuffer == twi1_rxBufferA) 
    2d38:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <twi1_rxBuffer>
    2d3c:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <twi1_rxBuffer+0x1>
    2d40:	8d 57       	subi	r24, 0x7D	; 125
    2d42:	92 40       	sbci	r25, 0x02	; 2
    2d44:	19 f4       	brne	.+6      	; 0x2d4c <__vector_40+0x1e4>
            {
                twi1_rxBuffer = twi1_rxBufferB;
    2d46:	8d e5       	ldi	r24, 0x5D	; 93
    2d48:	92 e0       	ldi	r25, 0x02	; 2
    2d4a:	02 c0       	rjmp	.+4      	; 0x2d50 <__vector_40+0x1e8>
            }
            else
            {
                twi1_rxBuffer = twi1_rxBufferA;
    2d4c:	8d e7       	ldi	r24, 0x7D	; 125
    2d4e:	92 e0       	ldi	r25, 0x02	; 2
    2d50:	90 93 5c 02 	sts	0x025C, r25	; 0x80025c <twi1_rxBuffer+0x1>
    2d54:	80 93 5b 02 	sts	0x025B, r24	; 0x80025b <twi1_rxBuffer>
            }
            twi1_rxBufferIndex = 0;
    2d58:	10 92 5a 02 	sts	0x025A, r1	; 0x80025a <twi1_rxBufferIndex>
            break;
    2d5c:	36 c0       	rjmp	.+108    	; 0x2dca <__vector_40+0x262>
        
        // Slave Transmitter
        case TW_ST_SLA_ACK:          // addressed, returned ack
        case TW_ST_ARB_LOST_SLA_ACK: // arbitration lost, returned ack
            // enter slave transmitter mode
            twi1_state = TWI1_STX;
    2d5e:	84 e0       	ldi	r24, 0x04	; 4
    2d60:	80 93 e4 02 	sts	0x02E4, r24	; 0x8002e4 <twi1_state>
            // ready the tx buffer index for iteration
            twi1_txBufferIndex = 0;
    2d64:	10 92 9e 02 	sts	0x029E, r1	; 0x80029e <twi1_txBufferIndex>
            // set tx buffer length to be zero, to verify if user changes it
            twi1_txBufferLength = 0;
    2d68:	10 92 9d 02 	sts	0x029D, r1	; 0x80029d <twi1_txBufferLength>
            // request for txBuffer to be filled and length to be set
            // note: user must call twi1_transmit(bytes, length) to do this
            twi1_onSlaveTransmit();
    2d6c:	e0 91 14 01 	lds	r30, 0x0114	; 0x800114 <twi1_onSlaveTransmit>
    2d70:	f0 91 15 01 	lds	r31, 0x0115	; 0x800115 <twi1_onSlaveTransmit+0x1>
    2d74:	09 95       	icall
            // if they didn't change buffer & length, initialize it
            if(0 == twi1_txBufferLength)
    2d76:	80 91 9d 02 	lds	r24, 0x029D	; 0x80029d <twi1_txBufferLength>
    2d7a:	81 11       	cpse	r24, r1
    2d7c:	05 c0       	rjmp	.+10     	; 0x2d88 <__vector_40+0x220>
            {
                twi1_txBufferLength = 1;
    2d7e:	81 e0       	ldi	r24, 0x01	; 1
    2d80:	80 93 9d 02 	sts	0x029D, r24	; 0x80029d <twi1_txBufferLength>
                twi1_txBuffer[0] = 0x00;
    2d84:	10 92 9f 02 	sts	0x029F, r1	; 0x80029f <twi1_txBuffer>
            }
            // transmit first byte from buffer, fall
        case TW_ST_DATA_ACK: // byte sent, ack returned
            // copy data to output register
            TWDR1 = twi1_txBuffer[twi1_txBufferIndex++];
    2d88:	e0 91 9e 02 	lds	r30, 0x029E	; 0x80029e <twi1_txBufferIndex>
    2d8c:	81 e0       	ldi	r24, 0x01	; 1
    2d8e:	8e 0f       	add	r24, r30
    2d90:	80 93 9e 02 	sts	0x029E, r24	; 0x80029e <twi1_txBufferIndex>
    2d94:	f0 e0       	ldi	r31, 0x00	; 0
    2d96:	e1 56       	subi	r30, 0x61	; 97
    2d98:	fd 4f       	sbci	r31, 0xFD	; 253
    2d9a:	80 81       	ld	r24, Z
    2d9c:	80 93 db 00 	sts	0x00DB, r24	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
            // if there is more to send, ack, otherwise nack
            if(twi1_txBufferIndex < twi1_txBufferLength)
    2da0:	90 91 9e 02 	lds	r25, 0x029E	; 0x80029e <twi1_txBufferIndex>
    2da4:	80 91 9d 02 	lds	r24, 0x029D	; 0x80029d <twi1_txBufferLength>
    2da8:	98 17       	cp	r25, r24
    2daa:	08 f4       	brcc	.+2      	; 0x2dae <__vector_40+0x246>
    2dac:	67 cf       	rjmp	.-306    	; 0x2c7c <__vector_40+0x114>
    {
        TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    }
    else
    {
        TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT);
    2dae:	85 e8       	ldi	r24, 0x85	; 133
    2db0:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
    2db4:	0a c0       	rjmp	.+20     	; 0x2dca <__vector_40+0x262>
void twi1_reply(uint8_t ack)
{
    // transmit master read ready signal, with or without ack
    if(ack)
    {
        TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    2db6:	85 ec       	ldi	r24, 0xC5	; 197
    2db8:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
        case TW_ST_DATA_NACK: // received nack, we are done 
        case TW_ST_LAST_DATA: // received ack, but we are done already!
            // ack future responses
            twi1_reply(1);
            // leave slave receiver state
            twi1_state = TWI1_READY;
    2dbc:	10 92 e4 02 	sts	0x02E4, r1	; 0x8002e4 <twi1_state>
            break;
    2dc0:	04 c0       	rjmp	.+8      	; 0x2dca <__vector_40+0x262>
        // All
        case TW_NO_INFO:   // no state information
            break;
        
        case TW_BUS_ERROR: // bus error, illegal stop/start
            twi1_error = TW_BUS_ERROR;
    2dc2:	10 92 59 02 	sts	0x0259, r1	; 0x800259 <twi1_error>
            twi1_stop();
    2dc6:	0e 94 a4 15 	call	0x2b48	; 0x2b48 <twi1_stop>
            break;
    }
}
    2dca:	ff 91       	pop	r31
    2dcc:	ef 91       	pop	r30
    2dce:	bf 91       	pop	r27
    2dd0:	af 91       	pop	r26
    2dd2:	9f 91       	pop	r25
    2dd4:	8f 91       	pop	r24
    2dd6:	7f 91       	pop	r23
    2dd8:	6f 91       	pop	r22
    2dda:	5f 91       	pop	r21
    2ddc:	4f 91       	pop	r20
    2dde:	3f 91       	pop	r19
    2de0:	2f 91       	pop	r18
    2de2:	0f 90       	pop	r0
    2de4:	0f be       	out	0x3f, r0	; 63
    2de6:	0f 90       	pop	r0
    2de8:	1f 90       	pop	r1
    2dea:	18 95       	reti

00002dec <__divmodhi4>:
    2dec:	97 fb       	bst	r25, 7
    2dee:	07 2e       	mov	r0, r23
    2df0:	16 f4       	brtc	.+4      	; 0x2df6 <__divmodhi4+0xa>
    2df2:	00 94       	com	r0
    2df4:	07 d0       	rcall	.+14     	; 0x2e04 <__divmodhi4_neg1>
    2df6:	77 fd       	sbrc	r23, 7
    2df8:	09 d0       	rcall	.+18     	; 0x2e0c <__divmodhi4_neg2>
    2dfa:	0e 94 2c 17 	call	0x2e58	; 0x2e58 <__udivmodhi4>
    2dfe:	07 fc       	sbrc	r0, 7
    2e00:	05 d0       	rcall	.+10     	; 0x2e0c <__divmodhi4_neg2>
    2e02:	3e f4       	brtc	.+14     	; 0x2e12 <__divmodhi4_exit>

00002e04 <__divmodhi4_neg1>:
    2e04:	90 95       	com	r25
    2e06:	81 95       	neg	r24
    2e08:	9f 4f       	sbci	r25, 0xFF	; 255
    2e0a:	08 95       	ret

00002e0c <__divmodhi4_neg2>:
    2e0c:	70 95       	com	r23
    2e0e:	61 95       	neg	r22
    2e10:	7f 4f       	sbci	r23, 0xFF	; 255

00002e12 <__divmodhi4_exit>:
    2e12:	08 95       	ret

00002e14 <__udivmodsi4>:
    2e14:	a1 e2       	ldi	r26, 0x21	; 33
    2e16:	1a 2e       	mov	r1, r26
    2e18:	aa 1b       	sub	r26, r26
    2e1a:	bb 1b       	sub	r27, r27
    2e1c:	fd 01       	movw	r30, r26
    2e1e:	0d c0       	rjmp	.+26     	; 0x2e3a <__udivmodsi4_ep>

00002e20 <__udivmodsi4_loop>:
    2e20:	aa 1f       	adc	r26, r26
    2e22:	bb 1f       	adc	r27, r27
    2e24:	ee 1f       	adc	r30, r30
    2e26:	ff 1f       	adc	r31, r31
    2e28:	a2 17       	cp	r26, r18
    2e2a:	b3 07       	cpc	r27, r19
    2e2c:	e4 07       	cpc	r30, r20
    2e2e:	f5 07       	cpc	r31, r21
    2e30:	20 f0       	brcs	.+8      	; 0x2e3a <__udivmodsi4_ep>
    2e32:	a2 1b       	sub	r26, r18
    2e34:	b3 0b       	sbc	r27, r19
    2e36:	e4 0b       	sbc	r30, r20
    2e38:	f5 0b       	sbc	r31, r21

00002e3a <__udivmodsi4_ep>:
    2e3a:	66 1f       	adc	r22, r22
    2e3c:	77 1f       	adc	r23, r23
    2e3e:	88 1f       	adc	r24, r24
    2e40:	99 1f       	adc	r25, r25
    2e42:	1a 94       	dec	r1
    2e44:	69 f7       	brne	.-38     	; 0x2e20 <__udivmodsi4_loop>
    2e46:	60 95       	com	r22
    2e48:	70 95       	com	r23
    2e4a:	80 95       	com	r24
    2e4c:	90 95       	com	r25
    2e4e:	9b 01       	movw	r18, r22
    2e50:	ac 01       	movw	r20, r24
    2e52:	bd 01       	movw	r22, r26
    2e54:	cf 01       	movw	r24, r30
    2e56:	08 95       	ret

00002e58 <__udivmodhi4>:
    2e58:	aa 1b       	sub	r26, r26
    2e5a:	bb 1b       	sub	r27, r27
    2e5c:	51 e1       	ldi	r21, 0x11	; 17
    2e5e:	07 c0       	rjmp	.+14     	; 0x2e6e <__udivmodhi4_ep>

00002e60 <__udivmodhi4_loop>:
    2e60:	aa 1f       	adc	r26, r26
    2e62:	bb 1f       	adc	r27, r27
    2e64:	a6 17       	cp	r26, r22
    2e66:	b7 07       	cpc	r27, r23
    2e68:	10 f0       	brcs	.+4      	; 0x2e6e <__udivmodhi4_ep>
    2e6a:	a6 1b       	sub	r26, r22
    2e6c:	b7 0b       	sbc	r27, r23

00002e6e <__udivmodhi4_ep>:
    2e6e:	88 1f       	adc	r24, r24
    2e70:	99 1f       	adc	r25, r25
    2e72:	5a 95       	dec	r21
    2e74:	a9 f7       	brne	.-22     	; 0x2e60 <__udivmodhi4_loop>
    2e76:	80 95       	com	r24
    2e78:	90 95       	com	r25
    2e7a:	bc 01       	movw	r22, r24
    2e7c:	cd 01       	movw	r24, r26
    2e7e:	08 95       	ret

00002e80 <fgetc>:
    2e80:	cf 93       	push	r28
    2e82:	df 93       	push	r29
    2e84:	ec 01       	movw	r28, r24
    2e86:	2b 81       	ldd	r18, Y+3	; 0x03
    2e88:	20 ff       	sbrs	r18, 0
    2e8a:	33 c0       	rjmp	.+102    	; 0x2ef2 <fgetc+0x72>
    2e8c:	26 ff       	sbrs	r18, 6
    2e8e:	0a c0       	rjmp	.+20     	; 0x2ea4 <fgetc+0x24>
    2e90:	2f 7b       	andi	r18, 0xBF	; 191
    2e92:	2b 83       	std	Y+3, r18	; 0x03
    2e94:	8e 81       	ldd	r24, Y+6	; 0x06
    2e96:	9f 81       	ldd	r25, Y+7	; 0x07
    2e98:	01 96       	adiw	r24, 0x01	; 1
    2e9a:	9f 83       	std	Y+7, r25	; 0x07
    2e9c:	8e 83       	std	Y+6, r24	; 0x06
    2e9e:	8a 81       	ldd	r24, Y+2	; 0x02
    2ea0:	90 e0       	ldi	r25, 0x00	; 0
    2ea2:	29 c0       	rjmp	.+82     	; 0x2ef6 <fgetc+0x76>
    2ea4:	22 ff       	sbrs	r18, 2
    2ea6:	0f c0       	rjmp	.+30     	; 0x2ec6 <fgetc+0x46>
    2ea8:	e8 81       	ld	r30, Y
    2eaa:	f9 81       	ldd	r31, Y+1	; 0x01
    2eac:	80 81       	ld	r24, Z
    2eae:	08 2e       	mov	r0, r24
    2eb0:	00 0c       	add	r0, r0
    2eb2:	99 0b       	sbc	r25, r25
    2eb4:	00 97       	sbiw	r24, 0x00	; 0
    2eb6:	19 f4       	brne	.+6      	; 0x2ebe <fgetc+0x3e>
    2eb8:	20 62       	ori	r18, 0x20	; 32
    2eba:	2b 83       	std	Y+3, r18	; 0x03
    2ebc:	1a c0       	rjmp	.+52     	; 0x2ef2 <fgetc+0x72>
    2ebe:	31 96       	adiw	r30, 0x01	; 1
    2ec0:	f9 83       	std	Y+1, r31	; 0x01
    2ec2:	e8 83       	st	Y, r30
    2ec4:	0e c0       	rjmp	.+28     	; 0x2ee2 <fgetc+0x62>
    2ec6:	ea 85       	ldd	r30, Y+10	; 0x0a
    2ec8:	fb 85       	ldd	r31, Y+11	; 0x0b
    2eca:	09 95       	icall
    2ecc:	97 ff       	sbrs	r25, 7
    2ece:	09 c0       	rjmp	.+18     	; 0x2ee2 <fgetc+0x62>
    2ed0:	2b 81       	ldd	r18, Y+3	; 0x03
    2ed2:	01 96       	adiw	r24, 0x01	; 1
    2ed4:	11 f0       	breq	.+4      	; 0x2eda <fgetc+0x5a>
    2ed6:	80 e2       	ldi	r24, 0x20	; 32
    2ed8:	01 c0       	rjmp	.+2      	; 0x2edc <fgetc+0x5c>
    2eda:	80 e1       	ldi	r24, 0x10	; 16
    2edc:	82 2b       	or	r24, r18
    2ede:	8b 83       	std	Y+3, r24	; 0x03
    2ee0:	08 c0       	rjmp	.+16     	; 0x2ef2 <fgetc+0x72>
    2ee2:	2e 81       	ldd	r18, Y+6	; 0x06
    2ee4:	3f 81       	ldd	r19, Y+7	; 0x07
    2ee6:	2f 5f       	subi	r18, 0xFF	; 255
    2ee8:	3f 4f       	sbci	r19, 0xFF	; 255
    2eea:	3f 83       	std	Y+7, r19	; 0x07
    2eec:	2e 83       	std	Y+6, r18	; 0x06
    2eee:	99 27       	eor	r25, r25
    2ef0:	02 c0       	rjmp	.+4      	; 0x2ef6 <fgetc+0x76>
    2ef2:	8f ef       	ldi	r24, 0xFF	; 255
    2ef4:	9f ef       	ldi	r25, 0xFF	; 255
    2ef6:	df 91       	pop	r29
    2ef8:	cf 91       	pop	r28
    2efa:	08 95       	ret

00002efc <printf>:
    2efc:	a0 e0       	ldi	r26, 0x00	; 0
    2efe:	b0 e0       	ldi	r27, 0x00	; 0
    2f00:	e4 e8       	ldi	r30, 0x84	; 132
    2f02:	f7 e1       	ldi	r31, 0x17	; 23
    2f04:	0c 94 74 1a 	jmp	0x34e8	; 0x34e8 <__prologue_saves__+0x20>
    2f08:	ae 01       	movw	r20, r28
    2f0a:	4b 5f       	subi	r20, 0xFB	; 251
    2f0c:	5f 4f       	sbci	r21, 0xFF	; 255
    2f0e:	fa 01       	movw	r30, r20
    2f10:	61 91       	ld	r22, Z+
    2f12:	71 91       	ld	r23, Z+
    2f14:	af 01       	movw	r20, r30
    2f16:	80 91 be 03 	lds	r24, 0x03BE	; 0x8003be <__iob+0x2>
    2f1a:	90 91 bf 03 	lds	r25, 0x03BF	; 0x8003bf <__iob+0x3>
    2f1e:	0e 94 94 17 	call	0x2f28	; 0x2f28 <vfprintf>
    2f22:	e2 e0       	ldi	r30, 0x02	; 2
    2f24:	0c 94 90 1a 	jmp	0x3520	; 0x3520 <__epilogue_restores__+0x20>

00002f28 <vfprintf>:
    2f28:	ab e0       	ldi	r26, 0x0B	; 11
    2f2a:	b0 e0       	ldi	r27, 0x00	; 0
    2f2c:	ea e9       	ldi	r30, 0x9A	; 154
    2f2e:	f7 e1       	ldi	r31, 0x17	; 23
    2f30:	0c 94 64 1a 	jmp	0x34c8	; 0x34c8 <__prologue_saves__>
    2f34:	6c 01       	movw	r12, r24
    2f36:	7b 01       	movw	r14, r22
    2f38:	8a 01       	movw	r16, r20
    2f3a:	fc 01       	movw	r30, r24
    2f3c:	17 82       	std	Z+7, r1	; 0x07
    2f3e:	16 82       	std	Z+6, r1	; 0x06
    2f40:	83 81       	ldd	r24, Z+3	; 0x03
    2f42:	81 ff       	sbrs	r24, 1
    2f44:	cc c1       	rjmp	.+920    	; 0x32de <vfprintf+0x3b6>
    2f46:	ce 01       	movw	r24, r28
    2f48:	01 96       	adiw	r24, 0x01	; 1
    2f4a:	3c 01       	movw	r6, r24
    2f4c:	f6 01       	movw	r30, r12
    2f4e:	93 81       	ldd	r25, Z+3	; 0x03
    2f50:	f7 01       	movw	r30, r14
    2f52:	93 fd       	sbrc	r25, 3
    2f54:	85 91       	lpm	r24, Z+
    2f56:	93 ff       	sbrs	r25, 3
    2f58:	81 91       	ld	r24, Z+
    2f5a:	7f 01       	movw	r14, r30
    2f5c:	88 23       	and	r24, r24
    2f5e:	09 f4       	brne	.+2      	; 0x2f62 <vfprintf+0x3a>
    2f60:	ba c1       	rjmp	.+884    	; 0x32d6 <vfprintf+0x3ae>
    2f62:	85 32       	cpi	r24, 0x25	; 37
    2f64:	39 f4       	brne	.+14     	; 0x2f74 <vfprintf+0x4c>
    2f66:	93 fd       	sbrc	r25, 3
    2f68:	85 91       	lpm	r24, Z+
    2f6a:	93 ff       	sbrs	r25, 3
    2f6c:	81 91       	ld	r24, Z+
    2f6e:	7f 01       	movw	r14, r30
    2f70:	85 32       	cpi	r24, 0x25	; 37
    2f72:	29 f4       	brne	.+10     	; 0x2f7e <vfprintf+0x56>
    2f74:	b6 01       	movw	r22, r12
    2f76:	90 e0       	ldi	r25, 0x00	; 0
    2f78:	0e 94 8b 19 	call	0x3316	; 0x3316 <fputc>
    2f7c:	e7 cf       	rjmp	.-50     	; 0x2f4c <vfprintf+0x24>
    2f7e:	91 2c       	mov	r9, r1
    2f80:	21 2c       	mov	r2, r1
    2f82:	31 2c       	mov	r3, r1
    2f84:	ff e1       	ldi	r31, 0x1F	; 31
    2f86:	f3 15       	cp	r31, r3
    2f88:	d8 f0       	brcs	.+54     	; 0x2fc0 <vfprintf+0x98>
    2f8a:	8b 32       	cpi	r24, 0x2B	; 43
    2f8c:	79 f0       	breq	.+30     	; 0x2fac <vfprintf+0x84>
    2f8e:	38 f4       	brcc	.+14     	; 0x2f9e <vfprintf+0x76>
    2f90:	80 32       	cpi	r24, 0x20	; 32
    2f92:	79 f0       	breq	.+30     	; 0x2fb2 <vfprintf+0x8a>
    2f94:	83 32       	cpi	r24, 0x23	; 35
    2f96:	a1 f4       	brne	.+40     	; 0x2fc0 <vfprintf+0x98>
    2f98:	23 2d       	mov	r18, r3
    2f9a:	20 61       	ori	r18, 0x10	; 16
    2f9c:	1d c0       	rjmp	.+58     	; 0x2fd8 <vfprintf+0xb0>
    2f9e:	8d 32       	cpi	r24, 0x2D	; 45
    2fa0:	61 f0       	breq	.+24     	; 0x2fba <vfprintf+0x92>
    2fa2:	80 33       	cpi	r24, 0x30	; 48
    2fa4:	69 f4       	brne	.+26     	; 0x2fc0 <vfprintf+0x98>
    2fa6:	23 2d       	mov	r18, r3
    2fa8:	21 60       	ori	r18, 0x01	; 1
    2faa:	16 c0       	rjmp	.+44     	; 0x2fd8 <vfprintf+0xb0>
    2fac:	83 2d       	mov	r24, r3
    2fae:	82 60       	ori	r24, 0x02	; 2
    2fb0:	38 2e       	mov	r3, r24
    2fb2:	e3 2d       	mov	r30, r3
    2fb4:	e4 60       	ori	r30, 0x04	; 4
    2fb6:	3e 2e       	mov	r3, r30
    2fb8:	2a c0       	rjmp	.+84     	; 0x300e <vfprintf+0xe6>
    2fba:	f3 2d       	mov	r31, r3
    2fbc:	f8 60       	ori	r31, 0x08	; 8
    2fbe:	1d c0       	rjmp	.+58     	; 0x2ffa <vfprintf+0xd2>
    2fc0:	37 fc       	sbrc	r3, 7
    2fc2:	2d c0       	rjmp	.+90     	; 0x301e <vfprintf+0xf6>
    2fc4:	20 ed       	ldi	r18, 0xD0	; 208
    2fc6:	28 0f       	add	r18, r24
    2fc8:	2a 30       	cpi	r18, 0x0A	; 10
    2fca:	40 f0       	brcs	.+16     	; 0x2fdc <vfprintf+0xb4>
    2fcc:	8e 32       	cpi	r24, 0x2E	; 46
    2fce:	b9 f4       	brne	.+46     	; 0x2ffe <vfprintf+0xd6>
    2fd0:	36 fc       	sbrc	r3, 6
    2fd2:	81 c1       	rjmp	.+770    	; 0x32d6 <vfprintf+0x3ae>
    2fd4:	23 2d       	mov	r18, r3
    2fd6:	20 64       	ori	r18, 0x40	; 64
    2fd8:	32 2e       	mov	r3, r18
    2fda:	19 c0       	rjmp	.+50     	; 0x300e <vfprintf+0xe6>
    2fdc:	36 fe       	sbrs	r3, 6
    2fde:	06 c0       	rjmp	.+12     	; 0x2fec <vfprintf+0xc4>
    2fe0:	8a e0       	ldi	r24, 0x0A	; 10
    2fe2:	98 9e       	mul	r9, r24
    2fe4:	20 0d       	add	r18, r0
    2fe6:	11 24       	eor	r1, r1
    2fe8:	92 2e       	mov	r9, r18
    2fea:	11 c0       	rjmp	.+34     	; 0x300e <vfprintf+0xe6>
    2fec:	ea e0       	ldi	r30, 0x0A	; 10
    2fee:	2e 9e       	mul	r2, r30
    2ff0:	20 0d       	add	r18, r0
    2ff2:	11 24       	eor	r1, r1
    2ff4:	22 2e       	mov	r2, r18
    2ff6:	f3 2d       	mov	r31, r3
    2ff8:	f0 62       	ori	r31, 0x20	; 32
    2ffa:	3f 2e       	mov	r3, r31
    2ffc:	08 c0       	rjmp	.+16     	; 0x300e <vfprintf+0xe6>
    2ffe:	8c 36       	cpi	r24, 0x6C	; 108
    3000:	21 f4       	brne	.+8      	; 0x300a <vfprintf+0xe2>
    3002:	83 2d       	mov	r24, r3
    3004:	80 68       	ori	r24, 0x80	; 128
    3006:	38 2e       	mov	r3, r24
    3008:	02 c0       	rjmp	.+4      	; 0x300e <vfprintf+0xe6>
    300a:	88 36       	cpi	r24, 0x68	; 104
    300c:	41 f4       	brne	.+16     	; 0x301e <vfprintf+0xf6>
    300e:	f7 01       	movw	r30, r14
    3010:	93 fd       	sbrc	r25, 3
    3012:	85 91       	lpm	r24, Z+
    3014:	93 ff       	sbrs	r25, 3
    3016:	81 91       	ld	r24, Z+
    3018:	7f 01       	movw	r14, r30
    301a:	81 11       	cpse	r24, r1
    301c:	b3 cf       	rjmp	.-154    	; 0x2f84 <vfprintf+0x5c>
    301e:	98 2f       	mov	r25, r24
    3020:	9f 7d       	andi	r25, 0xDF	; 223
    3022:	95 54       	subi	r25, 0x45	; 69
    3024:	93 30       	cpi	r25, 0x03	; 3
    3026:	28 f4       	brcc	.+10     	; 0x3032 <vfprintf+0x10a>
    3028:	0c 5f       	subi	r16, 0xFC	; 252
    302a:	1f 4f       	sbci	r17, 0xFF	; 255
    302c:	9f e3       	ldi	r25, 0x3F	; 63
    302e:	99 83       	std	Y+1, r25	; 0x01
    3030:	0d c0       	rjmp	.+26     	; 0x304c <vfprintf+0x124>
    3032:	83 36       	cpi	r24, 0x63	; 99
    3034:	31 f0       	breq	.+12     	; 0x3042 <vfprintf+0x11a>
    3036:	83 37       	cpi	r24, 0x73	; 115
    3038:	71 f0       	breq	.+28     	; 0x3056 <vfprintf+0x12e>
    303a:	83 35       	cpi	r24, 0x53	; 83
    303c:	09 f0       	breq	.+2      	; 0x3040 <vfprintf+0x118>
    303e:	59 c0       	rjmp	.+178    	; 0x30f2 <vfprintf+0x1ca>
    3040:	21 c0       	rjmp	.+66     	; 0x3084 <vfprintf+0x15c>
    3042:	f8 01       	movw	r30, r16
    3044:	80 81       	ld	r24, Z
    3046:	89 83       	std	Y+1, r24	; 0x01
    3048:	0e 5f       	subi	r16, 0xFE	; 254
    304a:	1f 4f       	sbci	r17, 0xFF	; 255
    304c:	88 24       	eor	r8, r8
    304e:	83 94       	inc	r8
    3050:	91 2c       	mov	r9, r1
    3052:	53 01       	movw	r10, r6
    3054:	13 c0       	rjmp	.+38     	; 0x307c <vfprintf+0x154>
    3056:	28 01       	movw	r4, r16
    3058:	f2 e0       	ldi	r31, 0x02	; 2
    305a:	4f 0e       	add	r4, r31
    305c:	51 1c       	adc	r5, r1
    305e:	f8 01       	movw	r30, r16
    3060:	a0 80       	ld	r10, Z
    3062:	b1 80       	ldd	r11, Z+1	; 0x01
    3064:	36 fe       	sbrs	r3, 6
    3066:	03 c0       	rjmp	.+6      	; 0x306e <vfprintf+0x146>
    3068:	69 2d       	mov	r22, r9
    306a:	70 e0       	ldi	r23, 0x00	; 0
    306c:	02 c0       	rjmp	.+4      	; 0x3072 <vfprintf+0x14a>
    306e:	6f ef       	ldi	r22, 0xFF	; 255
    3070:	7f ef       	ldi	r23, 0xFF	; 255
    3072:	c5 01       	movw	r24, r10
    3074:	0e 94 80 19 	call	0x3300	; 0x3300 <strnlen>
    3078:	4c 01       	movw	r8, r24
    307a:	82 01       	movw	r16, r4
    307c:	f3 2d       	mov	r31, r3
    307e:	ff 77       	andi	r31, 0x7F	; 127
    3080:	3f 2e       	mov	r3, r31
    3082:	16 c0       	rjmp	.+44     	; 0x30b0 <vfprintf+0x188>
    3084:	28 01       	movw	r4, r16
    3086:	22 e0       	ldi	r18, 0x02	; 2
    3088:	42 0e       	add	r4, r18
    308a:	51 1c       	adc	r5, r1
    308c:	f8 01       	movw	r30, r16
    308e:	a0 80       	ld	r10, Z
    3090:	b1 80       	ldd	r11, Z+1	; 0x01
    3092:	36 fe       	sbrs	r3, 6
    3094:	03 c0       	rjmp	.+6      	; 0x309c <vfprintf+0x174>
    3096:	69 2d       	mov	r22, r9
    3098:	70 e0       	ldi	r23, 0x00	; 0
    309a:	02 c0       	rjmp	.+4      	; 0x30a0 <vfprintf+0x178>
    309c:	6f ef       	ldi	r22, 0xFF	; 255
    309e:	7f ef       	ldi	r23, 0xFF	; 255
    30a0:	c5 01       	movw	r24, r10
    30a2:	0e 94 75 19 	call	0x32ea	; 0x32ea <strnlen_P>
    30a6:	4c 01       	movw	r8, r24
    30a8:	f3 2d       	mov	r31, r3
    30aa:	f0 68       	ori	r31, 0x80	; 128
    30ac:	3f 2e       	mov	r3, r31
    30ae:	82 01       	movw	r16, r4
    30b0:	33 fc       	sbrc	r3, 3
    30b2:	1b c0       	rjmp	.+54     	; 0x30ea <vfprintf+0x1c2>
    30b4:	82 2d       	mov	r24, r2
    30b6:	90 e0       	ldi	r25, 0x00	; 0
    30b8:	88 16       	cp	r8, r24
    30ba:	99 06       	cpc	r9, r25
    30bc:	b0 f4       	brcc	.+44     	; 0x30ea <vfprintf+0x1c2>
    30be:	b6 01       	movw	r22, r12
    30c0:	80 e2       	ldi	r24, 0x20	; 32
    30c2:	90 e0       	ldi	r25, 0x00	; 0
    30c4:	0e 94 8b 19 	call	0x3316	; 0x3316 <fputc>
    30c8:	2a 94       	dec	r2
    30ca:	f4 cf       	rjmp	.-24     	; 0x30b4 <vfprintf+0x18c>
    30cc:	f5 01       	movw	r30, r10
    30ce:	37 fc       	sbrc	r3, 7
    30d0:	85 91       	lpm	r24, Z+
    30d2:	37 fe       	sbrs	r3, 7
    30d4:	81 91       	ld	r24, Z+
    30d6:	5f 01       	movw	r10, r30
    30d8:	b6 01       	movw	r22, r12
    30da:	90 e0       	ldi	r25, 0x00	; 0
    30dc:	0e 94 8b 19 	call	0x3316	; 0x3316 <fputc>
    30e0:	21 10       	cpse	r2, r1
    30e2:	2a 94       	dec	r2
    30e4:	21 e0       	ldi	r18, 0x01	; 1
    30e6:	82 1a       	sub	r8, r18
    30e8:	91 08       	sbc	r9, r1
    30ea:	81 14       	cp	r8, r1
    30ec:	91 04       	cpc	r9, r1
    30ee:	71 f7       	brne	.-36     	; 0x30cc <vfprintf+0x1a4>
    30f0:	e8 c0       	rjmp	.+464    	; 0x32c2 <vfprintf+0x39a>
    30f2:	84 36       	cpi	r24, 0x64	; 100
    30f4:	11 f0       	breq	.+4      	; 0x30fa <vfprintf+0x1d2>
    30f6:	89 36       	cpi	r24, 0x69	; 105
    30f8:	41 f5       	brne	.+80     	; 0x314a <vfprintf+0x222>
    30fa:	f8 01       	movw	r30, r16
    30fc:	37 fe       	sbrs	r3, 7
    30fe:	07 c0       	rjmp	.+14     	; 0x310e <vfprintf+0x1e6>
    3100:	60 81       	ld	r22, Z
    3102:	71 81       	ldd	r23, Z+1	; 0x01
    3104:	82 81       	ldd	r24, Z+2	; 0x02
    3106:	93 81       	ldd	r25, Z+3	; 0x03
    3108:	0c 5f       	subi	r16, 0xFC	; 252
    310a:	1f 4f       	sbci	r17, 0xFF	; 255
    310c:	08 c0       	rjmp	.+16     	; 0x311e <vfprintf+0x1f6>
    310e:	60 81       	ld	r22, Z
    3110:	71 81       	ldd	r23, Z+1	; 0x01
    3112:	07 2e       	mov	r0, r23
    3114:	00 0c       	add	r0, r0
    3116:	88 0b       	sbc	r24, r24
    3118:	99 0b       	sbc	r25, r25
    311a:	0e 5f       	subi	r16, 0xFE	; 254
    311c:	1f 4f       	sbci	r17, 0xFF	; 255
    311e:	f3 2d       	mov	r31, r3
    3120:	ff 76       	andi	r31, 0x6F	; 111
    3122:	3f 2e       	mov	r3, r31
    3124:	97 ff       	sbrs	r25, 7
    3126:	09 c0       	rjmp	.+18     	; 0x313a <vfprintf+0x212>
    3128:	90 95       	com	r25
    312a:	80 95       	com	r24
    312c:	70 95       	com	r23
    312e:	61 95       	neg	r22
    3130:	7f 4f       	sbci	r23, 0xFF	; 255
    3132:	8f 4f       	sbci	r24, 0xFF	; 255
    3134:	9f 4f       	sbci	r25, 0xFF	; 255
    3136:	f0 68       	ori	r31, 0x80	; 128
    3138:	3f 2e       	mov	r3, r31
    313a:	2a e0       	ldi	r18, 0x0A	; 10
    313c:	30 e0       	ldi	r19, 0x00	; 0
    313e:	a3 01       	movw	r20, r6
    3140:	0e 94 c7 19 	call	0x338e	; 0x338e <__ultoa_invert>
    3144:	88 2e       	mov	r8, r24
    3146:	86 18       	sub	r8, r6
    3148:	45 c0       	rjmp	.+138    	; 0x31d4 <vfprintf+0x2ac>
    314a:	85 37       	cpi	r24, 0x75	; 117
    314c:	31 f4       	brne	.+12     	; 0x315a <vfprintf+0x232>
    314e:	23 2d       	mov	r18, r3
    3150:	2f 7e       	andi	r18, 0xEF	; 239
    3152:	b2 2e       	mov	r11, r18
    3154:	2a e0       	ldi	r18, 0x0A	; 10
    3156:	30 e0       	ldi	r19, 0x00	; 0
    3158:	25 c0       	rjmp	.+74     	; 0x31a4 <vfprintf+0x27c>
    315a:	93 2d       	mov	r25, r3
    315c:	99 7f       	andi	r25, 0xF9	; 249
    315e:	b9 2e       	mov	r11, r25
    3160:	8f 36       	cpi	r24, 0x6F	; 111
    3162:	c1 f0       	breq	.+48     	; 0x3194 <vfprintf+0x26c>
    3164:	18 f4       	brcc	.+6      	; 0x316c <vfprintf+0x244>
    3166:	88 35       	cpi	r24, 0x58	; 88
    3168:	79 f0       	breq	.+30     	; 0x3188 <vfprintf+0x260>
    316a:	b5 c0       	rjmp	.+362    	; 0x32d6 <vfprintf+0x3ae>
    316c:	80 37       	cpi	r24, 0x70	; 112
    316e:	19 f0       	breq	.+6      	; 0x3176 <vfprintf+0x24e>
    3170:	88 37       	cpi	r24, 0x78	; 120
    3172:	21 f0       	breq	.+8      	; 0x317c <vfprintf+0x254>
    3174:	b0 c0       	rjmp	.+352    	; 0x32d6 <vfprintf+0x3ae>
    3176:	e9 2f       	mov	r30, r25
    3178:	e0 61       	ori	r30, 0x10	; 16
    317a:	be 2e       	mov	r11, r30
    317c:	b4 fe       	sbrs	r11, 4
    317e:	0d c0       	rjmp	.+26     	; 0x319a <vfprintf+0x272>
    3180:	fb 2d       	mov	r31, r11
    3182:	f4 60       	ori	r31, 0x04	; 4
    3184:	bf 2e       	mov	r11, r31
    3186:	09 c0       	rjmp	.+18     	; 0x319a <vfprintf+0x272>
    3188:	34 fe       	sbrs	r3, 4
    318a:	0a c0       	rjmp	.+20     	; 0x31a0 <vfprintf+0x278>
    318c:	29 2f       	mov	r18, r25
    318e:	26 60       	ori	r18, 0x06	; 6
    3190:	b2 2e       	mov	r11, r18
    3192:	06 c0       	rjmp	.+12     	; 0x31a0 <vfprintf+0x278>
    3194:	28 e0       	ldi	r18, 0x08	; 8
    3196:	30 e0       	ldi	r19, 0x00	; 0
    3198:	05 c0       	rjmp	.+10     	; 0x31a4 <vfprintf+0x27c>
    319a:	20 e1       	ldi	r18, 0x10	; 16
    319c:	30 e0       	ldi	r19, 0x00	; 0
    319e:	02 c0       	rjmp	.+4      	; 0x31a4 <vfprintf+0x27c>
    31a0:	20 e1       	ldi	r18, 0x10	; 16
    31a2:	32 e0       	ldi	r19, 0x02	; 2
    31a4:	f8 01       	movw	r30, r16
    31a6:	b7 fe       	sbrs	r11, 7
    31a8:	07 c0       	rjmp	.+14     	; 0x31b8 <vfprintf+0x290>
    31aa:	60 81       	ld	r22, Z
    31ac:	71 81       	ldd	r23, Z+1	; 0x01
    31ae:	82 81       	ldd	r24, Z+2	; 0x02
    31b0:	93 81       	ldd	r25, Z+3	; 0x03
    31b2:	0c 5f       	subi	r16, 0xFC	; 252
    31b4:	1f 4f       	sbci	r17, 0xFF	; 255
    31b6:	06 c0       	rjmp	.+12     	; 0x31c4 <vfprintf+0x29c>
    31b8:	60 81       	ld	r22, Z
    31ba:	71 81       	ldd	r23, Z+1	; 0x01
    31bc:	80 e0       	ldi	r24, 0x00	; 0
    31be:	90 e0       	ldi	r25, 0x00	; 0
    31c0:	0e 5f       	subi	r16, 0xFE	; 254
    31c2:	1f 4f       	sbci	r17, 0xFF	; 255
    31c4:	a3 01       	movw	r20, r6
    31c6:	0e 94 c7 19 	call	0x338e	; 0x338e <__ultoa_invert>
    31ca:	88 2e       	mov	r8, r24
    31cc:	86 18       	sub	r8, r6
    31ce:	fb 2d       	mov	r31, r11
    31d0:	ff 77       	andi	r31, 0x7F	; 127
    31d2:	3f 2e       	mov	r3, r31
    31d4:	36 fe       	sbrs	r3, 6
    31d6:	0d c0       	rjmp	.+26     	; 0x31f2 <vfprintf+0x2ca>
    31d8:	23 2d       	mov	r18, r3
    31da:	2e 7f       	andi	r18, 0xFE	; 254
    31dc:	a2 2e       	mov	r10, r18
    31de:	89 14       	cp	r8, r9
    31e0:	58 f4       	brcc	.+22     	; 0x31f8 <vfprintf+0x2d0>
    31e2:	34 fe       	sbrs	r3, 4
    31e4:	0b c0       	rjmp	.+22     	; 0x31fc <vfprintf+0x2d4>
    31e6:	32 fc       	sbrc	r3, 2
    31e8:	09 c0       	rjmp	.+18     	; 0x31fc <vfprintf+0x2d4>
    31ea:	83 2d       	mov	r24, r3
    31ec:	8e 7e       	andi	r24, 0xEE	; 238
    31ee:	a8 2e       	mov	r10, r24
    31f0:	05 c0       	rjmp	.+10     	; 0x31fc <vfprintf+0x2d4>
    31f2:	b8 2c       	mov	r11, r8
    31f4:	a3 2c       	mov	r10, r3
    31f6:	03 c0       	rjmp	.+6      	; 0x31fe <vfprintf+0x2d6>
    31f8:	b8 2c       	mov	r11, r8
    31fa:	01 c0       	rjmp	.+2      	; 0x31fe <vfprintf+0x2d6>
    31fc:	b9 2c       	mov	r11, r9
    31fe:	a4 fe       	sbrs	r10, 4
    3200:	0f c0       	rjmp	.+30     	; 0x3220 <vfprintf+0x2f8>
    3202:	fe 01       	movw	r30, r28
    3204:	e8 0d       	add	r30, r8
    3206:	f1 1d       	adc	r31, r1
    3208:	80 81       	ld	r24, Z
    320a:	80 33       	cpi	r24, 0x30	; 48
    320c:	21 f4       	brne	.+8      	; 0x3216 <vfprintf+0x2ee>
    320e:	9a 2d       	mov	r25, r10
    3210:	99 7e       	andi	r25, 0xE9	; 233
    3212:	a9 2e       	mov	r10, r25
    3214:	09 c0       	rjmp	.+18     	; 0x3228 <vfprintf+0x300>
    3216:	a2 fe       	sbrs	r10, 2
    3218:	06 c0       	rjmp	.+12     	; 0x3226 <vfprintf+0x2fe>
    321a:	b3 94       	inc	r11
    321c:	b3 94       	inc	r11
    321e:	04 c0       	rjmp	.+8      	; 0x3228 <vfprintf+0x300>
    3220:	8a 2d       	mov	r24, r10
    3222:	86 78       	andi	r24, 0x86	; 134
    3224:	09 f0       	breq	.+2      	; 0x3228 <vfprintf+0x300>
    3226:	b3 94       	inc	r11
    3228:	a3 fc       	sbrc	r10, 3
    322a:	11 c0       	rjmp	.+34     	; 0x324e <vfprintf+0x326>
    322c:	a0 fe       	sbrs	r10, 0
    322e:	06 c0       	rjmp	.+12     	; 0x323c <vfprintf+0x314>
    3230:	b2 14       	cp	r11, r2
    3232:	88 f4       	brcc	.+34     	; 0x3256 <vfprintf+0x32e>
    3234:	28 0c       	add	r2, r8
    3236:	92 2c       	mov	r9, r2
    3238:	9b 18       	sub	r9, r11
    323a:	0e c0       	rjmp	.+28     	; 0x3258 <vfprintf+0x330>
    323c:	b2 14       	cp	r11, r2
    323e:	60 f4       	brcc	.+24     	; 0x3258 <vfprintf+0x330>
    3240:	b6 01       	movw	r22, r12
    3242:	80 e2       	ldi	r24, 0x20	; 32
    3244:	90 e0       	ldi	r25, 0x00	; 0
    3246:	0e 94 8b 19 	call	0x3316	; 0x3316 <fputc>
    324a:	b3 94       	inc	r11
    324c:	f7 cf       	rjmp	.-18     	; 0x323c <vfprintf+0x314>
    324e:	b2 14       	cp	r11, r2
    3250:	18 f4       	brcc	.+6      	; 0x3258 <vfprintf+0x330>
    3252:	2b 18       	sub	r2, r11
    3254:	02 c0       	rjmp	.+4      	; 0x325a <vfprintf+0x332>
    3256:	98 2c       	mov	r9, r8
    3258:	21 2c       	mov	r2, r1
    325a:	a4 fe       	sbrs	r10, 4
    325c:	10 c0       	rjmp	.+32     	; 0x327e <vfprintf+0x356>
    325e:	b6 01       	movw	r22, r12
    3260:	80 e3       	ldi	r24, 0x30	; 48
    3262:	90 e0       	ldi	r25, 0x00	; 0
    3264:	0e 94 8b 19 	call	0x3316	; 0x3316 <fputc>
    3268:	a2 fe       	sbrs	r10, 2
    326a:	17 c0       	rjmp	.+46     	; 0x329a <vfprintf+0x372>
    326c:	a1 fc       	sbrc	r10, 1
    326e:	03 c0       	rjmp	.+6      	; 0x3276 <vfprintf+0x34e>
    3270:	88 e7       	ldi	r24, 0x78	; 120
    3272:	90 e0       	ldi	r25, 0x00	; 0
    3274:	02 c0       	rjmp	.+4      	; 0x327a <vfprintf+0x352>
    3276:	88 e5       	ldi	r24, 0x58	; 88
    3278:	90 e0       	ldi	r25, 0x00	; 0
    327a:	b6 01       	movw	r22, r12
    327c:	0c c0       	rjmp	.+24     	; 0x3296 <vfprintf+0x36e>
    327e:	8a 2d       	mov	r24, r10
    3280:	86 78       	andi	r24, 0x86	; 134
    3282:	59 f0       	breq	.+22     	; 0x329a <vfprintf+0x372>
    3284:	a1 fe       	sbrs	r10, 1
    3286:	02 c0       	rjmp	.+4      	; 0x328c <vfprintf+0x364>
    3288:	8b e2       	ldi	r24, 0x2B	; 43
    328a:	01 c0       	rjmp	.+2      	; 0x328e <vfprintf+0x366>
    328c:	80 e2       	ldi	r24, 0x20	; 32
    328e:	a7 fc       	sbrc	r10, 7
    3290:	8d e2       	ldi	r24, 0x2D	; 45
    3292:	b6 01       	movw	r22, r12
    3294:	90 e0       	ldi	r25, 0x00	; 0
    3296:	0e 94 8b 19 	call	0x3316	; 0x3316 <fputc>
    329a:	89 14       	cp	r8, r9
    329c:	38 f4       	brcc	.+14     	; 0x32ac <vfprintf+0x384>
    329e:	b6 01       	movw	r22, r12
    32a0:	80 e3       	ldi	r24, 0x30	; 48
    32a2:	90 e0       	ldi	r25, 0x00	; 0
    32a4:	0e 94 8b 19 	call	0x3316	; 0x3316 <fputc>
    32a8:	9a 94       	dec	r9
    32aa:	f7 cf       	rjmp	.-18     	; 0x329a <vfprintf+0x372>
    32ac:	8a 94       	dec	r8
    32ae:	f3 01       	movw	r30, r6
    32b0:	e8 0d       	add	r30, r8
    32b2:	f1 1d       	adc	r31, r1
    32b4:	80 81       	ld	r24, Z
    32b6:	b6 01       	movw	r22, r12
    32b8:	90 e0       	ldi	r25, 0x00	; 0
    32ba:	0e 94 8b 19 	call	0x3316	; 0x3316 <fputc>
    32be:	81 10       	cpse	r8, r1
    32c0:	f5 cf       	rjmp	.-22     	; 0x32ac <vfprintf+0x384>
    32c2:	22 20       	and	r2, r2
    32c4:	09 f4       	brne	.+2      	; 0x32c8 <vfprintf+0x3a0>
    32c6:	42 ce       	rjmp	.-892    	; 0x2f4c <vfprintf+0x24>
    32c8:	b6 01       	movw	r22, r12
    32ca:	80 e2       	ldi	r24, 0x20	; 32
    32cc:	90 e0       	ldi	r25, 0x00	; 0
    32ce:	0e 94 8b 19 	call	0x3316	; 0x3316 <fputc>
    32d2:	2a 94       	dec	r2
    32d4:	f6 cf       	rjmp	.-20     	; 0x32c2 <vfprintf+0x39a>
    32d6:	f6 01       	movw	r30, r12
    32d8:	86 81       	ldd	r24, Z+6	; 0x06
    32da:	97 81       	ldd	r25, Z+7	; 0x07
    32dc:	02 c0       	rjmp	.+4      	; 0x32e2 <vfprintf+0x3ba>
    32de:	8f ef       	ldi	r24, 0xFF	; 255
    32e0:	9f ef       	ldi	r25, 0xFF	; 255
    32e2:	2b 96       	adiw	r28, 0x0b	; 11
    32e4:	e2 e1       	ldi	r30, 0x12	; 18
    32e6:	0c 94 80 1a 	jmp	0x3500	; 0x3500 <__epilogue_restores__>

000032ea <strnlen_P>:
    32ea:	fc 01       	movw	r30, r24
    32ec:	05 90       	lpm	r0, Z+
    32ee:	61 50       	subi	r22, 0x01	; 1
    32f0:	70 40       	sbci	r23, 0x00	; 0
    32f2:	01 10       	cpse	r0, r1
    32f4:	d8 f7       	brcc	.-10     	; 0x32ec <strnlen_P+0x2>
    32f6:	80 95       	com	r24
    32f8:	90 95       	com	r25
    32fa:	8e 0f       	add	r24, r30
    32fc:	9f 1f       	adc	r25, r31
    32fe:	08 95       	ret

00003300 <strnlen>:
    3300:	fc 01       	movw	r30, r24
    3302:	61 50       	subi	r22, 0x01	; 1
    3304:	70 40       	sbci	r23, 0x00	; 0
    3306:	01 90       	ld	r0, Z+
    3308:	01 10       	cpse	r0, r1
    330a:	d8 f7       	brcc	.-10     	; 0x3302 <strnlen+0x2>
    330c:	80 95       	com	r24
    330e:	90 95       	com	r25
    3310:	8e 0f       	add	r24, r30
    3312:	9f 1f       	adc	r25, r31
    3314:	08 95       	ret

00003316 <fputc>:
    3316:	0f 93       	push	r16
    3318:	1f 93       	push	r17
    331a:	cf 93       	push	r28
    331c:	df 93       	push	r29
    331e:	fb 01       	movw	r30, r22
    3320:	23 81       	ldd	r18, Z+3	; 0x03
    3322:	21 fd       	sbrc	r18, 1
    3324:	03 c0       	rjmp	.+6      	; 0x332c <fputc+0x16>
    3326:	8f ef       	ldi	r24, 0xFF	; 255
    3328:	9f ef       	ldi	r25, 0xFF	; 255
    332a:	2c c0       	rjmp	.+88     	; 0x3384 <fputc+0x6e>
    332c:	22 ff       	sbrs	r18, 2
    332e:	16 c0       	rjmp	.+44     	; 0x335c <fputc+0x46>
    3330:	46 81       	ldd	r20, Z+6	; 0x06
    3332:	57 81       	ldd	r21, Z+7	; 0x07
    3334:	24 81       	ldd	r18, Z+4	; 0x04
    3336:	35 81       	ldd	r19, Z+5	; 0x05
    3338:	42 17       	cp	r20, r18
    333a:	53 07       	cpc	r21, r19
    333c:	44 f4       	brge	.+16     	; 0x334e <fputc+0x38>
    333e:	a0 81       	ld	r26, Z
    3340:	b1 81       	ldd	r27, Z+1	; 0x01
    3342:	9d 01       	movw	r18, r26
    3344:	2f 5f       	subi	r18, 0xFF	; 255
    3346:	3f 4f       	sbci	r19, 0xFF	; 255
    3348:	31 83       	std	Z+1, r19	; 0x01
    334a:	20 83       	st	Z, r18
    334c:	8c 93       	st	X, r24
    334e:	26 81       	ldd	r18, Z+6	; 0x06
    3350:	37 81       	ldd	r19, Z+7	; 0x07
    3352:	2f 5f       	subi	r18, 0xFF	; 255
    3354:	3f 4f       	sbci	r19, 0xFF	; 255
    3356:	37 83       	std	Z+7, r19	; 0x07
    3358:	26 83       	std	Z+6, r18	; 0x06
    335a:	14 c0       	rjmp	.+40     	; 0x3384 <fputc+0x6e>
    335c:	8b 01       	movw	r16, r22
    335e:	ec 01       	movw	r28, r24
    3360:	fb 01       	movw	r30, r22
    3362:	00 84       	ldd	r0, Z+8	; 0x08
    3364:	f1 85       	ldd	r31, Z+9	; 0x09
    3366:	e0 2d       	mov	r30, r0
    3368:	09 95       	icall
    336a:	89 2b       	or	r24, r25
    336c:	e1 f6       	brne	.-72     	; 0x3326 <fputc+0x10>
    336e:	d8 01       	movw	r26, r16
    3370:	16 96       	adiw	r26, 0x06	; 6
    3372:	8d 91       	ld	r24, X+
    3374:	9c 91       	ld	r25, X
    3376:	17 97       	sbiw	r26, 0x07	; 7
    3378:	01 96       	adiw	r24, 0x01	; 1
    337a:	17 96       	adiw	r26, 0x07	; 7
    337c:	9c 93       	st	X, r25
    337e:	8e 93       	st	-X, r24
    3380:	16 97       	sbiw	r26, 0x06	; 6
    3382:	ce 01       	movw	r24, r28
    3384:	df 91       	pop	r29
    3386:	cf 91       	pop	r28
    3388:	1f 91       	pop	r17
    338a:	0f 91       	pop	r16
    338c:	08 95       	ret

0000338e <__ultoa_invert>:
    338e:	fa 01       	movw	r30, r20
    3390:	aa 27       	eor	r26, r26
    3392:	28 30       	cpi	r18, 0x08	; 8
    3394:	51 f1       	breq	.+84     	; 0x33ea <__ultoa_invert+0x5c>
    3396:	20 31       	cpi	r18, 0x10	; 16
    3398:	81 f1       	breq	.+96     	; 0x33fa <__ultoa_invert+0x6c>
    339a:	e8 94       	clt
    339c:	6f 93       	push	r22
    339e:	6e 7f       	andi	r22, 0xFE	; 254
    33a0:	6e 5f       	subi	r22, 0xFE	; 254
    33a2:	7f 4f       	sbci	r23, 0xFF	; 255
    33a4:	8f 4f       	sbci	r24, 0xFF	; 255
    33a6:	9f 4f       	sbci	r25, 0xFF	; 255
    33a8:	af 4f       	sbci	r26, 0xFF	; 255
    33aa:	b1 e0       	ldi	r27, 0x01	; 1
    33ac:	3e d0       	rcall	.+124    	; 0x342a <__ultoa_invert+0x9c>
    33ae:	b4 e0       	ldi	r27, 0x04	; 4
    33b0:	3c d0       	rcall	.+120    	; 0x342a <__ultoa_invert+0x9c>
    33b2:	67 0f       	add	r22, r23
    33b4:	78 1f       	adc	r23, r24
    33b6:	89 1f       	adc	r24, r25
    33b8:	9a 1f       	adc	r25, r26
    33ba:	a1 1d       	adc	r26, r1
    33bc:	68 0f       	add	r22, r24
    33be:	79 1f       	adc	r23, r25
    33c0:	8a 1f       	adc	r24, r26
    33c2:	91 1d       	adc	r25, r1
    33c4:	a1 1d       	adc	r26, r1
    33c6:	6a 0f       	add	r22, r26
    33c8:	71 1d       	adc	r23, r1
    33ca:	81 1d       	adc	r24, r1
    33cc:	91 1d       	adc	r25, r1
    33ce:	a1 1d       	adc	r26, r1
    33d0:	20 d0       	rcall	.+64     	; 0x3412 <__ultoa_invert+0x84>
    33d2:	09 f4       	brne	.+2      	; 0x33d6 <__ultoa_invert+0x48>
    33d4:	68 94       	set
    33d6:	3f 91       	pop	r19
    33d8:	2a e0       	ldi	r18, 0x0A	; 10
    33da:	26 9f       	mul	r18, r22
    33dc:	11 24       	eor	r1, r1
    33de:	30 19       	sub	r19, r0
    33e0:	30 5d       	subi	r19, 0xD0	; 208
    33e2:	31 93       	st	Z+, r19
    33e4:	de f6       	brtc	.-74     	; 0x339c <__ultoa_invert+0xe>
    33e6:	cf 01       	movw	r24, r30
    33e8:	08 95       	ret
    33ea:	46 2f       	mov	r20, r22
    33ec:	47 70       	andi	r20, 0x07	; 7
    33ee:	40 5d       	subi	r20, 0xD0	; 208
    33f0:	41 93       	st	Z+, r20
    33f2:	b3 e0       	ldi	r27, 0x03	; 3
    33f4:	0f d0       	rcall	.+30     	; 0x3414 <__ultoa_invert+0x86>
    33f6:	c9 f7       	brne	.-14     	; 0x33ea <__ultoa_invert+0x5c>
    33f8:	f6 cf       	rjmp	.-20     	; 0x33e6 <__ultoa_invert+0x58>
    33fa:	46 2f       	mov	r20, r22
    33fc:	4f 70       	andi	r20, 0x0F	; 15
    33fe:	40 5d       	subi	r20, 0xD0	; 208
    3400:	4a 33       	cpi	r20, 0x3A	; 58
    3402:	18 f0       	brcs	.+6      	; 0x340a <__ultoa_invert+0x7c>
    3404:	49 5d       	subi	r20, 0xD9	; 217
    3406:	31 fd       	sbrc	r19, 1
    3408:	40 52       	subi	r20, 0x20	; 32
    340a:	41 93       	st	Z+, r20
    340c:	02 d0       	rcall	.+4      	; 0x3412 <__ultoa_invert+0x84>
    340e:	a9 f7       	brne	.-22     	; 0x33fa <__ultoa_invert+0x6c>
    3410:	ea cf       	rjmp	.-44     	; 0x33e6 <__ultoa_invert+0x58>
    3412:	b4 e0       	ldi	r27, 0x04	; 4
    3414:	a6 95       	lsr	r26
    3416:	97 95       	ror	r25
    3418:	87 95       	ror	r24
    341a:	77 95       	ror	r23
    341c:	67 95       	ror	r22
    341e:	ba 95       	dec	r27
    3420:	c9 f7       	brne	.-14     	; 0x3414 <__ultoa_invert+0x86>
    3422:	00 97       	sbiw	r24, 0x00	; 0
    3424:	61 05       	cpc	r22, r1
    3426:	71 05       	cpc	r23, r1
    3428:	08 95       	ret
    342a:	9b 01       	movw	r18, r22
    342c:	ac 01       	movw	r20, r24
    342e:	0a 2e       	mov	r0, r26
    3430:	06 94       	lsr	r0
    3432:	57 95       	ror	r21
    3434:	47 95       	ror	r20
    3436:	37 95       	ror	r19
    3438:	27 95       	ror	r18
    343a:	ba 95       	dec	r27
    343c:	c9 f7       	brne	.-14     	; 0x3430 <__ultoa_invert+0xa2>
    343e:	62 0f       	add	r22, r18
    3440:	73 1f       	adc	r23, r19
    3442:	84 1f       	adc	r24, r20
    3444:	95 1f       	adc	r25, r21
    3446:	a0 1d       	adc	r26, r0
    3448:	08 95       	ret

0000344a <eeprom_read_byte>:
    344a:	f9 99       	sbic	0x1f, 1	; 31
    344c:	fe cf       	rjmp	.-4      	; 0x344a <eeprom_read_byte>
    344e:	92 bd       	out	0x22, r25	; 34
    3450:	81 bd       	out	0x21, r24	; 33
    3452:	f8 9a       	sbi	0x1f, 0	; 31
    3454:	99 27       	eor	r25, r25
    3456:	80 b5       	in	r24, 0x20	; 32
    3458:	08 95       	ret

0000345a <eeprom_read_dword>:
    345a:	a6 e1       	ldi	r26, 0x16	; 22
    345c:	b0 e0       	ldi	r27, 0x00	; 0
    345e:	44 e0       	ldi	r20, 0x04	; 4
    3460:	50 e0       	ldi	r21, 0x00	; 0
    3462:	0c 94 56 1a 	jmp	0x34ac	; 0x34ac <eeprom_read_blraw>

00003466 <eeprom_read_word>:
    3466:	a8 e1       	ldi	r26, 0x18	; 24
    3468:	b0 e0       	ldi	r27, 0x00	; 0
    346a:	42 e0       	ldi	r20, 0x02	; 2
    346c:	50 e0       	ldi	r21, 0x00	; 0
    346e:	0c 94 56 1a 	jmp	0x34ac	; 0x34ac <eeprom_read_blraw>

00003472 <eeprom_write_byte>:
    3472:	26 2f       	mov	r18, r22

00003474 <eeprom_write_r18>:
    3474:	f9 99       	sbic	0x1f, 1	; 31
    3476:	fe cf       	rjmp	.-4      	; 0x3474 <eeprom_write_r18>
    3478:	1f ba       	out	0x1f, r1	; 31
    347a:	92 bd       	out	0x22, r25	; 34
    347c:	81 bd       	out	0x21, r24	; 33
    347e:	20 bd       	out	0x20, r18	; 32
    3480:	0f b6       	in	r0, 0x3f	; 63
    3482:	f8 94       	cli
    3484:	fa 9a       	sbi	0x1f, 2	; 31
    3486:	f9 9a       	sbi	0x1f, 1	; 31
    3488:	0f be       	out	0x3f, r0	; 63
    348a:	01 96       	adiw	r24, 0x01	; 1
    348c:	08 95       	ret

0000348e <eeprom_write_dword>:
    348e:	24 2f       	mov	r18, r20
    3490:	0e 94 3a 1a 	call	0x3474	; 0x3474 <eeprom_write_r18>
    3494:	25 2f       	mov	r18, r21
    3496:	0e 94 3a 1a 	call	0x3474	; 0x3474 <eeprom_write_r18>
    349a:	0c 94 4f 1a 	jmp	0x349e	; 0x349e <eeprom_write_word>

0000349e <eeprom_write_word>:
    349e:	0e 94 39 1a 	call	0x3472	; 0x3472 <eeprom_write_byte>
    34a2:	27 2f       	mov	r18, r23
    34a4:	0c 94 3a 1a 	jmp	0x3474	; 0x3474 <eeprom_write_r18>

000034a8 <eeprom_read_block>:
    34a8:	dc 01       	movw	r26, r24
    34aa:	cb 01       	movw	r24, r22

000034ac <eeprom_read_blraw>:
    34ac:	fc 01       	movw	r30, r24
    34ae:	f9 99       	sbic	0x1f, 1	; 31
    34b0:	fe cf       	rjmp	.-4      	; 0x34ae <eeprom_read_blraw+0x2>
    34b2:	06 c0       	rjmp	.+12     	; 0x34c0 <eeprom_read_blraw+0x14>
    34b4:	f2 bd       	out	0x22, r31	; 34
    34b6:	e1 bd       	out	0x21, r30	; 33
    34b8:	f8 9a       	sbi	0x1f, 0	; 31
    34ba:	31 96       	adiw	r30, 0x01	; 1
    34bc:	00 b4       	in	r0, 0x20	; 32
    34be:	0d 92       	st	X+, r0
    34c0:	41 50       	subi	r20, 0x01	; 1
    34c2:	50 40       	sbci	r21, 0x00	; 0
    34c4:	b8 f7       	brcc	.-18     	; 0x34b4 <eeprom_read_blraw+0x8>
    34c6:	08 95       	ret

000034c8 <__prologue_saves__>:
    34c8:	2f 92       	push	r2
    34ca:	3f 92       	push	r3
    34cc:	4f 92       	push	r4
    34ce:	5f 92       	push	r5
    34d0:	6f 92       	push	r6
    34d2:	7f 92       	push	r7
    34d4:	8f 92       	push	r8
    34d6:	9f 92       	push	r9
    34d8:	af 92       	push	r10
    34da:	bf 92       	push	r11
    34dc:	cf 92       	push	r12
    34de:	df 92       	push	r13
    34e0:	ef 92       	push	r14
    34e2:	ff 92       	push	r15
    34e4:	0f 93       	push	r16
    34e6:	1f 93       	push	r17
    34e8:	cf 93       	push	r28
    34ea:	df 93       	push	r29
    34ec:	cd b7       	in	r28, 0x3d	; 61
    34ee:	de b7       	in	r29, 0x3e	; 62
    34f0:	ca 1b       	sub	r28, r26
    34f2:	db 0b       	sbc	r29, r27
    34f4:	0f b6       	in	r0, 0x3f	; 63
    34f6:	f8 94       	cli
    34f8:	de bf       	out	0x3e, r29	; 62
    34fa:	0f be       	out	0x3f, r0	; 63
    34fc:	cd bf       	out	0x3d, r28	; 61
    34fe:	09 94       	ijmp

00003500 <__epilogue_restores__>:
    3500:	2a 88       	ldd	r2, Y+18	; 0x12
    3502:	39 88       	ldd	r3, Y+17	; 0x11
    3504:	48 88       	ldd	r4, Y+16	; 0x10
    3506:	5f 84       	ldd	r5, Y+15	; 0x0f
    3508:	6e 84       	ldd	r6, Y+14	; 0x0e
    350a:	7d 84       	ldd	r7, Y+13	; 0x0d
    350c:	8c 84       	ldd	r8, Y+12	; 0x0c
    350e:	9b 84       	ldd	r9, Y+11	; 0x0b
    3510:	aa 84       	ldd	r10, Y+10	; 0x0a
    3512:	b9 84       	ldd	r11, Y+9	; 0x09
    3514:	c8 84       	ldd	r12, Y+8	; 0x08
    3516:	df 80       	ldd	r13, Y+7	; 0x07
    3518:	ee 80       	ldd	r14, Y+6	; 0x06
    351a:	fd 80       	ldd	r15, Y+5	; 0x05
    351c:	0c 81       	ldd	r16, Y+4	; 0x04
    351e:	1b 81       	ldd	r17, Y+3	; 0x03
    3520:	aa 81       	ldd	r26, Y+2	; 0x02
    3522:	b9 81       	ldd	r27, Y+1	; 0x01
    3524:	ce 0f       	add	r28, r30
    3526:	d1 1d       	adc	r29, r1
    3528:	0f b6       	in	r0, 0x3f	; 63
    352a:	f8 94       	cli
    352c:	de bf       	out	0x3e, r29	; 62
    352e:	0f be       	out	0x3f, r0	; 63
    3530:	cd bf       	out	0x3d, r28	; 61
    3532:	ed 01       	movw	r28, r26
    3534:	08 95       	ret

00003536 <_exit>:
    3536:	f8 94       	cli

00003538 <__stop_program>:
    3538:	ff cf       	rjmp	.-2      	; 0x3538 <__stop_program>
