--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml ETC_SYNCRONOUS.twx ETC_SYNCRONOUS.ncd -o
ETC_SYNCRONOUS.twr ETC_SYNCRONOUS.pcf -ucf ETC.ucf

Design file:              ETC_SYNCRONOUS.ncd
Physical constraint file: ETC_SYNCRONOUS.pcf
Device,package,speed:     xc3s250e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
E_1         |    2.600(R)|    0.418(R)|CLK_BUFGP         |   0.000|
E_2         |    3.741(R)|    0.099(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock TInt to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
TICKS<0>    |    5.558(R)|TInt_IBUF         |   0.000|
TICKS<1>    |    5.551(R)|TInt_IBUF         |   0.000|
TICKS<2>    |    5.557(R)|TInt_IBUF         |   0.000|
TICKS<3>    |    5.557(R)|TInt_IBUF         |   0.000|
TICKS<4>    |    5.558(R)|TInt_IBUF         |   0.000|
TICKS<5>    |    5.554(R)|TInt_IBUF         |   0.000|
TICKS<6>    |    5.557(R)|TInt_IBUF         |   0.000|
TICKS<7>    |    5.537(R)|TInt_IBUF         |   0.000|
TICKS<8>    |    5.538(R)|TInt_IBUF         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.862|         |         |         |
TInt           |    0.507|    0.507|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TInt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.410|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Mar 08 21:54:45 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



