0.6
2018.2
Jun 14 2018
20:41:02
D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.sim/sim_1/synth/timing/xsim/Booth_RA_Mul_ppl_tb_time_synth.v,1541995832,verilog,,D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sim_1/new/Booth_RA_Mul_ppl_tb.v,,PPLRegs1;PPLRegs2;PPLRegs3;RA_Mul_ppl;glbl,,,,,,,,
D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl/Booth_RA_Mul_ppl.srcs/sim_1/new/Booth_RA_Mul_ppl_tb.v,1541995590,verilog,,,,Booth_RA_Mul_ppl_tb,,,,,,,,
