#exported from Constraint Editor for signals at Fri Mar 02 06:44:05 2018
#Design path : Z:\Saturn\HW\CPLD\saturn.tt4

direction	name
---------	----
INPUT		PHI
INPUT		RESB
INPUT		VDA
INPUT		VPA
INPUT		RWB
INPUT		A15
INPUT		A14
INPUT		A13
INPUT		A12
INPUT		A11
INPUT		A10
INPUT		A9
INPUT		A8
OUTPUT		A16
OUTPUT		A17
OUTPUT		A18
OUTPUT		RAM0
OUTPUT		RAM1
OUTPUT		ROM
OUTPUT		RD
OUTPUT		WD
OUTPUT		DUART
OUTPUT		RTC
OUTPUT		IO0
OUTPUT		IO1
OUTPUT		IO2
OUTPUT		IO3
OUTPUT		STP
BIDI		D3
BIDI		D2
BIDI		D1
BIDI		D0
NODE		wsext
NODE		vab
NODE		wsflag
NODE		blatch0
NODE		blatch1
NODE		blatch2
NODE		blatch3
NODE		hmucfg0
NODE		hmucfg1
NODE		hmucfg2
NODE		hmucfg3
NODE		wsff0
