git clone --depth 1 --no-tags https://github.com/nehaprabhu1718/Simple-Verilog---Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244454648
git clone --depth 1 --no-tags https://github.com/vanjoe/ORCA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244432840
git clone --depth 1 --no-tags https://github.com/z80-ro/verilog-tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247167016
git clone --depth 1 --no-tags https://github.com/osafune/usjtag.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244702381
git clone --depth 1 --no-tags https://github.com/dh73/Model_Checking_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240346150
git clone --depth 1 --no-tags https://github.com/abinayg/verilog_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240055356
git clone --depth 1 --no-tags https://github.com/SHIELDJY/ZhixinTongde_WJ100.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244574729
git clone --depth 1 --no-tags https://github.com/meghnamandava/Bit-Fusion-Analysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240800257
git clone --depth 1 --no-tags https://github.com/JianmingTONG/Activation-Func.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245553545
git clone --depth 1 --no-tags https://github.com/ToufiqurChowdhury/DMFB-Train-Transportation-FPGA-App.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239253566
git clone --depth 1 --no-tags https://github.com/trifling-mips/trifling-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243282051
git clone --depth 1 --no-tags https://github.com/anand873/DigitalVLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239516744
git clone --depth 1 --no-tags https://github.com/grantbreaksthings/gcap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242494522
git clone --depth 1 --no-tags https://github.com/mxmtar/isoiec7816.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243460073
git clone --depth 1 --no-tags https://github.com/alvislin/CortexM3_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241795192
git clone --depth 1 --no-tags https://github.com/go4retro/PhantomRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244269474
git clone --depth 1 --no-tags https://github.com/mbekmyrz/max-number-finder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244959696
git clone --depth 1 --no-tags https://github.com/FakeNameSE/fpga_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245032140
git clone --depth 1 --no-tags https://github.com/achen173/Modeling_Embedding_Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242256939
git clone --depth 1 --no-tags https://github.com/pgroup-usc/edge-centric-graph-processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244499633
git clone --depth 1 --no-tags https://github.com/secworks/chaskey.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244949708
git clone --depth 1 --no-tags https://github.com/victor-espinoza/32_Bit_Pipelined_RISC_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239048132
git clone --depth 1 --no-tags https://github.com/wjdwls0630/khu_sensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239725707
git clone --depth 1 --no-tags https://github.com/tan14007/HWSynQuiz2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246084606
git clone --depth 1 --no-tags https://github.com/cassiersg/present_hpc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239835113
git clone --depth 1 --no-tags https://github.com/AkiMiyazawa/Light-Cycles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241856990
git clone --depth 1 --no-tags https://github.com/zhb2000/ComputerOrganizationExperiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244267839
git clone --depth 1 --no-tags https://github.com/begumcelik/automated-teller-machine-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245014661
git clone --depth 1 --no-tags https://github.com/marqs85/ic_frontends.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246656624
git clone --depth 1 --no-tags https://github.com/masterCopipaster/ask_rcv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241370706
git clone --depth 1 --no-tags https://github.com/victor-espinoza/16_Bit_RISC_Register_Files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239044897
git clone --depth 1 --no-tags https://github.com/janFrancoo/Verilog-Lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244474605
git clone --depth 1 --no-tags https://github.com/jhpark1013/image_rotator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245304965
git clone --depth 1 --no-tags https://github.com/nus-wira/EE2026-FPGA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245961821
git clone --depth 1 --no-tags https://github.com/DillonHeinen/Decoder-and-Multiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240577922
git clone --depth 1 --no-tags https://github.com/JAMBD/ice_pdm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240967624
git clone --depth 1 --no-tags https://github.com/zeroeth/alchitry_cu_ripple_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239913146
git clone --depth 1 --no-tags https://github.com/cebarobot/UCAS-Experiments-of-Digital-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240852348
git clone --depth 1 --no-tags https://github.com/QPham-H/Artifical-Neural-Network-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243465338
git clone --depth 1 --no-tags https://github.com/0x6770/DECA_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242761252
git clone --depth 1 --no-tags https://github.com/Eri-Gutierrez/CSE401-Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242664316
git clone --depth 1 --no-tags https://github.com/selvaruban-johnson/verilog-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242379847
git clone --depth 1 --no-tags https://github.com/mostofashakib/Autonomous_Hardware_Delivery_Rover.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242459180
git clone --depth 1 --no-tags https://github.com/Linyxus/accumulator-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242979853
git clone --depth 1 --no-tags https://github.com/yifanzhu1592/Trinity-Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241716001
git clone --depth 1 --no-tags https://github.com/nju-mips/workbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243909947
git clone --depth 1 --no-tags https://github.com/woodrowb96/FPGA-Soc-Digital-Storage-Oscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241762296
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-BlackWidow_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240983520
git clone --depth 1 --no-tags https://github.com/ladmanj/rgbi2lcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245668002
git clone --depth 1 --no-tags https://github.com/DhruvkBhatt/mips-single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247143840
git clone --depth 1 --no-tags https://github.com/anirs1017/CSE590_8Bit_Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239170886
git clone --depth 1 --no-tags https://github.com/RobertRWu/Multi-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244096245
git clone --depth 1 --no-tags https://github.com/ARF1939261764/RISCV_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242081393
git clone --depth 1 --no-tags https://github.com/YN-Zheng/CPU-Simulation-for-CA-course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246773513
git clone --depth 1 --no-tags https://github.com/salmeenessam/mips-single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246397139
git clone --depth 1 --no-tags https://github.com/MrNullPointer/8-bit-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244473762
git clone --depth 1 --no-tags https://github.com/betrusted-io/gateware-ci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246589491
git clone --depth 1 --no-tags https://github.com/victor-espinoza/32_Bit_RISC_Register_File.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239047525
git clone --depth 1 --no-tags https://github.com/DhruvkBhatt/non_restoring_divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246913262
git clone --depth 1 --no-tags https://github.com/neolixia/SUSTech-RISC-V-MCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245750585
git clone --depth 1 --no-tags https://github.com/cornell-ece5745/ece5745-S05-srams.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243684321
git clone --depth 1 --no-tags https://github.com/zwm/dcmi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245567488
git clone --depth 1 --no-tags https://github.com/tymcgrew/EEPROM_Data_Logger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246932404
git clone --depth 1 --no-tags https://github.com/thewonderidiot/cdu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240652765
git clone --depth 1 --no-tags https://github.com/blendid3/ECE260B_mini_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241799012
git clone --depth 1 --no-tags https://github.com/StefanGheorghe996/Complex-Numbers-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245360916
git clone --depth 1 --no-tags https://github.com/narcis4/vga-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247015843
git clone --depth 1 --no-tags https://github.com/hetsthr/Verilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240366450
git clone --depth 1 --no-tags https://github.com/yarair/yara.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243128158
git clone --depth 1 --no-tags https://github.com/Yan-Zhang-Yi/source_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243489692
git clone --depth 1 --no-tags https://github.com/Eri-Gutierrez/CSE401-Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242586074
git clone --depth 1 --no-tags https://github.com/Eri-Gutierrez/CSE401-Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242658886
git clone --depth 1 --no-tags https://github.com/abdkgd/FPGA-Combinational-and-Sequential-Logic-Circuit-Trainer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241202699
git clone --depth 1 --no-tags https://github.com/mircodemarchi/MasterDegree.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242416789
git clone --depth 1 --no-tags https://github.com/source-droid/one_bit_comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239253190
git clone --depth 1 --no-tags https://github.com/mcupro/Simple-ILA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242945824
git clone --depth 1 --no-tags https://github.com/ameetgohil/usb_uart_tinybx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241263171
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-cpu-mor1kx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242440835
git clone --depth 1 --no-tags https://github.com/pvlkhm/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241881839
git clone --depth 1 --no-tags https://github.com/DhruvkBhatt/16_bit_mips_single_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246099344
git clone --depth 1 --no-tags https://github.com/BeeMan3/ECE_474.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241769339
git clone --depth 1 --no-tags https://github.com/GhazaleZe/Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246499309
git clone --depth 1 --no-tags https://github.com/Gogomoe/SUSTech_CS202_works.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244080239
git clone --depth 1 --no-tags https://github.com/Eri-Gutierrez/CSE401-Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241793827
git clone --depth 1 --no-tags https://github.com/zigon15/RiscyZiglerCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242653105
git clone --depth 1 --no-tags https://github.com/source-droid/2-bit-Adder-gate-level-modeling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239253355
git clone --depth 1 --no-tags https://github.com/unal-edigital2-2019-2/work03-lm32-grupo-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239510098
git clone --depth 1 --no-tags https://github.com/dimitris-lagos/Vga-Keyboard_FPGA-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240073455
git clone --depth 1 --no-tags https://github.com/yadzad/Pipelined-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246827727
git clone --depth 1 --no-tags https://github.com/alexgalayda/PLD_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244189156
git clone --depth 1 --no-tags https://github.com/crusader2000/2stage-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241152668
git clone --depth 1 --no-tags https://github.com/Eri-Gutierrez/CSE401-Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241795505
git clone --depth 1 --no-tags https://github.com/yih108321040/README_yh-tw.md.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244653748
git clone --depth 1 --no-tags https://github.com/mcupro/simple_dds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242938608
git clone --depth 1 --no-tags https://github.com/tamsri/RPN-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239614933
git clone --depth 1 --no-tags https://github.com/YC-Vertex/GroundZero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241351499
git clone --depth 1 --no-tags https://github.com/timeo-schmidt/MU0-CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241110436
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-cpu-lm32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242440824
