// Seed: 347723859
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input supply0 id_2,
    input tri id_3,
    input supply1 id_4,
    input tri0 id_5
    , id_24,
    input wor id_6,
    output tri1 id_7,
    input tri0 id_8,
    input tri0 id_9,
    output wand id_10,
    input uwire id_11,
    output supply1 id_12,
    output tri id_13,
    output supply1 id_14,
    input tri id_15,
    output supply0 id_16,
    output uwire id_17,
    input supply0 id_18,
    input tri0 id_19,
    output wand id_20,
    input wire id_21,
    output wire id_22
);
  tri0 id_25 = id_21;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    output tri1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    output supply1 id_5,
    output logic id_6,
    input tri0 id_7,
    output supply1 id_8,
    input wand id_9,
    input tri1 id_10,
    output supply0 id_11
);
  wire id_13;
  always @(*) id_6 <= 1;
  wire id_14;
  xor (id_6, id_13, id_9, id_14, id_3, id_7);
  module_0(
      id_3,
      id_10,
      id_3,
      id_9,
      id_9,
      id_9,
      id_10,
      id_5,
      id_9,
      id_3,
      id_5,
      id_3,
      id_4,
      id_1,
      id_11,
      id_3,
      id_11,
      id_1,
      id_3,
      id_3,
      id_0,
      id_10,
      id_2
  );
  wire id_15;
  wire id_16;
  wire id_17;
endmodule
