
C_Executable.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000678  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00000678  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000044  20000434  00000aac  00020434  2**2
                  ALLOC
  3 .stack        00002000  20000478  00000af0  00020434  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002045c  2**0
                  CONTENTS, READONLY
  6 .debug_info   00006692  00000000  00000000  000204b5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000051d  00000000  00000000  00026b47  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00000134  00000000  00000000  00027064  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000088  00000000  00000000  00027198  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000058  00000000  00000000  00027220  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00011a16  00000000  00000000  00027278  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00001589  00000000  00000000  00038c8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00072014  00000000  00000000  0003a217  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000002b8  00000000  00000000  000ac22c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
   0:	78 24 00 20 19 01 00 00 15 01 00 00 15 01 00 00     x$. ............
	...
  2c:	15 01 00 00 00 00 00 00 00 00 00 00 15 01 00 00     ................
  3c:	69 03 00 00 15 01 00 00 15 01 00 00 15 01 00 00     i...............
  4c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
  5c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
  6c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
  7c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
  8c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
  9c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
  ac:	15 01 00 00 00 00 00 00                             ........

000000b4 <__do_global_dtors_aux>:
  b4:	b510      	push	{r4, lr}
  b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
  b8:	7823      	ldrb	r3, [r4, #0]
  ba:	2b00      	cmp	r3, #0
  bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
  be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
  c0:	2b00      	cmp	r3, #0
  c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
  c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
  c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
  c8:	bf00      	nop
  ca:	2301      	movs	r3, #1
  cc:	7023      	strb	r3, [r4, #0]
  ce:	bd10      	pop	{r4, pc}
  d0:	20000434 	.word	0x20000434
  d4:	00000000 	.word	0x00000000
  d8:	00000678 	.word	0x00000678

000000dc <frame_dummy>:
  dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
  de:	b510      	push	{r4, lr}
  e0:	2b00      	cmp	r3, #0
  e2:	d003      	beq.n	ec <frame_dummy+0x10>
  e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
  e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
  e8:	e000      	b.n	ec <frame_dummy+0x10>
  ea:	bf00      	nop
  ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
  ee:	6803      	ldr	r3, [r0, #0]
  f0:	2b00      	cmp	r3, #0
  f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
  f4:	bd10      	pop	{r4, pc}
  f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
  f8:	2b00      	cmp	r3, #0
  fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
  fc:	4798      	blx	r3
  fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
 100:	00000000 	.word	0x00000000
 104:	20000438 	.word	0x20000438
 108:	00000678 	.word	0x00000678
 10c:	00000678 	.word	0x00000678
 110:	00000000 	.word	0x00000000

00000114 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
 114:	e7fe      	b.n	114 <Dummy_Handler>
	...

00000118 <Reset_Handler>:
{
 118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
 11a:	4a2a      	ldr	r2, [pc, #168]	; (1c4 <Reset_Handler+0xac>)
 11c:	4b2a      	ldr	r3, [pc, #168]	; (1c8 <Reset_Handler+0xb0>)
 11e:	429a      	cmp	r2, r3
 120:	d011      	beq.n	146 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
 122:	001a      	movs	r2, r3
 124:	4b29      	ldr	r3, [pc, #164]	; (1cc <Reset_Handler+0xb4>)
 126:	429a      	cmp	r2, r3
 128:	d20d      	bcs.n	146 <Reset_Handler+0x2e>
 12a:	4a29      	ldr	r2, [pc, #164]	; (1d0 <Reset_Handler+0xb8>)
 12c:	3303      	adds	r3, #3
 12e:	1a9b      	subs	r3, r3, r2
 130:	089b      	lsrs	r3, r3, #2
 132:	3301      	adds	r3, #1
 134:	009b      	lsls	r3, r3, #2
 136:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
 138:	4823      	ldr	r0, [pc, #140]	; (1c8 <Reset_Handler+0xb0>)
 13a:	4922      	ldr	r1, [pc, #136]	; (1c4 <Reset_Handler+0xac>)
 13c:	588c      	ldr	r4, [r1, r2]
 13e:	5084      	str	r4, [r0, r2]
 140:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
 142:	429a      	cmp	r2, r3
 144:	d1fa      	bne.n	13c <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
 146:	4a23      	ldr	r2, [pc, #140]	; (1d4 <Reset_Handler+0xbc>)
 148:	4b23      	ldr	r3, [pc, #140]	; (1d8 <Reset_Handler+0xc0>)
 14a:	429a      	cmp	r2, r3
 14c:	d20a      	bcs.n	164 <Reset_Handler+0x4c>
 14e:	43d3      	mvns	r3, r2
 150:	4921      	ldr	r1, [pc, #132]	; (1d8 <Reset_Handler+0xc0>)
 152:	185b      	adds	r3, r3, r1
 154:	2103      	movs	r1, #3
 156:	438b      	bics	r3, r1
 158:	3304      	adds	r3, #4
 15a:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
 15c:	2100      	movs	r1, #0
 15e:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
 160:	4293      	cmp	r3, r2
 162:	d1fc      	bne.n	15e <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
 164:	4a1d      	ldr	r2, [pc, #116]	; (1dc <Reset_Handler+0xc4>)
 166:	21ff      	movs	r1, #255	; 0xff
 168:	4b1d      	ldr	r3, [pc, #116]	; (1e0 <Reset_Handler+0xc8>)
 16a:	438b      	bics	r3, r1
 16c:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
 16e:	39fd      	subs	r1, #253	; 0xfd
 170:	2390      	movs	r3, #144	; 0x90
 172:	005b      	lsls	r3, r3, #1
 174:	4a1b      	ldr	r2, [pc, #108]	; (1e4 <Reset_Handler+0xcc>)
 176:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
 178:	4a1b      	ldr	r2, [pc, #108]	; (1e8 <Reset_Handler+0xd0>)
 17a:	78d3      	ldrb	r3, [r2, #3]
 17c:	2503      	movs	r5, #3
 17e:	43ab      	bics	r3, r5
 180:	2402      	movs	r4, #2
 182:	4323      	orrs	r3, r4
 184:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
 186:	78d3      	ldrb	r3, [r2, #3]
 188:	270c      	movs	r7, #12
 18a:	43bb      	bics	r3, r7
 18c:	2608      	movs	r6, #8
 18e:	4333      	orrs	r3, r6
 190:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
 192:	4b16      	ldr	r3, [pc, #88]	; (1ec <Reset_Handler+0xd4>)
 194:	7b98      	ldrb	r0, [r3, #14]
 196:	2230      	movs	r2, #48	; 0x30
 198:	4390      	bics	r0, r2
 19a:	2220      	movs	r2, #32
 19c:	4310      	orrs	r0, r2
 19e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
 1a0:	7b99      	ldrb	r1, [r3, #14]
 1a2:	43b9      	bics	r1, r7
 1a4:	4331      	orrs	r1, r6
 1a6:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
 1a8:	7b9a      	ldrb	r2, [r3, #14]
 1aa:	43aa      	bics	r2, r5
 1ac:	4322      	orrs	r2, r4
 1ae:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
 1b0:	4a0f      	ldr	r2, [pc, #60]	; (1f0 <Reset_Handler+0xd8>)
 1b2:	6853      	ldr	r3, [r2, #4]
 1b4:	2180      	movs	r1, #128	; 0x80
 1b6:	430b      	orrs	r3, r1
 1b8:	6053      	str	r3, [r2, #4]
        __libc_init_array();
 1ba:	4b0e      	ldr	r3, [pc, #56]	; (1f4 <Reset_Handler+0xdc>)
 1bc:	4798      	blx	r3
        main();
 1be:	4b0e      	ldr	r3, [pc, #56]	; (1f8 <Reset_Handler+0xe0>)
 1c0:	4798      	blx	r3
 1c2:	e7fe      	b.n	1c2 <Reset_Handler+0xaa>
 1c4:	00000678 	.word	0x00000678
 1c8:	20000000 	.word	0x20000000
 1cc:	20000434 	.word	0x20000434
 1d0:	20000004 	.word	0x20000004
 1d4:	20000434 	.word	0x20000434
 1d8:	20000478 	.word	0x20000478
 1dc:	e000ed00 	.word	0xe000ed00
 1e0:	00000000 	.word	0x00000000
 1e4:	41007000 	.word	0x41007000
 1e8:	41005000 	.word	0x41005000
 1ec:	41004800 	.word	0x41004800
 1f0:	41004000 	.word	0x41004000
 1f4:	000004b1 	.word	0x000004b1
 1f8:	00000355 	.word	0x00000355

000001fc <SystemInit>:
 *         Initialize the System and update the SystemCoreClock variable.
 */
void SystemInit(void)
{
        // Keep the default device state after reset
        SystemCoreClock = __SYSTEM_CLOCK;
 1fc:	4a01      	ldr	r2, [pc, #4]	; (204 <SystemInit+0x8>)
 1fe:	4b02      	ldr	r3, [pc, #8]	; (208 <SystemInit+0xc>)
 200:	601a      	str	r2, [r3, #0]
        return;
}
 202:	4770      	bx	lr
 204:	000f4240 	.word	0x000f4240
 208:	20000000 	.word	0x20000000

0000020c <ClocksInit>:

	/* ----------------------------------------------------------------------------------------------
	* 1) Set Flash wait states for 48 MHz (per Table 37-40 in data sheet)
	*/
	
	NVMCTRL->CTRLB.bit.RWS = 1;		/* 1 wait state required @ 3.3V & 48MHz */
 20c:	4a32      	ldr	r2, [pc, #200]	; (2d8 <ClocksInit+0xcc>)
 20e:	6853      	ldr	r3, [r2, #4]
 210:	211e      	movs	r1, #30
 212:	438b      	bics	r3, r1
 214:	391c      	subs	r1, #28
 216:	430b      	orrs	r3, r1
 218:	6053      	str	r3, [r2, #4]
		.bit.AAMPEN = 0,		/* Disable automatic amplitude control */
		.bit.EN32K = 1,			/* 32kHz output is disabled */
		.bit.XTALEN = 1			/* Crystal connected to XIN32/XOUT32 */
	};
	// Write these settings
	SYSCTRL->XOSC32K.reg = sysctrl_xosc32k.reg;
 21a:	4b30      	ldr	r3, [pc, #192]	; (2dc <ClocksInit+0xd0>)
 21c:	2283      	movs	r2, #131	; 0x83
 21e:	0092      	lsls	r2, r2, #2
 220:	829a      	strh	r2, [r3, #20]
	// Enable the Oscillator - Separate step per data sheet recommendation (sec 17.6.3)
	SYSCTRL->XOSC32K.bit.ENABLE = 1;
 222:	8a9a      	ldrh	r2, [r3, #20]
 224:	430a      	orrs	r2, r1
 226:	829a      	strh	r2, [r3, #20]
	
	// Wait for XOSC32K to stabilize
	while(!SYSCTRL->PCLKSR.bit.XOSC32KRDY);
 228:	001a      	movs	r2, r3
 22a:	68d3      	ldr	r3, [r2, #12]
 22c:	079b      	lsls	r3, r3, #30
 22e:	d5fc      	bpl.n	22a <ClocksInit+0x1e>
	GCLK_GENDIV_Type gclk1_gendiv = {
		.bit.DIV = 1,								/* Set output division factor = 1 */
		.bit.ID = GENERIC_CLOCK_GENERATOR_XOSC32K	/* Apply division factor to Generator 1 */
	};
	// Write these settings
	GCLK->GENDIV.reg = gclk1_gendiv.reg;
 230:	4b2b      	ldr	r3, [pc, #172]	; (2e0 <ClocksInit+0xd4>)
 232:	2202      	movs	r2, #2
 234:	32ff      	adds	r2, #255	; 0xff
 236:	609a      	str	r2, [r3, #8]
	
	// Configure Generic Clock Generator 1 with XOSC32K as source
	GCLK_GENCTRL_Type gclk1_genctrl = {
 238:	4a2a      	ldr	r2, [pc, #168]	; (2e4 <ClocksInit+0xd8>)
		.bit.GENEN = 1,			/* Enable the generator */
		.bit.SRC = 0x05,		/* Generator source: XOSC32K output */
		.bit.ID = GENERIC_CLOCK_GENERATOR_XOSC32K			/* Generator ID: 1 */
	};
	// Write these settings
	GCLK->GENCTRL.reg = gclk1_genctrl.reg;
 23a:	605a      	str	r2, [r3, #4]
	// GENCTRL is Write-Synchronized...so wait for write to complete
	while(GCLK->STATUS.bit.SYNCBUSY);
 23c:	001a      	movs	r2, r3
 23e:	7853      	ldrb	r3, [r2, #1]
 240:	09db      	lsrs	r3, r3, #7
 242:	d1fc      	bne.n	23e <ClocksInit+0x32>
		.bit.CLKEN = 1,			/* Enable the Generic Clock */
		.bit.GEN = GENERIC_CLOCK_GENERATOR_XOSC32K, 	/* Generic Clock Generator 1 is the source */
		.bit.ID = 0x00			/* Generic Clock Multiplexer 0 (DFLL48M Reference) */
	};
	// Write these settings
	GCLK->CLKCTRL.reg = gclk_clkctrl.reg;
 244:	4b26      	ldr	r3, [pc, #152]	; (2e0 <ClocksInit+0xd4>)
 246:	2282      	movs	r2, #130	; 0x82
 248:	01d2      	lsls	r2, r2, #7
 24a:	805a      	strh	r2, [r3, #2]
	// Enable the DFLL48M in open loop mode. Without this step, attempts to go into closed loop mode at 48 MHz will
	// result in Processor Reset (you'll be at the in the Reset_Handler in startup_samd21.c).
	// PCLKSR.DFLLRDY must be one before writing to the DFLL Control register
	// Note that the DFLLRDY bit represents status of register synchronization - NOT clock stability
	// (see Data Sheet 17.6.14 Synchronization for detail)
	while(!SYSCTRL->PCLKSR.bit.DFLLRDY);
 24c:	4a23      	ldr	r2, [pc, #140]	; (2dc <ClocksInit+0xd0>)
 24e:	68d3      	ldr	r3, [r2, #12]
 250:	06db      	lsls	r3, r3, #27
 252:	d5fc      	bpl.n	24e <ClocksInit+0x42>
	SYSCTRL->DFLLCTRL.reg = (uint16_t)(SYSCTRL_DFLLCTRL_ENABLE);
 254:	2202      	movs	r2, #2
 256:	4b21      	ldr	r3, [pc, #132]	; (2dc <ClocksInit+0xd0>)
 258:	849a      	strh	r2, [r3, #36]	; 0x24
	while(!SYSCTRL->PCLKSR.bit.DFLLRDY);
 25a:	001a      	movs	r2, r3
 25c:	68d3      	ldr	r3, [r2, #12]
 25e:	06db      	lsls	r3, r3, #27
 260:	d5fc      	bpl.n	25c <ClocksInit+0x50>
		.bit.CSTEP = 31,		/* Coarse step - use half of the max value (63) */
		.bit.FSTEP = 511,		/* Fine step - use half of the max value (1023) */
		.bit.MUL = 1465			/* Multiplier = MAIN_CLK_FREQ (48MHz) / EXT_32K_CLK_FREQ (32768 Hz) */
	};
	// Write these settings
	SYSCTRL->DFLLMUL.reg = sysctrl_dfllmul.reg;
 262:	4b1e      	ldr	r3, [pc, #120]	; (2dc <ClocksInit+0xd0>)
 264:	4a20      	ldr	r2, [pc, #128]	; (2e8 <ClocksInit+0xdc>)
 266:	62da      	str	r2, [r3, #44]	; 0x2c
	// Wait for synchronization
	while(!SYSCTRL->PCLKSR.bit.DFLLRDY);
 268:	001a      	movs	r2, r3
 26a:	68d3      	ldr	r3, [r2, #12]
 26c:	06db      	lsls	r3, r3, #27
 26e:	d5fc      	bpl.n	26a <ClocksInit+0x5e>
	
	// To reduce lock time, load factory calibrated values into DFLLVAL (cf. Data Sheet 17.6.7.1)
	// Location of value is defined in Data Sheet Table 10-5. NVM Software Calibration Area Mapping
	
	// Get factory calibrated value for "DFLL48M COARSE CAL" from NVM Software Calibration Area
	tempDFLL48CalibrationCoarse = *(uint32_t*)FUSES_DFLL48M_COARSE_CAL_ADDR;
 270:	4b1e      	ldr	r3, [pc, #120]	; (2ec <ClocksInit+0xe0>)
	tempDFLL48CalibrationCoarse &= FUSES_DFLL48M_COARSE_CAL_Msk;
	tempDFLL48CalibrationCoarse = tempDFLL48CalibrationCoarse>>FUSES_DFLL48M_COARSE_CAL_Pos;
	// Write the coarse calibration value
	SYSCTRL->DFLLVAL.bit.COARSE = tempDFLL48CalibrationCoarse;
 272:	681a      	ldr	r2, [r3, #0]
 274:	4919      	ldr	r1, [pc, #100]	; (2dc <ClocksInit+0xd0>)
 276:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 278:	0e92      	lsrs	r2, r2, #26
 27a:	0292      	lsls	r2, r2, #10
 27c:	481c      	ldr	r0, [pc, #112]	; (2f0 <ClocksInit+0xe4>)
 27e:	4003      	ands	r3, r0
 280:	4313      	orrs	r3, r2
 282:	628b      	str	r3, [r1, #40]	; 0x28
	// Switch DFLL48M to Closed Loop mode and enable WAITLOCK
	while(!SYSCTRL->PCLKSR.bit.DFLLRDY);
 284:	000a      	movs	r2, r1
 286:	68d3      	ldr	r3, [r2, #12]
 288:	06db      	lsls	r3, r3, #27
 28a:	d5fc      	bpl.n	286 <ClocksInit+0x7a>
	SYSCTRL->DFLLCTRL.reg |= (uint16_t) (SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_WAITLOCK);
 28c:	4a13      	ldr	r2, [pc, #76]	; (2dc <ClocksInit+0xd0>)
 28e:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 290:	4918      	ldr	r1, [pc, #96]	; (2f4 <ClocksInit+0xe8>)
 292:	430b      	orrs	r3, r1
 294:	8493      	strh	r3, [r2, #36]	; 0x24
		.bit.IDC = 1,			/* Generator duty cycle is 50/50 */
		.bit.GENEN = 1,			/* Enable the generator */
		.bit.SRC = 0x07,		/* Generator source: DFLL48M output */
		.bit.ID = GENERIC_CLOCK_GENERATOR_MAIN			/* Generator ID: 0 */
	};
	GCLK->GENCTRL.reg = gclk_genctrl0.reg;
 296:	4b12      	ldr	r3, [pc, #72]	; (2e0 <ClocksInit+0xd4>)
 298:	4a17      	ldr	r2, [pc, #92]	; (2f8 <ClocksInit+0xec>)
 29a:	605a      	str	r2, [r3, #4]
	// GENCTRL is Write-Synchronized...so wait for write to complete
	while(GCLK->STATUS.bit.SYNCBUSY);
 29c:	001a      	movs	r2, r3
 29e:	7853      	ldrb	r3, [r2, #1]
 2a0:	09db      	lsrs	r3, r3, #7
 2a2:	d1fc      	bne.n	29e <ClocksInit+0x92>
	
	/* ----------------------------------------------------------------------------------------------
	* 7) Modify prescaler value of OSC8M to produce 8MHz output
	*/

	SYSCTRL->OSC8M.bit.PRESC = 0;		/* Prescale by 1 */
 2a4:	4b0d      	ldr	r3, [pc, #52]	; (2dc <ClocksInit+0xd0>)
 2a6:	6a1a      	ldr	r2, [r3, #32]
 2a8:	4914      	ldr	r1, [pc, #80]	; (2fc <ClocksInit+0xf0>)
 2aa:	400a      	ands	r2, r1
 2ac:	621a      	str	r2, [r3, #32]
	SYSCTRL->OSC8M.bit.ONDEMAND = 0 ;	/* Oscillator is always on if enabled */
 2ae:	6a1a      	ldr	r2, [r3, #32]
 2b0:	2180      	movs	r1, #128	; 0x80
 2b2:	438a      	bics	r2, r1
 2b4:	621a      	str	r2, [r3, #32]
	GCLK_GENDIV_Type gclk3_gendiv = {
		.bit.DIV = 1,								/* Set output division factor = 1 */
		.bit.ID = GENERIC_CLOCK_GENERATOR_OSC8M		/* Apply division factor to Generator 3 */
	};
	// Write these settings
	GCLK->GENDIV.reg = gclk3_gendiv.reg;
 2b6:	4b0a      	ldr	r3, [pc, #40]	; (2e0 <ClocksInit+0xd4>)
 2b8:	2204      	movs	r2, #4
 2ba:	32ff      	adds	r2, #255	; 0xff
 2bc:	609a      	str	r2, [r3, #8]
	
	// Configure Generic Clock Generator 3 with OSC8M as source
	GCLK_GENCTRL_Type gclk3_genctrl = {
 2be:	4a10      	ldr	r2, [pc, #64]	; (300 <ClocksInit+0xf4>)
		.bit.GENEN = 1,			/* Enable the generator */
		.bit.SRC = 0x06,		/* Generator source: OSC8M output */
		.bit.ID = GENERIC_CLOCK_GENERATOR_OSC8M			/* Generator ID: 3 */
	};
	// Write these settings
	GCLK->GENCTRL.reg = gclk3_genctrl.reg;
 2c0:	605a      	str	r2, [r3, #4]
	// GENCTRL is Write-Synchronized...so wait for write to complete
	while(GCLK->STATUS.bit.SYNCBUSY);
 2c2:	001a      	movs	r2, r3
 2c4:	7853      	ldrb	r3, [r2, #1]
 2c6:	09db      	lsrs	r3, r3, #7
 2c8:	d1fc      	bne.n	2c4 <ClocksInit+0xb8>
	
	/* ----------------------------------------------------------------------------------------------
	* 9) Set CPU and APBx BUS Clocks to 48MHz
	*/
	PM->CPUSEL.reg  = PM_CPUSEL_CPUDIV_DIV1 ;
 2ca:	4b0e      	ldr	r3, [pc, #56]	; (304 <ClocksInit+0xf8>)
 2cc:	2200      	movs	r2, #0
 2ce:	721a      	strb	r2, [r3, #8]
	PM->APBASEL.reg = PM_APBASEL_APBADIV_DIV1_Val ;
 2d0:	725a      	strb	r2, [r3, #9]
	PM->APBBSEL.reg = PM_APBBSEL_APBBDIV_DIV1_Val ;
 2d2:	729a      	strb	r2, [r3, #10]
	PM->APBCSEL.reg = PM_APBCSEL_APBCDIV_DIV1_Val ;
 2d4:	72da      	strb	r2, [r3, #11]
	
} // ClockSysInit48M()
 2d6:	4770      	bx	lr
 2d8:	41004000 	.word	0x41004000
 2dc:	40000800 	.word	0x40000800
 2e0:	40000c00 	.word	0x40000c00
 2e4:	00030501 	.word	0x00030501
 2e8:	7dff05b9 	.word	0x7dff05b9
 2ec:	00806024 	.word	0x00806024
 2f0:	ffff03ff 	.word	0xffff03ff
 2f4:	00000804 	.word	0x00000804
 2f8:	000b0700 	.word	0x000b0700
 2fc:	fffffcff 	.word	0xfffffcff
 300:	00030603 	.word	0x00030603
 304:	40000400 	.word	0x40000400

00000308 <AppInit>:
void AppInit(void){
 308:	b510      	push	{r4, lr}
	ClocksInit();
 30a:	4b0d      	ldr	r3, [pc, #52]	; (340 <AppInit+0x38>)
 30c:	4798      	blx	r3
	PORT->Group[LED0_PORT].DIRSET.reg = LED0_PIN_MASK;
 30e:	4b0d      	ldr	r3, [pc, #52]	; (344 <AppInit+0x3c>)
 310:	2280      	movs	r2, #128	; 0x80
 312:	05d2      	lsls	r2, r2, #23
 314:	2188      	movs	r1, #136	; 0x88
 316:	505a      	str	r2, [r3, r1]
	PORT->Group[LED0_PORT].OUTSET.reg = LED0_PIN_MASK;
 318:	3110      	adds	r1, #16
 31a:	505a      	str	r2, [r3, r1]
	SysTick->CTRL = 0;					// Disable SysTick
 31c:	4a0a      	ldr	r2, [pc, #40]	; (348 <AppInit+0x40>)
 31e:	2000      	movs	r0, #0
 320:	6010      	str	r0, [r2, #0]
	SysTick->LOAD = 47999UL;			// Set reload register for 1mS interrupts
 322:	4b0a      	ldr	r3, [pc, #40]	; (34c <AppInit+0x44>)
 324:	6053      	str	r3, [r2, #4]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 326:	4c0a      	ldr	r4, [pc, #40]	; (350 <AppInit+0x48>)
 328:	6a23      	ldr	r3, [r4, #32]
 32a:	021b      	lsls	r3, r3, #8
 32c:	0a1b      	lsrs	r3, r3, #8
 32e:	21c0      	movs	r1, #192	; 0xc0
 330:	0609      	lsls	r1, r1, #24
 332:	430b      	orrs	r3, r1
 334:	6223      	str	r3, [r4, #32]
	SysTick->VAL = 0;					// Reset the SysTick counter value
 336:	6090      	str	r0, [r2, #8]
	SysTick->CTRL = 0x00000007;			// Enable SysTick, Enable SysTick Exceptions, Use CPU Clock
 338:	2307      	movs	r3, #7
 33a:	6013      	str	r3, [r2, #0]
} // AppInit()
 33c:	bd10      	pop	{r4, pc}
 33e:	46c0      	nop			; (mov r8, r8)
 340:	0000020d 	.word	0x0000020d
 344:	41004400 	.word	0x41004400
 348:	e000e010 	.word	0xe000e010
 34c:	0000bb7f 	.word	0x0000bb7f
 350:	e000ed00 	.word	0xe000ed00

00000354 <main>:
int main(void){
 354:	b510      	push	{r4, lr}
	SystemInit();
 356:	4b02      	ldr	r3, [pc, #8]	; (360 <main+0xc>)
 358:	4798      	blx	r3
	AppInit();
 35a:	4b02      	ldr	r3, [pc, #8]	; (364 <main+0x10>)
 35c:	4798      	blx	r3
 35e:	e7fe      	b.n	35e <main+0xa>
 360:	000001fd 	.word	0x000001fd
 364:	00000309 	.word	0x00000309

00000368 <SysTick_Handler>:
 * Overview:        This interrupt handler is called on SysTick timer underflow
 *
 * Note:
 *
 ******************************************************************************/
void SysTick_Handler(void){
 368:	b510      	push	{r4, lr}
	
	ul_tickcount++ ;
 36a:	4b08      	ldr	r3, [pc, #32]	; (38c <SysTick_Handler+0x24>)
 36c:	681a      	ldr	r2, [r3, #0]
 36e:	1c50      	adds	r0, r2, #1
 370:	6018      	str	r0, [r3, #0]
	// Toggle LEDs every second (i.e. 1000ms)
	if(ul_tickcount % 1000 == 0){
 372:	21fa      	movs	r1, #250	; 0xfa
 374:	0089      	lsls	r1, r1, #2
 376:	4b06      	ldr	r3, [pc, #24]	; (390 <SysTick_Handler+0x28>)
 378:	4798      	blx	r3
 37a:	2900      	cmp	r1, #0
 37c:	d104      	bne.n	388 <SysTick_Handler+0x20>
		// Toggle LED pin output level.
		PORT->Group[LED0_PORT].OUTTGL.reg = LED0_PIN_MASK;
 37e:	2180      	movs	r1, #128	; 0x80
 380:	05c9      	lsls	r1, r1, #23
 382:	239c      	movs	r3, #156	; 0x9c
 384:	4a03      	ldr	r2, [pc, #12]	; (394 <SysTick_Handler+0x2c>)
 386:	50d1      	str	r1, [r2, r3]
	}
} // SysTick_Handler()
 388:	bd10      	pop	{r4, pc}
 38a:	46c0      	nop			; (mov r8, r8)
 38c:	20000450 	.word	0x20000450
 390:	000004a5 	.word	0x000004a5
 394:	41004400 	.word	0x41004400

00000398 <__udivsi3>:
 398:	2200      	movs	r2, #0
 39a:	0843      	lsrs	r3, r0, #1
 39c:	428b      	cmp	r3, r1
 39e:	d374      	bcc.n	48a <__udivsi3+0xf2>
 3a0:	0903      	lsrs	r3, r0, #4
 3a2:	428b      	cmp	r3, r1
 3a4:	d35f      	bcc.n	466 <__udivsi3+0xce>
 3a6:	0a03      	lsrs	r3, r0, #8
 3a8:	428b      	cmp	r3, r1
 3aa:	d344      	bcc.n	436 <__udivsi3+0x9e>
 3ac:	0b03      	lsrs	r3, r0, #12
 3ae:	428b      	cmp	r3, r1
 3b0:	d328      	bcc.n	404 <__udivsi3+0x6c>
 3b2:	0c03      	lsrs	r3, r0, #16
 3b4:	428b      	cmp	r3, r1
 3b6:	d30d      	bcc.n	3d4 <__udivsi3+0x3c>
 3b8:	22ff      	movs	r2, #255	; 0xff
 3ba:	0209      	lsls	r1, r1, #8
 3bc:	ba12      	rev	r2, r2
 3be:	0c03      	lsrs	r3, r0, #16
 3c0:	428b      	cmp	r3, r1
 3c2:	d302      	bcc.n	3ca <__udivsi3+0x32>
 3c4:	1212      	asrs	r2, r2, #8
 3c6:	0209      	lsls	r1, r1, #8
 3c8:	d065      	beq.n	496 <__udivsi3+0xfe>
 3ca:	0b03      	lsrs	r3, r0, #12
 3cc:	428b      	cmp	r3, r1
 3ce:	d319      	bcc.n	404 <__udivsi3+0x6c>
 3d0:	e000      	b.n	3d4 <__udivsi3+0x3c>
 3d2:	0a09      	lsrs	r1, r1, #8
 3d4:	0bc3      	lsrs	r3, r0, #15
 3d6:	428b      	cmp	r3, r1
 3d8:	d301      	bcc.n	3de <__udivsi3+0x46>
 3da:	03cb      	lsls	r3, r1, #15
 3dc:	1ac0      	subs	r0, r0, r3
 3de:	4152      	adcs	r2, r2
 3e0:	0b83      	lsrs	r3, r0, #14
 3e2:	428b      	cmp	r3, r1
 3e4:	d301      	bcc.n	3ea <__udivsi3+0x52>
 3e6:	038b      	lsls	r3, r1, #14
 3e8:	1ac0      	subs	r0, r0, r3
 3ea:	4152      	adcs	r2, r2
 3ec:	0b43      	lsrs	r3, r0, #13
 3ee:	428b      	cmp	r3, r1
 3f0:	d301      	bcc.n	3f6 <__udivsi3+0x5e>
 3f2:	034b      	lsls	r3, r1, #13
 3f4:	1ac0      	subs	r0, r0, r3
 3f6:	4152      	adcs	r2, r2
 3f8:	0b03      	lsrs	r3, r0, #12
 3fa:	428b      	cmp	r3, r1
 3fc:	d301      	bcc.n	402 <__udivsi3+0x6a>
 3fe:	030b      	lsls	r3, r1, #12
 400:	1ac0      	subs	r0, r0, r3
 402:	4152      	adcs	r2, r2
 404:	0ac3      	lsrs	r3, r0, #11
 406:	428b      	cmp	r3, r1
 408:	d301      	bcc.n	40e <__udivsi3+0x76>
 40a:	02cb      	lsls	r3, r1, #11
 40c:	1ac0      	subs	r0, r0, r3
 40e:	4152      	adcs	r2, r2
 410:	0a83      	lsrs	r3, r0, #10
 412:	428b      	cmp	r3, r1
 414:	d301      	bcc.n	41a <__udivsi3+0x82>
 416:	028b      	lsls	r3, r1, #10
 418:	1ac0      	subs	r0, r0, r3
 41a:	4152      	adcs	r2, r2
 41c:	0a43      	lsrs	r3, r0, #9
 41e:	428b      	cmp	r3, r1
 420:	d301      	bcc.n	426 <__udivsi3+0x8e>
 422:	024b      	lsls	r3, r1, #9
 424:	1ac0      	subs	r0, r0, r3
 426:	4152      	adcs	r2, r2
 428:	0a03      	lsrs	r3, r0, #8
 42a:	428b      	cmp	r3, r1
 42c:	d301      	bcc.n	432 <__udivsi3+0x9a>
 42e:	020b      	lsls	r3, r1, #8
 430:	1ac0      	subs	r0, r0, r3
 432:	4152      	adcs	r2, r2
 434:	d2cd      	bcs.n	3d2 <__udivsi3+0x3a>
 436:	09c3      	lsrs	r3, r0, #7
 438:	428b      	cmp	r3, r1
 43a:	d301      	bcc.n	440 <__udivsi3+0xa8>
 43c:	01cb      	lsls	r3, r1, #7
 43e:	1ac0      	subs	r0, r0, r3
 440:	4152      	adcs	r2, r2
 442:	0983      	lsrs	r3, r0, #6
 444:	428b      	cmp	r3, r1
 446:	d301      	bcc.n	44c <__udivsi3+0xb4>
 448:	018b      	lsls	r3, r1, #6
 44a:	1ac0      	subs	r0, r0, r3
 44c:	4152      	adcs	r2, r2
 44e:	0943      	lsrs	r3, r0, #5
 450:	428b      	cmp	r3, r1
 452:	d301      	bcc.n	458 <__udivsi3+0xc0>
 454:	014b      	lsls	r3, r1, #5
 456:	1ac0      	subs	r0, r0, r3
 458:	4152      	adcs	r2, r2
 45a:	0903      	lsrs	r3, r0, #4
 45c:	428b      	cmp	r3, r1
 45e:	d301      	bcc.n	464 <__udivsi3+0xcc>
 460:	010b      	lsls	r3, r1, #4
 462:	1ac0      	subs	r0, r0, r3
 464:	4152      	adcs	r2, r2
 466:	08c3      	lsrs	r3, r0, #3
 468:	428b      	cmp	r3, r1
 46a:	d301      	bcc.n	470 <__udivsi3+0xd8>
 46c:	00cb      	lsls	r3, r1, #3
 46e:	1ac0      	subs	r0, r0, r3
 470:	4152      	adcs	r2, r2
 472:	0883      	lsrs	r3, r0, #2
 474:	428b      	cmp	r3, r1
 476:	d301      	bcc.n	47c <__udivsi3+0xe4>
 478:	008b      	lsls	r3, r1, #2
 47a:	1ac0      	subs	r0, r0, r3
 47c:	4152      	adcs	r2, r2
 47e:	0843      	lsrs	r3, r0, #1
 480:	428b      	cmp	r3, r1
 482:	d301      	bcc.n	488 <__udivsi3+0xf0>
 484:	004b      	lsls	r3, r1, #1
 486:	1ac0      	subs	r0, r0, r3
 488:	4152      	adcs	r2, r2
 48a:	1a41      	subs	r1, r0, r1
 48c:	d200      	bcs.n	490 <__udivsi3+0xf8>
 48e:	4601      	mov	r1, r0
 490:	4152      	adcs	r2, r2
 492:	4610      	mov	r0, r2
 494:	4770      	bx	lr
 496:	e7ff      	b.n	498 <__udivsi3+0x100>
 498:	b501      	push	{r0, lr}
 49a:	2000      	movs	r0, #0
 49c:	f000 f806 	bl	4ac <__aeabi_idiv0>
 4a0:	bd02      	pop	{r1, pc}
 4a2:	46c0      	nop			; (mov r8, r8)

000004a4 <__aeabi_uidivmod>:
 4a4:	2900      	cmp	r1, #0
 4a6:	d0f7      	beq.n	498 <__udivsi3+0x100>
 4a8:	e776      	b.n	398 <__udivsi3>
 4aa:	4770      	bx	lr

000004ac <__aeabi_idiv0>:
 4ac:	4770      	bx	lr
 4ae:	46c0      	nop			; (mov r8, r8)

000004b0 <__libc_init_array>:
 4b0:	b570      	push	{r4, r5, r6, lr}
 4b2:	4e0d      	ldr	r6, [pc, #52]	; (4e8 <__libc_init_array+0x38>)
 4b4:	4d0d      	ldr	r5, [pc, #52]	; (4ec <__libc_init_array+0x3c>)
 4b6:	2400      	movs	r4, #0
 4b8:	1bad      	subs	r5, r5, r6
 4ba:	10ad      	asrs	r5, r5, #2
 4bc:	d005      	beq.n	4ca <__libc_init_array+0x1a>
 4be:	00a3      	lsls	r3, r4, #2
 4c0:	58f3      	ldr	r3, [r6, r3]
 4c2:	3401      	adds	r4, #1
 4c4:	4798      	blx	r3
 4c6:	42a5      	cmp	r5, r4
 4c8:	d1f9      	bne.n	4be <__libc_init_array+0xe>
 4ca:	f000 f8c3 	bl	654 <_init>
 4ce:	4e08      	ldr	r6, [pc, #32]	; (4f0 <__libc_init_array+0x40>)
 4d0:	4d08      	ldr	r5, [pc, #32]	; (4f4 <__libc_init_array+0x44>)
 4d2:	2400      	movs	r4, #0
 4d4:	1bad      	subs	r5, r5, r6
 4d6:	10ad      	asrs	r5, r5, #2
 4d8:	d005      	beq.n	4e6 <__libc_init_array+0x36>
 4da:	00a3      	lsls	r3, r4, #2
 4dc:	58f3      	ldr	r3, [r6, r3]
 4de:	3401      	adds	r4, #1
 4e0:	4798      	blx	r3
 4e2:	42a5      	cmp	r5, r4
 4e4:	d1f9      	bne.n	4da <__libc_init_array+0x2a>
 4e6:	bd70      	pop	{r4, r5, r6, pc}
 4e8:	00000660 	.word	0x00000660
 4ec:	00000660 	.word	0x00000660
 4f0:	00000660 	.word	0x00000660
 4f4:	00000668 	.word	0x00000668

000004f8 <register_fini>:
 4f8:	4b03      	ldr	r3, [pc, #12]	; (508 <register_fini+0x10>)
 4fa:	b510      	push	{r4, lr}
 4fc:	2b00      	cmp	r3, #0
 4fe:	d002      	beq.n	506 <register_fini+0xe>
 500:	4802      	ldr	r0, [pc, #8]	; (50c <register_fini+0x14>)
 502:	f000 f805 	bl	510 <atexit>
 506:	bd10      	pop	{r4, pc}
 508:	00000000 	.word	0x00000000
 50c:	00000521 	.word	0x00000521

00000510 <atexit>:
 510:	b510      	push	{r4, lr}
 512:	0001      	movs	r1, r0
 514:	2300      	movs	r3, #0
 516:	2200      	movs	r2, #0
 518:	2000      	movs	r0, #0
 51a:	f000 f81f 	bl	55c <__register_exitproc>
 51e:	bd10      	pop	{r4, pc}

00000520 <__libc_fini_array>:
 520:	b570      	push	{r4, r5, r6, lr}
 522:	4b09      	ldr	r3, [pc, #36]	; (548 <__libc_fini_array+0x28>)
 524:	4c09      	ldr	r4, [pc, #36]	; (54c <__libc_fini_array+0x2c>)
 526:	1ae4      	subs	r4, r4, r3
 528:	10a4      	asrs	r4, r4, #2
 52a:	d009      	beq.n	540 <__libc_fini_array+0x20>
 52c:	4a08      	ldr	r2, [pc, #32]	; (550 <__libc_fini_array+0x30>)
 52e:	18a5      	adds	r5, r4, r2
 530:	00ad      	lsls	r5, r5, #2
 532:	18ed      	adds	r5, r5, r3
 534:	682b      	ldr	r3, [r5, #0]
 536:	3c01      	subs	r4, #1
 538:	4798      	blx	r3
 53a:	3d04      	subs	r5, #4
 53c:	2c00      	cmp	r4, #0
 53e:	d1f9      	bne.n	534 <__libc_fini_array+0x14>
 540:	f000 f892 	bl	668 <_fini>
 544:	bd70      	pop	{r4, r5, r6, pc}
 546:	46c0      	nop			; (mov r8, r8)
 548:	00000674 	.word	0x00000674
 54c:	00000678 	.word	0x00000678
 550:	3fffffff 	.word	0x3fffffff

00000554 <__retarget_lock_acquire_recursive>:
 554:	4770      	bx	lr
 556:	46c0      	nop			; (mov r8, r8)

00000558 <__retarget_lock_release_recursive>:
 558:	4770      	bx	lr
 55a:	46c0      	nop			; (mov r8, r8)

0000055c <__register_exitproc>:
 55c:	b5f0      	push	{r4, r5, r6, r7, lr}
 55e:	464e      	mov	r6, r9
 560:	4645      	mov	r5, r8
 562:	46de      	mov	lr, fp
 564:	4657      	mov	r7, sl
 566:	b5e0      	push	{r5, r6, r7, lr}
 568:	4d36      	ldr	r5, [pc, #216]	; (644 <__register_exitproc+0xe8>)
 56a:	b083      	sub	sp, #12
 56c:	0006      	movs	r6, r0
 56e:	6828      	ldr	r0, [r5, #0]
 570:	4698      	mov	r8, r3
 572:	000f      	movs	r7, r1
 574:	4691      	mov	r9, r2
 576:	f7ff ffed 	bl	554 <__retarget_lock_acquire_recursive>
 57a:	4b33      	ldr	r3, [pc, #204]	; (648 <__register_exitproc+0xec>)
 57c:	681c      	ldr	r4, [r3, #0]
 57e:	23a4      	movs	r3, #164	; 0xa4
 580:	005b      	lsls	r3, r3, #1
 582:	58e0      	ldr	r0, [r4, r3]
 584:	2800      	cmp	r0, #0
 586:	d052      	beq.n	62e <__register_exitproc+0xd2>
 588:	6843      	ldr	r3, [r0, #4]
 58a:	2b1f      	cmp	r3, #31
 58c:	dc13      	bgt.n	5b6 <__register_exitproc+0x5a>
 58e:	1c5a      	adds	r2, r3, #1
 590:	9201      	str	r2, [sp, #4]
 592:	2e00      	cmp	r6, #0
 594:	d128      	bne.n	5e8 <__register_exitproc+0x8c>
 596:	9a01      	ldr	r2, [sp, #4]
 598:	3302      	adds	r3, #2
 59a:	009b      	lsls	r3, r3, #2
 59c:	6042      	str	r2, [r0, #4]
 59e:	501f      	str	r7, [r3, r0]
 5a0:	6828      	ldr	r0, [r5, #0]
 5a2:	f7ff ffd9 	bl	558 <__retarget_lock_release_recursive>
 5a6:	2000      	movs	r0, #0
 5a8:	b003      	add	sp, #12
 5aa:	bc3c      	pop	{r2, r3, r4, r5}
 5ac:	4690      	mov	r8, r2
 5ae:	4699      	mov	r9, r3
 5b0:	46a2      	mov	sl, r4
 5b2:	46ab      	mov	fp, r5
 5b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 5b6:	4b25      	ldr	r3, [pc, #148]	; (64c <__register_exitproc+0xf0>)
 5b8:	2b00      	cmp	r3, #0
 5ba:	d03d      	beq.n	638 <__register_exitproc+0xdc>
 5bc:	20c8      	movs	r0, #200	; 0xc8
 5be:	0040      	lsls	r0, r0, #1
 5c0:	e000      	b.n	5c4 <__register_exitproc+0x68>
 5c2:	bf00      	nop
 5c4:	2800      	cmp	r0, #0
 5c6:	d037      	beq.n	638 <__register_exitproc+0xdc>
 5c8:	22a4      	movs	r2, #164	; 0xa4
 5ca:	2300      	movs	r3, #0
 5cc:	0052      	lsls	r2, r2, #1
 5ce:	58a1      	ldr	r1, [r4, r2]
 5d0:	6043      	str	r3, [r0, #4]
 5d2:	6001      	str	r1, [r0, #0]
 5d4:	50a0      	str	r0, [r4, r2]
 5d6:	3240      	adds	r2, #64	; 0x40
 5d8:	5083      	str	r3, [r0, r2]
 5da:	3204      	adds	r2, #4
 5dc:	5083      	str	r3, [r0, r2]
 5de:	3301      	adds	r3, #1
 5e0:	9301      	str	r3, [sp, #4]
 5e2:	2300      	movs	r3, #0
 5e4:	2e00      	cmp	r6, #0
 5e6:	d0d6      	beq.n	596 <__register_exitproc+0x3a>
 5e8:	009a      	lsls	r2, r3, #2
 5ea:	4692      	mov	sl, r2
 5ec:	4482      	add	sl, r0
 5ee:	464a      	mov	r2, r9
 5f0:	2188      	movs	r1, #136	; 0x88
 5f2:	4654      	mov	r4, sl
 5f4:	5062      	str	r2, [r4, r1]
 5f6:	22c4      	movs	r2, #196	; 0xc4
 5f8:	0052      	lsls	r2, r2, #1
 5fa:	4691      	mov	r9, r2
 5fc:	4481      	add	r9, r0
 5fe:	464a      	mov	r2, r9
 600:	3987      	subs	r1, #135	; 0x87
 602:	4099      	lsls	r1, r3
 604:	6812      	ldr	r2, [r2, #0]
 606:	468b      	mov	fp, r1
 608:	430a      	orrs	r2, r1
 60a:	4694      	mov	ip, r2
 60c:	464a      	mov	r2, r9
 60e:	4661      	mov	r1, ip
 610:	6011      	str	r1, [r2, #0]
 612:	2284      	movs	r2, #132	; 0x84
 614:	4641      	mov	r1, r8
 616:	0052      	lsls	r2, r2, #1
 618:	50a1      	str	r1, [r4, r2]
 61a:	2e02      	cmp	r6, #2
 61c:	d1bb      	bne.n	596 <__register_exitproc+0x3a>
 61e:	0002      	movs	r2, r0
 620:	465c      	mov	r4, fp
 622:	328d      	adds	r2, #141	; 0x8d
 624:	32ff      	adds	r2, #255	; 0xff
 626:	6811      	ldr	r1, [r2, #0]
 628:	430c      	orrs	r4, r1
 62a:	6014      	str	r4, [r2, #0]
 62c:	e7b3      	b.n	596 <__register_exitproc+0x3a>
 62e:	0020      	movs	r0, r4
 630:	304d      	adds	r0, #77	; 0x4d
 632:	30ff      	adds	r0, #255	; 0xff
 634:	50e0      	str	r0, [r4, r3]
 636:	e7a7      	b.n	588 <__register_exitproc+0x2c>
 638:	6828      	ldr	r0, [r5, #0]
 63a:	f7ff ff8d 	bl	558 <__retarget_lock_release_recursive>
 63e:	2001      	movs	r0, #1
 640:	4240      	negs	r0, r0
 642:	e7b1      	b.n	5a8 <__register_exitproc+0x4c>
 644:	20000430 	.word	0x20000430
 648:	00000650 	.word	0x00000650
 64c:	00000000 	.word	0x00000000

00000650 <_global_impure_ptr>:
 650:	20000008                                ... 

00000654 <_init>:
 654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 656:	46c0      	nop			; (mov r8, r8)
 658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 65a:	bc08      	pop	{r3}
 65c:	469e      	mov	lr, r3
 65e:	4770      	bx	lr

00000660 <__init_array_start>:
 660:	000004f9 	.word	0x000004f9

00000664 <__frame_dummy_init_array_entry>:
 664:	000000dd                                ....

00000668 <_fini>:
 668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 66a:	46c0      	nop			; (mov r8, r8)
 66c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 66e:	bc08      	pop	{r3}
 670:	469e      	mov	lr, r3
 672:	4770      	bx	lr

00000674 <__fini_array_start>:
 674:	000000b5 	.word	0x000000b5
