# SPI-Slave-with-single-port-RAM
This module implements an SPI Slave interface integrated with a Single-Port Synchronous RAM for efficient serial communication and local data storage. Designed in Verilog, it allows serial data exchange between a master SPI device and internal memory



<img width="704" height="275" alt="image" src="https://github.com/user-attachments/assets/fc57a0ad-74b6-46b1-b700-c16de7dc7f1e" />

