
TP_Actionneur.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bba0  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d8  0800bd80  0800bd80  0001bd80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c358  0800c358  000202c8  2**0
                  CONTENTS
  4 .ARM          00000008  0800c358  0800c358  0001c358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c360  0800c360  000202c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c360  0800c360  0001c360  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c364  0800c364  0001c364  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002c8  20000000  0800c368  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000244  200002c8  0800c630  000202c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000050c  0800c630  0002050c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019eb6  00000000  00000000  000202f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e36  00000000  00000000  0003a1ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001558  00000000  00000000  0003cfe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001440  00000000  00000000  0003e540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002972b  00000000  00000000  0003f980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017c9a  00000000  00000000  000690ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011459e  00000000  00000000  00080d45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001952e3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006fc0  00000000  00000000  00195334  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200002c8 	.word	0x200002c8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800bd68 	.word	0x0800bd68

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200002cc 	.word	0x200002cc
 800021c:	0800bd68 	.word	0x0800bd68

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c2c:	f000 b974 	b.w	8000f18 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f806 	bl	8000c48 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	9d08      	ldr	r5, [sp, #32]
 8000c4e:	4604      	mov	r4, r0
 8000c50:	468e      	mov	lr, r1
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d14d      	bne.n	8000cf2 <__udivmoddi4+0xaa>
 8000c56:	428a      	cmp	r2, r1
 8000c58:	4694      	mov	ip, r2
 8000c5a:	d969      	bls.n	8000d30 <__udivmoddi4+0xe8>
 8000c5c:	fab2 f282 	clz	r2, r2
 8000c60:	b152      	cbz	r2, 8000c78 <__udivmoddi4+0x30>
 8000c62:	fa01 f302 	lsl.w	r3, r1, r2
 8000c66:	f1c2 0120 	rsb	r1, r2, #32
 8000c6a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c6e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c72:	ea41 0e03 	orr.w	lr, r1, r3
 8000c76:	4094      	lsls	r4, r2
 8000c78:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c7c:	0c21      	lsrs	r1, r4, #16
 8000c7e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c82:	fa1f f78c 	uxth.w	r7, ip
 8000c86:	fb08 e316 	mls	r3, r8, r6, lr
 8000c8a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c8e:	fb06 f107 	mul.w	r1, r6, r7
 8000c92:	4299      	cmp	r1, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x64>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c9e:	f080 811f 	bcs.w	8000ee0 <__udivmoddi4+0x298>
 8000ca2:	4299      	cmp	r1, r3
 8000ca4:	f240 811c 	bls.w	8000ee0 <__udivmoddi4+0x298>
 8000ca8:	3e02      	subs	r6, #2
 8000caa:	4463      	add	r3, ip
 8000cac:	1a5b      	subs	r3, r3, r1
 8000cae:	b2a4      	uxth	r4, r4
 8000cb0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cb4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cb8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cbc:	fb00 f707 	mul.w	r7, r0, r7
 8000cc0:	42a7      	cmp	r7, r4
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x92>
 8000cc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cc8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ccc:	f080 810a 	bcs.w	8000ee4 <__udivmoddi4+0x29c>
 8000cd0:	42a7      	cmp	r7, r4
 8000cd2:	f240 8107 	bls.w	8000ee4 <__udivmoddi4+0x29c>
 8000cd6:	4464      	add	r4, ip
 8000cd8:	3802      	subs	r0, #2
 8000cda:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cde:	1be4      	subs	r4, r4, r7
 8000ce0:	2600      	movs	r6, #0
 8000ce2:	b11d      	cbz	r5, 8000cec <__udivmoddi4+0xa4>
 8000ce4:	40d4      	lsrs	r4, r2
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cec:	4631      	mov	r1, r6
 8000cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d909      	bls.n	8000d0a <__udivmoddi4+0xc2>
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	f000 80ef 	beq.w	8000eda <__udivmoddi4+0x292>
 8000cfc:	2600      	movs	r6, #0
 8000cfe:	e9c5 0100 	strd	r0, r1, [r5]
 8000d02:	4630      	mov	r0, r6
 8000d04:	4631      	mov	r1, r6
 8000d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0a:	fab3 f683 	clz	r6, r3
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	d14a      	bne.n	8000da8 <__udivmoddi4+0x160>
 8000d12:	428b      	cmp	r3, r1
 8000d14:	d302      	bcc.n	8000d1c <__udivmoddi4+0xd4>
 8000d16:	4282      	cmp	r2, r0
 8000d18:	f200 80f9 	bhi.w	8000f0e <__udivmoddi4+0x2c6>
 8000d1c:	1a84      	subs	r4, r0, r2
 8000d1e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d22:	2001      	movs	r0, #1
 8000d24:	469e      	mov	lr, r3
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	d0e0      	beq.n	8000cec <__udivmoddi4+0xa4>
 8000d2a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d2e:	e7dd      	b.n	8000cec <__udivmoddi4+0xa4>
 8000d30:	b902      	cbnz	r2, 8000d34 <__udivmoddi4+0xec>
 8000d32:	deff      	udf	#255	; 0xff
 8000d34:	fab2 f282 	clz	r2, r2
 8000d38:	2a00      	cmp	r2, #0
 8000d3a:	f040 8092 	bne.w	8000e62 <__udivmoddi4+0x21a>
 8000d3e:	eba1 010c 	sub.w	r1, r1, ip
 8000d42:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d46:	fa1f fe8c 	uxth.w	lr, ip
 8000d4a:	2601      	movs	r6, #1
 8000d4c:	0c20      	lsrs	r0, r4, #16
 8000d4e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d52:	fb07 1113 	mls	r1, r7, r3, r1
 8000d56:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d5a:	fb0e f003 	mul.w	r0, lr, r3
 8000d5e:	4288      	cmp	r0, r1
 8000d60:	d908      	bls.n	8000d74 <__udivmoddi4+0x12c>
 8000d62:	eb1c 0101 	adds.w	r1, ip, r1
 8000d66:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000d6a:	d202      	bcs.n	8000d72 <__udivmoddi4+0x12a>
 8000d6c:	4288      	cmp	r0, r1
 8000d6e:	f200 80cb 	bhi.w	8000f08 <__udivmoddi4+0x2c0>
 8000d72:	4643      	mov	r3, r8
 8000d74:	1a09      	subs	r1, r1, r0
 8000d76:	b2a4      	uxth	r4, r4
 8000d78:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d7c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d80:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d84:	fb0e fe00 	mul.w	lr, lr, r0
 8000d88:	45a6      	cmp	lr, r4
 8000d8a:	d908      	bls.n	8000d9e <__udivmoddi4+0x156>
 8000d8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d90:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d94:	d202      	bcs.n	8000d9c <__udivmoddi4+0x154>
 8000d96:	45a6      	cmp	lr, r4
 8000d98:	f200 80bb 	bhi.w	8000f12 <__udivmoddi4+0x2ca>
 8000d9c:	4608      	mov	r0, r1
 8000d9e:	eba4 040e 	sub.w	r4, r4, lr
 8000da2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000da6:	e79c      	b.n	8000ce2 <__udivmoddi4+0x9a>
 8000da8:	f1c6 0720 	rsb	r7, r6, #32
 8000dac:	40b3      	lsls	r3, r6
 8000dae:	fa22 fc07 	lsr.w	ip, r2, r7
 8000db2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000db6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dba:	fa01 f306 	lsl.w	r3, r1, r6
 8000dbe:	431c      	orrs	r4, r3
 8000dc0:	40f9      	lsrs	r1, r7
 8000dc2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dc6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dca:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dce:	0c20      	lsrs	r0, r4, #16
 8000dd0:	fa1f fe8c 	uxth.w	lr, ip
 8000dd4:	fb09 1118 	mls	r1, r9, r8, r1
 8000dd8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ddc:	fb08 f00e 	mul.w	r0, r8, lr
 8000de0:	4288      	cmp	r0, r1
 8000de2:	fa02 f206 	lsl.w	r2, r2, r6
 8000de6:	d90b      	bls.n	8000e00 <__udivmoddi4+0x1b8>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000df0:	f080 8088 	bcs.w	8000f04 <__udivmoddi4+0x2bc>
 8000df4:	4288      	cmp	r0, r1
 8000df6:	f240 8085 	bls.w	8000f04 <__udivmoddi4+0x2bc>
 8000dfa:	f1a8 0802 	sub.w	r8, r8, #2
 8000dfe:	4461      	add	r1, ip
 8000e00:	1a09      	subs	r1, r1, r0
 8000e02:	b2a4      	uxth	r4, r4
 8000e04:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e08:	fb09 1110 	mls	r1, r9, r0, r1
 8000e0c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e10:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e14:	458e      	cmp	lr, r1
 8000e16:	d908      	bls.n	8000e2a <__udivmoddi4+0x1e2>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000e20:	d26c      	bcs.n	8000efc <__udivmoddi4+0x2b4>
 8000e22:	458e      	cmp	lr, r1
 8000e24:	d96a      	bls.n	8000efc <__udivmoddi4+0x2b4>
 8000e26:	3802      	subs	r0, #2
 8000e28:	4461      	add	r1, ip
 8000e2a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e2e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e32:	eba1 010e 	sub.w	r1, r1, lr
 8000e36:	42a1      	cmp	r1, r4
 8000e38:	46c8      	mov	r8, r9
 8000e3a:	46a6      	mov	lr, r4
 8000e3c:	d356      	bcc.n	8000eec <__udivmoddi4+0x2a4>
 8000e3e:	d053      	beq.n	8000ee8 <__udivmoddi4+0x2a0>
 8000e40:	b15d      	cbz	r5, 8000e5a <__udivmoddi4+0x212>
 8000e42:	ebb3 0208 	subs.w	r2, r3, r8
 8000e46:	eb61 010e 	sbc.w	r1, r1, lr
 8000e4a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e4e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e52:	40f1      	lsrs	r1, r6
 8000e54:	431f      	orrs	r7, r3
 8000e56:	e9c5 7100 	strd	r7, r1, [r5]
 8000e5a:	2600      	movs	r6, #0
 8000e5c:	4631      	mov	r1, r6
 8000e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e62:	f1c2 0320 	rsb	r3, r2, #32
 8000e66:	40d8      	lsrs	r0, r3
 8000e68:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e6c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e70:	4091      	lsls	r1, r2
 8000e72:	4301      	orrs	r1, r0
 8000e74:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e78:	fa1f fe8c 	uxth.w	lr, ip
 8000e7c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e80:	fb07 3610 	mls	r6, r7, r0, r3
 8000e84:	0c0b      	lsrs	r3, r1, #16
 8000e86:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e8a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e8e:	429e      	cmp	r6, r3
 8000e90:	fa04 f402 	lsl.w	r4, r4, r2
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x260>
 8000e96:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e9e:	d22f      	bcs.n	8000f00 <__udivmoddi4+0x2b8>
 8000ea0:	429e      	cmp	r6, r3
 8000ea2:	d92d      	bls.n	8000f00 <__udivmoddi4+0x2b8>
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	4463      	add	r3, ip
 8000ea8:	1b9b      	subs	r3, r3, r6
 8000eaa:	b289      	uxth	r1, r1
 8000eac:	fbb3 f6f7 	udiv	r6, r3, r7
 8000eb0:	fb07 3316 	mls	r3, r7, r6, r3
 8000eb4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb8:	fb06 f30e 	mul.w	r3, r6, lr
 8000ebc:	428b      	cmp	r3, r1
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x28a>
 8000ec0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec4:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000ec8:	d216      	bcs.n	8000ef8 <__udivmoddi4+0x2b0>
 8000eca:	428b      	cmp	r3, r1
 8000ecc:	d914      	bls.n	8000ef8 <__udivmoddi4+0x2b0>
 8000ece:	3e02      	subs	r6, #2
 8000ed0:	4461      	add	r1, ip
 8000ed2:	1ac9      	subs	r1, r1, r3
 8000ed4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ed8:	e738      	b.n	8000d4c <__udivmoddi4+0x104>
 8000eda:	462e      	mov	r6, r5
 8000edc:	4628      	mov	r0, r5
 8000ede:	e705      	b.n	8000cec <__udivmoddi4+0xa4>
 8000ee0:	4606      	mov	r6, r0
 8000ee2:	e6e3      	b.n	8000cac <__udivmoddi4+0x64>
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	e6f8      	b.n	8000cda <__udivmoddi4+0x92>
 8000ee8:	454b      	cmp	r3, r9
 8000eea:	d2a9      	bcs.n	8000e40 <__udivmoddi4+0x1f8>
 8000eec:	ebb9 0802 	subs.w	r8, r9, r2
 8000ef0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ef4:	3801      	subs	r0, #1
 8000ef6:	e7a3      	b.n	8000e40 <__udivmoddi4+0x1f8>
 8000ef8:	4646      	mov	r6, r8
 8000efa:	e7ea      	b.n	8000ed2 <__udivmoddi4+0x28a>
 8000efc:	4620      	mov	r0, r4
 8000efe:	e794      	b.n	8000e2a <__udivmoddi4+0x1e2>
 8000f00:	4640      	mov	r0, r8
 8000f02:	e7d1      	b.n	8000ea8 <__udivmoddi4+0x260>
 8000f04:	46d0      	mov	r8, sl
 8000f06:	e77b      	b.n	8000e00 <__udivmoddi4+0x1b8>
 8000f08:	3b02      	subs	r3, #2
 8000f0a:	4461      	add	r1, ip
 8000f0c:	e732      	b.n	8000d74 <__udivmoddi4+0x12c>
 8000f0e:	4630      	mov	r0, r6
 8000f10:	e709      	b.n	8000d26 <__udivmoddi4+0xde>
 8000f12:	4464      	add	r4, ip
 8000f14:	3802      	subs	r0, #2
 8000f16:	e742      	b.n	8000d9e <__udivmoddi4+0x156>

08000f18 <__aeabi_idiv0>:
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop

08000f1c <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 8000f24:	1d39      	adds	r1, r7, #4
 8000f26:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	4803      	ldr	r0, [pc, #12]	; (8000f3c <__io_putchar+0x20>)
 8000f2e:	f005 fe4e 	bl	8006bce <HAL_UART_Transmit>
	return chr;
 8000f32:	687b      	ldr	r3, [r7, #4]
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	3708      	adds	r7, #8
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	2000039c 	.word	0x2000039c

08000f40 <PWN_start>:

void PWN_start(void){
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8000f44:	2100      	movs	r1, #0
 8000f46:	4808      	ldr	r0, [pc, #32]	; (8000f68 <PWN_start+0x28>)
 8000f48:	f004 faf8 	bl	800553c <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	4806      	ldr	r0, [pc, #24]	; (8000f68 <PWN_start+0x28>)
 8000f50:	f005 fb60 	bl	8006614 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 8000f54:	2104      	movs	r1, #4
 8000f56:	4804      	ldr	r0, [pc, #16]	; (8000f68 <PWN_start+0x28>)
 8000f58:	f004 faf0 	bl	800553c <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8000f5c:	2104      	movs	r1, #4
 8000f5e:	4802      	ldr	r0, [pc, #8]	; (8000f68 <PWN_start+0x28>)
 8000f60:	f005 fb58 	bl	8006614 <HAL_TIMEx_PWMN_Start>
}
 8000f64:	bf00      	nop
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	20000350 	.word	0x20000350

08000f6c <PWN_stop>:

void PWN_stop(void){
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_1);
 8000f70:	2100      	movs	r1, #0
 8000f72:	4808      	ldr	r0, [pc, #32]	; (8000f94 <PWN_stop+0x28>)
 8000f74:	f004 fbf4 	bl	8005760 <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 8000f78:	2100      	movs	r1, #0
 8000f7a:	4806      	ldr	r0, [pc, #24]	; (8000f94 <PWN_stop+0x28>)
 8000f7c:	f005 fc0c 	bl	8006798 <HAL_TIMEx_PWMN_Stop>
	HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_2);
 8000f80:	2104      	movs	r1, #4
 8000f82:	4804      	ldr	r0, [pc, #16]	; (8000f94 <PWN_stop+0x28>)
 8000f84:	f004 fbec 	bl	8005760 <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 8000f88:	2104      	movs	r1, #4
 8000f8a:	4802      	ldr	r0, [pc, #8]	; (8000f94 <PWN_stop+0x28>)
 8000f8c:	f005 fc04 	bl	8006798 <HAL_TIMEx_PWMN_Stop>
}
 8000f90:	bf00      	nop
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	20000350 	.word	0x20000350

08000f98 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	80fb      	strh	r3, [r7, #6]
	  PWN_start();
 8000fa2:	f7ff ffcd 	bl	8000f40 <PWN_start>
	  printf("Bouton\r\n");
 8000fa6:	4803      	ldr	r0, [pc, #12]	; (8000fb4 <HAL_GPIO_EXTI_Callback+0x1c>)
 8000fa8:	f008 fb5e 	bl	8009668 <puts>
}
 8000fac:	bf00      	nop
 8000fae:	3708      	adds	r7, #8
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	0800bd80 	.word	0x0800bd80

08000fb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fbe:	f000 ff56 	bl	8001e6e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fc2:	f000 f85b 	bl	800107c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fc6:	f000 fa17 	bl	80013f8 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000fca:	f000 f90b 	bl	80011e4 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8000fce:	f000 f9c7 	bl	8001360 <MX_USART2_UART_Init>
  MX_ADC2_Init();
 8000fd2:	f000 f89f 	bl	8001114 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  if (HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED) != HAL_OK) {
 8000fd6:	217f      	movs	r1, #127	; 0x7f
 8000fd8:	4822      	ldr	r0, [pc, #136]	; (8001064 <main+0xac>)
 8000fda:	f002 fdab 	bl	8003b34 <HAL_ADCEx_Calibration_Start>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <main+0x30>
	  Error_Handler();
 8000fe4:	f000 fa94 	bl	8001510 <Error_Handler>
  }
  HAL_Delay(100);
 8000fe8:	2064      	movs	r0, #100	; 0x64
 8000fea:	f000 ffb1 	bl	8001f50 <HAL_Delay>
  if (HAL_ADC_Start(&hadc2) != HAL_OK){
 8000fee:	481d      	ldr	r0, [pc, #116]	; (8001064 <main+0xac>)
 8000ff0:	f001 fbfc 	bl	80027ec <HAL_ADC_Start>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <main+0x46>
	  Error_Handler();
 8000ffa:	f000 fa89 	bl	8001510 <Error_Handler>
  }

  if ( HAL_ADC_PollForConversion(&hadc2, 50)!= HAL_OK) {
 8000ffe:	2132      	movs	r1, #50	; 0x32
 8001000:	4818      	ldr	r0, [pc, #96]	; (8001064 <main+0xac>)
 8001002:	f001 fcd7 	bl	80029b4 <HAL_ADC_PollForConversion>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <main+0x58>
  	  Error_Handler();
 800100c:	f000 fa80 	bl	8001510 <Error_Handler>
    }

  float val = HAL_ADC_GetValue(&hadc2);
 8001010:	4814      	ldr	r0, [pc, #80]	; (8001064 <main+0xac>)
 8001012:	f001 fdd5 	bl	8002bc0 <HAL_ADC_GetValue>
 8001016:	ee07 0a90 	vmov	s15, r0
 800101a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800101e:	edc7 7a01 	vstr	s15, [r7, #4]
  int size = sprintf(uartTxBuffer, "value ADC= %f\r\n", val);
 8001022:	6878      	ldr	r0, [r7, #4]
 8001024:	f7ff fac8 	bl	80005b8 <__aeabi_f2d>
 8001028:	4602      	mov	r2, r0
 800102a:	460b      	mov	r3, r1
 800102c:	490e      	ldr	r1, [pc, #56]	; (8001068 <main+0xb0>)
 800102e:	480f      	ldr	r0, [pc, #60]	; (800106c <main+0xb4>)
 8001030:	f008 fb22 	bl	8009678 <siprintf>
 8001034:	6038      	str	r0, [r7, #0]
  HAL_UART_Transmit(&huart2, uartTxBuffer, size, HAL_MAX_DELAY);
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	b29a      	uxth	r2, r3
 800103a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800103e:	490b      	ldr	r1, [pc, #44]	; (800106c <main+0xb4>)
 8001040:	480b      	ldr	r0, [pc, #44]	; (8001070 <main+0xb8>)
 8001042:	f005 fdc4 	bl	8006bce <HAL_UART_Transmit>
  shell_start();
 8001046:	f000 fa73 	bl	8001530 <shell_start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (uartRxReceived) {
 800104a:	4b0a      	ldr	r3, [pc, #40]	; (8001074 <main+0xbc>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <main+0x9e>
		  shell_process();
 8001052:	f000 faa7 	bl	80015a4 <shell_process>
	  }
	  if (cmd_ready) {
 8001056:	4b08      	ldr	r3, [pc, #32]	; (8001078 <main+0xc0>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d0f5      	beq.n	800104a <main+0x92>
		  shell_execute();
 800105e:	f000 fb19 	bl	8001694 <shell_execute>
	  if (uartRxReceived) {
 8001062:	e7f2      	b.n	800104a <main+0x92>
 8001064:	200002e4 	.word	0x200002e4
 8001068:	0800bd88 	.word	0x0800bd88
 800106c:	20000434 	.word	0x20000434
 8001070:	2000039c 	.word	0x2000039c
 8001074:	2000042c 	.word	0x2000042c
 8001078:	20000474 	.word	0x20000474

0800107c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b094      	sub	sp, #80	; 0x50
 8001080:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001082:	f107 0318 	add.w	r3, r7, #24
 8001086:	2238      	movs	r2, #56	; 0x38
 8001088:	2100      	movs	r1, #0
 800108a:	4618      	mov	r0, r3
 800108c:	f007 fdf4 	bl	8008c78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001090:	1d3b      	adds	r3, r7, #4
 8001092:	2200      	movs	r2, #0
 8001094:	601a      	str	r2, [r3, #0]
 8001096:	605a      	str	r2, [r3, #4]
 8001098:	609a      	str	r2, [r3, #8]
 800109a:	60da      	str	r2, [r3, #12]
 800109c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800109e:	2000      	movs	r0, #0
 80010a0:	f003 f95e 	bl	8004360 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010a4:	2302      	movs	r3, #2
 80010a6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010ac:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010ae:	2340      	movs	r3, #64	; 0x40
 80010b0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010b2:	2302      	movs	r3, #2
 80010b4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010b6:	2302      	movs	r3, #2
 80010b8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80010ba:	2304      	movs	r3, #4
 80010bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80010be:	2355      	movs	r3, #85	; 0x55
 80010c0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010c2:	2302      	movs	r3, #2
 80010c4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80010c6:	2302      	movs	r3, #2
 80010c8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010ca:	2302      	movs	r3, #2
 80010cc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010ce:	f107 0318 	add.w	r3, r7, #24
 80010d2:	4618      	mov	r0, r3
 80010d4:	f003 f9f8 	bl	80044c8 <HAL_RCC_OscConfig>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80010de:	f000 fa17 	bl	8001510 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010e2:	230f      	movs	r3, #15
 80010e4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010e6:	2303      	movs	r3, #3
 80010e8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010ea:	2300      	movs	r3, #0
 80010ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010ee:	2300      	movs	r3, #0
 80010f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010f2:	2300      	movs	r3, #0
 80010f4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80010f6:	1d3b      	adds	r3, r7, #4
 80010f8:	2104      	movs	r1, #4
 80010fa:	4618      	mov	r0, r3
 80010fc:	f003 fcfc 	bl	8004af8 <HAL_RCC_ClockConfig>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001106:	f000 fa03 	bl	8001510 <Error_Handler>
  }
}
 800110a:	bf00      	nop
 800110c:	3750      	adds	r7, #80	; 0x50
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
	...

08001114 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b088      	sub	sp, #32
 8001118:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800111a:	463b      	mov	r3, r7
 800111c:	2220      	movs	r2, #32
 800111e:	2100      	movs	r1, #0
 8001120:	4618      	mov	r0, r3
 8001122:	f007 fda9 	bl	8008c78 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001126:	4b2c      	ldr	r3, [pc, #176]	; (80011d8 <MX_ADC2_Init+0xc4>)
 8001128:	4a2c      	ldr	r2, [pc, #176]	; (80011dc <MX_ADC2_Init+0xc8>)
 800112a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800112c:	4b2a      	ldr	r3, [pc, #168]	; (80011d8 <MX_ADC2_Init+0xc4>)
 800112e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001132:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001134:	4b28      	ldr	r3, [pc, #160]	; (80011d8 <MX_ADC2_Init+0xc4>)
 8001136:	2200      	movs	r2, #0
 8001138:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800113a:	4b27      	ldr	r3, [pc, #156]	; (80011d8 <MX_ADC2_Init+0xc4>)
 800113c:	2200      	movs	r2, #0
 800113e:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001140:	4b25      	ldr	r3, [pc, #148]	; (80011d8 <MX_ADC2_Init+0xc4>)
 8001142:	2200      	movs	r2, #0
 8001144:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001146:	4b24      	ldr	r3, [pc, #144]	; (80011d8 <MX_ADC2_Init+0xc4>)
 8001148:	2200      	movs	r2, #0
 800114a:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800114c:	4b22      	ldr	r3, [pc, #136]	; (80011d8 <MX_ADC2_Init+0xc4>)
 800114e:	2204      	movs	r2, #4
 8001150:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001152:	4b21      	ldr	r3, [pc, #132]	; (80011d8 <MX_ADC2_Init+0xc4>)
 8001154:	2200      	movs	r2, #0
 8001156:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001158:	4b1f      	ldr	r3, [pc, #124]	; (80011d8 <MX_ADC2_Init+0xc4>)
 800115a:	2200      	movs	r2, #0
 800115c:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800115e:	4b1e      	ldr	r3, [pc, #120]	; (80011d8 <MX_ADC2_Init+0xc4>)
 8001160:	2201      	movs	r2, #1
 8001162:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001164:	4b1c      	ldr	r3, [pc, #112]	; (80011d8 <MX_ADC2_Init+0xc4>)
 8001166:	2200      	movs	r2, #0
 8001168:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_CC2;
 800116c:	4b1a      	ldr	r3, [pc, #104]	; (80011d8 <MX_ADC2_Init+0xc4>)
 800116e:	f44f 628c 	mov.w	r2, #1120	; 0x460
 8001172:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001174:	4b18      	ldr	r3, [pc, #96]	; (80011d8 <MX_ADC2_Init+0xc4>)
 8001176:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800117a:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800117c:	4b16      	ldr	r3, [pc, #88]	; (80011d8 <MX_ADC2_Init+0xc4>)
 800117e:	2200      	movs	r2, #0
 8001180:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001184:	4b14      	ldr	r3, [pc, #80]	; (80011d8 <MX_ADC2_Init+0xc4>)
 8001186:	2200      	movs	r2, #0
 8001188:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800118a:	4b13      	ldr	r3, [pc, #76]	; (80011d8 <MX_ADC2_Init+0xc4>)
 800118c:	2200      	movs	r2, #0
 800118e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001192:	4811      	ldr	r0, [pc, #68]	; (80011d8 <MX_ADC2_Init+0xc4>)
 8001194:	f001 f968 	bl	8002468 <HAL_ADC_Init>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 800119e:	f000 f9b7 	bl	8001510 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80011a2:	4b0f      	ldr	r3, [pc, #60]	; (80011e0 <MX_ADC2_Init+0xcc>)
 80011a4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011a6:	2306      	movs	r3, #6
 80011a8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 80011aa:	2304      	movs	r3, #4
 80011ac:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011ae:	237f      	movs	r3, #127	; 0x7f
 80011b0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011b2:	2304      	movs	r3, #4
 80011b4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80011b6:	2300      	movs	r3, #0
 80011b8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80011ba:	463b      	mov	r3, r7
 80011bc:	4619      	mov	r1, r3
 80011be:	4806      	ldr	r0, [pc, #24]	; (80011d8 <MX_ADC2_Init+0xc4>)
 80011c0:	f001 ff8a 	bl	80030d8 <HAL_ADC_ConfigChannel>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 80011ca:	f000 f9a1 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80011ce:	bf00      	nop
 80011d0:	3720      	adds	r7, #32
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	200002e4 	.word	0x200002e4
 80011dc:	50000100 	.word	0x50000100
 80011e0:	1d500080 	.word	0x1d500080

080011e4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b09c      	sub	sp, #112	; 0x70
 80011e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011ea:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]
 80011f2:	605a      	str	r2, [r3, #4]
 80011f4:	609a      	str	r2, [r3, #8]
 80011f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011f8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	605a      	str	r2, [r3, #4]
 8001202:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001204:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001208:	2200      	movs	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	605a      	str	r2, [r3, #4]
 800120e:	609a      	str	r2, [r3, #8]
 8001210:	60da      	str	r2, [r3, #12]
 8001212:	611a      	str	r2, [r3, #16]
 8001214:	615a      	str	r2, [r3, #20]
 8001216:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001218:	1d3b      	adds	r3, r7, #4
 800121a:	2234      	movs	r2, #52	; 0x34
 800121c:	2100      	movs	r1, #0
 800121e:	4618      	mov	r0, r3
 8001220:	f007 fd2a 	bl	8008c78 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001224:	4b4c      	ldr	r3, [pc, #304]	; (8001358 <MX_TIM1_Init+0x174>)
 8001226:	4a4d      	ldr	r2, [pc, #308]	; (800135c <MX_TIM1_Init+0x178>)
 8001228:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9;
 800122a:	4b4b      	ldr	r3, [pc, #300]	; (8001358 <MX_TIM1_Init+0x174>)
 800122c:	2209      	movs	r2, #9
 800122e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001230:	4b49      	ldr	r3, [pc, #292]	; (8001358 <MX_TIM1_Init+0x174>)
 8001232:	2200      	movs	r2, #0
 8001234:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1023;
 8001236:	4b48      	ldr	r3, [pc, #288]	; (8001358 <MX_TIM1_Init+0x174>)
 8001238:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800123c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800123e:	4b46      	ldr	r3, [pc, #280]	; (8001358 <MX_TIM1_Init+0x174>)
 8001240:	2200      	movs	r2, #0
 8001242:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001244:	4b44      	ldr	r3, [pc, #272]	; (8001358 <MX_TIM1_Init+0x174>)
 8001246:	2200      	movs	r2, #0
 8001248:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800124a:	4b43      	ldr	r3, [pc, #268]	; (8001358 <MX_TIM1_Init+0x174>)
 800124c:	2280      	movs	r2, #128	; 0x80
 800124e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001250:	4841      	ldr	r0, [pc, #260]	; (8001358 <MX_TIM1_Init+0x174>)
 8001252:	f004 f8bb 	bl	80053cc <HAL_TIM_Base_Init>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800125c:	f000 f958 	bl	8001510 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001260:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001264:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001266:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800126a:	4619      	mov	r1, r3
 800126c:	483a      	ldr	r0, [pc, #232]	; (8001358 <MX_TIM1_Init+0x174>)
 800126e:	f004 fc27 	bl	8005ac0 <HAL_TIM_ConfigClockSource>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001278:	f000 f94a 	bl	8001510 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800127c:	4836      	ldr	r0, [pc, #216]	; (8001358 <MX_TIM1_Init+0x174>)
 800127e:	f004 f8fc 	bl	800547a <HAL_TIM_PWM_Init>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001288:	f000 f942 	bl	8001510 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800128c:	2300      	movs	r3, #0
 800128e:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001290:	2300      	movs	r3, #0
 8001292:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001294:	2300      	movs	r3, #0
 8001296:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001298:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800129c:	4619      	mov	r1, r3
 800129e:	482e      	ldr	r0, [pc, #184]	; (8001358 <MX_TIM1_Init+0x174>)
 80012a0:	f005 fad8 	bl	8006854 <HAL_TIMEx_MasterConfigSynchronization>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80012aa:	f000 f931 	bl	8001510 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012ae:	2360      	movs	r3, #96	; 0x60
 80012b0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 512;
 80012b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012b8:	2300      	movs	r3, #0
 80012ba:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80012bc:	2300      	movs	r3, #0
 80012be:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012c0:	2300      	movs	r3, #0
 80012c2:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80012c4:	2300      	movs	r3, #0
 80012c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80012c8:	2300      	movs	r3, #0
 80012ca:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012cc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80012d0:	2200      	movs	r2, #0
 80012d2:	4619      	mov	r1, r3
 80012d4:	4820      	ldr	r0, [pc, #128]	; (8001358 <MX_TIM1_Init+0x174>)
 80012d6:	f004 fadf 	bl	8005898 <HAL_TIM_PWM_ConfigChannel>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 80012e0:	f000 f916 	bl	8001510 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80012e4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80012e8:	2204      	movs	r2, #4
 80012ea:	4619      	mov	r1, r3
 80012ec:	481a      	ldr	r0, [pc, #104]	; (8001358 <MX_TIM1_Init+0x174>)
 80012ee:	f004 fad3 	bl	8005898 <HAL_TIM_PWM_ConfigChannel>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 80012f8:	f000 f90a 	bl	8001510 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80012fc:	2300      	movs	r3, #0
 80012fe:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001300:	2300      	movs	r3, #0
 8001302:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001304:	2300      	movs	r3, #0
 8001306:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 210;
 8001308:	23d2      	movs	r3, #210	; 0xd2
 800130a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800130c:	2300      	movs	r3, #0
 800130e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001310:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001314:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001316:	2300      	movs	r3, #0
 8001318:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800131a:	2300      	movs	r3, #0
 800131c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800131e:	2300      	movs	r3, #0
 8001320:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001322:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001326:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001328:	2300      	movs	r3, #0
 800132a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800132c:	2300      	movs	r3, #0
 800132e:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001330:	2300      	movs	r3, #0
 8001332:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001334:	1d3b      	adds	r3, r7, #4
 8001336:	4619      	mov	r1, r3
 8001338:	4807      	ldr	r0, [pc, #28]	; (8001358 <MX_TIM1_Init+0x174>)
 800133a:	f005 fb21 	bl	8006980 <HAL_TIMEx_ConfigBreakDeadTime>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_TIM1_Init+0x164>
  {
    Error_Handler();
 8001344:	f000 f8e4 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001348:	4803      	ldr	r0, [pc, #12]	; (8001358 <MX_TIM1_Init+0x174>)
 800134a:	f000 fbb1 	bl	8001ab0 <HAL_TIM_MspPostInit>

}
 800134e:	bf00      	nop
 8001350:	3770      	adds	r7, #112	; 0x70
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	20000350 	.word	0x20000350
 800135c:	40012c00 	.word	0x40012c00

08001360 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001364:	4b22      	ldr	r3, [pc, #136]	; (80013f0 <MX_USART2_UART_Init+0x90>)
 8001366:	4a23      	ldr	r2, [pc, #140]	; (80013f4 <MX_USART2_UART_Init+0x94>)
 8001368:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800136a:	4b21      	ldr	r3, [pc, #132]	; (80013f0 <MX_USART2_UART_Init+0x90>)
 800136c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001370:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001372:	4b1f      	ldr	r3, [pc, #124]	; (80013f0 <MX_USART2_UART_Init+0x90>)
 8001374:	2200      	movs	r2, #0
 8001376:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001378:	4b1d      	ldr	r3, [pc, #116]	; (80013f0 <MX_USART2_UART_Init+0x90>)
 800137a:	2200      	movs	r2, #0
 800137c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800137e:	4b1c      	ldr	r3, [pc, #112]	; (80013f0 <MX_USART2_UART_Init+0x90>)
 8001380:	2200      	movs	r2, #0
 8001382:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001384:	4b1a      	ldr	r3, [pc, #104]	; (80013f0 <MX_USART2_UART_Init+0x90>)
 8001386:	220c      	movs	r2, #12
 8001388:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800138a:	4b19      	ldr	r3, [pc, #100]	; (80013f0 <MX_USART2_UART_Init+0x90>)
 800138c:	2200      	movs	r2, #0
 800138e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001390:	4b17      	ldr	r3, [pc, #92]	; (80013f0 <MX_USART2_UART_Init+0x90>)
 8001392:	2200      	movs	r2, #0
 8001394:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001396:	4b16      	ldr	r3, [pc, #88]	; (80013f0 <MX_USART2_UART_Init+0x90>)
 8001398:	2200      	movs	r2, #0
 800139a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800139c:	4b14      	ldr	r3, [pc, #80]	; (80013f0 <MX_USART2_UART_Init+0x90>)
 800139e:	2200      	movs	r2, #0
 80013a0:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013a2:	4b13      	ldr	r3, [pc, #76]	; (80013f0 <MX_USART2_UART_Init+0x90>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013a8:	4811      	ldr	r0, [pc, #68]	; (80013f0 <MX_USART2_UART_Init+0x90>)
 80013aa:	f005 fbc0 	bl	8006b2e <HAL_UART_Init>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80013b4:	f000 f8ac 	bl	8001510 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013b8:	2100      	movs	r1, #0
 80013ba:	480d      	ldr	r0, [pc, #52]	; (80013f0 <MX_USART2_UART_Init+0x90>)
 80013bc:	f007 fb63 	bl	8008a86 <HAL_UARTEx_SetTxFifoThreshold>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80013c6:	f000 f8a3 	bl	8001510 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013ca:	2100      	movs	r1, #0
 80013cc:	4808      	ldr	r0, [pc, #32]	; (80013f0 <MX_USART2_UART_Init+0x90>)
 80013ce:	f007 fb98 	bl	8008b02 <HAL_UARTEx_SetRxFifoThreshold>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80013d8:	f000 f89a 	bl	8001510 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80013dc:	4804      	ldr	r0, [pc, #16]	; (80013f0 <MX_USART2_UART_Init+0x90>)
 80013de:	f007 fb19 	bl	8008a14 <HAL_UARTEx_DisableFifoMode>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80013e8:	f000 f892 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013ec:	bf00      	nop
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	2000039c 	.word	0x2000039c
 80013f4:	40004400 	.word	0x40004400

080013f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b088      	sub	sp, #32
 80013fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013fe:	f107 030c 	add.w	r3, r7, #12
 8001402:	2200      	movs	r2, #0
 8001404:	601a      	str	r2, [r3, #0]
 8001406:	605a      	str	r2, [r3, #4]
 8001408:	609a      	str	r2, [r3, #8]
 800140a:	60da      	str	r2, [r3, #12]
 800140c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800140e:	4b33      	ldr	r3, [pc, #204]	; (80014dc <MX_GPIO_Init+0xe4>)
 8001410:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001412:	4a32      	ldr	r2, [pc, #200]	; (80014dc <MX_GPIO_Init+0xe4>)
 8001414:	f043 0304 	orr.w	r3, r3, #4
 8001418:	64d3      	str	r3, [r2, #76]	; 0x4c
 800141a:	4b30      	ldr	r3, [pc, #192]	; (80014dc <MX_GPIO_Init+0xe4>)
 800141c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800141e:	f003 0304 	and.w	r3, r3, #4
 8001422:	60bb      	str	r3, [r7, #8]
 8001424:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001426:	4b2d      	ldr	r3, [pc, #180]	; (80014dc <MX_GPIO_Init+0xe4>)
 8001428:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800142a:	4a2c      	ldr	r2, [pc, #176]	; (80014dc <MX_GPIO_Init+0xe4>)
 800142c:	f043 0320 	orr.w	r3, r3, #32
 8001430:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001432:	4b2a      	ldr	r3, [pc, #168]	; (80014dc <MX_GPIO_Init+0xe4>)
 8001434:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001436:	f003 0320 	and.w	r3, r3, #32
 800143a:	607b      	str	r3, [r7, #4]
 800143c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800143e:	4b27      	ldr	r3, [pc, #156]	; (80014dc <MX_GPIO_Init+0xe4>)
 8001440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001442:	4a26      	ldr	r2, [pc, #152]	; (80014dc <MX_GPIO_Init+0xe4>)
 8001444:	f043 0301 	orr.w	r3, r3, #1
 8001448:	64d3      	str	r3, [r2, #76]	; 0x4c
 800144a:	4b24      	ldr	r3, [pc, #144]	; (80014dc <MX_GPIO_Init+0xe4>)
 800144c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800144e:	f003 0301 	and.w	r3, r3, #1
 8001452:	603b      	str	r3, [r7, #0]
 8001454:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, GPIO_PIN_RESET);
 8001456:	2200      	movs	r2, #0
 8001458:	2108      	movs	r1, #8
 800145a:	4821      	ldr	r0, [pc, #132]	; (80014e0 <MX_GPIO_Init+0xe8>)
 800145c:	f002 ff50 	bl	8004300 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001460:	2200      	movs	r2, #0
 8001462:	2120      	movs	r1, #32
 8001464:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001468:	f002 ff4a 	bl	8004300 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800146c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001470:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001472:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001476:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001478:	2300      	movs	r3, #0
 800147a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800147c:	f107 030c 	add.w	r3, r7, #12
 8001480:	4619      	mov	r1, r3
 8001482:	4817      	ldr	r0, [pc, #92]	; (80014e0 <MX_GPIO_Init+0xe8>)
 8001484:	f002 fdba 	bl	8003ffc <HAL_GPIO_Init>

  /*Configure GPIO pin : ISO_RESET_Pin */
  GPIO_InitStruct.Pin = ISO_RESET_Pin;
 8001488:	2308      	movs	r3, #8
 800148a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800148c:	2301      	movs	r3, #1
 800148e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001490:	2300      	movs	r3, #0
 8001492:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001494:	2300      	movs	r3, #0
 8001496:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ISO_RESET_GPIO_Port, &GPIO_InitStruct);
 8001498:	f107 030c 	add.w	r3, r7, #12
 800149c:	4619      	mov	r1, r3
 800149e:	4810      	ldr	r0, [pc, #64]	; (80014e0 <MX_GPIO_Init+0xe8>)
 80014a0:	f002 fdac 	bl	8003ffc <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80014a4:	2320      	movs	r3, #32
 80014a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a8:	2301      	movs	r3, #1
 80014aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ac:	2300      	movs	r3, #0
 80014ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b0:	2300      	movs	r3, #0
 80014b2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80014b4:	f107 030c 	add.w	r3, r7, #12
 80014b8:	4619      	mov	r1, r3
 80014ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014be:	f002 fd9d 	bl	8003ffc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80014c2:	2200      	movs	r2, #0
 80014c4:	2100      	movs	r1, #0
 80014c6:	2028      	movs	r0, #40	; 0x28
 80014c8:	f002 fca3 	bl	8003e12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80014cc:	2028      	movs	r0, #40	; 0x28
 80014ce:	f002 fcba 	bl	8003e46 <HAL_NVIC_EnableIRQ>

}
 80014d2:	bf00      	nop
 80014d4:	3720      	adds	r7, #32
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40021000 	.word	0x40021000
 80014e0:	48000800 	.word	0x48000800

080014e4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback (UART_HandleTypeDef * huart){
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
	uartRxReceived = 1;
 80014ec:	4b05      	ldr	r3, [pc, #20]	; (8001504 <HAL_UART_RxCpltCallback+0x20>)
 80014ee:	2201      	movs	r2, #1
 80014f0:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 80014f2:	2201      	movs	r2, #1
 80014f4:	4904      	ldr	r1, [pc, #16]	; (8001508 <HAL_UART_RxCpltCallback+0x24>)
 80014f6:	4805      	ldr	r0, [pc, #20]	; (800150c <HAL_UART_RxCpltCallback+0x28>)
 80014f8:	f005 fc00 	bl	8006cfc <HAL_UART_Receive_IT>
}
 80014fc:	bf00      	nop
 80014fe:	3708      	adds	r7, #8
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	2000042c 	.word	0x2000042c
 8001508:	20000430 	.word	0x20000430
 800150c:	2000039c 	.word	0x2000039c

08001510 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	HAL_UART_Transmit(&huart2, "error\r\n", 7, HAL_MAX_DELAY);
 8001514:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001518:	2207      	movs	r2, #7
 800151a:	4903      	ldr	r1, [pc, #12]	; (8001528 <Error_Handler+0x18>)
 800151c:	4803      	ldr	r0, [pc, #12]	; (800152c <Error_Handler+0x1c>)
 800151e:	f005 fb56 	bl	8006bce <HAL_UART_Transmit>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001522:	b672      	cpsid	i
}
 8001524:	bf00      	nop
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001526:	e7fe      	b.n	8001526 <Error_Handler+0x16>
 8001528:	0800bd98 	.word	0x0800bd98
 800152c:	2000039c 	.word	0x2000039c

08001530 <shell_start>:
 *		- current : permet d'afficher une image du courant de la phase Y\n
 *
 * @param none
 * @return nothing
 */
void shell_start(void) {
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
	memset(argv,NULL,MAX_ARGS*sizeof(char*));
 8001534:	2224      	movs	r2, #36	; 0x24
 8001536:	2100      	movs	r1, #0
 8001538:	4813      	ldr	r0, [pc, #76]	; (8001588 <shell_start+0x58>)
 800153a:	f007 fb9d 	bl	8008c78 <memset>
	memset(cmdBuffer,NULL,CMD_BUFFER_SIZE*sizeof(char));
 800153e:	2240      	movs	r2, #64	; 0x40
 8001540:	2100      	movs	r1, #0
 8001542:	4812      	ldr	r0, [pc, #72]	; (800158c <shell_start+0x5c>)
 8001544:	f007 fb98 	bl	8008c78 <memset>
 8001548:	4b11      	ldr	r3, [pc, #68]	; (8001590 <shell_start+0x60>)
 800154a:	2200      	movs	r2, #0
 800154c:	701a      	strb	r2, [r3, #0]
	memset(uartRxBuffer,NULL,UART_RX_BUFFER_SIZE*sizeof(char));
	memset(uartTxBuffer,NULL,UART_TX_BUFFER_SIZE*sizeof(char));
 800154e:	2240      	movs	r2, #64	; 0x40
 8001550:	2100      	movs	r1, #0
 8001552:	4810      	ldr	r0, [pc, #64]	; (8001594 <shell_start+0x64>)
 8001554:	f007 fb90 	bl	8008c78 <memset>

	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 8001558:	2201      	movs	r2, #1
 800155a:	490d      	ldr	r1, [pc, #52]	; (8001590 <shell_start+0x60>)
 800155c:	480e      	ldr	r0, [pc, #56]	; (8001598 <shell_start+0x68>)
 800155e:	f005 fbcd 	bl	8006cfc <HAL_UART_Receive_IT>
	HAL_Delay(10);
 8001562:	200a      	movs	r0, #10
 8001564:	f000 fcf4 	bl	8001f50 <HAL_Delay>
	HAL_UART_Transmit(&huart2, started, sizeof(started), HAL_MAX_DELAY);
 8001568:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800156c:	2266      	movs	r2, #102	; 0x66
 800156e:	490b      	ldr	r1, [pc, #44]	; (800159c <shell_start+0x6c>)
 8001570:	4809      	ldr	r0, [pc, #36]	; (8001598 <shell_start+0x68>)
 8001572:	f005 fb2c 	bl	8006bce <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 8001576:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800157a:	2218      	movs	r2, #24
 800157c:	4908      	ldr	r1, [pc, #32]	; (80015a0 <shell_start+0x70>)
 800157e:	4806      	ldr	r0, [pc, #24]	; (8001598 <shell_start+0x68>)
 8001580:	f005 fb25 	bl	8006bce <HAL_UART_Transmit>
}
 8001584:	bf00      	nop
 8001586:	bd80      	pop	{r7, pc}
 8001588:	200004c8 	.word	0x200004c8
 800158c:	20000480 	.word	0x20000480
 8001590:	20000430 	.word	0x20000430
 8001594:	20000434 	.word	0x20000434
 8001598:	2000039c 	.word	0x2000039c
 800159c:	20000018 	.word	0x20000018
 80015a0:	20000000 	.word	0x20000000

080015a4 <shell_process>:
 *
 *
 * \param nothing
 * \return nothing
 */
void shell_process(void) {
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
	switch(uartRxBuffer[0]){
 80015a8:	4b2f      	ldr	r3, [pc, #188]	; (8001668 <shell_process+0xc4>)
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	2b0d      	cmp	r3, #13
 80015ae:	d002      	beq.n	80015b6 <shell_process+0x12>
 80015b0:	2b7f      	cmp	r3, #127	; 0x7f
 80015b2:	d033      	beq.n	800161c <shell_process+0x78>
 80015b4:	e042      	b.n	800163c <shell_process+0x98>
		// Nouvelle ligne, instruction  traiter
		case ASCII_CR:
		  HAL_UART_Transmit(&huart2, newline, sizeof(newline), HAL_MAX_DELAY);
 80015b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015ba:	2203      	movs	r2, #3
 80015bc:	492b      	ldr	r1, [pc, #172]	; (800166c <shell_process+0xc8>)
 80015be:	482c      	ldr	r0, [pc, #176]	; (8001670 <shell_process+0xcc>)
 80015c0:	f005 fb05 	bl	8006bce <HAL_UART_Transmit>
		  cmdBuffer[idx_cmd] = '\0';
 80015c4:	4b2b      	ldr	r3, [pc, #172]	; (8001674 <shell_process+0xd0>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a2b      	ldr	r2, [pc, #172]	; (8001678 <shell_process+0xd4>)
 80015ca:	2100      	movs	r1, #0
 80015cc:	54d1      	strb	r1, [r2, r3]
		  argc = 0;
 80015ce:	4b2b      	ldr	r3, [pc, #172]	; (800167c <shell_process+0xd8>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]
		  token = strtok(cmdBuffer, " ");
 80015d4:	492a      	ldr	r1, [pc, #168]	; (8001680 <shell_process+0xdc>)
 80015d6:	4828      	ldr	r0, [pc, #160]	; (8001678 <shell_process+0xd4>)
 80015d8:	f008 f882 	bl	80096e0 <strtok>
 80015dc:	4603      	mov	r3, r0
 80015de:	4a29      	ldr	r2, [pc, #164]	; (8001684 <shell_process+0xe0>)
 80015e0:	6013      	str	r3, [r2, #0]
		  while(token!=NULL){
 80015e2:	e010      	b.n	8001606 <shell_process+0x62>
			  argv[argc++] = token;
 80015e4:	4b25      	ldr	r3, [pc, #148]	; (800167c <shell_process+0xd8>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	1c5a      	adds	r2, r3, #1
 80015ea:	4924      	ldr	r1, [pc, #144]	; (800167c <shell_process+0xd8>)
 80015ec:	600a      	str	r2, [r1, #0]
 80015ee:	4a25      	ldr	r2, [pc, #148]	; (8001684 <shell_process+0xe0>)
 80015f0:	6812      	ldr	r2, [r2, #0]
 80015f2:	4925      	ldr	r1, [pc, #148]	; (8001688 <shell_process+0xe4>)
 80015f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			  token = strtok(NULL, " ");
 80015f8:	4921      	ldr	r1, [pc, #132]	; (8001680 <shell_process+0xdc>)
 80015fa:	2000      	movs	r0, #0
 80015fc:	f008 f870 	bl	80096e0 <strtok>
 8001600:	4603      	mov	r3, r0
 8001602:	4a20      	ldr	r2, [pc, #128]	; (8001684 <shell_process+0xe0>)
 8001604:	6013      	str	r3, [r2, #0]
		  while(token!=NULL){
 8001606:	4b1f      	ldr	r3, [pc, #124]	; (8001684 <shell_process+0xe0>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d1ea      	bne.n	80015e4 <shell_process+0x40>
		  }

		  idx_cmd = 0;
 800160e:	4b19      	ldr	r3, [pc, #100]	; (8001674 <shell_process+0xd0>)
 8001610:	2200      	movs	r2, #0
 8001612:	601a      	str	r2, [r3, #0]
		  cmd_ready = 1;
 8001614:	4b1d      	ldr	r3, [pc, #116]	; (800168c <shell_process+0xe8>)
 8001616:	2201      	movs	r2, #1
 8001618:	601a      	str	r2, [r3, #0]
		  break;
 800161a:	e01f      	b.n	800165c <shell_process+0xb8>
		// Suppression du dernier caractre
		case ASCII_DEL:
		  cmdBuffer[idx_cmd--] = '\0';
 800161c:	4b15      	ldr	r3, [pc, #84]	; (8001674 <shell_process+0xd0>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	1e5a      	subs	r2, r3, #1
 8001622:	4914      	ldr	r1, [pc, #80]	; (8001674 <shell_process+0xd0>)
 8001624:	600a      	str	r2, [r1, #0]
 8001626:	4a14      	ldr	r2, [pc, #80]	; (8001678 <shell_process+0xd4>)
 8001628:	2100      	movs	r1, #0
 800162a:	54d1      	strb	r1, [r2, r3]
		  HAL_UART_Transmit(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
 800162c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001630:	2201      	movs	r2, #1
 8001632:	490d      	ldr	r1, [pc, #52]	; (8001668 <shell_process+0xc4>)
 8001634:	480e      	ldr	r0, [pc, #56]	; (8001670 <shell_process+0xcc>)
 8001636:	f005 faca 	bl	8006bce <HAL_UART_Transmit>
		  break;
 800163a:	e00f      	b.n	800165c <shell_process+0xb8>
		// Nouveau caractre
		default:
		  cmdBuffer[idx_cmd++] = uartRxBuffer[0];
 800163c:	4b0d      	ldr	r3, [pc, #52]	; (8001674 <shell_process+0xd0>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	1c5a      	adds	r2, r3, #1
 8001642:	490c      	ldr	r1, [pc, #48]	; (8001674 <shell_process+0xd0>)
 8001644:	600a      	str	r2, [r1, #0]
 8001646:	4a08      	ldr	r2, [pc, #32]	; (8001668 <shell_process+0xc4>)
 8001648:	7811      	ldrb	r1, [r2, #0]
 800164a:	4a0b      	ldr	r2, [pc, #44]	; (8001678 <shell_process+0xd4>)
 800164c:	54d1      	strb	r1, [r2, r3]
		  HAL_UART_Transmit(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
 800164e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001652:	2201      	movs	r2, #1
 8001654:	4904      	ldr	r1, [pc, #16]	; (8001668 <shell_process+0xc4>)
 8001656:	4806      	ldr	r0, [pc, #24]	; (8001670 <shell_process+0xcc>)
 8001658:	f005 fab9 	bl	8006bce <HAL_UART_Transmit>
		}
		uartRxReceived = 0;
 800165c:	4b0c      	ldr	r3, [pc, #48]	; (8001690 <shell_process+0xec>)
 800165e:	2200      	movs	r2, #0
 8001660:	601a      	str	r2, [r3, #0]
}
 8001662:	bf00      	nop
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	20000430 	.word	0x20000430
 800166c:	20000080 	.word	0x20000080
 8001670:	2000039c 	.word	0x2000039c
 8001674:	200004c4 	.word	0x200004c4
 8001678:	20000480 	.word	0x20000480
 800167c:	200004ec 	.word	0x200004ec
 8001680:	0800be88 	.word	0x0800be88
 8001684:	200004f0 	.word	0x200004f0
 8001688:	200004c8 	.word	0x200004c8
 800168c:	20000474 	.word	0x20000474
 8001690:	2000042c 	.word	0x2000042c

08001694 <shell_execute>:

void shell_execute(void) {
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af02      	add	r7, sp, #8
	/* HELP command */
	if(strcmp(argv[0],com[0])==0)
 800169a:	4b92      	ldr	r3, [pc, #584]	; (80018e4 <shell_execute+0x250>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a92      	ldr	r2, [pc, #584]	; (80018e8 <shell_execute+0x254>)
 80016a0:	6812      	ldr	r2, [r2, #0]
 80016a2:	4611      	mov	r1, r2
 80016a4:	4618      	mov	r0, r3
 80016a6:	f7fe fdbb 	bl	8000220 <strcmp>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d117      	bne.n	80016e0 <shell_execute+0x4c>
	{
	  sprintf(uartTxBuffer,"Commands :\r\n%s\r\n%s\r\n%s\r\n%s\r\n", com[0], com[1], com[2], com[3]);
 80016b0:	4b8d      	ldr	r3, [pc, #564]	; (80018e8 <shell_execute+0x254>)
 80016b2:	6819      	ldr	r1, [r3, #0]
 80016b4:	4b8c      	ldr	r3, [pc, #560]	; (80018e8 <shell_execute+0x254>)
 80016b6:	6858      	ldr	r0, [r3, #4]
 80016b8:	4b8b      	ldr	r3, [pc, #556]	; (80018e8 <shell_execute+0x254>)
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	4a8a      	ldr	r2, [pc, #552]	; (80018e8 <shell_execute+0x254>)
 80016be:	68d2      	ldr	r2, [r2, #12]
 80016c0:	9201      	str	r2, [sp, #4]
 80016c2:	9300      	str	r3, [sp, #0]
 80016c4:	4603      	mov	r3, r0
 80016c6:	460a      	mov	r2, r1
 80016c8:	4988      	ldr	r1, [pc, #544]	; (80018ec <shell_execute+0x258>)
 80016ca:	4889      	ldr	r0, [pc, #548]	; (80018f0 <shell_execute+0x25c>)
 80016cc:	f007 ffd4 	bl	8009678 <siprintf>
	  HAL_UART_Transmit(&huart2, uartTxBuffer, UART_TX_BUFFER_SIZE, HAL_MAX_DELAY);
 80016d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80016d4:	2240      	movs	r2, #64	; 0x40
 80016d6:	4986      	ldr	r1, [pc, #536]	; (80018f0 <shell_execute+0x25c>)
 80016d8:	4886      	ldr	r0, [pc, #536]	; (80018f4 <shell_execute+0x260>)
 80016da:	f005 fa78 	bl	8006bce <HAL_UART_Transmit>
 80016de:	e0f3      	b.n	80018c8 <shell_execute+0x234>
	}
	/* PINOUT command */
	else if(strcmp(argv[0],com[1])==0)
 80016e0:	4b80      	ldr	r3, [pc, #512]	; (80018e4 <shell_execute+0x250>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a80      	ldr	r2, [pc, #512]	; (80018e8 <shell_execute+0x254>)
 80016e6:	6852      	ldr	r2, [r2, #4]
 80016e8:	4611      	mov	r1, r2
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7fe fd98 	bl	8000220 <strcmp>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d11e      	bne.n	8001734 <shell_execute+0xa0>
	{
	  for (int i = 0; i < 10; i++) {
 80016f6:	2300      	movs	r3, #0
 80016f8:	607b      	str	r3, [r7, #4]
 80016fa:	e017      	b.n	800172c <shell_execute+0x98>
		  size = sprintf(uartTxBuffer,"%s\r\n", pins[i]);
 80016fc:	4a7e      	ldr	r2, [pc, #504]	; (80018f8 <shell_execute+0x264>)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001704:	461a      	mov	r2, r3
 8001706:	497d      	ldr	r1, [pc, #500]	; (80018fc <shell_execute+0x268>)
 8001708:	4879      	ldr	r0, [pc, #484]	; (80018f0 <shell_execute+0x25c>)
 800170a:	f007 ffb5 	bl	8009678 <siprintf>
 800170e:	4603      	mov	r3, r0
 8001710:	4a7b      	ldr	r2, [pc, #492]	; (8001900 <shell_execute+0x26c>)
 8001712:	6013      	str	r3, [r2, #0]
		  HAL_UART_Transmit(&huart2, uartTxBuffer, size, HAL_MAX_DELAY);
 8001714:	4b7a      	ldr	r3, [pc, #488]	; (8001900 <shell_execute+0x26c>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	b29a      	uxth	r2, r3
 800171a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800171e:	4974      	ldr	r1, [pc, #464]	; (80018f0 <shell_execute+0x25c>)
 8001720:	4874      	ldr	r0, [pc, #464]	; (80018f4 <shell_execute+0x260>)
 8001722:	f005 fa54 	bl	8006bce <HAL_UART_Transmit>
	  for (int i = 0; i < 10; i++) {
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	3301      	adds	r3, #1
 800172a:	607b      	str	r3, [r7, #4]
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2b09      	cmp	r3, #9
 8001730:	dde4      	ble.n	80016fc <shell_execute+0x68>
 8001732:	e0c9      	b.n	80018c8 <shell_execute+0x234>
	  }
	}
	/* START command */
	else if(strcmp(argv[0],com[2])==0)
 8001734:	4b6b      	ldr	r3, [pc, #428]	; (80018e4 <shell_execute+0x250>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a6b      	ldr	r2, [pc, #428]	; (80018e8 <shell_execute+0x254>)
 800173a:	6892      	ldr	r2, [r2, #8]
 800173c:	4611      	mov	r1, r2
 800173e:	4618      	mov	r0, r3
 8001740:	f7fe fd6e 	bl	8000220 <strcmp>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d127      	bne.n	800179a <shell_execute+0x106>
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 800174a:	2201      	movs	r2, #1
 800174c:	2108      	movs	r1, #8
 800174e:	486d      	ldr	r0, [pc, #436]	; (8001904 <shell_execute+0x270>)
 8001750:	f002 fdd6 	bl	8004300 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001754:	200a      	movs	r0, #10
 8001756:	f000 fbfb 	bl	8001f50 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 800175a:	2200      	movs	r2, #0
 800175c:	2108      	movs	r1, #8
 800175e:	4869      	ldr	r0, [pc, #420]	; (8001904 <shell_execute+0x270>)
 8001760:	f002 fdce 	bl	8004300 <HAL_GPIO_WritePin>
		TIM1->CCR1 = 512;
 8001764:	4b68      	ldr	r3, [pc, #416]	; (8001908 <shell_execute+0x274>)
 8001766:	f44f 7200 	mov.w	r2, #512	; 0x200
 800176a:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 512;
 800176c:	4b66      	ldr	r3, [pc, #408]	; (8001908 <shell_execute+0x274>)
 800176e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001772:	639a      	str	r2, [r3, #56]	; 0x38
		PWN_start();
 8001774:	f7ff fbe4 	bl	8000f40 <PWN_start>
		size = sprintf(uartTxBuffer,"PWN ON\r\n");
 8001778:	4964      	ldr	r1, [pc, #400]	; (800190c <shell_execute+0x278>)
 800177a:	485d      	ldr	r0, [pc, #372]	; (80018f0 <shell_execute+0x25c>)
 800177c:	f007 ff7c 	bl	8009678 <siprintf>
 8001780:	4603      	mov	r3, r0
 8001782:	4a5f      	ldr	r2, [pc, #380]	; (8001900 <shell_execute+0x26c>)
 8001784:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, uartTxBuffer, size, HAL_MAX_DELAY);
 8001786:	4b5e      	ldr	r3, [pc, #376]	; (8001900 <shell_execute+0x26c>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	b29a      	uxth	r2, r3
 800178c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001790:	4957      	ldr	r1, [pc, #348]	; (80018f0 <shell_execute+0x25c>)
 8001792:	4858      	ldr	r0, [pc, #352]	; (80018f4 <shell_execute+0x260>)
 8001794:	f005 fa1b 	bl	8006bce <HAL_UART_Transmit>
 8001798:	e096      	b.n	80018c8 <shell_execute+0x234>
	}
	/* STOP command */
	else if(strcmp(argv[0],com[3])==0)
 800179a:	4b52      	ldr	r3, [pc, #328]	; (80018e4 <shell_execute+0x250>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a52      	ldr	r2, [pc, #328]	; (80018e8 <shell_execute+0x254>)
 80017a0:	68d2      	ldr	r2, [r2, #12]
 80017a2:	4611      	mov	r1, r2
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7fe fd3b 	bl	8000220 <strcmp>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d112      	bne.n	80017d6 <shell_execute+0x142>
	{
		PWN_stop();
 80017b0:	f7ff fbdc 	bl	8000f6c <PWN_stop>
		size = sprintf(uartTxBuffer,"PWN OFF\r\n");
 80017b4:	4956      	ldr	r1, [pc, #344]	; (8001910 <shell_execute+0x27c>)
 80017b6:	484e      	ldr	r0, [pc, #312]	; (80018f0 <shell_execute+0x25c>)
 80017b8:	f007 ff5e 	bl	8009678 <siprintf>
 80017bc:	4603      	mov	r3, r0
 80017be:	4a50      	ldr	r2, [pc, #320]	; (8001900 <shell_execute+0x26c>)
 80017c0:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, uartTxBuffer, size, HAL_MAX_DELAY);
 80017c2:	4b4f      	ldr	r3, [pc, #316]	; (8001900 <shell_execute+0x26c>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	b29a      	uxth	r2, r3
 80017c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80017cc:	4948      	ldr	r1, [pc, #288]	; (80018f0 <shell_execute+0x25c>)
 80017ce:	4849      	ldr	r0, [pc, #292]	; (80018f4 <shell_execute+0x260>)
 80017d0:	f005 f9fd 	bl	8006bce <HAL_UART_Transmit>
 80017d4:	e078      	b.n	80018c8 <shell_execute+0x234>
	}
	else if(strncmp(argv[0],"speed",strlen("speed")) == 0){
 80017d6:	4b43      	ldr	r3, [pc, #268]	; (80018e4 <shell_execute+0x250>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	2205      	movs	r2, #5
 80017dc:	494d      	ldr	r1, [pc, #308]	; (8001914 <shell_execute+0x280>)
 80017de:	4618      	mov	r0, r3
 80017e0:	f007 ff6a 	bl	80096b8 <strncmp>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d142      	bne.n	8001870 <shell_execute+0x1dc>
		vitesse = atoi(argv[1]);
 80017ea:	4b3e      	ldr	r3, [pc, #248]	; (80018e4 <shell_execute+0x250>)
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	4618      	mov	r0, r3
 80017f0:	f007 fa14 	bl	8008c1c <atoi>
 80017f4:	4603      	mov	r3, r0
 80017f6:	4a48      	ldr	r2, [pc, #288]	; (8001918 <shell_execute+0x284>)
 80017f8:	6013      	str	r3, [r2, #0]
		printf("%d\r\n", vitesse);
 80017fa:	4b47      	ldr	r3, [pc, #284]	; (8001918 <shell_execute+0x284>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4619      	mov	r1, r3
 8001800:	4846      	ldr	r0, [pc, #280]	; (800191c <shell_execute+0x288>)
 8001802:	f007 feab 	bl	800955c <iprintf>

		while (TIM1->CCR1 < vitesse){
 8001806:	e012      	b.n	800182e <shell_execute+0x19a>
			TIM1->CCR1++;
 8001808:	4b3f      	ldr	r3, [pc, #252]	; (8001908 <shell_execute+0x274>)
 800180a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800180c:	3201      	adds	r2, #1
 800180e:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2--;
 8001810:	4b3d      	ldr	r3, [pc, #244]	; (8001908 <shell_execute+0x274>)
 8001812:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001814:	3a01      	subs	r2, #1
 8001816:	639a      	str	r2, [r3, #56]	; 0x38
			printf("%d %d\r\n", TIM1->CCR1, TIM1->CCR2);
 8001818:	4b3b      	ldr	r3, [pc, #236]	; (8001908 <shell_execute+0x274>)
 800181a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800181c:	4a3a      	ldr	r2, [pc, #232]	; (8001908 <shell_execute+0x274>)
 800181e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001820:	4619      	mov	r1, r3
 8001822:	483f      	ldr	r0, [pc, #252]	; (8001920 <shell_execute+0x28c>)
 8001824:	f007 fe9a 	bl	800955c <iprintf>
			HAL_Delay(50);
 8001828:	2032      	movs	r0, #50	; 0x32
 800182a:	f000 fb91 	bl	8001f50 <HAL_Delay>
		while (TIM1->CCR1 < vitesse){
 800182e:	4b36      	ldr	r3, [pc, #216]	; (8001908 <shell_execute+0x274>)
 8001830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001832:	4a39      	ldr	r2, [pc, #228]	; (8001918 <shell_execute+0x284>)
 8001834:	6812      	ldr	r2, [r2, #0]
 8001836:	4293      	cmp	r3, r2
 8001838:	d3e6      	bcc.n	8001808 <shell_execute+0x174>
		}
		while (TIM1->CCR1 > vitesse){
 800183a:	e012      	b.n	8001862 <shell_execute+0x1ce>
			TIM1->CCR1--;
 800183c:	4b32      	ldr	r3, [pc, #200]	; (8001908 <shell_execute+0x274>)
 800183e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001840:	3a01      	subs	r2, #1
 8001842:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2++;
 8001844:	4b30      	ldr	r3, [pc, #192]	; (8001908 <shell_execute+0x274>)
 8001846:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001848:	3201      	adds	r2, #1
 800184a:	639a      	str	r2, [r3, #56]	; 0x38
			printf("%d %d\r\n", TIM1->CCR1, TIM1->CCR2);
 800184c:	4b2e      	ldr	r3, [pc, #184]	; (8001908 <shell_execute+0x274>)
 800184e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001850:	4a2d      	ldr	r2, [pc, #180]	; (8001908 <shell_execute+0x274>)
 8001852:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001854:	4619      	mov	r1, r3
 8001856:	4832      	ldr	r0, [pc, #200]	; (8001920 <shell_execute+0x28c>)
 8001858:	f007 fe80 	bl	800955c <iprintf>
			HAL_Delay(50);
 800185c:	2032      	movs	r0, #50	; 0x32
 800185e:	f000 fb77 	bl	8001f50 <HAL_Delay>
		while (TIM1->CCR1 > vitesse){
 8001862:	4b29      	ldr	r3, [pc, #164]	; (8001908 <shell_execute+0x274>)
 8001864:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001866:	4a2c      	ldr	r2, [pc, #176]	; (8001918 <shell_execute+0x284>)
 8001868:	6812      	ldr	r2, [r2, #0]
 800186a:	4293      	cmp	r3, r2
 800186c:	d8e6      	bhi.n	800183c <shell_execute+0x1a8>
 800186e:	e02b      	b.n	80018c8 <shell_execute+0x234>
		}
	}
	else if(strcmp(argv[0],com[5])==0)
 8001870:	4b1c      	ldr	r3, [pc, #112]	; (80018e4 <shell_execute+0x250>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a1c      	ldr	r2, [pc, #112]	; (80018e8 <shell_execute+0x254>)
 8001876:	6952      	ldr	r2, [r2, #20]
 8001878:	4611      	mov	r1, r2
 800187a:	4618      	mov	r0, r3
 800187c:	f7fe fcd0 	bl	8000220 <strcmp>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d119      	bne.n	80018ba <shell_execute+0x226>
	{
		courant = HAL_ADC_GetValue(&hadc2);
 8001886:	4827      	ldr	r0, [pc, #156]	; (8001924 <shell_execute+0x290>)
 8001888:	f001 f99a 	bl	8002bc0 <HAL_ADC_GetValue>
 800188c:	4603      	mov	r3, r0
 800188e:	4a26      	ldr	r2, [pc, #152]	; (8001928 <shell_execute+0x294>)
 8001890:	6013      	str	r3, [r2, #0]
		size = sprintf(uartTxBuffer,"%d\r\n", courant);
 8001892:	4b25      	ldr	r3, [pc, #148]	; (8001928 <shell_execute+0x294>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	461a      	mov	r2, r3
 8001898:	4920      	ldr	r1, [pc, #128]	; (800191c <shell_execute+0x288>)
 800189a:	4815      	ldr	r0, [pc, #84]	; (80018f0 <shell_execute+0x25c>)
 800189c:	f007 feec 	bl	8009678 <siprintf>
 80018a0:	4603      	mov	r3, r0
 80018a2:	4a17      	ldr	r2, [pc, #92]	; (8001900 <shell_execute+0x26c>)
 80018a4:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, uartTxBuffer, size, HAL_MAX_DELAY);
 80018a6:	4b16      	ldr	r3, [pc, #88]	; (8001900 <shell_execute+0x26c>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	b29a      	uxth	r2, r3
 80018ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80018b0:	490f      	ldr	r1, [pc, #60]	; (80018f0 <shell_execute+0x25c>)
 80018b2:	4810      	ldr	r0, [pc, #64]	; (80018f4 <shell_execute+0x260>)
 80018b4:	f005 f98b 	bl	8006bce <HAL_UART_Transmit>
 80018b8:	e006      	b.n	80018c8 <shell_execute+0x234>
	}
	else{
	  HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 80018ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80018be:	2214      	movs	r2, #20
 80018c0:	491a      	ldr	r1, [pc, #104]	; (800192c <shell_execute+0x298>)
 80018c2:	480c      	ldr	r0, [pc, #48]	; (80018f4 <shell_execute+0x260>)
 80018c4:	f005 f983 	bl	8006bce <HAL_UART_Transmit>
	}
	HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 80018c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80018cc:	2218      	movs	r2, #24
 80018ce:	4918      	ldr	r1, [pc, #96]	; (8001930 <shell_execute+0x29c>)
 80018d0:	4808      	ldr	r0, [pc, #32]	; (80018f4 <shell_execute+0x260>)
 80018d2:	f005 f97c 	bl	8006bce <HAL_UART_Transmit>
	cmd_ready = 0;
 80018d6:	4b17      	ldr	r3, [pc, #92]	; (8001934 <shell_execute+0x2a0>)
 80018d8:	2200      	movs	r2, #0
 80018da:	601a      	str	r2, [r3, #0]
}
 80018dc:	bf00      	nop
 80018de:	3708      	adds	r7, #8
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	200004c8 	.word	0x200004c8
 80018e8:	20000098 	.word	0x20000098
 80018ec:	0800be8c 	.word	0x0800be8c
 80018f0:	20000434 	.word	0x20000434
 80018f4:	2000039c 	.word	0x2000039c
 80018f8:	200000b0 	.word	0x200000b0
 80018fc:	0800beac 	.word	0x0800beac
 8001900:	200004c0 	.word	0x200004c0
 8001904:	48000800 	.word	0x48000800
 8001908:	40012c00 	.word	0x40012c00
 800190c:	0800beb4 	.word	0x0800beb4
 8001910:	0800bec0 	.word	0x0800bec0
 8001914:	0800bdc0 	.word	0x0800bdc0
 8001918:	20000478 	.word	0x20000478
 800191c:	0800becc 	.word	0x0800becc
 8001920:	0800bed4 	.word	0x0800bed4
 8001924:	200002e4 	.word	0x200002e4
 8001928:	2000047c 	.word	0x2000047c
 800192c:	20000084 	.word	0x20000084
 8001930:	20000000 	.word	0x20000000
 8001934:	20000474 	.word	0x20000474

08001938 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800193e:	4b0f      	ldr	r3, [pc, #60]	; (800197c <HAL_MspInit+0x44>)
 8001940:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001942:	4a0e      	ldr	r2, [pc, #56]	; (800197c <HAL_MspInit+0x44>)
 8001944:	f043 0301 	orr.w	r3, r3, #1
 8001948:	6613      	str	r3, [r2, #96]	; 0x60
 800194a:	4b0c      	ldr	r3, [pc, #48]	; (800197c <HAL_MspInit+0x44>)
 800194c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800194e:	f003 0301 	and.w	r3, r3, #1
 8001952:	607b      	str	r3, [r7, #4]
 8001954:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001956:	4b09      	ldr	r3, [pc, #36]	; (800197c <HAL_MspInit+0x44>)
 8001958:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800195a:	4a08      	ldr	r2, [pc, #32]	; (800197c <HAL_MspInit+0x44>)
 800195c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001960:	6593      	str	r3, [r2, #88]	; 0x58
 8001962:	4b06      	ldr	r3, [pc, #24]	; (800197c <HAL_MspInit+0x44>)
 8001964:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001966:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800196a:	603b      	str	r3, [r7, #0]
 800196c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800196e:	f002 fd9b 	bl	80044a8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001972:	bf00      	nop
 8001974:	3708      	adds	r7, #8
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	40021000 	.word	0x40021000

08001980 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b0a0      	sub	sp, #128	; 0x80
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001988:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800198c:	2200      	movs	r2, #0
 800198e:	601a      	str	r2, [r3, #0]
 8001990:	605a      	str	r2, [r3, #4]
 8001992:	609a      	str	r2, [r3, #8]
 8001994:	60da      	str	r2, [r3, #12]
 8001996:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001998:	f107 0318 	add.w	r3, r7, #24
 800199c:	2254      	movs	r2, #84	; 0x54
 800199e:	2100      	movs	r1, #0
 80019a0:	4618      	mov	r0, r3
 80019a2:	f007 f969 	bl	8008c78 <memset>
  if(hadc->Instance==ADC2)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a2e      	ldr	r2, [pc, #184]	; (8001a64 <HAL_ADC_MspInit+0xe4>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d154      	bne.n	8001a5a <HAL_ADC_MspInit+0xda>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80019b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80019b4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80019b6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80019ba:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019bc:	f107 0318 	add.w	r3, r7, #24
 80019c0:	4618      	mov	r0, r3
 80019c2:	f003 fab5 	bl	8004f30 <HAL_RCCEx_PeriphCLKConfig>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d001      	beq.n	80019d0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80019cc:	f7ff fda0 	bl	8001510 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80019d0:	4b25      	ldr	r3, [pc, #148]	; (8001a68 <HAL_ADC_MspInit+0xe8>)
 80019d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019d4:	4a24      	ldr	r2, [pc, #144]	; (8001a68 <HAL_ADC_MspInit+0xe8>)
 80019d6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80019da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019dc:	4b22      	ldr	r3, [pc, #136]	; (8001a68 <HAL_ADC_MspInit+0xe8>)
 80019de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80019e4:	617b      	str	r3, [r7, #20]
 80019e6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019e8:	4b1f      	ldr	r3, [pc, #124]	; (8001a68 <HAL_ADC_MspInit+0xe8>)
 80019ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019ec:	4a1e      	ldr	r2, [pc, #120]	; (8001a68 <HAL_ADC_MspInit+0xe8>)
 80019ee:	f043 0304 	orr.w	r3, r3, #4
 80019f2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019f4:	4b1c      	ldr	r3, [pc, #112]	; (8001a68 <HAL_ADC_MspInit+0xe8>)
 80019f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019f8:	f003 0304 	and.w	r3, r3, #4
 80019fc:	613b      	str	r3, [r7, #16]
 80019fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a00:	4b19      	ldr	r3, [pc, #100]	; (8001a68 <HAL_ADC_MspInit+0xe8>)
 8001a02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a04:	4a18      	ldr	r2, [pc, #96]	; (8001a68 <HAL_ADC_MspInit+0xe8>)
 8001a06:	f043 0301 	orr.w	r3, r3, #1
 8001a0a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a0c:	4b16      	ldr	r3, [pc, #88]	; (8001a68 <HAL_ADC_MspInit+0xe8>)
 8001a0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a10:	f003 0301 	and.w	r3, r3, #1
 8001a14:	60fb      	str	r3, [r7, #12]
 8001a16:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration
    PC1     ------> ADC2_IN7
    PA0     ------> ADC2_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a18:	2302      	movs	r3, #2
 8001a1a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a20:	2300      	movs	r3, #0
 8001a22:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a24:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001a28:	4619      	mov	r1, r3
 8001a2a:	4810      	ldr	r0, [pc, #64]	; (8001a6c <HAL_ADC_MspInit+0xec>)
 8001a2c:	f002 fae6 	bl	8003ffc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a30:	2301      	movs	r3, #1
 8001a32:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a34:	2303      	movs	r3, #3
 8001a36:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a3c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001a40:	4619      	mov	r1, r3
 8001a42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a46:	f002 fad9 	bl	8003ffc <HAL_GPIO_Init>

    /* ADC2 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	2012      	movs	r0, #18
 8001a50:	f002 f9df 	bl	8003e12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001a54:	2012      	movs	r0, #18
 8001a56:	f002 f9f6 	bl	8003e46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001a5a:	bf00      	nop
 8001a5c:	3780      	adds	r7, #128	; 0x80
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	50000100 	.word	0x50000100
 8001a68:	40021000 	.word	0x40021000
 8001a6c:	48000800 	.word	0x48000800

08001a70 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b085      	sub	sp, #20
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a0a      	ldr	r2, [pc, #40]	; (8001aa8 <HAL_TIM_Base_MspInit+0x38>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d10b      	bne.n	8001a9a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a82:	4b0a      	ldr	r3, [pc, #40]	; (8001aac <HAL_TIM_Base_MspInit+0x3c>)
 8001a84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a86:	4a09      	ldr	r2, [pc, #36]	; (8001aac <HAL_TIM_Base_MspInit+0x3c>)
 8001a88:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a8c:	6613      	str	r3, [r2, #96]	; 0x60
 8001a8e:	4b07      	ldr	r3, [pc, #28]	; (8001aac <HAL_TIM_Base_MspInit+0x3c>)
 8001a90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a96:	60fb      	str	r3, [r7, #12]
 8001a98:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001a9a:	bf00      	nop
 8001a9c:	3714      	adds	r7, #20
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	40012c00 	.word	0x40012c00
 8001aac:	40021000 	.word	0x40021000

08001ab0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b088      	sub	sp, #32
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab8:	f107 030c 	add.w	r3, r7, #12
 8001abc:	2200      	movs	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]
 8001ac0:	605a      	str	r2, [r3, #4]
 8001ac2:	609a      	str	r2, [r3, #8]
 8001ac4:	60da      	str	r2, [r3, #12]
 8001ac6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a12      	ldr	r2, [pc, #72]	; (8001b18 <HAL_TIM_MspPostInit+0x68>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d11d      	bne.n	8001b0e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ad2:	4b12      	ldr	r3, [pc, #72]	; (8001b1c <HAL_TIM_MspPostInit+0x6c>)
 8001ad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ad6:	4a11      	ldr	r2, [pc, #68]	; (8001b1c <HAL_TIM_MspPostInit+0x6c>)
 8001ad8:	f043 0301 	orr.w	r3, r3, #1
 8001adc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ade:	4b0f      	ldr	r3, [pc, #60]	; (8001b1c <HAL_TIM_MspPostInit+0x6c>)
 8001ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ae2:	f003 0301 	and.w	r3, r3, #1
 8001ae6:	60bb      	str	r3, [r7, #8]
 8001ae8:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA11     ------> TIM1_CH1N
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12;
 8001aea:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8001aee:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af0:	2302      	movs	r3, #2
 8001af2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af4:	2300      	movs	r3, #0
 8001af6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af8:	2300      	movs	r3, #0
 8001afa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001afc:	2306      	movs	r3, #6
 8001afe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b00:	f107 030c 	add.w	r3, r7, #12
 8001b04:	4619      	mov	r1, r3
 8001b06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b0a:	f002 fa77 	bl	8003ffc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001b0e:	bf00      	nop
 8001b10:	3720      	adds	r7, #32
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	40012c00 	.word	0x40012c00
 8001b1c:	40021000 	.word	0x40021000

08001b20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b09e      	sub	sp, #120	; 0x78
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b28:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	601a      	str	r2, [r3, #0]
 8001b30:	605a      	str	r2, [r3, #4]
 8001b32:	609a      	str	r2, [r3, #8]
 8001b34:	60da      	str	r2, [r3, #12]
 8001b36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b38:	f107 0310 	add.w	r3, r7, #16
 8001b3c:	2254      	movs	r2, #84	; 0x54
 8001b3e:	2100      	movs	r1, #0
 8001b40:	4618      	mov	r0, r3
 8001b42:	f007 f899 	bl	8008c78 <memset>
  if(huart->Instance==USART2)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a23      	ldr	r2, [pc, #140]	; (8001bd8 <HAL_UART_MspInit+0xb8>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d13e      	bne.n	8001bce <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001b50:	2302      	movs	r3, #2
 8001b52:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001b54:	2300      	movs	r3, #0
 8001b56:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b58:	f107 0310 	add.w	r3, r7, #16
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f003 f9e7 	bl	8004f30 <HAL_RCCEx_PeriphCLKConfig>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001b68:	f7ff fcd2 	bl	8001510 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b6c:	4b1b      	ldr	r3, [pc, #108]	; (8001bdc <HAL_UART_MspInit+0xbc>)
 8001b6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b70:	4a1a      	ldr	r2, [pc, #104]	; (8001bdc <HAL_UART_MspInit+0xbc>)
 8001b72:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b76:	6593      	str	r3, [r2, #88]	; 0x58
 8001b78:	4b18      	ldr	r3, [pc, #96]	; (8001bdc <HAL_UART_MspInit+0xbc>)
 8001b7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b80:	60fb      	str	r3, [r7, #12]
 8001b82:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b84:	4b15      	ldr	r3, [pc, #84]	; (8001bdc <HAL_UART_MspInit+0xbc>)
 8001b86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b88:	4a14      	ldr	r2, [pc, #80]	; (8001bdc <HAL_UART_MspInit+0xbc>)
 8001b8a:	f043 0301 	orr.w	r3, r3, #1
 8001b8e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b90:	4b12      	ldr	r3, [pc, #72]	; (8001bdc <HAL_UART_MspInit+0xbc>)
 8001b92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b94:	f003 0301 	and.w	r3, r3, #1
 8001b98:	60bb      	str	r3, [r7, #8]
 8001b9a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001b9c:	230c      	movs	r3, #12
 8001b9e:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bac:	2307      	movs	r3, #7
 8001bae:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bba:	f002 fa1f 	bl	8003ffc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	2026      	movs	r0, #38	; 0x26
 8001bc4:	f002 f925 	bl	8003e12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001bc8:	2026      	movs	r0, #38	; 0x26
 8001bca:	f002 f93c 	bl	8003e46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001bce:	bf00      	nop
 8001bd0:	3778      	adds	r7, #120	; 0x78
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40004400 	.word	0x40004400
 8001bdc:	40021000 	.word	0x40021000

08001be0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001be4:	e7fe      	b.n	8001be4 <NMI_Handler+0x4>

08001be6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001be6:	b480      	push	{r7}
 8001be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bea:	e7fe      	b.n	8001bea <HardFault_Handler+0x4>

08001bec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bf0:	e7fe      	b.n	8001bf0 <MemManage_Handler+0x4>

08001bf2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bf6:	e7fe      	b.n	8001bf6 <BusFault_Handler+0x4>

08001bf8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bfc:	e7fe      	b.n	8001bfc <UsageFault_Handler+0x4>

08001bfe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c02:	bf00      	nop
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr

08001c0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c10:	bf00      	nop
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr

08001c1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c1a:	b480      	push	{r7}
 8001c1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c1e:	bf00      	nop
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c2c:	f000 f972 	bl	8001f14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c30:	bf00      	nop
 8001c32:	bd80      	pop	{r7, pc}

08001c34 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 8001c38:	4802      	ldr	r0, [pc, #8]	; (8001c44 <ADC1_2_IRQHandler+0x10>)
 8001c3a:	f000 ffcf 	bl	8002bdc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001c3e:	bf00      	nop
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	200002e4 	.word	0x200002e4

08001c48 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c4c:	4802      	ldr	r0, [pc, #8]	; (8001c58 <USART2_IRQHandler+0x10>)
 8001c4e:	f005 f8ab 	bl	8006da8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001c52:	bf00      	nop
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	2000039c 	.word	0x2000039c

08001c5c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001c60:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001c64:	f002 fb64 	bl	8004330 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001c68:	bf00      	nop
 8001c6a:	bd80      	pop	{r7, pc}

08001c6c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
	return 1;
 8001c70:	2301      	movs	r3, #1
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr

08001c7c <_kill>:

int _kill(int pid, int sig)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001c86:	f006 ffcd 	bl	8008c24 <__errno>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2216      	movs	r2, #22
 8001c8e:	601a      	str	r2, [r3, #0]
	return -1;
 8001c90:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	3708      	adds	r7, #8
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <_exit>:

void _exit (int status)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001ca4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001ca8:	6878      	ldr	r0, [r7, #4]
 8001caa:	f7ff ffe7 	bl	8001c7c <_kill>
	while (1) {}		/* Make sure we hang here */
 8001cae:	e7fe      	b.n	8001cae <_exit+0x12>

08001cb0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b086      	sub	sp, #24
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	60f8      	str	r0, [r7, #12]
 8001cb8:	60b9      	str	r1, [r7, #8]
 8001cba:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	617b      	str	r3, [r7, #20]
 8001cc0:	e00a      	b.n	8001cd8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001cc2:	f3af 8000 	nop.w
 8001cc6:	4601      	mov	r1, r0
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	1c5a      	adds	r2, r3, #1
 8001ccc:	60ba      	str	r2, [r7, #8]
 8001cce:	b2ca      	uxtb	r2, r1
 8001cd0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	617b      	str	r3, [r7, #20]
 8001cd8:	697a      	ldr	r2, [r7, #20]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	dbf0      	blt.n	8001cc2 <_read+0x12>
	}

return len;
 8001ce0:	687b      	ldr	r3, [r7, #4]
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3718      	adds	r7, #24
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}

08001cea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cea:	b580      	push	{r7, lr}
 8001cec:	b086      	sub	sp, #24
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	60f8      	str	r0, [r7, #12]
 8001cf2:	60b9      	str	r1, [r7, #8]
 8001cf4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	617b      	str	r3, [r7, #20]
 8001cfa:	e009      	b.n	8001d10 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	1c5a      	adds	r2, r3, #1
 8001d00:	60ba      	str	r2, [r7, #8]
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	4618      	mov	r0, r3
 8001d06:	f7ff f909 	bl	8000f1c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	617b      	str	r3, [r7, #20]
 8001d10:	697a      	ldr	r2, [r7, #20]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	429a      	cmp	r2, r3
 8001d16:	dbf1      	blt.n	8001cfc <_write+0x12>
	}
	return len;
 8001d18:	687b      	ldr	r3, [r7, #4]
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3718      	adds	r7, #24
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}

08001d22 <_close>:

int _close(int file)
{
 8001d22:	b480      	push	{r7}
 8001d24:	b083      	sub	sp, #12
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	6078      	str	r0, [r7, #4]
	return -1;
 8001d2a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	370c      	adds	r7, #12
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr

08001d3a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d3a:	b480      	push	{r7}
 8001d3c:	b083      	sub	sp, #12
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6078      	str	r0, [r7, #4]
 8001d42:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d4a:	605a      	str	r2, [r3, #4]
	return 0;
 8001d4c:	2300      	movs	r3, #0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	370c      	adds	r7, #12
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr

08001d5a <_isatty>:

int _isatty(int file)
{
 8001d5a:	b480      	push	{r7}
 8001d5c:	b083      	sub	sp, #12
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
	return 1;
 8001d62:	2301      	movs	r3, #1
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	370c      	adds	r7, #12
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr

08001d70 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b085      	sub	sp, #20
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	60f8      	str	r0, [r7, #12]
 8001d78:	60b9      	str	r1, [r7, #8]
 8001d7a:	607a      	str	r2, [r7, #4]
	return 0;
 8001d7c:	2300      	movs	r3, #0
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3714      	adds	r7, #20
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
	...

08001d8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b086      	sub	sp, #24
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d94:	4a14      	ldr	r2, [pc, #80]	; (8001de8 <_sbrk+0x5c>)
 8001d96:	4b15      	ldr	r3, [pc, #84]	; (8001dec <_sbrk+0x60>)
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001da0:	4b13      	ldr	r3, [pc, #76]	; (8001df0 <_sbrk+0x64>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d102      	bne.n	8001dae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001da8:	4b11      	ldr	r3, [pc, #68]	; (8001df0 <_sbrk+0x64>)
 8001daa:	4a12      	ldr	r2, [pc, #72]	; (8001df4 <_sbrk+0x68>)
 8001dac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dae:	4b10      	ldr	r3, [pc, #64]	; (8001df0 <_sbrk+0x64>)
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	4413      	add	r3, r2
 8001db6:	693a      	ldr	r2, [r7, #16]
 8001db8:	429a      	cmp	r2, r3
 8001dba:	d207      	bcs.n	8001dcc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dbc:	f006 ff32 	bl	8008c24 <__errno>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	220c      	movs	r2, #12
 8001dc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dc6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001dca:	e009      	b.n	8001de0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dcc:	4b08      	ldr	r3, [pc, #32]	; (8001df0 <_sbrk+0x64>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dd2:	4b07      	ldr	r3, [pc, #28]	; (8001df0 <_sbrk+0x64>)
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	4413      	add	r3, r2
 8001dda:	4a05      	ldr	r2, [pc, #20]	; (8001df0 <_sbrk+0x64>)
 8001ddc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dde:	68fb      	ldr	r3, [r7, #12]
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	3718      	adds	r7, #24
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	20020000 	.word	0x20020000
 8001dec:	00000400 	.word	0x00000400
 8001df0:	200004f4 	.word	0x200004f4
 8001df4:	20000510 	.word	0x20000510

08001df8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001dfc:	4b06      	ldr	r3, [pc, #24]	; (8001e18 <SystemInit+0x20>)
 8001dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e02:	4a05      	ldr	r2, [pc, #20]	; (8001e18 <SystemInit+0x20>)
 8001e04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e0c:	bf00      	nop
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	e000ed00 	.word	0xe000ed00

08001e1c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e1c:	480d      	ldr	r0, [pc, #52]	; (8001e54 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e1e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e20:	480d      	ldr	r0, [pc, #52]	; (8001e58 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e22:	490e      	ldr	r1, [pc, #56]	; (8001e5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e24:	4a0e      	ldr	r2, [pc, #56]	; (8001e60 <LoopForever+0xe>)
  movs r3, #0
 8001e26:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001e28:	e002      	b.n	8001e30 <LoopCopyDataInit>

08001e2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e2e:	3304      	adds	r3, #4

08001e30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e34:	d3f9      	bcc.n	8001e2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e36:	4a0b      	ldr	r2, [pc, #44]	; (8001e64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e38:	4c0b      	ldr	r4, [pc, #44]	; (8001e68 <LoopForever+0x16>)
  movs r3, #0
 8001e3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e3c:	e001      	b.n	8001e42 <LoopFillZerobss>

08001e3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e40:	3204      	adds	r2, #4

08001e42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e44:	d3fb      	bcc.n	8001e3e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001e46:	f7ff ffd7 	bl	8001df8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e4a:	f006 fef1 	bl	8008c30 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e4e:	f7ff f8b3 	bl	8000fb8 <main>

08001e52 <LoopForever>:

LoopForever:
    b LoopForever
 8001e52:	e7fe      	b.n	8001e52 <LoopForever>
  ldr   r0, =_estack
 8001e54:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e5c:	200002c8 	.word	0x200002c8
  ldr r2, =_sidata
 8001e60:	0800c368 	.word	0x0800c368
  ldr r2, =_sbss
 8001e64:	200002c8 	.word	0x200002c8
  ldr r4, =_ebss
 8001e68:	2000050c 	.word	0x2000050c

08001e6c <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e6c:	e7fe      	b.n	8001e6c <ADC3_IRQHandler>

08001e6e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e6e:	b580      	push	{r7, lr}
 8001e70:	b082      	sub	sp, #8
 8001e72:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e74:	2300      	movs	r3, #0
 8001e76:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e78:	2003      	movs	r0, #3
 8001e7a:	f001 ffbf 	bl	8003dfc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e7e:	2000      	movs	r0, #0
 8001e80:	f000 f80e 	bl	8001ea0 <HAL_InitTick>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d002      	beq.n	8001e90 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	71fb      	strb	r3, [r7, #7]
 8001e8e:	e001      	b.n	8001e94 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e90:	f7ff fd52 	bl	8001938 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e94:	79fb      	ldrb	r3, [r7, #7]

}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3708      	adds	r7, #8
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
	...

08001ea0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b084      	sub	sp, #16
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001eac:	4b16      	ldr	r3, [pc, #88]	; (8001f08 <HAL_InitTick+0x68>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d022      	beq.n	8001efa <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001eb4:	4b15      	ldr	r3, [pc, #84]	; (8001f0c <HAL_InitTick+0x6c>)
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	4b13      	ldr	r3, [pc, #76]	; (8001f08 <HAL_InitTick+0x68>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001ec0:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ec4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f001 ffca 	bl	8003e62 <HAL_SYSTICK_Config>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d10f      	bne.n	8001ef4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2b0f      	cmp	r3, #15
 8001ed8:	d809      	bhi.n	8001eee <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001eda:	2200      	movs	r2, #0
 8001edc:	6879      	ldr	r1, [r7, #4]
 8001ede:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ee2:	f001 ff96 	bl	8003e12 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ee6:	4a0a      	ldr	r2, [pc, #40]	; (8001f10 <HAL_InitTick+0x70>)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6013      	str	r3, [r2, #0]
 8001eec:	e007      	b.n	8001efe <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	73fb      	strb	r3, [r7, #15]
 8001ef2:	e004      	b.n	8001efe <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	73fb      	strb	r3, [r7, #15]
 8001ef8:	e001      	b.n	8001efe <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3710      	adds	r7, #16
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	200000f4 	.word	0x200000f4
 8001f0c:	200000ec 	.word	0x200000ec
 8001f10:	200000f0 	.word	0x200000f0

08001f14 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f18:	4b05      	ldr	r3, [pc, #20]	; (8001f30 <HAL_IncTick+0x1c>)
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	4b05      	ldr	r3, [pc, #20]	; (8001f34 <HAL_IncTick+0x20>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4413      	add	r3, r2
 8001f22:	4a03      	ldr	r2, [pc, #12]	; (8001f30 <HAL_IncTick+0x1c>)
 8001f24:	6013      	str	r3, [r2, #0]
}
 8001f26:	bf00      	nop
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr
 8001f30:	200004f8 	.word	0x200004f8
 8001f34:	200000f4 	.word	0x200000f4

08001f38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f3c:	4b03      	ldr	r3, [pc, #12]	; (8001f4c <HAL_GetTick+0x14>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	200004f8 	.word	0x200004f8

08001f50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f58:	f7ff ffee 	bl	8001f38 <HAL_GetTick>
 8001f5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001f68:	d004      	beq.n	8001f74 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f6a:	4b09      	ldr	r3, [pc, #36]	; (8001f90 <HAL_Delay+0x40>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	68fa      	ldr	r2, [r7, #12]
 8001f70:	4413      	add	r3, r2
 8001f72:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f74:	bf00      	nop
 8001f76:	f7ff ffdf 	bl	8001f38 <HAL_GetTick>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	68fa      	ldr	r2, [r7, #12]
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d8f7      	bhi.n	8001f76 <HAL_Delay+0x26>
  {
  }
}
 8001f86:	bf00      	nop
 8001f88:	bf00      	nop
 8001f8a:	3710      	adds	r7, #16
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	200000f4 	.word	0x200000f4

08001f94 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
 8001f9c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	431a      	orrs	r2, r3
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	609a      	str	r2, [r3, #8]
}
 8001fae:	bf00      	nop
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr

08001fba <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001fba:	b480      	push	{r7}
 8001fbc:	b083      	sub	sp, #12
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	6078      	str	r0, [r7, #4]
 8001fc2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	431a      	orrs	r2, r3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	609a      	str	r2, [r3, #8]
}
 8001fd4:	bf00      	nop
 8001fd6:	370c      	adds	r7, #12
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr

08001fe0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	370c      	adds	r7, #12
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr

08001ffc <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b087      	sub	sp, #28
 8002000:	af00      	add	r7, sp, #0
 8002002:	60f8      	str	r0, [r7, #12]
 8002004:	60b9      	str	r1, [r7, #8]
 8002006:	607a      	str	r2, [r7, #4]
 8002008:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	3360      	adds	r3, #96	; 0x60
 800200e:	461a      	mov	r2, r3
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	4413      	add	r3, r2
 8002016:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	4b08      	ldr	r3, [pc, #32]	; (8002040 <LL_ADC_SetOffset+0x44>)
 800201e:	4013      	ands	r3, r2
 8002020:	687a      	ldr	r2, [r7, #4]
 8002022:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002026:	683a      	ldr	r2, [r7, #0]
 8002028:	430a      	orrs	r2, r1
 800202a:	4313      	orrs	r3, r2
 800202c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002034:	bf00      	nop
 8002036:	371c      	adds	r7, #28
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr
 8002040:	03fff000 	.word	0x03fff000

08002044 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002044:	b480      	push	{r7}
 8002046:	b085      	sub	sp, #20
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
 800204c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	3360      	adds	r3, #96	; 0x60
 8002052:	461a      	mov	r2, r3
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	4413      	add	r3, r2
 800205a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002064:	4618      	mov	r0, r3
 8002066:	3714      	adds	r7, #20
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002070:	b480      	push	{r7}
 8002072:	b087      	sub	sp, #28
 8002074:	af00      	add	r7, sp, #0
 8002076:	60f8      	str	r0, [r7, #12]
 8002078:	60b9      	str	r1, [r7, #8]
 800207a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	3360      	adds	r3, #96	; 0x60
 8002080:	461a      	mov	r2, r3
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	009b      	lsls	r3, r3, #2
 8002086:	4413      	add	r3, r2
 8002088:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	431a      	orrs	r2, r3
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800209a:	bf00      	nop
 800209c:	371c      	adds	r7, #28
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr

080020a6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80020a6:	b480      	push	{r7}
 80020a8:	b087      	sub	sp, #28
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	60f8      	str	r0, [r7, #12]
 80020ae:	60b9      	str	r1, [r7, #8]
 80020b0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	3360      	adds	r3, #96	; 0x60
 80020b6:	461a      	mov	r2, r3
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	4413      	add	r3, r2
 80020be:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	431a      	orrs	r2, r3
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80020d0:	bf00      	nop
 80020d2:	371c      	adds	r7, #28
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80020dc:	b480      	push	{r7}
 80020de:	b087      	sub	sp, #28
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	60f8      	str	r0, [r7, #12]
 80020e4:	60b9      	str	r1, [r7, #8]
 80020e6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	3360      	adds	r3, #96	; 0x60
 80020ec:	461a      	mov	r2, r3
 80020ee:	68bb      	ldr	r3, [r7, #8]
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	4413      	add	r3, r2
 80020f4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	431a      	orrs	r2, r3
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002106:	bf00      	nop
 8002108:	371c      	adds	r7, #28
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr

08002112 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002112:	b480      	push	{r7}
 8002114:	b083      	sub	sp, #12
 8002116:	af00      	add	r7, sp, #0
 8002118:	6078      	str	r0, [r7, #4]
 800211a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	695b      	ldr	r3, [r3, #20]
 8002120:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	431a      	orrs	r2, r3
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	615a      	str	r2, [r3, #20]
}
 800212c:	bf00      	nop
 800212e:	370c      	adds	r7, #12
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002148:	2b00      	cmp	r3, #0
 800214a:	d101      	bne.n	8002150 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800214c:	2301      	movs	r3, #1
 800214e:	e000      	b.n	8002152 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002150:	2300      	movs	r3, #0
}
 8002152:	4618      	mov	r0, r3
 8002154:	370c      	adds	r7, #12
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr

0800215e <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800215e:	b480      	push	{r7}
 8002160:	b087      	sub	sp, #28
 8002162:	af00      	add	r7, sp, #0
 8002164:	60f8      	str	r0, [r7, #12]
 8002166:	60b9      	str	r1, [r7, #8]
 8002168:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	3330      	adds	r3, #48	; 0x30
 800216e:	461a      	mov	r2, r3
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	0a1b      	lsrs	r3, r3, #8
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	f003 030c 	and.w	r3, r3, #12
 800217a:	4413      	add	r3, r2
 800217c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	68bb      	ldr	r3, [r7, #8]
 8002184:	f003 031f 	and.w	r3, r3, #31
 8002188:	211f      	movs	r1, #31
 800218a:	fa01 f303 	lsl.w	r3, r1, r3
 800218e:	43db      	mvns	r3, r3
 8002190:	401a      	ands	r2, r3
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	0e9b      	lsrs	r3, r3, #26
 8002196:	f003 011f 	and.w	r1, r3, #31
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	f003 031f 	and.w	r3, r3, #31
 80021a0:	fa01 f303 	lsl.w	r3, r1, r3
 80021a4:	431a      	orrs	r2, r3
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80021aa:	bf00      	nop
 80021ac:	371c      	adds	r7, #28
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr

080021b6 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80021b6:	b480      	push	{r7}
 80021b8:	b083      	sub	sp, #12
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021c2:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d101      	bne.n	80021ce <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80021ca:	2301      	movs	r3, #1
 80021cc:	e000      	b.n	80021d0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80021ce:	2300      	movs	r3, #0
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr

080021dc <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80021dc:	b480      	push	{r7}
 80021de:	b087      	sub	sp, #28
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	60f8      	str	r0, [r7, #12]
 80021e4:	60b9      	str	r1, [r7, #8]
 80021e6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	3314      	adds	r3, #20
 80021ec:	461a      	mov	r2, r3
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	0e5b      	lsrs	r3, r3, #25
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	f003 0304 	and.w	r3, r3, #4
 80021f8:	4413      	add	r3, r2
 80021fa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	681a      	ldr	r2, [r3, #0]
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	0d1b      	lsrs	r3, r3, #20
 8002204:	f003 031f 	and.w	r3, r3, #31
 8002208:	2107      	movs	r1, #7
 800220a:	fa01 f303 	lsl.w	r3, r1, r3
 800220e:	43db      	mvns	r3, r3
 8002210:	401a      	ands	r2, r3
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	0d1b      	lsrs	r3, r3, #20
 8002216:	f003 031f 	and.w	r3, r3, #31
 800221a:	6879      	ldr	r1, [r7, #4]
 800221c:	fa01 f303 	lsl.w	r3, r1, r3
 8002220:	431a      	orrs	r2, r3
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002226:	bf00      	nop
 8002228:	371c      	adds	r7, #28
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr
	...

08002234 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002234:	b480      	push	{r7}
 8002236:	b085      	sub	sp, #20
 8002238:	af00      	add	r7, sp, #0
 800223a:	60f8      	str	r0, [r7, #12]
 800223c:	60b9      	str	r1, [r7, #8]
 800223e:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	4a0f      	ldr	r2, [pc, #60]	; (8002280 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d10a      	bne.n	800225e <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002254:	431a      	orrs	r2, r3
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 800225c:	e00a      	b.n	8002274 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800226a:	43db      	mvns	r3, r3
 800226c:	401a      	ands	r2, r3
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8002274:	bf00      	nop
 8002276:	3714      	adds	r7, #20
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr
 8002280:	407f0000 	.word	0x407f0000

08002284 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	f003 031f 	and.w	r3, r3, #31
}
 8002294:	4618      	mov	r0, r3
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	370c      	adds	r7, #12
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr

080022bc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80022cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80022d0:	687a      	ldr	r2, [r7, #4]
 80022d2:	6093      	str	r3, [r2, #8]
}
 80022d4:	bf00      	nop
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80022f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80022f4:	d101      	bne.n	80022fa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80022f6:	2301      	movs	r3, #1
 80022f8:	e000      	b.n	80022fc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80022fa:	2300      	movs	r3, #0
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr

08002308 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002318:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800231c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002324:	bf00      	nop
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002340:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002344:	d101      	bne.n	800234a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002346:	2301      	movs	r3, #1
 8002348:	e000      	b.n	800234c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800234a:	2300      	movs	r3, #0
}
 800234c:	4618      	mov	r0, r3
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr

08002358 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002358:	b480      	push	{r7}
 800235a:	b083      	sub	sp, #12
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002368:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800236c:	f043 0201 	orr.w	r2, r3, #1
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002374:	bf00      	nop
 8002376:	370c      	adds	r7, #12
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr

08002380 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002390:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002394:	f043 0202 	orr.w	r2, r3, #2
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800239c:	bf00      	nop
 800239e:	370c      	adds	r7, #12
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr

080023a8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	f003 0301 	and.w	r3, r3, #1
 80023b8:	2b01      	cmp	r3, #1
 80023ba:	d101      	bne.n	80023c0 <LL_ADC_IsEnabled+0x18>
 80023bc:	2301      	movs	r3, #1
 80023be:	e000      	b.n	80023c2 <LL_ADC_IsEnabled+0x1a>
 80023c0:	2300      	movs	r3, #0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	370c      	adds	r7, #12
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr

080023ce <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80023ce:	b480      	push	{r7}
 80023d0:	b083      	sub	sp, #12
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	f003 0302 	and.w	r3, r3, #2
 80023de:	2b02      	cmp	r3, #2
 80023e0:	d101      	bne.n	80023e6 <LL_ADC_IsDisableOngoing+0x18>
 80023e2:	2301      	movs	r3, #1
 80023e4:	e000      	b.n	80023e8 <LL_ADC_IsDisableOngoing+0x1a>
 80023e6:	2300      	movs	r3, #0
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr

080023f4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002404:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002408:	f043 0204 	orr.w	r2, r3, #4
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002410:	bf00      	nop
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr

0800241c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	f003 0304 	and.w	r3, r3, #4
 800242c:	2b04      	cmp	r3, #4
 800242e:	d101      	bne.n	8002434 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002430:	2301      	movs	r3, #1
 8002432:	e000      	b.n	8002436 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002434:	2300      	movs	r3, #0
}
 8002436:	4618      	mov	r0, r3
 8002438:	370c      	adds	r7, #12
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr

08002442 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002442:	b480      	push	{r7}
 8002444:	b083      	sub	sp, #12
 8002446:	af00      	add	r7, sp, #0
 8002448:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	f003 0308 	and.w	r3, r3, #8
 8002452:	2b08      	cmp	r3, #8
 8002454:	d101      	bne.n	800245a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002456:	2301      	movs	r3, #1
 8002458:	e000      	b.n	800245c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800245a:	2300      	movs	r3, #0
}
 800245c:	4618      	mov	r0, r3
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002468:	b590      	push	{r4, r7, lr}
 800246a:	b089      	sub	sp, #36	; 0x24
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002470:	2300      	movs	r3, #0
 8002472:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002474:	2300      	movs	r3, #0
 8002476:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d101      	bne.n	8002482 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	e1af      	b.n	80027e2 <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	695b      	ldr	r3, [r3, #20]
 8002486:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800248c:	2b00      	cmp	r3, #0
 800248e:	d109      	bne.n	80024a4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002490:	6878      	ldr	r0, [r7, #4]
 8002492:	f7ff fa75 	bl	8001980 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2200      	movs	r2, #0
 800249a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4618      	mov	r0, r3
 80024aa:	f7ff ff19 	bl	80022e0 <LL_ADC_IsDeepPowerDownEnabled>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d004      	beq.n	80024be <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7ff feff 	bl	80022bc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4618      	mov	r0, r3
 80024c4:	f7ff ff34 	bl	8002330 <LL_ADC_IsInternalRegulatorEnabled>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d115      	bne.n	80024fa <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4618      	mov	r0, r3
 80024d4:	f7ff ff18 	bl	8002308 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80024d8:	4b9f      	ldr	r3, [pc, #636]	; (8002758 <HAL_ADC_Init+0x2f0>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	099b      	lsrs	r3, r3, #6
 80024de:	4a9f      	ldr	r2, [pc, #636]	; (800275c <HAL_ADC_Init+0x2f4>)
 80024e0:	fba2 2303 	umull	r2, r3, r2, r3
 80024e4:	099b      	lsrs	r3, r3, #6
 80024e6:	3301      	adds	r3, #1
 80024e8:	005b      	lsls	r3, r3, #1
 80024ea:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80024ec:	e002      	b.n	80024f4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	3b01      	subs	r3, #1
 80024f2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d1f9      	bne.n	80024ee <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4618      	mov	r0, r3
 8002500:	f7ff ff16 	bl	8002330 <LL_ADC_IsInternalRegulatorEnabled>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d10d      	bne.n	8002526 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800250e:	f043 0210 	orr.w	r2, r3, #16
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800251a:	f043 0201 	orr.w	r2, r3, #1
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4618      	mov	r0, r3
 800252c:	f7ff ff76 	bl	800241c <LL_ADC_REG_IsConversionOngoing>
 8002530:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002536:	f003 0310 	and.w	r3, r3, #16
 800253a:	2b00      	cmp	r3, #0
 800253c:	f040 8148 	bne.w	80027d0 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	2b00      	cmp	r3, #0
 8002544:	f040 8144 	bne.w	80027d0 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800254c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002550:	f043 0202 	orr.w	r2, r3, #2
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4618      	mov	r0, r3
 800255e:	f7ff ff23 	bl	80023a8 <LL_ADC_IsEnabled>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	d141      	bne.n	80025ec <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002570:	d004      	beq.n	800257c <HAL_ADC_Init+0x114>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a7a      	ldr	r2, [pc, #488]	; (8002760 <HAL_ADC_Init+0x2f8>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d10f      	bne.n	800259c <HAL_ADC_Init+0x134>
 800257c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002580:	f7ff ff12 	bl	80023a8 <LL_ADC_IsEnabled>
 8002584:	4604      	mov	r4, r0
 8002586:	4876      	ldr	r0, [pc, #472]	; (8002760 <HAL_ADC_Init+0x2f8>)
 8002588:	f7ff ff0e 	bl	80023a8 <LL_ADC_IsEnabled>
 800258c:	4603      	mov	r3, r0
 800258e:	4323      	orrs	r3, r4
 8002590:	2b00      	cmp	r3, #0
 8002592:	bf0c      	ite	eq
 8002594:	2301      	moveq	r3, #1
 8002596:	2300      	movne	r3, #0
 8002598:	b2db      	uxtb	r3, r3
 800259a:	e012      	b.n	80025c2 <HAL_ADC_Init+0x15a>
 800259c:	4871      	ldr	r0, [pc, #452]	; (8002764 <HAL_ADC_Init+0x2fc>)
 800259e:	f7ff ff03 	bl	80023a8 <LL_ADC_IsEnabled>
 80025a2:	4604      	mov	r4, r0
 80025a4:	4870      	ldr	r0, [pc, #448]	; (8002768 <HAL_ADC_Init+0x300>)
 80025a6:	f7ff feff 	bl	80023a8 <LL_ADC_IsEnabled>
 80025aa:	4603      	mov	r3, r0
 80025ac:	431c      	orrs	r4, r3
 80025ae:	486f      	ldr	r0, [pc, #444]	; (800276c <HAL_ADC_Init+0x304>)
 80025b0:	f7ff fefa 	bl	80023a8 <LL_ADC_IsEnabled>
 80025b4:	4603      	mov	r3, r0
 80025b6:	4323      	orrs	r3, r4
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	bf0c      	ite	eq
 80025bc:	2301      	moveq	r3, #1
 80025be:	2300      	movne	r3, #0
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d012      	beq.n	80025ec <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025ce:	d004      	beq.n	80025da <HAL_ADC_Init+0x172>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a62      	ldr	r2, [pc, #392]	; (8002760 <HAL_ADC_Init+0x2f8>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d101      	bne.n	80025de <HAL_ADC_Init+0x176>
 80025da:	4a65      	ldr	r2, [pc, #404]	; (8002770 <HAL_ADC_Init+0x308>)
 80025dc:	e000      	b.n	80025e0 <HAL_ADC_Init+0x178>
 80025de:	4a65      	ldr	r2, [pc, #404]	; (8002774 <HAL_ADC_Init+0x30c>)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	4619      	mov	r1, r3
 80025e6:	4610      	mov	r0, r2
 80025e8:	f7ff fcd4 	bl	8001f94 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	7f5b      	ldrb	r3, [r3, #29]
 80025f0:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80025f6:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80025fc:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002602:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800260a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800260c:	4313      	orrs	r3, r2
 800260e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002616:	2b01      	cmp	r3, #1
 8002618:	d106      	bne.n	8002628 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800261e:	3b01      	subs	r3, #1
 8002620:	045b      	lsls	r3, r3, #17
 8002622:	69ba      	ldr	r2, [r7, #24]
 8002624:	4313      	orrs	r3, r2
 8002626:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800262c:	2b00      	cmp	r3, #0
 800262e:	d009      	beq.n	8002644 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002634:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800263c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800263e:	69ba      	ldr	r2, [r7, #24]
 8002640:	4313      	orrs	r3, r2
 8002642:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	68da      	ldr	r2, [r3, #12]
 800264a:	4b4b      	ldr	r3, [pc, #300]	; (8002778 <HAL_ADC_Init+0x310>)
 800264c:	4013      	ands	r3, r2
 800264e:	687a      	ldr	r2, [r7, #4]
 8002650:	6812      	ldr	r2, [r2, #0]
 8002652:	69b9      	ldr	r1, [r7, #24]
 8002654:	430b      	orrs	r3, r1
 8002656:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	691b      	ldr	r3, [r3, #16]
 800265e:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	430a      	orrs	r2, r1
 800266c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4618      	mov	r0, r3
 8002674:	f7ff fed2 	bl	800241c <LL_ADC_REG_IsConversionOngoing>
 8002678:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4618      	mov	r0, r3
 8002680:	f7ff fedf 	bl	8002442 <LL_ADC_INJ_IsConversionOngoing>
 8002684:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d17f      	bne.n	800278c <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d17c      	bne.n	800278c <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002696:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800269e:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80026a0:	4313      	orrs	r3, r2
 80026a2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	68db      	ldr	r3, [r3, #12]
 80026aa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80026ae:	f023 0302 	bic.w	r3, r3, #2
 80026b2:	687a      	ldr	r2, [r7, #4]
 80026b4:	6812      	ldr	r2, [r2, #0]
 80026b6:	69b9      	ldr	r1, [r7, #24]
 80026b8:	430b      	orrs	r3, r1
 80026ba:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	691b      	ldr	r3, [r3, #16]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d017      	beq.n	80026f4 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	691a      	ldr	r2, [r3, #16]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80026d2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80026dc:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80026e0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80026e4:	687a      	ldr	r2, [r7, #4]
 80026e6:	6911      	ldr	r1, [r2, #16]
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	6812      	ldr	r2, [r2, #0]
 80026ec:	430b      	orrs	r3, r1
 80026ee:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80026f2:	e013      	b.n	800271c <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	691a      	ldr	r2, [r3, #16]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002702:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800270c:	687a      	ldr	r2, [r7, #4]
 800270e:	6812      	ldr	r2, [r2, #0]
 8002710:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002714:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002718:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002722:	2b01      	cmp	r3, #1
 8002724:	d12a      	bne.n	800277c <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	691b      	ldr	r3, [r3, #16]
 800272c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002730:	f023 0304 	bic.w	r3, r3, #4
 8002734:	687a      	ldr	r2, [r7, #4]
 8002736:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002738:	687a      	ldr	r2, [r7, #4]
 800273a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800273c:	4311      	orrs	r1, r2
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002742:	4311      	orrs	r1, r2
 8002744:	687a      	ldr	r2, [r7, #4]
 8002746:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002748:	430a      	orrs	r2, r1
 800274a:	431a      	orrs	r2, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f042 0201 	orr.w	r2, r2, #1
 8002754:	611a      	str	r2, [r3, #16]
 8002756:	e019      	b.n	800278c <HAL_ADC_Init+0x324>
 8002758:	200000ec 	.word	0x200000ec
 800275c:	053e2d63 	.word	0x053e2d63
 8002760:	50000100 	.word	0x50000100
 8002764:	50000400 	.word	0x50000400
 8002768:	50000500 	.word	0x50000500
 800276c:	50000600 	.word	0x50000600
 8002770:	50000300 	.word	0x50000300
 8002774:	50000700 	.word	0x50000700
 8002778:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	691a      	ldr	r2, [r3, #16]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f022 0201 	bic.w	r2, r2, #1
 800278a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	695b      	ldr	r3, [r3, #20]
 8002790:	2b01      	cmp	r3, #1
 8002792:	d10c      	bne.n	80027ae <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800279a:	f023 010f 	bic.w	r1, r3, #15
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6a1b      	ldr	r3, [r3, #32]
 80027a2:	1e5a      	subs	r2, r3, #1
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	430a      	orrs	r2, r1
 80027aa:	631a      	str	r2, [r3, #48]	; 0x30
 80027ac:	e007      	b.n	80027be <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f022 020f 	bic.w	r2, r2, #15
 80027bc:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027c2:	f023 0303 	bic.w	r3, r3, #3
 80027c6:	f043 0201 	orr.w	r2, r3, #1
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	65da      	str	r2, [r3, #92]	; 0x5c
 80027ce:	e007      	b.n	80027e0 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027d4:	f043 0210 	orr.w	r2, r3, #16
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80027e0:	7ffb      	ldrb	r3, [r7, #31]
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3724      	adds	r7, #36	; 0x24
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd90      	pop	{r4, r7, pc}
 80027ea:	bf00      	nop

080027ec <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b086      	sub	sp, #24
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80027fc:	d004      	beq.n	8002808 <HAL_ADC_Start+0x1c>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a67      	ldr	r2, [pc, #412]	; (80029a0 <HAL_ADC_Start+0x1b4>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d101      	bne.n	800280c <HAL_ADC_Start+0x20>
 8002808:	4b66      	ldr	r3, [pc, #408]	; (80029a4 <HAL_ADC_Start+0x1b8>)
 800280a:	e000      	b.n	800280e <HAL_ADC_Start+0x22>
 800280c:	4b66      	ldr	r3, [pc, #408]	; (80029a8 <HAL_ADC_Start+0x1bc>)
 800280e:	4618      	mov	r0, r3
 8002810:	f7ff fd38 	bl	8002284 <LL_ADC_GetMultimode>
 8002814:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4618      	mov	r0, r3
 800281c:	f7ff fdfe 	bl	800241c <LL_ADC_REG_IsConversionOngoing>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	f040 80b4 	bne.w	8002990 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800282e:	2b01      	cmp	r3, #1
 8002830:	d101      	bne.n	8002836 <HAL_ADC_Start+0x4a>
 8002832:	2302      	movs	r3, #2
 8002834:	e0af      	b.n	8002996 <HAL_ADC_Start+0x1aa>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2201      	movs	r2, #1
 800283a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f001 f88a 	bl	8003958 <ADC_Enable>
 8002844:	4603      	mov	r3, r0
 8002846:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002848:	7dfb      	ldrb	r3, [r7, #23]
 800284a:	2b00      	cmp	r3, #0
 800284c:	f040 809b 	bne.w	8002986 <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002854:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002858:	f023 0301 	bic.w	r3, r3, #1
 800285c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a4d      	ldr	r2, [pc, #308]	; (80029a0 <HAL_ADC_Start+0x1b4>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d009      	beq.n	8002882 <HAL_ADC_Start+0x96>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a4e      	ldr	r2, [pc, #312]	; (80029ac <HAL_ADC_Start+0x1c0>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d002      	beq.n	800287e <HAL_ADC_Start+0x92>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	e003      	b.n	8002886 <HAL_ADC_Start+0x9a>
 800287e:	4b4c      	ldr	r3, [pc, #304]	; (80029b0 <HAL_ADC_Start+0x1c4>)
 8002880:	e001      	b.n	8002886 <HAL_ADC_Start+0x9a>
 8002882:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	6812      	ldr	r2, [r2, #0]
 800288a:	4293      	cmp	r3, r2
 800288c:	d002      	beq.n	8002894 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d105      	bne.n	80028a0 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002898:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028ac:	d106      	bne.n	80028bc <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028b2:	f023 0206 	bic.w	r2, r3, #6
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	661a      	str	r2, [r3, #96]	; 0x60
 80028ba:	e002      	b.n	80028c2 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	221c      	movs	r2, #28
 80028c8:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2200      	movs	r2, #0
 80028ce:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a32      	ldr	r2, [pc, #200]	; (80029a0 <HAL_ADC_Start+0x1b4>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d009      	beq.n	80028f0 <HAL_ADC_Start+0x104>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a32      	ldr	r2, [pc, #200]	; (80029ac <HAL_ADC_Start+0x1c0>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d002      	beq.n	80028ec <HAL_ADC_Start+0x100>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	e003      	b.n	80028f4 <HAL_ADC_Start+0x108>
 80028ec:	4b30      	ldr	r3, [pc, #192]	; (80029b0 <HAL_ADC_Start+0x1c4>)
 80028ee:	e001      	b.n	80028f4 <HAL_ADC_Start+0x108>
 80028f0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80028f4:	687a      	ldr	r2, [r7, #4]
 80028f6:	6812      	ldr	r2, [r2, #0]
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d008      	beq.n	800290e <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d005      	beq.n	800290e <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	2b05      	cmp	r3, #5
 8002906:	d002      	beq.n	800290e <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	2b09      	cmp	r3, #9
 800290c:	d114      	bne.n	8002938 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002918:	2b00      	cmp	r3, #0
 800291a:	d007      	beq.n	800292c <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002920:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002924:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4618      	mov	r0, r3
 8002932:	f7ff fd5f 	bl	80023f4 <LL_ADC_REG_StartConversion>
 8002936:	e02d      	b.n	8002994 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800293c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a15      	ldr	r2, [pc, #84]	; (80029a0 <HAL_ADC_Start+0x1b4>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d009      	beq.n	8002962 <HAL_ADC_Start+0x176>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a16      	ldr	r2, [pc, #88]	; (80029ac <HAL_ADC_Start+0x1c0>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d002      	beq.n	800295e <HAL_ADC_Start+0x172>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	e003      	b.n	8002966 <HAL_ADC_Start+0x17a>
 800295e:	4b14      	ldr	r3, [pc, #80]	; (80029b0 <HAL_ADC_Start+0x1c4>)
 8002960:	e001      	b.n	8002966 <HAL_ADC_Start+0x17a>
 8002962:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002966:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002970:	2b00      	cmp	r3, #0
 8002972:	d00f      	beq.n	8002994 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002978:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800297c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	65da      	str	r2, [r3, #92]	; 0x5c
 8002984:	e006      	b.n	8002994 <HAL_ADC_Start+0x1a8>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2200      	movs	r2, #0
 800298a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800298e:	e001      	b.n	8002994 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002990:	2302      	movs	r3, #2
 8002992:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002994:	7dfb      	ldrb	r3, [r7, #23]
}
 8002996:	4618      	mov	r0, r3
 8002998:	3718      	adds	r7, #24
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	50000100 	.word	0x50000100
 80029a4:	50000300 	.word	0x50000300
 80029a8:	50000700 	.word	0x50000700
 80029ac:	50000500 	.word	0x50000500
 80029b0:	50000400 	.word	0x50000400

080029b4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b088      	sub	sp, #32
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029c6:	d004      	beq.n	80029d2 <HAL_ADC_PollForConversion+0x1e>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a77      	ldr	r2, [pc, #476]	; (8002bac <HAL_ADC_PollForConversion+0x1f8>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d101      	bne.n	80029d6 <HAL_ADC_PollForConversion+0x22>
 80029d2:	4b77      	ldr	r3, [pc, #476]	; (8002bb0 <HAL_ADC_PollForConversion+0x1fc>)
 80029d4:	e000      	b.n	80029d8 <HAL_ADC_PollForConversion+0x24>
 80029d6:	4b77      	ldr	r3, [pc, #476]	; (8002bb4 <HAL_ADC_PollForConversion+0x200>)
 80029d8:	4618      	mov	r0, r3
 80029da:	f7ff fc53 	bl	8002284 <LL_ADC_GetMultimode>
 80029de:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	699b      	ldr	r3, [r3, #24]
 80029e4:	2b08      	cmp	r3, #8
 80029e6:	d102      	bne.n	80029ee <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80029e8:	2308      	movs	r3, #8
 80029ea:	61fb      	str	r3, [r7, #28]
 80029ec:	e037      	b.n	8002a5e <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d005      	beq.n	8002a00 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	2b05      	cmp	r3, #5
 80029f8:	d002      	beq.n	8002a00 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	2b09      	cmp	r3, #9
 80029fe:	d111      	bne.n	8002a24 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	f003 0301 	and.w	r3, r3, #1
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d007      	beq.n	8002a1e <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a12:	f043 0220 	orr.w	r2, r3, #32
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e0c1      	b.n	8002ba2 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002a1e:	2304      	movs	r3, #4
 8002a20:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002a22:	e01c      	b.n	8002a5e <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a2c:	d004      	beq.n	8002a38 <HAL_ADC_PollForConversion+0x84>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a5e      	ldr	r2, [pc, #376]	; (8002bac <HAL_ADC_PollForConversion+0x1f8>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d101      	bne.n	8002a3c <HAL_ADC_PollForConversion+0x88>
 8002a38:	4b5d      	ldr	r3, [pc, #372]	; (8002bb0 <HAL_ADC_PollForConversion+0x1fc>)
 8002a3a:	e000      	b.n	8002a3e <HAL_ADC_PollForConversion+0x8a>
 8002a3c:	4b5d      	ldr	r3, [pc, #372]	; (8002bb4 <HAL_ADC_PollForConversion+0x200>)
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f7ff fc2e 	bl	80022a0 <LL_ADC_GetMultiDMATransfer>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d007      	beq.n	8002a5a <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a4e:	f043 0220 	orr.w	r2, r3, #32
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e0a3      	b.n	8002ba2 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002a5a:	2304      	movs	r3, #4
 8002a5c:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002a5e:	f7ff fa6b 	bl	8001f38 <HAL_GetTick>
 8002a62:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002a64:	e021      	b.n	8002aaa <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a6c:	d01d      	beq.n	8002aaa <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002a6e:	f7ff fa63 	bl	8001f38 <HAL_GetTick>
 8002a72:	4602      	mov	r2, r0
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	1ad3      	subs	r3, r2, r3
 8002a78:	683a      	ldr	r2, [r7, #0]
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d302      	bcc.n	8002a84 <HAL_ADC_PollForConversion+0xd0>
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d112      	bne.n	8002aaa <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d10b      	bne.n	8002aaa <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a96:	f043 0204 	orr.w	r2, r3, #4
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

          return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e07b      	b.n	8002ba2 <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d0d6      	beq.n	8002a66 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002abc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f7ff fb35 	bl	8002138 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d01c      	beq.n	8002b0e <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	7f5b      	ldrb	r3, [r3, #29]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d118      	bne.n	8002b0e <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 0308 	and.w	r3, r3, #8
 8002ae6:	2b08      	cmp	r3, #8
 8002ae8:	d111      	bne.n	8002b0e <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	65da      	str	r2, [r3, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002afa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d105      	bne.n	8002b0e <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b06:	f043 0201 	orr.w	r2, r3, #1
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a26      	ldr	r2, [pc, #152]	; (8002bac <HAL_ADC_PollForConversion+0x1f8>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d009      	beq.n	8002b2c <HAL_ADC_PollForConversion+0x178>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a26      	ldr	r2, [pc, #152]	; (8002bb8 <HAL_ADC_PollForConversion+0x204>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d002      	beq.n	8002b28 <HAL_ADC_PollForConversion+0x174>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	e003      	b.n	8002b30 <HAL_ADC_PollForConversion+0x17c>
 8002b28:	4b24      	ldr	r3, [pc, #144]	; (8002bbc <HAL_ADC_PollForConversion+0x208>)
 8002b2a:	e001      	b.n	8002b30 <HAL_ADC_PollForConversion+0x17c>
 8002b2c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	6812      	ldr	r2, [r2, #0]
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d008      	beq.n	8002b4a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d005      	beq.n	8002b4a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	2b05      	cmp	r3, #5
 8002b42:	d002      	beq.n	8002b4a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	2b09      	cmp	r3, #9
 8002b48:	d104      	bne.n	8002b54 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	68db      	ldr	r3, [r3, #12]
 8002b50:	61bb      	str	r3, [r7, #24]
 8002b52:	e014      	b.n	8002b7e <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a14      	ldr	r2, [pc, #80]	; (8002bac <HAL_ADC_PollForConversion+0x1f8>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d009      	beq.n	8002b72 <HAL_ADC_PollForConversion+0x1be>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a15      	ldr	r2, [pc, #84]	; (8002bb8 <HAL_ADC_PollForConversion+0x204>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d002      	beq.n	8002b6e <HAL_ADC_PollForConversion+0x1ba>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	e003      	b.n	8002b76 <HAL_ADC_PollForConversion+0x1c2>
 8002b6e:	4b13      	ldr	r3, [pc, #76]	; (8002bbc <HAL_ADC_PollForConversion+0x208>)
 8002b70:	e001      	b.n	8002b76 <HAL_ADC_PollForConversion+0x1c2>
 8002b72:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002b76:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	2b08      	cmp	r3, #8
 8002b82:	d104      	bne.n	8002b8e <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2208      	movs	r2, #8
 8002b8a:	601a      	str	r2, [r3, #0]
 8002b8c:	e008      	b.n	8002ba0 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002b8e:	69bb      	ldr	r3, [r7, #24]
 8002b90:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d103      	bne.n	8002ba0 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	220c      	movs	r2, #12
 8002b9e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002ba0:	2300      	movs	r3, #0
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3720      	adds	r7, #32
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	50000100 	.word	0x50000100
 8002bb0:	50000300 	.word	0x50000300
 8002bb4:	50000700 	.word	0x50000700
 8002bb8:	50000500 	.word	0x50000500
 8002bbc:	50000400 	.word	0x50000400

08002bc0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	370c      	adds	r7, #12
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
	...

08002bdc <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b08a      	sub	sp, #40	; 0x28
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002be4:	2300      	movs	r3, #0
 8002be6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c00:	d004      	beq.n	8002c0c <HAL_ADC_IRQHandler+0x30>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a8e      	ldr	r2, [pc, #568]	; (8002e40 <HAL_ADC_IRQHandler+0x264>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d101      	bne.n	8002c10 <HAL_ADC_IRQHandler+0x34>
 8002c0c:	4b8d      	ldr	r3, [pc, #564]	; (8002e44 <HAL_ADC_IRQHandler+0x268>)
 8002c0e:	e000      	b.n	8002c12 <HAL_ADC_IRQHandler+0x36>
 8002c10:	4b8d      	ldr	r3, [pc, #564]	; (8002e48 <HAL_ADC_IRQHandler+0x26c>)
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7ff fb36 	bl	8002284 <LL_ADC_GetMultimode>
 8002c18:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002c1a:	69fb      	ldr	r3, [r7, #28]
 8002c1c:	f003 0302 	and.w	r3, r3, #2
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d017      	beq.n	8002c54 <HAL_ADC_IRQHandler+0x78>
 8002c24:	69bb      	ldr	r3, [r7, #24]
 8002c26:	f003 0302 	and.w	r3, r3, #2
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d012      	beq.n	8002c54 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c32:	f003 0310 	and.w	r3, r3, #16
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d105      	bne.n	8002c46 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c3e:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f000 fffe 	bl	8003c48 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2202      	movs	r2, #2
 8002c52:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	f003 0304 	and.w	r3, r3, #4
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d004      	beq.n	8002c68 <HAL_ADC_IRQHandler+0x8c>
 8002c5e:	69bb      	ldr	r3, [r7, #24]
 8002c60:	f003 0304 	and.w	r3, r3, #4
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d10b      	bne.n	8002c80 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002c68:	69fb      	ldr	r3, [r7, #28]
 8002c6a:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	f000 8094 	beq.w	8002d9c <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	f003 0308 	and.w	r3, r3, #8
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	f000 808e 	beq.w	8002d9c <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c84:	f003 0310 	and.w	r3, r3, #16
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d105      	bne.n	8002c98 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c90:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7ff fa4b 	bl	8002138 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d072      	beq.n	8002d8e <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a64      	ldr	r2, [pc, #400]	; (8002e40 <HAL_ADC_IRQHandler+0x264>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d009      	beq.n	8002cc6 <HAL_ADC_IRQHandler+0xea>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a65      	ldr	r2, [pc, #404]	; (8002e4c <HAL_ADC_IRQHandler+0x270>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d002      	beq.n	8002cc2 <HAL_ADC_IRQHandler+0xe6>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	e003      	b.n	8002cca <HAL_ADC_IRQHandler+0xee>
 8002cc2:	4b63      	ldr	r3, [pc, #396]	; (8002e50 <HAL_ADC_IRQHandler+0x274>)
 8002cc4:	e001      	b.n	8002cca <HAL_ADC_IRQHandler+0xee>
 8002cc6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002cca:	687a      	ldr	r2, [r7, #4]
 8002ccc:	6812      	ldr	r2, [r2, #0]
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d008      	beq.n	8002ce4 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d005      	beq.n	8002ce4 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	2b05      	cmp	r3, #5
 8002cdc:	d002      	beq.n	8002ce4 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	2b09      	cmp	r3, #9
 8002ce2:	d104      	bne.n	8002cee <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	68db      	ldr	r3, [r3, #12]
 8002cea:	623b      	str	r3, [r7, #32]
 8002cec:	e014      	b.n	8002d18 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a53      	ldr	r2, [pc, #332]	; (8002e40 <HAL_ADC_IRQHandler+0x264>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d009      	beq.n	8002d0c <HAL_ADC_IRQHandler+0x130>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a53      	ldr	r2, [pc, #332]	; (8002e4c <HAL_ADC_IRQHandler+0x270>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d002      	beq.n	8002d08 <HAL_ADC_IRQHandler+0x12c>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	e003      	b.n	8002d10 <HAL_ADC_IRQHandler+0x134>
 8002d08:	4b51      	ldr	r3, [pc, #324]	; (8002e50 <HAL_ADC_IRQHandler+0x274>)
 8002d0a:	e001      	b.n	8002d10 <HAL_ADC_IRQHandler+0x134>
 8002d0c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002d10:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	68db      	ldr	r3, [r3, #12]
 8002d16:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002d18:	6a3b      	ldr	r3, [r7, #32]
 8002d1a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d135      	bne.n	8002d8e <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0308 	and.w	r3, r3, #8
 8002d2c:	2b08      	cmp	r3, #8
 8002d2e:	d12e      	bne.n	8002d8e <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4618      	mov	r0, r3
 8002d36:	f7ff fb71 	bl	800241c <LL_ADC_REG_IsConversionOngoing>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d11a      	bne.n	8002d76 <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	685a      	ldr	r2, [r3, #4]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f022 020c 	bic.w	r2, r2, #12
 8002d4e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d54:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d60:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d112      	bne.n	8002d8e <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d6c:	f043 0201 	orr.w	r2, r3, #1
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	65da      	str	r2, [r3, #92]	; 0x5c
 8002d74:	e00b      	b.n	8002d8e <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d7a:	f043 0210 	orr.w	r2, r3, #16
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d86:	f043 0201 	orr.w	r2, r3, #1
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f000 f984 	bl	800309c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	220c      	movs	r2, #12
 8002d9a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	f003 0320 	and.w	r3, r3, #32
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d004      	beq.n	8002db0 <HAL_ADC_IRQHandler+0x1d4>
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	f003 0320 	and.w	r3, r3, #32
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d10b      	bne.n	8002dc8 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	f000 80b3 	beq.w	8002f22 <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002dbc:	69bb      	ldr	r3, [r7, #24]
 8002dbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	f000 80ad 	beq.w	8002f22 <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dcc:	f003 0310 	and.w	r3, r3, #16
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d105      	bne.n	8002de0 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dd8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4618      	mov	r0, r3
 8002de6:	f7ff f9e6 	bl	80021b6 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002dea:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4618      	mov	r0, r3
 8002df2:	f7ff f9a1 	bl	8002138 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002df6:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a10      	ldr	r2, [pc, #64]	; (8002e40 <HAL_ADC_IRQHandler+0x264>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d009      	beq.n	8002e16 <HAL_ADC_IRQHandler+0x23a>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a11      	ldr	r2, [pc, #68]	; (8002e4c <HAL_ADC_IRQHandler+0x270>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d002      	beq.n	8002e12 <HAL_ADC_IRQHandler+0x236>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	e003      	b.n	8002e1a <HAL_ADC_IRQHandler+0x23e>
 8002e12:	4b0f      	ldr	r3, [pc, #60]	; (8002e50 <HAL_ADC_IRQHandler+0x274>)
 8002e14:	e001      	b.n	8002e1a <HAL_ADC_IRQHandler+0x23e>
 8002e16:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002e1a:	687a      	ldr	r2, [r7, #4]
 8002e1c:	6812      	ldr	r2, [r2, #0]
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d008      	beq.n	8002e34 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d005      	beq.n	8002e34 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	2b06      	cmp	r3, #6
 8002e2c:	d002      	beq.n	8002e34 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	2b07      	cmp	r3, #7
 8002e32:	d10f      	bne.n	8002e54 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	68db      	ldr	r3, [r3, #12]
 8002e3a:	623b      	str	r3, [r7, #32]
 8002e3c:	e01f      	b.n	8002e7e <HAL_ADC_IRQHandler+0x2a2>
 8002e3e:	bf00      	nop
 8002e40:	50000100 	.word	0x50000100
 8002e44:	50000300 	.word	0x50000300
 8002e48:	50000700 	.word	0x50000700
 8002e4c:	50000500 	.word	0x50000500
 8002e50:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a8b      	ldr	r2, [pc, #556]	; (8003088 <HAL_ADC_IRQHandler+0x4ac>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d009      	beq.n	8002e72 <HAL_ADC_IRQHandler+0x296>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a8a      	ldr	r2, [pc, #552]	; (800308c <HAL_ADC_IRQHandler+0x4b0>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d002      	beq.n	8002e6e <HAL_ADC_IRQHandler+0x292>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	e003      	b.n	8002e76 <HAL_ADC_IRQHandler+0x29a>
 8002e6e:	4b88      	ldr	r3, [pc, #544]	; (8003090 <HAL_ADC_IRQHandler+0x4b4>)
 8002e70:	e001      	b.n	8002e76 <HAL_ADC_IRQHandler+0x29a>
 8002e72:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002e76:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d047      	beq.n	8002f14 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002e84:	6a3b      	ldr	r3, [r7, #32]
 8002e86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d007      	beq.n	8002e9e <HAL_ADC_IRQHandler+0x2c2>
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d03f      	beq.n	8002f14 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002e94:	6a3b      	ldr	r3, [r7, #32]
 8002e96:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d13a      	bne.n	8002f14 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ea8:	2b40      	cmp	r3, #64	; 0x40
 8002eaa:	d133      	bne.n	8002f14 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002eac:	6a3b      	ldr	r3, [r7, #32]
 8002eae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d12e      	bne.n	8002f14 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f7ff fac1 	bl	8002442 <LL_ADC_INJ_IsConversionOngoing>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d11a      	bne.n	8002efc <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	685a      	ldr	r2, [r3, #4]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002ed4:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eda:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ee6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d112      	bne.n	8002f14 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ef2:	f043 0201 	orr.w	r2, r3, #1
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	65da      	str	r2, [r3, #92]	; 0x5c
 8002efa:	e00b      	b.n	8002f14 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f00:	f043 0210 	orr.w	r2, r3, #16
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f0c:	f043 0201 	orr.w	r2, r3, #1
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f000 fe6f 	bl	8003bf8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2260      	movs	r2, #96	; 0x60
 8002f20:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d011      	beq.n	8002f50 <HAL_ADC_IRQHandler+0x374>
 8002f2c:	69bb      	ldr	r3, [r7, #24]
 8002f2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d00c      	beq.n	8002f50 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f3a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f000 f8b4 	bl	80030b0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2280      	movs	r2, #128	; 0x80
 8002f4e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002f50:	69fb      	ldr	r3, [r7, #28]
 8002f52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d012      	beq.n	8002f80 <HAL_ADC_IRQHandler+0x3a4>
 8002f5a:	69bb      	ldr	r3, [r7, #24]
 8002f5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d00d      	beq.n	8002f80 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f68:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f000 fe55 	bl	8003c20 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f7e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d012      	beq.n	8002fb0 <HAL_ADC_IRQHandler+0x3d4>
 8002f8a:	69bb      	ldr	r3, [r7, #24]
 8002f8c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d00d      	beq.n	8002fb0 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f98:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f000 fe47 	bl	8003c34 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002fae:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002fb0:	69fb      	ldr	r3, [r7, #28]
 8002fb2:	f003 0310 	and.w	r3, r3, #16
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d043      	beq.n	8003042 <HAL_ADC_IRQHandler+0x466>
 8002fba:	69bb      	ldr	r3, [r7, #24]
 8002fbc:	f003 0310 	and.w	r3, r3, #16
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d03e      	beq.n	8003042 <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d102      	bne.n	8002fd2 <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	627b      	str	r3, [r7, #36]	; 0x24
 8002fd0:	e021      	b.n	8003016 <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d015      	beq.n	8003004 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fe0:	d004      	beq.n	8002fec <HAL_ADC_IRQHandler+0x410>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a28      	ldr	r2, [pc, #160]	; (8003088 <HAL_ADC_IRQHandler+0x4ac>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d101      	bne.n	8002ff0 <HAL_ADC_IRQHandler+0x414>
 8002fec:	4b29      	ldr	r3, [pc, #164]	; (8003094 <HAL_ADC_IRQHandler+0x4b8>)
 8002fee:	e000      	b.n	8002ff2 <HAL_ADC_IRQHandler+0x416>
 8002ff0:	4b29      	ldr	r3, [pc, #164]	; (8003098 <HAL_ADC_IRQHandler+0x4bc>)
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7ff f954 	bl	80022a0 <LL_ADC_GetMultiDMATransfer>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d00b      	beq.n	8003016 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8002ffe:	2301      	movs	r3, #1
 8003000:	627b      	str	r3, [r7, #36]	; 0x24
 8003002:	e008      	b.n	8003016 <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	68db      	ldr	r3, [r3, #12]
 800300a:	f003 0301 	and.w	r3, r3, #1
 800300e:	2b00      	cmp	r3, #0
 8003010:	d001      	beq.n	8003016 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003012:	2301      	movs	r3, #1
 8003014:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003018:	2b01      	cmp	r3, #1
 800301a:	d10e      	bne.n	800303a <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003020:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800302c:	f043 0202 	orr.w	r2, r3, #2
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	f000 f845 	bl	80030c4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	2210      	movs	r2, #16
 8003040:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003048:	2b00      	cmp	r3, #0
 800304a:	d018      	beq.n	800307e <HAL_ADC_IRQHandler+0x4a2>
 800304c:	69bb      	ldr	r3, [r7, #24]
 800304e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003052:	2b00      	cmp	r3, #0
 8003054:	d013      	beq.n	800307e <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800305a:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003066:	f043 0208 	orr.w	r2, r3, #8
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003076:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003078:	6878      	ldr	r0, [r7, #4]
 800307a:	f000 fdc7 	bl	8003c0c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800307e:	bf00      	nop
 8003080:	3728      	adds	r7, #40	; 0x28
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	50000100 	.word	0x50000100
 800308c:	50000500 	.word	0x50000500
 8003090:	50000400 	.word	0x50000400
 8003094:	50000300 	.word	0x50000300
 8003098:	50000700 	.word	0x50000700

0800309c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80030a4:	bf00      	nop
 80030a6:	370c      	adds	r7, #12
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr

080030b0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80030b8:	bf00      	nop
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80030cc:	bf00      	nop
 80030ce:	370c      	adds	r7, #12
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr

080030d8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b0b6      	sub	sp, #216	; 0xd8
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030e2:	2300      	movs	r3, #0
 80030e4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80030e8:	2300      	movs	r3, #0
 80030ea:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d102      	bne.n	80030fc <HAL_ADC_ConfigChannel+0x24>
 80030f6:	2302      	movs	r3, #2
 80030f8:	f000 bc13 	b.w	8003922 <HAL_ADC_ConfigChannel+0x84a>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4618      	mov	r0, r3
 800310a:	f7ff f987 	bl	800241c <LL_ADC_REG_IsConversionOngoing>
 800310e:	4603      	mov	r3, r0
 8003110:	2b00      	cmp	r3, #0
 8003112:	f040 83f3 	bne.w	80038fc <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6818      	ldr	r0, [r3, #0]
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	6859      	ldr	r1, [r3, #4]
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	461a      	mov	r2, r3
 8003124:	f7ff f81b 	bl	800215e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4618      	mov	r0, r3
 800312e:	f7ff f975 	bl	800241c <LL_ADC_REG_IsConversionOngoing>
 8003132:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4618      	mov	r0, r3
 800313c:	f7ff f981 	bl	8002442 <LL_ADC_INJ_IsConversionOngoing>
 8003140:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003144:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003148:	2b00      	cmp	r3, #0
 800314a:	f040 81d9 	bne.w	8003500 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800314e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003152:	2b00      	cmp	r3, #0
 8003154:	f040 81d4 	bne.w	8003500 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003160:	d10f      	bne.n	8003182 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6818      	ldr	r0, [r3, #0]
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	2200      	movs	r2, #0
 800316c:	4619      	mov	r1, r3
 800316e:	f7ff f835 	bl	80021dc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800317a:	4618      	mov	r0, r3
 800317c:	f7fe ffc9 	bl	8002112 <LL_ADC_SetSamplingTimeCommonConfig>
 8003180:	e00e      	b.n	80031a0 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6818      	ldr	r0, [r3, #0]
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	6819      	ldr	r1, [r3, #0]
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	461a      	mov	r2, r3
 8003190:	f7ff f824 	bl	80021dc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	2100      	movs	r1, #0
 800319a:	4618      	mov	r0, r3
 800319c:	f7fe ffb9 	bl	8002112 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	695a      	ldr	r2, [r3, #20]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	68db      	ldr	r3, [r3, #12]
 80031aa:	08db      	lsrs	r3, r3, #3
 80031ac:	f003 0303 	and.w	r3, r3, #3
 80031b0:	005b      	lsls	r3, r3, #1
 80031b2:	fa02 f303 	lsl.w	r3, r2, r3
 80031b6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	691b      	ldr	r3, [r3, #16]
 80031be:	2b04      	cmp	r3, #4
 80031c0:	d022      	beq.n	8003208 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6818      	ldr	r0, [r3, #0]
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	6919      	ldr	r1, [r3, #16]
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80031d2:	f7fe ff13 	bl	8001ffc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6818      	ldr	r0, [r3, #0]
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	6919      	ldr	r1, [r3, #16]
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	699b      	ldr	r3, [r3, #24]
 80031e2:	461a      	mov	r2, r3
 80031e4:	f7fe ff5f 	bl	80020a6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6818      	ldr	r0, [r3, #0]
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	6919      	ldr	r1, [r3, #16]
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	7f1b      	ldrb	r3, [r3, #28]
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d102      	bne.n	80031fe <HAL_ADC_ConfigChannel+0x126>
 80031f8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031fc:	e000      	b.n	8003200 <HAL_ADC_ConfigChannel+0x128>
 80031fe:	2300      	movs	r3, #0
 8003200:	461a      	mov	r2, r3
 8003202:	f7fe ff6b 	bl	80020dc <LL_ADC_SetOffsetSaturation>
 8003206:	e17b      	b.n	8003500 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	2100      	movs	r1, #0
 800320e:	4618      	mov	r0, r3
 8003210:	f7fe ff18 	bl	8002044 <LL_ADC_GetOffsetChannel>
 8003214:	4603      	mov	r3, r0
 8003216:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800321a:	2b00      	cmp	r3, #0
 800321c:	d10a      	bne.n	8003234 <HAL_ADC_ConfigChannel+0x15c>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	2100      	movs	r1, #0
 8003224:	4618      	mov	r0, r3
 8003226:	f7fe ff0d 	bl	8002044 <LL_ADC_GetOffsetChannel>
 800322a:	4603      	mov	r3, r0
 800322c:	0e9b      	lsrs	r3, r3, #26
 800322e:	f003 021f 	and.w	r2, r3, #31
 8003232:	e01e      	b.n	8003272 <HAL_ADC_ConfigChannel+0x19a>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	2100      	movs	r1, #0
 800323a:	4618      	mov	r0, r3
 800323c:	f7fe ff02 	bl	8002044 <LL_ADC_GetOffsetChannel>
 8003240:	4603      	mov	r3, r0
 8003242:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003246:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800324a:	fa93 f3a3 	rbit	r3, r3
 800324e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003252:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003256:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800325a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d101      	bne.n	8003266 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003262:	2320      	movs	r3, #32
 8003264:	e004      	b.n	8003270 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003266:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800326a:	fab3 f383 	clz	r3, r3
 800326e:	b2db      	uxtb	r3, r3
 8003270:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800327a:	2b00      	cmp	r3, #0
 800327c:	d105      	bne.n	800328a <HAL_ADC_ConfigChannel+0x1b2>
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	0e9b      	lsrs	r3, r3, #26
 8003284:	f003 031f 	and.w	r3, r3, #31
 8003288:	e018      	b.n	80032bc <HAL_ADC_ConfigChannel+0x1e4>
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003292:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003296:	fa93 f3a3 	rbit	r3, r3
 800329a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800329e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80032a2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80032a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d101      	bne.n	80032b2 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80032ae:	2320      	movs	r3, #32
 80032b0:	e004      	b.n	80032bc <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80032b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80032b6:	fab3 f383 	clz	r3, r3
 80032ba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80032bc:	429a      	cmp	r2, r3
 80032be:	d106      	bne.n	80032ce <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	2200      	movs	r2, #0
 80032c6:	2100      	movs	r1, #0
 80032c8:	4618      	mov	r0, r3
 80032ca:	f7fe fed1 	bl	8002070 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	2101      	movs	r1, #1
 80032d4:	4618      	mov	r0, r3
 80032d6:	f7fe feb5 	bl	8002044 <LL_ADC_GetOffsetChannel>
 80032da:	4603      	mov	r3, r0
 80032dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d10a      	bne.n	80032fa <HAL_ADC_ConfigChannel+0x222>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	2101      	movs	r1, #1
 80032ea:	4618      	mov	r0, r3
 80032ec:	f7fe feaa 	bl	8002044 <LL_ADC_GetOffsetChannel>
 80032f0:	4603      	mov	r3, r0
 80032f2:	0e9b      	lsrs	r3, r3, #26
 80032f4:	f003 021f 	and.w	r2, r3, #31
 80032f8:	e01e      	b.n	8003338 <HAL_ADC_ConfigChannel+0x260>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	2101      	movs	r1, #1
 8003300:	4618      	mov	r0, r3
 8003302:	f7fe fe9f 	bl	8002044 <LL_ADC_GetOffsetChannel>
 8003306:	4603      	mov	r3, r0
 8003308:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800330c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003310:	fa93 f3a3 	rbit	r3, r3
 8003314:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003318:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800331c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8003320:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003324:	2b00      	cmp	r3, #0
 8003326:	d101      	bne.n	800332c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003328:	2320      	movs	r3, #32
 800332a:	e004      	b.n	8003336 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800332c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003330:	fab3 f383 	clz	r3, r3
 8003334:	b2db      	uxtb	r3, r3
 8003336:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003340:	2b00      	cmp	r3, #0
 8003342:	d105      	bne.n	8003350 <HAL_ADC_ConfigChannel+0x278>
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	0e9b      	lsrs	r3, r3, #26
 800334a:	f003 031f 	and.w	r3, r3, #31
 800334e:	e018      	b.n	8003382 <HAL_ADC_ConfigChannel+0x2aa>
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003358:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800335c:	fa93 f3a3 	rbit	r3, r3
 8003360:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003364:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003368:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800336c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003370:	2b00      	cmp	r3, #0
 8003372:	d101      	bne.n	8003378 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003374:	2320      	movs	r3, #32
 8003376:	e004      	b.n	8003382 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003378:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800337c:	fab3 f383 	clz	r3, r3
 8003380:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003382:	429a      	cmp	r2, r3
 8003384:	d106      	bne.n	8003394 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	2200      	movs	r2, #0
 800338c:	2101      	movs	r1, #1
 800338e:	4618      	mov	r0, r3
 8003390:	f7fe fe6e 	bl	8002070 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2102      	movs	r1, #2
 800339a:	4618      	mov	r0, r3
 800339c:	f7fe fe52 	bl	8002044 <LL_ADC_GetOffsetChannel>
 80033a0:	4603      	mov	r3, r0
 80033a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d10a      	bne.n	80033c0 <HAL_ADC_ConfigChannel+0x2e8>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	2102      	movs	r1, #2
 80033b0:	4618      	mov	r0, r3
 80033b2:	f7fe fe47 	bl	8002044 <LL_ADC_GetOffsetChannel>
 80033b6:	4603      	mov	r3, r0
 80033b8:	0e9b      	lsrs	r3, r3, #26
 80033ba:	f003 021f 	and.w	r2, r3, #31
 80033be:	e01e      	b.n	80033fe <HAL_ADC_ConfigChannel+0x326>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2102      	movs	r1, #2
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7fe fe3c 	bl	8002044 <LL_ADC_GetOffsetChannel>
 80033cc:	4603      	mov	r3, r0
 80033ce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80033d6:	fa93 f3a3 	rbit	r3, r3
 80033da:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80033de:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80033e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80033e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d101      	bne.n	80033f2 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80033ee:	2320      	movs	r3, #32
 80033f0:	e004      	b.n	80033fc <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80033f2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80033f6:	fab3 f383 	clz	r3, r3
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003406:	2b00      	cmp	r3, #0
 8003408:	d105      	bne.n	8003416 <HAL_ADC_ConfigChannel+0x33e>
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	0e9b      	lsrs	r3, r3, #26
 8003410:	f003 031f 	and.w	r3, r3, #31
 8003414:	e016      	b.n	8003444 <HAL_ADC_ConfigChannel+0x36c>
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800341e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003422:	fa93 f3a3 	rbit	r3, r3
 8003426:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003428:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800342a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800342e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003432:	2b00      	cmp	r3, #0
 8003434:	d101      	bne.n	800343a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003436:	2320      	movs	r3, #32
 8003438:	e004      	b.n	8003444 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800343a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800343e:	fab3 f383 	clz	r3, r3
 8003442:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003444:	429a      	cmp	r2, r3
 8003446:	d106      	bne.n	8003456 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	2200      	movs	r2, #0
 800344e:	2102      	movs	r1, #2
 8003450:	4618      	mov	r0, r3
 8003452:	f7fe fe0d 	bl	8002070 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	2103      	movs	r1, #3
 800345c:	4618      	mov	r0, r3
 800345e:	f7fe fdf1 	bl	8002044 <LL_ADC_GetOffsetChannel>
 8003462:	4603      	mov	r3, r0
 8003464:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003468:	2b00      	cmp	r3, #0
 800346a:	d10a      	bne.n	8003482 <HAL_ADC_ConfigChannel+0x3aa>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	2103      	movs	r1, #3
 8003472:	4618      	mov	r0, r3
 8003474:	f7fe fde6 	bl	8002044 <LL_ADC_GetOffsetChannel>
 8003478:	4603      	mov	r3, r0
 800347a:	0e9b      	lsrs	r3, r3, #26
 800347c:	f003 021f 	and.w	r2, r3, #31
 8003480:	e017      	b.n	80034b2 <HAL_ADC_ConfigChannel+0x3da>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	2103      	movs	r1, #3
 8003488:	4618      	mov	r0, r3
 800348a:	f7fe fddb 	bl	8002044 <LL_ADC_GetOffsetChannel>
 800348e:	4603      	mov	r3, r0
 8003490:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003492:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003494:	fa93 f3a3 	rbit	r3, r3
 8003498:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800349a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800349c:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800349e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d101      	bne.n	80034a8 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80034a4:	2320      	movs	r3, #32
 80034a6:	e003      	b.n	80034b0 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80034a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80034aa:	fab3 f383 	clz	r3, r3
 80034ae:	b2db      	uxtb	r3, r3
 80034b0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d105      	bne.n	80034ca <HAL_ADC_ConfigChannel+0x3f2>
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	0e9b      	lsrs	r3, r3, #26
 80034c4:	f003 031f 	and.w	r3, r3, #31
 80034c8:	e011      	b.n	80034ee <HAL_ADC_ConfigChannel+0x416>
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80034d2:	fa93 f3a3 	rbit	r3, r3
 80034d6:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80034d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80034da:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80034dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d101      	bne.n	80034e6 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80034e2:	2320      	movs	r3, #32
 80034e4:	e003      	b.n	80034ee <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80034e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034e8:	fab3 f383 	clz	r3, r3
 80034ec:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d106      	bne.n	8003500 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	2200      	movs	r2, #0
 80034f8:	2103      	movs	r1, #3
 80034fa:	4618      	mov	r0, r3
 80034fc:	f7fe fdb8 	bl	8002070 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4618      	mov	r0, r3
 8003506:	f7fe ff4f 	bl	80023a8 <LL_ADC_IsEnabled>
 800350a:	4603      	mov	r3, r0
 800350c:	2b00      	cmp	r3, #0
 800350e:	f040 813d 	bne.w	800378c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6818      	ldr	r0, [r3, #0]
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	6819      	ldr	r1, [r3, #0]
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	68db      	ldr	r3, [r3, #12]
 800351e:	461a      	mov	r2, r3
 8003520:	f7fe fe88 	bl	8002234 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	4aa2      	ldr	r2, [pc, #648]	; (80037b4 <HAL_ADC_ConfigChannel+0x6dc>)
 800352a:	4293      	cmp	r3, r2
 800352c:	f040 812e 	bne.w	800378c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800353c:	2b00      	cmp	r3, #0
 800353e:	d10b      	bne.n	8003558 <HAL_ADC_ConfigChannel+0x480>
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	0e9b      	lsrs	r3, r3, #26
 8003546:	3301      	adds	r3, #1
 8003548:	f003 031f 	and.w	r3, r3, #31
 800354c:	2b09      	cmp	r3, #9
 800354e:	bf94      	ite	ls
 8003550:	2301      	movls	r3, #1
 8003552:	2300      	movhi	r3, #0
 8003554:	b2db      	uxtb	r3, r3
 8003556:	e019      	b.n	800358c <HAL_ADC_ConfigChannel+0x4b4>
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800355e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003560:	fa93 f3a3 	rbit	r3, r3
 8003564:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003566:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003568:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800356a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800356c:	2b00      	cmp	r3, #0
 800356e:	d101      	bne.n	8003574 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003570:	2320      	movs	r3, #32
 8003572:	e003      	b.n	800357c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003574:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003576:	fab3 f383 	clz	r3, r3
 800357a:	b2db      	uxtb	r3, r3
 800357c:	3301      	adds	r3, #1
 800357e:	f003 031f 	and.w	r3, r3, #31
 8003582:	2b09      	cmp	r3, #9
 8003584:	bf94      	ite	ls
 8003586:	2301      	movls	r3, #1
 8003588:	2300      	movhi	r3, #0
 800358a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800358c:	2b00      	cmp	r3, #0
 800358e:	d079      	beq.n	8003684 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003598:	2b00      	cmp	r3, #0
 800359a:	d107      	bne.n	80035ac <HAL_ADC_ConfigChannel+0x4d4>
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	0e9b      	lsrs	r3, r3, #26
 80035a2:	3301      	adds	r3, #1
 80035a4:	069b      	lsls	r3, r3, #26
 80035a6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80035aa:	e015      	b.n	80035d8 <HAL_ADC_ConfigChannel+0x500>
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80035b4:	fa93 f3a3 	rbit	r3, r3
 80035b8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80035ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80035bc:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80035be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d101      	bne.n	80035c8 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80035c4:	2320      	movs	r3, #32
 80035c6:	e003      	b.n	80035d0 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80035c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80035ca:	fab3 f383 	clz	r3, r3
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	3301      	adds	r3, #1
 80035d2:	069b      	lsls	r3, r3, #26
 80035d4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d109      	bne.n	80035f8 <HAL_ADC_ConfigChannel+0x520>
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	0e9b      	lsrs	r3, r3, #26
 80035ea:	3301      	adds	r3, #1
 80035ec:	f003 031f 	and.w	r3, r3, #31
 80035f0:	2101      	movs	r1, #1
 80035f2:	fa01 f303 	lsl.w	r3, r1, r3
 80035f6:	e017      	b.n	8003628 <HAL_ADC_ConfigChannel+0x550>
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003600:	fa93 f3a3 	rbit	r3, r3
 8003604:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003606:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003608:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800360a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800360c:	2b00      	cmp	r3, #0
 800360e:	d101      	bne.n	8003614 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003610:	2320      	movs	r3, #32
 8003612:	e003      	b.n	800361c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003614:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003616:	fab3 f383 	clz	r3, r3
 800361a:	b2db      	uxtb	r3, r3
 800361c:	3301      	adds	r3, #1
 800361e:	f003 031f 	and.w	r3, r3, #31
 8003622:	2101      	movs	r1, #1
 8003624:	fa01 f303 	lsl.w	r3, r1, r3
 8003628:	ea42 0103 	orr.w	r1, r2, r3
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003634:	2b00      	cmp	r3, #0
 8003636:	d10a      	bne.n	800364e <HAL_ADC_ConfigChannel+0x576>
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	0e9b      	lsrs	r3, r3, #26
 800363e:	3301      	adds	r3, #1
 8003640:	f003 021f 	and.w	r2, r3, #31
 8003644:	4613      	mov	r3, r2
 8003646:	005b      	lsls	r3, r3, #1
 8003648:	4413      	add	r3, r2
 800364a:	051b      	lsls	r3, r3, #20
 800364c:	e018      	b.n	8003680 <HAL_ADC_ConfigChannel+0x5a8>
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003654:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003656:	fa93 f3a3 	rbit	r3, r3
 800365a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800365c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800365e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003660:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003662:	2b00      	cmp	r3, #0
 8003664:	d101      	bne.n	800366a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8003666:	2320      	movs	r3, #32
 8003668:	e003      	b.n	8003672 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800366a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800366c:	fab3 f383 	clz	r3, r3
 8003670:	b2db      	uxtb	r3, r3
 8003672:	3301      	adds	r3, #1
 8003674:	f003 021f 	and.w	r2, r3, #31
 8003678:	4613      	mov	r3, r2
 800367a:	005b      	lsls	r3, r3, #1
 800367c:	4413      	add	r3, r2
 800367e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003680:	430b      	orrs	r3, r1
 8003682:	e07e      	b.n	8003782 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800368c:	2b00      	cmp	r3, #0
 800368e:	d107      	bne.n	80036a0 <HAL_ADC_ConfigChannel+0x5c8>
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	0e9b      	lsrs	r3, r3, #26
 8003696:	3301      	adds	r3, #1
 8003698:	069b      	lsls	r3, r3, #26
 800369a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800369e:	e015      	b.n	80036cc <HAL_ADC_ConfigChannel+0x5f4>
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036a8:	fa93 f3a3 	rbit	r3, r3
 80036ac:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80036ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036b0:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80036b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d101      	bne.n	80036bc <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80036b8:	2320      	movs	r3, #32
 80036ba:	e003      	b.n	80036c4 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80036bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036be:	fab3 f383 	clz	r3, r3
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	3301      	adds	r3, #1
 80036c6:	069b      	lsls	r3, r3, #26
 80036c8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d109      	bne.n	80036ec <HAL_ADC_ConfigChannel+0x614>
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	0e9b      	lsrs	r3, r3, #26
 80036de:	3301      	adds	r3, #1
 80036e0:	f003 031f 	and.w	r3, r3, #31
 80036e4:	2101      	movs	r1, #1
 80036e6:	fa01 f303 	lsl.w	r3, r1, r3
 80036ea:	e017      	b.n	800371c <HAL_ADC_ConfigChannel+0x644>
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f2:	6a3b      	ldr	r3, [r7, #32]
 80036f4:	fa93 f3a3 	rbit	r3, r3
 80036f8:	61fb      	str	r3, [r7, #28]
  return result;
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80036fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003700:	2b00      	cmp	r3, #0
 8003702:	d101      	bne.n	8003708 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003704:	2320      	movs	r3, #32
 8003706:	e003      	b.n	8003710 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800370a:	fab3 f383 	clz	r3, r3
 800370e:	b2db      	uxtb	r3, r3
 8003710:	3301      	adds	r3, #1
 8003712:	f003 031f 	and.w	r3, r3, #31
 8003716:	2101      	movs	r1, #1
 8003718:	fa01 f303 	lsl.w	r3, r1, r3
 800371c:	ea42 0103 	orr.w	r1, r2, r3
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003728:	2b00      	cmp	r3, #0
 800372a:	d10d      	bne.n	8003748 <HAL_ADC_ConfigChannel+0x670>
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	0e9b      	lsrs	r3, r3, #26
 8003732:	3301      	adds	r3, #1
 8003734:	f003 021f 	and.w	r2, r3, #31
 8003738:	4613      	mov	r3, r2
 800373a:	005b      	lsls	r3, r3, #1
 800373c:	4413      	add	r3, r2
 800373e:	3b1e      	subs	r3, #30
 8003740:	051b      	lsls	r3, r3, #20
 8003742:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003746:	e01b      	b.n	8003780 <HAL_ADC_ConfigChannel+0x6a8>
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	fa93 f3a3 	rbit	r3, r3
 8003754:	613b      	str	r3, [r7, #16]
  return result;
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800375a:	69bb      	ldr	r3, [r7, #24]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d101      	bne.n	8003764 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003760:	2320      	movs	r3, #32
 8003762:	e003      	b.n	800376c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003764:	69bb      	ldr	r3, [r7, #24]
 8003766:	fab3 f383 	clz	r3, r3
 800376a:	b2db      	uxtb	r3, r3
 800376c:	3301      	adds	r3, #1
 800376e:	f003 021f 	and.w	r2, r3, #31
 8003772:	4613      	mov	r3, r2
 8003774:	005b      	lsls	r3, r3, #1
 8003776:	4413      	add	r3, r2
 8003778:	3b1e      	subs	r3, #30
 800377a:	051b      	lsls	r3, r3, #20
 800377c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003780:	430b      	orrs	r3, r1
 8003782:	683a      	ldr	r2, [r7, #0]
 8003784:	6892      	ldr	r2, [r2, #8]
 8003786:	4619      	mov	r1, r3
 8003788:	f7fe fd28 	bl	80021dc <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	4b09      	ldr	r3, [pc, #36]	; (80037b8 <HAL_ADC_ConfigChannel+0x6e0>)
 8003792:	4013      	ands	r3, r2
 8003794:	2b00      	cmp	r3, #0
 8003796:	f000 80be 	beq.w	8003916 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037a2:	d004      	beq.n	80037ae <HAL_ADC_ConfigChannel+0x6d6>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a04      	ldr	r2, [pc, #16]	; (80037bc <HAL_ADC_ConfigChannel+0x6e4>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d10a      	bne.n	80037c4 <HAL_ADC_ConfigChannel+0x6ec>
 80037ae:	4b04      	ldr	r3, [pc, #16]	; (80037c0 <HAL_ADC_ConfigChannel+0x6e8>)
 80037b0:	e009      	b.n	80037c6 <HAL_ADC_ConfigChannel+0x6ee>
 80037b2:	bf00      	nop
 80037b4:	407f0000 	.word	0x407f0000
 80037b8:	80080000 	.word	0x80080000
 80037bc:	50000100 	.word	0x50000100
 80037c0:	50000300 	.word	0x50000300
 80037c4:	4b59      	ldr	r3, [pc, #356]	; (800392c <HAL_ADC_ConfigChannel+0x854>)
 80037c6:	4618      	mov	r0, r3
 80037c8:	f7fe fc0a 	bl	8001fe0 <LL_ADC_GetCommonPathInternalCh>
 80037cc:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a56      	ldr	r2, [pc, #344]	; (8003930 <HAL_ADC_ConfigChannel+0x858>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d004      	beq.n	80037e4 <HAL_ADC_ConfigChannel+0x70c>
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a55      	ldr	r2, [pc, #340]	; (8003934 <HAL_ADC_ConfigChannel+0x85c>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d13a      	bne.n	800385a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80037e4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80037e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d134      	bne.n	800385a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037f8:	d005      	beq.n	8003806 <HAL_ADC_ConfigChannel+0x72e>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a4e      	ldr	r2, [pc, #312]	; (8003938 <HAL_ADC_ConfigChannel+0x860>)
 8003800:	4293      	cmp	r3, r2
 8003802:	f040 8085 	bne.w	8003910 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800380e:	d004      	beq.n	800381a <HAL_ADC_ConfigChannel+0x742>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a49      	ldr	r2, [pc, #292]	; (800393c <HAL_ADC_ConfigChannel+0x864>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d101      	bne.n	800381e <HAL_ADC_ConfigChannel+0x746>
 800381a:	4a49      	ldr	r2, [pc, #292]	; (8003940 <HAL_ADC_ConfigChannel+0x868>)
 800381c:	e000      	b.n	8003820 <HAL_ADC_ConfigChannel+0x748>
 800381e:	4a43      	ldr	r2, [pc, #268]	; (800392c <HAL_ADC_ConfigChannel+0x854>)
 8003820:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003824:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003828:	4619      	mov	r1, r3
 800382a:	4610      	mov	r0, r2
 800382c:	f7fe fbc5 	bl	8001fba <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003830:	4b44      	ldr	r3, [pc, #272]	; (8003944 <HAL_ADC_ConfigChannel+0x86c>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	099b      	lsrs	r3, r3, #6
 8003836:	4a44      	ldr	r2, [pc, #272]	; (8003948 <HAL_ADC_ConfigChannel+0x870>)
 8003838:	fba2 2303 	umull	r2, r3, r2, r3
 800383c:	099b      	lsrs	r3, r3, #6
 800383e:	1c5a      	adds	r2, r3, #1
 8003840:	4613      	mov	r3, r2
 8003842:	005b      	lsls	r3, r3, #1
 8003844:	4413      	add	r3, r2
 8003846:	009b      	lsls	r3, r3, #2
 8003848:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800384a:	e002      	b.n	8003852 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	3b01      	subs	r3, #1
 8003850:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d1f9      	bne.n	800384c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003858:	e05a      	b.n	8003910 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a3b      	ldr	r2, [pc, #236]	; (800394c <HAL_ADC_ConfigChannel+0x874>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d125      	bne.n	80038b0 <HAL_ADC_ConfigChannel+0x7d8>
 8003864:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003868:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d11f      	bne.n	80038b0 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a31      	ldr	r2, [pc, #196]	; (800393c <HAL_ADC_ConfigChannel+0x864>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d104      	bne.n	8003884 <HAL_ADC_ConfigChannel+0x7ac>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a34      	ldr	r2, [pc, #208]	; (8003950 <HAL_ADC_ConfigChannel+0x878>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d047      	beq.n	8003914 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800388c:	d004      	beq.n	8003898 <HAL_ADC_ConfigChannel+0x7c0>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a2a      	ldr	r2, [pc, #168]	; (800393c <HAL_ADC_ConfigChannel+0x864>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d101      	bne.n	800389c <HAL_ADC_ConfigChannel+0x7c4>
 8003898:	4a29      	ldr	r2, [pc, #164]	; (8003940 <HAL_ADC_ConfigChannel+0x868>)
 800389a:	e000      	b.n	800389e <HAL_ADC_ConfigChannel+0x7c6>
 800389c:	4a23      	ldr	r2, [pc, #140]	; (800392c <HAL_ADC_ConfigChannel+0x854>)
 800389e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80038a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80038a6:	4619      	mov	r1, r3
 80038a8:	4610      	mov	r0, r2
 80038aa:	f7fe fb86 	bl	8001fba <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80038ae:	e031      	b.n	8003914 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a27      	ldr	r2, [pc, #156]	; (8003954 <HAL_ADC_ConfigChannel+0x87c>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d12d      	bne.n	8003916 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80038ba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80038be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d127      	bne.n	8003916 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a1c      	ldr	r2, [pc, #112]	; (800393c <HAL_ADC_ConfigChannel+0x864>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d022      	beq.n	8003916 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80038d8:	d004      	beq.n	80038e4 <HAL_ADC_ConfigChannel+0x80c>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a17      	ldr	r2, [pc, #92]	; (800393c <HAL_ADC_ConfigChannel+0x864>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d101      	bne.n	80038e8 <HAL_ADC_ConfigChannel+0x810>
 80038e4:	4a16      	ldr	r2, [pc, #88]	; (8003940 <HAL_ADC_ConfigChannel+0x868>)
 80038e6:	e000      	b.n	80038ea <HAL_ADC_ConfigChannel+0x812>
 80038e8:	4a10      	ldr	r2, [pc, #64]	; (800392c <HAL_ADC_ConfigChannel+0x854>)
 80038ea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80038ee:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80038f2:	4619      	mov	r1, r3
 80038f4:	4610      	mov	r0, r2
 80038f6:	f7fe fb60 	bl	8001fba <LL_ADC_SetCommonPathInternalCh>
 80038fa:	e00c      	b.n	8003916 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003900:	f043 0220 	orr.w	r2, r3, #32
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003908:	2301      	movs	r3, #1
 800390a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800390e:	e002      	b.n	8003916 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003910:	bf00      	nop
 8003912:	e000      	b.n	8003916 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003914:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2200      	movs	r2, #0
 800391a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800391e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003922:	4618      	mov	r0, r3
 8003924:	37d8      	adds	r7, #216	; 0xd8
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	50000700 	.word	0x50000700
 8003930:	c3210000 	.word	0xc3210000
 8003934:	90c00010 	.word	0x90c00010
 8003938:	50000600 	.word	0x50000600
 800393c:	50000100 	.word	0x50000100
 8003940:	50000300 	.word	0x50000300
 8003944:	200000ec 	.word	0x200000ec
 8003948:	053e2d63 	.word	0x053e2d63
 800394c:	c7520000 	.word	0xc7520000
 8003950:	50000500 	.word	0x50000500
 8003954:	cb840000 	.word	0xcb840000

08003958 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b084      	sub	sp, #16
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4618      	mov	r0, r3
 8003966:	f7fe fd1f 	bl	80023a8 <LL_ADC_IsEnabled>
 800396a:	4603      	mov	r3, r0
 800396c:	2b00      	cmp	r3, #0
 800396e:	d14d      	bne.n	8003a0c <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	689a      	ldr	r2, [r3, #8]
 8003976:	4b28      	ldr	r3, [pc, #160]	; (8003a18 <ADC_Enable+0xc0>)
 8003978:	4013      	ands	r3, r2
 800397a:	2b00      	cmp	r3, #0
 800397c:	d00d      	beq.n	800399a <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003982:	f043 0210 	orr.w	r2, r3, #16
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800398e:	f043 0201 	orr.w	r2, r3, #1
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e039      	b.n	8003a0e <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4618      	mov	r0, r3
 80039a0:	f7fe fcda 	bl	8002358 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80039a4:	f7fe fac8 	bl	8001f38 <HAL_GetTick>
 80039a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039aa:	e028      	b.n	80039fe <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4618      	mov	r0, r3
 80039b2:	f7fe fcf9 	bl	80023a8 <LL_ADC_IsEnabled>
 80039b6:	4603      	mov	r3, r0
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d104      	bne.n	80039c6 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4618      	mov	r0, r3
 80039c2:	f7fe fcc9 	bl	8002358 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80039c6:	f7fe fab7 	bl	8001f38 <HAL_GetTick>
 80039ca:	4602      	mov	r2, r0
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	1ad3      	subs	r3, r2, r3
 80039d0:	2b02      	cmp	r3, #2
 80039d2:	d914      	bls.n	80039fe <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0301 	and.w	r3, r3, #1
 80039de:	2b01      	cmp	r3, #1
 80039e0:	d00d      	beq.n	80039fe <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039e6:	f043 0210 	orr.w	r2, r3, #16
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039f2:	f043 0201 	orr.w	r2, r3, #1
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e007      	b.n	8003a0e <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0301 	and.w	r3, r3, #1
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d1cf      	bne.n	80039ac <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003a0c:	2300      	movs	r3, #0
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3710      	adds	r7, #16
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	bf00      	nop
 8003a18:	8000003f 	.word	0x8000003f

08003a1c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b084      	sub	sp, #16
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f7fe fcd0 	bl	80023ce <LL_ADC_IsDisableOngoing>
 8003a2e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4618      	mov	r0, r3
 8003a36:	f7fe fcb7 	bl	80023a8 <LL_ADC_IsEnabled>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d047      	beq.n	8003ad0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d144      	bne.n	8003ad0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	f003 030d 	and.w	r3, r3, #13
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d10c      	bne.n	8003a6e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f7fe fc91 	bl	8002380 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2203      	movs	r2, #3
 8003a64:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003a66:	f7fe fa67 	bl	8001f38 <HAL_GetTick>
 8003a6a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a6c:	e029      	b.n	8003ac2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a72:	f043 0210 	orr.w	r2, r3, #16
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a7e:	f043 0201 	orr.w	r2, r3, #1
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e023      	b.n	8003ad2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003a8a:	f7fe fa55 	bl	8001f38 <HAL_GetTick>
 8003a8e:	4602      	mov	r2, r0
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	1ad3      	subs	r3, r2, r3
 8003a94:	2b02      	cmp	r3, #2
 8003a96:	d914      	bls.n	8003ac2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	f003 0301 	and.w	r3, r3, #1
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d00d      	beq.n	8003ac2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aaa:	f043 0210 	orr.w	r2, r3, #16
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ab6:	f043 0201 	orr.w	r2, r3, #1
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e007      	b.n	8003ad2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	f003 0301 	and.w	r3, r3, #1
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d1dc      	bne.n	8003a8a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003ad0:	2300      	movs	r3, #0
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	3710      	adds	r7, #16
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}

08003ada <LL_ADC_StartCalibration>:
{
 8003ada:	b480      	push	{r7}
 8003adc:	b083      	sub	sp, #12
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
 8003ae2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8003aec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003af0:	683a      	ldr	r2, [r7, #0]
 8003af2:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003af6:	4313      	orrs	r3, r2
 8003af8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	609a      	str	r2, [r3, #8]
}
 8003b00:	bf00      	nop
 8003b02:	370c      	adds	r7, #12
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr

08003b0c <LL_ADC_IsCalibrationOnGoing>:
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b083      	sub	sp, #12
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003b1c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003b20:	d101      	bne.n	8003b26 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003b22:	2301      	movs	r3, #1
 8003b24:	e000      	b.n	8003b28 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003b26:	2300      	movs	r3, #0
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	370c      	adds	r7, #12
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b32:	4770      	bx	lr

08003b34 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b084      	sub	sp, #16
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
 8003b3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d101      	bne.n	8003b50 <HAL_ADCEx_Calibration_Start+0x1c>
 8003b4c:	2302      	movs	r3, #2
 8003b4e:	e04d      	b.n	8003bec <HAL_ADCEx_Calibration_Start+0xb8>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2201      	movs	r2, #1
 8003b54:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003b58:	6878      	ldr	r0, [r7, #4]
 8003b5a:	f7ff ff5f 	bl	8003a1c <ADC_Disable>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003b62:	7bfb      	ldrb	r3, [r7, #15]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d136      	bne.n	8003bd6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b6c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003b70:	f023 0302 	bic.w	r3, r3, #2
 8003b74:	f043 0202 	orr.w	r2, r3, #2
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	6839      	ldr	r1, [r7, #0]
 8003b82:	4618      	mov	r0, r3
 8003b84:	f7ff ffa9 	bl	8003ada <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003b88:	e014      	b.n	8003bb4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	3301      	adds	r3, #1
 8003b8e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	4a18      	ldr	r2, [pc, #96]	; (8003bf4 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d90d      	bls.n	8003bb4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b9c:	f023 0312 	bic.w	r3, r3, #18
 8003ba0:	f043 0210 	orr.w	r2, r3, #16
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e01b      	b.n	8003bec <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f7ff ffa7 	bl	8003b0c <LL_ADC_IsCalibrationOnGoing>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d1e2      	bne.n	8003b8a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bc8:	f023 0303 	bic.w	r3, r3, #3
 8003bcc:	f043 0201 	orr.w	r2, r3, #1
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	65da      	str	r2, [r3, #92]	; 0x5c
 8003bd4:	e005      	b.n	8003be2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bda:	f043 0210 	orr.w	r2, r3, #16
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2200      	movs	r2, #0
 8003be6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003bea:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3710      	adds	r7, #16
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}
 8003bf4:	0004de01 	.word	0x0004de01

08003bf8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003c00:	bf00      	nop
 8003c02:	370c      	adds	r7, #12
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr

08003c0c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003c14:	bf00      	nop
 8003c16:	370c      	adds	r7, #12
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	4770      	bx	lr

08003c20 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b083      	sub	sp, #12
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003c28:	bf00      	nop
 8003c2a:	370c      	adds	r7, #12
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr

08003c34 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b083      	sub	sp, #12
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003c3c:	bf00      	nop
 8003c3e:	370c      	adds	r7, #12
 8003c40:	46bd      	mov	sp, r7
 8003c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c46:	4770      	bx	lr

08003c48 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b083      	sub	sp, #12
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003c50:	bf00      	nop
 8003c52:	370c      	adds	r7, #12
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr

08003c5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b085      	sub	sp, #20
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f003 0307 	and.w	r3, r3, #7
 8003c6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c6c:	4b0c      	ldr	r3, [pc, #48]	; (8003ca0 <__NVIC_SetPriorityGrouping+0x44>)
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c72:	68ba      	ldr	r2, [r7, #8]
 8003c74:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003c78:	4013      	ands	r3, r2
 8003c7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c84:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003c88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c8e:	4a04      	ldr	r2, [pc, #16]	; (8003ca0 <__NVIC_SetPriorityGrouping+0x44>)
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	60d3      	str	r3, [r2, #12]
}
 8003c94:	bf00      	nop
 8003c96:	3714      	adds	r7, #20
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr
 8003ca0:	e000ed00 	.word	0xe000ed00

08003ca4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ca8:	4b04      	ldr	r3, [pc, #16]	; (8003cbc <__NVIC_GetPriorityGrouping+0x18>)
 8003caa:	68db      	ldr	r3, [r3, #12]
 8003cac:	0a1b      	lsrs	r3, r3, #8
 8003cae:	f003 0307 	and.w	r3, r3, #7
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cba:	4770      	bx	lr
 8003cbc:	e000ed00 	.word	0xe000ed00

08003cc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	db0b      	blt.n	8003cea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003cd2:	79fb      	ldrb	r3, [r7, #7]
 8003cd4:	f003 021f 	and.w	r2, r3, #31
 8003cd8:	4907      	ldr	r1, [pc, #28]	; (8003cf8 <__NVIC_EnableIRQ+0x38>)
 8003cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cde:	095b      	lsrs	r3, r3, #5
 8003ce0:	2001      	movs	r0, #1
 8003ce2:	fa00 f202 	lsl.w	r2, r0, r2
 8003ce6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003cea:	bf00      	nop
 8003cec:	370c      	adds	r7, #12
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr
 8003cf6:	bf00      	nop
 8003cf8:	e000e100 	.word	0xe000e100

08003cfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	4603      	mov	r3, r0
 8003d04:	6039      	str	r1, [r7, #0]
 8003d06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	db0a      	blt.n	8003d26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	b2da      	uxtb	r2, r3
 8003d14:	490c      	ldr	r1, [pc, #48]	; (8003d48 <__NVIC_SetPriority+0x4c>)
 8003d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d1a:	0112      	lsls	r2, r2, #4
 8003d1c:	b2d2      	uxtb	r2, r2
 8003d1e:	440b      	add	r3, r1
 8003d20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d24:	e00a      	b.n	8003d3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	b2da      	uxtb	r2, r3
 8003d2a:	4908      	ldr	r1, [pc, #32]	; (8003d4c <__NVIC_SetPriority+0x50>)
 8003d2c:	79fb      	ldrb	r3, [r7, #7]
 8003d2e:	f003 030f 	and.w	r3, r3, #15
 8003d32:	3b04      	subs	r3, #4
 8003d34:	0112      	lsls	r2, r2, #4
 8003d36:	b2d2      	uxtb	r2, r2
 8003d38:	440b      	add	r3, r1
 8003d3a:	761a      	strb	r2, [r3, #24]
}
 8003d3c:	bf00      	nop
 8003d3e:	370c      	adds	r7, #12
 8003d40:	46bd      	mov	sp, r7
 8003d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d46:	4770      	bx	lr
 8003d48:	e000e100 	.word	0xe000e100
 8003d4c:	e000ed00 	.word	0xe000ed00

08003d50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b089      	sub	sp, #36	; 0x24
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	60f8      	str	r0, [r7, #12]
 8003d58:	60b9      	str	r1, [r7, #8]
 8003d5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f003 0307 	and.w	r3, r3, #7
 8003d62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	f1c3 0307 	rsb	r3, r3, #7
 8003d6a:	2b04      	cmp	r3, #4
 8003d6c:	bf28      	it	cs
 8003d6e:	2304      	movcs	r3, #4
 8003d70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d72:	69fb      	ldr	r3, [r7, #28]
 8003d74:	3304      	adds	r3, #4
 8003d76:	2b06      	cmp	r3, #6
 8003d78:	d902      	bls.n	8003d80 <NVIC_EncodePriority+0x30>
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	3b03      	subs	r3, #3
 8003d7e:	e000      	b.n	8003d82 <NVIC_EncodePriority+0x32>
 8003d80:	2300      	movs	r3, #0
 8003d82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d84:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003d88:	69bb      	ldr	r3, [r7, #24]
 8003d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8e:	43da      	mvns	r2, r3
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	401a      	ands	r2, r3
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d98:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	fa01 f303 	lsl.w	r3, r1, r3
 8003da2:	43d9      	mvns	r1, r3
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003da8:	4313      	orrs	r3, r2
         );
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	3724      	adds	r7, #36	; 0x24
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr
	...

08003db8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b082      	sub	sp, #8
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	3b01      	subs	r3, #1
 8003dc4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003dc8:	d301      	bcc.n	8003dce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e00f      	b.n	8003dee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003dce:	4a0a      	ldr	r2, [pc, #40]	; (8003df8 <SysTick_Config+0x40>)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	3b01      	subs	r3, #1
 8003dd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003dd6:	210f      	movs	r1, #15
 8003dd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003ddc:	f7ff ff8e 	bl	8003cfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003de0:	4b05      	ldr	r3, [pc, #20]	; (8003df8 <SysTick_Config+0x40>)
 8003de2:	2200      	movs	r2, #0
 8003de4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003de6:	4b04      	ldr	r3, [pc, #16]	; (8003df8 <SysTick_Config+0x40>)
 8003de8:	2207      	movs	r2, #7
 8003dea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003dec:	2300      	movs	r3, #0
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3708      	adds	r7, #8
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	e000e010 	.word	0xe000e010

08003dfc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b082      	sub	sp, #8
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e04:	6878      	ldr	r0, [r7, #4]
 8003e06:	f7ff ff29 	bl	8003c5c <__NVIC_SetPriorityGrouping>
}
 8003e0a:	bf00      	nop
 8003e0c:	3708      	adds	r7, #8
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}

08003e12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e12:	b580      	push	{r7, lr}
 8003e14:	b086      	sub	sp, #24
 8003e16:	af00      	add	r7, sp, #0
 8003e18:	4603      	mov	r3, r0
 8003e1a:	60b9      	str	r1, [r7, #8]
 8003e1c:	607a      	str	r2, [r7, #4]
 8003e1e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003e20:	f7ff ff40 	bl	8003ca4 <__NVIC_GetPriorityGrouping>
 8003e24:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	68b9      	ldr	r1, [r7, #8]
 8003e2a:	6978      	ldr	r0, [r7, #20]
 8003e2c:	f7ff ff90 	bl	8003d50 <NVIC_EncodePriority>
 8003e30:	4602      	mov	r2, r0
 8003e32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e36:	4611      	mov	r1, r2
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f7ff ff5f 	bl	8003cfc <__NVIC_SetPriority>
}
 8003e3e:	bf00      	nop
 8003e40:	3718      	adds	r7, #24
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}

08003e46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e46:	b580      	push	{r7, lr}
 8003e48:	b082      	sub	sp, #8
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e54:	4618      	mov	r0, r3
 8003e56:	f7ff ff33 	bl	8003cc0 <__NVIC_EnableIRQ>
}
 8003e5a:	bf00      	nop
 8003e5c:	3708      	adds	r7, #8
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}

08003e62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e62:	b580      	push	{r7, lr}
 8003e64:	b082      	sub	sp, #8
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f7ff ffa4 	bl	8003db8 <SysTick_Config>
 8003e70:	4603      	mov	r3, r0
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3708      	adds	r7, #8
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}

08003e7a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003e7a:	b480      	push	{r7}
 8003e7c:	b085      	sub	sp, #20
 8003e7e:	af00      	add	r7, sp, #0
 8003e80:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e82:	2300      	movs	r3, #0
 8003e84:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	2b02      	cmp	r3, #2
 8003e90:	d005      	beq.n	8003e9e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2204      	movs	r2, #4
 8003e96:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	73fb      	strb	r3, [r7, #15]
 8003e9c:	e037      	b.n	8003f0e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f022 020e 	bic.w	r2, r2, #14
 8003eac:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003eb8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ebc:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f022 0201 	bic.w	r2, r2, #1
 8003ecc:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ed2:	f003 021f 	and.w	r2, r3, #31
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eda:	2101      	movs	r1, #1
 8003edc:	fa01 f202 	lsl.w	r2, r1, r2
 8003ee0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003eea:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d00c      	beq.n	8003f0e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003efe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003f02:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f08:	687a      	ldr	r2, [r7, #4]
 8003f0a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003f0c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2201      	movs	r2, #1
 8003f12:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8003f1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	3714      	adds	r7, #20
 8003f24:	46bd      	mov	sp, r7
 8003f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2a:	4770      	bx	lr

08003f2c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b084      	sub	sp, #16
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f34:	2300      	movs	r3, #0
 8003f36:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	2b02      	cmp	r3, #2
 8003f42:	d00d      	beq.n	8003f60 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2204      	movs	r2, #4
 8003f48:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2200      	movs	r2, #0
 8003f56:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	73fb      	strb	r3, [r7, #15]
 8003f5e:	e047      	b.n	8003ff0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f022 020e 	bic.w	r2, r2, #14
 8003f6e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f022 0201 	bic.w	r2, r2, #1
 8003f7e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f8a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003f8e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f94:	f003 021f 	and.w	r2, r3, #31
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f9c:	2101      	movs	r1, #1
 8003f9e:	fa01 f202 	lsl.w	r2, r1, r2
 8003fa2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fa8:	687a      	ldr	r2, [r7, #4]
 8003faa:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003fac:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00c      	beq.n	8003fd0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fc0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003fc4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fca:	687a      	ldr	r2, [r7, #4]
 8003fcc:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003fce:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d003      	beq.n	8003ff0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	4798      	blx	r3
    }
  }
  return status;
 8003ff0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3710      	adds	r7, #16
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
	...

08003ffc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b087      	sub	sp, #28
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
 8004004:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004006:	2300      	movs	r3, #0
 8004008:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800400a:	e15a      	b.n	80042c2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	2101      	movs	r1, #1
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	fa01 f303 	lsl.w	r3, r1, r3
 8004018:	4013      	ands	r3, r2
 800401a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2b00      	cmp	r3, #0
 8004020:	f000 814c 	beq.w	80042bc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	f003 0303 	and.w	r3, r3, #3
 800402c:	2b01      	cmp	r3, #1
 800402e:	d005      	beq.n	800403c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004038:	2b02      	cmp	r3, #2
 800403a:	d130      	bne.n	800409e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	005b      	lsls	r3, r3, #1
 8004046:	2203      	movs	r2, #3
 8004048:	fa02 f303 	lsl.w	r3, r2, r3
 800404c:	43db      	mvns	r3, r3
 800404e:	693a      	ldr	r2, [r7, #16]
 8004050:	4013      	ands	r3, r2
 8004052:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	68da      	ldr	r2, [r3, #12]
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	005b      	lsls	r3, r3, #1
 800405c:	fa02 f303 	lsl.w	r3, r2, r3
 8004060:	693a      	ldr	r2, [r7, #16]
 8004062:	4313      	orrs	r3, r2
 8004064:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	693a      	ldr	r2, [r7, #16]
 800406a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004072:	2201      	movs	r2, #1
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	fa02 f303 	lsl.w	r3, r2, r3
 800407a:	43db      	mvns	r3, r3
 800407c:	693a      	ldr	r2, [r7, #16]
 800407e:	4013      	ands	r3, r2
 8004080:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	091b      	lsrs	r3, r3, #4
 8004088:	f003 0201 	and.w	r2, r3, #1
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	fa02 f303 	lsl.w	r3, r2, r3
 8004092:	693a      	ldr	r2, [r7, #16]
 8004094:	4313      	orrs	r3, r2
 8004096:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	693a      	ldr	r2, [r7, #16]
 800409c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	f003 0303 	and.w	r3, r3, #3
 80040a6:	2b03      	cmp	r3, #3
 80040a8:	d017      	beq.n	80040da <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	68db      	ldr	r3, [r3, #12]
 80040ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	005b      	lsls	r3, r3, #1
 80040b4:	2203      	movs	r2, #3
 80040b6:	fa02 f303 	lsl.w	r3, r2, r3
 80040ba:	43db      	mvns	r3, r3
 80040bc:	693a      	ldr	r2, [r7, #16]
 80040be:	4013      	ands	r3, r2
 80040c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	689a      	ldr	r2, [r3, #8]
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	005b      	lsls	r3, r3, #1
 80040ca:	fa02 f303 	lsl.w	r3, r2, r3
 80040ce:	693a      	ldr	r2, [r7, #16]
 80040d0:	4313      	orrs	r3, r2
 80040d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	693a      	ldr	r2, [r7, #16]
 80040d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	f003 0303 	and.w	r3, r3, #3
 80040e2:	2b02      	cmp	r3, #2
 80040e4:	d123      	bne.n	800412e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	08da      	lsrs	r2, r3, #3
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	3208      	adds	r2, #8
 80040ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80040f4:	697b      	ldr	r3, [r7, #20]
 80040f6:	f003 0307 	and.w	r3, r3, #7
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	220f      	movs	r2, #15
 80040fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004102:	43db      	mvns	r3, r3
 8004104:	693a      	ldr	r2, [r7, #16]
 8004106:	4013      	ands	r3, r2
 8004108:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	691a      	ldr	r2, [r3, #16]
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	f003 0307 	and.w	r3, r3, #7
 8004114:	009b      	lsls	r3, r3, #2
 8004116:	fa02 f303 	lsl.w	r3, r2, r3
 800411a:	693a      	ldr	r2, [r7, #16]
 800411c:	4313      	orrs	r3, r2
 800411e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	08da      	lsrs	r2, r3, #3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	3208      	adds	r2, #8
 8004128:	6939      	ldr	r1, [r7, #16]
 800412a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	005b      	lsls	r3, r3, #1
 8004138:	2203      	movs	r2, #3
 800413a:	fa02 f303 	lsl.w	r3, r2, r3
 800413e:	43db      	mvns	r3, r3
 8004140:	693a      	ldr	r2, [r7, #16]
 8004142:	4013      	ands	r3, r2
 8004144:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	f003 0203 	and.w	r2, r3, #3
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	005b      	lsls	r3, r3, #1
 8004152:	fa02 f303 	lsl.w	r3, r2, r3
 8004156:	693a      	ldr	r2, [r7, #16]
 8004158:	4313      	orrs	r3, r2
 800415a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	693a      	ldr	r2, [r7, #16]
 8004160:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800416a:	2b00      	cmp	r3, #0
 800416c:	f000 80a6 	beq.w	80042bc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004170:	4b5b      	ldr	r3, [pc, #364]	; (80042e0 <HAL_GPIO_Init+0x2e4>)
 8004172:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004174:	4a5a      	ldr	r2, [pc, #360]	; (80042e0 <HAL_GPIO_Init+0x2e4>)
 8004176:	f043 0301 	orr.w	r3, r3, #1
 800417a:	6613      	str	r3, [r2, #96]	; 0x60
 800417c:	4b58      	ldr	r3, [pc, #352]	; (80042e0 <HAL_GPIO_Init+0x2e4>)
 800417e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004180:	f003 0301 	and.w	r3, r3, #1
 8004184:	60bb      	str	r3, [r7, #8]
 8004186:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004188:	4a56      	ldr	r2, [pc, #344]	; (80042e4 <HAL_GPIO_Init+0x2e8>)
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	089b      	lsrs	r3, r3, #2
 800418e:	3302      	adds	r3, #2
 8004190:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004194:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	f003 0303 	and.w	r3, r3, #3
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	220f      	movs	r2, #15
 80041a0:	fa02 f303 	lsl.w	r3, r2, r3
 80041a4:	43db      	mvns	r3, r3
 80041a6:	693a      	ldr	r2, [r7, #16]
 80041a8:	4013      	ands	r3, r2
 80041aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80041b2:	d01f      	beq.n	80041f4 <HAL_GPIO_Init+0x1f8>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	4a4c      	ldr	r2, [pc, #304]	; (80042e8 <HAL_GPIO_Init+0x2ec>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d019      	beq.n	80041f0 <HAL_GPIO_Init+0x1f4>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	4a4b      	ldr	r2, [pc, #300]	; (80042ec <HAL_GPIO_Init+0x2f0>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d013      	beq.n	80041ec <HAL_GPIO_Init+0x1f0>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	4a4a      	ldr	r2, [pc, #296]	; (80042f0 <HAL_GPIO_Init+0x2f4>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d00d      	beq.n	80041e8 <HAL_GPIO_Init+0x1ec>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	4a49      	ldr	r2, [pc, #292]	; (80042f4 <HAL_GPIO_Init+0x2f8>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d007      	beq.n	80041e4 <HAL_GPIO_Init+0x1e8>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	4a48      	ldr	r2, [pc, #288]	; (80042f8 <HAL_GPIO_Init+0x2fc>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d101      	bne.n	80041e0 <HAL_GPIO_Init+0x1e4>
 80041dc:	2305      	movs	r3, #5
 80041de:	e00a      	b.n	80041f6 <HAL_GPIO_Init+0x1fa>
 80041e0:	2306      	movs	r3, #6
 80041e2:	e008      	b.n	80041f6 <HAL_GPIO_Init+0x1fa>
 80041e4:	2304      	movs	r3, #4
 80041e6:	e006      	b.n	80041f6 <HAL_GPIO_Init+0x1fa>
 80041e8:	2303      	movs	r3, #3
 80041ea:	e004      	b.n	80041f6 <HAL_GPIO_Init+0x1fa>
 80041ec:	2302      	movs	r3, #2
 80041ee:	e002      	b.n	80041f6 <HAL_GPIO_Init+0x1fa>
 80041f0:	2301      	movs	r3, #1
 80041f2:	e000      	b.n	80041f6 <HAL_GPIO_Init+0x1fa>
 80041f4:	2300      	movs	r3, #0
 80041f6:	697a      	ldr	r2, [r7, #20]
 80041f8:	f002 0203 	and.w	r2, r2, #3
 80041fc:	0092      	lsls	r2, r2, #2
 80041fe:	4093      	lsls	r3, r2
 8004200:	693a      	ldr	r2, [r7, #16]
 8004202:	4313      	orrs	r3, r2
 8004204:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004206:	4937      	ldr	r1, [pc, #220]	; (80042e4 <HAL_GPIO_Init+0x2e8>)
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	089b      	lsrs	r3, r3, #2
 800420c:	3302      	adds	r3, #2
 800420e:	693a      	ldr	r2, [r7, #16]
 8004210:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004214:	4b39      	ldr	r3, [pc, #228]	; (80042fc <HAL_GPIO_Init+0x300>)
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	43db      	mvns	r3, r3
 800421e:	693a      	ldr	r2, [r7, #16]
 8004220:	4013      	ands	r3, r2
 8004222:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800422c:	2b00      	cmp	r3, #0
 800422e:	d003      	beq.n	8004238 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004230:	693a      	ldr	r2, [r7, #16]
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	4313      	orrs	r3, r2
 8004236:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004238:	4a30      	ldr	r2, [pc, #192]	; (80042fc <HAL_GPIO_Init+0x300>)
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800423e:	4b2f      	ldr	r3, [pc, #188]	; (80042fc <HAL_GPIO_Init+0x300>)
 8004240:	68db      	ldr	r3, [r3, #12]
 8004242:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	43db      	mvns	r3, r3
 8004248:	693a      	ldr	r2, [r7, #16]
 800424a:	4013      	ands	r3, r2
 800424c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004256:	2b00      	cmp	r3, #0
 8004258:	d003      	beq.n	8004262 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800425a:	693a      	ldr	r2, [r7, #16]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	4313      	orrs	r3, r2
 8004260:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004262:	4a26      	ldr	r2, [pc, #152]	; (80042fc <HAL_GPIO_Init+0x300>)
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004268:	4b24      	ldr	r3, [pc, #144]	; (80042fc <HAL_GPIO_Init+0x300>)
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	43db      	mvns	r3, r3
 8004272:	693a      	ldr	r2, [r7, #16]
 8004274:	4013      	ands	r3, r2
 8004276:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004280:	2b00      	cmp	r3, #0
 8004282:	d003      	beq.n	800428c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004284:	693a      	ldr	r2, [r7, #16]
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	4313      	orrs	r3, r2
 800428a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800428c:	4a1b      	ldr	r2, [pc, #108]	; (80042fc <HAL_GPIO_Init+0x300>)
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004292:	4b1a      	ldr	r3, [pc, #104]	; (80042fc <HAL_GPIO_Init+0x300>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	43db      	mvns	r3, r3
 800429c:	693a      	ldr	r2, [r7, #16]
 800429e:	4013      	ands	r3, r2
 80042a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d003      	beq.n	80042b6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80042ae:	693a      	ldr	r2, [r7, #16]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80042b6:	4a11      	ldr	r2, [pc, #68]	; (80042fc <HAL_GPIO_Init+0x300>)
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	3301      	adds	r3, #1
 80042c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	fa22 f303 	lsr.w	r3, r2, r3
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	f47f ae9d 	bne.w	800400c <HAL_GPIO_Init+0x10>
  }
}
 80042d2:	bf00      	nop
 80042d4:	bf00      	nop
 80042d6:	371c      	adds	r7, #28
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr
 80042e0:	40021000 	.word	0x40021000
 80042e4:	40010000 	.word	0x40010000
 80042e8:	48000400 	.word	0x48000400
 80042ec:	48000800 	.word	0x48000800
 80042f0:	48000c00 	.word	0x48000c00
 80042f4:	48001000 	.word	0x48001000
 80042f8:	48001400 	.word	0x48001400
 80042fc:	40010400 	.word	0x40010400

08004300 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004300:	b480      	push	{r7}
 8004302:	b083      	sub	sp, #12
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	460b      	mov	r3, r1
 800430a:	807b      	strh	r3, [r7, #2]
 800430c:	4613      	mov	r3, r2
 800430e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004310:	787b      	ldrb	r3, [r7, #1]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d003      	beq.n	800431e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004316:	887a      	ldrh	r2, [r7, #2]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800431c:	e002      	b.n	8004324 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800431e:	887a      	ldrh	r2, [r7, #2]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004324:	bf00      	nop
 8004326:	370c      	adds	r7, #12
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr

08004330 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b082      	sub	sp, #8
 8004334:	af00      	add	r7, sp, #0
 8004336:	4603      	mov	r3, r0
 8004338:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800433a:	4b08      	ldr	r3, [pc, #32]	; (800435c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800433c:	695a      	ldr	r2, [r3, #20]
 800433e:	88fb      	ldrh	r3, [r7, #6]
 8004340:	4013      	ands	r3, r2
 8004342:	2b00      	cmp	r3, #0
 8004344:	d006      	beq.n	8004354 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004346:	4a05      	ldr	r2, [pc, #20]	; (800435c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004348:	88fb      	ldrh	r3, [r7, #6]
 800434a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800434c:	88fb      	ldrh	r3, [r7, #6]
 800434e:	4618      	mov	r0, r3
 8004350:	f7fc fe22 	bl	8000f98 <HAL_GPIO_EXTI_Callback>
  }
}
 8004354:	bf00      	nop
 8004356:	3708      	adds	r7, #8
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}
 800435c:	40010400 	.word	0x40010400

08004360 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004360:	b480      	push	{r7}
 8004362:	b085      	sub	sp, #20
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d141      	bne.n	80043f2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800436e:	4b4b      	ldr	r3, [pc, #300]	; (800449c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004376:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800437a:	d131      	bne.n	80043e0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800437c:	4b47      	ldr	r3, [pc, #284]	; (800449c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800437e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004382:	4a46      	ldr	r2, [pc, #280]	; (800449c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004384:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004388:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800438c:	4b43      	ldr	r3, [pc, #268]	; (800449c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004394:	4a41      	ldr	r2, [pc, #260]	; (800449c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004396:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800439a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800439c:	4b40      	ldr	r3, [pc, #256]	; (80044a0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	2232      	movs	r2, #50	; 0x32
 80043a2:	fb02 f303 	mul.w	r3, r2, r3
 80043a6:	4a3f      	ldr	r2, [pc, #252]	; (80044a4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80043a8:	fba2 2303 	umull	r2, r3, r2, r3
 80043ac:	0c9b      	lsrs	r3, r3, #18
 80043ae:	3301      	adds	r3, #1
 80043b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80043b2:	e002      	b.n	80043ba <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	3b01      	subs	r3, #1
 80043b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80043ba:	4b38      	ldr	r3, [pc, #224]	; (800449c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043bc:	695b      	ldr	r3, [r3, #20]
 80043be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043c6:	d102      	bne.n	80043ce <HAL_PWREx_ControlVoltageScaling+0x6e>
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d1f2      	bne.n	80043b4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80043ce:	4b33      	ldr	r3, [pc, #204]	; (800449c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043d0:	695b      	ldr	r3, [r3, #20]
 80043d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043da:	d158      	bne.n	800448e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80043dc:	2303      	movs	r3, #3
 80043de:	e057      	b.n	8004490 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80043e0:	4b2e      	ldr	r3, [pc, #184]	; (800449c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80043e6:	4a2d      	ldr	r2, [pc, #180]	; (800449c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80043ec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80043f0:	e04d      	b.n	800448e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043f8:	d141      	bne.n	800447e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80043fa:	4b28      	ldr	r3, [pc, #160]	; (800449c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004402:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004406:	d131      	bne.n	800446c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004408:	4b24      	ldr	r3, [pc, #144]	; (800449c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800440a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800440e:	4a23      	ldr	r2, [pc, #140]	; (800449c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004410:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004414:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004418:	4b20      	ldr	r3, [pc, #128]	; (800449c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004420:	4a1e      	ldr	r2, [pc, #120]	; (800449c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004422:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004426:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004428:	4b1d      	ldr	r3, [pc, #116]	; (80044a0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2232      	movs	r2, #50	; 0x32
 800442e:	fb02 f303 	mul.w	r3, r2, r3
 8004432:	4a1c      	ldr	r2, [pc, #112]	; (80044a4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004434:	fba2 2303 	umull	r2, r3, r2, r3
 8004438:	0c9b      	lsrs	r3, r3, #18
 800443a:	3301      	adds	r3, #1
 800443c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800443e:	e002      	b.n	8004446 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	3b01      	subs	r3, #1
 8004444:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004446:	4b15      	ldr	r3, [pc, #84]	; (800449c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004448:	695b      	ldr	r3, [r3, #20]
 800444a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800444e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004452:	d102      	bne.n	800445a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d1f2      	bne.n	8004440 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800445a:	4b10      	ldr	r3, [pc, #64]	; (800449c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800445c:	695b      	ldr	r3, [r3, #20]
 800445e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004462:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004466:	d112      	bne.n	800448e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004468:	2303      	movs	r3, #3
 800446a:	e011      	b.n	8004490 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800446c:	4b0b      	ldr	r3, [pc, #44]	; (800449c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800446e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004472:	4a0a      	ldr	r2, [pc, #40]	; (800449c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004474:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004478:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800447c:	e007      	b.n	800448e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800447e:	4b07      	ldr	r3, [pc, #28]	; (800449c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004486:	4a05      	ldr	r2, [pc, #20]	; (800449c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004488:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800448c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800448e:	2300      	movs	r3, #0
}
 8004490:	4618      	mov	r0, r3
 8004492:	3714      	adds	r7, #20
 8004494:	46bd      	mov	sp, r7
 8004496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449a:	4770      	bx	lr
 800449c:	40007000 	.word	0x40007000
 80044a0:	200000ec 	.word	0x200000ec
 80044a4:	431bde83 	.word	0x431bde83

080044a8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80044a8:	b480      	push	{r7}
 80044aa:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80044ac:	4b05      	ldr	r3, [pc, #20]	; (80044c4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80044ae:	689b      	ldr	r3, [r3, #8]
 80044b0:	4a04      	ldr	r2, [pc, #16]	; (80044c4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80044b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80044b6:	6093      	str	r3, [r2, #8]
}
 80044b8:	bf00      	nop
 80044ba:	46bd      	mov	sp, r7
 80044bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c0:	4770      	bx	lr
 80044c2:	bf00      	nop
 80044c4:	40007000 	.word	0x40007000

080044c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b088      	sub	sp, #32
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d101      	bne.n	80044da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044d6:	2301      	movs	r3, #1
 80044d8:	e306      	b.n	8004ae8 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 0301 	and.w	r3, r3, #1
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d075      	beq.n	80045d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80044e6:	4b97      	ldr	r3, [pc, #604]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	f003 030c 	and.w	r3, r3, #12
 80044ee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80044f0:	4b94      	ldr	r3, [pc, #592]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	f003 0303 	and.w	r3, r3, #3
 80044f8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80044fa:	69bb      	ldr	r3, [r7, #24]
 80044fc:	2b0c      	cmp	r3, #12
 80044fe:	d102      	bne.n	8004506 <HAL_RCC_OscConfig+0x3e>
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	2b03      	cmp	r3, #3
 8004504:	d002      	beq.n	800450c <HAL_RCC_OscConfig+0x44>
 8004506:	69bb      	ldr	r3, [r7, #24]
 8004508:	2b08      	cmp	r3, #8
 800450a:	d10b      	bne.n	8004524 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800450c:	4b8d      	ldr	r3, [pc, #564]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004514:	2b00      	cmp	r3, #0
 8004516:	d05b      	beq.n	80045d0 <HAL_RCC_OscConfig+0x108>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d157      	bne.n	80045d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	e2e1      	b.n	8004ae8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800452c:	d106      	bne.n	800453c <HAL_RCC_OscConfig+0x74>
 800452e:	4b85      	ldr	r3, [pc, #532]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a84      	ldr	r2, [pc, #528]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 8004534:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004538:	6013      	str	r3, [r2, #0]
 800453a:	e01d      	b.n	8004578 <HAL_RCC_OscConfig+0xb0>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004544:	d10c      	bne.n	8004560 <HAL_RCC_OscConfig+0x98>
 8004546:	4b7f      	ldr	r3, [pc, #508]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a7e      	ldr	r2, [pc, #504]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 800454c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004550:	6013      	str	r3, [r2, #0]
 8004552:	4b7c      	ldr	r3, [pc, #496]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a7b      	ldr	r2, [pc, #492]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 8004558:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800455c:	6013      	str	r3, [r2, #0]
 800455e:	e00b      	b.n	8004578 <HAL_RCC_OscConfig+0xb0>
 8004560:	4b78      	ldr	r3, [pc, #480]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a77      	ldr	r2, [pc, #476]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 8004566:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800456a:	6013      	str	r3, [r2, #0]
 800456c:	4b75      	ldr	r3, [pc, #468]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a74      	ldr	r2, [pc, #464]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 8004572:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004576:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d013      	beq.n	80045a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004580:	f7fd fcda 	bl	8001f38 <HAL_GetTick>
 8004584:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004586:	e008      	b.n	800459a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004588:	f7fd fcd6 	bl	8001f38 <HAL_GetTick>
 800458c:	4602      	mov	r2, r0
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	2b64      	cmp	r3, #100	; 0x64
 8004594:	d901      	bls.n	800459a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e2a6      	b.n	8004ae8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800459a:	4b6a      	ldr	r3, [pc, #424]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d0f0      	beq.n	8004588 <HAL_RCC_OscConfig+0xc0>
 80045a6:	e014      	b.n	80045d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045a8:	f7fd fcc6 	bl	8001f38 <HAL_GetTick>
 80045ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80045ae:	e008      	b.n	80045c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045b0:	f7fd fcc2 	bl	8001f38 <HAL_GetTick>
 80045b4:	4602      	mov	r2, r0
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	2b64      	cmp	r3, #100	; 0x64
 80045bc:	d901      	bls.n	80045c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80045be:	2303      	movs	r3, #3
 80045c0:	e292      	b.n	8004ae8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80045c2:	4b60      	ldr	r3, [pc, #384]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d1f0      	bne.n	80045b0 <HAL_RCC_OscConfig+0xe8>
 80045ce:	e000      	b.n	80045d2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 0302 	and.w	r3, r3, #2
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d075      	beq.n	80046ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80045de:	4b59      	ldr	r3, [pc, #356]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	f003 030c 	and.w	r3, r3, #12
 80045e6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80045e8:	4b56      	ldr	r3, [pc, #344]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	f003 0303 	and.w	r3, r3, #3
 80045f0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80045f2:	69bb      	ldr	r3, [r7, #24]
 80045f4:	2b0c      	cmp	r3, #12
 80045f6:	d102      	bne.n	80045fe <HAL_RCC_OscConfig+0x136>
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	2b02      	cmp	r3, #2
 80045fc:	d002      	beq.n	8004604 <HAL_RCC_OscConfig+0x13c>
 80045fe:	69bb      	ldr	r3, [r7, #24]
 8004600:	2b04      	cmp	r3, #4
 8004602:	d11f      	bne.n	8004644 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004604:	4b4f      	ldr	r3, [pc, #316]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800460c:	2b00      	cmp	r3, #0
 800460e:	d005      	beq.n	800461c <HAL_RCC_OscConfig+0x154>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	68db      	ldr	r3, [r3, #12]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d101      	bne.n	800461c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	e265      	b.n	8004ae8 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800461c:	4b49      	ldr	r3, [pc, #292]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	691b      	ldr	r3, [r3, #16]
 8004628:	061b      	lsls	r3, r3, #24
 800462a:	4946      	ldr	r1, [pc, #280]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 800462c:	4313      	orrs	r3, r2
 800462e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004630:	4b45      	ldr	r3, [pc, #276]	; (8004748 <HAL_RCC_OscConfig+0x280>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4618      	mov	r0, r3
 8004636:	f7fd fc33 	bl	8001ea0 <HAL_InitTick>
 800463a:	4603      	mov	r3, r0
 800463c:	2b00      	cmp	r3, #0
 800463e:	d043      	beq.n	80046c8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004640:	2301      	movs	r3, #1
 8004642:	e251      	b.n	8004ae8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	68db      	ldr	r3, [r3, #12]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d023      	beq.n	8004694 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800464c:	4b3d      	ldr	r3, [pc, #244]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a3c      	ldr	r2, [pc, #240]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 8004652:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004656:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004658:	f7fd fc6e 	bl	8001f38 <HAL_GetTick>
 800465c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800465e:	e008      	b.n	8004672 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004660:	f7fd fc6a 	bl	8001f38 <HAL_GetTick>
 8004664:	4602      	mov	r2, r0
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	1ad3      	subs	r3, r2, r3
 800466a:	2b02      	cmp	r3, #2
 800466c:	d901      	bls.n	8004672 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800466e:	2303      	movs	r3, #3
 8004670:	e23a      	b.n	8004ae8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004672:	4b34      	ldr	r3, [pc, #208]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800467a:	2b00      	cmp	r3, #0
 800467c:	d0f0      	beq.n	8004660 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800467e:	4b31      	ldr	r3, [pc, #196]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	691b      	ldr	r3, [r3, #16]
 800468a:	061b      	lsls	r3, r3, #24
 800468c:	492d      	ldr	r1, [pc, #180]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 800468e:	4313      	orrs	r3, r2
 8004690:	604b      	str	r3, [r1, #4]
 8004692:	e01a      	b.n	80046ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004694:	4b2b      	ldr	r3, [pc, #172]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a2a      	ldr	r2, [pc, #168]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 800469a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800469e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046a0:	f7fd fc4a 	bl	8001f38 <HAL_GetTick>
 80046a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80046a6:	e008      	b.n	80046ba <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046a8:	f7fd fc46 	bl	8001f38 <HAL_GetTick>
 80046ac:	4602      	mov	r2, r0
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	1ad3      	subs	r3, r2, r3
 80046b2:	2b02      	cmp	r3, #2
 80046b4:	d901      	bls.n	80046ba <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80046b6:	2303      	movs	r3, #3
 80046b8:	e216      	b.n	8004ae8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80046ba:	4b22      	ldr	r3, [pc, #136]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d1f0      	bne.n	80046a8 <HAL_RCC_OscConfig+0x1e0>
 80046c6:	e000      	b.n	80046ca <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046c8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 0308 	and.w	r3, r3, #8
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d041      	beq.n	800475a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	695b      	ldr	r3, [r3, #20]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d01c      	beq.n	8004718 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046de:	4b19      	ldr	r3, [pc, #100]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 80046e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80046e4:	4a17      	ldr	r2, [pc, #92]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 80046e6:	f043 0301 	orr.w	r3, r3, #1
 80046ea:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046ee:	f7fd fc23 	bl	8001f38 <HAL_GetTick>
 80046f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80046f4:	e008      	b.n	8004708 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046f6:	f7fd fc1f 	bl	8001f38 <HAL_GetTick>
 80046fa:	4602      	mov	r2, r0
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	1ad3      	subs	r3, r2, r3
 8004700:	2b02      	cmp	r3, #2
 8004702:	d901      	bls.n	8004708 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004704:	2303      	movs	r3, #3
 8004706:	e1ef      	b.n	8004ae8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004708:	4b0e      	ldr	r3, [pc, #56]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 800470a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800470e:	f003 0302 	and.w	r3, r3, #2
 8004712:	2b00      	cmp	r3, #0
 8004714:	d0ef      	beq.n	80046f6 <HAL_RCC_OscConfig+0x22e>
 8004716:	e020      	b.n	800475a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004718:	4b0a      	ldr	r3, [pc, #40]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 800471a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800471e:	4a09      	ldr	r2, [pc, #36]	; (8004744 <HAL_RCC_OscConfig+0x27c>)
 8004720:	f023 0301 	bic.w	r3, r3, #1
 8004724:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004728:	f7fd fc06 	bl	8001f38 <HAL_GetTick>
 800472c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800472e:	e00d      	b.n	800474c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004730:	f7fd fc02 	bl	8001f38 <HAL_GetTick>
 8004734:	4602      	mov	r2, r0
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	2b02      	cmp	r3, #2
 800473c:	d906      	bls.n	800474c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800473e:	2303      	movs	r3, #3
 8004740:	e1d2      	b.n	8004ae8 <HAL_RCC_OscConfig+0x620>
 8004742:	bf00      	nop
 8004744:	40021000 	.word	0x40021000
 8004748:	200000f0 	.word	0x200000f0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800474c:	4b8c      	ldr	r3, [pc, #560]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 800474e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004752:	f003 0302 	and.w	r3, r3, #2
 8004756:	2b00      	cmp	r3, #0
 8004758:	d1ea      	bne.n	8004730 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 0304 	and.w	r3, r3, #4
 8004762:	2b00      	cmp	r3, #0
 8004764:	f000 80a6 	beq.w	80048b4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004768:	2300      	movs	r3, #0
 800476a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800476c:	4b84      	ldr	r3, [pc, #528]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 800476e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004770:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004774:	2b00      	cmp	r3, #0
 8004776:	d101      	bne.n	800477c <HAL_RCC_OscConfig+0x2b4>
 8004778:	2301      	movs	r3, #1
 800477a:	e000      	b.n	800477e <HAL_RCC_OscConfig+0x2b6>
 800477c:	2300      	movs	r3, #0
 800477e:	2b00      	cmp	r3, #0
 8004780:	d00d      	beq.n	800479e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004782:	4b7f      	ldr	r3, [pc, #508]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 8004784:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004786:	4a7e      	ldr	r2, [pc, #504]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 8004788:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800478c:	6593      	str	r3, [r2, #88]	; 0x58
 800478e:	4b7c      	ldr	r3, [pc, #496]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 8004790:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004792:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004796:	60fb      	str	r3, [r7, #12]
 8004798:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800479a:	2301      	movs	r3, #1
 800479c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800479e:	4b79      	ldr	r3, [pc, #484]	; (8004984 <HAL_RCC_OscConfig+0x4bc>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d118      	bne.n	80047dc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80047aa:	4b76      	ldr	r3, [pc, #472]	; (8004984 <HAL_RCC_OscConfig+0x4bc>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a75      	ldr	r2, [pc, #468]	; (8004984 <HAL_RCC_OscConfig+0x4bc>)
 80047b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047b6:	f7fd fbbf 	bl	8001f38 <HAL_GetTick>
 80047ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047bc:	e008      	b.n	80047d0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047be:	f7fd fbbb 	bl	8001f38 <HAL_GetTick>
 80047c2:	4602      	mov	r2, r0
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	1ad3      	subs	r3, r2, r3
 80047c8:	2b02      	cmp	r3, #2
 80047ca:	d901      	bls.n	80047d0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80047cc:	2303      	movs	r3, #3
 80047ce:	e18b      	b.n	8004ae8 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047d0:	4b6c      	ldr	r3, [pc, #432]	; (8004984 <HAL_RCC_OscConfig+0x4bc>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d0f0      	beq.n	80047be <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	d108      	bne.n	80047f6 <HAL_RCC_OscConfig+0x32e>
 80047e4:	4b66      	ldr	r3, [pc, #408]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 80047e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047ea:	4a65      	ldr	r2, [pc, #404]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 80047ec:	f043 0301 	orr.w	r3, r3, #1
 80047f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80047f4:	e024      	b.n	8004840 <HAL_RCC_OscConfig+0x378>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	2b05      	cmp	r3, #5
 80047fc:	d110      	bne.n	8004820 <HAL_RCC_OscConfig+0x358>
 80047fe:	4b60      	ldr	r3, [pc, #384]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 8004800:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004804:	4a5e      	ldr	r2, [pc, #376]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 8004806:	f043 0304 	orr.w	r3, r3, #4
 800480a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800480e:	4b5c      	ldr	r3, [pc, #368]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 8004810:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004814:	4a5a      	ldr	r2, [pc, #360]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 8004816:	f043 0301 	orr.w	r3, r3, #1
 800481a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800481e:	e00f      	b.n	8004840 <HAL_RCC_OscConfig+0x378>
 8004820:	4b57      	ldr	r3, [pc, #348]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 8004822:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004826:	4a56      	ldr	r2, [pc, #344]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 8004828:	f023 0301 	bic.w	r3, r3, #1
 800482c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004830:	4b53      	ldr	r3, [pc, #332]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 8004832:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004836:	4a52      	ldr	r2, [pc, #328]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 8004838:	f023 0304 	bic.w	r3, r3, #4
 800483c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d016      	beq.n	8004876 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004848:	f7fd fb76 	bl	8001f38 <HAL_GetTick>
 800484c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800484e:	e00a      	b.n	8004866 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004850:	f7fd fb72 	bl	8001f38 <HAL_GetTick>
 8004854:	4602      	mov	r2, r0
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	1ad3      	subs	r3, r2, r3
 800485a:	f241 3288 	movw	r2, #5000	; 0x1388
 800485e:	4293      	cmp	r3, r2
 8004860:	d901      	bls.n	8004866 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004862:	2303      	movs	r3, #3
 8004864:	e140      	b.n	8004ae8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004866:	4b46      	ldr	r3, [pc, #280]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 8004868:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800486c:	f003 0302 	and.w	r3, r3, #2
 8004870:	2b00      	cmp	r3, #0
 8004872:	d0ed      	beq.n	8004850 <HAL_RCC_OscConfig+0x388>
 8004874:	e015      	b.n	80048a2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004876:	f7fd fb5f 	bl	8001f38 <HAL_GetTick>
 800487a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800487c:	e00a      	b.n	8004894 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800487e:	f7fd fb5b 	bl	8001f38 <HAL_GetTick>
 8004882:	4602      	mov	r2, r0
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	1ad3      	subs	r3, r2, r3
 8004888:	f241 3288 	movw	r2, #5000	; 0x1388
 800488c:	4293      	cmp	r3, r2
 800488e:	d901      	bls.n	8004894 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004890:	2303      	movs	r3, #3
 8004892:	e129      	b.n	8004ae8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004894:	4b3a      	ldr	r3, [pc, #232]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 8004896:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800489a:	f003 0302 	and.w	r3, r3, #2
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d1ed      	bne.n	800487e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80048a2:	7ffb      	ldrb	r3, [r7, #31]
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d105      	bne.n	80048b4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048a8:	4b35      	ldr	r3, [pc, #212]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 80048aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048ac:	4a34      	ldr	r2, [pc, #208]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 80048ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048b2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 0320 	and.w	r3, r3, #32
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d03c      	beq.n	800493a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	699b      	ldr	r3, [r3, #24]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d01c      	beq.n	8004902 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80048c8:	4b2d      	ldr	r3, [pc, #180]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 80048ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80048ce:	4a2c      	ldr	r2, [pc, #176]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 80048d0:	f043 0301 	orr.w	r3, r3, #1
 80048d4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048d8:	f7fd fb2e 	bl	8001f38 <HAL_GetTick>
 80048dc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80048de:	e008      	b.n	80048f2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80048e0:	f7fd fb2a 	bl	8001f38 <HAL_GetTick>
 80048e4:	4602      	mov	r2, r0
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	2b02      	cmp	r3, #2
 80048ec:	d901      	bls.n	80048f2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80048ee:	2303      	movs	r3, #3
 80048f0:	e0fa      	b.n	8004ae8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80048f2:	4b23      	ldr	r3, [pc, #140]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 80048f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80048f8:	f003 0302 	and.w	r3, r3, #2
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d0ef      	beq.n	80048e0 <HAL_RCC_OscConfig+0x418>
 8004900:	e01b      	b.n	800493a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004902:	4b1f      	ldr	r3, [pc, #124]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 8004904:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004908:	4a1d      	ldr	r2, [pc, #116]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 800490a:	f023 0301 	bic.w	r3, r3, #1
 800490e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004912:	f7fd fb11 	bl	8001f38 <HAL_GetTick>
 8004916:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004918:	e008      	b.n	800492c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800491a:	f7fd fb0d 	bl	8001f38 <HAL_GetTick>
 800491e:	4602      	mov	r2, r0
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	1ad3      	subs	r3, r2, r3
 8004924:	2b02      	cmp	r3, #2
 8004926:	d901      	bls.n	800492c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004928:	2303      	movs	r3, #3
 800492a:	e0dd      	b.n	8004ae8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800492c:	4b14      	ldr	r3, [pc, #80]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 800492e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004932:	f003 0302 	and.w	r3, r3, #2
 8004936:	2b00      	cmp	r3, #0
 8004938:	d1ef      	bne.n	800491a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	69db      	ldr	r3, [r3, #28]
 800493e:	2b00      	cmp	r3, #0
 8004940:	f000 80d1 	beq.w	8004ae6 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004944:	4b0e      	ldr	r3, [pc, #56]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	f003 030c 	and.w	r3, r3, #12
 800494c:	2b0c      	cmp	r3, #12
 800494e:	f000 808b 	beq.w	8004a68 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	69db      	ldr	r3, [r3, #28]
 8004956:	2b02      	cmp	r3, #2
 8004958:	d15e      	bne.n	8004a18 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800495a:	4b09      	ldr	r3, [pc, #36]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a08      	ldr	r2, [pc, #32]	; (8004980 <HAL_RCC_OscConfig+0x4b8>)
 8004960:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004964:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004966:	f7fd fae7 	bl	8001f38 <HAL_GetTick>
 800496a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800496c:	e00c      	b.n	8004988 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800496e:	f7fd fae3 	bl	8001f38 <HAL_GetTick>
 8004972:	4602      	mov	r2, r0
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	1ad3      	subs	r3, r2, r3
 8004978:	2b02      	cmp	r3, #2
 800497a:	d905      	bls.n	8004988 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800497c:	2303      	movs	r3, #3
 800497e:	e0b3      	b.n	8004ae8 <HAL_RCC_OscConfig+0x620>
 8004980:	40021000 	.word	0x40021000
 8004984:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004988:	4b59      	ldr	r3, [pc, #356]	; (8004af0 <HAL_RCC_OscConfig+0x628>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004990:	2b00      	cmp	r3, #0
 8004992:	d1ec      	bne.n	800496e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004994:	4b56      	ldr	r3, [pc, #344]	; (8004af0 <HAL_RCC_OscConfig+0x628>)
 8004996:	68da      	ldr	r2, [r3, #12]
 8004998:	4b56      	ldr	r3, [pc, #344]	; (8004af4 <HAL_RCC_OscConfig+0x62c>)
 800499a:	4013      	ands	r3, r2
 800499c:	687a      	ldr	r2, [r7, #4]
 800499e:	6a11      	ldr	r1, [r2, #32]
 80049a0:	687a      	ldr	r2, [r7, #4]
 80049a2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80049a4:	3a01      	subs	r2, #1
 80049a6:	0112      	lsls	r2, r2, #4
 80049a8:	4311      	orrs	r1, r2
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80049ae:	0212      	lsls	r2, r2, #8
 80049b0:	4311      	orrs	r1, r2
 80049b2:	687a      	ldr	r2, [r7, #4]
 80049b4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80049b6:	0852      	lsrs	r2, r2, #1
 80049b8:	3a01      	subs	r2, #1
 80049ba:	0552      	lsls	r2, r2, #21
 80049bc:	4311      	orrs	r1, r2
 80049be:	687a      	ldr	r2, [r7, #4]
 80049c0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80049c2:	0852      	lsrs	r2, r2, #1
 80049c4:	3a01      	subs	r2, #1
 80049c6:	0652      	lsls	r2, r2, #25
 80049c8:	4311      	orrs	r1, r2
 80049ca:	687a      	ldr	r2, [r7, #4]
 80049cc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80049ce:	06d2      	lsls	r2, r2, #27
 80049d0:	430a      	orrs	r2, r1
 80049d2:	4947      	ldr	r1, [pc, #284]	; (8004af0 <HAL_RCC_OscConfig+0x628>)
 80049d4:	4313      	orrs	r3, r2
 80049d6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049d8:	4b45      	ldr	r3, [pc, #276]	; (8004af0 <HAL_RCC_OscConfig+0x628>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a44      	ldr	r2, [pc, #272]	; (8004af0 <HAL_RCC_OscConfig+0x628>)
 80049de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80049e2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80049e4:	4b42      	ldr	r3, [pc, #264]	; (8004af0 <HAL_RCC_OscConfig+0x628>)
 80049e6:	68db      	ldr	r3, [r3, #12]
 80049e8:	4a41      	ldr	r2, [pc, #260]	; (8004af0 <HAL_RCC_OscConfig+0x628>)
 80049ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80049ee:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049f0:	f7fd faa2 	bl	8001f38 <HAL_GetTick>
 80049f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80049f6:	e008      	b.n	8004a0a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049f8:	f7fd fa9e 	bl	8001f38 <HAL_GetTick>
 80049fc:	4602      	mov	r2, r0
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d901      	bls.n	8004a0a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004a06:	2303      	movs	r3, #3
 8004a08:	e06e      	b.n	8004ae8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a0a:	4b39      	ldr	r3, [pc, #228]	; (8004af0 <HAL_RCC_OscConfig+0x628>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d0f0      	beq.n	80049f8 <HAL_RCC_OscConfig+0x530>
 8004a16:	e066      	b.n	8004ae6 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a18:	4b35      	ldr	r3, [pc, #212]	; (8004af0 <HAL_RCC_OscConfig+0x628>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a34      	ldr	r2, [pc, #208]	; (8004af0 <HAL_RCC_OscConfig+0x628>)
 8004a1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a22:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004a24:	4b32      	ldr	r3, [pc, #200]	; (8004af0 <HAL_RCC_OscConfig+0x628>)
 8004a26:	68db      	ldr	r3, [r3, #12]
 8004a28:	4a31      	ldr	r2, [pc, #196]	; (8004af0 <HAL_RCC_OscConfig+0x628>)
 8004a2a:	f023 0303 	bic.w	r3, r3, #3
 8004a2e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004a30:	4b2f      	ldr	r3, [pc, #188]	; (8004af0 <HAL_RCC_OscConfig+0x628>)
 8004a32:	68db      	ldr	r3, [r3, #12]
 8004a34:	4a2e      	ldr	r2, [pc, #184]	; (8004af0 <HAL_RCC_OscConfig+0x628>)
 8004a36:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004a3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a3e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a40:	f7fd fa7a 	bl	8001f38 <HAL_GetTick>
 8004a44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a46:	e008      	b.n	8004a5a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a48:	f7fd fa76 	bl	8001f38 <HAL_GetTick>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	1ad3      	subs	r3, r2, r3
 8004a52:	2b02      	cmp	r3, #2
 8004a54:	d901      	bls.n	8004a5a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e046      	b.n	8004ae8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a5a:	4b25      	ldr	r3, [pc, #148]	; (8004af0 <HAL_RCC_OscConfig+0x628>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d1f0      	bne.n	8004a48 <HAL_RCC_OscConfig+0x580>
 8004a66:	e03e      	b.n	8004ae6 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	69db      	ldr	r3, [r3, #28]
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d101      	bne.n	8004a74 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	e039      	b.n	8004ae8 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004a74:	4b1e      	ldr	r3, [pc, #120]	; (8004af0 <HAL_RCC_OscConfig+0x628>)
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	f003 0203 	and.w	r2, r3, #3
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6a1b      	ldr	r3, [r3, #32]
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d12c      	bne.n	8004ae2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a92:	3b01      	subs	r3, #1
 8004a94:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d123      	bne.n	8004ae2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aa4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004aa6:	429a      	cmp	r2, r3
 8004aa8:	d11b      	bne.n	8004ae2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ab4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	d113      	bne.n	8004ae2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ac4:	085b      	lsrs	r3, r3, #1
 8004ac6:	3b01      	subs	r3, #1
 8004ac8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d109      	bne.n	8004ae2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ad8:	085b      	lsrs	r3, r3, #1
 8004ada:	3b01      	subs	r3, #1
 8004adc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	d001      	beq.n	8004ae6 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e000      	b.n	8004ae8 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8004ae6:	2300      	movs	r3, #0
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	3720      	adds	r7, #32
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	40021000 	.word	0x40021000
 8004af4:	019f800c 	.word	0x019f800c

08004af8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b086      	sub	sp, #24
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
 8004b00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004b02:	2300      	movs	r3, #0
 8004b04:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d101      	bne.n	8004b10 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e11e      	b.n	8004d4e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b10:	4b91      	ldr	r3, [pc, #580]	; (8004d58 <HAL_RCC_ClockConfig+0x260>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f003 030f 	and.w	r3, r3, #15
 8004b18:	683a      	ldr	r2, [r7, #0]
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d910      	bls.n	8004b40 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b1e:	4b8e      	ldr	r3, [pc, #568]	; (8004d58 <HAL_RCC_ClockConfig+0x260>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f023 020f 	bic.w	r2, r3, #15
 8004b26:	498c      	ldr	r1, [pc, #560]	; (8004d58 <HAL_RCC_ClockConfig+0x260>)
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b2e:	4b8a      	ldr	r3, [pc, #552]	; (8004d58 <HAL_RCC_ClockConfig+0x260>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f003 030f 	and.w	r3, r3, #15
 8004b36:	683a      	ldr	r2, [r7, #0]
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d001      	beq.n	8004b40 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e106      	b.n	8004d4e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 0301 	and.w	r3, r3, #1
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d073      	beq.n	8004c34 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	2b03      	cmp	r3, #3
 8004b52:	d129      	bne.n	8004ba8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b54:	4b81      	ldr	r3, [pc, #516]	; (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d101      	bne.n	8004b64 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	e0f4      	b.n	8004d4e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004b64:	f000 f99e 	bl	8004ea4 <RCC_GetSysClockFreqFromPLLSource>
 8004b68:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	4a7c      	ldr	r2, [pc, #496]	; (8004d60 <HAL_RCC_ClockConfig+0x268>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d93f      	bls.n	8004bf2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004b72:	4b7a      	ldr	r3, [pc, #488]	; (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004b74:	689b      	ldr	r3, [r3, #8]
 8004b76:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d009      	beq.n	8004b92 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d033      	beq.n	8004bf2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d12f      	bne.n	8004bf2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004b92:	4b72      	ldr	r3, [pc, #456]	; (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004b9a:	4a70      	ldr	r2, [pc, #448]	; (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004b9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ba0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004ba2:	2380      	movs	r3, #128	; 0x80
 8004ba4:	617b      	str	r3, [r7, #20]
 8004ba6:	e024      	b.n	8004bf2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	2b02      	cmp	r3, #2
 8004bae:	d107      	bne.n	8004bc0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004bb0:	4b6a      	ldr	r3, [pc, #424]	; (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d109      	bne.n	8004bd0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	e0c6      	b.n	8004d4e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004bc0:	4b66      	ldr	r3, [pc, #408]	; (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d101      	bne.n	8004bd0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	e0be      	b.n	8004d4e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004bd0:	f000 f8ce 	bl	8004d70 <HAL_RCC_GetSysClockFreq>
 8004bd4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	4a61      	ldr	r2, [pc, #388]	; (8004d60 <HAL_RCC_ClockConfig+0x268>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d909      	bls.n	8004bf2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004bde:	4b5f      	ldr	r3, [pc, #380]	; (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004be6:	4a5d      	ldr	r2, [pc, #372]	; (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004be8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bec:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004bee:	2380      	movs	r3, #128	; 0x80
 8004bf0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004bf2:	4b5a      	ldr	r3, [pc, #360]	; (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	f023 0203 	bic.w	r2, r3, #3
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	4957      	ldr	r1, [pc, #348]	; (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004c00:	4313      	orrs	r3, r2
 8004c02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c04:	f7fd f998 	bl	8001f38 <HAL_GetTick>
 8004c08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c0a:	e00a      	b.n	8004c22 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c0c:	f7fd f994 	bl	8001f38 <HAL_GetTick>
 8004c10:	4602      	mov	r2, r0
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	1ad3      	subs	r3, r2, r3
 8004c16:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d901      	bls.n	8004c22 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004c1e:	2303      	movs	r3, #3
 8004c20:	e095      	b.n	8004d4e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c22:	4b4e      	ldr	r3, [pc, #312]	; (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	f003 020c 	and.w	r2, r3, #12
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d1eb      	bne.n	8004c0c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 0302 	and.w	r3, r3, #2
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d023      	beq.n	8004c88 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f003 0304 	and.w	r3, r3, #4
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d005      	beq.n	8004c58 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c4c:	4b43      	ldr	r3, [pc, #268]	; (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	4a42      	ldr	r2, [pc, #264]	; (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004c52:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004c56:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 0308 	and.w	r3, r3, #8
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d007      	beq.n	8004c74 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004c64:	4b3d      	ldr	r3, [pc, #244]	; (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004c6c:	4a3b      	ldr	r2, [pc, #236]	; (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004c6e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004c72:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c74:	4b39      	ldr	r3, [pc, #228]	; (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	4936      	ldr	r1, [pc, #216]	; (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004c82:	4313      	orrs	r3, r2
 8004c84:	608b      	str	r3, [r1, #8]
 8004c86:	e008      	b.n	8004c9a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	2b80      	cmp	r3, #128	; 0x80
 8004c8c:	d105      	bne.n	8004c9a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004c8e:	4b33      	ldr	r3, [pc, #204]	; (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	4a32      	ldr	r2, [pc, #200]	; (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004c94:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004c98:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c9a:	4b2f      	ldr	r3, [pc, #188]	; (8004d58 <HAL_RCC_ClockConfig+0x260>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 030f 	and.w	r3, r3, #15
 8004ca2:	683a      	ldr	r2, [r7, #0]
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d21d      	bcs.n	8004ce4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ca8:	4b2b      	ldr	r3, [pc, #172]	; (8004d58 <HAL_RCC_ClockConfig+0x260>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f023 020f 	bic.w	r2, r3, #15
 8004cb0:	4929      	ldr	r1, [pc, #164]	; (8004d58 <HAL_RCC_ClockConfig+0x260>)
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004cb8:	f7fd f93e 	bl	8001f38 <HAL_GetTick>
 8004cbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cbe:	e00a      	b.n	8004cd6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cc0:	f7fd f93a 	bl	8001f38 <HAL_GetTick>
 8004cc4:	4602      	mov	r2, r0
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	1ad3      	subs	r3, r2, r3
 8004cca:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d901      	bls.n	8004cd6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004cd2:	2303      	movs	r3, #3
 8004cd4:	e03b      	b.n	8004d4e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cd6:	4b20      	ldr	r3, [pc, #128]	; (8004d58 <HAL_RCC_ClockConfig+0x260>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 030f 	and.w	r3, r3, #15
 8004cde:	683a      	ldr	r2, [r7, #0]
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d1ed      	bne.n	8004cc0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 0304 	and.w	r3, r3, #4
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d008      	beq.n	8004d02 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004cf0:	4b1a      	ldr	r3, [pc, #104]	; (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	4917      	ldr	r1, [pc, #92]	; (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f003 0308 	and.w	r3, r3, #8
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d009      	beq.n	8004d22 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d0e:	4b13      	ldr	r3, [pc, #76]	; (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	691b      	ldr	r3, [r3, #16]
 8004d1a:	00db      	lsls	r3, r3, #3
 8004d1c:	490f      	ldr	r1, [pc, #60]	; (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004d22:	f000 f825 	bl	8004d70 <HAL_RCC_GetSysClockFreq>
 8004d26:	4602      	mov	r2, r0
 8004d28:	4b0c      	ldr	r3, [pc, #48]	; (8004d5c <HAL_RCC_ClockConfig+0x264>)
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	091b      	lsrs	r3, r3, #4
 8004d2e:	f003 030f 	and.w	r3, r3, #15
 8004d32:	490c      	ldr	r1, [pc, #48]	; (8004d64 <HAL_RCC_ClockConfig+0x26c>)
 8004d34:	5ccb      	ldrb	r3, [r1, r3]
 8004d36:	f003 031f 	and.w	r3, r3, #31
 8004d3a:	fa22 f303 	lsr.w	r3, r2, r3
 8004d3e:	4a0a      	ldr	r2, [pc, #40]	; (8004d68 <HAL_RCC_ClockConfig+0x270>)
 8004d40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004d42:	4b0a      	ldr	r3, [pc, #40]	; (8004d6c <HAL_RCC_ClockConfig+0x274>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4618      	mov	r0, r3
 8004d48:	f7fd f8aa 	bl	8001ea0 <HAL_InitTick>
 8004d4c:	4603      	mov	r3, r0
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3718      	adds	r7, #24
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop
 8004d58:	40022000 	.word	0x40022000
 8004d5c:	40021000 	.word	0x40021000
 8004d60:	04c4b400 	.word	0x04c4b400
 8004d64:	0800bedc 	.word	0x0800bedc
 8004d68:	200000ec 	.word	0x200000ec
 8004d6c:	200000f0 	.word	0x200000f0

08004d70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b087      	sub	sp, #28
 8004d74:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004d76:	4b2c      	ldr	r3, [pc, #176]	; (8004e28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	f003 030c 	and.w	r3, r3, #12
 8004d7e:	2b04      	cmp	r3, #4
 8004d80:	d102      	bne.n	8004d88 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004d82:	4b2a      	ldr	r3, [pc, #168]	; (8004e2c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004d84:	613b      	str	r3, [r7, #16]
 8004d86:	e047      	b.n	8004e18 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004d88:	4b27      	ldr	r3, [pc, #156]	; (8004e28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	f003 030c 	and.w	r3, r3, #12
 8004d90:	2b08      	cmp	r3, #8
 8004d92:	d102      	bne.n	8004d9a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004d94:	4b26      	ldr	r3, [pc, #152]	; (8004e30 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004d96:	613b      	str	r3, [r7, #16]
 8004d98:	e03e      	b.n	8004e18 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004d9a:	4b23      	ldr	r3, [pc, #140]	; (8004e28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	f003 030c 	and.w	r3, r3, #12
 8004da2:	2b0c      	cmp	r3, #12
 8004da4:	d136      	bne.n	8004e14 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004da6:	4b20      	ldr	r3, [pc, #128]	; (8004e28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004da8:	68db      	ldr	r3, [r3, #12]
 8004daa:	f003 0303 	and.w	r3, r3, #3
 8004dae:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004db0:	4b1d      	ldr	r3, [pc, #116]	; (8004e28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004db2:	68db      	ldr	r3, [r3, #12]
 8004db4:	091b      	lsrs	r3, r3, #4
 8004db6:	f003 030f 	and.w	r3, r3, #15
 8004dba:	3301      	adds	r3, #1
 8004dbc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2b03      	cmp	r3, #3
 8004dc2:	d10c      	bne.n	8004dde <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004dc4:	4a1a      	ldr	r2, [pc, #104]	; (8004e30 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dcc:	4a16      	ldr	r2, [pc, #88]	; (8004e28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004dce:	68d2      	ldr	r2, [r2, #12]
 8004dd0:	0a12      	lsrs	r2, r2, #8
 8004dd2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004dd6:	fb02 f303 	mul.w	r3, r2, r3
 8004dda:	617b      	str	r3, [r7, #20]
      break;
 8004ddc:	e00c      	b.n	8004df8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004dde:	4a13      	ldr	r2, [pc, #76]	; (8004e2c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004de6:	4a10      	ldr	r2, [pc, #64]	; (8004e28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004de8:	68d2      	ldr	r2, [r2, #12]
 8004dea:	0a12      	lsrs	r2, r2, #8
 8004dec:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004df0:	fb02 f303 	mul.w	r3, r2, r3
 8004df4:	617b      	str	r3, [r7, #20]
      break;
 8004df6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004df8:	4b0b      	ldr	r3, [pc, #44]	; (8004e28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004dfa:	68db      	ldr	r3, [r3, #12]
 8004dfc:	0e5b      	lsrs	r3, r3, #25
 8004dfe:	f003 0303 	and.w	r3, r3, #3
 8004e02:	3301      	adds	r3, #1
 8004e04:	005b      	lsls	r3, r3, #1
 8004e06:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004e08:	697a      	ldr	r2, [r7, #20]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e10:	613b      	str	r3, [r7, #16]
 8004e12:	e001      	b.n	8004e18 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004e14:	2300      	movs	r3, #0
 8004e16:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004e18:	693b      	ldr	r3, [r7, #16]
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	371c      	adds	r7, #28
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e24:	4770      	bx	lr
 8004e26:	bf00      	nop
 8004e28:	40021000 	.word	0x40021000
 8004e2c:	00f42400 	.word	0x00f42400
 8004e30:	016e3600 	.word	0x016e3600

08004e34 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e34:	b480      	push	{r7}
 8004e36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e38:	4b03      	ldr	r3, [pc, #12]	; (8004e48 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr
 8004e46:	bf00      	nop
 8004e48:	200000ec 	.word	0x200000ec

08004e4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004e50:	f7ff fff0 	bl	8004e34 <HAL_RCC_GetHCLKFreq>
 8004e54:	4602      	mov	r2, r0
 8004e56:	4b06      	ldr	r3, [pc, #24]	; (8004e70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	0a1b      	lsrs	r3, r3, #8
 8004e5c:	f003 0307 	and.w	r3, r3, #7
 8004e60:	4904      	ldr	r1, [pc, #16]	; (8004e74 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004e62:	5ccb      	ldrb	r3, [r1, r3]
 8004e64:	f003 031f 	and.w	r3, r3, #31
 8004e68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	bd80      	pop	{r7, pc}
 8004e70:	40021000 	.word	0x40021000
 8004e74:	0800beec 	.word	0x0800beec

08004e78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004e7c:	f7ff ffda 	bl	8004e34 <HAL_RCC_GetHCLKFreq>
 8004e80:	4602      	mov	r2, r0
 8004e82:	4b06      	ldr	r3, [pc, #24]	; (8004e9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	0adb      	lsrs	r3, r3, #11
 8004e88:	f003 0307 	and.w	r3, r3, #7
 8004e8c:	4904      	ldr	r1, [pc, #16]	; (8004ea0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004e8e:	5ccb      	ldrb	r3, [r1, r3]
 8004e90:	f003 031f 	and.w	r3, r3, #31
 8004e94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	bd80      	pop	{r7, pc}
 8004e9c:	40021000 	.word	0x40021000
 8004ea0:	0800beec 	.word	0x0800beec

08004ea4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b087      	sub	sp, #28
 8004ea8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004eaa:	4b1e      	ldr	r3, [pc, #120]	; (8004f24 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004eac:	68db      	ldr	r3, [r3, #12]
 8004eae:	f003 0303 	and.w	r3, r3, #3
 8004eb2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004eb4:	4b1b      	ldr	r3, [pc, #108]	; (8004f24 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	091b      	lsrs	r3, r3, #4
 8004eba:	f003 030f 	and.w	r3, r3, #15
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	2b03      	cmp	r3, #3
 8004ec6:	d10c      	bne.n	8004ee2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004ec8:	4a17      	ldr	r2, [pc, #92]	; (8004f28 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ed0:	4a14      	ldr	r2, [pc, #80]	; (8004f24 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004ed2:	68d2      	ldr	r2, [r2, #12]
 8004ed4:	0a12      	lsrs	r2, r2, #8
 8004ed6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004eda:	fb02 f303 	mul.w	r3, r2, r3
 8004ede:	617b      	str	r3, [r7, #20]
    break;
 8004ee0:	e00c      	b.n	8004efc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004ee2:	4a12      	ldr	r2, [pc, #72]	; (8004f2c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eea:	4a0e      	ldr	r2, [pc, #56]	; (8004f24 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004eec:	68d2      	ldr	r2, [r2, #12]
 8004eee:	0a12      	lsrs	r2, r2, #8
 8004ef0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004ef4:	fb02 f303 	mul.w	r3, r2, r3
 8004ef8:	617b      	str	r3, [r7, #20]
    break;
 8004efa:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004efc:	4b09      	ldr	r3, [pc, #36]	; (8004f24 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	0e5b      	lsrs	r3, r3, #25
 8004f02:	f003 0303 	and.w	r3, r3, #3
 8004f06:	3301      	adds	r3, #1
 8004f08:	005b      	lsls	r3, r3, #1
 8004f0a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004f0c:	697a      	ldr	r2, [r7, #20]
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f14:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004f16:	687b      	ldr	r3, [r7, #4]
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	371c      	adds	r7, #28
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr
 8004f24:	40021000 	.word	0x40021000
 8004f28:	016e3600 	.word	0x016e3600
 8004f2c:	00f42400 	.word	0x00f42400

08004f30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b086      	sub	sp, #24
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004f38:	2300      	movs	r3, #0
 8004f3a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	f000 8098 	beq.w	800507e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f52:	4b43      	ldr	r3, [pc, #268]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d10d      	bne.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f5e:	4b40      	ldr	r3, [pc, #256]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f62:	4a3f      	ldr	r2, [pc, #252]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f68:	6593      	str	r3, [r2, #88]	; 0x58
 8004f6a:	4b3d      	ldr	r3, [pc, #244]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f72:	60bb      	str	r3, [r7, #8]
 8004f74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f76:	2301      	movs	r3, #1
 8004f78:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f7a:	4b3a      	ldr	r3, [pc, #232]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a39      	ldr	r2, [pc, #228]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004f80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f84:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004f86:	f7fc ffd7 	bl	8001f38 <HAL_GetTick>
 8004f8a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f8c:	e009      	b.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f8e:	f7fc ffd3 	bl	8001f38 <HAL_GetTick>
 8004f92:	4602      	mov	r2, r0
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	1ad3      	subs	r3, r2, r3
 8004f98:	2b02      	cmp	r3, #2
 8004f9a:	d902      	bls.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004f9c:	2303      	movs	r3, #3
 8004f9e:	74fb      	strb	r3, [r7, #19]
        break;
 8004fa0:	e005      	b.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004fa2:	4b30      	ldr	r3, [pc, #192]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d0ef      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004fae:	7cfb      	ldrb	r3, [r7, #19]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d159      	bne.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004fb4:	4b2a      	ldr	r3, [pc, #168]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fbe:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d01e      	beq.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fca:	697a      	ldr	r2, [r7, #20]
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d019      	beq.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004fd0:	4b23      	ldr	r3, [pc, #140]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fda:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004fdc:	4b20      	ldr	r3, [pc, #128]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fe2:	4a1f      	ldr	r2, [pc, #124]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fe4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fe8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004fec:	4b1c      	ldr	r3, [pc, #112]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ff2:	4a1b      	ldr	r2, [pc, #108]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ff4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ff8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004ffc:	4a18      	ldr	r2, [pc, #96]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	f003 0301 	and.w	r3, r3, #1
 800500a:	2b00      	cmp	r3, #0
 800500c:	d016      	beq.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800500e:	f7fc ff93 	bl	8001f38 <HAL_GetTick>
 8005012:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005014:	e00b      	b.n	800502e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005016:	f7fc ff8f 	bl	8001f38 <HAL_GetTick>
 800501a:	4602      	mov	r2, r0
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	1ad3      	subs	r3, r2, r3
 8005020:	f241 3288 	movw	r2, #5000	; 0x1388
 8005024:	4293      	cmp	r3, r2
 8005026:	d902      	bls.n	800502e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005028:	2303      	movs	r3, #3
 800502a:	74fb      	strb	r3, [r7, #19]
            break;
 800502c:	e006      	b.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800502e:	4b0c      	ldr	r3, [pc, #48]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005030:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005034:	f003 0302 	and.w	r3, r3, #2
 8005038:	2b00      	cmp	r3, #0
 800503a:	d0ec      	beq.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800503c:	7cfb      	ldrb	r3, [r7, #19]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d10b      	bne.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005042:	4b07      	ldr	r3, [pc, #28]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005044:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005048:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005050:	4903      	ldr	r1, [pc, #12]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005052:	4313      	orrs	r3, r2
 8005054:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005058:	e008      	b.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800505a:	7cfb      	ldrb	r3, [r7, #19]
 800505c:	74bb      	strb	r3, [r7, #18]
 800505e:	e005      	b.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005060:	40021000 	.word	0x40021000
 8005064:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005068:	7cfb      	ldrb	r3, [r7, #19]
 800506a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800506c:	7c7b      	ldrb	r3, [r7, #17]
 800506e:	2b01      	cmp	r3, #1
 8005070:	d105      	bne.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005072:	4ba7      	ldr	r3, [pc, #668]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005074:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005076:	4aa6      	ldr	r2, [pc, #664]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005078:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800507c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0301 	and.w	r3, r3, #1
 8005086:	2b00      	cmp	r3, #0
 8005088:	d00a      	beq.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800508a:	4ba1      	ldr	r3, [pc, #644]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800508c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005090:	f023 0203 	bic.w	r2, r3, #3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	499d      	ldr	r1, [pc, #628]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800509a:	4313      	orrs	r3, r2
 800509c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f003 0302 	and.w	r3, r3, #2
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d00a      	beq.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80050ac:	4b98      	ldr	r3, [pc, #608]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050b2:	f023 020c 	bic.w	r2, r3, #12
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	4995      	ldr	r1, [pc, #596]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050bc:	4313      	orrs	r3, r2
 80050be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f003 0304 	and.w	r3, r3, #4
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d00a      	beq.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80050ce:	4b90      	ldr	r3, [pc, #576]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050d4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	68db      	ldr	r3, [r3, #12]
 80050dc:	498c      	ldr	r1, [pc, #560]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050de:	4313      	orrs	r3, r2
 80050e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 0308 	and.w	r3, r3, #8
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d00a      	beq.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80050f0:	4b87      	ldr	r3, [pc, #540]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050f6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	691b      	ldr	r3, [r3, #16]
 80050fe:	4984      	ldr	r1, [pc, #528]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005100:	4313      	orrs	r3, r2
 8005102:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 0310 	and.w	r3, r3, #16
 800510e:	2b00      	cmp	r3, #0
 8005110:	d00a      	beq.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005112:	4b7f      	ldr	r3, [pc, #508]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005114:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005118:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	695b      	ldr	r3, [r3, #20]
 8005120:	497b      	ldr	r1, [pc, #492]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005122:	4313      	orrs	r3, r2
 8005124:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f003 0320 	and.w	r3, r3, #32
 8005130:	2b00      	cmp	r3, #0
 8005132:	d00a      	beq.n	800514a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005134:	4b76      	ldr	r3, [pc, #472]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005136:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800513a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	699b      	ldr	r3, [r3, #24]
 8005142:	4973      	ldr	r1, [pc, #460]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005144:	4313      	orrs	r3, r2
 8005146:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005152:	2b00      	cmp	r3, #0
 8005154:	d00a      	beq.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005156:	4b6e      	ldr	r3, [pc, #440]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005158:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800515c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	69db      	ldr	r3, [r3, #28]
 8005164:	496a      	ldr	r1, [pc, #424]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005166:	4313      	orrs	r3, r2
 8005168:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005174:	2b00      	cmp	r3, #0
 8005176:	d00a      	beq.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005178:	4b65      	ldr	r3, [pc, #404]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800517a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800517e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6a1b      	ldr	r3, [r3, #32]
 8005186:	4962      	ldr	r1, [pc, #392]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005188:	4313      	orrs	r3, r2
 800518a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005196:	2b00      	cmp	r3, #0
 8005198:	d00a      	beq.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800519a:	4b5d      	ldr	r3, [pc, #372]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800519c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051a0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a8:	4959      	ldr	r1, [pc, #356]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051aa:	4313      	orrs	r3, r2
 80051ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d00a      	beq.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80051bc:	4b54      	ldr	r3, [pc, #336]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051be:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80051c2:	f023 0203 	bic.w	r2, r3, #3
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051ca:	4951      	ldr	r1, [pc, #324]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051cc:	4313      	orrs	r3, r2
 80051ce:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d00a      	beq.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80051de:	4b4c      	ldr	r3, [pc, #304]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051e4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ec:	4948      	ldr	r1, [pc, #288]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051ee:	4313      	orrs	r3, r2
 80051f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d015      	beq.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005200:	4b43      	ldr	r3, [pc, #268]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005202:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005206:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800520e:	4940      	ldr	r1, [pc, #256]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005210:	4313      	orrs	r3, r2
 8005212:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800521a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800521e:	d105      	bne.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005220:	4b3b      	ldr	r3, [pc, #236]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005222:	68db      	ldr	r3, [r3, #12]
 8005224:	4a3a      	ldr	r2, [pc, #232]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005226:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800522a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005234:	2b00      	cmp	r3, #0
 8005236:	d015      	beq.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005238:	4b35      	ldr	r3, [pc, #212]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800523a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800523e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005246:	4932      	ldr	r1, [pc, #200]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005248:	4313      	orrs	r3, r2
 800524a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005252:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005256:	d105      	bne.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005258:	4b2d      	ldr	r3, [pc, #180]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800525a:	68db      	ldr	r3, [r3, #12]
 800525c:	4a2c      	ldr	r2, [pc, #176]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800525e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005262:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800526c:	2b00      	cmp	r3, #0
 800526e:	d015      	beq.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005270:	4b27      	ldr	r3, [pc, #156]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005272:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005276:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800527e:	4924      	ldr	r1, [pc, #144]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005280:	4313      	orrs	r3, r2
 8005282:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800528a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800528e:	d105      	bne.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005290:	4b1f      	ldr	r3, [pc, #124]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005292:	68db      	ldr	r3, [r3, #12]
 8005294:	4a1e      	ldr	r2, [pc, #120]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005296:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800529a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d015      	beq.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80052a8:	4b19      	ldr	r3, [pc, #100]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052ae:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052b6:	4916      	ldr	r1, [pc, #88]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052b8:	4313      	orrs	r3, r2
 80052ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80052c6:	d105      	bne.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052c8:	4b11      	ldr	r3, [pc, #68]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052ca:	68db      	ldr	r3, [r3, #12]
 80052cc:	4a10      	ldr	r2, [pc, #64]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80052d2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d019      	beq.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80052e0:	4b0b      	ldr	r3, [pc, #44]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052e6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ee:	4908      	ldr	r1, [pc, #32]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052f0:	4313      	orrs	r3, r2
 80052f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80052fe:	d109      	bne.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005300:	4b03      	ldr	r3, [pc, #12]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	4a02      	ldr	r2, [pc, #8]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005306:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800530a:	60d3      	str	r3, [r2, #12]
 800530c:	e002      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800530e:	bf00      	nop
 8005310:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800531c:	2b00      	cmp	r3, #0
 800531e:	d015      	beq.n	800534c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005320:	4b29      	ldr	r3, [pc, #164]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005322:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005326:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800532e:	4926      	ldr	r1, [pc, #152]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005330:	4313      	orrs	r3, r2
 8005332:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800533a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800533e:	d105      	bne.n	800534c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005340:	4b21      	ldr	r3, [pc, #132]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005342:	68db      	ldr	r3, [r3, #12]
 8005344:	4a20      	ldr	r2, [pc, #128]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005346:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800534a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005354:	2b00      	cmp	r3, #0
 8005356:	d015      	beq.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005358:	4b1b      	ldr	r3, [pc, #108]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800535a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800535e:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005366:	4918      	ldr	r1, [pc, #96]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005368:	4313      	orrs	r3, r2
 800536a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005372:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005376:	d105      	bne.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005378:	4b13      	ldr	r3, [pc, #76]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800537a:	68db      	ldr	r3, [r3, #12]
 800537c:	4a12      	ldr	r2, [pc, #72]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800537e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005382:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800538c:	2b00      	cmp	r3, #0
 800538e:	d015      	beq.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005390:	4b0d      	ldr	r3, [pc, #52]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005392:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005396:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800539e:	490a      	ldr	r1, [pc, #40]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80053a0:	4313      	orrs	r3, r2
 80053a2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053aa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80053ae:	d105      	bne.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053b0:	4b05      	ldr	r3, [pc, #20]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80053b2:	68db      	ldr	r3, [r3, #12]
 80053b4:	4a04      	ldr	r2, [pc, #16]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80053b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80053ba:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80053bc:	7cbb      	ldrb	r3, [r7, #18]
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3718      	adds	r7, #24
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}
 80053c6:	bf00      	nop
 80053c8:	40021000 	.word	0x40021000

080053cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b082      	sub	sp, #8
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d101      	bne.n	80053de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	e049      	b.n	8005472 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d106      	bne.n	80053f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2200      	movs	r2, #0
 80053ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f7fc fb3c 	bl	8001a70 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2202      	movs	r2, #2
 80053fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681a      	ldr	r2, [r3, #0]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	3304      	adds	r3, #4
 8005408:	4619      	mov	r1, r3
 800540a:	4610      	mov	r0, r2
 800540c:	f000 fc6e 	bl	8005cec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2201      	movs	r2, #1
 8005414:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2201      	movs	r2, #1
 800541c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2201      	movs	r2, #1
 8005424:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2201      	movs	r2, #1
 800542c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2201      	movs	r2, #1
 8005434:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2201      	movs	r2, #1
 800543c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2201      	movs	r2, #1
 8005444:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2201      	movs	r2, #1
 800544c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2201      	movs	r2, #1
 8005454:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2201      	movs	r2, #1
 800545c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2201      	movs	r2, #1
 8005464:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2201      	movs	r2, #1
 800546c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005470:	2300      	movs	r3, #0
}
 8005472:	4618      	mov	r0, r3
 8005474:	3708      	adds	r7, #8
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}

0800547a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800547a:	b580      	push	{r7, lr}
 800547c:	b082      	sub	sp, #8
 800547e:	af00      	add	r7, sp, #0
 8005480:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d101      	bne.n	800548c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	e049      	b.n	8005520 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005492:	b2db      	uxtb	r3, r3
 8005494:	2b00      	cmp	r3, #0
 8005496:	d106      	bne.n	80054a6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2200      	movs	r2, #0
 800549c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80054a0:	6878      	ldr	r0, [r7, #4]
 80054a2:	f000 f841 	bl	8005528 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2202      	movs	r2, #2
 80054aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	3304      	adds	r3, #4
 80054b6:	4619      	mov	r1, r3
 80054b8:	4610      	mov	r0, r2
 80054ba:	f000 fc17 	bl	8005cec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2201      	movs	r2, #1
 80054c2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2201      	movs	r2, #1
 80054ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2201      	movs	r2, #1
 80054d2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2201      	movs	r2, #1
 80054da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2201      	movs	r2, #1
 80054e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2201      	movs	r2, #1
 80054ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2201      	movs	r2, #1
 80054f2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2201      	movs	r2, #1
 80054fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2201      	movs	r2, #1
 8005502:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2201      	movs	r2, #1
 800550a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2201      	movs	r2, #1
 8005512:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2201      	movs	r2, #1
 800551a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800551e:	2300      	movs	r3, #0
}
 8005520:	4618      	mov	r0, r3
 8005522:	3708      	adds	r7, #8
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}

08005528 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005528:	b480      	push	{r7}
 800552a:	b083      	sub	sp, #12
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005530:	bf00      	nop
 8005532:	370c      	adds	r7, #12
 8005534:	46bd      	mov	sp, r7
 8005536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553a:	4770      	bx	lr

0800553c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b084      	sub	sp, #16
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
 8005544:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d109      	bne.n	8005560 <HAL_TIM_PWM_Start+0x24>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005552:	b2db      	uxtb	r3, r3
 8005554:	2b01      	cmp	r3, #1
 8005556:	bf14      	ite	ne
 8005558:	2301      	movne	r3, #1
 800555a:	2300      	moveq	r3, #0
 800555c:	b2db      	uxtb	r3, r3
 800555e:	e03c      	b.n	80055da <HAL_TIM_PWM_Start+0x9e>
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	2b04      	cmp	r3, #4
 8005564:	d109      	bne.n	800557a <HAL_TIM_PWM_Start+0x3e>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800556c:	b2db      	uxtb	r3, r3
 800556e:	2b01      	cmp	r3, #1
 8005570:	bf14      	ite	ne
 8005572:	2301      	movne	r3, #1
 8005574:	2300      	moveq	r3, #0
 8005576:	b2db      	uxtb	r3, r3
 8005578:	e02f      	b.n	80055da <HAL_TIM_PWM_Start+0x9e>
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	2b08      	cmp	r3, #8
 800557e:	d109      	bne.n	8005594 <HAL_TIM_PWM_Start+0x58>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005586:	b2db      	uxtb	r3, r3
 8005588:	2b01      	cmp	r3, #1
 800558a:	bf14      	ite	ne
 800558c:	2301      	movne	r3, #1
 800558e:	2300      	moveq	r3, #0
 8005590:	b2db      	uxtb	r3, r3
 8005592:	e022      	b.n	80055da <HAL_TIM_PWM_Start+0x9e>
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	2b0c      	cmp	r3, #12
 8005598:	d109      	bne.n	80055ae <HAL_TIM_PWM_Start+0x72>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80055a0:	b2db      	uxtb	r3, r3
 80055a2:	2b01      	cmp	r3, #1
 80055a4:	bf14      	ite	ne
 80055a6:	2301      	movne	r3, #1
 80055a8:	2300      	moveq	r3, #0
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	e015      	b.n	80055da <HAL_TIM_PWM_Start+0x9e>
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	2b10      	cmp	r3, #16
 80055b2:	d109      	bne.n	80055c8 <HAL_TIM_PWM_Start+0x8c>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80055ba:	b2db      	uxtb	r3, r3
 80055bc:	2b01      	cmp	r3, #1
 80055be:	bf14      	ite	ne
 80055c0:	2301      	movne	r3, #1
 80055c2:	2300      	moveq	r3, #0
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	e008      	b.n	80055da <HAL_TIM_PWM_Start+0x9e>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80055ce:	b2db      	uxtb	r3, r3
 80055d0:	2b01      	cmp	r3, #1
 80055d2:	bf14      	ite	ne
 80055d4:	2301      	movne	r3, #1
 80055d6:	2300      	moveq	r3, #0
 80055d8:	b2db      	uxtb	r3, r3
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d001      	beq.n	80055e2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	e0a6      	b.n	8005730 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d104      	bne.n	80055f2 <HAL_TIM_PWM_Start+0xb6>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2202      	movs	r2, #2
 80055ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055f0:	e023      	b.n	800563a <HAL_TIM_PWM_Start+0xfe>
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	2b04      	cmp	r3, #4
 80055f6:	d104      	bne.n	8005602 <HAL_TIM_PWM_Start+0xc6>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2202      	movs	r2, #2
 80055fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005600:	e01b      	b.n	800563a <HAL_TIM_PWM_Start+0xfe>
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	2b08      	cmp	r3, #8
 8005606:	d104      	bne.n	8005612 <HAL_TIM_PWM_Start+0xd6>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2202      	movs	r2, #2
 800560c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005610:	e013      	b.n	800563a <HAL_TIM_PWM_Start+0xfe>
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	2b0c      	cmp	r3, #12
 8005616:	d104      	bne.n	8005622 <HAL_TIM_PWM_Start+0xe6>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2202      	movs	r2, #2
 800561c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005620:	e00b      	b.n	800563a <HAL_TIM_PWM_Start+0xfe>
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	2b10      	cmp	r3, #16
 8005626:	d104      	bne.n	8005632 <HAL_TIM_PWM_Start+0xf6>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2202      	movs	r2, #2
 800562c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005630:	e003      	b.n	800563a <HAL_TIM_PWM_Start+0xfe>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2202      	movs	r2, #2
 8005636:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	2201      	movs	r2, #1
 8005640:	6839      	ldr	r1, [r7, #0]
 8005642:	4618      	mov	r0, r3
 8005644:	f000 ffc0 	bl	80065c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a3a      	ldr	r2, [pc, #232]	; (8005738 <HAL_TIM_PWM_Start+0x1fc>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d018      	beq.n	8005684 <HAL_TIM_PWM_Start+0x148>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a39      	ldr	r2, [pc, #228]	; (800573c <HAL_TIM_PWM_Start+0x200>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d013      	beq.n	8005684 <HAL_TIM_PWM_Start+0x148>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a37      	ldr	r2, [pc, #220]	; (8005740 <HAL_TIM_PWM_Start+0x204>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d00e      	beq.n	8005684 <HAL_TIM_PWM_Start+0x148>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4a36      	ldr	r2, [pc, #216]	; (8005744 <HAL_TIM_PWM_Start+0x208>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d009      	beq.n	8005684 <HAL_TIM_PWM_Start+0x148>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a34      	ldr	r2, [pc, #208]	; (8005748 <HAL_TIM_PWM_Start+0x20c>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d004      	beq.n	8005684 <HAL_TIM_PWM_Start+0x148>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4a33      	ldr	r2, [pc, #204]	; (800574c <HAL_TIM_PWM_Start+0x210>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d101      	bne.n	8005688 <HAL_TIM_PWM_Start+0x14c>
 8005684:	2301      	movs	r3, #1
 8005686:	e000      	b.n	800568a <HAL_TIM_PWM_Start+0x14e>
 8005688:	2300      	movs	r3, #0
 800568a:	2b00      	cmp	r3, #0
 800568c:	d007      	beq.n	800569e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800569c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4a25      	ldr	r2, [pc, #148]	; (8005738 <HAL_TIM_PWM_Start+0x1fc>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d022      	beq.n	80056ee <HAL_TIM_PWM_Start+0x1b2>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056b0:	d01d      	beq.n	80056ee <HAL_TIM_PWM_Start+0x1b2>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4a26      	ldr	r2, [pc, #152]	; (8005750 <HAL_TIM_PWM_Start+0x214>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d018      	beq.n	80056ee <HAL_TIM_PWM_Start+0x1b2>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a24      	ldr	r2, [pc, #144]	; (8005754 <HAL_TIM_PWM_Start+0x218>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d013      	beq.n	80056ee <HAL_TIM_PWM_Start+0x1b2>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4a23      	ldr	r2, [pc, #140]	; (8005758 <HAL_TIM_PWM_Start+0x21c>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d00e      	beq.n	80056ee <HAL_TIM_PWM_Start+0x1b2>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a19      	ldr	r2, [pc, #100]	; (800573c <HAL_TIM_PWM_Start+0x200>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d009      	beq.n	80056ee <HAL_TIM_PWM_Start+0x1b2>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	4a18      	ldr	r2, [pc, #96]	; (8005740 <HAL_TIM_PWM_Start+0x204>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d004      	beq.n	80056ee <HAL_TIM_PWM_Start+0x1b2>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a18      	ldr	r2, [pc, #96]	; (800574c <HAL_TIM_PWM_Start+0x210>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d115      	bne.n	800571a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	689a      	ldr	r2, [r3, #8]
 80056f4:	4b19      	ldr	r3, [pc, #100]	; (800575c <HAL_TIM_PWM_Start+0x220>)
 80056f6:	4013      	ands	r3, r2
 80056f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	2b06      	cmp	r3, #6
 80056fe:	d015      	beq.n	800572c <HAL_TIM_PWM_Start+0x1f0>
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005706:	d011      	beq.n	800572c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	681a      	ldr	r2, [r3, #0]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f042 0201 	orr.w	r2, r2, #1
 8005716:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005718:	e008      	b.n	800572c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	681a      	ldr	r2, [r3, #0]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f042 0201 	orr.w	r2, r2, #1
 8005728:	601a      	str	r2, [r3, #0]
 800572a:	e000      	b.n	800572e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800572c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800572e:	2300      	movs	r3, #0
}
 8005730:	4618      	mov	r0, r3
 8005732:	3710      	adds	r7, #16
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}
 8005738:	40012c00 	.word	0x40012c00
 800573c:	40013400 	.word	0x40013400
 8005740:	40014000 	.word	0x40014000
 8005744:	40014400 	.word	0x40014400
 8005748:	40014800 	.word	0x40014800
 800574c:	40015000 	.word	0x40015000
 8005750:	40000400 	.word	0x40000400
 8005754:	40000800 	.word	0x40000800
 8005758:	40000c00 	.word	0x40000c00
 800575c:	00010007 	.word	0x00010007

08005760 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b082      	sub	sp, #8
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
 8005768:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	2200      	movs	r2, #0
 8005770:	6839      	ldr	r1, [r7, #0]
 8005772:	4618      	mov	r0, r3
 8005774:	f000 ff28 	bl	80065c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a40      	ldr	r2, [pc, #256]	; (8005880 <HAL_TIM_PWM_Stop+0x120>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d018      	beq.n	80057b4 <HAL_TIM_PWM_Stop+0x54>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a3f      	ldr	r2, [pc, #252]	; (8005884 <HAL_TIM_PWM_Stop+0x124>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d013      	beq.n	80057b4 <HAL_TIM_PWM_Stop+0x54>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a3d      	ldr	r2, [pc, #244]	; (8005888 <HAL_TIM_PWM_Stop+0x128>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d00e      	beq.n	80057b4 <HAL_TIM_PWM_Stop+0x54>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a3c      	ldr	r2, [pc, #240]	; (800588c <HAL_TIM_PWM_Stop+0x12c>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d009      	beq.n	80057b4 <HAL_TIM_PWM_Stop+0x54>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a3a      	ldr	r2, [pc, #232]	; (8005890 <HAL_TIM_PWM_Stop+0x130>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d004      	beq.n	80057b4 <HAL_TIM_PWM_Stop+0x54>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a39      	ldr	r2, [pc, #228]	; (8005894 <HAL_TIM_PWM_Stop+0x134>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d101      	bne.n	80057b8 <HAL_TIM_PWM_Stop+0x58>
 80057b4:	2301      	movs	r3, #1
 80057b6:	e000      	b.n	80057ba <HAL_TIM_PWM_Stop+0x5a>
 80057b8:	2300      	movs	r3, #0
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d017      	beq.n	80057ee <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	6a1a      	ldr	r2, [r3, #32]
 80057c4:	f241 1311 	movw	r3, #4369	; 0x1111
 80057c8:	4013      	ands	r3, r2
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d10f      	bne.n	80057ee <HAL_TIM_PWM_Stop+0x8e>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	6a1a      	ldr	r2, [r3, #32]
 80057d4:	f244 4344 	movw	r3, #17476	; 0x4444
 80057d8:	4013      	ands	r3, r2
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d107      	bne.n	80057ee <HAL_TIM_PWM_Stop+0x8e>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80057ec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	6a1a      	ldr	r2, [r3, #32]
 80057f4:	f241 1311 	movw	r3, #4369	; 0x1111
 80057f8:	4013      	ands	r3, r2
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d10f      	bne.n	800581e <HAL_TIM_PWM_Stop+0xbe>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	6a1a      	ldr	r2, [r3, #32]
 8005804:	f244 4344 	movw	r3, #17476	; 0x4444
 8005808:	4013      	ands	r3, r2
 800580a:	2b00      	cmp	r3, #0
 800580c:	d107      	bne.n	800581e <HAL_TIM_PWM_Stop+0xbe>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f022 0201 	bic.w	r2, r2, #1
 800581c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d104      	bne.n	800582e <HAL_TIM_PWM_Stop+0xce>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2201      	movs	r2, #1
 8005828:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800582c:	e023      	b.n	8005876 <HAL_TIM_PWM_Stop+0x116>
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	2b04      	cmp	r3, #4
 8005832:	d104      	bne.n	800583e <HAL_TIM_PWM_Stop+0xde>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800583c:	e01b      	b.n	8005876 <HAL_TIM_PWM_Stop+0x116>
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	2b08      	cmp	r3, #8
 8005842:	d104      	bne.n	800584e <HAL_TIM_PWM_Stop+0xee>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2201      	movs	r2, #1
 8005848:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800584c:	e013      	b.n	8005876 <HAL_TIM_PWM_Stop+0x116>
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	2b0c      	cmp	r3, #12
 8005852:	d104      	bne.n	800585e <HAL_TIM_PWM_Stop+0xfe>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800585c:	e00b      	b.n	8005876 <HAL_TIM_PWM_Stop+0x116>
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	2b10      	cmp	r3, #16
 8005862:	d104      	bne.n	800586e <HAL_TIM_PWM_Stop+0x10e>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2201      	movs	r2, #1
 8005868:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800586c:	e003      	b.n	8005876 <HAL_TIM_PWM_Stop+0x116>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2201      	movs	r2, #1
 8005872:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8005876:	2300      	movs	r3, #0
}
 8005878:	4618      	mov	r0, r3
 800587a:	3708      	adds	r7, #8
 800587c:	46bd      	mov	sp, r7
 800587e:	bd80      	pop	{r7, pc}
 8005880:	40012c00 	.word	0x40012c00
 8005884:	40013400 	.word	0x40013400
 8005888:	40014000 	.word	0x40014000
 800588c:	40014400 	.word	0x40014400
 8005890:	40014800 	.word	0x40014800
 8005894:	40015000 	.word	0x40015000

08005898 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b086      	sub	sp, #24
 800589c:	af00      	add	r7, sp, #0
 800589e:	60f8      	str	r0, [r7, #12]
 80058a0:	60b9      	str	r1, [r7, #8]
 80058a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058a4:	2300      	movs	r3, #0
 80058a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d101      	bne.n	80058b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80058b2:	2302      	movs	r3, #2
 80058b4:	e0ff      	b.n	8005ab6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2201      	movs	r2, #1
 80058ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2b14      	cmp	r3, #20
 80058c2:	f200 80f0 	bhi.w	8005aa6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80058c6:	a201      	add	r2, pc, #4	; (adr r2, 80058cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80058c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058cc:	08005921 	.word	0x08005921
 80058d0:	08005aa7 	.word	0x08005aa7
 80058d4:	08005aa7 	.word	0x08005aa7
 80058d8:	08005aa7 	.word	0x08005aa7
 80058dc:	08005961 	.word	0x08005961
 80058e0:	08005aa7 	.word	0x08005aa7
 80058e4:	08005aa7 	.word	0x08005aa7
 80058e8:	08005aa7 	.word	0x08005aa7
 80058ec:	080059a3 	.word	0x080059a3
 80058f0:	08005aa7 	.word	0x08005aa7
 80058f4:	08005aa7 	.word	0x08005aa7
 80058f8:	08005aa7 	.word	0x08005aa7
 80058fc:	080059e3 	.word	0x080059e3
 8005900:	08005aa7 	.word	0x08005aa7
 8005904:	08005aa7 	.word	0x08005aa7
 8005908:	08005aa7 	.word	0x08005aa7
 800590c:	08005a25 	.word	0x08005a25
 8005910:	08005aa7 	.word	0x08005aa7
 8005914:	08005aa7 	.word	0x08005aa7
 8005918:	08005aa7 	.word	0x08005aa7
 800591c:	08005a65 	.word	0x08005a65
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	68b9      	ldr	r1, [r7, #8]
 8005926:	4618      	mov	r0, r3
 8005928:	f000 fa88 	bl	8005e3c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	699a      	ldr	r2, [r3, #24]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f042 0208 	orr.w	r2, r2, #8
 800593a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	699a      	ldr	r2, [r3, #24]
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f022 0204 	bic.w	r2, r2, #4
 800594a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	6999      	ldr	r1, [r3, #24]
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	691a      	ldr	r2, [r3, #16]
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	430a      	orrs	r2, r1
 800595c:	619a      	str	r2, [r3, #24]
      break;
 800595e:	e0a5      	b.n	8005aac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	68b9      	ldr	r1, [r7, #8]
 8005966:	4618      	mov	r0, r3
 8005968:	f000 fb02 	bl	8005f70 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	699a      	ldr	r2, [r3, #24]
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800597a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	699a      	ldr	r2, [r3, #24]
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800598a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	6999      	ldr	r1, [r3, #24]
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	691b      	ldr	r3, [r3, #16]
 8005996:	021a      	lsls	r2, r3, #8
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	430a      	orrs	r2, r1
 800599e:	619a      	str	r2, [r3, #24]
      break;
 80059a0:	e084      	b.n	8005aac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	68b9      	ldr	r1, [r7, #8]
 80059a8:	4618      	mov	r0, r3
 80059aa:	f000 fb75 	bl	8006098 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	69da      	ldr	r2, [r3, #28]
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f042 0208 	orr.w	r2, r2, #8
 80059bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	69da      	ldr	r2, [r3, #28]
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f022 0204 	bic.w	r2, r2, #4
 80059cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	69d9      	ldr	r1, [r3, #28]
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	691a      	ldr	r2, [r3, #16]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	430a      	orrs	r2, r1
 80059de:	61da      	str	r2, [r3, #28]
      break;
 80059e0:	e064      	b.n	8005aac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	68b9      	ldr	r1, [r7, #8]
 80059e8:	4618      	mov	r0, r3
 80059ea:	f000 fbe7 	bl	80061bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	69da      	ldr	r2, [r3, #28]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	69da      	ldr	r2, [r3, #28]
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	69d9      	ldr	r1, [r3, #28]
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	691b      	ldr	r3, [r3, #16]
 8005a18:	021a      	lsls	r2, r3, #8
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	430a      	orrs	r2, r1
 8005a20:	61da      	str	r2, [r3, #28]
      break;
 8005a22:	e043      	b.n	8005aac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	68b9      	ldr	r1, [r7, #8]
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	f000 fc5a 	bl	80062e4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f042 0208 	orr.w	r2, r2, #8
 8005a3e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f022 0204 	bic.w	r2, r2, #4
 8005a4e:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	691a      	ldr	r2, [r3, #16]
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	430a      	orrs	r2, r1
 8005a60:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8005a62:	e023      	b.n	8005aac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	68b9      	ldr	r1, [r7, #8]
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	f000 fca4 	bl	80063b8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a7e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a8e:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	691b      	ldr	r3, [r3, #16]
 8005a9a:	021a      	lsls	r2, r3, #8
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	430a      	orrs	r2, r1
 8005aa2:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8005aa4:	e002      	b.n	8005aac <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	75fb      	strb	r3, [r7, #23]
      break;
 8005aaa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005ab4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3718      	adds	r7, #24
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}
 8005abe:	bf00      	nop

08005ac0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b084      	sub	sp, #16
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
 8005ac8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005aca:	2300      	movs	r3, #0
 8005acc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ad4:	2b01      	cmp	r3, #1
 8005ad6:	d101      	bne.n	8005adc <HAL_TIM_ConfigClockSource+0x1c>
 8005ad8:	2302      	movs	r3, #2
 8005ada:	e0f6      	b.n	8005cca <HAL_TIM_ConfigClockSource+0x20a>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2202      	movs	r2, #2
 8005ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8005afa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005afe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005b06:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	68ba      	ldr	r2, [r7, #8]
 8005b0e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a6f      	ldr	r2, [pc, #444]	; (8005cd4 <HAL_TIM_ConfigClockSource+0x214>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	f000 80c1 	beq.w	8005c9e <HAL_TIM_ConfigClockSource+0x1de>
 8005b1c:	4a6d      	ldr	r2, [pc, #436]	; (8005cd4 <HAL_TIM_ConfigClockSource+0x214>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	f200 80c6 	bhi.w	8005cb0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005b24:	4a6c      	ldr	r2, [pc, #432]	; (8005cd8 <HAL_TIM_ConfigClockSource+0x218>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	f000 80b9 	beq.w	8005c9e <HAL_TIM_ConfigClockSource+0x1de>
 8005b2c:	4a6a      	ldr	r2, [pc, #424]	; (8005cd8 <HAL_TIM_ConfigClockSource+0x218>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	f200 80be 	bhi.w	8005cb0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005b34:	4a69      	ldr	r2, [pc, #420]	; (8005cdc <HAL_TIM_ConfigClockSource+0x21c>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	f000 80b1 	beq.w	8005c9e <HAL_TIM_ConfigClockSource+0x1de>
 8005b3c:	4a67      	ldr	r2, [pc, #412]	; (8005cdc <HAL_TIM_ConfigClockSource+0x21c>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	f200 80b6 	bhi.w	8005cb0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005b44:	4a66      	ldr	r2, [pc, #408]	; (8005ce0 <HAL_TIM_ConfigClockSource+0x220>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	f000 80a9 	beq.w	8005c9e <HAL_TIM_ConfigClockSource+0x1de>
 8005b4c:	4a64      	ldr	r2, [pc, #400]	; (8005ce0 <HAL_TIM_ConfigClockSource+0x220>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	f200 80ae 	bhi.w	8005cb0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005b54:	4a63      	ldr	r2, [pc, #396]	; (8005ce4 <HAL_TIM_ConfigClockSource+0x224>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	f000 80a1 	beq.w	8005c9e <HAL_TIM_ConfigClockSource+0x1de>
 8005b5c:	4a61      	ldr	r2, [pc, #388]	; (8005ce4 <HAL_TIM_ConfigClockSource+0x224>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	f200 80a6 	bhi.w	8005cb0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005b64:	4a60      	ldr	r2, [pc, #384]	; (8005ce8 <HAL_TIM_ConfigClockSource+0x228>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	f000 8099 	beq.w	8005c9e <HAL_TIM_ConfigClockSource+0x1de>
 8005b6c:	4a5e      	ldr	r2, [pc, #376]	; (8005ce8 <HAL_TIM_ConfigClockSource+0x228>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	f200 809e 	bhi.w	8005cb0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005b74:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005b78:	f000 8091 	beq.w	8005c9e <HAL_TIM_ConfigClockSource+0x1de>
 8005b7c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005b80:	f200 8096 	bhi.w	8005cb0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005b84:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b88:	f000 8089 	beq.w	8005c9e <HAL_TIM_ConfigClockSource+0x1de>
 8005b8c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b90:	f200 808e 	bhi.w	8005cb0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005b94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b98:	d03e      	beq.n	8005c18 <HAL_TIM_ConfigClockSource+0x158>
 8005b9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b9e:	f200 8087 	bhi.w	8005cb0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005ba2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ba6:	f000 8086 	beq.w	8005cb6 <HAL_TIM_ConfigClockSource+0x1f6>
 8005baa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bae:	d87f      	bhi.n	8005cb0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005bb0:	2b70      	cmp	r3, #112	; 0x70
 8005bb2:	d01a      	beq.n	8005bea <HAL_TIM_ConfigClockSource+0x12a>
 8005bb4:	2b70      	cmp	r3, #112	; 0x70
 8005bb6:	d87b      	bhi.n	8005cb0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005bb8:	2b60      	cmp	r3, #96	; 0x60
 8005bba:	d050      	beq.n	8005c5e <HAL_TIM_ConfigClockSource+0x19e>
 8005bbc:	2b60      	cmp	r3, #96	; 0x60
 8005bbe:	d877      	bhi.n	8005cb0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005bc0:	2b50      	cmp	r3, #80	; 0x50
 8005bc2:	d03c      	beq.n	8005c3e <HAL_TIM_ConfigClockSource+0x17e>
 8005bc4:	2b50      	cmp	r3, #80	; 0x50
 8005bc6:	d873      	bhi.n	8005cb0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005bc8:	2b40      	cmp	r3, #64	; 0x40
 8005bca:	d058      	beq.n	8005c7e <HAL_TIM_ConfigClockSource+0x1be>
 8005bcc:	2b40      	cmp	r3, #64	; 0x40
 8005bce:	d86f      	bhi.n	8005cb0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005bd0:	2b30      	cmp	r3, #48	; 0x30
 8005bd2:	d064      	beq.n	8005c9e <HAL_TIM_ConfigClockSource+0x1de>
 8005bd4:	2b30      	cmp	r3, #48	; 0x30
 8005bd6:	d86b      	bhi.n	8005cb0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005bd8:	2b20      	cmp	r3, #32
 8005bda:	d060      	beq.n	8005c9e <HAL_TIM_ConfigClockSource+0x1de>
 8005bdc:	2b20      	cmp	r3, #32
 8005bde:	d867      	bhi.n	8005cb0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d05c      	beq.n	8005c9e <HAL_TIM_ConfigClockSource+0x1de>
 8005be4:	2b10      	cmp	r3, #16
 8005be6:	d05a      	beq.n	8005c9e <HAL_TIM_ConfigClockSource+0x1de>
 8005be8:	e062      	b.n	8005cb0 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6818      	ldr	r0, [r3, #0]
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	6899      	ldr	r1, [r3, #8]
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	685a      	ldr	r2, [r3, #4]
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	68db      	ldr	r3, [r3, #12]
 8005bfa:	f000 fcc5 	bl	8006588 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005c0c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	68ba      	ldr	r2, [r7, #8]
 8005c14:	609a      	str	r2, [r3, #8]
      break;
 8005c16:	e04f      	b.n	8005cb8 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6818      	ldr	r0, [r3, #0]
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	6899      	ldr	r1, [r3, #8]
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	685a      	ldr	r2, [r3, #4]
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	68db      	ldr	r3, [r3, #12]
 8005c28:	f000 fcae 	bl	8006588 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	689a      	ldr	r2, [r3, #8]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005c3a:	609a      	str	r2, [r3, #8]
      break;
 8005c3c:	e03c      	b.n	8005cb8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6818      	ldr	r0, [r3, #0]
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	6859      	ldr	r1, [r3, #4]
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	68db      	ldr	r3, [r3, #12]
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	f000 fc20 	bl	8006490 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2150      	movs	r1, #80	; 0x50
 8005c56:	4618      	mov	r0, r3
 8005c58:	f000 fc79 	bl	800654e <TIM_ITRx_SetConfig>
      break;
 8005c5c:	e02c      	b.n	8005cb8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6818      	ldr	r0, [r3, #0]
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	6859      	ldr	r1, [r3, #4]
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	68db      	ldr	r3, [r3, #12]
 8005c6a:	461a      	mov	r2, r3
 8005c6c:	f000 fc3f 	bl	80064ee <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	2160      	movs	r1, #96	; 0x60
 8005c76:	4618      	mov	r0, r3
 8005c78:	f000 fc69 	bl	800654e <TIM_ITRx_SetConfig>
      break;
 8005c7c:	e01c      	b.n	8005cb8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6818      	ldr	r0, [r3, #0]
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	6859      	ldr	r1, [r3, #4]
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	68db      	ldr	r3, [r3, #12]
 8005c8a:	461a      	mov	r2, r3
 8005c8c:	f000 fc00 	bl	8006490 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	2140      	movs	r1, #64	; 0x40
 8005c96:	4618      	mov	r0, r3
 8005c98:	f000 fc59 	bl	800654e <TIM_ITRx_SetConfig>
      break;
 8005c9c:	e00c      	b.n	8005cb8 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4619      	mov	r1, r3
 8005ca8:	4610      	mov	r0, r2
 8005caa:	f000 fc50 	bl	800654e <TIM_ITRx_SetConfig>
      break;
 8005cae:	e003      	b.n	8005cb8 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	73fb      	strb	r3, [r7, #15]
      break;
 8005cb4:	e000      	b.n	8005cb8 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8005cb6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005cc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3710      	adds	r7, #16
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}
 8005cd2:	bf00      	nop
 8005cd4:	00100070 	.word	0x00100070
 8005cd8:	00100060 	.word	0x00100060
 8005cdc:	00100050 	.word	0x00100050
 8005ce0:	00100040 	.word	0x00100040
 8005ce4:	00100030 	.word	0x00100030
 8005ce8:	00100020 	.word	0x00100020

08005cec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b085      	sub	sp, #20
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
 8005cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	4a46      	ldr	r2, [pc, #280]	; (8005e18 <TIM_Base_SetConfig+0x12c>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d017      	beq.n	8005d34 <TIM_Base_SetConfig+0x48>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d0a:	d013      	beq.n	8005d34 <TIM_Base_SetConfig+0x48>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	4a43      	ldr	r2, [pc, #268]	; (8005e1c <TIM_Base_SetConfig+0x130>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d00f      	beq.n	8005d34 <TIM_Base_SetConfig+0x48>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	4a42      	ldr	r2, [pc, #264]	; (8005e20 <TIM_Base_SetConfig+0x134>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d00b      	beq.n	8005d34 <TIM_Base_SetConfig+0x48>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	4a41      	ldr	r2, [pc, #260]	; (8005e24 <TIM_Base_SetConfig+0x138>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d007      	beq.n	8005d34 <TIM_Base_SetConfig+0x48>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	4a40      	ldr	r2, [pc, #256]	; (8005e28 <TIM_Base_SetConfig+0x13c>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d003      	beq.n	8005d34 <TIM_Base_SetConfig+0x48>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	4a3f      	ldr	r2, [pc, #252]	; (8005e2c <TIM_Base_SetConfig+0x140>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d108      	bne.n	8005d46 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d3a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	68fa      	ldr	r2, [r7, #12]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	4a33      	ldr	r2, [pc, #204]	; (8005e18 <TIM_Base_SetConfig+0x12c>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d023      	beq.n	8005d96 <TIM_Base_SetConfig+0xaa>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d54:	d01f      	beq.n	8005d96 <TIM_Base_SetConfig+0xaa>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	4a30      	ldr	r2, [pc, #192]	; (8005e1c <TIM_Base_SetConfig+0x130>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d01b      	beq.n	8005d96 <TIM_Base_SetConfig+0xaa>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	4a2f      	ldr	r2, [pc, #188]	; (8005e20 <TIM_Base_SetConfig+0x134>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d017      	beq.n	8005d96 <TIM_Base_SetConfig+0xaa>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	4a2e      	ldr	r2, [pc, #184]	; (8005e24 <TIM_Base_SetConfig+0x138>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d013      	beq.n	8005d96 <TIM_Base_SetConfig+0xaa>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	4a2d      	ldr	r2, [pc, #180]	; (8005e28 <TIM_Base_SetConfig+0x13c>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d00f      	beq.n	8005d96 <TIM_Base_SetConfig+0xaa>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	4a2d      	ldr	r2, [pc, #180]	; (8005e30 <TIM_Base_SetConfig+0x144>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d00b      	beq.n	8005d96 <TIM_Base_SetConfig+0xaa>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	4a2c      	ldr	r2, [pc, #176]	; (8005e34 <TIM_Base_SetConfig+0x148>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d007      	beq.n	8005d96 <TIM_Base_SetConfig+0xaa>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	4a2b      	ldr	r2, [pc, #172]	; (8005e38 <TIM_Base_SetConfig+0x14c>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d003      	beq.n	8005d96 <TIM_Base_SetConfig+0xaa>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	4a26      	ldr	r2, [pc, #152]	; (8005e2c <TIM_Base_SetConfig+0x140>)
 8005d92:	4293      	cmp	r3, r2
 8005d94:	d108      	bne.n	8005da8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	68db      	ldr	r3, [r3, #12]
 8005da2:	68fa      	ldr	r2, [r7, #12]
 8005da4:	4313      	orrs	r3, r2
 8005da6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	695b      	ldr	r3, [r3, #20]
 8005db2:	4313      	orrs	r3, r2
 8005db4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	68fa      	ldr	r2, [r7, #12]
 8005dba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	689a      	ldr	r2, [r3, #8]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	681a      	ldr	r2, [r3, #0]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	4a12      	ldr	r2, [pc, #72]	; (8005e18 <TIM_Base_SetConfig+0x12c>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d013      	beq.n	8005dfc <TIM_Base_SetConfig+0x110>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	4a14      	ldr	r2, [pc, #80]	; (8005e28 <TIM_Base_SetConfig+0x13c>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d00f      	beq.n	8005dfc <TIM_Base_SetConfig+0x110>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	4a14      	ldr	r2, [pc, #80]	; (8005e30 <TIM_Base_SetConfig+0x144>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d00b      	beq.n	8005dfc <TIM_Base_SetConfig+0x110>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	4a13      	ldr	r2, [pc, #76]	; (8005e34 <TIM_Base_SetConfig+0x148>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d007      	beq.n	8005dfc <TIM_Base_SetConfig+0x110>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	4a12      	ldr	r2, [pc, #72]	; (8005e38 <TIM_Base_SetConfig+0x14c>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d003      	beq.n	8005dfc <TIM_Base_SetConfig+0x110>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	4a0d      	ldr	r2, [pc, #52]	; (8005e2c <TIM_Base_SetConfig+0x140>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d103      	bne.n	8005e04 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	691a      	ldr	r2, [r3, #16]
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2201      	movs	r2, #1
 8005e08:	615a      	str	r2, [r3, #20]
}
 8005e0a:	bf00      	nop
 8005e0c:	3714      	adds	r7, #20
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e14:	4770      	bx	lr
 8005e16:	bf00      	nop
 8005e18:	40012c00 	.word	0x40012c00
 8005e1c:	40000400 	.word	0x40000400
 8005e20:	40000800 	.word	0x40000800
 8005e24:	40000c00 	.word	0x40000c00
 8005e28:	40013400 	.word	0x40013400
 8005e2c:	40015000 	.word	0x40015000
 8005e30:	40014000 	.word	0x40014000
 8005e34:	40014400 	.word	0x40014400
 8005e38:	40014800 	.word	0x40014800

08005e3c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b087      	sub	sp, #28
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
 8005e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6a1b      	ldr	r3, [r3, #32]
 8005e4a:	f023 0201 	bic.w	r2, r3, #1
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6a1b      	ldr	r3, [r3, #32]
 8005e56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	699b      	ldr	r3, [r3, #24]
 8005e62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f023 0303 	bic.w	r3, r3, #3
 8005e76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	68fa      	ldr	r2, [r7, #12]
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	f023 0302 	bic.w	r3, r3, #2
 8005e88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	689b      	ldr	r3, [r3, #8]
 8005e8e:	697a      	ldr	r2, [r7, #20]
 8005e90:	4313      	orrs	r3, r2
 8005e92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	4a30      	ldr	r2, [pc, #192]	; (8005f58 <TIM_OC1_SetConfig+0x11c>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d013      	beq.n	8005ec4 <TIM_OC1_SetConfig+0x88>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	4a2f      	ldr	r2, [pc, #188]	; (8005f5c <TIM_OC1_SetConfig+0x120>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d00f      	beq.n	8005ec4 <TIM_OC1_SetConfig+0x88>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	4a2e      	ldr	r2, [pc, #184]	; (8005f60 <TIM_OC1_SetConfig+0x124>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d00b      	beq.n	8005ec4 <TIM_OC1_SetConfig+0x88>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	4a2d      	ldr	r2, [pc, #180]	; (8005f64 <TIM_OC1_SetConfig+0x128>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d007      	beq.n	8005ec4 <TIM_OC1_SetConfig+0x88>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	4a2c      	ldr	r2, [pc, #176]	; (8005f68 <TIM_OC1_SetConfig+0x12c>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d003      	beq.n	8005ec4 <TIM_OC1_SetConfig+0x88>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	4a2b      	ldr	r2, [pc, #172]	; (8005f6c <TIM_OC1_SetConfig+0x130>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d10c      	bne.n	8005ede <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	f023 0308 	bic.w	r3, r3, #8
 8005eca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	68db      	ldr	r3, [r3, #12]
 8005ed0:	697a      	ldr	r2, [r7, #20]
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	f023 0304 	bic.w	r3, r3, #4
 8005edc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	4a1d      	ldr	r2, [pc, #116]	; (8005f58 <TIM_OC1_SetConfig+0x11c>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d013      	beq.n	8005f0e <TIM_OC1_SetConfig+0xd2>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	4a1c      	ldr	r2, [pc, #112]	; (8005f5c <TIM_OC1_SetConfig+0x120>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d00f      	beq.n	8005f0e <TIM_OC1_SetConfig+0xd2>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	4a1b      	ldr	r2, [pc, #108]	; (8005f60 <TIM_OC1_SetConfig+0x124>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d00b      	beq.n	8005f0e <TIM_OC1_SetConfig+0xd2>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	4a1a      	ldr	r2, [pc, #104]	; (8005f64 <TIM_OC1_SetConfig+0x128>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d007      	beq.n	8005f0e <TIM_OC1_SetConfig+0xd2>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	4a19      	ldr	r2, [pc, #100]	; (8005f68 <TIM_OC1_SetConfig+0x12c>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d003      	beq.n	8005f0e <TIM_OC1_SetConfig+0xd2>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	4a18      	ldr	r2, [pc, #96]	; (8005f6c <TIM_OC1_SetConfig+0x130>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d111      	bne.n	8005f32 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005f14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005f1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	695b      	ldr	r3, [r3, #20]
 8005f22:	693a      	ldr	r2, [r7, #16]
 8005f24:	4313      	orrs	r3, r2
 8005f26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	699b      	ldr	r3, [r3, #24]
 8005f2c:	693a      	ldr	r2, [r7, #16]
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	693a      	ldr	r2, [r7, #16]
 8005f36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	68fa      	ldr	r2, [r7, #12]
 8005f3c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	685a      	ldr	r2, [r3, #4]
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	697a      	ldr	r2, [r7, #20]
 8005f4a:	621a      	str	r2, [r3, #32]
}
 8005f4c:	bf00      	nop
 8005f4e:	371c      	adds	r7, #28
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr
 8005f58:	40012c00 	.word	0x40012c00
 8005f5c:	40013400 	.word	0x40013400
 8005f60:	40014000 	.word	0x40014000
 8005f64:	40014400 	.word	0x40014400
 8005f68:	40014800 	.word	0x40014800
 8005f6c:	40015000 	.word	0x40015000

08005f70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b087      	sub	sp, #28
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
 8005f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6a1b      	ldr	r3, [r3, #32]
 8005f7e:	f023 0210 	bic.w	r2, r3, #16
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6a1b      	ldr	r3, [r3, #32]
 8005f8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	699b      	ldr	r3, [r3, #24]
 8005f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005f9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005fa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005faa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	021b      	lsls	r3, r3, #8
 8005fb2:	68fa      	ldr	r2, [r7, #12]
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	f023 0320 	bic.w	r3, r3, #32
 8005fbe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	689b      	ldr	r3, [r3, #8]
 8005fc4:	011b      	lsls	r3, r3, #4
 8005fc6:	697a      	ldr	r2, [r7, #20]
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	4a2c      	ldr	r2, [pc, #176]	; (8006080 <TIM_OC2_SetConfig+0x110>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d007      	beq.n	8005fe4 <TIM_OC2_SetConfig+0x74>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	4a2b      	ldr	r2, [pc, #172]	; (8006084 <TIM_OC2_SetConfig+0x114>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d003      	beq.n	8005fe4 <TIM_OC2_SetConfig+0x74>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	4a2a      	ldr	r2, [pc, #168]	; (8006088 <TIM_OC2_SetConfig+0x118>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d10d      	bne.n	8006000 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005fea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	68db      	ldr	r3, [r3, #12]
 8005ff0:	011b      	lsls	r3, r3, #4
 8005ff2:	697a      	ldr	r2, [r7, #20]
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ffe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	4a1f      	ldr	r2, [pc, #124]	; (8006080 <TIM_OC2_SetConfig+0x110>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d013      	beq.n	8006030 <TIM_OC2_SetConfig+0xc0>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	4a1e      	ldr	r2, [pc, #120]	; (8006084 <TIM_OC2_SetConfig+0x114>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d00f      	beq.n	8006030 <TIM_OC2_SetConfig+0xc0>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	4a1e      	ldr	r2, [pc, #120]	; (800608c <TIM_OC2_SetConfig+0x11c>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d00b      	beq.n	8006030 <TIM_OC2_SetConfig+0xc0>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	4a1d      	ldr	r2, [pc, #116]	; (8006090 <TIM_OC2_SetConfig+0x120>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d007      	beq.n	8006030 <TIM_OC2_SetConfig+0xc0>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	4a1c      	ldr	r2, [pc, #112]	; (8006094 <TIM_OC2_SetConfig+0x124>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d003      	beq.n	8006030 <TIM_OC2_SetConfig+0xc0>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a17      	ldr	r2, [pc, #92]	; (8006088 <TIM_OC2_SetConfig+0x118>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d113      	bne.n	8006058 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006036:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800603e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	695b      	ldr	r3, [r3, #20]
 8006044:	009b      	lsls	r3, r3, #2
 8006046:	693a      	ldr	r2, [r7, #16]
 8006048:	4313      	orrs	r3, r2
 800604a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	699b      	ldr	r3, [r3, #24]
 8006050:	009b      	lsls	r3, r3, #2
 8006052:	693a      	ldr	r2, [r7, #16]
 8006054:	4313      	orrs	r3, r2
 8006056:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	693a      	ldr	r2, [r7, #16]
 800605c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	68fa      	ldr	r2, [r7, #12]
 8006062:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	685a      	ldr	r2, [r3, #4]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	697a      	ldr	r2, [r7, #20]
 8006070:	621a      	str	r2, [r3, #32]
}
 8006072:	bf00      	nop
 8006074:	371c      	adds	r7, #28
 8006076:	46bd      	mov	sp, r7
 8006078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607c:	4770      	bx	lr
 800607e:	bf00      	nop
 8006080:	40012c00 	.word	0x40012c00
 8006084:	40013400 	.word	0x40013400
 8006088:	40015000 	.word	0x40015000
 800608c:	40014000 	.word	0x40014000
 8006090:	40014400 	.word	0x40014400
 8006094:	40014800 	.word	0x40014800

08006098 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006098:	b480      	push	{r7}
 800609a:	b087      	sub	sp, #28
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
 80060a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6a1b      	ldr	r3, [r3, #32]
 80060a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6a1b      	ldr	r3, [r3, #32]
 80060b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	69db      	ldr	r3, [r3, #28]
 80060be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80060c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	f023 0303 	bic.w	r3, r3, #3
 80060d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	68fa      	ldr	r2, [r7, #12]
 80060da:	4313      	orrs	r3, r2
 80060dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80060e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	689b      	ldr	r3, [r3, #8]
 80060ea:	021b      	lsls	r3, r3, #8
 80060ec:	697a      	ldr	r2, [r7, #20]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	4a2b      	ldr	r2, [pc, #172]	; (80061a4 <TIM_OC3_SetConfig+0x10c>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d007      	beq.n	800610a <TIM_OC3_SetConfig+0x72>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	4a2a      	ldr	r2, [pc, #168]	; (80061a8 <TIM_OC3_SetConfig+0x110>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d003      	beq.n	800610a <TIM_OC3_SetConfig+0x72>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	4a29      	ldr	r2, [pc, #164]	; (80061ac <TIM_OC3_SetConfig+0x114>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d10d      	bne.n	8006126 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006110:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	68db      	ldr	r3, [r3, #12]
 8006116:	021b      	lsls	r3, r3, #8
 8006118:	697a      	ldr	r2, [r7, #20]
 800611a:	4313      	orrs	r3, r2
 800611c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006124:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	4a1e      	ldr	r2, [pc, #120]	; (80061a4 <TIM_OC3_SetConfig+0x10c>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d013      	beq.n	8006156 <TIM_OC3_SetConfig+0xbe>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	4a1d      	ldr	r2, [pc, #116]	; (80061a8 <TIM_OC3_SetConfig+0x110>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d00f      	beq.n	8006156 <TIM_OC3_SetConfig+0xbe>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	4a1d      	ldr	r2, [pc, #116]	; (80061b0 <TIM_OC3_SetConfig+0x118>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d00b      	beq.n	8006156 <TIM_OC3_SetConfig+0xbe>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	4a1c      	ldr	r2, [pc, #112]	; (80061b4 <TIM_OC3_SetConfig+0x11c>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d007      	beq.n	8006156 <TIM_OC3_SetConfig+0xbe>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	4a1b      	ldr	r2, [pc, #108]	; (80061b8 <TIM_OC3_SetConfig+0x120>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d003      	beq.n	8006156 <TIM_OC3_SetConfig+0xbe>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	4a16      	ldr	r2, [pc, #88]	; (80061ac <TIM_OC3_SetConfig+0x114>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d113      	bne.n	800617e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006156:	693b      	ldr	r3, [r7, #16]
 8006158:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800615c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800615e:	693b      	ldr	r3, [r7, #16]
 8006160:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006164:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	695b      	ldr	r3, [r3, #20]
 800616a:	011b      	lsls	r3, r3, #4
 800616c:	693a      	ldr	r2, [r7, #16]
 800616e:	4313      	orrs	r3, r2
 8006170:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	699b      	ldr	r3, [r3, #24]
 8006176:	011b      	lsls	r3, r3, #4
 8006178:	693a      	ldr	r2, [r7, #16]
 800617a:	4313      	orrs	r3, r2
 800617c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	693a      	ldr	r2, [r7, #16]
 8006182:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	68fa      	ldr	r2, [r7, #12]
 8006188:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	685a      	ldr	r2, [r3, #4]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	697a      	ldr	r2, [r7, #20]
 8006196:	621a      	str	r2, [r3, #32]
}
 8006198:	bf00      	nop
 800619a:	371c      	adds	r7, #28
 800619c:	46bd      	mov	sp, r7
 800619e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a2:	4770      	bx	lr
 80061a4:	40012c00 	.word	0x40012c00
 80061a8:	40013400 	.word	0x40013400
 80061ac:	40015000 	.word	0x40015000
 80061b0:	40014000 	.word	0x40014000
 80061b4:	40014400 	.word	0x40014400
 80061b8:	40014800 	.word	0x40014800

080061bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80061bc:	b480      	push	{r7}
 80061be:	b087      	sub	sp, #28
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
 80061c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6a1b      	ldr	r3, [r3, #32]
 80061ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6a1b      	ldr	r3, [r3, #32]
 80061d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	69db      	ldr	r3, [r3, #28]
 80061e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80061ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80061ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	021b      	lsls	r3, r3, #8
 80061fe:	68fa      	ldr	r2, [r7, #12]
 8006200:	4313      	orrs	r3, r2
 8006202:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800620a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	031b      	lsls	r3, r3, #12
 8006212:	697a      	ldr	r2, [r7, #20]
 8006214:	4313      	orrs	r3, r2
 8006216:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	4a2c      	ldr	r2, [pc, #176]	; (80062cc <TIM_OC4_SetConfig+0x110>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d007      	beq.n	8006230 <TIM_OC4_SetConfig+0x74>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	4a2b      	ldr	r2, [pc, #172]	; (80062d0 <TIM_OC4_SetConfig+0x114>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d003      	beq.n	8006230 <TIM_OC4_SetConfig+0x74>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	4a2a      	ldr	r2, [pc, #168]	; (80062d4 <TIM_OC4_SetConfig+0x118>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d10d      	bne.n	800624c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006236:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	68db      	ldr	r3, [r3, #12]
 800623c:	031b      	lsls	r3, r3, #12
 800623e:	697a      	ldr	r2, [r7, #20]
 8006240:	4313      	orrs	r3, r2
 8006242:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800624a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	4a1f      	ldr	r2, [pc, #124]	; (80062cc <TIM_OC4_SetConfig+0x110>)
 8006250:	4293      	cmp	r3, r2
 8006252:	d013      	beq.n	800627c <TIM_OC4_SetConfig+0xc0>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	4a1e      	ldr	r2, [pc, #120]	; (80062d0 <TIM_OC4_SetConfig+0x114>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d00f      	beq.n	800627c <TIM_OC4_SetConfig+0xc0>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	4a1e      	ldr	r2, [pc, #120]	; (80062d8 <TIM_OC4_SetConfig+0x11c>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d00b      	beq.n	800627c <TIM_OC4_SetConfig+0xc0>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	4a1d      	ldr	r2, [pc, #116]	; (80062dc <TIM_OC4_SetConfig+0x120>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d007      	beq.n	800627c <TIM_OC4_SetConfig+0xc0>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	4a1c      	ldr	r2, [pc, #112]	; (80062e0 <TIM_OC4_SetConfig+0x124>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d003      	beq.n	800627c <TIM_OC4_SetConfig+0xc0>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	4a17      	ldr	r2, [pc, #92]	; (80062d4 <TIM_OC4_SetConfig+0x118>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d113      	bne.n	80062a4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800627c:	693b      	ldr	r3, [r7, #16]
 800627e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006282:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800628a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	695b      	ldr	r3, [r3, #20]
 8006290:	019b      	lsls	r3, r3, #6
 8006292:	693a      	ldr	r2, [r7, #16]
 8006294:	4313      	orrs	r3, r2
 8006296:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	699b      	ldr	r3, [r3, #24]
 800629c:	019b      	lsls	r3, r3, #6
 800629e:	693a      	ldr	r2, [r7, #16]
 80062a0:	4313      	orrs	r3, r2
 80062a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	693a      	ldr	r2, [r7, #16]
 80062a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	68fa      	ldr	r2, [r7, #12]
 80062ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	685a      	ldr	r2, [r3, #4]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	697a      	ldr	r2, [r7, #20]
 80062bc:	621a      	str	r2, [r3, #32]
}
 80062be:	bf00      	nop
 80062c0:	371c      	adds	r7, #28
 80062c2:	46bd      	mov	sp, r7
 80062c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c8:	4770      	bx	lr
 80062ca:	bf00      	nop
 80062cc:	40012c00 	.word	0x40012c00
 80062d0:	40013400 	.word	0x40013400
 80062d4:	40015000 	.word	0x40015000
 80062d8:	40014000 	.word	0x40014000
 80062dc:	40014400 	.word	0x40014400
 80062e0:	40014800 	.word	0x40014800

080062e4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b087      	sub	sp, #28
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6a1b      	ldr	r3, [r3, #32]
 80062f2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6a1b      	ldr	r3, [r3, #32]
 80062fe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800630a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006312:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006316:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	68fa      	ldr	r2, [r7, #12]
 800631e:	4313      	orrs	r3, r2
 8006320:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006328:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	041b      	lsls	r3, r3, #16
 8006330:	693a      	ldr	r2, [r7, #16]
 8006332:	4313      	orrs	r3, r2
 8006334:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	4a19      	ldr	r2, [pc, #100]	; (80063a0 <TIM_OC5_SetConfig+0xbc>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d013      	beq.n	8006366 <TIM_OC5_SetConfig+0x82>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	4a18      	ldr	r2, [pc, #96]	; (80063a4 <TIM_OC5_SetConfig+0xc0>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d00f      	beq.n	8006366 <TIM_OC5_SetConfig+0x82>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	4a17      	ldr	r2, [pc, #92]	; (80063a8 <TIM_OC5_SetConfig+0xc4>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d00b      	beq.n	8006366 <TIM_OC5_SetConfig+0x82>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	4a16      	ldr	r2, [pc, #88]	; (80063ac <TIM_OC5_SetConfig+0xc8>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d007      	beq.n	8006366 <TIM_OC5_SetConfig+0x82>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	4a15      	ldr	r2, [pc, #84]	; (80063b0 <TIM_OC5_SetConfig+0xcc>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d003      	beq.n	8006366 <TIM_OC5_SetConfig+0x82>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	4a14      	ldr	r2, [pc, #80]	; (80063b4 <TIM_OC5_SetConfig+0xd0>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d109      	bne.n	800637a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800636c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	695b      	ldr	r3, [r3, #20]
 8006372:	021b      	lsls	r3, r3, #8
 8006374:	697a      	ldr	r2, [r7, #20]
 8006376:	4313      	orrs	r3, r2
 8006378:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	697a      	ldr	r2, [r7, #20]
 800637e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	68fa      	ldr	r2, [r7, #12]
 8006384:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	685a      	ldr	r2, [r3, #4]
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	693a      	ldr	r2, [r7, #16]
 8006392:	621a      	str	r2, [r3, #32]
}
 8006394:	bf00      	nop
 8006396:	371c      	adds	r7, #28
 8006398:	46bd      	mov	sp, r7
 800639a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639e:	4770      	bx	lr
 80063a0:	40012c00 	.word	0x40012c00
 80063a4:	40013400 	.word	0x40013400
 80063a8:	40014000 	.word	0x40014000
 80063ac:	40014400 	.word	0x40014400
 80063b0:	40014800 	.word	0x40014800
 80063b4:	40015000 	.word	0x40015000

080063b8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80063b8:	b480      	push	{r7}
 80063ba:	b087      	sub	sp, #28
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
 80063c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6a1b      	ldr	r3, [r3, #32]
 80063c6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6a1b      	ldr	r3, [r3, #32]
 80063d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80063e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80063ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	021b      	lsls	r3, r3, #8
 80063f2:	68fa      	ldr	r2, [r7, #12]
 80063f4:	4313      	orrs	r3, r2
 80063f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80063f8:	693b      	ldr	r3, [r7, #16]
 80063fa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80063fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	689b      	ldr	r3, [r3, #8]
 8006404:	051b      	lsls	r3, r3, #20
 8006406:	693a      	ldr	r2, [r7, #16]
 8006408:	4313      	orrs	r3, r2
 800640a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	4a1a      	ldr	r2, [pc, #104]	; (8006478 <TIM_OC6_SetConfig+0xc0>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d013      	beq.n	800643c <TIM_OC6_SetConfig+0x84>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	4a19      	ldr	r2, [pc, #100]	; (800647c <TIM_OC6_SetConfig+0xc4>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d00f      	beq.n	800643c <TIM_OC6_SetConfig+0x84>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	4a18      	ldr	r2, [pc, #96]	; (8006480 <TIM_OC6_SetConfig+0xc8>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d00b      	beq.n	800643c <TIM_OC6_SetConfig+0x84>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	4a17      	ldr	r2, [pc, #92]	; (8006484 <TIM_OC6_SetConfig+0xcc>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d007      	beq.n	800643c <TIM_OC6_SetConfig+0x84>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	4a16      	ldr	r2, [pc, #88]	; (8006488 <TIM_OC6_SetConfig+0xd0>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d003      	beq.n	800643c <TIM_OC6_SetConfig+0x84>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	4a15      	ldr	r2, [pc, #84]	; (800648c <TIM_OC6_SetConfig+0xd4>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d109      	bne.n	8006450 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006442:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	695b      	ldr	r3, [r3, #20]
 8006448:	029b      	lsls	r3, r3, #10
 800644a:	697a      	ldr	r2, [r7, #20]
 800644c:	4313      	orrs	r3, r2
 800644e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	697a      	ldr	r2, [r7, #20]
 8006454:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	68fa      	ldr	r2, [r7, #12]
 800645a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	685a      	ldr	r2, [r3, #4]
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	693a      	ldr	r2, [r7, #16]
 8006468:	621a      	str	r2, [r3, #32]
}
 800646a:	bf00      	nop
 800646c:	371c      	adds	r7, #28
 800646e:	46bd      	mov	sp, r7
 8006470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006474:	4770      	bx	lr
 8006476:	bf00      	nop
 8006478:	40012c00 	.word	0x40012c00
 800647c:	40013400 	.word	0x40013400
 8006480:	40014000 	.word	0x40014000
 8006484:	40014400 	.word	0x40014400
 8006488:	40014800 	.word	0x40014800
 800648c:	40015000 	.word	0x40015000

08006490 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006490:	b480      	push	{r7}
 8006492:	b087      	sub	sp, #28
 8006494:	af00      	add	r7, sp, #0
 8006496:	60f8      	str	r0, [r7, #12]
 8006498:	60b9      	str	r1, [r7, #8]
 800649a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	6a1b      	ldr	r3, [r3, #32]
 80064a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	6a1b      	ldr	r3, [r3, #32]
 80064a6:	f023 0201 	bic.w	r2, r3, #1
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	699b      	ldr	r3, [r3, #24]
 80064b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80064ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	011b      	lsls	r3, r3, #4
 80064c0:	693a      	ldr	r2, [r7, #16]
 80064c2:	4313      	orrs	r3, r2
 80064c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80064c6:	697b      	ldr	r3, [r7, #20]
 80064c8:	f023 030a 	bic.w	r3, r3, #10
 80064cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80064ce:	697a      	ldr	r2, [r7, #20]
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	4313      	orrs	r3, r2
 80064d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	693a      	ldr	r2, [r7, #16]
 80064da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	697a      	ldr	r2, [r7, #20]
 80064e0:	621a      	str	r2, [r3, #32]
}
 80064e2:	bf00      	nop
 80064e4:	371c      	adds	r7, #28
 80064e6:	46bd      	mov	sp, r7
 80064e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ec:	4770      	bx	lr

080064ee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80064ee:	b480      	push	{r7}
 80064f0:	b087      	sub	sp, #28
 80064f2:	af00      	add	r7, sp, #0
 80064f4:	60f8      	str	r0, [r7, #12]
 80064f6:	60b9      	str	r1, [r7, #8]
 80064f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	6a1b      	ldr	r3, [r3, #32]
 80064fe:	f023 0210 	bic.w	r2, r3, #16
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	699b      	ldr	r3, [r3, #24]
 800650a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	6a1b      	ldr	r3, [r3, #32]
 8006510:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006518:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	031b      	lsls	r3, r3, #12
 800651e:	697a      	ldr	r2, [r7, #20]
 8006520:	4313      	orrs	r3, r2
 8006522:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006524:	693b      	ldr	r3, [r7, #16]
 8006526:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800652a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	011b      	lsls	r3, r3, #4
 8006530:	693a      	ldr	r2, [r7, #16]
 8006532:	4313      	orrs	r3, r2
 8006534:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	697a      	ldr	r2, [r7, #20]
 800653a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	693a      	ldr	r2, [r7, #16]
 8006540:	621a      	str	r2, [r3, #32]
}
 8006542:	bf00      	nop
 8006544:	371c      	adds	r7, #28
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr

0800654e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800654e:	b480      	push	{r7}
 8006550:	b085      	sub	sp, #20
 8006552:	af00      	add	r7, sp, #0
 8006554:	6078      	str	r0, [r7, #4]
 8006556:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	689b      	ldr	r3, [r3, #8]
 800655c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006564:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006568:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800656a:	683a      	ldr	r2, [r7, #0]
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	4313      	orrs	r3, r2
 8006570:	f043 0307 	orr.w	r3, r3, #7
 8006574:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	68fa      	ldr	r2, [r7, #12]
 800657a:	609a      	str	r2, [r3, #8]
}
 800657c:	bf00      	nop
 800657e:	3714      	adds	r7, #20
 8006580:	46bd      	mov	sp, r7
 8006582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006586:	4770      	bx	lr

08006588 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006588:	b480      	push	{r7}
 800658a:	b087      	sub	sp, #28
 800658c:	af00      	add	r7, sp, #0
 800658e:	60f8      	str	r0, [r7, #12]
 8006590:	60b9      	str	r1, [r7, #8]
 8006592:	607a      	str	r2, [r7, #4]
 8006594:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	689b      	ldr	r3, [r3, #8]
 800659a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80065a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	021a      	lsls	r2, r3, #8
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	431a      	orrs	r2, r3
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	4313      	orrs	r3, r2
 80065b0:	697a      	ldr	r2, [r7, #20]
 80065b2:	4313      	orrs	r3, r2
 80065b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	697a      	ldr	r2, [r7, #20]
 80065ba:	609a      	str	r2, [r3, #8]
}
 80065bc:	bf00      	nop
 80065be:	371c      	adds	r7, #28
 80065c0:	46bd      	mov	sp, r7
 80065c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c6:	4770      	bx	lr

080065c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b087      	sub	sp, #28
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	60f8      	str	r0, [r7, #12]
 80065d0:	60b9      	str	r1, [r7, #8]
 80065d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	f003 031f 	and.w	r3, r3, #31
 80065da:	2201      	movs	r2, #1
 80065dc:	fa02 f303 	lsl.w	r3, r2, r3
 80065e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	6a1a      	ldr	r2, [r3, #32]
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	43db      	mvns	r3, r3
 80065ea:	401a      	ands	r2, r3
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	6a1a      	ldr	r2, [r3, #32]
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	f003 031f 	and.w	r3, r3, #31
 80065fa:	6879      	ldr	r1, [r7, #4]
 80065fc:	fa01 f303 	lsl.w	r3, r1, r3
 8006600:	431a      	orrs	r2, r3
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	621a      	str	r2, [r3, #32]
}
 8006606:	bf00      	nop
 8006608:	371c      	adds	r7, #28
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr
	...

08006614 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b084      	sub	sp, #16
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
 800661c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d109      	bne.n	8006638 <HAL_TIMEx_PWMN_Start+0x24>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800662a:	b2db      	uxtb	r3, r3
 800662c:	2b01      	cmp	r3, #1
 800662e:	bf14      	ite	ne
 8006630:	2301      	movne	r3, #1
 8006632:	2300      	moveq	r3, #0
 8006634:	b2db      	uxtb	r3, r3
 8006636:	e022      	b.n	800667e <HAL_TIMEx_PWMN_Start+0x6a>
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	2b04      	cmp	r3, #4
 800663c:	d109      	bne.n	8006652 <HAL_TIMEx_PWMN_Start+0x3e>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006644:	b2db      	uxtb	r3, r3
 8006646:	2b01      	cmp	r3, #1
 8006648:	bf14      	ite	ne
 800664a:	2301      	movne	r3, #1
 800664c:	2300      	moveq	r3, #0
 800664e:	b2db      	uxtb	r3, r3
 8006650:	e015      	b.n	800667e <HAL_TIMEx_PWMN_Start+0x6a>
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	2b08      	cmp	r3, #8
 8006656:	d109      	bne.n	800666c <HAL_TIMEx_PWMN_Start+0x58>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800665e:	b2db      	uxtb	r3, r3
 8006660:	2b01      	cmp	r3, #1
 8006662:	bf14      	ite	ne
 8006664:	2301      	movne	r3, #1
 8006666:	2300      	moveq	r3, #0
 8006668:	b2db      	uxtb	r3, r3
 800666a:	e008      	b.n	800667e <HAL_TIMEx_PWMN_Start+0x6a>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8006672:	b2db      	uxtb	r3, r3
 8006674:	2b01      	cmp	r3, #1
 8006676:	bf14      	ite	ne
 8006678:	2301      	movne	r3, #1
 800667a:	2300      	moveq	r3, #0
 800667c:	b2db      	uxtb	r3, r3
 800667e:	2b00      	cmp	r3, #0
 8006680:	d001      	beq.n	8006686 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8006682:	2301      	movs	r3, #1
 8006684:	e073      	b.n	800676e <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d104      	bne.n	8006696 <HAL_TIMEx_PWMN_Start+0x82>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2202      	movs	r2, #2
 8006690:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006694:	e013      	b.n	80066be <HAL_TIMEx_PWMN_Start+0xaa>
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	2b04      	cmp	r3, #4
 800669a:	d104      	bne.n	80066a6 <HAL_TIMEx_PWMN_Start+0x92>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2202      	movs	r2, #2
 80066a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80066a4:	e00b      	b.n	80066be <HAL_TIMEx_PWMN_Start+0xaa>
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	2b08      	cmp	r3, #8
 80066aa:	d104      	bne.n	80066b6 <HAL_TIMEx_PWMN_Start+0xa2>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2202      	movs	r2, #2
 80066b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80066b4:	e003      	b.n	80066be <HAL_TIMEx_PWMN_Start+0xaa>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2202      	movs	r2, #2
 80066ba:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	2204      	movs	r2, #4
 80066c4:	6839      	ldr	r1, [r7, #0]
 80066c6:	4618      	mov	r0, r3
 80066c8:	f000 fa0c 	bl	8006ae4 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80066da:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a25      	ldr	r2, [pc, #148]	; (8006778 <HAL_TIMEx_PWMN_Start+0x164>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d022      	beq.n	800672c <HAL_TIMEx_PWMN_Start+0x118>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066ee:	d01d      	beq.n	800672c <HAL_TIMEx_PWMN_Start+0x118>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a21      	ldr	r2, [pc, #132]	; (800677c <HAL_TIMEx_PWMN_Start+0x168>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d018      	beq.n	800672c <HAL_TIMEx_PWMN_Start+0x118>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4a20      	ldr	r2, [pc, #128]	; (8006780 <HAL_TIMEx_PWMN_Start+0x16c>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d013      	beq.n	800672c <HAL_TIMEx_PWMN_Start+0x118>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4a1e      	ldr	r2, [pc, #120]	; (8006784 <HAL_TIMEx_PWMN_Start+0x170>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d00e      	beq.n	800672c <HAL_TIMEx_PWMN_Start+0x118>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4a1d      	ldr	r2, [pc, #116]	; (8006788 <HAL_TIMEx_PWMN_Start+0x174>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d009      	beq.n	800672c <HAL_TIMEx_PWMN_Start+0x118>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a1b      	ldr	r2, [pc, #108]	; (800678c <HAL_TIMEx_PWMN_Start+0x178>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d004      	beq.n	800672c <HAL_TIMEx_PWMN_Start+0x118>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4a1a      	ldr	r2, [pc, #104]	; (8006790 <HAL_TIMEx_PWMN_Start+0x17c>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d115      	bne.n	8006758 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	689a      	ldr	r2, [r3, #8]
 8006732:	4b18      	ldr	r3, [pc, #96]	; (8006794 <HAL_TIMEx_PWMN_Start+0x180>)
 8006734:	4013      	ands	r3, r2
 8006736:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	2b06      	cmp	r3, #6
 800673c:	d015      	beq.n	800676a <HAL_TIMEx_PWMN_Start+0x156>
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006744:	d011      	beq.n	800676a <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f042 0201 	orr.w	r2, r2, #1
 8006754:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006756:	e008      	b.n	800676a <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	681a      	ldr	r2, [r3, #0]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f042 0201 	orr.w	r2, r2, #1
 8006766:	601a      	str	r2, [r3, #0]
 8006768:	e000      	b.n	800676c <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800676a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800676c:	2300      	movs	r3, #0
}
 800676e:	4618      	mov	r0, r3
 8006770:	3710      	adds	r7, #16
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}
 8006776:	bf00      	nop
 8006778:	40012c00 	.word	0x40012c00
 800677c:	40000400 	.word	0x40000400
 8006780:	40000800 	.word	0x40000800
 8006784:	40000c00 	.word	0x40000c00
 8006788:	40013400 	.word	0x40013400
 800678c:	40014000 	.word	0x40014000
 8006790:	40015000 	.word	0x40015000
 8006794:	00010007 	.word	0x00010007

08006798 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b082      	sub	sp, #8
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
 80067a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	2200      	movs	r2, #0
 80067a8:	6839      	ldr	r1, [r7, #0]
 80067aa:	4618      	mov	r0, r3
 80067ac:	f000 f99a 	bl	8006ae4 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	6a1a      	ldr	r2, [r3, #32]
 80067b6:	f241 1311 	movw	r3, #4369	; 0x1111
 80067ba:	4013      	ands	r3, r2
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d10f      	bne.n	80067e0 <HAL_TIMEx_PWMN_Stop+0x48>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	6a1a      	ldr	r2, [r3, #32]
 80067c6:	f244 4344 	movw	r3, #17476	; 0x4444
 80067ca:	4013      	ands	r3, r2
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d107      	bne.n	80067e0 <HAL_TIMEx_PWMN_Stop+0x48>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80067de:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	6a1a      	ldr	r2, [r3, #32]
 80067e6:	f241 1311 	movw	r3, #4369	; 0x1111
 80067ea:	4013      	ands	r3, r2
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d10f      	bne.n	8006810 <HAL_TIMEx_PWMN_Stop+0x78>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	6a1a      	ldr	r2, [r3, #32]
 80067f6:	f244 4344 	movw	r3, #17476	; 0x4444
 80067fa:	4013      	ands	r3, r2
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d107      	bne.n	8006810 <HAL_TIMEx_PWMN_Stop+0x78>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	681a      	ldr	r2, [r3, #0]
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f022 0201 	bic.w	r2, r2, #1
 800680e:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d104      	bne.n	8006820 <HAL_TIMEx_PWMN_Stop+0x88>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2201      	movs	r2, #1
 800681a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800681e:	e013      	b.n	8006848 <HAL_TIMEx_PWMN_Stop+0xb0>
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	2b04      	cmp	r3, #4
 8006824:	d104      	bne.n	8006830 <HAL_TIMEx_PWMN_Stop+0x98>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2201      	movs	r2, #1
 800682a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800682e:	e00b      	b.n	8006848 <HAL_TIMEx_PWMN_Stop+0xb0>
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	2b08      	cmp	r3, #8
 8006834:	d104      	bne.n	8006840 <HAL_TIMEx_PWMN_Stop+0xa8>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2201      	movs	r2, #1
 800683a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800683e:	e003      	b.n	8006848 <HAL_TIMEx_PWMN_Stop+0xb0>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2201      	movs	r2, #1
 8006844:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Return function status */
  return HAL_OK;
 8006848:	2300      	movs	r3, #0
}
 800684a:	4618      	mov	r0, r3
 800684c:	3708      	adds	r7, #8
 800684e:	46bd      	mov	sp, r7
 8006850:	bd80      	pop	{r7, pc}
	...

08006854 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006854:	b480      	push	{r7}
 8006856:	b085      	sub	sp, #20
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
 800685c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006864:	2b01      	cmp	r3, #1
 8006866:	d101      	bne.n	800686c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006868:	2302      	movs	r3, #2
 800686a:	e074      	b.n	8006956 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2201      	movs	r2, #1
 8006870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2202      	movs	r2, #2
 8006878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	685b      	ldr	r3, [r3, #4]
 8006882:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4a34      	ldr	r2, [pc, #208]	; (8006964 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d009      	beq.n	80068aa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	4a33      	ldr	r2, [pc, #204]	; (8006968 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d004      	beq.n	80068aa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	4a31      	ldr	r2, [pc, #196]	; (800696c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d108      	bne.n	80068bc <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80068b0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	68fa      	ldr	r2, [r7, #12]
 80068b8:	4313      	orrs	r3, r2
 80068ba:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80068c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	68fa      	ldr	r2, [r7, #12]
 80068ce:	4313      	orrs	r3, r2
 80068d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	68fa      	ldr	r2, [r7, #12]
 80068d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a21      	ldr	r2, [pc, #132]	; (8006964 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d022      	beq.n	800692a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068ec:	d01d      	beq.n	800692a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a1f      	ldr	r2, [pc, #124]	; (8006970 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d018      	beq.n	800692a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a1d      	ldr	r2, [pc, #116]	; (8006974 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d013      	beq.n	800692a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	4a1c      	ldr	r2, [pc, #112]	; (8006978 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d00e      	beq.n	800692a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	4a15      	ldr	r2, [pc, #84]	; (8006968 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d009      	beq.n	800692a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	4a18      	ldr	r2, [pc, #96]	; (800697c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d004      	beq.n	800692a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4a11      	ldr	r2, [pc, #68]	; (800696c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d10c      	bne.n	8006944 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006930:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	689b      	ldr	r3, [r3, #8]
 8006936:	68ba      	ldr	r2, [r7, #8]
 8006938:	4313      	orrs	r3, r2
 800693a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	68ba      	ldr	r2, [r7, #8]
 8006942:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2201      	movs	r2, #1
 8006948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2200      	movs	r2, #0
 8006950:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006954:	2300      	movs	r3, #0
}
 8006956:	4618      	mov	r0, r3
 8006958:	3714      	adds	r7, #20
 800695a:	46bd      	mov	sp, r7
 800695c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006960:	4770      	bx	lr
 8006962:	bf00      	nop
 8006964:	40012c00 	.word	0x40012c00
 8006968:	40013400 	.word	0x40013400
 800696c:	40015000 	.word	0x40015000
 8006970:	40000400 	.word	0x40000400
 8006974:	40000800 	.word	0x40000800
 8006978:	40000c00 	.word	0x40000c00
 800697c:	40014000 	.word	0x40014000

08006980 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006980:	b480      	push	{r7}
 8006982:	b085      	sub	sp, #20
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
 8006988:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800698a:	2300      	movs	r3, #0
 800698c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006994:	2b01      	cmp	r3, #1
 8006996:	d101      	bne.n	800699c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006998:	2302      	movs	r3, #2
 800699a:	e096      	b.n	8006aca <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2201      	movs	r2, #1
 80069a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	68db      	ldr	r3, [r3, #12]
 80069ae:	4313      	orrs	r3, r2
 80069b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	689b      	ldr	r3, [r3, #8]
 80069bc:	4313      	orrs	r3, r2
 80069be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	4313      	orrs	r3, r2
 80069cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4313      	orrs	r3, r2
 80069da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	691b      	ldr	r3, [r3, #16]
 80069e6:	4313      	orrs	r3, r2
 80069e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	695b      	ldr	r3, [r3, #20]
 80069f4:	4313      	orrs	r3, r2
 80069f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a02:	4313      	orrs	r3, r2
 8006a04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	699b      	ldr	r3, [r3, #24]
 8006a10:	041b      	lsls	r3, r3, #16
 8006a12:	4313      	orrs	r3, r2
 8006a14:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4a2f      	ldr	r2, [pc, #188]	; (8006ad8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d009      	beq.n	8006a34 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	4a2d      	ldr	r2, [pc, #180]	; (8006adc <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d004      	beq.n	8006a34 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	4a2c      	ldr	r2, [pc, #176]	; (8006ae0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d106      	bne.n	8006a42 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	69db      	ldr	r3, [r3, #28]
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a24      	ldr	r2, [pc, #144]	; (8006ad8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d009      	beq.n	8006a60 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a22      	ldr	r2, [pc, #136]	; (8006adc <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d004      	beq.n	8006a60 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4a21      	ldr	r2, [pc, #132]	; (8006ae0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d12b      	bne.n	8006ab8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a6a:	051b      	lsls	r3, r3, #20
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	6a1b      	ldr	r3, [r3, #32]
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a88:	4313      	orrs	r3, r2
 8006a8a:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	4a11      	ldr	r2, [pc, #68]	; (8006ad8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d009      	beq.n	8006aaa <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4a10      	ldr	r2, [pc, #64]	; (8006adc <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d004      	beq.n	8006aaa <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	4a0e      	ldr	r2, [pc, #56]	; (8006ae0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d106      	bne.n	8006ab8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ab4:	4313      	orrs	r3, r2
 8006ab6:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	68fa      	ldr	r2, [r7, #12]
 8006abe:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006ac8:	2300      	movs	r3, #0
}
 8006aca:	4618      	mov	r0, r3
 8006acc:	3714      	adds	r7, #20
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad4:	4770      	bx	lr
 8006ad6:	bf00      	nop
 8006ad8:	40012c00 	.word	0x40012c00
 8006adc:	40013400 	.word	0x40013400
 8006ae0:	40015000 	.word	0x40015000

08006ae4 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b087      	sub	sp, #28
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	60f8      	str	r0, [r7, #12]
 8006aec:	60b9      	str	r1, [r7, #8]
 8006aee:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	f003 031f 	and.w	r3, r3, #31
 8006af6:	2204      	movs	r2, #4
 8006af8:	fa02 f303 	lsl.w	r3, r2, r3
 8006afc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	6a1a      	ldr	r2, [r3, #32]
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	43db      	mvns	r3, r3
 8006b06:	401a      	ands	r2, r3
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	6a1a      	ldr	r2, [r3, #32]
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	f003 031f 	and.w	r3, r3, #31
 8006b16:	6879      	ldr	r1, [r7, #4]
 8006b18:	fa01 f303 	lsl.w	r3, r1, r3
 8006b1c:	431a      	orrs	r2, r3
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	621a      	str	r2, [r3, #32]
}
 8006b22:	bf00      	nop
 8006b24:	371c      	adds	r7, #28
 8006b26:	46bd      	mov	sp, r7
 8006b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2c:	4770      	bx	lr

08006b2e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b2e:	b580      	push	{r7, lr}
 8006b30:	b082      	sub	sp, #8
 8006b32:	af00      	add	r7, sp, #0
 8006b34:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d101      	bne.n	8006b40 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	e042      	b.n	8006bc6 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d106      	bne.n	8006b58 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f7fa ffe4 	bl	8001b20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2224      	movs	r2, #36	; 0x24
 8006b5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	681a      	ldr	r2, [r3, #0]
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f022 0201 	bic.w	r2, r2, #1
 8006b6e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006b70:	6878      	ldr	r0, [r7, #4]
 8006b72:	f000 fc51 	bl	8007418 <UART_SetConfig>
 8006b76:	4603      	mov	r3, r0
 8006b78:	2b01      	cmp	r3, #1
 8006b7a:	d101      	bne.n	8006b80 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	e022      	b.n	8006bc6 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d002      	beq.n	8006b8e <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8006b88:	6878      	ldr	r0, [r7, #4]
 8006b8a:	f000 ff41 	bl	8007a10 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	685a      	ldr	r2, [r3, #4]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006b9c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	689a      	ldr	r2, [r3, #8]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006bac:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	681a      	ldr	r2, [r3, #0]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f042 0201 	orr.w	r2, r2, #1
 8006bbc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f000 ffc8 	bl	8007b54 <UART_CheckIdleState>
 8006bc4:	4603      	mov	r3, r0
}
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	3708      	adds	r7, #8
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}

08006bce <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006bce:	b580      	push	{r7, lr}
 8006bd0:	b08a      	sub	sp, #40	; 0x28
 8006bd2:	af02      	add	r7, sp, #8
 8006bd4:	60f8      	str	r0, [r7, #12]
 8006bd6:	60b9      	str	r1, [r7, #8]
 8006bd8:	603b      	str	r3, [r7, #0]
 8006bda:	4613      	mov	r3, r2
 8006bdc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006be4:	2b20      	cmp	r3, #32
 8006be6:	f040 8083 	bne.w	8006cf0 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d002      	beq.n	8006bf6 <HAL_UART_Transmit+0x28>
 8006bf0:	88fb      	ldrh	r3, [r7, #6]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d101      	bne.n	8006bfa <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	e07b      	b.n	8006cf2 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006c00:	2b01      	cmp	r3, #1
 8006c02:	d101      	bne.n	8006c08 <HAL_UART_Transmit+0x3a>
 8006c04:	2302      	movs	r3, #2
 8006c06:	e074      	b.n	8006cf2 <HAL_UART_Transmit+0x124>
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	2201      	movs	r2, #1
 8006c0c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	2200      	movs	r2, #0
 8006c14:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	2221      	movs	r2, #33	; 0x21
 8006c1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c20:	f7fb f98a 	bl	8001f38 <HAL_GetTick>
 8006c24:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	88fa      	ldrh	r2, [r7, #6]
 8006c2a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	88fa      	ldrh	r2, [r7, #6]
 8006c32:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	689b      	ldr	r3, [r3, #8]
 8006c3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c3e:	d108      	bne.n	8006c52 <HAL_UART_Transmit+0x84>
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	691b      	ldr	r3, [r3, #16]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d104      	bne.n	8006c52 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8006c48:	2300      	movs	r3, #0
 8006c4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	61bb      	str	r3, [r7, #24]
 8006c50:	e003      	b.n	8006c5a <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c56:	2300      	movs	r3, #0
 8006c58:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8006c62:	e02c      	b.n	8006cbe <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	9300      	str	r3, [sp, #0]
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	2180      	movs	r1, #128	; 0x80
 8006c6e:	68f8      	ldr	r0, [r7, #12]
 8006c70:	f000 ffbb 	bl	8007bea <UART_WaitOnFlagUntilTimeout>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d001      	beq.n	8006c7e <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8006c7a:	2303      	movs	r3, #3
 8006c7c:	e039      	b.n	8006cf2 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8006c7e:	69fb      	ldr	r3, [r7, #28]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d10b      	bne.n	8006c9c <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006c84:	69bb      	ldr	r3, [r7, #24]
 8006c86:	881b      	ldrh	r3, [r3, #0]
 8006c88:	461a      	mov	r2, r3
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c92:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006c94:	69bb      	ldr	r3, [r7, #24]
 8006c96:	3302      	adds	r3, #2
 8006c98:	61bb      	str	r3, [r7, #24]
 8006c9a:	e007      	b.n	8006cac <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006c9c:	69fb      	ldr	r3, [r7, #28]
 8006c9e:	781a      	ldrb	r2, [r3, #0]
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006ca6:	69fb      	ldr	r3, [r7, #28]
 8006ca8:	3301      	adds	r3, #1
 8006caa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006cb2:	b29b      	uxth	r3, r3
 8006cb4:	3b01      	subs	r3, #1
 8006cb6:	b29a      	uxth	r2, r3
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006cc4:	b29b      	uxth	r3, r3
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d1cc      	bne.n	8006c64 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	9300      	str	r3, [sp, #0]
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	2140      	movs	r1, #64	; 0x40
 8006cd4:	68f8      	ldr	r0, [r7, #12]
 8006cd6:	f000 ff88 	bl	8007bea <UART_WaitOnFlagUntilTimeout>
 8006cda:	4603      	mov	r3, r0
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d001      	beq.n	8006ce4 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8006ce0:	2303      	movs	r3, #3
 8006ce2:	e006      	b.n	8006cf2 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2220      	movs	r2, #32
 8006ce8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8006cec:	2300      	movs	r3, #0
 8006cee:	e000      	b.n	8006cf2 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8006cf0:	2302      	movs	r3, #2
  }
}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	3720      	adds	r7, #32
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bd80      	pop	{r7, pc}
	...

08006cfc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b08a      	sub	sp, #40	; 0x28
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	60f8      	str	r0, [r7, #12]
 8006d04:	60b9      	str	r1, [r7, #8]
 8006d06:	4613      	mov	r3, r2
 8006d08:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d10:	2b20      	cmp	r3, #32
 8006d12:	d142      	bne.n	8006d9a <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d002      	beq.n	8006d20 <HAL_UART_Receive_IT+0x24>
 8006d1a:	88fb      	ldrh	r3, [r7, #6]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d101      	bne.n	8006d24 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006d20:	2301      	movs	r3, #1
 8006d22:	e03b      	b.n	8006d9c <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006d2a:	2b01      	cmp	r3, #1
 8006d2c:	d101      	bne.n	8006d32 <HAL_UART_Receive_IT+0x36>
 8006d2e:	2302      	movs	r3, #2
 8006d30:	e034      	b.n	8006d9c <HAL_UART_Receive_IT+0xa0>
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	2201      	movs	r2, #1
 8006d36:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	4a17      	ldr	r2, [pc, #92]	; (8006da4 <HAL_UART_Receive_IT+0xa8>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d01f      	beq.n	8006d8a <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d018      	beq.n	8006d8a <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d5e:	697b      	ldr	r3, [r7, #20]
 8006d60:	e853 3f00 	ldrex	r3, [r3]
 8006d64:	613b      	str	r3, [r7, #16]
   return(result);
 8006d66:	693b      	ldr	r3, [r7, #16]
 8006d68:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006d6c:	627b      	str	r3, [r7, #36]	; 0x24
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	461a      	mov	r2, r3
 8006d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d76:	623b      	str	r3, [r7, #32]
 8006d78:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d7a:	69f9      	ldr	r1, [r7, #28]
 8006d7c:	6a3a      	ldr	r2, [r7, #32]
 8006d7e:	e841 2300 	strex	r3, r2, [r1]
 8006d82:	61bb      	str	r3, [r7, #24]
   return(result);
 8006d84:	69bb      	ldr	r3, [r7, #24]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d1e6      	bne.n	8006d58 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006d8a:	88fb      	ldrh	r3, [r7, #6]
 8006d8c:	461a      	mov	r2, r3
 8006d8e:	68b9      	ldr	r1, [r7, #8]
 8006d90:	68f8      	ldr	r0, [r7, #12]
 8006d92:	f000 fff3 	bl	8007d7c <UART_Start_Receive_IT>
 8006d96:	4603      	mov	r3, r0
 8006d98:	e000      	b.n	8006d9c <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006d9a:	2302      	movs	r3, #2
  }
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	3728      	adds	r7, #40	; 0x28
 8006da0:	46bd      	mov	sp, r7
 8006da2:	bd80      	pop	{r7, pc}
 8006da4:	40008000 	.word	0x40008000

08006da8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b0ba      	sub	sp, #232	; 0xe8
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	69db      	ldr	r3, [r3, #28]
 8006db6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006dce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006dd2:	f640 030f 	movw	r3, #2063	; 0x80f
 8006dd6:	4013      	ands	r3, r2
 8006dd8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006ddc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d11b      	bne.n	8006e1c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006de4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006de8:	f003 0320 	and.w	r3, r3, #32
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d015      	beq.n	8006e1c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006df0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006df4:	f003 0320 	and.w	r3, r3, #32
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d105      	bne.n	8006e08 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006dfc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d009      	beq.n	8006e1c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	f000 82d6 	beq.w	80073be <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	4798      	blx	r3
      }
      return;
 8006e1a:	e2d0      	b.n	80073be <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006e1c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	f000 811f 	beq.w	8007064 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006e26:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8006e2a:	4b8b      	ldr	r3, [pc, #556]	; (8007058 <HAL_UART_IRQHandler+0x2b0>)
 8006e2c:	4013      	ands	r3, r2
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d106      	bne.n	8006e40 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006e32:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006e36:	4b89      	ldr	r3, [pc, #548]	; (800705c <HAL_UART_IRQHandler+0x2b4>)
 8006e38:	4013      	ands	r3, r2
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	f000 8112 	beq.w	8007064 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006e40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e44:	f003 0301 	and.w	r3, r3, #1
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d011      	beq.n	8006e70 <HAL_UART_IRQHandler+0xc8>
 8006e4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d00b      	beq.n	8006e70 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006e66:	f043 0201 	orr.w	r2, r3, #1
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006e70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e74:	f003 0302 	and.w	r3, r3, #2
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d011      	beq.n	8006ea0 <HAL_UART_IRQHandler+0xf8>
 8006e7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e80:	f003 0301 	and.w	r3, r3, #1
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d00b      	beq.n	8006ea0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	2202      	movs	r2, #2
 8006e8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006e96:	f043 0204 	orr.w	r2, r3, #4
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006ea0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ea4:	f003 0304 	and.w	r3, r3, #4
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d011      	beq.n	8006ed0 <HAL_UART_IRQHandler+0x128>
 8006eac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006eb0:	f003 0301 	and.w	r3, r3, #1
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d00b      	beq.n	8006ed0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	2204      	movs	r2, #4
 8006ebe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006ec6:	f043 0202 	orr.w	r2, r3, #2
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006ed0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ed4:	f003 0308 	and.w	r3, r3, #8
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d017      	beq.n	8006f0c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006edc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ee0:	f003 0320 	and.w	r3, r3, #32
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d105      	bne.n	8006ef4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006ee8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8006eec:	4b5a      	ldr	r3, [pc, #360]	; (8007058 <HAL_UART_IRQHandler+0x2b0>)
 8006eee:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d00b      	beq.n	8006f0c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	2208      	movs	r2, #8
 8006efa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f02:	f043 0208 	orr.w	r2, r3, #8
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006f0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d012      	beq.n	8006f3e <HAL_UART_IRQHandler+0x196>
 8006f18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f1c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d00c      	beq.n	8006f3e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006f2c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f34:	f043 0220 	orr.w	r2, r3, #32
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	f000 823c 	beq.w	80073c2 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006f4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f4e:	f003 0320 	and.w	r3, r3, #32
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d013      	beq.n	8006f7e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006f56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f5a:	f003 0320 	and.w	r3, r3, #32
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d105      	bne.n	8006f6e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006f62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d007      	beq.n	8006f7e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d003      	beq.n	8006f7e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f7a:	6878      	ldr	r0, [r7, #4]
 8006f7c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f84:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	689b      	ldr	r3, [r3, #8]
 8006f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f92:	2b40      	cmp	r3, #64	; 0x40
 8006f94:	d005      	beq.n	8006fa2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006f96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006f9a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d04f      	beq.n	8007042 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f001 f814 	bl	8007fd0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	689b      	ldr	r3, [r3, #8]
 8006fae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fb2:	2b40      	cmp	r3, #64	; 0x40
 8006fb4:	d141      	bne.n	800703a <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	3308      	adds	r3, #8
 8006fbc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fc0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006fc4:	e853 3f00 	ldrex	r3, [r3]
 8006fc8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006fcc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006fd0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006fd4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	3308      	adds	r3, #8
 8006fde:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006fe2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006fe6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006fee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006ff2:	e841 2300 	strex	r3, r2, [r1]
 8006ff6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006ffa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d1d9      	bne.n	8006fb6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007006:	2b00      	cmp	r3, #0
 8007008:	d013      	beq.n	8007032 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800700e:	4a14      	ldr	r2, [pc, #80]	; (8007060 <HAL_UART_IRQHandler+0x2b8>)
 8007010:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007016:	4618      	mov	r0, r3
 8007018:	f7fc ff88 	bl	8003f2c <HAL_DMA_Abort_IT>
 800701c:	4603      	mov	r3, r0
 800701e:	2b00      	cmp	r3, #0
 8007020:	d017      	beq.n	8007052 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007028:	687a      	ldr	r2, [r7, #4]
 800702a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800702c:	4610      	mov	r0, r2
 800702e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007030:	e00f      	b.n	8007052 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f000 f9da 	bl	80073ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007038:	e00b      	b.n	8007052 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	f000 f9d6 	bl	80073ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007040:	e007      	b.n	8007052 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	f000 f9d2 	bl	80073ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2200      	movs	r2, #0
 800704c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8007050:	e1b7      	b.n	80073c2 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007052:	bf00      	nop
    return;
 8007054:	e1b5      	b.n	80073c2 <HAL_UART_IRQHandler+0x61a>
 8007056:	bf00      	nop
 8007058:	10000001 	.word	0x10000001
 800705c:	04000120 	.word	0x04000120
 8007060:	0800809d 	.word	0x0800809d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007068:	2b01      	cmp	r3, #1
 800706a:	f040 814a 	bne.w	8007302 <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800706e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007072:	f003 0310 	and.w	r3, r3, #16
 8007076:	2b00      	cmp	r3, #0
 8007078:	f000 8143 	beq.w	8007302 <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800707c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007080:	f003 0310 	and.w	r3, r3, #16
 8007084:	2b00      	cmp	r3, #0
 8007086:	f000 813c 	beq.w	8007302 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	2210      	movs	r2, #16
 8007090:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	689b      	ldr	r3, [r3, #8]
 8007098:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800709c:	2b40      	cmp	r3, #64	; 0x40
 800709e:	f040 80b5 	bne.w	800720c <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	685b      	ldr	r3, [r3, #4]
 80070aa:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80070ae:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	f000 8187 	beq.w	80073c6 <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80070be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80070c2:	429a      	cmp	r2, r3
 80070c4:	f080 817f 	bcs.w	80073c6 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80070ce:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f003 0320 	and.w	r3, r3, #32
 80070de:	2b00      	cmp	r3, #0
 80070e0:	f040 8086 	bne.w	80071f0 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80070f0:	e853 3f00 	ldrex	r3, [r3]
 80070f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80070f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80070fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007100:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	461a      	mov	r2, r3
 800710a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800710e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007112:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007116:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800711a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800711e:	e841 2300 	strex	r3, r2, [r1]
 8007122:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007126:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800712a:	2b00      	cmp	r3, #0
 800712c:	d1da      	bne.n	80070e4 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	3308      	adds	r3, #8
 8007134:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007136:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007138:	e853 3f00 	ldrex	r3, [r3]
 800713c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800713e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007140:	f023 0301 	bic.w	r3, r3, #1
 8007144:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	3308      	adds	r3, #8
 800714e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007152:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007156:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007158:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800715a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800715e:	e841 2300 	strex	r3, r2, [r1]
 8007162:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007164:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007166:	2b00      	cmp	r3, #0
 8007168:	d1e1      	bne.n	800712e <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	3308      	adds	r3, #8
 8007170:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007172:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007174:	e853 3f00 	ldrex	r3, [r3]
 8007178:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800717a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800717c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007180:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	3308      	adds	r3, #8
 800718a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800718e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007190:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007192:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007194:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007196:	e841 2300 	strex	r3, r2, [r1]
 800719a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800719c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d1e3      	bne.n	800716a <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2220      	movs	r2, #32
 80071a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2200      	movs	r2, #0
 80071ae:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071b8:	e853 3f00 	ldrex	r3, [r3]
 80071bc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80071be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071c0:	f023 0310 	bic.w	r3, r3, #16
 80071c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	461a      	mov	r2, r3
 80071ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80071d2:	65bb      	str	r3, [r7, #88]	; 0x58
 80071d4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80071d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80071da:	e841 2300 	strex	r3, r2, [r1]
 80071de:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80071e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d1e4      	bne.n	80071b0 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80071ea:	4618      	mov	r0, r3
 80071ec:	f7fc fe45 	bl	8003e7a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80071fc:	b29b      	uxth	r3, r3
 80071fe:	1ad3      	subs	r3, r2, r3
 8007200:	b29b      	uxth	r3, r3
 8007202:	4619      	mov	r1, r3
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f000 f8fb 	bl	8007400 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800720a:	e0dc      	b.n	80073c6 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007218:	b29b      	uxth	r3, r3
 800721a:	1ad3      	subs	r3, r2, r3
 800721c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007226:	b29b      	uxth	r3, r3
 8007228:	2b00      	cmp	r3, #0
 800722a:	f000 80ce 	beq.w	80073ca <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 800722e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007232:	2b00      	cmp	r3, #0
 8007234:	f000 80c9 	beq.w	80073ca <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800723e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007240:	e853 3f00 	ldrex	r3, [r3]
 8007244:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007246:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007248:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800724c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	461a      	mov	r2, r3
 8007256:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800725a:	647b      	str	r3, [r7, #68]	; 0x44
 800725c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800725e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007260:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007262:	e841 2300 	strex	r3, r2, [r1]
 8007266:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007268:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800726a:	2b00      	cmp	r3, #0
 800726c:	d1e4      	bne.n	8007238 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	3308      	adds	r3, #8
 8007274:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007278:	e853 3f00 	ldrex	r3, [r3]
 800727c:	623b      	str	r3, [r7, #32]
   return(result);
 800727e:	6a3b      	ldr	r3, [r7, #32]
 8007280:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007284:	f023 0301 	bic.w	r3, r3, #1
 8007288:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	3308      	adds	r3, #8
 8007292:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007296:	633a      	str	r2, [r7, #48]	; 0x30
 8007298:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800729a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800729c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800729e:	e841 2300 	strex	r3, r2, [r1]
 80072a2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80072a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d1e1      	bne.n	800726e <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2220      	movs	r2, #32
 80072ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2200      	movs	r2, #0
 80072b6:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2200      	movs	r2, #0
 80072bc:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	e853 3f00 	ldrex	r3, [r3]
 80072ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	f023 0310 	bic.w	r3, r3, #16
 80072d2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	461a      	mov	r2, r3
 80072dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80072e0:	61fb      	str	r3, [r7, #28]
 80072e2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072e4:	69b9      	ldr	r1, [r7, #24]
 80072e6:	69fa      	ldr	r2, [r7, #28]
 80072e8:	e841 2300 	strex	r3, r2, [r1]
 80072ec:	617b      	str	r3, [r7, #20]
   return(result);
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d1e4      	bne.n	80072be <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80072f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80072f8:	4619      	mov	r1, r3
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f000 f880 	bl	8007400 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007300:	e063      	b.n	80073ca <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007302:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007306:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800730a:	2b00      	cmp	r3, #0
 800730c:	d00e      	beq.n	800732c <HAL_UART_IRQHandler+0x584>
 800730e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007312:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007316:	2b00      	cmp	r3, #0
 8007318:	d008      	beq.n	800732c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007322:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f001 fb57 	bl	80089d8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800732a:	e051      	b.n	80073d0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800732c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007330:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007334:	2b00      	cmp	r3, #0
 8007336:	d014      	beq.n	8007362 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007338:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800733c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007340:	2b00      	cmp	r3, #0
 8007342:	d105      	bne.n	8007350 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007344:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007348:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800734c:	2b00      	cmp	r3, #0
 800734e:	d008      	beq.n	8007362 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007354:	2b00      	cmp	r3, #0
 8007356:	d03a      	beq.n	80073ce <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800735c:	6878      	ldr	r0, [r7, #4]
 800735e:	4798      	blx	r3
    }
    return;
 8007360:	e035      	b.n	80073ce <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007362:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007366:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800736a:	2b00      	cmp	r3, #0
 800736c:	d009      	beq.n	8007382 <HAL_UART_IRQHandler+0x5da>
 800736e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007372:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007376:	2b00      	cmp	r3, #0
 8007378:	d003      	beq.n	8007382 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 800737a:	6878      	ldr	r0, [r7, #4]
 800737c:	f000 fea4 	bl	80080c8 <UART_EndTransmit_IT>
    return;
 8007380:	e026      	b.n	80073d0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007382:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007386:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800738a:	2b00      	cmp	r3, #0
 800738c:	d009      	beq.n	80073a2 <HAL_UART_IRQHandler+0x5fa>
 800738e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007392:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007396:	2b00      	cmp	r3, #0
 8007398:	d003      	beq.n	80073a2 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f001 fb30 	bl	8008a00 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80073a0:	e016      	b.n	80073d0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80073a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073a6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d010      	beq.n	80073d0 <HAL_UART_IRQHandler+0x628>
 80073ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	da0c      	bge.n	80073d0 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f001 fb18 	bl	80089ec <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80073bc:	e008      	b.n	80073d0 <HAL_UART_IRQHandler+0x628>
      return;
 80073be:	bf00      	nop
 80073c0:	e006      	b.n	80073d0 <HAL_UART_IRQHandler+0x628>
    return;
 80073c2:	bf00      	nop
 80073c4:	e004      	b.n	80073d0 <HAL_UART_IRQHandler+0x628>
      return;
 80073c6:	bf00      	nop
 80073c8:	e002      	b.n	80073d0 <HAL_UART_IRQHandler+0x628>
      return;
 80073ca:	bf00      	nop
 80073cc:	e000      	b.n	80073d0 <HAL_UART_IRQHandler+0x628>
    return;
 80073ce:	bf00      	nop
  }
}
 80073d0:	37e8      	adds	r7, #232	; 0xe8
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}
 80073d6:	bf00      	nop

080073d8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80073d8:	b480      	push	{r7}
 80073da:	b083      	sub	sp, #12
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80073e0:	bf00      	nop
 80073e2:	370c      	adds	r7, #12
 80073e4:	46bd      	mov	sp, r7
 80073e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ea:	4770      	bx	lr

080073ec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b083      	sub	sp, #12
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80073f4:	bf00      	nop
 80073f6:	370c      	adds	r7, #12
 80073f8:	46bd      	mov	sp, r7
 80073fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fe:	4770      	bx	lr

08007400 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007400:	b480      	push	{r7}
 8007402:	b083      	sub	sp, #12
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
 8007408:	460b      	mov	r3, r1
 800740a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800740c:	bf00      	nop
 800740e:	370c      	adds	r7, #12
 8007410:	46bd      	mov	sp, r7
 8007412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007416:	4770      	bx	lr

08007418 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007418:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800741c:	b08c      	sub	sp, #48	; 0x30
 800741e:	af00      	add	r7, sp, #0
 8007420:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007422:	2300      	movs	r3, #0
 8007424:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	689a      	ldr	r2, [r3, #8]
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	691b      	ldr	r3, [r3, #16]
 8007430:	431a      	orrs	r2, r3
 8007432:	697b      	ldr	r3, [r7, #20]
 8007434:	695b      	ldr	r3, [r3, #20]
 8007436:	431a      	orrs	r2, r3
 8007438:	697b      	ldr	r3, [r7, #20]
 800743a:	69db      	ldr	r3, [r3, #28]
 800743c:	4313      	orrs	r3, r2
 800743e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007440:	697b      	ldr	r3, [r7, #20]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	681a      	ldr	r2, [r3, #0]
 8007446:	4baa      	ldr	r3, [pc, #680]	; (80076f0 <UART_SetConfig+0x2d8>)
 8007448:	4013      	ands	r3, r2
 800744a:	697a      	ldr	r2, [r7, #20]
 800744c:	6812      	ldr	r2, [r2, #0]
 800744e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007450:	430b      	orrs	r3, r1
 8007452:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800745e:	697b      	ldr	r3, [r7, #20]
 8007460:	68da      	ldr	r2, [r3, #12]
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	430a      	orrs	r2, r1
 8007468:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	699b      	ldr	r3, [r3, #24]
 800746e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	4a9f      	ldr	r2, [pc, #636]	; (80076f4 <UART_SetConfig+0x2dc>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d004      	beq.n	8007484 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	6a1b      	ldr	r3, [r3, #32]
 800747e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007480:	4313      	orrs	r3, r2
 8007482:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007484:	697b      	ldr	r3, [r7, #20]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	689b      	ldr	r3, [r3, #8]
 800748a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800748e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007492:	697a      	ldr	r2, [r7, #20]
 8007494:	6812      	ldr	r2, [r2, #0]
 8007496:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007498:	430b      	orrs	r3, r1
 800749a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074a2:	f023 010f 	bic.w	r1, r3, #15
 80074a6:	697b      	ldr	r3, [r7, #20]
 80074a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80074aa:	697b      	ldr	r3, [r7, #20]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	430a      	orrs	r2, r1
 80074b0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80074b2:	697b      	ldr	r3, [r7, #20]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4a90      	ldr	r2, [pc, #576]	; (80076f8 <UART_SetConfig+0x2e0>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d125      	bne.n	8007508 <UART_SetConfig+0xf0>
 80074bc:	4b8f      	ldr	r3, [pc, #572]	; (80076fc <UART_SetConfig+0x2e4>)
 80074be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074c2:	f003 0303 	and.w	r3, r3, #3
 80074c6:	2b03      	cmp	r3, #3
 80074c8:	d81a      	bhi.n	8007500 <UART_SetConfig+0xe8>
 80074ca:	a201      	add	r2, pc, #4	; (adr r2, 80074d0 <UART_SetConfig+0xb8>)
 80074cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074d0:	080074e1 	.word	0x080074e1
 80074d4:	080074f1 	.word	0x080074f1
 80074d8:	080074e9 	.word	0x080074e9
 80074dc:	080074f9 	.word	0x080074f9
 80074e0:	2301      	movs	r3, #1
 80074e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074e6:	e116      	b.n	8007716 <UART_SetConfig+0x2fe>
 80074e8:	2302      	movs	r3, #2
 80074ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074ee:	e112      	b.n	8007716 <UART_SetConfig+0x2fe>
 80074f0:	2304      	movs	r3, #4
 80074f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074f6:	e10e      	b.n	8007716 <UART_SetConfig+0x2fe>
 80074f8:	2308      	movs	r3, #8
 80074fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074fe:	e10a      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007500:	2310      	movs	r3, #16
 8007502:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007506:	e106      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007508:	697b      	ldr	r3, [r7, #20]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a7c      	ldr	r2, [pc, #496]	; (8007700 <UART_SetConfig+0x2e8>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d138      	bne.n	8007584 <UART_SetConfig+0x16c>
 8007512:	4b7a      	ldr	r3, [pc, #488]	; (80076fc <UART_SetConfig+0x2e4>)
 8007514:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007518:	f003 030c 	and.w	r3, r3, #12
 800751c:	2b0c      	cmp	r3, #12
 800751e:	d82d      	bhi.n	800757c <UART_SetConfig+0x164>
 8007520:	a201      	add	r2, pc, #4	; (adr r2, 8007528 <UART_SetConfig+0x110>)
 8007522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007526:	bf00      	nop
 8007528:	0800755d 	.word	0x0800755d
 800752c:	0800757d 	.word	0x0800757d
 8007530:	0800757d 	.word	0x0800757d
 8007534:	0800757d 	.word	0x0800757d
 8007538:	0800756d 	.word	0x0800756d
 800753c:	0800757d 	.word	0x0800757d
 8007540:	0800757d 	.word	0x0800757d
 8007544:	0800757d 	.word	0x0800757d
 8007548:	08007565 	.word	0x08007565
 800754c:	0800757d 	.word	0x0800757d
 8007550:	0800757d 	.word	0x0800757d
 8007554:	0800757d 	.word	0x0800757d
 8007558:	08007575 	.word	0x08007575
 800755c:	2300      	movs	r3, #0
 800755e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007562:	e0d8      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007564:	2302      	movs	r3, #2
 8007566:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800756a:	e0d4      	b.n	8007716 <UART_SetConfig+0x2fe>
 800756c:	2304      	movs	r3, #4
 800756e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007572:	e0d0      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007574:	2308      	movs	r3, #8
 8007576:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800757a:	e0cc      	b.n	8007716 <UART_SetConfig+0x2fe>
 800757c:	2310      	movs	r3, #16
 800757e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007582:	e0c8      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4a5e      	ldr	r2, [pc, #376]	; (8007704 <UART_SetConfig+0x2ec>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d125      	bne.n	80075da <UART_SetConfig+0x1c2>
 800758e:	4b5b      	ldr	r3, [pc, #364]	; (80076fc <UART_SetConfig+0x2e4>)
 8007590:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007594:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007598:	2b30      	cmp	r3, #48	; 0x30
 800759a:	d016      	beq.n	80075ca <UART_SetConfig+0x1b2>
 800759c:	2b30      	cmp	r3, #48	; 0x30
 800759e:	d818      	bhi.n	80075d2 <UART_SetConfig+0x1ba>
 80075a0:	2b20      	cmp	r3, #32
 80075a2:	d00a      	beq.n	80075ba <UART_SetConfig+0x1a2>
 80075a4:	2b20      	cmp	r3, #32
 80075a6:	d814      	bhi.n	80075d2 <UART_SetConfig+0x1ba>
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d002      	beq.n	80075b2 <UART_SetConfig+0x19a>
 80075ac:	2b10      	cmp	r3, #16
 80075ae:	d008      	beq.n	80075c2 <UART_SetConfig+0x1aa>
 80075b0:	e00f      	b.n	80075d2 <UART_SetConfig+0x1ba>
 80075b2:	2300      	movs	r3, #0
 80075b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075b8:	e0ad      	b.n	8007716 <UART_SetConfig+0x2fe>
 80075ba:	2302      	movs	r3, #2
 80075bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075c0:	e0a9      	b.n	8007716 <UART_SetConfig+0x2fe>
 80075c2:	2304      	movs	r3, #4
 80075c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075c8:	e0a5      	b.n	8007716 <UART_SetConfig+0x2fe>
 80075ca:	2308      	movs	r3, #8
 80075cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075d0:	e0a1      	b.n	8007716 <UART_SetConfig+0x2fe>
 80075d2:	2310      	movs	r3, #16
 80075d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80075d8:	e09d      	b.n	8007716 <UART_SetConfig+0x2fe>
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a4a      	ldr	r2, [pc, #296]	; (8007708 <UART_SetConfig+0x2f0>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d125      	bne.n	8007630 <UART_SetConfig+0x218>
 80075e4:	4b45      	ldr	r3, [pc, #276]	; (80076fc <UART_SetConfig+0x2e4>)
 80075e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075ea:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80075ee:	2bc0      	cmp	r3, #192	; 0xc0
 80075f0:	d016      	beq.n	8007620 <UART_SetConfig+0x208>
 80075f2:	2bc0      	cmp	r3, #192	; 0xc0
 80075f4:	d818      	bhi.n	8007628 <UART_SetConfig+0x210>
 80075f6:	2b80      	cmp	r3, #128	; 0x80
 80075f8:	d00a      	beq.n	8007610 <UART_SetConfig+0x1f8>
 80075fa:	2b80      	cmp	r3, #128	; 0x80
 80075fc:	d814      	bhi.n	8007628 <UART_SetConfig+0x210>
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d002      	beq.n	8007608 <UART_SetConfig+0x1f0>
 8007602:	2b40      	cmp	r3, #64	; 0x40
 8007604:	d008      	beq.n	8007618 <UART_SetConfig+0x200>
 8007606:	e00f      	b.n	8007628 <UART_SetConfig+0x210>
 8007608:	2300      	movs	r3, #0
 800760a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800760e:	e082      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007610:	2302      	movs	r3, #2
 8007612:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007616:	e07e      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007618:	2304      	movs	r3, #4
 800761a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800761e:	e07a      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007620:	2308      	movs	r3, #8
 8007622:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007626:	e076      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007628:	2310      	movs	r3, #16
 800762a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800762e:	e072      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007630:	697b      	ldr	r3, [r7, #20]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	4a35      	ldr	r2, [pc, #212]	; (800770c <UART_SetConfig+0x2f4>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d12a      	bne.n	8007690 <UART_SetConfig+0x278>
 800763a:	4b30      	ldr	r3, [pc, #192]	; (80076fc <UART_SetConfig+0x2e4>)
 800763c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007640:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007644:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007648:	d01a      	beq.n	8007680 <UART_SetConfig+0x268>
 800764a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800764e:	d81b      	bhi.n	8007688 <UART_SetConfig+0x270>
 8007650:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007654:	d00c      	beq.n	8007670 <UART_SetConfig+0x258>
 8007656:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800765a:	d815      	bhi.n	8007688 <UART_SetConfig+0x270>
 800765c:	2b00      	cmp	r3, #0
 800765e:	d003      	beq.n	8007668 <UART_SetConfig+0x250>
 8007660:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007664:	d008      	beq.n	8007678 <UART_SetConfig+0x260>
 8007666:	e00f      	b.n	8007688 <UART_SetConfig+0x270>
 8007668:	2300      	movs	r3, #0
 800766a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800766e:	e052      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007670:	2302      	movs	r3, #2
 8007672:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007676:	e04e      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007678:	2304      	movs	r3, #4
 800767a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800767e:	e04a      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007680:	2308      	movs	r3, #8
 8007682:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007686:	e046      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007688:	2310      	movs	r3, #16
 800768a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800768e:	e042      	b.n	8007716 <UART_SetConfig+0x2fe>
 8007690:	697b      	ldr	r3, [r7, #20]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	4a17      	ldr	r2, [pc, #92]	; (80076f4 <UART_SetConfig+0x2dc>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d13a      	bne.n	8007710 <UART_SetConfig+0x2f8>
 800769a:	4b18      	ldr	r3, [pc, #96]	; (80076fc <UART_SetConfig+0x2e4>)
 800769c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076a0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80076a4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80076a8:	d01a      	beq.n	80076e0 <UART_SetConfig+0x2c8>
 80076aa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80076ae:	d81b      	bhi.n	80076e8 <UART_SetConfig+0x2d0>
 80076b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076b4:	d00c      	beq.n	80076d0 <UART_SetConfig+0x2b8>
 80076b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076ba:	d815      	bhi.n	80076e8 <UART_SetConfig+0x2d0>
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d003      	beq.n	80076c8 <UART_SetConfig+0x2b0>
 80076c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80076c4:	d008      	beq.n	80076d8 <UART_SetConfig+0x2c0>
 80076c6:	e00f      	b.n	80076e8 <UART_SetConfig+0x2d0>
 80076c8:	2300      	movs	r3, #0
 80076ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80076ce:	e022      	b.n	8007716 <UART_SetConfig+0x2fe>
 80076d0:	2302      	movs	r3, #2
 80076d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80076d6:	e01e      	b.n	8007716 <UART_SetConfig+0x2fe>
 80076d8:	2304      	movs	r3, #4
 80076da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80076de:	e01a      	b.n	8007716 <UART_SetConfig+0x2fe>
 80076e0:	2308      	movs	r3, #8
 80076e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80076e6:	e016      	b.n	8007716 <UART_SetConfig+0x2fe>
 80076e8:	2310      	movs	r3, #16
 80076ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80076ee:	e012      	b.n	8007716 <UART_SetConfig+0x2fe>
 80076f0:	cfff69f3 	.word	0xcfff69f3
 80076f4:	40008000 	.word	0x40008000
 80076f8:	40013800 	.word	0x40013800
 80076fc:	40021000 	.word	0x40021000
 8007700:	40004400 	.word	0x40004400
 8007704:	40004800 	.word	0x40004800
 8007708:	40004c00 	.word	0x40004c00
 800770c:	40005000 	.word	0x40005000
 8007710:	2310      	movs	r3, #16
 8007712:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007716:	697b      	ldr	r3, [r7, #20]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4aae      	ldr	r2, [pc, #696]	; (80079d4 <UART_SetConfig+0x5bc>)
 800771c:	4293      	cmp	r3, r2
 800771e:	f040 8097 	bne.w	8007850 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007722:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007726:	2b08      	cmp	r3, #8
 8007728:	d823      	bhi.n	8007772 <UART_SetConfig+0x35a>
 800772a:	a201      	add	r2, pc, #4	; (adr r2, 8007730 <UART_SetConfig+0x318>)
 800772c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007730:	08007755 	.word	0x08007755
 8007734:	08007773 	.word	0x08007773
 8007738:	0800775d 	.word	0x0800775d
 800773c:	08007773 	.word	0x08007773
 8007740:	08007763 	.word	0x08007763
 8007744:	08007773 	.word	0x08007773
 8007748:	08007773 	.word	0x08007773
 800774c:	08007773 	.word	0x08007773
 8007750:	0800776b 	.word	0x0800776b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007754:	f7fd fb7a 	bl	8004e4c <HAL_RCC_GetPCLK1Freq>
 8007758:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800775a:	e010      	b.n	800777e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800775c:	4b9e      	ldr	r3, [pc, #632]	; (80079d8 <UART_SetConfig+0x5c0>)
 800775e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007760:	e00d      	b.n	800777e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007762:	f7fd fb05 	bl	8004d70 <HAL_RCC_GetSysClockFreq>
 8007766:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007768:	e009      	b.n	800777e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800776a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800776e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007770:	e005      	b.n	800777e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007772:	2300      	movs	r3, #0
 8007774:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007776:	2301      	movs	r3, #1
 8007778:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800777c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800777e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007780:	2b00      	cmp	r3, #0
 8007782:	f000 8130 	beq.w	80079e6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800778a:	4a94      	ldr	r2, [pc, #592]	; (80079dc <UART_SetConfig+0x5c4>)
 800778c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007790:	461a      	mov	r2, r3
 8007792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007794:	fbb3 f3f2 	udiv	r3, r3, r2
 8007798:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	685a      	ldr	r2, [r3, #4]
 800779e:	4613      	mov	r3, r2
 80077a0:	005b      	lsls	r3, r3, #1
 80077a2:	4413      	add	r3, r2
 80077a4:	69ba      	ldr	r2, [r7, #24]
 80077a6:	429a      	cmp	r2, r3
 80077a8:	d305      	bcc.n	80077b6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80077b0:	69ba      	ldr	r2, [r7, #24]
 80077b2:	429a      	cmp	r2, r3
 80077b4:	d903      	bls.n	80077be <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80077b6:	2301      	movs	r3, #1
 80077b8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80077bc:	e113      	b.n	80079e6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80077be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077c0:	2200      	movs	r2, #0
 80077c2:	60bb      	str	r3, [r7, #8]
 80077c4:	60fa      	str	r2, [r7, #12]
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077ca:	4a84      	ldr	r2, [pc, #528]	; (80079dc <UART_SetConfig+0x5c4>)
 80077cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80077d0:	b29b      	uxth	r3, r3
 80077d2:	2200      	movs	r2, #0
 80077d4:	603b      	str	r3, [r7, #0]
 80077d6:	607a      	str	r2, [r7, #4]
 80077d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077dc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80077e0:	f7f9 fa1a 	bl	8000c18 <__aeabi_uldivmod>
 80077e4:	4602      	mov	r2, r0
 80077e6:	460b      	mov	r3, r1
 80077e8:	4610      	mov	r0, r2
 80077ea:	4619      	mov	r1, r3
 80077ec:	f04f 0200 	mov.w	r2, #0
 80077f0:	f04f 0300 	mov.w	r3, #0
 80077f4:	020b      	lsls	r3, r1, #8
 80077f6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80077fa:	0202      	lsls	r2, r0, #8
 80077fc:	6979      	ldr	r1, [r7, #20]
 80077fe:	6849      	ldr	r1, [r1, #4]
 8007800:	0849      	lsrs	r1, r1, #1
 8007802:	2000      	movs	r0, #0
 8007804:	460c      	mov	r4, r1
 8007806:	4605      	mov	r5, r0
 8007808:	eb12 0804 	adds.w	r8, r2, r4
 800780c:	eb43 0905 	adc.w	r9, r3, r5
 8007810:	697b      	ldr	r3, [r7, #20]
 8007812:	685b      	ldr	r3, [r3, #4]
 8007814:	2200      	movs	r2, #0
 8007816:	469a      	mov	sl, r3
 8007818:	4693      	mov	fp, r2
 800781a:	4652      	mov	r2, sl
 800781c:	465b      	mov	r3, fp
 800781e:	4640      	mov	r0, r8
 8007820:	4649      	mov	r1, r9
 8007822:	f7f9 f9f9 	bl	8000c18 <__aeabi_uldivmod>
 8007826:	4602      	mov	r2, r0
 8007828:	460b      	mov	r3, r1
 800782a:	4613      	mov	r3, r2
 800782c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800782e:	6a3b      	ldr	r3, [r7, #32]
 8007830:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007834:	d308      	bcc.n	8007848 <UART_SetConfig+0x430>
 8007836:	6a3b      	ldr	r3, [r7, #32]
 8007838:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800783c:	d204      	bcs.n	8007848 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	6a3a      	ldr	r2, [r7, #32]
 8007844:	60da      	str	r2, [r3, #12]
 8007846:	e0ce      	b.n	80079e6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007848:	2301      	movs	r3, #1
 800784a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800784e:	e0ca      	b.n	80079e6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007850:	697b      	ldr	r3, [r7, #20]
 8007852:	69db      	ldr	r3, [r3, #28]
 8007854:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007858:	d166      	bne.n	8007928 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800785a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800785e:	2b08      	cmp	r3, #8
 8007860:	d827      	bhi.n	80078b2 <UART_SetConfig+0x49a>
 8007862:	a201      	add	r2, pc, #4	; (adr r2, 8007868 <UART_SetConfig+0x450>)
 8007864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007868:	0800788d 	.word	0x0800788d
 800786c:	08007895 	.word	0x08007895
 8007870:	0800789d 	.word	0x0800789d
 8007874:	080078b3 	.word	0x080078b3
 8007878:	080078a3 	.word	0x080078a3
 800787c:	080078b3 	.word	0x080078b3
 8007880:	080078b3 	.word	0x080078b3
 8007884:	080078b3 	.word	0x080078b3
 8007888:	080078ab 	.word	0x080078ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800788c:	f7fd fade 	bl	8004e4c <HAL_RCC_GetPCLK1Freq>
 8007890:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007892:	e014      	b.n	80078be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007894:	f7fd faf0 	bl	8004e78 <HAL_RCC_GetPCLK2Freq>
 8007898:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800789a:	e010      	b.n	80078be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800789c:	4b4e      	ldr	r3, [pc, #312]	; (80079d8 <UART_SetConfig+0x5c0>)
 800789e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80078a0:	e00d      	b.n	80078be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80078a2:	f7fd fa65 	bl	8004d70 <HAL_RCC_GetSysClockFreq>
 80078a6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80078a8:	e009      	b.n	80078be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80078aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80078ae:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80078b0:	e005      	b.n	80078be <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80078b2:	2300      	movs	r3, #0
 80078b4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80078b6:	2301      	movs	r3, #1
 80078b8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80078bc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80078be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	f000 8090 	beq.w	80079e6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80078c6:	697b      	ldr	r3, [r7, #20]
 80078c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078ca:	4a44      	ldr	r2, [pc, #272]	; (80079dc <UART_SetConfig+0x5c4>)
 80078cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80078d0:	461a      	mov	r2, r3
 80078d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80078d8:	005a      	lsls	r2, r3, #1
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	685b      	ldr	r3, [r3, #4]
 80078de:	085b      	lsrs	r3, r3, #1
 80078e0:	441a      	add	r2, r3
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80078ea:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078ec:	6a3b      	ldr	r3, [r7, #32]
 80078ee:	2b0f      	cmp	r3, #15
 80078f0:	d916      	bls.n	8007920 <UART_SetConfig+0x508>
 80078f2:	6a3b      	ldr	r3, [r7, #32]
 80078f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078f8:	d212      	bcs.n	8007920 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80078fa:	6a3b      	ldr	r3, [r7, #32]
 80078fc:	b29b      	uxth	r3, r3
 80078fe:	f023 030f 	bic.w	r3, r3, #15
 8007902:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007904:	6a3b      	ldr	r3, [r7, #32]
 8007906:	085b      	lsrs	r3, r3, #1
 8007908:	b29b      	uxth	r3, r3
 800790a:	f003 0307 	and.w	r3, r3, #7
 800790e:	b29a      	uxth	r2, r3
 8007910:	8bfb      	ldrh	r3, [r7, #30]
 8007912:	4313      	orrs	r3, r2
 8007914:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007916:	697b      	ldr	r3, [r7, #20]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	8bfa      	ldrh	r2, [r7, #30]
 800791c:	60da      	str	r2, [r3, #12]
 800791e:	e062      	b.n	80079e6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007920:	2301      	movs	r3, #1
 8007922:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007926:	e05e      	b.n	80079e6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007928:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800792c:	2b08      	cmp	r3, #8
 800792e:	d828      	bhi.n	8007982 <UART_SetConfig+0x56a>
 8007930:	a201      	add	r2, pc, #4	; (adr r2, 8007938 <UART_SetConfig+0x520>)
 8007932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007936:	bf00      	nop
 8007938:	0800795d 	.word	0x0800795d
 800793c:	08007965 	.word	0x08007965
 8007940:	0800796d 	.word	0x0800796d
 8007944:	08007983 	.word	0x08007983
 8007948:	08007973 	.word	0x08007973
 800794c:	08007983 	.word	0x08007983
 8007950:	08007983 	.word	0x08007983
 8007954:	08007983 	.word	0x08007983
 8007958:	0800797b 	.word	0x0800797b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800795c:	f7fd fa76 	bl	8004e4c <HAL_RCC_GetPCLK1Freq>
 8007960:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007962:	e014      	b.n	800798e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007964:	f7fd fa88 	bl	8004e78 <HAL_RCC_GetPCLK2Freq>
 8007968:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800796a:	e010      	b.n	800798e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800796c:	4b1a      	ldr	r3, [pc, #104]	; (80079d8 <UART_SetConfig+0x5c0>)
 800796e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007970:	e00d      	b.n	800798e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007972:	f7fd f9fd 	bl	8004d70 <HAL_RCC_GetSysClockFreq>
 8007976:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007978:	e009      	b.n	800798e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800797a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800797e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007980:	e005      	b.n	800798e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007982:	2300      	movs	r3, #0
 8007984:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007986:	2301      	movs	r3, #1
 8007988:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800798c:	bf00      	nop
    }

    if (pclk != 0U)
 800798e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007990:	2b00      	cmp	r3, #0
 8007992:	d028      	beq.n	80079e6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007998:	4a10      	ldr	r2, [pc, #64]	; (80079dc <UART_SetConfig+0x5c4>)
 800799a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800799e:	461a      	mov	r2, r3
 80079a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079a2:	fbb3 f2f2 	udiv	r2, r3, r2
 80079a6:	697b      	ldr	r3, [r7, #20]
 80079a8:	685b      	ldr	r3, [r3, #4]
 80079aa:	085b      	lsrs	r3, r3, #1
 80079ac:	441a      	add	r2, r3
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80079b6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80079b8:	6a3b      	ldr	r3, [r7, #32]
 80079ba:	2b0f      	cmp	r3, #15
 80079bc:	d910      	bls.n	80079e0 <UART_SetConfig+0x5c8>
 80079be:	6a3b      	ldr	r3, [r7, #32]
 80079c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80079c4:	d20c      	bcs.n	80079e0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80079c6:	6a3b      	ldr	r3, [r7, #32]
 80079c8:	b29a      	uxth	r2, r3
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	60da      	str	r2, [r3, #12]
 80079d0:	e009      	b.n	80079e6 <UART_SetConfig+0x5ce>
 80079d2:	bf00      	nop
 80079d4:	40008000 	.word	0x40008000
 80079d8:	00f42400 	.word	0x00f42400
 80079dc:	0800bef4 	.word	0x0800bef4
      }
      else
      {
        ret = HAL_ERROR;
 80079e0:	2301      	movs	r3, #1
 80079e2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	2201      	movs	r2, #1
 80079ea:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	2201      	movs	r2, #1
 80079f2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	2200      	movs	r2, #0
 80079fa:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	2200      	movs	r2, #0
 8007a00:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8007a02:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8007a06:	4618      	mov	r0, r3
 8007a08:	3730      	adds	r7, #48	; 0x30
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007a10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007a10:	b480      	push	{r7}
 8007a12:	b083      	sub	sp, #12
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a1c:	f003 0301 	and.w	r3, r3, #1
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d00a      	beq.n	8007a3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	685b      	ldr	r3, [r3, #4]
 8007a2a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	430a      	orrs	r2, r1
 8007a38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a3e:	f003 0302 	and.w	r3, r3, #2
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d00a      	beq.n	8007a5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	685b      	ldr	r3, [r3, #4]
 8007a4c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	430a      	orrs	r2, r1
 8007a5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a60:	f003 0304 	and.w	r3, r3, #4
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d00a      	beq.n	8007a7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	685b      	ldr	r3, [r3, #4]
 8007a6e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	430a      	orrs	r2, r1
 8007a7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a82:	f003 0308 	and.w	r3, r3, #8
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d00a      	beq.n	8007aa0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	685b      	ldr	r3, [r3, #4]
 8007a90:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	430a      	orrs	r2, r1
 8007a9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007aa4:	f003 0310 	and.w	r3, r3, #16
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d00a      	beq.n	8007ac2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	689b      	ldr	r3, [r3, #8]
 8007ab2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	430a      	orrs	r2, r1
 8007ac0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ac6:	f003 0320 	and.w	r3, r3, #32
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d00a      	beq.n	8007ae4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	689b      	ldr	r3, [r3, #8]
 8007ad4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	430a      	orrs	r2, r1
 8007ae2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ae8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d01a      	beq.n	8007b26 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	685b      	ldr	r3, [r3, #4]
 8007af6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	430a      	orrs	r2, r1
 8007b04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007b0e:	d10a      	bne.n	8007b26 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	685b      	ldr	r3, [r3, #4]
 8007b16:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	430a      	orrs	r2, r1
 8007b24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d00a      	beq.n	8007b48 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	685b      	ldr	r3, [r3, #4]
 8007b38:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	430a      	orrs	r2, r1
 8007b46:	605a      	str	r2, [r3, #4]
  }
}
 8007b48:	bf00      	nop
 8007b4a:	370c      	adds	r7, #12
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b52:	4770      	bx	lr

08007b54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b086      	sub	sp, #24
 8007b58:	af02      	add	r7, sp, #8
 8007b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007b64:	f7fa f9e8 	bl	8001f38 <HAL_GetTick>
 8007b68:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f003 0308 	and.w	r3, r3, #8
 8007b74:	2b08      	cmp	r3, #8
 8007b76:	d10e      	bne.n	8007b96 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b78:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007b7c:	9300      	str	r3, [sp, #0]
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	2200      	movs	r2, #0
 8007b82:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f000 f82f 	bl	8007bea <UART_WaitOnFlagUntilTimeout>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d001      	beq.n	8007b96 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b92:	2303      	movs	r3, #3
 8007b94:	e025      	b.n	8007be2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f003 0304 	and.w	r3, r3, #4
 8007ba0:	2b04      	cmp	r3, #4
 8007ba2:	d10e      	bne.n	8007bc2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ba4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007ba8:	9300      	str	r3, [sp, #0]
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	2200      	movs	r2, #0
 8007bae:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	f000 f819 	bl	8007bea <UART_WaitOnFlagUntilTimeout>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d001      	beq.n	8007bc2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007bbe:	2303      	movs	r3, #3
 8007bc0:	e00f      	b.n	8007be2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2220      	movs	r2, #32
 8007bc6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2220      	movs	r2, #32
 8007bce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007be0:	2300      	movs	r3, #0
}
 8007be2:	4618      	mov	r0, r3
 8007be4:	3710      	adds	r7, #16
 8007be6:	46bd      	mov	sp, r7
 8007be8:	bd80      	pop	{r7, pc}

08007bea <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007bea:	b580      	push	{r7, lr}
 8007bec:	b09c      	sub	sp, #112	; 0x70
 8007bee:	af00      	add	r7, sp, #0
 8007bf0:	60f8      	str	r0, [r7, #12]
 8007bf2:	60b9      	str	r1, [r7, #8]
 8007bf4:	603b      	str	r3, [r7, #0]
 8007bf6:	4613      	mov	r3, r2
 8007bf8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bfa:	e0a9      	b.n	8007d50 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007bfc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007bfe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007c02:	f000 80a5 	beq.w	8007d50 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c06:	f7fa f997 	bl	8001f38 <HAL_GetTick>
 8007c0a:	4602      	mov	r2, r0
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	1ad3      	subs	r3, r2, r3
 8007c10:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007c12:	429a      	cmp	r2, r3
 8007c14:	d302      	bcc.n	8007c1c <UART_WaitOnFlagUntilTimeout+0x32>
 8007c16:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d140      	bne.n	8007c9e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c24:	e853 3f00 	ldrex	r3, [r3]
 8007c28:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007c2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c2c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007c30:	667b      	str	r3, [r7, #100]	; 0x64
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	461a      	mov	r2, r3
 8007c38:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007c3a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007c3c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c3e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007c40:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007c42:	e841 2300 	strex	r3, r2, [r1]
 8007c46:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007c48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d1e6      	bne.n	8007c1c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	3308      	adds	r3, #8
 8007c54:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c58:	e853 3f00 	ldrex	r3, [r3]
 8007c5c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c60:	f023 0301 	bic.w	r3, r3, #1
 8007c64:	663b      	str	r3, [r7, #96]	; 0x60
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	3308      	adds	r3, #8
 8007c6c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007c6e:	64ba      	str	r2, [r7, #72]	; 0x48
 8007c70:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c72:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007c74:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007c76:	e841 2300 	strex	r3, r2, [r1]
 8007c7a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007c7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d1e5      	bne.n	8007c4e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2220      	movs	r2, #32
 8007c86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2220      	movs	r2, #32
 8007c8e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	2200      	movs	r2, #0
 8007c96:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8007c9a:	2303      	movs	r3, #3
 8007c9c:	e069      	b.n	8007d72 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f003 0304 	and.w	r3, r3, #4
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d051      	beq.n	8007d50 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	69db      	ldr	r3, [r3, #28]
 8007cb2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007cb6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007cba:	d149      	bne.n	8007d50 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007cc4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cce:	e853 3f00 	ldrex	r3, [r3]
 8007cd2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cd6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007cda:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	461a      	mov	r2, r3
 8007ce2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ce4:	637b      	str	r3, [r7, #52]	; 0x34
 8007ce6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007cea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007cec:	e841 2300 	strex	r3, r2, [r1]
 8007cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007cf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d1e6      	bne.n	8007cc6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	3308      	adds	r3, #8
 8007cfe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	e853 3f00 	ldrex	r3, [r3]
 8007d06:	613b      	str	r3, [r7, #16]
   return(result);
 8007d08:	693b      	ldr	r3, [r7, #16]
 8007d0a:	f023 0301 	bic.w	r3, r3, #1
 8007d0e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	3308      	adds	r3, #8
 8007d16:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007d18:	623a      	str	r2, [r7, #32]
 8007d1a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d1c:	69f9      	ldr	r1, [r7, #28]
 8007d1e:	6a3a      	ldr	r2, [r7, #32]
 8007d20:	e841 2300 	strex	r3, r2, [r1]
 8007d24:	61bb      	str	r3, [r7, #24]
   return(result);
 8007d26:	69bb      	ldr	r3, [r7, #24]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d1e5      	bne.n	8007cf8 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	2220      	movs	r2, #32
 8007d30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	2220      	movs	r2, #32
 8007d38:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	2220      	movs	r2, #32
 8007d40:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	2200      	movs	r2, #0
 8007d48:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8007d4c:	2303      	movs	r3, #3
 8007d4e:	e010      	b.n	8007d72 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	69da      	ldr	r2, [r3, #28]
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	4013      	ands	r3, r2
 8007d5a:	68ba      	ldr	r2, [r7, #8]
 8007d5c:	429a      	cmp	r2, r3
 8007d5e:	bf0c      	ite	eq
 8007d60:	2301      	moveq	r3, #1
 8007d62:	2300      	movne	r3, #0
 8007d64:	b2db      	uxtb	r3, r3
 8007d66:	461a      	mov	r2, r3
 8007d68:	79fb      	ldrb	r3, [r7, #7]
 8007d6a:	429a      	cmp	r2, r3
 8007d6c:	f43f af46 	beq.w	8007bfc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007d70:	2300      	movs	r3, #0
}
 8007d72:	4618      	mov	r0, r3
 8007d74:	3770      	adds	r7, #112	; 0x70
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bd80      	pop	{r7, pc}
	...

08007d7c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	b0a3      	sub	sp, #140	; 0x8c
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	60f8      	str	r0, [r7, #12]
 8007d84:	60b9      	str	r1, [r7, #8]
 8007d86:	4613      	mov	r3, r2
 8007d88:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	68ba      	ldr	r2, [r7, #8]
 8007d8e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	88fa      	ldrh	r2, [r7, #6]
 8007d94:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	88fa      	ldrh	r2, [r7, #6]
 8007d9c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	2200      	movs	r2, #0
 8007da4:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	689b      	ldr	r3, [r3, #8]
 8007daa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dae:	d10e      	bne.n	8007dce <UART_Start_Receive_IT+0x52>
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	691b      	ldr	r3, [r3, #16]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d105      	bne.n	8007dc4 <UART_Start_Receive_IT+0x48>
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007dbe:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007dc2:	e02d      	b.n	8007e20 <UART_Start_Receive_IT+0xa4>
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	22ff      	movs	r2, #255	; 0xff
 8007dc8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007dcc:	e028      	b.n	8007e20 <UART_Start_Receive_IT+0xa4>
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	689b      	ldr	r3, [r3, #8]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d10d      	bne.n	8007df2 <UART_Start_Receive_IT+0x76>
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	691b      	ldr	r3, [r3, #16]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d104      	bne.n	8007de8 <UART_Start_Receive_IT+0x6c>
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	22ff      	movs	r2, #255	; 0xff
 8007de2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007de6:	e01b      	b.n	8007e20 <UART_Start_Receive_IT+0xa4>
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	227f      	movs	r2, #127	; 0x7f
 8007dec:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007df0:	e016      	b.n	8007e20 <UART_Start_Receive_IT+0xa4>
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	689b      	ldr	r3, [r3, #8]
 8007df6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007dfa:	d10d      	bne.n	8007e18 <UART_Start_Receive_IT+0x9c>
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	691b      	ldr	r3, [r3, #16]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d104      	bne.n	8007e0e <UART_Start_Receive_IT+0x92>
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	227f      	movs	r2, #127	; 0x7f
 8007e08:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007e0c:	e008      	b.n	8007e20 <UART_Start_Receive_IT+0xa4>
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	223f      	movs	r2, #63	; 0x3f
 8007e12:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007e16:	e003      	b.n	8007e20 <UART_Start_Receive_IT+0xa4>
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	2200      	movs	r2, #0
 8007e24:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	2222      	movs	r2, #34	; 0x22
 8007e2c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	3308      	adds	r3, #8
 8007e36:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e38:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007e3a:	e853 3f00 	ldrex	r3, [r3]
 8007e3e:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8007e40:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007e42:	f043 0301 	orr.w	r3, r3, #1
 8007e46:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	3308      	adds	r3, #8
 8007e50:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8007e54:	673a      	str	r2, [r7, #112]	; 0x70
 8007e56:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e58:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8007e5a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8007e5c:	e841 2300 	strex	r3, r2, [r1]
 8007e60:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8007e62:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d1e3      	bne.n	8007e30 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e6c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007e70:	d153      	bne.n	8007f1a <UART_Start_Receive_IT+0x19e>
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007e78:	88fa      	ldrh	r2, [r7, #6]
 8007e7a:	429a      	cmp	r2, r3
 8007e7c:	d34d      	bcc.n	8007f1a <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	689b      	ldr	r3, [r3, #8]
 8007e82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e86:	d107      	bne.n	8007e98 <UART_Start_Receive_IT+0x11c>
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	691b      	ldr	r3, [r3, #16]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d103      	bne.n	8007e98 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	4a4b      	ldr	r2, [pc, #300]	; (8007fc0 <UART_Start_Receive_IT+0x244>)
 8007e94:	671a      	str	r2, [r3, #112]	; 0x70
 8007e96:	e002      	b.n	8007e9e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	4a4a      	ldr	r2, [pc, #296]	; (8007fc4 <UART_Start_Receive_IT+0x248>)
 8007e9c:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	691b      	ldr	r3, [r3, #16]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d01a      	beq.n	8007ee4 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eb4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007eb6:	e853 3f00 	ldrex	r3, [r3]
 8007eba:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007ebc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ebe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ec2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	461a      	mov	r2, r3
 8007ecc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007ed0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007ed2:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ed4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007ed6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007ed8:	e841 2300 	strex	r3, r2, [r1]
 8007edc:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007ede:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d1e4      	bne.n	8007eae <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	3308      	adds	r3, #8
 8007eea:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007eee:	e853 3f00 	ldrex	r3, [r3]
 8007ef2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ef6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007efa:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	3308      	adds	r3, #8
 8007f02:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8007f04:	64ba      	str	r2, [r7, #72]	; 0x48
 8007f06:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f08:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007f0a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007f0c:	e841 2300 	strex	r3, r2, [r1]
 8007f10:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007f12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d1e5      	bne.n	8007ee4 <UART_Start_Receive_IT+0x168>
 8007f18:	e04a      	b.n	8007fb0 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	689b      	ldr	r3, [r3, #8]
 8007f1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f22:	d107      	bne.n	8007f34 <UART_Start_Receive_IT+0x1b8>
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	691b      	ldr	r3, [r3, #16]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d103      	bne.n	8007f34 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	4a26      	ldr	r2, [pc, #152]	; (8007fc8 <UART_Start_Receive_IT+0x24c>)
 8007f30:	671a      	str	r2, [r3, #112]	; 0x70
 8007f32:	e002      	b.n	8007f3a <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	4a25      	ldr	r2, [pc, #148]	; (8007fcc <UART_Start_Receive_IT+0x250>)
 8007f38:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	691b      	ldr	r3, [r3, #16]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d019      	beq.n	8007f7e <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f52:	e853 3f00 	ldrex	r3, [r3]
 8007f56:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f5a:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8007f5e:	677b      	str	r3, [r7, #116]	; 0x74
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	461a      	mov	r2, r3
 8007f66:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f68:	637b      	str	r3, [r7, #52]	; 0x34
 8007f6a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f6c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007f6e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007f70:	e841 2300 	strex	r3, r2, [r1]
 8007f74:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007f76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d1e6      	bne.n	8007f4a <UART_Start_Receive_IT+0x1ce>
 8007f7c:	e018      	b.n	8007fb0 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f84:	697b      	ldr	r3, [r7, #20]
 8007f86:	e853 3f00 	ldrex	r3, [r3]
 8007f8a:	613b      	str	r3, [r7, #16]
   return(result);
 8007f8c:	693b      	ldr	r3, [r7, #16]
 8007f8e:	f043 0320 	orr.w	r3, r3, #32
 8007f92:	67bb      	str	r3, [r7, #120]	; 0x78
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	461a      	mov	r2, r3
 8007f9a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007f9c:	623b      	str	r3, [r7, #32]
 8007f9e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fa0:	69f9      	ldr	r1, [r7, #28]
 8007fa2:	6a3a      	ldr	r2, [r7, #32]
 8007fa4:	e841 2300 	strex	r3, r2, [r1]
 8007fa8:	61bb      	str	r3, [r7, #24]
   return(result);
 8007faa:	69bb      	ldr	r3, [r7, #24]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d1e6      	bne.n	8007f7e <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 8007fb0:	2300      	movs	r3, #0
}
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	378c      	adds	r7, #140	; 0x8c
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fbc:	4770      	bx	lr
 8007fbe:	bf00      	nop
 8007fc0:	080086d9 	.word	0x080086d9
 8007fc4:	080083e1 	.word	0x080083e1
 8007fc8:	0800827f 	.word	0x0800827f
 8007fcc:	0800811f 	.word	0x0800811f

08007fd0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	b095      	sub	sp, #84	; 0x54
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fe0:	e853 3f00 	ldrex	r3, [r3]
 8007fe4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fe8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007fec:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	461a      	mov	r2, r3
 8007ff4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ff6:	643b      	str	r3, [r7, #64]	; 0x40
 8007ff8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ffa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007ffc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007ffe:	e841 2300 	strex	r3, r2, [r1]
 8008002:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008006:	2b00      	cmp	r3, #0
 8008008:	d1e6      	bne.n	8007fd8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	3308      	adds	r3, #8
 8008010:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008012:	6a3b      	ldr	r3, [r7, #32]
 8008014:	e853 3f00 	ldrex	r3, [r3]
 8008018:	61fb      	str	r3, [r7, #28]
   return(result);
 800801a:	69fb      	ldr	r3, [r7, #28]
 800801c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008020:	f023 0301 	bic.w	r3, r3, #1
 8008024:	64bb      	str	r3, [r7, #72]	; 0x48
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	3308      	adds	r3, #8
 800802c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800802e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008030:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008032:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008034:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008036:	e841 2300 	strex	r3, r2, [r1]
 800803a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800803c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800803e:	2b00      	cmp	r3, #0
 8008040:	d1e3      	bne.n	800800a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008046:	2b01      	cmp	r3, #1
 8008048:	d118      	bne.n	800807c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	e853 3f00 	ldrex	r3, [r3]
 8008056:	60bb      	str	r3, [r7, #8]
   return(result);
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	f023 0310 	bic.w	r3, r3, #16
 800805e:	647b      	str	r3, [r7, #68]	; 0x44
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	461a      	mov	r2, r3
 8008066:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008068:	61bb      	str	r3, [r7, #24]
 800806a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800806c:	6979      	ldr	r1, [r7, #20]
 800806e:	69ba      	ldr	r2, [r7, #24]
 8008070:	e841 2300 	strex	r3, r2, [r1]
 8008074:	613b      	str	r3, [r7, #16]
   return(result);
 8008076:	693b      	ldr	r3, [r7, #16]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d1e6      	bne.n	800804a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2220      	movs	r2, #32
 8008080:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2200      	movs	r2, #0
 8008088:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2200      	movs	r2, #0
 800808e:	671a      	str	r2, [r3, #112]	; 0x70
}
 8008090:	bf00      	nop
 8008092:	3754      	adds	r7, #84	; 0x54
 8008094:	46bd      	mov	sp, r7
 8008096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809a:	4770      	bx	lr

0800809c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b084      	sub	sp, #16
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080a8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2200      	movs	r2, #0
 80080ae:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	2200      	movs	r2, #0
 80080b6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80080ba:	68f8      	ldr	r0, [r7, #12]
 80080bc:	f7ff f996 	bl	80073ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080c0:	bf00      	nop
 80080c2:	3710      	adds	r7, #16
 80080c4:	46bd      	mov	sp, r7
 80080c6:	bd80      	pop	{r7, pc}

080080c8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b088      	sub	sp, #32
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	e853 3f00 	ldrex	r3, [r3]
 80080dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80080de:	68bb      	ldr	r3, [r7, #8]
 80080e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80080e4:	61fb      	str	r3, [r7, #28]
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	461a      	mov	r2, r3
 80080ec:	69fb      	ldr	r3, [r7, #28]
 80080ee:	61bb      	str	r3, [r7, #24]
 80080f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080f2:	6979      	ldr	r1, [r7, #20]
 80080f4:	69ba      	ldr	r2, [r7, #24]
 80080f6:	e841 2300 	strex	r3, r2, [r1]
 80080fa:	613b      	str	r3, [r7, #16]
   return(result);
 80080fc:	693b      	ldr	r3, [r7, #16]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d1e6      	bne.n	80080d0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	2220      	movs	r2, #32
 8008106:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	2200      	movs	r2, #0
 800810e:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	f7ff f961 	bl	80073d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008116:	bf00      	nop
 8008118:	3720      	adds	r7, #32
 800811a:	46bd      	mov	sp, r7
 800811c:	bd80      	pop	{r7, pc}

0800811e <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800811e:	b580      	push	{r7, lr}
 8008120:	b096      	sub	sp, #88	; 0x58
 8008122:	af00      	add	r7, sp, #0
 8008124:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800812c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008136:	2b22      	cmp	r3, #34	; 0x22
 8008138:	f040 8095 	bne.w	8008266 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008142:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008146:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800814a:	b2d9      	uxtb	r1, r3
 800814c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008150:	b2da      	uxtb	r2, r3
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008156:	400a      	ands	r2, r1
 8008158:	b2d2      	uxtb	r2, r2
 800815a:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008160:	1c5a      	adds	r2, r3, #1
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800816c:	b29b      	uxth	r3, r3
 800816e:	3b01      	subs	r3, #1
 8008170:	b29a      	uxth	r2, r3
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800817e:	b29b      	uxth	r3, r3
 8008180:	2b00      	cmp	r3, #0
 8008182:	d178      	bne.n	8008276 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800818a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800818c:	e853 3f00 	ldrex	r3, [r3]
 8008190:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008192:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008194:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008198:	653b      	str	r3, [r7, #80]	; 0x50
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	461a      	mov	r2, r3
 80081a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80081a2:	647b      	str	r3, [r7, #68]	; 0x44
 80081a4:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081a6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80081a8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80081aa:	e841 2300 	strex	r3, r2, [r1]
 80081ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80081b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d1e6      	bne.n	8008184 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	3308      	adds	r3, #8
 80081bc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081c0:	e853 3f00 	ldrex	r3, [r3]
 80081c4:	623b      	str	r3, [r7, #32]
   return(result);
 80081c6:	6a3b      	ldr	r3, [r7, #32]
 80081c8:	f023 0301 	bic.w	r3, r3, #1
 80081cc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	3308      	adds	r3, #8
 80081d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80081d6:	633a      	str	r2, [r7, #48]	; 0x30
 80081d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081da:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80081dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80081de:	e841 2300 	strex	r3, r2, [r1]
 80081e2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80081e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d1e5      	bne.n	80081b6 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2220      	movs	r2, #32
 80081ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2200      	movs	r2, #0
 80081f6:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80081fc:	2b01      	cmp	r3, #1
 80081fe:	d12e      	bne.n	800825e <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2200      	movs	r2, #0
 8008204:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800820c:	693b      	ldr	r3, [r7, #16]
 800820e:	e853 3f00 	ldrex	r3, [r3]
 8008212:	60fb      	str	r3, [r7, #12]
   return(result);
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	f023 0310 	bic.w	r3, r3, #16
 800821a:	64bb      	str	r3, [r7, #72]	; 0x48
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	461a      	mov	r2, r3
 8008222:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008224:	61fb      	str	r3, [r7, #28]
 8008226:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008228:	69b9      	ldr	r1, [r7, #24]
 800822a:	69fa      	ldr	r2, [r7, #28]
 800822c:	e841 2300 	strex	r3, r2, [r1]
 8008230:	617b      	str	r3, [r7, #20]
   return(result);
 8008232:	697b      	ldr	r3, [r7, #20]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d1e6      	bne.n	8008206 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	69db      	ldr	r3, [r3, #28]
 800823e:	f003 0310 	and.w	r3, r3, #16
 8008242:	2b10      	cmp	r3, #16
 8008244:	d103      	bne.n	800824e <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	2210      	movs	r2, #16
 800824c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008254:	4619      	mov	r1, r3
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f7ff f8d2 	bl	8007400 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800825c:	e00b      	b.n	8008276 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f7f9 f940 	bl	80014e4 <HAL_UART_RxCpltCallback>
}
 8008264:	e007      	b.n	8008276 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	699a      	ldr	r2, [r3, #24]
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f042 0208 	orr.w	r2, r2, #8
 8008274:	619a      	str	r2, [r3, #24]
}
 8008276:	bf00      	nop
 8008278:	3758      	adds	r7, #88	; 0x58
 800827a:	46bd      	mov	sp, r7
 800827c:	bd80      	pop	{r7, pc}

0800827e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800827e:	b580      	push	{r7, lr}
 8008280:	b096      	sub	sp, #88	; 0x58
 8008282:	af00      	add	r7, sp, #0
 8008284:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800828c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008296:	2b22      	cmp	r3, #34	; 0x22
 8008298:	f040 8095 	bne.w	80083c6 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082a2:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082aa:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80082ac:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80082b0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80082b4:	4013      	ands	r3, r2
 80082b6:	b29a      	uxth	r2, r3
 80082b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80082ba:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082c0:	1c9a      	adds	r2, r3, #2
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80082cc:	b29b      	uxth	r3, r3
 80082ce:	3b01      	subs	r3, #1
 80082d0:	b29a      	uxth	r2, r3
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80082de:	b29b      	uxth	r3, r3
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d178      	bne.n	80083d6 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082ec:	e853 3f00 	ldrex	r3, [r3]
 80082f0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80082f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082f4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80082f8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	461a      	mov	r2, r3
 8008300:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008302:	643b      	str	r3, [r7, #64]	; 0x40
 8008304:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008306:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008308:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800830a:	e841 2300 	strex	r3, r2, [r1]
 800830e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008310:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008312:	2b00      	cmp	r3, #0
 8008314:	d1e6      	bne.n	80082e4 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	3308      	adds	r3, #8
 800831c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800831e:	6a3b      	ldr	r3, [r7, #32]
 8008320:	e853 3f00 	ldrex	r3, [r3]
 8008324:	61fb      	str	r3, [r7, #28]
   return(result);
 8008326:	69fb      	ldr	r3, [r7, #28]
 8008328:	f023 0301 	bic.w	r3, r3, #1
 800832c:	64bb      	str	r3, [r7, #72]	; 0x48
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	3308      	adds	r3, #8
 8008334:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008336:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008338:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800833a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800833c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800833e:	e841 2300 	strex	r3, r2, [r1]
 8008342:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008346:	2b00      	cmp	r3, #0
 8008348:	d1e5      	bne.n	8008316 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	2220      	movs	r2, #32
 800834e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2200      	movs	r2, #0
 8008356:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800835c:	2b01      	cmp	r3, #1
 800835e:	d12e      	bne.n	80083be <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2200      	movs	r2, #0
 8008364:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	e853 3f00 	ldrex	r3, [r3]
 8008372:	60bb      	str	r3, [r7, #8]
   return(result);
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	f023 0310 	bic.w	r3, r3, #16
 800837a:	647b      	str	r3, [r7, #68]	; 0x44
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	461a      	mov	r2, r3
 8008382:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008384:	61bb      	str	r3, [r7, #24]
 8008386:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008388:	6979      	ldr	r1, [r7, #20]
 800838a:	69ba      	ldr	r2, [r7, #24]
 800838c:	e841 2300 	strex	r3, r2, [r1]
 8008390:	613b      	str	r3, [r7, #16]
   return(result);
 8008392:	693b      	ldr	r3, [r7, #16]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d1e6      	bne.n	8008366 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	69db      	ldr	r3, [r3, #28]
 800839e:	f003 0310 	and.w	r3, r3, #16
 80083a2:	2b10      	cmp	r3, #16
 80083a4:	d103      	bne.n	80083ae <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	2210      	movs	r2, #16
 80083ac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80083b4:	4619      	mov	r1, r3
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f7ff f822 	bl	8007400 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80083bc:	e00b      	b.n	80083d6 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f7f9 f890 	bl	80014e4 <HAL_UART_RxCpltCallback>
}
 80083c4:	e007      	b.n	80083d6 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	699a      	ldr	r2, [r3, #24]
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f042 0208 	orr.w	r2, r2, #8
 80083d4:	619a      	str	r2, [r3, #24]
}
 80083d6:	bf00      	nop
 80083d8:	3758      	adds	r7, #88	; 0x58
 80083da:	46bd      	mov	sp, r7
 80083dc:	bd80      	pop	{r7, pc}
	...

080083e0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b0a6      	sub	sp, #152	; 0x98
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80083ee:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	69db      	ldr	r3, [r3, #28]
 80083f8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008416:	2b22      	cmp	r3, #34	; 0x22
 8008418:	f040 814f 	bne.w	80086ba <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008422:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008426:	e0f6      	b.n	8008616 <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800842e:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008432:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8008436:	b2d9      	uxtb	r1, r3
 8008438:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 800843c:	b2da      	uxtb	r2, r3
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008442:	400a      	ands	r2, r1
 8008444:	b2d2      	uxtb	r2, r2
 8008446:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800844c:	1c5a      	adds	r2, r3, #1
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008458:	b29b      	uxth	r3, r3
 800845a:	3b01      	subs	r3, #1
 800845c:	b29a      	uxth	r2, r3
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	69db      	ldr	r3, [r3, #28]
 800846a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800846e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008472:	f003 0307 	and.w	r3, r3, #7
 8008476:	2b00      	cmp	r3, #0
 8008478:	d053      	beq.n	8008522 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800847a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800847e:	f003 0301 	and.w	r3, r3, #1
 8008482:	2b00      	cmp	r3, #0
 8008484:	d011      	beq.n	80084aa <UART_RxISR_8BIT_FIFOEN+0xca>
 8008486:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800848a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800848e:	2b00      	cmp	r3, #0
 8008490:	d00b      	beq.n	80084aa <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	2201      	movs	r2, #1
 8008498:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80084a0:	f043 0201 	orr.w	r2, r3, #1
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80084aa:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80084ae:	f003 0302 	and.w	r3, r3, #2
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d011      	beq.n	80084da <UART_RxISR_8BIT_FIFOEN+0xfa>
 80084b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80084ba:	f003 0301 	and.w	r3, r3, #1
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d00b      	beq.n	80084da <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	2202      	movs	r2, #2
 80084c8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80084d0:	f043 0204 	orr.w	r2, r3, #4
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80084da:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80084de:	f003 0304 	and.w	r3, r3, #4
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d011      	beq.n	800850a <UART_RxISR_8BIT_FIFOEN+0x12a>
 80084e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80084ea:	f003 0301 	and.w	r3, r3, #1
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d00b      	beq.n	800850a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	2204      	movs	r2, #4
 80084f8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008500:	f043 0202 	orr.w	r2, r3, #2
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008510:	2b00      	cmp	r3, #0
 8008512:	d006      	beq.n	8008522 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008514:	6878      	ldr	r0, [r7, #4]
 8008516:	f7fe ff69 	bl	80073ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2200      	movs	r2, #0
 800851e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008528:	b29b      	uxth	r3, r3
 800852a:	2b00      	cmp	r3, #0
 800852c:	d173      	bne.n	8008616 <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008534:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008536:	e853 3f00 	ldrex	r3, [r3]
 800853a:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 800853c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800853e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008542:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	461a      	mov	r2, r3
 800854c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008550:	66bb      	str	r3, [r7, #104]	; 0x68
 8008552:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008554:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8008556:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008558:	e841 2300 	strex	r3, r2, [r1]
 800855c:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800855e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008560:	2b00      	cmp	r3, #0
 8008562:	d1e4      	bne.n	800852e <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	3308      	adds	r3, #8
 800856a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800856c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800856e:	e853 3f00 	ldrex	r3, [r3]
 8008572:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008574:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008576:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800857a:	f023 0301 	bic.w	r3, r3, #1
 800857e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	3308      	adds	r3, #8
 8008586:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8008588:	657a      	str	r2, [r7, #84]	; 0x54
 800858a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800858c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800858e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008590:	e841 2300 	strex	r3, r2, [r1]
 8008594:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008596:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008598:	2b00      	cmp	r3, #0
 800859a:	d1e3      	bne.n	8008564 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2220      	movs	r2, #32
 80085a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2200      	movs	r2, #0
 80085a8:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80085ae:	2b01      	cmp	r3, #1
 80085b0:	d12e      	bne.n	8008610 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2200      	movs	r2, #0
 80085b6:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085c0:	e853 3f00 	ldrex	r3, [r3]
 80085c4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80085c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085c8:	f023 0310 	bic.w	r3, r3, #16
 80085cc:	67bb      	str	r3, [r7, #120]	; 0x78
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	461a      	mov	r2, r3
 80085d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80085d6:	643b      	str	r3, [r7, #64]	; 0x40
 80085d8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085da:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80085dc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80085de:	e841 2300 	strex	r3, r2, [r1]
 80085e2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80085e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d1e6      	bne.n	80085b8 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	69db      	ldr	r3, [r3, #28]
 80085f0:	f003 0310 	and.w	r3, r3, #16
 80085f4:	2b10      	cmp	r3, #16
 80085f6:	d103      	bne.n	8008600 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	2210      	movs	r2, #16
 80085fe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008606:	4619      	mov	r1, r3
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f7fe fef9 	bl	8007400 <HAL_UARTEx_RxEventCallback>
 800860e:	e002      	b.n	8008616 <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	f7f8 ff67 	bl	80014e4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008616:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800861a:	2b00      	cmp	r3, #0
 800861c:	d006      	beq.n	800862c <UART_RxISR_8BIT_FIFOEN+0x24c>
 800861e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008622:	f003 0320 	and.w	r3, r3, #32
 8008626:	2b00      	cmp	r3, #0
 8008628:	f47f aefe 	bne.w	8008428 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008632:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008636:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800863a:	2b00      	cmp	r3, #0
 800863c:	d045      	beq.n	80086ca <UART_RxISR_8BIT_FIFOEN+0x2ea>
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008644:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008648:	429a      	cmp	r2, r3
 800864a:	d23e      	bcs.n	80086ca <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	3308      	adds	r3, #8
 8008652:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008654:	6a3b      	ldr	r3, [r7, #32]
 8008656:	e853 3f00 	ldrex	r3, [r3]
 800865a:	61fb      	str	r3, [r7, #28]
   return(result);
 800865c:	69fb      	ldr	r3, [r7, #28]
 800865e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008662:	673b      	str	r3, [r7, #112]	; 0x70
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	3308      	adds	r3, #8
 800866a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800866c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800866e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008670:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008672:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008674:	e841 2300 	strex	r3, r2, [r1]
 8008678:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800867a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800867c:	2b00      	cmp	r3, #0
 800867e:	d1e5      	bne.n	800864c <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	4a14      	ldr	r2, [pc, #80]	; (80086d4 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8008684:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	e853 3f00 	ldrex	r3, [r3]
 8008692:	60bb      	str	r3, [r7, #8]
   return(result);
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	f043 0320 	orr.w	r3, r3, #32
 800869a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	461a      	mov	r2, r3
 80086a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086a4:	61bb      	str	r3, [r7, #24]
 80086a6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086a8:	6979      	ldr	r1, [r7, #20]
 80086aa:	69ba      	ldr	r2, [r7, #24]
 80086ac:	e841 2300 	strex	r3, r2, [r1]
 80086b0:	613b      	str	r3, [r7, #16]
   return(result);
 80086b2:	693b      	ldr	r3, [r7, #16]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d1e6      	bne.n	8008686 <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80086b8:	e007      	b.n	80086ca <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	699a      	ldr	r2, [r3, #24]
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	f042 0208 	orr.w	r2, r2, #8
 80086c8:	619a      	str	r2, [r3, #24]
}
 80086ca:	bf00      	nop
 80086cc:	3798      	adds	r7, #152	; 0x98
 80086ce:	46bd      	mov	sp, r7
 80086d0:	bd80      	pop	{r7, pc}
 80086d2:	bf00      	nop
 80086d4:	0800811f 	.word	0x0800811f

080086d8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b0a8      	sub	sp, #160	; 0xa0
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80086e6:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	69db      	ldr	r3, [r3, #28]
 80086f0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	689b      	ldr	r3, [r3, #8]
 8008704:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800870e:	2b22      	cmp	r3, #34	; 0x22
 8008710:	f040 8153 	bne.w	80089ba <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800871a:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800871e:	e0fa      	b.n	8008916 <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008726:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800872e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8008732:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8008736:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800873a:	4013      	ands	r3, r2
 800873c:	b29a      	uxth	r2, r3
 800873e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008742:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008748:	1c9a      	adds	r2, r3, #2
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008754:	b29b      	uxth	r3, r3
 8008756:	3b01      	subs	r3, #1
 8008758:	b29a      	uxth	r2, r3
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	69db      	ldr	r3, [r3, #28]
 8008766:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800876a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800876e:	f003 0307 	and.w	r3, r3, #7
 8008772:	2b00      	cmp	r3, #0
 8008774:	d053      	beq.n	800881e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008776:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800877a:	f003 0301 	and.w	r3, r3, #1
 800877e:	2b00      	cmp	r3, #0
 8008780:	d011      	beq.n	80087a6 <UART_RxISR_16BIT_FIFOEN+0xce>
 8008782:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008786:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800878a:	2b00      	cmp	r3, #0
 800878c:	d00b      	beq.n	80087a6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	2201      	movs	r2, #1
 8008794:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800879c:	f043 0201 	orr.w	r2, r3, #1
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80087a6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80087aa:	f003 0302 	and.w	r3, r3, #2
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d011      	beq.n	80087d6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80087b2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80087b6:	f003 0301 	and.w	r3, r3, #1
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d00b      	beq.n	80087d6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	2202      	movs	r2, #2
 80087c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80087cc:	f043 0204 	orr.w	r2, r3, #4
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80087d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80087da:	f003 0304 	and.w	r3, r3, #4
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d011      	beq.n	8008806 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80087e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80087e6:	f003 0301 	and.w	r3, r3, #1
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d00b      	beq.n	8008806 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	2204      	movs	r2, #4
 80087f4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80087fc:	f043 0202 	orr.w	r2, r3, #2
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800880c:	2b00      	cmp	r3, #0
 800880e:	d006      	beq.n	800881e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008810:	6878      	ldr	r0, [r7, #4]
 8008812:	f7fe fdeb 	bl	80073ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2200      	movs	r2, #0
 800881a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008824:	b29b      	uxth	r3, r3
 8008826:	2b00      	cmp	r3, #0
 8008828:	d175      	bne.n	8008916 <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008830:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008832:	e853 3f00 	ldrex	r3, [r3]
 8008836:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008838:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800883a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800883e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	461a      	mov	r2, r3
 8008848:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800884c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800884e:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008850:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008852:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008854:	e841 2300 	strex	r3, r2, [r1]
 8008858:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800885a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800885c:	2b00      	cmp	r3, #0
 800885e:	d1e4      	bne.n	800882a <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	3308      	adds	r3, #8
 8008866:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008868:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800886a:	e853 3f00 	ldrex	r3, [r3]
 800886e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008870:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008872:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008876:	f023 0301 	bic.w	r3, r3, #1
 800887a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	3308      	adds	r3, #8
 8008884:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008888:	65ba      	str	r2, [r7, #88]	; 0x58
 800888a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800888c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800888e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008890:	e841 2300 	strex	r3, r2, [r1]
 8008894:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008896:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008898:	2b00      	cmp	r3, #0
 800889a:	d1e1      	bne.n	8008860 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2220      	movs	r2, #32
 80088a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2200      	movs	r2, #0
 80088a8:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80088ae:	2b01      	cmp	r3, #1
 80088b0:	d12e      	bne.n	8008910 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2200      	movs	r2, #0
 80088b6:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088c0:	e853 3f00 	ldrex	r3, [r3]
 80088c4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80088c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088c8:	f023 0310 	bic.w	r3, r3, #16
 80088cc:	67fb      	str	r3, [r7, #124]	; 0x7c
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	461a      	mov	r2, r3
 80088d4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80088d6:	647b      	str	r3, [r7, #68]	; 0x44
 80088d8:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088da:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80088dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80088de:	e841 2300 	strex	r3, r2, [r1]
 80088e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80088e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d1e6      	bne.n	80088b8 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	69db      	ldr	r3, [r3, #28]
 80088f0:	f003 0310 	and.w	r3, r3, #16
 80088f4:	2b10      	cmp	r3, #16
 80088f6:	d103      	bne.n	8008900 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	2210      	movs	r2, #16
 80088fe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008906:	4619      	mov	r1, r3
 8008908:	6878      	ldr	r0, [r7, #4]
 800890a:	f7fe fd79 	bl	8007400 <HAL_UARTEx_RxEventCallback>
 800890e:	e002      	b.n	8008916 <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008910:	6878      	ldr	r0, [r7, #4]
 8008912:	f7f8 fde7 	bl	80014e4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008916:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800891a:	2b00      	cmp	r3, #0
 800891c:	d006      	beq.n	800892c <UART_RxISR_16BIT_FIFOEN+0x254>
 800891e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008922:	f003 0320 	and.w	r3, r3, #32
 8008926:	2b00      	cmp	r3, #0
 8008928:	f47f aefa 	bne.w	8008720 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008932:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008936:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800893a:	2b00      	cmp	r3, #0
 800893c:	d045      	beq.n	80089ca <UART_RxISR_16BIT_FIFOEN+0x2f2>
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008944:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8008948:	429a      	cmp	r2, r3
 800894a:	d23e      	bcs.n	80089ca <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	3308      	adds	r3, #8
 8008952:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008956:	e853 3f00 	ldrex	r3, [r3]
 800895a:	623b      	str	r3, [r7, #32]
   return(result);
 800895c:	6a3b      	ldr	r3, [r7, #32]
 800895e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008962:	677b      	str	r3, [r7, #116]	; 0x74
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	3308      	adds	r3, #8
 800896a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800896c:	633a      	str	r2, [r7, #48]	; 0x30
 800896e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008970:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008972:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008974:	e841 2300 	strex	r3, r2, [r1]
 8008978:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800897a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800897c:	2b00      	cmp	r3, #0
 800897e:	d1e5      	bne.n	800894c <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	4a14      	ldr	r2, [pc, #80]	; (80089d4 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8008984:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800898c:	693b      	ldr	r3, [r7, #16]
 800898e:	e853 3f00 	ldrex	r3, [r3]
 8008992:	60fb      	str	r3, [r7, #12]
   return(result);
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	f043 0320 	orr.w	r3, r3, #32
 800899a:	673b      	str	r3, [r7, #112]	; 0x70
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	461a      	mov	r2, r3
 80089a2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80089a4:	61fb      	str	r3, [r7, #28]
 80089a6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a8:	69b9      	ldr	r1, [r7, #24]
 80089aa:	69fa      	ldr	r2, [r7, #28]
 80089ac:	e841 2300 	strex	r3, r2, [r1]
 80089b0:	617b      	str	r3, [r7, #20]
   return(result);
 80089b2:	697b      	ldr	r3, [r7, #20]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d1e6      	bne.n	8008986 <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80089b8:	e007      	b.n	80089ca <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	699a      	ldr	r2, [r3, #24]
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f042 0208 	orr.w	r2, r2, #8
 80089c8:	619a      	str	r2, [r3, #24]
}
 80089ca:	bf00      	nop
 80089cc:	37a0      	adds	r7, #160	; 0xa0
 80089ce:	46bd      	mov	sp, r7
 80089d0:	bd80      	pop	{r7, pc}
 80089d2:	bf00      	nop
 80089d4:	0800827f 	.word	0x0800827f

080089d8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80089d8:	b480      	push	{r7}
 80089da:	b083      	sub	sp, #12
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80089e0:	bf00      	nop
 80089e2:	370c      	adds	r7, #12
 80089e4:	46bd      	mov	sp, r7
 80089e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ea:	4770      	bx	lr

080089ec <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80089ec:	b480      	push	{r7}
 80089ee:	b083      	sub	sp, #12
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80089f4:	bf00      	nop
 80089f6:	370c      	adds	r7, #12
 80089f8:	46bd      	mov	sp, r7
 80089fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fe:	4770      	bx	lr

08008a00 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008a00:	b480      	push	{r7}
 8008a02:	b083      	sub	sp, #12
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008a08:	bf00      	nop
 8008a0a:	370c      	adds	r7, #12
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a12:	4770      	bx	lr

08008a14 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008a14:	b480      	push	{r7}
 8008a16:	b085      	sub	sp, #20
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008a22:	2b01      	cmp	r3, #1
 8008a24:	d101      	bne.n	8008a2a <HAL_UARTEx_DisableFifoMode+0x16>
 8008a26:	2302      	movs	r3, #2
 8008a28:	e027      	b.n	8008a7a <HAL_UARTEx_DisableFifoMode+0x66>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2201      	movs	r2, #1
 8008a2e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	2224      	movs	r2, #36	; 0x24
 8008a36:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	681a      	ldr	r2, [r3, #0]
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	f022 0201 	bic.w	r2, r2, #1
 8008a50:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008a58:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	68fa      	ldr	r2, [r7, #12]
 8008a66:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	2220      	movs	r2, #32
 8008a6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2200      	movs	r2, #0
 8008a74:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008a78:	2300      	movs	r3, #0
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	3714      	adds	r7, #20
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a84:	4770      	bx	lr

08008a86 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008a86:	b580      	push	{r7, lr}
 8008a88:	b084      	sub	sp, #16
 8008a8a:	af00      	add	r7, sp, #0
 8008a8c:	6078      	str	r0, [r7, #4]
 8008a8e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008a96:	2b01      	cmp	r3, #1
 8008a98:	d101      	bne.n	8008a9e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008a9a:	2302      	movs	r3, #2
 8008a9c:	e02d      	b.n	8008afa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	2201      	movs	r2, #1
 8008aa2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	2224      	movs	r2, #36	; 0x24
 8008aaa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	681a      	ldr	r2, [r3, #0]
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f022 0201 	bic.w	r2, r2, #1
 8008ac4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	689b      	ldr	r3, [r3, #8]
 8008acc:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	683a      	ldr	r2, [r7, #0]
 8008ad6:	430a      	orrs	r2, r1
 8008ad8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f000 f850 	bl	8008b80 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	68fa      	ldr	r2, [r7, #12]
 8008ae6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2220      	movs	r2, #32
 8008aec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2200      	movs	r2, #0
 8008af4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008af8:	2300      	movs	r3, #0
}
 8008afa:	4618      	mov	r0, r3
 8008afc:	3710      	adds	r7, #16
 8008afe:	46bd      	mov	sp, r7
 8008b00:	bd80      	pop	{r7, pc}

08008b02 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008b02:	b580      	push	{r7, lr}
 8008b04:	b084      	sub	sp, #16
 8008b06:	af00      	add	r7, sp, #0
 8008b08:	6078      	str	r0, [r7, #4]
 8008b0a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008b12:	2b01      	cmp	r3, #1
 8008b14:	d101      	bne.n	8008b1a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008b16:	2302      	movs	r3, #2
 8008b18:	e02d      	b.n	8008b76 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2201      	movs	r2, #1
 8008b1e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2224      	movs	r2, #36	; 0x24
 8008b26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	681a      	ldr	r2, [r3, #0]
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f022 0201 	bic.w	r2, r2, #1
 8008b40:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	689b      	ldr	r3, [r3, #8]
 8008b48:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	683a      	ldr	r2, [r7, #0]
 8008b52:	430a      	orrs	r2, r1
 8008b54:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008b56:	6878      	ldr	r0, [r7, #4]
 8008b58:	f000 f812 	bl	8008b80 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	68fa      	ldr	r2, [r7, #12]
 8008b62:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2220      	movs	r2, #32
 8008b68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2200      	movs	r2, #0
 8008b70:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008b74:	2300      	movs	r3, #0
}
 8008b76:	4618      	mov	r0, r3
 8008b78:	3710      	adds	r7, #16
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}
	...

08008b80 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008b80:	b480      	push	{r7}
 8008b82:	b085      	sub	sp, #20
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d108      	bne.n	8008ba2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2201      	movs	r2, #1
 8008b94:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2201      	movs	r2, #1
 8008b9c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008ba0:	e031      	b.n	8008c06 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008ba2:	2308      	movs	r3, #8
 8008ba4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008ba6:	2308      	movs	r3, #8
 8008ba8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	689b      	ldr	r3, [r3, #8]
 8008bb0:	0e5b      	lsrs	r3, r3, #25
 8008bb2:	b2db      	uxtb	r3, r3
 8008bb4:	f003 0307 	and.w	r3, r3, #7
 8008bb8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	689b      	ldr	r3, [r3, #8]
 8008bc0:	0f5b      	lsrs	r3, r3, #29
 8008bc2:	b2db      	uxtb	r3, r3
 8008bc4:	f003 0307 	and.w	r3, r3, #7
 8008bc8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008bca:	7bbb      	ldrb	r3, [r7, #14]
 8008bcc:	7b3a      	ldrb	r2, [r7, #12]
 8008bce:	4911      	ldr	r1, [pc, #68]	; (8008c14 <UARTEx_SetNbDataToProcess+0x94>)
 8008bd0:	5c8a      	ldrb	r2, [r1, r2]
 8008bd2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008bd6:	7b3a      	ldrb	r2, [r7, #12]
 8008bd8:	490f      	ldr	r1, [pc, #60]	; (8008c18 <UARTEx_SetNbDataToProcess+0x98>)
 8008bda:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008bdc:	fb93 f3f2 	sdiv	r3, r3, r2
 8008be0:	b29a      	uxth	r2, r3
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008be8:	7bfb      	ldrb	r3, [r7, #15]
 8008bea:	7b7a      	ldrb	r2, [r7, #13]
 8008bec:	4909      	ldr	r1, [pc, #36]	; (8008c14 <UARTEx_SetNbDataToProcess+0x94>)
 8008bee:	5c8a      	ldrb	r2, [r1, r2]
 8008bf0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008bf4:	7b7a      	ldrb	r2, [r7, #13]
 8008bf6:	4908      	ldr	r1, [pc, #32]	; (8008c18 <UARTEx_SetNbDataToProcess+0x98>)
 8008bf8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008bfa:	fb93 f3f2 	sdiv	r3, r3, r2
 8008bfe:	b29a      	uxth	r2, r3
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8008c06:	bf00      	nop
 8008c08:	3714      	adds	r7, #20
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c10:	4770      	bx	lr
 8008c12:	bf00      	nop
 8008c14:	0800bf0c 	.word	0x0800bf0c
 8008c18:	0800bf14 	.word	0x0800bf14

08008c1c <atoi>:
 8008c1c:	220a      	movs	r2, #10
 8008c1e:	2100      	movs	r1, #0
 8008c20:	f000 be3c 	b.w	800989c <strtol>

08008c24 <__errno>:
 8008c24:	4b01      	ldr	r3, [pc, #4]	; (8008c2c <__errno+0x8>)
 8008c26:	6818      	ldr	r0, [r3, #0]
 8008c28:	4770      	bx	lr
 8008c2a:	bf00      	nop
 8008c2c:	200000f8 	.word	0x200000f8

08008c30 <__libc_init_array>:
 8008c30:	b570      	push	{r4, r5, r6, lr}
 8008c32:	4d0d      	ldr	r5, [pc, #52]	; (8008c68 <__libc_init_array+0x38>)
 8008c34:	4c0d      	ldr	r4, [pc, #52]	; (8008c6c <__libc_init_array+0x3c>)
 8008c36:	1b64      	subs	r4, r4, r5
 8008c38:	10a4      	asrs	r4, r4, #2
 8008c3a:	2600      	movs	r6, #0
 8008c3c:	42a6      	cmp	r6, r4
 8008c3e:	d109      	bne.n	8008c54 <__libc_init_array+0x24>
 8008c40:	4d0b      	ldr	r5, [pc, #44]	; (8008c70 <__libc_init_array+0x40>)
 8008c42:	4c0c      	ldr	r4, [pc, #48]	; (8008c74 <__libc_init_array+0x44>)
 8008c44:	f003 f890 	bl	800bd68 <_init>
 8008c48:	1b64      	subs	r4, r4, r5
 8008c4a:	10a4      	asrs	r4, r4, #2
 8008c4c:	2600      	movs	r6, #0
 8008c4e:	42a6      	cmp	r6, r4
 8008c50:	d105      	bne.n	8008c5e <__libc_init_array+0x2e>
 8008c52:	bd70      	pop	{r4, r5, r6, pc}
 8008c54:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c58:	4798      	blx	r3
 8008c5a:	3601      	adds	r6, #1
 8008c5c:	e7ee      	b.n	8008c3c <__libc_init_array+0xc>
 8008c5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c62:	4798      	blx	r3
 8008c64:	3601      	adds	r6, #1
 8008c66:	e7f2      	b.n	8008c4e <__libc_init_array+0x1e>
 8008c68:	0800c360 	.word	0x0800c360
 8008c6c:	0800c360 	.word	0x0800c360
 8008c70:	0800c360 	.word	0x0800c360
 8008c74:	0800c364 	.word	0x0800c364

08008c78 <memset>:
 8008c78:	4402      	add	r2, r0
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d100      	bne.n	8008c82 <memset+0xa>
 8008c80:	4770      	bx	lr
 8008c82:	f803 1b01 	strb.w	r1, [r3], #1
 8008c86:	e7f9      	b.n	8008c7c <memset+0x4>

08008c88 <__cvt>:
 8008c88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c8c:	ec55 4b10 	vmov	r4, r5, d0
 8008c90:	2d00      	cmp	r5, #0
 8008c92:	460e      	mov	r6, r1
 8008c94:	4619      	mov	r1, r3
 8008c96:	462b      	mov	r3, r5
 8008c98:	bfbb      	ittet	lt
 8008c9a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008c9e:	461d      	movlt	r5, r3
 8008ca0:	2300      	movge	r3, #0
 8008ca2:	232d      	movlt	r3, #45	; 0x2d
 8008ca4:	700b      	strb	r3, [r1, #0]
 8008ca6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008ca8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008cac:	4691      	mov	r9, r2
 8008cae:	f023 0820 	bic.w	r8, r3, #32
 8008cb2:	bfbc      	itt	lt
 8008cb4:	4622      	movlt	r2, r4
 8008cb6:	4614      	movlt	r4, r2
 8008cb8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008cbc:	d005      	beq.n	8008cca <__cvt+0x42>
 8008cbe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008cc2:	d100      	bne.n	8008cc6 <__cvt+0x3e>
 8008cc4:	3601      	adds	r6, #1
 8008cc6:	2102      	movs	r1, #2
 8008cc8:	e000      	b.n	8008ccc <__cvt+0x44>
 8008cca:	2103      	movs	r1, #3
 8008ccc:	ab03      	add	r3, sp, #12
 8008cce:	9301      	str	r3, [sp, #4]
 8008cd0:	ab02      	add	r3, sp, #8
 8008cd2:	9300      	str	r3, [sp, #0]
 8008cd4:	ec45 4b10 	vmov	d0, r4, r5
 8008cd8:	4653      	mov	r3, sl
 8008cda:	4632      	mov	r2, r6
 8008cdc:	f000 ff54 	bl	8009b88 <_dtoa_r>
 8008ce0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008ce4:	4607      	mov	r7, r0
 8008ce6:	d102      	bne.n	8008cee <__cvt+0x66>
 8008ce8:	f019 0f01 	tst.w	r9, #1
 8008cec:	d022      	beq.n	8008d34 <__cvt+0xac>
 8008cee:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008cf2:	eb07 0906 	add.w	r9, r7, r6
 8008cf6:	d110      	bne.n	8008d1a <__cvt+0x92>
 8008cf8:	783b      	ldrb	r3, [r7, #0]
 8008cfa:	2b30      	cmp	r3, #48	; 0x30
 8008cfc:	d10a      	bne.n	8008d14 <__cvt+0x8c>
 8008cfe:	2200      	movs	r2, #0
 8008d00:	2300      	movs	r3, #0
 8008d02:	4620      	mov	r0, r4
 8008d04:	4629      	mov	r1, r5
 8008d06:	f7f7 ff17 	bl	8000b38 <__aeabi_dcmpeq>
 8008d0a:	b918      	cbnz	r0, 8008d14 <__cvt+0x8c>
 8008d0c:	f1c6 0601 	rsb	r6, r6, #1
 8008d10:	f8ca 6000 	str.w	r6, [sl]
 8008d14:	f8da 3000 	ldr.w	r3, [sl]
 8008d18:	4499      	add	r9, r3
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	4620      	mov	r0, r4
 8008d20:	4629      	mov	r1, r5
 8008d22:	f7f7 ff09 	bl	8000b38 <__aeabi_dcmpeq>
 8008d26:	b108      	cbz	r0, 8008d2c <__cvt+0xa4>
 8008d28:	f8cd 900c 	str.w	r9, [sp, #12]
 8008d2c:	2230      	movs	r2, #48	; 0x30
 8008d2e:	9b03      	ldr	r3, [sp, #12]
 8008d30:	454b      	cmp	r3, r9
 8008d32:	d307      	bcc.n	8008d44 <__cvt+0xbc>
 8008d34:	9b03      	ldr	r3, [sp, #12]
 8008d36:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008d38:	1bdb      	subs	r3, r3, r7
 8008d3a:	4638      	mov	r0, r7
 8008d3c:	6013      	str	r3, [r2, #0]
 8008d3e:	b004      	add	sp, #16
 8008d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d44:	1c59      	adds	r1, r3, #1
 8008d46:	9103      	str	r1, [sp, #12]
 8008d48:	701a      	strb	r2, [r3, #0]
 8008d4a:	e7f0      	b.n	8008d2e <__cvt+0xa6>

08008d4c <__exponent>:
 8008d4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d4e:	4603      	mov	r3, r0
 8008d50:	2900      	cmp	r1, #0
 8008d52:	bfb8      	it	lt
 8008d54:	4249      	neglt	r1, r1
 8008d56:	f803 2b02 	strb.w	r2, [r3], #2
 8008d5a:	bfb4      	ite	lt
 8008d5c:	222d      	movlt	r2, #45	; 0x2d
 8008d5e:	222b      	movge	r2, #43	; 0x2b
 8008d60:	2909      	cmp	r1, #9
 8008d62:	7042      	strb	r2, [r0, #1]
 8008d64:	dd2a      	ble.n	8008dbc <__exponent+0x70>
 8008d66:	f10d 0407 	add.w	r4, sp, #7
 8008d6a:	46a4      	mov	ip, r4
 8008d6c:	270a      	movs	r7, #10
 8008d6e:	46a6      	mov	lr, r4
 8008d70:	460a      	mov	r2, r1
 8008d72:	fb91 f6f7 	sdiv	r6, r1, r7
 8008d76:	fb07 1516 	mls	r5, r7, r6, r1
 8008d7a:	3530      	adds	r5, #48	; 0x30
 8008d7c:	2a63      	cmp	r2, #99	; 0x63
 8008d7e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8008d82:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008d86:	4631      	mov	r1, r6
 8008d88:	dcf1      	bgt.n	8008d6e <__exponent+0x22>
 8008d8a:	3130      	adds	r1, #48	; 0x30
 8008d8c:	f1ae 0502 	sub.w	r5, lr, #2
 8008d90:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008d94:	1c44      	adds	r4, r0, #1
 8008d96:	4629      	mov	r1, r5
 8008d98:	4561      	cmp	r1, ip
 8008d9a:	d30a      	bcc.n	8008db2 <__exponent+0x66>
 8008d9c:	f10d 0209 	add.w	r2, sp, #9
 8008da0:	eba2 020e 	sub.w	r2, r2, lr
 8008da4:	4565      	cmp	r5, ip
 8008da6:	bf88      	it	hi
 8008da8:	2200      	movhi	r2, #0
 8008daa:	4413      	add	r3, r2
 8008dac:	1a18      	subs	r0, r3, r0
 8008dae:	b003      	add	sp, #12
 8008db0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008db2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008db6:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008dba:	e7ed      	b.n	8008d98 <__exponent+0x4c>
 8008dbc:	2330      	movs	r3, #48	; 0x30
 8008dbe:	3130      	adds	r1, #48	; 0x30
 8008dc0:	7083      	strb	r3, [r0, #2]
 8008dc2:	70c1      	strb	r1, [r0, #3]
 8008dc4:	1d03      	adds	r3, r0, #4
 8008dc6:	e7f1      	b.n	8008dac <__exponent+0x60>

08008dc8 <_printf_float>:
 8008dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dcc:	ed2d 8b02 	vpush	{d8}
 8008dd0:	b08d      	sub	sp, #52	; 0x34
 8008dd2:	460c      	mov	r4, r1
 8008dd4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008dd8:	4616      	mov	r6, r2
 8008dda:	461f      	mov	r7, r3
 8008ddc:	4605      	mov	r5, r0
 8008dde:	f001 fe8b 	bl	800aaf8 <_localeconv_r>
 8008de2:	f8d0 a000 	ldr.w	sl, [r0]
 8008de6:	4650      	mov	r0, sl
 8008de8:	f7f7 fa24 	bl	8000234 <strlen>
 8008dec:	2300      	movs	r3, #0
 8008dee:	930a      	str	r3, [sp, #40]	; 0x28
 8008df0:	6823      	ldr	r3, [r4, #0]
 8008df2:	9305      	str	r3, [sp, #20]
 8008df4:	f8d8 3000 	ldr.w	r3, [r8]
 8008df8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008dfc:	3307      	adds	r3, #7
 8008dfe:	f023 0307 	bic.w	r3, r3, #7
 8008e02:	f103 0208 	add.w	r2, r3, #8
 8008e06:	f8c8 2000 	str.w	r2, [r8]
 8008e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e0e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008e12:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008e16:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008e1a:	9307      	str	r3, [sp, #28]
 8008e1c:	f8cd 8018 	str.w	r8, [sp, #24]
 8008e20:	ee08 0a10 	vmov	s16, r0
 8008e24:	4b9f      	ldr	r3, [pc, #636]	; (80090a4 <_printf_float+0x2dc>)
 8008e26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008e2a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008e2e:	f7f7 feb5 	bl	8000b9c <__aeabi_dcmpun>
 8008e32:	bb88      	cbnz	r0, 8008e98 <_printf_float+0xd0>
 8008e34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008e38:	4b9a      	ldr	r3, [pc, #616]	; (80090a4 <_printf_float+0x2dc>)
 8008e3a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008e3e:	f7f7 fe8f 	bl	8000b60 <__aeabi_dcmple>
 8008e42:	bb48      	cbnz	r0, 8008e98 <_printf_float+0xd0>
 8008e44:	2200      	movs	r2, #0
 8008e46:	2300      	movs	r3, #0
 8008e48:	4640      	mov	r0, r8
 8008e4a:	4649      	mov	r1, r9
 8008e4c:	f7f7 fe7e 	bl	8000b4c <__aeabi_dcmplt>
 8008e50:	b110      	cbz	r0, 8008e58 <_printf_float+0x90>
 8008e52:	232d      	movs	r3, #45	; 0x2d
 8008e54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e58:	4b93      	ldr	r3, [pc, #588]	; (80090a8 <_printf_float+0x2e0>)
 8008e5a:	4894      	ldr	r0, [pc, #592]	; (80090ac <_printf_float+0x2e4>)
 8008e5c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008e60:	bf94      	ite	ls
 8008e62:	4698      	movls	r8, r3
 8008e64:	4680      	movhi	r8, r0
 8008e66:	2303      	movs	r3, #3
 8008e68:	6123      	str	r3, [r4, #16]
 8008e6a:	9b05      	ldr	r3, [sp, #20]
 8008e6c:	f023 0204 	bic.w	r2, r3, #4
 8008e70:	6022      	str	r2, [r4, #0]
 8008e72:	f04f 0900 	mov.w	r9, #0
 8008e76:	9700      	str	r7, [sp, #0]
 8008e78:	4633      	mov	r3, r6
 8008e7a:	aa0b      	add	r2, sp, #44	; 0x2c
 8008e7c:	4621      	mov	r1, r4
 8008e7e:	4628      	mov	r0, r5
 8008e80:	f000 f9d8 	bl	8009234 <_printf_common>
 8008e84:	3001      	adds	r0, #1
 8008e86:	f040 8090 	bne.w	8008faa <_printf_float+0x1e2>
 8008e8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008e8e:	b00d      	add	sp, #52	; 0x34
 8008e90:	ecbd 8b02 	vpop	{d8}
 8008e94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e98:	4642      	mov	r2, r8
 8008e9a:	464b      	mov	r3, r9
 8008e9c:	4640      	mov	r0, r8
 8008e9e:	4649      	mov	r1, r9
 8008ea0:	f7f7 fe7c 	bl	8000b9c <__aeabi_dcmpun>
 8008ea4:	b140      	cbz	r0, 8008eb8 <_printf_float+0xf0>
 8008ea6:	464b      	mov	r3, r9
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	bfbc      	itt	lt
 8008eac:	232d      	movlt	r3, #45	; 0x2d
 8008eae:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008eb2:	487f      	ldr	r0, [pc, #508]	; (80090b0 <_printf_float+0x2e8>)
 8008eb4:	4b7f      	ldr	r3, [pc, #508]	; (80090b4 <_printf_float+0x2ec>)
 8008eb6:	e7d1      	b.n	8008e5c <_printf_float+0x94>
 8008eb8:	6863      	ldr	r3, [r4, #4]
 8008eba:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008ebe:	9206      	str	r2, [sp, #24]
 8008ec0:	1c5a      	adds	r2, r3, #1
 8008ec2:	d13f      	bne.n	8008f44 <_printf_float+0x17c>
 8008ec4:	2306      	movs	r3, #6
 8008ec6:	6063      	str	r3, [r4, #4]
 8008ec8:	9b05      	ldr	r3, [sp, #20]
 8008eca:	6861      	ldr	r1, [r4, #4]
 8008ecc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	9303      	str	r3, [sp, #12]
 8008ed4:	ab0a      	add	r3, sp, #40	; 0x28
 8008ed6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008eda:	ab09      	add	r3, sp, #36	; 0x24
 8008edc:	ec49 8b10 	vmov	d0, r8, r9
 8008ee0:	9300      	str	r3, [sp, #0]
 8008ee2:	6022      	str	r2, [r4, #0]
 8008ee4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008ee8:	4628      	mov	r0, r5
 8008eea:	f7ff fecd 	bl	8008c88 <__cvt>
 8008eee:	9b06      	ldr	r3, [sp, #24]
 8008ef0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ef2:	2b47      	cmp	r3, #71	; 0x47
 8008ef4:	4680      	mov	r8, r0
 8008ef6:	d108      	bne.n	8008f0a <_printf_float+0x142>
 8008ef8:	1cc8      	adds	r0, r1, #3
 8008efa:	db02      	blt.n	8008f02 <_printf_float+0x13a>
 8008efc:	6863      	ldr	r3, [r4, #4]
 8008efe:	4299      	cmp	r1, r3
 8008f00:	dd41      	ble.n	8008f86 <_printf_float+0x1be>
 8008f02:	f1ab 0b02 	sub.w	fp, fp, #2
 8008f06:	fa5f fb8b 	uxtb.w	fp, fp
 8008f0a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008f0e:	d820      	bhi.n	8008f52 <_printf_float+0x18a>
 8008f10:	3901      	subs	r1, #1
 8008f12:	465a      	mov	r2, fp
 8008f14:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008f18:	9109      	str	r1, [sp, #36]	; 0x24
 8008f1a:	f7ff ff17 	bl	8008d4c <__exponent>
 8008f1e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f20:	1813      	adds	r3, r2, r0
 8008f22:	2a01      	cmp	r2, #1
 8008f24:	4681      	mov	r9, r0
 8008f26:	6123      	str	r3, [r4, #16]
 8008f28:	dc02      	bgt.n	8008f30 <_printf_float+0x168>
 8008f2a:	6822      	ldr	r2, [r4, #0]
 8008f2c:	07d2      	lsls	r2, r2, #31
 8008f2e:	d501      	bpl.n	8008f34 <_printf_float+0x16c>
 8008f30:	3301      	adds	r3, #1
 8008f32:	6123      	str	r3, [r4, #16]
 8008f34:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d09c      	beq.n	8008e76 <_printf_float+0xae>
 8008f3c:	232d      	movs	r3, #45	; 0x2d
 8008f3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f42:	e798      	b.n	8008e76 <_printf_float+0xae>
 8008f44:	9a06      	ldr	r2, [sp, #24]
 8008f46:	2a47      	cmp	r2, #71	; 0x47
 8008f48:	d1be      	bne.n	8008ec8 <_printf_float+0x100>
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d1bc      	bne.n	8008ec8 <_printf_float+0x100>
 8008f4e:	2301      	movs	r3, #1
 8008f50:	e7b9      	b.n	8008ec6 <_printf_float+0xfe>
 8008f52:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008f56:	d118      	bne.n	8008f8a <_printf_float+0x1c2>
 8008f58:	2900      	cmp	r1, #0
 8008f5a:	6863      	ldr	r3, [r4, #4]
 8008f5c:	dd0b      	ble.n	8008f76 <_printf_float+0x1ae>
 8008f5e:	6121      	str	r1, [r4, #16]
 8008f60:	b913      	cbnz	r3, 8008f68 <_printf_float+0x1a0>
 8008f62:	6822      	ldr	r2, [r4, #0]
 8008f64:	07d0      	lsls	r0, r2, #31
 8008f66:	d502      	bpl.n	8008f6e <_printf_float+0x1a6>
 8008f68:	3301      	adds	r3, #1
 8008f6a:	440b      	add	r3, r1
 8008f6c:	6123      	str	r3, [r4, #16]
 8008f6e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008f70:	f04f 0900 	mov.w	r9, #0
 8008f74:	e7de      	b.n	8008f34 <_printf_float+0x16c>
 8008f76:	b913      	cbnz	r3, 8008f7e <_printf_float+0x1b6>
 8008f78:	6822      	ldr	r2, [r4, #0]
 8008f7a:	07d2      	lsls	r2, r2, #31
 8008f7c:	d501      	bpl.n	8008f82 <_printf_float+0x1ba>
 8008f7e:	3302      	adds	r3, #2
 8008f80:	e7f4      	b.n	8008f6c <_printf_float+0x1a4>
 8008f82:	2301      	movs	r3, #1
 8008f84:	e7f2      	b.n	8008f6c <_printf_float+0x1a4>
 8008f86:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008f8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f8c:	4299      	cmp	r1, r3
 8008f8e:	db05      	blt.n	8008f9c <_printf_float+0x1d4>
 8008f90:	6823      	ldr	r3, [r4, #0]
 8008f92:	6121      	str	r1, [r4, #16]
 8008f94:	07d8      	lsls	r0, r3, #31
 8008f96:	d5ea      	bpl.n	8008f6e <_printf_float+0x1a6>
 8008f98:	1c4b      	adds	r3, r1, #1
 8008f9a:	e7e7      	b.n	8008f6c <_printf_float+0x1a4>
 8008f9c:	2900      	cmp	r1, #0
 8008f9e:	bfd4      	ite	le
 8008fa0:	f1c1 0202 	rsble	r2, r1, #2
 8008fa4:	2201      	movgt	r2, #1
 8008fa6:	4413      	add	r3, r2
 8008fa8:	e7e0      	b.n	8008f6c <_printf_float+0x1a4>
 8008faa:	6823      	ldr	r3, [r4, #0]
 8008fac:	055a      	lsls	r2, r3, #21
 8008fae:	d407      	bmi.n	8008fc0 <_printf_float+0x1f8>
 8008fb0:	6923      	ldr	r3, [r4, #16]
 8008fb2:	4642      	mov	r2, r8
 8008fb4:	4631      	mov	r1, r6
 8008fb6:	4628      	mov	r0, r5
 8008fb8:	47b8      	blx	r7
 8008fba:	3001      	adds	r0, #1
 8008fbc:	d12c      	bne.n	8009018 <_printf_float+0x250>
 8008fbe:	e764      	b.n	8008e8a <_printf_float+0xc2>
 8008fc0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008fc4:	f240 80e0 	bls.w	8009188 <_printf_float+0x3c0>
 8008fc8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008fcc:	2200      	movs	r2, #0
 8008fce:	2300      	movs	r3, #0
 8008fd0:	f7f7 fdb2 	bl	8000b38 <__aeabi_dcmpeq>
 8008fd4:	2800      	cmp	r0, #0
 8008fd6:	d034      	beq.n	8009042 <_printf_float+0x27a>
 8008fd8:	4a37      	ldr	r2, [pc, #220]	; (80090b8 <_printf_float+0x2f0>)
 8008fda:	2301      	movs	r3, #1
 8008fdc:	4631      	mov	r1, r6
 8008fde:	4628      	mov	r0, r5
 8008fe0:	47b8      	blx	r7
 8008fe2:	3001      	adds	r0, #1
 8008fe4:	f43f af51 	beq.w	8008e8a <_printf_float+0xc2>
 8008fe8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008fec:	429a      	cmp	r2, r3
 8008fee:	db02      	blt.n	8008ff6 <_printf_float+0x22e>
 8008ff0:	6823      	ldr	r3, [r4, #0]
 8008ff2:	07d8      	lsls	r0, r3, #31
 8008ff4:	d510      	bpl.n	8009018 <_printf_float+0x250>
 8008ff6:	ee18 3a10 	vmov	r3, s16
 8008ffa:	4652      	mov	r2, sl
 8008ffc:	4631      	mov	r1, r6
 8008ffe:	4628      	mov	r0, r5
 8009000:	47b8      	blx	r7
 8009002:	3001      	adds	r0, #1
 8009004:	f43f af41 	beq.w	8008e8a <_printf_float+0xc2>
 8009008:	f04f 0800 	mov.w	r8, #0
 800900c:	f104 091a 	add.w	r9, r4, #26
 8009010:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009012:	3b01      	subs	r3, #1
 8009014:	4543      	cmp	r3, r8
 8009016:	dc09      	bgt.n	800902c <_printf_float+0x264>
 8009018:	6823      	ldr	r3, [r4, #0]
 800901a:	079b      	lsls	r3, r3, #30
 800901c:	f100 8105 	bmi.w	800922a <_printf_float+0x462>
 8009020:	68e0      	ldr	r0, [r4, #12]
 8009022:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009024:	4298      	cmp	r0, r3
 8009026:	bfb8      	it	lt
 8009028:	4618      	movlt	r0, r3
 800902a:	e730      	b.n	8008e8e <_printf_float+0xc6>
 800902c:	2301      	movs	r3, #1
 800902e:	464a      	mov	r2, r9
 8009030:	4631      	mov	r1, r6
 8009032:	4628      	mov	r0, r5
 8009034:	47b8      	blx	r7
 8009036:	3001      	adds	r0, #1
 8009038:	f43f af27 	beq.w	8008e8a <_printf_float+0xc2>
 800903c:	f108 0801 	add.w	r8, r8, #1
 8009040:	e7e6      	b.n	8009010 <_printf_float+0x248>
 8009042:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009044:	2b00      	cmp	r3, #0
 8009046:	dc39      	bgt.n	80090bc <_printf_float+0x2f4>
 8009048:	4a1b      	ldr	r2, [pc, #108]	; (80090b8 <_printf_float+0x2f0>)
 800904a:	2301      	movs	r3, #1
 800904c:	4631      	mov	r1, r6
 800904e:	4628      	mov	r0, r5
 8009050:	47b8      	blx	r7
 8009052:	3001      	adds	r0, #1
 8009054:	f43f af19 	beq.w	8008e8a <_printf_float+0xc2>
 8009058:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800905c:	4313      	orrs	r3, r2
 800905e:	d102      	bne.n	8009066 <_printf_float+0x29e>
 8009060:	6823      	ldr	r3, [r4, #0]
 8009062:	07d9      	lsls	r1, r3, #31
 8009064:	d5d8      	bpl.n	8009018 <_printf_float+0x250>
 8009066:	ee18 3a10 	vmov	r3, s16
 800906a:	4652      	mov	r2, sl
 800906c:	4631      	mov	r1, r6
 800906e:	4628      	mov	r0, r5
 8009070:	47b8      	blx	r7
 8009072:	3001      	adds	r0, #1
 8009074:	f43f af09 	beq.w	8008e8a <_printf_float+0xc2>
 8009078:	f04f 0900 	mov.w	r9, #0
 800907c:	f104 0a1a 	add.w	sl, r4, #26
 8009080:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009082:	425b      	negs	r3, r3
 8009084:	454b      	cmp	r3, r9
 8009086:	dc01      	bgt.n	800908c <_printf_float+0x2c4>
 8009088:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800908a:	e792      	b.n	8008fb2 <_printf_float+0x1ea>
 800908c:	2301      	movs	r3, #1
 800908e:	4652      	mov	r2, sl
 8009090:	4631      	mov	r1, r6
 8009092:	4628      	mov	r0, r5
 8009094:	47b8      	blx	r7
 8009096:	3001      	adds	r0, #1
 8009098:	f43f aef7 	beq.w	8008e8a <_printf_float+0xc2>
 800909c:	f109 0901 	add.w	r9, r9, #1
 80090a0:	e7ee      	b.n	8009080 <_printf_float+0x2b8>
 80090a2:	bf00      	nop
 80090a4:	7fefffff 	.word	0x7fefffff
 80090a8:	0800bf20 	.word	0x0800bf20
 80090ac:	0800bf24 	.word	0x0800bf24
 80090b0:	0800bf2c 	.word	0x0800bf2c
 80090b4:	0800bf28 	.word	0x0800bf28
 80090b8:	0800bf30 	.word	0x0800bf30
 80090bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80090be:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80090c0:	429a      	cmp	r2, r3
 80090c2:	bfa8      	it	ge
 80090c4:	461a      	movge	r2, r3
 80090c6:	2a00      	cmp	r2, #0
 80090c8:	4691      	mov	r9, r2
 80090ca:	dc37      	bgt.n	800913c <_printf_float+0x374>
 80090cc:	f04f 0b00 	mov.w	fp, #0
 80090d0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80090d4:	f104 021a 	add.w	r2, r4, #26
 80090d8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80090da:	9305      	str	r3, [sp, #20]
 80090dc:	eba3 0309 	sub.w	r3, r3, r9
 80090e0:	455b      	cmp	r3, fp
 80090e2:	dc33      	bgt.n	800914c <_printf_float+0x384>
 80090e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80090e8:	429a      	cmp	r2, r3
 80090ea:	db3b      	blt.n	8009164 <_printf_float+0x39c>
 80090ec:	6823      	ldr	r3, [r4, #0]
 80090ee:	07da      	lsls	r2, r3, #31
 80090f0:	d438      	bmi.n	8009164 <_printf_float+0x39c>
 80090f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090f4:	9a05      	ldr	r2, [sp, #20]
 80090f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80090f8:	1a9a      	subs	r2, r3, r2
 80090fa:	eba3 0901 	sub.w	r9, r3, r1
 80090fe:	4591      	cmp	r9, r2
 8009100:	bfa8      	it	ge
 8009102:	4691      	movge	r9, r2
 8009104:	f1b9 0f00 	cmp.w	r9, #0
 8009108:	dc35      	bgt.n	8009176 <_printf_float+0x3ae>
 800910a:	f04f 0800 	mov.w	r8, #0
 800910e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009112:	f104 0a1a 	add.w	sl, r4, #26
 8009116:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800911a:	1a9b      	subs	r3, r3, r2
 800911c:	eba3 0309 	sub.w	r3, r3, r9
 8009120:	4543      	cmp	r3, r8
 8009122:	f77f af79 	ble.w	8009018 <_printf_float+0x250>
 8009126:	2301      	movs	r3, #1
 8009128:	4652      	mov	r2, sl
 800912a:	4631      	mov	r1, r6
 800912c:	4628      	mov	r0, r5
 800912e:	47b8      	blx	r7
 8009130:	3001      	adds	r0, #1
 8009132:	f43f aeaa 	beq.w	8008e8a <_printf_float+0xc2>
 8009136:	f108 0801 	add.w	r8, r8, #1
 800913a:	e7ec      	b.n	8009116 <_printf_float+0x34e>
 800913c:	4613      	mov	r3, r2
 800913e:	4631      	mov	r1, r6
 8009140:	4642      	mov	r2, r8
 8009142:	4628      	mov	r0, r5
 8009144:	47b8      	blx	r7
 8009146:	3001      	adds	r0, #1
 8009148:	d1c0      	bne.n	80090cc <_printf_float+0x304>
 800914a:	e69e      	b.n	8008e8a <_printf_float+0xc2>
 800914c:	2301      	movs	r3, #1
 800914e:	4631      	mov	r1, r6
 8009150:	4628      	mov	r0, r5
 8009152:	9205      	str	r2, [sp, #20]
 8009154:	47b8      	blx	r7
 8009156:	3001      	adds	r0, #1
 8009158:	f43f ae97 	beq.w	8008e8a <_printf_float+0xc2>
 800915c:	9a05      	ldr	r2, [sp, #20]
 800915e:	f10b 0b01 	add.w	fp, fp, #1
 8009162:	e7b9      	b.n	80090d8 <_printf_float+0x310>
 8009164:	ee18 3a10 	vmov	r3, s16
 8009168:	4652      	mov	r2, sl
 800916a:	4631      	mov	r1, r6
 800916c:	4628      	mov	r0, r5
 800916e:	47b8      	blx	r7
 8009170:	3001      	adds	r0, #1
 8009172:	d1be      	bne.n	80090f2 <_printf_float+0x32a>
 8009174:	e689      	b.n	8008e8a <_printf_float+0xc2>
 8009176:	9a05      	ldr	r2, [sp, #20]
 8009178:	464b      	mov	r3, r9
 800917a:	4442      	add	r2, r8
 800917c:	4631      	mov	r1, r6
 800917e:	4628      	mov	r0, r5
 8009180:	47b8      	blx	r7
 8009182:	3001      	adds	r0, #1
 8009184:	d1c1      	bne.n	800910a <_printf_float+0x342>
 8009186:	e680      	b.n	8008e8a <_printf_float+0xc2>
 8009188:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800918a:	2a01      	cmp	r2, #1
 800918c:	dc01      	bgt.n	8009192 <_printf_float+0x3ca>
 800918e:	07db      	lsls	r3, r3, #31
 8009190:	d538      	bpl.n	8009204 <_printf_float+0x43c>
 8009192:	2301      	movs	r3, #1
 8009194:	4642      	mov	r2, r8
 8009196:	4631      	mov	r1, r6
 8009198:	4628      	mov	r0, r5
 800919a:	47b8      	blx	r7
 800919c:	3001      	adds	r0, #1
 800919e:	f43f ae74 	beq.w	8008e8a <_printf_float+0xc2>
 80091a2:	ee18 3a10 	vmov	r3, s16
 80091a6:	4652      	mov	r2, sl
 80091a8:	4631      	mov	r1, r6
 80091aa:	4628      	mov	r0, r5
 80091ac:	47b8      	blx	r7
 80091ae:	3001      	adds	r0, #1
 80091b0:	f43f ae6b 	beq.w	8008e8a <_printf_float+0xc2>
 80091b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80091b8:	2200      	movs	r2, #0
 80091ba:	2300      	movs	r3, #0
 80091bc:	f7f7 fcbc 	bl	8000b38 <__aeabi_dcmpeq>
 80091c0:	b9d8      	cbnz	r0, 80091fa <_printf_float+0x432>
 80091c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091c4:	f108 0201 	add.w	r2, r8, #1
 80091c8:	3b01      	subs	r3, #1
 80091ca:	4631      	mov	r1, r6
 80091cc:	4628      	mov	r0, r5
 80091ce:	47b8      	blx	r7
 80091d0:	3001      	adds	r0, #1
 80091d2:	d10e      	bne.n	80091f2 <_printf_float+0x42a>
 80091d4:	e659      	b.n	8008e8a <_printf_float+0xc2>
 80091d6:	2301      	movs	r3, #1
 80091d8:	4652      	mov	r2, sl
 80091da:	4631      	mov	r1, r6
 80091dc:	4628      	mov	r0, r5
 80091de:	47b8      	blx	r7
 80091e0:	3001      	adds	r0, #1
 80091e2:	f43f ae52 	beq.w	8008e8a <_printf_float+0xc2>
 80091e6:	f108 0801 	add.w	r8, r8, #1
 80091ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091ec:	3b01      	subs	r3, #1
 80091ee:	4543      	cmp	r3, r8
 80091f0:	dcf1      	bgt.n	80091d6 <_printf_float+0x40e>
 80091f2:	464b      	mov	r3, r9
 80091f4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80091f8:	e6dc      	b.n	8008fb4 <_printf_float+0x1ec>
 80091fa:	f04f 0800 	mov.w	r8, #0
 80091fe:	f104 0a1a 	add.w	sl, r4, #26
 8009202:	e7f2      	b.n	80091ea <_printf_float+0x422>
 8009204:	2301      	movs	r3, #1
 8009206:	4642      	mov	r2, r8
 8009208:	e7df      	b.n	80091ca <_printf_float+0x402>
 800920a:	2301      	movs	r3, #1
 800920c:	464a      	mov	r2, r9
 800920e:	4631      	mov	r1, r6
 8009210:	4628      	mov	r0, r5
 8009212:	47b8      	blx	r7
 8009214:	3001      	adds	r0, #1
 8009216:	f43f ae38 	beq.w	8008e8a <_printf_float+0xc2>
 800921a:	f108 0801 	add.w	r8, r8, #1
 800921e:	68e3      	ldr	r3, [r4, #12]
 8009220:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009222:	1a5b      	subs	r3, r3, r1
 8009224:	4543      	cmp	r3, r8
 8009226:	dcf0      	bgt.n	800920a <_printf_float+0x442>
 8009228:	e6fa      	b.n	8009020 <_printf_float+0x258>
 800922a:	f04f 0800 	mov.w	r8, #0
 800922e:	f104 0919 	add.w	r9, r4, #25
 8009232:	e7f4      	b.n	800921e <_printf_float+0x456>

08009234 <_printf_common>:
 8009234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009238:	4616      	mov	r6, r2
 800923a:	4699      	mov	r9, r3
 800923c:	688a      	ldr	r2, [r1, #8]
 800923e:	690b      	ldr	r3, [r1, #16]
 8009240:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009244:	4293      	cmp	r3, r2
 8009246:	bfb8      	it	lt
 8009248:	4613      	movlt	r3, r2
 800924a:	6033      	str	r3, [r6, #0]
 800924c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009250:	4607      	mov	r7, r0
 8009252:	460c      	mov	r4, r1
 8009254:	b10a      	cbz	r2, 800925a <_printf_common+0x26>
 8009256:	3301      	adds	r3, #1
 8009258:	6033      	str	r3, [r6, #0]
 800925a:	6823      	ldr	r3, [r4, #0]
 800925c:	0699      	lsls	r1, r3, #26
 800925e:	bf42      	ittt	mi
 8009260:	6833      	ldrmi	r3, [r6, #0]
 8009262:	3302      	addmi	r3, #2
 8009264:	6033      	strmi	r3, [r6, #0]
 8009266:	6825      	ldr	r5, [r4, #0]
 8009268:	f015 0506 	ands.w	r5, r5, #6
 800926c:	d106      	bne.n	800927c <_printf_common+0x48>
 800926e:	f104 0a19 	add.w	sl, r4, #25
 8009272:	68e3      	ldr	r3, [r4, #12]
 8009274:	6832      	ldr	r2, [r6, #0]
 8009276:	1a9b      	subs	r3, r3, r2
 8009278:	42ab      	cmp	r3, r5
 800927a:	dc26      	bgt.n	80092ca <_printf_common+0x96>
 800927c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009280:	1e13      	subs	r3, r2, #0
 8009282:	6822      	ldr	r2, [r4, #0]
 8009284:	bf18      	it	ne
 8009286:	2301      	movne	r3, #1
 8009288:	0692      	lsls	r2, r2, #26
 800928a:	d42b      	bmi.n	80092e4 <_printf_common+0xb0>
 800928c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009290:	4649      	mov	r1, r9
 8009292:	4638      	mov	r0, r7
 8009294:	47c0      	blx	r8
 8009296:	3001      	adds	r0, #1
 8009298:	d01e      	beq.n	80092d8 <_printf_common+0xa4>
 800929a:	6823      	ldr	r3, [r4, #0]
 800929c:	68e5      	ldr	r5, [r4, #12]
 800929e:	6832      	ldr	r2, [r6, #0]
 80092a0:	f003 0306 	and.w	r3, r3, #6
 80092a4:	2b04      	cmp	r3, #4
 80092a6:	bf08      	it	eq
 80092a8:	1aad      	subeq	r5, r5, r2
 80092aa:	68a3      	ldr	r3, [r4, #8]
 80092ac:	6922      	ldr	r2, [r4, #16]
 80092ae:	bf0c      	ite	eq
 80092b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80092b4:	2500      	movne	r5, #0
 80092b6:	4293      	cmp	r3, r2
 80092b8:	bfc4      	itt	gt
 80092ba:	1a9b      	subgt	r3, r3, r2
 80092bc:	18ed      	addgt	r5, r5, r3
 80092be:	2600      	movs	r6, #0
 80092c0:	341a      	adds	r4, #26
 80092c2:	42b5      	cmp	r5, r6
 80092c4:	d11a      	bne.n	80092fc <_printf_common+0xc8>
 80092c6:	2000      	movs	r0, #0
 80092c8:	e008      	b.n	80092dc <_printf_common+0xa8>
 80092ca:	2301      	movs	r3, #1
 80092cc:	4652      	mov	r2, sl
 80092ce:	4649      	mov	r1, r9
 80092d0:	4638      	mov	r0, r7
 80092d2:	47c0      	blx	r8
 80092d4:	3001      	adds	r0, #1
 80092d6:	d103      	bne.n	80092e0 <_printf_common+0xac>
 80092d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80092dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092e0:	3501      	adds	r5, #1
 80092e2:	e7c6      	b.n	8009272 <_printf_common+0x3e>
 80092e4:	18e1      	adds	r1, r4, r3
 80092e6:	1c5a      	adds	r2, r3, #1
 80092e8:	2030      	movs	r0, #48	; 0x30
 80092ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80092ee:	4422      	add	r2, r4
 80092f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80092f4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80092f8:	3302      	adds	r3, #2
 80092fa:	e7c7      	b.n	800928c <_printf_common+0x58>
 80092fc:	2301      	movs	r3, #1
 80092fe:	4622      	mov	r2, r4
 8009300:	4649      	mov	r1, r9
 8009302:	4638      	mov	r0, r7
 8009304:	47c0      	blx	r8
 8009306:	3001      	adds	r0, #1
 8009308:	d0e6      	beq.n	80092d8 <_printf_common+0xa4>
 800930a:	3601      	adds	r6, #1
 800930c:	e7d9      	b.n	80092c2 <_printf_common+0x8e>
	...

08009310 <_printf_i>:
 8009310:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009314:	7e0f      	ldrb	r7, [r1, #24]
 8009316:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009318:	2f78      	cmp	r7, #120	; 0x78
 800931a:	4691      	mov	r9, r2
 800931c:	4680      	mov	r8, r0
 800931e:	460c      	mov	r4, r1
 8009320:	469a      	mov	sl, r3
 8009322:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009326:	d807      	bhi.n	8009338 <_printf_i+0x28>
 8009328:	2f62      	cmp	r7, #98	; 0x62
 800932a:	d80a      	bhi.n	8009342 <_printf_i+0x32>
 800932c:	2f00      	cmp	r7, #0
 800932e:	f000 80d8 	beq.w	80094e2 <_printf_i+0x1d2>
 8009332:	2f58      	cmp	r7, #88	; 0x58
 8009334:	f000 80a3 	beq.w	800947e <_printf_i+0x16e>
 8009338:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800933c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009340:	e03a      	b.n	80093b8 <_printf_i+0xa8>
 8009342:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009346:	2b15      	cmp	r3, #21
 8009348:	d8f6      	bhi.n	8009338 <_printf_i+0x28>
 800934a:	a101      	add	r1, pc, #4	; (adr r1, 8009350 <_printf_i+0x40>)
 800934c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009350:	080093a9 	.word	0x080093a9
 8009354:	080093bd 	.word	0x080093bd
 8009358:	08009339 	.word	0x08009339
 800935c:	08009339 	.word	0x08009339
 8009360:	08009339 	.word	0x08009339
 8009364:	08009339 	.word	0x08009339
 8009368:	080093bd 	.word	0x080093bd
 800936c:	08009339 	.word	0x08009339
 8009370:	08009339 	.word	0x08009339
 8009374:	08009339 	.word	0x08009339
 8009378:	08009339 	.word	0x08009339
 800937c:	080094c9 	.word	0x080094c9
 8009380:	080093ed 	.word	0x080093ed
 8009384:	080094ab 	.word	0x080094ab
 8009388:	08009339 	.word	0x08009339
 800938c:	08009339 	.word	0x08009339
 8009390:	080094eb 	.word	0x080094eb
 8009394:	08009339 	.word	0x08009339
 8009398:	080093ed 	.word	0x080093ed
 800939c:	08009339 	.word	0x08009339
 80093a0:	08009339 	.word	0x08009339
 80093a4:	080094b3 	.word	0x080094b3
 80093a8:	682b      	ldr	r3, [r5, #0]
 80093aa:	1d1a      	adds	r2, r3, #4
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	602a      	str	r2, [r5, #0]
 80093b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80093b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80093b8:	2301      	movs	r3, #1
 80093ba:	e0a3      	b.n	8009504 <_printf_i+0x1f4>
 80093bc:	6820      	ldr	r0, [r4, #0]
 80093be:	6829      	ldr	r1, [r5, #0]
 80093c0:	0606      	lsls	r6, r0, #24
 80093c2:	f101 0304 	add.w	r3, r1, #4
 80093c6:	d50a      	bpl.n	80093de <_printf_i+0xce>
 80093c8:	680e      	ldr	r6, [r1, #0]
 80093ca:	602b      	str	r3, [r5, #0]
 80093cc:	2e00      	cmp	r6, #0
 80093ce:	da03      	bge.n	80093d8 <_printf_i+0xc8>
 80093d0:	232d      	movs	r3, #45	; 0x2d
 80093d2:	4276      	negs	r6, r6
 80093d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80093d8:	485e      	ldr	r0, [pc, #376]	; (8009554 <_printf_i+0x244>)
 80093da:	230a      	movs	r3, #10
 80093dc:	e019      	b.n	8009412 <_printf_i+0x102>
 80093de:	680e      	ldr	r6, [r1, #0]
 80093e0:	602b      	str	r3, [r5, #0]
 80093e2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80093e6:	bf18      	it	ne
 80093e8:	b236      	sxthne	r6, r6
 80093ea:	e7ef      	b.n	80093cc <_printf_i+0xbc>
 80093ec:	682b      	ldr	r3, [r5, #0]
 80093ee:	6820      	ldr	r0, [r4, #0]
 80093f0:	1d19      	adds	r1, r3, #4
 80093f2:	6029      	str	r1, [r5, #0]
 80093f4:	0601      	lsls	r1, r0, #24
 80093f6:	d501      	bpl.n	80093fc <_printf_i+0xec>
 80093f8:	681e      	ldr	r6, [r3, #0]
 80093fa:	e002      	b.n	8009402 <_printf_i+0xf2>
 80093fc:	0646      	lsls	r6, r0, #25
 80093fe:	d5fb      	bpl.n	80093f8 <_printf_i+0xe8>
 8009400:	881e      	ldrh	r6, [r3, #0]
 8009402:	4854      	ldr	r0, [pc, #336]	; (8009554 <_printf_i+0x244>)
 8009404:	2f6f      	cmp	r7, #111	; 0x6f
 8009406:	bf0c      	ite	eq
 8009408:	2308      	moveq	r3, #8
 800940a:	230a      	movne	r3, #10
 800940c:	2100      	movs	r1, #0
 800940e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009412:	6865      	ldr	r5, [r4, #4]
 8009414:	60a5      	str	r5, [r4, #8]
 8009416:	2d00      	cmp	r5, #0
 8009418:	bfa2      	ittt	ge
 800941a:	6821      	ldrge	r1, [r4, #0]
 800941c:	f021 0104 	bicge.w	r1, r1, #4
 8009420:	6021      	strge	r1, [r4, #0]
 8009422:	b90e      	cbnz	r6, 8009428 <_printf_i+0x118>
 8009424:	2d00      	cmp	r5, #0
 8009426:	d04d      	beq.n	80094c4 <_printf_i+0x1b4>
 8009428:	4615      	mov	r5, r2
 800942a:	fbb6 f1f3 	udiv	r1, r6, r3
 800942e:	fb03 6711 	mls	r7, r3, r1, r6
 8009432:	5dc7      	ldrb	r7, [r0, r7]
 8009434:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009438:	4637      	mov	r7, r6
 800943a:	42bb      	cmp	r3, r7
 800943c:	460e      	mov	r6, r1
 800943e:	d9f4      	bls.n	800942a <_printf_i+0x11a>
 8009440:	2b08      	cmp	r3, #8
 8009442:	d10b      	bne.n	800945c <_printf_i+0x14c>
 8009444:	6823      	ldr	r3, [r4, #0]
 8009446:	07de      	lsls	r6, r3, #31
 8009448:	d508      	bpl.n	800945c <_printf_i+0x14c>
 800944a:	6923      	ldr	r3, [r4, #16]
 800944c:	6861      	ldr	r1, [r4, #4]
 800944e:	4299      	cmp	r1, r3
 8009450:	bfde      	ittt	le
 8009452:	2330      	movle	r3, #48	; 0x30
 8009454:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009458:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800945c:	1b52      	subs	r2, r2, r5
 800945e:	6122      	str	r2, [r4, #16]
 8009460:	f8cd a000 	str.w	sl, [sp]
 8009464:	464b      	mov	r3, r9
 8009466:	aa03      	add	r2, sp, #12
 8009468:	4621      	mov	r1, r4
 800946a:	4640      	mov	r0, r8
 800946c:	f7ff fee2 	bl	8009234 <_printf_common>
 8009470:	3001      	adds	r0, #1
 8009472:	d14c      	bne.n	800950e <_printf_i+0x1fe>
 8009474:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009478:	b004      	add	sp, #16
 800947a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800947e:	4835      	ldr	r0, [pc, #212]	; (8009554 <_printf_i+0x244>)
 8009480:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009484:	6829      	ldr	r1, [r5, #0]
 8009486:	6823      	ldr	r3, [r4, #0]
 8009488:	f851 6b04 	ldr.w	r6, [r1], #4
 800948c:	6029      	str	r1, [r5, #0]
 800948e:	061d      	lsls	r5, r3, #24
 8009490:	d514      	bpl.n	80094bc <_printf_i+0x1ac>
 8009492:	07df      	lsls	r7, r3, #31
 8009494:	bf44      	itt	mi
 8009496:	f043 0320 	orrmi.w	r3, r3, #32
 800949a:	6023      	strmi	r3, [r4, #0]
 800949c:	b91e      	cbnz	r6, 80094a6 <_printf_i+0x196>
 800949e:	6823      	ldr	r3, [r4, #0]
 80094a0:	f023 0320 	bic.w	r3, r3, #32
 80094a4:	6023      	str	r3, [r4, #0]
 80094a6:	2310      	movs	r3, #16
 80094a8:	e7b0      	b.n	800940c <_printf_i+0xfc>
 80094aa:	6823      	ldr	r3, [r4, #0]
 80094ac:	f043 0320 	orr.w	r3, r3, #32
 80094b0:	6023      	str	r3, [r4, #0]
 80094b2:	2378      	movs	r3, #120	; 0x78
 80094b4:	4828      	ldr	r0, [pc, #160]	; (8009558 <_printf_i+0x248>)
 80094b6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80094ba:	e7e3      	b.n	8009484 <_printf_i+0x174>
 80094bc:	0659      	lsls	r1, r3, #25
 80094be:	bf48      	it	mi
 80094c0:	b2b6      	uxthmi	r6, r6
 80094c2:	e7e6      	b.n	8009492 <_printf_i+0x182>
 80094c4:	4615      	mov	r5, r2
 80094c6:	e7bb      	b.n	8009440 <_printf_i+0x130>
 80094c8:	682b      	ldr	r3, [r5, #0]
 80094ca:	6826      	ldr	r6, [r4, #0]
 80094cc:	6961      	ldr	r1, [r4, #20]
 80094ce:	1d18      	adds	r0, r3, #4
 80094d0:	6028      	str	r0, [r5, #0]
 80094d2:	0635      	lsls	r5, r6, #24
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	d501      	bpl.n	80094dc <_printf_i+0x1cc>
 80094d8:	6019      	str	r1, [r3, #0]
 80094da:	e002      	b.n	80094e2 <_printf_i+0x1d2>
 80094dc:	0670      	lsls	r0, r6, #25
 80094de:	d5fb      	bpl.n	80094d8 <_printf_i+0x1c8>
 80094e0:	8019      	strh	r1, [r3, #0]
 80094e2:	2300      	movs	r3, #0
 80094e4:	6123      	str	r3, [r4, #16]
 80094e6:	4615      	mov	r5, r2
 80094e8:	e7ba      	b.n	8009460 <_printf_i+0x150>
 80094ea:	682b      	ldr	r3, [r5, #0]
 80094ec:	1d1a      	adds	r2, r3, #4
 80094ee:	602a      	str	r2, [r5, #0]
 80094f0:	681d      	ldr	r5, [r3, #0]
 80094f2:	6862      	ldr	r2, [r4, #4]
 80094f4:	2100      	movs	r1, #0
 80094f6:	4628      	mov	r0, r5
 80094f8:	f7f6 feaa 	bl	8000250 <memchr>
 80094fc:	b108      	cbz	r0, 8009502 <_printf_i+0x1f2>
 80094fe:	1b40      	subs	r0, r0, r5
 8009500:	6060      	str	r0, [r4, #4]
 8009502:	6863      	ldr	r3, [r4, #4]
 8009504:	6123      	str	r3, [r4, #16]
 8009506:	2300      	movs	r3, #0
 8009508:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800950c:	e7a8      	b.n	8009460 <_printf_i+0x150>
 800950e:	6923      	ldr	r3, [r4, #16]
 8009510:	462a      	mov	r2, r5
 8009512:	4649      	mov	r1, r9
 8009514:	4640      	mov	r0, r8
 8009516:	47d0      	blx	sl
 8009518:	3001      	adds	r0, #1
 800951a:	d0ab      	beq.n	8009474 <_printf_i+0x164>
 800951c:	6823      	ldr	r3, [r4, #0]
 800951e:	079b      	lsls	r3, r3, #30
 8009520:	d413      	bmi.n	800954a <_printf_i+0x23a>
 8009522:	68e0      	ldr	r0, [r4, #12]
 8009524:	9b03      	ldr	r3, [sp, #12]
 8009526:	4298      	cmp	r0, r3
 8009528:	bfb8      	it	lt
 800952a:	4618      	movlt	r0, r3
 800952c:	e7a4      	b.n	8009478 <_printf_i+0x168>
 800952e:	2301      	movs	r3, #1
 8009530:	4632      	mov	r2, r6
 8009532:	4649      	mov	r1, r9
 8009534:	4640      	mov	r0, r8
 8009536:	47d0      	blx	sl
 8009538:	3001      	adds	r0, #1
 800953a:	d09b      	beq.n	8009474 <_printf_i+0x164>
 800953c:	3501      	adds	r5, #1
 800953e:	68e3      	ldr	r3, [r4, #12]
 8009540:	9903      	ldr	r1, [sp, #12]
 8009542:	1a5b      	subs	r3, r3, r1
 8009544:	42ab      	cmp	r3, r5
 8009546:	dcf2      	bgt.n	800952e <_printf_i+0x21e>
 8009548:	e7eb      	b.n	8009522 <_printf_i+0x212>
 800954a:	2500      	movs	r5, #0
 800954c:	f104 0619 	add.w	r6, r4, #25
 8009550:	e7f5      	b.n	800953e <_printf_i+0x22e>
 8009552:	bf00      	nop
 8009554:	0800bf32 	.word	0x0800bf32
 8009558:	0800bf43 	.word	0x0800bf43

0800955c <iprintf>:
 800955c:	b40f      	push	{r0, r1, r2, r3}
 800955e:	4b0a      	ldr	r3, [pc, #40]	; (8009588 <iprintf+0x2c>)
 8009560:	b513      	push	{r0, r1, r4, lr}
 8009562:	681c      	ldr	r4, [r3, #0]
 8009564:	b124      	cbz	r4, 8009570 <iprintf+0x14>
 8009566:	69a3      	ldr	r3, [r4, #24]
 8009568:	b913      	cbnz	r3, 8009570 <iprintf+0x14>
 800956a:	4620      	mov	r0, r4
 800956c:	f001 fa14 	bl	800a998 <__sinit>
 8009570:	ab05      	add	r3, sp, #20
 8009572:	9a04      	ldr	r2, [sp, #16]
 8009574:	68a1      	ldr	r1, [r4, #8]
 8009576:	9301      	str	r3, [sp, #4]
 8009578:	4620      	mov	r0, r4
 800957a:	f002 f93f 	bl	800b7fc <_vfiprintf_r>
 800957e:	b002      	add	sp, #8
 8009580:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009584:	b004      	add	sp, #16
 8009586:	4770      	bx	lr
 8009588:	200000f8 	.word	0x200000f8

0800958c <_puts_r>:
 800958c:	b570      	push	{r4, r5, r6, lr}
 800958e:	460e      	mov	r6, r1
 8009590:	4605      	mov	r5, r0
 8009592:	b118      	cbz	r0, 800959c <_puts_r+0x10>
 8009594:	6983      	ldr	r3, [r0, #24]
 8009596:	b90b      	cbnz	r3, 800959c <_puts_r+0x10>
 8009598:	f001 f9fe 	bl	800a998 <__sinit>
 800959c:	69ab      	ldr	r3, [r5, #24]
 800959e:	68ac      	ldr	r4, [r5, #8]
 80095a0:	b913      	cbnz	r3, 80095a8 <_puts_r+0x1c>
 80095a2:	4628      	mov	r0, r5
 80095a4:	f001 f9f8 	bl	800a998 <__sinit>
 80095a8:	4b2c      	ldr	r3, [pc, #176]	; (800965c <_puts_r+0xd0>)
 80095aa:	429c      	cmp	r4, r3
 80095ac:	d120      	bne.n	80095f0 <_puts_r+0x64>
 80095ae:	686c      	ldr	r4, [r5, #4]
 80095b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80095b2:	07db      	lsls	r3, r3, #31
 80095b4:	d405      	bmi.n	80095c2 <_puts_r+0x36>
 80095b6:	89a3      	ldrh	r3, [r4, #12]
 80095b8:	0598      	lsls	r0, r3, #22
 80095ba:	d402      	bmi.n	80095c2 <_puts_r+0x36>
 80095bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80095be:	f001 faa0 	bl	800ab02 <__retarget_lock_acquire_recursive>
 80095c2:	89a3      	ldrh	r3, [r4, #12]
 80095c4:	0719      	lsls	r1, r3, #28
 80095c6:	d51d      	bpl.n	8009604 <_puts_r+0x78>
 80095c8:	6923      	ldr	r3, [r4, #16]
 80095ca:	b1db      	cbz	r3, 8009604 <_puts_r+0x78>
 80095cc:	3e01      	subs	r6, #1
 80095ce:	68a3      	ldr	r3, [r4, #8]
 80095d0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80095d4:	3b01      	subs	r3, #1
 80095d6:	60a3      	str	r3, [r4, #8]
 80095d8:	bb39      	cbnz	r1, 800962a <_puts_r+0x9e>
 80095da:	2b00      	cmp	r3, #0
 80095dc:	da38      	bge.n	8009650 <_puts_r+0xc4>
 80095de:	4622      	mov	r2, r4
 80095e0:	210a      	movs	r1, #10
 80095e2:	4628      	mov	r0, r5
 80095e4:	f000 f964 	bl	80098b0 <__swbuf_r>
 80095e8:	3001      	adds	r0, #1
 80095ea:	d011      	beq.n	8009610 <_puts_r+0x84>
 80095ec:	250a      	movs	r5, #10
 80095ee:	e011      	b.n	8009614 <_puts_r+0x88>
 80095f0:	4b1b      	ldr	r3, [pc, #108]	; (8009660 <_puts_r+0xd4>)
 80095f2:	429c      	cmp	r4, r3
 80095f4:	d101      	bne.n	80095fa <_puts_r+0x6e>
 80095f6:	68ac      	ldr	r4, [r5, #8]
 80095f8:	e7da      	b.n	80095b0 <_puts_r+0x24>
 80095fa:	4b1a      	ldr	r3, [pc, #104]	; (8009664 <_puts_r+0xd8>)
 80095fc:	429c      	cmp	r4, r3
 80095fe:	bf08      	it	eq
 8009600:	68ec      	ldreq	r4, [r5, #12]
 8009602:	e7d5      	b.n	80095b0 <_puts_r+0x24>
 8009604:	4621      	mov	r1, r4
 8009606:	4628      	mov	r0, r5
 8009608:	f000 f9a4 	bl	8009954 <__swsetup_r>
 800960c:	2800      	cmp	r0, #0
 800960e:	d0dd      	beq.n	80095cc <_puts_r+0x40>
 8009610:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8009614:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009616:	07da      	lsls	r2, r3, #31
 8009618:	d405      	bmi.n	8009626 <_puts_r+0x9a>
 800961a:	89a3      	ldrh	r3, [r4, #12]
 800961c:	059b      	lsls	r3, r3, #22
 800961e:	d402      	bmi.n	8009626 <_puts_r+0x9a>
 8009620:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009622:	f001 fa6f 	bl	800ab04 <__retarget_lock_release_recursive>
 8009626:	4628      	mov	r0, r5
 8009628:	bd70      	pop	{r4, r5, r6, pc}
 800962a:	2b00      	cmp	r3, #0
 800962c:	da04      	bge.n	8009638 <_puts_r+0xac>
 800962e:	69a2      	ldr	r2, [r4, #24]
 8009630:	429a      	cmp	r2, r3
 8009632:	dc06      	bgt.n	8009642 <_puts_r+0xb6>
 8009634:	290a      	cmp	r1, #10
 8009636:	d004      	beq.n	8009642 <_puts_r+0xb6>
 8009638:	6823      	ldr	r3, [r4, #0]
 800963a:	1c5a      	adds	r2, r3, #1
 800963c:	6022      	str	r2, [r4, #0]
 800963e:	7019      	strb	r1, [r3, #0]
 8009640:	e7c5      	b.n	80095ce <_puts_r+0x42>
 8009642:	4622      	mov	r2, r4
 8009644:	4628      	mov	r0, r5
 8009646:	f000 f933 	bl	80098b0 <__swbuf_r>
 800964a:	3001      	adds	r0, #1
 800964c:	d1bf      	bne.n	80095ce <_puts_r+0x42>
 800964e:	e7df      	b.n	8009610 <_puts_r+0x84>
 8009650:	6823      	ldr	r3, [r4, #0]
 8009652:	250a      	movs	r5, #10
 8009654:	1c5a      	adds	r2, r3, #1
 8009656:	6022      	str	r2, [r4, #0]
 8009658:	701d      	strb	r5, [r3, #0]
 800965a:	e7db      	b.n	8009614 <_puts_r+0x88>
 800965c:	0800c1a0 	.word	0x0800c1a0
 8009660:	0800c1c0 	.word	0x0800c1c0
 8009664:	0800c180 	.word	0x0800c180

08009668 <puts>:
 8009668:	4b02      	ldr	r3, [pc, #8]	; (8009674 <puts+0xc>)
 800966a:	4601      	mov	r1, r0
 800966c:	6818      	ldr	r0, [r3, #0]
 800966e:	f7ff bf8d 	b.w	800958c <_puts_r>
 8009672:	bf00      	nop
 8009674:	200000f8 	.word	0x200000f8

08009678 <siprintf>:
 8009678:	b40e      	push	{r1, r2, r3}
 800967a:	b500      	push	{lr}
 800967c:	b09c      	sub	sp, #112	; 0x70
 800967e:	ab1d      	add	r3, sp, #116	; 0x74
 8009680:	9002      	str	r0, [sp, #8]
 8009682:	9006      	str	r0, [sp, #24]
 8009684:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009688:	4809      	ldr	r0, [pc, #36]	; (80096b0 <siprintf+0x38>)
 800968a:	9107      	str	r1, [sp, #28]
 800968c:	9104      	str	r1, [sp, #16]
 800968e:	4909      	ldr	r1, [pc, #36]	; (80096b4 <siprintf+0x3c>)
 8009690:	f853 2b04 	ldr.w	r2, [r3], #4
 8009694:	9105      	str	r1, [sp, #20]
 8009696:	6800      	ldr	r0, [r0, #0]
 8009698:	9301      	str	r3, [sp, #4]
 800969a:	a902      	add	r1, sp, #8
 800969c:	f001 ff84 	bl	800b5a8 <_svfiprintf_r>
 80096a0:	9b02      	ldr	r3, [sp, #8]
 80096a2:	2200      	movs	r2, #0
 80096a4:	701a      	strb	r2, [r3, #0]
 80096a6:	b01c      	add	sp, #112	; 0x70
 80096a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80096ac:	b003      	add	sp, #12
 80096ae:	4770      	bx	lr
 80096b0:	200000f8 	.word	0x200000f8
 80096b4:	ffff0208 	.word	0xffff0208

080096b8 <strncmp>:
 80096b8:	b510      	push	{r4, lr}
 80096ba:	b17a      	cbz	r2, 80096dc <strncmp+0x24>
 80096bc:	4603      	mov	r3, r0
 80096be:	3901      	subs	r1, #1
 80096c0:	1884      	adds	r4, r0, r2
 80096c2:	f813 0b01 	ldrb.w	r0, [r3], #1
 80096c6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80096ca:	4290      	cmp	r0, r2
 80096cc:	d101      	bne.n	80096d2 <strncmp+0x1a>
 80096ce:	42a3      	cmp	r3, r4
 80096d0:	d101      	bne.n	80096d6 <strncmp+0x1e>
 80096d2:	1a80      	subs	r0, r0, r2
 80096d4:	bd10      	pop	{r4, pc}
 80096d6:	2800      	cmp	r0, #0
 80096d8:	d1f3      	bne.n	80096c2 <strncmp+0xa>
 80096da:	e7fa      	b.n	80096d2 <strncmp+0x1a>
 80096dc:	4610      	mov	r0, r2
 80096de:	e7f9      	b.n	80096d4 <strncmp+0x1c>

080096e0 <strtok>:
 80096e0:	4b16      	ldr	r3, [pc, #88]	; (800973c <strtok+0x5c>)
 80096e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80096e4:	681e      	ldr	r6, [r3, #0]
 80096e6:	6db4      	ldr	r4, [r6, #88]	; 0x58
 80096e8:	4605      	mov	r5, r0
 80096ea:	b9fc      	cbnz	r4, 800972c <strtok+0x4c>
 80096ec:	2050      	movs	r0, #80	; 0x50
 80096ee:	9101      	str	r1, [sp, #4]
 80096f0:	f001 fa6e 	bl	800abd0 <malloc>
 80096f4:	9901      	ldr	r1, [sp, #4]
 80096f6:	65b0      	str	r0, [r6, #88]	; 0x58
 80096f8:	4602      	mov	r2, r0
 80096fa:	b920      	cbnz	r0, 8009706 <strtok+0x26>
 80096fc:	4b10      	ldr	r3, [pc, #64]	; (8009740 <strtok+0x60>)
 80096fe:	4811      	ldr	r0, [pc, #68]	; (8009744 <strtok+0x64>)
 8009700:	2157      	movs	r1, #87	; 0x57
 8009702:	f000 f995 	bl	8009a30 <__assert_func>
 8009706:	e9c0 4400 	strd	r4, r4, [r0]
 800970a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800970e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8009712:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8009716:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800971a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800971e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8009722:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8009726:	6184      	str	r4, [r0, #24]
 8009728:	7704      	strb	r4, [r0, #28]
 800972a:	6244      	str	r4, [r0, #36]	; 0x24
 800972c:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800972e:	2301      	movs	r3, #1
 8009730:	4628      	mov	r0, r5
 8009732:	b002      	add	sp, #8
 8009734:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009738:	f000 b806 	b.w	8009748 <__strtok_r>
 800973c:	200000f8 	.word	0x200000f8
 8009740:	0800bf54 	.word	0x0800bf54
 8009744:	0800bf6b 	.word	0x0800bf6b

08009748 <__strtok_r>:
 8009748:	b5f0      	push	{r4, r5, r6, r7, lr}
 800974a:	b908      	cbnz	r0, 8009750 <__strtok_r+0x8>
 800974c:	6810      	ldr	r0, [r2, #0]
 800974e:	b188      	cbz	r0, 8009774 <__strtok_r+0x2c>
 8009750:	4604      	mov	r4, r0
 8009752:	4620      	mov	r0, r4
 8009754:	f814 5b01 	ldrb.w	r5, [r4], #1
 8009758:	460f      	mov	r7, r1
 800975a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800975e:	b91e      	cbnz	r6, 8009768 <__strtok_r+0x20>
 8009760:	b965      	cbnz	r5, 800977c <__strtok_r+0x34>
 8009762:	6015      	str	r5, [r2, #0]
 8009764:	4628      	mov	r0, r5
 8009766:	e005      	b.n	8009774 <__strtok_r+0x2c>
 8009768:	42b5      	cmp	r5, r6
 800976a:	d1f6      	bne.n	800975a <__strtok_r+0x12>
 800976c:	2b00      	cmp	r3, #0
 800976e:	d1f0      	bne.n	8009752 <__strtok_r+0xa>
 8009770:	6014      	str	r4, [r2, #0]
 8009772:	7003      	strb	r3, [r0, #0]
 8009774:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009776:	461c      	mov	r4, r3
 8009778:	e00c      	b.n	8009794 <__strtok_r+0x4c>
 800977a:	b915      	cbnz	r5, 8009782 <__strtok_r+0x3a>
 800977c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009780:	460e      	mov	r6, r1
 8009782:	f816 5b01 	ldrb.w	r5, [r6], #1
 8009786:	42ab      	cmp	r3, r5
 8009788:	d1f7      	bne.n	800977a <__strtok_r+0x32>
 800978a:	2b00      	cmp	r3, #0
 800978c:	d0f3      	beq.n	8009776 <__strtok_r+0x2e>
 800978e:	2300      	movs	r3, #0
 8009790:	f804 3c01 	strb.w	r3, [r4, #-1]
 8009794:	6014      	str	r4, [r2, #0]
 8009796:	e7ed      	b.n	8009774 <__strtok_r+0x2c>

08009798 <_strtol_l.constprop.0>:
 8009798:	2b01      	cmp	r3, #1
 800979a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800979e:	d001      	beq.n	80097a4 <_strtol_l.constprop.0+0xc>
 80097a0:	2b24      	cmp	r3, #36	; 0x24
 80097a2:	d906      	bls.n	80097b2 <_strtol_l.constprop.0+0x1a>
 80097a4:	f7ff fa3e 	bl	8008c24 <__errno>
 80097a8:	2316      	movs	r3, #22
 80097aa:	6003      	str	r3, [r0, #0]
 80097ac:	2000      	movs	r0, #0
 80097ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097b2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009898 <_strtol_l.constprop.0+0x100>
 80097b6:	460d      	mov	r5, r1
 80097b8:	462e      	mov	r6, r5
 80097ba:	f815 4b01 	ldrb.w	r4, [r5], #1
 80097be:	f814 700c 	ldrb.w	r7, [r4, ip]
 80097c2:	f017 0708 	ands.w	r7, r7, #8
 80097c6:	d1f7      	bne.n	80097b8 <_strtol_l.constprop.0+0x20>
 80097c8:	2c2d      	cmp	r4, #45	; 0x2d
 80097ca:	d132      	bne.n	8009832 <_strtol_l.constprop.0+0x9a>
 80097cc:	782c      	ldrb	r4, [r5, #0]
 80097ce:	2701      	movs	r7, #1
 80097d0:	1cb5      	adds	r5, r6, #2
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d05b      	beq.n	800988e <_strtol_l.constprop.0+0xf6>
 80097d6:	2b10      	cmp	r3, #16
 80097d8:	d109      	bne.n	80097ee <_strtol_l.constprop.0+0x56>
 80097da:	2c30      	cmp	r4, #48	; 0x30
 80097dc:	d107      	bne.n	80097ee <_strtol_l.constprop.0+0x56>
 80097de:	782c      	ldrb	r4, [r5, #0]
 80097e0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80097e4:	2c58      	cmp	r4, #88	; 0x58
 80097e6:	d14d      	bne.n	8009884 <_strtol_l.constprop.0+0xec>
 80097e8:	786c      	ldrb	r4, [r5, #1]
 80097ea:	2310      	movs	r3, #16
 80097ec:	3502      	adds	r5, #2
 80097ee:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80097f2:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80097f6:	f04f 0c00 	mov.w	ip, #0
 80097fa:	fbb8 f9f3 	udiv	r9, r8, r3
 80097fe:	4666      	mov	r6, ip
 8009800:	fb03 8a19 	mls	sl, r3, r9, r8
 8009804:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009808:	f1be 0f09 	cmp.w	lr, #9
 800980c:	d816      	bhi.n	800983c <_strtol_l.constprop.0+0xa4>
 800980e:	4674      	mov	r4, lr
 8009810:	42a3      	cmp	r3, r4
 8009812:	dd24      	ble.n	800985e <_strtol_l.constprop.0+0xc6>
 8009814:	f1bc 0f00 	cmp.w	ip, #0
 8009818:	db1e      	blt.n	8009858 <_strtol_l.constprop.0+0xc0>
 800981a:	45b1      	cmp	r9, r6
 800981c:	d31c      	bcc.n	8009858 <_strtol_l.constprop.0+0xc0>
 800981e:	d101      	bne.n	8009824 <_strtol_l.constprop.0+0x8c>
 8009820:	45a2      	cmp	sl, r4
 8009822:	db19      	blt.n	8009858 <_strtol_l.constprop.0+0xc0>
 8009824:	fb06 4603 	mla	r6, r6, r3, r4
 8009828:	f04f 0c01 	mov.w	ip, #1
 800982c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009830:	e7e8      	b.n	8009804 <_strtol_l.constprop.0+0x6c>
 8009832:	2c2b      	cmp	r4, #43	; 0x2b
 8009834:	bf04      	itt	eq
 8009836:	782c      	ldrbeq	r4, [r5, #0]
 8009838:	1cb5      	addeq	r5, r6, #2
 800983a:	e7ca      	b.n	80097d2 <_strtol_l.constprop.0+0x3a>
 800983c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009840:	f1be 0f19 	cmp.w	lr, #25
 8009844:	d801      	bhi.n	800984a <_strtol_l.constprop.0+0xb2>
 8009846:	3c37      	subs	r4, #55	; 0x37
 8009848:	e7e2      	b.n	8009810 <_strtol_l.constprop.0+0x78>
 800984a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800984e:	f1be 0f19 	cmp.w	lr, #25
 8009852:	d804      	bhi.n	800985e <_strtol_l.constprop.0+0xc6>
 8009854:	3c57      	subs	r4, #87	; 0x57
 8009856:	e7db      	b.n	8009810 <_strtol_l.constprop.0+0x78>
 8009858:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800985c:	e7e6      	b.n	800982c <_strtol_l.constprop.0+0x94>
 800985e:	f1bc 0f00 	cmp.w	ip, #0
 8009862:	da05      	bge.n	8009870 <_strtol_l.constprop.0+0xd8>
 8009864:	2322      	movs	r3, #34	; 0x22
 8009866:	6003      	str	r3, [r0, #0]
 8009868:	4646      	mov	r6, r8
 800986a:	b942      	cbnz	r2, 800987e <_strtol_l.constprop.0+0xe6>
 800986c:	4630      	mov	r0, r6
 800986e:	e79e      	b.n	80097ae <_strtol_l.constprop.0+0x16>
 8009870:	b107      	cbz	r7, 8009874 <_strtol_l.constprop.0+0xdc>
 8009872:	4276      	negs	r6, r6
 8009874:	2a00      	cmp	r2, #0
 8009876:	d0f9      	beq.n	800986c <_strtol_l.constprop.0+0xd4>
 8009878:	f1bc 0f00 	cmp.w	ip, #0
 800987c:	d000      	beq.n	8009880 <_strtol_l.constprop.0+0xe8>
 800987e:	1e69      	subs	r1, r5, #1
 8009880:	6011      	str	r1, [r2, #0]
 8009882:	e7f3      	b.n	800986c <_strtol_l.constprop.0+0xd4>
 8009884:	2430      	movs	r4, #48	; 0x30
 8009886:	2b00      	cmp	r3, #0
 8009888:	d1b1      	bne.n	80097ee <_strtol_l.constprop.0+0x56>
 800988a:	2308      	movs	r3, #8
 800988c:	e7af      	b.n	80097ee <_strtol_l.constprop.0+0x56>
 800988e:	2c30      	cmp	r4, #48	; 0x30
 8009890:	d0a5      	beq.n	80097de <_strtol_l.constprop.0+0x46>
 8009892:	230a      	movs	r3, #10
 8009894:	e7ab      	b.n	80097ee <_strtol_l.constprop.0+0x56>
 8009896:	bf00      	nop
 8009898:	0800c005 	.word	0x0800c005

0800989c <strtol>:
 800989c:	4613      	mov	r3, r2
 800989e:	460a      	mov	r2, r1
 80098a0:	4601      	mov	r1, r0
 80098a2:	4802      	ldr	r0, [pc, #8]	; (80098ac <strtol+0x10>)
 80098a4:	6800      	ldr	r0, [r0, #0]
 80098a6:	f7ff bf77 	b.w	8009798 <_strtol_l.constprop.0>
 80098aa:	bf00      	nop
 80098ac:	200000f8 	.word	0x200000f8

080098b0 <__swbuf_r>:
 80098b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098b2:	460e      	mov	r6, r1
 80098b4:	4614      	mov	r4, r2
 80098b6:	4605      	mov	r5, r0
 80098b8:	b118      	cbz	r0, 80098c2 <__swbuf_r+0x12>
 80098ba:	6983      	ldr	r3, [r0, #24]
 80098bc:	b90b      	cbnz	r3, 80098c2 <__swbuf_r+0x12>
 80098be:	f001 f86b 	bl	800a998 <__sinit>
 80098c2:	4b21      	ldr	r3, [pc, #132]	; (8009948 <__swbuf_r+0x98>)
 80098c4:	429c      	cmp	r4, r3
 80098c6:	d12b      	bne.n	8009920 <__swbuf_r+0x70>
 80098c8:	686c      	ldr	r4, [r5, #4]
 80098ca:	69a3      	ldr	r3, [r4, #24]
 80098cc:	60a3      	str	r3, [r4, #8]
 80098ce:	89a3      	ldrh	r3, [r4, #12]
 80098d0:	071a      	lsls	r2, r3, #28
 80098d2:	d52f      	bpl.n	8009934 <__swbuf_r+0x84>
 80098d4:	6923      	ldr	r3, [r4, #16]
 80098d6:	b36b      	cbz	r3, 8009934 <__swbuf_r+0x84>
 80098d8:	6923      	ldr	r3, [r4, #16]
 80098da:	6820      	ldr	r0, [r4, #0]
 80098dc:	1ac0      	subs	r0, r0, r3
 80098de:	6963      	ldr	r3, [r4, #20]
 80098e0:	b2f6      	uxtb	r6, r6
 80098e2:	4283      	cmp	r3, r0
 80098e4:	4637      	mov	r7, r6
 80098e6:	dc04      	bgt.n	80098f2 <__swbuf_r+0x42>
 80098e8:	4621      	mov	r1, r4
 80098ea:	4628      	mov	r0, r5
 80098ec:	f000 ffc0 	bl	800a870 <_fflush_r>
 80098f0:	bb30      	cbnz	r0, 8009940 <__swbuf_r+0x90>
 80098f2:	68a3      	ldr	r3, [r4, #8]
 80098f4:	3b01      	subs	r3, #1
 80098f6:	60a3      	str	r3, [r4, #8]
 80098f8:	6823      	ldr	r3, [r4, #0]
 80098fa:	1c5a      	adds	r2, r3, #1
 80098fc:	6022      	str	r2, [r4, #0]
 80098fe:	701e      	strb	r6, [r3, #0]
 8009900:	6963      	ldr	r3, [r4, #20]
 8009902:	3001      	adds	r0, #1
 8009904:	4283      	cmp	r3, r0
 8009906:	d004      	beq.n	8009912 <__swbuf_r+0x62>
 8009908:	89a3      	ldrh	r3, [r4, #12]
 800990a:	07db      	lsls	r3, r3, #31
 800990c:	d506      	bpl.n	800991c <__swbuf_r+0x6c>
 800990e:	2e0a      	cmp	r6, #10
 8009910:	d104      	bne.n	800991c <__swbuf_r+0x6c>
 8009912:	4621      	mov	r1, r4
 8009914:	4628      	mov	r0, r5
 8009916:	f000 ffab 	bl	800a870 <_fflush_r>
 800991a:	b988      	cbnz	r0, 8009940 <__swbuf_r+0x90>
 800991c:	4638      	mov	r0, r7
 800991e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009920:	4b0a      	ldr	r3, [pc, #40]	; (800994c <__swbuf_r+0x9c>)
 8009922:	429c      	cmp	r4, r3
 8009924:	d101      	bne.n	800992a <__swbuf_r+0x7a>
 8009926:	68ac      	ldr	r4, [r5, #8]
 8009928:	e7cf      	b.n	80098ca <__swbuf_r+0x1a>
 800992a:	4b09      	ldr	r3, [pc, #36]	; (8009950 <__swbuf_r+0xa0>)
 800992c:	429c      	cmp	r4, r3
 800992e:	bf08      	it	eq
 8009930:	68ec      	ldreq	r4, [r5, #12]
 8009932:	e7ca      	b.n	80098ca <__swbuf_r+0x1a>
 8009934:	4621      	mov	r1, r4
 8009936:	4628      	mov	r0, r5
 8009938:	f000 f80c 	bl	8009954 <__swsetup_r>
 800993c:	2800      	cmp	r0, #0
 800993e:	d0cb      	beq.n	80098d8 <__swbuf_r+0x28>
 8009940:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009944:	e7ea      	b.n	800991c <__swbuf_r+0x6c>
 8009946:	bf00      	nop
 8009948:	0800c1a0 	.word	0x0800c1a0
 800994c:	0800c1c0 	.word	0x0800c1c0
 8009950:	0800c180 	.word	0x0800c180

08009954 <__swsetup_r>:
 8009954:	4b32      	ldr	r3, [pc, #200]	; (8009a20 <__swsetup_r+0xcc>)
 8009956:	b570      	push	{r4, r5, r6, lr}
 8009958:	681d      	ldr	r5, [r3, #0]
 800995a:	4606      	mov	r6, r0
 800995c:	460c      	mov	r4, r1
 800995e:	b125      	cbz	r5, 800996a <__swsetup_r+0x16>
 8009960:	69ab      	ldr	r3, [r5, #24]
 8009962:	b913      	cbnz	r3, 800996a <__swsetup_r+0x16>
 8009964:	4628      	mov	r0, r5
 8009966:	f001 f817 	bl	800a998 <__sinit>
 800996a:	4b2e      	ldr	r3, [pc, #184]	; (8009a24 <__swsetup_r+0xd0>)
 800996c:	429c      	cmp	r4, r3
 800996e:	d10f      	bne.n	8009990 <__swsetup_r+0x3c>
 8009970:	686c      	ldr	r4, [r5, #4]
 8009972:	89a3      	ldrh	r3, [r4, #12]
 8009974:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009978:	0719      	lsls	r1, r3, #28
 800997a:	d42c      	bmi.n	80099d6 <__swsetup_r+0x82>
 800997c:	06dd      	lsls	r5, r3, #27
 800997e:	d411      	bmi.n	80099a4 <__swsetup_r+0x50>
 8009980:	2309      	movs	r3, #9
 8009982:	6033      	str	r3, [r6, #0]
 8009984:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009988:	81a3      	strh	r3, [r4, #12]
 800998a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800998e:	e03e      	b.n	8009a0e <__swsetup_r+0xba>
 8009990:	4b25      	ldr	r3, [pc, #148]	; (8009a28 <__swsetup_r+0xd4>)
 8009992:	429c      	cmp	r4, r3
 8009994:	d101      	bne.n	800999a <__swsetup_r+0x46>
 8009996:	68ac      	ldr	r4, [r5, #8]
 8009998:	e7eb      	b.n	8009972 <__swsetup_r+0x1e>
 800999a:	4b24      	ldr	r3, [pc, #144]	; (8009a2c <__swsetup_r+0xd8>)
 800999c:	429c      	cmp	r4, r3
 800999e:	bf08      	it	eq
 80099a0:	68ec      	ldreq	r4, [r5, #12]
 80099a2:	e7e6      	b.n	8009972 <__swsetup_r+0x1e>
 80099a4:	0758      	lsls	r0, r3, #29
 80099a6:	d512      	bpl.n	80099ce <__swsetup_r+0x7a>
 80099a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80099aa:	b141      	cbz	r1, 80099be <__swsetup_r+0x6a>
 80099ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80099b0:	4299      	cmp	r1, r3
 80099b2:	d002      	beq.n	80099ba <__swsetup_r+0x66>
 80099b4:	4630      	mov	r0, r6
 80099b6:	f001 fcbb 	bl	800b330 <_free_r>
 80099ba:	2300      	movs	r3, #0
 80099bc:	6363      	str	r3, [r4, #52]	; 0x34
 80099be:	89a3      	ldrh	r3, [r4, #12]
 80099c0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80099c4:	81a3      	strh	r3, [r4, #12]
 80099c6:	2300      	movs	r3, #0
 80099c8:	6063      	str	r3, [r4, #4]
 80099ca:	6923      	ldr	r3, [r4, #16]
 80099cc:	6023      	str	r3, [r4, #0]
 80099ce:	89a3      	ldrh	r3, [r4, #12]
 80099d0:	f043 0308 	orr.w	r3, r3, #8
 80099d4:	81a3      	strh	r3, [r4, #12]
 80099d6:	6923      	ldr	r3, [r4, #16]
 80099d8:	b94b      	cbnz	r3, 80099ee <__swsetup_r+0x9a>
 80099da:	89a3      	ldrh	r3, [r4, #12]
 80099dc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80099e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80099e4:	d003      	beq.n	80099ee <__swsetup_r+0x9a>
 80099e6:	4621      	mov	r1, r4
 80099e8:	4630      	mov	r0, r6
 80099ea:	f001 f8b1 	bl	800ab50 <__smakebuf_r>
 80099ee:	89a0      	ldrh	r0, [r4, #12]
 80099f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80099f4:	f010 0301 	ands.w	r3, r0, #1
 80099f8:	d00a      	beq.n	8009a10 <__swsetup_r+0xbc>
 80099fa:	2300      	movs	r3, #0
 80099fc:	60a3      	str	r3, [r4, #8]
 80099fe:	6963      	ldr	r3, [r4, #20]
 8009a00:	425b      	negs	r3, r3
 8009a02:	61a3      	str	r3, [r4, #24]
 8009a04:	6923      	ldr	r3, [r4, #16]
 8009a06:	b943      	cbnz	r3, 8009a1a <__swsetup_r+0xc6>
 8009a08:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009a0c:	d1ba      	bne.n	8009984 <__swsetup_r+0x30>
 8009a0e:	bd70      	pop	{r4, r5, r6, pc}
 8009a10:	0781      	lsls	r1, r0, #30
 8009a12:	bf58      	it	pl
 8009a14:	6963      	ldrpl	r3, [r4, #20]
 8009a16:	60a3      	str	r3, [r4, #8]
 8009a18:	e7f4      	b.n	8009a04 <__swsetup_r+0xb0>
 8009a1a:	2000      	movs	r0, #0
 8009a1c:	e7f7      	b.n	8009a0e <__swsetup_r+0xba>
 8009a1e:	bf00      	nop
 8009a20:	200000f8 	.word	0x200000f8
 8009a24:	0800c1a0 	.word	0x0800c1a0
 8009a28:	0800c1c0 	.word	0x0800c1c0
 8009a2c:	0800c180 	.word	0x0800c180

08009a30 <__assert_func>:
 8009a30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009a32:	4614      	mov	r4, r2
 8009a34:	461a      	mov	r2, r3
 8009a36:	4b09      	ldr	r3, [pc, #36]	; (8009a5c <__assert_func+0x2c>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	4605      	mov	r5, r0
 8009a3c:	68d8      	ldr	r0, [r3, #12]
 8009a3e:	b14c      	cbz	r4, 8009a54 <__assert_func+0x24>
 8009a40:	4b07      	ldr	r3, [pc, #28]	; (8009a60 <__assert_func+0x30>)
 8009a42:	9100      	str	r1, [sp, #0]
 8009a44:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009a48:	4906      	ldr	r1, [pc, #24]	; (8009a64 <__assert_func+0x34>)
 8009a4a:	462b      	mov	r3, r5
 8009a4c:	f001 f822 	bl	800aa94 <fiprintf>
 8009a50:	f002 f86a 	bl	800bb28 <abort>
 8009a54:	4b04      	ldr	r3, [pc, #16]	; (8009a68 <__assert_func+0x38>)
 8009a56:	461c      	mov	r4, r3
 8009a58:	e7f3      	b.n	8009a42 <__assert_func+0x12>
 8009a5a:	bf00      	nop
 8009a5c:	200000f8 	.word	0x200000f8
 8009a60:	0800bfc8 	.word	0x0800bfc8
 8009a64:	0800bfd5 	.word	0x0800bfd5
 8009a68:	0800c003 	.word	0x0800c003

08009a6c <quorem>:
 8009a6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a70:	6903      	ldr	r3, [r0, #16]
 8009a72:	690c      	ldr	r4, [r1, #16]
 8009a74:	42a3      	cmp	r3, r4
 8009a76:	4607      	mov	r7, r0
 8009a78:	f2c0 8081 	blt.w	8009b7e <quorem+0x112>
 8009a7c:	3c01      	subs	r4, #1
 8009a7e:	f101 0814 	add.w	r8, r1, #20
 8009a82:	f100 0514 	add.w	r5, r0, #20
 8009a86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009a8a:	9301      	str	r3, [sp, #4]
 8009a8c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009a90:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009a94:	3301      	adds	r3, #1
 8009a96:	429a      	cmp	r2, r3
 8009a98:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009a9c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009aa0:	fbb2 f6f3 	udiv	r6, r2, r3
 8009aa4:	d331      	bcc.n	8009b0a <quorem+0x9e>
 8009aa6:	f04f 0e00 	mov.w	lr, #0
 8009aaa:	4640      	mov	r0, r8
 8009aac:	46ac      	mov	ip, r5
 8009aae:	46f2      	mov	sl, lr
 8009ab0:	f850 2b04 	ldr.w	r2, [r0], #4
 8009ab4:	b293      	uxth	r3, r2
 8009ab6:	fb06 e303 	mla	r3, r6, r3, lr
 8009aba:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009abe:	b29b      	uxth	r3, r3
 8009ac0:	ebaa 0303 	sub.w	r3, sl, r3
 8009ac4:	f8dc a000 	ldr.w	sl, [ip]
 8009ac8:	0c12      	lsrs	r2, r2, #16
 8009aca:	fa13 f38a 	uxtah	r3, r3, sl
 8009ace:	fb06 e202 	mla	r2, r6, r2, lr
 8009ad2:	9300      	str	r3, [sp, #0]
 8009ad4:	9b00      	ldr	r3, [sp, #0]
 8009ad6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009ada:	b292      	uxth	r2, r2
 8009adc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009ae0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009ae4:	f8bd 3000 	ldrh.w	r3, [sp]
 8009ae8:	4581      	cmp	r9, r0
 8009aea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009aee:	f84c 3b04 	str.w	r3, [ip], #4
 8009af2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009af6:	d2db      	bcs.n	8009ab0 <quorem+0x44>
 8009af8:	f855 300b 	ldr.w	r3, [r5, fp]
 8009afc:	b92b      	cbnz	r3, 8009b0a <quorem+0x9e>
 8009afe:	9b01      	ldr	r3, [sp, #4]
 8009b00:	3b04      	subs	r3, #4
 8009b02:	429d      	cmp	r5, r3
 8009b04:	461a      	mov	r2, r3
 8009b06:	d32e      	bcc.n	8009b66 <quorem+0xfa>
 8009b08:	613c      	str	r4, [r7, #16]
 8009b0a:	4638      	mov	r0, r7
 8009b0c:	f001 faf8 	bl	800b100 <__mcmp>
 8009b10:	2800      	cmp	r0, #0
 8009b12:	db24      	blt.n	8009b5e <quorem+0xf2>
 8009b14:	3601      	adds	r6, #1
 8009b16:	4628      	mov	r0, r5
 8009b18:	f04f 0c00 	mov.w	ip, #0
 8009b1c:	f858 2b04 	ldr.w	r2, [r8], #4
 8009b20:	f8d0 e000 	ldr.w	lr, [r0]
 8009b24:	b293      	uxth	r3, r2
 8009b26:	ebac 0303 	sub.w	r3, ip, r3
 8009b2a:	0c12      	lsrs	r2, r2, #16
 8009b2c:	fa13 f38e 	uxtah	r3, r3, lr
 8009b30:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009b34:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009b38:	b29b      	uxth	r3, r3
 8009b3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009b3e:	45c1      	cmp	r9, r8
 8009b40:	f840 3b04 	str.w	r3, [r0], #4
 8009b44:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009b48:	d2e8      	bcs.n	8009b1c <quorem+0xb0>
 8009b4a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009b4e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009b52:	b922      	cbnz	r2, 8009b5e <quorem+0xf2>
 8009b54:	3b04      	subs	r3, #4
 8009b56:	429d      	cmp	r5, r3
 8009b58:	461a      	mov	r2, r3
 8009b5a:	d30a      	bcc.n	8009b72 <quorem+0x106>
 8009b5c:	613c      	str	r4, [r7, #16]
 8009b5e:	4630      	mov	r0, r6
 8009b60:	b003      	add	sp, #12
 8009b62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b66:	6812      	ldr	r2, [r2, #0]
 8009b68:	3b04      	subs	r3, #4
 8009b6a:	2a00      	cmp	r2, #0
 8009b6c:	d1cc      	bne.n	8009b08 <quorem+0x9c>
 8009b6e:	3c01      	subs	r4, #1
 8009b70:	e7c7      	b.n	8009b02 <quorem+0x96>
 8009b72:	6812      	ldr	r2, [r2, #0]
 8009b74:	3b04      	subs	r3, #4
 8009b76:	2a00      	cmp	r2, #0
 8009b78:	d1f0      	bne.n	8009b5c <quorem+0xf0>
 8009b7a:	3c01      	subs	r4, #1
 8009b7c:	e7eb      	b.n	8009b56 <quorem+0xea>
 8009b7e:	2000      	movs	r0, #0
 8009b80:	e7ee      	b.n	8009b60 <quorem+0xf4>
 8009b82:	0000      	movs	r0, r0
 8009b84:	0000      	movs	r0, r0
	...

08009b88 <_dtoa_r>:
 8009b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b8c:	ed2d 8b04 	vpush	{d8-d9}
 8009b90:	ec57 6b10 	vmov	r6, r7, d0
 8009b94:	b093      	sub	sp, #76	; 0x4c
 8009b96:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009b98:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009b9c:	9106      	str	r1, [sp, #24]
 8009b9e:	ee10 aa10 	vmov	sl, s0
 8009ba2:	4604      	mov	r4, r0
 8009ba4:	9209      	str	r2, [sp, #36]	; 0x24
 8009ba6:	930c      	str	r3, [sp, #48]	; 0x30
 8009ba8:	46bb      	mov	fp, r7
 8009baa:	b975      	cbnz	r5, 8009bca <_dtoa_r+0x42>
 8009bac:	2010      	movs	r0, #16
 8009bae:	f001 f80f 	bl	800abd0 <malloc>
 8009bb2:	4602      	mov	r2, r0
 8009bb4:	6260      	str	r0, [r4, #36]	; 0x24
 8009bb6:	b920      	cbnz	r0, 8009bc2 <_dtoa_r+0x3a>
 8009bb8:	4ba7      	ldr	r3, [pc, #668]	; (8009e58 <_dtoa_r+0x2d0>)
 8009bba:	21ea      	movs	r1, #234	; 0xea
 8009bbc:	48a7      	ldr	r0, [pc, #668]	; (8009e5c <_dtoa_r+0x2d4>)
 8009bbe:	f7ff ff37 	bl	8009a30 <__assert_func>
 8009bc2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009bc6:	6005      	str	r5, [r0, #0]
 8009bc8:	60c5      	str	r5, [r0, #12]
 8009bca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009bcc:	6819      	ldr	r1, [r3, #0]
 8009bce:	b151      	cbz	r1, 8009be6 <_dtoa_r+0x5e>
 8009bd0:	685a      	ldr	r2, [r3, #4]
 8009bd2:	604a      	str	r2, [r1, #4]
 8009bd4:	2301      	movs	r3, #1
 8009bd6:	4093      	lsls	r3, r2
 8009bd8:	608b      	str	r3, [r1, #8]
 8009bda:	4620      	mov	r0, r4
 8009bdc:	f001 f84e 	bl	800ac7c <_Bfree>
 8009be0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009be2:	2200      	movs	r2, #0
 8009be4:	601a      	str	r2, [r3, #0]
 8009be6:	1e3b      	subs	r3, r7, #0
 8009be8:	bfaa      	itet	ge
 8009bea:	2300      	movge	r3, #0
 8009bec:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009bf0:	f8c8 3000 	strge.w	r3, [r8]
 8009bf4:	4b9a      	ldr	r3, [pc, #616]	; (8009e60 <_dtoa_r+0x2d8>)
 8009bf6:	bfbc      	itt	lt
 8009bf8:	2201      	movlt	r2, #1
 8009bfa:	f8c8 2000 	strlt.w	r2, [r8]
 8009bfe:	ea33 030b 	bics.w	r3, r3, fp
 8009c02:	d11b      	bne.n	8009c3c <_dtoa_r+0xb4>
 8009c04:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009c06:	f242 730f 	movw	r3, #9999	; 0x270f
 8009c0a:	6013      	str	r3, [r2, #0]
 8009c0c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009c10:	4333      	orrs	r3, r6
 8009c12:	f000 8592 	beq.w	800a73a <_dtoa_r+0xbb2>
 8009c16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c18:	b963      	cbnz	r3, 8009c34 <_dtoa_r+0xac>
 8009c1a:	4b92      	ldr	r3, [pc, #584]	; (8009e64 <_dtoa_r+0x2dc>)
 8009c1c:	e022      	b.n	8009c64 <_dtoa_r+0xdc>
 8009c1e:	4b92      	ldr	r3, [pc, #584]	; (8009e68 <_dtoa_r+0x2e0>)
 8009c20:	9301      	str	r3, [sp, #4]
 8009c22:	3308      	adds	r3, #8
 8009c24:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009c26:	6013      	str	r3, [r2, #0]
 8009c28:	9801      	ldr	r0, [sp, #4]
 8009c2a:	b013      	add	sp, #76	; 0x4c
 8009c2c:	ecbd 8b04 	vpop	{d8-d9}
 8009c30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c34:	4b8b      	ldr	r3, [pc, #556]	; (8009e64 <_dtoa_r+0x2dc>)
 8009c36:	9301      	str	r3, [sp, #4]
 8009c38:	3303      	adds	r3, #3
 8009c3a:	e7f3      	b.n	8009c24 <_dtoa_r+0x9c>
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	2300      	movs	r3, #0
 8009c40:	4650      	mov	r0, sl
 8009c42:	4659      	mov	r1, fp
 8009c44:	f7f6 ff78 	bl	8000b38 <__aeabi_dcmpeq>
 8009c48:	ec4b ab19 	vmov	d9, sl, fp
 8009c4c:	4680      	mov	r8, r0
 8009c4e:	b158      	cbz	r0, 8009c68 <_dtoa_r+0xe0>
 8009c50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009c52:	2301      	movs	r3, #1
 8009c54:	6013      	str	r3, [r2, #0]
 8009c56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	f000 856b 	beq.w	800a734 <_dtoa_r+0xbac>
 8009c5e:	4883      	ldr	r0, [pc, #524]	; (8009e6c <_dtoa_r+0x2e4>)
 8009c60:	6018      	str	r0, [r3, #0]
 8009c62:	1e43      	subs	r3, r0, #1
 8009c64:	9301      	str	r3, [sp, #4]
 8009c66:	e7df      	b.n	8009c28 <_dtoa_r+0xa0>
 8009c68:	ec4b ab10 	vmov	d0, sl, fp
 8009c6c:	aa10      	add	r2, sp, #64	; 0x40
 8009c6e:	a911      	add	r1, sp, #68	; 0x44
 8009c70:	4620      	mov	r0, r4
 8009c72:	f001 faeb 	bl	800b24c <__d2b>
 8009c76:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8009c7a:	ee08 0a10 	vmov	s16, r0
 8009c7e:	2d00      	cmp	r5, #0
 8009c80:	f000 8084 	beq.w	8009d8c <_dtoa_r+0x204>
 8009c84:	ee19 3a90 	vmov	r3, s19
 8009c88:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009c8c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009c90:	4656      	mov	r6, sl
 8009c92:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009c96:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009c9a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8009c9e:	4b74      	ldr	r3, [pc, #464]	; (8009e70 <_dtoa_r+0x2e8>)
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	4630      	mov	r0, r6
 8009ca4:	4639      	mov	r1, r7
 8009ca6:	f7f6 fb27 	bl	80002f8 <__aeabi_dsub>
 8009caa:	a365      	add	r3, pc, #404	; (adr r3, 8009e40 <_dtoa_r+0x2b8>)
 8009cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cb0:	f7f6 fcda 	bl	8000668 <__aeabi_dmul>
 8009cb4:	a364      	add	r3, pc, #400	; (adr r3, 8009e48 <_dtoa_r+0x2c0>)
 8009cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cba:	f7f6 fb1f 	bl	80002fc <__adddf3>
 8009cbe:	4606      	mov	r6, r0
 8009cc0:	4628      	mov	r0, r5
 8009cc2:	460f      	mov	r7, r1
 8009cc4:	f7f6 fc66 	bl	8000594 <__aeabi_i2d>
 8009cc8:	a361      	add	r3, pc, #388	; (adr r3, 8009e50 <_dtoa_r+0x2c8>)
 8009cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cce:	f7f6 fccb 	bl	8000668 <__aeabi_dmul>
 8009cd2:	4602      	mov	r2, r0
 8009cd4:	460b      	mov	r3, r1
 8009cd6:	4630      	mov	r0, r6
 8009cd8:	4639      	mov	r1, r7
 8009cda:	f7f6 fb0f 	bl	80002fc <__adddf3>
 8009cde:	4606      	mov	r6, r0
 8009ce0:	460f      	mov	r7, r1
 8009ce2:	f7f6 ff71 	bl	8000bc8 <__aeabi_d2iz>
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	9000      	str	r0, [sp, #0]
 8009cea:	2300      	movs	r3, #0
 8009cec:	4630      	mov	r0, r6
 8009cee:	4639      	mov	r1, r7
 8009cf0:	f7f6 ff2c 	bl	8000b4c <__aeabi_dcmplt>
 8009cf4:	b150      	cbz	r0, 8009d0c <_dtoa_r+0x184>
 8009cf6:	9800      	ldr	r0, [sp, #0]
 8009cf8:	f7f6 fc4c 	bl	8000594 <__aeabi_i2d>
 8009cfc:	4632      	mov	r2, r6
 8009cfe:	463b      	mov	r3, r7
 8009d00:	f7f6 ff1a 	bl	8000b38 <__aeabi_dcmpeq>
 8009d04:	b910      	cbnz	r0, 8009d0c <_dtoa_r+0x184>
 8009d06:	9b00      	ldr	r3, [sp, #0]
 8009d08:	3b01      	subs	r3, #1
 8009d0a:	9300      	str	r3, [sp, #0]
 8009d0c:	9b00      	ldr	r3, [sp, #0]
 8009d0e:	2b16      	cmp	r3, #22
 8009d10:	d85a      	bhi.n	8009dc8 <_dtoa_r+0x240>
 8009d12:	9a00      	ldr	r2, [sp, #0]
 8009d14:	4b57      	ldr	r3, [pc, #348]	; (8009e74 <_dtoa_r+0x2ec>)
 8009d16:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d1e:	ec51 0b19 	vmov	r0, r1, d9
 8009d22:	f7f6 ff13 	bl	8000b4c <__aeabi_dcmplt>
 8009d26:	2800      	cmp	r0, #0
 8009d28:	d050      	beq.n	8009dcc <_dtoa_r+0x244>
 8009d2a:	9b00      	ldr	r3, [sp, #0]
 8009d2c:	3b01      	subs	r3, #1
 8009d2e:	9300      	str	r3, [sp, #0]
 8009d30:	2300      	movs	r3, #0
 8009d32:	930b      	str	r3, [sp, #44]	; 0x2c
 8009d34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009d36:	1b5d      	subs	r5, r3, r5
 8009d38:	1e6b      	subs	r3, r5, #1
 8009d3a:	9305      	str	r3, [sp, #20]
 8009d3c:	bf45      	ittet	mi
 8009d3e:	f1c5 0301 	rsbmi	r3, r5, #1
 8009d42:	9304      	strmi	r3, [sp, #16]
 8009d44:	2300      	movpl	r3, #0
 8009d46:	2300      	movmi	r3, #0
 8009d48:	bf4c      	ite	mi
 8009d4a:	9305      	strmi	r3, [sp, #20]
 8009d4c:	9304      	strpl	r3, [sp, #16]
 8009d4e:	9b00      	ldr	r3, [sp, #0]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	db3d      	blt.n	8009dd0 <_dtoa_r+0x248>
 8009d54:	9b05      	ldr	r3, [sp, #20]
 8009d56:	9a00      	ldr	r2, [sp, #0]
 8009d58:	920a      	str	r2, [sp, #40]	; 0x28
 8009d5a:	4413      	add	r3, r2
 8009d5c:	9305      	str	r3, [sp, #20]
 8009d5e:	2300      	movs	r3, #0
 8009d60:	9307      	str	r3, [sp, #28]
 8009d62:	9b06      	ldr	r3, [sp, #24]
 8009d64:	2b09      	cmp	r3, #9
 8009d66:	f200 8089 	bhi.w	8009e7c <_dtoa_r+0x2f4>
 8009d6a:	2b05      	cmp	r3, #5
 8009d6c:	bfc4      	itt	gt
 8009d6e:	3b04      	subgt	r3, #4
 8009d70:	9306      	strgt	r3, [sp, #24]
 8009d72:	9b06      	ldr	r3, [sp, #24]
 8009d74:	f1a3 0302 	sub.w	r3, r3, #2
 8009d78:	bfcc      	ite	gt
 8009d7a:	2500      	movgt	r5, #0
 8009d7c:	2501      	movle	r5, #1
 8009d7e:	2b03      	cmp	r3, #3
 8009d80:	f200 8087 	bhi.w	8009e92 <_dtoa_r+0x30a>
 8009d84:	e8df f003 	tbb	[pc, r3]
 8009d88:	59383a2d 	.word	0x59383a2d
 8009d8c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009d90:	441d      	add	r5, r3
 8009d92:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009d96:	2b20      	cmp	r3, #32
 8009d98:	bfc1      	itttt	gt
 8009d9a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009d9e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009da2:	fa0b f303 	lslgt.w	r3, fp, r3
 8009da6:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009daa:	bfda      	itte	le
 8009dac:	f1c3 0320 	rsble	r3, r3, #32
 8009db0:	fa06 f003 	lslle.w	r0, r6, r3
 8009db4:	4318      	orrgt	r0, r3
 8009db6:	f7f6 fbdd 	bl	8000574 <__aeabi_ui2d>
 8009dba:	2301      	movs	r3, #1
 8009dbc:	4606      	mov	r6, r0
 8009dbe:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009dc2:	3d01      	subs	r5, #1
 8009dc4:	930e      	str	r3, [sp, #56]	; 0x38
 8009dc6:	e76a      	b.n	8009c9e <_dtoa_r+0x116>
 8009dc8:	2301      	movs	r3, #1
 8009dca:	e7b2      	b.n	8009d32 <_dtoa_r+0x1aa>
 8009dcc:	900b      	str	r0, [sp, #44]	; 0x2c
 8009dce:	e7b1      	b.n	8009d34 <_dtoa_r+0x1ac>
 8009dd0:	9b04      	ldr	r3, [sp, #16]
 8009dd2:	9a00      	ldr	r2, [sp, #0]
 8009dd4:	1a9b      	subs	r3, r3, r2
 8009dd6:	9304      	str	r3, [sp, #16]
 8009dd8:	4253      	negs	r3, r2
 8009dda:	9307      	str	r3, [sp, #28]
 8009ddc:	2300      	movs	r3, #0
 8009dde:	930a      	str	r3, [sp, #40]	; 0x28
 8009de0:	e7bf      	b.n	8009d62 <_dtoa_r+0x1da>
 8009de2:	2300      	movs	r3, #0
 8009de4:	9308      	str	r3, [sp, #32]
 8009de6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	dc55      	bgt.n	8009e98 <_dtoa_r+0x310>
 8009dec:	2301      	movs	r3, #1
 8009dee:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009df2:	461a      	mov	r2, r3
 8009df4:	9209      	str	r2, [sp, #36]	; 0x24
 8009df6:	e00c      	b.n	8009e12 <_dtoa_r+0x28a>
 8009df8:	2301      	movs	r3, #1
 8009dfa:	e7f3      	b.n	8009de4 <_dtoa_r+0x25c>
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e00:	9308      	str	r3, [sp, #32]
 8009e02:	9b00      	ldr	r3, [sp, #0]
 8009e04:	4413      	add	r3, r2
 8009e06:	9302      	str	r3, [sp, #8]
 8009e08:	3301      	adds	r3, #1
 8009e0a:	2b01      	cmp	r3, #1
 8009e0c:	9303      	str	r3, [sp, #12]
 8009e0e:	bfb8      	it	lt
 8009e10:	2301      	movlt	r3, #1
 8009e12:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009e14:	2200      	movs	r2, #0
 8009e16:	6042      	str	r2, [r0, #4]
 8009e18:	2204      	movs	r2, #4
 8009e1a:	f102 0614 	add.w	r6, r2, #20
 8009e1e:	429e      	cmp	r6, r3
 8009e20:	6841      	ldr	r1, [r0, #4]
 8009e22:	d93d      	bls.n	8009ea0 <_dtoa_r+0x318>
 8009e24:	4620      	mov	r0, r4
 8009e26:	f000 fee9 	bl	800abfc <_Balloc>
 8009e2a:	9001      	str	r0, [sp, #4]
 8009e2c:	2800      	cmp	r0, #0
 8009e2e:	d13b      	bne.n	8009ea8 <_dtoa_r+0x320>
 8009e30:	4b11      	ldr	r3, [pc, #68]	; (8009e78 <_dtoa_r+0x2f0>)
 8009e32:	4602      	mov	r2, r0
 8009e34:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009e38:	e6c0      	b.n	8009bbc <_dtoa_r+0x34>
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	e7df      	b.n	8009dfe <_dtoa_r+0x276>
 8009e3e:	bf00      	nop
 8009e40:	636f4361 	.word	0x636f4361
 8009e44:	3fd287a7 	.word	0x3fd287a7
 8009e48:	8b60c8b3 	.word	0x8b60c8b3
 8009e4c:	3fc68a28 	.word	0x3fc68a28
 8009e50:	509f79fb 	.word	0x509f79fb
 8009e54:	3fd34413 	.word	0x3fd34413
 8009e58:	0800bf54 	.word	0x0800bf54
 8009e5c:	0800c112 	.word	0x0800c112
 8009e60:	7ff00000 	.word	0x7ff00000
 8009e64:	0800c10e 	.word	0x0800c10e
 8009e68:	0800c105 	.word	0x0800c105
 8009e6c:	0800bf31 	.word	0x0800bf31
 8009e70:	3ff80000 	.word	0x3ff80000
 8009e74:	0800c268 	.word	0x0800c268
 8009e78:	0800c16d 	.word	0x0800c16d
 8009e7c:	2501      	movs	r5, #1
 8009e7e:	2300      	movs	r3, #0
 8009e80:	9306      	str	r3, [sp, #24]
 8009e82:	9508      	str	r5, [sp, #32]
 8009e84:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009e88:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	2312      	movs	r3, #18
 8009e90:	e7b0      	b.n	8009df4 <_dtoa_r+0x26c>
 8009e92:	2301      	movs	r3, #1
 8009e94:	9308      	str	r3, [sp, #32]
 8009e96:	e7f5      	b.n	8009e84 <_dtoa_r+0x2fc>
 8009e98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e9a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009e9e:	e7b8      	b.n	8009e12 <_dtoa_r+0x28a>
 8009ea0:	3101      	adds	r1, #1
 8009ea2:	6041      	str	r1, [r0, #4]
 8009ea4:	0052      	lsls	r2, r2, #1
 8009ea6:	e7b8      	b.n	8009e1a <_dtoa_r+0x292>
 8009ea8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009eaa:	9a01      	ldr	r2, [sp, #4]
 8009eac:	601a      	str	r2, [r3, #0]
 8009eae:	9b03      	ldr	r3, [sp, #12]
 8009eb0:	2b0e      	cmp	r3, #14
 8009eb2:	f200 809d 	bhi.w	8009ff0 <_dtoa_r+0x468>
 8009eb6:	2d00      	cmp	r5, #0
 8009eb8:	f000 809a 	beq.w	8009ff0 <_dtoa_r+0x468>
 8009ebc:	9b00      	ldr	r3, [sp, #0]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	dd32      	ble.n	8009f28 <_dtoa_r+0x3a0>
 8009ec2:	4ab7      	ldr	r2, [pc, #732]	; (800a1a0 <_dtoa_r+0x618>)
 8009ec4:	f003 030f 	and.w	r3, r3, #15
 8009ec8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009ecc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009ed0:	9b00      	ldr	r3, [sp, #0]
 8009ed2:	05d8      	lsls	r0, r3, #23
 8009ed4:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009ed8:	d516      	bpl.n	8009f08 <_dtoa_r+0x380>
 8009eda:	4bb2      	ldr	r3, [pc, #712]	; (800a1a4 <_dtoa_r+0x61c>)
 8009edc:	ec51 0b19 	vmov	r0, r1, d9
 8009ee0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009ee4:	f7f6 fcea 	bl	80008bc <__aeabi_ddiv>
 8009ee8:	f007 070f 	and.w	r7, r7, #15
 8009eec:	4682      	mov	sl, r0
 8009eee:	468b      	mov	fp, r1
 8009ef0:	2503      	movs	r5, #3
 8009ef2:	4eac      	ldr	r6, [pc, #688]	; (800a1a4 <_dtoa_r+0x61c>)
 8009ef4:	b957      	cbnz	r7, 8009f0c <_dtoa_r+0x384>
 8009ef6:	4642      	mov	r2, r8
 8009ef8:	464b      	mov	r3, r9
 8009efa:	4650      	mov	r0, sl
 8009efc:	4659      	mov	r1, fp
 8009efe:	f7f6 fcdd 	bl	80008bc <__aeabi_ddiv>
 8009f02:	4682      	mov	sl, r0
 8009f04:	468b      	mov	fp, r1
 8009f06:	e028      	b.n	8009f5a <_dtoa_r+0x3d2>
 8009f08:	2502      	movs	r5, #2
 8009f0a:	e7f2      	b.n	8009ef2 <_dtoa_r+0x36a>
 8009f0c:	07f9      	lsls	r1, r7, #31
 8009f0e:	d508      	bpl.n	8009f22 <_dtoa_r+0x39a>
 8009f10:	4640      	mov	r0, r8
 8009f12:	4649      	mov	r1, r9
 8009f14:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009f18:	f7f6 fba6 	bl	8000668 <__aeabi_dmul>
 8009f1c:	3501      	adds	r5, #1
 8009f1e:	4680      	mov	r8, r0
 8009f20:	4689      	mov	r9, r1
 8009f22:	107f      	asrs	r7, r7, #1
 8009f24:	3608      	adds	r6, #8
 8009f26:	e7e5      	b.n	8009ef4 <_dtoa_r+0x36c>
 8009f28:	f000 809b 	beq.w	800a062 <_dtoa_r+0x4da>
 8009f2c:	9b00      	ldr	r3, [sp, #0]
 8009f2e:	4f9d      	ldr	r7, [pc, #628]	; (800a1a4 <_dtoa_r+0x61c>)
 8009f30:	425e      	negs	r6, r3
 8009f32:	4b9b      	ldr	r3, [pc, #620]	; (800a1a0 <_dtoa_r+0x618>)
 8009f34:	f006 020f 	and.w	r2, r6, #15
 8009f38:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f40:	ec51 0b19 	vmov	r0, r1, d9
 8009f44:	f7f6 fb90 	bl	8000668 <__aeabi_dmul>
 8009f48:	1136      	asrs	r6, r6, #4
 8009f4a:	4682      	mov	sl, r0
 8009f4c:	468b      	mov	fp, r1
 8009f4e:	2300      	movs	r3, #0
 8009f50:	2502      	movs	r5, #2
 8009f52:	2e00      	cmp	r6, #0
 8009f54:	d17a      	bne.n	800a04c <_dtoa_r+0x4c4>
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d1d3      	bne.n	8009f02 <_dtoa_r+0x37a>
 8009f5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	f000 8082 	beq.w	800a066 <_dtoa_r+0x4de>
 8009f62:	4b91      	ldr	r3, [pc, #580]	; (800a1a8 <_dtoa_r+0x620>)
 8009f64:	2200      	movs	r2, #0
 8009f66:	4650      	mov	r0, sl
 8009f68:	4659      	mov	r1, fp
 8009f6a:	f7f6 fdef 	bl	8000b4c <__aeabi_dcmplt>
 8009f6e:	2800      	cmp	r0, #0
 8009f70:	d079      	beq.n	800a066 <_dtoa_r+0x4de>
 8009f72:	9b03      	ldr	r3, [sp, #12]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d076      	beq.n	800a066 <_dtoa_r+0x4de>
 8009f78:	9b02      	ldr	r3, [sp, #8]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	dd36      	ble.n	8009fec <_dtoa_r+0x464>
 8009f7e:	9b00      	ldr	r3, [sp, #0]
 8009f80:	4650      	mov	r0, sl
 8009f82:	4659      	mov	r1, fp
 8009f84:	1e5f      	subs	r7, r3, #1
 8009f86:	2200      	movs	r2, #0
 8009f88:	4b88      	ldr	r3, [pc, #544]	; (800a1ac <_dtoa_r+0x624>)
 8009f8a:	f7f6 fb6d 	bl	8000668 <__aeabi_dmul>
 8009f8e:	9e02      	ldr	r6, [sp, #8]
 8009f90:	4682      	mov	sl, r0
 8009f92:	468b      	mov	fp, r1
 8009f94:	3501      	adds	r5, #1
 8009f96:	4628      	mov	r0, r5
 8009f98:	f7f6 fafc 	bl	8000594 <__aeabi_i2d>
 8009f9c:	4652      	mov	r2, sl
 8009f9e:	465b      	mov	r3, fp
 8009fa0:	f7f6 fb62 	bl	8000668 <__aeabi_dmul>
 8009fa4:	4b82      	ldr	r3, [pc, #520]	; (800a1b0 <_dtoa_r+0x628>)
 8009fa6:	2200      	movs	r2, #0
 8009fa8:	f7f6 f9a8 	bl	80002fc <__adddf3>
 8009fac:	46d0      	mov	r8, sl
 8009fae:	46d9      	mov	r9, fp
 8009fb0:	4682      	mov	sl, r0
 8009fb2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8009fb6:	2e00      	cmp	r6, #0
 8009fb8:	d158      	bne.n	800a06c <_dtoa_r+0x4e4>
 8009fba:	4b7e      	ldr	r3, [pc, #504]	; (800a1b4 <_dtoa_r+0x62c>)
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	4640      	mov	r0, r8
 8009fc0:	4649      	mov	r1, r9
 8009fc2:	f7f6 f999 	bl	80002f8 <__aeabi_dsub>
 8009fc6:	4652      	mov	r2, sl
 8009fc8:	465b      	mov	r3, fp
 8009fca:	4680      	mov	r8, r0
 8009fcc:	4689      	mov	r9, r1
 8009fce:	f7f6 fddb 	bl	8000b88 <__aeabi_dcmpgt>
 8009fd2:	2800      	cmp	r0, #0
 8009fd4:	f040 8295 	bne.w	800a502 <_dtoa_r+0x97a>
 8009fd8:	4652      	mov	r2, sl
 8009fda:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009fde:	4640      	mov	r0, r8
 8009fe0:	4649      	mov	r1, r9
 8009fe2:	f7f6 fdb3 	bl	8000b4c <__aeabi_dcmplt>
 8009fe6:	2800      	cmp	r0, #0
 8009fe8:	f040 8289 	bne.w	800a4fe <_dtoa_r+0x976>
 8009fec:	ec5b ab19 	vmov	sl, fp, d9
 8009ff0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	f2c0 8148 	blt.w	800a288 <_dtoa_r+0x700>
 8009ff8:	9a00      	ldr	r2, [sp, #0]
 8009ffa:	2a0e      	cmp	r2, #14
 8009ffc:	f300 8144 	bgt.w	800a288 <_dtoa_r+0x700>
 800a000:	4b67      	ldr	r3, [pc, #412]	; (800a1a0 <_dtoa_r+0x618>)
 800a002:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a006:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a00a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	f280 80d5 	bge.w	800a1bc <_dtoa_r+0x634>
 800a012:	9b03      	ldr	r3, [sp, #12]
 800a014:	2b00      	cmp	r3, #0
 800a016:	f300 80d1 	bgt.w	800a1bc <_dtoa_r+0x634>
 800a01a:	f040 826f 	bne.w	800a4fc <_dtoa_r+0x974>
 800a01e:	4b65      	ldr	r3, [pc, #404]	; (800a1b4 <_dtoa_r+0x62c>)
 800a020:	2200      	movs	r2, #0
 800a022:	4640      	mov	r0, r8
 800a024:	4649      	mov	r1, r9
 800a026:	f7f6 fb1f 	bl	8000668 <__aeabi_dmul>
 800a02a:	4652      	mov	r2, sl
 800a02c:	465b      	mov	r3, fp
 800a02e:	f7f6 fda1 	bl	8000b74 <__aeabi_dcmpge>
 800a032:	9e03      	ldr	r6, [sp, #12]
 800a034:	4637      	mov	r7, r6
 800a036:	2800      	cmp	r0, #0
 800a038:	f040 8245 	bne.w	800a4c6 <_dtoa_r+0x93e>
 800a03c:	9d01      	ldr	r5, [sp, #4]
 800a03e:	2331      	movs	r3, #49	; 0x31
 800a040:	f805 3b01 	strb.w	r3, [r5], #1
 800a044:	9b00      	ldr	r3, [sp, #0]
 800a046:	3301      	adds	r3, #1
 800a048:	9300      	str	r3, [sp, #0]
 800a04a:	e240      	b.n	800a4ce <_dtoa_r+0x946>
 800a04c:	07f2      	lsls	r2, r6, #31
 800a04e:	d505      	bpl.n	800a05c <_dtoa_r+0x4d4>
 800a050:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a054:	f7f6 fb08 	bl	8000668 <__aeabi_dmul>
 800a058:	3501      	adds	r5, #1
 800a05a:	2301      	movs	r3, #1
 800a05c:	1076      	asrs	r6, r6, #1
 800a05e:	3708      	adds	r7, #8
 800a060:	e777      	b.n	8009f52 <_dtoa_r+0x3ca>
 800a062:	2502      	movs	r5, #2
 800a064:	e779      	b.n	8009f5a <_dtoa_r+0x3d2>
 800a066:	9f00      	ldr	r7, [sp, #0]
 800a068:	9e03      	ldr	r6, [sp, #12]
 800a06a:	e794      	b.n	8009f96 <_dtoa_r+0x40e>
 800a06c:	9901      	ldr	r1, [sp, #4]
 800a06e:	4b4c      	ldr	r3, [pc, #304]	; (800a1a0 <_dtoa_r+0x618>)
 800a070:	4431      	add	r1, r6
 800a072:	910d      	str	r1, [sp, #52]	; 0x34
 800a074:	9908      	ldr	r1, [sp, #32]
 800a076:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a07a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a07e:	2900      	cmp	r1, #0
 800a080:	d043      	beq.n	800a10a <_dtoa_r+0x582>
 800a082:	494d      	ldr	r1, [pc, #308]	; (800a1b8 <_dtoa_r+0x630>)
 800a084:	2000      	movs	r0, #0
 800a086:	f7f6 fc19 	bl	80008bc <__aeabi_ddiv>
 800a08a:	4652      	mov	r2, sl
 800a08c:	465b      	mov	r3, fp
 800a08e:	f7f6 f933 	bl	80002f8 <__aeabi_dsub>
 800a092:	9d01      	ldr	r5, [sp, #4]
 800a094:	4682      	mov	sl, r0
 800a096:	468b      	mov	fp, r1
 800a098:	4649      	mov	r1, r9
 800a09a:	4640      	mov	r0, r8
 800a09c:	f7f6 fd94 	bl	8000bc8 <__aeabi_d2iz>
 800a0a0:	4606      	mov	r6, r0
 800a0a2:	f7f6 fa77 	bl	8000594 <__aeabi_i2d>
 800a0a6:	4602      	mov	r2, r0
 800a0a8:	460b      	mov	r3, r1
 800a0aa:	4640      	mov	r0, r8
 800a0ac:	4649      	mov	r1, r9
 800a0ae:	f7f6 f923 	bl	80002f8 <__aeabi_dsub>
 800a0b2:	3630      	adds	r6, #48	; 0x30
 800a0b4:	f805 6b01 	strb.w	r6, [r5], #1
 800a0b8:	4652      	mov	r2, sl
 800a0ba:	465b      	mov	r3, fp
 800a0bc:	4680      	mov	r8, r0
 800a0be:	4689      	mov	r9, r1
 800a0c0:	f7f6 fd44 	bl	8000b4c <__aeabi_dcmplt>
 800a0c4:	2800      	cmp	r0, #0
 800a0c6:	d163      	bne.n	800a190 <_dtoa_r+0x608>
 800a0c8:	4642      	mov	r2, r8
 800a0ca:	464b      	mov	r3, r9
 800a0cc:	4936      	ldr	r1, [pc, #216]	; (800a1a8 <_dtoa_r+0x620>)
 800a0ce:	2000      	movs	r0, #0
 800a0d0:	f7f6 f912 	bl	80002f8 <__aeabi_dsub>
 800a0d4:	4652      	mov	r2, sl
 800a0d6:	465b      	mov	r3, fp
 800a0d8:	f7f6 fd38 	bl	8000b4c <__aeabi_dcmplt>
 800a0dc:	2800      	cmp	r0, #0
 800a0de:	f040 80b5 	bne.w	800a24c <_dtoa_r+0x6c4>
 800a0e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a0e4:	429d      	cmp	r5, r3
 800a0e6:	d081      	beq.n	8009fec <_dtoa_r+0x464>
 800a0e8:	4b30      	ldr	r3, [pc, #192]	; (800a1ac <_dtoa_r+0x624>)
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	4650      	mov	r0, sl
 800a0ee:	4659      	mov	r1, fp
 800a0f0:	f7f6 faba 	bl	8000668 <__aeabi_dmul>
 800a0f4:	4b2d      	ldr	r3, [pc, #180]	; (800a1ac <_dtoa_r+0x624>)
 800a0f6:	4682      	mov	sl, r0
 800a0f8:	468b      	mov	fp, r1
 800a0fa:	4640      	mov	r0, r8
 800a0fc:	4649      	mov	r1, r9
 800a0fe:	2200      	movs	r2, #0
 800a100:	f7f6 fab2 	bl	8000668 <__aeabi_dmul>
 800a104:	4680      	mov	r8, r0
 800a106:	4689      	mov	r9, r1
 800a108:	e7c6      	b.n	800a098 <_dtoa_r+0x510>
 800a10a:	4650      	mov	r0, sl
 800a10c:	4659      	mov	r1, fp
 800a10e:	f7f6 faab 	bl	8000668 <__aeabi_dmul>
 800a112:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a114:	9d01      	ldr	r5, [sp, #4]
 800a116:	930f      	str	r3, [sp, #60]	; 0x3c
 800a118:	4682      	mov	sl, r0
 800a11a:	468b      	mov	fp, r1
 800a11c:	4649      	mov	r1, r9
 800a11e:	4640      	mov	r0, r8
 800a120:	f7f6 fd52 	bl	8000bc8 <__aeabi_d2iz>
 800a124:	4606      	mov	r6, r0
 800a126:	f7f6 fa35 	bl	8000594 <__aeabi_i2d>
 800a12a:	3630      	adds	r6, #48	; 0x30
 800a12c:	4602      	mov	r2, r0
 800a12e:	460b      	mov	r3, r1
 800a130:	4640      	mov	r0, r8
 800a132:	4649      	mov	r1, r9
 800a134:	f7f6 f8e0 	bl	80002f8 <__aeabi_dsub>
 800a138:	f805 6b01 	strb.w	r6, [r5], #1
 800a13c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a13e:	429d      	cmp	r5, r3
 800a140:	4680      	mov	r8, r0
 800a142:	4689      	mov	r9, r1
 800a144:	f04f 0200 	mov.w	r2, #0
 800a148:	d124      	bne.n	800a194 <_dtoa_r+0x60c>
 800a14a:	4b1b      	ldr	r3, [pc, #108]	; (800a1b8 <_dtoa_r+0x630>)
 800a14c:	4650      	mov	r0, sl
 800a14e:	4659      	mov	r1, fp
 800a150:	f7f6 f8d4 	bl	80002fc <__adddf3>
 800a154:	4602      	mov	r2, r0
 800a156:	460b      	mov	r3, r1
 800a158:	4640      	mov	r0, r8
 800a15a:	4649      	mov	r1, r9
 800a15c:	f7f6 fd14 	bl	8000b88 <__aeabi_dcmpgt>
 800a160:	2800      	cmp	r0, #0
 800a162:	d173      	bne.n	800a24c <_dtoa_r+0x6c4>
 800a164:	4652      	mov	r2, sl
 800a166:	465b      	mov	r3, fp
 800a168:	4913      	ldr	r1, [pc, #76]	; (800a1b8 <_dtoa_r+0x630>)
 800a16a:	2000      	movs	r0, #0
 800a16c:	f7f6 f8c4 	bl	80002f8 <__aeabi_dsub>
 800a170:	4602      	mov	r2, r0
 800a172:	460b      	mov	r3, r1
 800a174:	4640      	mov	r0, r8
 800a176:	4649      	mov	r1, r9
 800a178:	f7f6 fce8 	bl	8000b4c <__aeabi_dcmplt>
 800a17c:	2800      	cmp	r0, #0
 800a17e:	f43f af35 	beq.w	8009fec <_dtoa_r+0x464>
 800a182:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a184:	1e6b      	subs	r3, r5, #1
 800a186:	930f      	str	r3, [sp, #60]	; 0x3c
 800a188:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a18c:	2b30      	cmp	r3, #48	; 0x30
 800a18e:	d0f8      	beq.n	800a182 <_dtoa_r+0x5fa>
 800a190:	9700      	str	r7, [sp, #0]
 800a192:	e049      	b.n	800a228 <_dtoa_r+0x6a0>
 800a194:	4b05      	ldr	r3, [pc, #20]	; (800a1ac <_dtoa_r+0x624>)
 800a196:	f7f6 fa67 	bl	8000668 <__aeabi_dmul>
 800a19a:	4680      	mov	r8, r0
 800a19c:	4689      	mov	r9, r1
 800a19e:	e7bd      	b.n	800a11c <_dtoa_r+0x594>
 800a1a0:	0800c268 	.word	0x0800c268
 800a1a4:	0800c240 	.word	0x0800c240
 800a1a8:	3ff00000 	.word	0x3ff00000
 800a1ac:	40240000 	.word	0x40240000
 800a1b0:	401c0000 	.word	0x401c0000
 800a1b4:	40140000 	.word	0x40140000
 800a1b8:	3fe00000 	.word	0x3fe00000
 800a1bc:	9d01      	ldr	r5, [sp, #4]
 800a1be:	4656      	mov	r6, sl
 800a1c0:	465f      	mov	r7, fp
 800a1c2:	4642      	mov	r2, r8
 800a1c4:	464b      	mov	r3, r9
 800a1c6:	4630      	mov	r0, r6
 800a1c8:	4639      	mov	r1, r7
 800a1ca:	f7f6 fb77 	bl	80008bc <__aeabi_ddiv>
 800a1ce:	f7f6 fcfb 	bl	8000bc8 <__aeabi_d2iz>
 800a1d2:	4682      	mov	sl, r0
 800a1d4:	f7f6 f9de 	bl	8000594 <__aeabi_i2d>
 800a1d8:	4642      	mov	r2, r8
 800a1da:	464b      	mov	r3, r9
 800a1dc:	f7f6 fa44 	bl	8000668 <__aeabi_dmul>
 800a1e0:	4602      	mov	r2, r0
 800a1e2:	460b      	mov	r3, r1
 800a1e4:	4630      	mov	r0, r6
 800a1e6:	4639      	mov	r1, r7
 800a1e8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a1ec:	f7f6 f884 	bl	80002f8 <__aeabi_dsub>
 800a1f0:	f805 6b01 	strb.w	r6, [r5], #1
 800a1f4:	9e01      	ldr	r6, [sp, #4]
 800a1f6:	9f03      	ldr	r7, [sp, #12]
 800a1f8:	1bae      	subs	r6, r5, r6
 800a1fa:	42b7      	cmp	r7, r6
 800a1fc:	4602      	mov	r2, r0
 800a1fe:	460b      	mov	r3, r1
 800a200:	d135      	bne.n	800a26e <_dtoa_r+0x6e6>
 800a202:	f7f6 f87b 	bl	80002fc <__adddf3>
 800a206:	4642      	mov	r2, r8
 800a208:	464b      	mov	r3, r9
 800a20a:	4606      	mov	r6, r0
 800a20c:	460f      	mov	r7, r1
 800a20e:	f7f6 fcbb 	bl	8000b88 <__aeabi_dcmpgt>
 800a212:	b9d0      	cbnz	r0, 800a24a <_dtoa_r+0x6c2>
 800a214:	4642      	mov	r2, r8
 800a216:	464b      	mov	r3, r9
 800a218:	4630      	mov	r0, r6
 800a21a:	4639      	mov	r1, r7
 800a21c:	f7f6 fc8c 	bl	8000b38 <__aeabi_dcmpeq>
 800a220:	b110      	cbz	r0, 800a228 <_dtoa_r+0x6a0>
 800a222:	f01a 0f01 	tst.w	sl, #1
 800a226:	d110      	bne.n	800a24a <_dtoa_r+0x6c2>
 800a228:	4620      	mov	r0, r4
 800a22a:	ee18 1a10 	vmov	r1, s16
 800a22e:	f000 fd25 	bl	800ac7c <_Bfree>
 800a232:	2300      	movs	r3, #0
 800a234:	9800      	ldr	r0, [sp, #0]
 800a236:	702b      	strb	r3, [r5, #0]
 800a238:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a23a:	3001      	adds	r0, #1
 800a23c:	6018      	str	r0, [r3, #0]
 800a23e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a240:	2b00      	cmp	r3, #0
 800a242:	f43f acf1 	beq.w	8009c28 <_dtoa_r+0xa0>
 800a246:	601d      	str	r5, [r3, #0]
 800a248:	e4ee      	b.n	8009c28 <_dtoa_r+0xa0>
 800a24a:	9f00      	ldr	r7, [sp, #0]
 800a24c:	462b      	mov	r3, r5
 800a24e:	461d      	mov	r5, r3
 800a250:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a254:	2a39      	cmp	r2, #57	; 0x39
 800a256:	d106      	bne.n	800a266 <_dtoa_r+0x6de>
 800a258:	9a01      	ldr	r2, [sp, #4]
 800a25a:	429a      	cmp	r2, r3
 800a25c:	d1f7      	bne.n	800a24e <_dtoa_r+0x6c6>
 800a25e:	9901      	ldr	r1, [sp, #4]
 800a260:	2230      	movs	r2, #48	; 0x30
 800a262:	3701      	adds	r7, #1
 800a264:	700a      	strb	r2, [r1, #0]
 800a266:	781a      	ldrb	r2, [r3, #0]
 800a268:	3201      	adds	r2, #1
 800a26a:	701a      	strb	r2, [r3, #0]
 800a26c:	e790      	b.n	800a190 <_dtoa_r+0x608>
 800a26e:	4ba6      	ldr	r3, [pc, #664]	; (800a508 <_dtoa_r+0x980>)
 800a270:	2200      	movs	r2, #0
 800a272:	f7f6 f9f9 	bl	8000668 <__aeabi_dmul>
 800a276:	2200      	movs	r2, #0
 800a278:	2300      	movs	r3, #0
 800a27a:	4606      	mov	r6, r0
 800a27c:	460f      	mov	r7, r1
 800a27e:	f7f6 fc5b 	bl	8000b38 <__aeabi_dcmpeq>
 800a282:	2800      	cmp	r0, #0
 800a284:	d09d      	beq.n	800a1c2 <_dtoa_r+0x63a>
 800a286:	e7cf      	b.n	800a228 <_dtoa_r+0x6a0>
 800a288:	9a08      	ldr	r2, [sp, #32]
 800a28a:	2a00      	cmp	r2, #0
 800a28c:	f000 80d7 	beq.w	800a43e <_dtoa_r+0x8b6>
 800a290:	9a06      	ldr	r2, [sp, #24]
 800a292:	2a01      	cmp	r2, #1
 800a294:	f300 80ba 	bgt.w	800a40c <_dtoa_r+0x884>
 800a298:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a29a:	2a00      	cmp	r2, #0
 800a29c:	f000 80b2 	beq.w	800a404 <_dtoa_r+0x87c>
 800a2a0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a2a4:	9e07      	ldr	r6, [sp, #28]
 800a2a6:	9d04      	ldr	r5, [sp, #16]
 800a2a8:	9a04      	ldr	r2, [sp, #16]
 800a2aa:	441a      	add	r2, r3
 800a2ac:	9204      	str	r2, [sp, #16]
 800a2ae:	9a05      	ldr	r2, [sp, #20]
 800a2b0:	2101      	movs	r1, #1
 800a2b2:	441a      	add	r2, r3
 800a2b4:	4620      	mov	r0, r4
 800a2b6:	9205      	str	r2, [sp, #20]
 800a2b8:	f000 fd98 	bl	800adec <__i2b>
 800a2bc:	4607      	mov	r7, r0
 800a2be:	2d00      	cmp	r5, #0
 800a2c0:	dd0c      	ble.n	800a2dc <_dtoa_r+0x754>
 800a2c2:	9b05      	ldr	r3, [sp, #20]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	dd09      	ble.n	800a2dc <_dtoa_r+0x754>
 800a2c8:	42ab      	cmp	r3, r5
 800a2ca:	9a04      	ldr	r2, [sp, #16]
 800a2cc:	bfa8      	it	ge
 800a2ce:	462b      	movge	r3, r5
 800a2d0:	1ad2      	subs	r2, r2, r3
 800a2d2:	9204      	str	r2, [sp, #16]
 800a2d4:	9a05      	ldr	r2, [sp, #20]
 800a2d6:	1aed      	subs	r5, r5, r3
 800a2d8:	1ad3      	subs	r3, r2, r3
 800a2da:	9305      	str	r3, [sp, #20]
 800a2dc:	9b07      	ldr	r3, [sp, #28]
 800a2de:	b31b      	cbz	r3, 800a328 <_dtoa_r+0x7a0>
 800a2e0:	9b08      	ldr	r3, [sp, #32]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	f000 80af 	beq.w	800a446 <_dtoa_r+0x8be>
 800a2e8:	2e00      	cmp	r6, #0
 800a2ea:	dd13      	ble.n	800a314 <_dtoa_r+0x78c>
 800a2ec:	4639      	mov	r1, r7
 800a2ee:	4632      	mov	r2, r6
 800a2f0:	4620      	mov	r0, r4
 800a2f2:	f000 fe3b 	bl	800af6c <__pow5mult>
 800a2f6:	ee18 2a10 	vmov	r2, s16
 800a2fa:	4601      	mov	r1, r0
 800a2fc:	4607      	mov	r7, r0
 800a2fe:	4620      	mov	r0, r4
 800a300:	f000 fd8a 	bl	800ae18 <__multiply>
 800a304:	ee18 1a10 	vmov	r1, s16
 800a308:	4680      	mov	r8, r0
 800a30a:	4620      	mov	r0, r4
 800a30c:	f000 fcb6 	bl	800ac7c <_Bfree>
 800a310:	ee08 8a10 	vmov	s16, r8
 800a314:	9b07      	ldr	r3, [sp, #28]
 800a316:	1b9a      	subs	r2, r3, r6
 800a318:	d006      	beq.n	800a328 <_dtoa_r+0x7a0>
 800a31a:	ee18 1a10 	vmov	r1, s16
 800a31e:	4620      	mov	r0, r4
 800a320:	f000 fe24 	bl	800af6c <__pow5mult>
 800a324:	ee08 0a10 	vmov	s16, r0
 800a328:	2101      	movs	r1, #1
 800a32a:	4620      	mov	r0, r4
 800a32c:	f000 fd5e 	bl	800adec <__i2b>
 800a330:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a332:	2b00      	cmp	r3, #0
 800a334:	4606      	mov	r6, r0
 800a336:	f340 8088 	ble.w	800a44a <_dtoa_r+0x8c2>
 800a33a:	461a      	mov	r2, r3
 800a33c:	4601      	mov	r1, r0
 800a33e:	4620      	mov	r0, r4
 800a340:	f000 fe14 	bl	800af6c <__pow5mult>
 800a344:	9b06      	ldr	r3, [sp, #24]
 800a346:	2b01      	cmp	r3, #1
 800a348:	4606      	mov	r6, r0
 800a34a:	f340 8081 	ble.w	800a450 <_dtoa_r+0x8c8>
 800a34e:	f04f 0800 	mov.w	r8, #0
 800a352:	6933      	ldr	r3, [r6, #16]
 800a354:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a358:	6918      	ldr	r0, [r3, #16]
 800a35a:	f000 fcf7 	bl	800ad4c <__hi0bits>
 800a35e:	f1c0 0020 	rsb	r0, r0, #32
 800a362:	9b05      	ldr	r3, [sp, #20]
 800a364:	4418      	add	r0, r3
 800a366:	f010 001f 	ands.w	r0, r0, #31
 800a36a:	f000 8092 	beq.w	800a492 <_dtoa_r+0x90a>
 800a36e:	f1c0 0320 	rsb	r3, r0, #32
 800a372:	2b04      	cmp	r3, #4
 800a374:	f340 808a 	ble.w	800a48c <_dtoa_r+0x904>
 800a378:	f1c0 001c 	rsb	r0, r0, #28
 800a37c:	9b04      	ldr	r3, [sp, #16]
 800a37e:	4403      	add	r3, r0
 800a380:	9304      	str	r3, [sp, #16]
 800a382:	9b05      	ldr	r3, [sp, #20]
 800a384:	4403      	add	r3, r0
 800a386:	4405      	add	r5, r0
 800a388:	9305      	str	r3, [sp, #20]
 800a38a:	9b04      	ldr	r3, [sp, #16]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	dd07      	ble.n	800a3a0 <_dtoa_r+0x818>
 800a390:	ee18 1a10 	vmov	r1, s16
 800a394:	461a      	mov	r2, r3
 800a396:	4620      	mov	r0, r4
 800a398:	f000 fe42 	bl	800b020 <__lshift>
 800a39c:	ee08 0a10 	vmov	s16, r0
 800a3a0:	9b05      	ldr	r3, [sp, #20]
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	dd05      	ble.n	800a3b2 <_dtoa_r+0x82a>
 800a3a6:	4631      	mov	r1, r6
 800a3a8:	461a      	mov	r2, r3
 800a3aa:	4620      	mov	r0, r4
 800a3ac:	f000 fe38 	bl	800b020 <__lshift>
 800a3b0:	4606      	mov	r6, r0
 800a3b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d06e      	beq.n	800a496 <_dtoa_r+0x90e>
 800a3b8:	ee18 0a10 	vmov	r0, s16
 800a3bc:	4631      	mov	r1, r6
 800a3be:	f000 fe9f 	bl	800b100 <__mcmp>
 800a3c2:	2800      	cmp	r0, #0
 800a3c4:	da67      	bge.n	800a496 <_dtoa_r+0x90e>
 800a3c6:	9b00      	ldr	r3, [sp, #0]
 800a3c8:	3b01      	subs	r3, #1
 800a3ca:	ee18 1a10 	vmov	r1, s16
 800a3ce:	9300      	str	r3, [sp, #0]
 800a3d0:	220a      	movs	r2, #10
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	4620      	mov	r0, r4
 800a3d6:	f000 fc73 	bl	800acc0 <__multadd>
 800a3da:	9b08      	ldr	r3, [sp, #32]
 800a3dc:	ee08 0a10 	vmov	s16, r0
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	f000 81b1 	beq.w	800a748 <_dtoa_r+0xbc0>
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	4639      	mov	r1, r7
 800a3ea:	220a      	movs	r2, #10
 800a3ec:	4620      	mov	r0, r4
 800a3ee:	f000 fc67 	bl	800acc0 <__multadd>
 800a3f2:	9b02      	ldr	r3, [sp, #8]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	4607      	mov	r7, r0
 800a3f8:	f300 808e 	bgt.w	800a518 <_dtoa_r+0x990>
 800a3fc:	9b06      	ldr	r3, [sp, #24]
 800a3fe:	2b02      	cmp	r3, #2
 800a400:	dc51      	bgt.n	800a4a6 <_dtoa_r+0x91e>
 800a402:	e089      	b.n	800a518 <_dtoa_r+0x990>
 800a404:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a406:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a40a:	e74b      	b.n	800a2a4 <_dtoa_r+0x71c>
 800a40c:	9b03      	ldr	r3, [sp, #12]
 800a40e:	1e5e      	subs	r6, r3, #1
 800a410:	9b07      	ldr	r3, [sp, #28]
 800a412:	42b3      	cmp	r3, r6
 800a414:	bfbf      	itttt	lt
 800a416:	9b07      	ldrlt	r3, [sp, #28]
 800a418:	9607      	strlt	r6, [sp, #28]
 800a41a:	1af2      	sublt	r2, r6, r3
 800a41c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a41e:	bfb6      	itet	lt
 800a420:	189b      	addlt	r3, r3, r2
 800a422:	1b9e      	subge	r6, r3, r6
 800a424:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a426:	9b03      	ldr	r3, [sp, #12]
 800a428:	bfb8      	it	lt
 800a42a:	2600      	movlt	r6, #0
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	bfb7      	itett	lt
 800a430:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800a434:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800a438:	1a9d      	sublt	r5, r3, r2
 800a43a:	2300      	movlt	r3, #0
 800a43c:	e734      	b.n	800a2a8 <_dtoa_r+0x720>
 800a43e:	9e07      	ldr	r6, [sp, #28]
 800a440:	9d04      	ldr	r5, [sp, #16]
 800a442:	9f08      	ldr	r7, [sp, #32]
 800a444:	e73b      	b.n	800a2be <_dtoa_r+0x736>
 800a446:	9a07      	ldr	r2, [sp, #28]
 800a448:	e767      	b.n	800a31a <_dtoa_r+0x792>
 800a44a:	9b06      	ldr	r3, [sp, #24]
 800a44c:	2b01      	cmp	r3, #1
 800a44e:	dc18      	bgt.n	800a482 <_dtoa_r+0x8fa>
 800a450:	f1ba 0f00 	cmp.w	sl, #0
 800a454:	d115      	bne.n	800a482 <_dtoa_r+0x8fa>
 800a456:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a45a:	b993      	cbnz	r3, 800a482 <_dtoa_r+0x8fa>
 800a45c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a460:	0d1b      	lsrs	r3, r3, #20
 800a462:	051b      	lsls	r3, r3, #20
 800a464:	b183      	cbz	r3, 800a488 <_dtoa_r+0x900>
 800a466:	9b04      	ldr	r3, [sp, #16]
 800a468:	3301      	adds	r3, #1
 800a46a:	9304      	str	r3, [sp, #16]
 800a46c:	9b05      	ldr	r3, [sp, #20]
 800a46e:	3301      	adds	r3, #1
 800a470:	9305      	str	r3, [sp, #20]
 800a472:	f04f 0801 	mov.w	r8, #1
 800a476:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a478:	2b00      	cmp	r3, #0
 800a47a:	f47f af6a 	bne.w	800a352 <_dtoa_r+0x7ca>
 800a47e:	2001      	movs	r0, #1
 800a480:	e76f      	b.n	800a362 <_dtoa_r+0x7da>
 800a482:	f04f 0800 	mov.w	r8, #0
 800a486:	e7f6      	b.n	800a476 <_dtoa_r+0x8ee>
 800a488:	4698      	mov	r8, r3
 800a48a:	e7f4      	b.n	800a476 <_dtoa_r+0x8ee>
 800a48c:	f43f af7d 	beq.w	800a38a <_dtoa_r+0x802>
 800a490:	4618      	mov	r0, r3
 800a492:	301c      	adds	r0, #28
 800a494:	e772      	b.n	800a37c <_dtoa_r+0x7f4>
 800a496:	9b03      	ldr	r3, [sp, #12]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	dc37      	bgt.n	800a50c <_dtoa_r+0x984>
 800a49c:	9b06      	ldr	r3, [sp, #24]
 800a49e:	2b02      	cmp	r3, #2
 800a4a0:	dd34      	ble.n	800a50c <_dtoa_r+0x984>
 800a4a2:	9b03      	ldr	r3, [sp, #12]
 800a4a4:	9302      	str	r3, [sp, #8]
 800a4a6:	9b02      	ldr	r3, [sp, #8]
 800a4a8:	b96b      	cbnz	r3, 800a4c6 <_dtoa_r+0x93e>
 800a4aa:	4631      	mov	r1, r6
 800a4ac:	2205      	movs	r2, #5
 800a4ae:	4620      	mov	r0, r4
 800a4b0:	f000 fc06 	bl	800acc0 <__multadd>
 800a4b4:	4601      	mov	r1, r0
 800a4b6:	4606      	mov	r6, r0
 800a4b8:	ee18 0a10 	vmov	r0, s16
 800a4bc:	f000 fe20 	bl	800b100 <__mcmp>
 800a4c0:	2800      	cmp	r0, #0
 800a4c2:	f73f adbb 	bgt.w	800a03c <_dtoa_r+0x4b4>
 800a4c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4c8:	9d01      	ldr	r5, [sp, #4]
 800a4ca:	43db      	mvns	r3, r3
 800a4cc:	9300      	str	r3, [sp, #0]
 800a4ce:	f04f 0800 	mov.w	r8, #0
 800a4d2:	4631      	mov	r1, r6
 800a4d4:	4620      	mov	r0, r4
 800a4d6:	f000 fbd1 	bl	800ac7c <_Bfree>
 800a4da:	2f00      	cmp	r7, #0
 800a4dc:	f43f aea4 	beq.w	800a228 <_dtoa_r+0x6a0>
 800a4e0:	f1b8 0f00 	cmp.w	r8, #0
 800a4e4:	d005      	beq.n	800a4f2 <_dtoa_r+0x96a>
 800a4e6:	45b8      	cmp	r8, r7
 800a4e8:	d003      	beq.n	800a4f2 <_dtoa_r+0x96a>
 800a4ea:	4641      	mov	r1, r8
 800a4ec:	4620      	mov	r0, r4
 800a4ee:	f000 fbc5 	bl	800ac7c <_Bfree>
 800a4f2:	4639      	mov	r1, r7
 800a4f4:	4620      	mov	r0, r4
 800a4f6:	f000 fbc1 	bl	800ac7c <_Bfree>
 800a4fa:	e695      	b.n	800a228 <_dtoa_r+0x6a0>
 800a4fc:	2600      	movs	r6, #0
 800a4fe:	4637      	mov	r7, r6
 800a500:	e7e1      	b.n	800a4c6 <_dtoa_r+0x93e>
 800a502:	9700      	str	r7, [sp, #0]
 800a504:	4637      	mov	r7, r6
 800a506:	e599      	b.n	800a03c <_dtoa_r+0x4b4>
 800a508:	40240000 	.word	0x40240000
 800a50c:	9b08      	ldr	r3, [sp, #32]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	f000 80ca 	beq.w	800a6a8 <_dtoa_r+0xb20>
 800a514:	9b03      	ldr	r3, [sp, #12]
 800a516:	9302      	str	r3, [sp, #8]
 800a518:	2d00      	cmp	r5, #0
 800a51a:	dd05      	ble.n	800a528 <_dtoa_r+0x9a0>
 800a51c:	4639      	mov	r1, r7
 800a51e:	462a      	mov	r2, r5
 800a520:	4620      	mov	r0, r4
 800a522:	f000 fd7d 	bl	800b020 <__lshift>
 800a526:	4607      	mov	r7, r0
 800a528:	f1b8 0f00 	cmp.w	r8, #0
 800a52c:	d05b      	beq.n	800a5e6 <_dtoa_r+0xa5e>
 800a52e:	6879      	ldr	r1, [r7, #4]
 800a530:	4620      	mov	r0, r4
 800a532:	f000 fb63 	bl	800abfc <_Balloc>
 800a536:	4605      	mov	r5, r0
 800a538:	b928      	cbnz	r0, 800a546 <_dtoa_r+0x9be>
 800a53a:	4b87      	ldr	r3, [pc, #540]	; (800a758 <_dtoa_r+0xbd0>)
 800a53c:	4602      	mov	r2, r0
 800a53e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a542:	f7ff bb3b 	b.w	8009bbc <_dtoa_r+0x34>
 800a546:	693a      	ldr	r2, [r7, #16]
 800a548:	3202      	adds	r2, #2
 800a54a:	0092      	lsls	r2, r2, #2
 800a54c:	f107 010c 	add.w	r1, r7, #12
 800a550:	300c      	adds	r0, #12
 800a552:	f000 fb45 	bl	800abe0 <memcpy>
 800a556:	2201      	movs	r2, #1
 800a558:	4629      	mov	r1, r5
 800a55a:	4620      	mov	r0, r4
 800a55c:	f000 fd60 	bl	800b020 <__lshift>
 800a560:	9b01      	ldr	r3, [sp, #4]
 800a562:	f103 0901 	add.w	r9, r3, #1
 800a566:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a56a:	4413      	add	r3, r2
 800a56c:	9305      	str	r3, [sp, #20]
 800a56e:	f00a 0301 	and.w	r3, sl, #1
 800a572:	46b8      	mov	r8, r7
 800a574:	9304      	str	r3, [sp, #16]
 800a576:	4607      	mov	r7, r0
 800a578:	4631      	mov	r1, r6
 800a57a:	ee18 0a10 	vmov	r0, s16
 800a57e:	f7ff fa75 	bl	8009a6c <quorem>
 800a582:	4641      	mov	r1, r8
 800a584:	9002      	str	r0, [sp, #8]
 800a586:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a58a:	ee18 0a10 	vmov	r0, s16
 800a58e:	f000 fdb7 	bl	800b100 <__mcmp>
 800a592:	463a      	mov	r2, r7
 800a594:	9003      	str	r0, [sp, #12]
 800a596:	4631      	mov	r1, r6
 800a598:	4620      	mov	r0, r4
 800a59a:	f000 fdcd 	bl	800b138 <__mdiff>
 800a59e:	68c2      	ldr	r2, [r0, #12]
 800a5a0:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800a5a4:	4605      	mov	r5, r0
 800a5a6:	bb02      	cbnz	r2, 800a5ea <_dtoa_r+0xa62>
 800a5a8:	4601      	mov	r1, r0
 800a5aa:	ee18 0a10 	vmov	r0, s16
 800a5ae:	f000 fda7 	bl	800b100 <__mcmp>
 800a5b2:	4602      	mov	r2, r0
 800a5b4:	4629      	mov	r1, r5
 800a5b6:	4620      	mov	r0, r4
 800a5b8:	9207      	str	r2, [sp, #28]
 800a5ba:	f000 fb5f 	bl	800ac7c <_Bfree>
 800a5be:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a5c2:	ea43 0102 	orr.w	r1, r3, r2
 800a5c6:	9b04      	ldr	r3, [sp, #16]
 800a5c8:	430b      	orrs	r3, r1
 800a5ca:	464d      	mov	r5, r9
 800a5cc:	d10f      	bne.n	800a5ee <_dtoa_r+0xa66>
 800a5ce:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a5d2:	d02a      	beq.n	800a62a <_dtoa_r+0xaa2>
 800a5d4:	9b03      	ldr	r3, [sp, #12]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	dd02      	ble.n	800a5e0 <_dtoa_r+0xa58>
 800a5da:	9b02      	ldr	r3, [sp, #8]
 800a5dc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a5e0:	f88b a000 	strb.w	sl, [fp]
 800a5e4:	e775      	b.n	800a4d2 <_dtoa_r+0x94a>
 800a5e6:	4638      	mov	r0, r7
 800a5e8:	e7ba      	b.n	800a560 <_dtoa_r+0x9d8>
 800a5ea:	2201      	movs	r2, #1
 800a5ec:	e7e2      	b.n	800a5b4 <_dtoa_r+0xa2c>
 800a5ee:	9b03      	ldr	r3, [sp, #12]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	db04      	blt.n	800a5fe <_dtoa_r+0xa76>
 800a5f4:	9906      	ldr	r1, [sp, #24]
 800a5f6:	430b      	orrs	r3, r1
 800a5f8:	9904      	ldr	r1, [sp, #16]
 800a5fa:	430b      	orrs	r3, r1
 800a5fc:	d122      	bne.n	800a644 <_dtoa_r+0xabc>
 800a5fe:	2a00      	cmp	r2, #0
 800a600:	ddee      	ble.n	800a5e0 <_dtoa_r+0xa58>
 800a602:	ee18 1a10 	vmov	r1, s16
 800a606:	2201      	movs	r2, #1
 800a608:	4620      	mov	r0, r4
 800a60a:	f000 fd09 	bl	800b020 <__lshift>
 800a60e:	4631      	mov	r1, r6
 800a610:	ee08 0a10 	vmov	s16, r0
 800a614:	f000 fd74 	bl	800b100 <__mcmp>
 800a618:	2800      	cmp	r0, #0
 800a61a:	dc03      	bgt.n	800a624 <_dtoa_r+0xa9c>
 800a61c:	d1e0      	bne.n	800a5e0 <_dtoa_r+0xa58>
 800a61e:	f01a 0f01 	tst.w	sl, #1
 800a622:	d0dd      	beq.n	800a5e0 <_dtoa_r+0xa58>
 800a624:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a628:	d1d7      	bne.n	800a5da <_dtoa_r+0xa52>
 800a62a:	2339      	movs	r3, #57	; 0x39
 800a62c:	f88b 3000 	strb.w	r3, [fp]
 800a630:	462b      	mov	r3, r5
 800a632:	461d      	mov	r5, r3
 800a634:	3b01      	subs	r3, #1
 800a636:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a63a:	2a39      	cmp	r2, #57	; 0x39
 800a63c:	d071      	beq.n	800a722 <_dtoa_r+0xb9a>
 800a63e:	3201      	adds	r2, #1
 800a640:	701a      	strb	r2, [r3, #0]
 800a642:	e746      	b.n	800a4d2 <_dtoa_r+0x94a>
 800a644:	2a00      	cmp	r2, #0
 800a646:	dd07      	ble.n	800a658 <_dtoa_r+0xad0>
 800a648:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a64c:	d0ed      	beq.n	800a62a <_dtoa_r+0xaa2>
 800a64e:	f10a 0301 	add.w	r3, sl, #1
 800a652:	f88b 3000 	strb.w	r3, [fp]
 800a656:	e73c      	b.n	800a4d2 <_dtoa_r+0x94a>
 800a658:	9b05      	ldr	r3, [sp, #20]
 800a65a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a65e:	4599      	cmp	r9, r3
 800a660:	d047      	beq.n	800a6f2 <_dtoa_r+0xb6a>
 800a662:	ee18 1a10 	vmov	r1, s16
 800a666:	2300      	movs	r3, #0
 800a668:	220a      	movs	r2, #10
 800a66a:	4620      	mov	r0, r4
 800a66c:	f000 fb28 	bl	800acc0 <__multadd>
 800a670:	45b8      	cmp	r8, r7
 800a672:	ee08 0a10 	vmov	s16, r0
 800a676:	f04f 0300 	mov.w	r3, #0
 800a67a:	f04f 020a 	mov.w	r2, #10
 800a67e:	4641      	mov	r1, r8
 800a680:	4620      	mov	r0, r4
 800a682:	d106      	bne.n	800a692 <_dtoa_r+0xb0a>
 800a684:	f000 fb1c 	bl	800acc0 <__multadd>
 800a688:	4680      	mov	r8, r0
 800a68a:	4607      	mov	r7, r0
 800a68c:	f109 0901 	add.w	r9, r9, #1
 800a690:	e772      	b.n	800a578 <_dtoa_r+0x9f0>
 800a692:	f000 fb15 	bl	800acc0 <__multadd>
 800a696:	4639      	mov	r1, r7
 800a698:	4680      	mov	r8, r0
 800a69a:	2300      	movs	r3, #0
 800a69c:	220a      	movs	r2, #10
 800a69e:	4620      	mov	r0, r4
 800a6a0:	f000 fb0e 	bl	800acc0 <__multadd>
 800a6a4:	4607      	mov	r7, r0
 800a6a6:	e7f1      	b.n	800a68c <_dtoa_r+0xb04>
 800a6a8:	9b03      	ldr	r3, [sp, #12]
 800a6aa:	9302      	str	r3, [sp, #8]
 800a6ac:	9d01      	ldr	r5, [sp, #4]
 800a6ae:	ee18 0a10 	vmov	r0, s16
 800a6b2:	4631      	mov	r1, r6
 800a6b4:	f7ff f9da 	bl	8009a6c <quorem>
 800a6b8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a6bc:	9b01      	ldr	r3, [sp, #4]
 800a6be:	f805 ab01 	strb.w	sl, [r5], #1
 800a6c2:	1aea      	subs	r2, r5, r3
 800a6c4:	9b02      	ldr	r3, [sp, #8]
 800a6c6:	4293      	cmp	r3, r2
 800a6c8:	dd09      	ble.n	800a6de <_dtoa_r+0xb56>
 800a6ca:	ee18 1a10 	vmov	r1, s16
 800a6ce:	2300      	movs	r3, #0
 800a6d0:	220a      	movs	r2, #10
 800a6d2:	4620      	mov	r0, r4
 800a6d4:	f000 faf4 	bl	800acc0 <__multadd>
 800a6d8:	ee08 0a10 	vmov	s16, r0
 800a6dc:	e7e7      	b.n	800a6ae <_dtoa_r+0xb26>
 800a6de:	9b02      	ldr	r3, [sp, #8]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	bfc8      	it	gt
 800a6e4:	461d      	movgt	r5, r3
 800a6e6:	9b01      	ldr	r3, [sp, #4]
 800a6e8:	bfd8      	it	le
 800a6ea:	2501      	movle	r5, #1
 800a6ec:	441d      	add	r5, r3
 800a6ee:	f04f 0800 	mov.w	r8, #0
 800a6f2:	ee18 1a10 	vmov	r1, s16
 800a6f6:	2201      	movs	r2, #1
 800a6f8:	4620      	mov	r0, r4
 800a6fa:	f000 fc91 	bl	800b020 <__lshift>
 800a6fe:	4631      	mov	r1, r6
 800a700:	ee08 0a10 	vmov	s16, r0
 800a704:	f000 fcfc 	bl	800b100 <__mcmp>
 800a708:	2800      	cmp	r0, #0
 800a70a:	dc91      	bgt.n	800a630 <_dtoa_r+0xaa8>
 800a70c:	d102      	bne.n	800a714 <_dtoa_r+0xb8c>
 800a70e:	f01a 0f01 	tst.w	sl, #1
 800a712:	d18d      	bne.n	800a630 <_dtoa_r+0xaa8>
 800a714:	462b      	mov	r3, r5
 800a716:	461d      	mov	r5, r3
 800a718:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a71c:	2a30      	cmp	r2, #48	; 0x30
 800a71e:	d0fa      	beq.n	800a716 <_dtoa_r+0xb8e>
 800a720:	e6d7      	b.n	800a4d2 <_dtoa_r+0x94a>
 800a722:	9a01      	ldr	r2, [sp, #4]
 800a724:	429a      	cmp	r2, r3
 800a726:	d184      	bne.n	800a632 <_dtoa_r+0xaaa>
 800a728:	9b00      	ldr	r3, [sp, #0]
 800a72a:	3301      	adds	r3, #1
 800a72c:	9300      	str	r3, [sp, #0]
 800a72e:	2331      	movs	r3, #49	; 0x31
 800a730:	7013      	strb	r3, [r2, #0]
 800a732:	e6ce      	b.n	800a4d2 <_dtoa_r+0x94a>
 800a734:	4b09      	ldr	r3, [pc, #36]	; (800a75c <_dtoa_r+0xbd4>)
 800a736:	f7ff ba95 	b.w	8009c64 <_dtoa_r+0xdc>
 800a73a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	f47f aa6e 	bne.w	8009c1e <_dtoa_r+0x96>
 800a742:	4b07      	ldr	r3, [pc, #28]	; (800a760 <_dtoa_r+0xbd8>)
 800a744:	f7ff ba8e 	b.w	8009c64 <_dtoa_r+0xdc>
 800a748:	9b02      	ldr	r3, [sp, #8]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	dcae      	bgt.n	800a6ac <_dtoa_r+0xb24>
 800a74e:	9b06      	ldr	r3, [sp, #24]
 800a750:	2b02      	cmp	r3, #2
 800a752:	f73f aea8 	bgt.w	800a4a6 <_dtoa_r+0x91e>
 800a756:	e7a9      	b.n	800a6ac <_dtoa_r+0xb24>
 800a758:	0800c16d 	.word	0x0800c16d
 800a75c:	0800bf30 	.word	0x0800bf30
 800a760:	0800c105 	.word	0x0800c105

0800a764 <__sflush_r>:
 800a764:	898a      	ldrh	r2, [r1, #12]
 800a766:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a76a:	4605      	mov	r5, r0
 800a76c:	0710      	lsls	r0, r2, #28
 800a76e:	460c      	mov	r4, r1
 800a770:	d458      	bmi.n	800a824 <__sflush_r+0xc0>
 800a772:	684b      	ldr	r3, [r1, #4]
 800a774:	2b00      	cmp	r3, #0
 800a776:	dc05      	bgt.n	800a784 <__sflush_r+0x20>
 800a778:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	dc02      	bgt.n	800a784 <__sflush_r+0x20>
 800a77e:	2000      	movs	r0, #0
 800a780:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a784:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a786:	2e00      	cmp	r6, #0
 800a788:	d0f9      	beq.n	800a77e <__sflush_r+0x1a>
 800a78a:	2300      	movs	r3, #0
 800a78c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a790:	682f      	ldr	r7, [r5, #0]
 800a792:	602b      	str	r3, [r5, #0]
 800a794:	d032      	beq.n	800a7fc <__sflush_r+0x98>
 800a796:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a798:	89a3      	ldrh	r3, [r4, #12]
 800a79a:	075a      	lsls	r2, r3, #29
 800a79c:	d505      	bpl.n	800a7aa <__sflush_r+0x46>
 800a79e:	6863      	ldr	r3, [r4, #4]
 800a7a0:	1ac0      	subs	r0, r0, r3
 800a7a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a7a4:	b10b      	cbz	r3, 800a7aa <__sflush_r+0x46>
 800a7a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a7a8:	1ac0      	subs	r0, r0, r3
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	4602      	mov	r2, r0
 800a7ae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a7b0:	6a21      	ldr	r1, [r4, #32]
 800a7b2:	4628      	mov	r0, r5
 800a7b4:	47b0      	blx	r6
 800a7b6:	1c43      	adds	r3, r0, #1
 800a7b8:	89a3      	ldrh	r3, [r4, #12]
 800a7ba:	d106      	bne.n	800a7ca <__sflush_r+0x66>
 800a7bc:	6829      	ldr	r1, [r5, #0]
 800a7be:	291d      	cmp	r1, #29
 800a7c0:	d82c      	bhi.n	800a81c <__sflush_r+0xb8>
 800a7c2:	4a2a      	ldr	r2, [pc, #168]	; (800a86c <__sflush_r+0x108>)
 800a7c4:	40ca      	lsrs	r2, r1
 800a7c6:	07d6      	lsls	r6, r2, #31
 800a7c8:	d528      	bpl.n	800a81c <__sflush_r+0xb8>
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	6062      	str	r2, [r4, #4]
 800a7ce:	04d9      	lsls	r1, r3, #19
 800a7d0:	6922      	ldr	r2, [r4, #16]
 800a7d2:	6022      	str	r2, [r4, #0]
 800a7d4:	d504      	bpl.n	800a7e0 <__sflush_r+0x7c>
 800a7d6:	1c42      	adds	r2, r0, #1
 800a7d8:	d101      	bne.n	800a7de <__sflush_r+0x7a>
 800a7da:	682b      	ldr	r3, [r5, #0]
 800a7dc:	b903      	cbnz	r3, 800a7e0 <__sflush_r+0x7c>
 800a7de:	6560      	str	r0, [r4, #84]	; 0x54
 800a7e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a7e2:	602f      	str	r7, [r5, #0]
 800a7e4:	2900      	cmp	r1, #0
 800a7e6:	d0ca      	beq.n	800a77e <__sflush_r+0x1a>
 800a7e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a7ec:	4299      	cmp	r1, r3
 800a7ee:	d002      	beq.n	800a7f6 <__sflush_r+0x92>
 800a7f0:	4628      	mov	r0, r5
 800a7f2:	f000 fd9d 	bl	800b330 <_free_r>
 800a7f6:	2000      	movs	r0, #0
 800a7f8:	6360      	str	r0, [r4, #52]	; 0x34
 800a7fa:	e7c1      	b.n	800a780 <__sflush_r+0x1c>
 800a7fc:	6a21      	ldr	r1, [r4, #32]
 800a7fe:	2301      	movs	r3, #1
 800a800:	4628      	mov	r0, r5
 800a802:	47b0      	blx	r6
 800a804:	1c41      	adds	r1, r0, #1
 800a806:	d1c7      	bne.n	800a798 <__sflush_r+0x34>
 800a808:	682b      	ldr	r3, [r5, #0]
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d0c4      	beq.n	800a798 <__sflush_r+0x34>
 800a80e:	2b1d      	cmp	r3, #29
 800a810:	d001      	beq.n	800a816 <__sflush_r+0xb2>
 800a812:	2b16      	cmp	r3, #22
 800a814:	d101      	bne.n	800a81a <__sflush_r+0xb6>
 800a816:	602f      	str	r7, [r5, #0]
 800a818:	e7b1      	b.n	800a77e <__sflush_r+0x1a>
 800a81a:	89a3      	ldrh	r3, [r4, #12]
 800a81c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a820:	81a3      	strh	r3, [r4, #12]
 800a822:	e7ad      	b.n	800a780 <__sflush_r+0x1c>
 800a824:	690f      	ldr	r7, [r1, #16]
 800a826:	2f00      	cmp	r7, #0
 800a828:	d0a9      	beq.n	800a77e <__sflush_r+0x1a>
 800a82a:	0793      	lsls	r3, r2, #30
 800a82c:	680e      	ldr	r6, [r1, #0]
 800a82e:	bf08      	it	eq
 800a830:	694b      	ldreq	r3, [r1, #20]
 800a832:	600f      	str	r7, [r1, #0]
 800a834:	bf18      	it	ne
 800a836:	2300      	movne	r3, #0
 800a838:	eba6 0807 	sub.w	r8, r6, r7
 800a83c:	608b      	str	r3, [r1, #8]
 800a83e:	f1b8 0f00 	cmp.w	r8, #0
 800a842:	dd9c      	ble.n	800a77e <__sflush_r+0x1a>
 800a844:	6a21      	ldr	r1, [r4, #32]
 800a846:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a848:	4643      	mov	r3, r8
 800a84a:	463a      	mov	r2, r7
 800a84c:	4628      	mov	r0, r5
 800a84e:	47b0      	blx	r6
 800a850:	2800      	cmp	r0, #0
 800a852:	dc06      	bgt.n	800a862 <__sflush_r+0xfe>
 800a854:	89a3      	ldrh	r3, [r4, #12]
 800a856:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a85a:	81a3      	strh	r3, [r4, #12]
 800a85c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a860:	e78e      	b.n	800a780 <__sflush_r+0x1c>
 800a862:	4407      	add	r7, r0
 800a864:	eba8 0800 	sub.w	r8, r8, r0
 800a868:	e7e9      	b.n	800a83e <__sflush_r+0xda>
 800a86a:	bf00      	nop
 800a86c:	20400001 	.word	0x20400001

0800a870 <_fflush_r>:
 800a870:	b538      	push	{r3, r4, r5, lr}
 800a872:	690b      	ldr	r3, [r1, #16]
 800a874:	4605      	mov	r5, r0
 800a876:	460c      	mov	r4, r1
 800a878:	b913      	cbnz	r3, 800a880 <_fflush_r+0x10>
 800a87a:	2500      	movs	r5, #0
 800a87c:	4628      	mov	r0, r5
 800a87e:	bd38      	pop	{r3, r4, r5, pc}
 800a880:	b118      	cbz	r0, 800a88a <_fflush_r+0x1a>
 800a882:	6983      	ldr	r3, [r0, #24]
 800a884:	b90b      	cbnz	r3, 800a88a <_fflush_r+0x1a>
 800a886:	f000 f887 	bl	800a998 <__sinit>
 800a88a:	4b14      	ldr	r3, [pc, #80]	; (800a8dc <_fflush_r+0x6c>)
 800a88c:	429c      	cmp	r4, r3
 800a88e:	d11b      	bne.n	800a8c8 <_fflush_r+0x58>
 800a890:	686c      	ldr	r4, [r5, #4]
 800a892:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a896:	2b00      	cmp	r3, #0
 800a898:	d0ef      	beq.n	800a87a <_fflush_r+0xa>
 800a89a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a89c:	07d0      	lsls	r0, r2, #31
 800a89e:	d404      	bmi.n	800a8aa <_fflush_r+0x3a>
 800a8a0:	0599      	lsls	r1, r3, #22
 800a8a2:	d402      	bmi.n	800a8aa <_fflush_r+0x3a>
 800a8a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a8a6:	f000 f92c 	bl	800ab02 <__retarget_lock_acquire_recursive>
 800a8aa:	4628      	mov	r0, r5
 800a8ac:	4621      	mov	r1, r4
 800a8ae:	f7ff ff59 	bl	800a764 <__sflush_r>
 800a8b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a8b4:	07da      	lsls	r2, r3, #31
 800a8b6:	4605      	mov	r5, r0
 800a8b8:	d4e0      	bmi.n	800a87c <_fflush_r+0xc>
 800a8ba:	89a3      	ldrh	r3, [r4, #12]
 800a8bc:	059b      	lsls	r3, r3, #22
 800a8be:	d4dd      	bmi.n	800a87c <_fflush_r+0xc>
 800a8c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a8c2:	f000 f91f 	bl	800ab04 <__retarget_lock_release_recursive>
 800a8c6:	e7d9      	b.n	800a87c <_fflush_r+0xc>
 800a8c8:	4b05      	ldr	r3, [pc, #20]	; (800a8e0 <_fflush_r+0x70>)
 800a8ca:	429c      	cmp	r4, r3
 800a8cc:	d101      	bne.n	800a8d2 <_fflush_r+0x62>
 800a8ce:	68ac      	ldr	r4, [r5, #8]
 800a8d0:	e7df      	b.n	800a892 <_fflush_r+0x22>
 800a8d2:	4b04      	ldr	r3, [pc, #16]	; (800a8e4 <_fflush_r+0x74>)
 800a8d4:	429c      	cmp	r4, r3
 800a8d6:	bf08      	it	eq
 800a8d8:	68ec      	ldreq	r4, [r5, #12]
 800a8da:	e7da      	b.n	800a892 <_fflush_r+0x22>
 800a8dc:	0800c1a0 	.word	0x0800c1a0
 800a8e0:	0800c1c0 	.word	0x0800c1c0
 800a8e4:	0800c180 	.word	0x0800c180

0800a8e8 <std>:
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	b510      	push	{r4, lr}
 800a8ec:	4604      	mov	r4, r0
 800a8ee:	e9c0 3300 	strd	r3, r3, [r0]
 800a8f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a8f6:	6083      	str	r3, [r0, #8]
 800a8f8:	8181      	strh	r1, [r0, #12]
 800a8fa:	6643      	str	r3, [r0, #100]	; 0x64
 800a8fc:	81c2      	strh	r2, [r0, #14]
 800a8fe:	6183      	str	r3, [r0, #24]
 800a900:	4619      	mov	r1, r3
 800a902:	2208      	movs	r2, #8
 800a904:	305c      	adds	r0, #92	; 0x5c
 800a906:	f7fe f9b7 	bl	8008c78 <memset>
 800a90a:	4b05      	ldr	r3, [pc, #20]	; (800a920 <std+0x38>)
 800a90c:	6263      	str	r3, [r4, #36]	; 0x24
 800a90e:	4b05      	ldr	r3, [pc, #20]	; (800a924 <std+0x3c>)
 800a910:	62a3      	str	r3, [r4, #40]	; 0x28
 800a912:	4b05      	ldr	r3, [pc, #20]	; (800a928 <std+0x40>)
 800a914:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a916:	4b05      	ldr	r3, [pc, #20]	; (800a92c <std+0x44>)
 800a918:	6224      	str	r4, [r4, #32]
 800a91a:	6323      	str	r3, [r4, #48]	; 0x30
 800a91c:	bd10      	pop	{r4, pc}
 800a91e:	bf00      	nop
 800a920:	0800ba7d 	.word	0x0800ba7d
 800a924:	0800ba9f 	.word	0x0800ba9f
 800a928:	0800bad7 	.word	0x0800bad7
 800a92c:	0800bafb 	.word	0x0800bafb

0800a930 <_cleanup_r>:
 800a930:	4901      	ldr	r1, [pc, #4]	; (800a938 <_cleanup_r+0x8>)
 800a932:	f000 b8c1 	b.w	800aab8 <_fwalk_reent>
 800a936:	bf00      	nop
 800a938:	0800a871 	.word	0x0800a871

0800a93c <__sfmoreglue>:
 800a93c:	b570      	push	{r4, r5, r6, lr}
 800a93e:	2268      	movs	r2, #104	; 0x68
 800a940:	1e4d      	subs	r5, r1, #1
 800a942:	4355      	muls	r5, r2
 800a944:	460e      	mov	r6, r1
 800a946:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a94a:	f000 fd5d 	bl	800b408 <_malloc_r>
 800a94e:	4604      	mov	r4, r0
 800a950:	b140      	cbz	r0, 800a964 <__sfmoreglue+0x28>
 800a952:	2100      	movs	r1, #0
 800a954:	e9c0 1600 	strd	r1, r6, [r0]
 800a958:	300c      	adds	r0, #12
 800a95a:	60a0      	str	r0, [r4, #8]
 800a95c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a960:	f7fe f98a 	bl	8008c78 <memset>
 800a964:	4620      	mov	r0, r4
 800a966:	bd70      	pop	{r4, r5, r6, pc}

0800a968 <__sfp_lock_acquire>:
 800a968:	4801      	ldr	r0, [pc, #4]	; (800a970 <__sfp_lock_acquire+0x8>)
 800a96a:	f000 b8ca 	b.w	800ab02 <__retarget_lock_acquire_recursive>
 800a96e:	bf00      	nop
 800a970:	200004fd 	.word	0x200004fd

0800a974 <__sfp_lock_release>:
 800a974:	4801      	ldr	r0, [pc, #4]	; (800a97c <__sfp_lock_release+0x8>)
 800a976:	f000 b8c5 	b.w	800ab04 <__retarget_lock_release_recursive>
 800a97a:	bf00      	nop
 800a97c:	200004fd 	.word	0x200004fd

0800a980 <__sinit_lock_acquire>:
 800a980:	4801      	ldr	r0, [pc, #4]	; (800a988 <__sinit_lock_acquire+0x8>)
 800a982:	f000 b8be 	b.w	800ab02 <__retarget_lock_acquire_recursive>
 800a986:	bf00      	nop
 800a988:	200004fe 	.word	0x200004fe

0800a98c <__sinit_lock_release>:
 800a98c:	4801      	ldr	r0, [pc, #4]	; (800a994 <__sinit_lock_release+0x8>)
 800a98e:	f000 b8b9 	b.w	800ab04 <__retarget_lock_release_recursive>
 800a992:	bf00      	nop
 800a994:	200004fe 	.word	0x200004fe

0800a998 <__sinit>:
 800a998:	b510      	push	{r4, lr}
 800a99a:	4604      	mov	r4, r0
 800a99c:	f7ff fff0 	bl	800a980 <__sinit_lock_acquire>
 800a9a0:	69a3      	ldr	r3, [r4, #24]
 800a9a2:	b11b      	cbz	r3, 800a9ac <__sinit+0x14>
 800a9a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9a8:	f7ff bff0 	b.w	800a98c <__sinit_lock_release>
 800a9ac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a9b0:	6523      	str	r3, [r4, #80]	; 0x50
 800a9b2:	4b13      	ldr	r3, [pc, #76]	; (800aa00 <__sinit+0x68>)
 800a9b4:	4a13      	ldr	r2, [pc, #76]	; (800aa04 <__sinit+0x6c>)
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	62a2      	str	r2, [r4, #40]	; 0x28
 800a9ba:	42a3      	cmp	r3, r4
 800a9bc:	bf04      	itt	eq
 800a9be:	2301      	moveq	r3, #1
 800a9c0:	61a3      	streq	r3, [r4, #24]
 800a9c2:	4620      	mov	r0, r4
 800a9c4:	f000 f820 	bl	800aa08 <__sfp>
 800a9c8:	6060      	str	r0, [r4, #4]
 800a9ca:	4620      	mov	r0, r4
 800a9cc:	f000 f81c 	bl	800aa08 <__sfp>
 800a9d0:	60a0      	str	r0, [r4, #8]
 800a9d2:	4620      	mov	r0, r4
 800a9d4:	f000 f818 	bl	800aa08 <__sfp>
 800a9d8:	2200      	movs	r2, #0
 800a9da:	60e0      	str	r0, [r4, #12]
 800a9dc:	2104      	movs	r1, #4
 800a9de:	6860      	ldr	r0, [r4, #4]
 800a9e0:	f7ff ff82 	bl	800a8e8 <std>
 800a9e4:	68a0      	ldr	r0, [r4, #8]
 800a9e6:	2201      	movs	r2, #1
 800a9e8:	2109      	movs	r1, #9
 800a9ea:	f7ff ff7d 	bl	800a8e8 <std>
 800a9ee:	68e0      	ldr	r0, [r4, #12]
 800a9f0:	2202      	movs	r2, #2
 800a9f2:	2112      	movs	r1, #18
 800a9f4:	f7ff ff78 	bl	800a8e8 <std>
 800a9f8:	2301      	movs	r3, #1
 800a9fa:	61a3      	str	r3, [r4, #24]
 800a9fc:	e7d2      	b.n	800a9a4 <__sinit+0xc>
 800a9fe:	bf00      	nop
 800aa00:	0800bf1c 	.word	0x0800bf1c
 800aa04:	0800a931 	.word	0x0800a931

0800aa08 <__sfp>:
 800aa08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa0a:	4607      	mov	r7, r0
 800aa0c:	f7ff ffac 	bl	800a968 <__sfp_lock_acquire>
 800aa10:	4b1e      	ldr	r3, [pc, #120]	; (800aa8c <__sfp+0x84>)
 800aa12:	681e      	ldr	r6, [r3, #0]
 800aa14:	69b3      	ldr	r3, [r6, #24]
 800aa16:	b913      	cbnz	r3, 800aa1e <__sfp+0x16>
 800aa18:	4630      	mov	r0, r6
 800aa1a:	f7ff ffbd 	bl	800a998 <__sinit>
 800aa1e:	3648      	adds	r6, #72	; 0x48
 800aa20:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800aa24:	3b01      	subs	r3, #1
 800aa26:	d503      	bpl.n	800aa30 <__sfp+0x28>
 800aa28:	6833      	ldr	r3, [r6, #0]
 800aa2a:	b30b      	cbz	r3, 800aa70 <__sfp+0x68>
 800aa2c:	6836      	ldr	r6, [r6, #0]
 800aa2e:	e7f7      	b.n	800aa20 <__sfp+0x18>
 800aa30:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800aa34:	b9d5      	cbnz	r5, 800aa6c <__sfp+0x64>
 800aa36:	4b16      	ldr	r3, [pc, #88]	; (800aa90 <__sfp+0x88>)
 800aa38:	60e3      	str	r3, [r4, #12]
 800aa3a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800aa3e:	6665      	str	r5, [r4, #100]	; 0x64
 800aa40:	f000 f85e 	bl	800ab00 <__retarget_lock_init_recursive>
 800aa44:	f7ff ff96 	bl	800a974 <__sfp_lock_release>
 800aa48:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800aa4c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800aa50:	6025      	str	r5, [r4, #0]
 800aa52:	61a5      	str	r5, [r4, #24]
 800aa54:	2208      	movs	r2, #8
 800aa56:	4629      	mov	r1, r5
 800aa58:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800aa5c:	f7fe f90c 	bl	8008c78 <memset>
 800aa60:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800aa64:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800aa68:	4620      	mov	r0, r4
 800aa6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa6c:	3468      	adds	r4, #104	; 0x68
 800aa6e:	e7d9      	b.n	800aa24 <__sfp+0x1c>
 800aa70:	2104      	movs	r1, #4
 800aa72:	4638      	mov	r0, r7
 800aa74:	f7ff ff62 	bl	800a93c <__sfmoreglue>
 800aa78:	4604      	mov	r4, r0
 800aa7a:	6030      	str	r0, [r6, #0]
 800aa7c:	2800      	cmp	r0, #0
 800aa7e:	d1d5      	bne.n	800aa2c <__sfp+0x24>
 800aa80:	f7ff ff78 	bl	800a974 <__sfp_lock_release>
 800aa84:	230c      	movs	r3, #12
 800aa86:	603b      	str	r3, [r7, #0]
 800aa88:	e7ee      	b.n	800aa68 <__sfp+0x60>
 800aa8a:	bf00      	nop
 800aa8c:	0800bf1c 	.word	0x0800bf1c
 800aa90:	ffff0001 	.word	0xffff0001

0800aa94 <fiprintf>:
 800aa94:	b40e      	push	{r1, r2, r3}
 800aa96:	b503      	push	{r0, r1, lr}
 800aa98:	4601      	mov	r1, r0
 800aa9a:	ab03      	add	r3, sp, #12
 800aa9c:	4805      	ldr	r0, [pc, #20]	; (800aab4 <fiprintf+0x20>)
 800aa9e:	f853 2b04 	ldr.w	r2, [r3], #4
 800aaa2:	6800      	ldr	r0, [r0, #0]
 800aaa4:	9301      	str	r3, [sp, #4]
 800aaa6:	f000 fea9 	bl	800b7fc <_vfiprintf_r>
 800aaaa:	b002      	add	sp, #8
 800aaac:	f85d eb04 	ldr.w	lr, [sp], #4
 800aab0:	b003      	add	sp, #12
 800aab2:	4770      	bx	lr
 800aab4:	200000f8 	.word	0x200000f8

0800aab8 <_fwalk_reent>:
 800aab8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aabc:	4606      	mov	r6, r0
 800aabe:	4688      	mov	r8, r1
 800aac0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800aac4:	2700      	movs	r7, #0
 800aac6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aaca:	f1b9 0901 	subs.w	r9, r9, #1
 800aace:	d505      	bpl.n	800aadc <_fwalk_reent+0x24>
 800aad0:	6824      	ldr	r4, [r4, #0]
 800aad2:	2c00      	cmp	r4, #0
 800aad4:	d1f7      	bne.n	800aac6 <_fwalk_reent+0xe>
 800aad6:	4638      	mov	r0, r7
 800aad8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aadc:	89ab      	ldrh	r3, [r5, #12]
 800aade:	2b01      	cmp	r3, #1
 800aae0:	d907      	bls.n	800aaf2 <_fwalk_reent+0x3a>
 800aae2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aae6:	3301      	adds	r3, #1
 800aae8:	d003      	beq.n	800aaf2 <_fwalk_reent+0x3a>
 800aaea:	4629      	mov	r1, r5
 800aaec:	4630      	mov	r0, r6
 800aaee:	47c0      	blx	r8
 800aaf0:	4307      	orrs	r7, r0
 800aaf2:	3568      	adds	r5, #104	; 0x68
 800aaf4:	e7e9      	b.n	800aaca <_fwalk_reent+0x12>
	...

0800aaf8 <_localeconv_r>:
 800aaf8:	4800      	ldr	r0, [pc, #0]	; (800aafc <_localeconv_r+0x4>)
 800aafa:	4770      	bx	lr
 800aafc:	2000024c 	.word	0x2000024c

0800ab00 <__retarget_lock_init_recursive>:
 800ab00:	4770      	bx	lr

0800ab02 <__retarget_lock_acquire_recursive>:
 800ab02:	4770      	bx	lr

0800ab04 <__retarget_lock_release_recursive>:
 800ab04:	4770      	bx	lr

0800ab06 <__swhatbuf_r>:
 800ab06:	b570      	push	{r4, r5, r6, lr}
 800ab08:	460e      	mov	r6, r1
 800ab0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab0e:	2900      	cmp	r1, #0
 800ab10:	b096      	sub	sp, #88	; 0x58
 800ab12:	4614      	mov	r4, r2
 800ab14:	461d      	mov	r5, r3
 800ab16:	da08      	bge.n	800ab2a <__swhatbuf_r+0x24>
 800ab18:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ab1c:	2200      	movs	r2, #0
 800ab1e:	602a      	str	r2, [r5, #0]
 800ab20:	061a      	lsls	r2, r3, #24
 800ab22:	d410      	bmi.n	800ab46 <__swhatbuf_r+0x40>
 800ab24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab28:	e00e      	b.n	800ab48 <__swhatbuf_r+0x42>
 800ab2a:	466a      	mov	r2, sp
 800ab2c:	f001 f814 	bl	800bb58 <_fstat_r>
 800ab30:	2800      	cmp	r0, #0
 800ab32:	dbf1      	blt.n	800ab18 <__swhatbuf_r+0x12>
 800ab34:	9a01      	ldr	r2, [sp, #4]
 800ab36:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ab3a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ab3e:	425a      	negs	r2, r3
 800ab40:	415a      	adcs	r2, r3
 800ab42:	602a      	str	r2, [r5, #0]
 800ab44:	e7ee      	b.n	800ab24 <__swhatbuf_r+0x1e>
 800ab46:	2340      	movs	r3, #64	; 0x40
 800ab48:	2000      	movs	r0, #0
 800ab4a:	6023      	str	r3, [r4, #0]
 800ab4c:	b016      	add	sp, #88	; 0x58
 800ab4e:	bd70      	pop	{r4, r5, r6, pc}

0800ab50 <__smakebuf_r>:
 800ab50:	898b      	ldrh	r3, [r1, #12]
 800ab52:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ab54:	079d      	lsls	r5, r3, #30
 800ab56:	4606      	mov	r6, r0
 800ab58:	460c      	mov	r4, r1
 800ab5a:	d507      	bpl.n	800ab6c <__smakebuf_r+0x1c>
 800ab5c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ab60:	6023      	str	r3, [r4, #0]
 800ab62:	6123      	str	r3, [r4, #16]
 800ab64:	2301      	movs	r3, #1
 800ab66:	6163      	str	r3, [r4, #20]
 800ab68:	b002      	add	sp, #8
 800ab6a:	bd70      	pop	{r4, r5, r6, pc}
 800ab6c:	ab01      	add	r3, sp, #4
 800ab6e:	466a      	mov	r2, sp
 800ab70:	f7ff ffc9 	bl	800ab06 <__swhatbuf_r>
 800ab74:	9900      	ldr	r1, [sp, #0]
 800ab76:	4605      	mov	r5, r0
 800ab78:	4630      	mov	r0, r6
 800ab7a:	f000 fc45 	bl	800b408 <_malloc_r>
 800ab7e:	b948      	cbnz	r0, 800ab94 <__smakebuf_r+0x44>
 800ab80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab84:	059a      	lsls	r2, r3, #22
 800ab86:	d4ef      	bmi.n	800ab68 <__smakebuf_r+0x18>
 800ab88:	f023 0303 	bic.w	r3, r3, #3
 800ab8c:	f043 0302 	orr.w	r3, r3, #2
 800ab90:	81a3      	strh	r3, [r4, #12]
 800ab92:	e7e3      	b.n	800ab5c <__smakebuf_r+0xc>
 800ab94:	4b0d      	ldr	r3, [pc, #52]	; (800abcc <__smakebuf_r+0x7c>)
 800ab96:	62b3      	str	r3, [r6, #40]	; 0x28
 800ab98:	89a3      	ldrh	r3, [r4, #12]
 800ab9a:	6020      	str	r0, [r4, #0]
 800ab9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aba0:	81a3      	strh	r3, [r4, #12]
 800aba2:	9b00      	ldr	r3, [sp, #0]
 800aba4:	6163      	str	r3, [r4, #20]
 800aba6:	9b01      	ldr	r3, [sp, #4]
 800aba8:	6120      	str	r0, [r4, #16]
 800abaa:	b15b      	cbz	r3, 800abc4 <__smakebuf_r+0x74>
 800abac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800abb0:	4630      	mov	r0, r6
 800abb2:	f000 ffe3 	bl	800bb7c <_isatty_r>
 800abb6:	b128      	cbz	r0, 800abc4 <__smakebuf_r+0x74>
 800abb8:	89a3      	ldrh	r3, [r4, #12]
 800abba:	f023 0303 	bic.w	r3, r3, #3
 800abbe:	f043 0301 	orr.w	r3, r3, #1
 800abc2:	81a3      	strh	r3, [r4, #12]
 800abc4:	89a0      	ldrh	r0, [r4, #12]
 800abc6:	4305      	orrs	r5, r0
 800abc8:	81a5      	strh	r5, [r4, #12]
 800abca:	e7cd      	b.n	800ab68 <__smakebuf_r+0x18>
 800abcc:	0800a931 	.word	0x0800a931

0800abd0 <malloc>:
 800abd0:	4b02      	ldr	r3, [pc, #8]	; (800abdc <malloc+0xc>)
 800abd2:	4601      	mov	r1, r0
 800abd4:	6818      	ldr	r0, [r3, #0]
 800abd6:	f000 bc17 	b.w	800b408 <_malloc_r>
 800abda:	bf00      	nop
 800abdc:	200000f8 	.word	0x200000f8

0800abe0 <memcpy>:
 800abe0:	440a      	add	r2, r1
 800abe2:	4291      	cmp	r1, r2
 800abe4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800abe8:	d100      	bne.n	800abec <memcpy+0xc>
 800abea:	4770      	bx	lr
 800abec:	b510      	push	{r4, lr}
 800abee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800abf2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800abf6:	4291      	cmp	r1, r2
 800abf8:	d1f9      	bne.n	800abee <memcpy+0xe>
 800abfa:	bd10      	pop	{r4, pc}

0800abfc <_Balloc>:
 800abfc:	b570      	push	{r4, r5, r6, lr}
 800abfe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ac00:	4604      	mov	r4, r0
 800ac02:	460d      	mov	r5, r1
 800ac04:	b976      	cbnz	r6, 800ac24 <_Balloc+0x28>
 800ac06:	2010      	movs	r0, #16
 800ac08:	f7ff ffe2 	bl	800abd0 <malloc>
 800ac0c:	4602      	mov	r2, r0
 800ac0e:	6260      	str	r0, [r4, #36]	; 0x24
 800ac10:	b920      	cbnz	r0, 800ac1c <_Balloc+0x20>
 800ac12:	4b18      	ldr	r3, [pc, #96]	; (800ac74 <_Balloc+0x78>)
 800ac14:	4818      	ldr	r0, [pc, #96]	; (800ac78 <_Balloc+0x7c>)
 800ac16:	2166      	movs	r1, #102	; 0x66
 800ac18:	f7fe ff0a 	bl	8009a30 <__assert_func>
 800ac1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ac20:	6006      	str	r6, [r0, #0]
 800ac22:	60c6      	str	r6, [r0, #12]
 800ac24:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ac26:	68f3      	ldr	r3, [r6, #12]
 800ac28:	b183      	cbz	r3, 800ac4c <_Balloc+0x50>
 800ac2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ac2c:	68db      	ldr	r3, [r3, #12]
 800ac2e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ac32:	b9b8      	cbnz	r0, 800ac64 <_Balloc+0x68>
 800ac34:	2101      	movs	r1, #1
 800ac36:	fa01 f605 	lsl.w	r6, r1, r5
 800ac3a:	1d72      	adds	r2, r6, #5
 800ac3c:	0092      	lsls	r2, r2, #2
 800ac3e:	4620      	mov	r0, r4
 800ac40:	f000 fb60 	bl	800b304 <_calloc_r>
 800ac44:	b160      	cbz	r0, 800ac60 <_Balloc+0x64>
 800ac46:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ac4a:	e00e      	b.n	800ac6a <_Balloc+0x6e>
 800ac4c:	2221      	movs	r2, #33	; 0x21
 800ac4e:	2104      	movs	r1, #4
 800ac50:	4620      	mov	r0, r4
 800ac52:	f000 fb57 	bl	800b304 <_calloc_r>
 800ac56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ac58:	60f0      	str	r0, [r6, #12]
 800ac5a:	68db      	ldr	r3, [r3, #12]
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d1e4      	bne.n	800ac2a <_Balloc+0x2e>
 800ac60:	2000      	movs	r0, #0
 800ac62:	bd70      	pop	{r4, r5, r6, pc}
 800ac64:	6802      	ldr	r2, [r0, #0]
 800ac66:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ac6a:	2300      	movs	r3, #0
 800ac6c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ac70:	e7f7      	b.n	800ac62 <_Balloc+0x66>
 800ac72:	bf00      	nop
 800ac74:	0800bf54 	.word	0x0800bf54
 800ac78:	0800c1e0 	.word	0x0800c1e0

0800ac7c <_Bfree>:
 800ac7c:	b570      	push	{r4, r5, r6, lr}
 800ac7e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ac80:	4605      	mov	r5, r0
 800ac82:	460c      	mov	r4, r1
 800ac84:	b976      	cbnz	r6, 800aca4 <_Bfree+0x28>
 800ac86:	2010      	movs	r0, #16
 800ac88:	f7ff ffa2 	bl	800abd0 <malloc>
 800ac8c:	4602      	mov	r2, r0
 800ac8e:	6268      	str	r0, [r5, #36]	; 0x24
 800ac90:	b920      	cbnz	r0, 800ac9c <_Bfree+0x20>
 800ac92:	4b09      	ldr	r3, [pc, #36]	; (800acb8 <_Bfree+0x3c>)
 800ac94:	4809      	ldr	r0, [pc, #36]	; (800acbc <_Bfree+0x40>)
 800ac96:	218a      	movs	r1, #138	; 0x8a
 800ac98:	f7fe feca 	bl	8009a30 <__assert_func>
 800ac9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aca0:	6006      	str	r6, [r0, #0]
 800aca2:	60c6      	str	r6, [r0, #12]
 800aca4:	b13c      	cbz	r4, 800acb6 <_Bfree+0x3a>
 800aca6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800aca8:	6862      	ldr	r2, [r4, #4]
 800acaa:	68db      	ldr	r3, [r3, #12]
 800acac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800acb0:	6021      	str	r1, [r4, #0]
 800acb2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800acb6:	bd70      	pop	{r4, r5, r6, pc}
 800acb8:	0800bf54 	.word	0x0800bf54
 800acbc:	0800c1e0 	.word	0x0800c1e0

0800acc0 <__multadd>:
 800acc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acc4:	690d      	ldr	r5, [r1, #16]
 800acc6:	4607      	mov	r7, r0
 800acc8:	460c      	mov	r4, r1
 800acca:	461e      	mov	r6, r3
 800accc:	f101 0c14 	add.w	ip, r1, #20
 800acd0:	2000      	movs	r0, #0
 800acd2:	f8dc 3000 	ldr.w	r3, [ip]
 800acd6:	b299      	uxth	r1, r3
 800acd8:	fb02 6101 	mla	r1, r2, r1, r6
 800acdc:	0c1e      	lsrs	r6, r3, #16
 800acde:	0c0b      	lsrs	r3, r1, #16
 800ace0:	fb02 3306 	mla	r3, r2, r6, r3
 800ace4:	b289      	uxth	r1, r1
 800ace6:	3001      	adds	r0, #1
 800ace8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800acec:	4285      	cmp	r5, r0
 800acee:	f84c 1b04 	str.w	r1, [ip], #4
 800acf2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800acf6:	dcec      	bgt.n	800acd2 <__multadd+0x12>
 800acf8:	b30e      	cbz	r6, 800ad3e <__multadd+0x7e>
 800acfa:	68a3      	ldr	r3, [r4, #8]
 800acfc:	42ab      	cmp	r3, r5
 800acfe:	dc19      	bgt.n	800ad34 <__multadd+0x74>
 800ad00:	6861      	ldr	r1, [r4, #4]
 800ad02:	4638      	mov	r0, r7
 800ad04:	3101      	adds	r1, #1
 800ad06:	f7ff ff79 	bl	800abfc <_Balloc>
 800ad0a:	4680      	mov	r8, r0
 800ad0c:	b928      	cbnz	r0, 800ad1a <__multadd+0x5a>
 800ad0e:	4602      	mov	r2, r0
 800ad10:	4b0c      	ldr	r3, [pc, #48]	; (800ad44 <__multadd+0x84>)
 800ad12:	480d      	ldr	r0, [pc, #52]	; (800ad48 <__multadd+0x88>)
 800ad14:	21b5      	movs	r1, #181	; 0xb5
 800ad16:	f7fe fe8b 	bl	8009a30 <__assert_func>
 800ad1a:	6922      	ldr	r2, [r4, #16]
 800ad1c:	3202      	adds	r2, #2
 800ad1e:	f104 010c 	add.w	r1, r4, #12
 800ad22:	0092      	lsls	r2, r2, #2
 800ad24:	300c      	adds	r0, #12
 800ad26:	f7ff ff5b 	bl	800abe0 <memcpy>
 800ad2a:	4621      	mov	r1, r4
 800ad2c:	4638      	mov	r0, r7
 800ad2e:	f7ff ffa5 	bl	800ac7c <_Bfree>
 800ad32:	4644      	mov	r4, r8
 800ad34:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ad38:	3501      	adds	r5, #1
 800ad3a:	615e      	str	r6, [r3, #20]
 800ad3c:	6125      	str	r5, [r4, #16]
 800ad3e:	4620      	mov	r0, r4
 800ad40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad44:	0800c16d 	.word	0x0800c16d
 800ad48:	0800c1e0 	.word	0x0800c1e0

0800ad4c <__hi0bits>:
 800ad4c:	0c03      	lsrs	r3, r0, #16
 800ad4e:	041b      	lsls	r3, r3, #16
 800ad50:	b9d3      	cbnz	r3, 800ad88 <__hi0bits+0x3c>
 800ad52:	0400      	lsls	r0, r0, #16
 800ad54:	2310      	movs	r3, #16
 800ad56:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ad5a:	bf04      	itt	eq
 800ad5c:	0200      	lsleq	r0, r0, #8
 800ad5e:	3308      	addeq	r3, #8
 800ad60:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ad64:	bf04      	itt	eq
 800ad66:	0100      	lsleq	r0, r0, #4
 800ad68:	3304      	addeq	r3, #4
 800ad6a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ad6e:	bf04      	itt	eq
 800ad70:	0080      	lsleq	r0, r0, #2
 800ad72:	3302      	addeq	r3, #2
 800ad74:	2800      	cmp	r0, #0
 800ad76:	db05      	blt.n	800ad84 <__hi0bits+0x38>
 800ad78:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ad7c:	f103 0301 	add.w	r3, r3, #1
 800ad80:	bf08      	it	eq
 800ad82:	2320      	moveq	r3, #32
 800ad84:	4618      	mov	r0, r3
 800ad86:	4770      	bx	lr
 800ad88:	2300      	movs	r3, #0
 800ad8a:	e7e4      	b.n	800ad56 <__hi0bits+0xa>

0800ad8c <__lo0bits>:
 800ad8c:	6803      	ldr	r3, [r0, #0]
 800ad8e:	f013 0207 	ands.w	r2, r3, #7
 800ad92:	4601      	mov	r1, r0
 800ad94:	d00b      	beq.n	800adae <__lo0bits+0x22>
 800ad96:	07da      	lsls	r2, r3, #31
 800ad98:	d423      	bmi.n	800ade2 <__lo0bits+0x56>
 800ad9a:	0798      	lsls	r0, r3, #30
 800ad9c:	bf49      	itett	mi
 800ad9e:	085b      	lsrmi	r3, r3, #1
 800ada0:	089b      	lsrpl	r3, r3, #2
 800ada2:	2001      	movmi	r0, #1
 800ada4:	600b      	strmi	r3, [r1, #0]
 800ada6:	bf5c      	itt	pl
 800ada8:	600b      	strpl	r3, [r1, #0]
 800adaa:	2002      	movpl	r0, #2
 800adac:	4770      	bx	lr
 800adae:	b298      	uxth	r0, r3
 800adb0:	b9a8      	cbnz	r0, 800adde <__lo0bits+0x52>
 800adb2:	0c1b      	lsrs	r3, r3, #16
 800adb4:	2010      	movs	r0, #16
 800adb6:	b2da      	uxtb	r2, r3
 800adb8:	b90a      	cbnz	r2, 800adbe <__lo0bits+0x32>
 800adba:	3008      	adds	r0, #8
 800adbc:	0a1b      	lsrs	r3, r3, #8
 800adbe:	071a      	lsls	r2, r3, #28
 800adc0:	bf04      	itt	eq
 800adc2:	091b      	lsreq	r3, r3, #4
 800adc4:	3004      	addeq	r0, #4
 800adc6:	079a      	lsls	r2, r3, #30
 800adc8:	bf04      	itt	eq
 800adca:	089b      	lsreq	r3, r3, #2
 800adcc:	3002      	addeq	r0, #2
 800adce:	07da      	lsls	r2, r3, #31
 800add0:	d403      	bmi.n	800adda <__lo0bits+0x4e>
 800add2:	085b      	lsrs	r3, r3, #1
 800add4:	f100 0001 	add.w	r0, r0, #1
 800add8:	d005      	beq.n	800ade6 <__lo0bits+0x5a>
 800adda:	600b      	str	r3, [r1, #0]
 800addc:	4770      	bx	lr
 800adde:	4610      	mov	r0, r2
 800ade0:	e7e9      	b.n	800adb6 <__lo0bits+0x2a>
 800ade2:	2000      	movs	r0, #0
 800ade4:	4770      	bx	lr
 800ade6:	2020      	movs	r0, #32
 800ade8:	4770      	bx	lr
	...

0800adec <__i2b>:
 800adec:	b510      	push	{r4, lr}
 800adee:	460c      	mov	r4, r1
 800adf0:	2101      	movs	r1, #1
 800adf2:	f7ff ff03 	bl	800abfc <_Balloc>
 800adf6:	4602      	mov	r2, r0
 800adf8:	b928      	cbnz	r0, 800ae06 <__i2b+0x1a>
 800adfa:	4b05      	ldr	r3, [pc, #20]	; (800ae10 <__i2b+0x24>)
 800adfc:	4805      	ldr	r0, [pc, #20]	; (800ae14 <__i2b+0x28>)
 800adfe:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ae02:	f7fe fe15 	bl	8009a30 <__assert_func>
 800ae06:	2301      	movs	r3, #1
 800ae08:	6144      	str	r4, [r0, #20]
 800ae0a:	6103      	str	r3, [r0, #16]
 800ae0c:	bd10      	pop	{r4, pc}
 800ae0e:	bf00      	nop
 800ae10:	0800c16d 	.word	0x0800c16d
 800ae14:	0800c1e0 	.word	0x0800c1e0

0800ae18 <__multiply>:
 800ae18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae1c:	4691      	mov	r9, r2
 800ae1e:	690a      	ldr	r2, [r1, #16]
 800ae20:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ae24:	429a      	cmp	r2, r3
 800ae26:	bfb8      	it	lt
 800ae28:	460b      	movlt	r3, r1
 800ae2a:	460c      	mov	r4, r1
 800ae2c:	bfbc      	itt	lt
 800ae2e:	464c      	movlt	r4, r9
 800ae30:	4699      	movlt	r9, r3
 800ae32:	6927      	ldr	r7, [r4, #16]
 800ae34:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ae38:	68a3      	ldr	r3, [r4, #8]
 800ae3a:	6861      	ldr	r1, [r4, #4]
 800ae3c:	eb07 060a 	add.w	r6, r7, sl
 800ae40:	42b3      	cmp	r3, r6
 800ae42:	b085      	sub	sp, #20
 800ae44:	bfb8      	it	lt
 800ae46:	3101      	addlt	r1, #1
 800ae48:	f7ff fed8 	bl	800abfc <_Balloc>
 800ae4c:	b930      	cbnz	r0, 800ae5c <__multiply+0x44>
 800ae4e:	4602      	mov	r2, r0
 800ae50:	4b44      	ldr	r3, [pc, #272]	; (800af64 <__multiply+0x14c>)
 800ae52:	4845      	ldr	r0, [pc, #276]	; (800af68 <__multiply+0x150>)
 800ae54:	f240 115d 	movw	r1, #349	; 0x15d
 800ae58:	f7fe fdea 	bl	8009a30 <__assert_func>
 800ae5c:	f100 0514 	add.w	r5, r0, #20
 800ae60:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ae64:	462b      	mov	r3, r5
 800ae66:	2200      	movs	r2, #0
 800ae68:	4543      	cmp	r3, r8
 800ae6a:	d321      	bcc.n	800aeb0 <__multiply+0x98>
 800ae6c:	f104 0314 	add.w	r3, r4, #20
 800ae70:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ae74:	f109 0314 	add.w	r3, r9, #20
 800ae78:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ae7c:	9202      	str	r2, [sp, #8]
 800ae7e:	1b3a      	subs	r2, r7, r4
 800ae80:	3a15      	subs	r2, #21
 800ae82:	f022 0203 	bic.w	r2, r2, #3
 800ae86:	3204      	adds	r2, #4
 800ae88:	f104 0115 	add.w	r1, r4, #21
 800ae8c:	428f      	cmp	r7, r1
 800ae8e:	bf38      	it	cc
 800ae90:	2204      	movcc	r2, #4
 800ae92:	9201      	str	r2, [sp, #4]
 800ae94:	9a02      	ldr	r2, [sp, #8]
 800ae96:	9303      	str	r3, [sp, #12]
 800ae98:	429a      	cmp	r2, r3
 800ae9a:	d80c      	bhi.n	800aeb6 <__multiply+0x9e>
 800ae9c:	2e00      	cmp	r6, #0
 800ae9e:	dd03      	ble.n	800aea8 <__multiply+0x90>
 800aea0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d05a      	beq.n	800af5e <__multiply+0x146>
 800aea8:	6106      	str	r6, [r0, #16]
 800aeaa:	b005      	add	sp, #20
 800aeac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aeb0:	f843 2b04 	str.w	r2, [r3], #4
 800aeb4:	e7d8      	b.n	800ae68 <__multiply+0x50>
 800aeb6:	f8b3 a000 	ldrh.w	sl, [r3]
 800aeba:	f1ba 0f00 	cmp.w	sl, #0
 800aebe:	d024      	beq.n	800af0a <__multiply+0xf2>
 800aec0:	f104 0e14 	add.w	lr, r4, #20
 800aec4:	46a9      	mov	r9, r5
 800aec6:	f04f 0c00 	mov.w	ip, #0
 800aeca:	f85e 2b04 	ldr.w	r2, [lr], #4
 800aece:	f8d9 1000 	ldr.w	r1, [r9]
 800aed2:	fa1f fb82 	uxth.w	fp, r2
 800aed6:	b289      	uxth	r1, r1
 800aed8:	fb0a 110b 	mla	r1, sl, fp, r1
 800aedc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800aee0:	f8d9 2000 	ldr.w	r2, [r9]
 800aee4:	4461      	add	r1, ip
 800aee6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800aeea:	fb0a c20b 	mla	r2, sl, fp, ip
 800aeee:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800aef2:	b289      	uxth	r1, r1
 800aef4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800aef8:	4577      	cmp	r7, lr
 800aefa:	f849 1b04 	str.w	r1, [r9], #4
 800aefe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800af02:	d8e2      	bhi.n	800aeca <__multiply+0xb2>
 800af04:	9a01      	ldr	r2, [sp, #4]
 800af06:	f845 c002 	str.w	ip, [r5, r2]
 800af0a:	9a03      	ldr	r2, [sp, #12]
 800af0c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800af10:	3304      	adds	r3, #4
 800af12:	f1b9 0f00 	cmp.w	r9, #0
 800af16:	d020      	beq.n	800af5a <__multiply+0x142>
 800af18:	6829      	ldr	r1, [r5, #0]
 800af1a:	f104 0c14 	add.w	ip, r4, #20
 800af1e:	46ae      	mov	lr, r5
 800af20:	f04f 0a00 	mov.w	sl, #0
 800af24:	f8bc b000 	ldrh.w	fp, [ip]
 800af28:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800af2c:	fb09 220b 	mla	r2, r9, fp, r2
 800af30:	4492      	add	sl, r2
 800af32:	b289      	uxth	r1, r1
 800af34:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800af38:	f84e 1b04 	str.w	r1, [lr], #4
 800af3c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800af40:	f8be 1000 	ldrh.w	r1, [lr]
 800af44:	0c12      	lsrs	r2, r2, #16
 800af46:	fb09 1102 	mla	r1, r9, r2, r1
 800af4a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800af4e:	4567      	cmp	r7, ip
 800af50:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800af54:	d8e6      	bhi.n	800af24 <__multiply+0x10c>
 800af56:	9a01      	ldr	r2, [sp, #4]
 800af58:	50a9      	str	r1, [r5, r2]
 800af5a:	3504      	adds	r5, #4
 800af5c:	e79a      	b.n	800ae94 <__multiply+0x7c>
 800af5e:	3e01      	subs	r6, #1
 800af60:	e79c      	b.n	800ae9c <__multiply+0x84>
 800af62:	bf00      	nop
 800af64:	0800c16d 	.word	0x0800c16d
 800af68:	0800c1e0 	.word	0x0800c1e0

0800af6c <__pow5mult>:
 800af6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af70:	4615      	mov	r5, r2
 800af72:	f012 0203 	ands.w	r2, r2, #3
 800af76:	4606      	mov	r6, r0
 800af78:	460f      	mov	r7, r1
 800af7a:	d007      	beq.n	800af8c <__pow5mult+0x20>
 800af7c:	4c25      	ldr	r4, [pc, #148]	; (800b014 <__pow5mult+0xa8>)
 800af7e:	3a01      	subs	r2, #1
 800af80:	2300      	movs	r3, #0
 800af82:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800af86:	f7ff fe9b 	bl	800acc0 <__multadd>
 800af8a:	4607      	mov	r7, r0
 800af8c:	10ad      	asrs	r5, r5, #2
 800af8e:	d03d      	beq.n	800b00c <__pow5mult+0xa0>
 800af90:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800af92:	b97c      	cbnz	r4, 800afb4 <__pow5mult+0x48>
 800af94:	2010      	movs	r0, #16
 800af96:	f7ff fe1b 	bl	800abd0 <malloc>
 800af9a:	4602      	mov	r2, r0
 800af9c:	6270      	str	r0, [r6, #36]	; 0x24
 800af9e:	b928      	cbnz	r0, 800afac <__pow5mult+0x40>
 800afa0:	4b1d      	ldr	r3, [pc, #116]	; (800b018 <__pow5mult+0xac>)
 800afa2:	481e      	ldr	r0, [pc, #120]	; (800b01c <__pow5mult+0xb0>)
 800afa4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800afa8:	f7fe fd42 	bl	8009a30 <__assert_func>
 800afac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800afb0:	6004      	str	r4, [r0, #0]
 800afb2:	60c4      	str	r4, [r0, #12]
 800afb4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800afb8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800afbc:	b94c      	cbnz	r4, 800afd2 <__pow5mult+0x66>
 800afbe:	f240 2171 	movw	r1, #625	; 0x271
 800afc2:	4630      	mov	r0, r6
 800afc4:	f7ff ff12 	bl	800adec <__i2b>
 800afc8:	2300      	movs	r3, #0
 800afca:	f8c8 0008 	str.w	r0, [r8, #8]
 800afce:	4604      	mov	r4, r0
 800afd0:	6003      	str	r3, [r0, #0]
 800afd2:	f04f 0900 	mov.w	r9, #0
 800afd6:	07eb      	lsls	r3, r5, #31
 800afd8:	d50a      	bpl.n	800aff0 <__pow5mult+0x84>
 800afda:	4639      	mov	r1, r7
 800afdc:	4622      	mov	r2, r4
 800afde:	4630      	mov	r0, r6
 800afe0:	f7ff ff1a 	bl	800ae18 <__multiply>
 800afe4:	4639      	mov	r1, r7
 800afe6:	4680      	mov	r8, r0
 800afe8:	4630      	mov	r0, r6
 800afea:	f7ff fe47 	bl	800ac7c <_Bfree>
 800afee:	4647      	mov	r7, r8
 800aff0:	106d      	asrs	r5, r5, #1
 800aff2:	d00b      	beq.n	800b00c <__pow5mult+0xa0>
 800aff4:	6820      	ldr	r0, [r4, #0]
 800aff6:	b938      	cbnz	r0, 800b008 <__pow5mult+0x9c>
 800aff8:	4622      	mov	r2, r4
 800affa:	4621      	mov	r1, r4
 800affc:	4630      	mov	r0, r6
 800affe:	f7ff ff0b 	bl	800ae18 <__multiply>
 800b002:	6020      	str	r0, [r4, #0]
 800b004:	f8c0 9000 	str.w	r9, [r0]
 800b008:	4604      	mov	r4, r0
 800b00a:	e7e4      	b.n	800afd6 <__pow5mult+0x6a>
 800b00c:	4638      	mov	r0, r7
 800b00e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b012:	bf00      	nop
 800b014:	0800c330 	.word	0x0800c330
 800b018:	0800bf54 	.word	0x0800bf54
 800b01c:	0800c1e0 	.word	0x0800c1e0

0800b020 <__lshift>:
 800b020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b024:	460c      	mov	r4, r1
 800b026:	6849      	ldr	r1, [r1, #4]
 800b028:	6923      	ldr	r3, [r4, #16]
 800b02a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b02e:	68a3      	ldr	r3, [r4, #8]
 800b030:	4607      	mov	r7, r0
 800b032:	4691      	mov	r9, r2
 800b034:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b038:	f108 0601 	add.w	r6, r8, #1
 800b03c:	42b3      	cmp	r3, r6
 800b03e:	db0b      	blt.n	800b058 <__lshift+0x38>
 800b040:	4638      	mov	r0, r7
 800b042:	f7ff fddb 	bl	800abfc <_Balloc>
 800b046:	4605      	mov	r5, r0
 800b048:	b948      	cbnz	r0, 800b05e <__lshift+0x3e>
 800b04a:	4602      	mov	r2, r0
 800b04c:	4b2a      	ldr	r3, [pc, #168]	; (800b0f8 <__lshift+0xd8>)
 800b04e:	482b      	ldr	r0, [pc, #172]	; (800b0fc <__lshift+0xdc>)
 800b050:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b054:	f7fe fcec 	bl	8009a30 <__assert_func>
 800b058:	3101      	adds	r1, #1
 800b05a:	005b      	lsls	r3, r3, #1
 800b05c:	e7ee      	b.n	800b03c <__lshift+0x1c>
 800b05e:	2300      	movs	r3, #0
 800b060:	f100 0114 	add.w	r1, r0, #20
 800b064:	f100 0210 	add.w	r2, r0, #16
 800b068:	4618      	mov	r0, r3
 800b06a:	4553      	cmp	r3, sl
 800b06c:	db37      	blt.n	800b0de <__lshift+0xbe>
 800b06e:	6920      	ldr	r0, [r4, #16]
 800b070:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b074:	f104 0314 	add.w	r3, r4, #20
 800b078:	f019 091f 	ands.w	r9, r9, #31
 800b07c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b080:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b084:	d02f      	beq.n	800b0e6 <__lshift+0xc6>
 800b086:	f1c9 0e20 	rsb	lr, r9, #32
 800b08a:	468a      	mov	sl, r1
 800b08c:	f04f 0c00 	mov.w	ip, #0
 800b090:	681a      	ldr	r2, [r3, #0]
 800b092:	fa02 f209 	lsl.w	r2, r2, r9
 800b096:	ea42 020c 	orr.w	r2, r2, ip
 800b09a:	f84a 2b04 	str.w	r2, [sl], #4
 800b09e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0a2:	4298      	cmp	r0, r3
 800b0a4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b0a8:	d8f2      	bhi.n	800b090 <__lshift+0x70>
 800b0aa:	1b03      	subs	r3, r0, r4
 800b0ac:	3b15      	subs	r3, #21
 800b0ae:	f023 0303 	bic.w	r3, r3, #3
 800b0b2:	3304      	adds	r3, #4
 800b0b4:	f104 0215 	add.w	r2, r4, #21
 800b0b8:	4290      	cmp	r0, r2
 800b0ba:	bf38      	it	cc
 800b0bc:	2304      	movcc	r3, #4
 800b0be:	f841 c003 	str.w	ip, [r1, r3]
 800b0c2:	f1bc 0f00 	cmp.w	ip, #0
 800b0c6:	d001      	beq.n	800b0cc <__lshift+0xac>
 800b0c8:	f108 0602 	add.w	r6, r8, #2
 800b0cc:	3e01      	subs	r6, #1
 800b0ce:	4638      	mov	r0, r7
 800b0d0:	612e      	str	r6, [r5, #16]
 800b0d2:	4621      	mov	r1, r4
 800b0d4:	f7ff fdd2 	bl	800ac7c <_Bfree>
 800b0d8:	4628      	mov	r0, r5
 800b0da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0de:	f842 0f04 	str.w	r0, [r2, #4]!
 800b0e2:	3301      	adds	r3, #1
 800b0e4:	e7c1      	b.n	800b06a <__lshift+0x4a>
 800b0e6:	3904      	subs	r1, #4
 800b0e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0ec:	f841 2f04 	str.w	r2, [r1, #4]!
 800b0f0:	4298      	cmp	r0, r3
 800b0f2:	d8f9      	bhi.n	800b0e8 <__lshift+0xc8>
 800b0f4:	e7ea      	b.n	800b0cc <__lshift+0xac>
 800b0f6:	bf00      	nop
 800b0f8:	0800c16d 	.word	0x0800c16d
 800b0fc:	0800c1e0 	.word	0x0800c1e0

0800b100 <__mcmp>:
 800b100:	b530      	push	{r4, r5, lr}
 800b102:	6902      	ldr	r2, [r0, #16]
 800b104:	690c      	ldr	r4, [r1, #16]
 800b106:	1b12      	subs	r2, r2, r4
 800b108:	d10e      	bne.n	800b128 <__mcmp+0x28>
 800b10a:	f100 0314 	add.w	r3, r0, #20
 800b10e:	3114      	adds	r1, #20
 800b110:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b114:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b118:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b11c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b120:	42a5      	cmp	r5, r4
 800b122:	d003      	beq.n	800b12c <__mcmp+0x2c>
 800b124:	d305      	bcc.n	800b132 <__mcmp+0x32>
 800b126:	2201      	movs	r2, #1
 800b128:	4610      	mov	r0, r2
 800b12a:	bd30      	pop	{r4, r5, pc}
 800b12c:	4283      	cmp	r3, r0
 800b12e:	d3f3      	bcc.n	800b118 <__mcmp+0x18>
 800b130:	e7fa      	b.n	800b128 <__mcmp+0x28>
 800b132:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b136:	e7f7      	b.n	800b128 <__mcmp+0x28>

0800b138 <__mdiff>:
 800b138:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b13c:	460c      	mov	r4, r1
 800b13e:	4606      	mov	r6, r0
 800b140:	4611      	mov	r1, r2
 800b142:	4620      	mov	r0, r4
 800b144:	4690      	mov	r8, r2
 800b146:	f7ff ffdb 	bl	800b100 <__mcmp>
 800b14a:	1e05      	subs	r5, r0, #0
 800b14c:	d110      	bne.n	800b170 <__mdiff+0x38>
 800b14e:	4629      	mov	r1, r5
 800b150:	4630      	mov	r0, r6
 800b152:	f7ff fd53 	bl	800abfc <_Balloc>
 800b156:	b930      	cbnz	r0, 800b166 <__mdiff+0x2e>
 800b158:	4b3a      	ldr	r3, [pc, #232]	; (800b244 <__mdiff+0x10c>)
 800b15a:	4602      	mov	r2, r0
 800b15c:	f240 2132 	movw	r1, #562	; 0x232
 800b160:	4839      	ldr	r0, [pc, #228]	; (800b248 <__mdiff+0x110>)
 800b162:	f7fe fc65 	bl	8009a30 <__assert_func>
 800b166:	2301      	movs	r3, #1
 800b168:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b16c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b170:	bfa4      	itt	ge
 800b172:	4643      	movge	r3, r8
 800b174:	46a0      	movge	r8, r4
 800b176:	4630      	mov	r0, r6
 800b178:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b17c:	bfa6      	itte	ge
 800b17e:	461c      	movge	r4, r3
 800b180:	2500      	movge	r5, #0
 800b182:	2501      	movlt	r5, #1
 800b184:	f7ff fd3a 	bl	800abfc <_Balloc>
 800b188:	b920      	cbnz	r0, 800b194 <__mdiff+0x5c>
 800b18a:	4b2e      	ldr	r3, [pc, #184]	; (800b244 <__mdiff+0x10c>)
 800b18c:	4602      	mov	r2, r0
 800b18e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b192:	e7e5      	b.n	800b160 <__mdiff+0x28>
 800b194:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b198:	6926      	ldr	r6, [r4, #16]
 800b19a:	60c5      	str	r5, [r0, #12]
 800b19c:	f104 0914 	add.w	r9, r4, #20
 800b1a0:	f108 0514 	add.w	r5, r8, #20
 800b1a4:	f100 0e14 	add.w	lr, r0, #20
 800b1a8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b1ac:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b1b0:	f108 0210 	add.w	r2, r8, #16
 800b1b4:	46f2      	mov	sl, lr
 800b1b6:	2100      	movs	r1, #0
 800b1b8:	f859 3b04 	ldr.w	r3, [r9], #4
 800b1bc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b1c0:	fa1f f883 	uxth.w	r8, r3
 800b1c4:	fa11 f18b 	uxtah	r1, r1, fp
 800b1c8:	0c1b      	lsrs	r3, r3, #16
 800b1ca:	eba1 0808 	sub.w	r8, r1, r8
 800b1ce:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b1d2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b1d6:	fa1f f888 	uxth.w	r8, r8
 800b1da:	1419      	asrs	r1, r3, #16
 800b1dc:	454e      	cmp	r6, r9
 800b1de:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b1e2:	f84a 3b04 	str.w	r3, [sl], #4
 800b1e6:	d8e7      	bhi.n	800b1b8 <__mdiff+0x80>
 800b1e8:	1b33      	subs	r3, r6, r4
 800b1ea:	3b15      	subs	r3, #21
 800b1ec:	f023 0303 	bic.w	r3, r3, #3
 800b1f0:	3304      	adds	r3, #4
 800b1f2:	3415      	adds	r4, #21
 800b1f4:	42a6      	cmp	r6, r4
 800b1f6:	bf38      	it	cc
 800b1f8:	2304      	movcc	r3, #4
 800b1fa:	441d      	add	r5, r3
 800b1fc:	4473      	add	r3, lr
 800b1fe:	469e      	mov	lr, r3
 800b200:	462e      	mov	r6, r5
 800b202:	4566      	cmp	r6, ip
 800b204:	d30e      	bcc.n	800b224 <__mdiff+0xec>
 800b206:	f10c 0203 	add.w	r2, ip, #3
 800b20a:	1b52      	subs	r2, r2, r5
 800b20c:	f022 0203 	bic.w	r2, r2, #3
 800b210:	3d03      	subs	r5, #3
 800b212:	45ac      	cmp	ip, r5
 800b214:	bf38      	it	cc
 800b216:	2200      	movcc	r2, #0
 800b218:	441a      	add	r2, r3
 800b21a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b21e:	b17b      	cbz	r3, 800b240 <__mdiff+0x108>
 800b220:	6107      	str	r7, [r0, #16]
 800b222:	e7a3      	b.n	800b16c <__mdiff+0x34>
 800b224:	f856 8b04 	ldr.w	r8, [r6], #4
 800b228:	fa11 f288 	uxtah	r2, r1, r8
 800b22c:	1414      	asrs	r4, r2, #16
 800b22e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b232:	b292      	uxth	r2, r2
 800b234:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b238:	f84e 2b04 	str.w	r2, [lr], #4
 800b23c:	1421      	asrs	r1, r4, #16
 800b23e:	e7e0      	b.n	800b202 <__mdiff+0xca>
 800b240:	3f01      	subs	r7, #1
 800b242:	e7ea      	b.n	800b21a <__mdiff+0xe2>
 800b244:	0800c16d 	.word	0x0800c16d
 800b248:	0800c1e0 	.word	0x0800c1e0

0800b24c <__d2b>:
 800b24c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b250:	4689      	mov	r9, r1
 800b252:	2101      	movs	r1, #1
 800b254:	ec57 6b10 	vmov	r6, r7, d0
 800b258:	4690      	mov	r8, r2
 800b25a:	f7ff fccf 	bl	800abfc <_Balloc>
 800b25e:	4604      	mov	r4, r0
 800b260:	b930      	cbnz	r0, 800b270 <__d2b+0x24>
 800b262:	4602      	mov	r2, r0
 800b264:	4b25      	ldr	r3, [pc, #148]	; (800b2fc <__d2b+0xb0>)
 800b266:	4826      	ldr	r0, [pc, #152]	; (800b300 <__d2b+0xb4>)
 800b268:	f240 310a 	movw	r1, #778	; 0x30a
 800b26c:	f7fe fbe0 	bl	8009a30 <__assert_func>
 800b270:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b274:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b278:	bb35      	cbnz	r5, 800b2c8 <__d2b+0x7c>
 800b27a:	2e00      	cmp	r6, #0
 800b27c:	9301      	str	r3, [sp, #4]
 800b27e:	d028      	beq.n	800b2d2 <__d2b+0x86>
 800b280:	4668      	mov	r0, sp
 800b282:	9600      	str	r6, [sp, #0]
 800b284:	f7ff fd82 	bl	800ad8c <__lo0bits>
 800b288:	9900      	ldr	r1, [sp, #0]
 800b28a:	b300      	cbz	r0, 800b2ce <__d2b+0x82>
 800b28c:	9a01      	ldr	r2, [sp, #4]
 800b28e:	f1c0 0320 	rsb	r3, r0, #32
 800b292:	fa02 f303 	lsl.w	r3, r2, r3
 800b296:	430b      	orrs	r3, r1
 800b298:	40c2      	lsrs	r2, r0
 800b29a:	6163      	str	r3, [r4, #20]
 800b29c:	9201      	str	r2, [sp, #4]
 800b29e:	9b01      	ldr	r3, [sp, #4]
 800b2a0:	61a3      	str	r3, [r4, #24]
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	bf14      	ite	ne
 800b2a6:	2202      	movne	r2, #2
 800b2a8:	2201      	moveq	r2, #1
 800b2aa:	6122      	str	r2, [r4, #16]
 800b2ac:	b1d5      	cbz	r5, 800b2e4 <__d2b+0x98>
 800b2ae:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b2b2:	4405      	add	r5, r0
 800b2b4:	f8c9 5000 	str.w	r5, [r9]
 800b2b8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b2bc:	f8c8 0000 	str.w	r0, [r8]
 800b2c0:	4620      	mov	r0, r4
 800b2c2:	b003      	add	sp, #12
 800b2c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b2c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b2cc:	e7d5      	b.n	800b27a <__d2b+0x2e>
 800b2ce:	6161      	str	r1, [r4, #20]
 800b2d0:	e7e5      	b.n	800b29e <__d2b+0x52>
 800b2d2:	a801      	add	r0, sp, #4
 800b2d4:	f7ff fd5a 	bl	800ad8c <__lo0bits>
 800b2d8:	9b01      	ldr	r3, [sp, #4]
 800b2da:	6163      	str	r3, [r4, #20]
 800b2dc:	2201      	movs	r2, #1
 800b2de:	6122      	str	r2, [r4, #16]
 800b2e0:	3020      	adds	r0, #32
 800b2e2:	e7e3      	b.n	800b2ac <__d2b+0x60>
 800b2e4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b2e8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b2ec:	f8c9 0000 	str.w	r0, [r9]
 800b2f0:	6918      	ldr	r0, [r3, #16]
 800b2f2:	f7ff fd2b 	bl	800ad4c <__hi0bits>
 800b2f6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b2fa:	e7df      	b.n	800b2bc <__d2b+0x70>
 800b2fc:	0800c16d 	.word	0x0800c16d
 800b300:	0800c1e0 	.word	0x0800c1e0

0800b304 <_calloc_r>:
 800b304:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b306:	fba1 2402 	umull	r2, r4, r1, r2
 800b30a:	b94c      	cbnz	r4, 800b320 <_calloc_r+0x1c>
 800b30c:	4611      	mov	r1, r2
 800b30e:	9201      	str	r2, [sp, #4]
 800b310:	f000 f87a 	bl	800b408 <_malloc_r>
 800b314:	9a01      	ldr	r2, [sp, #4]
 800b316:	4605      	mov	r5, r0
 800b318:	b930      	cbnz	r0, 800b328 <_calloc_r+0x24>
 800b31a:	4628      	mov	r0, r5
 800b31c:	b003      	add	sp, #12
 800b31e:	bd30      	pop	{r4, r5, pc}
 800b320:	220c      	movs	r2, #12
 800b322:	6002      	str	r2, [r0, #0]
 800b324:	2500      	movs	r5, #0
 800b326:	e7f8      	b.n	800b31a <_calloc_r+0x16>
 800b328:	4621      	mov	r1, r4
 800b32a:	f7fd fca5 	bl	8008c78 <memset>
 800b32e:	e7f4      	b.n	800b31a <_calloc_r+0x16>

0800b330 <_free_r>:
 800b330:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b332:	2900      	cmp	r1, #0
 800b334:	d044      	beq.n	800b3c0 <_free_r+0x90>
 800b336:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b33a:	9001      	str	r0, [sp, #4]
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	f1a1 0404 	sub.w	r4, r1, #4
 800b342:	bfb8      	it	lt
 800b344:	18e4      	addlt	r4, r4, r3
 800b346:	f000 fc67 	bl	800bc18 <__malloc_lock>
 800b34a:	4a1e      	ldr	r2, [pc, #120]	; (800b3c4 <_free_r+0x94>)
 800b34c:	9801      	ldr	r0, [sp, #4]
 800b34e:	6813      	ldr	r3, [r2, #0]
 800b350:	b933      	cbnz	r3, 800b360 <_free_r+0x30>
 800b352:	6063      	str	r3, [r4, #4]
 800b354:	6014      	str	r4, [r2, #0]
 800b356:	b003      	add	sp, #12
 800b358:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b35c:	f000 bc62 	b.w	800bc24 <__malloc_unlock>
 800b360:	42a3      	cmp	r3, r4
 800b362:	d908      	bls.n	800b376 <_free_r+0x46>
 800b364:	6825      	ldr	r5, [r4, #0]
 800b366:	1961      	adds	r1, r4, r5
 800b368:	428b      	cmp	r3, r1
 800b36a:	bf01      	itttt	eq
 800b36c:	6819      	ldreq	r1, [r3, #0]
 800b36e:	685b      	ldreq	r3, [r3, #4]
 800b370:	1949      	addeq	r1, r1, r5
 800b372:	6021      	streq	r1, [r4, #0]
 800b374:	e7ed      	b.n	800b352 <_free_r+0x22>
 800b376:	461a      	mov	r2, r3
 800b378:	685b      	ldr	r3, [r3, #4]
 800b37a:	b10b      	cbz	r3, 800b380 <_free_r+0x50>
 800b37c:	42a3      	cmp	r3, r4
 800b37e:	d9fa      	bls.n	800b376 <_free_r+0x46>
 800b380:	6811      	ldr	r1, [r2, #0]
 800b382:	1855      	adds	r5, r2, r1
 800b384:	42a5      	cmp	r5, r4
 800b386:	d10b      	bne.n	800b3a0 <_free_r+0x70>
 800b388:	6824      	ldr	r4, [r4, #0]
 800b38a:	4421      	add	r1, r4
 800b38c:	1854      	adds	r4, r2, r1
 800b38e:	42a3      	cmp	r3, r4
 800b390:	6011      	str	r1, [r2, #0]
 800b392:	d1e0      	bne.n	800b356 <_free_r+0x26>
 800b394:	681c      	ldr	r4, [r3, #0]
 800b396:	685b      	ldr	r3, [r3, #4]
 800b398:	6053      	str	r3, [r2, #4]
 800b39a:	4421      	add	r1, r4
 800b39c:	6011      	str	r1, [r2, #0]
 800b39e:	e7da      	b.n	800b356 <_free_r+0x26>
 800b3a0:	d902      	bls.n	800b3a8 <_free_r+0x78>
 800b3a2:	230c      	movs	r3, #12
 800b3a4:	6003      	str	r3, [r0, #0]
 800b3a6:	e7d6      	b.n	800b356 <_free_r+0x26>
 800b3a8:	6825      	ldr	r5, [r4, #0]
 800b3aa:	1961      	adds	r1, r4, r5
 800b3ac:	428b      	cmp	r3, r1
 800b3ae:	bf04      	itt	eq
 800b3b0:	6819      	ldreq	r1, [r3, #0]
 800b3b2:	685b      	ldreq	r3, [r3, #4]
 800b3b4:	6063      	str	r3, [r4, #4]
 800b3b6:	bf04      	itt	eq
 800b3b8:	1949      	addeq	r1, r1, r5
 800b3ba:	6021      	streq	r1, [r4, #0]
 800b3bc:	6054      	str	r4, [r2, #4]
 800b3be:	e7ca      	b.n	800b356 <_free_r+0x26>
 800b3c0:	b003      	add	sp, #12
 800b3c2:	bd30      	pop	{r4, r5, pc}
 800b3c4:	20000500 	.word	0x20000500

0800b3c8 <sbrk_aligned>:
 800b3c8:	b570      	push	{r4, r5, r6, lr}
 800b3ca:	4e0e      	ldr	r6, [pc, #56]	; (800b404 <sbrk_aligned+0x3c>)
 800b3cc:	460c      	mov	r4, r1
 800b3ce:	6831      	ldr	r1, [r6, #0]
 800b3d0:	4605      	mov	r5, r0
 800b3d2:	b911      	cbnz	r1, 800b3da <sbrk_aligned+0x12>
 800b3d4:	f000 fb42 	bl	800ba5c <_sbrk_r>
 800b3d8:	6030      	str	r0, [r6, #0]
 800b3da:	4621      	mov	r1, r4
 800b3dc:	4628      	mov	r0, r5
 800b3de:	f000 fb3d 	bl	800ba5c <_sbrk_r>
 800b3e2:	1c43      	adds	r3, r0, #1
 800b3e4:	d00a      	beq.n	800b3fc <sbrk_aligned+0x34>
 800b3e6:	1cc4      	adds	r4, r0, #3
 800b3e8:	f024 0403 	bic.w	r4, r4, #3
 800b3ec:	42a0      	cmp	r0, r4
 800b3ee:	d007      	beq.n	800b400 <sbrk_aligned+0x38>
 800b3f0:	1a21      	subs	r1, r4, r0
 800b3f2:	4628      	mov	r0, r5
 800b3f4:	f000 fb32 	bl	800ba5c <_sbrk_r>
 800b3f8:	3001      	adds	r0, #1
 800b3fa:	d101      	bne.n	800b400 <sbrk_aligned+0x38>
 800b3fc:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800b400:	4620      	mov	r0, r4
 800b402:	bd70      	pop	{r4, r5, r6, pc}
 800b404:	20000504 	.word	0x20000504

0800b408 <_malloc_r>:
 800b408:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b40c:	1ccd      	adds	r5, r1, #3
 800b40e:	f025 0503 	bic.w	r5, r5, #3
 800b412:	3508      	adds	r5, #8
 800b414:	2d0c      	cmp	r5, #12
 800b416:	bf38      	it	cc
 800b418:	250c      	movcc	r5, #12
 800b41a:	2d00      	cmp	r5, #0
 800b41c:	4607      	mov	r7, r0
 800b41e:	db01      	blt.n	800b424 <_malloc_r+0x1c>
 800b420:	42a9      	cmp	r1, r5
 800b422:	d905      	bls.n	800b430 <_malloc_r+0x28>
 800b424:	230c      	movs	r3, #12
 800b426:	603b      	str	r3, [r7, #0]
 800b428:	2600      	movs	r6, #0
 800b42a:	4630      	mov	r0, r6
 800b42c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b430:	4e2e      	ldr	r6, [pc, #184]	; (800b4ec <_malloc_r+0xe4>)
 800b432:	f000 fbf1 	bl	800bc18 <__malloc_lock>
 800b436:	6833      	ldr	r3, [r6, #0]
 800b438:	461c      	mov	r4, r3
 800b43a:	bb34      	cbnz	r4, 800b48a <_malloc_r+0x82>
 800b43c:	4629      	mov	r1, r5
 800b43e:	4638      	mov	r0, r7
 800b440:	f7ff ffc2 	bl	800b3c8 <sbrk_aligned>
 800b444:	1c43      	adds	r3, r0, #1
 800b446:	4604      	mov	r4, r0
 800b448:	d14d      	bne.n	800b4e6 <_malloc_r+0xde>
 800b44a:	6834      	ldr	r4, [r6, #0]
 800b44c:	4626      	mov	r6, r4
 800b44e:	2e00      	cmp	r6, #0
 800b450:	d140      	bne.n	800b4d4 <_malloc_r+0xcc>
 800b452:	6823      	ldr	r3, [r4, #0]
 800b454:	4631      	mov	r1, r6
 800b456:	4638      	mov	r0, r7
 800b458:	eb04 0803 	add.w	r8, r4, r3
 800b45c:	f000 fafe 	bl	800ba5c <_sbrk_r>
 800b460:	4580      	cmp	r8, r0
 800b462:	d13a      	bne.n	800b4da <_malloc_r+0xd2>
 800b464:	6821      	ldr	r1, [r4, #0]
 800b466:	3503      	adds	r5, #3
 800b468:	1a6d      	subs	r5, r5, r1
 800b46a:	f025 0503 	bic.w	r5, r5, #3
 800b46e:	3508      	adds	r5, #8
 800b470:	2d0c      	cmp	r5, #12
 800b472:	bf38      	it	cc
 800b474:	250c      	movcc	r5, #12
 800b476:	4629      	mov	r1, r5
 800b478:	4638      	mov	r0, r7
 800b47a:	f7ff ffa5 	bl	800b3c8 <sbrk_aligned>
 800b47e:	3001      	adds	r0, #1
 800b480:	d02b      	beq.n	800b4da <_malloc_r+0xd2>
 800b482:	6823      	ldr	r3, [r4, #0]
 800b484:	442b      	add	r3, r5
 800b486:	6023      	str	r3, [r4, #0]
 800b488:	e00e      	b.n	800b4a8 <_malloc_r+0xa0>
 800b48a:	6822      	ldr	r2, [r4, #0]
 800b48c:	1b52      	subs	r2, r2, r5
 800b48e:	d41e      	bmi.n	800b4ce <_malloc_r+0xc6>
 800b490:	2a0b      	cmp	r2, #11
 800b492:	d916      	bls.n	800b4c2 <_malloc_r+0xba>
 800b494:	1961      	adds	r1, r4, r5
 800b496:	42a3      	cmp	r3, r4
 800b498:	6025      	str	r5, [r4, #0]
 800b49a:	bf18      	it	ne
 800b49c:	6059      	strne	r1, [r3, #4]
 800b49e:	6863      	ldr	r3, [r4, #4]
 800b4a0:	bf08      	it	eq
 800b4a2:	6031      	streq	r1, [r6, #0]
 800b4a4:	5162      	str	r2, [r4, r5]
 800b4a6:	604b      	str	r3, [r1, #4]
 800b4a8:	4638      	mov	r0, r7
 800b4aa:	f104 060b 	add.w	r6, r4, #11
 800b4ae:	f000 fbb9 	bl	800bc24 <__malloc_unlock>
 800b4b2:	f026 0607 	bic.w	r6, r6, #7
 800b4b6:	1d23      	adds	r3, r4, #4
 800b4b8:	1af2      	subs	r2, r6, r3
 800b4ba:	d0b6      	beq.n	800b42a <_malloc_r+0x22>
 800b4bc:	1b9b      	subs	r3, r3, r6
 800b4be:	50a3      	str	r3, [r4, r2]
 800b4c0:	e7b3      	b.n	800b42a <_malloc_r+0x22>
 800b4c2:	6862      	ldr	r2, [r4, #4]
 800b4c4:	42a3      	cmp	r3, r4
 800b4c6:	bf0c      	ite	eq
 800b4c8:	6032      	streq	r2, [r6, #0]
 800b4ca:	605a      	strne	r2, [r3, #4]
 800b4cc:	e7ec      	b.n	800b4a8 <_malloc_r+0xa0>
 800b4ce:	4623      	mov	r3, r4
 800b4d0:	6864      	ldr	r4, [r4, #4]
 800b4d2:	e7b2      	b.n	800b43a <_malloc_r+0x32>
 800b4d4:	4634      	mov	r4, r6
 800b4d6:	6876      	ldr	r6, [r6, #4]
 800b4d8:	e7b9      	b.n	800b44e <_malloc_r+0x46>
 800b4da:	230c      	movs	r3, #12
 800b4dc:	603b      	str	r3, [r7, #0]
 800b4de:	4638      	mov	r0, r7
 800b4e0:	f000 fba0 	bl	800bc24 <__malloc_unlock>
 800b4e4:	e7a1      	b.n	800b42a <_malloc_r+0x22>
 800b4e6:	6025      	str	r5, [r4, #0]
 800b4e8:	e7de      	b.n	800b4a8 <_malloc_r+0xa0>
 800b4ea:	bf00      	nop
 800b4ec:	20000500 	.word	0x20000500

0800b4f0 <__ssputs_r>:
 800b4f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4f4:	688e      	ldr	r6, [r1, #8]
 800b4f6:	429e      	cmp	r6, r3
 800b4f8:	4682      	mov	sl, r0
 800b4fa:	460c      	mov	r4, r1
 800b4fc:	4690      	mov	r8, r2
 800b4fe:	461f      	mov	r7, r3
 800b500:	d838      	bhi.n	800b574 <__ssputs_r+0x84>
 800b502:	898a      	ldrh	r2, [r1, #12]
 800b504:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b508:	d032      	beq.n	800b570 <__ssputs_r+0x80>
 800b50a:	6825      	ldr	r5, [r4, #0]
 800b50c:	6909      	ldr	r1, [r1, #16]
 800b50e:	eba5 0901 	sub.w	r9, r5, r1
 800b512:	6965      	ldr	r5, [r4, #20]
 800b514:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b518:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b51c:	3301      	adds	r3, #1
 800b51e:	444b      	add	r3, r9
 800b520:	106d      	asrs	r5, r5, #1
 800b522:	429d      	cmp	r5, r3
 800b524:	bf38      	it	cc
 800b526:	461d      	movcc	r5, r3
 800b528:	0553      	lsls	r3, r2, #21
 800b52a:	d531      	bpl.n	800b590 <__ssputs_r+0xa0>
 800b52c:	4629      	mov	r1, r5
 800b52e:	f7ff ff6b 	bl	800b408 <_malloc_r>
 800b532:	4606      	mov	r6, r0
 800b534:	b950      	cbnz	r0, 800b54c <__ssputs_r+0x5c>
 800b536:	230c      	movs	r3, #12
 800b538:	f8ca 3000 	str.w	r3, [sl]
 800b53c:	89a3      	ldrh	r3, [r4, #12]
 800b53e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b542:	81a3      	strh	r3, [r4, #12]
 800b544:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b548:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b54c:	6921      	ldr	r1, [r4, #16]
 800b54e:	464a      	mov	r2, r9
 800b550:	f7ff fb46 	bl	800abe0 <memcpy>
 800b554:	89a3      	ldrh	r3, [r4, #12]
 800b556:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b55a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b55e:	81a3      	strh	r3, [r4, #12]
 800b560:	6126      	str	r6, [r4, #16]
 800b562:	6165      	str	r5, [r4, #20]
 800b564:	444e      	add	r6, r9
 800b566:	eba5 0509 	sub.w	r5, r5, r9
 800b56a:	6026      	str	r6, [r4, #0]
 800b56c:	60a5      	str	r5, [r4, #8]
 800b56e:	463e      	mov	r6, r7
 800b570:	42be      	cmp	r6, r7
 800b572:	d900      	bls.n	800b576 <__ssputs_r+0x86>
 800b574:	463e      	mov	r6, r7
 800b576:	6820      	ldr	r0, [r4, #0]
 800b578:	4632      	mov	r2, r6
 800b57a:	4641      	mov	r1, r8
 800b57c:	f000 fb32 	bl	800bbe4 <memmove>
 800b580:	68a3      	ldr	r3, [r4, #8]
 800b582:	1b9b      	subs	r3, r3, r6
 800b584:	60a3      	str	r3, [r4, #8]
 800b586:	6823      	ldr	r3, [r4, #0]
 800b588:	4433      	add	r3, r6
 800b58a:	6023      	str	r3, [r4, #0]
 800b58c:	2000      	movs	r0, #0
 800b58e:	e7db      	b.n	800b548 <__ssputs_r+0x58>
 800b590:	462a      	mov	r2, r5
 800b592:	f000 fb4d 	bl	800bc30 <_realloc_r>
 800b596:	4606      	mov	r6, r0
 800b598:	2800      	cmp	r0, #0
 800b59a:	d1e1      	bne.n	800b560 <__ssputs_r+0x70>
 800b59c:	6921      	ldr	r1, [r4, #16]
 800b59e:	4650      	mov	r0, sl
 800b5a0:	f7ff fec6 	bl	800b330 <_free_r>
 800b5a4:	e7c7      	b.n	800b536 <__ssputs_r+0x46>
	...

0800b5a8 <_svfiprintf_r>:
 800b5a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5ac:	4698      	mov	r8, r3
 800b5ae:	898b      	ldrh	r3, [r1, #12]
 800b5b0:	061b      	lsls	r3, r3, #24
 800b5b2:	b09d      	sub	sp, #116	; 0x74
 800b5b4:	4607      	mov	r7, r0
 800b5b6:	460d      	mov	r5, r1
 800b5b8:	4614      	mov	r4, r2
 800b5ba:	d50e      	bpl.n	800b5da <_svfiprintf_r+0x32>
 800b5bc:	690b      	ldr	r3, [r1, #16]
 800b5be:	b963      	cbnz	r3, 800b5da <_svfiprintf_r+0x32>
 800b5c0:	2140      	movs	r1, #64	; 0x40
 800b5c2:	f7ff ff21 	bl	800b408 <_malloc_r>
 800b5c6:	6028      	str	r0, [r5, #0]
 800b5c8:	6128      	str	r0, [r5, #16]
 800b5ca:	b920      	cbnz	r0, 800b5d6 <_svfiprintf_r+0x2e>
 800b5cc:	230c      	movs	r3, #12
 800b5ce:	603b      	str	r3, [r7, #0]
 800b5d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b5d4:	e0d1      	b.n	800b77a <_svfiprintf_r+0x1d2>
 800b5d6:	2340      	movs	r3, #64	; 0x40
 800b5d8:	616b      	str	r3, [r5, #20]
 800b5da:	2300      	movs	r3, #0
 800b5dc:	9309      	str	r3, [sp, #36]	; 0x24
 800b5de:	2320      	movs	r3, #32
 800b5e0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b5e4:	f8cd 800c 	str.w	r8, [sp, #12]
 800b5e8:	2330      	movs	r3, #48	; 0x30
 800b5ea:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b794 <_svfiprintf_r+0x1ec>
 800b5ee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b5f2:	f04f 0901 	mov.w	r9, #1
 800b5f6:	4623      	mov	r3, r4
 800b5f8:	469a      	mov	sl, r3
 800b5fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b5fe:	b10a      	cbz	r2, 800b604 <_svfiprintf_r+0x5c>
 800b600:	2a25      	cmp	r2, #37	; 0x25
 800b602:	d1f9      	bne.n	800b5f8 <_svfiprintf_r+0x50>
 800b604:	ebba 0b04 	subs.w	fp, sl, r4
 800b608:	d00b      	beq.n	800b622 <_svfiprintf_r+0x7a>
 800b60a:	465b      	mov	r3, fp
 800b60c:	4622      	mov	r2, r4
 800b60e:	4629      	mov	r1, r5
 800b610:	4638      	mov	r0, r7
 800b612:	f7ff ff6d 	bl	800b4f0 <__ssputs_r>
 800b616:	3001      	adds	r0, #1
 800b618:	f000 80aa 	beq.w	800b770 <_svfiprintf_r+0x1c8>
 800b61c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b61e:	445a      	add	r2, fp
 800b620:	9209      	str	r2, [sp, #36]	; 0x24
 800b622:	f89a 3000 	ldrb.w	r3, [sl]
 800b626:	2b00      	cmp	r3, #0
 800b628:	f000 80a2 	beq.w	800b770 <_svfiprintf_r+0x1c8>
 800b62c:	2300      	movs	r3, #0
 800b62e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b632:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b636:	f10a 0a01 	add.w	sl, sl, #1
 800b63a:	9304      	str	r3, [sp, #16]
 800b63c:	9307      	str	r3, [sp, #28]
 800b63e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b642:	931a      	str	r3, [sp, #104]	; 0x68
 800b644:	4654      	mov	r4, sl
 800b646:	2205      	movs	r2, #5
 800b648:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b64c:	4851      	ldr	r0, [pc, #324]	; (800b794 <_svfiprintf_r+0x1ec>)
 800b64e:	f7f4 fdff 	bl	8000250 <memchr>
 800b652:	9a04      	ldr	r2, [sp, #16]
 800b654:	b9d8      	cbnz	r0, 800b68e <_svfiprintf_r+0xe6>
 800b656:	06d0      	lsls	r0, r2, #27
 800b658:	bf44      	itt	mi
 800b65a:	2320      	movmi	r3, #32
 800b65c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b660:	0711      	lsls	r1, r2, #28
 800b662:	bf44      	itt	mi
 800b664:	232b      	movmi	r3, #43	; 0x2b
 800b666:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b66a:	f89a 3000 	ldrb.w	r3, [sl]
 800b66e:	2b2a      	cmp	r3, #42	; 0x2a
 800b670:	d015      	beq.n	800b69e <_svfiprintf_r+0xf6>
 800b672:	9a07      	ldr	r2, [sp, #28]
 800b674:	4654      	mov	r4, sl
 800b676:	2000      	movs	r0, #0
 800b678:	f04f 0c0a 	mov.w	ip, #10
 800b67c:	4621      	mov	r1, r4
 800b67e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b682:	3b30      	subs	r3, #48	; 0x30
 800b684:	2b09      	cmp	r3, #9
 800b686:	d94e      	bls.n	800b726 <_svfiprintf_r+0x17e>
 800b688:	b1b0      	cbz	r0, 800b6b8 <_svfiprintf_r+0x110>
 800b68a:	9207      	str	r2, [sp, #28]
 800b68c:	e014      	b.n	800b6b8 <_svfiprintf_r+0x110>
 800b68e:	eba0 0308 	sub.w	r3, r0, r8
 800b692:	fa09 f303 	lsl.w	r3, r9, r3
 800b696:	4313      	orrs	r3, r2
 800b698:	9304      	str	r3, [sp, #16]
 800b69a:	46a2      	mov	sl, r4
 800b69c:	e7d2      	b.n	800b644 <_svfiprintf_r+0x9c>
 800b69e:	9b03      	ldr	r3, [sp, #12]
 800b6a0:	1d19      	adds	r1, r3, #4
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	9103      	str	r1, [sp, #12]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	bfbb      	ittet	lt
 800b6aa:	425b      	neglt	r3, r3
 800b6ac:	f042 0202 	orrlt.w	r2, r2, #2
 800b6b0:	9307      	strge	r3, [sp, #28]
 800b6b2:	9307      	strlt	r3, [sp, #28]
 800b6b4:	bfb8      	it	lt
 800b6b6:	9204      	strlt	r2, [sp, #16]
 800b6b8:	7823      	ldrb	r3, [r4, #0]
 800b6ba:	2b2e      	cmp	r3, #46	; 0x2e
 800b6bc:	d10c      	bne.n	800b6d8 <_svfiprintf_r+0x130>
 800b6be:	7863      	ldrb	r3, [r4, #1]
 800b6c0:	2b2a      	cmp	r3, #42	; 0x2a
 800b6c2:	d135      	bne.n	800b730 <_svfiprintf_r+0x188>
 800b6c4:	9b03      	ldr	r3, [sp, #12]
 800b6c6:	1d1a      	adds	r2, r3, #4
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	9203      	str	r2, [sp, #12]
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	bfb8      	it	lt
 800b6d0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b6d4:	3402      	adds	r4, #2
 800b6d6:	9305      	str	r3, [sp, #20]
 800b6d8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b7a4 <_svfiprintf_r+0x1fc>
 800b6dc:	7821      	ldrb	r1, [r4, #0]
 800b6de:	2203      	movs	r2, #3
 800b6e0:	4650      	mov	r0, sl
 800b6e2:	f7f4 fdb5 	bl	8000250 <memchr>
 800b6e6:	b140      	cbz	r0, 800b6fa <_svfiprintf_r+0x152>
 800b6e8:	2340      	movs	r3, #64	; 0x40
 800b6ea:	eba0 000a 	sub.w	r0, r0, sl
 800b6ee:	fa03 f000 	lsl.w	r0, r3, r0
 800b6f2:	9b04      	ldr	r3, [sp, #16]
 800b6f4:	4303      	orrs	r3, r0
 800b6f6:	3401      	adds	r4, #1
 800b6f8:	9304      	str	r3, [sp, #16]
 800b6fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6fe:	4826      	ldr	r0, [pc, #152]	; (800b798 <_svfiprintf_r+0x1f0>)
 800b700:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b704:	2206      	movs	r2, #6
 800b706:	f7f4 fda3 	bl	8000250 <memchr>
 800b70a:	2800      	cmp	r0, #0
 800b70c:	d038      	beq.n	800b780 <_svfiprintf_r+0x1d8>
 800b70e:	4b23      	ldr	r3, [pc, #140]	; (800b79c <_svfiprintf_r+0x1f4>)
 800b710:	bb1b      	cbnz	r3, 800b75a <_svfiprintf_r+0x1b2>
 800b712:	9b03      	ldr	r3, [sp, #12]
 800b714:	3307      	adds	r3, #7
 800b716:	f023 0307 	bic.w	r3, r3, #7
 800b71a:	3308      	adds	r3, #8
 800b71c:	9303      	str	r3, [sp, #12]
 800b71e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b720:	4433      	add	r3, r6
 800b722:	9309      	str	r3, [sp, #36]	; 0x24
 800b724:	e767      	b.n	800b5f6 <_svfiprintf_r+0x4e>
 800b726:	fb0c 3202 	mla	r2, ip, r2, r3
 800b72a:	460c      	mov	r4, r1
 800b72c:	2001      	movs	r0, #1
 800b72e:	e7a5      	b.n	800b67c <_svfiprintf_r+0xd4>
 800b730:	2300      	movs	r3, #0
 800b732:	3401      	adds	r4, #1
 800b734:	9305      	str	r3, [sp, #20]
 800b736:	4619      	mov	r1, r3
 800b738:	f04f 0c0a 	mov.w	ip, #10
 800b73c:	4620      	mov	r0, r4
 800b73e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b742:	3a30      	subs	r2, #48	; 0x30
 800b744:	2a09      	cmp	r2, #9
 800b746:	d903      	bls.n	800b750 <_svfiprintf_r+0x1a8>
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d0c5      	beq.n	800b6d8 <_svfiprintf_r+0x130>
 800b74c:	9105      	str	r1, [sp, #20]
 800b74e:	e7c3      	b.n	800b6d8 <_svfiprintf_r+0x130>
 800b750:	fb0c 2101 	mla	r1, ip, r1, r2
 800b754:	4604      	mov	r4, r0
 800b756:	2301      	movs	r3, #1
 800b758:	e7f0      	b.n	800b73c <_svfiprintf_r+0x194>
 800b75a:	ab03      	add	r3, sp, #12
 800b75c:	9300      	str	r3, [sp, #0]
 800b75e:	462a      	mov	r2, r5
 800b760:	4b0f      	ldr	r3, [pc, #60]	; (800b7a0 <_svfiprintf_r+0x1f8>)
 800b762:	a904      	add	r1, sp, #16
 800b764:	4638      	mov	r0, r7
 800b766:	f7fd fb2f 	bl	8008dc8 <_printf_float>
 800b76a:	1c42      	adds	r2, r0, #1
 800b76c:	4606      	mov	r6, r0
 800b76e:	d1d6      	bne.n	800b71e <_svfiprintf_r+0x176>
 800b770:	89ab      	ldrh	r3, [r5, #12]
 800b772:	065b      	lsls	r3, r3, #25
 800b774:	f53f af2c 	bmi.w	800b5d0 <_svfiprintf_r+0x28>
 800b778:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b77a:	b01d      	add	sp, #116	; 0x74
 800b77c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b780:	ab03      	add	r3, sp, #12
 800b782:	9300      	str	r3, [sp, #0]
 800b784:	462a      	mov	r2, r5
 800b786:	4b06      	ldr	r3, [pc, #24]	; (800b7a0 <_svfiprintf_r+0x1f8>)
 800b788:	a904      	add	r1, sp, #16
 800b78a:	4638      	mov	r0, r7
 800b78c:	f7fd fdc0 	bl	8009310 <_printf_i>
 800b790:	e7eb      	b.n	800b76a <_svfiprintf_r+0x1c2>
 800b792:	bf00      	nop
 800b794:	0800c33c 	.word	0x0800c33c
 800b798:	0800c346 	.word	0x0800c346
 800b79c:	08008dc9 	.word	0x08008dc9
 800b7a0:	0800b4f1 	.word	0x0800b4f1
 800b7a4:	0800c342 	.word	0x0800c342

0800b7a8 <__sfputc_r>:
 800b7a8:	6893      	ldr	r3, [r2, #8]
 800b7aa:	3b01      	subs	r3, #1
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	b410      	push	{r4}
 800b7b0:	6093      	str	r3, [r2, #8]
 800b7b2:	da08      	bge.n	800b7c6 <__sfputc_r+0x1e>
 800b7b4:	6994      	ldr	r4, [r2, #24]
 800b7b6:	42a3      	cmp	r3, r4
 800b7b8:	db01      	blt.n	800b7be <__sfputc_r+0x16>
 800b7ba:	290a      	cmp	r1, #10
 800b7bc:	d103      	bne.n	800b7c6 <__sfputc_r+0x1e>
 800b7be:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b7c2:	f7fe b875 	b.w	80098b0 <__swbuf_r>
 800b7c6:	6813      	ldr	r3, [r2, #0]
 800b7c8:	1c58      	adds	r0, r3, #1
 800b7ca:	6010      	str	r0, [r2, #0]
 800b7cc:	7019      	strb	r1, [r3, #0]
 800b7ce:	4608      	mov	r0, r1
 800b7d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b7d4:	4770      	bx	lr

0800b7d6 <__sfputs_r>:
 800b7d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7d8:	4606      	mov	r6, r0
 800b7da:	460f      	mov	r7, r1
 800b7dc:	4614      	mov	r4, r2
 800b7de:	18d5      	adds	r5, r2, r3
 800b7e0:	42ac      	cmp	r4, r5
 800b7e2:	d101      	bne.n	800b7e8 <__sfputs_r+0x12>
 800b7e4:	2000      	movs	r0, #0
 800b7e6:	e007      	b.n	800b7f8 <__sfputs_r+0x22>
 800b7e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7ec:	463a      	mov	r2, r7
 800b7ee:	4630      	mov	r0, r6
 800b7f0:	f7ff ffda 	bl	800b7a8 <__sfputc_r>
 800b7f4:	1c43      	adds	r3, r0, #1
 800b7f6:	d1f3      	bne.n	800b7e0 <__sfputs_r+0xa>
 800b7f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b7fc <_vfiprintf_r>:
 800b7fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b800:	460d      	mov	r5, r1
 800b802:	b09d      	sub	sp, #116	; 0x74
 800b804:	4614      	mov	r4, r2
 800b806:	4698      	mov	r8, r3
 800b808:	4606      	mov	r6, r0
 800b80a:	b118      	cbz	r0, 800b814 <_vfiprintf_r+0x18>
 800b80c:	6983      	ldr	r3, [r0, #24]
 800b80e:	b90b      	cbnz	r3, 800b814 <_vfiprintf_r+0x18>
 800b810:	f7ff f8c2 	bl	800a998 <__sinit>
 800b814:	4b89      	ldr	r3, [pc, #548]	; (800ba3c <_vfiprintf_r+0x240>)
 800b816:	429d      	cmp	r5, r3
 800b818:	d11b      	bne.n	800b852 <_vfiprintf_r+0x56>
 800b81a:	6875      	ldr	r5, [r6, #4]
 800b81c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b81e:	07d9      	lsls	r1, r3, #31
 800b820:	d405      	bmi.n	800b82e <_vfiprintf_r+0x32>
 800b822:	89ab      	ldrh	r3, [r5, #12]
 800b824:	059a      	lsls	r2, r3, #22
 800b826:	d402      	bmi.n	800b82e <_vfiprintf_r+0x32>
 800b828:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b82a:	f7ff f96a 	bl	800ab02 <__retarget_lock_acquire_recursive>
 800b82e:	89ab      	ldrh	r3, [r5, #12]
 800b830:	071b      	lsls	r3, r3, #28
 800b832:	d501      	bpl.n	800b838 <_vfiprintf_r+0x3c>
 800b834:	692b      	ldr	r3, [r5, #16]
 800b836:	b9eb      	cbnz	r3, 800b874 <_vfiprintf_r+0x78>
 800b838:	4629      	mov	r1, r5
 800b83a:	4630      	mov	r0, r6
 800b83c:	f7fe f88a 	bl	8009954 <__swsetup_r>
 800b840:	b1c0      	cbz	r0, 800b874 <_vfiprintf_r+0x78>
 800b842:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b844:	07dc      	lsls	r4, r3, #31
 800b846:	d50e      	bpl.n	800b866 <_vfiprintf_r+0x6a>
 800b848:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b84c:	b01d      	add	sp, #116	; 0x74
 800b84e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b852:	4b7b      	ldr	r3, [pc, #492]	; (800ba40 <_vfiprintf_r+0x244>)
 800b854:	429d      	cmp	r5, r3
 800b856:	d101      	bne.n	800b85c <_vfiprintf_r+0x60>
 800b858:	68b5      	ldr	r5, [r6, #8]
 800b85a:	e7df      	b.n	800b81c <_vfiprintf_r+0x20>
 800b85c:	4b79      	ldr	r3, [pc, #484]	; (800ba44 <_vfiprintf_r+0x248>)
 800b85e:	429d      	cmp	r5, r3
 800b860:	bf08      	it	eq
 800b862:	68f5      	ldreq	r5, [r6, #12]
 800b864:	e7da      	b.n	800b81c <_vfiprintf_r+0x20>
 800b866:	89ab      	ldrh	r3, [r5, #12]
 800b868:	0598      	lsls	r0, r3, #22
 800b86a:	d4ed      	bmi.n	800b848 <_vfiprintf_r+0x4c>
 800b86c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b86e:	f7ff f949 	bl	800ab04 <__retarget_lock_release_recursive>
 800b872:	e7e9      	b.n	800b848 <_vfiprintf_r+0x4c>
 800b874:	2300      	movs	r3, #0
 800b876:	9309      	str	r3, [sp, #36]	; 0x24
 800b878:	2320      	movs	r3, #32
 800b87a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b87e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b882:	2330      	movs	r3, #48	; 0x30
 800b884:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ba48 <_vfiprintf_r+0x24c>
 800b888:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b88c:	f04f 0901 	mov.w	r9, #1
 800b890:	4623      	mov	r3, r4
 800b892:	469a      	mov	sl, r3
 800b894:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b898:	b10a      	cbz	r2, 800b89e <_vfiprintf_r+0xa2>
 800b89a:	2a25      	cmp	r2, #37	; 0x25
 800b89c:	d1f9      	bne.n	800b892 <_vfiprintf_r+0x96>
 800b89e:	ebba 0b04 	subs.w	fp, sl, r4
 800b8a2:	d00b      	beq.n	800b8bc <_vfiprintf_r+0xc0>
 800b8a4:	465b      	mov	r3, fp
 800b8a6:	4622      	mov	r2, r4
 800b8a8:	4629      	mov	r1, r5
 800b8aa:	4630      	mov	r0, r6
 800b8ac:	f7ff ff93 	bl	800b7d6 <__sfputs_r>
 800b8b0:	3001      	adds	r0, #1
 800b8b2:	f000 80aa 	beq.w	800ba0a <_vfiprintf_r+0x20e>
 800b8b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b8b8:	445a      	add	r2, fp
 800b8ba:	9209      	str	r2, [sp, #36]	; 0x24
 800b8bc:	f89a 3000 	ldrb.w	r3, [sl]
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	f000 80a2 	beq.w	800ba0a <_vfiprintf_r+0x20e>
 800b8c6:	2300      	movs	r3, #0
 800b8c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b8cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b8d0:	f10a 0a01 	add.w	sl, sl, #1
 800b8d4:	9304      	str	r3, [sp, #16]
 800b8d6:	9307      	str	r3, [sp, #28]
 800b8d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b8dc:	931a      	str	r3, [sp, #104]	; 0x68
 800b8de:	4654      	mov	r4, sl
 800b8e0:	2205      	movs	r2, #5
 800b8e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8e6:	4858      	ldr	r0, [pc, #352]	; (800ba48 <_vfiprintf_r+0x24c>)
 800b8e8:	f7f4 fcb2 	bl	8000250 <memchr>
 800b8ec:	9a04      	ldr	r2, [sp, #16]
 800b8ee:	b9d8      	cbnz	r0, 800b928 <_vfiprintf_r+0x12c>
 800b8f0:	06d1      	lsls	r1, r2, #27
 800b8f2:	bf44      	itt	mi
 800b8f4:	2320      	movmi	r3, #32
 800b8f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b8fa:	0713      	lsls	r3, r2, #28
 800b8fc:	bf44      	itt	mi
 800b8fe:	232b      	movmi	r3, #43	; 0x2b
 800b900:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b904:	f89a 3000 	ldrb.w	r3, [sl]
 800b908:	2b2a      	cmp	r3, #42	; 0x2a
 800b90a:	d015      	beq.n	800b938 <_vfiprintf_r+0x13c>
 800b90c:	9a07      	ldr	r2, [sp, #28]
 800b90e:	4654      	mov	r4, sl
 800b910:	2000      	movs	r0, #0
 800b912:	f04f 0c0a 	mov.w	ip, #10
 800b916:	4621      	mov	r1, r4
 800b918:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b91c:	3b30      	subs	r3, #48	; 0x30
 800b91e:	2b09      	cmp	r3, #9
 800b920:	d94e      	bls.n	800b9c0 <_vfiprintf_r+0x1c4>
 800b922:	b1b0      	cbz	r0, 800b952 <_vfiprintf_r+0x156>
 800b924:	9207      	str	r2, [sp, #28]
 800b926:	e014      	b.n	800b952 <_vfiprintf_r+0x156>
 800b928:	eba0 0308 	sub.w	r3, r0, r8
 800b92c:	fa09 f303 	lsl.w	r3, r9, r3
 800b930:	4313      	orrs	r3, r2
 800b932:	9304      	str	r3, [sp, #16]
 800b934:	46a2      	mov	sl, r4
 800b936:	e7d2      	b.n	800b8de <_vfiprintf_r+0xe2>
 800b938:	9b03      	ldr	r3, [sp, #12]
 800b93a:	1d19      	adds	r1, r3, #4
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	9103      	str	r1, [sp, #12]
 800b940:	2b00      	cmp	r3, #0
 800b942:	bfbb      	ittet	lt
 800b944:	425b      	neglt	r3, r3
 800b946:	f042 0202 	orrlt.w	r2, r2, #2
 800b94a:	9307      	strge	r3, [sp, #28]
 800b94c:	9307      	strlt	r3, [sp, #28]
 800b94e:	bfb8      	it	lt
 800b950:	9204      	strlt	r2, [sp, #16]
 800b952:	7823      	ldrb	r3, [r4, #0]
 800b954:	2b2e      	cmp	r3, #46	; 0x2e
 800b956:	d10c      	bne.n	800b972 <_vfiprintf_r+0x176>
 800b958:	7863      	ldrb	r3, [r4, #1]
 800b95a:	2b2a      	cmp	r3, #42	; 0x2a
 800b95c:	d135      	bne.n	800b9ca <_vfiprintf_r+0x1ce>
 800b95e:	9b03      	ldr	r3, [sp, #12]
 800b960:	1d1a      	adds	r2, r3, #4
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	9203      	str	r2, [sp, #12]
 800b966:	2b00      	cmp	r3, #0
 800b968:	bfb8      	it	lt
 800b96a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b96e:	3402      	adds	r4, #2
 800b970:	9305      	str	r3, [sp, #20]
 800b972:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ba58 <_vfiprintf_r+0x25c>
 800b976:	7821      	ldrb	r1, [r4, #0]
 800b978:	2203      	movs	r2, #3
 800b97a:	4650      	mov	r0, sl
 800b97c:	f7f4 fc68 	bl	8000250 <memchr>
 800b980:	b140      	cbz	r0, 800b994 <_vfiprintf_r+0x198>
 800b982:	2340      	movs	r3, #64	; 0x40
 800b984:	eba0 000a 	sub.w	r0, r0, sl
 800b988:	fa03 f000 	lsl.w	r0, r3, r0
 800b98c:	9b04      	ldr	r3, [sp, #16]
 800b98e:	4303      	orrs	r3, r0
 800b990:	3401      	adds	r4, #1
 800b992:	9304      	str	r3, [sp, #16]
 800b994:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b998:	482c      	ldr	r0, [pc, #176]	; (800ba4c <_vfiprintf_r+0x250>)
 800b99a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b99e:	2206      	movs	r2, #6
 800b9a0:	f7f4 fc56 	bl	8000250 <memchr>
 800b9a4:	2800      	cmp	r0, #0
 800b9a6:	d03f      	beq.n	800ba28 <_vfiprintf_r+0x22c>
 800b9a8:	4b29      	ldr	r3, [pc, #164]	; (800ba50 <_vfiprintf_r+0x254>)
 800b9aa:	bb1b      	cbnz	r3, 800b9f4 <_vfiprintf_r+0x1f8>
 800b9ac:	9b03      	ldr	r3, [sp, #12]
 800b9ae:	3307      	adds	r3, #7
 800b9b0:	f023 0307 	bic.w	r3, r3, #7
 800b9b4:	3308      	adds	r3, #8
 800b9b6:	9303      	str	r3, [sp, #12]
 800b9b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9ba:	443b      	add	r3, r7
 800b9bc:	9309      	str	r3, [sp, #36]	; 0x24
 800b9be:	e767      	b.n	800b890 <_vfiprintf_r+0x94>
 800b9c0:	fb0c 3202 	mla	r2, ip, r2, r3
 800b9c4:	460c      	mov	r4, r1
 800b9c6:	2001      	movs	r0, #1
 800b9c8:	e7a5      	b.n	800b916 <_vfiprintf_r+0x11a>
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	3401      	adds	r4, #1
 800b9ce:	9305      	str	r3, [sp, #20]
 800b9d0:	4619      	mov	r1, r3
 800b9d2:	f04f 0c0a 	mov.w	ip, #10
 800b9d6:	4620      	mov	r0, r4
 800b9d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b9dc:	3a30      	subs	r2, #48	; 0x30
 800b9de:	2a09      	cmp	r2, #9
 800b9e0:	d903      	bls.n	800b9ea <_vfiprintf_r+0x1ee>
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d0c5      	beq.n	800b972 <_vfiprintf_r+0x176>
 800b9e6:	9105      	str	r1, [sp, #20]
 800b9e8:	e7c3      	b.n	800b972 <_vfiprintf_r+0x176>
 800b9ea:	fb0c 2101 	mla	r1, ip, r1, r2
 800b9ee:	4604      	mov	r4, r0
 800b9f0:	2301      	movs	r3, #1
 800b9f2:	e7f0      	b.n	800b9d6 <_vfiprintf_r+0x1da>
 800b9f4:	ab03      	add	r3, sp, #12
 800b9f6:	9300      	str	r3, [sp, #0]
 800b9f8:	462a      	mov	r2, r5
 800b9fa:	4b16      	ldr	r3, [pc, #88]	; (800ba54 <_vfiprintf_r+0x258>)
 800b9fc:	a904      	add	r1, sp, #16
 800b9fe:	4630      	mov	r0, r6
 800ba00:	f7fd f9e2 	bl	8008dc8 <_printf_float>
 800ba04:	4607      	mov	r7, r0
 800ba06:	1c78      	adds	r0, r7, #1
 800ba08:	d1d6      	bne.n	800b9b8 <_vfiprintf_r+0x1bc>
 800ba0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ba0c:	07d9      	lsls	r1, r3, #31
 800ba0e:	d405      	bmi.n	800ba1c <_vfiprintf_r+0x220>
 800ba10:	89ab      	ldrh	r3, [r5, #12]
 800ba12:	059a      	lsls	r2, r3, #22
 800ba14:	d402      	bmi.n	800ba1c <_vfiprintf_r+0x220>
 800ba16:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ba18:	f7ff f874 	bl	800ab04 <__retarget_lock_release_recursive>
 800ba1c:	89ab      	ldrh	r3, [r5, #12]
 800ba1e:	065b      	lsls	r3, r3, #25
 800ba20:	f53f af12 	bmi.w	800b848 <_vfiprintf_r+0x4c>
 800ba24:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ba26:	e711      	b.n	800b84c <_vfiprintf_r+0x50>
 800ba28:	ab03      	add	r3, sp, #12
 800ba2a:	9300      	str	r3, [sp, #0]
 800ba2c:	462a      	mov	r2, r5
 800ba2e:	4b09      	ldr	r3, [pc, #36]	; (800ba54 <_vfiprintf_r+0x258>)
 800ba30:	a904      	add	r1, sp, #16
 800ba32:	4630      	mov	r0, r6
 800ba34:	f7fd fc6c 	bl	8009310 <_printf_i>
 800ba38:	e7e4      	b.n	800ba04 <_vfiprintf_r+0x208>
 800ba3a:	bf00      	nop
 800ba3c:	0800c1a0 	.word	0x0800c1a0
 800ba40:	0800c1c0 	.word	0x0800c1c0
 800ba44:	0800c180 	.word	0x0800c180
 800ba48:	0800c33c 	.word	0x0800c33c
 800ba4c:	0800c346 	.word	0x0800c346
 800ba50:	08008dc9 	.word	0x08008dc9
 800ba54:	0800b7d7 	.word	0x0800b7d7
 800ba58:	0800c342 	.word	0x0800c342

0800ba5c <_sbrk_r>:
 800ba5c:	b538      	push	{r3, r4, r5, lr}
 800ba5e:	4d06      	ldr	r5, [pc, #24]	; (800ba78 <_sbrk_r+0x1c>)
 800ba60:	2300      	movs	r3, #0
 800ba62:	4604      	mov	r4, r0
 800ba64:	4608      	mov	r0, r1
 800ba66:	602b      	str	r3, [r5, #0]
 800ba68:	f7f6 f990 	bl	8001d8c <_sbrk>
 800ba6c:	1c43      	adds	r3, r0, #1
 800ba6e:	d102      	bne.n	800ba76 <_sbrk_r+0x1a>
 800ba70:	682b      	ldr	r3, [r5, #0]
 800ba72:	b103      	cbz	r3, 800ba76 <_sbrk_r+0x1a>
 800ba74:	6023      	str	r3, [r4, #0]
 800ba76:	bd38      	pop	{r3, r4, r5, pc}
 800ba78:	20000508 	.word	0x20000508

0800ba7c <__sread>:
 800ba7c:	b510      	push	{r4, lr}
 800ba7e:	460c      	mov	r4, r1
 800ba80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba84:	f000 f904 	bl	800bc90 <_read_r>
 800ba88:	2800      	cmp	r0, #0
 800ba8a:	bfab      	itete	ge
 800ba8c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ba8e:	89a3      	ldrhlt	r3, [r4, #12]
 800ba90:	181b      	addge	r3, r3, r0
 800ba92:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ba96:	bfac      	ite	ge
 800ba98:	6563      	strge	r3, [r4, #84]	; 0x54
 800ba9a:	81a3      	strhlt	r3, [r4, #12]
 800ba9c:	bd10      	pop	{r4, pc}

0800ba9e <__swrite>:
 800ba9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800baa2:	461f      	mov	r7, r3
 800baa4:	898b      	ldrh	r3, [r1, #12]
 800baa6:	05db      	lsls	r3, r3, #23
 800baa8:	4605      	mov	r5, r0
 800baaa:	460c      	mov	r4, r1
 800baac:	4616      	mov	r6, r2
 800baae:	d505      	bpl.n	800babc <__swrite+0x1e>
 800bab0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bab4:	2302      	movs	r3, #2
 800bab6:	2200      	movs	r2, #0
 800bab8:	f000 f870 	bl	800bb9c <_lseek_r>
 800babc:	89a3      	ldrh	r3, [r4, #12]
 800babe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bac2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bac6:	81a3      	strh	r3, [r4, #12]
 800bac8:	4632      	mov	r2, r6
 800baca:	463b      	mov	r3, r7
 800bacc:	4628      	mov	r0, r5
 800bace:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bad2:	f000 b817 	b.w	800bb04 <_write_r>

0800bad6 <__sseek>:
 800bad6:	b510      	push	{r4, lr}
 800bad8:	460c      	mov	r4, r1
 800bada:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bade:	f000 f85d 	bl	800bb9c <_lseek_r>
 800bae2:	1c43      	adds	r3, r0, #1
 800bae4:	89a3      	ldrh	r3, [r4, #12]
 800bae6:	bf15      	itete	ne
 800bae8:	6560      	strne	r0, [r4, #84]	; 0x54
 800baea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800baee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800baf2:	81a3      	strheq	r3, [r4, #12]
 800baf4:	bf18      	it	ne
 800baf6:	81a3      	strhne	r3, [r4, #12]
 800baf8:	bd10      	pop	{r4, pc}

0800bafa <__sclose>:
 800bafa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bafe:	f000 b81b 	b.w	800bb38 <_close_r>
	...

0800bb04 <_write_r>:
 800bb04:	b538      	push	{r3, r4, r5, lr}
 800bb06:	4d07      	ldr	r5, [pc, #28]	; (800bb24 <_write_r+0x20>)
 800bb08:	4604      	mov	r4, r0
 800bb0a:	4608      	mov	r0, r1
 800bb0c:	4611      	mov	r1, r2
 800bb0e:	2200      	movs	r2, #0
 800bb10:	602a      	str	r2, [r5, #0]
 800bb12:	461a      	mov	r2, r3
 800bb14:	f7f6 f8e9 	bl	8001cea <_write>
 800bb18:	1c43      	adds	r3, r0, #1
 800bb1a:	d102      	bne.n	800bb22 <_write_r+0x1e>
 800bb1c:	682b      	ldr	r3, [r5, #0]
 800bb1e:	b103      	cbz	r3, 800bb22 <_write_r+0x1e>
 800bb20:	6023      	str	r3, [r4, #0]
 800bb22:	bd38      	pop	{r3, r4, r5, pc}
 800bb24:	20000508 	.word	0x20000508

0800bb28 <abort>:
 800bb28:	b508      	push	{r3, lr}
 800bb2a:	2006      	movs	r0, #6
 800bb2c:	f000 f8ea 	bl	800bd04 <raise>
 800bb30:	2001      	movs	r0, #1
 800bb32:	f7f6 f8b3 	bl	8001c9c <_exit>
	...

0800bb38 <_close_r>:
 800bb38:	b538      	push	{r3, r4, r5, lr}
 800bb3a:	4d06      	ldr	r5, [pc, #24]	; (800bb54 <_close_r+0x1c>)
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	4604      	mov	r4, r0
 800bb40:	4608      	mov	r0, r1
 800bb42:	602b      	str	r3, [r5, #0]
 800bb44:	f7f6 f8ed 	bl	8001d22 <_close>
 800bb48:	1c43      	adds	r3, r0, #1
 800bb4a:	d102      	bne.n	800bb52 <_close_r+0x1a>
 800bb4c:	682b      	ldr	r3, [r5, #0]
 800bb4e:	b103      	cbz	r3, 800bb52 <_close_r+0x1a>
 800bb50:	6023      	str	r3, [r4, #0]
 800bb52:	bd38      	pop	{r3, r4, r5, pc}
 800bb54:	20000508 	.word	0x20000508

0800bb58 <_fstat_r>:
 800bb58:	b538      	push	{r3, r4, r5, lr}
 800bb5a:	4d07      	ldr	r5, [pc, #28]	; (800bb78 <_fstat_r+0x20>)
 800bb5c:	2300      	movs	r3, #0
 800bb5e:	4604      	mov	r4, r0
 800bb60:	4608      	mov	r0, r1
 800bb62:	4611      	mov	r1, r2
 800bb64:	602b      	str	r3, [r5, #0]
 800bb66:	f7f6 f8e8 	bl	8001d3a <_fstat>
 800bb6a:	1c43      	adds	r3, r0, #1
 800bb6c:	d102      	bne.n	800bb74 <_fstat_r+0x1c>
 800bb6e:	682b      	ldr	r3, [r5, #0]
 800bb70:	b103      	cbz	r3, 800bb74 <_fstat_r+0x1c>
 800bb72:	6023      	str	r3, [r4, #0]
 800bb74:	bd38      	pop	{r3, r4, r5, pc}
 800bb76:	bf00      	nop
 800bb78:	20000508 	.word	0x20000508

0800bb7c <_isatty_r>:
 800bb7c:	b538      	push	{r3, r4, r5, lr}
 800bb7e:	4d06      	ldr	r5, [pc, #24]	; (800bb98 <_isatty_r+0x1c>)
 800bb80:	2300      	movs	r3, #0
 800bb82:	4604      	mov	r4, r0
 800bb84:	4608      	mov	r0, r1
 800bb86:	602b      	str	r3, [r5, #0]
 800bb88:	f7f6 f8e7 	bl	8001d5a <_isatty>
 800bb8c:	1c43      	adds	r3, r0, #1
 800bb8e:	d102      	bne.n	800bb96 <_isatty_r+0x1a>
 800bb90:	682b      	ldr	r3, [r5, #0]
 800bb92:	b103      	cbz	r3, 800bb96 <_isatty_r+0x1a>
 800bb94:	6023      	str	r3, [r4, #0]
 800bb96:	bd38      	pop	{r3, r4, r5, pc}
 800bb98:	20000508 	.word	0x20000508

0800bb9c <_lseek_r>:
 800bb9c:	b538      	push	{r3, r4, r5, lr}
 800bb9e:	4d07      	ldr	r5, [pc, #28]	; (800bbbc <_lseek_r+0x20>)
 800bba0:	4604      	mov	r4, r0
 800bba2:	4608      	mov	r0, r1
 800bba4:	4611      	mov	r1, r2
 800bba6:	2200      	movs	r2, #0
 800bba8:	602a      	str	r2, [r5, #0]
 800bbaa:	461a      	mov	r2, r3
 800bbac:	f7f6 f8e0 	bl	8001d70 <_lseek>
 800bbb0:	1c43      	adds	r3, r0, #1
 800bbb2:	d102      	bne.n	800bbba <_lseek_r+0x1e>
 800bbb4:	682b      	ldr	r3, [r5, #0]
 800bbb6:	b103      	cbz	r3, 800bbba <_lseek_r+0x1e>
 800bbb8:	6023      	str	r3, [r4, #0]
 800bbba:	bd38      	pop	{r3, r4, r5, pc}
 800bbbc:	20000508 	.word	0x20000508

0800bbc0 <__ascii_mbtowc>:
 800bbc0:	b082      	sub	sp, #8
 800bbc2:	b901      	cbnz	r1, 800bbc6 <__ascii_mbtowc+0x6>
 800bbc4:	a901      	add	r1, sp, #4
 800bbc6:	b142      	cbz	r2, 800bbda <__ascii_mbtowc+0x1a>
 800bbc8:	b14b      	cbz	r3, 800bbde <__ascii_mbtowc+0x1e>
 800bbca:	7813      	ldrb	r3, [r2, #0]
 800bbcc:	600b      	str	r3, [r1, #0]
 800bbce:	7812      	ldrb	r2, [r2, #0]
 800bbd0:	1e10      	subs	r0, r2, #0
 800bbd2:	bf18      	it	ne
 800bbd4:	2001      	movne	r0, #1
 800bbd6:	b002      	add	sp, #8
 800bbd8:	4770      	bx	lr
 800bbda:	4610      	mov	r0, r2
 800bbdc:	e7fb      	b.n	800bbd6 <__ascii_mbtowc+0x16>
 800bbde:	f06f 0001 	mvn.w	r0, #1
 800bbe2:	e7f8      	b.n	800bbd6 <__ascii_mbtowc+0x16>

0800bbe4 <memmove>:
 800bbe4:	4288      	cmp	r0, r1
 800bbe6:	b510      	push	{r4, lr}
 800bbe8:	eb01 0402 	add.w	r4, r1, r2
 800bbec:	d902      	bls.n	800bbf4 <memmove+0x10>
 800bbee:	4284      	cmp	r4, r0
 800bbf0:	4623      	mov	r3, r4
 800bbf2:	d807      	bhi.n	800bc04 <memmove+0x20>
 800bbf4:	1e43      	subs	r3, r0, #1
 800bbf6:	42a1      	cmp	r1, r4
 800bbf8:	d008      	beq.n	800bc0c <memmove+0x28>
 800bbfa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bbfe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bc02:	e7f8      	b.n	800bbf6 <memmove+0x12>
 800bc04:	4402      	add	r2, r0
 800bc06:	4601      	mov	r1, r0
 800bc08:	428a      	cmp	r2, r1
 800bc0a:	d100      	bne.n	800bc0e <memmove+0x2a>
 800bc0c:	bd10      	pop	{r4, pc}
 800bc0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bc12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bc16:	e7f7      	b.n	800bc08 <memmove+0x24>

0800bc18 <__malloc_lock>:
 800bc18:	4801      	ldr	r0, [pc, #4]	; (800bc20 <__malloc_lock+0x8>)
 800bc1a:	f7fe bf72 	b.w	800ab02 <__retarget_lock_acquire_recursive>
 800bc1e:	bf00      	nop
 800bc20:	200004fc 	.word	0x200004fc

0800bc24 <__malloc_unlock>:
 800bc24:	4801      	ldr	r0, [pc, #4]	; (800bc2c <__malloc_unlock+0x8>)
 800bc26:	f7fe bf6d 	b.w	800ab04 <__retarget_lock_release_recursive>
 800bc2a:	bf00      	nop
 800bc2c:	200004fc 	.word	0x200004fc

0800bc30 <_realloc_r>:
 800bc30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc34:	4680      	mov	r8, r0
 800bc36:	4614      	mov	r4, r2
 800bc38:	460e      	mov	r6, r1
 800bc3a:	b921      	cbnz	r1, 800bc46 <_realloc_r+0x16>
 800bc3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc40:	4611      	mov	r1, r2
 800bc42:	f7ff bbe1 	b.w	800b408 <_malloc_r>
 800bc46:	b92a      	cbnz	r2, 800bc54 <_realloc_r+0x24>
 800bc48:	f7ff fb72 	bl	800b330 <_free_r>
 800bc4c:	4625      	mov	r5, r4
 800bc4e:	4628      	mov	r0, r5
 800bc50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc54:	f000 f87f 	bl	800bd56 <_malloc_usable_size_r>
 800bc58:	4284      	cmp	r4, r0
 800bc5a:	4607      	mov	r7, r0
 800bc5c:	d802      	bhi.n	800bc64 <_realloc_r+0x34>
 800bc5e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bc62:	d812      	bhi.n	800bc8a <_realloc_r+0x5a>
 800bc64:	4621      	mov	r1, r4
 800bc66:	4640      	mov	r0, r8
 800bc68:	f7ff fbce 	bl	800b408 <_malloc_r>
 800bc6c:	4605      	mov	r5, r0
 800bc6e:	2800      	cmp	r0, #0
 800bc70:	d0ed      	beq.n	800bc4e <_realloc_r+0x1e>
 800bc72:	42bc      	cmp	r4, r7
 800bc74:	4622      	mov	r2, r4
 800bc76:	4631      	mov	r1, r6
 800bc78:	bf28      	it	cs
 800bc7a:	463a      	movcs	r2, r7
 800bc7c:	f7fe ffb0 	bl	800abe0 <memcpy>
 800bc80:	4631      	mov	r1, r6
 800bc82:	4640      	mov	r0, r8
 800bc84:	f7ff fb54 	bl	800b330 <_free_r>
 800bc88:	e7e1      	b.n	800bc4e <_realloc_r+0x1e>
 800bc8a:	4635      	mov	r5, r6
 800bc8c:	e7df      	b.n	800bc4e <_realloc_r+0x1e>
	...

0800bc90 <_read_r>:
 800bc90:	b538      	push	{r3, r4, r5, lr}
 800bc92:	4d07      	ldr	r5, [pc, #28]	; (800bcb0 <_read_r+0x20>)
 800bc94:	4604      	mov	r4, r0
 800bc96:	4608      	mov	r0, r1
 800bc98:	4611      	mov	r1, r2
 800bc9a:	2200      	movs	r2, #0
 800bc9c:	602a      	str	r2, [r5, #0]
 800bc9e:	461a      	mov	r2, r3
 800bca0:	f7f6 f806 	bl	8001cb0 <_read>
 800bca4:	1c43      	adds	r3, r0, #1
 800bca6:	d102      	bne.n	800bcae <_read_r+0x1e>
 800bca8:	682b      	ldr	r3, [r5, #0]
 800bcaa:	b103      	cbz	r3, 800bcae <_read_r+0x1e>
 800bcac:	6023      	str	r3, [r4, #0]
 800bcae:	bd38      	pop	{r3, r4, r5, pc}
 800bcb0:	20000508 	.word	0x20000508

0800bcb4 <_raise_r>:
 800bcb4:	291f      	cmp	r1, #31
 800bcb6:	b538      	push	{r3, r4, r5, lr}
 800bcb8:	4604      	mov	r4, r0
 800bcba:	460d      	mov	r5, r1
 800bcbc:	d904      	bls.n	800bcc8 <_raise_r+0x14>
 800bcbe:	2316      	movs	r3, #22
 800bcc0:	6003      	str	r3, [r0, #0]
 800bcc2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bcc6:	bd38      	pop	{r3, r4, r5, pc}
 800bcc8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bcca:	b112      	cbz	r2, 800bcd2 <_raise_r+0x1e>
 800bccc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bcd0:	b94b      	cbnz	r3, 800bce6 <_raise_r+0x32>
 800bcd2:	4620      	mov	r0, r4
 800bcd4:	f000 f830 	bl	800bd38 <_getpid_r>
 800bcd8:	462a      	mov	r2, r5
 800bcda:	4601      	mov	r1, r0
 800bcdc:	4620      	mov	r0, r4
 800bcde:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bce2:	f000 b817 	b.w	800bd14 <_kill_r>
 800bce6:	2b01      	cmp	r3, #1
 800bce8:	d00a      	beq.n	800bd00 <_raise_r+0x4c>
 800bcea:	1c59      	adds	r1, r3, #1
 800bcec:	d103      	bne.n	800bcf6 <_raise_r+0x42>
 800bcee:	2316      	movs	r3, #22
 800bcf0:	6003      	str	r3, [r0, #0]
 800bcf2:	2001      	movs	r0, #1
 800bcf4:	e7e7      	b.n	800bcc6 <_raise_r+0x12>
 800bcf6:	2400      	movs	r4, #0
 800bcf8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bcfc:	4628      	mov	r0, r5
 800bcfe:	4798      	blx	r3
 800bd00:	2000      	movs	r0, #0
 800bd02:	e7e0      	b.n	800bcc6 <_raise_r+0x12>

0800bd04 <raise>:
 800bd04:	4b02      	ldr	r3, [pc, #8]	; (800bd10 <raise+0xc>)
 800bd06:	4601      	mov	r1, r0
 800bd08:	6818      	ldr	r0, [r3, #0]
 800bd0a:	f7ff bfd3 	b.w	800bcb4 <_raise_r>
 800bd0e:	bf00      	nop
 800bd10:	200000f8 	.word	0x200000f8

0800bd14 <_kill_r>:
 800bd14:	b538      	push	{r3, r4, r5, lr}
 800bd16:	4d07      	ldr	r5, [pc, #28]	; (800bd34 <_kill_r+0x20>)
 800bd18:	2300      	movs	r3, #0
 800bd1a:	4604      	mov	r4, r0
 800bd1c:	4608      	mov	r0, r1
 800bd1e:	4611      	mov	r1, r2
 800bd20:	602b      	str	r3, [r5, #0]
 800bd22:	f7f5 ffab 	bl	8001c7c <_kill>
 800bd26:	1c43      	adds	r3, r0, #1
 800bd28:	d102      	bne.n	800bd30 <_kill_r+0x1c>
 800bd2a:	682b      	ldr	r3, [r5, #0]
 800bd2c:	b103      	cbz	r3, 800bd30 <_kill_r+0x1c>
 800bd2e:	6023      	str	r3, [r4, #0]
 800bd30:	bd38      	pop	{r3, r4, r5, pc}
 800bd32:	bf00      	nop
 800bd34:	20000508 	.word	0x20000508

0800bd38 <_getpid_r>:
 800bd38:	f7f5 bf98 	b.w	8001c6c <_getpid>

0800bd3c <__ascii_wctomb>:
 800bd3c:	b149      	cbz	r1, 800bd52 <__ascii_wctomb+0x16>
 800bd3e:	2aff      	cmp	r2, #255	; 0xff
 800bd40:	bf85      	ittet	hi
 800bd42:	238a      	movhi	r3, #138	; 0x8a
 800bd44:	6003      	strhi	r3, [r0, #0]
 800bd46:	700a      	strbls	r2, [r1, #0]
 800bd48:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800bd4c:	bf98      	it	ls
 800bd4e:	2001      	movls	r0, #1
 800bd50:	4770      	bx	lr
 800bd52:	4608      	mov	r0, r1
 800bd54:	4770      	bx	lr

0800bd56 <_malloc_usable_size_r>:
 800bd56:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd5a:	1f18      	subs	r0, r3, #4
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	bfbc      	itt	lt
 800bd60:	580b      	ldrlt	r3, [r1, r0]
 800bd62:	18c0      	addlt	r0, r0, r3
 800bd64:	4770      	bx	lr
	...

0800bd68 <_init>:
 800bd68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd6a:	bf00      	nop
 800bd6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd6e:	bc08      	pop	{r3}
 800bd70:	469e      	mov	lr, r3
 800bd72:	4770      	bx	lr

0800bd74 <_fini>:
 800bd74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd76:	bf00      	nop
 800bd78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd7a:	bc08      	pop	{r3}
 800bd7c:	469e      	mov	lr, r3
 800bd7e:	4770      	bx	lr
