Source Block: hdl/projects/ad9671_fmc/zc706/system_top.v@254:264@HdlStmAssign
  assign spi_afe_clk          = spi_clk;
  assign spi_clk_clk          = spi_clk;

  // single dma for all channels

  assign gt_rx_data_3 = gt_rx_data[255:192];
  assign gt_rx_data_2 = gt_rx_data[191:128];
  assign gt_rx_data_1 = gt_rx_data[127: 64];
  assign gt_rx_data_0 = gt_rx_data[ 63:  0];

  assign adc_dwr = adc_dwr_3 | adc_dwr_2 | adc_dwr_1 | adc_dwr_0;

Diff Content:
- 259   assign gt_rx_data_3 = gt_rx_data[255:192];

Clone Blocks:
Clone Blocks 1:
hdl/projects/usdrx1/zc706/system_top.v@254:264
  assign spi_afe_clk          = spi_clk;
  assign spi_clk_clk          = spi_clk;

  // single dma for all channels

  assign gt_rx_data_3 = gt_rx_data[255:192];
  assign gt_rx_data_2 = gt_rx_data[191:128];
  assign gt_rx_data_1 = gt_rx_data[127: 64];
  assign gt_rx_data_0 = gt_rx_data[ 63:  0];

  assign adc_dwr = adc_dwr_3 | adc_dwr_2 | adc_dwr_1 | adc_dwr_0;

Clone Blocks 2:
hdl/projects/usdrx1/zc706/system_top.v@255:265
  assign spi_clk_clk          = spi_clk;

  // single dma for all channels

  assign gt_rx_data_3 = gt_rx_data[255:192];
  assign gt_rx_data_2 = gt_rx_data[191:128];
  assign gt_rx_data_1 = gt_rx_data[127: 64];
  assign gt_rx_data_0 = gt_rx_data[ 63:  0];

  assign adc_dwr = adc_dwr_3 | adc_dwr_2 | adc_dwr_1 | adc_dwr_0;
  assign adc_dsync = adc_dsync_3 | adc_dsync_2 | adc_dsync_1 | adc_dsync_0;

Clone Blocks 3:
hdl/projects/ad9671_fmc/zc706/system_top.v@255:265
  assign spi_clk_clk          = spi_clk;

  // single dma for all channels

  assign gt_rx_data_3 = gt_rx_data[255:192];
  assign gt_rx_data_2 = gt_rx_data[191:128];
  assign gt_rx_data_1 = gt_rx_data[127: 64];
  assign gt_rx_data_0 = gt_rx_data[ 63:  0];

  assign adc_dwr = adc_dwr_3 | adc_dwr_2 | adc_dwr_1 | adc_dwr_0;
  assign adc_dsync = adc_dsync_3 | adc_dsync_2 | adc_dsync_1 | adc_dsync_0;

