INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab5_memories/lab5_memories.srcs/sources_1/new/design_for_ram_w_r.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_for_ram_w_r'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab5_memories/lab5_memories.srcs/sim_1/new/design_for_ram_w_r_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_for_ram_w_r_tb'
