
---------- Begin Simulation Statistics ----------
final_tick                                   72106806                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  81972                       # Simulator instruction rate (inst/s)
host_mem_usage                                 666092                       # Number of bytes of host memory used
host_op_rate                                   151262                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.47                       # Real time elapsed on the host
host_tick_rate                              154393439                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       38276                       # Number of instructions simulated
sim_ops                                         70642                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000072                       # Number of seconds simulated
sim_ticks                                    72106806                       # Number of ticks simulated
system.cpu.cc_regfile_reads                     53707                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    35961                       # number of cc regfile writes
system.cpu.committedInsts                       38276                       # Number of Instructions Simulated
system.cpu.committedOps                         70642                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               6.776518                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         6.776518                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                      5641                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2501                       # number of floating regfile writes
system.cpu.idleCycles                           84730                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1258                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    10458                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.375969                       # Inst execution rate
system.cpu.iew.exec_refs                        19333                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       5757                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   49881                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 14392                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               162                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 6853                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              110415                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 13576                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1905                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 97518                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    399                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  6774                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1109                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  7377                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             39                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1087                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            171                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    106925                       # num instructions consuming a value
system.cpu.iew.wb_count                         95188                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.650587                       # average fanout of values written-back
system.cpu.iew.wb_producers                     69564                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.366986                       # insts written-back per cycle
system.cpu.iew.wb_sent                          96007                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   139843                       # number of integer regfile reads
system.cpu.int_regfile_writes                   75962                       # number of integer regfile writes
system.cpu.ipc                               0.147568                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.147568                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1812      1.82%      1.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 75450     75.89%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   21      0.02%     77.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   174      0.18%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 105      0.11%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  184      0.19%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  705      0.71%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.01%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  546      0.55%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 391      0.39%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                124      0.12%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                13085     13.16%     93.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                5257      5.29%     98.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             919      0.92%     99.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            646      0.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  99425                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3774                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7487                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3348                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               7324                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        1626                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016354                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1362     83.76%     83.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.06%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     27      1.66%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      8      0.49%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     8      0.49%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    113      6.95%     93.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    52      3.20%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                17      1.05%     97.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               38      2.34%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  95465                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             367800                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        91840                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            142889                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     110414                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     99425                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   1                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           39761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               165                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        51020                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        174648                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.569288                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.522889                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              145424     83.27%     83.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                6976      3.99%     87.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                5223      2.99%     90.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4342      2.49%     92.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                3581      2.05%     94.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                3612      2.07%     96.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                2822      1.62%     98.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1683      0.96%     99.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 985      0.56%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          174648                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.383321                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.loadValPred.constant_verification_unit.constLoadHits          497                       # Number of loads marked constant that hit in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.constLoadMisses         2013                       # Number of loads marked constant that missed in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.numCAMReplacements         1370                       # Number of CVU CAM entries replaced
system.cpu.loadValPred.constant_verification_unit.numLoadAccesses         2510                       # Number of loads marked constant which accessed the CVU
system.cpu.loadValPred.constant_verification_unit.numStoreAccesses         5704                       # Number of store instructions which accessed the CVU
system.cpu.loadValPred.constant_verification_unit.numStoreHits          283                       # Number of stores that hit in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.numStoreMisses         5421                       # Number of stores that missed in the CVU CAM
system.cpu.loadValPred.numConstLoads             1400                       # Number of loads classified as constant
system.cpu.loadValPred.numConstLoadsCorrect          497                       # Number of constant loads correctly predicted
system.cpu.loadValPred.numConstLoadsMispredicted         2013                       # Number of constant loads incorrectly predicted
system.cpu.loadValPred.numConstValOne              16                       # Number of constant loads with value 1
system.cpu.loadValPred.numConstValZero            206                       # Number of constant loads with value 0
system.cpu.loadValPred.numPredictableLoads         2116                       # Number of loads classified as predictable
system.cpu.loadValPred.numPredictableLoadsCorrect         1373                       # Number of loads correctly classified as predictable
system.cpu.loadValPred.numPredictableLoadsIncorrect          258                       # Number of loads incorrectly classified as predictable
system.cpu.loadValPred.totalLoads               14392                       # Total loads processed by the Load value predictor
system.cpu.memDep0.conflictingLoads               114                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               72                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                14392                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                6853                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   41823                       # number of misc regfile reads
system.cpu.numCycles                           259378                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             459                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    29                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1922                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          981                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2985                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1442                       # Transaction distribution
system.membus.trans_dist::ReadExReq               480                       # Transaction distribution
system.membus.trans_dist::ReadExResp              480                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1442                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         3844                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         3844                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   3844                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       123008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       123008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  123008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1922                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1922    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1922                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2708882                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10124354                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     72106806                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1508                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          380                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          227                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             374                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              496                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             496                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           738                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          770                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1703                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         3286                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  4989                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        61760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       105344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 167104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2004                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2004    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2004                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1167322                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1055844                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            615492                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     72106806                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   66                       # number of demand (read+write) hits
system.l2.demand_hits::total                       82                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data                  66                       # number of overall hits
system.l2.overall_hits::total                      82                       # number of overall hits
system.l2.demand_misses::.cpu.inst                722                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1200                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1922                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               722                       # number of overall misses
system.l2.overall_misses::.cpu.data              1200                       # number of overall misses
system.l2.overall_misses::total                  1922                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49151790                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     82084504                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        131236294                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49151790                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     82084504                       # number of overall miss cycles
system.l2.overall_miss_latency::total       131236294                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1266                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2004                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1266                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2004                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.978320                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.947867                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.959082                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.978320                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.947867                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.959082                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 68077.271468                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 68403.753333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 68281.110302                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 68077.271468                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 68403.753333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 68281.110302                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           722                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1200                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1922                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          722                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1200                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1922                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45038388                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     75245560                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    120283948                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45038388                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     75245560                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    120283948                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.978320                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.947867                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.959082                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.978320                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.947867                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.959082                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62380.038781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62704.633333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62582.699272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62380.038781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62704.633333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62582.699272                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          380                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              380                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          380                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          380                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          227                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              227                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          227                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          227                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    16                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             480                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 480                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     32434538                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      32434538                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.967742                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.967742                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 67571.954167                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 67571.954167                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          480                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            480                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     29700168                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     29700168                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.967742                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.967742                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61875.350000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61875.350000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          722                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              722                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49151790                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49151790                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.978320                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978320                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 68077.271468                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 68077.271468                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          722                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          722                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45038388                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45038388                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.978320                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978320                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62380.038781                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62380.038781                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            50                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                50                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          720                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             720                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     49649966                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     49649966                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          770                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           770                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.935065                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.935065                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 68958.286111                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 68958.286111                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          720                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          720                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     45545392                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     45545392                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.935065                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.935065                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63257.488889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63257.488889                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     72106806                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   929.610904                       # Cycle average of tags in use
system.l2.tags.total_refs                        2985                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1922                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.553070                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       454.641053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       474.969851                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.110996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.115959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.226956                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1922                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          231                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1691                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.469238                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     25802                       # Number of tag accesses
system.l2.tags.data_accesses                    25802                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     72106806                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.cpu.inst::samples       722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000591432                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3829                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1922                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1922                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1922                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  123008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1705.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      72041198                       # Total gap between requests
system.mem_ctrls.avgGap                      37482.41                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        46208                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        76800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 640827164.082125663757                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1065086699.305472016335                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          722                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         1200                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18521536                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     31207254                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25653.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26006.04                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        46208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        76800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        123008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        46208                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        46208                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          722                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         1200                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           1922                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    640827164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data   1065086699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1705913863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    640827164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    640827164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    640827164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data   1065086699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1705913863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1922                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          129                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          153                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          139                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           76                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           51                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           59                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                13691290                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               9610000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           49728790                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7123.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25873.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                1655                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.11                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          261                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   465.900383                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   287.703061                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   388.092700                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           60     22.99%     22.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           51     19.54%     42.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           25      9.58%     52.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           19      7.28%     59.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           14      5.36%     64.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            8      3.07%     67.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           13      4.98%     72.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            4      1.53%     74.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           67     25.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          261                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                123008                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1705.913863                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   13.33                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               13.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy          863940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          451605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        4391100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     28990770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy      3276000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      43505175                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   603.343532                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      8171984                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      2340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     61594822                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         1042440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          538890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        9331980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     31111740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy      1489920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      49046730                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   680.195570                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      3524110                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      2340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     66242696                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     72106806                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     72106806                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu.rename.squashCycles                   1109                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                    49592                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                   68222                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3720                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                     15243                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                 36762                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                 116901                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   154                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   6914                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    210                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  31116                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands              140119                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                      291706                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                   163714                       # Number of integer rename lookups
system.cpu.rename.fpLookups                      7871                       # Number of floating rename lookups
system.cpu.rename.committedMaps                 87766                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                    52341                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      22                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   4                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     16497                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     72106806                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     72106806                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         8684                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             8684                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         8684                       # number of overall hits
system.cpu.icache.overall_hits::total            8684                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1025                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1025                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1025                       # number of overall misses
system.cpu.icache.overall_misses::total          1025                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     65591876                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     65591876                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     65591876                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     65591876                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         9709                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         9709                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         9709                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         9709                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.105572                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.105572                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.105572                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.105572                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63992.074146                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63992.074146                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63992.074146                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63992.074146                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          585                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   146.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          227                       # number of writebacks
system.cpu.icache.writebacks::total               227                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          287                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          287                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          287                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          287                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          738                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          738                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49864582                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49864582                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49864582                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49864582                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.076012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.076012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.076012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.076012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 67567.184282                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67567.184282                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 67567.184282                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67567.184282                       # average overall mshr miss latency
system.cpu.icache.replacements                    227                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         8684                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            8684                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1025                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1025                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     65591876                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     65591876                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         9709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         9709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.105572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.105572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63992.074146                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63992.074146                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          287                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          287                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49864582                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49864582                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.076012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.076012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67567.184282                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67567.184282                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     72106806                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           383.843080                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                9422                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               738                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.766938                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82844                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   383.843080                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.749694                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.749694                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          419                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             78410                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            78410                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     72106806                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                    38276                       # Number of Instructions committed
system.cpu.thread_0.numOps                      70642                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.lsq0.forwLoads                         558                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    5669                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  39                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   2440                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    301                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                       12867                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        5759                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           417                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            86                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     72106806                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     72106806                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     72106806                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        9713                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            68                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     72106806                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                    47721                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                108430                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                     14380                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                  3008                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                   1109                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                 4522                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   369                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                 120585                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1836                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                           273191                       # The number of ROB reads
system.cpu.rob.writes                          224781                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data        10857                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10857                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10857                       # number of overall hits
system.cpu.dcache.overall_hits::total           10857                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5009                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5009                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5009                       # number of overall misses
system.cpu.dcache.overall_misses::total          5009                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    274159708                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    274159708                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    274159708                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    274159708                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        15866                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        15866                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        15866                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        15866                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.315707                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.315707                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.315707                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.315707                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54733.421441                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54733.421441                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54733.421441                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54733.421441                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        25949                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               467                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.565310                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          380                       # number of writebacks
system.cpu.dcache.writebacks::total               380                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3743                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3743                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3743                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3743                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1266                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1266                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1266                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1266                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     83539000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     83539000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     83539000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     83539000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.079793                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.079793                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.079793                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.079793                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65986.571880                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65986.571880                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65986.571880                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65986.571880                       # average overall mshr miss latency
system.cpu.dcache.replacements                    754                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         6944                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6944                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4509                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4509                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    240800542                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    240800542                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        11453                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        11453                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.393696                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.393696                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53404.422710                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53404.422710                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3738                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3738                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          771                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          771                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     50662164                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     50662164                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.067319                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.067319                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65709.680934                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65709.680934                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3913                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3913                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          500                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          500                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     33359166                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     33359166                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4413                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4413                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.113302                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.113302                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66718.332000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66718.332000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          495                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          495                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     32876836                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32876836                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.112169                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.112169                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66417.850505                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66417.850505                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     72106806                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           331.843358                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               12123                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1266                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.575829                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            162074                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   331.843358                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.648132                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.648132                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            128194                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           128194                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     72106806                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     72106806                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   14966                       # Number of BP lookups
system.cpu.branchPred.condPredicted             12516                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1371                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 5928                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    4462                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             75.269906                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     579                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             493                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 35                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              458                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          126                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts           38879                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts              1009                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       168951                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.418121                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.495668                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          150853     89.29%     89.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1            4441      2.63%     91.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2            2770      1.64%     93.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3            3650      2.16%     95.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4            1122      0.66%     96.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5             635      0.38%     96.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6             722      0.43%     97.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7             348      0.21%     97.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8            4410      2.61%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       168951                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted                38276                       # Number of instructions committed
system.cpu.commit.opsCommitted                  70642                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                       13135                       # Number of memory references committed
system.cpu.commit.loads                          8723                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       8516                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                       2006                       # Number of committed floating point instructions.
system.cpu.commit.integer                       68823                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   266                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          850      1.20%      1.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu        55343     78.34%     79.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           13      0.02%     79.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv          147      0.21%     79.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd           34      0.05%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           96      0.14%     79.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          349      0.49%     80.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.01%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          302      0.43%     80.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          302      0.43%     81.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift           65      0.09%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         8369     11.85%     93.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         3952      5.59%     98.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead          354      0.50%     99.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite          460      0.65%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total        70642                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples          4410                       # number cycles where commit BW limit reached
system.cpu.fetch.icacheStallCycles              52097                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                          70454                       # Number of instructions fetch has processed
system.cpu.fetch.branches                       14966                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               5076                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        121044                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    2944                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles            13                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                      9709                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   700                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             174648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.754128                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.212397                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   154234     88.31%     88.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                      800      0.46%     88.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                     1422      0.81%     89.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                     1008      0.58%     90.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                     1428      0.82%     90.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                      748      0.43%     91.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                     1852      1.06%     92.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                      773      0.44%     92.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                    12383      7.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               174648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.057700                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.271627                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
