WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2503412 heartbeat IPC: 3.995 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5032853 heartbeat IPC: 3.953 cumulative IPC: 3.974 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6284758 cumulative IPC: 3.978 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6284758 cumulative IPC: 3.978 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 8449641 heartbeat IPC: 2.927 cumulative IPC: 2.31 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 16608683 heartbeat IPC: 1.226 cumulative IPC: 1.453 (Simulation time: 00 hr 01 min 40 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 23447802 heartbeat IPC: 1.462 cumulative IPC: 1.457 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 30703597 heartbeat IPC: 1.378 cumulative IPC: 1.433 (Simulation time: 00 hr 02 min 48 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 36072047 heartbeat IPC: 1.863 cumulative IPC: 1.511 (Simulation time: 00 hr 03 min 17 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 41141475 heartbeat IPC: 1.973 cumulative IPC: 1.578 (Simulation time: 00 hr 03 min 44 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 45587368 heartbeat IPC: 2.249 cumulative IPC: 1.654 (Simulation time: 00 hr 04 min 12 sec)
Heartbeat CPU 0 instructions: 100000002 cycles: 52204704 heartbeat IPC: 1.511 cumulative IPC: 1.633 (Simulation time: 00 hr 04 min 43 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 58619126 heartbeat IPC: 1.559 cumulative IPC: 1.624 (Simulation time: 00 hr 05 min 15 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_247.champsimtrace.xz")
Heartbeat CPU 0 instructions: 120000000 cycles: 64811822 heartbeat IPC: 1.615 cumulative IPC: 1.623 (Simulation time: 00 hr 05 min 46 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 61053274 cumulative IPC: 1.638 (Simulation time: 00 hr 06 min 00 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 61053274 cumulative IPC: 1.638 (Simulation time: 00 hr 06 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_247.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.638 instructions: 100000001 cycles: 61053274
CPU 0 Branch Prediction Accuracy: 91.62% MPKI: 15.55 Average ROB Occupancy at Mispredict: 22.78
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00026
BRANCH_INDIRECT: 0.677
BRANCH_CONDITIONAL: 14.9
BRANCH_DIRECT_CALL: 3e-05
BRANCH_INDIRECT_CALL: 0.00084
BRANCH_RETURN: 0.0001

LLC TOTAL        ACCESS:     488769 HIT:     319695 MISS:     169074
LLC LOAD         ACCESS:     212867 HIT:     123402 MISS:      89465
LLC RFO          ACCESS:     101000 HIT:      21760 MISS:      79240
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     174818 HIT:     174524 MISS:        294
LLC TRANSLATION  ACCESS:         84 HIT:          9 MISS:         75
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 359.7 cycles
cpu0_DTLB TOTAL        ACCESS:   22456204 HIT:   22198619 MISS:     257585
cpu0_DTLB LOAD         ACCESS:   22456204 HIT:   22198619 MISS:     257585
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.683 cycles
cpu0_ITLB TOTAL        ACCESS:      13808 HIT:      13122 MISS:        686
cpu0_ITLB LOAD         ACCESS:      13808 HIT:      13122 MISS:        686
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 24.64 cycles
cpu0_L1D TOTAL        ACCESS:   25637494 HIT:   22910047 MISS:    2727447
cpu0_L1D LOAD         ACCESS:   15021193 HIT:   13292451 MISS:    1728742
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   10615200 HIT:    9616911 MISS:     998289
cpu0_L1D TRANSLATION  ACCESS:       1101 HIT:        685 MISS:        416
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 22.09 cycles
cpu0_L1I TOTAL        ACCESS:      15603 HIT:      12418 MISS:       3185
cpu0_L1I LOAD         ACCESS:      15603 HIT:      12418 MISS:       3185
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 92.87 cycles
cpu0_L2C TOTAL        ACCESS:     759858 HIT:     445832 MISS:     314026
cpu0_L2C LOAD         ACCESS:     465699 HIT:     252832 MISS:     212867
cpu0_L2C RFO          ACCESS:     106462 HIT:       5462 MISS:     101000
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     187282 HIT:     187207 MISS:         75
cpu0_L2C TRANSLATION  ACCESS:        415 HIT:        331 MISS:         84
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 214.2 cycles
cpu0_STLB TOTAL        ACCESS:     225531 HIT:     224431 MISS:       1100
cpu0_STLB LOAD         ACCESS:     225531 HIT:     224431 MISS:       1100
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 335.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      25878
  ROW_BUFFER_MISS:     142835
 AVG DBUS CONGESTED CYCLE: 3.962
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      26638
  FULL:      99178
