
*** Running vivado
    with args -log double_dds_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source double_dds_wrapper.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source double_dds_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/github/oscimpDigital/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top double_dds_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_adc1_offset_0/double_dds_adc1_offset_0.dcp' for cell 'double_dds_i/adc1_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_adc2_offset_0/double_dds_adc2_offset_0.dcp' for cell 'double_dds_i/adc2_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_conv_nco_counter_1_0/double_dds_conv_nco_counter_1_0.dcp' for cell 'double_dds_i/conv_nco_counter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_conv_nco_counter_2_0/double_dds_conv_nco_counter_2_0.dcp' for cell 'double_dds_i/conv_nco_counter_2'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dataReal_to_ram_1_0/double_dds_dataReal_to_ram_1_0.dcp' for cell 'double_dds_i/dataReal_to_ram_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds1_offset_0/double_dds_dds1_offset_0.dcp' for cell 'double_dds_i/dds1_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds2_offset_0/double_dds_dds2_offset_0.dcp' for cell 'double_dds_i/dds2_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds_ampl_0/double_dds_dds_ampl_0.dcp' for cell 'double_dds_i/dds_ampl'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_expander_nco_counter_1_0/double_dds_expander_nco_counter_1_0.dcp' for cell 'double_dds_i/expander_nco_counter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_mixer_sin_1_0/double_dds_mixer_sin_1_0.dcp' for cell 'double_dds_i/mixer_sin_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_mixer_sin_2_0/double_dds_mixer_sin_2_0.dcp' for cell 'double_dds_i/mixer_sin_2'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_1_0/double_dds_nco_counter_1_0.dcp' for cell 'double_dds_i/nco_counter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/double_dds_nco_counter_2_0.dcp' for cell 'double_dds_i/nco_counter_2'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0.dcp' for cell 'double_dds_i/ps7'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_rst_0/double_dds_ps7_rst_0.dcp' for cell 'double_dds_i/ps7_rst'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_redpitaya_converters_0_0/double_dds_redpitaya_converters_0_0.dcp' for cell 'double_dds_i/redpitaya_converters_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_shifter_nco_counter_1_0/double_dds_shifter_nco_counter_1_0.dcp' for cell 'double_dds_i/shifter_nco_counter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_xbar_0/double_dds_xbar_0.dcp' for cell 'double_dds_i/ps7_axi/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_auto_pc_0/double_dds_auto_pc_0.dcp' for cell 'double_dds_i/ps7_axi/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1678.559 ; gain = 0.000 ; free physical = 3551 ; free virtual = 28131
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0.xdc] for cell 'double_dds_i/ps7/inst'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_0/double_dds_ps7_0.xdc] for cell 'double_dds_i/ps7/inst'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_rst_0/double_dds_ps7_rst_0_board.xdc] for cell 'double_dds_i/ps7_rst/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_rst_0/double_dds_ps7_rst_0_board.xdc] for cell 'double_dds_i/ps7_rst/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_rst_0/double_dds_ps7_rst_0.xdc] for cell 'double_dds_i/ps7_rst/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_ps7_rst_0/double_dds_ps7_rst_0.xdc] for cell 'double_dds_i/ps7_rst/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds1_offset_0/add_constReal.xdc] for cell 'double_dds_i/dds1_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds1_offset_0/add_constReal.xdc] for cell 'double_dds_i/dds1_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds2_offset_0/add_constReal.xdc] for cell 'double_dds_i/dds2_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds2_offset_0/add_constReal.xdc] for cell 'double_dds_i/dds2_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_adc1_offset_0/add_constReal.xdc] for cell 'double_dds_i/adc1_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_adc1_offset_0/add_constReal.xdc] for cell 'double_dds_i/adc1_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_adc2_offset_0/add_constReal.xdc] for cell 'double_dds_i/adc2_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_adc2_offset_0/add_constReal.xdc] for cell 'double_dds_i/adc2_offset/U0'
Parsing XDC File [/home/bma/git/github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters_adc.xdc]
Finished Parsing XDC File [/home/bma/git/github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters_adc.xdc]
Parsing XDC File [/home/bma/git/github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters.xdc]
Finished Parsing XDC File [/home/bma/git/github/oscimpDigital/fpga_ip/redpitaya_converters/redpitaya_converters.xdc]
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc]
WARNING: [Vivado 12-584] No ports matched 'pwm_o'. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm_o'. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm_o'. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm_o'. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm_o'. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm_1'. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm_1'. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm_1'. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm_1'. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm_1'. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/pwm_axi_test.xdc]
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_redpitaya_converters_0_0/redpitaya_converters_ooc.xdc] for cell 'double_dds_i/redpitaya_converters_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_redpitaya_converters_0_0/redpitaya_converters_ooc.xdc:9]
INFO: [Timing 38-2] Deriving generated clocks [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_redpitaya_converters_0_0/redpitaya_converters_ooc.xdc:9]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2277.789 ; gain = 456.812 ; free physical = 3023 ; free virtual = 27617
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_redpitaya_converters_0_0/redpitaya_converters_ooc.xdc] for cell 'double_dds_i/redpitaya_converters_0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds_ampl_0/axi_to_dac.xdc] for cell 'double_dds_i/dds_ampl/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dds_ampl_0/axi_to_dac.xdc] for cell 'double_dds_i/dds_ampl/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_1_0/nco_counter.xdc] for cell 'double_dds_i/nco_counter_1/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_1_0/nco_counter.xdc] for cell 'double_dds_i/nco_counter_1/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc] for cell 'double_dds_i/nco_counter_2/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_nco_counter_2_0/nco_counter.xdc] for cell 'double_dds_i/nco_counter_2/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dataReal_to_ram_1_0/dataReal_to_ram.xdc] for cell 'double_dds_i/dataReal_to_ram_1/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_dataReal_to_ram_1_0/dataReal_to_ram.xdc] for cell 'double_dds_i/dataReal_to_ram_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2293.809 ; gain = 0.000 ; free physical = 3045 ; free virtual = 27632
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

31 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 2293.809 ; gain = 856.492 ; free physical = 3045 ; free virtual = 27632
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2318.711 ; gain = 24.902 ; free physical = 3005 ; free virtual = 27625

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13078e8e6

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2333.555 ; gain = 14.844 ; free physical = 3009 ; free virtual = 27620

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 26 inverter(s) to 26 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 25fe58afa

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2469.555 ; gain = 0.000 ; free physical = 2851 ; free virtual = 27462
INFO: [Opt 31-389] Phase Retarget created 142 cells and removed 215 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2736bd698

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2469.555 ; gain = 0.000 ; free physical = 2851 ; free virtual = 27462
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 10 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19c82e6e1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2469.555 ; gain = 0.000 ; free physical = 2861 ; free virtual = 27464
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 718 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 19c82e6e1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2469.555 ; gain = 0.000 ; free physical = 2861 ; free virtual = 27464
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 19c82e6e1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2469.555 ; gain = 0.000 ; free physical = 2861 ; free virtual = 27464
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19c82e6e1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2469.555 ; gain = 0.000 ; free physical = 2861 ; free virtual = 27464
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             142  |             215  |                                              0  |
|  Constant propagation         |               0  |              10  |                                              0  |
|  Sweep                        |               0  |             718  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2469.555 ; gain = 0.000 ; free physical = 2861 ; free virtual = 27463
Ending Logic Optimization Task | Checksum: 249546117

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2469.555 ; gain = 0.000 ; free physical = 2861 ; free virtual = 27463

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.320 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 3 Total Ports: 22
Ending PowerOpt Patch Enables Task | Checksum: 1d7a74638

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2682.223 ; gain = 0.000 ; free physical = 2834 ; free virtual = 27446
Ending Power Optimization Task | Checksum: 1d7a74638

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2682.223 ; gain = 212.668 ; free physical = 2837 ; free virtual = 27449

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d7a74638

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.223 ; gain = 0.000 ; free physical = 2837 ; free virtual = 27449

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.223 ; gain = 0.000 ; free physical = 2837 ; free virtual = 27449
Ending Netlist Obfuscation Task | Checksum: 219802912

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.223 ; gain = 0.000 ; free physical = 2837 ; free virtual = 27449
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2682.223 ; gain = 388.414 ; free physical = 2837 ; free virtual = 27450
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.223 ; gain = 0.000 ; free physical = 2837 ; free virtual = 27450
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2682.223 ; gain = 0.000 ; free physical = 2829 ; free virtual = 27444
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/impl_1/double_dds_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file double_dds_wrapper_drc_opted.rpt -pb double_dds_wrapper_drc_opted.pb -rpx double_dds_wrapper_drc_opted.rpx
Command: report_drc -file double_dds_wrapper_drc_opted.rpt -pb double_dds_wrapper_drc_opted.pb -rpx double_dds_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/impl_1/double_dds_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2829 ; free virtual = 27444
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d29e3801

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2829 ; free virtual = 27444
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2829 ; free virtual = 27444

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10f2bd51f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2835 ; free virtual = 27442

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a6310c7e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2832 ; free virtual = 27435

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a6310c7e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2832 ; free virtual = 27435
Phase 1 Placer Initialization | Checksum: 1a6310c7e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2832 ; free virtual = 27435

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b97fbb5c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2830 ; free virtual = 27434

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 38 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 0 new cell, deleted 16 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2823 ; free virtual = 27427

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             16  |                    16  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             16  |                    16  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1428b892e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2823 ; free virtual = 27427
Phase 2.2 Global Placement Core | Checksum: 131269db7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2823 ; free virtual = 27426
Phase 2 Global Placement | Checksum: 131269db7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2823 ; free virtual = 27427

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11ae654d7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2823 ; free virtual = 27426

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2846a1c99

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2822 ; free virtual = 27426

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 237937967

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2822 ; free virtual = 27426

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 21145287b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2822 ; free virtual = 27426

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b253399c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2818 ; free virtual = 27425

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 167eb4c34

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2818 ; free virtual = 27425

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1184dd035

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2818 ; free virtual = 27425
Phase 3 Detail Placement | Checksum: 1184dd035

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2818 ; free virtual = 27425

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16a4a87fc

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net double_dds_i/ps7_rst/U0/peripheral_reset[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16a4a87fc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2816 ; free virtual = 27423
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.561. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 133de7390

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2818 ; free virtual = 27423
Phase 4.1 Post Commit Optimization | Checksum: 133de7390

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2818 ; free virtual = 27423

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 133de7390

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2818 ; free virtual = 27423

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 133de7390

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2818 ; free virtual = 27423

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2818 ; free virtual = 27423
Phase 4.4 Final Placement Cleanup | Checksum: 13a072ed7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2818 ; free virtual = 27423
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13a072ed7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2818 ; free virtual = 27423
Ending Placer Task | Checksum: f067c660

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2818 ; free virtual = 27423
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2821 ; free virtual = 27426
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2821 ; free virtual = 27426
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2807 ; free virtual = 27418
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/impl_1/double_dds_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file double_dds_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2801 ; free virtual = 27415
INFO: [runtcl-4] Executing : report_utilization -file double_dds_wrapper_utilization_placed.rpt -pb double_dds_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file double_dds_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2809 ; free virtual = 27424
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2788 ; free virtual = 27407
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2778 ; free virtual = 27395
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/impl_1/double_dds_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: bff789f0 ConstDB: 0 ShapeSum: 30703c70 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fd4bb17f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2716 ; free virtual = 27329
Post Restoration Checksum: NetGraph: c9849650 NumContArr: 33c71b2f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fd4bb17f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2717 ; free virtual = 27330

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fd4bb17f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2701 ; free virtual = 27314

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fd4bb17f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2701 ; free virtual = 27314
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a7dbbf0b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2693 ; free virtual = 27305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.804  | TNS=0.000  | WHS=-0.396 | THS=-64.712|

Phase 2 Router Initialization | Checksum: 156b9c8f3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2693 ; free virtual = 27303

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4021
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4021
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 61a92cb5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2686 ; free virtual = 27304

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 376
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.261  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 183a486fa

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2678 ; free virtual = 27300
Phase 4 Rip-up And Reroute | Checksum: 183a486fa

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2678 ; free virtual = 27300

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2134b2747

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2678 ; free virtual = 27300
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.347  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2134b2747

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2678 ; free virtual = 27300

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2134b2747

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2678 ; free virtual = 27300
Phase 5 Delay and Skew Optimization | Checksum: 2134b2747

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2678 ; free virtual = 27300

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f26c9791

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2678 ; free virtual = 27300
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.347  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 158f5f601

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2678 ; free virtual = 27300
Phase 6 Post Hold Fix | Checksum: 158f5f601

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2678 ; free virtual = 27300

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.12542 %
  Global Horizontal Routing Utilization  = 2.64798 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f261d2b0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2688 ; free virtual = 27302

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f261d2b0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2687 ; free virtual = 27301

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13397705b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2689 ; free virtual = 27302

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.347  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13397705b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2689 ; free virtual = 27302
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2708 ; free virtual = 27321

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2708 ; free virtual = 27321
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2708 ; free virtual = 27321
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2690 ; free virtual = 27311
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/impl_1/double_dds_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file double_dds_wrapper_drc_routed.rpt -pb double_dds_wrapper_drc_routed.pb -rpx double_dds_wrapper_drc_routed.rpx
Command: report_drc -file double_dds_wrapper_drc_routed.rpt -pb double_dds_wrapper_drc_routed.pb -rpx double_dds_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/impl_1/double_dds_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file double_dds_wrapper_methodology_drc_routed.rpt -pb double_dds_wrapper_methodology_drc_routed.pb -rpx double_dds_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file double_dds_wrapper_methodology_drc_routed.rpt -pb double_dds_wrapper_methodology_drc_routed.pb -rpx double_dds_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/impl_1/double_dds_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.227 ; gain = 0.000 ; free physical = 2702 ; free virtual = 27315
INFO: [runtcl-4] Executing : report_power -file double_dds_wrapper_power_routed.rpt -pb double_dds_wrapper_power_summary_routed.pb -rpx double_dds_wrapper_power_routed.rpx
Command: report_power -file double_dds_wrapper_power_routed.rpt -pb double_dds_wrapper_power_summary_routed.pb -rpx double_dds_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
125 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file double_dds_wrapper_route_status.rpt -pb double_dds_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file double_dds_wrapper_timing_summary_routed.rpt -pb double_dds_wrapper_timing_summary_routed.pb -rpx double_dds_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file double_dds_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file double_dds_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file double_dds_wrapper_bus_skew_routed.rpt -pb double_dds_wrapper_bus_skew_routed.pb -rpx double_dds_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Oct 22 19:54:25 2020...

*** Running vivado
    with args -log double_dds_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source double_dds_wrapper.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source double_dds_wrapper.tcl -notrace
Command: open_checkpoint double_dds_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1437.293 ; gain = 0.000 ; free physical = 3879 ; free virtual = 28494
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1636.941 ; gain = 0.000 ; free physical = 3562 ; free virtual = 28180
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2194.988 ; gain = 3.969 ; free physical = 3035 ; free virtual = 27654
Restored from archive | CPU: 0.830000 secs | Memory: 5.802727 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2194.988 ; gain = 3.969 ; free physical = 3035 ; free virtual = 27654
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2194.988 ; gain = 0.000 ; free physical = 3035 ; free virtual = 27654
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2194.988 ; gain = 757.695 ; free physical = 3034 ; free virtual = 27653
Command: write_bitstream -force double_dds_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP double_dds_i/mixer_sin_1/U0/data_s input double_dds_i/mixer_sin_1/U0/data_s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP double_dds_i/mixer_sin_2/U0/data_s input double_dds_i/mixer_sin_2/U0/data_s/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP double_dds_i/mixer_sin_1/U0/data_s output double_dds_i/mixer_sin_1/U0/data_s/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP double_dds_i/mixer_sin_1/U0/data_s output double_dds_i/mixer_sin_1/U0/data_s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP double_dds_i/mixer_sin_2/U0/data_s output double_dds_i/mixer_sin_2/U0/data_s/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP double_dds_i/mixer_sin_2/U0/data_s output double_dds_i/mixer_sin_2/U0/data_s/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_dds_i/mixer_sin_1/U0/data_s multiplier stage double_dds_i/mixer_sin_1/U0/data_s/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_dds_i/mixer_sin_1/U0/data_s multiplier stage double_dds_i/mixer_sin_1/U0/data_s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_dds_i/mixer_sin_2/U0/data_s multiplier stage double_dds_i/mixer_sin_2/U0/data_s/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP double_dds_i/mixer_sin_2/U0/data_s multiplier stage double_dds_i/mixer_sin_2/U0/data_s/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 10 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./double_dds_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Oct 22 19:55:48 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2605.941 ; gain = 410.953 ; free physical = 2948 ; free virtual = 27586
INFO: [Common 17-206] Exiting Vivado at Thu Oct 22 19:55:48 2020...
