//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Thu Aug 28 22:12:50 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_4;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(ff_reset_n2_1),
    .I1(n73_7) 
);
defparam n227_s0.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(w_bus_write),
    .I1(ff_write_10),
    .I2(ff_ioreq_7),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h3AFF;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT2 n73_s1 (
    .F(n73_4),
    .I0(ff_busy),
    .I1(ff_bus_ready) 
);
defparam n73_s1.INIT=4'h4;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT4 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[4]),
    .I2(ff_slot_address[3]),
    .I3(n89_8) 
);
defparam n89_s2.INIT=16'h1000;
  LUT3 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[5]),
    .I1(ff_slot_address[6]),
    .I2(ff_slot_address[7]) 
);
defparam n89_s3.INIT=8'h10;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_active),
    .I1(w_bus_valid),
    .I2(ff_active),
    .I3(n89_7) 
);
defparam n73_s3.INIT=16'h0200;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(n89_7),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT4 n92_s4 (
    .F(n92_10),
    .I0(n73_4),
    .I1(w_bus_ioreq),
    .I2(n73_7),
    .I3(w_bus_valid) 
);
defparam n92_s4.INIT=16'h04F0;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_enable,
  n1177_7,
  w_sprite_collision,
  w_pre_vram_refresh,
  ff_vram_refresh,
  n127_3,
  ff_v_active_7,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_screen_pos_y,
  ff_half_count,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  n1635_4,
  n1645_4,
  n1669_4,
  n1050_20,
  ff_busy,
  w_pulse2,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_b,
  w_palette_g,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_enable;
input n1177_7;
input w_sprite_collision;
input w_pre_vram_refresh;
input ff_vram_refresh;
input n127_3;
input ff_v_active_7;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [7:0] w_screen_pos_y;
input [12:0] ff_half_count;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output n1635_4;
output n1645_4;
output n1669_4;
output n1050_20;
output ff_busy;
output w_pulse2;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_b;
output [2:0] w_palette_g;
output [7:0] w_bus_vdp_rdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n966_28;
wire n966_29;
wire n1504_4;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3_0;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n219_3;
wire n377_3;
wire n378_3;
wire n379_3;
wire n380_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n1625_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n1653_3;
wire n1661_3;
wire n1675_3;
wire n1683_3;
wire n1698_3;
wire n1706_3;
wire n1726_3;
wire n879_3;
wire n881_3;
wire n919_3;
wire n920_3;
wire n921_3;
wire n922_3;
wire n1004_3;
wire n1005_3;
wire n1006_3;
wire n1007_3;
wire n1008_3;
wire n1009_3;
wire n1010_3;
wire n1011_3;
wire n1510_4;
wire n1530_3;
wire n959_36;
wire n960_35;
wire n961_38;
wire n962_38;
wire n963_39;
wire n964_32;
wire n964_34;
wire n965_41;
wire n966_37;
wire n966_39;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_valid_6;
wire ff_vram_write_6;
wire ff_vram_address_16_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n1050_8;
wire n1053_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n966_41;
wire n1050_10;
wire n1053_10;
wire n1012_6;
wire n96_4;
wire n200_4;
wire n203_4;
wire n377_4;
wire n378_4;
wire n379_4;
wire n380_4;
wire n381_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n385_4;
wire n386_4;
wire n387_4;
wire n388_4;
wire n1625_4;
wire n391_4;
wire n391_5;
wire n392_4;
wire n393_4;
wire n1628_4;
wire n1642_4;
wire n1710_4;
wire n1734_4;
wire n879_4;
wire n919_4;
wire n920_4;
wire n1004_4;
wire n1004_5;
wire n1005_4;
wire n1006_4;
wire n1007_4;
wire n1008_4;
wire n1009_4;
wire n1010_4;
wire n1011_4;
wire n959_37;
wire n959_38;
wire n960_36;
wire n960_37;
wire n961_39;
wire n961_40;
wire n962_39;
wire n962_40;
wire n963_40;
wire n963_41;
wire n964_35;
wire n964_36;
wire n965_42;
wire n965_43;
wire ff_vram_valid_7;
wire ff_vram_valid_8;
wire ff_vram_address_16_7;
wire ff_vram_address_13_7;
wire n1050_12;
wire n1053_11;
wire n1053_12;
wire n1053_13;
wire n377_5;
wire n959_39;
wire n960_38;
wire n965_44;
wire n1050_13;
wire n1050_14;
wire n1050_15;
wire n1053_14;
wire n1053_15;
wire n1050_16;
wire n1050_17;
wire n1050_18;
wire n1053_16;
wire n1784_5;
wire n202_6;
wire n201_6;
wire n1669_6;
wire n1739_5;
wire n1710_6;
wire n1642_6;
wire n1635_6;
wire n1745_5;
wire n1718_5;
wire n1659_5;
wire n1645_6;
wire n1734_6;
wire n1686_5;
wire n1628_6;
wire n47_8;
wire n254_10;
wire n255_11;
wire n923_14;
wire ff_bus_write;
wire ff_port0;
wire ff_port1;
wire ff_port2;
wire ff_port3;
wire ff_bus_valid;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire ff_color_palette_g_phase;
wire n966_31;
wire n966_33;
wire n966_35;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n966_s29 (
    .F(n966_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s29.INIT=8'hCA;
  LUT3 n966_s30 (
    .F(n966_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s30.INIT=8'hCA;
  LUT4 n1504_s1 (
    .F(n1504_4),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port1) 
);
defparam n1504_s1.INIT=16'h4000;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_4),
    .I1(ff_bus_wdata[7]),
    .I2(n1504_4) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1504_4) 
);
defparam n123_s0.INIT=8'hAC;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1504_4) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1504_4) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1504_4) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3_0),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1504_4) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1504_4) 
);
defparam n128_s0.INIT=8'hAC;
  LUT4 n200_s0 (
    .F(n200_3),
    .I0(w_register_data[5]),
    .I1(n200_4),
    .I2(ff_register_pointer[5]),
    .I3(n96_4) 
);
defparam n200_s0.INIT=16'h3CAA;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(n201_6),
    .I2(ff_register_pointer[4]),
    .I3(n96_4) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT4 n202_s0 (
    .F(n202_3),
    .I0(w_register_data[3]),
    .I1(n202_6),
    .I2(ff_register_pointer[3]),
    .I3(n96_4) 
);
defparam n202_s0.INIT=16'h3CAA;
  LUT4 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n203_4),
    .I3(n96_4) 
);
defparam n203_s0.INIT=16'h3CAA;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_4) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_4) 
);
defparam n205_s0.INIT=8'h3A;
  LUT4 n219_s0 (
    .F(n219_3),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port0) 
);
defparam n219_s0.INIT=16'h4000;
  LUT4 n377_s0 (
    .F(n377_3),
    .I0(ff_bus_wdata[5]),
    .I1(w_cpu_vram_address[13]),
    .I2(n377_4),
    .I3(w_pulse2) 
);
defparam n377_s0.INIT=16'h3CAA;
  LUT4 n378_s0 (
    .F(n378_3),
    .I0(ff_bus_wdata[4]),
    .I1(n378_4),
    .I2(w_cpu_vram_address[12]),
    .I3(w_pulse2) 
);
defparam n378_s0.INIT=16'h3CAA;
  LUT4 n379_s0 (
    .F(n379_3),
    .I0(ff_bus_wdata[3]),
    .I1(n379_4),
    .I2(w_cpu_vram_address[11]),
    .I3(w_pulse2) 
);
defparam n379_s0.INIT=16'h3CAA;
  LUT4 n380_s0 (
    .F(n380_3),
    .I0(ff_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n380_4),
    .I3(w_pulse2) 
);
defparam n380_s0.INIT=16'h3CAA;
  LUT4 n381_s0 (
    .F(n381_3),
    .I0(ff_bus_wdata[1]),
    .I1(n381_4),
    .I2(w_cpu_vram_address[9]),
    .I3(w_pulse2) 
);
defparam n381_s0.INIT=16'h3CAA;
  LUT4 n382_s0 (
    .F(n382_3),
    .I0(ff_bus_wdata[0]),
    .I1(n382_4),
    .I2(w_cpu_vram_address[8]),
    .I3(w_pulse2) 
);
defparam n382_s0.INIT=16'h3CAA;
  LUT4 n383_s0 (
    .F(n383_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n383_4),
    .I3(w_pulse2) 
);
defparam n383_s0.INIT=16'h3CAA;
  LUT4 n384_s0 (
    .F(n384_3),
    .I0(w_register_data[6]),
    .I1(n384_4),
    .I2(w_cpu_vram_address[6]),
    .I3(w_pulse2) 
);
defparam n384_s0.INIT=16'h3CAA;
  LUT4 n385_s0 (
    .F(n385_3),
    .I0(w_register_data[5]),
    .I1(n385_4),
    .I2(w_cpu_vram_address[5]),
    .I3(w_pulse2) 
);
defparam n385_s0.INIT=16'h3CAA;
  LUT4 n386_s0 (
    .F(n386_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n386_4),
    .I3(w_pulse2) 
);
defparam n386_s0.INIT=16'h3CAA;
  LUT4 n387_s0 (
    .F(n387_3),
    .I0(w_register_data[3]),
    .I1(n387_4),
    .I2(w_cpu_vram_address[3]),
    .I3(w_pulse2) 
);
defparam n387_s0.INIT=16'h3CAA;
  LUT4 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[2]),
    .I1(n388_4),
    .I2(w_cpu_vram_address[2]),
    .I3(w_pulse2) 
);
defparam n388_s0.INIT=16'h3CAA;
  LUT4 n389_s0 (
    .F(n389_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n389_s0.INIT=16'h3CAA;
  LUT3 n390_s0 (
    .F(n390_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n390_s0.INIT=8'h5C;
  LUT4 n1625_s0 (
    .F(n1625_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n1625_s0.INIT=16'h0100;
  LUT4 n391_s0 (
    .F(n391_3),
    .I0(n391_4),
    .I1(w_cpu_vram_address[16]),
    .I2(n391_5),
    .I3(w_pulse2) 
);
defparam n391_s0.INIT=16'h3CAA;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(w_register_data[1]),
    .I1(ff_vram_type),
    .I2(n392_4),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'hF088;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(w_register_data[0]),
    .I1(ff_vram_type),
    .I2(n393_4),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'hF088;
  LUT4 n1653_s0 (
    .F(n1653_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n1653_s0.INIT=16'h1000;
  LUT4 n1661_s0 (
    .F(n1661_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n1661_s0.INIT=16'h4000;
  LUT4 n1675_s0 (
    .F(n1675_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n1675_s0.INIT=16'h8000;
  LUT4 n1683_s0 (
    .F(n1683_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1642_4) 
);
defparam n1683_s0.INIT=16'h0100;
  LUT4 n1698_s0 (
    .F(n1698_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1642_4) 
);
defparam n1698_s0.INIT=16'h4000;
  LUT4 n1706_s0 (
    .F(n1706_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1642_4) 
);
defparam n1706_s0.INIT=16'h8000;
  LUT4 n1726_s0 (
    .F(n1726_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1710_4) 
);
defparam n1726_s0.INIT=16'h8000;
  LUT4 n879_s0 (
    .F(n879_3),
    .I0(w_register_write),
    .I1(n881_3),
    .I2(w_palette_valid),
    .I3(n879_4) 
);
defparam n879_s0.INIT=16'hFF10;
  LUT4 n881_s0 (
    .F(n881_3),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port2) 
);
defparam n881_s0.INIT=16'h4000;
  LUT4 n919_s0 (
    .F(n919_3),
    .I0(w_register_data[3]),
    .I1(n919_4),
    .I2(w_palette_num[3]),
    .I3(w_register_write) 
);
defparam n919_s0.INIT=16'hAA3C;
  LUT4 n920_s0 (
    .F(n920_3),
    .I0(w_register_data[2]),
    .I1(n920_4),
    .I2(w_palette_num[2]),
    .I3(w_register_write) 
);
defparam n920_s0.INIT=16'hAA3C;
  LUT4 n921_s0 (
    .F(n921_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n921_s0.INIT=16'hAA3C;
  LUT3 n922_s0 (
    .F(n922_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n922_s0.INIT=8'hC5;
  LUT4 n1004_s0 (
    .F(n1004_3),
    .I0(n1004_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1004_s0.INIT=16'hF044;
  LUT4 n1005_s0 (
    .F(n1005_3),
    .I0(n1005_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1005_s0.INIT=16'hF044;
  LUT4 n1006_s0 (
    .F(n1006_3),
    .I0(n1006_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1006_s0.INIT=16'hF044;
  LUT4 n1007_s0 (
    .F(n1007_3),
    .I0(n1007_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1007_s0.INIT=16'hF044;
  LUT4 n1008_s0 (
    .F(n1008_3),
    .I0(n1008_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1008_s0.INIT=16'hF044;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1009_s0.INIT=16'hF044;
  LUT4 n1010_s0 (
    .F(n1010_3),
    .I0(n1010_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1010_s0.INIT=16'hF044;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1011_s0.INIT=16'hF044;
  LUT3 n1510_s1 (
    .F(n1510_4),
    .I0(n96_4),
    .I1(ff_2nd_access),
    .I2(n1504_4) 
);
defparam n1510_s1.INIT=8'h3A;
  LUT3 n1530_s0 (
    .F(n1530_3),
    .I0(n96_4),
    .I1(n1628_4),
    .I2(n1710_4) 
);
defparam n1530_s0.INIT=8'h40;
  LUT4 n959_s22 (
    .F(n959_36),
    .I0(n959_37),
    .I1(n959_38),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n959_s22.INIT=16'hFCC5;
  LUT4 n960_s21 (
    .F(n960_35),
    .I0(n960_36),
    .I1(n960_37),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n960_s21.INIT=16'hFCC5;
  LUT4 n961_s22 (
    .F(n961_38),
    .I0(ff_status_register_pointer[3]),
    .I1(n961_39),
    .I2(n961_40),
    .I3(ff_status_register_pointer[2]) 
);
defparam n961_s22.INIT=16'hBB0F;
  LUT4 n962_s22 (
    .F(n962_38),
    .I0(ff_status_register_pointer[3]),
    .I1(n962_39),
    .I2(n962_40),
    .I3(ff_status_register_pointer[2]) 
);
defparam n962_s22.INIT=16'hBB0F;
  LUT4 n963_s23 (
    .F(n963_39),
    .I0(ff_status_register_pointer[3]),
    .I1(n963_40),
    .I2(n963_41),
    .I3(ff_status_register_pointer[2]) 
);
defparam n963_s23.INIT=16'hBB0F;
  LUT4 n964_s20 (
    .F(n964_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n964_s20.INIT=16'hC1CE;
  LUT4 n964_s21 (
    .F(n964_34),
    .I0(n964_35),
    .I1(n964_36),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n964_s21.INIT=16'h3533;
  LUT4 n965_s23 (
    .F(n965_41),
    .I0(ff_status_register_pointer[1]),
    .I1(n965_42),
    .I2(ff_status_register_pointer[2]),
    .I3(n965_43) 
);
defparam n965_s23.INIT=16'hFF10;
  LUT3 n966_s32 (
    .F(n966_37),
    .I0(w_status_command_enable),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s32.INIT=8'hCA;
  LUT4 n966_s25 (
    .F(n966_39),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[1]),
    .I2(n966_35),
    .I3(ff_status_register_pointer[3]) 
);
defparam n966_s25.INIT=16'hEEF0;
  LUT4 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(ff_color_palette_g_phase),
    .I3(n881_3) 
);
defparam ff_palette_g_2_s2.INIT=16'h4000;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1504_4),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_4),
    .I1(ff_2nd_access),
    .I2(n1504_4) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT4 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(n1628_4),
    .I1(n1710_4),
    .I2(ff_not_increment),
    .I3(n96_4) 
);
defparam ff_register_pointer_5_s3.INIT=16'h0F88;
  LUT4 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(ff_vram_valid_7),
    .I1(ff_vram_valid_8),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s3.INIT=16'h000E;
  LUT3 ff_vram_write_s3 (
    .F(ff_vram_write_6),
    .I0(w_pulse2),
    .I1(w_cpu_vram_rdata_en),
    .I2(ff_vram_valid_7) 
);
defparam ff_vram_write_s3.INIT=8'h10;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(n1642_4),
    .I1(n1669_4),
    .I2(ff_vram_address_16_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_16_s3.INIT=16'hF088;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(ff_vram_address_13_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n881_3),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT3 n1050_s3 (
    .F(n1050_8),
    .I0(n1050_20),
    .I1(n1050_12),
    .I2(n1050_10) 
);
defparam n1050_s3.INIT=8'h4F;
  LUT4 n1053_s3 (
    .F(n1053_8),
    .I0(n1050_20),
    .I1(n1053_11),
    .I2(n1053_12),
    .I3(n1053_10) 
);
defparam n1053_s3.INIT=16'h40FF;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(ff_bus_wdata[0]),
    .I1(n219_3) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(ff_bus_wdata[1]),
    .I1(n219_3) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(ff_bus_wdata[2]),
    .I1(n219_3) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(ff_bus_wdata[3]),
    .I1(n219_3) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(ff_bus_wdata[4]),
    .I1(n219_3) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[5]),
    .I1(n219_3) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[6]),
    .I1(n219_3) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[7]),
    .I1(n219_3) 
);
defparam n223_s1.INIT=4'h8;
  LUT2 n966_s31 (
    .F(n966_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n966_s31.INIT=4'h8;
  LUT3 n1050_s4 (
    .F(n1050_10),
    .I0(n1050_20),
    .I1(ff_frame_interrupt_enable),
    .I2(n1177_7) 
);
defparam n1050_s4.INIT=8'hE0;
  LUT3 n1053_s4 (
    .F(n1053_10),
    .I0(ff_line_interrupt_enable),
    .I1(n1053_13),
    .I2(n1050_20) 
);
defparam n1053_s4.INIT=8'h3A;
  LUT3 n1012_s1 (
    .F(n1012_6),
    .I0(ff_port0),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1012_s1.INIT=8'hF4;
  LUT4 n96_s1 (
    .F(n96_4),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port3) 
);
defparam n96_s1.INIT=16'h4000;
  LUT4 n200_s1 (
    .F(n200_4),
    .I0(ff_register_pointer[4]),
    .I1(ff_register_pointer[3]),
    .I2(ff_register_pointer[2]),
    .I3(n203_4) 
);
defparam n200_s1.INIT=16'h8000;
  LUT2 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n203_s1.INIT=4'h8;
  LUT4 n377_s1 (
    .F(n377_4),
    .I0(n377_5),
    .I1(w_cpu_vram_address[7]),
    .I2(w_cpu_vram_address[8]),
    .I3(n383_4) 
);
defparam n377_s1.INIT=16'h8000;
  LUT3 n378_s1 (
    .F(n378_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n380_4) 
);
defparam n378_s1.INIT=8'h80;
  LUT2 n379_s1 (
    .F(n379_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n380_4) 
);
defparam n379_s1.INIT=4'h8;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[9]),
    .I3(n383_4) 
);
defparam n380_s1.INIT=16'h8000;
  LUT3 n381_s1 (
    .F(n381_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n383_4) 
);
defparam n381_s1.INIT=8'h80;
  LUT2 n382_s1 (
    .F(n382_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n383_4) 
);
defparam n382_s1.INIT=4'h8;
  LUT4 n383_s1 (
    .F(n383_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[6]),
    .I3(n386_4) 
);
defparam n383_s1.INIT=16'h8000;
  LUT3 n384_s1 (
    .F(n384_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n386_4) 
);
defparam n384_s1.INIT=8'h80;
  LUT2 n385_s1 (
    .F(n385_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n386_4) 
);
defparam n385_s1.INIT=4'h8;
  LUT4 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n386_s1.INIT=16'h8000;
  LUT3 n387_s1 (
    .F(n387_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_cpu_vram_address[2]) 
);
defparam n387_s1.INIT=8'h80;
  LUT2 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n388_s1.INIT=4'h8;
  LUT4 n1625_s1 (
    .F(n1625_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1625_s1.INIT=16'h0100;
  LUT2 n391_s1 (
    .F(n391_4),
    .I0(w_register_data[2]),
    .I1(ff_vram_type) 
);
defparam n391_s1.INIT=4'h8;
  LUT4 n391_s2 (
    .F(n391_5),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(w_cpu_vram_address[15]),
    .I3(n377_4) 
);
defparam n391_s2.INIT=16'h8000;
  LUT4 n392_s1 (
    .F(n392_4),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(n377_4),
    .I3(w_cpu_vram_address[15]) 
);
defparam n392_s1.INIT=16'h7F80;
  LUT3 n393_s1 (
    .F(n393_4),
    .I0(w_cpu_vram_address[13]),
    .I1(n377_4),
    .I2(w_cpu_vram_address[14]) 
);
defparam n393_s1.INIT=8'h78;
  LUT3 n1628_s1 (
    .F(n1628_4),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1628_s1.INIT=8'h10;
  LUT3 n1635_s1 (
    .F(n1635_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]) 
);
defparam n1635_s1.INIT=8'h10;
  LUT4 n1642_s1 (
    .F(n1642_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1642_s1.INIT=16'h1000;
  LUT3 n1645_s1 (
    .F(n1645_4),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]) 
);
defparam n1645_s1.INIT=8'h40;
  LUT3 n1669_s1 (
    .F(n1669_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1669_s1.INIT=8'h40;
  LUT4 n1710_s1 (
    .F(n1710_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1710_s1.INIT=16'h1000;
  LUT4 n1734_s1 (
    .F(n1734_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1734_s1.INIT=16'h4000;
  LUT4 n879_s1 (
    .F(n879_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1710_4) 
);
defparam n879_s1.INIT=16'h0100;
  LUT3 n919_s1 (
    .F(n919_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[2]),
    .I2(w_palette_num[1]) 
);
defparam n919_s1.INIT=8'h80;
  LUT2 n920_s1 (
    .F(n920_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n920_s1.INIT=4'h8;
  LUT3 n1004_s1 (
    .F(n1004_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n1004_s1.INIT=8'h10;
  LUT3 n1004_s2 (
    .F(n1004_5),
    .I0(ff_busy),
    .I1(ff_bus_write),
    .I2(ff_bus_valid) 
);
defparam n1004_s2.INIT=8'h10;
  LUT3 n1005_s1 (
    .F(n1005_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n1005_s1.INIT=8'h10;
  LUT3 n1006_s1 (
    .F(n1006_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n1006_s1.INIT=8'h10;
  LUT3 n1007_s1 (
    .F(n1007_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1007_s1.INIT=8'h10;
  LUT3 n1008_s1 (
    .F(n1008_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1008_s1.INIT=8'h10;
  LUT3 n1009_s1 (
    .F(n1009_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1009_s1.INIT=8'h10;
  LUT3 n1010_s1 (
    .F(n1010_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1010_s1.INIT=8'h10;
  LUT3 n1011_s1 (
    .F(n1011_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1011_s1.INIT=8'h10;
  LUT4 n959_s23 (
    .F(n959_37),
    .I0(ff_frame_interrupt),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n959_s23.INIT=16'h3FF5;
  LUT4 n959_s24 (
    .F(n959_38),
    .I0(w_sprite_collision_y[7]),
    .I1(ff_status_register_pointer[1]),
    .I2(n959_39),
    .I3(ff_status_register_pointer[3]) 
);
defparam n959_s24.INIT=16'hFC2F;
  LUT4 n960_s22 (
    .F(n960_36),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n960_s22.INIT=16'h3FF5;
  LUT4 n960_s23 (
    .F(n960_37),
    .I0(w_sprite_collision_y[6]),
    .I1(ff_status_register_pointer[1]),
    .I2(n960_38),
    .I3(ff_status_register_pointer[3]) 
);
defparam n960_s23.INIT=16'hFC2F;
  LUT4 n961_s23 (
    .F(n961_39),
    .I0(w_sprite_collision_y[5]),
    .I1(w_status_color[5]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n961_s23.INIT=16'h3500;
  LUT4 n961_s24 (
    .F(n961_40),
    .I0(w_sprite_collision_x[5]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n961_s24.INIT=16'h133F;
  LUT4 n962_s23 (
    .F(n962_39),
    .I0(w_sprite_collision_y[4]),
    .I1(w_status_color[4]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n962_s23.INIT=16'h3500;
  LUT4 n962_s24 (
    .F(n962_40),
    .I0(w_sprite_collision_x[4]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n962_s24.INIT=16'h133F;
  LUT4 n963_s24 (
    .F(n963_40),
    .I0(w_sprite_collision_y[3]),
    .I1(w_status_color[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n963_s24.INIT=16'h3500;
  LUT4 n963_s25 (
    .F(n963_41),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n963_s25.INIT=16'h0733;
  LUT3 n964_s22 (
    .F(n964_35),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n964_s22.INIT=8'h35;
  LUT4 n964_s23 (
    .F(n964_36),
    .I0(w_sprite_collision_x[2]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n964_s23.INIT=16'h053F;
  LUT2 n965_s24 (
    .F(n965_42),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer[0]) 
);
defparam n965_s24.INIT=4'h4;
  LUT4 n965_s25 (
    .F(n965_43),
    .I0(n965_44),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n965_s25.INIT=16'hFD40;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_busy),
    .I1(w_pulse1),
    .I2(ff_bus_valid),
    .I3(ff_port0) 
);
defparam ff_vram_valid_s4.INIT=16'h1000;
  LUT3 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n127_3) 
);
defparam ff_vram_valid_s5.INIT=8'h10;
  LUT3 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_7),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(ff_vram_type) 
);
defparam ff_vram_address_16_s4.INIT=8'hE0;
  LUT3 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(n1669_4),
    .I1(n1642_4),
    .I2(n1504_4) 
);
defparam ff_vram_address_13_s4.INIT=8'h70;
  LUT4 n1050_s6 (
    .F(n1050_12),
    .I0(n1050_13),
    .I1(w_screen_pos_y[6]),
    .I2(n1050_14),
    .I3(n1050_15) 
);
defparam n1050_s6.INIT=16'h8000;
  LUT4 n1053_s5 (
    .F(n1053_11),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_interrupt_line[6]) 
);
defparam n1053_s5.INIT=16'h9009;
  LUT4 n1053_s6 (
    .F(n1053_12),
    .I0(w_screen_pos_y[1]),
    .I1(reg_interrupt_line[1]),
    .I2(n1053_14),
    .I3(n1053_15) 
);
defparam n1053_s6.INIT=16'h9000;
  LUT4 n1053_s7 (
    .F(n1053_13),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1053_s7.INIT=16'h0100;
  LUT4 n377_s2 (
    .F(n377_5),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(w_cpu_vram_address[11]),
    .I3(w_cpu_vram_address[12]) 
);
defparam n377_s2.INIT=16'h8000;
  LUT3 n959_s25 (
    .F(n959_39),
    .I0(w_status_color[7]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n959_s25.INIT=8'h70;
  LUT3 n960_s24 (
    .F(n960_38),
    .I0(w_status_color[6]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n960_s24.INIT=8'h70;
  LUT4 n965_s26 (
    .F(n965_44),
    .I0(w_sprite_collision_x[1]),
    .I1(w_status_color[1]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n965_s26.INIT=16'h305F;
  LUT4 n1050_s7 (
    .F(n1050_13),
    .I0(ff_half_count[2]),
    .I1(w_screen_pos_y[7]),
    .I2(ff_half_count[3]),
    .I3(n1050_16) 
);
defparam n1050_s7.INIT=16'h4000;
  LUT4 n1050_s8 (
    .F(n1050_14),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(n1050_17),
    .I3(ff_v_active_7) 
);
defparam n1050_s8.INIT=16'h1000;
  LUT4 n1050_s9 (
    .F(n1050_15),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(n1050_18),
    .I3(ff_half_count[6]) 
);
defparam n1050_s9.INIT=16'h1000;
  LUT4 n1053_s8 (
    .F(n1053_14),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[2]),
    .I3(reg_interrupt_line[2]) 
);
defparam n1053_s8.INIT=16'h9009;
  LUT4 n1053_s9 (
    .F(n1053_15),
    .I0(w_screen_pos_y[4]),
    .I1(reg_interrupt_line[4]),
    .I2(n1053_16),
    .I3(ff_v_active_7) 
);
defparam n1053_s9.INIT=16'h9000;
  LUT4 n1050_s10 (
    .F(n1050_16),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[4]),
    .I3(w_screen_pos_y[2]) 
);
defparam n1050_s10.INIT=16'h1000;
  LUT4 n1050_s11 (
    .F(n1050_17),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[7]) 
);
defparam n1050_s11.INIT=16'h0100;
  LUT4 n1050_s12 (
    .F(n1050_18),
    .I0(ff_half_count[9]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[12]) 
);
defparam n1050_s12.INIT=16'h0001;
  LUT4 n1053_s10 (
    .F(n1053_16),
    .I0(w_screen_pos_y[3]),
    .I1(reg_interrupt_line[3]),
    .I2(w_screen_pos_y[7]),
    .I3(reg_interrupt_line[7]) 
);
defparam n1053_s10.INIT=16'h9009;
  LUT4 n1784_s1 (
    .F(n1784_5),
    .I0(ff_reset_n2_1),
    .I1(n881_3),
    .I2(w_register_write),
    .I3(ff_color_palette_g_phase) 
);
defparam n1784_s1.INIT=16'h0008;
  LUT3 n202_s2 (
    .F(n202_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]) 
);
defparam n202_s2.INIT=8'h80;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s2.INIT=16'h8000;
  LUT4 n1669_s2 (
    .F(n1669_6),
    .I0(n1625_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1669_s2.INIT=16'h2000;
  LUT4 n1739_s1 (
    .F(n1739_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1734_4) 
);
defparam n1739_s1.INIT=16'h1000;
  LUT4 n1710_s2 (
    .F(n1710_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1710_4) 
);
defparam n1710_s2.INIT=16'h1000;
  LUT4 n1642_s2 (
    .F(n1642_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1642_4) 
);
defparam n1642_s2.INIT=16'h1000;
  LUT4 n1635_s2 (
    .F(n1635_6),
    .I0(n1625_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1635_s2.INIT=16'h0200;
  LUT4 n1745_s1 (
    .F(n1745_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1734_4) 
);
defparam n1745_s1.INIT=16'h4000;
  LUT4 n1718_s1 (
    .F(n1718_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1710_4) 
);
defparam n1718_s1.INIT=16'h4000;
  LUT4 n1659_s1 (
    .F(n1659_5),
    .I0(n1642_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1659_s1.INIT=16'h2000;
  LUT4 n1645_s2 (
    .F(n1645_6),
    .I0(n1625_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1645_s2.INIT=16'h2000;
  LUT4 n1734_s2 (
    .F(n1734_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1734_4) 
);
defparam n1734_s2.INIT=16'h1000;
  LUT4 n1686_s1 (
    .F(n1686_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1642_4) 
);
defparam n1686_s1.INIT=16'h1000;
  LUT4 n1628_s2 (
    .F(n1628_6),
    .I0(n1625_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1628_s2.INIT=16'h0200;
  LUT4 n1050_s13 (
    .F(n1050_20),
    .I0(ff_port1),
    .I1(ff_busy),
    .I2(ff_bus_write),
    .I3(ff_bus_valid) 
);
defparam n1050_s13.INIT=16'h0200;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_7),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n255_s5 (
    .F(n255_11),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(ff_vram_valid_8),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n255_s5.INIT=16'hFF40;
  LUT4 n923_s8 (
    .F(n923_14),
    .I0(n881_3),
    .I1(w_register_write),
    .I2(n879_4),
    .I3(ff_color_palette_g_phase) 
);
defparam n923_s8.INIT=16'h0D32;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3_0),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1530_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_3),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1625_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1625_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1625_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1625_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1642_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1642_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1642_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1653_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1653_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1653_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1653_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1653_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1653_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1659_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1659_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1661_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1661_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1661_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1661_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1661_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1661_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1661_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1661_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1669_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1669_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1669_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1669_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1669_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1669_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1675_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1675_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1675_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1675_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1675_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1675_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1675_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1675_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1683_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1683_3),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1683_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1686_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1686_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1686_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1686_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1698_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1698_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1698_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1698_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1698_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1698_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1698_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1698_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1706_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1706_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1706_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1706_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1726_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1726_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1726_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1726_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1726_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1726_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1726_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1726_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1734_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1734_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1745_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1745_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1745_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1739_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1739_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1739_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1739_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1739_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1739_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n881_3),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1784_5) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1784_5) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1784_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1784_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1784_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1784_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n959_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n960_35),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n961_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n962_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n963_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n965_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n966_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1012_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1004_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1005_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1006_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1007_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1008_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1009_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1010_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1011_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1504_4),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n377_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n378_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n379_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n380_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n390_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n919_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n920_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n921_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n922_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1050_10),
    .CLK(clk85m),
    .CE(n1050_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1053_10),
    .CLK(clk85m),
    .CE(n1053_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n964_32),
    .CLK(clk85m),
    .SET(n964_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_vram_address_inc_s4 (
    .Q(w_pulse2),
    .D(n255_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s4.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n923_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n966_s28 (
    .O(n966_31),
    .I0(n966_28),
    .I1(n966_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n966_s27 (
    .O(n966_33),
    .I0(n966_41),
    .I1(n966_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n966_s23 (
    .O(n966_35),
    .I0(n966_33),
    .I1(n966_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  n103_8,
  reg_50hz_mode,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n60_8,
  w_h_count_end_15,
  ff_v_active_7,
  ff_field,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input n103_8;
input reg_50hz_mode;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n60_8;
output w_h_count_end_15;
output ff_v_active_7;
output ff_field;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [7:0] w_screen_pos_y;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire n392_6;
wire n391_6;
wire n390_6;
wire n430_7;
wire n429_7;
wire n428_7;
wire n427_7;
wire n164_8;
wire n163_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n103_7;
wire n100_7;
wire n96_7;
wire n94_7;
wire n93_7;
wire n61_7;
wire n58_7;
wire n57_7;
wire n56_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n309_11;
wire n452_6;
wire w_h_count_end_12;
wire n138_4;
wire n380_4;
wire n264_4;
wire n264_5;
wire ff_v_active_6;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n390_7;
wire n430_8;
wire n430_9;
wire n429_8;
wire n428_8;
wire n427_8;
wire n427_9;
wire n159_8;
wire n156_8;
wire n102_8;
wire n101_8;
wire n99_8;
wire n98_8;
wire n97_8;
wire n93_8;
wire n57_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire n138_5;
wire n380_5;
wire n380_6;
wire n264_6;
wire ff_v_active_8;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire ff_interleaving_page_11;
wire n428_9;
wire n380_7;
wire n380_8;
wire n380_9;
wire n380_10;
wire ff_v_active_9;
wire n60_10;
wire n95_10;
wire n97_10;
wire ff_interleaving_page_13;
wire ff_blink_counter_3_14;
wire n54_10;
wire n160_10;
wire n162_9;
wire n59_9;
wire n95_12;
wire n98_10;
wire n99_10;
wire n101_10;
wire n102_10;
wire n104_9;
wire n105_9;
wire n222_7;
wire n393_9;
wire ff_blink_base_3_12;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:0] ff_blink_base;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [9:8] w_screen_pos_y_0;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT4 n138_s0 (
    .F(n138_3),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(n138_4),
    .I3(w_h_count_end_12) 
);
defparam n138_s0.INIT=16'h1000;
  LUT2 n264_s0 (
    .F(n264_3),
    .I0(n264_4),
    .I1(n264_5) 
);
defparam n264_s0.INIT=4'h8;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(ff_v_active_6),
    .I1(n264_4),
    .I2(n380_4),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hF400;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n392_s1 (
    .F(n392_6),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base[1]),
    .I3(reg_interleaving_mode) 
);
defparam n392_s1.INIT=16'h1400;
  LUT4 n391_s1 (
    .F(n391_6),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(reg_interleaving_mode) 
);
defparam n391_s1.INIT=16'h7800;
  LUT2 n390_s1 (
    .F(n390_6),
    .I0(n390_7),
    .I1(reg_interleaving_mode) 
);
defparam n390_s1.INIT=4'h4;
  LUT4 n430_s2 (
    .F(n430_7),
    .I0(n430_8),
    .I1(n430_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n430_s2.INIT=16'h0700;
  LUT4 n429_s2 (
    .F(n429_7),
    .I0(n429_8),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter_3_10) 
);
defparam n429_s2.INIT=16'h4100;
  LUT2 n428_s2 (
    .F(n428_7),
    .I0(n428_8),
    .I1(ff_blink_counter_3_10) 
);
defparam n428_s2.INIT=4'h4;
  LUT4 n427_s2 (
    .F(n427_7),
    .I0(n427_8),
    .I1(ff_blink_counter[3]),
    .I2(n427_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n427_s2.INIT=16'h1C00;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(w_v_count[0]),
    .I1(n380_4) 
);
defparam n164_s3.INIT=4'h1;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n380_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n103_8),
    .I2(n380_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n380_4),
    .I1(n160_10),
    .I2(w_v_count[4]) 
);
defparam n160_s2.INIT=8'h14;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(n380_4),
    .I1(w_v_count[5]),
    .I2(n159_8) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n380_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s2.INIT=16'h7F80;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_8) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(w_v_count[8]),
    .I1(n156_8),
    .I2(n380_4),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT4 n103_s2 (
    .F(n103_7),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(n78_3),
    .I3(ff_half_count[2]) 
);
defparam n103_s2.INIT=16'h0708;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(ff_half_count[4]),
    .I1(n101_8),
    .I2(n78_3),
    .I3(ff_half_count[5]) 
);
defparam n100_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count[8]),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n94_s2 (
    .F(n94_7),
    .I0(ff_half_count[10]),
    .I1(n95_10),
    .I2(n78_3),
    .I3(ff_half_count[11]) 
);
defparam n94_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(n95_10),
    .I1(n93_8),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT4 n58_s2 (
    .F(n58_7),
    .I0(w_h_count[3]),
    .I1(w_h_count_end_13),
    .I2(w_h_count_end),
    .I3(w_h_count[4]) 
);
defparam n58_s2.INIT=16'h0708;
  LUT3 n57_s2 (
    .F(n57_7),
    .I0(w_h_count_end),
    .I1(n57_8),
    .I2(w_h_count[5]) 
);
defparam n57_s2.INIT=8'h14;
  LUT2 n56_s2 (
    .F(n56_7),
    .I0(w_h_count[6]),
    .I1(n56_8) 
);
defparam n56_s2.INIT=4'h6;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT3 n51_s2 (
    .F(n51_7),
    .I0(w_h_count_end),
    .I1(n51_8),
    .I2(w_h_count[11]) 
);
defparam n51_s2.INIT=8'h14;
  LUT4 n309_s6 (
    .F(n309_11),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n309_12) 
);
defparam n309_s6.INIT=16'h0001;
  LUT2 n452_s1 (
    .F(n452_6),
    .I0(ff_interleaving_page),
    .I1(ff_blink_counter_3_10) 
);
defparam n452_s1.INIT=4'h7;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count[10]),
    .I1(n309_12),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_12_s4 (
    .F(w_screen_pos_x[12]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n309_12),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s4.INIT=16'hFE01;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[9]),
    .I3(w_h_count_end_15) 
);
defparam w_h_count_end_s9.INIT=16'h4000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s10.INIT=8'h80;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s11.INIT=8'h40;
  LUT3 n138_s1 (
    .F(n138_4),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(n138_5) 
);
defparam n138_s1.INIT=8'h40;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(n380_5),
    .I1(n380_6),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n380_s1.INIT=16'h0E00;
  LUT4 n264_s1 (
    .F(n264_4),
    .I0(w_v_count[0]),
    .I1(w_screen_pos_y[0]),
    .I2(w_screen_pos_y[1]),
    .I3(w_screen_pos_y[7]) 
);
defparam n264_s1.INIT=16'h8000;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(n264_6),
    .I1(w_screen_pos_y[2]),
    .I2(w_screen_pos_y[3]),
    .I3(w_screen_pos_y[4]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_6),
    .I0(w_screen_pos_y[4]),
    .I1(ff_v_active_7),
    .I2(ff_v_active_8),
    .I3(n264_5) 
);
defparam ff_v_active_s3.INIT=16'h007F;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base[1]),
    .I1(ff_blink_base[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT4 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(reg_blink_period[1]),
    .I1(ff_blink_counter_3_11),
    .I2(ff_blink_counter_3_12),
    .I3(reg_interleaving_mode) 
);
defparam ff_blink_counter_3_s5.INIT=16'hBF00;
  LUT4 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(ff_interleaving_page_10),
    .I1(ff_interleaving_page_11),
    .I2(n430_8),
    .I3(ff_blink_counter_3_9) 
);
defparam ff_interleaving_page_s4.INIT=16'h7000;
  LUT4 n390_s2 (
    .F(n390_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(ff_blink_base[3]) 
);
defparam n390_s2.INIT=16'h827F;
  LUT4 n430_s3 (
    .F(n430_8),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]),
    .I3(ff_blink_counter[3]) 
);
defparam n430_s3.INIT=16'h0001;
  LUT3 n430_s4 (
    .F(n430_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n430_s4.INIT=8'h35;
  LUT4 n429_s3 (
    .F(n429_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page),
    .I3(n430_8) 
);
defparam n429_s3.INIT=16'h3500;
  LUT4 n428_s3 (
    .F(n428_8),
    .I0(n428_9),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam n428_s3.INIT=16'h03FE;
  LUT3 n427_s3 (
    .F(n427_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n427_s3.INIT=8'h53;
  LUT3 n427_s4 (
    .F(n427_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n427_s4.INIT=8'h01;
  LUT4 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]),
    .I3(n103_8) 
);
defparam n159_s3.INIT=16'h8000;
  LUT4 n156_s3 (
    .F(n156_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n159_8) 
);
defparam n156_s3.INIT=16'h8000;
  LUT3 n102_s3 (
    .F(n102_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]) 
);
defparam n102_s3.INIT=8'h80;
  LUT4 n101_s3 (
    .F(n101_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]),
    .I3(ff_half_count[3]) 
);
defparam n101_s3.INIT=16'h8000;
  LUT3 n99_s3 (
    .F(n99_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(n101_8) 
);
defparam n99_s3.INIT=8'h80;
  LUT4 n98_s3 (
    .F(n98_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(ff_half_count[6]),
    .I3(n101_8) 
);
defparam n98_s3.INIT=16'h8000;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[7]),
    .I1(n98_8) 
);
defparam n97_s3.INIT=4'h8;
  LUT2 n93_s3 (
    .F(n93_8),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]) 
);
defparam n93_s3.INIT=4'h8;
  LUT2 n60_s3 (
    .F(n60_8),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n60_s3.INIT=4'h8;
  LUT3 n57_s3 (
    .F(n57_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count_end_13) 
);
defparam n57_s3.INIT=8'h80;
  LUT4 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(w_h_count_end_13) 
);
defparam n56_s3.INIT=16'h8000;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT4 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]),
    .I3(n54_8) 
);
defparam n51_s3.INIT=16'h8000;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[10]),
    .I1(w_h_count[11]) 
);
defparam w_h_count_end_s12.INIT=4'h4;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[2]),
    .I1(w_h_count[5]),
    .I2(w_h_count[8]),
    .I3(w_v_count[0]) 
);
defparam n138_s2.INIT=16'h0100;
  LUT4 n380_s2 (
    .F(n380_5),
    .I0(reg_50hz_mode),
    .I1(n380_7),
    .I2(w_v_count[3]),
    .I3(n380_8) 
);
defparam n380_s2.INIT=16'h1000;
  LUT4 n380_s3 (
    .F(n380_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(n380_9),
    .I3(n380_10) 
);
defparam n380_s3.INIT=16'h1000;
  LUT4 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[6]),
    .I2(w_screen_pos_y_0[8]),
    .I3(w_screen_pos_y_0[9]) 
);
defparam n264_s3.INIT=16'h8000;
  LUT2 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(w_screen_pos_y_0[8]),
    .I1(w_screen_pos_y_0[9]) 
);
defparam ff_v_active_s4.INIT=4'h1;
  LUT4 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(ff_v_active_9),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_212lines_mode) 
);
defparam ff_v_active_s5.INIT=16'h1004;
  LUT3 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[5]),
    .I1(reg_blink_period[0]),
    .I2(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s6.INIT=8'h01;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(n430_9),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s5.INIT=16'h3050;
  LUT4 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_11),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(n427_8),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s6.INIT=16'h3050;
  LUT4 n428_s4 (
    .F(n428_9),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_blink_counter[3]),
    .I3(ff_interleaving_page) 
);
defparam n428_s4.INIT=16'h0305;
  LUT4 n380_s4 (
    .F(n380_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n380_s4.INIT=16'hEFF7;
  LUT4 n380_s5 (
    .F(n380_8),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(w_v_count[7]) 
);
defparam n380_s5.INIT=16'h0001;
  LUT4 n380_s6 (
    .F(n380_9),
    .I0(w_v_count[7]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(w_v_count[4]) 
);
defparam n380_s6.INIT=16'h4000;
  LUT4 n380_s7 (
    .F(n380_10),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(w_v_count[3]) 
);
defparam n380_s7.INIT=16'h00F8;
  LUT3 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[2]),
    .I2(w_screen_pos_y[3]) 
);
defparam ff_v_active_s6.INIT=8'h7E;
  LUT3 n60_s4 (
    .F(n60_10),
    .I0(w_h_count[2]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]) 
);
defparam n60_s4.INIT=8'h6A;
  LUT4 n95_s4 (
    .F(n95_10),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n95_s4.INIT=16'h8000;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n97_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 ff_interleaving_page_s7 (
    .F(ff_interleaving_page_13),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_interleaving_page_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_interleaving_page_s7.INIT=16'h80FF;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_14),
    .I0(ff_blink_counter_3_9),
    .I1(w_h_count_end),
    .I2(n380_4),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s8.INIT=16'h80FF;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s3 (
    .F(n162_9),
    .I0(n380_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s3.INIT=16'h1444;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT4 n95_s5 (
    .F(n95_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[10]),
    .I3(n95_10) 
);
defparam n95_s5.INIT=16'h0770;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n98_s4.INIT=16'h0770;
  LUT4 n99_s4 (
    .F(n99_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n99_8),
    .I3(ff_half_count[6]) 
);
defparam n99_s4.INIT=16'h0770;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[4]),
    .I3(n101_8) 
);
defparam n101_s4.INIT=16'h0770;
  LUT4 n102_s4 (
    .F(n102_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n102_8),
    .I3(ff_half_count[3]) 
);
defparam n102_s4.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT3 n222_s3 (
    .F(n222_7),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_field) 
);
defparam n222_s3.INIT=8'h78;
  LUT4 n393_s3 (
    .F(n393_9),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_blink_base[0]),
    .I3(reg_interleaving_mode) 
);
defparam n393_s3.INIT=16'h7800;
  LUT3 ff_blink_base_3_s5 (
    .F(ff_blink_base_3_12),
    .I0(n380_4),
    .I1(w_h_count_end),
    .I2(reg_interleaving_mode) 
);
defparam ff_blink_base_3_s5.INIT=8'h8F;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_9),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_11),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s1 (
    .Q(ff_blink_base[3]),
    .D(n390_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_3_s1.INIT=1'b0;
  DFFCE ff_blink_base_2_s1 (
    .Q(ff_blink_base[2]),
    .D(n391_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_2_s1.INIT=1'b0;
  DFFCE ff_blink_base_1_s1 (
    .Q(ff_blink_base[1]),
    .D(n392_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n427_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n428_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n429_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n430_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n452_6),
    .CLK(clk85m),
    .CE(ff_interleaving_page_13),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_field_s2 (
    .Q(ff_field),
    .D(n222_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_field_s2.INIT=1'b0;
  DFFC ff_blink_base_0_s3 (
    .Q(ff_blink_base[0]),
    .D(n393_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s3.INIT=1'b0;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y_0[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y_0[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  w_next_0_4,
  w_4colors_mode,
  n1449_11,
  w_screen_v_active,
  reg_display_on,
  w_4colors_mode_5,
  w_next_0_6,
  n354_13,
  n88_9,
  n6_8,
  reg_left_mask,
  w_sprite_mode2_4,
  n354_16,
  reg_scroll_planes,
  ff_field,
  ff_interleaving_page,
  reg_interleaving_mode,
  n1668_25,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  reg_pattern_name_table_base,
  w_pixel_pos_x_Z,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  w_pixel_pos_y_Z,
  reg_color_table_base,
  w_screen_mode_vram_valid,
  w_vram_interleave,
  ff_state_1_7,
  ff_next_vram0_7_7,
  ff_screen_h_in_active_12,
  n804_27,
  n776_30,
  n777_30,
  w_screen_mode_vram_address,
  w_screen_mode_display_color
)
;
input clk85m;
input n36_6;
input w_next_0_4;
input w_4colors_mode;
input n1449_11;
input w_screen_v_active;
input reg_display_on;
input w_4colors_mode_5;
input w_next_0_6;
input n354_13;
input n88_9;
input n6_8;
input reg_left_mask;
input w_sprite_mode2_4;
input n354_16;
input reg_scroll_planes;
input ff_field;
input ff_interleaving_page;
input reg_interleaving_mode;
input n1668_25;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [16:10] reg_pattern_name_table_base;
input [8:3] w_pixel_pos_x_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [7:0] w_pixel_pos_y_Z;
input [16:6] reg_color_table_base;
output w_screen_mode_vram_valid;
output w_vram_interleave;
output ff_state_1_7;
output ff_next_vram0_7_7;
output ff_screen_h_in_active_12;
output n804_27;
output n776_30;
output n777_30;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
wire n748_6;
wire n748_7;
wire n749_6;
wire n749_7;
wire n750_6;
wire n750_7;
wire n751_6;
wire n751_7;
wire n752_6;
wire n752_7;
wire n753_6;
wire n753_7;
wire n754_6;
wire n754_7;
wire n755_6;
wire n755_7;
wire n768_4;
wire n769_4;
wire n770_4;
wire n771_4;
wire n1345_4;
wire n1346_4;
wire n1347_4;
wire n1348_4;
wire n1349_4;
wire n1350_4;
wire n1351_4;
wire n1352_4;
wire n1353_4;
wire n1354_4;
wire n1355_4;
wire n1356_4;
wire n1357_4;
wire n1358_4;
wire n1359_4;
wire n1360_4;
wire n1361_4;
wire n1362_4;
wire n1363_4;
wire n1364_4;
wire n1365_4;
wire n1366_4;
wire n1367_4;
wire n1368_4;
wire n1369_4;
wire n1370_4;
wire n1371_4;
wire n1372_4;
wire n1373_4;
wire n1374_4;
wire n1375_4;
wire n1376_4;
wire n1377_4;
wire n1378_4;
wire n1379_4;
wire n1380_4;
wire n1381_4;
wire n1382_4;
wire n1383_4;
wire n1384_4;
wire n1385_4;
wire n1386_4;
wire n1388_4;
wire n1390_4;
wire n1392_4;
wire n1393_4;
wire n1394_4;
wire n1397_4;
wire n1398_4;
wire n1399_4;
wire n1400_4;
wire n1627_3;
wire n776_22;
wire n777_22;
wire n778_22;
wire n779_22;
wire n804_25;
wire n805_25;
wire n806_25;
wire n807_25;
wire n808_27;
wire n809_24;
wire n810_24;
wire n811_24;
wire n967_16;
wire n968_16;
wire n969_16;
wire n970_16;
wire n971_17;
wire n972_17;
wire n973_17;
wire n974_17;
wire n975_13;
wire n976_13;
wire n977_13;
wire n978_13;
wire n979_14;
wire n980_14;
wire n981_14;
wire n982_14;
wire n983_14;
wire n984_14;
wire n985_14;
wire n986_14;
wire n987_15;
wire n988_15;
wire n989_15;
wire n990_15;
wire n991_16;
wire n992_15;
wire n993_15;
wire n994_15;
wire n999_13;
wire n1000_13;
wire n1001_13;
wire n1002_13;
wire n1003_13;
wire n1004_13;
wire n1005_13;
wire n1006_13;
wire n1007_13;
wire n1008_13;
wire n1009_13;
wire n1010_13;
wire n1337_33;
wire n1338_33;
wire n1339_33;
wire n1340_33;
wire n1341_25;
wire n1342_25;
wire n1343_25;
wire n1344_25;
wire ff_next_vram3_7_7;
wire ff_next_vram4_3_6;
wire ff_pattern7_7_5;
wire ff_next_vram3_3_8;
wire ff_screen_h_in_active_9;
wire ff_next_vram6_3_7;
wire ff_next_vram1_7_8;
wire ff_next_vram2_7_8;
wire ff_next_vram6_7_8;
wire ff_next_vram1_3_9;
wire ff_next_vram2_3_9;
wire ff_next_vram4_7_8;
wire ff_next_vram5_7_9;
wire ff_next_vram5_3_9;
wire n181_7;
wire n180_7;
wire n179_7;
wire n178_7;
wire n177_7;
wire n1662_7;
wire n1661_7;
wire n1660_7;
wire n1659_7;
wire n706_6;
wire n705_6;
wire n704_6;
wire n703_6;
wire n702_6;
wire n701_6;
wire n700_6;
wire n699_6;
wire n698_6;
wire n697_6;
wire n696_6;
wire n695_6;
wire n694_6;
wire n693_6;
wire n692_6;
wire n691_6;
wire n690_6;
wire n511_6;
wire n137_7;
wire n136_7;
wire n256_9;
wire n995_16;
wire n998_17;
wire n996_16;
wire n997_16;
wire n998_16;
wire n1345_7;
wire n1346_5;
wire n1347_5;
wire n1348_5;
wire n1349_5;
wire n1350_5;
wire n1351_5;
wire n1352_5;
wire n1353_5;
wire n1354_5;
wire n1355_5;
wire n1356_5;
wire n1357_5;
wire n1358_5;
wire n1359_5;
wire n1360_5;
wire n1361_5;
wire n1362_5;
wire n1363_5;
wire n1364_5;
wire n1365_5;
wire n1365_7;
wire n1366_5;
wire n1366_6;
wire n1367_5;
wire n1367_6;
wire n1368_5;
wire n1368_6;
wire n1369_5;
wire n1370_5;
wire n1371_5;
wire n1372_5;
wire n1373_5;
wire n1374_5;
wire n1375_5;
wire n1376_5;
wire n1377_5;
wire n1378_5;
wire n1379_5;
wire n1380_5;
wire n1381_5;
wire n1382_5;
wire n1383_5;
wire n1384_5;
wire n1385_5;
wire n1386_5;
wire n1387_5;
wire n1387_6;
wire n1388_5;
wire n1389_5;
wire n1390_5;
wire n1391_5;
wire n1392_5;
wire n1393_5;
wire n1394_5;
wire n1395_5;
wire n1396_5;
wire n1397_5;
wire n1398_5;
wire n1399_5;
wire n1400_5;
wire w_pattern0_3_4;
wire n1627_4;
wire n1627_5;
wire n772_31;
wire n772_32;
wire n773_31;
wire n774_31;
wire n775_31;
wire n776_24;
wire n777_24;
wire n777_25;
wire n778_23;
wire n779_23;
wire n967_17;
wire n968_17;
wire n969_17;
wire n970_17;
wire n971_18;
wire n972_18;
wire n973_18;
wire n974_18;
wire n975_15;
wire n975_16;
wire n976_15;
wire n976_16;
wire n977_15;
wire n977_16;
wire n978_15;
wire n978_16;
wire n979_15;
wire n979_16;
wire n980_15;
wire n980_16;
wire n981_15;
wire n981_16;
wire n982_15;
wire n982_16;
wire n983_15;
wire n984_15;
wire n985_15;
wire n986_15;
wire n987_16;
wire n988_16;
wire n989_16;
wire n990_16;
wire n991_17;
wire n992_16;
wire n993_16;
wire n994_16;
wire n1337_34;
wire n1338_34;
wire n1339_34;
wire n1340_34;
wire n1341_26;
wire n1342_26;
wire n1343_26;
wire n1343_27;
wire n1344_26;
wire n1344_27;
wire ff_pos_x_5_9;
wire ff_next_vram0_7_8;
wire ff_next_vram3_7_8;
wire ff_next_vram3_7_9;
wire ff_next_vram3_7_10;
wire ff_next_vram4_3_7;
wire ff_screen_h_in_active_10;
wire ff_screen_h_in_active_11;
wire ff_next_vram1_7_9;
wire ff_next_vram2_7_9;
wire ff_next_vram6_7_9;
wire ff_next_vram5_7_10;
wire n179_8;
wire n178_8;
wire n706_8;
wire n706_9;
wire n705_8;
wire n705_9;
wire n704_7;
wire n704_8;
wire n704_9;
wire n703_8;
wire n703_9;
wire n702_7;
wire n702_8;
wire n701_7;
wire n701_8;
wire n700_7;
wire n700_8;
wire n700_9;
wire n699_7;
wire n699_8;
wire n698_7;
wire n698_8;
wire n698_9;
wire n697_7;
wire n697_8;
wire n697_9;
wire n696_8;
wire n696_9;
wire n695_7;
wire n695_8;
wire n694_7;
wire n694_8;
wire n694_9;
wire n693_7;
wire n693_8;
wire n692_7;
wire n692_8;
wire n692_9;
wire n691_7;
wire n691_8;
wire n691_9;
wire n690_8;
wire n511_7;
wire n511_8;
wire n138_9;
wire n256_10;
wire n256_11;
wire n1345_8;
wire n1345_9;
wire n1349_7;
wire n1349_8;
wire n1350_7;
wire n1350_8;
wire n1351_7;
wire n1351_8;
wire n1352_7;
wire n1352_8;
wire n1353_6;
wire n1354_6;
wire n1355_6;
wire n1356_6;
wire n1357_6;
wire n1357_7;
wire n1358_6;
wire n1358_7;
wire n1359_6;
wire n1359_7;
wire n1360_6;
wire n1360_7;
wire n1361_6;
wire n1362_6;
wire n1363_6;
wire n1364_6;
wire n1365_8;
wire n1365_9;
wire n1373_6;
wire n1373_7;
wire n1374_6;
wire n1374_7;
wire n1375_6;
wire n1375_7;
wire n1376_6;
wire n1376_7;
wire n1377_6;
wire n1378_6;
wire n1379_6;
wire n1380_6;
wire n1381_6;
wire n1381_7;
wire n1382_6;
wire n1382_7;
wire n1383_6;
wire n1383_7;
wire n1384_6;
wire n1384_7;
wire n1385_6;
wire n1386_6;
wire n1387_7;
wire n1388_6;
wire n1389_6;
wire n1389_7;
wire n1390_6;
wire n1391_6;
wire n1391_7;
wire n1392_6;
wire n1393_6;
wire n1394_6;
wire n1395_6;
wire n1396_6;
wire n1397_6;
wire n1397_7;
wire n1398_6;
wire n1398_7;
wire n1399_6;
wire n1399_7;
wire n1400_6;
wire n1400_7;
wire w_pattern0_3_5;
wire n772_33;
wire n772_34;
wire n773_32;
wire n774_32;
wire n775_32;
wire n776_25;
wire n776_26;
wire n776_27;
wire n776_28;
wire n777_26;
wire n777_27;
wire n778_24;
wire n778_25;
wire n779_24;
wire n779_25;
wire n804_28;
wire n979_17;
wire n980_17;
wire n981_17;
wire n982_17;
wire n991_18;
wire n991_19;
wire n992_17;
wire n993_17;
wire n994_17;
wire n1337_35;
wire n1338_35;
wire n1339_35;
wire n1340_35;
wire n1341_27;
wire n1341_28;
wire n1342_27;
wire n1342_28;
wire n1343_28;
wire n1343_29;
wire n1344_28;
wire ff_pos_x_5_10;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_next_vram3_7_11;
wire ff_screen_h_in_active_13;
wire ff_screen_h_in_active_14;
wire ff_next_vram6_7_10;
wire n706_10;
wire n706_11;
wire n706_12;
wire n706_14;
wire n706_15;
wire n706_16;
wire n705_10;
wire n705_11;
wire n705_12;
wire n704_10;
wire n704_11;
wire n704_12;
wire n704_13;
wire n703_10;
wire n703_11;
wire n702_10;
wire n701_9;
wire n701_10;
wire n700_10;
wire n700_12;
wire n699_9;
wire n699_10;
wire n699_11;
wire n699_13;
wire n698_11;
wire n697_11;
wire n696_10;
wire n696_11;
wire n696_13;
wire n695_9;
wire n695_10;
wire n695_12;
wire n695_13;
wire n695_14;
wire n694_10;
wire n694_11;
wire n694_13;
wire n694_14;
wire n694_15;
wire n693_9;
wire n693_10;
wire n693_11;
wire n693_12;
wire n692_10;
wire n692_11;
wire n692_12;
wire n691_10;
wire n691_11;
wire n691_12;
wire n690_9;
wire n690_10;
wire n511_10;
wire n511_11;
wire n138_10;
wire n256_12;
wire n1346_8;
wire n1347_8;
wire n1348_8;
wire n1357_8;
wire n1358_8;
wire n1359_8;
wire n1360_8;
wire n1369_7;
wire n1370_7;
wire n1371_7;
wire n1372_7;
wire n1373_8;
wire n1374_8;
wire n1375_8;
wire n1376_8;
wire n1387_8;
wire n1389_8;
wire n1389_9;
wire n1390_8;
wire n1391_8;
wire n1392_8;
wire n1395_7;
wire n1396_7;
wire n772_35;
wire n777_28;
wire n1341_29;
wire n1342_29;
wire n706_17;
wire n706_18;
wire n703_12;
wire n702_11;
wire n702_12;
wire n700_13;
wire n698_12;
wire n697_12;
wire n695_15;
wire n695_16;
wire n695_17;
wire n695_18;
wire n694_16;
wire n692_13;
wire n692_14;
wire n691_13;
wire n690_11;
wire n690_12;
wire n706_19;
wire n702_13;
wire n695_19;
wire n692_15;
wire n691_14;
wire n693_16;
wire n772_37;
wire n773_34;
wire n774_34;
wire n775_34;
wire n1346_10;
wire n1347_10;
wire n1348_10;
wire n1369_9;
wire n1370_9;
wire n1371_9;
wire n1372_9;
wire n138_12;
wire n706_21;
wire n694_19;
wire n703_15;
wire n1392_10;
wire n1390_10;
wire n694_21;
wire n690_14;
wire n804_30;
wire n1365_11;
wire n1345_12;
wire n703_17;
wire n705_15;
wire n696_15;
wire n511_13;
wire n1352_10;
wire n1351_10;
wire n1350_10;
wire n1349_10;
wire n1348_12;
wire n1347_12;
wire n1346_12;
wire n1345_14;
wire n1396_9;
wire n1395_9;
wire n1391_10;
wire n1389_11;
wire n1387_10;
wire n706_23;
wire ff_next_vram0_7_10;
wire n695_21;
wire n696_17;
wire n697_14;
wire n698_14;
wire n699_15;
wire n700_15;
wire n702_15;
wire n704_16;
wire n705_17;
wire n1345_16;
wire n978_18;
wire n977_18;
wire n976_18;
wire n975_18;
wire n182_10;
wire ff_pos_x_5_14;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_scroll_pos_x_0_3;
wire w_scroll_pos_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n317_2;
wire n317_3;
wire n316_2;
wire n316_3;
wire n315_2;
wire n315_3;
wire n314_2;
wire n314_3;
wire n313_2;
wire n312_6;
wire w_pattern_name_t1_8_3;
wire w_pattern_name_t1_9_3;
wire w_pattern_name_t1_10_3;
wire w_pattern_name_t1_11_3;
wire w_pattern_name_t1_12_3;
wire w_pattern_name_t1_13_3;
wire w_pattern_name_t2_8_3;
wire w_pattern_name_t2_9_3;
wire w_pattern_name_t2_10_3;
wire w_pattern_name_t2_11_3;
wire w_pattern_name_t2_12_3;
wire w_pattern_name_t2_13_3;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire w_pos_x_8_0_COUT;
wire n748_9;
wire n749_9;
wire n750_9;
wire n751_9;
wire n752_9;
wire n753_9;
wire n754_9;
wire n755_9;
wire n995_14;
wire n996_14;
wire n997_14;
wire n998_14;
wire [3:0] w_pattern0;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:0] w_scroll_pos_x;
wire [15:8] w_pattern_name_t1;
wire [15:8] w_pattern_name_t2;
wire [8:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n748_s6 (
    .F(n748_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n748_s6.INIT=8'hCA;
  LUT3 n748_s7 (
    .F(n748_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n748_s7.INIT=8'hCA;
  LUT3 n749_s6 (
    .F(n749_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n749_s6.INIT=8'hCA;
  LUT3 n749_s7 (
    .F(n749_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n749_s7.INIT=8'hCA;
  LUT3 n750_s6 (
    .F(n750_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n750_s6.INIT=8'hCA;
  LUT3 n750_s7 (
    .F(n750_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n750_s7.INIT=8'hCA;
  LUT3 n751_s6 (
    .F(n751_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n751_s6.INIT=8'hCA;
  LUT3 n751_s7 (
    .F(n751_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n751_s7.INIT=8'hCA;
  LUT3 n752_s6 (
    .F(n752_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n752_s6.INIT=8'hCA;
  LUT3 n752_s7 (
    .F(n752_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n752_s7.INIT=8'hCA;
  LUT3 n753_s6 (
    .F(n753_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n753_s6.INIT=8'hCA;
  LUT3 n753_s7 (
    .F(n753_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n753_s7.INIT=8'hCA;
  LUT3 n754_s6 (
    .F(n754_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n754_s6.INIT=8'hCA;
  LUT3 n754_s7 (
    .F(n754_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n754_s7.INIT=8'hCA;
  LUT3 n755_s6 (
    .F(n755_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n755_s6.INIT=8'hCA;
  LUT3 n755_s7 (
    .F(n755_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n755_s7.INIT=8'hCA;
  LUT4 w_vram_interleave_s (
    .F(w_vram_interleave),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam w_vram_interleave_s.INIT=16'h1000;
  LUT4 n98_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT3 n995_s15 (
    .F(n768_4),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n995_s15.INIT=8'hCA;
  LUT3 n996_s14 (
    .F(n769_4),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n996_s14.INIT=8'hCA;
  LUT3 n997_s14 (
    .F(n770_4),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n997_s14.INIT=8'hCA;
  LUT3 n998_s14 (
    .F(n771_4),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n998_s14.INIT=8'hCA;
  LUT4 n1345_s1 (
    .F(n1345_4),
    .I0(n1345_12),
    .I1(ff_pattern1[7]),
    .I2(n1345_14),
    .I3(n1345_7) 
);
defparam n1345_s1.INIT=16'hFFF8;
  LUT4 n1346_s1 (
    .F(n1346_4),
    .I0(n1345_12),
    .I1(ff_pattern1[6]),
    .I2(n1346_5),
    .I3(n1346_12) 
);
defparam n1346_s1.INIT=16'hFFF8;
  LUT4 n1347_s1 (
    .F(n1347_4),
    .I0(n1345_12),
    .I1(ff_pattern1[5]),
    .I2(n1347_5),
    .I3(n1347_12) 
);
defparam n1347_s1.INIT=16'hFFF8;
  LUT4 n1348_s1 (
    .F(n1348_4),
    .I0(n1345_12),
    .I1(ff_pattern1[4]),
    .I2(n1348_5),
    .I3(n1348_12) 
);
defparam n1348_s1.INIT=16'hFFF8;
  LUT4 n1349_s1 (
    .F(n1349_4),
    .I0(n1345_12),
    .I1(ff_pattern1[3]),
    .I2(n1349_5),
    .I3(n1349_10) 
);
defparam n1349_s1.INIT=16'hFFF8;
  LUT4 n1350_s1 (
    .F(n1350_4),
    .I0(n1345_12),
    .I1(ff_pattern1[2]),
    .I2(n1350_5),
    .I3(n1350_10) 
);
defparam n1350_s1.INIT=16'hFFF8;
  LUT4 n1351_s1 (
    .F(n1351_4),
    .I0(n1345_12),
    .I1(ff_pattern1[1]),
    .I2(n1351_5),
    .I3(n1351_10) 
);
defparam n1351_s1.INIT=16'hFFF8;
  LUT4 n1352_s1 (
    .F(n1352_4),
    .I0(n1345_12),
    .I1(ff_pattern1[0]),
    .I2(n1352_5),
    .I3(n1352_10) 
);
defparam n1352_s1.INIT=16'hFFF8;
  LUT4 n1353_s1 (
    .F(n1353_4),
    .I0(n1345_12),
    .I1(ff_pattern2[7]),
    .I2(n1345_14),
    .I3(n1353_5) 
);
defparam n1353_s1.INIT=16'hFFF8;
  LUT4 n1354_s1 (
    .F(n1354_4),
    .I0(n1345_12),
    .I1(ff_pattern2[6]),
    .I2(n1346_12),
    .I3(n1354_5) 
);
defparam n1354_s1.INIT=16'hFFF8;
  LUT4 n1355_s1 (
    .F(n1355_4),
    .I0(n1345_12),
    .I1(ff_pattern2[5]),
    .I2(n1347_12),
    .I3(n1355_5) 
);
defparam n1355_s1.INIT=16'hFFF8;
  LUT4 n1356_s1 (
    .F(n1356_4),
    .I0(n1345_12),
    .I1(ff_pattern2[4]),
    .I2(n1348_12),
    .I3(n1356_5) 
);
defparam n1356_s1.INIT=16'hFFF8;
  LUT4 n1357_s1 (
    .F(n1357_4),
    .I0(n1345_12),
    .I1(ff_pattern2[3]),
    .I2(n1349_10),
    .I3(n1357_5) 
);
defparam n1357_s1.INIT=16'hFFF8;
  LUT4 n1358_s1 (
    .F(n1358_4),
    .I0(n1345_12),
    .I1(ff_pattern2[2]),
    .I2(n1350_10),
    .I3(n1358_5) 
);
defparam n1358_s1.INIT=16'hFFF8;
  LUT4 n1359_s1 (
    .F(n1359_4),
    .I0(n1345_12),
    .I1(ff_pattern2[1]),
    .I2(n1351_10),
    .I3(n1359_5) 
);
defparam n1359_s1.INIT=16'hFFF8;
  LUT4 n1360_s1 (
    .F(n1360_4),
    .I0(n1345_12),
    .I1(ff_pattern2[0]),
    .I2(n1352_10),
    .I3(n1360_5) 
);
defparam n1360_s1.INIT=16'hFFF8;
  LUT4 n1361_s1 (
    .F(n1361_4),
    .I0(n1345_12),
    .I1(ff_pattern3[7]),
    .I2(n1361_5),
    .I3(n1345_14) 
);
defparam n1361_s1.INIT=16'hFFF8;
  LUT4 n1362_s1 (
    .F(n1362_4),
    .I0(n1345_12),
    .I1(ff_pattern3[6]),
    .I2(n1362_5),
    .I3(n1346_12) 
);
defparam n1362_s1.INIT=16'hFFF8;
  LUT4 n1363_s1 (
    .F(n1363_4),
    .I0(n1345_12),
    .I1(ff_pattern3[5]),
    .I2(n1363_5),
    .I3(n1347_12) 
);
defparam n1363_s1.INIT=16'hFFF8;
  LUT4 n1364_s1 (
    .F(n1364_4),
    .I0(n1345_12),
    .I1(ff_pattern3[4]),
    .I2(n1364_5),
    .I3(n1348_12) 
);
defparam n1364_s1.INIT=16'hFFF8;
  LUT4 n1365_s1 (
    .F(n1365_4),
    .I0(n1365_5),
    .I1(n1365_11),
    .I2(n1349_10),
    .I3(n1365_7) 
);
defparam n1365_s1.INIT=16'hFFF4;
  LUT4 n1366_s1 (
    .F(n1366_4),
    .I0(n1366_5),
    .I1(n1365_11),
    .I2(n1350_10),
    .I3(n1366_6) 
);
defparam n1366_s1.INIT=16'hFFF4;
  LUT4 n1367_s1 (
    .F(n1367_4),
    .I0(n1367_5),
    .I1(n1365_11),
    .I2(n1351_10),
    .I3(n1367_6) 
);
defparam n1367_s1.INIT=16'hFFF4;
  LUT4 n1368_s1 (
    .F(n1368_4),
    .I0(n1368_5),
    .I1(n1365_11),
    .I2(n1352_10),
    .I3(n1368_6) 
);
defparam n1368_s1.INIT=16'hFFF4;
  LUT4 n1369_s1 (
    .F(n1369_4),
    .I0(n1345_12),
    .I1(ff_pattern4[7]),
    .I2(n1345_14),
    .I3(n1369_5) 
);
defparam n1369_s1.INIT=16'hFFF8;
  LUT4 n1370_s1 (
    .F(n1370_4),
    .I0(n1345_12),
    .I1(ff_pattern4[6]),
    .I2(n1346_12),
    .I3(n1370_5) 
);
defparam n1370_s1.INIT=16'hFFF8;
  LUT4 n1371_s1 (
    .F(n1371_4),
    .I0(n1345_12),
    .I1(ff_pattern4[5]),
    .I2(n1347_12),
    .I3(n1371_5) 
);
defparam n1371_s1.INIT=16'hFFF8;
  LUT4 n1372_s1 (
    .F(n1372_4),
    .I0(n1345_12),
    .I1(ff_pattern4[4]),
    .I2(n1348_12),
    .I3(n1372_5) 
);
defparam n1372_s1.INIT=16'hFFF8;
  LUT4 n1373_s1 (
    .F(n1373_4),
    .I0(n1345_12),
    .I1(ff_pattern4[3]),
    .I2(n1349_10),
    .I3(n1373_5) 
);
defparam n1373_s1.INIT=16'hFFF8;
  LUT4 n1374_s1 (
    .F(n1374_4),
    .I0(n1345_12),
    .I1(ff_pattern4[2]),
    .I2(n1350_10),
    .I3(n1374_5) 
);
defparam n1374_s1.INIT=16'hFFF8;
  LUT4 n1375_s1 (
    .F(n1375_4),
    .I0(n1345_12),
    .I1(ff_pattern4[1]),
    .I2(n1351_10),
    .I3(n1375_5) 
);
defparam n1375_s1.INIT=16'hFFF8;
  LUT4 n1376_s1 (
    .F(n1376_4),
    .I0(n1345_12),
    .I1(ff_pattern4[0]),
    .I2(n1352_10),
    .I3(n1376_5) 
);
defparam n1376_s1.INIT=16'hFFF8;
  LUT4 n1377_s1 (
    .F(n1377_4),
    .I0(n1345_12),
    .I1(ff_pattern5[7]),
    .I2(n1345_14),
    .I3(n1377_5) 
);
defparam n1377_s1.INIT=16'hFFF8;
  LUT4 n1378_s1 (
    .F(n1378_4),
    .I0(n1345_12),
    .I1(ff_pattern5[6]),
    .I2(n1346_12),
    .I3(n1378_5) 
);
defparam n1378_s1.INIT=16'hFFF8;
  LUT4 n1379_s1 (
    .F(n1379_4),
    .I0(n1345_12),
    .I1(ff_pattern5[5]),
    .I2(n1347_12),
    .I3(n1379_5) 
);
defparam n1379_s1.INIT=16'hFFF8;
  LUT4 n1380_s1 (
    .F(n1380_4),
    .I0(n1345_12),
    .I1(ff_pattern5[4]),
    .I2(n1348_12),
    .I3(n1380_5) 
);
defparam n1380_s1.INIT=16'hFFF8;
  LUT4 n1381_s1 (
    .F(n1381_4),
    .I0(n1345_12),
    .I1(ff_pattern5[3]),
    .I2(n1349_10),
    .I3(n1381_5) 
);
defparam n1381_s1.INIT=16'hFFF8;
  LUT4 n1382_s1 (
    .F(n1382_4),
    .I0(n1345_12),
    .I1(ff_pattern5[2]),
    .I2(n1350_10),
    .I3(n1382_5) 
);
defparam n1382_s1.INIT=16'hFFF8;
  LUT4 n1383_s1 (
    .F(n1383_4),
    .I0(n1345_12),
    .I1(ff_pattern5[1]),
    .I2(n1351_10),
    .I3(n1383_5) 
);
defparam n1383_s1.INIT=16'hFFF8;
  LUT4 n1384_s1 (
    .F(n1384_4),
    .I0(n1345_12),
    .I1(ff_pattern5[0]),
    .I2(n1352_10),
    .I3(n1384_5) 
);
defparam n1384_s1.INIT=16'hFFF8;
  LUT4 n1385_s1 (
    .F(n1385_4),
    .I0(n1345_12),
    .I1(ff_pattern6[7]),
    .I2(n1345_14),
    .I3(n1385_5) 
);
defparam n1385_s1.INIT=16'hFFF8;
  LUT4 n1386_s1 (
    .F(n1386_4),
    .I0(n1345_12),
    .I1(ff_pattern6[6]),
    .I2(n1346_12),
    .I3(n1386_5) 
);
defparam n1386_s1.INIT=16'hFFF8;
  LUT4 n1388_s1 (
    .F(n1388_4),
    .I0(n1345_12),
    .I1(ff_pattern6[4]),
    .I2(n1348_12),
    .I3(n1388_5) 
);
defparam n1388_s1.INIT=16'hFFF8;
  LUT4 n1390_s1 (
    .F(n1390_4),
    .I0(n1345_12),
    .I1(ff_pattern6[2]),
    .I2(n1350_10),
    .I3(n1390_5) 
);
defparam n1390_s1.INIT=16'hFFF8;
  LUT4 n1392_s1 (
    .F(n1392_4),
    .I0(n1345_12),
    .I1(ff_pattern6[0]),
    .I2(n1352_10),
    .I3(n1392_5) 
);
defparam n1392_s1.INIT=16'hFFF8;
  LUT4 n1393_s1 (
    .F(n1393_4),
    .I0(n1345_12),
    .I1(ff_pattern7[7]),
    .I2(n1345_14),
    .I3(n1393_5) 
);
defparam n1393_s1.INIT=16'hFFF8;
  LUT4 n1394_s1 (
    .F(n1394_4),
    .I0(n1345_12),
    .I1(ff_pattern7[6]),
    .I2(n1346_12),
    .I3(n1394_5) 
);
defparam n1394_s1.INIT=16'hFFF8;
  LUT4 n1397_s1 (
    .F(n1397_4),
    .I0(n1345_12),
    .I1(ff_pattern7[3]),
    .I2(n1349_10),
    .I3(n1397_5) 
);
defparam n1397_s1.INIT=16'hFFF8;
  LUT4 n1398_s1 (
    .F(n1398_4),
    .I0(n1345_12),
    .I1(ff_pattern7[2]),
    .I2(n1350_10),
    .I3(n1398_5) 
);
defparam n1398_s1.INIT=16'hFFF8;
  LUT4 n1399_s1 (
    .F(n1399_4),
    .I0(n1345_12),
    .I1(ff_pattern7[1]),
    .I2(n1351_10),
    .I3(n1399_5) 
);
defparam n1399_s1.INIT=16'hFFF8;
  LUT4 n1400_s1 (
    .F(n1400_4),
    .I0(n1345_12),
    .I1(ff_pattern7[0]),
    .I2(n1352_10),
    .I3(n1400_5) 
);
defparam n1400_s1.INIT=16'hFFF8;
  LUT4 n1627_s0 (
    .F(n1627_3),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n1627_4),
    .I2(n1627_5),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam n1627_s0.INIT=16'h9000;
  LUT4 n776_s18 (
    .F(n776_22),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(n776_30),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n776_24) 
);
defparam n776_s18.INIT=16'h80FF;
  LUT4 n777_s18 (
    .F(n777_22),
    .I0(n777_30),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n777_24),
    .I3(n777_25) 
);
defparam n777_s18.INIT=16'hF4FF;
  LUT4 n778_s18 (
    .F(n778_22),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(n776_30),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n778_23) 
);
defparam n778_s18.INIT=16'h80FF;
  LUT4 n779_s18 (
    .F(n779_22),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(n776_30),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n779_23) 
);
defparam n779_s18.INIT=16'h80FF;
  LUT4 n804_s19 (
    .F(n804_25),
    .I0(ff_next_vram3[7]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(w_vram_interleave) 
);
defparam n804_s19.INIT=16'hF888;
  LUT4 n805_s19 (
    .F(n805_25),
    .I0(ff_next_vram3[6]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(w_vram_interleave) 
);
defparam n805_s19.INIT=16'hF888;
  LUT4 n806_s19 (
    .F(n806_25),
    .I0(ff_next_vram3[5]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(w_vram_interleave) 
);
defparam n806_s19.INIT=16'hF888;
  LUT4 n807_s19 (
    .F(n807_25),
    .I0(ff_next_vram3[4]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(w_vram_interleave) 
);
defparam n807_s19.INIT=16'hF888;
  LUT3 n808_s23 (
    .F(n808_27),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_vram_interleave) 
);
defparam n808_s23.INIT=8'hAC;
  LUT3 n809_s20 (
    .F(n809_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_vram_interleave) 
);
defparam n809_s20.INIT=8'hAC;
  LUT3 n810_s20 (
    .F(n810_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_vram_interleave) 
);
defparam n810_s20.INIT=8'hAC;
  LUT3 n811_s20 (
    .F(n811_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_vram_interleave) 
);
defparam n811_s20.INIT=8'hAC;
  LUT3 n967_s12 (
    .F(n967_16),
    .I0(n748_9),
    .I1(n967_17),
    .I2(ff_phase[2]) 
);
defparam n967_s12.INIT=8'hA3;
  LUT3 n968_s12 (
    .F(n968_16),
    .I0(n749_9),
    .I1(n968_17),
    .I2(ff_phase[2]) 
);
defparam n968_s12.INIT=8'hA3;
  LUT3 n969_s12 (
    .F(n969_16),
    .I0(n750_9),
    .I1(n969_17),
    .I2(ff_phase[2]) 
);
defparam n969_s12.INIT=8'hA3;
  LUT3 n970_s12 (
    .F(n970_16),
    .I0(n751_9),
    .I1(n970_17),
    .I2(ff_phase[2]) 
);
defparam n970_s12.INIT=8'hA3;
  LUT3 n971_s13 (
    .F(n971_17),
    .I0(n752_9),
    .I1(n971_18),
    .I2(ff_phase[2]) 
);
defparam n971_s13.INIT=8'hAC;
  LUT3 n972_s13 (
    .F(n972_17),
    .I0(n753_9),
    .I1(n972_18),
    .I2(ff_phase[2]) 
);
defparam n972_s13.INIT=8'hAC;
  LUT3 n973_s13 (
    .F(n973_17),
    .I0(n754_9),
    .I1(n973_18),
    .I2(ff_phase[2]) 
);
defparam n973_s13.INIT=8'hAC;
  LUT3 n974_s13 (
    .F(n974_17),
    .I0(n755_9),
    .I1(n974_18),
    .I2(ff_phase[2]) 
);
defparam n974_s13.INIT=8'hAC;
  LUT4 n975_s9 (
    .F(n975_13),
    .I0(n975_18),
    .I1(n975_15),
    .I2(n975_16),
    .I3(ff_phase[1]) 
);
defparam n975_s9.INIT=16'hBB0F;
  LUT4 n976_s9 (
    .F(n976_13),
    .I0(n976_18),
    .I1(n976_15),
    .I2(n976_16),
    .I3(ff_phase[1]) 
);
defparam n976_s9.INIT=16'hBB0F;
  LUT4 n977_s9 (
    .F(n977_13),
    .I0(n977_18),
    .I1(n977_15),
    .I2(n977_16),
    .I3(ff_phase[1]) 
);
defparam n977_s9.INIT=16'hBB0F;
  LUT4 n978_s9 (
    .F(n978_13),
    .I0(n978_18),
    .I1(n978_15),
    .I2(n978_16),
    .I3(ff_phase[1]) 
);
defparam n978_s9.INIT=16'hBB0F;
  LUT3 n979_s10 (
    .F(n979_14),
    .I0(n979_15),
    .I1(n979_16),
    .I2(ff_phase[1]) 
);
defparam n979_s10.INIT=8'h5C;
  LUT3 n980_s10 (
    .F(n980_14),
    .I0(n980_15),
    .I1(n980_16),
    .I2(ff_phase[1]) 
);
defparam n980_s10.INIT=8'h5C;
  LUT3 n981_s10 (
    .F(n981_14),
    .I0(n981_15),
    .I1(n981_16),
    .I2(ff_phase[1]) 
);
defparam n981_s10.INIT=8'h5C;
  LUT3 n982_s10 (
    .F(n982_14),
    .I0(n982_15),
    .I1(n982_16),
    .I2(ff_phase[1]) 
);
defparam n982_s10.INIT=8'h5C;
  LUT3 n983_s10 (
    .F(n983_14),
    .I0(n748_9),
    .I1(n983_15),
    .I2(ff_phase[1]) 
);
defparam n983_s10.INIT=8'hA3;
  LUT3 n984_s10 (
    .F(n984_14),
    .I0(n749_9),
    .I1(n984_15),
    .I2(ff_phase[1]) 
);
defparam n984_s10.INIT=8'hA3;
  LUT3 n985_s10 (
    .F(n985_14),
    .I0(n750_9),
    .I1(n985_15),
    .I2(ff_phase[1]) 
);
defparam n985_s10.INIT=8'hA3;
  LUT3 n986_s10 (
    .F(n986_14),
    .I0(n751_9),
    .I1(n986_15),
    .I2(ff_phase[1]) 
);
defparam n986_s10.INIT=8'hA3;
  LUT3 n987_s11 (
    .F(n987_15),
    .I0(n752_9),
    .I1(n987_16),
    .I2(ff_phase[1]) 
);
defparam n987_s11.INIT=8'hAC;
  LUT3 n988_s11 (
    .F(n988_15),
    .I0(n753_9),
    .I1(n988_16),
    .I2(ff_phase[1]) 
);
defparam n988_s11.INIT=8'hAC;
  LUT3 n989_s11 (
    .F(n989_15),
    .I0(n754_9),
    .I1(n989_16),
    .I2(ff_phase[1]) 
);
defparam n989_s11.INIT=8'hAC;
  LUT3 n990_s11 (
    .F(n990_15),
    .I0(n755_9),
    .I1(n990_16),
    .I2(ff_phase[1]) 
);
defparam n990_s11.INIT=8'hAC;
  LUT3 n991_s12 (
    .F(n991_16),
    .I0(n991_17),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[0]) 
);
defparam n991_s12.INIT=8'hC5;
  LUT3 n992_s11 (
    .F(n992_15),
    .I0(n992_16),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[0]) 
);
defparam n992_s11.INIT=8'hC5;
  LUT3 n993_s11 (
    .F(n993_15),
    .I0(n993_16),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[0]) 
);
defparam n993_s11.INIT=8'hC5;
  LUT3 n994_s11 (
    .F(n994_15),
    .I0(n994_16),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[0]) 
);
defparam n994_s11.INIT=8'hC5;
  LUT4 n999_s9 (
    .F(n999_13),
    .I0(ff_next_vram6[7]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(ff_phase[0]) 
);
defparam n999_s9.INIT=16'hF088;
  LUT4 n1000_s9 (
    .F(n1000_13),
    .I0(ff_next_vram6[6]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(ff_phase[0]) 
);
defparam n1000_s9.INIT=16'hF088;
  LUT4 n1001_s9 (
    .F(n1001_13),
    .I0(ff_next_vram6[5]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(ff_phase[0]) 
);
defparam n1001_s9.INIT=16'hF088;
  LUT4 n1002_s9 (
    .F(n1002_13),
    .I0(ff_next_vram6[4]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(ff_phase[0]) 
);
defparam n1002_s9.INIT=16'hF088;
  LUT3 n1003_s9 (
    .F(n1003_13),
    .I0(w_screen_mode_vram_rdata[31]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(ff_phase[0]) 
);
defparam n1003_s9.INIT=8'hCA;
  LUT3 n1004_s9 (
    .F(n1004_13),
    .I0(w_screen_mode_vram_rdata[30]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(ff_phase[0]) 
);
defparam n1004_s9.INIT=8'hCA;
  LUT3 n1005_s9 (
    .F(n1005_13),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(ff_phase[0]) 
);
defparam n1005_s9.INIT=8'hCA;
  LUT3 n1006_s9 (
    .F(n1006_13),
    .I0(w_screen_mode_vram_rdata[28]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(ff_phase[0]) 
);
defparam n1006_s9.INIT=8'hCA;
  LUT4 n1007_s9 (
    .F(n1007_13),
    .I0(ff_next_vram7[7]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[0]) 
);
defparam n1007_s9.INIT=16'hF088;
  LUT4 n1008_s9 (
    .F(n1008_13),
    .I0(ff_next_vram7[6]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[0]) 
);
defparam n1008_s9.INIT=16'hF088;
  LUT4 n1009_s9 (
    .F(n1009_13),
    .I0(ff_next_vram7[5]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[0]) 
);
defparam n1009_s9.INIT=16'hF088;
  LUT4 n1010_s9 (
    .F(n1010_13),
    .I0(ff_next_vram7[4]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[0]) 
);
defparam n1010_s9.INIT=16'hF088;
  LUT4 n1337_s23 (
    .F(n1337_33),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[7]),
    .I2(n1337_34),
    .I3(n1365_11) 
);
defparam n1337_s23.INIT=16'h0F88;
  LUT4 n1338_s23 (
    .F(n1338_33),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[6]),
    .I2(n1338_34),
    .I3(n1365_11) 
);
defparam n1338_s23.INIT=16'h0F88;
  LUT4 n1339_s23 (
    .F(n1339_33),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[5]),
    .I2(n1339_34),
    .I3(n1365_11) 
);
defparam n1339_s23.INIT=16'h0F88;
  LUT4 n1340_s23 (
    .F(n1340_33),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[4]),
    .I2(n1340_34),
    .I3(n1365_11) 
);
defparam n1340_s23.INIT=16'h0F88;
  LUT4 n1341_s21 (
    .F(n1341_25),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1341_26),
    .I3(n1365_11) 
);
defparam n1341_s21.INIT=16'h0F44;
  LUT4 n1342_s21 (
    .F(n1342_25),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[2]),
    .I2(n1342_26),
    .I3(n1365_11) 
);
defparam n1342_s21.INIT=16'h0F44;
  LUT4 n1343_s21 (
    .F(n1343_25),
    .I0(n1343_26),
    .I1(n1343_27),
    .I2(reg_backdrop_color[1]),
    .I3(n1365_11) 
);
defparam n1343_s21.INIT=16'hEEF0;
  LUT4 n1344_s21 (
    .F(n1344_25),
    .I0(n1344_26),
    .I1(n1344_27),
    .I2(reg_backdrop_color[0]),
    .I3(n1365_11) 
);
defparam n1344_s21.INIT=16'hEEF0;
  LUT4 ff_next_vram3_7_s3 (
    .F(ff_next_vram3_7_7),
    .I0(ff_phase[0]),
    .I1(ff_next_vram3_7_8),
    .I2(ff_next_vram3_7_9),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram3_7_s3.INIT=16'h1000;
  LUT4 ff_next_vram4_3_s2 (
    .F(ff_next_vram4_3_6),
    .I0(w_vram_interleave),
    .I1(ff_next_vram4_3_7),
    .I2(ff_phase[0]),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram4_3_s2.INIT=16'hA300;
  LUT4 ff_pattern0_7_s2 (
    .F(ff_pattern7_7_5),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam ff_pattern0_7_s2.INIT=16'h4000;
  LUT2 ff_next_vram3_3_s4 (
    .F(ff_next_vram3_3_8),
    .I0(n804_30),
    .I1(ff_next_vram3_7_7) 
);
defparam ff_next_vram3_3_s4.INIT=4'h4;
  LUT4 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_screen_h_in_active_11),
    .I2(ff_screen_h_in_active_12),
    .I3(n256_9) 
);
defparam ff_screen_h_in_active_s4.INIT=16'hACFF;
  LUT2 ff_next_vram7_3_s2 (
    .F(ff_next_vram6_3_7),
    .I0(n804_30),
    .I1(ff_next_vram6_7_8) 
);
defparam ff_next_vram7_3_s2.INIT=4'h4;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram1_7_9),
    .I3(ff_next_vram3_7_9) 
);
defparam ff_next_vram1_7_s3.INIT=16'h1000;
  LUT3 ff_next_vram2_7_s3 (
    .F(ff_next_vram2_7_8),
    .I0(ff_next_vram2_7_9),
    .I1(ff_phase[2]),
    .I2(ff_next_vram0_7_7) 
);
defparam ff_next_vram2_7_s3.INIT=8'h10;
  LUT4 ff_next_vram6_7_s3 (
    .F(ff_next_vram6_7_8),
    .I0(ff_next_vram6_7_9),
    .I1(w_vram_interleave),
    .I2(ff_phase[0]),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram6_7_s3.INIT=16'hCA00;
  LUT3 ff_next_vram1_3_s4 (
    .F(ff_next_vram1_3_9),
    .I0(n804_30),
    .I1(ff_phase[1]),
    .I2(ff_next_vram1_7_8) 
);
defparam ff_next_vram1_3_s4.INIT=8'hD0;
  LUT3 ff_next_vram2_3_s4 (
    .F(ff_next_vram2_3_9),
    .I0(n804_30),
    .I1(ff_phase[1]),
    .I2(ff_next_vram2_7_8) 
);
defparam ff_next_vram2_3_s4.INIT=8'hD0;
  LUT3 ff_next_vram4_7_s4 (
    .F(ff_next_vram4_7_8),
    .I0(ff_next_vram0_7_10),
    .I1(n776_30),
    .I2(ff_next_vram6_7_8) 
);
defparam ff_next_vram4_7_s4.INIT=8'hF8;
  LUT3 ff_next_vram5_7_s4 (
    .F(ff_next_vram5_7_9),
    .I0(ff_next_vram0_7_7),
    .I1(ff_next_vram5_7_10),
    .I2(ff_next_vram6_7_8) 
);
defparam ff_next_vram5_7_s4.INIT=8'hF8;
  LUT3 ff_next_vram5_3_s4 (
    .F(ff_next_vram5_3_9),
    .I0(n804_30),
    .I1(ff_phase[2]),
    .I2(ff_next_vram5_7_9) 
);
defparam ff_next_vram5_3_s4.INIT=8'hD0;
  LUT3 n181_s2 (
    .F(n181_7),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_pos_x[1]),
    .I2(ff_pos_x[0]) 
);
defparam n181_s2.INIT=8'h14;
  LUT4 n180_s2 (
    .F(n180_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(ff_screen_h_in_active_10),
    .I3(ff_pos_x[2]) 
);
defparam n180_s2.INIT=16'h0708;
  LUT3 n179_s2 (
    .F(n179_7),
    .I0(ff_screen_h_in_active_10),
    .I1(n179_8),
    .I2(ff_pos_x[3]) 
);
defparam n179_s2.INIT=8'h14;
  LUT3 n178_s2 (
    .F(n178_7),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_pos_x[4]),
    .I2(n178_8) 
);
defparam n178_s2.INIT=8'h14;
  LUT4 n177_s2 (
    .F(n177_7),
    .I0(ff_pos_x[4]),
    .I1(n178_8),
    .I2(ff_screen_h_in_active_10),
    .I3(ff_pos_x[5]) 
);
defparam n177_s2.INIT=16'h0708;
  LUT4 n1662_s2 (
    .F(n1662_7),
    .I0(reg_backdrop_color[4]),
    .I1(ff_pattern0[4]),
    .I2(w_pattern0_3_4),
    .I3(n1627_4) 
);
defparam n1662_s2.INIT=16'hCA00;
  LUT4 n1661_s2 (
    .F(n1661_7),
    .I0(reg_backdrop_color[5]),
    .I1(ff_pattern0[5]),
    .I2(w_pattern0_3_4),
    .I3(n1627_4) 
);
defparam n1661_s2.INIT=16'hCA00;
  LUT4 n1660_s2 (
    .F(n1660_7),
    .I0(reg_backdrop_color[6]),
    .I1(ff_pattern0[6]),
    .I2(w_pattern0_3_4),
    .I3(n1627_4) 
);
defparam n1660_s2.INIT=16'hCA00;
  LUT4 n1659_s2 (
    .F(n1659_7),
    .I0(reg_backdrop_color[7]),
    .I1(ff_pattern0[7]),
    .I2(w_pattern0_3_4),
    .I3(n1627_4) 
);
defparam n1659_s2.INIT=16'hCA00;
  LUT4 n706_s1 (
    .F(n706_6),
    .I0(n706_21),
    .I1(n706_8),
    .I2(n706_9),
    .I3(n1449_11) 
);
defparam n706_s1.INIT=16'hEF00;
  LUT4 n705_s1 (
    .F(n705_6),
    .I0(n705_15),
    .I1(n705_8),
    .I2(n705_9),
    .I3(n1449_11) 
);
defparam n705_s1.INIT=16'hEF00;
  LUT4 n704_s1 (
    .F(n704_6),
    .I0(n704_7),
    .I1(n704_8),
    .I2(n704_9),
    .I3(n1449_11) 
);
defparam n704_s1.INIT=16'hBF00;
  LUT4 n703_s1 (
    .F(n703_6),
    .I0(n703_17),
    .I1(n703_8),
    .I2(n703_9),
    .I3(n1449_11) 
);
defparam n703_s1.INIT=16'hEF00;
  LUT3 n702_s1 (
    .F(n702_6),
    .I0(n702_7),
    .I1(n702_8),
    .I2(n1449_11) 
);
defparam n702_s1.INIT=8'h70;
  LUT4 n701_s1 (
    .F(n701_6),
    .I0(n701_7),
    .I1(ff_next_vram0_7_8),
    .I2(n701_8),
    .I3(n1449_11) 
);
defparam n701_s1.INIT=16'h4F00;
  LUT4 n700_s1 (
    .F(n700_6),
    .I0(n700_7),
    .I1(n700_8),
    .I2(n700_9),
    .I3(n1449_11) 
);
defparam n700_s1.INIT=16'hEF00;
  LUT4 n699_s1 (
    .F(n699_6),
    .I0(n699_7),
    .I1(ff_next_vram0_7_8),
    .I2(n699_8),
    .I3(n1449_11) 
);
defparam n699_s1.INIT=16'h4F00;
  LUT4 n698_s1 (
    .F(n698_6),
    .I0(n698_7),
    .I1(n698_8),
    .I2(n698_9),
    .I3(n1449_11) 
);
defparam n698_s1.INIT=16'hEF00;
  LUT4 n697_s1 (
    .F(n697_6),
    .I0(n697_7),
    .I1(n697_8),
    .I2(n697_9),
    .I3(n1449_11) 
);
defparam n697_s1.INIT=16'hEF00;
  LUT4 n696_s1 (
    .F(n696_6),
    .I0(n696_15),
    .I1(n696_8),
    .I2(n696_9),
    .I3(n1449_11) 
);
defparam n696_s1.INIT=16'hEF00;
  LUT4 n695_s1 (
    .F(n695_6),
    .I0(n695_7),
    .I1(ff_next_vram0_7_8),
    .I2(n695_8),
    .I3(n1449_11) 
);
defparam n695_s1.INIT=16'h4F00;
  LUT4 n694_s1 (
    .F(n694_6),
    .I0(n694_7),
    .I1(n694_8),
    .I2(n694_9),
    .I3(n1449_11) 
);
defparam n694_s1.INIT=16'hEF00;
  LUT3 n693_s1 (
    .F(n693_6),
    .I0(n693_7),
    .I1(n693_8),
    .I2(n1449_11) 
);
defparam n693_s1.INIT=8'h70;
  LUT4 n692_s1 (
    .F(n692_6),
    .I0(n692_7),
    .I1(n692_8),
    .I2(n692_9),
    .I3(n1449_11) 
);
defparam n692_s1.INIT=16'hEF00;
  LUT4 n691_s1 (
    .F(n691_6),
    .I0(n691_7),
    .I1(n691_8),
    .I2(n691_9),
    .I3(n1449_11) 
);
defparam n691_s1.INIT=16'hEF00;
  LUT4 n690_s1 (
    .F(n690_6),
    .I0(n690_14),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n690_8),
    .I3(n1449_11) 
);
defparam n690_s1.INIT=16'h4F00;
  LUT4 n511_s1 (
    .F(n511_6),
    .I0(n511_7),
    .I1(n511_8),
    .I2(ff_next_vram5_7_10),
    .I3(n511_13) 
);
defparam n511_s1.INIT=16'hF800;
  LUT3 n137_s2 (
    .F(n137_7),
    .I0(n138_9),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]) 
);
defparam n137_s2.INIT=8'h28;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n138_9),
    .I3(ff_phase[2]) 
);
defparam n136_s2.INIT=16'h7080;
  LUT4 n256_s4 (
    .F(n256_9),
    .I0(n256_10),
    .I1(w_screen_pos_x_Z[12]),
    .I2(ff_screen_h_in_active_12),
    .I3(n256_11) 
);
defparam n256_s4.INIT=16'hDBFF;
  LUT3 n995_s14 (
    .F(n995_16),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[0]) 
);
defparam n995_s14.INIT=8'hCA;
  LUT2 n995_s13 (
    .F(n998_17),
    .I0(ff_phase[0]),
    .I1(ff_next_vram3_7_9) 
);
defparam n995_s13.INIT=4'h1;
  LUT3 n996_s13 (
    .F(n996_16),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[0]) 
);
defparam n996_s13.INIT=8'hCA;
  LUT3 n997_s13 (
    .F(n997_16),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[0]) 
);
defparam n997_s13.INIT=8'hCA;
  LUT3 n998_s13 (
    .F(n998_16),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[0]) 
);
defparam n998_s13.INIT=8'hCA;
  LUT4 n1345_s4 (
    .F(n1345_7),
    .I0(n776_30),
    .I1(n1345_9),
    .I2(n1345_16),
    .I3(n1365_11) 
);
defparam n1345_s4.INIT=16'hF200;
  LUT4 n1346_s2 (
    .F(n1346_5),
    .I0(n772_31),
    .I1(ff_next_vram0[6]),
    .I2(n1346_10),
    .I3(n1365_11) 
);
defparam n1346_s2.INIT=16'hF400;
  LUT4 n1347_s2 (
    .F(n1347_5),
    .I0(n772_31),
    .I1(ff_next_vram0[5]),
    .I2(n1347_10),
    .I3(n1365_11) 
);
defparam n1347_s2.INIT=16'hF400;
  LUT4 n1348_s2 (
    .F(n1348_5),
    .I0(n772_31),
    .I1(ff_next_vram0[4]),
    .I2(n1348_10),
    .I3(n1365_11) 
);
defparam n1348_s2.INIT=16'hF400;
  LUT4 n1349_s2 (
    .F(n1349_5),
    .I0(n1349_7),
    .I1(n1349_8),
    .I2(ff_next_vram3_7_9),
    .I3(n1365_11) 
);
defparam n1349_s2.INIT=16'hC500;
  LUT4 n1350_s2 (
    .F(n1350_5),
    .I0(n1350_7),
    .I1(n1350_8),
    .I2(ff_next_vram3_7_9),
    .I3(n1365_11) 
);
defparam n1350_s2.INIT=16'h3500;
  LUT4 n1351_s2 (
    .F(n1351_5),
    .I0(n1351_7),
    .I1(n1351_8),
    .I2(ff_next_vram3_7_9),
    .I3(n1365_11) 
);
defparam n1351_s2.INIT=16'h3500;
  LUT4 n1352_s2 (
    .F(n1352_5),
    .I0(n1352_7),
    .I1(n1352_8),
    .I2(ff_next_vram3_7_9),
    .I3(n1365_11) 
);
defparam n1352_s2.INIT=16'h3500;
  LUT4 n1353_s2 (
    .F(n1353_5),
    .I0(n772_31),
    .I1(ff_next_vram1[7]),
    .I2(n1353_6),
    .I3(n1365_11) 
);
defparam n1353_s2.INIT=16'hF400;
  LUT4 n1354_s2 (
    .F(n1354_5),
    .I0(n772_31),
    .I1(ff_next_vram1[6]),
    .I2(n1354_6),
    .I3(n1365_11) 
);
defparam n1354_s2.INIT=16'hF400;
  LUT4 n1355_s2 (
    .F(n1355_5),
    .I0(n772_31),
    .I1(ff_next_vram1[5]),
    .I2(n1355_6),
    .I3(n1365_11) 
);
defparam n1355_s2.INIT=16'hF400;
  LUT4 n1356_s2 (
    .F(n1356_5),
    .I0(n772_31),
    .I1(ff_next_vram1[4]),
    .I2(n1356_6),
    .I3(n1365_11) 
);
defparam n1356_s2.INIT=16'hF400;
  LUT4 n1357_s2 (
    .F(n1357_5),
    .I0(n1357_6),
    .I1(n1357_7),
    .I2(ff_next_vram3_7_9),
    .I3(n1365_11) 
);
defparam n1357_s2.INIT=16'h5300;
  LUT4 n1358_s2 (
    .F(n1358_5),
    .I0(n1358_6),
    .I1(n1358_7),
    .I2(ff_next_vram3_7_9),
    .I3(n1365_11) 
);
defparam n1358_s2.INIT=16'h5300;
  LUT4 n1359_s2 (
    .F(n1359_5),
    .I0(n1359_6),
    .I1(n1359_7),
    .I2(ff_next_vram3_7_9),
    .I3(n1365_11) 
);
defparam n1359_s2.INIT=16'h5300;
  LUT4 n1360_s2 (
    .F(n1360_5),
    .I0(n1360_6),
    .I1(n1360_7),
    .I2(ff_next_vram3_7_9),
    .I3(n1365_11) 
);
defparam n1360_s2.INIT=16'h5300;
  LUT4 n1361_s2 (
    .F(n1361_5),
    .I0(n1361_6),
    .I1(n776_30),
    .I2(n975_18),
    .I3(n1365_11) 
);
defparam n1361_s2.INIT=16'hF400;
  LUT4 n1362_s2 (
    .F(n1362_5),
    .I0(n1362_6),
    .I1(n776_30),
    .I2(n976_18),
    .I3(n1365_11) 
);
defparam n1362_s2.INIT=16'hF400;
  LUT4 n1363_s2 (
    .F(n1363_5),
    .I0(n1363_6),
    .I1(n776_30),
    .I2(n977_18),
    .I3(n1365_11) 
);
defparam n1363_s2.INIT=16'hF400;
  LUT4 n1364_s2 (
    .F(n1364_5),
    .I0(n1364_6),
    .I1(n776_30),
    .I2(n978_18),
    .I3(n1365_11) 
);
defparam n1364_s2.INIT=16'hF400;
  LUT4 n1365_s2 (
    .F(n1365_5),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1365_8),
    .I3(n1365_9) 
);
defparam n1365_s2.INIT=16'h3335;
  LUT2 n1365_s4 (
    .F(n1365_7),
    .I0(ff_pattern3[3]),
    .I1(n1345_12) 
);
defparam n1365_s4.INIT=4'h8;
  LUT4 n1366_s2 (
    .F(n1366_5),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1365_8),
    .I3(n1365_9) 
);
defparam n1366_s2.INIT=16'h3335;
  LUT2 n1366_s3 (
    .F(n1366_6),
    .I0(ff_pattern3[2]),
    .I1(n1345_12) 
);
defparam n1366_s3.INIT=4'h8;
  LUT4 n1367_s2 (
    .F(n1367_5),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1365_8),
    .I3(n1365_9) 
);
defparam n1367_s2.INIT=16'h3335;
  LUT2 n1367_s3 (
    .F(n1367_6),
    .I0(ff_pattern3[1]),
    .I1(n1345_12) 
);
defparam n1367_s3.INIT=4'h8;
  LUT4 n1368_s2 (
    .F(n1368_5),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1365_8),
    .I3(n1365_9) 
);
defparam n1368_s2.INIT=16'h3335;
  LUT2 n1368_s3 (
    .F(n1368_6),
    .I0(ff_pattern3[0]),
    .I1(n1345_12) 
);
defparam n1368_s3.INIT=4'h8;
  LUT4 n1369_s2 (
    .F(n1369_5),
    .I0(n772_31),
    .I1(ff_next_vram3[7]),
    .I2(n1369_9),
    .I3(n1365_11) 
);
defparam n1369_s2.INIT=16'hF400;
  LUT4 n1370_s2 (
    .F(n1370_5),
    .I0(n772_31),
    .I1(ff_next_vram3[6]),
    .I2(n1370_9),
    .I3(n1365_11) 
);
defparam n1370_s2.INIT=16'hF400;
  LUT4 n1371_s2 (
    .F(n1371_5),
    .I0(n772_31),
    .I1(ff_next_vram3[5]),
    .I2(n1371_9),
    .I3(n1365_11) 
);
defparam n1371_s2.INIT=16'hF400;
  LUT4 n1372_s2 (
    .F(n1372_5),
    .I0(n772_31),
    .I1(ff_next_vram3[4]),
    .I2(n1372_9),
    .I3(n1365_11) 
);
defparam n1372_s2.INIT=16'hF400;
  LUT4 n1373_s2 (
    .F(n1373_5),
    .I0(n1373_6),
    .I1(n1373_7),
    .I2(ff_next_vram3_7_9),
    .I3(n1365_11) 
);
defparam n1373_s2.INIT=16'h5300;
  LUT4 n1374_s2 (
    .F(n1374_5),
    .I0(n1374_6),
    .I1(n1374_7),
    .I2(ff_next_vram3_7_9),
    .I3(n1365_11) 
);
defparam n1374_s2.INIT=16'h5300;
  LUT4 n1375_s2 (
    .F(n1375_5),
    .I0(n1375_6),
    .I1(n1375_7),
    .I2(ff_next_vram3_7_9),
    .I3(n1365_11) 
);
defparam n1375_s2.INIT=16'h5C00;
  LUT4 n1376_s2 (
    .F(n1376_5),
    .I0(n1376_6),
    .I1(n1376_7),
    .I2(ff_next_vram3_7_9),
    .I3(n1365_11) 
);
defparam n1376_s2.INIT=16'h5C00;
  LUT4 n1377_s2 (
    .F(n1377_5),
    .I0(n772_31),
    .I1(ff_next_vram4[7]),
    .I2(n1377_6),
    .I3(n1365_11) 
);
defparam n1377_s2.INIT=16'hF400;
  LUT4 n1378_s2 (
    .F(n1378_5),
    .I0(n772_31),
    .I1(ff_next_vram4[6]),
    .I2(n1378_6),
    .I3(n1365_11) 
);
defparam n1378_s2.INIT=16'hF400;
  LUT4 n1379_s2 (
    .F(n1379_5),
    .I0(n772_31),
    .I1(ff_next_vram4[5]),
    .I2(n1379_6),
    .I3(n1365_11) 
);
defparam n1379_s2.INIT=16'hF400;
  LUT4 n1380_s2 (
    .F(n1380_5),
    .I0(n772_31),
    .I1(ff_next_vram4[4]),
    .I2(n1380_6),
    .I3(n1365_11) 
);
defparam n1380_s2.INIT=16'hF400;
  LUT4 n1381_s2 (
    .F(n1381_5),
    .I0(n1381_6),
    .I1(n1381_7),
    .I2(ff_next_vram3_7_9),
    .I3(n1365_11) 
);
defparam n1381_s2.INIT=16'hC500;
  LUT4 n1382_s2 (
    .F(n1382_5),
    .I0(n1382_6),
    .I1(n1382_7),
    .I2(ff_next_vram3_7_9),
    .I3(n1365_11) 
);
defparam n1382_s2.INIT=16'hC500;
  LUT4 n1383_s2 (
    .F(n1383_5),
    .I0(n1383_6),
    .I1(n1383_7),
    .I2(ff_next_vram3_7_9),
    .I3(n1365_11) 
);
defparam n1383_s2.INIT=16'hC500;
  LUT4 n1384_s2 (
    .F(n1384_5),
    .I0(n1384_6),
    .I1(n1384_7),
    .I2(ff_next_vram3_7_9),
    .I3(n1365_11) 
);
defparam n1384_s2.INIT=16'hC500;
  LUT4 n1385_s2 (
    .F(n1385_5),
    .I0(n772_31),
    .I1(ff_next_vram5[7]),
    .I2(n1385_6),
    .I3(n1365_11) 
);
defparam n1385_s2.INIT=16'hF400;
  LUT4 n1386_s2 (
    .F(n1386_5),
    .I0(n772_31),
    .I1(ff_next_vram5[6]),
    .I2(n1386_6),
    .I3(n1365_11) 
);
defparam n1386_s2.INIT=16'hF400;
  LUT3 n1387_s2 (
    .F(n1387_5),
    .I0(n1387_7),
    .I1(ff_pattern6[5]),
    .I2(n1345_8) 
);
defparam n1387_s2.INIT=8'h5C;
  LUT2 n1387_s3 (
    .F(n1387_6),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1387_s3.INIT=4'h8;
  LUT4 n1388_s2 (
    .F(n1388_5),
    .I0(n772_31),
    .I1(ff_next_vram5[4]),
    .I2(n1388_6),
    .I3(n1365_11) 
);
defparam n1388_s2.INIT=16'hF400;
  LUT4 n1389_s2 (
    .F(n1389_5),
    .I0(n1389_6),
    .I1(n1389_7),
    .I2(ff_pattern6[3]),
    .I3(n1345_8) 
);
defparam n1389_s2.INIT=16'hEEF0;
  LUT4 n1390_s2 (
    .F(n1390_5),
    .I0(n1390_6),
    .I1(n1390_10),
    .I2(ff_next_vram3_7_9),
    .I3(n1365_11) 
);
defparam n1390_s2.INIT=16'h5300;
  LUT4 n1391_s2 (
    .F(n1391_5),
    .I0(n1391_6),
    .I1(n1391_7),
    .I2(ff_pattern6[1]),
    .I3(n1345_8) 
);
defparam n1391_s2.INIT=16'hEEF0;
  LUT4 n1392_s2 (
    .F(n1392_5),
    .I0(n1392_6),
    .I1(n1392_10),
    .I2(ff_next_vram3_7_9),
    .I3(n1365_11) 
);
defparam n1392_s2.INIT=16'h5300;
  LUT4 n1393_s2 (
    .F(n1393_5),
    .I0(n772_31),
    .I1(ff_next_vram6[7]),
    .I2(n1393_6),
    .I3(n1365_11) 
);
defparam n1393_s2.INIT=16'hF400;
  LUT4 n1394_s2 (
    .F(n1394_5),
    .I0(n772_31),
    .I1(ff_next_vram6[6]),
    .I2(n1394_6),
    .I3(n1365_11) 
);
defparam n1394_s2.INIT=16'hF400;
  LUT3 n1395_s2 (
    .F(n1395_5),
    .I0(n1395_6),
    .I1(ff_pattern7[5]),
    .I2(n1345_8) 
);
defparam n1395_s2.INIT=8'hA3;
  LUT3 n1396_s2 (
    .F(n1396_5),
    .I0(n1396_6),
    .I1(ff_pattern7[4]),
    .I2(n1345_8) 
);
defparam n1396_s2.INIT=8'hA3;
  LUT4 n1397_s2 (
    .F(n1397_5),
    .I0(n1397_6),
    .I1(n1397_7),
    .I2(ff_next_vram3_7_9),
    .I3(n1365_11) 
);
defparam n1397_s2.INIT=16'hC500;
  LUT4 n1398_s2 (
    .F(n1398_5),
    .I0(n1398_6),
    .I1(n1398_7),
    .I2(ff_next_vram3_7_9),
    .I3(n1365_11) 
);
defparam n1398_s2.INIT=16'hC500;
  LUT4 n1399_s2 (
    .F(n1399_5),
    .I0(n1399_6),
    .I1(n1399_7),
    .I2(ff_next_vram3_7_9),
    .I3(n1365_11) 
);
defparam n1399_s2.INIT=16'hC500;
  LUT4 n1400_s2 (
    .F(n1400_5),
    .I0(n1400_6),
    .I1(n1400_7),
    .I2(ff_next_vram3_7_9),
    .I3(n1365_11) 
);
defparam n1400_s2.INIT=16'hC500;
  LUT2 w_pattern0_3_s1 (
    .F(w_pattern0_3_4),
    .I0(w_pattern0_3_5),
    .I1(reg_display_on) 
);
defparam w_pattern0_3_s1.INIT=4'h4;
  LUT2 n1627_s1 (
    .F(n1627_4),
    .I0(n776_30),
    .I1(w_4colors_mode_5) 
);
defparam n1627_s1.INIT=4'h1;
  LUT2 n1627_s2 (
    .F(n1627_5),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]) 
);
defparam n1627_s2.INIT=4'h8;
  LUT3 n772_s23 (
    .F(n772_31),
    .I0(w_next_0_6),
    .I1(reg_screen_mode[3]),
    .I2(w_4colors_mode_5) 
);
defparam n772_s23.INIT=8'h07;
  LUT4 n772_s24 (
    .F(n772_32),
    .I0(n772_33),
    .I1(n748_9),
    .I2(ff_next_vram3_7_9),
    .I3(n772_34) 
);
defparam n772_s24.INIT=16'h3A33;
  LUT4 n773_s23 (
    .F(n773_31),
    .I0(n773_32),
    .I1(n749_9),
    .I2(ff_next_vram3_7_9),
    .I3(n772_34) 
);
defparam n773_s23.INIT=16'h3A33;
  LUT4 n774_s23 (
    .F(n774_31),
    .I0(n774_32),
    .I1(n750_9),
    .I2(ff_next_vram3_7_9),
    .I3(n772_34) 
);
defparam n774_s23.INIT=16'h3A33;
  LUT4 n775_s23 (
    .F(n775_31),
    .I0(n775_32),
    .I1(n751_9),
    .I2(ff_next_vram3_7_9),
    .I3(n772_34) 
);
defparam n775_s23.INIT=16'h3A33;
  LUT4 n776_s20 (
    .F(n776_24),
    .I0(n777_30),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n776_27),
    .I3(n776_28) 
);
defparam n776_s20.INIT=16'h000B;
  LUT3 n777_s20 (
    .F(n777_24),
    .I0(n777_26),
    .I1(ff_next_vram3_7_8),
    .I2(n753_9) 
);
defparam n777_s20.INIT=8'hD0;
  LUT4 n777_s21 (
    .F(n777_25),
    .I0(w_vram_interleave),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(n777_27),
    .I3(n776_30) 
);
defparam n777_s21.INIT=16'h0777;
  LUT4 n778_s19 (
    .F(n778_23),
    .I0(n777_30),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n778_24),
    .I3(n778_25) 
);
defparam n778_s19.INIT=16'h000B;
  LUT4 n779_s19 (
    .F(n779_23),
    .I0(n777_30),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n779_24),
    .I3(n779_25) 
);
defparam n779_s19.INIT=16'h000B;
  LUT4 n967_s13 (
    .F(n967_17),
    .I0(ff_next_vram5[7]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[0]) 
);
defparam n967_s13.INIT=16'h0F77;
  LUT4 n968_s13 (
    .F(n968_17),
    .I0(ff_next_vram5[6]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[0]) 
);
defparam n968_s13.INIT=16'h0F77;
  LUT4 n969_s13 (
    .F(n969_17),
    .I0(ff_next_vram5[5]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[0]) 
);
defparam n969_s13.INIT=16'h0F77;
  LUT4 n970_s13 (
    .F(n970_17),
    .I0(ff_next_vram5[4]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[0]) 
);
defparam n970_s13.INIT=16'h0F77;
  LUT3 n971_s14 (
    .F(n971_18),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_phase[0]) 
);
defparam n971_s14.INIT=8'hCA;
  LUT3 n972_s14 (
    .F(n972_18),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_phase[0]) 
);
defparam n972_s14.INIT=8'hCA;
  LUT3 n973_s14 (
    .F(n973_18),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_phase[0]) 
);
defparam n973_s14.INIT=8'hCA;
  LUT3 n974_s14 (
    .F(n974_18),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_phase[0]) 
);
defparam n974_s14.INIT=8'hCA;
  LUT4 n975_s11 (
    .F(n975_15),
    .I0(n777_26),
    .I1(n748_9),
    .I2(reg_backdrop_color[7]),
    .I3(ff_screen_h_in_active_12) 
);
defparam n975_s11.INIT=16'h0BBB;
  LUT4 n975_s12 (
    .F(n975_16),
    .I0(ff_next_vram2[7]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(w_vram_interleave) 
);
defparam n975_s12.INIT=16'h0777;
  LUT4 n976_s11 (
    .F(n976_15),
    .I0(n777_26),
    .I1(n749_9),
    .I2(reg_backdrop_color[6]),
    .I3(ff_screen_h_in_active_12) 
);
defparam n976_s11.INIT=16'h0BBB;
  LUT4 n976_s12 (
    .F(n976_16),
    .I0(ff_next_vram2[6]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(w_vram_interleave) 
);
defparam n976_s12.INIT=16'h0777;
  LUT4 n977_s11 (
    .F(n977_15),
    .I0(n777_26),
    .I1(n750_9),
    .I2(reg_backdrop_color[5]),
    .I3(ff_screen_h_in_active_12) 
);
defparam n977_s11.INIT=16'h0BBB;
  LUT4 n977_s12 (
    .F(n977_16),
    .I0(ff_next_vram2[5]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(w_vram_interleave) 
);
defparam n977_s12.INIT=16'h0777;
  LUT4 n978_s11 (
    .F(n978_15),
    .I0(n777_26),
    .I1(n751_9),
    .I2(reg_backdrop_color[4]),
    .I3(ff_screen_h_in_active_12) 
);
defparam n978_s11.INIT=16'h0BBB;
  LUT4 n978_s12 (
    .F(n978_16),
    .I0(ff_next_vram2[4]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(w_vram_interleave) 
);
defparam n978_s12.INIT=16'h0777;
  LUT3 n979_s11 (
    .F(n979_15),
    .I0(ff_screen_h_in_active_12),
    .I1(reg_backdrop_color[3]),
    .I2(n979_17) 
);
defparam n979_s11.INIT=8'h70;
  LUT3 n979_s12 (
    .F(n979_16),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_vram_interleave) 
);
defparam n979_s12.INIT=8'hCA;
  LUT3 n980_s11 (
    .F(n980_15),
    .I0(ff_screen_h_in_active_12),
    .I1(reg_backdrop_color[2]),
    .I2(n980_17) 
);
defparam n980_s11.INIT=8'h70;
  LUT3 n980_s12 (
    .F(n980_16),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_vram_interleave) 
);
defparam n980_s12.INIT=8'hCA;
  LUT3 n981_s11 (
    .F(n981_15),
    .I0(ff_screen_h_in_active_12),
    .I1(reg_backdrop_color[1]),
    .I2(n981_17) 
);
defparam n981_s11.INIT=8'h70;
  LUT3 n981_s12 (
    .F(n981_16),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_vram_interleave) 
);
defparam n981_s12.INIT=8'hCA;
  LUT3 n982_s11 (
    .F(n982_15),
    .I0(ff_screen_h_in_active_12),
    .I1(reg_backdrop_color[0]),
    .I2(n982_17) 
);
defparam n982_s11.INIT=8'h70;
  LUT3 n982_s12 (
    .F(n982_16),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_vram_interleave) 
);
defparam n982_s12.INIT=8'hCA;
  LUT4 n983_s11 (
    .F(n983_15),
    .I0(ff_next_vram1[7]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(w_vram_interleave) 
);
defparam n983_s11.INIT=16'h0777;
  LUT4 n984_s11 (
    .F(n984_15),
    .I0(ff_next_vram1[6]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(w_vram_interleave) 
);
defparam n984_s11.INIT=16'h0777;
  LUT4 n985_s11 (
    .F(n985_15),
    .I0(ff_next_vram1[5]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(w_vram_interleave) 
);
defparam n985_s11.INIT=16'h0777;
  LUT4 n986_s11 (
    .F(n986_15),
    .I0(ff_next_vram1[4]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(w_vram_interleave) 
);
defparam n986_s11.INIT=16'h0777;
  LUT3 n987_s12 (
    .F(n987_16),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(w_vram_interleave) 
);
defparam n987_s12.INIT=8'hAC;
  LUT3 n988_s12 (
    .F(n988_16),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(w_vram_interleave) 
);
defparam n988_s12.INIT=8'hAC;
  LUT3 n989_s12 (
    .F(n989_16),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(w_vram_interleave) 
);
defparam n989_s12.INIT=8'hAC;
  LUT3 n990_s12 (
    .F(n990_16),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(w_vram_interleave) 
);
defparam n990_s12.INIT=8'hAC;
  LUT4 n991_s13 (
    .F(n991_17),
    .I0(ff_next_vram4[7]),
    .I1(n991_18),
    .I2(n991_19),
    .I3(ff_next_vram3_7_9) 
);
defparam n991_s13.INIT=16'h7707;
  LUT4 n992_s12 (
    .F(n992_16),
    .I0(ff_next_vram4[6]),
    .I1(n991_18),
    .I2(n992_17),
    .I3(ff_next_vram3_7_9) 
);
defparam n992_s12.INIT=16'h7707;
  LUT4 n993_s12 (
    .F(n993_16),
    .I0(ff_next_vram4[5]),
    .I1(n991_18),
    .I2(n993_17),
    .I3(ff_next_vram3_7_9) 
);
defparam n993_s12.INIT=16'h7707;
  LUT4 n994_s12 (
    .F(n994_16),
    .I0(ff_next_vram4[4]),
    .I1(n991_18),
    .I2(n994_17),
    .I3(ff_next_vram3_7_9) 
);
defparam n994_s12.INIT=16'h7707;
  LUT4 n1337_s24 (
    .F(n1337_34),
    .I0(n772_31),
    .I1(ff_next_vram7[7]),
    .I2(n1337_35),
    .I3(n776_30) 
);
defparam n1337_s24.INIT=16'h0BBB;
  LUT4 n1338_s24 (
    .F(n1338_34),
    .I0(n772_31),
    .I1(ff_next_vram7[6]),
    .I2(n1338_35),
    .I3(n776_30) 
);
defparam n1338_s24.INIT=16'h0BBB;
  LUT4 n1339_s24 (
    .F(n1339_34),
    .I0(n772_31),
    .I1(ff_next_vram7[5]),
    .I2(n1339_35),
    .I3(n776_30) 
);
defparam n1339_s24.INIT=16'h0BBB;
  LUT4 n1340_s24 (
    .F(n1340_34),
    .I0(n772_31),
    .I1(ff_next_vram7[4]),
    .I2(n1340_35),
    .I3(n776_30) 
);
defparam n1340_s24.INIT=16'h0BBB;
  LUT3 n1341_s22 (
    .F(n1341_26),
    .I0(n1341_27),
    .I1(n1341_28),
    .I2(ff_next_vram3_7_9) 
);
defparam n1341_s22.INIT=8'hAC;
  LUT3 n1342_s22 (
    .F(n1342_26),
    .I0(n1342_27),
    .I1(n1342_28),
    .I2(ff_next_vram3_7_9) 
);
defparam n1342_s22.INIT=8'hAC;
  LUT4 n1343_s22 (
    .F(n1343_26),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram3_7_9),
    .I3(n1343_28) 
);
defparam n1343_s22.INIT=16'h0A0C;
  LUT4 n1343_s23 (
    .F(n1343_27),
    .I0(ff_next_vram7[1]),
    .I1(n1343_29),
    .I2(n772_31),
    .I3(ff_next_vram3_7_9) 
);
defparam n1343_s23.INIT=16'h3A00;
  LUT4 n1344_s22 (
    .F(n1344_26),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram3_7_9),
    .I3(n1343_28) 
);
defparam n1344_s22.INIT=16'h0A0C;
  LUT4 n1344_s23 (
    .F(n1344_27),
    .I0(ff_next_vram7[0]),
    .I1(n1344_28),
    .I2(n772_31),
    .I3(ff_next_vram3_7_9) 
);
defparam n1344_s23.INIT=16'h3A00;
  LUT4 ff_pos_x_5_s4 (
    .F(ff_pos_x_5_9),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_11),
    .I2(ff_pos_x_5_12),
    .I3(n1345_8) 
);
defparam ff_pos_x_5_s4.INIT=16'h007F;
  LUT4 ff_next_vram0_7_s3 (
    .F(ff_next_vram0_7_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam ff_next_vram0_7_s3.INIT=16'h1000;
  LUT3 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_8),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram0_7_s4.INIT=8'h01;
  LUT4 ff_next_vram3_7_s4 (
    .F(ff_next_vram3_7_8),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram3_7_s4.INIT=16'h0100;
  LUT4 ff_next_vram3_7_s5 (
    .F(ff_next_vram3_7_9),
    .I0(n776_25),
    .I1(n776_26),
    .I2(reg_screen_mode[0]),
    .I3(ff_next_vram3_7_11) 
);
defparam ff_next_vram3_7_s5.INIT=16'h007F;
  LUT3 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram0_7_7) 
);
defparam ff_next_vram3_7_s6.INIT=8'h10;
  LUT2 ff_next_vram4_3_s3 (
    .F(ff_next_vram4_3_7),
    .I0(n776_30),
    .I1(n777_30) 
);
defparam ff_next_vram4_3_s3.INIT=4'h4;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x_5_11),
    .I3(ff_pos_x_5_12) 
);
defparam ff_screen_h_in_active_s5.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s6 (
    .F(ff_screen_h_in_active_11),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_screen_h_in_active_13),
    .I3(ff_screen_h_in_active_14) 
);
defparam ff_screen_h_in_active_s6.INIT=16'h8000;
  LUT3 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[2]),
    .I2(n354_13) 
);
defparam ff_screen_h_in_active_s7.INIT=8'h70;
  LUT4 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(ff_next_vram3_7_8),
    .I1(n772_31),
    .I2(ff_phase[1]),
    .I3(ff_next_vram0_7_7) 
);
defparam ff_next_vram1_7_s4.INIT=16'hC500;
  LUT4 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(ff_next_vram3_7_8),
    .I1(ff_next_vram3_7_9),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram2_7_s4.INIT=16'h0FFB;
  LUT4 ff_next_vram6_7_s4 (
    .F(ff_next_vram6_7_9),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[1]),
    .I3(ff_next_vram6_7_10) 
);
defparam ff_next_vram6_7_s4.INIT=16'hEDF3;
  LUT4 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n776_30) 
);
defparam ff_next_vram5_7_s5.INIT=16'h1000;
  LUT3 n179_s3 (
    .F(n179_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]) 
);
defparam n179_s3.INIT=8'h80;
  LUT4 n178_s3 (
    .F(n178_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]),
    .I3(ff_pos_x[3]) 
);
defparam n178_s3.INIT=16'h8000;
  LUT4 n706_s3 (
    .F(n706_8),
    .I0(n706_11),
    .I1(w_pos_x[3]),
    .I2(n706_12),
    .I3(n706_23) 
);
defparam n706_s3.INIT=16'hF400;
  LUT4 n706_s4 (
    .F(n706_9),
    .I0(ff_next_vram0[3]),
    .I1(n706_14),
    .I2(n706_15),
    .I3(n706_16) 
);
defparam n706_s4.INIT=16'h007F;
  LUT4 n705_s3 (
    .F(n705_8),
    .I0(n705_10),
    .I1(n705_11),
    .I2(n705_12),
    .I3(n706_23) 
);
defparam n705_s3.INIT=16'hFE00;
  LUT4 n705_s4 (
    .F(n705_9),
    .I0(n706_10),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(n705_17) 
);
defparam n705_s4.INIT=16'h0BBB;
  LUT4 n704_s2 (
    .F(n704_7),
    .I0(n704_10),
    .I1(n704_11),
    .I2(n704_12),
    .I3(ff_next_vram0_7_8) 
);
defparam n704_s2.INIT=16'hEF00;
  LUT4 n704_s3 (
    .F(n704_8),
    .I0(w_pos_x[2]),
    .I1(n704_13),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n705_17) 
);
defparam n704_s3.INIT=16'h0777;
  LUT4 n704_s4 (
    .F(n704_9),
    .I0(n706_15),
    .I1(n704_16),
    .I2(n706_10),
    .I3(w_pixel_pos_y_Z[2]) 
);
defparam n704_s4.INIT=16'h7077;
  LUT4 n703_s3 (
    .F(n703_8),
    .I0(n703_10),
    .I1(w_pos_x[6]),
    .I2(n777_26),
    .I3(ff_next_vram0_7_8) 
);
defparam n703_s3.INIT=16'h5C00;
  LUT4 n703_s4 (
    .F(n703_9),
    .I0(n703_11),
    .I1(ff_next_vram0[0]),
    .I2(w_pos_x[3]),
    .I3(n704_13) 
);
defparam n703_s4.INIT=16'h0BBB;
  LUT4 n702_s2 (
    .F(n702_7),
    .I0(n706_15),
    .I1(n702_15),
    .I2(n702_10),
    .I3(ff_next_vram0_7_8) 
);
defparam n702_s2.INIT=16'h7077;
  LUT4 n702_s3 (
    .F(n702_8),
    .I0(n703_11),
    .I1(ff_next_vram0[1]),
    .I2(w_pos_x[4]),
    .I3(n704_13) 
);
defparam n702_s3.INIT=16'h0BBB;
  LUT4 n701_s2 (
    .F(n701_7),
    .I0(n777_30),
    .I1(w_pos_x[6]),
    .I2(n701_9),
    .I3(n701_10) 
);
defparam n701_s2.INIT=16'h0B00;
  LUT4 n701_s3 (
    .F(n701_8),
    .I0(n703_11),
    .I1(ff_next_vram0[2]),
    .I2(w_pos_x[5]),
    .I3(n704_13) 
);
defparam n701_s3.INIT=16'h0BBB;
  LUT4 n700_s2 (
    .F(n700_7),
    .I0(n700_10),
    .I1(ff_next_vram0[3]),
    .I2(n706_15),
    .I3(n700_15) 
);
defparam n700_s2.INIT=16'hF800;
  LUT4 n700_s3 (
    .F(n700_8),
    .I0(n777_26),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n700_12),
    .I3(ff_next_vram0_7_8) 
);
defparam n700_s3.INIT=16'h4F00;
  LUT4 n700_s4 (
    .F(n700_9),
    .I0(n704_13),
    .I1(w_pos_x[6]),
    .I2(n690_14),
    .I3(ff_next_vram0[3]) 
);
defparam n700_s4.INIT=16'h7077;
  LUT4 n699_s2 (
    .F(n699_7),
    .I0(n777_26),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n699_9),
    .I3(n699_10) 
);
defparam n699_s2.INIT=16'h0B00;
  LUT4 n699_s3 (
    .F(n699_8),
    .I0(n706_15),
    .I1(n699_11),
    .I2(n699_15),
    .I3(n699_13) 
);
defparam n699_s3.INIT=16'h1C00;
  LUT4 n698_s2 (
    .F(n698_7),
    .I0(n700_10),
    .I1(ff_next_vram0[5]),
    .I2(n706_15),
    .I3(n698_14) 
);
defparam n698_s2.INIT=16'hF800;
  LUT4 n698_s3 (
    .F(n698_8),
    .I0(n777_26),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n698_11),
    .I3(ff_next_vram0_7_8) 
);
defparam n698_s3.INIT=16'h4F00;
  LUT4 n698_s4 (
    .F(n698_9),
    .I0(n704_13),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n690_14),
    .I3(ff_next_vram0[5]) 
);
defparam n698_s4.INIT=16'h7077;
  LUT4 n697_s2 (
    .F(n697_7),
    .I0(n700_10),
    .I1(ff_next_vram0[6]),
    .I2(n706_15),
    .I3(n697_14) 
);
defparam n697_s2.INIT=16'hF800;
  LUT4 n697_s3 (
    .F(n697_8),
    .I0(n777_26),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n697_11),
    .I3(ff_next_vram0_7_8) 
);
defparam n697_s3.INIT=16'h4F00;
  LUT4 n697_s4 (
    .F(n697_9),
    .I0(n704_13),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n690_14),
    .I3(ff_next_vram0[6]) 
);
defparam n697_s4.INIT=16'h7077;
  LUT3 n696_s3 (
    .F(n696_8),
    .I0(n696_10),
    .I1(n696_11),
    .I2(ff_next_vram0_7_8) 
);
defparam n696_s3.INIT=8'hB0;
  LUT4 n696_s4 (
    .F(n696_9),
    .I0(n696_17),
    .I1(n706_15),
    .I2(n696_13),
    .I3(ff_next_vram0[7]) 
);
defparam n696_s4.INIT=16'h7077;
  LUT4 n695_s2 (
    .F(n695_7),
    .I0(ff_next_vram3_7_8),
    .I1(w_pattern_name_t1[11]),
    .I2(n695_9),
    .I3(n695_10) 
);
defparam n695_s2.INIT=16'h0700;
  LUT4 n695_s3 (
    .F(n695_8),
    .I0(n695_21),
    .I1(n695_12),
    .I2(n695_13),
    .I3(n695_14) 
);
defparam n695_s3.INIT=16'h0007;
  LUT4 n694_s2 (
    .F(n694_7),
    .I0(n706_15),
    .I1(n694_10),
    .I2(n706_14),
    .I3(reg_color_table_base[12]) 
);
defparam n694_s2.INIT=16'hE000;
  LUT4 n694_s3 (
    .F(n694_8),
    .I0(n694_11),
    .I1(n694_19),
    .I2(n694_13),
    .I3(ff_next_vram0_7_8) 
);
defparam n694_s3.INIT=16'hEF00;
  LUT3 n694_s4 (
    .F(n694_9),
    .I0(n694_14),
    .I1(reg_pattern_generator_table_base[12]),
    .I2(n694_15) 
);
defparam n694_s4.INIT=8'h0B;
  LUT4 n693_s2 (
    .F(n693_7),
    .I0(n693_9),
    .I1(n693_10),
    .I2(ff_next_vram0_7_8),
    .I3(n693_11) 
);
defparam n693_s2.INIT=16'h004F;
  LUT4 n693_s3 (
    .F(n693_8),
    .I0(n704_13),
    .I1(n693_12),
    .I2(n690_14),
    .I3(reg_pattern_generator_table_base[13]) 
);
defparam n693_s3.INIT=16'h7077;
  LUT2 n692_s2 (
    .F(n692_7),
    .I0(n690_14),
    .I1(reg_pattern_generator_table_base[14]) 
);
defparam n692_s2.INIT=4'h4;
  LUT3 n692_s3 (
    .F(n692_8),
    .I0(n692_10),
    .I1(n692_11),
    .I2(ff_next_vram0_7_8) 
);
defparam n692_s3.INIT=8'hD0;
  LUT4 n692_s4 (
    .F(n692_9),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n704_13),
    .I3(n692_12) 
);
defparam n692_s4.INIT=16'h007F;
  LUT3 n691_s2 (
    .F(n691_7),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n704_13) 
);
defparam n691_s2.INIT=8'h80;
  LUT4 n691_s3 (
    .F(n691_8),
    .I0(n691_10),
    .I1(n354_13),
    .I2(n691_11),
    .I3(ff_next_vram0_7_8) 
);
defparam n691_s3.INIT=16'h4F00;
  LUT3 n691_s4 (
    .F(n691_9),
    .I0(n690_14),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(n691_12) 
);
defparam n691_s4.INIT=8'h0B;
  LUT4 n690_s3 (
    .F(n690_8),
    .I0(n991_18),
    .I1(n706_14),
    .I2(reg_color_table_base[16]),
    .I3(n690_10) 
);
defparam n690_s3.INIT=16'h7F00;
  LUT4 n511_s2 (
    .F(n511_7),
    .I0(reg_screen_mode[0]),
    .I1(n511_10),
    .I2(ff_phase[1]),
    .I3(n772_31) 
);
defparam n511_s2.INIT=16'h7303;
  LUT4 n511_s3 (
    .F(n511_8),
    .I0(n511_11),
    .I1(ff_next_vram3_7_11),
    .I2(ff_screen_h_in_active_12),
    .I3(ff_phase[2]) 
);
defparam n511_s3.INIT=16'h00FE;
  LUT3 n138_s4 (
    .F(n138_9),
    .I0(ff_pos_x_5_9),
    .I1(n138_10),
    .I2(ff_screen_h_in_active_12) 
);
defparam n138_s4.INIT=8'hA3;
  LUT4 n256_s5 (
    .F(n256_10),
    .I0(n88_9),
    .I1(n6_8),
    .I2(w_screen_pos_x_Z[12]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n256_s5.INIT=16'hFC50;
  LUT4 n256_s6 (
    .F(n256_11),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(n256_12),
    .I3(ff_state_1_7) 
);
defparam n256_s6.INIT=16'h1000;
  LUT3 n1345_s5 (
    .F(n1345_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n1345_s5.INIT=8'h40;
  LUT3 n1345_s6 (
    .F(n1345_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[7]) 
);
defparam n1345_s6.INIT=8'h53;
  LUT4 n1349_s4 (
    .F(n1349_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[6]),
    .I3(n772_34) 
);
defparam n1349_s4.INIT=16'h3533;
  LUT3 n1349_s5 (
    .F(n1349_8),
    .I0(n1345_9),
    .I1(ff_next_vram0[3]),
    .I2(n772_31) 
);
defparam n1349_s5.INIT=8'h5C;
  LUT4 n1350_s4 (
    .F(n1350_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[6]),
    .I3(n772_34) 
);
defparam n1350_s4.INIT=16'h3533;
  LUT3 n1350_s5 (
    .F(n1350_8),
    .I0(n1346_8),
    .I1(ff_next_vram0[2]),
    .I2(n772_31) 
);
defparam n1350_s5.INIT=8'hA3;
  LUT4 n1351_s4 (
    .F(n1351_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[6]),
    .I3(n772_34) 
);
defparam n1351_s4.INIT=16'h3533;
  LUT3 n1351_s5 (
    .F(n1351_8),
    .I0(n1347_8),
    .I1(ff_next_vram0[1]),
    .I2(n772_31) 
);
defparam n1351_s5.INIT=8'hA3;
  LUT4 n1352_s4 (
    .F(n1352_7),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[6]),
    .I3(n772_34) 
);
defparam n1352_s4.INIT=16'h3533;
  LUT3 n1352_s5 (
    .F(n1352_8),
    .I0(n1348_8),
    .I1(ff_next_vram0[0]),
    .I2(n772_31) 
);
defparam n1352_s5.INIT=8'hA3;
  LUT4 n1353_s3 (
    .F(n1353_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[5]),
    .I3(n776_30) 
);
defparam n1353_s3.INIT=16'hAC00;
  LUT4 n1354_s3 (
    .F(n1354_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[5]),
    .I3(n776_30) 
);
defparam n1354_s3.INIT=16'hAC00;
  LUT4 n1355_s3 (
    .F(n1355_6),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[5]),
    .I3(n776_30) 
);
defparam n1355_s3.INIT=16'hCA00;
  LUT4 n1356_s3 (
    .F(n1356_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]),
    .I3(n776_30) 
);
defparam n1356_s3.INIT=16'hAC00;
  LUT3 n1357_s3 (
    .F(n1357_6),
    .I0(ff_next_vram1[3]),
    .I1(n1357_8),
    .I2(n772_31) 
);
defparam n1357_s3.INIT=8'h35;
  LUT4 n1357_s4 (
    .F(n1357_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[4]),
    .I3(n772_34) 
);
defparam n1357_s4.INIT=16'h3533;
  LUT3 n1358_s3 (
    .F(n1358_6),
    .I0(ff_next_vram1[2]),
    .I1(n1358_8),
    .I2(n772_31) 
);
defparam n1358_s3.INIT=8'h35;
  LUT4 n1358_s4 (
    .F(n1358_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[4]),
    .I3(n772_34) 
);
defparam n1358_s4.INIT=16'h3533;
  LUT3 n1359_s3 (
    .F(n1359_6),
    .I0(ff_next_vram1[1]),
    .I1(n1359_8),
    .I2(n772_31) 
);
defparam n1359_s3.INIT=8'h35;
  LUT4 n1359_s4 (
    .F(n1359_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[4]),
    .I3(n772_34) 
);
defparam n1359_s4.INIT=16'h3533;
  LUT3 n1360_s3 (
    .F(n1360_6),
    .I0(ff_next_vram1[0]),
    .I1(n1360_8),
    .I2(n772_31) 
);
defparam n1360_s3.INIT=8'h35;
  LUT4 n1360_s4 (
    .F(n1360_7),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[4]),
    .I3(n772_34) 
);
defparam n1360_s4.INIT=16'h3533;
  LUT3 n1361_s3 (
    .F(n1361_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[3]) 
);
defparam n1361_s3.INIT=8'h53;
  LUT3 n1362_s3 (
    .F(n1362_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[3]) 
);
defparam n1362_s3.INIT=8'h53;
  LUT3 n1363_s3 (
    .F(n1363_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1363_s3.INIT=8'h53;
  LUT3 n1364_s3 (
    .F(n1364_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1364_s3.INIT=8'h53;
  LUT2 n1365_s5 (
    .F(n1365_8),
    .I0(ff_next_vram1[2]),
    .I1(n776_30) 
);
defparam n1365_s5.INIT=4'h4;
  LUT3 n1365_s6 (
    .F(n1365_9),
    .I0(n772_31),
    .I1(ff_next_vram1[5]),
    .I2(ff_next_vram3_7_9) 
);
defparam n1365_s6.INIT=8'h70;
  LUT3 n1373_s3 (
    .F(n1373_6),
    .I0(ff_next_vram3[3]),
    .I1(n1373_8),
    .I2(n772_31) 
);
defparam n1373_s3.INIT=8'hC5;
  LUT4 n1373_s4 (
    .F(n1373_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[0]),
    .I3(n772_34) 
);
defparam n1373_s4.INIT=16'h3533;
  LUT3 n1374_s3 (
    .F(n1374_6),
    .I0(ff_next_vram3[2]),
    .I1(n1374_8),
    .I2(n772_31) 
);
defparam n1374_s3.INIT=8'hC5;
  LUT4 n1374_s4 (
    .F(n1374_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[0]),
    .I3(n772_34) 
);
defparam n1374_s4.INIT=16'h3533;
  LUT3 n1375_s3 (
    .F(n1375_6),
    .I0(ff_next_vram3[1]),
    .I1(n1375_8),
    .I2(n772_31) 
);
defparam n1375_s3.INIT=8'h35;
  LUT4 n1375_s4 (
    .F(n1375_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[0]),
    .I3(n772_34) 
);
defparam n1375_s4.INIT=16'hCACC;
  LUT3 n1376_s3 (
    .F(n1376_6),
    .I0(ff_next_vram3[0]),
    .I1(n1376_8),
    .I2(n772_31) 
);
defparam n1376_s3.INIT=8'h35;
  LUT4 n1376_s4 (
    .F(n1376_7),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[0]),
    .I3(n772_34) 
);
defparam n1376_s4.INIT=16'hCACC;
  LUT4 n1377_s3 (
    .F(n1377_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[7]),
    .I3(n776_30) 
);
defparam n1377_s3.INIT=16'hAC00;
  LUT4 n1378_s3 (
    .F(n1378_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[7]),
    .I3(n776_30) 
);
defparam n1378_s3.INIT=16'hAC00;
  LUT4 n1379_s3 (
    .F(n1379_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[7]),
    .I3(n776_30) 
);
defparam n1379_s3.INIT=16'hAC00;
  LUT4 n1380_s3 (
    .F(n1380_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[7]),
    .I3(n776_30) 
);
defparam n1380_s3.INIT=16'hAC00;
  LUT4 n1381_s3 (
    .F(n1381_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[6]),
    .I3(n772_34) 
);
defparam n1381_s3.INIT=16'h5333;
  LUT3 n1381_s4 (
    .F(n1381_7),
    .I0(n1361_6),
    .I1(ff_next_vram4[3]),
    .I2(n772_31) 
);
defparam n1381_s4.INIT=8'h5C;
  LUT4 n1382_s3 (
    .F(n1382_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[6]),
    .I3(n772_34) 
);
defparam n1382_s3.INIT=16'h5333;
  LUT3 n1382_s4 (
    .F(n1382_7),
    .I0(n1362_6),
    .I1(ff_next_vram4[2]),
    .I2(n772_31) 
);
defparam n1382_s4.INIT=8'h5C;
  LUT4 n1383_s3 (
    .F(n1383_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[6]),
    .I3(n772_34) 
);
defparam n1383_s3.INIT=16'h5333;
  LUT3 n1383_s4 (
    .F(n1383_7),
    .I0(n1363_6),
    .I1(ff_next_vram4[1]),
    .I2(n772_31) 
);
defparam n1383_s4.INIT=8'h5C;
  LUT4 n1384_s3 (
    .F(n1384_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[6]),
    .I3(n772_34) 
);
defparam n1384_s3.INIT=16'h5333;
  LUT3 n1384_s4 (
    .F(n1384_7),
    .I0(n1364_6),
    .I1(ff_next_vram4[0]),
    .I2(n772_31) 
);
defparam n1384_s4.INIT=8'h5C;
  LUT4 n1385_s3 (
    .F(n1385_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[5]),
    .I3(n776_30) 
);
defparam n1385_s3.INIT=16'hAC00;
  LUT4 n1386_s3 (
    .F(n1386_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[5]),
    .I3(n776_30) 
);
defparam n1386_s3.INIT=16'hAC00;
  LUT4 n1387_s4 (
    .F(n1387_7),
    .I0(n772_31),
    .I1(n1387_8),
    .I2(n776_30),
    .I3(ff_next_vram5[5]) 
);
defparam n1387_s4.INIT=16'h8A3F;
  LUT4 n1388_s3 (
    .F(n1388_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[5]),
    .I3(n776_30) 
);
defparam n1388_s3.INIT=16'hAC00;
  LUT4 n1389_s3 (
    .F(n1389_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram3_7_9),
    .I3(n1389_8) 
);
defparam n1389_s3.INIT=16'h0A0C;
  LUT4 n1389_s4 (
    .F(n1389_7),
    .I0(ff_next_vram5[3]),
    .I1(n1389_9),
    .I2(n772_31),
    .I3(ff_next_vram3_7_9) 
);
defparam n1389_s4.INIT=16'hCA00;
  LUT3 n1390_s3 (
    .F(n1390_6),
    .I0(ff_next_vram5[2]),
    .I1(n1390_8),
    .I2(n772_31) 
);
defparam n1390_s3.INIT=8'hC5;
  LUT4 n1391_s3 (
    .F(n1391_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram3_7_9),
    .I3(n1389_8) 
);
defparam n1391_s3.INIT=16'h0A0C;
  LUT4 n1391_s4 (
    .F(n1391_7),
    .I0(ff_next_vram5[1]),
    .I1(n1391_8),
    .I2(n772_31),
    .I3(ff_next_vram3_7_9) 
);
defparam n1391_s4.INIT=16'h3A00;
  LUT3 n1392_s3 (
    .F(n1392_6),
    .I0(ff_next_vram5[0]),
    .I1(n1392_8),
    .I2(n772_31) 
);
defparam n1392_s3.INIT=8'hC5;
  LUT4 n1393_s3 (
    .F(n1393_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[3]),
    .I3(n776_30) 
);
defparam n1393_s3.INIT=16'hAC00;
  LUT4 n1394_s3 (
    .F(n1394_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[3]),
    .I3(n776_30) 
);
defparam n1394_s3.INIT=16'hAC00;
  LUT4 n1395_s3 (
    .F(n1395_6),
    .I0(n772_31),
    .I1(ff_next_vram6[5]),
    .I2(n1395_7),
    .I3(n776_30) 
);
defparam n1395_s3.INIT=16'hB0BB;
  LUT4 n1396_s3 (
    .F(n1396_6),
    .I0(n772_31),
    .I1(ff_next_vram6[4]),
    .I2(n1396_7),
    .I3(n776_30) 
);
defparam n1396_s3.INIT=16'hB0BB;
  LUT4 n1397_s3 (
    .F(n1397_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[2]),
    .I3(n772_34) 
);
defparam n1397_s3.INIT=16'h5333;
  LUT3 n1397_s4 (
    .F(n1397_7),
    .I0(n1369_7),
    .I1(ff_next_vram6[3]),
    .I2(n772_31) 
);
defparam n1397_s4.INIT=8'h5C;
  LUT4 n1398_s3 (
    .F(n1398_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[2]),
    .I3(n772_34) 
);
defparam n1398_s3.INIT=16'h5333;
  LUT3 n1398_s4 (
    .F(n1398_7),
    .I0(n1370_7),
    .I1(ff_next_vram6[2]),
    .I2(n772_31) 
);
defparam n1398_s4.INIT=8'h5C;
  LUT4 n1399_s3 (
    .F(n1399_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[2]),
    .I3(n772_34) 
);
defparam n1399_s3.INIT=16'h5333;
  LUT3 n1399_s4 (
    .F(n1399_7),
    .I0(n1371_7),
    .I1(ff_next_vram6[1]),
    .I2(n772_31) 
);
defparam n1399_s4.INIT=8'h5C;
  LUT4 n1400_s3 (
    .F(n1400_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[2]),
    .I3(n772_34) 
);
defparam n1400_s3.INIT=16'h5333;
  LUT3 n1400_s4 (
    .F(n1400_7),
    .I0(n1372_7),
    .I1(ff_next_vram6[0]),
    .I2(n772_31) 
);
defparam n1400_s4.INIT=8'h5C;
  LUT4 w_pattern0_3_s2 (
    .F(w_pattern0_3_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n6_8),
    .I3(reg_left_mask) 
);
defparam w_pattern0_3_s2.INIT=16'h0100;
  LUT3 n772_s25 (
    .F(n772_33),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n772_s25.INIT=8'h53;
  LUT4 n772_s26 (
    .F(n772_34),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[0]),
    .I3(n772_35) 
);
defparam n772_s26.INIT=16'h31CF;
  LUT3 n773_s24 (
    .F(n773_32),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n773_s24.INIT=8'h35;
  LUT3 n774_s24 (
    .F(n774_32),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n774_s24.INIT=8'h35;
  LUT3 n775_s24 (
    .F(n775_32),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n775_s24.INIT=8'h35;
  LUT2 n776_s21 (
    .F(n776_25),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]) 
);
defparam n776_s21.INIT=4'h4;
  LUT2 n776_s22 (
    .F(n776_26),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]) 
);
defparam n776_s22.INIT=4'h1;
  LUT3 n776_s23 (
    .F(n776_27),
    .I0(n777_26),
    .I1(ff_next_vram3_7_8),
    .I2(n752_9) 
);
defparam n776_s23.INIT=8'hD0;
  LUT4 n776_s24 (
    .F(n776_28),
    .I0(w_screen_mode_vram_address[1]),
    .I1(n776_30),
    .I2(w_vram_interleave),
    .I3(w_screen_mode_vram_rdata[3]) 
);
defparam n776_s24.INIT=16'hF400;
  LUT4 n777_s22 (
    .F(n777_26),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[1]),
    .I3(n777_28) 
);
defparam n777_s22.INIT=16'h0B04;
  LUT3 n777_s23 (
    .F(n777_27),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n777_s23.INIT=8'hAC;
  LUT3 n778_s20 (
    .F(n778_24),
    .I0(n777_26),
    .I1(ff_next_vram3_7_8),
    .I2(n754_9) 
);
defparam n778_s20.INIT=8'hD0;
  LUT4 n778_s21 (
    .F(n778_25),
    .I0(w_screen_mode_vram_address[1]),
    .I1(n776_30),
    .I2(w_vram_interleave),
    .I3(w_screen_mode_vram_rdata[1]) 
);
defparam n778_s21.INIT=16'hF400;
  LUT3 n779_s20 (
    .F(n779_24),
    .I0(n777_26),
    .I1(ff_next_vram3_7_8),
    .I2(n755_9) 
);
defparam n779_s20.INIT=8'hD0;
  LUT4 n779_s21 (
    .F(n779_25),
    .I0(w_screen_mode_vram_address[1]),
    .I1(n776_30),
    .I2(w_vram_interleave),
    .I3(w_screen_mode_vram_rdata[0]) 
);
defparam n779_s21.INIT=16'hF400;
  LUT3 n804_s21 (
    .F(n804_27),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(w_next_0_6) 
);
defparam n804_s21.INIT=8'h60;
  LUT3 n804_s22 (
    .F(n804_28),
    .I0(w_vram_interleave),
    .I1(w_4colors_mode_5),
    .I2(ff_next_vram3_7_8) 
);
defparam n804_s22.INIT=8'h01;
  LUT4 n979_s13 (
    .F(n979_17),
    .I0(n777_26),
    .I1(n752_9),
    .I2(n772_31),
    .I3(ff_next_vram2[3]) 
);
defparam n979_s13.INIT=16'hB0BB;
  LUT4 n980_s13 (
    .F(n980_17),
    .I0(n777_26),
    .I1(n753_9),
    .I2(n772_31),
    .I3(ff_next_vram2[2]) 
);
defparam n980_s13.INIT=16'hB0BB;
  LUT4 n981_s13 (
    .F(n981_17),
    .I0(n777_26),
    .I1(n754_9),
    .I2(n772_31),
    .I3(ff_next_vram2[1]) 
);
defparam n981_s13.INIT=16'hB0BB;
  LUT4 n982_s13 (
    .F(n982_17),
    .I0(n777_26),
    .I1(n755_9),
    .I2(n772_31),
    .I3(ff_next_vram2[0]) 
);
defparam n982_s13.INIT=16'hB0BB;
  LUT4 n991_s14 (
    .F(n991_18),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(n777_28),
    .I3(reg_screen_mode[1]) 
);
defparam n991_s14.INIT=16'hFE4B;
  LUT3 n991_s15 (
    .F(n991_19),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n991_s15.INIT=8'hCA;
  LUT3 n992_s13 (
    .F(n992_17),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n992_s13.INIT=8'hCA;
  LUT3 n993_s13 (
    .F(n993_17),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n993_s13.INIT=8'hCA;
  LUT3 n994_s13 (
    .F(n994_17),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n994_s13.INIT=8'hCA;
  LUT3 n1337_s25 (
    .F(n1337_35),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[1]) 
);
defparam n1337_s25.INIT=8'hAC;
  LUT3 n1338_s25 (
    .F(n1338_35),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[1]) 
);
defparam n1338_s25.INIT=8'hAC;
  LUT3 n1339_s25 (
    .F(n1339_35),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[1]) 
);
defparam n1339_s25.INIT=8'hAC;
  LUT3 n1340_s25 (
    .F(n1340_35),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[1]) 
);
defparam n1340_s25.INIT=8'hAC;
  LUT3 n1341_s23 (
    .F(n1341_27),
    .I0(ff_next_vram7[3]),
    .I1(n1341_29),
    .I2(n772_31) 
);
defparam n1341_s23.INIT=8'hC5;
  LUT4 n1341_s24 (
    .F(n1341_28),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[0]),
    .I3(n772_34) 
);
defparam n1341_s24.INIT=16'h5333;
  LUT3 n1342_s23 (
    .F(n1342_27),
    .I0(ff_next_vram7[2]),
    .I1(n1342_29),
    .I2(n772_31) 
);
defparam n1342_s23.INIT=8'hC5;
  LUT4 n1342_s24 (
    .F(n1342_28),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[0]),
    .I3(n772_34) 
);
defparam n1342_s24.INIT=16'h5333;
  LUT2 n1343_s24 (
    .F(n1343_28),
    .I0(ff_next_vram5[0]),
    .I1(n772_34) 
);
defparam n1343_s24.INIT=4'h8;
  LUT3 n1343_s25 (
    .F(n1343_29),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1343_s25.INIT=8'h53;
  LUT3 n1344_s24 (
    .F(n1344_28),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1344_s24.INIT=8'h53;
  LUT3 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(w_scroll_pos_x[0]),
    .I1(w_scroll_pos_x[1]),
    .I2(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s5.INIT=8'h80;
  LUT3 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_pos_x_5_s6.INIT=8'h01;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT4 ff_next_vram3_7_s7 (
    .F(ff_next_vram3_7_11),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam ff_next_vram3_7_s7.INIT=16'h0100;
  LUT4 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(w_scroll_pos_x[8]),
    .I3(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s8.INIT=16'h8000;
  LUT3 ff_screen_h_in_active_s9 (
    .F(ff_screen_h_in_active_14),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]) 
);
defparam ff_screen_h_in_active_s9.INIT=8'h80;
  LUT4 ff_next_vram6_7_s5 (
    .F(ff_next_vram6_7_10),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam ff_next_vram6_7_s5.INIT=16'hBB2F;
  LUT3 n706_s5 (
    .F(n706_10),
    .I0(n706_14),
    .I1(n700_10),
    .I2(n690_9) 
);
defparam n706_s5.INIT=8'h07;
  LUT2 n706_s6 (
    .F(n706_11),
    .I0(reg_screen_mode[1]),
    .I1(n706_17) 
);
defparam n706_s6.INIT=4'h4;
  LUT3 n706_s7 (
    .F(n706_12),
    .I0(n772_34),
    .I1(n804_28),
    .I2(ff_pos_x[0]) 
);
defparam n706_s7.INIT=8'h10;
  LUT3 n706_s9 (
    .F(n706_14),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n706_s9.INIT=8'h40;
  LUT2 n706_s10 (
    .F(n706_15),
    .I0(ff_next_vram3_7_9),
    .I1(n706_18) 
);
defparam n706_s10.INIT=4'h8;
  LUT2 n706_s11 (
    .F(n706_16),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(n705_17) 
);
defparam n706_s11.INIT=4'h8;
  LUT3 n705_s5 (
    .F(n705_10),
    .I0(n772_34),
    .I1(n804_28),
    .I2(ff_pos_x[1]) 
);
defparam n705_s5.INIT=8'h10;
  LUT4 n705_s6 (
    .F(n705_11),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(ff_next_vram3_7_9),
    .I3(n772_34) 
);
defparam n705_s6.INIT=16'h0A0C;
  LUT3 n705_s7 (
    .F(n705_12),
    .I0(w_pos_x[4]),
    .I1(ff_next_vram3_7_9),
    .I2(n804_28) 
);
defparam n705_s7.INIT=8'h80;
  LUT2 n704_s5 (
    .F(n704_10),
    .I0(w_pos_x[5]),
    .I1(n991_18) 
);
defparam n704_s5.INIT=4'h8;
  LUT4 n704_s6 (
    .F(n704_11),
    .I0(ff_pos_x[1]),
    .I1(w_pos_x[5]),
    .I2(ff_next_vram3_7_9),
    .I3(n772_34) 
);
defparam n704_s6.INIT=16'h0A0C;
  LUT4 n704_s7 (
    .F(n704_12),
    .I0(ff_next_vram3_7_8),
    .I1(ff_pos_x[2]),
    .I2(w_pos_x[3]),
    .I3(n777_30) 
);
defparam n704_s7.INIT=16'h7707;
  LUT3 n704_s8 (
    .F(n704_13),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(w_vram_interleave) 
);
defparam n704_s8.INIT=8'h10;
  LUT4 n703_s5 (
    .F(n703_10),
    .I0(w_pos_x[4]),
    .I1(n777_30),
    .I2(n703_12),
    .I3(reg_screen_mode[0]) 
);
defparam n703_s5.INIT=16'hD0DD;
  LUT4 n703_s6 (
    .F(n703_11),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[4]),
    .I2(n703_15),
    .I3(n690_9) 
);
defparam n703_s6.INIT=16'h00EF;
  LUT4 n702_s5 (
    .F(n702_10),
    .I0(n777_26),
    .I1(w_pos_x[7]),
    .I2(n702_11),
    .I3(n702_12) 
);
defparam n702_s5.INIT=16'h000B;
  LUT2 n701_s4 (
    .F(n701_9),
    .I0(n777_26),
    .I1(w_pixel_pos_y_Z[3]) 
);
defparam n701_s4.INIT=4'h4;
  LUT4 n701_s5 (
    .F(n701_10),
    .I0(n776_30),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(w_pattern_name_t12_pre[5]),
    .I3(ff_next_vram3_7_8) 
);
defparam n701_s5.INIT=16'h0777;
  LUT4 n700_s5 (
    .F(n700_10),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam n700_s5.INIT=16'h1400;
  LUT4 n700_s7 (
    .F(n700_12),
    .I0(w_pos_x[7]),
    .I1(n777_30),
    .I2(n700_13),
    .I3(n354_13) 
);
defparam n700_s7.INIT=16'hD0DD;
  LUT3 n699_s4 (
    .F(n699_9),
    .I0(ff_next_vram3_7_9),
    .I1(n772_34),
    .I2(w_pattern_name_t12_pre[6]) 
);
defparam n699_s4.INIT=8'h40;
  LUT4 n699_s5 (
    .F(n699_10),
    .I0(ff_next_vram3_7_8),
    .I1(w_pattern_name_t12_pre[7]),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(n777_30) 
);
defparam n699_s5.INIT=16'h7707;
  LUT4 n699_s6 (
    .F(n699_11),
    .I0(n700_10),
    .I1(ff_next_vram0[4]),
    .I2(n690_9),
    .I3(n699_15) 
);
defparam n699_s6.INIT=16'hC83F;
  LUT4 n699_s8 (
    .F(n699_13),
    .I0(w_pos_x[7]),
    .I1(n704_13),
    .I2(ff_next_vram0[4]),
    .I3(n705_17) 
);
defparam n699_s8.INIT=16'h0777;
  LUT4 n698_s6 (
    .F(n698_11),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n777_30),
    .I2(n698_12),
    .I3(n354_13) 
);
defparam n698_s6.INIT=16'hD0DD;
  LUT4 n697_s6 (
    .F(n697_11),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(n777_30),
    .I2(n697_12),
    .I3(n354_13) 
);
defparam n697_s6.INIT=16'hD0DD;
  LUT4 n696_s5 (
    .F(n696_10),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_next_vram6_7_9),
    .I2(n777_26),
    .I3(reg_pattern_name_table_base[10]) 
);
defparam n696_s5.INIT=16'h8F00;
  LUT4 n696_s6 (
    .F(n696_11),
    .I0(w_pattern_name_t1[10]),
    .I1(ff_next_vram3_7_8),
    .I2(w_pattern_name_t2[10]),
    .I3(n776_30) 
);
defparam n696_s6.INIT=16'h0777;
  LUT4 n696_s8 (
    .F(n696_13),
    .I0(n700_10),
    .I1(n696_17),
    .I2(n690_9),
    .I3(n705_17) 
);
defparam n696_s8.INIT=16'h0007;
  LUT4 n695_s4 (
    .F(n695_9),
    .I0(w_pattern_name_t2[11]),
    .I1(reg_pattern_name_table_base[11]),
    .I2(ff_next_vram3_7_9),
    .I3(n772_34) 
);
defparam n695_s4.INIT=16'h0A0C;
  LUT4 n695_s5 (
    .F(n695_10),
    .I0(n804_28),
    .I1(n695_15),
    .I2(ff_next_vram3_7_9),
    .I3(n695_16) 
);
defparam n695_s5.INIT=16'h007F;
  LUT3 n695_s7 (
    .F(n695_12),
    .I0(n706_18),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n991_18) 
);
defparam n695_s7.INIT=8'hE0;
  LUT3 n695_s8 (
    .F(n695_13),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n704_13) 
);
defparam n695_s8.INIT=8'h80;
  LUT4 n695_s9 (
    .F(n695_14),
    .I0(n705_17),
    .I1(n695_17),
    .I2(n695_18),
    .I3(reg_pattern_generator_table_base[11]) 
);
defparam n695_s9.INIT=16'hFE00;
  LUT2 n694_s5 (
    .F(n694_10),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n991_18) 
);
defparam n694_s5.INIT=4'h8;
  LUT3 n694_s6 (
    .F(n694_11),
    .I0(ff_next_vram3_7_9),
    .I1(n772_34),
    .I2(w_pattern_name_t2[12]) 
);
defparam n694_s6.INIT=8'h40;
  LUT4 n694_s8 (
    .F(n694_13),
    .I0(w_4colors_mode),
    .I1(n693_12),
    .I2(w_pattern_name_t1[12]),
    .I3(ff_next_vram3_7_8) 
);
defparam n694_s8.INIT=16'h0777;
  LUT4 n694_s9 (
    .F(n694_14),
    .I0(n694_21),
    .I1(n700_10),
    .I2(n695_17),
    .I3(n705_17) 
);
defparam n694_s9.INIT=16'h0007;
  LUT3 n694_s10 (
    .F(n694_15),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n704_13) 
);
defparam n694_s10.INIT=8'h80;
  LUT4 n693_s4 (
    .F(n693_9),
    .I0(ff_next_vram3_7_11),
    .I1(n991_18),
    .I2(n693_16),
    .I3(reg_pattern_name_table_base[13]) 
);
defparam n693_s4.INIT=16'hFE00;
  LUT4 n693_s5 (
    .F(n693_10),
    .I0(w_pattern_name_t1[13]),
    .I1(ff_next_vram3_7_8),
    .I2(w_pattern_name_t2[13]),
    .I3(n776_30) 
);
defparam n693_s5.INIT=16'h0777;
  LUT3 n693_s6 (
    .F(n693_11),
    .I0(reg_color_table_base[13]),
    .I1(n991_18),
    .I2(n706_14) 
);
defparam n693_s6.INIT=8'h80;
  LUT2 n693_s7 (
    .F(n693_12),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]) 
);
defparam n693_s7.INIT=4'h8;
  LUT4 n692_s5 (
    .F(n692_10),
    .I0(ff_next_vram3_7_8),
    .I1(w_4colors_mode),
    .I2(n692_13),
    .I3(n692_14) 
);
defparam n692_s5.INIT=16'h00F1;
  LUT4 n692_s6 (
    .F(n692_11),
    .I0(n804_27),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n706_11),
    .I3(reg_pattern_name_table_base[14]) 
);
defparam n692_s6.INIT=16'h0D00;
  LUT3 n692_s7 (
    .F(n692_12),
    .I0(reg_color_table_base[14]),
    .I1(n991_18),
    .I2(n706_14) 
);
defparam n692_s7.INIT=8'h80;
  LUT4 n691_s5 (
    .F(n691_10),
    .I0(reg_screen_mode[2]),
    .I1(w_pattern_name_t2[15]),
    .I2(w_pattern_name_t1[15]),
    .I3(reg_screen_mode[3]) 
);
defparam n691_s5.INIT=16'hBB0F;
  LUT4 n691_s6 (
    .F(n691_11),
    .I0(ff_next_vram6_7_9),
    .I1(n691_13),
    .I2(n777_26),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n691_s6.INIT=16'h7077;
  LUT3 n691_s7 (
    .F(n691_12),
    .I0(reg_color_table_base[15]),
    .I1(n991_18),
    .I2(n706_14) 
);
defparam n691_s7.INIT=8'h80;
  LUT3 n690_s4 (
    .F(n690_9),
    .I0(reg_screen_mode[0]),
    .I1(n354_16),
    .I2(n690_11) 
);
defparam n690_s4.INIT=8'hE0;
  LUT4 n690_s5 (
    .F(n690_10),
    .I0(n704_13),
    .I1(n691_13),
    .I2(n776_30),
    .I3(n690_12) 
);
defparam n690_s5.INIT=16'h7077;
  LUT3 n511_s5 (
    .F(n511_10),
    .I0(w_vram_interleave),
    .I1(n776_30),
    .I2(ff_phase[0]) 
);
defparam n511_s5.INIT=8'h10;
  LUT4 n511_s6 (
    .F(n511_11),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam n511_s6.INIT=16'hBF00;
  LUT3 n138_s5 (
    .F(n138_10),
    .I0(ff_pos_x_5_10),
    .I1(ff_screen_h_in_active_13),
    .I2(ff_screen_h_in_active_14) 
);
defparam n138_s5.INIT=8'h80;
  LUT2 n256_s7 (
    .F(n256_12),
    .I0(w_screen_pos_x_Z[13]),
    .I1(w_screen_pos_x_Z[6]) 
);
defparam n256_s7.INIT=4'h4;
  LUT3 n1346_s5 (
    .F(n1346_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1346_s5.INIT=8'h35;
  LUT3 n1347_s5 (
    .F(n1347_8),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[7]) 
);
defparam n1347_s5.INIT=8'h35;
  LUT3 n1348_s5 (
    .F(n1348_8),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[7]) 
);
defparam n1348_s5.INIT=8'h35;
  LUT3 n1357_s5 (
    .F(n1357_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[6]) 
);
defparam n1357_s5.INIT=8'hAC;
  LUT3 n1358_s5 (
    .F(n1358_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[6]) 
);
defparam n1358_s5.INIT=8'hAC;
  LUT3 n1359_s5 (
    .F(n1359_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1359_s5.INIT=8'hAC;
  LUT3 n1360_s5 (
    .F(n1360_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1360_s5.INIT=8'hAC;
  LUT3 n1369_s4 (
    .F(n1369_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[1]) 
);
defparam n1369_s4.INIT=8'h53;
  LUT3 n1370_s4 (
    .F(n1370_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[1]) 
);
defparam n1370_s4.INIT=8'h53;
  LUT3 n1371_s4 (
    .F(n1371_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1371_s4.INIT=8'h53;
  LUT3 n1372_s4 (
    .F(n1372_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1372_s4.INIT=8'h53;
  LUT3 n1373_s5 (
    .F(n1373_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[4]) 
);
defparam n1373_s5.INIT=8'h53;
  LUT3 n1374_s5 (
    .F(n1374_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[4]) 
);
defparam n1374_s5.INIT=8'h53;
  LUT3 n1375_s5 (
    .F(n1375_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1375_s5.INIT=8'hAC;
  LUT3 n1376_s5 (
    .F(n1376_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1376_s5.INIT=8'hAC;
  LUT3 n1387_s5 (
    .F(n1387_8),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram5[5]) 
);
defparam n1387_s5.INIT=8'h3A;
  LUT2 n1389_s5 (
    .F(n1389_8),
    .I0(reg_screen_mode[3]),
    .I1(ff_next_vram5[4]) 
);
defparam n1389_s5.INIT=4'h8;
  LUT3 n1389_s6 (
    .F(n1389_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[2]) 
);
defparam n1389_s6.INIT=8'hAC;
  LUT3 n1390_s5 (
    .F(n1390_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[2]) 
);
defparam n1390_s5.INIT=8'h53;
  LUT3 n1391_s5 (
    .F(n1391_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1391_s5.INIT=8'h53;
  LUT3 n1392_s5 (
    .F(n1392_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1392_s5.INIT=8'h53;
  LUT3 n1395_s4 (
    .F(n1395_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[3]) 
);
defparam n1395_s4.INIT=8'h53;
  LUT3 n1396_s4 (
    .F(n1396_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[3]) 
);
defparam n1396_s4.INIT=8'h53;
  LUT4 n772_s27 (
    .F(n772_35),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n772_s27.INIT=16'h2335;
  LUT4 n777_s24 (
    .F(n777_28),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[3]) 
);
defparam n777_s24.INIT=16'h153C;
  LUT3 n1341_s25 (
    .F(n1341_29),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[0]) 
);
defparam n1341_s25.INIT=8'h53;
  LUT3 n1342_s25 (
    .F(n1342_29),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[0]) 
);
defparam n1342_s25.INIT=8'h53;
  LUT4 n706_s12 (
    .F(n706_17),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[4]) 
);
defparam n706_s12.INIT=16'h0B70;
  LUT4 n706_s13 (
    .F(n706_18),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(n706_19) 
);
defparam n706_s13.INIT=16'hF00D;
  LUT3 n703_s7 (
    .F(n703_12),
    .I0(w_pattern_name_t12_pre[3]),
    .I1(ff_pos_x[2]),
    .I2(reg_screen_mode[3]) 
);
defparam n703_s7.INIT=8'h35;
  LUT4 n702_s6 (
    .F(n702_11),
    .I0(w_4colors_mode_5),
    .I1(n776_25),
    .I2(w_next_0_6),
    .I3(w_pos_x[5]) 
);
defparam n702_s6.INIT=16'hCA00;
  LUT4 n702_s7 (
    .F(n702_12),
    .I0(n702_13),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam n702_s7.INIT=16'h0100;
  LUT4 n700_s8 (
    .F(n700_13),
    .I0(reg_screen_mode[2]),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(reg_screen_mode[3]) 
);
defparam n700_s8.INIT=16'hBB0F;
  LUT4 n698_s7 (
    .F(n698_12),
    .I0(reg_screen_mode[2]),
    .I1(w_pattern_name_t2[8]),
    .I2(w_pattern_name_t1[8]),
    .I3(reg_screen_mode[3]) 
);
defparam n698_s7.INIT=16'hBB0F;
  LUT4 n697_s7 (
    .F(n697_12),
    .I0(reg_screen_mode[2]),
    .I1(w_pattern_name_t2[9]),
    .I2(w_pattern_name_t1[9]),
    .I3(reg_screen_mode[3]) 
);
defparam n697_s7.INIT=16'hBB0F;
  LUT4 n695_s10 (
    .F(n695_15),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(reg_screen_mode[3]),
    .I2(w_next_0_6),
    .I3(reg_pattern_name_table_base[11]) 
);
defparam n695_s10.INIT=16'hBF00;
  LUT4 n695_s11 (
    .F(n695_16),
    .I0(reg_screen_mode[2]),
    .I1(reg_pattern_name_table_base[11]),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(w_4colors_mode_5) 
);
defparam n695_s11.INIT=16'h4000;
  LUT3 n695_s12 (
    .F(n695_17),
    .I0(reg_screen_mode[0]),
    .I1(n690_11),
    .I2(n706_18) 
);
defparam n695_s12.INIT=8'hC8;
  LUT4 n695_s13 (
    .F(n695_18),
    .I0(reg_screen_mode[4]),
    .I1(n695_19),
    .I2(w_sprite_mode2_4),
    .I3(n690_11) 
);
defparam n695_s13.INIT=16'h4000;
  LUT3 n694_s11 (
    .F(n694_16),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(reg_screen_mode[3]),
    .I2(w_next_0_6) 
);
defparam n694_s11.INIT=8'h40;
  LUT4 n692_s8 (
    .F(n692_13),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(reg_pattern_name_table_base[14]),
    .I2(w_pattern_name_t1[14]),
    .I3(reg_screen_mode[0]) 
);
defparam n692_s8.INIT=16'h0F77;
  LUT4 n692_s9 (
    .F(n692_14),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(n692_15),
    .I3(reg_screen_mode[0]) 
);
defparam n692_s9.INIT=16'h1000;
  LUT4 n691_s8 (
    .F(n691_13),
    .I0(w_pos_x[8]),
    .I1(reg_scroll_planes),
    .I2(n691_14),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n691_s8.INIT=16'h0B00;
  LUT3 n690_s6 (
    .F(n690_11),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n690_s6.INIT=8'h10;
  LUT4 n690_s7 (
    .F(n690_12),
    .I0(w_vram_interleave),
    .I1(ff_next_vram3_7_8),
    .I2(reg_pattern_name_table_base[16]),
    .I3(ff_next_vram0_7_8) 
);
defparam n690_s7.INIT=16'h1000;
  LUT4 n706_s14 (
    .F(n706_19),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n706_s14.INIT=16'hCDDA;
  LUT4 n702_s8 (
    .F(n702_13),
    .I0(reg_screen_mode[2]),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(w_pattern_name_t12_pre[4]),
    .I3(reg_screen_mode[3]) 
);
defparam n702_s8.INIT=16'hBB0F;
  LUT3 n695_s14 (
    .F(n695_19),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(w_pixel_pos_y_Z[6]) 
);
defparam n695_s14.INIT=8'h60;
  LUT3 n692_s10 (
    .F(n692_15),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(w_pattern_name_t2[14]) 
);
defparam n692_s10.INIT=8'h40;
  LUT3 n691_s9 (
    .F(n691_14),
    .I0(ff_field),
    .I1(ff_interleaving_page),
    .I2(reg_interleaving_mode) 
);
defparam n691_s9.INIT=8'h70;
  LUT4 n693_s10 (
    .F(n693_16),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[4]),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n693_s10.INIT=16'h1300;
  LUT4 n772_s28 (
    .F(n772_37),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_vram_interleave),
    .I2(n772_31),
    .I3(n772_32) 
);
defparam n772_s28.INIT=16'h88F8;
  LUT4 n773_s25 (
    .F(n773_34),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_vram_interleave),
    .I2(n772_31),
    .I3(n773_31) 
);
defparam n773_s25.INIT=16'h88F8;
  LUT4 n774_s25 (
    .F(n774_34),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_vram_interleave),
    .I2(n772_31),
    .I3(n774_31) 
);
defparam n774_s25.INIT=16'h88F8;
  LUT4 n775_s25 (
    .F(n775_34),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_vram_interleave),
    .I2(n772_31),
    .I3(n775_31) 
);
defparam n775_s25.INIT=16'h88F8;
  LUT4 n1346_s6 (
    .F(n1346_10),
    .I0(n776_30),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram2[6]),
    .I3(ff_next_vram1[7]) 
);
defparam n1346_s6.INIT=16'hA088;
  LUT4 n1347_s6 (
    .F(n1347_10),
    .I0(n776_30),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram2[5]),
    .I3(ff_next_vram1[7]) 
);
defparam n1347_s6.INIT=16'hA088;
  LUT4 n1348_s6 (
    .F(n1348_10),
    .I0(n776_30),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram2[4]),
    .I3(ff_next_vram1[7]) 
);
defparam n1348_s6.INIT=16'hA088;
  LUT4 n1369_s5 (
    .F(n1369_9),
    .I0(n776_30),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram2[3]),
    .I3(ff_next_vram1[1]) 
);
defparam n1369_s5.INIT=16'h88A0;
  LUT4 n1370_s5 (
    .F(n1370_9),
    .I0(n776_30),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram2[2]),
    .I3(ff_next_vram1[1]) 
);
defparam n1370_s5.INIT=16'h88A0;
  LUT4 n1371_s5 (
    .F(n1371_9),
    .I0(n776_30),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram2[1]),
    .I3(ff_next_vram1[1]) 
);
defparam n1371_s5.INIT=16'h88A0;
  LUT4 n1372_s5 (
    .F(n1372_9),
    .I0(n776_30),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram2[0]),
    .I3(ff_next_vram1[1]) 
);
defparam n1372_s5.INIT=16'h88A0;
  LUT4 n138_s6 (
    .F(n138_12),
    .I0(ff_phase[0]),
    .I1(ff_pos_x_5_9),
    .I2(n138_10),
    .I3(ff_screen_h_in_active_12) 
);
defparam n138_s6.INIT=16'h4405;
  LUT4 n706_s15 (
    .F(n706_21),
    .I0(n706_14),
    .I1(n700_10),
    .I2(n690_9),
    .I3(w_pixel_pos_y_Z[0]) 
);
defparam n706_s15.INIT=16'hF800;
  LUT4 n694_s13 (
    .F(n694_19),
    .I0(n694_16),
    .I1(reg_screen_mode[1]),
    .I2(n706_17),
    .I3(reg_pattern_name_table_base[12]) 
);
defparam n694_s13.INIT=16'h4500;
  LUT4 n703_s9 (
    .F(n703_15),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(n706_14) 
);
defparam n703_s9.INIT=16'h5600;
  LUT4 n776_s25 (
    .F(n776_30),
    .I0(reg_screen_mode[0]),
    .I1(n776_25),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[2]) 
);
defparam n776_s25.INIT=16'h0008;
  LUT4 n1392_s6 (
    .F(n1392_10),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(reg_screen_mode[3]),
    .I3(ff_next_vram5[4]) 
);
defparam n1392_s6.INIT=16'h5333;
  LUT4 n1390_s6 (
    .F(n1390_10),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(reg_screen_mode[3]),
    .I3(ff_next_vram5[4]) 
);
defparam n1390_s6.INIT=16'h5333;
  LUT4 n694_s14 (
    .F(n694_21),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n694_s14.INIT=16'h0200;
  LUT4 n690_s8 (
    .F(n690_14),
    .I0(reg_screen_mode[0]),
    .I1(n354_16),
    .I2(n690_11),
    .I3(n705_17) 
);
defparam n690_s8.INIT=16'h001F;
  LUT4 n777_s25 (
    .F(n777_30),
    .I0(w_4colors_mode_5),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]),
    .I3(w_next_0_6) 
);
defparam n777_s25.INIT=16'hCF55;
  LUT4 n804_s23 (
    .F(n804_30),
    .I0(n804_27),
    .I1(w_vram_interleave),
    .I2(w_4colors_mode_5),
    .I3(ff_next_vram3_7_8) 
);
defparam n804_s23.INIT=16'h0001;
  LUT4 n1365_s7 (
    .F(n1365_11),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n1387_6) 
);
defparam n1365_s7.INIT=16'h4000;
  LUT4 n1345_s8 (
    .F(n1345_12),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n1387_6) 
);
defparam n1345_s8.INIT=16'hBF00;
  LUT4 w_pattern0_0_s1 (
    .F(w_pattern0[0]),
    .I0(ff_pattern0[0]),
    .I1(reg_backdrop_color[0]),
    .I2(w_pattern0_3_5),
    .I3(reg_display_on) 
);
defparam w_pattern0_0_s1.INIT=16'hCACC;
  LUT4 w_pattern0_1_s1 (
    .F(w_pattern0[1]),
    .I0(ff_pattern0[1]),
    .I1(reg_backdrop_color[1]),
    .I2(w_pattern0_3_5),
    .I3(reg_display_on) 
);
defparam w_pattern0_1_s1.INIT=16'hCACC;
  LUT4 w_pattern0_2_s1 (
    .F(w_pattern0[2]),
    .I0(reg_backdrop_color[2]),
    .I1(ff_pattern0[2]),
    .I2(w_pattern0_3_5),
    .I3(reg_display_on) 
);
defparam w_pattern0_2_s1.INIT=16'hACAA;
  LUT4 w_pattern0_3_s3 (
    .F(w_pattern0[3]),
    .I0(reg_backdrop_color[3]),
    .I1(ff_pattern0[3]),
    .I2(w_pattern0_3_5),
    .I3(reg_display_on) 
);
defparam w_pattern0_3_s3.INIT=16'hACAA;
  LUT4 n703_s10 (
    .F(n703_17),
    .I0(ff_next_vram0[6]),
    .I1(n706_14),
    .I2(ff_next_vram3_7_9),
    .I3(n706_18) 
);
defparam n703_s10.INIT=16'h8000;
  LUT4 n705_s9 (
    .F(n705_15),
    .I0(ff_next_vram0[4]),
    .I1(n706_14),
    .I2(ff_next_vram3_7_9),
    .I3(n706_18) 
);
defparam n705_s9.INIT=16'h8000;
  LUT4 n696_s9 (
    .F(n696_15),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(w_vram_interleave) 
);
defparam n696_s9.INIT=16'h0200;
  LUT4 n511_s7 (
    .F(n511_13),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1449_11) 
);
defparam n511_s7.INIT=16'h8000;
  LUT3 n1352_s6 (
    .F(n1352_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[0]) 
);
defparam n1352_s6.INIT=8'h70;
  LUT3 n1351_s6 (
    .F(n1351_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[1]) 
);
defparam n1351_s6.INIT=8'h70;
  LUT4 n1350_s6 (
    .F(n1350_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(w_4colors_mode),
    .I3(reg_backdrop_color[2]) 
);
defparam n1350_s6.INIT=16'h0700;
  LUT4 n1349_s6 (
    .F(n1349_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(w_4colors_mode),
    .I3(reg_backdrop_color[3]) 
);
defparam n1349_s6.INIT=16'h0700;
  LUT4 n1348_s7 (
    .F(n1348_12),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[4]),
    .I3(w_next_0_4) 
);
defparam n1348_s7.INIT=16'h7000;
  LUT4 n1347_s7 (
    .F(n1347_12),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[5]),
    .I3(w_next_0_4) 
);
defparam n1347_s7.INIT=16'h7000;
  LUT4 n1346_s7 (
    .F(n1346_12),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[6]),
    .I3(w_next_0_4) 
);
defparam n1346_s7.INIT=16'h7000;
  LUT4 n1345_s9 (
    .F(n1345_14),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[7]),
    .I3(w_next_0_4) 
);
defparam n1345_s9.INIT=16'h7000;
  LUT4 n1396_s5 (
    .F(n1396_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1396_5),
    .I3(n1348_12) 
);
defparam n1396_s5.INIT=16'hFF08;
  LUT4 n1395_s5 (
    .F(n1395_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1395_5),
    .I3(n1347_12) 
);
defparam n1395_s5.INIT=16'hFF08;
  LUT4 n1391_s6 (
    .F(n1391_10),
    .I0(n1391_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1391_s6.INIT=16'hACCC;
  LUT4 n1389_s7 (
    .F(n1389_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1389_5),
    .I3(n1349_10) 
);
defparam n1389_s7.INIT=16'hFF80;
  LUT4 n1387_s6 (
    .F(n1387_10),
    .I0(n1387_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1347_12) 
);
defparam n1387_s6.INIT=16'hFF80;
  LUT4 n706_s16 (
    .F(n706_23),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n1668_25) 
);
defparam n706_s16.INIT=16'h0100;
  LUT4 ff_next_vram0_7_s5 (
    .F(ff_next_vram0_7_10),
    .I0(ff_next_vram0_7_7),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram0_7_s5.INIT=16'h0002;
  LUT4 n695_s15 (
    .F(n695_21),
    .I0(reg_color_table_base[11]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n695_s15.INIT=16'h2000;
  LUT4 n696_s10 (
    .F(n696_17),
    .I0(reg_color_table_base[10]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n696_s10.INIT=16'h2000;
  LUT4 n697_s8 (
    .F(n697_14),
    .I0(reg_color_table_base[9]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n697_s8.INIT=16'h2000;
  LUT4 n698_s8 (
    .F(n698_14),
    .I0(reg_color_table_base[8]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n698_s8.INIT=16'h2000;
  LUT4 n699_s9 (
    .F(n699_15),
    .I0(reg_color_table_base[7]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n699_s9.INIT=16'h2000;
  LUT4 n700_s9 (
    .F(n700_15),
    .I0(reg_color_table_base[6]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n700_s9.INIT=16'h2000;
  LUT4 n702_s9 (
    .F(n702_15),
    .I0(ff_next_vram0[7]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n702_s9.INIT=16'h2000;
  LUT4 n704_s10 (
    .F(n704_16),
    .I0(ff_next_vram0[5]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n704_s10.INIT=16'h2000;
  LUT4 n705_s10 (
    .F(n705_17),
    .I0(ff_next_vram3_7_11),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n705_s10.INIT=16'h2000;
  LUT4 n1345_s10 (
    .F(n1345_16),
    .I0(w_next_0_6),
    .I1(reg_screen_mode[3]),
    .I2(w_4colors_mode_5),
    .I3(ff_next_vram0[7]) 
);
defparam n1345_s10.INIT=16'hF800;
  LUT4 n978_s13 (
    .F(n978_18),
    .I0(w_next_0_6),
    .I1(reg_screen_mode[3]),
    .I2(w_4colors_mode_5),
    .I3(ff_next_vram2[4]) 
);
defparam n978_s13.INIT=16'hF800;
  LUT4 n977_s13 (
    .F(n977_18),
    .I0(w_next_0_6),
    .I1(reg_screen_mode[3]),
    .I2(w_4colors_mode_5),
    .I3(ff_next_vram2[5]) 
);
defparam n977_s13.INIT=16'hF800;
  LUT4 n976_s13 (
    .F(n976_18),
    .I0(w_next_0_6),
    .I1(reg_screen_mode[3]),
    .I2(w_4colors_mode_5),
    .I3(ff_next_vram2[6]) 
);
defparam n976_s13.INIT=16'hF800;
  LUT4 n975_s13 (
    .F(n975_18),
    .I0(w_next_0_6),
    .I1(reg_screen_mode[3]),
    .I2(w_4colors_mode_5),
    .I3(ff_next_vram2[7]) 
);
defparam n975_s13.INIT=16'hF800;
  LUT4 n182_s4 (
    .F(n182_10),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_pos_x_5_9),
    .I2(ff_state_1_7),
    .I3(ff_pos_x[0]) 
);
defparam n182_s4.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_pos_x_5_9),
    .I1(ff_state_1_7) 
);
defparam ff_pos_x_5_s8.INIT=4'h4;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n137_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n138_12),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n511_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n690_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n691_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n692_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n693_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n694_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n695_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n696_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n697_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n698_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n699_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n700_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n701_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n702_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n703_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n704_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n705_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n706_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n772_37),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n773_34),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n774_34),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n775_34),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n776_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n777_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n778_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n779_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n983_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n984_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n985_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n986_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n987_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n988_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n989_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n990_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n975_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n976_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n977_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n978_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n979_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n980_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n981_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n982_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n804_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n805_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n806_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n807_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n808_27),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n809_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n810_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n811_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n991_16),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n992_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n993_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n994_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n995_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n996_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n997_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n998_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n967_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n968_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n969_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n970_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n971_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n972_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n973_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n974_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n999_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n1000_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n1001_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n1002_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n1003_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n1004_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n1005_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n1006_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1007_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1008_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1009_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1010_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1345_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1346_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1347_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1348_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1349_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1350_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1351_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1352_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1353_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1354_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1355_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1356_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1357_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1358_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1359_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1360_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1361_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1362_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1363_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1364_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1365_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1366_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1367_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1368_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1369_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1370_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1371_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1372_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1373_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1374_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1375_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1376_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1377_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1378_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1379_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1380_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1381_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1382_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1383_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1384_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1385_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1386_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1387_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1388_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1389_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1390_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1391_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1392_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1393_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1394_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1395_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1396_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1397_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1398_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1399_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1400_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1337_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1338_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1339_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1340_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1341_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1342_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1343_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1344_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n136_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n177_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n178_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n180_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n181_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n256_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1659_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1660_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1661_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1662_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(w_pattern0[3]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(w_pattern0[2]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(w_pattern0[1]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(w_pattern0[0]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n182_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n317_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n316_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n314_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n313_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n312_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_scroll_pos_x_0_s (
    .SUM(w_scroll_pos_x[0]),
    .COUT(w_scroll_pos_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_scroll_pos_x_0_s.ALU_MODE=1;
  ALU w_scroll_pos_x_1_s (
    .SUM(w_scroll_pos_x[1]),
    .COUT(w_scroll_pos_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_scroll_pos_x_0_3) 
);
defparam w_scroll_pos_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_scroll_pos_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n317_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n317_3) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n315_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_2),
    .COUT(n314_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n315_3) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_2),
    .COUT(n312_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n314_3) 
);
defparam n313_s.ALU_MODE=0;
  ALU w_pattern_name_t1_8_s (
    .SUM(w_pattern_name_t1[8]),
    .COUT(w_pattern_name_t1_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t1_8_s.ALU_MODE=0;
  ALU w_pattern_name_t1_9_s (
    .SUM(w_pattern_name_t1[9]),
    .COUT(w_pattern_name_t1_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t1_8_3) 
);
defparam w_pattern_name_t1_9_s.ALU_MODE=0;
  ALU w_pattern_name_t1_10_s (
    .SUM(w_pattern_name_t1[10]),
    .COUT(w_pattern_name_t1_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t1_9_3) 
);
defparam w_pattern_name_t1_10_s.ALU_MODE=0;
  ALU w_pattern_name_t1_11_s (
    .SUM(w_pattern_name_t1[11]),
    .COUT(w_pattern_name_t1_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_10_3) 
);
defparam w_pattern_name_t1_11_s.ALU_MODE=0;
  ALU w_pattern_name_t1_12_s (
    .SUM(w_pattern_name_t1[12]),
    .COUT(w_pattern_name_t1_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_11_3) 
);
defparam w_pattern_name_t1_12_s.ALU_MODE=0;
  ALU w_pattern_name_t1_13_s (
    .SUM(w_pattern_name_t1[13]),
    .COUT(w_pattern_name_t1_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_12_3) 
);
defparam w_pattern_name_t1_13_s.ALU_MODE=0;
  ALU w_pattern_name_t1_14_s (
    .SUM(w_pattern_name_t1[14]),
    .COUT(w_pattern_name_t1[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_13_3) 
);
defparam w_pattern_name_t1_14_s.ALU_MODE=0;
  ALU w_pattern_name_t2_8_s (
    .SUM(w_pattern_name_t2[8]),
    .COUT(w_pattern_name_t2_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t2_8_s.ALU_MODE=0;
  ALU w_pattern_name_t2_9_s (
    .SUM(w_pattern_name_t2[9]),
    .COUT(w_pattern_name_t2_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(w_pattern_name_t2_8_3) 
);
defparam w_pattern_name_t2_9_s.ALU_MODE=0;
  ALU w_pattern_name_t2_10_s (
    .SUM(w_pattern_name_t2[10]),
    .COUT(w_pattern_name_t2_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t2_9_3) 
);
defparam w_pattern_name_t2_10_s.ALU_MODE=0;
  ALU w_pattern_name_t2_11_s (
    .SUM(w_pattern_name_t2[11]),
    .COUT(w_pattern_name_t2_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t2_10_3) 
);
defparam w_pattern_name_t2_11_s.ALU_MODE=0;
  ALU w_pattern_name_t2_12_s (
    .SUM(w_pattern_name_t2[12]),
    .COUT(w_pattern_name_t2_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_11_3) 
);
defparam w_pattern_name_t2_12_s.ALU_MODE=0;
  ALU w_pattern_name_t2_13_s (
    .SUM(w_pattern_name_t2[13]),
    .COUT(w_pattern_name_t2_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_12_3) 
);
defparam w_pattern_name_t2_13_s.ALU_MODE=0;
  ALU w_pattern_name_t2_14_s (
    .SUM(w_pattern_name_t2[14]),
    .COUT(w_pattern_name_t2[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_13_3) 
);
defparam w_pattern_name_t2_14_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  ALU w_pos_x_8_s (
    .SUM(w_pos_x[8]),
    .COUT(w_pos_x_8_0_COUT),
    .I0(w_pixel_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_7_4) 
);
defparam w_pos_x_8_s.ALU_MODE=1;
  MUX2_LUT5 n748_s5 (
    .O(n748_9),
    .I0(n748_6),
    .I1(n748_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n749_s5 (
    .O(n749_9),
    .I0(n749_6),
    .I1(n749_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n750_s5 (
    .O(n750_9),
    .I0(n750_6),
    .I1(n750_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n751_s5 (
    .O(n751_9),
    .I0(n751_6),
    .I1(n751_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n752_s5 (
    .O(n752_9),
    .I0(n752_6),
    .I1(n752_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n753_s5 (
    .O(n753_9),
    .I0(n753_6),
    .I1(n753_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n754_s5 (
    .O(n754_9),
    .I0(n754_6),
    .I1(n754_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n755_s5 (
    .O(n755_9),
    .I0(n755_6),
    .I1(n755_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n995_s11 (
    .O(n995_14),
    .I0(n995_16),
    .I1(n768_4),
    .S0(n998_17) 
);
  MUX2_LUT5 n996_s11 (
    .O(n996_14),
    .I0(n996_16),
    .I1(n769_4),
    .S0(n998_17) 
);
  MUX2_LUT5 n997_s11 (
    .O(n997_14),
    .I0(n997_16),
    .I1(n770_4),
    .S0(n998_17) 
);
  MUX2_LUT5 n998_s11 (
    .O(n998_14),
    .I0(n998_16),
    .I1(n771_4),
    .S0(n998_17) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_disable,
  n878_17,
  ff_screen_h_in_active_12,
  reg_sprite_16x16,
  ff_next_vram0_7_7,
  n1449_11,
  w_screen_v_active,
  ff_screen_h_active,
  n240_4,
  ff_display_color_7_9,
  w_sprite_mode2,
  reg_212lines_mode,
  reg_display_on,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8,
  w_screen_pos_x_Z_9,
  w_screen_pos_x_Z_10,
  w_screen_pos_x_Z_11,
  w_screen_pos_x_Z_12,
  w_horizontal_offset_l,
  ff_vram_valid,
  w_selected_en,
  ff_vram_valid_7,
  n88_9,
  ff_vram_valid_9,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_disable;
input n878_17;
input ff_screen_h_in_active_12;
input reg_sprite_16x16;
input ff_next_vram0_7_7;
input n1449_11;
input w_screen_v_active;
input ff_screen_h_active;
input n240_4;
input ff_display_color_7_9;
input w_sprite_mode2;
input reg_212lines_mode;
input reg_display_on;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8;
input w_screen_pos_x_Z_9;
input w_screen_pos_x_Z_10;
input w_screen_pos_x_Z_11;
input w_screen_pos_x_Z_12;
input [2:0] w_horizontal_offset_l;
output ff_vram_valid;
output w_selected_en;
output ff_vram_valid_7;
output n88_9;
output ff_vram_valid_9;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n440_4;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n321_7;
wire n320_7;
wire n319_7;
wire n327_9;
wire n117_7;
wire n116_7;
wire n79_7;
wire n317_7;
wire n440_5;
wire n438_5;
wire ff_select_finish_9;
wire ff_select_finish_10;
wire ff_selected_en_7;
wire n319_8;
wire n327_10;
wire n88_7;
wire n88_8;
wire n78_8;
wire n77_8;
wire ff_select_finish_11;
wire ff_select_finish_12;
wire ff_selected_en_8;
wire ff_selected_en_9;
wire ff_selected_count_3_9;
wire n77_10;
wire n78_10;
wire n80_9;
wire n81_9;
wire n88_11;
wire n322_9;
wire n438_7;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n222_9;
wire w_screen_pos_x_0_4;
wire w_screen_pos_x_1_4;
wire w_screen_pos_x_2_0_COUT;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire [2:0] w_screen_pos_x;
wire VCC;
wire GND;
  LUT4 n440_s1 (
    .F(n440_4),
    .I0(w_screen_pos_x[0]),
    .I1(n440_5),
    .I2(w_screen_pos_x[1]),
    .I3(ff_vram_valid_9) 
);
defparam n440_s1.INIT=16'h4000;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_2),
    .I2(ff_selected_count_3_9),
    .I3(n317_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h40FF;
  LUT3 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_select_finish_9),
    .I1(ff_select_finish_10),
    .I2(n317_7) 
);
defparam ff_select_finish_s3.INIT=8'h8F;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(n327_9),
    .I2(ff_select_finish_9),
    .I3(n317_7) 
);
defparam ff_selected_en_s3.INIT=16'hB0BB;
  LUT3 n321_s2 (
    .F(n321_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n317_7) 
);
defparam n321_s2.INIT=8'h60;
  LUT4 n320_s2 (
    .F(n320_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(w_selected_count[2]),
    .I3(n317_7) 
);
defparam n320_s2.INIT=16'h7800;
  LUT3 n319_s2 (
    .F(n319_7),
    .I0(n319_8),
    .I1(w_selected_count[3]),
    .I2(n317_7) 
);
defparam n319_s2.INIT=8'h60;
  LUT4 n327_s4 (
    .F(n327_9),
    .I0(reg_sprite_disable),
    .I1(n878_17),
    .I2(ff_screen_h_in_active_12),
    .I3(n327_10) 
);
defparam n327_s4.INIT=16'h0100;
  LUT2 n117_s2 (
    .F(n117_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n117_s2.INIT=4'h4;
  LUT2 n116_s2 (
    .F(n116_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n116_s2.INIT=4'h4;
  LUT4 n79_s2 (
    .F(n79_7),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(n88_7),
    .I3(ff_current_plane_num[2]) 
);
defparam n79_s2.INIT=16'h0708;
  LUT3 n317_s2 (
    .F(n317_7),
    .I0(reg_sprite_disable),
    .I1(n878_17),
    .I2(ff_screen_h_in_active_12) 
);
defparam n317_s2.INIT=8'h01;
  LUT2 n440_s2 (
    .F(n440_5),
    .I0(w_screen_pos_x[2]),
    .I1(ff_next_vram0_7_7) 
);
defparam n440_s2.INIT=4'h8;
  LUT4 n438_s2 (
    .F(n438_5),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(n1449_11) 
);
defparam n438_s2.INIT=16'h4000;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_vram_valid_s3.INIT=4'h8;
  LUT4 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam ff_select_finish_s4.INIT=16'h8000;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[0]),
    .I1(ff_select_finish_11),
    .I2(n240_4),
    .I3(ff_select_finish_12) 
);
defparam ff_select_finish_s5.INIT=16'h4000;
  LUT4 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(ff_selected_en_8),
    .I3(n88_8) 
);
defparam ff_selected_en_s4.INIT=16'h1000;
  LUT3 n319_s3 (
    .F(n319_8),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]) 
);
defparam n319_s3.INIT=8'h80;
  LUT4 n327_s5 (
    .F(n327_10),
    .I0(w_screen_pos_x_Z_3),
    .I1(ff_display_color_7_9),
    .I2(w_screen_pos_x_Z_2),
    .I3(ff_select_finish_10) 
);
defparam n327_s5.INIT=16'h00BF;
  LUT2 n88_s2 (
    .F(n88_7),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_9) 
);
defparam n88_s2.INIT=4'h4;
  LUT4 n88_s3 (
    .F(n88_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n88_s3.INIT=16'h000B;
  LUT3 n78_s3 (
    .F(n78_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]) 
);
defparam n78_s3.INIT=8'h80;
  LUT4 n77_s3 (
    .F(n77_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]),
    .I3(ff_current_plane_num[3]) 
);
defparam n77_s3.INIT=16'h8000;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(ff_y[1]),
    .I1(ff_y[2]),
    .I2(ff_y[5]),
    .I3(ff_y[4]) 
);
defparam ff_select_finish_s6.INIT=16'h0100;
  LUT4 ff_select_finish_s7 (
    .F(ff_select_finish_12),
    .I0(reg_212lines_mode),
    .I1(ff_y[3]),
    .I2(ff_y[6]),
    .I3(ff_y[7]) 
);
defparam ff_select_finish_s7.INIT=16'h9000;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_offset_y[7]),
    .I1(n222_9),
    .I2(n240_4),
    .I3(ff_selected_en_9) 
);
defparam ff_selected_en_s5.INIT=16'h4000;
  LUT4 n88_s4 (
    .F(n88_9),
    .I0(w_screen_pos_x_Z_8),
    .I1(w_screen_pos_x_Z_9),
    .I2(w_screen_pos_x_Z_10),
    .I3(w_screen_pos_x_Z_11) 
);
defparam n88_s4.INIT=16'h0001;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam ff_selected_en_s6.INIT=16'hF331;
  LUT4 ff_selected_count_3_s5 (
    .F(ff_selected_count_3_9),
    .I0(w_selected_en),
    .I1(w_screen_pos_x_Z_0),
    .I2(w_screen_pos_x_Z_1),
    .I3(ff_select_finish_9) 
);
defparam ff_selected_count_3_s5.INIT=16'h0200;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_9),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active) 
);
defparam ff_vram_valid_s4.INIT=8'h80;
  LUT4 n77_s4 (
    .F(n77_10),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_9),
    .I2(n77_8),
    .I3(ff_current_plane_num[4]) 
);
defparam n77_s4.INIT=16'h0BB0;
  LUT4 n78_s4 (
    .F(n78_10),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_9),
    .I2(n78_8),
    .I3(ff_current_plane_num[3]) 
);
defparam n78_s4.INIT=16'h0BB0;
  LUT4 n80_s3 (
    .F(n80_9),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_9),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n80_s3.INIT=16'h0BB0;
  LUT3 n81_s3 (
    .F(n81_9),
    .I0(ff_current_plane_num[0]),
    .I1(w_screen_pos_x_Z_12),
    .I2(n88_9) 
);
defparam n81_s3.INIT=8'h45;
  LUT4 n88_s5 (
    .F(n88_11),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_9),
    .I2(n88_8),
    .I3(n438_5) 
);
defparam n88_s5.INIT=16'hF400;
  LUT4 n322_s3 (
    .F(n322_9),
    .I0(w_selected_count[0]),
    .I1(reg_sprite_disable),
    .I2(n878_17),
    .I3(ff_screen_h_in_active_12) 
);
defparam n322_s3.INIT=16'h0001;
  LUT4 n438_s3 (
    .F(n438_7),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(n438_5) 
);
defparam n438_s3.INIT=16'h8000;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n78_10),
    .CLK(clk85m),
    .CE(n438_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n79_7),
    .CLK(clk85m),
    .CE(n438_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n80_9),
    .CLK(clk85m),
    .CE(n438_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(ff_current_plane_num[0]),
    .D(n81_9),
    .CLK(clk85m),
    .CE(n438_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n88_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n116_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n117_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n77_10),
    .CLK(clk85m),
    .CE(n438_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n319_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n320_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n321_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n322_9),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n317_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n327_9),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n222_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  ALU w_screen_pos_x_0_s (
    .SUM(w_screen_pos_x[0]),
    .COUT(w_screen_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_x_0_s.ALU_MODE=1;
  ALU w_screen_pos_x_1_s (
    .SUM(w_screen_pos_x[1]),
    .COUT(w_screen_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_screen_pos_x_0_4) 
);
defparam w_screen_pos_x_1_s.ALU_MODE=1;
  ALU w_screen_pos_x_2_s (
    .SUM(w_screen_pos_x[2]),
    .COUT(w_screen_pos_x_2_0_COUT),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_screen_pos_x_1_4) 
);
defparam w_screen_pos_x_2_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  reg_display_on,
  w_selected_en,
  ff_vram_valid_7,
  ff_vram_valid_9,
  n878_17,
  reg_sprite_16x16,
  n538_6,
  n88_9,
  n878_19,
  w_screen_v_active,
  ff_screen_h_active,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_7,
  w_screen_pos_x_Z_12,
  w_screen_pos_x_Z_13,
  w_selected_count,
  w_ic_vram_valid,
  ff_active_d1,
  n1449_11,
  w_plane_x,
  w_makeup_plane,
  ff_state,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input reg_display_on;
input w_selected_en;
input ff_vram_valid_7;
input ff_vram_valid_9;
input n878_17;
input reg_sprite_16x16;
input n538_6;
input n88_9;
input n878_19;
input w_screen_v_active;
input ff_screen_h_active;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_7;
input w_screen_pos_x_Z_12;
input w_screen_pos_x_Z_13;
input [3:0] w_selected_count;
output w_ic_vram_valid;
output ff_active_d1;
output n1449_11;
output [7:0] w_plane_x;
output [2:0] w_makeup_plane;
output [1:0] ff_state;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1245_3;
wire ff_current_plane_2_10;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire n1449_7;
wire n1448_7;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1443_7;
wire n1442_7;
wire n1441_7;
wire n1440_7;
wire n1439_7;
wire n1438_7;
wire n1437_7;
wire n1436_7;
wire n1435_7;
wire n1434_7;
wire n1433_7;
wire n1432_7;
wire n1426_8;
wire n1425_8;
wire n1279_7;
wire n1245_4;
wire ff_current_plane_2_11;
wire ff_current_plane_2_12;
wire ff_active_9;
wire ff_active_10;
wire n1424_9;
wire n1449_8;
wire n1448_8;
wire n1245_5;
wire ff_current_plane_2_13;
wire ff_current_plane_2_14;
wire ff_current_plane_2_15;
wire ff_current_plane_2_16;
wire n1473_9;
wire n1280_10;
wire n1427_10;
wire n1424_11;
wire ff_vram_address_16_8;
wire ff_selected_q_31_8;
wire ff_sprite_mode2;
wire ff_vram_valid;
wire ff_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_2 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_26 ;
wire \ff_selected_ram[0]_ER_init_27 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_28 ;
wire [31:0] ff_selected_q;
wire [3:0] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT2 n1245_s0 (
    .F(n1245_3),
    .I0(reg_display_on),
    .I1(n1245_4) 
);
defparam n1245_s0.INIT=4'h8;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_current_plane_2_s5 (
    .F(ff_current_plane_2_10),
    .I0(w_selected_en),
    .I1(ff_current_plane_2_11),
    .I2(ff_current_plane_2_12),
    .I3(ff_vram_valid_7) 
);
defparam ff_current_plane_2_s5.INIT=16'hAFCF;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(ff_active),
    .I1(ff_state_1_7),
    .I2(ff_active_9),
    .I3(ff_active_10) 
);
defparam ff_active_s3.INIT=16'hFF80;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(ff_vram_valid_9) 
);
defparam ff_current_plane_3_s4.INIT=8'h40;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_init_27 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_1 ),
    .I0(\ff_selected_ram[0]_ER_init_28 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_26 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT3 n1449_s2 (
    .F(n1449_7),
    .I0(n1449_8),
    .I1(ff_active),
    .I2(n1449_11) 
);
defparam n1449_s2.INIT=8'h40;
  LUT2 n1448_s2 (
    .F(n1448_7),
    .I0(ff_selected_q[0]),
    .I1(n1448_8) 
);
defparam n1448_s2.INIT=4'h8;
  LUT2 n1447_s2 (
    .F(n1447_7),
    .I0(ff_selected_q[1]),
    .I1(n1448_8) 
);
defparam n1447_s2.INIT=4'h8;
  LUT2 n1446_s2 (
    .F(n1446_7),
    .I0(ff_selected_q[2]),
    .I1(n1448_8) 
);
defparam n1446_s2.INIT=4'h8;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1448_8) 
);
defparam n1445_s2.INIT=16'hF400;
  LUT3 n1444_s2 (
    .F(n1444_7),
    .I0(ff_selected_q[13]),
    .I1(ff_state[1]),
    .I2(n1448_8) 
);
defparam n1444_s2.INIT=8'hE0;
  LUT2 n1443_s2 (
    .F(n1443_7),
    .I0(ff_selected_q[14]),
    .I1(n1448_8) 
);
defparam n1443_s2.INIT=4'h8;
  LUT2 n1442_s2 (
    .F(n1442_7),
    .I0(ff_selected_q[15]),
    .I1(n1448_8) 
);
defparam n1442_s2.INIT=4'h8;
  LUT2 n1441_s2 (
    .F(n1441_7),
    .I0(ff_selected_q[16]),
    .I1(n1448_8) 
);
defparam n1441_s2.INIT=4'h8;
  LUT2 n1440_s2 (
    .F(n1440_7),
    .I0(ff_selected_q[17]),
    .I1(n1448_8) 
);
defparam n1440_s2.INIT=4'h8;
  LUT2 n1439_s2 (
    .F(n1439_7),
    .I0(ff_selected_q[18]),
    .I1(n1448_8) 
);
defparam n1439_s2.INIT=4'h8;
  LUT2 n1438_s2 (
    .F(n1438_7),
    .I0(ff_selected_q[19]),
    .I1(n1448_8) 
);
defparam n1438_s2.INIT=4'h8;
  LUT2 n1437_s2 (
    .F(n1437_7),
    .I0(reg_sprite_pattern_generator_table_base[11]),
    .I1(n1448_8) 
);
defparam n1437_s2.INIT=4'h8;
  LUT2 n1436_s2 (
    .F(n1436_7),
    .I0(reg_sprite_pattern_generator_table_base[12]),
    .I1(n1448_8) 
);
defparam n1436_s2.INIT=4'h8;
  LUT2 n1435_s2 (
    .F(n1435_7),
    .I0(reg_sprite_pattern_generator_table_base[13]),
    .I1(n1448_8) 
);
defparam n1435_s2.INIT=4'h8;
  LUT2 n1434_s2 (
    .F(n1434_7),
    .I0(reg_sprite_pattern_generator_table_base[14]),
    .I1(n1448_8) 
);
defparam n1434_s2.INIT=4'h8;
  LUT2 n1433_s2 (
    .F(n1433_7),
    .I0(reg_sprite_pattern_generator_table_base[15]),
    .I1(n1448_8) 
);
defparam n1433_s2.INIT=4'h8;
  LUT2 n1432_s2 (
    .F(n1432_7),
    .I0(reg_sprite_pattern_generator_table_base[16]),
    .I1(n1448_8) 
);
defparam n1432_s2.INIT=4'h8;
  LUT3 n1426_s3 (
    .F(n1426_8),
    .I0(ff_current_plane_2_12),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n1426_s3.INIT=8'h28;
  LUT4 n1425_s3 (
    .F(n1425_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_12),
    .I3(ff_current_plane[2]) 
);
defparam n1425_s3.INIT=16'h7080;
  LUT4 n1279_s2 (
    .F(n1279_7),
    .I0(n1245_3),
    .I1(n878_17),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1279_s2.INIT=16'h0110;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT4 n1245_s1 (
    .F(n1245_4),
    .I0(w_screen_pos_x_Z_7),
    .I1(w_screen_pos_x_Z_13),
    .I2(w_screen_pos_x_Z_12),
    .I3(n1245_5) 
);
defparam n1245_s1.INIT=16'h1000;
  LUT4 ff_current_plane_2_s6 (
    .F(ff_current_plane_2_11),
    .I0(ff_current_plane_2_13),
    .I1(ff_state_1_7),
    .I2(n538_6),
    .I3(ff_active) 
);
defparam ff_current_plane_2_s6.INIT=16'h4000;
  LUT3 ff_current_plane_2_s7 (
    .F(ff_current_plane_2_12),
    .I0(n878_17),
    .I1(n1245_4),
    .I2(ff_current_plane_2_14) 
);
defparam ff_current_plane_2_s7.INIT=8'h51;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_vram_valid_7),
    .I1(n878_17),
    .I2(n538_6),
    .I3(ff_current_plane_2_13) 
);
defparam ff_active_s4.INIT=16'h1000;
  LUT2 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_current_plane_2_14),
    .I1(n1245_4) 
);
defparam ff_active_s5.INIT=4'h4;
  LUT4 n1424_s4 (
    .F(n1424_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane[3]) 
);
defparam n1424_s4.INIT=16'h807F;
  LUT4 n1449_s3 (
    .F(n1449_8),
    .I0(reg_sprite_16x16),
    .I1(ff_sprite_mode2),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1449_s3.INIT=16'h305F;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n1449_11) 
);
defparam n1448_s3.INIT=16'h6000;
  LUT4 n1245_s2 (
    .F(n1245_5),
    .I0(ff_state_1_7),
    .I1(ff_vram_valid_7),
    .I2(n88_9),
    .I3(n878_19) 
);
defparam n1245_s2.INIT=16'h8000;
  LUT4 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_13),
    .I0(ff_current_plane_2_15),
    .I1(ff_current_plane_2_16),
    .I2(n1424_9),
    .I3(w_selected_count[3]) 
);
defparam ff_current_plane_2_s8.INIT=16'h0440;
  LUT4 ff_current_plane_2_s9 (
    .F(ff_current_plane_2_14),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_current_plane_2_s9.INIT=16'h0001;
  LUT4 ff_current_plane_2_s10 (
    .F(ff_current_plane_2_15),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam ff_current_plane_2_s10.INIT=16'hEB7D;
  LUT4 ff_current_plane_2_s11 (
    .F(ff_current_plane_2_16),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(w_selected_count[2]),
    .I3(ff_current_plane[2]) 
);
defparam ff_current_plane_2_s11.INIT=16'h7887;
  LUT3 n1473_s3 (
    .F(n1473_9),
    .I0(reg_display_on),
    .I1(ff_current_plane_2_14),
    .I2(n1245_4) 
);
defparam n1473_s3.INIT=8'h20;
  LUT4 n1280_s4 (
    .F(n1280_10),
    .I0(ff_state[0]),
    .I1(reg_display_on),
    .I2(n1245_4),
    .I3(n878_17) 
);
defparam n1280_s4.INIT=16'h0015;
  LUT4 n1449_s5 (
    .F(n1449_11),
    .I0(w_screen_pos_x_Z_2),
    .I1(w_screen_pos_x_Z_3),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam n1449_s5.INIT=16'h0001;
  LUT4 n1427_s4 (
    .F(n1427_10),
    .I0(ff_current_plane[0]),
    .I1(n878_17),
    .I2(n1245_4),
    .I3(ff_current_plane_2_14) 
);
defparam n1427_s4.INIT=16'h1101;
  LUT4 n1424_s5 (
    .F(n1424_11),
    .I0(n878_17),
    .I1(n1245_4),
    .I2(ff_current_plane_2_14),
    .I3(n1424_9) 
);
defparam n1424_s5.INIT=16'h0051;
  LUT4 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_8),
    .I0(n878_17),
    .I1(n1245_4),
    .I2(ff_current_plane_2_14),
    .I3(ff_vram_valid_7) 
);
defparam ff_vram_address_16_s4.INIT=16'hAEFF;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1245_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_d1_s0 (
    .Q(w_ic_vram_valid),
    .D(ff_vram_valid),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_current_plane_d1_2_s0 (
    .Q(w_makeup_plane[2]),
    .D(ff_current_plane[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_1_s0 (
    .Q(w_makeup_plane[1]),
    .D(ff_current_plane[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_0_s0 (
    .Q(w_makeup_plane[0]),
    .D(ff_current_plane[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_active_d1_s0 (
    .Q(ff_active_d1),
    .D(ff_active),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1279_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1280_10),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n1425_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n1426_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n1427_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1432_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1433_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1434_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1435_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1436_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1437_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1438_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1439_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1440_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1441_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1442_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1443_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1448_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(ff_vram_valid),
    .D(n1449_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1473_9),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1424_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_2 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 ,\ff_selected_ram[0]_ER_5 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 ,\ff_selected_ram[0]_ER_9 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 ,\ff_selected_ram[0]_ER_13 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 ,\ff_selected_ram[0]_ER_17 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 ,\ff_selected_ram[0]_ER_21 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 ,\ff_selected_ram[0]_ER_25 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_26 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_27 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_28 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(ff_current_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  reg_display_on,
  ff_state_1_7,
  reg_sprite_magify,
  n6_8,
  n1050_20,
  reg_sprite_16x16,
  ff_active_d1,
  n240_4,
  reg_color0_opaque,
  w_screen_v_active,
  ff_screen_h_active,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_makeup_plane,
  w_pixel_pos_y_Z,
  ff_status_register_pointer,
  ff_state,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_17,
  n1177_7,
  n878_18,
  n878_19,
  n538_6,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input ff_state_1_7;
input reg_sprite_magify;
input n6_8;
input n1050_20;
input reg_sprite_16x16;
input ff_active_d1;
input n240_4;
input reg_color0_opaque;
input w_screen_v_active;
input ff_screen_h_active;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:4] w_screen_pos_x_Z;
input [2:0] w_makeup_plane;
input [7:0] w_pixel_pos_y_Z;
input [3:0] ff_status_register_pointer;
input [1:0] ff_state;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_17;
output n1177_7;
output n878_18;
output n878_19;
output n538_6;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1009_3;
wire n223_4;
wire n239_4;
wire n255_4;
wire n271_4;
wire n287_4;
wire n303_4;
wire n319_4;
wire n335_4;
wire n215_4;
wire n231_4;
wire n247_4;
wire n263_4;
wire n279_4;
wire n295_4;
wire n311_4;
wire n327_4;
wire n538_4;
wire n546_4;
wire n554_4;
wire n562_4;
wire n570_4;
wire n578_4;
wire n586_4;
wire n594_4;
wire n733_4;
wire n741_4;
wire n749_4;
wire n757_4;
wire n765_4;
wire n773_4;
wire n781_4;
wire n789_4;
wire ff_pre_pixel_color_en_8;
wire ff_sprite_collision_6;
wire ff_sprite_collision_x_8_7;
wire n1157_7;
wire n1156_7;
wire n1155_7;
wire n1154_7;
wire n1153_7;
wire n1152_7;
wire n1151_7;
wire n1150_7;
wire n1149_7;
wire n1147_7;
wire n1146_7;
wire n1145_8;
wire n1144_7;
wire n1143_7;
wire n1142_7;
wire n1141_7;
wire n1140_7;
wire n1139_7;
wire n891_7;
wire n890_7;
wire n889_7;
wire n1009_4;
wire n1009_5;
wire n1009_7;
wire n223_5;
wire n215_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1151_8;
wire n1150_8;
wire n1141_8;
wire n889_8;
wire n1177_8;
wire n1009_8;
wire n1009_9;
wire n1009_10;
wire ff_sprite_collision_9;
wire ff_sprite_collision_10;
wire n1009_11;
wire ff_sprite_collision_11;
wire n538_8;
wire n1009_13;
wire n1041_9;
wire n1042_9;
wire n1043_9;
wire n1044_9;
wire n1045_9;
wire n1238_9;
wire n1239_9;
wire n1240_9;
wire n1241_9;
wire n1242_9;
wire ff_pixel_color_en_10;
wire n892_10;
wire ff_current_plane_3_10;
wire ff_active;
wire ff_color_en;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n965_9;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n923_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [4:0] ff_pixel_color_d5;
wire [3:0] ff_current_plane;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 n878_s14 (
    .F(n878_17),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18) 
);
defparam n878_s14.INIT=8'h80;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1009_5),
    .I2(n1009_13),
    .I3(n1009_7) 
);
defparam n1009_s0.INIT=16'h8000;
  LUT4 n223_s1 (
    .F(n223_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n223_s1.INIT=16'h8000;
  LUT4 n239_s1 (
    .F(n239_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n239_s1.INIT=16'h4000;
  LUT4 n255_s1 (
    .F(n255_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n255_s1.INIT=16'h4000;
  LUT4 n271_s1 (
    .F(n271_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n271_s1.INIT=16'h1000;
  LUT4 n287_s1 (
    .F(n287_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n287_s1.INIT=16'h4000;
  LUT4 n303_s1 (
    .F(n303_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n223_5) 
);
defparam n303_s1.INIT=16'h1000;
  LUT4 n319_s1 (
    .F(n319_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n319_s1.INIT=16'h1000;
  LUT4 n335_s1 (
    .F(n335_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n335_s1.INIT=16'h0100;
  LUT4 n215_s1 (
    .F(n215_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n215_s1.INIT=16'h8000;
  LUT4 n231_s1 (
    .F(n231_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s1.INIT=16'h4000;
  LUT4 n247_s1 (
    .F(n247_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s1.INIT=16'h4000;
  LUT4 n263_s1 (
    .F(n263_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s1.INIT=16'h1000;
  LUT4 n279_s1 (
    .F(n279_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n279_s1.INIT=16'h4000;
  LUT4 n295_s1 (
    .F(n295_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s1.INIT=16'h1000;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s1.INIT=16'h1000;
  LUT4 n327_s1 (
    .F(n327_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s1.INIT=16'h0100;
  LUT4 n538_s1 (
    .F(n538_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n538_s1.INIT=16'h8000;
  LUT4 n546_s1 (
    .F(n546_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n546_s1.INIT=16'h4000;
  LUT4 n554_s1 (
    .F(n554_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n554_s1.INIT=16'h4000;
  LUT4 n562_s1 (
    .F(n562_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n562_s1.INIT=16'h1000;
  LUT4 n570_s1 (
    .F(n570_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n570_s1.INIT=16'h4000;
  LUT4 n578_s1 (
    .F(n578_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_8) 
);
defparam n578_s1.INIT=16'h1000;
  LUT4 n586_s1 (
    .F(n586_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n586_s1.INIT=16'h1000;
  LUT4 n594_s1 (
    .F(n594_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n594_s1.INIT=16'h0100;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n733_s1.INIT=16'h8000;
  LUT4 n741_s1 (
    .F(n741_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s1.INIT=16'h4000;
  LUT4 n749_s1 (
    .F(n749_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s1.INIT=16'h4000;
  LUT4 n757_s1 (
    .F(n757_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s1.INIT=16'h1000;
  LUT4 n765_s1 (
    .F(n765_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n765_s1.INIT=16'h4000;
  LUT4 n773_s1 (
    .F(n773_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s1.INIT=16'h1000;
  LUT4 n781_s1 (
    .F(n781_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s1.INIT=16'h1000;
  LUT4 n789_s1 (
    .F(n789_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s1.INIT=16'h0100;
  LUT2 ff_pre_pixel_color_en_s3 (
    .F(ff_pre_pixel_color_en_8),
    .I0(ff_pixel_color_en_10),
    .I1(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s3.INIT=4'hB;
  LUT3 ff_sprite_collision_s3 (
    .F(ff_sprite_collision_6),
    .I0(ff_sprite_collision_7),
    .I1(ff_sprite_collision_8),
    .I2(n1177_7) 
);
defparam ff_sprite_collision_s3.INIT=8'h4F;
  LUT3 ff_sprite_collision_x_8_s4 (
    .F(ff_sprite_collision_x_8_7),
    .I0(ff_sprite_collision_8),
    .I1(ff_sprite_collision_7),
    .I2(n1177_7) 
);
defparam ff_sprite_collision_x_8_s4.INIT=8'hE0;
  LUT2 n1157_s2 (
    .F(n1157_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[0]) 
);
defparam n1157_s2.INIT=4'h4;
  LUT2 n1156_s2 (
    .F(n1156_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[1]) 
);
defparam n1156_s2.INIT=4'h4;
  LUT2 n1155_s2 (
    .F(n1155_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[2]) 
);
defparam n1155_s2.INIT=4'h4;
  LUT2 n1154_s2 (
    .F(n1154_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_sprite_collision_7) 
);
defparam n1154_s2.INIT=4'h1;
  LUT3 n1153_s2 (
    .F(n1153_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(w_pixel_pos_y_Z[4]) 
);
defparam n1153_s2.INIT=8'h14;
  LUT4 n1152_s2 (
    .F(n1152_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[5]) 
);
defparam n1152_s2.INIT=16'h0708;
  LUT3 n1151_s2 (
    .F(n1151_7),
    .I0(ff_sprite_collision_7),
    .I1(n1151_8),
    .I2(w_pixel_pos_y_Z[6]) 
);
defparam n1151_s2.INIT=8'h14;
  LUT3 n1150_s2 (
    .F(n1150_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_8) 
);
defparam n1150_s2.INIT=8'h14;
  LUT3 n1149_s2 (
    .F(n1149_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_8) 
);
defparam n1149_s2.INIT=8'h40;
  LUT2 n1147_s2 (
    .F(n1147_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[4]) 
);
defparam n1147_s2.INIT=4'h4;
  LUT2 n1146_s2 (
    .F(n1146_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[5]) 
);
defparam n1146_s2.INIT=4'h4;
  LUT2 n1145_s3 (
    .F(n1145_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(ff_sprite_collision_7) 
);
defparam n1145_s3.INIT=4'h1;
  LUT3 n1144_s2 (
    .F(n1144_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam n1144_s2.INIT=8'h41;
  LUT4 n1143_s2 (
    .F(n1143_7),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[8]) 
);
defparam n1143_s2.INIT=16'h010E;
  LUT4 n1142_s2 (
    .F(n1142_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(ff_sprite_collision_7),
    .I2(w_screen_pos_x_Z[9]),
    .I3(n1143_7) 
);
defparam n1142_s2.INIT=16'h3012;
  LUT3 n1141_s2 (
    .F(n1141_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[10]),
    .I2(n1141_8) 
);
defparam n1141_s2.INIT=8'h14;
  LUT4 n1140_s2 (
    .F(n1140_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1141_8),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1140_s2.INIT=16'h0708;
  LUT4 n1139_s2 (
    .F(n1139_7),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(ff_sprite_collision_7),
    .I3(n6_8) 
);
defparam n1139_s2.INIT=16'h0E00;
  LUT3 n891_s2 (
    .F(n891_7),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n891_s2.INIT=8'h14;
  LUT4 n890_s2 (
    .F(n890_7),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[2]) 
);
defparam n890_s2.INIT=16'h0708;
  LUT3 n889_s2 (
    .F(n889_7),
    .I0(ff_state_1_7),
    .I1(n889_8),
    .I2(ff_current_plane[3]) 
);
defparam n889_s2.INIT=8'h14;
  LUT4 n1177_s2 (
    .F(n1177_7),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(n1177_8),
    .I3(n1050_20) 
);
defparam n1177_s2.INIT=16'hEFFF;
  LUT4 n878_s15 (
    .F(n878_18),
    .I0(w_screen_pos_x_Z[7]),
    .I1(ff_state_1_7),
    .I2(n6_8),
    .I3(n878_19) 
);
defparam n878_s15.INIT=16'h8000;
  LUT4 n1009_s1 (
    .F(n1009_4),
    .I0(w_pattern_0_443),
    .I1(w_pattern_0_445),
    .I2(n1009_8),
    .I3(n1009_9) 
);
defparam n1009_s1.INIT=16'hAFC0;
  LUT4 n1009_s2 (
    .F(n1009_5),
    .I0(n1009_10),
    .I1(w_offset_x[6]),
    .I2(w_offset_x[8]),
    .I3(n965_9) 
);
defparam n1009_s2.INIT=16'h0140;
  LUT4 n1009_s4 (
    .F(n1009_7),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam n1009_s4.INIT=16'hF331;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n733_s2.INIT=16'h1000;
  LUT4 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_sprite_collision_9),
    .I3(n1050_20) 
);
defparam ff_sprite_collision_s4.INIT=16'h4000;
  LUT4 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(w_sprite_collision),
    .I1(n240_4),
    .I2(ff_sprite_collision_10),
    .I3(ff_pre_pixel_color_en) 
);
defparam ff_sprite_collision_s5.INIT=16'h0100;
  LUT3 n1151_s3 (
    .F(n1151_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n1151_s3.INIT=8'h80;
  LUT4 n1150_s3 (
    .F(n1150_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1150_s3.INIT=16'h8000;
  LUT4 n1141_s3 (
    .F(n1141_8),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1141_s3.INIT=16'hE000;
  LUT3 n889_s3 (
    .F(n889_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]) 
);
defparam n889_s3.INIT=8'h80;
  LUT2 n1177_s3 (
    .F(n1177_8),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]) 
);
defparam n1177_s3.INIT=4'h1;
  LUT3 n878_s16 (
    .F(n878_19),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam n878_s16.INIT=8'h80;
  LUT3 n1009_s5 (
    .F(n1009_8),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s5.INIT=8'h35;
  LUT4 n1009_s6 (
    .F(n1009_9),
    .I0(w_pattern_0_447),
    .I1(w_pattern_0_449),
    .I2(n1009_8),
    .I3(n1009_11) 
);
defparam n1009_s6.INIT=16'hFA0C;
  LUT4 n1009_s7 (
    .F(n1009_10),
    .I0(w_offset_x[6]),
    .I1(w_offset_x[5]),
    .I2(w_color_4[7]),
    .I3(w_offset_x[7]) 
);
defparam n1009_s7.INIT=16'h7FFE;
  LUT2 n538_s3 (
    .F(n538_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n538_s3.INIT=4'h8;
  LUT2 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]) 
);
defparam ff_sprite_collision_s6.INIT=4'h4;
  LUT4 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(ff_pre_pixel_color[0]),
    .I1(ff_pre_pixel_color[1]),
    .I2(ff_pre_pixel_color[2]),
    .I3(ff_sprite_collision_11) 
);
defparam ff_sprite_collision_s7.INIT=16'h0100;
  LUT3 n1009_s8 (
    .F(n1009_11),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s8.INIT=8'h35;
  LUT2 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_11),
    .I0(ff_pre_pixel_color[3]),
    .I1(reg_color0_opaque) 
);
defparam ff_sprite_collision_s8.INIT=4'h1;
  LUT4 n538_s4 (
    .F(n538_8),
    .I0(ff_active_d1),
    .I1(n240_4),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n538_s4.INIT=16'h8000;
  LUT4 n1009_s9 (
    .F(n1009_13),
    .I0(n923_2),
    .I1(ff_active),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_active) 
);
defparam n1009_s9.INIT=16'h8000;
  LUT4 n1041_s3 (
    .F(n1041_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color_en) 
);
defparam n1041_s3.INIT=16'h7F00;
  LUT4 n1042_s3 (
    .F(n1042_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[3]) 
);
defparam n1042_s3.INIT=16'h7F00;
  LUT4 n1043_s3 (
    .F(n1043_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[2]) 
);
defparam n1043_s3.INIT=16'h7F00;
  LUT4 n1044_s3 (
    .F(n1044_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[1]) 
);
defparam n1044_s3.INIT=16'h7F00;
  LUT4 n1045_s3 (
    .F(n1045_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[0]) 
);
defparam n1045_s3.INIT=16'h7F00;
  LUT4 n1238_s3 (
    .F(n1238_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color_en) 
);
defparam n1238_s3.INIT=16'h7F00;
  LUT4 n1239_s3 (
    .F(n1239_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[3]) 
);
defparam n1239_s3.INIT=16'h7F00;
  LUT4 n1240_s3 (
    .F(n1240_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[2]) 
);
defparam n1240_s3.INIT=16'h7F00;
  LUT4 n1241_s3 (
    .F(n1241_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[1]) 
);
defparam n1241_s3.INIT=16'h7F00;
  LUT4 n1242_s3 (
    .F(n1242_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[0]) 
);
defparam n1242_s3.INIT=16'h7F00;
  LUT4 ff_pixel_color_en_s4 (
    .F(ff_pixel_color_en_10),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(n240_4) 
);
defparam ff_pixel_color_en_s4.INIT=16'hFF80;
  LUT4 n892_s4 (
    .F(n892_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[0]) 
);
defparam n892_s4.INIT=16'h0708;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7) 
);
defparam ff_current_plane_3_s4.INIT=8'hF8;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s0 (
    .Q(ff_active),
    .D(reg_display_on),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1009_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1139_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1141_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1142_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1143_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1144_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1145_8),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1146_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1147_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1149_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1150_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1151_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1152_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1153_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1154_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1155_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1156_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1157_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(ff_pixel_color_d5[4]),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(ff_pixel_color_d5[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(ff_pixel_color_d5[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(ff_pixel_color_d5[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(ff_pixel_color_d5[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d5[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d5[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d5[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d5[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d5[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n890_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n891_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_en_s1 (
    .Q(ff_pre_pixel_color_en),
    .D(n1041_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1042_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1043_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1044_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1045_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1177_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_6),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFCE ff_pixel_color_en_s1 (
    .Q(ff_pixel_color_en),
    .D(n1238_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s1.INIT=1'b0;
  DFFCE ff_pixel_color_3_s1 (
    .Q(ff_pixel_color[3]),
    .D(n1239_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pixel_color_2_s1 (
    .Q(ff_pixel_color[2]),
    .D(n1240_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pixel_color_1_s1 (
    .Q(ff_pixel_color[1]),
    .D(n1241_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pixel_color_0_s1 (
    .Q(ff_pixel_color[0]),
    .D(n1242_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s1.INIT=1'b0;
  DFFC ff_current_plane_0_s3 (
    .Q(ff_current_plane[0]),
    .D(n892_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n965_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n923_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_disable,
  ff_screen_h_in_active_12,
  reg_sprite_16x16,
  ff_next_vram0_7_7,
  w_screen_v_active,
  n240_4,
  ff_display_color_7_9,
  reg_212lines_mode,
  reg_display_on,
  ff_state_1_7,
  ff_reset_n2_1,
  n6_8,
  n1050_20,
  reg_color0_opaque,
  reg_screen_mode,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_horizontal_offset_l,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2_4,
  ff_vram_valid,
  n88_9,
  w_ic_vram_valid,
  n1449_11,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_7,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_disable;
input ff_screen_h_in_active_12;
input reg_sprite_16x16;
input ff_next_vram0_7_7;
input w_screen_v_active;
input n240_4;
input ff_display_color_7_9;
input reg_212lines_mode;
input reg_display_on;
input ff_state_1_7;
input ff_reset_n2_1;
input n6_8;
input n1050_20;
input reg_color0_opaque;
input [4:0] reg_screen_mode;
input [13:0] w_screen_pos_x_Z;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [2:0] w_horizontal_offset_l;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_sprite_mode2_4;
output ff_vram_valid;
output n88_9;
output w_ic_vram_valid;
output n1449_11;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_7;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_sprite_mode2;
wire n40_7;
wire ff_screen_h_active_10;
wire ff_screen_h_active;
wire w_selected_en;
wire ff_vram_valid_7;
wire ff_vram_valid_9;
wire ff_active_d1;
wire n878_17;
wire n878_18;
wire n878_19;
wire n538_6;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [2:0] w_makeup_plane;
wire [1:0] ff_state;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT4 w_sprite_mode2_s0 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_sprite_mode2_s0.INIT=16'hBC00;
  LUT3 n40_s2 (
    .F(n40_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18) 
);
defparam n40_s2.INIT=8'hEF;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  LUT4 ff_screen_h_active_s4 (
    .F(ff_screen_h_active_10),
    .I0(n878_17),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(n878_18) 
);
defparam ff_screen_h_active_s4.INIT=16'hABAA;
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n40_7),
    .CLK(clk85m),
    .CE(ff_screen_h_active_10),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_disable(reg_sprite_disable),
    .n878_17(n878_17),
    .ff_screen_h_in_active_12(ff_screen_h_in_active_12),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_next_vram0_7_7(ff_next_vram0_7_7),
    .n1449_11(n1449_11),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .n240_4(n240_4),
    .ff_display_color_7_9(ff_display_color_7_9),
    .w_sprite_mode2(w_sprite_mode2),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_display_on(reg_display_on),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_8(w_screen_pos_x_Z[8]),
    .w_screen_pos_x_Z_9(w_screen_pos_x_Z[9]),
    .w_screen_pos_x_Z_10(w_screen_pos_x_Z[10]),
    .w_screen_pos_x_Z_11(w_screen_pos_x_Z[11]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n88_9(n88_9),
    .ff_vram_valid_9(ff_vram_valid_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .reg_display_on(reg_display_on),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_7(ff_vram_valid_7),
    .ff_vram_valid_9(ff_vram_valid_9),
    .n878_17(n878_17),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n538_6(n538_6),
    .n88_9(n88_9),
    .n878_19(n878_19),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_7(w_screen_pos_x_Z[7]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_screen_pos_x_Z_13(w_screen_pos_x_Z[13]),
    .w_selected_count(w_selected_count[3:0]),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active_d1(ff_active_d1),
    .n1449_11(n1449_11),
    .w_plane_x(w_plane_x[7:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_state(ff_state[1:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .n6_8(n6_8),
    .n1050_20(n1050_20),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_active_d1(ff_active_d1),
    .n240_4(n240_4),
    .reg_color0_opaque(reg_color0_opaque),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .ff_state(ff_state[1:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_17(n878_17),
    .n1177_7(n1177_7),
    .n878_18(n878_18),
    .n878_19(n878_19),
    .n538_6(n538_6),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  n103_8,
  reg_50hz_mode,
  reg_interlace_mode,
  w_next_0_4,
  w_4colors_mode,
  reg_display_on,
  w_4colors_mode_5,
  w_next_0_6,
  n354_13,
  n6_8,
  reg_left_mask,
  n354_16,
  reg_scroll_planes,
  n1668_25,
  reg_sprite_magify,
  reg_sprite_disable,
  reg_sprite_16x16,
  n240_4,
  ff_display_color_7_9,
  ff_reset_n2_1,
  n1050_20,
  reg_color0_opaque,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_pattern_name_table_base,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_color_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n60_8,
  w_h_count_end_15,
  ff_v_active_7,
  w_screen_mode_vram_valid,
  w_vram_interleave,
  ff_screen_h_in_active_12,
  n804_27,
  n776_30,
  n777_30,
  ff_vram_valid,
  w_ic_vram_valid,
  n1449_11,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_7,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input n103_8;
input reg_50hz_mode;
input reg_interlace_mode;
input w_next_0_4;
input w_4colors_mode;
input reg_display_on;
input w_4colors_mode_5;
input w_next_0_6;
input n354_13;
input n6_8;
input reg_left_mask;
input n354_16;
input reg_scroll_planes;
input n1668_25;
input reg_sprite_magify;
input reg_sprite_disable;
input reg_sprite_16x16;
input n240_4;
input ff_display_color_7_9;
input ff_reset_n2_1;
input n1050_20;
input reg_color0_opaque;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [16:10] reg_pattern_name_table_base;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [16:6] reg_color_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n60_8;
output w_h_count_end_15;
output ff_v_active_7;
output w_screen_mode_vram_valid;
output w_vram_interleave;
output ff_screen_h_in_active_12;
output n804_27;
output n776_30;
output n777_30;
output ff_vram_valid;
output w_ic_vram_valid;
output n1449_11;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_7;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:0] w_screen_pos_y;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_field;
wire ff_state_1_7;
wire ff_next_vram0_7_7;
wire w_sprite_mode2_4;
wire n88_9;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .n103_8(n103_8),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n60_8(n60_8),
    .w_h_count_end_15(w_h_count_end_15),
    .ff_v_active_7(ff_v_active_7),
    .ff_field(ff_field),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_next_0_4(w_next_0_4),
    .w_4colors_mode(w_4colors_mode),
    .n1449_11(n1449_11),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .w_4colors_mode_5(w_4colors_mode_5),
    .w_next_0_6(w_next_0_6),
    .n354_13(n354_13),
    .n88_9(n88_9),
    .n6_8(n6_8),
    .reg_left_mask(reg_left_mask),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .n354_16(n354_16),
    .reg_scroll_planes(reg_scroll_planes),
    .ff_field(ff_field),
    .ff_interleaving_page(ff_interleaving_page),
    .reg_interleaving_mode(reg_interleaving_mode),
    .n1668_25(n1668_25),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_vram_interleave(w_vram_interleave),
    .ff_state_1_7(ff_state_1_7),
    .ff_next_vram0_7_7(ff_next_vram0_7_7),
    .ff_screen_h_in_active_12(ff_screen_h_in_active_12),
    .n804_27(n804_27),
    .n776_30(n776_30),
    .n777_30(n777_30),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_screen_h_in_active_12(ff_screen_h_in_active_12),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_next_vram0_7_7(ff_next_vram0_7_7),
    .w_screen_v_active(w_screen_v_active),
    .n240_4(n240_4),
    .ff_display_color_7_9(ff_display_color_7_9),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n6_8(n6_8),
    .n1050_20(n1050_20),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n88_9(n88_9),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1449_11(n1449_11),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_7(n1177_7),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_cache_flush_start,
  ff_start,
  ff_read_pixel_7_17,
  w_command_vram_rdata_en,
  ff_cache_vram_valid,
  ff_cache_vram_write,
  ff_vram_wdata_mask_3_7,
  n354_9,
  w_pulse1,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_command_vram_valid,
  ff_busy,
  w_cache_vram_rdata_en,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata,
  ff_flush_state
)
;
input clk85m;
input n36_6;
input ff_cache_flush_start;
input ff_start;
input ff_read_pixel_7_17;
input w_command_vram_rdata_en;
input ff_cache_vram_valid;
input ff_cache_vram_write;
input ff_vram_wdata_mask_3_7;
input n354_9;
input w_pulse1;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_command_vram_valid;
output ff_busy;
output w_cache_vram_rdata_en;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
output [2:0] ff_flush_state;
wire n81_6;
wire n81_7;
wire n82_6;
wire n82_7;
wire n83_6;
wire n83_7;
wire n84_6;
wire n84_7;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n466_6;
wire n466_7;
wire n469_6;
wire n469_7;
wire n470_6;
wire n470_7;
wire n471_6;
wire n471_7;
wire n472_6;
wire n472_7;
wire n473_6;
wire n473_7;
wire n474_6;
wire n474_7;
wire n475_6;
wire n475_7;
wire n476_6;
wire n476_7;
wire n508_6;
wire n508_7;
wire n511_6;
wire n511_7;
wire n512_6;
wire n512_7;
wire n513_6;
wire n513_7;
wire n514_6;
wire n514_7;
wire n515_6;
wire n515_7;
wire n516_6;
wire n516_7;
wire n517_6;
wire n517_7;
wire n518_6;
wire n518_7;
wire n550_6;
wire n550_7;
wire n553_6;
wire n553_7;
wire n554_6;
wire n554_7;
wire n555_6;
wire n555_7;
wire n556_6;
wire n556_7;
wire n557_6;
wire n557_7;
wire n558_6;
wire n558_7;
wire n559_6;
wire n559_7;
wire n560_6;
wire n560_7;
wire n592_6;
wire n592_7;
wire n595_6;
wire n595_7;
wire n596_6;
wire n596_7;
wire n597_6;
wire n597_7;
wire n598_6;
wire n598_7;
wire n599_6;
wire n599_7;
wire n600_6;
wire n600_7;
wire n601_6;
wire n601_7;
wire n602_6;
wire n602_7;
wire n4780_6;
wire n4780_7;
wire n4781_6;
wire n4781_7;
wire n4782_6;
wire n4782_7;
wire n4783_6;
wire n4783_7;
wire n4784_6;
wire n4784_7;
wire n4785_6;
wire n4785_7;
wire n4786_6;
wire n4786_7;
wire n4787_6;
wire n4787_7;
wire w_cache2_hit;
wire n5084_5;
wire n5085_4;
wire n5086_4;
wire n5087_4;
wire n5088_4;
wire n5089_4;
wire n5090_4;
wire n5091_4;
wire n5092_4;
wire n5093_4;
wire n5094_4;
wire n5095_4;
wire n5096_4;
wire n5097_4;
wire n5098_4;
wire n5156_5;
wire n5157_4;
wire n5158_4;
wire n5159_4;
wire n5160_4;
wire n5161_4;
wire n5162_4;
wire n5163_4;
wire n5164_5;
wire n5165_4;
wire n5166_4;
wire n5167_4;
wire n5168_4;
wire n5169_4;
wire n5170_4;
wire n5171_4;
wire n5172_5;
wire n5173_4;
wire n5174_4;
wire n5175_4;
wire n5176_4;
wire n5177_4;
wire n5178_4;
wire n5179_4;
wire n5180_5;
wire n5181_4;
wire n5182_4;
wire n5183_4;
wire n5184_4;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5851_9;
wire n5852_9;
wire n5853_9;
wire n5854_9;
wire n5855_9;
wire n5856_9;
wire n5857_9;
wire n5858_9;
wire n5859_9;
wire n5860_9;
wire n5861_9;
wire n5862_9;
wire n5863_9;
wire n5864_9;
wire n5865_9;
wire n5866_4;
wire n5867_4;
wire n5868_4;
wire n5869_4;
wire n5870_4;
wire n5871_4;
wire n5872_4;
wire n5873_4;
wire n5874_4;
wire n5875_4;
wire n5876_4;
wire n5877_4;
wire n5878_4;
wire n5879_4;
wire n5880_4;
wire n5881_4;
wire n5882_4;
wire n5883_4;
wire n5884_4;
wire n5885_4;
wire n5886_4;
wire n5887_4;
wire n5888_4;
wire n5889_4;
wire n5890_4;
wire n5891_4;
wire n5892_4;
wire n5893_4;
wire n5894_4;
wire n5895_4;
wire n5896_4;
wire n5897_4;
wire n5898_9;
wire n5899_9;
wire n5900_9;
wire n5901_9;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache3_already_read_9;
wire ff_flush_state_1_7;
wire n6694_7;
wire ff_vram_wdata_31_7;
wire ff_cache0_address_15_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_16_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_16_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_16_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_vram_address_16_12;
wire ff_cache_vram_rdata_7_9;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache3_data_mask_3_11;
wire ff_cache3_data_mask_2_10;
wire ff_cache3_data_mask_1_10;
wire ff_cache3_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire ff_vram_address_16_14;
wire n6411_8;
wire n6188_7;
wire n6409_10;
wire n6697_9;
wire n6695_11;
wire n6694_9;
wire n6693_10;
wire n5850_9;
wire n5284_7;
wire n5625_8;
wire n5624_8;
wire n5623_8;
wire n5622_8;
wire n5015_8;
wire n5016_7;
wire n5017_7;
wire n5018_7;
wire n5019_7;
wire n5020_7;
wire n5021_7;
wire n5022_7;
wire n1350_4;
wire n5851_10;
wire n5851_11;
wire n5851_12;
wire n5851_13;
wire n5852_10;
wire n5852_11;
wire n5852_12;
wire n5853_10;
wire n5853_11;
wire n5853_12;
wire n5854_10;
wire n5854_11;
wire n5854_12;
wire n5855_10;
wire n5855_11;
wire n5855_12;
wire n5856_10;
wire n5856_11;
wire n5856_12;
wire n5857_10;
wire n5857_11;
wire n5857_12;
wire n5858_10;
wire n5858_11;
wire n5858_12;
wire n5859_10;
wire n5859_11;
wire n5859_12;
wire n5860_10;
wire n5860_11;
wire n5860_12;
wire n5861_10;
wire n5861_11;
wire n5861_12;
wire n5862_10;
wire n5862_11;
wire n5862_12;
wire n5863_10;
wire n5863_11;
wire n5863_12;
wire n5864_10;
wire n5864_11;
wire n5864_12;
wire n5865_10;
wire n5865_11;
wire n5865_12;
wire n5866_6;
wire n5866_7;
wire n5867_5;
wire n5867_6;
wire n5868_5;
wire n5868_6;
wire n5869_5;
wire n5869_6;
wire n5870_5;
wire n5870_6;
wire n5871_5;
wire n5871_6;
wire n5872_5;
wire n5872_6;
wire n5873_5;
wire n5873_6;
wire n5874_5;
wire n5874_6;
wire n5875_5;
wire n5875_6;
wire n5876_5;
wire n5876_6;
wire n5877_5;
wire n5877_6;
wire n5878_6;
wire n5878_7;
wire n5879_5;
wire n5879_6;
wire n5880_5;
wire n5880_6;
wire n5881_5;
wire n5881_6;
wire n5882_5;
wire n5882_6;
wire n5883_5;
wire n5883_6;
wire n5884_5;
wire n5884_6;
wire n5885_5;
wire n5885_6;
wire n5886_5;
wire n5886_6;
wire n5887_5;
wire n5887_6;
wire n5888_5;
wire n5888_6;
wire n5889_5;
wire n5889_6;
wire n5890_5;
wire n5890_6;
wire n5891_5;
wire n5891_6;
wire n5892_5;
wire n5892_6;
wire n5893_5;
wire n5893_6;
wire n5894_5;
wire n5894_6;
wire n5895_5;
wire n5895_6;
wire n5896_5;
wire n5896_6;
wire n5897_5;
wire n5897_6;
wire n5898_10;
wire n5898_11;
wire n5898_12;
wire n5899_10;
wire n5899_11;
wire n5899_12;
wire n5900_10;
wire n5900_11;
wire n5900_12;
wire n5901_10;
wire n5901_11;
wire n5901_12;
wire ff_cache0_already_read_9;
wire ff_cache0_already_read_11;
wire ff_cache1_already_read_9;
wire ff_cache1_already_read_10;
wire ff_cache2_already_read_10;
wire ff_cache_vram_rdata_en_7;
wire n6693_11;
wire n6693_12;
wire ff_vram_wdata_31_8;
wire ff_cache0_address_15_11;
wire ff_cache0_address_15_12;
wire ff_cache1_address_16_11;
wire ff_cache1_address_16_12;
wire ff_cache2_address_16_11;
wire ff_cache3_address_16_11;
wire ff_cache3_data_31_12;
wire ff_cache_vram_rdata_7_10;
wire ff_cache0_data_en_9;
wire ff_cache0_data_en_11;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_10;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_10;
wire ff_busy_9;
wire ff_busy_11;
wire ff_cache0_data_mask_2_12;
wire ff_cache0_data_mask_2_13;
wire ff_cache0_data_mask_1_11;
wire ff_cache0_data_mask_0_11;
wire ff_cache3_data_mask_3_14;
wire ff_cache3_data_mask_3_15;
wire ff_cache0_data_mask_3_11;
wire ff_vram_valid_8;
wire ff_vram_valid_9;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_14;
wire ff_cache1_data_mask_2_12;
wire ff_cache1_data_mask_1_12;
wire ff_cache1_data_mask_0_12;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_3_15;
wire ff_cache2_data_mask_3_16;
wire n6188_8;
wire n6409_11;
wire n6695_12;
wire n6693_14;
wire n5850_10;
wire n5850_11;
wire n5850_13;
wire n5643_9;
wire n5643_10;
wire n5642_9;
wire n5641_9;
wire n5640_9;
wire n5625_9;
wire n5851_14;
wire n5851_15;
wire n5851_16;
wire n5851_17;
wire n5851_18;
wire n5851_19;
wire n5852_13;
wire n5852_14;
wire n5852_15;
wire n5852_16;
wire n5853_13;
wire n5853_15;
wire n5853_16;
wire n5854_13;
wire n5854_14;
wire n5854_15;
wire n5854_16;
wire n5855_13;
wire n5855_14;
wire n5855_15;
wire n5855_16;
wire n5856_13;
wire n5856_14;
wire n5856_15;
wire n5856_16;
wire n5857_13;
wire n5857_14;
wire n5857_15;
wire n5857_16;
wire n5858_13;
wire n5858_14;
wire n5858_15;
wire n5858_16;
wire n5859_13;
wire n5859_14;
wire n5859_15;
wire n5859_16;
wire n5860_13;
wire n5860_14;
wire n5860_15;
wire n5860_16;
wire n5861_13;
wire n5861_14;
wire n5861_15;
wire n5861_16;
wire n5862_13;
wire n5862_14;
wire n5862_15;
wire n5862_16;
wire n5863_13;
wire n5863_14;
wire n5863_15;
wire n5863_16;
wire n5864_13;
wire n5864_14;
wire n5864_15;
wire n5864_16;
wire n5865_13;
wire n5865_14;
wire n5865_15;
wire n5865_16;
wire n5866_8;
wire n5866_9;
wire n5866_10;
wire n5866_12;
wire n5866_13;
wire n5866_14;
wire n5866_15;
wire n5867_7;
wire n5867_8;
wire n5867_9;
wire n5867_10;
wire n5867_11;
wire n5867_12;
wire n5868_8;
wire n5868_9;
wire n5868_11;
wire n5868_12;
wire n5868_13;
wire n5868_14;
wire n5869_7;
wire n5869_8;
wire n5869_9;
wire n5869_10;
wire n5869_11;
wire n5869_12;
wire n5870_7;
wire n5870_8;
wire n5870_9;
wire n5870_10;
wire n5870_11;
wire n5871_7;
wire n5871_8;
wire n5871_9;
wire n5871_11;
wire n5871_12;
wire n5871_13;
wire n5872_7;
wire n5872_8;
wire n5872_9;
wire n5872_10;
wire n5872_11;
wire n5872_12;
wire n5873_8;
wire n5873_9;
wire n5873_10;
wire n5873_11;
wire n5873_13;
wire n5874_7;
wire n5874_8;
wire n5874_9;
wire n5874_11;
wire n5874_12;
wire n5874_13;
wire n5875_8;
wire n5875_9;
wire n5875_11;
wire n5875_12;
wire n5876_7;
wire n5876_8;
wire n5876_10;
wire n5876_11;
wire n5876_12;
wire n5877_7;
wire n5877_8;
wire n5877_9;
wire n5877_10;
wire n5877_11;
wire n5877_12;
wire n5878_9;
wire n5878_10;
wire n5878_11;
wire n5878_12;
wire n5878_13;
wire n5878_14;
wire n5879_7;
wire n5879_8;
wire n5879_9;
wire n5879_10;
wire n5879_11;
wire n5879_12;
wire n5879_13;
wire n5880_7;
wire n5880_8;
wire n5880_9;
wire n5880_10;
wire n5880_11;
wire n5880_12;
wire n5881_7;
wire n5881_8;
wire n5881_9;
wire n5881_10;
wire n5881_11;
wire n5881_12;
wire n5882_7;
wire n5882_8;
wire n5882_9;
wire n5882_10;
wire n5882_11;
wire n5882_12;
wire n5882_13;
wire n5883_7;
wire n5883_8;
wire n5883_9;
wire n5883_10;
wire n5883_11;
wire n5883_12;
wire n5883_13;
wire n5884_7;
wire n5884_8;
wire n5884_9;
wire n5884_11;
wire n5884_12;
wire n5885_7;
wire n5885_8;
wire n5885_9;
wire n5885_10;
wire n5885_11;
wire n5885_12;
wire n5885_13;
wire n5886_7;
wire n5886_8;
wire n5886_9;
wire n5886_10;
wire n5886_11;
wire n5887_7;
wire n5887_8;
wire n5887_9;
wire n5887_10;
wire n5887_11;
wire n5887_12;
wire n5888_7;
wire n5888_8;
wire n5888_9;
wire n5888_10;
wire n5888_11;
wire n5888_12;
wire n5889_8;
wire n5889_9;
wire n5889_10;
wire n5889_11;
wire n5889_12;
wire n5890_7;
wire n5890_8;
wire n5890_9;
wire n5890_10;
wire n5890_11;
wire n5890_12;
wire n5891_7;
wire n5891_8;
wire n5891_9;
wire n5891_10;
wire n5891_11;
wire n5891_12;
wire n5891_13;
wire n5892_7;
wire n5892_8;
wire n5892_9;
wire n5892_10;
wire n5892_11;
wire n5892_12;
wire n5893_7;
wire n5893_8;
wire n5893_9;
wire n5893_10;
wire n5893_11;
wire n5893_12;
wire n5894_7;
wire n5894_8;
wire n5894_9;
wire n5894_10;
wire n5894_11;
wire n5894_12;
wire n5894_13;
wire n5895_7;
wire n5895_8;
wire n5895_9;
wire n5895_10;
wire n5895_11;
wire n5896_8;
wire n5896_9;
wire n5896_10;
wire n5896_11;
wire n5896_12;
wire n5896_13;
wire n5897_7;
wire n5897_8;
wire n5897_9;
wire n5897_10;
wire n5897_11;
wire n5897_12;
wire n5897_13;
wire n5898_13;
wire n5898_14;
wire n5898_15;
wire n5898_16;
wire n5898_17;
wire n5898_18;
wire n5898_19;
wire n5898_21;
wire n5899_13;
wire n5899_14;
wire n5899_15;
wire n5899_16;
wire n5899_17;
wire n5899_18;
wire n5899_19;
wire n5900_13;
wire n5900_14;
wire n5900_15;
wire n5900_16;
wire n5900_17;
wire n5900_18;
wire n5900_19;
wire n5901_13;
wire n5901_14;
wire n5901_15;
wire n5901_16;
wire n5901_17;
wire n5901_18;
wire n5901_19;
wire ff_cache0_already_read_12;
wire ff_cache0_already_read_13;
wire ff_cache0_already_read_14;
wire ff_cache1_already_read_11;
wire ff_cache2_already_read_12;
wire ff_cache2_already_read_13;
wire ff_cache2_already_read_14;
wire ff_cache3_already_read_12;
wire n6693_15;
wire n6693_16;
wire n6693_17;
wire ff_vram_wdata_31_10;
wire ff_cache0_address_15_13;
wire ff_cache0_data_31_12;
wire ff_cache1_address_16_13;
wire ff_cache1_address_16_14;
wire ff_cache1_address_16_15;
wire ff_cache2_address_16_13;
wire ff_cache2_address_16_14;
wire ff_cache3_address_16_12;
wire ff_cache3_address_16_13;
wire ff_cache_vram_rdata_7_12;
wire ff_cache0_data_en_12;
wire ff_cache0_data_mask_2_14;
wire ff_vram_valid_10;
wire ff_vram_valid_11;
wire ff_cache2_data_mask_3_18;
wire n6411_11;
wire n6695_13;
wire n6695_15;
wire n5851_20;
wire n5851_21;
wire n5851_22;
wire n5852_17;
wire n5852_18;
wire n5853_17;
wire n5853_18;
wire n5853_19;
wire n5853_20;
wire n5853_21;
wire n5854_17;
wire n5854_18;
wire n5855_17;
wire n5855_18;
wire n5856_17;
wire n5856_18;
wire n5857_17;
wire n5857_18;
wire n5858_17;
wire n5858_18;
wire n5859_17;
wire n5859_18;
wire n5860_17;
wire n5861_17;
wire n5861_18;
wire n5862_17;
wire n5862_18;
wire n5863_17;
wire n5863_18;
wire n5864_17;
wire n5865_17;
wire n5866_16;
wire n5866_17;
wire n5866_18;
wire n5867_13;
wire n5867_14;
wire n5867_15;
wire n5867_16;
wire n5868_15;
wire n5868_16;
wire n5869_13;
wire n5869_14;
wire n5869_15;
wire n5870_12;
wire n5870_13;
wire n5870_14;
wire n5870_15;
wire n5871_14;
wire n5871_15;
wire n5871_16;
wire n5872_13;
wire n5872_14;
wire n5872_15;
wire n5872_16;
wire n5873_14;
wire n5873_15;
wire n5873_16;
wire n5873_17;
wire n5874_14;
wire n5874_15;
wire n5874_16;
wire n5875_13;
wire n5875_14;
wire n5875_15;
wire n5875_16;
wire n5875_17;
wire n5876_13;
wire n5876_14;
wire n5876_15;
wire n5876_16;
wire n5877_13;
wire n5877_14;
wire n5877_15;
wire n5877_16;
wire n5878_15;
wire n5878_17;
wire n5878_18;
wire n5878_19;
wire n5879_14;
wire n5879_15;
wire n5880_13;
wire n5880_14;
wire n5880_15;
wire n5881_13;
wire n5881_14;
wire n5881_15;
wire n5881_16;
wire n5882_14;
wire n5882_15;
wire n5883_14;
wire n5883_15;
wire n5884_13;
wire n5884_14;
wire n5884_15;
wire n5884_16;
wire n5885_14;
wire n5885_15;
wire n5886_13;
wire n5886_14;
wire n5886_15;
wire n5887_13;
wire n5887_14;
wire n5887_15;
wire n5887_16;
wire n5888_13;
wire n5888_14;
wire n5888_15;
wire n5888_16;
wire n5889_13;
wire n5889_14;
wire n5889_15;
wire n5889_16;
wire n5890_13;
wire n5890_14;
wire n5890_15;
wire n5890_16;
wire n5891_14;
wire n5891_15;
wire n5892_13;
wire n5892_14;
wire n5892_15;
wire n5892_16;
wire n5893_13;
wire n5893_14;
wire n5893_15;
wire n5893_16;
wire n5894_14;
wire n5894_15;
wire n5895_12;
wire n5895_13;
wire n5895_14;
wire n5895_15;
wire n5896_14;
wire n5896_15;
wire n5896_16;
wire n5897_14;
wire n5897_15;
wire n5898_22;
wire n5898_23;
wire n5898_24;
wire n5898_25;
wire n5899_20;
wire n5899_21;
wire n5900_20;
wire n5900_21;
wire n6693_18;
wire n6693_19;
wire ff_cache1_address_16_16;
wire n6695_17;
wire n6695_18;
wire n5875_18;
wire n6693_20;
wire n6695_20;
wire ff_cache1_data_mask_0_14;
wire ff_cache1_data_mask_1_14;
wire ff_cache1_data_mask_2_14;
wire ff_cache1_data_mask_3_19;
wire ff_cache3_already_read_14;
wire n5864_20;
wire n6411_13;
wire ff_cache2_data_mask_3_20;
wire n5896_18;
wire n5884_18;
wire ff_cache2_address_16_16;
wire ff_cache2_already_read_16;
wire ff_cache3_already_read_16;
wire ff_cache2_data_mask_3_22;
wire ff_cache3_data_31_16;
wire ff_cache2_data_31_14;
wire ff_cache1_data_31_17;
wire ff_cache0_data_31_14;
wire n5630_11;
wire n5635_11;
wire n5640_11;
wire ff_cache2_data_mask_2_14;
wire ff_cache3_data_23_13;
wire ff_cache2_data_23_13;
wire ff_cache1_data_23_13;
wire ff_cache0_data_23_13;
wire n5631_11;
wire n5636_11;
wire n5641_11;
wire ff_cache2_data_mask_1_14;
wire ff_cache3_data_15_13;
wire ff_cache2_data_15_13;
wire ff_cache1_data_15_13;
wire ff_cache0_data_15_13;
wire n5632_11;
wire n5637_11;
wire n5642_11;
wire ff_cache2_data_mask_0_14;
wire ff_cache3_data_7_13;
wire ff_cache2_data_7_13;
wire ff_cache1_data_7_13;
wire ff_cache0_data_7_13;
wire n5633_11;
wire n5638_11;
wire n5643_12;
wire ff_cache0_address_15_16;
wire n5886_17;
wire ff_cache0_already_read_16;
wire ff_cache1_data_mask_3_21;
wire n5876_18;
wire ff_cache1_data_31_19;
wire ff_cache3_data_mask_0_15;
wire ff_cache3_data_mask_1_15;
wire ff_cache3_data_mask_2_15;
wire ff_cache3_data_mask_3_19;
wire ff_cache3_data_31_18;
wire ff_cache2_data_31_16;
wire ff_cache3_data_mask_3_21;
wire ff_cache_vram_rdata_7_14;
wire ff_cache1_data_31_21;
wire ff_vram_wdata_31_12;
wire n6694_12;
wire n5022_10;
wire ff_cache3_data_31_20;
wire n6693_24;
wire ff_cache1_data_mask_3_23;
wire ff_cache1_data_31_23;
wire n1357_5;
wire n1356_5;
wire n1355_5;
wire n1354_5;
wire n1353_5;
wire n1352_5;
wire n1351_5;
wire n1350_6;
wire n5901_22;
wire n5893_19;
wire n5892_19;
wire n5890_19;
wire n5888_19;
wire n5887_19;
wire n5881_19;
wire n5877_19;
wire n5872_19;
wire n5870_18;
wire n5867_19;
wire n5875_20;
wire n5873_19;
wire n5868_18;
wire n5853_23;
wire n6411_15;
wire n5878_21;
wire n5878_23;
wire n5866_20;
wire ff_busy_13;
wire ff_flush_state_2_11;
wire ff_cache_vram_rdata_en_10;
wire n5866_22;
wire n5874_18;
wire n5873_21;
wire n5625_12;
wire n6697_12;
wire ff_vram_address_16_17;
wire n5868_20;
wire n5878_25;
wire n5889_18;
wire n5023_10;
wire ff_cache2_already_read_18;
wire ff_cache1_data_31_25;
wire n6692_11;
wire ff_cache0_data_en_14;
wire ff_cache3_data_en_12;
wire n5850_15;
wire n5898_27;
wire n6695_22;
wire n5871_18;
wire n5875_22;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n81_9;
wire n82_9;
wire n83_9;
wire n84_9;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n99_9;
wire n100_9;
wire n101_9;
wire n102_9;
wire n103_9;
wire n104_9;
wire n105_9;
wire n106_9;
wire n107_9;
wire n109_9;
wire n110_9;
wire n111_9;
wire n112_9;
wire n113_9;
wire n114_9;
wire n115_9;
wire n116_9;
wire n117_9;
wire n118_9;
wire n120_9;
wire n121_9;
wire n122_9;
wire n123_9;
wire n124_9;
wire n125_9;
wire n126_9;
wire n127_9;
wire n466_9;
wire n469_9;
wire n470_9;
wire n471_9;
wire n472_9;
wire n473_9;
wire n474_9;
wire n475_9;
wire n476_9;
wire n508_9;
wire n511_9;
wire n512_9;
wire n513_9;
wire n514_9;
wire n515_9;
wire n516_9;
wire n517_9;
wire n518_9;
wire n550_9;
wire n553_9;
wire n554_9;
wire n555_9;
wire n556_9;
wire n557_9;
wire n558_9;
wire n559_9;
wire n560_9;
wire n592_9;
wire n595_9;
wire n596_9;
wire n597_9;
wire n598_9;
wire n599_9;
wire n600_9;
wire n601_9;
wire n602_9;
wire n4780_9;
wire n4781_9;
wire n4782_9;
wire n4783_9;
wire n4784_9;
wire n4785_9;
wire n4786_9;
wire n4787_9;
wire n1210_3;
wire n1211_3;
wire n1212_3;
wire n1213_3;
wire n1214_3;
wire n1215_3;
wire n1216_3;
wire n1217_3;
wire n5015_6;
wire n5016_5;
wire n5017_5;
wire n5018_5;
wire n5019_5;
wire n5020_5;
wire n5021_5;
wire n5022_5;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n81_s6 (
    .F(n81_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s6.INIT=8'hCA;
  LUT3 n81_s7 (
    .F(n81_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s7.INIT=8'hCA;
  LUT3 n82_s6 (
    .F(n82_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s6.INIT=8'hCA;
  LUT3 n82_s7 (
    .F(n82_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s7.INIT=8'hCA;
  LUT3 n83_s6 (
    .F(n83_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s6.INIT=8'hCA;
  LUT3 n83_s7 (
    .F(n83_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s7.INIT=8'hCA;
  LUT3 n84_s6 (
    .F(n84_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s6.INIT=8'hCA;
  LUT3 n84_s7 (
    .F(n84_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s7.INIT=8'hCA;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s3 (
    .F(n98_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s3.INIT=8'hCA;
  LUT3 n98_s4 (
    .F(n98_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s4.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s3 (
    .F(n108_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s3.INIT=8'hCA;
  LUT3 n108_s4 (
    .F(n108_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s4.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s3 (
    .F(n119_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s3.INIT=8'hCA;
  LUT3 n119_s4 (
    .F(n119_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s4.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n122_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n466_s6 (
    .F(n466_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s6.INIT=8'hCA;
  LUT3 n466_s7 (
    .F(n466_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s7.INIT=8'hCA;
  LUT3 n469_s6 (
    .F(n469_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s6.INIT=8'hCA;
  LUT3 n469_s7 (
    .F(n469_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s7.INIT=8'hCA;
  LUT3 n470_s6 (
    .F(n470_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s6.INIT=8'hCA;
  LUT3 n470_s7 (
    .F(n470_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s7.INIT=8'hCA;
  LUT3 n471_s6 (
    .F(n471_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s6.INIT=8'hCA;
  LUT3 n471_s7 (
    .F(n471_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s7.INIT=8'hCA;
  LUT3 n472_s6 (
    .F(n472_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s6.INIT=8'hCA;
  LUT3 n472_s7 (
    .F(n472_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s7.INIT=8'hCA;
  LUT3 n473_s6 (
    .F(n473_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s6.INIT=8'hCA;
  LUT3 n473_s7 (
    .F(n473_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s7.INIT=8'hCA;
  LUT3 n474_s6 (
    .F(n474_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s6.INIT=8'hCA;
  LUT3 n474_s7 (
    .F(n474_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s7.INIT=8'hCA;
  LUT3 n475_s6 (
    .F(n475_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s6.INIT=8'hCA;
  LUT3 n475_s7 (
    .F(n475_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n508_s6 (
    .F(n508_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s6.INIT=8'hCA;
  LUT3 n508_s7 (
    .F(n508_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s7.INIT=8'hCA;
  LUT3 n511_s6 (
    .F(n511_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s6.INIT=8'hCA;
  LUT3 n511_s7 (
    .F(n511_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s7.INIT=8'hCA;
  LUT3 n512_s6 (
    .F(n512_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s6.INIT=8'hCA;
  LUT3 n512_s7 (
    .F(n512_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s7.INIT=8'hCA;
  LUT3 n513_s6 (
    .F(n513_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s6.INIT=8'hCA;
  LUT3 n513_s7 (
    .F(n513_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s7.INIT=8'hCA;
  LUT3 n514_s6 (
    .F(n514_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s6.INIT=8'hCA;
  LUT3 n514_s7 (
    .F(n514_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s7.INIT=8'hCA;
  LUT3 n515_s6 (
    .F(n515_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s6.INIT=8'hCA;
  LUT3 n515_s7 (
    .F(n515_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s7.INIT=8'hCA;
  LUT3 n516_s6 (
    .F(n516_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s6.INIT=8'hCA;
  LUT3 n516_s7 (
    .F(n516_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s7.INIT=8'hCA;
  LUT3 n517_s6 (
    .F(n517_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s6.INIT=8'hCA;
  LUT3 n517_s7 (
    .F(n517_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s7.INIT=8'hCA;
  LUT3 n518_s6 (
    .F(n518_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s6.INIT=8'hCA;
  LUT3 n518_s7 (
    .F(n518_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s7.INIT=8'hCA;
  LUT3 n550_s6 (
    .F(n550_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s6.INIT=8'hCA;
  LUT3 n550_s7 (
    .F(n550_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s7.INIT=8'hCA;
  LUT3 n1210_s3 (
    .F(n553_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s3.INIT=8'hCA;
  LUT3 n1210_s4 (
    .F(n553_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s4.INIT=8'hCA;
  LUT3 n1211_s3 (
    .F(n554_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s3.INIT=8'hCA;
  LUT3 n1211_s4 (
    .F(n554_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s4.INIT=8'hCA;
  LUT3 n1212_s3 (
    .F(n555_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s3.INIT=8'hCA;
  LUT3 n1212_s4 (
    .F(n555_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s4.INIT=8'hCA;
  LUT3 n1213_s3 (
    .F(n556_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s3.INIT=8'hCA;
  LUT3 n1213_s4 (
    .F(n556_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s4.INIT=8'hCA;
  LUT3 n1214_s3 (
    .F(n557_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s3.INIT=8'hCA;
  LUT3 n1214_s4 (
    .F(n557_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s4.INIT=8'hCA;
  LUT3 n1215_s3 (
    .F(n558_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s3.INIT=8'hCA;
  LUT3 n1215_s4 (
    .F(n558_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s4.INIT=8'hCA;
  LUT3 n1216_s3 (
    .F(n559_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s3.INIT=8'hCA;
  LUT3 n1216_s4 (
    .F(n559_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s4.INIT=8'hCA;
  LUT3 n1217_s3 (
    .F(n560_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s3.INIT=8'hCA;
  LUT3 n1217_s4 (
    .F(n560_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s4.INIT=8'hCA;
  LUT3 n592_s6 (
    .F(n592_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s6.INIT=8'hCA;
  LUT3 n592_s7 (
    .F(n592_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s7.INIT=8'hCA;
  LUT3 n1210_s5 (
    .F(n595_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s5.INIT=8'hCA;
  LUT3 n1210_s6 (
    .F(n595_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s6.INIT=8'hCA;
  LUT3 n1211_s5 (
    .F(n596_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s5.INIT=8'hCA;
  LUT3 n1211_s6 (
    .F(n596_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s6.INIT=8'hCA;
  LUT3 n1212_s5 (
    .F(n597_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s5.INIT=8'hCA;
  LUT3 n1212_s6 (
    .F(n597_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s6.INIT=8'hCA;
  LUT3 n1213_s5 (
    .F(n598_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s5.INIT=8'hCA;
  LUT3 n1213_s6 (
    .F(n598_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s6.INIT=8'hCA;
  LUT3 n1214_s5 (
    .F(n599_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s5.INIT=8'hCA;
  LUT3 n1214_s6 (
    .F(n599_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s6.INIT=8'hCA;
  LUT3 n1215_s5 (
    .F(n600_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s5.INIT=8'hCA;
  LUT3 n1215_s6 (
    .F(n600_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s6.INIT=8'hCA;
  LUT3 n1216_s5 (
    .F(n601_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s5.INIT=8'hCA;
  LUT3 n1216_s6 (
    .F(n601_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s6.INIT=8'hCA;
  LUT3 n1217_s5 (
    .F(n602_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s5.INIT=8'hCA;
  LUT3 n1217_s6 (
    .F(n602_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s6.INIT=8'hCA;
  LUT3 n4780_s6 (
    .F(n4780_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s6.INIT=8'hCA;
  LUT3 n4780_s7 (
    .F(n4780_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s7.INIT=8'hCA;
  LUT3 n4781_s6 (
    .F(n4781_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s6.INIT=8'hCA;
  LUT3 n4781_s7 (
    .F(n4781_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s7.INIT=8'hCA;
  LUT3 n4782_s6 (
    .F(n4782_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s6.INIT=8'hCA;
  LUT3 n4782_s7 (
    .F(n4782_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s7.INIT=8'hCA;
  LUT3 n4783_s6 (
    .F(n4783_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s6.INIT=8'hCA;
  LUT3 n4783_s7 (
    .F(n4783_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s7.INIT=8'hCA;
  LUT3 n4784_s6 (
    .F(n4784_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s6.INIT=8'hCA;
  LUT3 n4784_s7 (
    .F(n4784_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s7.INIT=8'hCA;
  LUT3 n4785_s6 (
    .F(n4785_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s6.INIT=8'hCA;
  LUT3 n4785_s7 (
    .F(n4785_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s7.INIT=8'hCA;
  LUT3 n4786_s6 (
    .F(n4786_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s6.INIT=8'hCA;
  LUT3 n4786_s7 (
    .F(n4786_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s7.INIT=8'hCA;
  LUT3 n4787_s6 (
    .F(n4787_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s6.INIT=8'hCA;
  LUT3 n4787_s7 (
    .F(n4787_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5084_s2 (
    .F(n5084_5),
    .I0(w_command_vram_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I2(n5284_7) 
);
defparam n5084_s2.INIT=8'hAC;
  LUT3 n5085_s1 (
    .F(n5085_4),
    .I0(w_command_vram_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I2(n5284_7) 
);
defparam n5085_s1.INIT=8'hAC;
  LUT3 n5086_s1 (
    .F(n5086_4),
    .I0(w_command_vram_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I2(n5284_7) 
);
defparam n5086_s1.INIT=8'hAC;
  LUT3 n5087_s1 (
    .F(n5087_4),
    .I0(w_command_vram_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I2(n5284_7) 
);
defparam n5087_s1.INIT=8'hAC;
  LUT3 n5088_s1 (
    .F(n5088_4),
    .I0(w_command_vram_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I2(n5284_7) 
);
defparam n5088_s1.INIT=8'hAC;
  LUT3 n5089_s1 (
    .F(n5089_4),
    .I0(w_command_vram_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I2(n5284_7) 
);
defparam n5089_s1.INIT=8'hAC;
  LUT3 n5090_s1 (
    .F(n5090_4),
    .I0(w_command_vram_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I2(n5284_7) 
);
defparam n5090_s1.INIT=8'hAC;
  LUT3 n5091_s1 (
    .F(n5091_4),
    .I0(w_command_vram_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I2(n5284_7) 
);
defparam n5091_s1.INIT=8'hAC;
  LUT3 n5092_s1 (
    .F(n5092_4),
    .I0(w_command_vram_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I2(n5284_7) 
);
defparam n5092_s1.INIT=8'hAC;
  LUT3 n5093_s1 (
    .F(n5093_4),
    .I0(w_command_vram_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I2(n5284_7) 
);
defparam n5093_s1.INIT=8'hAC;
  LUT3 n5094_s1 (
    .F(n5094_4),
    .I0(w_command_vram_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I2(n5284_7) 
);
defparam n5094_s1.INIT=8'hAC;
  LUT3 n5095_s1 (
    .F(n5095_4),
    .I0(w_command_vram_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I2(n5284_7) 
);
defparam n5095_s1.INIT=8'hAC;
  LUT3 n5096_s1 (
    .F(n5096_4),
    .I0(w_command_vram_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I2(n5284_7) 
);
defparam n5096_s1.INIT=8'hAC;
  LUT3 n5097_s1 (
    .F(n5097_4),
    .I0(w_command_vram_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I2(n5284_7) 
);
defparam n5097_s1.INIT=8'hAC;
  LUT3 n5098_s1 (
    .F(n5098_4),
    .I0(w_command_vram_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I2(n5284_7) 
);
defparam n5098_s1.INIT=8'hAC;
  LUT3 n5156_s2 (
    .F(n5156_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5284_7) 
);
defparam n5156_s2.INIT=8'hCA;
  LUT3 n5157_s1 (
    .F(n5157_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5284_7) 
);
defparam n5157_s1.INIT=8'hCA;
  LUT3 n5158_s1 (
    .F(n5158_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5284_7) 
);
defparam n5158_s1.INIT=8'hCA;
  LUT3 n5159_s1 (
    .F(n5159_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5284_7) 
);
defparam n5159_s1.INIT=8'hCA;
  LUT3 n5160_s1 (
    .F(n5160_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5284_7) 
);
defparam n5160_s1.INIT=8'hCA;
  LUT3 n5161_s1 (
    .F(n5161_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5284_7) 
);
defparam n5161_s1.INIT=8'hCA;
  LUT3 n5162_s1 (
    .F(n5162_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5284_7) 
);
defparam n5162_s1.INIT=8'hCA;
  LUT3 n5163_s1 (
    .F(n5163_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5284_7) 
);
defparam n5163_s1.INIT=8'hCA;
  LUT3 n5164_s2 (
    .F(n5164_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5164_s2.INIT=8'hAC;
  LUT3 n5165_s1 (
    .F(n5165_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5165_s1.INIT=8'hAC;
  LUT3 n5166_s1 (
    .F(n5166_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5166_s1.INIT=8'hAC;
  LUT3 n5167_s1 (
    .F(n5167_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5167_s1.INIT=8'hAC;
  LUT3 n5168_s1 (
    .F(n5168_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5168_s1.INIT=8'hAC;
  LUT3 n5169_s1 (
    .F(n5169_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5169_s1.INIT=8'hAC;
  LUT3 n5170_s1 (
    .F(n5170_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5170_s1.INIT=8'hAC;
  LUT3 n5171_s1 (
    .F(n5171_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5171_s1.INIT=8'hAC;
  LUT3 n5172_s2 (
    .F(n5172_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5172_s2.INIT=8'hAC;
  LUT3 n5173_s1 (
    .F(n5173_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5173_s1.INIT=8'hAC;
  LUT3 n5174_s1 (
    .F(n5174_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5174_s1.INIT=8'hAC;
  LUT3 n5175_s1 (
    .F(n5175_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5175_s1.INIT=8'hAC;
  LUT3 n5176_s1 (
    .F(n5176_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5176_s1.INIT=8'hAC;
  LUT3 n5177_s1 (
    .F(n5177_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5177_s1.INIT=8'hAC;
  LUT3 n5178_s1 (
    .F(n5178_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5178_s1.INIT=8'hAC;
  LUT3 n5179_s1 (
    .F(n5179_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5179_s1.INIT=8'hAC;
  LUT3 n5180_s2 (
    .F(n5180_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5180_s2.INIT=8'hAC;
  LUT3 n5181_s1 (
    .F(n5181_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5181_s1.INIT=8'hAC;
  LUT3 n5182_s1 (
    .F(n5182_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5182_s1.INIT=8'hAC;
  LUT3 n5183_s1 (
    .F(n5183_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5183_s1.INIT=8'hAC;
  LUT3 n5184_s1 (
    .F(n5184_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5184_s1.INIT=8'hAC;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5185_s1.INIT=8'hAC;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5186_s1.INIT=8'hAC;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5187_s1.INIT=8'hAC;
  LUT4 n5851_s6 (
    .F(n5851_9),
    .I0(n5851_10),
    .I1(n5851_11),
    .I2(n5851_12),
    .I3(n5851_13) 
);
defparam n5851_s6.INIT=16'h00F1;
  LUT4 n5852_s6 (
    .F(n5852_9),
    .I0(n5852_10),
    .I1(n5852_11),
    .I2(n5851_12),
    .I3(n5852_12) 
);
defparam n5852_s6.INIT=16'h00F1;
  LUT4 n5853_s6 (
    .F(n5853_9),
    .I0(n5853_10),
    .I1(n5853_11),
    .I2(n5851_12),
    .I3(n5853_12) 
);
defparam n5853_s6.INIT=16'h00F1;
  LUT4 n5854_s6 (
    .F(n5854_9),
    .I0(n5854_10),
    .I1(n5854_11),
    .I2(n5851_12),
    .I3(n5854_12) 
);
defparam n5854_s6.INIT=16'h00F1;
  LUT4 n5855_s6 (
    .F(n5855_9),
    .I0(n5855_10),
    .I1(n5855_11),
    .I2(n5851_12),
    .I3(n5855_12) 
);
defparam n5855_s6.INIT=16'h00F1;
  LUT4 n5856_s6 (
    .F(n5856_9),
    .I0(n5856_10),
    .I1(n5856_11),
    .I2(n5851_12),
    .I3(n5856_12) 
);
defparam n5856_s6.INIT=16'h00F1;
  LUT4 n5857_s6 (
    .F(n5857_9),
    .I0(n5857_10),
    .I1(n5857_11),
    .I2(n5851_12),
    .I3(n5857_12) 
);
defparam n5857_s6.INIT=16'h00F1;
  LUT4 n5858_s6 (
    .F(n5858_9),
    .I0(n5858_10),
    .I1(n5858_11),
    .I2(n5851_12),
    .I3(n5858_12) 
);
defparam n5858_s6.INIT=16'h00F1;
  LUT4 n5859_s6 (
    .F(n5859_9),
    .I0(n5859_10),
    .I1(n5859_11),
    .I2(n5851_12),
    .I3(n5859_12) 
);
defparam n5859_s6.INIT=16'h00F1;
  LUT4 n5860_s6 (
    .F(n5860_9),
    .I0(n5860_10),
    .I1(n5860_11),
    .I2(n5851_12),
    .I3(n5860_12) 
);
defparam n5860_s6.INIT=16'h00F1;
  LUT4 n5861_s6 (
    .F(n5861_9),
    .I0(n5861_10),
    .I1(n5861_11),
    .I2(n5851_12),
    .I3(n5861_12) 
);
defparam n5861_s6.INIT=16'h00F1;
  LUT4 n5862_s6 (
    .F(n5862_9),
    .I0(n5862_10),
    .I1(n5862_11),
    .I2(n5851_12),
    .I3(n5862_12) 
);
defparam n5862_s6.INIT=16'h00F1;
  LUT4 n5863_s6 (
    .F(n5863_9),
    .I0(n5863_10),
    .I1(n5863_11),
    .I2(n5851_12),
    .I3(n5863_12) 
);
defparam n5863_s6.INIT=16'h00F1;
  LUT4 n5864_s6 (
    .F(n5864_9),
    .I0(n5864_10),
    .I1(n5864_11),
    .I2(n5851_12),
    .I3(n5864_12) 
);
defparam n5864_s6.INIT=16'h00F1;
  LUT4 n5865_s6 (
    .F(n5865_9),
    .I0(n5865_10),
    .I1(n5865_11),
    .I2(n5851_12),
    .I3(n5865_12) 
);
defparam n5865_s6.INIT=16'h00F1;
  LUT4 n5866_s1 (
    .F(n5866_4),
    .I0(n5866_22),
    .I1(n96_9),
    .I2(n5866_6),
    .I3(n5866_7) 
);
defparam n5866_s1.INIT=16'h000E;
  LUT4 n5867_s1 (
    .F(n5867_4),
    .I0(n5867_5),
    .I1(n5867_6),
    .I2(n97_9),
    .I3(n5851_12) 
);
defparam n5867_s1.INIT=16'hF011;
  LUT4 n5868_s1 (
    .F(n5868_4),
    .I0(n5868_5),
    .I1(n5868_6),
    .I2(n5851_12),
    .I3(n5868_20) 
);
defparam n5868_s1.INIT=16'h00F1;
  LUT4 n5869_s1 (
    .F(n5869_4),
    .I0(n5866_22),
    .I1(n99_9),
    .I2(n5869_5),
    .I3(n5869_6) 
);
defparam n5869_s1.INIT=16'h000E;
  LUT4 n5870_s1 (
    .F(n5870_4),
    .I0(n5866_22),
    .I1(n100_9),
    .I2(n5870_5),
    .I3(n5870_6) 
);
defparam n5870_s1.INIT=16'h000E;
  LUT4 n5871_s1 (
    .F(n5871_4),
    .I0(n5871_5),
    .I1(n5871_6),
    .I2(n101_9),
    .I3(n5866_22) 
);
defparam n5871_s1.INIT=16'h11F0;
  LUT4 n5872_s1 (
    .F(n5872_4),
    .I0(n5872_5),
    .I1(n5872_6),
    .I2(n102_9),
    .I3(n5851_12) 
);
defparam n5872_s1.INIT=16'hF011;
  LUT4 n5873_s1 (
    .F(n5873_4),
    .I0(n5873_5),
    .I1(n5873_6),
    .I2(n103_9),
    .I3(n5866_22) 
);
defparam n5873_s1.INIT=16'hBBF0;
  LUT4 n5874_s1 (
    .F(n5874_4),
    .I0(n5874_5),
    .I1(n5874_6),
    .I2(n104_9),
    .I3(n5866_22) 
);
defparam n5874_s1.INIT=16'h11F0;
  LUT4 n5875_s1 (
    .F(n5875_4),
    .I0(n5875_5),
    .I1(n5875_6),
    .I2(n105_9),
    .I3(n5866_22) 
);
defparam n5875_s1.INIT=16'hBBF0;
  LUT4 n5876_s1 (
    .F(n5876_4),
    .I0(n5876_5),
    .I1(n5876_6),
    .I2(n106_9),
    .I3(n5866_22) 
);
defparam n5876_s1.INIT=16'h11F0;
  LUT4 n5877_s1 (
    .F(n5877_4),
    .I0(n5877_5),
    .I1(n5877_6),
    .I2(n107_9),
    .I3(n5851_12) 
);
defparam n5877_s1.INIT=16'hF011;
  LUT4 n5878_s1 (
    .F(n5878_4),
    .I0(n5878_21),
    .I1(n5878_6),
    .I2(n5878_7),
    .I3(n5878_25) 
);
defparam n5878_s1.INIT=16'h001F;
  LUT4 n5879_s1 (
    .F(n5879_4),
    .I0(n5866_22),
    .I1(n109_9),
    .I2(n5879_5),
    .I3(n5879_6) 
);
defparam n5879_s1.INIT=16'h000E;
  LUT4 n5880_s1 (
    .F(n5880_4),
    .I0(n5880_5),
    .I1(n5880_6),
    .I2(n110_9),
    .I3(n5866_22) 
);
defparam n5880_s1.INIT=16'hEEF0;
  LUT4 n5881_s1 (
    .F(n5881_4),
    .I0(n5881_5),
    .I1(n5881_6),
    .I2(n111_9),
    .I3(n5851_12) 
);
defparam n5881_s1.INIT=16'hF011;
  LUT4 n5882_s1 (
    .F(n5882_4),
    .I0(n5866_22),
    .I1(n112_9),
    .I2(n5882_5),
    .I3(n5882_6) 
);
defparam n5882_s1.INIT=16'h000E;
  LUT4 n5883_s1 (
    .F(n5883_4),
    .I0(n5866_22),
    .I1(n113_9),
    .I2(n5883_5),
    .I3(n5883_6) 
);
defparam n5883_s1.INIT=16'h000E;
  LUT4 n5884_s1 (
    .F(n5884_4),
    .I0(n5884_5),
    .I1(n5884_6),
    .I2(n114_9),
    .I3(n5866_22) 
);
defparam n5884_s1.INIT=16'h11F0;
  LUT4 n5885_s1 (
    .F(n5885_4),
    .I0(n5866_22),
    .I1(n115_9),
    .I2(n5885_5),
    .I3(n5885_6) 
);
defparam n5885_s1.INIT=16'h000E;
  LUT4 n5886_s1 (
    .F(n5886_4),
    .I0(n5866_22),
    .I1(n116_9),
    .I2(n5886_5),
    .I3(n5886_6) 
);
defparam n5886_s1.INIT=16'hFFF4;
  LUT4 n5887_s1 (
    .F(n5887_4),
    .I0(n5887_5),
    .I1(n5887_6),
    .I2(n117_9),
    .I3(n5851_12) 
);
defparam n5887_s1.INIT=16'hF011;
  LUT4 n5888_s1 (
    .F(n5888_4),
    .I0(n5888_5),
    .I1(n5888_6),
    .I2(n118_9),
    .I3(n5851_12) 
);
defparam n5888_s1.INIT=16'hF011;
  LUT4 n5889_s1 (
    .F(n5889_4),
    .I0(n5878_21),
    .I1(n5889_5),
    .I2(n5889_6),
    .I3(n5889_18) 
);
defparam n5889_s1.INIT=16'h001F;
  LUT4 n5890_s1 (
    .F(n5890_4),
    .I0(n5890_5),
    .I1(n5890_6),
    .I2(n120_9),
    .I3(n5851_12) 
);
defparam n5890_s1.INIT=16'hF011;
  LUT4 n5891_s1 (
    .F(n5891_4),
    .I0(n5866_22),
    .I1(n121_9),
    .I2(n5891_5),
    .I3(n5891_6) 
);
defparam n5891_s1.INIT=16'h000E;
  LUT4 n5892_s1 (
    .F(n5892_4),
    .I0(n5892_5),
    .I1(n5892_6),
    .I2(n122_9),
    .I3(n5851_12) 
);
defparam n5892_s1.INIT=16'hF011;
  LUT4 n5893_s1 (
    .F(n5893_4),
    .I0(n5893_5),
    .I1(n5893_6),
    .I2(n123_9),
    .I3(n5851_12) 
);
defparam n5893_s1.INIT=16'hF011;
  LUT4 n5894_s1 (
    .F(n5894_4),
    .I0(n5866_22),
    .I1(n124_9),
    .I2(n5894_5),
    .I3(n5894_6) 
);
defparam n5894_s1.INIT=16'h000E;
  LUT4 n5895_s1 (
    .F(n5895_4),
    .I0(n5866_22),
    .I1(n125_9),
    .I2(n5895_5),
    .I3(n5895_6) 
);
defparam n5895_s1.INIT=16'hEEE0;
  LUT4 n5896_s1 (
    .F(n5896_4),
    .I0(n5896_5),
    .I1(n5896_6),
    .I2(n126_9),
    .I3(n5866_22) 
);
defparam n5896_s1.INIT=16'h11F0;
  LUT4 n5897_s1 (
    .F(n5897_4),
    .I0(n5866_22),
    .I1(n127_9),
    .I2(n5897_5),
    .I3(n5897_6) 
);
defparam n5897_s1.INIT=16'h000E;
  LUT4 n5898_s6 (
    .F(n5898_9),
    .I0(n5898_10),
    .I1(n5898_11),
    .I2(n5851_12),
    .I3(n5898_12) 
);
defparam n5898_s6.INIT=16'h00F1;
  LUT4 n5899_s6 (
    .F(n5899_9),
    .I0(n5899_10),
    .I1(n5899_11),
    .I2(n5851_12),
    .I3(n5899_12) 
);
defparam n5899_s6.INIT=16'h00F1;
  LUT4 n5900_s6 (
    .F(n5900_9),
    .I0(n5900_10),
    .I1(n5900_11),
    .I2(n5851_12),
    .I3(n5900_12) 
);
defparam n5900_s6.INIT=16'h00F1;
  LUT4 n5901_s6 (
    .F(n5901_9),
    .I0(n5901_10),
    .I1(n5901_11),
    .I2(n5851_12),
    .I3(n5901_12) 
);
defparam n5901_s6.INIT=16'h00F1;
  LUT4 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_data_en),
    .I1(ff_cache0_already_read_9),
    .I2(ff_cache0_already_read_16),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_already_read_s4.INIT=16'hF400;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_already_read_9),
    .I2(n5284_7),
    .I3(ff_cache1_already_read_10) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT3 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_16),
    .I1(ff_cache2_already_read_10),
    .I2(ff_cache2_already_read_18) 
);
defparam ff_cache2_already_read_s4.INIT=8'hE0;
  LUT3 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache3_already_read_16),
    .I1(ff_cache3_already_read_14),
    .I2(ff_cache0_already_read_11) 
);
defparam ff_cache3_already_read_s5.INIT=8'hE0;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_1_7),
    .I0(ff_flush_state_2_11),
    .I1(w_command_vram_valid),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam ff_flush_state_2_s3.INIT=16'hFFF2;
  LUT4 n6693_s3 (
    .F(n6694_7),
    .I0(w_cache_vram_rdata_en),
    .I1(n6693_11),
    .I2(n6693_12),
    .I3(ff_start) 
);
defparam n6693_s3.INIT=16'hFF10;
  LUT4 ff_vram_wdata_31_s4 (
    .F(ff_vram_wdata_31_7),
    .I0(ff_start),
    .I1(w_command_vram_valid),
    .I2(ff_cache_flush_start),
    .I3(ff_vram_wdata_31_8) 
);
defparam ff_vram_wdata_31_s4.INIT=16'h0001;
  LUT4 ff_cache0_address_15_s5 (
    .F(ff_cache0_address_15_10),
    .I0(ff_cache0_address_15_11),
    .I1(ff_cache0_address_15_12),
    .I2(ff_cache0_already_read_16),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_address_15_s5.INIT=16'hF400;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache0_already_read_16),
    .I2(ff_cache0_data_31_14),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_already_read_16),
    .I2(ff_cache0_data_23_13),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache0_already_read_16),
    .I2(ff_cache0_data_15_13),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_already_read_16),
    .I2(ff_cache0_data_7_13),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache1_address_16_s5 (
    .F(ff_cache1_address_16_10),
    .I0(n5284_7),
    .I1(ff_cache1_address_16_11),
    .I2(ff_cache1_address_16_12),
    .I3(ff_cache1_already_read_10) 
);
defparam ff_cache1_address_16_s5.INIT=16'hFE00;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache1_data_31_19),
    .I2(ff_cache1_data_31_17),
    .I3(ff_cache1_data_31_25) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_31_19),
    .I2(ff_cache1_data_23_13),
    .I3(ff_cache1_data_31_25) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache1_data_31_19),
    .I2(ff_cache1_data_15_13),
    .I3(ff_cache1_data_31_25) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_31_19),
    .I2(ff_cache1_data_7_13),
    .I3(ff_cache1_data_31_25) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_10),
    .I0(ff_cache2_address_16_11),
    .I1(ff_cache2_address_16_16),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache2_address_16_s5.INIT=16'hC500;
  LUT4 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_mask[3]),
    .I1(ff_cache2_already_read_16),
    .I2(ff_cache2_data_31_14),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_already_read_16),
    .I2(ff_cache2_data_23_13),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_mask[1]),
    .I1(ff_cache2_already_read_16),
    .I2(ff_cache2_data_15_13),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_already_read_16),
    .I2(ff_cache2_data_7_13),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_10),
    .I0(n5284_7),
    .I1(ff_cache3_address_16_11),
    .I2(ff_cache3_already_read_16),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache3_address_16_s5.INIT=16'hF400;
  LUT4 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache3_already_read_16),
    .I2(ff_cache3_data_31_16),
    .I3(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_already_read_16),
    .I2(ff_cache3_data_23_13),
    .I3(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache3_already_read_16),
    .I2(ff_cache3_data_15_13),
    .I3(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_already_read_16),
    .I2(ff_cache3_data_7_13),
    .I3(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_7_s5.INIT=16'hF800;
  LUT4 ff_vram_address_16_s9 (
    .F(ff_vram_address_16_12),
    .I0(ff_read_pixel_7_17),
    .I1(ff_cache_flush_start),
    .I2(ff_vram_address_16_17),
    .I3(ff_vram_wdata_31_7) 
);
defparam ff_vram_address_16_s9.INIT=16'hFF10;
  LUT4 ff_cache_vram_rdata_7_s6 (
    .F(ff_cache_vram_rdata_7_9),
    .I0(n5284_7),
    .I1(w_command_vram_rdata_en),
    .I2(ff_cache_vram_rdata_7_10),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache_vram_rdata_7_s6.INIT=16'hF800;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_9),
    .I1(ff_cache0_data_en_14),
    .I2(ff_cache0_data_en_11),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFFB0;
  LUT3 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(ff_cache1_data_en_10),
    .I2(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=8'hF4;
  LUT3 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_9),
    .I1(ff_cache2_data_en_10),
    .I2(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=8'hF4;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_already_read_14),
    .I1(ff_cache3_data_en_12),
    .I2(ff_cache3_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_command_vram_valid),
    .I1(ff_busy_9),
    .I2(ff_busy_13),
    .I3(ff_busy_11) 
);
defparam ff_busy_s3.INIT=16'h10FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(n5284_7),
    .I1(ff_cache0_data_mask_2_12),
    .I2(ff_cache0_data_en_14),
    .I3(ff_cache0_data_mask_2_13) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h4F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(n5284_7),
    .I1(ff_cache0_data_mask_1_11),
    .I2(ff_cache0_data_en_14),
    .I3(ff_cache0_data_mask_2_13) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h4F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(n5284_7),
    .I1(ff_cache0_data_mask_0_11),
    .I2(ff_cache0_data_en_14),
    .I3(ff_cache0_data_mask_2_13) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h4F00;
  LUT4 ff_cache3_data_mask_3_s6 (
    .F(ff_cache3_data_mask_3_11),
    .I0(ff_cache3_data_mask_3_21),
    .I1(ff_cache3_data_mask_3_19),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_3_s6.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_2_s5 (
    .F(ff_cache3_data_mask_2_10),
    .I0(ff_cache3_data_mask_3_21),
    .I1(ff_cache3_data_mask_2_15),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_2_s5.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_1_s5 (
    .F(ff_cache3_data_mask_1_10),
    .I0(ff_cache3_data_mask_3_21),
    .I1(ff_cache3_data_mask_1_15),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_1_s5.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_0_s5 (
    .F(ff_cache3_data_mask_0_10),
    .I0(ff_cache3_data_mask_3_21),
    .I1(ff_cache3_data_mask_0_15),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_0_s5.INIT=16'h0D00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(n5284_7),
    .I1(ff_cache0_data_mask_3_11),
    .I2(ff_cache0_data_en_14),
    .I3(ff_cache0_data_mask_2_13) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h4F00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_cache_flush_start),
    .I1(ff_vram_valid_8),
    .I2(w_command_vram_valid),
    .I3(ff_vram_valid_9) 
);
defparam ff_vram_valid_s4.INIT=16'h01FF;
  LUT4 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_22),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_3_s7.INIT=16'h0D00;
  LUT4 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_2_14),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_2_s6.INIT=16'h0D00;
  LUT4 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_1_14),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_1_s6.INIT=16'h0D00;
  LUT4 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_0_14),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_0_s6.INIT=16'h0D00;
  LUT4 ff_vram_address_16_s10 (
    .F(ff_vram_address_16_14),
    .I0(ff_start),
    .I1(w_command_vram_valid),
    .I2(ff_cache_flush_start),
    .I3(ff_vram_valid_8) 
);
defparam ff_vram_address_16_s10.INIT=16'h0001;
  LUT4 n6411_s3 (
    .F(n6411_8),
    .I0(ff_cache_flush_start),
    .I1(n6411_15),
    .I2(n6411_13),
    .I3(ff_start) 
);
defparam n6411_s3.INIT=16'h00FE;
  LUT4 n6188_s2 (
    .F(n6188_7),
    .I0(n6188_8),
    .I1(n6411_15),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6188_s2.INIT=16'h000E;
  LUT3 n6409_s5 (
    .F(n6409_10),
    .I0(n6409_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6409_s5.INIT=8'h0E;
  LUT3 n6697_s4 (
    .F(n6697_9),
    .I0(n6697_12),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6697_s4.INIT=8'h0E;
  LUT4 n6695_s6 (
    .F(n6695_11),
    .I0(n5851_12),
    .I1(n6695_12),
    .I2(w_command_vram_valid),
    .I3(ff_start) 
);
defparam n6695_s6.INIT=16'h000E;
  LUT4 n6694_s3 (
    .F(n6694_9),
    .I0(ff_priority[0]),
    .I1(n6694_12),
    .I2(ff_start),
    .I3(ff_vram_address_16_17) 
);
defparam n6694_s3.INIT=16'h0C05;
  LUT4 n6693_s4 (
    .F(n6693_10),
    .I0(n6693_24),
    .I1(n6693_14),
    .I2(ff_start),
    .I3(ff_vram_address_16_17) 
);
defparam n6693_s4.INIT=16'h0A0C;
  LUT4 n5850_s4 (
    .F(n5850_9),
    .I0(n5850_10),
    .I1(n5850_11),
    .I2(n5850_15),
    .I3(n5850_13) 
);
defparam n5850_s4.INIT=16'h4F00;
  LUT3 n5284_s2 (
    .F(n5284_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5284_s2.INIT=8'hEF;
  LUT4 n5625_s3 (
    .F(n5625_8),
    .I0(n5643_9),
    .I1(n5625_9),
    .I2(ff_cache_vram_write),
    .I3(n5625_12) 
);
defparam n5625_s3.INIT=16'h1FFF;
  LUT4 n5624_s3 (
    .F(n5624_8),
    .I0(n5642_9),
    .I1(n5625_9),
    .I2(ff_cache_vram_write),
    .I3(n5625_12) 
);
defparam n5624_s3.INIT=16'h1FFF;
  LUT4 n5623_s3 (
    .F(n5623_8),
    .I0(n5641_9),
    .I1(n5625_9),
    .I2(ff_cache_vram_write),
    .I3(n5625_12) 
);
defparam n5623_s3.INIT=16'h1FFF;
  LUT4 n5622_s3 (
    .F(n5622_8),
    .I0(n5640_9),
    .I1(n5625_9),
    .I2(ff_cache_vram_write),
    .I3(n5625_12) 
);
defparam n5622_s3.INIT=16'h1FFF;
  LUT3 n5015_s7 (
    .F(n5015_8),
    .I0(n469_9),
    .I1(n4780_9),
    .I2(n5284_7) 
);
defparam n5015_s7.INIT=8'hCA;
  LUT3 n5016_s5 (
    .F(n5016_7),
    .I0(n470_9),
    .I1(n4781_9),
    .I2(n5284_7) 
);
defparam n5016_s5.INIT=8'hCA;
  LUT3 n5017_s5 (
    .F(n5017_7),
    .I0(n471_9),
    .I1(n4782_9),
    .I2(n5284_7) 
);
defparam n5017_s5.INIT=8'hCA;
  LUT3 n5018_s5 (
    .F(n5018_7),
    .I0(n472_9),
    .I1(n4783_9),
    .I2(n5284_7) 
);
defparam n5018_s5.INIT=8'hCA;
  LUT3 n5019_s5 (
    .F(n5019_7),
    .I0(n473_9),
    .I1(n4784_9),
    .I2(n5284_7) 
);
defparam n5019_s5.INIT=8'hCA;
  LUT3 n5020_s5 (
    .F(n5020_7),
    .I0(n474_9),
    .I1(n4785_9),
    .I2(n5284_7) 
);
defparam n5020_s5.INIT=8'hCA;
  LUT3 n5021_s5 (
    .F(n5021_7),
    .I0(n475_9),
    .I1(n4786_9),
    .I2(n5284_7) 
);
defparam n5021_s5.INIT=8'hCA;
  LUT3 n5022_s6 (
    .F(n5022_7),
    .I0(n476_9),
    .I1(n4787_9),
    .I2(n5284_7) 
);
defparam n5022_s6.INIT=8'hCA;
  LUT2 n1350_s1 (
    .F(n1350_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n1350_s1.INIT=4'h4;
  LUT4 n5851_s7 (
    .F(n5851_10),
    .I0(n5851_14),
    .I1(n5851_15),
    .I2(n5851_16),
    .I3(n5851_17) 
);
defparam n5851_s7.INIT=16'h0001;
  LUT4 n5851_s8 (
    .F(n5851_11),
    .I0(n5850_10),
    .I1(n5850_11),
    .I2(ff_cache_vram_address[16]),
    .I3(n5850_15) 
);
defparam n5851_s8.INIT=16'h0B00;
  LUT2 n5851_s9 (
    .F(n5851_12),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5851_s9.INIT=4'h8;
  LUT4 n5851_s10 (
    .F(n5851_13),
    .I0(n5851_18),
    .I1(n5866_22),
    .I2(n81_9),
    .I3(n5851_19) 
);
defparam n5851_s10.INIT=16'h0703;
  LUT4 n5852_s7 (
    .F(n5852_10),
    .I0(n5850_10),
    .I1(n5850_11),
    .I2(ff_cache_vram_address[15]),
    .I3(n5850_15) 
);
defparam n5852_s7.INIT=16'h0B00;
  LUT4 n5852_s8 (
    .F(n5852_11),
    .I0(n5852_13),
    .I1(n5852_14),
    .I2(n5852_15),
    .I3(n5852_16) 
);
defparam n5852_s8.INIT=16'h0100;
  LUT4 n5852_s9 (
    .F(n5852_12),
    .I0(n5851_18),
    .I1(n5851_19),
    .I2(n5866_22),
    .I3(n82_9) 
);
defparam n5852_s9.INIT=16'h004F;
  LUT4 n5853_s7 (
    .F(n5853_10),
    .I0(n5850_10),
    .I1(n5850_11),
    .I2(ff_cache_vram_address[14]),
    .I3(n5850_15) 
);
defparam n5853_s7.INIT=16'h0B00;
  LUT4 n5853_s8 (
    .F(n5853_11),
    .I0(n5853_13),
    .I1(n5853_23),
    .I2(n5853_15),
    .I3(n5853_16) 
);
defparam n5853_s8.INIT=16'h0100;
  LUT4 n5853_s9 (
    .F(n5853_12),
    .I0(n5851_18),
    .I1(n5866_22),
    .I2(n83_9),
    .I3(n5851_19) 
);
defparam n5853_s9.INIT=16'h0703;
  LUT4 n5854_s7 (
    .F(n5854_10),
    .I0(n5850_10),
    .I1(n5850_11),
    .I2(ff_cache_vram_address[13]),
    .I3(n5850_15) 
);
defparam n5854_s7.INIT=16'h0B00;
  LUT4 n5854_s8 (
    .F(n5854_11),
    .I0(n5854_13),
    .I1(n5854_14),
    .I2(n5854_15),
    .I3(n5854_16) 
);
defparam n5854_s8.INIT=16'h0100;
  LUT4 n5854_s9 (
    .F(n5854_12),
    .I0(n5851_18),
    .I1(n5866_22),
    .I2(n84_9),
    .I3(n5851_19) 
);
defparam n5854_s9.INIT=16'h0703;
  LUT4 n5855_s7 (
    .F(n5855_10),
    .I0(n5850_10),
    .I1(n5850_11),
    .I2(ff_cache_vram_address[12]),
    .I3(n5850_15) 
);
defparam n5855_s7.INIT=16'h0B00;
  LUT4 n5855_s8 (
    .F(n5855_11),
    .I0(n5855_13),
    .I1(n5855_14),
    .I2(n5855_15),
    .I3(n5855_16) 
);
defparam n5855_s8.INIT=16'h0100;
  LUT4 n5855_s9 (
    .F(n5855_12),
    .I0(n5851_18),
    .I1(n5866_22),
    .I2(n85_9),
    .I3(n5851_19) 
);
defparam n5855_s9.INIT=16'h0703;
  LUT4 n5856_s7 (
    .F(n5856_10),
    .I0(n5850_10),
    .I1(n5850_11),
    .I2(ff_cache_vram_address[11]),
    .I3(n5850_15) 
);
defparam n5856_s7.INIT=16'h0B00;
  LUT4 n5856_s8 (
    .F(n5856_11),
    .I0(n5856_13),
    .I1(n5856_14),
    .I2(n5856_15),
    .I3(n5856_16) 
);
defparam n5856_s8.INIT=16'h0100;
  LUT4 n5856_s9 (
    .F(n5856_12),
    .I0(n5851_18),
    .I1(n5866_22),
    .I2(n86_9),
    .I3(n5851_19) 
);
defparam n5856_s9.INIT=16'h0703;
  LUT4 n5857_s7 (
    .F(n5857_10),
    .I0(n5850_10),
    .I1(n5850_11),
    .I2(ff_cache_vram_address[10]),
    .I3(n5850_15) 
);
defparam n5857_s7.INIT=16'h0B00;
  LUT4 n5857_s8 (
    .F(n5857_11),
    .I0(n5857_13),
    .I1(n5857_14),
    .I2(n5857_15),
    .I3(n5857_16) 
);
defparam n5857_s8.INIT=16'h0100;
  LUT4 n5857_s9 (
    .F(n5857_12),
    .I0(n5851_18),
    .I1(n5866_22),
    .I2(n87_9),
    .I3(n5851_19) 
);
defparam n5857_s9.INIT=16'h0703;
  LUT4 n5858_s7 (
    .F(n5858_10),
    .I0(n5850_10),
    .I1(n5850_11),
    .I2(ff_cache_vram_address[9]),
    .I3(n5850_15) 
);
defparam n5858_s7.INIT=16'h0B00;
  LUT4 n5858_s8 (
    .F(n5858_11),
    .I0(n5858_13),
    .I1(n5858_14),
    .I2(n5858_15),
    .I3(n5858_16) 
);
defparam n5858_s8.INIT=16'h0100;
  LUT4 n5858_s9 (
    .F(n5858_12),
    .I0(n5851_18),
    .I1(n5866_22),
    .I2(n88_9),
    .I3(n5851_19) 
);
defparam n5858_s9.INIT=16'h0703;
  LUT4 n5859_s7 (
    .F(n5859_10),
    .I0(n5850_10),
    .I1(n5850_11),
    .I2(ff_cache_vram_address[8]),
    .I3(n5850_15) 
);
defparam n5859_s7.INIT=16'h0B00;
  LUT4 n5859_s8 (
    .F(n5859_11),
    .I0(n5859_13),
    .I1(n5859_14),
    .I2(n5859_15),
    .I3(n5859_16) 
);
defparam n5859_s8.INIT=16'h0100;
  LUT4 n5859_s9 (
    .F(n5859_12),
    .I0(n5851_18),
    .I1(n5866_22),
    .I2(n89_9),
    .I3(n5851_19) 
);
defparam n5859_s9.INIT=16'h0703;
  LUT4 n5860_s7 (
    .F(n5860_10),
    .I0(n5850_10),
    .I1(n5850_11),
    .I2(ff_cache_vram_address[7]),
    .I3(n5850_15) 
);
defparam n5860_s7.INIT=16'h0B00;
  LUT4 n5860_s8 (
    .F(n5860_11),
    .I0(n5860_13),
    .I1(n5860_14),
    .I2(n5860_15),
    .I3(n5860_16) 
);
defparam n5860_s8.INIT=16'h0001;
  LUT4 n5860_s9 (
    .F(n5860_12),
    .I0(n5851_18),
    .I1(n5866_22),
    .I2(n90_9),
    .I3(n5851_19) 
);
defparam n5860_s9.INIT=16'h0703;
  LUT4 n5861_s7 (
    .F(n5861_10),
    .I0(n5850_10),
    .I1(n5850_11),
    .I2(ff_cache_vram_address[6]),
    .I3(n5850_15) 
);
defparam n5861_s7.INIT=16'h0B00;
  LUT4 n5861_s8 (
    .F(n5861_11),
    .I0(n5861_13),
    .I1(n5861_14),
    .I2(n5861_15),
    .I3(n5861_16) 
);
defparam n5861_s8.INIT=16'h0100;
  LUT4 n5861_s9 (
    .F(n5861_12),
    .I0(n5851_18),
    .I1(n5866_22),
    .I2(n91_9),
    .I3(n5851_19) 
);
defparam n5861_s9.INIT=16'h0703;
  LUT4 n5862_s7 (
    .F(n5862_10),
    .I0(n5850_10),
    .I1(n5850_11),
    .I2(ff_cache_vram_address[5]),
    .I3(n5850_15) 
);
defparam n5862_s7.INIT=16'h0B00;
  LUT4 n5862_s8 (
    .F(n5862_11),
    .I0(n5862_13),
    .I1(n5862_14),
    .I2(n5862_15),
    .I3(n5862_16) 
);
defparam n5862_s8.INIT=16'h0100;
  LUT4 n5862_s9 (
    .F(n5862_12),
    .I0(n5851_18),
    .I1(n5866_22),
    .I2(n92_9),
    .I3(n5851_19) 
);
defparam n5862_s9.INIT=16'h0703;
  LUT4 n5863_s7 (
    .F(n5863_10),
    .I0(n5850_10),
    .I1(n5850_11),
    .I2(ff_cache_vram_address[4]),
    .I3(n5850_15) 
);
defparam n5863_s7.INIT=16'h0B00;
  LUT4 n5863_s8 (
    .F(n5863_11),
    .I0(n5863_13),
    .I1(n5863_14),
    .I2(n5863_15),
    .I3(n5863_16) 
);
defparam n5863_s8.INIT=16'h0100;
  LUT4 n5863_s9 (
    .F(n5863_12),
    .I0(n5851_18),
    .I1(n5866_22),
    .I2(n93_9),
    .I3(n5851_19) 
);
defparam n5863_s9.INIT=16'h0703;
  LUT4 n5864_s7 (
    .F(n5864_10),
    .I0(n5850_10),
    .I1(n5850_11),
    .I2(ff_cache_vram_address[3]),
    .I3(n5850_15) 
);
defparam n5864_s7.INIT=16'h0B00;
  LUT4 n5864_s8 (
    .F(n5864_11),
    .I0(n5864_13),
    .I1(n5864_14),
    .I2(n5864_15),
    .I3(n5864_16) 
);
defparam n5864_s8.INIT=16'h0100;
  LUT4 n5864_s9 (
    .F(n5864_12),
    .I0(n5851_18),
    .I1(n5866_22),
    .I2(n94_9),
    .I3(n5851_19) 
);
defparam n5864_s9.INIT=16'h0703;
  LUT4 n5865_s7 (
    .F(n5865_10),
    .I0(n5850_10),
    .I1(n5850_11),
    .I2(ff_cache_vram_address[2]),
    .I3(n5850_15) 
);
defparam n5865_s7.INIT=16'h0B00;
  LUT4 n5865_s8 (
    .F(n5865_11),
    .I0(n5865_13),
    .I1(n5865_14),
    .I2(n5865_15),
    .I3(n5865_16) 
);
defparam n5865_s8.INIT=16'h0001;
  LUT4 n5865_s9 (
    .F(n5865_12),
    .I0(n5851_18),
    .I1(n5866_22),
    .I2(n95_9),
    .I3(n5851_19) 
);
defparam n5865_s9.INIT=16'h0703;
  LUT4 n5866_s3 (
    .F(n5866_6),
    .I0(n5866_8),
    .I1(n5866_9),
    .I2(n5866_10),
    .I3(n5866_20) 
);
defparam n5866_s3.INIT=16'hEF00;
  LUT4 n5866_s4 (
    .F(n5866_7),
    .I0(n5866_12),
    .I1(n5866_13),
    .I2(n5866_14),
    .I3(n5866_15) 
);
defparam n5866_s4.INIT=16'h1000;
  LUT4 n5867_s2 (
    .F(n5867_5),
    .I0(ff_priority[0]),
    .I1(n5867_7),
    .I2(n5867_8),
    .I3(n5867_9) 
);
defparam n5867_s2.INIT=16'h0B00;
  LUT4 n5867_s3 (
    .F(n5867_6),
    .I0(n5867_10),
    .I1(n6188_8),
    .I2(n5867_11),
    .I3(n5867_12) 
);
defparam n5867_s3.INIT=16'hB000;
  LUT4 n5868_s2 (
    .F(n5868_5),
    .I0(n5868_8),
    .I1(n5868_9),
    .I2(n5868_18),
    .I3(n5868_11) 
);
defparam n5868_s2.INIT=16'h0100;
  LUT4 n5868_s3 (
    .F(n5868_6),
    .I0(n5868_12),
    .I1(n5868_13),
    .I2(n5868_14),
    .I3(n5850_15) 
);
defparam n5868_s3.INIT=16'h0100;
  LUT4 n5869_s2 (
    .F(n5869_5),
    .I0(n5869_7),
    .I1(n5869_8),
    .I2(n5869_9),
    .I3(n5866_20) 
);
defparam n5869_s2.INIT=16'h0100;
  LUT4 n5869_s3 (
    .F(n5869_6),
    .I0(n5869_10),
    .I1(ff_flush_state_2_11),
    .I2(n5869_11),
    .I3(n5869_12) 
);
defparam n5869_s3.INIT=16'h4000;
  LUT4 n5870_s2 (
    .F(n5870_5),
    .I0(ff_priority[1]),
    .I1(n5870_7),
    .I2(n5870_8),
    .I3(n5866_20) 
);
defparam n5870_s2.INIT=16'h0D00;
  LUT3 n5870_s3 (
    .F(n5870_6),
    .I0(n5870_9),
    .I1(n5870_10),
    .I2(n5870_11) 
);
defparam n5870_s3.INIT=8'h40;
  LUT4 n5871_s2 (
    .F(n5871_5),
    .I0(n5871_7),
    .I1(n5871_8),
    .I2(n5871_9),
    .I3(n5850_15) 
);
defparam n5871_s2.INIT=16'hFE00;
  LUT4 n5871_s3 (
    .F(n5871_6),
    .I0(n5871_18),
    .I1(n5871_11),
    .I2(n5871_12),
    .I3(n5871_13) 
);
defparam n5871_s3.INIT=16'h0001;
  LUT4 n5872_s2 (
    .F(n5872_5),
    .I0(ff_priority[0]),
    .I1(n5872_7),
    .I2(n5872_8),
    .I3(n5872_9) 
);
defparam n5872_s2.INIT=16'h0B00;
  LUT4 n5872_s3 (
    .F(n5872_6),
    .I0(n5872_10),
    .I1(n6409_11),
    .I2(n5872_11),
    .I3(n5872_12) 
);
defparam n5872_s3.INIT=16'hB000;
  LUT4 n5873_s2 (
    .F(n5873_5),
    .I0(n5873_21),
    .I1(n5873_8),
    .I2(n5873_9),
    .I3(n5878_21) 
);
defparam n5873_s2.INIT=16'h00BF;
  LUT4 n5873_s3 (
    .F(n5873_6),
    .I0(n5873_10),
    .I1(n5873_11),
    .I2(n5873_19),
    .I3(n5873_13) 
);
defparam n5873_s3.INIT=16'h001F;
  LUT4 n5874_s2 (
    .F(n5874_5),
    .I0(n5874_7),
    .I1(n5874_8),
    .I2(n5874_9),
    .I3(n5850_15) 
);
defparam n5874_s2.INIT=16'hEF00;
  LUT4 n5874_s3 (
    .F(n5874_6),
    .I0(n5874_18),
    .I1(n5874_11),
    .I2(n5874_12),
    .I3(n5874_13) 
);
defparam n5874_s3.INIT=16'h0001;
  LUT4 n5875_s2 (
    .F(n5875_5),
    .I0(n5875_22),
    .I1(n5875_8),
    .I2(n5875_9),
    .I3(n5878_21) 
);
defparam n5875_s2.INIT=16'h00BF;
  LUT3 n5875_s3 (
    .F(n5875_6),
    .I0(n5875_20),
    .I1(n5875_11),
    .I2(n5875_12) 
);
defparam n5875_s3.INIT=8'h07;
  LUT4 n5876_s2 (
    .F(n5876_5),
    .I0(n5876_7),
    .I1(n5876_8),
    .I2(n5876_18),
    .I3(n5850_15) 
);
defparam n5876_s2.INIT=16'hFE00;
  LUT3 n5876_s3 (
    .F(n5876_6),
    .I0(n5876_10),
    .I1(n5876_11),
    .I2(n5876_12) 
);
defparam n5876_s3.INIT=8'h10;
  LUT4 n5877_s2 (
    .F(n5877_5),
    .I0(ff_priority[0]),
    .I1(n5877_7),
    .I2(n5877_8),
    .I3(n5877_9) 
);
defparam n5877_s2.INIT=16'h0B00;
  LUT3 n5877_s3 (
    .F(n5877_6),
    .I0(n5877_10),
    .I1(n5877_11),
    .I2(n5877_12) 
);
defparam n5877_s3.INIT=8'h40;
  LUT4 n5878_s3 (
    .F(n5878_6),
    .I0(n5878_10),
    .I1(n6411_13),
    .I2(n5878_11),
    .I3(n5878_12) 
);
defparam n5878_s3.INIT=16'h0B00;
  LUT3 n5878_s4 (
    .F(n5878_7),
    .I0(n5878_13),
    .I1(n5878_14),
    .I2(n5866_22) 
);
defparam n5878_s4.INIT=8'h10;
  LUT4 n5879_s2 (
    .F(n5879_5),
    .I0(n5879_7),
    .I1(n5879_8),
    .I2(n5879_9),
    .I3(n5866_20) 
);
defparam n5879_s2.INIT=16'hFE00;
  LUT4 n5879_s3 (
    .F(n5879_6),
    .I0(n5879_10),
    .I1(n5879_11),
    .I2(n5879_12),
    .I3(n5879_13) 
);
defparam n5879_s3.INIT=16'h1000;
  LUT4 n5880_s2 (
    .F(n5880_5),
    .I0(n5880_7),
    .I1(n5880_8),
    .I2(n5880_9),
    .I3(n5878_21) 
);
defparam n5880_s2.INIT=16'h00BF;
  LUT4 n5880_s3 (
    .F(n5880_6),
    .I0(n5880_10),
    .I1(n5880_11),
    .I2(n5880_12),
    .I3(n5850_15) 
);
defparam n5880_s3.INIT=16'h0100;
  LUT4 n5881_s2 (
    .F(n5881_5),
    .I0(ff_priority[0]),
    .I1(n5881_7),
    .I2(n5881_8),
    .I3(n5881_9) 
);
defparam n5881_s2.INIT=16'h0B00;
  LUT3 n5881_s3 (
    .F(n5881_6),
    .I0(n5881_10),
    .I1(n5881_11),
    .I2(n5881_12) 
);
defparam n5881_s3.INIT=8'h40;
  LUT4 n5882_s2 (
    .F(n5882_5),
    .I0(n5882_7),
    .I1(n5882_8),
    .I2(n5882_9),
    .I3(n5866_20) 
);
defparam n5882_s2.INIT=16'hFE00;
  LUT4 n5882_s3 (
    .F(n5882_6),
    .I0(n5882_10),
    .I1(n5882_11),
    .I2(n5882_12),
    .I3(n5882_13) 
);
defparam n5882_s3.INIT=16'h1000;
  LUT4 n5883_s2 (
    .F(n5883_5),
    .I0(n5883_7),
    .I1(n5883_8),
    .I2(n5883_9),
    .I3(n5866_20) 
);
defparam n5883_s2.INIT=16'hFE00;
  LUT4 n5883_s3 (
    .F(n5883_6),
    .I0(n5883_10),
    .I1(n5883_11),
    .I2(n5883_12),
    .I3(n5883_13) 
);
defparam n5883_s3.INIT=16'h1000;
  LUT3 n5884_s2 (
    .F(n5884_5),
    .I0(n5884_7),
    .I1(n5884_8),
    .I2(n5884_9) 
);
defparam n5884_s2.INIT=8'h40;
  LUT4 n5884_s3 (
    .F(n5884_6),
    .I0(n5884_18),
    .I1(n5884_11),
    .I2(n5884_12),
    .I3(n5850_15) 
);
defparam n5884_s3.INIT=16'hFE00;
  LUT4 n5885_s2 (
    .F(n5885_5),
    .I0(n5885_7),
    .I1(n5885_8),
    .I2(n5885_9),
    .I3(n5866_20) 
);
defparam n5885_s2.INIT=16'hFE00;
  LUT4 n5885_s3 (
    .F(n5885_6),
    .I0(n5885_10),
    .I1(n5885_11),
    .I2(n5885_12),
    .I3(n5885_13) 
);
defparam n5885_s3.INIT=16'h1000;
  LUT4 n5886_s2 (
    .F(n5886_5),
    .I0(n5886_7),
    .I1(n5886_8),
    .I2(n5886_9),
    .I3(ff_flush_state_2_11) 
);
defparam n5886_s2.INIT=16'hBF00;
  LUT4 n5886_s3 (
    .F(n5886_6),
    .I0(n5886_10),
    .I1(n5886_11),
    .I2(n5886_17),
    .I3(n5866_20) 
);
defparam n5886_s3.INIT=16'h0100;
  LUT4 n5887_s2 (
    .F(n5887_5),
    .I0(ff_priority[0]),
    .I1(n5887_7),
    .I2(n5887_8),
    .I3(n5887_9) 
);
defparam n5887_s2.INIT=16'h0B00;
  LUT3 n5887_s3 (
    .F(n5887_6),
    .I0(n5887_10),
    .I1(n5887_11),
    .I2(n5887_12) 
);
defparam n5887_s3.INIT=8'h40;
  LUT4 n5888_s2 (
    .F(n5888_5),
    .I0(ff_priority[0]),
    .I1(n5888_7),
    .I2(n5888_8),
    .I3(n5888_9) 
);
defparam n5888_s2.INIT=16'h0B00;
  LUT3 n5888_s3 (
    .F(n5888_6),
    .I0(n5888_10),
    .I1(n5888_11),
    .I2(n5888_12) 
);
defparam n5888_s3.INIT=8'h40;
  LUT4 n5889_s2 (
    .F(n5889_5),
    .I0(n5889_8),
    .I1(n6411_13),
    .I2(n5889_9),
    .I3(n5889_10) 
);
defparam n5889_s2.INIT=16'hB000;
  LUT3 n5889_s3 (
    .F(n5889_6),
    .I0(n5889_11),
    .I1(n5889_12),
    .I2(n5866_22) 
);
defparam n5889_s3.INIT=8'h10;
  LUT4 n5890_s2 (
    .F(n5890_5),
    .I0(ff_priority[0]),
    .I1(n5890_7),
    .I2(n5890_8),
    .I3(n5890_9) 
);
defparam n5890_s2.INIT=16'h0B00;
  LUT3 n5890_s3 (
    .F(n5890_6),
    .I0(n5890_10),
    .I1(n5890_11),
    .I2(n5890_12) 
);
defparam n5890_s3.INIT=8'h40;
  LUT4 n5891_s2 (
    .F(n5891_5),
    .I0(n5891_7),
    .I1(n5891_8),
    .I2(n5891_9),
    .I3(n5866_20) 
);
defparam n5891_s2.INIT=16'hFE00;
  LUT4 n5891_s3 (
    .F(n5891_6),
    .I0(n5891_10),
    .I1(n5891_11),
    .I2(n5891_12),
    .I3(n5891_13) 
);
defparam n5891_s3.INIT=16'h1000;
  LUT4 n5892_s2 (
    .F(n5892_5),
    .I0(ff_priority[0]),
    .I1(n5892_7),
    .I2(n5892_8),
    .I3(n5892_9) 
);
defparam n5892_s2.INIT=16'h0B00;
  LUT3 n5892_s3 (
    .F(n5892_6),
    .I0(n5892_10),
    .I1(n5892_11),
    .I2(n5892_12) 
);
defparam n5892_s3.INIT=8'h40;
  LUT4 n5893_s2 (
    .F(n5893_5),
    .I0(ff_priority[0]),
    .I1(n5893_7),
    .I2(n5893_8),
    .I3(n5893_9) 
);
defparam n5893_s2.INIT=16'h0B00;
  LUT3 n5893_s3 (
    .F(n5893_6),
    .I0(n5893_10),
    .I1(n5893_11),
    .I2(n5893_12) 
);
defparam n5893_s3.INIT=8'h40;
  LUT4 n5894_s2 (
    .F(n5894_5),
    .I0(n5894_7),
    .I1(n5894_8),
    .I2(n5894_9),
    .I3(n5866_20) 
);
defparam n5894_s2.INIT=16'hFE00;
  LUT4 n5894_s3 (
    .F(n5894_6),
    .I0(n5894_10),
    .I1(n5894_11),
    .I2(n5894_12),
    .I3(n5894_13) 
);
defparam n5894_s3.INIT=16'h1000;
  LUT3 n5895_s2 (
    .F(n5895_5),
    .I0(n5895_7),
    .I1(n5895_8),
    .I2(n5850_15) 
);
defparam n5895_s2.INIT=8'h70;
  LUT4 n5895_s3 (
    .F(n5895_6),
    .I0(n5895_9),
    .I1(n5895_10),
    .I2(n5895_11),
    .I3(n5866_20) 
);
defparam n5895_s3.INIT=16'h007F;
  LUT4 n5896_s2 (
    .F(n5896_5),
    .I0(n5896_18),
    .I1(n5896_8),
    .I2(n5896_9),
    .I3(n5850_15) 
);
defparam n5896_s2.INIT=16'hFE00;
  LUT4 n5896_s3 (
    .F(n5896_6),
    .I0(n5896_10),
    .I1(n5896_11),
    .I2(n5896_12),
    .I3(n5896_13) 
);
defparam n5896_s3.INIT=16'h0D00;
  LUT4 n5897_s2 (
    .F(n5897_5),
    .I0(n5897_7),
    .I1(n5897_8),
    .I2(n5897_9),
    .I3(n5866_20) 
);
defparam n5897_s2.INIT=16'hFE00;
  LUT4 n5897_s3 (
    .F(n5897_6),
    .I0(n5897_10),
    .I1(n5897_11),
    .I2(n5897_12),
    .I3(n5897_13) 
);
defparam n5897_s3.INIT=16'h1000;
  LUT4 n5898_s7 (
    .F(n5898_10),
    .I0(n5898_13),
    .I1(n5898_14),
    .I2(n5898_15),
    .I3(n5898_16) 
);
defparam n5898_s7.INIT=16'h0100;
  LUT4 n5898_s8 (
    .F(n5898_11),
    .I0(n5898_17),
    .I1(n5898_18),
    .I2(n5898_19),
    .I3(n5898_27) 
);
defparam n5898_s8.INIT=16'hF400;
  LUT3 n5898_s9 (
    .F(n5898_12),
    .I0(n5898_18),
    .I1(n5898_21),
    .I2(n5866_22) 
);
defparam n5898_s9.INIT=8'h0E;
  LUT4 n5899_s7 (
    .F(n5899_10),
    .I0(n5899_13),
    .I1(n5899_14),
    .I2(n5899_15),
    .I3(n5899_16) 
);
defparam n5899_s7.INIT=16'h0001;
  LUT4 n5899_s8 (
    .F(n5899_11),
    .I0(n5898_17),
    .I1(n5899_17),
    .I2(n5899_18),
    .I3(n5898_27) 
);
defparam n5899_s8.INIT=16'hF400;
  LUT3 n5899_s9 (
    .F(n5899_12),
    .I0(n5899_17),
    .I1(n5899_19),
    .I2(n5866_22) 
);
defparam n5899_s9.INIT=8'h0E;
  LUT4 n5900_s7 (
    .F(n5900_10),
    .I0(n5898_17),
    .I1(n5900_13),
    .I2(n5900_14),
    .I3(n5898_27) 
);
defparam n5900_s7.INIT=16'hF400;
  LUT4 n5900_s8 (
    .F(n5900_11),
    .I0(n5900_15),
    .I1(n5900_16),
    .I2(n5900_17),
    .I3(n5900_18) 
);
defparam n5900_s8.INIT=16'h0100;
  LUT3 n5900_s9 (
    .F(n5900_12),
    .I0(n5900_13),
    .I1(n5900_19),
    .I2(n5866_22) 
);
defparam n5900_s9.INIT=8'h0E;
  LUT4 n5901_s7 (
    .F(n5901_10),
    .I0(n5898_17),
    .I1(n5901_13),
    .I2(n5901_14),
    .I3(n5898_27) 
);
defparam n5901_s7.INIT=16'hF400;
  LUT4 n5901_s8 (
    .F(n5901_11),
    .I0(n5901_15),
    .I1(n5901_16),
    .I2(n5901_17),
    .I3(n5901_18) 
);
defparam n5901_s8.INIT=16'h0100;
  LUT3 n5901_s9 (
    .F(n5901_12),
    .I0(n5901_13),
    .I1(n5901_19),
    .I2(n5866_22) 
);
defparam n5901_s9.INIT=8'h0E;
  LUT4 ff_cache0_already_read_s5 (
    .F(ff_cache0_already_read_9),
    .I0(n1350_4),
    .I1(n5284_7),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_already_read_12) 
);
defparam ff_cache0_already_read_s5.INIT=16'h1000;
  LUT3 ff_cache0_already_read_s7 (
    .F(ff_cache0_already_read_11),
    .I0(w_cache_vram_rdata_en),
    .I1(n5878_21),
    .I2(ff_cache0_already_read_14) 
);
defparam ff_cache0_already_read_s7.INIT=8'h40;
  LUT4 ff_cache1_already_read_s5 (
    .F(ff_cache1_already_read_9),
    .I0(ff_cache1_data_en),
    .I1(ff_cache_vram_write),
    .I2(n18_3),
    .I3(ff_cache0_already_read_12) 
);
defparam ff_cache1_already_read_s5.INIT=16'h4000;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(w_command_vram_rdata_en),
    .I1(ff_cache1_already_read_11),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache1_already_read_s6.INIT=16'h8F00;
  LUT4 ff_cache2_already_read_s6 (
    .F(ff_cache2_already_read_10),
    .I0(ff_cache2_data_en),
    .I1(n5284_7),
    .I2(n5643_10),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache2_already_read_s6.INIT=16'h0100;
  LUT4 ff_cache_vram_rdata_en_s4 (
    .F(ff_cache_vram_rdata_en_7),
    .I0(n5284_7),
    .I1(w_command_vram_rdata_en),
    .I2(w_cache_vram_rdata_en),
    .I3(ff_cache_vram_rdata_7_10) 
);
defparam ff_cache_vram_rdata_en_s4.INIT=16'h0007;
  LUT4 n6693_s5 (
    .F(n6693_11),
    .I0(n6693_15),
    .I1(n6693_16),
    .I2(n6693_17),
    .I3(n5284_7) 
);
defparam n6693_s5.INIT=16'h000D;
  LUT4 n6693_s6 (
    .F(n6693_12),
    .I0(n5284_7),
    .I1(w_command_vram_rdata_en),
    .I2(n5878_21),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam n6693_s6.INIT=16'hD000;
  LUT4 ff_vram_wdata_31_s5 (
    .F(ff_vram_wdata_31_8),
    .I0(ff_vram_wdata_31_12),
    .I1(ff_vram_wdata_31_10),
    .I2(n5851_12),
    .I3(n5878_21) 
);
defparam ff_vram_wdata_31_s5.INIT=16'h0700;
  LUT4 ff_cache0_address_15_s6 (
    .F(ff_cache0_address_15_11),
    .I0(ff_vram_wdata_31_12),
    .I1(ff_cache0_address_15_13),
    .I2(ff_cache0_already_read_13),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_address_15_s6.INIT=16'h007F;
  LUT4 ff_cache0_address_15_s7 (
    .F(ff_cache0_address_15_12),
    .I0(ff_cache0_address_15_16),
    .I1(ff_cache_vram_write),
    .I2(n5284_7),
    .I3(ff_vram_wdata_31_12) 
);
defparam ff_cache0_address_15_s7.INIT=16'h0700;
  LUT3 ff_cache1_address_16_s6 (
    .F(ff_cache1_address_16_11),
    .I0(ff_cache1_address_16_13),
    .I1(ff_vram_wdata_31_12),
    .I2(ff_cache_vram_write) 
);
defparam ff_cache1_address_16_s6.INIT=8'h40;
  LUT4 ff_cache1_address_16_s7 (
    .F(ff_cache1_address_16_12),
    .I0(ff_priority[1]),
    .I1(ff_vram_wdata_31_12),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_address_16_15) 
);
defparam ff_cache1_address_16_s7.INIT=16'h4000;
  LUT4 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_11),
    .I0(ff_vram_wdata_31_12),
    .I1(ff_cache_vram_write),
    .I2(ff_cache2_address_16_13),
    .I3(ff_cache2_address_16_14) 
);
defparam ff_cache2_address_16_s6.INIT=16'h007F;
  LUT4 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(ff_cache3_address_16_12),
    .I1(ff_cache_vram_write),
    .I2(ff_cache3_address_16_13),
    .I3(ff_vram_wdata_31_12) 
);
defparam ff_cache3_address_16_s6.INIT=16'hF800;
  LUT3 ff_cache3_data_31_s7 (
    .F(ff_cache3_data_31_12),
    .I0(ff_cache3_data_31_20),
    .I1(n5284_7),
    .I2(ff_cache0_already_read_11) 
);
defparam ff_cache3_data_31_s7.INIT=8'hE0;
  LUT4 ff_cache_vram_rdata_7_s7 (
    .F(ff_cache_vram_rdata_7_10),
    .I0(ff_vram_wdata_31_12),
    .I1(ff_cache_vram_rdata_7_14),
    .I2(ff_cache_vram_rdata_7_12),
    .I3(ff_vram_address_16_17) 
);
defparam ff_cache_vram_rdata_7_s7.INIT=16'h1000;
  LUT4 ff_cache0_data_en_s4 (
    .F(ff_cache0_data_en_9),
    .I0(n5284_7),
    .I1(ff_cache0_data_en_12),
    .I2(ff_vram_wdata_31_12),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_en_s4.INIT=16'h1000;
  LUT4 ff_cache0_data_en_s6 (
    .F(ff_cache0_data_en_11),
    .I0(w_cache_vram_rdata_en),
    .I1(n5878_21),
    .I2(n6409_11),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache0_data_en_s6.INIT=16'hF400;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(ff_cache0_data_en_9),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_31_19),
    .I3(n5878_21) 
);
defparam ff_cache1_data_en_s4.INIT=16'h0700;
  LUT4 ff_cache1_data_en_s5 (
    .F(ff_cache1_data_en_10),
    .I0(ff_flush_state[2]),
    .I1(w_cache_vram_rdata_en),
    .I2(n5878_9),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache1_data_en_s5.INIT=16'hB000;
  LUT4 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(ff_cache0_data_en_9),
    .I1(ff_cache2_already_read_13),
    .I2(ff_cache2_already_read_16),
    .I3(n5878_21) 
);
defparam ff_cache2_data_en_s4.INIT=16'h0700;
  LUT4 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(w_cache_vram_rdata_en),
    .I1(n5878_21),
    .I2(n6188_8),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache2_data_en_s5.INIT=16'hF400;
  LUT4 ff_cache3_data_en_s5 (
    .F(ff_cache3_data_en_10),
    .I0(w_cache_vram_rdata_en),
    .I1(n5878_21),
    .I2(n6411_13),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache3_data_en_s5.INIT=16'hF400;
  LUT4 ff_busy_s4 (
    .F(ff_busy_9),
    .I0(ff_cache_vram_write),
    .I1(w_command_vram_rdata_en),
    .I2(w_cache_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_busy_s4.INIT=16'h030A;
  LUT2 ff_busy_s6 (
    .F(ff_busy_11),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_busy_s6.INIT=4'h1;
  LUT4 ff_cache0_data_mask_2_s7 (
    .F(ff_cache0_data_mask_2_12),
    .I0(n5625_9),
    .I1(n5641_9),
    .I2(ff_vram_wdata_31_12),
    .I3(ff_cache0_address_15_11) 
);
defparam ff_cache0_data_mask_2_s7.INIT=16'h00F8;
  LUT4 ff_cache0_data_mask_2_s8 (
    .F(ff_cache0_data_mask_2_13),
    .I0(n18_3),
    .I1(ff_cache0_address_15_16),
    .I2(ff_cache2_data_mask_3_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_2_s8.INIT=16'h7F00;
  LUT4 ff_cache0_data_mask_1_s6 (
    .F(ff_cache0_data_mask_1_11),
    .I0(n5625_9),
    .I1(n5642_9),
    .I2(ff_vram_wdata_31_12),
    .I3(ff_cache0_address_15_11) 
);
defparam ff_cache0_data_mask_1_s6.INIT=16'h00F8;
  LUT4 ff_cache0_data_mask_0_s6 (
    .F(ff_cache0_data_mask_0_11),
    .I0(n5625_9),
    .I1(n5643_9),
    .I2(ff_vram_wdata_31_12),
    .I3(ff_cache0_address_15_11) 
);
defparam ff_cache0_data_mask_0_s6.INIT=16'h00F8;
  LUT4 ff_cache3_data_mask_3_s9 (
    .F(ff_cache3_data_mask_3_14),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_data_31_20),
    .I2(n5284_7),
    .I3(ff_cache3_data_en_12) 
);
defparam ff_cache3_data_mask_3_s9.INIT=16'hF100;
  LUT4 ff_cache3_data_mask_3_s10 (
    .F(ff_cache3_data_mask_3_15),
    .I0(w_cache_vram_rdata_en),
    .I1(n5878_21),
    .I2(n6411_13),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache3_data_mask_3_s10.INIT=16'hF400;
  LUT4 ff_cache0_data_mask_3_s6 (
    .F(ff_cache0_data_mask_3_11),
    .I0(n5625_9),
    .I1(n5640_9),
    .I2(ff_vram_wdata_31_12),
    .I3(ff_cache0_address_15_11) 
);
defparam ff_cache0_data_mask_3_s6.INIT=16'h00F8;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(n6693_17),
    .I1(ff_vram_valid_10),
    .I2(n6697_12),
    .I3(ff_busy_13) 
);
defparam ff_vram_valid_s5.INIT=16'h1F00;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(ff_cache_flush_start),
    .I1(ff_vram_valid_11),
    .I2(ff_vram_wdata_mask_3_7),
    .I3(ff_start) 
);
defparam ff_vram_valid_s6.INIT=16'h00EF;
  LUT4 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(n5640_9),
    .I1(n1350_4),
    .I2(ff_cache1_data_mask_3_23),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam ff_cache1_data_mask_3_s8.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_3_s9 (
    .F(ff_cache1_data_mask_3_14),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache1_data_31_21),
    .I2(ff_cache1_data_mask_3_21),
    .I3(n5878_21) 
);
defparam ff_cache1_data_mask_3_s9.INIT=16'hF400;
  LUT4 ff_cache1_data_mask_2_s7 (
    .F(ff_cache1_data_mask_2_12),
    .I0(n5641_9),
    .I1(n1350_4),
    .I2(ff_cache1_data_mask_3_23),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam ff_cache1_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_1_s7 (
    .F(ff_cache1_data_mask_1_12),
    .I0(n5642_9),
    .I1(n1350_4),
    .I2(ff_cache1_data_mask_3_23),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam ff_cache1_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_0_s7 (
    .F(ff_cache1_data_mask_0_12),
    .I0(n5643_9),
    .I1(n1350_4),
    .I2(ff_cache1_data_mask_3_23),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam ff_cache1_data_mask_0_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(ff_flush_state[2]),
    .I1(n5284_7),
    .I2(ff_cache_vram_write),
    .I3(n5878_9) 
);
defparam ff_cache2_data_mask_3_s8.INIT=16'h1000;
  LUT4 ff_cache2_data_mask_3_s10 (
    .F(ff_cache2_data_mask_3_15),
    .I0(ff_cache2_address_16_14),
    .I1(ff_cache2_already_read_14),
    .I2(ff_cache2_data_mask_3_20),
    .I3(n5878_21) 
);
defparam ff_cache2_data_mask_3_s10.INIT=16'hF400;
  LUT4 ff_cache2_data_mask_3_s11 (
    .F(ff_cache2_data_mask_3_16),
    .I0(w_cache2_hit),
    .I1(ff_cache2_address_16_13),
    .I2(ff_cache2_data_mask_3_13),
    .I3(ff_cache2_data_mask_3_18) 
);
defparam ff_cache2_data_mask_3_s11.INIT=16'hEF00;
  LUT3 n6188_s3 (
    .F(n6188_8),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6188_s3.INIT=8'h40;
  LUT3 n6409_s6 (
    .F(n6409_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6409_s6.INIT=8'h40;
  LUT4 n6695_s7 (
    .F(n6695_12),
    .I0(n6695_13),
    .I1(n6695_20),
    .I2(n6695_15),
    .I3(n6695_22) 
);
defparam n6695_s7.INIT=16'h0BBB;
  LUT2 n6693_s8 (
    .F(n6693_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6693_s8.INIT=4'h6;
  LUT2 n5850_s5 (
    .F(n5850_10),
    .I0(ff_priority[1]),
    .I1(n5898_17) 
);
defparam n5850_s5.INIT=4'h8;
  LUT2 n5850_s6 (
    .F(n5850_11),
    .I0(ff_vram_wdata_31_12),
    .I1(n5851_18) 
);
defparam n5850_s6.INIT=4'h2;
  LUT4 n5850_s8 (
    .F(n5850_13),
    .I0(n6695_13),
    .I1(n6695_20),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5850_s8.INIT=16'h0FBB;
  LUT2 n5643_s4 (
    .F(n5643_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam n5643_s4.INIT=4'h1;
  LUT2 n5643_s5 (
    .F(n5643_10),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam n5643_s5.INIT=4'h4;
  LUT2 n5642_s4 (
    .F(n5642_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam n5642_s4.INIT=4'h4;
  LUT2 n5641_s4 (
    .F(n5641_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5641_s4.INIT=4'h4;
  LUT2 n5640_s4 (
    .F(n5640_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam n5640_s4.INIT=4'h8;
  LUT2 n5625_s4 (
    .F(n5625_9),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam n5625_s4.INIT=4'h4;
  LUT4 n5851_s11 (
    .F(n5851_14),
    .I0(ff_cache2_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5851_20),
    .I3(n6188_8) 
);
defparam n5851_s11.INIT=16'hAC00;
  LUT4 n5851_s12 (
    .F(n5851_15),
    .I0(ff_cache1_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5851_s12.INIT=16'hAC00;
  LUT4 n5851_s13 (
    .F(n5851_16),
    .I0(ff_cache0_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(ff_cache0_address_15_13),
    .I3(n6409_11) 
);
defparam n5851_s13.INIT=16'hAC00;
  LUT4 n5851_s14 (
    .F(n5851_17),
    .I0(n6411_11),
    .I1(n5851_21),
    .I2(w_command_vram_address[16]),
    .I3(n5851_22) 
);
defparam n5851_s14.INIT=16'hFA28;
  LUT4 n5851_s15 (
    .F(n5851_18),
    .I0(ff_cache0_address_15_13),
    .I1(ff_cache1_address_16_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5851_s15.INIT=16'h0305;
  LUT4 n5851_s16 (
    .F(n5851_19),
    .I0(n5898_17),
    .I1(ff_priority[1]),
    .I2(ff_vram_wdata_31_12),
    .I3(n5878_21) 
);
defparam n5851_s16.INIT=16'h7000;
  LUT4 n5852_s10 (
    .F(n5852_13),
    .I0(ff_cache2_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5851_20),
    .I3(n6188_8) 
);
defparam n5852_s10.INIT=16'hAC00;
  LUT4 n5852_s11 (
    .F(n5852_14),
    .I0(ff_cache1_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5852_s11.INIT=16'hAC00;
  LUT4 n5852_s12 (
    .F(n5852_15),
    .I0(ff_cache0_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(ff_cache0_address_15_13),
    .I3(n6409_11) 
);
defparam n5852_s12.INIT=16'hAC00;
  LUT4 n5852_s13 (
    .F(n5852_16),
    .I0(n5852_17),
    .I1(ff_flush_state[2]),
    .I2(n5852_18),
    .I3(ff_flush_state[1]) 
);
defparam n5852_s13.INIT=16'h3ECF;
  LUT4 n5853_s10 (
    .F(n5853_13),
    .I0(ff_cache3_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5853_17),
    .I3(n6411_13) 
);
defparam n5853_s10.INIT=16'hAC00;
  LUT4 n5853_s12 (
    .F(n5853_15),
    .I0(ff_cache0_address_15_13),
    .I1(n6409_11),
    .I2(n5853_19),
    .I3(w_command_vram_address[14]) 
);
defparam n5853_s12.INIT=16'h4F00;
  LUT4 n5853_s13 (
    .F(n5853_16),
    .I0(n5853_20),
    .I1(ff_cache2_address[14]),
    .I2(ff_cache0_address[14]),
    .I3(n5853_21) 
);
defparam n5853_s13.INIT=16'h0777;
  LUT4 n5854_s10 (
    .F(n5854_13),
    .I0(ff_cache0_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(ff_cache0_address_15_13),
    .I3(n6409_11) 
);
defparam n5854_s10.INIT=16'hAC00;
  LUT4 n5854_s11 (
    .F(n5854_14),
    .I0(ff_cache1_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5854_s11.INIT=16'hAC00;
  LUT4 n5854_s12 (
    .F(n5854_15),
    .I0(ff_cache3_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5853_17),
    .I3(n6411_13) 
);
defparam n5854_s12.INIT=16'hAC00;
  LUT4 n5854_s13 (
    .F(n5854_16),
    .I0(n5854_17),
    .I1(ff_flush_state[2]),
    .I2(n5854_18),
    .I3(ff_flush_state[1]) 
);
defparam n5854_s13.INIT=16'hE3FC;
  LUT4 n5855_s10 (
    .F(n5855_13),
    .I0(ff_cache2_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5851_20),
    .I3(n6188_8) 
);
defparam n5855_s10.INIT=16'hAC00;
  LUT4 n5855_s11 (
    .F(n5855_14),
    .I0(ff_cache0_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(ff_cache0_address_15_13),
    .I3(n6409_11) 
);
defparam n5855_s11.INIT=16'hAC00;
  LUT4 n5855_s12 (
    .F(n5855_15),
    .I0(ff_cache3_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5853_17),
    .I3(n6411_13) 
);
defparam n5855_s12.INIT=16'hAC00;
  LUT4 n5855_s13 (
    .F(n5855_16),
    .I0(n5855_17),
    .I1(ff_flush_state[1]),
    .I2(n5855_18),
    .I3(ff_flush_state[2]) 
);
defparam n5855_s13.INIT=16'hE3FC;
  LUT4 n5856_s10 (
    .F(n5856_13),
    .I0(ff_cache3_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5853_17),
    .I3(n6411_13) 
);
defparam n5856_s10.INIT=16'hAC00;
  LUT4 n5856_s11 (
    .F(n5856_14),
    .I0(ff_cache0_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(ff_cache0_address_15_13),
    .I3(n6409_11) 
);
defparam n5856_s11.INIT=16'hAC00;
  LUT4 n5856_s12 (
    .F(n5856_15),
    .I0(ff_cache1_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5856_s12.INIT=16'hAC00;
  LUT4 n5856_s13 (
    .F(n5856_16),
    .I0(n5856_17),
    .I1(ff_flush_state[2]),
    .I2(n5856_18),
    .I3(ff_flush_state[1]) 
);
defparam n5856_s13.INIT=16'hE3FC;
  LUT4 n5857_s10 (
    .F(n5857_13),
    .I0(ff_cache0_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(ff_cache0_address_15_13),
    .I3(n6409_11) 
);
defparam n5857_s10.INIT=16'hAC00;
  LUT4 n5857_s11 (
    .F(n5857_14),
    .I0(ff_cache2_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5851_20),
    .I3(n6188_8) 
);
defparam n5857_s11.INIT=16'hAC00;
  LUT4 n5857_s12 (
    .F(n5857_15),
    .I0(ff_cache3_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5853_17),
    .I3(n6411_13) 
);
defparam n5857_s12.INIT=16'hAC00;
  LUT4 n5857_s13 (
    .F(n5857_16),
    .I0(n5857_17),
    .I1(ff_flush_state[1]),
    .I2(n5857_18),
    .I3(ff_flush_state[2]) 
);
defparam n5857_s13.INIT=16'hE3FC;
  LUT4 n5858_s10 (
    .F(n5858_13),
    .I0(ff_cache1_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5858_s10.INIT=16'hAC00;
  LUT4 n5858_s11 (
    .F(n5858_14),
    .I0(ff_cache2_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5851_20),
    .I3(n6188_8) 
);
defparam n5858_s11.INIT=16'hAC00;
  LUT4 n5858_s12 (
    .F(n5858_15),
    .I0(ff_cache0_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(ff_cache0_address_15_13),
    .I3(n6409_11) 
);
defparam n5858_s12.INIT=16'hAC00;
  LUT4 n5858_s13 (
    .F(n5858_16),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(n5858_17),
    .I3(n5858_18) 
);
defparam n5858_s13.INIT=16'h77AC;
  LUT4 n5859_s10 (
    .F(n5859_13),
    .I0(ff_cache1_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5859_s10.INIT=16'hAC00;
  LUT4 n5859_s11 (
    .F(n5859_14),
    .I0(ff_cache2_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5851_20),
    .I3(n6188_8) 
);
defparam n5859_s11.INIT=16'hAC00;
  LUT4 n5859_s12 (
    .F(n5859_15),
    .I0(ff_cache3_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5853_17),
    .I3(n6411_13) 
);
defparam n5859_s12.INIT=16'hAC00;
  LUT4 n5859_s13 (
    .F(n5859_16),
    .I0(n5859_17),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5859_18) 
);
defparam n5859_s13.INIT=16'hE83F;
  LUT4 n5860_s10 (
    .F(n5860_13),
    .I0(ff_cache2_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5851_20),
    .I3(n6188_8) 
);
defparam n5860_s10.INIT=16'hAC00;
  LUT4 n5860_s11 (
    .F(n5860_14),
    .I0(ff_cache1_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5860_s11.INIT=16'hAC00;
  LUT4 n5860_s12 (
    .F(n5860_15),
    .I0(ff_cache0_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(ff_cache0_address_15_13),
    .I3(n6409_11) 
);
defparam n5860_s12.INIT=16'hAC00;
  LUT4 n5860_s13 (
    .F(n5860_16),
    .I0(w_command_vram_address[7]),
    .I1(n5860_17),
    .I2(n6411_11),
    .I3(n5851_22) 
);
defparam n5860_s13.INIT=16'hFA30;
  LUT4 n5861_s10 (
    .F(n5861_13),
    .I0(ff_cache0_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(ff_cache0_address_15_13),
    .I3(n6409_11) 
);
defparam n5861_s10.INIT=16'hAC00;
  LUT4 n5861_s11 (
    .F(n5861_14),
    .I0(ff_cache2_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5851_20),
    .I3(n6188_8) 
);
defparam n5861_s11.INIT=16'hAC00;
  LUT4 n5861_s12 (
    .F(n5861_15),
    .I0(ff_cache3_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5853_17),
    .I3(n6411_13) 
);
defparam n5861_s12.INIT=16'hAC00;
  LUT4 n5861_s13 (
    .F(n5861_16),
    .I0(n5861_17),
    .I1(ff_flush_state[1]),
    .I2(n5861_18),
    .I3(ff_flush_state[2]) 
);
defparam n5861_s13.INIT=16'hE3FC;
  LUT4 n5862_s10 (
    .F(n5862_13),
    .I0(ff_cache0_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(ff_cache0_address_15_13),
    .I3(n6409_11) 
);
defparam n5862_s10.INIT=16'hAC00;
  LUT4 n5862_s11 (
    .F(n5862_14),
    .I0(ff_cache2_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5851_20),
    .I3(n6188_8) 
);
defparam n5862_s11.INIT=16'hAC00;
  LUT4 n5862_s12 (
    .F(n5862_15),
    .I0(ff_cache3_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5853_17),
    .I3(n6411_13) 
);
defparam n5862_s12.INIT=16'hAC00;
  LUT4 n5862_s13 (
    .F(n5862_16),
    .I0(n5862_17),
    .I1(ff_flush_state[1]),
    .I2(n5862_18),
    .I3(ff_flush_state[2]) 
);
defparam n5862_s13.INIT=16'hE3FC;
  LUT4 n5863_s10 (
    .F(n5863_13),
    .I0(ff_cache2_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5851_20),
    .I3(n6188_8) 
);
defparam n5863_s10.INIT=16'hAC00;
  LUT4 n5863_s11 (
    .F(n5863_14),
    .I0(ff_cache3_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5853_17),
    .I3(n6411_13) 
);
defparam n5863_s11.INIT=16'hAC00;
  LUT4 n5863_s12 (
    .F(n5863_15),
    .I0(ff_cache1_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5863_s12.INIT=16'hAC00;
  LUT4 n5863_s13 (
    .F(n5863_16),
    .I0(n5863_17),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5863_18) 
);
defparam n5863_s13.INIT=16'hE83F;
  LUT4 n5864_s10 (
    .F(n5864_13),
    .I0(ff_cache0_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(ff_cache0_address_15_13),
    .I3(n6409_11) 
);
defparam n5864_s10.INIT=16'hAC00;
  LUT4 n5864_s11 (
    .F(n5864_14),
    .I0(ff_cache1_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5864_s11.INIT=16'hAC00;
  LUT4 n5864_s12 (
    .F(n5864_15),
    .I0(ff_cache3_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5853_17),
    .I3(n6411_13) 
);
defparam n5864_s12.INIT=16'hAC00;
  LUT4 n5864_s13 (
    .F(n5864_16),
    .I0(n5864_17),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5864_20) 
);
defparam n5864_s13.INIT=16'hFB2C;
  LUT4 n5865_s10 (
    .F(n5865_13),
    .I0(ff_cache2_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5851_20),
    .I3(n6188_8) 
);
defparam n5865_s10.INIT=16'hAC00;
  LUT4 n5865_s11 (
    .F(n5865_14),
    .I0(ff_cache0_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(ff_cache0_address_15_13),
    .I3(n6409_11) 
);
defparam n5865_s11.INIT=16'hAC00;
  LUT4 n5865_s12 (
    .F(n5865_15),
    .I0(ff_cache1_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5865_s12.INIT=16'hAC00;
  LUT4 n5865_s13 (
    .F(n5865_16),
    .I0(w_command_vram_address[2]),
    .I1(n5865_17),
    .I2(n6411_11),
    .I3(n5851_22) 
);
defparam n5865_s13.INIT=16'hFA30;
  LUT4 n5866_s5 (
    .F(n5866_8),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5851_20),
    .I3(ff_cache2_already_read_12) 
);
defparam n5866_s5.INIT=16'h5300;
  LUT4 n5866_s6 (
    .F(n5866_9),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_already_read_11) 
);
defparam n5866_s6.INIT=16'h5300;
  LUT4 n5866_s7 (
    .F(n5866_10),
    .I0(n5866_16),
    .I1(ff_cache3_already_read_12),
    .I2(n5866_17),
    .I3(ff_cache0_already_read_13) 
);
defparam n5866_s7.INIT=16'h7077;
  LUT4 n5866_s9 (
    .F(n5866_12),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache0_address_15_13),
    .I3(n6409_11) 
);
defparam n5866_s9.INIT=16'hAC00;
  LUT4 n5866_s10 (
    .F(n5866_13),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5866_s10.INIT=16'hAC00;
  LUT4 n5866_s11 (
    .F(n5866_14),
    .I0(n6411_13),
    .I1(n5866_16),
    .I2(n5866_18),
    .I3(n6188_8) 
);
defparam n5866_s11.INIT=16'hD0DD;
  LUT4 n5866_s12 (
    .F(n5866_15),
    .I0(n5878_9),
    .I1(w_command_vram_wdata[31]),
    .I2(n5851_22),
    .I3(n5851_12) 
);
defparam n5866_s12.INIT=16'h001F;
  LUT4 n5867_s4 (
    .F(n5867_7),
    .I0(n5867_13),
    .I1(n5867_10),
    .I2(ff_cache_vram_write),
    .I3(ff_priority[1]) 
);
defparam n5867_s4.INIT=16'h0305;
  LUT4 n5867_s5 (
    .F(n5867_8),
    .I0(n5867_14),
    .I1(n5867_15),
    .I2(ff_priority[1]),
    .I3(ff_cache1_address_16_15) 
);
defparam n5867_s5.INIT=16'h3500;
  LUT3 n5867_s6 (
    .F(n5867_9),
    .I0(n97_9),
    .I1(ff_cache_vram_write),
    .I2(n5878_21) 
);
defparam n5867_s6.INIT=8'h70;
  LUT4 n5867_s7 (
    .F(n5867_10),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5867_s7.INIT=16'h3533;
  LUT4 n5867_s8 (
    .F(n5867_11),
    .I0(n6411_13),
    .I1(n5867_15),
    .I2(n6409_11),
    .I3(n5867_13) 
);
defparam n5867_s8.INIT=16'hDD0D;
  LUT4 n5867_s9 (
    .F(n5867_12),
    .I0(n6411_15),
    .I1(n5867_14),
    .I2(n5867_19),
    .I3(n5851_22) 
);
defparam n5867_s9.INIT=16'hD0DD;
  LUT4 n5868_s5 (
    .F(n5868_8),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5853_17),
    .I3(n6411_13) 
);
defparam n5868_s5.INIT=16'hAC00;
  LUT4 n5868_s6 (
    .F(n5868_9),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5851_20),
    .I3(n6188_8) 
);
defparam n5868_s6.INIT=16'hAC00;
  LUT4 n5868_s8 (
    .F(n5868_11),
    .I0(n6409_11),
    .I1(n5868_15),
    .I2(n6411_15),
    .I3(n5868_16) 
);
defparam n5868_s8.INIT=16'hDD0D;
  LUT4 n5868_s9 (
    .F(n5868_12),
    .I0(n5868_15),
    .I1(n5868_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5868_s9.INIT=16'h0305;
  LUT4 n5868_s10 (
    .F(n5868_13),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5853_17),
    .I3(ff_cache3_already_read_12) 
);
defparam n5868_s10.INIT=16'hAC00;
  LUT4 n5868_s11 (
    .F(n5868_14),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5851_20),
    .I3(ff_cache2_already_read_12) 
);
defparam n5868_s11.INIT=16'hAC00;
  LUT4 n5869_s4 (
    .F(n5869_7),
    .I0(n5869_13),
    .I1(n5869_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5869_s4.INIT=16'h3500;
  LUT4 n5869_s5 (
    .F(n5869_8),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_already_read_11) 
);
defparam n5869_s5.INIT=16'hAC00;
  LUT4 n5869_s6 (
    .F(n5869_9),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache0_address_15_13),
    .I3(ff_cache0_already_read_13) 
);
defparam n5869_s6.INIT=16'hAC00;
  LUT4 n5869_s7 (
    .F(n5869_10),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache1_address_16_14),
    .I3(n5878_9) 
);
defparam n5869_s7.INIT=16'hAC00;
  LUT4 n5869_s8 (
    .F(n5869_11),
    .I0(w_command_vram_wdata[28]),
    .I1(n6409_11),
    .I2(n5869_15),
    .I3(ff_cache0_address_15_13) 
);
defparam n5869_s8.INIT=16'hE175;
  LUT4 n5869_s9 (
    .F(n5869_12),
    .I0(n6411_13),
    .I1(n5869_14),
    .I2(n6188_8),
    .I3(n5869_13) 
);
defparam n5869_s9.INIT=16'hDD0D;
  LUT3 n5870_s4 (
    .F(n5870_7),
    .I0(n5870_12),
    .I1(n5870_13),
    .I2(ff_priority[0]) 
);
defparam n5870_s4.INIT=8'hCA;
  LUT4 n5870_s5 (
    .F(n5870_8),
    .I0(n5870_14),
    .I1(n5870_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5870_s5.INIT=16'h0C05;
  LUT4 n5870_s6 (
    .F(n5870_9),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5870_s6.INIT=16'hAC00;
  LUT4 n5870_s7 (
    .F(n5870_10),
    .I0(n5870_13),
    .I1(n6411_13),
    .I2(n5870_18),
    .I3(n5851_12) 
);
defparam n5870_s7.INIT=16'h000B;
  LUT4 n5870_s8 (
    .F(n5870_11),
    .I0(n5870_14),
    .I1(n6409_11),
    .I2(n6188_8),
    .I3(n5870_12) 
);
defparam n5870_s8.INIT=16'hBB0B;
  LUT4 n5871_s4 (
    .F(n5871_7),
    .I0(n5871_14),
    .I1(n5871_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5871_s4.INIT=16'hCA00;
  LUT4 n5871_s5 (
    .F(n5871_8),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_already_read_11) 
);
defparam n5871_s5.INIT=16'h5300;
  LUT4 n5871_s6 (
    .F(n5871_9),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache0_address_15_13),
    .I3(ff_cache0_already_read_13) 
);
defparam n5871_s6.INIT=16'h5300;
  LUT4 n5871_s8 (
    .F(n5871_11),
    .I0(ff_flush_state[2]),
    .I1(n5871_14),
    .I2(ff_flush_state[1]),
    .I3(n5871_16) 
);
defparam n5871_s8.INIT=16'hBF00;
  LUT4 n5871_s9 (
    .F(n5871_12),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache0_address_15_13),
    .I3(n6409_11) 
);
defparam n5871_s9.INIT=16'hAC00;
  LUT4 n5871_s10 (
    .F(n5871_13),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5871_s10.INIT=16'hAC00;
  LUT4 n5872_s4 (
    .F(n5872_7),
    .I0(n5872_10),
    .I1(n5872_13),
    .I2(ff_cache_vram_write),
    .I3(ff_priority[1]) 
);
defparam n5872_s4.INIT=16'h0305;
  LUT4 n5872_s5 (
    .F(n5872_8),
    .I0(n5872_14),
    .I1(n5872_15),
    .I2(ff_priority[1]),
    .I3(ff_cache1_address_16_15) 
);
defparam n5872_s5.INIT=16'h3500;
  LUT3 n5872_s6 (
    .F(n5872_9),
    .I0(n102_9),
    .I1(ff_cache_vram_write),
    .I2(n5878_21) 
);
defparam n5872_s6.INIT=8'h70;
  LUT4 n5872_s7 (
    .F(n5872_10),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5872_s7.INIT=16'h3533;
  LUT4 n5872_s8 (
    .F(n5872_11),
    .I0(n6411_13),
    .I1(n5872_15),
    .I2(n6188_8),
    .I3(n5872_13) 
);
defparam n5872_s8.INIT=16'hDD0D;
  LUT4 n5872_s9 (
    .F(n5872_12),
    .I0(n6411_15),
    .I1(n5872_14),
    .I2(n5872_19),
    .I3(n5851_22) 
);
defparam n5872_s9.INIT=16'hD0DD;
  LUT4 n5873_s5 (
    .F(n5873_8),
    .I0(w_command_vram_wdata[24]),
    .I1(n5873_15),
    .I2(n5853_17),
    .I3(n6411_13) 
);
defparam n5873_s5.INIT=16'hC5DD;
  LUT4 n5873_s6 (
    .F(n5873_9),
    .I0(n6411_15),
    .I1(n5873_16),
    .I2(n5873_17),
    .I3(n6188_8) 
);
defparam n5873_s6.INIT=16'h0DDD;
  LUT4 n5873_s7 (
    .F(n5873_10),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_priority[0]),
    .I3(n5851_20) 
);
defparam n5873_s7.INIT=16'h0A0C;
  LUT4 n5873_s8 (
    .F(n5873_11),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5853_17),
    .I3(ff_priority[0]) 
);
defparam n5873_s8.INIT=16'hAC00;
  LUT4 n5873_s10 (
    .F(n5873_13),
    .I0(n5873_14),
    .I1(n5873_16),
    .I2(ff_priority[0]),
    .I3(n5875_20) 
);
defparam n5873_s10.INIT=16'h3500;
  LUT4 n5874_s4 (
    .F(n5874_7),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5853_17),
    .I3(ff_cache3_already_read_12) 
);
defparam n5874_s4.INIT=16'h5300;
  LUT4 n5874_s5 (
    .F(n5874_8),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache0_address_15_13),
    .I3(ff_cache0_already_read_13) 
);
defparam n5874_s5.INIT=16'h5300;
  LUT4 n5874_s6 (
    .F(n5874_9),
    .I0(n5874_14),
    .I1(n5874_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5874_s6.INIT=16'hF53F;
  LUT4 n5874_s8 (
    .F(n5874_11),
    .I0(n5874_16),
    .I1(ff_flush_state[1]),
    .I2(n5874_15),
    .I3(ff_flush_state[2]) 
);
defparam n5874_s8.INIT=16'h4551;
  LUT4 n5874_s9 (
    .F(n5874_12),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache0_address_15_13),
    .I3(n6409_11) 
);
defparam n5874_s9.INIT=16'hAC00;
  LUT4 n5874_s10 (
    .F(n5874_13),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5853_17),
    .I3(n6411_13) 
);
defparam n5874_s10.INIT=16'hAC00;
  LUT4 n5875_s5 (
    .F(n5875_8),
    .I0(n6409_11),
    .I1(n5875_14),
    .I2(n6411_15),
    .I3(n5875_15) 
);
defparam n5875_s5.INIT=16'hDD0D;
  LUT4 n5875_s6 (
    .F(n5875_9),
    .I0(n5851_20),
    .I1(n6188_8),
    .I2(n5875_16),
    .I3(w_command_vram_wdata[22]) 
);
defparam n5875_s6.INIT=16'h38F7;
  LUT3 n5875_s8 (
    .F(n5875_11),
    .I0(n5875_14),
    .I1(n5875_15),
    .I2(ff_priority[0]) 
);
defparam n5875_s8.INIT=8'h35;
  LUT4 n5875_s9 (
    .F(n5875_12),
    .I0(n5875_13),
    .I1(n5875_17),
    .I2(ff_priority[0]),
    .I3(n5873_19) 
);
defparam n5875_s9.INIT=16'h5300;
  LUT4 n5876_s4 (
    .F(n5876_7),
    .I0(n5876_13),
    .I1(n5876_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5876_s4.INIT=16'hCA00;
  LUT4 n5876_s5 (
    .F(n5876_8),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache0_address_15_13),
    .I3(ff_cache0_already_read_13) 
);
defparam n5876_s5.INIT=16'h5300;
  LUT4 n5876_s7 (
    .F(n5876_10),
    .I0(n5876_15),
    .I1(ff_flush_state[1]),
    .I2(n5876_16),
    .I3(ff_flush_state[2]) 
);
defparam n5876_s7.INIT=16'h0DF0;
  LUT4 n5876_s8 (
    .F(n5876_11),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache0_address_15_13),
    .I3(n6409_11) 
);
defparam n5876_s8.INIT=16'hAC00;
  LUT4 n5876_s9 (
    .F(n5876_12),
    .I0(n6411_13),
    .I1(n5876_14),
    .I2(n6188_8),
    .I3(n5876_13) 
);
defparam n5876_s9.INIT=16'hDD0D;
  LUT4 n5877_s4 (
    .F(n5877_7),
    .I0(n5877_13),
    .I1(n5877_14),
    .I2(ff_cache_vram_write),
    .I3(ff_priority[1]) 
);
defparam n5877_s4.INIT=16'h0305;
  LUT4 n5877_s5 (
    .F(n5877_8),
    .I0(n5877_15),
    .I1(n5877_16),
    .I2(ff_priority[1]),
    .I3(ff_cache1_address_16_15) 
);
defparam n5877_s5.INIT=16'h5300;
  LUT3 n5877_s6 (
    .F(n5877_9),
    .I0(n107_9),
    .I1(ff_cache_vram_write),
    .I2(n5878_21) 
);
defparam n5877_s6.INIT=8'h70;
  LUT4 n5877_s7 (
    .F(n5877_10),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5877_s7.INIT=16'hAC00;
  LUT4 n5877_s8 (
    .F(n5877_11),
    .I0(n6188_8),
    .I1(n5877_14),
    .I2(n5877_19),
    .I3(n5851_22) 
);
defparam n5877_s8.INIT=16'hD0DD;
  LUT4 n5877_s9 (
    .F(n5877_12),
    .I0(n6411_13),
    .I1(n5877_15),
    .I2(n6409_11),
    .I3(n5877_13) 
);
defparam n5877_s9.INIT=16'hDD0D;
  LUT2 n5878_s6 (
    .F(n5878_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam n5878_s6.INIT=4'h1;
  LUT4 n5878_s7 (
    .F(n5878_10),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5878_s7.INIT=16'h3533;
  LUT4 n5878_s8 (
    .F(n5878_11),
    .I0(n5878_23),
    .I1(n5851_20),
    .I2(w_command_vram_wdata[19]),
    .I3(n6188_8) 
);
defparam n5878_s8.INIT=16'hB850;
  LUT4 n5878_s9 (
    .F(n5878_12),
    .I0(n6409_11),
    .I1(n5878_17),
    .I2(n6411_15),
    .I3(n5878_18) 
);
defparam n5878_s9.INIT=16'hDD0D;
  LUT4 n5878_s10 (
    .F(n5878_13),
    .I0(n5878_17),
    .I1(n5878_18),
    .I2(ff_priority[0]),
    .I3(n5875_20) 
);
defparam n5878_s10.INIT=16'h3500;
  LUT4 n5878_s11 (
    .F(n5878_14),
    .I0(n5878_10),
    .I1(n5878_19),
    .I2(ff_priority[0]),
    .I3(n5873_19) 
);
defparam n5878_s11.INIT=16'h5300;
  LUT4 n5879_s4 (
    .F(n5879_7),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5851_20),
    .I3(ff_cache2_already_read_12) 
);
defparam n5879_s4.INIT=16'h5300;
  LUT4 n5879_s5 (
    .F(n5879_8),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache0_address_15_13),
    .I3(ff_cache0_already_read_13) 
);
defparam n5879_s5.INIT=16'h5300;
  LUT4 n5879_s6 (
    .F(n5879_9),
    .I0(n5879_14),
    .I1(n5879_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5879_s6.INIT=16'hCA00;
  LUT4 n5879_s7 (
    .F(n5879_10),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache0_address_15_13),
    .I3(n6409_11) 
);
defparam n5879_s7.INIT=16'hAC00;
  LUT4 n5879_s8 (
    .F(n5879_11),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5851_20),
    .I3(n6188_8) 
);
defparam n5879_s8.INIT=16'hAC00;
  LUT4 n5879_s9 (
    .F(n5879_12),
    .I0(n5878_9),
    .I1(w_command_vram_wdata[18]),
    .I2(n5851_22),
    .I3(n5851_12) 
);
defparam n5879_s9.INIT=16'h001F;
  LUT4 n5879_s10 (
    .F(n5879_13),
    .I0(n5879_15),
    .I1(n6411_13),
    .I2(n6411_15),
    .I3(n5879_14) 
);
defparam n5879_s10.INIT=16'hBB0B;
  LUT4 n5880_s4 (
    .F(n5880_7),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5880_s4.INIT=16'hAC00;
  LUT4 n5880_s5 (
    .F(n5880_8),
    .I0(n6411_13),
    .I1(n5880_13),
    .I2(n5880_14),
    .I3(n6409_11) 
);
defparam n5880_s5.INIT=16'h0DDD;
  LUT4 n5880_s6 (
    .F(n5880_9),
    .I0(n6188_8),
    .I1(n5880_15),
    .I2(n5851_22),
    .I3(w_command_vram_wdata[17]) 
);
defparam n5880_s6.INIT=16'h0DDD;
  LUT4 n5880_s7 (
    .F(n5880_10),
    .I0(n5880_15),
    .I1(n5880_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5880_s7.INIT=16'hCA00;
  LUT4 n5880_s8 (
    .F(n5880_11),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_already_read_11) 
);
defparam n5880_s8.INIT=16'h5300;
  LUT4 n5880_s9 (
    .F(n5880_12),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache0_address_15_13),
    .I3(ff_cache0_already_read_13) 
);
defparam n5880_s9.INIT=16'h5300;
  LUT4 n5881_s4 (
    .F(n5881_7),
    .I0(n5881_13),
    .I1(n5881_14),
    .I2(ff_cache_vram_write),
    .I3(ff_priority[1]) 
);
defparam n5881_s4.INIT=16'h0305;
  LUT4 n5881_s5 (
    .F(n5881_8),
    .I0(n5881_15),
    .I1(n5881_16),
    .I2(ff_priority[1]),
    .I3(ff_cache1_address_16_15) 
);
defparam n5881_s5.INIT=16'h5C00;
  LUT3 n5881_s6 (
    .F(n5881_9),
    .I0(n111_9),
    .I1(ff_cache_vram_write),
    .I2(n5878_21) 
);
defparam n5881_s6.INIT=8'h70;
  LUT4 n5881_s7 (
    .F(n5881_10),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5881_s7.INIT=16'hAC00;
  LUT4 n5881_s8 (
    .F(n5881_11),
    .I0(n6188_8),
    .I1(n5881_14),
    .I2(n5881_19),
    .I3(n5851_22) 
);
defparam n5881_s8.INIT=16'hD0DD;
  LUT4 n5881_s9 (
    .F(n5881_12),
    .I0(n5881_15),
    .I1(n6411_13),
    .I2(n6409_11),
    .I3(n5881_13) 
);
defparam n5881_s9.INIT=16'hBB0B;
  LUT4 n5882_s4 (
    .F(n5882_7),
    .I0(n5882_14),
    .I1(n5882_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5882_s4.INIT=16'hCA00;
  LUT4 n5882_s5 (
    .F(n5882_8),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache0_address_15_13),
    .I3(ff_cache0_already_read_13) 
);
defparam n5882_s5.INIT=16'h5300;
  LUT4 n5882_s6 (
    .F(n5882_9),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_already_read_11) 
);
defparam n5882_s6.INIT=16'h5300;
  LUT4 n5882_s7 (
    .F(n5882_10),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5882_s7.INIT=16'hAC00;
  LUT4 n5882_s8 (
    .F(n5882_11),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache0_address_15_13),
    .I3(n6409_11) 
);
defparam n5882_s8.INIT=16'hAC00;
  LUT4 n5882_s9 (
    .F(n5882_12),
    .I0(n5878_9),
    .I1(w_command_vram_wdata[15]),
    .I2(n5851_22),
    .I3(n5851_12) 
);
defparam n5882_s9.INIT=16'h001F;
  LUT4 n5882_s10 (
    .F(n5882_13),
    .I0(n5882_15),
    .I1(n6411_13),
    .I2(n6188_8),
    .I3(n5882_14) 
);
defparam n5882_s10.INIT=16'hBB0B;
  LUT4 n5883_s4 (
    .F(n5883_7),
    .I0(n5883_14),
    .I1(n5883_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5883_s4.INIT=16'hCA00;
  LUT4 n5883_s5 (
    .F(n5883_8),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache0_address_15_13),
    .I3(ff_cache0_already_read_13) 
);
defparam n5883_s5.INIT=16'h5300;
  LUT4 n5883_s6 (
    .F(n5883_9),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_already_read_11) 
);
defparam n5883_s6.INIT=16'h5300;
  LUT4 n5883_s7 (
    .F(n5883_10),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5883_s7.INIT=16'hAC00;
  LUT4 n5883_s8 (
    .F(n5883_11),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache0_address_15_13),
    .I3(n6409_11) 
);
defparam n5883_s8.INIT=16'hAC00;
  LUT4 n5883_s9 (
    .F(n5883_12),
    .I0(n5878_9),
    .I1(w_command_vram_wdata[14]),
    .I2(n5851_22),
    .I3(n5851_12) 
);
defparam n5883_s9.INIT=16'h001F;
  LUT4 n5883_s10 (
    .F(n5883_13),
    .I0(n5883_15),
    .I1(n6411_13),
    .I2(n6188_8),
    .I3(n5883_14) 
);
defparam n5883_s10.INIT=16'hBB0B;
  LUT4 n5884_s4 (
    .F(n5884_7),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5853_17),
    .I3(n6411_13) 
);
defparam n5884_s4.INIT=16'hAC00;
  LUT4 n5884_s5 (
    .F(n5884_8),
    .I0(n6409_11),
    .I1(n5884_13),
    .I2(n6411_15),
    .I3(n5884_14) 
);
defparam n5884_s5.INIT=16'hDD0D;
  LUT4 n5884_s6 (
    .F(n5884_9),
    .I0(n5884_15),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5884_16) 
);
defparam n5884_s6.INIT=16'hE83F;
  LUT4 n5884_s8 (
    .F(n5884_11),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5853_17),
    .I3(ff_cache3_already_read_12) 
);
defparam n5884_s8.INIT=16'h5300;
  LUT4 n5884_s9 (
    .F(n5884_12),
    .I0(n5884_13),
    .I1(n5884_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5884_s9.INIT=16'h0C0A;
  LUT4 n5885_s4 (
    .F(n5885_7),
    .I0(n5885_14),
    .I1(n5885_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5885_s4.INIT=16'hCA00;
  LUT4 n5885_s5 (
    .F(n5885_8),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_already_read_11) 
);
defparam n5885_s5.INIT=16'h5300;
  LUT4 n5885_s6 (
    .F(n5885_9),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache0_address_15_13),
    .I3(ff_cache0_already_read_13) 
);
defparam n5885_s6.INIT=16'h5300;
  LUT4 n5885_s7 (
    .F(n5885_10),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache0_address_15_13),
    .I3(n6409_11) 
);
defparam n5885_s7.INIT=16'hAC00;
  LUT4 n5885_s8 (
    .F(n5885_11),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5885_s8.INIT=16'hAC00;
  LUT4 n5885_s9 (
    .F(n5885_12),
    .I0(n5878_9),
    .I1(w_command_vram_wdata[12]),
    .I2(n5851_22),
    .I3(n5851_12) 
);
defparam n5885_s9.INIT=16'h001F;
  LUT4 n5885_s10 (
    .F(n5885_13),
    .I0(n6411_13),
    .I1(n5885_15),
    .I2(n6188_8),
    .I3(n5885_14) 
);
defparam n5885_s10.INIT=16'hDD0D;
  LUT4 n5886_s4 (
    .F(n5886_7),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5886_s4.INIT=16'hAC00;
  LUT4 n5886_s5 (
    .F(n5886_8),
    .I0(n6409_11),
    .I1(n5886_13),
    .I2(n6188_8),
    .I3(n5886_14) 
);
defparam n5886_s5.INIT=16'hDD0D;
  LUT4 n5886_s6 (
    .F(n5886_9),
    .I0(n6411_13),
    .I1(n5886_15),
    .I2(n5851_22),
    .I3(w_command_vram_wdata[11]) 
);
defparam n5886_s6.INIT=16'h0DDD;
  LUT4 n5886_s7 (
    .F(n5886_10),
    .I0(n5886_14),
    .I1(n5886_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5886_s7.INIT=16'hCA00;
  LUT4 n5886_s8 (
    .F(n5886_11),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_already_read_11) 
);
defparam n5886_s8.INIT=16'h5300;
  LUT4 n5887_s4 (
    .F(n5887_7),
    .I0(n5887_13),
    .I1(n5887_14),
    .I2(ff_cache_vram_write),
    .I3(ff_priority[1]) 
);
defparam n5887_s4.INIT=16'h0305;
  LUT4 n5887_s5 (
    .F(n5887_8),
    .I0(n5887_15),
    .I1(n5887_16),
    .I2(ff_priority[1]),
    .I3(ff_cache1_address_16_15) 
);
defparam n5887_s5.INIT=16'hC500;
  LUT3 n5887_s6 (
    .F(n5887_9),
    .I0(n117_9),
    .I1(ff_cache_vram_write),
    .I2(n5878_21) 
);
defparam n5887_s6.INIT=8'h70;
  LUT4 n5887_s7 (
    .F(n5887_10),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5853_17),
    .I3(n6411_13) 
);
defparam n5887_s7.INIT=16'hAC00;
  LUT4 n5887_s8 (
    .F(n5887_11),
    .I0(n6409_11),
    .I1(n5887_13),
    .I2(n5887_19),
    .I3(n5851_22) 
);
defparam n5887_s8.INIT=16'hD0DD;
  LUT4 n5887_s9 (
    .F(n5887_12),
    .I0(n5887_14),
    .I1(n6188_8),
    .I2(n6411_15),
    .I3(n5887_15) 
);
defparam n5887_s9.INIT=16'hBB0B;
  LUT4 n5888_s4 (
    .F(n5888_7),
    .I0(n5888_13),
    .I1(n5888_14),
    .I2(ff_cache_vram_write),
    .I3(ff_priority[1]) 
);
defparam n5888_s4.INIT=16'h0305;
  LUT4 n5888_s5 (
    .F(n5888_8),
    .I0(n5888_15),
    .I1(n5888_16),
    .I2(ff_priority[1]),
    .I3(ff_cache1_address_16_15) 
);
defparam n5888_s5.INIT=16'h5C00;
  LUT3 n5888_s6 (
    .F(n5888_9),
    .I0(n118_9),
    .I1(ff_cache_vram_write),
    .I2(n5878_21) 
);
defparam n5888_s6.INIT=8'h70;
  LUT4 n5888_s7 (
    .F(n5888_10),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5888_s7.INIT=16'hAC00;
  LUT4 n5888_s8 (
    .F(n5888_11),
    .I0(n6409_11),
    .I1(n5888_13),
    .I2(n5888_19),
    .I3(n5851_22) 
);
defparam n5888_s8.INIT=16'hD0DD;
  LUT4 n5888_s9 (
    .F(n5888_12),
    .I0(n5888_15),
    .I1(n6411_13),
    .I2(n6188_8),
    .I3(n5888_14) 
);
defparam n5888_s9.INIT=16'hBB0B;
  LUT4 n5889_s5 (
    .F(n5889_8),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5889_s5.INIT=16'h3533;
  LUT4 n5889_s6 (
    .F(n5889_9),
    .I0(n6409_11),
    .I1(n5889_13),
    .I2(n6411_15),
    .I3(n5889_14) 
);
defparam n5889_s6.INIT=16'hDD0D;
  LUT4 n5889_s7 (
    .F(n5889_10),
    .I0(n5851_20),
    .I1(w_command_vram_wdata[8]),
    .I2(n6188_8),
    .I3(n5889_15) 
);
defparam n5889_s7.INIT=16'hBE13;
  LUT4 n5889_s8 (
    .F(n5889_11),
    .I0(n5889_8),
    .I1(n5889_16),
    .I2(ff_priority[0]),
    .I3(n5873_19) 
);
defparam n5889_s8.INIT=16'h5C00;
  LUT4 n5889_s9 (
    .F(n5889_12),
    .I0(n5889_13),
    .I1(n5889_14),
    .I2(ff_priority[0]),
    .I3(n5875_20) 
);
defparam n5889_s9.INIT=16'h3500;
  LUT4 n5890_s4 (
    .F(n5890_7),
    .I0(n5890_13),
    .I1(n5890_14),
    .I2(ff_cache_vram_write),
    .I3(ff_priority[1]) 
);
defparam n5890_s4.INIT=16'h0305;
  LUT4 n5890_s5 (
    .F(n5890_8),
    .I0(n5890_15),
    .I1(n5890_16),
    .I2(ff_priority[1]),
    .I3(ff_cache1_address_16_15) 
);
defparam n5890_s5.INIT=16'h5C00;
  LUT3 n5890_s6 (
    .F(n5890_9),
    .I0(n120_9),
    .I1(ff_cache_vram_write),
    .I2(n5878_21) 
);
defparam n5890_s6.INIT=8'h70;
  LUT4 n5890_s7 (
    .F(n5890_10),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5890_s7.INIT=16'hAC00;
  LUT4 n5890_s8 (
    .F(n5890_11),
    .I0(n6188_8),
    .I1(n5890_14),
    .I2(n5890_19),
    .I3(n5851_22) 
);
defparam n5890_s8.INIT=16'hD0DD;
  LUT4 n5890_s9 (
    .F(n5890_12),
    .I0(n6411_13),
    .I1(n5890_15),
    .I2(n6409_11),
    .I3(n5890_13) 
);
defparam n5890_s9.INIT=16'hDD0D;
  LUT4 n5891_s4 (
    .F(n5891_7),
    .I0(n5891_14),
    .I1(n5891_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5891_s4.INIT=16'hCA00;
  LUT4 n5891_s5 (
    .F(n5891_8),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache0_address_15_13),
    .I3(ff_cache0_already_read_13) 
);
defparam n5891_s5.INIT=16'h5300;
  LUT4 n5891_s6 (
    .F(n5891_9),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_already_read_11) 
);
defparam n5891_s6.INIT=16'h5300;
  LUT4 n5891_s7 (
    .F(n5891_10),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5891_s7.INIT=16'hAC00;
  LUT4 n5891_s8 (
    .F(n5891_11),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache0_address_15_13),
    .I3(n6409_11) 
);
defparam n5891_s8.INIT=16'hAC00;
  LUT4 n5891_s9 (
    .F(n5891_12),
    .I0(n5878_9),
    .I1(w_command_vram_wdata[6]),
    .I2(n5851_22),
    .I3(n5851_12) 
);
defparam n5891_s9.INIT=16'h001F;
  LUT4 n5891_s10 (
    .F(n5891_13),
    .I0(n5891_15),
    .I1(n6411_13),
    .I2(n6188_8),
    .I3(n5891_14) 
);
defparam n5891_s10.INIT=16'hBB0B;
  LUT4 n5892_s4 (
    .F(n5892_7),
    .I0(n5892_13),
    .I1(n5892_14),
    .I2(ff_cache_vram_write),
    .I3(ff_priority[1]) 
);
defparam n5892_s4.INIT=16'h0305;
  LUT4 n5892_s5 (
    .F(n5892_8),
    .I0(n5892_15),
    .I1(n5892_16),
    .I2(ff_priority[1]),
    .I3(ff_cache1_address_16_15) 
);
defparam n5892_s5.INIT=16'h5C00;
  LUT3 n5892_s6 (
    .F(n5892_9),
    .I0(n122_9),
    .I1(ff_cache_vram_write),
    .I2(n5878_21) 
);
defparam n5892_s6.INIT=8'h70;
  LUT4 n5892_s7 (
    .F(n5892_10),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5892_s7.INIT=16'hAC00;
  LUT4 n5892_s8 (
    .F(n5892_11),
    .I0(n6409_11),
    .I1(n5892_13),
    .I2(n6188_8),
    .I3(n5892_14) 
);
defparam n5892_s8.INIT=16'hDD0D;
  LUT4 n5892_s9 (
    .F(n5892_12),
    .I0(n6411_13),
    .I1(n5892_15),
    .I2(n5892_19),
    .I3(n5851_22) 
);
defparam n5892_s9.INIT=16'hD0DD;
  LUT4 n5893_s4 (
    .F(n5893_7),
    .I0(n5893_13),
    .I1(n5893_14),
    .I2(ff_cache_vram_write),
    .I3(ff_priority[1]) 
);
defparam n5893_s4.INIT=16'h0305;
  LUT4 n5893_s5 (
    .F(n5893_8),
    .I0(n5893_15),
    .I1(n5893_16),
    .I2(ff_priority[1]),
    .I3(ff_cache1_address_16_15) 
);
defparam n5893_s5.INIT=16'h5C00;
  LUT3 n5893_s6 (
    .F(n5893_9),
    .I0(n123_9),
    .I1(ff_cache_vram_write),
    .I2(n5878_21) 
);
defparam n5893_s6.INIT=8'h70;
  LUT4 n5893_s7 (
    .F(n5893_10),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5893_s7.INIT=16'hAC00;
  LUT4 n5893_s8 (
    .F(n5893_11),
    .I0(n5893_13),
    .I1(n6409_11),
    .I2(n6188_8),
    .I3(n5893_14) 
);
defparam n5893_s8.INIT=16'hBB0B;
  LUT4 n5893_s9 (
    .F(n5893_12),
    .I0(n6411_13),
    .I1(n5893_15),
    .I2(n5893_19),
    .I3(n5851_22) 
);
defparam n5893_s9.INIT=16'hD0DD;
  LUT4 n5894_s4 (
    .F(n5894_7),
    .I0(n5894_14),
    .I1(n5894_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5894_s4.INIT=16'h0C0A;
  LUT4 n5894_s5 (
    .F(n5894_8),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5853_17),
    .I3(ff_cache3_already_read_12) 
);
defparam n5894_s5.INIT=16'h5300;
  LUT4 n5894_s6 (
    .F(n5894_9),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_already_read_11) 
);
defparam n5894_s6.INIT=16'h5300;
  LUT4 n5894_s7 (
    .F(n5894_10),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5894_s7.INIT=16'hAC00;
  LUT4 n5894_s8 (
    .F(n5894_11),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5853_17),
    .I3(n6411_13) 
);
defparam n5894_s8.INIT=16'hAC00;
  LUT4 n5894_s9 (
    .F(n5894_12),
    .I0(n5878_9),
    .I1(w_command_vram_wdata[3]),
    .I2(n5851_22),
    .I3(n5851_12) 
);
defparam n5894_s9.INIT=16'h001F;
  LUT4 n5894_s10 (
    .F(n5894_13),
    .I0(n5894_14),
    .I1(n6409_11),
    .I2(n6188_8),
    .I3(n5894_15) 
);
defparam n5894_s10.INIT=16'hBB0B;
  LUT4 n5895_s4 (
    .F(n5895_7),
    .I0(n5895_12),
    .I1(n5895_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5895_s4.INIT=16'hCFFA;
  LUT4 n5895_s5 (
    .F(n5895_8),
    .I0(n5895_14),
    .I1(n5895_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5895_s5.INIT=16'hFACF;
  LUT4 n5895_s6 (
    .F(n5895_9),
    .I0(n6411_15),
    .I1(n5895_15),
    .I2(n5851_22),
    .I3(w_command_vram_wdata[2]) 
);
defparam n5895_s6.INIT=16'h0DDD;
  LUT4 n5895_s7 (
    .F(n5895_10),
    .I0(n5895_14),
    .I1(n6188_8),
    .I2(n5851_12),
    .I3(n5878_21) 
);
defparam n5895_s7.INIT=16'h000B;
  LUT4 n5895_s8 (
    .F(n5895_11),
    .I0(n5895_13),
    .I1(n6411_13),
    .I2(n6409_11),
    .I3(n5895_12) 
);
defparam n5895_s8.INIT=16'hBB0B;
  LUT4 n5896_s5 (
    .F(n5896_8),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5853_17),
    .I3(ff_cache3_already_read_12) 
);
defparam n5896_s5.INIT=16'h5300;
  LUT4 n5896_s6 (
    .F(n5896_9),
    .I0(n5896_15),
    .I1(n5896_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5896_s6.INIT=16'h0C0A;
  LUT4 n5896_s7 (
    .F(n5896_10),
    .I0(ff_flush_state[0]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5896_s7.INIT=16'hCA0D;
  LUT3 n5896_s8 (
    .F(n5896_11),
    .I0(ff_flush_state[2]),
    .I1(n5896_14),
    .I2(ff_flush_state[1]) 
);
defparam n5896_s8.INIT=8'h40;
  LUT4 n5896_s9 (
    .F(n5896_12),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5853_17),
    .I3(n6411_13) 
);
defparam n5896_s9.INIT=16'hAC00;
  LUT4 n5896_s10 (
    .F(n5896_13),
    .I0(n6409_11),
    .I1(n5896_15),
    .I2(n6411_15),
    .I3(n5896_16) 
);
defparam n5896_s10.INIT=16'hDD0D;
  LUT4 n5897_s4 (
    .F(n5897_7),
    .I0(n5897_14),
    .I1(n5897_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5897_s4.INIT=16'h0C0A;
  LUT4 n5897_s5 (
    .F(n5897_8),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5853_17),
    .I3(ff_cache3_already_read_12) 
);
defparam n5897_s5.INIT=16'h5300;
  LUT4 n5897_s6 (
    .F(n5897_9),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_already_read_11) 
);
defparam n5897_s6.INIT=16'h5300;
  LUT4 n5897_s7 (
    .F(n5897_10),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5897_s7.INIT=16'hAC00;
  LUT4 n5897_s8 (
    .F(n5897_11),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5853_17),
    .I3(n6411_13) 
);
defparam n5897_s8.INIT=16'hAC00;
  LUT4 n5897_s9 (
    .F(n5897_12),
    .I0(n5878_9),
    .I1(w_command_vram_wdata[0]),
    .I2(n5851_22),
    .I3(n5851_12) 
);
defparam n5897_s9.INIT=16'h001F;
  LUT4 n5897_s10 (
    .F(n5897_13),
    .I0(n5897_14),
    .I1(n6409_11),
    .I2(n6188_8),
    .I3(n5897_15) 
);
defparam n5897_s10.INIT=16'hBB0B;
  LUT4 n5898_s10 (
    .F(n5898_13),
    .I0(ff_cache3_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5853_17),
    .I3(n6411_13) 
);
defparam n5898_s10.INIT=16'hAC00;
  LUT4 n5898_s11 (
    .F(n5898_14),
    .I0(ff_cache2_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5851_20),
    .I3(n6188_8) 
);
defparam n5898_s11.INIT=16'hAC00;
  LUT4 n5898_s12 (
    .F(n5898_15),
    .I0(w_command_vram_wdata_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache0_address_15_13),
    .I3(n6409_11) 
);
defparam n5898_s12.INIT=16'hCA00;
  LUT4 n5898_s13 (
    .F(n5898_16),
    .I0(n5898_22),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5898_23) 
);
defparam n5898_s13.INIT=16'h30EF;
  LUT4 n5898_s14 (
    .F(n5898_17),
    .I0(n5878_15),
    .I1(n5898_24),
    .I2(n5867_16),
    .I3(n5898_25) 
);
defparam n5898_s14.INIT=16'hB0BB;
  LUT4 n5898_s15 (
    .F(n5898_18),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5898_s15.INIT=16'h5300;
  LUT4 n5898_s16 (
    .F(n5898_19),
    .I0(ff_cache0_address_15_13),
    .I1(ff_cache1_address_16_14),
    .I2(ff_priority[0]),
    .I3(n5898_21) 
);
defparam n5898_s16.INIT=16'hCA00;
  LUT4 n5898_s18 (
    .F(n5898_21),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5898_s18.INIT=16'h0503;
  LUT4 n5899_s10 (
    .F(n5899_13),
    .I0(ff_cache1_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5899_s10.INIT=16'hAC00;
  LUT4 n5899_s11 (
    .F(n5899_14),
    .I0(w_command_vram_wdata_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_cache0_address_15_13),
    .I3(n6409_11) 
);
defparam n5899_s11.INIT=16'hCA00;
  LUT4 n5899_s12 (
    .F(n5899_15),
    .I0(ff_cache3_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5853_17),
    .I3(n6411_13) 
);
defparam n5899_s12.INIT=16'hAC00;
  LUT4 n5899_s13 (
    .F(n5899_16),
    .I0(n5899_20),
    .I1(ff_flush_state[2]),
    .I2(n5899_21),
    .I3(ff_flush_state[1]) 
);
defparam n5899_s13.INIT=16'hD00F;
  LUT4 n5899_s14 (
    .F(n5899_17),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5899_s14.INIT=16'h5300;
  LUT4 n5899_s15 (
    .F(n5899_18),
    .I0(ff_cache0_address_15_13),
    .I1(ff_cache1_address_16_14),
    .I2(ff_priority[0]),
    .I3(n5899_19) 
);
defparam n5899_s15.INIT=16'hCA00;
  LUT4 n5899_s16 (
    .F(n5899_19),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5899_s16.INIT=16'h0503;
  LUT4 n5900_s10 (
    .F(n5900_13),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5900_s10.INIT=16'h5300;
  LUT4 n5900_s11 (
    .F(n5900_14),
    .I0(ff_cache0_address_15_13),
    .I1(ff_cache1_address_16_14),
    .I2(ff_priority[0]),
    .I3(n5900_19) 
);
defparam n5900_s11.INIT=16'hCA00;
  LUT4 n5900_s12 (
    .F(n5900_15),
    .I0(ff_cache2_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5851_20),
    .I3(n6188_8) 
);
defparam n5900_s12.INIT=16'hAC00;
  LUT4 n5900_s13 (
    .F(n5900_16),
    .I0(ff_cache3_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5853_17),
    .I3(n6411_13) 
);
defparam n5900_s13.INIT=16'hAC00;
  LUT4 n5900_s14 (
    .F(n5900_17),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5900_s14.INIT=16'hAC00;
  LUT4 n5900_s15 (
    .F(n5900_18),
    .I0(n5900_20),
    .I1(ff_flush_state[1]),
    .I2(n5900_21),
    .I3(ff_flush_state[2]) 
);
defparam n5900_s15.INIT=16'h3EC3;
  LUT4 n5900_s16 (
    .F(n5900_19),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5900_s16.INIT=16'h0503;
  LUT4 n5901_s10 (
    .F(n5901_13),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5901_s10.INIT=16'h5300;
  LUT4 n5901_s11 (
    .F(n5901_14),
    .I0(ff_cache0_address_15_13),
    .I1(ff_cache1_address_16_14),
    .I2(ff_priority[0]),
    .I3(n5901_19) 
);
defparam n5901_s11.INIT=16'hCA00;
  LUT4 n5901_s12 (
    .F(n5901_15),
    .I0(ff_cache3_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5853_17),
    .I3(n6411_13) 
);
defparam n5901_s12.INIT=16'hAC00;
  LUT4 n5901_s13 (
    .F(n5901_16),
    .I0(ff_cache1_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_15) 
);
defparam n5901_s13.INIT=16'hAC00;
  LUT4 n5901_s14 (
    .F(n5901_17),
    .I0(ff_cache0_address_15_13),
    .I1(n6409_11),
    .I2(n5901_22),
    .I3(n5853_19) 
);
defparam n5901_s14.INIT=16'h040F;
  LUT4 n5901_s15 (
    .F(n5901_18),
    .I0(n5853_20),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_cache0_data_mask[0]),
    .I3(n5853_21) 
);
defparam n5901_s15.INIT=16'h0777;
  LUT4 n5901_s16 (
    .F(n5901_19),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5901_s16.INIT=16'h0503;
  LUT4 ff_cache0_already_read_s8 (
    .F(ff_cache0_already_read_12),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache0_already_read_s8.INIT=16'hB0BB;
  LUT2 ff_cache0_already_read_s9 (
    .F(ff_cache0_already_read_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache0_already_read_s9.INIT=4'h1;
  LUT4 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_14),
    .I0(ff_start),
    .I1(w_command_vram_valid),
    .I2(ff_cache_flush_start),
    .I3(n5851_12) 
);
defparam ff_cache0_already_read_s10.INIT=16'h0001;
  LUT2 ff_cache1_already_read_s7 (
    .F(ff_cache1_already_read_11),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam ff_cache1_already_read_s7.INIT=4'h4;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache2_already_read_s8.INIT=4'h4;
  LUT2 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_13),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s9.INIT=4'h8;
  LUT3 ff_cache2_already_read_s10 (
    .F(ff_cache2_already_read_14),
    .I0(n6693_24),
    .I1(ff_cache_vram_write),
    .I2(n5284_7) 
);
defparam ff_cache2_already_read_s10.INIT=8'h07;
  LUT2 ff_cache3_already_read_s8 (
    .F(ff_cache3_already_read_12),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache3_already_read_s8.INIT=4'h8;
  LUT4 n6693_s9 (
    .F(n6693_15),
    .I0(ff_cache0_already_read),
    .I1(n466_9),
    .I2(n5625_9),
    .I3(ff_cache_vram_write) 
);
defparam n6693_s9.INIT=16'h004F;
  LUT4 n6693_s10 (
    .F(n6693_16),
    .I0(ff_cache0_already_read_12),
    .I1(n6693_18),
    .I2(n1350_4),
    .I3(n6693_19) 
);
defparam n6693_s10.INIT=16'hFE00;
  LUT3 n6693_s11 (
    .F(n6693_17),
    .I0(ff_cache_vram_write),
    .I1(ff_vram_wdata_31_12),
    .I2(ff_cache0_data_en_12) 
);
defparam n6693_s11.INIT=8'h80;
  LUT4 ff_vram_wdata_31_s7 (
    .F(ff_vram_wdata_31_10),
    .I0(ff_cache0_data_en_12),
    .I1(ff_cache_vram_write),
    .I2(n5284_7),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_vram_wdata_31_s7.INIT=16'h000B;
  LUT2 ff_cache0_address_15_s8 (
    .F(ff_cache0_address_15_13),
    .I0(n5872_16),
    .I1(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s8.INIT=4'h4;
  LUT4 ff_cache0_data_31_s7 (
    .F(ff_cache0_data_31_12),
    .I0(ff_cache0_address_15_16),
    .I1(ff_vram_wdata_31_12),
    .I2(n5625_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s7.INIT=16'hF400;
  LUT4 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_13),
    .I0(ff_cache1_already_read_11),
    .I1(ff_cache0_data_en_12),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_16_s8.INIT=16'h7077;
  LUT2 ff_cache1_address_16_s9 (
    .F(ff_cache1_address_16_14),
    .I0(ff_cache1_address_16_16),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache1_address_16_s9.INIT=4'h4;
  LUT2 ff_cache1_address_16_s10 (
    .F(ff_cache1_address_16_15),
    .I0(ff_cache_vram_write),
    .I1(ff_priority[0]) 
);
defparam ff_cache1_address_16_s10.INIT=4'h4;
  LUT4 ff_cache2_address_16_s8 (
    .F(ff_cache2_address_16_13),
    .I0(ff_cache3_data_en),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache2_address_16_s8.INIT=16'h8F00;
  LUT4 ff_cache2_address_16_s9 (
    .F(ff_cache2_address_16_14),
    .I0(ff_cache_vram_write),
    .I1(ff_vram_wdata_31_12),
    .I2(n5851_20),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_address_16_s9.INIT=16'h4000;
  LUT4 ff_cache3_address_16_s7 (
    .F(ff_cache3_address_16_12),
    .I0(ff_cache3_already_read_12),
    .I1(ff_cache3_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache3_address_16_s7.INIT=16'hB000;
  LUT4 ff_cache3_address_16_s8 (
    .F(ff_cache3_address_16_13),
    .I0(ff_cache_vram_write),
    .I1(ff_vram_wdata_31_12),
    .I2(n5853_17),
    .I3(ff_cache3_already_read_12) 
);
defparam ff_cache3_address_16_s8.INIT=16'h4000;
  LUT4 ff_cache_vram_rdata_7_s9 (
    .F(ff_cache_vram_rdata_7_12),
    .I0(ff_cache0_already_read),
    .I1(n466_9),
    .I2(n5625_9),
    .I3(n6693_19) 
);
defparam ff_cache_vram_rdata_7_s9.INIT=16'hBFB0;
  LUT4 ff_cache0_data_en_s7 (
    .F(ff_cache0_data_en_12),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache0_data_en_s7.INIT=16'h8000;
  LUT4 ff_cache0_data_mask_2_s9 (
    .F(ff_cache0_data_mask_2_14),
    .I0(w_cache_vram_rdata_en),
    .I1(n5878_21),
    .I2(n6409_11),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache0_data_mask_2_s9.INIT=16'hF400;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_10),
    .I0(ff_vram_wdata_31_12),
    .I1(ff_cache_vram_rdata_7_14),
    .I2(ff_cache_vram_rdata_7_12),
    .I3(ff_cache_vram_write) 
);
defparam ff_vram_valid_s7.INIT=16'h00EF;
  LUT3 ff_vram_valid_s8 (
    .F(ff_vram_valid_11),
    .I0(n354_9),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]) 
);
defparam ff_vram_valid_s8.INIT=8'hC5;
  LUT4 ff_cache2_data_mask_3_s13 (
    .F(ff_cache2_data_mask_3_18),
    .I0(w_cache_vram_rdata_en),
    .I1(n5878_21),
    .I2(n6188_8),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache2_data_mask_3_s13.INIT=16'hF400;
  LUT2 n6411_s6 (
    .F(n6411_11),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]) 
);
defparam n6411_s6.INIT=4'h1;
  LUT4 n6695_s8 (
    .F(n6695_13),
    .I0(ff_flush_state[1]),
    .I1(ff_cache1_address_16_14),
    .I2(n6695_17),
    .I3(ff_flush_state[0]) 
);
defparam n6695_s8.INIT=16'h00F4;
  LUT4 n6695_s10 (
    .F(n6695_15),
    .I0(n5878_15),
    .I1(n5867_16),
    .I2(ff_priority[1]),
    .I3(n6695_18) 
);
defparam n6695_s10.INIT=16'hAFC0;
  LUT2 n5851_s17 (
    .F(n5851_20),
    .I0(n5867_16),
    .I1(ff_cache2_data_en) 
);
defparam n5851_s17.INIT=4'h4;
  LUT4 n5851_s18 (
    .F(n5851_21),
    .I0(n5878_15),
    .I1(w_command_vram_address[16]),
    .I2(ff_cache3_address[16]),
    .I3(ff_cache3_data_en) 
);
defparam n5851_s18.INIT=16'h1400;
  LUT2 n5851_s19 (
    .F(n5851_22),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5851_s19.INIT=4'h9;
  LUT4 n5852_s14 (
    .F(n5852_17),
    .I0(ff_cache3_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5852_s14.INIT=16'h3533;
  LUT4 n5852_s15 (
    .F(n5852_18),
    .I0(ff_flush_state[1]),
    .I1(w_command_vram_address[15]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5852_s15.INIT=16'h9CE5;
  LUT2 n5853_s14 (
    .F(n5853_17),
    .I0(n5878_15),
    .I1(ff_cache3_data_en) 
);
defparam n5853_s14.INIT=4'h4;
  LUT4 n5853_s15 (
    .F(n5853_18),
    .I0(ff_cache1_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5853_s15.INIT=16'h3533;
  LUT4 n5853_s16 (
    .F(n5853_19),
    .I0(n5867_16),
    .I1(ff_cache2_data_en),
    .I2(n6188_8),
    .I3(n5851_22) 
);
defparam n5853_s16.INIT=16'h004F;
  LUT3 n5853_s17 (
    .F(n5853_20),
    .I0(n5867_16),
    .I1(ff_cache2_data_en),
    .I2(n6188_8) 
);
defparam n5853_s17.INIT=8'h40;
  LUT3 n5853_s18 (
    .F(n5853_21),
    .I0(n5872_16),
    .I1(ff_cache0_data_en),
    .I2(n6409_11) 
);
defparam n5853_s18.INIT=8'h40;
  LUT4 n5854_s14 (
    .F(n5854_17),
    .I0(ff_cache2_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5854_s14.INIT=16'h3533;
  LUT4 n5854_s15 (
    .F(n5854_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(w_command_vram_address[13]) 
);
defparam n5854_s15.INIT=16'h28FA;
  LUT4 n5855_s14 (
    .F(n5855_17),
    .I0(ff_cache1_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5855_s14.INIT=16'h3533;
  LUT4 n5855_s15 (
    .F(n5855_18),
    .I0(w_command_vram_address[12]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5855_s15.INIT=16'h53C4;
  LUT4 n5856_s14 (
    .F(n5856_17),
    .I0(ff_cache2_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5856_s14.INIT=16'h3533;
  LUT4 n5856_s15 (
    .F(n5856_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(w_command_vram_address[11]) 
);
defparam n5856_s15.INIT=16'h28FA;
  LUT4 n5857_s14 (
    .F(n5857_17),
    .I0(ff_cache1_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5857_s14.INIT=16'h3533;
  LUT4 n5857_s15 (
    .F(n5857_18),
    .I0(w_command_vram_address[10]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5857_s15.INIT=16'h53C4;
  LUT4 n5858_s14 (
    .F(n5858_17),
    .I0(ff_cache3_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5858_s14.INIT=16'h3533;
  LUT4 n5858_s15 (
    .F(n5858_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[9]),
    .I3(ff_flush_state[2]) 
);
defparam n5858_s15.INIT=16'hF38A;
  LUT4 n5859_s14 (
    .F(n5859_17),
    .I0(ff_cache0_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5859_s14.INIT=16'h3533;
  LUT4 n5859_s15 (
    .F(n5859_18),
    .I0(ff_flush_state[1]),
    .I1(w_command_vram_address[8]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5859_s15.INIT=16'h7425;
  LUT4 n5860_s14 (
    .F(n5860_17),
    .I0(ff_cache3_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5860_s14.INIT=16'h3533;
  LUT4 n5861_s14 (
    .F(n5861_17),
    .I0(ff_cache1_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5861_s14.INIT=16'h3533;
  LUT4 n5861_s15 (
    .F(n5861_18),
    .I0(w_command_vram_address[6]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5861_s15.INIT=16'h53C4;
  LUT4 n5862_s14 (
    .F(n5862_17),
    .I0(ff_cache1_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5862_s14.INIT=16'h3533;
  LUT4 n5862_s15 (
    .F(n5862_18),
    .I0(w_command_vram_address[5]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5862_s15.INIT=16'h53C4;
  LUT4 n5863_s14 (
    .F(n5863_17),
    .I0(ff_cache0_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5863_s14.INIT=16'h3533;
  LUT4 n5863_s15 (
    .F(n5863_18),
    .I0(ff_flush_state[1]),
    .I1(w_command_vram_address[4]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5863_s15.INIT=16'h7425;
  LUT4 n5864_s14 (
    .F(n5864_17),
    .I0(ff_cache2_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5864_s14.INIT=16'h3533;
  LUT4 n5865_s14 (
    .F(n5865_17),
    .I0(ff_cache3_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5865_s14.INIT=16'h3533;
  LUT4 n5866_s13 (
    .F(n5866_16),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5866_s13.INIT=16'h3533;
  LUT4 n5866_s14 (
    .F(n5866_17),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5866_s14.INIT=16'hCACC;
  LUT4 n5866_s15 (
    .F(n5866_18),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5866_s15.INIT=16'h3533;
  LUT4 n5867_s10 (
    .F(n5867_13),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5867_s10.INIT=16'h3533;
  LUT4 n5867_s11 (
    .F(n5867_14),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5867_s11.INIT=16'h3533;
  LUT4 n5867_s12 (
    .F(n5867_15),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5867_s12.INIT=16'h3533;
  LUT4 n5867_s13 (
    .F(n5867_16),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5867_s13.INIT=16'h8000;
  LUT4 n5868_s12 (
    .F(n5868_15),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5868_s12.INIT=16'h3533;
  LUT4 n5868_s13 (
    .F(n5868_16),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5868_s13.INIT=16'h3533;
  LUT4 n5869_s10 (
    .F(n5869_13),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5869_s10.INIT=16'h3533;
  LUT4 n5869_s11 (
    .F(n5869_14),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5869_s11.INIT=16'h3533;
  LUT4 n5869_s12 (
    .F(n5869_15),
    .I0(w_command_vram_wdata[28]),
    .I1(ff_cache0_data[28]),
    .I2(n5851_22),
    .I3(n6409_11) 
);
defparam n5869_s12.INIT=16'h130A;
  LUT4 n5870_s9 (
    .F(n5870_12),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5870_s9.INIT=16'h3533;
  LUT4 n5870_s10 (
    .F(n5870_13),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5870_s10.INIT=16'h3533;
  LUT4 n5870_s11 (
    .F(n5870_14),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5870_s11.INIT=16'h3533;
  LUT4 n5870_s12 (
    .F(n5870_15),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5870_s12.INIT=16'hCACC;
  LUT4 n5871_s11 (
    .F(n5871_14),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5871_s11.INIT=16'h3533;
  LUT4 n5871_s12 (
    .F(n5871_15),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5871_s12.INIT=16'h3533;
  LUT4 n5871_s13 (
    .F(n5871_16),
    .I0(w_command_vram_wdata[26]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5871_s13.INIT=16'h88E3;
  LUT4 n5872_s10 (
    .F(n5872_13),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5872_s10.INIT=16'h3533;
  LUT4 n5872_s11 (
    .F(n5872_14),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5872_s11.INIT=16'h3533;
  LUT4 n5872_s12 (
    .F(n5872_15),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5872_s12.INIT=16'h3533;
  LUT4 n5872_s13 (
    .F(n5872_16),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam n5872_s13.INIT=16'h8000;
  LUT4 n5873_s11 (
    .F(n5873_14),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5873_s11.INIT=16'h3533;
  LUT4 n5873_s12 (
    .F(n5873_15),
    .I0(ff_cache3_data[24]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5873_s12.INIT=16'h0DF0;
  LUT4 n5873_s13 (
    .F(n5873_16),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5873_s13.INIT=16'h3533;
  LUT4 n5873_s14 (
    .F(n5873_17),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5873_s14.INIT=16'hCACC;
  LUT4 n5874_s11 (
    .F(n5874_14),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5874_s11.INIT=16'h3533;
  LUT4 n5874_s12 (
    .F(n5874_15),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5874_s12.INIT=16'h3533;
  LUT4 n5874_s13 (
    .F(n5874_16),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[23]),
    .I3(ff_flush_state[1]) 
);
defparam n5874_s13.INIT=16'h3F8A;
  LUT4 n5875_s10 (
    .F(n5875_13),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5875_s10.INIT=16'h3533;
  LUT4 n5875_s11 (
    .F(n5875_14),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5875_s11.INIT=16'h3533;
  LUT4 n5875_s12 (
    .F(n5875_15),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5875_s12.INIT=16'h3533;
  LUT4 n5875_s13 (
    .F(n5875_16),
    .I0(ff_flush_state[0]),
    .I1(n5875_18),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5875_s13.INIT=16'h0DF0;
  LUT4 n5875_s14 (
    .F(n5875_17),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5875_s14.INIT=16'h3533;
  LUT4 n5876_s10 (
    .F(n5876_13),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5876_s10.INIT=16'h3533;
  LUT4 n5876_s11 (
    .F(n5876_14),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5876_s11.INIT=16'h3533;
  LUT4 n5876_s12 (
    .F(n5876_15),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5876_s12.INIT=16'h3533;
  LUT4 n5876_s13 (
    .F(n5876_16),
    .I0(ff_flush_state[1]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5876_s13.INIT=16'h7425;
  LUT4 n5877_s10 (
    .F(n5877_13),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5877_s10.INIT=16'h3533;
  LUT4 n5877_s11 (
    .F(n5877_14),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5877_s11.INIT=16'h3533;
  LUT4 n5877_s12 (
    .F(n5877_15),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5877_s12.INIT=16'h3533;
  LUT4 n5877_s13 (
    .F(n5877_16),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5877_s13.INIT=16'h3533;
  LUT4 n5878_s12 (
    .F(n5878_15),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n5878_s12.INIT=16'h8000;
  LUT4 n5878_s14 (
    .F(n5878_17),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5878_s14.INIT=16'h3533;
  LUT4 n5878_s15 (
    .F(n5878_18),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5878_s15.INIT=16'h3533;
  LUT4 n5878_s16 (
    .F(n5878_19),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5878_s16.INIT=16'h3533;
  LUT4 n5879_s11 (
    .F(n5879_14),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5879_s11.INIT=16'h3533;
  LUT4 n5879_s12 (
    .F(n5879_15),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5879_s12.INIT=16'h3533;
  LUT4 n5880_s10 (
    .F(n5880_13),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5880_s10.INIT=16'h3533;
  LUT4 n5880_s11 (
    .F(n5880_14),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5880_s11.INIT=16'hCACC;
  LUT4 n5880_s12 (
    .F(n5880_15),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5880_s12.INIT=16'h3533;
  LUT4 n5881_s10 (
    .F(n5881_13),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5881_s10.INIT=16'h3533;
  LUT4 n5881_s11 (
    .F(n5881_14),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5881_s11.INIT=16'h3533;
  LUT4 n5881_s12 (
    .F(n5881_15),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5881_s12.INIT=16'h3533;
  LUT4 n5881_s13 (
    .F(n5881_16),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5881_s13.INIT=16'hCACC;
  LUT4 n5882_s11 (
    .F(n5882_14),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5882_s11.INIT=16'h3533;
  LUT4 n5882_s12 (
    .F(n5882_15),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5882_s12.INIT=16'h3533;
  LUT4 n5883_s11 (
    .F(n5883_14),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5883_s11.INIT=16'h3533;
  LUT4 n5883_s12 (
    .F(n5883_15),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5883_s12.INIT=16'h3533;
  LUT4 n5884_s10 (
    .F(n5884_13),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5884_s10.INIT=16'h3533;
  LUT4 n5884_s11 (
    .F(n5884_14),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5884_s11.INIT=16'h3533;
  LUT4 n5884_s12 (
    .F(n5884_15),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5884_s12.INIT=16'h3533;
  LUT4 n5884_s13 (
    .F(n5884_16),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[13]),
    .I3(ff_flush_state[0]) 
);
defparam n5884_s13.INIT=16'h3A19;
  LUT4 n5885_s11 (
    .F(n5885_14),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5885_s11.INIT=16'h3533;
  LUT4 n5885_s12 (
    .F(n5885_15),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5885_s12.INIT=16'h3533;
  LUT4 n5886_s10 (
    .F(n5886_13),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5886_s10.INIT=16'h3533;
  LUT4 n5886_s11 (
    .F(n5886_14),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5886_s11.INIT=16'h3533;
  LUT4 n5886_s12 (
    .F(n5886_15),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5886_s12.INIT=16'h3533;
  LUT4 n5887_s10 (
    .F(n5887_13),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5887_s10.INIT=16'h3533;
  LUT4 n5887_s11 (
    .F(n5887_14),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5887_s11.INIT=16'h3533;
  LUT4 n5887_s12 (
    .F(n5887_15),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5887_s12.INIT=16'h3533;
  LUT4 n5887_s13 (
    .F(n5887_16),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5887_s13.INIT=16'hCACC;
  LUT4 n5888_s10 (
    .F(n5888_13),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5888_s10.INIT=16'h3533;
  LUT4 n5888_s11 (
    .F(n5888_14),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5888_s11.INIT=16'h3533;
  LUT4 n5888_s12 (
    .F(n5888_15),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5888_s12.INIT=16'h3533;
  LUT4 n5888_s13 (
    .F(n5888_16),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5888_s13.INIT=16'hCACC;
  LUT4 n5889_s10 (
    .F(n5889_13),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5889_s10.INIT=16'h3533;
  LUT4 n5889_s11 (
    .F(n5889_14),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5889_s11.INIT=16'h3533;
  LUT4 n5889_s12 (
    .F(n5889_15),
    .I0(w_command_vram_wdata[8]),
    .I1(ff_cache2_data[8]),
    .I2(n5851_22),
    .I3(n6188_8) 
);
defparam n5889_s12.INIT=16'h130A;
  LUT4 n5889_s13 (
    .F(n5889_16),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5889_s13.INIT=16'hCACC;
  LUT4 n5890_s10 (
    .F(n5890_13),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5890_s10.INIT=16'h3533;
  LUT4 n5890_s11 (
    .F(n5890_14),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5890_s11.INIT=16'h3533;
  LUT4 n5890_s12 (
    .F(n5890_15),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5890_s12.INIT=16'h3533;
  LUT4 n5890_s13 (
    .F(n5890_16),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5890_s13.INIT=16'hCACC;
  LUT4 n5891_s11 (
    .F(n5891_14),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5891_s11.INIT=16'h3533;
  LUT4 n5891_s12 (
    .F(n5891_15),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5891_s12.INIT=16'h3533;
  LUT4 n5892_s10 (
    .F(n5892_13),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5892_s10.INIT=16'h3533;
  LUT4 n5892_s11 (
    .F(n5892_14),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5892_s11.INIT=16'h3533;
  LUT4 n5892_s12 (
    .F(n5892_15),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5892_s12.INIT=16'h3533;
  LUT4 n5892_s13 (
    .F(n5892_16),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5892_s13.INIT=16'hCACC;
  LUT4 n5893_s10 (
    .F(n5893_13),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5893_s10.INIT=16'h3533;
  LUT4 n5893_s11 (
    .F(n5893_14),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5893_s11.INIT=16'h3533;
  LUT4 n5893_s12 (
    .F(n5893_15),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5893_s12.INIT=16'h3533;
  LUT4 n5893_s13 (
    .F(n5893_16),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5893_s13.INIT=16'hCACC;
  LUT4 n5894_s11 (
    .F(n5894_14),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5894_s11.INIT=16'h3533;
  LUT4 n5894_s12 (
    .F(n5894_15),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5894_s12.INIT=16'h3533;
  LUT4 n5895_s9 (
    .F(n5895_12),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5895_s9.INIT=16'h3533;
  LUT4 n5895_s10 (
    .F(n5895_13),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5878_15),
    .I3(ff_cache3_data_en) 
);
defparam n5895_s10.INIT=16'h3533;
  LUT4 n5895_s11 (
    .F(n5895_14),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5895_s11.INIT=16'h3533;
  LUT4 n5895_s12 (
    .F(n5895_15),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5895_s12.INIT=16'h3533;
  LUT4 n5896_s11 (
    .F(n5896_14),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5896_s11.INIT=16'h3533;
  LUT4 n5896_s12 (
    .F(n5896_15),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5896_s12.INIT=16'h3533;
  LUT4 n5896_s13 (
    .F(n5896_16),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5896_s13.INIT=16'h3533;
  LUT4 n5897_s11 (
    .F(n5897_14),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5897_s11.INIT=16'h3533;
  LUT4 n5897_s12 (
    .F(n5897_15),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5897_s12.INIT=16'h3533;
  LUT4 n5898_s19 (
    .F(n5898_22),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_en) 
);
defparam n5898_s19.INIT=16'h3533;
  LUT4 n5898_s20 (
    .F(n5898_23),
    .I0(ff_flush_state[0]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5898_s20.INIT=16'hCA0D;
  LUT2 n5898_s21 (
    .F(n5898_24),
    .I0(ff_cache3_data_en),
    .I1(ff_priority[0]) 
);
defparam n5898_s21.INIT=4'h8;
  LUT2 n5898_s22 (
    .F(n5898_25),
    .I0(ff_priority[0]),
    .I1(ff_cache2_data_en) 
);
defparam n5898_s22.INIT=4'h4;
  LUT4 n5899_s17 (
    .F(n5899_20),
    .I0(ff_cache2_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5867_16),
    .I3(ff_cache2_data_en) 
);
defparam n5899_s17.INIT=16'h3533;
  LUT4 n5899_s18 (
    .F(n5899_21),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata_mask[2]),
    .I3(ff_flush_state[2]) 
);
defparam n5899_s18.INIT=16'hF38A;
  LUT4 n5900_s17 (
    .F(n5900_20),
    .I0(ff_cache0_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5872_16),
    .I3(ff_cache0_data_en) 
);
defparam n5900_s17.INIT=16'h3533;
  LUT4 n5900_s18 (
    .F(n5900_21),
    .I0(ff_flush_state[0]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5900_s18.INIT=16'hCF5D;
  LUT4 n6693_s12 (
    .F(n6693_18),
    .I0(ff_cache2_already_read),
    .I1(w_cache2_hit),
    .I2(n550_9),
    .I3(n6693_20) 
);
defparam n6693_s12.INIT=16'h00BF;
  LUT4 n6693_s13 (
    .F(n6693_19),
    .I0(ff_cache1_already_read),
    .I1(n1350_4),
    .I2(n508_9),
    .I3(n5625_9) 
);
defparam n6693_s13.INIT=16'h00BF;
  LUT4 ff_cache1_address_16_s11 (
    .F(ff_cache1_address_16_16),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam ff_cache1_address_16_s11.INIT=16'h8000;
  LUT4 n6695_s12 (
    .F(n6695_17),
    .I0(n5878_15),
    .I1(ff_cache3_data_en),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6695_s12.INIT=16'h004F;
  LUT4 n6695_s13 (
    .F(n6695_18),
    .I0(ff_cache1_address_16_16),
    .I1(n5872_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6695_s13.INIT=16'hFA0C;
  LUT2 n5875_s15 (
    .F(n5875_18),
    .I0(w_command_vram_wdata[22]),
    .I1(ff_cache2_data[22]) 
);
defparam n5875_s15.INIT=4'h9;
  LUT4 n6693_s14 (
    .F(n6693_20),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache3_already_read),
    .I3(n592_9) 
);
defparam n6693_s14.INIT=16'h0B00;
  LUT4 n6695_s14 (
    .F(n6695_20),
    .I0(n5867_16),
    .I1(ff_cache2_data_en),
    .I2(n6188_8),
    .I3(n5853_21) 
);
defparam n6695_s14.INIT=16'h00BF;
  LUT4 ff_cache1_data_mask_0_s8 (
    .F(ff_cache1_data_mask_0_14),
    .I0(ff_cache1_data_mask_0_12),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_start),
    .I3(ff_cache1_data_en_10) 
);
defparam ff_cache1_data_mask_0_s8.INIT=16'h0100;
  LUT4 ff_cache1_data_mask_1_s8 (
    .F(ff_cache1_data_mask_1_14),
    .I0(ff_cache1_data_mask_1_12),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_start),
    .I3(ff_cache1_data_en_10) 
);
defparam ff_cache1_data_mask_1_s8.INIT=16'h0100;
  LUT4 ff_cache1_data_mask_2_s8 (
    .F(ff_cache1_data_mask_2_14),
    .I0(ff_cache1_data_mask_2_12),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_start),
    .I3(ff_cache1_data_en_10) 
);
defparam ff_cache1_data_mask_2_s8.INIT=16'h0100;
  LUT4 ff_cache1_data_mask_3_s13 (
    .F(ff_cache1_data_mask_3_19),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_start),
    .I3(ff_cache1_data_en_10) 
);
defparam ff_cache1_data_mask_3_s13.INIT=16'h0100;
  LUT4 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_14),
    .I0(ff_cache2_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en_9) 
);
defparam ff_cache3_already_read_s9.INIT=16'h8000;
  LUT4 n5864_s16 (
    .F(n5864_20),
    .I0(n5851_22),
    .I1(w_command_vram_address[3]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5864_s16.INIT=16'h7770;
  LUT3 n6411_s7 (
    .F(n6411_13),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6411_s7.INIT=8'h02;
  LUT4 ff_cache2_data_mask_3_s14 (
    .F(ff_cache2_data_mask_3_20),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache2_data_mask_3_s14.INIT=16'hBF00;
  LUT3 n5896_s14 (
    .F(n5896_18),
    .I0(n5896_14),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5896_s14.INIT=8'h20;
  LUT3 n5884_s14 (
    .F(n5884_18),
    .I0(n5884_15),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5884_s14.INIT=8'h20;
  LUT3 ff_cache2_address_16_s10 (
    .F(ff_cache2_address_16_16),
    .I0(w_command_vram_rdata_en),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam ff_cache2_address_16_s10.INIT=8'h20;
  LUT4 ff_cache2_already_read_s11 (
    .F(ff_cache2_already_read_16),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache2_already_read_s11.INIT=16'h0800;
  LUT4 ff_cache3_already_read_s10 (
    .F(ff_cache3_already_read_16),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache3_already_read_s10.INIT=16'h8000;
  LUT4 ff_cache2_data_mask_3_s15 (
    .F(ff_cache2_data_mask_3_22),
    .I0(n5643_10),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_3_s15.INIT=16'hC055;
  LUT4 ff_cache3_data_31_s10 (
    .F(ff_cache3_data_31_16),
    .I0(n5284_7),
    .I1(ff_cache3_data_31_18),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_31_s10.INIT=16'h1000;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(n5284_7),
    .I1(ff_cache2_data_31_16),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache2_data_31_s8.INIT=16'h1000;
  LUT4 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_17),
    .I0(n5284_7),
    .I1(ff_cache1_data_31_23),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_31_s11.INIT=16'h1000;
  LUT4 ff_cache0_data_31_s8 (
    .F(ff_cache0_data_31_14),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_31_s8.INIT=16'h4000;
  LUT4 n5630_s5 (
    .F(n5630_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5630_s5.INIT=16'h07FF;
  LUT4 n5635_s5 (
    .F(n5635_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5635_s5.INIT=16'h07FF;
  LUT4 n5640_s5 (
    .F(n5640_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_10),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5640_s5.INIT=16'h07FF;
  LUT4 ff_cache2_data_mask_2_s8 (
    .F(ff_cache2_data_mask_2_14),
    .I0(n5643_10),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_2_s8.INIT=16'h3055;
  LUT4 ff_cache3_data_23_s7 (
    .F(ff_cache3_data_23_13),
    .I0(n5284_7),
    .I1(ff_cache3_data_31_18),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_23_s7 (
    .F(ff_cache2_data_23_13),
    .I0(n5284_7),
    .I1(ff_cache2_data_31_16),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache1_data_23_s7 (
    .F(ff_cache1_data_23_13),
    .I0(n5284_7),
    .I1(ff_cache1_data_31_23),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache0_data_23_s7 (
    .F(ff_cache0_data_23_13),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s7.INIT=16'h0400;
  LUT4 n5631_s5 (
    .F(n5631_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5631_s5.INIT=16'h0BFF;
  LUT4 n5636_s5 (
    .F(n5636_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5636_s5.INIT=16'h0BFF;
  LUT4 n5641_s5 (
    .F(n5641_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5641_s5.INIT=16'h0BFF;
  LUT4 ff_cache2_data_mask_1_s8 (
    .F(ff_cache2_data_mask_1_14),
    .I0(n5643_10),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_1_s8.INIT=16'h3055;
  LUT4 ff_cache3_data_15_s7 (
    .F(ff_cache3_data_15_13),
    .I0(n5284_7),
    .I1(ff_cache3_data_31_18),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_15_s7 (
    .F(ff_cache2_data_15_13),
    .I0(n5284_7),
    .I1(ff_cache2_data_31_16),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache2_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache1_data_15_s7 (
    .F(ff_cache1_data_15_13),
    .I0(n5284_7),
    .I1(ff_cache1_data_31_23),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache0_data_15_s7 (
    .F(ff_cache0_data_15_13),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s7.INIT=16'h0400;
  LUT4 n5632_s5 (
    .F(n5632_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5632_s5.INIT=16'h0BFF;
  LUT4 n5637_s5 (
    .F(n5637_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5637_s5.INIT=16'h0BFF;
  LUT4 n5642_s5 (
    .F(n5642_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_10),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5642_s5.INIT=16'h0BFF;
  LUT4 ff_cache2_data_mask_0_s8 (
    .F(ff_cache2_data_mask_0_14),
    .I0(n5643_10),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_0_s8.INIT=16'h0355;
  LUT4 ff_cache3_data_7_s7 (
    .F(ff_cache3_data_7_13),
    .I0(n5284_7),
    .I1(ff_cache3_data_31_18),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache2_data_7_s7 (
    .F(ff_cache2_data_7_13),
    .I0(n5284_7),
    .I1(ff_cache2_data_31_16),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache2_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache1_data_7_s7 (
    .F(ff_cache1_data_7_13),
    .I0(n5284_7),
    .I1(ff_cache1_data_31_23),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache0_data_7_s7 (
    .F(ff_cache0_data_7_13),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_7_s7.INIT=16'h0004;
  LUT4 n5633_s5 (
    .F(n5633_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5633_s5.INIT=16'h0EFF;
  LUT4 n5638_s5 (
    .F(n5638_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5638_s5.INIT=16'h0EFF;
  LUT4 n5643_s6 (
    .F(n5643_12),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_10),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5643_s6.INIT=16'h0EFF;
  LUT4 ff_cache0_address_15_s10 (
    .F(ff_cache0_address_15_16),
    .I0(ff_cache0_data_en_12),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s10.INIT=16'hFD00;
  LUT3 n5886_s13 (
    .F(n5886_17),
    .I0(n5886_13),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5886_s13.INIT=8'h02;
  LUT4 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_16),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache0_already_read_s11.INIT=16'h0008;
  LUT4 ff_cache1_data_mask_3_s14 (
    .F(ff_cache1_data_mask_3_21),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache1_data_mask_3_s14.INIT=16'hBF00;
  LUT3 n5876_s14 (
    .F(n5876_18),
    .I0(n5876_15),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]) 
);
defparam n5876_s14.INIT=8'h20;
  LUT4 ff_cache1_data_31_s12 (
    .F(ff_cache1_data_31_19),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_data_31_s12.INIT=16'h0800;
  LUT4 ff_cache3_data_mask_0_s8 (
    .F(ff_cache3_data_mask_0_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_mask_0_s8.INIT=16'h0004;
  LUT4 ff_cache3_data_mask_1_s8 (
    .F(ff_cache3_data_mask_1_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_mask_1_s8.INIT=16'h0400;
  LUT4 ff_cache3_data_mask_2_s8 (
    .F(ff_cache3_data_mask_2_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_2_s8.INIT=16'h0400;
  LUT4 ff_cache3_data_mask_3_s12 (
    .F(ff_cache3_data_mask_3_19),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_mask_3_s12.INIT=16'h4000;
  LUT3 ff_cache3_data_31_s11 (
    .F(ff_cache3_data_31_18),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_address_16_12) 
);
defparam ff_cache3_data_31_s11.INIT=8'h0B;
  LUT4 ff_cache2_data_31_s9 (
    .F(ff_cache2_data_31_16),
    .I0(ff_cache2_address_16_13),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s9.INIT=16'h0075;
  LUT4 ff_cache3_data_mask_3_s13 (
    .F(ff_cache3_data_mask_3_21),
    .I0(ff_cache3_address_16_12),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam ff_cache3_data_mask_3_s13.INIT=16'h7500;
  LUT4 ff_cache_vram_rdata_7_s10 (
    .F(ff_cache_vram_rdata_7_14),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(n1350_4),
    .I3(n6693_18) 
);
defparam ff_cache_vram_rdata_7_s10.INIT=16'h000B;
  LUT4 ff_cache1_data_31_s13 (
    .F(ff_cache1_data_31_21),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n5284_7) 
);
defparam ff_cache1_data_31_s13.INIT=16'h004F;
  LUT4 ff_vram_wdata_31_s8 (
    .F(ff_vram_wdata_31_12),
    .I0(n1350_4),
    .I1(n18_3),
    .I2(ff_cache0_data_en),
    .I3(ff_cache0_already_read_12) 
);
defparam ff_vram_wdata_31_s8.INIT=16'h4500;
  LUT4 n6694_s5 (
    .F(n6694_12),
    .I0(n1350_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6694_s5.INIT=16'hB0BB;
  LUT3 n5022_s5 (
    .F(n5022_10),
    .I0(n5284_7),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam n5022_s5.INIT=8'h45;
  LUT4 ff_cache3_data_31_s12 (
    .F(ff_cache3_data_31_20),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache_vram_write),
    .I3(n6693_24) 
);
defparam ff_cache3_data_31_s12.INIT=16'hB000;
  LUT4 n6693_s16 (
    .F(n6693_24),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6693_s16.INIT=16'hB0BB;
  LUT4 ff_cache1_data_mask_3_s15 (
    .F(ff_cache1_data_mask_3_23),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache0_already_read_12) 
);
defparam ff_cache1_data_mask_3_s15.INIT=16'h0B00;
  LUT4 ff_cache1_data_31_s14 (
    .F(ff_cache1_data_31_23),
    .I0(ff_cache1_address_16_13),
    .I1(ff_cache0_already_read_12),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s14.INIT=16'hB0BB;
  LUT4 n5022_s7 (
    .F(n1357_5),
    .I0(n518_9),
    .I1(n1217_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5022_s7.INIT=16'hCACC;
  LUT4 n5021_s6 (
    .F(n1356_5),
    .I0(n517_9),
    .I1(n1216_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5021_s6.INIT=16'hCACC;
  LUT4 n5020_s6 (
    .F(n1355_5),
    .I0(n516_9),
    .I1(n1215_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5020_s6.INIT=16'hCACC;
  LUT4 n5019_s6 (
    .F(n1354_5),
    .I0(n515_9),
    .I1(n1214_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5019_s6.INIT=16'hCACC;
  LUT4 n5018_s6 (
    .F(n1353_5),
    .I0(n514_9),
    .I1(n1213_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5018_s6.INIT=16'hCACC;
  LUT4 n5017_s6 (
    .F(n1352_5),
    .I0(n513_9),
    .I1(n1212_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5017_s6.INIT=16'hCACC;
  LUT4 n5016_s6 (
    .F(n1351_5),
    .I0(n512_9),
    .I1(n1211_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5016_s6.INIT=16'hCACC;
  LUT4 n5015_s8 (
    .F(n1350_6),
    .I0(n511_9),
    .I1(n1210_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5015_s8.INIT=16'hCACC;
  LUT3 n5901_s18 (
    .F(n5901_22),
    .I0(w_command_vram_wdata_mask[0]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5901_s18.INIT=8'h54;
  LUT3 n5893_s15 (
    .F(n5893_19),
    .I0(w_command_vram_wdata[4]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5893_s15.INIT=8'h54;
  LUT3 n5892_s15 (
    .F(n5892_19),
    .I0(w_command_vram_wdata[5]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5892_s15.INIT=8'h54;
  LUT3 n5890_s15 (
    .F(n5890_19),
    .I0(w_command_vram_wdata[7]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5890_s15.INIT=8'h54;
  LUT3 n5888_s15 (
    .F(n5888_19),
    .I0(w_command_vram_wdata[9]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5888_s15.INIT=8'h54;
  LUT3 n5887_s15 (
    .F(n5887_19),
    .I0(w_command_vram_wdata[10]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5887_s15.INIT=8'h54;
  LUT3 n5881_s15 (
    .F(n5881_19),
    .I0(w_command_vram_wdata[16]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5881_s15.INIT=8'h54;
  LUT3 n5877_s15 (
    .F(n5877_19),
    .I0(w_command_vram_wdata[20]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5877_s15.INIT=8'h54;
  LUT3 n5872_s15 (
    .F(n5872_19),
    .I0(w_command_vram_wdata[25]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5872_s15.INIT=8'h54;
  LUT4 n5870_s14 (
    .F(n5870_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[27]),
    .I3(n5851_22) 
);
defparam n5870_s14.INIT=16'hF100;
  LUT3 n5867_s15 (
    .F(n5867_19),
    .I0(w_command_vram_wdata[30]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5867_s15.INIT=8'h54;
  LUT4 n5875_s16 (
    .F(n5875_20),
    .I0(ff_flush_state[2]),
    .I1(ff_priority[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5875_s16.INIT=16'h0001;
  LUT4 n5873_s15 (
    .F(n5873_19),
    .I0(ff_flush_state[2]),
    .I1(ff_priority[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5873_s15.INIT=16'h0004;
  LUT4 n5868_s14 (
    .F(n5868_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[29]),
    .I3(n5851_22) 
);
defparam n5868_s14.INIT=16'hF100;
  LUT4 n5853_s19 (
    .F(n5853_23),
    .I0(ff_flush_state[2]),
    .I1(n5853_18),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5853_s19.INIT=16'h0007;
  LUT3 n6411_s8 (
    .F(n6411_15),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s8.INIT=8'h02;
  LUT3 n5878_s17 (
    .F(n5878_21),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5878_s17.INIT=8'h01;
  LUT4 n5878_s18 (
    .F(n5878_23),
    .I0(ff_cache2_data[19]),
    .I1(n6188_8),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5878_s18.INIT=16'hCBBC;
  LUT4 n5866_s16 (
    .F(n5866_20),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n5878_21) 
);
defparam n5866_s16.INIT=16'h1500;
  LUT3 ff_busy_s7 (
    .F(ff_busy_13),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(n5878_21) 
);
defparam ff_busy_s7.INIT=8'h70;
  LUT3 ff_flush_state_2_s5 (
    .F(ff_flush_state_2_11),
    .I0(n5878_21),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam ff_flush_state_2_s5.INIT=8'h15;
  LUT4 ff_cache_vram_rdata_en_s6 (
    .F(ff_cache_vram_rdata_en_10),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam ff_cache_vram_rdata_en_s6.INIT=16'h0111;
  LUT4 n5866_s17 (
    .F(n5866_22),
    .I0(n5878_21),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5866_s17.INIT=16'h0777;
  LUT4 n5874_s14 (
    .F(n5874_18),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(n5874_14) 
);
defparam n5874_s14.INIT=16'h0040;
  LUT4 n5873_s16 (
    .F(n5873_21),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(n5873_14) 
);
defparam n5873_s16.INIT=16'h0040;
  LUT4 n5625_s6 (
    .F(n5625_12),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(n5878_21) 
);
defparam n5625_s6.INIT=16'h1000;
  LUT4 n6697_s6 (
    .F(n6697_12),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6697_s6.INIT=16'h0100;
  LUT4 ff_vram_address_16_s12 (
    .F(ff_vram_address_16_17),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_vram_address_16_s12.INIT=16'h0100;
  LUT4 n5868_s15 (
    .F(n5868_20),
    .I0(n98_6),
    .I1(n98_7),
    .I2(ff_priority[1]),
    .I3(n5866_22) 
);
defparam n5868_s15.INIT=16'h0035;
  LUT4 n5878_s19 (
    .F(n5878_25),
    .I0(n108_6),
    .I1(n108_7),
    .I2(ff_priority[1]),
    .I3(n5866_22) 
);
defparam n5878_s19.INIT=16'h0035;
  LUT4 n5889_s14 (
    .F(n5889_18),
    .I0(n119_6),
    .I1(n119_7),
    .I2(ff_priority[1]),
    .I3(n5866_22) 
);
defparam n5889_s14.INIT=16'h0035;
  LUT4 n5023_s4 (
    .F(n5023_10),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(ff_cache_vram_rdata_en_10),
    .I2(n6692_11),
    .I3(w_cache_vram_rdata_en) 
);
defparam n5023_s4.INIT=16'hBF40;
  LUT4 ff_cache2_already_read_s12 (
    .F(ff_cache2_already_read_18),
    .I0(n6693_24),
    .I1(ff_cache_vram_write),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache2_already_read_s12.INIT=16'hF800;
  LUT4 ff_cache1_data_31_s15 (
    .F(ff_cache1_data_31_25),
    .I0(ff_cache1_data_31_21),
    .I1(w_cache_vram_rdata_en),
    .I2(n5878_21),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache1_data_31_s15.INIT=16'h1000;
  LUT4 n6692_s5 (
    .F(n6692_11),
    .I0(ff_start),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n6692_s5.INIT=16'h0001;
  LUT4 ff_cache0_data_en_s8 (
    .F(ff_cache0_data_en_14),
    .I0(ff_cache0_already_read_16),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam ff_cache0_data_en_s8.INIT=16'h0001;
  LUT4 ff_cache3_data_en_s6 (
    .F(ff_cache3_data_en_12),
    .I0(ff_cache3_already_read_16),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam ff_cache3_data_en_s6.INIT=16'h0001;
  LUT4 n5850_s9 (
    .F(n5850_15),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5850_s9.INIT=16'h0001;
  LUT4 n5898_s23 (
    .F(n5898_27),
    .I0(ff_vram_wdata_31_12),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5898_s23.INIT=16'h0002;
  LUT4 n6695_s15 (
    .F(n6695_22),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n6695_s15.INIT=16'h0002;
  LUT4 n5871_s14 (
    .F(n5871_18),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(n5871_15) 
);
defparam n5871_s14.INIT=16'h0002;
  LUT4 n5875_s17 (
    .F(n5875_22),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(n5875_13) 
);
defparam n5875_s17.INIT=16'h0002;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5623_8),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5624_8),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5625_8),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5630_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_19),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5631_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_14),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5632_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_14),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5633_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_14),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5635_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5636_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5637_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5638_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5640_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5641_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5642_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5643_12),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5851_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5852_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5853_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5854_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5855_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5856_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5857_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5858_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5859_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5860_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5861_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5862_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5863_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5864_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5865_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5850_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5866_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5867_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5868_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5869_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5870_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5871_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5872_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5873_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5874_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5875_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5876_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5877_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5878_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5879_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5880_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5881_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5882_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5883_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5884_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n5885_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n5886_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n5887_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n5888_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n5889_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n5890_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n5891_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n5892_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n5893_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n5894_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n5895_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n5896_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n5897_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n5898_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n5899_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n5900_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n5901_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5015_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5016_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5017_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5018_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5019_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5020_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5021_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5022_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5622_8),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6409_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6188_7),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6411_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6693_10),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6694_9),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6695_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6697_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  DFFC ff_cache_vram_rdata_en_s7 (
    .Q(w_cache_vram_rdata_en),
    .D(n5023_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=1'b0;
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n81_s5 (
    .O(n81_9),
    .I0(n81_6),
    .I1(n81_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n82_s5 (
    .O(n82_9),
    .I0(n82_6),
    .I1(n82_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n83_s5 (
    .O(n83_9),
    .I0(n83_6),
    .I1(n83_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n84_s5 (
    .O(n84_9),
    .I0(n84_6),
    .I1(n84_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n122_s5 (
    .O(n122_9),
    .I0(n122_6),
    .I1(n122_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n466_s5 (
    .O(n466_9),
    .I0(n466_6),
    .I1(n466_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n469_s5 (
    .O(n469_9),
    .I0(n469_6),
    .I1(n469_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n470_s5 (
    .O(n470_9),
    .I0(n470_6),
    .I1(n470_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n471_s5 (
    .O(n471_9),
    .I0(n471_6),
    .I1(n471_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n472_s5 (
    .O(n472_9),
    .I0(n472_6),
    .I1(n472_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n473_s5 (
    .O(n473_9),
    .I0(n473_6),
    .I1(n473_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n474_s5 (
    .O(n474_9),
    .I0(n474_6),
    .I1(n474_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n475_s5 (
    .O(n475_9),
    .I0(n475_6),
    .I1(n475_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n508_s5 (
    .O(n508_9),
    .I0(n508_6),
    .I1(n508_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n511_s5 (
    .O(n511_9),
    .I0(n511_6),
    .I1(n511_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n512_s5 (
    .O(n512_9),
    .I0(n512_6),
    .I1(n512_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n513_s5 (
    .O(n513_9),
    .I0(n513_6),
    .I1(n513_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n514_s5 (
    .O(n514_9),
    .I0(n514_6),
    .I1(n514_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n515_s5 (
    .O(n515_9),
    .I0(n515_6),
    .I1(n515_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n516_s5 (
    .O(n516_9),
    .I0(n516_6),
    .I1(n516_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n517_s5 (
    .O(n517_9),
    .I0(n517_6),
    .I1(n517_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n518_s5 (
    .O(n518_9),
    .I0(n518_6),
    .I1(n518_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n550_s5 (
    .O(n550_9),
    .I0(n550_6),
    .I1(n550_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s2 (
    .O(n553_9),
    .I0(n553_6),
    .I1(n553_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s2 (
    .O(n554_9),
    .I0(n554_6),
    .I1(n554_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s2 (
    .O(n555_9),
    .I0(n555_6),
    .I1(n555_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s2 (
    .O(n556_9),
    .I0(n556_6),
    .I1(n556_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s2 (
    .O(n557_9),
    .I0(n557_6),
    .I1(n557_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s2 (
    .O(n558_9),
    .I0(n558_6),
    .I1(n558_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s2 (
    .O(n559_9),
    .I0(n559_6),
    .I1(n559_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s2 (
    .O(n560_9),
    .I0(n560_6),
    .I1(n560_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n592_s5 (
    .O(n592_9),
    .I0(n592_6),
    .I1(n592_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s1 (
    .O(n595_9),
    .I0(n595_6),
    .I1(n595_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s1 (
    .O(n596_9),
    .I0(n596_6),
    .I1(n596_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s1 (
    .O(n597_9),
    .I0(n597_6),
    .I1(n597_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s1 (
    .O(n598_9),
    .I0(n598_6),
    .I1(n598_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s1 (
    .O(n599_9),
    .I0(n599_6),
    .I1(n599_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s1 (
    .O(n600_9),
    .I0(n600_6),
    .I1(n600_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s1 (
    .O(n601_9),
    .I0(n601_6),
    .I1(n601_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s1 (
    .O(n602_9),
    .I0(n602_6),
    .I1(n602_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4780_s5 (
    .O(n4780_9),
    .I0(n4780_6),
    .I1(n4780_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4781_s5 (
    .O(n4781_9),
    .I0(n4781_6),
    .I1(n4781_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4782_s5 (
    .O(n4782_9),
    .I0(n4782_6),
    .I1(n4782_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4783_s5 (
    .O(n4783_9),
    .I0(n4783_6),
    .I1(n4783_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4784_s5 (
    .O(n4784_9),
    .I0(n4784_6),
    .I1(n4784_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4785_s5 (
    .O(n4785_9),
    .I0(n4785_6),
    .I1(n4785_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4786_s5 (
    .O(n4786_9),
    .I0(n4786_6),
    .I1(n4786_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4787_s5 (
    .O(n4787_9),
    .I0(n4787_6),
    .I1(n4787_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1210_s0 (
    .O(n1210_3),
    .I0(n595_9),
    .I1(n553_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1211_s0 (
    .O(n1211_3),
    .I0(n596_9),
    .I1(n554_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1212_s0 (
    .O(n1212_3),
    .I0(n597_9),
    .I1(n555_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1213_s0 (
    .O(n1213_3),
    .I0(n598_9),
    .I1(n556_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1214_s0 (
    .O(n1214_3),
    .I0(n599_9),
    .I1(n557_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1215_s0 (
    .O(n1215_3),
    .I0(n600_9),
    .I1(n558_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1216_s0 (
    .O(n1216_3),
    .I0(n601_9),
    .I1(n559_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1217_s0 (
    .O(n1217_3),
    .I0(n602_9),
    .I1(n560_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5015_s4 (
    .O(n5015_6),
    .I0(n5015_8),
    .I1(n1350_6),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5016_s3 (
    .O(n5016_5),
    .I0(n5016_7),
    .I1(n1351_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5017_s3 (
    .O(n5017_5),
    .I0(n5017_7),
    .I1(n1352_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5018_s3 (
    .O(n5018_5),
    .I0(n5018_7),
    .I1(n1353_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5019_s3 (
    .O(n5019_5),
    .I0(n5019_7),
    .I1(n1354_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5020_s3 (
    .O(n5020_5),
    .I0(n5020_7),
    .I1(n1355_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5021_s3 (
    .O(n5021_5),
    .I0(n5021_7),
    .I1(n1356_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5022_s3 (
    .O(n5022_5),
    .I0(n5022_7),
    .I1(n1357_5),
    .S0(n5022_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n1645_4,
  n1635_4,
  w_register_write,
  n1669_4,
  ff_reset_n2_1,
  w_vram_interleave,
  w_4colors_mode_5,
  n777_30,
  w_4colors_mode,
  n804_27,
  w_command_vram_rdata_en,
  ff_vram_wdata_mask_3_7,
  n354_9,
  w_pulse1,
  w_register_data,
  w_register_num,
  reg_screen_mode,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_command_enable,
  w_next_0_4,
  w_next_0_6,
  n1668_25,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n1645_4;
input n1635_4;
input w_register_write;
input n1669_4;
input ff_reset_n2_1;
input w_vram_interleave;
input w_4colors_mode_5;
input n777_30;
input w_4colors_mode;
input n804_27;
input w_command_vram_rdata_en;
input ff_vram_wdata_mask_3_7;
input n354_9;
input w_pulse1;
input [7:0] w_register_data;
input [5:0] w_register_num;
input [4:0] reg_screen_mode;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_command_enable;
output w_next_0_4;
output w_next_0_6;
output n1668_25;
output w_command_vram_write;
output w_command_vram_valid;
output [7:0] w_status_color;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire n1289_6;
wire n1289_7;
wire n1290_6;
wire n1290_7;
wire n2384_3;
wire n247_4;
wire n248_4;
wire n249_4;
wire n250_4;
wire n251_4;
wire n252_4;
wire n253_4;
wire n254_4;
wire n255_4;
wire n287_3;
wire n295_3;
wire n335_3;
wire n336_3;
wire n337_3;
wire n338_3;
wire n339_3;
wire n340_3;
wire n341_3;
wire n342_3;
wire n343_3;
wire n344_3;
wire n2446_3;
wire n2447_3;
wire n540_6;
wire n541_6;
wire n542_6;
wire n543_6;
wire n544_6;
wire n545_6;
wire n546_6;
wire n547_6;
wire n548_6;
wire n575_3;
wire n583_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n2579_3;
wire n924_3;
wire n925_3;
wire n926_3;
wire n927_3;
wire n928_3;
wire n929_3;
wire n930_3;
wire n931_3;
wire n964_4;
wire n966_4;
wire n1053_3;
wire n1054_3;
wire n1055_3;
wire n1056_3;
wire n1057_3;
wire n1058_3;
wire n1059_3;
wire n1060_3;
wire n1061_3;
wire n1062_3;
wire n1111_3;
wire n1112_3;
wire n1113_3;
wire n1114_3;
wire n1115_3;
wire n1116_3;
wire n1117_3;
wire n1118_3;
wire n2685_3;
wire n2693_3;
wire n1813_3;
wire n1814_3;
wire n1815_3;
wire n1816_3;
wire n1817_3;
wire n1818_3;
wire n1819_3;
wire n1820_3;
wire n1774_3;
wire n1775_3;
wire n1776_3;
wire n1777_3;
wire ff_sx_8_8;
wire ff_command_enable_6;
wire ff_state_5_8;
wire ff_cache_vram_valid_8;
wire ff_source_7_6;
wire ff_cache_vram_address_16_9;
wire ff_cache_vram_write_9;
wire ff_cache_vram_wdata_7_8;
wire ff_next_state_0_8;
wire ff_xsel_1_9;
wire n1729_13;
wire n1733_13;
wire n1737_13;
wire n1741_13;
wire n1745_13;
wire n1749_13;
wire n1753_13;
wire n1757_13;
wire n1719_18;
wire n1628_18;
wire n1632_18;
wire n1636_18;
wire n1640_18;
wire n1644_18;
wire n1648_18;
wire n1652_18;
wire n1656_18;
wire n1660_18;
wire n1664_18;
wire n1668_18;
wire n1672_18;
wire n1676_18;
wire n1680_18;
wire n1684_18;
wire n1688_18;
wire n1692_18;
wire n1705_16;
wire n1708_18;
wire n1712_18;
wire n1716_18;
wire n1702_18;
wire ff_dx_8_8;
wire n1354_7;
wire n1773_7;
wire n1772_7;
wire n1304_7;
wire n1303_7;
wire n1110_7;
wire n1109_7;
wire ff_cache_flush_start_10;
wire ff_count_valid_9;
wire n1761_19;
wire w_next_0_5;
wire n2383_4;
wire n247_5;
wire n247_6;
wire n248_5;
wire n249_5;
wire n250_5;
wire n251_5;
wire n252_5;
wire n253_5;
wire n254_5;
wire n255_5;
wire n287_4;
wire n287_5;
wire n540_8;
wire n575_4;
wire n575_5;
wire n2578_4;
wire n923_4;
wire n923_6;
wire n924_4;
wire n924_5;
wire n924_6;
wire n925_4;
wire n925_5;
wire n926_4;
wire n926_5;
wire n926_6;
wire n927_4;
wire n927_5;
wire n927_6;
wire n928_4;
wire n928_5;
wire n929_4;
wire n929_5;
wire n930_4;
wire n930_5;
wire n931_4;
wire n964_5;
wire n1053_4;
wire n1054_4;
wire n1055_4;
wire n1056_4;
wire n1057_4;
wire n1058_4;
wire n1059_4;
wire n1060_4;
wire n1111_4;
wire n1112_4;
wire n1113_4;
wire n1114_4;
wire n1115_4;
wire n1116_4;
wire n1117_4;
wire n1118_4;
wire n1774_4;
wire n1774_5;
wire n1774_6;
wire n1774_7;
wire n1775_4;
wire n1775_5;
wire n1775_6;
wire n1776_4;
wire n1776_5;
wire n1776_6;
wire n1777_4;
wire n1777_5;
wire n1777_6;
wire ff_command_enable_7;
wire ff_source_7_7;
wire ff_cache_vram_wdata_7_9;
wire ff_next_state_5_10;
wire ff_xsel_1_10;
wire n1729_14;
wire n1729_15;
wire n1729_16;
wire n1729_17;
wire n1733_14;
wire n1733_15;
wire n1733_16;
wire n1733_17;
wire n1737_14;
wire n1737_16;
wire n1737_17;
wire n1741_14;
wire n1741_15;
wire n1741_16;
wire n1745_14;
wire n1745_15;
wire n1745_16;
wire n1749_14;
wire n1749_17;
wire n1753_14;
wire n1753_15;
wire n1757_14;
wire n1757_15;
wire n1719_19;
wire n1719_20;
wire n1719_21;
wire n1628_19;
wire n1628_20;
wire n1632_19;
wire n1632_20;
wire n1636_19;
wire n1636_20;
wire n1640_19;
wire n1640_20;
wire n1644_19;
wire n1644_20;
wire n1648_19;
wire n1648_20;
wire n1652_19;
wire n1652_20;
wire n1656_19;
wire n1656_20;
wire n1660_19;
wire n1660_20;
wire n1664_19;
wire n1664_20;
wire n1668_19;
wire n1668_20;
wire n1672_19;
wire n1672_20;
wire n1676_19;
wire n1676_20;
wire n1680_19;
wire n1680_20;
wire n1684_19;
wire n1684_20;
wire n1688_19;
wire n1688_20;
wire n1692_19;
wire n1692_20;
wire n1705_17;
wire n1705_18;
wire n1705_19;
wire n1708_19;
wire n1708_20;
wire n1708_21;
wire n1708_22;
wire n1712_19;
wire n1712_20;
wire n1716_19;
wire n1716_20;
wire n1722_19;
wire n1722_20;
wire n1725_19;
wire n1702_19;
wire ff_dx_8_9;
wire n1354_8;
wire n1773_8;
wire n1772_8;
wire n1306_8;
wire n1305_8;
wire ff_cache_flush_start_11;
wire ff_cache_flush_start_12;
wire ff_cache_flush_start_13;
wire ff_count_valid_10;
wire ff_count_valid_11;
wire n1607_22;
wire n247_7;
wire n247_8;
wire n923_7;
wire n923_8;
wire n924_7;
wire n924_8;
wire n924_9;
wire n925_6;
wire n925_7;
wire n926_7;
wire n927_7;
wire n928_6;
wire n929_6;
wire n930_6;
wire n931_5;
wire n964_6;
wire n1774_8;
wire n1774_9;
wire n1774_10;
wire n1774_11;
wire n1774_12;
wire n1774_13;
wire n1775_7;
wire n1775_8;
wire n1775_10;
wire n1776_7;
wire n1776_8;
wire n1777_7;
wire n1777_8;
wire n1777_9;
wire n1777_10;
wire ff_source_7_8;
wire ff_source_7_9;
wire ff_cache_vram_write_11;
wire ff_cache_vram_write_12;
wire ff_cache_vram_wdata_7_10;
wire ff_xsel_1_11;
wire ff_xsel_1_12;
wire n1729_18;
wire n1729_19;
wire n1729_21;
wire n1729_22;
wire n1733_18;
wire n1733_19;
wire n1733_21;
wire n1737_18;
wire n1737_19;
wire n1737_20;
wire n1737_21;
wire n1741_17;
wire n1741_18;
wire n1745_17;
wire n1749_18;
wire n1749_19;
wire n1719_22;
wire n1719_23;
wire n1664_21;
wire n1664_22;
wire n1668_21;
wire n1668_22;
wire n1672_21;
wire n1672_22;
wire n1676_21;
wire n1676_22;
wire n1680_21;
wire n1680_22;
wire n1684_21;
wire n1684_22;
wire n1688_21;
wire n1688_22;
wire n1692_21;
wire n1692_22;
wire n1705_20;
wire n1705_21;
wire n1705_22;
wire n1708_23;
wire ff_dx_8_10;
wire ff_dx_8_11;
wire n1772_10;
wire n1306_9;
wire n1305_9;
wire ff_count_valid_12;
wire ff_count_valid_13;
wire n1607_23;
wire n247_9;
wire n247_10;
wire n923_9;
wire n964_7;
wire n1774_14;
wire n1774_15;
wire n1774_16;
wire n1775_11;
wire n1775_12;
wire n1776_9;
wire n1777_11;
wire ff_cache_vram_wdata_7_11;
wire n1729_23;
wire n1729_24;
wire n1729_25;
wire n1729_26;
wire n1729_27;
wire n1733_22;
wire n1733_23;
wire n1733_24;
wire n1733_25;
wire n1733_26;
wire n1737_22;
wire n1737_23;
wire n1737_24;
wire n1741_19;
wire ff_dx_8_12;
wire n964_8;
wire n1729_28;
wire n1729_29;
wire n1729_30;
wire n1729_31;
wire n1733_27;
wire n1733_28;
wire n1733_29;
wire n1753_19;
wire n1301_9;
wire n1302_9;
wire n1699_20;
wire ff_cache_vram_address_16_14;
wire n1303_10;
wire n1299_9;
wire n1304_10;
wire n1300_9;
wire n1725_21;
wire n1722_22;
wire n1772_12;
wire n1607_26;
wire ff_cache_vram_write_14;
wire n1607_28;
wire n1729_33;
wire n1775_14;
wire n931_8;
wire n2700_5;
wire n1733_31;
wire n540_10;
wire n923_11;
wire n2578_6;
wire n2383_6;
wire n1749_21;
wire n1749_23;
wire n1737_26;
wire n1305_12;
wire ff_read_pixel_7_17;
wire n1306_12;
wire n1307_10;
wire n1308_10;
wire n1309_10;
wire n1310_10;
wire n1311_10;
wire n1311_12;
wire n1312_10;
wire n1312_12;
wire n1313_10;
wire n1314_10;
wire n923_14;
wire n923_15;
wire ff_maj;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_cache_vram_write;
wire ff_count_valid;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dx[9]_1_0_COUT ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_0_COUT ;
wire n1088_1;
wire n1088_2;
wire n1087_1;
wire n1087_2;
wire n1086_1;
wire n1086_2;
wire n1085_1;
wire n1085_2;
wire n1084_1;
wire n1084_2;
wire n1083_1;
wire n1083_2;
wire n1082_1;
wire n1082_2;
wire n1081_1;
wire n1081_2;
wire n1080_1;
wire n1080_2;
wire n1079_1;
wire n1079_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire n1169_9;
wire n895_2;
wire n895_3;
wire n894_2;
wire n894_3;
wire n893_2;
wire n893_3;
wire n892_2;
wire n892_3;
wire n891_2;
wire n891_3;
wire n890_2;
wire n890_3;
wire n889_2;
wire n889_3;
wire n888_2;
wire n888_3;
wire n1289_9;
wire n1290_9;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire ff_busy;
wire w_cache_vram_rdata_en;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [8:0] reg_nx;
wire [7:0] ff_color;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [1:0] ff_xsel;
wire [8:0] ff_sx;
wire [9:0] ff_sy;
wire [9:0] ff_dy;
wire [8:0] ff_nx;
wire [9:0] ff_ny;
wire [9:0] ff_nyb;
wire [5:0] ff_state;
wire [8:0] ff_dx;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [9:0] w_next_sy;
wire [9:0] w_next_dx;
wire [9:0] w_next_dy;
wire [9:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire [2:0] ff_flush_state;
wire VCC;
wire GND;
  LUT3 n1289_s6 (
    .F(n1289_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n1289_s6.INIT=8'hCA;
  LUT3 n1289_s7 (
    .F(n1289_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1289_s7.INIT=8'hCA;
  LUT3 n1290_s6 (
    .F(n1290_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n1290_s6.INIT=8'hCA;
  LUT3 n1290_s7 (
    .F(n1290_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1290_s7.INIT=8'hCA;
  LUT4 n2384_s0 (
    .F(n2384_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2383_4) 
);
defparam n2384_s0.INIT=16'h0100;
  LUT3 n247_s1 (
    .F(n247_4),
    .I0(w_next_sx[8]),
    .I1(n247_5),
    .I2(n247_6) 
);
defparam n247_s1.INIT=8'hAC;
  LUT3 n248_s1 (
    .F(n248_4),
    .I0(w_next_sx[7]),
    .I1(n248_5),
    .I2(n247_6) 
);
defparam n248_s1.INIT=8'hAC;
  LUT3 n249_s1 (
    .F(n249_4),
    .I0(w_next_sx[6]),
    .I1(n249_5),
    .I2(n247_6) 
);
defparam n249_s1.INIT=8'hAC;
  LUT3 n250_s1 (
    .F(n250_4),
    .I0(w_next_sx[5]),
    .I1(n250_5),
    .I2(n247_6) 
);
defparam n250_s1.INIT=8'hAC;
  LUT3 n251_s1 (
    .F(n251_4),
    .I0(w_next_sx[4]),
    .I1(n251_5),
    .I2(n247_6) 
);
defparam n251_s1.INIT=8'hAC;
  LUT3 n252_s1 (
    .F(n252_4),
    .I0(w_next_sx[3]),
    .I1(n252_5),
    .I2(n247_6) 
);
defparam n252_s1.INIT=8'hAC;
  LUT3 n253_s1 (
    .F(n253_4),
    .I0(w_next_sx[2]),
    .I1(n253_5),
    .I2(n247_6) 
);
defparam n253_s1.INIT=8'hAC;
  LUT3 n254_s1 (
    .F(n254_4),
    .I0(w_next_sx[1]),
    .I1(n254_5),
    .I2(n247_6) 
);
defparam n254_s1.INIT=8'hAC;
  LUT3 n255_s1 (
    .F(n255_4),
    .I0(w_next_sx[0]),
    .I1(n255_5),
    .I2(n247_6) 
);
defparam n255_s1.INIT=8'hAC;
  LUT4 n287_s0 (
    .F(n287_3),
    .I0(n287_4),
    .I1(n287_5),
    .I2(n1645_4),
    .I3(n2383_4) 
);
defparam n287_s0.INIT=16'hF444;
  LUT4 n295_s0 (
    .F(n295_3),
    .I0(n287_4),
    .I1(n287_5),
    .I2(n1635_4),
    .I3(n2383_4) 
);
defparam n295_s0.INIT=16'hF444;
  LUT3 n335_s0 (
    .F(n335_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n335_s0.INIT=8'hCA;
  LUT3 n336_s0 (
    .F(n336_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n336_s0.INIT=8'hCA;
  LUT3 n337_s0 (
    .F(n337_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n337_s0.INIT=8'hCA;
  LUT3 n338_s0 (
    .F(n338_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n338_s0.INIT=8'hCA;
  LUT3 n339_s0 (
    .F(n339_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n339_s0.INIT=8'hCA;
  LUT3 n340_s0 (
    .F(n340_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n340_s0.INIT=8'hCA;
  LUT3 n341_s0 (
    .F(n341_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n341_s0.INIT=8'hCA;
  LUT3 n342_s0 (
    .F(n342_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n342_s0.INIT=8'hCA;
  LUT3 n343_s0 (
    .F(n343_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n343_s0.INIT=8'hCA;
  LUT3 n344_s0 (
    .F(n344_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n344_s0.INIT=8'hCA;
  LUT4 n2446_s0 (
    .F(n2446_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2383_4) 
);
defparam n2446_s0.INIT=16'h4000;
  LUT4 n2447_s0 (
    .F(n2447_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2383_4) 
);
defparam n2447_s0.INIT=16'h1000;
  LUT4 n540_s3 (
    .F(n540_6),
    .I0(w_next_dx[8]),
    .I1(reg_dx[8]),
    .I2(n540_10),
    .I3(n540_8) 
);
defparam n540_s3.INIT=16'hCCCA;
  LUT4 n541_s3 (
    .F(n541_6),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(n540_8),
    .I3(n540_10) 
);
defparam n541_s3.INIT=16'hCCCA;
  LUT4 n542_s3 (
    .F(n542_6),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(n540_10),
    .I3(n540_8) 
);
defparam n542_s3.INIT=16'hCCCA;
  LUT4 n543_s3 (
    .F(n543_6),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(n540_10),
    .I3(n540_8) 
);
defparam n543_s3.INIT=16'hCCCA;
  LUT4 n544_s3 (
    .F(n544_6),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(n540_10),
    .I3(n540_8) 
);
defparam n544_s3.INIT=16'hCCCA;
  LUT4 n545_s3 (
    .F(n545_6),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(n540_10),
    .I3(n540_8) 
);
defparam n545_s3.INIT=16'hCCCA;
  LUT4 n546_s3 (
    .F(n546_6),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(n540_10),
    .I3(n540_8) 
);
defparam n546_s3.INIT=16'hCCCA;
  LUT4 n547_s3 (
    .F(n547_6),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(n540_10),
    .I3(n540_8) 
);
defparam n547_s3.INIT=16'hCCCA;
  LUT4 n548_s3 (
    .F(n548_6),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(n540_10),
    .I3(n540_8) 
);
defparam n548_s3.INIT=16'hCCCA;
  LUT3 n575_s0 (
    .F(n575_3),
    .I0(n287_5),
    .I1(n575_4),
    .I2(n575_5) 
);
defparam n575_s0.INIT=8'hEC;
  LUT4 n583_s0 (
    .F(n583_3),
    .I0(n2383_4),
    .I1(n1669_4),
    .I2(n575_5),
    .I3(n287_5) 
);
defparam n583_s0.INIT=16'hF888;
  LUT3 n658_s0 (
    .F(n658_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n658_s0.INIT=8'hCA;
  LUT3 n659_s0 (
    .F(n659_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n659_s0.INIT=8'hCA;
  LUT3 n660_s0 (
    .F(n660_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n660_s0.INIT=8'hCA;
  LUT3 n661_s0 (
    .F(n661_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n661_s0.INIT=8'hCA;
  LUT3 n662_s0 (
    .F(n662_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n662_s0.INIT=8'hCA;
  LUT3 n663_s0 (
    .F(n663_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n663_s0.INIT=8'hCA;
  LUT3 n664_s0 (
    .F(n664_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n664_s0.INIT=8'hCA;
  LUT3 n665_s0 (
    .F(n665_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n665_s0.INIT=8'hCA;
  LUT3 n666_s0 (
    .F(n666_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n666_s0.INIT=8'hCA;
  LUT3 n667_s0 (
    .F(n667_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n667_s0.INIT=8'hCA;
  LUT4 n2579_s0 (
    .F(n2579_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2578_4) 
);
defparam n2579_s0.INIT=16'h0100;
  LUT4 n924_s0 (
    .F(n924_3),
    .I0(n924_4),
    .I1(n924_5),
    .I2(n924_6),
    .I3(n540_10) 
);
defparam n924_s0.INIT=16'hEE0F;
  LUT4 n925_s0 (
    .F(n925_3),
    .I0(n924_4),
    .I1(n925_4),
    .I2(n540_10),
    .I3(n925_5) 
);
defparam n925_s0.INIT=16'hE0FF;
  LUT4 n926_s0 (
    .F(n926_3),
    .I0(n247_6),
    .I1(n926_4),
    .I2(n926_5),
    .I3(n926_6) 
);
defparam n926_s0.INIT=16'h00F1;
  LUT4 n927_s0 (
    .F(n927_3),
    .I0(n927_4),
    .I1(n927_5),
    .I2(ff_start),
    .I3(n927_6) 
);
defparam n927_s0.INIT=16'hC5CC;
  LUT4 n928_s0 (
    .F(n928_3),
    .I0(n928_4),
    .I1(n928_5),
    .I2(ff_nx[3]),
    .I3(n923_6) 
);
defparam n928_s0.INIT=16'h3CAA;
  LUT4 n929_s0 (
    .F(n929_3),
    .I0(n924_4),
    .I1(n929_4),
    .I2(n929_5),
    .I3(n540_10) 
);
defparam n929_s0.INIT=16'hBBF0;
  LUT4 n930_s0 (
    .F(n930_3),
    .I0(n930_4),
    .I1(n930_5),
    .I2(n247_6),
    .I3(n923_6) 
);
defparam n930_s0.INIT=16'hCCCA;
  LUT4 n931_s0 (
    .F(n931_3),
    .I0(ff_nx[0]),
    .I1(n931_4),
    .I2(ff_start),
    .I3(n927_6) 
);
defparam n931_s0.INIT=16'h3533;
  LUT3 n964_s1 (
    .F(n964_4),
    .I0(n2578_4),
    .I1(n1645_4),
    .I2(n964_5) 
);
defparam n964_s1.INIT=8'hF8;
  LUT3 n966_s1 (
    .F(n966_4),
    .I0(n2578_4),
    .I1(n1635_4),
    .I2(n964_5) 
);
defparam n966_s1.INIT=8'hF8;
  LUT4 n1053_s0 (
    .F(n1053_3),
    .I0(w_register_data[1]),
    .I1(n1053_4),
    .I2(ff_ny[9]),
    .I3(w_register_write) 
);
defparam n1053_s0.INIT=16'hAA3C;
  LUT4 n1054_s0 (
    .F(n1054_3),
    .I0(w_register_data[0]),
    .I1(n1054_4),
    .I2(ff_ny[8]),
    .I3(w_register_write) 
);
defparam n1054_s0.INIT=16'hAA3C;
  LUT4 n1055_s0 (
    .F(n1055_3),
    .I0(w_register_data[7]),
    .I1(ff_ny[7]),
    .I2(n1055_4),
    .I3(w_register_write) 
);
defparam n1055_s0.INIT=16'hAA3C;
  LUT4 n1056_s0 (
    .F(n1056_3),
    .I0(w_register_data[6]),
    .I1(n1056_4),
    .I2(ff_ny[6]),
    .I3(w_register_write) 
);
defparam n1056_s0.INIT=16'hAA3C;
  LUT4 n1057_s0 (
    .F(n1057_3),
    .I0(w_register_data[5]),
    .I1(n1057_4),
    .I2(ff_ny[5]),
    .I3(w_register_write) 
);
defparam n1057_s0.INIT=16'hAA3C;
  LUT4 n1058_s0 (
    .F(n1058_3),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n1058_4),
    .I3(w_register_write) 
);
defparam n1058_s0.INIT=16'hAA3C;
  LUT4 n1059_s0 (
    .F(n1059_3),
    .I0(w_register_data[3]),
    .I1(n1059_4),
    .I2(ff_ny[3]),
    .I3(w_register_write) 
);
defparam n1059_s0.INIT=16'hAA3C;
  LUT4 n1060_s0 (
    .F(n1060_3),
    .I0(w_register_data[2]),
    .I1(n1060_4),
    .I2(ff_ny[2]),
    .I3(w_register_write) 
);
defparam n1060_s0.INIT=16'hAA3C;
  LUT4 n1061_s0 (
    .F(n1061_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n1061_s0.INIT=16'hAAC3;
  LUT3 n1062_s0 (
    .F(n1062_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1062_s0.INIT=8'hC5;
  LUT3 n1111_s0 (
    .F(n1111_3),
    .I0(reg_nx[8]),
    .I1(n1111_4),
    .I2(ff_start) 
);
defparam n1111_s0.INIT=8'hAC;
  LUT3 n1112_s0 (
    .F(n1112_3),
    .I0(reg_nx[7]),
    .I1(n1112_4),
    .I2(ff_start) 
);
defparam n1112_s0.INIT=8'hAC;
  LUT3 n1113_s0 (
    .F(n1113_3),
    .I0(reg_nx[6]),
    .I1(n1113_4),
    .I2(ff_start) 
);
defparam n1113_s0.INIT=8'hAC;
  LUT3 n1114_s0 (
    .F(n1114_3),
    .I0(reg_nx[5]),
    .I1(n1114_4),
    .I2(ff_start) 
);
defparam n1114_s0.INIT=8'hAC;
  LUT3 n1115_s0 (
    .F(n1115_3),
    .I0(reg_nx[4]),
    .I1(n1115_4),
    .I2(ff_start) 
);
defparam n1115_s0.INIT=8'hAC;
  LUT3 n1116_s0 (
    .F(n1116_3),
    .I0(reg_nx[3]),
    .I1(n1116_4),
    .I2(ff_start) 
);
defparam n1116_s0.INIT=8'hAC;
  LUT3 n1117_s0 (
    .F(n1117_3),
    .I0(reg_nx[2]),
    .I1(n1117_4),
    .I2(ff_start) 
);
defparam n1117_s0.INIT=8'hAC;
  LUT3 n1118_s0 (
    .F(n1118_3),
    .I0(reg_nx[1]),
    .I1(n1118_4),
    .I2(ff_start) 
);
defparam n1118_s0.INIT=8'hAC;
  LUT4 n2685_s0 (
    .F(n2685_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2578_4) 
);
defparam n2685_s0.INIT=16'h1000;
  LUT4 n2693_s0 (
    .F(n2693_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2578_4) 
);
defparam n2693_s0.INIT=16'h4000;
  LUT3 n1813_s0 (
    .F(n1813_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I2(ff_start) 
);
defparam n1813_s0.INIT=8'hCA;
  LUT3 n1814_s0 (
    .F(n1814_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I2(ff_start) 
);
defparam n1814_s0.INIT=8'hCA;
  LUT3 n1815_s0 (
    .F(n1815_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I2(ff_start) 
);
defparam n1815_s0.INIT=8'hCA;
  LUT3 n1816_s0 (
    .F(n1816_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I2(ff_start) 
);
defparam n1816_s0.INIT=8'hCA;
  LUT3 n1817_s0 (
    .F(n1817_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I2(ff_start) 
);
defparam n1817_s0.INIT=8'hCA;
  LUT3 n1818_s0 (
    .F(n1818_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I2(ff_start) 
);
defparam n1818_s0.INIT=8'hCA;
  LUT3 n1819_s0 (
    .F(n1819_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I2(ff_start) 
);
defparam n1819_s0.INIT=8'hCA;
  LUT3 n1820_s0 (
    .F(n1820_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I2(ff_start) 
);
defparam n1820_s0.INIT=8'hCA;
  LUT4 n1774_s0 (
    .F(n1774_3),
    .I0(n1774_4),
    .I1(n1774_5),
    .I2(n1774_6),
    .I3(n1774_7) 
);
defparam n1774_s0.INIT=16'hEE0F;
  LUT4 n1775_s0 (
    .F(n1775_3),
    .I0(ff_start),
    .I1(n1775_4),
    .I2(n1775_5),
    .I3(n1775_6) 
);
defparam n1775_s0.INIT=16'h0777;
  LUT4 n1776_s0 (
    .F(n1776_3),
    .I0(n1776_4),
    .I1(n1774_5),
    .I2(n1776_5),
    .I3(n1776_6) 
);
defparam n1776_s0.INIT=16'h00EF;
  LUT4 n1777_s0 (
    .F(n1777_3),
    .I0(n1777_4),
    .I1(n1777_5),
    .I2(ff_command[0]),
    .I3(n1777_6) 
);
defparam n1777_s0.INIT=16'h7077;
  LUT4 ff_sx_8_s3 (
    .F(ff_sx_8_8),
    .I0(ff_cache_vram_valid),
    .I1(ff_count_valid),
    .I2(w_status_command_enable),
    .I3(ff_start) 
);
defparam ff_sx_8_s3.INIT=16'hFF40;
  LUT2 ff_command_enable_s3 (
    .F(ff_command_enable_6),
    .I0(ff_start),
    .I1(ff_command_enable_7) 
);
defparam ff_command_enable_s3.INIT=4'hE;
  LUT2 ff_state_5_s3 (
    .F(ff_state_5_8),
    .I0(ff_start),
    .I1(ff_cache_vram_valid) 
);
defparam ff_state_5_s3.INIT=4'hB;
  LUT4 ff_cache_vram_valid_s4 (
    .F(ff_cache_vram_valid_8),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_valid_s4.INIT=16'h001F;
  LUT3 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_start),
    .I1(ff_source_7_7),
    .I2(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=8'hE0;
  LUT3 ff_cache_vram_address_16_s5 (
    .F(ff_cache_vram_address_16_9),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(ff_cache_vram_address_16_14) 
);
defparam ff_cache_vram_address_16_s5.INIT=8'h01;
  LUT4 ff_cache_vram_write_s5 (
    .F(ff_cache_vram_write_9),
    .I0(ff_cache_vram_write_14),
    .I1(ff_cache_vram_address_16_14),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_write_s5.INIT=16'h000B;
  LUT4 ff_cache_vram_wdata_7_s4 (
    .F(ff_cache_vram_wdata_7_8),
    .I0(ff_cache_vram_write_14),
    .I1(ff_cache_vram_wdata_7_9),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_wdata_7_s4.INIT=16'h000B;
  LUT4 ff_next_state_5_s5 (
    .F(ff_next_state_0_8),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(ff_next_state_5_10),
    .I3(ff_reset_n2_1) 
);
defparam ff_next_state_5_s5.INIT=16'h0100;
  LUT4 ff_xsel_1_s5 (
    .F(ff_xsel_1_9),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(ff_xsel_1_10),
    .I3(ff_reset_n2_1) 
);
defparam ff_xsel_1_s5.INIT=16'h0100;
  LUT4 n1729_s9 (
    .F(n1729_13),
    .I0(n1729_14),
    .I1(n1729_15),
    .I2(n1729_16),
    .I3(n1729_17) 
);
defparam n1729_s9.INIT=16'hD0FF;
  LUT4 n1733_s9 (
    .F(n1733_13),
    .I0(n1733_14),
    .I1(n1733_15),
    .I2(n1733_16),
    .I3(n1733_17) 
);
defparam n1733_s9.INIT=16'hB0FF;
  LUT4 n1737_s9 (
    .F(n1737_13),
    .I0(n1737_14),
    .I1(n1737_26),
    .I2(n1737_16),
    .I3(n1737_17) 
);
defparam n1737_s9.INIT=16'hF4FF;
  LUT4 n1741_s9 (
    .F(n1741_13),
    .I0(n1741_14),
    .I1(n1737_26),
    .I2(n1741_15),
    .I3(n1741_16) 
);
defparam n1741_s9.INIT=16'hF4FF;
  LUT4 n1745_s9 (
    .F(n1745_13),
    .I0(n1729_15),
    .I1(n1745_14),
    .I2(n1745_15),
    .I3(n1745_16) 
);
defparam n1745_s9.INIT=16'hB0FF;
  LUT4 n1749_s9 (
    .F(n1749_13),
    .I0(n1749_14),
    .I1(n1749_23),
    .I2(n1749_21),
    .I3(n1749_17) 
);
defparam n1749_s9.INIT=16'hF4FF;
  LUT4 n1753_s9 (
    .F(n1753_13),
    .I0(n1774_4),
    .I1(ff_read_byte[1]),
    .I2(n1753_14),
    .I3(n1753_15) 
);
defparam n1753_s9.INIT=16'hFFF8;
  LUT4 n1757_s9 (
    .F(n1757_13),
    .I0(n1774_4),
    .I1(ff_read_byte[0]),
    .I2(n1757_14),
    .I3(n1757_15) 
);
defparam n1757_s9.INIT=16'hFFF8;
  LUT4 n1719_s14 (
    .F(n1719_18),
    .I0(ff_next_state[0]),
    .I1(n1719_19),
    .I2(n1719_20),
    .I3(n1719_21) 
);
defparam n1719_s14.INIT=16'hFFF8;
  LUT4 n1628_s14 (
    .F(n1628_18),
    .I0(n1719_19),
    .I1(ff_cache_vram_address[16]),
    .I2(n1628_19),
    .I3(n1628_20) 
);
defparam n1628_s14.INIT=16'hFFF8;
  LUT4 n1632_s14 (
    .F(n1632_18),
    .I0(n1719_19),
    .I1(ff_cache_vram_address[15]),
    .I2(n1632_19),
    .I3(n1632_20) 
);
defparam n1632_s14.INIT=16'hFFF8;
  LUT4 n1636_s14 (
    .F(n1636_18),
    .I0(n1719_19),
    .I1(ff_cache_vram_address[14]),
    .I2(n1636_19),
    .I3(n1636_20) 
);
defparam n1636_s14.INIT=16'hFFF8;
  LUT4 n1640_s14 (
    .F(n1640_18),
    .I0(n1719_19),
    .I1(ff_cache_vram_address[13]),
    .I2(n1640_19),
    .I3(n1640_20) 
);
defparam n1640_s14.INIT=16'hFFF8;
  LUT4 n1644_s14 (
    .F(n1644_18),
    .I0(n1719_19),
    .I1(ff_cache_vram_address[12]),
    .I2(n1644_19),
    .I3(n1644_20) 
);
defparam n1644_s14.INIT=16'hFFF8;
  LUT4 n1648_s14 (
    .F(n1648_18),
    .I0(n1719_19),
    .I1(ff_cache_vram_address[11]),
    .I2(n1648_19),
    .I3(n1648_20) 
);
defparam n1648_s14.INIT=16'hFFF8;
  LUT4 n1652_s14 (
    .F(n1652_18),
    .I0(n1719_19),
    .I1(ff_cache_vram_address[10]),
    .I2(n1652_19),
    .I3(n1652_20) 
);
defparam n1652_s14.INIT=16'hFFF8;
  LUT4 n1656_s14 (
    .F(n1656_18),
    .I0(n1719_19),
    .I1(ff_cache_vram_address[9]),
    .I2(n1656_19),
    .I3(n1656_20) 
);
defparam n1656_s14.INIT=16'hFFF8;
  LUT4 n1660_s14 (
    .F(n1660_18),
    .I0(n1719_19),
    .I1(ff_cache_vram_address[8]),
    .I2(n1660_19),
    .I3(n1660_20) 
);
defparam n1660_s14.INIT=16'hFFF8;
  LUT4 n1664_s14 (
    .F(n1664_18),
    .I0(n1719_19),
    .I1(ff_cache_vram_address[7]),
    .I2(n1664_19),
    .I3(n1664_20) 
);
defparam n1664_s14.INIT=16'hFFF8;
  LUT4 n1668_s14 (
    .F(n1668_18),
    .I0(n1719_19),
    .I1(ff_cache_vram_address[6]),
    .I2(n1668_19),
    .I3(n1668_20) 
);
defparam n1668_s14.INIT=16'hFFF8;
  LUT4 n1672_s14 (
    .F(n1672_18),
    .I0(n1719_19),
    .I1(ff_cache_vram_address[5]),
    .I2(n1672_19),
    .I3(n1672_20) 
);
defparam n1672_s14.INIT=16'hFFF8;
  LUT4 n1676_s14 (
    .F(n1676_18),
    .I0(n1719_19),
    .I1(ff_cache_vram_address[4]),
    .I2(n1676_19),
    .I3(n1676_20) 
);
defparam n1676_s14.INIT=16'hFFF8;
  LUT4 n1680_s14 (
    .F(n1680_18),
    .I0(n1719_19),
    .I1(ff_cache_vram_address[3]),
    .I2(n1680_19),
    .I3(n1680_20) 
);
defparam n1680_s14.INIT=16'hFFF8;
  LUT4 n1684_s14 (
    .F(n1684_18),
    .I0(n1719_19),
    .I1(ff_cache_vram_address[2]),
    .I2(n1684_19),
    .I3(n1684_20) 
);
defparam n1684_s14.INIT=16'hFFF8;
  LUT4 n1688_s14 (
    .F(n1688_18),
    .I0(n1719_19),
    .I1(ff_cache_vram_address[1]),
    .I2(n1688_19),
    .I3(n1688_20) 
);
defparam n1688_s14.INIT=16'hFFF8;
  LUT4 n1692_s14 (
    .F(n1692_18),
    .I0(n1719_19),
    .I1(ff_cache_vram_address[0]),
    .I2(n1692_19),
    .I3(n1692_20) 
);
defparam n1692_s14.INIT=16'hFFF8;
  LUT4 n1705_s12 (
    .F(n1705_16),
    .I0(n1705_17),
    .I1(ff_next_state[4]),
    .I2(n1705_18),
    .I3(n1705_19) 
);
defparam n1705_s12.INIT=16'hF8FF;
  LUT4 n1708_s14 (
    .F(n1708_18),
    .I0(n1708_19),
    .I1(n1708_20),
    .I2(n1708_21),
    .I3(n1708_22) 
);
defparam n1708_s14.INIT=16'hF8FF;
  LUT4 n1712_s14 (
    .F(n1712_18),
    .I0(n1712_19),
    .I1(ff_next_state[2]),
    .I2(n1712_20),
    .I3(n1708_22) 
);
defparam n1712_s14.INIT=16'hF8FF;
  LUT4 n1716_s14 (
    .F(n1716_18),
    .I0(n1712_19),
    .I1(ff_next_state[1]),
    .I2(n1716_19),
    .I3(n1716_20) 
);
defparam n1716_s14.INIT=16'h8FFF;
  LUT3 n1702_s13 (
    .F(n1702_18),
    .I0(n1702_19),
    .I1(ff_next_state[5]),
    .I2(n1705_17) 
);
defparam n1702_s13.INIT=8'hE0;
  LUT4 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(n923_6),
    .I1(ff_dx_8_9),
    .I2(ff_maj),
    .I3(ff_sx_8_8) 
);
defparam ff_dx_8_s3.INIT=16'h7F00;
  LUT3 n1354_s2 (
    .F(n1354_7),
    .I0(n1354_8),
    .I1(n1705_19),
    .I2(ff_cache_vram_valid) 
);
defparam n1354_s2.INIT=8'h07;
  LUT4 n1773_s2 (
    .F(n1773_7),
    .I0(n1773_8),
    .I1(n1774_5),
    .I2(ff_cache_vram_address_16_14),
    .I3(ff_start) 
);
defparam n1773_s2.INIT=16'h00DF;
  LUT4 n1772_s2 (
    .F(n1772_7),
    .I0(n1772_8),
    .I1(n1774_5),
    .I2(n1772_12),
    .I3(ff_start) 
);
defparam n1772_s2.INIT=16'h00DF;
  LUT4 n1304_s2 (
    .F(n1304_7),
    .I0(w_next_0_4),
    .I1(ff_xsel[0]),
    .I2(n1304_10),
    .I3(n1312_12) 
);
defparam n1304_s2.INIT=16'hEB03;
  LUT4 n1303_s2 (
    .F(n1303_7),
    .I0(w_next_0_4),
    .I1(ff_xsel[0]),
    .I2(n1303_10),
    .I3(n1311_12) 
);
defparam n1303_s2.INIT=16'hEB03;
  LUT4 n1110_s2 (
    .F(n1110_7),
    .I0(n1080_1),
    .I1(w_next_nyb[8]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1110_s2.INIT=16'h0C0A;
  LUT4 n1109_s2 (
    .F(n1109_7),
    .I0(n1079_1),
    .I1(w_next_nyb[9]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1109_s2.INIT=16'h0C0A;
  LUT4 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_10),
    .I0(ff_cache_flush_start_11),
    .I1(ff_cache_vram_write_14),
    .I2(ff_cache_flush_start_12),
    .I3(ff_cache_flush_start_13) 
);
defparam ff_cache_flush_start_s6.INIT=16'hFE00;
  LUT4 ff_count_valid_s4 (
    .F(ff_count_valid_9),
    .I0(ff_count_valid_10),
    .I1(ff_count_valid_11),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_count_valid_s4.INIT=16'hFF0B;
  LUT2 n1761_s10 (
    .F(n1761_19),
    .I0(ff_start),
    .I1(ff_count_valid_11) 
);
defparam n1761_s10.INIT=4'h1;
  LUT3 w_next_0_s1 (
    .F(w_next_0_4),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(w_next_0_6) 
);
defparam w_next_0_s1.INIT=8'h80;
  LUT2 w_next_0_s2 (
    .F(w_next_0_5),
    .I0(ff_command[2]),
    .I1(ff_command[3]) 
);
defparam w_next_0_s2.INIT=4'h8;
  LUT4 n2383_s1 (
    .F(n2383_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2383_s1.INIT=16'h1000;
  LUT3 n247_s2 (
    .F(n247_5),
    .I0(reg_dx[8]),
    .I1(reg_sx[8]),
    .I2(n924_4) 
);
defparam n247_s2.INIT=8'hAC;
  LUT3 n247_s3 (
    .F(n247_6),
    .I0(ff_start),
    .I1(n247_7),
    .I2(n247_8) 
);
defparam n247_s3.INIT=8'h10;
  LUT3 n248_s2 (
    .F(n248_5),
    .I0(reg_dx[7]),
    .I1(reg_sx[7]),
    .I2(n924_4) 
);
defparam n248_s2.INIT=8'hAC;
  LUT3 n249_s2 (
    .F(n249_5),
    .I0(reg_dx[6]),
    .I1(reg_sx[6]),
    .I2(n924_4) 
);
defparam n249_s2.INIT=8'hAC;
  LUT3 n250_s2 (
    .F(n250_5),
    .I0(reg_dx[5]),
    .I1(reg_sx[5]),
    .I2(n924_4) 
);
defparam n250_s2.INIT=8'hAC;
  LUT3 n251_s2 (
    .F(n251_5),
    .I0(reg_dx[4]),
    .I1(reg_sx[4]),
    .I2(n924_4) 
);
defparam n251_s2.INIT=8'hAC;
  LUT3 n252_s2 (
    .F(n252_5),
    .I0(reg_dx[3]),
    .I1(reg_sx[3]),
    .I2(n924_4) 
);
defparam n252_s2.INIT=8'hAC;
  LUT3 n253_s2 (
    .F(n253_5),
    .I0(reg_dx[2]),
    .I1(reg_sx[2]),
    .I2(n924_4) 
);
defparam n253_s2.INIT=8'hAC;
  LUT3 n254_s2 (
    .F(n254_5),
    .I0(reg_dx[1]),
    .I1(reg_sx[1]),
    .I2(n924_4) 
);
defparam n254_s2.INIT=8'hAC;
  LUT3 n255_s2 (
    .F(n255_5),
    .I0(reg_dx[0]),
    .I1(reg_sx[0]),
    .I2(n924_4) 
);
defparam n255_s2.INIT=8'hAC;
  LUT2 n287_s1 (
    .F(n287_4),
    .I0(n247_7),
    .I1(n247_8) 
);
defparam n287_s1.INIT=4'h4;
  LUT4 n287_s2 (
    .F(n287_5),
    .I0(w_register_write),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_enable),
    .I3(ff_count_valid) 
);
defparam n287_s2.INIT=16'h1000;
  LUT3 n540_s5 (
    .F(n540_8),
    .I0(ff_maj),
    .I1(n927_6),
    .I2(ff_dx_8_9) 
);
defparam n540_s5.INIT=8'h80;
  LUT4 n575_s1 (
    .F(n575_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2383_4) 
);
defparam n575_s1.INIT=16'h8000;
  LUT4 n575_s2 (
    .F(n575_5),
    .I0(ff_maj),
    .I1(ff_dx_8_9),
    .I2(n287_4),
    .I3(n927_6) 
);
defparam n575_s2.INIT=16'hBB0F;
  LUT4 n2578_s1 (
    .F(n2578_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2578_s1.INIT=16'h4000;
  LUT4 n923_s1 (
    .F(n923_4),
    .I0(ff_nx[6]),
    .I1(ff_nx[7]),
    .I2(n923_7),
    .I3(ff_nx[8]) 
);
defparam n923_s1.INIT=16'h10EF;
  LUT2 n923_s3 (
    .F(n923_6),
    .I0(ff_start),
    .I1(n927_6) 
);
defparam n923_s3.INIT=4'h4;
  LUT4 n924_s1 (
    .F(n924_4),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n924_s1.INIT=16'h4000;
  LUT3 n924_s2 (
    .F(n924_5),
    .I0(n924_7),
    .I1(n924_8),
    .I2(reg_nx[7]) 
);
defparam n924_s2.INIT=8'h78;
  LUT3 n924_s3 (
    .F(n924_6),
    .I0(n888_2),
    .I1(n924_9),
    .I2(n927_6) 
);
defparam n924_s3.INIT=8'h35;
  LUT4 n925_s1 (
    .F(n925_4),
    .I0(reg_nx[5]),
    .I1(reg_nx[4]),
    .I2(n925_6),
    .I3(reg_nx[6]) 
);
defparam n925_s1.INIT=16'hEF10;
  LUT4 n925_s2 (
    .F(n925_5),
    .I0(n889_2),
    .I1(n247_6),
    .I2(n925_7),
    .I3(n927_6) 
);
defparam n925_s2.INIT=16'h0F77;
  LUT4 n926_s1 (
    .F(n926_4),
    .I0(reg_nx[4]),
    .I1(n925_6),
    .I2(n924_4),
    .I3(reg_nx[5]) 
);
defparam n926_s1.INIT=16'h040B;
  LUT4 n926_s2 (
    .F(n926_5),
    .I0(n890_2),
    .I1(ff_start),
    .I2(n247_6),
    .I3(n927_6) 
);
defparam n926_s2.INIT=16'hF3A0;
  LUT4 n926_s3 (
    .F(n926_6),
    .I0(ff_nx[4]),
    .I1(n926_7),
    .I2(ff_nx[5]),
    .I3(n923_6) 
);
defparam n926_s3.INIT=16'h4B00;
  LUT2 n927_s1 (
    .F(n927_4),
    .I0(ff_nx[4]),
    .I1(n926_7) 
);
defparam n927_s1.INIT=4'h9;
  LUT3 n927_s2 (
    .F(n927_5),
    .I0(n891_2),
    .I1(n927_7),
    .I2(n247_6) 
);
defparam n927_s2.INIT=8'hA3;
  LUT4 n927_s3 (
    .F(n927_6),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n927_s3.INIT=16'h4000;
  LUT4 n928_s1 (
    .F(n928_4),
    .I0(n924_4),
    .I1(n928_6),
    .I2(n892_2),
    .I3(n247_6) 
);
defparam n928_s1.INIT=16'hF0EE;
  LUT3 n928_s2 (
    .F(n928_5),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]) 
);
defparam n928_s2.INIT=8'h01;
  LUT4 n929_s1 (
    .F(n929_4),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]),
    .I2(n927_6),
    .I3(reg_nx[2]) 
);
defparam n929_s1.INIT=16'h01FE;
  LUT3 n929_s2 (
    .F(n929_5),
    .I0(n893_2),
    .I1(n929_6),
    .I2(n927_6) 
);
defparam n929_s2.INIT=8'h3A;
  LUT4 n930_s1 (
    .F(n930_4),
    .I0(reg_screen_mode[3]),
    .I1(w_next_0_5),
    .I2(w_vram_interleave),
    .I3(n930_6) 
);
defparam n930_s1.INIT=16'h00BF;
  LUT4 n930_s2 (
    .F(n930_5),
    .I0(n894_2),
    .I1(ff_nx[0]),
    .I2(ff_nx[1]),
    .I3(n927_6) 
);
defparam n930_s2.INIT=16'hC3AA;
  LUT4 n931_s1 (
    .F(n931_4),
    .I0(n895_2),
    .I1(n931_5),
    .I2(ff_start),
    .I3(n287_4) 
);
defparam n931_s1.INIT=16'hC5CC;
  LUT3 n964_s2 (
    .F(n964_5),
    .I0(n964_6),
    .I1(n247_6),
    .I2(n927_6) 
);
defparam n964_s2.INIT=8'h01;
  LUT3 n1053_s1 (
    .F(n1053_4),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]),
    .I2(n1055_4) 
);
defparam n1053_s1.INIT=8'h10;
  LUT2 n1054_s1 (
    .F(n1054_4),
    .I0(ff_ny[7]),
    .I1(n1055_4) 
);
defparam n1054_s1.INIT=4'h4;
  LUT4 n1055_s1 (
    .F(n1055_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]),
    .I3(n1058_4) 
);
defparam n1055_s1.INIT=16'h0100;
  LUT3 n1056_s1 (
    .F(n1056_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(n1058_4) 
);
defparam n1056_s1.INIT=8'h10;
  LUT2 n1057_s1 (
    .F(n1057_4),
    .I0(ff_ny[4]),
    .I1(n1058_4) 
);
defparam n1057_s1.INIT=4'h4;
  LUT4 n1058_s1 (
    .F(n1058_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n1058_s1.INIT=16'h0001;
  LUT3 n1059_s1 (
    .F(n1059_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]) 
);
defparam n1059_s1.INIT=8'h01;
  LUT2 n1060_s1 (
    .F(n1060_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n1060_s1.INIT=4'h1;
  LUT3 n1111_s1 (
    .F(n1111_4),
    .I0(n1081_1),
    .I1(w_next_nyb[7]),
    .I2(ff_dx_8_9) 
);
defparam n1111_s1.INIT=8'hCA;
  LUT3 n1112_s1 (
    .F(n1112_4),
    .I0(n1082_1),
    .I1(w_next_nyb[6]),
    .I2(ff_dx_8_9) 
);
defparam n1112_s1.INIT=8'hCA;
  LUT3 n1113_s1 (
    .F(n1113_4),
    .I0(n1083_1),
    .I1(w_next_nyb[5]),
    .I2(ff_dx_8_9) 
);
defparam n1113_s1.INIT=8'hCA;
  LUT3 n1114_s1 (
    .F(n1114_4),
    .I0(n1084_1),
    .I1(w_next_nyb[4]),
    .I2(ff_dx_8_9) 
);
defparam n1114_s1.INIT=8'hCA;
  LUT3 n1115_s1 (
    .F(n1115_4),
    .I0(n1085_1),
    .I1(w_next_nyb[3]),
    .I2(ff_dx_8_9) 
);
defparam n1115_s1.INIT=8'hCA;
  LUT3 n1116_s1 (
    .F(n1116_4),
    .I0(n1086_1),
    .I1(w_next_nyb[2]),
    .I2(ff_dx_8_9) 
);
defparam n1116_s1.INIT=8'hCA;
  LUT3 n1117_s1 (
    .F(n1117_4),
    .I0(n1087_1),
    .I1(w_next_nyb[1]),
    .I2(ff_dx_8_9) 
);
defparam n1117_s1.INIT=8'hCA;
  LUT3 n1118_s1 (
    .F(n1118_4),
    .I0(n1088_1),
    .I1(w_next_nyb[0]),
    .I2(ff_dx_8_9) 
);
defparam n1118_s1.INIT=8'hCA;
  LUT3 n1774_s1 (
    .F(n1774_4),
    .I0(n1774_8),
    .I1(ff_state[3]),
    .I2(n1774_9) 
);
defparam n1774_s1.INIT=8'hB0;
  LUT4 n1774_s2 (
    .F(n1774_5),
    .I0(n1774_10),
    .I1(ff_count_valid_10),
    .I2(n1774_11),
    .I3(n1777_5) 
);
defparam n1774_s2.INIT=16'hC888;
  LUT4 n1774_s3 (
    .F(n1774_6),
    .I0(ff_command[1]),
    .I1(ff_command[0]),
    .I2(w_next_0_5),
    .I3(ff_start) 
);
defparam n1774_s3.INIT=16'h8F00;
  LUT4 n1774_s4 (
    .F(n1774_7),
    .I0(ff_start),
    .I1(n1719_21),
    .I2(n1774_12),
    .I3(n1774_13) 
);
defparam n1774_s4.INIT=16'h1000;
  LUT4 n1775_s1 (
    .F(n1775_4),
    .I0(ff_command[0]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_command[1]) 
);
defparam n1775_s1.INIT=16'h8FF3;
  LUT4 n1775_s2 (
    .F(n1775_5),
    .I0(n1774_10),
    .I1(n1776_4),
    .I2(ff_next_state_5_10),
    .I3(n1775_7) 
);
defparam n1775_s2.INIT=16'h7000;
  LUT4 n1775_s3 (
    .F(n1775_6),
    .I0(n1775_8),
    .I1(n1774_11),
    .I2(n1775_14),
    .I3(n1775_10) 
);
defparam n1775_s3.INIT=16'h0100;
  LUT4 n1776_s1 (
    .F(n1776_4),
    .I0(n1776_7),
    .I1(ff_state[5]),
    .I2(ff_state[0]),
    .I3(ff_state[4]) 
);
defparam n1776_s1.INIT=16'h0100;
  LUT4 n1776_s2 (
    .F(n1776_5),
    .I0(n1719_19),
    .I1(n1775_7),
    .I2(n1776_8),
    .I3(n1772_12) 
);
defparam n1776_s2.INIT=16'h4000;
  LUT4 n1776_s3 (
    .F(n1776_6),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[1]),
    .I3(ff_start) 
);
defparam n1776_s3.INIT=16'hF100;
  LUT4 n1777_s1 (
    .F(n1777_4),
    .I0(n1777_7),
    .I1(n1705_19),
    .I2(n1777_8),
    .I3(n1722_19) 
);
defparam n1777_s1.INIT=16'h8000;
  LUT4 n1777_s2 (
    .F(n1777_5),
    .I0(n1774_10),
    .I1(n1777_9),
    .I2(w_next_dx[9]),
    .I3(n1777_10) 
);
defparam n1777_s2.INIT=16'hB0BB;
  LUT4 n1777_s3 (
    .F(n1777_6),
    .I0(ff_command[1]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_start) 
);
defparam n1777_s3.INIT=16'hF400;
  LUT4 ff_command_enable_s4 (
    .F(ff_command_enable_7),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam ff_command_enable_s4.INIT=16'h0100;
  LUT3 ff_source_7_s3 (
    .F(ff_source_7_7),
    .I0(ff_cache_vram_valid),
    .I1(ff_source_7_8),
    .I2(ff_source_7_9) 
);
defparam ff_source_7_s3.INIT=8'h40;
  LUT2 ff_cache_vram_wdata_7_s5 (
    .F(ff_cache_vram_wdata_7_9),
    .I0(n1774_9),
    .I1(ff_cache_vram_wdata_7_10) 
);
defparam ff_cache_vram_wdata_7_s5.INIT=4'h1;
  LUT2 ff_next_state_5_s6 (
    .F(ff_next_state_5_10),
    .I0(n1719_21),
    .I1(ff_xsel_1_10) 
);
defparam ff_next_state_5_s6.INIT=4'h4;
  LUT4 ff_xsel_1_s6 (
    .F(ff_xsel_1_10),
    .I0(ff_state[1]),
    .I1(ff_xsel_1_11),
    .I2(ff_xsel_1_12),
    .I3(ff_source_7_8) 
);
defparam ff_xsel_1_s6.INIT=16'h771F;
  LUT3 n1729_s10 (
    .F(n1729_14),
    .I0(w_vram_interleave),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1729_s10.INIT=8'h07;
  LUT3 n1729_s11 (
    .F(n1729_15),
    .I0(n1729_18),
    .I1(w_vram_interleave),
    .I2(n1729_19) 
);
defparam n1729_s11.INIT=8'hD1;
  LUT3 n1729_s12 (
    .F(n1729_16),
    .I0(w_next_0_4),
    .I1(n1729_33),
    .I2(ff_cache_vram_wdata_7_10) 
);
defparam n1729_s12.INIT=8'h10;
  LUT3 n1729_s13 (
    .F(n1729_17),
    .I0(n1737_26),
    .I1(n1729_21),
    .I2(n1729_22) 
);
defparam n1729_s13.INIT=8'h70;
  LUT4 n1733_s10 (
    .F(n1733_14),
    .I0(n1733_18),
    .I1(n1733_19),
    .I2(w_vram_interleave),
    .I3(n1729_14) 
);
defparam n1733_s10.INIT=16'h3A00;
  LUT3 n1733_s11 (
    .F(n1733_15),
    .I0(n1729_14),
    .I1(ff_read_byte[6]),
    .I2(w_next_0_4) 
);
defparam n1733_s11.INIT=8'h0B;
  LUT4 n1733_s12 (
    .F(n1733_16),
    .I0(n1733_31),
    .I1(n1733_21),
    .I2(w_next_0_4),
    .I3(ff_cache_vram_wdata_7_10) 
);
defparam n1733_s12.INIT=16'hBF00;
  LUT4 n1733_s13 (
    .F(n1733_17),
    .I0(n1774_4),
    .I1(ff_read_byte[6]),
    .I2(ff_color[6]),
    .I3(n1775_14) 
);
defparam n1733_s13.INIT=16'h0777;
  LUT4 n1737_s10 (
    .F(n1737_14),
    .I0(w_status_color[5]),
    .I1(n1737_18),
    .I2(n1737_19),
    .I3(n1737_20) 
);
defparam n1737_s10.INIT=16'h7770;
  LUT4 n1737_s12 (
    .F(n1737_16),
    .I0(n1729_19),
    .I1(ff_read_byte[5]),
    .I2(n1737_21),
    .I3(n1749_23) 
);
defparam n1737_s12.INIT=16'hCA00;
  LUT4 n1737_s13 (
    .F(n1737_17),
    .I0(n1774_4),
    .I1(ff_read_byte[5]),
    .I2(ff_color[5]),
    .I3(n1775_14) 
);
defparam n1737_s13.INIT=16'h0777;
  LUT4 n1741_s10 (
    .F(n1741_14),
    .I0(w_status_color[4]),
    .I1(n1737_18),
    .I2(n1741_17),
    .I3(n1741_18) 
);
defparam n1741_s10.INIT=16'h7770;
  LUT4 n1741_s11 (
    .F(n1741_15),
    .I0(n1733_19),
    .I1(ff_read_byte[4]),
    .I2(n1737_21),
    .I3(n1749_23) 
);
defparam n1741_s11.INIT=16'hC500;
  LUT4 n1741_s12 (
    .F(n1741_16),
    .I0(n1774_4),
    .I1(ff_read_byte[4]),
    .I2(ff_color[4]),
    .I3(n1775_14) 
);
defparam n1741_s12.INIT=16'h0777;
  LUT4 n1745_s10 (
    .F(n1745_14),
    .I0(ff_dx[1]),
    .I1(w_next_0_4),
    .I2(ff_dx[0]),
    .I3(w_vram_interleave) 
);
defparam n1745_s10.INIT=16'h0230;
  LUT4 n1745_s11 (
    .F(n1745_15),
    .I0(n1729_18),
    .I1(n1745_17),
    .I2(w_next_0_4),
    .I3(ff_cache_vram_wdata_7_10) 
);
defparam n1745_s11.INIT=16'h5300;
  LUT4 n1745_s12 (
    .F(n1745_16),
    .I0(n1774_4),
    .I1(ff_read_byte[3]),
    .I2(ff_color[3]),
    .I3(n1775_14) 
);
defparam n1745_s12.INIT=16'h0777;
  LUT4 n1749_s10 (
    .F(n1749_14),
    .I0(n1733_19),
    .I1(ff_read_byte[2]),
    .I2(ff_dx[0]),
    .I3(n1749_18) 
);
defparam n1749_s10.INIT=16'h3AF3;
  LUT4 n1749_s13 (
    .F(n1749_17),
    .I0(n1775_14),
    .I1(ff_color[2]),
    .I2(n1733_18),
    .I3(n1749_19) 
);
defparam n1749_s13.INIT=16'h0777;
  LUT4 n1753_s10 (
    .F(n1753_14),
    .I0(n1729_19),
    .I1(ff_read_byte[1]),
    .I2(n1753_19),
    .I3(ff_cache_vram_wdata_7_10) 
);
defparam n1753_s10.INIT=16'hCA00;
  LUT2 n1753_s11 (
    .F(n1753_15),
    .I0(ff_color[1]),
    .I1(n1775_14) 
);
defparam n1753_s11.INIT=4'h8;
  LUT4 n1757_s10 (
    .F(n1757_14),
    .I0(n1733_19),
    .I1(ff_read_byte[0]),
    .I2(n1753_19),
    .I3(ff_cache_vram_wdata_7_10) 
);
defparam n1757_s10.INIT=16'hC500;
  LUT2 n1757_s11 (
    .F(n1757_15),
    .I0(ff_color[0]),
    .I1(n1775_14) 
);
defparam n1757_s11.INIT=4'h8;
  LUT3 n1719_s15 (
    .F(n1719_19),
    .I0(n1719_22),
    .I1(w_4colors_mode_5),
    .I2(ff_xsel_1_12) 
);
defparam n1719_s15.INIT=8'h10;
  LUT4 n1719_s16 (
    .F(n1719_20),
    .I0(n1719_19),
    .I1(n1719_23),
    .I2(ff_xsel_1_12),
    .I3(n1776_7) 
);
defparam n1719_s16.INIT=16'h40F0;
  LUT4 n1719_s17 (
    .F(n1719_21),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1708_20) 
);
defparam n1719_s17.INIT=16'h4200;
  LUT4 n1628_s15 (
    .F(n1628_19),
    .I0(ff_sy[9]),
    .I1(ff_sy[8]),
    .I2(n1705_19),
    .I3(n777_30) 
);
defparam n1628_s15.INIT=16'h0C0A;
  LUT4 n1628_s16 (
    .F(n1628_20),
    .I0(ff_dy[9]),
    .I1(ff_dy[8]),
    .I2(n1354_8),
    .I3(n777_30) 
);
defparam n1628_s16.INIT=16'h0C0A;
  LUT4 n1632_s15 (
    .F(n1632_19),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(n1705_19),
    .I3(n777_30) 
);
defparam n1632_s15.INIT=16'h0A0C;
  LUT4 n1632_s16 (
    .F(n1632_20),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(n1354_8),
    .I3(n777_30) 
);
defparam n1632_s16.INIT=16'h0A0C;
  LUT4 n1636_s15 (
    .F(n1636_19),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(n1705_19),
    .I3(n777_30) 
);
defparam n1636_s15.INIT=16'h0A0C;
  LUT4 n1636_s16 (
    .F(n1636_20),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(n1354_8),
    .I3(n777_30) 
);
defparam n1636_s16.INIT=16'h0A0C;
  LUT4 n1640_s15 (
    .F(n1640_19),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(n1705_19),
    .I3(n777_30) 
);
defparam n1640_s15.INIT=16'h0A0C;
  LUT4 n1640_s16 (
    .F(n1640_20),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(n1354_8),
    .I3(n777_30) 
);
defparam n1640_s16.INIT=16'h0A0C;
  LUT4 n1644_s15 (
    .F(n1644_19),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(n1705_19),
    .I3(n777_30) 
);
defparam n1644_s15.INIT=16'h0A0C;
  LUT4 n1644_s16 (
    .F(n1644_20),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(n1354_8),
    .I3(n777_30) 
);
defparam n1644_s16.INIT=16'h0A0C;
  LUT4 n1648_s15 (
    .F(n1648_19),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(n1705_19),
    .I3(n777_30) 
);
defparam n1648_s15.INIT=16'h0A0C;
  LUT4 n1648_s16 (
    .F(n1648_20),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(n1354_8),
    .I3(n777_30) 
);
defparam n1648_s16.INIT=16'h0A0C;
  LUT4 n1652_s15 (
    .F(n1652_19),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(n1705_19),
    .I3(n777_30) 
);
defparam n1652_s15.INIT=16'h0A0C;
  LUT4 n1652_s16 (
    .F(n1652_20),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(n1354_8),
    .I3(n777_30) 
);
defparam n1652_s16.INIT=16'h0A0C;
  LUT4 n1656_s15 (
    .F(n1656_19),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(n1705_19),
    .I3(n777_30) 
);
defparam n1656_s15.INIT=16'h0A0C;
  LUT4 n1656_s16 (
    .F(n1656_20),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(n1354_8),
    .I3(n777_30) 
);
defparam n1656_s16.INIT=16'h0A0C;
  LUT4 n1660_s15 (
    .F(n1660_19),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(n1705_19),
    .I3(n777_30) 
);
defparam n1660_s15.INIT=16'h0A0C;
  LUT4 n1660_s16 (
    .F(n1660_20),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(n1354_8),
    .I3(n777_30) 
);
defparam n1660_s16.INIT=16'h0A0C;
  LUT4 n1664_s15 (
    .F(n1664_19),
    .I0(ff_sy[0]),
    .I1(n1664_21),
    .I2(n1705_19),
    .I3(n777_30) 
);
defparam n1664_s15.INIT=16'h0C0A;
  LUT4 n1664_s16 (
    .F(n1664_20),
    .I0(ff_dy[0]),
    .I1(n1664_22),
    .I2(n1354_8),
    .I3(n777_30) 
);
defparam n1664_s16.INIT=16'h0C0A;
  LUT4 n1668_s15 (
    .F(n1668_19),
    .I0(w_4colors_mode),
    .I1(ff_dx[8]),
    .I2(n1354_8),
    .I3(n1668_21) 
);
defparam n1668_s15.INIT=16'h0D00;
  LUT4 n1668_s16 (
    .F(n1668_20),
    .I0(ff_sx[7]),
    .I1(n804_27),
    .I2(n1668_22),
    .I3(n1705_19) 
);
defparam n1668_s16.INIT=16'h008F;
  LUT4 n1672_s15 (
    .F(n1672_19),
    .I0(ff_sx[6]),
    .I1(n804_27),
    .I2(n1672_21),
    .I3(n1705_19) 
);
defparam n1672_s15.INIT=16'h008F;
  LUT4 n1672_s16 (
    .F(n1672_20),
    .I0(ff_dx[6]),
    .I1(n804_27),
    .I2(n1672_22),
    .I3(n1354_8) 
);
defparam n1672_s16.INIT=16'h008F;
  LUT4 n1676_s15 (
    .F(n1676_19),
    .I0(ff_sx[5]),
    .I1(n804_27),
    .I2(n1676_21),
    .I3(n1705_19) 
);
defparam n1676_s15.INIT=16'h008F;
  LUT4 n1676_s16 (
    .F(n1676_20),
    .I0(ff_dx[5]),
    .I1(n804_27),
    .I2(n1676_22),
    .I3(n1354_8) 
);
defparam n1676_s16.INIT=16'h008F;
  LUT4 n1680_s15 (
    .F(n1680_19),
    .I0(ff_sx[4]),
    .I1(n804_27),
    .I2(n1680_21),
    .I3(n1705_19) 
);
defparam n1680_s15.INIT=16'h008F;
  LUT4 n1680_s16 (
    .F(n1680_20),
    .I0(ff_dx[4]),
    .I1(n804_27),
    .I2(n1680_22),
    .I3(n1354_8) 
);
defparam n1680_s16.INIT=16'h008F;
  LUT4 n1684_s15 (
    .F(n1684_19),
    .I0(ff_sx[3]),
    .I1(n804_27),
    .I2(n1684_21),
    .I3(n1705_19) 
);
defparam n1684_s15.INIT=16'h008F;
  LUT4 n1684_s16 (
    .F(n1684_20),
    .I0(ff_dx[3]),
    .I1(n804_27),
    .I2(n1684_22),
    .I3(n1354_8) 
);
defparam n1684_s16.INIT=16'h008F;
  LUT4 n1688_s15 (
    .F(n1688_19),
    .I0(ff_sx[2]),
    .I1(n804_27),
    .I2(n1688_21),
    .I3(n1705_19) 
);
defparam n1688_s15.INIT=16'h008F;
  LUT4 n1688_s16 (
    .F(n1688_20),
    .I0(ff_dx[2]),
    .I1(n804_27),
    .I2(n1688_22),
    .I3(n1354_8) 
);
defparam n1688_s16.INIT=16'h008F;
  LUT4 n1692_s15 (
    .F(n1692_19),
    .I0(ff_sx[1]),
    .I1(n804_27),
    .I2(n1692_21),
    .I3(n1705_19) 
);
defparam n1692_s15.INIT=16'h008F;
  LUT4 n1692_s16 (
    .F(n1692_20),
    .I0(ff_dx[1]),
    .I1(n804_27),
    .I2(n1692_22),
    .I3(n1354_8) 
);
defparam n1692_s16.INIT=16'h008F;
  LUT3 n1705_s13 (
    .F(n1705_17),
    .I0(n1705_20),
    .I1(n1705_21),
    .I2(ff_xsel_1_12) 
);
defparam n1705_s13.INIT=8'hE0;
  LUT4 n1705_s14 (
    .F(n1705_18),
    .I0(n1705_22),
    .I1(ff_state[5]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n1705_s14.INIT=16'h0100;
  LUT4 n1705_s15 (
    .F(n1705_19),
    .I0(ff_xsel_1_12),
    .I1(ff_cache_vram_write_11),
    .I2(n1719_21),
    .I3(n1702_19) 
);
defparam n1705_s15.INIT=16'h0007;
  LUT3 n1708_s15 (
    .F(n1708_19),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam n1708_s15.INIT=8'h10;
  LUT3 n1708_s16 (
    .F(n1708_20),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam n1708_s16.INIT=8'h10;
  LUT2 n1708_s17 (
    .F(n1708_21),
    .I0(ff_next_state[3]),
    .I1(n1712_19) 
);
defparam n1708_s17.INIT=4'h8;
  LUT2 n1708_s18 (
    .F(n1708_22),
    .I0(n1702_19),
    .I1(n1708_23) 
);
defparam n1708_s18.INIT=4'h1;
  LUT4 n1712_s15 (
    .F(n1712_19),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_xsel_1_12) 
);
defparam n1712_s15.INIT=16'h2C00;
  LUT3 n1712_s16 (
    .F(n1712_20),
    .I0(ff_source_7_8),
    .I1(n1708_20),
    .I2(ff_source_7_9) 
);
defparam n1712_s16.INIT=8'hE0;
  LUT3 n1716_s15 (
    .F(n1716_19),
    .I0(ff_source_7_9),
    .I1(n1708_20),
    .I2(n1708_23) 
);
defparam n1716_s15.INIT=8'h07;
  LUT3 n1716_s16 (
    .F(n1716_20),
    .I0(ff_xsel_1_12),
    .I1(ff_cache_vram_write_11),
    .I2(n1702_19) 
);
defparam n1716_s16.INIT=8'h07;
  LUT2 n1722_s15 (
    .F(n1722_19),
    .I0(n1708_23),
    .I1(n1705_18) 
);
defparam n1722_s15.INIT=4'h1;
  LUT4 n1722_s16 (
    .F(n1722_20),
    .I0(n1719_19),
    .I1(ff_xsel[1]),
    .I2(n1716_20),
    .I3(ff_sx[1]) 
);
defparam n1722_s16.INIT=16'h7077;
  LUT4 n1725_s15 (
    .F(n1725_19),
    .I0(n1719_19),
    .I1(ff_xsel[0]),
    .I2(n1716_20),
    .I3(ff_sx[0]) 
);
defparam n1725_s15.INIT=16'h7077;
  LUT4 n1702_s14 (
    .F(n1702_19),
    .I0(w_4colors_mode_5),
    .I1(ff_sx[8]),
    .I2(ff_xsel_1_12),
    .I3(n1705_20) 
);
defparam n1702_s14.INIT=16'hB000;
  LUT4 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(w_next_nyb[2]),
    .I1(ff_dx_8_10),
    .I2(ff_dx_8_11),
    .I3(n1169_9) 
);
defparam ff_dx_8_s4.INIT=16'hBF00;
  LUT4 n1354_s3 (
    .F(n1354_8),
    .I0(n1708_23),
    .I1(n1705_18),
    .I2(n1774_9),
    .I3(ff_cache_vram_wdata_7_10) 
);
defparam n1354_s3.INIT=16'h0001;
  LUT3 n1773_s3 (
    .F(n1773_8),
    .I0(ff_cache_flush_start_11),
    .I1(ff_next_state[4]),
    .I2(n1777_8) 
);
defparam n1773_s3.INIT=8'h70;
  LUT4 n1772_s3 (
    .F(n1772_8),
    .I0(ff_cache_flush_start_11),
    .I1(ff_next_state[5]),
    .I2(n1719_21),
    .I3(n1774_13) 
);
defparam n1772_s3.INIT=16'h0700;
  LUT4 n1306_s3 (
    .F(n1306_8),
    .I0(n1290_9),
    .I1(n1306_9),
    .I2(w_next_0_4),
    .I3(w_vram_interleave) 
);
defparam n1306_s3.INIT=16'hC5CC;
  LUT4 n1305_s3 (
    .F(n1305_8),
    .I0(n1289_9),
    .I1(n1305_9),
    .I2(w_next_0_4),
    .I3(w_vram_interleave) 
);
defparam n1305_s3.INIT=16'hC5CC;
  LUT3 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_11),
    .I0(w_cache_vram_rdata_en),
    .I1(n1719_23),
    .I2(ff_cache_vram_write_12) 
);
defparam ff_cache_flush_start_s7.INIT=8'h80;
  LUT3 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_12),
    .I0(ff_cache_vram_write_12),
    .I1(ff_state[0]),
    .I2(n1775_8) 
);
defparam ff_cache_flush_start_s8.INIT=8'hE0;
  LUT2 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_13),
    .I0(ff_cache_vram_valid),
    .I1(ff_start) 
);
defparam ff_cache_flush_start_s9.INIT=4'h1;
  LUT3 ff_count_valid_s5 (
    .F(ff_count_valid_10),
    .I0(ff_count_valid_12),
    .I1(ff_state[5]),
    .I2(ff_state[4]) 
);
defparam ff_count_valid_s5.INIT=8'h10;
  LUT4 ff_count_valid_s6 (
    .F(ff_count_valid_11),
    .I0(n1708_20),
    .I1(ff_state[1]),
    .I2(ff_count_valid_13),
    .I3(n1774_4) 
);
defparam ff_count_valid_s6.INIT=16'h00F4;
  LUT4 n1607_s15 (
    .F(n1607_22),
    .I0(n1607_23),
    .I1(ff_next_state[0]),
    .I2(ff_next_state[1]),
    .I3(n1607_28) 
);
defparam n1607_s15.INIT=16'h8000;
  LUT3 w_next_0_s3 (
    .F(w_next_0_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]) 
);
defparam w_next_0_s3.INIT=8'h10;
  LUT4 n247_s4 (
    .F(n247_7),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(n247_9),
    .I3(n926_7) 
);
defparam n247_s4.INIT=16'h1000;
  LUT4 n247_s5 (
    .F(n247_8),
    .I0(w_4colors_mode_5),
    .I1(n247_10),
    .I2(w_next_dx[9]),
    .I3(w_next_sx[9]) 
);
defparam n247_s5.INIT=16'h000E;
  LUT3 n923_s4 (
    .F(n923_7),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(n926_7) 
);
defparam n923_s4.INIT=8'h10;
  LUT4 n923_s5 (
    .F(n923_8),
    .I0(w_next_0_4),
    .I1(reg_nx[8]),
    .I2(n923_9),
    .I3(n924_4) 
);
defparam n923_s5.INIT=16'hAAC3;
  LUT4 n924_s4 (
    .F(n924_7),
    .I0(reg_nx[2]),
    .I1(reg_nx[1]),
    .I2(reg_nx[0]),
    .I3(n927_6) 
);
defparam n924_s4.INIT=16'h0001;
  LUT4 n924_s5 (
    .F(n924_8),
    .I0(reg_nx[6]),
    .I1(reg_nx[5]),
    .I2(reg_nx[4]),
    .I3(reg_nx[3]) 
);
defparam n924_s5.INIT=16'h0001;
  LUT3 n924_s6 (
    .F(n924_9),
    .I0(ff_nx[6]),
    .I1(n923_7),
    .I2(ff_nx[7]) 
);
defparam n924_s6.INIT=8'hB4;
  LUT2 n925_s3 (
    .F(n925_6),
    .I0(reg_nx[3]),
    .I1(n924_7) 
);
defparam n925_s3.INIT=4'h4;
  LUT3 n925_s4 (
    .F(n925_7),
    .I0(ff_start),
    .I1(ff_nx[6]),
    .I2(n923_7) 
);
defparam n925_s4.INIT=8'h14;
  LUT4 n926_s4 (
    .F(n926_7),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n926_s4.INIT=16'h0001;
  LUT4 n927_s4 (
    .F(n927_7),
    .I0(reg_nx[3]),
    .I1(n924_7),
    .I2(n924_4),
    .I3(reg_nx[4]) 
);
defparam n927_s4.INIT=16'h040B;
  LUT2 n928_s3 (
    .F(n928_6),
    .I0(reg_nx[3]),
    .I1(n924_7) 
);
defparam n928_s3.INIT=4'h6;
  LUT3 n929_s3 (
    .F(n929_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]) 
);
defparam n929_s3.INIT=8'h1E;
  LUT4 n930_s3 (
    .F(n930_6),
    .I0(reg_nx[0]),
    .I1(n927_6),
    .I2(n924_4),
    .I3(reg_nx[1]) 
);
defparam n930_s3.INIT=16'h010E;
  LUT4 n931_s2 (
    .F(n931_5),
    .I0(w_next_0_4),
    .I1(reg_nx[0]),
    .I2(n927_6),
    .I3(n931_8) 
);
defparam n931_s2.INIT=16'h153C;
  LUT4 n964_s3 (
    .F(n964_6),
    .I0(n964_7),
    .I1(n287_5),
    .I2(w_register_write),
    .I3(ff_start) 
);
defparam n964_s3.INIT=16'hB0BB;
  LUT3 n1774_s5 (
    .F(n1774_8),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n1774_s5.INIT=8'h10;
  LUT4 n1774_s6 (
    .F(n1774_9),
    .I0(ff_state[5]),
    .I1(n1774_14),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1774_s6.INIT=16'h0140;
  LUT2 n1774_s7 (
    .F(n1774_10),
    .I0(n247_7),
    .I1(n964_7) 
);
defparam n1774_s7.INIT=4'h8;
  LUT4 n1774_s8 (
    .F(n1774_11),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1774_15) 
);
defparam n1774_s8.INIT=16'h1000;
  LUT4 n1774_s9 (
    .F(n1774_12),
    .I0(n1607_28),
    .I1(ff_next_state[3]),
    .I2(n1775_8),
    .I3(n1776_4) 
);
defparam n1774_s9.INIT=16'h0007;
  LUT4 n1774_s10 (
    .F(n1774_13),
    .I0(n1607_28),
    .I1(w_cache_vram_rdata_en),
    .I2(n1774_16),
    .I3(ff_xsel_1_10) 
);
defparam n1774_s10.INIT=16'h0D00;
  LUT4 n1775_s4 (
    .F(n1775_7),
    .I0(n1719_23),
    .I1(n1705_20),
    .I2(ff_source_7_8),
    .I3(n1774_16) 
);
defparam n1775_s4.INIT=16'h001F;
  LUT4 n1775_s5 (
    .F(n1775_8),
    .I0(n1775_11),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1775_s5.INIT=16'h0140;
  LUT4 n1775_s7 (
    .F(n1775_10),
    .I0(ff_next_state[2]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1607_28),
    .I3(n1775_12) 
);
defparam n1775_s7.INIT=16'h4F00;
  LUT3 n1776_s4 (
    .F(n1776_7),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[1]) 
);
defparam n1776_s4.INIT=8'hBD;
  LUT4 n1776_s5 (
    .F(n1776_8),
    .I0(ff_cache_flush_start_11),
    .I1(ff_next_state[1]),
    .I2(n1775_14),
    .I3(n1776_9) 
);
defparam n1776_s5.INIT=16'h0700;
  LUT3 n1777_s4 (
    .F(n1777_7),
    .I0(ff_cache_flush_start_11),
    .I1(ff_next_state[0]),
    .I2(n1775_12) 
);
defparam n1777_s4.INIT=8'h70;
  LUT4 n1777_s5 (
    .F(n1777_8),
    .I0(n1607_28),
    .I1(w_cache_vram_rdata_en),
    .I2(n1774_16),
    .I3(ff_cache_flush_start_12) 
);
defparam n1777_s5.INIT=16'h000D;
  LUT4 n1777_s6 (
    .F(n1777_9),
    .I0(n1777_11),
    .I1(ff_state[5]),
    .I2(ff_state[1]),
    .I3(ff_state[4]) 
);
defparam n1777_s6.INIT=16'h0100;
  LUT4 n1777_s7 (
    .F(n1777_10),
    .I0(w_4colors_mode_5),
    .I1(w_next_dx[8]),
    .I2(n247_7),
    .I3(n1774_11) 
);
defparam n1777_s7.INIT=16'h0B00;
  LUT3 ff_source_7_s4 (
    .F(ff_source_7_8),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam ff_source_7_s4.INIT=8'h10;
  LUT3 ff_source_7_s5 (
    .F(ff_source_7_9),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam ff_source_7_s5.INIT=8'h40;
  LUT3 ff_cache_vram_write_s7 (
    .F(ff_cache_vram_write_11),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam ff_cache_vram_write_s7.INIT=8'h80;
  LUT3 ff_cache_vram_write_s8 (
    .F(ff_cache_vram_write_12),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam ff_cache_vram_write_s8.INIT=8'h80;
  LUT4 ff_cache_vram_wdata_7_s6 (
    .F(ff_cache_vram_wdata_7_10),
    .I0(ff_source_7_8),
    .I1(n1708_20),
    .I2(ff_cache_vram_wdata_7_11),
    .I3(ff_state[1]) 
);
defparam ff_cache_vram_wdata_7_s6.INIT=16'hC0A0;
  LUT3 ff_xsel_1_s7 (
    .F(ff_xsel_1_11),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam ff_xsel_1_s7.INIT=8'h60;
  LUT3 ff_xsel_1_s8 (
    .F(ff_xsel_1_12),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam ff_xsel_1_s8.INIT=8'h01;
  LUT4 n1729_s14 (
    .F(n1729_18),
    .I0(n1729_23),
    .I1(n1737_18),
    .I2(n1729_24),
    .I3(w_status_color[3]) 
);
defparam n1729_s14.INIT=16'h20E0;
  LUT4 n1729_s15 (
    .F(n1729_19),
    .I0(n1729_25),
    .I1(w_status_color[1]),
    .I2(n1729_26),
    .I3(n1737_18) 
);
defparam n1729_s15.INIT=16'hCC0D;
  LUT3 n1729_s17 (
    .F(n1729_21),
    .I0(n1729_27),
    .I1(w_status_color[7]),
    .I2(n1737_18) 
);
defparam n1729_s17.INIT=8'hCA;
  LUT4 n1729_s18 (
    .F(n1729_22),
    .I0(n1774_4),
    .I1(ff_read_byte[7]),
    .I2(ff_color[7]),
    .I3(n1775_14) 
);
defparam n1729_s18.INIT=16'h0777;
  LUT3 n1733_s14 (
    .F(n1733_18),
    .I0(n1733_22),
    .I1(w_status_color[2]),
    .I2(n1737_18) 
);
defparam n1733_s14.INIT=8'hC5;
  LUT4 n1733_s15 (
    .F(n1733_19),
    .I0(w_status_color[0]),
    .I1(n1737_18),
    .I2(n1733_23),
    .I3(ff_logical_opration[2]) 
);
defparam n1733_s15.INIT=16'h7407;
  LUT4 n1733_s17 (
    .F(n1733_21),
    .I0(n1733_25),
    .I1(w_status_color[6]),
    .I2(n1737_18),
    .I3(n1733_26) 
);
defparam n1733_s17.INIT=16'h3730;
  LUT3 n1737_s14 (
    .F(n1737_18),
    .I0(ff_source[3]),
    .I1(n1737_22),
    .I2(n1737_23) 
);
defparam n1737_s14.INIT=8'h40;
  LUT4 n1737_s15 (
    .F(n1737_19),
    .I0(n1737_18),
    .I1(ff_source[5]),
    .I2(n1733_24),
    .I3(ff_logical_opration[2]) 
);
defparam n1737_s15.INIT=16'hE300;
  LUT2 n1737_s16 (
    .F(n1737_20),
    .I0(ff_logical_opration[2]),
    .I1(n1737_24) 
);
defparam n1737_s16.INIT=4'h1;
  LUT3 n1737_s17 (
    .F(n1737_21),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_interleave) 
);
defparam n1737_s17.INIT=8'hBC;
  LUT4 n1741_s13 (
    .F(n1741_17),
    .I0(n1737_18),
    .I1(ff_source[4]),
    .I2(n1733_24),
    .I3(ff_logical_opration[2]) 
);
defparam n1741_s13.INIT=16'hE300;
  LUT2 n1741_s14 (
    .F(n1741_18),
    .I0(ff_logical_opration[2]),
    .I1(n1741_19) 
);
defparam n1741_s14.INIT=4'h1;
  LUT4 n1745_s13 (
    .F(n1745_17),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(ff_read_byte[3]),
    .I3(w_vram_interleave) 
);
defparam n1745_s13.INIT=16'h0D03;
  LUT3 n1749_s14 (
    .F(n1749_18),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_interleave) 
);
defparam n1749_s14.INIT=8'hE0;
  LUT4 n1749_s15 (
    .F(n1749_19),
    .I0(w_vram_interleave),
    .I1(ff_dx[0]),
    .I2(w_next_0_4),
    .I3(ff_cache_vram_wdata_7_10) 
);
defparam n1749_s15.INIT=16'hF400;
  LUT4 n1719_s18 (
    .F(n1719_22),
    .I0(ff_xsel_1_11),
    .I1(ff_dx[8]),
    .I2(ff_sx[8]),
    .I3(n1705_20) 
);
defparam n1719_s18.INIT=16'h0777;
  LUT3 n1719_s19 (
    .F(n1719_23),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]) 
);
defparam n1719_s19.INIT=8'h40;
  LUT4 n1664_s17 (
    .F(n1664_21),
    .I0(ff_sx[8]),
    .I1(ff_sx[7]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n1664_s17.INIT=16'hCACC;
  LUT4 n1664_s18 (
    .F(n1664_22),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n1664_s18.INIT=16'hCACC;
  LUT4 n1668_s17 (
    .F(n1668_21),
    .I0(ff_dx[6]),
    .I1(w_4colors_mode_5),
    .I2(ff_dx[7]),
    .I3(n804_27) 
);
defparam n1668_s17.INIT=16'hF0EE;
  LUT4 n1668_s18 (
    .F(n1668_22),
    .I0(ff_sx[6]),
    .I1(n1668_25),
    .I2(ff_sx[8]),
    .I3(w_4colors_mode) 
);
defparam n1668_s18.INIT=16'h0777;
  LUT4 n1672_s17 (
    .F(n1672_21),
    .I0(ff_sx[5]),
    .I1(n1668_25),
    .I2(ff_sx[7]),
    .I3(w_4colors_mode) 
);
defparam n1672_s17.INIT=16'h0777;
  LUT4 n1672_s18 (
    .F(n1672_22),
    .I0(ff_dx[5]),
    .I1(n1668_25),
    .I2(ff_dx[7]),
    .I3(w_4colors_mode) 
);
defparam n1672_s18.INIT=16'h0777;
  LUT4 n1676_s17 (
    .F(n1676_21),
    .I0(ff_sx[4]),
    .I1(n1668_25),
    .I2(ff_sx[6]),
    .I3(w_4colors_mode) 
);
defparam n1676_s17.INIT=16'h0777;
  LUT4 n1676_s18 (
    .F(n1676_22),
    .I0(ff_dx[4]),
    .I1(n1668_25),
    .I2(ff_dx[6]),
    .I3(w_4colors_mode) 
);
defparam n1676_s18.INIT=16'h0777;
  LUT4 n1680_s17 (
    .F(n1680_21),
    .I0(ff_sx[3]),
    .I1(n1668_25),
    .I2(ff_sx[5]),
    .I3(w_4colors_mode) 
);
defparam n1680_s17.INIT=16'h0777;
  LUT4 n1680_s18 (
    .F(n1680_22),
    .I0(ff_dx[3]),
    .I1(n1668_25),
    .I2(ff_dx[5]),
    .I3(w_4colors_mode) 
);
defparam n1680_s18.INIT=16'h0777;
  LUT4 n1684_s17 (
    .F(n1684_21),
    .I0(ff_sx[2]),
    .I1(n1668_25),
    .I2(ff_sx[4]),
    .I3(w_4colors_mode) 
);
defparam n1684_s17.INIT=16'h0777;
  LUT4 n1684_s18 (
    .F(n1684_22),
    .I0(ff_dx[2]),
    .I1(n1668_25),
    .I2(ff_dx[4]),
    .I3(w_4colors_mode) 
);
defparam n1684_s18.INIT=16'h0777;
  LUT4 n1688_s17 (
    .F(n1688_21),
    .I0(ff_sx[1]),
    .I1(n1668_25),
    .I2(ff_sx[3]),
    .I3(w_4colors_mode) 
);
defparam n1688_s17.INIT=16'h0777;
  LUT4 n1688_s18 (
    .F(n1688_22),
    .I0(ff_dx[1]),
    .I1(n1668_25),
    .I2(ff_dx[3]),
    .I3(w_4colors_mode) 
);
defparam n1688_s18.INIT=16'h0777;
  LUT4 n1692_s17 (
    .F(n1692_21),
    .I0(ff_sx[0]),
    .I1(n1668_25),
    .I2(ff_sx[2]),
    .I3(w_4colors_mode) 
);
defparam n1692_s17.INIT=16'h0777;
  LUT4 n1692_s18 (
    .F(n1692_22),
    .I0(ff_dx[0]),
    .I1(n1668_25),
    .I2(ff_dx[2]),
    .I3(w_4colors_mode) 
);
defparam n1692_s18.INIT=16'h0777;
  LUT3 n1705_s16 (
    .F(n1705_20),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n1705_s16.INIT=8'h10;
  LUT3 n1705_s17 (
    .F(n1705_21),
    .I0(w_4colors_mode_5),
    .I1(ff_dx[8]),
    .I2(ff_xsel_1_11) 
);
defparam n1705_s17.INIT=8'h40;
  LUT3 n1705_s18 (
    .F(n1705_22),
    .I0(ff_state[4]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam n1705_s18.INIT=8'hE7;
  LUT4 n1708_s19 (
    .F(n1708_23),
    .I0(w_4colors_mode_5),
    .I1(ff_dx[8]),
    .I2(ff_xsel_1_12),
    .I3(ff_xsel_1_11) 
);
defparam n1708_s19.INIT=16'hB000;
  LUT3 ff_dx_8_s5 (
    .F(ff_dx_8_10),
    .I0(w_next_nyb[3]),
    .I1(w_next_nyb[4]),
    .I2(w_next_nyb[5]) 
);
defparam ff_dx_8_s5.INIT=8'h01;
  LUT4 ff_dx_8_s6 (
    .F(ff_dx_8_11),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]),
    .I2(w_next_nyb[6]),
    .I3(ff_dx_8_12) 
);
defparam ff_dx_8_s6.INIT=16'h0100;
  LUT4 n1772_s5 (
    .F(n1772_10),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n1708_20) 
);
defparam n1772_s5.INIT=16'h4000;
  LUT4 n1306_s4 (
    .F(n1306_9),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(w_next_0_4),
    .I3(ff_xsel[0]) 
);
defparam n1306_s4.INIT=16'h3335;
  LUT4 n1305_s4 (
    .F(n1305_9),
    .I0(w_cache_vram_rdata[5]),
    .I1(w_cache_vram_rdata[1]),
    .I2(w_next_0_4),
    .I3(ff_xsel[0]) 
);
defparam n1305_s4.INIT=16'h3335;
  LUT4 ff_count_valid_s7 (
    .F(ff_count_valid_12),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam ff_count_valid_s7.INIT=16'hEFB0;
  LUT4 ff_count_valid_s8 (
    .F(ff_count_valid_13),
    .I0(ff_source_7_8),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam ff_count_valid_s8.INIT=16'h3DD3;
  LUT4 n1607_s16 (
    .F(n1607_23),
    .I0(ff_next_state[2]),
    .I1(ff_next_state[3]),
    .I2(ff_next_state[4]),
    .I3(ff_next_state[5]) 
);
defparam n1607_s16.INIT=16'h8000;
  LUT3 n247_s6 (
    .F(n247_9),
    .I0(ff_nx[6]),
    .I1(ff_nx[7]),
    .I2(ff_nx[8]) 
);
defparam n247_s6.INIT=8'h01;
  LUT2 n247_s7 (
    .F(n247_10),
    .I0(w_next_sx[8]),
    .I1(w_next_dx[8]) 
);
defparam n247_s7.INIT=4'h1;
  LUT3 n923_s6 (
    .F(n923_9),
    .I0(reg_nx[7]),
    .I1(n924_8),
    .I2(n924_7) 
);
defparam n923_s6.INIT=8'h40;
  LUT4 n964_s4 (
    .F(n964_7),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(n964_8),
    .I3(n1058_4) 
);
defparam n964_s4.INIT=16'h1000;
  LUT4 n1774_s11 (
    .F(n1774_14),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[0]) 
);
defparam n1774_s11.INIT=16'hACC4;
  LUT3 n1774_s12 (
    .F(n1774_15),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n1774_s12.INIT=8'h01;
  LUT3 n1774_s13 (
    .F(n1774_16),
    .I0(ff_command_enable_7),
    .I1(ff_cache_vram_write_11),
    .I2(ff_cache_vram_write_12) 
);
defparam n1774_s13.INIT=8'h40;
  LUT4 n1775_s8 (
    .F(n1775_11),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1775_s8.INIT=16'h6BFE;
  LUT3 n1775_s9 (
    .F(n1775_12),
    .I0(ff_source_7_8),
    .I1(n1708_19),
    .I2(ff_start) 
);
defparam n1775_s9.INIT=8'h07;
  LUT4 n1776_s6 (
    .F(n1776_9),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(n1774_8),
    .I3(ff_start) 
);
defparam n1776_s6.INIT=16'h00BF;
  LUT3 n1777_s8 (
    .F(n1777_11),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[0]) 
);
defparam n1777_s8.INIT=8'hBD;
  LUT3 ff_cache_vram_wdata_7_s7 (
    .F(ff_cache_vram_wdata_7_11),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam ff_cache_vram_wdata_7_s7.INIT=8'hB4;
  LUT4 n1729_s19 (
    .F(n1729_23),
    .I0(w_status_color[3]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[2]),
    .I3(n1729_28) 
);
defparam n1729_s19.INIT=16'hFACF;
  LUT4 n1729_s20 (
    .F(n1729_24),
    .I0(n1733_24),
    .I1(n1729_29),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[3]) 
);
defparam n1729_s20.INIT=16'hACF3;
  LUT4 n1729_s21 (
    .F(n1729_25),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1729_s21.INIT=16'h004F;
  LUT4 n1729_s22 (
    .F(n1729_26),
    .I0(n1729_30),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[1]) 
);
defparam n1729_s22.INIT=16'h14E3;
  LUT4 n1729_s23 (
    .F(n1729_27),
    .I0(n1729_31),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[7]) 
);
defparam n1729_s23.INIT=16'hB661;
  LUT4 n1733_s18 (
    .F(n1733_22),
    .I0(n1733_27),
    .I1(ff_source[2]),
    .I2(n1733_24),
    .I3(ff_logical_opration[2]) 
);
defparam n1733_s18.INIT=16'hC355;
  LUT4 n1733_s19 (
    .F(n1733_23),
    .I0(n1733_28),
    .I1(ff_source[0]),
    .I2(n1733_24),
    .I3(ff_logical_opration[2]) 
);
defparam n1733_s19.INIT=16'hC3AA;
  LUT2 n1733_s20 (
    .F(n1733_24),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]) 
);
defparam n1733_s20.INIT=4'h1;
  LUT4 n1733_s21 (
    .F(n1733_25),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[6]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1733_s21.INIT=16'h070C;
  LUT4 n1733_s22 (
    .F(n1733_26),
    .I0(w_status_color[6]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[2]),
    .I3(n1733_29) 
);
defparam n1733_s22.INIT=16'hFACF;
  LUT4 n1737_s18 (
    .F(n1737_22),
    .I0(ff_source[0]),
    .I1(ff_source[1]),
    .I2(ff_source[2]),
    .I3(ff_source[5]) 
);
defparam n1737_s18.INIT=16'h0001;
  LUT4 n1737_s19 (
    .F(n1737_23),
    .I0(ff_source[4]),
    .I1(ff_source[6]),
    .I2(ff_source[7]),
    .I3(ff_logical_opration[3]) 
);
defparam n1737_s19.INIT=16'h0100;
  LUT4 n1737_s20 (
    .F(n1737_24),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[5]),
    .I2(w_status_color[5]),
    .I3(ff_logical_opration[1]) 
);
defparam n1737_s20.INIT=16'h7CC4;
  LUT4 n1741_s15 (
    .F(n1741_19),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[4]),
    .I2(w_status_color[4]),
    .I3(ff_logical_opration[1]) 
);
defparam n1741_s15.INIT=16'h7CC4;
  LUT3 ff_dx_8_s7 (
    .F(ff_dx_8_12),
    .I0(w_next_nyb[7]),
    .I1(w_next_nyb[8]),
    .I2(w_next_nyb[9]) 
);
defparam ff_dx_8_s7.INIT=8'h01;
  LUT4 n964_s5 (
    .F(n964_8),
    .I0(ff_ny[6]),
    .I1(ff_ny[7]),
    .I2(ff_ny[8]),
    .I3(ff_ny[9]) 
);
defparam n964_s5.INIT=16'h0001;
  LUT3 n1729_s24 (
    .F(n1729_28),
    .I0(ff_logical_opration[2]),
    .I1(ff_source[3]),
    .I2(ff_logical_opration[1]) 
);
defparam n1729_s24.INIT=8'hE8;
  LUT4 n1729_s25 (
    .F(n1729_29),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[3]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[3]) 
);
defparam n1729_s25.INIT=16'hB2C0;
  LUT3 n1729_s26 (
    .F(n1729_30),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]) 
);
defparam n1729_s26.INIT=8'h7C;
  LUT4 n1729_s27 (
    .F(n1729_31),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(w_status_color[7]),
    .I3(ff_logical_opration[2]) 
);
defparam n1729_s27.INIT=16'h883D;
  LUT4 n1733_s23 (
    .F(n1733_27),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[2]),
    .I2(w_status_color[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1733_s23.INIT=16'h7CC4;
  LUT4 n1733_s24 (
    .F(n1733_28),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[0]),
    .I2(w_status_color[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1733_s24.INIT=16'h7CC4;
  LUT3 n1733_s25 (
    .F(n1733_29),
    .I0(ff_logical_opration[2]),
    .I1(ff_source[6]),
    .I2(ff_logical_opration[1]) 
);
defparam n1733_s25.INIT=8'hE8;
  LUT4 n1753_s14 (
    .F(n1753_19),
    .I0(ff_dx[0]),
    .I1(ff_dx[1]),
    .I2(w_vram_interleave),
    .I3(w_next_0_4) 
);
defparam n1753_s14.INIT=16'h0075;
  LUT3 n1301_s3 (
    .F(n1301_9),
    .I0(w_next_0_4),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[5]) 
);
defparam n1301_s3.INIT=8'h20;
  LUT3 n1302_s3 (
    .F(n1302_9),
    .I0(w_next_0_4),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[4]) 
);
defparam n1302_s3.INIT=8'h20;
  LUT4 n1699_s15 (
    .F(n1699_20),
    .I0(n1719_19),
    .I1(ff_cache_vram_write),
    .I2(n1774_9),
    .I3(ff_cache_vram_wdata_7_10) 
);
defparam n1699_s15.INIT=16'hFFF8;
  LUT4 ff_cache_vram_address_16_s8 (
    .F(ff_cache_vram_address_16_14),
    .I0(n1719_21),
    .I1(ff_xsel_1_10),
    .I2(n1774_9),
    .I3(ff_cache_vram_wdata_7_10) 
);
defparam ff_cache_vram_address_16_s8.INIT=16'h0004;
  LUT4 n1303_s4 (
    .F(n1303_10),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[7]),
    .I2(w_vram_interleave),
    .I3(ff_xsel[0]) 
);
defparam n1303_s4.INIT=16'h0FFB;
  LUT3 n1299_s3 (
    .F(n1299_9),
    .I0(w_next_0_4),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[7]) 
);
defparam n1299_s3.INIT=8'h20;
  LUT4 n1304_s4 (
    .F(n1304_10),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[6]),
    .I2(w_vram_interleave),
    .I3(ff_xsel[0]) 
);
defparam n1304_s4.INIT=16'h0FFB;
  LUT3 n1300_s3 (
    .F(n1300_9),
    .I0(w_next_0_4),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[6]) 
);
defparam n1300_s3.INIT=8'h20;
  LUT4 n1725_s16 (
    .F(n1725_21),
    .I0(n1708_23),
    .I1(n1705_18),
    .I2(ff_dx[0]),
    .I3(n1725_19) 
);
defparam n1725_s16.INIT=16'hE0FF;
  LUT4 n1722_s17 (
    .F(n1722_22),
    .I0(n1708_23),
    .I1(n1705_18),
    .I2(ff_dx[1]),
    .I3(n1722_20) 
);
defparam n1722_s17.INIT=16'hE0FF;
  LUT4 n1772_s6 (
    .F(n1772_12),
    .I0(n1772_10),
    .I1(ff_cache_vram_write_12),
    .I2(ff_state[0]),
    .I3(n1775_8) 
);
defparam n1772_s6.INIT=16'h0155;
  LUT4 n1607_s18 (
    .F(n1607_26),
    .I0(n1607_22),
    .I1(ff_cache_vram_write_12),
    .I2(ff_state[0]),
    .I3(n1775_8) 
);
defparam n1607_s18.INIT=16'hFEAA;
  LUT4 ff_cache_vram_write_s9 (
    .F(ff_cache_vram_write_14),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_cache_vram_write_12) 
);
defparam ff_cache_vram_write_s9.INIT=16'h8000;
  LUT4 n1607_s19 (
    .F(n1607_28),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_cache_vram_write_12) 
);
defparam n1607_s19.INIT=16'h4000;
  LUT4 n1729_s28 (
    .F(n1729_33),
    .I0(ff_read_byte[7]),
    .I1(w_vram_interleave),
    .I2(ff_dx[1]),
    .I3(ff_dx[0]) 
);
defparam n1729_s28.INIT=16'h5540;
  LUT4 n1775_s10 (
    .F(n1775_14),
    .I0(n1708_20),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1775_s10.INIT=16'h0200;
  LUT4 n931_s4 (
    .F(n931_8),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(n924_4),
    .I3(reg_nx[0]) 
);
defparam n931_s4.INIT=16'hF088;
  LUT3 w_next_0_s4 (
    .F(w_next[0]),
    .I0(w_next_0_4),
    .I1(ff_command[2]),
    .I2(ff_command[3]) 
);
defparam w_next_0_s4.INIT=8'hBF;
  LUT4 n2700_s1 (
    .F(n2700_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2578_4) 
);
defparam n2700_s1.INIT=16'h4000;
  LUT4 n1668_s20 (
    .F(n1668_25),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1668_s20.INIT=16'h00BF;
  LUT4 n1733_s26 (
    .F(n1733_31),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[6]) 
);
defparam n1733_s26.INIT=16'hA900;
  LUT3 n540_s6 (
    .F(n540_10),
    .I0(n247_6),
    .I1(ff_start),
    .I2(n927_6) 
);
defparam n540_s6.INIT=8'h45;
  LUT4 n923_s7 (
    .F(n923_11),
    .I0(n923_4),
    .I1(n923_14),
    .I2(ff_start),
    .I3(n927_6) 
);
defparam n923_s7.INIT=16'h3533;
  LUT4 n2578_s2 (
    .F(n2578_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2578_4) 
);
defparam n2578_s2.INIT=16'h1000;
  LUT4 n2383_s2 (
    .F(n2383_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2383_4) 
);
defparam n2383_s2.INIT=16'h1000;
  LUT4 n1749_s16 (
    .F(n1749_21),
    .I0(ff_read_byte[2]),
    .I1(n1774_8),
    .I2(ff_state[3]),
    .I3(n1774_9) 
);
defparam n1749_s16.INIT=16'h8A00;
  LUT4 w_next_2_s4 (
    .F(w_next[2]),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam w_next_2_s4.INIT=16'h4000;
  LUT3 w_next_1_s3 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(w_next[0]) 
);
defparam w_next_1_s3.INIT=8'h0B;
  LUT4 n1749_s17 (
    .F(n1749_23),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(w_next_0_6),
    .I3(ff_cache_vram_wdata_7_10) 
);
defparam n1749_s17.INIT=16'h7F00;
  LUT4 n1737_s21 (
    .F(n1737_26),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(w_next_0_6),
    .I3(ff_cache_vram_wdata_7_10) 
);
defparam n1737_s21.INIT=16'h8000;
  LUT4 n1305_s6 (
    .F(n1305_12),
    .I0(w_status_color[1]),
    .I1(n1305_8),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1305_s6.INIT=16'h030A;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_17),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_start) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1306_s6 (
    .F(n1306_12),
    .I0(w_status_color[0]),
    .I1(n1306_8),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1306_s6.INIT=16'h030A;
  LUT4 n1307_s4 (
    .F(n1307_10),
    .I0(ff_read_byte[7]),
    .I1(w_cache_vram_rdata[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1307_s4.INIT=16'h0C0A;
  LUT4 n1308_s4 (
    .F(n1308_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1308_s4.INIT=16'h0C0A;
  LUT4 n1309_s4 (
    .F(n1309_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1309_s4.INIT=16'h0C0A;
  LUT4 n1310_s4 (
    .F(n1310_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1310_s4.INIT=16'h0C0A;
  LUT4 n1311_s4 (
    .F(n1311_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1311_s4.INIT=16'h0C0A;
  LUT2 n1311_s5 (
    .F(n1311_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[3]) 
);
defparam n1311_s5.INIT=4'h4;
  LUT4 n1312_s4 (
    .F(n1312_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1312_s4.INIT=16'h0C0A;
  LUT2 n1312_s5 (
    .F(n1312_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[2]) 
);
defparam n1312_s5.INIT=4'h4;
  LUT4 n1313_s4 (
    .F(n1313_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1313_s4.INIT=16'h0C0A;
  LUT4 n1314_s4 (
    .F(n1314_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1314_s4.INIT=16'h0C0A;
  LUT3 n923_s8 (
    .F(n923_14),
    .I0(n923_8),
    .I1(n923_15),
    .I2(n247_6) 
);
defparam n923_s8.INIT=8'h3A;
  LUT3 n923_s9 (
    .F(n923_15),
    .I0(ff_nx[8]),
    .I1(GND),
    .I2(n888_3) 
);
defparam n923_s9.INIT=8'h69;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2384_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2384_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2384_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2384_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2384_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2384_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2384_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2384_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2446_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2447_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2447_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2447_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2447_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2447_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2447_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2447_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2447_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2578_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2579_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2579_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2579_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2579_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2579_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2579_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2579_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2579_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2685_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2685_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2685_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2685_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2685_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2685_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2685_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2685_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2700_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2700_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2700_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2700_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2700_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2700_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2700_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2700_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n2700_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1628_18),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1632_18),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1636_18),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1640_18),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1644_18),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1648_18),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1652_18),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1656_18),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1660_18),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1664_18),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1668_18),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1672_18),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1676_18),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1680_18),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1684_18),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1688_18),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1692_18),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s0 (
    .Q(ff_cache_flush_start),
    .D(n1607_26),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s0 (
    .Q(ff_cache_vram_valid),
    .D(n1354_7),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1699_20),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1729_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1733_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1737_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1741_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1745_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1749_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1753_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1757_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n1813_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n1814_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n1815_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n1816_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n1817_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n1818_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n1819_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n1820_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1702_18),
    .CLK(clk85m),
    .CE(ff_next_state_0_8) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1705_16),
    .CLK(clk85m),
    .CE(ff_next_state_0_8) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1708_18),
    .CLK(clk85m),
    .CE(ff_next_state_0_8) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1712_18),
    .CLK(clk85m),
    .CE(ff_next_state_0_8) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1716_18),
    .CLK(clk85m),
    .CE(ff_next_state_0_8) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1719_18),
    .CLK(clk85m),
    .CE(ff_next_state_0_8) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n1722_22),
    .CLK(clk85m),
    .CE(ff_xsel_1_9) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n1725_21),
    .CLK(clk85m),
    .CE(ff_xsel_1_9) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2383_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_8_s1 (
    .Q(ff_sx[8]),
    .D(n247_4),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(ff_sx[7]),
    .D(n248_4),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(ff_sx[6]),
    .D(n249_4),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(ff_sx[5]),
    .D(n250_4),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(ff_sx[4]),
    .D(n251_4),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(ff_sx[3]),
    .D(n252_4),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(ff_sx[2]),
    .D(n253_4),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(ff_sx[1]),
    .D(n254_4),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(ff_sx[0]),
    .D(n255_4),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n335_3),
    .CLK(clk85m),
    .CE(n287_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n336_3),
    .CLK(clk85m),
    .CE(n287_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n337_3),
    .CLK(clk85m),
    .CE(n295_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n338_3),
    .CLK(clk85m),
    .CE(n295_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n339_3),
    .CLK(clk85m),
    .CE(n295_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n340_3),
    .CLK(clk85m),
    .CE(n295_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n341_3),
    .CLK(clk85m),
    .CE(n295_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n342_3),
    .CLK(clk85m),
    .CE(n295_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n343_3),
    .CLK(clk85m),
    .CE(n295_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n344_3),
    .CLK(clk85m),
    .CE(n295_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n658_3),
    .CLK(clk85m),
    .CE(n575_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n659_3),
    .CLK(clk85m),
    .CE(n575_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n660_3),
    .CLK(clk85m),
    .CE(n583_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n661_3),
    .CLK(clk85m),
    .CE(n583_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n662_3),
    .CLK(clk85m),
    .CE(n583_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n663_3),
    .CLK(clk85m),
    .CE(n583_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n664_3),
    .CLK(clk85m),
    .CE(n583_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n665_3),
    .CLK(clk85m),
    .CE(n583_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n666_3),
    .CLK(clk85m),
    .CE(n583_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n667_3),
    .CLK(clk85m),
    .CE(n583_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n923_11),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n924_3),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n925_3),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n926_3),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n927_3),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n928_3),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n929_3),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n930_3),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n931_3),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n1053_3),
    .CLK(clk85m),
    .CE(n964_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n1054_3),
    .CLK(clk85m),
    .CE(n964_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n1055_3),
    .CLK(clk85m),
    .CE(n966_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n1056_3),
    .CLK(clk85m),
    .CE(n966_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n1057_3),
    .CLK(clk85m),
    .CE(n966_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n1058_3),
    .CLK(clk85m),
    .CE(n966_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n1059_3),
    .CLK(clk85m),
    .CE(n966_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n1060_3),
    .CLK(clk85m),
    .CE(n966_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n1061_3),
    .CLK(clk85m),
    .CE(n966_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n1062_3),
    .CLK(clk85m),
    .CE(n966_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n1109_7),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n1110_7),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n1111_3),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n1112_3),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n1113_3),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n1114_3),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n1115_3),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n1116_3),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n1117_3),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n1118_3),
    .CLK(clk85m),
    .CE(ff_sx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_command_enable_s1 (
    .Q(w_status_command_enable),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_enable_6),
    .CLEAR(n36_6) 
);
defparam ff_command_enable_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1299_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_17),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1300_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_17),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1301_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_17),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1302_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_17),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1303_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_17),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1304_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_17),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n1772_7),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_5_s1.INIT=1'b0;
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n1773_7),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_4_s1.INIT=1'b0;
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n1774_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_3_s1.INIT=1'b0;
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n1775_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_2_s1.INIT=1'b0;
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1776_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1777_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n1761_19),
    .CLK(clk85m),
    .CE(ff_count_valid_9),
    .CLEAR(n36_6) 
);
defparam ff_count_valid_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n540_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n541_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n542_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n543_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n544_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n545_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n546_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n547_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n548_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_pixel_1_s3 (
    .Q(w_status_color[1]),
    .D(n1305_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s3.INIT=1'b0;
  DFFC ff_read_pixel_0_s3 (
    .Q(w_status_color[0]),
    .D(n1306_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s3.INIT=1'b0;
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1307_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1308_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1309_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1310_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1311_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1312_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1313_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1314_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(ff_sx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(ff_sx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(ff_sx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(ff_sx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(ff_sx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(ff_sx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(ff_sx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(ff_sx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(ff_sx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_0_COUT ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dx[9]_1_s  (
    .SUM(w_next_dx[9]),
    .COUT(\w_next_dx[9]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[8]_1_1 ) 
);
defparam \w_next_dx[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_0_COUT ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU n1088_s (
    .SUM(n1088_1),
    .COUT(n1088_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1088_s.ALU_MODE=0;
  ALU n1087_s (
    .SUM(n1087_1),
    .COUT(n1087_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n1088_2) 
);
defparam n1087_s.ALU_MODE=0;
  ALU n1086_s (
    .SUM(n1086_1),
    .COUT(n1086_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n1087_2) 
);
defparam n1086_s.ALU_MODE=0;
  ALU n1085_s (
    .SUM(n1085_1),
    .COUT(n1085_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n1086_2) 
);
defparam n1085_s.ALU_MODE=0;
  ALU n1084_s (
    .SUM(n1084_1),
    .COUT(n1084_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n1085_2) 
);
defparam n1084_s.ALU_MODE=0;
  ALU n1083_s (
    .SUM(n1083_1),
    .COUT(n1083_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n1084_2) 
);
defparam n1083_s.ALU_MODE=0;
  ALU n1082_s (
    .SUM(n1082_1),
    .COUT(n1082_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n1083_2) 
);
defparam n1082_s.ALU_MODE=0;
  ALU n1081_s (
    .SUM(n1081_1),
    .COUT(n1081_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n1082_2) 
);
defparam n1081_s.ALU_MODE=0;
  ALU n1080_s (
    .SUM(n1080_1),
    .COUT(n1080_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n1081_2) 
);
defparam n1080_s.ALU_MODE=0;
  ALU n1079_s (
    .SUM(n1079_1),
    .COUT(n1079_0_COUT),
    .I0(w_next_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n1080_2) 
);
defparam n1079_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(n1169_9),
    .I0(ff_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU n895_s (
    .SUM(n895_2),
    .COUT(n895_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n895_s.ALU_MODE=1;
  ALU n894_s (
    .SUM(n894_2),
    .COUT(n894_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n895_3) 
);
defparam n894_s.ALU_MODE=1;
  ALU n893_s (
    .SUM(n893_2),
    .COUT(n893_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n894_3) 
);
defparam n893_s.ALU_MODE=1;
  ALU n892_s (
    .SUM(n892_2),
    .COUT(n892_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n893_3) 
);
defparam n892_s.ALU_MODE=1;
  ALU n891_s (
    .SUM(n891_2),
    .COUT(n891_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n892_3) 
);
defparam n891_s.ALU_MODE=1;
  ALU n890_s (
    .SUM(n890_2),
    .COUT(n890_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n891_3) 
);
defparam n890_s.ALU_MODE=1;
  ALU n889_s (
    .SUM(n889_2),
    .COUT(n889_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n890_3) 
);
defparam n889_s.ALU_MODE=1;
  ALU n888_s (
    .SUM(n888_2),
    .COUT(n888_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n889_3) 
);
defparam n888_s.ALU_MODE=1;
  MUX2_LUT5 n1289_s5 (
    .O(n1289_9),
    .I0(n1289_6),
    .I1(n1289_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1290_s5 (
    .O(n1290_9),
    .I0(n1290_6),
    .I1(n1290_7),
    .S0(ff_xsel[1]) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_start(ff_start),
    .ff_read_pixel_7_17(ff_read_pixel_7_17),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .ff_cache_vram_write(ff_cache_vram_write),
    .ff_vram_wdata_mask_3_7(ff_vram_wdata_mask_3_7),
    .n354_9(n354_9),
    .w_pulse1(w_pulse1),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .ff_busy(ff_busy),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0]),
    .ff_flush_state(ff_flush_state[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  w_vram_interleave,
  w_pulse1,
  ff_reset_n2_1,
  ff_sdr_ready,
  w_screen_mode_vram_valid,
  w_cpu_vram_write,
  w_command_vram_write,
  ff_vram_valid,
  reg_sprite_disable,
  w_ic_vram_valid,
  w_command_vram_valid,
  ff_screen_h_in_active_12,
  w_sdram_rdata,
  w_cpu_vram_address,
  w_command_vram_address,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_screen_mode_vram_address,
  w_ic_vram_address,
  reg_sprite_attribute_table_base,
  reg_screen_mode,
  ff_current_plane_num,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n127_3,
  n354_9,
  n354_13,
  n354_16,
  ff_vram_wdata_mask_3_7,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input w_vram_interleave;
input w_pulse1;
input ff_reset_n2_1;
input ff_sdr_ready;
input w_screen_mode_vram_valid;
input w_cpu_vram_write;
input w_command_vram_write;
input ff_vram_valid;
input reg_sprite_disable;
input w_ic_vram_valid;
input w_command_vram_valid;
input ff_screen_h_in_active_12;
input [31:0] w_sdram_rdata;
input [16:0] w_cpu_vram_address;
input [16:2] w_command_vram_address;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [16:0] w_screen_mode_vram_address;
input [16:0] w_ic_vram_address;
input [16:7] reg_sprite_attribute_table_base;
input [4:0] reg_screen_mode;
input [4:0] ff_current_plane_num;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n127_3;
output n354_9;
output n354_13;
output n354_16;
output ff_vram_wdata_mask_3_7;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_cpu_vram_address_15_2;
wire w_cpu_vram_address_14_2;
wire w_cpu_vram_address_13_2;
wire w_cpu_vram_address_12_2;
wire w_cpu_vram_address_11_2;
wire w_cpu_vram_address_10_2;
wire w_cpu_vram_address_9_2;
wire w_cpu_vram_address_8_2;
wire w_cpu_vram_address_7_2;
wire w_cpu_vram_address_6_2;
wire w_cpu_vram_address_5_2;
wire w_cpu_vram_address_4_2;
wire w_cpu_vram_address_3_2;
wire w_cpu_vram_address_2_2;
wire w_command_vram_address_15_2;
wire w_command_vram_address_14_2;
wire w_command_vram_address_13_2;
wire w_command_vram_address_12_2;
wire w_command_vram_address_11_2;
wire w_command_vram_address_10_2;
wire w_command_vram_address_9_2;
wire w_command_vram_address_8_2;
wire w_command_vram_address_7_2;
wire w_command_vram_address_6_2;
wire w_command_vram_address_5_2;
wire w_command_vram_address_4_2;
wire w_command_vram_address_3_2;
wire w_command_vram_address_2_2;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n602_3;
wire n185_3;
wire n186_3;
wire n187_3;
wire n188_3;
wire n354_5;
wire n355_5;
wire n356_5;
wire n357_5;
wire n358_5;
wire n359_5;
wire n360_5;
wire n361_5;
wire n362_5;
wire n363_5;
wire n364_5;
wire n365_5;
wire n366_5;
wire n367_5;
wire n368_5;
wire n369_5;
wire n370_5;
wire n1486_3;
wire n1613_3;
wire n1518_3;
wire n1558_3;
wire n1566_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire ff_vram_rdata_sel_2_7;
wire n36_10;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_9;
wire n388_9;
wire n387_9;
wire n386_9;
wire n385_9;
wire n384_9;
wire n383_9;
wire n382_9;
wire n381_9;
wire n380_9;
wire n379_9;
wire n378_9;
wire n377_9;
wire n376_9;
wire n375_9;
wire n374_9;
wire n373_9;
wire n372_10;
wire n35_8;
wire n34_10;
wire n185_4;
wire n186_4;
wire n186_5;
wire n354_6;
wire n354_7;
wire n354_8;
wire n355_6;
wire n355_7;
wire n356_6;
wire n356_7;
wire n357_6;
wire n357_7;
wire n358_6;
wire n358_7;
wire n359_6;
wire n359_7;
wire n360_6;
wire n360_7;
wire n361_6;
wire n361_7;
wire n362_6;
wire n362_7;
wire n363_6;
wire n363_7;
wire n364_6;
wire n364_7;
wire n365_6;
wire n365_7;
wire n366_6;
wire n366_7;
wire n367_6;
wire n367_7;
wire n368_6;
wire n368_7;
wire n369_6;
wire n369_7;
wire n369_8;
wire n370_6;
wire n370_7;
wire ff_vram_wdata_mask_3_6;
wire n354_10;
wire n354_11;
wire n354_12;
wire n354_14;
wire n354_15;
wire n355_8;
wire n356_8;
wire n357_8;
wire n358_8;
wire n359_8;
wire n360_8;
wire n361_8;
wire n362_8;
wire n363_8;
wire n364_8;
wire n365_8;
wire n366_8;
wire n367_8;
wire n368_8;
wire n369_10;
wire n370_8;
wire n369_12;
wire ff_vram_write_9;
wire n371_10;
wire n371_12;
wire n190_4;
wire n191_4;
wire n192_4;
wire n193_4;
wire n194_4;
wire n195_4;
wire n196_4;
wire n197_4;
wire n198_4;
wire n199_4;
wire n200_4;
wire n201_4;
wire n202_4;
wire n203_4;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 n190_s3 (
    .F(w_cpu_vram_address_15_2),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(w_vram_interleave) 
);
defparam n190_s3.INIT=8'hCA;
  LUT3 n191_s3 (
    .F(w_cpu_vram_address_14_2),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(w_vram_interleave) 
);
defparam n191_s3.INIT=8'hCA;
  LUT3 n192_s3 (
    .F(w_cpu_vram_address_13_2),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(w_vram_interleave) 
);
defparam n192_s3.INIT=8'hCA;
  LUT3 n193_s3 (
    .F(w_cpu_vram_address_12_2),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(w_vram_interleave) 
);
defparam n193_s3.INIT=8'hCA;
  LUT3 n194_s3 (
    .F(w_cpu_vram_address_11_2),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(w_vram_interleave) 
);
defparam n194_s3.INIT=8'hCA;
  LUT3 n195_s3 (
    .F(w_cpu_vram_address_10_2),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_vram_interleave) 
);
defparam n195_s3.INIT=8'hCA;
  LUT3 n196_s3 (
    .F(w_cpu_vram_address_9_2),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(w_vram_interleave) 
);
defparam n196_s3.INIT=8'hCA;
  LUT3 n197_s3 (
    .F(w_cpu_vram_address_8_2),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_vram_interleave) 
);
defparam n197_s3.INIT=8'hCA;
  LUT3 n198_s3 (
    .F(w_cpu_vram_address_7_2),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_vram_interleave) 
);
defparam n198_s3.INIT=8'hCA;
  LUT3 n199_s3 (
    .F(w_cpu_vram_address_6_2),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(w_vram_interleave) 
);
defparam n199_s3.INIT=8'hCA;
  LUT3 n200_s3 (
    .F(w_cpu_vram_address_5_2),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(w_vram_interleave) 
);
defparam n200_s3.INIT=8'hCA;
  LUT3 n201_s3 (
    .F(w_cpu_vram_address_4_2),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_vram_interleave) 
);
defparam n201_s3.INIT=8'hCA;
  LUT3 n202_s3 (
    .F(w_cpu_vram_address_3_2),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(w_vram_interleave) 
);
defparam n202_s3.INIT=8'hCA;
  LUT3 n203_s3 (
    .F(w_cpu_vram_address_2_2),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_vram_interleave) 
);
defparam n203_s3.INIT=8'hCA;
  LUT3 n190_s2 (
    .F(w_command_vram_address_15_2),
    .I0(w_command_vram_address[15]),
    .I1(w_command_vram_address[16]),
    .I2(w_vram_interleave) 
);
defparam n190_s2.INIT=8'hCA;
  LUT3 n191_s2 (
    .F(w_command_vram_address_14_2),
    .I0(w_command_vram_address[14]),
    .I1(w_command_vram_address[15]),
    .I2(w_vram_interleave) 
);
defparam n191_s2.INIT=8'hCA;
  LUT3 n192_s2 (
    .F(w_command_vram_address_13_2),
    .I0(w_command_vram_address[13]),
    .I1(w_command_vram_address[14]),
    .I2(w_vram_interleave) 
);
defparam n192_s2.INIT=8'hCA;
  LUT3 n193_s2 (
    .F(w_command_vram_address_12_2),
    .I0(w_command_vram_address[12]),
    .I1(w_command_vram_address[13]),
    .I2(w_vram_interleave) 
);
defparam n193_s2.INIT=8'hCA;
  LUT3 n194_s2 (
    .F(w_command_vram_address_11_2),
    .I0(w_command_vram_address[11]),
    .I1(w_command_vram_address[12]),
    .I2(w_vram_interleave) 
);
defparam n194_s2.INIT=8'hCA;
  LUT3 n195_s2 (
    .F(w_command_vram_address_10_2),
    .I0(w_command_vram_address[10]),
    .I1(w_command_vram_address[11]),
    .I2(w_vram_interleave) 
);
defparam n195_s2.INIT=8'hCA;
  LUT3 n196_s2 (
    .F(w_command_vram_address_9_2),
    .I0(w_command_vram_address[9]),
    .I1(w_command_vram_address[10]),
    .I2(w_vram_interleave) 
);
defparam n196_s2.INIT=8'hCA;
  LUT3 n197_s2 (
    .F(w_command_vram_address_8_2),
    .I0(w_command_vram_address[8]),
    .I1(w_command_vram_address[9]),
    .I2(w_vram_interleave) 
);
defparam n197_s2.INIT=8'hCA;
  LUT3 n198_s2 (
    .F(w_command_vram_address_7_2),
    .I0(w_command_vram_address[7]),
    .I1(w_command_vram_address[8]),
    .I2(w_vram_interleave) 
);
defparam n198_s2.INIT=8'hCA;
  LUT3 n199_s2 (
    .F(w_command_vram_address_6_2),
    .I0(w_command_vram_address[6]),
    .I1(w_command_vram_address[7]),
    .I2(w_vram_interleave) 
);
defparam n199_s2.INIT=8'hCA;
  LUT3 n200_s2 (
    .F(w_command_vram_address_5_2),
    .I0(w_command_vram_address[5]),
    .I1(w_command_vram_address[6]),
    .I2(w_vram_interleave) 
);
defparam n200_s2.INIT=8'hCA;
  LUT3 n201_s2 (
    .F(w_command_vram_address_4_2),
    .I0(w_command_vram_address[4]),
    .I1(w_command_vram_address[5]),
    .I2(w_vram_interleave) 
);
defparam n201_s2.INIT=8'hCA;
  LUT3 n202_s2 (
    .F(w_command_vram_address_3_2),
    .I0(w_command_vram_address[3]),
    .I1(w_command_vram_address[4]),
    .I2(w_vram_interleave) 
);
defparam n202_s2.INIT=8'hCA;
  LUT3 n203_s2 (
    .F(w_command_vram_address_2_2),
    .I0(w_command_vram_address[2]),
    .I1(w_command_vram_address[3]),
    .I2(w_vram_interleave) 
);
defparam n203_s2.INIT=8'hCA;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n602_3) 
);
defparam n127_s0.INIT=8'h80;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n602_s0.INIT=8'h10;
  LUT4 n185_s0 (
    .F(n185_3),
    .I0(n185_4),
    .I1(w_cpu_vram_address[1]),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n127_3) 
);
defparam n185_s0.INIT=16'hBBF0;
  LUT4 n186_s0 (
    .F(n186_3),
    .I0(n186_4),
    .I1(n186_5),
    .I2(w_command_vram_wdata_mask[2]),
    .I3(n127_3) 
);
defparam n186_s0.INIT=16'hBBB0;
  LUT4 n187_s0 (
    .F(n187_3),
    .I0(n127_3),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n186_4),
    .I3(n186_5) 
);
defparam n187_s0.INIT=16'hFF0E;
  LUT4 n188_s0 (
    .F(n188_3),
    .I0(n127_3),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n186_4),
    .I3(n186_5) 
);
defparam n188_s0.INIT=16'hFFF4;
  LUT4 n354_s2 (
    .F(n354_5),
    .I0(n354_6),
    .I1(n354_7),
    .I2(n354_8),
    .I3(n354_9) 
);
defparam n354_s2.INIT=16'h0503;
  LUT4 n355_s2 (
    .F(n355_5),
    .I0(n355_6),
    .I1(n355_7),
    .I2(n190_4),
    .I3(n354_9) 
);
defparam n355_s2.INIT=16'hF011;
  LUT4 n356_s2 (
    .F(n356_5),
    .I0(n356_6),
    .I1(n356_7),
    .I2(n191_4),
    .I3(n354_9) 
);
defparam n356_s2.INIT=16'hF011;
  LUT4 n357_s2 (
    .F(n357_5),
    .I0(n357_6),
    .I1(n357_7),
    .I2(n192_4),
    .I3(n354_9) 
);
defparam n357_s2.INIT=16'hF011;
  LUT4 n358_s2 (
    .F(n358_5),
    .I0(n358_6),
    .I1(n358_7),
    .I2(n193_4),
    .I3(n354_9) 
);
defparam n358_s2.INIT=16'hF011;
  LUT4 n359_s2 (
    .F(n359_5),
    .I0(n359_6),
    .I1(n359_7),
    .I2(n194_4),
    .I3(n354_9) 
);
defparam n359_s2.INIT=16'hF011;
  LUT4 n360_s2 (
    .F(n360_5),
    .I0(n360_6),
    .I1(n360_7),
    .I2(n195_4),
    .I3(n354_9) 
);
defparam n360_s2.INIT=16'hF011;
  LUT4 n361_s2 (
    .F(n361_5),
    .I0(n361_6),
    .I1(n361_7),
    .I2(n196_4),
    .I3(n354_9) 
);
defparam n361_s2.INIT=16'hF011;
  LUT4 n362_s2 (
    .F(n362_5),
    .I0(n362_6),
    .I1(n362_7),
    .I2(n197_4),
    .I3(n354_9) 
);
defparam n362_s2.INIT=16'hF011;
  LUT4 n363_s2 (
    .F(n363_5),
    .I0(n363_6),
    .I1(n363_7),
    .I2(n198_4),
    .I3(n354_9) 
);
defparam n363_s2.INIT=16'hF011;
  LUT4 n364_s2 (
    .F(n364_5),
    .I0(n364_6),
    .I1(n364_7),
    .I2(n199_4),
    .I3(n354_9) 
);
defparam n364_s2.INIT=16'hF011;
  LUT4 n365_s2 (
    .F(n365_5),
    .I0(n365_6),
    .I1(n365_7),
    .I2(n200_4),
    .I3(n354_9) 
);
defparam n365_s2.INIT=16'hF011;
  LUT4 n366_s2 (
    .F(n366_5),
    .I0(n366_6),
    .I1(n366_7),
    .I2(n201_4),
    .I3(n354_9) 
);
defparam n366_s2.INIT=16'hF011;
  LUT4 n367_s2 (
    .F(n367_5),
    .I0(n367_6),
    .I1(n367_7),
    .I2(n202_4),
    .I3(n354_9) 
);
defparam n367_s2.INIT=16'hF011;
  LUT4 n368_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n368_7),
    .I2(n203_4),
    .I3(n354_9) 
);
defparam n368_s2.INIT=16'hF011;
  LUT4 n369_s2 (
    .F(n369_5),
    .I0(n369_6),
    .I1(n369_7),
    .I2(n369_8),
    .I3(n369_12) 
);
defparam n369_s2.INIT=16'hEE0F;
  LUT3 n370_s2 (
    .F(n370_5),
    .I0(n370_6),
    .I1(n370_7),
    .I2(n369_12) 
);
defparam n370_s2.INIT=8'h5C;
  LUT4 n1486_s0 (
    .F(n1486_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1486_s0.INIT=16'h1000;
  LUT2 n1613_s0 (
    .F(n1613_3),
    .I0(ff_reset_n2_1),
    .I1(n1518_3) 
);
defparam n1613_s0.INIT=4'h8;
  LUT4 n1518_s0 (
    .F(n1518_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1518_s0.INIT=16'h1000;
  LUT4 n1558_s0 (
    .F(n1558_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1558_s0.INIT=16'h4000;
  LUT4 n1566_s0 (
    .F(n1566_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1566_s0.INIT=16'h1000;
  LUT4 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sdram_refresh),
    .I2(n602_3),
    .I3(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=16'hFF10;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_vram_wdata_mask_3_6),
    .I1(n354_9),
    .I2(ff_reset_n2_1),
    .I3(n371_12) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h4000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT3 ff_vram_rdata_sel_1_s3 (
    .F(ff_vram_rdata_sel_2_7),
    .I0(ff_sdr_ready),
    .I1(n354_9),
    .I2(ff_vram_wdata_mask_3_6) 
);
defparam ff_vram_rdata_sel_1_s3.INIT=8'h7F;
  LUT4 n36_s5 (
    .F(n36_10),
    .I0(n127_3),
    .I1(n369_12),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n36_s5.INIT=16'hF800;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s4 (
    .F(n389_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n389_s4.INIT=16'hAC00;
  LUT4 n388_s4 (
    .F(n388_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n388_s4.INIT=16'hAC00;
  LUT4 n387_s4 (
    .F(n387_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n387_s4.INIT=16'hAC00;
  LUT4 n386_s4 (
    .F(n386_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n386_s4.INIT=16'hAC00;
  LUT4 n385_s4 (
    .F(n385_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n385_s4.INIT=16'hAC00;
  LUT4 n384_s4 (
    .F(n384_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n384_s4.INIT=16'hAC00;
  LUT4 n383_s4 (
    .F(n383_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n383_s4.INIT=16'hAC00;
  LUT4 n382_s4 (
    .F(n382_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n382_s4.INIT=16'hAC00;
  LUT4 n381_s4 (
    .F(n381_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n381_s4.INIT=16'hAC00;
  LUT4 n380_s4 (
    .F(n380_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n380_s4.INIT=16'hAC00;
  LUT4 n379_s4 (
    .F(n379_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n379_s4.INIT=16'hAC00;
  LUT4 n378_s4 (
    .F(n378_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n378_s4.INIT=16'hAC00;
  LUT4 n377_s4 (
    .F(n377_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n377_s4.INIT=16'hAC00;
  LUT4 n376_s4 (
    .F(n376_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n376_s4.INIT=16'hAC00;
  LUT4 n375_s4 (
    .F(n375_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n375_s4.INIT=16'hAC00;
  LUT4 n374_s4 (
    .F(n374_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n374_s4.INIT=16'hAC00;
  LUT4 n373_s4 (
    .F(n373_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n373_s4.INIT=16'hAC00;
  LUT4 n372_s5 (
    .F(n372_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n372_s5.INIT=16'hAC00;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(n369_12),
    .I1(n127_3),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n35_s3.INIT=16'h0D00;
  LUT3 n34_s5 (
    .F(n34_10),
    .I0(n127_3),
    .I1(ff_sdr_ready),
    .I2(n354_9) 
);
defparam n34_s5.INIT=8'h40;
  LUT3 n185_s1 (
    .F(n185_4),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_vram_interleave) 
);
defparam n185_s1.INIT=8'h53;
  LUT4 n186_s1 (
    .F(n186_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_vram_interleave),
    .I3(n127_3) 
);
defparam n186_s1.INIT=16'hAC00;
  LUT4 n186_s2 (
    .F(n186_5),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_vram_interleave),
    .I3(n127_3) 
);
defparam n186_s2.INIT=16'hAC00;
  LUT4 n354_s3 (
    .F(n354_6),
    .I0(w_command_vram_address[16]),
    .I1(n354_10),
    .I2(w_vram_interleave),
    .I3(n127_3) 
);
defparam n354_s3.INIT=16'h3CF5;
  LUT4 n354_s4 (
    .F(n354_7),
    .I0(n354_11),
    .I1(w_screen_mode_vram_address[16]),
    .I2(w_vram_interleave),
    .I3(n369_12) 
);
defparam n354_s4.INIT=16'h030A;
  LUT4 n354_s5 (
    .F(n354_8),
    .I0(w_ic_vram_address[0]),
    .I1(n354_12),
    .I2(n369_12),
    .I3(w_vram_interleave) 
);
defparam n354_s5.INIT=16'hC500;
  LUT4 n354_s6 (
    .F(n354_9),
    .I0(n354_13),
    .I1(n354_14),
    .I2(n354_15),
    .I3(n354_16) 
);
defparam n354_s6.INIT=16'hB030;
  LUT4 n355_s3 (
    .F(n355_6),
    .I0(n354_11),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n369_12),
    .I3(w_vram_interleave) 
);
defparam n355_s3.INIT=16'h3A00;
  LUT4 n355_s4 (
    .F(n355_7),
    .I0(w_screen_mode_vram_address[15]),
    .I1(w_vram_interleave),
    .I2(n369_12),
    .I3(n355_8) 
);
defparam n355_s4.INIT=16'h1310;
  LUT4 n356_s3 (
    .F(n356_6),
    .I0(w_screen_mode_vram_address[15]),
    .I1(n355_8),
    .I2(n369_12),
    .I3(w_vram_interleave) 
);
defparam n356_s3.INIT=16'h5C00;
  LUT4 n356_s4 (
    .F(n356_7),
    .I0(w_screen_mode_vram_address[14]),
    .I1(w_vram_interleave),
    .I2(n369_12),
    .I3(n356_8) 
);
defparam n356_s4.INIT=16'h1310;
  LUT4 n357_s3 (
    .F(n357_6),
    .I0(w_screen_mode_vram_address[14]),
    .I1(n356_8),
    .I2(n369_12),
    .I3(w_vram_interleave) 
);
defparam n357_s3.INIT=16'h5C00;
  LUT4 n357_s4 (
    .F(n357_7),
    .I0(w_screen_mode_vram_address[13]),
    .I1(w_vram_interleave),
    .I2(n369_12),
    .I3(n357_8) 
);
defparam n357_s4.INIT=16'h1310;
  LUT4 n358_s3 (
    .F(n358_6),
    .I0(w_screen_mode_vram_address[13]),
    .I1(n357_8),
    .I2(n369_12),
    .I3(w_vram_interleave) 
);
defparam n358_s3.INIT=16'h5C00;
  LUT4 n358_s4 (
    .F(n358_7),
    .I0(w_screen_mode_vram_address[12]),
    .I1(w_vram_interleave),
    .I2(n369_12),
    .I3(n358_8) 
);
defparam n358_s4.INIT=16'h1310;
  LUT4 n359_s3 (
    .F(n359_6),
    .I0(w_screen_mode_vram_address[12]),
    .I1(n358_8),
    .I2(n369_12),
    .I3(w_vram_interleave) 
);
defparam n359_s3.INIT=16'h5C00;
  LUT4 n359_s4 (
    .F(n359_7),
    .I0(w_screen_mode_vram_address[11]),
    .I1(w_vram_interleave),
    .I2(n369_12),
    .I3(n359_8) 
);
defparam n359_s4.INIT=16'h1310;
  LUT4 n360_s3 (
    .F(n360_6),
    .I0(w_screen_mode_vram_address[11]),
    .I1(n359_8),
    .I2(n369_12),
    .I3(w_vram_interleave) 
);
defparam n360_s3.INIT=16'h5C00;
  LUT4 n360_s4 (
    .F(n360_7),
    .I0(w_screen_mode_vram_address[10]),
    .I1(w_vram_interleave),
    .I2(n369_12),
    .I3(n360_8) 
);
defparam n360_s4.INIT=16'h1310;
  LUT4 n361_s3 (
    .F(n361_6),
    .I0(w_screen_mode_vram_address[10]),
    .I1(n360_8),
    .I2(n369_12),
    .I3(w_vram_interleave) 
);
defparam n361_s3.INIT=16'h5C00;
  LUT4 n361_s4 (
    .F(n361_7),
    .I0(w_screen_mode_vram_address[9]),
    .I1(w_vram_interleave),
    .I2(n369_12),
    .I3(n361_8) 
);
defparam n361_s4.INIT=16'h1310;
  LUT4 n362_s3 (
    .F(n362_6),
    .I0(w_screen_mode_vram_address[9]),
    .I1(n361_8),
    .I2(n369_12),
    .I3(w_vram_interleave) 
);
defparam n362_s3.INIT=16'h5C00;
  LUT4 n362_s4 (
    .F(n362_7),
    .I0(w_screen_mode_vram_address[8]),
    .I1(w_vram_interleave),
    .I2(n369_12),
    .I3(n362_8) 
);
defparam n362_s4.INIT=16'h1310;
  LUT4 n363_s3 (
    .F(n363_6),
    .I0(w_screen_mode_vram_address[8]),
    .I1(n362_8),
    .I2(n369_12),
    .I3(w_vram_interleave) 
);
defparam n363_s3.INIT=16'h5C00;
  LUT4 n363_s4 (
    .F(n363_7),
    .I0(w_screen_mode_vram_address[7]),
    .I1(w_vram_interleave),
    .I2(n369_12),
    .I3(n363_8) 
);
defparam n363_s4.INIT=16'h1310;
  LUT4 n364_s3 (
    .F(n364_6),
    .I0(w_screen_mode_vram_address[7]),
    .I1(n363_8),
    .I2(n369_12),
    .I3(w_vram_interleave) 
);
defparam n364_s3.INIT=16'h5C00;
  LUT4 n364_s4 (
    .F(n364_7),
    .I0(w_screen_mode_vram_address[6]),
    .I1(w_vram_interleave),
    .I2(n369_12),
    .I3(n364_8) 
);
defparam n364_s4.INIT=16'h1310;
  LUT4 n365_s3 (
    .F(n365_6),
    .I0(w_screen_mode_vram_address[6]),
    .I1(n364_8),
    .I2(n369_12),
    .I3(w_vram_interleave) 
);
defparam n365_s3.INIT=16'h5C00;
  LUT4 n365_s4 (
    .F(n365_7),
    .I0(w_screen_mode_vram_address[5]),
    .I1(w_vram_interleave),
    .I2(n369_12),
    .I3(n365_8) 
);
defparam n365_s4.INIT=16'h1310;
  LUT4 n366_s3 (
    .F(n366_6),
    .I0(w_screen_mode_vram_address[5]),
    .I1(n365_8),
    .I2(n369_12),
    .I3(w_vram_interleave) 
);
defparam n366_s3.INIT=16'h5C00;
  LUT4 n366_s4 (
    .F(n366_7),
    .I0(w_screen_mode_vram_address[4]),
    .I1(w_vram_interleave),
    .I2(n369_12),
    .I3(n366_8) 
);
defparam n366_s4.INIT=16'h1310;
  LUT4 n367_s3 (
    .F(n367_6),
    .I0(w_screen_mode_vram_address[4]),
    .I1(n366_8),
    .I2(n369_12),
    .I3(w_vram_interleave) 
);
defparam n367_s3.INIT=16'h5C00;
  LUT4 n367_s4 (
    .F(n367_7),
    .I0(w_screen_mode_vram_address[3]),
    .I1(w_vram_interleave),
    .I2(n369_12),
    .I3(n367_8) 
);
defparam n367_s4.INIT=16'h1310;
  LUT4 n368_s3 (
    .F(n368_6),
    .I0(n368_8),
    .I1(w_screen_mode_vram_address[2]),
    .I2(w_vram_interleave),
    .I3(n369_12) 
);
defparam n368_s3.INIT=16'h030A;
  LUT4 n368_s4 (
    .F(n368_7),
    .I0(w_screen_mode_vram_address[3]),
    .I1(n367_8),
    .I2(n369_12),
    .I3(w_vram_interleave) 
);
defparam n368_s4.INIT=16'h5C00;
  LUT3 n369_s3 (
    .F(n369_6),
    .I0(n186_5),
    .I1(n369_10),
    .I2(w_screen_mode_vram_valid) 
);
defparam n369_s3.INIT=8'h0E;
  LUT4 n369_s4 (
    .F(n369_7),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(w_vram_interleave),
    .I3(w_screen_mode_vram_valid) 
);
defparam n369_s4.INIT=16'hAC00;
  LUT3 n369_s5 (
    .F(n369_8),
    .I0(n368_8),
    .I1(w_ic_vram_address[1]),
    .I2(w_vram_interleave) 
);
defparam n369_s5.INIT=8'hA3;
  LUT3 n370_s3 (
    .F(n370_6),
    .I0(n186_4),
    .I1(n370_8),
    .I2(w_screen_mode_vram_valid) 
);
defparam n370_s3.INIT=8'h35;
  LUT3 n370_s4 (
    .F(n370_7),
    .I0(w_ic_vram_address[1]),
    .I1(w_ic_vram_address[0]),
    .I2(w_vram_interleave) 
);
defparam n370_s4.INIT=8'hAC;
  LUT4 ff_vram_wdata_mask_3_s3 (
    .F(ff_vram_wdata_mask_3_6),
    .I0(ff_vram_refresh),
    .I1(w_pre_vram_refresh),
    .I2(n127_3),
    .I3(ff_vram_wdata_mask_3_7) 
);
defparam ff_vram_wdata_mask_3_s3.INIT=16'h00EF;
  LUT3 n354_s7 (
    .F(n354_10),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_vram_interleave) 
);
defparam n354_s7.INIT=8'hC5;
  LUT3 n354_s8 (
    .F(n354_11),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[16]) 
);
defparam n354_s8.INIT=8'h07;
  LUT2 n354_s9 (
    .F(n354_12),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_valid) 
);
defparam n354_s9.INIT=4'h4;
  LUT3 n354_s10 (
    .F(n354_13),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]) 
);
defparam n354_s10.INIT=8'h10;
  LUT2 n354_s11 (
    .F(n354_14),
    .I0(reg_sprite_disable),
    .I1(ff_vram_valid) 
);
defparam n354_s11.INIT=4'h4;
  LUT2 n354_s12 (
    .F(n354_15),
    .I0(w_ic_vram_valid),
    .I1(w_screen_mode_vram_valid) 
);
defparam n354_s12.INIT=4'h1;
  LUT4 n354_s13 (
    .F(n354_16),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[3]) 
);
defparam n354_s13.INIT=16'hF5C3;
  LUT3 n355_s5 (
    .F(n355_8),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[15]) 
);
defparam n355_s5.INIT=8'h07;
  LUT3 n356_s5 (
    .F(n356_8),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[14]) 
);
defparam n356_s5.INIT=8'h07;
  LUT3 n357_s5 (
    .F(n357_8),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[13]) 
);
defparam n357_s5.INIT=8'h07;
  LUT3 n358_s5 (
    .F(n358_8),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[12]) 
);
defparam n358_s5.INIT=8'h07;
  LUT3 n359_s5 (
    .F(n359_8),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[11]) 
);
defparam n359_s5.INIT=8'h07;
  LUT3 n360_s5 (
    .F(n360_8),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[10]) 
);
defparam n360_s5.INIT=8'h07;
  LUT3 n361_s5 (
    .F(n361_8),
    .I0(reg_sprite_attribute_table_base[9]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[9]) 
);
defparam n361_s5.INIT=8'h07;
  LUT3 n362_s5 (
    .F(n362_8),
    .I0(reg_sprite_attribute_table_base[8]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[8]) 
);
defparam n362_s5.INIT=8'h07;
  LUT3 n363_s5 (
    .F(n363_8),
    .I0(reg_sprite_attribute_table_base[7]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[7]) 
);
defparam n363_s5.INIT=8'h07;
  LUT3 n364_s5 (
    .F(n364_8),
    .I0(ff_current_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[6]) 
);
defparam n364_s5.INIT=8'h07;
  LUT3 n365_s5 (
    .F(n365_8),
    .I0(ff_current_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[5]) 
);
defparam n365_s5.INIT=8'h07;
  LUT3 n366_s5 (
    .F(n366_8),
    .I0(ff_current_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[4]) 
);
defparam n366_s5.INIT=8'h07;
  LUT3 n367_s5 (
    .F(n367_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[3]) 
);
defparam n367_s5.INIT=8'h07;
  LUT3 n368_s5 (
    .F(n368_8),
    .I0(ff_current_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[2]) 
);
defparam n368_s5.INIT=8'h07;
  LUT3 n369_s7 (
    .F(n369_10),
    .I0(n127_3),
    .I1(w_vram_interleave),
    .I2(w_command_vram_address[2]) 
);
defparam n369_s7.INIT=8'h40;
  LUT3 n370_s5 (
    .F(n370_8),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(w_vram_interleave) 
);
defparam n370_s5.INIT=8'hCA;
  LUT4 ff_vram_wdata_mask_3_s4 (
    .F(ff_vram_wdata_mask_3_7),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(w_command_vram_valid),
    .I3(n602_3) 
);
defparam ff_vram_wdata_mask_3_s4.INIT=16'h1000;
  LUT4 n369_s8 (
    .F(n369_12),
    .I0(reg_sprite_disable),
    .I1(ff_vram_valid),
    .I2(ff_screen_h_in_active_12),
    .I3(w_ic_vram_valid) 
);
defparam n369_s8.INIT=16'h00FB;
  LUT4 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(ff_vram_wdata_mask_3_6),
    .I1(n354_9),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=16'h0700;
  LUT4 n371_s4 (
    .F(n371_10),
    .I0(ff_vram_wdata_mask_3_6),
    .I1(n354_9),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam n371_s4.INIT=16'h0700;
  LUT2 n371_s5 (
    .F(n371_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n371_s5.INIT=4'h4;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n354_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n355_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n356_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n357_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n358_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n359_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n360_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n361_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n362_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n363_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n364_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n365_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n366_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n367_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n368_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(n369_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(n370_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n372_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n373_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n374_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n375_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n376_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n377_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n378_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n379_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n380_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n381_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n382_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n383_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n384_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n385_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n386_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n387_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n388_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n389_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n185_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n186_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n187_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n188_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n35_8),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n36_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n34_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s5 (
    .Q(w_sdram_valid),
    .D(n371_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s5.INIT=1'b0;
  MUX2_LUT5 n190_s1 (
    .O(n190_4),
    .I0(w_command_vram_address_15_2),
    .I1(w_cpu_vram_address_15_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n191_s1 (
    .O(n191_4),
    .I0(w_command_vram_address_14_2),
    .I1(w_cpu_vram_address_14_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n192_s1 (
    .O(n192_4),
    .I0(w_command_vram_address_13_2),
    .I1(w_cpu_vram_address_13_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n193_s1 (
    .O(n193_4),
    .I0(w_command_vram_address_12_2),
    .I1(w_cpu_vram_address_12_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n194_s1 (
    .O(n194_4),
    .I0(w_command_vram_address_11_2),
    .I1(w_cpu_vram_address_11_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n195_s1 (
    .O(n195_4),
    .I0(w_command_vram_address_10_2),
    .I1(w_cpu_vram_address_10_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n196_s1 (
    .O(n196_4),
    .I0(w_command_vram_address_9_2),
    .I1(w_cpu_vram_address_9_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n197_s1 (
    .O(n197_4),
    .I0(w_command_vram_address_8_2),
    .I1(w_cpu_vram_address_8_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n198_s1 (
    .O(n198_4),
    .I0(w_command_vram_address_7_2),
    .I1(w_cpu_vram_address_7_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n199_s1 (
    .O(n199_4),
    .I0(w_command_vram_address_6_2),
    .I1(w_cpu_vram_address_6_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n200_s1 (
    .O(n200_4),
    .I0(w_command_vram_address_5_2),
    .I1(w_cpu_vram_address_5_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n201_s1 (
    .O(n201_4),
    .I0(w_command_vram_address_4_2),
    .I1(w_cpu_vram_address_4_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n202_s1 (
    .O(n202_4),
    .I0(w_command_vram_address_3_2),
    .I1(w_cpu_vram_address_3_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n203_s1 (
    .O(n203_4),
    .I0(w_command_vram_address_2_2),
    .I1(w_cpu_vram_address_2_2),
    .S0(n127_3) 
);
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  reg_color0_opaque,
  w_sprite_display_color_en,
  w_next_0_4,
  w_palette_valid,
  n1449_11,
  ff_screen_h_in_active_12,
  n776_30,
  n354_13,
  w_next_0_6,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  reg_screen_mode,
  w_screen_mode_display_color,
  w_screen_pos_x_Z,
  w_sprite_display_color,
  reg_backdrop_color,
  w_4colors_mode,
  w_4colors_mode_5,
  n240_4,
  ff_display_color_7_9,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input reg_color0_opaque;
input w_sprite_display_color_en;
input w_next_0_4;
input w_palette_valid;
input n1449_11;
input ff_screen_h_in_active_12;
input n776_30;
input n354_13;
input w_next_0_6;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [4:0] reg_screen_mode;
input [7:0] w_screen_mode_display_color;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_sprite_display_color;
input [3:0] reg_backdrop_color;
output w_4colors_mode;
output w_4colors_mode_5;
output n240_4;
output ff_display_color_7_9;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n299_13;
wire n300_13;
wire n307_13;
wire n308_13;
wire n127_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n255_3;
wire n256_4;
wire n288_3;
wire n360_3;
wire n361_3;
wire n362_3;
wire n363_3;
wire n364_3;
wire n365_3;
wire n366_3;
wire n367_3;
wire ff_display_color_7_8;
wire n216_7;
wire w_palette_valid_29;
wire n197_5;
wire n196_5;
wire n195_5;
wire n194_5;
wire n127_4;
wire n127_5;
wire n249_4;
wire n252_4;
wire n256_5;
wire n367_4;
wire n197_7;
wire n197_8;
wire n196_6;
wire n196_7;
wire n195_6;
wire n195_7;
wire n194_6;
wire n199_6;
wire n199_7;
wire n197_9;
wire n196_8;
wire n199_8;
wire n202_6;
wire n201_6;
wire n200_6;
wire n199_10;
wire n288_6;
wire n195_10;
wire n197_12;
wire n197_14;
wire n168_4;
wire n169_4;
wire n172_4;
wire n173_4;
wire n240_6;
wire n22_8;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire n176_3;
wire n177_3;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [2:0] w_display_r;
wire [2:0] w_display_g;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 n299_s8 (
    .F(n299_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n299_s8.INIT=8'hF8;
  LUT3 n300_s8 (
    .F(n300_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n300_s8.INIT=8'hE6;
  LUT3 n307_s8 (
    .F(n307_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n307_s8.INIT=8'hF8;
  LUT3 n308_s8 (
    .F(n308_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n308_s8.INIT=8'hE6;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT2 w_4colors_mode_s1 (
    .F(w_4colors_mode),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5) 
);
defparam w_4colors_mode_s1.INIT=4'h4;
  LUT4 n127_s0 (
    .F(n127_3),
    .I0(reg_color0_opaque),
    .I1(w_screen_mode_display_color[0]),
    .I2(n127_4),
    .I3(n127_5) 
);
defparam n127_s0.INIT=16'hEFFF;
  LUT4 n249_s0 (
    .F(n249_3),
    .I0(n249_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[7]),
    .I3(w_sprite_display_color_en) 
);
defparam n249_s0.INIT=16'h44F0;
  LUT3 n250_s0 (
    .F(n250_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n250_s0.INIT=8'hCA;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n251_s0.INIT=8'hCA;
  LUT4 n252_s0 (
    .F(n252_3),
    .I0(n252_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n252_s0.INIT=16'h44F0;
  LUT3 n253_s0 (
    .F(n253_3),
    .I0(ff_display_color[3]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n253_s0.INIT=8'h3A;
  LUT3 n254_s0 (
    .F(n254_3),
    .I0(ff_display_color[2]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n254_s0.INIT=8'h3A;
  LUT4 n255_s0 (
    .F(n255_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n255_s0.INIT=16'h88F0;
  LUT2 n256_s1 (
    .F(n256_4),
    .I0(n256_5),
    .I1(ff_display_color[0]) 
);
defparam n256_s1.INIT=4'hE;
  LUT3 w_display_r_2_s0 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(w_next_0_4) 
);
defparam w_display_r_2_s0.INIT=8'hAC;
  LUT3 w_display_r_1_s0 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(w_next_0_4) 
);
defparam w_display_r_1_s0.INIT=8'hAC;
  LUT3 w_display_r_0_s0 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(w_next_0_4) 
);
defparam w_display_r_0_s0.INIT=8'hAC;
  LUT3 w_display_g_2_s0 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(w_next_0_4) 
);
defparam w_display_g_2_s0.INIT=8'hAC;
  LUT3 w_display_g_1_s0 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(w_next_0_4) 
);
defparam w_display_g_1_s0.INIT=8'hAC;
  LUT3 w_display_g_0_s0 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(w_next_0_4) 
);
defparam w_display_g_0_s0.INIT=8'hAC;
  LUT4 n288_s0 (
    .F(n288_3),
    .I0(w_screen_pos_x_Z[2]),
    .I1(n288_6),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n288_s0.INIT=16'h1000;
  LUT3 n360_s0 (
    .F(n360_3),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[2]),
    .I2(w_next_0_4) 
);
defparam n360_s0.INIT=8'hAC;
  LUT3 n361_s0 (
    .F(n361_3),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(w_next_0_4) 
);
defparam n361_s0.INIT=8'hAC;
  LUT3 n362_s0 (
    .F(n362_3),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(w_next_0_4) 
);
defparam n362_s0.INIT=8'hCA;
  LUT3 n363_s0 (
    .F(n363_3),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[2]),
    .I2(w_next_0_4) 
);
defparam n363_s0.INIT=8'hAC;
  LUT3 n364_s0 (
    .F(n364_3),
    .I0(w_display_b16[1]),
    .I1(ff_display_color256[1]),
    .I2(w_next_0_4) 
);
defparam n364_s0.INIT=8'hCA;
  LUT3 n365_s0 (
    .F(n365_3),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[0]),
    .I2(w_next_0_4) 
);
defparam n365_s0.INIT=8'hCA;
  LUT4 n366_s0 (
    .F(n366_3),
    .I0(w_next_0_4),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n360_3) 
);
defparam n366_s0.INIT=16'hFF40;
  LUT3 n367_s0 (
    .F(n367_3),
    .I0(ff_display_color256[0]),
    .I1(n367_4),
    .I2(w_next_0_4) 
);
defparam n367_s0.INIT=8'hAC;
  LUT4 ff_display_color_7_s3 (
    .F(ff_display_color_7_8),
    .I0(w_screen_pos_x_Z[2]),
    .I1(n288_6),
    .I2(ff_display_color_7_9),
    .I3(w_next_0_4) 
);
defparam ff_display_color_7_s3.INIT=16'hFF10;
  LUT4 n216_s2 (
    .F(n216_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_next_0_4),
    .I2(n288_6),
    .I3(ff_display_color_7_9) 
);
defparam n216_s2.INIT=16'h0100;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_29),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT3 n197_s1 (
    .F(n197_5),
    .I0(n197_12),
    .I1(n197_7),
    .I2(n197_8) 
);
defparam n197_s1.INIT=8'hB1;
  LUT3 n196_s1 (
    .F(n196_5),
    .I0(n197_12),
    .I1(n196_6),
    .I2(n196_7) 
);
defparam n196_s1.INIT=8'hB1;
  LUT4 n195_s1 (
    .F(n195_5),
    .I0(n195_6),
    .I1(w_screen_mode_display_color[2]),
    .I2(n195_7),
    .I3(n195_10) 
);
defparam n195_s1.INIT=16'h4F44;
  LUT4 n194_s1 (
    .F(n194_5),
    .I0(n195_6),
    .I1(w_screen_mode_display_color[3]),
    .I2(n194_6),
    .I3(n195_10) 
);
defparam n194_s1.INIT=16'h4F44;
  LUT4 w_4colors_mode_s2 (
    .F(w_4colors_mode_5),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam w_4colors_mode_s2.INIT=16'h0100;
  LUT3 n127_s1 (
    .F(n127_4),
    .I0(w_screen_mode_display_color[5]),
    .I1(w_screen_mode_display_color[6]),
    .I2(w_screen_mode_display_color[7]) 
);
defparam n127_s1.INIT=8'h01;
  LUT4 n127_s2 (
    .F(n127_5),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_screen_mode_display_color[3]),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n127_s2.INIT=16'h0001;
  LUT4 n240_s1 (
    .F(n240_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n240_s1.INIT=16'h0100;
  LUT3 n249_s1 (
    .F(n249_4),
    .I0(ff_display_color[0]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[2]) 
);
defparam n249_s1.INIT=8'h0E;
  LUT4 n252_s1 (
    .F(n252_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n252_s1.INIT=16'h00EF;
  LUT4 n256_s2 (
    .F(n256_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n256_s2.INIT=16'h1000;
  LUT3 n367_s1 (
    .F(n367_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[1]),
    .I2(w_display_b16[0]) 
);
defparam n367_s1.INIT=8'hBC;
  LUT2 ff_display_color_7_s4 (
    .F(ff_display_color_7_9),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam ff_display_color_7_s4.INIT=4'h1;
  LUT4 n197_s3 (
    .F(n197_7),
    .I0(n1449_11),
    .I1(w_screen_mode_display_color[0]),
    .I2(n197_9),
    .I3(n199_7) 
);
defparam n197_s3.INIT=16'h7033;
  LUT4 n197_s4 (
    .F(n197_8),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(n197_14),
    .I3(n199_7) 
);
defparam n197_s4.INIT=16'hAC00;
  LUT4 n196_s2 (
    .F(n196_6),
    .I0(n1449_11),
    .I1(w_screen_mode_display_color[1]),
    .I2(n196_8),
    .I3(n199_7) 
);
defparam n196_s2.INIT=16'h7033;
  LUT4 n196_s3 (
    .F(n196_7),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(n197_14),
    .I3(n199_7) 
);
defparam n196_s3.INIT=16'hAC00;
  LUT3 n195_s2 (
    .F(n195_6),
    .I0(n197_14),
    .I1(n199_6),
    .I2(n199_7) 
);
defparam n195_s2.INIT=8'hE0;
  LUT4 n195_s3 (
    .F(n195_7),
    .I0(n127_3),
    .I1(reg_backdrop_color[2]),
    .I2(w_sprite_display_color[2]),
    .I3(n199_6) 
);
defparam n195_s3.INIT=16'h0FBB;
  LUT4 n194_s2 (
    .F(n194_6),
    .I0(n127_3),
    .I1(reg_backdrop_color[3]),
    .I2(w_sprite_display_color[3]),
    .I3(n199_6) 
);
defparam n194_s2.INIT=16'h0FBB;
  LUT4 n199_s3 (
    .F(n199_6),
    .I0(reg_color0_opaque),
    .I1(w_sprite_display_color[0]),
    .I2(n199_8),
    .I3(w_sprite_display_color_en) 
);
defparam n199_s3.INIT=16'hEF00;
  LUT3 n199_s4 (
    .F(n199_7),
    .I0(n199_6),
    .I1(w_next_0_4),
    .I2(ff_screen_h_in_active_12) 
);
defparam n199_s4.INIT=8'h0B;
  LUT4 n197_s5 (
    .F(n197_9),
    .I0(n127_3),
    .I1(reg_backdrop_color[0]),
    .I2(n177_3),
    .I3(n1449_11) 
);
defparam n197_s5.INIT=16'hBB0F;
  LUT4 n196_s4 (
    .F(n196_8),
    .I0(n127_3),
    .I1(reg_backdrop_color[1]),
    .I2(n176_3),
    .I3(n1449_11) 
);
defparam n196_s4.INIT=16'hBB0F;
  LUT3 n199_s5 (
    .F(n199_8),
    .I0(w_sprite_display_color[1]),
    .I1(w_sprite_display_color[2]),
    .I2(w_sprite_display_color[3]) 
);
defparam n199_s5.INIT=8'h01;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(n199_6),
    .I1(n1449_11),
    .I2(n199_7),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n202_s2.INIT=16'h4F00;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(n199_6),
    .I1(n1449_11),
    .I2(n199_7),
    .I3(w_screen_mode_display_color[5]) 
);
defparam n201_s2.INIT=16'h4F00;
  LUT4 n200_s2 (
    .F(n200_6),
    .I0(n199_6),
    .I1(n1449_11),
    .I2(n199_7),
    .I3(w_screen_mode_display_color[6]) 
);
defparam n200_s2.INIT=16'h4F00;
  LUT4 n199_s6 (
    .F(n199_10),
    .I0(n199_6),
    .I1(n1449_11),
    .I2(n199_7),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n199_s6.INIT=16'h4F00;
  LUT3 n288_s2 (
    .F(n288_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n776_30),
    .I2(w_4colors_mode_5) 
);
defparam n288_s2.INIT=8'h02;
  LUT4 n195_s5 (
    .F(n195_10),
    .I0(w_4colors_mode),
    .I1(n199_6),
    .I2(w_next_0_4),
    .I3(ff_screen_h_in_active_12) 
);
defparam n195_s5.INIT=16'h0045;
  LUT4 n197_s7 (
    .F(n197_12),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[2]),
    .I2(n354_13),
    .I3(n199_6) 
);
defparam n197_s7.INIT=16'h8F00;
  LUT3 n197_s8 (
    .F(n197_14),
    .I0(n1449_11),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5) 
);
defparam n197_s8.INIT=8'h10;
  LUT4 n176_s2 (
    .F(n168_4),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s2.INIT=16'hACAA;
  LUT4 n177_s2 (
    .F(n169_4),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s2.INIT=16'hACAA;
  LUT4 n176_s1 (
    .F(n172_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s1.INIT=16'hACAA;
  LUT4 n177_s1 (
    .F(n173_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s1.INIT=16'hACAA;
  LUT4 n240_s2 (
    .F(n240_6),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(w_next_0_6),
    .I3(n240_4) 
);
defparam n240_s2.INIT=16'h8000;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n216_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n249_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n250_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n251_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n252_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n253_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n254_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n255_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n256_4),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n288_3),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n299_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n300_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n307_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n308_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n360_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n361_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n362_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n363_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n364_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n365_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n366_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n367_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n199_10),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n200_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n201_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n202_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n194_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n195_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n196_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n197_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n172_4),
    .I1(n168_4),
    .S0(n127_3) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n173_4),
    .I1(n169_4),
    .S0(n127_3) 
);
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_29),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_even_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_even_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_odd_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_odd_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_13,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  n6_8,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_13;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
output n6_8;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n8_7;
wire n7_7;
wire n6_7;
wire n5_5;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT3 n8_s3 (
    .F(n8_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]) 
);
defparam n8_s3.INIT=8'h78;
  LUT4 n7_s3 (
    .F(n7_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s3.INIT=16'h7F80;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  LUT4 n6_s4 (
    .F(n6_8),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n6_s4.INIT=16'h8000;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_12923_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_12923_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_12923_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_address_even[0]),
    .I1(n87),
    .I2(ff_imem_n29_DOAL_G_0_13),
    .I3(ff_imem_n29_DOAL_G_0_14) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h9000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_12923_DIAREG_G[22]),
    .I2(ff_imem_12923_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_12923_DIAREG_G[21]),
    .I2(ff_imem_12923_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_12923_DIAREG_G[20]),
    .I2(ff_imem_12923_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_12923_DIAREG_G[19]),
    .I2(ff_imem_12923_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_12923_DIAREG_G[18]),
    .I2(ff_imem_12923_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_12923_DIAREG_G[17]),
    .I2(ff_imem_12923_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_12923_DIAREG_G[16]),
    .I2(ff_imem_12923_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_12923_DIAREG_G[15]),
    .I2(ff_imem_12923_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_12923_DIAREG_G[14]),
    .I2(ff_imem_12923_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_12923_DIAREG_G[13]),
    .I2(ff_imem_12923_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_12923_DIAREG_G[12]),
    .I2(ff_imem_12923_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_12923_DIAREG_G[11]),
    .I2(ff_imem_12923_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_12923_DIAREG_G[10]),
    .I2(ff_imem_12923_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_12923_DIAREG_G[9]),
    .I2(ff_imem_12923_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_12923_DIAREG_G[8]),
    .I2(ff_imem_12923_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_12923_DIAREG_G[7]),
    .I2(ff_imem_12923_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_12923_DIAREG_G[6]),
    .I2(ff_imem_12923_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_12923_DIAREG_G[5]),
    .I2(ff_imem_12923_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_12923_DIAREG_G[4]),
    .I2(ff_imem_12923_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_12923_DIAREG_G[3]),
    .I2(ff_imem_12923_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_12923_DIAREG_G[2]),
    .I2(ff_imem_12923_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_12923_DIAREG_G[1]),
    .I2(ff_imem_12923_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_12923_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_12923_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_12923_DIAREG_G[23]),
    .I2(ff_imem_12923_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[4]),
    .I1(n83),
    .I2(ff_address_even[6]),
    .I3(n81) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_imem_n29_DOAL_G_0_15),
    .I1(ff_imem_n29_DOAL_G_0_16),
    .I2(ff_imem_n29_DOAL_G_0_17),
    .I3(ff_we_even) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h8000;
  LUT2 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[8]),
    .I1(n79) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=4'h9;
  LUT2 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_even[2]),
    .I1(n85) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=4'h9;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[5]),
    .I1(n82),
    .I2(ff_imem_n29_DOAL_G_0_18),
    .I3(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[1]),
    .I1(n86),
    .I2(ff_address_even[3]),
    .I3(n84) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_even[7]),
    .I1(n80),
    .I2(ff_address_even[9]),
    .I3(n78) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_REDUCAREG_G_s (
    .Q(ff_imem_12923_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_DIAREG_G_0_s (
    .Q(ff_imem_12923_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_DIAREG_G_1_s (
    .Q(ff_imem_12923_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_DIAREG_G_2_s (
    .Q(ff_imem_12923_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_DIAREG_G_3_s (
    .Q(ff_imem_12923_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_DIAREG_G_4_s (
    .Q(ff_imem_12923_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_DIAREG_G_5_s (
    .Q(ff_imem_12923_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_DIAREG_G_6_s (
    .Q(ff_imem_12923_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_DIAREG_G_7_s (
    .Q(ff_imem_12923_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_DIAREG_G_8_s (
    .Q(ff_imem_12923_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_DIAREG_G_9_s (
    .Q(ff_imem_12923_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_DIAREG_G_10_s (
    .Q(ff_imem_12923_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_DIAREG_G_11_s (
    .Q(ff_imem_12923_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_DIAREG_G_12_s (
    .Q(ff_imem_12923_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_DIAREG_G_13_s (
    .Q(ff_imem_12923_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_DIAREG_G_14_s (
    .Q(ff_imem_12923_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_DIAREG_G_15_s (
    .Q(ff_imem_12923_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_DIAREG_G_16_s (
    .Q(ff_imem_12923_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_DIAREG_G_17_s (
    .Q(ff_imem_12923_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_DIAREG_G_18_s (
    .Q(ff_imem_12923_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_DIAREG_G_19_s (
    .Q(ff_imem_12923_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_DIAREG_G_20_s (
    .Q(ff_imem_12923_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_DIAREG_G_21_s (
    .Q(ff_imem_12923_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_DIAREG_G_22_s (
    .Q(ff_imem_12923_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_12923_DIAREG_G_23_s (
    .Q(ff_imem_12923_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_12923_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_12923_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_13024_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_address_odd[2]),
    .I1(n96),
    .I2(ff_imem_n29_DOAL_G_0_13),
    .I3(ff_imem_n29_DOAL_G_0_14) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h9000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_12923_DIAREG_G[22]),
    .I2(ff_imem_13024_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_12923_DIAREG_G[21]),
    .I2(ff_imem_13024_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_12923_DIAREG_G[20]),
    .I2(ff_imem_13024_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_12923_DIAREG_G[19]),
    .I2(ff_imem_13024_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_12923_DIAREG_G[18]),
    .I2(ff_imem_13024_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_12923_DIAREG_G[17]),
    .I2(ff_imem_13024_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_12923_DIAREG_G[16]),
    .I2(ff_imem_13024_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_12923_DIAREG_G[15]),
    .I2(ff_imem_13024_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_12923_DIAREG_G[14]),
    .I2(ff_imem_13024_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_12923_DIAREG_G[13]),
    .I2(ff_imem_13024_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_12923_DIAREG_G[12]),
    .I2(ff_imem_13024_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_12923_DIAREG_G[11]),
    .I2(ff_imem_13024_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_12923_DIAREG_G[10]),
    .I2(ff_imem_13024_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_12923_DIAREG_G[9]),
    .I2(ff_imem_13024_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_12923_DIAREG_G[8]),
    .I2(ff_imem_13024_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_12923_DIAREG_G[7]),
    .I2(ff_imem_13024_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_12923_DIAREG_G[6]),
    .I2(ff_imem_13024_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_12923_DIAREG_G[5]),
    .I2(ff_imem_13024_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_12923_DIAREG_G[4]),
    .I2(ff_imem_13024_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_12923_DIAREG_G[3]),
    .I2(ff_imem_13024_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_12923_DIAREG_G[2]),
    .I2(ff_imem_13024_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_12923_DIAREG_G[1]),
    .I2(ff_imem_13024_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_12923_DIAREG_G[0]),
    .I2(ff_imem_13024_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_12923_DIAREG_G[23]),
    .I2(ff_imem_13024_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT3 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[9]),
    .I1(n89),
    .I2(ff_imem_n29_DOAL_G_0_15) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_imem_n29_DOAL_G_0_16),
    .I1(ff_we_odd),
    .I2(ff_imem_n29_DOAL_G_0_17),
    .I3(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h8000;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[6]),
    .I1(n92),
    .I2(ff_address_odd[7]),
    .I3(n91) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(n92),
    .I1(ff_address_odd[6]),
    .I2(ff_address_odd[4]),
    .I3(n94) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'hB00B;
  LUT3 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_odd[0]),
    .I1(n98),
    .I2(ff_address_odd[5]),
    .I3(n93) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_odd[3]),
    .I1(n95),
    .I2(ff_address_odd[8]),
    .I3(n90) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13024_REDUCAREG_G_s (
    .Q(ff_imem_13024_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_12923_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_12923_DIAREG_G(ff_imem_12923_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_12923_DIAREG_G(ff_imem_12923_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_13,
  w_h_count_end,
  n60_8,
  w_h_count_end_14,
  w_h_count_end_15,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  n103_8,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_13;
input w_h_count_end;
input n60_8;
input w_h_count_end_14;
input w_h_count_end_15;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output n103_8;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire n103_6;
wire w_gain_6_5;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_numerator_3_7;
wire ff_numerator_7_8;
wire ff_active_8;
wire ff_hs_6;
wire n219_8;
wire n218_7;
wire n217_7;
wire n216_7;
wire n215_7;
wire n165_7;
wire n164_7;
wire n163_7;
wire n162_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n22_7;
wire n75_10;
wire n75_11;
wire n75_12;
wire n103_7;
wire n103_9;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire n218_8;
wire n216_8;
wire n163_8;
wire n162_8;
wire n160_8;
wire n159_8;
wire n157_8;
wire ff_v_en_8;
wire ff_vs_7;
wire ff_x_position_r_9_11;
wire ff_v_en_9;
wire n62_9;
wire ff_x_position_r_9_13;
wire n41_10;
wire ff_v_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire ff_h_en;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(n75_10),
    .I1(w_h_count_end_13),
    .I2(n75_11),
    .I3(n75_12) 
);
defparam n75_s6.INIT=16'h8000;
  LUT4 n103_s3 (
    .F(n103_6),
    .I0(w_v_count[2]),
    .I1(n103_7),
    .I2(n103_8),
    .I3(n103_9) 
);
defparam n103_s3.INIT=16'h4000;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(w_h_count_end),
    .I3(ff_v_en_7) 
);
defparam ff_v_en_s2.INIT=16'h6000;
  LUT2 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(w_h_count_end),
    .I1(ff_vs_6) 
);
defparam ff_vs_s2.INIT=4'h8;
  LUT4 ff_x_position_r_9_s3 (
    .F(ff_numerator_3_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r_9_13),
    .I3(ff_numerator_7_8) 
);
defparam ff_x_position_r_9_s3.INIT=16'hEF00;
  LUT3 ff_numerator_7_s3 (
    .F(ff_numerator_7_8),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_x_position_r_9_9) 
);
defparam ff_numerator_7_s3.INIT=8'hF8;
  LUT2 ff_active_s3 (
    .F(ff_active_8),
    .I0(ff_x_position_r_9_9),
    .I1(n22_7) 
);
defparam ff_active_s3.INIT=4'hB;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(n75_9) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT2 n219_s3 (
    .F(n219_8),
    .I0(ff_x_position_r[0]),
    .I1(ff_x_position_r_9_9) 
);
defparam n219_s3.INIT=4'h1;
  LUT3 n218_s2 (
    .F(n218_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[4]),
    .I2(n218_8) 
);
defparam n218_s2.INIT=8'h41;
  LUT4 n217_s2 (
    .F(n217_7),
    .I0(n218_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_9),
    .I3(ff_numerator[5]) 
);
defparam n217_s2.INIT=16'h0B04;
  LUT2 n216_s2 (
    .F(n216_7),
    .I0(n216_8),
    .I1(ff_x_position_r_9_9) 
);
defparam n216_s2.INIT=4'h1;
  LUT3 n215_s2 (
    .F(n215_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r_9_13) 
);
defparam n215_s2.INIT=8'h14;
  LUT3 n165_s2 (
    .F(n165_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n165_s2.INIT=8'h14;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(ff_x_position_r_9_9),
    .I1(n163_8),
    .I2(ff_x_position_r[3]) 
);
defparam n163_s2.INIT=8'h14;
  LUT3 n162_s2 (
    .F(n162_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[4]),
    .I2(n162_8) 
);
defparam n162_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(ff_x_position_r[4]),
    .I1(n162_8),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(ff_x_position_r_9_9),
    .I1(n160_8),
    .I2(ff_x_position_r[6]) 
);
defparam n160_s2.INIT=8'h14;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[7]),
    .I2(n159_8) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r[7]),
    .I1(n159_8),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT3 n157_s2 (
    .F(n157_7),
    .I0(ff_x_position_r_9_9),
    .I1(n157_8),
    .I2(ff_x_position_r[9]) 
);
defparam n157_s2.INIT=8'h14;
  LUT4 n22_s2 (
    .F(n22_7),
    .I0(w_h_count[2]),
    .I1(n60_8),
    .I2(w_h_count_end_14),
    .I3(ff_h_en_9) 
);
defparam n22_s2.INIT=16'hBFFF;
  LUT4 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(w_h_count[9]) 
);
defparam n75_s7.INIT=16'h4000;
  LUT2 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]) 
);
defparam n75_s8.INIT=4'h1;
  LUT3 n75_s9 (
    .F(n75_12),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]) 
);
defparam n75_s9.INIT=8'h01;
  LUT3 n103_s4 (
    .F(n103_7),
    .I0(w_v_count[3]),
    .I1(w_v_count[5]),
    .I2(w_v_count[4]) 
);
defparam n103_s4.INIT=8'h10;
  LUT2 n103_s5 (
    .F(n103_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n103_s5.INIT=4'h8;
  LUT4 n103_s6 (
    .F(n103_9),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n103_s6.INIT=16'h0001;
  LUT4 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(w_h_count_end_15),
    .I3(n75_11) 
);
defparam ff_h_en_s4.INIT=16'h4000;
  LUT4 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[9]),
    .I3(n75_12) 
);
defparam ff_h_en_s5.INIT=16'h8000;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_14) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT2 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[2]),
    .I1(ff_v_en_8) 
);
defparam ff_v_en_s3.INIT=4'h4;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(ff_vs_7),
    .I1(w_v_count[5]),
    .I2(w_v_count[0]),
    .I3(n103_9) 
);
defparam ff_vs_s3.INIT=16'h1000;
  LUT4 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(w_h_count[2]),
    .I1(n60_8),
    .I2(w_h_count_end_14),
    .I3(ff_h_en_10) 
);
defparam ff_x_position_r_9_s4.INIT=16'h4000;
  LUT3 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n218_s3.INIT=8'h0E;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(ff_x_position_r_9_11) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT3 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n163_s3.INIT=8'h80;
  LUT4 n162_s3 (
    .F(n162_8),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT3 n160_s3 (
    .F(n160_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]),
    .I2(n162_8) 
);
defparam n160_s3.INIT=8'h80;
  LUT4 n159_s3 (
    .F(n159_8),
    .I0(ff_x_position_r[6]),
    .I1(ff_x_position_r[5]),
    .I2(ff_x_position_r[4]),
    .I3(n162_8) 
);
defparam n159_s3.INIT=16'h8000;
  LUT3 n157_s3 (
    .F(n157_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n159_8) 
);
defparam n157_s3.INIT=8'h80;
  LUT4 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(ff_v_en_9),
    .I3(w_v_count[3]) 
);
defparam ff_v_en_s4.INIT=16'h1000;
  LUT4 ff_vs_s4 (
    .F(ff_vs_7),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s4.INIT=16'hEFF7;
  LUT2 ff_x_position_r_9_s6 (
    .F(ff_x_position_r_9_11),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam ff_x_position_r_9_s6.INIT=4'h8;
  LUT4 ff_v_en_s5 (
    .F(ff_v_en_9),
    .I0(w_v_count[4]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(w_v_count[8]) 
);
defparam ff_v_en_s5.INIT=16'h0001;
  LUT4 n62_s3 (
    .F(n62_9),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(w_v_count[2]),
    .I3(ff_v_en_8) 
);
defparam n62_s3.INIT=16'hFBFF;
  LUT4 ff_x_position_r_9_s7 (
    .F(ff_x_position_r_9_13),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[6]) 
);
defparam ff_x_position_r_9_s7.INIT=16'h007F;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n41_s4 (
    .F(n41_10),
    .I0(ff_h_en_10),
    .I1(ff_h_en),
    .I2(ff_h_en_9),
    .I3(ff_h_en_11) 
);
defparam n41_s4.INIT=16'h0ECC;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_9),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_6),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_x_position_r_0_s1 (
    .Q(ff_x_position_r[0]),
    .D(n219_8),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n22_7),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFC ff_h_en_s7 (
    .Q(ff_h_en),
    .D(n41_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s7.INIT=1'b0;
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  ff_busy,
  w_pulse2,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output ff_busy;
output w_pulse2;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire w_palette_valid;
wire n1635_4;
wire n1645_4;
wire n1669_4;
wire n1050_20;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire n60_8;
wire w_h_count_end_15;
wire ff_v_active_7;
wire w_screen_mode_vram_valid;
wire w_vram_interleave;
wire ff_screen_h_in_active_12;
wire n804_27;
wire n776_30;
wire n777_30;
wire ff_vram_valid;
wire w_ic_vram_valid;
wire n1449_11;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1177_7;
wire w_status_command_enable;
wire w_next_0_4;
wire w_next_0_6;
wire n1668_25;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n127_3;
wire n354_9;
wire n354_13;
wire n354_16;
wire ff_vram_wdata_mask_3_7;
wire w_4colors_mode;
wire w_4colors_mode_5;
wire n240_4;
wire ff_display_color_7_9;
wire n6_8;
wire n103_8;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_b;
wire [2:0] w_palette_g;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [7:0] w_screen_pos_y;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [7:0] w_status_color;
wire [16:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_enable(w_status_command_enable),
    .n1177_7(n1177_7),
    .w_sprite_collision(w_sprite_collision),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .n127_3(n127_3),
    .ff_v_active_7(ff_v_active_7),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .n1635_4(n1635_4),
    .n1645_4(n1645_4),
    .n1669_4(n1669_4),
    .n1050_20(n1050_20),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .n103_8(n103_8),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .w_next_0_4(w_next_0_4),
    .w_4colors_mode(w_4colors_mode),
    .reg_display_on(reg_display_on),
    .w_4colors_mode_5(w_4colors_mode_5),
    .w_next_0_6(w_next_0_6),
    .n354_13(n354_13),
    .n6_8(n6_8),
    .reg_left_mask(reg_left_mask),
    .n354_16(n354_16),
    .reg_scroll_planes(reg_scroll_planes),
    .n1668_25(n1668_25),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n240_4(n240_4),
    .ff_display_color_7_9(ff_display_color_7_9),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1050_20(n1050_20),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n60_8(n60_8),
    .w_h_count_end_15(w_h_count_end_15),
    .ff_v_active_7(ff_v_active_7),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_vram_interleave(w_vram_interleave),
    .ff_screen_h_in_active_12(ff_screen_h_in_active_12),
    .n804_27(n804_27),
    .n776_30(n776_30),
    .n777_30(n777_30),
    .ff_vram_valid(ff_vram_valid),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1449_11(n1449_11),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_7(n1177_7),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1645_4(n1645_4),
    .n1635_4(n1635_4),
    .w_register_write(w_register_write),
    .n1669_4(n1669_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_vram_interleave(w_vram_interleave),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n777_30(n777_30),
    .w_4colors_mode(w_4colors_mode),
    .n804_27(n804_27),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .ff_vram_wdata_mask_3_7(ff_vram_wdata_mask_3_7),
    .n354_9(n354_9),
    .w_pulse1(w_pulse1),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_command_enable(w_status_command_enable),
    .w_next_0_4(w_next_0_4),
    .w_next_0_6(w_next_0_6),
    .n1668_25(n1668_25),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .w_vram_interleave(w_vram_interleave),
    .w_pulse1(w_pulse1),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_sdr_ready(ff_sdr_ready),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .ff_vram_valid(ff_vram_valid),
    .reg_sprite_disable(reg_sprite_disable),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_command_vram_valid(w_command_vram_valid),
    .ff_screen_h_in_active_12(ff_screen_h_in_active_12),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n127_3(n127_3),
    .n354_9(n354_9),
    .n354_13(n354_13),
    .n354_16(n354_16),
    .ff_vram_wdata_mask_3_7(ff_vram_wdata_mask_3_7),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_color0_opaque(reg_color0_opaque),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_next_0_4(w_next_0_4),
    .w_palette_valid(w_palette_valid),
    .n1449_11(n1449_11),
    .ff_screen_h_in_active_12(ff_screen_h_in_active_12),
    .n776_30(n776_30),
    .n354_13(n354_13),
    .w_next_0_6(w_next_0_6),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .reg_backdrop_color(reg_backdrop_color[3:0]),
    .w_4colors_mode(w_4colors_mode),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n240_4(n240_4),
    .ff_display_color_7_9(ff_display_color_7_9),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_13(w_h_count_end_13),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .n6_8(n6_8),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end(w_h_count_end),
    .n60_8(n60_8),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count_end_15(w_h_count_end_15),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .n103_8(n103_8),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
ISKuBrVzu+2CWXOSgbavcdtZKlFbcR4i3guO+D7rU1yrw/Sitb+zS8xKuEyQKZMFXrZQKv7qZZQR
WO9hMejgB6Z8O+UT7eI3iIJUbuIRjSqBJl3eWm9xM3BpgYRj0cDiaA9nv5FkE7SQ18GpbsG46FUF
2vJJyNUZ0DLrQoRp0AkM/VQrezMAk9fG4cS+ViPyxeQVuNsi2hVMKZo6c7du46ra4nvsqDVbi1Pc
e8wUkgig6bHcorVYcZDQJwq5fZl2kCjtYVftk7EMA+MChLi9QzKKvEJuJh/MXkTajRvqw7WCCQo1
VhpbkgOvd6NHvpeuEjzlI8Ev0M1eEtp1MqF2fg==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
UvdXecOKNGioBIlaPUMUJxZMbsxgjuhJ7BN5114RNVueiRoo6gUkCs9Q3aRYnTqX1elbaM3sSko3
yuVmOVPnRFHh5NgN9Ojn6B2R6po+MS/I+LAHr93/4fEMWo0Li2Q+LJ/Xl/HccwApf46h/u9EOJaG
hQzZol2Zy1T+5rK1v0nATRjf+7yOgG0ChtQoa8vSnNW89B7szPWGQiPLdNjgkx3+BZA30oA+cuDD
ylYuy/GTvQaLJ3ZzIzP8/PVRFTFLYK9jR0u77kKQ5MI4s/pJUF72y7VZIlVTJvBGKUA5MLO0T74j
cuUh8OfijK/NdvblMJ7Z2YhjIPNPafsl5ReyOKSQGAT19cf1XN3Xk+tfQRs2ptlpMB755GVzfPKU
/zfuXnK0ui5zv5mh5SXQRU5eLYE7iQNvjx+LEm2IkqT3hnnsl/eEZgw+DX4hoDMaD1QxPRbb49bB
EcckfPrMk51eBNlf4Wr7fhHcYQJitbWMq3MqxUn9oiMAYAKNI/PivLEFySbn8lSm7B1lySe45zNn
00q31+YZiqauhGY2TKMkTOydmoZUOSil2T+wIk+Yv6hw1BsqCpBHQ5LB71HnYF24MGNDVE4By4pu
zxIs3NPBOZScaGBhQgwc1TnCPBq6HIDBddRS0085DaTr3P1qy4Lw6JVDOTi0HqKIuyB0pRXr2zbX
rEFMrnIuZlTeiaTP6niKHsA/sebotB8bBwdLS21PMH64mYqP7BJBMG9eohcunF8NDIocztMlzH4K
xTE5zEqCf1mvpO9DP4OqdcN1b7ZOw+2VTx0U7oyLguRK1TzVKa4tUa90vA8taO2e15TTzoyN1qLS
Q3a8aFCdg7AK4x8r/5yXCb2R0v1QWadD2g8A6ubA2I4rRAg5kQgCGCJG3nt6mKpAC4x181QqRDG2
nNAySfdFd6DeX/hHzCGfeF1Mlb0+IGPXSKSkm+ocfcvCweSVsjgdJ5nTfk0HqstUvloACeBHhJwS
cIozPHywqQjWRxWuSKphXYI+iHQueg8kLSGJcIWmjJD4R6h3SAJh1OXEIyctR/0/Wj0JiugFpJwF
7Dd5No9fKzo9XFSTPucP5QIR+yV6VGUdbiQYN0cxgVYO5aAkQG1Co7Ee60Vypt4xlc/orLePEDH4
Bu7+7YEYRNLek/bBhwLeZFhz+1KOqQ2AofePXO+RzjZ1ztX/gditWQ5P+UG5HiOrc63YC/ztqEpi
5+0rFbocnVfGOI19h20hx7zUeU13kP+2x5jDGj2oixalMI7exe/lQ8Ey+Z284tv8t0iNEOqlIZFY
1bVeEEpu0pGxKpNoRSogkRuCJA4daaLfegMe55ncgKNB6rRlt9uNSmfzDAwRv3uvMlRuLBZz8bwK
wxxYoDtpojsz2a8yCngNoyz1wipJHv0//JvYEE0oaL1WJG7HPyuiA+9NDxJkBhGdL4hz0P1BshJX
K7He9jY8sVEt+JYq+TKWpG8LL8Kp9k6MzcZsFfAjDCQF3umV51i34wuZ00e2t1DC/OKiskZNopV9
NVxjo9zEHWhTwvCR0MeApJhhLsERQvA+Dq5gjiZO+ATTv8CvC5tltGzWWxyStERoj1kiOFhCP4r5
lC6Lbhm88PBWDVF1KZRQT9JdZcl/5NsvsXq7tBD/DKtHLIo2rk7lHQ2hcv1q7Q2ikQsEisS5V9f7
QoLY1PeW4xGIdQQNa9rGWwXBnAo9+V0FWQAX498Kigs7c49y4y76QgnH9jx7whRpGRTeUxsXGjWc
iDhp6bVeFasdMK+kobymDJaXJLukrbrv3+FJhyjxoCTxe0JCTym7txJ5uauezA32QX+ceEBZdRO7
MyWZ0b5miZdYiJ0ClehQsL8Uqng6nl3a5s8Su+4uyhzfrMrn4iLNJ9CmFpPaKWZxAsq5ECd9V51h
uw/qYjHJRjIYW1owTIrWSY17gfb4YTI6VsN7E61surq/eA4A9izpwPiHG+e/6DqBozDdOySrBnj4
W0ddvB+EZEIVAbrkvrY7MMGZyGLq7U5X+VE29M/JMULVOxNU4KIGnIV+HHkABsGQOk0t+0uTq+fS
Vb12wr/N3ipfGx7r1YOk3VpSy1By6GUe551ytkGHkUN7XzP1LJJDwmYBlM1XIv3n130zGFQuEMn5
R2GZOG9tyspk+8dTWeQcTh99m97GtYJH4UyKNEN8kFAbHutbXzOZcnrWj/kJTK3y2LRXhukC/1Lk
msc/pLcTXsoH5HZ0F3fumUAB+3+Auoikbnuja07vITcSB7+4FjfgBatS2WzCA0kJyKhEFYsKvLzp
zcF6yIYB9bDYAPQzLZC0ahMvZsLTHfUVgHsBhq20xx0QBFDkNB7/eMnCf2psXCm6fndiDHOk6Hyj
Mdx2GNvzryD66CNRFuOjqzEGvtzJCWgFjGZV3s+FZ9IPBYih7Wz2uo7pxmaxooNDwN3MmjWiholH
QgbtM1Jnp2attYsI+D810zXHqvYYQxxejqVwWDjSmxCDoVN+6A3QCDZ0GTKEnf6wfpH9nxCI3WMy
SlYow+D+k73ulodURKx3iHO7/DZREsdlpm1lf0tcGJTSPDziZB1iEdEjPK2c80LyMAFP36Ep9ll6
y1x/+fXfm6/EvFzVEpyvdo3bkae9VsfllzkVFRM9Z984CimJlbB/+0CA56MUjrkTJrfJzH/M5arX
vgHJTWn5gfDSrbc42U361osRfvrQc7lJJaGSa1byq15XIFC6iRKktsROEK1OZp20dq4aHX4540Ge
RNYE+bAGQ+xRa91NKg01+1zF/7pxO3kIC6IuvaLdLxYRURqVT181O6GKAOM6yGCEWWQ7W1w2ex1R
KYDLYN2MGvZ1jndy+/eqkECWs+Jgn98viJA/TcMaw/n1Ph+kNAU7wxJD5XfxSbtN9pE8tIFeTntn
foSAn7fmDttivHMzWxgMZQrK0pMyuZGrQqvu0b94gXxwkEx0rmrK5NtQ/DfwHmwEL84dtRVj9WuU
myqKJl6m0IAaP4DoA+j/hyUiivqqEPH2SN37739I0ZedTVTmP7YcWo+lTqttRMl92yYauIYZI79I
hfPripLqKMGyUR9XWb8Y5CYMvmR9Nq6VAzCAwGMH3M5aFdK1U30KulQkgBwRFdT3pwagNB3J8v9A
2TYzobtY6zpHfq9ZzzkJYgJtZp905azT6JLflxkNhqlDWKi5DDqUzxYu9iT6H6nGL9gO13RaMh+g
AKwv+fl/JDc7L9JB9MZr789ktXupm1wn2Q+ip9uzEH2uiChBSKHiRXMENDayV3MnYYInPVPVVlT3
LIN+vYLf/mhQlJdwhlUyUi3q4o4TZTuADa5gLvRCub1D+naDxaMZbIY6prWnnCrzTCLQxcXMrX7s
LmFYDqlmN45myCBwhWmt4ZVxe1hui0+XDJCn0dnevlGtD7asJrBg8NeHwX78SP3+DhrnA9AWe8QI
5aiUWLoO+wVRAbQQ29qYTyENPpIUTVi1K6LSqmFWd8RdTr1x+UElwwYw5wFA2UnjwXnrkBk86o81
elyFZoPI4nG7gQRbz153MjFi8G+Oq4ypyTTjyye0UEDGUzG9mABAUOn5gymfg/mBsjFife86Kggq
2CEGQT2GRdyHChP2dK5ONCBjP3YnaGr7thuSbBkpAGtN1s/8iQfk5PBNA7cq8y1bmoYG23Jqe/3Z
l6ZpvVcVOzlhPU3QPCiQUaEvcaaRgQ7pSymUl4aD9gJlIgy3btAj3a+8XDst34PXV0YPObJJCjsu
o4J5/bOUVPgB+T51unbQSUJg4TiHFtClcyb+VECkoqbLDMPkucqqGIyNyrYqw3bVenGeP/OaljMZ
W1SbPtE3FtUlrTyj7XKQytEpZEu1zPOegeCxJkZ04ECZqZ37hiOHjOlswN7In1wq4K6AYSO7rgfl
ArFMb1qhsmCcLHcPrbiW2bO7FVHL7jhF88qUBzBGvj++Jguwpu/9S5rvVpsGfB8NFjzoThmkP/Oz
cFqRqxOoRAVG9uTmGVcoO3mEh9iclAdNgrhjDc0zdCNAPMY8LYAmWf5tmPaczC6w3IwhpNEMD8to
o4XTquJWH2An7gsL0UNu/U20DWFpPDua/KJuXZms9EeDftZESWYacgr1AiP2S2fpyyQUD1NCgw/O
qvRBUxR39WrxiulGqNpXZyMn+knYs7RISYoZLVgC0aoe/bFshfGlgF8BDvZYyU+1fVSDVWjIQr/o
VxpFEaX+3I6r5HWbsECdUenAvYoZ/G1HFTaQv+APw4D5eujNae9Tqq1ikskp7zZ0LkFW/JITUu+R
4WuWotZJfIpUqBlVWxqWcVqzI8iEh0FceDD6HZHKOP0YQB+hbesT0MjRjfmV/XmTkjmwXygs68b/
0bN0unkB/sNbFXqYi4F8BsnroxZ67lonpOxtkYJWE3CAdYtfBQjL37co5IozLP06bl4oDBZabqZt
+HAD/Z8Hp03loSaY3QvWXZqfkk8oxB0IAPvgwQNVgfTDrxVSqW8wp4hu5Dd8VgBuDViWrLJKXGN3
i4RygYF8L7hH8HzPwLZxJOHMC90e7jxolrTFKsA3TevLhec8lhye2J49qF7yb30nB2XOfvMEH1Pz
aImnx0FTuVQJdHsQM5pLd3WB+NSrSSiIeEGGtkF5WTjtF6/LiLSvYMLpdXQuoprTFv8r8m93gowC
8bkQOnOfzi5GAbcbaogQHY8yR7cIpLi1tDLeW7ziQgwsUbzo+BsESE0VxEpgdhVEeMWf4hwpv8Xj
rCMTAWl/iEpNRrwbeECHUtyj6R9bewHu3wzLcssk/UBq95gPEnbwhAggNlgHX2csH2pmHvVYahT2
7BLl48bhj3l1dfjkQGjVvE/7AbAOuzphlWv4Z+edebSkyWlQdqjg/90OZgZTGoQW8SOw/UZnEwsL
2p9XpHQCscAq5aU+AYPHiqMPGb+K5aaLlRAGYwpgvDBf56ldxEL3USg7+jzRT92d3LUySTYaiAKK
v/6Z64P8sK9q5lUY0nL7i4Y4qDn+6ukkRBLZfrb7YKUSWeEBLxuMVq1VyKMm40s6errG7YCK5XDJ
MSESPrhTibgQ9zR0r0vqJaNTFDLJmPUB/e75GHaOkOcFaq8Mo/9ma9GDQAQHw+bLfWmjKGzcPc7+
UW8Cto2M8wDs5VOVrBR3cFGHUNFh008opOJwYuYg2PoQTm4Sclo+Ed1HvA0Pp6QB94cGCg6ImnJI
Io4/iJaC2piF46De7fF660EXHxAqjlyxeDCmqzReOQQT5MOJ0K2rg1ZrNpMqZSWT0HwXiqPTybbZ
s0d4vhGfApUISwr4LE8SHUkOh5rrvbmIPvwCKvv7EFMqmx8yC/Mj5qtiSC4/+lZVnAcZXCFjhmOI
oJU0FbchowKvgDghKZQYy1Ahum5jXHnQXzdK7cDeg9obtnjQYs3sdrtD/jme7RitcUdwGYsPleQ3
MN5fe88bPcfo1cixtEwyVP6w+YkLWureC64s9g8jVJa7iC1DnWmBwRaFaXm1nbO4vOxv2ujQkuT2
1Y8y2h2M9SszCjjN5ALbOnBV6IQXp8SbwpKry3cX0j9f9HOAk0v19fxXg7HKQxDpPE8WQHvJ0KSr
ojhEJc4RMIAYRGw38nEttC7dNrAGzK3Nr74DbV4/lDwFKNXjNMYRiBrgtB+UcuRuktU0hBnxGCLS
BSNWTHbrAlWRNLkT4omHyTbXz8pZBNZ8prIonSQcV1uDlZ5PE740GI9xT6DhAIeavM+YxMHfLy8C
5G8A9MozMok3TNJD9Sqf6lfs7DjwsW/aggHlT7odkp+fVYYVIwp8apYnRzoZdZOlY9AMOSvDqRqJ
RdCC1WXH0YzVjMWPNEPO9aG6VEa+iJZ7QYZVOG9FVy/ugvSFJc0Mm5LYpUPkzHQ2FmpL2/Eli6xb
/VGCPtO7EAeENHuZCWliME62MMmA0HJbfO6xxiypnIPNLyf41W0B/ULOQd2yZaytTwpoJPdjUSuc
Z/j/OhuRDKoheJ0V6VA6Ah6BXUCyBdpz4LPW9bUrUkDrXCJL8cc+Lh/0pP2Ez15OqTZI5+wjGjPO
8bUC0ZxyT0dguxz3XvxW7Sf/KOUelY9CmOvnWeCfth1YRrEKp0FCfcPjWJ8dBdrLqeclsXa6N7RK
G4DwY6DYB7vXfbx5C8VJ46nyuT5iRRWohoc6pyDk3/U1GQQI2kMDitlgwI58Q0vb2rXO8rexvzOc
1MMyHJjnZCKfpxS4ItIoGzXfxYkUFm8ONHtX1WdSlztFUBC5DI5nPhbOhh6k5vaQFjz3DRNhmx2t
A1y9ztTHxuV9FnO6FFF9wgk9qPwRhOkTmNYs4gYGXQgFxXG0rAC3KFRLB9u8O5K2wme6QA263aHh
3YMUbWXJD5xNuAAjbT24ngqL6LUnCIvxewAkZV6Eeafhbs3eQ4zTQEDoFq5qceWPj41tn75NCjRm
2EXryVmEGWZUB7QuN2wrL66WTgX89fxLWXHtAd5+VmGg11igMOGqt4t2xFijQOdwoMl9gGGqKl3R
Sr4HlUIZbUrkhzznebCGsYuQcNbtgKYWwL2MH6pyTZLyfm+DpsIHDc7Vmn8T9/l9v9G8y5hxV+/t
uoHQzcRNHHYfQ3G/F79/OnVFlY8eIxFShD0GcwlkSZMyXAPydVKSE3l602f6Ie8nuf/j3db5B6Wi
lcuOdFQyUSvgsYlFbkqts25a7FAAVbVT8L1hvdmYvQd592UKK/50jcKluIxnvaiWDDlYr3/l/f4m
x6E6abKaSVPFzGW5b/xOtpeLx75hadcjeVIneD63wqKHm7Ce685Sr6RVKlg+BX8704Tg0VWQQuVy
KejQWMf98qUZAi8oFSYm+47JYDEiidcgp+y+OVUYbJ/p391HfSrKrwIRimw5pVmCHUzi7MtE0m64
722OLYZRfu1UusHMKFAV07/WiyWoB3zBmPYNyKKoELmvRZrf7TblBkF6v9zRuGQkTdJ14pQjtEM0
/VsChqQocLHvmoOMFAW0coIDba1tMl8wKKv+5rh3JFLveUQmXkSLx6N1NAZ2fC+61rPZYC1Js//N
ITAhE+uiyCIOlPfukfx25TNmTL5qIa2RtDLNlPkQobvEl7nI65yafxU/gXhxeumC+KHBDkQ6kjUf
VrA0M3DzzjgJ5O0eTjYGknOGLyXw0kC6XzZctl+I6yKoO9+PWZT34FE1zTDuEmtgNZeeVY5fOqfl
QauwKuWixZfjlFkCbdyXqSlEu8EzvehP9AE+4H/rC5brxOQORitAExp5w1SO8Nu0gjhGeHUS2y2e
aEJAn4Pvur1ehdvBBKaonrLmY7nUCzaVRSP00kHbCaA91VGzv7ZoXY2oPs669svcT4QAEBIaRERC
eBa45RuiowVjxjSsGLaB2CNq0i6uhMyjtEGFpY2v3q24Nt6hyFDeoz6WaAG8YPO6SOEtFtLDjX3J
4icsFsKkXpMK46Cg9X9jEqlIStgCIhHxZzJRUbhbfsCWTVXK6EAcTvceLqtxbq/sB4yKfTAv3M+9
3aOjkLD5mi3yWewiTuqLTwIxDSGNShsdVhRwhjKQWnSGB9FyF6h5YCBa1LgUJqyM75+XWlzofRGk
hp0eEbZt/SL/KmmC1OSQcqJQVHBujlUX9hjV16RMeYBqljkfXmAq/f/AvXbg2XpbYnlpVP0jQ3pr
3HLFa7Ox0ETtigb1BxctX8taXSG+RNfJ7YdnBRYkEx1XLqLqkzPPfoN0SZHn5x6yHNyhQoerW625
3TuWJfUvdO+vJpXJZSY8pXawYsrOBAbpxMCZYGBNqBsKoeXKxJeMsNqf5yA7tcLYNe/0aMoEhcLI
19f48JI2Kv+OjP0+WUA9js3vyLoChQZ+XtRT6uj+dUkr8rBtGRoWY7N4YxQf5/h2YxgrA16S7IJe
s6ln0gwsfyaqUv1NiuMQ3JGKQ88YKDZQl4qROpvkmMfLdFbeR7U7XulUVZzyLEvUk8eAkRUoef9N
5+PZ8zqFiYvrktAAAkIxKPtiNWsxej2jiE0IDjWU+JrNO7N7o1w1z9h/kIeWR/dtr7ly6RwWw8F1
DIuKJVnpSeoMtKaZ2ic5EVrtztZlFjBs7djhTBXdUFDcu2mLWp9tTOvVlCaJWpWiAE8nJaFbs9wN
K6Z0lGfGRK1HmR6az4AKhpm/FWms5YfcDj9sGvo8bKVaH5CGRkibS/7OmRRK+6IXQR6JmsgiHrzz
DbiLGgiD7lnntvq9GHC/RkHwwz4MZqPXorJfnKgiQ/fT6AO/dc0y0T1ePZ/2S5OKtPwtC1RjOKDo
3aP4otNNufh+FGyegglzFbGbOb6fiC7zzICHFfwSqDl1hPBhlk/G2cHlVJ9BetdiUMZb5uTuLfEv
tjLRRLtGUUJFVrT/VFIucIYnmVxbogSOQENv8haDkBvZxYolhZgoqnDb6hwUwo6z3ObthJFmM8cM
JBsUMeeVHwlz31tgrq0XGW/x4jYfUiGtt50SjwEmFytre8wXCs2beA9vp3HZEK/0hoMTPg9rqTWM
7vtPGhDyJdvN21t06Xe7r9VdtuA8jVf3+kldVsV4dtNO0ad32kQ+SkIFgzWCxPOlV9IdAX43n1H9
EBM60RjLY2VcrD8t0LPnEvjJ/DT405AKXO8ekWPRkkDsFt/29ro5UvAd3p5IVV4u6MO4YCfT6E8W
XdPodPWX2FBSNKwHK0SNRYJ2Jm7jFCao83WseGdJaClO+cgQQpaDE3XHe78kayQNtwAUEhFKk3WZ
CFkx1+g7/YzWZNcOzo8DtTwcZ3g8yj9QhcomJwnG2KM6tqlKLdTVRM5P67vCfCzlGcympFkscQpz
jsDKf+dHJQ1qvIsmvkZQtaYmzsSeCJO96eRH60xZ0cCMcduxMYJGdce3iQjo9tJvey2gNed2Ca+J
4oFjUNRqM/DPmsiVjiSEnRZ1GnQWyPc0+GFgYK0gX1V/Ezi7uD4yvZg2B5BWbuQksyHbtOef+z2Q
ZA9KYIurplFtExm97nZ5P4KH3pZFZ3vxkxuNveqVBexmTzFSWS3EPPb9aeTV5h8zLMl5ujvDHpmk
Bj2DHGv95ylikSoPIw480bDqjR8VVGrAC+NRN8UNHcM3tX39V7/RM9A8sCADHeM4Rt6kUdT80YWi
rNGGv8h0gWXCg3evw1lXayEZw3fQacFIrTSHciYAP9LBqpiBRV3N3N7swIp6R7/EoP5I3Y8cCwwG
okc5/O6McJpHLl7ZokwylAsojMpX15eDR0HAmkq79O/eIFHJZLVh+FeWjHXmmOhMI8Q2JONhuODG
f7X+wreucGNOegxoLtW7gWT42Msj7jHh5KsOBPxhuEYj3qX9Osrfp3AaQMFBOFnsWcQ9kddPH71s
HJU9udBCVHboZO0GtdIg9fRalV3BzqoiJRLJ2b61f7+tCnpvZ+a3QS658HANDBRsjqIuJO3PP/IR
bfrDxDkyRfZV/ubK/pL7p9VFcGX0ljgnKOofgKdLXGReoE0Q0Qdezog6YRZCnPkQQzvLu1JMLsJF
RoUfeTqgoiaaSjXx0SXR7w6OtyHqkI3B60NNcPQ0DhZSV1egLGg/jTKTuN78hjKUQKRtO3jyBrTT
uQzfpidZgBJHjTFm+PeuYyLNmkSq2D+qW1BUSceWGIRzbHAsJ8KgpFgpzSvJ1U9rR2zSfyFdtDT7
egSmXbOp54zCXEl5C+dpLLJQN79rYnqN+dbxNqpIEgI4HE8LI4Q+w5hxFq7KIv/nFWNKK4DvA6I+
47qofJX6oDDLVyCFVLETTnCMZyqjpiznRtQMnxQn5aO1ZFcdLTnQW6WL1V/icEyko2SKfRI81S//
QmjRaw3shH3drq1PY1w0ngnvqBOPDKqF8v9oUdyKdl9Z+pe1iTJWKhespG4N3zzdh6hcSi2EGrIn
HCpZ7wUhgJBbtIKIUR4aaoWsWHDva3lcwEKuXZF7vqCytZoQskhWNMH0XIagvwcBy6nIunehKu3s
6J/anVcKivT2cU5/zlRKIfcyXLduieF7T8/zV/Z0fqtOyx2G5VQcNrOnbVYNNGbod+23ux95JyFP
puWWIQTJOtU+gqPwPSs8L7VtiOL7Mx1MXl2fn8g+RN9QtUTMwA+TOr8NR+3anU3DTwZnVO5jFRm8
2ZZhl//zBJ0rQM0VMXNz7NaAgJEcghrQXcARA/fVU7BHTyfgu/I3GjAxEc0bsXZFNL8Rh3ZYfWcx
YLyLajgij0UiU8FQH6j+niN/SE4q9np4w6FwpquVZ1G9qwHI0pLQ7vpnikKfgvl6XVmR0pTk4amf
0r3Ft36DZ5pDtucPHybnevdk2gVd8A8Eryt1qTE5HDNbam9tmc9G3lPgf6V07Oq/Dkt6qYoLrWAC
jNiJad0cKTEWuQQscAMa/zTbgkadnTjRu4jMelY0AHrgIdmXM4juTb2nG2OneBLBOJjNq495uKxT
HVhTBZ9nxG/WtrMSKgjMVvSM+IZ8KN5JYjxspo4RRsTrmQTohfmz620RRvAnnFQ/vHNdsLofBS5R
mpbpi1ZV7UOehJ2Ox6t0+jKFOR6CTBgEYOz6PV87EAVnZWnf/b87GRYXZMm9qlZwcroMAJ7bINHK
G2oy2Gpy3LJMllERLegxmy5YmNgDOZ9aTyy+b0Tj2gHl2Je3bsb9x7gZ/LLTuh+fgCQX/OLBmr2B
bD7nnY9jI1MAbRHZPEpQbrv4zpQ2xu6Q2GlrurGllnyIQQBtW90WUm1/0Pw3kJbjyaUG/CNrsyqv
4Q9aYVop8BQYZQrALcW1C+W2pZCRzVM3AHS8rM9R4U602mVfJkjR3uXQx746HTJU9M63SoNVb37/
VxTynN162O7lm1+1NiIISkbv2AjFZIAMz4c1VmTHTeesroj4HAqAhI+gdQdVMekRWgGWAPPWm7/e
N9IQrY+ivfYLHh5OCVKmsyHjgcjoXqar+1lGZnFHb+tZPmEpi/O9BOko2lNZ1+MY+EmcHUFinPX8
OeipxXgK1Ky30iPzg44IC4YhRw36OK6IPvyBCKQZIz+Rfz7PN7uE09wjTdnUhDbhLtcUKDA07+gz
8k1S11AsFEG9iYsSy9swhgAWyNsJEDOYL6cYNmjP+9FaHYUz41JK2aPYR3gH/tPM+TeDtcTY+fUb
ZzDfGNaOnfhQ8E7p6FvcfgiyiCzf67my2pCvjClEpoR9n7eIgI2DqDOQG/acDaoPcExYBh00juB5
QBeXOWxeAn/HTvIo8QLnYTgiLxFMJJUVA82eCivQx86wRm5EtMwL2A9jW4i4n7Wwzly9Cb8Z70fV
QRoSCxc9mv2a6azsyjauUhJtkPAUf/Am02YLQdsHzxSRfET5xcfom8r2AIfnHgJbxyvBDgGWs51f
ik4fYzqD0716XS3J61YTt18vP1Ncgj2by41ts4vgGYKde7Bd0/maYpn6gs1BC4XPKdoGhuEV/zqK
Q8CYx0acTuTv3kR2yZjZlE79cbQsWZi70lYfob4zboHWzEB2+qjViF4j7FmLs2H6hyQ5HPq06lYz
1f9mD2kugwCqP1X8SZ98YDjeSSvcjog6OfRKT9LIG2OU2FDHi7uqvoLuOM5HwWrKyhmMjH2HEZaO
YXwhA2XOSy/Qtu0mF1NaWEapO8RhhCWrl6hRw6gMjlD9jeepQ6MG2p7V8DiDrJqUmZm8CCX4xhu9
4LHeLWMm32HyTqkjnjD6zKZ4qhPV9oG29qVmhOUahi5ZMiIT7Gaaq8/vmRhL6vmxfFonZGJ/SYUf
Q8cgt8AosFYH2VW7KGsdszmKEdiJve2JTnI3/RqP5ctEA81LpOkdhbnrP1JB8/x1EF4ZtvBPF1lT
Ip0t9EmJPzj2j43itKu6cQ8x/R7RrsIAvNQHektWFDoducAbKsFSFRHUrUHDX6FdHBU5LIlJhjcF
afl8+lcCbP4e8fqRzrdhETLT07LLI0hVxFOeWuqqIEsoptON8BNYxmcMVCtlQa8r4EYDwZyj/LZ7
UAWzA4eHBHkLgOyrotIJreDH74v1ip9dOfYbc3dHgS2hsLiXDVn5zgqHLwLiIBjXGh69CMYyzQbC
0rs8y7715mm76Net6PWXB3pzy3xtlz8u/7mA/QBUIfjgWQpLdCCcuLr5nK2avptuBBAIeAF3Eh8c
AJkb28ZAvXIddBLL1+m5vXUnAVhZk6kosqWVR0R/B+SkpSwZkwSYv1iEaQUhN2smeWRK45c39Ib2
af/3BcEw0OiGuDhe/WVILWXduZvJiBasTTR9cpL+4o4s/xOzoFeMMzNdI0GlUHvZF/1xPYoUM8K6
utFubQFiKcO2yGMDxu5MDhuq23mt+bHuQhNGKsYFzMjxFn7DAnhtS0bExA8Ij9S5qGJVeBUhHevQ
Lv0Pz/6U/5cWOhKkEiqSt9143US5rWz91Drt2izYgdhtO9T2MvYWcPYzKy1yRfcK2Sz9N2G9w+7x
BnZSEN29RntNL+i2DUQ347F+XKG656QFSCw1wBe0yYtIhcAxiCue8p0pfZ+6v9C7pk2Cigt3A3we
dtnINQN0SrzmDh852xfHYnQR3j7wwiAd+Bamd9NaVAhUkyoZt8ZOm7TM6FCLWD8MRNelX5MIX1SU
5kGlf2IKg28TB9L9w+8r4/yMQ2fzD+OwZPFvh1Pcmd94hDqkmbT6bQk/4lRjxzzhij1W5QZGgkKa
+QNqRotteRI581Nna3d57ewSU4G5lWxmhAgW+zXE4nZXU2wYDL+goSzUeH0iObgRLC9045CAnJwm
oKHwZc54GxsDNH5ZU1XOkl24oyGMK5p7NYA8zYYtJVV2ItDJ1sb6ZpSaSIH5wTFRk60xhTQAPzIl
6LagcC8H+ZbfMLRRFMTMQ19W0PCPM0+YJGla8mXRTwyhUrGW+/8BQ65mkmk6+8PhjDAp515UqT9B
0J/S+XVDOY6mzNl44rb7J94t/JAnmDgYTszP8DePmdbXG2vdvPufyrGMtvaDjE2SOmizZyz32t28
Eb89V+XkASPdKc87iwoRKXSyDPkBCRWlc6HBlvVOtQ/CbjvGvYuSkx7IdJzO8tiFZNaqCd1TXP4i
5PO1exXLmxObEqpfkcSQ5hPC350SC1QdekBYzIYVcO3MoJXqGC+0BZ+57mUW9nOcKAZyNs6d5sek
LOpCHK88XzOPdZBv63H864jqfrzsYSwPywHb9YZIzKbQsQHwAzW4UB2weXk7MljeNNzJG+Usv2Zp
mQnjkBgb0AzZN7goInOc17S/yWLBQTQ89ocsbsDc1nJiijhLBUshS3b5waH3+Mj4Qjmi4PwtStt0
wfL20mVt6cpyKzWDpoxBGiHlCl6QfIhlSPCE2ZZc7PimrOwECOOm33D0tKB0R8A8g6z0/iq6HRug
gjBvoBm8BEJSKhp/0qbPqXCKDrvYF4MbTX90Edi62r4rHXIt13X5eTRklCj5DvxnCA4GtkjA2S2P
P6SuIjycA/A44x/k3Y/0W8crMmYI9OACxj126tA6SwJqAEU+eNpoL8tJG+A5MrJC5Y5DR4vAVJiE
O7qZUoPHVkrsqri3g3M26GT684qsykeERwg9ErSQR0w0kVlYbhU2S+hsq3GhtupnxCyo3AV4gZuk
2lIkSNAHvh26SRUmBHBICtXaFMnOwBnF1nwm38GsFzT1203/MAgQT3anxYqDiW6g9xOorR6wTaN7
fYbT81vOJprapsog3LD+3JzXK+48QuyzKAofpBtzZrHN44YX74r2xea8KOs8a0N49l80K/x2OsX9
6AdDOGPKz1RW4Ke5C2BHAYe+EqSFB6yCqT5n3iYlsXMiEssL4Cq46ZHmccBCdho7wHZK7TapFLWj
lddvehm4jGrAfO37t625DIlpbBGHPLczgKFrVaGLBbgZWrw5bBF0f6Zcl+mMz6QFSIx67NtPRlUA
jz9PZxDzBP1Hu9gIVmALaWmEGOPfalozkw08+4AP+39I3FR2SxL92rxucHWSY/FEbwxvNVN0oT1+
57MCZXG6nvFh+HI0nBgwPUGc3AA9xGDWRWsCDlpcgVFFjh9fC1qIoBUV7Ioxbkpqd9exXlhH4n2H
TqvDDj/0x6kP8/yCuG3uHN+vmcOqZ94G7ySto30IEWy0MOp7/WHAVEFyfUI3q6jkZvf8R3ubiPHr
g9fl9cvYHvR+7QraIRbKs6tDH9ybB/29Cwkq3uy8kvbYga9Bk6sqNEiva8sCfp8Z4B9a7jIw9I3m
s4ps1aJ6EDF4ck2c0hZyIbO+5fZDYJ2GL8OU6v8s/rd7MjZyMzWxB7R3DKDXHMfOBpsvqSBM4nQU
VdUbaIkPjusl209JvnR1y3QDdDwsRE1F4WUHTZeUZ64w55vB84XGzluN+676yBmkk1+hzG5XRXJM
/XCR/85zk1x7jEjVGLBka85zNODyLkS4dCmlIxbJbRoj746PKD8XQ8/OtDbs+1h6BW2kdGtWSWwU
O5aR5qYvUAUqRbsSs1ONs5xtVSfDPOpW9Bi7Ez7BPeMfcP1AmqD2PXBKr8nscSBjmn1Y3+8+WVCw
NhjIEXsuzxlV22feH4M32XzVGJvOIzbjYnJX6T/on7yFtMbzlhFj2UQFe+1vsiVOf7QTZCa8r7zI
y7hRIVHI7Jfb0Qgk+QrOKBh6SgaTCccjfdQeb3+2ziT5cdeHyCxHGx9/yGo6P0wQUzeXqCSc4Ln7
ozsMHXbrVJOnPRv/9C2Wv510o0SBikoCxvSAP/mI7GMXZFkWoh65frGf418nArHp/vDLzIpmeETO
WwmKN/WBHeUIL5ll1ZZP1OiAR7/GQl1KzCCQ9j0Kl2D2k9WTbKcI0F6ElvGq6/ER6R/2DbUSI1rQ
/rvf4+gKq/U4KqfzxF2RtSVHQA7pfJBvOeKOzgT+BitPzHIJeCW7SbPvV4FGbPCX63f9YtuJCHad
PI7PCWpslJrugLU7pmsNzQELp9JRaLcJaKhlu5btlcLBNM8d6BJbvTnX2AUvHzPOBVHCxe2E39LW
51ZvZKdtsu6jWVFszE6wVVjPtAJFs5aeIdItXGfOinrlREzFwZQIDO2A0ATdBCqWhiaZ3BP4FQXz
ln+XCt0iUEHvdsLUwEBHAUgGTC2wk1lQJc4g0jqfurqeUAgv0tPQDpBEW0w1XnAgs0nzrwg/jwlg
uuZyKJXAvJyJsF8uBsdxLD9Xm34OjvKRIQfhdqoo1HV5pCTm2zZS5GHXttl1vDQXYNwGFYMD4HBK
Nd5BYqrbBn5uRugQI+l2uJSCvI4y2W/305Wtql6AW6luu8GgRtiOGOw7QIQSqc+1TtM0/hvA5u00
9ZNlTPBalgEa/P4gSOQcThD4MqTc0Cm7ry0HA3dNpQKyxgEuGyI4lWU6T1xrIW1QKAyUOvcHiuff
bqHRh92o06uQ9kKMkMJTfL4E6XnJxV3OdD9NBysohvdT0DOD0nb9TLXlLs/Lqe9jTmfVTCsSzeJ4
EeM2/kU74APKzexc/7L1juUhMTnQ8lHIuAnynA3+zfjKSJRm7bEPr4c+wsffgThNcGx4cu0c/PAM
ECSLkiGLP9R1n0IDW3kEPIKQw88ZAZOV9Z8Fqh1Rl+6kETgeaxrd62rkOfYd+1r/BwoMkkLuEE7M
3RCU8R67aIf32Z72XxGadUKioOB9IDUiiqFwez3LsdhyR2GxaGDIetvydalWBiIsdP2aAg75y/B/
HgwM3uNKOxxOjnKP0ykNoDRojUPtNiW9kgUG96MbVeek9gIt1wvORwNBwjbqKkvZ1QCp/5KUZQJW
KehFL3EizIk8Px9cjF0izw+Bltu1RIcNKXVScBtFkhAK0FJERWXV4LA4R837Q1Wef4zyqrUELirU
/v552obqCSs3wS7Ty8fiOMqNWrjUOSgDqigA4qBk7xmml8Gq0IMe7QNrlnG9C5eRw1Kh8UCGqW0/
fS18tsScLrPaThWq+IEZTwb4IFUKRDvhSeDn86K51Wp67u+vvO9nopT0Hvb69AGEaCQkkBBB8gXP
jr3mgopaUbeGlP9t5iUaMFrICKpyKvOXWqNGSm2t9a1lwbKyDsv/8PvCljx2oUe3H58oTqecDLNq
gpequBTfu0kCTpnyOmgBNtzHhZNQ3rDuw1DZBtvkpEmyHvIhK11GMOxd2shDUTikN03799vi5j1V
gpye1of8+0srUFs4WGOIDssnQYOrZcInUufxiDb04n775PaXWa00YD9u5X5mAGm4ocXUJ0i3ntm/
OEIgOz/QhdiB4lx+QfLsjPVng3U8VgMWGjuKLqLAprcRQIcUhlXaudlw+oxJaOPzAO56swim8+g3
1vAkKKb8HVMoCFa4OS0UFYamJNcSNh1rIy8TvhxuG/ULFb+fAp6uZYDVN15tPjD8tzTrPrl4u7Oa
v17DbJDSQYZmhFLPE8s1mciZD385gAK+JrmrSjjTSGtLde0Q3YKMnoS3Cl4EaBgRDLo3LasHVuqy
+wiHPmx4wK6yN7r0Cudiv3VmbLq1wtfAD1IFUj0qZ4rH/zPWUJqHcU3TPYzkOeHj5c1u1R4A7ir3
e9JJJPjEa4wbFqxosIfUBgW4gFtq2Uqs8W9IFhNJKxhXliLT+YOIBgqfaehAwzDAuoR177P0msmY
XnDM4mumMu6LDMswVs8XB7wI21UrIy6db9N2ethV/+rCBcXNO84YPrKmfLu3v3jBs+ty971yDNsr
y+46WQaHXc+bqYdANgohHDOfb73QeNNXbe6u6BBAL0bQos6qPS5xdtnkFMlH1iZDc/1nzfBGs0Av
EMwuDDQmI90bWBIYytHXoRKaF+2SUjKATc270DmsyBn6npJ3//NA25VqvaArYgs7ije8X7692Sgd
j2Jkz4DRkIWKkm7DU9Jw5S6UORKjv4KrxT19WXA2swzK0YPinuH5FE4G251NpdlAquWTAdKTvsV/
odSChfL7RgBAzJkDk4RyneVHaPAxSVoSl80wKiRCdGW6JuR4lk6GmOE8VHu1OsF++qhotr98LNgF
/fMO0MZj/Edni79cMKtzCeNo/bGpFusjvg2p83LFV1L8dQ8w4HlkDvADsszYTr2hkBKN+WSMAbc5
sJpq3myCTlCB2enDdbgXNUc0I3UlcEcXvLhp00gnTMba6opIzsLsQ9hbIYaM6nmyj7xMyMPV5z6X
+StObE1Pys2iDInvbdIITz41d0+VwMF80z5KcvY4MadaVxfqBgD3m3es6YHKTyZqvxbGvkylvC/p
7RljsbzCh1gB4TZLdem44ie5FN/219ZjdrOTlfLV5YxotIkemkHFv7lTWocbzFqHthG6sPSeAZrL
/T8EeYwLGDkmP1ZcoQ4i6eULa8Mxju+rdbBabz6rRSjJXYjtt49WFIxmeoUuNvp6J/Czuy2XZBP/
mXQ++0hky0/OPGPGeEn1mtvufEUWekNUHWYgYu45h3Xgp6+W5v/0yRBbUjyNo02FcwwVqdIN8drB
ZjfNQhsBo6s3X2+PoGJKYUAZ+aC+JDz5yMeVC28w6imSt7yffZ8krcjEL2dn0Rw6a1KhkjA+9ptk
d3BUGsJnQHuvsZhmMyXhLB+/ii+oBCFT6tl9e1evJz+ggGGsXeTp8D72tzGbPYhv3xTplpbLAfEB
BMfLxgtdh7dWtLGlCDtIkFI5H4wLLAdTv3g3hLXW8bxtQGkwzy2Wp07EHipqnclCxHRU+/iEN0M8
Bj2ZD8DovYdMBguweLVnYoFptcCPrpy/SReITZDZwI9rC2COMU4JI5xzx5eQzPwc3Dgmu6rbwS4K
+6ThtOcCvVFJDBcwonRAAo393GUUvIgf3k5j9Lf3d22N+BeoFmkb5fcMnZPhaDtR8uZgABATXNOo
pDUntMDSvtGf9s743fqUMWu++r+bvFaXwEb0I3vyzkQOXDR/n+TF2mXkAidJ+WkvtZ5ojugc8Tn8
x6sFvR9ELvJyHQWCvJp6vuOz6wN3M9Ww8JP4aBrZhGDuREbU7uWIjutcbHeoPTx0bWAIUGAbo8BQ
l/tGjQudBpDM3lS4XJgDwcghIGbiXoVcXnDyge+GKFq0Fh78A7cIqkk6sCOwSUR3wSgPXF5dNPoq
CpZCywBozUzaGM+hh9i/64LuekXfXfc4qyyz5FW5EzgRHb9kX+mr9XFLKXYFq48mqbQStl2zc1zB
XWZp5ra7uiXMZiiFqH1mGGsAa+Ulnlr9q4Dmgi09GC9FfQhBnz7e+anwrGTfXjBxlgO59qrk0ZBg
QkJjuHVFFiGMIvNaZtcP+eIcOgICiPM3mvrdfKgFWH/1EzV29Y2AznFL3oe6QC0s5XAy+LJwydXa
97EWl4bMHFuBVrhG3Dh4xmSJXNNrJAYWi6mUr6x1SpmEnoD5QsrRFniQP5WmrUZBGt+eIpVLGgGM
jGVlc+GDCcBCx8HwaiKHvzUnM4avI17BNNcKWR/Tb3m7tz7a5UQzKt9bgVraHquWELhrqq3gVzUP
KYLi2M1LJqupnv10vw9cBqXyP3Vs6wViHIN01ZBjHVthB17QGMeDozJaadtuSRtrNNe/YXaKMbBc
R27ENuMCdWkMALzVE1YNhkxQF3ewxlVwJtdgDosStT+DdLsmo20CJAgAVwmR6V0Avr7gS7eWNLR2
EfaNcVEaaZsLlg1SOzHYssX4pCU/nsvL8K7CPNd/SU/8LsAH+PSaitqM3R4AzVT9gFSVvxvq0Ykq
c2wMLl7ftEz94dTPgUmO6/YdxBilgdIGTHcqMzfNoLMAOwnXqHG87u3+LIPqDnvT7y8nIndaUsgP
xmBVFI3Qu5Kk4nzSCwirTka7FN44WNh8HVmc2qky3Ow/pyqSjZsp+F3GvelO3awQArUmFFJmlQaV
ju/gCseqFARMdEWTAYd6rXktforX3xBd0LgL3JWskdQw3RdpzW30Ln4W/+NxXVNTXwRaWlSv7mbm
ouHr5B46kLqFDOJFHcf56kfo2VIw8IS9WQLkKBazdux/kOJnYIYnczfL6V9/djZGePTzC2Ckjxvg
OBuBNOb/ME9ijKctDASeXwrK9CVzw5dC3Sr5xq84UDKkffB1dp8G3zuvGtePDHUDpk+h5mp4DArL
h40NmclVkudk39kMFiry4oS1v3iGTW7E9+/v8qYyKRF591ao3SFlTVB7CPQ+O9cV5Rwo62sF3aqv
Rc6BZiJ6vPCrXTMO7FDwr1XyCdcO7uU0pj0BAyG7F1EGOXqlNcBkwDzCCXoOtC3CKg6wTmP5f97y
kouuPZco/Tzxf0soIzngddj+lQ1jy7oTzhKRdUh+tiHGEczScAiVNjY62zVMIcmo5uc7dt90s9wC
3FIeBdt+pZgezDGtUyfUGfb+JLjSahWC2oJCAN0twGmx/32s3rmrcsdQZOWvlnGaIdv8fPqMverX
Zx/uQo+UM/k66UIbT99T0hWCDoGfLF32PROemdjQt/EwtvoRDXzkuvX1+Iu/Y8HDN2du+Fs26gle
BHQIIg5Dp4lUo1t0hf+BTJ3FsSTg4mHQTgTdvXhtEPWbNzO742RyGf+v23mTf2JjG4lxpNVWDdiM
FinAu4+oD4pS0JtC72cL2ZtPGDPmgAR1fD6NbbnWSRAg6c7RizNJcflzEOh9ss/pVzfhjyuP01FQ
MVjG2IhbT4FjzJSItAc4CWnyrbbd8YpqfE74zUEZIK+p9wbzQ4t/6ZTiEots1Kc2Ya7alsq4oncT
VpuE5XkAtOn6VlCzvrZvuUP4xuiovQct3/kyvvMg74/wLZygnWiPdF1001Ogiy3IVu8IhgzrZm2v
asco+RvV/QSrWKm/N1u7Zd5x0Y6Jn+I8zUekHFUIGaWxrMOkWPv3aQ7Rk8CnCed/gbp6au/v8ewx
iiqD5ZcW/DJSYqQObrJAlNmXXTplVCokhvs0iSuA5bQatc3xjSuc9u6UUJVEP1Fesyydv5W3KUz2
TLVt/UW6fqhJGoBMHTYUY32aTT54ERa97ZUao/1TViiXW8affdXHOPOUsr6Gi7E4+0aNACy0GjM9
dMTz1FL0sA0isxIJF0T7TQWBmd61NSRuDh21RGIaWDrrbsdzcNDUZjB55edrOW77nZ9ldsRPW+8G
hVI9DwQpA6IZI4ruV8AOEG0/zmeS3J1uCHOSvMs/2px0xcCzs+1SCDO0lNw9Hc32AWYeX3bcxkwd
JBpW+nR0Gyx4WisyBmh6BoN8XiP+aY4saro2qfPQVKEwKwINs81+cqdujbXOokz5gKcje03roWsJ
T2n7dQd61oV2CBsr5c+pXuA/iOebJSG3n/FuFDrALP2rry4LkmxhXqsgt4nAwPUlV7WJHqFBGXah
Xtk2iUjVEuAud2Lu2H0Yb47n7B20laDhaoXan+BByuCAqbP0BuQPY2TXZuGhtoxOUIM0vRJlu/iu
QfRcUlEHcibj5OzTEMmpPRSb7H069L2gWsRjdMXhG9tgeZfWlkRhaoZrcpKV9pbQqk2pl2wwz5Vf
kdjJHF23rJGIlr7NMVF/bl566EPjw2w/O/PwTstqA9s0Jd/j9oUbZ6Bufomh6D2Ebp/Cq6O079yh
oJlzGRH+jJfwWNLUDMubK9VFmBm2lEjwisPaOxIfQBxX4srJ3Aqq86T8DTEAed+wjCiBBu9hDGqH
FKBcy0O50ctR6VQYR2vZ7VR/BWy27lUFtLdYkqAwdrZkmqUVRqPikhzGnS2HEj1hDC3xtTH15fYK
oJivuL7yWPm2kMCQMBB5rslMyunfIgnnk0s1U81slSuacRDUICfwpXCr97bWQ5eLMuQsyjVdJv94
6xQeCF6qcv9ZiRu3Rh2jzEpZyMOmcx0rXZFeYgov3PnP1Of3AQXUM/XtqNtm+x4uqtRjrA7U6bVg
rDtS/YxxrsOD4y5Ns1q+N5O/++JiCXweGAx7ZpvTZROknmk98Joo8F3tWVm08xT3alQTm9JGfhvu
0raMpmdIN4f4yiF+UtQdqz7Zp7fVoJvdBFVR+atSGuGiP7JyAtLXgDII8ac1f6e1nzwtw0BuZWpx
2IeDzoCTLKzCFQMSYXHaeCcKlCWn6g1N08r78q9E4N5dqxBIsvlFVjMIlLTdg9IkT/sq9gCfXMNn
fvAC/UkRIVnRMugX7/7qwOLKjX6IzzD8Rp84H3/E9xW95fsv7LuEcD9V44O95zBZJxDsNXdKI+7D
Nhlazh1GBM/w9YD4cC3U8aZ7R/6934UAhHp+ekDNlzFnzds+rVzSNbhXQA3zSm/ANL5HOEdwCt0t
KjMC4wAMdeUdLbA1SAdhdGLdcFRuL1QvWQ9IvtK++Cy+boCwkPlmTrC3cBs8qfBNYU4oPu89JYsH
J+LRMxsgnP3eeW8ImvHgFbJU8vuiwjLUUHjiHmJniZvSp3bXPvBGiGU1oyyqMkyhlr37c5Gch7cZ
QaqhtP3JHy7uxNrLc31R8FKs57agYfNI2zuJyjU/CYPM/M9zBhI0D1G8rqlhxWCqJYATaj7oAvlm
M624Ev7YrMJceO2f7AWpJLN+SeFlI8NudeGv9Um5cnK6b28HDN2uyVTEIPu5FbA1p0Uhy8sAnt19
8MhlWD73nptdxW2nam6NoHM6GFXiHBRDRQQxFHEs+D7ml3Ax99GgcBIZ71aSrWVg33kQUNvb04xi
Nf9ghSxOFdUfvbALRTQwRWD1sXB97KWfWogofaVFWC+CCVM98rtPUPCn7CFi2GLc/Nh5iQM+UnhG
9jvgBKLfT4myw+thOEfxioO1MZYxEE48T0Ewne+IvCiRCxfYmgVOtgk2BQZo498rF0i9R+jFKKUJ
hmc75uZMy77XahjzXJxpKREMt1oqyOXo2TOlF5LcC9dSOImN+GXj4gtsacvBWc4tzFD+zZySvAa1
vs+6QtmtViHZZEeC4s1wf1Az8o3eyKGEsPDI0+1oo+maDC4cb18EYURPRSyTKPm4SrytDwf2QRL5
pqgd+OI9+6O3rrI9AD+Jrd7QZaOKLBO4PjVzBObtlKOPw8GyzFaOFN/OjREv2fJJB96VCjH0Td9T
XqQ7kRB1dJBFYi7Ha6kB8NCuwofvbD0lt7qsJ2AoLslI8YF04iQ0Q7xUNtLHgVlLXdveIbYEcYuw
nzXmfSnXPRhxmygqO30AcZJAmsUuRRdUuFdovsbGWZoD8kPq87vm2Vnrbg7wiSFunV+yzeN9q+OG
s4AI0h9H/hIJ5WQHzMA95uFM82sh8MHnCvA+F70SkD1CFnB7J74/932V34Hdi0TBCy1RnuTqkeg2
ggJgq/Seml0uQ76odnELi2joTOD1+k1E4qoibeJjYSA3N3sjSmHUFzBVtIy5S/4T42+nE78gPLTT
0vUWNiPj7YcYfiPMQ70LMoiHeXm4yxJcaM5IHGpKFvVRdDVxY9frWT+QaVq5ZaqG6fiOwVlvB27n
be9Tz+fLBCU9Zh5PQHqGCaDdZKXd3hnrcg3L+ffYPWsupv10eijBXcxvu631C49vfv1vtkJ6adyf
WF+OjuOz+z6X5I2GQYyFX+yv7CRM7NHw9th/IPACpxHbSatGpf99G057CPmRhjydVTFVH5Wbc2yY
DTDROQvYqyCuM1k00wiKBeEx4albySi61nUz/zpwYHrQ9pDOeI6TcpGkR3v77VIeKXSySPIG6N70
Xk9bxGfR9bMyaA6IhKFMdi35GstwgsoV8MCzvHQ+Vi4pMTxAjcuuPFKStRIvmujCcqiFfSterW31
UezchPCI4UiJ4qUMs+ror4kc/d8AwK+m6iigJXHLRMYvmxu+l5gFpidMuAoEzjEwzO3ToRJX2wZU
BK2FTEhRruc/H+0ky2X6jEXp49HWjYYb+YhdCkE/m2v9RMxf+LqDOJJcxeGLA6tc6A5DUGoA0Jjf
tR7jpvljw4+N1ZrU0/3924SggficK5GuODF8Vx97zvi/Z2txvUy76CuZYYLBDWMUAMZdXUW6DbZK
3ZaB8i9rszFv4UaA0rn+kR90USO9Uh7QC9m1v1KINM9oU4g4FsqA5tYpRCbk/9C/Bvbg3ZnqFdM6
mBN0BTRZofExEu3feeH3lDAnJlo3xOHTifsO2PUeZJ4SV1HLUuOoaFakVM0nV0CUd4C5ZsKqAK2G
Aoh20xdoDodFP+Vj99LTALBAvWVSCXT0AI8w2bea9LWQWscUwit/yOOfHRD1OUuDQT4hF9dfwR/M
jc+CuYIsu25KqPxlDVN69Itegyd+7DnnQQhVfVw4gadj8re5tU9XDZV9q+uAkLdJgfpNaMx/VQUL
Sd+z5wZAMhWHvNEtpfV/aLgUkbZDNcwOX5T6zB+dAbBrMm+W83uuvOuOSK5Y0c4hgMMZw0iw1c1S
5s1JlFxU9Z9nJ+ObU+3BkyshGL6Bie5Bd2URy/e3QXeIfQhxg3+n3sX7u3/Phwtiqw5CC/1dcHyX
B30WvAXhiHZFfWPovEYqtpuiRTiE3TnTYpgKP1/2PmgJKU9duRlmEKF38WHrj9kgG9TIKs/bZYV+
NVYhobwS5QkojJ1OQMxswNLWZDg+Uy7Te/v/8XUsAGj3U4pxC5F/ETyreQUOVaU0/Qt4OoU1vEUn
g7DU3DHBWHPDxNSzqzAAFstzMzQuQiBnqQIZpepMH8mUwKl4Q90o7MBsnJIBJx09YldBD4TUhHdP
JJLggE6aDB6IOrrb3xWQEEhxosZdNaxcHYi5IFgFsdJUVibrezIWvTrxp9R6ZwZ+3V9BjSxeR3tQ
liIn9ff8Wboj6z8Z1L8mRpNMoRYOeV3zPqlkG94B4Qpjp5NHg8f/f2pk11zXVsiENrlFMzMFX8vj
FfTaUxRZMl4NULQTT+Hnza594mi1++6Liqa3AbE+UR/pQD15tIsZ7/SxsnzFPBOy9O9UCqT3uxX6
8l+FHPm9if1kfc32drvI5IXWxxG5/etgO0RM1cRLfwzphEJB0oGHQEHHm89iARxf3dKA9AVo9GKn
sB2opsQ64LM4RyCkWoOx4KGzCUTLB8L33gsPpaC5Wo6aTO+ZecxU74oOeHCtSD+cxql5Mi7PzIyP
oBJeO50Ro6J2S50oOBlWfv4sXSscmssMxm85UGPjzU1zOhNje92UxiM5SsRoQEchO1hX3KR23wDe
NWl9VVKI8YPYLaX5VVbPS06LiEGZ3jFwEKN0I8kmflmpwVQdLiHiH4dza+X9nuZEPEMavBXCMptx
RuL/tk4fuyOEvXtov2tndLxretj2WYaQ8QofB206werPLEcn1wMFMftsaw21tWwp8aN57ozv/+Aw
M5CQ3oCxHQu0f4QI/DoGBIxNL+sJT5HSnobwguwJ/WzdvwKswGvw1uqNPzrZQ8wH9li+nfD0FIpV
q2JL1cNw7GFoSxoKeT3mGlf6kP7SWWwsuY8hC+VF1dXe5IaTuxyMXP2rIIq+xL7SymEQ+cLt0EUn
BVd/ObbO9Z8WVFkE3ZDFp+VVch8Z5hlu3Sa5/0wmzRn73d6oW41bubRT2aklsVo63EB++mqruCWq
SPORJJ3VDGO4k38oEqDsTZxgasINBKTfJmFlNnqetvue2ihiTK7JinSFVhApvFisk5XgHitoEYLx
h/KRynxchTXymr78kxUyf+5aaCYIYGN6paz/iXtBqv93ILKREgahiv7vw+G8KEUAd2a8cysArmJw
maBxoCsCgbkhtfiJLow2Cp93Oj/21dBfij77s8oidpjMvMhQjyMEQXrliKpiw0AV2awpQAHD/ycr
zmm1DVW8a02qg74qGEYwG5qWIgfKKzySohl99A7hx5yuJEK8zEtgIbLte6+A2v7PxiA68Kls1/L8
byJ9YVUcrlXdgxIdVIHsUPYGOZlrjMrgjscVk03eEscg2+oBy2YYEycWoKEZV6Wi0ylU5P/KHe78
rFZ2laamOGOA3qOwe1Fpan+4rGKzc3GSiMKeIKeVi38UdN/QW07uEJGCyR2WVBnHEy+ofEZgoRCh
fvIhyLGXc4Ll1DhtFKmk1B73NnxsWtP4srMDf1nOetxHs5rbfF2RyT/stfNYR9T6BTBw9bZu91Cz
9fVqdYbTqTYRvPeKrhFa8V84apK966+/Oe052/RXWryklWsc6zw9SMOPpKWQIumMxPrhgkHYHpmE
wtkPJ5PTMShyYyaaZdTvXR69Lk6CEST6KUg4Cl+/1dcVF3ovsRfPoMsRZUOVGGPq2SvDM7amZbW6
wyhGCNDJwDz41V5J9LolkKXHxjC5AaX8LdztjKV7JHXnTeFVvjJqx/YR4lSvZcITmkOiCPtHDIwJ
iUOD2IPw4eIi5LTJoQjB31/MOWbuDJ2m/PV/PBRa8QIPyM4/2b4yuswmtAU5xThClSXQd4vzWmse
JuIx/Jgb1BJTAKPNgT39BIRomS4cC0HlZnfKSZExt0fSYwDBfr5oVX1orLRCzi1zXrF2GbMLP7/s
jUOEu1Wia+Mhn2toHVzLioFdoOZolyJQbCBh1Yu00T6iGzvW7FsLpNZLW3Jk9Gjn5EmqGQFqzVIq
vFmoK1B4vtV6fUgr50BGly8DHiPua2SlVNEF2VbAWi5FUt+wo45sujqe4luBfhaGW875yKS9Est8
d9BpAoDXoF78usJrvAQMIiUQdwX3kXlckibkBu/AJmsB/eRrT7I9ByGXTuVap5oR87CT1BBrfDy4
lnl4hQvtLrsysKVBBI4TJYspr9EzX+1XxE9vDxMeJO0J3OoId9MpUiOjS4n1HjJ3qLRqFF81AO/q
r4jGDn+QmSycuybPLJ0L2GJV3te5tJcne2cBjRIAg2l0MFCJfr/7PggIsKEopGqDRGtdkRiPRbQb
LIHpbwGhemSUN/oBI9p8ySQgK6RnaylM1JLYsxYsWuEieYmTE4ZJV3DT+hkg+ikBKMknvwDp68Vx
glN4PCrTiBcRW0sz5ziqVIQ44CkMp8iNAeO5AvwVNWsqV8V6MSgrUj4CG0F6zadwfrvSL2hpumbo
0+CSI2b1SLilKnkTIiFQvvpwq7H+IHKgy9Zt5ur1cGciZ3eZtWTw2gu+dVcMm9AzL9Qo6nNQ0Pln
x2vrKv/30BQfUUEJVOJHyxMDG+ovnaluW/9TQuSXhpBRdUl1EQmYghH/kTJPQmx13hqedZii8e9I
PVbbFeiluKgQyi4/SB0SGy0kzkS9TnOhBeDslGhKL1WdnhBR6WUP4ffDyTti99i03dn257zWhWHO
jv4URmbrvTNZ1dMqu0jpUyrv4btmbF9UH9Y7hjEuKR/zRu3LWCkHV+vElDyz5cJAX+06HptIeTi9
YbB4++OS3h7PSVBID8eaA2z5+lKfQZ7j2LOnPOCuI6UX5khTs14kifLCEIenyxo3GSySOvZEQGI4
yaI5r//zElgQ8jexuX3iI4ymxx1J/K/USbmQR//aPOYIIf1jpQuFJ1astZY9W2n0YPtmsqm3QQ5i
BqMGg3e6OQSqiQHuFnhHT3QEH36SRc7RJrPa+WXBVe0jMYNfgh6qF0AbBxQcy//oA9cMbRSnQzmB
PVmX+7YeFejpp8z3+83E382pNsoGOqirxDxHBUI/FIzMszIbb6AS3/IeFidC2NGc7vdkB/NmB08W
o08dsAWXrxhQrpQ7DSuub5CiXt52b2lYhD82JeSxa0qZAD+4n5wf7oL7WaKA84fyjR+HWVAFFmuU
HbzYX5pWD4LIA7Oq9doZk+gmOhBnClpfsZQ2lM3Nqqu775L6ro+Fea5jFw3kaiizAuishNXnTlJb
c9BR4MabE3mZCWP90l5cN4U81MVOOihzTjQYZ+Vjwbodaq2rIDTzSWutIGgD1pqXJq5A+zNoJh+l
FWhs19cqQTgeWXZzkiiTPMkmbJw/oCoatYJoK5YrQKZ9a42BtR/dcu5bn7Q1JgLL/wUIT+/2aURT
we4UI8R4jS1a/KOaCpyMgF418hKz3ys4Vd3NZaeZdmv7+5UP1E/6QAvBZvjnwYq4WxaO+cl19RsZ
4twA64EqCwjLHTumDecwZhUAGalhO5sKyY4yr5DXxhD6I1A3o5hi8q9vJCm/i+k1BLbaIVsvPwOe
/1NHoOWfKHWGZKIigJL9QJme4bvl2Yhr/DArLVyobScE8rdpUXZ6cf0g07Q6mrk6WUyCZ5fohmUW
a96zrwy9xw5VfnRZTOrZPqjhwTIH4gMlyTYzdnfTrqpTZPHi+4KLtp47prZWvejof5rqg4dDpD9U
veb0OJvhUhNjgJgfLUiItfxfCm9Eqlqc08lVbTc1tV1LmOguZhJb7N7YZPBXGHtoO6i00fvIH3PS
+bp6JGANOhsXWpj5MGh4hHJ5DqNjhW25/1nkiHL/yRvdBpv031VQAUAwD2g6Yu8AqGZMrBnq4rf2
Xt8au7CdLdjmIFkYTMEVLj23Cm3vbw8hkDO9T4f78RVo19Iu2Wy9grvLfn1qsxX5+BtrH82HIh4g
l5VWedSnofQRGzfwuDwSUCE2gx22jb1R1xEUYSW5ojq6npm7Etffc+Gftuz83OqiNy6UBpk+L/QQ
+BgKnti3ZK9TkKDO18sv5o3XT+1DY0hzYwfozaIlcoyHcYd9SDcf2GQIa4ssuyCC16y+YKPtZGnJ
y7JvsNDcFgthqINFw/g10ZbhNA+vhbUQbFtqiLtVf9/SHE7F74AhG+6L07/0UZf9fumjgxNg5/RL
BPxv3qeKtfkiRirwg22/FU0kKx1vnFUtWWsBhOAhvdO7efqVma1Lh3qiFU4qvPreBNHu7x5kWC9H
ESfSTmCp3oOF9v7u+NsEnidP/H+E8Yyq9uJzzactst5dXqtn8iHAevQHzI0/KiUBZAv2Aonsd0Bq
/oXHAjK6uDAqT9FCLKyINdorRQOVwgNx40nYQe84OMWa186VPOtqFUCyk6Or4f8zfqA92Mt3JXx6
KSFoKwvYwrVBqHnK9lydC23A32CXfnC+yBX9RLCE77K64PvwAarFElW+kSgw5l9pHTdTAdEGQ4gY
PVvLaCKCxOE2OalV2X+s/ADVVGnGLH6sCHR3NjuWOPeYJojnLt/F9gAqQodijGoKVgOl488oeI8P
pqiOIkUYEiFcVpywcRMw5fwnSXnpjZwN32UvFaXJCAKzXg2rD02L98YIu7rY152/79zYFBSYMiPD
+zNG2NMCs7Nithz8AaNoqdcoESud7mMcW10PqtkdT7OK8htMTlFPgjfQV58PnA9dAuqou0wam/Pb
3a0vVvi87fzKCQHsDHz3wybgQVUKpRLk6/ugOTejuFb0Tfjt/VI8BAj7JZOWszCpDeWjcXXAFdmV
cDwfkEYr31rVshcs8wCHxFb7APdwfdWxZMPK8eOJlC2AgC3ni4OlBbFjJTEZyn7os2CCGq5BK/6o
njagtkJyeaEO/IhUP0DkMinX85RHYYx/83gTMB7k/H/YleM1RBh1Cf4VvaCVl4es+j4Qa1fao+Xb
YPZ3NCTEVR/1dCFL7g5tb7/aRoVqT0h5SgPzJ9EFlILG1x3esa4CGXWkSArKyoKZDWKunM5QvdvM
GlrS4tjtRplZeX9mH5kyYHk+vfYXcKa4a4tHlE0wyg0x4CdI5ko5zoj0svjAU1hwioxdWK4cPKga
LY0MwnuyTaKH7/g1s7MezVYLt0F3hjT9WOvpMh9ZBImxAEj0BO18HY0xxUupAS3PLVvdqVYXj2+X
uv9BKkMWhbDVAsLsaKt78/FRk4EaVnb+fMEMsKH52oxQpNuoCE6TApDv/neusRVkFiboFTPGrhwP
tUIpOfREl8F0PEph5v1MbktqfLMEpEQ7kOa2pmhJUI60u6mVBHFhW1e20EFOZvoClraCMFMIcgIl
Oax4+30tTvYx+pXZ3nq5jExl3SBDM5k98B6qeRqFmBkXTodMwWCPHyXDqg8b8uSJnpn/ueSFHKvG
IVI1zicVTMoN3EgaskZwi587WTGWX6YT7LtXFoXpfUlkzqlS98bNA7P2o2nNpwijGPhQT7NFvFOs
xVM4GzBGYkAonhEbS+ecvwEwHuDDnESY24L3B2kcQlPW27kfy0P6i0yfij743MW6QzOl4uCXDPeC
HDsCuMPrdkOVAslfczZk6KqNbgEkOK0vRHl0UytSewovnc3nLqcox9z+hgY9YGQ+1AMHquHiycdg
uvfn3Ou8pN75zCJ3rOmkwojyXY7Hn2Wt07jfuXr9ld/Fqzie4/EiWsPjhBPnVrbubg3kioNLE/ip
AB31bmbC4xF9W+tNJqrxD8zbytV6petxTBM2ZA+p1olPsW0ATPQDBvEfGqTLPclRSWT0L/zO5J4a
5+sNP4tzm6qAANs02maj+gHILJKSzn4QHqIjx4/21s+/P1Ubxfzr2NAATRHNUk0GAZRfwUwIl3iX
UkXAXtELc9Vq4cz6GOQOhyNRRvbyLDVQGX2tryAUggveKpDOqO/SxFqhLGX3g9tB5FZg9Q8NZHeF
0OidgVgcQIgKaOYCbhIrUecjdsYbIePyivthGH7OUy+uQPsECdXxlQ3bbdGsr//UUB80T4l8Ipx8
eR385+Mgt6ybeTCZWz+OeyHp4rbucLRUVLabCGd9cOLtWy3bjDvVgAMi/yiyziYjhvemKW2X+JpC
BULMWUYj2dOwPmFVIufpfYaNpu5X7JSirCRV3AGLMyaHatBRZHBHpqF5uEWPNkzPtQm8JGehIyrY
Je9GVK/w14CVMCT08j97QEHufVBFCLOPsRRHQWqolC0LVvYtZT2iXGdGx4r66ah91/TLqkt+ZYaA
u3Q0Py+bbxiQuV7JI60h8+dNao4eBL7gXgcsO4EXrorbw8hs9MhtKl8Y/qeoNEhEiB3HzP19wppK
8oyXsoMrim5eH9kkltgWtx8KOi81Q/K3cDHdlnJTGSBLArl/jHNAx2GKhvSs2xcBgFaoEND49tHm
ZzyNvrNblED99lnT1AangvvZX//DhRVB3zLYgllOo/MjMoqoFvqolaHZTe7NfTMLmmcHUf8bkICa
e37ez2M9fRKpG1dVeyZyUWOHPat/DalOpr9Cu7HhWnwR89pocI2ETBarrQxD8Xm7ohKWZL1RmPT3
KRhpZ2JTw71Cz+j5vnjXxcXm0Ne3+RFLtEc9jxl6rvt3N7Q8TaVBLBKFJi0elVUCA7AXZ6/O+9ut
/Ab2OGhQAByuU2UcggY+iYSF5k6zLEolcJ/IyNaHCBx6/biOMsvGtBijzmJWUo354agrW1rsvtre
D/VF11wYl4nAQI68Lq+Oy/NSq9s2nTucuBHaA2B2NwaMDF8rcMs6Kqoyht7fcwoSj/y6Q2sZdbIw
PJ/9ZL9hlWvfS6D8R9V4+QjJjmqCi0lk/OSRz60I98O/O64B0eMnJb78tqtWqcFaNI/MIYleVhaq
2ZoBBd+PfTOQCgjCy/mXiKaW+EBtMiELy6EuiOm+mXTEDETwF0z/cyW8r2N14dxoNDAQfIpHKoaA
GYTuDMxbUflYukOM+hRtwnt3dFHYTpt1UJcsnZr8IuvTPjXKli9iBqmkuMFtoisESdALHR5j+oLJ
lTuCuh/WD3NL9DwEkko9jSn/v9pVKAjJFuw8agmqjOgnCU2tNRAq7V03X6MyOxFhsN+Q/3nS6/5F
PQ6SbZjV0aD0wtGGOpTHc7zHsbIs5X+Rh0VbXpBfYvlRMe6+Y1r5fzOH+FCpr4AVI8PCKPy1h5n7
PAbW6V83MXnLd8XqphoPYNxJStv80uO4voNL5nS4x4aqnicIBXsCL2FYqkL7AVIwrCTEAdv2JxAM
hT7NDEb3CAbvufxubvAlax61f0JvzFtJ1i6/lKRKNI7JuKy7lOB0VqfYguyyj7PD3IgTI57dlxde
L1A2C2akBQyzkvekSgo4DHHpaqhKb7Zi2A49LMXdbnw04DBuqnegBMog/a7AyMztIxldR/i2NMdt
A2AUA+dRvPcQxSx0DXKpByd8DGztleKSorY0ved+sSGf7g5uCbvxqzn0l6/B4DKDAl3ivCtsVRx8
itbWNapo9wexbCbTnhNniEyU9ZaczZSfPw5t2WQ+vuWPtGxzoGLz8+6lWRQFtutD5yxVDXBmyRTD
v/tXmjfJplZfQS970XLEsFoei97QIFIwn5dHpQX2Eh+qUDtQ0gnOGLoZQknU9jCg+TT/5cpy7KiO
aPMbh06uLq2bm+gl0Q39X3EdHEw1HagZ6K5F4K10Zx1A6R5QwlqBQbHIepJJo4UcxoF+9Gz2qSGY
A+/XtcuQf+y9cj91zcy93ZNL8ST90KZgAOpfWTZRkcqgzfPc5Bph0M6bkcTYzygEfKAHGRY/32qg
Lv/gfA66zBh7tg42HpKW39wpG0oECdzgqzVXvmuIoxQcsC0up1PsxLFAlGfRyIIcDIpTBjNjfSQE
BRoLer0Y6Zv5VxrmJ7tJfpDANrRGoAuaBLimGIpor6p+EASLy6X5+zwOfENDERZ24IExUoNKpw8+
3jGwfQdQnVyJijgtrFiWhKhyJVve1vrqUTNOSHbtrs8+OblyEn3BG/s7O54VV7gbhbDtwn6XZLAv
pv3/QOthIaDhJ4K7LjyfJpkWJlEuoBLpqbtZ0zwZEmUnwaikiYOWes0O0dLRpHVZj68WEKf8LZI9
cMg0LaNDSQXVYCjRpzDPoSrMRQyvrq1/a1GFbK798P3ZD0bBiDplYf6z5Evj8Ve7ohpDCHaC2r13
+dQ1vBb22n04/DAntW6zVW3LD1YtT78XfE2Y2RQUuyS0X/fQ/DMngJnrkLFaoiFbojRGvfrgs7kT
2z9k0cXx0xg04bT7zy/fOZ0/8JHtngM2yNhVgn0nagRogyGfyIS1TN2Dhm8kBibrXTOu2ndtVuQR
OCTrLxpZynoLJj2QORStzpfyAvvkO/+hQ6RGnfSdjqVuBubw3MQ5HuuY0fikWneQBKcCWwjgRI98
e0HZqUaGQ8QmTnlWvcYSO+mH895ypDv37GbMs4M3cqQgB0mz08GfuJQkNyVvyf2/kiP87r3uofIj
2IPxOoTq2DJx0kiiGMwCDrJewZgh9I9ic/cmve8pGfvMwDwS7tJ8jVNzeQ65MzU7pDsMh4D1McvG
nLnDQrYy+8bUwgBrSLirLlXFJp2932CoNqElJIxH5ODDGPf+kFIl+spOV5NfvGeioDQkVNs65MJd
1EMhkuiJb1KEoKdl1D+EdJHI6QprLxjq+4H628LBSM9IyLBPGBuqy0H/rbOAk4gFns/33+TN0vxM
HzoB3LyklhR1oMHNKr8SLcFwFqv02jrPbIYGkMslY2R8Zu7s64cRIbdqb0h4Cs0kQvCdbgiyQp0j
EqQ4AiXcBaZB58rAi5bnP4Oat+pslXBf/uxd35p3/Uskz7f9V2rABN+bkLUEnLN0OqWoYZ8XiamK
/+1x7MWOfmM/Py/WRQ1MLU8AMTprA+r2QuzxPH6O0MnSV4YMeZ2wivzrozTx4MUwmB7dFN/ArinK
JKHg8S9ZWAxt4fUeORpxyFndIlmqbeL5sjszAz6ZTgpdKRb2wwl358NEQuCebpM/5dBgKIVcqIOc
lWpetkvQp/jSeAIlwwzEvgoVpBuxcqNKtapt8XuBKcP4EDb4YI8BvRoL9qq9phVsUwibpujochcC
kVs02HqBccvy/dF1TMS0cpX0azRH/q2oYVHUEOL+cVmnUmcr9haxUuUkaJrl6rrcKDSB3ksLuzCT
n4KDYcVJYwZhXoFQkluC5bLpvfbd7+zibiVLodPV4h+l6abYuZX4HBLjtaeVHcqFp61KSmEDsuxO
XvpHnIUVntgAot4a/v3HVojpa5cgAua3nIsIhK+stP/8h0EgPwKtU01r8alq+hKEzt/u93Necl8M
lBFIRMDf9QiC4Afa3cTmrQzXLIhnbttzpAEp7Oc5og/XU9ZeSVmHUVWridvASd11/7+kPkpCIzyu
SD25IB9EhzMQO2gcWP9I2zGTEO0l1eXK0p4Yv/ikGmDmY1mg+P+/e/JDYJ6TqazJJ0f4dwOvSB+B
PXLLn1UxiLwH2z/wGDUn0cFlbCIstK1aSAcWXti/tWH4dmmR99/xm3dEn/zpTSVKGFbfkZtetOT6
kf8FuwxdVjrub0l2uMMdt8XH47uoZCLaNp0y0B4j0yz5x1mLj5JT4lfNuliHGOHq0HNTu9lF7hVN
hQuuyo/FsYLIsJf5aMW56NjZQw6JRkjxuYOuN16Lf0zg3hLK9CJtupZbrMZYwTEmlANFC2tn+rUE
KS0QpWjgK33ZmgzCTDMAfy6KOqBJCOIAu/R9K3w/foMApMwQZS963nzrsI3nx0nb7DvzktM0hJep
CeJYfNeH2A/MS74yesWCOaf73fUPL6OwIwbh8Sg5TChRHkdJ28h20+m2S+KLLYVcUKcZ25pNPnHY
GZXG31Vk+Ltle5gx9aMO75TZe10pfVdsVogBW+8r1iQBaz/tUvjFoWBZitgQjtUb2jAmJ2Qg4I9I
wrjeYq5gsd6JnvaLzFtpYJ5d8k+7RYWJpVqgIuexbtz4toPrQ41XvN+6a33cYNNl6Px433PZEQAi
8p/vqgOt5efOifVG4K7ftNYMaNnp6XxAef6i7rb+TKzxbUPLcSIO5ljS3pO1772mP+8pAvJfrHu1
hnrL4qPLG5d21qJGJKk2/JeOrdfhRGcRYvwcj5ws8wi//eWp5P+IxumIGyrwZ9kcGDADyMca4iuu
U2Ua/vVQyeH5NNr7qZIlu3XXwTtysOXzXbSODd1tDNtTWT4YYLReCTB2lflpKhWWTX/39oW11juK
N2JOiHWxnt9VTi/o+w/dUWVOQLfKtNwDhjNbi7UVIfHLWnqr/rL73GqBOA5wbJFvgV92BV0uamj0
7CxBLt5qgPewfqeMQ6AvN//p6kxK2FEfxDWghI0EX5zyKiAVUJSfXFGKNl2G4pXnd9/1XYXvUo6D
NuaffUvaSYLu/I/HwTbcoYXVDFdbSXMWcHxq5uVM+fR7VT6gUZK3x1vu+QOOBxhxf/9s2F5elU1K
AlviyyWr4vIxlJkMLd4t8dsw1wtQ51WFkiqCYbgwM3I99qQUIqUnMEHcB4NuPhxyB/VdAsF//w03
GjWawj6P8NZUshzLiD7gG59fLzP0L0g5QDx0J6LvAN2KZofybPjl9eaGwgsXCfIerkhF27rO5FE7
reS99c4wr7YVJIk+1B67tDdWFOXdSAF2VuY1ycSWW8dI8uPNM9a8r3Zf+CBH1Op71xPT8UDfJ4g4
TX5AXwWwwlW8wXGVBM0ZacJTDf/TabaY0leG3fFeIVt+jdSkrz7SrL10OzP46KqRGvoxoP7wGu7c
ivC1n8xFG2RbU4fC9bo6gJInxWLnSl2B8/M+y7pERcvgL26jZlwbY9+SlOrE9cZn1WM8BXaH54MD
TdoXnInO/vvRdvmWQds2jNQeuWhgWWG8ph0ntjqS1cJxejwekKvUxmrQRraNkHswOmLq2o3Wrs15
uh0JrbM/8EXQCXm8GgnQSMwSdD71VGJFs1ZFJUrNoxh4lbK+nK7t00QoM3unsh1bghVuayss5wbo
EyTPsmvfaVYSpMgRd8eVJH1/J+pRDIIF8N/8xzqwSfvRa/uTm9diFLJ7Xnakxcn6fbvGvixTXmW2
LoaOwgcn7RJHQMIOfWEXbg4v5ItODAnKz9qGgBhu7qAG7mfC6gQh56Rg2HTiVjZW2HaYFz64O/oH
LUP2NQ7FDuqkJNkfVsrPYln74dVGY9njPBtGVg5vOfr8XwzvSmtmgo7uKmI0X/mXAdyKk6U3ndEO
abYvJxYeoz0JIDV/71gilXi7CLk/UoYeYYHrJmDoieNEpRIlRf9Upqh/Ux5/prbvFRQozPmfXvpY
ed5RTYSx7+x2WYprcJRn/veIz65Uwbk8GaKeXg+lL9tYeY8AUTetbchWVRRk84Rj/9bEYgfNeNMA
KyrhS3XNnRvJXVNY3JV4f1G+ki0Qg4IQlvNd0Ek1G3TZJXY75KPhzDr5wy8FafONOBsUUfc/qLJB
s0V6G/k1du7Gc5ox1OZ07SmEbM2YmlblFFKhI5hWE08ytHzZao+nEdYvGvYPPVr8QbO25ElxrNf9
f9vIjBmm12MJgVHw6xjgciuaDUocuZLVFCwQmKuPnAC+qZTpFcnwzeMa4BVj9xZrq17HfjV/6dPa
tUoL0DYfMm/QgiuoRgz0/cH5raDemmdIGFCwIf5Qm6wQ/P7DRudx2PE2Comqoy1lMIX6+wpRNEhd
yuPOJC2zdYbtuJ8nNWVyCzluySWoNZ/jjEKPFJ2UHztnF7DNVsLEc+9pYo2JGNvlmFBLeuRXFaum
DBaRTMYw7wDA9EjWgfcZ+jnj1TtdzBmevXM1dczr+XOUvLX+o7Jn2UYBizTOmbRxQ8pc8qUdD3fe
FQNWmURycmf0CRJcgUoDV+wXEP8T3hA4J5eXUk/gQ98ZkdlTN2yJtTaoH9bGKWjXX3PSG20N17Gs
ymjkjrhiDzUCurTUXGfVqpfRiqKyLAYiOh4RpHBvhvXDfS3PZd802/YV4BYZxSBtytbnH8KtPjhH
0m/1ueQ0DDp0yeZA8HSz9XGNB5GAVcwRsWcT8aLHhA5orZMkBvxLFTgrFFgqDZnK+fCEDrLYZSdA
s1VCk8HAFnKFN+P8HfjN+ySt33C3COM/LrTO2bofLQLVdxW8kGwjHU1cb0TLx/WmSBJuBnH8qWk5
wIbH2i7Nz2qm3TN4Q1r7ySw3LN1qoiJv0twFVOJNCWo28WRUcC6zOSWBlc7n7Hy+3vPzckCPh00R
JZXlQpEa8UlGYDDq96O66pYrSoEFI3vF0cnRgtP3f87UyDKJsM1WMd0Y2XFasjII5XA4s8sSjUMU
5XRbSLABFtKItaNpFA0yrcM0VsJrxKz8wtLRLEwNWXjKPjLZC2DFSJHQeHtwpfC+s09xRLutTurF
nvsINzMwE10RmtadWu2Ej2lXKsV5Kx9XmmAULFGIgkkUcnkg4sF3TGvPhmvv+6VZ0a71xQj6+7JR
4qJ+D7AlOjdiG5gdAXW3aEPziI1bHRYEwCelkzWtkvDaYbX4acJLMxiX/ctz6ypR1JKeAUNsqPvk
LeCR9tuEPBtiR0ZYTHUpZGXoEZWlPeEWHLxzqzwWlTDH8W/Qav01hGYOcf231LF6CwiydzhFwQ6X
LPuMZjaXGZQmju2zUW9pq6z4wmkU6F7NjJrN04hIHaPL52VnkMknSMYyDUAihvIUzZPz3YpcU37B
tT+6WeFVgyQ5w9B2RP5EiSRU6UwstwWL7oeA492bdx2fcTHNPFGu2FNOp7MGkAnjJZ6oTXLyoR10
7PAzjhAZbR555lMHowt930NbX4diq0nBJALOqJ1Ecx55UylAHrDUkFk6ozvfmntHDxWsHvlwItAV
r0ydCiKGe53bJv1aOAkELooGRdkCIix9NOJmGKhev/piwNEk7ZoQd6T0erN7WYuLekBQGJgl4rUg
+z/uRyRJQ+eK5xa4lKu6s0frfUC6umlfrXMy9GH9C0vFacD0yeUh/YXp3vN/CBy81D6Npgq1Xbfv
76S0zXOPZtwVqyOg7yMWLHDVJEkAIv58nCSxZfN79jgY8rTgbG+C0TQvkiDo9slTa0PXlzLgOEx+
aer2fWyCv4sxzyk3EXDlJ8RFIJsMEb0tJpn/nTdKT7FO3IXDKjKXWusmwAdVF3o4tBljxWE/n19D
OIQtlwwxPTsnudUUlp4AvyhZQwXDPLe4EO8dabG9FyV7YNCs9m4XKdmRdR8TE2jV1U2eHsnfhqMG
AAgRxCZAUmIJBuoUXbnheZyzNX9JXS6Euio94pkXOrmOHP345c728TheytCz5Hj6nJBirxTVZShH
wIKd70/g3p23YV18txHXKEhqjRyOgs2HOr33v6kf0VmGozhEBKK8uq6sgNCjYiHDsS7atmecumGg
SIcL0f4niAeZHBsX9HGGMbAT1MPqV8J/2UHYrhldZ2Qomhab/tt6PxGK05ZPRkQpQeHQsZVspFZh
krmkt9ezsREgJJsGB/SS8MMHdlIYlpSZEUNS7T4eYQVdwvZGP8VJqqQlEn5N9xKmZ16nMuQdBuq7
RI0sqicToTRb6rwJHzm5WZZrA5FYThOKMN7La5nDYRPkElzZsRnjoD2MNgU6PxkDlyERsLg/S6XN
sn3ySVi48UTEpQtAaWQPng9DKpPSnlS2mAMC2kpkTsVCQ9lmGiJKXOzbVI9zTZKYgKfY4fvZBzIa
HVTqVSp2lE6JqfcnYgs3N+VZRDBulTJNFTBlkXv84ez0pWDzk772rjjr5889o57bex6e4mwQdqzY
g7rWMBQHgD9Js0i0r5+SI8ffGq18u7GTmk+F/1eDkZh5Wd8k7TvXQN8bBLc8k/3zcN4U6nT7qaLG
Kg8bI52Re60A+K+aPwMWrtA0h6QYORNZQkWHRqTEMn1iY1C4sXrPUDDAXJwIzjqLSlm9m5kzch/i
xUjVv+g2yQpPqQ+ZPn/J/mdohZq0ZInmHIvO9iPD0jBrU1KNtkzIvvqSpiGXKkiBmBLpqtT3EHqu
bmoBePquJSbOPYj7t+vCaG0/9N1pfyqKgoX1xMsrOpSH/hLRwlWF8GKX8pjlMEvMm2kR/428nDov
MXIs6jZ5p9KIoa6eHBhjq76CQjxGiagHSVZyN8FTD1eAALrORbsLSd/aAJ+7LlMY03dkxEv9TZ0n
OZHoVVCapTo+wN1WS1U/2hb0v5ap9FwJEhqE5ZMs1Kbtq2zU6E2mYoOVA2POtGX7WZsJf2tjv8gC
RMN5At4T5PLLfBv8BWoH8kW2YuvGzJ8v6i/NzdXYTXkbP+Mnc9Dvkp+WS6ewjiDwPLz1quxVxhsg
Y0uhxQpfX8a86Jlb4d3jNY0KwXMFiaB2HOZWsT4NcFWC+qIiSr2C3UMOL7XgA+2p/EXvlF+mRu7O
VCP2N1WinErNLK5egtajNyRnsnPTZpRqdLf1IFtvbAQLKusoR0z88r8I9vdKOTZIHT3Upt17nHmP
dMpEq6Uv3P15Cq8ZcTzcnxL6QfWoM1HMybYfv4fZq/fx/6Izaw/e13AZYD+KLf5n+ygQlK3o70K6
APbslEUV4CMBl6st+yMpEFwiNzUzIJZPQoBiy5tlhnNsUVnUDWEL0jOdmtW2SFC/rbmya9aASYBW
9zp22n+EdIETBbD5ncFKxifgSbZ1iMCoKhdrMIBXefEFhMS/onZZSE5Ne+H6ckXDFfJqHu9Fm2uv
WhLyFbtKFMGhzIKSbhO5iVGhFJwt5a0949okwaY6JGu/4GUhnz1Jbwl+h/+DiWz1NGaoNEi6bb3S
y9WzwZvWu1zPoqwt2YF0Gh0u0hEXL4peF6Tn+aMoxu5eCQ8vyEKl+cs/yfSwpDVKGPO7jEamuDKs
k2WSRkcOlXXCvBmvwLW5ftFhkCiETPOoB8U5LqGn5cu1bxeM/RwlV7BWnWa9ZLCOC89f5lzyVLXp
GQvEeVmVVXbC5Kf0DMCwbK1s1XXAzhQSWQdW1P91nsOqHjQkE9BLK3sPGNzC0Sdiy04O6kSeDi8B
67+HfESXwAfKDsVmilQ2+ZmfTlkwKbRpMnKyvTMQ6lu4y4erQQuc8UJ5enVfnz/0ZXf7oZopw3uO
5ip9l10Wrs9HE63FgY2/AvmNKcriSikfLvCowi+2F3xWQIoa5FnRQJrIpbQn5n4mk7i75aAoRyTa
miVm/waH5H22JrDIiLJlqdcQ9QUUcxP2KvR3XcKBJADD6vqDnuikd6iBxxHqcLC/Wrpk0mBTQjFP
Xtr70cvfDyInLnx6/ZRyw5LPIT5hbasn7V00w8WGod+JBEPi4tTq/baMOU6tbMkb9KJC63KoUVhZ
nWliRp7beVm9h5Rn/UMPhL2FOcHpAq6sjzqqIb0oWKYL2//wTn1L02uM9h/ZQko5X1TpenwjZrNS
JeiP/926C0h4OS7sjOvsBhmStrQl2SPeo30fG/wHXWkpR1/O59Hsh+H8Fy9a6/O0ct3sDtNRjjvd
JE8tki1V+yaV6YRiLb+ZDqzv/gjcx8Vk5Ify8S9TWubp8Kl7rPunIHRB6nQVW4qqSrjOjWvUkUte
KQ6TLz9mnLMIuezxu3UB4fGfssM5B6u1bXNsUd94d11JZ4ArEEBRa4KOTlrh9q4VNFnuhak/mhRO
Dv1NhhDra8/qCqWyDly8NTtMNheD84tSYP2DaVZ5fVa9ZkOm1LhTph7/X1LGLlETyGZDv9zIT5C9
ORhSJwavUngybVKwf/qc3ZAplVPOzT/tC01VbaiUxbjXtpswbWqcOysw6enk7rqGxl22FHoHbgM5
tLR9iegaoULxLVd0oPQM8H1kEp5tvColUsBiGeogK4oWOwcfXhwBgjaAAVfdxhbltl+uhtXui2V1
qxpg4eEN01hI6BpbQM0lTrltN2eEDIMjYlzUD/CqOjSYLd4fa8C++vHwgw0eZN1muknBppELJ2n+
dOojqqDZ/gxJRS+06+jauqofOV4svYZxZyNHpd4d9vIHSwiC4Yp8hx+CyJw1xiw/DjsqWb/9zA10
cTMpOho84uOoZeWKso0kYcl54+vHGl3fSMrOVR9ya3LKN+JArTBwWJIfRjFpOkTkEYndj1gCDj+g
E/KR9XNvSTiY6nDDIkqDhTMtWIwjKShSJzNHmuNhBmZp6lII/slb4ctxX8DmKFCv76T95Z/lVdlg
wv5tXfFfZ1tbl/qBhS6CoswZtnzpjauH0gvXrzp/HQOSG2GFQi7dlNeM5VMGkpQdoM//GZZ8yP81
JCw7XzS+D3ZyefHbIvvfez/X4h21McrpYEC6mZOEZOBlDy+zNAs2pgw6uIWZTARLQ12DZW8iNgj/
sczHe73OOHVJh8T5TBjHjY07m1+TlEGND9h6M2GVDpwpDI7aCmYjbU3yHqlq1WYrtZxwVacJXFBe
H0DHRO2pLphIw8lxJdZmoM9pavYc49O0m5OBzz1OXqwWh4ot+yglfnlZ7O4tviYrgpkg/Jeq38Rd
b4+sV/MwX5pK3oMpCYpEwpOpc4J4InZAQcDrBdRxTPMe58PtAjQcsNq2C+WTqLLANUWfqrLfvzHI
N+ZjrWOJA7EIlfd1vFeaRO1HpFMI2gpwGYl2U0QsJgDlcfZZaks4reg7O1O4YvthtzQvEiL8vzer
oUCvxuXEyhZEJqZRHBWzSPSOQNg3rTzBh4zheM5fDXtrYrydOy0pMhFZkHZQ84eplAh9N11q4ozj
n4anuy4zf1qYLoOC7/Rg4yg736RC/x1V/Zj0CYQE2FQJuB24F73axlgV4uVFFzq8Xb98dJFADtIP
7NC8nYogj+bIHDJTuvsnTfpV7P4AaB8foK3/u0vXHOEwjN+aodx/jK2S4Vbsk//BmEUS8aIVZUfU
vA0CZPUni/u9Z3R2DMi2flm/O85oL7Wiubn5TWwFVgrW3vYFZkK5bfv4Y3FLK9+LzORB1IvCK58E
/bWS3RXhaltI71tXfl5F9eE+D7OxGhp7Cd3o/bKOPTquVg5G1hFlEtb2BCXhQM8EzPecaaG1AXy/
zV8wknt8ipGcUS8MWgsN/DEyxdo/OkBWwbkWDvrG52GDBenIAAfV6E2v0ln4LBA6L1Nqudr/SgZx
PcGONFad8DdcJHOQR4DkfRPNa6nzINgHqaTMIAesQgc6z9FvZDO9NbCf6/ea9JeMfW5ynXXrCvOF
+h1Bw8YBgRQ7xTmbmbwbcnfvLl9qWtgYaP4FscMFApHS5ew6byN2J/YSE6CpGnUZgE5/TbtCB5pv
Xyf2Ua6lv9nbSIdKW37xznWlrysmFxX2n3Vpz3yCApvFxg45XBSvja9C4jRoh+rrZizyJWXoRmKN
6XUoZZrcP7O09oKGoJie+oMbQyADxd7YzkvCMDl4m46EGPQwvuh93KTyqIfawlx4j1g8DJHA4Ab+
Bx2E3p0bfqoJWv45XwjJiVadf0sTGDJK6dQ2MG1AQWjXwbO15pD9b9khhhwS5kyuRhP76mAMnJIf
v5pWTcVIC8lq2NyTvo1dwBeRb5VjigCO/x5cg9/teO/n9IiE1CIF3AszE6e2FQ+ZFuHVaTvjIVt8
lA+bO/IMkoOhlDSVLje5yI4y5iyuhI1yY9NQJYcki/dczueNb24/wyCHGt9zaOoNFfcStwO7uawM
j3H3zhlFDnK6c/Pmw0THhd1wnWY5h1Vdz+C4nS0tQAIkGxkvmQ+IO+OHW+5HJdBxap23G8YbYLfX
g6MFOM7tTSb5VO8jj2WXcJAqDl8gmScxAgEmWFxcAxDh4RZNLAlGEDjq2wRKV22qY8OOU+sXexn3
Ujqisnj1EEozKAto7xpMjLs4n4C+hDYRR5IatMPdXtaNMvw2/UJqXP1OTPV2NX2QuFQwNs08Q89u
9dKDlWJM8/N1vaNCGQcTnA0him00l70MA690xVdq1/lu3/ht4mHDbBj8bigw036/xI7r/kn40LsE
qqFkCZm/9KQ4aUVM5JSRpa0xjl3a4fa44h1uUyH8XpzHfsUkprUc3OUjR4BhhzF39GWtVGGj4BCf
dYRyBcb3Uwcs9ZVgIcHu5S4RdfDb28twQWJoSlMEbaXI8F+nTWkF8uMqhRvI37HHRIpl7b9U/yEQ
gTzow6MdYrQ0zXPWaq8+68mmZNAUtIKTOvROI381X8+oI0Vi2ckqHxiI4r+qHSECMP0NxuJceOe7
w/Xfv29Cbbj2o5M9EiqXJy49k/8zJCr57Uc8tcoImechjc5JqRpI5xqZ/OzgJUksKF+N+kp+chQ2
Wnzjy5y15AoGQFkeBJmTYmBaLPUIGz9ezQXlM8reN4IFc7OhFnUkNpuf9XBp1F5bx51my0+o7UtX
a8zvkQaOU/N/G1k6q6CkunBp8rDUbazyJ/hFojtW1dsof0T1Kpx1uEmnDTJUC7G82+TXrQ/2thng
9FkKZ+9ZV6447EIO8p1R6T6swjF9QQnowGR9KjMtnEWfzHg0oCB9ALXjex75WdSEpXDeGI3w9G8z
b7DYvroZgceYBrGXktr513QshQoXXzVlod9p0C9VQxd0BCGyw+S2aQYaskA7sftjd28GZ2ORz2b8
W9K+3GcyEOXnBAP6uQ2hjvRt6XS9EfDuJaVLLjCyj/QBjCPM3naYnsY8K/8iWYipLOg9xMA0qORY
HKEQt3GayqyEhUfJURu3e5ckCXBFVhQNBF6bfMsYATCS/IMrSYQTGr9OJJDyrb6+sCFb8s9nXRuH
S5GjuMWKn0427aZh8ZNyCj0SnmWxrAGUKGMsABKMbLwKCpHI0wrTvnNAiXLDzMtRPZvTnkcfmwkr
y0+MgNRp3dopsyIpDqaJHmwcpF3z5uQxutC1rThrtEp8m8vR0Y80niLDnYp9Wnn/NKvDQEE3JwMo
D/CeyYn4Kbx1BIDNWu2qVEME70B8ilBgFGZo8dGXU9IRxcPvc4FPz4LtTi8cIZt9UBpj9QwVI//J
y0Wq1/JW7Ssl5pisc7kWZplwqYLFEgBqCiitN2OHsINAjBhhyxfg4bx/zLEswGt+qTZcyxRBxmJT
zFwDyYA8R3TIQkbcoE9J2JQmIj607PWJy83V85oDcFVbLMAAJGeMoubhcxluFIYZsrXDLLmQBOIy
vRPX1dYktZQV3unXdB1XkUqzW0nBGcsAIuo/rJXd9zEaKBGh23Yi+2kjwdKCYY+LgZspfMlKJVxV
MNuB3PB/oxhC9GH2u6JWqQQHp72nbApBUSHpAuq0oIU2CYGq87A6lnVSnYQabHPctrNtSfkb7SbX
MFSznrscE12HqTOGJ7ZO5Yt+chQMzF+Z2A/XWNzDrw4Cu+fVX/6Auj/xefZpawke4iJFZqgblEYV
VG7Gdn4iDD1uxmlLMLKyi65ACsU8v9DaYX1CCF0ysveMAi/K8NlOwQk03dHLJB+nGz1iLxi7TEni
zCPBw3iMIsK3DHCQZ640PD0laLjfGX7hbw0BELIk/SuHVYp9+Uusiz9bFIS6sfUXaeKr1HnvKT7+
H5FdsNnZ0u9Wz7A1zBk46bziEv0dkOvjHH1LgLliNP2DmNmxQvNOJAGJhJYi7FUpVbguq51+Mdlp
mMRxSqx+sbfWcliC8wu1zrrrIFJn+7aMP5SUO0vMilT66nw8kfV3SEOCDprcKZr2LNSCohP44LHK
gZw9KU4E+GdR7rV0rmeRdxyGWnnimb8hL38IodF5Yvbct64uoEcxUEEjVLZm1bykE2NUuzyhVO1+
WisiZG/WMfuIBdXnU/GY6xO8jNn5TN3puGCu+6BNA4d8+kUZZ/UzAQpDTQRGez+2EklqthEBZdjP
kZu6et1Ch1dxtUSp/DR9jcw6Nlia28t3JvwCi6w7k1o4i0cr76mfKXHaa3jeljRBixrBj/NHI7kS
l1zDzPf1AE64I28cDVkwNWB4PFTPQbZGd7x9h9Xhh3L7dy9sKeX2uZ/FA6r+D7injTVKgK1Je5RP
1MK5kepvPHQmAeBNRfabDvvFiJyLyiUwKxp8Zc+W5xpQweWYMH5l4GARd7gc93T1KqYpBPaHb7b8
9zvJTxKj6jg5zyt1qKV1JkNLrWZGT5s8tKxxwhhQK2NqwYxOOpRCCZkL5Az8uhhzjrh2saHzVDE2
VbYcYoZIWB9Cf97BORkcaiYnv7r2JkAepLERvwNK5Vju4/nQ4pWFdutBtI+Q14jZvETffrfcDdDy
f1ljl78VSHS3q43qsGwgqjstcYNrZ5fR+uh964Vwnjsp1AwxePtw+t0pPpujJOuHLWJf3k0EicuT
W22MblczPZz2qIv5JfNj9BJfpDiOqSBKibAyNTIqHXu1M+R5q6i03LAygVGc+Hl4SRRQduiUW1NP
SVvLsA2000OyWZGNGS0tTnV3XkBowq/vDOz8CWL7qvb5nO8AddZGi34XGU+tKgz3B1CMkg85kQjJ
JjfeoON1s7RgA/ZFtlY/QxGi3gaAtNJbSurUOZv7YuFpl6jVROCoqMtejI/iai/5+paeNwuMWQGY
vnK994y3+xtf567bCBFOkh/xm5pSAy7F2ZqLH6/wIpCBjpuToOz9qdquXit7GHc+M7369nbgge0A
80uIN9mISs2vXWMqTBj9EvsbatVmZ2042lxyXEpcMG3jFowJQyqAYARWaPp8obH7uEgEby+h+8j0
ES/oNoX8BV9A2xfF3RoKptBMZ4zj8wtv7jyBR7Yz5i7q4E7rPHNEk9+Sy2LJW9apo8dGGWMjp8ae
EssdetNTeQe1ob+Pi+uKTtQozRO+fEGQ0ATGm9Dnh3su3CYQsVvMv/NqRuH74roZX+CGaCUftsuA
ORXX2oV5+rCwMaZJHtsc7fAmiSokCnQiLUy1k8DbZgFpELqpVDbROQit/KkCfG8LyjslOG3ckW+b
6qzmOBP/hPNx9VfKV+03pP1GtKyR/nFPVytjUcs+pEXZFLZUaykIeQH/gkKQpYCCsI+zcgwQJULH
E20jWV/fzs8L+4ZKKk/3nktyy/gCV4JTTY39FxBAIYrpaQtpm7JR8RibLTVEBAeY6S/Ie/NCrxDm
OfwFOcM/Qz0EfblMEwlutLL1jmyeNcxAKeIidlMinrFjgm6X5JxwDYpIMWTM1fSVVpPeSOjw6tk/
JvA5A7xIJC2YDks9z84Swsm/CsZzFd6HpIoIdk8bnvN9xJPUm5KI2zuTNYbBqQvpIFg6Lf+p5+Wn
o9LcCTRtXle/NXIyWy2H06zkKjSAlWk84RUyFlPUCL/VMzkcqfYaKKtgBUEx4oS/ewf3cu1ZH1vD
6pl1GjyZ3xXgl825CgWBZRZ9jhX0uV6jEkD42rRjNhvANB4B170rYb8tGy0riuiHftMDsh9ZDmR2
WXebJdk3TnIBIFgJOd5tZb43LEBoZNlp/gAcFrtGfJw2hasbyctKE4P7urUFDeAv3JIskn4B8Wkt
ITiq+FQ0D9jt6gfUNaKLOp7JlLPUiWvFt0Jb7dMLYIAAkiXbQ7d/B8FKHG6YwTMi+hREhlGuIzBM
pArIBbrUbaW/AxGSfCIbhg7hEYv1C5CCaRI9r+L/6sBHIah/1N3g65HOzITkEKkpIPznqqGbQDzx
lrTPNTIZ7UeYXHZxcER0mABVVkyXgCRHMsuvm0AmAO1ph7GobO1+tgPPfk+fQgI4c+E4TOALoe8q
pf20PSROkk2TM2eT8wHI/Qe2vds12+06A0XhSFYXNqFqJWp40yL112rWBCvE+o7i1mvwR4saJNAx
gHQ6hfZiQ6IztptJq9AfbK3/9ZhYo/+6r3+otV8+Ppt+rcyXaS9U/9LOEV9pT41mUDXacS+gcDkG
+XhPCofcefgaw9LeB+Syz6FsNEJyYUpekDXNWHuMpCXIAL3IFRoCz0eKU4sB8tw0eXZ9006nfbMj
o582DapGUTB7bKi260VlZ2iarFmkTfph/iVNfkqA/C5HJ1zEogpMVOTzXUGwdOIk2D0foUt/oeFE
vCfvUaYjZvf/t0XS6ZYquJZb/ejWMB63DaOAA9ActJceMPWKkItyqz5X3U8xjVnoRrx9eO1CoOFS
A+EIjaqmcYdvzrXWKTZPAStknAY+snlN2FbIQHdHs8jEX1P5lGwUWl5L5YaKwrp9fPt96otUSMXf
9GJ0R/CnqSTubvF3s6XgGv9c90LpK23iUcjcsiSHzG/BkvQehD5Oxv/6R1aKn29etg/Fdkl66Fi0
NQImK2dNXvhTkcyLlQmk8ic3w2VP25rtcGpInqYqE3CvVEh7Ut7azx6xvfZ7bNMBHV63xgDwQ6jU
7YWy0GdBkozsWbJ08DhtS0GWiii/Itfu00GchMe6byP0Rbp2Z1c7CRg2gt+ku9C7JYu+L1yfjat+
+Xm1DaeUjIcuNYcJAw4fsJ86HIDbehfxq+i+6R065lCIgoXfSGpCMAxbDZt+SGXFJPGjFecIHVZL
5PA+1AWtArbkAg2Dy3G+6tuNf92eheNRZLTYKxCet3pK98mDSAXQRNYS1+ctnSeq2DyBfs6JobXe
6kHB7NGNYCuccmpSalyRoa08G21FCnLZHUnPTw3dAvcOlUngxITc1AOYFEAIxqmQmAePJla85+2q
2KP1zJ9oyHpBPpul/pLA+6afjADnzIEFvYYRa3OVgju4po/SLULRcggika7ovhBMWH8s8NkkXvEJ
xR8dCiHmRDLW5Qw4k7EYkDyeMZRvg5k84z3A/KwwiNXIEPwDqCVE6MIg1rK1jJV7mBQVxoFokfcL
Vmqi+VvYOpbyLasToeDEoSY3Wp0zaJMIiD1w5DINboWFOSjSAVn8vJOCwIfBJInjjJAvt80yqw7H
wR7e7aK67p9KKTd5255OWDnD96WzNyS3gryM4mhYA+dnOEdiqqeLtTF4BSpTGZx+SSGH/lPVcooM
XDOVOwHgMjjp65VcxnpXEaRi9PWmrIpCZpTUBghPwkr3y1v/QeJ2VwI96XYmkRHBCm1vPjlXGuRT
ERzvgNObSjTMF88WehwNm1hz8e2nu/sfIFqm0c3wePrLUV1vwbhA85PW5HWKyh9al7Z5AqvdvOGs
2qlRjbRWuQ8Ajogld7ZeW7+mbE30W7rTQY7ErDLSAul04EzNHuh4gjNAA5VqdKUZb3rDMDVBl5/4
DNFcANEbA0GWKuL/BTR9j+YSsJhQg1xXSeuyFMKOAeHc53ci7kwAIcQIq9Y0vnct80yZJLlUa0W3
n7sjrc/KI6JgI22efs0I5o0IYYVqvY72tCf4oPTC2IDs/0ExVDSZfAElj49iIqIlLBBfrlFctJwt
bARfmiZNMCKKIyUiL15/fmG6SehC9me6xPAZbCDum/YVMSo4SXhiEOijUm1Yd85wjxI+PCxaQRv2
PMRPBA6kBc0sZs3hIWwjU06DPllzP+7/+QfArVAKE/FvekSBE2xDTpze7thl65ou/t0zaWAnisce
Ty6fQ6nXGjVhz0Kevut3LrPK3DlgFF5KjDxPihQlcryC2mO3QaJJxMcebjbEdHdS+/aSokTGibwl
iZf2kw0FZ4rvJzoz5+oRRvXWqvwwTPVqnxk6a94l20jnx4v0/0OvsS5+nkbzfPTMBWjDOXLU/5YQ
fVtEqiJKRTKl0Mq5UZj+F4BtUzolrafQ1EKfO+GeAkFF9Ho7w2gI9SeLejx4tNNwCYjn5MDhajAm
2+eqOZgt8dpX361mGNTz6jt7CFbQmkzSSFZwyvBl1RCs4X6mmVd0CagqMIanHuzxvhXL65BwLevj
E1f3axs54I9WtuH5+NXpDwcF86mm0OolBHN/k29HOK5s2tQuSkDDlcsQJh2sgziW0nvQeAKoxLmy
ICGaAISFTgsENZBYeepm1EvVRNItYYA3unXIztrnhPfq/a4OxHYwkFGJsHskHepB1SwNh+qoB+Yr
LWo80j68XEshB2Wbc4MN090zdixHC9P4q1VuynrIVm2EIp8iOrWAzLq1KP7S9z7jxh16xptVui+k
nlkNm0Q18mmD25vFLPeW7jPimUn6pzmQl+ChW8isZqATYKZ9WH0pdzeo8XxXnEt+4t0I3BNO60Fn
RNy3O5aBVlrJ7WPteymF+TX8hcxpeSUK1nwcTyGPN6XNorcu3tKnixLQ1nkx2f3ElJV/qKF1S06r
KlfxrC5EeZm/ndbctpA+h45nxIC4Gl9S+6+1ztzT389K4NslqtCWaCYEUT/Ex0I/4ZRkBvgroyP2
FpVaybmUbM3Ts8kWy94YYUjn44dqGOkkdTyQs92EYCQoP2M06h+0hRef04ovlOqAsy+A9n8vB2pP
zmII1PPGjzJVgsZrToGhSPp2VaUsXWlUT2U1ohoRiXjjqQyOVbf4HFKHCVsylwf7CpRbKpY18zsH
yLnvDjCzOlNze1O+Lzy8esuWQ+JJ7nNTe58I5AL4Ds5r+NQPvAY+/zF2TeAHka0TyaHn7fKKGhrN
XqR2UouOPbV8OJYjRbLAXU4ljd7oXeiZLBCgVuLSmPlzGGOQ/B2lFB63QUHeQO5M+xaISc0giuVr
PHyww8T2FXZbv/HPyOELWAM26fheHhbEBrD7JMQdE025Sd6D22r+wY+4uFYJyrw7IFMqWcp/C5Aj
OOA3eZAAfKj0868begAaVu4nPI/NNWHLUKjSorChO4cawGpUGHceWJLlXGJ5R9XVnGiWGeOPxVC9
mBaAbFo+5pivmSEr9W+RucF/mAgfQLZxYAGfiuGvs6w7WgYpyDU5Z5BjNw8SMgWxlQYB0S6VdF+I
6aMzitWuSdPfuY6fYwVQLjlB0ENQco4JctA/sbdheX4ndhmpiVlHtVxWHE1lCGjnCVc0uCNc3VDq
PPcWEwWhj79KfJOtaju4XgcqcJNwGOCQXl0DCQKwpejej1TzG2Xz54UIGcNjtgExlYd3C6f8keYT
WXPUTRIGhZnnb86OM/QZITuW+gnOnlebeqznCB2/2gjO6DYcv0DsDl9rR2rGLSmeFzRMaNHakgs7
FeVzvyKNHSSlm9rlpiUKJGbszTfFY5JZLOgEkmynnYiUe+TP8NxebvfyVaBFjxtx5bzieEiwhURw
NpfpxyBJdFB/pYUObavw8eqINQ2XH9ssqzAq/m2RwOshJ69FlvwUPIA6Vb5D2CuLJPxa/z+2P+zN
s2G3fSn5hlta8wmUHQuoNfmWMSBKArEKvf+/uYmaFXSQMcG5A35zoVGxGB5MHg5juc2fILxiWAKJ
9+dcHbKxpKZM0zCxHlOnk8o83WCJ4GEFzmHWxzQ0CVnFqB/E0qC1i2NMRe/MnanCuI2K4WgtuK/u
qCOgaDhVsKVMxadfXkLPztVyJBSvZlJe5EFtto4Olo0e8wCGJz6QoXsk/a/hxuBKPZJSV3aWh5o3
44xzwJaDXcfHn+Z9h7n/GRxf88bpu4hYTFf8XU1o1KRg2THtT0yzLl8TXk7b1ZPiSrQJS3z0hAtN
tduI3h3WijlSnVso2dXvPJUP6k9/80lhX8Hj8DcvSVxakVEBC8vqRp2q01zPqyO6l5IYVXzc+jVP
07+lp69c5D01JKSd5zyyirazChFqCVBPSubctZXK89ozwCXP+18Mrp6b54UGYcCPsJrzvHaHbbtC
AOuuzE53FIqTwJhK66NAsHZps245RzszluyPeZsSQgv8peIgJ7yErclJqSN5YQu02PdFjGGjO+OR
WPkMogxdVV+WsrLrrkyhnFdYLqcI8dGulhOvr1ZbXzl1pxGP49Tj+qOfJWHOuUEZsvOd2CEFNUIW
V5ppZqlNOvSBmVV6QYax7loZIkjN1qEFmZj0nclGD9EKgXHF8kGsz2EtmYbTrwj99ISa8QKSD7e7
odLuV/aNvxrIkeBgER3iX7UyYHMnDSGU1J4vcOUI6P173DE2XzsGsjIIwXuRWqfucM8Excp8zlNZ
1nXRYmZk/e9zl7Eqqm+0xD/Mb/WaZeiPWzBs69bIzc8XA7XBMsDMjNjJdVCjEITMydbcVFFPnVb3
eEtsZPcJbb4L3sq53nq4KstOld5iU7QwxofqvvYbHTKRtbBnKVuQt/O55WmhRnvbL+wGpEcLzeU6
TBNmF2AIRJ46Edis7uZSGiGdo1CKYbYUjl5c6v9VPGaMSBplDgirpTC6ZtOdDoDXOAjk6hwNe345
Hw0nfdIvv5Spbx9OM2pqplbUwEHGOLHUBxw2t+88z3IKbpg5dJE9hs06QHczeue7DQUso8tFW1VF
UIAfh9cagmZClqktbSIeD+NE8uwtKMknbz1H+32KwYaYaalBnIC5g0FD64jz5T0gyZml52hvRJ1y
aqVdkchA6npzfmcKkbk/VEu3k91FHqJTer4nrJfvMF1vwWFFGNiluJ5rJqnASyEIf8V/agkucgfd
n737hh/ddOKV/75GkGD0hDdZrkvTeE8HjhQHLvpnls2fLIm3hwTHOq8L8nCaxMZ7PkF9dQd46v8J
XGi42r7w7z25sVStzKraAGy0FrK+v8pZKnaZBQQ9vQZuQOWJ1ragX2bXIIZUN2mU+V6g9Fvwo/+p
5xi5DnZkKYh0Ou9uXHrQtjRoAwGlML7i2rUSCe0Ri1wA+AaCdyM5ySENxZgqMLtz65PvtALh/qcS
6zSJh9vnBXHVMPT+xNVttfSiMygPkymBXQu15CKEEUXIBjD2x4okUP3tOItJkul7TOGAT36KCskJ
PvmE474hIiOMNFOk2uaG2/LOYVhttmFD3F74C1qHUY1Y1PpJsrfH+PFDd290fsW43ThpVMnBXj0V
ucEZ3inq4XYn+oskOdm70g6SKdvTq7LlUtkCCrsOtTX2MqSpx6KiJMEjhjI0JC9vsFe/zRWyRA1G
gmnVyU/ETSewDurxEDmp7r18TtYN9v6VQZelFRH2setG7bXy1R3hfs5YVENKspj2Urau5+IAFJfr
OZtBr0uXJzFXgrjjCcLKyKJOzkIBr/y2AVOt7V5ZJ73eyBrP2iOVqsEtwhUAuvnQvIKuV7WJWJNX
2w8A0UEwAeyyCC5sRlN6i4eXcKMf4hzFZIoGhS8llyZrbKxAWvl+beghZ8I4Eu2iVlayPR6LCZsl
oTaWPMM2G9Q/D8AB4n9tsMhZo7boPj+Kf5zuZuUeesHD+UlRDPsrhscX7QJ0mDAnzb/d9MhV/Wm8
LtxYq1nK0D4ZhTsoDb1VAgmoGtGHZtvRYbxXCa4KbRVuaggIwa61P+IA58NKTQxXbqJoamJdcbay
MoQkKlyyHUMfbfDJgHPccrCFOnFfCQXkmBTwSUP7pwQGoi1e1umgCdM63NWvyMXyMwchPIU9Fbur
W8KWZDG0rhh8/ZDu4EFYXFQ7H/Aua95+9VjiqfOJCzws6Sbpwtc1IH3WT60AkImVGdunOnXCl4Mq
2F4gnOA+WrVKZEagRcezjxvmO8vPoOSPafz+zc/w8/OUK1lEDxemQcrvtu+svRL+D5xWZoqWXn4k
bqeEFwV380nIok8fTOjq1Uu71QDyPa15BAAb3MLqNLW0A2bYXAz4N9UyNAamFfdMshZbbwj6evgA
pjZXQ6owXceFZPSDS1kJ0uAyPnhgpr4DsxxjmYVgDb02CC2PbBuHjoVKIWBPNrTWzDYGf0PoiIuO
uygCoQVx+Ck41SnNIiyttQYa5eUG3U51R9X+/bOGIVDT3YWhVrahkO1FafCEX1iMpOva10sZzaNU
StGYs2vWshXK0CJfXrwgVpquNCzT3/HVRvHxrTFcbs1CdaBrxh45eHV1gy+6ja1NUvqVYhYOuXIu
FLPSnK+9q7P/LGr0UTyPLEzDDEsQ/7lJQ2RaMWwmgB8VDQdj/HzPu/45GaQogn2f5N86Jnm+df/5
Ky+0zlokmr/RMxxP2q7vv7FKZ1IA75EgdeoENBf0napYcaY/4vMjoYiNzIy3aBk0qNLmEEyk6xMq
r7Ualghlu5CrEMPWHZ+VZrifwSO/BeyIxGmyR67wUYfI0X2Ikq56a5KCZIRg6JDwCbClPyw5lbZh
KiXre+UPQLWLkR4EH1QZD4DZjLt6ODVxIX9xKkrsAQcmQocnOyP9PtWScVT9Kf5InDrbAXi48wsr
Er6/evUKCzEm7zejYxhtsKkCu9QOxCyf7Ykko03jYg7cjrz2KDm1UzTvtW9zxXsiRWUHvEp/4L2c
j3byzWzFHQeRRddbQoXAZW2zcoN+pxlaeSQOy1ooKaQhUYqS+h4KLPS+EEtdWp88mAx6cq57n4E1
zhyQ1cq7idL8hiuMOmYnZHfnUOuXUV/vd72nczgdTyUIZHK7X0DuAzt0bv4+OCbH+9n6OtpqUrYo
5SiQ39mo4z10y1C4QazrVAZa00ebuVLqTzACzjVIeKjYyP0tqYiudonktSQXLDGDj7WHPof8UsPw
5sURbu2iqSD12omD93IHGW29izI9c81t116MGMrbbLY2uXPgHQBn46aujJQLK1r6bIQ4TdYJ4xIA
gW28GhTPTsQ0EjjRMhU0SY75wiv+e3XcpruKzIwanH2du1ypfdAb9iC5qzmDKhEHT4C842NZu0V4
DPXBTPJ8Qea4fY2OU52oW25txURP7bVILJEAl+DdVPANqsZn8VZ8zATnzVMs2iLtWYqp5Y+4cXyC
Yh6YgRCsu9MOD1VwbB7CIdOmTCAyLFHF4pvnfePBTgzW+5Y7SriFZt8SjPfJjPTyfUFvGvE9kzyG
HXOQYwsB7uE1U/+JnFqGA4/qU44gRhOLIDL3jpZ2z1vb1GbUSjhTEUOnlH66WibIzYtrDlARVOxP
G0WEABa/DFprbOJa7dBXxIEK6Aecxyid+T5ZxzYP9pPnQo2IXHVeAX5DGoAPef/fxyKTZkPqs+8z
orFA97uMlVki2Q/mdF7xU3MoyPDx/69sPXpoGtVlE5VYhzG0Lrj/FulhpLUi0rhXmcG1VaMaeVES
ZMTUR+5ZBtMqDHWChe1JKeSznZE8l9BsKIdlZb9YeDv4yH1+ydJKhp55en/82qHYDqP6X24a0k/b
kAn0CrMdINNiYCTzm5bT/YXPszjazMgznPREUXgCCIb82eCRZ/xb6LHIJ/FEE8oI6GfJpmvmf82Y
FMzlE/byK3/15rsQjLk58Ku8EpsSgBb0gi2R4n4Mtw56dnTTiNLdEgkO9BOl0k8nyrMcJn3s3eWp
EtemtEZ7pDxtLnZY/mDJs1/oLfOxBL5Hi8CW2YHTgZfmk6wkwtiEDGKSNbZ0teMRbEJq5OS0DP0w
+rF991ukiHzG5TCx+Ib0NhEkwE/qM6CR4qZPcVb2FUxjB08NCG5q2Td3LfPsPOislm9AE7N4d7c6
YwTHvDF0g7YlZseJxbCSE7WCdK2xHHr5SZ8nCapDUtmn0yW1iwvYfL/I0I5IjBa9BXCAesBRcqYS
mTokHt+MyrHGedzWGQSb9DaCXSJ2g3MW2fMwCBG/qI6eUApP3sKZpzvZzGiH9FhRL+uVoBdrIqOo
c3YpHe37dXwi5UXon94ocd6brrXFNrcQ8ysuSiF4OUl+k4Irm9OwJyKZtAYOxbI7BBj51JCgW5xL
TtyW2pOjuJMANx8ifiRW3VlIhI9oqdvv7IsUqW5MTn9mYx3zL/sJLahTu1mPqsa/GvG/HT/n6+9j
9EzxuLPCrzGiGodB5JmhXynJRO7wbr6kFfPeZ5BNzkcryLjxhG0wtvxoSdKFJmswUp0NdhPnA6+G
nU9Fs8x+75BDGOv9lOtAX9bf2W8GibczbQaxqEi+JjUlGjFG7QU5m1cfUiG5lfIfReJgcRk9XvH8
UHr2A6nwHFmWK67tV3xT+7frr7vjY/7n1ubyY5TiZeCIZ21Uwol10Rf4yXkrkMvGalhbxreitAHZ
6YCfqxlnuuqNC86rjPjuSctUehjSVbdiZ3xmul6fAVhTy3Rs9Jo5keYwAiQO3BMIIw2ShmcLKAQV
nkcDiOr8ps0VNXt38wvM/4wKTcRt3GB3+yeX31RyHJcTAkhug0su0dlekAoahagrTgnxO4aEQBmq
YiIXI+DnqFW6Vkb9JsFD1Zg9sm8aucnN/krL9X5Ffd0RiGV+Hm64i1rqA09y/WvbilCy0LH008gj
YfnzMG5Dt83CgKOgfSe/WOlM5L+hYhhjkp4N0FlJ7nY9WEqLSXa/xI9NfJrm4dgI3IwwgwR5yAeE
9Nuan6yFDnIP0t+LOlGo8zZDhuqxLpo8t2CVD+Por0NVjbUB5+U6i1UOHfjxpoU5MS/MrH6/gDhW
aXec0DFhTotfQXly7h1cjHLg0raBFxwUnHF2uS5zeyH13ynaH809edpDpFBpTCqm3YeRasmZPS0T
bvS9U86ZIeqdWVXgZWH7Rc8FzGP3eWRE3UQ8DkRo0+hGXYPamT+AGBgQXOeM1motqyRBRoKdNJz6
Whi1DQXPQppNxvIfB8MuR9QZZDUbDk6Y+/+MKKrDmKddfzTODlg/+tNRQk9yJRTw5bN3lD1cMJbi
ZWbTtP5avwgtjuwND8VQfwk7GLysWDTl+tNW37+3KLLMSh/gQYXGS/CaSz5/TVShuBmDBul08p21
GgagfxrYQL4v8NNuopRNew1XLlTsBTwGRDbz7ZyxgbH1pe09mizFQf9MZy1eaW9vK2dFFYhw/mmQ
EpRTp+XCRHZRST8DVPkOcBAS1wo6zkup+vhQmQexiaHuzlVvQun4nBSLWlaDPJy50Q6dRb6t/+sm
XnvQbCiHM9/S4dq6KFyXz93Diz6qkDuyxm5N+bkma7j1WeWuUUqx+pLSuV3miMAFV9HEiXlO1hC6
zaUc2cHcgD8NHv/m+mWmKG05DGs6+HFs5Vslsy0zi5RUxNQzI7PPe3CF+WqaCaRW1W24hXcxF8oU
RnJ9k7phhzT9ey1kJ2erSBmCIOlacp3SR2UWIIkHU1FcPgqdOuXBEI6UaQYueLFheGjAxTU2g50D
+hQrvkDPQd7nvicVQJkAk46kBOQZ4qmJUScfbnFaV4QpFNb+edBDy7mewltaoRFFHEfhXurYBzqT
FBkWEMEzF5E97Yz+BHtk+gWHd3MTxu6onCVpf1CQ12Xh8OMPQAgl1iTEHyDR+zw164HEmDzYs+xu
7bu8EWekxEm6bkbXaEcMDFbOAstBABAQ0NqVRTiDSQXZDkpf4uXkv8dH0MuSvgmy7lBITQp4gvct
zkyRD1pKSqu8gIgEVvNYB++xl8FAngflrZ36/IzcJqNL1rXhiql7/LLR3H7WM5kM6KNs7+ZmbdxI
dcMQJducWOk4LDjNbOidZm+YNzke3vk2tUm63Cm8AC/7ngD+AP8jLMk/QigYUceMZYganUW9bQD5
YzAgQp/JRhEB7u/UBppurtDwFVjnMjN5XGti2N82f87kHnszM9R0amBj8YmiQACHv0BXDpX+82rl
BvwODCm7RT5Zslv6ljvhNQZLp5betyipITZZ5oYHyJ6VJH5iU5TZ4aX6nmbQczq/Hd+7nyVRYE6x
4obqdHxNLf0sjrVpPWJjEkBY59PzN48/pX9f4x0t2BWDdIyRHoJukatfYbh2pULRbKm+xbc25pqE
NVK84ASHZ7/2XgWkab6Lhbx+FiyPDqlHCRGnmVyKWFpNf7RH0LsZRxZ8har2v6zwvtl+Hvr9iwf8
8seOzTHY8f3WD0wAQBL2E0KeHDNqFBvZYiupcfxMIL+4USfkHyn8Djl8/O4yYsEnbiYmgIKwhm1t
KAA/gsg+6Lm5UzGK+S73UpVNbrNdnOCGU58Iz37hxsta/Jtl03B9g2gdRwF18vq4JoVXc7Pw8Clw
e1D3AZUfSqwySa78iPih6FvVT0HUCrN4hSfHgIjiXMcqAjdzf8QVNQAzcOgZ3kOtYw9GEhUkjFJ0
y8yj5nulFsyx1iUeSKqifwJpJSVZNgKnyK0ZHxj5xkv4SY2ySzdFVRq+izhFhyNSinaABH1/wKcJ
LsEJIQMyFR9TISFh2/1BhUCI1f4TbKr9ft7Kh9hkJKMoSpXsXWLTtJ+AIB0CXxS07Op3sjBrOBNz
YWqiLVyRAizl8iF6nmiHBdOOBGWTjSf6zPWU5BJHTgEP1ZcAQkuXrER3hKpwxhPFogBv2rlpT9ir
XcMjQVngGXfwfWWbed7e2QMBzUyxGIPf/0/joVYYrOCQPH4Z34yk3t0Viy2bMrCsW2hptV17td+l
m5Wpsdqh0RW5xDnWuPUEjzMdoY5g+1C83argch5Caf3gO9HB6L+X3DXeFrVOgc0YwBP90Tsbz5Ii
1aGI+70pgPPutPHxrVGTgRRjIdZ8stDwJdv9sNzYphSl7TMIuEJYtCxsCUmvBgTOyFknHsWsfHYu
b+ZKjB9NX1zeDa/+v41T96u6Sj3ztnTUhbWTP9/Sm/SwQQV0fAJ/dSioLjjk9JRclIcqHdIz1F+B
JS0gbJqSSplmB7rjKKMSabf5fxN6W/L+1KrdGO85BfvSL5y//A8pPnYCtyHVHMePCJ8rhQ9wjvdk
ItXkHrgp0dSxg8XwnIFMMd4V7O9ZaKcIgW83fVOfVQ2iStMnPXE5KlEurBaMl8cXpN9n16H5gegv
drOHC6FHCO8K7coXfOVnnzasObOYgeH8xerm7lSc+QDEmUfrl7K0bNQ6IQDHr6uPXdAeHw/Hz/pf
SZmeH6eQV3Ipd6OJgWhEIR+a4zL2C0c0/A64o1jASZSxe4ql6WeJbkO27WVr6t/zB9LZZHnHskDe
KrJgJCXgZ6MwWdNnzl6klN1TWDirICzK74l/fKa4tABavtfw88Dhzjiw+/N5bDmwa/CiyiBLkpgp
/SbQBXCYsPuz2ke7I6jaJnxqxfpC66VXKfc5yuJUgQ2OtGiHLQUixS5/aaK9ArOG6hsHcLeCCh+w
X+Op60ZzM7CdaTHuYJYq2aSFcSCEGsAKHDMCzo7D7ijuIwAYFkKrNzc67cV+Na2RlCVWN91ydDpW
DKX3VVSJGImRD3F567MjBK/RV5UFCY7tCHZVVOAB8TjM1e6MZf6z4s3n7KEdamYSb06tMcfRqNh0
kghVFV7qHyJzBhC46mKOVWR11+D76iyi0r3ZvK9co2lgpe8fDSrMqal8m8nx77i6yhbE1trOiDOa
hYk+r6TCMwffSkvRuk28uLYaSgDVTNuHdCWMlImHmbkPdQE+Bw2WnJq+R9rcvgYQR6RIWmcxcX+9
9oaKGYaMUkb63QX314G5NUkJdQLKcySlagVFWWY62o0XSqECMha2uokiZnrsYRPvCgJBFKqpcl9M
xQhap1MQ6k0AbN2JGk0yz+Gkqk2x2msYNX5fKokjXyD4YAftEAlYXvkRa/79SMRlt6zhDOHkxAMG
5gaR9l7eKE7T9MEwbYN6UKvTFUb/2h80rwsQoosr8Y0E/zpf+r1axF+aMHB76/z6qSamQli5IfeZ
zKNW1p25Feynz2N2cTprkICos+Kid3fwt/YS+2AIsQ/oZ/vTYbtgmOUb0afUZLcCZOwwEcKqmQ9E
HCcuxb9bx56oxmfN74MVjWC6SUusnosd5BaaQHSjRH1ACy/OXSnNy9x5icLDjcyYKEn0zp1jUQt+
3JODLRblt22jrMf82ifWEuo7LXKieMYjtJr5MxN0Yzmcj6hPS6c7kryc5tQKvxMpU6q7EoPh9nKZ
9vvNp0/ELB9tpGngASad4outoFTuz+w+Lnhnk5JCC0prYgDOF+Px/S97VZFNgw2XgiDIphf+DePO
tVQIiOnd2wthKxkMGqstx4eixzac8uE87evK6hwEjpaNIp+7zntrlEAhMzw6d3g5H5hWy85V0Uoz
Y/TGM5/OP2SiIudHrJHnxL9/WKdON85/bmz/ekr0YJb+wJgC0Mmkr+A4lHteKawAFf3Rg8W/q/H8
tpp83nnsW1H6s9cvXxeyryI2z6TSUiWKZkZkHksnG8HzvnqhE70Um+C7S4BN0s+aQkMhDDBf05CA
WebhGdlhztISSkerA7uM1Df+uOrZUv+rWdXhfnHitXF6AAA9Gt//l83vE98Jfg2gAZd1Y4a5Q7iA
RAVmLACaXw/LQ8yzmUK2qikhOXmLlX5fWlmm5GQwg4Ut5KYLAgi/4/509fVnVdR14FYmJF16s5PT
svPs95xf8GSMAhD2fSVRVCiD5HYXaS+/Hw08n4FbL3zwkq6vmCGs7XdgxWqGVRUkcX/bcsC5C4Ps
7VgaQrF9hbMDqA8pUpygkp+xMibCXfujH01APeJX+si2hYvdwc44zkPT8Nlz8VibVSQiRLy6Dq7w
GkHY9c3AiAxDAP7yoCBnBk2dGpyNpa10CycUlitxluktOr70Dy61fwWi4Xlg9fUveg/LVU1/uuFQ
dXPb8s9N2rK57x1XiGRdxpSRGSpsydun+rsWyBx4wuyLjD9n0ssqDv41ihcNJSAqNj2/rsS+OJvV
ae1hmgTVypHZ7RuMGRYMTPMBdtTKeXQXn3rn4gWe9nwSjYL5ONGgefBUfRQEuHHlwux+J0GRzZy9
xVM3gh8xLNtRe112+O48Wh+MW0MkLwP2WSnrGifYCC2Jzn7O0GkXQi/BvIwTb4hfcl2cf3mfbcXo
vNolXEjhFhtXN503UmZhuMNOztFiQH+soi3s1d39ulvqbmU17EcHFXW0l/H+y/YmgUPCN2O1YJBD
DoFfZdXbVTuj75V9j3d2HbxzajZv3jS/y2vssPHxRaLL7Rjbqhw9d8Vg5WxhEu3csR19dgdkYflR
5Z/MRloi4lJ1y8diezbWVXMMSvS6sFHU9KID4fn065pWVvjOCN74rcxtW/3/xqZ/gP9T7fhef5YZ
9JweHDwkNvir2I+TAKCIR0cJIDTSo+BMKWut0qC5wrmgDgLR0amlgDbx5a5Amgbkd125rIgjXOpC
mXMcG3VGUN7GzCjfLU4CKfe94/1dSxfdXZLsQtFNDjADt09rkeasw1hVsPfdDKgsI0IdlxP20ARH
Y7HRGCocnkW40ZAtktm5YSm/qvMlL/j6EHtgF6RM3XoCMb6jtjYTf/c8EtHoQ0TMGuP08D35+E+H
VRtTxkKRJEkIWNaEdjRyI73AAkeXp/ZK57J5phOAyLtNpLSXSzgqsgVfaR+uUkAzMpJfd6qYe4Xd
EswKref1HrxfhI57+w1/PGodcPzxUmkF+TNPeeneEnNKNDIfrNeTeBeH+ayAFGfQEa6j56EkG5rZ
8qooLuFIJNV0p3Ky3eGOMDW0eWZYzay/kWNEI/bh9iVyKCDsa//wsGJzey9Ju1fAj+XGsTs/DkQ7
G7InFQgax5PpMD9yoQWS94d4XvrG8g0xiuwOu4wH2QNlmUw5pWXCuEIME/AZKPQcbZJLaai+pIer
4pabnb1eMFkjUv51YjSC0GY71bfJK7RQaZUg/nwUhnVjJIxImReEhaHtkKxH/hVhJIoaMqmmmFjs
EFhBiUUxqumQe8iHBVF/cwb4suw6YWSQqUcVHupEcgJ/RJk6Gd60PwRf417tfW870qBFHZj29pDX
gzxTKK8pfTv00Y07HyeK1wSI8+D8GGwi8DOtNec2kLDzuCeN+3zOQBKV0S1PDgq/M0x2CfP77gH+
wIxwr2nbcqIXS2NcfjED4H2rb+/hCS4MLRFvfU0iBKEG629mLav6pb5+SXQRTtaD5iyCiL8lzYqk
RKXKCf9JikyXFT6O689emU15Fwin3nXNBsG7oKVPB8grgnA706O3qyJzSma/A2F5koSCKIwHdDR+
GdZxJpaAvndFcMOQRXQclYbvoQ/hcs4sOXZuRZjAC0SBvWN1eM67OCFO1VXiEt49+wgOT4pPXa/n
E+afoSZLgF8vXTjQWGHCZG7zCPJp4xzyfRl3NHgYsvu5LEtctPd0IX/AkNm4L48zY6cLmzfmG+2J
IG8osEb/OLuOPP9ItBE2eF5RsqzrKVyv8kThgBA3wwVeQxrj92hOvyC3to4rGXaeaN9zrQOHu9vz
XynTirIwA562Tu/kBPPXT38Ch4V6s9LSMXepLFeGzNWHGBKiRfEcO5Q6DD5F6fx/UXXXSv4lJISm
gjoBwcy7GCTA2sc8JSNfrkgdxRDCcj/ysHJQ0zkM2mZoxMbe29jwPdhKC8t2jFzi4wnAr0jf7GbZ
nMsob3K/gTj2doZfibFajOq8kIhrbwyQVY709EQGbVjTVHv5B+Gz2JT/OIKbGrP6kwbEu68/LMOT
0a/MujeXApvgewcaLkjCjh1iGL/pZ78VpWi8ijZ6k7kFa22WOzUCrQdDxfZT+pe+j75v/s1CMJ5l
eobh8mKiWufINiH/FXPQyOjR4Siv7ziGOE6JtOHp2mKX/bymqPz4bbk7q33u19CHPigIjDOVBf75
BPE3KPnsq9BAlkQi/H9YJMM0uvWByF0xrz5gwqoZN9AIv3/2uUPn9xxZYtgVP7jOdokp46GNWh9S
NESiLqS82+C6iXJswGTcocesdndSMa4EZY4IVf9RMUGrQOksikgrxYnXwHk6QipnJlQN5+ELcO5Y
C7VlcaW/Kc+pYSOJKeeiAigtomCO6B64fGOktgKt6sZaOg254poubXYoTq1CGKfy0Zne8digs+NT
4rziYb6Ck6OERgIq5j+nsIJYOu4b1OEKcpQUHfiyQyEFb5WIUd+kzdK/sXtLDn5A3R6QuoTcZvJ8
8lqvtz2WYktTyJiMky4uBjCh7hIjPWG/H6A5KisrkfbxxPd5NDCXZWq6DlTqv+PivwrUs8ullie9
9i/HQOIeSWJ2VOKCxHOBCi58fE3inZkNLEv1wa5sQ+p1mgyP1AMJGpObcgSTO4EFRVagjvGqhiCK
bz1jKF3bHWWv9IIeah7D5UnVPpO3C4LKtn2u0Xfhihcp+KUisTPO1xgMXn+slGIO5Ej0RzRiW/wo
ldij2ID9hhUUZDS74ej7gjqHwRRkxP4F3ymKTg5GiWWvxqm6P+Wzd6S7Pq2bvUFvo9w32GMW1iOW
M3Q6e7Hn6cUic/JpVFE7RMlpId64/BbF/fHv8NjjbpsMXWVJRJpcuyx7STcZG+26wlcurDrhakhf
VEJggmKQrR4cFBZu1GnFjzIV2iDNEpTcDiADWsS8J2eklPd5t+JwYcRGRh2rWnYsiJz9svJPe3BO
3ACkWPnCezM9+yGpxvP2m+biSw85/peB6uYmMAG4fCxMFW0H/k+Tz4EEUAg9MAhgyxIlZXJc+/KB
/YVYxm06qb5A6E8n1TybCk8M8CBSuoUFOq//A9fW9V03R3I/xni0ltwvbMSY75nG8PzcJN+8URaE
gcrFwz7j29Tj/8TnxLjMVo580M86AOStzEeM7DocVO5YMWMUIK3eId2kJrLu7vpzMu9COZzGhhW9
ap5SuqDH8LUiEc3OH5JwUmfxkKDbG7RO2IxtT7S6hNhVeHLMKW7IJasVAjQQEu57vvkvZskBrizq
tPz0zv22I966DOXndC2Ty8Jk3Tbnv+KQM9w+Rr+V5e89vI3LtpuJwx0q/cZfAJYDKmMH5PdbQgie
8bjsQf8KksrJndRyLdOKxt/AhN6GMAHKHd/YNbBgu6W/ZLblyrw3B9pKunslEAf36yhL03MqTOKB
DXtz3a44JdLDxAtJly/al3b5uYdeBDTICSvOUvmJDzutLWpiBWaGNAJHJs1a+6sv0vAd9XXgH4m2
87qeDZRosa5ypDlapD8JZ0hQky6pM+JzVxM8UrIMXBxIdVXDIMzhUPhHtIoFtGAfulnbApOVW5PJ
aSxrLFoBpkm/FmdtzxN/VY67YG/Y4qIGoOp8jfJO0xB7WKdGuuJzydhW1EBM1JiFLwl3gVkrlzjN
wOvLoNuA4CrFkguSPLb6j3s3S7sCu3X0XbVEDDNcRQqOpq5JjN6BxRYEtdo3sSBfGqiglSq+yM6/
TwUYp/TFaT4URagcDNPK451EnMWBFMMvrF5CzLZ0KLUeCI7CgqA9q0Z8TMLvVHI2rHFi5L5xAV1g
tEwV88kNVBUOpprC1di/GQc9DyYvLh/8GR8vFeINamZ7sll3FZmAVhv1+0tIfxAecxDmhw46X1vH
mEiA6mcDZ00XmFD4kZ/ERGvBR+mZiU90Eni7Chi0anm0R5OG4Xom+fDiEPEwaZaVHbr1oVzbPn7I
QSqAWsa7bdshj5G2BcDbEcSacTHCzHpn/xmDeAM4D65bSN9XDB/5rBafcD1Eee5lWckz4ENRrJYo
jnSLO6lnnr1COuSe35fe231/edkz9h4leAwP9pM91OdxEFQz96HV3BcYEVSfEA5kfwEBYYBy7x5x
DoEEP+YPb3eO1fXmkG6LSy2okbaHdNjrquO6icrLzqwNFR797RUxGHYO8/F/zXdGSq7Vr+eHqV93
S4uyswlCCFKUepYN4QHNrB09o2sLWRtOEKSwcqUKAY60NeAJF9YGw9yQ/fgcLwQnYqPQ36IcvM0L
ayqcv2a5eoFvIrj27S2910+NBzp4PgiQ4iToL5y+6Kh/dleD1x2poMw5snd8hbTcBX1JqMPPu6zK
8VMjr4z/ARLzOapeOhybcYoFyXc3vf4834twK8Zojv71k9gk/Y2sikDDZha3AMRhQVl8eGg/4wc8
6tLAy1Wa4agBHiB+5PqlNX+5VPVGRntx4kbQdQi5eKenmL0+qhkFCTp6Ltz2H9DQo5qLTBgiyN6p
Lhc9cIhDf3bDKybwdcFWSCCuMxnmztptzWr5MeYxjuH8MbAWRKN9HNgFLlgf//Q0GVgP8kCyJNS0
asd2zSmZWgrIk1b/OigYohVIkuMuCiBW1t4OWThTZnHQHl1MkpxiGrLEeo2gPXlL2b72jADb+4dS
QjN3jl/T2rArEMBYxj8lV0CI6v7FwGzAXTKxTnZ9VRtCQtFQVyKmWVIW8nOkPbvrnUBTaE9EPbKW
d4q39+Gjio9a+maRamkh7eq6UXGSNRH5cpsE59gxfooZH7g1tZRZykLQ4E0IoJDx/UzIHXftTDxB
odvlOMGVeC5gZb6RRFisuk8A8TMa58f8szIFYWeQ/sABt9+X0eoWYDZQejf2CRl6RX2vQdDjwObw
l5/jYBeVgX8yDE9CVm4HCYGyQ9X5XuDigGbUBr/hiAKnVOBlwShiim2TiiyWzNXmQHkmzmyA/qgr
rYWXVNvRUgZOHPifae5Xt1mdCKO6NkWnXizCRFbx64ziu4H5krqAPvvjXkJDndGbLY4eFODEsFwr
Ku0fHNGG+KX5UdPd6/kN6zh9xuXowNFFYHngdjfwL0wD/28n5KntRthDhBkqLz34/uJy4ysvnGQ5
7z28vCEXsbekBbrGdZDnkGzjn/69R+Ci79PUHmWAXFNXLL0J7Yx8NZX8X9ORFjkMoXcsy3Ms1FP/
aaj3yF8+SG6ZXkydWvbjefcYsapfuoiyQfZKRx0Xuqpu0FQuGY/ekwJgfnzlFvMkNsw8pSg4BgK9
HBAnWFy5HAWOMnfedwE+7xQHxgK+mSo8rUY9s58BD4vdYsscsz0mG1S0pSVgggN+JUU7osrIqLBa
HEavxNSt6OrIpHYJS10pDCC+5+ZE7Qo+9J4/7HeXQbUFcIiBN4c/ExZMOBDmSdMdr9TvktH39ILc
Ks52RBJ/4gIrdfUMmWYa7eMVd2R+ythCxxi7lBbp3yTndJ/5Evnnh0ciUjuCgItnUgEhG+jkJGC3
snf/IytDZk3Parc9FrdIdXTU9GIiqBTs+xW2mcF+GRuLMFQaHfaAWjly/XaNebBIp/kyHOFSkzzU
5LIEtbUN2+8XM2IrDFHBbphY4srPMQA58O3eN7sAABgkf4edL8sSMMGTnXZOAOv/7r5n/hW/LWfP
MDQzEjsYWbl7EPdd73K/lPmA77mT6fjc2kuxRfktchw+iewRCy0IXS92WAzLLO9NcRostFn3WvVj
odeg5y+CptS2AcamH9K6cQc+O5QS03wNcNistkQ67V1bZeYARmGJ+0P0EaP+TWDMVuZCRtwJAdjX
a94HaZ3DUy6UUIrp4H6J6wB5Jn4IYXyaOgjnJXRAw/tq5CYIPXM8KQ8IpErEhrSgHZMwuJdgobr/
T0Sygwt28OJIN5bcNrfTUwpYFTeFO2HIYEgcyU/gve+f3zEghHvOnwxSdk3QrAn30hdX3Dz1YWJT
rgqO2Etxw4oT2CJyebGkBfQemnRuqJN0oHeQzg201tw7Qe4ZLLCc/LtYWgmkIZ2UsWPDxii2niIP
1NUZaGr5pEVv8tvTMdLInfj4Rd7zZxBmPhFnpPljy4aNkv+07sf59VhXdIWJ7r+wXxro2uQqB+Yu
aYUmx36FjPbl6YYUmHCwcVLQcdQjOb4oiMz0//OM+uiUxB7oxJCynT9kzTmoA6cOKBoPQ4mqPdhZ
ulcXI2171mUDzGEBW3jk5UTFsNklK36erDjxwIcX0WbFGGt+JoL6noa4HFdgdmiDxIXTOnLOzgzJ
/WwrDuAo88Ra/u2Q71eRJgkcf7pcnOh8CVAkNdxgX+3Lmkvmi2+nBqkF384dqbVXGkvNFqne/E3B
C7aw+4R6tWZOJNH5vkv1MXeweeExQk1bsGxYdxJR+p7ilFyHEUH+uT8gYUPn7l4hQiy9qf0nMKiO
AfJoBIkD82cvBklmbWXuuxaBbY5zSGqCFsqKskc5D/O1uGr/nyYKZJeYKzHfJ9B4kaO3hNCWtVUY
MlA2WCt18pz1NAKuVtXiJ09Zd0oKHTQ+WZxAHqznlBowYfl5sh9nCchET5qnqbgWLeqRlFrNVmp8
Hh4BttI3DErXVBnorQDDHUSUJ1EqeKP1TSb09ZMz40VTaz891vFl8rTYj+vCWKGEv1Z8h3VhAr17
RlTKb/lG80lSDUUXw81R8BRSBv1WXSQhdlRCjIXnTAkFOfxdXQHJ/gwLwQkXAOd7ent4pdzz+GGO
obUaEVZTYIk/ajCj+DraAiMnXTv1SkSxCrWu8KcbLCm7Qv2txOnGOcp+zBOHrRNn+xEvizeq/md1
yjOQN/Z1ahbfE36CdquVrI/AvYxv2lL48TQjJkHE7YqroQfZlgRgjMZNG32qgWSx+krMHIG9B0ap
E6Bd6MijcUl59QNZZHy42xlJJpIo3Js/2AOwSSC6hmUczdMOjFZvvgh3E4vlRRu0ToC4CeUJeqKt
Rw+soY2MhAHfW/yL4d0zy7JQzjudIXuS4tF+Bf96AmMS0eu9k0svb7IbjuGH1Y6Ouup/Ftrl9/rJ
FZWky1pUEzAPdnkbnbtCQx53A7Od3Pc9paknv7qPn4bR4pzHFx8gpCpaL/y9iZGxyl9l8H2XIMy4
LvticVhMlG4VB2cKt20EWHsy+J1DK0tNHTdx8g0xrFF28lOCLjpOzgTwnx7q2CfMBnRKFGIVaxMH
QqfIZKp/oLMzpL2RgIMgxSo2Fyb29XYLsZR4UFUHv+E8qBkVejbteFsoHrM04oQVa17AYurJCvOM
ytkWJC/zJ0p1XunxjmPAtaulHq5CVVztd/2Gb1QH3G8l8h7+rFrrhbD9UyYjqWVA5oxvl5qqXN/L
qam8hav7v4VHKP2oZtvN+mQYwSYDLLu2hZE8jYx4zx7u1D+W2UKMtjiTKjP1WicF7D4sRkeIWc1H
u9rbmO0EIycJG++n4Gm4X3boaTlGom3c8FbFV9osrf75+S9Vduhoo2YNXPB0KYyAy/p7KXBQJz7n
eOYw7f6HZbMM5isxw2W9hMmv9nt3uXsFCaXywiS2/Ki2sGa6B6cxoGAUJDR2104PjHHAKrokFDuU
CFwjVtWMyWjzt+inE4Hc/nBX1zb/3Py+qzhAuj3ty5aOHIi2bxZRo08hBoqJAylLe2p2MfWBXcId
Ea2CKFlEFHn6PHRl0Gj+hnmxD3cc8NO4umQwDCRoYtAvHDwL/AJ++unW/B9ppw30UApiFEGf7TWV
iWCPLwhZsBfJI4UXlM3gL4nSWVEEnWkl6l5+tRwzTQ+zhqXBb1BqV5dxcvLjZ+1T2tGe96q46BmF
c06NGdRdKtTxGnP9Ar2QBD/GSMCrRxvpTJHYo/4YclOSs8OvnmpDCiBDu/r5dNvFAGDot6L6/jle
al2SFsfH7JA1aUi44RWJLSNXX5EzyTnZeDLemVgeIW3edfOB7VT45rfOpRVXDpl+rNP44PcRmatR
LNLGm1Q45YyuJ6auH5EMm4XxSM9mCFWpdjOGrhWtWihtanaK4KWxFaoYN0MjkdL+FDlFriDWZUBd
D3sIApC25j6A939CywqpLHLuAfrLVFXXF70AOY2IbiatnzqYKSUp53SvnR0k3mHkpM0hxio7domH
7PH7l+RWmguAeZi2slLy9CohOmh3UYIgsk+bMwHxmYXkDmDm8v6ouhqQGmWmKcJCb44VN9RDVBBc
7jtanjsilxfoXWZIsiXqHArVdG+697ZUyZu2C7OVb8e+ILiIkHHBOUcSEYuaRmoGsXwBKr5x3ECh
W5SDxzdbK0Hvg+NeFBNVqwilU6phOB9tH31o2lSQxXM1ixKv/Rx10Eer6loMRx4vdVutRMnFbkJC
EDFmhrUUT7NtsuMMb+DarPhjxWZ/tdCUpYFs7BCG0c/3/YB78M7G3P7dnnPVfFnArgV5z20/ksSe
nJYlVEe0lqzS+hDbSTxTHEGYiXR5aH7V8hNf0oTxbvAr/tBYAUWAGsLR3UzjNoP9EwY6IGnZlCY7
JnlUzwTGkyv0LaIWomCyNYFc1O5Zn3nxsaze+36ctAejtEF7n+AgWKVBM3RI7A/J658QGjSwrAg2
lsT0/pCjwOEsYDHY+0QJ6B741qItta6g0N2zXJ2qz4yAs4oDrFj47HgBSFIQqkacC0wREiC1Af9b
H9ZGagFhFNrAp2eQukPNo4FRREi+VUGQSVFHfhEd9IY7EX5rprfRtyPIbxfeFCgJmCB5Qh/3UH8u
/M13IiTVdLfPtxzhNruMLAyZ9Qz0rYaLHan3CmDZgJKdkL2znjt+lZ8/D6tTjB8gBXas3aTXqYjA
lqvHZEcP4NxYE3YKoEuEzYrYIxRpOh7y7J48bKnKJnKJvadsIDgjRsYohELfSA7mzfpYazmPkaeP
8cSFh4GXzk41aSwj/abQlcsvbXPG8OOb7rb6l35r44FZObOXETKfzpalB0S12VDotN6oW8tLVwa6
afu13kIghkiNu3S7xqpaqV/zty0rAbEdNtXkcL8Ev0gimU1adiIiPwIdPCjHGXqqI98zgRq91T68
/HQC0BtfmDbrpQbAQ6/oDueABvbSNimL1CNyMYZYrZcY5qj/KCEMgdEZCMPS2RTS28TOdjxbBEpC
pdrHMYpTjL7h8w7V8m94gGz38MigtwSx1UXkVUZWIwUldAOgtk9H+xfLoIdn1QY5DoUDFhpAd7qV
Q/QJ+LHtCFzNtRn+OBFdttoDBdTP9Bo63GJLQkAi0jAxwkAg+ikIln1nT23NunYlKtbwS+g7MXoQ
uTrxQRWT62gncgfXssNwwoRQdNoRFYE2J7Jouls6sOmVx5jyiMNpaWjDn25XPVq0GmcIbCTTXOlx
LmbrtiOK9trnWhgcd+/qLbzprBMngT08Za379EmfNuXCo+r9CQ+3RCL1EFVz6K9RuL7WAqJcrcIg
tQER4qwIAMi6n+181NgnjZ6ZhJdh3bun4xmw6+9KPEjwv4laZnHfSHJHnwAb0JGNsH2cwRHqs7UH
I0Dlpfkp4+OGzXQxzkrx2ItVPMS9H5++6DYTIGX0yzH2oeHp1cIZ0f0/xDDipHP7vuvzHud8ARFD
XThd3OrxcrBw48GWlrZygil31R0XUhyBvuKIx4KHB/Op3yQr0jbto+dLc+ZiC7oJ3ZuP7M5p3bIv
il0fECF9ZXpmYzmB+zWHXXTN4dIyGXlnqZ4+nP4bmk+ZxJS6FvYE8OcaJmLn3ltHhGlQwBZIXNBd
837K50pPDsx7KnoQf8vpPt1FFg1YWOyCkWAlWLeZa5SKEkIn8Q/ClTthbf036mtDUehikEV/Jx0m
U8Jk5O6oWs/gYiJHT5cQBU5YI4+hc98Wt2LhiCYgvo6uOM9f43DdSthxKCFkK50QZMrX2LOIXzTM
Gez51TSz+xw6m6UKDbByV5j6lnR/BR0iBtYHYyrTsrIVFCM2Jw+aDIZPqlJA+3v9O04nGG9iYTlv
6ivOZNa4hJUnxCYhI27CvXS/wPd8gDaK1zZobTHNRw/ulsKJTKWVmcT2UX1ogjfIprgBwVS8/tlO
d2LVfS+XPHrp1aRvusRuefYctaRvgmJJCagdL5rEC16LACRP7sFtii9BeJDhoAGzTlA5vyDB/J6M
ju6e3v5IIUacu4RhpJ3AB9V4jwaFu/Dp2YhrZ/y0GwLwS7+1Tpav5qLL00M7HVqoE2uFdQKE2SgL
5gTbjUu0BoSBBsQRC1RoZicWwq5/9mh5gBJfQJsZraJCI/ga9RB5s0qghASK4Mg7OcEDGVhu+3Pq
IO26jMJvORHKYzSC2fWxRRAm6n1Nk73BmTwBEP2/qOnmeJXbUd+KZR3jhUvZGZvPJ/brfhoNzjur
SrC2hRe3XiSgevSMIihwyQRApLtsILjsrih5Bk527A2vVNzCdkpsoQpPdIW7YnuVyCEu1vflNB9k
K3VKnxOj5MFqdaRBxCsRPduPdbJZ9WO7XzvroUWwIlRs2cSVkgdOZQBJ73Nai7M2xZv0LgSDGLSB
sUUyQ71PAJ4XGcUnmx6CtTjMCnboZOTSIL4tmT2Ht1cxv04XGPAoA3oB4K9hSAa2A3Pf10mMK8n0
xEQI1n9pDj30V0bypHV3kLAGSFl1L/KaT3AGf5Ux1XZ8a7hxR7I+e5e5sI6Fn8yKH4fdZnhc1EVx
Chm3G93BIDRG7eR6DXtqkZHqbVlQUFpoJTqdnHscWIeGINidu0EVxRSbCnVUEp6cgR7Y2tPZVk+T
fOHTIGIkS7YnMeojpXPsMJ7FpJaku3pk5aIHp+LpS647itZ8eyBXoiZusZfQgj+qaeiV0LK5aiAw
MyTL7iZ9gO9h01dlGn5D0S4X3byO0X23yA0V8iRylYgZqTINRIgkIYu4T367KNVnTTSQKXfcx4BN
FCCuUDFwlCIphEkrXxKaaDQSGu7SZyRCeWDsf+Q5a6A3twO4HsazCvvEQtrBwTYxMhy3pMy5Z/2D
/7sGDDc2zduyn+6hKRzxKvvW/tT8IZJD5LHEmg4DkSj3eH7D5nFDJtrP6TIrdmzp+xsDHQEyTzIz
tAFFQyi85iU7ycmmkGK68eBKeeD1lPP7L2QkTBg8VKuN5HikD34iC9IPgQFZ7GIBDOkFkcg/V6QW
MLc/htajymXokvcfZNLWaE/KtquY7FndUDNLesBDif9+ClMM8gBCLBCMIwZY6ZhaBiGX6ECcZivg
wRoNVIE1Kgcg03xmvrmhQQTW6n+L5JPFXaf74F1939QhmjTOtotad5jCVtefUht7UGhHO9WYzWsg
C5/ba6ms74x7w1tHj3R2OZPUAcFwhtDAzfM4K2eFYJ2vZeLTFsLjDxzvmzFg2ng731i3uD22gFz6
flURnO6ck4tcdpXkuMUxE45nwnOvqFJEJTrI2y+YbVgHIyB8iK/KRlw416iYl/Kwlac1w3DK7i5P
pgRO6FIrsD1jKiW54Nr2fQLu2inNO0m1yF6dS6PKJGOev+28YK/X2mjpkwmURgM3OA8nugL7/TUZ
VwqdkzzA699YMBZD3tHjTnhTPc5tp45iB0DrohhR9lPhqy7Gn989J6uwLOr80C92Zxz+FogvRnP/
y5JfIzLjYOMw46teNdgNjw4ZkjgEqgDTJ5I4VHde1ExuggCQAL0GWINudCmG2lc8DHvZxt7QUIRS
gp773YF4paEkgpg/T0mVg6sgRL63n2+CpCOak3ouD47NIbkrEYf+IT8mvj+nocEI24Q9+a4gbkmB
bCLtdFeCBhjMv3tJW7s1kvKYo6aDeplOXDjx0r7+G3tvAVQNbo7JnOHhwmmbohNMHqWvxTWHC9Gg
lkLjeZqu1cTT4H5jvKmfNW3qovqecGNXVMPeCYCbWFpjkLmAXsa3fCgPFK2/SJhr2ub+Mk+eH8/l
+quroSrHi7pvIuZx+6uQjETmXvuZEgGtj9jUKjnGCxnpKl9MTrc6c+rq+VWQH478mVLA///LPqAs
ZCvm8FKW+Dsy8y4IDaT6p/GLvrK8bDwBpi1Sn7ZDM0geOw9qJEwn4PS4crpoJWc4K+EgQj2jlhlp
rktB53JFY0+lQn48v9ynmD2Lbcul5LCCegHtA98NxNL+YZPPNe7eabXhyblr1Z96XAZBbqvA5unm
XBV7d5DUV4LjmMyfJ7CXsGBAOfUPb+AtGPcAW4UGZonsnpU5v65000CxJjfzivUR2EUWZizo6Aoz
rgV4clJ9FMJxcvOHqBIaexOiZrlw9eYGDSmjTsr56aC7AH/YX/rEmmaOecYpXyL0cqFST+YmsI9t
YGgEMfLbinq/BbhapHpj5geLp1aojr8Rzx0ajrNPbpl7gBfMMBvc+G6IJhHhDQvXb7upq6VpVusL
uPloAV84K72nMgdXxeCi//0e+xZwHQ47QJeRD7JWtujT0zUVrRU8CV9BknJ9PU2bbW8cjtoNd9n6
hCObHaMCttyTy4Wax5Nf2CmKftahLxgx1Ba10fBaaydhxk7woggpjJSV3/Cb58WwCsP0gEqWHM04
/qbQwlSrr5yhOn7PzQ5Xh4oPinrY7rTaPOs5a1+TUj0Hwoliqv0fc+J92XOQmUAzibtsFeJqmYqn
G/qZzBVXEFb8mls5iHbs2pAT+TH089fif05WQ/wlHLIv85iKvPCO9oO1gOGx8nXf7fpt8E6amP6U
1O0Bakryr6d0/1gEiUDef/uuOS5yqGLsEMtTmQVcqgnQEsjD/FFwSz0nB9g4FPyqkXwkJqpioaez
DqMNcIy5EYhOXEZ2YSWNrgz9loz3mADcn3U+fRzIYcJoUzRKoRqTw3mCx6Gz93X8EEN18DeOTcoL
lhM5Kh8JxITqiibnhtgJWGzWdrNx6g6SmSeHP3/qWm6/PjKKcQLFxAz653/NJkjcVcWb1W7elvFq
BiHcZjrkXeNKx8YOmxBivQVr9q9DF37Uwr99L9RkPDUgUq4jiR0EugtgXtztx0ZxI9sra7LeF9g8
KbpJ68EUwAUAVmrnPzJ8MLyp/7b5tJ88VAL2XVHfY5i0xG0x2zvkZV062aO2h/8yZEguCmTTc9i1
aE5bs/d9RmsGD4Xx0mLIcr/W8/XuE7oedTtKtLgVKlSv47toZiZoYS+Yvi8khC6hpIgDNRQ3xX1B
gIdnONtE7UWqs6JOS5zgLeaaWEr9vYjAAbxQ7IkGUAkJJ/pfugkSE1NU3mtr3IVeaVKQDLHrSGJR
HZpG31asrYYQX3KulhsKrNBn3fWO1L9dkMzO21sv4U4XEajgq+OJw0RdxyczujX56zNBkfvUR1Rv
6vqUoAllJJLUkQU0lsrMAwfTnlOlbKZ/b5gGmcUjUtVWckC6EaZ2N/sruiE033avXDtZNUCyPCUM
F6/MJcV16+NiUoOA0+Fk2tNEawM2oajQvsmopUx4Y96dEMQwKBof9I55rbiWIgjQGk4nzEzBJqh5
soeLWgQfD6OxHWFaKTJAgzo8ABxK9V3cF10eGfFr9ghDnjpN17tlaLl2HrErOc18YvN3FRUV6ker
nehobIS91gioLGAIA4FEM40K/Lxbf6UQ/sieUnVxqq2Ptw+KdTl6erv3lY2FePTclarrmQKC7852
W97UCuIS4kEVOk3pFrc7rrDsI8KoYHJ5sZyPKt6xceuEAA3C+lX+NWzHKH2wJFs/gJp4GkMg8ik+
2li0N0eFq9PEIbOLYfcQcoCThTzSg0HY5iw5sP2ChS4RbrATOoW1s5pSFG9A2+xGJ1XuMCUXC66w
uoo1lO40rsHTRAYSIQZYZZHN+SqNfvChtjYdplNlgsgI1T8+mjqidC7MqMXtUWTZW/GVS9qEMDWp
XvqmJWp47T8pYWWKuKIci4jRCn0I6+OlnRcX3mr5vCWZdmiq6S/u9tHtWPuq5HbdQoQc0YXpZSfR
smTTHLuBljq6+8kFEErQe6qK0k716tn4ljBi9i5vuaH41E/OTE2+pb4OrpCQkQk4GT2BZYDMwYIt
95dDF1ABGjwd7k3CWgR5aeQIHMKg10MB1ht+Bq2y7e3vaeW9JjbvRLCbAnrNmaFjQ8iRocQRkibB
iK/SVFzkiYjM79oewEJcG1B01N6/A3SVlFHm2MU4WbSD0ovmjUUnq1OzlqikunbQuXaqqDISKyp3
PvD2oeupMrmo/CbmJ5ig9pxQU4KeKImHEtSTofhvw+R+pljfsYBrldkXB4XxBaItxXstnUuv/kPJ
fOcSSDIP9S1S6fcm9GKTbc3YfMEvxBdMK5OxpaVh1ao+d8E/2V2wImSvC/mE3tB71O6G8e6asN8q
AKxxLThl0sah6IYjEBqVtFZ81NhaGDeL0l3FYnIcvEeELKTkdgD1O6aitbwlI63y1E76CYn7vKrH
PE9F0Fx+k4UqdmI7wbjNpmPviXIP+bT+1FKKmbrdBw7LQP+VKS+ASBBeJdnP/CCU1XyUjlwvMaRw
0I9yoL+QRwN90NjrZxlPRE8UlPqkR1b85Idx5sh1HKsxkdXky/FoKbikVOEFbjo+9G2jwQUMd2lj
/fg+MjT7N/XdHl2JM8fGBxgdfVnUla8XGbsF/VTpyQCJhAAinhhU6Ciod97PnFX8kP8yJRZMtPxy
8VPpTPYSW/SYwI7ql1CqEvyw23WNnm7XuzbOcE4aqHD715MFutHDbP9DshqrFjbfnKz4elNInIXt
p/Hf+NNJQPT2a3nrn9Ru8LWY9Bu32ni3DMiaplyTiKcDvUgRLg8WSDo2/qiH9RFCJl+CER5ih4qX
ydLwZfuVLuHCa6JzUfoyTYWLlT8+0FuZopA0ZwrNQg89KTyIWMfAu5Gr93fdztNWCI+EYCf/Vt7j
uqpXBIyXnvN7hAp2L1ryp+2EdaQp4JpAH5kkp7dxbE2sEB6+Yb8XGp1wZJqWaCTpN+e2HGBPjsrJ
eAlifZCUegOmHzLjszxe5KRjW2AYbHbIz5gg3gWp5AgtqLLUjA/DfogEXGzt8bKrUHGTrzOKbh4b
zOLE3tSVd3Lia3SaKNewDm8qb8FQKH0dFjzGvuYXeMfZiPRncXGg5xUVgwLoYISPPrO+WJaOaJVy
djcfzDmXhp97EzDtDakggZOs9gxlw7sWV7mMOju2HuIKWkl+/9ve979taRAr5xWPUUPxGhoZg9UI
at8dAGopKB5LMyTteAOtGWCAy7CbqGv4wV2/w5Kv3zUFzDVb+vdzyXadThiLma+dOSCqIQV4l6ml
1h36XanUyjrm7YUVk4PGTrYjeGTfhpNdEVZ0I60DCAYGG3smeehLgQrchU+5Au8XmiM+KANhcAbO
jEH5uFLLjgbTGX5jBxHVbsN0s34SRDiYY7JbsZCh1aWUnDQvJdDQbUyK+hxwb+sv9igzXWdIvYzr
N58hP9zL2T1YnXBDRgOpAIyfKYYBlNCm4w+gDbOKpLqFkw6Xlsiy7o9wg/uoOGKokGO0HXDRZ1Ft
QXrNifezDqZ28N1ZNf40Tnh8bZUCGnhsDSvpR/Z4Mdl8AS5T/QjByGojFgpjz8Rcvq9qZyQTAGUp
MQgmRLCcVhmWHOuprc+5pZde6DBqnVmZdaEzNiXswQUnDlgdZb+qqx9mcQRKFFbDZDYY2FvylFGx
YcMBRa5VFSHB2aRk0c4DJ3vOjN6lXGlWFQANOqJBGtgNarAM1jv3wKQeR2WcT+oVhOKsYfgws7vz
BgE6Si+Dc6MPDuXCOvHRL3Qdv3ViY+aa55B2zie7Q3JIqfFc9Jjxn50Bqk9jIVizB8o5wBC7qU7i
fjqeBID+6OZGtOo81AniVDVSUxlAuiszWg6MN2lcQEs/3z5BQiLSE3d9qNRd/as5Emprr6sxwp12
N6HFOkjGYy6GisGCVJOz0dZt/poF2asYNnO+GiD6WicGg44PE5bwscvm15DqziQIWNTv3fKt5GtK
2OxVs2ep2ObKWsjoe8Aa747A6fNUiU5BM3ctiEtZ4MiW+r3RLTR090CwYZgLK8a5Hsc0ljZsgWgD
u4tHQkFd4tbg+KnBB1yoou/T1sxRfG0+2fFCfl9gbWTZ38oBUKjpksCxTfRrd0gmK5kGR7zVSEmp
IzUuORkGavoikFHVnIeTPaYN/ED3TriOLZpZCnL5QEHNqVPVvKow+wD8OwfsHZrbPbZDDxtvgVsH
oc6umfYAyccIU45IfYuWE9mBWVYMjdhWVojdO2qTLSAMJdTz0sjlcYK/xioX+5IQ9W9bcvP9E/oh
fxou7BLKDoyIa50emEGnaJTUGsriSKsmuzrLKKY2Z09Cb3AYrcj7las5T7Qso8f9YAvr1jk2JvNf
tVdWLSxYJc01NATbNqXC7LzcXre+glPRY9vMpGbn0iSVI5rBFtgpxiPPWNjr6bDONgXAmAwkGt9k
B50ARz0aLjgKqC4ptZN64bRa4ISRElzo90Qz1G972pYAk4RA6kfETliaMUsskgJLGIuXTOUdx6uM
t67cPXwdJZt5zobMYYu+bPOPueKwiURtgd5eOAy2DRicUQfjeo4KTOSL1nxU8JHLndFZtsu4s1lO
/E6aM1WfvFSHTeEGyAg7IsJsaCD9tl0Kgg2fDbxYAY53XLE8nmGbp/l/ld9t4MQ7EkoAFjgIyBKB
pgam1qOdshlry0aDwbzmDSffoMO6x0EgJ+Frpp6FKkbnix3LxxdwPOVZAAfFYUeg4WDSBnNQEcXN
uQg4XN3u5rnRsX4tGcUUdTiLUkGTeZtdb5P6Tk/S0KSFRGF26kP7UOGTmVmTqxw74SJDzeONmZbD
t7dEXCjCg30jLI8/3xABBu3jCwEdaIhgUfuECNGQTG0WWJJS9ILchVhuW0O8BLIVX9PmFEhp8GbV
jTttTa1v0yuqg9QWjdHGU7vQ4mhnQyHJsBSqvsPDgSL8VCMFOON/rzQH0QOelIokSXn8iuhZts4R
cbsjBYEd57RhuYKG+0zCMmhCfJxOdujdlvYpnzY/USz63NaactG7691Bih1wDHhU1Bq6JL94K5ld
4/YPwd2Z/o+PsJe47XMR94JRyli77v/yn9b+Ud4+CsPzKAa+1i/MvF1gUvJGX7dBe0L3iAjLewHu
JCWHEK1LliuecxkdSxZAwUzdLWDU1TQnEq+AmIv7reQfH/YEnxLqjkplnX3eid9Jog2VMwKgkSqV
Td9VF5yBvDyy9xTwAsBKYysS6FgNWl8DxoHCxY1FOA8PXrFebRP4ig01DmOUvCQbnC0+vfOy0eT8
tj+0xky0vyIDcJxE5cHI3AeYa2MfeXTsDAVcG7MeCLbJLOSEbf4yMji7DV01WqeIvTDczAq90hMu
/hRjj2L8lqgAJkF3P78Jybfo98D+etgl/skOGu3u6THqQOolf9LIhsE8CnDqf8/fu3LSLANeBz8G
oZGAtjyHxrrup7ExcIMzCy6ktwSHvtN82uVbjEAV70Xa1BDW90tMbMP3sMbmi3Zgpy9p+9IfXkzs
mEXVi7ruRxqDgOba1nTFFeth9od8cEkse2wF7IY1632/heIbROZiJLWV3DnUR1IoQNScbwsJtFgc
LjjUr3z7aiJIm6hRZNua5hBOVH79hnPjKaPnrRzaimQhd+JgoDP6ZufvbfaScI3rB1lEamzJ+1Wl
XefhSTgq/ufUJWfjl0rToiHNqWrLOrCaM2kCzyioOfeOWxUqTmHDaVpcrUk0/9zk1OziXe+dt7Lp
kMdc2gOeh2YSq8BiURafPNT4YStFjrNHn8SFiF/PUfxTUwdWtJY7qeio2nNNtZYONJ6Eg8WjouEh
opsEC5XztUFS7GBoMgc+FU5YA5+OMQ4Pcao83blmAtJctQy0iMQO1RmsCVfw3SvVvQRNhb7KZ+jO
1q/hbdEst1H6c3aH8ou+erRontlWN9yH+6DFSsjQe4AVOjQuOga+zFbKMbfHtYzZBSjAbR6bOwtl
Y8TNNcdD3WPHKQ0iOc/FpUmjL4TjE9k+vVyQr3n0Bn63ALJJKlFKUjHZ3AgvVt8OPaIK3/diIS1F
mX04ToBl4yJRzk0s8/ax/O0SAMZwWkdgzH+9XWYCEEQYNFxnb2NcjBwpJsC74K+vM25pp1AdQk5q
qPfMOTpzR8QyPDt1BpXuRCL5aMJk94O+hbHAH2YKeAFZG9RleaMHLkIkXpZVQ69cu1pYsVyW7F8p
Vc5TZP21K4RCGtwJOEjGaz4RTyBspp/lgI7y0MITH0m8uvbkS6pOKNj34HveMc+lPOnc/DckDoRq
Z4HYiWA8PK2qC06RPhrKuINNGrvBjIkP1DxkGCGXlCTYQt6YMMLMBjuGAviF9dHTmJlEXAzCQTBs
UDbkh/VyEFlqtKv+rZJATE8Rl4dIHII+/j1amkE56ACEVccliYdJ/vklhrnRssNnR9Mt2Fb5taps
TAD9zRVOVedng0fWnmYW4la6wKXy/tWsSVWLxUlaXUSutTfabli+LIS+PO4xoM8ltIWJrYFk8Gm5
znRMJEJhw+LfB3HRfZy7mdGgRIq5C3jh486glkyFrCpGhfB2SfOjNXn8Aml6YAne+7WcYf8SNPVL
VM95AwQjrMC+aklqquLJfiNtDjuZzJicXgH+gHdmsNWi3usDmeOvOSPJflhbL0Gfy00fXRii9Gcl
/PB2y2H65oFEJ1EuHMbX+2WapITgMvCfk1adA8kLSjhzhik4uNOoKUpLlqQqiodKmuc4hRmKY31r
/l3rINoqRxin+0xDTDelNQIYFlQFxXPLX9D+FxtDRYH35Lcnk2ohF3LOXoqkYva4KPgT42RklLqI
Cuv3kxOvMFCZjplrsKn0uiTkaSs498S6oSMwroyjsA4i/HOzgBHeiO128YXVYuQJqOL8beBCtiGN
q4///GdOar8jDjFp2DoQTDtLM982ppwdj4yTOgRxmuy1lioYUTV2x7w0zHw5VcmNCyQlBISvc821
Tdtz3clQN8FdswhnORrx9r8o+ALR3PZny3uOX1ekAaA+F8+eLJ8jFKHtWJmdUhr4d+YoQFnUmqPv
z+St8/snuZWPV35rRtJfPJrH50Vnc1sNEGkjzhYR2qRsPaJRRBKipSvx2/3pIJD8RqWQD/Mi+iOg
YesnKQBM4HY7BFrrfvBkdaJhB1mPiaR/5W4hGZW4hvSboaK4ypat7PkP36vmWIp5PJX+NuWTQvtg
r41R0qBRwo7A3wYlm5XIQJK1HydvsvOqzGceuNa8i4nY05W/yhEp6IUGPQ3SZoCEEHMQB3v8VR2P
J1TGNSXbMKq3I1Il9ztd3VGeHI2cB1RxLNN4TBxI5RtRi59jMhXAJvKQXs3fS+sJAvTFQ4XRIErL
s9OQ6f/hTAYXHlcwNNeu68mJz1FA07CBv1Tmr0vSOvS8U3mLgy/ZZoe0y4xUmcrW/IxYf3F1OF2n
0f3hS+cls4vYlNkhdrUq7Xj5F9ETfRkKporJQsdAH1Ulw2O9aEQd1impOxnui5l29gYu0WNEw1ZE
PxJMqHLe1MSNY1W0iZWkzVBzuzUYRsE4nsE3FlA4YodOSTHbUz4MVXfoumv4rO1n1QzXzRRsSXdz
xai3x20GRWXcLIYQteB+FSxtTWsguF53GJ1LpmcQnaaxmtQWbDjnpdJv8jyAISaRhDG5lcRWS+hY
gJUQ8DFswzKS9HT5nuiYD7NZeIlaVGUNZNDpPle57rL7Hdc+0Jdtc3G2/X/xUTCbgzWeukgNO1tk
yPpoJKor5c1jNOg0gGG9i1H6vLPg/TX1B69R2RCy1znNMpHNjPXX0J2b/dFSjpqkrTcRQjaIocQL
wxE8ASpNIO5DwKLsKkQloV5msA8m/nWlypaknr7oGrnfssLTFht9NENO4HIYxyWEb8JZDwz2wt8F
RHZ/+Qo6z5Ecg2+DR9ReaQWwCbtena4sVDZJICZiwS+iS85dN4gm6G1kmAX2BxGVRdtuXFriqdG9
lz0D+hGSHYSuuEI5h+u0T5WJCpB7JntLxW0TyuXfOCULbNltkirYl2BqiteKoVqjiE4VIx4H1ciV
VlSZ+1m4al6KrpJ7sFDXM86ulJRPplqCIsW6MfJp4BsBysGos5dHhpBa91Uek8NMZqNq0+Gm1AGV
JbqE7KXP3N2FyTG1CXYAkfpaC/ju60M6etVElYUP6RM8roXEyA3TK4F0LZl80z9g6uWXg9hO+qvt
b9UM7fX74KBKrvG2t4rIumft3sj/Hdn1OQheFyliclF9Z7ALj4ZUmLJmaNjxCR9Bkq4uDbhw5fZM
XP+IRaS7zgesa6e3nh0c09VQe1reHpLMzobwMfSCGJGdjwok9HkXxA+T9BfnSQAA1XN8jLndlKH5
vpe4cgNgIvG7GlXbbzklbWrnIWGGosgh+Llh4AvzkenTRN/8EjxJsEoWX/98MQ6XUO7wI8GLUi9t
KfLjw5Zs8kaCJVldrXgrhPCWT1J9QjTMhzjBY5KA56noINaFlXdxUAcILlm/DBo4zZz3w7xALe3K
ll0jsBYi5M4VNe48MajThM5MKB+ZNyH6UWaZ+jaoCb8AvIr7IB9AF55D4mbNP+1mJYFYMZPDauZZ
9BHn+hBYboFx7a0fvGZsbpTG7uOlc1B59Snmd5ZMzgbS6Ris6eyCZdgrvgCz05QPA6y57MtuCr1b
U4fA1yOJXZkBunYxyKTgyo8VhNuB40jWAMlKprHwAEx63BLZS/e9im2oScmubJSKEuQ2NVAO/qDL
ArC9pB25n/d+vRGwqThEIpa5xDFpnVdQb90GITMxa+sZ4W6I2UgRD6yISCTEc7Njk7kKw8Oh+bCD
M/XlZ3f9H2OYEG9hFSPx8UsKe0phMygiGv+0O5BjUNKxNXkS0WOQHweN1TMC9OngVU5xLo1p8wHM
oFNn3Ig4K+RHRvfFVMERA8LVjndzT09oWZ3HiPgNrVItZ6J7VqlFDpgePKblTovv40jm9SrXqlXj
oLk0c+xxWMtfTtaIVKiB8aY+SZn+eln8tsIYZKA0I26QEtmORcA8Rj+iTY0zqsQtrujFzxnyR+8S
YH1G2hr9DrpH11uJgit/eXiXeV/UohDa4Grvm/bREvd53YLOoOaNqeVg90zuxcR9Do8i1qlBS2rS
QcQGavL4VSW6FLn5z+DNcpIvPmcEE6BWDJcv9kghvRgk+hFigDk1QLzTl9R9t3CQhNsuj8PwMINc
DdAMiGLxnLUKvWI2KKAKADO+VjJJXJc/YWod2infdcztfkIEhYO4IKv94RLGIpS4EihQnbJCSG2U
P6LIm31GYKFEeJ9LKbkNtiAJD7vxWPIayMb0Xp92drT8LcSzHaBL3cpq/bDM7cTWOnvzSaryqEj+
HriqpbFk4fXsCOJXhg2FNX73qCQ5WaZKMv/+Do4VyYElNjehO8iUjCq0jSMK7oGxmQUQqA6taBcm
rh9dQ3mbSCkpc+jK+W518R58lvVml+w1HNFreorOggIrhcvKch9I9U4Vj+vcC7z19OfQp1WF//R8
Xb4716T7I9hqbm+pArKZWv+WdAQlgMEIgz4c15NFdhhdQkOAR9HuOclsGml5oZs+s8I1cFuI57d3
9k+mpv9kyvxrwmvajgRpRkd8CeFeoJWO0XSSXYu3ZPOh3Ly9b35SOaZfk57BbSjop1Funj+YRj6W
m1tjr+ZS2SvU2YkSYTx0W4cwGVMMUCj0BbA4DofWvj+g8yGQK8LuVSWwidIw9VKtCGHwi/5HWIVO
2KnrMVM0Ih+udxqT9COWraR3mMe/6jRb7E7TlwJHJ3O+cJFpifR+VBuMlcf27tGPgoCLkbFT1GoB
ww6MCQVXLEQY/RqO38cxoLDpPISGFwpU+R6wUlTZDNz6CYMgOV+/MrBGu5r7L4FJsAWqX7Yekt/W
t/Vw4IMp5OCtFzKEkycn1UeM2S3P1ISeABib1mYxZYNHAGSqD83CffIkPY7qcD15VbxUEEJDvMTU
+YXHyqbwfJ8PGF8oiIVZ/DrEQMzs2eg+GIB3ECsNp6JYr389nZ5WLnCRyhPm9O6e27XeVg36dY42
ys33NRuB6SfYBuPz3tJy36nkJJ3vGQM2GtZYIemwpHISAWIZqzy3qvlZinTiR4OCxsYijmQp1wbL
uOnu/Kn26suGNLojdFF7dR+Jeyc4SrJMMEXuvKVJAmpw6BgEzKxdBXGqNYrs4Z7z4/ATqAWGBatN
RDlaIA5UzmpUtAD0i1C5qO7wpNGLsKls/gO2JNdLxHnvSGrLehpKtxwQ5RGIj+aYxQHArY7/3zJ9
Efy0EdElvRuVQCtDADeT1xXLLjlRt5t7ZVqSLcZMsWtndY82dU16dvYEbqdjDBRkhVdhnZ/n1nkw
YY1d1lzXvsOqCEhhux9tYq9Tzurla9HGfYr5/s7meNA6hEAUEHgd19sc7+AFh5rmW/AuoSLrfITl
Nm/4w5PWHz3pTtH/tWacSTBn
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  ff_reset_n2_1,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input ff_reset_n2_1;
input w_sdram_refresh;
input w_sdram_write;
input w_sdram_valid;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n245_6;
wire n581_6;
wire n291_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire n523_24;
wire ff_main_timer_12_6;
wire ff_write_8;
wire n274_9;
wire n262_13;
wire n265_12;
wire n271_12;
wire n394_11;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n20_6;
wire n21_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire n354_6;
wire n353_6;
wire n352_6;
wire n348_6;
wire n346_6;
wire n344_6;
wire n342_6;
wire n341_6;
wire n10_4;
wire n10_5;
wire n356_5;
wire n544_5;
wire n544_6;
wire ff_main_timer_12_7;
wire ff_main_timer_12_8;
wire ff_main_timer_12_9;
wire ff_write_9;
wire n259_12;
wire n259_13;
wire n262_14;
wire n262_15;
wire n265_13;
wire n265_14;
wire n268_12;
wire n271_13;
wire n468_11;
wire n20_7;
wire n320_11;
wire n314_11;
wire n312_11;
wire n352_7;
wire n342_7;
wire n544_7;
wire n259_14;
wire n262_16;
wire n259_16;
wire n390_6;
wire n810_8;
wire n387_5;
wire n356_7;
wire n468_14;
wire n527_15;
wire n383_6;
wire n371_6;
wire n302_5;
wire ff_sdr_address_9_7;
wire ff_main_timer_14_13;
wire n471_13;
wire n529_11;
wire n268_14;
wire n917_6;
wire n465_12;
wire n463_9;
wire n383_8;
wire ff_write;
wire ff_do_refresh;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(ff_main_state[1]),
    .I3(n10_5) 
);
defparam n10_s0.INIT=16'h4000;
  LUT3 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(n810_8) 
);
defparam n810_s2.INIT=8'h40;
  LUT4 n245_s3 (
    .F(n245_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(n10_5) 
);
defparam n245_s3.INIT=16'h4000;
  LUT4 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n10_5) 
);
defparam n581_s3.INIT=16'h4000;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(ff_main_timer_12_6),
    .I3(n810_8) 
);
defparam n291_s0.INIT=16'h0100;
  LUT2 n390_s0 (
    .F(n390_3),
    .I0(n383_6),
    .I1(n390_6) 
);
defparam n390_s0.INIT=4'hE;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT3 n544_s1 (
    .F(n544_4),
    .I0(n544_5),
    .I1(n544_6),
    .I2(ff_sdr_ready) 
);
defparam n544_s1.INIT=8'h35;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT2 n523_s20 (
    .F(n523_24),
    .I0(n245_6),
    .I1(n581_6) 
);
defparam n523_s20.INIT=4'hE;
  LUT3 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer_12_8),
    .I2(ff_main_timer_12_9) 
);
defparam ff_main_timer_12_s2.INIT=8'h7F;
  LUT4 ff_write_s3 (
    .F(ff_write_8),
    .I0(ff_main_state[3]),
    .I1(ff_write_9),
    .I2(ff_main_state[4]),
    .I3(n10_3) 
);
defparam ff_write_s3.INIT=16'hFF10;
  LUT4 n274_s5 (
    .F(n274_9),
    .I0(ff_main_state[3]),
    .I1(ff_write_9),
    .I2(ff_main_state[4]),
    .I3(n245_6) 
);
defparam n274_s5.INIT=16'hFF10;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(ff_main_state[3]),
    .I1(n259_12),
    .I2(n262_14),
    .I3(n262_15) 
);
defparam n262_s9.INIT=16'h5257;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n262_15),
    .I1(n265_13),
    .I2(n245_6),
    .I3(n265_14) 
);
defparam n265_s8.INIT=16'hFFF8;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_13),
    .I1(n10_3),
    .I2(n371_6),
    .I3(n265_14) 
);
defparam n271_s8.INIT=16'hFFFE;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_6),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n914_5),
    .I1(n259_12),
    .I2(n468_11),
    .I3(n468_14) 
);
defparam n468_s5.INIT=16'hEF00;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n265_14),
    .I2(ff_row_address[6]),
    .I3(n245_6) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n265_14),
    .I2(ff_row_address[4]),
    .I3(n245_6) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n265_14),
    .I2(ff_row_address[3]),
    .I3(n245_6) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n265_14),
    .I2(ff_row_address[2]),
    .I3(n245_6) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n265_14),
    .I2(ff_row_address[1]),
    .I3(n245_6) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n265_14),
    .I2(ff_row_address[0]),
    .I3(n245_6) 
);
defparam n536_s6.INIT=16'hF888;
  LUT4 n20_s1 (
    .F(n20_6),
    .I0(ff_main_state[0]),
    .I1(w_sdram_refresh),
    .I2(n20_7),
    .I3(n10_5) 
);
defparam n20_s1.INIT=16'h4000;
  LUT2 n21_s1 (
    .F(n21_6),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n21_s1.INIT=4'h8;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n265_14),
    .I1(n523_24),
    .I2(ff_sdr_ready),
    .I3(n463_9) 
);
defparam n463_s1.INIT=16'hBF00;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer_12_9),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT3 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[9]),
    .I1(n314_11),
    .I2(ff_main_timer[10]) 
);
defparam n314_s4.INIT=8'hB4;
  LUT3 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(n312_11),
    .I2(ff_main_timer[12]) 
);
defparam n312_s4.INIT=8'hB4;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n544_5),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam n526_s10.INIT=8'hCA;
  LUT3 n354_s1 (
    .F(n354_6),
    .I0(n371_6),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n354_s1.INIT=8'h41;
  LUT4 n353_s1 (
    .F(n353_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n371_6),
    .I3(ff_main_timer[2]) 
);
defparam n353_s1.INIT=16'h0E01;
  LUT3 n352_s1 (
    .F(n352_6),
    .I0(n371_6),
    .I1(n352_7),
    .I2(ff_main_timer[3]) 
);
defparam n352_s1.INIT=8'h14;
  LUT3 n348_s1 (
    .F(n348_6),
    .I0(n371_6),
    .I1(ff_main_timer[7]),
    .I2(ff_main_timer_12_9) 
);
defparam n348_s1.INIT=8'h14;
  LUT3 n346_s1 (
    .F(n346_6),
    .I0(n371_6),
    .I1(ff_main_timer[9]),
    .I2(n314_11) 
);
defparam n346_s1.INIT=8'h14;
  LUT3 n344_s1 (
    .F(n344_6),
    .I0(n371_6),
    .I1(ff_main_timer[11]),
    .I2(n312_11) 
);
defparam n344_s1.INIT=8'h14;
  LUT3 n342_s1 (
    .F(n342_6),
    .I0(n371_6),
    .I1(ff_main_timer[13]),
    .I2(n342_7) 
);
defparam n342_s1.INIT=8'h14;
  LUT4 n341_s1 (
    .F(n341_6),
    .I0(ff_main_timer[13]),
    .I1(n342_7),
    .I2(n371_6),
    .I3(ff_main_timer[14]) 
);
defparam n341_s1.INIT=16'h0B04;
  LUT3 n10_s1 (
    .F(n10_4),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(ff_main_state[2]) 
);
defparam n10_s1.INIT=8'h0E;
  LUT2 n10_s2 (
    .F(n10_5),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n10_s2.INIT=4'h4;
  LUT3 n356_s2 (
    .F(n356_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n356_s2.INIT=8'h01;
  LUT3 n544_s2 (
    .F(n544_5),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_5) 
);
defparam n544_s2.INIT=8'h40;
  LUT4 n544_s3 (
    .F(n544_6),
    .I0(ff_row_address[5]),
    .I1(n581_6),
    .I2(n245_6),
    .I3(n544_7) 
);
defparam n544_s3.INIT=16'h5C13;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer[10]) 
);
defparam ff_main_timer_12_s3.INIT=16'h0001;
  LUT4 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer[12]),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer[14]) 
);
defparam ff_main_timer_12_s4.INIT=16'h0001;
  LUT4 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(n320_11) 
);
defparam ff_main_timer_12_s5.INIT=16'h0100;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam ff_write_s4.INIT=16'hA331;
  LUT2 n259_s8 (
    .F(n259_12),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n259_s8.INIT=4'h8;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(n259_14),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(ff_write_9) 
);
defparam n259_s9.INIT=16'h4B3F;
  LUT4 n262_s10 (
    .F(n262_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n259_14) 
);
defparam n262_s10.INIT=16'h0080;
  LUT4 n262_s11 (
    .F(n262_15),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]),
    .I2(n262_16),
    .I3(ff_main_state[1]) 
);
defparam n262_s11.INIT=16'h8FF7;
  LUT4 n265_s9 (
    .F(n265_13),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n259_14),
    .I3(ff_main_state[2]) 
);
defparam n265_s9.INIT=16'hF708;
  LUT2 n265_s10 (
    .F(n265_14),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n265_s10.INIT=4'h4;
  LUT4 n268_s8 (
    .F(n268_12),
    .I0(ff_main_state[0]),
    .I1(n259_14),
    .I2(n262_15),
    .I3(ff_main_state[1]) 
);
defparam n268_s8.INIT=16'h2ADF;
  LUT3 n271_s9 (
    .F(n271_13),
    .I0(ff_main_state[0]),
    .I1(n259_14),
    .I2(n262_15) 
);
defparam n271_s9.INIT=8'h90;
  LUT4 n468_s6 (
    .F(n468_11),
    .I0(ff_do_refresh),
    .I1(n245_6),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n468_s6.INIT=16'hF800;
  LUT2 n20_s2 (
    .F(n20_7),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]) 
);
defparam n20_s2.INIT=4'h4;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT3 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer_12_9) 
);
defparam n314_s5.INIT=8'h10;
  LUT3 n312_s5 (
    .F(n312_11),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer[10]),
    .I2(n314_11) 
);
defparam n312_s5.INIT=8'h10;
  LUT3 n352_s2 (
    .F(n352_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]) 
);
defparam n352_s2.INIT=8'h01;
  LUT4 n342_s2 (
    .F(n342_7),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer[12]),
    .I2(ff_main_timer_12_7),
    .I3(ff_main_timer_12_9) 
);
defparam n342_s2.INIT=16'h1000;
  LUT4 n544_s4 (
    .F(n544_7),
    .I0(ff_do_refresh),
    .I1(ff_col_address[5]),
    .I2(O_sdram_addr_d_5),
    .I3(n581_6) 
);
defparam n544_s4.INIT=16'hBBF0;
  LUT3 n259_s10 (
    .F(n259_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n259_s10.INIT=8'h3A;
  LUT4 n262_s12 (
    .F(n262_16),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n262_s12.INIT=16'hA7C0;
  LUT3 n259_s11 (
    .F(n259_16),
    .I0(ff_do_refresh),
    .I1(n581_6),
    .I2(n259_13) 
);
defparam n259_s11.INIT=8'h8F;
  LUT4 n390_s2 (
    .F(n390_6),
    .I0(ff_main_state[0]),
    .I1(n10_5),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n390_s2.INIT=16'h0004;
  LUT3 n810_s4 (
    .F(n810_8),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n810_s4.INIT=8'h02;
  LUT3 n387_s1 (
    .F(n387_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5) 
);
defparam n387_s1.INIT=8'hE0;
  LUT3 n356_s3 (
    .F(n356_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5) 
);
defparam n356_s3.INIT=8'h10;
  LUT4 n468_s8 (
    .F(n468_14),
    .I0(n390_6),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_5) 
);
defparam n468_s8.INIT=16'h4555;
  LUT4 n527_s8 (
    .F(n527_15),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_5) 
);
defparam n527_s8.INIT=16'h4555;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0002;
  LUT4 n371_s2 (
    .F(n371_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n390_6) 
);
defparam n371_s2.INIT=16'hFF01;
  LUT4 n302_s1 (
    .F(n302_5),
    .I0(ff_main_timer_12_6),
    .I1(n810_8),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n302_s1.INIT=16'h0400;
  LUT3 ff_sdr_address_9_s3 (
    .F(ff_sdr_address_9_7),
    .I0(n245_6),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s3.INIT=8'hEF;
  LUT4 ff_main_timer_14_s6 (
    .F(ff_main_timer_14_13),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer_12_8),
    .I2(ff_main_timer_12_9),
    .I3(n371_6) 
);
defparam ff_main_timer_14_s6.INIT=16'hFF7F;
  LUT3 n471_s7 (
    .F(n471_13),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n471_s7.INIT=8'h20;
  LUT3 n529_s6 (
    .F(n529_11),
    .I0(ff_col_address[7]),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n529_s6.INIT=8'h20;
  LUT4 n268_s9 (
    .F(n268_14),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(n810_8),
    .I3(n268_12) 
);
defparam n268_s9.INIT=16'h40FF;
  LUT4 n917_s2 (
    .F(n917_6),
    .I0(ff_reset_n2_1),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n810_8) 
);
defparam n917_s2.INIT=16'hDFFF;
  LUT4 n465_s6 (
    .F(n465_12),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n383_6),
    .I3(n390_6) 
);
defparam n465_s6.INIT=16'h0007;
  LUT4 n463_s3 (
    .F(n463_9),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5),
    .I3(n390_6) 
);
defparam n463_s3.INIT=16'h001F;
  LUT4 n383_s3 (
    .F(n383_8),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5),
    .I3(n383_6) 
);
defparam n383_s3.INIT=16'hFF10;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_16),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_14),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_5),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_12),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_6) 
);
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n21_6),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_6),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_6),
    .CLK(clk85m),
    .CE(n274_9),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_5) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n527_15),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_14_s3 (
    .Q(ff_main_timer[14]),
    .D(n341_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n356_7) 
);
defparam ff_main_timer_14_s3.INIT=1'b1;
  DFFSE ff_main_timer_13_s3 (
    .Q(ff_main_timer[13]),
    .D(n342_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n356_7) 
);
defparam ff_main_timer_13_s3.INIT=1'b1;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n356_7) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n356_7) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n348_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n356_7) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n383_8) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n387_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n172_3;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n132_5;
wire n133_5;
wire n135_5;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n105_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n121_85;
wire n122_86;
wire ff_send_data_23_8;
wire ff_sending_6;
wire ff_state_5_8;
wire ff_count_14_7;
wire n111_89;
wire n112_88;
wire n114_88;
wire n115_88;
wire n172_4;
wire n124_6;
wire n128_6;
wire n128_7;
wire n131_6;
wire n131_7;
wire n132_6;
wire n133_6;
wire n135_6;
wire n102_93;
wire n102_94;
wire n104_91;
wire n104_92;
wire n121_86;
wire ff_send_data_23_9;
wire ff_sending_7;
wire n111_90;
wire n111_91;
wire n132_8;
wire ff_send_data_23_10;
wire ff_send_data_23_11;
wire n119_89;
wire n103_93;
wire n132_10;
wire n108_84;
wire n104_94;
wire n138_8;
wire n319_9;
wire n318_9;
wire n309_9;
wire n308_9;
wire n307_9;
wire n306_9;
wire n303_9;
wire n302_9;
wire n317_9;
wire n316_9;
wire n315_9;
wire n314_9;
wire n313_9;
wire n311_9;
wire n310_9;
wire n321_8;
wire n119_91;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT3 n172_s0 (
    .F(n172_3),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam n172_s0.INIT=8'h40;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_4),
    .I1(ff_count[13]),
    .I2(n124_6),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'hCF20;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n172_4),
    .I1(ff_count[14]),
    .I2(ff_count[13]),
    .I3(n124_6) 
);
defparam n125_s2.INIT=16'h0EF0;
  LUT4 n128_s2 (
    .F(n128_5),
    .I0(n172_4),
    .I1(n128_6),
    .I2(ff_count[10]),
    .I3(n128_7) 
);
defparam n128_s2.INIT=16'h0BB0;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(n131_6),
    .I1(n172_4),
    .I2(ff_count[7]),
    .I3(n131_7) 
);
defparam n131_s2.INIT=16'h0DF0;
  LUT4 n132_s2 (
    .F(n132_5),
    .I0(n128_6),
    .I1(n132_6),
    .I2(n132_10),
    .I3(ff_count[6]) 
);
defparam n132_s2.INIT=16'h0770;
  LUT4 n133_s2 (
    .F(n133_5),
    .I0(n172_4),
    .I1(n128_6),
    .I2(n133_6),
    .I3(ff_count[5]) 
);
defparam n133_s2.INIT=16'h0BB0;
  LUT4 n135_s2 (
    .F(n135_5),
    .I0(n132_6),
    .I1(n128_6),
    .I2(n135_6),
    .I3(ff_count[3]) 
);
defparam n135_s2.INIT=16'h0BB0;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_3) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_green[4]),
    .I1(ff_send_data[19]),
    .I2(n172_3) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_3) 
);
defparam n312_s0.INIT=8'hAC;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(w_blue[5]),
    .I1(ff_send_data[4]),
    .I2(n172_3) 
);
defparam n320_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(n102_93),
    .I1(n102_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n102_s80.INIT=16'hCFA0;
  LUT3 n103_s78 (
    .F(n103_90),
    .I0(n103_93),
    .I1(ff_state[4]),
    .I2(n102_93) 
);
defparam n103_s78.INIT=8'h14;
  LUT4 n105_s78 (
    .F(n105_90),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n104_91),
    .I3(ff_state[2]) 
);
defparam n105_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n103_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(ff_state[0]),
    .I1(n103_93) 
);
defparam n107_s81.INIT=4'h1;
  LUT4 n119_s79 (
    .F(n119_85),
    .I0(n119_91),
    .I1(n128_6),
    .I2(ff_count[4]),
    .I3(n119_89) 
);
defparam n119_s79.INIT=16'h0BB0;
  LUT4 n121_s79 (
    .F(n121_85),
    .I0(n128_6),
    .I1(n119_91),
    .I2(n121_86),
    .I3(ff_count[2]) 
);
defparam n121_s79.INIT=16'h0770;
  LUT4 n122_s80 (
    .F(n122_86),
    .I0(n119_91),
    .I1(n128_6),
    .I2(ff_count[0]),
    .I3(ff_count[1]) 
);
defparam n122_s80.INIT=16'hB00B;
  LUT4 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(ff_count[3]),
    .I1(ff_state[0]),
    .I2(ff_send_data_23_9),
    .I3(n172_3) 
);
defparam ff_send_data_23_s3.INIT=16'hFF40;
  LUT4 ff_sending_s3 (
    .F(ff_sending_6),
    .I0(ff_state[0]),
    .I1(ff_sending_7),
    .I2(n128_6),
    .I3(n172_3) 
);
defparam ff_sending_s3.INIT=16'hFF40;
  LUT4 ff_led_s5 (
    .F(ff_state_5_8),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(n128_6) 
);
defparam ff_led_s5.INIT=16'h4F00;
  LUT4 ff_count_12_s5 (
    .F(ff_count_14_7),
    .I0(n103_93),
    .I1(n172_4),
    .I2(n128_6),
    .I3(n172_3) 
);
defparam ff_count_12_s5.INIT=16'h5F1F;
  LUT4 n111_s81 (
    .F(n111_89),
    .I0(n131_6),
    .I1(n111_90),
    .I2(n111_91),
    .I3(ff_count[12]) 
);
defparam n111_s81.INIT=16'h3740;
  LUT4 n112_s80 (
    .F(n112_88),
    .I0(ff_count[10]),
    .I1(n128_7),
    .I2(n128_6),
    .I3(ff_count[11]) 
);
defparam n112_s80.INIT=16'h0B04;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_90),
    .I3(ff_count[9]) 
);
defparam n114_s80.INIT=16'h4F10;
  LUT3 n115_s80 (
    .F(n115_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_90) 
);
defparam n115_s80.INIT=8'h14;
  LUT4 n172_s1 (
    .F(n172_4),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n102_94) 
);
defparam n172_s1.INIT=16'h0100;
  LUT3 n124_s3 (
    .F(n124_6),
    .I0(ff_count[12]),
    .I1(n111_90),
    .I2(n111_91) 
);
defparam n124_s3.INIT=8'h40;
  LUT2 n128_s3 (
    .F(n128_6),
    .I0(n111_90),
    .I1(n131_6) 
);
defparam n128_s3.INIT=4'h8;
  LUT3 n128_s4 (
    .F(n128_7),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(n111_90) 
);
defparam n128_s4.INIT=8'h10;
  LUT4 n131_s3 (
    .F(n131_6),
    .I0(ff_count[12]),
    .I1(ff_count[13]),
    .I2(ff_count[14]),
    .I3(n111_91) 
);
defparam n131_s3.INIT=16'h0100;
  LUT3 n131_s4 (
    .F(n131_7),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(n133_6) 
);
defparam n131_s4.INIT=8'h10;
  LUT4 n132_s3 (
    .F(n132_6),
    .I0(n132_8),
    .I1(ff_send_data[23]),
    .I2(n104_91),
    .I3(ff_state[0]) 
);
defparam n132_s3.INIT=16'h030A;
  LUT3 n133_s3 (
    .F(n133_6),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(n135_6) 
);
defparam n133_s3.INIT=8'h10;
  LUT3 n135_s3 (
    .F(n135_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n135_s3.INIT=8'h01;
  LUT4 n102_s81 (
    .F(n102_93),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n102_s81.INIT=16'h8000;
  LUT3 n102_s82 (
    .F(n102_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n102_s82.INIT=8'h01;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s79.INIT=4'h8;
  LUT3 n104_s80 (
    .F(n104_92),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n104_s80.INIT=8'h80;
  LUT2 n121_s80 (
    .F(n121_86),
    .I0(ff_count[0]),
    .I1(ff_count[1]) 
);
defparam n121_s80.INIT=4'h1;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(n132_8),
    .I1(n103_93),
    .I2(n131_6),
    .I3(ff_send_data_23_10) 
);
defparam ff_send_data_23_s4.INIT=16'h1000;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(n104_91) 
);
defparam ff_sending_s4.INIT=16'h1000;
  LUT4 n111_s82 (
    .F(n111_90),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(ff_count[7]),
    .I3(n133_6) 
);
defparam n111_s82.INIT=16'h0100;
  LUT4 n111_s83 (
    .F(n111_91),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[10]),
    .I3(ff_count[11]) 
);
defparam n111_s83.INIT=16'h0001;
  LUT3 n132_s5 (
    .F(n132_8),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n102_94) 
);
defparam n132_s5.INIT=8'h10;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_send_data_23_11),
    .I3(ff_count[0]) 
);
defparam ff_send_data_23_s5.INIT=16'h1000;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam ff_send_data_23_s6.INIT=16'h0001;
  LUT4 n119_s82 (
    .F(n119_89),
    .I0(ff_count[3]),
    .I1(ff_count[0]),
    .I2(ff_count[1]),
    .I3(ff_count[2]) 
);
defparam n119_s82.INIT=16'h0001;
  LUT4 n103_s80 (
    .F(n103_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n104_91) 
);
defparam n103_s80.INIT=16'hFE00;
  LUT4 n132_s6 (
    .F(n132_10),
    .I0(ff_count[5]),
    .I1(ff_count[3]),
    .I2(ff_count[4]),
    .I3(n135_6) 
);
defparam n132_s6.INIT=16'h0100;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT4 n104_s81 (
    .F(n104_94),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s81.INIT=16'h0770;
  LUT4 n138_s4 (
    .F(n138_8),
    .I0(n111_90),
    .I1(n131_6),
    .I2(n172_4),
    .I3(ff_count[0]) 
);
defparam n138_s4.INIT=16'h00F7;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[5]) 
);
defparam n319_s3.INIT=16'hBF00;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[6]) 
);
defparam n318_s3.INIT=16'hBF00;
  LUT4 n309_s3 (
    .F(n309_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[15]) 
);
defparam n309_s3.INIT=16'hBF00;
  LUT4 n308_s3 (
    .F(n308_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[16]) 
);
defparam n308_s3.INIT=16'hBF00;
  LUT4 n307_s3 (
    .F(n307_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[17]) 
);
defparam n307_s3.INIT=16'hBF00;
  LUT4 n306_s3 (
    .F(n306_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[18]) 
);
defparam n306_s3.INIT=16'hBF00;
  LUT4 n303_s3 (
    .F(n303_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[21]) 
);
defparam n303_s3.INIT=16'hBF00;
  LUT4 n302_s3 (
    .F(n302_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[22]) 
);
defparam n302_s3.INIT=16'hBF00;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[7]) 
);
defparam n317_s3.INIT=16'hBF00;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[8]) 
);
defparam n316_s3.INIT=16'hBF00;
  LUT4 n315_s3 (
    .F(n315_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[9]) 
);
defparam n315_s3.INIT=16'hBF00;
  LUT4 n314_s3 (
    .F(n314_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[10]) 
);
defparam n314_s3.INIT=16'hBF00;
  LUT4 n313_s3 (
    .F(n313_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[11]) 
);
defparam n313_s3.INIT=16'hBF00;
  LUT4 n311_s3 (
    .F(n311_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[13]) 
);
defparam n311_s3.INIT=16'hBF00;
  LUT4 n310_s3 (
    .F(n310_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[14]) 
);
defparam n310_s3.INIT=16'hBF00;
  LUT4 n321_s2 (
    .F(n321_8),
    .I0(w_green[4]),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(n172_4) 
);
defparam n321_s2.INIT=16'h2000;
  LUT4 n119_s83 (
    .F(n119_91),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n119_s83.INIT=16'h1500;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_94),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_89),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n302_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n303_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n306_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n307_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n308_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n309_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n310_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n311_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n313_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n314_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n315_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n316_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n317_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n318_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n319_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n321_8),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_3),
    .CLK(clk85m),
    .CE(ff_sending_6),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_8),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  w_sending,
  n28_4,
  n31_3,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input w_sending;
input n28_4;
input n31_3;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire ff_blue_5_5;
wire n605_3;
wire ff_wr_8;
wire n339_9;
wire n331_8;
wire n66_6;
wire n65_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n45_6;
wire n44_6;
wire n472_4;
wire n472_5;
wire ff_counter_24_9;
wire n339_10;
wire n64_7;
wire n63_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n54_7;
wire n52_7;
wire n51_7;
wire n50_7;
wire n49_7;
wire n47_7;
wire n46_7;
wire n45_7;
wire ff_counter_24_10;
wire n54_8;
wire n46_8;
wire n298_11;
wire n240_11;
wire n67_8;
wire n43_9;
wire ff_counter_24_15;
wire n42_9;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT3 n472_s0 (
    .F(ff_blue_5_5),
    .I0(n472_4),
    .I1(n605_3),
    .I2(n472_5) 
);
defparam n472_s0.INIT=8'hEC;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT4 ff_wr_s3 (
    .F(ff_wr_8),
    .I0(n472_4),
    .I1(n472_5),
    .I2(n605_3),
    .I3(w_sending) 
);
defparam ff_wr_s3.INIT=16'hF8FF;
  LUT4 n339_s4 (
    .F(n339_9),
    .I0(w_bus_valid),
    .I1(n339_10),
    .I2(w_pulse2),
    .I3(w_pulse1) 
);
defparam n339_s4.INIT=16'h00F2;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n65_s1 (
    .F(n65_6),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(n605_3),
    .I3(ff_counter[2]) 
);
defparam n65_s1.INIT=16'hFEF1;
  LUT3 n64_s1 (
    .F(n64_6),
    .I0(n605_3),
    .I1(ff_counter[3]),
    .I2(n64_7) 
);
defparam n64_s1.INIT=8'hBE;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(n63_7),
    .I2(ff_counter[4]) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT3 n61_s1 (
    .F(n61_6),
    .I0(n605_3),
    .I1(ff_counter[6]),
    .I2(n61_7) 
);
defparam n61_s1.INIT=8'hBE;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n605_3),
    .I1(n60_7),
    .I2(ff_counter[7]) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_7),
    .I2(n605_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT3 n58_s1 (
    .F(n58_6),
    .I0(n605_3),
    .I1(ff_counter[9]),
    .I2(n58_7) 
);
defparam n58_s1.INIT=8'hBE;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n605_3),
    .I1(ff_counter[10]),
    .I2(n57_7) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_7),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT3 n55_s1 (
    .F(n55_6),
    .I0(n605_3),
    .I1(ff_counter[12]),
    .I2(n55_7) 
);
defparam n55_s1.INIT=8'hBE;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n605_3),
    .I1(n54_7),
    .I2(ff_counter[13]) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n53_s1 (
    .F(n53_6),
    .I0(ff_counter[13]),
    .I1(n54_7),
    .I2(n605_3),
    .I3(ff_counter[14]) 
);
defparam n53_s1.INIT=16'hFBF4;
  LUT3 n52_s1 (
    .F(n52_6),
    .I0(n605_3),
    .I1(ff_counter[15]),
    .I2(n52_7) 
);
defparam n52_s1.INIT=8'hBE;
  LUT3 n51_s1 (
    .F(n51_6),
    .I0(n605_3),
    .I1(ff_counter[16]),
    .I2(n51_7) 
);
defparam n51_s1.INIT=8'hBE;
  LUT4 n50_s1 (
    .F(n50_6),
    .I0(n54_7),
    .I1(n50_7),
    .I2(n605_3),
    .I3(ff_counter[17]) 
);
defparam n50_s1.INIT=16'hF7F8;
  LUT3 n49_s1 (
    .F(n49_6),
    .I0(n605_3),
    .I1(ff_counter[18]),
    .I2(n49_7) 
);
defparam n49_s1.INIT=8'hBE;
  LUT4 n48_s1 (
    .F(n48_6),
    .I0(ff_counter[18]),
    .I1(n49_7),
    .I2(n605_3),
    .I3(ff_counter[19]) 
);
defparam n48_s1.INIT=16'hFBF4;
  LUT4 n47_s1 (
    .F(n47_6),
    .I0(n49_7),
    .I1(n47_7),
    .I2(n605_3),
    .I3(ff_counter[20]) 
);
defparam n47_s1.INIT=16'hF7F8;
  LUT4 n46_s1 (
    .F(n46_6),
    .I0(n54_7),
    .I1(n46_7),
    .I2(n605_3),
    .I3(ff_counter[21]) 
);
defparam n46_s1.INIT=16'hF7F8;
  LUT3 n45_s1 (
    .F(n45_6),
    .I0(n605_3),
    .I1(ff_counter[22]),
    .I2(n45_7) 
);
defparam n45_s1.INIT=8'hBE;
  LUT3 n44_s1 (
    .F(n44_6),
    .I0(n605_3),
    .I1(ff_counter[23]),
    .I2(n472_4) 
);
defparam n44_s1.INIT=8'hBE;
  LUT4 n472_s1 (
    .F(n472_4),
    .I0(ff_counter[21]),
    .I1(ff_counter[22]),
    .I2(n54_7),
    .I3(n46_7) 
);
defparam n472_s1.INIT=16'h1000;
  LUT4 n472_s2 (
    .F(n472_5),
    .I0(ff_counter[23]),
    .I1(ff_counter[24]),
    .I2(ff_counter[25]),
    .I3(ff_on) 
);
defparam n472_s2.INIT=16'h0100;
  LUT4 ff_counter_24_s4 (
    .F(ff_counter_24_9),
    .I0(ff_counter[21]),
    .I1(ff_counter[22]),
    .I2(ff_counter_24_10),
    .I3(n54_7) 
);
defparam ff_counter_24_s4.INIT=16'h1000;
  LUT2 n339_s5 (
    .F(n339_10),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n339_s5.INIT=4'h9;
  LUT3 n64_s2 (
    .F(n64_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]) 
);
defparam n64_s2.INIT=8'h01;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT3 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(n63_7) 
);
defparam n61_s2.INIT=8'h10;
  LUT4 n60_s2 (
    .F(n60_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(ff_counter[6]),
    .I3(n63_7) 
);
defparam n60_s2.INIT=16'h0100;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(n60_7) 
);
defparam n58_s2.INIT=8'h10;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(ff_counter[9]),
    .I3(n60_7) 
);
defparam n57_s2.INIT=16'h0100;
  LUT3 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]),
    .I2(n57_7) 
);
defparam n55_s2.INIT=8'h10;
  LUT4 n54_s2 (
    .F(n54_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(n54_8),
    .I3(n60_7) 
);
defparam n54_s2.INIT=16'h1000;
  LUT3 n52_s2 (
    .F(n52_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]),
    .I2(n54_7) 
);
defparam n52_s2.INIT=8'h10;
  LUT4 n51_s2 (
    .F(n51_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]),
    .I2(ff_counter[15]),
    .I3(n54_7) 
);
defparam n51_s2.INIT=16'h0100;
  LUT4 n50_s2 (
    .F(n50_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]),
    .I2(ff_counter[15]),
    .I3(ff_counter[16]) 
);
defparam n50_s2.INIT=16'h0001;
  LUT3 n49_s2 (
    .F(n49_7),
    .I0(ff_counter[17]),
    .I1(n54_7),
    .I2(n50_7) 
);
defparam n49_s2.INIT=8'h40;
  LUT2 n47_s2 (
    .F(n47_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]) 
);
defparam n47_s2.INIT=4'h1;
  LUT4 n46_s2 (
    .F(n46_7),
    .I0(ff_counter[17]),
    .I1(ff_counter[18]),
    .I2(n46_8),
    .I3(n50_7) 
);
defparam n46_s2.INIT=16'h1000;
  LUT3 n45_s2 (
    .F(n45_7),
    .I0(ff_counter[21]),
    .I1(n54_7),
    .I2(n46_7) 
);
defparam n45_s2.INIT=8'h40;
  LUT2 ff_counter_24_s5 (
    .F(ff_counter_24_10),
    .I0(ff_counter[23]),
    .I1(n46_7) 
);
defparam ff_counter_24_s5.INIT=4'h4;
  LUT4 n54_s3 (
    .F(n54_8),
    .I0(ff_counter[9]),
    .I1(ff_counter[10]),
    .I2(ff_counter[11]),
    .I3(ff_counter[12]) 
);
defparam n54_s3.INIT=16'h0001;
  LUT2 n46_s3 (
    .F(n46_8),
    .I0(ff_counter[19]),
    .I1(ff_counter[20]) 
);
defparam n46_s3.INIT=4'h1;
  LUT4 n298_s5 (
    .F(n298_11),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s5.INIT=16'h0100;
  LUT4 n240_s5 (
    .F(n240_11),
    .I0(n31_3),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n240_s5.INIT=16'h0200;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT4 n43_s3 (
    .F(n43_9),
    .I0(ff_counter[25]),
    .I1(n605_3),
    .I2(ff_counter[24]),
    .I3(ff_counter_24_9) 
);
defparam n43_s3.INIT=16'hCEFC;
  LUT4 ff_counter_24_s7 (
    .F(ff_counter_24_15),
    .I0(ff_counter[24]),
    .I1(n605_3),
    .I2(ff_counter[25]),
    .I3(ff_counter_24_9) 
);
defparam ff_counter_24_s7.INIT=16'hFEFF;
  LUT4 n42_s3 (
    .F(n42_9),
    .I0(ff_counter[24]),
    .I1(ff_counter_24_9),
    .I2(ff_counter[25]),
    .I3(n605_3) 
);
defparam n42_s3.INIT=16'hFFB0;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_6),
    .CLK(clk85m),
    .CE(ff_counter_24_15),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_6),
    .CLK(clk85m),
    .CE(ff_counter_24_15),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_15),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_15),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_15),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_15),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_6),
    .CLK(clk85m),
    .CE(ff_counter_24_15),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_15),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_15),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_6),
    .CLK(clk85m),
    .CE(ff_counter_24_15),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_15),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_15),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_15),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_15),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_15),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_15),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_15),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_15),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_15),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_15),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_15),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_6),
    .CLK(clk85m),
    .CE(ff_counter_24_15),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_15),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_15),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_5),
    .CLK(clk85m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_24_s6 (
    .Q(ff_counter[24]),
    .D(n43_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s6.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_pulse2;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .w_sending(w_sending),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
