Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Thu Oct  4 03:51:09 2018
| Host         : cy-Lenovo-ideapad-Y700-15ISK running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -file ./reports/synth_timing_report_aes.txt -delay_type min_max -max_path 50
| Design       : aes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
--------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.541        0.000                      0                 2322        0.073        0.000                      0                 2322        3.000        0.000                       0                  1952  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 5.473}      10.945          91.364          
  w_clkfbout_clk_wiz_gen  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen         1.541        0.000                      0                 2322        0.073        0.000                      0                 2322        4.493        0.000                       0                  1948  
  w_clkfbout_clk_wiz_gen                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                clk_gen_instance/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack        1.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.493ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__10/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__4/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.568ns  (logic 3.491ns (40.743%)  route 5.077ns (59.257%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     0.868 r  gcm_aes_instance/stage5/sel__10/DOBDO[0]
                         net (fo=4, unplaced)         0.800     1.668    gcm_aes_instance/stage5/in_byte70_in[7]
                         LUT3 (Prop_lut3_I1_O)        0.150     1.818 r  gcm_aes_instance/stage5/g0_b0__87_i_7/O
                         net (fo=2, unplaced)         0.460     2.278    gcm_aes_instance/stage5/g0_b0__87_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.402 r  gcm_aes_instance/stage5/g0_b0__88_i_2/O
                         net (fo=32, unplaced)        0.973     3.375    gcm_aes_instance/stage5/SBOX14_out[49]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.499 r  gcm_aes_instance/stage5/g3_b4__88/O
                         net (fo=1, unplaced)         0.000     3.499    gcm_aes_instance/stage5/g3_b4__88_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.716 r  gcm_aes_instance/stage5/SBOX_inferred__40/sel__2_i_86/O
                         net (fo=3, unplaced)         0.923     4.639    gcm_aes_instance/stage5/SBOX_inferred__40/sel__2_i_86_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.937 r  gcm_aes_instance/stage5/sel__4_i_17__1/O
                         net (fo=2, unplaced)         1.122     6.059    gcm_aes_instance/stage5/sel__4_i_17__1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.183 r  gcm_aes_instance/stage5/sel__4_i_12__1/O
                         net (fo=1, unplaced)         0.800     6.983    gcm_aes_instance/stage6/w_s5_encrypted_cb[59]
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__4/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__4/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.524    gcm_aes_instance/stage6/sel__4
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.983    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__8/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 3.491ns (40.795%)  route 5.066ns (59.205%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage4/sel__8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     0.868 r  gcm_aes_instance/stage4/sel__8/DOBDO[7]
                         net (fo=11, unplaced)        0.800     1.668    gcm_aes_instance/stage4/sel__8_n_24
                         LUT3 (Prop_lut3_I1_O)        0.150     1.818 r  gcm_aes_instance/stage4/g0_b0__78_i_7/O
                         net (fo=1, unplaced)         0.449     2.267    gcm_aes_instance/stage4/g0_b0__78_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.391 r  gcm_aes_instance/stage4/g0_b0__78_i_2/O
                         net (fo=32, unplaced)        0.973     3.364    gcm_aes_instance/stage4/SBOX14_out[1]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.488 r  gcm_aes_instance/stage4/g3_b3__78/O
                         net (fo=2, unplaced)         0.000     3.488    gcm_aes_instance/stage4/g3_b3__78_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.705 r  gcm_aes_instance/stage4/SBOX_inferred__46/r_encrypted_cb_reg_rep_bsel_i_126/O
                         net (fo=3, unplaced)         0.923     4.628    gcm_aes_instance/stage4/SBOX_inferred__46/r_encrypted_cb_reg_rep_bsel_i_126_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.926 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_52__0/O
                         net (fo=2, unplaced)         1.122     6.048    gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_52__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.172 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_13__0/O
                         net (fo=1, unplaced)         0.800     6.972    gcm_aes_instance/stage5/w_s4_encrypted_cb[12]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.524    gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__8/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 3.491ns (40.795%)  route 5.066ns (59.205%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage4/sel__8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     0.868 r  gcm_aes_instance/stage4/sel__8/DOBDO[7]
                         net (fo=11, unplaced)        0.800     1.668    gcm_aes_instance/stage4/sel__8_n_24
                         LUT3 (Prop_lut3_I1_O)        0.150     1.818 r  gcm_aes_instance/stage4/g0_b0__78_i_7/O
                         net (fo=1, unplaced)         0.449     2.267    gcm_aes_instance/stage4/g0_b0__78_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.391 r  gcm_aes_instance/stage4/g0_b0__78_i_2/O
                         net (fo=32, unplaced)        0.973     3.364    gcm_aes_instance/stage4/SBOX14_out[1]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.488 r  gcm_aes_instance/stage4/g3_b3__78/O
                         net (fo=2, unplaced)         0.000     3.488    gcm_aes_instance/stage4/g3_b3__78_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.705 r  gcm_aes_instance/stage4/SBOX_inferred__46/r_encrypted_cb_reg_rep_bsel_i_126/O
                         net (fo=3, unplaced)         0.923     4.628    gcm_aes_instance/stage4/SBOX_inferred__46/r_encrypted_cb_reg_rep_bsel_i_126_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.926 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_52__0/O
                         net (fo=2, unplaced)         1.122     6.048    gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_52__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.172 r  gcm_aes_instance/stage4/sel__0_i_5__0/O
                         net (fo=1, unplaced)         0.800     6.972    gcm_aes_instance/stage5/w_s4_encrypted_cb[20]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__0/CLKARDCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.524    gcm_aes_instance/stage5/sel__0
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 3.491ns (40.795%)  route 5.066ns (59.205%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     0.868 r  gcm_aes_instance/stage5/sel__2/DOBDO[0]
                         net (fo=5, unplaced)         0.800     1.668    gcm_aes_instance/stage5/in_byte86_in[7]
                         LUT3 (Prop_lut3_I1_O)        0.150     1.818 r  gcm_aes_instance/stage5/g0_b0__79_i_7/O
                         net (fo=1, unplaced)         0.449     2.267    gcm_aes_instance/stage5/g0_b0__79_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.391 r  gcm_aes_instance/stage5/g0_b0__79_i_2/O
                         net (fo=32, unplaced)        0.973     3.364    gcm_aes_instance/stage5/SBOX14_out[121]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.488 r  gcm_aes_instance/stage5/g3_b3__79/O
                         net (fo=1, unplaced)         0.000     3.488    gcm_aes_instance/stage5/g3_b3__79_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.705 r  gcm_aes_instance/stage5/SBOX_inferred__31/r_encrypted_cb_reg_rep_bsel_i_89/O
                         net (fo=3, unplaced)         0.923     4.628    gcm_aes_instance/stage5/SBOX_inferred__31/r_encrypted_cb_reg_rep_bsel_i_89_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.926 r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel_i_30/O
                         net (fo=2, unplaced)         1.122     6.048    gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel_i_30_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.172 r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel_i_4__1/O
                         net (fo=1, unplaced)         0.800     6.972    gcm_aes_instance/stage6/w_s5_encrypted_cb[3]
                         RAMB18E1                                     r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.524    gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.550ns  (logic 3.491ns (40.828%)  route 5.059ns (59.172%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     0.868 r  gcm_aes_instance/stage5/sel__2/DOBDO[0]
                         net (fo=5, unplaced)         0.800     1.668    gcm_aes_instance/stage5/in_byte86_in[7]
                         LUT3 (Prop_lut3_I1_O)        0.150     1.818 r  gcm_aes_instance/stage5/g0_b0__79_i_7/O
                         net (fo=1, unplaced)         0.449     2.267    gcm_aes_instance/stage5/g0_b0__79_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.391 r  gcm_aes_instance/stage5/g0_b0__79_i_2/O
                         net (fo=32, unplaced)        0.973     3.364    gcm_aes_instance/stage5/SBOX14_out[121]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.488 r  gcm_aes_instance/stage5/g3_b2__79/O
                         net (fo=1, unplaced)         0.000     3.488    gcm_aes_instance/stage5/g3_b2__79_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.705 r  gcm_aes_instance/stage5/SBOX_inferred__31/r_encrypted_cb_reg_rep_bsel_i_99/O
                         net (fo=2, unplaced)         0.916     4.621    gcm_aes_instance/stage5/SBOX_inferred__31/r_encrypted_cb_reg_rep_bsel_i_99_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.919 r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel_i_34/O
                         net (fo=2, unplaced)         1.122     6.041    gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel_i_34_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.165 r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel_i_5__1/O
                         net (fo=1, unplaced)         0.800     6.965    gcm_aes_instance/stage6/w_s5_encrypted_cb[4]
                         RAMB18E1                                     r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.524    gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__10/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.542ns  (logic 3.465ns (40.562%)  route 5.077ns (59.438%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage4/sel__4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     0.868 r  gcm_aes_instance/stage4/sel__4/DOBDO[0]
                         net (fo=4, unplaced)         0.800     1.668    gcm_aes_instance/stage4/in_byte73_in[7]
                         LUT3 (Prop_lut3_I2_O)        0.124     1.792 r  gcm_aes_instance/stage4/g0_b0__73_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage4/g0_b0__73_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.376 r  gcm_aes_instance/stage4/g0_b0__74_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage4/SBOX14_out[33]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage4/g3_b3__74/O
                         net (fo=2, unplaced)         0.000     3.473    gcm_aes_instance/stage4/g3_b3__74_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.690 r  gcm_aes_instance/stage4/SBOX_inferred__42/sel__10_i_126/O
                         net (fo=3, unplaced)         0.923     4.613    gcm_aes_instance/stage4/SBOX_inferred__42/sel__10_i_126_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.911 r  gcm_aes_instance/stage4/sel__10_i_52__0/O
                         net (fo=2, unplaced)         1.122     6.033    gcm_aes_instance/stage4/sel__10_i_52__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.157 r  gcm_aes_instance/stage4/sel__10_i_13__0/O
                         net (fo=1, unplaced)         0.800     6.957    gcm_aes_instance/stage5/w_s4_encrypted_cb[108]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.524    gcm_aes_instance/stage5/sel__10
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__12/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.542ns  (logic 3.465ns (40.562%)  route 5.077ns (59.438%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage4/sel__4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     0.868 r  gcm_aes_instance/stage4/sel__4/DOBDO[0]
                         net (fo=4, unplaced)         0.800     1.668    gcm_aes_instance/stage4/in_byte73_in[7]
                         LUT3 (Prop_lut3_I2_O)        0.124     1.792 r  gcm_aes_instance/stage4/g0_b0__73_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage4/g0_b0__73_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.376 r  gcm_aes_instance/stage4/g0_b0__74_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage4/SBOX14_out[33]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage4/g3_b3__74/O
                         net (fo=2, unplaced)         0.000     3.473    gcm_aes_instance/stage4/g3_b3__74_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.690 r  gcm_aes_instance/stage4/SBOX_inferred__42/sel__10_i_126/O
                         net (fo=3, unplaced)         0.923     4.613    gcm_aes_instance/stage4/SBOX_inferred__42/sel__10_i_126_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.911 r  gcm_aes_instance/stage4/sel__10_i_52__0/O
                         net (fo=2, unplaced)         1.122     6.033    gcm_aes_instance/stage4/sel__10_i_52__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.157 r  gcm_aes_instance/stage4/sel__12_i_5__0/O
                         net (fo=1, unplaced)         0.800     6.957    gcm_aes_instance/stage5/w_s4_encrypted_cb[116]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/CLKARDCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.524    gcm_aes_instance/stage5/sel__12
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__12/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.542ns  (logic 3.465ns (40.562%)  route 5.077ns (59.438%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.868 r  gcm_aes_instance/stage5/sel__12/DOADO[7]
                         net (fo=8, unplaced)         0.800     1.668    gcm_aes_instance/stage5/in_byte79_in[0]
                         LUT4 (Prop_lut4_I3_O)        0.124     1.792 r  gcm_aes_instance/stage5/g0_b0__84_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage5/g0_b0__84_i_7_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.376 r  gcm_aes_instance/stage5/g0_b0__84_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage5/SBOX14_out[81]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage5/g3_b4__84/O
                         net (fo=1, unplaced)         0.000     3.473    gcm_aes_instance/stage5/g3_b4__84_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.690 r  gcm_aes_instance/stage5/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_83/O
                         net (fo=3, unplaced)         0.923     4.613    gcm_aes_instance/stage5/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_83_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.911 r  gcm_aes_instance/stage5/sel__0_i_18__0/O
                         net (fo=2, unplaced)         1.122     6.033    gcm_aes_instance/stage5/sel__0_i_18__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.157 r  gcm_aes_instance/stage5/sel__0_i_12__1/O
                         net (fo=1, unplaced)         0.800     6.957    gcm_aes_instance/stage6/w_s5_encrypted_cb[27]
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__0/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.524    gcm_aes_instance/stage6/sel__0
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__12/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.542ns  (logic 3.465ns (40.562%)  route 5.077ns (59.438%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     0.868 r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/DOADO[1]
                         net (fo=4, unplaced)         0.800     1.668    gcm_aes_instance/stage5/in_byte85_in[6]
                         LUT4 (Prop_lut4_I3_O)        0.124     1.792 r  gcm_aes_instance/stage5/g0_b0__80_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage5/g0_b0__80_i_7_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.376 r  gcm_aes_instance/stage5/g0_b0__80_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage5/SBOX14_out[113]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage5/g3_b4__80/O
                         net (fo=1, unplaced)         0.000     3.473    gcm_aes_instance/stage5/g3_b4__80_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.690 r  gcm_aes_instance/stage5/SBOX_inferred__32/sel__10_i_83/O
                         net (fo=3, unplaced)         0.923     4.613    gcm_aes_instance/stage5/SBOX_inferred__32/sel__10_i_83_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.911 r  gcm_aes_instance/stage5/sel__12_i_18__1/O
                         net (fo=2, unplaced)         1.122     6.033    gcm_aes_instance/stage5/sel__12_i_18__1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.157 r  gcm_aes_instance/stage5/sel__12_i_12__1/O
                         net (fo=1, unplaced)         0.800     6.957    gcm_aes_instance/stage6/w_s5_encrypted_cb[123]
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__12/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__12/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.524    gcm_aes_instance/stage6/sel__12
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/sel__0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 3.465ns (40.596%)  route 5.070ns (59.404%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     0.868 r  gcm_aes_instance/stage6/sel__4/DOBDO[1]
                         net (fo=4, unplaced)         0.800     1.668    gcm_aes_instance/stage6/in_byte73_in[6]
                         LUT4 (Prop_lut4_I3_O)        0.124     1.792 r  gcm_aes_instance/stage6/g0_b0__104_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage6/g0_b0__104_i_7_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     2.376 r  gcm_aes_instance/stage6/g0_b0__104_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage6/SBOX14_out[49]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage6/g3_b0__104/O
                         net (fo=1, unplaced)         0.000     3.473    gcm_aes_instance/stage6/g3_b0__104_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.690 r  gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_115/O
                         net (fo=2, unplaced)         0.916     4.606    gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_115_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.904 r  gcm_aes_instance/stage6/sel__0_i_44/O
                         net (fo=2, unplaced)         1.122     6.026    gcm_aes_instance/stage6/fn_gf_multiply2352_return[6]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.150 r  gcm_aes_instance/stage6/sel__0_i_7__2/O
                         net (fo=1, unplaced)         0.800     6.950    gcm_aes_instance/stage7/w_s6_encrypted_cb[41]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/CLKARDCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     8.524    gcm_aes_instance/stage7/sel__0
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.950    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/sel__0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 3.465ns (40.596%)  route 5.070ns (59.404%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     0.868 r  gcm_aes_instance/stage6/sel__4/DOBDO[1]
                         net (fo=4, unplaced)         0.800     1.668    gcm_aes_instance/stage6/in_byte73_in[6]
                         LUT4 (Prop_lut4_I3_O)        0.124     1.792 r  gcm_aes_instance/stage6/g0_b0__104_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage6/g0_b0__104_i_7_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     2.376 r  gcm_aes_instance/stage6/g0_b0__104_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage6/SBOX14_out[49]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage6/g3_b2__104/O
                         net (fo=1, unplaced)         0.000     3.473    gcm_aes_instance/stage6/g3_b2__104_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.690 r  gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_99/O
                         net (fo=2, unplaced)         0.916     4.606    gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_99_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.904 r  gcm_aes_instance/stage6/sel__0_i_34/O
                         net (fo=2, unplaced)         1.122     6.026    gcm_aes_instance/stage6/fn_gf_multiply2352_return[4]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.150 r  gcm_aes_instance/stage6/sel__0_i_5__2/O
                         net (fo=1, unplaced)         0.800     6.950    gcm_aes_instance/stage7/w_s6_encrypted_cb[43]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/CLKARDCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.524    gcm_aes_instance/stage7/sel__0
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.950    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/sel__0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 3.465ns (40.596%)  route 5.070ns (59.404%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     0.868 r  gcm_aes_instance/stage6/sel__4/DOBDO[1]
                         net (fo=4, unplaced)         0.800     1.668    gcm_aes_instance/stage6/in_byte73_in[6]
                         LUT4 (Prop_lut4_I3_O)        0.124     1.792 r  gcm_aes_instance/stage6/g0_b0__104_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage6/g0_b0__104_i_7_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     2.376 r  gcm_aes_instance/stage6/g0_b0__104_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage6/SBOX14_out[49]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage6/g3_b3__104/O
                         net (fo=1, unplaced)         0.000     3.473    gcm_aes_instance/stage6/g3_b3__104_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.690 r  gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_89/O
                         net (fo=2, unplaced)         0.916     4.606    gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_89_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.904 r  gcm_aes_instance/stage6/sel__0_i_30/O
                         net (fo=2, unplaced)         1.122     6.026    gcm_aes_instance/stage6/fn_gf_multiply2352_return[3]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.150 r  gcm_aes_instance/stage6/sel__0_i_4__2/O
                         net (fo=1, unplaced)         0.800     6.950    gcm_aes_instance/stage7/w_s6_encrypted_cb[44]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/CLKARDCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.524    gcm_aes_instance/stage7/sel__0
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.950    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 3.465ns (40.596%)  route 5.070ns (59.404%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     0.868 r  gcm_aes_instance/stage6/sel__4/DOBDO[1]
                         net (fo=4, unplaced)         0.800     1.668    gcm_aes_instance/stage6/in_byte73_in[6]
                         LUT4 (Prop_lut4_I3_O)        0.124     1.792 r  gcm_aes_instance/stage6/g0_b0__104_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage6/g0_b0__104_i_7_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     2.376 r  gcm_aes_instance/stage6/g0_b0__104_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage6/SBOX14_out[49]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage6/g3_b0__104/O
                         net (fo=1, unplaced)         0.000     3.473    gcm_aes_instance/stage6/g3_b0__104_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.690 r  gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_115/O
                         net (fo=2, unplaced)         0.916     4.606    gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_115_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.904 r  gcm_aes_instance/stage6/sel__0_i_44/O
                         net (fo=2, unplaced)         1.122     6.026    gcm_aes_instance/stage6/fn_gf_multiply2352_return[6]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.150 r  gcm_aes_instance/stage6/sel__0_i_15__2/O
                         net (fo=1, unplaced)         0.800     6.950    gcm_aes_instance/stage7/w_s6_encrypted_cb[33]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     8.524    gcm_aes_instance/stage7/sel__0
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.950    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 3.465ns (40.596%)  route 5.070ns (59.404%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     0.868 r  gcm_aes_instance/stage6/sel__4/DOBDO[1]
                         net (fo=4, unplaced)         0.800     1.668    gcm_aes_instance/stage6/in_byte73_in[6]
                         LUT4 (Prop_lut4_I3_O)        0.124     1.792 r  gcm_aes_instance/stage6/g0_b0__104_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage6/g0_b0__104_i_7_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     2.376 r  gcm_aes_instance/stage6/g0_b0__104_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage6/SBOX14_out[49]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage6/g3_b2__104/O
                         net (fo=1, unplaced)         0.000     3.473    gcm_aes_instance/stage6/g3_b2__104_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.690 r  gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_99/O
                         net (fo=2, unplaced)         0.916     4.606    gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_99_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.904 r  gcm_aes_instance/stage6/sel__0_i_34/O
                         net (fo=2, unplaced)         1.122     6.026    gcm_aes_instance/stage6/fn_gf_multiply2352_return[4]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.150 r  gcm_aes_instance/stage6/sel__0_i_13__2/O
                         net (fo=1, unplaced)         0.800     6.950    gcm_aes_instance/stage7/w_s6_encrypted_cb[35]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.524    gcm_aes_instance/stage7/sel__0
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.950    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 3.465ns (40.596%)  route 5.070ns (59.404%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     0.868 r  gcm_aes_instance/stage6/sel__4/DOBDO[1]
                         net (fo=4, unplaced)         0.800     1.668    gcm_aes_instance/stage6/in_byte73_in[6]
                         LUT4 (Prop_lut4_I3_O)        0.124     1.792 r  gcm_aes_instance/stage6/g0_b0__104_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage6/g0_b0__104_i_7_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     2.376 r  gcm_aes_instance/stage6/g0_b0__104_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage6/SBOX14_out[49]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage6/g3_b3__104/O
                         net (fo=1, unplaced)         0.000     3.473    gcm_aes_instance/stage6/g3_b3__104_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.690 r  gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_89/O
                         net (fo=2, unplaced)         0.916     4.606    gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_89_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.904 r  gcm_aes_instance/stage6/sel__0_i_30/O
                         net (fo=2, unplaced)         1.122     6.026    gcm_aes_instance/stage6/fn_gf_multiply2352_return[3]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.150 r  gcm_aes_instance/stage6/sel__0_i_12__2/O
                         net (fo=1, unplaced)         0.800     6.950    gcm_aes_instance/stage7/w_s6_encrypted_cb[36]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.524    gcm_aes_instance/stage7/sel__0
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.950    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__10/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.531ns  (logic 3.465ns (40.615%)  route 5.066ns (59.385%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     0.868 r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/DOBDO[0]
                         net (fo=5, unplaced)         0.800     1.668    gcm_aes_instance/stage5/in_byte62_in[7]
                         LUT3 (Prop_lut3_I2_O)        0.124     1.792 r  gcm_aes_instance/stage5/g0_b0__91_i_7/O
                         net (fo=1, unplaced)         0.449     2.241    gcm_aes_instance/stage5/g0_b0__91_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.365 r  gcm_aes_instance/stage5/g0_b0__91_i_2/O
                         net (fo=32, unplaced)        0.973     3.338    gcm_aes_instance/stage5/SBOX14_out[25]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.462 r  gcm_aes_instance/stage5/g3_b3__91/O
                         net (fo=1, unplaced)         0.000     3.462    gcm_aes_instance/stage5/g3_b3__91_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.679 r  gcm_aes_instance/stage5/SBOX_inferred__43/sel__10_i_89/O
                         net (fo=3, unplaced)         0.923     4.602    gcm_aes_instance/stage5/SBOX_inferred__43/sel__10_i_89_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.900 r  gcm_aes_instance/stage5/sel__10_i_30/O
                         net (fo=2, unplaced)         1.122     6.022    gcm_aes_instance/stage5/sel__10_i_30_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.146 r  gcm_aes_instance/stage5/sel__10_i_4__1/O
                         net (fo=1, unplaced)         0.800     6.946    gcm_aes_instance/stage6/w_s5_encrypted_cb[99]
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__10/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__10/CLKARDCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.524    gcm_aes_instance/stage6/sel__10
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__12/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.531ns  (logic 3.465ns (40.615%)  route 5.066ns (59.385%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     0.868 r  gcm_aes_instance/stage5/sel__12/DOADO[1]
                         net (fo=5, unplaced)         0.800     1.668    gcm_aes_instance/stage5/in_byte79_in[6]
                         LUT3 (Prop_lut3_I2_O)        0.124     1.792 r  gcm_aes_instance/stage5/g0_b0__83_i_7/O
                         net (fo=1, unplaced)         0.449     2.241    gcm_aes_instance/stage5/g0_b0__83_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.365 r  gcm_aes_instance/stage5/g0_b0__83_i_2/O
                         net (fo=32, unplaced)        0.973     3.338    gcm_aes_instance/stage5/SBOX14_out[89]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.462 r  gcm_aes_instance/stage5/g3_b3__83/O
                         net (fo=1, unplaced)         0.000     3.462    gcm_aes_instance/stage5/g3_b3__83_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.679 r  gcm_aes_instance/stage5/SBOX_inferred__35/sel__2_i_92/O
                         net (fo=3, unplaced)         0.923     4.602    gcm_aes_instance/stage5/SBOX_inferred__35/sel__2_i_92_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.900 r  gcm_aes_instance/stage5/sel__2_i_30/O
                         net (fo=2, unplaced)         1.122     6.022    gcm_aes_instance/stage5/sel__2_i_30_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.146 r  gcm_aes_instance/stage5/sel__2_i_4__1/O
                         net (fo=1, unplaced)         0.800     6.946    gcm_aes_instance/stage6/w_s5_encrypted_cb[35]
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__2/CLKARDCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.524    gcm_aes_instance/stage6/sel__2
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.584ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/r_key_schedule_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage4/sel__6/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.526ns  (logic 1.915ns (22.461%)  route 6.611ns (77.539%))
  Logic Levels:           8  (LUT2=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_key_schedule_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage3/r_key_schedule_reg[7]/Q
                         net (fo=98, unplaced)        1.064    -0.066    gcm_aes_instance/stage3/r_key_schedule_reg_n_0_[7]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.229 r  gcm_aes_instance/stage3/g1_b1__36/O
                         net (fo=1, unplaced)         0.000     0.229    gcm_aes_instance/stage3_n_168
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.474 r  gcm_aes_instance/g0_b0__24_i_15/O
                         net (fo=1, unplaced)         0.000     0.474    gcm_aes_instance/g0_b0__24_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.578 r  gcm_aes_instance/g0_b0__24_i_8/O
                         net (fo=12, unplaced)        0.360     0.938    gcm_aes_instance/stage3/in_byte79_in[6]
                         LUT2 (Prop_lut2_I0_O)        0.319     1.257 r  gcm_aes_instance/stage3/g0_b0__24_i_2/O
                         net (fo=64, unplaced)        1.199     2.456    gcm_aes_instance/stage3/SBOX17_out[65]
                         LUT6 (Prop_lut6_I1_O)        0.124     2.580 r  gcm_aes_instance/stage3/g2_b3__34/O
                         net (fo=3, unplaced)         0.920     3.500    gcm_aes_instance/stage3_n_205
                         LUT6 (Prop_lut6_I1_O)        0.124     3.624 r  gcm_aes_instance/sel__2_i_35/O
                         net (fo=7, unplaced)         1.146     4.770    gcm_aes_instance/stage3/in_byte110_in[4]
                         LUT6 (Prop_lut6_I0_O)        0.124     4.894 r  gcm_aes_instance/stage3/sel__6_i_30/O
                         net (fo=2, unplaced)         1.122     6.016    gcm_aes_instance/stage3/sel__6_i_30_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.140 r  gcm_aes_instance/stage3/sel__6_i_13/O
                         net (fo=1, unplaced)         0.800     6.940    gcm_aes_instance/stage4/w_s3_encrypted_cb[76]
                         RAMB18E1                                     r  gcm_aes_instance/stage4/sel__6/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage4/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage4/sel__6/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.524    gcm_aes_instance/stage4/sel__6
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.940    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__10/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.524ns  (logic 3.465ns (40.648%)  route 5.059ns (59.352%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     0.868 r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/DOBDO[0]
                         net (fo=5, unplaced)         0.800     1.668    gcm_aes_instance/stage5/in_byte62_in[7]
                         LUT3 (Prop_lut3_I2_O)        0.124     1.792 r  gcm_aes_instance/stage5/g0_b0__91_i_7/O
                         net (fo=1, unplaced)         0.449     2.241    gcm_aes_instance/stage5/g0_b0__91_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.365 r  gcm_aes_instance/stage5/g0_b0__91_i_2/O
                         net (fo=32, unplaced)        0.973     3.338    gcm_aes_instance/stage5/SBOX14_out[25]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.462 r  gcm_aes_instance/stage5/g3_b2__91/O
                         net (fo=1, unplaced)         0.000     3.462    gcm_aes_instance/stage5/g3_b2__91_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.679 r  gcm_aes_instance/stage5/SBOX_inferred__43/sel__10_i_99/O
                         net (fo=2, unplaced)         0.916     4.595    gcm_aes_instance/stage5/SBOX_inferred__43/sel__10_i_99_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.893 r  gcm_aes_instance/stage5/sel__10_i_34/O
                         net (fo=2, unplaced)         1.122     6.015    gcm_aes_instance/stage5/sel__10_i_34_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.139 r  gcm_aes_instance/stage5/sel__10_i_5__1/O
                         net (fo=1, unplaced)         0.800     6.939    gcm_aes_instance/stage6/w_s5_encrypted_cb[100]
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__10/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__10/CLKARDCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.524    gcm_aes_instance/stage6/sel__10
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/sel__2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.524ns  (logic 3.465ns (40.648%)  route 5.059ns (59.352%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     0.868 r  gcm_aes_instance/stage6/sel__4/DOADO[1]
                         net (fo=4, unplaced)         0.800     1.668    gcm_aes_instance/stage6/in_byte63_in[6]
                         LUT4 (Prop_lut4_I3_O)        0.124     1.792 r  gcm_aes_instance/stage6/g0_b0__107_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage6/g0_b0__107_i_7_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.376 r  gcm_aes_instance/stage6/g0_b0__108_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage6/SBOX14_out[17]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage6/g3_b0__108/O
                         net (fo=1, unplaced)         0.000     3.473    gcm_aes_instance/stage6/g3_b0__108_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.690 r  gcm_aes_instance/stage6/SBOX_inferred__44/sel__2_i_115/O
                         net (fo=2, unplaced)         0.916     4.606    gcm_aes_instance/stage6/SBOX_inferred__44/sel__2_i_115_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.904 r  gcm_aes_instance/stage6/sel__2_i_44__2/O
                         net (fo=1, unplaced)         1.111     6.015    gcm_aes_instance/stage6/fn_gf_multiply2356_return[6]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.139 r  gcm_aes_instance/stage6/sel__2_i_7__2/O
                         net (fo=1, unplaced)         0.800     6.939    gcm_aes_instance/stage7/w_s6_encrypted_cb[25]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/CLKARDCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     8.524    gcm_aes_instance/stage7/sel__2
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/sel__2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.524ns  (logic 3.465ns (40.648%)  route 5.059ns (59.352%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     0.868 r  gcm_aes_instance/stage6/sel__4/DOADO[1]
                         net (fo=4, unplaced)         0.800     1.668    gcm_aes_instance/stage6/in_byte63_in[6]
                         LUT4 (Prop_lut4_I3_O)        0.124     1.792 r  gcm_aes_instance/stage6/g0_b0__107_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage6/g0_b0__107_i_7_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.376 r  gcm_aes_instance/stage6/g0_b0__108_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage6/SBOX14_out[17]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage6/g3_b2__108/O
                         net (fo=1, unplaced)         0.000     3.473    gcm_aes_instance/stage6/g3_b2__108_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.690 r  gcm_aes_instance/stage6/SBOX_inferred__44/sel__2_i_99/O
                         net (fo=2, unplaced)         0.916     4.606    gcm_aes_instance/stage6/SBOX_inferred__44/sel__2_i_99_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.904 r  gcm_aes_instance/stage6/sel__2_i_34/O
                         net (fo=1, unplaced)         1.111     6.015    gcm_aes_instance/stage6/fn_gf_multiply2356_return[4]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.139 r  gcm_aes_instance/stage6/sel__2_i_5__2/O
                         net (fo=1, unplaced)         0.800     6.939    gcm_aes_instance/stage7/w_s6_encrypted_cb[27]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/CLKARDCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.524    gcm_aes_instance/stage7/sel__2
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/sel__2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.524ns  (logic 3.465ns (40.648%)  route 5.059ns (59.352%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     0.868 r  gcm_aes_instance/stage6/sel__4/DOADO[1]
                         net (fo=4, unplaced)         0.800     1.668    gcm_aes_instance/stage6/in_byte63_in[6]
                         LUT4 (Prop_lut4_I3_O)        0.124     1.792 r  gcm_aes_instance/stage6/g0_b0__107_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage6/g0_b0__107_i_7_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.376 r  gcm_aes_instance/stage6/g0_b0__108_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage6/SBOX14_out[17]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage6/g3_b3__108/O
                         net (fo=1, unplaced)         0.000     3.473    gcm_aes_instance/stage6/g3_b3__108_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.690 r  gcm_aes_instance/stage6/SBOX_inferred__44/sel__2_i_89/O
                         net (fo=2, unplaced)         0.916     4.606    gcm_aes_instance/stage6/SBOX_inferred__44/sel__2_i_89_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.904 r  gcm_aes_instance/stage6/sel__2_i_30__0/O
                         net (fo=1, unplaced)         1.111     6.015    gcm_aes_instance/stage6/fn_gf_multiply2356_return[3]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.139 r  gcm_aes_instance/stage6/sel__2_i_4__2/O
                         net (fo=1, unplaced)         0.800     6.939    gcm_aes_instance/stage7/w_s6_encrypted_cb[28]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/CLKARDCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.524    gcm_aes_instance/stage7/sel__2
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/r_key_schedule_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage4/sel__6/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.521ns  (logic 1.915ns (22.475%)  route 6.606ns (77.525%))
  Logic Levels:           8  (LUT2=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_key_schedule_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage3/r_key_schedule_reg[7]/Q
                         net (fo=98, unplaced)        1.064    -0.066    gcm_aes_instance/stage3/r_key_schedule_reg_n_0_[7]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.229 r  gcm_aes_instance/stage3/g1_b1__36/O
                         net (fo=1, unplaced)         0.000     0.229    gcm_aes_instance/stage3_n_168
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.474 r  gcm_aes_instance/g0_b0__24_i_15/O
                         net (fo=1, unplaced)         0.000     0.474    gcm_aes_instance/g0_b0__24_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.578 r  gcm_aes_instance/g0_b0__24_i_8/O
                         net (fo=12, unplaced)        0.360     0.938    gcm_aes_instance/stage3/in_byte79_in[6]
                         LUT2 (Prop_lut2_I0_O)        0.319     1.257 r  gcm_aes_instance/stage3/g0_b0__24_i_2/O
                         net (fo=64, unplaced)        1.199     2.456    gcm_aes_instance/stage3/SBOX17_out[65]
                         LUT6 (Prop_lut6_I1_O)        0.124     2.580 r  gcm_aes_instance/stage3/g2_b1__34/O
                         net (fo=1, unplaced)         0.902     3.482    gcm_aes_instance/stage3_n_209
                         LUT6 (Prop_lut6_I1_O)        0.124     3.606 r  gcm_aes_instance/sel__2_i_43/O
                         net (fo=12, unplaced)        1.159     4.765    gcm_aes_instance/stage3/in_byte110_in[6]
                         LUT6 (Prop_lut6_I0_O)        0.124     4.889 r  gcm_aes_instance/stage3/sel__6_i_36/O
                         net (fo=2, unplaced)         1.122     6.011    gcm_aes_instance/stage3/sel__6_i_36_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.135 r  gcm_aes_instance/stage3/sel__6_i_15/O
                         net (fo=1, unplaced)         0.800     6.935    gcm_aes_instance/stage4/w_s3_encrypted_cb[78]
                         RAMB18E1                                     r  gcm_aes_instance/stage4/sel__6/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage4/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage4/sel__6/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     8.524    gcm_aes_instance/stage4/sel__6
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/r_key_schedule_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage4/sel__6/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.521ns  (logic 1.915ns (22.475%)  route 6.606ns (77.525%))
  Logic Levels:           8  (LUT2=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_key_schedule_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage3/r_key_schedule_reg[7]/Q
                         net (fo=98, unplaced)        1.064    -0.066    gcm_aes_instance/stage3/r_key_schedule_reg_n_0_[7]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.229 r  gcm_aes_instance/stage3/g1_b1__36/O
                         net (fo=1, unplaced)         0.000     0.229    gcm_aes_instance/stage3_n_168
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.474 r  gcm_aes_instance/g0_b0__24_i_15/O
                         net (fo=1, unplaced)         0.000     0.474    gcm_aes_instance/g0_b0__24_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.578 r  gcm_aes_instance/g0_b0__24_i_8/O
                         net (fo=12, unplaced)        0.360     0.938    gcm_aes_instance/stage3/in_byte79_in[6]
                         LUT2 (Prop_lut2_I0_O)        0.319     1.257 r  gcm_aes_instance/stage3/g0_b0__24_i_2/O
                         net (fo=64, unplaced)        1.199     2.456    gcm_aes_instance/stage3/SBOX17_out[65]
                         LUT6 (Prop_lut6_I1_O)        0.124     2.580 r  gcm_aes_instance/stage3/g2_b4__34/O
                         net (fo=1, unplaced)         0.902     3.482    gcm_aes_instance/stage3_n_201
                         LUT6 (Prop_lut6_I1_O)        0.124     3.606 r  gcm_aes_instance/sel__2_i_31/O
                         net (fo=12, unplaced)        1.159     4.765    gcm_aes_instance/stage3/in_byte110_in[3]
                         LUT6 (Prop_lut6_I0_O)        0.124     4.889 r  gcm_aes_instance/stage3/sel__6_i_26/O
                         net (fo=2, unplaced)         1.122     6.011    gcm_aes_instance/stage3/sel__6_i_26_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.135 r  gcm_aes_instance/stage3/sel__6_i_12/O
                         net (fo=1, unplaced)         0.800     6.935    gcm_aes_instance/stage4/w_s3_encrypted_cb[75]
                         RAMB18E1                                     r  gcm_aes_instance/stage4/sel__6/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage4/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage4/sel__6/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.524    gcm_aes_instance/stage4/sel__6
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 3.465ns (40.700%)  route 5.048ns (59.300%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     0.868 r  gcm_aes_instance/stage6/sel__2/DOADO[1]
                         net (fo=4, unplaced)         0.800     1.668    gcm_aes_instance/stage6/in_byte77_in[6]
                         LUT5 (Prop_lut5_I4_O)        0.124     1.792 r  gcm_aes_instance/stage6/g0_b0__100_i_7/O
                         net (fo=1, unplaced)         0.449     2.241    gcm_aes_instance/stage6/g0_b0__100_i_7_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     2.365 r  gcm_aes_instance/stage6/g0_b0__100_i_2/O
                         net (fo=32, unplaced)        0.973     3.338    gcm_aes_instance/stage6/SBOX14_out[81]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.462 r  gcm_aes_instance/stage6/g3_b0__100/O
                         net (fo=1, unplaced)         0.000     3.462    gcm_aes_instance/stage6/g3_b0__100_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.679 r  gcm_aes_instance/stage6/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_115/O
                         net (fo=2, unplaced)         0.916     4.595    gcm_aes_instance/stage6/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_115_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.893 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_44__2/O
                         net (fo=1, unplaced)         1.111     6.004    gcm_aes_instance/stage6/fn_gf_multiply2348_return[6]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_7__2/O
                         net (fo=1, unplaced)         0.800     6.928    gcm_aes_instance/stage7/w_s6_encrypted_cb[57]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     8.524    gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 3.465ns (40.700%)  route 5.048ns (59.300%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     0.868 r  gcm_aes_instance/stage6/sel__2/DOADO[1]
                         net (fo=4, unplaced)         0.800     1.668    gcm_aes_instance/stage6/in_byte77_in[6]
                         LUT5 (Prop_lut5_I4_O)        0.124     1.792 r  gcm_aes_instance/stage6/g0_b0__100_i_7/O
                         net (fo=1, unplaced)         0.449     2.241    gcm_aes_instance/stage6/g0_b0__100_i_7_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     2.365 r  gcm_aes_instance/stage6/g0_b0__100_i_2/O
                         net (fo=32, unplaced)        0.973     3.338    gcm_aes_instance/stage6/SBOX14_out[81]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.462 r  gcm_aes_instance/stage6/g3_b2__100/O
                         net (fo=1, unplaced)         0.000     3.462    gcm_aes_instance/stage6/g3_b2__100_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.679 r  gcm_aes_instance/stage6/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_99/O
                         net (fo=2, unplaced)         0.916     4.595    gcm_aes_instance/stage6/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_99_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.893 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_34__0/O
                         net (fo=1, unplaced)         1.111     6.004    gcm_aes_instance/stage6/fn_gf_multiply2348_return[4]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_5__2/O
                         net (fo=1, unplaced)         0.800     6.928    gcm_aes_instance/stage7/w_s6_encrypted_cb[59]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.524    gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 3.465ns (40.700%)  route 5.048ns (59.300%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     0.868 r  gcm_aes_instance/stage6/sel__2/DOADO[1]
                         net (fo=4, unplaced)         0.800     1.668    gcm_aes_instance/stage6/in_byte77_in[6]
                         LUT5 (Prop_lut5_I4_O)        0.124     1.792 r  gcm_aes_instance/stage6/g0_b0__100_i_7/O
                         net (fo=1, unplaced)         0.449     2.241    gcm_aes_instance/stage6/g0_b0__100_i_7_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     2.365 r  gcm_aes_instance/stage6/g0_b0__100_i_2/O
                         net (fo=32, unplaced)        0.973     3.338    gcm_aes_instance/stage6/SBOX14_out[81]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.462 r  gcm_aes_instance/stage6/g3_b3__100/O
                         net (fo=1, unplaced)         0.000     3.462    gcm_aes_instance/stage6/g3_b3__100_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.679 r  gcm_aes_instance/stage6/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_89/O
                         net (fo=2, unplaced)         0.916     4.595    gcm_aes_instance/stage6/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_89_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.893 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_30__0/O
                         net (fo=1, unplaced)         1.111     6.004    gcm_aes_instance/stage6/fn_gf_multiply2348_return[3]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_4__2/O
                         net (fo=1, unplaced)         0.800     6.928    gcm_aes_instance/stage7/w_s6_encrypted_cb[60]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.524    gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__8/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/sel__2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 3.491ns (41.543%)  route 4.912ns (58.457%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.868 r  gcm_aes_instance/stage6/sel__8/DOADO[7]
                         net (fo=11, unplaced)        0.800     1.668    gcm_aes_instance/stage6/in_byte87_in[0]
                         LUT3 (Prop_lut3_I1_O)        0.150     1.818 r  gcm_aes_instance/stage6/g0_b0__97_i_7/O
                         net (fo=1, unplaced)         0.449     2.267    gcm_aes_instance/stage6/g0_b0__97_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.391 r  gcm_aes_instance/stage6/g0_b0__97_i_2/O
                         net (fo=32, unplaced)        0.973     3.364    gcm_aes_instance/stage6/SBOX14_out[105]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.488 r  gcm_aes_instance/stage6/g3_b0__97/O
                         net (fo=1, unplaced)         0.000     3.488    gcm_aes_instance/stage6/g3_b0__97_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.705 r  gcm_aes_instance/stage6/SBOX_inferred__33/sel__2_i_121/O
                         net (fo=2, unplaced)         0.916     4.621    gcm_aes_instance/stage6/SBOX_inferred__33/sel__2_i_121_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.919 r  gcm_aes_instance/stage6/sel__2_i_47/O
                         net (fo=2, unplaced)         0.975     5.894    gcm_aes_instance/stage6/fn_gf_multiply2357_return[6]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.018 r  gcm_aes_instance/stage6/sel__2_i_15__2/O
                         net (fo=1, unplaced)         0.800     6.818    gcm_aes_instance/stage7/w_s6_encrypted_cb[17]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     8.524    gcm_aes_instance/stage7/sel__2
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.818    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__8/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/sel__2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 3.491ns (41.543%)  route 4.912ns (58.457%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.868 r  gcm_aes_instance/stage6/sel__8/DOADO[7]
                         net (fo=11, unplaced)        0.800     1.668    gcm_aes_instance/stage6/in_byte87_in[0]
                         LUT3 (Prop_lut3_I1_O)        0.150     1.818 r  gcm_aes_instance/stage6/g0_b0__97_i_7/O
                         net (fo=1, unplaced)         0.449     2.267    gcm_aes_instance/stage6/g0_b0__97_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.391 r  gcm_aes_instance/stage6/g0_b0__97_i_2/O
                         net (fo=32, unplaced)        0.973     3.364    gcm_aes_instance/stage6/SBOX14_out[105]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.488 r  gcm_aes_instance/stage6/g3_b2__97/O
                         net (fo=1, unplaced)         0.000     3.488    gcm_aes_instance/stage6/g3_b2__97_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.705 r  gcm_aes_instance/stage6/SBOX_inferred__33/sel__2_i_105/O
                         net (fo=2, unplaced)         0.916     4.621    gcm_aes_instance/stage6/SBOX_inferred__33/sel__2_i_105_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.919 r  gcm_aes_instance/stage6/sel__2_i_38/O
                         net (fo=2, unplaced)         0.975     5.894    gcm_aes_instance/stage6/fn_gf_multiply2357_return[4]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.018 r  gcm_aes_instance/stage6/sel__2_i_13__2/O
                         net (fo=1, unplaced)         0.800     6.818    gcm_aes_instance/stage7/w_s6_encrypted_cb[19]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.524    gcm_aes_instance/stage7/sel__2
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.818    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__8/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/sel__2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 3.491ns (41.543%)  route 4.912ns (58.457%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.868 r  gcm_aes_instance/stage6/sel__8/DOADO[7]
                         net (fo=11, unplaced)        0.800     1.668    gcm_aes_instance/stage6/in_byte87_in[0]
                         LUT3 (Prop_lut3_I1_O)        0.150     1.818 r  gcm_aes_instance/stage6/g0_b0__97_i_7/O
                         net (fo=1, unplaced)         0.449     2.267    gcm_aes_instance/stage6/g0_b0__97_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.391 r  gcm_aes_instance/stage6/g0_b0__97_i_2/O
                         net (fo=32, unplaced)        0.973     3.364    gcm_aes_instance/stage6/SBOX14_out[105]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.488 r  gcm_aes_instance/stage6/g3_b3__97/O
                         net (fo=1, unplaced)         0.000     3.488    gcm_aes_instance/stage6/g3_b3__97_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.705 r  gcm_aes_instance/stage6/SBOX_inferred__33/sel__2_i_97/O
                         net (fo=2, unplaced)         0.916     4.621    gcm_aes_instance/stage6/SBOX_inferred__33/sel__2_i_97_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.919 r  gcm_aes_instance/stage6/sel__2_i_33__1/O
                         net (fo=2, unplaced)         0.975     5.894    gcm_aes_instance/stage6/fn_gf_multiply2357_return[3]
                         LUT6 (Prop_lut6_I0_O)        0.124     6.018 r  gcm_aes_instance/stage6/sel__2_i_12__2/O
                         net (fo=1, unplaced)         0.800     6.818    gcm_aes_instance/stage7/w_s6_encrypted_cb[20]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__2/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.524    gcm_aes_instance/stage7/sel__2
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.818    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.371ns  (logic 3.519ns (42.036%)  route 4.852ns (57.964%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.868 r  gcm_aes_instance/stage6/sel__10/DOADO[7]
                         net (fo=11, unplaced)        0.800     1.668    gcm_aes_instance/stage6/in_byte61_in[0]
                         LUT3 (Prop_lut3_I1_O)        0.150     1.818 r  gcm_aes_instance/stage6/g0_b0__110_i_7/O
                         net (fo=1, unplaced)         0.449     2.267    gcm_aes_instance/stage6/g0_b0__110_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.391 r  gcm_aes_instance/stage6/g0_b0__110_i_2/O
                         net (fo=32, unplaced)        0.973     3.364    gcm_aes_instance/stage6/SBOX14_out[1]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.488 r  gcm_aes_instance/stage6/g1_b7__110/O
                         net (fo=1, unplaced)         0.000     3.488    gcm_aes_instance/stage6/g1_b7__110_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     3.733 r  gcm_aes_instance/stage6/SBOX_inferred__46/r_encrypted_cb_reg_rep_bsel_i_65/O
                         net (fo=4, unplaced)         0.929     4.662    gcm_aes_instance/stage6/SBOX_inferred__46/r_encrypted_cb_reg_rep_bsel_i_65_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.960 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_57__1/O
                         net (fo=1, unplaced)         0.902     5.862    gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_57__1_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.986 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_15__2/O
                         net (fo=1, unplaced)         0.800     6.786    gcm_aes_instance/stage7/w_s6_encrypted_cb[49]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     8.524    gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.786    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.371ns  (logic 3.519ns (42.036%)  route 4.852ns (57.964%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.868 r  gcm_aes_instance/stage6/sel__10/DOADO[7]
                         net (fo=11, unplaced)        0.800     1.668    gcm_aes_instance/stage6/in_byte61_in[0]
                         LUT3 (Prop_lut3_I1_O)        0.150     1.818 r  gcm_aes_instance/stage6/g0_b0__110_i_7/O
                         net (fo=1, unplaced)         0.449     2.267    gcm_aes_instance/stage6/g0_b0__110_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.391 r  gcm_aes_instance/stage6/g0_b0__110_i_2/O
                         net (fo=32, unplaced)        0.973     3.364    gcm_aes_instance/stage6/SBOX14_out[1]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.488 r  gcm_aes_instance/stage6/g1_b7__110/O
                         net (fo=1, unplaced)         0.000     3.488    gcm_aes_instance/stage6/g1_b7__110_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     3.733 r  gcm_aes_instance/stage6/SBOX_inferred__46/r_encrypted_cb_reg_rep_bsel_i_65/O
                         net (fo=4, unplaced)         0.929     4.662    gcm_aes_instance/stage6/SBOX_inferred__46/r_encrypted_cb_reg_rep_bsel_i_65_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.960 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_55__0/O
                         net (fo=1, unplaced)         0.902     5.862    gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_55__0_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.986 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_13__2/O
                         net (fo=1, unplaced)         0.800     6.786    gcm_aes_instance/stage7/w_s6_encrypted_cb[51]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.524    gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.786    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.371ns  (logic 3.519ns (42.036%)  route 4.852ns (57.964%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.868 r  gcm_aes_instance/stage6/sel__10/DOADO[7]
                         net (fo=11, unplaced)        0.800     1.668    gcm_aes_instance/stage6/in_byte61_in[0]
                         LUT3 (Prop_lut3_I1_O)        0.150     1.818 r  gcm_aes_instance/stage6/g0_b0__110_i_7/O
                         net (fo=1, unplaced)         0.449     2.267    gcm_aes_instance/stage6/g0_b0__110_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.391 r  gcm_aes_instance/stage6/g0_b0__110_i_2/O
                         net (fo=32, unplaced)        0.973     3.364    gcm_aes_instance/stage6/SBOX14_out[1]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.488 r  gcm_aes_instance/stage6/g1_b7__110/O
                         net (fo=1, unplaced)         0.000     3.488    gcm_aes_instance/stage6/g1_b7__110_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     3.733 r  gcm_aes_instance/stage6/SBOX_inferred__46/r_encrypted_cb_reg_rep_bsel_i_65/O
                         net (fo=4, unplaced)         0.929     4.662    gcm_aes_instance/stage6/SBOX_inferred__46/r_encrypted_cb_reg_rep_bsel_i_65_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.960 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_53__1/O
                         net (fo=1, unplaced)         0.902     5.862    gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_53__1_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.986 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_i_12__2/O
                         net (fo=1, unplaced)         0.800     6.786    gcm_aes_instance/stage7/w_s6_encrypted_cb[52]
                         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage7/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.524    gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.786    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__10/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 3.493ns (41.775%)  route 4.868ns (58.225%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     0.868 r  gcm_aes_instance/stage5/sel__4/DOBDO[0]
                         net (fo=4, unplaced)         0.800     1.668    gcm_aes_instance/stage5/in_byte73_in[7]
                         LUT3 (Prop_lut3_I2_O)        0.124     1.792 r  gcm_aes_instance/stage5/g0_b0__89_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage5/g0_b0__89_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.376 r  gcm_aes_instance/stage5/g0_b0__90_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage5/SBOX14_out[33]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage5/g3_b3__90/O
                         net (fo=1, unplaced)         0.000     3.473    gcm_aes_instance/stage5/g3_b3__90_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     3.718 r  gcm_aes_instance/stage5/SBOX_inferred__42/sel__10_i_101/O
                         net (fo=3, unplaced)         0.923     4.641    gcm_aes_instance/stage5/SBOX_inferred__42/sel__10_i_101_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.939 r  gcm_aes_instance/stage5/sel__10_i_52__1/O
                         net (fo=2, unplaced)         0.913     5.852    gcm_aes_instance/stage5/sel__10_i_52__1_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.976 r  gcm_aes_instance/stage5/sel__10_i_13__1/O
                         net (fo=1, unplaced)         0.800     6.776    gcm_aes_instance/stage6/w_s5_encrypted_cb[108]
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__10/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__10/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.524    gcm_aes_instance/stage6/sel__10
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.776    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__12/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 3.493ns (41.775%)  route 4.868ns (58.225%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     0.868 r  gcm_aes_instance/stage5/sel__4/DOBDO[0]
                         net (fo=4, unplaced)         0.800     1.668    gcm_aes_instance/stage5/in_byte73_in[7]
                         LUT3 (Prop_lut3_I2_O)        0.124     1.792 r  gcm_aes_instance/stage5/g0_b0__89_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage5/g0_b0__89_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.376 r  gcm_aes_instance/stage5/g0_b0__90_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage5/SBOX14_out[33]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage5/g3_b3__90/O
                         net (fo=1, unplaced)         0.000     3.473    gcm_aes_instance/stage5/g3_b3__90_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     3.718 r  gcm_aes_instance/stage5/SBOX_inferred__42/sel__10_i_101/O
                         net (fo=3, unplaced)         0.923     4.641    gcm_aes_instance/stage5/SBOX_inferred__42/sel__10_i_101_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.939 r  gcm_aes_instance/stage5/sel__10_i_52__1/O
                         net (fo=2, unplaced)         0.913     5.852    gcm_aes_instance/stage5/sel__10_i_52__1_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.976 r  gcm_aes_instance/stage5/sel__12_i_5__1/O
                         net (fo=1, unplaced)         0.800     6.776    gcm_aes_instance/stage6/w_s5_encrypted_cb[116]
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__12/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__12/CLKARDCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.524    gcm_aes_instance/stage6/sel__12
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.776    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__8/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 3.493ns (41.800%)  route 4.863ns (58.200%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage4/sel__2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.868 r  gcm_aes_instance/stage4/sel__2/DOADO[7]
                         net (fo=11, unplaced)        0.800     1.668    gcm_aes_instance/stage4/in_byte77_in[0]
                         LUT5 (Prop_lut5_I4_O)        0.124     1.792 r  gcm_aes_instance/stage4/g0_b0__70_i_7/O
                         net (fo=1, unplaced)         0.449     2.241    gcm_aes_instance/stage4/g0_b0__70_i_7_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     2.365 r  gcm_aes_instance/stage4/g0_b0__70_i_2/O
                         net (fo=32, unplaced)        0.973     3.338    gcm_aes_instance/stage4/SBOX14_out[65]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.462 r  gcm_aes_instance/stage4/g1_b7__70/O
                         net (fo=1, unplaced)         0.000     3.462    gcm_aes_instance/stage4/g1_b7__70_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     3.707 r  gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_59/O
                         net (fo=7, unplaced)         0.940     4.647    gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_59_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.945 r  gcm_aes_instance/stage4/sel__8_i_25/O
                         net (fo=1, unplaced)         0.902     5.847    gcm_aes_instance/stage4/sel__8_i_25_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.971 r  gcm_aes_instance/stage4/sel__8_i_15__0/O
                         net (fo=1, unplaced)         0.800     6.771    gcm_aes_instance/stage5/w_s4_encrypted_cb[94]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     8.524    gcm_aes_instance/stage5/sel__8
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__8/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 3.493ns (41.800%)  route 4.863ns (58.200%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage4/sel__2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.868 r  gcm_aes_instance/stage4/sel__2/DOADO[7]
                         net (fo=11, unplaced)        0.800     1.668    gcm_aes_instance/stage4/in_byte77_in[0]
                         LUT5 (Prop_lut5_I4_O)        0.124     1.792 r  gcm_aes_instance/stage4/g0_b0__70_i_7/O
                         net (fo=1, unplaced)         0.449     2.241    gcm_aes_instance/stage4/g0_b0__70_i_7_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     2.365 r  gcm_aes_instance/stage4/g0_b0__70_i_2/O
                         net (fo=32, unplaced)        0.973     3.338    gcm_aes_instance/stage4/SBOX14_out[65]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.462 r  gcm_aes_instance/stage4/g1_b7__70/O
                         net (fo=1, unplaced)         0.000     3.462    gcm_aes_instance/stage4/g1_b7__70_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     3.707 r  gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_59/O
                         net (fo=7, unplaced)         0.940     4.647    gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_59_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.945 r  gcm_aes_instance/stage4/sel__8_i_24/O
                         net (fo=1, unplaced)         0.902     5.847    gcm_aes_instance/stage4/sel__8_i_24_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.971 r  gcm_aes_instance/stage4/sel__8_i_13__0/O
                         net (fo=1, unplaced)         0.800     6.771    gcm_aes_instance/stage5/w_s4_encrypted_cb[92]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.524    gcm_aes_instance/stage5/sel__8
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__8/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 3.493ns (41.800%)  route 4.863ns (58.200%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage4/sel__2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.868 r  gcm_aes_instance/stage4/sel__2/DOADO[7]
                         net (fo=11, unplaced)        0.800     1.668    gcm_aes_instance/stage4/in_byte77_in[0]
                         LUT5 (Prop_lut5_I4_O)        0.124     1.792 r  gcm_aes_instance/stage4/g0_b0__70_i_7/O
                         net (fo=1, unplaced)         0.449     2.241    gcm_aes_instance/stage4/g0_b0__70_i_7_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     2.365 r  gcm_aes_instance/stage4/g0_b0__70_i_2/O
                         net (fo=32, unplaced)        0.973     3.338    gcm_aes_instance/stage4/SBOX14_out[65]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.462 r  gcm_aes_instance/stage4/g1_b7__70/O
                         net (fo=1, unplaced)         0.000     3.462    gcm_aes_instance/stage4/g1_b7__70_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     3.707 r  gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_59/O
                         net (fo=7, unplaced)         0.940     4.647    gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_59_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.945 r  gcm_aes_instance/stage4/sel__8_i_23__0/O
                         net (fo=1, unplaced)         0.902     5.847    gcm_aes_instance/stage4/sel__8_i_23__0_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.971 r  gcm_aes_instance/stage4/sel__8_i_12__0/O
                         net (fo=1, unplaced)         0.800     6.771    gcm_aes_instance/stage5/w_s4_encrypted_cb[91]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.524    gcm_aes_instance/stage5/sel__8
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__8/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 3.493ns (41.830%)  route 4.857ns (58.170%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     0.868 r  gcm_aes_instance/stage5/sel__8/DOBDO[0]
                         net (fo=5, unplaced)         0.800     1.668    gcm_aes_instance/stage5/sel__8_n_31
                         LUT3 (Prop_lut3_I2_O)        0.124     1.792 r  gcm_aes_instance/stage5/g0_b0__94_i_7/O
                         net (fo=1, unplaced)         0.449     2.241    gcm_aes_instance/stage5/g0_b0__94_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.365 r  gcm_aes_instance/stage5/g0_b0__94_i_2/O
                         net (fo=32, unplaced)        0.973     3.338    gcm_aes_instance/stage5/SBOX14_out[1]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.462 r  gcm_aes_instance/stage5/g3_b3__94/O
                         net (fo=1, unplaced)         0.000     3.462    gcm_aes_instance/stage5/g3_b3__94_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     3.707 r  gcm_aes_instance/stage5/SBOX_inferred__46/r_encrypted_cb_reg_rep_bsel_i_101/O
                         net (fo=3, unplaced)         0.923     4.630    gcm_aes_instance/stage5/SBOX_inferred__46/r_encrypted_cb_reg_rep_bsel_i_101_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.928 r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel_i_52__1/O
                         net (fo=2, unplaced)         0.913     5.841    gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel_i_52__1_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.965 r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel_i_13__1/O
                         net (fo=1, unplaced)         0.800     6.765    gcm_aes_instance/stage6/w_s5_encrypted_cb[12]
                         RAMB18E1                                     r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.524    gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.765    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__8/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 3.493ns (41.830%)  route 4.857ns (58.170%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     0.868 r  gcm_aes_instance/stage5/sel__8/DOBDO[0]
                         net (fo=5, unplaced)         0.800     1.668    gcm_aes_instance/stage5/sel__8_n_31
                         LUT3 (Prop_lut3_I2_O)        0.124     1.792 r  gcm_aes_instance/stage5/g0_b0__94_i_7/O
                         net (fo=1, unplaced)         0.449     2.241    gcm_aes_instance/stage5/g0_b0__94_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.365 r  gcm_aes_instance/stage5/g0_b0__94_i_2/O
                         net (fo=32, unplaced)        0.973     3.338    gcm_aes_instance/stage5/SBOX14_out[1]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.462 r  gcm_aes_instance/stage5/g3_b3__94/O
                         net (fo=1, unplaced)         0.000     3.462    gcm_aes_instance/stage5/g3_b3__94_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     3.707 r  gcm_aes_instance/stage5/SBOX_inferred__46/r_encrypted_cb_reg_rep_bsel_i_101/O
                         net (fo=3, unplaced)         0.923     4.630    gcm_aes_instance/stage5/SBOX_inferred__46/r_encrypted_cb_reg_rep_bsel_i_101_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.928 r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel_i_52__1/O
                         net (fo=2, unplaced)         0.913     5.841    gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel_i_52__1_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.965 r  gcm_aes_instance/stage5/sel__0_i_5__1/O
                         net (fo=1, unplaced)         0.800     6.765    gcm_aes_instance/stage6/w_s5_encrypted_cb[20]
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__0/CLKARDCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.524    gcm_aes_instance/stage6/sel__0
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.765    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__10/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.333ns  (logic 3.465ns (41.580%)  route 4.868ns (58.420%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     0.868 r  gcm_aes_instance/stage5/sel__4/DOBDO[0]
                         net (fo=4, unplaced)         0.800     1.668    gcm_aes_instance/stage5/in_byte73_in[7]
                         LUT3 (Prop_lut3_I2_O)        0.124     1.792 r  gcm_aes_instance/stage5/g0_b0__89_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage5/g0_b0__89_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.376 r  gcm_aes_instance/stage5/g0_b0__90_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage5/SBOX14_out[33]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage5/g3_b4__90/O
                         net (fo=1, unplaced)         0.000     3.473    gcm_aes_instance/stage5/g3_b4__90_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.690 r  gcm_aes_instance/stage5/SBOX_inferred__42/sel__10_i_93/O
                         net (fo=3, unplaced)         0.923     4.613    gcm_aes_instance/stage5/SBOX_inferred__42/sel__10_i_93_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.911 r  gcm_aes_instance/stage5/sel__10_i_49__0/O
                         net (fo=2, unplaced)         0.913     5.824    gcm_aes_instance/stage5/sel__10_i_49__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.948 r  gcm_aes_instance/stage5/sel__10_i_12__1/O
                         net (fo=1, unplaced)         0.800     6.748    gcm_aes_instance/stage6/w_s5_encrypted_cb[107]
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__10/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__10/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.524    gcm_aes_instance/stage6/sel__10
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/sel__12/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.333ns  (logic 3.465ns (41.580%)  route 4.868ns (58.420%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     0.868 r  gcm_aes_instance/stage5/sel__4/DOBDO[0]
                         net (fo=4, unplaced)         0.800     1.668    gcm_aes_instance/stage5/in_byte73_in[7]
                         LUT3 (Prop_lut3_I2_O)        0.124     1.792 r  gcm_aes_instance/stage5/g0_b0__89_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage5/g0_b0__89_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.376 r  gcm_aes_instance/stage5/g0_b0__90_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage5/SBOX14_out[33]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage5/g3_b4__90/O
                         net (fo=1, unplaced)         0.000     3.473    gcm_aes_instance/stage5/g3_b4__90_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.690 r  gcm_aes_instance/stage5/SBOX_inferred__42/sel__10_i_93/O
                         net (fo=3, unplaced)         0.923     4.613    gcm_aes_instance/stage5/SBOX_inferred__42/sel__10_i_93_n_0
                         LUT6 (Prop_lut6_I2_O)        0.298     4.911 r  gcm_aes_instance/stage5/sel__10_i_49__0/O
                         net (fo=2, unplaced)         0.913     5.824    gcm_aes_instance/stage5/sel__10_i_49__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.948 r  gcm_aes_instance/stage5/sel__12_i_4__1/O
                         net (fo=1, unplaced)         0.800     6.748    gcm_aes_instance/stage6/w_s5_encrypted_cb[115]
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__12/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage6/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage6/sel__12/CLKARDCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.524    gcm_aes_instance/stage6/sel__12
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 3.465ns (41.614%)  route 4.861ns (58.386%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage4/sel__4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     0.868 r  gcm_aes_instance/stage4/sel__4/DOBDO[0]
                         net (fo=4, unplaced)         0.800     1.668    gcm_aes_instance/stage4/in_byte73_in[7]
                         LUT3 (Prop_lut3_I2_O)        0.124     1.792 r  gcm_aes_instance/stage4/g0_b0__73_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage4/g0_b0__73_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.376 r  gcm_aes_instance/stage4/g0_b0__73_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage4/SBOX14_out[41]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage4/g3_b0__73/O
                         net (fo=1, unplaced)         0.000     3.473    gcm_aes_instance/stage4/g3_b0__73_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.690 r  gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_122/O
                         net (fo=2, unplaced)         0.916     4.606    gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_122_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.904 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_56/O
                         net (fo=2, unplaced)         0.913     5.817    gcm_aes_instance/stage4/fn_gf_multiply2175_return[6]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.941 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_15__0/O
                         net (fo=1, unplaced)         0.800     6.741    gcm_aes_instance/stage5/w_s4_encrypted_cb[14]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     8.524    gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 3.465ns (41.614%)  route 4.861ns (58.386%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage4/sel__4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     0.868 r  gcm_aes_instance/stage4/sel__4/DOBDO[0]
                         net (fo=4, unplaced)         0.800     1.668    gcm_aes_instance/stage4/in_byte73_in[7]
                         LUT3 (Prop_lut3_I2_O)        0.124     1.792 r  gcm_aes_instance/stage4/g0_b0__73_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage4/g0_b0__73_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.376 r  gcm_aes_instance/stage4/g0_b0__73_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage4/SBOX14_out[41]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage4/g3_b3__73/O
                         net (fo=1, unplaced)         0.000     3.473    gcm_aes_instance/stage4/g3_b3__73_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.690 r  gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_102/O
                         net (fo=2, unplaced)         0.916     4.606    gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_102_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.904 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_50__0/O
                         net (fo=2, unplaced)         0.913     5.817    gcm_aes_instance/stage4/fn_gf_multiply2175_return[3]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.941 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_12__0/O
                         net (fo=1, unplaced)         0.800     6.741    gcm_aes_instance/stage5/w_s4_encrypted_cb[11]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.524    gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 3.465ns (41.614%)  route 4.861ns (58.386%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage4/sel__4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     0.868 r  gcm_aes_instance/stage4/sel__4/DOBDO[0]
                         net (fo=4, unplaced)         0.800     1.668    gcm_aes_instance/stage4/in_byte73_in[7]
                         LUT3 (Prop_lut3_I2_O)        0.124     1.792 r  gcm_aes_instance/stage4/g0_b0__73_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage4/g0_b0__73_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.376 r  gcm_aes_instance/stage4/g0_b0__73_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage4/SBOX14_out[41]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage4/g3_b0__73/O
                         net (fo=1, unplaced)         0.000     3.473    gcm_aes_instance/stage4/g3_b0__73_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.690 r  gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_122/O
                         net (fo=2, unplaced)         0.916     4.606    gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_122_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.904 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_56/O
                         net (fo=2, unplaced)         0.913     5.817    gcm_aes_instance/stage4/fn_gf_multiply2175_return[6]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.941 r  gcm_aes_instance/stage4/sel__0_i_7__0/O
                         net (fo=1, unplaced)         0.800     6.741    gcm_aes_instance/stage5/w_s4_encrypted_cb[22]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__0/CLKARDCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     8.524    gcm_aes_instance/stage5/sel__0
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 3.465ns (41.614%)  route 4.861ns (58.386%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage4/sel__4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     0.868 r  gcm_aes_instance/stage4/sel__4/DOBDO[0]
                         net (fo=4, unplaced)         0.800     1.668    gcm_aes_instance/stage4/in_byte73_in[7]
                         LUT3 (Prop_lut3_I2_O)        0.124     1.792 r  gcm_aes_instance/stage4/g0_b0__73_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage4/g0_b0__73_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.376 r  gcm_aes_instance/stage4/g0_b0__73_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage4/SBOX14_out[41]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage4/g3_b3__73/O
                         net (fo=1, unplaced)         0.000     3.473    gcm_aes_instance/stage4/g3_b3__73_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.690 r  gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_102/O
                         net (fo=2, unplaced)         0.916     4.606    gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_102_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.904 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_50__0/O
                         net (fo=2, unplaced)         0.913     5.817    gcm_aes_instance/stage4/fn_gf_multiply2175_return[3]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.941 r  gcm_aes_instance/stage4/sel__0_i_4__0/O
                         net (fo=1, unplaced)         0.800     6.741    gcm_aes_instance/stage5/w_s4_encrypted_cb[19]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__0/CLKARDCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.524    gcm_aes_instance/stage5/sel__0
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__12/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__10/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 3.465ns (41.614%)  route 4.861ns (58.386%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage4/sel__12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.868 r  gcm_aes_instance/stage4/sel__12/DOADO[7]
                         net (fo=8, unplaced)         0.800     1.668    gcm_aes_instance/stage4/in_byte79_in[0]
                         LUT4 (Prop_lut4_I3_O)        0.124     1.792 r  gcm_aes_instance/stage4/g0_b0__68_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage4/g0_b0__68_i_7_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     2.376 r  gcm_aes_instance/stage4/g0_b0__69_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage4/SBOX14_out[73]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage4/g3_b0__69/O
                         net (fo=1, unplaced)         0.000     3.473    gcm_aes_instance/stage4/g3_b0__69_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.690 r  gcm_aes_instance/stage4/SBOX_inferred__37/sel__10_i_122/O
                         net (fo=2, unplaced)         0.916     4.606    gcm_aes_instance/stage4/SBOX_inferred__37/sel__10_i_122_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.904 r  gcm_aes_instance/stage4/sel__10_i_56/O
                         net (fo=2, unplaced)         0.913     5.817    gcm_aes_instance/stage4/fn_gf_multiply2187_return[6]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.941 r  gcm_aes_instance/stage4/sel__10_i_15__0/O
                         net (fo=1, unplaced)         0.800     6.741    gcm_aes_instance/stage5/w_s4_encrypted_cb[110]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     8.524    gcm_aes_instance/stage5/sel__10
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__12/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__10/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 3.465ns (41.614%)  route 4.861ns (58.386%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage4/sel__12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.868 r  gcm_aes_instance/stage4/sel__12/DOADO[7]
                         net (fo=8, unplaced)         0.800     1.668    gcm_aes_instance/stage4/in_byte79_in[0]
                         LUT4 (Prop_lut4_I3_O)        0.124     1.792 r  gcm_aes_instance/stage4/g0_b0__68_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage4/g0_b0__68_i_7_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     2.376 r  gcm_aes_instance/stage4/g0_b0__69_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage4/SBOX14_out[73]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage4/g3_b3__69/O
                         net (fo=1, unplaced)         0.000     3.473    gcm_aes_instance/stage4/g3_b3__69_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.690 r  gcm_aes_instance/stage4/SBOX_inferred__37/sel__10_i_100/O
                         net (fo=2, unplaced)         0.916     4.606    gcm_aes_instance/stage4/SBOX_inferred__37/sel__10_i_100_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.904 r  gcm_aes_instance/stage4/sel__10_i_50__0/O
                         net (fo=2, unplaced)         0.913     5.817    gcm_aes_instance/stage4/fn_gf_multiply2187_return[3]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.941 r  gcm_aes_instance/stage4/sel__10_i_12__0/O
                         net (fo=1, unplaced)         0.800     6.741    gcm_aes_instance/stage5/w_s4_encrypted_cb[107]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/CLKBWRCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.524    gcm_aes_instance/stage5/sel__10
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__12/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__12/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 3.465ns (41.614%)  route 4.861ns (58.386%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage4/sel__12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.868 r  gcm_aes_instance/stage4/sel__12/DOADO[7]
                         net (fo=8, unplaced)         0.800     1.668    gcm_aes_instance/stage4/in_byte79_in[0]
                         LUT4 (Prop_lut4_I3_O)        0.124     1.792 r  gcm_aes_instance/stage4/g0_b0__68_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage4/g0_b0__68_i_7_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     2.376 r  gcm_aes_instance/stage4/g0_b0__69_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage4/SBOX14_out[73]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage4/g3_b0__69/O
                         net (fo=1, unplaced)         0.000     3.473    gcm_aes_instance/stage4/g3_b0__69_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.690 r  gcm_aes_instance/stage4/SBOX_inferred__37/sel__10_i_122/O
                         net (fo=2, unplaced)         0.916     4.606    gcm_aes_instance/stage4/SBOX_inferred__37/sel__10_i_122_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.904 r  gcm_aes_instance/stage4/sel__10_i_56/O
                         net (fo=2, unplaced)         0.913     5.817    gcm_aes_instance/stage4/fn_gf_multiply2187_return[6]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.941 r  gcm_aes_instance/stage4/sel__12_i_7__0/O
                         net (fo=1, unplaced)         0.800     6.741    gcm_aes_instance/stage5/w_s4_encrypted_cb[118]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/CLKARDCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     8.524    gcm_aes_instance/stage5/sel__12
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__12/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage5/sel__12/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.945ns  (w_clk_out_clk_wiz_gen rise@10.945ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 3.465ns (41.614%)  route 4.861ns (58.386%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.684 - 10.945 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.584    -1.586    gcm_aes_instance/stage4/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage4/sel__12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.868 r  gcm_aes_instance/stage4/sel__12/DOADO[7]
                         net (fo=8, unplaced)         0.800     1.668    gcm_aes_instance/stage4/in_byte79_in[0]
                         LUT4 (Prop_lut4_I3_O)        0.124     1.792 r  gcm_aes_instance/stage4/g0_b0__68_i_7/O
                         net (fo=2, unplaced)         0.460     2.252    gcm_aes_instance/stage4/g0_b0__68_i_7_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     2.376 r  gcm_aes_instance/stage4/g0_b0__69_i_2/O
                         net (fo=32, unplaced)        0.973     3.349    gcm_aes_instance/stage4/SBOX14_out[73]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.473 r  gcm_aes_instance/stage4/g3_b3__69/O
                         net (fo=1, unplaced)         0.000     3.473    gcm_aes_instance/stage4/g3_b3__69_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.217     3.690 r  gcm_aes_instance/stage4/SBOX_inferred__37/sel__10_i_100/O
                         net (fo=2, unplaced)         0.916     4.606    gcm_aes_instance/stage4/SBOX_inferred__37/sel__10_i_100_n_0
                         LUT5 (Prop_lut5_I1_O)        0.298     4.904 r  gcm_aes_instance/stage4/sel__10_i_50__0/O
                         net (fo=2, unplaced)         0.913     5.817    gcm_aes_instance/stage4/fn_gf_multiply2187_return[3]
                         LUT6 (Prop_lut6_I2_O)        0.124     5.941 r  gcm_aes_instance/stage4/sel__12_i_4__0/O
                         net (fo=1, unplaced)         0.800     6.741    gcm_aes_instance/stage5/w_s4_encrypted_cb[115]
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     10.945    10.945 r  
    W5                                                0.000    10.945 r  clk (IN)
                         net (fo=0)                   0.000    10.945    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.333 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.772    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.395 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.154    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.245 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.439     8.684    gcm_aes_instance/stage5/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/CLKARDCLK
                         clock pessimism              0.530     9.215    
                         clock uncertainty           -0.125     9.090    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.524    gcm_aes_instance/stage5/sel__12
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  1.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage1/r_plain_text_reg[0]__0/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/stage6/r_plain_text_reg[0]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage1/r_plain_text_reg[1]__0/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/stage6/r_plain_text_reg[1]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage1/r_plain_text_reg[2]__0/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/stage6/r_plain_text_reg[2]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage1/r_plain_text_reg[3]__0/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/stage6/r_plain_text_reg[3]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            u/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[11]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[11]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[8]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[8]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[8]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[11]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            u/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[15]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[15]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[12]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[12]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[12]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[15]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            u/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[3]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[3]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[0]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[0]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[0]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[3]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            u/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[7]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[7]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[4]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[4]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[4]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[7]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            u/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 f  u/clkdiv_reg[0]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[0]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[0]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[0]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[0]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[0]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            u/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[12]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[12]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[12]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[12]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[12]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[12]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            u/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[16]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[16]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[16]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[16]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[16]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[16]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            u/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[4]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[4]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[4]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[4]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[4]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[4]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            u/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[8]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[8]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[8]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[8]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[8]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[8]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[984]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1144]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[984]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[984]/Q
                         net (fo=2, unplaced)         0.136    -0.682    gcm_aes_instance/keyexpan4/i_key_schedule[135]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.584 r  gcm_aes_instance/keyexpan4/r_key_schedule[1144]_i_1/O
                         net (fo=9, unplaced)         0.000    -0.584    gcm_aes_instance/stage6/D[39]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1144]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1144]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1144]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[985]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1145]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[985]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[985]/Q
                         net (fo=2, unplaced)         0.136    -0.682    gcm_aes_instance/keyexpan4/i_key_schedule[134]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.584 r  gcm_aes_instance/keyexpan4/r_key_schedule[1145]_i_1/O
                         net (fo=17, unplaced)        0.000    -0.584    gcm_aes_instance/stage6/D[38]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1145]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1145]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1145]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[986]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1146]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[986]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[986]/Q
                         net (fo=2, unplaced)         0.136    -0.682    gcm_aes_instance/keyexpan4/i_key_schedule[133]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.584 r  gcm_aes_instance/keyexpan4/r_key_schedule[1146]_i_1/O
                         net (fo=33, unplaced)        0.000    -0.584    gcm_aes_instance/stage6/D[37]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1146]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1146]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1146]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[987]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1147]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[987]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[987]/Q
                         net (fo=2, unplaced)         0.136    -0.682    gcm_aes_instance/keyexpan4/i_key_schedule[132]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.584 r  gcm_aes_instance/keyexpan4/r_key_schedule[1147]_i_1/O
                         net (fo=33, unplaced)        0.000    -0.584    gcm_aes_instance/stage6/D[36]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1147]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1147]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1147]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[988]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1148]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[988]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[988]/Q
                         net (fo=2, unplaced)         0.136    -0.682    gcm_aes_instance/keyexpan4/i_key_schedule[131]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.584 r  gcm_aes_instance/keyexpan4/r_key_schedule[1148]_i_1/O
                         net (fo=33, unplaced)        0.000    -0.584    gcm_aes_instance/stage6/D[35]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1148]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1148]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1148]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[989]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1149]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[989]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[989]/Q
                         net (fo=2, unplaced)         0.136    -0.682    gcm_aes_instance/keyexpan4/i_key_schedule[130]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.584 r  gcm_aes_instance/keyexpan4/r_key_schedule[1149]_i_1/O
                         net (fo=33, unplaced)        0.000    -0.584    gcm_aes_instance/stage6/D[34]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1149]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1149]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1149]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[990]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1150]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[990]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[990]/Q
                         net (fo=2, unplaced)         0.136    -0.682    gcm_aes_instance/keyexpan4/i_key_schedule[129]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.584 r  gcm_aes_instance/keyexpan4/r_key_schedule[1150]_i_1/O
                         net (fo=33, unplaced)        0.000    -0.584    gcm_aes_instance/stage6/D[33]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1150]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1150]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1150]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[991]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1151]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[991]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[991]/Q
                         net (fo=2, unplaced)         0.136    -0.682    gcm_aes_instance/keyexpan4/i_key_schedule[128]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.584 r  gcm_aes_instance/keyexpan4/r_key_schedule[1151]_i_1/O
                         net (fo=33, unplaced)        0.000    -0.584    gcm_aes_instance/stage6/D[32]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1151]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1151]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1151]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1073]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1105]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1073]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1073]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/r_key_schedule[1073]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1105]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.581    gcm_aes_instance/stage6/D[54]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1105]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1105]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1105]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1074]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1106]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1074]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1074]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/r_key_schedule[1074]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1106]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.581    gcm_aes_instance/stage6/D[53]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1106]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1106]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1106]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1075]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1107]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1075]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1075]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/r_key_schedule[1075]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1107]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.581    gcm_aes_instance/stage6/D[52]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1107]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1107]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1107]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1076]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1108]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1076]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1076]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/r_key_schedule[1076]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1108]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.581    gcm_aes_instance/stage6/D[51]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1108]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1108]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1108]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1077]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1109]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1077]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1077]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/r_key_schedule[1077]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1109]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.581    gcm_aes_instance/stage6/D[50]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1109]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1109]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1109]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1078]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1110]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1078]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1078]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/r_key_schedule[1078]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1110]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.581    gcm_aes_instance/stage6/D[49]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1110]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1110]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1110]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1079]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1111]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1079]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1079]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/r_key_schedule[1079]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1111]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.581    gcm_aes_instance/stage6/D[48]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1111]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1111]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1111]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[977]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1137]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[977]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[977]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/i_key_schedule[142]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1137]_i_1/O
                         net (fo=17, unplaced)        0.000    -0.581    gcm_aes_instance/stage6/D[46]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1137]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1137]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1137]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[978]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1138]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[978]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[978]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/i_key_schedule[141]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1138]_i_1/O
                         net (fo=33, unplaced)        0.000    -0.581    gcm_aes_instance/stage6/D[45]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1138]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1138]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1138]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[979]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1139]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[979]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[979]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/i_key_schedule[140]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1139]_i_1/O
                         net (fo=33, unplaced)        0.000    -0.581    gcm_aes_instance/stage6/D[44]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1139]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1139]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1139]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[980]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1140]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[980]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[980]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/i_key_schedule[139]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1140]_i_1/O
                         net (fo=33, unplaced)        0.000    -0.581    gcm_aes_instance/stage6/D[43]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1140]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1140]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1140]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[981]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1141]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[981]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[981]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/i_key_schedule[138]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1141]_i_1/O
                         net (fo=33, unplaced)        0.000    -0.581    gcm_aes_instance/stage6/D[42]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1141]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1141]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1141]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[982]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1142]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[982]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[982]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/i_key_schedule[137]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1142]_i_1/O
                         net (fo=33, unplaced)        0.000    -0.581    gcm_aes_instance/stage6/D[41]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1142]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1142]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1142]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[983]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1143]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[983]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[983]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/keyexpan4/i_key_schedule[136]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.581 r  gcm_aes_instance/keyexpan4/r_key_schedule[1143]_i_1/O
                         net (fo=33, unplaced)        0.000    -0.581    gcm_aes_instance/stage6/D[40]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1143]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1143]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1143]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            u/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.249ns (63.537%)  route 0.143ns (36.463%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[19]/Q
                         net (fo=9, unplaced)         0.143    -0.675    u/s[1]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.630 r  u/clkdiv[16]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.630    u/clkdiv[16]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.567 r  u/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.567    u/clkdiv_reg[16]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[19]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            u/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[13]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[13]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[12]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[12]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[12]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[13]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            u/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[17]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[17]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[16]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[16]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[16]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[17]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            u/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[1]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[0]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            u/clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[5]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[5]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[4]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[4]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[4]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[4]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[5]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            u/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[9]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[9]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[8]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[8]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[8]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[9]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            u/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.678%)  route 0.144ns (36.322%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[10]/Q
                         net (fo=1, unplaced)         0.144    -0.674    u/clkdiv_reg_n_0_[10]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.629 r  u/clkdiv[8]_i_3/O
                         net (fo=1, unplaced)         0.000    -0.629    u/clkdiv[8]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.563 r  u/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[8]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[10]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            u/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.678%)  route 0.144ns (36.322%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[14]/Q
                         net (fo=1, unplaced)         0.144    -0.674    u/clkdiv_reg_n_0_[14]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.629 r  u/clkdiv[12]_i_3/O
                         net (fo=1, unplaced)         0.000    -0.629    u/clkdiv[12]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.563 r  u/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[12]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[14]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            u/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.678%)  route 0.144ns (36.322%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[2]/Q
                         net (fo=1, unplaced)         0.144    -0.674    u/clkdiv_reg_n_0_[2]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.629 r  u/clkdiv[0]_i_3/O
                         net (fo=1, unplaced)         0.000    -0.629    u/clkdiv[0]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.563 r  u/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[0]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[2]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            u/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.678%)  route 0.144ns (36.322%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[6]/Q
                         net (fo=1, unplaced)         0.144    -0.674    u/clkdiv_reg_n_0_[6]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.629 r  u/clkdiv[4]_i_3/O
                         net (fo=1, unplaced)         0.000    -0.629    u/clkdiv[4]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.563 r  u/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[4]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[6]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1065]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1097]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.239ns (62.583%)  route 0.143ns (37.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1065]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1065]/Q
                         net (fo=5, unplaced)         0.143    -0.675    gcm_aes_instance/keyexpan4/i_key_schedule[70]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.577 r  gcm_aes_instance/keyexpan4/r_key_schedule[1097]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.577    gcm_aes_instance/stage6/D[62]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1097]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1097]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1097]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1066]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1098]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.239ns (62.583%)  route 0.143ns (37.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1066]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1066]/Q
                         net (fo=5, unplaced)         0.143    -0.675    gcm_aes_instance/keyexpan4/i_key_schedule[69]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.577 r  gcm_aes_instance/keyexpan4/r_key_schedule[1098]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.577    gcm_aes_instance/stage6/D[61]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1098]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1098]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1098]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1067]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1099]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.239ns (62.583%)  route 0.143ns (37.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1067]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1067]/Q
                         net (fo=5, unplaced)         0.143    -0.675    gcm_aes_instance/keyexpan4/i_key_schedule[68]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.577 r  gcm_aes_instance/keyexpan4/r_key_schedule[1099]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.577    gcm_aes_instance/stage6/D[60]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1099]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1099]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1099]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1068]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1100]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.239ns (62.583%)  route 0.143ns (37.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1068]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1068]/Q
                         net (fo=5, unplaced)         0.143    -0.675    gcm_aes_instance/keyexpan4/i_key_schedule[67]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.577 r  gcm_aes_instance/keyexpan4/r_key_schedule[1100]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.577    gcm_aes_instance/stage6/D[59]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1100]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1100]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1100]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1069]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1101]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.473ns period=10.945ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.239ns (62.583%)  route 0.143ns (37.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1069]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1069]/Q
                         net (fo=5, unplaced)         0.143    -0.675    gcm_aes_instance/keyexpan4/i_key_schedule[66]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.577 r  gcm_aes_instance/keyexpan4/r_key_schedule[1101]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.577    gcm_aes_instance/stage6/D[58]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1101]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1946, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1101]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1101]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 5.473 }
Period(ns):         10.945
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage7/sel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage7/sel__2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage7/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage7/sel__4/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage4/sel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage4/sel__2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage5/sel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage5/sel__2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage6/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage6/sel__4/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage4/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage4/sel__4/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage5/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage5/sel__4/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage6/sel__6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage6/sel__6/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage6/sel__8/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage6/sel__8/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage4/sel__6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage4/sel__6/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage5/sel__6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage5/sel__6/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage4/sel__8/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage4/sel__8/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage5/sel__8/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage5/sel__8/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage6/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage6/sel__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage5/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage5/sel__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage4/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage4/sel__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage6/sel__10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage6/sel__10/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage5/sel__10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage5/sel__10/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage6/sel__12/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage6/sel__12/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage4/sel__10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage4/sel__10/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage6/sel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage6/sel__2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage7/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage7/sel__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage5/sel__12/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.945      8.369                gcm_aes_instance/stage5/sel__12/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.945      202.415              clk_gen_instance/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.473       4.493                gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.473       4.493                gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.473       4.493                gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.473       4.493                gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.473       4.493                gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.473       4.493                gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.473       4.493                gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.473       4.493                gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[385]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[386]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[387]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[388]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[389]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[390]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[391]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[397]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[398]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[399]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[400]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[401]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[402]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[403]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[404]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[405]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[406]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[407]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[408]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[409]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[410]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[411]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[412]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[413]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[414]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[415]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[421]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[422]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[423]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[424]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[425]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[426]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[427]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[428]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[429]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[430]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[431]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[432]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[433]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[434]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[435]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[436]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.473       4.493                gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.473       4.493                gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.473       4.493                gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.473       4.493                gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.473       4.493                gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.473       4.493                gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.473       4.493                gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.473       4.493                gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[385]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[385]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[386]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[386]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[387]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[387]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[388]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[388]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[389]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[389]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[390]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[390]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[391]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[391]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[397]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[397]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[398]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[398]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[399]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[399]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[400]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[400]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[401]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[401]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[402]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[402]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[403]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[403]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[404]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[404]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[405]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[405]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[406]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[406]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[407]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[407]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[408]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[408]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[409]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[409]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[410]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.473       4.973                gcm_aes_instance/keyexpan3/r_key_schedule_reg[410]/C



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845               clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751               clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751               clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000               clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360              clk_gen_instance/mmcm_adv_inst/CLKFBOUT



