
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.071991                       # Number of seconds simulated
sim_ticks                                 71991106500                       # Number of ticks simulated
final_tick                               15585486695500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  89527                       # Simulator instruction rate (inst/s)
host_op_rate                                   116823                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               64451589                       # Simulator tick rate (ticks/s)
host_mem_usage                                2432364                       # Number of bytes of host memory used
host_seconds                                  1116.98                       # Real time elapsed on the host
sim_insts                                   100000004                       # Number of instructions simulated
sim_ops                                     130488362                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              2816                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          99692096                       # Number of bytes read from this memory
system.physmem.bytes_read::total             99694912                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         2816                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2816                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     34566016                       # Number of bytes written to this memory
system.physmem.bytes_written::total          34566016                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                 44                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            1557689                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               1557733                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          540094                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               540094                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                39116                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data           1384783494                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1384822610                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           39116                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              39116                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         480142863                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              480142863                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         480142863                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               39116                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data          1384783494                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1864965473                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        1553638                       # number of replacements
system.l2.tagsinuse                       4023.429857                       # Cycle average of tags in use
system.l2.total_refs                           304703                       # Total number of references to valid blocks.
system.l2.sampled_refs                        1557734                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.195607                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   15568858463000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2385.419641                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.341803                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            1637.668412                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.582378                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000083                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.399821                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.982283                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data                  387                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     387                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           542391                       # number of Writeback hits
system.l2.Writeback_hits::total                542391                       # number of Writeback hits
system.l2.demand_hits::cpu.data                   387                       # number of demand (read+write) hits
system.l2.demand_hits::total                      387                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                  387                       # number of overall hits
system.l2.overall_hits::total                     387                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                 44                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            1319615                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1319659                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data           238074                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              238074                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                  44                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1557689                       # number of demand (read+write) misses
system.l2.demand_misses::total                1557733                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 44                       # number of overall misses
system.l2.overall_misses::cpu.data            1557689                       # number of overall misses
system.l2.overall_misses::total               1557733                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      2425000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  72545959500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     72548384500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  12976334000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12976334000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       2425000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   85522293500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      85524718500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      2425000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  85522293500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     85524718500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst               44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          1320002                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1320046                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       542391                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            542391                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         238074                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            238074                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                44                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1558076                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1558120                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               44                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1558076                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1558120                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.999707                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.999707                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.999752                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999752                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.999752                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999752                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 55113.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 54975.094630                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54975.099249                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 54505.464687                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54505.464687                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 55113.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 54903.317350                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54903.323291                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 55113.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 54903.317350                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54903.323291                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               540094                       # number of writebacks
system.l2.writebacks::total                    540094                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst            44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       1319615                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1319659                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       238074                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         238074                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1557689                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1557733                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1557689                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1557733                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      1889000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  56384356500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  56386245500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  10034638000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10034638000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      1889000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  66418994500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  66420883500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      1889000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  66418994500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  66420883500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.999707                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.999707                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.999752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999752                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.999752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999752                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 42931.818182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 42727.883890                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42727.890690                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 42149.239312                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 42149.239312                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 42931.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42639.445037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42639.453295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 42931.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42639.445037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42639.453295                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 3575418                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3575418                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               120                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2682614                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2682503                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.995862                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        143982213                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9092444                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      101110435                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     3575418                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2682503                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      21708303                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  155425                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               82371064                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                   9064999                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    43                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          113300328                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.163059                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.689201                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 93651596     82.66%     82.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   406167      0.36%     83.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1758439      1.55%     84.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   501001      0.44%     85.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   904981      0.80%     85.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   605791      0.53%     86.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1002674      0.88%     87.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2073441      1.83%     89.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 12396238     10.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            113300328                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.024832                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.702243                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 18185196                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              75363461                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  15330946                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4292204                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 128517                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              131597256                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 128517                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 20437893                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                60618519                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  15633256                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              16482139                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              131506877                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              13142678                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LSQFullEvents                718184                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           149143758                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             332313032                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         72602527                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         259710505                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             148157086                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   986604                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  40710428                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             26417265                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5825166                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            915071                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           634554                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  131476332                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 130582965                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            197849                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          987930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2716873                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     113300328                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.152538                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.292227                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            41881637     36.97%     36.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            40856680     36.06%     73.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13449711     11.87%     84.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9042249      7.98%     92.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6022962      5.32%     98.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1181742      1.04%     99.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              357871      0.32%     99.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              507476      0.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       113300328                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 4116361      7.16%      7.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              53315975     92.71%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  75843      0.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                25      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              38254410     29.30%     29.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     29.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     29.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            60311969     46.19%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26244381     20.10%     95.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5772180      4.42%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              130582965                       # Type of FU issued
system.cpu.iq.rate                           0.906938                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    57508179                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.440396                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          197892174                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          40269473                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     40233993                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           234280108                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           92194807                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     90269601                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               44352421                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               143738698                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                6                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       250367                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        53026                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         52918                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 128517                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                       0                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           131476332                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                64                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              26417265                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              5825166                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             18                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect              9                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          124                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  133                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             130556675                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              26220122                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             26286                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     31992291                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  3571389                       # Number of branches executed
system.cpu.iew.exec_stores                    5772169                       # Number of stores executed
system.cpu.iew.exec_rate                     0.906756                       # Inst execution rate
system.cpu.iew.wb_sent                      130503625                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     130503594                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 100082614                       # num instructions producing a value
system.cpu.iew.wb_consumers                 162556587                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.906387                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.615679                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          987942                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts               120                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    113171811                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.153011                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.991335                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     60312044     53.29%     53.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     28946666     25.58%     78.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8785069      7.76%     86.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      4005644      3.54%     90.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3035781      2.68%     92.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       670652      0.59%     93.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1085524      0.96%     94.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       698350      0.62%     95.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      5632081      4.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    113171811                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000004                       # Number of instructions committed
system.cpu.commit.committedOps              130488362                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       31939033                       # Number of memory references committed
system.cpu.commit.loads                      26166895                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    3570674                       # Number of branches committed
system.cpu.commit.fp_insts                   90269430                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  70176447                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               5632081                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    239016034                       # The number of ROB reads
system.cpu.rob.rob_writes                   263081163                       # The number of ROB writes
system.cpu.timesIdled                          544285                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        30681885                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000004                       # Number of Instructions Simulated
system.cpu.committedOps                     130488362                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000004                       # Number of Instructions Simulated
system.cpu.cpi                               1.439822                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.439822                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.694530                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.694530                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                123098235                       # number of integer regfile reads
system.cpu.int_regfile_writes                63232086                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 167062519                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 84952836                       # number of floating regfile writes
system.cpu.misc_regfile_reads                39505882                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 30.290462                       # Cycle average of tags in use
system.cpu.icache.total_refs                  9064949                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     44                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               206021.568182                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      30.290462                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.059161                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.059161                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      9064949                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9064949                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       9064949                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9064949                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      9064949                       # number of overall hits
system.cpu.icache.overall_hits::total         9064949                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           50                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            50                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           50                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             50                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           50                       # number of overall misses
system.cpu.icache.overall_misses::total            50                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      2759000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2759000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      2759000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2759000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      2759000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2759000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      9064999                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9064999                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      9064999                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9064999                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      9064999                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9064999                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst        55180                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        55180                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst        55180                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        55180                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst        55180                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        55180                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst            6                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           44                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           44                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           44                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      2471500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2471500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      2471500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2471500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      2471500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2471500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 56170.454545                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56170.454545                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 56170.454545                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56170.454545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 56170.454545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56170.454545                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                1557564                       # number of replacements
system.cpu.dcache.tagsinuse                511.650660                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 27129710                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                1558076                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  17.412315                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           15513623224000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.650660                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999318                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999318                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21595647                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21595647                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5534063                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5534063                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      27129710                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27129710                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     27129710                       # number of overall hits
system.cpu.dcache.overall_hits::total        27129710                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      4572198                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4572198                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       238074                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       238074                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      4810272                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4810272                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4810272                       # number of overall misses
system.cpu.dcache.overall_misses::total       4810272                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 227365705000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 227365705000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  13690556000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13690556000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 241056261000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 241056261000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 241056261000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 241056261000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26167845                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26167845                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5772137                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5772137                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     31939982                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31939982                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     31939982                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31939982                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.174726                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.174726                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.041245                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041245                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.150603                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.150603                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.150603                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.150603                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 49727.878145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49727.878145                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 57505.464687                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57505.464687                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 50112.812955                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50112.812955                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 50112.812955                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50112.812955                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       340704                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             25545                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.337405                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       542391                       # number of writebacks
system.cpu.dcache.writebacks::total            542391                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      3252196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3252196                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      3252196                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3252196                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      3252196                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3252196                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1320002                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1320002                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       238074                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       238074                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1558076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1558076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1558076                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1558076                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  73945567500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  73945567500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  13214408000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13214408000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  87159975500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  87159975500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  87159975500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  87159975500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.050444                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.050444                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.041245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.048781                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048781                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.048781                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048781                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 56019.284440                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56019.284440                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 55505.464687                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55505.464687                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55940.772786                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55940.772786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55940.772786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55940.772786                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
