#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include "com_definitions.h"
#include "cli.h"
#include "init.h"
#include "logger.h"
#include "srp.h"
#include "all_comps.h"
#include "common_macro.h"
#include "common_functions.h"
#include "srp_block_ids.h"

#define write_data0 0xA5A5A5A5
#define write_data1 0x5a5a5a5a


int main(int argc, char **argv)
{
uint32_t read_value;
extern void * srp;
uint32_t error = 0;
uint32_t write_status = 0;
uint32_t write_iteration;
uint32_t write_data;
uint32_t expected_data;
int i;
init();   

uint32_t base_address[] = {
 DLNK_JESDABC0_XIP_204C_RX_BASE,  DLNK_JESDABC1_XIP_204C_RX_BASE,  DLNK_JESDABC2_XIP_204C_RX_BASE,  DLNK_JESDABC3_XIP_204C_RX_BASE
};



for (write_iteration = 0;write_iteration < 1; write_iteration++) 
{
	if (write_iteration == 0 )
	{
		write_data = write_data0; 
	}  
	else
	{
		write_data = write_data1;
	}

              expected_data = write_data;


for(i=0; i<sizeof(base_address) / (sizeof(base_address[0])*2); i++){ 
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_DATAPATH_INTERCONNECT_OFFSET, JESD_XIP_204C_RX_MEM_RX_DATAPATH_INTERCONNECT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_DATAPATH_INTERCONNECT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_DATAPATH_INTERCONNECT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_DATAPATH_INTERCONNECT_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_SUBCLASS_OFFSET, JESD_XIP_204C_RX_MEM_RX_SUBCLASS_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_SUBCLASS_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_SUBCLASS_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_SUBCLASS_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_CF_OFFSET, JESD_XIP_204C_RX_MEM_RX_CF_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_CF_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_CF_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_CF_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_CS_OFFSET, JESD_XIP_204C_RX_MEM_RX_CS_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_CS_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_CS_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_CS_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_F_OFFSET, JESD_XIP_204C_RX_MEM_RX_F_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_F_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_F_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_F_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_L_OFFSET, JESD_XIP_204C_RX_MEM_RX_L_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_L_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_L_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_L_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_N_OFFSET, JESD_XIP_204C_RX_MEM_RX_N_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_N_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_N_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_N_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_M_OFFSET, JESD_XIP_204C_RX_MEM_RX_M_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_M_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_M_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_M_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_NTOTAL_OFFSET, JESD_XIP_204C_RX_MEM_RX_NTOTAL_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_NTOTAL_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_NTOTAL_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_NTOTAL_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_S_OFFSET, JESD_XIP_204C_RX_MEM_RX_S_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_S_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_S_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_S_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_HD_OFFSET, JESD_XIP_204C_RX_MEM_RX_HD_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_HD_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_HD_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_HD_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_SCR_OFFSET, JESD_XIP_204C_RX_MEM_RX_SCR_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_SCR_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_SCR_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_SCR_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ENABLEMODULE_OFFSET, JESD_XIP_204C_RX_MEM_RX_ENABLEMODULE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ENABLEMODULE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ENABLEMODULE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ENABLEMODULE_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_CORE_INTERRUPT_MASK_OFFSET, JESD_XIP_204C_RX_MEM_RX_CORE_INTERRUPT_MASK_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_CORE_INTERRUPT_MASK_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_CORE_INTERRUPT_MASK_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_CORE_INTERRUPT_MASK_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_CORE_INTERRUPT_STATUS_OFFSET, JESD_XIP_204C_RX_MEM_RX_CORE_INTERRUPT_STATUS_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_CORE_INTERRUPT_STATUS_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_CORE_INTERRUPT_STATUS_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_CORE_INTERRUPT_STATUS_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_CLK_RATIO_OFFSET, JESD_XIP_204C_RX_MEM_RX_CLK_RATIO_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_CLK_RATIO_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_CLK_RATIO_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_CLK_RATIO_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_FEC_OFFSET, JESD_XIP_204C_RX_MEM_RX_FEC_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_FEC_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_FEC_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_FEC_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_CRC3_EN_OFFSET, JESD_XIP_204C_RX_MEM_RX_CRC3_EN_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_CRC3_EN_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_CRC3_EN_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_CRC3_EN_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_CRC12_EN_OFFSET, JESD_XIP_204C_RX_MEM_RX_CRC12_EN_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_CRC12_EN_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_CRC12_EN_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_CRC12_EN_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_E_OFFSET, JESD_XIP_204C_RX_MEM_RX_E_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_E_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_E_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_E_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_BIT_ORDER_OFFSET, JESD_XIP_204C_RX_MEM_RX_BIT_ORDER_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_BIT_ORDER_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_BIT_ORDER_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_BIT_ORDER_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_TL_TEST_MODE_OFFSET, JESD_XIP_204C_RX_MEM_RX_TL_TEST_MODE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_TL_TEST_MODE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_TL_TEST_MODE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_TL_TEST_MODE_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_LEMC_DELAY_OFFSET, JESD_XIP_204C_RX_MEM_RX_LEMC_DELAY_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_LEMC_DELAY_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_LEMC_DELAY_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_LEMC_DELAY_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_SYSREF_CONFIG_OFFSET, JESD_XIP_204C_RX_MEM_RX_SYSREF_CONFIG_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_SYSREF_CONFIG_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_SYSREF_CONFIG_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_SYSREF_CONFIG_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_SH_LOCK_STATUS_OFFSET, JESD_XIP_204C_RX_MEM_RX_SH_LOCK_STATUS_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_SH_LOCK_STATUS_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_SH_LOCK_STATUS_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_SH_LOCK_STATUS_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_SH_LOCK_LOSS_STATUS_OFFSET, JESD_XIP_204C_RX_MEM_RX_SH_LOCK_LOSS_STATUS_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_SH_LOCK_LOSS_STATUS_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_SH_LOCK_LOSS_STATUS_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_SH_LOCK_LOSS_STATUS_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_EMB_LOCK_STATUS_OFFSET, JESD_XIP_204C_RX_MEM_RX_EMB_LOCK_STATUS_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_EMB_LOCK_STATUS_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_EMB_LOCK_STATUS_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_EMB_LOCK_STATUS_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_EMB_LOCK_LOSS_STATUS_OFFSET, JESD_XIP_204C_RX_MEM_RX_EMB_LOCK_LOSS_STATUS_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_EMB_LOCK_LOSS_STATUS_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_EMB_LOCK_LOSS_STATUS_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_EMB_LOCK_LOSS_STATUS_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG0_OFFSET, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG0_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG1_OFFSET, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG1_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG2_OFFSET, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG2_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG3_OFFSET, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG3_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG4_OFFSET, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG4_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG5_OFFSET, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG5_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG6_OFFSET, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG6_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG7_OFFSET, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG7_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG8_OFFSET, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG8_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG9_OFFSET, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG9_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG10_OFFSET, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG10_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG11_OFFSET, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG11_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG12_OFFSET, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG12_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG13_OFFSET, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG13_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG14_OFFSET, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG14_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG15_OFFSET, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG15_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG16_OFFSET, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG16_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG17_OFFSET, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG17_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG18_OFFSET, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG18_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG19_OFFSET, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG19_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG20_OFFSET, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG20_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG21_OFFSET, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG21_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG22_OFFSET, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG22_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG23_OFFSET, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ERROR_REPORT_LANE_REG23_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_THRESH_EMB_ERR_OFFSET, JESD_XIP_204C_RX_MEM_RX_THRESH_EMB_ERR_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_THRESH_EMB_ERR_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_THRESH_EMB_ERR_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_THRESH_EMB_ERR_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_THRESH_SH_ERR_OFFSET, JESD_XIP_204C_RX_MEM_RX_THRESH_SH_ERR_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_THRESH_SH_ERR_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_THRESH_SH_ERR_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_THRESH_SH_ERR_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_SONIF_OFFSET, JESD_XIP_204C_RX_MEM_RX_SONIF_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_SONIF_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_SONIF_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_SONIF_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_CMD_EN_OFFSET, JESD_XIP_204C_RX_MEM_RX_CMD_EN_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_CMD_EN_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_CMD_EN_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_CMD_EN_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_SYSREF_COUNTER_STATUS_OFFSET, JESD_XIP_204C_RX_MEM_RX_SYSREF_COUNTER_STATUS_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_SYSREF_COUNTER_STATUS_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_SYSREF_COUNTER_STATUS_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_SYSREF_COUNTER_STATUS_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE0_OFFSET, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE0_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE0_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE0_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE0_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE1_OFFSET, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE1_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE1_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE1_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE1_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE2_OFFSET, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE2_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE2_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE2_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE2_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE3_OFFSET, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE3_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE3_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE3_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE3_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE4_OFFSET, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE4_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE4_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE4_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE4_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE5_OFFSET, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE5_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE5_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE5_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE5_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE6_OFFSET, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE6_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE6_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE6_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE6_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE7_OFFSET, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE7_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE7_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE7_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE7_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE8_OFFSET, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE8_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE8_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE8_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE8_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE9_OFFSET, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE9_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE9_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE9_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE9_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE10_OFFSET, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE10_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE10_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE10_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE10_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE11_OFFSET, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE11_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE11_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE11_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE11_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE12_OFFSET, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE12_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE12_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE12_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE12_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE13_OFFSET, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE13_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE13_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE13_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE13_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE14_OFFSET, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE14_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE14_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE14_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE14_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE15_OFFSET, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE15_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE15_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE15_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE15_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE16_OFFSET, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE16_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE16_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE16_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE16_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE17_OFFSET, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE17_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE17_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE17_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE17_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE18_OFFSET, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE18_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE18_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE18_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE18_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE19_OFFSET, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE19_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE19_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE19_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE19_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE20_OFFSET, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE20_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE20_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE20_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE20_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE21_OFFSET, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE21_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE21_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE21_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE21_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE22_OFFSET, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE22_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE22_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE22_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE22_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE23_OFFSET, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE23_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE23_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE23_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ICOUNTER_REPORT_LANE23_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_LEMC_BOUNDARY_PHASE_OFFSET, JESD_XIP_204C_RX_MEM_RX_LEMC_BOUNDARY_PHASE_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_LEMC_BOUNDARY_PHASE_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_LEMC_BOUNDARY_PHASE_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_LEMC_BOUNDARY_PHASE_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_RBD_LENGTH_OCTETS_OFFSET, JESD_XIP_204C_RX_MEM_RX_RBD_LENGTH_OCTETS_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_RBD_LENGTH_OCTETS_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_RBD_LENGTH_OCTETS_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_RBD_LENGTH_OCTETS_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_GEN_SYSREF_OFFSET, JESD_XIP_204C_RX_MEM_RX_GEN_SYSREF_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_GEN_SYSREF_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_GEN_SYSREF_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_GEN_SYSREF_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_GEARBOX_EMPTY_STATUS_OFFSET, JESD_XIP_204C_RX_MEM_RX_GEARBOX_EMPTY_STATUS_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_GEARBOX_EMPTY_STATUS_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_GEARBOX_EMPTY_STATUS_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_GEARBOX_EMPTY_STATUS_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_GEARBOX_FULL_STATUS_OFFSET, JESD_XIP_204C_RX_MEM_RX_GEARBOX_FULL_STATUS_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_GEARBOX_FULL_STATUS_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_GEARBOX_FULL_STATUS_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_GEARBOX_FULL_STATUS_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_TXRX_FIFO_WAIT_COUNT_OFFSET, JESD_XIP_204C_RX_MEM_RX_TXRX_FIFO_WAIT_COUNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_TXRX_FIFO_WAIT_COUNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_TXRX_FIFO_WAIT_COUNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_TXRX_FIFO_WAIT_COUNT_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_SLOW_LN_DELAY_COUNTER_OFFSET, JESD_XIP_204C_RX_MEM_RX_SLOW_LN_DELAY_COUNTER_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_SLOW_LN_DELAY_COUNTER_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_SLOW_LN_DELAY_COUNTER_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_SLOW_LN_DELAY_COUNTER_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ALARM_CTRL_OFFSET, JESD_XIP_204C_RX_MEM_RX_ALARM_CTRL_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ALARM_CTRL_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ALARM_CTRL_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ALARM_CTRL_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ALARM_TYPE_MASK_OFFSET, JESD_XIP_204C_RX_MEM_RX_ALARM_TYPE_MASK_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ALARM_TYPE_MASK_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ALARM_TYPE_MASK_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ALARM_TYPE_MASK_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ALARM_LANE_MASK_OFFSET, JESD_XIP_204C_RX_MEM_RX_ALARM_LANE_MASK_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ALARM_LANE_MASK_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ALARM_LANE_MASK_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ALARM_LANE_MASK_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ALARM_THRESHOLD_INV_SYNC_HDR_OFFSET, JESD_XIP_204C_RX_MEM_RX_ALARM_THRESHOLD_INV_SYNC_HDR_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ALARM_THRESHOLD_INV_SYNC_HDR_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ALARM_THRESHOLD_INV_SYNC_HDR_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ALARM_THRESHOLD_INV_SYNC_HDR_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ALARM_THRESHOLD_CRC_ERR_OFFSET, JESD_XIP_204C_RX_MEM_RX_ALARM_THRESHOLD_CRC_ERR_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ALARM_THRESHOLD_CRC_ERR_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ALARM_THRESHOLD_CRC_ERR_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ALARM_THRESHOLD_CRC_ERR_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ALARM_THRESHOLD_UNC_FEC_ERR_OFFSET, JESD_XIP_204C_RX_MEM_RX_ALARM_THRESHOLD_UNC_FEC_ERR_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ALARM_THRESHOLD_UNC_FEC_ERR_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ALARM_THRESHOLD_UNC_FEC_ERR_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ALARM_THRESHOLD_UNC_FEC_ERR_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ALARM_THRESHOLD_UNEXP_PILOT_ERR_OFFSET, JESD_XIP_204C_RX_MEM_RX_ALARM_THRESHOLD_UNEXP_PILOT_ERR_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ALARM_THRESHOLD_UNEXP_PILOT_ERR_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ALARM_THRESHOLD_UNEXP_PILOT_ERR_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ALARM_THRESHOLD_UNEXP_PILOT_ERR_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ALARM_WINDOW_INV_SYNC_HDR_OFFSET, JESD_XIP_204C_RX_MEM_RX_ALARM_WINDOW_INV_SYNC_HDR_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ALARM_WINDOW_INV_SYNC_HDR_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ALARM_WINDOW_INV_SYNC_HDR_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ALARM_WINDOW_INV_SYNC_HDR_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ALARM_WINDOW_CRC_ERR_OFFSET, JESD_XIP_204C_RX_MEM_RX_ALARM_WINDOW_CRC_ERR_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ALARM_WINDOW_CRC_ERR_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ALARM_WINDOW_CRC_ERR_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ALARM_WINDOW_CRC_ERR_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ALARM_WINDOW_UNC_FEC_ERR_OFFSET, JESD_XIP_204C_RX_MEM_RX_ALARM_WINDOW_UNC_FEC_ERR_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ALARM_WINDOW_UNC_FEC_ERR_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ALARM_WINDOW_UNC_FEC_ERR_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ALARM_WINDOW_UNC_FEC_ERR_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ALARM_WINDOW_UNEXP_PILOT_ERR_OFFSET, JESD_XIP_204C_RX_MEM_RX_ALARM_WINDOW_UNEXP_PILOT_ERR_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ALARM_WINDOW_UNEXP_PILOT_ERR_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ALARM_WINDOW_UNEXP_PILOT_ERR_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ALARM_WINDOW_UNEXP_PILOT_ERR_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_ALARM_TIMER_OFFSET, JESD_XIP_204C_RX_MEM_RX_ALARM_TIMER_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_ALARM_TIMER_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_ALARM_TIMER_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_ALARM_TIMER_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_TEST_PATTERN_LSB_OFFSET, JESD_XIP_204C_RX_MEM_RX_TEST_PATTERN_LSB_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_TEST_PATTERN_LSB_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_TEST_PATTERN_LSB_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_TEST_PATTERN_LSB_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_TEST_PATTERN_MSB_OFFSET, JESD_XIP_204C_RX_MEM_RX_TEST_PATTERN_MSB_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_TEST_PATTERN_MSB_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_TEST_PATTERN_MSB_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_TEST_PATTERN_MSB_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_CONFIG_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_CONFIG_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_CONFIG_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_CONFIG_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_CONFIG_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG0_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG0_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG1_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG1_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG2_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG2_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG3_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG3_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG4_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG4_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG5_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG5_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG6_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG6_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG7_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG7_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG8_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG8_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG9_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG9_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG10_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG10_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG11_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG11_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG12_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG12_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG13_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG13_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG14_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG14_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG15_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG15_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG16_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG16_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG17_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG17_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG18_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG18_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG19_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG19_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG20_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG20_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG21_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG21_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG22_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG22_OFFSET");
	write_read_expect_18a(base_address[i]+JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG23_OFFSET, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_DEFAULT, write_data, expected_data, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_RD_MASK, JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG_WR_MASK, "JESD_XIP_204C_RX_MEM_RX_PRBS_ERROR_CNT_REG23_OFFSET");
}

}

}

