$date
	Sat Jan 17 22:54:43 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! f $end
$var wire 1 & f0 $end
$var wire 1 ' f1 $end
$var wire 1 ( f2 $end
$var wire 1 ) g0 $end
$var wire 1 * g1 $end
$var wire 1 + g2 $end
$var wire 1 , g3 $end
$var wire 1 - g4 $end
$var wire 1 . g5 $end
$var wire 1 / g6 $end
$var wire 1 0 g7 $end
$var wire 1 1 g8 $end
$var wire 1 2 g9 $end
$var wire 1 3 y0 $end
$var wire 1 4 y1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
14
03
12
01
10
0/
1.
0-
1,
1+
1*
1)
0(
1'
0&
0%
0$
0#
0"
1!
$end
#10
0,
1%
#20
0+
1,
1$
0%
#30
0,
1%
#40
0*
1+
1,
1#
0$
0%
#50
02
11
0,
1%
#60
00
12
1/
01
0+
1,
1$
0%
#70
02
11
0,
1%
#80
10
12
0/
01
0)
1*
1+
1,
1"
0#
0$
0%
#90
0,
1%
#100
04
13
0.
1-
0+
1,
1$
0%
#110
14
0,
03
1%
#120
1.
0-
14
0*
1+
1,
03
1#
0$
0%
#130
02
11
0,
1%
#140
0'
1&
04
13
0.
00
12
1-
1/
01
0+
1,
1$
0%
#150
1'
02
0&
11
14
0,
03
1%
#160
