/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_22z;
  reg [2:0] celloutsig_0_23z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [29:0] celloutsig_1_13z;
  wire [17:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [30:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ! celloutsig_0_2z;
  assign celloutsig_0_4z = ! in_data[93:91];
  assign celloutsig_1_8z = ! celloutsig_1_2z[28:19];
  assign celloutsig_1_9z = ! celloutsig_1_2z[6:3];
  assign celloutsig_1_10z = in_data[123:111] < { celloutsig_1_2z[12:1], celloutsig_1_9z };
  assign celloutsig_1_15z = { celloutsig_1_2z[9:2], celloutsig_1_0z } < { celloutsig_1_14z[7:0], celloutsig_1_3z };
  assign celloutsig_1_0z = in_data[126:114] < in_data[168:156];
  assign celloutsig_1_3z = { in_data[170:157], celloutsig_1_0z } < in_data[178:164];
  assign celloutsig_0_7z = celloutsig_0_4z & ~(celloutsig_0_4z);
  assign celloutsig_0_12z = celloutsig_0_0z & ~(celloutsig_0_4z);
  assign celloutsig_1_1z = in_data[104] & ~(in_data[177]);
  assign celloutsig_1_11z = { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_8z } % { 1'h1, celloutsig_1_4z[0], celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_1_13z = { in_data[185:174], celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z } % { 1'h1, in_data[148:125], celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[176:146] % { 1'h1, in_data[183:155], celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[76:65], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[33:27], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_13z[7:2], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z } * celloutsig_1_14z[13:0];
  assign celloutsig_0_1z = { in_data[54], celloutsig_0_0z, celloutsig_0_0z } * in_data[78:76];
  assign celloutsig_1_4z = { in_data[151:150], celloutsig_1_3z } * celloutsig_1_2z[4:2];
  assign celloutsig_1_14z = - in_data[137:120];
  assign celloutsig_0_10z = - { in_data[52:45], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_22z = - in_data[59:53];
  assign celloutsig_0_0z = ~((in_data[87] & in_data[76]) | in_data[28]);
  assign celloutsig_1_19z = ~((celloutsig_1_3z & celloutsig_1_15z) | celloutsig_1_11z[2]);
  assign celloutsig_0_15z = ~((celloutsig_0_10z[6] & celloutsig_0_1z[0]) | celloutsig_0_12z);
  assign celloutsig_1_5z = ~((in_data[112] & celloutsig_1_4z[2]) | celloutsig_1_0z);
  assign celloutsig_1_6z = ~((celloutsig_1_3z & in_data[142]) | celloutsig_1_5z);
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_23z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_23z = { celloutsig_0_22z[1:0], celloutsig_0_15z };
  assign { out_data[141:128], out_data[96], out_data[38:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
