{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1507710758784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1507710758784 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ECA1_Assignment1 5CSXFC6D6F31C8 " "Selected device 5CSXFC6D6F31C8 for design \"ECA1_Assignment1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1507710758792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1507710758849 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1507710758849 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1507710759355 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1507710759377 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1507710759469 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "417 417 " "No exact pin location assignment(s) for 417 pins of 417 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1507710759878 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "417 288 " "Design requires 417 user-specified I/O pins -- too many to fit in the 288 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "417 417 0 " "Current design requires 417 user-specified I/O pins -- 417 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1507710774649 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "288 260 28 " "Targeted device has 288 I/O pin locations available for user I/O -- 260 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1507710774649 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1507710774649 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1507710774653 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507710774655 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "416 " "Following 416 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[0\] VCC " "Pin out_matrix\[0\]\[0\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][0] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[1\] GND " "Pin out_matrix\[0\]\[1\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][1] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[2\] VCC " "Pin out_matrix\[0\]\[2\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][2] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[3\] GND " "Pin out_matrix\[0\]\[3\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][3] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[4\] GND " "Pin out_matrix\[0\]\[4\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][4] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[5\] GND " "Pin out_matrix\[0\]\[5\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][5] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[6\] VCC " "Pin out_matrix\[0\]\[6\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][6] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[7\] VCC " "Pin out_matrix\[0\]\[7\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][7] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[8\] GND " "Pin out_matrix\[0\]\[8\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][8] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[9\] GND " "Pin out_matrix\[0\]\[9\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][9] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[10\] GND " "Pin out_matrix\[0\]\[10\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][10] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[11\] GND " "Pin out_matrix\[0\]\[11\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][11] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[12\] GND " "Pin out_matrix\[0\]\[12\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][12] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[13\] GND " "Pin out_matrix\[0\]\[13\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][13] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[14\] GND " "Pin out_matrix\[0\]\[14\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][14] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[15\] GND " "Pin out_matrix\[0\]\[15\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][15] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[16\] GND " "Pin out_matrix\[0\]\[16\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][16] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[17\] GND " "Pin out_matrix\[0\]\[17\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][17] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[18\] GND " "Pin out_matrix\[0\]\[18\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][18] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[19\] GND " "Pin out_matrix\[0\]\[19\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][19] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[20\] GND " "Pin out_matrix\[0\]\[20\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][20] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[21\] GND " "Pin out_matrix\[0\]\[21\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][21] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[22\] GND " "Pin out_matrix\[0\]\[22\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][22] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[23\] GND " "Pin out_matrix\[0\]\[23\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][23] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[24\] GND " "Pin out_matrix\[0\]\[24\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][24] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[25\] GND " "Pin out_matrix\[0\]\[25\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][25] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[26\] GND " "Pin out_matrix\[0\]\[26\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][26] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[27\] GND " "Pin out_matrix\[0\]\[27\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][27] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[28\] GND " "Pin out_matrix\[0\]\[28\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][28] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[29\] GND " "Pin out_matrix\[0\]\[29\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][29] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[30\] GND " "Pin out_matrix\[0\]\[30\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][30] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[0\]\[31\] GND " "Pin out_matrix\[0\]\[31\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[0][31] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[0\] VCC " "Pin out_matrix\[1\]\[0\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][0] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[1\] GND " "Pin out_matrix\[1\]\[1\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][1] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[2\] GND " "Pin out_matrix\[1\]\[2\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][2] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[3\] GND " "Pin out_matrix\[1\]\[3\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][3] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[4\] GND " "Pin out_matrix\[1\]\[4\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][4] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[5\] GND " "Pin out_matrix\[1\]\[5\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][5] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[6\] GND " "Pin out_matrix\[1\]\[6\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][6] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[7\] GND " "Pin out_matrix\[1\]\[7\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][7] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[8\] GND " "Pin out_matrix\[1\]\[8\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][8] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[9\] GND " "Pin out_matrix\[1\]\[9\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][9] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[10\] GND " "Pin out_matrix\[1\]\[10\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][10] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[11\] GND " "Pin out_matrix\[1\]\[11\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][11] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[12\] GND " "Pin out_matrix\[1\]\[12\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][12] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[13\] GND " "Pin out_matrix\[1\]\[13\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][13] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[14\] GND " "Pin out_matrix\[1\]\[14\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][14] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[15\] GND " "Pin out_matrix\[1\]\[15\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][15] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[16\] GND " "Pin out_matrix\[1\]\[16\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][16] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[17\] GND " "Pin out_matrix\[1\]\[17\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][17] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[18\] GND " "Pin out_matrix\[1\]\[18\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][18] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[19\] GND " "Pin out_matrix\[1\]\[19\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][19] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[20\] GND " "Pin out_matrix\[1\]\[20\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][20] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[21\] GND " "Pin out_matrix\[1\]\[21\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][21] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[22\] GND " "Pin out_matrix\[1\]\[22\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][22] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[23\] GND " "Pin out_matrix\[1\]\[23\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][23] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[24\] GND " "Pin out_matrix\[1\]\[24\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][24] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[25\] GND " "Pin out_matrix\[1\]\[25\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][25] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[26\] GND " "Pin out_matrix\[1\]\[26\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][26] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[27\] GND " "Pin out_matrix\[1\]\[27\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][27] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[28\] GND " "Pin out_matrix\[1\]\[28\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][28] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[29\] GND " "Pin out_matrix\[1\]\[29\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][29] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[30\] GND " "Pin out_matrix\[1\]\[30\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][30] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[1\]\[31\] VCC " "Pin out_matrix\[1\]\[31\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[1][31] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[0\] VCC " "Pin out_matrix\[2\]\[0\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][0] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[1\] GND " "Pin out_matrix\[2\]\[1\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][1] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[2\] GND " "Pin out_matrix\[2\]\[2\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][2] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[3\] GND " "Pin out_matrix\[2\]\[3\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][3] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[4\] GND " "Pin out_matrix\[2\]\[4\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][4] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[5\] GND " "Pin out_matrix\[2\]\[5\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][5] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[6\] GND " "Pin out_matrix\[2\]\[6\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][6] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[7\] GND " "Pin out_matrix\[2\]\[7\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][7] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[8\] GND " "Pin out_matrix\[2\]\[8\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][8] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[9\] GND " "Pin out_matrix\[2\]\[9\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][9] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[10\] GND " "Pin out_matrix\[2\]\[10\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][10] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[11\] GND " "Pin out_matrix\[2\]\[11\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][11] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[12\] GND " "Pin out_matrix\[2\]\[12\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][12] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[13\] GND " "Pin out_matrix\[2\]\[13\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][13] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[14\] GND " "Pin out_matrix\[2\]\[14\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][14] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[15\] GND " "Pin out_matrix\[2\]\[15\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][15] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[16\] GND " "Pin out_matrix\[2\]\[16\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][16] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[17\] GND " "Pin out_matrix\[2\]\[17\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][17] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[18\] GND " "Pin out_matrix\[2\]\[18\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][18] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[19\] GND " "Pin out_matrix\[2\]\[19\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][19] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[20\] GND " "Pin out_matrix\[2\]\[20\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][20] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[21\] GND " "Pin out_matrix\[2\]\[21\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][21] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[22\] GND " "Pin out_matrix\[2\]\[22\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][22] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[23\] GND " "Pin out_matrix\[2\]\[23\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][23] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[24\] GND " "Pin out_matrix\[2\]\[24\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][24] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[25\] GND " "Pin out_matrix\[2\]\[25\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][25] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[26\] GND " "Pin out_matrix\[2\]\[26\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][26] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[27\] GND " "Pin out_matrix\[2\]\[27\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][27] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[28\] GND " "Pin out_matrix\[2\]\[28\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][28] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[29\] GND " "Pin out_matrix\[2\]\[29\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][29] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[30\] GND " "Pin out_matrix\[2\]\[30\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][30] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[2\]\[31\] VCC " "Pin out_matrix\[2\]\[31\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[2][31] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[0\] VCC " "Pin out_matrix\[3\]\[0\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][0] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[1\] GND " "Pin out_matrix\[3\]\[1\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][1] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[2\] GND " "Pin out_matrix\[3\]\[2\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][2] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[3\] GND " "Pin out_matrix\[3\]\[3\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][3] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[4\] GND " "Pin out_matrix\[3\]\[4\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][4] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[5\] GND " "Pin out_matrix\[3\]\[5\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][5] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[6\] GND " "Pin out_matrix\[3\]\[6\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][6] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[7\] GND " "Pin out_matrix\[3\]\[7\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][7] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[8\] GND " "Pin out_matrix\[3\]\[8\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][8] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[9\] GND " "Pin out_matrix\[3\]\[9\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][9] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[10\] GND " "Pin out_matrix\[3\]\[10\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][10] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[11\] GND " "Pin out_matrix\[3\]\[11\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][11] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[12\] GND " "Pin out_matrix\[3\]\[12\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][12] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[13\] GND " "Pin out_matrix\[3\]\[13\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][13] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[14\] GND " "Pin out_matrix\[3\]\[14\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][14] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[15\] GND " "Pin out_matrix\[3\]\[15\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][15] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[16\] GND " "Pin out_matrix\[3\]\[16\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][16] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[17\] GND " "Pin out_matrix\[3\]\[17\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][17] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[18\] GND " "Pin out_matrix\[3\]\[18\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][18] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[19\] GND " "Pin out_matrix\[3\]\[19\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][19] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[20\] GND " "Pin out_matrix\[3\]\[20\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][20] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[21\] GND " "Pin out_matrix\[3\]\[21\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][21] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[22\] GND " "Pin out_matrix\[3\]\[22\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][22] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[23\] GND " "Pin out_matrix\[3\]\[23\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][23] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[24\] GND " "Pin out_matrix\[3\]\[24\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][24] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[25\] GND " "Pin out_matrix\[3\]\[25\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][25] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[26\] GND " "Pin out_matrix\[3\]\[26\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][26] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[27\] GND " "Pin out_matrix\[3\]\[27\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][27] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[28\] GND " "Pin out_matrix\[3\]\[28\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][28] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[29\] GND " "Pin out_matrix\[3\]\[29\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][29] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[30\] GND " "Pin out_matrix\[3\]\[30\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][30] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[3\]\[31\] VCC " "Pin out_matrix\[3\]\[31\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[3][31] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[0\] VCC " "Pin out_matrix\[4\]\[0\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][0] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[1\] GND " "Pin out_matrix\[4\]\[1\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][1] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[2\] GND " "Pin out_matrix\[4\]\[2\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][2] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[3\] GND " "Pin out_matrix\[4\]\[3\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][3] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[4\] GND " "Pin out_matrix\[4\]\[4\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][4] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[5\] GND " "Pin out_matrix\[4\]\[5\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][5] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[6\] GND " "Pin out_matrix\[4\]\[6\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][6] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[7\] GND " "Pin out_matrix\[4\]\[7\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][7] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[8\] GND " "Pin out_matrix\[4\]\[8\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][8] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[9\] GND " "Pin out_matrix\[4\]\[9\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][9] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[10\] GND " "Pin out_matrix\[4\]\[10\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][10] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[11\] GND " "Pin out_matrix\[4\]\[11\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][11] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[12\] GND " "Pin out_matrix\[4\]\[12\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][12] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[13\] GND " "Pin out_matrix\[4\]\[13\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][13] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[14\] GND " "Pin out_matrix\[4\]\[14\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][14] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[15\] GND " "Pin out_matrix\[4\]\[15\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][15] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[16\] GND " "Pin out_matrix\[4\]\[16\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][16] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[17\] GND " "Pin out_matrix\[4\]\[17\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][17] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[18\] GND " "Pin out_matrix\[4\]\[18\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][18] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[19\] GND " "Pin out_matrix\[4\]\[19\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][19] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[20\] GND " "Pin out_matrix\[4\]\[20\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][20] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[21\] GND " "Pin out_matrix\[4\]\[21\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][21] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[22\] GND " "Pin out_matrix\[4\]\[22\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][22] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[23\] GND " "Pin out_matrix\[4\]\[23\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][23] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[24\] GND " "Pin out_matrix\[4\]\[24\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][24] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[25\] GND " "Pin out_matrix\[4\]\[25\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][25] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[26\] GND " "Pin out_matrix\[4\]\[26\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][26] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[27\] GND " "Pin out_matrix\[4\]\[27\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][27] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[28\] GND " "Pin out_matrix\[4\]\[28\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][28] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[29\] GND " "Pin out_matrix\[4\]\[29\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][29] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[30\] GND " "Pin out_matrix\[4\]\[30\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][30] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[4\]\[31\] VCC " "Pin out_matrix\[4\]\[31\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[4][31] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[0\] VCC " "Pin out_matrix\[5\]\[0\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][0] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[1\] GND " "Pin out_matrix\[5\]\[1\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][1] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[2\] GND " "Pin out_matrix\[5\]\[2\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][2] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[3\] GND " "Pin out_matrix\[5\]\[3\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][3] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[4\] GND " "Pin out_matrix\[5\]\[4\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][4] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[5\] GND " "Pin out_matrix\[5\]\[5\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][5] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[6\] GND " "Pin out_matrix\[5\]\[6\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][6] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[7\] GND " "Pin out_matrix\[5\]\[7\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][7] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[8\] GND " "Pin out_matrix\[5\]\[8\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][8] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[9\] GND " "Pin out_matrix\[5\]\[9\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][9] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[10\] GND " "Pin out_matrix\[5\]\[10\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][10] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[11\] GND " "Pin out_matrix\[5\]\[11\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][11] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[12\] GND " "Pin out_matrix\[5\]\[12\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][12] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[13\] GND " "Pin out_matrix\[5\]\[13\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][13] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[14\] GND " "Pin out_matrix\[5\]\[14\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][14] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[15\] GND " "Pin out_matrix\[5\]\[15\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][15] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[16\] GND " "Pin out_matrix\[5\]\[16\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][16] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[17\] GND " "Pin out_matrix\[5\]\[17\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][17] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[18\] GND " "Pin out_matrix\[5\]\[18\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][18] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[19\] GND " "Pin out_matrix\[5\]\[19\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][19] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[20\] GND " "Pin out_matrix\[5\]\[20\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][20] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[21\] GND " "Pin out_matrix\[5\]\[21\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][21] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[22\] GND " "Pin out_matrix\[5\]\[22\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][22] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[23\] GND " "Pin out_matrix\[5\]\[23\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][23] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[24\] GND " "Pin out_matrix\[5\]\[24\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][24] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[25\] GND " "Pin out_matrix\[5\]\[25\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][25] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[26\] GND " "Pin out_matrix\[5\]\[26\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][26] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[27\] GND " "Pin out_matrix\[5\]\[27\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][27] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[28\] GND " "Pin out_matrix\[5\]\[28\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][28] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[29\] GND " "Pin out_matrix\[5\]\[29\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][29] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[30\] GND " "Pin out_matrix\[5\]\[30\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][30] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[5\]\[31\] VCC " "Pin out_matrix\[5\]\[31\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[5][31] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[0\] VCC " "Pin out_matrix\[6\]\[0\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][0] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[1\] GND " "Pin out_matrix\[6\]\[1\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][1] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[2\] GND " "Pin out_matrix\[6\]\[2\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][2] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[3\] GND " "Pin out_matrix\[6\]\[3\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][3] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[4\] GND " "Pin out_matrix\[6\]\[4\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][4] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[5\] GND " "Pin out_matrix\[6\]\[5\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][5] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[6\] GND " "Pin out_matrix\[6\]\[6\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][6] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[7\] GND " "Pin out_matrix\[6\]\[7\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][7] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[8\] GND " "Pin out_matrix\[6\]\[8\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][8] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[9\] GND " "Pin out_matrix\[6\]\[9\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][9] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[10\] GND " "Pin out_matrix\[6\]\[10\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][10] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[11\] GND " "Pin out_matrix\[6\]\[11\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][11] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[12\] GND " "Pin out_matrix\[6\]\[12\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][12] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[13\] GND " "Pin out_matrix\[6\]\[13\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][13] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[14\] GND " "Pin out_matrix\[6\]\[14\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][14] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[15\] GND " "Pin out_matrix\[6\]\[15\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][15] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[16\] GND " "Pin out_matrix\[6\]\[16\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][16] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[17\] GND " "Pin out_matrix\[6\]\[17\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][17] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[18\] GND " "Pin out_matrix\[6\]\[18\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][18] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[19\] GND " "Pin out_matrix\[6\]\[19\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][19] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[20\] GND " "Pin out_matrix\[6\]\[20\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][20] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[21\] GND " "Pin out_matrix\[6\]\[21\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][21] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[22\] GND " "Pin out_matrix\[6\]\[22\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][22] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[23\] GND " "Pin out_matrix\[6\]\[23\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][23] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[24\] GND " "Pin out_matrix\[6\]\[24\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][24] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[25\] GND " "Pin out_matrix\[6\]\[25\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][25] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[26\] GND " "Pin out_matrix\[6\]\[26\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][26] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[27\] GND " "Pin out_matrix\[6\]\[27\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][27] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[28\] GND " "Pin out_matrix\[6\]\[28\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][28] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[29\] GND " "Pin out_matrix\[6\]\[29\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][29] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[30\] GND " "Pin out_matrix\[6\]\[30\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][30] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[6\]\[31\] VCC " "Pin out_matrix\[6\]\[31\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[6][31] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[0\] VCC " "Pin out_matrix\[7\]\[0\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][0] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[1\] GND " "Pin out_matrix\[7\]\[1\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][1] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[2\] GND " "Pin out_matrix\[7\]\[2\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][2] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[3\] GND " "Pin out_matrix\[7\]\[3\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][3] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[4\] GND " "Pin out_matrix\[7\]\[4\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][4] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[5\] GND " "Pin out_matrix\[7\]\[5\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][5] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[6\] GND " "Pin out_matrix\[7\]\[6\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][6] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[7\] GND " "Pin out_matrix\[7\]\[7\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][7] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[8\] GND " "Pin out_matrix\[7\]\[8\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][8] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[9\] GND " "Pin out_matrix\[7\]\[9\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][9] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[10\] GND " "Pin out_matrix\[7\]\[10\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][10] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[11\] GND " "Pin out_matrix\[7\]\[11\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][11] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[12\] GND " "Pin out_matrix\[7\]\[12\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][12] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[13\] GND " "Pin out_matrix\[7\]\[13\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][13] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[14\] GND " "Pin out_matrix\[7\]\[14\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][14] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[15\] GND " "Pin out_matrix\[7\]\[15\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][15] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[16\] GND " "Pin out_matrix\[7\]\[16\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][16] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[17\] GND " "Pin out_matrix\[7\]\[17\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][17] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[18\] GND " "Pin out_matrix\[7\]\[18\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][18] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[19\] GND " "Pin out_matrix\[7\]\[19\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][19] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[20\] GND " "Pin out_matrix\[7\]\[20\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][20] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[21\] GND " "Pin out_matrix\[7\]\[21\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][21] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[22\] GND " "Pin out_matrix\[7\]\[22\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][22] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[23\] GND " "Pin out_matrix\[7\]\[23\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][23] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[24\] GND " "Pin out_matrix\[7\]\[24\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][24] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[25\] GND " "Pin out_matrix\[7\]\[25\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][25] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[26\] GND " "Pin out_matrix\[7\]\[26\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][26] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[27\] GND " "Pin out_matrix\[7\]\[27\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][27] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[28\] GND " "Pin out_matrix\[7\]\[28\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][28] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[29\] GND " "Pin out_matrix\[7\]\[29\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][29] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[30\] GND " "Pin out_matrix\[7\]\[30\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][30] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[7\]\[31\] VCC " "Pin out_matrix\[7\]\[31\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[7][31] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[0\] VCC " "Pin out_matrix\[8\]\[0\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][0] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[1\] GND " "Pin out_matrix\[8\]\[1\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][1] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[2\] GND " "Pin out_matrix\[8\]\[2\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][2] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[3\] GND " "Pin out_matrix\[8\]\[3\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][3] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[4\] GND " "Pin out_matrix\[8\]\[4\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][4] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[5\] GND " "Pin out_matrix\[8\]\[5\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][5] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[6\] GND " "Pin out_matrix\[8\]\[6\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][6] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[7\] GND " "Pin out_matrix\[8\]\[7\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][7] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[8\] GND " "Pin out_matrix\[8\]\[8\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][8] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[9\] GND " "Pin out_matrix\[8\]\[9\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][9] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[10\] GND " "Pin out_matrix\[8\]\[10\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][10] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[11\] GND " "Pin out_matrix\[8\]\[11\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][11] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[12\] GND " "Pin out_matrix\[8\]\[12\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][12] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[13\] GND " "Pin out_matrix\[8\]\[13\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][13] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[14\] GND " "Pin out_matrix\[8\]\[14\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][14] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[15\] GND " "Pin out_matrix\[8\]\[15\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][15] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[16\] GND " "Pin out_matrix\[8\]\[16\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][16] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[17\] GND " "Pin out_matrix\[8\]\[17\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][17] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[18\] GND " "Pin out_matrix\[8\]\[18\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][18] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[19\] GND " "Pin out_matrix\[8\]\[19\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][19] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[20\] GND " "Pin out_matrix\[8\]\[20\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][20] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[21\] GND " "Pin out_matrix\[8\]\[21\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][21] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[22\] GND " "Pin out_matrix\[8\]\[22\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][22] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[23\] GND " "Pin out_matrix\[8\]\[23\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][23] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[24\] GND " "Pin out_matrix\[8\]\[24\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][24] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[25\] GND " "Pin out_matrix\[8\]\[25\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][25] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[26\] GND " "Pin out_matrix\[8\]\[26\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][26] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[27\] GND " "Pin out_matrix\[8\]\[27\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][27] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[28\] GND " "Pin out_matrix\[8\]\[28\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][28] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[29\] GND " "Pin out_matrix\[8\]\[29\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][29] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[30\] GND " "Pin out_matrix\[8\]\[30\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][30] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[8\]\[31\] VCC " "Pin out_matrix\[8\]\[31\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[8][31] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[0\] VCC " "Pin out_matrix\[9\]\[0\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][0] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[1\] GND " "Pin out_matrix\[9\]\[1\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][1] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[2\] GND " "Pin out_matrix\[9\]\[2\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][2] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[3\] GND " "Pin out_matrix\[9\]\[3\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][3] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[4\] GND " "Pin out_matrix\[9\]\[4\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][4] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[5\] GND " "Pin out_matrix\[9\]\[5\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][5] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[6\] GND " "Pin out_matrix\[9\]\[6\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][6] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[7\] GND " "Pin out_matrix\[9\]\[7\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][7] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[8\] GND " "Pin out_matrix\[9\]\[8\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][8] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[9\] GND " "Pin out_matrix\[9\]\[9\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][9] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[10\] GND " "Pin out_matrix\[9\]\[10\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][10] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[11\] GND " "Pin out_matrix\[9\]\[11\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][11] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[12\] GND " "Pin out_matrix\[9\]\[12\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][12] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[13\] GND " "Pin out_matrix\[9\]\[13\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][13] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[14\] GND " "Pin out_matrix\[9\]\[14\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][14] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[15\] GND " "Pin out_matrix\[9\]\[15\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][15] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[16\] GND " "Pin out_matrix\[9\]\[16\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][16] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[17\] GND " "Pin out_matrix\[9\]\[17\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][17] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[18\] GND " "Pin out_matrix\[9\]\[18\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][18] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[19\] GND " "Pin out_matrix\[9\]\[19\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][19] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[20\] GND " "Pin out_matrix\[9\]\[20\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][20] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[21\] GND " "Pin out_matrix\[9\]\[21\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][21] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[22\] GND " "Pin out_matrix\[9\]\[22\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][22] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[23\] GND " "Pin out_matrix\[9\]\[23\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][23] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[24\] GND " "Pin out_matrix\[9\]\[24\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][24] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[25\] GND " "Pin out_matrix\[9\]\[25\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][25] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[26\] GND " "Pin out_matrix\[9\]\[26\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][26] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[27\] GND " "Pin out_matrix\[9\]\[27\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][27] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[28\] GND " "Pin out_matrix\[9\]\[28\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][28] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[29\] GND " "Pin out_matrix\[9\]\[29\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][29] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[30\] GND " "Pin out_matrix\[9\]\[30\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][30] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[9\]\[31\] VCC " "Pin out_matrix\[9\]\[31\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[9][31] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[0\] VCC " "Pin out_matrix\[10\]\[0\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][0] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[1\] GND " "Pin out_matrix\[10\]\[1\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][1] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[2\] GND " "Pin out_matrix\[10\]\[2\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][2] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[3\] GND " "Pin out_matrix\[10\]\[3\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][3] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[4\] GND " "Pin out_matrix\[10\]\[4\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][4] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[5\] GND " "Pin out_matrix\[10\]\[5\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][5] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[6\] GND " "Pin out_matrix\[10\]\[6\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][6] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[7\] GND " "Pin out_matrix\[10\]\[7\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][7] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[8\] GND " "Pin out_matrix\[10\]\[8\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][8] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[9\] GND " "Pin out_matrix\[10\]\[9\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][9] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[10\] GND " "Pin out_matrix\[10\]\[10\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][10] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[11\] GND " "Pin out_matrix\[10\]\[11\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][11] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[12\] GND " "Pin out_matrix\[10\]\[12\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][12] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[13\] GND " "Pin out_matrix\[10\]\[13\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][13] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[14\] GND " "Pin out_matrix\[10\]\[14\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][14] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[15\] GND " "Pin out_matrix\[10\]\[15\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][15] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[16\] GND " "Pin out_matrix\[10\]\[16\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][16] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[17\] GND " "Pin out_matrix\[10\]\[17\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][17] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[18\] GND " "Pin out_matrix\[10\]\[18\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][18] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[19\] GND " "Pin out_matrix\[10\]\[19\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][19] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[20\] GND " "Pin out_matrix\[10\]\[20\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][20] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[21\] GND " "Pin out_matrix\[10\]\[21\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][21] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[22\] GND " "Pin out_matrix\[10\]\[22\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][22] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[23\] GND " "Pin out_matrix\[10\]\[23\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][23] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[24\] GND " "Pin out_matrix\[10\]\[24\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][24] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[25\] GND " "Pin out_matrix\[10\]\[25\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][25] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[26\] GND " "Pin out_matrix\[10\]\[26\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][26] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[27\] GND " "Pin out_matrix\[10\]\[27\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][27] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[28\] GND " "Pin out_matrix\[10\]\[28\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][28] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[29\] GND " "Pin out_matrix\[10\]\[29\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][29] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[30\] GND " "Pin out_matrix\[10\]\[30\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][30] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[10\]\[31\] VCC " "Pin out_matrix\[10\]\[31\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[10][31] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[0\] VCC " "Pin out_matrix\[11\]\[0\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][0] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[1\] GND " "Pin out_matrix\[11\]\[1\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][1] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[2\] GND " "Pin out_matrix\[11\]\[2\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][2] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[3\] GND " "Pin out_matrix\[11\]\[3\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][3] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[4\] GND " "Pin out_matrix\[11\]\[4\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][4] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[5\] GND " "Pin out_matrix\[11\]\[5\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][5] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[6\] GND " "Pin out_matrix\[11\]\[6\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][6] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[7\] GND " "Pin out_matrix\[11\]\[7\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][7] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[8\] GND " "Pin out_matrix\[11\]\[8\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][8] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[9\] GND " "Pin out_matrix\[11\]\[9\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][9] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[10\] GND " "Pin out_matrix\[11\]\[10\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][10] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[11\] GND " "Pin out_matrix\[11\]\[11\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][11] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[12\] GND " "Pin out_matrix\[11\]\[12\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][12] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[13\] GND " "Pin out_matrix\[11\]\[13\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][13] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[14\] GND " "Pin out_matrix\[11\]\[14\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][14] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[15\] GND " "Pin out_matrix\[11\]\[15\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][15] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[16\] GND " "Pin out_matrix\[11\]\[16\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][16] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[17\] GND " "Pin out_matrix\[11\]\[17\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][17] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[18\] GND " "Pin out_matrix\[11\]\[18\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][18] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[19\] GND " "Pin out_matrix\[11\]\[19\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][19] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[20\] GND " "Pin out_matrix\[11\]\[20\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][20] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[21\] GND " "Pin out_matrix\[11\]\[21\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][21] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[22\] GND " "Pin out_matrix\[11\]\[22\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][22] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[23\] GND " "Pin out_matrix\[11\]\[23\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][23] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[24\] GND " "Pin out_matrix\[11\]\[24\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][24] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[25\] GND " "Pin out_matrix\[11\]\[25\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][25] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[26\] GND " "Pin out_matrix\[11\]\[26\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][26] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[27\] GND " "Pin out_matrix\[11\]\[27\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][27] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[28\] GND " "Pin out_matrix\[11\]\[28\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][28] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[29\] GND " "Pin out_matrix\[11\]\[29\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][29] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[30\] GND " "Pin out_matrix\[11\]\[30\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][30] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[11\]\[31\] VCC " "Pin out_matrix\[11\]\[31\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[11][31] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[0\] VCC " "Pin out_matrix\[12\]\[0\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][0] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[1\] GND " "Pin out_matrix\[12\]\[1\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][1] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[2\] GND " "Pin out_matrix\[12\]\[2\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][2] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[3\] GND " "Pin out_matrix\[12\]\[3\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][3] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[4\] GND " "Pin out_matrix\[12\]\[4\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][4] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[5\] GND " "Pin out_matrix\[12\]\[5\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][5] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[6\] GND " "Pin out_matrix\[12\]\[6\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][6] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[7\] GND " "Pin out_matrix\[12\]\[7\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][7] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[8\] GND " "Pin out_matrix\[12\]\[8\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][8] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[9\] GND " "Pin out_matrix\[12\]\[9\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][9] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[10\] GND " "Pin out_matrix\[12\]\[10\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][10] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[11\] GND " "Pin out_matrix\[12\]\[11\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][11] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[12\] GND " "Pin out_matrix\[12\]\[12\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][12] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[13\] GND " "Pin out_matrix\[12\]\[13\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][13] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[14\] GND " "Pin out_matrix\[12\]\[14\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][14] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[15\] GND " "Pin out_matrix\[12\]\[15\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][15] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[16\] GND " "Pin out_matrix\[12\]\[16\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][16] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[17\] GND " "Pin out_matrix\[12\]\[17\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][17] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[18\] GND " "Pin out_matrix\[12\]\[18\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][18] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[19\] GND " "Pin out_matrix\[12\]\[19\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][19] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[20\] GND " "Pin out_matrix\[12\]\[20\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][20] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[21\] GND " "Pin out_matrix\[12\]\[21\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][21] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[22\] GND " "Pin out_matrix\[12\]\[22\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][22] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[23\] GND " "Pin out_matrix\[12\]\[23\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][23] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[24\] GND " "Pin out_matrix\[12\]\[24\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][24] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[25\] GND " "Pin out_matrix\[12\]\[25\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][25] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[26\] GND " "Pin out_matrix\[12\]\[26\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][26] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[27\] GND " "Pin out_matrix\[12\]\[27\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][27] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[28\] GND " "Pin out_matrix\[12\]\[28\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][28] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[29\] GND " "Pin out_matrix\[12\]\[29\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][29] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[30\] GND " "Pin out_matrix\[12\]\[30\] has GND driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][30] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_matrix\[12\]\[31\] VCC " "Pin out_matrix\[12\]\[31\] has VCC driving its datain port" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { out_matrix[12][31] } } } { "ECA1_Assignment1.vhd" "" { Text "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/ECA1_Assignment1.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Stack/Documenten/UTwente-Opleiding/ECA1/Assignment_2/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1507710774969 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1507710774969 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1507710774999 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1329 " "Peak virtual memory: 1329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507710775517 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 11 10:32:55 2017 " "Processing ended: Wed Oct 11 10:32:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507710775517 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507710775517 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507710775517 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1507710775517 ""}
