Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed May 29 21:22:31 2024
| Host         : DESKTOP-30LH77J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.350      -30.760                    145                 5291        0.057        0.000                      0                 5277        1.845        0.000                       0                  1873  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
adc_clk                                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                                       {0.000 4.000}        8.000           125.000         
rx_clk                                           {0.000 2.000}        4.000           250.000         
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                               -0.350      -30.760                    145                  756        0.114        0.000                      0                  742        3.500        0.000                       0                   285  
clk_fpga_0                                             0.955        0.000                      0                 4186        0.057        0.000                      0                 4186        3.020        0.000                       0                  1580  
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             0.062        0.000                      0                  617        0.136        0.000                      0                  617  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  3.291        0.000                      0                   40        0.869        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          145  Failing Endpoints,  Worst Slack       -0.350ns,  Total Violation      -30.760ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 5.559ns (80.025%)  route 1.388ns (19.975%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.674     4.835    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X31Y45         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     5.291 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/Q
                         net (fo=2, routed)           0.626     5.917    system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18]
    SLICE_X30Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.437 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.437    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.554 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.554    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.671 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.671    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.986 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.759     7.746    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[0])
                                                      4.034    11.780 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[0]
                         net (fo=1, routed)           0.002    11.782    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_153
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.364    12.867    
                         clock uncertainty           -0.035    12.831    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    11.431    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                 -0.350    

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 5.559ns (80.025%)  route 1.388ns (19.975%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.674     4.835    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X31Y45         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     5.291 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/Q
                         net (fo=2, routed)           0.626     5.917    system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18]
    SLICE_X30Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.437 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.437    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.554 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.554    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.671 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.671    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.986 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.759     7.746    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[10])
                                                      4.034    11.780 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[10]
                         net (fo=1, routed)           0.002    11.782    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_143
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.364    12.867    
                         clock uncertainty           -0.035    12.831    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    11.431    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                 -0.350    

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 5.559ns (80.025%)  route 1.388ns (19.975%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.674     4.835    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X31Y45         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     5.291 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/Q
                         net (fo=2, routed)           0.626     5.917    system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18]
    SLICE_X30Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.437 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.437    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.554 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.554    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.671 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.671    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.986 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.759     7.746    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[11])
                                                      4.034    11.780 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[11]
                         net (fo=1, routed)           0.002    11.782    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_142
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.364    12.867    
                         clock uncertainty           -0.035    12.831    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    11.431    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                 -0.350    

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 5.559ns (80.025%)  route 1.388ns (19.975%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.674     4.835    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X31Y45         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     5.291 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/Q
                         net (fo=2, routed)           0.626     5.917    system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18]
    SLICE_X30Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.437 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.437    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.554 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.554    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.671 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.671    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.986 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.759     7.746    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[12])
                                                      4.034    11.780 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[12]
                         net (fo=1, routed)           0.002    11.782    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_141
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.364    12.867    
                         clock uncertainty           -0.035    12.831    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    11.431    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                 -0.350    

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 5.559ns (80.025%)  route 1.388ns (19.975%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.674     4.835    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X31Y45         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     5.291 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/Q
                         net (fo=2, routed)           0.626     5.917    system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18]
    SLICE_X30Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.437 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.437    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.554 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.554    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.671 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.671    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.986 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.759     7.746    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[13])
                                                      4.034    11.780 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[13]
                         net (fo=1, routed)           0.002    11.782    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_140
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.364    12.867    
                         clock uncertainty           -0.035    12.831    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    11.431    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                 -0.350    

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 5.559ns (80.025%)  route 1.388ns (19.975%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.674     4.835    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X31Y45         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     5.291 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/Q
                         net (fo=2, routed)           0.626     5.917    system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18]
    SLICE_X30Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.437 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.437    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.554 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.554    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.671 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.671    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.986 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.759     7.746    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[14])
                                                      4.034    11.780 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[14]
                         net (fo=1, routed)           0.002    11.782    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_139
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.364    12.867    
                         clock uncertainty           -0.035    12.831    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    11.431    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                 -0.350    

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 5.559ns (80.025%)  route 1.388ns (19.975%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.674     4.835    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X31Y45         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     5.291 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/Q
                         net (fo=2, routed)           0.626     5.917    system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18]
    SLICE_X30Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.437 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.437    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.554 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.554    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.671 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.671    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.986 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.759     7.746    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[15])
                                                      4.034    11.780 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[15]
                         net (fo=1, routed)           0.002    11.782    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_138
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.364    12.867    
                         clock uncertainty           -0.035    12.831    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    11.431    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                 -0.350    

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 5.559ns (80.025%)  route 1.388ns (19.975%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.674     4.835    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X31Y45         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     5.291 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/Q
                         net (fo=2, routed)           0.626     5.917    system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18]
    SLICE_X30Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.437 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.437    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.554 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.554    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.671 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.671    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.986 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.759     7.746    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[16])
                                                      4.034    11.780 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[16]
                         net (fo=1, routed)           0.002    11.782    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_137
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.364    12.867    
                         clock uncertainty           -0.035    12.831    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    11.431    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                 -0.350    

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 5.559ns (80.025%)  route 1.388ns (19.975%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.674     4.835    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X31Y45         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     5.291 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/Q
                         net (fo=2, routed)           0.626     5.917    system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18]
    SLICE_X30Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.437 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.437    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.554 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.554    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.671 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.671    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.986 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.759     7.746    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[17])
                                                      4.034    11.780 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[17]
                         net (fo=1, routed)           0.002    11.782    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_136
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.364    12.867    
                         clock uncertainty           -0.035    12.831    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    11.431    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                 -0.350    

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 5.559ns (80.025%)  route 1.388ns (19.975%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.835ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.674     4.835    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X31Y45         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     5.291 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/Q
                         net (fo=2, routed)           0.626     5.917    system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18]
    SLICE_X30Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.437 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.437    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.554 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.554    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.671 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.671    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.986 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.759     7.746    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[18])
                                                      4.034    11.780 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[18]
                         net (fo=1, routed)           0.002    11.782    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_135
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.364    12.867    
                         clock uncertainty           -0.035    12.831    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    11.431    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                 -0.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_i/delay/delay_0/inst/address_wr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.764%)  route 0.214ns (60.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.557     1.612    system_i/delay/delay_0/inst/clk_i
    SLICE_X27Y32         FDCE                                         r  system_i/delay/delay_0/inst/address_wr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDCE (Prop_fdce_C_Q)         0.141     1.753 r  system_i/delay/delay_0/inst/address_wr_reg[0]/Q
                         net (fo=4, routed)           0.214     1.967    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y6          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.866     2.012    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.343     1.670    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.853    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 system_i/delay/delay_0/inst/address_wr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.561%)  route 0.215ns (60.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.557     1.612    system_i/delay/delay_0/inst/clk_i
    SLICE_X26Y32         FDCE                                         r  system_i/delay/delay_0/inst/address_wr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDCE (Prop_fdce_C_Q)         0.141     1.753 r  system_i/delay/delay_0/inst/address_wr_reg[2]/Q
                         net (fo=4, routed)           0.215     1.969    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y6          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.866     2.012    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.343     1.670    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.853    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 system_i/delay/delay_0/inst/address_wr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.116%)  route 0.219ns (60.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.557     1.612    system_i/delay/delay_0/inst/clk_i
    SLICE_X27Y32         FDCE                                         r  system_i/delay/delay_0/inst/address_wr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDCE (Prop_fdce_C_Q)         0.141     1.753 r  system_i/delay/delay_0/inst/address_wr_reg[10]/Q
                         net (fo=4, routed)           0.219     1.973    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y6          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.866     2.012    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.343     1.670    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.853    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 system_i/delay/delay_0/inst/address_wr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.731%)  route 0.223ns (61.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.557     1.612    system_i/delay/delay_0/inst/clk_i
    SLICE_X26Y32         FDCE                                         r  system_i/delay/delay_0/inst/address_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDCE (Prop_fdce_C_Q)         0.141     1.753 r  system_i/delay/delay_0/inst/address_wr_reg[1]/Q
                         net (fo=4, routed)           0.223     1.976    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y6          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.866     2.012    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.343     1.670    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.853    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 system_i/delay/delay_0/inst/output_0_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.550%)  route 0.353ns (71.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.559     1.614    system_i/delay/delay_0/inst/clk_i
    SLICE_X26Y36         FDCE                                         r  system_i/delay/delay_0/inst/output_0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDCE (Prop_fdce_C_Q)         0.141     1.755 r  system_i/delay/delay_0/inst/output_0_reg[10]/Q
                         net (fo=2, routed)           0.353     2.108    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y6          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.866     2.012    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.343     1.670    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.966    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 system_i/delay/delay_0/inst/address_rd_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.788%)  route 0.259ns (61.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.555     1.610    system_i/delay/delay_0/inst/clk_i
    SLICE_X24Y33         FDPE                                         r  system_i/delay/delay_0/inst/address_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y33         FDPE (Prop_fdpe_C_Q)         0.164     1.774 r  system_i/delay/delay_0/inst/address_rd_reg[0]/Q
                         net (fo=4, routed)           0.259     2.033    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y6          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.864     2.010    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.324     1.687    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.870    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 system_i/delay/delay_0/inst/address_wr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.534%)  route 0.267ns (65.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.557     1.612    system_i/delay/delay_0/inst/clk_i
    SLICE_X26Y32         FDCE                                         r  system_i/delay/delay_0/inst/address_wr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDCE (Prop_fdce_C_Q)         0.141     1.753 r  system_i/delay/delay_0/inst/address_wr_reg[7]/Q
                         net (fo=4, routed)           0.267     2.020    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y6          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.866     2.012    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.343     1.670    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.853    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 system_i/delay/delay_0/inst/output_0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.128ns (26.446%)  route 0.356ns (73.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.562     1.617    system_i/delay/delay_0/inst/clk_i
    SLICE_X27Y42         FDCE                                         r  system_i/delay/delay_0/inst/output_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDCE (Prop_fdce_C_Q)         0.128     1.745 r  system_i/delay/delay_0/inst/output_0_reg[7]/Q
                         net (fo=2, routed)           0.356     2.101    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.873     2.019    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.343     1.677    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243     1.920    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 system_i/decimator_DualChannel_0/inst/output_0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/output_0_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.892%)  route 0.129ns (44.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.562     1.617    system_i/decimator_DualChannel_0/inst/clk_i
    SLICE_X28Y41         FDRE                                         r  system_i/decimator_DualChannel_0/inst/output_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.164     1.781 r  system_i/decimator_DualChannel_0/inst/output_0_reg[7]/Q
                         net (fo=2, routed)           0.129     1.911    system_i/delay/delay_0/inst/input_0[7]
    SLICE_X27Y42         FDCE                                         r  system_i/delay/delay_0/inst/output_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.830     1.976    system_i/delay/delay_0/inst/clk_i
    SLICE_X27Y42         FDCE                                         r  system_i/delay/delay_0/inst/output_0_reg[7]/C
                         clock pessimism             -0.324     1.652    
    SLICE_X27Y42         FDCE (Hold_fdce_C_D)         0.076     1.728    system_i/delay/delay_0/inst/output_0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 system_i/decimator_DualChannel_0/inst/output_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/output_0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.890%)  route 0.129ns (44.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.562     1.617    system_i/decimator_DualChannel_0/inst/clk_i
    SLICE_X28Y41         FDRE                                         r  system_i/decimator_DualChannel_0/inst/output_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.164     1.781 r  system_i/decimator_DualChannel_0/inst/output_0_reg[4]/Q
                         net (fo=2, routed)           0.129     1.911    system_i/delay/delay_0/inst/input_0[4]
    SLICE_X27Y42         FDCE                                         r  system_i/delay/delay_0/inst/output_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.830     1.976    system_i/delay/delay_0/inst/clk_i
    SLICE_X27Y42         FDCE                                         r  system_i/delay/delay_0/inst/output_0_reg[4]/C
                         clock pessimism             -0.324     1.652    
    SLICE_X27Y42         FDCE (Hold_fdce_C_D)         0.075     1.727    system_i/delay/delay_0/inst/output_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y8    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y9    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y6    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y7    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y6    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y7    system_i/delay/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y11    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y34   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y45    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y47    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y47    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y48    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y48    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y48    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y49   system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y49   system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y45    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y45   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y44   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[16]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y45   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y45   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y45   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y46   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y46   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X35Y46   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y46   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y46   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[1].FDRE_inst/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 0.580ns (9.182%)  route 5.737ns (90.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.669     2.977    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X7Y57          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.589     4.022    system_i/PS7/axi_cfg_register_0/inst/aresetn
    SLICE_X7Y55          LUT1 (Prop_lut1_I0_O)        0.124     4.146 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_1/O
                         net (fo=1056, routed)        5.147     9.294    system_i/PS7/axi_cfg_register_0/inst/p_4_in
    SLICE_X27Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[1].FDRE_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.494    10.686    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[1].FDRE_inst/C
                         clock pessimism              0.116    10.802    
                         clock uncertainty           -0.125    10.677    
    SLICE_X27Y35         FDRE (Setup_fdre_C_R)       -0.429    10.248    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[1].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.248    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[2].FDRE_inst/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 0.580ns (9.182%)  route 5.737ns (90.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.669     2.977    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X7Y57          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.589     4.022    system_i/PS7/axi_cfg_register_0/inst/aresetn
    SLICE_X7Y55          LUT1 (Prop_lut1_I0_O)        0.124     4.146 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_1/O
                         net (fo=1056, routed)        5.147     9.294    system_i/PS7/axi_cfg_register_0/inst/p_4_in
    SLICE_X27Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[2].FDRE_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.494    10.686    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[2].FDRE_inst/C
                         clock pessimism              0.116    10.802    
                         clock uncertainty           -0.125    10.677    
    SLICE_X27Y35         FDRE (Setup_fdre_C_R)       -0.429    10.248    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[2].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.248    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[4].FDRE_inst/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 0.580ns (9.182%)  route 5.737ns (90.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.669     2.977    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X7Y57          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.589     4.022    system_i/PS7/axi_cfg_register_0/inst/aresetn
    SLICE_X7Y55          LUT1 (Prop_lut1_I0_O)        0.124     4.146 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_1/O
                         net (fo=1056, routed)        5.147     9.294    system_i/PS7/axi_cfg_register_0/inst/p_4_in
    SLICE_X27Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[4].FDRE_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.494    10.686    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[4].FDRE_inst/C
                         clock pessimism              0.116    10.802    
                         clock uncertainty           -0.125    10.677    
    SLICE_X27Y35         FDRE (Setup_fdre_C_R)       -0.429    10.248    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[4].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.248    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[5].FDRE_inst/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 0.580ns (9.182%)  route 5.737ns (90.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.669     2.977    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X7Y57          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.589     4.022    system_i/PS7/axi_cfg_register_0/inst/aresetn
    SLICE_X7Y55          LUT1 (Prop_lut1_I0_O)        0.124     4.146 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_1/O
                         net (fo=1056, routed)        5.147     9.294    system_i/PS7/axi_cfg_register_0/inst/p_4_in
    SLICE_X27Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[5].FDRE_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.494    10.686    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[5].FDRE_inst/C
                         clock pessimism              0.116    10.802    
                         clock uncertainty           -0.125    10.677    
    SLICE_X27Y35         FDRE (Setup_fdre_C_R)       -0.429    10.248    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[5].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.248    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[7].FDRE_inst/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 0.580ns (9.182%)  route 5.737ns (90.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.669     2.977    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X7Y57          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.589     4.022    system_i/PS7/axi_cfg_register_0/inst/aresetn
    SLICE_X7Y55          LUT1 (Prop_lut1_I0_O)        0.124     4.146 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_1/O
                         net (fo=1056, routed)        5.147     9.294    system_i/PS7/axi_cfg_register_0/inst/p_4_in
    SLICE_X27Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[7].FDRE_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.494    10.686    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[7].FDRE_inst/C
                         clock pessimism              0.116    10.802    
                         clock uncertainty           -0.125    10.677    
    SLICE_X27Y35         FDRE (Setup_fdre_C_R)       -0.429    10.248    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[7].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.248    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 0.580ns (9.194%)  route 5.729ns (90.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.669     2.977    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X7Y57          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.589     4.022    system_i/PS7/axi_cfg_register_0/inst/aresetn
    SLICE_X7Y55          LUT1 (Prop_lut1_I0_O)        0.124     4.146 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_1/O
                         net (fo=1056, routed)        5.139     9.286    system_i/PS7/axi_cfg_register_0/inst/p_4_in
    SLICE_X25Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.490    10.682    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X25Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X25Y35         FDRE (Setup_fdre_C_R)       -0.429    10.244    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.244    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[3].FDRE_inst/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 0.580ns (9.194%)  route 5.729ns (90.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.669     2.977    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X7Y57          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.589     4.022    system_i/PS7/axi_cfg_register_0/inst/aresetn
    SLICE_X7Y55          LUT1 (Prop_lut1_I0_O)        0.124     4.146 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_1/O
                         net (fo=1056, routed)        5.139     9.286    system_i/PS7/axi_cfg_register_0/inst/p_4_in
    SLICE_X25Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[3].FDRE_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.490    10.682    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X25Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[3].FDRE_inst/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X25Y35         FDRE (Setup_fdre_C_R)       -0.429    10.244    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[3].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.244    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[6].FDRE_inst/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 0.580ns (9.194%)  route 5.729ns (90.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.669     2.977    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X7Y57          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.589     4.022    system_i/PS7/axi_cfg_register_0/inst/aresetn
    SLICE_X7Y55          LUT1 (Prop_lut1_I0_O)        0.124     4.146 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_1/O
                         net (fo=1056, routed)        5.139     9.286    system_i/PS7/axi_cfg_register_0/inst/p_4_in
    SLICE_X25Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[6].FDRE_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.490    10.682    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X25Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[6].FDRE_inst/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X25Y35         FDRE (Setup_fdre_C_R)       -0.429    10.244    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[6].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.244    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[10].FDRE_inst/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 0.580ns (9.389%)  route 5.597ns (90.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.669     2.977    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X7Y57          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.589     4.022    system_i/PS7/axi_cfg_register_0/inst/aresetn
    SLICE_X7Y55          LUT1 (Prop_lut1_I0_O)        0.124     4.146 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_1/O
                         net (fo=1056, routed)        5.008     9.154    system_i/PS7/axi_cfg_register_0/inst/p_4_in
    SLICE_X28Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[10].FDRE_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.496    10.688    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X28Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[10].FDRE_inst/C
                         clock pessimism              0.116    10.804    
                         clock uncertainty           -0.125    10.679    
    SLICE_X28Y38         FDRE (Setup_fdre_C_R)       -0.524    10.155    system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[10].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[14].FDRE_inst/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 0.580ns (9.389%)  route 5.597ns (90.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.669     2.977    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X7Y57          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.589     4.022    system_i/PS7/axi_cfg_register_0/inst/aresetn
    SLICE_X7Y55          LUT1 (Prop_lut1_I0_O)        0.124     4.146 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_1/O
                         net (fo=1056, routed)        5.008     9.154    system_i/PS7/axi_cfg_register_0/inst/p_4_in
    SLICE_X28Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[14].FDRE_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.496    10.688    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X28Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[14].FDRE_inst/C
                         clock pessimism              0.116    10.804    
                         clock uncertainty           -0.125    10.679    
    SLICE_X28Y38         FDRE (Setup_fdre_C_R)       -0.524    10.155    system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[14].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.155    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  1.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.730%)  route 0.186ns (59.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.186     1.237    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.794%)  route 0.194ns (60.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.244    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.750%)  route 0.239ns (56.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/Q
                         net (fo=1, routed)           0.239     1.307    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[38]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.352 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[38]_i_1/O
                         net (fo=1, routed)           0.000     1.352    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[38]
    SLICE_X2Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.092     1.286    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.788%)  route 0.249ns (57.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.567     0.908    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X7Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/Q
                         net (fo=1, routed)           0.249     1.297    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[1]
    SLICE_X7Y50          LUT5 (Prop_lut5_I2_O)        0.045     1.342 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.342    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1__0_n_0
    SLICE_X7Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.834     1.204    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X7Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.092     1.267    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.531%)  route 0.169ns (54.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.566     0.907    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X11Y45         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[19]/Q
                         net (fo=1, routed)           0.169     1.216    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X8Y44          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.834     1.204    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y44          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X8Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.166    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X0Y48          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y48          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.284     0.938    
    SLICE_X0Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.068    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.359%)  route 0.177ns (55.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.177     1.242    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.850     1.220    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.215%)  route 0.164ns (53.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.164     1.230    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X4Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.619%)  route 0.283ns (60.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/Q
                         net (fo=4, routed)           0.283     1.349    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/si_rs_bvalid
    SLICE_X3Y46          LUT4 (Prop_lut4_I1_O)        0.045     1.394 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_i_1__2/O
                         net (fo=1, routed)           0.000     1.394    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_i_1__2_n_0
    SLICE_X3Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)         0.092     1.286    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.141ns (25.067%)  route 0.422ns (74.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.560     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[26]/Q
                         net (fo=1, routed)           0.422     1.463    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X8Y45          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.834     1.204    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y45          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.034     1.170    
    SLICE_X8Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.353    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X27Y33   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X28Y38   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[10].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X30Y38   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[11].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X27Y37   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X30Y38   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[13].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X28Y38   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[14].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X28Y38   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[15].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X24Y45   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X24Y42   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[17].FDRE_inst/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/SignalGenerator/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/SignalGenerator/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 6.226ns (78.455%)  route 1.710ns (21.545%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.474     3.910    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.034 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.474     4.508    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X30Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.103 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.103    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.220 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.220    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.337 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.337    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.454 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.454    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.571 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.571    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.688 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.688    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.805 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.805    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.120 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.759     6.880    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[0])
                                                      4.034    10.914 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[0]
                         net (fo=1, routed)           0.002    10.916    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_153
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 6.226ns (78.455%)  route 1.710ns (21.545%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.474     3.910    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.034 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.474     4.508    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X30Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.103 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.103    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.220 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.220    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.337 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.337    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.454 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.454    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.571 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.571    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.688 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.688    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.805 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.805    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.120 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.759     6.880    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[10])
                                                      4.034    10.914 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[10]
                         net (fo=1, routed)           0.002    10.916    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_143
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 6.226ns (78.455%)  route 1.710ns (21.545%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.474     3.910    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.034 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.474     4.508    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X30Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.103 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.103    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.220 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.220    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.337 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.337    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.454 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.454    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.571 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.571    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.688 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.688    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.805 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.805    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.120 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.759     6.880    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[11])
                                                      4.034    10.914 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[11]
                         net (fo=1, routed)           0.002    10.916    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_142
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 6.226ns (78.455%)  route 1.710ns (21.545%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.474     3.910    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.034 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.474     4.508    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X30Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.103 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.103    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.220 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.220    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.337 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.337    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.454 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.454    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.571 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.571    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.688 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.688    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.805 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.805    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.120 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.759     6.880    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[12])
                                                      4.034    10.914 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[12]
                         net (fo=1, routed)           0.002    10.916    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_141
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 6.226ns (78.455%)  route 1.710ns (21.545%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.474     3.910    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.034 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.474     4.508    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X30Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.103 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.103    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.220 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.220    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.337 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.337    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.454 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.454    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.571 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.571    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.688 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.688    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.805 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.805    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.120 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.759     6.880    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[13])
                                                      4.034    10.914 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[13]
                         net (fo=1, routed)           0.002    10.916    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_140
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 6.226ns (78.455%)  route 1.710ns (21.545%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.474     3.910    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.034 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.474     4.508    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X30Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.103 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.103    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.220 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.220    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.337 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.337    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.454 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.454    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.571 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.571    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.688 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.688    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.805 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.805    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.120 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.759     6.880    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[14])
                                                      4.034    10.914 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[14]
                         net (fo=1, routed)           0.002    10.916    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_139
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 6.226ns (78.455%)  route 1.710ns (21.545%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.474     3.910    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.034 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.474     4.508    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X30Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.103 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.103    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.220 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.220    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.337 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.337    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.454 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.454    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.571 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.571    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.688 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.688    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.805 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.805    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.120 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.759     6.880    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[15])
                                                      4.034    10.914 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[15]
                         net (fo=1, routed)           0.002    10.916    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_138
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 6.226ns (78.455%)  route 1.710ns (21.545%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.474     3.910    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.034 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.474     4.508    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X30Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.103 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.103    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.220 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.220    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.337 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.337    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.454 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.454    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.571 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.571    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.688 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.688    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.805 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.805    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.120 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.759     6.880    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[16])
                                                      4.034    10.914 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[16]
                         net (fo=1, routed)           0.002    10.916    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_137
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 6.226ns (78.455%)  route 1.710ns (21.545%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.474     3.910    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.034 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.474     4.508    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X30Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.103 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.103    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.220 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.220    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.337 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.337    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.454 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.454    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.571 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.571    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.688 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.688    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.805 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.805    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.120 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.759     6.880    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[17])
                                                      4.034    10.914 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[17]
                         net (fo=1, routed)           0.002    10.916    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_136
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 6.226ns (78.455%)  route 1.710ns (21.545%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.672     2.980    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.474     3.910    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X29Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.034 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.474     4.508    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X30Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.103 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.103    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.220 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.220    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.337 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.337    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.454 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.454    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.571 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.571    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.688 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.688    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.805 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.805    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.120 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.759     6.880    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[18])
                                                      4.034    10.914 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[18]
                         net (fo=1, routed)           0.002    10.916    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_135
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.591    12.503    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  0.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[8].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.141ns (14.535%)  route 0.829ns (85.465%))
  Logic Levels:           0  
  Clock Path Skew:        1.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.565     0.906    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[8].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[8].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.829     1.876    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    DSP48_X0Y17          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.924     2.069    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y17          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.069    
                         clock uncertainty            0.125     2.194    
    DSP48_X0Y17          DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                     -0.455     1.739    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.308ns (33.456%)  route 0.613ns (66.544%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.560     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[11].FDRE_inst/Q
                         net (fo=2, routed)           0.334     1.399    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[11]
    SLICE_X31Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.444 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.444    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[11]
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.543 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/O[3]
                         net (fo=2, routed)           0.278     1.821    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[12]
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.909     2.054    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X1Y11          DSP48E1 (Hold_dsp48e1_CLK_A[12])
                                                     -0.520     1.659    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[26].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.274ns (29.560%)  route 0.653ns (70.440%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[26].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[26].FDRE_inst/Q
                         net (fo=2, routed)           0.363     1.431    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[26]
    SLICE_X31Y32         LUT2 (Prop_lut2_I1_O)        0.045     1.476 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_3/O
                         net (fo=1, routed)           0.000     1.476    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_3_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.541 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/O[1]
                         net (fo=2, routed)           0.290     1.830    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[26]
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.914     2.059    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.059    
                         clock uncertainty            0.125     2.184    
    DSP48_X1Y13          DSP48E1 (Hold_dsp48e1_CLK_A[9])
                                                     -0.517     1.667    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[31].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.291ns (30.869%)  route 0.652ns (69.131%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        1.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[31].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[31].FDRE_inst/Q
                         net (fo=3, routed)           0.343     1.410    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[31]
    SLICE_X31Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.537 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.309     1.846    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.914     2.059    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.059    
                         clock uncertainty            0.125     2.184    
    DSP48_X1Y13          DSP48E1 (Hold_dsp48e1_CLK_A[15])
                                                     -0.520     1.664    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[9].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.316ns (33.331%)  route 0.632ns (66.669%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.560     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[9].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.148     1.049 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[9].FDRE_inst/Q
                         net (fo=2, routed)           0.354     1.402    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[9]
    SLICE_X31Y28         LUT1 (Prop_lut1_I0_O)        0.098     1.500 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.500    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[9]
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.570 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/O[0]
                         net (fo=2, routed)           0.278     1.849    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[9]
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.909     2.054    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X1Y11          DSP48E1 (Hold_dsp48e1_CLK_A[9])
                                                     -0.517     1.662    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[15].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.346ns (36.272%)  route 0.608ns (63.728%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.560     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[15].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.148     1.049 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[15].FDRE_inst/Q
                         net (fo=2, routed)           0.323     1.372    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[15]
    SLICE_X31Y29         LUT1 (Prop_lut1_I0_O)        0.099     1.471 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.471    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[15]
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.570 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/O[3]
                         net (fo=2, routed)           0.284     1.854    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[16]
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.909     2.054    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X1Y11          DSP48E1 (Hold_dsp48e1_CLK_A[16])
                                                     -0.520     1.659    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[31].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.291ns (29.800%)  route 0.685ns (70.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        1.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[31].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[31].FDRE_inst/Q
                         net (fo=3, routed)           0.343     1.410    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[31]
    SLICE_X31Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.537 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.343     1.880    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.914     2.059    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.059    
                         clock uncertainty            0.125     2.184    
    DSP48_X1Y13          DSP48E1 (Hold_dsp48e1_CLK_A[16])
                                                     -0.520     1.664    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[31].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.291ns (29.800%)  route 0.685ns (70.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        1.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[31].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[31].FDRE_inst/Q
                         net (fo=3, routed)           0.343     1.410    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[31]
    SLICE_X31Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.537 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.343     1.880    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.914     2.059    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.059    
                         clock uncertainty            0.125     2.184    
    DSP48_X1Y13          DSP48E1 (Hold_dsp48e1_CLK_A[17])
                                                     -0.520     1.664    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[31].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.291ns (29.800%)  route 0.685ns (70.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        1.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[31].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[31].FDRE_inst/Q
                         net (fo=3, routed)           0.343     1.410    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[31]
    SLICE_X31Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.537 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.343     1.880    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.914     2.059    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.059    
                         clock uncertainty            0.125     2.184    
    DSP48_X1Y13          DSP48E1 (Hold_dsp48e1_CLK_A[18])
                                                     -0.520     1.664    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[31].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.291ns (29.800%)  route 0.685ns (70.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        1.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.563     0.904    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[31].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[31].FDRE_inst/Q
                         net (fo=3, routed)           0.343     1.410    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[31]
    SLICE_X31Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.537 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.343     1.880    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.914     2.059    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.059    
                         clock uncertainty            0.125     2.184    
    DSP48_X1Y13          DSP48E1 (Hold_dsp48e1_CLK_A[19])
                                                     -0.520     1.664    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.869ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.291ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/output_0_reg[6]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 1.081ns (19.992%)  route 4.326ns (80.008%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.665     2.973    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y33         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.053     4.482    system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]
    SLICE_X19Y33         LUT1 (Prop_lut1_I0_O)        0.150     4.632 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]_hold_fix/O
                         net (fo=2, routed)           0.852     5.484    system_i/delay/delay_0/inst/cfg_data[0]_hold_fix_1_alias
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.326     5.810 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           1.066     6.876    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X14Y33         LUT1 (Prop_lut1_I0_O)        0.149     7.025 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          1.355     8.380    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X26Y40         FDCE                                         f  system_i/delay/delay_0/inst/output_0_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.497    12.409    system_i/delay/delay_0/inst/clk_i
    SLICE_X26Y40         FDCE                                         r  system_i/delay/delay_0/inst/output_0_reg[6]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X26Y40         FDCE (Recov_fdce_C_CLR)     -0.613    11.671    system_i/delay/delay_0/inst/output_0_reg[6]
  -------------------------------------------------------------------
                         required time                         11.671    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  3.291    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_wr_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 1.081ns (20.192%)  route 4.273ns (79.808%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.665     2.973    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y33         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.053     4.482    system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]
    SLICE_X19Y33         LUT1 (Prop_lut1_I0_O)        0.150     4.632 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]_hold_fix/O
                         net (fo=2, routed)           0.852     5.484    system_i/delay/delay_0/inst/cfg_data[0]_hold_fix_1_alias
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.326     5.810 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           1.066     6.876    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X14Y33         LUT1 (Prop_lut1_I0_O)        0.149     7.025 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          1.302     8.327    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X26Y32         FDCE                                         f  system_i/delay/delay_0/inst/address_wr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.491    12.403    system_i/delay/delay_0/inst/clk_i
    SLICE_X26Y32         FDCE                                         r  system_i/delay/delay_0/inst/address_wr_reg[1]/C
                         clock pessimism              0.000    12.403    
                         clock uncertainty           -0.125    12.278    
    SLICE_X26Y32         FDCE (Recov_fdce_C_CLR)     -0.613    11.665    system_i/delay/delay_0/inst/address_wr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_wr_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 1.081ns (20.192%)  route 4.273ns (79.808%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.665     2.973    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y33         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.053     4.482    system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]
    SLICE_X19Y33         LUT1 (Prop_lut1_I0_O)        0.150     4.632 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]_hold_fix/O
                         net (fo=2, routed)           0.852     5.484    system_i/delay/delay_0/inst/cfg_data[0]_hold_fix_1_alias
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.326     5.810 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           1.066     6.876    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X14Y33         LUT1 (Prop_lut1_I0_O)        0.149     7.025 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          1.302     8.327    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X26Y32         FDCE                                         f  system_i/delay/delay_0/inst/address_wr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.491    12.403    system_i/delay/delay_0/inst/clk_i
    SLICE_X26Y32         FDCE                                         r  system_i/delay/delay_0/inst/address_wr_reg[2]/C
                         clock pessimism              0.000    12.403    
                         clock uncertainty           -0.125    12.278    
    SLICE_X26Y32         FDCE (Recov_fdce_C_CLR)     -0.613    11.665    system_i/delay/delay_0/inst/address_wr_reg[2]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_wr_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 1.081ns (20.192%)  route 4.273ns (79.808%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.665     2.973    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y33         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.053     4.482    system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]
    SLICE_X19Y33         LUT1 (Prop_lut1_I0_O)        0.150     4.632 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]_hold_fix/O
                         net (fo=2, routed)           0.852     5.484    system_i/delay/delay_0/inst/cfg_data[0]_hold_fix_1_alias
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.326     5.810 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           1.066     6.876    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X14Y33         LUT1 (Prop_lut1_I0_O)        0.149     7.025 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          1.302     8.327    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X26Y32         FDCE                                         f  system_i/delay/delay_0/inst/address_wr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.491    12.403    system_i/delay/delay_0/inst/clk_i
    SLICE_X26Y32         FDCE                                         r  system_i/delay/delay_0/inst/address_wr_reg[3]/C
                         clock pessimism              0.000    12.403    
                         clock uncertainty           -0.125    12.278    
    SLICE_X26Y32         FDCE (Recov_fdce_C_CLR)     -0.613    11.665    system_i/delay/delay_0/inst/address_wr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_wr_reg[7]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 1.081ns (20.192%)  route 4.273ns (79.808%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.665     2.973    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y33         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.053     4.482    system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]
    SLICE_X19Y33         LUT1 (Prop_lut1_I0_O)        0.150     4.632 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]_hold_fix/O
                         net (fo=2, routed)           0.852     5.484    system_i/delay/delay_0/inst/cfg_data[0]_hold_fix_1_alias
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.326     5.810 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           1.066     6.876    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X14Y33         LUT1 (Prop_lut1_I0_O)        0.149     7.025 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          1.302     8.327    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X26Y32         FDCE                                         f  system_i/delay/delay_0/inst/address_wr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.491    12.403    system_i/delay/delay_0/inst/clk_i
    SLICE_X26Y32         FDCE                                         r  system_i/delay/delay_0/inst/address_wr_reg[7]/C
                         clock pessimism              0.000    12.403    
                         clock uncertainty           -0.125    12.278    
    SLICE_X26Y32         FDCE (Recov_fdce_C_CLR)     -0.613    11.665    system_i/delay/delay_0/inst/address_wr_reg[7]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.343ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_wr_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 1.081ns (20.208%)  route 4.268ns (79.792%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.665     2.973    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y33         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.053     4.482    system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]
    SLICE_X19Y33         LUT1 (Prop_lut1_I0_O)        0.150     4.632 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]_hold_fix/O
                         net (fo=2, routed)           0.852     5.484    system_i/delay/delay_0/inst/cfg_data[0]_hold_fix_1_alias
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.326     5.810 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           1.066     6.876    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X14Y33         LUT1 (Prop_lut1_I0_O)        0.149     7.025 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          1.298     8.322    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X27Y32         FDCE                                         f  system_i/delay/delay_0/inst/address_wr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.491    12.403    system_i/delay/delay_0/inst/clk_i
    SLICE_X27Y32         FDCE                                         r  system_i/delay/delay_0/inst/address_wr_reg[0]/C
                         clock pessimism              0.000    12.403    
                         clock uncertainty           -0.125    12.278    
    SLICE_X27Y32         FDCE (Recov_fdce_C_CLR)     -0.613    11.665    system_i/delay/delay_0/inst/address_wr_reg[0]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  3.343    

Slack (MET) :             3.343ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_wr_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 1.081ns (20.208%)  route 4.268ns (79.792%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.665     2.973    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y33         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.053     4.482    system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]
    SLICE_X19Y33         LUT1 (Prop_lut1_I0_O)        0.150     4.632 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]_hold_fix/O
                         net (fo=2, routed)           0.852     5.484    system_i/delay/delay_0/inst/cfg_data[0]_hold_fix_1_alias
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.326     5.810 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           1.066     6.876    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X14Y33         LUT1 (Prop_lut1_I0_O)        0.149     7.025 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          1.298     8.322    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X27Y32         FDCE                                         f  system_i/delay/delay_0/inst/address_wr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.491    12.403    system_i/delay/delay_0/inst/clk_i
    SLICE_X27Y32         FDCE                                         r  system_i/delay/delay_0/inst/address_wr_reg[10]/C
                         clock pessimism              0.000    12.403    
                         clock uncertainty           -0.125    12.278    
    SLICE_X27Y32         FDCE (Recov_fdce_C_CLR)     -0.613    11.665    system_i/delay/delay_0/inst/address_wr_reg[10]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  3.343    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_rd_reg[12]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 1.081ns (20.055%)  route 4.309ns (79.945%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.665     2.973    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y33         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.053     4.482    system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]
    SLICE_X19Y33         LUT1 (Prop_lut1_I0_O)        0.150     4.632 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]_hold_fix/O
                         net (fo=2, routed)           0.852     5.484    system_i/delay/delay_0/inst/cfg_data[0]_hold_fix_1_alias
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.326     5.810 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           1.066     6.876    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X14Y33         LUT1 (Prop_lut1_I0_O)        0.149     7.025 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          1.338     8.363    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X24Y36         FDCE                                         f  system_i/delay/delay_0/inst/address_rd_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.490    12.402    system_i/delay/delay_0/inst/clk_i
    SLICE_X24Y36         FDCE                                         r  system_i/delay/delay_0/inst/address_rd_reg[12]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X24Y36         FDCE (Recov_fdce_C_CLR)     -0.527    11.750    system_i/delay/delay_0/inst/address_rd_reg[12]
  -------------------------------------------------------------------
                         required time                         11.750    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.392ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/output_0_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 1.081ns (20.383%)  route 4.223ns (79.617%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.665     2.973    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y33         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.053     4.482    system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]
    SLICE_X19Y33         LUT1 (Prop_lut1_I0_O)        0.150     4.632 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]_hold_fix/O
                         net (fo=2, routed)           0.852     5.484    system_i/delay/delay_0/inst/cfg_data[0]_hold_fix_1_alias
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.326     5.810 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           1.066     6.876    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X14Y33         LUT1 (Prop_lut1_I0_O)        0.149     7.025 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          1.252     8.277    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X26Y36         FDCE                                         f  system_i/delay/delay_0/inst/output_0_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.494    12.406    system_i/delay/delay_0/inst/clk_i
    SLICE_X26Y36         FDCE                                         r  system_i/delay/delay_0/inst/output_0_reg[10]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X26Y36         FDCE (Recov_fdce_C_CLR)     -0.613    11.668    system_i/delay/delay_0/inst/output_0_reg[10]
  -------------------------------------------------------------------
                         required time                         11.668    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  3.392    

Slack (MET) :             3.392ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/output_0_reg[9]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 1.081ns (20.383%)  route 4.223ns (79.617%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.665     2.973    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y33         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.053     4.482    system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]
    SLICE_X19Y33         LUT1 (Prop_lut1_I0_O)        0.150     4.632 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]_hold_fix/O
                         net (fo=2, routed)           0.852     5.484    system_i/delay/delay_0/inst/cfg_data[0]_hold_fix_1_alias
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.326     5.810 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           1.066     6.876    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X14Y33         LUT1 (Prop_lut1_I0_O)        0.149     7.025 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          1.252     8.277    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X26Y36         FDCE                                         f  system_i/delay/delay_0/inst/output_0_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         1.494    12.406    system_i/delay/delay_0/inst/clk_i
    SLICE_X26Y36         FDCE                                         r  system_i/delay/delay_0/inst/output_0_reg[9]/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X26Y36         FDCE (Recov_fdce_C_CLR)     -0.613    11.668    system_i/delay/delay_0/inst/output_0_reg[9]
  -------------------------------------------------------------------
                         required time                         11.668    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  3.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_rd_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.332ns (17.218%)  route 1.596ns (82.782%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.558     0.899    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y33         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.428     1.467    system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]
    SLICE_X19Y33         LUT1 (Prop_lut1_I0_O)        0.042     1.509 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]_hold_fix/O
                         net (fo=2, routed)           0.366     1.875    system_i/delay/delay_0/inst/cfg_data[0]_hold_fix_1_alias
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.107     1.982 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           0.441     2.423    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X14Y33         LUT1 (Prop_lut1_I0_O)        0.042     2.465 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          0.361     2.827    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X24Y33         FDCE                                         f  system_i/delay/delay_0/inst/address_rd_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.821     1.967    system_i/delay/delay_0/inst/clk_i
    SLICE_X24Y33         FDCE                                         r  system_i/delay/delay_0/inst/address_rd_reg[1]/C
                         clock pessimism              0.000     1.967    
                         clock uncertainty            0.125     2.092    
    SLICE_X24Y33         FDCE (Remov_fdce_C_CLR)     -0.134     1.958    system_i/delay/delay_0/inst/address_rd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_rd_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.332ns (17.218%)  route 1.596ns (82.782%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.558     0.899    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y33         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.428     1.467    system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]
    SLICE_X19Y33         LUT1 (Prop_lut1_I0_O)        0.042     1.509 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]_hold_fix/O
                         net (fo=2, routed)           0.366     1.875    system_i/delay/delay_0/inst/cfg_data[0]_hold_fix_1_alias
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.107     1.982 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           0.441     2.423    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X14Y33         LUT1 (Prop_lut1_I0_O)        0.042     2.465 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          0.361     2.827    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X24Y33         FDCE                                         f  system_i/delay/delay_0/inst/address_rd_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.821     1.967    system_i/delay/delay_0/inst/clk_i
    SLICE_X24Y33         FDCE                                         r  system_i/delay/delay_0/inst/address_rd_reg[2]/C
                         clock pessimism              0.000     1.967    
                         clock uncertainty            0.125     2.092    
    SLICE_X24Y33         FDCE (Remov_fdce_C_CLR)     -0.134     1.958    system_i/delay/delay_0/inst/address_rd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_rd_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.332ns (17.218%)  route 1.596ns (82.782%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.558     0.899    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y33         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.428     1.467    system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]
    SLICE_X19Y33         LUT1 (Prop_lut1_I0_O)        0.042     1.509 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]_hold_fix/O
                         net (fo=2, routed)           0.366     1.875    system_i/delay/delay_0/inst/cfg_data[0]_hold_fix_1_alias
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.107     1.982 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           0.441     2.423    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X14Y33         LUT1 (Prop_lut1_I0_O)        0.042     2.465 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          0.361     2.827    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X24Y33         FDCE                                         f  system_i/delay/delay_0/inst/address_rd_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.821     1.967    system_i/delay/delay_0/inst/clk_i
    SLICE_X24Y33         FDCE                                         r  system_i/delay/delay_0/inst/address_rd_reg[3]/C
                         clock pessimism              0.000     1.967    
                         clock uncertainty            0.125     2.092    
    SLICE_X24Y33         FDCE (Remov_fdce_C_CLR)     -0.134     1.958    system_i/delay/delay_0/inst/address_rd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_wr_reg[5]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.332ns (17.218%)  route 1.596ns (82.782%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.558     0.899    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y33         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.428     1.467    system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]
    SLICE_X19Y33         LUT1 (Prop_lut1_I0_O)        0.042     1.509 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]_hold_fix/O
                         net (fo=2, routed)           0.366     1.875    system_i/delay/delay_0/inst/cfg_data[0]_hold_fix_1_alias
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.107     1.982 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           0.441     2.423    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X14Y33         LUT1 (Prop_lut1_I0_O)        0.042     2.465 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          0.361     2.827    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X24Y33         FDCE                                         f  system_i/delay/delay_0/inst/address_wr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.821     1.967    system_i/delay/delay_0/inst/clk_i
    SLICE_X24Y33         FDCE                                         r  system_i/delay/delay_0/inst/address_wr_reg[5]/C
                         clock pessimism              0.000     1.967    
                         clock uncertainty            0.125     2.092    
    SLICE_X24Y33         FDCE (Remov_fdce_C_CLR)     -0.134     1.958    system_i/delay/delay_0/inst/address_wr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_wr_reg[6]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.332ns (17.218%)  route 1.596ns (82.782%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.558     0.899    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y33         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.428     1.467    system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]
    SLICE_X19Y33         LUT1 (Prop_lut1_I0_O)        0.042     1.509 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]_hold_fix/O
                         net (fo=2, routed)           0.366     1.875    system_i/delay/delay_0/inst/cfg_data[0]_hold_fix_1_alias
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.107     1.982 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           0.441     2.423    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X14Y33         LUT1 (Prop_lut1_I0_O)        0.042     2.465 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          0.361     2.827    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X24Y33         FDCE                                         f  system_i/delay/delay_0/inst/address_wr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.821     1.967    system_i/delay/delay_0/inst/clk_i
    SLICE_X24Y33         FDCE                                         r  system_i/delay/delay_0/inst/address_wr_reg[6]/C
                         clock pessimism              0.000     1.967    
                         clock uncertainty            0.125     2.092    
    SLICE_X24Y33         FDCE (Remov_fdce_C_CLR)     -0.134     1.958    system_i/delay/delay_0/inst/address_wr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_wr_reg[8]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.332ns (17.218%)  route 1.596ns (82.782%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.558     0.899    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y33         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.428     1.467    system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]
    SLICE_X19Y33         LUT1 (Prop_lut1_I0_O)        0.042     1.509 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]_hold_fix/O
                         net (fo=2, routed)           0.366     1.875    system_i/delay/delay_0/inst/cfg_data[0]_hold_fix_1_alias
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.107     1.982 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           0.441     2.423    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X14Y33         LUT1 (Prop_lut1_I0_O)        0.042     2.465 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          0.361     2.827    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X24Y33         FDCE                                         f  system_i/delay/delay_0/inst/address_wr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.821     1.967    system_i/delay/delay_0/inst/clk_i
    SLICE_X24Y33         FDCE                                         r  system_i/delay/delay_0/inst/address_wr_reg[8]/C
                         clock pessimism              0.000     1.967    
                         clock uncertainty            0.125     2.092    
    SLICE_X24Y33         FDCE (Remov_fdce_C_CLR)     -0.134     1.958    system_i/delay/delay_0/inst/address_wr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_wr_reg[9]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.332ns (17.218%)  route 1.596ns (82.782%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.558     0.899    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y33         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.428     1.467    system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]
    SLICE_X19Y33         LUT1 (Prop_lut1_I0_O)        0.042     1.509 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]_hold_fix/O
                         net (fo=2, routed)           0.366     1.875    system_i/delay/delay_0/inst/cfg_data[0]_hold_fix_1_alias
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.107     1.982 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           0.441     2.423    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X14Y33         LUT1 (Prop_lut1_I0_O)        0.042     2.465 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          0.361     2.827    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X24Y33         FDCE                                         f  system_i/delay/delay_0/inst/address_wr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.821     1.967    system_i/delay/delay_0/inst/clk_i
    SLICE_X24Y33         FDCE                                         r  system_i/delay/delay_0/inst/address_wr_reg[9]/C
                         clock pessimism              0.000     1.967    
                         clock uncertainty            0.125     2.092    
    SLICE_X24Y33         FDCE (Remov_fdce_C_CLR)     -0.134     1.958    system_i/delay/delay_0/inst/address_wr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_rd_reg[0]/PRE
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.332ns (17.218%)  route 1.596ns (82.782%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.558     0.899    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y33         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.428     1.467    system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]
    SLICE_X19Y33         LUT1 (Prop_lut1_I0_O)        0.042     1.509 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]_hold_fix/O
                         net (fo=2, routed)           0.366     1.875    system_i/delay/delay_0/inst/cfg_data[0]_hold_fix_1_alias
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.107     1.982 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           0.441     2.423    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X14Y33         LUT1 (Prop_lut1_I0_O)        0.042     2.465 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          0.361     2.827    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X24Y33         FDPE                                         f  system_i/delay/delay_0/inst/address_rd_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.821     1.967    system_i/delay/delay_0/inst/clk_i
    SLICE_X24Y33         FDPE                                         r  system_i/delay/delay_0/inst/address_rd_reg[0]/C
                         clock pessimism              0.000     1.967    
                         clock uncertainty            0.125     2.092    
    SLICE_X24Y33         FDPE (Remov_fdpe_C_PRE)     -0.138     1.954    system_i/delay/delay_0/inst/address_rd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_rd_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.332ns (15.911%)  route 1.755ns (84.089%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.558     0.899    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y33         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.428     1.467    system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]
    SLICE_X19Y33         LUT1 (Prop_lut1_I0_O)        0.042     1.509 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]_hold_fix/O
                         net (fo=2, routed)           0.366     1.875    system_i/delay/delay_0/inst/cfg_data[0]_hold_fix_1_alias
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.107     1.982 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           0.441     2.423    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X14Y33         LUT1 (Prop_lut1_I0_O)        0.042     2.465 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          0.520     2.985    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X24Y34         FDCE                                         f  system_i/delay/delay_0/inst/address_rd_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.822     1.968    system_i/delay/delay_0/inst/clk_i
    SLICE_X24Y34         FDCE                                         r  system_i/delay/delay_0/inst/address_rd_reg[4]/C
                         clock pessimism              0.000     1.968    
                         clock uncertainty            0.125     2.093    
    SLICE_X24Y34         FDCE (Remov_fdce_C_CLR)     -0.134     1.959    system_i/delay/delay_0/inst/address_rd_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.985    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/delay/delay_0/inst/address_rd_reg[5]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.332ns (15.911%)  route 1.755ns (84.089%))
  Logic Levels:           3  (LUT1=3)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.558     0.899    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y33         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.428     1.467    system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]
    SLICE_X19Y33         LUT1 (Prop_lut1_I0_O)        0.042     1.509 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[0]_hold_fix/O
                         net (fo=2, routed)           0.366     1.875    system_i/delay/delay_0/inst/cfg_data[0]_hold_fix_1_alias
    SLICE_X26Y33         LUT1 (Prop_lut1_I0_O)        0.107     1.982 f  system_i/delay/delay_0/inst/address_wr[12]_i_1/O
                         net (fo=1, routed)           0.441     2.423    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0
    SLICE_X14Y33         LUT1 (Prop_lut1_I0_O)        0.042     2.465 f  system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix/O
                         net (fo=40, routed)          0.520     2.985    system_i/delay/delay_0/inst/address_wr[12]_i_1_n_0_hold_fix_1
    SLICE_X24Y34         FDCE                                         f  system_i/delay/delay_0/inst/address_rd_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=285, routed)         0.822     1.968    system_i/delay/delay_0/inst/clk_i
    SLICE_X24Y34         FDCE                                         r  system_i/delay/delay_0/inst/address_rd_reg[5]/C
                         clock pessimism              0.000     1.968    
                         clock uncertainty            0.125     2.093    
    SLICE_X24Y34         FDCE (Remov_fdce_C_CLR)     -0.134     1.959    system_i/delay/delay_0/inst/address_rd_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.985    
  -------------------------------------------------------------------
                         slack                                  1.026    





