	component niosHello is
		port (
			clk_clk                     : in    std_logic                    := 'X'; -- clk
			led_led                     : out   std_logic_vector(3 downto 0);        -- led
			ps2_peripheral_0_clk_export : inout std_logic                    := 'X'; -- export
			ps2_peripheral_0_dat_export : inout std_logic                    := 'X'; -- export
			reset_reset_n               : in    std_logic                    := 'X'  -- reset_n
		);
	end component niosHello;

