;; Machine description for wi23
;; Copyright (C) 2009-2022 Free Software Foundation, Inc.

;; This file is part of GCC.

;; GCC is free software; you can redistribute it and/or modify it
;; under the terms of the GNU General Public License as published
;; by the Free Software Foundation; either version 3, or (at your
;; option) any later version.

;; GCC is distributed in the hope that it will be useful, but WITHOUT
;; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
;; or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
;; License for more details.

;; You should have received a copy of the GNU General Public License
;; along with GCC; see the file COPYING3.  If not see
;; <http://www.gnu.org/licenses/>.

;; -------------------------------------------------------------------------
;; Wi23 specific constraints, predicates and attributes
;; -------------------------------------------------------------------------

(include "constraints.md")
(include "predicates.md")

;; Register numbers
(define_constants
  [
    (WI23_SP        29)
    (WI23_LR        30)
  ]
)

;; -------------------------------------------------------------------------
;; nop instruction
;; -------------------------------------------------------------------------

(define_insn "nop"
  [(const_int 0)]
  ""
  "nop")

;; -------------------------------------------------------------------------
;; Arithmetic instructions
;; -------------------------------------------------------------------------

(define_insn "addsi3"
  [(set (match_operand:SI 0 "register_operand" "=r,r")
          (plus:SI
           (match_operand:SI 1 "register_operand" "r,r")
           (match_operand:SI 2 "reg_or_s16_operand" "I,r")))]
  ""
  "@
  addi %0,%1,%2
  add %0,%1,%2")

;; Sub order is flipped in WI-23 so we have to be careful
(define_insn "subsi3"
  [(set (match_operand:SI 0 "register_operand" "=r,r")
          (minus:SI
           (match_operand:SI 1 "reg_or_s16_operand" "I,r")
           (match_operand:SI 2 "register_operand" "r,r")))]
  ""
  "@
  subi %0,%2,%1
  sub %0,%2,%1")

(define_insn "mulsi3"
  [(set (match_operand:SI 0 "register_operand" "=r")
          (mult:SI
           (match_operand:SI 1 "register_operand" "r")
           (match_operand:SI 2 "register_operand" "r")))]
  ""
  "fcvti ft1,%1; fcvti ft2,%2; fmul ft1,ft1,ft2; icvtf %0,ft1;")

;; -------------------------------------------------------------------------
;; FP Arithmetic instructions
;; -------------------------------------------------------------------------

(define_insn "addsf3"
  [(set (match_operand:SF 0 "register_operand" "=f")
          (plus:SF
           (match_operand:SF 1 "register_operand" "f")
           (match_operand:SF 2 "register_operand" "f")))]
  ""
  "fadd %0, %1, %2")

(define_insn "subsf3"
  [(set (match_operand:SF 0 "register_operand" "=f")
          (minus:SF
           (match_operand:SF 1 "register_operand" "f")
           (match_operand:SF 2 "register_operand" "f")))]
  ""
  "fsub %0, %1, %2")

(define_insn "mulsf3"
  [(set (match_operand:SF 0 "register_operand" "=f")
          (mult:SF
           (match_operand:SF 1 "register_operand" "f")
           (match_operand:SF 2 "register_operand" "f")))]
  ""
  "fmul %0, %1, %2")

;; Basic float<->int conversion
(define_insn "floatsisf2"
  [(set (match_operand:SF 0 "register_operand" "=f")
	(float:SF
	    (match_operand:SI 1 "register_operand" "r")))]
  ""
  "fcvti %0, %1")

(define_insn "fix_truncsfsi2"
  [(set (match_operand:SI 0 "register_operand" "=r")
	(fix:SI
	    (match_operand:SF 1 "register_operand" "f")))]
  ""
  "icvtf %0, %1")

;; -------------------------------------------------------------------------
;; Logical operators
;; -------------------------------------------------------------------------

(define_insn "andsi3"
  [(set (match_operand:SI 0 "register_operand" "=r,r")
        (and:SI (match_operand:SI 1 "register_operand" "r,r")
                (match_operand:SI 2 "reg_or_u16_operand"  "J,r")))]
  ""
  "@
  andi %0,%1,%2
  and %0,%1,%2")

(define_insn "iorsi3"
  [(set (match_operand:SI 0 "register_operand" "=r,r")
        (ior:SI (match_operand:SI 1 "register_operand" "r,r")
                (match_operand:SI 2 "reg_or_u16_operand"  "J,r")))]
  ""
  "@
  ori %0,%1,%2
  or %0,%1,%2")

(define_insn "xorsi3"
  [(set (match_operand:SI 0 "register_operand" "=r,r,r")
        (xor:SI (match_operand:SI 1 "register_operand" "r,r,r")
                (match_operand:SI 2 "reg_or_u16_operand"  "J,I,r")))]
  ""
  "@
  xori %0,%1,%2
  xorsi %0,%1,%2
  xor %0,%1,%2")

(define_insn "one_cmplsi2"
  [(set (match_operand:SI 0 "register_operand" "=r")
	(not:SI (match_operand:SI 1 "register_operand" "r")))]
  ""
  "xorsi %0, %1, -1")

;; -------------------------------------------------------------------------
;; Shifters
;; -------------------------------------------------------------------------
;; TODO - need to make a modifier to handle the shift operand?
(define_insn "lshrsi3"
  [(set (match_operand:SI 0 "register_operand" "=r,r")
        (lshiftrt:SI (match_operand:SI 1 "register_operand" "r,r")
                     (match_operand:SI 2 "shft_reg_or_u5_operand" "L,r")))]
  ""
  "@
  srli %0,%1,%2
  srl %0,%1,%2")

(define_insn "ashlsi3"
  [(set (match_operand:SI 0 "register_operand" "=r,r")
        (ashift:SI (match_operand:SI 1 "register_operand" "r,r")
                     (match_operand:SI 2 "shft_reg_or_u5_operand" "L,r")))]
  ""
  "@
  slli %0,%1,%2
  sll %0,%1,%2")

(define_insn "ashrsi3"
  [(set (match_operand:SI 0 "register_operand" "=r,r")
        (ashiftrt:SI (match_operand:SI 1 "register_operand" "r,r")
                     (match_operand:SI 2 "shft_reg_or_u5_operand" "L,r")))]
  ""
  "@
  srai %0,%1,%2
  sra %0,%1,%2")

;; -------------------------------------------------------------------------
;; Move instructions
;; -------------------------------------------------------------------------

;; SImode
(define_insn "movsi_push"
  [(set (mem:SI (pre_dec:SI (reg:SI WI23_SP)))
  	(match_operand:SI 0 "register_operand" "r"))]
  ""
  "push %0")

(define_insn "movsi_fpush"
  [(set (mem:SF (pre_dec:SI (reg:SI WI23_SP)))
  	(match_operand:SF 0 "register_operand" "f"))]
  ""
  "fpush %0")

(define_insn "movsi_pop"
  [(set (match_operand:SI 0 "register_operand" "=r")
  	(mem:SI (post_inc:SI (reg:SI WI23_SP))))]
  ""
  "pop %0")

(define_insn "movsi_fpop"
  [(set (match_operand:SF 0 "register_operand" "=f")
  	(mem:SF (post_inc:SI (reg:SI WI23_SP))))]
  ""
  "fpop %0")

(define_expand "movsi"
   [(set (match_operand:SI 0 "general_operand" "")
        (match_operand:SI 1 "general_operand" ""))]
   ""
{
  /* If this is a store, force the value into a register.  */
  if (!(reload_in_progress || reload_completed))
    {
      if (MEM_P (operands[0]))
        {
          operands[1] = force_reg (SImode, operands[1]);
          if (MEM_P (XEXP (operands[0], 0)))
            operands[0] = gen_rtx_MEM (SImode, force_reg (SImode, XEXP (operands[0], 0)));
        }
      else
        {
          if (MEM_P (operands[1]) && MEM_P (XEXP (operands[1], 0)))
            operands[1] = gen_rtx_MEM (SImode, force_reg (SImode, XEXP (operands[1], 0)));
        }
    }
})

(define_insn "*movsi"
  [(set (match_operand:SI 0 "nonimmediate_operand"         "=r,r,BW,r,A,r,r,r")
        (match_operand:SI 1 "wi23_general_movsrc_operand"   "r,O,r,BW,r,A,s,i"))]
  "register_operand (operands[0], SImode) || reg_or_0_operand (operands[1], SImode)"
  "@
   mov %0, %1
   xor %0, %0, %0
   st %1, %0
   ld %0, %1
   lbi tmp,$h:%0; slbi tmp,%0; st %1, tmp, 0
   lbi tmp,$h:%1; slbi tmp,%1; ld %0, tmp, 0
   lbi %0,$h:%1; slbi %0,%1;
   *return wi23_load_immediate(operands[0], INTVAL(operands[1]), false);"
)

(define_expand "movsf"
   [(set (match_operand:SF 0 "general_operand" "")
        (match_operand:SF 1 "general_operand" ""))]
   ""
{
  if (!(reload_in_progress || reload_completed)) {
    /* If this is a store, force the value into a register.  */
    if (MEM_P (operands[0]))
      operands[1] = force_reg (SFmode, operands[1]);
  }
  if (CONST_DOUBLE_P (operands[1]))  {
    operands[1] = force_const_mem(SFmode, operands[1]);
  }
})

(define_insn "*movsf"
  [(set (match_operand:SF 0 "nonimmediate_operand"         "=f,BW,f,A,f,r,f")
        (match_operand:SF 1 "wi23_general_movsrc_operand"  " f,f,BW,f,A,f,r"))]
  "register_operand (operands[0], SFmode) || register_operand (operands[1], SFmode)"
  "@
   fmovf %1, %0
   fst %1, %0
   fld %0, %1
   lbi tmp,$h:%0; slbi tmp,%0; fst %1, tmp, 0
   lbi tmp,$h:%1; slbi tmp,%1; fld %0, tmp, 0
   imovf %0, %1
   fmovi %0, %1"
)

(define_expand "movqi"
  [(set (match_operand:QI 0 "general_operand" "")
	(match_operand:QI 1 "general_operand" ""))]
  ""
  "
{
  /* If this is a store, force the value into a register.  */
  if (MEM_P (operands[0]))
    operands[1] = force_reg (QImode, operands[1]);
}")


(define_insn "*movqi"
  [(set (match_operand:QI 0 "nonimmediate_operand"         "=r,r,BW,r,A,r,r")
        (match_operand:QI 1 "wi23_general_movsrc_operand"   "r,O,r,BW,r,A,i"))]
  "register_operand (operands[0], QImode) || reg_or_0_operand (operands[1], QImode)"
  "@
   mov %0, %1
   xor %0, %0, %0
   stb %1, %0
   ldb %0, %1
   lbi tmp,$h:%0; slbi tmp,%0; stb %1, tmp, 0
   lbi tmp,$h:%1; slbi tmp,%1; ldb %0, tmp, 0
   *return wi23_load_immediate(operands[0], INTVAL(operands[1]), false);"
)

(define_expand "movhi"
  [(set (match_operand:HI 0 "general_operand" "")
	(match_operand:HI 1 "general_operand" ""))]
  ""
  "
{
  /* If this is a store, force the value into a register.  */
  if (MEM_P (operands[0]))
    operands[1] = force_reg (HImode, operands[1]);
}")

;; same for half-word
(define_insn "*movhi"
  [(set (match_operand:HI 0 "nonimmediate_operand"         "=r,r,BW,r,A,r,r")
        (match_operand:HI 1 "wi23_general_movsrc_operand"   "r,O,r,BW,r,A,i"))]
  "register_operand (operands[0], HImode) || reg_or_0_operand (operands[1], HImode)"
  "@
   mov %0, %1
   xor %0, %0, %0
   sth %1, %0
   ldh %0, %1
   lbi tmp,$h:%0; slbi tmp,%0; sth %1, tmp, 0
   lbi tmp,$h:%1; slbi tmp,%1; ldh %0, tmp, 0
   *return wi23_load_immediate(operands[0], INTVAL(operands[1]), false);"
)

;; TODO add zero extension operators

;; -------------------------------------------------------------------------
;; Comparisons
;; -------------------------------------------------------------------------
(define_predicate "wi23_compare_operator"
  (match_code "eq,lt,le,ltu,leu"))

(define_insn "*setsi4"
  [(set (match_operand:SI 0 "register_operand" "=r") 
    (match_operator 1 "wi23_compare_operator"
			[(match_operand:SI 2 "register_operand" "r")
			  (match_operand:SI 3 "register_operand" "r")]))]
  ""
  "s%C1 %0,%2,%3")

(define_predicate "wi23_fcompare_operator"
  (match_code "eq,lt,le"))

(define_insn "*fsetsi4"
  [(set (match_operand:SI 0 "register_operand" "=r") 
    (match_operator 1 "wi23_fcompare_operator"
			[(match_operand:SF 2 "register_operand" "f")
			  (match_operand:SF 3 "register_operand" "f")]))]
  ""
  "f%C1 %0,%2,%3")

;; -------------------------------------------------------------------------
;; Branch instructions
;; -------------------------------------------------------------------------
(define_predicate "branch_operator"
  (match_code "eq,ne,lt,ge"))

(define_insn "*branchsi"
  [(set (pc)
	(if_then_else
	 (match_operator 1 "branch_operator"
			 [(match_operand:SI 2 "register_operand" "r")
			  (const_int 0)])
	 (label_ref (match_operand 0 "" ""))
	 (pc)))]
  ""
  "b%C1z\t%2,%l0")

(define_expand "cbranchsi4"
  [(set (pc)
	(if_then_else (match_operator 0 "comparison_operator"
		      [(match_operand:SI 1 "register_operand")
		       (match_operand:SI 2 "nonmemory_operand")])
		      (label_ref (match_operand 3 ""))
		      (pc)))]
  ""
{
  wi23_expand_conditional_branch (operands[3], GET_CODE (operands[0]),
				   operands[1], operands[2]);
  DONE;
})

(define_predicate "wi23_fp_comparison_operator"
  (match_code "eq,ne,lt,le,gt,ge"))

(define_expand "cbranchsf4"
  [(set (pc)
	(if_then_else (match_operator 0 "wi23_fp_comparison_operator"
		      [(match_operand:SF 1 "register_operand")
		       (match_operand:SF 2 "nonmemory_operand")])
		      (label_ref (match_operand 3 ""))
		      (pc)))]
  ""
{
  wi23_expand_conditional_fbranch (operands[3], GET_CODE (operands[0]),
				   operands[1], operands[2]);
  DONE;
})

;; -------------------------------------------------------------------------
;; Prologue & Epilogues
;; -------------------------------------------------------------------------

(define_expand "prologue"
  [(clobber (const_int 0))]
  ""
  "
{
  wi23_expand_prologue ();
  DONE;
}
")

(define_expand "epilogue"
  [(return)]
  ""
  "
{
  wi23_expand_epilogue ();
  DONE;
}
")

;; -------------------------------------------------------------------------
;; Call and Jump instructions
;; -------------------------------------------------------------------------

(define_expand "call"
  [(parallel [(call (match_operand 0 "")
		    (match_operand 1 ""))
	      (use (match_operand 2 ""))	;; next_arg_reg
        ])]
  ""
{
  rtx target = wi23_legitimize_call_address (XEXP (operands[0], 0));
  emit_call_insn (gen_call_internal (target, operands[1]));
  DONE;
})

(define_insn "call_internal"
  [(call (mem:SI (match_operand:SI 0 "wi23_call_insn_operand" "s,r,BW"))
	      (match_operand 1 "" ""))
  (clobber (reg:SI WI23_LR))]
  ""
  "@
  jal %0
  jalr %0, 0
  jalr %0")

(define_expand "call_value"
  [(parallel [(set (match_operand 0 "" "")
		(call (match_operand:SI 1 "memory_operand" "")
		 (match_operand 2 "" "")))
     (use (match_operand 3 ""))])]
  ""
{
  rtx target = wi23_legitimize_call_address (XEXP (operands[1], 0));
  emit_call_insn (gen_call_value_internal (operands[0], target, operands[2]));
  DONE;
})

(define_insn "call_value_internal"
  [(set (match_operand 0 "register_operand" "=rf,rf,rf")
	(call (mem:SI (match_operand:SI
		       1 "wi23_call_insn_operand" "s,r,BW"))
	      (match_operand 2 "" "")))
  (clobber (reg:SI WI23_LR))]
  ""
  "@
  jal %1
  jalr %1, 0
  jalr %1")

(define_insn "indirect_jump"
  [(set (pc) (match_operand:SI 0 "nonimmediate_operand" "BW"))]
  ""
  "jr %0")

(define_insn "jump"
  [(set (pc)
	(label_ref (match_operand 0 "" "")))]
  ""
  "j %l0")

(define_expand "simple_return"
  [(parallel [(simple_return) (use (match_dup 0))])]
  ""
{
  operands[0] = gen_rtx_REG (Pmode, WI23_RA);
})

(define_insn "*simple_return"
  [(simple_return)
   (use (match_operand:SI 0 "register_operand" "r"))]
  ""
  "ret")