{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509391687618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509391687618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 15:28:07 2017 " "Processing started: Mon Oct 30 15:28:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509391687618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1509391687618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGADEMO -c VGADEMO --generate_symbol=\"C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 1/VGA_DEMO/IF_ID_pipe.v\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGADEMO -c VGADEMO --generate_symbol=\"C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 1/VGA_DEMO/IF_ID_pipe.v\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1509391687618 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "instr_in if_id_pipe.v(14) " "Verilog HDL Procedural Assignment error at if_id_pipe.v(14): object \"instr_in\" on left-hand side of assignment must have a variable data type" {  } { { "if_id_pipe.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 1/VGA_DEMO/if_id_pipe.v" 14 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1509391688129 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "instr_in if_id_pipe.v(14) " "Verilog HDL error at if_id_pipe.v(14): value cannot be assigned to input \"instr_in\"" {  } { { "if_id_pipe.v" "" { Text "C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 1/VGA_DEMO/if_id_pipe.v" 14 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1509391688134 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 2 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509391688134 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 30 15:28:08 2017 " "Processing ended: Mon Oct 30 15:28:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509391688134 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509391688134 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509391688134 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1509391688134 ""}
