$date
	Tue Nov 12 15:55:41 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module testbench $end
$var wire 1 ! clk2 $end
$var reg 1 " clk $end
$scope module counter $end
$var wire 1 " clk $end
$var wire 1 ! clk2 $end
$var reg 4 # cnt [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
0"
0!
$end
#10
b1 #
1"
#20
0"
#30
b10 #
1"
#40
0"
#50
b11 #
1"
#60
0"
#70
b100 #
1"
#80
0"
#90
b101 #
1"
#100
0"
#110
b110 #
1"
#120
0"
#130
b111 #
1"
#140
0"
#150
b1000 #
1"
#160
0"
#170
1!
b1001 #
1"
#180
0"
#190
0!
b0 #
1"
#200
0"
#210
b1 #
1"
#220
0"
#230
b10 #
1"
#240
0"
#250
b11 #
1"
#260
0"
#270
b100 #
1"
#280
0"
#290
b101 #
1"
#300
0"
#310
b110 #
1"
#320
0"
#330
b111 #
1"
#340
0"
#350
b1000 #
1"
#360
0"
#370
1!
b1001 #
1"
#380
0"
#390
0!
b0 #
1"
#400
0"
#410
b1 #
1"
#420
0"
#430
b10 #
1"
#440
0"
#450
b11 #
1"
#460
0"
#470
b100 #
1"
#480
0"
#490
b101 #
1"
#500
0"
