$comment
	File created using the following command:
		vcd file counter.msim.vcd -direction
$end
$date
	Tue Nov 30 14:41:31 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module counter_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 1 # s $end
$var wire 1 $ Q [2] $end
$var wire 1 % Q [1] $end
$var wire 1 & Q [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - Q[0]~output_o $end
$var wire 1 . Q[1]~output_o $end
$var wire 1 / Q[2]~output_o $end
$var wire 1 0 clk~input_o $end
$var wire 1 1 clk~inputclkctrl_outclk $end
$var wire 1 2 s~input_o $end
$var wire 1 3 rst~input_o $end
$var wire 1 4 Q~0_combout $end
$var wire 1 5 Q[0]~reg0_q $end
$var wire 1 6 Q~1_combout $end
$var wire 1 7 Q[1]~reg0_q $end
$var wire 1 8 Q~2_combout $end
$var wire 1 9 Q[2]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0&
0%
0$
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
12
03
04
05
16
07
08
09
$end
#31250
1!
10
11
#62500
0!
00
01
17
1.
1%
18
06
#93750
1!
10
11
#125000
0!
00
01
07
19
1/
0.
0%
1$
16
#156250
1!
10
11
#187500
0!
00
01
17
1.
1%
08
06
#218750
1!
10
11
#250000
0!
00
01
07
09
0/
0.
0%
0$
16
#281250
1!
10
11
#312500
0!
00
01
17
1.
1%
18
06
#343750
1!
10
11
#375000
0!
00
01
07
19
1/
0.
0%
1$
16
#406250
1!
10
11
#437500
0!
00
01
17
1.
1%
08
06
#468750
1!
10
11
#500000
0!
00
01
07
09
0/
0.
0%
0$
16
#510000
0#
02
18
14
#531250
1!
10
11
#562500
0!
00
01
15
17
19
1/
1.
1-
1&
1%
1$
06
#593750
1!
10
11
#625000
0!
00
01
07
0.
0%
08
16
#656250
1!
10
11
#687500
0!
00
01
17
09
0/
1.
1%
0$
06
#718750
1!
10
11
#750000
0!
00
01
07
0.
0%
18
16
#781250
1!
10
11
#812500
0!
00
01
17
19
1/
1.
1%
1$
06
#830000
1"
13
08
04
#843750
1!
10
11
#875000
0!
00
01
05
07
09
0/
0.
0-
0&
0%
0$
#906250
1!
10
11
#937500
0!
00
01
#968750
1!
10
11
#1000000
