# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FINAL.srcs/sources_1/new/Ram256X16.vhd" \
"../../../../FINAL.srcs/sim_1/new/RAM_tb.vhd" \

# Do not sort compile order
nosort
