{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694524916221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694524916222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 12 16:21:56 2023 " "Processing started: Tue Sep 12 16:21:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694524916222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694524916222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_Design -c Top_Design " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_Design -c Top_Design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694524916222 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1694524916495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/simple_bs/simple_bs.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/simple_bs/simple_bs.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Simple_BS-ab " "Found design unit 1: Simple_BS-ab" {  } { { "../../Card_B/Simple_BS/Simple_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Simple_BS/Simple_BS.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694524921774 ""} { "Info" "ISGN_ENTITY_NAME" "1 Simple_BS " "Found entity 1: Simple_BS" {  } { { "../../Card_B/Simple_BS/Simple_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Simple_BS/Simple_BS.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694524921774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694524921774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/rgb/rgb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/rgb/rgb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB-ab " "Found design unit 1: RGB-ab" {  } { { "../../Card_B/RGB/RGB.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/RGB/RGB.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694524921776 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "../../Card_B/RGB/RGB.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/RGB/RGB.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694524921776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694524921776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/data_orgenizer/data_orgenizer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/data_orgenizer/data_orgenizer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Orgenizer-ab " "Found design unit 1: Data_Orgenizer-ab" {  } { { "../../Card_B/Data_Orgenizer/Data_Orgenizer.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Data_Orgenizer/Data_Orgenizer.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694524921777 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Orgenizer " "Found entity 1: Data_Orgenizer" {  } { { "../../Card_B/Data_Orgenizer/Data_Orgenizer.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Data_Orgenizer/Data_Orgenizer.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694524921777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694524921777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/crc8bit/crc8bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/crc8bit/crc8bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC8BIT-ab " "Found design unit 1: CRC8BIT-ab" {  } { { "../../Card_B/CRC8BIT/CRC8BIT.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/CRC8BIT/CRC8BIT.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694524921778 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC8BIT " "Found entity 1: CRC8BIT" {  } { { "../../Card_B/CRC8BIT/CRC8BIT.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/CRC8BIT/CRC8BIT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694524921778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694524921778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/bs_filter/bs_filter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/bs_filter/bs_filter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BS_Filter-ab " "Found design unit 1: BS_Filter-ab" {  } { { "../../Card_B/BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694524921780 ""} { "Info" "ISGN_ENTITY_NAME" "1 BS_Filter " "Found entity 1: BS_Filter" {  } { { "../../Card_B/BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694524921780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694524921780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/uart_tx_constant/uart_tx_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a/uart_tx_constant/uart_tx_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Uart_tx_Constant-ab " "Found design unit 1: Uart_tx_Constant-ab" {  } { { "../../Card_A/Uart_tx_Constant/Uart_tx_Constant.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_tx_Constant/Uart_tx_Constant.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694524921782 ""} { "Info" "ISGN_ENTITY_NAME" "1 Uart_tx_Constant " "Found entity 1: Uart_tx_Constant" {  } { { "../../Card_A/Uart_tx_Constant/Uart_tx_Constant.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_tx_Constant/Uart_tx_Constant.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694524921782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694524921782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/uart_rx/uart_rx.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a/uart_rx/uart_rx.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Uart_rx-ab " "Found design unit 1: Uart_rx-ab" {  } { { "../../Card_A/Uart_rx/Uart_rx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_rx/Uart_rx.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694524921784 ""} { "Info" "ISGN_ENTITY_NAME" "1 Uart_rx " "Found entity 1: Uart_rx" {  } { { "../../Card_A/Uart_rx/Uart_rx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_rx/Uart_rx.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694524921784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694524921784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/ram2_x/ram2_x.v 1 1 " "Found 1 design units, including 1 entities, in source file /final_project/the_final_project/card_a/ram2_x/ram2_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram2_X " "Found entity 1: Ram2_X" {  } { { "../../Card_A/Ram2_X/Ram2_X.v" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Ram2_X/Ram2_X.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694524921786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694524921786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/biphase_tx/biphase_tx.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a/biphase_tx/biphase_tx.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BiPhase_tx-ab " "Found design unit 1: BiPhase_tx-ab" {  } { { "../../Card_A/BiPhase_tx/BiPhase_tx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/BiPhase_tx/BiPhase_tx.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694524921787 ""} { "Info" "ISGN_ENTITY_NAME" "1 BiPhase_tx " "Found entity 1: BiPhase_tx" {  } { { "../../Card_A/BiPhase_tx/BiPhase_tx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/BiPhase_tx/BiPhase_tx.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694524921787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694524921787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_b/card_b_design/card_b_design.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_b/card_b_design/card_b_design.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Card_B_Design-ab " "Found design unit 1: Card_B_Design-ab" {  } { { "../../Card_B/Card_B_Design/Card_B_Design.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Card_B_Design/Card_B_Design.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694524921788 ""} { "Info" "ISGN_ENTITY_NAME" "1 Card_B_Design " "Found entity 1: Card_B_Design" {  } { { "../../Card_B/Card_B_Design/Card_B_Design.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Card_B_Design/Card_B_Design.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694524921788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694524921788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a/card_a_design_python/card_a_design_python.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a/card_a_design_python/card_a_design_python.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Card_A_Design_Python-ab " "Found design unit 1: Card_A_Design_Python-ab" {  } { { "../../Card_A/Card_A_Design_Python/Card_A_Design_Python.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design_Python/Card_A_Design_Python.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694524921789 ""} { "Info" "ISGN_ENTITY_NAME" "1 Card_A_Design_Python " "Found entity 1: Card_A_Design_Python" {  } { { "../../Card_A/Card_A_Design_Python/Card_A_Design_Python.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design_Python/Card_A_Design_Python.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694524921789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694524921789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_design.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file top_design.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_Design-ab " "Found design unit 1: Top_Design-ab" {  } { { "Top_Design.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Tools/Top_Design/Top_Design.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694524921791 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_Design " "Found entity 1: Top_Design" {  } { { "Top_Design.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Tools/Top_Design/Top_Design.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694524921791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694524921791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Design " "Elaborating entity \"Top_Design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694524921856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Card_A_Design_Python Card_A_Design_Python:Card_A " "Elaborating entity \"Card_A_Design_Python\" for hierarchy \"Card_A_Design_Python:Card_A\"" {  } { { "Top_Design.vhdl" "Card_A" { Text "C:/Final_Project/The_Final_Project/Tools/Top_Design/Top_Design.vhdl" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694524921863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BiPhase_tx Card_A_Design_Python:Card_A\|BiPhase_tx:biphase " "Elaborating entity \"BiPhase_tx\" for hierarchy \"Card_A_Design_Python:Card_A\|BiPhase_tx:biphase\"" {  } { { "../../Card_A/Card_A_Design_Python/Card_A_Design_Python.vhdl" "biphase" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design_Python/Card_A_Design_Python.vhdl" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694524921872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_tx_Constant Card_A_Design_Python:Card_A\|Uart_tx_Constant:tx " "Elaborating entity \"Uart_tx_Constant\" for hierarchy \"Card_A_Design_Python:Card_A\|Uart_tx_Constant:tx\"" {  } { { "../../Card_A/Card_A_Design_Python/Card_A_Design_Python.vhdl" "tx" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design_Python/Card_A_Design_Python.vhdl" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694524921881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_rx Card_A_Design_Python:Card_A\|Uart_rx:rx " "Elaborating entity \"Uart_rx\" for hierarchy \"Card_A_Design_Python:Card_A\|Uart_rx:rx\"" {  } { { "../../Card_A/Card_A_Design_Python/Card_A_Design_Python.vhdl" "rx" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design_Python/Card_A_Design_Python.vhdl" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694524921898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram2_X Card_A_Design_Python:Card_A\|Ram2_X:memory " "Elaborating entity \"Ram2_X\" for hierarchy \"Card_A_Design_Python:Card_A\|Ram2_X:memory\"" {  } { { "../../Card_A/Card_A_Design_Python/Card_A_Design_Python.vhdl" "memory" { Text "C:/Final_Project/The_Final_Project/Card_A/Card_A_Design_Python/Card_A_Design_Python.vhdl" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694524921907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Card_A_Design_Python:Card_A\|Ram2_X:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Card_A_Design_Python:Card_A\|Ram2_X:memory\|altsyncram:altsyncram_component\"" {  } { { "../../Card_A/Ram2_X/Ram2_X.v" "altsyncram_component" { Text "C:/Final_Project/The_Final_Project/Card_A/Ram2_X/Ram2_X.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694524921962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Card_A_Design_Python:Card_A\|Ram2_X:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Card_A_Design_Python:Card_A\|Ram2_X:memory\|altsyncram:altsyncram_component\"" {  } { { "../../Card_A/Ram2_X/Ram2_X.v" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Ram2_X/Ram2_X.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694524921971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Card_A_Design_Python:Card_A\|Ram2_X:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"Card_A_Design_Python:Card_A\|Ram2_X:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694524921971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694524921971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694524921971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694524921971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694524921971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Ram2_X_data.mif " "Parameter \"init_file\" = \"Ram2_X_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694524921971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694524921971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694524921971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694524921971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694524921971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694524921971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694524921971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694524921971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694524921971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694524921971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694524921971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694524921971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694524921971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694524921971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694524921971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694524921971 ""}  } { { "../../Card_A/Ram2_X/Ram2_X.v" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Ram2_X/Ram2_X.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694524921971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_64s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_64s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_64s1 " "Found entity 1: altsyncram_64s1" {  } { { "db/altsyncram_64s1.tdf" "" { Text "C:/Final_Project/The_Final_Project/Tools/Top_Design/db/altsyncram_64s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694524922010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694524922010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_64s1 Card_A_Design_Python:Card_A\|Ram2_X:memory\|altsyncram:altsyncram_component\|altsyncram_64s1:auto_generated " "Elaborating entity \"altsyncram_64s1\" for hierarchy \"Card_A_Design_Python:Card_A\|Ram2_X:memory\|altsyncram:altsyncram_component\|altsyncram_64s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/final_project/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694524922011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Card_B_Design Card_B_Design:Card_B " "Elaborating entity \"Card_B_Design\" for hierarchy \"Card_B_Design:Card_B\"" {  } { { "Top_Design.vhdl" "Card_B" { Text "C:/Final_Project/The_Final_Project/Tools/Top_Design/Top_Design.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694524922055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BS_Filter Card_B_Design:Card_B\|BS_Filter:Filter " "Elaborating entity \"BS_Filter\" for hierarchy \"Card_B_Design:Card_B\|BS_Filter:Filter\"" {  } { { "../../Card_B/Card_B_Design/Card_B_Design.vhdl" "Filter" { Text "C:/Final_Project/The_Final_Project/Card_B/Card_B_Design/Card_B_Design.vhdl" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694524922062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Simple_BS Card_B_Design:Card_B\|Simple_BS:Simple " "Elaborating entity \"Simple_BS\" for hierarchy \"Card_B_Design:Card_B\|Simple_BS:Simple\"" {  } { { "../../Card_B/Card_B_Design/Card_B_Design.vhdl" "Simple" { Text "C:/Final_Project/The_Final_Project/Card_B/Card_B_Design/Card_B_Design.vhdl" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694524922070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC8BIT Card_B_Design:Card_B\|CRC8BIT:CRC8 " "Elaborating entity \"CRC8BIT\" for hierarchy \"Card_B_Design:Card_B\|CRC8BIT:CRC8\"" {  } { { "../../Card_B/Card_B_Design/Card_B_Design.vhdl" "CRC8" { Text "C:/Final_Project/The_Final_Project/Card_B/Card_B_Design/Card_B_Design.vhdl" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694524922077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Orgenizer Card_B_Design:Card_B\|Data_Orgenizer:DO " "Elaborating entity \"Data_Orgenizer\" for hierarchy \"Card_B_Design:Card_B\|Data_Orgenizer:DO\"" {  } { { "../../Card_B/Card_B_Design/Card_B_Design.vhdl" "DO" { Text "C:/Final_Project/The_Final_Project/Card_B/Card_B_Design/Card_B_Design.vhdl" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694524922085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB Card_B_Design:Card_B\|RGB:RGB_Leds " "Elaborating entity \"RGB\" for hierarchy \"Card_B_Design:Card_B\|RGB:RGB_Leds\"" {  } { { "../../Card_B/Card_B_Design/Card_B_Design.vhdl" "RGB_Leds" { Text "C:/Final_Project/The_Final_Project/Card_B/Card_B_Design/Card_B_Design.vhdl" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694524922095 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../Card_A/Uart_tx_Constant/Uart_tx_Constant.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_tx_Constant/Uart_tx_Constant.vhd" 75 -1 0 } } { "../../Card_A/Uart_tx_Constant/Uart_tx_Constant.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_tx_Constant/Uart_tx_Constant.vhd" 25 -1 0 } } { "../../Card_B/Data_Orgenizer/Data_Orgenizer.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Data_Orgenizer/Data_Orgenizer.vhdl" 13 -1 0 } } { "../../Card_A/BiPhase_tx/BiPhase_tx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/BiPhase_tx/BiPhase_tx.vhdl" 45 -1 0 } } { "../../Card_B/Data_Orgenizer/Data_Orgenizer.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Data_Orgenizer/Data_Orgenizer.vhdl" 29 -1 0 } } { "../../Card_B/Simple_BS/Simple_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Simple_BS/Simple_BS.vhdl" 82 -1 0 } } { "../../Card_B/CRC8BIT/CRC8BIT.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/CRC8BIT/CRC8BIT.vhdl" 15 -1 0 } } { "../../Card_A/BiPhase_tx/BiPhase_tx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/BiPhase_tx/BiPhase_tx.vhdl" 46 -1 0 } } { "../../Card_B/Simple_BS/Simple_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Simple_BS/Simple_BS.vhdl" 34 -1 0 } } { "../../Card_A/Uart_rx/Uart_rx.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A/Uart_rx/Uart_rx.vhdl" 29 -1 0 } } { "../../Card_B/BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 29 -1 0 } } { "../../Card_B/Simple_BS/Simple_BS.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/Simple_BS/Simple_BS.vhdl" 29 -1 0 } } { "../../Card_B/BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 22 -1 0 } } { "../../Card_B/BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 23 -1 0 } } { "../../Card_B/BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 24 -1 0 } } { "../../Card_B/BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 25 -1 0 } } { "../../Card_B/BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 26 -1 0 } } { "../../Card_B/BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 27 -1 0 } } { "../../Card_B/BS_Filter/BS_Filter.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_B/BS_Filter/BS_Filter.vhdl" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1694524922878 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1694524922878 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694524923105 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1694524923535 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694524923706 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694524923706 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1231 " "Implemented 1231 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694524923796 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694524923796 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1213 " "Implemented 1213 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694524923796 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1694524923796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694524923796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694524923810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 12 16:22:03 2023 " "Processing ended: Tue Sep 12 16:22:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694524923810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694524923810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694524923810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694524923810 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1694524924792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694524924792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 12 16:22:04 2023 " "Processing started: Tue Sep 12 16:22:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694524924792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1694524924792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Top_Design -c Top_Design " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Top_Design -c Top_Design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1694524924792 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1694524924864 ""}
{ "Info" "0" "" "Project  = Top_Design" {  } {  } 0 0 "Project  = Top_Design" 0 0 "Fitter" 0 0 1694524924864 ""}
{ "Info" "0" "" "Revision = Top_Design" {  } {  } 0 0 "Revision = Top_Design" 0 0 "Fitter" 0 0 1694524924864 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1694524924930 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Top_Design 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Top_Design\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1694524924939 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1694524924967 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1694524924967 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1694524925100 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1694524925105 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694524925201 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694524925201 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694524925201 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694524925201 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694524925201 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694524925201 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694524925201 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694524925201 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694524925201 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694524925201 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694524925201 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694524925201 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694524925201 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1694524925201 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/final_project/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/final_project/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Final_Project/The_Final_Project/Tools/Top_Design/" { { 0 { 0 ""} 0 2655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694524925205 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/final_project/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/final_project/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Final_Project/The_Final_Project/Tools/Top_Design/" { { 0 { 0 ""} 0 2657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694524925205 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/final_project/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/final_project/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Final_Project/The_Final_Project/Tools/Top_Design/" { { 0 { 0 ""} 0 2659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694524925205 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/final_project/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/final_project/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Final_Project/The_Final_Project/Tools/Top_Design/" { { 0 { 0 ""} 0 2661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694524925205 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/final_project/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/final_project/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Final_Project/The_Final_Project/Tools/Top_Design/" { { 0 { 0 ""} 0 2663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694524925205 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/final_project/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/final_project/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Final_Project/The_Final_Project/Tools/Top_Design/" { { 0 { 0 ""} 0 2665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694524925205 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/final_project/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/final_project/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Final_Project/The_Final_Project/Tools/Top_Design/" { { 0 { 0 ""} 0 2667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694524925205 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/final_project/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/final_project/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Final_Project/The_Final_Project/Tools/Top_Design/" { { 0 { 0 ""} 0 2669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694524925205 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1694524925205 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1694524925205 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1694524925205 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1694524925205 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1694524925206 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1694524925206 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1694524925280 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 10 " "No exact pin location assignment(s) for 1 pins of 10 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1694524925499 ""}
{ "Info" "ISTA_SDC_FOUND" "Top_Design.sdc " "Reading SDC File: 'Top_Design.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1694524925823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1694524925825 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1694524925834 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1694524925835 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1694524925835 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1694524925835 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.150       sysclk " "  15.150       sysclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1694524925835 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1694524925835 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sysclk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node sysclk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1694524925911 ""}  } { { "Top_Design.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Tools/Top_Design/Top_Design.vhdl" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Final_Project/The_Final_Project/Tools/Top_Design/" { { 0 { 0 ""} 0 2646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1694524925911 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1694524926218 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1694524926220 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1694524926220 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1694524926224 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1694524926227 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1694524926229 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1694524926229 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1694524926231 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1694524926273 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1694524926275 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1694524926275 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1694524926279 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1694524926279 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1694524926279 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694524926279 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694524926279 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694524926279 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 5 43 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694524926279 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 3 45 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694524926279 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694524926279 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 1 59 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694524926279 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694524926279 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694524926279 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1694524926279 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1694524926279 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bi_pahse_in " "Node \"bi_pahse_in\" is assigned to location or region, but does not exist in design" {  } { { "c:/final_project/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/final_project/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bi_pahse_in" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1694524926369 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1694524926369 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694524926369 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1694524926373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1694524927291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694524927470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1694524927493 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1694524928178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694524928178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1694524928564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "C:/Final_Project/The_Final_Project/Tools/Top_Design/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1694524929654 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1694524929654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1694524929787 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1694524929787 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1694524929787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694524929789 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1694524929944 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1694524929955 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1694524930274 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1694524930275 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1694524930677 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694524931149 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1694524931445 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 MAX 10 " "3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sysclk 3.3-V LVTTL P11 " "Pin sysclk uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/final_project/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/final_project/quartus/bin64/pin_planner.ppl" { sysclk } } } { "c:/final_project/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/final_project/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sysclk" } } } } { "Top_Design.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Tools/Top_Design/Top_Design.vhdl" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Final_Project/The_Final_Project/Tools/Top_Design/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694524931453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "resetn 3.3-V LVTTL AB9 " "Pin resetn uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/final_project/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/final_project/quartus/bin64/pin_planner.ppl" { resetn } } } { "c:/final_project/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/final_project/quartus/bin64/Assignment Editor.qase" 1 { { 0 "resetn" } } } } { "Top_Design.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Tools/Top_Design/Top_Design.vhdl" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Final_Project/The_Final_Project/Tools/Top_Design/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694524931453 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "detected_bit 3.3-V LVTTL AA6 " "Pin detected_bit uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/final_project/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/final_project/quartus/bin64/pin_planner.ppl" { detected_bit } } } { "c:/final_project/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/final_project/quartus/bin64/Assignment Editor.qase" 1 { { 0 "detected_bit" } } } } { "Top_Design.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Tools/Top_Design/Top_Design.vhdl" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Final_Project/The_Final_Project/Tools/Top_Design/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694524931453 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1694524931453 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Final_Project/The_Final_Project/Tools/Top_Design/output_files/Top_Design.fit.smsg " "Generated suppressed messages file C:/Final_Project/The_Final_Project/Tools/Top_Design/output_files/Top_Design.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1694524931532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5655 " "Peak virtual memory: 5655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694524931938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 12 16:22:11 2023 " "Processing ended: Tue Sep 12 16:22:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694524931938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694524931938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694524931938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1694524931938 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1694524932819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694524932819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 12 16:22:12 2023 " "Processing started: Tue Sep 12 16:22:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694524932819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1694524932819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Top_Design -c Top_Design " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Top_Design -c Top_Design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1694524932819 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1694524934178 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1694524934264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694524934961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 12 16:22:14 2023 " "Processing ended: Tue Sep 12 16:22:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694524934961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694524934961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694524934961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1694524934961 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1694524935617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1694524936002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694524936003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 12 16:22:15 2023 " "Processing started: Tue Sep 12 16:22:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694524936003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1694524936003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Top_Design -c Top_Design " "Command: quartus_sta Top_Design -c Top_Design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1694524936003 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1694524936077 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1694524936204 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694524936235 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694524936235 ""}
{ "Info" "ISTA_SDC_FOUND" "Top_Design.sdc " "Reading SDC File: 'Top_Design.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1694524936440 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1694524936443 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1694524936452 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1694524936453 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1694524936463 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1694524936474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.535 " "Worst-case setup slack is 5.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524936479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524936479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.535               0.000 sysclk  " "    5.535               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524936479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694524936479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.232 " "Worst-case hold slack is 0.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524936484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524936484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 sysclk  " "    0.232               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524936484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694524936484 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694524936489 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694524936491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.075 " "Worst-case minimum pulse width slack is 7.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524936495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524936495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.075               0.000 sysclk  " "    7.075               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524936495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694524936495 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694524936507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694524936507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694524936507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694524936507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.586 ns " "Worst Case Available Settling Time: 12.586 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694524936507 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694524936507 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1694524936507 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1694524936510 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1694524936527 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1694524936973 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1694524937056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.447 " "Worst-case setup slack is 6.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524937069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524937069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.447               0.000 sysclk  " "    6.447               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524937069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694524937069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.233 " "Worst-case hold slack is 0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524937074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524937074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 sysclk  " "    0.233               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524937074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694524937074 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694524937079 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694524937081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.083 " "Worst-case minimum pulse width slack is 7.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524937086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524937086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.083               0.000 sysclk  " "    7.083               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524937086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694524937086 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694524937098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694524937098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694524937098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694524937098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.701 ns " "Worst Case Available Settling Time: 12.701 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694524937098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694524937098 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1694524937098 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1694524937100 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1694524937240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.681 " "Worst-case setup slack is 10.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524937246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524937246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.681               0.000 sysclk  " "   10.681               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524937246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694524937246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.089 " "Worst-case hold slack is 0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524937251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524937251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 sysclk  " "    0.089               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524937251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694524937251 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694524937255 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1694524937257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.840 " "Worst-case minimum pulse width slack is 6.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524937262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524937262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.840               0.000 sysclk  " "    6.840               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694524937262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694524937262 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694524937274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694524937274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694524937274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694524937274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.405 ns " "Worst Case Available Settling Time: 13.405 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694524937274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694524937274 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1694524937274 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1694524937794 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1694524937796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694524937833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 12 16:22:17 2023 " "Processing ended: Tue Sep 12 16:22:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694524937833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694524937833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694524937833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1694524937833 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 7 s " "Quartus Prime Full Compilation was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1694524938486 ""}
