Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6c166ac64c9e43889f57d991caf25b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 5 elements ; expected 9 [E:/CENG342/lab_6/lab_6.srcs/sim_1/new/Generic_ALU.vhd:24]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit alu_testbench in library work failed.
