
FindMeSAT.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00027406  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .BOOT         00000044  00027406  00027406  0002749a  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         00000148  00802000  0002744a  000274de  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00001031  00802148  00802148  00027628  2**2
                  ALLOC
  4 .comment      0000005c  00000000  00000000  00027626  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  00027684  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00001718  00000000  00000000  000276c8  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0001fe3b  00000000  00000000  00028de0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00006cd2  00000000  00000000  00048c1b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0001ac78  00000000  00000000  0004f8ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00007084  00000000  00000000  0006a568  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000476d5  00000000  00000000  000715ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000f8e4  00000000  00000000  000b8cc1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001680  00000000  00000000  000c85a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  0001012d  00000000  00000000  000c9c28  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 5a 1f 	jmp	0x3eb4	; 0x3eb4 <__ctors_end>
       4:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
       8:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
       c:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      10:	0c 94 5a f2 	jmp	0x1e4b4	; 0x1e4b4 <__vector_4>
      14:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      18:	0c 94 7d 52 	jmp	0xa4fa	; 0xa4fa <__vector_6>
      1c:	0c 94 b0 52 	jmp	0xa560	; 0xa560 <__vector_7>
      20:	0c 94 e3 52 	jmp	0xa5c6	; 0xa5c6 <__vector_8>
      24:	0c 94 16 53 	jmp	0xa62c	; 0xa62c <__vector_9>
      28:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      2c:	0c 94 b5 56 	jmp	0xad6a	; 0xad6a <__vector_11>
      30:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      34:	0c 94 a0 b5 	jmp	0x16b40	; 0x16b40 <__vector_13>
      38:	0c 94 0c ac 	jmp	0x15818	; 0x15818 <__vector_14>
      3c:	0c 94 49 ac 	jmp	0x15892	; 0x15892 <__vector_15>
      40:	0c 94 86 ac 	jmp	0x1590c	; 0x1590c <__vector_16>
      44:	0c 94 c3 ac 	jmp	0x15986	; 0x15986 <__vector_17>
      48:	0c 94 00 ad 	jmp	0x15a00	; 0x15a00 <__vector_18>
      4c:	0c 94 3d ad 	jmp	0x15a7a	; 0x15a7a <__vector_19>
      50:	0c 94 7a ad 	jmp	0x15af4	; 0x15af4 <__vector_20>
      54:	0c 94 b7 ad 	jmp	0x15b6e	; 0x15b6e <__vector_21>
      58:	0c 94 f4 ad 	jmp	0x15be8	; 0x15be8 <__vector_22>
      5c:	0c 94 31 ae 	jmp	0x15c62	; 0x15c62 <__vector_23>
      60:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      64:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      68:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      6c:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      70:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      74:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      78:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      7c:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      80:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      84:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      88:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      8c:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      90:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      94:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      98:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      9c:	0c 94 90 a6 	jmp	0x14d20	; 0x14d20 <__vector_39>
      a0:	0c 94 02 a7 	jmp	0x14e04	; 0x14e04 <__vector_40>
      a4:	0c 94 74 a7 	jmp	0x14ee8	; 0x14ee8 <__vector_41>
      a8:	0c 94 e6 a7 	jmp	0x14fcc	; 0x14fcc <__vector_42>
      ac:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      b0:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      b4:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      b8:	0c 94 d2 b5 	jmp	0x16ba4	; 0x16ba4 <__vector_46>
      bc:	0c 94 d0 b0 	jmp	0x161a0	; 0x161a0 <__vector_47>
      c0:	0c 94 0d b1 	jmp	0x1621a	; 0x1621a <__vector_48>
      c4:	0c 94 4a b1 	jmp	0x16294	; 0x16294 <__vector_49>
      c8:	0c 94 87 b1 	jmp	0x1630e	; 0x1630e <__vector_50>
      cc:	0c 94 c4 b1 	jmp	0x16388	; 0x16388 <__vector_51>
      d0:	0c 94 01 b2 	jmp	0x16402	; 0x16402 <__vector_52>
      d4:	0c 94 3e b2 	jmp	0x1647c	; 0x1647c <__vector_53>
      d8:	0c 94 7b b2 	jmp	0x164f6	; 0x164f6 <__vector_54>
      dc:	0c 94 b8 b2 	jmp	0x16570	; 0x16570 <__vector_55>
      e0:	0c 94 f5 b2 	jmp	0x165ea	; 0x165ea <__vector_56>
      e4:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      e8:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      ec:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      f0:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      f4:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      f8:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      fc:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     100:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     104:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     108:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     10c:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     110:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     114:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     118:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     11c:	0c 94 c8 a4 	jmp	0x14990	; 0x14990 <__vector_71>
     120:	0c 94 3a a5 	jmp	0x14a74	; 0x14a74 <__vector_72>
     124:	0c 94 ac a5 	jmp	0x14b58	; 0x14b58 <__vector_73>
     128:	0c 94 1e a6 	jmp	0x14c3c	; 0x14c3c <__vector_74>
     12c:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     130:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     134:	0c 94 6e ae 	jmp	0x15cdc	; 0x15cdc <__vector_77>
     138:	0c 94 ab ae 	jmp	0x15d56	; 0x15d56 <__vector_78>
     13c:	0c 94 e8 ae 	jmp	0x15dd0	; 0x15dd0 <__vector_79>
     140:	0c 94 25 af 	jmp	0x15e4a	; 0x15e4a <__vector_80>
     144:	0c 94 62 af 	jmp	0x15ec4	; 0x15ec4 <__vector_81>
     148:	0c 94 9f af 	jmp	0x15f3e	; 0x15f3e <__vector_82>
     14c:	0c 94 dc af 	jmp	0x15fb8	; 0x15fb8 <__vector_83>
     150:	0c 94 19 b0 	jmp	0x16032	; 0x16032 <__vector_84>
     154:	0c 94 56 b0 	jmp	0x160ac	; 0x160ac <__vector_85>
     158:	0c 94 93 b0 	jmp	0x16126	; 0x16126 <__vector_86>
     15c:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     160:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     164:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     168:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     16c:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     170:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     174:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     178:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     17c:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     180:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     184:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     188:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     18c:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     190:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     194:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     198:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     19c:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1a0:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1a4:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1a8:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1ac:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1b0:	0c 94 32 b3 	jmp	0x16664	; 0x16664 <__vector_108>
     1b4:	0c 94 6f b3 	jmp	0x166de	; 0x166de <__vector_109>
     1b8:	0c 94 ac b3 	jmp	0x16758	; 0x16758 <__vector_110>
     1bc:	0c 94 e9 b3 	jmp	0x167d2	; 0x167d2 <__vector_111>
     1c0:	0c 94 26 b4 	jmp	0x1684c	; 0x1684c <__vector_112>
     1c4:	0c 94 63 b4 	jmp	0x168c6	; 0x168c6 <__vector_113>
     1c8:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1cc:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1d0:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1d4:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1d8:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1dc:	0c 94 c5 21 	jmp	0x438a	; 0x438a <__vector_119>
     1e0:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1e4:	0c 94 29 22 	jmp	0x4452	; 0x4452 <__vector_121>
     1e8:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1ec:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1f0:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1f4:	0c 94 4f bc 	jmp	0x1789e	; 0x1789e <__vector_125>
     1f8:	0c 94 f3 bc 	jmp	0x179e6	; 0x179e6 <__vector_126>
     1fc:	c0 36       	cpi	r28, 0x60	; 96
     1fe:	c0 36       	cpi	r28, 0x60	; 96
     200:	07 37       	cpi	r16, 0x77	; 119
     202:	73 3a       	cpi	r23, 0xA3	; 163
     204:	73 3a       	cpi	r23, 0xA3	; 163
     206:	73 3a       	cpi	r23, 0xA3	; 163
     208:	73 3a       	cpi	r23, 0xA3	; 163
     20a:	73 3a       	cpi	r23, 0xA3	; 163
     20c:	c0 36       	cpi	r28, 0x60	; 96
     20e:	49 3b       	cpi	r20, 0xB9	; 185
     210:	73 3a       	cpi	r23, 0xA3	; 163
     212:	73 3a       	cpi	r23, 0xA3	; 163
     214:	73 3a       	cpi	r23, 0xA3	; 163
     216:	49 3b       	cpi	r20, 0xB9	; 185
     218:	c0 36       	cpi	r28, 0x60	; 96
     21a:	c0 36       	cpi	r28, 0x60	; 96
     21c:	49 3b       	cpi	r20, 0xB9	; 185
     21e:	49 3b       	cpi	r20, 0xB9	; 185
     220:	c0 36       	cpi	r28, 0x60	; 96
     222:	7f c1       	rjmp	.+766    	; 0x522 <PM_SIM808_INFO_RESTART+0x23>
     224:	82 c1       	rjmp	.+772    	; 0x52a <PM_SIM808_INFO_SYNCED+0x1>
     226:	85 c1       	rjmp	.+778    	; 0x532 <PM_SIM808_INFO_SYNCED+0x9>
     228:	88 c1       	rjmp	.+784    	; 0x53a <PM_SIM808_INFO_SYNCED+0x11>
     22a:	8b c1       	rjmp	.+790    	; 0x542 <PM_SIM808_INFO_SYNCED+0x19>
     22c:	8e c1       	rjmp	.+796    	; 0x54a <PM_SIM808_INFO_SYNCED+0x21>
     22e:	91 c1       	rjmp	.+802    	; 0x552 <PM_SIM808_INFO_WAIT_CONNECT+0x5>
     230:	9b c6       	rjmp	.+3382   	; 0xf68 <PM_SINE+0x554>
     232:	bc c6       	rjmp	.+3448   	; 0xfac <PM_SINE+0x598>
     234:	dd c6       	rjmp	.+3514   	; 0xff0 <PM_SINE+0x5dc>
     236:	fe c6       	rjmp	.+3580   	; 0x1034 <PM_SINE+0x620>
     238:	1f c7       	rjmp	.+3646   	; 0x1078 <PM_SINE+0x664>
     23a:	40 c7       	rjmp	.+3712   	; 0x10bc <PM_SINE+0x6a8>
     23c:	61 c7       	rjmp	.+3778   	; 0x1100 <PM_SINE+0x6ec>
     23e:	05 a8       	ldd	r0, Z+53	; 0x35
     240:	4c cd       	rjmp	.-1384   	; 0xfffffcda <__eeprom_end+0xff7efcda>
     242:	b2 d4       	rcall	.+2404   	; 0xba8 <PM_SINE+0x194>
     244:	4e b9       	out	0x0e, r20	; 14
     246:	38 36       	cpi	r19, 0x68	; 104
     248:	a9 02       	muls	r26, r25
     24a:	0c 50       	subi	r16, 0x0C	; 12
     24c:	b9 91       	ld	r27, Y+
     24e:	86 88       	ldd	r8, Z+22	; 0x16
     250:	08 3c       	cpi	r16, 0xC8	; 200
     252:	a6 aa       	std	Z+54, r10	; 0x36
     254:	aa 2a       	or	r10, r26
     256:	be 00       	.word	0x00be	; ????
     258:	00 00       	nop
     25a:	80 3f       	cpi	r24, 0xF0	; 240
     25c:	08 00       	.word	0x0008	; ????
     25e:	00 00       	nop
     260:	be 92       	st	-X, r11
     262:	24 49       	sbci	r18, 0x94	; 148
     264:	12 3e       	cpi	r17, 0xE2	; 226
     266:	ab aa       	std	Y+51, r10	; 0x33
     268:	aa 2a       	or	r10, r26
     26a:	be cd       	rjmp	.-1156   	; 0xfffffde8 <__eeprom_end+0xff7efde8>
     26c:	cc cc       	rjmp	.-1640   	; 0xfffffc06 <__eeprom_end+0xff7efc06>
     26e:	4c 3e       	cpi	r20, 0xEC	; 236
     270:	00 00       	nop
     272:	00 80       	ld	r0, Z
     274:	be ab       	std	Y+54, r27	; 0x36
     276:	aa aa       	std	Y+50, r10	; 0x32
     278:	aa 3e       	cpi	r26, 0xEA	; 234
     27a:	00 00       	nop
     27c:	00 00       	nop
     27e:	bf 00       	.word	0x00bf	; ????
     280:	00 00       	nop
     282:	80 3f       	cpi	r24, 0xF0	; 240
     284:	00 00       	nop
     286:	00 00       	nop
     288:	00 08       	sbc	r0, r0
     28a:	41 78       	andi	r20, 0x81	; 129
     28c:	d3 bb       	out	0x13, r29	; 19
     28e:	43 87       	std	Z+11, r20	; 0x0b
     290:	d1 13       	cpse	r29, r17
     292:	3d 19       	sub	r19, r13
     294:	0e 3c       	cpi	r16, 0xCE	; 206
     296:	c3 bd       	out	0x23, r28	; 35
     298:	42 82       	std	Z+2, r4	; 0x02
     29a:	ad 2b       	or	r26, r29
     29c:	3e 68       	ori	r19, 0x8E	; 142
     29e:	ec 82       	std	Y+4, r14	; 0x04
     2a0:	76 be       	out	0x36, r7	; 54
     2a2:	d9 8f       	std	Y+25, r29	; 0x19
     2a4:	e1 a9       	ldd	r30, Z+49	; 0x31
     2a6:	3e 4c       	sbci	r19, 0xCE	; 206
     2a8:	80 ef       	ldi	r24, 0xF0	; 240
     2aa:	ff be       	out	0x3f, r15	; 63
     2ac:	01 c4       	rjmp	.+2050   	; 0xab0 <PM_SINE+0x9c>
     2ae:	ff 7f       	andi	r31, 0xFF	; 255
     2b0:	3f 00       	.word	0x003f	; ????
     2b2:	00 00       	nop
     2b4:	00 00       	nop
     2b6:	07 63       	ori	r16, 0x37	; 55
     2b8:	42 36       	cpi	r20, 0x62	; 98
     2ba:	b7 9b       	sbis	0x16, 7	; 22
     2bc:	d8 a7       	std	Y+40, r29	; 0x28
     2be:	1a 39       	cpi	r17, 0x9A	; 154
     2c0:	68 56       	subi	r22, 0x68	; 104
     2c2:	18 ae       	std	Y+56, r1	; 0x38
     2c4:	ba ab       	std	Y+50, r27	; 0x32
     2c6:	55 8c       	ldd	r5, Z+29	; 0x1d
     2c8:	1d 3c       	cpi	r17, 0xCD	; 205
     2ca:	b7 cc       	rjmp	.-1682   	; 0xfffffc3a <__eeprom_end+0xff7efc3a>
     2cc:	57 63       	ori	r21, 0x37	; 55
     2ce:	bd 6d       	ori	r27, 0xDD	; 221
     2d0:	ed fd       	.word	0xfded	; ????
     2d2:	75 3e       	cpi	r23, 0xE5	; 229
     2d4:	f6 17       	cp	r31, r22
     2d6:	72 31       	cpi	r23, 0x12	; 18
     2d8:	bf 00       	.word	0x00bf	; ????
     2da:	00 00       	nop
     2dc:	80 3f       	cpi	r24, 0xF0	; 240

000002de <__trampolines_start>:
     2de:	0d 94 9a 11 	jmp	0x22334	; 0x22334 <udi_cdc_comm_enable>
     2e2:	0d 94 0c 14 	jmp	0x22818	; 0x22818 <udi_cdc_line_coding_received>
     2e6:	0d 94 e4 13 	jmp	0x227c8	; 0x227c8 <udi_cdc_getsetting>
     2ea:	0d 94 cc 14 	jmp	0x22998	; 0x22998 <udi_cdc_data_received>
     2ee:	0d 94 45 15 	jmp	0x22a8a	; 0x22a8a <udi_cdc_data_sent>
     2f2:	0d 94 cd 20 	jmp	0x2419a	; 0x2419a <stdio_usb_getchar>
     2f6:	0d 94 3e 13 	jmp	0x2267c	; 0x2267c <udi_cdc_comm_setup>
     2fa:	0d 94 8a 20 	jmp	0x24114	; 0x24114 <_read>
     2fe:	0d 94 ec 13 	jmp	0x227d8	; 0x227d8 <udi_cdc_data_sof_notify>
     302:	0d 94 1b 13 	jmp	0x22636	; 0x22636 <udi_cdc_comm_disable>
     306:	0d 94 dc 13 	jmp	0x227b8	; 0x227b8 <udi_cdc_data_setup>
     30a:	0d 94 23 21 	jmp	0x24246	; 0x24246 <_write>
     30e:	0d 94 90 12 	jmp	0x22520	; 0x22520 <udi_cdc_data_enable>
     312:	0d 94 b6 1c 	jmp	0x2396c	; 0x2396c <udc_valid_address>
     316:	0d 94 28 13 	jmp	0x22650	; 0x22650 <udi_cdc_data_disable>
     31a:	0d 94 ba 2e 	jmp	0x25d74	; 0x25d74 <__divdi3_moddi3+0x12>
     31e:	0d 94 a9 20 	jmp	0x24152	; 0x24152 <stdio_usb_putchar>

00000322 <__trampolines_end>:
     322:	6e 61       	ori	r22, 0x1E	; 30
     324:	6e 00       	.word	0x006e	; ????

00000326 <__c.2332>:
     326:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     336:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     346:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     356:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     366:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     376:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     386:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     396:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     3a6:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     3b6:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     3c6:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     3d6:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     3e6:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     3f6:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     406:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     416:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000424 <__c.2474>:
     424:	63 64 69 6e 6f 70 73 75 78 58 5b 00                 cdinopsuxX[.

00000430 <pstr_nan>:
     430:	4e 41 4e                                            NAN

00000433 <pstr_inity>:
     433:	49 4e 49 54 59                                      INITY

00000438 <pstr_inf>:
     438:	49 4e 46                                            INF

0000043b <pwr_m10>:
     43b:	cd cc cc 3d 0a d7 23 3c 17 b7 d1 38 77 cc 2b 32     ...=..#<...8w.+2
     44b:	95 95 e6 24 1f b1 4f 0a                             ...$..O.

00000453 <pwr_p10>:
     453:	00 00 20 41 00 00 c8 42 00 40 1c 46 20 bc be 4c     .. A...B.@.F ..L
     463:	ca 1b 0e 5a ae c5 9d 74                             ...Z...t

0000046b <PM_SIM808_INFO_LCD_START>:
     46b:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 53 74 61     Init: SIM808 Sta
     47b:	72 74 69 6e 67 20 20 2e 2e 2e 00                    rting  ....

00000486 <PM_SIM808_INFO_LCD_RESTART>:
     486:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 52 65 73     Init: SIM808 Res
     496:	74 61 72 74 69 6e 67 2e 2e 2e 00                    tarting....

000004a1 <PM_SIM808_INFO_LCD_INITED>:
     4a1:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 2d 20 69     Init: SIM808 - i
     4b1:	6e 69 74 27 65 64 20 2e 2e 2e 00                    nit'ed ....

000004bc <PM_SIM808_INFO_LCD_WAIT>:
     4bc:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 2d 20 47     Init: SIM808 - G
     4cc:	50 52 53 20 75 70 20 2e 2e 2e 00                    PRS up ....

000004d7 <PM_SIM808_INFO_START>:
     4d7:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 53 74     SIM808 ser1:  St
     4e7:	61 72 74 69 6e 67 20 74 68 65 20 64 65 76 69 63     arting the devic
     4f7:	65 20 2e 2e 2e 0d 0a 00                             e ......

000004ff <PM_SIM808_INFO_RESTART>:
     4ff:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 52 65     SIM808 ser1:  Re
     50f:	73 74 61 72 74 69 6e 67 20 74 68 65 20 64 65 76     starting the dev
     51f:	69 63 65 20 2e 2e 2e 0d 0a 00                       ice ......

00000529 <PM_SIM808_INFO_SYNCED>:
     529:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 2d 2d     SIM808 ser1:  --
     539:	3e 20 6e 6f 77 20 73 79 6e 63 65 64 20 2e 2e 2e     > now synced ...
     549:	2e 0d 0a 00                                         ....

0000054d <PM_SIM808_INFO_WAIT_CONNECT>:
     54d:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 2d 2d     SIM808 ser1:  --
     55d:	3e 20 64 65 76 69 63 65 20 72 65 67 69 73 74 65     > device registe
     56d:	72 69 6e 67 20 61 6e 64 20 65 6e 61 62 6c 69 6e     ring and enablin
     57d:	67 20 47 50 52 53 20 63 6f 6e 6e 65 63 74 69 6f     g GPRS connectio
     58d:	6e 20 2e 2e 2e 0d 0a 00                             n ......

00000595 <PM_SET_FUNC_1>:
     595:	41 54 2b 43 46 55 4e 3d 25 64 0d 0a 00              AT+CFUN=%d...

000005a2 <PM_SET_PIN_1>:
     5a2:	41 54 2b 43 50 49 4e 3d 22 25 2e 31 34 73 22 0d     AT+CPIN="%.14s".
     5b2:	0a 00                                               ..

000005b4 <PM_SET_CPOWD_X>:
     5b4:	41 54 2b 43 50 4f 57 44 3d 25 64 0d 0a 00           AT+CPOWD=%d...

000005c2 <PM_TWI1_INIT_ONBOARD_SIM808_IPR_X>:
     5c2:	41 54 2b 49 50 52 3d 25 6c 64 0d 0a 00              AT+IPR=%ld...

000005cf <PM_TWI1_INIT_ONBOARD_SIM808_IFC_XX>:
     5cf:	41 54 2b 49 46 43 3d 25 64 2c 25 64 0d 0a 00        AT+IFC=%d,%d...

000005de <PM_TWI1_INIT_ONBOARD_SIM808_ATE_X>:
     5de:	41 54 45 25 64 0d 0a 00                             ATE%d...

000005e6 <PM_TWI1_INIT_ONBOARD_SIM808_CMEE_X>:
     5e6:	41 54 2b 43 4d 45 45 3d 25 64 0d 0a 00              AT+CMEE=%d...

000005f3 <PM_TWI1_INIT_ONBOARD_SIM808_CREG_X>:
     5f3:	41 54 2b 43 52 45 47 3d 25 64 0d 0a 00              AT+CREG=%d...

00000600 <PM_TWI1_INIT_ONBOARD_SIM808_GPS_01>:
     600:	41 54 2b 43 47 4e 53 50 57 52 3d 25 64 0d 0a 00     AT+CGNSPWR=%d...

00000610 <PM_TWI1_INIT_ONBOARD_SIM808_GPS_02>:
     610:	41 54 2b 43 47 4e 53 49 4e 46 0d 0a 00              AT+CGNSINF...

0000061d <PM_TWI1_INIT_ONBOARD_SIM808_GPS_03>:
     61d:	41 54 2b 43 47 4e 53 55 52 43 3d 25 64 0d 0a 00     AT+CGNSURC=%d...

0000062d <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CREG>:
     62d:	41 54 2b 43 52 45 47 3f 0d 0a 00                    AT+CREG?...

00000638 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CGATT>:
     638:	41 54 2b 43 47 41 54 54 3f 0d 0a 00                 AT+CGATT?...

00000644 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CSTT_PARAM>:
     644:	41 54 2b 43 53 54 54 3d 22 25 73 22 2c 22 25 73     AT+CSTT="%s","%s
     654:	22 2c 22 25 73 22 0d 0a 00                          ","%s"...

0000065d <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIICR>:
     65d:	41 54 2b 43 49 49 43 52 0d 0a 00                    AT+CIICR...

00000668 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIFSR>:
     668:	41 54 2b 43 49 46 53 52 0d 0a 00                    AT+CIFSR...

00000673 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSTART>:
     673:	41 54 2b 43 49 50 53 54 41 52 54 3d 22 25 73 22     AT+CIPSTART="%s"
     683:	2c 22 25 73 22 2c 22 25 64 22 0d 0a 00              ,"%s","%d"...

00000690 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSEND>:
     690:	41 54 2b 43 49 50 53 45 4e 44 0d 0a 00              AT+CIPSEND...

0000069d <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CTRL_Z>:
     69d:	1a 0d 0a 00                                         ....

000006a1 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPCLOSE>:
     6a1:	41 54 2b 43 49 50 43 4c 4f 53 45 0d 0a 00           AT+CIPCLOSE...

000006af <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSERVER>:
     6af:	41 54 2b 43 49 50 53 45 52 56 45 52 3d 25 64 0d     AT+CIPSERVER=%d.
     6bf:	0a 00                                               ..

000006c1 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSHUT>:
     6c1:	41 54 2b 43 49 50 53 48 55 54 0d 0a 00              AT+CIPSHUT...

000006ce <PM_TWI1_UTIL_ONBOARD_SIM808_OK_R>:
     6ce:	4f 4b 00                                            OK.

000006d1 <PM_TWI1_UTIL_ONBOARD_SIM808_UGNSINF_R>:
     6d1:	2b 55 47 4e 53 49 4e 46 3a 00                       +UGNSINF:.

000006db <PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DD>:
     6db:	2b 43 52 45 47 3a 20 25 64 2c 25 64 00              +CREG: %d,%d.

000006e8 <PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DSS>:
     6e8:	2b 43 52 45 47 3a 20 25 64 2c 22 25 63 25 63 25     +CREG: %d,"%c%c%
     6f8:	63 25 63 22 2c 22 25 63 25 63 25 63 25 63 22 00     c%c","%c%c%c%c".

00000708 <PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DDSS>:
     708:	2b 43 52 45 47 3a 20 25 64 2c 25 64 2c 22 25 63     +CREG: %d,%d,"%c
     718:	25 63 25 63 25 63 22 2c 22 25 63 25 63 25 63 25     %c%c%c","%c%c%c%
     728:	63 22 00                                            c".

0000072b <PM_TWI1_UTIL_ONBOARD_SIM808_CGATT_R>:
     72b:	2b 43 47 41 54 54 3a 20 00                          +CGATT: .

00000734 <PM_TWI1_UTIL_ONBOARD_SIM808_RING_R>:
     734:	52 49 4e 47 00                                      RING.

00000739 <PM_USBINIT_HEADER_1>:
     739:	0d 0a 0d 0a 0d 0a 00                                .......

00000740 <PM_USBINIT_HEADER_2>:
     740:	25 63 0d 0a 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     %c..============
     750:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     ================
     760:	3d 3d 3d 0d 0a 00                                   ===...

00000766 <PM_USBINIT_HEADER_3>:
     766:	46 69 6e 64 4d 65 53 41 54 20 2d 20 55 53 42 20     FindMeSAT - USB 
     776:	6c 6f 67 67 69 6e 67 20 73 74 61 72 74 65 64 0d     logging started.
     786:	0a 00                                               ..

00000788 <PM_USBINIT_HEADER_4>:
     788:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     ================
     798:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 0d     ===============.
     7a8:	0a 0d 0a 00                                         ....

000007ac <PM_INFO_PART_L1P1A>:
     7ac:	54 69 6d 65 20 3d 20 25 30 36 6c 64 3a 20 55 76     Time = %06ld: Uv
     7bc:	63 6f 3d 25 34 64 20 6d 56 2c 20 55 35 76 3d 25     co=%4d mV, U5v=%
     7cc:	34 64 20 6d 56 2c 20 55 62 61 74 3d 25 34 64 20     4d mV, Ubat=%4d 
     7dc:	6d 56 2c 20 00                                      mV, .

000007e1 <PM_INFO_PART_L1P1B>:
     7e1:	55 61 64 63 34 3d 25 34 64 20 6d 56 2c 20 55 61     Uadc4=%4d mV, Ua
     7f1:	64 63 35 3d 25 34 64 20 6d 56 2c 20 55 73 69 6c     dc5=%4d mV, Usil
     801:	3d 25 34 64 20 6d 56 2c 20 00                       =%4d mV, .

0000080b <PM_INFO_PART_L1P1C>:
     80b:	6d 50 5f 54 65 6d 70 3d 25 2b 30 36 2e 32 66 43     mP_Temp=%+06.2fC
     81b:	09 20 09 00                                         . ..

0000081f <PM_INFO_PART_L1P2A>:
     81f:	42 61 72 6f 5f 54 65 6d 70 3d 25 2b 30 36 2e 32     Baro_Temp=%+06.2
     82f:	66 43 2c 20 42 61 72 6f 5f 50 3d 25 37 2e 32 66     fC, Baro_P=%7.2f
     83f:	68 50 61 2c 20 00                                   hPa, .

00000845 <PM_INFO_PART_L1P2B>:
     845:	42 61 72 6f 5f 51 4e 48 3d 25 37 2e 32 66 68 50     Baro_QNH=%7.2fhP
     855:	61 09 20 09 00                                      a. ..

0000085a <PM_INFO_PART_L1P3A>:
     85a:	48 79 67 72 6f 5f 54 65 6d 70 3d 25 2b 30 36 2e     Hygro_Temp=%+06.
     86a:	32 66 43 2c 20 48 79 67 72 6f 5f 52 65 6c 48 3d     2fC, Hygro_RelH=
     87a:	25 30 35 2e 32 66 25 25 2c 20 00                    %05.2f%%, .

00000885 <PM_INFO_PART_L1P3B>:
     885:	48 79 67 72 6f 5f 44 65 77 50 6f 69 6e 74 5f 54     Hygro_DewPoint_T
     895:	65 6d 70 3d 25 2b 30 36 2e 32 66 43 09 20 09 00     emp=%+06.2fC. ..

000008a5 <PM_INFO_PART_L1P4A>:
     8a5:	45 6e 76 5f 54 65 6d 70 3d 25 2b 30 36 2e 32 66     Env_Temp=%+06.2f
     8b5:	43 2c 20 45 6e 76 5f 52 65 6c 48 3d 25 30 35 2e     C, Env_RelH=%05.
     8c5:	32 66 25 25 0d 0a 00                                2f%%...

000008cc <PM_INFO_PART_L2P1A>:
     8cc:	09 41 78 3d 25 2b 30 35 2e 33 66 67 20 28 25 2b     .Ax=%+05.3fg (%+
     8dc:	30 36 64 29 2c 20 41 79 3d 25 2b 30 35 2e 33 66     06d), Ay=%+05.3f
     8ec:	67 20 28 25 2b 30 36 64 29 2c 20 00                 g (%+06d), .

000008f8 <PM_INFO_PART_L2P1B>:
     8f8:	41 7a 3d 25 2b 30 35 2e 33 66 67 20 28 25 2b 30     Az=%+05.3fg (%+0
     908:	36 64 29 09 20 09 00                                6d). ..

0000090f <PM_INFO_PART_L2P2A>:
     90f:	47 78 3d 25 2b 30 37 2e 32 66 64 70 73 20 28 25     Gx=%+07.2fdps (%
     91f:	2b 30 36 64 29 2c 20 47 79 3d 25 2b 30 37 2e 32     +06d), Gy=%+07.2
     92f:	66 64 70 73 20 28 25 2b 30 36 64 29 2c 20 00        fdps (%+06d), .

0000093e <PM_INFO_PART_L2P2B>:
     93e:	47 7a 3d 25 2b 30 37 2e 32 66 64 70 73 20 28 25     Gz=%+07.2fdps (%
     94e:	30 36 64 29 09 20 09 00                             06d). ..

00000956 <PM_INFO_PART_L2P3A>:
     956:	4d 78 3d 25 2b 30 37 2e 33 66 75 54 20 28 25 2b     Mx=%+07.3fuT (%+
     966:	30 36 64 29 2c 20 4d 79 3d 25 2b 30 37 2e 33 66     06d), My=%+07.3f
     976:	75 54 20 28 25 2b 30 36 64 29 2c 20 00              uT (%+06d), .

00000983 <PM_INFO_PART_L2P3B>:
     983:	4d 7a 3d 25 2b 30 37 2e 33 66 75 54 20 28 25 2b     Mz=%+07.3fuT (%+
     993:	30 36 64 29 09 20 09 00                             06d). ..

0000099b <PM_INFO_PART_L2P4>:
     99b:	47 79 72 6f 5f 54 65 6d 70 3d 25 2b 30 36 2e 32     Gyro_Temp=%+06.2
     9ab:	66 43 20 28 25 2b 30 36 64 29 0d 0a 0d 0a 00        fC (%+06d).....

000009ba <PM_INFO_PART_PLL1A>:
     9ba:	50 4c 4c 3a 20 74 69 6d 65 3d 25 36 6c 64 2e 25     PLL: time=%6ld.%
     9ca:	30 33 6c 64 20 2b 20 25 30 35 64 2f 33 30 45 2b     03ld + %05d/30E+
     9da:	36 20 73 65 63 2c 20 00                             6 sec, .

000009e2 <PM_INFO_PART_PLL1B>:
     9e2:	31 70 70 73 5f 64 65 76 69 61 74 69 6f 6e 3d 25     1pps_deviation=%
     9f2:	2b 31 30 66 2c 20 00                                +10f, .

000009f9 <PM_INFO_PART_PLL1C>:
     9f9:	58 4f 5f 50 57 4d 3d 25 30 35 6c 64 64 20 3a 20     XO_PWM=%05ldd : 
     a09:	30 78 25 30 32 78 0d 0a 0d 0a 00                    0x%02x.....

00000a14 <PM_SINE>:
     a14:	00 80 32 80 64 80 96 80 c9 80 fb 80 2d 81 5f 81     ..2.d.......-._.
     a24:	92 81 c4 81 f6 81 28 82 5b 82 8d 82 bf 82 f1 82     ......(.[.......
     a34:	24 83 56 83 88 83 ba 83 ed 83 1f 84 51 84 83 84     $.V.........Q...
     a44:	b6 84 e8 84 1a 85 4c 85 7e 85 b1 85 e3 85 15 86     ......L.~.......
     a54:	47 86 7a 86 ac 86 de 86 10 87 42 87 74 87 a7 87     G.z.......B.t...
     a64:	d9 87 0b 88 3d 88 6f 88 a1 88 d4 88 06 89 38 89     ....=.o.......8.
     a74:	6a 89 9c 89 ce 89 00 8a 32 8a 65 8a 97 8a c9 8a     j.......2.e.....
     a84:	fb 8a 2d 8b 5f 8b 91 8b c3 8b f5 8b 27 8c 59 8c     ..-._.......'.Y.
     a94:	8b 8c bd 8c ef 8c 21 8d 53 8d 85 8d b7 8d e9 8d     ......!.S.......
     aa4:	1b 8e 4d 8e 7f 8e b1 8e e3 8e 15 8f 47 8f 79 8f     ..M.........G.y.
     ab4:	ab 8f dc 8f 0e 90 40 90 72 90 a4 90 d6 90 07 91     ......@.r.......
     ac4:	39 91 6b 91 9d 91 cf 91 00 92 32 92 64 92 96 92     9.k.......2.d...
     ad4:	c7 92 f9 92 2b 93 5d 93 8e 93 c0 93 f2 93 23 94     ....+.].......#.
     ae4:	55 94 86 94 b8 94 ea 94 1b 95 4d 95 7e 95 b0 95     U.........M.~...
     af4:	e1 95 13 96 44 96 76 96 a7 96 d9 96 0a 97 3c 97     ....D.v.......<.
     b04:	6d 97 9f 97 d0 97 01 98 33 98 64 98 95 98 c7 98     m.......3.d.....
     b14:	f8 98 29 99 5b 99 8c 99 bd 99 ee 99 20 9a 51 9a     ..).[....... .Q.
     b24:	82 9a b3 9a e4 9a 15 9b 46 9b 78 9b a9 9b da 9b     ........F.x.....
     b34:	0b 9c 3c 9c 6d 9c 9e 9c cf 9c 00 9d 31 9d 62 9d     ..<.m.......1.b.
     b44:	93 9d c3 9d f4 9d 25 9e 56 9e 87 9e b8 9e e8 9e     ......%.V.......
     b54:	19 9f 4a 9f 7b 9f ab 9f dc 9f 0d a0 3d a0 6e a0     ..J.{.......=.n.
     b64:	9f a0 cf a0 00 a1 30 a1 61 a1 91 a1 c2 a1 f2 a1     ......0.a.......
     b74:	23 a2 53 a2 84 a2 b4 a2 e4 a2 15 a3 45 a3 75 a3     #.S.........E.u.
     b84:	a6 a3 d6 a3 06 a4 36 a4 67 a4 97 a4 c7 a4 f7 a4     ......6.g.......
     b94:	27 a5 57 a5 87 a5 b7 a5 e7 a5 17 a6 47 a6 77 a6     '.W.........G.w.
     ba4:	a7 a6 d7 a6 07 a7 37 a7 67 a7 97 a7 c6 a7 f6 a7     ......7.g.......
     bb4:	26 a8 56 a8 85 a8 b5 a8 e5 a8 14 a9 44 a9 73 a9     &.V.........D.s.
     bc4:	a3 a9 d2 a9 02 aa 31 aa 61 aa 90 aa c0 aa ef aa     ......1.a.......
     bd4:	1e ab 4e ab 7d ab ac ab db ab 0b ac 3a ac 69 ac     ..N.}.......:.i.
     be4:	98 ac c7 ac f6 ac 25 ad 54 ad 83 ad b2 ad e1 ad     ......%.T.......
     bf4:	10 ae 3f ae 6e ae 9d ae cc ae fa ae 29 af 58 af     ..?.n.......).X.
     c04:	86 af b5 af e4 af 12 b0 41 b0 6f b0 9e b0 cc b0     ........A.o.....
     c14:	fb b0 29 b1 58 b1 86 b1 b4 b1 e3 b1 11 b2 3f b2     ..).X.........?.
     c24:	6d b2 9c b2 ca b2 f8 b2 26 b3 54 b3 82 b3 b0 b3     m.......&.T.....
     c34:	de b3 0c b4 3a b4 68 b4 96 b4 c3 b4 f1 b4 1f b5     ....:.h.........
     c44:	4d b5 7a b5 a8 b5 d6 b5 03 b6 31 b6 5e b6 8c b6     M.z.......1.^...
     c54:	b9 b6 e7 b6 14 b7 41 b7 6f b7 9c b7 c9 b7 f6 b7     ......A.o.......
     c64:	24 b8 51 b8 7e b8 ab b8 d8 b8 05 b9 32 b9 5f b9     $.Q.~.......2._.
     c74:	8c b9 b9 b9 e6 b9 12 ba 3f ba 6c ba 99 ba c5 ba     ........?.l.....
     c84:	f2 ba 1f bb 4b bb 78 bb a4 bb d1 bb fd bb 29 bc     ....K.x.......).
     c94:	56 bc 82 bc ae bc db bc 07 bd 33 bd 5f bd 8b bd     V.........3._...
     ca4:	b7 bd e3 bd 0f be 3b be 67 be 93 be bf be eb be     ......;.g.......
     cb4:	16 bf 42 bf 6e bf 99 bf c5 bf f0 bf 1c c0 47 c0     ..B.n.........G.
     cc4:	73 c0 9e c0 ca c0 f5 c0 20 c1 4c c1 77 c1 a2 c1     s....... .L.w...
     cd4:	cd c1 f8 c1 23 c2 4e c2 79 c2 a4 c2 cf c2 fa c2     ....#.N.y.......
     ce4:	25 c3 50 c3 7a c3 a5 c3 d0 c3 fa c3 25 c4 4f c4     %.P.z.......%.O.
     cf4:	7a c4 a4 c4 cf c4 f9 c4 23 c5 4e c5 78 c5 a2 c5     z.......#.N.x...
     d04:	cc c5 f6 c5 20 c6 4a c6 74 c6 9e c6 c8 c6 f2 c6     .... .J.t.......
     d14:	1c c7 46 c7 6f c7 99 c7 c3 c7 ec c7 16 c8 3f c8     ..F.o.........?.
     d24:	69 c8 92 c8 bc c8 e5 c8 0e c9 38 c9 61 c9 8a c9     i.........8.a...
     d34:	b3 c9 dc c9 05 ca 2e ca 57 ca 80 ca a9 ca d2 ca     ........W.......
     d44:	fa ca 23 cb 4c cb 74 cb 9d cb c5 cb ee cb 16 cc     ..#.L.t.........
     d54:	3f cc 67 cc 8f cc b8 cc e0 cc 08 cd 30 cd 58 cd     ?.g.........0.X.
     d64:	80 cd a8 cd d0 cd f8 cd 20 ce 48 ce 6f ce 97 ce     ........ .H.o...
     d74:	bf ce e6 ce 0e cf 35 cf 5d cf 84 cf ac cf d3 cf     ......5.].......
     d84:	fa cf 21 d0 49 d0 70 d0 97 d0 be d0 e5 d0 0c d1     ..!.I.p.........
     d94:	33 d1 59 d1 80 d1 a7 d1 ce d1 f4 d1 1b d2 41 d2     3.Y...........A.
     da4:	68 d2 8e d2 b5 d2 db d2 01 d3 28 d3 4e d3 74 d3     h.........(.N.t.
     db4:	9a d3 c0 d3 e6 d3 0c d4 32 d4 58 d4 7d d4 a3 d4     ........2.X.}...
     dc4:	c9 d4 ef d4 14 d5 3a d5 5f d5 85 d5 aa d5 cf d5     ......:._.......
     dd4:	f4 d5 1a d6 3f d6 64 d6 89 d6 ae d6 d3 d6 f8 d6     ....?.d.........
     de4:	1d d7 42 d7 66 d7 8b d7 b0 d7 d4 d7 f9 d7 1d d8     ..B.f...........
     df4:	42 d8 66 d8 8a d8 af d8 d3 d8 f7 d8 1b d9 3f d9     B.f...........?.
     e04:	63 d9 87 d9 ab d9 cf d9 f3 d9 16 da 3a da 5e da     c...........:.^.
     e14:	81 da a5 da c8 da ec da 0f db 32 db 56 db 79 db     ..........2.V.y.
     e24:	9c db bf db e2 db 05 dc 28 dc 4b dc 6d dc 90 dc     ........(.K.m...
     e34:	b3 dc d6 dc f8 dc 1b dd 3d dd 5f dd 82 dd a4 dd     ........=._.....
     e44:	c6 dd e9 dd 0b de 2d de 4f de 71 de 93 de b4 de     ......-.O.q.....
     e54:	d6 de f8 de 1a df 3b df 5d df 7e df a0 df c1 df     ......;.].~.....
     e64:	e2 df 04 e0 25 e0 46 e0 67 e0 88 e0 a9 e0 ca e0     ....%.F.g.......
     e74:	eb e0 0c e1 2d e1 4d e1 6e e1 8e e1 af e1 cf e1     ....-.M.n.......
     e84:	f0 e1 10 e2 30 e2 51 e2 71 e2 91 e2 b1 e2 d1 e2     ....0.Q.q.......
     e94:	f1 e2 11 e3 30 e3 50 e3 70 e3 8f e3 af e3 ce e3     ....0.P.p.......
     ea4:	ee e3 0d e4 2d e4 4c e4 6b e4 8a e4 a9 e4 c8 e4     ....-.L.k.......
     eb4:	e7 e4 06 e5 25 e5 44 e5 62 e5 81 e5 a0 e5 be e5     ....%.D.b.......
     ec4:	dd e5 fb e5 19 e6 38 e6 56 e6 74 e6 92 e6 b0 e6     ......8.V.t.....
     ed4:	ce e6 ec e6 0a e7 28 e7 45 e7 63 e7 81 e7 9e e7     ......(.E.c.....
     ee4:	bc e7 d9 e7 f7 e7 14 e8 31 e8 4e e8 6b e8 88 e8     ........1.N.k...
     ef4:	a5 e8 c2 e8 df e8 fc e8 19 e9 35 e9 52 e9 6e e9     ..........5.R.n.
     f04:	8b e9 a7 e9 c4 e9 e0 e9 fc e9 18 ea 34 ea 50 ea     ............4.P.
     f14:	6c ea 88 ea a4 ea c0 ea db ea f7 ea 13 eb 2e eb     l...............
     f24:	4a eb 65 eb 80 eb 9c eb b7 eb d2 eb ed eb 08 ec     J.e.............
     f34:	23 ec 3e ec 58 ec 73 ec 8e ec a8 ec c3 ec dd ec     #.>.X.s.........
     f44:	f8 ec 12 ed 2c ed 47 ed 61 ed 7b ed 95 ed af ed     ....,.G.a.{.....
     f54:	c9 ed e3 ed fc ed 16 ee 30 ee 49 ee 63 ee 7c ee     ........0.I.c.|.
     f64:	95 ee af ee c8 ee e1 ee fa ee 13 ef 2c ef 45 ef     ............,.E.
     f74:	5e ef 76 ef 8f ef a8 ef c0 ef d9 ef f1 ef 09 f0     ^.v.............
     f84:	22 f0 3a f0 52 f0 6a f0 82 f0 9a f0 b2 f0 ca f0     ".:.R.j.........
     f94:	e1 f0 f9 f0 11 f1 28 f1 40 f1 57 f1 6e f1 86 f1     ......(.@.W.n...
     fa4:	9d f1 b4 f1 cb f1 e2 f1 f9 f1 10 f2 26 f2 3d f2     ............&.=.
     fb4:	54 f2 6a f2 81 f2 97 f2 ae f2 c4 f2 da f2 f0 f2     T.j.............
     fc4:	06 f3 1c f3 32 f3 48 f3 5e f3 74 f3 89 f3 9f f3     ....2.H.^.t.....
     fd4:	b5 f3 ca f3 df f3 f5 f3 0a f4 1f f4 34 f4 49 f4     ............4.I.
     fe4:	5e f4 73 f4 88 f4 9d f4 b1 f4 c6 f4 db f4 ef f4     ^.s.............
     ff4:	03 f5 18 f5 2c f5 40 f5 54 f5 68 f5 7c f5 90 f5     ....,.@.T.h.|...
    1004:	a4 f5 b8 f5 cc f5 df f5 f3 f5 06 f6 1a f6 2d f6     ..............-.
    1014:	40 f6 53 f6 67 f6 7a f6 8d f6 a0 f6 b2 f6 c5 f6     @.S.g.z.........
    1024:	d8 f6 ea f6 fd f6 10 f7 22 f7 34 f7 47 f7 59 f7     ........".4.G.Y.
    1034:	6b f7 7d f7 8f f7 a1 f7 b3 f7 c4 f7 d6 f7 e8 f7     k.}.............
    1044:	f9 f7 0b f8 1c f8 2e f8 3f f8 50 f8 61 f8 72 f8     ........?.P.a.r.
    1054:	83 f8 94 f8 a5 f8 b6 f8 c6 f8 d7 f8 e7 f8 f8 f8     ................
    1064:	08 f9 19 f9 29 f9 39 f9 49 f9 59 f9 69 f9 79 f9     ....).9.I.Y.i.y.
    1074:	89 f9 98 f9 a8 f9 b8 f9 c7 f9 d7 f9 e6 f9 f5 f9     ................
    1084:	04 fa 14 fa 23 fa 32 fa 41 fa 4f fa 5e fa 6d fa     ....#.2.A.O.^.m.
    1094:	7c fa 8a fa 99 fa a7 fa b5 fa c4 fa d2 fa e0 fa     |...............
    10a4:	ee fa fc fa 0a fb 18 fb 25 fb 33 fb 41 fb 4e fb     ........%.3.A.N.
    10b4:	5c fb 69 fb 76 fb 83 fb 91 fb 9e fb ab fb b8 fb     \.i.v...........
    10c4:	c4 fb d1 fb de fb eb fb f7 fb 04 fc 10 fc 1c fc     ................
    10d4:	29 fc 35 fc 41 fc 4d fc 59 fc 65 fc 70 fc 7c fc     ).5.A.M.Y.e.p.|.
    10e4:	88 fc 93 fc 9f fc aa fc b6 fc c1 fc cc fc d7 fc     ................
    10f4:	e2 fc ed fc f8 fc 03 fd 0e fd 18 fd 23 fd 2e fd     ............#...
    1104:	38 fd 42 fd 4d fd 57 fd 61 fd 6b fd 75 fd 7f fd     8.B.M.W.a.k.u...
    1114:	89 fd 93 fd 9c fd a6 fd b0 fd b9 fd c2 fd cc fd     ................
    1124:	d5 fd de fd e7 fd f0 fd f9 fd 02 fe 0b fe 13 fe     ................
    1134:	1c fe 25 fe 2d fe 36 fe 3e fe 46 fe 4e fe 56 fe     ..%.-.6.>.F.N.V.
    1144:	5e fe 66 fe 6e fe 76 fe 7e fe 85 fe 8d fe 94 fe     ^.f.n.v.~.......
    1154:	9c fe a3 fe aa fe b2 fe b9 fe c0 fe c7 fe ce fe     ................
    1164:	d4 fe db fe e2 fe e8 fe ef fe f5 fe fc fe 02 ff     ................
    1174:	08 ff 0e ff 14 ff 1a ff 20 ff 26 ff 2c ff 31 ff     ........ .&.,.1.
    1184:	37 ff 3c ff 42 ff 47 ff 4c ff 52 ff 57 ff 5c ff     7.<.B.G.L.R.W.\.
    1194:	61 ff 66 ff 6a ff 6f ff 74 ff 78 ff 7d ff 81 ff     a.f.j.o.t.x.}...
    11a4:	86 ff 8a ff 8e ff 92 ff 96 ff 9a ff 9e ff a2 ff     ................
    11b4:	a6 ff a9 ff ad ff b0 ff b4 ff b7 ff bb ff be ff     ................
    11c4:	c1 ff c4 ff c7 ff ca ff cd ff cf ff d2 ff d5 ff     ................
    11d4:	d7 ff d9 ff dc ff de ff e0 ff e2 ff e4 ff e6 ff     ................
    11e4:	e8 ff ea ff ec ff ee ff ef ff f1 ff f2 ff f3 ff     ................
    11f4:	f5 ff f6 ff f7 ff f8 ff f9 ff fa ff fb ff fb ff     ................
    1204:	fc ff fd ff fd ff fe ff fe ff fe ff fe ff fe ff     ................
    1214:	ff ff fe ff fe ff fe ff fe ff fe ff fd ff fd ff     ................
    1224:	fc ff fb ff fb ff fa ff f9 ff f8 ff f7 ff f6 ff     ................
    1234:	f5 ff f3 ff f2 ff f1 ff ef ff ee ff ec ff ea ff     ................
    1244:	e8 ff e6 ff e4 ff e2 ff e0 ff de ff dc ff d9 ff     ................
    1254:	d7 ff d5 ff d2 ff cf ff cd ff ca ff c7 ff c4 ff     ................
    1264:	c1 ff be ff bb ff b7 ff b4 ff b0 ff ad ff a9 ff     ................
    1274:	a6 ff a2 ff 9e ff 9a ff 96 ff 92 ff 8e ff 8a ff     ................
    1284:	86 ff 81 ff 7d ff 78 ff 74 ff 6f ff 6a ff 66 ff     ....}.x.t.o.j.f.
    1294:	61 ff 5c ff 57 ff 52 ff 4c ff 47 ff 42 ff 3c ff     a.\.W.R.L.G.B.<.
    12a4:	37 ff 31 ff 2c ff 26 ff 20 ff 1a ff 14 ff 0e ff     7.1.,.&. .......
    12b4:	08 ff 02 ff fc fe f5 fe ef fe e8 fe e2 fe db fe     ................
    12c4:	d4 fe ce fe c7 fe c0 fe b9 fe b2 fe aa fe a3 fe     ................
    12d4:	9c fe 94 fe 8d fe 85 fe 7e fe 76 fe 6e fe 66 fe     ........~.v.n.f.
    12e4:	5e fe 56 fe 4e fe 46 fe 3e fe 36 fe 2d fe 25 fe     ^.V.N.F.>.6.-.%.
    12f4:	1c fe 13 fe 0b fe 02 fe f9 fd f0 fd e7 fd de fd     ................
    1304:	d5 fd cc fd c2 fd b9 fd b0 fd a6 fd 9c fd 93 fd     ................
    1314:	89 fd 7f fd 75 fd 6b fd 61 fd 57 fd 4d fd 42 fd     ....u.k.a.W.M.B.
    1324:	38 fd 2e fd 23 fd 18 fd 0e fd 03 fd f8 fc ed fc     8...#...........
    1334:	e2 fc d7 fc cc fc c1 fc b6 fc aa fc 9f fc 93 fc     ................
    1344:	88 fc 7c fc 70 fc 65 fc 59 fc 4d fc 41 fc 35 fc     ..|.p.e.Y.M.A.5.
    1354:	29 fc 1c fc 10 fc 04 fc f7 fb eb fb de fb d1 fb     )...............
    1364:	c4 fb b8 fb ab fb 9e fb 91 fb 83 fb 76 fb 69 fb     ............v.i.
    1374:	5c fb 4e fb 41 fb 33 fb 25 fb 18 fb 0a fb fc fa     \.N.A.3.%.......
    1384:	ee fa e0 fa d2 fa c4 fa b5 fa a7 fa 99 fa 8a fa     ................
    1394:	7c fa 6d fa 5e fa 4f fa 41 fa 32 fa 23 fa 14 fa     |.m.^.O.A.2.#...
    13a4:	04 fa f5 f9 e6 f9 d7 f9 c7 f9 b8 f9 a8 f9 98 f9     ................
    13b4:	89 f9 79 f9 69 f9 59 f9 49 f9 39 f9 29 f9 19 f9     ..y.i.Y.I.9.)...
    13c4:	08 f9 f8 f8 e7 f8 d7 f8 c6 f8 b6 f8 a5 f8 94 f8     ................
    13d4:	83 f8 72 f8 61 f8 50 f8 3f f8 2e f8 1c f8 0b f8     ..r.a.P.?.......
    13e4:	f9 f7 e8 f7 d6 f7 c4 f7 b3 f7 a1 f7 8f f7 7d f7     ..............}.
    13f4:	6b f7 59 f7 47 f7 34 f7 22 f7 10 f7 fd f6 ea f6     k.Y.G.4.".......
    1404:	d8 f6 c5 f6 b2 f6 a0 f6 8d f6 7a f6 67 f6 53 f6     ..........z.g.S.
    1414:	40 f6 2d f6 1a f6 06 f6 f3 f5 df f5 cc f5 b8 f5     @.-.............
    1424:	a4 f5 90 f5 7c f5 68 f5 54 f5 40 f5 2c f5 18 f5     ....|.h.T.@.,...
    1434:	03 f5 ef f4 db f4 c6 f4 b1 f4 9d f4 88 f4 73 f4     ..............s.
    1444:	5e f4 49 f4 34 f4 1f f4 0a f4 f5 f3 df f3 ca f3     ^.I.4...........
    1454:	b5 f3 9f f3 89 f3 74 f3 5e f3 48 f3 32 f3 1c f3     ......t.^.H.2...
    1464:	06 f3 f0 f2 da f2 c4 f2 ae f2 97 f2 81 f2 6a f2     ..............j.
    1474:	54 f2 3d f2 26 f2 10 f2 f9 f1 e2 f1 cb f1 b4 f1     T.=.&...........
    1484:	9d f1 86 f1 6e f1 57 f1 40 f1 28 f1 11 f1 f9 f0     ....n.W.@.(.....
    1494:	e1 f0 ca f0 b2 f0 9a f0 82 f0 6a f0 52 f0 3a f0     ..........j.R.:.
    14a4:	22 f0 09 f0 f1 ef d9 ef c0 ef a8 ef 8f ef 76 ef     ".............v.
    14b4:	5e ef 45 ef 2c ef 13 ef fa ee e1 ee c8 ee af ee     ^.E.,...........
    14c4:	95 ee 7c ee 63 ee 49 ee 30 ee 16 ee fc ed e3 ed     ..|.c.I.0.......
    14d4:	c9 ed af ed 95 ed 7b ed 61 ed 47 ed 2c ed 12 ed     ......{.a.G.,...
    14e4:	f8 ec dd ec c3 ec a8 ec 8e ec 73 ec 58 ec 3e ec     ..........s.X.>.
    14f4:	23 ec 08 ec ed eb d2 eb b7 eb 9c eb 80 eb 65 eb     #.............e.
    1504:	4a eb 2e eb 13 eb f7 ea db ea c0 ea a4 ea 88 ea     J...............
    1514:	6c ea 50 ea 34 ea 18 ea fc e9 e0 e9 c4 e9 a7 e9     l.P.4...........
    1524:	8b e9 6e e9 52 e9 35 e9 19 e9 fc e8 df e8 c2 e8     ..n.R.5.........
    1534:	a5 e8 88 e8 6b e8 4e e8 31 e8 14 e8 f7 e7 d9 e7     ....k.N.1.......
    1544:	bc e7 9e e7 81 e7 63 e7 45 e7 28 e7 0a e7 ec e6     ......c.E.(.....
    1554:	ce e6 b0 e6 92 e6 74 e6 56 e6 38 e6 19 e6 fb e5     ......t.V.8.....
    1564:	dd e5 be e5 a0 e5 81 e5 62 e5 44 e5 25 e5 06 e5     ........b.D.%...
    1574:	e7 e4 c8 e4 a9 e4 8a e4 6b e4 4c e4 2d e4 0d e4     ........k.L.-...
    1584:	ee e3 ce e3 af e3 8f e3 70 e3 50 e3 30 e3 11 e3     ........p.P.0...
    1594:	f1 e2 d1 e2 b1 e2 91 e2 71 e2 51 e2 30 e2 10 e2     ........q.Q.0...
    15a4:	f0 e1 cf e1 af e1 8e e1 6e e1 4d e1 2d e1 0c e1     ........n.M.-...
    15b4:	eb e0 ca e0 a9 e0 88 e0 67 e0 46 e0 25 e0 04 e0     ........g.F.%...
    15c4:	e2 df c1 df a0 df 7e df 5d df 3b df 1a df f8 de     ......~.].;.....
    15d4:	d6 de b4 de 93 de 71 de 4f de 2d de 0b de e9 dd     ......q.O.-.....
    15e4:	c6 dd a4 dd 82 dd 5f dd 3d dd 1b dd f8 dc d6 dc     ......_.=.......
    15f4:	b3 dc 90 dc 6d dc 4b dc 28 dc 05 dc e2 db bf db     ....m.K.(.......
    1604:	9c db 79 db 56 db 32 db 0f db ec da c8 da a5 da     ..y.V.2.........
    1614:	81 da 5e da 3a da 16 da f3 d9 cf d9 ab d9 87 d9     ..^.:...........
    1624:	63 d9 3f d9 1b d9 f7 d8 d3 d8 af d8 8a d8 66 d8     c.?...........f.
    1634:	42 d8 1d d8 f9 d7 d4 d7 b0 d7 8b d7 66 d7 42 d7     B...........f.B.
    1644:	1d d7 f8 d6 d3 d6 ae d6 89 d6 64 d6 3f d6 1a d6     ..........d.?...
    1654:	f4 d5 cf d5 aa d5 85 d5 5f d5 3a d5 14 d5 ef d4     ........_.:.....
    1664:	c9 d4 a3 d4 7d d4 58 d4 32 d4 0c d4 e6 d3 c0 d3     ....}.X.2.......
    1674:	9a d3 74 d3 4e d3 28 d3 01 d3 db d2 b5 d2 8e d2     ..t.N.(.........
    1684:	68 d2 41 d2 1b d2 f4 d1 ce d1 a7 d1 80 d1 59 d1     h.A...........Y.
    1694:	33 d1 0c d1 e5 d0 be d0 97 d0 70 d0 49 d0 21 d0     3.........p.I.!.
    16a4:	fa cf d3 cf ac cf 84 cf 5d cf 35 cf 0e cf e6 ce     ........].5.....
    16b4:	bf ce 97 ce 6f ce 48 ce 20 ce f8 cd d0 cd a8 cd     ....o.H. .......
    16c4:	80 cd 58 cd 30 cd 08 cd e0 cc b8 cc 8f cc 67 cc     ..X.0.........g.
    16d4:	3f cc 16 cc ee cb c5 cb 9d cb 74 cb 4c cb 23 cb     ?.........t.L.#.
    16e4:	fa ca d2 ca a9 ca 80 ca 57 ca 2e ca 05 ca dc c9     ........W.......
    16f4:	b3 c9 8a c9 61 c9 38 c9 0e c9 e5 c8 bc c8 92 c8     ....a.8.........
    1704:	69 c8 3f c8 16 c8 ec c7 c3 c7 99 c7 6f c7 46 c7     i.?.........o.F.
    1714:	1c c7 f2 c6 c8 c6 9e c6 74 c6 4a c6 20 c6 f6 c5     ........t.J. ...
    1724:	cc c5 a2 c5 78 c5 4e c5 23 c5 f9 c4 cf c4 a4 c4     ....x.N.#.......
    1734:	7a c4 4f c4 25 c4 fa c3 d0 c3 a5 c3 7a c3 50 c3     z.O.%.......z.P.
    1744:	25 c3 fa c2 cf c2 a4 c2 79 c2 4e c2 23 c2 f8 c1     %.......y.N.#...
    1754:	cd c1 a2 c1 77 c1 4c c1 20 c1 f5 c0 ca c0 9e c0     ....w.L. .......
    1764:	73 c0 47 c0 1c c0 f0 bf c5 bf 99 bf 6e bf 42 bf     s.G.........n.B.
    1774:	16 bf eb be bf be 93 be 67 be 3b be 0f be e3 bd     ........g.;.....
    1784:	b7 bd 8b bd 5f bd 33 bd 07 bd db bc ae bc 82 bc     ...._.3.........
    1794:	56 bc 29 bc fd bb d1 bb a4 bb 78 bb 4b bb 1f bb     V.).......x.K...
    17a4:	f2 ba c5 ba 99 ba 6c ba 3f ba 12 ba e6 b9 b9 b9     ......l.?.......
    17b4:	8c b9 5f b9 32 b9 05 b9 d8 b8 ab b8 7e b8 51 b8     .._.2.......~.Q.
    17c4:	24 b8 f6 b7 c9 b7 9c b7 6f b7 41 b7 14 b7 e7 b6     $.......o.A.....
    17d4:	b9 b6 8c b6 5e b6 31 b6 03 b6 d6 b5 a8 b5 7a b5     ....^.1.......z.
    17e4:	4d b5 1f b5 f1 b4 c3 b4 96 b4 68 b4 3a b4 0c b4     M.........h.:...
    17f4:	de b3 b0 b3 82 b3 54 b3 26 b3 f8 b2 ca b2 9c b2     ......T.&.......
    1804:	6d b2 3f b2 11 b2 e3 b1 b4 b1 86 b1 58 b1 29 b1     m.?.........X.).
    1814:	fb b0 cc b0 9e b0 6f b0 41 b0 12 b0 e4 af b5 af     ......o.A.......
    1824:	86 af 58 af 29 af fa ae cc ae 9d ae 6e ae 3f ae     ..X.).......n.?.
    1834:	10 ae e1 ad b2 ad 83 ad 54 ad 25 ad f6 ac c7 ac     ........T.%.....
    1844:	98 ac 69 ac 3a ac 0b ac db ab ac ab 7d ab 4e ab     ..i.:.......}.N.
    1854:	1e ab ef aa c0 aa 90 aa 61 aa 31 aa 02 aa d2 a9     ........a.1.....
    1864:	a3 a9 73 a9 44 a9 14 a9 e5 a8 b5 a8 85 a8 56 a8     ..s.D.........V.
    1874:	26 a8 f6 a7 c6 a7 97 a7 67 a7 37 a7 07 a7 d7 a6     &.......g.7.....
    1884:	a7 a6 77 a6 47 a6 17 a6 e7 a5 b7 a5 87 a5 57 a5     ..w.G.........W.
    1894:	27 a5 f7 a4 c7 a4 97 a4 67 a4 36 a4 06 a4 d6 a3     '.......g.6.....
    18a4:	a6 a3 75 a3 45 a3 15 a3 e4 a2 b4 a2 84 a2 53 a2     ..u.E.........S.
    18b4:	23 a2 f2 a1 c2 a1 91 a1 61 a1 30 a1 00 a1 cf a0     #.......a.0.....
    18c4:	9f a0 6e a0 3d a0 0d a0 dc 9f ab 9f 7b 9f 4a 9f     ..n.=.......{.J.
    18d4:	19 9f e8 9e b8 9e 87 9e 56 9e 25 9e f4 9d c3 9d     ........V.%.....
    18e4:	93 9d 62 9d 31 9d 00 9d cf 9c 9e 9c 6d 9c 3c 9c     ..b.1.......m.<.
    18f4:	0b 9c da 9b a9 9b 78 9b 46 9b 15 9b e4 9a b3 9a     ......x.F.......
    1904:	82 9a 51 9a 20 9a ee 99 bd 99 8c 99 5b 99 29 99     ..Q. .......[.).
    1914:	f8 98 c7 98 95 98 64 98 33 98 01 98 d0 97 9f 97     ......d.3.......
    1924:	6d 97 3c 97 0a 97 d9 96 a7 96 76 96 44 96 13 96     m.<.......v.D...
    1934:	e1 95 b0 95 7e 95 4d 95 1b 95 ea 94 b8 94 86 94     ....~.M.........
    1944:	55 94 23 94 f2 93 c0 93 8e 93 5d 93 2b 93 f9 92     U.#.......].+...
    1954:	c7 92 96 92 64 92 32 92 00 92 cf 91 9d 91 6b 91     ....d.2.......k.
    1964:	39 91 07 91 d6 90 a4 90 72 90 40 90 0e 90 dc 8f     9.......r.@.....
    1974:	ab 8f 79 8f 47 8f 15 8f e3 8e b1 8e 7f 8e 4d 8e     ..y.G.........M.
    1984:	1b 8e e9 8d b7 8d 85 8d 53 8d 21 8d ef 8c bd 8c     ........S.!.....
    1994:	8b 8c 59 8c 27 8c f5 8b c3 8b 91 8b 5f 8b 2d 8b     ..Y.'......._.-.
    19a4:	fb 8a c9 8a 97 8a 65 8a 32 8a 00 8a ce 89 9c 89     ......e.2.......
    19b4:	6a 89 38 89 06 89 d4 88 a1 88 6f 88 3d 88 0b 88     j.8.......o.=...
    19c4:	d9 87 a7 87 74 87 42 87 10 87 de 86 ac 86 7a 86     ....t.B.......z.
    19d4:	47 86 15 86 e3 85 b1 85 7e 85 4c 85 1a 85 e8 84     G.......~.L.....
    19e4:	b6 84 83 84 51 84 1f 84 ed 83 ba 83 88 83 56 83     ....Q.........V.
    19f4:	24 83 f1 82 bf 82 8d 82 5b 82 28 82 f6 81 c4 81     $.......[.(.....
    1a04:	92 81 5f 81 2d 81 fb 80 c9 80 96 80 64 80 32 80     .._.-.......d.2.
    1a14:	00 80 cd 7f 9b 7f 69 7f 36 7f 04 7f d2 7e a0 7e     ......i.6....~.~
    1a24:	6d 7e 3b 7e 09 7e d7 7d a4 7d 72 7d 40 7d 0e 7d     m~;~.~.}.}r}@}.}
    1a34:	db 7c a9 7c 77 7c 45 7c 12 7c e0 7b ae 7b 7c 7b     .|.|w|E|.|.{.{|{
    1a44:	49 7b 17 7b e5 7a b3 7a 81 7a 4e 7a 1c 7a ea 79     I{.{.z.z.zNz.z.y
    1a54:	b8 79 85 79 53 79 21 79 ef 78 bd 78 8b 78 58 78     .y.ySy!y.x.x.xXx
    1a64:	26 78 f4 77 c2 77 90 77 5e 77 2b 77 f9 76 c7 76     &x.w.w.w^w+w.v.v
    1a74:	95 76 63 76 31 76 ff 75 cd 75 9a 75 68 75 36 75     .vcv1v.u.u.uhu6u
    1a84:	04 75 d2 74 a0 74 6e 74 3c 74 0a 74 d8 73 a6 73     .u.t.tnt<t.t.s.s
    1a94:	74 73 42 73 10 73 de 72 ac 72 7a 72 48 72 16 72     tsBs.s.r.rzrHr.r
    1aa4:	e4 71 b2 71 80 71 4e 71 1c 71 ea 70 b8 70 86 70     .q.q.qNq.q.p.p.p
    1ab4:	54 70 23 70 f1 6f bf 6f 8d 6f 5b 6f 29 6f f8 6e     Tp#p.o.o.o[o)o.n
    1ac4:	c6 6e 94 6e 62 6e 30 6e ff 6d cd 6d 9b 6d 69 6d     .n.nbn0n.m.m.mim
    1ad4:	38 6d 06 6d d4 6c a2 6c 71 6c 3f 6c 0d 6c dc 6b     8m.m.l.lql?l.l.k
    1ae4:	aa 6b 79 6b 47 6b 15 6b e4 6a b2 6a 81 6a 4f 6a     .kykGk.k.j.j.jOj
    1af4:	1e 6a ec 69 bb 69 89 69 58 69 26 69 f5 68 c3 68     .j.i.i.iXi&i.h.h
    1b04:	92 68 60 68 2f 68 fe 67 cc 67 9b 67 6a 67 38 67     .h`h/h.g.g.gjg8g
    1b14:	07 67 d6 66 a4 66 73 66 42 66 11 66 df 65 ae 65     .g.f.fsfBf.f.e.e
    1b24:	7d 65 4c 65 1b 65 ea 64 b9 64 87 64 56 64 25 64     }eLe.e.d.d.dVd%d
    1b34:	f4 63 c3 63 92 63 61 63 30 63 ff 62 ce 62 9d 62     .c.c.cac0c.b.b.b
    1b44:	6c 62 3c 62 0b 62 da 61 a9 61 78 61 47 61 17 61     lb<b.b.a.axaGa.a
    1b54:	e6 60 b5 60 84 60 54 60 23 60 f2 5f c2 5f 91 5f     .`.`.`T`#`._._._
    1b64:	60 5f 30 5f ff 5e cf 5e 9e 5e 6e 5e 3d 5e 0d 5e     `_0_.^.^.^n^=^.^
    1b74:	dc 5d ac 5d 7b 5d 4b 5d 1b 5d ea 5c ba 5c 8a 5c     .].]{]K].].\.\.\
    1b84:	59 5c 29 5c f9 5b c9 5b 98 5b 68 5b 38 5b 08 5b     Y\)\.[.[.[h[8[.[
    1b94:	d8 5a a8 5a 78 5a 48 5a 18 5a e8 59 b8 59 88 59     .Z.ZxZHZ.Z.Y.Y.Y
    1ba4:	58 59 28 59 f8 58 c8 58 98 58 68 58 39 58 09 58     XY(Y.X.X.XhX9X.X
    1bb4:	d9 57 a9 57 7a 57 4a 57 1a 57 eb 56 bb 56 8c 56     .W.WzWJW.W.V.V.V
    1bc4:	5c 56 2d 56 fd 55 ce 55 9e 55 6f 55 3f 55 10 55     \V-V.U.U.UoU?U.U
    1bd4:	e1 54 b1 54 82 54 53 54 24 54 f4 53 c5 53 96 53     .T.T.TST$T.S.S.S
    1be4:	67 53 38 53 09 53 da 52 ab 52 7c 52 4d 52 1e 52     gS8S.S.R.R|RMR.R
    1bf4:	ef 51 c0 51 91 51 62 51 33 51 05 51 d6 50 a7 50     .Q.Q.QbQ3Q.Q.P.P
    1c04:	79 50 4a 50 1b 50 ed 4f be 4f 90 4f 61 4f 33 4f     yPJP.P.O.O.OaO3O
    1c14:	04 4f d6 4e a7 4e 79 4e 4b 4e 1c 4e ee 4d c0 4d     .O.N.NyNKN.N.M.M
    1c24:	92 4d 63 4d 35 4d 07 4d d9 4c ab 4c 7d 4c 4f 4c     .McM5M.M.L.L}LOL
    1c34:	21 4c f3 4b c5 4b 97 4b 69 4b 3c 4b 0e 4b e0 4a     !L.K.K.KiK<K.K.J
    1c44:	b2 4a 85 4a 57 4a 29 4a fc 49 ce 49 a1 49 73 49     .J.JWJ)J.I.I.IsI
    1c54:	46 49 18 49 eb 48 be 48 90 48 63 48 36 48 09 48     FI.I.H.H.HcH6H.H
    1c64:	db 47 ae 47 81 47 54 47 27 47 fa 46 cd 46 a0 46     .G.G.GTG'G.F.F.F
    1c74:	73 46 46 46 19 46 ed 45 c0 45 93 45 66 45 3a 45     sFFF.F.E.E.EfE:E
    1c84:	0d 45 e0 44 b4 44 87 44 5b 44 2e 44 02 44 d6 43     .E.D.D.D[D.D.D.C
    1c94:	a9 43 7d 43 51 43 24 43 f8 42 cc 42 a0 42 74 42     .C}CQC$C.B.B.BtB
    1ca4:	48 42 1c 42 f0 41 c4 41 98 41 6c 41 40 41 14 41     HB.B.A.A.AlA@A.A
    1cb4:	e9 40 bd 40 91 40 66 40 3a 40 0f 40 e3 3f b8 3f     .@.@.@f@:@.@.?.?
    1cc4:	8c 3f 61 3f 35 3f 0a 3f df 3e b3 3e 88 3e 5d 3e     .?a?5?.?.>.>.>]>
    1cd4:	32 3e 07 3e dc 3d b1 3d 86 3d 5b 3d 30 3d 05 3d     2>.>.=.=.=[=0=.=
    1ce4:	da 3c af 3c 85 3c 5a 3c 2f 3c 05 3c da 3b b0 3b     .<.<.<Z</<.<.;.;
    1cf4:	85 3b 5b 3b 30 3b 06 3b dc 3a b1 3a 87 3a 5d 3a     .;[;0;.;.:.:.:]:
    1d04:	33 3a 09 3a df 39 b5 39 8b 39 61 39 37 39 0d 39     3:.:.9.9.9a979.9
    1d14:	e3 38 b9 38 90 38 66 38 3c 38 13 38 e9 37 c0 37     .8.8.8f8<8.8.7.7
    1d24:	96 37 6d 37 43 37 1a 37 f1 36 c7 36 9e 36 75 36     .7m7C7.7.6.6.6u6
    1d34:	4c 36 23 36 fa 35 d1 35 a8 35 7f 35 56 35 2d 35     L6#6.5.5.5.5V5-5
    1d44:	05 35 dc 34 b3 34 8b 34 62 34 3a 34 11 34 e9 33     .5.4.4.4b4:4.4.3
    1d54:	c0 33 98 33 70 33 47 33 1f 33 f7 32 cf 32 a7 32     .3.3p3G3.3.2.2.2
    1d64:	7f 32 57 32 2f 32 07 32 df 31 b7 31 90 31 68 31     .2W2/2.2.1.1.1h1
    1d74:	40 31 19 31 f1 30 ca 30 a2 30 7b 30 53 30 2c 30     @1.1.0.0.0{0S0,0
    1d84:	05 30 de 2f b6 2f 8f 2f 68 2f 41 2f 1a 2f f3 2e     .0./././h/A/./..
    1d94:	cc 2e a6 2e 7f 2e 58 2e 31 2e 0b 2e e4 2d be 2d     ......X.1....-.-
    1da4:	97 2d 71 2d 4a 2d 24 2d fe 2c d7 2c b1 2c 8b 2c     .-q-J-$-.,.,.,.,
    1db4:	65 2c 3f 2c 19 2c f3 2b cd 2b a7 2b 82 2b 5c 2b     e,?,.,.+.+.+.+\+
    1dc4:	36 2b 10 2b eb 2a c5 2a a0 2a 7a 2a 55 2a 30 2a     6+.+.*.*.*z*U*0*
    1dd4:	0b 2a e5 29 c0 29 9b 29 76 29 51 29 2c 29 07 29     .*.).).)v)Q),).)
    1de4:	e2 28 bd 28 99 28 74 28 4f 28 2b 28 06 28 e2 27     .(.(.(t(O(+(.(.'
    1df4:	bd 27 99 27 75 27 50 27 2c 27 08 27 e4 26 c0 26     .'.'u'P','.'.&.&
    1e04:	9c 26 78 26 54 26 30 26 0c 26 e9 25 c5 25 a1 25     .&x&T&0&.&.%.%.%
    1e14:	7e 25 5a 25 37 25 13 25 f0 24 cd 24 a9 24 86 24     ~%Z%7%.%.$.$.$.$
    1e24:	63 24 40 24 1d 24 fa 23 d7 23 b4 23 92 23 6f 23     c$@$.$.#.#.#.#o#
    1e34:	4c 23 29 23 07 23 e4 22 c2 22 a0 22 7d 22 5b 22     L#)#.#."."."}"["
    1e44:	39 22 16 22 f4 21 d2 21 b0 21 8e 21 6c 21 4b 21     9".".!.!.!.!l!K!
    1e54:	29 21 07 21 e5 20 c4 20 a2 20 81 20 5f 20 3e 20     )!.!. . . . _ > 
    1e64:	1d 20 fb 1f da 1f b9 1f 98 1f 77 1f 56 1f 35 1f     . ........w.V.5.
    1e74:	14 1f f3 1e d2 1e b2 1e 91 1e 71 1e 50 1e 30 1e     ..........q.P.0.
    1e84:	0f 1e ef 1d cf 1d ae 1d 8e 1d 6e 1d 4e 1d 2e 1d     ..........n.N...
    1e94:	0e 1d ee 1c cf 1c af 1c 8f 1c 70 1c 50 1c 31 1c     ..........p.P.1.
    1ea4:	11 1c f2 1b d2 1b b3 1b 94 1b 75 1b 56 1b 37 1b     ..........u.V.7.
    1eb4:	18 1b f9 1a da 1a bb 1a 9d 1a 7e 1a 5f 1a 41 1a     ..........~._.A.
    1ec4:	22 1a 04 1a e6 19 c7 19 a9 19 8b 19 6d 19 4f 19     "...........m.O.
    1ed4:	31 19 13 19 f5 18 d7 18 ba 18 9c 18 7e 18 61 18     1...........~.a.
    1ee4:	43 18 26 18 08 18 eb 17 ce 17 b1 17 94 17 77 17     C.&...........w.
    1ef4:	5a 17 3d 17 20 17 03 17 e6 16 ca 16 ad 16 91 16     Z.=. ...........
    1f04:	74 16 58 16 3b 16 1f 16 03 16 e7 15 cb 15 af 15     t.X.;...........
    1f14:	93 15 77 15 5b 15 3f 15 24 15 08 15 ec 14 d1 14     ..w.[.?.$.......
    1f24:	b5 14 9a 14 7f 14 63 14 48 14 2d 14 12 14 f7 13     ......c.H.-.....
    1f34:	dc 13 c1 13 a7 13 8c 13 71 13 57 13 3c 13 22 13     ........q.W.<.".
    1f44:	07 13 ed 12 d3 12 b8 12 9e 12 84 12 6a 12 50 12     ............j.P.
    1f54:	36 12 1c 12 03 12 e9 11 cf 11 b6 11 9c 11 83 11     6...............
    1f64:	6a 11 50 11 37 11 1e 11 05 11 ec 10 d3 10 ba 10     j.P.7...........
    1f74:	a1 10 89 10 70 10 57 10 3f 10 26 10 0e 10 f6 0f     ....p.W.?.&.....
    1f84:	dd 0f c5 0f ad 0f 95 0f 7d 0f 65 0f 4d 0f 35 0f     ........}.e.M.5.
    1f94:	1e 0f 06 0f ee 0e d7 0e bf 0e a8 0e 91 0e 79 0e     ..............y.
    1fa4:	62 0e 4b 0e 34 0e 1d 0e 06 0e ef 0d d9 0d c2 0d     b.K.4...........
    1fb4:	ab 0d 95 0d 7e 0d 68 0d 51 0d 3b 0d 25 0d 0f 0d     ....~.h.Q.;.%...
    1fc4:	f9 0c e3 0c cd 0c b7 0c a1 0c 8b 0c 76 0c 60 0c     ............v.`.
    1fd4:	4a 0c 35 0c 20 0c 0a 0c f5 0b e0 0b cb 0b b6 0b     J.5. ...........
    1fe4:	a1 0b 8c 0b 77 0b 62 0b 4e 0b 39 0b 24 0b 10 0b     ....w.b.N.9.$...
    1ff4:	fc 0a e7 0a d3 0a bf 0a ab 0a 97 0a 83 0a 6f 0a     ..............o.
    2004:	5b 0a 47 0a 33 0a 20 0a 0c 0a f9 09 e5 09 d2 09     [.G.3. .........
    2014:	bf 09 ac 09 98 09 85 09 72 09 5f 09 4d 09 3a 09     ........r._.M.:.
    2024:	27 09 15 09 02 09 ef 08 dd 08 cb 08 b8 08 a6 08     '...............
    2034:	94 08 82 08 70 08 5e 08 4c 08 3b 08 29 08 17 08     ....p.^.L.;.)...
    2044:	06 08 f4 07 e3 07 d1 07 c0 07 af 07 9e 07 8d 07     ................
    2054:	7c 07 6b 07 5a 07 49 07 39 07 28 07 18 07 07 07     |.k.Z.I.9.(.....
    2064:	f7 06 e6 06 d6 06 c6 06 b6 06 a6 06 96 06 86 06     ................
    2074:	76 06 67 06 57 06 47 06 38 06 28 06 19 06 0a 06     v.g.W.G.8.(.....
    2084:	fb 05 eb 05 dc 05 cd 05 be 05 b0 05 a1 05 92 05     ................
    2094:	83 05 75 05 66 05 58 05 4a 05 3b 05 2d 05 1f 05     ..u.f.X.J.;.-...
    20a4:	11 05 03 05 f5 04 e7 04 da 04 cc 04 be 04 b1 04     ................
    20b4:	a3 04 96 04 89 04 7c 04 6e 04 61 04 54 04 47 04     ......|.n.a.T.G.
    20c4:	3b 04 2e 04 21 04 14 04 08 04 fb 03 ef 03 e3 03     ;...!...........
    20d4:	d6 03 ca 03 be 03 b2 03 a6 03 9a 03 8f 03 83 03     ................
    20e4:	77 03 6c 03 60 03 55 03 49 03 3e 03 33 03 28 03     w.l.`.U.I.>.3.(.
    20f4:	1d 03 12 03 07 03 fc 02 f1 02 e7 02 dc 02 d1 02     ................
    2104:	c7 02 bd 02 b2 02 a8 02 9e 02 94 02 8a 02 80 02     ................
    2114:	76 02 6c 02 63 02 59 02 4f 02 46 02 3d 02 33 02     v.l.c.Y.O.F.=.3.
    2124:	2a 02 21 02 18 02 0f 02 06 02 fd 01 f4 01 ec 01     *.!.............
    2134:	e3 01 da 01 d2 01 c9 01 c1 01 b9 01 b1 01 a9 01     ................
    2144:	a1 01 99 01 91 01 89 01 81 01 7a 01 72 01 6b 01     ..........z.r.k.
    2154:	63 01 5c 01 55 01 4d 01 46 01 3f 01 38 01 31 01     c.\.U.M.F.?.8.1.
    2164:	2b 01 24 01 1d 01 17 01 10 01 0a 01 03 01 fd 00     +.$.............
    2174:	f7 00 f1 00 eb 00 e5 00 df 00 d9 00 d3 00 ce 00     ................
    2184:	c8 00 c3 00 bd 00 b8 00 b3 00 ad 00 a8 00 a3 00     ................
    2194:	9e 00 99 00 95 00 90 00 8b 00 87 00 82 00 7e 00     ..............~.
    21a4:	79 00 75 00 71 00 6d 00 69 00 65 00 61 00 5d 00     y.u.q.m.i.e.a.].
    21b4:	59 00 56 00 52 00 4f 00 4b 00 48 00 44 00 41 00     Y.V.R.O.K.H.D.A.
    21c4:	3e 00 3b 00 38 00 35 00 32 00 30 00 2d 00 2a 00     >.;.8.5.2.0.-.*.
    21d4:	28 00 26 00 23 00 21 00 1f 00 1d 00 1b 00 19 00     (.&.#.!.........
    21e4:	17 00 15 00 13 00 11 00 10 00 0e 00 0d 00 0c 00     ................
    21f4:	0a 00 09 00 08 00 07 00 06 00 05 00 04 00 04 00     ................
    2204:	03 00 02 00 02 00 01 00 01 00 01 00 01 00 01 00     ................
    2214:	01 00 01 00 01 00 01 00 01 00 01 00 02 00 02 00     ................
    2224:	03 00 04 00 04 00 05 00 06 00 07 00 08 00 09 00     ................
    2234:	0a 00 0c 00 0d 00 0e 00 10 00 11 00 13 00 15 00     ................
    2244:	17 00 19 00 1b 00 1d 00 1f 00 21 00 23 00 26 00     ..........!.#.&.
    2254:	28 00 2a 00 2d 00 30 00 32 00 35 00 38 00 3b 00     (.*.-.0.2.5.8.;.
    2264:	3e 00 41 00 44 00 48 00 4b 00 4f 00 52 00 56 00     >.A.D.H.K.O.R.V.
    2274:	59 00 5d 00 61 00 65 00 69 00 6d 00 71 00 75 00     Y.].a.e.i.m.q.u.
    2284:	79 00 7e 00 82 00 87 00 8b 00 90 00 95 00 99 00     y.~.............
    2294:	9e 00 a3 00 a8 00 ad 00 b3 00 b8 00 bd 00 c3 00     ................
    22a4:	c8 00 ce 00 d3 00 d9 00 df 00 e5 00 eb 00 f1 00     ................
    22b4:	f7 00 fd 00 03 01 0a 01 10 01 17 01 1d 01 24 01     ..............$.
    22c4:	2b 01 31 01 38 01 3f 01 46 01 4d 01 55 01 5c 01     +.1.8.?.F.M.U.\.
    22d4:	63 01 6b 01 72 01 7a 01 81 01 89 01 91 01 99 01     c.k.r.z.........
    22e4:	a1 01 a9 01 b1 01 b9 01 c1 01 c9 01 d2 01 da 01     ................
    22f4:	e3 01 ec 01 f4 01 fd 01 06 02 0f 02 18 02 21 02     ..............!.
    2304:	2a 02 33 02 3d 02 46 02 4f 02 59 02 63 02 6c 02     *.3.=.F.O.Y.c.l.
    2314:	76 02 80 02 8a 02 94 02 9e 02 a8 02 b2 02 bd 02     v...............
    2324:	c7 02 d1 02 dc 02 e7 02 f1 02 fc 02 07 03 12 03     ................
    2334:	1d 03 28 03 33 03 3e 03 49 03 55 03 60 03 6c 03     ..(.3.>.I.U.`.l.
    2344:	77 03 83 03 8f 03 9a 03 a6 03 b2 03 be 03 ca 03     w...............
    2354:	d6 03 e3 03 ef 03 fb 03 08 04 14 04 21 04 2e 04     ............!...
    2364:	3b 04 47 04 54 04 61 04 6e 04 7c 04 89 04 96 04     ;.G.T.a.n.|.....
    2374:	a3 04 b1 04 be 04 cc 04 da 04 e7 04 f5 04 03 05     ................
    2384:	11 05 1f 05 2d 05 3b 05 4a 05 58 05 66 05 75 05     ....-.;.J.X.f.u.
    2394:	83 05 92 05 a1 05 b0 05 be 05 cd 05 dc 05 eb 05     ................
    23a4:	fb 05 0a 06 19 06 28 06 38 06 47 06 57 06 67 06     ......(.8.G.W.g.
    23b4:	76 06 86 06 96 06 a6 06 b6 06 c6 06 d6 06 e6 06     v...............
    23c4:	f7 06 07 07 18 07 28 07 39 07 49 07 5a 07 6b 07     ......(.9.I.Z.k.
    23d4:	7c 07 8d 07 9e 07 af 07 c0 07 d1 07 e3 07 f4 07     |...............
    23e4:	06 08 17 08 29 08 3b 08 4c 08 5e 08 70 08 82 08     ....).;.L.^.p...
    23f4:	94 08 a6 08 b8 08 cb 08 dd 08 ef 08 02 09 15 09     ................
    2404:	27 09 3a 09 4d 09 5f 09 72 09 85 09 98 09 ac 09     '.:.M._.r.......
    2414:	bf 09 d2 09 e5 09 f9 09 0c 0a 20 0a 33 0a 47 0a     .......... .3.G.
    2424:	5b 0a 6f 0a 83 0a 97 0a ab 0a bf 0a d3 0a e7 0a     [.o.............
    2434:	fc 0a 10 0b 24 0b 39 0b 4e 0b 62 0b 77 0b 8c 0b     ....$.9.N.b.w...
    2444:	a1 0b b6 0b cb 0b e0 0b f5 0b 0a 0c 20 0c 35 0c     ............ .5.
    2454:	4a 0c 60 0c 76 0c 8b 0c a1 0c b7 0c cd 0c e3 0c     J.`.v...........
    2464:	f9 0c 0f 0d 25 0d 3b 0d 51 0d 68 0d 7e 0d 95 0d     ....%.;.Q.h.~...
    2474:	ab 0d c2 0d d9 0d ef 0d 06 0e 1d 0e 34 0e 4b 0e     ............4.K.
    2484:	62 0e 79 0e 91 0e a8 0e bf 0e d7 0e ee 0e 06 0f     b.y.............
    2494:	1e 0f 35 0f 4d 0f 65 0f 7d 0f 95 0f ad 0f c5 0f     ..5.M.e.}.......
    24a4:	dd 0f f6 0f 0e 10 26 10 3f 10 57 10 70 10 89 10     ......&.?.W.p...
    24b4:	a1 10 ba 10 d3 10 ec 10 05 11 1e 11 37 11 50 11     ............7.P.
    24c4:	6a 11 83 11 9c 11 b6 11 cf 11 e9 11 03 12 1c 12     j...............
    24d4:	36 12 50 12 6a 12 84 12 9e 12 b8 12 d3 12 ed 12     6.P.j...........
    24e4:	07 13 22 13 3c 13 57 13 71 13 8c 13 a7 13 c1 13     ..".<.W.q.......
    24f4:	dc 13 f7 13 12 14 2d 14 48 14 63 14 7f 14 9a 14     ......-.H.c.....
    2504:	b5 14 d1 14 ec 14 08 15 24 15 3f 15 5b 15 77 15     ........$.?.[.w.
    2514:	93 15 af 15 cb 15 e7 15 03 16 1f 16 3b 16 58 16     ............;.X.
    2524:	74 16 91 16 ad 16 ca 16 e6 16 03 17 20 17 3d 17     t........... .=.
    2534:	5a 17 77 17 94 17 b1 17 ce 17 eb 17 08 18 26 18     Z.w...........&.
    2544:	43 18 61 18 7e 18 9c 18 ba 18 d7 18 f5 18 13 19     C.a.~...........
    2554:	31 19 4f 19 6d 19 8b 19 a9 19 c7 19 e6 19 04 1a     1.O.m...........
    2564:	22 1a 41 1a 5f 1a 7e 1a 9d 1a bb 1a da 1a f9 1a     ".A._.~.........
    2574:	18 1b 37 1b 56 1b 75 1b 94 1b b3 1b d2 1b f2 1b     ..7.V.u.........
    2584:	11 1c 31 1c 50 1c 70 1c 8f 1c af 1c cf 1c ee 1c     ..1.P.p.........
    2594:	0e 1d 2e 1d 4e 1d 6e 1d 8e 1d ae 1d cf 1d ef 1d     ....N.n.........
    25a4:	0f 1e 30 1e 50 1e 71 1e 91 1e b2 1e d2 1e f3 1e     ..0.P.q.........
    25b4:	14 1f 35 1f 56 1f 77 1f 98 1f b9 1f da 1f fb 1f     ..5.V.w.........
    25c4:	1d 20 3e 20 5f 20 81 20 a2 20 c4 20 e5 20 07 21     . > _ . . . . .!
    25d4:	29 21 4b 21 6c 21 8e 21 b0 21 d2 21 f4 21 16 22     )!K!l!.!.!.!.!."
    25e4:	39 22 5b 22 7d 22 a0 22 c2 22 e4 22 07 23 29 23     9"["}".".".".#)#
    25f4:	4c 23 6f 23 92 23 b4 23 d7 23 fa 23 1d 24 40 24     L#o#.#.#.#.#.$@$
    2604:	63 24 86 24 a9 24 cd 24 f0 24 13 25 37 25 5a 25     c$.$.$.$.$.%7%Z%
    2614:	7e 25 a1 25 c5 25 e9 25 0c 26 30 26 54 26 78 26     ~%.%.%.%.&0&T&x&
    2624:	9c 26 c0 26 e4 26 08 27 2c 27 50 27 75 27 99 27     .&.&.&.','P'u'.'
    2634:	bd 27 e2 27 06 28 2b 28 4f 28 74 28 99 28 bd 28     .'.'.(+(O(t(.(.(
    2644:	e2 28 07 29 2c 29 51 29 76 29 9b 29 c0 29 e5 29     .(.),)Q)v).).).)
    2654:	0b 2a 30 2a 55 2a 7a 2a a0 2a c5 2a eb 2a 10 2b     .*0*U*z*.*.*.*.+
    2664:	36 2b 5c 2b 82 2b a7 2b cd 2b f3 2b 19 2c 3f 2c     6+\+.+.+.+.+.,?,
    2674:	65 2c 8b 2c b1 2c d7 2c fe 2c 24 2d 4a 2d 71 2d     e,.,.,.,.,$-J-q-
    2684:	97 2d be 2d e4 2d 0b 2e 31 2e 58 2e 7f 2e a6 2e     .-.-.-..1.X.....
    2694:	cc 2e f3 2e 1a 2f 41 2f 68 2f 8f 2f b6 2f de 2f     ...../A/h/./././
    26a4:	05 30 2c 30 53 30 7b 30 a2 30 ca 30 f1 30 19 31     .0,0S0{0.0.0.0.1
    26b4:	40 31 68 31 90 31 b7 31 df 31 07 32 2f 32 57 32     @1h1.1.1.1.2/2W2
    26c4:	7f 32 a7 32 cf 32 f7 32 1f 33 47 33 70 33 98 33     .2.2.2.2.3G3p3.3
    26d4:	c0 33 e9 33 11 34 3a 34 62 34 8b 34 b3 34 dc 34     .3.3.4:4b4.4.4.4
    26e4:	05 35 2d 35 56 35 7f 35 a8 35 d1 35 fa 35 23 36     .5-5V5.5.5.5.5#6
    26f4:	4c 36 75 36 9e 36 c7 36 f1 36 1a 37 43 37 6d 37     L6u6.6.6.6.7C7m7
    2704:	96 37 c0 37 e9 37 13 38 3c 38 66 38 90 38 b9 38     .7.7.7.8<8f8.8.8
    2714:	e3 38 0d 39 37 39 61 39 8b 39 b5 39 df 39 09 3a     .8.979a9.9.9.9.:
    2724:	33 3a 5d 3a 87 3a b1 3a dc 3a 06 3b 30 3b 5b 3b     3:]:.:.:.:.;0;[;
    2734:	85 3b b0 3b da 3b 05 3c 2f 3c 5a 3c 85 3c af 3c     .;.;.;.</<Z<.<.<
    2744:	da 3c 05 3d 30 3d 5b 3d 86 3d b1 3d dc 3d 07 3e     .<.=0=[=.=.=.=.>
    2754:	32 3e 5d 3e 88 3e b3 3e df 3e 0a 3f 35 3f 61 3f     2>]>.>.>.>.?5?a?
    2764:	8c 3f b8 3f e3 3f 0f 40 3a 40 66 40 91 40 bd 40     .?.?.?.@:@f@.@.@
    2774:	e9 40 14 41 40 41 6c 41 98 41 c4 41 f0 41 1c 42     .@.A@AlA.A.A.A.B
    2784:	48 42 74 42 a0 42 cc 42 f8 42 24 43 51 43 7d 43     HBtB.B.B.B$CQC}C
    2794:	a9 43 d6 43 02 44 2e 44 5b 44 87 44 b4 44 e0 44     .C.C.D.D[D.D.D.D
    27a4:	0d 45 3a 45 66 45 93 45 c0 45 ed 45 19 46 46 46     .E:EfE.E.E.E.FFF
    27b4:	73 46 a0 46 cd 46 fa 46 27 47 54 47 81 47 ae 47     sF.F.F.F'GTG.G.G
    27c4:	db 47 09 48 36 48 63 48 90 48 be 48 eb 48 18 49     .G.H6HcH.H.H.H.I
    27d4:	46 49 73 49 a1 49 ce 49 fc 49 29 4a 57 4a 85 4a     FIsI.I.I.I)JWJ.J
    27e4:	b2 4a e0 4a 0e 4b 3c 4b 69 4b 97 4b c5 4b f3 4b     .J.J.K<KiK.K.K.K
    27f4:	21 4c 4f 4c 7d 4c ab 4c d9 4c 07 4d 35 4d 63 4d     !LOL}L.L.L.M5McM
    2804:	92 4d c0 4d ee 4d 1c 4e 4b 4e 79 4e a7 4e d6 4e     .M.M.M.NKNyN.N.N
    2814:	04 4f 33 4f 61 4f 90 4f be 4f ed 4f 1b 50 4a 50     .O3OaO.O.O.O.PJP
    2824:	79 50 a7 50 d6 50 05 51 33 51 62 51 91 51 c0 51     yP.P.P.Q3QbQ.Q.Q
    2834:	ef 51 1e 52 4d 52 7c 52 ab 52 da 52 09 53 38 53     .Q.RMR|R.R.R.S8S
    2844:	67 53 96 53 c5 53 f4 53 24 54 53 54 82 54 b1 54     gS.S.S.S$TST.T.T
    2854:	e1 54 10 55 3f 55 6f 55 9e 55 ce 55 fd 55 2d 56     .T.U?UoU.U.U.U-V
    2864:	5c 56 8c 56 bb 56 eb 56 1a 57 4a 57 7a 57 a9 57     \V.V.V.V.WJWzW.W
    2874:	d9 57 09 58 39 58 68 58 98 58 c8 58 f8 58 28 59     .W.X9XhX.X.X.X(Y
    2884:	58 59 88 59 b8 59 e8 59 18 5a 48 5a 78 5a a8 5a     XY.Y.Y.Y.ZHZxZ.Z
    2894:	d8 5a 08 5b 38 5b 68 5b 98 5b c9 5b f9 5b 29 5c     .Z.[8[h[.[.[.[)\
    28a4:	59 5c 8a 5c ba 5c ea 5c 1b 5d 4b 5d 7b 5d ac 5d     Y\.\.\.\.]K]{].]
    28b4:	dc 5d 0d 5e 3d 5e 6e 5e 9e 5e cf 5e ff 5e 30 5f     .].^=^n^.^.^.^0_
    28c4:	60 5f 91 5f c2 5f f2 5f 23 60 54 60 84 60 b5 60     `_._._._#`T`.`.`
    28d4:	e6 60 17 61 47 61 78 61 a9 61 da 61 0b 62 3c 62     .`.aGaxa.a.a.b<b
    28e4:	6c 62 9d 62 ce 62 ff 62 30 63 61 63 92 63 c3 63     lb.b.b.b0cac.c.c
    28f4:	f4 63 25 64 56 64 87 64 b9 64 ea 64 1b 65 4c 65     .c%dVd.d.d.d.eLe
    2904:	7d 65 ae 65 df 65 11 66 42 66 73 66 a4 66 d6 66     }e.e.e.fBfsf.f.f
    2914:	07 67 38 67 6a 67 9b 67 cc 67 fe 67 2f 68 60 68     .g8gjg.g.g.g/h`h
    2924:	92 68 c3 68 f5 68 26 69 58 69 89 69 bb 69 ec 69     .h.h.h&iXi.i.i.i
    2934:	1e 6a 4f 6a 81 6a b2 6a e4 6a 15 6b 47 6b 79 6b     .jOj.j.j.j.kGkyk
    2944:	aa 6b dc 6b 0d 6c 3f 6c 71 6c a2 6c d4 6c 06 6d     .k.k.l?lql.l.l.m
    2954:	38 6d 69 6d 9b 6d cd 6d ff 6d 30 6e 62 6e 94 6e     8mim.m.m.m0nbn.n
    2964:	c6 6e f8 6e 29 6f 5b 6f 8d 6f bf 6f f1 6f 23 70     .n.n)o[o.o.o.o#p
    2974:	54 70 86 70 b8 70 ea 70 1c 71 4e 71 80 71 b2 71     Tp.p.p.p.qNq.q.q
    2984:	e4 71 16 72 48 72 7a 72 ac 72 de 72 10 73 42 73     .q.rHrzr.r.r.sBs
    2994:	74 73 a6 73 d8 73 0a 74 3c 74 6e 74 a0 74 d2 74     ts.s.s.t<tnt.t.t
    29a4:	04 75 36 75 68 75 9a 75 cd 75 ff 75 31 76 63 76     .u6uhu.u.u.u1vcv
    29b4:	95 76 c7 76 f9 76 2b 77 5e 77 90 77 c2 77 f4 77     .v.v.v+w^w.w.w.w
    29c4:	26 78 58 78 8b 78 bd 78 ef 78 21 79 53 79 85 79     &xXx.x.x.x!ySy.y
    29d4:	b8 79 ea 79 1c 7a 4e 7a 81 7a b3 7a e5 7a 17 7b     .y.y.zNz.z.z.z.{
    29e4:	49 7b 7c 7b ae 7b e0 7b 12 7c 45 7c 77 7c a9 7c     I{|{.{.{.|E|w|.|
    29f4:	db 7c 0e 7d 40 7d 72 7d a4 7d d7 7d 09 7e 3b 7e     .|.}@}r}.}.}.~;~
    2a04:	6d 7e a0 7e d2 7e 04 7f 36 7f 69 7f 9b 7f cd 7f     m~.~.~..6.i.....

00002a14 <PM_SINE_IP>:
    2a14:	00 fd f9 f6 f3 f0 ec e9 e6 e3 df dc d9 d6 d2 cf     ................
    2a24:	00 fd fa f6 f3 f0 ed ea e6 e3 e0 dd da d7 d3 d0     ................
    2a34:	00 fd fa f7 f3 f0 ed ea e7 e4 e1 de da d7 d4 d1     ................
    2a44:	00 fd fa f7 f4 f1 ee eb e7 e4 e1 de db d8 d5 d2     ................
    2a54:	00 fd fa f7 f4 f1 ee eb e8 e5 e2 df dc d9 d6 d3     ................
    2a64:	00 fd fa f7 f4 f1 ee eb e8 e6 e3 e0 dd da d7 d4     ................
    2a74:	00 fd fa f7 f4 f2 ef ec e9 e6 e3 e0 dd db d8 d5     ................
    2a84:	00 fd fa f8 f5 f2 ef ec e9 e7 e4 e1 de db d9 d6     ................
    2a94:	00 fd fa f8 f5 f2 ef ed ea e7 e4 e2 df dc d9 d7     ................
    2aa4:	00 fd fb f8 f5 f3 f0 ed ea e8 e5 e2 e0 dd da d8     ................
    2ab4:	00 fd fb f8 f5 f3 f0 ee eb e8 e6 e3 e0 de db d9     ................
    2ac4:	00 fd fb f8 f6 f3 f1 ee eb e9 e6 e4 e1 df dc da     ................
    2ad4:	00 fd fb f8 f6 f3 f1 ee ec e9 e7 e4 e2 df dd da     ................
    2ae4:	00 fe fb f9 f6 f4 f1 ef ec ea e8 e5 e3 e0 de db     ................
    2af4:	00 fe fb f9 f6 f4 f2 ef ed eb e8 e6 e3 e1 df dc     ................
    2b04:	00 fe fb f9 f7 f4 f2 f0 ed eb e9 e7 e4 e2 e0 dd     ................
    2b14:	00 fe fb f9 f7 f5 f2 f0 ee ec e9 e7 e5 e3 e0 de     ................
    2b24:	00 fe fc f9 f7 f5 f3 f1 ee ec ea e8 e6 e4 e1 df     ................
    2b34:	00 fe fc fa f7 f5 f3 f1 ef ed eb e9 e6 e4 e2 e0     ................
    2b44:	00 fe fc fa f8 f6 f4 f2 ef ed eb e9 e7 e5 e3 e1     ................
    2b54:	00 fe fc fa f8 f6 f4 f2 f0 ee ec ea e8 e6 e4 e2     ................
    2b64:	00 fe fc fa f8 f6 f4 f2 f0 ef ed eb e9 e7 e5 e3     ................
    2b74:	00 fe fc fa f8 f7 f5 f3 f1 ef ed eb e9 e8 e6 e4     ................
    2b84:	00 fe fc fb f9 f7 f5 f3 f1 f0 ee ec ea e8 e7 e5     ................
    2b94:	00 fe fc fb f9 f7 f5 f4 f2 f0 ee ed eb e9 e7 e6     ................
    2ba4:	00 fe fd fb f9 f8 f6 f4 f2 f1 ef ed ec ea e8 e7     ................
    2bb4:	00 fe fd fb f9 f8 f6 f5 f3 f1 f0 ee ec eb e9 e8     ................
    2bc4:	00 fe fd fb fa f8 f7 f5 f3 f2 f0 ef ed ec ea e9     ................
    2bd4:	00 fe fd fb fa f8 f7 f5 f4 f2 f1 ef ee ec eb e9     ................
    2be4:	00 ff fd fc fa f9 f7 f6 f4 f3 f2 f0 ef ed ec ea     ................
    2bf4:	00 ff fd fc fa f9 f8 f6 f5 f4 f2 f1 ef ee ed eb     ................
    2c04:	00 ff fd fc fb f9 f8 f7 f5 f4 f3 f2 f0 ef ee ec     ................
    2c14:	00 ff fd fc fb fa f8 f7 f6 f5 f3 f2 f1 f0 ee ed     ................
    2c24:	00 ff fe fc fb fa f9 f8 f6 f5 f4 f3 f2 f1 ef ee     ................
    2c34:	00 ff fe fd fb fa f9 f8 f7 f6 f5 f4 f2 f1 f0 ef     ................
    2c44:	00 ff fe fd fc fb fa f9 f7 f6 f5 f4 f3 f2 f1 f0     ................
    2c54:	00 ff fe fd fc fb fa f9 f8 f7 f6 f5 f4 f3 f2 f1     ................
    2c64:	00 ff fe fd fc fb fa f9 f8 f8 f7 f6 f5 f4 f3 f2     ................
    2c74:	00 ff fe fd fc fc fb fa f9 f8 f7 f6 f5 f5 f4 f3     ................
    2c84:	00 ff fe fe fd fc fb fa f9 f9 f8 f7 f6 f5 f5 f4     ................
    2c94:	00 ff fe fe fd fc fb fb fa f9 f8 f8 f7 f6 f5 f5     ................
    2ca4:	00 ff ff fe fd fd fc fb fa fa f9 f8 f8 f7 f6 f6     ................
    2cb4:	00 ff ff fe fd fd fc fc fb fa fa f9 f8 f8 f7 f7     ................
    2cc4:	00 ff ff fe fe fd fd fc fb fb fa fa f9 f9 f8 f8     ................
    2cd4:	00 ff ff fe fe fd fd fc fc fb fb fa fa f9 f9 f8     ................
    2ce4:	00 00 ff ff fe fe fd fd fc fc fc fb fb fa fa f9     ................
    2cf4:	00 00 ff ff fe fe fe fd fd fd fc fc fb fb fb fa     ................
    2d04:	00 00 ff ff ff fe fe fe fd fd fd fd fc fc fc fb     ................
    2d14:	00 00 ff ff ff ff fe fe fe fe fd fd fd fd fc fc     ................
    2d24:	00 00 00 ff ff ff ff ff fe fe fe fe fe fe fd fd     ................
    2d34:	00 00 00 00 ff ff ff ff ff ff ff ff fe fe fe fe     ................
	...
    2d4c:	ff ff ff ff ff ff ff ff 00 00 00 00 00 00 00 00     ................
	...
    2d6c:	01 01 01 01 01 01 01 01 00 00 00 00 01 01 01 01     ................
    2d7c:	01 01 01 01 02 02 02 02 00 00 00 01 01 01 01 01     ................
    2d8c:	02 02 02 02 02 02 03 03 00 00 01 01 01 01 02 02     ................
    2d9c:	02 02 03 03 03 03 04 04 00 00 01 01 01 02 02 02     ................
    2dac:	03 03 03 03 04 04 04 05 00 00 01 01 02 02 02 03     ................
    2dbc:	03 03 04 04 05 05 05 06 00 00 01 01 02 02 03 03     ................
    2dcc:	04 04 04 05 05 06 06 07 00 01 01 02 02 03 03 04     ................
    2ddc:	04 05 05 06 06 07 07 08 00 01 01 02 02 03 03 04     ................
    2dec:	05 05 06 06 07 07 08 08 00 01 01 02 03 03 04 04     ................
    2dfc:	05 06 06 07 08 08 09 09 00 01 01 02 03 03 04 05     ................
    2e0c:	06 06 07 08 08 09 0a 0a 00 01 02 02 03 04 05 05     ................
    2e1c:	06 07 08 08 09 0a 0b 0b 00 01 02 02 03 04 05 06     ................
    2e2c:	07 07 08 09 0a 0b 0b 0c 00 01 02 03 04 04 05 06     ................
    2e3c:	07 08 09 0a 0b 0b 0c 0d 00 01 02 03 04 05 06 07     ................
    2e4c:	08 08 09 0a 0b 0c 0d 0e 00 01 02 03 04 05 06 07     ................
    2e5c:	08 09 0a 0b 0c 0d 0e 0f 00 01 02 03 04 05 06 07     ................
    2e6c:	09 0a 0b 0c 0d 0e 0f 10 00 01 02 03 05 06 07 08     ................
    2e7c:	09 0a 0b 0c 0e 0f 10 11 00 01 02 04 05 06 07 08     ................
    2e8c:	0a 0b 0c 0d 0e 0f 11 12 00 01 03 04 05 06 08 09     ................
    2e9c:	0a 0b 0d 0e 0f 10 12 13 00 01 03 04 05 07 08 09     ................
    2eac:	0b 0c 0d 0e 10 11 12 14 00 01 03 04 06 07 08 0a     ................
    2ebc:	0b 0c 0e 0f 11 12 13 15 00 01 03 04 06 07 09 0a     ................
    2ecc:	0c 0d 0e 10 11 13 14 16 00 02 03 05 06 08 09 0b     ................
    2edc:	0c 0e 0f 11 12 14 15 17 00 02 03 05 06 08 09 0b     ................
    2eec:	0d 0e 10 11 13 14 16 17 00 02 03 05 07 08 0a 0b     ................
    2efc:	0d 0f 10 12 14 15 17 18 00 02 03 05 07 08 0a 0c     ................
    2f0c:	0e 0f 11 13 14 16 18 19 00 02 04 05 07 09 0b 0c     ................
    2f1c:	0e 10 12 13 15 17 19 1a 00 02 04 05 07 09 0b 0d     ................
    2f2c:	0f 10 12 14 16 18 19 1b 00 02 04 06 08 09 0b 0d     ................
    2f3c:	0f 11 13 15 17 18 1a 1c 00 02 04 06 08 0a 0c 0e     ................
    2f4c:	10 11 13 15 17 19 1b 1d 00 02 04 06 08 0a 0c 0e     ................
    2f5c:	10 12 14 16 18 1a 1c 1e 00 02 04 06 08 0a 0c 0e     ................
    2f6c:	11 13 15 17 19 1b 1d 1f 00 02 04 06 09 0b 0d 0f     ................
    2f7c:	11 13 15 17 1a 1c 1e 20 00 02 04 07 09 0b 0d 0f     ....... ........
    2f8c:	12 14 16 18 1a 1c 1f 21 00 02 05 07 09 0b 0e 10     .......!........
    2f9c:	12 14 17 19 1b 1d 20 22 00 02 05 07 09 0c 0e 10     ...... "........
    2fac:	13 15 17 19 1c 1e 20 23 00 02 05 07 0a 0c 0e 11     ...... #........
    2fbc:	13 15 18 1a 1d 1f 21 24 00 02 05 07 0a 0c 0f 11     ......!$........
    2fcc:	14 16 18 1b 1d 20 22 25 00 03 05 08 0a 0d 0f 12     ..... "%........
    2fdc:	14 17 19 1c 1e 21 23 26 00 03 05 08 0a 0d 0f 12     .....!#&........
    2fec:	15 17 1a 1c 1f 21 24 26 00 03 05 08 0b 0d 10 12     .....!$&........
    2ffc:	15 18 1a 1d 20 22 25 27 00 03 05 08 0b 0d 10 13     .... "%'........
    300c:	16 18 1b 1e 20 23 26 28 00 03 06 08 0b 0e 11 13     .... #&(........
    301c:	16 19 1c 1e 21 24 27 29 00 03 06 08 0b 0e 11 14     ....!$')........
    302c:	17 19 1c 1f 22 25 27 2a 00 03 06 09 0c 0e 11 14     ...."%'*........
    303c:	17 1a 1d 20 23 25 28 2b 00 03 06 09 0c 0f 12 15     ... #%(+........
    304c:	18 1a 1d 20 23 26 29 2c 00 03 06 09 0c 0f 12 15     ... #&),........
    305c:	18 1b 1e 21 24 27 2a 2d 00 03 06 09 0c 0f 12 15     ...!$'*-........
    306c:	19 1c 1f 22 25 28 2b 2e 00 03 06 09 0d 10 13 16     ..."%(+.........
    307c:	19 1c 1f 22 26 29 2c 2f 00 03 06 0a 0d 10 13 16     ..."&),/........
    308c:	1a 1d 20 23 26 29 2d 30                             .. #&)-0

00003094 <PM_HELP_HDR_1>:
    3094:	0d 0a 0d 0a 0d 0a 2a 2a 2a 2a 2a 2a 2a 2a 2a 2a     ......**********
    30a4:	2a 2a 0d 0a 00                                      **...

000030a9 <PM_HELP_HDR_2>:
    30a9:	2a 20 43 4f 4d 4d 41 4e 44 53 20 2a 0d 0a 2a 2a     * COMMANDS *..**
    30b9:	2a 2a 2a 2a 2a 2a 2a 2a 2a 2a 0d 0a 0d 0a 00        **********.....

000030c8 <PM_HELP__HASH_1>:
    30c8:	23 09 09 61 6e 79 20 74 65 78 74 20 69 73 20 74     #..any text is t
    30d8:	72 61 6e 73 66 65 72 65 64 20 74 6f 20 74 68 65     ransfered to the
    30e8:	20 53 49 4d 38 30 38 2e 0d 0a 00                     SIM808....

000030f3 <PM_HELP_ADC_1>:
    30f3:	61 64 63 3d 09 09 30 3a 20 74 75 72 6e 20 41 44     adc=..0: turn AD
    3103:	43 41 20 61 6e 64 20 41 44 43 42 20 6f 66 66 2c     CA and ADCB off,
    3113:	20 00                                                .

00003115 <PM_HELP_ADC_2>:
    3115:	31 3a 20 74 75 72 6e 20 41 44 43 41 20 61 6e 64     1: turn ADCA and
    3125:	20 41 44 43 42 20 6f 6e 2e 0d 0a 00                  ADCB on....

00003131 <PM_HELP_APRS_1>:
    3131:	61 70 72 73 3d 09 09 30 3a 20 4f 46 46 2c 20 31     aprs=..0: OFF, 1
    3141:	3a 20 4f 4e 2e 0d 0a 00                             : ON....

00003149 <PM_HELP_APRS_2>:
    3149:	09 09 63 61 6c 6c 3d 3c 73 74 72 3e 3a 20 63 61     ..call=<str>: ca
    3159:	6c 6c 73 69 67 6e 2e 0d 0a 00                       llsign....

00003163 <PM_HELP_APRS_3>:
    3163:	09 09 73 73 69 64 3d 5b 2d 5d 30 2d 31 35 3a 20     ..ssid=[-]0-15: 
    3173:	53 53 49 44 2e 0d 0a 00                             SSID....

0000317b <PM_HELP_APRS_4>:
    317b:	09 09 73 5f 6e 61 6d 65 3d 3c 73 74 72 3e 3a 20     ..s_name=<str>: 
    318b:	41 50 52 53 20 53 65 72 76 69 63 65 20 6e 61 6d     APRS Service nam
    319b:	65 2e 0d 0a 00                                      e....

000031a0 <PM_HELP_APRS_5>:
    31a0:	09 09 73 5f 75 73 65 72 3d 3c 73 74 72 3e 3a 20     ..s_user=<str>: 
    31b0:	41 50 52 53 20 53 65 72 76 69 63 65 20 75 73 65     APRS Service use
    31c0:	72 20 6c 6f 67 69 6e 2e 0d 0a 00                    r login....

000031cb <PM_HELP_APRS_6>:
    31cb:	09 09 73 5f 70 77 64 3d 3c 73 74 72 3e 3a 20 41     ..s_pwd=<str>: A
    31db:	50 52 53 20 53 65 72 76 69 63 65 20 70 61 73 73     PRS Service pass
    31eb:	77 6f 72 64 2e 0d 0a 00                             word....

000031f3 <PM_HELP_APRS_7>:
    31f3:	09 09 69 70 5f 70 72 6f 74 6f 3d 3c 73 74 72 3e     ..ip_proto=<str>
    3203:	3a 20 41 50 52 53 20 49 50 20 70 72 6f 74 6f 63     : APRS IP protoc
    3213:	6f 6c 20 28 54 43 50 2c 20 55 44 50 29 2e 0d 0a     ol (TCP, UDP)...
	...

00003224 <PM_HELP_APRS_8>:
    3224:	09 09 69 70 5f 6e 61 6d 65 3d 3c 73 74 72 3e 3a     ..ip_name=<str>:
    3234:	20 41 50 52 53 20 49 50 20 68 6f 73 74 20 6e 61      APRS IP host na
    3244:	6d 65 2e 0d 0a 00                                   me....

0000324a <PM_HELP_APRS_9>:
    324a:	09 09 69 70 5f 70 6f 72 74 3d 30 2d 36 35 35 33     ..ip_port=0-6553
    325a:	35 3a 20 41 50 52 53 20 49 50 20 70 6f 72 74 2e     5: APRS IP port.
    326a:	0d 0a 00                                            ...

0000326d <PM_HELP_APRS_10>:
    326d:	09 09 68 5f 75 73 65 72 3d 3c 73 74 72 3e 3a 20     ..h_user=<str>: 
    327d:	41 50 52 53 20 48 6f 73 74 20 75 73 65 72 20 6c     APRS Host user l
    328d:	6f 67 69 6e 2e 0d 0a 00                             ogin....

00003295 <PM_HELP_APRS_11>:
    3295:	09 09 68 5f 70 77 64 3d 3c 73 74 72 3e 3a 20 41     ..h_pwd=<str>: A
    32a5:	50 52 53 20 48 6f 73 74 20 70 61 73 73 77 6f 72     PRS Host passwor
    32b5:	64 2e 0d 0a 00                                      d....

000032ba <PM_HELP_AT_1>:
    32ba:	41 54 09 09 43 4d 44 20 74 6f 20 73 65 6e 64 20     AT..CMD to send 
    32ca:	74 6f 20 74 68 65 20 53 49 4d 38 30 38 2e 0d 0a     to the SIM808...
	...

000032db <PM_HELP_BIAS_1>:
    32db:	62 69 61 73 3d 09 09 30 2d 36 33 3a 20 62 69 61     bias=..0-63: bia
    32eb:	73 20 76 6f 6c 74 61 67 65 20 00                    s voltage .

000032f6 <PM_HELP_BIAS_2>:
    32f6:	66 6f 72 20 4c 43 44 20 63 6f 6e 74 72 61 73 74     for LCD contrast
    3306:	2e 0d 0a 00                                         ....

0000330a <PM_HELP_BL_1>:
    330a:	62 6c 3d 09 09 30 2d 32 35 35 3a 20 62 61 63 6b     bl=..0-255: back
    331a:	6c 69 67 68 74 20 50 57 4d 2c 20 00                 light PWM, .

00003326 <PM_HELP_BL_2>:
    3326:	2d 31 3a 20 41 55 54 4f 2c 20 2d 32 3a 20 54 55     -1: AUTO, -2: TU
    3336:	52 4e 4c 49 47 48 54 20 73 70 65 63 69 61 6c 2e     RNLIGHT special.
    3346:	0d 0a 00                                            ...

00003349 <PM_HELP_CAL_1>:
    3349:	63 61 6c 3d 09 09 64 65 66 61 75 6c 74 73 3a 20     cal=..defaults: 
    3359:	73 61 76 65 20 64 65 66 61 75 6c 74 20 76 61 6c     save default val
    3369:	75 65 73 20 00                                      ues .

0000336e <PM_HELP_CAL_2>:
    336e:	74 6f 20 45 45 50 52 4f 4d 2e 0d 0a 00              to EEPROM....

0000337b <PM_HELP_CAL_3>:
    337b:	09 09 61 63 63 65 6c 78 3a 20 58 2d 61 78 69 73     ..accelx: X-axis
    338b:	20 31 67 20 66 61 63 74 2d 63 61 6c 2c 20 59 2f      1g fact-cal, Y/
    339b:	5a 20 6f 66 66 73 65 74 2d 63 61 6c 2e 0d 0a 00     Z offset-cal....

000033ab <PM_HELP_CAL_4>:
    33ab:	09 09 61 63 63 65 6c 79 3a 20 59 2d 61 78 69 73     ..accely: Y-axis
    33bb:	20 31 67 20 66 61 63 74 2d 63 61 6c 2c 20 58 2f      1g fact-cal, X/
    33cb:	5a 20 6f 66 66 73 65 74 2d 63 61 6c 2e 0d 0a 00     Z offset-cal....

000033db <PM_HELP_CAL_5>:
    33db:	09 09 61 63 63 65 6c 7a 3a 20 5a 2d 61 78 69 73     ..accelz: Z-axis
    33eb:	20 31 67 20 66 61 63 74 2d 63 61 6c 2c 20 58 2f      1g fact-cal, X/
    33fb:	59 20 6f 66 66 73 65 74 2d 63 61 6c 2e 0d 0a 00     Y offset-cal....

0000340b <PM_HELP_CAL_6>:
    340b:	09 09 67 79 72 6f 3a 20 72 65 64 75 63 65 20 47     ..gyro: reduce G
    341b:	59 52 4f 20 6f 66 66 73 65 74 20 65 72 72 6f 72     YRO offset error
    342b:	73 2e 0d 0a 00                                      s....

00003430 <PM_HELP_DAC_1>:
    3430:	64 61 63 3d 09 09 30 3a 20 74 75 72 6e 20 44 41     dac=..0: turn DA
    3440:	43 42 20 6f 66 66 2c 20 00                          CB off, .

00003449 <PM_HELP_DAC_2>:
    3449:	31 3a 20 74 75 72 6e 20 44 41 43 42 20 6f 6e 2e     1: turn DACB on.
    3459:	0d 0a 00                                            ...

0000345c <PM_HELP_DDS_1>:
    345c:	64 64 73 3d 61 2c 62 2c 63 09 61 3a 20 44 44 53     dds=a,b,c.a: DDS
    346c:	30 20 66 72 65 71 75 65 6e 63 79 20 6d 48 7a 2c     0 frequency mHz,
    347c:	20 00                                                .

0000347e <PM_HELP_DDS_2>:
    347e:	62 3a 20 44 44 53 31 20 6d 48 7a 2c 20 00           b: DDS1 mHz, .

0000348c <PM_HELP_DDS_3>:
    348c:	63 3a 20 73 74 61 72 74 69 6e 67 20 70 68 61 73     c: starting phas
    349c:	65 20 6f 66 20 44 44 53 31 2d 44 44 53 30 20 64     e of DDS1-DDS0 d
    34ac:	65 67 2e 0d 0a 00                                   eg....

000034b2 <PM_HELP_EB_1>:
    34b2:	65 62 3d 09 09 30 3a 20 65 72 72 6f 72 20 62 65     eb=..0: error be
    34c2:	65 70 20 4f 46 46 2c 20 31 3a 20 4f 4e 2e 0d 0a     ep OFF, 1: ON...
	...

000034d3 <PM_HELP_ENV_T_1>:
    34d3:	65 6e 76 5f 74 3d 09 09 74 65 6d 70 3a 20 65 6e     env_t=..temp: en
    34e3:	76 69 72 6f 6e 6d 65 6e 74 20 74 65 6d 70 20 69     vironment temp i
    34f3:	6e 20 64 65 67 43 2e 0d 0a 00                       n degC....

000034fd <PM_HELP_GSM_1>:
    34fd:	67 73 6d 3d 09 09 30 3a 20 4f 46 46 2c 20 31 3a     gsm=..0: OFF, 1:
    350d:	20 4f 4e 2e 0d 0a 00                                 ON....

00003514 <PM_HELP_GSM_2>:
    3514:	09 09 61 70 72 73 3d 30 3a 20 41 50 52 53 20 76     ..aprs=0: APRS v
    3524:	69 61 20 47 53 4d 20 4f 46 46 2c 20 31 3a 20 4f     ia GSM OFF, 1: O
    3534:	4e 2e 0d 0a 00                                      N....

00003539 <PM_HELP_GSM_3>:
    3539:	09 09 70 69 6e 3d 3c 70 69 6e 3e 3a 20 74 68 65     ..pin=<pin>: the
    3549:	20 50 49 4e 20 6f 66 20 74 68 65 20 47 53 4d 20      PIN of the GSM 
    3559:	73 6d 61 72 74 20 63 61 72 64 2e 0d 0a 00           smart card....

00003567 <PM_HELP_HELP_1>:
    3567:	68 65 6c 70 09 09 54 68 69 73 20 69 6e 66 6f 72     help..This infor
    3577:	6d 61 74 69 6f 6e 20 70 61 67 65 20 00              mation page .

00003584 <PM_HELP_HELP_2>:
    3584:	61 62 6f 75 74 20 61 6c 6c 20 61 76 61 69 6c 61     about all availa
    3594:	62 6c 65 20 63 6f 6d 6d 61 6e 64 73 2e 0d 0a 00     ble commands....

000035a4 <PM_HELP_INFO_1>:
    35a4:	69 6e 66 6f 3d 09 09 30 2d 32 35 35 3a 20 28 62     info=..0-255: (b
    35b4:	69 74 6d 61 73 6b 29 20 2d 2d 3e 20 30 3a 20 4f     itmask) --> 0: O
    35c4:	46 46 2c 0d 0a 00                                   FF,...

000035ca <PM_HELP_INFO_2>:
    35ca:	09 09 2d 20 30 78 30 31 3a 20 41 54 78 6d 65 67     ..- 0x01: ATxmeg
    35da:	61 2e 0d 0a 00                                      a....

000035df <PM_HELP_INFO_3>:
    35df:	09 09 2d 20 30 78 30 32 3a 20 53 49 4d 38 30 38     ..- 0x02: SIM808
    35ef:	2e 0d 0a 00                                         ....

000035f3 <PM_HELP_INFO_4>:
    35f3:	09 09 2d 20 30 78 30 34 3a 20 31 50 50 53 2f 50     ..- 0x04: 1PPS/P
    3603:	4c 4c 2e 0d 0a 00                                   LL....

00003609 <PM_HELP_KB_1>:
    3609:	6b 62 3d 09 09 30 3a 20 6b 65 79 20 62 65 65 70     kb=..0: key beep
    3619:	20 4f 46 46 2c 20 31 3a 20 4f 4e 2e 0d 0a 00         OFF, 1: ON....

00003628 <PM_HELP_PT_1>:
    3628:	70 74 3d 09 09 30 3a 20 70 69 74 63 68 20 74 6f     pt=..0: pitch to
    3638:	6e 65 20 4f 46 46 2c 20 00                          ne OFF, .

00003641 <PM_HELP_PT_2>:
    3641:	31 3a 20 74 75 72 6e 20 73 70 65 65 64 2c 20 32     1: turn speed, 2
    3651:	3a 20 76 61 72 69 6f 6d 65 74 65 72 2e 0d 0a 00     : variometer....

00003661 <PM_HELP_QNH_AUTO_1>:
    3661:	71 6e 68 3d 09 09 61 75 74 6f 3a 20 68 65 69 67     qnh=..auto: heig
    3671:	68 74 20 69 73 20 74 61 6b 65 6e 20 66 72 6f 6d     ht is taken from
    3681:	20 47 50 53 2e 0d 0a 00                              GPS....

00003689 <PM_HELP_QNH_M_1>:
    3689:	71 6e 68 5f 6d 3d 09 09 68 65 69 67 68 74 3a 20     qnh_m=..height: 
    3699:	66 69 78 65 64 20 76 61 6c 75 65 20 69 6e 20 6d     fixed value in m
    36a9:	65 74 65 72 73 2e 0d 0a 00                          eters....

000036b2 <PM_HELP_RESET_1>:
    36b2:	72 65 73 65 74 3d 09 09 31 3a 20 72 65 62 6f 6f     reset=..1: reboo
    36c2:	74 20 41 4c 4c 2e 0d 0a 00                          t ALL....

000036cb <PM_HELP_SHUT_1>:
    36cb:	73 68 75 74 09 09 53 68 75 74 64 6f 77 6e 20 74     shut..Shutdown t
    36db:	68 69 73 20 64 65 76 69 63 65 2e 0d 0a 00           his device....

000036e9 <PM_HELP_XO_1>:
    36e9:	78 6f 3d 09 09 30 2d 36 35 35 33 35 3a 20 56 43     xo=..0-65535: VC
    36f9:	54 43 58 4f 20 70 75 6c 6c 20 76 6f 6c 74 61 67     TCXO pull voltag
    3709:	65 2c 20 00                                         e, .

0000370d <PM_HELP_XO_2>:
    370d:	2d 31 3a 20 50 4c 4c 20 4f 4e 2e 0d 0a 00           -1: PLL ON....

0000371b <PM_IP_CMD_NewLine>:
    371b:	0d 0a 00                                            ...

0000371e <PM_IP_CMD_CmdLine>:
    371e:	0d 0a 3e 20 00                                      ..> .

00003723 <PM_IP_CMD_adc>:
    3723:	61 64 63 3d 00                                      adc=.

00003728 <PM_IP_CMD_aprs_num>:
    3728:	61 70 72 73 3d 00                                   aprs=.

0000372e <PM_IP_CMD_aprs_call>:
    372e:	61 70 72 73 3d 63 61 6c 6c 3d 00                    aprs=call=.

00003739 <PM_IP_CMD_aprs_ssid>:
    3739:	61 70 72 73 3d 73 73 69 64 3d 00                    aprs=ssid=.

00003744 <PM_IP_CMD_aprs_link_name>:
    3744:	61 70 72 73 3d 73 5f 6e 61 6d 65 3d 00              aprs=s_name=.

00003751 <PM_IP_CMD_aprs_link_user>:
    3751:	61 70 72 73 3d 73 5f 75 73 65 72 3d 00              aprs=s_user=.

0000375e <PM_IP_CMD_aprs_link_pwd>:
    375e:	61 70 72 73 3d 73 5f 70 77 64 3d 00                 aprs=s_pwd=.

0000376a <PM_IP_CMD_aprs_ip_proto>:
    376a:	61 70 72 73 3d 69 70 5f 70 72 6f 74 6f 3d 00        aprs=ip_proto=.

00003779 <PM_IP_CMD_aprs_ip_name>:
    3779:	61 70 72 73 3d 69 70 5f 6e 61 6d 65 3d 00           aprs=ip_name=.

00003787 <PM_IP_CMD_aprs_ip_port>:
    3787:	61 70 72 73 3d 69 70 5f 70 6f 72 74 3d 00           aprs=ip_port=.

00003795 <PM_IP_CMD_aprs_user>:
    3795:	61 70 72 73 3d 75 73 65 72 3d 00                    aprs=user=.

000037a0 <PM_IP_CMD_aprs_pwd>:
    37a0:	61 70 72 73 3d 70 77 64 3d 00                       aprs=pwd=.

000037aa <PM_IP_CMD_AT>:
    37aa:	41 54 00                                            AT.

000037ad <PM_IP_CMD_A_slash>:
    37ad:	41 2f 00                                            A/.

000037b0 <PM_IP_CMD_bias>:
    37b0:	62 69 61 73 3d 00                                   bias=.

000037b6 <PM_IP_CMD_bl>:
    37b6:	62 6c 3d 00                                         bl=.

000037ba <PM_IP_CMD_cal_accelx>:
    37ba:	63 61 6c 3d 61 63 63 65 6c 78 00                    cal=accelx.

000037c5 <PM_IP_CMD_cal_accely>:
    37c5:	63 61 6c 3d 61 63 63 65 6c 79 00                    cal=accely.

000037d0 <PM_IP_CMD_cal_accelz>:
    37d0:	63 61 6c 3d 61 63 63 65 6c 7a 00                    cal=accelz.

000037db <PM_IP_CMD_cal_defaults>:
    37db:	63 61 6c 3d 64 65 66 61 75 6c 74 73 00              cal=defaults.

000037e8 <PM_IP_CMD_cal_gyro>:
    37e8:	63 61 6c 3d 67 79 72 6f 00                          cal=gyro.

000037f1 <PM_IP_CMD_dac>:
    37f1:	64 61 63 3d 00                                      dac=.

000037f6 <PM_IP_CMD_dds>:
    37f6:	64 64 73 3d 00                                      dds=.

000037fb <PM_IP_CMD_eb>:
    37fb:	65 62 3d 00                                         eb=.

000037ff <PM_IP_CMD_env_t>:
    37ff:	65 6e 76 5f 74 3d 00                                env_t=.

00003806 <PM_IP_CMD_gsm_num>:
    3806:	67 73 6d 3d 00                                      gsm=.

0000380b <PM_IP_CMD_gsm_aprs>:
    380b:	67 73 6d 3d 61 70 72 73 3d 00                       gsm=aprs=.

00003815 <PM_IP_CMD_gsm_pin>:
    3815:	67 73 6d 3d 70 69 6e 3d 00                          gsm=pin=.

0000381e <PM_IP_CMD_help>:
    381e:	68 65 6c 70 00                                      help.

00003823 <PM_IP_CMD_info>:
    3823:	69 6e 66 6f 3d 00                                   info=.

00003829 <PM_IP_CMD_kb>:
    3829:	6b 62 3d 00                                         kb=.

0000382d <PM_IP_CMD_pt>:
    382d:	70 74 3d 00                                         pt=.

00003831 <PM_IP_CMD_qnh_auto>:
    3831:	71 6e 68 3d 61 75 74 6f 00                          qnh=auto.

0000383a <PM_IP_CMD_qnh_m>:
    383a:	71 6e 68 5f 6d 3d 00                                qnh_m=.

00003841 <PM_IP_CMD_reset>:
    3841:	72 65 73 65 74 3d 00                                reset=.

00003848 <PM_IP_CMD_shut>:
    3848:	73 68 75 74 00                                      shut.

0000384d <PM_IP_CMD_xo>:
    384d:	78 6f 3d 00                                         xo=.

00003851 <PM_UNKNOWN_01>:
    3851:	0d 0a 3f 3f 3f 20 75 6e 6b 6e 6f 77 6e 20 63 6f     ..??? unknown co
    3861:	6d 6d 61 6e 64 20 2d 20 66 6f 72 20 61 73 73 69     mmand - for assi
    3871:	73 74 61 6e 63 65 20 65 6e 74 65 72 20 20 68 65     stance enter  he
    3881:	6c 70 0d 0a 00                                      lp...

00003886 <PM_FORMAT_02LD>:
    3886:	25 30 32 6c 64 00                                   %02ld.

0000388c <PM_FORMAT_03LD>:
    388c:	25 30 33 6c 64 00                                   %03ld.

00003892 <PM_FORMAT_4LD>:
    3892:	25 34 6c 64 00                                      %4ld.

00003897 <PM_FORMAT_4F1>:
    3897:	25 34 2e 31 66 00                                   %4.1f.

0000389d <PM_FORMAT_5F1>:
    389d:	25 35 2e 31 66 00                                   %5.1f.

000038a3 <PM_FORMAT_5F3>:
    38a3:	25 35 2e 33 66 00                                   %5.3f.

000038a9 <PM_FORMAT_05LD>:
    38a9:	25 30 35 6c 64 00                                   %05ld.

000038af <PM_FORMAT_05F2>:
    38af:	25 30 35 2e 32 66 00                                %05.2f.

000038b6 <PM_FORMAT_07F2>:
    38b6:	25 30 37 2e 32 66 00                                %07.2f.

000038bd <PM_FORMAT_KMPH>:
    38bd:	6b 6d 68 00                                         kmh.

000038c1 <PM_TWI1_INIT_HYGRO_01>:
    38c1:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48     ..TWI-onboard: H
    38d1:	79 67 72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d     ygro SHT31-DIS -
    38e1:	20 49 32 43 20 61 64 64 72 65 73 73 3a 20 30 78      I2C address: 0x
    38f1:	25 30 32 58 0d 0a 00                                %02X...

000038f8 <PM_TWI1_INIT_HYGRO_02>:
    38f8:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48 79 67     TWI-onboard: Hyg
    3908:	72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d 20 20     ro SHT31-DIS -  
    3918:	20 61 64 64 72 65 73 73 20 4e 41 43 4b 20 2f 20      address NACK / 
    3928:	27 62 72 65 61 6b 27 20 62 61 64 20 72 65 73 70     'break' bad resp
    3938:	6f 6e 73 65 0d 0a 00                                onse...

0000393f <PM_TWI1_INIT_HYGRO_03>:
    393f:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48 79 67     TWI-onboard: Hyg
    394f:	72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d 20 20     ro SHT31-DIS -  
    395f:	20 73 74 61 74 75 73 3a 20 30 78 25 30 32 58 0d      status: 0x%02X.
    396f:	0a 00                                               ..

00003971 <PM_TWI1_INIT_HYGRO_04>:
    3971:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    3981:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

0000398f <PM_TWI1_INIT_HYGRO_05>:
    398f:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    399f:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    39af:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

000039c0 <PM_TWI1_INIT_ONBOARD_HYGRO_OK>:
    39c0:	49 6e 69 74 3a 20 48 79 67 72 6f 20 73 75 63 63     Init: Hygro succ
    39d0:	65 73 73 00                                         ess.

000039d4 <PM_TWI1_INIT_GYRO_01>:
    39d4:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47     ..TWI-onboard: G
    39e4:	79 72 6f 20 4d 50 55 2d 39 32 35 30 20 2d 20 49     yro MPU-9250 - I
    39f4:	32 43 20 61 64 64 72 65 73 73 3a 20 30 78 25 30     2C address: 0x%0
    3a04:	32 58 2c 20 30 78 25 30 32 58 0d 0a 00              2X, 0x%02X...

00003a11 <PM_TWI1_INIT_GYRO_02>:
    3a11:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47 79 72     TWI-onboard: Gyr
    3a21:	6f 20 4d 50 55 2d 39 32 35 30 20 20 20 2d 20 20     o MPU-9250   -  
    3a31:	20 27 72 65 73 65 74 20 31 27 20 62 61 64 20 72      'reset 1' bad r
    3a41:	65 73 70 6f 6e 73 65 0d 0a 00                       esponse...

00003a4b <PM_TWI1_INIT_GYRO_03>:
    3a4b:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47 79 72     TWI-onboard: Gyr
    3a5b:	6f 20 4d 50 55 2d 39 32 35 30 20 2d 20 20 20 20     o MPU-9250 -    
    3a6b:	20 76 65 72 73 69 6f 6e 3a 20 30 78 25 30 32 58      version: 0x%02X
    3a7b:	2c 20 30 78 25 30 32 58 0d 0a 00                    , 0x%02X...

00003a86 <PM_TWI1_INIT_GYRO_04>:
    3a86:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    3a96:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

00003aa4 <PM_TWI1_INIT_GYRO_05>:
    3aa4:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    3ab4:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    3ac4:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

00003ad5 <PM_TWI1_INIT_ONBOARD_GYRO_OK>:
    3ad5:	49 6e 69 74 3a 20 47 79 72 6f 20 20 73 75 63 63     Init: Gyro  succ
    3ae5:	65 73 73 00                                         ess.

00003ae9 <PM_TWI1_INIT_BARO_01>:
    3ae9:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 42     ..TWI-onboard: B
    3af9:	61 72 6f 20 4d 53 35 36 30 37 30 32 42 41 30 33     aro MS560702BA03
    3b09:	2d 35 30 20 2d 20 49 32 43 20 61 64 64 72 65 73     -50 - I2C addres
    3b19:	73 3a 20 30 78 25 30 32 58 0d 0a 00                 s: 0x%02X...

00003b25 <PM_TWI1_INIT_BARO_02>:
    3b25:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 42 41     TWI-onboard:  BA
    3b35:	44 20 72 65 61 64 69 6e 67 20 73 65 72 69 61 6c     D reading serial
    3b45:	2f 43 52 43 20 77 6f 72 64 2e 20 28 73 63 3d 25     /CRC word. (sc=%
    3b55:	64 29 0d 0a 00                                      d)...

00003b5a <PM_TWI1_INIT_BARO_03>:
    3b5a:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 42 61 72     TWI-onboard: Bar
    3b6a:	6f 20 4d 53 35 36 30 37 30 32 42 41 30 33 2d 35     o MS560702BA03-5
    3b7a:	30 20 2d 20 20 20 20 20 73 65 72 69 61 6c 23 3a     0 -     serial#:
    3b8a:	20 25 64 0d 0a 00                                    %d...

00003b90 <PM_TWI1_INIT_BARO_04>:
    3b90:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 42 41     TWI-onboard:  BA
    3ba0:	44 20 72 65 61 64 69 6e 67 20 50 52 4f 4d 20 61     D reading PROM a
    3bb0:	64 64 72 65 73 73 20 25 64 2e 20 28 73 63 3d 25     ddress %d. (sc=%
    3bc0:	64 29 0d 0a 00                                      d)...

00003bc5 <PM_TWI1_INIT_BARO_05>:
    3bc5:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    3bd5:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

00003be3 <PM_TWI1_INIT_BARO_06>:
    3be3:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    3bf3:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    3c03:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

00003c14 <PM_TWI1_INIT_ONBOARD_BARO_OK>:
    3c14:	49 6e 69 74 3a 20 42 61 72 6f 20 20 73 75 63 63     Init: Baro  succ
    3c24:	65 73 73 00                                         ess.

00003c28 <PM_TWI1_INIT_ONBOARD_01>:
    3c28:	2d 2d 2d 2d 2d 2d 2d 2d 2d 2d 2d 0d 0a 0d 0a 00     -----------.....

00003c38 <PM_TWIHEADER_FINDMESAT>:
    3c38:	46 69 6e 64 4d 65 53 41 54 00                       FindMeSAT.

00003c42 <PM_TWIHEADER_BY_DF4IAH>:
    3c42:	62 79 20 44 46 34 49 41 48 00                       by DF4IAH.

00003c4c <PM_TWIINIT_DATE_TIME>:
    3c4c:	20 20 20 20 2d 20 20 2d 20 20 20 20 20 3a 20 20         -  -     :  
    3c5c:	3a 20 20 20 55 54 43 00                             :   UTC.

00003c64 <PM_TWIINIT_MP_TEMP>:
    3c64:	6d 50 20 54 65 6d 70 20 3d 00                       mP Temp =.

00003c6e <PM_TWIINIT_MP_UUSB>:
    3c6e:	55 75 73 62 20 3d 00                                Uusb =.

00003c75 <PM_TWIINIT_MP_UBAT>:
    3c75:	55 62 61 74 20 3d 00                                Ubat =.

00003c7c <PM_TWIINIT_MP_UVCTCXO>:
    3c7c:	55 76 63 74 63 78 6f 20 3d 00                       Uvctcxo =.

00003c86 <PM_TWIINIT_ENV_TEMP>:
    3c86:	45 6e 76 54 65 6d 70 20 3d 00                       EnvTemp =.

00003c90 <PM_TWIINIT_ENV_RELH>:
    3c90:	45 6e 76 52 65 6c 48 20 3d 00                       EnvRelH =.

00003c9a <PM_TWIINIT_DP_TEMP>:
    3c9a:	44 50 5f 54 65 6d 70 20 3d 00                       DP_Temp =.

00003ca4 <PM_TWIINIT_QNH>:
    3ca4:	51 4e 48 20 68 50 61 20 3d 00                       QNH hPa =.

00003cae <PM_TWIINIT_C>:
    3cae:	43 00                                               C.

00003cb0 <PM_TWIINIT_V>:
    3cb0:	56 00                                               V.

00003cb2 <PM_TWIINIT_P100>:
    3cb2:	25 00                                               %.

00003cb4 <PM_TWIINIT_GX>:
    3cb4:	47 78 00                                            Gx.

00003cb7 <PM_TWIINIT_GY>:
    3cb7:	47 79 00                                            Gy.

00003cba <PM_TWIINIT_GZ>:
    3cba:	47 7a 00                                            Gz.

00003cbd <PM_TWIINIT_MAGNETICS>:
    3cbd:	4d 61 67 6e 65 74 69 63 73 00                       Magnetics.

00003cc7 <PM_TWIINIT_ACCEL>:
    3cc7:	41 63 63 65 6c 2e 00                                Accel..

00003cce <PM_APRS_TX_HTTP_L1>:
    3cce:	50 4f 53 54 20 2f 20 48 54 54 50 2f 31 2e 31 0d     POST / HTTP/1.1.
    3cde:	0a 00                                               ..

00003ce0 <PM_APRS_TX_HTTP_L2>:
    3ce0:	43 6f 6e 74 65 6e 74 2d 4c 65 6e 67 74 68 3a 20     Content-Length: 
    3cf0:	25 64 0d 0a 00                                      %d...

00003cf5 <PM_APRS_TX_HTTP_L3>:
    3cf5:	43 6f 6e 74 65 6e 74 2d 54 79 70 65 3a 20 61 70     Content-Type: ap
    3d05:	70 6c 69 63 61 74 69 6f 6e 2f 6f 63 74 65 74 2d     plication/octet-
    3d15:	73 74 72 65 61 6d 0d 0a 00                          stream...

00003d1e <PM_APRS_TX_HTTP_L4>:
    3d1e:	41 63 63 65 70 74 2d 54 79 70 65 3a 20 74 65 78     Accept-Type: tex
    3d2e:	74 2f 70 6c 61 69 6e 0d 0a 0d 0a 00                 t/plain.....

00003d3a <PM_APRS_TX_LOGIN>:
    3d3a:	75 73 65 72 20 25 73 20 70 61 73 73 20 25 73 20     user %s pass %s 
    3d4a:	76 65 72 73 20 25 73 20 25 73 0d 0a 00              vers %s %s...

00003d57 <PM_APRS_TX_FORWARD>:
    3d57:	25 73 25 73 3e 41 50 52 53 2c 54 43 50 49 50 2a     %s%s>APRS,TCPIP*
    3d67:	3a 00                                               :.

00003d69 <PM_APRS_TX_POS>:
    3d69:	21 25 30 32 64 25 35 2e 32 66 25 63 25 63 25 30     !%02d%5.2f%c%c%0
    3d79:	33 64 25 35 2e 32 66 25 63 25 63 25 30 33 64 2f     3d%5.2f%c%c%03d/
    3d89:	25 30 33 64 00                                      %03d.

00003d8e <PM_APRS_TX_N1>:
    3d8e:	25 63 47 78 3d 25 2b 30 36 2e 31 66 64 20 47 79     %cGx=%+06.1fd Gy
    3d9e:	3d 25 2b 30 36 2e 31 66 64 20 47 7a 3d 25 2b 30     =%+06.1fd Gz=%+0
    3dae:	36 2e 31 66 64 00                                   6.1fd.

00003db4 <PM_APRS_TX_N2>:
    3db4:	25 63 41 78 3d 25 2b 36 2e 33 66 67 20 41 79 3d     %cAx=%+6.3fg Ay=
    3dc4:	25 2b 36 2e 33 66 67 20 41 7a 3d 25 2b 36 2e 33     %+6.3fg Az=%+6.3
    3dd4:	66 67 00                                            fg.

00003dd7 <PM_APRS_TX_N3>:
    3dd7:	25 63 4d 78 3d 25 2b 36 2e 31 66 75 54 20 4d 79     %cMx=%+6.1fuT My
    3de7:	3d 25 2b 36 2e 31 66 75 54 20 4d 7a 3d 25 2b 36     =%+6.1fuT Mz=%+6
    3df7:	2e 31 66 75 54 00                                   .1fuT.

00003dfd <PM_APRS_TX_N4>:
    3dfd:	25 63 2f 41 3d 25 30 36 6c 64 20 44 50 3d 25 2b     %c/A=%06ld DP=%+
    3e0d:	35 2e 32 66 43 20 51 4e 48 3d 25 37 2e 32 66 68     5.2fC QNH=%7.2fh
    3e1d:	50 61 00                                            Pa.

00003e20 <PM_APRS_TX_MSGEND>:
    3e20:	0d 0a 00                                            ...

00003e23 <PM_GSM_IP_PROTO_TCP_STR>:
    3e23:	54 43 50 00                                         TCP.

00003e27 <PM_GSM_IP_PROTO_UDP_STR>:
    3e27:	55 44 50 00                                         UDP.

00003e2b <PM_SIM808_INFO_LCD_READY>:
    3e2b:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 2d 20 52     Init: SIM808 - R
    3e3b:	45 41 44 59 2e 00                                   EADY..

00003e41 <PM_SIM808_INFO_READY>:
    3e41:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 2d 2d     SIM808 ser1:  --
    3e51:	3e 20 52 45 41 44 59 2e 0d 0a 0d 0a 00              > READY......

00003e5e <PM_DEBUG_MAIN_1PPS_1>:
    3e5e:	44 45 42 55 47 5f 4d 41 49 4e 5f 31 50 50 53 3a     DEBUG_MAIN_1PPS:
    3e6e:	20 64 69 66 66 3d 25 2b 30 34 64 2c 20 6c 61 73      diff=%+04d, las
    3e7e:	74 5f 61 64 6a 75 73 74 3d 25 64 2c 20 69 6e 53     t_adjust=%d, inS
    3e8e:	70 61 6e 3d 25 64 2c 20 00                          pan=%d, .

00003e97 <PM_DEBUG_MAIN_1PPS_2>:
    3e97:	64 6f 55 70 64 61 74 65 3d 25 64 2c 20 6f 75 74     doUpdate=%d, out
    3ea7:	4f 66 53 79 6e 63 3d 25 64 0d 0a 00 00              OfSync=%d....

00003eb4 <__ctors_end>:
    3eb4:	11 24       	eor	r1, r1
    3eb6:	1f be       	out	0x3f, r1	; 63
    3eb8:	cf ef       	ldi	r28, 0xFF	; 255
    3eba:	cd bf       	out	0x3d, r28	; 61
    3ebc:	df e5       	ldi	r29, 0x5F	; 95
    3ebe:	de bf       	out	0x3e, r29	; 62
    3ec0:	00 e0       	ldi	r16, 0x00	; 0
    3ec2:	0c bf       	out	0x3c, r16	; 60

00003ec4 <__do_copy_data>:
    3ec4:	11 e2       	ldi	r17, 0x21	; 33
    3ec6:	a0 e0       	ldi	r26, 0x00	; 0
    3ec8:	b0 e2       	ldi	r27, 0x20	; 32
    3eca:	ea e4       	ldi	r30, 0x4A	; 74
    3ecc:	f4 e7       	ldi	r31, 0x74	; 116
    3ece:	02 e0       	ldi	r16, 0x02	; 2
    3ed0:	0b bf       	out	0x3b, r16	; 59
    3ed2:	02 c0       	rjmp	.+4      	; 0x3ed8 <__do_copy_data+0x14>
    3ed4:	07 90       	elpm	r0, Z+
    3ed6:	0d 92       	st	X+, r0
    3ed8:	a8 34       	cpi	r26, 0x48	; 72
    3eda:	b1 07       	cpc	r27, r17
    3edc:	d9 f7       	brne	.-10     	; 0x3ed4 <__do_copy_data+0x10>

00003ede <__do_clear_bss>:
    3ede:	21 e3       	ldi	r18, 0x31	; 49
    3ee0:	a8 e4       	ldi	r26, 0x48	; 72
    3ee2:	b1 e2       	ldi	r27, 0x21	; 33
    3ee4:	01 c0       	rjmp	.+2      	; 0x3ee8 <.do_clear_bss_start>

00003ee6 <.do_clear_bss_loop>:
    3ee6:	1d 92       	st	X+, r1

00003ee8 <.do_clear_bss_start>:
    3ee8:	a9 37       	cpi	r26, 0x79	; 121
    3eea:	b2 07       	cpc	r27, r18
    3eec:	e1 f7       	brne	.-8      	; 0x3ee6 <.do_clear_bss_loop>
    3eee:	0f 94 7a 0d 	call	0x21af4	; 0x21af4 <main>
    3ef2:	0d 94 01 3a 	jmp	0x27402	; 0x27402 <_exit>

00003ef6 <__bad_interrupt>:
    3ef6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00003efa <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    3efa:	cf 93       	push	r28
    3efc:	df 93       	push	r29
    3efe:	1f 92       	push	r1
    3f00:	cd b7       	in	r28, 0x3d	; 61
    3f02:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
    3f04:	8f e3       	ldi	r24, 0x3F	; 63
    3f06:	90 e0       	ldi	r25, 0x00	; 0
    3f08:	fc 01       	movw	r30, r24
    3f0a:	80 81       	ld	r24, Z
    3f0c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3f0e:	f8 94       	cli
	return flags;
    3f10:	89 81       	ldd	r24, Y+1	; 0x01
}
    3f12:	0f 90       	pop	r0
    3f14:	df 91       	pop	r29
    3f16:	cf 91       	pop	r28
    3f18:	08 95       	ret

00003f1a <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    3f1a:	cf 93       	push	r28
    3f1c:	df 93       	push	r29
    3f1e:	1f 92       	push	r1
    3f20:	cd b7       	in	r28, 0x3d	; 61
    3f22:	de b7       	in	r29, 0x3e	; 62
    3f24:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    3f26:	8f e3       	ldi	r24, 0x3F	; 63
    3f28:	90 e0       	ldi	r25, 0x00	; 0
    3f2a:	29 81       	ldd	r18, Y+1	; 0x01
    3f2c:	fc 01       	movw	r30, r24
    3f2e:	20 83       	st	Z, r18
}
    3f30:	00 00       	nop
    3f32:	0f 90       	pop	r0
    3f34:	df 91       	pop	r29
    3f36:	cf 91       	pop	r28
    3f38:	08 95       	ret

00003f3a <osc_get_rate>:
	}
}
//@}

static inline uint32_t osc_get_rate(uint8_t id)
{
    3f3a:	cf 93       	push	r28
    3f3c:	df 93       	push	r29
    3f3e:	1f 92       	push	r1
    3f40:	cd b7       	in	r28, 0x3d	; 61
    3f42:	de b7       	in	r29, 0x3e	; 62
    3f44:	89 83       	std	Y+1, r24	; 0x01
	Assert(id != OSC_ID_USBSOF);

	switch (id) {
    3f46:	89 81       	ldd	r24, Y+1	; 0x01
    3f48:	88 2f       	mov	r24, r24
    3f4a:	90 e0       	ldi	r25, 0x00	; 0
    3f4c:	82 30       	cpi	r24, 0x02	; 2
    3f4e:	91 05       	cpc	r25, r1
    3f50:	89 f0       	breq	.+34     	; 0x3f74 <osc_get_rate+0x3a>
    3f52:	83 30       	cpi	r24, 0x03	; 3
    3f54:	91 05       	cpc	r25, r1
    3f56:	1c f4       	brge	.+6      	; 0x3f5e <osc_get_rate+0x24>
    3f58:	01 97       	sbiw	r24, 0x01	; 1
    3f5a:	39 f0       	breq	.+14     	; 0x3f6a <osc_get_rate+0x30>
    3f5c:	1a c0       	rjmp	.+52     	; 0x3f92 <osc_get_rate+0x58>
    3f5e:	84 30       	cpi	r24, 0x04	; 4
    3f60:	91 05       	cpc	r25, r1
    3f62:	69 f0       	breq	.+26     	; 0x3f7e <osc_get_rate+0x44>
    3f64:	08 97       	sbiw	r24, 0x08	; 8
    3f66:	81 f0       	breq	.+32     	; 0x3f88 <osc_get_rate+0x4e>
    3f68:	14 c0       	rjmp	.+40     	; 0x3f92 <osc_get_rate+0x58>
	case OSC_ID_RC2MHZ:
		return 2000000UL;
    3f6a:	80 e8       	ldi	r24, 0x80	; 128
    3f6c:	94 e8       	ldi	r25, 0x84	; 132
    3f6e:	ae e1       	ldi	r26, 0x1E	; 30
    3f70:	b0 e0       	ldi	r27, 0x00	; 0
    3f72:	12 c0       	rjmp	.+36     	; 0x3f98 <osc_get_rate+0x5e>

	case OSC_ID_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL
		return CONFIG_OSC_RC32_CAL;
    3f74:	80 e0       	ldi	r24, 0x00	; 0
    3f76:	9c e6       	ldi	r25, 0x6C	; 108
    3f78:	ac ed       	ldi	r26, 0xDC	; 220
    3f7a:	b2 e0       	ldi	r27, 0x02	; 2
    3f7c:	0d c0       	rjmp	.+26     	; 0x3f98 <osc_get_rate+0x5e>
#else
		return 32000000UL;
#endif

	case OSC_ID_RC32KHZ:
		return 32768UL;
    3f7e:	80 e0       	ldi	r24, 0x00	; 0
    3f80:	90 e8       	ldi	r25, 0x80	; 128
    3f82:	a0 e0       	ldi	r26, 0x00	; 0
    3f84:	b0 e0       	ldi	r27, 0x00	; 0
    3f86:	08 c0       	rjmp	.+16     	; 0x3f98 <osc_get_rate+0x5e>

#ifdef BOARD_XOSC_HZ
	case OSC_ID_XOSC:
		return BOARD_XOSC_HZ;
    3f88:	80 e0       	ldi	r24, 0x00	; 0
    3f8a:	9d e2       	ldi	r25, 0x2D	; 45
    3f8c:	a1 e3       	ldi	r26, 0x31	; 49
    3f8e:	b1 e0       	ldi	r27, 0x01	; 1
    3f90:	03 c0       	rjmp	.+6      	; 0x3f98 <osc_get_rate+0x5e>
#endif

	default:
		Assert(false);
		return 0;
    3f92:	80 e0       	ldi	r24, 0x00	; 0
    3f94:	90 e0       	ldi	r25, 0x00	; 0
    3f96:	dc 01       	movw	r26, r24
	}
}
    3f98:	bc 01       	movw	r22, r24
    3f9a:	cd 01       	movw	r24, r26
    3f9c:	0f 90       	pop	r0
    3f9e:	df 91       	pop	r29
    3fa0:	cf 91       	pop	r28
    3fa2:	08 95       	ret

00003fa4 <pll_get_default_rate_priv>:
 *
 * \retval Output clock rate from PLL.
 */
static inline uint32_t pll_get_default_rate_priv(enum pll_source src,
		unsigned int mul, unsigned int div)
{
    3fa4:	cf 93       	push	r28
    3fa6:	df 93       	push	r29
    3fa8:	cd b7       	in	r28, 0x3d	; 61
    3faa:	de b7       	in	r29, 0x3e	; 62
    3fac:	29 97       	sbiw	r28, 0x09	; 9
    3fae:	cd bf       	out	0x3d, r28	; 61
    3fb0:	de bf       	out	0x3e, r29	; 62
    3fb2:	8d 83       	std	Y+5, r24	; 0x05
    3fb4:	6e 83       	std	Y+6, r22	; 0x06
    3fb6:	7f 83       	std	Y+7, r23	; 0x07
    3fb8:	48 87       	std	Y+8, r20	; 0x08
    3fba:	59 87       	std	Y+9, r21	; 0x09
	uint32_t rate;

	switch (src) {
    3fbc:	8d 81       	ldd	r24, Y+5	; 0x05
    3fbe:	88 2f       	mov	r24, r24
    3fc0:	90 e0       	ldi	r25, 0x00	; 0
    3fc2:	80 38       	cpi	r24, 0x80	; 128
    3fc4:	91 05       	cpc	r25, r1
    3fc6:	79 f0       	breq	.+30     	; 0x3fe6 <pll_get_default_rate_priv+0x42>
    3fc8:	80 3c       	cpi	r24, 0xC0	; 192
    3fca:	91 05       	cpc	r25, r1
    3fcc:	a9 f0       	breq	.+42     	; 0x3ff8 <pll_get_default_rate_priv+0x54>
    3fce:	89 2b       	or	r24, r25
    3fd0:	09 f0       	breq	.+2      	; 0x3fd4 <pll_get_default_rate_priv+0x30>
		rate = osc_get_rate(OSC_ID_XOSC);
		Assert(div == 1);
		break;

	default:
		break;
    3fd2:	1b c0       	rjmp	.+54     	; 0x400a <pll_get_default_rate_priv+0x66>
{
	uint32_t rate;

	switch (src) {
	case PLL_SRC_RC2MHZ:
		rate = 2000000UL;
    3fd4:	80 e8       	ldi	r24, 0x80	; 128
    3fd6:	94 e8       	ldi	r25, 0x84	; 132
    3fd8:	ae e1       	ldi	r26, 0x1E	; 30
    3fda:	b0 e0       	ldi	r27, 0x00	; 0
    3fdc:	89 83       	std	Y+1, r24	; 0x01
    3fde:	9a 83       	std	Y+2, r25	; 0x02
    3fe0:	ab 83       	std	Y+3, r26	; 0x03
    3fe2:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
    3fe4:	12 c0       	rjmp	.+36     	; 0x400a <pll_get_default_rate_priv+0x66>

	case PLL_SRC_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL //32MHz oscillator is calibrated to another frequency
		rate = CONFIG_OSC_RC32_CAL / 4;
    3fe6:	80 e0       	ldi	r24, 0x00	; 0
    3fe8:	9b e1       	ldi	r25, 0x1B	; 27
    3fea:	a7 eb       	ldi	r26, 0xB7	; 183
    3fec:	b0 e0       	ldi	r27, 0x00	; 0
    3fee:	89 83       	std	Y+1, r24	; 0x01
    3ff0:	9a 83       	std	Y+2, r25	; 0x02
    3ff2:	ab 83       	std	Y+3, r26	; 0x03
    3ff4:	bc 83       	std	Y+4, r27	; 0x04
#else
		rate = 8000000UL;
 #endif
		Assert(div == 4);
		break;
    3ff6:	09 c0       	rjmp	.+18     	; 0x400a <pll_get_default_rate_priv+0x66>

	case PLL_SRC_XOSC:
		rate = osc_get_rate(OSC_ID_XOSC);
    3ff8:	88 e0       	ldi	r24, 0x08	; 8
    3ffa:	9f df       	rcall	.-194    	; 0x3f3a <osc_get_rate>
    3ffc:	dc 01       	movw	r26, r24
    3ffe:	cb 01       	movw	r24, r22
    4000:	89 83       	std	Y+1, r24	; 0x01
    4002:	9a 83       	std	Y+2, r25	; 0x02
    4004:	ab 83       	std	Y+3, r26	; 0x03
    4006:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
    4008:	00 00       	nop
		break;
	}

	Assert(rate >= 440000UL);

	rate *= mul;
    400a:	8e 81       	ldd	r24, Y+6	; 0x06
    400c:	9f 81       	ldd	r25, Y+7	; 0x07
    400e:	cc 01       	movw	r24, r24
    4010:	a0 e0       	ldi	r26, 0x00	; 0
    4012:	b0 e0       	ldi	r27, 0x00	; 0
    4014:	29 81       	ldd	r18, Y+1	; 0x01
    4016:	3a 81       	ldd	r19, Y+2	; 0x02
    4018:	4b 81       	ldd	r20, Y+3	; 0x03
    401a:	5c 81       	ldd	r21, Y+4	; 0x04
    401c:	bc 01       	movw	r22, r24
    401e:	cd 01       	movw	r24, r26
    4020:	0f 94 c8 2d 	call	0x25b90	; 0x25b90 <__mulsi3>
    4024:	dc 01       	movw	r26, r24
    4026:	cb 01       	movw	r24, r22
    4028:	89 83       	std	Y+1, r24	; 0x01
    402a:	9a 83       	std	Y+2, r25	; 0x02
    402c:	ab 83       	std	Y+3, r26	; 0x03
    402e:	bc 83       	std	Y+4, r27	; 0x04

	Assert(rate >= PLL_MIN_HZ);
	Assert(rate <= PLL_MAX_HZ);

	return rate;
    4030:	89 81       	ldd	r24, Y+1	; 0x01
    4032:	9a 81       	ldd	r25, Y+2	; 0x02
    4034:	ab 81       	ldd	r26, Y+3	; 0x03
    4036:	bc 81       	ldd	r27, Y+4	; 0x04
}
    4038:	bc 01       	movw	r22, r24
    403a:	cd 01       	movw	r24, r26
    403c:	29 96       	adiw	r28, 0x09	; 9
    403e:	cd bf       	out	0x3d, r28	; 61
    4040:	de bf       	out	0x3e, r29	; 62
    4042:	df 91       	pop	r29
    4044:	cf 91       	pop	r28
    4046:	08 95       	ret

00004048 <sysclk_get_main_hz>:
 * dynamic setups as well.
 *
 * \return Frequency of the main system clock, in Hz.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
    4048:	cf 93       	push	r28
    404a:	df 93       	push	r29
    404c:	cd b7       	in	r28, 0x3d	; 61
    404e:	de b7       	in	r29, 0x3e	; 62
		return BOARD_XOSC_HZ;
#endif

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL:
		return pll_get_default_rate(0);
    4050:	41 e0       	ldi	r20, 0x01	; 1
    4052:	50 e0       	ldi	r21, 0x00	; 0
    4054:	63 e0       	ldi	r22, 0x03	; 3
    4056:	70 e0       	ldi	r23, 0x00	; 0
    4058:	80 ec       	ldi	r24, 0xC0	; 192
    405a:	a4 df       	rcall	.-184    	; 0x3fa4 <pll_get_default_rate_priv>
    405c:	dc 01       	movw	r26, r24
    405e:	cb 01       	movw	r24, r22

	default:
		//unhandled_case(CONFIG_SYSCLK_SOURCE);
		return 0;
	}
}
    4060:	bc 01       	movw	r22, r24
    4062:	cd 01       	movw	r24, r26
    4064:	df 91       	pop	r29
    4066:	cf 91       	pop	r28
    4068:	08 95       	ret

0000406a <sysclk_get_per4_hz>:
 * This clock can run up to four times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER4 clock, in Hz.
 */
static inline uint32_t sysclk_get_per4_hz(void)
{
    406a:	cf 93       	push	r28
    406c:	df 93       	push	r29
    406e:	1f 92       	push	r1
    4070:	cd b7       	in	r28, 0x3d	; 61
    4072:	de b7       	in	r29, 0x3e	; 62
#endif
	if (CONFIG_SYSCLK_PSADIV & (1U << CLK_PSADIV_gp)) {
		shift = (CONFIG_SYSCLK_PSADIV >> (1 + CLK_PSADIV_gp)) + 1;
	}

	return sysclk_get_main_hz() >> shift;
    4074:	19 82       	std	Y+1, r1	; 0x01
    4076:	e8 df       	rcall	.-48     	; 0x4048 <sysclk_get_main_hz>
    4078:	dc 01       	movw	r26, r24
    407a:	cb 01       	movw	r24, r22
    407c:	29 81       	ldd	r18, Y+1	; 0x01
    407e:	22 2f       	mov	r18, r18
    4080:	30 e0       	ldi	r19, 0x00	; 0
    4082:	04 c0       	rjmp	.+8      	; 0x408c <sysclk_get_per4_hz+0x22>
    4084:	b6 95       	lsr	r27
    4086:	a7 95       	ror	r26
    4088:	97 95       	ror	r25
    408a:	87 95       	ror	r24
    408c:	2a 95       	dec	r18
}
    408e:	d2 f7       	brpl	.-12     	; 0x4084 <sysclk_get_per4_hz+0x1a>
    4090:	bc 01       	movw	r22, r24
    4092:	cd 01       	movw	r24, r26
    4094:	0f 90       	pop	r0
    4096:	df 91       	pop	r29
    4098:	cf 91       	pop	r28
    409a:	08 95       	ret

0000409c <sysclk_get_per2_hz>:
 * This clock can run up to two times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER2 clock, in Hz.
 */
static inline uint32_t sysclk_get_per2_hz(void)
{
    409c:	cf 93       	push	r28
    409e:	df 93       	push	r29
    40a0:	cd b7       	in	r28, 0x3d	; 61
	switch (CONFIG_SYSCLK_PSBCDIV) {
	case SYSCLK_PSBCDIV_1_1: /* Fall through */
	case SYSCLK_PSBCDIV_1_2:
		return sysclk_get_per4_hz();
    40a2:	de b7       	in	r29, 0x3e	; 62
    40a4:	e2 df       	rcall	.-60     	; 0x406a <sysclk_get_per4_hz>
    40a6:	dc 01       	movw	r26, r24

	default:
		//unhandled_case(CONFIG_SYSCLK_PSBCDIV);
		return 0;
	}
}
    40a8:	cb 01       	movw	r24, r22
    40aa:	bc 01       	movw	r22, r24
    40ac:	cd 01       	movw	r24, r26
    40ae:	df 91       	pop	r29
    40b0:	cf 91       	pop	r28
    40b2:	08 95       	ret

000040b4 <sysclk_get_per_hz>:
 * is set.
 *
 * \return Frequency of the clk_PER clock, in Hz.
 */
static inline uint32_t sysclk_get_per_hz(void)
{
    40b4:	cf 93       	push	r28
    40b6:	df 93       	push	r29
    40b8:	cd b7       	in	r28, 0x3d	; 61
	if (CONFIG_SYSCLK_PSBCDIV & (1U << CLK_PSBCDIV_gp))
		return sysclk_get_per2_hz() / 2;
    40ba:	de b7       	in	r29, 0x3e	; 62
    40bc:	ef df       	rcall	.-34     	; 0x409c <sysclk_get_per2_hz>
    40be:	dc 01       	movw	r26, r24
    40c0:	cb 01       	movw	r24, r22
    40c2:	b6 95       	lsr	r27
    40c4:	a7 95       	ror	r26
    40c6:	97 95       	ror	r25
	else
		return sysclk_get_per2_hz();
}
    40c8:	87 95       	ror	r24
    40ca:	bc 01       	movw	r22, r24
    40cc:	cd 01       	movw	r24, r26
    40ce:	df 91       	pop	r29
    40d0:	cf 91       	pop	r28
    40d2:	08 95       	ret

000040d4 <sysclk_get_cpu_hz>:
 * \brief Return the current rate in Hz of the CPU clock.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
    40d4:	cf 93       	push	r28
    40d6:	df 93       	push	r29
    40d8:	cd b7       	in	r28, 0x3d	; 61
	return sysclk_get_per_hz();
    40da:	de b7       	in	r29, 0x3e	; 62
    40dc:	eb df       	rcall	.-42     	; 0x40b4 <sysclk_get_per_hz>
    40de:	dc 01       	movw	r26, r24
}
    40e0:	cb 01       	movw	r24, r22
    40e2:	bc 01       	movw	r22, r24
    40e4:	cd 01       	movw	r24, r26
    40e6:	df 91       	pop	r29
    40e8:	cf 91       	pop	r28
    40ea:	08 95       	ret

000040ec <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
    40ec:	04 c0       	rjmp	.+8      	; 0x40f6 <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
    40ee:	61 50       	subi	r22, 0x01	; 1
    40f0:	71 09       	sbc	r23, r1
    40f2:	81 09       	sbc	r24, r1
    40f4:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    40f6:	61 15       	cp	r22, r1
    40f8:	71 05       	cpc	r23, r1
    40fa:	81 05       	cpc	r24, r1
    40fc:	91 05       	cpc	r25, r1
    40fe:	b9 f7       	brne	.-18     	; 0x40ee <__portable_avr_delay_cycles+0x2>
    4100:	08 95       	ret

00004102 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
    4102:	cf 93       	push	r28
    4104:	df 93       	push	r29
    4106:	cd b7       	in	r28, 0x3d	; 61
    4108:	de b7       	in	r29, 0x3e	; 62
    410a:	2d 97       	sbiw	r28, 0x0d	; 13
    410c:	cd bf       	out	0x3d, r28	; 61
    410e:	de bf       	out	0x3e, r29	; 62
    4110:	8c 87       	std	Y+12, r24	; 0x0c
    4112:	6d 87       	std	Y+13, r22	; 0x0d
    4114:	8c 85       	ldd	r24, Y+12	; 0x0c
    4116:	89 83       	std	Y+1, r24	; 0x01
    4118:	8d 85       	ldd	r24, Y+13	; 0x0d
    411a:	8a 83       	std	Y+2, r24	; 0x02
    411c:	89 81       	ldd	r24, Y+1	; 0x01
    411e:	8b 83       	std	Y+3, r24	; 0x03
    4120:	8b 81       	ldd	r24, Y+3	; 0x03
    4122:	8c 83       	std	Y+4, r24	; 0x04
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    4124:	8c 81       	ldd	r24, Y+4	; 0x04
    4126:	86 95       	lsr	r24
    4128:	86 95       	lsr	r24
    412a:	86 95       	lsr	r24
    412c:	8d 83       	std	Y+5, r24	; 0x05
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    412e:	8d 81       	ldd	r24, Y+5	; 0x05
    4130:	88 2f       	mov	r24, r24
    4132:	90 e0       	ldi	r25, 0x00	; 0
    4134:	88 0f       	add	r24, r24
    4136:	99 1f       	adc	r25, r25
    4138:	82 95       	swap	r24
    413a:	92 95       	swap	r25
    413c:	90 7f       	andi	r25, 0xF0	; 240
    413e:	98 27       	eor	r25, r24
    4140:	80 7f       	andi	r24, 0xF0	; 240
    4142:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    4144:	9a 5f       	subi	r25, 0xFA	; 250
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
    4146:	8e 83       	std	Y+6, r24	; 0x06
    4148:	9f 83       	std	Y+7, r25	; 0x07
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));
    414a:	8e 81       	ldd	r24, Y+6	; 0x06
    414c:	9f 81       	ldd	r25, Y+7	; 0x07
    414e:	9c 01       	movw	r18, r24
    4150:	20 5f       	subi	r18, 0xF0	; 240
    4152:	3f 4f       	sbci	r19, 0xFF	; 255
    4154:	89 81       	ldd	r24, Y+1	; 0x01
    4156:	88 87       	std	Y+8, r24	; 0x08
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_index(
		ioport_pin_t pin)
{
	return (pin & 0x07);
    4158:	88 85       	ldd	r24, Y+8	; 0x08
    415a:	87 70       	andi	r24, 0x07	; 7
__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));
    415c:	88 2f       	mov	r24, r24
    415e:	90 e0       	ldi	r25, 0x00	; 0

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
    4160:	82 0f       	add	r24, r18
    4162:	93 1f       	adc	r25, r19
    4164:	89 87       	std	Y+9, r24	; 0x09
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();
    4166:	9a 87       	std	Y+10, r25	; 0x0a
    4168:	c8 de       	rcall	.-624    	; 0x3efa <cpu_irq_save>

	*pin_ctrl &= PORT_ISC_gm;
    416a:	8b 87       	std	Y+11, r24	; 0x0b
    416c:	89 85       	ldd	r24, Y+9	; 0x09
    416e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4170:	fc 01       	movw	r30, r24
    4172:	80 81       	ld	r24, Z
    4174:	28 2f       	mov	r18, r24
    4176:	27 70       	andi	r18, 0x07	; 7
    4178:	89 85       	ldd	r24, Y+9	; 0x09
    417a:	9a 85       	ldd	r25, Y+10	; 0x0a
    417c:	fc 01       	movw	r30, r24
	*pin_ctrl |= mode;
    417e:	20 83       	st	Z, r18
    4180:	89 85       	ldd	r24, Y+9	; 0x09
    4182:	9a 85       	ldd	r25, Y+10	; 0x0a
    4184:	fc 01       	movw	r30, r24
    4186:	90 81       	ld	r25, Z
    4188:	8a 81       	ldd	r24, Y+2	; 0x02
    418a:	29 2f       	mov	r18, r25
    418c:	28 2b       	or	r18, r24
    418e:	89 85       	ldd	r24, Y+9	; 0x09
    4190:	9a 85       	ldd	r25, Y+10	; 0x0a

	cpu_irq_restore(flags);
    4192:	fc 01       	movw	r30, r24
    4194:	20 83       	st	Z, r18
	arch_ioport_set_pin_mode(pin, mode);
}
    4196:	8b 85       	ldd	r24, Y+11	; 0x0b
    4198:	c0 de       	rcall	.-640    	; 0x3f1a <cpu_irq_restore>
    419a:	00 00       	nop
    419c:	2d 96       	adiw	r28, 0x0d	; 13
    419e:	cd bf       	out	0x3d, r28	; 61
    41a0:	de bf       	out	0x3e, r29	; 62
    41a2:	df 91       	pop	r29
    41a4:	cf 91       	pop	r28
    41a6:	08 95       	ret

000041a8 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
    41a8:	cf 93       	push	r28
    41aa:	df 93       	push	r29
    41ac:	cd b7       	in	r28, 0x3d	; 61
    41ae:	de b7       	in	r29, 0x3e	; 62
    41b0:	2b 97       	sbiw	r28, 0x0b	; 11
    41b2:	cd bf       	out	0x3d, r28	; 61
    41b4:	de bf       	out	0x3e, r29	; 62
    41b6:	8a 87       	std	Y+10, r24	; 0x0a
    41b8:	6b 87       	std	Y+11, r22	; 0x0b
    41ba:	8a 85       	ldd	r24, Y+10	; 0x0a
    41bc:	89 83       	std	Y+1, r24	; 0x01
    41be:	8b 85       	ldd	r24, Y+11	; 0x0b
    41c0:	8a 83       	std	Y+2, r24	; 0x02
    41c2:	89 81       	ldd	r24, Y+1	; 0x01
    41c4:	8b 83       	std	Y+3, r24	; 0x03
    41c6:	8b 81       	ldd	r24, Y+3	; 0x03
    41c8:	8c 83       	std	Y+4, r24	; 0x04
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    41ca:	8c 81       	ldd	r24, Y+4	; 0x04
    41cc:	86 95       	lsr	r24
    41ce:	86 95       	lsr	r24
    41d0:	86 95       	lsr	r24
    41d2:	8d 83       	std	Y+5, r24	; 0x05
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    41d4:	8d 81       	ldd	r24, Y+5	; 0x05
    41d6:	88 2f       	mov	r24, r24
    41d8:	90 e0       	ldi	r25, 0x00	; 0
    41da:	88 0f       	add	r24, r24
    41dc:	99 1f       	adc	r25, r25
    41de:	82 95       	swap	r24
    41e0:	92 95       	swap	r25
    41e2:	90 7f       	andi	r25, 0xF0	; 240
    41e4:	98 27       	eor	r25, r24
    41e6:	80 7f       	andi	r24, 0xF0	; 240
    41e8:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    41ea:	9a 5f       	subi	r25, 0xFA	; 250
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
    41ec:	8e 83       	std	Y+6, r24	; 0x06
    41ee:	9f 83       	std	Y+7, r25	; 0x07

	if (dir == IOPORT_DIR_OUTPUT) {
    41f0:	8a 81       	ldd	r24, Y+2	; 0x02
    41f2:	81 30       	cpi	r24, 0x01	; 1
    41f4:	a9 f4       	brne	.+42     	; 0x4220 <ioport_set_pin_dir+0x78>
    41f6:	89 81       	ldd	r24, Y+1	; 0x01
    41f8:	88 87       	std	Y+8, r24	; 0x08
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    41fa:	88 85       	ldd	r24, Y+8	; 0x08
    41fc:	88 2f       	mov	r24, r24
    41fe:	90 e0       	ldi	r25, 0x00	; 0
    4200:	9c 01       	movw	r18, r24
    4202:	27 70       	andi	r18, 0x07	; 7
    4204:	33 27       	eor	r19, r19
    4206:	81 e0       	ldi	r24, 0x01	; 1
    4208:	90 e0       	ldi	r25, 0x00	; 0
    420a:	02 c0       	rjmp	.+4      	; 0x4210 <ioport_set_pin_dir+0x68>
    420c:	88 0f       	add	r24, r24
    420e:	99 1f       	adc	r25, r25
    4210:	2a 95       	dec	r18
    4212:	e2 f7       	brpl	.-8      	; 0x420c <ioport_set_pin_dir+0x64>
    4214:	28 2f       	mov	r18, r24
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    4216:	8e 81       	ldd	r24, Y+6	; 0x06
    4218:	9f 81       	ldd	r25, Y+7	; 0x07
    421a:	fc 01       	movw	r30, r24
    421c:	21 83       	std	Z+1, r18	; 0x01
	arch_ioport_set_pin_dir(pin, dir);
}
    421e:	17 c0       	rjmp	.+46     	; 0x424e <ioport_set_pin_dir+0xa6>
	} else if (dir == IOPORT_DIR_INPUT) {
    4220:	8a 81       	ldd	r24, Y+2	; 0x02
    4222:	88 23       	and	r24, r24
    4224:	a1 f4       	brne	.+40     	; 0x424e <ioport_set_pin_dir+0xa6>
    4226:	89 81       	ldd	r24, Y+1	; 0x01
    4228:	89 87       	std	Y+9, r24	; 0x09
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    422a:	89 85       	ldd	r24, Y+9	; 0x09
    422c:	88 2f       	mov	r24, r24
    422e:	90 e0       	ldi	r25, 0x00	; 0
    4230:	9c 01       	movw	r18, r24
    4232:	27 70       	andi	r18, 0x07	; 7
    4234:	33 27       	eor	r19, r19
    4236:	81 e0       	ldi	r24, 0x01	; 1
    4238:	90 e0       	ldi	r25, 0x00	; 0
    423a:	02 c0       	rjmp	.+4      	; 0x4240 <ioport_set_pin_dir+0x98>
    423c:	88 0f       	add	r24, r24
    423e:	99 1f       	adc	r25, r25
    4240:	2a 95       	dec	r18
    4242:	e2 f7       	brpl	.-8      	; 0x423c <ioport_set_pin_dir+0x94>
    4244:	28 2f       	mov	r18, r24
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIRCLR = arch_ioport_pin_to_mask(pin);
    4246:	8e 81       	ldd	r24, Y+6	; 0x06
    4248:	9f 81       	ldd	r25, Y+7	; 0x07
    424a:	fc 01       	movw	r30, r24
    424c:	22 83       	std	Z+2, r18	; 0x02
    424e:	00 00       	nop
    4250:	2b 96       	adiw	r28, 0x0b	; 11
    4252:	cd bf       	out	0x3d, r28	; 61
    4254:	de bf       	out	0x3e, r29	; 62
    4256:	df 91       	pop	r29
    4258:	cf 91       	pop	r28
    425a:	08 95       	ret

0000425c <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
    425c:	cf 93       	push	r28
    425e:	df 93       	push	r29
    4260:	cd b7       	in	r28, 0x3d	; 61
    4262:	de b7       	in	r29, 0x3e	; 62
    4264:	2b 97       	sbiw	r28, 0x0b	; 11
    4266:	cd bf       	out	0x3d, r28	; 61
    4268:	de bf       	out	0x3e, r29	; 62
    426a:	8a 87       	std	Y+10, r24	; 0x0a
    426c:	6b 87       	std	Y+11, r22	; 0x0b
    426e:	8a 85       	ldd	r24, Y+10	; 0x0a
    4270:	89 83       	std	Y+1, r24	; 0x01
    4272:	8b 85       	ldd	r24, Y+11	; 0x0b
    4274:	8a 83       	std	Y+2, r24	; 0x02
    4276:	89 81       	ldd	r24, Y+1	; 0x01
    4278:	8b 83       	std	Y+3, r24	; 0x03
    427a:	8b 81       	ldd	r24, Y+3	; 0x03
    427c:	8c 83       	std	Y+4, r24	; 0x04
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    427e:	8c 81       	ldd	r24, Y+4	; 0x04
    4280:	86 95       	lsr	r24
    4282:	86 95       	lsr	r24
    4284:	86 95       	lsr	r24
    4286:	8d 83       	std	Y+5, r24	; 0x05
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    4288:	8d 81       	ldd	r24, Y+5	; 0x05
    428a:	88 2f       	mov	r24, r24
    428c:	90 e0       	ldi	r25, 0x00	; 0
    428e:	88 0f       	add	r24, r24
    4290:	99 1f       	adc	r25, r25
    4292:	82 95       	swap	r24
    4294:	92 95       	swap	r25
    4296:	90 7f       	andi	r25, 0xF0	; 240
    4298:	98 27       	eor	r25, r24
    429a:	80 7f       	andi	r24, 0xF0	; 240
    429c:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    429e:	9a 5f       	subi	r25, 0xFA	; 250
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
    42a0:	8e 83       	std	Y+6, r24	; 0x06
    42a2:	9f 83       	std	Y+7, r25	; 0x07

	if (level) {
    42a4:	8a 81       	ldd	r24, Y+2	; 0x02
    42a6:	88 23       	and	r24, r24
    42a8:	a9 f0       	breq	.+42     	; 0x42d4 <ioport_set_pin_level+0x78>
    42aa:	89 81       	ldd	r24, Y+1	; 0x01
    42ac:	88 87       	std	Y+8, r24	; 0x08
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    42ae:	88 85       	ldd	r24, Y+8	; 0x08
    42b0:	88 2f       	mov	r24, r24
    42b2:	90 e0       	ldi	r25, 0x00	; 0
    42b4:	9c 01       	movw	r18, r24
    42b6:	27 70       	andi	r18, 0x07	; 7
    42b8:	33 27       	eor	r19, r19
    42ba:	81 e0       	ldi	r24, 0x01	; 1
    42bc:	90 e0       	ldi	r25, 0x00	; 0
    42be:	02 c0       	rjmp	.+4      	; 0x42c4 <ioport_set_pin_level+0x68>
    42c0:	88 0f       	add	r24, r24
    42c2:	99 1f       	adc	r25, r25
    42c4:	2a 95       	dec	r18
    42c6:	e2 f7       	brpl	.-8      	; 0x42c0 <ioport_set_pin_level+0x64>
    42c8:	28 2f       	mov	r18, r24
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    42ca:	8e 81       	ldd	r24, Y+6	; 0x06
    42cc:	9f 81       	ldd	r25, Y+7	; 0x07
    42ce:	fc 01       	movw	r30, r24
    42d0:	25 83       	std	Z+5, r18	; 0x05
	arch_ioport_set_pin_level(pin, level);
}
    42d2:	14 c0       	rjmp	.+40     	; 0x42fc <ioport_set_pin_level+0xa0>
    42d4:	89 81       	ldd	r24, Y+1	; 0x01
    42d6:	89 87       	std	Y+9, r24	; 0x09
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    42d8:	89 85       	ldd	r24, Y+9	; 0x09
    42da:	88 2f       	mov	r24, r24
    42dc:	90 e0       	ldi	r25, 0x00	; 0
    42de:	9c 01       	movw	r18, r24
    42e0:	27 70       	andi	r18, 0x07	; 7
    42e2:	33 27       	eor	r19, r19
    42e4:	81 e0       	ldi	r24, 0x01	; 1
    42e6:	90 e0       	ldi	r25, 0x00	; 0
    42e8:	02 c0       	rjmp	.+4      	; 0x42ee <ioport_set_pin_level+0x92>
    42ea:	88 0f       	add	r24, r24
    42ec:	99 1f       	adc	r25, r25
    42ee:	2a 95       	dec	r18
    42f0:	e2 f7       	brpl	.-8      	; 0x42ea <ioport_set_pin_level+0x8e>
    42f2:	28 2f       	mov	r18, r24
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    42f4:	8e 81       	ldd	r24, Y+6	; 0x06
    42f6:	9f 81       	ldd	r25, Y+7	; 0x07
    42f8:	fc 01       	movw	r30, r24
    42fa:	26 83       	std	Z+6, r18	; 0x06
    42fc:	00 00       	nop
    42fe:	2b 96       	adiw	r28, 0x0b	; 11
    4300:	cd bf       	out	0x3d, r28	; 61
    4302:	de bf       	out	0x3e, r29	; 62
    4304:	df 91       	pop	r29
    4306:	cf 91       	pop	r28
    4308:	08 95       	ret

0000430a <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
    430a:	cf 93       	push	r28
    430c:	df 93       	push	r29
    430e:	cd b7       	in	r28, 0x3d	; 61
    4310:	de b7       	in	r29, 0x3e	; 62
    4312:	28 97       	sbiw	r28, 0x08	; 8
    4314:	cd bf       	out	0x3d, r28	; 61
    4316:	de bf       	out	0x3e, r29	; 62
    4318:	88 87       	std	Y+8, r24	; 0x08
    431a:	88 85       	ldd	r24, Y+8	; 0x08
    431c:	89 83       	std	Y+1, r24	; 0x01
    431e:	89 81       	ldd	r24, Y+1	; 0x01
    4320:	8a 83       	std	Y+2, r24	; 0x02
    4322:	8a 81       	ldd	r24, Y+2	; 0x02
    4324:	8b 83       	std	Y+3, r24	; 0x03
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    4326:	8b 81       	ldd	r24, Y+3	; 0x03
    4328:	86 95       	lsr	r24
    432a:	86 95       	lsr	r24
    432c:	86 95       	lsr	r24
    432e:	8c 83       	std	Y+4, r24	; 0x04
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    4330:	8c 81       	ldd	r24, Y+4	; 0x04
    4332:	88 2f       	mov	r24, r24
    4334:	90 e0       	ldi	r25, 0x00	; 0
    4336:	88 0f       	add	r24, r24
    4338:	99 1f       	adc	r25, r25
    433a:	82 95       	swap	r24
    433c:	92 95       	swap	r25
    433e:	90 7f       	andi	r25, 0xF0	; 240
    4340:	98 27       	eor	r25, r24
    4342:	80 7f       	andi	r24, 0xF0	; 240
    4344:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    4346:	9a 5f       	subi	r25, 0xFA	; 250
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
    4348:	8d 83       	std	Y+5, r24	; 0x05
    434a:	9e 83       	std	Y+6, r25	; 0x06

	return base->IN & arch_ioport_pin_to_mask(pin);
    434c:	8d 81       	ldd	r24, Y+5	; 0x05
    434e:	9e 81       	ldd	r25, Y+6	; 0x06
    4350:	fc 01       	movw	r30, r24
    4352:	40 85       	ldd	r20, Z+8	; 0x08
    4354:	89 81       	ldd	r24, Y+1	; 0x01
    4356:	8f 83       	std	Y+7, r24	; 0x07
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    4358:	8f 81       	ldd	r24, Y+7	; 0x07
    435a:	88 2f       	mov	r24, r24
    435c:	90 e0       	ldi	r25, 0x00	; 0
    435e:	9c 01       	movw	r18, r24
    4360:	27 70       	andi	r18, 0x07	; 7
    4362:	33 27       	eor	r19, r19
    4364:	81 e0       	ldi	r24, 0x01	; 1
    4366:	90 e0       	ldi	r25, 0x00	; 0
    4368:	02 c0       	rjmp	.+4      	; 0x436e <ioport_get_pin_level+0x64>
    436a:	88 0f       	add	r24, r24
    436c:	99 1f       	adc	r25, r25
    436e:	2a 95       	dec	r18
    4370:	e2 f7       	brpl	.-8      	; 0x436a <ioport_get_pin_level+0x60>

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	return base->IN & arch_ioport_pin_to_mask(pin);
    4372:	94 2f       	mov	r25, r20
    4374:	98 23       	and	r25, r24
    4376:	81 e0       	ldi	r24, 0x01	; 1
    4378:	99 23       	and	r25, r25
    437a:	09 f4       	brne	.+2      	; 0x437e <ioport_get_pin_level+0x74>
    437c:	80 e0       	ldi	r24, 0x00	; 0
	return arch_ioport_get_pin_level(pin);
}
    437e:	28 96       	adiw	r28, 0x08	; 8
    4380:	cd bf       	out	0x3d, r28	; 61
    4382:	de bf       	out	0x3e, r29	; 62
    4384:	df 91       	pop	r29
    4386:	cf 91       	pop	r28
    4388:	08 95       	ret

0000438a <__vector_119>:

/* ISR routines */

/* USART, RX - Complete */
ISR(USARTF0_RXC_vect, ISR_BLOCK)
{
    438a:	1f 92       	push	r1
    438c:	0f 92       	push	r0
    438e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    4392:	0f 92       	push	r0
    4394:	11 24       	eor	r1, r1
    4396:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    439a:	0f 92       	push	r0
    439c:	2f 93       	push	r18
    439e:	3f 93       	push	r19
    43a0:	4f 93       	push	r20
    43a2:	5f 93       	push	r21
    43a4:	6f 93       	push	r22
    43a6:	7f 93       	push	r23
    43a8:	8f 93       	push	r24
    43aa:	9f 93       	push	r25
    43ac:	af 93       	push	r26
    43ae:	bf 93       	push	r27
    43b0:	ef 93       	push	r30
    43b2:	ff 93       	push	r31
    43b4:	cf 93       	push	r28
    43b6:	df 93       	push	r29
    43b8:	1f 92       	push	r1
    43ba:	cd b7       	in	r28, 0x3d	; 61
    43bc:	de b7       	in	r29, 0x3e	; 62
	uint8_t ser1_rxd = USARTF0_DATA;
    43be:	80 ea       	ldi	r24, 0xA0	; 160
    43c0:	9b e0       	ldi	r25, 0x0B	; 11
    43c2:	fc 01       	movw	r30, r24
    43c4:	80 81       	ld	r24, Z
    43c6:	89 83       	std	Y+1, r24	; 0x01

	if (g_usart1_rx_idx < (C_USART1_RX_BUF_LEN - 1)) {
    43c8:	80 91 70 25 	lds	r24, 0x2570	; 0x802570 <g_usart1_rx_idx>
    43cc:	90 91 71 25 	lds	r25, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    43d0:	8f 3f       	cpi	r24, 0xFF	; 255
    43d2:	91 40       	sbci	r25, 0x01	; 1
    43d4:	c0 f4       	brcc	.+48     	; 0x4406 <__vector_119+0x7c>
		g_usart1_rx_buf[g_usart1_rx_idx++]	= (char)ser1_rxd;
    43d6:	80 91 70 25 	lds	r24, 0x2570	; 0x802570 <g_usart1_rx_idx>
    43da:	90 91 71 25 	lds	r25, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    43de:	9c 01       	movw	r18, r24
    43e0:	2f 5f       	subi	r18, 0xFF	; 255
    43e2:	3f 4f       	sbci	r19, 0xFF	; 255
    43e4:	20 93 70 25 	sts	0x2570, r18	; 0x802570 <g_usart1_rx_idx>
    43e8:	30 93 71 25 	sts	0x2571, r19	; 0x802571 <g_usart1_rx_idx+0x1>
    43ec:	29 81       	ldd	r18, Y+1	; 0x01
    43ee:	8e 58       	subi	r24, 0x8E	; 142
    43f0:	9a 4d       	sbci	r25, 0xDA	; 218
    43f2:	fc 01       	movw	r30, r24
    43f4:	20 83       	st	Z, r18
		g_usart1_rx_buf[g_usart1_rx_idx]	= 0;
    43f6:	80 91 70 25 	lds	r24, 0x2570	; 0x802570 <g_usart1_rx_idx>
    43fa:	90 91 71 25 	lds	r25, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    43fe:	8e 58       	subi	r24, 0x8E	; 142
    4400:	9a 4d       	sbci	r25, 0xDA	; 218
    4402:	fc 01       	movw	r30, r24
    4404:	10 82       	st	Z, r1
	}

	/* Handshaking - STOP data */
	if (g_usart1_rx_idx > (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_OFF)) {
    4406:	80 91 70 25 	lds	r24, 0x2570	; 0x802570 <g_usart1_rx_idx>
    440a:	90 91 71 25 	lds	r25, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    440e:	81 3f       	cpi	r24, 0xF1	; 241
    4410:	91 40       	sbci	r25, 0x01	; 1
    4412:	18 f0       	brcs	.+6      	; 0x441a <__vector_119+0x90>
		ioport_set_pin_level(GSM_RTS1_DRV_GPIO, IOPORT_PIN_LEVEL_HIGH);
    4414:	61 e0       	ldi	r22, 0x01	; 1
    4416:	8f e2       	ldi	r24, 0x2F	; 47
    4418:	21 df       	rcall	.-446    	; 0x425c <ioport_set_pin_level>
	}

	/* Input string ready to read */
	g_usart1_rx_ready = true;
    441a:	81 e0       	ldi	r24, 0x01	; 1
    441c:	80 93 6e 25 	sts	0x256E, r24	; 0x80256e <g_usart1_rx_ready>
}
    4420:	00 00       	nop
    4422:	0f 90       	pop	r0
    4424:	df 91       	pop	r29
    4426:	cf 91       	pop	r28
    4428:	ff 91       	pop	r31
    442a:	ef 91       	pop	r30
    442c:	bf 91       	pop	r27
    442e:	af 91       	pop	r26
    4430:	9f 91       	pop	r25
    4432:	8f 91       	pop	r24
    4434:	7f 91       	pop	r23
    4436:	6f 91       	pop	r22
    4438:	5f 91       	pop	r21
    443a:	4f 91       	pop	r20
    443c:	3f 91       	pop	r19
    443e:	2f 91       	pop	r18
    4440:	0f 90       	pop	r0
    4442:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    4446:	0f 90       	pop	r0
    4448:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    444c:	0f 90       	pop	r0
    444e:	1f 90       	pop	r1
    4450:	18 95       	reti

00004452 <__vector_121>:

/* USART, TX - Complete */
ISR(USARTF0_TXC_vect, ISR_BLOCK)
{
    4452:	1f 92       	push	r1
    4454:	0f 92       	push	r0
    4456:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    445a:	0f 92       	push	r0
    445c:	11 24       	eor	r1, r1
    445e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    4462:	0f 92       	push	r0
    4464:	2f 93       	push	r18
    4466:	3f 93       	push	r19
    4468:	4f 93       	push	r20
    446a:	5f 93       	push	r21
    446c:	6f 93       	push	r22
    446e:	7f 93       	push	r23
    4470:	8f 93       	push	r24
    4472:	9f 93       	push	r25
    4474:	af 93       	push	r26
    4476:	bf 93       	push	r27
    4478:	ef 93       	push	r30
    447a:	ff 93       	push	r31
    447c:	cf 93       	push	r28
    447e:	df 93       	push	r29
    4480:	1f 92       	push	r1
    4482:	cd b7       	in	r28, 0x3d	; 61
    4484:	de b7       	in	r29, 0x3e	; 62
	if (g_usart1_tx_len > 0) {
    4486:	80 91 72 27 	lds	r24, 0x2772	; 0x802772 <g_usart1_tx_len>
    448a:	90 91 73 27 	lds	r25, 0x2773	; 0x802773 <g_usart1_tx_len+0x1>
    448e:	89 2b       	or	r24, r25
    4490:	09 f4       	brne	.+2      	; 0x4494 <__vector_121+0x42>
    4492:	3e c0       	rjmp	.+124    	; 0x4510 <__vector_121+0xbe>
		if (ioport_get_pin_level(GSM_CTS1_GPIO) == IOPORT_PIN_LEVEL_LOW) {
    4494:	8e e2       	ldi	r24, 0x2E	; 46
    4496:	39 df       	rcall	.-398    	; 0x430a <ioport_get_pin_level>
    4498:	98 2f       	mov	r25, r24
    449a:	81 e0       	ldi	r24, 0x01	; 1
    449c:	89 27       	eor	r24, r25
    449e:	88 23       	and	r24, r24
    44a0:	b9 f1       	breq	.+110    	; 0x4510 <__vector_121+0xbe>
			/* Send next character */
			USARTF0_DATA = g_usart1_tx_buf[0];
    44a2:	80 ea       	ldi	r24, 0xA0	; 160
    44a4:	9b e0       	ldi	r25, 0x0B	; 11
    44a6:	20 91 74 27 	lds	r18, 0x2774	; 0x802774 <g_usart1_tx_buf>
    44aa:	fc 01       	movw	r30, r24
    44ac:	20 83       	st	Z, r18

			/* Move string one position ahead */
			for (uint8_t idx = 0; idx < (g_usart1_tx_len - 1); idx++) {
    44ae:	19 82       	std	Y+1, r1	; 0x01
    44b0:	13 c0       	rjmp	.+38     	; 0x44d8 <__vector_121+0x86>
				g_usart1_tx_buf[idx] = g_usart1_tx_buf[idx + 1];
    44b2:	89 81       	ldd	r24, Y+1	; 0x01
    44b4:	88 2f       	mov	r24, r24
    44b6:	90 e0       	ldi	r25, 0x00	; 0
    44b8:	29 81       	ldd	r18, Y+1	; 0x01
    44ba:	22 2f       	mov	r18, r18
    44bc:	30 e0       	ldi	r19, 0x00	; 0
    44be:	2f 5f       	subi	r18, 0xFF	; 255
    44c0:	3f 4f       	sbci	r19, 0xFF	; 255
    44c2:	2c 58       	subi	r18, 0x8C	; 140
    44c4:	38 4d       	sbci	r19, 0xD8	; 216
    44c6:	f9 01       	movw	r30, r18
    44c8:	20 81       	ld	r18, Z
    44ca:	8c 58       	subi	r24, 0x8C	; 140
    44cc:	98 4d       	sbci	r25, 0xD8	; 216
    44ce:	fc 01       	movw	r30, r24
    44d0:	20 83       	st	Z, r18
		if (ioport_get_pin_level(GSM_CTS1_GPIO) == IOPORT_PIN_LEVEL_LOW) {
			/* Send next character */
			USARTF0_DATA = g_usart1_tx_buf[0];

			/* Move string one position ahead */
			for (uint8_t idx = 0; idx < (g_usart1_tx_len - 1); idx++) {
    44d2:	89 81       	ldd	r24, Y+1	; 0x01
    44d4:	8f 5f       	subi	r24, 0xFF	; 255
    44d6:	89 83       	std	Y+1, r24	; 0x01
    44d8:	89 81       	ldd	r24, Y+1	; 0x01
    44da:	28 2f       	mov	r18, r24
    44dc:	30 e0       	ldi	r19, 0x00	; 0
    44de:	80 91 72 27 	lds	r24, 0x2772	; 0x802772 <g_usart1_tx_len>
    44e2:	90 91 73 27 	lds	r25, 0x2773	; 0x802773 <g_usart1_tx_len+0x1>
    44e6:	01 97       	sbiw	r24, 0x01	; 1
    44e8:	28 17       	cp	r18, r24
    44ea:	39 07       	cpc	r19, r25
    44ec:	10 f3       	brcs	.-60     	; 0x44b2 <__vector_121+0x60>
				g_usart1_tx_buf[idx] = g_usart1_tx_buf[idx + 1];
			}

			/* Finish TX string and resize length to be sent */
			g_usart1_tx_buf[--g_usart1_tx_len] = 0;
    44ee:	80 91 72 27 	lds	r24, 0x2772	; 0x802772 <g_usart1_tx_len>
    44f2:	90 91 73 27 	lds	r25, 0x2773	; 0x802773 <g_usart1_tx_len+0x1>
    44f6:	01 97       	sbiw	r24, 0x01	; 1
    44f8:	80 93 72 27 	sts	0x2772, r24	; 0x802772 <g_usart1_tx_len>
    44fc:	90 93 73 27 	sts	0x2773, r25	; 0x802773 <g_usart1_tx_len+0x1>
    4500:	80 91 72 27 	lds	r24, 0x2772	; 0x802772 <g_usart1_tx_len>
    4504:	90 91 73 27 	lds	r25, 0x2773	; 0x802773 <g_usart1_tx_len+0x1>
    4508:	8c 58       	subi	r24, 0x8C	; 140
    450a:	98 4d       	sbci	r25, 0xD8	; 216
    450c:	fc 01       	movw	r30, r24
    450e:	10 82       	st	Z, r1
		}
	}
}
    4510:	00 00       	nop
    4512:	0f 90       	pop	r0
    4514:	df 91       	pop	r29
    4516:	cf 91       	pop	r28
    4518:	ff 91       	pop	r31
    451a:	ef 91       	pop	r30
    451c:	bf 91       	pop	r27
    451e:	af 91       	pop	r26
    4520:	9f 91       	pop	r25
    4522:	8f 91       	pop	r24
    4524:	7f 91       	pop	r23
    4526:	6f 91       	pop	r22
    4528:	5f 91       	pop	r21
    452a:	4f 91       	pop	r20
    452c:	3f 91       	pop	r19
    452e:	2f 91       	pop	r18
    4530:	0f 90       	pop	r0
    4532:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    4536:	0f 90       	pop	r0
    4538:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    453c:	0f 90       	pop	r0
    453e:	1f 90       	pop	r1
    4540:	18 95       	reti

00004542 <isr_serial_tx_kickstart>:


/* Functions */

static void isr_serial_tx_kickstart(void)
{
    4542:	cf 93       	push	r28
    4544:	df 93       	push	r29
    4546:	1f 92       	push	r1
    4548:	cd b7       	in	r28, 0x3d	; 61
    454a:	de b7       	in	r29, 0x3e	; 62
	/* No ongoing transmission, but data is available to be transfered and SIM808 is ready for that */
	if ((ioport_get_pin_level(GSM_RTS1_DRV_GPIO) == IOPORT_PIN_LEVEL_LOW) && g_usart1_tx_len && (USARTF0_STATUS & _BV(USART_DREIF_bp))) {
    454c:	8f e2       	ldi	r24, 0x2F	; 47
    454e:	dd de       	rcall	.-582    	; 0x430a <ioport_get_pin_level>
    4550:	98 2f       	mov	r25, r24
    4552:	81 e0       	ldi	r24, 0x01	; 1
    4554:	89 27       	eor	r24, r25
    4556:	88 23       	and	r24, r24
    4558:	09 f4       	brne	.+2      	; 0x455c <isr_serial_tx_kickstart+0x1a>
    455a:	48 c0       	rjmp	.+144    	; 0x45ec <isr_serial_tx_kickstart+0xaa>
    455c:	80 91 72 27 	lds	r24, 0x2772	; 0x802772 <g_usart1_tx_len>
    4560:	90 91 73 27 	lds	r25, 0x2773	; 0x802773 <g_usart1_tx_len+0x1>
    4564:	89 2b       	or	r24, r25
    4566:	09 f4       	brne	.+2      	; 0x456a <isr_serial_tx_kickstart+0x28>
    4568:	41 c0       	rjmp	.+130    	; 0x45ec <isr_serial_tx_kickstart+0xaa>
    456a:	81 ea       	ldi	r24, 0xA1	; 161
    456c:	9b e0       	ldi	r25, 0x0B	; 11
    456e:	fc 01       	movw	r30, r24
    4570:	80 81       	ld	r24, Z
    4572:	88 2f       	mov	r24, r24
    4574:	90 e0       	ldi	r25, 0x00	; 0
    4576:	80 72       	andi	r24, 0x20	; 32
    4578:	99 27       	eor	r25, r25
    457a:	89 2b       	or	r24, r25
    457c:	b9 f1       	breq	.+110    	; 0x45ec <isr_serial_tx_kickstart+0xaa>
		/* Send next character */
		USARTF0_DATA = g_usart1_tx_buf[0];
    457e:	80 ea       	ldi	r24, 0xA0	; 160
    4580:	9b e0       	ldi	r25, 0x0B	; 11
    4582:	20 91 74 27 	lds	r18, 0x2774	; 0x802774 <g_usart1_tx_buf>
    4586:	fc 01       	movw	r30, r24
    4588:	20 83       	st	Z, r18

		/* Move string one position ahead */
		for (uint8_t idx = 0; idx < (g_usart1_tx_len - 1); idx++) {
    458a:	19 82       	std	Y+1, r1	; 0x01
    458c:	13 c0       	rjmp	.+38     	; 0x45b4 <isr_serial_tx_kickstart+0x72>
			g_usart1_tx_buf[idx] = g_usart1_tx_buf[idx + 1];
    458e:	89 81       	ldd	r24, Y+1	; 0x01
    4590:	88 2f       	mov	r24, r24
    4592:	90 e0       	ldi	r25, 0x00	; 0
    4594:	29 81       	ldd	r18, Y+1	; 0x01
    4596:	22 2f       	mov	r18, r18
    4598:	30 e0       	ldi	r19, 0x00	; 0
    459a:	2f 5f       	subi	r18, 0xFF	; 255
    459c:	3f 4f       	sbci	r19, 0xFF	; 255
    459e:	2c 58       	subi	r18, 0x8C	; 140
    45a0:	38 4d       	sbci	r19, 0xD8	; 216
    45a2:	f9 01       	movw	r30, r18
    45a4:	20 81       	ld	r18, Z
    45a6:	8c 58       	subi	r24, 0x8C	; 140
    45a8:	98 4d       	sbci	r25, 0xD8	; 216
    45aa:	fc 01       	movw	r30, r24
    45ac:	20 83       	st	Z, r18
	if ((ioport_get_pin_level(GSM_RTS1_DRV_GPIO) == IOPORT_PIN_LEVEL_LOW) && g_usart1_tx_len && (USARTF0_STATUS & _BV(USART_DREIF_bp))) {
		/* Send next character */
		USARTF0_DATA = g_usart1_tx_buf[0];

		/* Move string one position ahead */
		for (uint8_t idx = 0; idx < (g_usart1_tx_len - 1); idx++) {
    45ae:	89 81       	ldd	r24, Y+1	; 0x01
    45b0:	8f 5f       	subi	r24, 0xFF	; 255
    45b2:	89 83       	std	Y+1, r24	; 0x01
    45b4:	89 81       	ldd	r24, Y+1	; 0x01
    45b6:	28 2f       	mov	r18, r24
    45b8:	30 e0       	ldi	r19, 0x00	; 0
    45ba:	80 91 72 27 	lds	r24, 0x2772	; 0x802772 <g_usart1_tx_len>
    45be:	90 91 73 27 	lds	r25, 0x2773	; 0x802773 <g_usart1_tx_len+0x1>
    45c2:	01 97       	sbiw	r24, 0x01	; 1
    45c4:	28 17       	cp	r18, r24
    45c6:	39 07       	cpc	r19, r25
    45c8:	10 f3       	brcs	.-60     	; 0x458e <isr_serial_tx_kickstart+0x4c>
			g_usart1_tx_buf[idx] = g_usart1_tx_buf[idx + 1];
		}

		/* Finish TX string and resize length to be sent */
		g_usart1_tx_buf[--g_usart1_tx_len] = 0;
    45ca:	80 91 72 27 	lds	r24, 0x2772	; 0x802772 <g_usart1_tx_len>
    45ce:	90 91 73 27 	lds	r25, 0x2773	; 0x802773 <g_usart1_tx_len+0x1>
    45d2:	01 97       	sbiw	r24, 0x01	; 1
    45d4:	80 93 72 27 	sts	0x2772, r24	; 0x802772 <g_usart1_tx_len>
    45d8:	90 93 73 27 	sts	0x2773, r25	; 0x802773 <g_usart1_tx_len+0x1>
    45dc:	80 91 72 27 	lds	r24, 0x2772	; 0x802772 <g_usart1_tx_len>
    45e0:	90 91 73 27 	lds	r25, 0x2773	; 0x802773 <g_usart1_tx_len+0x1>
    45e4:	8c 58       	subi	r24, 0x8C	; 140
    45e6:	98 4d       	sbci	r25, 0xD8	; 216
    45e8:	fc 01       	movw	r30, r24
    45ea:	10 82       	st	Z, r1
	}
}
    45ec:	00 00       	nop
    45ee:	0f 90       	pop	r0
    45f0:	df 91       	pop	r29
    45f2:	cf 91       	pop	r28
    45f4:	08 95       	ret

000045f6 <serial_sim808_send>:

void serial_sim808_send(const char* msg, uint8_t len, bool doWait)
{
    45f6:	cf 93       	push	r28
    45f8:	df 93       	push	r29
    45fa:	cd b7       	in	r28, 0x3d	; 61
    45fc:	de b7       	in	r29, 0x3e	; 62
    45fe:	2a 97       	sbiw	r28, 0x0a	; 10
    4600:	cd bf       	out	0x3d, r28	; 61
    4602:	de bf       	out	0x3e, r29	; 62
    4604:	8f 83       	std	Y+7, r24	; 0x07
    4606:	98 87       	std	Y+8, r25	; 0x08
    4608:	69 87       	std	Y+9, r22	; 0x09
	int16_t max;

	/* IRQ disabled section */
	{
		irqflags_t flags = cpu_irq_save();
    460a:	4a 87       	std	Y+10, r20	; 0x0a
    460c:	76 dc       	rcall	.-1812   	; 0x3efa <cpu_irq_save>

		/* Append message to TX buffer */
		max = min(g_usart1_tx_len + len, sizeof(g_usart1_tx_buf) - 3);
    460e:	8c 83       	std	Y+4, r24	; 0x04
    4610:	89 85       	ldd	r24, Y+9	; 0x09
    4612:	28 2f       	mov	r18, r24
    4614:	30 e0       	ldi	r19, 0x00	; 0
    4616:	80 91 72 27 	lds	r24, 0x2772	; 0x802772 <g_usart1_tx_len>
    461a:	90 91 73 27 	lds	r25, 0x2773	; 0x802773 <g_usart1_tx_len+0x1>
    461e:	82 0f       	add	r24, r18
    4620:	93 1f       	adc	r25, r19
    4622:	8e 37       	cpi	r24, 0x7E	; 126
    4624:	91 05       	cpc	r25, r1
    4626:	10 f0       	brcs	.+4      	; 0x462c <serial_sim808_send+0x36>
    4628:	8d e7       	ldi	r24, 0x7D	; 125
    462a:	90 e0       	ldi	r25, 0x00	; 0
    462c:	8d 83       	std	Y+5, r24	; 0x05

		int16_t idx_s = g_usart1_tx_len;
    462e:	9e 83       	std	Y+6, r25	; 0x06
    4630:	80 91 72 27 	lds	r24, 0x2772	; 0x802772 <g_usart1_tx_len>
    4634:	90 91 73 27 	lds	r25, 0x2773	; 0x802773 <g_usart1_tx_len+0x1>
    4638:	89 83       	std	Y+1, r24	; 0x01
		for (uint8_t idx_b = 0; idx_s < max; idx_b++) {
    463a:	9a 83       	std	Y+2, r25	; 0x02
    463c:	1b 82       	std	Y+3, r1	; 0x03
			g_usart1_tx_buf[idx_s++] = msg[idx_b];
    463e:	17 c0       	rjmp	.+46     	; 0x466e <serial_sim808_send+0x78>
    4640:	89 81       	ldd	r24, Y+1	; 0x01
    4642:	9a 81       	ldd	r25, Y+2	; 0x02
    4644:	9c 01       	movw	r18, r24
    4646:	2f 5f       	subi	r18, 0xFF	; 255
    4648:	3f 4f       	sbci	r19, 0xFF	; 255
    464a:	29 83       	std	Y+1, r18	; 0x01
    464c:	3a 83       	std	Y+2, r19	; 0x02
    464e:	2b 81       	ldd	r18, Y+3	; 0x03
    4650:	22 2f       	mov	r18, r18
    4652:	30 e0       	ldi	r19, 0x00	; 0
    4654:	4f 81       	ldd	r20, Y+7	; 0x07
    4656:	58 85       	ldd	r21, Y+8	; 0x08
    4658:	24 0f       	add	r18, r20
    465a:	35 1f       	adc	r19, r21
    465c:	f9 01       	movw	r30, r18
    465e:	20 81       	ld	r18, Z
    4660:	8c 58       	subi	r24, 0x8C	; 140
    4662:	98 4d       	sbci	r25, 0xD8	; 216
    4664:	fc 01       	movw	r30, r24

		/* Append message to TX buffer */
		max = min(g_usart1_tx_len + len, sizeof(g_usart1_tx_buf) - 3);

		int16_t idx_s = g_usart1_tx_len;
		for (uint8_t idx_b = 0; idx_s < max; idx_b++) {
    4666:	20 83       	st	Z, r18
    4668:	8b 81       	ldd	r24, Y+3	; 0x03
    466a:	8f 5f       	subi	r24, 0xFF	; 255
    466c:	8b 83       	std	Y+3, r24	; 0x03
    466e:	29 81       	ldd	r18, Y+1	; 0x01
    4670:	3a 81       	ldd	r19, Y+2	; 0x02
    4672:	8d 81       	ldd	r24, Y+5	; 0x05
    4674:	9e 81       	ldd	r25, Y+6	; 0x06
    4676:	28 17       	cp	r18, r24
    4678:	39 07       	cpc	r19, r25
			g_usart1_tx_buf[idx_s++] = msg[idx_b];
		}
		g_usart1_tx_buf[idx_s]		= 0;
    467a:	14 f3       	brlt	.-60     	; 0x4640 <serial_sim808_send+0x4a>
    467c:	89 81       	ldd	r24, Y+1	; 0x01
    467e:	9a 81       	ldd	r25, Y+2	; 0x02
    4680:	8c 58       	subi	r24, 0x8C	; 140
    4682:	98 4d       	sbci	r25, 0xD8	; 216
    4684:	fc 01       	movw	r30, r24
		g_usart1_tx_len				= idx_s;
    4686:	10 82       	st	Z, r1
    4688:	89 81       	ldd	r24, Y+1	; 0x01
    468a:	9a 81       	ldd	r25, Y+2	; 0x02
    468c:	80 93 72 27 	sts	0x2772, r24	; 0x802772 <g_usart1_tx_len>

		/* No ongoing transmission, but data is available to be transfered and SIM808 is ready for that */
		isr_serial_tx_kickstart();
    4690:	90 93 73 27 	sts	0x2773, r25	; 0x802773 <g_usart1_tx_len+0x1>

		cpu_irq_restore(flags);
    4694:	56 df       	rcall	.-340    	; 0x4542 <isr_serial_tx_kickstart>
    4696:	8c 81       	ldd	r24, Y+4	; 0x04
	}

	/* Wait for message to be sent */
	if (doWait) {
    4698:	40 dc       	rcall	.-1920   	; 0x3f1a <cpu_irq_restore>
    469a:	8a 85       	ldd	r24, Y+10	; 0x0a
    469c:	88 23       	and	r24, r24
		yield_ms(C_USART_SIM808_RESP_MS + max);
    469e:	39 f0       	breq	.+14     	; 0x46ae <serial_sim808_send+0xb8>
    46a0:	8d 81       	ldd	r24, Y+5	; 0x05
    46a2:	9e 81       	ldd	r25, Y+6	; 0x06
    46a4:	49 96       	adiw	r24, 0x19	; 25
    46a6:	0e 94 f6 f1 	call	0x1e3ec	; 0x1e3ec <yield_ms>
		task();
    46aa:	0f 94 62 0d 	call	0x21ac4	; 0x21ac4 <task>
	}
}
    46ae:	00 00       	nop
    46b0:	2a 96       	adiw	r28, 0x0a	; 10
    46b2:	cd bf       	out	0x3d, r28	; 61
    46b4:	de bf       	out	0x3e, r29	; 62
    46b6:	df 91       	pop	r29
    46b8:	cf 91       	pop	r28
    46ba:	08 95       	ret

000046bc <serial_sim808_sendAndResponse>:

bool serial_sim808_sendAndResponse(const char* msg, uint8_t len)
{
    46bc:	cf 93       	push	r28
    46be:	df 93       	push	r29
    46c0:	00 d0       	rcall	.+0      	; 0x46c2 <serial_sim808_sendAndResponse+0x6>
    46c2:	1f 92       	push	r1
    46c4:	cd b7       	in	r28, 0x3d	; 61
    46c6:	de b7       	in	r29, 0x3e	; 62
    46c8:	8a 83       	std	Y+2, r24	; 0x02
    46ca:	9b 83       	std	Y+3, r25	; 0x03
    46cc:	6c 83       	std	Y+4, r22	; 0x04
	/* Reset the OK response flag */
	g_usart1_rx_OK = false;
    46ce:	10 92 6f 25 	sts	0x256F, r1	; 0x80256f <g_usart1_rx_OK>

	/* Send the string direct to the SIM808 */
	serial_sim808_send(msg, len, true);
    46d2:	8a 81       	ldd	r24, Y+2	; 0x02
    46d4:	9b 81       	ldd	r25, Y+3	; 0x03
    46d6:	41 e0       	ldi	r20, 0x01	; 1
    46d8:	6c 81       	ldd	r22, Y+4	; 0x04
    46da:	8d df       	rcall	.-230    	; 0x45f6 <serial_sim808_send>

	/* Wait until 2 s for the response */
	for (uint8_t ycnt = C_USART_SIM808_RESP_ITER; ycnt; --ycnt) {
    46dc:	80 e5       	ldi	r24, 0x50	; 80
    46de:	89 83       	std	Y+1, r24	; 0x01
    46e0:	0f c0       	rjmp	.+30     	; 0x4700 <serial_sim808_sendAndResponse+0x44>
		if (g_usart1_rx_OK) {
    46e2:	80 91 6f 25 	lds	r24, 0x256F	; 0x80256f <g_usart1_rx_OK>
    46e6:	88 23       	and	r24, r24
    46e8:	11 f0       	breq	.+4      	; 0x46ee <serial_sim808_sendAndResponse+0x32>
			/* OK response received */
			return true;
    46ea:	81 e0       	ldi	r24, 0x01	; 1
    46ec:	0d c0       	rjmp	.+26     	; 0x4708 <serial_sim808_sendAndResponse+0x4c>
		}

		yield_ms(C_USART_SIM808_RESP_MS);
    46ee:	89 e1       	ldi	r24, 0x19	; 25
    46f0:	90 e0       	ldi	r25, 0x00	; 0
    46f2:	0e 94 f6 f1 	call	0x1e3ec	; 0x1e3ec <yield_ms>
		task_serial();
    46f6:	0e 94 8e 3b 	call	0x771c	; 0x771c <task_serial>

	/* Send the string direct to the SIM808 */
	serial_sim808_send(msg, len, true);

	/* Wait until 2 s for the response */
	for (uint8_t ycnt = C_USART_SIM808_RESP_ITER; ycnt; --ycnt) {
    46fa:	89 81       	ldd	r24, Y+1	; 0x01
    46fc:	81 50       	subi	r24, 0x01	; 1
    46fe:	89 83       	std	Y+1, r24	; 0x01
    4700:	89 81       	ldd	r24, Y+1	; 0x01
    4702:	88 23       	and	r24, r24
    4704:	71 f7       	brne	.-36     	; 0x46e2 <serial_sim808_sendAndResponse+0x26>
		yield_ms(C_USART_SIM808_RESP_MS);
		task_serial();
	}

	/* No OK response */
	return false;
    4706:	80 e0       	ldi	r24, 0x00	; 0
}
    4708:	24 96       	adiw	r28, 0x04	; 4
    470a:	cd bf       	out	0x3d, r28	; 61
    470c:	de bf       	out	0x3e, r29	; 62
    470e:	df 91       	pop	r29
    4710:	cf 91       	pop	r28
    4712:	08 95       	ret

00004714 <serial_sim808_gsm_setFunc>:

void serial_sim808_gsm_setFunc(C_SERIAL_SIM808_GSM_SETFUNC_ENUM_t funcMode)
{
    4714:	cf 93       	push	r28
    4716:	df 93       	push	r29
    4718:	00 d0       	rcall	.+0      	; 0x471a <serial_sim808_gsm_setFunc+0x6>
    471a:	cd b7       	in	r28, 0x3d	; 61
    471c:	de b7       	in	r29, 0x3e	; 62
    471e:	8b 83       	std	Y+3, r24	; 0x03
	/* Prepare message to the SIM808 */
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SET_FUNC_1, funcMode);
    4720:	8b 81       	ldd	r24, Y+3	; 0x03
    4722:	88 2f       	mov	r24, r24
    4724:	90 e0       	ldi	r25, 0x00	; 0
    4726:	29 2f       	mov	r18, r25
    4728:	2f 93       	push	r18
    472a:	8f 93       	push	r24
    472c:	85 e9       	ldi	r24, 0x95	; 149
    472e:	95 e0       	ldi	r25, 0x05	; 5
    4730:	89 2f       	mov	r24, r25
    4732:	8f 93       	push	r24
    4734:	85 e9       	ldi	r24, 0x95	; 149
    4736:	95 e0       	ldi	r25, 0x05	; 5
    4738:	8f 93       	push	r24
    473a:	1f 92       	push	r1
    473c:	80 e8       	ldi	r24, 0x80	; 128
    473e:	8f 93       	push	r24
    4740:	88 eb       	ldi	r24, 0xB8	; 184
    4742:	9a e2       	ldi	r25, 0x2A	; 42
    4744:	89 2f       	mov	r24, r25
    4746:	8f 93       	push	r24
    4748:	88 eb       	ldi	r24, 0xB8	; 184
    474a:	9a e2       	ldi	r25, 0x2A	; 42
    474c:	8f 93       	push	r24
    474e:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    4752:	2d b7       	in	r18, 0x3d	; 61
    4754:	3e b7       	in	r19, 0x3e	; 62
    4756:	28 5f       	subi	r18, 0xF8	; 248
    4758:	3f 4f       	sbci	r19, 0xFF	; 255
    475a:	cd bf       	out	0x3d, r28	; 61
    475c:	de bf       	out	0x3e, r29	; 62
    475e:	89 83       	std	Y+1, r24	; 0x01
    4760:	9a 83       	std	Y+2, r25	; 0x02

	/* Send the string to the SIM808 */
	if (len) {
    4762:	89 81       	ldd	r24, Y+1	; 0x01
    4764:	9a 81       	ldd	r25, Y+2	; 0x02
    4766:	89 2b       	or	r24, r25
    4768:	29 f0       	breq	.+10     	; 0x4774 <serial_sim808_gsm_setFunc+0x60>
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    476a:	89 81       	ldd	r24, Y+1	; 0x01
    476c:	68 2f       	mov	r22, r24
    476e:	88 eb       	ldi	r24, 0xB8	; 184
    4770:	9a e2       	ldi	r25, 0x2A	; 42
    4772:	a4 df       	rcall	.-184    	; 0x46bc <serial_sim808_sendAndResponse>
	}
}
    4774:	00 00       	nop
    4776:	23 96       	adiw	r28, 0x03	; 3
    4778:	cd bf       	out	0x3d, r28	; 61
    477a:	de bf       	out	0x3e, r29	; 62
    477c:	df 91       	pop	r29
    477e:	cf 91       	pop	r28
    4780:	08 95       	ret

00004782 <serial_sim808_gsm_setPin>:

void serial_sim808_gsm_setPin(const char* pin)
{
    4782:	cf 93       	push	r28
    4784:	df 93       	push	r29
    4786:	00 d0       	rcall	.+0      	; 0x4788 <serial_sim808_gsm_setPin+0x6>
    4788:	1f 92       	push	r1
    478a:	cd b7       	in	r28, 0x3d	; 61
    478c:	de b7       	in	r29, 0x3e	; 62
    478e:	8b 83       	std	Y+3, r24	; 0x03
    4790:	9c 83       	std	Y+4, r25	; 0x04
	/* Prepare message to the SIM808 */
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SET_PIN_1, pin);
    4792:	8c 81       	ldd	r24, Y+4	; 0x04
    4794:	8f 93       	push	r24
    4796:	8b 81       	ldd	r24, Y+3	; 0x03
    4798:	8f 93       	push	r24
    479a:	82 ea       	ldi	r24, 0xA2	; 162
    479c:	95 e0       	ldi	r25, 0x05	; 5
    479e:	89 2f       	mov	r24, r25
    47a0:	8f 93       	push	r24
    47a2:	82 ea       	ldi	r24, 0xA2	; 162
    47a4:	95 e0       	ldi	r25, 0x05	; 5
    47a6:	8f 93       	push	r24
    47a8:	1f 92       	push	r1
    47aa:	80 e8       	ldi	r24, 0x80	; 128
    47ac:	8f 93       	push	r24
    47ae:	88 eb       	ldi	r24, 0xB8	; 184
    47b0:	9a e2       	ldi	r25, 0x2A	; 42
    47b2:	89 2f       	mov	r24, r25
    47b4:	8f 93       	push	r24
    47b6:	88 eb       	ldi	r24, 0xB8	; 184
    47b8:	9a e2       	ldi	r25, 0x2A	; 42
    47ba:	8f 93       	push	r24
    47bc:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    47c0:	2d b7       	in	r18, 0x3d	; 61
    47c2:	3e b7       	in	r19, 0x3e	; 62
    47c4:	28 5f       	subi	r18, 0xF8	; 248
    47c6:	3f 4f       	sbci	r19, 0xFF	; 255
    47c8:	cd bf       	out	0x3d, r28	; 61
    47ca:	de bf       	out	0x3e, r29	; 62
    47cc:	89 83       	std	Y+1, r24	; 0x01
    47ce:	9a 83       	std	Y+2, r25	; 0x02

	/* Send the string to the SIM808 */
	if (len) {
    47d0:	89 81       	ldd	r24, Y+1	; 0x01
    47d2:	9a 81       	ldd	r25, Y+2	; 0x02
    47d4:	89 2b       	or	r24, r25
    47d6:	29 f0       	breq	.+10     	; 0x47e2 <serial_sim808_gsm_setPin+0x60>
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    47d8:	89 81       	ldd	r24, Y+1	; 0x01
    47da:	68 2f       	mov	r22, r24
    47dc:	88 eb       	ldi	r24, 0xB8	; 184
    47de:	9a e2       	ldi	r25, 0x2A	; 42
    47e0:	6d df       	rcall	.-294    	; 0x46bc <serial_sim808_sendAndResponse>
	}
}
    47e2:	00 00       	nop
    47e4:	24 96       	adiw	r28, 0x04	; 4
    47e6:	cd bf       	out	0x3d, r28	; 61
    47e8:	de bf       	out	0x3e, r29	; 62
    47ea:	df 91       	pop	r29
    47ec:	cf 91       	pop	r28
    47ee:	08 95       	ret

000047f0 <serial_gsm_activation>:

void serial_gsm_activation(bool enable)
{
    47f0:	cf 93       	push	r28
    47f2:	df 93       	push	r29
    47f4:	1f 92       	push	r1
    47f6:	cd b7       	in	r28, 0x3d	; 61
    47f8:	de b7       	in	r29, 0x3e	; 62
    47fa:	89 83       	std	Y+1, r24	; 0x01
	if (enable) {
    47fc:	89 81       	ldd	r24, Y+1	; 0x01
    47fe:	88 23       	and	r24, r24
    4800:	51 f0       	breq	.+20     	; 0x4816 <serial_gsm_activation+0x26>
		if (g_gsm_enable) {
    4802:	80 91 f4 27 	lds	r24, 0x27F4	; 0x8027f4 <g_gsm_enable>
    4806:	88 23       	and	r24, r24
    4808:	91 f0       	breq	.+36     	; 0x482e <serial_gsm_activation+0x3e>
			serial_sim808_gsm_setFunc(C_SERIAL_SIM808_GSM_SETFUNC_ON);
    480a:	81 e0       	ldi	r24, 0x01	; 1
    480c:	83 df       	rcall	.-250    	; 0x4714 <serial_sim808_gsm_setFunc>
			serial_sim808_gsm_setPin(g_gsm_login_pwd);
    480e:	80 e0       	ldi	r24, 0x00	; 0
    4810:	98 e2       	ldi	r25, 0x28	; 40
    4812:	b7 df       	rcall	.-146    	; 0x4782 <serial_sim808_gsm_setPin>
		if (g_gsm_enable && g_gsm_aprs_enable) {
			serial_gsm_gprs_link_openClose(false);
		}
		serial_sim808_gsm_setFunc(C_SERIAL_SIM808_GSM_SETFUNC_OFF);
	}
}
    4814:	0c c0       	rjmp	.+24     	; 0x482e <serial_gsm_activation+0x3e>
			serial_sim808_gsm_setFunc(C_SERIAL_SIM808_GSM_SETFUNC_ON);
			serial_sim808_gsm_setPin(g_gsm_login_pwd);
		}

	} else {
		if (g_gsm_enable && g_gsm_aprs_enable) {
    4816:	80 91 f4 27 	lds	r24, 0x27F4	; 0x8027f4 <g_gsm_enable>
    481a:	88 23       	and	r24, r24
    481c:	31 f0       	breq	.+12     	; 0x482a <serial_gsm_activation+0x3a>
    481e:	80 91 f5 27 	lds	r24, 0x27F5	; 0x8027f5 <g_gsm_aprs_enable>
    4822:	88 23       	and	r24, r24
			serial_gsm_gprs_link_openClose(false);
    4824:	11 f0       	breq	.+4      	; 0x482a <serial_gsm_activation+0x3a>
    4826:	80 e0       	ldi	r24, 0x00	; 0
		}
		serial_sim808_gsm_setFunc(C_SERIAL_SIM808_GSM_SETFUNC_OFF);
    4828:	07 d0       	rcall	.+14     	; 0x4838 <serial_gsm_gprs_link_openClose>
    482a:	80 e0       	ldi	r24, 0x00	; 0
    482c:	73 df       	rcall	.-282    	; 0x4714 <serial_sim808_gsm_setFunc>
	}
}
    482e:	00 00       	nop
    4830:	0f 90       	pop	r0
    4832:	df 91       	pop	r29
    4834:	cf 91       	pop	r28
    4836:	08 95       	ret

00004838 <serial_gsm_gprs_link_openClose>:

void serial_gsm_gprs_link_openClose(bool isStart) {
    4838:	cf 93       	push	r28
    483a:	df 93       	push	r29
    483c:	cd b7       	in	r28, 0x3d	; 61
    483e:	de b7       	in	r29, 0x3e	; 62
    4840:	2d 97       	sbiw	r28, 0x0d	; 13
    4842:	cd bf       	out	0x3d, r28	; 61
    4844:	de bf       	out	0x3e, r29	; 62
    4846:	8d 87       	std	Y+13, r24	; 0x0d
	static bool s_gprs_isOpen = false;
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable) {
    4848:	90 91 f4 27 	lds	r25, 0x27F4	; 0x8027f4 <g_gsm_enable>
    484c:	81 e0       	ldi	r24, 0x01	; 1
    484e:	89 27       	eor	r24, r25
    4850:	88 23       	and	r24, r24
    4852:	31 f4       	brne	.+12     	; 0x4860 <serial_gsm_gprs_link_openClose+0x28>
    4854:	90 91 f5 27 	lds	r25, 0x27F5	; 0x8027f5 <g_gsm_aprs_enable>
    4858:	81 e0       	ldi	r24, 0x01	; 1
    485a:	89 27       	eor	r24, r25
    485c:	88 23       	and	r24, r24
    485e:	29 f0       	breq	.+10     	; 0x486a <serial_gsm_gprs_link_openClose+0x32>
		g_gsm_aprs_gprs_connected	= false;
    4860:	10 92 f6 27 	sts	0x27F6, r1	; 0x8027f6 <g_gsm_aprs_gprs_connected>
		g_gsm_aprs_ip_connected		= false;
    4864:	10 92 f7 27 	sts	0x27F7, r1	; 0x8027f7 <g_gsm_aprs_ip_connected>
		return;
    4868:	1c c1       	rjmp	.+568    	; 0x4aa2 <serial_gsm_gprs_link_openClose+0x26a>
	}

	if (isStart && !s_gprs_isOpen) {
    486a:	8d 85       	ldd	r24, Y+13	; 0x0d
    486c:	88 23       	and	r24, r24
    486e:	09 f4       	brne	.+2      	; 0x4872 <serial_gsm_gprs_link_openClose+0x3a>
    4870:	c7 c0       	rjmp	.+398    	; 0x4a00 <serial_gsm_gprs_link_openClose+0x1c8>
    4872:	90 91 48 21 	lds	r25, 0x2148	; 0x802148 <__data_end>
    4876:	81 e0       	ldi	r24, 0x01	; 1
    4878:	89 27       	eor	r24, r25
    487a:	88 23       	and	r24, r24
    487c:	09 f4       	brne	.+2      	; 0x4880 <serial_gsm_gprs_link_openClose+0x48>
    487e:	c0 c0       	rjmp	.+384    	; 0x4a00 <serial_gsm_gprs_link_openClose+0x1c8>
		/* Enable auto reply chain */
		g_usart_gprs_auto_response_state = 1;
    4880:	81 e0       	ldi	r24, 0x01	; 1
    4882:	80 93 6d 25 	sts	0x256D, r24	; 0x80256d <g_usart_gprs_auto_response_state>
		/* Inform about starting the serial communication process */
		{
			int len;

			/* LCD information */
			if (g_workmode != WORKMODE_RUN) {
    4886:	80 91 6c 25 	lds	r24, 0x256C	; 0x80256c <g_workmode>
    488a:	82 30       	cpi	r24, 0x02	; 2
    488c:	09 f1       	breq	.+66     	; 0x48d0 <serial_gsm_gprs_link_openClose+0x98>
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_WAIT);
    488e:	8c eb       	ldi	r24, 0xBC	; 188
    4890:	94 e0       	ldi	r25, 0x04	; 4
    4892:	89 2f       	mov	r24, r25
    4894:	8f 93       	push	r24
    4896:	8c eb       	ldi	r24, 0xBC	; 188
    4898:	94 e0       	ldi	r25, 0x04	; 4
    489a:	8f 93       	push	r24
    489c:	1f 92       	push	r1
    489e:	80 e8       	ldi	r24, 0x80	; 128
    48a0:	8f 93       	push	r24
    48a2:	88 eb       	ldi	r24, 0xB8	; 184
    48a4:	9a e2       	ldi	r25, 0x2A	; 42
    48a6:	89 2f       	mov	r24, r25
    48a8:	8f 93       	push	r24
    48aa:	88 eb       	ldi	r24, 0xB8	; 184
    48ac:	9a e2       	ldi	r25, 0x2A	; 42
    48ae:	8f 93       	push	r24
    48b0:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    48b4:	0f 90       	pop	r0
    48b6:	0f 90       	pop	r0
    48b8:	0f 90       	pop	r0
    48ba:	0f 90       	pop	r0
    48bc:	0f 90       	pop	r0
    48be:	0f 90       	pop	r0
    48c0:	8d 83       	std	Y+5, r24	; 0x05
    48c2:	9e 83       	std	Y+6, r25	; 0x06
				task_twi2_lcd_str(8,  9 * 10, g_prepare_buf);
    48c4:	48 eb       	ldi	r20, 0xB8	; 184
    48c6:	5a e2       	ldi	r21, 0x2A	; 42
    48c8:	6a e5       	ldi	r22, 0x5A	; 90
    48ca:	88 e0       	ldi	r24, 0x08	; 8
    48cc:	0e 94 e1 88 	call	0x111c2	; 0x111c2 <task_twi2_lcd_str>
			}

			/* USB information */
			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_WAIT_CONNECT);
    48d0:	8d e4       	ldi	r24, 0x4D	; 77
    48d2:	95 e0       	ldi	r25, 0x05	; 5
    48d4:	89 2f       	mov	r24, r25
    48d6:	8f 93       	push	r24
    48d8:	8d e4       	ldi	r24, 0x4D	; 77
    48da:	95 e0       	ldi	r25, 0x05	; 5
    48dc:	8f 93       	push	r24
    48de:	1f 92       	push	r1
    48e0:	80 e8       	ldi	r24, 0x80	; 128
    48e2:	8f 93       	push	r24
    48e4:	88 eb       	ldi	r24, 0xB8	; 184
    48e6:	9a e2       	ldi	r25, 0x2A	; 42
    48e8:	89 2f       	mov	r24, r25
    48ea:	8f 93       	push	r24
    48ec:	88 eb       	ldi	r24, 0xB8	; 184
    48ee:	9a e2       	ldi	r25, 0x2A	; 42
    48f0:	8f 93       	push	r24
    48f2:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    48f6:	0f 90       	pop	r0
    48f8:	0f 90       	pop	r0
    48fa:	0f 90       	pop	r0
    48fc:	0f 90       	pop	r0
    48fe:	0f 90       	pop	r0
    4900:	0f 90       	pop	r0
    4902:	8d 83       	std	Y+5, r24	; 0x05
    4904:	9e 83       	std	Y+6, r25	; 0x06
			udi_write_tx_buf(g_prepare_buf, len, false);
    4906:	8d 81       	ldd	r24, Y+5	; 0x05
    4908:	40 e0       	ldi	r20, 0x00	; 0
    490a:	68 2f       	mov	r22, r24
    490c:	88 eb       	ldi	r24, 0xB8	; 184
    490e:	9a e2       	ldi	r25, 0x2A	; 42
    4910:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#11 DEBUG: +CREG? sending ...\r\n");
		udi_write_tx_buf(g_prepare_buf, len, false);
		#endif

		/* Shutdown any open connections and drop GPRS link, just in case */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSHUT);
    4914:	81 ec       	ldi	r24, 0xC1	; 193
    4916:	96 e0       	ldi	r25, 0x06	; 6
    4918:	89 2f       	mov	r24, r25
    491a:	8f 93       	push	r24
    491c:	81 ec       	ldi	r24, 0xC1	; 193
    491e:	96 e0       	ldi	r25, 0x06	; 6
    4920:	8f 93       	push	r24
    4922:	1f 92       	push	r1
    4924:	80 e8       	ldi	r24, 0x80	; 128
    4926:	8f 93       	push	r24
    4928:	88 eb       	ldi	r24, 0xB8	; 184
    492a:	9a e2       	ldi	r25, 0x2A	; 42
    492c:	89 2f       	mov	r24, r25
    492e:	8f 93       	push	r24
    4930:	88 eb       	ldi	r24, 0xB8	; 184
    4932:	9a e2       	ldi	r25, 0x2A	; 42
    4934:	8f 93       	push	r24
    4936:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    493a:	0f 90       	pop	r0
    493c:	0f 90       	pop	r0
    493e:	0f 90       	pop	r0
    4940:	0f 90       	pop	r0
    4942:	0f 90       	pop	r0
    4944:	0f 90       	pop	r0
    4946:	8f 83       	std	Y+7, r24	; 0x07
    4948:	98 87       	std	Y+8, r25	; 0x08
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    494a:	8f 81       	ldd	r24, Y+7	; 0x07
    494c:	68 2f       	mov	r22, r24
    494e:	88 eb       	ldi	r24, 0xB8	; 184
    4950:	9a e2       	ldi	r25, 0x2A	; 42
    4952:	b4 de       	rcall	.-664    	; 0x46bc <serial_sim808_sendAndResponse>

		/* GPRS activation - check for registration, first */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CREG);
    4954:	8d e2       	ldi	r24, 0x2D	; 45
    4956:	96 e0       	ldi	r25, 0x06	; 6
    4958:	89 2f       	mov	r24, r25
    495a:	8f 93       	push	r24
    495c:	8d e2       	ldi	r24, 0x2D	; 45
    495e:	96 e0       	ldi	r25, 0x06	; 6
    4960:	8f 93       	push	r24
    4962:	1f 92       	push	r1
    4964:	80 e8       	ldi	r24, 0x80	; 128
    4966:	8f 93       	push	r24
    4968:	88 eb       	ldi	r24, 0xB8	; 184
    496a:	9a e2       	ldi	r25, 0x2A	; 42
    496c:	89 2f       	mov	r24, r25
    496e:	8f 93       	push	r24
    4970:	88 eb       	ldi	r24, 0xB8	; 184
    4972:	9a e2       	ldi	r25, 0x2A	; 42
    4974:	8f 93       	push	r24
    4976:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    497a:	0f 90       	pop	r0
    497c:	0f 90       	pop	r0
    497e:	0f 90       	pop	r0
    4980:	0f 90       	pop	r0
    4982:	0f 90       	pop	r0
    4984:	0f 90       	pop	r0
    4986:	8f 83       	std	Y+7, r24	; 0x07
    4988:	98 87       	std	Y+8, r25	; 0x08
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    498a:	8f 81       	ldd	r24, Y+7	; 0x07
    498c:	68 2f       	mov	r22, r24
    498e:	88 eb       	ldi	r24, 0xB8	; 184
    4990:	9a e2       	ldi	r25, 0x2A	; 42
    4992:	94 de       	rcall	.-728    	; 0x46bc <serial_sim808_sendAndResponse>

		/* Wait until the auto_responder chain has ended */
		{
			uint32_t l_now		= tcc1_get_time();
    4994:	0e 94 4f f5 	call	0x1ea9e	; 0x1ea9e <tcc1_get_time>
    4998:	dc 01       	movw	r26, r24
    499a:	cb 01       	movw	r24, r22
    499c:	89 83       	std	Y+1, r24	; 0x01
    499e:	9a 83       	std	Y+2, r25	; 0x02
    49a0:	ab 83       	std	Y+3, r26	; 0x03
    49a2:	bc 83       	std	Y+4, r27	; 0x04
			uint32_t l_until	= l_now + 5000;
    49a4:	89 81       	ldd	r24, Y+1	; 0x01
    49a6:	9a 81       	ldd	r25, Y+2	; 0x02
    49a8:	ab 81       	ldd	r26, Y+3	; 0x03
    49aa:	bc 81       	ldd	r27, Y+4	; 0x04
    49ac:	88 57       	subi	r24, 0x78	; 120
    49ae:	9c 4e       	sbci	r25, 0xEC	; 236
    49b0:	af 4f       	sbci	r26, 0xFF	; 255
    49b2:	bf 4f       	sbci	r27, 0xFF	; 255
    49b4:	89 87       	std	Y+9, r24	; 0x09
    49b6:	9a 87       	std	Y+10, r25	; 0x0a
    49b8:	ab 87       	std	Y+11, r26	; 0x0b
    49ba:	bc 87       	std	Y+12, r27	; 0x0c

			while (l_until > l_now) {
    49bc:	13 c0       	rjmp	.+38     	; 0x49e4 <serial_gsm_gprs_link_openClose+0x1ac>
				if (g_gsm_aprs_gprs_connected) {
    49be:	80 91 f6 27 	lds	r24, 0x27F6	; 0x8027f6 <g_gsm_aprs_gprs_connected>
    49c2:	88 23       	and	r24, r24
    49c4:	29 f0       	breq	.+10     	; 0x49d0 <serial_gsm_gprs_link_openClose+0x198>
					s_gprs_isOpen = true;
    49c6:	81 e0       	ldi	r24, 0x01	; 1
    49c8:	80 93 48 21 	sts	0x2148, r24	; 0x802148 <__data_end>
					break;
    49cc:	00 00       	nop
		/* GPRS activation - check for registration, first */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CREG);
		serial_sim808_sendAndResponse(g_prepare_buf, len);

		/* Wait until the auto_responder chain has ended */
		{
    49ce:	69 c0       	rjmp	.+210    	; 0x4aa2 <serial_gsm_gprs_link_openClose+0x26a>
			while (l_until > l_now) {
				if (g_gsm_aprs_gprs_connected) {
					s_gprs_isOpen = true;
					break;
				}
				task();
    49d0:	0f 94 62 0d 	call	0x21ac4	; 0x21ac4 <task>
				l_now = tcc1_get_time();
    49d4:	0e 94 4f f5 	call	0x1ea9e	; 0x1ea9e <tcc1_get_time>
    49d8:	dc 01       	movw	r26, r24
    49da:	cb 01       	movw	r24, r22
    49dc:	89 83       	std	Y+1, r24	; 0x01
    49de:	9a 83       	std	Y+2, r25	; 0x02
    49e0:	ab 83       	std	Y+3, r26	; 0x03
    49e2:	bc 83       	std	Y+4, r27	; 0x04
		/* Wait until the auto_responder chain has ended */
		{
			uint32_t l_now		= tcc1_get_time();
			uint32_t l_until	= l_now + 5000;

			while (l_until > l_now) {
    49e4:	29 85       	ldd	r18, Y+9	; 0x09
    49e6:	3a 85       	ldd	r19, Y+10	; 0x0a
    49e8:	4b 85       	ldd	r20, Y+11	; 0x0b
    49ea:	5c 85       	ldd	r21, Y+12	; 0x0c
    49ec:	89 81       	ldd	r24, Y+1	; 0x01
    49ee:	9a 81       	ldd	r25, Y+2	; 0x02
    49f0:	ab 81       	ldd	r26, Y+3	; 0x03
    49f2:	bc 81       	ldd	r27, Y+4	; 0x04
    49f4:	82 17       	cp	r24, r18
    49f6:	93 07       	cpc	r25, r19
    49f8:	a4 07       	cpc	r26, r20
    49fa:	b5 07       	cpc	r27, r21
    49fc:	00 f3       	brcs	.-64     	; 0x49be <serial_gsm_gprs_link_openClose+0x186>
		/* GPRS activation - check for registration, first */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CREG);
		serial_sim808_sendAndResponse(g_prepare_buf, len);

		/* Wait until the auto_responder chain has ended */
		{
    49fe:	51 c0       	rjmp	.+162    	; 0x4aa2 <serial_gsm_gprs_link_openClose+0x26a>
				task();
				l_now = tcc1_get_time();
			}
		}

	} else if (!isStart && s_gprs_isOpen) {
    4a00:	9d 85       	ldd	r25, Y+13	; 0x0d
    4a02:	81 e0       	ldi	r24, 0x01	; 1
    4a04:	89 27       	eor	r24, r25
    4a06:	88 23       	and	r24, r24
    4a08:	09 f4       	brne	.+2      	; 0x4a0c <serial_gsm_gprs_link_openClose+0x1d4>
    4a0a:	4b c0       	rjmp	.+150    	; 0x4aa2 <serial_gsm_gprs_link_openClose+0x26a>
    4a0c:	80 91 48 21 	lds	r24, 0x2148	; 0x802148 <__data_end>
    4a10:	88 23       	and	r24, r24
    4a12:	09 f4       	brne	.+2      	; 0x4a16 <serial_gsm_gprs_link_openClose+0x1de>
    4a14:	46 c0       	rjmp	.+140    	; 0x4aa2 <serial_gsm_gprs_link_openClose+0x26a>
		s_gprs_isOpen = false;
    4a16:	10 92 48 21 	sts	0x2148, r1	; 0x802148 <__data_end>

		/* Shut down IP connection */
		serial_gsm_gprs_ip_openClose(false);
    4a1a:	80 e0       	ldi	r24, 0x00	; 0
    4a1c:	5a d1       	rcall	.+692    	; 0x4cd2 <serial_gsm_gprs_ip_openClose>

		/* Close any listening servers */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSERVER, 0);
    4a1e:	1f 92       	push	r1
    4a20:	1f 92       	push	r1
    4a22:	8f ea       	ldi	r24, 0xAF	; 175
    4a24:	96 e0       	ldi	r25, 0x06	; 6
    4a26:	89 2f       	mov	r24, r25
    4a28:	8f 93       	push	r24
    4a2a:	8f ea       	ldi	r24, 0xAF	; 175
    4a2c:	96 e0       	ldi	r25, 0x06	; 6
    4a2e:	8f 93       	push	r24
    4a30:	1f 92       	push	r1
    4a32:	80 e8       	ldi	r24, 0x80	; 128
    4a34:	8f 93       	push	r24
    4a36:	88 eb       	ldi	r24, 0xB8	; 184
    4a38:	9a e2       	ldi	r25, 0x2A	; 42
    4a3a:	89 2f       	mov	r24, r25
    4a3c:	8f 93       	push	r24
    4a3e:	88 eb       	ldi	r24, 0xB8	; 184
    4a40:	9a e2       	ldi	r25, 0x2A	; 42
    4a42:	8f 93       	push	r24
    4a44:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    4a48:	2d b7       	in	r18, 0x3d	; 61
    4a4a:	3e b7       	in	r19, 0x3e	; 62
    4a4c:	28 5f       	subi	r18, 0xF8	; 248
    4a4e:	3f 4f       	sbci	r19, 0xFF	; 255
    4a50:	cd bf       	out	0x3d, r28	; 61
    4a52:	de bf       	out	0x3e, r29	; 62
    4a54:	8f 83       	std	Y+7, r24	; 0x07
    4a56:	98 87       	std	Y+8, r25	; 0x08
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4a58:	8f 81       	ldd	r24, Y+7	; 0x07
    4a5a:	68 2f       	mov	r22, r24
    4a5c:	88 eb       	ldi	r24, 0xB8	; 184
    4a5e:	9a e2       	ldi	r25, 0x2A	; 42
    4a60:	2d de       	rcall	.-934    	; 0x46bc <serial_sim808_sendAndResponse>

		/* Shutdown any open connections and drop GPRS link */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSHUT);
    4a62:	81 ec       	ldi	r24, 0xC1	; 193
    4a64:	96 e0       	ldi	r25, 0x06	; 6
    4a66:	89 2f       	mov	r24, r25
    4a68:	8f 93       	push	r24
    4a6a:	81 ec       	ldi	r24, 0xC1	; 193
    4a6c:	96 e0       	ldi	r25, 0x06	; 6
    4a6e:	8f 93       	push	r24
    4a70:	1f 92       	push	r1
    4a72:	80 e8       	ldi	r24, 0x80	; 128
    4a74:	8f 93       	push	r24
    4a76:	88 eb       	ldi	r24, 0xB8	; 184
    4a78:	9a e2       	ldi	r25, 0x2A	; 42
    4a7a:	89 2f       	mov	r24, r25
    4a7c:	8f 93       	push	r24
    4a7e:	88 eb       	ldi	r24, 0xB8	; 184
    4a80:	9a e2       	ldi	r25, 0x2A	; 42
    4a82:	8f 93       	push	r24
    4a84:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    4a88:	0f 90       	pop	r0
    4a8a:	0f 90       	pop	r0
    4a8c:	0f 90       	pop	r0
    4a8e:	0f 90       	pop	r0
    4a90:	0f 90       	pop	r0
    4a92:	0f 90       	pop	r0
    4a94:	8f 83       	std	Y+7, r24	; 0x07
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4a96:	98 87       	std	Y+8, r25	; 0x08
    4a98:	8f 81       	ldd	r24, Y+7	; 0x07
    4a9a:	68 2f       	mov	r22, r24
    4a9c:	88 eb       	ldi	r24, 0xB8	; 184
    4a9e:	9a e2       	ldi	r25, 0x2A	; 42
	}
}
    4aa0:	0d de       	rcall	.-998    	; 0x46bc <serial_sim808_sendAndResponse>
    4aa2:	2d 96       	adiw	r28, 0x0d	; 13
    4aa4:	cd bf       	out	0x3d, r28	; 61
    4aa6:	de bf       	out	0x3e, r29	; 62
    4aa8:	df 91       	pop	r29
    4aaa:	cf 91       	pop	r28
    4aac:	08 95       	ret

00004aae <serial_gsm_rx_creg>:

void serial_gsm_rx_creg(C_GSM_CREG_STAT_ENUM_t stat)
{
    4aae:	cf 93       	push	r28
    4ab0:	df 93       	push	r29
    4ab2:	00 d0       	rcall	.+0      	; 0x4ab4 <serial_gsm_rx_creg+0x6>
    4ab4:	cd b7       	in	r28, 0x3d	; 61
    4ab6:	de b7       	in	r29, 0x3e	; 62
    4ab8:	8b 83       	std	Y+3, r24	; 0x03
	static bool s_done = false;
	static bool s_lock = false;
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable || s_done || s_lock || (g_usart_gprs_auto_response_state != 1)) {
    4aba:	90 91 f4 27 	lds	r25, 0x27F4	; 0x8027f4 <g_gsm_enable>
    4abe:	81 e0       	ldi	r24, 0x01	; 1
    4ac0:	89 27       	eor	r24, r25
    4ac2:	88 23       	and	r24, r24
    4ac4:	09 f0       	breq	.+2      	; 0x4ac8 <serial_gsm_rx_creg+0x1a>
    4ac6:	45 c0       	rjmp	.+138    	; 0x4b52 <serial_gsm_rx_creg+0xa4>
    4ac8:	90 91 f5 27 	lds	r25, 0x27F5	; 0x8027f5 <g_gsm_aprs_enable>
    4acc:	81 e0       	ldi	r24, 0x01	; 1
    4ace:	89 27       	eor	r24, r25
    4ad0:	88 23       	and	r24, r24
    4ad2:	09 f0       	breq	.+2      	; 0x4ad6 <serial_gsm_rx_creg+0x28>
    4ad4:	3e c0       	rjmp	.+124    	; 0x4b52 <serial_gsm_rx_creg+0xa4>
    4ad6:	80 91 49 21 	lds	r24, 0x2149	; 0x802149 <s_done.8207>
    4ada:	88 23       	and	r24, r24
    4adc:	d1 f5       	brne	.+116    	; 0x4b52 <serial_gsm_rx_creg+0xa4>
    4ade:	80 91 4a 21 	lds	r24, 0x214A	; 0x80214a <s_lock.8208>
    4ae2:	88 23       	and	r24, r24
    4ae4:	b1 f5       	brne	.+108    	; 0x4b52 <serial_gsm_rx_creg+0xa4>
    4ae6:	80 91 6d 25 	lds	r24, 0x256D	; 0x80256d <g_usart_gprs_auto_response_state>
    4aea:	81 30       	cpi	r24, 0x01	; 1
    4aec:	91 f5       	brne	.+100    	; 0x4b52 <serial_gsm_rx_creg+0xa4>
		return;
	}

	if ((stat == C_GSM_CREG_STAT_REGHOME) || (stat == C_GSM_CREG_STAT_REGROAMING)) {
    4aee:	8b 81       	ldd	r24, Y+3	; 0x03
    4af0:	81 30       	cpi	r24, 0x01	; 1
    4af2:	19 f0       	breq	.+6      	; 0x4afa <serial_gsm_rx_creg+0x4c>
    4af4:	8b 81       	ldd	r24, Y+3	; 0x03
    4af6:	85 30       	cpi	r24, 0x05	; 5
    4af8:	69 f5       	brne	.+90     	; 0x4b54 <serial_gsm_rx_creg+0xa6>
		s_lock = true;
    4afa:	81 e0       	ldi	r24, 0x01	; 1
    4afc:	80 93 4a 21 	sts	0x214A, r24	; 0x80214a <s_lock.8208>
		barrier();
		s_done = true;
    4b00:	81 e0       	ldi	r24, 0x01	; 1
    4b02:	80 93 49 21 	sts	0x2149, r24	; 0x802149 <s_done.8207>
		#if 0
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#21 DEBUG: +CREG: 1 (REGHOME) / 5 (REGROAMING) received.\r\n");
		udi_write_tx_buf(g_prepare_buf, len, false);
		#endif

		g_usart_gprs_auto_response_state = 2;
    4b06:	82 e0       	ldi	r24, 0x02	; 2
    4b08:	80 93 6d 25 	sts	0x256D, r24	; 0x80256d <g_usart_gprs_auto_response_state>
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#22 DEBUG: +CGATT? sending ...\r\n");
		udi_write_tx_buf(g_prepare_buf, len, false);
		#endif

		/* Check and push device to activate GPRS */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CGATT);
    4b0c:	88 e3       	ldi	r24, 0x38	; 56
    4b0e:	96 e0       	ldi	r25, 0x06	; 6
    4b10:	89 2f       	mov	r24, r25
    4b12:	8f 93       	push	r24
    4b14:	88 e3       	ldi	r24, 0x38	; 56
    4b16:	96 e0       	ldi	r25, 0x06	; 6
    4b18:	8f 93       	push	r24
    4b1a:	1f 92       	push	r1
    4b1c:	80 e8       	ldi	r24, 0x80	; 128
    4b1e:	8f 93       	push	r24
    4b20:	88 eb       	ldi	r24, 0xB8	; 184
    4b22:	9a e2       	ldi	r25, 0x2A	; 42
    4b24:	89 2f       	mov	r24, r25
    4b26:	8f 93       	push	r24
    4b28:	88 eb       	ldi	r24, 0xB8	; 184
    4b2a:	9a e2       	ldi	r25, 0x2A	; 42
    4b2c:	8f 93       	push	r24
    4b2e:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    4b32:	0f 90       	pop	r0
    4b34:	0f 90       	pop	r0
    4b36:	0f 90       	pop	r0
    4b38:	0f 90       	pop	r0
    4b3a:	0f 90       	pop	r0
    4b3c:	0f 90       	pop	r0
    4b3e:	89 83       	std	Y+1, r24	; 0x01
    4b40:	9a 83       	std	Y+2, r25	; 0x02
		s_lock = false;
    4b42:	10 92 4a 21 	sts	0x214A, r1	; 0x80214a <s_lock.8208>
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4b46:	89 81       	ldd	r24, Y+1	; 0x01
    4b48:	68 2f       	mov	r22, r24
    4b4a:	88 eb       	ldi	r24, 0xB8	; 184
    4b4c:	9a e2       	ldi	r25, 0x2A	; 42
    4b4e:	b6 dd       	rcall	.-1172   	; 0x46bc <serial_sim808_sendAndResponse>
    4b50:	01 c0       	rjmp	.+2      	; 0x4b54 <serial_gsm_rx_creg+0xa6>
	static bool s_done = false;
	static bool s_lock = false;
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable || s_done || s_lock || (g_usart_gprs_auto_response_state != 1)) {
		return;
    4b52:	00 00       	nop
		/* Check and push device to activate GPRS */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CGATT);
		s_lock = false;
		serial_sim808_sendAndResponse(g_prepare_buf, len);
	}
}
    4b54:	23 96       	adiw	r28, 0x03	; 3
    4b56:	cd bf       	out	0x3d, r28	; 61
    4b58:	de bf       	out	0x3e, r29	; 62
    4b5a:	df 91       	pop	r29
    4b5c:	cf 91       	pop	r28
    4b5e:	08 95       	ret

00004b60 <serial_gsm_rx_cgatt>:

void serial_gsm_rx_cgatt(C_GSM_CGATT_STAT_ENUM_t stat)
{
    4b60:	cf 93       	push	r28
    4b62:	df 93       	push	r29
    4b64:	00 d0       	rcall	.+0      	; 0x4b66 <serial_gsm_rx_cgatt+0x6>
    4b66:	cd b7       	in	r28, 0x3d	; 61
    4b68:	de b7       	in	r29, 0x3e	; 62
    4b6a:	8b 83       	std	Y+3, r24	; 0x03
	static bool s_done = false;
	static bool s_lock = false;
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable || s_done || s_lock || (g_usart_gprs_auto_response_state != 2)) {
    4b6c:	90 91 f4 27 	lds	r25, 0x27F4	; 0x8027f4 <g_gsm_enable>
    4b70:	81 e0       	ldi	r24, 0x01	; 1
    4b72:	89 27       	eor	r24, r25
    4b74:	88 23       	and	r24, r24
    4b76:	09 f0       	breq	.+2      	; 0x4b7a <serial_gsm_rx_cgatt+0x1a>
    4b78:	a5 c0       	rjmp	.+330    	; 0x4cc4 <serial_gsm_rx_cgatt+0x164>
    4b7a:	90 91 f5 27 	lds	r25, 0x27F5	; 0x8027f5 <g_gsm_aprs_enable>
    4b7e:	81 e0       	ldi	r24, 0x01	; 1
    4b80:	89 27       	eor	r24, r25
    4b82:	88 23       	and	r24, r24
    4b84:	09 f0       	breq	.+2      	; 0x4b88 <serial_gsm_rx_cgatt+0x28>
    4b86:	9e c0       	rjmp	.+316    	; 0x4cc4 <serial_gsm_rx_cgatt+0x164>
    4b88:	80 91 4b 21 	lds	r24, 0x214B	; 0x80214b <s_done.8213>
    4b8c:	88 23       	and	r24, r24
    4b8e:	09 f0       	breq	.+2      	; 0x4b92 <serial_gsm_rx_cgatt+0x32>
    4b90:	99 c0       	rjmp	.+306    	; 0x4cc4 <serial_gsm_rx_cgatt+0x164>
    4b92:	80 91 4c 21 	lds	r24, 0x214C	; 0x80214c <s_lock.8214>
    4b96:	88 23       	and	r24, r24
    4b98:	09 f0       	breq	.+2      	; 0x4b9c <serial_gsm_rx_cgatt+0x3c>
    4b9a:	94 c0       	rjmp	.+296    	; 0x4cc4 <serial_gsm_rx_cgatt+0x164>
    4b9c:	80 91 6d 25 	lds	r24, 0x256D	; 0x80256d <g_usart_gprs_auto_response_state>
    4ba0:	82 30       	cpi	r24, 0x02	; 2
    4ba2:	09 f0       	breq	.+2      	; 0x4ba6 <serial_gsm_rx_cgatt+0x46>
    4ba4:	8f c0       	rjmp	.+286    	; 0x4cc4 <serial_gsm_rx_cgatt+0x164>
		return;
	}


	if (stat == C_GSM_CREG_STAT_ATTACHED) {
    4ba6:	8b 81       	ldd	r24, Y+3	; 0x03
    4ba8:	81 30       	cpi	r24, 0x01	; 1
    4baa:	09 f0       	breq	.+2      	; 0x4bae <serial_gsm_rx_cgatt+0x4e>
    4bac:	8c c0       	rjmp	.+280    	; 0x4cc6 <serial_gsm_rx_cgatt+0x166>
		s_lock = true;
    4bae:	81 e0       	ldi	r24, 0x01	; 1
    4bb0:	80 93 4c 21 	sts	0x214C, r24	; 0x80214c <s_lock.8214>
		barrier();
		s_done = true;
    4bb4:	81 e0       	ldi	r24, 0x01	; 1
    4bb6:	80 93 4b 21 	sts	0x214B, r24	; 0x80214b <s_done.8213>
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#32 DEBUG: +CSTT, +CIICR, +CIFSR sending ...\r\n");
		udi_write_tx_buf(g_prepare_buf, len, false);
		#endif

		/* Start task for GPRS service */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CSTT_PARAM, g_aprs_link_service, g_aprs_link_user, g_aprs_link_pwd);  // "web.vodafone.de"
    4bba:	82 ee       	ldi	r24, 0xE2	; 226
    4bbc:	94 e2       	ldi	r25, 0x24	; 36
    4bbe:	89 2f       	mov	r24, r25
    4bc0:	8f 93       	push	r24
    4bc2:	82 ee       	ldi	r24, 0xE2	; 226
    4bc4:	94 e2       	ldi	r25, 0x24	; 36
    4bc6:	8f 93       	push	r24
    4bc8:	82 ed       	ldi	r24, 0xD2	; 210
    4bca:	94 e2       	ldi	r25, 0x24	; 36
    4bcc:	89 2f       	mov	r24, r25
    4bce:	8f 93       	push	r24
    4bd0:	82 ed       	ldi	r24, 0xD2	; 210
    4bd2:	94 e2       	ldi	r25, 0x24	; 36
    4bd4:	8f 93       	push	r24
    4bd6:	82 eb       	ldi	r24, 0xB2	; 178
    4bd8:	94 e2       	ldi	r25, 0x24	; 36
    4bda:	89 2f       	mov	r24, r25
    4bdc:	8f 93       	push	r24
    4bde:	82 eb       	ldi	r24, 0xB2	; 178
    4be0:	94 e2       	ldi	r25, 0x24	; 36
    4be2:	8f 93       	push	r24
    4be4:	84 e4       	ldi	r24, 0x44	; 68
    4be6:	96 e0       	ldi	r25, 0x06	; 6
    4be8:	89 2f       	mov	r24, r25
    4bea:	8f 93       	push	r24
    4bec:	84 e4       	ldi	r24, 0x44	; 68
    4bee:	96 e0       	ldi	r25, 0x06	; 6
    4bf0:	8f 93       	push	r24
    4bf2:	1f 92       	push	r1
    4bf4:	80 e8       	ldi	r24, 0x80	; 128
    4bf6:	8f 93       	push	r24
    4bf8:	88 eb       	ldi	r24, 0xB8	; 184
    4bfa:	9a e2       	ldi	r25, 0x2A	; 42
    4bfc:	89 2f       	mov	r24, r25
    4bfe:	8f 93       	push	r24
    4c00:	88 eb       	ldi	r24, 0xB8	; 184
    4c02:	9a e2       	ldi	r25, 0x2A	; 42
    4c04:	8f 93       	push	r24
    4c06:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    4c0a:	2d b7       	in	r18, 0x3d	; 61
    4c0c:	3e b7       	in	r19, 0x3e	; 62
    4c0e:	24 5f       	subi	r18, 0xF4	; 244
    4c10:	3f 4f       	sbci	r19, 0xFF	; 255
    4c12:	cd bf       	out	0x3d, r28	; 61
    4c14:	de bf       	out	0x3e, r29	; 62
    4c16:	89 83       	std	Y+1, r24	; 0x01
    4c18:	9a 83       	std	Y+2, r25	; 0x02
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4c1a:	89 81       	ldd	r24, Y+1	; 0x01
    4c1c:	68 2f       	mov	r22, r24
    4c1e:	88 eb       	ldi	r24, 0xB8	; 184
    4c20:	9a e2       	ldi	r25, 0x2A	; 42
    4c22:	4c dd       	rcall	.-1384   	; 0x46bc <serial_sim808_sendAndResponse>

		/* Establish GPRS connection */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIICR);
    4c24:	8d e5       	ldi	r24, 0x5D	; 93
    4c26:	96 e0       	ldi	r25, 0x06	; 6
    4c28:	89 2f       	mov	r24, r25
    4c2a:	8f 93       	push	r24
    4c2c:	8d e5       	ldi	r24, 0x5D	; 93
    4c2e:	96 e0       	ldi	r25, 0x06	; 6
    4c30:	8f 93       	push	r24
    4c32:	1f 92       	push	r1
    4c34:	80 e8       	ldi	r24, 0x80	; 128
    4c36:	8f 93       	push	r24
    4c38:	88 eb       	ldi	r24, 0xB8	; 184
    4c3a:	9a e2       	ldi	r25, 0x2A	; 42
    4c3c:	89 2f       	mov	r24, r25
    4c3e:	8f 93       	push	r24
    4c40:	88 eb       	ldi	r24, 0xB8	; 184
    4c42:	9a e2       	ldi	r25, 0x2A	; 42
    4c44:	8f 93       	push	r24
    4c46:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    4c4a:	0f 90       	pop	r0
    4c4c:	0f 90       	pop	r0
    4c4e:	0f 90       	pop	r0
    4c50:	0f 90       	pop	r0
    4c52:	0f 90       	pop	r0
    4c54:	0f 90       	pop	r0
    4c56:	89 83       	std	Y+1, r24	; 0x01
    4c58:	9a 83       	std	Y+2, r25	; 0x02
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4c5a:	89 81       	ldd	r24, Y+1	; 0x01
    4c5c:	68 2f       	mov	r22, r24
    4c5e:	88 eb       	ldi	r24, 0xB8	; 184
    4c60:	9a e2       	ldi	r25, 0x2A	; 42
    4c62:	2c dd       	rcall	.-1448   	; 0x46bc <serial_sim808_sendAndResponse>
		yield_ms(2500);
    4c64:	84 ec       	ldi	r24, 0xC4	; 196
    4c66:	99 e0       	ldi	r25, 0x09	; 9
    4c68:	0e 94 f6 f1 	call	0x1e3ec	; 0x1e3ec <yield_ms>

		/* Request local IP address */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIFSR);
    4c6c:	88 e6       	ldi	r24, 0x68	; 104
    4c6e:	96 e0       	ldi	r25, 0x06	; 6
    4c70:	89 2f       	mov	r24, r25
    4c72:	8f 93       	push	r24
    4c74:	88 e6       	ldi	r24, 0x68	; 104
    4c76:	96 e0       	ldi	r25, 0x06	; 6
    4c78:	8f 93       	push	r24
    4c7a:	1f 92       	push	r1
    4c7c:	80 e8       	ldi	r24, 0x80	; 128
    4c7e:	8f 93       	push	r24
    4c80:	88 eb       	ldi	r24, 0xB8	; 184
    4c82:	9a e2       	ldi	r25, 0x2A	; 42
    4c84:	89 2f       	mov	r24, r25
    4c86:	8f 93       	push	r24
    4c88:	88 eb       	ldi	r24, 0xB8	; 184
    4c8a:	9a e2       	ldi	r25, 0x2A	; 42
    4c8c:	8f 93       	push	r24
    4c8e:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    4c92:	0f 90       	pop	r0
    4c94:	0f 90       	pop	r0
    4c96:	0f 90       	pop	r0
    4c98:	0f 90       	pop	r0
    4c9a:	0f 90       	pop	r0
    4c9c:	0f 90       	pop	r0
    4c9e:	89 83       	std	Y+1, r24	; 0x01
    4ca0:	9a 83       	std	Y+2, r25	; 0x02
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4ca2:	89 81       	ldd	r24, Y+1	; 0x01
    4ca4:	68 2f       	mov	r22, r24
    4ca6:	88 eb       	ldi	r24, 0xB8	; 184
    4ca8:	9a e2       	ldi	r25, 0x2A	; 42
    4caa:	08 dd       	rcall	.-1520   	; 0x46bc <serial_sim808_sendAndResponse>
		yield_ms(500);
    4cac:	84 ef       	ldi	r24, 0xF4	; 244
    4cae:	91 e0       	ldi	r25, 0x01	; 1
    4cb0:	0e 94 f6 f1 	call	0x1e3ec	; 0x1e3ec <yield_ms>

		g_usart_gprs_auto_response_state = 0;
    4cb4:	10 92 6d 25 	sts	0x256D, r1	; 0x80256d <g_usart_gprs_auto_response_state>
		g_gsm_aprs_gprs_connected = true;
    4cb8:	81 e0       	ldi	r24, 0x01	; 1
    4cba:	80 93 f6 27 	sts	0x27F6, r24	; 0x8027f6 <g_gsm_aprs_gprs_connected>
		barrier();
		s_lock = false;
    4cbe:	10 92 4c 21 	sts	0x214C, r1	; 0x80214c <s_lock.8214>
    4cc2:	01 c0       	rjmp	.+2      	; 0x4cc6 <serial_gsm_rx_cgatt+0x166>
	static bool s_done = false;
	static bool s_lock = false;
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable || s_done || s_lock || (g_usart_gprs_auto_response_state != 2)) {
		return;
    4cc4:	00 00       	nop
		g_usart_gprs_auto_response_state = 0;
		g_gsm_aprs_gprs_connected = true;
		barrier();
		s_lock = false;
	}
}
    4cc6:	23 96       	adiw	r28, 0x03	; 3
    4cc8:	cd bf       	out	0x3d, r28	; 61
    4cca:	de bf       	out	0x3e, r29	; 62
    4ccc:	df 91       	pop	r29
    4cce:	cf 91       	pop	r28
    4cd0:	08 95       	ret

00004cd2 <serial_gsm_gprs_ip_openClose>:

void serial_gsm_gprs_ip_openClose(bool isStart)
{
    4cd2:	cf 93       	push	r28
    4cd4:	df 93       	push	r29
    4cd6:	cd b7       	in	r28, 0x3d	; 61
    4cd8:	de b7       	in	r29, 0x3e	; 62
    4cda:	c8 58       	subi	r28, 0x88	; 136
    4cdc:	d1 09       	sbc	r29, r1
    4cde:	cd bf       	out	0x3d, r28	; 61
    4ce0:	de bf       	out	0x3e, r29	; 62
    4ce2:	9e 01       	movw	r18, r28
    4ce4:	28 57       	subi	r18, 0x78	; 120
    4ce6:	3f 4f       	sbci	r19, 0xFF	; 255
    4ce8:	f9 01       	movw	r30, r18
    4cea:	80 83       	st	Z, r24
	static bool s_ip_isOpen = false;
	char buf[C_TX_BUF_SIZE];

	/* GSM / APRS service not enabled */
	if (!g_gsm_enable || !g_gsm_aprs_enable) {
    4cec:	90 91 f4 27 	lds	r25, 0x27F4	; 0x8027f4 <g_gsm_enable>
    4cf0:	81 e0       	ldi	r24, 0x01	; 1
    4cf2:	89 27       	eor	r24, r25
    4cf4:	88 23       	and	r24, r24
    4cf6:	31 f4       	brne	.+12     	; 0x4d04 <serial_gsm_gprs_ip_openClose+0x32>
    4cf8:	90 91 f5 27 	lds	r25, 0x27F5	; 0x8027f5 <g_gsm_aprs_enable>
    4cfc:	81 e0       	ldi	r24, 0x01	; 1
    4cfe:	89 27       	eor	r24, r25
    4d00:	88 23       	and	r24, r24
    4d02:	19 f0       	breq	.+6      	; 0x4d0a <serial_gsm_gprs_ip_openClose+0x38>
		g_gsm_aprs_ip_connected = false;
    4d04:	10 92 f7 27 	sts	0x27F7, r1	; 0x8027f7 <g_gsm_aprs_ip_connected>
		return;
    4d08:	da c0       	rjmp	.+436    	; 0x4ebe <serial_gsm_gprs_ip_openClose+0x1ec>
	}

	/* GPRS not established */
	if (!g_gsm_aprs_gprs_connected || g_usart_gprs_auto_response_state) {
    4d0a:	90 91 f6 27 	lds	r25, 0x27F6	; 0x8027f6 <g_gsm_aprs_gprs_connected>
    4d0e:	81 e0       	ldi	r24, 0x01	; 1
    4d10:	89 27       	eor	r24, r25
    4d12:	88 23       	and	r24, r24
    4d14:	09 f0       	breq	.+2      	; 0x4d18 <serial_gsm_gprs_ip_openClose+0x46>
    4d16:	d2 c0       	rjmp	.+420    	; 0x4ebc <serial_gsm_gprs_ip_openClose+0x1ea>
    4d18:	80 91 6d 25 	lds	r24, 0x256D	; 0x80256d <g_usart_gprs_auto_response_state>
    4d1c:	88 23       	and	r24, r24
    4d1e:	09 f0       	breq	.+2      	; 0x4d22 <serial_gsm_gprs_ip_openClose+0x50>
    4d20:	cd c0       	rjmp	.+410    	; 0x4ebc <serial_gsm_gprs_ip_openClose+0x1ea>
		return;
	}

	/* Activation of IP not during GPRS link set-up */
	{
		if (isStart && !s_ip_isOpen) {
    4d22:	ce 01       	movw	r24, r28
    4d24:	88 57       	subi	r24, 0x78	; 120
    4d26:	9f 4f       	sbci	r25, 0xFF	; 255
    4d28:	fc 01       	movw	r30, r24
    4d2a:	80 81       	ld	r24, Z
    4d2c:	88 23       	and	r24, r24
    4d2e:	09 f4       	brne	.+2      	; 0x4d32 <serial_gsm_gprs_ip_openClose+0x60>
    4d30:	70 c0       	rjmp	.+224    	; 0x4e12 <serial_gsm_gprs_ip_openClose+0x140>
    4d32:	90 91 4d 21 	lds	r25, 0x214D	; 0x80214d <s_ip_isOpen.8219>
    4d36:	81 e0       	ldi	r24, 0x01	; 1
    4d38:	89 27       	eor	r24, r25
    4d3a:	88 23       	and	r24, r24
    4d3c:	09 f4       	brne	.+2      	; 0x4d40 <serial_gsm_gprs_ip_openClose+0x6e>
			int len;

			irqflags_t flags = cpu_irq_save();
    4d3e:	69 c0       	rjmp	.+210    	; 0x4e12 <serial_gsm_gprs_ip_openClose+0x140>
    4d40:	dc d8       	rcall	.-3656   	; 0x3efa <cpu_irq_save>
			uint16_t l_aprs_ip_port = g_aprs_ip_port;
    4d42:	89 83       	std	Y+1, r24	; 0x01
    4d44:	80 91 13 25 	lds	r24, 0x2513	; 0x802513 <g_aprs_ip_port>
    4d48:	90 91 14 25 	lds	r25, 0x2514	; 0x802514 <g_aprs_ip_port+0x1>
			cpu_irq_restore(flags);
    4d4c:	8a 83       	std	Y+2, r24	; 0x02
    4d4e:	9b 83       	std	Y+3, r25	; 0x03
			len = snprintf(buf, sizeof(buf), "#41 DEBUG: Opening TCP connection ...\r\n");
			udi_write_tx_buf(buf, len, false);
			#endif

			/* Connect TCP/IP port */
			len = snprintf_P(buf, sizeof(buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSTART, ipProto_2_ca(g_aprs_ip_proto), g_aprs_ip_name, l_aprs_ip_port);
    4d50:	89 81       	ldd	r24, Y+1	; 0x01
    4d52:	e3 d8       	rcall	.-3642   	; 0x3f1a <cpu_irq_restore>
    4d54:	80 91 f2 24 	lds	r24, 0x24F2	; 0x8024f2 <g_aprs_ip_proto>
    4d58:	0e 94 69 dc 	call	0x1b8d2	; 0x1b8d2 <ipProto_2_ca>
    4d5c:	9c 01       	movw	r18, r24
    4d5e:	8b 81       	ldd	r24, Y+3	; 0x03
    4d60:	8f 93       	push	r24
    4d62:	8a 81       	ldd	r24, Y+2	; 0x02
    4d64:	8f 93       	push	r24
    4d66:	83 ef       	ldi	r24, 0xF3	; 243
    4d68:	94 e2       	ldi	r25, 0x24	; 36
    4d6a:	89 2f       	mov	r24, r25
    4d6c:	8f 93       	push	r24
    4d6e:	83 ef       	ldi	r24, 0xF3	; 243
    4d70:	94 e2       	ldi	r25, 0x24	; 36
    4d72:	8f 93       	push	r24
    4d74:	83 2f       	mov	r24, r19
    4d76:	8f 93       	push	r24
    4d78:	82 2f       	mov	r24, r18
    4d7a:	8f 93       	push	r24
    4d7c:	83 e7       	ldi	r24, 0x73	; 115
    4d7e:	96 e0       	ldi	r25, 0x06	; 6
    4d80:	89 2f       	mov	r24, r25
    4d82:	8f 93       	push	r24
    4d84:	83 e7       	ldi	r24, 0x73	; 115
    4d86:	96 e0       	ldi	r25, 0x06	; 6
    4d88:	8f 93       	push	r24
    4d8a:	1f 92       	push	r1
    4d8c:	80 e8       	ldi	r24, 0x80	; 128
    4d8e:	8f 93       	push	r24
    4d90:	ce 01       	movw	r24, r28
    4d92:	08 96       	adiw	r24, 0x08	; 8
    4d94:	29 2f       	mov	r18, r25
    4d96:	2f 93       	push	r18
    4d98:	8f 93       	push	r24
    4d9a:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    4d9e:	2d b7       	in	r18, 0x3d	; 61
    4da0:	3e b7       	in	r19, 0x3e	; 62
    4da2:	24 5f       	subi	r18, 0xF4	; 244
    4da4:	3f 4f       	sbci	r19, 0xFF	; 255
    4da6:	cd bf       	out	0x3d, r28	; 61
    4da8:	de bf       	out	0x3e, r29	; 62
			serial_sim808_sendAndResponse(buf, len);
    4daa:	8c 83       	std	Y+4, r24	; 0x04
    4dac:	9d 83       	std	Y+5, r25	; 0x05
    4dae:	2c 81       	ldd	r18, Y+4	; 0x04
    4db0:	ce 01       	movw	r24, r28
    4db2:	08 96       	adiw	r24, 0x08	; 8
			yield_ms(2750);
    4db4:	62 2f       	mov	r22, r18
    4db6:	82 dc       	rcall	.-1788   	; 0x46bc <serial_sim808_sendAndResponse>
    4db8:	8e eb       	ldi	r24, 0xBE	; 190
    4dba:	9a e0       	ldi	r25, 0x0A	; 10

			len = snprintf_P(buf, sizeof(buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSEND);
    4dbc:	0e 94 f6 f1 	call	0x1e3ec	; 0x1e3ec <yield_ms>
    4dc0:	80 e9       	ldi	r24, 0x90	; 144
    4dc2:	96 e0       	ldi	r25, 0x06	; 6
    4dc4:	89 2f       	mov	r24, r25
    4dc6:	8f 93       	push	r24
    4dc8:	80 e9       	ldi	r24, 0x90	; 144
    4dca:	96 e0       	ldi	r25, 0x06	; 6
    4dcc:	8f 93       	push	r24
    4dce:	1f 92       	push	r1
    4dd0:	80 e8       	ldi	r24, 0x80	; 128
    4dd2:	8f 93       	push	r24
    4dd4:	ce 01       	movw	r24, r28
    4dd6:	08 96       	adiw	r24, 0x08	; 8
    4dd8:	29 2f       	mov	r18, r25
    4dda:	2f 93       	push	r18
    4ddc:	8f 93       	push	r24
    4dde:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    4de2:	0f 90       	pop	r0
    4de4:	0f 90       	pop	r0
    4de6:	0f 90       	pop	r0
    4de8:	0f 90       	pop	r0
    4dea:	0f 90       	pop	r0
    4dec:	0f 90       	pop	r0
			serial_sim808_sendAndResponse(buf, len);
    4dee:	8c 83       	std	Y+4, r24	; 0x04
    4df0:	9d 83       	std	Y+5, r25	; 0x05
    4df2:	2c 81       	ldd	r18, Y+4	; 0x04
    4df4:	ce 01       	movw	r24, r28
    4df6:	08 96       	adiw	r24, 0x08	; 8
			yield_ms(250);
    4df8:	62 2f       	mov	r22, r18
    4dfa:	60 dc       	rcall	.-1856   	; 0x46bc <serial_sim808_sendAndResponse>
    4dfc:	8a ef       	ldi	r24, 0xFA	; 250
    4dfe:	90 e0       	ldi	r25, 0x00	; 0

			g_gsm_aprs_ip_connected = true;
    4e00:	0e 94 f6 f1 	call	0x1e3ec	; 0x1e3ec <yield_ms>
    4e04:	81 e0       	ldi	r24, 0x01	; 1
			barrier();
			s_ip_isOpen = true;
    4e06:	80 93 f7 27 	sts	0x27F7, r24	; 0x8027f7 <g_gsm_aprs_ip_connected>
    4e0a:	81 e0       	ldi	r24, 0x01	; 1
		return;
	}

	/* Activation of IP not during GPRS link set-up */
	{
		if (isStart && !s_ip_isOpen) {
    4e0c:	80 93 4d 21 	sts	0x214D, r24	; 0x80214d <s_ip_isOpen.8219>

			g_gsm_aprs_ip_connected = true;
			barrier();
			s_ip_isOpen = true;

		} else if (!isStart && s_ip_isOpen) {
    4e10:	56 c0       	rjmp	.+172    	; 0x4ebe <serial_gsm_gprs_ip_openClose+0x1ec>
    4e12:	ce 01       	movw	r24, r28
    4e14:	88 57       	subi	r24, 0x78	; 120
    4e16:	9f 4f       	sbci	r25, 0xFF	; 255
    4e18:	fc 01       	movw	r30, r24
    4e1a:	90 81       	ld	r25, Z
    4e1c:	81 e0       	ldi	r24, 0x01	; 1
    4e1e:	89 27       	eor	r24, r25
    4e20:	88 23       	and	r24, r24
    4e22:	09 f4       	brne	.+2      	; 0x4e26 <serial_gsm_gprs_ip_openClose+0x154>
    4e24:	4c c0       	rjmp	.+152    	; 0x4ebe <serial_gsm_gprs_ip_openClose+0x1ec>
    4e26:	80 91 4d 21 	lds	r24, 0x214D	; 0x80214d <s_ip_isOpen.8219>
    4e2a:	88 23       	and	r24, r24
			int len;

			g_gsm_aprs_ip_connected = false;
    4e2c:	09 f4       	brne	.+2      	; 0x4e30 <serial_gsm_gprs_ip_openClose+0x15e>
    4e2e:	47 c0       	rjmp	.+142    	; 0x4ebe <serial_gsm_gprs_ip_openClose+0x1ec>

			/* Stop message block by a ^Z character (0x1a) */
			len = snprintf_P(buf, sizeof(buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CTRL_Z);
    4e30:	10 92 f7 27 	sts	0x27F7, r1	; 0x8027f7 <g_gsm_aprs_ip_connected>
    4e34:	8d e9       	ldi	r24, 0x9D	; 157
    4e36:	96 e0       	ldi	r25, 0x06	; 6
    4e38:	89 2f       	mov	r24, r25
    4e3a:	8f 93       	push	r24
    4e3c:	8d e9       	ldi	r24, 0x9D	; 157
    4e3e:	96 e0       	ldi	r25, 0x06	; 6
    4e40:	8f 93       	push	r24
    4e42:	1f 92       	push	r1
    4e44:	80 e8       	ldi	r24, 0x80	; 128
    4e46:	8f 93       	push	r24
    4e48:	ce 01       	movw	r24, r28
    4e4a:	08 96       	adiw	r24, 0x08	; 8
    4e4c:	29 2f       	mov	r18, r25
    4e4e:	2f 93       	push	r18
    4e50:	8f 93       	push	r24
    4e52:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    4e56:	0f 90       	pop	r0
    4e58:	0f 90       	pop	r0
    4e5a:	0f 90       	pop	r0
    4e5c:	0f 90       	pop	r0
    4e5e:	0f 90       	pop	r0
    4e60:	0f 90       	pop	r0
			serial_sim808_send(buf, len, true);
    4e62:	8e 83       	std	Y+6, r24	; 0x06
    4e64:	9f 83       	std	Y+7, r25	; 0x07
    4e66:	2e 81       	ldd	r18, Y+6	; 0x06
    4e68:	ce 01       	movw	r24, r28
    4e6a:	08 96       	adiw	r24, 0x08	; 8
    4e6c:	41 e0       	ldi	r20, 0x01	; 1
			yield_ms(1000);
    4e6e:	62 2f       	mov	r22, r18
    4e70:	c2 db       	rcall	.-2172   	; 0x45f6 <serial_sim808_send>
    4e72:	88 ee       	ldi	r24, 0xE8	; 232
    4e74:	93 e0       	ldi	r25, 0x03	; 3
			len = snprintf(buf, sizeof(buf), "#46 DEBUG: Closing TCP connection ...\r\n");
			udi_write_tx_buf(buf, len, false);
			#endif

			/* Close TCP/IP port */
			len = snprintf_P(buf, sizeof(buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPCLOSE);
    4e76:	0e 94 f6 f1 	call	0x1e3ec	; 0x1e3ec <yield_ms>
    4e7a:	81 ea       	ldi	r24, 0xA1	; 161
    4e7c:	96 e0       	ldi	r25, 0x06	; 6
    4e7e:	89 2f       	mov	r24, r25
    4e80:	8f 93       	push	r24
    4e82:	81 ea       	ldi	r24, 0xA1	; 161
    4e84:	96 e0       	ldi	r25, 0x06	; 6
    4e86:	8f 93       	push	r24
    4e88:	1f 92       	push	r1
    4e8a:	80 e8       	ldi	r24, 0x80	; 128
    4e8c:	8f 93       	push	r24
    4e8e:	ce 01       	movw	r24, r28
    4e90:	08 96       	adiw	r24, 0x08	; 8
    4e92:	29 2f       	mov	r18, r25
    4e94:	2f 93       	push	r18
    4e96:	8f 93       	push	r24
    4e98:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    4e9c:	0f 90       	pop	r0
    4e9e:	0f 90       	pop	r0
    4ea0:	0f 90       	pop	r0
    4ea2:	0f 90       	pop	r0
    4ea4:	0f 90       	pop	r0
			serial_sim808_sendAndResponse(buf, len);
    4ea6:	0f 90       	pop	r0
    4ea8:	8e 83       	std	Y+6, r24	; 0x06
    4eaa:	9f 83       	std	Y+7, r25	; 0x07
    4eac:	2e 81       	ldd	r18, Y+6	; 0x06
    4eae:	ce 01       	movw	r24, r28
    4eb0:	08 96       	adiw	r24, 0x08	; 8

			s_ip_isOpen = false;
    4eb2:	62 2f       	mov	r22, r18
    4eb4:	03 dc       	rcall	.-2042   	; 0x46bc <serial_sim808_sendAndResponse>
    4eb6:	10 92 4d 21 	sts	0x214D, r1	; 0x80214d <s_ip_isOpen.8219>
		}
	}
}
    4eba:	01 c0       	rjmp	.+2      	; 0x4ebe <serial_gsm_gprs_ip_openClose+0x1ec>
    4ebc:	00 00       	nop
    4ebe:	c8 57       	subi	r28, 0x78	; 120
    4ec0:	df 4f       	sbci	r29, 0xFF	; 255
    4ec2:	cd bf       	out	0x3d, r28	; 61
    4ec4:	de bf       	out	0x3e, r29	; 62
    4ec6:	df 91       	pop	r29
    4ec8:	cf 91       	pop	r28
    4eca:	08 95       	ret

00004ecc <serial_sim808_gsm_shutdown>:

void serial_sim808_gsm_shutdown(void)
{
    4ecc:	cf 93       	push	r28
    4ece:	df 93       	push	r29
    4ed0:	1f 92       	push	r1
    4ed2:	1f 92       	push	r1
    4ed4:	cd b7       	in	r28, 0x3d	; 61
    4ed6:	de b7       	in	r29, 0x3e	; 62
	if (g_gsm_enable && g_gsm_aprs_enable) {
    4ed8:	80 91 f4 27 	lds	r24, 0x27F4	; 0x8027f4 <g_gsm_enable>
    4edc:	88 23       	and	r24, r24
    4ede:	31 f0       	breq	.+12     	; 0x4eec <serial_sim808_gsm_shutdown+0x20>
    4ee0:	80 91 f5 27 	lds	r24, 0x27F5	; 0x8027f5 <g_gsm_aprs_enable>
    4ee4:	88 23       	and	r24, r24
    4ee6:	11 f0       	breq	.+4      	; 0x4eec <serial_sim808_gsm_shutdown+0x20>
		serial_gsm_gprs_link_openClose(false);
    4ee8:	80 e0       	ldi	r24, 0x00	; 0
    4eea:	a6 dc       	rcall	.-1716   	; 0x4838 <serial_gsm_gprs_link_openClose>
	}
	g_gsm_aprs_gprs_connected	= false;
    4eec:	10 92 f6 27 	sts	0x27F6, r1	; 0x8027f6 <g_gsm_aprs_gprs_connected>
	g_gsm_aprs_ip_connected		= false;
    4ef0:	10 92 f7 27 	sts	0x27F7, r1	; 0x8027f7 <g_gsm_aprs_ip_connected>

	/* Power down the SIM808 device */
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SET_CPOWD_X, 1);
    4ef4:	1f 92       	push	r1
    4ef6:	81 e0       	ldi	r24, 0x01	; 1
    4ef8:	8f 93       	push	r24
    4efa:	84 eb       	ldi	r24, 0xB4	; 180
    4efc:	95 e0       	ldi	r25, 0x05	; 5
    4efe:	89 2f       	mov	r24, r25
    4f00:	8f 93       	push	r24
    4f02:	84 eb       	ldi	r24, 0xB4	; 180
    4f04:	95 e0       	ldi	r25, 0x05	; 5
    4f06:	8f 93       	push	r24
    4f08:	1f 92       	push	r1
    4f0a:	80 e8       	ldi	r24, 0x80	; 128
    4f0c:	8f 93       	push	r24
    4f0e:	88 eb       	ldi	r24, 0xB8	; 184
    4f10:	9a e2       	ldi	r25, 0x2A	; 42
    4f12:	89 2f       	mov	r24, r25
    4f14:	8f 93       	push	r24
    4f16:	88 eb       	ldi	r24, 0xB8	; 184
    4f18:	9a e2       	ldi	r25, 0x2A	; 42
    4f1a:	8f 93       	push	r24
    4f1c:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    4f20:	2d b7       	in	r18, 0x3d	; 61
    4f22:	3e b7       	in	r19, 0x3e	; 62
    4f24:	28 5f       	subi	r18, 0xF8	; 248
    4f26:	3f 4f       	sbci	r19, 0xFF	; 255
    4f28:	cd bf       	out	0x3d, r28	; 61
    4f2a:	de bf       	out	0x3e, r29	; 62
    4f2c:	89 83       	std	Y+1, r24	; 0x01
    4f2e:	9a 83       	std	Y+2, r25	; 0x02
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    4f30:	89 81       	ldd	r24, Y+1	; 0x01
    4f32:	68 2f       	mov	r22, r24
    4f34:	88 eb       	ldi	r24, 0xB8	; 184
    4f36:	9a e2       	ldi	r25, 0x2A	; 42
    4f38:	c1 db       	rcall	.-2174   	; 0x46bc <serial_sim808_sendAndResponse>
}
    4f3a:	00 00       	nop
    4f3c:	0f 90       	pop	r0
    4f3e:	0f 90       	pop	r0
    4f40:	df 91       	pop	r29
    4f42:	cf 91       	pop	r28
    4f44:	08 95       	ret

00004f46 <serial_init>:


/* Set up serial connection to the SIM808 */
void serial_init(void)
{
    4f46:	cf 93       	push	r28
    4f48:	df 93       	push	r29
    4f4a:	cd b7       	in	r28, 0x3d	; 61
    4f4c:	de b7       	in	r29, 0x3e	; 62
	/* Set TXD high */
	ioport_set_pin_level(GSM_DTR1_DRV,				HIGH);	// DTR inactive
    4f4e:	61 e0       	ldi	r22, 0x01	; 1
    4f50:	89 e2       	ldi	r24, 0x29	; 41
    4f52:	84 d9       	rcall	.-3320   	; 0x425c <ioport_set_pin_level>
	ioport_set_pin_level(GSM_TXD1_DRV,				HIGH);	// TXD pausing
    4f54:	61 e0       	ldi	r22, 0x01	; 1
    4f56:	8b e2       	ldi	r24, 0x2B	; 43
	ioport_set_pin_level(GSM_RTS1_DRV,				HIGH);	// RTS inactive
    4f58:	81 d9       	rcall	.-3326   	; 0x425c <ioport_set_pin_level>
    4f5a:	61 e0       	ldi	r22, 0x01	; 1

	ioport_set_pin_level(GSM_RESET_DRV_GPIO,		LOW);	// RESETn active
    4f5c:	8f e2       	ldi	r24, 0x2F	; 47
    4f5e:	7e d9       	rcall	.-3332   	; 0x425c <ioport_set_pin_level>
    4f60:	60 e0       	ldi	r22, 0x00	; 0
	ioport_set_pin_level(GSM_PWRKEY_DRV_GPIO,		LOW);	// Power key not pressed
    4f62:	85 e2       	ldi	r24, 0x25	; 37
    4f64:	7b d9       	rcall	.-3338   	; 0x425c <ioport_set_pin_level>

	ioport_set_pin_level(GSM_PCM_CLK_DRV_GPIO,		LOW);	// PCM clock not used
    4f66:	60 e0       	ldi	r22, 0x00	; 0
    4f68:	84 e2       	ldi	r24, 0x24	; 36
	ioport_set_pin_level(GSM_PCM_IN_DRV_GPIO,		LOW);	// PCM data  not used
    4f6a:	78 d9       	rcall	.-3344   	; 0x425c <ioport_set_pin_level>
    4f6c:	60 e0       	ldi	r22, 0x00	; 0
    4f6e:	89 e1       	ldi	r24, 0x19	; 25


	/* Set limited slew rate */
	ioport_set_pin_mode(GSM_DTR1_DRV,				IOPORT_MODE_TOTEM    | IOPORT_MODE_SLEW_RATE_LIMIT);
    4f70:	75 d9       	rcall	.-3350   	; 0x425c <ioport_set_pin_level>
    4f72:	60 e0       	ldi	r22, 0x00	; 0
	ioport_set_pin_mode(GSM_TXD1_DRV,				IOPORT_MODE_TOTEM    | IOPORT_MODE_SLEW_RATE_LIMIT);
    4f74:	8b e1       	ldi	r24, 0x1B	; 27
    4f76:	72 d9       	rcall	.-3356   	; 0x425c <ioport_set_pin_level>
	ioport_set_pin_mode(GSM_RTS1_DRV,				IOPORT_MODE_TOTEM    | IOPORT_MODE_SLEW_RATE_LIMIT);
    4f78:	60 e8       	ldi	r22, 0x80	; 128
    4f7a:	89 e2       	ldi	r24, 0x29	; 41
    4f7c:	c2 d8       	rcall	.-3708   	; 0x4102 <ioport_set_pin_mode>

	ioport_set_pin_mode(GSM_RESET_DRV_GPIO,			IOPORT_MODE_PULLDOWN | IOPORT_MODE_SLEW_RATE_LIMIT);
    4f7e:	60 e8       	ldi	r22, 0x80	; 128
    4f80:	8b e2       	ldi	r24, 0x2B	; 43
	ioport_set_pin_mode(GSM_PWRKEY_DRV_GPIO,		IOPORT_MODE_PULLDOWN | IOPORT_MODE_SLEW_RATE_LIMIT);
    4f82:	bf d8       	rcall	.-3714   	; 0x4102 <ioport_set_pin_mode>
    4f84:	60 e8       	ldi	r22, 0x80	; 128

	ioport_set_pin_mode(GSM_PCM_CLK_DRV_GPIO,		IOPORT_MODE_PULLDOWN | IOPORT_MODE_SLEW_RATE_LIMIT);
    4f86:	8f e2       	ldi	r24, 0x2F	; 47
    4f88:	bc d8       	rcall	.-3720   	; 0x4102 <ioport_set_pin_mode>
    4f8a:	60 e9       	ldi	r22, 0x90	; 144
	ioport_set_pin_mode(GSM_PCM_IN_DRV_GPIO,		IOPORT_MODE_PULLDOWN | IOPORT_MODE_SLEW_RATE_LIMIT);
    4f8c:	85 e2       	ldi	r24, 0x25	; 37
    4f8e:	b9 d8       	rcall	.-3726   	; 0x4102 <ioport_set_pin_mode>


	/* Set TXD line as output PIN */
	ioport_set_pin_dir(GSM_DTR1_DRV,				IOPORT_DIR_OUTPUT);
    4f90:	60 e9       	ldi	r22, 0x90	; 144
    4f92:	84 e2       	ldi	r24, 0x24	; 36
	ioport_set_pin_dir(GSM_TXD1_DRV,				IOPORT_DIR_OUTPUT);
    4f94:	b6 d8       	rcall	.-3732   	; 0x4102 <ioport_set_pin_mode>
    4f96:	60 e9       	ldi	r22, 0x90	; 144
    4f98:	89 e1       	ldi	r24, 0x19	; 25
	ioport_set_pin_dir(GSM_RXD1,					IOPORT_DIR_INPUT);
    4f9a:	b3 d8       	rcall	.-3738   	; 0x4102 <ioport_set_pin_mode>
    4f9c:	60 e9       	ldi	r22, 0x90	; 144
	ioport_set_pin_dir(GSM_RTS1_DRV,				IOPORT_DIR_OUTPUT);
    4f9e:	8b e1       	ldi	r24, 0x1B	; 27
    4fa0:	b0 d8       	rcall	.-3744   	; 0x4102 <ioport_set_pin_mode>
	ioport_set_pin_dir(GSM_CTS1,					IOPORT_DIR_INPUT);
    4fa2:	61 e0       	ldi	r22, 0x01	; 1
    4fa4:	89 e2       	ldi	r24, 0x29	; 41
    4fa6:	00 d9       	rcall	.-3584   	; 0x41a8 <ioport_set_pin_dir>
	ioport_set_pin_dir(GSM_RI1,						IOPORT_DIR_INPUT);
    4fa8:	61 e0       	ldi	r22, 0x01	; 1
    4faa:	8b e2       	ldi	r24, 0x2B	; 43
	ioport_set_pin_dir(GSM_DCD1,					IOPORT_DIR_INPUT);
    4fac:	fd d8       	rcall	.-3590   	; 0x41a8 <ioport_set_pin_dir>
    4fae:	60 e0       	ldi	r22, 0x00	; 0

	ioport_set_pin_dir(GSM_RESET_DRV,				IOPORT_DIR_OUTPUT);
    4fb0:	8a e2       	ldi	r24, 0x2A	; 42
    4fb2:	fa d8       	rcall	.-3596   	; 0x41a8 <ioport_set_pin_dir>
    4fb4:	61 e0       	ldi	r22, 0x01	; 1
	ioport_set_pin_dir(GSM_PWRKEY_DRV,				IOPORT_DIR_OUTPUT);
    4fb6:	8f e2       	ldi	r24, 0x2F	; 47
    4fb8:	f7 d8       	rcall	.-3602   	; 0x41a8 <ioport_set_pin_dir>
	ioport_set_pin_dir(GSM_POWERED,					IOPORT_DIR_INPUT);
    4fba:	60 e0       	ldi	r22, 0x00	; 0
    4fbc:	8e e2       	ldi	r24, 0x2E	; 46
    4fbe:	f4 d8       	rcall	.-3608   	; 0x41a8 <ioport_set_pin_dir>
	ioport_set_pin_dir(GSM_NETLIGHT,				IOPORT_DIR_INPUT);
    4fc0:	60 e0       	ldi	r22, 0x00	; 0
    4fc2:	8c e2       	ldi	r24, 0x2C	; 44
    4fc4:	f1 d8       	rcall	.-3614   	; 0x41a8 <ioport_set_pin_dir>
    4fc6:	60 e0       	ldi	r22, 0x00	; 0
	ioport_set_pin_dir(GSM_RF_SYNC,					IOPORT_DIR_INPUT);
    4fc8:	88 e2       	ldi	r24, 0x28	; 40
    4fca:	ee d8       	rcall	.-3620   	; 0x41a8 <ioport_set_pin_dir>
    4fcc:	61 e0       	ldi	r22, 0x01	; 1
    4fce:	85 e2       	ldi	r24, 0x25	; 37

	ioport_set_pin_dir(GSM_PCM_CLK_DRV_GPIO,		IOPORT_DIR_OUTPUT);
    4fd0:	eb d8       	rcall	.-3626   	; 0x41a8 <ioport_set_pin_dir>
    4fd2:	61 e0       	ldi	r22, 0x01	; 1
    4fd4:	84 e2       	ldi	r24, 0x24	; 36
    4fd6:	e8 d8       	rcall	.-3632   	; 0x41a8 <ioport_set_pin_dir>
	ioport_set_pin_dir(GSM_PCM_IN_DRV_GPIO,			IOPORT_DIR_OUTPUT);
    4fd8:	60 e0       	ldi	r22, 0x00	; 0
    4fda:	83 e2       	ldi	r24, 0x23	; 35
    4fdc:	e5 d8       	rcall	.-3638   	; 0x41a8 <ioport_set_pin_dir>
    4fde:	60 e0       	ldi	r22, 0x00	; 0
	ioport_set_pin_dir(GSM_PCM_OUT_GPIO,			IOPORT_DIR_INPUT);
    4fe0:	87 e0       	ldi	r24, 0x07	; 7
    4fe2:	e2 d8       	rcall	.-3644   	; 0x41a8 <ioport_set_pin_dir>
    4fe4:	60 e0       	ldi	r22, 0x00	; 0
    4fe6:	86 e0       	ldi	r24, 0x06	; 6
	ioport_set_pin_dir(GSM_PCM_SYNC_GPIO,			IOPORT_DIR_INPUT);
    4fe8:	df d8       	rcall	.-3650   	; 0x41a8 <ioport_set_pin_dir>
    4fea:	61 e0       	ldi	r22, 0x01	; 1
    4fec:	89 e1       	ldi	r24, 0x19	; 25
    4fee:	dc d8       	rcall	.-3656   	; 0x41a8 <ioport_set_pin_dir>

	ioport_set_pin_dir(GPS_GSM_1PPS_GPIO,			IOPORT_DIR_INPUT);
    4ff0:	61 e0       	ldi	r22, 0x01	; 1
    4ff2:	8b e1       	ldi	r24, 0x1B	; 27
    4ff4:	d9 d8       	rcall	.-3662   	; 0x41a8 <ioport_set_pin_dir>
    4ff6:	60 e0       	ldi	r22, 0x00	; 0
}
    4ff8:	8a e1       	ldi	r24, 0x1A	; 26
    4ffa:	d6 d8       	rcall	.-3668   	; 0x41a8 <ioport_set_pin_dir>
    4ffc:	60 e0       	ldi	r22, 0x00	; 0
    4ffe:	88 e1       	ldi	r24, 0x18	; 24
    5000:	d3 d8       	rcall	.-3674   	; 0x41a8 <ioport_set_pin_dir>
    5002:	60 e0       	ldi	r22, 0x00	; 0
    5004:	88 e7       	ldi	r24, 0x78	; 120
    5006:	d0 d8       	rcall	.-3680   	; 0x41a8 <ioport_set_pin_dir>
    5008:	00 00       	nop
    500a:	df 91       	pop	r29
    500c:	cf 91       	pop	r28
    500e:	08 95       	ret

00005010 <serial_start>:


/* USB device stack start function to enable stack and start USB */
void serial_start(void)
{
    5010:	2f 92       	push	r2
    5012:	3f 92       	push	r3
    5014:	4f 92       	push	r4
    5016:	5f 92       	push	r5
    5018:	6f 92       	push	r6
    501a:	7f 92       	push	r7
    501c:	8f 92       	push	r8
    501e:	9f 92       	push	r9
    5020:	af 92       	push	r10
    5022:	bf 92       	push	r11
    5024:	cf 92       	push	r12
    5026:	df 92       	push	r13
    5028:	ef 92       	push	r14
    502a:	ff 92       	push	r15
    502c:	0f 93       	push	r16
    502e:	1f 93       	push	r17
    5030:	cf 93       	push	r28
    5032:	df 93       	push	r29
    5034:	cd b7       	in	r28, 0x3d	; 61
    5036:	de b7       	in	r29, 0x3e	; 62
    5038:	c0 59       	subi	r28, 0x90	; 144
    503a:	d1 09       	sbc	r29, r1
    503c:	cd bf       	out	0x3d, r28	; 61
    503e:	de bf       	out	0x3e, r29	; 62
	uint16_t loop_ctr = 0;
    5040:	19 82       	std	Y+1, r1	; 0x01
    5042:	1a 82       	std	Y+2, r1	; 0x02
	uint8_t  line = 7;
    5044:	87 e0       	ldi	r24, 0x07	; 7
    5046:	8b 83       	std	Y+3, r24	; 0x03

	/* Init and start of the ASF USART service/device */
	{
		int8_t bscale;
		uint32_t bsel;
		irqflags_t flags = cpu_irq_save();
    5048:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <cpu_irq_save>
    504c:	8b 87       	std	Y+11, r24	; 0x0b

		/* Power reduction: enable power of USARTF0 */
		PR_PRPF &= ~PR_USART0_bm;
    504e:	86 e7       	ldi	r24, 0x76	; 118
    5050:	90 e0       	ldi	r25, 0x00	; 0
    5052:	26 e7       	ldi	r18, 0x76	; 118
    5054:	30 e0       	ldi	r19, 0x00	; 0
    5056:	f9 01       	movw	r30, r18
    5058:	20 81       	ld	r18, Z
    505a:	2f 7e       	andi	r18, 0xEF	; 239
    505c:	fc 01       	movw	r30, r24
    505e:	20 83       	st	Z, r18

		/* Baud rate setting */
		{
			for (bscale = -7; bscale <= 7; bscale++) {
    5060:	89 ef       	ldi	r24, 0xF9	; 249
    5062:	8c 83       	std	Y+4, r24	; 0x04
    5064:	a2 c0       	rjmp	.+324    	; 0x51aa <serial_start+0x19a>
				if (bscale < 0) {
    5066:	8c 81       	ldd	r24, Y+4	; 0x04
    5068:	88 23       	and	r24, r24
    506a:	dc f5       	brge	.+118    	; 0x50e2 <serial_start+0xd2>
					float bsel_f = ((C_CLOCK_MHZ_F / (16.f * (float)C_USART_SERIAL1_BAUDRATE)) - 1.f) / pow(2., (double)bscale);
    506c:	8c 81       	ldd	r24, Y+4	; 0x04
    506e:	08 2e       	mov	r0, r24
    5070:	00 0c       	add	r0, r0
    5072:	99 0b       	sbc	r25, r25
    5074:	aa 0b       	sbc	r26, r26
    5076:	bb 0b       	sbc	r27, r27
    5078:	bc 01       	movw	r22, r24
    507a:	cd 01       	movw	r24, r26
    507c:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    5080:	dc 01       	movw	r26, r24
    5082:	cb 01       	movw	r24, r22
    5084:	9c 01       	movw	r18, r24
    5086:	ad 01       	movw	r20, r26
    5088:	60 e0       	ldi	r22, 0x00	; 0
    508a:	70 e0       	ldi	r23, 0x00	; 0
    508c:	80 e0       	ldi	r24, 0x00	; 0
    508e:	90 e4       	ldi	r25, 0x40	; 64
    5090:	0f 94 c4 28 	call	0x25188	; 0x25188 <pow>
    5094:	dc 01       	movw	r26, r24
    5096:	cb 01       	movw	r24, r22
    5098:	9c 01       	movw	r18, r24
    509a:	ad 01       	movw	r20, r26
    509c:	60 e0       	ldi	r22, 0x00	; 0
    509e:	70 e5       	ldi	r23, 0x50	; 80
    50a0:	82 e4       	ldi	r24, 0x42	; 66
    50a2:	93 e4       	ldi	r25, 0x43	; 67
    50a4:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    50a8:	dc 01       	movw	r26, r24
    50aa:	cb 01       	movw	r24, r22
    50ac:	8c 87       	std	Y+12, r24	; 0x0c
    50ae:	9d 87       	std	Y+13, r25	; 0x0d
    50b0:	ae 87       	std	Y+14, r26	; 0x0e
    50b2:	bf 87       	std	Y+15, r27	; 0x0f
					bsel = (uint32_t) (bsel_f + 0.5f);
    50b4:	20 e0       	ldi	r18, 0x00	; 0
    50b6:	30 e0       	ldi	r19, 0x00	; 0
    50b8:	40 e0       	ldi	r20, 0x00	; 0
    50ba:	5f e3       	ldi	r21, 0x3F	; 63
    50bc:	6c 85       	ldd	r22, Y+12	; 0x0c
    50be:	7d 85       	ldd	r23, Y+13	; 0x0d
    50c0:	8e 85       	ldd	r24, Y+14	; 0x0e
    50c2:	9f 85       	ldd	r25, Y+15	; 0x0f
    50c4:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
    50c8:	dc 01       	movw	r26, r24
    50ca:	cb 01       	movw	r24, r22
    50cc:	bc 01       	movw	r22, r24
    50ce:	cd 01       	movw	r24, r26
    50d0:	0f 94 b3 26 	call	0x24d66	; 0x24d66 <__fixunssfsi>
    50d4:	dc 01       	movw	r26, r24
    50d6:	cb 01       	movw	r24, r22
    50d8:	8d 83       	std	Y+5, r24	; 0x05
    50da:	9e 83       	std	Y+6, r25	; 0x06
    50dc:	af 83       	std	Y+7, r26	; 0x07
    50de:	b8 87       	std	Y+8, r27	; 0x08
    50e0:	58 c0       	rjmp	.+176    	; 0x5192 <serial_start+0x182>
				} else {
					float bsel_f = (C_CLOCK_MHZ_F / (pow(2., (double)bscale) * 16.f * (float)C_USART_SERIAL1_BAUDRATE)) - 1.f;
    50e2:	8c 81       	ldd	r24, Y+4	; 0x04
    50e4:	08 2e       	mov	r0, r24
    50e6:	00 0c       	add	r0, r0
    50e8:	99 0b       	sbc	r25, r25
    50ea:	aa 0b       	sbc	r26, r26
    50ec:	bb 0b       	sbc	r27, r27
    50ee:	bc 01       	movw	r22, r24
    50f0:	cd 01       	movw	r24, r26
    50f2:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    50f6:	dc 01       	movw	r26, r24
    50f8:	cb 01       	movw	r24, r22
    50fa:	9c 01       	movw	r18, r24
    50fc:	ad 01       	movw	r20, r26
    50fe:	60 e0       	ldi	r22, 0x00	; 0
    5100:	70 e0       	ldi	r23, 0x00	; 0
    5102:	80 e0       	ldi	r24, 0x00	; 0
    5104:	90 e4       	ldi	r25, 0x40	; 64
    5106:	0f 94 c4 28 	call	0x25188	; 0x25188 <pow>
    510a:	dc 01       	movw	r26, r24
    510c:	cb 01       	movw	r24, r22
    510e:	20 e0       	ldi	r18, 0x00	; 0
    5110:	30 e0       	ldi	r19, 0x00	; 0
    5112:	40 e8       	ldi	r20, 0x80	; 128
    5114:	51 e4       	ldi	r21, 0x41	; 65
    5116:	bc 01       	movw	r22, r24
    5118:	cd 01       	movw	r24, r26
    511a:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
    511e:	dc 01       	movw	r26, r24
    5120:	cb 01       	movw	r24, r22
    5122:	20 e0       	ldi	r18, 0x00	; 0
    5124:	30 e0       	ldi	r19, 0x00	; 0
    5126:	46 e1       	ldi	r20, 0x16	; 22
    5128:	56 e4       	ldi	r21, 0x46	; 70
    512a:	bc 01       	movw	r22, r24
    512c:	cd 01       	movw	r24, r26
    512e:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
    5132:	dc 01       	movw	r26, r24
    5134:	cb 01       	movw	r24, r22
    5136:	9c 01       	movw	r18, r24
    5138:	ad 01       	movw	r20, r26
    513a:	60 ec       	ldi	r22, 0xC0	; 192
    513c:	71 ee       	ldi	r23, 0xE1	; 225
    513e:	84 ee       	ldi	r24, 0xE4	; 228
    5140:	9b e4       	ldi	r25, 0x4B	; 75
    5142:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    5146:	dc 01       	movw	r26, r24
    5148:	cb 01       	movw	r24, r22
    514a:	20 e0       	ldi	r18, 0x00	; 0
    514c:	30 e0       	ldi	r19, 0x00	; 0
    514e:	40 e8       	ldi	r20, 0x80	; 128
    5150:	5f e3       	ldi	r21, 0x3F	; 63
    5152:	bc 01       	movw	r22, r24
    5154:	cd 01       	movw	r24, r26
    5156:	0f 94 a0 25 	call	0x24b40	; 0x24b40 <__subsf3>
    515a:	dc 01       	movw	r26, r24
    515c:	cb 01       	movw	r24, r22
    515e:	88 8b       	std	Y+16, r24	; 0x10
    5160:	99 8b       	std	Y+17, r25	; 0x11
    5162:	aa 8b       	std	Y+18, r26	; 0x12
    5164:	bb 8b       	std	Y+19, r27	; 0x13
					bsel = (uint32_t) (bsel_f + 0.5f);
    5166:	20 e0       	ldi	r18, 0x00	; 0
    5168:	30 e0       	ldi	r19, 0x00	; 0
    516a:	40 e0       	ldi	r20, 0x00	; 0
    516c:	5f e3       	ldi	r21, 0x3F	; 63
    516e:	68 89       	ldd	r22, Y+16	; 0x10
    5170:	79 89       	ldd	r23, Y+17	; 0x11
    5172:	8a 89       	ldd	r24, Y+18	; 0x12
    5174:	9b 89       	ldd	r25, Y+19	; 0x13
    5176:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
    517a:	dc 01       	movw	r26, r24
    517c:	cb 01       	movw	r24, r22
    517e:	bc 01       	movw	r22, r24
    5180:	cd 01       	movw	r24, r26
    5182:	0f 94 b3 26 	call	0x24d66	; 0x24d66 <__fixunssfsi>
    5186:	dc 01       	movw	r26, r24
    5188:	cb 01       	movw	r24, r22
    518a:	8d 83       	std	Y+5, r24	; 0x05
    518c:	9e 83       	std	Y+6, r25	; 0x06
    518e:	af 83       	std	Y+7, r26	; 0x07
    5190:	b8 87       	std	Y+8, r27	; 0x08
				}

				if (bsel < 4096) {
    5192:	8d 81       	ldd	r24, Y+5	; 0x05
    5194:	9e 81       	ldd	r25, Y+6	; 0x06
    5196:	af 81       	ldd	r26, Y+7	; 0x07
    5198:	b8 85       	ldd	r27, Y+8	; 0x08
    519a:	81 15       	cp	r24, r1
    519c:	90 41       	sbci	r25, 0x10	; 16
    519e:	a1 05       	cpc	r26, r1
    51a0:	b1 05       	cpc	r27, r1
    51a2:	40 f0       	brcs	.+16     	; 0x51b4 <serial_start+0x1a4>
		/* Power reduction: enable power of USARTF0 */
		PR_PRPF &= ~PR_USART0_bm;

		/* Baud rate setting */
		{
			for (bscale = -7; bscale <= 7; bscale++) {
    51a4:	8c 81       	ldd	r24, Y+4	; 0x04
    51a6:	8f 5f       	subi	r24, 0xFF	; 255
    51a8:	8c 83       	std	Y+4, r24	; 0x04
    51aa:	8c 81       	ldd	r24, Y+4	; 0x04
    51ac:	88 30       	cpi	r24, 0x08	; 8
    51ae:	0c f4       	brge	.+2      	; 0x51b2 <serial_start+0x1a2>
    51b0:	5a cf       	rjmp	.-332    	; 0x5066 <serial_start+0x56>
    51b2:	01 c0       	rjmp	.+2      	; 0x51b6 <serial_start+0x1a6>
					float bsel_f = (C_CLOCK_MHZ_F / (pow(2., (double)bscale) * 16.f * (float)C_USART_SERIAL1_BAUDRATE)) - 1.f;
					bsel = (uint32_t) (bsel_f + 0.5f);
				}

				if (bsel < 4096) {
					break;
    51b4:	00 00       	nop
				}
			}

			ctrl_b  = (uint8_t) ((bscale & 0x0f) << USART_BSCALE0_bp);
    51b6:	8c 81       	ldd	r24, Y+4	; 0x04
    51b8:	82 95       	swap	r24
    51ba:	80 7f       	andi	r24, 0xF0	; 240
    51bc:	8c 8b       	std	Y+20, r24	; 0x14
			ctrl_b |= (uint8_t) ((bsel >> 8) & 0x0f);
    51be:	8d 81       	ldd	r24, Y+5	; 0x05
    51c0:	9e 81       	ldd	r25, Y+6	; 0x06
    51c2:	af 81       	ldd	r26, Y+7	; 0x07
    51c4:	b8 85       	ldd	r27, Y+8	; 0x08
    51c6:	89 2f       	mov	r24, r25
    51c8:	9a 2f       	mov	r25, r26
    51ca:	ab 2f       	mov	r26, r27
    51cc:	bb 27       	eor	r27, r27
    51ce:	98 2f       	mov	r25, r24
    51d0:	9f 70       	andi	r25, 0x0F	; 15
    51d2:	8c 89       	ldd	r24, Y+20	; 0x14
    51d4:	89 2b       	or	r24, r25
    51d6:	8c 8b       	std	Y+20, r24	; 0x14
			ctrl_a  = (uint8_t) (bsel & 0xff);
    51d8:	8d 81       	ldd	r24, Y+5	; 0x05
    51da:	8d 8b       	std	Y+21, r24	; 0x15
			USARTF0_BAUDCTRLA = ctrl_a;
    51dc:	86 ea       	ldi	r24, 0xA6	; 166
    51de:	9b e0       	ldi	r25, 0x0B	; 11
    51e0:	2d 89       	ldd	r18, Y+21	; 0x15
    51e2:	fc 01       	movw	r30, r24
    51e4:	20 83       	st	Z, r18
			USARTF0_BAUDCTRLB = ctrl_b;
    51e6:	87 ea       	ldi	r24, 0xA7	; 167
    51e8:	9b e0       	ldi	r25, 0x0B	; 11
    51ea:	2c 89       	ldd	r18, Y+20	; 0x14
    51ec:	fc 01       	movw	r30, r24
    51ee:	20 83       	st	Z, r18
		}

		/* 8N1 */
		USARTF0_CTRLC = USART_CMODE_ASYNCHRONOUS_gc | USART_PMODE_DISABLED_gc | USART_CHSIZE_8BIT_gc;
    51f0:	85 ea       	ldi	r24, 0xA5	; 165
    51f2:	9b e0       	ldi	r25, 0x0B	; 11
    51f4:	23 e0       	ldi	r18, 0x03	; 3
    51f6:	fc 01       	movw	r30, r24
    51f8:	20 83       	st	Z, r18

		/* ISR interrupt levels */
		USARTF0_CTRLA = USART_RXCINTLVL_LO_gc | USART_TXCINTLVL_LO_gc | USART_DREINTLVL_OFF_gc;
    51fa:	83 ea       	ldi	r24, 0xA3	; 163
    51fc:	9b e0       	ldi	r25, 0x0B	; 11
    51fe:	24 e1       	ldi	r18, 0x14	; 20
    5200:	fc 01       	movw	r30, r24
    5202:	20 83       	st	Z, r18
		//USARTF0_CTRLA = USART_RXCINTLVL_OFF_gc | USART_TXCINTLVL_OFF_gc | USART_DREINTLVL_OFF_gc;

		/* RX and TX enable */
		USARTF0_CTRLB = USART_RXEN_bm | USART_TXEN_bm;
    5204:	84 ea       	ldi	r24, 0xA4	; 164
    5206:	9b e0       	ldi	r25, 0x0B	; 11
    5208:	28 e1       	ldi	r18, 0x18	; 24
    520a:	fc 01       	movw	r30, r24
    520c:	20 83       	st	Z, r18

		cpu_irq_restore(flags);
    520e:	8b 85       	ldd	r24, Y+11	; 0x0b
    5210:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <cpu_irq_restore>
	}

	/* Inform about to start the SIM808 - LCD */
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_START);
    5214:	8b e6       	ldi	r24, 0x6B	; 107
    5216:	94 e0       	ldi	r25, 0x04	; 4
    5218:	89 2f       	mov	r24, r25
    521a:	8f 93       	push	r24
    521c:	8b e6       	ldi	r24, 0x6B	; 107
    521e:	94 e0       	ldi	r25, 0x04	; 4
    5220:	8f 93       	push	r24
    5222:	1f 92       	push	r1
    5224:	80 e8       	ldi	r24, 0x80	; 128
    5226:	8f 93       	push	r24
    5228:	88 eb       	ldi	r24, 0xB8	; 184
    522a:	9a e2       	ldi	r25, 0x2A	; 42
    522c:	89 2f       	mov	r24, r25
    522e:	8f 93       	push	r24
    5230:	88 eb       	ldi	r24, 0xB8	; 184
    5232:	9a e2       	ldi	r25, 0x2A	; 42
    5234:	8f 93       	push	r24
    5236:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    523a:	0f 90       	pop	r0
    523c:	0f 90       	pop	r0
    523e:	0f 90       	pop	r0
    5240:	0f 90       	pop	r0
    5242:	0f 90       	pop	r0
    5244:	0f 90       	pop	r0
    5246:	8e 8b       	std	Y+22, r24	; 0x16
    5248:	9f 8b       	std	Y+23, r25	; 0x17
	task_twi2_lcd_str(8,  7 * 10, g_prepare_buf);
    524a:	48 eb       	ldi	r20, 0xB8	; 184
    524c:	5a e2       	ldi	r21, 0x2A	; 42
    524e:	66 e4       	ldi	r22, 0x46	; 70
    5250:	88 e0       	ldi	r24, 0x08	; 8
    5252:	0e 94 e1 88 	call	0x111c2	; 0x111c2 <task_twi2_lcd_str>

	/* Inform about to start the SIM808 - USB */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_START);
    5256:	87 ed       	ldi	r24, 0xD7	; 215
    5258:	94 e0       	ldi	r25, 0x04	; 4
    525a:	89 2f       	mov	r24, r25
    525c:	8f 93       	push	r24
    525e:	87 ed       	ldi	r24, 0xD7	; 215
    5260:	94 e0       	ldi	r25, 0x04	; 4
    5262:	8f 93       	push	r24
    5264:	1f 92       	push	r1
    5266:	80 e8       	ldi	r24, 0x80	; 128
    5268:	8f 93       	push	r24
    526a:	88 eb       	ldi	r24, 0xB8	; 184
    526c:	9a e2       	ldi	r25, 0x2A	; 42
    526e:	89 2f       	mov	r24, r25
    5270:	8f 93       	push	r24
    5272:	88 eb       	ldi	r24, 0xB8	; 184
    5274:	9a e2       	ldi	r25, 0x2A	; 42
    5276:	8f 93       	push	r24
    5278:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    527c:	0f 90       	pop	r0
    527e:	0f 90       	pop	r0
    5280:	0f 90       	pop	r0
    5282:	0f 90       	pop	r0
    5284:	0f 90       	pop	r0
    5286:	0f 90       	pop	r0
    5288:	8e 8b       	std	Y+22, r24	; 0x16
    528a:	9f 8b       	std	Y+23, r25	; 0x17
	udi_write_tx_buf(g_prepare_buf, len, false);
    528c:	8e 89       	ldd	r24, Y+22	; 0x16
    528e:	40 e0       	ldi	r20, 0x00	; 0
    5290:	68 2f       	mov	r22, r24
    5292:	88 eb       	ldi	r24, 0xB8	; 184
    5294:	9a e2       	ldi	r25, 0x2A	; 42
    5296:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>

	/* Release the GSM_RESETn */
	ioport_set_pin_level(GSM_RESET_DRV_GPIO, HIGH);
    529a:	61 e0       	ldi	r22, 0x01	; 1
    529c:	85 e2       	ldi	r24, 0x25	; 37
    529e:	0e 94 2e 21 	call	0x425c	; 0x425c <ioport_set_pin_level>
	delay_ms(500);
    52a2:	0e 94 6a 20 	call	0x40d4	; 0x40d4 <sysclk_get_cpu_hz>
    52a6:	dc 01       	movw	r26, r24
    52a8:	cb 01       	movw	r24, r22
    52aa:	8c 01       	movw	r16, r24
    52ac:	9d 01       	movw	r18, r26
    52ae:	40 e0       	ldi	r20, 0x00	; 0
    52b0:	50 e0       	ldi	r21, 0x00	; 0
    52b2:	ba 01       	movw	r22, r20
    52b4:	09 8f       	std	Y+25, r16	; 0x19
    52b6:	1a 8f       	std	Y+26, r17	; 0x1a
    52b8:	2b 8f       	std	Y+27, r18	; 0x1b
    52ba:	3c 8f       	std	Y+28, r19	; 0x1c
    52bc:	4d 8f       	std	Y+29, r20	; 0x1d
    52be:	5e 8f       	std	Y+30, r21	; 0x1e
    52c0:	6f 8f       	std	Y+31, r22	; 0x1f
    52c2:	78 a3       	std	Y+32, r23	; 0x20
    52c4:	29 8c       	ldd	r2, Y+25	; 0x19
    52c6:	3a 8c       	ldd	r3, Y+26	; 0x1a
    52c8:	4b 8c       	ldd	r4, Y+27	; 0x1b
    52ca:	5c 8c       	ldd	r5, Y+28	; 0x1c
    52cc:	6d 8c       	ldd	r6, Y+29	; 0x1d
    52ce:	7e 8c       	ldd	r7, Y+30	; 0x1e
    52d0:	8f 8c       	ldd	r8, Y+31	; 0x1f
    52d2:	98 a0       	ldd	r9, Y+32	; 0x20
    52d4:	22 2d       	mov	r18, r2
    52d6:	33 2d       	mov	r19, r3
    52d8:	44 2d       	mov	r20, r4
    52da:	55 2d       	mov	r21, r5
    52dc:	66 2d       	mov	r22, r6
    52de:	77 2d       	mov	r23, r7
    52e0:	88 2d       	mov	r24, r8
    52e2:	99 2d       	mov	r25, r9
    52e4:	02 e0       	ldi	r16, 0x02	; 2
    52e6:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    52ea:	a2 2e       	mov	r10, r18
    52ec:	b3 2e       	mov	r11, r19
    52ee:	c4 2e       	mov	r12, r20
    52f0:	d5 2e       	mov	r13, r21
    52f2:	e6 2e       	mov	r14, r22
    52f4:	f7 2e       	mov	r15, r23
    52f6:	08 2f       	mov	r16, r24
    52f8:	19 2f       	mov	r17, r25
    52fa:	2a 2c       	mov	r2, r10
    52fc:	3b 2c       	mov	r3, r11
    52fe:	4c 2c       	mov	r4, r12
    5300:	5d 2c       	mov	r5, r13
    5302:	6e 2c       	mov	r6, r14
    5304:	7f 2c       	mov	r7, r15
    5306:	80 2e       	mov	r8, r16
    5308:	91 2e       	mov	r9, r17
    530a:	22 2d       	mov	r18, r2
    530c:	33 2d       	mov	r19, r3
    530e:	44 2d       	mov	r20, r4
    5310:	55 2d       	mov	r21, r5
    5312:	66 2d       	mov	r22, r6
    5314:	77 2d       	mov	r23, r7
    5316:	88 2d       	mov	r24, r8
    5318:	99 2d       	mov	r25, r9
    531a:	05 e0       	ldi	r16, 0x05	; 5
    531c:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    5320:	a2 2e       	mov	r10, r18
    5322:	b3 2e       	mov	r11, r19
    5324:	c4 2e       	mov	r12, r20
    5326:	d5 2e       	mov	r13, r21
    5328:	e6 2e       	mov	r14, r22
    532a:	f7 2e       	mov	r15, r23
    532c:	08 2f       	mov	r16, r24
    532e:	19 2f       	mov	r17, r25
    5330:	2a 2d       	mov	r18, r10
    5332:	3b 2d       	mov	r19, r11
    5334:	4c 2d       	mov	r20, r12
    5336:	5d 2d       	mov	r21, r13
    5338:	6e 2d       	mov	r22, r14
    533a:	7f 2d       	mov	r23, r15
    533c:	80 2f       	mov	r24, r16
    533e:	91 2f       	mov	r25, r17
    5340:	a2 2c       	mov	r10, r2
    5342:	b3 2c       	mov	r11, r3
    5344:	c4 2c       	mov	r12, r4
    5346:	d5 2c       	mov	r13, r5
    5348:	e6 2c       	mov	r14, r6
    534a:	f7 2c       	mov	r15, r7
    534c:	08 2d       	mov	r16, r8
    534e:	19 2d       	mov	r17, r9
    5350:	0f 94 c4 2f 	call	0x25f88	; 0x25f88 <__subdi3>
    5354:	a2 2e       	mov	r10, r18
    5356:	b3 2e       	mov	r11, r19
    5358:	c4 2e       	mov	r12, r20
    535a:	d5 2e       	mov	r13, r21
    535c:	e6 2e       	mov	r14, r22
    535e:	f7 2e       	mov	r15, r23
    5360:	08 2f       	mov	r16, r24
    5362:	19 2f       	mov	r17, r25
    5364:	2a 2d       	mov	r18, r10
    5366:	3b 2d       	mov	r19, r11
    5368:	4c 2d       	mov	r20, r12
    536a:	5d 2d       	mov	r21, r13
    536c:	6e 2d       	mov	r22, r14
    536e:	7f 2d       	mov	r23, r15
    5370:	80 2f       	mov	r24, r16
    5372:	91 2f       	mov	r25, r17
    5374:	a9 8c       	ldd	r10, Y+25	; 0x19
    5376:	ba 8c       	ldd	r11, Y+26	; 0x1a
    5378:	cb 8c       	ldd	r12, Y+27	; 0x1b
    537a:	dc 8c       	ldd	r13, Y+28	; 0x1c
    537c:	ed 8c       	ldd	r14, Y+29	; 0x1d
    537e:	fe 8c       	ldd	r15, Y+30	; 0x1e
    5380:	0f 8d       	ldd	r16, Y+31	; 0x1f
    5382:	18 a1       	ldd	r17, Y+32	; 0x20
    5384:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    5388:	a2 2e       	mov	r10, r18
    538a:	b3 2e       	mov	r11, r19
    538c:	c4 2e       	mov	r12, r20
    538e:	d5 2e       	mov	r13, r21
    5390:	e6 2e       	mov	r14, r22
    5392:	f7 2e       	mov	r15, r23
    5394:	08 2f       	mov	r16, r24
    5396:	19 2f       	mov	r17, r25
    5398:	2a 2d       	mov	r18, r10
    539a:	3b 2d       	mov	r19, r11
    539c:	4c 2d       	mov	r20, r12
    539e:	5d 2d       	mov	r21, r13
    53a0:	6e 2d       	mov	r22, r14
    53a2:	7f 2d       	mov	r23, r15
    53a4:	80 2f       	mov	r24, r16
    53a6:	91 2f       	mov	r25, r17
    53a8:	02 e0       	ldi	r16, 0x02	; 2
    53aa:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    53ae:	22 2e       	mov	r2, r18
    53b0:	33 2e       	mov	r3, r19
    53b2:	44 2e       	mov	r4, r20
    53b4:	55 2e       	mov	r5, r21
    53b6:	66 2e       	mov	r6, r22
    53b8:	77 2e       	mov	r7, r23
    53ba:	88 2e       	mov	r8, r24
    53bc:	99 2e       	mov	r9, r25
    53be:	a2 2c       	mov	r10, r2
    53c0:	b3 2c       	mov	r11, r3
    53c2:	c4 2c       	mov	r12, r4
    53c4:	d5 2c       	mov	r13, r5
    53c6:	e6 2c       	mov	r14, r6
    53c8:	f7 2c       	mov	r15, r7
    53ca:	08 2d       	mov	r16, r8
    53cc:	19 2d       	mov	r17, r9
    53ce:	2a 2c       	mov	r2, r10
    53d0:	3b 2c       	mov	r3, r11
    53d2:	4c 2c       	mov	r4, r12
    53d4:	5d 2c       	mov	r5, r13
    53d6:	6e 2c       	mov	r6, r14
    53d8:	7f 2c       	mov	r7, r15
    53da:	80 2e       	mov	r8, r16
    53dc:	91 2e       	mov	r9, r17
    53de:	0f 2e       	mov	r0, r31
    53e0:	f6 e0       	ldi	r31, 0x06	; 6
    53e2:	af 2e       	mov	r10, r31
    53e4:	f0 2d       	mov	r31, r0
    53e6:	b1 2c       	mov	r11, r1
    53e8:	c1 2c       	mov	r12, r1
    53ea:	d1 2c       	mov	r13, r1
    53ec:	e1 2c       	mov	r14, r1
    53ee:	f1 2c       	mov	r15, r1
    53f0:	00 e0       	ldi	r16, 0x00	; 0
    53f2:	10 e0       	ldi	r17, 0x00	; 0
    53f4:	22 2d       	mov	r18, r2
    53f6:	33 2d       	mov	r19, r3
    53f8:	44 2d       	mov	r20, r4
    53fa:	55 2d       	mov	r21, r5
    53fc:	66 2d       	mov	r22, r6
    53fe:	77 2d       	mov	r23, r7
    5400:	88 2d       	mov	r24, r8
    5402:	99 2d       	mov	r25, r9
    5404:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    5408:	22 2e       	mov	r2, r18
    540a:	33 2e       	mov	r3, r19
    540c:	44 2e       	mov	r4, r20
    540e:	55 2e       	mov	r5, r21
    5410:	66 2e       	mov	r6, r22
    5412:	77 2e       	mov	r7, r23
    5414:	88 2e       	mov	r8, r24
    5416:	99 2e       	mov	r9, r25
    5418:	a2 2c       	mov	r10, r2
    541a:	b3 2c       	mov	r11, r3
    541c:	c4 2c       	mov	r12, r4
    541e:	d5 2c       	mov	r13, r5
    5420:	e6 2c       	mov	r14, r6
    5422:	f7 2c       	mov	r15, r7
    5424:	08 2d       	mov	r16, r8
    5426:	19 2d       	mov	r17, r9
    5428:	2a 2d       	mov	r18, r10
    542a:	3b 2d       	mov	r19, r11
    542c:	4c 2d       	mov	r20, r12
    542e:	5d 2d       	mov	r21, r13
    5430:	6e 2d       	mov	r22, r14
    5432:	7f 2d       	mov	r23, r15
    5434:	80 2f       	mov	r24, r16
    5436:	91 2f       	mov	r25, r17
    5438:	29 51       	subi	r18, 0x19	; 25
    543a:	3c 4f       	sbci	r19, 0xFC	; 252
    543c:	4f 4f       	sbci	r20, 0xFF	; 255
    543e:	5f 4f       	sbci	r21, 0xFF	; 255
    5440:	6f 4f       	sbci	r22, 0xFF	; 255
    5442:	7f 4f       	sbci	r23, 0xFF	; 255
    5444:	8f 4f       	sbci	r24, 0xFF	; 255
    5446:	9f 4f       	sbci	r25, 0xFF	; 255
    5448:	a2 2e       	mov	r10, r18
    544a:	b3 2e       	mov	r11, r19
    544c:	c4 2e       	mov	r12, r20
    544e:	d5 2e       	mov	r13, r21
    5450:	e6 2e       	mov	r14, r22
    5452:	f7 2e       	mov	r15, r23
    5454:	08 2f       	mov	r16, r24
    5456:	19 2f       	mov	r17, r25
    5458:	2a 2d       	mov	r18, r10
    545a:	3b 2d       	mov	r19, r11
    545c:	4c 2d       	mov	r20, r12
    545e:	5d 2d       	mov	r21, r13
    5460:	6e 2d       	mov	r22, r14
    5462:	7f 2d       	mov	r23, r15
    5464:	80 2f       	mov	r24, r16
    5466:	91 2f       	mov	r25, r17
    5468:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    546c:	dc 01       	movw	r26, r24
    546e:	cb 01       	movw	r24, r22
    5470:	20 e0       	ldi	r18, 0x00	; 0
    5472:	30 e0       	ldi	r19, 0x00	; 0
    5474:	4a e7       	ldi	r20, 0x7A	; 122
    5476:	54 e4       	ldi	r21, 0x44	; 68
    5478:	bc 01       	movw	r22, r24
    547a:	cd 01       	movw	r24, r26
    547c:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    5480:	dc 01       	movw	r26, r24
    5482:	cb 01       	movw	r24, r22
    5484:	bc 01       	movw	r22, r24
    5486:	cd 01       	movw	r24, r26
    5488:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    548c:	a2 2e       	mov	r10, r18
    548e:	b3 2e       	mov	r11, r19
    5490:	c4 2e       	mov	r12, r20
    5492:	d5 2e       	mov	r13, r21
    5494:	e6 2e       	mov	r14, r22
    5496:	f7 2e       	mov	r15, r23
    5498:	08 2f       	mov	r16, r24
    549a:	19 2f       	mov	r17, r25
    549c:	d6 01       	movw	r26, r12
    549e:	c5 01       	movw	r24, r10
    54a0:	bc 01       	movw	r22, r24
    54a2:	cd 01       	movw	r24, r26
    54a4:	0e 94 76 20 	call	0x40ec	; 0x40ec <__portable_avr_delay_cycles>

	/* Data Terminal Ready is true */
	ioport_set_pin_level(GSM_DTR1_DRV, LOW);	// Activate SIM808 (non SLEEP mode)
    54a8:	60 e0       	ldi	r22, 0x00	; 0
    54aa:	89 e2       	ldi	r24, 0x29	; 41
    54ac:	0e 94 2e 21 	call	0x425c	; 0x425c <ioport_set_pin_level>
	delay_ms(100);
    54b0:	0e 94 6a 20 	call	0x40d4	; 0x40d4 <sysclk_get_cpu_hz>
    54b4:	dc 01       	movw	r26, r24
    54b6:	cb 01       	movw	r24, r22
    54b8:	9c 01       	movw	r18, r24
    54ba:	ad 01       	movw	r20, r26
    54bc:	60 e0       	ldi	r22, 0x00	; 0
    54be:	70 e0       	ldi	r23, 0x00	; 0
    54c0:	cb 01       	movw	r24, r22
    54c2:	82 2e       	mov	r8, r18
    54c4:	93 2e       	mov	r9, r19
    54c6:	a4 2e       	mov	r10, r20
    54c8:	b5 2e       	mov	r11, r21
    54ca:	c6 2e       	mov	r12, r22
    54cc:	d7 2e       	mov	r13, r23
    54ce:	e8 2e       	mov	r14, r24
    54d0:	f9 2e       	mov	r15, r25
    54d2:	28 2d       	mov	r18, r8
    54d4:	39 2d       	mov	r19, r9
    54d6:	4a 2d       	mov	r20, r10
    54d8:	5b 2d       	mov	r21, r11
    54da:	6c 2d       	mov	r22, r12
    54dc:	7d 2d       	mov	r23, r13
    54de:	8e 2d       	mov	r24, r14
    54e0:	9f 2d       	mov	r25, r15
    54e2:	02 e0       	ldi	r16, 0x02	; 2
    54e4:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    54e8:	29 a7       	std	Y+41, r18	; 0x29
    54ea:	3a a7       	std	Y+42, r19	; 0x2a
    54ec:	4b a7       	std	Y+43, r20	; 0x2b
    54ee:	5c a7       	std	Y+44, r21	; 0x2c
    54f0:	6d a7       	std	Y+45, r22	; 0x2d
    54f2:	7e a7       	std	Y+46, r23	; 0x2e
    54f4:	8f a7       	std	Y+47, r24	; 0x2f
    54f6:	98 ab       	std	Y+48, r25	; 0x30
    54f8:	89 a4       	ldd	r8, Y+41	; 0x29
    54fa:	9a a4       	ldd	r9, Y+42	; 0x2a
    54fc:	ab a4       	ldd	r10, Y+43	; 0x2b
    54fe:	bc a4       	ldd	r11, Y+44	; 0x2c
    5500:	cd a4       	ldd	r12, Y+45	; 0x2d
    5502:	de a4       	ldd	r13, Y+46	; 0x2e
    5504:	ef a4       	ldd	r14, Y+47	; 0x2f
    5506:	f8 a8       	ldd	r15, Y+48	; 0x30
    5508:	28 2d       	mov	r18, r8
    550a:	39 2d       	mov	r19, r9
    550c:	4a 2d       	mov	r20, r10
    550e:	5b 2d       	mov	r21, r11
    5510:	6c 2d       	mov	r22, r12
    5512:	7d 2d       	mov	r23, r13
    5514:	8e 2d       	mov	r24, r14
    5516:	9f 2d       	mov	r25, r15
    5518:	02 e0       	ldi	r16, 0x02	; 2
    551a:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    551e:	29 ab       	std	Y+49, r18	; 0x31
    5520:	3a ab       	std	Y+50, r19	; 0x32
    5522:	4b ab       	std	Y+51, r20	; 0x33
    5524:	5c ab       	std	Y+52, r21	; 0x34
    5526:	6d ab       	std	Y+53, r22	; 0x35
    5528:	7e ab       	std	Y+54, r23	; 0x36
    552a:	8f ab       	std	Y+55, r24	; 0x37
    552c:	98 af       	std	Y+56, r25	; 0x38
    552e:	28 2d       	mov	r18, r8
    5530:	39 2d       	mov	r19, r9
    5532:	4a 2d       	mov	r20, r10
    5534:	5b 2d       	mov	r21, r11
    5536:	6c 2d       	mov	r22, r12
    5538:	7d 2d       	mov	r23, r13
    553a:	8e 2d       	mov	r24, r14
    553c:	9f 2d       	mov	r25, r15
    553e:	a9 a8       	ldd	r10, Y+49	; 0x31
    5540:	ba a8       	ldd	r11, Y+50	; 0x32
    5542:	cb a8       	ldd	r12, Y+51	; 0x33
    5544:	dc a8       	ldd	r13, Y+52	; 0x34
    5546:	ed a8       	ldd	r14, Y+53	; 0x35
    5548:	fe a8       	ldd	r15, Y+54	; 0x36
    554a:	0f a9       	ldd	r16, Y+55	; 0x37
    554c:	18 ad       	ldd	r17, Y+56	; 0x38
    554e:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    5552:	82 2e       	mov	r8, r18
    5554:	93 2e       	mov	r9, r19
    5556:	a4 2e       	mov	r10, r20
    5558:	b5 2e       	mov	r11, r21
    555a:	c6 2e       	mov	r12, r22
    555c:	d7 2e       	mov	r13, r23
    555e:	e8 2e       	mov	r14, r24
    5560:	f9 2e       	mov	r15, r25
    5562:	28 2d       	mov	r18, r8
    5564:	39 2d       	mov	r19, r9
    5566:	4a 2d       	mov	r20, r10
    5568:	5b 2d       	mov	r21, r11
    556a:	6c 2d       	mov	r22, r12
    556c:	7d 2d       	mov	r23, r13
    556e:	8e 2d       	mov	r24, r14
    5570:	9f 2d       	mov	r25, r15
    5572:	02 e0       	ldi	r16, 0x02	; 2
    5574:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    5578:	29 af       	std	Y+57, r18	; 0x39
    557a:	3a af       	std	Y+58, r19	; 0x3a
    557c:	4b af       	std	Y+59, r20	; 0x3b
    557e:	5c af       	std	Y+60, r21	; 0x3c
    5580:	6d af       	std	Y+61, r22	; 0x3d
    5582:	7e af       	std	Y+62, r23	; 0x3e
    5584:	8f af       	std	Y+63, r24	; 0x3f
    5586:	21 96       	adiw	r28, 0x01	; 1
    5588:	9f af       	std	Y+63, r25	; 0x3f
    558a:	21 97       	sbiw	r28, 0x01	; 1
    558c:	28 2d       	mov	r18, r8
    558e:	39 2d       	mov	r19, r9
    5590:	4a 2d       	mov	r20, r10
    5592:	5b 2d       	mov	r21, r11
    5594:	6c 2d       	mov	r22, r12
    5596:	7d 2d       	mov	r23, r13
    5598:	8e 2d       	mov	r24, r14
    559a:	9f 2d       	mov	r25, r15
    559c:	a9 ac       	ldd	r10, Y+57	; 0x39
    559e:	ba ac       	ldd	r11, Y+58	; 0x3a
    55a0:	cb ac       	ldd	r12, Y+59	; 0x3b
    55a2:	dc ac       	ldd	r13, Y+60	; 0x3c
    55a4:	ed ac       	ldd	r14, Y+61	; 0x3d
    55a6:	fe ac       	ldd	r15, Y+62	; 0x3e
    55a8:	0f ad       	ldd	r16, Y+63	; 0x3f
    55aa:	21 96       	adiw	r28, 0x01	; 1
    55ac:	1f ad       	ldd	r17, Y+63	; 0x3f
    55ae:	21 97       	sbiw	r28, 0x01	; 1
    55b0:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    55b4:	22 2e       	mov	r2, r18
    55b6:	33 2e       	mov	r3, r19
    55b8:	44 2e       	mov	r4, r20
    55ba:	55 2e       	mov	r5, r21
    55bc:	66 2e       	mov	r6, r22
    55be:	77 2e       	mov	r7, r23
    55c0:	88 2e       	mov	r8, r24
    55c2:	99 2e       	mov	r9, r25
    55c4:	0f 2e       	mov	r0, r31
    55c6:	f6 e0       	ldi	r31, 0x06	; 6
    55c8:	af 2e       	mov	r10, r31
    55ca:	f0 2d       	mov	r31, r0
    55cc:	b1 2c       	mov	r11, r1
    55ce:	c1 2c       	mov	r12, r1
    55d0:	d1 2c       	mov	r13, r1
    55d2:	e1 2c       	mov	r14, r1
    55d4:	f1 2c       	mov	r15, r1
    55d6:	00 e0       	ldi	r16, 0x00	; 0
    55d8:	10 e0       	ldi	r17, 0x00	; 0
    55da:	22 2d       	mov	r18, r2
    55dc:	33 2d       	mov	r19, r3
    55de:	44 2d       	mov	r20, r4
    55e0:	55 2d       	mov	r21, r5
    55e2:	66 2d       	mov	r22, r6
    55e4:	77 2d       	mov	r23, r7
    55e6:	88 2d       	mov	r24, r8
    55e8:	99 2d       	mov	r25, r9
    55ea:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    55ee:	22 2e       	mov	r2, r18
    55f0:	33 2e       	mov	r3, r19
    55f2:	44 2e       	mov	r4, r20
    55f4:	55 2e       	mov	r5, r21
    55f6:	66 2e       	mov	r6, r22
    55f8:	77 2e       	mov	r7, r23
    55fa:	88 2e       	mov	r8, r24
    55fc:	99 2e       	mov	r9, r25
    55fe:	a2 2c       	mov	r10, r2
    5600:	b3 2c       	mov	r11, r3
    5602:	c4 2c       	mov	r12, r4
    5604:	d5 2c       	mov	r13, r5
    5606:	e6 2c       	mov	r14, r6
    5608:	f7 2c       	mov	r15, r7
    560a:	08 2d       	mov	r16, r8
    560c:	19 2d       	mov	r17, r9
    560e:	2a 2d       	mov	r18, r10
    5610:	3b 2d       	mov	r19, r11
    5612:	4c 2d       	mov	r20, r12
    5614:	5d 2d       	mov	r21, r13
    5616:	6e 2d       	mov	r22, r14
    5618:	7f 2d       	mov	r23, r15
    561a:	80 2f       	mov	r24, r16
    561c:	91 2f       	mov	r25, r17
    561e:	29 51       	subi	r18, 0x19	; 25
    5620:	3c 4f       	sbci	r19, 0xFC	; 252
    5622:	4f 4f       	sbci	r20, 0xFF	; 255
    5624:	5f 4f       	sbci	r21, 0xFF	; 255
    5626:	6f 4f       	sbci	r22, 0xFF	; 255
    5628:	7f 4f       	sbci	r23, 0xFF	; 255
    562a:	8f 4f       	sbci	r24, 0xFF	; 255
    562c:	9f 4f       	sbci	r25, 0xFF	; 255
    562e:	a2 2e       	mov	r10, r18
    5630:	b3 2e       	mov	r11, r19
    5632:	c4 2e       	mov	r12, r20
    5634:	d5 2e       	mov	r13, r21
    5636:	e6 2e       	mov	r14, r22
    5638:	f7 2e       	mov	r15, r23
    563a:	08 2f       	mov	r16, r24
    563c:	19 2f       	mov	r17, r25
    563e:	2a 2d       	mov	r18, r10
    5640:	3b 2d       	mov	r19, r11
    5642:	4c 2d       	mov	r20, r12
    5644:	5d 2d       	mov	r21, r13
    5646:	6e 2d       	mov	r22, r14
    5648:	7f 2d       	mov	r23, r15
    564a:	80 2f       	mov	r24, r16
    564c:	91 2f       	mov	r25, r17
    564e:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    5652:	dc 01       	movw	r26, r24
    5654:	cb 01       	movw	r24, r22
    5656:	20 e0       	ldi	r18, 0x00	; 0
    5658:	30 e0       	ldi	r19, 0x00	; 0
    565a:	4a e7       	ldi	r20, 0x7A	; 122
    565c:	54 e4       	ldi	r21, 0x44	; 68
    565e:	bc 01       	movw	r22, r24
    5660:	cd 01       	movw	r24, r26
    5662:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    5666:	dc 01       	movw	r26, r24
    5668:	cb 01       	movw	r24, r22
    566a:	bc 01       	movw	r22, r24
    566c:	cd 01       	movw	r24, r26
    566e:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    5672:	a2 2e       	mov	r10, r18
    5674:	b3 2e       	mov	r11, r19
    5676:	c4 2e       	mov	r12, r20
    5678:	d5 2e       	mov	r13, r21
    567a:	e6 2e       	mov	r14, r22
    567c:	f7 2e       	mov	r15, r23
    567e:	08 2f       	mov	r16, r24
    5680:	19 2f       	mov	r17, r25
    5682:	d6 01       	movw	r26, r12
    5684:	c5 01       	movw	r24, r10
    5686:	bc 01       	movw	r22, r24
    5688:	cd 01       	movw	r24, r26
    568a:	0e 94 76 20 	call	0x40ec	; 0x40ec <__portable_avr_delay_cycles>
	ioport_set_pin_level(GSM_RTS1_DRV, LOW);	// Serial line ready
    568e:	60 e0       	ldi	r22, 0x00	; 0
    5690:	8f e2       	ldi	r24, 0x2F	; 47
    5692:	0e 94 2e 21 	call	0x425c	; 0x425c <ioport_set_pin_level>
	delay_ms(10);
    5696:	0e 94 6a 20 	call	0x40d4	; 0x40d4 <sysclk_get_cpu_hz>
    569a:	dc 01       	movw	r26, r24
    569c:	cb 01       	movw	r24, r22
    569e:	9c 01       	movw	r18, r24
    56a0:	ad 01       	movw	r20, r26
    56a2:	60 e0       	ldi	r22, 0x00	; 0
    56a4:	70 e0       	ldi	r23, 0x00	; 0
    56a6:	cb 01       	movw	r24, r22
    56a8:	82 2e       	mov	r8, r18
    56aa:	93 2e       	mov	r9, r19
    56ac:	a4 2e       	mov	r10, r20
    56ae:	b5 2e       	mov	r11, r21
    56b0:	c6 2e       	mov	r12, r22
    56b2:	d7 2e       	mov	r13, r23
    56b4:	e8 2e       	mov	r14, r24
    56b6:	f9 2e       	mov	r15, r25
    56b8:	28 2d       	mov	r18, r8
    56ba:	39 2d       	mov	r19, r9
    56bc:	4a 2d       	mov	r20, r10
    56be:	5b 2d       	mov	r21, r11
    56c0:	6c 2d       	mov	r22, r12
    56c2:	7d 2d       	mov	r23, r13
    56c4:	8e 2d       	mov	r24, r14
    56c6:	9f 2d       	mov	r25, r15
    56c8:	01 e0       	ldi	r16, 0x01	; 1
    56ca:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    56ce:	22 96       	adiw	r28, 0x02	; 2
    56d0:	2f af       	std	Y+63, r18	; 0x3f
    56d2:	22 97       	sbiw	r28, 0x02	; 2
    56d4:	23 96       	adiw	r28, 0x03	; 3
    56d6:	3f af       	std	Y+63, r19	; 0x3f
    56d8:	23 97       	sbiw	r28, 0x03	; 3
    56da:	24 96       	adiw	r28, 0x04	; 4
    56dc:	4f af       	std	Y+63, r20	; 0x3f
    56de:	24 97       	sbiw	r28, 0x04	; 4
    56e0:	25 96       	adiw	r28, 0x05	; 5
    56e2:	5f af       	std	Y+63, r21	; 0x3f
    56e4:	25 97       	sbiw	r28, 0x05	; 5
    56e6:	26 96       	adiw	r28, 0x06	; 6
    56e8:	6f af       	std	Y+63, r22	; 0x3f
    56ea:	26 97       	sbiw	r28, 0x06	; 6
    56ec:	27 96       	adiw	r28, 0x07	; 7
    56ee:	7f af       	std	Y+63, r23	; 0x3f
    56f0:	27 97       	sbiw	r28, 0x07	; 7
    56f2:	28 96       	adiw	r28, 0x08	; 8
    56f4:	8f af       	std	Y+63, r24	; 0x3f
    56f6:	28 97       	sbiw	r28, 0x08	; 8
    56f8:	29 96       	adiw	r28, 0x09	; 9
    56fa:	9f af       	std	Y+63, r25	; 0x3f
    56fc:	29 97       	sbiw	r28, 0x09	; 9
    56fe:	22 96       	adiw	r28, 0x02	; 2
    5700:	8f ac       	ldd	r8, Y+63	; 0x3f
    5702:	22 97       	sbiw	r28, 0x02	; 2
    5704:	23 96       	adiw	r28, 0x03	; 3
    5706:	9f ac       	ldd	r9, Y+63	; 0x3f
    5708:	23 97       	sbiw	r28, 0x03	; 3
    570a:	24 96       	adiw	r28, 0x04	; 4
    570c:	af ac       	ldd	r10, Y+63	; 0x3f
    570e:	24 97       	sbiw	r28, 0x04	; 4
    5710:	25 96       	adiw	r28, 0x05	; 5
    5712:	bf ac       	ldd	r11, Y+63	; 0x3f
    5714:	25 97       	sbiw	r28, 0x05	; 5
    5716:	26 96       	adiw	r28, 0x06	; 6
    5718:	cf ac       	ldd	r12, Y+63	; 0x3f
    571a:	26 97       	sbiw	r28, 0x06	; 6
    571c:	27 96       	adiw	r28, 0x07	; 7
    571e:	df ac       	ldd	r13, Y+63	; 0x3f
    5720:	27 97       	sbiw	r28, 0x07	; 7
    5722:	28 96       	adiw	r28, 0x08	; 8
    5724:	ef ac       	ldd	r14, Y+63	; 0x3f
    5726:	28 97       	sbiw	r28, 0x08	; 8
    5728:	29 96       	adiw	r28, 0x09	; 9
    572a:	ff ac       	ldd	r15, Y+63	; 0x3f
    572c:	29 97       	sbiw	r28, 0x09	; 9
    572e:	28 2d       	mov	r18, r8
    5730:	39 2d       	mov	r19, r9
    5732:	4a 2d       	mov	r20, r10
    5734:	5b 2d       	mov	r21, r11
    5736:	6c 2d       	mov	r22, r12
    5738:	7d 2d       	mov	r23, r13
    573a:	8e 2d       	mov	r24, r14
    573c:	9f 2d       	mov	r25, r15
    573e:	02 e0       	ldi	r16, 0x02	; 2
    5740:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    5744:	2a 96       	adiw	r28, 0x0a	; 10
    5746:	2f af       	std	Y+63, r18	; 0x3f
    5748:	2a 97       	sbiw	r28, 0x0a	; 10
    574a:	2b 96       	adiw	r28, 0x0b	; 11
    574c:	3f af       	std	Y+63, r19	; 0x3f
    574e:	2b 97       	sbiw	r28, 0x0b	; 11
    5750:	2c 96       	adiw	r28, 0x0c	; 12
    5752:	4f af       	std	Y+63, r20	; 0x3f
    5754:	2c 97       	sbiw	r28, 0x0c	; 12
    5756:	2d 96       	adiw	r28, 0x0d	; 13
    5758:	5f af       	std	Y+63, r21	; 0x3f
    575a:	2d 97       	sbiw	r28, 0x0d	; 13
    575c:	2e 96       	adiw	r28, 0x0e	; 14
    575e:	6f af       	std	Y+63, r22	; 0x3f
    5760:	2e 97       	sbiw	r28, 0x0e	; 14
    5762:	2f 96       	adiw	r28, 0x0f	; 15
    5764:	7f af       	std	Y+63, r23	; 0x3f
    5766:	2f 97       	sbiw	r28, 0x0f	; 15
    5768:	60 96       	adiw	r28, 0x10	; 16
    576a:	8f af       	std	Y+63, r24	; 0x3f
    576c:	60 97       	sbiw	r28, 0x10	; 16
    576e:	61 96       	adiw	r28, 0x11	; 17
    5770:	9f af       	std	Y+63, r25	; 0x3f
    5772:	61 97       	sbiw	r28, 0x11	; 17
    5774:	28 2d       	mov	r18, r8
    5776:	39 2d       	mov	r19, r9
    5778:	4a 2d       	mov	r20, r10
    577a:	5b 2d       	mov	r21, r11
    577c:	6c 2d       	mov	r22, r12
    577e:	7d 2d       	mov	r23, r13
    5780:	8e 2d       	mov	r24, r14
    5782:	9f 2d       	mov	r25, r15
    5784:	2a 96       	adiw	r28, 0x0a	; 10
    5786:	af ac       	ldd	r10, Y+63	; 0x3f
    5788:	2a 97       	sbiw	r28, 0x0a	; 10
    578a:	2b 96       	adiw	r28, 0x0b	; 11
    578c:	bf ac       	ldd	r11, Y+63	; 0x3f
    578e:	2b 97       	sbiw	r28, 0x0b	; 11
    5790:	2c 96       	adiw	r28, 0x0c	; 12
    5792:	cf ac       	ldd	r12, Y+63	; 0x3f
    5794:	2c 97       	sbiw	r28, 0x0c	; 12
    5796:	2d 96       	adiw	r28, 0x0d	; 13
    5798:	df ac       	ldd	r13, Y+63	; 0x3f
    579a:	2d 97       	sbiw	r28, 0x0d	; 13
    579c:	2e 96       	adiw	r28, 0x0e	; 14
    579e:	ef ac       	ldd	r14, Y+63	; 0x3f
    57a0:	2e 97       	sbiw	r28, 0x0e	; 14
    57a2:	2f 96       	adiw	r28, 0x0f	; 15
    57a4:	ff ac       	ldd	r15, Y+63	; 0x3f
    57a6:	2f 97       	sbiw	r28, 0x0f	; 15
    57a8:	60 96       	adiw	r28, 0x10	; 16
    57aa:	0f ad       	ldd	r16, Y+63	; 0x3f
    57ac:	60 97       	sbiw	r28, 0x10	; 16
    57ae:	61 96       	adiw	r28, 0x11	; 17
    57b0:	1f ad       	ldd	r17, Y+63	; 0x3f
    57b2:	61 97       	sbiw	r28, 0x11	; 17
    57b4:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    57b8:	22 2e       	mov	r2, r18
    57ba:	33 2e       	mov	r3, r19
    57bc:	44 2e       	mov	r4, r20
    57be:	55 2e       	mov	r5, r21
    57c0:	66 2e       	mov	r6, r22
    57c2:	77 2e       	mov	r7, r23
    57c4:	88 2e       	mov	r8, r24
    57c6:	99 2e       	mov	r9, r25
    57c8:	0f 2e       	mov	r0, r31
    57ca:	f6 e0       	ldi	r31, 0x06	; 6
    57cc:	af 2e       	mov	r10, r31
    57ce:	f0 2d       	mov	r31, r0
    57d0:	b1 2c       	mov	r11, r1
    57d2:	c1 2c       	mov	r12, r1
    57d4:	d1 2c       	mov	r13, r1
    57d6:	e1 2c       	mov	r14, r1
    57d8:	f1 2c       	mov	r15, r1
    57da:	00 e0       	ldi	r16, 0x00	; 0
    57dc:	10 e0       	ldi	r17, 0x00	; 0
    57de:	22 2d       	mov	r18, r2
    57e0:	33 2d       	mov	r19, r3
    57e2:	44 2d       	mov	r20, r4
    57e4:	55 2d       	mov	r21, r5
    57e6:	66 2d       	mov	r22, r6
    57e8:	77 2d       	mov	r23, r7
    57ea:	88 2d       	mov	r24, r8
    57ec:	99 2d       	mov	r25, r9
    57ee:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    57f2:	22 2e       	mov	r2, r18
    57f4:	33 2e       	mov	r3, r19
    57f6:	44 2e       	mov	r4, r20
    57f8:	55 2e       	mov	r5, r21
    57fa:	66 2e       	mov	r6, r22
    57fc:	77 2e       	mov	r7, r23
    57fe:	88 2e       	mov	r8, r24
    5800:	99 2e       	mov	r9, r25
    5802:	a2 2c       	mov	r10, r2
    5804:	b3 2c       	mov	r11, r3
    5806:	c4 2c       	mov	r12, r4
    5808:	d5 2c       	mov	r13, r5
    580a:	e6 2c       	mov	r14, r6
    580c:	f7 2c       	mov	r15, r7
    580e:	08 2d       	mov	r16, r8
    5810:	19 2d       	mov	r17, r9
    5812:	2a 2d       	mov	r18, r10
    5814:	3b 2d       	mov	r19, r11
    5816:	4c 2d       	mov	r20, r12
    5818:	5d 2d       	mov	r21, r13
    581a:	6e 2d       	mov	r22, r14
    581c:	7f 2d       	mov	r23, r15
    581e:	80 2f       	mov	r24, r16
    5820:	91 2f       	mov	r25, r17
    5822:	29 51       	subi	r18, 0x19	; 25
    5824:	3c 4f       	sbci	r19, 0xFC	; 252
    5826:	4f 4f       	sbci	r20, 0xFF	; 255
    5828:	5f 4f       	sbci	r21, 0xFF	; 255
    582a:	6f 4f       	sbci	r22, 0xFF	; 255
    582c:	7f 4f       	sbci	r23, 0xFF	; 255
    582e:	8f 4f       	sbci	r24, 0xFF	; 255
    5830:	9f 4f       	sbci	r25, 0xFF	; 255
    5832:	a2 2e       	mov	r10, r18
    5834:	b3 2e       	mov	r11, r19
    5836:	c4 2e       	mov	r12, r20
    5838:	d5 2e       	mov	r13, r21
    583a:	e6 2e       	mov	r14, r22
    583c:	f7 2e       	mov	r15, r23
    583e:	08 2f       	mov	r16, r24
    5840:	19 2f       	mov	r17, r25
    5842:	2a 2d       	mov	r18, r10
    5844:	3b 2d       	mov	r19, r11
    5846:	4c 2d       	mov	r20, r12
    5848:	5d 2d       	mov	r21, r13
    584a:	6e 2d       	mov	r22, r14
    584c:	7f 2d       	mov	r23, r15
    584e:	80 2f       	mov	r24, r16
    5850:	91 2f       	mov	r25, r17
    5852:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    5856:	dc 01       	movw	r26, r24
    5858:	cb 01       	movw	r24, r22
    585a:	20 e0       	ldi	r18, 0x00	; 0
    585c:	30 e0       	ldi	r19, 0x00	; 0
    585e:	4a e7       	ldi	r20, 0x7A	; 122
    5860:	54 e4       	ldi	r21, 0x44	; 68
    5862:	bc 01       	movw	r22, r24
    5864:	cd 01       	movw	r24, r26
    5866:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    586a:	dc 01       	movw	r26, r24
    586c:	cb 01       	movw	r24, r22
    586e:	bc 01       	movw	r22, r24
    5870:	cd 01       	movw	r24, r26
    5872:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    5876:	a2 2e       	mov	r10, r18
    5878:	b3 2e       	mov	r11, r19
    587a:	c4 2e       	mov	r12, r20
    587c:	d5 2e       	mov	r13, r21
    587e:	e6 2e       	mov	r14, r22
    5880:	f7 2e       	mov	r15, r23
    5882:	08 2f       	mov	r16, r24
    5884:	19 2f       	mov	r17, r25
    5886:	d6 01       	movw	r26, r12
    5888:	c5 01       	movw	r24, r10
    588a:	bc 01       	movw	r22, r24
    588c:	cd 01       	movw	r24, r26
    588e:	0e 94 76 20 	call	0x40ec	; 0x40ec <__portable_avr_delay_cycles>

	/* Synchronize with SIM808 */
	while (true) {
		serial_sim808_send("AT\r", 3, false);
    5892:	40 e0       	ldi	r20, 0x00	; 0
    5894:	63 e0       	ldi	r22, 0x03	; 3
    5896:	86 e1       	ldi	r24, 0x16	; 22
    5898:	91 e2       	ldi	r25, 0x21	; 33
    589a:	0e 94 fb 22 	call	0x45f6	; 0x45f6 <serial_sim808_send>
		delay_ms(100);
    589e:	0e 94 6a 20 	call	0x40d4	; 0x40d4 <sysclk_get_cpu_hz>
    58a2:	dc 01       	movw	r26, r24
    58a4:	cb 01       	movw	r24, r22
    58a6:	9c 01       	movw	r18, r24
    58a8:	ad 01       	movw	r20, r26
    58aa:	60 e0       	ldi	r22, 0x00	; 0
    58ac:	70 e0       	ldi	r23, 0x00	; 0
    58ae:	cb 01       	movw	r24, r22
    58b0:	82 2e       	mov	r8, r18
    58b2:	93 2e       	mov	r9, r19
    58b4:	a4 2e       	mov	r10, r20
    58b6:	b5 2e       	mov	r11, r21
    58b8:	c6 2e       	mov	r12, r22
    58ba:	d7 2e       	mov	r13, r23
    58bc:	e8 2e       	mov	r14, r24
    58be:	f9 2e       	mov	r15, r25
    58c0:	28 2d       	mov	r18, r8
    58c2:	39 2d       	mov	r19, r9
    58c4:	4a 2d       	mov	r20, r10
    58c6:	5b 2d       	mov	r21, r11
    58c8:	6c 2d       	mov	r22, r12
    58ca:	7d 2d       	mov	r23, r13
    58cc:	8e 2d       	mov	r24, r14
    58ce:	9f 2d       	mov	r25, r15
    58d0:	02 e0       	ldi	r16, 0x02	; 2
    58d2:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    58d6:	62 96       	adiw	r28, 0x12	; 18
    58d8:	2f af       	std	Y+63, r18	; 0x3f
    58da:	62 97       	sbiw	r28, 0x12	; 18
    58dc:	63 96       	adiw	r28, 0x13	; 19
    58de:	3f af       	std	Y+63, r19	; 0x3f
    58e0:	63 97       	sbiw	r28, 0x13	; 19
    58e2:	64 96       	adiw	r28, 0x14	; 20
    58e4:	4f af       	std	Y+63, r20	; 0x3f
    58e6:	64 97       	sbiw	r28, 0x14	; 20
    58e8:	65 96       	adiw	r28, 0x15	; 21
    58ea:	5f af       	std	Y+63, r21	; 0x3f
    58ec:	65 97       	sbiw	r28, 0x15	; 21
    58ee:	66 96       	adiw	r28, 0x16	; 22
    58f0:	6f af       	std	Y+63, r22	; 0x3f
    58f2:	66 97       	sbiw	r28, 0x16	; 22
    58f4:	67 96       	adiw	r28, 0x17	; 23
    58f6:	7f af       	std	Y+63, r23	; 0x3f
    58f8:	67 97       	sbiw	r28, 0x17	; 23
    58fa:	68 96       	adiw	r28, 0x18	; 24
    58fc:	8f af       	std	Y+63, r24	; 0x3f
    58fe:	68 97       	sbiw	r28, 0x18	; 24
    5900:	69 96       	adiw	r28, 0x19	; 25
    5902:	9f af       	std	Y+63, r25	; 0x3f
    5904:	69 97       	sbiw	r28, 0x19	; 25
    5906:	62 96       	adiw	r28, 0x12	; 18
    5908:	8f ac       	ldd	r8, Y+63	; 0x3f
    590a:	62 97       	sbiw	r28, 0x12	; 18
    590c:	63 96       	adiw	r28, 0x13	; 19
    590e:	9f ac       	ldd	r9, Y+63	; 0x3f
    5910:	63 97       	sbiw	r28, 0x13	; 19
    5912:	64 96       	adiw	r28, 0x14	; 20
    5914:	af ac       	ldd	r10, Y+63	; 0x3f
    5916:	64 97       	sbiw	r28, 0x14	; 20
    5918:	65 96       	adiw	r28, 0x15	; 21
    591a:	bf ac       	ldd	r11, Y+63	; 0x3f
    591c:	65 97       	sbiw	r28, 0x15	; 21
    591e:	66 96       	adiw	r28, 0x16	; 22
    5920:	cf ac       	ldd	r12, Y+63	; 0x3f
    5922:	66 97       	sbiw	r28, 0x16	; 22
    5924:	67 96       	adiw	r28, 0x17	; 23
    5926:	df ac       	ldd	r13, Y+63	; 0x3f
    5928:	67 97       	sbiw	r28, 0x17	; 23
    592a:	68 96       	adiw	r28, 0x18	; 24
    592c:	ef ac       	ldd	r14, Y+63	; 0x3f
    592e:	68 97       	sbiw	r28, 0x18	; 24
    5930:	69 96       	adiw	r28, 0x19	; 25
    5932:	ff ac       	ldd	r15, Y+63	; 0x3f
    5934:	69 97       	sbiw	r28, 0x19	; 25
    5936:	28 2d       	mov	r18, r8
    5938:	39 2d       	mov	r19, r9
    593a:	4a 2d       	mov	r20, r10
    593c:	5b 2d       	mov	r21, r11
    593e:	6c 2d       	mov	r22, r12
    5940:	7d 2d       	mov	r23, r13
    5942:	8e 2d       	mov	r24, r14
    5944:	9f 2d       	mov	r25, r15
    5946:	02 e0       	ldi	r16, 0x02	; 2
    5948:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    594c:	6a 96       	adiw	r28, 0x1a	; 26
    594e:	2f af       	std	Y+63, r18	; 0x3f
    5950:	6a 97       	sbiw	r28, 0x1a	; 26
    5952:	6b 96       	adiw	r28, 0x1b	; 27
    5954:	3f af       	std	Y+63, r19	; 0x3f
    5956:	6b 97       	sbiw	r28, 0x1b	; 27
    5958:	6c 96       	adiw	r28, 0x1c	; 28
    595a:	4f af       	std	Y+63, r20	; 0x3f
    595c:	6c 97       	sbiw	r28, 0x1c	; 28
    595e:	6d 96       	adiw	r28, 0x1d	; 29
    5960:	5f af       	std	Y+63, r21	; 0x3f
    5962:	6d 97       	sbiw	r28, 0x1d	; 29
    5964:	6e 96       	adiw	r28, 0x1e	; 30
    5966:	6f af       	std	Y+63, r22	; 0x3f
    5968:	6e 97       	sbiw	r28, 0x1e	; 30
    596a:	6f 96       	adiw	r28, 0x1f	; 31
    596c:	7f af       	std	Y+63, r23	; 0x3f
    596e:	6f 97       	sbiw	r28, 0x1f	; 31
    5970:	a0 96       	adiw	r28, 0x20	; 32
    5972:	8f af       	std	Y+63, r24	; 0x3f
    5974:	a0 97       	sbiw	r28, 0x20	; 32
    5976:	a1 96       	adiw	r28, 0x21	; 33
    5978:	9f af       	std	Y+63, r25	; 0x3f
    597a:	a1 97       	sbiw	r28, 0x21	; 33
    597c:	28 2d       	mov	r18, r8
    597e:	39 2d       	mov	r19, r9
    5980:	4a 2d       	mov	r20, r10
    5982:	5b 2d       	mov	r21, r11
    5984:	6c 2d       	mov	r22, r12
    5986:	7d 2d       	mov	r23, r13
    5988:	8e 2d       	mov	r24, r14
    598a:	9f 2d       	mov	r25, r15
    598c:	6a 96       	adiw	r28, 0x1a	; 26
    598e:	af ac       	ldd	r10, Y+63	; 0x3f
    5990:	6a 97       	sbiw	r28, 0x1a	; 26
    5992:	6b 96       	adiw	r28, 0x1b	; 27
    5994:	bf ac       	ldd	r11, Y+63	; 0x3f
    5996:	6b 97       	sbiw	r28, 0x1b	; 27
    5998:	6c 96       	adiw	r28, 0x1c	; 28
    599a:	cf ac       	ldd	r12, Y+63	; 0x3f
    599c:	6c 97       	sbiw	r28, 0x1c	; 28
    599e:	6d 96       	adiw	r28, 0x1d	; 29
    59a0:	df ac       	ldd	r13, Y+63	; 0x3f
    59a2:	6d 97       	sbiw	r28, 0x1d	; 29
    59a4:	6e 96       	adiw	r28, 0x1e	; 30
    59a6:	ef ac       	ldd	r14, Y+63	; 0x3f
    59a8:	6e 97       	sbiw	r28, 0x1e	; 30
    59aa:	6f 96       	adiw	r28, 0x1f	; 31
    59ac:	ff ac       	ldd	r15, Y+63	; 0x3f
    59ae:	6f 97       	sbiw	r28, 0x1f	; 31
    59b0:	a0 96       	adiw	r28, 0x20	; 32
    59b2:	0f ad       	ldd	r16, Y+63	; 0x3f
    59b4:	a0 97       	sbiw	r28, 0x20	; 32
    59b6:	a1 96       	adiw	r28, 0x21	; 33
    59b8:	1f ad       	ldd	r17, Y+63	; 0x3f
    59ba:	a1 97       	sbiw	r28, 0x21	; 33
    59bc:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    59c0:	82 2e       	mov	r8, r18
    59c2:	93 2e       	mov	r9, r19
    59c4:	a4 2e       	mov	r10, r20
    59c6:	b5 2e       	mov	r11, r21
    59c8:	c6 2e       	mov	r12, r22
    59ca:	d7 2e       	mov	r13, r23
    59cc:	e8 2e       	mov	r14, r24
    59ce:	f9 2e       	mov	r15, r25
    59d0:	28 2d       	mov	r18, r8
    59d2:	39 2d       	mov	r19, r9
    59d4:	4a 2d       	mov	r20, r10
    59d6:	5b 2d       	mov	r21, r11
    59d8:	6c 2d       	mov	r22, r12
    59da:	7d 2d       	mov	r23, r13
    59dc:	8e 2d       	mov	r24, r14
    59de:	9f 2d       	mov	r25, r15
    59e0:	02 e0       	ldi	r16, 0x02	; 2
    59e2:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    59e6:	a2 96       	adiw	r28, 0x22	; 34
    59e8:	2f af       	std	Y+63, r18	; 0x3f
    59ea:	a2 97       	sbiw	r28, 0x22	; 34
    59ec:	a3 96       	adiw	r28, 0x23	; 35
    59ee:	3f af       	std	Y+63, r19	; 0x3f
    59f0:	a3 97       	sbiw	r28, 0x23	; 35
    59f2:	a4 96       	adiw	r28, 0x24	; 36
    59f4:	4f af       	std	Y+63, r20	; 0x3f
    59f6:	a4 97       	sbiw	r28, 0x24	; 36
    59f8:	a5 96       	adiw	r28, 0x25	; 37
    59fa:	5f af       	std	Y+63, r21	; 0x3f
    59fc:	a5 97       	sbiw	r28, 0x25	; 37
    59fe:	a6 96       	adiw	r28, 0x26	; 38
    5a00:	6f af       	std	Y+63, r22	; 0x3f
    5a02:	a6 97       	sbiw	r28, 0x26	; 38
    5a04:	a7 96       	adiw	r28, 0x27	; 39
    5a06:	7f af       	std	Y+63, r23	; 0x3f
    5a08:	a7 97       	sbiw	r28, 0x27	; 39
    5a0a:	a8 96       	adiw	r28, 0x28	; 40
    5a0c:	8f af       	std	Y+63, r24	; 0x3f
    5a0e:	a8 97       	sbiw	r28, 0x28	; 40
    5a10:	a9 96       	adiw	r28, 0x29	; 41
    5a12:	9f af       	std	Y+63, r25	; 0x3f
    5a14:	a9 97       	sbiw	r28, 0x29	; 41
    5a16:	28 2d       	mov	r18, r8
    5a18:	39 2d       	mov	r19, r9
    5a1a:	4a 2d       	mov	r20, r10
    5a1c:	5b 2d       	mov	r21, r11
    5a1e:	6c 2d       	mov	r22, r12
    5a20:	7d 2d       	mov	r23, r13
    5a22:	8e 2d       	mov	r24, r14
    5a24:	9f 2d       	mov	r25, r15
    5a26:	a2 96       	adiw	r28, 0x22	; 34
    5a28:	af ac       	ldd	r10, Y+63	; 0x3f
    5a2a:	a2 97       	sbiw	r28, 0x22	; 34
    5a2c:	a3 96       	adiw	r28, 0x23	; 35
    5a2e:	bf ac       	ldd	r11, Y+63	; 0x3f
    5a30:	a3 97       	sbiw	r28, 0x23	; 35
    5a32:	a4 96       	adiw	r28, 0x24	; 36
    5a34:	cf ac       	ldd	r12, Y+63	; 0x3f
    5a36:	a4 97       	sbiw	r28, 0x24	; 36
    5a38:	a5 96       	adiw	r28, 0x25	; 37
    5a3a:	df ac       	ldd	r13, Y+63	; 0x3f
    5a3c:	a5 97       	sbiw	r28, 0x25	; 37
    5a3e:	a6 96       	adiw	r28, 0x26	; 38
    5a40:	ef ac       	ldd	r14, Y+63	; 0x3f
    5a42:	a6 97       	sbiw	r28, 0x26	; 38
    5a44:	a7 96       	adiw	r28, 0x27	; 39
    5a46:	ff ac       	ldd	r15, Y+63	; 0x3f
    5a48:	a7 97       	sbiw	r28, 0x27	; 39
    5a4a:	a8 96       	adiw	r28, 0x28	; 40
    5a4c:	0f ad       	ldd	r16, Y+63	; 0x3f
    5a4e:	a8 97       	sbiw	r28, 0x28	; 40
    5a50:	a9 96       	adiw	r28, 0x29	; 41
    5a52:	1f ad       	ldd	r17, Y+63	; 0x3f
    5a54:	a9 97       	sbiw	r28, 0x29	; 41
    5a56:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    5a5a:	22 2e       	mov	r2, r18
    5a5c:	33 2e       	mov	r3, r19
    5a5e:	44 2e       	mov	r4, r20
    5a60:	55 2e       	mov	r5, r21
    5a62:	66 2e       	mov	r6, r22
    5a64:	77 2e       	mov	r7, r23
    5a66:	88 2e       	mov	r8, r24
    5a68:	99 2e       	mov	r9, r25
    5a6a:	0f 2e       	mov	r0, r31
    5a6c:	f6 e0       	ldi	r31, 0x06	; 6
    5a6e:	af 2e       	mov	r10, r31
    5a70:	f0 2d       	mov	r31, r0
    5a72:	b1 2c       	mov	r11, r1
    5a74:	c1 2c       	mov	r12, r1
    5a76:	d1 2c       	mov	r13, r1
    5a78:	e1 2c       	mov	r14, r1
    5a7a:	f1 2c       	mov	r15, r1
    5a7c:	00 e0       	ldi	r16, 0x00	; 0
    5a7e:	10 e0       	ldi	r17, 0x00	; 0
    5a80:	22 2d       	mov	r18, r2
    5a82:	33 2d       	mov	r19, r3
    5a84:	44 2d       	mov	r20, r4
    5a86:	55 2d       	mov	r21, r5
    5a88:	66 2d       	mov	r22, r6
    5a8a:	77 2d       	mov	r23, r7
    5a8c:	88 2d       	mov	r24, r8
    5a8e:	99 2d       	mov	r25, r9
    5a90:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    5a94:	22 2e       	mov	r2, r18
    5a96:	33 2e       	mov	r3, r19
    5a98:	44 2e       	mov	r4, r20
    5a9a:	55 2e       	mov	r5, r21
    5a9c:	66 2e       	mov	r6, r22
    5a9e:	77 2e       	mov	r7, r23
    5aa0:	88 2e       	mov	r8, r24
    5aa2:	99 2e       	mov	r9, r25
    5aa4:	a2 2c       	mov	r10, r2
    5aa6:	b3 2c       	mov	r11, r3
    5aa8:	c4 2c       	mov	r12, r4
    5aaa:	d5 2c       	mov	r13, r5
    5aac:	e6 2c       	mov	r14, r6
    5aae:	f7 2c       	mov	r15, r7
    5ab0:	08 2d       	mov	r16, r8
    5ab2:	19 2d       	mov	r17, r9
    5ab4:	2a 2d       	mov	r18, r10
    5ab6:	3b 2d       	mov	r19, r11
    5ab8:	4c 2d       	mov	r20, r12
    5aba:	5d 2d       	mov	r21, r13
    5abc:	6e 2d       	mov	r22, r14
    5abe:	7f 2d       	mov	r23, r15
    5ac0:	80 2f       	mov	r24, r16
    5ac2:	91 2f       	mov	r25, r17
    5ac4:	29 51       	subi	r18, 0x19	; 25
    5ac6:	3c 4f       	sbci	r19, 0xFC	; 252
    5ac8:	4f 4f       	sbci	r20, 0xFF	; 255
    5aca:	5f 4f       	sbci	r21, 0xFF	; 255
    5acc:	6f 4f       	sbci	r22, 0xFF	; 255
    5ace:	7f 4f       	sbci	r23, 0xFF	; 255
    5ad0:	8f 4f       	sbci	r24, 0xFF	; 255
    5ad2:	9f 4f       	sbci	r25, 0xFF	; 255
    5ad4:	a2 2e       	mov	r10, r18
    5ad6:	b3 2e       	mov	r11, r19
    5ad8:	c4 2e       	mov	r12, r20
    5ada:	d5 2e       	mov	r13, r21
    5adc:	e6 2e       	mov	r14, r22
    5ade:	f7 2e       	mov	r15, r23
    5ae0:	08 2f       	mov	r16, r24
    5ae2:	19 2f       	mov	r17, r25
    5ae4:	2a 2d       	mov	r18, r10
    5ae6:	3b 2d       	mov	r19, r11
    5ae8:	4c 2d       	mov	r20, r12
    5aea:	5d 2d       	mov	r21, r13
    5aec:	6e 2d       	mov	r22, r14
    5aee:	7f 2d       	mov	r23, r15
    5af0:	80 2f       	mov	r24, r16
    5af2:	91 2f       	mov	r25, r17
    5af4:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    5af8:	dc 01       	movw	r26, r24
    5afa:	cb 01       	movw	r24, r22
    5afc:	20 e0       	ldi	r18, 0x00	; 0
    5afe:	30 e0       	ldi	r19, 0x00	; 0
    5b00:	4a e7       	ldi	r20, 0x7A	; 122
    5b02:	54 e4       	ldi	r21, 0x44	; 68
    5b04:	bc 01       	movw	r22, r24
    5b06:	cd 01       	movw	r24, r26
    5b08:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    5b0c:	dc 01       	movw	r26, r24
    5b0e:	cb 01       	movw	r24, r22
    5b10:	bc 01       	movw	r22, r24
    5b12:	cd 01       	movw	r24, r26
    5b14:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    5b18:	a2 2e       	mov	r10, r18
    5b1a:	b3 2e       	mov	r11, r19
    5b1c:	c4 2e       	mov	r12, r20
    5b1e:	d5 2e       	mov	r13, r21
    5b20:	e6 2e       	mov	r14, r22
    5b22:	f7 2e       	mov	r15, r23
    5b24:	08 2f       	mov	r16, r24
    5b26:	19 2f       	mov	r17, r25
    5b28:	d6 01       	movw	r26, r12
    5b2a:	c5 01       	movw	r24, r10
    5b2c:	bc 01       	movw	r22, r24
    5b2e:	cd 01       	movw	r24, r26
    5b30:	0e 94 76 20 	call	0x40ec	; 0x40ec <__portable_avr_delay_cycles>
		if (g_usart1_rx_ready) {
    5b34:	80 91 6e 25 	lds	r24, 0x256E	; 0x80256e <g_usart1_rx_ready>
    5b38:	88 23       	and	r24, r24
    5b3a:	09 f4       	brne	.+2      	; 0x5b3e <serial_start+0xb2e>
    5b3c:	aa ce       	rjmp	.-684    	; 0x5892 <serial_start+0x882>
			{
				irqflags_t flags = cpu_irq_save();
    5b3e:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <cpu_irq_save>
    5b42:	88 8f       	std	Y+24, r24	; 0x18
				for (int16_t idx = g_usart1_rx_idx - 1; idx >= 0; --idx) {
    5b44:	80 91 70 25 	lds	r24, 0x2570	; 0x802570 <g_usart1_rx_idx>
    5b48:	90 91 71 25 	lds	r25, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    5b4c:	01 97       	sbiw	r24, 0x01	; 1
    5b4e:	89 87       	std	Y+9, r24	; 0x09
    5b50:	9a 87       	std	Y+10, r25	; 0x0a
    5b52:	11 c0       	rjmp	.+34     	; 0x5b76 <serial_start+0xb66>
					g_prepare_buf[idx] = g_usart1_rx_buf[idx];
    5b54:	89 85       	ldd	r24, Y+9	; 0x09
    5b56:	9a 85       	ldd	r25, Y+10	; 0x0a
    5b58:	8e 58       	subi	r24, 0x8E	; 142
    5b5a:	9a 4d       	sbci	r25, 0xDA	; 218
    5b5c:	fc 01       	movw	r30, r24
    5b5e:	20 81       	ld	r18, Z
    5b60:	89 85       	ldd	r24, Y+9	; 0x09
    5b62:	9a 85       	ldd	r25, Y+10	; 0x0a
    5b64:	88 54       	subi	r24, 0x48	; 72
    5b66:	95 4d       	sbci	r25, 0xD5	; 213
    5b68:	fc 01       	movw	r30, r24
    5b6a:	20 83       	st	Z, r18
		serial_sim808_send("AT\r", 3, false);
		delay_ms(100);
		if (g_usart1_rx_ready) {
			{
				irqflags_t flags = cpu_irq_save();
				for (int16_t idx = g_usart1_rx_idx - 1; idx >= 0; --idx) {
    5b6c:	89 85       	ldd	r24, Y+9	; 0x09
    5b6e:	9a 85       	ldd	r25, Y+10	; 0x0a
    5b70:	01 97       	sbiw	r24, 0x01	; 1
    5b72:	89 87       	std	Y+9, r24	; 0x09
    5b74:	9a 87       	std	Y+10, r25	; 0x0a
    5b76:	89 85       	ldd	r24, Y+9	; 0x09
    5b78:	9a 85       	ldd	r25, Y+10	; 0x0a
    5b7a:	99 23       	and	r25, r25
    5b7c:	5c f7       	brge	.-42     	; 0x5b54 <serial_start+0xb44>
					g_prepare_buf[idx] = g_usart1_rx_buf[idx];
				}
				g_usart1_rx_idx = 0;
    5b7e:	10 92 70 25 	sts	0x2570, r1	; 0x802570 <g_usart1_rx_idx>
    5b82:	10 92 71 25 	sts	0x2571, r1	; 0x802571 <g_usart1_rx_idx+0x1>
				g_usart1_rx_ready = false;
    5b86:	10 92 6e 25 	sts	0x256E, r1	; 0x80256e <g_usart1_rx_ready>
				cpu_irq_restore(flags);
    5b8a:	88 8d       	ldd	r24, Y+24	; 0x18
    5b8c:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <cpu_irq_restore>
			}

			/* Leave loop when SIM808 responds */
			if (g_prepare_buf[0] && strstr_P(g_prepare_buf, PM_TWI1_UTIL_ONBOARD_SIM808_OK_R)) {
    5b90:	80 91 b8 2a 	lds	r24, 0x2AB8	; 0x802ab8 <g_prepare_buf>
    5b94:	88 23       	and	r24, r24
    5b96:	49 f0       	breq	.+18     	; 0x5baa <serial_start+0xb9a>
    5b98:	6e ec       	ldi	r22, 0xCE	; 206
    5b9a:	76 e0       	ldi	r23, 0x06	; 6
    5b9c:	88 eb       	ldi	r24, 0xB8	; 184
    5b9e:	9a e2       	ldi	r25, 0x2A	; 42
    5ba0:	0f 94 74 32 	call	0x264e8	; 0x264e8 <strstr_P>
    5ba4:	89 2b       	or	r24, r25
    5ba6:	09 f0       	breq	.+2      	; 0x5baa <serial_start+0xb9a>
    5ba8:	9e c4       	rjmp	.+2364   	; 0x64e6 <__stack+0x4e7>
				break;
			}

			if (loop_ctr++ > 10) {
    5baa:	89 81       	ldd	r24, Y+1	; 0x01
    5bac:	9a 81       	ldd	r25, Y+2	; 0x02
    5bae:	9c 01       	movw	r18, r24
    5bb0:	2f 5f       	subi	r18, 0xFF	; 255
    5bb2:	3f 4f       	sbci	r19, 0xFF	; 255
    5bb4:	29 83       	std	Y+1, r18	; 0x01
    5bb6:	3a 83       	std	Y+2, r19	; 0x02
    5bb8:	0b 97       	sbiw	r24, 0x0b	; 11
    5bba:	08 f4       	brcc	.+2      	; 0x5bbe <serial_start+0xbae>
    5bbc:	6a ce       	rjmp	.-812    	; 0x5892 <serial_start+0x882>
				loop_ctr = 0;
    5bbe:	19 82       	std	Y+1, r1	; 0x01
    5bc0:	1a 82       	std	Y+2, r1	; 0x02

				/* Turn off SIM808 */
				ioport_set_pin_level(GSM_RTS1_DRV,			HIGH);	// Serial line NOT ready
    5bc2:	61 e0       	ldi	r22, 0x01	; 1
    5bc4:	8f e2       	ldi	r24, 0x2F	; 47
    5bc6:	0e 94 2e 21 	call	0x425c	; 0x425c <ioport_set_pin_level>
				ioport_set_pin_level(GSM_DTR1_DRV,			HIGH);	// DTR inactive
    5bca:	61 e0       	ldi	r22, 0x01	; 1
    5bcc:	89 e2       	ldi	r24, 0x29	; 41
    5bce:	0e 94 2e 21 	call	0x425c	; 0x425c <ioport_set_pin_level>
				ioport_set_pin_level(GSM_RESET_DRV_GPIO,	LOW);	// RESETn active
    5bd2:	60 e0       	ldi	r22, 0x00	; 0
    5bd4:	85 e2       	ldi	r24, 0x25	; 37
    5bd6:	0e 94 2e 21 	call	0x425c	; 0x425c <ioport_set_pin_level>
				delay_ms(150);
    5bda:	0e 94 6a 20 	call	0x40d4	; 0x40d4 <sysclk_get_cpu_hz>
    5bde:	dc 01       	movw	r26, r24
    5be0:	cb 01       	movw	r24, r22
    5be2:	9c 01       	movw	r18, r24
    5be4:	ad 01       	movw	r20, r26
    5be6:	60 e0       	ldi	r22, 0x00	; 0
    5be8:	70 e0       	ldi	r23, 0x00	; 0
    5bea:	cb 01       	movw	r24, r22
    5bec:	82 2e       	mov	r8, r18
    5bee:	93 2e       	mov	r9, r19
    5bf0:	a4 2e       	mov	r10, r20
    5bf2:	b5 2e       	mov	r11, r21
    5bf4:	c6 2e       	mov	r12, r22
    5bf6:	d7 2e       	mov	r13, r23
    5bf8:	e8 2e       	mov	r14, r24
    5bfa:	f9 2e       	mov	r15, r25
    5bfc:	28 2d       	mov	r18, r8
    5bfe:	39 2d       	mov	r19, r9
    5c00:	4a 2d       	mov	r20, r10
    5c02:	5b 2d       	mov	r21, r11
    5c04:	6c 2d       	mov	r22, r12
    5c06:	7d 2d       	mov	r23, r13
    5c08:	8e 2d       	mov	r24, r14
    5c0a:	9f 2d       	mov	r25, r15
    5c0c:	01 e0       	ldi	r16, 0x01	; 1
    5c0e:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    5c12:	aa 96       	adiw	r28, 0x2a	; 42
    5c14:	2f af       	std	Y+63, r18	; 0x3f
    5c16:	aa 97       	sbiw	r28, 0x2a	; 42
    5c18:	ab 96       	adiw	r28, 0x2b	; 43
    5c1a:	3f af       	std	Y+63, r19	; 0x3f
    5c1c:	ab 97       	sbiw	r28, 0x2b	; 43
    5c1e:	ac 96       	adiw	r28, 0x2c	; 44
    5c20:	4f af       	std	Y+63, r20	; 0x3f
    5c22:	ac 97       	sbiw	r28, 0x2c	; 44
    5c24:	ad 96       	adiw	r28, 0x2d	; 45
    5c26:	5f af       	std	Y+63, r21	; 0x3f
    5c28:	ad 97       	sbiw	r28, 0x2d	; 45
    5c2a:	ae 96       	adiw	r28, 0x2e	; 46
    5c2c:	6f af       	std	Y+63, r22	; 0x3f
    5c2e:	ae 97       	sbiw	r28, 0x2e	; 46
    5c30:	af 96       	adiw	r28, 0x2f	; 47
    5c32:	7f af       	std	Y+63, r23	; 0x3f
    5c34:	af 97       	sbiw	r28, 0x2f	; 47
    5c36:	e0 96       	adiw	r28, 0x30	; 48
    5c38:	8f af       	std	Y+63, r24	; 0x3f
    5c3a:	e0 97       	sbiw	r28, 0x30	; 48
    5c3c:	e1 96       	adiw	r28, 0x31	; 49
    5c3e:	9f af       	std	Y+63, r25	; 0x3f
    5c40:	e1 97       	sbiw	r28, 0x31	; 49
    5c42:	aa 96       	adiw	r28, 0x2a	; 42
    5c44:	8f ac       	ldd	r8, Y+63	; 0x3f
    5c46:	aa 97       	sbiw	r28, 0x2a	; 42
    5c48:	ab 96       	adiw	r28, 0x2b	; 43
    5c4a:	9f ac       	ldd	r9, Y+63	; 0x3f
    5c4c:	ab 97       	sbiw	r28, 0x2b	; 43
    5c4e:	ac 96       	adiw	r28, 0x2c	; 44
    5c50:	af ac       	ldd	r10, Y+63	; 0x3f
    5c52:	ac 97       	sbiw	r28, 0x2c	; 44
    5c54:	ad 96       	adiw	r28, 0x2d	; 45
    5c56:	bf ac       	ldd	r11, Y+63	; 0x3f
    5c58:	ad 97       	sbiw	r28, 0x2d	; 45
    5c5a:	ae 96       	adiw	r28, 0x2e	; 46
    5c5c:	cf ac       	ldd	r12, Y+63	; 0x3f
    5c5e:	ae 97       	sbiw	r28, 0x2e	; 46
    5c60:	af 96       	adiw	r28, 0x2f	; 47
    5c62:	df ac       	ldd	r13, Y+63	; 0x3f
    5c64:	af 97       	sbiw	r28, 0x2f	; 47
    5c66:	e0 96       	adiw	r28, 0x30	; 48
    5c68:	ef ac       	ldd	r14, Y+63	; 0x3f
    5c6a:	e0 97       	sbiw	r28, 0x30	; 48
    5c6c:	e1 96       	adiw	r28, 0x31	; 49
    5c6e:	ff ac       	ldd	r15, Y+63	; 0x3f
    5c70:	e1 97       	sbiw	r28, 0x31	; 49
    5c72:	28 2d       	mov	r18, r8
    5c74:	39 2d       	mov	r19, r9
    5c76:	4a 2d       	mov	r20, r10
    5c78:	5b 2d       	mov	r21, r11
    5c7a:	6c 2d       	mov	r22, r12
    5c7c:	7d 2d       	mov	r23, r13
    5c7e:	8e 2d       	mov	r24, r14
    5c80:	9f 2d       	mov	r25, r15
    5c82:	02 e0       	ldi	r16, 0x02	; 2
    5c84:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    5c88:	e2 96       	adiw	r28, 0x32	; 50
    5c8a:	2f af       	std	Y+63, r18	; 0x3f
    5c8c:	e2 97       	sbiw	r28, 0x32	; 50
    5c8e:	e3 96       	adiw	r28, 0x33	; 51
    5c90:	3f af       	std	Y+63, r19	; 0x3f
    5c92:	e3 97       	sbiw	r28, 0x33	; 51
    5c94:	e4 96       	adiw	r28, 0x34	; 52
    5c96:	4f af       	std	Y+63, r20	; 0x3f
    5c98:	e4 97       	sbiw	r28, 0x34	; 52
    5c9a:	e5 96       	adiw	r28, 0x35	; 53
    5c9c:	5f af       	std	Y+63, r21	; 0x3f
    5c9e:	e5 97       	sbiw	r28, 0x35	; 53
    5ca0:	e6 96       	adiw	r28, 0x36	; 54
    5ca2:	6f af       	std	Y+63, r22	; 0x3f
    5ca4:	e6 97       	sbiw	r28, 0x36	; 54
    5ca6:	e7 96       	adiw	r28, 0x37	; 55
    5ca8:	7f af       	std	Y+63, r23	; 0x3f
    5caa:	e7 97       	sbiw	r28, 0x37	; 55
    5cac:	e8 96       	adiw	r28, 0x38	; 56
    5cae:	8f af       	std	Y+63, r24	; 0x3f
    5cb0:	e8 97       	sbiw	r28, 0x38	; 56
    5cb2:	e9 96       	adiw	r28, 0x39	; 57
    5cb4:	9f af       	std	Y+63, r25	; 0x3f
    5cb6:	e9 97       	sbiw	r28, 0x39	; 57
    5cb8:	28 2d       	mov	r18, r8
    5cba:	39 2d       	mov	r19, r9
    5cbc:	4a 2d       	mov	r20, r10
    5cbe:	5b 2d       	mov	r21, r11
    5cc0:	6c 2d       	mov	r22, r12
    5cc2:	7d 2d       	mov	r23, r13
    5cc4:	8e 2d       	mov	r24, r14
    5cc6:	9f 2d       	mov	r25, r15
    5cc8:	e2 96       	adiw	r28, 0x32	; 50
    5cca:	af ac       	ldd	r10, Y+63	; 0x3f
    5ccc:	e2 97       	sbiw	r28, 0x32	; 50
    5cce:	e3 96       	adiw	r28, 0x33	; 51
    5cd0:	bf ac       	ldd	r11, Y+63	; 0x3f
    5cd2:	e3 97       	sbiw	r28, 0x33	; 51
    5cd4:	e4 96       	adiw	r28, 0x34	; 52
    5cd6:	cf ac       	ldd	r12, Y+63	; 0x3f
    5cd8:	e4 97       	sbiw	r28, 0x34	; 52
    5cda:	e5 96       	adiw	r28, 0x35	; 53
    5cdc:	df ac       	ldd	r13, Y+63	; 0x3f
    5cde:	e5 97       	sbiw	r28, 0x35	; 53
    5ce0:	e6 96       	adiw	r28, 0x36	; 54
    5ce2:	ef ac       	ldd	r14, Y+63	; 0x3f
    5ce4:	e6 97       	sbiw	r28, 0x36	; 54
    5ce6:	e7 96       	adiw	r28, 0x37	; 55
    5ce8:	ff ac       	ldd	r15, Y+63	; 0x3f
    5cea:	e7 97       	sbiw	r28, 0x37	; 55
    5cec:	e8 96       	adiw	r28, 0x38	; 56
    5cee:	0f ad       	ldd	r16, Y+63	; 0x3f
    5cf0:	e8 97       	sbiw	r28, 0x38	; 56
    5cf2:	e9 96       	adiw	r28, 0x39	; 57
    5cf4:	1f ad       	ldd	r17, Y+63	; 0x3f
    5cf6:	e9 97       	sbiw	r28, 0x39	; 57
    5cf8:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    5cfc:	22 2e       	mov	r2, r18
    5cfe:	33 2e       	mov	r3, r19
    5d00:	44 2e       	mov	r4, r20
    5d02:	55 2e       	mov	r5, r21
    5d04:	66 2e       	mov	r6, r22
    5d06:	77 2e       	mov	r7, r23
    5d08:	88 2e       	mov	r8, r24
    5d0a:	99 2e       	mov	r9, r25
    5d0c:	22 2d       	mov	r18, r2
    5d0e:	33 2d       	mov	r19, r3
    5d10:	44 2d       	mov	r20, r4
    5d12:	55 2d       	mov	r21, r5
    5d14:	66 2d       	mov	r22, r6
    5d16:	77 2d       	mov	r23, r7
    5d18:	88 2d       	mov	r24, r8
    5d1a:	99 2d       	mov	r25, r9
    5d1c:	04 e0       	ldi	r16, 0x04	; 4
    5d1e:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    5d22:	a2 2e       	mov	r10, r18
    5d24:	b3 2e       	mov	r11, r19
    5d26:	c4 2e       	mov	r12, r20
    5d28:	d5 2e       	mov	r13, r21
    5d2a:	e6 2e       	mov	r14, r22
    5d2c:	f7 2e       	mov	r15, r23
    5d2e:	08 2f       	mov	r16, r24
    5d30:	19 2f       	mov	r17, r25
    5d32:	2a 2d       	mov	r18, r10
    5d34:	3b 2d       	mov	r19, r11
    5d36:	4c 2d       	mov	r20, r12
    5d38:	5d 2d       	mov	r21, r13
    5d3a:	6e 2d       	mov	r22, r14
    5d3c:	7f 2d       	mov	r23, r15
    5d3e:	80 2f       	mov	r24, r16
    5d40:	91 2f       	mov	r25, r17
    5d42:	a2 2c       	mov	r10, r2
    5d44:	b3 2c       	mov	r11, r3
    5d46:	c4 2c       	mov	r12, r4
    5d48:	d5 2c       	mov	r13, r5
    5d4a:	e6 2c       	mov	r14, r6
    5d4c:	f7 2c       	mov	r15, r7
    5d4e:	08 2d       	mov	r16, r8
    5d50:	19 2d       	mov	r17, r9
    5d52:	0f 94 c4 2f 	call	0x25f88	; 0x25f88 <__subdi3>
    5d56:	22 2e       	mov	r2, r18
    5d58:	33 2e       	mov	r3, r19
    5d5a:	44 2e       	mov	r4, r20
    5d5c:	55 2e       	mov	r5, r21
    5d5e:	66 2e       	mov	r6, r22
    5d60:	77 2e       	mov	r7, r23
    5d62:	88 2e       	mov	r8, r24
    5d64:	99 2e       	mov	r9, r25
    5d66:	0f 2e       	mov	r0, r31
    5d68:	f6 e0       	ldi	r31, 0x06	; 6
    5d6a:	af 2e       	mov	r10, r31
    5d6c:	f0 2d       	mov	r31, r0
    5d6e:	b1 2c       	mov	r11, r1
    5d70:	c1 2c       	mov	r12, r1
    5d72:	d1 2c       	mov	r13, r1
    5d74:	e1 2c       	mov	r14, r1
    5d76:	f1 2c       	mov	r15, r1
    5d78:	00 e0       	ldi	r16, 0x00	; 0
    5d7a:	10 e0       	ldi	r17, 0x00	; 0
    5d7c:	22 2d       	mov	r18, r2
    5d7e:	33 2d       	mov	r19, r3
    5d80:	44 2d       	mov	r20, r4
    5d82:	55 2d       	mov	r21, r5
    5d84:	66 2d       	mov	r22, r6
    5d86:	77 2d       	mov	r23, r7
    5d88:	88 2d       	mov	r24, r8
    5d8a:	99 2d       	mov	r25, r9
    5d8c:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    5d90:	22 2e       	mov	r2, r18
    5d92:	33 2e       	mov	r3, r19
    5d94:	44 2e       	mov	r4, r20
    5d96:	55 2e       	mov	r5, r21
    5d98:	66 2e       	mov	r6, r22
    5d9a:	77 2e       	mov	r7, r23
    5d9c:	88 2e       	mov	r8, r24
    5d9e:	99 2e       	mov	r9, r25
    5da0:	a2 2c       	mov	r10, r2
    5da2:	b3 2c       	mov	r11, r3
    5da4:	c4 2c       	mov	r12, r4
    5da6:	d5 2c       	mov	r13, r5
    5da8:	e6 2c       	mov	r14, r6
    5daa:	f7 2c       	mov	r15, r7
    5dac:	08 2d       	mov	r16, r8
    5dae:	19 2d       	mov	r17, r9
    5db0:	2a 2d       	mov	r18, r10
    5db2:	3b 2d       	mov	r19, r11
    5db4:	4c 2d       	mov	r20, r12
    5db6:	5d 2d       	mov	r21, r13
    5db8:	6e 2d       	mov	r22, r14
    5dba:	7f 2d       	mov	r23, r15
    5dbc:	80 2f       	mov	r24, r16
    5dbe:	91 2f       	mov	r25, r17
    5dc0:	29 51       	subi	r18, 0x19	; 25
    5dc2:	3c 4f       	sbci	r19, 0xFC	; 252
    5dc4:	4f 4f       	sbci	r20, 0xFF	; 255
    5dc6:	5f 4f       	sbci	r21, 0xFF	; 255
    5dc8:	6f 4f       	sbci	r22, 0xFF	; 255
    5dca:	7f 4f       	sbci	r23, 0xFF	; 255
    5dcc:	8f 4f       	sbci	r24, 0xFF	; 255
    5dce:	9f 4f       	sbci	r25, 0xFF	; 255
    5dd0:	a2 2e       	mov	r10, r18
    5dd2:	b3 2e       	mov	r11, r19
    5dd4:	c4 2e       	mov	r12, r20
    5dd6:	d5 2e       	mov	r13, r21
    5dd8:	e6 2e       	mov	r14, r22
    5dda:	f7 2e       	mov	r15, r23
    5ddc:	08 2f       	mov	r16, r24
    5dde:	19 2f       	mov	r17, r25
    5de0:	2a 2d       	mov	r18, r10
    5de2:	3b 2d       	mov	r19, r11
    5de4:	4c 2d       	mov	r20, r12
    5de6:	5d 2d       	mov	r21, r13
    5de8:	6e 2d       	mov	r22, r14
    5dea:	7f 2d       	mov	r23, r15
    5dec:	80 2f       	mov	r24, r16
    5dee:	91 2f       	mov	r25, r17
    5df0:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    5df4:	dc 01       	movw	r26, r24
    5df6:	cb 01       	movw	r24, r22
    5df8:	20 e0       	ldi	r18, 0x00	; 0
    5dfa:	30 e0       	ldi	r19, 0x00	; 0
    5dfc:	4a e7       	ldi	r20, 0x7A	; 122
    5dfe:	54 e4       	ldi	r21, 0x44	; 68
    5e00:	bc 01       	movw	r22, r24
    5e02:	cd 01       	movw	r24, r26
    5e04:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    5e08:	dc 01       	movw	r26, r24
    5e0a:	cb 01       	movw	r24, r22
    5e0c:	bc 01       	movw	r22, r24
    5e0e:	cd 01       	movw	r24, r26
    5e10:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    5e14:	a2 2e       	mov	r10, r18
    5e16:	b3 2e       	mov	r11, r19
    5e18:	c4 2e       	mov	r12, r20
    5e1a:	d5 2e       	mov	r13, r21
    5e1c:	e6 2e       	mov	r14, r22
    5e1e:	f7 2e       	mov	r15, r23
    5e20:	08 2f       	mov	r16, r24
    5e22:	19 2f       	mov	r17, r25
    5e24:	d6 01       	movw	r26, r12
    5e26:	c5 01       	movw	r24, r10
    5e28:	bc 01       	movw	r22, r24
    5e2a:	cd 01       	movw	r24, r26
    5e2c:	0e 94 76 20 	call	0x40ec	; 0x40ec <__portable_avr_delay_cycles>

				/* Inform about restart - LCD */
				if (line > 12) {
    5e30:	8b 81       	ldd	r24, Y+3	; 0x03
    5e32:	8d 30       	cpi	r24, 0x0D	; 13
    5e34:	20 f0       	brcs	.+8      	; 0x5e3e <serial_start+0xe2e>
					task_twi2_lcd_header();
    5e36:	0e 94 2f 8c 	call	0x1185e	; 0x1185e <task_twi2_lcd_header>
					line = 3;
    5e3a:	83 e0       	ldi	r24, 0x03	; 3
    5e3c:	8b 83       	std	Y+3, r24	; 0x03
				}
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_RESTART);
    5e3e:	86 e8       	ldi	r24, 0x86	; 134
    5e40:	94 e0       	ldi	r25, 0x04	; 4
    5e42:	89 2f       	mov	r24, r25
    5e44:	8f 93       	push	r24
    5e46:	86 e8       	ldi	r24, 0x86	; 134
    5e48:	94 e0       	ldi	r25, 0x04	; 4
    5e4a:	8f 93       	push	r24
    5e4c:	1f 92       	push	r1
    5e4e:	80 e8       	ldi	r24, 0x80	; 128
    5e50:	8f 93       	push	r24
    5e52:	88 eb       	ldi	r24, 0xB8	; 184
    5e54:	9a e2       	ldi	r25, 0x2A	; 42
    5e56:	89 2f       	mov	r24, r25
    5e58:	8f 93       	push	r24
    5e5a:	88 eb       	ldi	r24, 0xB8	; 184
    5e5c:	9a e2       	ldi	r25, 0x2A	; 42
    5e5e:	8f 93       	push	r24
    5e60:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    5e64:	0f 90       	pop	r0
    5e66:	0f 90       	pop	r0
    5e68:	0f 90       	pop	r0
    5e6a:	0f 90       	pop	r0
    5e6c:	0f 90       	pop	r0
    5e6e:	0f 90       	pop	r0
    5e70:	8e 8b       	std	Y+22, r24	; 0x16
    5e72:	9f 8b       	std	Y+23, r25	; 0x17
				task_twi2_lcd_str(8,  7 * 10, g_prepare_buf);
    5e74:	48 eb       	ldi	r20, 0xB8	; 184
    5e76:	5a e2       	ldi	r21, 0x2A	; 42
    5e78:	66 e4       	ldi	r22, 0x46	; 70
    5e7a:	88 e0       	ldi	r24, 0x08	; 8
    5e7c:	0e 94 e1 88 	call	0x111c2	; 0x111c2 <task_twi2_lcd_str>

				/* Inform about restart - USB */
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_RESTART);
    5e80:	8f ef       	ldi	r24, 0xFF	; 255
    5e82:	94 e0       	ldi	r25, 0x04	; 4
    5e84:	89 2f       	mov	r24, r25
    5e86:	8f 93       	push	r24
    5e88:	8f ef       	ldi	r24, 0xFF	; 255
    5e8a:	94 e0       	ldi	r25, 0x04	; 4
    5e8c:	8f 93       	push	r24
    5e8e:	1f 92       	push	r1
    5e90:	80 e8       	ldi	r24, 0x80	; 128
    5e92:	8f 93       	push	r24
    5e94:	88 eb       	ldi	r24, 0xB8	; 184
    5e96:	9a e2       	ldi	r25, 0x2A	; 42
    5e98:	89 2f       	mov	r24, r25
    5e9a:	8f 93       	push	r24
    5e9c:	88 eb       	ldi	r24, 0xB8	; 184
    5e9e:	9a e2       	ldi	r25, 0x2A	; 42
    5ea0:	8f 93       	push	r24
    5ea2:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    5ea6:	0f 90       	pop	r0
    5ea8:	0f 90       	pop	r0
    5eaa:	0f 90       	pop	r0
    5eac:	0f 90       	pop	r0
    5eae:	0f 90       	pop	r0
    5eb0:	0f 90       	pop	r0
    5eb2:	8e 8b       	std	Y+22, r24	; 0x16
    5eb4:	9f 8b       	std	Y+23, r25	; 0x17
				udi_write_tx_buf(g_prepare_buf, len, false);
    5eb6:	8e 89       	ldd	r24, Y+22	; 0x16
    5eb8:	40 e0       	ldi	r20, 0x00	; 0
    5eba:	68 2f       	mov	r22, r24
    5ebc:	88 eb       	ldi	r24, 0xB8	; 184
    5ebe:	9a e2       	ldi	r25, 0x2A	; 42
    5ec0:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>

				/* Restart SIM808 */
				ioport_set_pin_level(GSM_RESET_DRV_GPIO,	HIGH);	// Release the RESETn line
    5ec4:	61 e0       	ldi	r22, 0x01	; 1
    5ec6:	85 e2       	ldi	r24, 0x25	; 37
    5ec8:	0e 94 2e 21 	call	0x425c	; 0x425c <ioport_set_pin_level>
				delay_ms(500);
    5ecc:	0e 94 6a 20 	call	0x40d4	; 0x40d4 <sysclk_get_cpu_hz>
    5ed0:	dc 01       	movw	r26, r24
    5ed2:	cb 01       	movw	r24, r22
    5ed4:	8c 01       	movw	r16, r24
    5ed6:	9d 01       	movw	r18, r26
    5ed8:	40 e0       	ldi	r20, 0x00	; 0
    5eda:	50 e0       	ldi	r21, 0x00	; 0
    5edc:	ba 01       	movw	r22, r20
    5ede:	09 a3       	std	Y+33, r16	; 0x21
    5ee0:	1a a3       	std	Y+34, r17	; 0x22
    5ee2:	2b a3       	std	Y+35, r18	; 0x23
    5ee4:	3c a3       	std	Y+36, r19	; 0x24
    5ee6:	4d a3       	std	Y+37, r20	; 0x25
    5ee8:	5e a3       	std	Y+38, r21	; 0x26
    5eea:	6f a3       	std	Y+39, r22	; 0x27
    5eec:	78 a7       	std	Y+40, r23	; 0x28
    5eee:	29 a0       	ldd	r2, Y+33	; 0x21
    5ef0:	3a a0       	ldd	r3, Y+34	; 0x22
    5ef2:	4b a0       	ldd	r4, Y+35	; 0x23
    5ef4:	5c a0       	ldd	r5, Y+36	; 0x24
    5ef6:	6d a0       	ldd	r6, Y+37	; 0x25
    5ef8:	7e a0       	ldd	r7, Y+38	; 0x26
    5efa:	8f a0       	ldd	r8, Y+39	; 0x27
    5efc:	98 a4       	ldd	r9, Y+40	; 0x28
    5efe:	22 2d       	mov	r18, r2
    5f00:	33 2d       	mov	r19, r3
    5f02:	44 2d       	mov	r20, r4
    5f04:	55 2d       	mov	r21, r5
    5f06:	66 2d       	mov	r22, r6
    5f08:	77 2d       	mov	r23, r7
    5f0a:	88 2d       	mov	r24, r8
    5f0c:	99 2d       	mov	r25, r9
    5f0e:	02 e0       	ldi	r16, 0x02	; 2
    5f10:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    5f14:	a2 2e       	mov	r10, r18
    5f16:	b3 2e       	mov	r11, r19
    5f18:	c4 2e       	mov	r12, r20
    5f1a:	d5 2e       	mov	r13, r21
    5f1c:	e6 2e       	mov	r14, r22
    5f1e:	f7 2e       	mov	r15, r23
    5f20:	08 2f       	mov	r16, r24
    5f22:	19 2f       	mov	r17, r25
    5f24:	2a 2c       	mov	r2, r10
    5f26:	3b 2c       	mov	r3, r11
    5f28:	4c 2c       	mov	r4, r12
    5f2a:	5d 2c       	mov	r5, r13
    5f2c:	6e 2c       	mov	r6, r14
    5f2e:	7f 2c       	mov	r7, r15
    5f30:	80 2e       	mov	r8, r16
    5f32:	91 2e       	mov	r9, r17
    5f34:	22 2d       	mov	r18, r2
    5f36:	33 2d       	mov	r19, r3
    5f38:	44 2d       	mov	r20, r4
    5f3a:	55 2d       	mov	r21, r5
    5f3c:	66 2d       	mov	r22, r6
    5f3e:	77 2d       	mov	r23, r7
    5f40:	88 2d       	mov	r24, r8
    5f42:	99 2d       	mov	r25, r9
    5f44:	05 e0       	ldi	r16, 0x05	; 5
    5f46:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    5f4a:	a2 2e       	mov	r10, r18
    5f4c:	b3 2e       	mov	r11, r19
    5f4e:	c4 2e       	mov	r12, r20
    5f50:	d5 2e       	mov	r13, r21
    5f52:	e6 2e       	mov	r14, r22
    5f54:	f7 2e       	mov	r15, r23
    5f56:	08 2f       	mov	r16, r24
    5f58:	19 2f       	mov	r17, r25
    5f5a:	2a 2d       	mov	r18, r10
    5f5c:	3b 2d       	mov	r19, r11
    5f5e:	4c 2d       	mov	r20, r12
    5f60:	5d 2d       	mov	r21, r13
    5f62:	6e 2d       	mov	r22, r14
    5f64:	7f 2d       	mov	r23, r15
    5f66:	80 2f       	mov	r24, r16
    5f68:	91 2f       	mov	r25, r17
    5f6a:	a2 2c       	mov	r10, r2
    5f6c:	b3 2c       	mov	r11, r3
    5f6e:	c4 2c       	mov	r12, r4
    5f70:	d5 2c       	mov	r13, r5
    5f72:	e6 2c       	mov	r14, r6
    5f74:	f7 2c       	mov	r15, r7
    5f76:	08 2d       	mov	r16, r8
    5f78:	19 2d       	mov	r17, r9
    5f7a:	0f 94 c4 2f 	call	0x25f88	; 0x25f88 <__subdi3>
    5f7e:	a2 2e       	mov	r10, r18
    5f80:	b3 2e       	mov	r11, r19
    5f82:	c4 2e       	mov	r12, r20
    5f84:	d5 2e       	mov	r13, r21
    5f86:	e6 2e       	mov	r14, r22
    5f88:	f7 2e       	mov	r15, r23
    5f8a:	08 2f       	mov	r16, r24
    5f8c:	19 2f       	mov	r17, r25
    5f8e:	2a 2d       	mov	r18, r10
    5f90:	3b 2d       	mov	r19, r11
    5f92:	4c 2d       	mov	r20, r12
    5f94:	5d 2d       	mov	r21, r13
    5f96:	6e 2d       	mov	r22, r14
    5f98:	7f 2d       	mov	r23, r15
    5f9a:	80 2f       	mov	r24, r16
    5f9c:	91 2f       	mov	r25, r17
    5f9e:	a9 a0       	ldd	r10, Y+33	; 0x21
    5fa0:	ba a0       	ldd	r11, Y+34	; 0x22
    5fa2:	cb a0       	ldd	r12, Y+35	; 0x23
    5fa4:	dc a0       	ldd	r13, Y+36	; 0x24
    5fa6:	ed a0       	ldd	r14, Y+37	; 0x25
    5fa8:	fe a0       	ldd	r15, Y+38	; 0x26
    5faa:	0f a1       	ldd	r16, Y+39	; 0x27
    5fac:	18 a5       	ldd	r17, Y+40	; 0x28
    5fae:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    5fb2:	a2 2e       	mov	r10, r18
    5fb4:	b3 2e       	mov	r11, r19
    5fb6:	c4 2e       	mov	r12, r20
    5fb8:	d5 2e       	mov	r13, r21
    5fba:	e6 2e       	mov	r14, r22
    5fbc:	f7 2e       	mov	r15, r23
    5fbe:	08 2f       	mov	r16, r24
    5fc0:	19 2f       	mov	r17, r25
    5fc2:	2a 2d       	mov	r18, r10
    5fc4:	3b 2d       	mov	r19, r11
    5fc6:	4c 2d       	mov	r20, r12
    5fc8:	5d 2d       	mov	r21, r13
    5fca:	6e 2d       	mov	r22, r14
    5fcc:	7f 2d       	mov	r23, r15
    5fce:	80 2f       	mov	r24, r16
    5fd0:	91 2f       	mov	r25, r17
    5fd2:	02 e0       	ldi	r16, 0x02	; 2
    5fd4:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    5fd8:	22 2e       	mov	r2, r18
    5fda:	33 2e       	mov	r3, r19
    5fdc:	44 2e       	mov	r4, r20
    5fde:	55 2e       	mov	r5, r21
    5fe0:	66 2e       	mov	r6, r22
    5fe2:	77 2e       	mov	r7, r23
    5fe4:	88 2e       	mov	r8, r24
    5fe6:	99 2e       	mov	r9, r25
    5fe8:	a2 2c       	mov	r10, r2
    5fea:	b3 2c       	mov	r11, r3
    5fec:	c4 2c       	mov	r12, r4
    5fee:	d5 2c       	mov	r13, r5
    5ff0:	e6 2c       	mov	r14, r6
    5ff2:	f7 2c       	mov	r15, r7
    5ff4:	08 2d       	mov	r16, r8
    5ff6:	19 2d       	mov	r17, r9
    5ff8:	2a 2c       	mov	r2, r10
    5ffa:	3b 2c       	mov	r3, r11
    5ffc:	4c 2c       	mov	r4, r12
    5ffe:	5d 2c       	mov	r5, r13
    6000:	6e 2c       	mov	r6, r14
    6002:	7f 2c       	mov	r7, r15
    6004:	80 2e       	mov	r8, r16
    6006:	91 2e       	mov	r9, r17
    6008:	0f 2e       	mov	r0, r31
    600a:	f6 e0       	ldi	r31, 0x06	; 6
    600c:	af 2e       	mov	r10, r31
    600e:	f0 2d       	mov	r31, r0
    6010:	b1 2c       	mov	r11, r1
    6012:	c1 2c       	mov	r12, r1
    6014:	d1 2c       	mov	r13, r1
    6016:	e1 2c       	mov	r14, r1
    6018:	f1 2c       	mov	r15, r1
    601a:	00 e0       	ldi	r16, 0x00	; 0
    601c:	10 e0       	ldi	r17, 0x00	; 0
    601e:	22 2d       	mov	r18, r2
    6020:	33 2d       	mov	r19, r3
    6022:	44 2d       	mov	r20, r4
    6024:	55 2d       	mov	r21, r5
    6026:	66 2d       	mov	r22, r6
    6028:	77 2d       	mov	r23, r7
    602a:	88 2d       	mov	r24, r8
    602c:	99 2d       	mov	r25, r9
    602e:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    6032:	22 2e       	mov	r2, r18
    6034:	33 2e       	mov	r3, r19
    6036:	44 2e       	mov	r4, r20
    6038:	55 2e       	mov	r5, r21
    603a:	66 2e       	mov	r6, r22
    603c:	77 2e       	mov	r7, r23
    603e:	88 2e       	mov	r8, r24
    6040:	99 2e       	mov	r9, r25
    6042:	a2 2c       	mov	r10, r2
    6044:	b3 2c       	mov	r11, r3
    6046:	c4 2c       	mov	r12, r4
    6048:	d5 2c       	mov	r13, r5
    604a:	e6 2c       	mov	r14, r6
    604c:	f7 2c       	mov	r15, r7
    604e:	08 2d       	mov	r16, r8
    6050:	19 2d       	mov	r17, r9
    6052:	2a 2d       	mov	r18, r10
    6054:	3b 2d       	mov	r19, r11
    6056:	4c 2d       	mov	r20, r12
    6058:	5d 2d       	mov	r21, r13
    605a:	6e 2d       	mov	r22, r14
    605c:	7f 2d       	mov	r23, r15
    605e:	80 2f       	mov	r24, r16
    6060:	91 2f       	mov	r25, r17
    6062:	29 51       	subi	r18, 0x19	; 25
    6064:	3c 4f       	sbci	r19, 0xFC	; 252
    6066:	4f 4f       	sbci	r20, 0xFF	; 255
    6068:	5f 4f       	sbci	r21, 0xFF	; 255
    606a:	6f 4f       	sbci	r22, 0xFF	; 255
    606c:	7f 4f       	sbci	r23, 0xFF	; 255
    606e:	8f 4f       	sbci	r24, 0xFF	; 255
    6070:	9f 4f       	sbci	r25, 0xFF	; 255
    6072:	a2 2e       	mov	r10, r18
    6074:	b3 2e       	mov	r11, r19
    6076:	c4 2e       	mov	r12, r20
    6078:	d5 2e       	mov	r13, r21
    607a:	e6 2e       	mov	r14, r22
    607c:	f7 2e       	mov	r15, r23
    607e:	08 2f       	mov	r16, r24
    6080:	19 2f       	mov	r17, r25
    6082:	2a 2d       	mov	r18, r10
    6084:	3b 2d       	mov	r19, r11
    6086:	4c 2d       	mov	r20, r12
    6088:	5d 2d       	mov	r21, r13
    608a:	6e 2d       	mov	r22, r14
    608c:	7f 2d       	mov	r23, r15
    608e:	80 2f       	mov	r24, r16
    6090:	91 2f       	mov	r25, r17
    6092:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    6096:	dc 01       	movw	r26, r24
    6098:	cb 01       	movw	r24, r22
    609a:	20 e0       	ldi	r18, 0x00	; 0
    609c:	30 e0       	ldi	r19, 0x00	; 0
    609e:	4a e7       	ldi	r20, 0x7A	; 122
    60a0:	54 e4       	ldi	r21, 0x44	; 68
    60a2:	bc 01       	movw	r22, r24
    60a4:	cd 01       	movw	r24, r26
    60a6:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    60aa:	dc 01       	movw	r26, r24
    60ac:	cb 01       	movw	r24, r22
    60ae:	bc 01       	movw	r22, r24
    60b0:	cd 01       	movw	r24, r26
    60b2:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    60b6:	a2 2e       	mov	r10, r18
    60b8:	b3 2e       	mov	r11, r19
    60ba:	c4 2e       	mov	r12, r20
    60bc:	d5 2e       	mov	r13, r21
    60be:	e6 2e       	mov	r14, r22
    60c0:	f7 2e       	mov	r15, r23
    60c2:	08 2f       	mov	r16, r24
    60c4:	19 2f       	mov	r17, r25
    60c6:	d6 01       	movw	r26, r12
    60c8:	c5 01       	movw	r24, r10
    60ca:	bc 01       	movw	r22, r24
    60cc:	cd 01       	movw	r24, r26
    60ce:	0e 94 76 20 	call	0x40ec	; 0x40ec <__portable_avr_delay_cycles>
				ioport_set_pin_level(GSM_DTR1_DRV,			LOW);	// DTR active
    60d2:	60 e0       	ldi	r22, 0x00	; 0
    60d4:	89 e2       	ldi	r24, 0x29	; 41
    60d6:	0e 94 2e 21 	call	0x425c	; 0x425c <ioport_set_pin_level>
				delay_ms(100);
    60da:	0e 94 6a 20 	call	0x40d4	; 0x40d4 <sysclk_get_cpu_hz>
    60de:	dc 01       	movw	r26, r24
    60e0:	cb 01       	movw	r24, r22
    60e2:	9c 01       	movw	r18, r24
    60e4:	ad 01       	movw	r20, r26
    60e6:	60 e0       	ldi	r22, 0x00	; 0
    60e8:	70 e0       	ldi	r23, 0x00	; 0
    60ea:	cb 01       	movw	r24, r22
    60ec:	82 2e       	mov	r8, r18
    60ee:	93 2e       	mov	r9, r19
    60f0:	a4 2e       	mov	r10, r20
    60f2:	b5 2e       	mov	r11, r21
    60f4:	c6 2e       	mov	r12, r22
    60f6:	d7 2e       	mov	r13, r23
    60f8:	e8 2e       	mov	r14, r24
    60fa:	f9 2e       	mov	r15, r25
    60fc:	28 2d       	mov	r18, r8
    60fe:	39 2d       	mov	r19, r9
    6100:	4a 2d       	mov	r20, r10
    6102:	5b 2d       	mov	r21, r11
    6104:	6c 2d       	mov	r22, r12
    6106:	7d 2d       	mov	r23, r13
    6108:	8e 2d       	mov	r24, r14
    610a:	9f 2d       	mov	r25, r15
    610c:	02 e0       	ldi	r16, 0x02	; 2
    610e:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    6112:	ea 96       	adiw	r28, 0x3a	; 58
    6114:	2f af       	std	Y+63, r18	; 0x3f
    6116:	ea 97       	sbiw	r28, 0x3a	; 58
    6118:	eb 96       	adiw	r28, 0x3b	; 59
    611a:	3f af       	std	Y+63, r19	; 0x3f
    611c:	eb 97       	sbiw	r28, 0x3b	; 59
    611e:	ec 96       	adiw	r28, 0x3c	; 60
    6120:	4f af       	std	Y+63, r20	; 0x3f
    6122:	ec 97       	sbiw	r28, 0x3c	; 60
    6124:	ed 96       	adiw	r28, 0x3d	; 61
    6126:	5f af       	std	Y+63, r21	; 0x3f
    6128:	ed 97       	sbiw	r28, 0x3d	; 61
    612a:	ee 96       	adiw	r28, 0x3e	; 62
    612c:	6f af       	std	Y+63, r22	; 0x3f
    612e:	ee 97       	sbiw	r28, 0x3e	; 62
    6130:	ef 96       	adiw	r28, 0x3f	; 63
    6132:	7f af       	std	Y+63, r23	; 0x3f
    6134:	ef 97       	sbiw	r28, 0x3f	; 63
    6136:	c1 58       	subi	r28, 0x81	; 129
    6138:	df 4f       	sbci	r29, 0xFF	; 255
    613a:	88 83       	st	Y, r24
    613c:	cf 57       	subi	r28, 0x7F	; 127
    613e:	d0 40       	sbci	r29, 0x00	; 0
    6140:	c0 58       	subi	r28, 0x80	; 128
    6142:	df 4f       	sbci	r29, 0xFF	; 255
    6144:	98 83       	st	Y, r25
    6146:	c0 58       	subi	r28, 0x80	; 128
    6148:	d0 40       	sbci	r29, 0x00	; 0
    614a:	ea 96       	adiw	r28, 0x3a	; 58
    614c:	8f ac       	ldd	r8, Y+63	; 0x3f
    614e:	ea 97       	sbiw	r28, 0x3a	; 58
    6150:	eb 96       	adiw	r28, 0x3b	; 59
    6152:	9f ac       	ldd	r9, Y+63	; 0x3f
    6154:	eb 97       	sbiw	r28, 0x3b	; 59
    6156:	ec 96       	adiw	r28, 0x3c	; 60
    6158:	af ac       	ldd	r10, Y+63	; 0x3f
    615a:	ec 97       	sbiw	r28, 0x3c	; 60
    615c:	ed 96       	adiw	r28, 0x3d	; 61
    615e:	bf ac       	ldd	r11, Y+63	; 0x3f
    6160:	ed 97       	sbiw	r28, 0x3d	; 61
    6162:	ee 96       	adiw	r28, 0x3e	; 62
    6164:	cf ac       	ldd	r12, Y+63	; 0x3f
    6166:	ee 97       	sbiw	r28, 0x3e	; 62
    6168:	ef 96       	adiw	r28, 0x3f	; 63
    616a:	df ac       	ldd	r13, Y+63	; 0x3f
    616c:	ef 97       	sbiw	r28, 0x3f	; 63
    616e:	c1 58       	subi	r28, 0x81	; 129
    6170:	df 4f       	sbci	r29, 0xFF	; 255
    6172:	e8 80       	ld	r14, Y
    6174:	cf 57       	subi	r28, 0x7F	; 127
    6176:	d0 40       	sbci	r29, 0x00	; 0
    6178:	c0 58       	subi	r28, 0x80	; 128
    617a:	df 4f       	sbci	r29, 0xFF	; 255
    617c:	f8 80       	ld	r15, Y
    617e:	c0 58       	subi	r28, 0x80	; 128
    6180:	d0 40       	sbci	r29, 0x00	; 0
    6182:	28 2d       	mov	r18, r8
    6184:	39 2d       	mov	r19, r9
    6186:	4a 2d       	mov	r20, r10
    6188:	5b 2d       	mov	r21, r11
    618a:	6c 2d       	mov	r22, r12
    618c:	7d 2d       	mov	r23, r13
    618e:	8e 2d       	mov	r24, r14
    6190:	9f 2d       	mov	r25, r15
    6192:	02 e0       	ldi	r16, 0x02	; 2
    6194:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    6198:	cf 57       	subi	r28, 0x7F	; 127
    619a:	df 4f       	sbci	r29, 0xFF	; 255
    619c:	28 83       	st	Y, r18
    619e:	c1 58       	subi	r28, 0x81	; 129
    61a0:	d0 40       	sbci	r29, 0x00	; 0
    61a2:	ce 57       	subi	r28, 0x7E	; 126
    61a4:	df 4f       	sbci	r29, 0xFF	; 255
    61a6:	38 83       	st	Y, r19
    61a8:	c2 58       	subi	r28, 0x82	; 130
    61aa:	d0 40       	sbci	r29, 0x00	; 0
    61ac:	cd 57       	subi	r28, 0x7D	; 125
    61ae:	df 4f       	sbci	r29, 0xFF	; 255
    61b0:	48 83       	st	Y, r20
    61b2:	c3 58       	subi	r28, 0x83	; 131
    61b4:	d0 40       	sbci	r29, 0x00	; 0
    61b6:	cc 57       	subi	r28, 0x7C	; 124
    61b8:	df 4f       	sbci	r29, 0xFF	; 255
    61ba:	58 83       	st	Y, r21
    61bc:	c4 58       	subi	r28, 0x84	; 132
    61be:	d0 40       	sbci	r29, 0x00	; 0
    61c0:	cb 57       	subi	r28, 0x7B	; 123
    61c2:	df 4f       	sbci	r29, 0xFF	; 255
    61c4:	68 83       	st	Y, r22
    61c6:	c5 58       	subi	r28, 0x85	; 133
    61c8:	d0 40       	sbci	r29, 0x00	; 0
    61ca:	ca 57       	subi	r28, 0x7A	; 122
    61cc:	df 4f       	sbci	r29, 0xFF	; 255
    61ce:	78 83       	st	Y, r23
    61d0:	c6 58       	subi	r28, 0x86	; 134
    61d2:	d0 40       	sbci	r29, 0x00	; 0
    61d4:	c9 57       	subi	r28, 0x79	; 121
    61d6:	df 4f       	sbci	r29, 0xFF	; 255
    61d8:	88 83       	st	Y, r24
    61da:	c7 58       	subi	r28, 0x87	; 135
    61dc:	d0 40       	sbci	r29, 0x00	; 0
    61de:	c8 57       	subi	r28, 0x78	; 120
    61e0:	df 4f       	sbci	r29, 0xFF	; 255
    61e2:	98 83       	st	Y, r25
    61e4:	c8 58       	subi	r28, 0x88	; 136
    61e6:	d0 40       	sbci	r29, 0x00	; 0
    61e8:	28 2d       	mov	r18, r8
    61ea:	39 2d       	mov	r19, r9
    61ec:	4a 2d       	mov	r20, r10
    61ee:	5b 2d       	mov	r21, r11
    61f0:	6c 2d       	mov	r22, r12
    61f2:	7d 2d       	mov	r23, r13
    61f4:	8e 2d       	mov	r24, r14
    61f6:	9f 2d       	mov	r25, r15
    61f8:	cf 57       	subi	r28, 0x7F	; 127
    61fa:	df 4f       	sbci	r29, 0xFF	; 255
    61fc:	a8 80       	ld	r10, Y
    61fe:	c1 58       	subi	r28, 0x81	; 129
    6200:	d0 40       	sbci	r29, 0x00	; 0
    6202:	ce 57       	subi	r28, 0x7E	; 126
    6204:	df 4f       	sbci	r29, 0xFF	; 255
    6206:	b8 80       	ld	r11, Y
    6208:	c2 58       	subi	r28, 0x82	; 130
    620a:	d0 40       	sbci	r29, 0x00	; 0
    620c:	cd 57       	subi	r28, 0x7D	; 125
    620e:	df 4f       	sbci	r29, 0xFF	; 255
    6210:	c8 80       	ld	r12, Y
    6212:	c3 58       	subi	r28, 0x83	; 131
    6214:	d0 40       	sbci	r29, 0x00	; 0
    6216:	cc 57       	subi	r28, 0x7C	; 124
    6218:	df 4f       	sbci	r29, 0xFF	; 255
    621a:	d8 80       	ld	r13, Y
    621c:	c4 58       	subi	r28, 0x84	; 132
    621e:	d0 40       	sbci	r29, 0x00	; 0
    6220:	cb 57       	subi	r28, 0x7B	; 123
    6222:	df 4f       	sbci	r29, 0xFF	; 255
    6224:	e8 80       	ld	r14, Y
    6226:	c5 58       	subi	r28, 0x85	; 133
    6228:	d0 40       	sbci	r29, 0x00	; 0
    622a:	ca 57       	subi	r28, 0x7A	; 122
    622c:	df 4f       	sbci	r29, 0xFF	; 255
    622e:	f8 80       	ld	r15, Y
    6230:	c6 58       	subi	r28, 0x86	; 134
    6232:	d0 40       	sbci	r29, 0x00	; 0
    6234:	c9 57       	subi	r28, 0x79	; 121
    6236:	df 4f       	sbci	r29, 0xFF	; 255
    6238:	08 81       	ld	r16, Y
    623a:	c7 58       	subi	r28, 0x87	; 135
    623c:	d0 40       	sbci	r29, 0x00	; 0
    623e:	c8 57       	subi	r28, 0x78	; 120
    6240:	df 4f       	sbci	r29, 0xFF	; 255
    6242:	18 81       	ld	r17, Y
    6244:	c8 58       	subi	r28, 0x88	; 136
    6246:	d0 40       	sbci	r29, 0x00	; 0
    6248:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    624c:	82 2e       	mov	r8, r18
    624e:	93 2e       	mov	r9, r19
    6250:	a4 2e       	mov	r10, r20
    6252:	b5 2e       	mov	r11, r21
    6254:	c6 2e       	mov	r12, r22
    6256:	d7 2e       	mov	r13, r23
    6258:	e8 2e       	mov	r14, r24
    625a:	f9 2e       	mov	r15, r25
    625c:	28 2d       	mov	r18, r8
    625e:	39 2d       	mov	r19, r9
    6260:	4a 2d       	mov	r20, r10
    6262:	5b 2d       	mov	r21, r11
    6264:	6c 2d       	mov	r22, r12
    6266:	7d 2d       	mov	r23, r13
    6268:	8e 2d       	mov	r24, r14
    626a:	9f 2d       	mov	r25, r15
    626c:	02 e0       	ldi	r16, 0x02	; 2
    626e:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    6272:	c7 57       	subi	r28, 0x77	; 119
    6274:	df 4f       	sbci	r29, 0xFF	; 255
    6276:	28 83       	st	Y, r18
    6278:	c9 58       	subi	r28, 0x89	; 137
    627a:	d0 40       	sbci	r29, 0x00	; 0
    627c:	c6 57       	subi	r28, 0x76	; 118
    627e:	df 4f       	sbci	r29, 0xFF	; 255
    6280:	38 83       	st	Y, r19
    6282:	ca 58       	subi	r28, 0x8A	; 138
    6284:	d0 40       	sbci	r29, 0x00	; 0
    6286:	c5 57       	subi	r28, 0x75	; 117
    6288:	df 4f       	sbci	r29, 0xFF	; 255
    628a:	48 83       	st	Y, r20
    628c:	cb 58       	subi	r28, 0x8B	; 139
    628e:	d0 40       	sbci	r29, 0x00	; 0
    6290:	c4 57       	subi	r28, 0x74	; 116
    6292:	df 4f       	sbci	r29, 0xFF	; 255
    6294:	58 83       	st	Y, r21
    6296:	cc 58       	subi	r28, 0x8C	; 140
    6298:	d0 40       	sbci	r29, 0x00	; 0
    629a:	c3 57       	subi	r28, 0x73	; 115
    629c:	df 4f       	sbci	r29, 0xFF	; 255
    629e:	68 83       	st	Y, r22
    62a0:	cd 58       	subi	r28, 0x8D	; 141
    62a2:	d0 40       	sbci	r29, 0x00	; 0
    62a4:	c2 57       	subi	r28, 0x72	; 114
    62a6:	df 4f       	sbci	r29, 0xFF	; 255
    62a8:	78 83       	st	Y, r23
    62aa:	ce 58       	subi	r28, 0x8E	; 142
    62ac:	d0 40       	sbci	r29, 0x00	; 0
    62ae:	c1 57       	subi	r28, 0x71	; 113
    62b0:	df 4f       	sbci	r29, 0xFF	; 255
    62b2:	88 83       	st	Y, r24
    62b4:	cf 58       	subi	r28, 0x8F	; 143
    62b6:	d0 40       	sbci	r29, 0x00	; 0
    62b8:	c0 57       	subi	r28, 0x70	; 112
    62ba:	df 4f       	sbci	r29, 0xFF	; 255
    62bc:	98 83       	st	Y, r25
    62be:	c0 59       	subi	r28, 0x90	; 144
    62c0:	d0 40       	sbci	r29, 0x00	; 0
    62c2:	28 2d       	mov	r18, r8
    62c4:	39 2d       	mov	r19, r9
    62c6:	4a 2d       	mov	r20, r10
    62c8:	5b 2d       	mov	r21, r11
    62ca:	6c 2d       	mov	r22, r12
    62cc:	7d 2d       	mov	r23, r13
    62ce:	8e 2d       	mov	r24, r14
    62d0:	9f 2d       	mov	r25, r15
    62d2:	c7 57       	subi	r28, 0x77	; 119
    62d4:	df 4f       	sbci	r29, 0xFF	; 255
    62d6:	a8 80       	ld	r10, Y
    62d8:	c9 58       	subi	r28, 0x89	; 137
    62da:	d0 40       	sbci	r29, 0x00	; 0
    62dc:	c6 57       	subi	r28, 0x76	; 118
    62de:	df 4f       	sbci	r29, 0xFF	; 255
    62e0:	b8 80       	ld	r11, Y
    62e2:	ca 58       	subi	r28, 0x8A	; 138
    62e4:	d0 40       	sbci	r29, 0x00	; 0
    62e6:	c5 57       	subi	r28, 0x75	; 117
    62e8:	df 4f       	sbci	r29, 0xFF	; 255
    62ea:	c8 80       	ld	r12, Y
    62ec:	cb 58       	subi	r28, 0x8B	; 139
    62ee:	d0 40       	sbci	r29, 0x00	; 0
    62f0:	c4 57       	subi	r28, 0x74	; 116
    62f2:	df 4f       	sbci	r29, 0xFF	; 255
    62f4:	d8 80       	ld	r13, Y
    62f6:	cc 58       	subi	r28, 0x8C	; 140
    62f8:	d0 40       	sbci	r29, 0x00	; 0
    62fa:	c3 57       	subi	r28, 0x73	; 115
    62fc:	df 4f       	sbci	r29, 0xFF	; 255
    62fe:	e8 80       	ld	r14, Y
    6300:	cd 58       	subi	r28, 0x8D	; 141
    6302:	d0 40       	sbci	r29, 0x00	; 0
    6304:	c2 57       	subi	r28, 0x72	; 114
    6306:	df 4f       	sbci	r29, 0xFF	; 255
    6308:	f8 80       	ld	r15, Y
    630a:	ce 58       	subi	r28, 0x8E	; 142
    630c:	d0 40       	sbci	r29, 0x00	; 0
    630e:	c1 57       	subi	r28, 0x71	; 113
    6310:	df 4f       	sbci	r29, 0xFF	; 255
    6312:	08 81       	ld	r16, Y
    6314:	cf 58       	subi	r28, 0x8F	; 143
    6316:	d0 40       	sbci	r29, 0x00	; 0
    6318:	c0 57       	subi	r28, 0x70	; 112
    631a:	df 4f       	sbci	r29, 0xFF	; 255
    631c:	18 81       	ld	r17, Y
    631e:	c0 59       	subi	r28, 0x90	; 144
    6320:	d0 40       	sbci	r29, 0x00	; 0
    6322:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    6326:	22 2e       	mov	r2, r18
    6328:	33 2e       	mov	r3, r19
    632a:	44 2e       	mov	r4, r20
    632c:	55 2e       	mov	r5, r21
    632e:	66 2e       	mov	r6, r22
    6330:	77 2e       	mov	r7, r23
    6332:	88 2e       	mov	r8, r24
    6334:	99 2e       	mov	r9, r25
    6336:	0f 2e       	mov	r0, r31
    6338:	f6 e0       	ldi	r31, 0x06	; 6
    633a:	af 2e       	mov	r10, r31
    633c:	f0 2d       	mov	r31, r0
    633e:	b1 2c       	mov	r11, r1
    6340:	c1 2c       	mov	r12, r1
    6342:	d1 2c       	mov	r13, r1
    6344:	e1 2c       	mov	r14, r1
    6346:	f1 2c       	mov	r15, r1
    6348:	00 e0       	ldi	r16, 0x00	; 0
    634a:	10 e0       	ldi	r17, 0x00	; 0
    634c:	22 2d       	mov	r18, r2
    634e:	33 2d       	mov	r19, r3
    6350:	44 2d       	mov	r20, r4
    6352:	55 2d       	mov	r21, r5
    6354:	66 2d       	mov	r22, r6
    6356:	77 2d       	mov	r23, r7
    6358:	88 2d       	mov	r24, r8
    635a:	99 2d       	mov	r25, r9
    635c:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    6360:	22 2e       	mov	r2, r18
    6362:	33 2e       	mov	r3, r19
    6364:	44 2e       	mov	r4, r20
    6366:	55 2e       	mov	r5, r21
    6368:	66 2e       	mov	r6, r22
    636a:	77 2e       	mov	r7, r23
    636c:	88 2e       	mov	r8, r24
    636e:	99 2e       	mov	r9, r25
    6370:	a2 2c       	mov	r10, r2
    6372:	b3 2c       	mov	r11, r3
    6374:	c4 2c       	mov	r12, r4
    6376:	d5 2c       	mov	r13, r5
    6378:	e6 2c       	mov	r14, r6
    637a:	f7 2c       	mov	r15, r7
    637c:	08 2d       	mov	r16, r8
    637e:	19 2d       	mov	r17, r9
    6380:	2a 2d       	mov	r18, r10
    6382:	3b 2d       	mov	r19, r11
    6384:	4c 2d       	mov	r20, r12
    6386:	5d 2d       	mov	r21, r13
    6388:	6e 2d       	mov	r22, r14
    638a:	7f 2d       	mov	r23, r15
    638c:	80 2f       	mov	r24, r16
    638e:	91 2f       	mov	r25, r17
    6390:	29 51       	subi	r18, 0x19	; 25
    6392:	3c 4f       	sbci	r19, 0xFC	; 252
    6394:	4f 4f       	sbci	r20, 0xFF	; 255
    6396:	5f 4f       	sbci	r21, 0xFF	; 255
    6398:	6f 4f       	sbci	r22, 0xFF	; 255
    639a:	7f 4f       	sbci	r23, 0xFF	; 255
    639c:	8f 4f       	sbci	r24, 0xFF	; 255
    639e:	9f 4f       	sbci	r25, 0xFF	; 255
    63a0:	a2 2e       	mov	r10, r18
    63a2:	b3 2e       	mov	r11, r19
    63a4:	c4 2e       	mov	r12, r20
    63a6:	d5 2e       	mov	r13, r21
    63a8:	e6 2e       	mov	r14, r22
    63aa:	f7 2e       	mov	r15, r23
    63ac:	08 2f       	mov	r16, r24
    63ae:	19 2f       	mov	r17, r25
    63b0:	2a 2d       	mov	r18, r10
    63b2:	3b 2d       	mov	r19, r11
    63b4:	4c 2d       	mov	r20, r12
    63b6:	5d 2d       	mov	r21, r13
    63b8:	6e 2d       	mov	r22, r14
    63ba:	7f 2d       	mov	r23, r15
    63bc:	80 2f       	mov	r24, r16
    63be:	91 2f       	mov	r25, r17
    63c0:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    63c4:	dc 01       	movw	r26, r24
    63c6:	cb 01       	movw	r24, r22
    63c8:	20 e0       	ldi	r18, 0x00	; 0
    63ca:	30 e0       	ldi	r19, 0x00	; 0
    63cc:	4a e7       	ldi	r20, 0x7A	; 122
    63ce:	54 e4       	ldi	r21, 0x44	; 68
    63d0:	bc 01       	movw	r22, r24
    63d2:	cd 01       	movw	r24, r26
    63d4:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    63d8:	dc 01       	movw	r26, r24
    63da:	cb 01       	movw	r24, r22
    63dc:	bc 01       	movw	r22, r24
    63de:	cd 01       	movw	r24, r26
    63e0:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    63e4:	a2 2e       	mov	r10, r18
    63e6:	b3 2e       	mov	r11, r19
    63e8:	c4 2e       	mov	r12, r20
    63ea:	d5 2e       	mov	r13, r21
    63ec:	e6 2e       	mov	r14, r22
    63ee:	f7 2e       	mov	r15, r23
    63f0:	08 2f       	mov	r16, r24
    63f2:	19 2f       	mov	r17, r25
    63f4:	d6 01       	movw	r26, r12
    63f6:	c5 01       	movw	r24, r10
    63f8:	bc 01       	movw	r22, r24
    63fa:	cd 01       	movw	r24, r26
    63fc:	0e 94 76 20 	call	0x40ec	; 0x40ec <__portable_avr_delay_cycles>
				ioport_set_pin_level(GSM_RTS1_DRV,			LOW);	// Serial line ready
    6400:	60 e0       	ldi	r22, 0x00	; 0
    6402:	8f e2       	ldi	r24, 0x2F	; 47
    6404:	0e 94 2e 21 	call	0x425c	; 0x425c <ioport_set_pin_level>
				delay_ms(1);
    6408:	0e 94 6a 20 	call	0x40d4	; 0x40d4 <sysclk_get_cpu_hz>
    640c:	dc 01       	movw	r26, r24
    640e:	cb 01       	movw	r24, r22
    6410:	1c 01       	movw	r2, r24
    6412:	2d 01       	movw	r4, r26
    6414:	61 2c       	mov	r6, r1
    6416:	71 2c       	mov	r7, r1
    6418:	43 01       	movw	r8, r6
    641a:	0f 2e       	mov	r0, r31
    641c:	f6 e0       	ldi	r31, 0x06	; 6
    641e:	af 2e       	mov	r10, r31
    6420:	f0 2d       	mov	r31, r0
    6422:	b1 2c       	mov	r11, r1
    6424:	c1 2c       	mov	r12, r1
    6426:	d1 2c       	mov	r13, r1
    6428:	e1 2c       	mov	r14, r1
    642a:	f1 2c       	mov	r15, r1
    642c:	00 e0       	ldi	r16, 0x00	; 0
    642e:	10 e0       	ldi	r17, 0x00	; 0
    6430:	22 2d       	mov	r18, r2
    6432:	33 2d       	mov	r19, r3
    6434:	44 2d       	mov	r20, r4
    6436:	55 2d       	mov	r21, r5
    6438:	66 2d       	mov	r22, r6
    643a:	77 2d       	mov	r23, r7
    643c:	88 2d       	mov	r24, r8
    643e:	99 2d       	mov	r25, r9
    6440:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    6444:	22 2e       	mov	r2, r18
    6446:	33 2e       	mov	r3, r19
    6448:	44 2e       	mov	r4, r20
    644a:	55 2e       	mov	r5, r21
    644c:	66 2e       	mov	r6, r22
    644e:	77 2e       	mov	r7, r23
    6450:	88 2e       	mov	r8, r24
    6452:	99 2e       	mov	r9, r25
    6454:	a2 2c       	mov	r10, r2
    6456:	b3 2c       	mov	r11, r3
    6458:	c4 2c       	mov	r12, r4
    645a:	d5 2c       	mov	r13, r5
    645c:	e6 2c       	mov	r14, r6
    645e:	f7 2c       	mov	r15, r7
    6460:	08 2d       	mov	r16, r8
    6462:	19 2d       	mov	r17, r9
    6464:	2a 2d       	mov	r18, r10
    6466:	3b 2d       	mov	r19, r11
    6468:	4c 2d       	mov	r20, r12
    646a:	5d 2d       	mov	r21, r13
    646c:	6e 2d       	mov	r22, r14
    646e:	7f 2d       	mov	r23, r15
    6470:	80 2f       	mov	r24, r16
    6472:	91 2f       	mov	r25, r17
    6474:	29 51       	subi	r18, 0x19	; 25
    6476:	3c 4f       	sbci	r19, 0xFC	; 252
    6478:	4f 4f       	sbci	r20, 0xFF	; 255
    647a:	5f 4f       	sbci	r21, 0xFF	; 255
    647c:	6f 4f       	sbci	r22, 0xFF	; 255
    647e:	7f 4f       	sbci	r23, 0xFF	; 255
    6480:	8f 4f       	sbci	r24, 0xFF	; 255
    6482:	9f 4f       	sbci	r25, 0xFF	; 255
    6484:	a2 2e       	mov	r10, r18
    6486:	b3 2e       	mov	r11, r19
    6488:	c4 2e       	mov	r12, r20
    648a:	d5 2e       	mov	r13, r21
    648c:	e6 2e       	mov	r14, r22
    648e:	f7 2e       	mov	r15, r23
    6490:	08 2f       	mov	r16, r24
    6492:	19 2f       	mov	r17, r25
    6494:	2a 2d       	mov	r18, r10
    6496:	3b 2d       	mov	r19, r11
    6498:	4c 2d       	mov	r20, r12
    649a:	5d 2d       	mov	r21, r13
    649c:	6e 2d       	mov	r22, r14
    649e:	7f 2d       	mov	r23, r15
    64a0:	80 2f       	mov	r24, r16
    64a2:	91 2f       	mov	r25, r17
    64a4:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    64a8:	dc 01       	movw	r26, r24
    64aa:	cb 01       	movw	r24, r22
    64ac:	20 e0       	ldi	r18, 0x00	; 0
    64ae:	30 e0       	ldi	r19, 0x00	; 0
    64b0:	4a e7       	ldi	r20, 0x7A	; 122
    64b2:	54 e4       	ldi	r21, 0x44	; 68
    64b4:	bc 01       	movw	r22, r24
    64b6:	cd 01       	movw	r24, r26
    64b8:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    64bc:	dc 01       	movw	r26, r24
    64be:	cb 01       	movw	r24, r22
    64c0:	bc 01       	movw	r22, r24
    64c2:	cd 01       	movw	r24, r26
    64c4:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    64c8:	a2 2e       	mov	r10, r18
    64ca:	b3 2e       	mov	r11, r19
    64cc:	c4 2e       	mov	r12, r20
    64ce:	d5 2e       	mov	r13, r21
    64d0:	e6 2e       	mov	r14, r22
    64d2:	f7 2e       	mov	r15, r23
    64d4:	08 2f       	mov	r16, r24
    64d6:	19 2f       	mov	r17, r25
    64d8:	d6 01       	movw	r26, r12
    64da:	c5 01       	movw	r24, r10
    64dc:	bc 01       	movw	r22, r24
    64de:	cd 01       	movw	r24, r26
    64e0:	0e 94 76 20 	call	0x40ec	; 0x40ec <__portable_avr_delay_cycles>
			}
		}
	}
    64e4:	d6 c9       	rjmp	.-3156   	; 0x5892 <serial_start+0x882>
				cpu_irq_restore(flags);
			}

			/* Leave loop when SIM808 responds */
			if (g_prepare_buf[0] && strstr_P(g_prepare_buf, PM_TWI1_UTIL_ONBOARD_SIM808_OK_R)) {
				break;
    64e6:	00 00       	nop
			}
		}
	}

	/* Set the baud rate to AUTO or fixed rate */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_IPR_X, (long) C_USART_SERIAL1_BAUDRATE);
    64e8:	1f 92       	push	r1
    64ea:	1f 92       	push	r1
    64ec:	85 e2       	ldi	r24, 0x25	; 37
    64ee:	8f 93       	push	r24
    64f0:	80 e8       	ldi	r24, 0x80	; 128
    64f2:	8f 93       	push	r24
    64f4:	82 ec       	ldi	r24, 0xC2	; 194
    64f6:	95 e0       	ldi	r25, 0x05	; 5
    64f8:	89 2f       	mov	r24, r25
    64fa:	8f 93       	push	r24
    64fc:	82 ec       	ldi	r24, 0xC2	; 194
    64fe:	95 e0       	ldi	r25, 0x05	; 5
    6500:	8f 93       	push	r24
    6502:	1f 92       	push	r1
    6504:	80 e8       	ldi	r24, 0x80	; 128
    6506:	8f 93       	push	r24
    6508:	88 eb       	ldi	r24, 0xB8	; 184
    650a:	9a e2       	ldi	r25, 0x2A	; 42
    650c:	89 2f       	mov	r24, r25
    650e:	8f 93       	push	r24
    6510:	88 eb       	ldi	r24, 0xB8	; 184
    6512:	9a e2       	ldi	r25, 0x2A	; 42
    6514:	8f 93       	push	r24
    6516:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    651a:	2d b7       	in	r18, 0x3d	; 61
    651c:	3e b7       	in	r19, 0x3e	; 62
    651e:	26 5f       	subi	r18, 0xF6	; 246
    6520:	3f 4f       	sbci	r19, 0xFF	; 255
    6522:	cd bf       	out	0x3d, r28	; 61
    6524:	de bf       	out	0x3e, r29	; 62
    6526:	8e 8b       	std	Y+22, r24	; 0x16
    6528:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    652a:	8e 89       	ldd	r24, Y+22	; 0x16
    652c:	68 2f       	mov	r22, r24
    652e:	88 eb       	ldi	r24, 0xB8	; 184
    6530:	9a e2       	ldi	r25, 0x2A	; 42
    6532:	0e 94 5e 23 	call	0x46bc	; 0x46bc <serial_sim808_sendAndResponse>

	/* Set handshaking of both directions to hardware CTS/RTS */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_IFC_XX, 2, 2);
    6536:	1f 92       	push	r1
    6538:	82 e0       	ldi	r24, 0x02	; 2
    653a:	8f 93       	push	r24
    653c:	1f 92       	push	r1
    653e:	82 e0       	ldi	r24, 0x02	; 2
    6540:	8f 93       	push	r24
    6542:	8f ec       	ldi	r24, 0xCF	; 207
    6544:	95 e0       	ldi	r25, 0x05	; 5
    6546:	89 2f       	mov	r24, r25
    6548:	8f 93       	push	r24
    654a:	8f ec       	ldi	r24, 0xCF	; 207
    654c:	95 e0       	ldi	r25, 0x05	; 5
    654e:	8f 93       	push	r24
    6550:	1f 92       	push	r1
    6552:	80 e8       	ldi	r24, 0x80	; 128
    6554:	8f 93       	push	r24
    6556:	88 eb       	ldi	r24, 0xB8	; 184
    6558:	9a e2       	ldi	r25, 0x2A	; 42
    655a:	89 2f       	mov	r24, r25
    655c:	8f 93       	push	r24
    655e:	88 eb       	ldi	r24, 0xB8	; 184
    6560:	9a e2       	ldi	r25, 0x2A	; 42
    6562:	8f 93       	push	r24
    6564:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    6568:	4d b7       	in	r20, 0x3d	; 61
    656a:	5e b7       	in	r21, 0x3e	; 62
    656c:	46 5f       	subi	r20, 0xF6	; 246
    656e:	5f 4f       	sbci	r21, 0xFF	; 255
    6570:	cd bf       	out	0x3d, r28	; 61
    6572:	de bf       	out	0x3e, r29	; 62
    6574:	8e 8b       	std	Y+22, r24	; 0x16
    6576:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    6578:	8e 89       	ldd	r24, Y+22	; 0x16
    657a:	68 2f       	mov	r22, r24
    657c:	88 eb       	ldi	r24, 0xB8	; 184
    657e:	9a e2       	ldi	r25, 0x2A	; 42
    6580:	0e 94 5e 23 	call	0x46bc	; 0x46bc <serial_sim808_sendAndResponse>

	/* Turn off echoing */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_ATE_X, 0);
    6584:	1f 92       	push	r1
    6586:	1f 92       	push	r1
    6588:	8e ed       	ldi	r24, 0xDE	; 222
    658a:	95 e0       	ldi	r25, 0x05	; 5
    658c:	89 2f       	mov	r24, r25
    658e:	8f 93       	push	r24
    6590:	8e ed       	ldi	r24, 0xDE	; 222
    6592:	95 e0       	ldi	r25, 0x05	; 5
    6594:	8f 93       	push	r24
    6596:	1f 92       	push	r1
    6598:	80 e8       	ldi	r24, 0x80	; 128
    659a:	8f 93       	push	r24
    659c:	88 eb       	ldi	r24, 0xB8	; 184
    659e:	9a e2       	ldi	r25, 0x2A	; 42
    65a0:	89 2f       	mov	r24, r25
    65a2:	8f 93       	push	r24
    65a4:	88 eb       	ldi	r24, 0xB8	; 184
    65a6:	9a e2       	ldi	r25, 0x2A	; 42
    65a8:	8f 93       	push	r24
    65aa:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    65ae:	6d b7       	in	r22, 0x3d	; 61
    65b0:	7e b7       	in	r23, 0x3e	; 62
    65b2:	68 5f       	subi	r22, 0xF8	; 248
    65b4:	7f 4f       	sbci	r23, 0xFF	; 255
    65b6:	cd bf       	out	0x3d, r28	; 61
    65b8:	de bf       	out	0x3e, r29	; 62
    65ba:	8e 8b       	std	Y+22, r24	; 0x16
    65bc:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    65be:	8e 89       	ldd	r24, Y+22	; 0x16
    65c0:	68 2f       	mov	r22, r24
    65c2:	88 eb       	ldi	r24, 0xB8	; 184
    65c4:	9a e2       	ldi	r25, 0x2A	; 42
    65c6:	0e 94 5e 23 	call	0x46bc	; 0x46bc <serial_sim808_sendAndResponse>

	/* Turn on error descriptions */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_CMEE_X, 2);
    65ca:	1f 92       	push	r1
    65cc:	82 e0       	ldi	r24, 0x02	; 2
    65ce:	8f 93       	push	r24
    65d0:	86 ee       	ldi	r24, 0xE6	; 230
    65d2:	95 e0       	ldi	r25, 0x05	; 5
    65d4:	89 2f       	mov	r24, r25
    65d6:	8f 93       	push	r24
    65d8:	86 ee       	ldi	r24, 0xE6	; 230
    65da:	95 e0       	ldi	r25, 0x05	; 5
    65dc:	8f 93       	push	r24
    65de:	1f 92       	push	r1
    65e0:	80 e8       	ldi	r24, 0x80	; 128
    65e2:	8f 93       	push	r24
    65e4:	88 eb       	ldi	r24, 0xB8	; 184
    65e6:	9a e2       	ldi	r25, 0x2A	; 42
    65e8:	89 2f       	mov	r24, r25
    65ea:	8f 93       	push	r24
    65ec:	88 eb       	ldi	r24, 0xB8	; 184
    65ee:	9a e2       	ldi	r25, 0x2A	; 42
    65f0:	8f 93       	push	r24
    65f2:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    65f6:	ed b7       	in	r30, 0x3d	; 61
    65f8:	fe b7       	in	r31, 0x3e	; 62
    65fa:	38 96       	adiw	r30, 0x08	; 8
    65fc:	cd bf       	out	0x3d, r28	; 61
    65fe:	de bf       	out	0x3e, r29	; 62
    6600:	8e 8b       	std	Y+22, r24	; 0x16
    6602:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    6604:	8e 89       	ldd	r24, Y+22	; 0x16
    6606:	68 2f       	mov	r22, r24
    6608:	88 eb       	ldi	r24, 0xB8	; 184
    660a:	9a e2       	ldi	r25, 0x2A	; 42
    660c:	0e 94 5e 23 	call	0x46bc	; 0x46bc <serial_sim808_sendAndResponse>

	/* Turn on registering information */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_CREG_X, 2);
    6610:	1f 92       	push	r1
    6612:	82 e0       	ldi	r24, 0x02	; 2
    6614:	8f 93       	push	r24
    6616:	83 ef       	ldi	r24, 0xF3	; 243
    6618:	95 e0       	ldi	r25, 0x05	; 5
    661a:	89 2f       	mov	r24, r25
    661c:	8f 93       	push	r24
    661e:	83 ef       	ldi	r24, 0xF3	; 243
    6620:	95 e0       	ldi	r25, 0x05	; 5
    6622:	8f 93       	push	r24
    6624:	1f 92       	push	r1
    6626:	80 e8       	ldi	r24, 0x80	; 128
    6628:	8f 93       	push	r24
    662a:	88 eb       	ldi	r24, 0xB8	; 184
    662c:	9a e2       	ldi	r25, 0x2A	; 42
    662e:	89 2f       	mov	r24, r25
    6630:	8f 93       	push	r24
    6632:	88 eb       	ldi	r24, 0xB8	; 184
    6634:	9a e2       	ldi	r25, 0x2A	; 42
    6636:	8f 93       	push	r24
    6638:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    663c:	0d b7       	in	r16, 0x3d	; 61
    663e:	1e b7       	in	r17, 0x3e	; 62
    6640:	08 5f       	subi	r16, 0xF8	; 248
    6642:	1f 4f       	sbci	r17, 0xFF	; 255
    6644:	cd bf       	out	0x3d, r28	; 61
    6646:	de bf       	out	0x3e, r29	; 62
    6648:	8e 8b       	std	Y+22, r24	; 0x16
    664a:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    664c:	8e 89       	ldd	r24, Y+22	; 0x16
    664e:	68 2f       	mov	r22, r24
    6650:	88 eb       	ldi	r24, 0xB8	; 184
    6652:	9a e2       	ldi	r25, 0x2A	; 42
    6654:	0e 94 5e 23 	call	0x46bc	; 0x46bc <serial_sim808_sendAndResponse>

	/* Activation of all functionalities */
	serial_gsm_activation(g_gsm_enable);
    6658:	80 91 f4 27 	lds	r24, 0x27F4	; 0x8027f4 <g_gsm_enable>
    665c:	0e 94 f8 23 	call	0x47f0	; 0x47f0 <serial_gsm_activation>
		serial_sim808_sendAndResponse(g_prepare_buf, len);
	}
	#endif

	/* Enable GNSS (GPS, Glonass, ...) and send a position fix request */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GPS_01, 1);
    6660:	1f 92       	push	r1
    6662:	81 e0       	ldi	r24, 0x01	; 1
    6664:	8f 93       	push	r24
    6666:	80 e0       	ldi	r24, 0x00	; 0
    6668:	96 e0       	ldi	r25, 0x06	; 6
    666a:	89 2f       	mov	r24, r25
    666c:	8f 93       	push	r24
    666e:	80 e0       	ldi	r24, 0x00	; 0
    6670:	96 e0       	ldi	r25, 0x06	; 6
    6672:	8f 93       	push	r24
    6674:	1f 92       	push	r1
    6676:	80 e8       	ldi	r24, 0x80	; 128
    6678:	8f 93       	push	r24
    667a:	88 eb       	ldi	r24, 0xB8	; 184
    667c:	9a e2       	ldi	r25, 0x2A	; 42
    667e:	89 2f       	mov	r24, r25
    6680:	8f 93       	push	r24
    6682:	88 eb       	ldi	r24, 0xB8	; 184
    6684:	9a e2       	ldi	r25, 0x2A	; 42
    6686:	8f 93       	push	r24
    6688:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    668c:	2d b7       	in	r18, 0x3d	; 61
    668e:	3e b7       	in	r19, 0x3e	; 62
    6690:	28 5f       	subi	r18, 0xF8	; 248
    6692:	3f 4f       	sbci	r19, 0xFF	; 255
    6694:	cd bf       	out	0x3d, r28	; 61
    6696:	de bf       	out	0x3e, r29	; 62
    6698:	8e 8b       	std	Y+22, r24	; 0x16
    669a:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    669c:	8e 89       	ldd	r24, Y+22	; 0x16
    669e:	68 2f       	mov	r22, r24
    66a0:	88 eb       	ldi	r24, 0xB8	; 184
    66a2:	9a e2       	ldi	r25, 0x2A	; 42
    66a4:	0e 94 5e 23 	call	0x46bc	; 0x46bc <serial_sim808_sendAndResponse>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GPS_02);
    66a8:	80 e1       	ldi	r24, 0x10	; 16
    66aa:	96 e0       	ldi	r25, 0x06	; 6
    66ac:	89 2f       	mov	r24, r25
    66ae:	8f 93       	push	r24
    66b0:	80 e1       	ldi	r24, 0x10	; 16
    66b2:	96 e0       	ldi	r25, 0x06	; 6
    66b4:	8f 93       	push	r24
    66b6:	1f 92       	push	r1
    66b8:	80 e8       	ldi	r24, 0x80	; 128
    66ba:	8f 93       	push	r24
    66bc:	88 eb       	ldi	r24, 0xB8	; 184
    66be:	9a e2       	ldi	r25, 0x2A	; 42
    66c0:	89 2f       	mov	r24, r25
    66c2:	8f 93       	push	r24
    66c4:	88 eb       	ldi	r24, 0xB8	; 184
    66c6:	9a e2       	ldi	r25, 0x2A	; 42
    66c8:	8f 93       	push	r24
    66ca:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    66ce:	0f 90       	pop	r0
    66d0:	0f 90       	pop	r0
    66d2:	0f 90       	pop	r0
    66d4:	0f 90       	pop	r0
    66d6:	0f 90       	pop	r0
    66d8:	0f 90       	pop	r0
    66da:	8e 8b       	std	Y+22, r24	; 0x16
    66dc:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    66de:	8e 89       	ldd	r24, Y+22	; 0x16
    66e0:	68 2f       	mov	r22, r24
    66e2:	88 eb       	ldi	r24, 0xB8	; 184
    66e4:	9a e2       	ldi	r25, 0x2A	; 42
    66e6:	0e 94 5e 23 	call	0x46bc	; 0x46bc <serial_sim808_sendAndResponse>
	}
	#endif


	/* Inform about baud rate match - LCD */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_INITED);
    66ea:	81 ea       	ldi	r24, 0xA1	; 161
    66ec:	94 e0       	ldi	r25, 0x04	; 4
    66ee:	89 2f       	mov	r24, r25
    66f0:	8f 93       	push	r24
    66f2:	81 ea       	ldi	r24, 0xA1	; 161
    66f4:	94 e0       	ldi	r25, 0x04	; 4
    66f6:	8f 93       	push	r24
    66f8:	1f 92       	push	r1
    66fa:	80 e8       	ldi	r24, 0x80	; 128
    66fc:	8f 93       	push	r24
    66fe:	88 eb       	ldi	r24, 0xB8	; 184
    6700:	9a e2       	ldi	r25, 0x2A	; 42
    6702:	89 2f       	mov	r24, r25
    6704:	8f 93       	push	r24
    6706:	88 eb       	ldi	r24, 0xB8	; 184
    6708:	9a e2       	ldi	r25, 0x2A	; 42
    670a:	8f 93       	push	r24
    670c:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    6710:	0f 90       	pop	r0
    6712:	0f 90       	pop	r0
    6714:	0f 90       	pop	r0
    6716:	0f 90       	pop	r0
    6718:	0f 90       	pop	r0
    671a:	0f 90       	pop	r0
    671c:	8e 8b       	std	Y+22, r24	; 0x16
    671e:	9f 8b       	std	Y+23, r25	; 0x17
	task_twi2_lcd_str(8,  8 * 10, g_prepare_buf);
    6720:	48 eb       	ldi	r20, 0xB8	; 184
    6722:	5a e2       	ldi	r21, 0x2A	; 42
    6724:	60 e5       	ldi	r22, 0x50	; 80
    6726:	88 e0       	ldi	r24, 0x08	; 8
    6728:	0e 94 e1 88 	call	0x111c2	; 0x111c2 <task_twi2_lcd_str>

	/* Inform about baud rate match - USB */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_SYNCED);
    672c:	89 e2       	ldi	r24, 0x29	; 41
    672e:	95 e0       	ldi	r25, 0x05	; 5
    6730:	89 2f       	mov	r24, r25
    6732:	8f 93       	push	r24
    6734:	89 e2       	ldi	r24, 0x29	; 41
    6736:	95 e0       	ldi	r25, 0x05	; 5
    6738:	8f 93       	push	r24
    673a:	1f 92       	push	r1
    673c:	80 e8       	ldi	r24, 0x80	; 128
    673e:	8f 93       	push	r24
    6740:	88 eb       	ldi	r24, 0xB8	; 184
    6742:	9a e2       	ldi	r25, 0x2A	; 42
    6744:	89 2f       	mov	r24, r25
    6746:	8f 93       	push	r24
    6748:	88 eb       	ldi	r24, 0xB8	; 184
    674a:	9a e2       	ldi	r25, 0x2A	; 42
    674c:	8f 93       	push	r24
    674e:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    6752:	0f 90       	pop	r0
    6754:	0f 90       	pop	r0
    6756:	0f 90       	pop	r0
    6758:	0f 90       	pop	r0
    675a:	0f 90       	pop	r0
    675c:	0f 90       	pop	r0
    675e:	8e 8b       	std	Y+22, r24	; 0x16
    6760:	9f 8b       	std	Y+23, r25	; 0x17
	udi_write_tx_buf(g_prepare_buf, len, false);
    6762:	8e 89       	ldd	r24, Y+22	; 0x16
    6764:	40 e0       	ldi	r20, 0x00	; 0
    6766:	68 2f       	mov	r22, r24
    6768:	88 eb       	ldi	r24, 0xB8	; 184
    676a:	9a e2       	ldi	r25, 0x2A	; 42
    676c:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>
}
    6770:	00 00       	nop
    6772:	c0 57       	subi	r28, 0x70	; 112
    6774:	df 4f       	sbci	r29, 0xFF	; 255
    6776:	cd bf       	out	0x3d, r28	; 61
    6778:	de bf       	out	0x3e, r29	; 62
    677a:	df 91       	pop	r29
    677c:	cf 91       	pop	r28
    677e:	1f 91       	pop	r17
    6780:	0f 91       	pop	r16
    6782:	ff 90       	pop	r15
    6784:	ef 90       	pop	r14
    6786:	df 90       	pop	r13
    6788:	cf 90       	pop	r12
    678a:	bf 90       	pop	r11
    678c:	af 90       	pop	r10
    678e:	9f 90       	pop	r9
    6790:	8f 90       	pop	r8
    6792:	7f 90       	pop	r7
    6794:	6f 90       	pop	r6
    6796:	5f 90       	pop	r5
    6798:	4f 90       	pop	r4
    679a:	3f 90       	pop	r3
    679c:	2f 90       	pop	r2
    679e:	08 95       	ret

000067a0 <serial_send_gns_urc>:

void serial_send_gns_urc(uint8_t val)
{
    67a0:	cf 93       	push	r28
    67a2:	df 93       	push	r29
    67a4:	00 d0       	rcall	.+0      	; 0x67a6 <serial_send_gns_urc+0x6>
    67a6:	cd b7       	in	r28, 0x3d	; 61
    67a8:	de b7       	in	r29, 0x3e	; 62
    67aa:	8b 83       	std	Y+3, r24	; 0x03
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GPS_03, val);
    67ac:	8b 81       	ldd	r24, Y+3	; 0x03
    67ae:	88 2f       	mov	r24, r24
    67b0:	90 e0       	ldi	r25, 0x00	; 0
    67b2:	29 2f       	mov	r18, r25
    67b4:	2f 93       	push	r18
    67b6:	8f 93       	push	r24
    67b8:	8d e1       	ldi	r24, 0x1D	; 29
    67ba:	96 e0       	ldi	r25, 0x06	; 6
    67bc:	89 2f       	mov	r24, r25
    67be:	8f 93       	push	r24
    67c0:	8d e1       	ldi	r24, 0x1D	; 29
    67c2:	96 e0       	ldi	r25, 0x06	; 6
    67c4:	8f 93       	push	r24
    67c6:	1f 92       	push	r1
    67c8:	80 e8       	ldi	r24, 0x80	; 128
    67ca:	8f 93       	push	r24
    67cc:	88 eb       	ldi	r24, 0xB8	; 184
    67ce:	9a e2       	ldi	r25, 0x2A	; 42
    67d0:	89 2f       	mov	r24, r25
    67d2:	8f 93       	push	r24
    67d4:	88 eb       	ldi	r24, 0xB8	; 184
    67d6:	9a e2       	ldi	r25, 0x2A	; 42
    67d8:	8f 93       	push	r24
    67da:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    67de:	2d b7       	in	r18, 0x3d	; 61
    67e0:	3e b7       	in	r19, 0x3e	; 62
    67e2:	28 5f       	subi	r18, 0xF8	; 248
    67e4:	3f 4f       	sbci	r19, 0xFF	; 255
    67e6:	cd bf       	out	0x3d, r28	; 61
    67e8:	de bf       	out	0x3e, r29	; 62
    67ea:	89 83       	std	Y+1, r24	; 0x01
    67ec:	9a 83       	std	Y+2, r25	; 0x02
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    67ee:	89 81       	ldd	r24, Y+1	; 0x01
    67f0:	68 2f       	mov	r22, r24
    67f2:	88 eb       	ldi	r24, 0xB8	; 184
    67f4:	9a e2       	ldi	r25, 0x2A	; 42
    67f6:	0e 94 5e 23 	call	0x46bc	; 0x46bc <serial_sim808_sendAndResponse>
}
    67fa:	00 00       	nop
    67fc:	23 96       	adiw	r28, 0x03	; 3
    67fe:	cd bf       	out	0x3d, r28	; 61
    6800:	de bf       	out	0x3e, r29	; 62
    6802:	df 91       	pop	r29
    6804:	cf 91       	pop	r28
    6806:	08 95       	ret

00006808 <serial_filter_inStream>:

/*static*/ bool serial_filter_inStream(const char* buf, uint16_t len)
{
    6808:	2f 92       	push	r2
    680a:	3f 92       	push	r3
    680c:	4f 92       	push	r4
    680e:	5f 92       	push	r5
    6810:	6f 92       	push	r6
    6812:	7f 92       	push	r7
    6814:	8f 92       	push	r8
    6816:	9f 92       	push	r9
    6818:	af 92       	push	r10
    681a:	bf 92       	push	r11
    681c:	cf 92       	push	r12
    681e:	df 92       	push	r13
    6820:	ef 92       	push	r14
    6822:	ff 92       	push	r15
    6824:	0f 93       	push	r16
    6826:	1f 93       	push	r17
    6828:	cf 93       	push	r28
    682a:	df 93       	push	r29
    682c:	cd b7       	in	r28, 0x3d	; 61
    682e:	de b7       	in	r29, 0x3e	; 62
    6830:	ca 55       	subi	r28, 0x5A	; 90
    6832:	d1 09       	sbc	r29, r1
    6834:	cd bf       	out	0x3d, r28	; 61
    6836:	de bf       	out	0x3e, r29	; 62
    6838:	9e 01       	movw	r18, r28
    683a:	29 5b       	subi	r18, 0xB9	; 185
    683c:	3f 4f       	sbci	r19, 0xFF	; 255
    683e:	f9 01       	movw	r30, r18
    6840:	80 83       	st	Z, r24
    6842:	91 83       	std	Z+1, r25	; 0x01
    6844:	ce 01       	movw	r24, r28
    6846:	87 5b       	subi	r24, 0xB7	; 183
    6848:	9f 4f       	sbci	r25, 0xFF	; 255
    684a:	fc 01       	movw	r30, r24
    684c:	60 83       	st	Z, r22
    684e:	71 83       	std	Z+1, r23	; 0x01
	/* Sanity check for minimum length */
	if (!len) {
    6850:	ce 01       	movw	r24, r28
    6852:	87 5b       	subi	r24, 0xB7	; 183
    6854:	9f 4f       	sbci	r25, 0xFF	; 255
    6856:	fc 01       	movw	r30, r24
    6858:	80 81       	ld	r24, Z
    685a:	91 81       	ldd	r25, Z+1	; 0x01
    685c:	89 2b       	or	r24, r25
    685e:	11 f4       	brne	.+4      	; 0x6864 <serial_filter_inStream+0x5c>
		return true;
    6860:	81 e0       	ldi	r24, 0x01	; 1
    6862:	45 c7       	rjmp	.+3722   	; 0x76ee <serial_filter_inStream+0xee6>
    6864:	81 ed       	ldi	r24, 0xD1	; 209
    6866:	96 e0       	ldi	r25, 0x06	; 6
    6868:	89 a7       	std	Y+41, r24	; 0x29
    686a:	9a a7       	std	Y+42, r25	; 0x2a
static inline size_t strlen_P(const char * s);
#else
extern size_t __strlen_P(const char *) __ATTR_CONST__;  /* internal helper function */
__attribute__((__always_inline__)) static __inline__ size_t strlen_P(const char * s);
static __inline__ size_t strlen_P(const char *s) {
  return __builtin_constant_p(__builtin_strlen(s))
    686c:	89 a5       	ldd	r24, Y+41	; 0x29
    686e:	9a a5       	ldd	r25, Y+42	; 0x2a
    6870:	0f 94 3a 32 	call	0x26474	; 0x26474 <__strlen_P>
	}

	/* Check for +UGNSINF sentence reply */
	const int gnsInf_len = strlen_P(PM_TWI1_UTIL_ONBOARD_SIM808_UGNSINF_R);
    6874:	8e 87       	std	Y+14, r24	; 0x0e
    6876:	9f 87       	std	Y+15, r25	; 0x0f

	const char* lineEnd_ptr = strchr(buf, '\n');
    6878:	ce 01       	movw	r24, r28
    687a:	89 5b       	subi	r24, 0xB9	; 185
    687c:	9f 4f       	sbci	r25, 0xFF	; 255
    687e:	fc 01       	movw	r30, r24
    6880:	80 81       	ld	r24, Z
    6882:	91 81       	ldd	r25, Z+1	; 0x01
    6884:	6a e0       	ldi	r22, 0x0A	; 10
    6886:	70 e0       	ldi	r23, 0x00	; 0
    6888:	0f 94 ab 32 	call	0x26556	; 0x26556 <strchr>
    688c:	88 8b       	std	Y+16, r24	; 0x10
    688e:	99 8b       	std	Y+17, r25	; 0x11
	const int lineEnd_idx = lineEnd_ptr ?  (lineEnd_ptr - buf) : (len - 1);
    6890:	88 89       	ldd	r24, Y+16	; 0x10
    6892:	99 89       	ldd	r25, Y+17	; 0x11
    6894:	89 2b       	or	r24, r25
    6896:	69 f0       	breq	.+26     	; 0x68b2 <serial_filter_inStream+0xaa>
    6898:	28 89       	ldd	r18, Y+16	; 0x10
    689a:	39 89       	ldd	r19, Y+17	; 0x11
    689c:	ce 01       	movw	r24, r28
    689e:	89 5b       	subi	r24, 0xB9	; 185
    68a0:	9f 4f       	sbci	r25, 0xFF	; 255
    68a2:	fc 01       	movw	r30, r24
    68a4:	80 81       	ld	r24, Z
    68a6:	91 81       	ldd	r25, Z+1	; 0x01
    68a8:	a9 01       	movw	r20, r18
    68aa:	48 1b       	sub	r20, r24
    68ac:	59 0b       	sbc	r21, r25
    68ae:	ca 01       	movw	r24, r20
    68b0:	07 c0       	rjmp	.+14     	; 0x68c0 <serial_filter_inStream+0xb8>
    68b2:	ce 01       	movw	r24, r28
    68b4:	87 5b       	subi	r24, 0xB7	; 183
    68b6:	9f 4f       	sbci	r25, 0xFF	; 255
    68b8:	fc 01       	movw	r30, r24
    68ba:	80 81       	ld	r24, Z
    68bc:	91 81       	ldd	r25, Z+1	; 0x01
    68be:	01 97       	sbiw	r24, 0x01	; 1
    68c0:	8a 8b       	std	Y+18, r24	; 0x12
    68c2:	9b 8b       	std	Y+19, r25	; 0x13

	const char* gnsInf_ptr = strstr_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_UGNSINF_R);
    68c4:	ce 01       	movw	r24, r28
    68c6:	89 5b       	subi	r24, 0xB9	; 185
    68c8:	9f 4f       	sbci	r25, 0xFF	; 255
    68ca:	fc 01       	movw	r30, r24
    68cc:	80 81       	ld	r24, Z
    68ce:	91 81       	ldd	r25, Z+1	; 0x01
    68d0:	61 ed       	ldi	r22, 0xD1	; 209
    68d2:	76 e0       	ldi	r23, 0x06	; 6
    68d4:	0f 94 74 32 	call	0x264e8	; 0x264e8 <strstr_P>
    68d8:	8c 8b       	std	Y+20, r24	; 0x14
    68da:	9d 8b       	std	Y+21, r25	; 0x15
	const int gnsInf_idx = gnsInf_ptr ?  (gnsInf_ptr - buf) : (len - 1);
    68dc:	8c 89       	ldd	r24, Y+20	; 0x14
    68de:	9d 89       	ldd	r25, Y+21	; 0x15
    68e0:	89 2b       	or	r24, r25
    68e2:	69 f0       	breq	.+26     	; 0x68fe <serial_filter_inStream+0xf6>
    68e4:	2c 89       	ldd	r18, Y+20	; 0x14
    68e6:	3d 89       	ldd	r19, Y+21	; 0x15
    68e8:	ce 01       	movw	r24, r28
    68ea:	89 5b       	subi	r24, 0xB9	; 185
    68ec:	9f 4f       	sbci	r25, 0xFF	; 255
    68ee:	fc 01       	movw	r30, r24
    68f0:	80 81       	ld	r24, Z
    68f2:	91 81       	ldd	r25, Z+1	; 0x01
    68f4:	a9 01       	movw	r20, r18
    68f6:	48 1b       	sub	r20, r24
    68f8:	59 0b       	sbc	r21, r25
    68fa:	ca 01       	movw	r24, r20
    68fc:	07 c0       	rjmp	.+14     	; 0x690c <serial_filter_inStream+0x104>
    68fe:	ce 01       	movw	r24, r28
    6900:	87 5b       	subi	r24, 0xB7	; 183
    6902:	9f 4f       	sbci	r25, 0xFF	; 255
    6904:	fc 01       	movw	r30, r24
    6906:	80 81       	ld	r24, Z
    6908:	91 81       	ldd	r25, Z+1	; 0x01
    690a:	01 97       	sbiw	r24, 0x01	; 1
    690c:	8e 8b       	std	Y+22, r24	; 0x16
    690e:	9f 8b       	std	Y+23, r25	; 0x17

	const char* rxOk_ptr = strstr_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_OK_R);
    6910:	ce 01       	movw	r24, r28
    6912:	89 5b       	subi	r24, 0xB9	; 185
    6914:	9f 4f       	sbci	r25, 0xFF	; 255
    6916:	fc 01       	movw	r30, r24
    6918:	80 81       	ld	r24, Z
    691a:	91 81       	ldd	r25, Z+1	; 0x01
    691c:	6e ec       	ldi	r22, 0xCE	; 206
    691e:	76 e0       	ldi	r23, 0x06	; 6
    6920:	0f 94 74 32 	call	0x264e8	; 0x264e8 <strstr_P>
    6924:	88 8f       	std	Y+24, r24	; 0x18
    6926:	99 8f       	std	Y+25, r25	; 0x19
	if (rxOk_ptr) {
    6928:	88 8d       	ldd	r24, Y+24	; 0x18
    692a:	99 8d       	ldd	r25, Y+25	; 0x19
    692c:	89 2b       	or	r24, r25
    692e:	19 f0       	breq	.+6      	; 0x6936 <serial_filter_inStream+0x12e>
		g_usart1_rx_OK = true;
    6930:	81 e0       	ldi	r24, 0x01	; 1
    6932:	80 93 6f 25 	sts	0x256F, r24	; 0x80256f <g_usart1_rx_OK>
	}

	/* Responders for SIM808 initiated requests/status */
	if (g_gsm_enable && g_gsm_aprs_enable) {
    6936:	80 91 f4 27 	lds	r24, 0x27F4	; 0x8027f4 <g_gsm_enable>
    693a:	88 23       	and	r24, r24
    693c:	09 f4       	brne	.+2      	; 0x6940 <serial_filter_inStream+0x138>
    693e:	be c1       	rjmp	.+892    	; 0x6cbc <serial_filter_inStream+0x4b4>
    6940:	80 91 f5 27 	lds	r24, 0x27F5	; 0x8027f5 <g_gsm_aprs_enable>
    6944:	88 23       	and	r24, r24
    6946:	09 f4       	brne	.+2      	; 0x694a <serial_filter_inStream+0x142>
    6948:	b9 c1       	rjmp	.+882    	; 0x6cbc <serial_filter_inStream+0x4b4>
		int val[2] = { 0 };
    694a:	1b a6       	std	Y+43, r1	; 0x2b
    694c:	1c a6       	std	Y+44, r1	; 0x2c
    694e:	1d a6       	std	Y+45, r1	; 0x2d
    6950:	1e a6       	std	Y+46, r1	; 0x2e
		char outStr[2][4] = { 0 };
    6952:	28 e0       	ldi	r18, 0x08	; 8
    6954:	ce 01       	movw	r24, r28
    6956:	8f 96       	adiw	r24, 0x2f	; 47
    6958:	fc 01       	movw	r30, r24
    695a:	32 2f       	mov	r19, r18
    695c:	11 92       	st	Z+, r1
    695e:	3a 95       	dec	r19
    6960:	e9 f7       	brne	.-6      	; 0x695c <serial_filter_inStream+0x154>

		if (10 == sscanf_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DDSS,
    6962:	ce 01       	movw	r24, r28
    6964:	8f 96       	adiw	r24, 0x2f	; 47
    6966:	07 96       	adiw	r24, 0x07	; 7
    6968:	29 2f       	mov	r18, r25
    696a:	2f 93       	push	r18
    696c:	8f 93       	push	r24
    696e:	ce 01       	movw	r24, r28
    6970:	8f 96       	adiw	r24, 0x2f	; 47
    6972:	06 96       	adiw	r24, 0x06	; 6
    6974:	29 2f       	mov	r18, r25
    6976:	2f 93       	push	r18
    6978:	8f 93       	push	r24
    697a:	ce 01       	movw	r24, r28
    697c:	8f 96       	adiw	r24, 0x2f	; 47
    697e:	05 96       	adiw	r24, 0x05	; 5
    6980:	29 2f       	mov	r18, r25
    6982:	2f 93       	push	r18
    6984:	8f 93       	push	r24
    6986:	ce 01       	movw	r24, r28
    6988:	8f 96       	adiw	r24, 0x2f	; 47
    698a:	04 96       	adiw	r24, 0x04	; 4
    698c:	29 2f       	mov	r18, r25
    698e:	2f 93       	push	r18
    6990:	8f 93       	push	r24
    6992:	ce 01       	movw	r24, r28
    6994:	8f 96       	adiw	r24, 0x2f	; 47
    6996:	03 96       	adiw	r24, 0x03	; 3
    6998:	29 2f       	mov	r18, r25
    699a:	2f 93       	push	r18
    699c:	8f 93       	push	r24
    699e:	ce 01       	movw	r24, r28
    69a0:	8f 96       	adiw	r24, 0x2f	; 47
    69a2:	02 96       	adiw	r24, 0x02	; 2
    69a4:	29 2f       	mov	r18, r25
    69a6:	2f 93       	push	r18
    69a8:	8f 93       	push	r24
    69aa:	ce 01       	movw	r24, r28
    69ac:	8f 96       	adiw	r24, 0x2f	; 47
    69ae:	01 96       	adiw	r24, 0x01	; 1
    69b0:	29 2f       	mov	r18, r25
    69b2:	2f 93       	push	r18
    69b4:	8f 93       	push	r24
    69b6:	ce 01       	movw	r24, r28
    69b8:	8f 96       	adiw	r24, 0x2f	; 47
    69ba:	29 2f       	mov	r18, r25
    69bc:	2f 93       	push	r18
    69be:	8f 93       	push	r24
    69c0:	ce 01       	movw	r24, r28
    69c2:	8b 96       	adiw	r24, 0x2b	; 43
    69c4:	02 96       	adiw	r24, 0x02	; 2
    69c6:	29 2f       	mov	r18, r25
    69c8:	2f 93       	push	r18
    69ca:	8f 93       	push	r24
    69cc:	ce 01       	movw	r24, r28
    69ce:	8b 96       	adiw	r24, 0x2b	; 43
    69d0:	29 2f       	mov	r18, r25
    69d2:	2f 93       	push	r18
    69d4:	8f 93       	push	r24
    69d6:	88 e0       	ldi	r24, 0x08	; 8
    69d8:	97 e0       	ldi	r25, 0x07	; 7
    69da:	89 2f       	mov	r24, r25
    69dc:	8f 93       	push	r24
    69de:	88 e0       	ldi	r24, 0x08	; 8
    69e0:	97 e0       	ldi	r25, 0x07	; 7
    69e2:	8f 93       	push	r24
    69e4:	ce 01       	movw	r24, r28
    69e6:	89 5b       	subi	r24, 0xB9	; 185
    69e8:	9f 4f       	sbci	r25, 0xFF	; 255
    69ea:	fc 01       	movw	r30, r24
    69ec:	21 81       	ldd	r18, Z+1	; 0x01
    69ee:	2f 93       	push	r18
    69f0:	fc 01       	movw	r30, r24
    69f2:	80 81       	ld	r24, Z
    69f4:	8f 93       	push	r24
    69f6:	0f 94 cd 33 	call	0x2679a	; 0x2679a <sscanf_P>
    69fa:	2d b7       	in	r18, 0x3d	; 61
    69fc:	3e b7       	in	r19, 0x3e	; 62
    69fe:	28 5e       	subi	r18, 0xE8	; 232
    6a00:	3f 4f       	sbci	r19, 0xFF	; 255
    6a02:	cd bf       	out	0x3d, r28	; 61
    6a04:	de bf       	out	0x3e, r29	; 62
    6a06:	0a 97       	sbiw	r24, 0x0a	; 10
    6a08:	09 f0       	breq	.+2      	; 0x6a0c <serial_filter_inStream+0x204>
    6a0a:	42 c0       	rjmp	.+132    	; 0x6a90 <serial_filter_inStream+0x288>
			&(val[0]), &(val[1]),
			&(outStr[0][0]), &(outStr[0][1]), &(outStr[0][2]), &(outStr[0][3]), &(outStr[1][0]), &(outStr[1][1]), &(outStr[1][2]), &(outStr[1][3]))) {
			if ((val[1] != C_GSM_CREG_STAT_REGHOME) && (val[1] != C_GSM_CREG_STAT_REGROAMING)) {
    6a0c:	8d a5       	ldd	r24, Y+45	; 0x2d
    6a0e:	9e a5       	ldd	r25, Y+46	; 0x2e
    6a10:	01 97       	sbiw	r24, 0x01	; 1
    6a12:	d9 f0       	breq	.+54     	; 0x6a4a <serial_filter_inStream+0x242>
    6a14:	8d a5       	ldd	r24, Y+45	; 0x2d
    6a16:	9e a5       	ldd	r25, Y+46	; 0x2e
    6a18:	05 97       	sbiw	r24, 0x05	; 5
    6a1a:	b9 f0       	breq	.+46     	; 0x6a4a <serial_filter_inStream+0x242>
				irqflags_t flags = cpu_irq_save();
    6a1c:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <cpu_irq_save>
    6a20:	8a 8f       	std	Y+26, r24	; 0x1a
				memset(g_gsm_cell_lac, 0, sizeof(g_gsm_cell_lac));
    6a22:	44 e0       	ldi	r20, 0x04	; 4
    6a24:	50 e0       	ldi	r21, 0x00	; 0
    6a26:	60 e0       	ldi	r22, 0x00	; 0
    6a28:	70 e0       	ldi	r23, 0x00	; 0
    6a2a:	88 ef       	ldi	r24, 0xF8	; 248
    6a2c:	97 e2       	ldi	r25, 0x27	; 39
    6a2e:	0f 94 a4 32 	call	0x26548	; 0x26548 <memset>
				memset(g_gsm_cell_ci,  0, sizeof(g_gsm_cell_ci));
    6a32:	44 e0       	ldi	r20, 0x04	; 4
    6a34:	50 e0       	ldi	r21, 0x00	; 0
    6a36:	60 e0       	ldi	r22, 0x00	; 0
    6a38:	70 e0       	ldi	r23, 0x00	; 0
    6a3a:	8c ef       	ldi	r24, 0xFC	; 252
    6a3c:	97 e2       	ldi	r25, 0x27	; 39
    6a3e:	0f 94 a4 32 	call	0x26548	; 0x26548 <memset>
				cpu_irq_restore(flags);
    6a42:	8a 8d       	ldd	r24, Y+26	; 0x1a
    6a44:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <cpu_irq_restore>
		char outStr[2][4] = { 0 };

		if (10 == sscanf_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DDSS,
			&(val[0]), &(val[1]),
			&(outStr[0][0]), &(outStr[0][1]), &(outStr[0][2]), &(outStr[0][3]), &(outStr[1][0]), &(outStr[1][1]), &(outStr[1][2]), &(outStr[1][3]))) {
			if ((val[1] != C_GSM_CREG_STAT_REGHOME) && (val[1] != C_GSM_CREG_STAT_REGROAMING)) {
    6a48:	1e c0       	rjmp	.+60     	; 0x6a86 <serial_filter_inStream+0x27e>
				irqflags_t flags = cpu_irq_save();
				memset(g_gsm_cell_lac, 0, sizeof(g_gsm_cell_lac));
				memset(g_gsm_cell_ci,  0, sizeof(g_gsm_cell_ci));
				cpu_irq_restore(flags);
			} else {
				irqflags_t flags = cpu_irq_save();
    6a4a:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <cpu_irq_save>
    6a4e:	8b 8f       	std	Y+27, r24	; 0x1b
				memcpy(g_gsm_cell_lac, &(outStr[0][0]), sizeof(g_gsm_cell_lac));
    6a50:	8f a5       	ldd	r24, Y+47	; 0x2f
    6a52:	98 a9       	ldd	r25, Y+48	; 0x30
    6a54:	a9 a9       	ldd	r26, Y+49	; 0x31
    6a56:	ba a9       	ldd	r27, Y+50	; 0x32
    6a58:	80 93 f8 27 	sts	0x27F8, r24	; 0x8027f8 <g_gsm_cell_lac>
    6a5c:	90 93 f9 27 	sts	0x27F9, r25	; 0x8027f9 <g_gsm_cell_lac+0x1>
    6a60:	a0 93 fa 27 	sts	0x27FA, r26	; 0x8027fa <g_gsm_cell_lac+0x2>
    6a64:	b0 93 fb 27 	sts	0x27FB, r27	; 0x8027fb <g_gsm_cell_lac+0x3>
				memcpy(g_gsm_cell_ci,  &(outStr[1][0]), sizeof(g_gsm_cell_ci));
    6a68:	8b a9       	ldd	r24, Y+51	; 0x33
    6a6a:	9c a9       	ldd	r25, Y+52	; 0x34
    6a6c:	ad a9       	ldd	r26, Y+53	; 0x35
    6a6e:	be a9       	ldd	r27, Y+54	; 0x36
    6a70:	80 93 fc 27 	sts	0x27FC, r24	; 0x8027fc <g_gsm_cell_ci>
    6a74:	90 93 fd 27 	sts	0x27FD, r25	; 0x8027fd <g_gsm_cell_ci+0x1>
    6a78:	a0 93 fe 27 	sts	0x27FE, r26	; 0x8027fe <g_gsm_cell_ci+0x2>
    6a7c:	b0 93 ff 27 	sts	0x27FF, r27	; 0x8027ff <g_gsm_cell_ci+0x3>
				cpu_irq_restore(flags);
    6a80:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6a82:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <cpu_irq_restore>
			}
			serial_gsm_rx_creg((uint8_t)val[1]);
    6a86:	8d a5       	ldd	r24, Y+45	; 0x2d
    6a88:	9e a5       	ldd	r25, Y+46	; 0x2e
    6a8a:	0e 94 57 25 	call	0x4aae	; 0x4aae <serial_gsm_rx_creg>
    6a8e:	16 c1       	rjmp	.+556    	; 0x6cbc <serial_filter_inStream+0x4b4>

		} else if (9 == sscanf_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DSS,
    6a90:	ce 01       	movw	r24, r28
    6a92:	8f 96       	adiw	r24, 0x2f	; 47
    6a94:	07 96       	adiw	r24, 0x07	; 7
    6a96:	29 2f       	mov	r18, r25
    6a98:	2f 93       	push	r18
    6a9a:	8f 93       	push	r24
    6a9c:	ce 01       	movw	r24, r28
    6a9e:	8f 96       	adiw	r24, 0x2f	; 47
    6aa0:	06 96       	adiw	r24, 0x06	; 6
    6aa2:	29 2f       	mov	r18, r25
    6aa4:	2f 93       	push	r18
    6aa6:	8f 93       	push	r24
    6aa8:	ce 01       	movw	r24, r28
    6aaa:	8f 96       	adiw	r24, 0x2f	; 47
    6aac:	05 96       	adiw	r24, 0x05	; 5
    6aae:	29 2f       	mov	r18, r25
    6ab0:	2f 93       	push	r18
    6ab2:	8f 93       	push	r24
    6ab4:	ce 01       	movw	r24, r28
    6ab6:	8f 96       	adiw	r24, 0x2f	; 47
    6ab8:	04 96       	adiw	r24, 0x04	; 4
    6aba:	29 2f       	mov	r18, r25
    6abc:	2f 93       	push	r18
    6abe:	8f 93       	push	r24
    6ac0:	ce 01       	movw	r24, r28
    6ac2:	8f 96       	adiw	r24, 0x2f	; 47
    6ac4:	03 96       	adiw	r24, 0x03	; 3
    6ac6:	29 2f       	mov	r18, r25
    6ac8:	2f 93       	push	r18
    6aca:	8f 93       	push	r24
    6acc:	ce 01       	movw	r24, r28
    6ace:	8f 96       	adiw	r24, 0x2f	; 47
    6ad0:	02 96       	adiw	r24, 0x02	; 2
    6ad2:	29 2f       	mov	r18, r25
    6ad4:	2f 93       	push	r18
    6ad6:	8f 93       	push	r24
    6ad8:	ce 01       	movw	r24, r28
    6ada:	8f 96       	adiw	r24, 0x2f	; 47
    6adc:	01 96       	adiw	r24, 0x01	; 1
    6ade:	29 2f       	mov	r18, r25
    6ae0:	2f 93       	push	r18
    6ae2:	8f 93       	push	r24
    6ae4:	ce 01       	movw	r24, r28
    6ae6:	8f 96       	adiw	r24, 0x2f	; 47
    6ae8:	29 2f       	mov	r18, r25
    6aea:	2f 93       	push	r18
    6aec:	8f 93       	push	r24
    6aee:	ce 01       	movw	r24, r28
    6af0:	8b 96       	adiw	r24, 0x2b	; 43
    6af2:	29 2f       	mov	r18, r25
    6af4:	2f 93       	push	r18
    6af6:	8f 93       	push	r24
    6af8:	88 ee       	ldi	r24, 0xE8	; 232
    6afa:	96 e0       	ldi	r25, 0x06	; 6
    6afc:	89 2f       	mov	r24, r25
    6afe:	8f 93       	push	r24
    6b00:	88 ee       	ldi	r24, 0xE8	; 232
    6b02:	96 e0       	ldi	r25, 0x06	; 6
    6b04:	8f 93       	push	r24
    6b06:	ce 01       	movw	r24, r28
    6b08:	89 5b       	subi	r24, 0xB9	; 185
    6b0a:	9f 4f       	sbci	r25, 0xFF	; 255
    6b0c:	fc 01       	movw	r30, r24
    6b0e:	21 81       	ldd	r18, Z+1	; 0x01
    6b10:	2f 93       	push	r18
    6b12:	fc 01       	movw	r30, r24
    6b14:	80 81       	ld	r24, Z
    6b16:	8f 93       	push	r24
    6b18:	0f 94 cd 33 	call	0x2679a	; 0x2679a <sscanf_P>
    6b1c:	2d b7       	in	r18, 0x3d	; 61
    6b1e:	3e b7       	in	r19, 0x3e	; 62
    6b20:	2a 5e       	subi	r18, 0xEA	; 234
    6b22:	3f 4f       	sbci	r19, 0xFF	; 255
    6b24:	cd bf       	out	0x3d, r28	; 61
    6b26:	de bf       	out	0x3e, r29	; 62
    6b28:	09 97       	sbiw	r24, 0x09	; 9
    6b2a:	09 f0       	breq	.+2      	; 0x6b2e <serial_filter_inStream+0x326>
    6b2c:	42 c0       	rjmp	.+132    	; 0x6bb2 <serial_filter_inStream+0x3aa>
			&(val[0]),
			&(outStr[0][0]), &(outStr[0][1]), &(outStr[0][2]), &(outStr[0][3]), &(outStr[1][0]), &(outStr[1][1]), &(outStr[1][2]), &(outStr[1][3]))) {
			if ((val[0] != C_GSM_CREG_STAT_REGHOME) && (val[0] != C_GSM_CREG_STAT_REGROAMING)) {
    6b2e:	8b a5       	ldd	r24, Y+43	; 0x2b
    6b30:	9c a5       	ldd	r25, Y+44	; 0x2c
    6b32:	01 97       	sbiw	r24, 0x01	; 1
    6b34:	d9 f0       	breq	.+54     	; 0x6b6c <serial_filter_inStream+0x364>
    6b36:	8b a5       	ldd	r24, Y+43	; 0x2b
    6b38:	9c a5       	ldd	r25, Y+44	; 0x2c
    6b3a:	05 97       	sbiw	r24, 0x05	; 5
    6b3c:	b9 f0       	breq	.+46     	; 0x6b6c <serial_filter_inStream+0x364>
				irqflags_t flags = cpu_irq_save();
    6b3e:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <cpu_irq_save>
    6b42:	8c 8f       	std	Y+28, r24	; 0x1c
				memset(g_gsm_cell_lac, 0, sizeof(g_gsm_cell_lac));
    6b44:	44 e0       	ldi	r20, 0x04	; 4
    6b46:	50 e0       	ldi	r21, 0x00	; 0
    6b48:	60 e0       	ldi	r22, 0x00	; 0
    6b4a:	70 e0       	ldi	r23, 0x00	; 0
    6b4c:	88 ef       	ldi	r24, 0xF8	; 248
    6b4e:	97 e2       	ldi	r25, 0x27	; 39
    6b50:	0f 94 a4 32 	call	0x26548	; 0x26548 <memset>
				memset(g_gsm_cell_ci,  0, sizeof(g_gsm_cell_ci));
    6b54:	44 e0       	ldi	r20, 0x04	; 4
    6b56:	50 e0       	ldi	r21, 0x00	; 0
    6b58:	60 e0       	ldi	r22, 0x00	; 0
    6b5a:	70 e0       	ldi	r23, 0x00	; 0
    6b5c:	8c ef       	ldi	r24, 0xFC	; 252
    6b5e:	97 e2       	ldi	r25, 0x27	; 39
    6b60:	0f 94 a4 32 	call	0x26548	; 0x26548 <memset>
				cpu_irq_restore(flags);
    6b64:	8c 8d       	ldd	r24, Y+28	; 0x1c
    6b66:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <cpu_irq_restore>
			serial_gsm_rx_creg((uint8_t)val[1]);

		} else if (9 == sscanf_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DSS,
			&(val[0]),
			&(outStr[0][0]), &(outStr[0][1]), &(outStr[0][2]), &(outStr[0][3]), &(outStr[1][0]), &(outStr[1][1]), &(outStr[1][2]), &(outStr[1][3]))) {
			if ((val[0] != C_GSM_CREG_STAT_REGHOME) && (val[0] != C_GSM_CREG_STAT_REGROAMING)) {
    6b6a:	1e c0       	rjmp	.+60     	; 0x6ba8 <serial_filter_inStream+0x3a0>
				irqflags_t flags = cpu_irq_save();
				memset(g_gsm_cell_lac, 0, sizeof(g_gsm_cell_lac));
				memset(g_gsm_cell_ci,  0, sizeof(g_gsm_cell_ci));
				cpu_irq_restore(flags);
			} else {
				irqflags_t flags = cpu_irq_save();
    6b6c:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <cpu_irq_save>
    6b70:	8d 8f       	std	Y+29, r24	; 0x1d
				memcpy(g_gsm_cell_lac, &(outStr[0][0]), sizeof(g_gsm_cell_lac));
    6b72:	8f a5       	ldd	r24, Y+47	; 0x2f
    6b74:	98 a9       	ldd	r25, Y+48	; 0x30
    6b76:	a9 a9       	ldd	r26, Y+49	; 0x31
    6b78:	ba a9       	ldd	r27, Y+50	; 0x32
    6b7a:	80 93 f8 27 	sts	0x27F8, r24	; 0x8027f8 <g_gsm_cell_lac>
    6b7e:	90 93 f9 27 	sts	0x27F9, r25	; 0x8027f9 <g_gsm_cell_lac+0x1>
    6b82:	a0 93 fa 27 	sts	0x27FA, r26	; 0x8027fa <g_gsm_cell_lac+0x2>
    6b86:	b0 93 fb 27 	sts	0x27FB, r27	; 0x8027fb <g_gsm_cell_lac+0x3>
				memcpy(g_gsm_cell_ci,  &(outStr[1][0]), sizeof(g_gsm_cell_ci));
    6b8a:	8b a9       	ldd	r24, Y+51	; 0x33
    6b8c:	9c a9       	ldd	r25, Y+52	; 0x34
    6b8e:	ad a9       	ldd	r26, Y+53	; 0x35
    6b90:	be a9       	ldd	r27, Y+54	; 0x36
    6b92:	80 93 fc 27 	sts	0x27FC, r24	; 0x8027fc <g_gsm_cell_ci>
    6b96:	90 93 fd 27 	sts	0x27FD, r25	; 0x8027fd <g_gsm_cell_ci+0x1>
    6b9a:	a0 93 fe 27 	sts	0x27FE, r26	; 0x8027fe <g_gsm_cell_ci+0x2>
    6b9e:	b0 93 ff 27 	sts	0x27FF, r27	; 0x8027ff <g_gsm_cell_ci+0x3>
				cpu_irq_restore(flags);
    6ba2:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6ba4:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <cpu_irq_restore>
			}
			serial_gsm_rx_creg((uint8_t)val[0]);
    6ba8:	8b a5       	ldd	r24, Y+43	; 0x2b
    6baa:	9c a5       	ldd	r25, Y+44	; 0x2c
    6bac:	0e 94 57 25 	call	0x4aae	; 0x4aae <serial_gsm_rx_creg>
    6bb0:	85 c0       	rjmp	.+266    	; 0x6cbc <serial_filter_inStream+0x4b4>

		} else if (2 == sscanf_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DD,
    6bb2:	ce 01       	movw	r24, r28
    6bb4:	8b 96       	adiw	r24, 0x2b	; 43
    6bb6:	02 96       	adiw	r24, 0x02	; 2
    6bb8:	29 2f       	mov	r18, r25
    6bba:	2f 93       	push	r18
    6bbc:	8f 93       	push	r24
    6bbe:	ce 01       	movw	r24, r28
    6bc0:	8b 96       	adiw	r24, 0x2b	; 43
    6bc2:	29 2f       	mov	r18, r25
    6bc4:	2f 93       	push	r18
    6bc6:	8f 93       	push	r24
    6bc8:	8b ed       	ldi	r24, 0xDB	; 219
    6bca:	96 e0       	ldi	r25, 0x06	; 6
    6bcc:	89 2f       	mov	r24, r25
    6bce:	8f 93       	push	r24
    6bd0:	8b ed       	ldi	r24, 0xDB	; 219
    6bd2:	96 e0       	ldi	r25, 0x06	; 6
    6bd4:	8f 93       	push	r24
    6bd6:	ce 01       	movw	r24, r28
    6bd8:	89 5b       	subi	r24, 0xB9	; 185
    6bda:	9f 4f       	sbci	r25, 0xFF	; 255
    6bdc:	fc 01       	movw	r30, r24
    6bde:	21 81       	ldd	r18, Z+1	; 0x01
    6be0:	2f 93       	push	r18
    6be2:	fc 01       	movw	r30, r24
    6be4:	80 81       	ld	r24, Z
    6be6:	8f 93       	push	r24
    6be8:	0f 94 cd 33 	call	0x2679a	; 0x2679a <sscanf_P>
    6bec:	2d b7       	in	r18, 0x3d	; 61
    6bee:	3e b7       	in	r19, 0x3e	; 62
    6bf0:	28 5f       	subi	r18, 0xF8	; 248
    6bf2:	3f 4f       	sbci	r19, 0xFF	; 255
    6bf4:	cd bf       	out	0x3d, r28	; 61
    6bf6:	de bf       	out	0x3e, r29	; 62
    6bf8:	02 97       	sbiw	r24, 0x02	; 2
    6bfa:	19 f5       	brne	.+70     	; 0x6c42 <serial_filter_inStream+0x43a>
			&(val[0]), &(val[1]))) {
			if ((val[1] != C_GSM_CREG_STAT_REGHOME) && (val[1] != C_GSM_CREG_STAT_REGROAMING)) {
    6bfc:	8d a5       	ldd	r24, Y+45	; 0x2d
    6bfe:	9e a5       	ldd	r25, Y+46	; 0x2e
    6c00:	01 97       	sbiw	r24, 0x01	; 1
    6c02:	d1 f0       	breq	.+52     	; 0x6c38 <serial_filter_inStream+0x430>
    6c04:	8d a5       	ldd	r24, Y+45	; 0x2d
    6c06:	9e a5       	ldd	r25, Y+46	; 0x2e
    6c08:	05 97       	sbiw	r24, 0x05	; 5
    6c0a:	b1 f0       	breq	.+44     	; 0x6c38 <serial_filter_inStream+0x430>
				irqflags_t flags = cpu_irq_save();
    6c0c:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <cpu_irq_save>
    6c10:	8e 8f       	std	Y+30, r24	; 0x1e
				memset(g_gsm_cell_lac, 0, sizeof(g_gsm_cell_lac));
    6c12:	44 e0       	ldi	r20, 0x04	; 4
    6c14:	50 e0       	ldi	r21, 0x00	; 0
    6c16:	60 e0       	ldi	r22, 0x00	; 0
    6c18:	70 e0       	ldi	r23, 0x00	; 0
    6c1a:	88 ef       	ldi	r24, 0xF8	; 248
    6c1c:	97 e2       	ldi	r25, 0x27	; 39
    6c1e:	0f 94 a4 32 	call	0x26548	; 0x26548 <memset>
				memset(g_gsm_cell_ci,  0, sizeof(g_gsm_cell_ci));
    6c22:	44 e0       	ldi	r20, 0x04	; 4
    6c24:	50 e0       	ldi	r21, 0x00	; 0
    6c26:	60 e0       	ldi	r22, 0x00	; 0
    6c28:	70 e0       	ldi	r23, 0x00	; 0
    6c2a:	8c ef       	ldi	r24, 0xFC	; 252
    6c2c:	97 e2       	ldi	r25, 0x27	; 39
    6c2e:	0f 94 a4 32 	call	0x26548	; 0x26548 <memset>
				cpu_irq_restore(flags);
    6c32:	8e 8d       	ldd	r24, Y+30	; 0x1e
    6c34:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <cpu_irq_restore>
			}
			serial_gsm_rx_creg((uint8_t)val[1]);
    6c38:	8d a5       	ldd	r24, Y+45	; 0x2d
    6c3a:	9e a5       	ldd	r25, Y+46	; 0x2e
    6c3c:	0e 94 57 25 	call	0x4aae	; 0x4aae <serial_gsm_rx_creg>
    6c40:	3d c0       	rjmp	.+122    	; 0x6cbc <serial_filter_inStream+0x4b4>

		} else if (!strncmp_P((char*)buf, PM_TWI1_UTIL_ONBOARD_SIM808_CGATT_R, sizeof(PM_TWI1_UTIL_ONBOARD_SIM808_CGATT_R) - 1)) {
    6c42:	ce 01       	movw	r24, r28
    6c44:	89 5b       	subi	r24, 0xB9	; 185
    6c46:	9f 4f       	sbci	r25, 0xFF	; 255
    6c48:	fc 01       	movw	r30, r24
    6c4a:	80 81       	ld	r24, Z
    6c4c:	91 81       	ldd	r25, Z+1	; 0x01
    6c4e:	48 e0       	ldi	r20, 0x08	; 8
    6c50:	50 e0       	ldi	r21, 0x00	; 0
    6c52:	6b e2       	ldi	r22, 0x2B	; 43
    6c54:	77 e0       	ldi	r23, 0x07	; 7
    6c56:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    6c5a:	89 2b       	or	r24, r25
    6c5c:	f1 f4       	brne	.+60     	; 0x6c9a <serial_filter_inStream+0x492>
			int val[1] = { 0 };
    6c5e:	1f aa       	std	Y+55, r1	; 0x37
    6c60:	18 ae       	std	Y+56, r1	; 0x38
			if (myStringToVar((char*)buf + (sizeof(PM_TWI1_UTIL_ONBOARD_SIM808_CGATT_R) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    6c62:	ce 01       	movw	r24, r28
    6c64:	89 5b       	subi	r24, 0xB9	; 185
    6c66:	9f 4f       	sbci	r25, 0xFF	; 255
    6c68:	fc 01       	movw	r30, r24
    6c6a:	80 81       	ld	r24, Z
    6c6c:	91 81       	ldd	r25, Z+1	; 0x01
    6c6e:	08 96       	adiw	r24, 0x08	; 8
    6c70:	9e 01       	movw	r18, r28
    6c72:	29 5c       	subi	r18, 0xC9	; 201
    6c74:	3f 4f       	sbci	r19, 0xFF	; 255
    6c76:	79 01       	movw	r14, r18
    6c78:	00 e0       	ldi	r16, 0x00	; 0
    6c7a:	10 e0       	ldi	r17, 0x00	; 0
    6c7c:	20 e0       	ldi	r18, 0x00	; 0
    6c7e:	30 e0       	ldi	r19, 0x00	; 0
    6c80:	43 e0       	ldi	r20, 0x03	; 3
    6c82:	50 e0       	ldi	r21, 0x00	; 0
    6c84:	60 e0       	ldi	r22, 0x00	; 0
    6c86:	70 e0       	ldi	r23, 0x00	; 0
    6c88:	0e 94 9f db 	call	0x1b73e	; 0x1b73e <myStringToVar>
    6c8c:	89 2b       	or	r24, r25
    6c8e:	b1 f0       	breq	.+44     	; 0x6cbc <serial_filter_inStream+0x4b4>
				serial_gsm_rx_cgatt((uint8_t)val[0]);
    6c90:	8f a9       	ldd	r24, Y+55	; 0x37
    6c92:	98 ad       	ldd	r25, Y+56	; 0x38
    6c94:	0e 94 b0 25 	call	0x4b60	; 0x4b60 <serial_gsm_rx_cgatt>
    6c98:	11 c0       	rjmp	.+34     	; 0x6cbc <serial_filter_inStream+0x4b4>
			}

		} else if (!strncmp_P((char*)buf, PM_TWI1_UTIL_ONBOARD_SIM808_RING_R, sizeof(PM_TWI1_UTIL_ONBOARD_SIM808_RING_R) - 1)) {
    6c9a:	ce 01       	movw	r24, r28
    6c9c:	89 5b       	subi	r24, 0xB9	; 185
    6c9e:	9f 4f       	sbci	r25, 0xFF	; 255
    6ca0:	fc 01       	movw	r30, r24
    6ca2:	80 81       	ld	r24, Z
    6ca4:	91 81       	ldd	r25, Z+1	; 0x01
    6ca6:	44 e0       	ldi	r20, 0x04	; 4
    6ca8:	50 e0       	ldi	r21, 0x00	; 0
    6caa:	64 e3       	ldi	r22, 0x34	; 52
    6cac:	77 e0       	ldi	r23, 0x07	; 7
    6cae:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    6cb2:	89 2b       	or	r24, r25
    6cb4:	19 f4       	brne	.+6      	; 0x6cbc <serial_filter_inStream+0x4b4>
			g_gsm_ring = true;
    6cb6:	81 e0       	ldi	r24, 0x01	; 1
    6cb8:	80 93 0e 28 	sts	0x280E, r24	; 0x80280e <g_gsm_ring>
		}
	}

	char* ptr = (char*) gnsInf_ptr;
    6cbc:	8c 89       	ldd	r24, Y+20	; 0x14
    6cbe:	9d 89       	ldd	r25, Y+21	; 0x15
    6cc0:	89 83       	std	Y+1, r24	; 0x01
    6cc2:	9a 83       	std	Y+2, r25	; 0x02
	if (!gnsInf_ptr) {
    6cc4:	8c 89       	ldd	r24, Y+20	; 0x14
    6cc6:	9d 89       	ldd	r25, Y+21	; 0x15
    6cc8:	89 2b       	or	r24, r25
    6cca:	11 f4       	brne	.+4      	; 0x6cd0 <serial_filter_inStream+0x4c8>
		return false;
    6ccc:	80 e0       	ldi	r24, 0x00	; 0
    6cce:	0f c5       	rjmp	.+2590   	; 0x76ee <serial_filter_inStream+0xee6>

	} else if (gnsInf_idx < lineEnd_idx) {
    6cd0:	2e 89       	ldd	r18, Y+22	; 0x16
    6cd2:	3f 89       	ldd	r19, Y+23	; 0x17
    6cd4:	8a 89       	ldd	r24, Y+18	; 0x12
    6cd6:	9b 89       	ldd	r25, Y+19	; 0x13
    6cd8:	28 17       	cp	r18, r24
    6cda:	39 07       	cpc	r19, r25
    6cdc:	0c f0       	brlt	.+2      	; 0x6ce0 <serial_filter_inStream+0x4d8>
    6cde:	06 c5       	rjmp	.+2572   	; 0x76ec <serial_filter_inStream+0xee4>
		irqflags_t flags;
		ptr += gnsInf_idx + gnsInf_len;
    6ce0:	2e 89       	ldd	r18, Y+22	; 0x16
    6ce2:	3f 89       	ldd	r19, Y+23	; 0x17
    6ce4:	8e 85       	ldd	r24, Y+14	; 0x0e
    6ce6:	9f 85       	ldd	r25, Y+15	; 0x0f
    6ce8:	82 0f       	add	r24, r18
    6cea:	93 1f       	adc	r25, r19
    6cec:	9c 01       	movw	r18, r24
    6cee:	89 81       	ldd	r24, Y+1	; 0x01
    6cf0:	9a 81       	ldd	r25, Y+2	; 0x02
    6cf2:	82 0f       	add	r24, r18
    6cf4:	93 1f       	adc	r25, r19
    6cf6:	89 83       	std	Y+1, r24	; 0x01
    6cf8:	9a 83       	std	Y+2, r25	; 0x02

		uint8_t idx = 0;
    6cfa:	1b 82       	std	Y+3, r1	; 0x03
		int16_t restLen = len - (ptr - buf);
    6cfc:	29 81       	ldd	r18, Y+1	; 0x01
    6cfe:	3a 81       	ldd	r19, Y+2	; 0x02
    6d00:	ce 01       	movw	r24, r28
    6d02:	89 5b       	subi	r24, 0xB9	; 185
    6d04:	9f 4f       	sbci	r25, 0xFF	; 255
    6d06:	fc 01       	movw	r30, r24
    6d08:	80 81       	ld	r24, Z
    6d0a:	91 81       	ldd	r25, Z+1	; 0x01
    6d0c:	a9 01       	movw	r20, r18
    6d0e:	48 1b       	sub	r20, r24
    6d10:	59 0b       	sbc	r21, r25
    6d12:	ca 01       	movw	r24, r20
    6d14:	9c 01       	movw	r18, r24
    6d16:	ce 01       	movw	r24, r28
    6d18:	87 5b       	subi	r24, 0xB7	; 183
    6d1a:	9f 4f       	sbci	r25, 0xFF	; 255
    6d1c:	fc 01       	movw	r30, r24
    6d1e:	80 81       	ld	r24, Z
    6d20:	91 81       	ldd	r25, Z+1	; 0x01
    6d22:	82 1b       	sub	r24, r18
    6d24:	93 0b       	sbc	r25, r19
    6d26:	8c 83       	std	Y+4, r24	; 0x04
    6d28:	9d 83       	std	Y+5, r25	; 0x05
		while (restLen > 0) {
    6d2a:	da c4       	rjmp	.+2484   	; 0x76e0 <serial_filter_inStream+0xed8>
			uint64_t u64	= 0;
    6d2c:	1e 82       	std	Y+6, r1	; 0x06
    6d2e:	1f 82       	std	Y+7, r1	; 0x07
    6d30:	18 86       	std	Y+8, r1	; 0x08
    6d32:	19 86       	std	Y+9, r1	; 0x09
    6d34:	1a 86       	std	Y+10, r1	; 0x0a
    6d36:	1b 86       	std	Y+11, r1	; 0x0b
    6d38:	1c 86       	std	Y+12, r1	; 0x0c
    6d3a:	1d 86       	std	Y+13, r1	; 0x0d
			long	loVal	= 0;
    6d3c:	1f 8e       	std	Y+31, r1	; 0x1f
    6d3e:	18 a2       	std	Y+32, r1	; 0x20
    6d40:	19 a2       	std	Y+33, r1	; 0x21
    6d42:	1a a2       	std	Y+34, r1	; 0x22
			float	fVal	= 0.;
    6d44:	19 ae       	std	Y+57, r1	; 0x39
    6d46:	1a ae       	std	Y+58, r1	; 0x3a
    6d48:	1b ae       	std	Y+59, r1	; 0x3b
    6d4a:	1c ae       	std	Y+60, r1	; 0x3c
			char*	ptr2	= NULL;
    6d4c:	1d ae       	std	Y+61, r1	; 0x3d
    6d4e:	1e ae       	std	Y+62, r1	; 0x3e
			struct calendar_date calDat;

			switch (idx) {
    6d50:	8b 81       	ldd	r24, Y+3	; 0x03
    6d52:	88 2f       	mov	r24, r24
    6d54:	90 e0       	ldi	r25, 0x00	; 0
    6d56:	09 2e       	mov	r0, r25
    6d58:	00 0c       	add	r0, r0
    6d5a:	aa 0b       	sbc	r26, r26
    6d5c:	bb 0b       	sbc	r27, r27
    6d5e:	40 e0       	ldi	r20, 0x00	; 0
    6d60:	50 e0       	ldi	r21, 0x00	; 0
    6d62:	22 e1       	ldi	r18, 0x12	; 18
    6d64:	30 e0       	ldi	r19, 0x00	; 0
    6d66:	84 1b       	sub	r24, r20
    6d68:	95 0b       	sbc	r25, r21
    6d6a:	28 17       	cp	r18, r24
    6d6c:	39 07       	cpc	r19, r25
    6d6e:	08 f4       	brcc	.+2      	; 0x6d72 <serial_filter_inStream+0x56a>
    6d70:	90 c4       	rjmp	.+2336   	; 0x7692 <serial_filter_inStream+0xe8a>
    6d72:	fc 01       	movw	r30, r24
    6d74:	88 27       	eor	r24, r24
    6d76:	e2 50       	subi	r30, 0x02	; 2
    6d78:	ff 4f       	sbci	r31, 0xFF	; 255
    6d7a:	8f 4f       	sbci	r24, 0xFF	; 255
    6d7c:	0d 94 3c 2e 	jmp	0x25c78	; 0x25c78 <__tablejump2__>
				case  1:
				case  8:
				case 14:
				case 15:
				case 18:
					loVal = strtol(ptr, &ptr2, 10);
    6d80:	9e 01       	movw	r18, r28
    6d82:	23 5c       	subi	r18, 0xC3	; 195
    6d84:	3f 4f       	sbci	r19, 0xFF	; 255
    6d86:	89 81       	ldd	r24, Y+1	; 0x01
    6d88:	9a 81       	ldd	r25, Y+2	; 0x02
    6d8a:	4a e0       	ldi	r20, 0x0A	; 10
    6d8c:	50 e0       	ldi	r21, 0x00	; 0
    6d8e:	b9 01       	movw	r22, r18
    6d90:	0f 94 e2 2f 	call	0x25fc4	; 0x25fc4 <strtol>
    6d94:	dc 01       	movw	r26, r24
    6d96:	cb 01       	movw	r24, r22
    6d98:	8f 8f       	std	Y+31, r24	; 0x1f
    6d9a:	98 a3       	std	Y+32, r25	; 0x20
    6d9c:	a9 a3       	std	Y+33, r26	; 0x21
    6d9e:	ba a3       	std	Y+34, r27	; 0x22
					ptr = ptr2 + 1;
    6da0:	8d ad       	ldd	r24, Y+61	; 0x3d
    6da2:	9e ad       	ldd	r25, Y+62	; 0x3e
    6da4:	01 96       	adiw	r24, 0x01	; 1
    6da6:	89 83       	std	Y+1, r24	; 0x01
    6da8:	9a 83       	std	Y+2, r25	; 0x02

					if        (idx ==  0) {
    6daa:	8b 81       	ldd	r24, Y+3	; 0x03
    6dac:	88 23       	and	r24, r24
    6dae:	21 f4       	brne	.+8      	; 0x6db8 <serial_filter_inStream+0x5b0>
						g_gns_run_status = loVal;
    6db0:	8f 8d       	ldd	r24, Y+31	; 0x1f
    6db2:	80 93 8a 24 	sts	0x248A, r24	; 0x80248a <g_gns_run_status>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    6db6:	75 c4       	rjmp	.+2282   	; 0x76a2 <serial_filter_inStream+0xe9a>
					ptr = ptr2 + 1;

					if        (idx ==  0) {
						g_gns_run_status = loVal;

					} else if (idx ==  1) {
    6db8:	8b 81       	ldd	r24, Y+3	; 0x03
    6dba:	81 30       	cpi	r24, 0x01	; 1
    6dbc:	21 f4       	brne	.+8      	; 0x6dc6 <serial_filter_inStream+0x5be>
						g_gns_fix_status = loVal;
    6dbe:	8f 8d       	ldd	r24, Y+31	; 0x1f
    6dc0:	80 93 8b 24 	sts	0x248B, r24	; 0x80248b <g_gns_fix_status>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    6dc4:	6e c4       	rjmp	.+2268   	; 0x76a2 <serial_filter_inStream+0xe9a>
						g_gns_run_status = loVal;

					} else if (idx ==  1) {
						g_gns_fix_status = loVal;

					} else if (idx ==  8) {
    6dc6:	8b 81       	ldd	r24, Y+3	; 0x03
    6dc8:	88 30       	cpi	r24, 0x08	; 8
    6dca:	21 f4       	brne	.+8      	; 0x6dd4 <serial_filter_inStream+0x5cc>
						g_gns_fix_mode = loVal;
    6dcc:	8f 8d       	ldd	r24, Y+31	; 0x1f
    6dce:	80 93 a0 24 	sts	0x24A0, r24	; 0x8024a0 <g_gns_fix_mode>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    6dd2:	67 c4       	rjmp	.+2254   	; 0x76a2 <serial_filter_inStream+0xe9a>
						g_gns_fix_status = loVal;

					} else if (idx ==  8) {
						g_gns_fix_mode = loVal;

					} else if (idx == 14) {
    6dd4:	8b 81       	ldd	r24, Y+3	; 0x03
    6dd6:	8e 30       	cpi	r24, 0x0E	; 14
    6dd8:	21 f4       	brne	.+8      	; 0x6de2 <serial_filter_inStream+0x5da>
						g_gns_gps_sats_inView = loVal;
    6dda:	8f 8d       	ldd	r24, Y+31	; 0x1f
    6ddc:	80 93 ad 24 	sts	0x24AD, r24	; 0x8024ad <g_gns_gps_sats_inView>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    6de0:	60 c4       	rjmp	.+2240   	; 0x76a2 <serial_filter_inStream+0xe9a>
						g_gns_fix_mode = loVal;

					} else if (idx == 14) {
						g_gns_gps_sats_inView = loVal;

					} else if (idx == 15) {
    6de2:	8b 81       	ldd	r24, Y+3	; 0x03
    6de4:	8f 30       	cpi	r24, 0x0F	; 15
    6de6:	21 f4       	brne	.+8      	; 0x6df0 <serial_filter_inStream+0x5e8>
						g_gns_gnss_sats_used = loVal;
    6de8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    6dea:	80 93 ae 24 	sts	0x24AE, r24	; 0x8024ae <g_gns_gnss_sats_used>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    6dee:	59 c4       	rjmp	.+2226   	; 0x76a2 <serial_filter_inStream+0xe9a>
						g_gns_gps_sats_inView = loVal;

					} else if (idx == 15) {
						g_gns_gnss_sats_used = loVal;

					} else if (idx == 16) {
    6df0:	8b 81       	ldd	r24, Y+3	; 0x03
    6df2:	80 31       	cpi	r24, 0x10	; 16
    6df4:	21 f4       	brne	.+8      	; 0x6dfe <serial_filter_inStream+0x5f6>
						g_gns_glonass_sats_inView = loVal;
    6df6:	8f 8d       	ldd	r24, Y+31	; 0x1f
    6df8:	80 93 af 24 	sts	0x24AF, r24	; 0x8024af <g_gns_glonass_sats_inView>

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    6dfc:	52 c4       	rjmp	.+2212   	; 0x76a2 <serial_filter_inStream+0xe9a>
						g_gns_gnss_sats_used = loVal;

					} else if (idx == 16) {
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
    6dfe:	8b 81       	ldd	r24, Y+3	; 0x03
    6e00:	82 31       	cpi	r24, 0x12	; 18
    6e02:	09 f0       	breq	.+2      	; 0x6e06 <serial_filter_inStream+0x5fe>
    6e04:	4e c4       	rjmp	.+2204   	; 0x76a2 <serial_filter_inStream+0xe9a>
						g_gns_cPn0_dBHz = loVal;
    6e06:	8f 8d       	ldd	r24, Y+31	; 0x1f
    6e08:	80 93 b0 24 	sts	0x24B0, r24	; 0x8024b0 <g_gns_cPn0_dBHz>
					}
				break;
    6e0c:	4a c4       	rjmp	.+2196   	; 0x76a2 <serial_filter_inStream+0xe9a>

				case  2:
					do {
						char c = *(ptr++);
    6e0e:	89 81       	ldd	r24, Y+1	; 0x01
    6e10:	9a 81       	ldd	r25, Y+2	; 0x02
    6e12:	9c 01       	movw	r18, r24
    6e14:	2f 5f       	subi	r18, 0xFF	; 255
    6e16:	3f 4f       	sbci	r19, 0xFF	; 255
    6e18:	29 83       	std	Y+1, r18	; 0x01
    6e1a:	3a 83       	std	Y+2, r19	; 0x02
    6e1c:	fc 01       	movw	r30, r24
    6e1e:	80 81       	ld	r24, Z
    6e20:	8b a3       	std	Y+35, r24	; 0x23
						if ('0' <= c && c <= '9') {
    6e22:	8b a1       	ldd	r24, Y+35	; 0x23
    6e24:	80 33       	cpi	r24, 0x30	; 48
    6e26:	0c f4       	brge	.+2      	; 0x6e2a <serial_filter_inStream+0x622>
    6e28:	cd c0       	rjmp	.+410    	; 0x6fc4 <serial_filter_inStream+0x7bc>
    6e2a:	8b a1       	ldd	r24, Y+35	; 0x23
    6e2c:	8a 33       	cpi	r24, 0x3A	; 58
    6e2e:	0c f0       	brlt	.+2      	; 0x6e32 <serial_filter_inStream+0x62a>
    6e30:	c9 c0       	rjmp	.+402    	; 0x6fc4 <serial_filter_inStream+0x7bc>
							u64 *= 10;
    6e32:	2e 81       	ldd	r18, Y+6	; 0x06
    6e34:	3f 81       	ldd	r19, Y+7	; 0x07
    6e36:	48 85       	ldd	r20, Y+8	; 0x08
    6e38:	59 85       	ldd	r21, Y+9	; 0x09
    6e3a:	6a 85       	ldd	r22, Y+10	; 0x0a
    6e3c:	7b 85       	ldd	r23, Y+11	; 0x0b
    6e3e:	8c 85       	ldd	r24, Y+12	; 0x0c
    6e40:	9d 85       	ldd	r25, Y+13	; 0x0d
    6e42:	22 2e       	mov	r2, r18
    6e44:	33 2e       	mov	r3, r19
    6e46:	44 2e       	mov	r4, r20
    6e48:	55 2e       	mov	r5, r21
    6e4a:	66 2e       	mov	r6, r22
    6e4c:	77 2e       	mov	r7, r23
    6e4e:	88 2e       	mov	r8, r24
    6e50:	99 2e       	mov	r9, r25
    6e52:	22 2d       	mov	r18, r2
    6e54:	33 2d       	mov	r19, r3
    6e56:	44 2d       	mov	r20, r4
    6e58:	55 2d       	mov	r21, r5
    6e5a:	66 2d       	mov	r22, r6
    6e5c:	77 2d       	mov	r23, r7
    6e5e:	88 2d       	mov	r24, r8
    6e60:	99 2d       	mov	r25, r9
    6e62:	01 e0       	ldi	r16, 0x01	; 1
    6e64:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    6e68:	a2 2e       	mov	r10, r18
    6e6a:	b3 2e       	mov	r11, r19
    6e6c:	c4 2e       	mov	r12, r20
    6e6e:	d5 2e       	mov	r13, r21
    6e70:	e6 2e       	mov	r14, r22
    6e72:	f7 2e       	mov	r15, r23
    6e74:	08 2f       	mov	r16, r24
    6e76:	19 2f       	mov	r17, r25
    6e78:	2a 2c       	mov	r2, r10
    6e7a:	3b 2c       	mov	r3, r11
    6e7c:	4c 2c       	mov	r4, r12
    6e7e:	5d 2c       	mov	r5, r13
    6e80:	6e 2c       	mov	r6, r14
    6e82:	7f 2c       	mov	r7, r15
    6e84:	80 2e       	mov	r8, r16
    6e86:	91 2e       	mov	r9, r17
    6e88:	22 2d       	mov	r18, r2
    6e8a:	33 2d       	mov	r19, r3
    6e8c:	44 2d       	mov	r20, r4
    6e8e:	55 2d       	mov	r21, r5
    6e90:	66 2d       	mov	r22, r6
    6e92:	77 2d       	mov	r23, r7
    6e94:	88 2d       	mov	r24, r8
    6e96:	99 2d       	mov	r25, r9
    6e98:	02 e0       	ldi	r16, 0x02	; 2
    6e9a:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    6e9e:	64 96       	adiw	r28, 0x14	; 20
    6ea0:	2f af       	std	Y+63, r18	; 0x3f
    6ea2:	64 97       	sbiw	r28, 0x14	; 20
    6ea4:	65 96       	adiw	r28, 0x15	; 21
    6ea6:	3f af       	std	Y+63, r19	; 0x3f
    6ea8:	65 97       	sbiw	r28, 0x15	; 21
    6eaa:	66 96       	adiw	r28, 0x16	; 22
    6eac:	4f af       	std	Y+63, r20	; 0x3f
    6eae:	66 97       	sbiw	r28, 0x16	; 22
    6eb0:	67 96       	adiw	r28, 0x17	; 23
    6eb2:	5f af       	std	Y+63, r21	; 0x3f
    6eb4:	67 97       	sbiw	r28, 0x17	; 23
    6eb6:	68 96       	adiw	r28, 0x18	; 24
    6eb8:	6f af       	std	Y+63, r22	; 0x3f
    6eba:	68 97       	sbiw	r28, 0x18	; 24
    6ebc:	69 96       	adiw	r28, 0x19	; 25
    6ebe:	7f af       	std	Y+63, r23	; 0x3f
    6ec0:	69 97       	sbiw	r28, 0x19	; 25
    6ec2:	6a 96       	adiw	r28, 0x1a	; 26
    6ec4:	8f af       	std	Y+63, r24	; 0x3f
    6ec6:	6a 97       	sbiw	r28, 0x1a	; 26
    6ec8:	6b 96       	adiw	r28, 0x1b	; 27
    6eca:	9f af       	std	Y+63, r25	; 0x3f
    6ecc:	6b 97       	sbiw	r28, 0x1b	; 27
    6ece:	22 2d       	mov	r18, r2
    6ed0:	33 2d       	mov	r19, r3
    6ed2:	44 2d       	mov	r20, r4
    6ed4:	55 2d       	mov	r21, r5
    6ed6:	66 2d       	mov	r22, r6
    6ed8:	77 2d       	mov	r23, r7
    6eda:	88 2d       	mov	r24, r8
    6edc:	99 2d       	mov	r25, r9
    6ede:	64 96       	adiw	r28, 0x14	; 20
    6ee0:	af ac       	ldd	r10, Y+63	; 0x3f
    6ee2:	64 97       	sbiw	r28, 0x14	; 20
    6ee4:	65 96       	adiw	r28, 0x15	; 21
    6ee6:	bf ac       	ldd	r11, Y+63	; 0x3f
    6ee8:	65 97       	sbiw	r28, 0x15	; 21
    6eea:	66 96       	adiw	r28, 0x16	; 22
    6eec:	cf ac       	ldd	r12, Y+63	; 0x3f
    6eee:	66 97       	sbiw	r28, 0x16	; 22
    6ef0:	67 96       	adiw	r28, 0x17	; 23
    6ef2:	df ac       	ldd	r13, Y+63	; 0x3f
    6ef4:	67 97       	sbiw	r28, 0x17	; 23
    6ef6:	68 96       	adiw	r28, 0x18	; 24
    6ef8:	ef ac       	ldd	r14, Y+63	; 0x3f
    6efa:	68 97       	sbiw	r28, 0x18	; 24
    6efc:	69 96       	adiw	r28, 0x19	; 25
    6efe:	ff ac       	ldd	r15, Y+63	; 0x3f
    6f00:	69 97       	sbiw	r28, 0x19	; 25
    6f02:	6a 96       	adiw	r28, 0x1a	; 26
    6f04:	0f ad       	ldd	r16, Y+63	; 0x3f
    6f06:	6a 97       	sbiw	r28, 0x1a	; 26
    6f08:	6b 96       	adiw	r28, 0x1b	; 27
    6f0a:	1f ad       	ldd	r17, Y+63	; 0x3f
    6f0c:	6b 97       	sbiw	r28, 0x1b	; 27
    6f0e:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    6f12:	2e 83       	std	Y+6, r18	; 0x06
    6f14:	3f 83       	std	Y+7, r19	; 0x07
    6f16:	48 87       	std	Y+8, r20	; 0x08
    6f18:	59 87       	std	Y+9, r21	; 0x09
    6f1a:	6a 87       	std	Y+10, r22	; 0x0a
    6f1c:	7b 87       	std	Y+11, r23	; 0x0b
    6f1e:	8c 87       	std	Y+12, r24	; 0x0c
    6f20:	9d 87       	std	Y+13, r25	; 0x0d
							u64 += c - '0';
    6f22:	8b a1       	ldd	r24, Y+35	; 0x23
    6f24:	08 2e       	mov	r0, r24
    6f26:	00 0c       	add	r0, r0
    6f28:	99 0b       	sbc	r25, r25
    6f2a:	c0 97       	sbiw	r24, 0x30	; 48
    6f2c:	2d 96       	adiw	r28, 0x0d	; 13
    6f2e:	8e af       	std	Y+62, r24	; 0x3e
    6f30:	9f af       	std	Y+63, r25	; 0x3f
    6f32:	2d 97       	sbiw	r28, 0x0d	; 13
    6f34:	89 2f       	mov	r24, r25
    6f36:	88 0f       	add	r24, r24
    6f38:	88 0b       	sbc	r24, r24
    6f3a:	2e 96       	adiw	r28, 0x0e	; 14
    6f3c:	8f af       	std	Y+63, r24	; 0x3f
    6f3e:	2e 97       	sbiw	r28, 0x0e	; 14
    6f40:	2f 96       	adiw	r28, 0x0f	; 15
    6f42:	8f af       	std	Y+63, r24	; 0x3f
    6f44:	2f 97       	sbiw	r28, 0x0f	; 15
    6f46:	60 96       	adiw	r28, 0x10	; 16
    6f48:	8f af       	std	Y+63, r24	; 0x3f
    6f4a:	60 97       	sbiw	r28, 0x10	; 16
    6f4c:	61 96       	adiw	r28, 0x11	; 17
    6f4e:	8f af       	std	Y+63, r24	; 0x3f
    6f50:	61 97       	sbiw	r28, 0x11	; 17
    6f52:	62 96       	adiw	r28, 0x12	; 18
    6f54:	8f af       	std	Y+63, r24	; 0x3f
    6f56:	62 97       	sbiw	r28, 0x12	; 18
    6f58:	63 96       	adiw	r28, 0x13	; 19
    6f5a:	8f af       	std	Y+63, r24	; 0x3f
    6f5c:	63 97       	sbiw	r28, 0x13	; 19
    6f5e:	2c 96       	adiw	r28, 0x0c	; 12
    6f60:	2f ad       	ldd	r18, Y+63	; 0x3f
    6f62:	2c 97       	sbiw	r28, 0x0c	; 12
    6f64:	2d 96       	adiw	r28, 0x0d	; 13
    6f66:	3f ad       	ldd	r19, Y+63	; 0x3f
    6f68:	2d 97       	sbiw	r28, 0x0d	; 13
    6f6a:	2e 96       	adiw	r28, 0x0e	; 14
    6f6c:	4f ad       	ldd	r20, Y+63	; 0x3f
    6f6e:	2e 97       	sbiw	r28, 0x0e	; 14
    6f70:	2f 96       	adiw	r28, 0x0f	; 15
    6f72:	5f ad       	ldd	r21, Y+63	; 0x3f
    6f74:	2f 97       	sbiw	r28, 0x0f	; 15
    6f76:	60 96       	adiw	r28, 0x10	; 16
    6f78:	6f ad       	ldd	r22, Y+63	; 0x3f
    6f7a:	60 97       	sbiw	r28, 0x10	; 16
    6f7c:	61 96       	adiw	r28, 0x11	; 17
    6f7e:	7f ad       	ldd	r23, Y+63	; 0x3f
    6f80:	61 97       	sbiw	r28, 0x11	; 17
    6f82:	62 96       	adiw	r28, 0x12	; 18
    6f84:	8f ad       	ldd	r24, Y+63	; 0x3f
    6f86:	62 97       	sbiw	r28, 0x12	; 18
    6f88:	63 96       	adiw	r28, 0x13	; 19
    6f8a:	9f ad       	ldd	r25, Y+63	; 0x3f
    6f8c:	63 97       	sbiw	r28, 0x13	; 19
    6f8e:	ae 80       	ldd	r10, Y+6	; 0x06
    6f90:	bf 80       	ldd	r11, Y+7	; 0x07
    6f92:	c8 84       	ldd	r12, Y+8	; 0x08
    6f94:	d9 84       	ldd	r13, Y+9	; 0x09
    6f96:	ea 84       	ldd	r14, Y+10	; 0x0a
    6f98:	fb 84       	ldd	r15, Y+11	; 0x0b
    6f9a:	0c 85       	ldd	r16, Y+12	; 0x0c
    6f9c:	1d 85       	ldd	r17, Y+13	; 0x0d
    6f9e:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    6fa2:	a2 2e       	mov	r10, r18
    6fa4:	b3 2e       	mov	r11, r19
    6fa6:	c4 2e       	mov	r12, r20
    6fa8:	d5 2e       	mov	r13, r21
    6faa:	e6 2e       	mov	r14, r22
    6fac:	f7 2e       	mov	r15, r23
    6fae:	08 2f       	mov	r16, r24
    6fb0:	19 2f       	mov	r17, r25
    6fb2:	ae 82       	std	Y+6, r10	; 0x06
    6fb4:	bf 82       	std	Y+7, r11	; 0x07
    6fb6:	c8 86       	std	Y+8, r12	; 0x08
    6fb8:	d9 86       	std	Y+9, r13	; 0x09
    6fba:	ea 86       	std	Y+10, r14	; 0x0a
    6fbc:	fb 86       	std	Y+11, r15	; 0x0b
    6fbe:	0c 87       	std	Y+12, r16	; 0x0c
    6fc0:	1d 87       	std	Y+13, r17	; 0x0d
    6fc2:	03 c0       	rjmp	.+6      	; 0x6fca <serial_filter_inStream+0x7c2>
						} else if (c == '.') {
    6fc4:	8b a1       	ldd	r24, Y+35	; 0x23
    6fc6:	8e 32       	cpi	r24, 0x2E	; 46
    6fc8:	09 f4       	brne	.+2      	; 0x6fcc <serial_filter_inStream+0x7c4>
							// Skip decimal point
						} else {
							// Leave loop
							break;
						}
					} while (true);
    6fca:	21 cf       	rjmp	.-446    	; 0x6e0e <serial_filter_inStream+0x606>
							u64 += c - '0';
						} else if (c == '.') {
							// Skip decimal point
						} else {
							// Leave loop
							break;
    6fcc:	00 00       	nop
						}
					} while (true);

					if (u64) {
    6fce:	ae 80       	ldd	r10, Y+6	; 0x06
    6fd0:	bf 80       	ldd	r11, Y+7	; 0x07
    6fd2:	c8 84       	ldd	r12, Y+8	; 0x08
    6fd4:	d9 84       	ldd	r13, Y+9	; 0x09
    6fd6:	ea 84       	ldd	r14, Y+10	; 0x0a
    6fd8:	fb 84       	ldd	r15, Y+11	; 0x0b
    6fda:	0c 85       	ldd	r16, Y+12	; 0x0c
    6fdc:	1d 85       	ldd	r17, Y+13	; 0x0d
    6fde:	2a 2d       	mov	r18, r10
    6fe0:	3b 2d       	mov	r19, r11
    6fe2:	4c 2d       	mov	r20, r12
    6fe4:	5d 2d       	mov	r21, r13
    6fe6:	6e 2d       	mov	r22, r14
    6fe8:	7f 2d       	mov	r23, r15
    6fea:	80 2f       	mov	r24, r16
    6fec:	91 2f       	mov	r25, r17
    6fee:	a0 e0       	ldi	r26, 0x00	; 0
    6ff0:	0f 94 d6 2f 	call	0x25fac	; 0x25fac <__cmpdi2_s8>
    6ff4:	09 f4       	brne	.+2      	; 0x6ff8 <serial_filter_inStream+0x7f0>
    6ff6:	57 c3       	rjmp	.+1710   	; 0x76a6 <serial_filter_inStream+0xe9e>
						u64	/=	1000U;
    6ff8:	2e 80       	ldd	r2, Y+6	; 0x06
    6ffa:	3f 80       	ldd	r3, Y+7	; 0x07
    6ffc:	48 84       	ldd	r4, Y+8	; 0x08
    6ffe:	59 84       	ldd	r5, Y+9	; 0x09
    7000:	6a 84       	ldd	r6, Y+10	; 0x0a
    7002:	7b 84       	ldd	r7, Y+11	; 0x0b
    7004:	8c 84       	ldd	r8, Y+12	; 0x0c
    7006:	9d 84       	ldd	r9, Y+13	; 0x0d
    7008:	0f 2e       	mov	r0, r31
    700a:	f8 ee       	ldi	r31, 0xE8	; 232
    700c:	af 2e       	mov	r10, r31
    700e:	f0 2d       	mov	r31, r0
    7010:	0f 2e       	mov	r0, r31
    7012:	f3 e0       	ldi	r31, 0x03	; 3
    7014:	bf 2e       	mov	r11, r31
    7016:	f0 2d       	mov	r31, r0
    7018:	c1 2c       	mov	r12, r1
    701a:	d1 2c       	mov	r13, r1
    701c:	e1 2c       	mov	r14, r1
    701e:	f1 2c       	mov	r15, r1
    7020:	00 e0       	ldi	r16, 0x00	; 0
    7022:	10 e0       	ldi	r17, 0x00	; 0
    7024:	22 2d       	mov	r18, r2
    7026:	33 2d       	mov	r19, r3
    7028:	44 2d       	mov	r20, r4
    702a:	55 2d       	mov	r21, r5
    702c:	66 2d       	mov	r22, r6
    702e:	77 2d       	mov	r23, r7
    7030:	88 2d       	mov	r24, r8
    7032:	99 2d       	mov	r25, r9
    7034:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    7038:	a2 2e       	mov	r10, r18
    703a:	b3 2e       	mov	r11, r19
    703c:	c4 2e       	mov	r12, r20
    703e:	d5 2e       	mov	r13, r21
    7040:	e6 2e       	mov	r14, r22
    7042:	f7 2e       	mov	r15, r23
    7044:	08 2f       	mov	r16, r24
    7046:	19 2f       	mov	r17, r25
    7048:	ae 82       	std	Y+6, r10	; 0x06
    704a:	bf 82       	std	Y+7, r11	; 0x07
    704c:	c8 86       	std	Y+8, r12	; 0x08
    704e:	d9 86       	std	Y+9, r13	; 0x09
    7050:	ea 86       	std	Y+10, r14	; 0x0a
    7052:	fb 86       	std	Y+11, r15	; 0x0b
    7054:	0c 87       	std	Y+12, r16	; 0x0c
    7056:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.second	= (uint8_t) (u64 % 100U);
    7058:	2e 80       	ldd	r2, Y+6	; 0x06
    705a:	3f 80       	ldd	r3, Y+7	; 0x07
    705c:	48 84       	ldd	r4, Y+8	; 0x08
    705e:	59 84       	ldd	r5, Y+9	; 0x09
    7060:	6a 84       	ldd	r6, Y+10	; 0x0a
    7062:	7b 84       	ldd	r7, Y+11	; 0x0b
    7064:	8c 84       	ldd	r8, Y+12	; 0x0c
    7066:	9d 84       	ldd	r9, Y+13	; 0x0d
    7068:	0f 2e       	mov	r0, r31
    706a:	f4 e6       	ldi	r31, 0x64	; 100
    706c:	af 2e       	mov	r10, r31
    706e:	f0 2d       	mov	r31, r0
    7070:	b1 2c       	mov	r11, r1
    7072:	c1 2c       	mov	r12, r1
    7074:	d1 2c       	mov	r13, r1
    7076:	e1 2c       	mov	r14, r1
    7078:	f1 2c       	mov	r15, r1
    707a:	00 e0       	ldi	r16, 0x00	; 0
    707c:	10 e0       	ldi	r17, 0x00	; 0
    707e:	22 2d       	mov	r18, r2
    7080:	33 2d       	mov	r19, r3
    7082:	44 2d       	mov	r20, r4
    7084:	55 2d       	mov	r21, r5
    7086:	66 2d       	mov	r22, r6
    7088:	77 2d       	mov	r23, r7
    708a:	88 2d       	mov	r24, r8
    708c:	99 2d       	mov	r25, r9
    708e:	0f 94 d9 2e 	call	0x25db2	; 0x25db2 <__umoddi3>
    7092:	a2 2e       	mov	r10, r18
    7094:	b3 2e       	mov	r11, r19
    7096:	c4 2e       	mov	r12, r20
    7098:	d5 2e       	mov	r13, r21
    709a:	e6 2e       	mov	r14, r22
    709c:	f7 2e       	mov	r15, r23
    709e:	08 2f       	mov	r16, r24
    70a0:	19 2f       	mov	r17, r25
    70a2:	2a 2d       	mov	r18, r10
    70a4:	3b 2d       	mov	r19, r11
    70a6:	4c 2d       	mov	r20, r12
    70a8:	5d 2d       	mov	r21, r13
    70aa:	6e 2d       	mov	r22, r14
    70ac:	7f 2d       	mov	r23, r15
    70ae:	80 2f       	mov	r24, r16
    70b0:	91 2f       	mov	r25, r17
    70b2:	82 2f       	mov	r24, r18
    70b4:	8f af       	std	Y+63, r24	; 0x3f
						u64	/= 	100U;
    70b6:	2e 80       	ldd	r2, Y+6	; 0x06
    70b8:	3f 80       	ldd	r3, Y+7	; 0x07
    70ba:	48 84       	ldd	r4, Y+8	; 0x08
    70bc:	59 84       	ldd	r5, Y+9	; 0x09
    70be:	6a 84       	ldd	r6, Y+10	; 0x0a
    70c0:	7b 84       	ldd	r7, Y+11	; 0x0b
    70c2:	8c 84       	ldd	r8, Y+12	; 0x0c
    70c4:	9d 84       	ldd	r9, Y+13	; 0x0d
    70c6:	0f 2e       	mov	r0, r31
    70c8:	f4 e6       	ldi	r31, 0x64	; 100
    70ca:	af 2e       	mov	r10, r31
    70cc:	f0 2d       	mov	r31, r0
    70ce:	b1 2c       	mov	r11, r1
    70d0:	c1 2c       	mov	r12, r1
    70d2:	d1 2c       	mov	r13, r1
    70d4:	e1 2c       	mov	r14, r1
    70d6:	f1 2c       	mov	r15, r1
    70d8:	00 e0       	ldi	r16, 0x00	; 0
    70da:	10 e0       	ldi	r17, 0x00	; 0
    70dc:	22 2d       	mov	r18, r2
    70de:	33 2d       	mov	r19, r3
    70e0:	44 2d       	mov	r20, r4
    70e2:	55 2d       	mov	r21, r5
    70e4:	66 2d       	mov	r22, r6
    70e6:	77 2d       	mov	r23, r7
    70e8:	88 2d       	mov	r24, r8
    70ea:	99 2d       	mov	r25, r9
    70ec:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    70f0:	a2 2e       	mov	r10, r18
    70f2:	b3 2e       	mov	r11, r19
    70f4:	c4 2e       	mov	r12, r20
    70f6:	d5 2e       	mov	r13, r21
    70f8:	e6 2e       	mov	r14, r22
    70fa:	f7 2e       	mov	r15, r23
    70fc:	08 2f       	mov	r16, r24
    70fe:	19 2f       	mov	r17, r25
    7100:	ae 82       	std	Y+6, r10	; 0x06
    7102:	bf 82       	std	Y+7, r11	; 0x07
    7104:	c8 86       	std	Y+8, r12	; 0x08
    7106:	d9 86       	std	Y+9, r13	; 0x09
    7108:	ea 86       	std	Y+10, r14	; 0x0a
    710a:	fb 86       	std	Y+11, r15	; 0x0b
    710c:	0c 87       	std	Y+12, r16	; 0x0c
    710e:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.minute	= (uint8_t) (u64 % 100U);
    7110:	2e 80       	ldd	r2, Y+6	; 0x06
    7112:	3f 80       	ldd	r3, Y+7	; 0x07
    7114:	48 84       	ldd	r4, Y+8	; 0x08
    7116:	59 84       	ldd	r5, Y+9	; 0x09
    7118:	6a 84       	ldd	r6, Y+10	; 0x0a
    711a:	7b 84       	ldd	r7, Y+11	; 0x0b
    711c:	8c 84       	ldd	r8, Y+12	; 0x0c
    711e:	9d 84       	ldd	r9, Y+13	; 0x0d
    7120:	0f 2e       	mov	r0, r31
    7122:	f4 e6       	ldi	r31, 0x64	; 100
    7124:	af 2e       	mov	r10, r31
    7126:	f0 2d       	mov	r31, r0
    7128:	b1 2c       	mov	r11, r1
    712a:	c1 2c       	mov	r12, r1
    712c:	d1 2c       	mov	r13, r1
    712e:	e1 2c       	mov	r14, r1
    7130:	f1 2c       	mov	r15, r1
    7132:	00 e0       	ldi	r16, 0x00	; 0
    7134:	10 e0       	ldi	r17, 0x00	; 0
    7136:	22 2d       	mov	r18, r2
    7138:	33 2d       	mov	r19, r3
    713a:	44 2d       	mov	r20, r4
    713c:	55 2d       	mov	r21, r5
    713e:	66 2d       	mov	r22, r6
    7140:	77 2d       	mov	r23, r7
    7142:	88 2d       	mov	r24, r8
    7144:	99 2d       	mov	r25, r9
    7146:	0f 94 d9 2e 	call	0x25db2	; 0x25db2 <__umoddi3>
    714a:	a2 2e       	mov	r10, r18
    714c:	b3 2e       	mov	r11, r19
    714e:	c4 2e       	mov	r12, r20
    7150:	d5 2e       	mov	r13, r21
    7152:	e6 2e       	mov	r14, r22
    7154:	f7 2e       	mov	r15, r23
    7156:	08 2f       	mov	r16, r24
    7158:	19 2f       	mov	r17, r25
    715a:	2a 2d       	mov	r18, r10
    715c:	3b 2d       	mov	r19, r11
    715e:	4c 2d       	mov	r20, r12
    7160:	5d 2d       	mov	r21, r13
    7162:	6e 2d       	mov	r22, r14
    7164:	7f 2d       	mov	r23, r15
    7166:	80 2f       	mov	r24, r16
    7168:	91 2f       	mov	r25, r17
    716a:	ce 01       	movw	r24, r28
    716c:	80 5c       	subi	r24, 0xC0	; 192
    716e:	9f 4f       	sbci	r25, 0xFF	; 255
    7170:	fc 01       	movw	r30, r24
    7172:	20 83       	st	Z, r18
						u64	/= 	100U;
    7174:	2e 80       	ldd	r2, Y+6	; 0x06
    7176:	3f 80       	ldd	r3, Y+7	; 0x07
    7178:	48 84       	ldd	r4, Y+8	; 0x08
    717a:	59 84       	ldd	r5, Y+9	; 0x09
    717c:	6a 84       	ldd	r6, Y+10	; 0x0a
    717e:	7b 84       	ldd	r7, Y+11	; 0x0b
    7180:	8c 84       	ldd	r8, Y+12	; 0x0c
    7182:	9d 84       	ldd	r9, Y+13	; 0x0d
    7184:	0f 2e       	mov	r0, r31
    7186:	f4 e6       	ldi	r31, 0x64	; 100
    7188:	af 2e       	mov	r10, r31
    718a:	f0 2d       	mov	r31, r0
    718c:	b1 2c       	mov	r11, r1
    718e:	c1 2c       	mov	r12, r1
    7190:	d1 2c       	mov	r13, r1
    7192:	e1 2c       	mov	r14, r1
    7194:	f1 2c       	mov	r15, r1
    7196:	00 e0       	ldi	r16, 0x00	; 0
    7198:	10 e0       	ldi	r17, 0x00	; 0
    719a:	22 2d       	mov	r18, r2
    719c:	33 2d       	mov	r19, r3
    719e:	44 2d       	mov	r20, r4
    71a0:	55 2d       	mov	r21, r5
    71a2:	66 2d       	mov	r22, r6
    71a4:	77 2d       	mov	r23, r7
    71a6:	88 2d       	mov	r24, r8
    71a8:	99 2d       	mov	r25, r9
    71aa:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    71ae:	a2 2e       	mov	r10, r18
    71b0:	b3 2e       	mov	r11, r19
    71b2:	c4 2e       	mov	r12, r20
    71b4:	d5 2e       	mov	r13, r21
    71b6:	e6 2e       	mov	r14, r22
    71b8:	f7 2e       	mov	r15, r23
    71ba:	08 2f       	mov	r16, r24
    71bc:	19 2f       	mov	r17, r25
    71be:	ae 82       	std	Y+6, r10	; 0x06
    71c0:	bf 82       	std	Y+7, r11	; 0x07
    71c2:	c8 86       	std	Y+8, r12	; 0x08
    71c4:	d9 86       	std	Y+9, r13	; 0x09
    71c6:	ea 86       	std	Y+10, r14	; 0x0a
    71c8:	fb 86       	std	Y+11, r15	; 0x0b
    71ca:	0c 87       	std	Y+12, r16	; 0x0c
    71cc:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.hour		= (uint8_t) (u64 % 100U);
    71ce:	2e 80       	ldd	r2, Y+6	; 0x06
    71d0:	3f 80       	ldd	r3, Y+7	; 0x07
    71d2:	48 84       	ldd	r4, Y+8	; 0x08
    71d4:	59 84       	ldd	r5, Y+9	; 0x09
    71d6:	6a 84       	ldd	r6, Y+10	; 0x0a
    71d8:	7b 84       	ldd	r7, Y+11	; 0x0b
    71da:	8c 84       	ldd	r8, Y+12	; 0x0c
    71dc:	9d 84       	ldd	r9, Y+13	; 0x0d
    71de:	0f 2e       	mov	r0, r31
    71e0:	f4 e6       	ldi	r31, 0x64	; 100
    71e2:	af 2e       	mov	r10, r31
    71e4:	f0 2d       	mov	r31, r0
    71e6:	b1 2c       	mov	r11, r1
    71e8:	c1 2c       	mov	r12, r1
    71ea:	d1 2c       	mov	r13, r1
    71ec:	e1 2c       	mov	r14, r1
    71ee:	f1 2c       	mov	r15, r1
    71f0:	00 e0       	ldi	r16, 0x00	; 0
    71f2:	10 e0       	ldi	r17, 0x00	; 0
    71f4:	22 2d       	mov	r18, r2
    71f6:	33 2d       	mov	r19, r3
    71f8:	44 2d       	mov	r20, r4
    71fa:	55 2d       	mov	r21, r5
    71fc:	66 2d       	mov	r22, r6
    71fe:	77 2d       	mov	r23, r7
    7200:	88 2d       	mov	r24, r8
    7202:	99 2d       	mov	r25, r9
    7204:	0f 94 d9 2e 	call	0x25db2	; 0x25db2 <__umoddi3>
    7208:	a2 2e       	mov	r10, r18
    720a:	b3 2e       	mov	r11, r19
    720c:	c4 2e       	mov	r12, r20
    720e:	d5 2e       	mov	r13, r21
    7210:	e6 2e       	mov	r14, r22
    7212:	f7 2e       	mov	r15, r23
    7214:	08 2f       	mov	r16, r24
    7216:	19 2f       	mov	r17, r25
    7218:	2a 2d       	mov	r18, r10
    721a:	3b 2d       	mov	r19, r11
    721c:	4c 2d       	mov	r20, r12
    721e:	5d 2d       	mov	r21, r13
    7220:	6e 2d       	mov	r22, r14
    7222:	7f 2d       	mov	r23, r15
    7224:	80 2f       	mov	r24, r16
    7226:	91 2f       	mov	r25, r17
    7228:	ce 01       	movw	r24, r28
    722a:	8f 5b       	subi	r24, 0xBF	; 191
    722c:	9f 4f       	sbci	r25, 0xFF	; 255
    722e:	fc 01       	movw	r30, r24
    7230:	20 83       	st	Z, r18
						u64	/= 	100U;
    7232:	2e 80       	ldd	r2, Y+6	; 0x06
    7234:	3f 80       	ldd	r3, Y+7	; 0x07
    7236:	48 84       	ldd	r4, Y+8	; 0x08
    7238:	59 84       	ldd	r5, Y+9	; 0x09
    723a:	6a 84       	ldd	r6, Y+10	; 0x0a
    723c:	7b 84       	ldd	r7, Y+11	; 0x0b
    723e:	8c 84       	ldd	r8, Y+12	; 0x0c
    7240:	9d 84       	ldd	r9, Y+13	; 0x0d
    7242:	0f 2e       	mov	r0, r31
    7244:	f4 e6       	ldi	r31, 0x64	; 100
    7246:	af 2e       	mov	r10, r31
    7248:	f0 2d       	mov	r31, r0
    724a:	b1 2c       	mov	r11, r1
    724c:	c1 2c       	mov	r12, r1
    724e:	d1 2c       	mov	r13, r1
    7250:	e1 2c       	mov	r14, r1
    7252:	f1 2c       	mov	r15, r1
    7254:	00 e0       	ldi	r16, 0x00	; 0
    7256:	10 e0       	ldi	r17, 0x00	; 0
    7258:	22 2d       	mov	r18, r2
    725a:	33 2d       	mov	r19, r3
    725c:	44 2d       	mov	r20, r4
    725e:	55 2d       	mov	r21, r5
    7260:	66 2d       	mov	r22, r6
    7262:	77 2d       	mov	r23, r7
    7264:	88 2d       	mov	r24, r8
    7266:	99 2d       	mov	r25, r9
    7268:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    726c:	a2 2e       	mov	r10, r18
    726e:	b3 2e       	mov	r11, r19
    7270:	c4 2e       	mov	r12, r20
    7272:	d5 2e       	mov	r13, r21
    7274:	e6 2e       	mov	r14, r22
    7276:	f7 2e       	mov	r15, r23
    7278:	08 2f       	mov	r16, r24
    727a:	19 2f       	mov	r17, r25
    727c:	ae 82       	std	Y+6, r10	; 0x06
    727e:	bf 82       	std	Y+7, r11	; 0x07
    7280:	c8 86       	std	Y+8, r12	; 0x08
    7282:	d9 86       	std	Y+9, r13	; 0x09
    7284:	ea 86       	std	Y+10, r14	; 0x0a
    7286:	fb 86       	std	Y+11, r15	; 0x0b
    7288:	0c 87       	std	Y+12, r16	; 0x0c
    728a:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.date		= (uint8_t) (u64 % 100U) - 1;
    728c:	2e 80       	ldd	r2, Y+6	; 0x06
    728e:	3f 80       	ldd	r3, Y+7	; 0x07
    7290:	48 84       	ldd	r4, Y+8	; 0x08
    7292:	59 84       	ldd	r5, Y+9	; 0x09
    7294:	6a 84       	ldd	r6, Y+10	; 0x0a
    7296:	7b 84       	ldd	r7, Y+11	; 0x0b
    7298:	8c 84       	ldd	r8, Y+12	; 0x0c
    729a:	9d 84       	ldd	r9, Y+13	; 0x0d
    729c:	0f 2e       	mov	r0, r31
    729e:	f4 e6       	ldi	r31, 0x64	; 100
    72a0:	af 2e       	mov	r10, r31
    72a2:	f0 2d       	mov	r31, r0
    72a4:	b1 2c       	mov	r11, r1
    72a6:	c1 2c       	mov	r12, r1
    72a8:	d1 2c       	mov	r13, r1
    72aa:	e1 2c       	mov	r14, r1
    72ac:	f1 2c       	mov	r15, r1
    72ae:	00 e0       	ldi	r16, 0x00	; 0
    72b0:	10 e0       	ldi	r17, 0x00	; 0
    72b2:	22 2d       	mov	r18, r2
    72b4:	33 2d       	mov	r19, r3
    72b6:	44 2d       	mov	r20, r4
    72b8:	55 2d       	mov	r21, r5
    72ba:	66 2d       	mov	r22, r6
    72bc:	77 2d       	mov	r23, r7
    72be:	88 2d       	mov	r24, r8
    72c0:	99 2d       	mov	r25, r9
    72c2:	0f 94 d9 2e 	call	0x25db2	; 0x25db2 <__umoddi3>
    72c6:	a2 2e       	mov	r10, r18
    72c8:	b3 2e       	mov	r11, r19
    72ca:	c4 2e       	mov	r12, r20
    72cc:	d5 2e       	mov	r13, r21
    72ce:	e6 2e       	mov	r14, r22
    72d0:	f7 2e       	mov	r15, r23
    72d2:	08 2f       	mov	r16, r24
    72d4:	19 2f       	mov	r17, r25
    72d6:	2a 2d       	mov	r18, r10
    72d8:	3b 2d       	mov	r19, r11
    72da:	4c 2d       	mov	r20, r12
    72dc:	5d 2d       	mov	r21, r13
    72de:	6e 2d       	mov	r22, r14
    72e0:	7f 2d       	mov	r23, r15
    72e2:	80 2f       	mov	r24, r16
    72e4:	91 2f       	mov	r25, r17
    72e6:	82 2f       	mov	r24, r18
    72e8:	2f ef       	ldi	r18, 0xFF	; 255
    72ea:	28 0f       	add	r18, r24
    72ec:	ce 01       	movw	r24, r28
    72ee:	8e 5b       	subi	r24, 0xBE	; 190
    72f0:	9f 4f       	sbci	r25, 0xFF	; 255
    72f2:	fc 01       	movw	r30, r24
    72f4:	20 83       	st	Z, r18
						u64	/= 	100U;
    72f6:	2e 80       	ldd	r2, Y+6	; 0x06
    72f8:	3f 80       	ldd	r3, Y+7	; 0x07
    72fa:	48 84       	ldd	r4, Y+8	; 0x08
    72fc:	59 84       	ldd	r5, Y+9	; 0x09
    72fe:	6a 84       	ldd	r6, Y+10	; 0x0a
    7300:	7b 84       	ldd	r7, Y+11	; 0x0b
    7302:	8c 84       	ldd	r8, Y+12	; 0x0c
    7304:	9d 84       	ldd	r9, Y+13	; 0x0d
    7306:	0f 2e       	mov	r0, r31
    7308:	f4 e6       	ldi	r31, 0x64	; 100
    730a:	af 2e       	mov	r10, r31
    730c:	f0 2d       	mov	r31, r0
    730e:	b1 2c       	mov	r11, r1
    7310:	c1 2c       	mov	r12, r1
    7312:	d1 2c       	mov	r13, r1
    7314:	e1 2c       	mov	r14, r1
    7316:	f1 2c       	mov	r15, r1
    7318:	00 e0       	ldi	r16, 0x00	; 0
    731a:	10 e0       	ldi	r17, 0x00	; 0
    731c:	22 2d       	mov	r18, r2
    731e:	33 2d       	mov	r19, r3
    7320:	44 2d       	mov	r20, r4
    7322:	55 2d       	mov	r21, r5
    7324:	66 2d       	mov	r22, r6
    7326:	77 2d       	mov	r23, r7
    7328:	88 2d       	mov	r24, r8
    732a:	99 2d       	mov	r25, r9
    732c:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    7330:	a2 2e       	mov	r10, r18
    7332:	b3 2e       	mov	r11, r19
    7334:	c4 2e       	mov	r12, r20
    7336:	d5 2e       	mov	r13, r21
    7338:	e6 2e       	mov	r14, r22
    733a:	f7 2e       	mov	r15, r23
    733c:	08 2f       	mov	r16, r24
    733e:	19 2f       	mov	r17, r25
    7340:	ae 82       	std	Y+6, r10	; 0x06
    7342:	bf 82       	std	Y+7, r11	; 0x07
    7344:	c8 86       	std	Y+8, r12	; 0x08
    7346:	d9 86       	std	Y+9, r13	; 0x09
    7348:	ea 86       	std	Y+10, r14	; 0x0a
    734a:	fb 86       	std	Y+11, r15	; 0x0b
    734c:	0c 87       	std	Y+12, r16	; 0x0c
    734e:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.month	= (uint8_t) (u64 % 100U) - 1;
    7350:	2e 80       	ldd	r2, Y+6	; 0x06
    7352:	3f 80       	ldd	r3, Y+7	; 0x07
    7354:	48 84       	ldd	r4, Y+8	; 0x08
    7356:	59 84       	ldd	r5, Y+9	; 0x09
    7358:	6a 84       	ldd	r6, Y+10	; 0x0a
    735a:	7b 84       	ldd	r7, Y+11	; 0x0b
    735c:	8c 84       	ldd	r8, Y+12	; 0x0c
    735e:	9d 84       	ldd	r9, Y+13	; 0x0d
    7360:	0f 2e       	mov	r0, r31
    7362:	f4 e6       	ldi	r31, 0x64	; 100
    7364:	af 2e       	mov	r10, r31
    7366:	f0 2d       	mov	r31, r0
    7368:	b1 2c       	mov	r11, r1
    736a:	c1 2c       	mov	r12, r1
    736c:	d1 2c       	mov	r13, r1
    736e:	e1 2c       	mov	r14, r1
    7370:	f1 2c       	mov	r15, r1
    7372:	00 e0       	ldi	r16, 0x00	; 0
    7374:	10 e0       	ldi	r17, 0x00	; 0
    7376:	22 2d       	mov	r18, r2
    7378:	33 2d       	mov	r19, r3
    737a:	44 2d       	mov	r20, r4
    737c:	55 2d       	mov	r21, r5
    737e:	66 2d       	mov	r22, r6
    7380:	77 2d       	mov	r23, r7
    7382:	88 2d       	mov	r24, r8
    7384:	99 2d       	mov	r25, r9
    7386:	0f 94 d9 2e 	call	0x25db2	; 0x25db2 <__umoddi3>
    738a:	a2 2e       	mov	r10, r18
    738c:	b3 2e       	mov	r11, r19
    738e:	c4 2e       	mov	r12, r20
    7390:	d5 2e       	mov	r13, r21
    7392:	e6 2e       	mov	r14, r22
    7394:	f7 2e       	mov	r15, r23
    7396:	08 2f       	mov	r16, r24
    7398:	19 2f       	mov	r17, r25
    739a:	2a 2d       	mov	r18, r10
    739c:	3b 2d       	mov	r19, r11
    739e:	4c 2d       	mov	r20, r12
    73a0:	5d 2d       	mov	r21, r13
    73a2:	6e 2d       	mov	r22, r14
    73a4:	7f 2d       	mov	r23, r15
    73a6:	80 2f       	mov	r24, r16
    73a8:	91 2f       	mov	r25, r17
    73aa:	82 2f       	mov	r24, r18
    73ac:	2f ef       	ldi	r18, 0xFF	; 255
    73ae:	28 0f       	add	r18, r24
    73b0:	ce 01       	movw	r24, r28
    73b2:	8d 5b       	subi	r24, 0xBD	; 189
    73b4:	9f 4f       	sbci	r25, 0xFF	; 255
    73b6:	fc 01       	movw	r30, r24
    73b8:	20 83       	st	Z, r18
						u64	/= 	100U;
    73ba:	2e 80       	ldd	r2, Y+6	; 0x06
    73bc:	3f 80       	ldd	r3, Y+7	; 0x07
    73be:	48 84       	ldd	r4, Y+8	; 0x08
    73c0:	59 84       	ldd	r5, Y+9	; 0x09
    73c2:	6a 84       	ldd	r6, Y+10	; 0x0a
    73c4:	7b 84       	ldd	r7, Y+11	; 0x0b
    73c6:	8c 84       	ldd	r8, Y+12	; 0x0c
    73c8:	9d 84       	ldd	r9, Y+13	; 0x0d
    73ca:	0f 2e       	mov	r0, r31
    73cc:	f4 e6       	ldi	r31, 0x64	; 100
    73ce:	af 2e       	mov	r10, r31
    73d0:	f0 2d       	mov	r31, r0
    73d2:	b1 2c       	mov	r11, r1
    73d4:	c1 2c       	mov	r12, r1
    73d6:	d1 2c       	mov	r13, r1
    73d8:	e1 2c       	mov	r14, r1
    73da:	f1 2c       	mov	r15, r1
    73dc:	00 e0       	ldi	r16, 0x00	; 0
    73de:	10 e0       	ldi	r17, 0x00	; 0
    73e0:	22 2d       	mov	r18, r2
    73e2:	33 2d       	mov	r19, r3
    73e4:	44 2d       	mov	r20, r4
    73e6:	55 2d       	mov	r21, r5
    73e8:	66 2d       	mov	r22, r6
    73ea:	77 2d       	mov	r23, r7
    73ec:	88 2d       	mov	r24, r8
    73ee:	99 2d       	mov	r25, r9
    73f0:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    73f4:	a2 2e       	mov	r10, r18
    73f6:	b3 2e       	mov	r11, r19
    73f8:	c4 2e       	mov	r12, r20
    73fa:	d5 2e       	mov	r13, r21
    73fc:	e6 2e       	mov	r14, r22
    73fe:	f7 2e       	mov	r15, r23
    7400:	08 2f       	mov	r16, r24
    7402:	19 2f       	mov	r17, r25
    7404:	ae 82       	std	Y+6, r10	; 0x06
    7406:	bf 82       	std	Y+7, r11	; 0x07
    7408:	c8 86       	std	Y+8, r12	; 0x08
    740a:	d9 86       	std	Y+9, r13	; 0x09
    740c:	ea 86       	std	Y+10, r14	; 0x0a
    740e:	fb 86       	std	Y+11, r15	; 0x0b
    7410:	0c 87       	std	Y+12, r16	; 0x0c
    7412:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.year		= (uint16_t) u64;
    7414:	2e 81       	ldd	r18, Y+6	; 0x06
    7416:	3f 81       	ldd	r19, Y+7	; 0x07
    7418:	ce 01       	movw	r24, r28
    741a:	8c 5b       	subi	r24, 0xBC	; 188
    741c:	9f 4f       	sbci	r25, 0xFF	; 255
    741e:	fc 01       	movw	r30, r24
    7420:	20 83       	st	Z, r18
    7422:	31 83       	std	Z+1, r19	; 0x01

						uint32_t l_ts	= calendar_date_to_timestamp(&calDat);
    7424:	ce 01       	movw	r24, r28
    7426:	cf 96       	adiw	r24, 0x3f	; 63
    7428:	0e 94 d5 4f 	call	0x9faa	; 0x9faa <calendar_date_to_timestamp>
    742c:	dc 01       	movw	r26, r24
    742e:	cb 01       	movw	r24, r22
    7430:	8c a3       	std	Y+36, r24	; 0x24
    7432:	9d a3       	std	Y+37, r25	; 0x25
    7434:	ae a3       	std	Y+38, r26	; 0x26
    7436:	bf a3       	std	Y+39, r27	; 0x27

						flags = cpu_irq_save();
    7438:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <cpu_irq_save>
    743c:	88 a7       	std	Y+40, r24	; 0x28
						l_ts		   -= (uint32_t)(g_milliseconds_cnt64 / 1000);
    743e:	20 90 5c 24 	lds	r2, 0x245C	; 0x80245c <g_milliseconds_cnt64>
    7442:	30 90 5d 24 	lds	r3, 0x245D	; 0x80245d <g_milliseconds_cnt64+0x1>
    7446:	40 90 5e 24 	lds	r4, 0x245E	; 0x80245e <g_milliseconds_cnt64+0x2>
    744a:	50 90 5f 24 	lds	r5, 0x245F	; 0x80245f <g_milliseconds_cnt64+0x3>
    744e:	60 90 60 24 	lds	r6, 0x2460	; 0x802460 <g_milliseconds_cnt64+0x4>
    7452:	70 90 61 24 	lds	r7, 0x2461	; 0x802461 <g_milliseconds_cnt64+0x5>
    7456:	80 90 62 24 	lds	r8, 0x2462	; 0x802462 <g_milliseconds_cnt64+0x6>
    745a:	90 90 63 24 	lds	r9, 0x2463	; 0x802463 <g_milliseconds_cnt64+0x7>
    745e:	0f 2e       	mov	r0, r31
    7460:	f8 ee       	ldi	r31, 0xE8	; 232
    7462:	af 2e       	mov	r10, r31
    7464:	f0 2d       	mov	r31, r0
    7466:	0f 2e       	mov	r0, r31
    7468:	f3 e0       	ldi	r31, 0x03	; 3
    746a:	bf 2e       	mov	r11, r31
    746c:	f0 2d       	mov	r31, r0
    746e:	c1 2c       	mov	r12, r1
    7470:	d1 2c       	mov	r13, r1
    7472:	e1 2c       	mov	r14, r1
    7474:	f1 2c       	mov	r15, r1
    7476:	00 e0       	ldi	r16, 0x00	; 0
    7478:	10 e0       	ldi	r17, 0x00	; 0
    747a:	22 2d       	mov	r18, r2
    747c:	33 2d       	mov	r19, r3
    747e:	44 2d       	mov	r20, r4
    7480:	55 2d       	mov	r21, r5
    7482:	66 2d       	mov	r22, r6
    7484:	77 2d       	mov	r23, r7
    7486:	88 2d       	mov	r24, r8
    7488:	99 2d       	mov	r25, r9
    748a:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    748e:	a2 2e       	mov	r10, r18
    7490:	b3 2e       	mov	r11, r19
    7492:	c4 2e       	mov	r12, r20
    7494:	d5 2e       	mov	r13, r21
    7496:	e6 2e       	mov	r14, r22
    7498:	f7 2e       	mov	r15, r23
    749a:	08 2f       	mov	r16, r24
    749c:	19 2f       	mov	r17, r25
    749e:	2a 2d       	mov	r18, r10
    74a0:	3b 2d       	mov	r19, r11
    74a2:	4c 2d       	mov	r20, r12
    74a4:	5d 2d       	mov	r21, r13
    74a6:	6e 2d       	mov	r22, r14
    74a8:	7f 2d       	mov	r23, r15
    74aa:	80 2f       	mov	r24, r16
    74ac:	91 2f       	mov	r25, r17
    74ae:	8c a1       	ldd	r24, Y+36	; 0x24
    74b0:	9d a1       	ldd	r25, Y+37	; 0x25
    74b2:	ae a1       	ldd	r26, Y+38	; 0x26
    74b4:	bf a1       	ldd	r27, Y+39	; 0x27
    74b6:	82 1b       	sub	r24, r18
    74b8:	93 0b       	sbc	r25, r19
    74ba:	a4 0b       	sbc	r26, r20
    74bc:	b5 0b       	sbc	r27, r21
    74be:	8c a3       	std	Y+36, r24	; 0x24
    74c0:	9d a3       	std	Y+37, r25	; 0x25
    74c2:	ae a3       	std	Y+38, r26	; 0x26
    74c4:	bf a3       	std	Y+39, r27	; 0x27
						g_boot_time_ts	= l_ts;
    74c6:	8c a1       	ldd	r24, Y+36	; 0x24
    74c8:	9d a1       	ldd	r25, Y+37	; 0x25
    74ca:	ae a1       	ldd	r26, Y+38	; 0x26
    74cc:	bf a1       	ldd	r27, Y+39	; 0x27
    74ce:	80 93 64 24 	sts	0x2464, r24	; 0x802464 <g_boot_time_ts>
    74d2:	90 93 65 24 	sts	0x2465, r25	; 0x802465 <g_boot_time_ts+0x1>
    74d6:	a0 93 66 24 	sts	0x2466, r26	; 0x802466 <g_boot_time_ts+0x2>
    74da:	b0 93 67 24 	sts	0x2467, r27	; 0x802467 <g_boot_time_ts+0x3>
						cpu_irq_restore(flags);
    74de:	88 a5       	ldd	r24, Y+40	; 0x28
    74e0:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <cpu_irq_restore>
					}
				break;
    74e4:	e0 c0       	rjmp	.+448    	; 0x76a6 <serial_filter_inStream+0xe9e>
				case  6:
				case  7:
				case 10:
				case 11:
				case 12:
					ptr += myStringToFloat(ptr, &fVal);
    74e6:	9e 01       	movw	r18, r28
    74e8:	27 5c       	subi	r18, 0xC7	; 199
    74ea:	3f 4f       	sbci	r19, 0xFF	; 255
    74ec:	89 81       	ldd	r24, Y+1	; 0x01
    74ee:	9a 81       	ldd	r25, Y+2	; 0x02
    74f0:	b9 01       	movw	r22, r18
    74f2:	0e 94 42 da 	call	0x1b484	; 0x1b484 <myStringToFloat>
    74f6:	9c 01       	movw	r18, r24
    74f8:	89 81       	ldd	r24, Y+1	; 0x01
    74fa:	9a 81       	ldd	r25, Y+2	; 0x02
    74fc:	82 0f       	add	r24, r18
    74fe:	93 1f       	adc	r25, r19
    7500:	89 83       	std	Y+1, r24	; 0x01
    7502:	9a 83       	std	Y+2, r25	; 0x02
					if        (idx ==  3) {
    7504:	8b 81       	ldd	r24, Y+3	; 0x03
    7506:	83 30       	cpi	r24, 0x03	; 3
    7508:	d9 f4       	brne	.+54     	; 0x7540 <serial_filter_inStream+0xd38>
						if (fVal) {
    750a:	89 ad       	ldd	r24, Y+57	; 0x39
    750c:	9a ad       	ldd	r25, Y+58	; 0x3a
    750e:	ab ad       	ldd	r26, Y+59	; 0x3b
    7510:	bc ad       	ldd	r27, Y+60	; 0x3c
    7512:	20 e0       	ldi	r18, 0x00	; 0
    7514:	30 e0       	ldi	r19, 0x00	; 0
    7516:	a9 01       	movw	r20, r18
    7518:	bc 01       	movw	r22, r24
    751a:	cd 01       	movw	r24, r26
    751c:	0f 94 05 26 	call	0x24c0a	; 0x24c0a <__cmpsf2>
    7520:	88 23       	and	r24, r24
    7522:	09 f4       	brne	.+2      	; 0x7526 <serial_filter_inStream+0xd1e>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    7524:	c2 c0       	rjmp	.+388    	; 0x76aa <serial_filter_inStream+0xea2>
				case 11:
				case 12:
					ptr += myStringToFloat(ptr, &fVal);
					if        (idx ==  3) {
						if (fVal) {
							g_gns_lat = fVal;
    7526:	89 ad       	ldd	r24, Y+57	; 0x39
    7528:	9a ad       	ldd	r25, Y+58	; 0x3a
    752a:	ab ad       	ldd	r26, Y+59	; 0x3b
    752c:	bc ad       	ldd	r27, Y+60	; 0x3c
    752e:	80 93 8c 24 	sts	0x248C, r24	; 0x80248c <g_gns_lat>
    7532:	90 93 8d 24 	sts	0x248D, r25	; 0x80248d <g_gns_lat+0x1>
    7536:	a0 93 8e 24 	sts	0x248E, r26	; 0x80248e <g_gns_lat+0x2>
    753a:	b0 93 8f 24 	sts	0x248F, r27	; 0x80248f <g_gns_lat+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    753e:	b5 c0       	rjmp	.+362    	; 0x76aa <serial_filter_inStream+0xea2>
					if        (idx ==  3) {
						if (fVal) {
							g_gns_lat = fVal;
						}

					} else if (idx ==  4) {
    7540:	8b 81       	ldd	r24, Y+3	; 0x03
    7542:	84 30       	cpi	r24, 0x04	; 4
    7544:	d9 f4       	brne	.+54     	; 0x757c <serial_filter_inStream+0xd74>
						if (fVal) {
    7546:	89 ad       	ldd	r24, Y+57	; 0x39
    7548:	9a ad       	ldd	r25, Y+58	; 0x3a
    754a:	ab ad       	ldd	r26, Y+59	; 0x3b
    754c:	bc ad       	ldd	r27, Y+60	; 0x3c
    754e:	20 e0       	ldi	r18, 0x00	; 0
    7550:	30 e0       	ldi	r19, 0x00	; 0
    7552:	a9 01       	movw	r20, r18
    7554:	bc 01       	movw	r22, r24
    7556:	cd 01       	movw	r24, r26
    7558:	0f 94 05 26 	call	0x24c0a	; 0x24c0a <__cmpsf2>
    755c:	88 23       	and	r24, r24
    755e:	09 f4       	brne	.+2      	; 0x7562 <serial_filter_inStream+0xd5a>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    7560:	a4 c0       	rjmp	.+328    	; 0x76aa <serial_filter_inStream+0xea2>
							g_gns_lat = fVal;
						}

					} else if (idx ==  4) {
						if (fVal) {
							g_gns_lon = fVal;
    7562:	89 ad       	ldd	r24, Y+57	; 0x39
    7564:	9a ad       	ldd	r25, Y+58	; 0x3a
    7566:	ab ad       	ldd	r26, Y+59	; 0x3b
    7568:	bc ad       	ldd	r27, Y+60	; 0x3c
    756a:	80 93 90 24 	sts	0x2490, r24	; 0x802490 <g_gns_lon>
    756e:	90 93 91 24 	sts	0x2491, r25	; 0x802491 <g_gns_lon+0x1>
    7572:	a0 93 92 24 	sts	0x2492, r26	; 0x802492 <g_gns_lon+0x2>
    7576:	b0 93 93 24 	sts	0x2493, r27	; 0x802493 <g_gns_lon+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    757a:	97 c0       	rjmp	.+302    	; 0x76aa <serial_filter_inStream+0xea2>
					} else if (idx ==  4) {
						if (fVal) {
							g_gns_lon = fVal;
						}

					} else if (idx ==  5) {
    757c:	8b 81       	ldd	r24, Y+3	; 0x03
    757e:	85 30       	cpi	r24, 0x05	; 5
    7580:	c1 f5       	brne	.+112    	; 0x75f2 <serial_filter_inStream+0xdea>
						if (fVal) {
    7582:	89 ad       	ldd	r24, Y+57	; 0x39
    7584:	9a ad       	ldd	r25, Y+58	; 0x3a
    7586:	ab ad       	ldd	r26, Y+59	; 0x3b
    7588:	bc ad       	ldd	r27, Y+60	; 0x3c
    758a:	20 e0       	ldi	r18, 0x00	; 0
    758c:	30 e0       	ldi	r19, 0x00	; 0
    758e:	a9 01       	movw	r20, r18
    7590:	bc 01       	movw	r22, r24
    7592:	cd 01       	movw	r24, r26
    7594:	0f 94 05 26 	call	0x24c0a	; 0x24c0a <__cmpsf2>
    7598:	88 23       	and	r24, r24
    759a:	09 f4       	brne	.+2      	; 0x759e <serial_filter_inStream+0xd96>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    759c:	86 c0       	rjmp	.+268    	; 0x76aa <serial_filter_inStream+0xea2>
							g_gns_lon = fVal;
						}

					} else if (idx ==  5) {
						if (fVal) {
							g_gns_msl_alt_m = fVal;
    759e:	89 ad       	ldd	r24, Y+57	; 0x39
    75a0:	9a ad       	ldd	r25, Y+58	; 0x3a
    75a2:	ab ad       	ldd	r26, Y+59	; 0x3b
    75a4:	bc ad       	ldd	r27, Y+60	; 0x3c
    75a6:	80 93 94 24 	sts	0x2494, r24	; 0x802494 <g_gns_msl_alt_m>
    75aa:	90 93 95 24 	sts	0x2495, r25	; 0x802495 <g_gns_msl_alt_m+0x1>
    75ae:	a0 93 96 24 	sts	0x2496, r26	; 0x802496 <g_gns_msl_alt_m+0x2>
    75b2:	b0 93 97 24 	sts	0x2497, r27	; 0x802497 <g_gns_msl_alt_m+0x3>
							if (g_qnh_is_auto) {
    75b6:	80 91 1e 29 	lds	r24, 0x291E	; 0x80291e <g_qnh_is_auto>
    75ba:	88 23       	and	r24, r24
    75bc:	09 f4       	brne	.+2      	; 0x75c0 <serial_filter_inStream+0xdb8>
    75be:	75 c0       	rjmp	.+234    	; 0x76aa <serial_filter_inStream+0xea2>
								g_qnh_height_m = (int16_t) (0.5f + fVal);
    75c0:	89 ad       	ldd	r24, Y+57	; 0x39
    75c2:	9a ad       	ldd	r25, Y+58	; 0x3a
    75c4:	ab ad       	ldd	r26, Y+59	; 0x3b
    75c6:	bc ad       	ldd	r27, Y+60	; 0x3c
    75c8:	20 e0       	ldi	r18, 0x00	; 0
    75ca:	30 e0       	ldi	r19, 0x00	; 0
    75cc:	40 e0       	ldi	r20, 0x00	; 0
    75ce:	5f e3       	ldi	r21, 0x3F	; 63
    75d0:	bc 01       	movw	r22, r24
    75d2:	cd 01       	movw	r24, r26
    75d4:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
    75d8:	dc 01       	movw	r26, r24
    75da:	cb 01       	movw	r24, r22
    75dc:	bc 01       	movw	r22, r24
    75de:	cd 01       	movw	r24, r26
    75e0:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
    75e4:	dc 01       	movw	r26, r24
    75e6:	cb 01       	movw	r24, r22
    75e8:	80 93 1f 29 	sts	0x291F, r24	; 0x80291f <g_qnh_height_m>
    75ec:	90 93 20 29 	sts	0x2920, r25	; 0x802920 <g_qnh_height_m+0x1>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    75f0:	5c c0       	rjmp	.+184    	; 0x76aa <serial_filter_inStream+0xea2>
							if (g_qnh_is_auto) {
								g_qnh_height_m = (int16_t) (0.5f + fVal);
							}
						}

					} else if (idx ==  6) {
    75f2:	8b 81       	ldd	r24, Y+3	; 0x03
    75f4:	86 30       	cpi	r24, 0x06	; 6
    75f6:	69 f4       	brne	.+26     	; 0x7612 <serial_filter_inStream+0xe0a>
						g_gns_speed_kmPh = fVal;
    75f8:	89 ad       	ldd	r24, Y+57	; 0x39
    75fa:	9a ad       	ldd	r25, Y+58	; 0x3a
    75fc:	ab ad       	ldd	r26, Y+59	; 0x3b
    75fe:	bc ad       	ldd	r27, Y+60	; 0x3c
    7600:	80 93 98 24 	sts	0x2498, r24	; 0x802498 <g_gns_speed_kmPh>
    7604:	90 93 99 24 	sts	0x2499, r25	; 0x802499 <g_gns_speed_kmPh+0x1>
    7608:	a0 93 9a 24 	sts	0x249A, r26	; 0x80249a <g_gns_speed_kmPh+0x2>
    760c:	b0 93 9b 24 	sts	0x249B, r27	; 0x80249b <g_gns_speed_kmPh+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    7610:	4c c0       	rjmp	.+152    	; 0x76aa <serial_filter_inStream+0xea2>
						}

					} else if (idx ==  6) {
						g_gns_speed_kmPh = fVal;

					} else if (idx ==  7) {
    7612:	8b 81       	ldd	r24, Y+3	; 0x03
    7614:	87 30       	cpi	r24, 0x07	; 7
    7616:	69 f4       	brne	.+26     	; 0x7632 <serial_filter_inStream+0xe2a>
						g_gns_course_deg = fVal;
    7618:	89 ad       	ldd	r24, Y+57	; 0x39
    761a:	9a ad       	ldd	r25, Y+58	; 0x3a
    761c:	ab ad       	ldd	r26, Y+59	; 0x3b
    761e:	bc ad       	ldd	r27, Y+60	; 0x3c
    7620:	80 93 9c 24 	sts	0x249C, r24	; 0x80249c <g_gns_course_deg>
    7624:	90 93 9d 24 	sts	0x249D, r25	; 0x80249d <g_gns_course_deg+0x1>
    7628:	a0 93 9e 24 	sts	0x249E, r26	; 0x80249e <g_gns_course_deg+0x2>
    762c:	b0 93 9f 24 	sts	0x249F, r27	; 0x80249f <g_gns_course_deg+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    7630:	3c c0       	rjmp	.+120    	; 0x76aa <serial_filter_inStream+0xea2>
						g_gns_speed_kmPh = fVal;

					} else if (idx ==  7) {
						g_gns_course_deg = fVal;

					} else if (idx == 10) {
    7632:	8b 81       	ldd	r24, Y+3	; 0x03
    7634:	8a 30       	cpi	r24, 0x0A	; 10
    7636:	69 f4       	brne	.+26     	; 0x7652 <serial_filter_inStream+0xe4a>
						g_gns_dop_h = fVal;
    7638:	89 ad       	ldd	r24, Y+57	; 0x39
    763a:	9a ad       	ldd	r25, Y+58	; 0x3a
    763c:	ab ad       	ldd	r26, Y+59	; 0x3b
    763e:	bc ad       	ldd	r27, Y+60	; 0x3c
    7640:	80 93 a1 24 	sts	0x24A1, r24	; 0x8024a1 <g_gns_dop_h>
    7644:	90 93 a2 24 	sts	0x24A2, r25	; 0x8024a2 <g_gns_dop_h+0x1>
    7648:	a0 93 a3 24 	sts	0x24A3, r26	; 0x8024a3 <g_gns_dop_h+0x2>
    764c:	b0 93 a4 24 	sts	0x24A4, r27	; 0x8024a4 <g_gns_dop_h+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    7650:	2c c0       	rjmp	.+88     	; 0x76aa <serial_filter_inStream+0xea2>
						g_gns_course_deg = fVal;

					} else if (idx == 10) {
						g_gns_dop_h = fVal;

					} else if (idx == 11) {
    7652:	8b 81       	ldd	r24, Y+3	; 0x03
    7654:	8b 30       	cpi	r24, 0x0B	; 11
    7656:	69 f4       	brne	.+26     	; 0x7672 <serial_filter_inStream+0xe6a>
						g_gns_dop_p = fVal;
    7658:	89 ad       	ldd	r24, Y+57	; 0x39
    765a:	9a ad       	ldd	r25, Y+58	; 0x3a
    765c:	ab ad       	ldd	r26, Y+59	; 0x3b
    765e:	bc ad       	ldd	r27, Y+60	; 0x3c
    7660:	80 93 a5 24 	sts	0x24A5, r24	; 0x8024a5 <g_gns_dop_p>
    7664:	90 93 a6 24 	sts	0x24A6, r25	; 0x8024a6 <g_gns_dop_p+0x1>
    7668:	a0 93 a7 24 	sts	0x24A7, r26	; 0x8024a7 <g_gns_dop_p+0x2>
    766c:	b0 93 a8 24 	sts	0x24A8, r27	; 0x8024a8 <g_gns_dop_p+0x3>

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    7670:	1c c0       	rjmp	.+56     	; 0x76aa <serial_filter_inStream+0xea2>
						g_gns_dop_h = fVal;

					} else if (idx == 11) {
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
    7672:	8b 81       	ldd	r24, Y+3	; 0x03
    7674:	8c 30       	cpi	r24, 0x0C	; 12
    7676:	c9 f4       	brne	.+50     	; 0x76aa <serial_filter_inStream+0xea2>
						g_gns_dop_v = fVal;
    7678:	89 ad       	ldd	r24, Y+57	; 0x39
    767a:	9a ad       	ldd	r25, Y+58	; 0x3a
    767c:	ab ad       	ldd	r26, Y+59	; 0x3b
    767e:	bc ad       	ldd	r27, Y+60	; 0x3c
    7680:	80 93 a9 24 	sts	0x24A9, r24	; 0x8024a9 <g_gns_dop_v>
    7684:	90 93 aa 24 	sts	0x24AA, r25	; 0x8024aa <g_gns_dop_v+0x1>
    7688:	a0 93 ab 24 	sts	0x24AB, r26	; 0x8024ab <g_gns_dop_v+0x2>
    768c:	b0 93 ac 24 	sts	0x24AC, r27	; 0x8024ac <g_gns_dop_v+0x3>
					}
				break;
    7690:	0c c0       	rjmp	.+24     	; 0x76aa <serial_filter_inStream+0xea2>

				default:
					ptr = cueBehind(ptr, ',');
    7692:	89 81       	ldd	r24, Y+1	; 0x01
    7694:	9a 81       	ldd	r25, Y+2	; 0x02
    7696:	6c e2       	ldi	r22, 0x2C	; 44
    7698:	0e 94 16 da 	call	0x1b42c	; 0x1b42c <cueBehind>
    769c:	89 83       	std	Y+1, r24	; 0x01
    769e:	9a 83       	std	Y+2, r25	; 0x02
    76a0:	05 c0       	rjmp	.+10     	; 0x76ac <serial_filter_inStream+0xea4>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    76a2:	00 00       	nop
    76a4:	03 c0       	rjmp	.+6      	; 0x76ac <serial_filter_inStream+0xea4>
						flags = cpu_irq_save();
						l_ts		   -= (uint32_t)(g_milliseconds_cnt64 / 1000);
						g_boot_time_ts	= l_ts;
						cpu_irq_restore(flags);
					}
				break;
    76a6:	00 00       	nop
    76a8:	01 c0       	rjmp	.+2      	; 0x76ac <serial_filter_inStream+0xea4>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    76aa:	00 00       	nop

				default:
					ptr = cueBehind(ptr, ',');
			}
			restLen = len - (ptr - buf);
    76ac:	29 81       	ldd	r18, Y+1	; 0x01
    76ae:	3a 81       	ldd	r19, Y+2	; 0x02
    76b0:	ce 01       	movw	r24, r28
    76b2:	89 5b       	subi	r24, 0xB9	; 185
    76b4:	9f 4f       	sbci	r25, 0xFF	; 255
    76b6:	fc 01       	movw	r30, r24
    76b8:	80 81       	ld	r24, Z
    76ba:	91 81       	ldd	r25, Z+1	; 0x01
    76bc:	a9 01       	movw	r20, r18
    76be:	48 1b       	sub	r20, r24
    76c0:	59 0b       	sbc	r21, r25
    76c2:	ca 01       	movw	r24, r20
    76c4:	9c 01       	movw	r18, r24
    76c6:	ce 01       	movw	r24, r28
    76c8:	87 5b       	subi	r24, 0xB7	; 183
    76ca:	9f 4f       	sbci	r25, 0xFF	; 255
    76cc:	fc 01       	movw	r30, r24
    76ce:	80 81       	ld	r24, Z
    76d0:	91 81       	ldd	r25, Z+1	; 0x01
    76d2:	82 1b       	sub	r24, r18
    76d4:	93 0b       	sbc	r25, r19
    76d6:	8c 83       	std	Y+4, r24	; 0x04
    76d8:	9d 83       	std	Y+5, r25	; 0x05
			idx++;
    76da:	8b 81       	ldd	r24, Y+3	; 0x03
    76dc:	8f 5f       	subi	r24, 0xFF	; 255
    76de:	8b 83       	std	Y+3, r24	; 0x03
		irqflags_t flags;
		ptr += gnsInf_idx + gnsInf_len;

		uint8_t idx = 0;
		int16_t restLen = len - (ptr - buf);
		while (restLen > 0) {
    76e0:	8c 81       	ldd	r24, Y+4	; 0x04
    76e2:	9d 81       	ldd	r25, Y+5	; 0x05
    76e4:	18 16       	cp	r1, r24
    76e6:	19 06       	cpc	r1, r25
    76e8:	0c f4       	brge	.+2      	; 0x76ec <serial_filter_inStream+0xee4>
    76ea:	20 cb       	rjmp	.-2496   	; 0x6d2c <serial_filter_inStream+0x524>
			}
			restLen = len - (ptr - buf);
			idx++;
		}
	}
	return true;
    76ec:	81 e0       	ldi	r24, 0x01	; 1
}
    76ee:	c6 5a       	subi	r28, 0xA6	; 166
    76f0:	df 4f       	sbci	r29, 0xFF	; 255
    76f2:	cd bf       	out	0x3d, r28	; 61
    76f4:	de bf       	out	0x3e, r29	; 62
    76f6:	df 91       	pop	r29
    76f8:	cf 91       	pop	r28
    76fa:	1f 91       	pop	r17
    76fc:	0f 91       	pop	r16
    76fe:	ff 90       	pop	r15
    7700:	ef 90       	pop	r14
    7702:	df 90       	pop	r13
    7704:	cf 90       	pop	r12
    7706:	bf 90       	pop	r11
    7708:	af 90       	pop	r10
    770a:	9f 90       	pop	r9
    770c:	8f 90       	pop	r8
    770e:	7f 90       	pop	r7
    7710:	6f 90       	pop	r6
    7712:	5f 90       	pop	r5
    7714:	4f 90       	pop	r4
    7716:	3f 90       	pop	r3
    7718:	2f 90       	pop	r2
    771a:	08 95       	ret

0000771c <task_serial>:


void task_serial(void /*uint32_t now*/)
{
    771c:	cf 93       	push	r28
    771e:	df 93       	push	r29
    7720:	cd b7       	in	r28, 0x3d	; 61
    7722:	de b7       	in	r29, 0x3e	; 62
    7724:	67 97       	sbiw	r28, 0x17	; 23
    7726:	cd bf       	out	0x3d, r28	; 61
    7728:	de bf       	out	0x3e, r29	; 62
	uint16_t len_out = 0;
    772a:	19 82       	std	Y+1, r1	; 0x01
    772c:	1a 82       	std	Y+2, r1	; 0x02

	/* Handshaking SIM808 --> MPU, START data - IRQ disabled  */
	{
		irqflags_t flags = cpu_irq_save();
    772e:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <cpu_irq_save>
    7732:	8d 87       	std	Y+13, r24	; 0x0d

		/* No ongoing transmission, but data is available to be transfered and SIM808 is ready for that */
		isr_serial_tx_kickstart();
    7734:	0e 94 a1 22 	call	0x4542	; 0x4542 <isr_serial_tx_kickstart>

		cpu_irq_restore(flags);
    7738:	8d 85       	ldd	r24, Y+13	; 0x0d
    773a:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <cpu_irq_restore>
	}

	/* Handshaking MPU --> SIM808, START data - IRQ disabled */
	{
		irqflags_t flags = cpu_irq_save();
    773e:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <cpu_irq_save>
    7742:	8e 87       	std	Y+14, r24	; 0x0e
		uint16_t l_usart1_rx_idx = g_usart1_rx_idx;
    7744:	80 91 70 25 	lds	r24, 0x2570	; 0x802570 <g_usart1_rx_idx>
    7748:	90 91 71 25 	lds	r25, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    774c:	8f 87       	std	Y+15, r24	; 0x0f
    774e:	98 8b       	std	Y+16, r25	; 0x10
		cpu_irq_restore(flags);
    7750:	8e 85       	ldd	r24, Y+14	; 0x0e
    7752:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <cpu_irq_restore>

		if (l_usart1_rx_idx < (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
    7756:	8f 85       	ldd	r24, Y+15	; 0x0f
    7758:	98 89       	ldd	r25, Y+16	; 0x10
    775a:	80 3e       	cpi	r24, 0xE0	; 224
    775c:	91 40       	sbci	r25, 0x01	; 1
    775e:	08 f0       	brcs	.+2      	; 0x7762 <task_serial+0x46>
    7760:	e5 c0       	rjmp	.+458    	; 0x792c <task_serial+0x210>
			ioport_set_pin_level(GSM_RTS1_DRV_GPIO, IOPORT_PIN_LEVEL_LOW);
    7762:	60 e0       	ldi	r22, 0x00	; 0
    7764:	8f e2       	ldi	r24, 0x2F	; 47
    7766:	0e 94 2e 21 	call	0x425c	; 0x425c <ioport_set_pin_level>
		}
	}

	while (g_usart1_rx_ready) {
    776a:	e0 c0       	rjmp	.+448    	; 0x792c <task_serial+0x210>
		/* Find delimiter as line end indicator - IRQ allowed */
		{
			const char* p = strchr(g_usart1_rx_buf, '\n');	// g_usart1_rx_buf has to be 0 terminated
    776c:	6a e0       	ldi	r22, 0x0A	; 10
    776e:	70 e0       	ldi	r23, 0x00	; 0
    7770:	82 e7       	ldi	r24, 0x72	; 114
    7772:	95 e2       	ldi	r25, 0x25	; 37
    7774:	0f 94 ab 32 	call	0x26556	; 0x26556 <strchr>
    7778:	89 8b       	std	Y+17, r24	; 0x11
    777a:	9a 8b       	std	Y+18, r25	; 0x12
			if (p) {
    777c:	89 89       	ldd	r24, Y+17	; 0x11
    777e:	9a 89       	ldd	r25, Y+18	; 0x12
    7780:	89 2b       	or	r24, r25
    7782:	79 f0       	breq	.+30     	; 0x77a2 <task_serial+0x86>
				len_out = 1 + (p - g_usart1_rx_buf);
    7784:	29 89       	ldd	r18, Y+17	; 0x11
    7786:	3a 89       	ldd	r19, Y+18	; 0x12
    7788:	82 e7       	ldi	r24, 0x72	; 114
    778a:	95 e2       	ldi	r25, 0x25	; 37
    778c:	41 e0       	ldi	r20, 0x01	; 1
    778e:	50 e0       	ldi	r21, 0x00	; 0
    7790:	ba 01       	movw	r22, r20
    7792:	68 1b       	sub	r22, r24
    7794:	79 0b       	sbc	r23, r25
    7796:	cb 01       	movw	r24, r22
    7798:	82 0f       	add	r24, r18
    779a:	93 1f       	adc	r25, r19
    779c:	89 83       	std	Y+1, r24	; 0x01
    779e:	9a 83       	std	Y+2, r25	; 0x02
    77a0:	0c c0       	rjmp	.+24     	; 0x77ba <task_serial+0x9e>

			} else if (g_usart1_rx_idx >= (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
    77a2:	80 91 70 25 	lds	r24, 0x2570	; 0x802570 <g_usart1_rx_idx>
    77a6:	90 91 71 25 	lds	r25, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    77aa:	80 3e       	cpi	r24, 0xE0	; 224
    77ac:	91 40       	sbci	r25, 0x01	; 1
    77ae:	08 f4       	brcc	.+2      	; 0x77b2 <task_serial+0x96>
    77b0:	c3 c0       	rjmp	.+390    	; 0x7938 <task_serial+0x21c>
				len_out = C_USART1_RX_BUF_LEN;	// indicates to flush the read buffer
    77b2:	80 e0       	ldi	r24, 0x00	; 0
    77b4:	92 e0       	ldi	r25, 0x02	; 2
    77b6:	89 83       	std	Y+1, r24	; 0x01
    77b8:	9a 83       	std	Y+2, r25	; 0x02
				return;	// not complete yet
			}
		}

		/* Process the line - IRQ allowed */
		if (len_out < C_USART1_RX_BUF_LEN) {
    77ba:	89 81       	ldd	r24, Y+1	; 0x01
    77bc:	9a 81       	ldd	r25, Y+2	; 0x02
    77be:	81 15       	cp	r24, r1
    77c0:	92 40       	sbci	r25, 0x02	; 2
    77c2:	18 f5       	brcc	.+70     	; 0x780a <task_serial+0xee>
			static bool s_doNotPrint = false;

			/* Process line and get data */
			bool l_doNotPrint = serial_filter_inStream(g_usart1_rx_buf, len_out);
    77c4:	89 81       	ldd	r24, Y+1	; 0x01
    77c6:	9a 81       	ldd	r25, Y+2	; 0x02
    77c8:	bc 01       	movw	r22, r24
    77ca:	82 e7       	ldi	r24, 0x72	; 114
    77cc:	95 e2       	ldi	r25, 0x25	; 37
    77ce:	1c d8       	rcall	.-4040   	; 0x6808 <serial_filter_inStream>
    77d0:	8b 8b       	std	Y+19, r24	; 0x13

			/* Copy chunk of data to USB_CDC */
			if (!l_doNotPrint && (!s_doNotPrint || (len_out > 3)) && g_usb_cdc_printStatusLines_sim808) {
    77d2:	9b 89       	ldd	r25, Y+19	; 0x13
    77d4:	81 e0       	ldi	r24, 0x01	; 1
    77d6:	89 27       	eor	r24, r25
    77d8:	88 23       	and	r24, r24
    77da:	a1 f0       	breq	.+40     	; 0x7804 <task_serial+0xe8>
    77dc:	90 91 4e 21 	lds	r25, 0x214E	; 0x80214e <s_doNotPrint.8318>
    77e0:	81 e0       	ldi	r24, 0x01	; 1
    77e2:	89 27       	eor	r24, r25
    77e4:	88 23       	and	r24, r24
    77e6:	21 f4       	brne	.+8      	; 0x77f0 <task_serial+0xd4>
    77e8:	89 81       	ldd	r24, Y+1	; 0x01
    77ea:	9a 81       	ldd	r25, Y+2	; 0x02
    77ec:	04 97       	sbiw	r24, 0x04	; 4
    77ee:	50 f0       	brcs	.+20     	; 0x7804 <task_serial+0xe8>
    77f0:	80 91 67 25 	lds	r24, 0x2567	; 0x802567 <g_usb_cdc_printStatusLines_sim808>
    77f4:	88 23       	and	r24, r24
    77f6:	31 f0       	breq	.+12     	; 0x7804 <task_serial+0xe8>
				udi_write_serial_line(g_usart1_rx_buf, len_out);
    77f8:	89 81       	ldd	r24, Y+1	; 0x01
    77fa:	9a 81       	ldd	r25, Y+2	; 0x02
    77fc:	bc 01       	movw	r22, r24
    77fe:	82 e7       	ldi	r24, 0x72	; 114
    7800:	95 e2       	ldi	r25, 0x25	; 37
    7802:	63 d2       	rcall	.+1222   	; 0x7cca <udi_write_serial_line>
			}

			/* Store last line state */
			s_doNotPrint = l_doNotPrint;
    7804:	8b 89       	ldd	r24, Y+19	; 0x13
    7806:	80 93 4e 21 	sts	0x214E, r24	; 0x80214e <s_doNotPrint.8318>
		}

		/* Move serial buffer by one line and adjust index - IRQ disabled */
		{
			irqflags_t flags = cpu_irq_save();
    780a:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <cpu_irq_save>
    780e:	8c 8b       	std	Y+20, r24	; 0x14

			/* Move operation */
			if (len_out < C_USART1_RX_BUF_LEN) {
    7810:	89 81       	ldd	r24, Y+1	; 0x01
    7812:	9a 81       	ldd	r25, Y+2	; 0x02
    7814:	81 15       	cp	r24, r1
    7816:	92 40       	sbci	r25, 0x02	; 2
    7818:	60 f5       	brcc	.+88     	; 0x7872 <task_serial+0x156>
				char* l_usart1_rx_buf_ptr		= g_usart1_rx_buf;
    781a:	82 e7       	ldi	r24, 0x72	; 114
    781c:	95 e2       	ldi	r25, 0x25	; 37
    781e:	8b 83       	std	Y+3, r24	; 0x03
    7820:	9c 83       	std	Y+4, r25	; 0x04
				char* l_usart1_rx_buf_mov_ptr	= g_usart1_rx_buf + len_out;
    7822:	89 81       	ldd	r24, Y+1	; 0x01
    7824:	9a 81       	ldd	r25, Y+2	; 0x02
    7826:	8e 58       	subi	r24, 0x8E	; 142
    7828:	9a 4d       	sbci	r25, 0xDA	; 218
    782a:	8d 83       	std	Y+5, r24	; 0x05
    782c:	9e 83       	std	Y+6, r25	; 0x06
				for (int16_t movItCnt = g_usart1_rx_idx; movItCnt; movItCnt--) {
    782e:	80 91 70 25 	lds	r24, 0x2570	; 0x802570 <g_usart1_rx_idx>
    7832:	90 91 71 25 	lds	r25, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    7836:	8f 83       	std	Y+7, r24	; 0x07
    7838:	98 87       	std	Y+8, r25	; 0x08
    783a:	17 c0       	rjmp	.+46     	; 0x786a <task_serial+0x14e>
					*(l_usart1_rx_buf_ptr++)	= *(l_usart1_rx_buf_mov_ptr++);
    783c:	8b 81       	ldd	r24, Y+3	; 0x03
    783e:	9c 81       	ldd	r25, Y+4	; 0x04
    7840:	9c 01       	movw	r18, r24
    7842:	2f 5f       	subi	r18, 0xFF	; 255
    7844:	3f 4f       	sbci	r19, 0xFF	; 255
    7846:	2b 83       	std	Y+3, r18	; 0x03
    7848:	3c 83       	std	Y+4, r19	; 0x04
    784a:	2d 81       	ldd	r18, Y+5	; 0x05
    784c:	3e 81       	ldd	r19, Y+6	; 0x06
    784e:	a9 01       	movw	r20, r18
    7850:	4f 5f       	subi	r20, 0xFF	; 255
    7852:	5f 4f       	sbci	r21, 0xFF	; 255
    7854:	4d 83       	std	Y+5, r20	; 0x05
    7856:	5e 83       	std	Y+6, r21	; 0x06
    7858:	f9 01       	movw	r30, r18
    785a:	20 81       	ld	r18, Z
    785c:	fc 01       	movw	r30, r24
    785e:	20 83       	st	Z, r18

			/* Move operation */
			if (len_out < C_USART1_RX_BUF_LEN) {
				char* l_usart1_rx_buf_ptr		= g_usart1_rx_buf;
				char* l_usart1_rx_buf_mov_ptr	= g_usart1_rx_buf + len_out;
				for (int16_t movItCnt = g_usart1_rx_idx; movItCnt; movItCnt--) {
    7860:	8f 81       	ldd	r24, Y+7	; 0x07
    7862:	98 85       	ldd	r25, Y+8	; 0x08
    7864:	01 97       	sbiw	r24, 0x01	; 1
    7866:	8f 83       	std	Y+7, r24	; 0x07
    7868:	98 87       	std	Y+8, r25	; 0x08
    786a:	8f 81       	ldd	r24, Y+7	; 0x07
    786c:	98 85       	ldd	r25, Y+8	; 0x08
    786e:	89 2b       	or	r24, r25
    7870:	29 f7       	brne	.-54     	; 0x783c <task_serial+0x120>
					*(l_usart1_rx_buf_ptr++)	= *(l_usart1_rx_buf_mov_ptr++);
				}
			}

			/* Adjust index or reset buffer when stuck */
			if (g_usart1_rx_idx <= len_out) {
    7872:	20 91 70 25 	lds	r18, 0x2570	; 0x802570 <g_usart1_rx_idx>
    7876:	30 91 71 25 	lds	r19, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    787a:	89 81       	ldd	r24, Y+1	; 0x01
    787c:	9a 81       	ldd	r25, Y+2	; 0x02
    787e:	82 17       	cp	r24, r18
    7880:	93 07       	cpc	r25, r19
    7882:	38 f0       	brcs	.+14     	; 0x7892 <task_serial+0x176>
				g_usart1_rx_idx		= 0;
    7884:	10 92 70 25 	sts	0x2570, r1	; 0x802570 <g_usart1_rx_idx>
    7888:	10 92 71 25 	sts	0x2571, r1	; 0x802571 <g_usart1_rx_idx+0x1>
				g_usart1_rx_ready	= false;
    788c:	10 92 6e 25 	sts	0x256E, r1	; 0x80256e <g_usart1_rx_ready>
    7890:	0e c0       	rjmp	.+28     	; 0x78ae <task_serial+0x192>

			} else {
				g_usart1_rx_idx	   -= len_out;
    7892:	20 91 70 25 	lds	r18, 0x2570	; 0x802570 <g_usart1_rx_idx>
    7896:	30 91 71 25 	lds	r19, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    789a:	89 81       	ldd	r24, Y+1	; 0x01
    789c:	9a 81       	ldd	r25, Y+2	; 0x02
    789e:	a9 01       	movw	r20, r18
    78a0:	48 1b       	sub	r20, r24
    78a2:	59 0b       	sbc	r21, r25
    78a4:	ca 01       	movw	r24, r20
    78a6:	80 93 70 25 	sts	0x2570, r24	; 0x802570 <g_usart1_rx_idx>
    78aa:	90 93 71 25 	sts	0x2571, r25	; 0x802571 <g_usart1_rx_idx+0x1>
			}

			/* Clean operation (for debugging) */
			char* l_usart1_rx_buf_ptr = g_usart1_rx_buf + g_usart1_rx_idx;
    78ae:	80 91 70 25 	lds	r24, 0x2570	; 0x802570 <g_usart1_rx_idx>
    78b2:	90 91 71 25 	lds	r25, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    78b6:	8e 58       	subi	r24, 0x8E	; 142
    78b8:	9a 4d       	sbci	r25, 0xDA	; 218
    78ba:	89 87       	std	Y+9, r24	; 0x09
    78bc:	9a 87       	std	Y+10, r25	; 0x0a
			for (int16_t movItCnt = (C_USART1_RX_BUF_LEN - g_usart1_rx_idx); movItCnt; movItCnt--) {
    78be:	80 91 70 25 	lds	r24, 0x2570	; 0x802570 <g_usart1_rx_idx>
    78c2:	90 91 71 25 	lds	r25, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    78c6:	20 e0       	ldi	r18, 0x00	; 0
    78c8:	32 e0       	ldi	r19, 0x02	; 2
    78ca:	b9 01       	movw	r22, r18
    78cc:	68 1b       	sub	r22, r24
    78ce:	79 0b       	sbc	r23, r25
    78d0:	cb 01       	movw	r24, r22
    78d2:	8b 87       	std	Y+11, r24	; 0x0b
    78d4:	9c 87       	std	Y+12, r25	; 0x0c
    78d6:	0e c0       	rjmp	.+28     	; 0x78f4 <task_serial+0x1d8>
				*(l_usart1_rx_buf_ptr++) = 0;
    78d8:	89 85       	ldd	r24, Y+9	; 0x09
    78da:	9a 85       	ldd	r25, Y+10	; 0x0a
    78dc:	9c 01       	movw	r18, r24
    78de:	2f 5f       	subi	r18, 0xFF	; 255
    78e0:	3f 4f       	sbci	r19, 0xFF	; 255
    78e2:	29 87       	std	Y+9, r18	; 0x09
    78e4:	3a 87       	std	Y+10, r19	; 0x0a
    78e6:	fc 01       	movw	r30, r24
    78e8:	10 82       	st	Z, r1
				g_usart1_rx_idx	   -= len_out;
			}

			/* Clean operation (for debugging) */
			char* l_usart1_rx_buf_ptr = g_usart1_rx_buf + g_usart1_rx_idx;
			for (int16_t movItCnt = (C_USART1_RX_BUF_LEN - g_usart1_rx_idx); movItCnt; movItCnt--) {
    78ea:	8b 85       	ldd	r24, Y+11	; 0x0b
    78ec:	9c 85       	ldd	r25, Y+12	; 0x0c
    78ee:	01 97       	sbiw	r24, 0x01	; 1
    78f0:	8b 87       	std	Y+11, r24	; 0x0b
    78f2:	9c 87       	std	Y+12, r25	; 0x0c
    78f4:	8b 85       	ldd	r24, Y+11	; 0x0b
    78f6:	9c 85       	ldd	r25, Y+12	; 0x0c
    78f8:	89 2b       	or	r24, r25
    78fa:	71 f7       	brne	.-36     	; 0x78d8 <task_serial+0x1bc>
				*(l_usart1_rx_buf_ptr++) = 0;
			}

			cpu_irq_restore(flags);
    78fc:	8c 89       	ldd	r24, Y+20	; 0x14
    78fe:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <cpu_irq_restore>
		}

		/* Handshaking, START data - IRQ disabled */
		{
			irqflags_t flags = cpu_irq_save();
    7902:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <cpu_irq_save>
    7906:	8d 8b       	std	Y+21, r24	; 0x15
			uint16_t l_usart1_rx_idx = g_usart1_rx_idx;
    7908:	80 91 70 25 	lds	r24, 0x2570	; 0x802570 <g_usart1_rx_idx>
    790c:	90 91 71 25 	lds	r25, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    7910:	8e 8b       	std	Y+22, r24	; 0x16
    7912:	9f 8b       	std	Y+23, r25	; 0x17
			cpu_irq_restore(flags);
    7914:	8d 89       	ldd	r24, Y+21	; 0x15
    7916:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <cpu_irq_restore>

			if (l_usart1_rx_idx < (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
    791a:	8e 89       	ldd	r24, Y+22	; 0x16
    791c:	9f 89       	ldd	r25, Y+23	; 0x17
    791e:	80 3e       	cpi	r24, 0xE0	; 224
    7920:	91 40       	sbci	r25, 0x01	; 1
    7922:	20 f4       	brcc	.+8      	; 0x792c <task_serial+0x210>
				ioport_set_pin_level(GSM_RTS1_DRV_GPIO, IOPORT_PIN_LEVEL_LOW);
    7924:	60 e0       	ldi	r22, 0x00	; 0
    7926:	8f e2       	ldi	r24, 0x2F	; 47
    7928:	0e 94 2e 21 	call	0x425c	; 0x425c <ioport_set_pin_level>
		if (l_usart1_rx_idx < (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
			ioport_set_pin_level(GSM_RTS1_DRV_GPIO, IOPORT_PIN_LEVEL_LOW);
		}
	}

	while (g_usart1_rx_ready) {
    792c:	80 91 6e 25 	lds	r24, 0x256E	; 0x80256e <g_usart1_rx_ready>
    7930:	88 23       	and	r24, r24
    7932:	09 f0       	breq	.+2      	; 0x7936 <task_serial+0x21a>
    7934:	1b cf       	rjmp	.-458    	; 0x776c <task_serial+0x50>
    7936:	01 c0       	rjmp	.+2      	; 0x793a <task_serial+0x21e>

			} else if (g_usart1_rx_idx >= (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
				len_out = C_USART1_RX_BUF_LEN;	// indicates to flush the read buffer

			} else {
				return;	// not complete yet
    7938:	00 00       	nop
			if (l_usart1_rx_idx < (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
				ioport_set_pin_level(GSM_RTS1_DRV_GPIO, IOPORT_PIN_LEVEL_LOW);
			}
		}
	}
}
    793a:	67 96       	adiw	r28, 0x17	; 23
    793c:	cd bf       	out	0x3d, r28	; 61
    793e:	de bf       	out	0x3e, r29	; 62
    7940:	df 91       	pop	r29
    7942:	cf 91       	pop	r28
    7944:	08 95       	ret

00007946 <cpu_irq_save>:
void usb_send_wakeup_event(void)
{
	/* USB wake-up remote host feature */

	udc_remotewakeup();
}
    7946:	cf 93       	push	r28
    7948:	df 93       	push	r29
    794a:	1f 92       	push	r1
    794c:	cd b7       	in	r28, 0x3d	; 61
    794e:	de b7       	in	r29, 0x3e	; 62
    7950:	8f e3       	ldi	r24, 0x3F	; 63
    7952:	90 e0       	ldi	r25, 0x00	; 0
    7954:	fc 01       	movw	r30, r24
    7956:	80 81       	ld	r24, Z
    7958:	89 83       	std	Y+1, r24	; 0x01
    795a:	f8 94       	cli
    795c:	89 81       	ldd	r24, Y+1	; 0x01
    795e:	0f 90       	pop	r0
    7960:	df 91       	pop	r29
    7962:	cf 91       	pop	r28
    7964:	08 95       	ret

00007966 <cpu_irq_restore>:
    7966:	cf 93       	push	r28
    7968:	df 93       	push	r29
    796a:	1f 92       	push	r1
    796c:	cd b7       	in	r28, 0x3d	; 61
    796e:	de b7       	in	r29, 0x3e	; 62
    7970:	89 83       	std	Y+1, r24	; 0x01
    7972:	8f e3       	ldi	r24, 0x3F	; 63
    7974:	90 e0       	ldi	r25, 0x00	; 0
    7976:	29 81       	ldd	r18, Y+1	; 0x01
    7978:	fc 01       	movw	r30, r24
    797a:	20 83       	st	Z, r18
    797c:	00 00       	nop
    797e:	0f 90       	pop	r0
    7980:	df 91       	pop	r29
    7982:	cf 91       	pop	r28
    7984:	08 95       	ret

00007986 <osc_get_rate>:
    7986:	cf 93       	push	r28
    7988:	df 93       	push	r29
    798a:	1f 92       	push	r1
    798c:	cd b7       	in	r28, 0x3d	; 61
    798e:	de b7       	in	r29, 0x3e	; 62
    7990:	89 83       	std	Y+1, r24	; 0x01
    7992:	89 81       	ldd	r24, Y+1	; 0x01
    7994:	88 2f       	mov	r24, r24
    7996:	90 e0       	ldi	r25, 0x00	; 0
    7998:	82 30       	cpi	r24, 0x02	; 2
    799a:	91 05       	cpc	r25, r1
    799c:	89 f0       	breq	.+34     	; 0x79c0 <osc_get_rate+0x3a>
    799e:	83 30       	cpi	r24, 0x03	; 3
    79a0:	91 05       	cpc	r25, r1
    79a2:	1c f4       	brge	.+6      	; 0x79aa <osc_get_rate+0x24>
    79a4:	01 97       	sbiw	r24, 0x01	; 1
    79a6:	39 f0       	breq	.+14     	; 0x79b6 <osc_get_rate+0x30>
    79a8:	1a c0       	rjmp	.+52     	; 0x79de <osc_get_rate+0x58>
    79aa:	84 30       	cpi	r24, 0x04	; 4
    79ac:	91 05       	cpc	r25, r1
    79ae:	69 f0       	breq	.+26     	; 0x79ca <osc_get_rate+0x44>
    79b0:	08 97       	sbiw	r24, 0x08	; 8
    79b2:	81 f0       	breq	.+32     	; 0x79d4 <osc_get_rate+0x4e>
    79b4:	14 c0       	rjmp	.+40     	; 0x79de <osc_get_rate+0x58>
    79b6:	80 e8       	ldi	r24, 0x80	; 128
    79b8:	94 e8       	ldi	r25, 0x84	; 132
    79ba:	ae e1       	ldi	r26, 0x1E	; 30
    79bc:	b0 e0       	ldi	r27, 0x00	; 0
    79be:	12 c0       	rjmp	.+36     	; 0x79e4 <osc_get_rate+0x5e>
    79c0:	80 e0       	ldi	r24, 0x00	; 0
    79c2:	9c e6       	ldi	r25, 0x6C	; 108
    79c4:	ac ed       	ldi	r26, 0xDC	; 220
    79c6:	b2 e0       	ldi	r27, 0x02	; 2
    79c8:	0d c0       	rjmp	.+26     	; 0x79e4 <osc_get_rate+0x5e>
    79ca:	80 e0       	ldi	r24, 0x00	; 0
    79cc:	90 e8       	ldi	r25, 0x80	; 128
    79ce:	a0 e0       	ldi	r26, 0x00	; 0
    79d0:	b0 e0       	ldi	r27, 0x00	; 0
    79d2:	08 c0       	rjmp	.+16     	; 0x79e4 <osc_get_rate+0x5e>
    79d4:	80 e0       	ldi	r24, 0x00	; 0
    79d6:	9d e2       	ldi	r25, 0x2D	; 45
    79d8:	a1 e3       	ldi	r26, 0x31	; 49
    79da:	b1 e0       	ldi	r27, 0x01	; 1
    79dc:	03 c0       	rjmp	.+6      	; 0x79e4 <osc_get_rate+0x5e>
    79de:	80 e0       	ldi	r24, 0x00	; 0
    79e0:	90 e0       	ldi	r25, 0x00	; 0
    79e2:	dc 01       	movw	r26, r24
    79e4:	bc 01       	movw	r22, r24
    79e6:	cd 01       	movw	r24, r26
    79e8:	0f 90       	pop	r0
    79ea:	df 91       	pop	r29
    79ec:	cf 91       	pop	r28
    79ee:	08 95       	ret

000079f0 <pll_get_default_rate_priv>:
    79f0:	cf 93       	push	r28
    79f2:	df 93       	push	r29
    79f4:	cd b7       	in	r28, 0x3d	; 61
    79f6:	de b7       	in	r29, 0x3e	; 62
    79f8:	29 97       	sbiw	r28, 0x09	; 9
    79fa:	cd bf       	out	0x3d, r28	; 61
    79fc:	de bf       	out	0x3e, r29	; 62
    79fe:	8d 83       	std	Y+5, r24	; 0x05
    7a00:	6e 83       	std	Y+6, r22	; 0x06
    7a02:	7f 83       	std	Y+7, r23	; 0x07
    7a04:	48 87       	std	Y+8, r20	; 0x08
    7a06:	59 87       	std	Y+9, r21	; 0x09
    7a08:	8d 81       	ldd	r24, Y+5	; 0x05
    7a0a:	88 2f       	mov	r24, r24
    7a0c:	90 e0       	ldi	r25, 0x00	; 0
    7a0e:	80 38       	cpi	r24, 0x80	; 128
    7a10:	91 05       	cpc	r25, r1
    7a12:	79 f0       	breq	.+30     	; 0x7a32 <pll_get_default_rate_priv+0x42>
    7a14:	80 3c       	cpi	r24, 0xC0	; 192
    7a16:	91 05       	cpc	r25, r1
    7a18:	a9 f0       	breq	.+42     	; 0x7a44 <pll_get_default_rate_priv+0x54>
    7a1a:	89 2b       	or	r24, r25
    7a1c:	09 f0       	breq	.+2      	; 0x7a20 <pll_get_default_rate_priv+0x30>
    7a1e:	1b c0       	rjmp	.+54     	; 0x7a56 <pll_get_default_rate_priv+0x66>
    7a20:	80 e8       	ldi	r24, 0x80	; 128
    7a22:	94 e8       	ldi	r25, 0x84	; 132
    7a24:	ae e1       	ldi	r26, 0x1E	; 30
    7a26:	b0 e0       	ldi	r27, 0x00	; 0
    7a28:	89 83       	std	Y+1, r24	; 0x01
    7a2a:	9a 83       	std	Y+2, r25	; 0x02
    7a2c:	ab 83       	std	Y+3, r26	; 0x03
    7a2e:	bc 83       	std	Y+4, r27	; 0x04
    7a30:	12 c0       	rjmp	.+36     	; 0x7a56 <pll_get_default_rate_priv+0x66>
    7a32:	80 e0       	ldi	r24, 0x00	; 0
    7a34:	9b e1       	ldi	r25, 0x1B	; 27
    7a36:	a7 eb       	ldi	r26, 0xB7	; 183
    7a38:	b0 e0       	ldi	r27, 0x00	; 0
    7a3a:	89 83       	std	Y+1, r24	; 0x01
    7a3c:	9a 83       	std	Y+2, r25	; 0x02
    7a3e:	ab 83       	std	Y+3, r26	; 0x03
    7a40:	bc 83       	std	Y+4, r27	; 0x04
    7a42:	09 c0       	rjmp	.+18     	; 0x7a56 <pll_get_default_rate_priv+0x66>
    7a44:	88 e0       	ldi	r24, 0x08	; 8
    7a46:	9f df       	rcall	.-194    	; 0x7986 <osc_get_rate>
    7a48:	dc 01       	movw	r26, r24
    7a4a:	cb 01       	movw	r24, r22
    7a4c:	89 83       	std	Y+1, r24	; 0x01
    7a4e:	9a 83       	std	Y+2, r25	; 0x02
    7a50:	ab 83       	std	Y+3, r26	; 0x03
    7a52:	bc 83       	std	Y+4, r27	; 0x04
    7a54:	00 00       	nop
    7a56:	8e 81       	ldd	r24, Y+6	; 0x06
    7a58:	9f 81       	ldd	r25, Y+7	; 0x07
    7a5a:	cc 01       	movw	r24, r24
    7a5c:	a0 e0       	ldi	r26, 0x00	; 0
    7a5e:	b0 e0       	ldi	r27, 0x00	; 0
    7a60:	29 81       	ldd	r18, Y+1	; 0x01
    7a62:	3a 81       	ldd	r19, Y+2	; 0x02
    7a64:	4b 81       	ldd	r20, Y+3	; 0x03
    7a66:	5c 81       	ldd	r21, Y+4	; 0x04
    7a68:	bc 01       	movw	r22, r24
    7a6a:	cd 01       	movw	r24, r26
    7a6c:	0f 94 c8 2d 	call	0x25b90	; 0x25b90 <__mulsi3>
    7a70:	dc 01       	movw	r26, r24
    7a72:	cb 01       	movw	r24, r22
    7a74:	89 83       	std	Y+1, r24	; 0x01
    7a76:	9a 83       	std	Y+2, r25	; 0x02
    7a78:	ab 83       	std	Y+3, r26	; 0x03
    7a7a:	bc 83       	std	Y+4, r27	; 0x04
    7a7c:	89 81       	ldd	r24, Y+1	; 0x01
    7a7e:	9a 81       	ldd	r25, Y+2	; 0x02
    7a80:	ab 81       	ldd	r26, Y+3	; 0x03
    7a82:	bc 81       	ldd	r27, Y+4	; 0x04
    7a84:	bc 01       	movw	r22, r24
    7a86:	cd 01       	movw	r24, r26
    7a88:	29 96       	adiw	r28, 0x09	; 9
    7a8a:	cd bf       	out	0x3d, r28	; 61
    7a8c:	de bf       	out	0x3e, r29	; 62
    7a8e:	df 91       	pop	r29
    7a90:	cf 91       	pop	r28
    7a92:	08 95       	ret

00007a94 <sysclk_get_main_hz>:
    7a94:	cf 93       	push	r28
    7a96:	df 93       	push	r29
    7a98:	cd b7       	in	r28, 0x3d	; 61
    7a9a:	de b7       	in	r29, 0x3e	; 62
    7a9c:	41 e0       	ldi	r20, 0x01	; 1
    7a9e:	50 e0       	ldi	r21, 0x00	; 0
    7aa0:	63 e0       	ldi	r22, 0x03	; 3
    7aa2:	70 e0       	ldi	r23, 0x00	; 0
    7aa4:	80 ec       	ldi	r24, 0xC0	; 192
    7aa6:	a4 df       	rcall	.-184    	; 0x79f0 <pll_get_default_rate_priv>
    7aa8:	dc 01       	movw	r26, r24
    7aaa:	cb 01       	movw	r24, r22
    7aac:	bc 01       	movw	r22, r24
    7aae:	cd 01       	movw	r24, r26
    7ab0:	df 91       	pop	r29
    7ab2:	cf 91       	pop	r28
    7ab4:	08 95       	ret

00007ab6 <sysclk_get_per4_hz>:
    7ab6:	cf 93       	push	r28
    7ab8:	df 93       	push	r29
    7aba:	1f 92       	push	r1
    7abc:	cd b7       	in	r28, 0x3d	; 61
    7abe:	de b7       	in	r29, 0x3e	; 62
    7ac0:	19 82       	std	Y+1, r1	; 0x01
    7ac2:	e8 df       	rcall	.-48     	; 0x7a94 <sysclk_get_main_hz>
    7ac4:	dc 01       	movw	r26, r24
    7ac6:	cb 01       	movw	r24, r22
    7ac8:	29 81       	ldd	r18, Y+1	; 0x01
    7aca:	22 2f       	mov	r18, r18
    7acc:	30 e0       	ldi	r19, 0x00	; 0
    7ace:	04 c0       	rjmp	.+8      	; 0x7ad8 <sysclk_get_per4_hz+0x22>
    7ad0:	b6 95       	lsr	r27
    7ad2:	a7 95       	ror	r26
    7ad4:	97 95       	ror	r25
    7ad6:	87 95       	ror	r24
    7ad8:	2a 95       	dec	r18
    7ada:	d2 f7       	brpl	.-12     	; 0x7ad0 <sysclk_get_per4_hz+0x1a>
    7adc:	bc 01       	movw	r22, r24
    7ade:	cd 01       	movw	r24, r26
    7ae0:	0f 90       	pop	r0
    7ae2:	df 91       	pop	r29
    7ae4:	cf 91       	pop	r28
    7ae6:	08 95       	ret

00007ae8 <sysclk_get_per2_hz>:
    7ae8:	cf 93       	push	r28
    7aea:	df 93       	push	r29
    7aec:	cd b7       	in	r28, 0x3d	; 61
    7aee:	de b7       	in	r29, 0x3e	; 62
    7af0:	e2 df       	rcall	.-60     	; 0x7ab6 <sysclk_get_per4_hz>
    7af2:	dc 01       	movw	r26, r24
    7af4:	cb 01       	movw	r24, r22
    7af6:	bc 01       	movw	r22, r24
    7af8:	cd 01       	movw	r24, r26
    7afa:	df 91       	pop	r29
    7afc:	cf 91       	pop	r28
    7afe:	08 95       	ret

00007b00 <sysclk_get_per_hz>:
    7b00:	cf 93       	push	r28
    7b02:	df 93       	push	r29
    7b04:	cd b7       	in	r28, 0x3d	; 61
    7b06:	de b7       	in	r29, 0x3e	; 62
    7b08:	ef df       	rcall	.-34     	; 0x7ae8 <sysclk_get_per2_hz>
    7b0a:	dc 01       	movw	r26, r24
    7b0c:	cb 01       	movw	r24, r22
    7b0e:	b6 95       	lsr	r27
    7b10:	a7 95       	ror	r26
    7b12:	97 95       	ror	r25
    7b14:	87 95       	ror	r24
    7b16:	bc 01       	movw	r22, r24
    7b18:	cd 01       	movw	r24, r26
    7b1a:	df 91       	pop	r29
    7b1c:	cf 91       	pop	r28
    7b1e:	08 95       	ret

00007b20 <sysclk_get_cpu_hz>:
    7b20:	cf 93       	push	r28
    7b22:	df 93       	push	r29
    7b24:	cd b7       	in	r28, 0x3d	; 61
    7b26:	de b7       	in	r29, 0x3e	; 62
    7b28:	eb df       	rcall	.-42     	; 0x7b00 <sysclk_get_per_hz>
    7b2a:	dc 01       	movw	r26, r24
    7b2c:	cb 01       	movw	r24, r22
    7b2e:	bc 01       	movw	r22, r24
    7b30:	cd 01       	movw	r24, r26
    7b32:	df 91       	pop	r29
    7b34:	cf 91       	pop	r28
    7b36:	08 95       	ret

00007b38 <__portable_avr_delay_cycles>:
    7b38:	04 c0       	rjmp	.+8      	; 0x7b42 <__portable_avr_delay_cycles+0xa>
    7b3a:	61 50       	subi	r22, 0x01	; 1
    7b3c:	71 09       	sbc	r23, r1
    7b3e:	81 09       	sbc	r24, r1
    7b40:	91 09       	sbc	r25, r1
    7b42:	61 15       	cp	r22, r1
    7b44:	71 05       	cpc	r23, r1
    7b46:	81 05       	cpc	r24, r1
    7b48:	91 05       	cpc	r25, r1
    7b4a:	b9 f7       	brne	.-18     	; 0x7b3a <__portable_avr_delay_cycles+0x2>
    7b4c:	08 95       	ret

00007b4e <udi_write_tx_char>:
    7b4e:	cf 93       	push	r28
    7b50:	df 93       	push	r29
    7b52:	00 d0       	rcall	.+0      	; 0x7b54 <udi_write_tx_char+0x6>
    7b54:	cd b7       	in	r28, 0x3d	; 61
    7b56:	de b7       	in	r29, 0x3e	; 62
    7b58:	89 83       	std	Y+1, r24	; 0x01
    7b5a:	9a 83       	std	Y+2, r25	; 0x02
    7b5c:	6b 83       	std	Y+3, r22	; 0x03
    7b5e:	8b 81       	ldd	r24, Y+3	; 0x03
    7b60:	88 23       	and	r24, r24
    7b62:	59 f0       	breq	.+22     	; 0x7b7a <udi_write_tx_char+0x2c>
    7b64:	89 81       	ldd	r24, Y+1	; 0x01
    7b66:	9a 81       	ldd	r25, Y+2	; 0x02
    7b68:	80 97       	sbiw	r24, 0x20	; 32
    7b6a:	2c f0       	brlt	.+10     	; 0x7b76 <udi_write_tx_char+0x28>
    7b6c:	89 81       	ldd	r24, Y+1	; 0x01
    7b6e:	9a 81       	ldd	r25, Y+2	; 0x02
    7b70:	80 38       	cpi	r24, 0x80	; 128
    7b72:	91 05       	cpc	r25, r1
    7b74:	14 f0       	brlt	.+4      	; 0x7b7a <udi_write_tx_char+0x2c>
    7b76:	81 e0       	ldi	r24, 0x01	; 1
    7b78:	11 c0       	rjmp	.+34     	; 0x7b9c <udi_write_tx_char+0x4e>
    7b7a:	90 91 6b 25 	lds	r25, 0x256B	; 0x80256b <g_usb_cdc_access_blocked>
    7b7e:	81 e0       	ldi	r24, 0x01	; 1
    7b80:	89 27       	eor	r24, r25
    7b82:	88 23       	and	r24, r24
    7b84:	51 f0       	breq	.+20     	; 0x7b9a <udi_write_tx_char+0x4c>
    7b86:	89 81       	ldd	r24, Y+1	; 0x01
    7b88:	9a 81       	ldd	r25, Y+2	; 0x02
    7b8a:	0f 94 cf 19 	call	0x2339e	; 0x2339e <udi_cdc_putc>
    7b8e:	9c 01       	movw	r18, r24
    7b90:	81 e0       	ldi	r24, 0x01	; 1
    7b92:	23 2b       	or	r18, r19
    7b94:	19 f4       	brne	.+6      	; 0x7b9c <udi_write_tx_char+0x4e>
    7b96:	80 e0       	ldi	r24, 0x00	; 0
    7b98:	01 c0       	rjmp	.+2      	; 0x7b9c <udi_write_tx_char+0x4e>
    7b9a:	81 e0       	ldi	r24, 0x01	; 1
    7b9c:	23 96       	adiw	r28, 0x03	; 3
    7b9e:	cd bf       	out	0x3d, r28	; 61
    7ba0:	de bf       	out	0x3e, r29	; 62
    7ba2:	df 91       	pop	r29
    7ba4:	cf 91       	pop	r28
    7ba6:	08 95       	ret

00007ba8 <udi_write_tx_msg_P>:
    7ba8:	cf 93       	push	r28
    7baa:	df 93       	push	r29
    7bac:	cd b7       	in	r28, 0x3d	; 61
    7bae:	de b7       	in	r29, 0x3e	; 62
    7bb0:	c4 58       	subi	r28, 0x84	; 132
    7bb2:	d1 09       	sbc	r29, r1
    7bb4:	cd bf       	out	0x3d, r28	; 61
    7bb6:	de bf       	out	0x3e, r29	; 62
    7bb8:	9e 01       	movw	r18, r28
    7bba:	2d 57       	subi	r18, 0x7D	; 125
    7bbc:	3f 4f       	sbci	r19, 0xFF	; 255
    7bbe:	f9 01       	movw	r30, r18
    7bc0:	80 83       	st	Z, r24
    7bc2:	91 83       	std	Z+1, r25	; 0x01
    7bc4:	ce 01       	movw	r24, r28
    7bc6:	8d 57       	subi	r24, 0x7D	; 125
    7bc8:	9f 4f       	sbci	r25, 0xFF	; 255
    7bca:	fc 01       	movw	r30, r24
    7bcc:	21 81       	ldd	r18, Z+1	; 0x01
    7bce:	2f 93       	push	r18
    7bd0:	fc 01       	movw	r30, r24
    7bd2:	80 81       	ld	r24, Z
    7bd4:	8f 93       	push	r24
    7bd6:	1f 92       	push	r1
    7bd8:	80 e8       	ldi	r24, 0x80	; 128
    7bda:	8f 93       	push	r24
    7bdc:	ce 01       	movw	r24, r28
    7bde:	03 96       	adiw	r24, 0x03	; 3
    7be0:	29 2f       	mov	r18, r25
    7be2:	2f 93       	push	r18
    7be4:	8f 93       	push	r24
    7be6:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    7bea:	0f 90       	pop	r0
    7bec:	0f 90       	pop	r0
    7bee:	0f 90       	pop	r0
    7bf0:	0f 90       	pop	r0
    7bf2:	0f 90       	pop	r0
    7bf4:	0f 90       	pop	r0
    7bf6:	89 83       	std	Y+1, r24	; 0x01
    7bf8:	9a 83       	std	Y+2, r25	; 0x02
    7bfa:	89 81       	ldd	r24, Y+1	; 0x01
    7bfc:	9a 81       	ldd	r25, Y+2	; 0x02
    7bfe:	81 38       	cpi	r24, 0x81	; 129
    7c00:	91 05       	cpc	r25, r1
    7c02:	10 f0       	brcs	.+4      	; 0x7c08 <udi_write_tx_msg_P+0x60>
    7c04:	80 e8       	ldi	r24, 0x80	; 128
    7c06:	90 e0       	ldi	r25, 0x00	; 0
    7c08:	28 2f       	mov	r18, r24
    7c0a:	ce 01       	movw	r24, r28
    7c0c:	03 96       	adiw	r24, 0x03	; 3
    7c0e:	40 e0       	ldi	r20, 0x00	; 0
    7c10:	62 2f       	mov	r22, r18
    7c12:	07 d0       	rcall	.+14     	; 0x7c22 <udi_write_tx_buf>
    7c14:	cc 57       	subi	r28, 0x7C	; 124
    7c16:	df 4f       	sbci	r29, 0xFF	; 255
    7c18:	cd bf       	out	0x3d, r28	; 61
    7c1a:	de bf       	out	0x3e, r29	; 62
    7c1c:	df 91       	pop	r29
    7c1e:	cf 91       	pop	r28
    7c20:	08 95       	ret

00007c22 <udi_write_tx_buf>:
    7c22:	cf 93       	push	r28
    7c24:	df 93       	push	r29
    7c26:	00 d0       	rcall	.+0      	; 0x7c28 <udi_write_tx_buf+0x6>
    7c28:	00 d0       	rcall	.+0      	; 0x7c2a <udi_write_tx_buf+0x8>
    7c2a:	cd b7       	in	r28, 0x3d	; 61
    7c2c:	de b7       	in	r29, 0x3e	; 62
    7c2e:	8b 83       	std	Y+3, r24	; 0x03
    7c30:	9c 83       	std	Y+4, r25	; 0x04
    7c32:	6d 83       	std	Y+5, r22	; 0x05
    7c34:	4e 83       	std	Y+6, r20	; 0x06
    7c36:	19 82       	std	Y+1, r1	; 0x01
    7c38:	1a 82       	std	Y+2, r1	; 0x02
    7c3a:	90 91 6a 25 	lds	r25, 0x256A	; 0x80256a <g_usb_cdc_transfers_authorized>
    7c3e:	81 e0       	ldi	r24, 0x01	; 1
    7c40:	89 27       	eor	r24, r25
    7c42:	88 23       	and	r24, r24
    7c44:	b9 f1       	breq	.+110    	; 0x7cb4 <udi_write_tx_buf+0x92>
    7c46:	80 e0       	ldi	r24, 0x00	; 0
    7c48:	3a c0       	rjmp	.+116    	; 0x7cbe <udi_write_tx_buf+0x9c>
    7c4a:	0f 94 2d 19 	call	0x2325a	; 0x2325a <udi_cdc_is_tx_ready>
    7c4e:	98 2f       	mov	r25, r24
    7c50:	81 e0       	ldi	r24, 0x01	; 1
    7c52:	89 27       	eor	r24, r25
    7c54:	88 23       	and	r24, r24
    7c56:	41 f0       	breq	.+16     	; 0x7c68 <udi_write_tx_buf+0x46>
    7c58:	8a 81       	ldd	r24, Y+2	; 0x02
    7c5a:	8f 5f       	subi	r24, 0xFF	; 255
    7c5c:	8a 83       	std	Y+2, r24	; 0x02
    7c5e:	89 e1       	ldi	r24, 0x19	; 25
    7c60:	90 e0       	ldi	r25, 0x00	; 0
    7c62:	0e 94 f6 f1 	call	0x1e3ec	; 0x1e3ec <yield_ms>
    7c66:	1f c0       	rjmp	.+62     	; 0x7ca6 <udi_write_tx_buf+0x84>
    7c68:	89 81       	ldd	r24, Y+1	; 0x01
    7c6a:	88 2f       	mov	r24, r24
    7c6c:	90 e0       	ldi	r25, 0x00	; 0
    7c6e:	2b 81       	ldd	r18, Y+3	; 0x03
    7c70:	3c 81       	ldd	r19, Y+4	; 0x04
    7c72:	82 0f       	add	r24, r18
    7c74:	93 1f       	adc	r25, r19
    7c76:	fc 01       	movw	r30, r24
    7c78:	80 81       	ld	r24, Z
    7c7a:	08 2e       	mov	r0, r24
    7c7c:	00 0c       	add	r0, r0
    7c7e:	99 0b       	sbc	r25, r25
    7c80:	6e 81       	ldd	r22, Y+6	; 0x06
    7c82:	65 df       	rcall	.-310    	; 0x7b4e <udi_write_tx_char>
    7c84:	98 2f       	mov	r25, r24
    7c86:	81 e0       	ldi	r24, 0x01	; 1
    7c88:	89 27       	eor	r24, r25
    7c8a:	88 23       	and	r24, r24
    7c8c:	41 f0       	breq	.+16     	; 0x7c9e <udi_write_tx_buf+0x7c>
    7c8e:	8a 81       	ldd	r24, Y+2	; 0x02
    7c90:	8f 5f       	subi	r24, 0xFF	; 255
    7c92:	8a 83       	std	Y+2, r24	; 0x02
    7c94:	89 e1       	ldi	r24, 0x19	; 25
    7c96:	90 e0       	ldi	r25, 0x00	; 0
    7c98:	0e 94 f6 f1 	call	0x1e3ec	; 0x1e3ec <yield_ms>
    7c9c:	04 c0       	rjmp	.+8      	; 0x7ca6 <udi_write_tx_buf+0x84>
    7c9e:	1a 82       	std	Y+2, r1	; 0x02
    7ca0:	89 81       	ldd	r24, Y+1	; 0x01
    7ca2:	8f 5f       	subi	r24, 0xFF	; 255
    7ca4:	89 83       	std	Y+1, r24	; 0x01
    7ca6:	8a 81       	ldd	r24, Y+2	; 0x02
    7ca8:	89 3c       	cpi	r24, 0xC9	; 201
    7caa:	20 f0       	brcs	.+8      	; 0x7cb4 <udi_write_tx_buf+0x92>
    7cac:	10 92 6a 25 	sts	0x256A, r1	; 0x80256a <g_usb_cdc_transfers_authorized>
    7cb0:	89 81       	ldd	r24, Y+1	; 0x01
    7cb2:	05 c0       	rjmp	.+10     	; 0x7cbe <udi_write_tx_buf+0x9c>
    7cb4:	99 81       	ldd	r25, Y+1	; 0x01
    7cb6:	8d 81       	ldd	r24, Y+5	; 0x05
    7cb8:	98 17       	cp	r25, r24
    7cba:	38 f2       	brcs	.-114    	; 0x7c4a <udi_write_tx_buf+0x28>
    7cbc:	89 81       	ldd	r24, Y+1	; 0x01
    7cbe:	26 96       	adiw	r28, 0x06	; 6
    7cc0:	cd bf       	out	0x3d, r28	; 61
    7cc2:	de bf       	out	0x3e, r29	; 62
    7cc4:	df 91       	pop	r29
    7cc6:	cf 91       	pop	r28
    7cc8:	08 95       	ret

00007cca <udi_write_serial_line>:
    7cca:	cf 93       	push	r28
    7ccc:	df 93       	push	r29
    7cce:	cd b7       	in	r28, 0x3d	; 61
    7cd0:	de b7       	in	r29, 0x3e	; 62
    7cd2:	2a 97       	sbiw	r28, 0x0a	; 10
    7cd4:	cd bf       	out	0x3d, r28	; 61
    7cd6:	de bf       	out	0x3e, r29	; 62
    7cd8:	8f 83       	std	Y+7, r24	; 0x07
    7cda:	98 87       	std	Y+8, r25	; 0x08
    7cdc:	69 87       	std	Y+9, r22	; 0x09
    7cde:	7a 87       	std	Y+10, r23	; 0x0a
    7ce0:	8f 81       	ldd	r24, Y+7	; 0x07
    7ce2:	98 85       	ldd	r25, Y+8	; 0x08
    7ce4:	89 83       	std	Y+1, r24	; 0x01
    7ce6:	9a 83       	std	Y+2, r25	; 0x02
    7ce8:	1b 82       	std	Y+3, r1	; 0x03
    7cea:	89 85       	ldd	r24, Y+9	; 0x09
    7cec:	9a 85       	ldd	r25, Y+10	; 0x0a
    7cee:	8c 83       	std	Y+4, r24	; 0x04
    7cf0:	9d 83       	std	Y+5, r25	; 0x05
    7cf2:	4e c0       	rjmp	.+156    	; 0x7d90 <udi_write_serial_line+0xc6>
    7cf4:	89 81       	ldd	r24, Y+1	; 0x01
    7cf6:	9a 81       	ldd	r25, Y+2	; 0x02
    7cf8:	9c 01       	movw	r18, r24
    7cfa:	2f 5f       	subi	r18, 0xFF	; 255
    7cfc:	3f 4f       	sbci	r19, 0xFF	; 255
    7cfe:	29 83       	std	Y+1, r18	; 0x01
    7d00:	3a 83       	std	Y+2, r19	; 0x02
    7d02:	fc 01       	movw	r30, r24
    7d04:	80 81       	ld	r24, Z
    7d06:	8e 83       	std	Y+6, r24	; 0x06
    7d08:	8e 81       	ldd	r24, Y+6	; 0x06
    7d0a:	8a 30       	cpi	r24, 0x0A	; 10
    7d0c:	71 f4       	brne	.+28     	; 0x7d2a <udi_write_serial_line+0x60>
    7d0e:	1b 82       	std	Y+3, r1	; 0x03
    7d10:	60 e0       	ldi	r22, 0x00	; 0
    7d12:	8d e0       	ldi	r24, 0x0D	; 13
    7d14:	90 e0       	ldi	r25, 0x00	; 0
    7d16:	1b df       	rcall	.-458    	; 0x7b4e <udi_write_tx_char>
    7d18:	60 e0       	ldi	r22, 0x00	; 0
    7d1a:	8a e0       	ldi	r24, 0x0A	; 10
    7d1c:	90 e0       	ldi	r25, 0x00	; 0
    7d1e:	17 df       	rcall	.-466    	; 0x7b4e <udi_write_tx_char>
    7d20:	8e e1       	ldi	r24, 0x1E	; 30
    7d22:	90 e0       	ldi	r25, 0x00	; 0
    7d24:	0e 94 f6 f1 	call	0x1e3ec	; 0x1e3ec <yield_ms>
    7d28:	2e c0       	rjmp	.+92     	; 0x7d86 <udi_write_serial_line+0xbc>
    7d2a:	8e 81       	ldd	r24, Y+6	; 0x06
    7d2c:	8d 30       	cpi	r24, 0x0D	; 13
    7d2e:	a9 f4       	brne	.+42     	; 0x7d5a <udi_write_serial_line+0x90>
    7d30:	9b 81       	ldd	r25, Y+3	; 0x03
    7d32:	81 e0       	ldi	r24, 0x01	; 1
    7d34:	89 27       	eor	r24, r25
    7d36:	88 23       	and	r24, r24
    7d38:	19 f0       	breq	.+6      	; 0x7d40 <udi_write_serial_line+0x76>
    7d3a:	81 e0       	ldi	r24, 0x01	; 1
    7d3c:	8b 83       	std	Y+3, r24	; 0x03
    7d3e:	23 c0       	rjmp	.+70     	; 0x7d86 <udi_write_serial_line+0xbc>
    7d40:	60 e0       	ldi	r22, 0x00	; 0
    7d42:	8d e0       	ldi	r24, 0x0D	; 13
    7d44:	90 e0       	ldi	r25, 0x00	; 0
    7d46:	03 df       	rcall	.-506    	; 0x7b4e <udi_write_tx_char>
    7d48:	60 e0       	ldi	r22, 0x00	; 0
    7d4a:	8a e0       	ldi	r24, 0x0A	; 10
    7d4c:	90 e0       	ldi	r25, 0x00	; 0
    7d4e:	ff de       	rcall	.-514    	; 0x7b4e <udi_write_tx_char>
    7d50:	8e e1       	ldi	r24, 0x1E	; 30
    7d52:	90 e0       	ldi	r25, 0x00	; 0
    7d54:	0e 94 f6 f1 	call	0x1e3ec	; 0x1e3ec <yield_ms>
    7d58:	16 c0       	rjmp	.+44     	; 0x7d86 <udi_write_serial_line+0xbc>
    7d5a:	8b 81       	ldd	r24, Y+3	; 0x03
    7d5c:	88 23       	and	r24, r24
    7d5e:	69 f0       	breq	.+26     	; 0x7d7a <udi_write_serial_line+0xb0>
    7d60:	1b 82       	std	Y+3, r1	; 0x03
    7d62:	60 e0       	ldi	r22, 0x00	; 0
    7d64:	8d e0       	ldi	r24, 0x0D	; 13
    7d66:	90 e0       	ldi	r25, 0x00	; 0
    7d68:	f2 de       	rcall	.-540    	; 0x7b4e <udi_write_tx_char>
    7d6a:	60 e0       	ldi	r22, 0x00	; 0
    7d6c:	8a e0       	ldi	r24, 0x0A	; 10
    7d6e:	90 e0       	ldi	r25, 0x00	; 0
    7d70:	ee de       	rcall	.-548    	; 0x7b4e <udi_write_tx_char>
    7d72:	8e e1       	ldi	r24, 0x1E	; 30
    7d74:	90 e0       	ldi	r25, 0x00	; 0
    7d76:	0e 94 f6 f1 	call	0x1e3ec	; 0x1e3ec <yield_ms>
    7d7a:	8e 81       	ldd	r24, Y+6	; 0x06
    7d7c:	08 2e       	mov	r0, r24
    7d7e:	00 0c       	add	r0, r0
    7d80:	99 0b       	sbc	r25, r25
    7d82:	61 e0       	ldi	r22, 0x01	; 1
    7d84:	e4 de       	rcall	.-568    	; 0x7b4e <udi_write_tx_char>
    7d86:	8c 81       	ldd	r24, Y+4	; 0x04
    7d88:	9d 81       	ldd	r25, Y+5	; 0x05
    7d8a:	01 97       	sbiw	r24, 0x01	; 1
    7d8c:	8c 83       	std	Y+4, r24	; 0x04
    7d8e:	9d 83       	std	Y+5, r25	; 0x05
    7d90:	8c 81       	ldd	r24, Y+4	; 0x04
    7d92:	9d 81       	ldd	r25, Y+5	; 0x05
    7d94:	89 2b       	or	r24, r25
    7d96:	09 f0       	breq	.+2      	; 0x7d9a <udi_write_serial_line+0xd0>
    7d98:	ad cf       	rjmp	.-166    	; 0x7cf4 <udi_write_serial_line+0x2a>
    7d9a:	8e e1       	ldi	r24, 0x1E	; 30
    7d9c:	90 e0       	ldi	r25, 0x00	; 0
    7d9e:	0e 94 f6 f1 	call	0x1e3ec	; 0x1e3ec <yield_ms>
    7da2:	00 00       	nop
    7da4:	2a 96       	adiw	r28, 0x0a	; 10
    7da6:	cd bf       	out	0x3d, r28	; 61
    7da8:	de bf       	out	0x3e, r29	; 62
    7daa:	df 91       	pop	r29
    7dac:	cf 91       	pop	r28
    7dae:	08 95       	ret

00007db0 <usb_init>:
    7db0:	2f 92       	push	r2
    7db2:	3f 92       	push	r3
    7db4:	4f 92       	push	r4
    7db6:	5f 92       	push	r5
    7db8:	6f 92       	push	r6
    7dba:	7f 92       	push	r7
    7dbc:	8f 92       	push	r8
    7dbe:	9f 92       	push	r9
    7dc0:	af 92       	push	r10
    7dc2:	bf 92       	push	r11
    7dc4:	cf 92       	push	r12
    7dc6:	df 92       	push	r13
    7dc8:	ef 92       	push	r14
    7dca:	ff 92       	push	r15
    7dcc:	0f 93       	push	r16
    7dce:	1f 93       	push	r17
    7dd0:	cf 93       	push	r28
    7dd2:	df 93       	push	r29
    7dd4:	cd b7       	in	r28, 0x3d	; 61
    7dd6:	de b7       	in	r29, 0x3e	; 62
    7dd8:	a2 97       	sbiw	r28, 0x22	; 34
    7dda:	cd bf       	out	0x3d, r28	; 61
    7ddc:	de bf       	out	0x3e, r29	; 62
    7dde:	0f 94 04 21 	call	0x24208	; 0x24208 <stdio_usb_init>
    7de2:	80 91 65 25 	lds	r24, 0x2565	; 0x802565 <g_usb_cdc_stdout_enabled>
    7de6:	88 23       	and	r24, r24
    7de8:	11 f0       	breq	.+4      	; 0x7dee <usb_init+0x3e>
    7dea:	0f 94 ef 20 	call	0x241de	; 0x241de <stdio_usb_enable>
    7dee:	98 de       	rcall	.-720    	; 0x7b20 <sysclk_get_cpu_hz>
    7df0:	dc 01       	movw	r26, r24
    7df2:	cb 01       	movw	r24, r22
    7df4:	8c 01       	movw	r16, r24
    7df6:	9d 01       	movw	r18, r26
    7df8:	40 e0       	ldi	r20, 0x00	; 0
    7dfa:	50 e0       	ldi	r21, 0x00	; 0
    7dfc:	ba 01       	movw	r22, r20
    7dfe:	0b 83       	std	Y+3, r16	; 0x03
    7e00:	1c 83       	std	Y+4, r17	; 0x04
    7e02:	2d 83       	std	Y+5, r18	; 0x05
    7e04:	3e 83       	std	Y+6, r19	; 0x06
    7e06:	4f 83       	std	Y+7, r20	; 0x07
    7e08:	58 87       	std	Y+8, r21	; 0x08
    7e0a:	69 87       	std	Y+9, r22	; 0x09
    7e0c:	7a 87       	std	Y+10, r23	; 0x0a
    7e0e:	2b 80       	ldd	r2, Y+3	; 0x03
    7e10:	3c 80       	ldd	r3, Y+4	; 0x04
    7e12:	4d 80       	ldd	r4, Y+5	; 0x05
    7e14:	5e 80       	ldd	r5, Y+6	; 0x06
    7e16:	6f 80       	ldd	r6, Y+7	; 0x07
    7e18:	78 84       	ldd	r7, Y+8	; 0x08
    7e1a:	89 84       	ldd	r8, Y+9	; 0x09
    7e1c:	9a 84       	ldd	r9, Y+10	; 0x0a
    7e1e:	22 2d       	mov	r18, r2
    7e20:	33 2d       	mov	r19, r3
    7e22:	44 2d       	mov	r20, r4
    7e24:	55 2d       	mov	r21, r5
    7e26:	66 2d       	mov	r22, r6
    7e28:	77 2d       	mov	r23, r7
    7e2a:	88 2d       	mov	r24, r8
    7e2c:	99 2d       	mov	r25, r9
    7e2e:	02 e0       	ldi	r16, 0x02	; 2
    7e30:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    7e34:	a2 2e       	mov	r10, r18
    7e36:	b3 2e       	mov	r11, r19
    7e38:	c4 2e       	mov	r12, r20
    7e3a:	d5 2e       	mov	r13, r21
    7e3c:	e6 2e       	mov	r14, r22
    7e3e:	f7 2e       	mov	r15, r23
    7e40:	08 2f       	mov	r16, r24
    7e42:	19 2f       	mov	r17, r25
    7e44:	2a 2c       	mov	r2, r10
    7e46:	3b 2c       	mov	r3, r11
    7e48:	4c 2c       	mov	r4, r12
    7e4a:	5d 2c       	mov	r5, r13
    7e4c:	6e 2c       	mov	r6, r14
    7e4e:	7f 2c       	mov	r7, r15
    7e50:	80 2e       	mov	r8, r16
    7e52:	91 2e       	mov	r9, r17
    7e54:	22 2d       	mov	r18, r2
    7e56:	33 2d       	mov	r19, r3
    7e58:	44 2d       	mov	r20, r4
    7e5a:	55 2d       	mov	r21, r5
    7e5c:	66 2d       	mov	r22, r6
    7e5e:	77 2d       	mov	r23, r7
    7e60:	88 2d       	mov	r24, r8
    7e62:	99 2d       	mov	r25, r9
    7e64:	05 e0       	ldi	r16, 0x05	; 5
    7e66:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    7e6a:	a2 2e       	mov	r10, r18
    7e6c:	b3 2e       	mov	r11, r19
    7e6e:	c4 2e       	mov	r12, r20
    7e70:	d5 2e       	mov	r13, r21
    7e72:	e6 2e       	mov	r14, r22
    7e74:	f7 2e       	mov	r15, r23
    7e76:	08 2f       	mov	r16, r24
    7e78:	19 2f       	mov	r17, r25
    7e7a:	2a 2d       	mov	r18, r10
    7e7c:	3b 2d       	mov	r19, r11
    7e7e:	4c 2d       	mov	r20, r12
    7e80:	5d 2d       	mov	r21, r13
    7e82:	6e 2d       	mov	r22, r14
    7e84:	7f 2d       	mov	r23, r15
    7e86:	80 2f       	mov	r24, r16
    7e88:	91 2f       	mov	r25, r17
    7e8a:	a2 2c       	mov	r10, r2
    7e8c:	b3 2c       	mov	r11, r3
    7e8e:	c4 2c       	mov	r12, r4
    7e90:	d5 2c       	mov	r13, r5
    7e92:	e6 2c       	mov	r14, r6
    7e94:	f7 2c       	mov	r15, r7
    7e96:	08 2d       	mov	r16, r8
    7e98:	19 2d       	mov	r17, r9
    7e9a:	0f 94 c4 2f 	call	0x25f88	; 0x25f88 <__subdi3>
    7e9e:	a2 2e       	mov	r10, r18
    7ea0:	b3 2e       	mov	r11, r19
    7ea2:	c4 2e       	mov	r12, r20
    7ea4:	d5 2e       	mov	r13, r21
    7ea6:	e6 2e       	mov	r14, r22
    7ea8:	f7 2e       	mov	r15, r23
    7eaa:	08 2f       	mov	r16, r24
    7eac:	19 2f       	mov	r17, r25
    7eae:	2a 2d       	mov	r18, r10
    7eb0:	3b 2d       	mov	r19, r11
    7eb2:	4c 2d       	mov	r20, r12
    7eb4:	5d 2d       	mov	r21, r13
    7eb6:	6e 2d       	mov	r22, r14
    7eb8:	7f 2d       	mov	r23, r15
    7eba:	80 2f       	mov	r24, r16
    7ebc:	91 2f       	mov	r25, r17
    7ebe:	ab 80       	ldd	r10, Y+3	; 0x03
    7ec0:	bc 80       	ldd	r11, Y+4	; 0x04
    7ec2:	cd 80       	ldd	r12, Y+5	; 0x05
    7ec4:	de 80       	ldd	r13, Y+6	; 0x06
    7ec6:	ef 80       	ldd	r14, Y+7	; 0x07
    7ec8:	f8 84       	ldd	r15, Y+8	; 0x08
    7eca:	09 85       	ldd	r16, Y+9	; 0x09
    7ecc:	1a 85       	ldd	r17, Y+10	; 0x0a
    7ece:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    7ed2:	a2 2e       	mov	r10, r18
    7ed4:	b3 2e       	mov	r11, r19
    7ed6:	c4 2e       	mov	r12, r20
    7ed8:	d5 2e       	mov	r13, r21
    7eda:	e6 2e       	mov	r14, r22
    7edc:	f7 2e       	mov	r15, r23
    7ede:	08 2f       	mov	r16, r24
    7ee0:	19 2f       	mov	r17, r25
    7ee2:	2a 2d       	mov	r18, r10
    7ee4:	3b 2d       	mov	r19, r11
    7ee6:	4c 2d       	mov	r20, r12
    7ee8:	5d 2d       	mov	r21, r13
    7eea:	6e 2d       	mov	r22, r14
    7eec:	7f 2d       	mov	r23, r15
    7eee:	80 2f       	mov	r24, r16
    7ef0:	91 2f       	mov	r25, r17
    7ef2:	02 e0       	ldi	r16, 0x02	; 2
    7ef4:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    7ef8:	22 2e       	mov	r2, r18
    7efa:	33 2e       	mov	r3, r19
    7efc:	44 2e       	mov	r4, r20
    7efe:	55 2e       	mov	r5, r21
    7f00:	66 2e       	mov	r6, r22
    7f02:	77 2e       	mov	r7, r23
    7f04:	88 2e       	mov	r8, r24
    7f06:	99 2e       	mov	r9, r25
    7f08:	a2 2c       	mov	r10, r2
    7f0a:	b3 2c       	mov	r11, r3
    7f0c:	c4 2c       	mov	r12, r4
    7f0e:	d5 2c       	mov	r13, r5
    7f10:	e6 2c       	mov	r14, r6
    7f12:	f7 2c       	mov	r15, r7
    7f14:	08 2d       	mov	r16, r8
    7f16:	19 2d       	mov	r17, r9
    7f18:	2a 2c       	mov	r2, r10
    7f1a:	3b 2c       	mov	r3, r11
    7f1c:	4c 2c       	mov	r4, r12
    7f1e:	5d 2c       	mov	r5, r13
    7f20:	6e 2c       	mov	r6, r14
    7f22:	7f 2c       	mov	r7, r15
    7f24:	80 2e       	mov	r8, r16
    7f26:	91 2e       	mov	r9, r17
    7f28:	0f 2e       	mov	r0, r31
    7f2a:	f6 e0       	ldi	r31, 0x06	; 6
    7f2c:	af 2e       	mov	r10, r31
    7f2e:	f0 2d       	mov	r31, r0
    7f30:	b1 2c       	mov	r11, r1
    7f32:	c1 2c       	mov	r12, r1
    7f34:	d1 2c       	mov	r13, r1
    7f36:	e1 2c       	mov	r14, r1
    7f38:	f1 2c       	mov	r15, r1
    7f3a:	00 e0       	ldi	r16, 0x00	; 0
    7f3c:	10 e0       	ldi	r17, 0x00	; 0
    7f3e:	22 2d       	mov	r18, r2
    7f40:	33 2d       	mov	r19, r3
    7f42:	44 2d       	mov	r20, r4
    7f44:	55 2d       	mov	r21, r5
    7f46:	66 2d       	mov	r22, r6
    7f48:	77 2d       	mov	r23, r7
    7f4a:	88 2d       	mov	r24, r8
    7f4c:	99 2d       	mov	r25, r9
    7f4e:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    7f52:	22 2e       	mov	r2, r18
    7f54:	33 2e       	mov	r3, r19
    7f56:	44 2e       	mov	r4, r20
    7f58:	55 2e       	mov	r5, r21
    7f5a:	66 2e       	mov	r6, r22
    7f5c:	77 2e       	mov	r7, r23
    7f5e:	88 2e       	mov	r8, r24
    7f60:	99 2e       	mov	r9, r25
    7f62:	a2 2c       	mov	r10, r2
    7f64:	b3 2c       	mov	r11, r3
    7f66:	c4 2c       	mov	r12, r4
    7f68:	d5 2c       	mov	r13, r5
    7f6a:	e6 2c       	mov	r14, r6
    7f6c:	f7 2c       	mov	r15, r7
    7f6e:	08 2d       	mov	r16, r8
    7f70:	19 2d       	mov	r17, r9
    7f72:	2a 2d       	mov	r18, r10
    7f74:	3b 2d       	mov	r19, r11
    7f76:	4c 2d       	mov	r20, r12
    7f78:	5d 2d       	mov	r21, r13
    7f7a:	6e 2d       	mov	r22, r14
    7f7c:	7f 2d       	mov	r23, r15
    7f7e:	80 2f       	mov	r24, r16
    7f80:	91 2f       	mov	r25, r17
    7f82:	29 51       	subi	r18, 0x19	; 25
    7f84:	3c 4f       	sbci	r19, 0xFC	; 252
    7f86:	4f 4f       	sbci	r20, 0xFF	; 255
    7f88:	5f 4f       	sbci	r21, 0xFF	; 255
    7f8a:	6f 4f       	sbci	r22, 0xFF	; 255
    7f8c:	7f 4f       	sbci	r23, 0xFF	; 255
    7f8e:	8f 4f       	sbci	r24, 0xFF	; 255
    7f90:	9f 4f       	sbci	r25, 0xFF	; 255
    7f92:	a2 2e       	mov	r10, r18
    7f94:	b3 2e       	mov	r11, r19
    7f96:	c4 2e       	mov	r12, r20
    7f98:	d5 2e       	mov	r13, r21
    7f9a:	e6 2e       	mov	r14, r22
    7f9c:	f7 2e       	mov	r15, r23
    7f9e:	08 2f       	mov	r16, r24
    7fa0:	19 2f       	mov	r17, r25
    7fa2:	2a 2d       	mov	r18, r10
    7fa4:	3b 2d       	mov	r19, r11
    7fa6:	4c 2d       	mov	r20, r12
    7fa8:	5d 2d       	mov	r21, r13
    7faa:	6e 2d       	mov	r22, r14
    7fac:	7f 2d       	mov	r23, r15
    7fae:	80 2f       	mov	r24, r16
    7fb0:	91 2f       	mov	r25, r17
    7fb2:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    7fb6:	dc 01       	movw	r26, r24
    7fb8:	cb 01       	movw	r24, r22
    7fba:	20 e0       	ldi	r18, 0x00	; 0
    7fbc:	30 e0       	ldi	r19, 0x00	; 0
    7fbe:	4a e7       	ldi	r20, 0x7A	; 122
    7fc0:	54 e4       	ldi	r21, 0x44	; 68
    7fc2:	bc 01       	movw	r22, r24
    7fc4:	cd 01       	movw	r24, r26
    7fc6:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    7fca:	dc 01       	movw	r26, r24
    7fcc:	cb 01       	movw	r24, r22
    7fce:	bc 01       	movw	r22, r24
    7fd0:	cd 01       	movw	r24, r26
    7fd2:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    7fd6:	a2 2e       	mov	r10, r18
    7fd8:	b3 2e       	mov	r11, r19
    7fda:	c4 2e       	mov	r12, r20
    7fdc:	d5 2e       	mov	r13, r21
    7fde:	e6 2e       	mov	r14, r22
    7fe0:	f7 2e       	mov	r15, r23
    7fe2:	08 2f       	mov	r16, r24
    7fe4:	19 2f       	mov	r17, r25
    7fe6:	d6 01       	movw	r26, r12
    7fe8:	c5 01       	movw	r24, r10
    7fea:	bc 01       	movw	r22, r24
    7fec:	cd 01       	movw	r24, r26
    7fee:	a4 dd       	rcall	.-1208   	; 0x7b38 <__portable_avr_delay_cycles>
    7ff0:	89 e3       	ldi	r24, 0x39	; 57
    7ff2:	97 e0       	ldi	r25, 0x07	; 7
    7ff4:	89 2f       	mov	r24, r25
    7ff6:	8f 93       	push	r24
    7ff8:	89 e3       	ldi	r24, 0x39	; 57
    7ffa:	97 e0       	ldi	r25, 0x07	; 7
    7ffc:	8f 93       	push	r24
    7ffe:	1f 92       	push	r1
    8000:	80 e8       	ldi	r24, 0x80	; 128
    8002:	8f 93       	push	r24
    8004:	88 eb       	ldi	r24, 0xB8	; 184
    8006:	9a e2       	ldi	r25, 0x2A	; 42
    8008:	89 2f       	mov	r24, r25
    800a:	8f 93       	push	r24
    800c:	88 eb       	ldi	r24, 0xB8	; 184
    800e:	9a e2       	ldi	r25, 0x2A	; 42
    8010:	8f 93       	push	r24
    8012:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    8016:	0f 90       	pop	r0
    8018:	0f 90       	pop	r0
    801a:	0f 90       	pop	r0
    801c:	0f 90       	pop	r0
    801e:	0f 90       	pop	r0
    8020:	0f 90       	pop	r0
    8022:	89 83       	std	Y+1, r24	; 0x01
    8024:	9a 83       	std	Y+2, r25	; 0x02
    8026:	89 81       	ldd	r24, Y+1	; 0x01
    8028:	9a 81       	ldd	r25, Y+2	; 0x02
    802a:	81 38       	cpi	r24, 0x81	; 129
    802c:	91 05       	cpc	r25, r1
    802e:	10 f0       	brcs	.+4      	; 0x8034 <usb_init+0x284>
    8030:	80 e8       	ldi	r24, 0x80	; 128
    8032:	90 e0       	ldi	r25, 0x00	; 0
    8034:	40 e0       	ldi	r20, 0x00	; 0
    8036:	68 2f       	mov	r22, r24
    8038:	88 eb       	ldi	r24, 0xB8	; 184
    803a:	9a e2       	ldi	r25, 0x2A	; 42
    803c:	f2 dd       	rcall	.-1052   	; 0x7c22 <udi_write_tx_buf>
    803e:	70 dd       	rcall	.-1312   	; 0x7b20 <sysclk_get_cpu_hz>
    8040:	dc 01       	movw	r26, r24
    8042:	cb 01       	movw	r24, r22
    8044:	8c 01       	movw	r16, r24
    8046:	9d 01       	movw	r18, r26
    8048:	40 e0       	ldi	r20, 0x00	; 0
    804a:	50 e0       	ldi	r21, 0x00	; 0
    804c:	ba 01       	movw	r22, r20
    804e:	0b 87       	std	Y+11, r16	; 0x0b
    8050:	1c 87       	std	Y+12, r17	; 0x0c
    8052:	2d 87       	std	Y+13, r18	; 0x0d
    8054:	3e 87       	std	Y+14, r19	; 0x0e
    8056:	4f 87       	std	Y+15, r20	; 0x0f
    8058:	58 8b       	std	Y+16, r21	; 0x10
    805a:	69 8b       	std	Y+17, r22	; 0x11
    805c:	7a 8b       	std	Y+18, r23	; 0x12
    805e:	2b 84       	ldd	r2, Y+11	; 0x0b
    8060:	3c 84       	ldd	r3, Y+12	; 0x0c
    8062:	4d 84       	ldd	r4, Y+13	; 0x0d
    8064:	5e 84       	ldd	r5, Y+14	; 0x0e
    8066:	6f 84       	ldd	r6, Y+15	; 0x0f
    8068:	78 88       	ldd	r7, Y+16	; 0x10
    806a:	89 88       	ldd	r8, Y+17	; 0x11
    806c:	9a 88       	ldd	r9, Y+18	; 0x12
    806e:	22 2d       	mov	r18, r2
    8070:	33 2d       	mov	r19, r3
    8072:	44 2d       	mov	r20, r4
    8074:	55 2d       	mov	r21, r5
    8076:	66 2d       	mov	r22, r6
    8078:	77 2d       	mov	r23, r7
    807a:	88 2d       	mov	r24, r8
    807c:	99 2d       	mov	r25, r9
    807e:	03 e0       	ldi	r16, 0x03	; 3
    8080:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    8084:	a2 2e       	mov	r10, r18
    8086:	b3 2e       	mov	r11, r19
    8088:	c4 2e       	mov	r12, r20
    808a:	d5 2e       	mov	r13, r21
    808c:	e6 2e       	mov	r14, r22
    808e:	f7 2e       	mov	r15, r23
    8090:	08 2f       	mov	r16, r24
    8092:	19 2f       	mov	r17, r25
    8094:	2a 2c       	mov	r2, r10
    8096:	3b 2c       	mov	r3, r11
    8098:	4c 2c       	mov	r4, r12
    809a:	5d 2c       	mov	r5, r13
    809c:	6e 2c       	mov	r6, r14
    809e:	7f 2c       	mov	r7, r15
    80a0:	80 2e       	mov	r8, r16
    80a2:	91 2e       	mov	r9, r17
    80a4:	22 2d       	mov	r18, r2
    80a6:	33 2d       	mov	r19, r3
    80a8:	44 2d       	mov	r20, r4
    80aa:	55 2d       	mov	r21, r5
    80ac:	66 2d       	mov	r22, r6
    80ae:	77 2d       	mov	r23, r7
    80b0:	88 2d       	mov	r24, r8
    80b2:	99 2d       	mov	r25, r9
    80b4:	02 e0       	ldi	r16, 0x02	; 2
    80b6:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    80ba:	a2 2e       	mov	r10, r18
    80bc:	b3 2e       	mov	r11, r19
    80be:	c4 2e       	mov	r12, r20
    80c0:	d5 2e       	mov	r13, r21
    80c2:	e6 2e       	mov	r14, r22
    80c4:	f7 2e       	mov	r15, r23
    80c6:	08 2f       	mov	r16, r24
    80c8:	19 2f       	mov	r17, r25
    80ca:	2a 2d       	mov	r18, r10
    80cc:	3b 2d       	mov	r19, r11
    80ce:	4c 2d       	mov	r20, r12
    80d0:	5d 2d       	mov	r21, r13
    80d2:	6e 2d       	mov	r22, r14
    80d4:	7f 2d       	mov	r23, r15
    80d6:	80 2f       	mov	r24, r16
    80d8:	91 2f       	mov	r25, r17
    80da:	a2 2c       	mov	r10, r2
    80dc:	b3 2c       	mov	r11, r3
    80de:	c4 2c       	mov	r12, r4
    80e0:	d5 2c       	mov	r13, r5
    80e2:	e6 2c       	mov	r14, r6
    80e4:	f7 2c       	mov	r15, r7
    80e6:	08 2d       	mov	r16, r8
    80e8:	19 2d       	mov	r17, r9
    80ea:	0f 94 c4 2f 	call	0x25f88	; 0x25f88 <__subdi3>
    80ee:	a2 2e       	mov	r10, r18
    80f0:	b3 2e       	mov	r11, r19
    80f2:	c4 2e       	mov	r12, r20
    80f4:	d5 2e       	mov	r13, r21
    80f6:	e6 2e       	mov	r14, r22
    80f8:	f7 2e       	mov	r15, r23
    80fa:	08 2f       	mov	r16, r24
    80fc:	19 2f       	mov	r17, r25
    80fe:	2a 2d       	mov	r18, r10
    8100:	3b 2d       	mov	r19, r11
    8102:	4c 2d       	mov	r20, r12
    8104:	5d 2d       	mov	r21, r13
    8106:	6e 2d       	mov	r22, r14
    8108:	7f 2d       	mov	r23, r15
    810a:	80 2f       	mov	r24, r16
    810c:	91 2f       	mov	r25, r17
    810e:	ab 84       	ldd	r10, Y+11	; 0x0b
    8110:	bc 84       	ldd	r11, Y+12	; 0x0c
    8112:	cd 84       	ldd	r12, Y+13	; 0x0d
    8114:	de 84       	ldd	r13, Y+14	; 0x0e
    8116:	ef 84       	ldd	r14, Y+15	; 0x0f
    8118:	f8 88       	ldd	r15, Y+16	; 0x10
    811a:	09 89       	ldd	r16, Y+17	; 0x11
    811c:	1a 89       	ldd	r17, Y+18	; 0x12
    811e:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    8122:	22 2e       	mov	r2, r18
    8124:	33 2e       	mov	r3, r19
    8126:	44 2e       	mov	r4, r20
    8128:	55 2e       	mov	r5, r21
    812a:	66 2e       	mov	r6, r22
    812c:	77 2e       	mov	r7, r23
    812e:	88 2e       	mov	r8, r24
    8130:	99 2e       	mov	r9, r25
    8132:	0f 2e       	mov	r0, r31
    8134:	f6 e0       	ldi	r31, 0x06	; 6
    8136:	af 2e       	mov	r10, r31
    8138:	f0 2d       	mov	r31, r0
    813a:	b1 2c       	mov	r11, r1
    813c:	c1 2c       	mov	r12, r1
    813e:	d1 2c       	mov	r13, r1
    8140:	e1 2c       	mov	r14, r1
    8142:	f1 2c       	mov	r15, r1
    8144:	00 e0       	ldi	r16, 0x00	; 0
    8146:	10 e0       	ldi	r17, 0x00	; 0
    8148:	22 2d       	mov	r18, r2
    814a:	33 2d       	mov	r19, r3
    814c:	44 2d       	mov	r20, r4
    814e:	55 2d       	mov	r21, r5
    8150:	66 2d       	mov	r22, r6
    8152:	77 2d       	mov	r23, r7
    8154:	88 2d       	mov	r24, r8
    8156:	99 2d       	mov	r25, r9
    8158:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    815c:	22 2e       	mov	r2, r18
    815e:	33 2e       	mov	r3, r19
    8160:	44 2e       	mov	r4, r20
    8162:	55 2e       	mov	r5, r21
    8164:	66 2e       	mov	r6, r22
    8166:	77 2e       	mov	r7, r23
    8168:	88 2e       	mov	r8, r24
    816a:	99 2e       	mov	r9, r25
    816c:	a2 2c       	mov	r10, r2
    816e:	b3 2c       	mov	r11, r3
    8170:	c4 2c       	mov	r12, r4
    8172:	d5 2c       	mov	r13, r5
    8174:	e6 2c       	mov	r14, r6
    8176:	f7 2c       	mov	r15, r7
    8178:	08 2d       	mov	r16, r8
    817a:	19 2d       	mov	r17, r9
    817c:	2a 2d       	mov	r18, r10
    817e:	3b 2d       	mov	r19, r11
    8180:	4c 2d       	mov	r20, r12
    8182:	5d 2d       	mov	r21, r13
    8184:	6e 2d       	mov	r22, r14
    8186:	7f 2d       	mov	r23, r15
    8188:	80 2f       	mov	r24, r16
    818a:	91 2f       	mov	r25, r17
    818c:	29 51       	subi	r18, 0x19	; 25
    818e:	3c 4f       	sbci	r19, 0xFC	; 252
    8190:	4f 4f       	sbci	r20, 0xFF	; 255
    8192:	5f 4f       	sbci	r21, 0xFF	; 255
    8194:	6f 4f       	sbci	r22, 0xFF	; 255
    8196:	7f 4f       	sbci	r23, 0xFF	; 255
    8198:	8f 4f       	sbci	r24, 0xFF	; 255
    819a:	9f 4f       	sbci	r25, 0xFF	; 255
    819c:	a2 2e       	mov	r10, r18
    819e:	b3 2e       	mov	r11, r19
    81a0:	c4 2e       	mov	r12, r20
    81a2:	d5 2e       	mov	r13, r21
    81a4:	e6 2e       	mov	r14, r22
    81a6:	f7 2e       	mov	r15, r23
    81a8:	08 2f       	mov	r16, r24
    81aa:	19 2f       	mov	r17, r25
    81ac:	2a 2d       	mov	r18, r10
    81ae:	3b 2d       	mov	r19, r11
    81b0:	4c 2d       	mov	r20, r12
    81b2:	5d 2d       	mov	r21, r13
    81b4:	6e 2d       	mov	r22, r14
    81b6:	7f 2d       	mov	r23, r15
    81b8:	80 2f       	mov	r24, r16
    81ba:	91 2f       	mov	r25, r17
    81bc:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    81c0:	dc 01       	movw	r26, r24
    81c2:	cb 01       	movw	r24, r22
    81c4:	20 e0       	ldi	r18, 0x00	; 0
    81c6:	30 e0       	ldi	r19, 0x00	; 0
    81c8:	4a e7       	ldi	r20, 0x7A	; 122
    81ca:	54 e4       	ldi	r21, 0x44	; 68
    81cc:	bc 01       	movw	r22, r24
    81ce:	cd 01       	movw	r24, r26
    81d0:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    81d4:	dc 01       	movw	r26, r24
    81d6:	cb 01       	movw	r24, r22
    81d8:	bc 01       	movw	r22, r24
    81da:	cd 01       	movw	r24, r26
    81dc:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    81e0:	a2 2e       	mov	r10, r18
    81e2:	b3 2e       	mov	r11, r19
    81e4:	c4 2e       	mov	r12, r20
    81e6:	d5 2e       	mov	r13, r21
    81e8:	e6 2e       	mov	r14, r22
    81ea:	f7 2e       	mov	r15, r23
    81ec:	08 2f       	mov	r16, r24
    81ee:	19 2f       	mov	r17, r25
    81f0:	d6 01       	movw	r26, r12
    81f2:	c5 01       	movw	r24, r10
    81f4:	bc 01       	movw	r22, r24
    81f6:	cd 01       	movw	r24, r26
    81f8:	9f dc       	rcall	.-1730   	; 0x7b38 <__portable_avr_delay_cycles>
    81fa:	1f 92       	push	r1
    81fc:	8c e0       	ldi	r24, 0x0C	; 12
    81fe:	8f 93       	push	r24
    8200:	80 e4       	ldi	r24, 0x40	; 64
    8202:	97 e0       	ldi	r25, 0x07	; 7
    8204:	89 2f       	mov	r24, r25
    8206:	8f 93       	push	r24
    8208:	80 e4       	ldi	r24, 0x40	; 64
    820a:	97 e0       	ldi	r25, 0x07	; 7
    820c:	8f 93       	push	r24
    820e:	1f 92       	push	r1
    8210:	80 e8       	ldi	r24, 0x80	; 128
    8212:	8f 93       	push	r24
    8214:	88 eb       	ldi	r24, 0xB8	; 184
    8216:	9a e2       	ldi	r25, 0x2A	; 42
    8218:	89 2f       	mov	r24, r25
    821a:	8f 93       	push	r24
    821c:	88 eb       	ldi	r24, 0xB8	; 184
    821e:	9a e2       	ldi	r25, 0x2A	; 42
    8220:	8f 93       	push	r24
    8222:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    8226:	2d b7       	in	r18, 0x3d	; 61
    8228:	3e b7       	in	r19, 0x3e	; 62
    822a:	28 5f       	subi	r18, 0xF8	; 248
    822c:	3f 4f       	sbci	r19, 0xFF	; 255
    822e:	cd bf       	out	0x3d, r28	; 61
    8230:	de bf       	out	0x3e, r29	; 62
    8232:	89 83       	std	Y+1, r24	; 0x01
    8234:	9a 83       	std	Y+2, r25	; 0x02
    8236:	89 81       	ldd	r24, Y+1	; 0x01
    8238:	9a 81       	ldd	r25, Y+2	; 0x02
    823a:	81 38       	cpi	r24, 0x81	; 129
    823c:	91 05       	cpc	r25, r1
    823e:	10 f0       	brcs	.+4      	; 0x8244 <usb_init+0x494>
    8240:	80 e8       	ldi	r24, 0x80	; 128
    8242:	90 e0       	ldi	r25, 0x00	; 0
    8244:	40 e0       	ldi	r20, 0x00	; 0
    8246:	68 2f       	mov	r22, r24
    8248:	88 eb       	ldi	r24, 0xB8	; 184
    824a:	9a e2       	ldi	r25, 0x2A	; 42
    824c:	ea dc       	rcall	.-1580   	; 0x7c22 <udi_write_tx_buf>
    824e:	68 dc       	rcall	.-1840   	; 0x7b20 <sysclk_get_cpu_hz>
    8250:	dc 01       	movw	r26, r24
    8252:	cb 01       	movw	r24, r22
    8254:	8c 01       	movw	r16, r24
    8256:	9d 01       	movw	r18, r26
    8258:	40 e0       	ldi	r20, 0x00	; 0
    825a:	50 e0       	ldi	r21, 0x00	; 0
    825c:	ba 01       	movw	r22, r20
    825e:	0b 8b       	std	Y+19, r16	; 0x13
    8260:	1c 8b       	std	Y+20, r17	; 0x14
    8262:	2d 8b       	std	Y+21, r18	; 0x15
    8264:	3e 8b       	std	Y+22, r19	; 0x16
    8266:	4f 8b       	std	Y+23, r20	; 0x17
    8268:	58 8f       	std	Y+24, r21	; 0x18
    826a:	69 8f       	std	Y+25, r22	; 0x19
    826c:	7a 8f       	std	Y+26, r23	; 0x1a
    826e:	2b 88       	ldd	r2, Y+19	; 0x13
    8270:	3c 88       	ldd	r3, Y+20	; 0x14
    8272:	4d 88       	ldd	r4, Y+21	; 0x15
    8274:	5e 88       	ldd	r5, Y+22	; 0x16
    8276:	6f 88       	ldd	r6, Y+23	; 0x17
    8278:	78 8c       	ldd	r7, Y+24	; 0x18
    827a:	89 8c       	ldd	r8, Y+25	; 0x19
    827c:	9a 8c       	ldd	r9, Y+26	; 0x1a
    827e:	22 2d       	mov	r18, r2
    8280:	33 2d       	mov	r19, r3
    8282:	44 2d       	mov	r20, r4
    8284:	55 2d       	mov	r21, r5
    8286:	66 2d       	mov	r22, r6
    8288:	77 2d       	mov	r23, r7
    828a:	88 2d       	mov	r24, r8
    828c:	99 2d       	mov	r25, r9
    828e:	03 e0       	ldi	r16, 0x03	; 3
    8290:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    8294:	a2 2e       	mov	r10, r18
    8296:	b3 2e       	mov	r11, r19
    8298:	c4 2e       	mov	r12, r20
    829a:	d5 2e       	mov	r13, r21
    829c:	e6 2e       	mov	r14, r22
    829e:	f7 2e       	mov	r15, r23
    82a0:	08 2f       	mov	r16, r24
    82a2:	19 2f       	mov	r17, r25
    82a4:	2a 2c       	mov	r2, r10
    82a6:	3b 2c       	mov	r3, r11
    82a8:	4c 2c       	mov	r4, r12
    82aa:	5d 2c       	mov	r5, r13
    82ac:	6e 2c       	mov	r6, r14
    82ae:	7f 2c       	mov	r7, r15
    82b0:	80 2e       	mov	r8, r16
    82b2:	91 2e       	mov	r9, r17
    82b4:	22 2d       	mov	r18, r2
    82b6:	33 2d       	mov	r19, r3
    82b8:	44 2d       	mov	r20, r4
    82ba:	55 2d       	mov	r21, r5
    82bc:	66 2d       	mov	r22, r6
    82be:	77 2d       	mov	r23, r7
    82c0:	88 2d       	mov	r24, r8
    82c2:	99 2d       	mov	r25, r9
    82c4:	02 e0       	ldi	r16, 0x02	; 2
    82c6:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    82ca:	a2 2e       	mov	r10, r18
    82cc:	b3 2e       	mov	r11, r19
    82ce:	c4 2e       	mov	r12, r20
    82d0:	d5 2e       	mov	r13, r21
    82d2:	e6 2e       	mov	r14, r22
    82d4:	f7 2e       	mov	r15, r23
    82d6:	08 2f       	mov	r16, r24
    82d8:	19 2f       	mov	r17, r25
    82da:	2a 2d       	mov	r18, r10
    82dc:	3b 2d       	mov	r19, r11
    82de:	4c 2d       	mov	r20, r12
    82e0:	5d 2d       	mov	r21, r13
    82e2:	6e 2d       	mov	r22, r14
    82e4:	7f 2d       	mov	r23, r15
    82e6:	80 2f       	mov	r24, r16
    82e8:	91 2f       	mov	r25, r17
    82ea:	a2 2c       	mov	r10, r2
    82ec:	b3 2c       	mov	r11, r3
    82ee:	c4 2c       	mov	r12, r4
    82f0:	d5 2c       	mov	r13, r5
    82f2:	e6 2c       	mov	r14, r6
    82f4:	f7 2c       	mov	r15, r7
    82f6:	08 2d       	mov	r16, r8
    82f8:	19 2d       	mov	r17, r9
    82fa:	0f 94 c4 2f 	call	0x25f88	; 0x25f88 <__subdi3>
    82fe:	a2 2e       	mov	r10, r18
    8300:	b3 2e       	mov	r11, r19
    8302:	c4 2e       	mov	r12, r20
    8304:	d5 2e       	mov	r13, r21
    8306:	e6 2e       	mov	r14, r22
    8308:	f7 2e       	mov	r15, r23
    830a:	08 2f       	mov	r16, r24
    830c:	19 2f       	mov	r17, r25
    830e:	2a 2d       	mov	r18, r10
    8310:	3b 2d       	mov	r19, r11
    8312:	4c 2d       	mov	r20, r12
    8314:	5d 2d       	mov	r21, r13
    8316:	6e 2d       	mov	r22, r14
    8318:	7f 2d       	mov	r23, r15
    831a:	80 2f       	mov	r24, r16
    831c:	91 2f       	mov	r25, r17
    831e:	ab 88       	ldd	r10, Y+19	; 0x13
    8320:	bc 88       	ldd	r11, Y+20	; 0x14
    8322:	cd 88       	ldd	r12, Y+21	; 0x15
    8324:	de 88       	ldd	r13, Y+22	; 0x16
    8326:	ef 88       	ldd	r14, Y+23	; 0x17
    8328:	f8 8c       	ldd	r15, Y+24	; 0x18
    832a:	09 8d       	ldd	r16, Y+25	; 0x19
    832c:	1a 8d       	ldd	r17, Y+26	; 0x1a
    832e:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    8332:	22 2e       	mov	r2, r18
    8334:	33 2e       	mov	r3, r19
    8336:	44 2e       	mov	r4, r20
    8338:	55 2e       	mov	r5, r21
    833a:	66 2e       	mov	r6, r22
    833c:	77 2e       	mov	r7, r23
    833e:	88 2e       	mov	r8, r24
    8340:	99 2e       	mov	r9, r25
    8342:	0f 2e       	mov	r0, r31
    8344:	f6 e0       	ldi	r31, 0x06	; 6
    8346:	af 2e       	mov	r10, r31
    8348:	f0 2d       	mov	r31, r0
    834a:	b1 2c       	mov	r11, r1
    834c:	c1 2c       	mov	r12, r1
    834e:	d1 2c       	mov	r13, r1
    8350:	e1 2c       	mov	r14, r1
    8352:	f1 2c       	mov	r15, r1
    8354:	00 e0       	ldi	r16, 0x00	; 0
    8356:	10 e0       	ldi	r17, 0x00	; 0
    8358:	22 2d       	mov	r18, r2
    835a:	33 2d       	mov	r19, r3
    835c:	44 2d       	mov	r20, r4
    835e:	55 2d       	mov	r21, r5
    8360:	66 2d       	mov	r22, r6
    8362:	77 2d       	mov	r23, r7
    8364:	88 2d       	mov	r24, r8
    8366:	99 2d       	mov	r25, r9
    8368:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    836c:	22 2e       	mov	r2, r18
    836e:	33 2e       	mov	r3, r19
    8370:	44 2e       	mov	r4, r20
    8372:	55 2e       	mov	r5, r21
    8374:	66 2e       	mov	r6, r22
    8376:	77 2e       	mov	r7, r23
    8378:	88 2e       	mov	r8, r24
    837a:	99 2e       	mov	r9, r25
    837c:	a2 2c       	mov	r10, r2
    837e:	b3 2c       	mov	r11, r3
    8380:	c4 2c       	mov	r12, r4
    8382:	d5 2c       	mov	r13, r5
    8384:	e6 2c       	mov	r14, r6
    8386:	f7 2c       	mov	r15, r7
    8388:	08 2d       	mov	r16, r8
    838a:	19 2d       	mov	r17, r9
    838c:	2a 2d       	mov	r18, r10
    838e:	3b 2d       	mov	r19, r11
    8390:	4c 2d       	mov	r20, r12
    8392:	5d 2d       	mov	r21, r13
    8394:	6e 2d       	mov	r22, r14
    8396:	7f 2d       	mov	r23, r15
    8398:	80 2f       	mov	r24, r16
    839a:	91 2f       	mov	r25, r17
    839c:	29 51       	subi	r18, 0x19	; 25
    839e:	3c 4f       	sbci	r19, 0xFC	; 252
    83a0:	4f 4f       	sbci	r20, 0xFF	; 255
    83a2:	5f 4f       	sbci	r21, 0xFF	; 255
    83a4:	6f 4f       	sbci	r22, 0xFF	; 255
    83a6:	7f 4f       	sbci	r23, 0xFF	; 255
    83a8:	8f 4f       	sbci	r24, 0xFF	; 255
    83aa:	9f 4f       	sbci	r25, 0xFF	; 255
    83ac:	a2 2e       	mov	r10, r18
    83ae:	b3 2e       	mov	r11, r19
    83b0:	c4 2e       	mov	r12, r20
    83b2:	d5 2e       	mov	r13, r21
    83b4:	e6 2e       	mov	r14, r22
    83b6:	f7 2e       	mov	r15, r23
    83b8:	08 2f       	mov	r16, r24
    83ba:	19 2f       	mov	r17, r25
    83bc:	2a 2d       	mov	r18, r10
    83be:	3b 2d       	mov	r19, r11
    83c0:	4c 2d       	mov	r20, r12
    83c2:	5d 2d       	mov	r21, r13
    83c4:	6e 2d       	mov	r22, r14
    83c6:	7f 2d       	mov	r23, r15
    83c8:	80 2f       	mov	r24, r16
    83ca:	91 2f       	mov	r25, r17
    83cc:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    83d0:	dc 01       	movw	r26, r24
    83d2:	cb 01       	movw	r24, r22
    83d4:	20 e0       	ldi	r18, 0x00	; 0
    83d6:	30 e0       	ldi	r19, 0x00	; 0
    83d8:	4a e7       	ldi	r20, 0x7A	; 122
    83da:	54 e4       	ldi	r21, 0x44	; 68
    83dc:	bc 01       	movw	r22, r24
    83de:	cd 01       	movw	r24, r26
    83e0:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    83e4:	dc 01       	movw	r26, r24
    83e6:	cb 01       	movw	r24, r22
    83e8:	bc 01       	movw	r22, r24
    83ea:	cd 01       	movw	r24, r26
    83ec:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    83f0:	a2 2e       	mov	r10, r18
    83f2:	b3 2e       	mov	r11, r19
    83f4:	c4 2e       	mov	r12, r20
    83f6:	d5 2e       	mov	r13, r21
    83f8:	e6 2e       	mov	r14, r22
    83fa:	f7 2e       	mov	r15, r23
    83fc:	08 2f       	mov	r16, r24
    83fe:	19 2f       	mov	r17, r25
    8400:	d6 01       	movw	r26, r12
    8402:	c5 01       	movw	r24, r10
    8404:	bc 01       	movw	r22, r24
    8406:	cd 01       	movw	r24, r26
    8408:	97 db       	rcall	.-2258   	; 0x7b38 <__portable_avr_delay_cycles>
    840a:	86 e6       	ldi	r24, 0x66	; 102
    840c:	97 e0       	ldi	r25, 0x07	; 7
    840e:	89 2f       	mov	r24, r25
    8410:	8f 93       	push	r24
    8412:	86 e6       	ldi	r24, 0x66	; 102
    8414:	97 e0       	ldi	r25, 0x07	; 7
    8416:	8f 93       	push	r24
    8418:	1f 92       	push	r1
    841a:	80 e8       	ldi	r24, 0x80	; 128
    841c:	8f 93       	push	r24
    841e:	88 eb       	ldi	r24, 0xB8	; 184
    8420:	9a e2       	ldi	r25, 0x2A	; 42
    8422:	89 2f       	mov	r24, r25
    8424:	8f 93       	push	r24
    8426:	88 eb       	ldi	r24, 0xB8	; 184
    8428:	9a e2       	ldi	r25, 0x2A	; 42
    842a:	8f 93       	push	r24
    842c:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    8430:	0f 90       	pop	r0
    8432:	0f 90       	pop	r0
    8434:	0f 90       	pop	r0
    8436:	0f 90       	pop	r0
    8438:	0f 90       	pop	r0
    843a:	0f 90       	pop	r0
    843c:	89 83       	std	Y+1, r24	; 0x01
    843e:	9a 83       	std	Y+2, r25	; 0x02
    8440:	89 81       	ldd	r24, Y+1	; 0x01
    8442:	9a 81       	ldd	r25, Y+2	; 0x02
    8444:	81 38       	cpi	r24, 0x81	; 129
    8446:	91 05       	cpc	r25, r1
    8448:	10 f0       	brcs	.+4      	; 0x844e <usb_init+0x69e>
    844a:	80 e8       	ldi	r24, 0x80	; 128
    844c:	90 e0       	ldi	r25, 0x00	; 0
    844e:	40 e0       	ldi	r20, 0x00	; 0
    8450:	68 2f       	mov	r22, r24
    8452:	88 eb       	ldi	r24, 0xB8	; 184
    8454:	9a e2       	ldi	r25, 0x2A	; 42
    8456:	e5 db       	rcall	.-2102   	; 0x7c22 <udi_write_tx_buf>
    8458:	63 db       	rcall	.-2362   	; 0x7b20 <sysclk_get_cpu_hz>
    845a:	dc 01       	movw	r26, r24
    845c:	cb 01       	movw	r24, r22
    845e:	8c 01       	movw	r16, r24
    8460:	9d 01       	movw	r18, r26
    8462:	40 e0       	ldi	r20, 0x00	; 0
    8464:	50 e0       	ldi	r21, 0x00	; 0
    8466:	ba 01       	movw	r22, r20
    8468:	0b 8f       	std	Y+27, r16	; 0x1b
    846a:	1c 8f       	std	Y+28, r17	; 0x1c
    846c:	2d 8f       	std	Y+29, r18	; 0x1d
    846e:	3e 8f       	std	Y+30, r19	; 0x1e
    8470:	4f 8f       	std	Y+31, r20	; 0x1f
    8472:	58 a3       	std	Y+32, r21	; 0x20
    8474:	69 a3       	std	Y+33, r22	; 0x21
    8476:	7a a3       	std	Y+34, r23	; 0x22
    8478:	2b 8c       	ldd	r2, Y+27	; 0x1b
    847a:	3c 8c       	ldd	r3, Y+28	; 0x1c
    847c:	4d 8c       	ldd	r4, Y+29	; 0x1d
    847e:	5e 8c       	ldd	r5, Y+30	; 0x1e
    8480:	6f 8c       	ldd	r6, Y+31	; 0x1f
    8482:	78 a0       	ldd	r7, Y+32	; 0x20
    8484:	89 a0       	ldd	r8, Y+33	; 0x21
    8486:	9a a0       	ldd	r9, Y+34	; 0x22
    8488:	22 2d       	mov	r18, r2
    848a:	33 2d       	mov	r19, r3
    848c:	44 2d       	mov	r20, r4
    848e:	55 2d       	mov	r21, r5
    8490:	66 2d       	mov	r22, r6
    8492:	77 2d       	mov	r23, r7
    8494:	88 2d       	mov	r24, r8
    8496:	99 2d       	mov	r25, r9
    8498:	03 e0       	ldi	r16, 0x03	; 3
    849a:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    849e:	a2 2e       	mov	r10, r18
    84a0:	b3 2e       	mov	r11, r19
    84a2:	c4 2e       	mov	r12, r20
    84a4:	d5 2e       	mov	r13, r21
    84a6:	e6 2e       	mov	r14, r22
    84a8:	f7 2e       	mov	r15, r23
    84aa:	08 2f       	mov	r16, r24
    84ac:	19 2f       	mov	r17, r25
    84ae:	2a 2c       	mov	r2, r10
    84b0:	3b 2c       	mov	r3, r11
    84b2:	4c 2c       	mov	r4, r12
    84b4:	5d 2c       	mov	r5, r13
    84b6:	6e 2c       	mov	r6, r14
    84b8:	7f 2c       	mov	r7, r15
    84ba:	80 2e       	mov	r8, r16
    84bc:	91 2e       	mov	r9, r17
    84be:	22 2d       	mov	r18, r2
    84c0:	33 2d       	mov	r19, r3
    84c2:	44 2d       	mov	r20, r4
    84c4:	55 2d       	mov	r21, r5
    84c6:	66 2d       	mov	r22, r6
    84c8:	77 2d       	mov	r23, r7
    84ca:	88 2d       	mov	r24, r8
    84cc:	99 2d       	mov	r25, r9
    84ce:	02 e0       	ldi	r16, 0x02	; 2
    84d0:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    84d4:	a2 2e       	mov	r10, r18
    84d6:	b3 2e       	mov	r11, r19
    84d8:	c4 2e       	mov	r12, r20
    84da:	d5 2e       	mov	r13, r21
    84dc:	e6 2e       	mov	r14, r22
    84de:	f7 2e       	mov	r15, r23
    84e0:	08 2f       	mov	r16, r24
    84e2:	19 2f       	mov	r17, r25
    84e4:	2a 2d       	mov	r18, r10
    84e6:	3b 2d       	mov	r19, r11
    84e8:	4c 2d       	mov	r20, r12
    84ea:	5d 2d       	mov	r21, r13
    84ec:	6e 2d       	mov	r22, r14
    84ee:	7f 2d       	mov	r23, r15
    84f0:	80 2f       	mov	r24, r16
    84f2:	91 2f       	mov	r25, r17
    84f4:	a2 2c       	mov	r10, r2
    84f6:	b3 2c       	mov	r11, r3
    84f8:	c4 2c       	mov	r12, r4
    84fa:	d5 2c       	mov	r13, r5
    84fc:	e6 2c       	mov	r14, r6
    84fe:	f7 2c       	mov	r15, r7
    8500:	08 2d       	mov	r16, r8
    8502:	19 2d       	mov	r17, r9
    8504:	0f 94 c4 2f 	call	0x25f88	; 0x25f88 <__subdi3>
    8508:	a2 2e       	mov	r10, r18
    850a:	b3 2e       	mov	r11, r19
    850c:	c4 2e       	mov	r12, r20
    850e:	d5 2e       	mov	r13, r21
    8510:	e6 2e       	mov	r14, r22
    8512:	f7 2e       	mov	r15, r23
    8514:	08 2f       	mov	r16, r24
    8516:	19 2f       	mov	r17, r25
    8518:	2a 2d       	mov	r18, r10
    851a:	3b 2d       	mov	r19, r11
    851c:	4c 2d       	mov	r20, r12
    851e:	5d 2d       	mov	r21, r13
    8520:	6e 2d       	mov	r22, r14
    8522:	7f 2d       	mov	r23, r15
    8524:	80 2f       	mov	r24, r16
    8526:	91 2f       	mov	r25, r17
    8528:	ab 8c       	ldd	r10, Y+27	; 0x1b
    852a:	bc 8c       	ldd	r11, Y+28	; 0x1c
    852c:	cd 8c       	ldd	r12, Y+29	; 0x1d
    852e:	de 8c       	ldd	r13, Y+30	; 0x1e
    8530:	ef 8c       	ldd	r14, Y+31	; 0x1f
    8532:	f8 a0       	ldd	r15, Y+32	; 0x20
    8534:	09 a1       	ldd	r16, Y+33	; 0x21
    8536:	1a a1       	ldd	r17, Y+34	; 0x22
    8538:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    853c:	22 2e       	mov	r2, r18
    853e:	33 2e       	mov	r3, r19
    8540:	44 2e       	mov	r4, r20
    8542:	55 2e       	mov	r5, r21
    8544:	66 2e       	mov	r6, r22
    8546:	77 2e       	mov	r7, r23
    8548:	88 2e       	mov	r8, r24
    854a:	99 2e       	mov	r9, r25
    854c:	0f 2e       	mov	r0, r31
    854e:	f6 e0       	ldi	r31, 0x06	; 6
    8550:	af 2e       	mov	r10, r31
    8552:	f0 2d       	mov	r31, r0
    8554:	b1 2c       	mov	r11, r1
    8556:	c1 2c       	mov	r12, r1
    8558:	d1 2c       	mov	r13, r1
    855a:	e1 2c       	mov	r14, r1
    855c:	f1 2c       	mov	r15, r1
    855e:	00 e0       	ldi	r16, 0x00	; 0
    8560:	10 e0       	ldi	r17, 0x00	; 0
    8562:	22 2d       	mov	r18, r2
    8564:	33 2d       	mov	r19, r3
    8566:	44 2d       	mov	r20, r4
    8568:	55 2d       	mov	r21, r5
    856a:	66 2d       	mov	r22, r6
    856c:	77 2d       	mov	r23, r7
    856e:	88 2d       	mov	r24, r8
    8570:	99 2d       	mov	r25, r9
    8572:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    8576:	22 2e       	mov	r2, r18
    8578:	33 2e       	mov	r3, r19
    857a:	44 2e       	mov	r4, r20
    857c:	55 2e       	mov	r5, r21
    857e:	66 2e       	mov	r6, r22
    8580:	77 2e       	mov	r7, r23
    8582:	88 2e       	mov	r8, r24
    8584:	99 2e       	mov	r9, r25
    8586:	a2 2c       	mov	r10, r2
    8588:	b3 2c       	mov	r11, r3
    858a:	c4 2c       	mov	r12, r4
    858c:	d5 2c       	mov	r13, r5
    858e:	e6 2c       	mov	r14, r6
    8590:	f7 2c       	mov	r15, r7
    8592:	08 2d       	mov	r16, r8
    8594:	19 2d       	mov	r17, r9
    8596:	2a 2d       	mov	r18, r10
    8598:	3b 2d       	mov	r19, r11
    859a:	4c 2d       	mov	r20, r12
    859c:	5d 2d       	mov	r21, r13
    859e:	6e 2d       	mov	r22, r14
    85a0:	7f 2d       	mov	r23, r15
    85a2:	80 2f       	mov	r24, r16
    85a4:	91 2f       	mov	r25, r17
    85a6:	29 51       	subi	r18, 0x19	; 25
    85a8:	3c 4f       	sbci	r19, 0xFC	; 252
    85aa:	4f 4f       	sbci	r20, 0xFF	; 255
    85ac:	5f 4f       	sbci	r21, 0xFF	; 255
    85ae:	6f 4f       	sbci	r22, 0xFF	; 255
    85b0:	7f 4f       	sbci	r23, 0xFF	; 255
    85b2:	8f 4f       	sbci	r24, 0xFF	; 255
    85b4:	9f 4f       	sbci	r25, 0xFF	; 255
    85b6:	a2 2e       	mov	r10, r18
    85b8:	b3 2e       	mov	r11, r19
    85ba:	c4 2e       	mov	r12, r20
    85bc:	d5 2e       	mov	r13, r21
    85be:	e6 2e       	mov	r14, r22
    85c0:	f7 2e       	mov	r15, r23
    85c2:	08 2f       	mov	r16, r24
    85c4:	19 2f       	mov	r17, r25
    85c6:	2a 2d       	mov	r18, r10
    85c8:	3b 2d       	mov	r19, r11
    85ca:	4c 2d       	mov	r20, r12
    85cc:	5d 2d       	mov	r21, r13
    85ce:	6e 2d       	mov	r22, r14
    85d0:	7f 2d       	mov	r23, r15
    85d2:	80 2f       	mov	r24, r16
    85d4:	91 2f       	mov	r25, r17
    85d6:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    85da:	dc 01       	movw	r26, r24
    85dc:	cb 01       	movw	r24, r22
    85de:	20 e0       	ldi	r18, 0x00	; 0
    85e0:	30 e0       	ldi	r19, 0x00	; 0
    85e2:	4a e7       	ldi	r20, 0x7A	; 122
    85e4:	54 e4       	ldi	r21, 0x44	; 68
    85e6:	bc 01       	movw	r22, r24
    85e8:	cd 01       	movw	r24, r26
    85ea:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    85ee:	dc 01       	movw	r26, r24
    85f0:	cb 01       	movw	r24, r22
    85f2:	bc 01       	movw	r22, r24
    85f4:	cd 01       	movw	r24, r26
    85f6:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    85fa:	a2 2e       	mov	r10, r18
    85fc:	b3 2e       	mov	r11, r19
    85fe:	c4 2e       	mov	r12, r20
    8600:	d5 2e       	mov	r13, r21
    8602:	e6 2e       	mov	r14, r22
    8604:	f7 2e       	mov	r15, r23
    8606:	08 2f       	mov	r16, r24
    8608:	19 2f       	mov	r17, r25
    860a:	d6 01       	movw	r26, r12
    860c:	c5 01       	movw	r24, r10
    860e:	bc 01       	movw	r22, r24
    8610:	cd 01       	movw	r24, r26
    8612:	92 da       	rcall	.-2780   	; 0x7b38 <__portable_avr_delay_cycles>
    8614:	88 e8       	ldi	r24, 0x88	; 136
    8616:	97 e0       	ldi	r25, 0x07	; 7
    8618:	89 2f       	mov	r24, r25
    861a:	8f 93       	push	r24
    861c:	88 e8       	ldi	r24, 0x88	; 136
    861e:	97 e0       	ldi	r25, 0x07	; 7
    8620:	8f 93       	push	r24
    8622:	1f 92       	push	r1
    8624:	80 e8       	ldi	r24, 0x80	; 128
    8626:	8f 93       	push	r24
    8628:	88 eb       	ldi	r24, 0xB8	; 184
    862a:	9a e2       	ldi	r25, 0x2A	; 42
    862c:	89 2f       	mov	r24, r25
    862e:	8f 93       	push	r24
    8630:	88 eb       	ldi	r24, 0xB8	; 184
    8632:	9a e2       	ldi	r25, 0x2A	; 42
    8634:	8f 93       	push	r24
    8636:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    863a:	0f 90       	pop	r0
    863c:	0f 90       	pop	r0
    863e:	0f 90       	pop	r0
    8640:	0f 90       	pop	r0
    8642:	0f 90       	pop	r0
    8644:	0f 90       	pop	r0
    8646:	89 83       	std	Y+1, r24	; 0x01
    8648:	9a 83       	std	Y+2, r25	; 0x02
    864a:	89 81       	ldd	r24, Y+1	; 0x01
    864c:	9a 81       	ldd	r25, Y+2	; 0x02
    864e:	81 38       	cpi	r24, 0x81	; 129
    8650:	91 05       	cpc	r25, r1
    8652:	10 f0       	brcs	.+4      	; 0x8658 <usb_init+0x8a8>
    8654:	80 e8       	ldi	r24, 0x80	; 128
    8656:	90 e0       	ldi	r25, 0x00	; 0
    8658:	40 e0       	ldi	r20, 0x00	; 0
    865a:	68 2f       	mov	r22, r24
    865c:	88 eb       	ldi	r24, 0xB8	; 184
    865e:	9a e2       	ldi	r25, 0x2A	; 42
    8660:	e0 da       	rcall	.-2624   	; 0x7c22 <udi_write_tx_buf>
    8662:	00 00       	nop
    8664:	a2 96       	adiw	r28, 0x22	; 34
    8666:	cd bf       	out	0x3d, r28	; 61
    8668:	de bf       	out	0x3e, r29	; 62
    866a:	df 91       	pop	r29
    866c:	cf 91       	pop	r28
    866e:	1f 91       	pop	r17
    8670:	0f 91       	pop	r16
    8672:	ff 90       	pop	r15
    8674:	ef 90       	pop	r14
    8676:	df 90       	pop	r13
    8678:	cf 90       	pop	r12
    867a:	bf 90       	pop	r11
    867c:	af 90       	pop	r10
    867e:	9f 90       	pop	r9
    8680:	8f 90       	pop	r8
    8682:	7f 90       	pop	r7
    8684:	6f 90       	pop	r6
    8686:	5f 90       	pop	r5
    8688:	4f 90       	pop	r4
    868a:	3f 90       	pop	r3
    868c:	2f 90       	pop	r2
    868e:	08 95       	ret

00008690 <usb_callback_suspend_action>:
    8690:	cf 93       	push	r28
    8692:	df 93       	push	r29
    8694:	cd b7       	in	r28, 0x3d	; 61
    8696:	de b7       	in	r29, 0x3e	; 62
    8698:	00 00       	nop
    869a:	df 91       	pop	r29
    869c:	cf 91       	pop	r28
    869e:	08 95       	ret

000086a0 <usb_callback_resume_action>:
    86a0:	cf 93       	push	r28
    86a2:	df 93       	push	r29
    86a4:	cd b7       	in	r28, 0x3d	; 61
    86a6:	de b7       	in	r29, 0x3e	; 62
    86a8:	00 00       	nop
    86aa:	df 91       	pop	r29
    86ac:	cf 91       	pop	r28
    86ae:	08 95       	ret

000086b0 <usb_callback_remotewakeup_enable>:
    86b0:	cf 93       	push	r28
    86b2:	df 93       	push	r29
    86b4:	cd b7       	in	r28, 0x3d	; 61
    86b6:	de b7       	in	r29, 0x3e	; 62
    86b8:	00 00       	nop
    86ba:	df 91       	pop	r29
    86bc:	cf 91       	pop	r28
    86be:	08 95       	ret

000086c0 <usb_callback_remotewakeup_disable>:
    86c0:	cf 93       	push	r28
    86c2:	df 93       	push	r29
    86c4:	cd b7       	in	r28, 0x3d	; 61
    86c6:	de b7       	in	r29, 0x3e	; 62
    86c8:	00 00       	nop
    86ca:	df 91       	pop	r29
    86cc:	cf 91       	pop	r28
    86ce:	08 95       	ret

000086d0 <usb_callback_cdc_enable>:

bool usb_callback_cdc_enable(void)
{
    86d0:	cf 93       	push	r28
    86d2:	df 93       	push	r29
    86d4:	cd b7       	in	r28, 0x3d	; 61
    86d6:	de b7       	in	r29, 0x3e	; 62
	/* USB CDC feature for serial communication */
	g_usb_cdc_transfers_authorized = true;
    86d8:	81 e0       	ldi	r24, 0x01	; 1
    86da:	80 93 6a 25 	sts	0x256A, r24	; 0x80256a <g_usb_cdc_transfers_authorized>
	return true;
    86de:	81 e0       	ldi	r24, 0x01	; 1
}
    86e0:	df 91       	pop	r29
    86e2:	cf 91       	pop	r28
    86e4:	08 95       	ret

000086e6 <usb_callback_cdc_disable>:

void usb_callback_cdc_disable(void)
{
    86e6:	cf 93       	push	r28
    86e8:	df 93       	push	r29
    86ea:	cd b7       	in	r28, 0x3d	; 61
    86ec:	de b7       	in	r29, 0x3e	; 62
	/* USB CDC feature for serial communication */
	g_usb_cdc_transfers_authorized = false;
    86ee:	10 92 6a 25 	sts	0x256A, r1	; 0x80256a <g_usb_cdc_transfers_authorized>
}
    86f2:	00 00       	nop
    86f4:	df 91       	pop	r29
    86f6:	cf 91       	pop	r28
    86f8:	08 95       	ret

000086fa <usb_callback_config>:

void usb_callback_config(uint8_t port, usb_cdc_line_coding_t * cfg)
{
    86fa:	cf 93       	push	r28
    86fc:	df 93       	push	r29
    86fe:	00 d0       	rcall	.+0      	; 0x8700 <usb_callback_config+0x6>
    8700:	cd b7       	in	r28, 0x3d	; 61
    8702:	de b7       	in	r29, 0x3e	; 62
    8704:	89 83       	std	Y+1, r24	; 0x01
    8706:	6a 83       	std	Y+2, r22	; 0x02
    8708:	7b 83       	std	Y+3, r23	; 0x03

}
    870a:	00 00       	nop
    870c:	23 96       	adiw	r28, 0x03	; 3
    870e:	cd bf       	out	0x3d, r28	; 61
    8710:	de bf       	out	0x3e, r29	; 62
    8712:	df 91       	pop	r29
    8714:	cf 91       	pop	r28
    8716:	08 95       	ret

00008718 <usb_callback_cdc_set_dtr>:

void usb_callback_cdc_set_dtr(uint8_t port, bool b_enable)
{
    8718:	cf 93       	push	r28
    871a:	df 93       	push	r29
    871c:	1f 92       	push	r1
    871e:	1f 92       	push	r1
    8720:	cd b7       	in	r28, 0x3d	; 61
    8722:	de b7       	in	r29, 0x3e	; 62
    8724:	89 83       	std	Y+1, r24	; 0x01
    8726:	6a 83       	std	Y+2, r22	; 0x02

}
    8728:	00 00       	nop
    872a:	0f 90       	pop	r0
    872c:	0f 90       	pop	r0
    872e:	df 91       	pop	r29
    8730:	cf 91       	pop	r28
    8732:	08 95       	ret

00008734 <usb_callback_cdc_set_rts>:

void usb_callback_cdc_set_rts(uint8_t port, bool b_enable)
{
    8734:	cf 93       	push	r28
    8736:	df 93       	push	r29
    8738:	1f 92       	push	r1
    873a:	1f 92       	push	r1
    873c:	cd b7       	in	r28, 0x3d	; 61
    873e:	de b7       	in	r29, 0x3e	; 62
    8740:	89 83       	std	Y+1, r24	; 0x01
    8742:	6a 83       	std	Y+2, r22	; 0x02

}
    8744:	00 00       	nop
    8746:	0f 90       	pop	r0
    8748:	0f 90       	pop	r0
    874a:	df 91       	pop	r29
    874c:	cf 91       	pop	r28
    874e:	08 95       	ret

00008750 <usb_callback_rx_notify>:

void usb_callback_rx_notify(uint8_t port)
{
    8750:	cf 93       	push	r28
    8752:	df 93       	push	r29
    8754:	1f 92       	push	r1
    8756:	cd b7       	in	r28, 0x3d	; 61
    8758:	de b7       	in	r29, 0x3e	; 62
    875a:	89 83       	std	Y+1, r24	; 0x01
	g_usb_cdc_rx_received = true;
    875c:	81 e0       	ldi	r24, 0x01	; 1
    875e:	80 93 69 25 	sts	0x2569, r24	; 0x802569 <g_usb_cdc_rx_received>
}
    8762:	00 00       	nop
    8764:	0f 90       	pop	r0
    8766:	df 91       	pop	r29
    8768:	cf 91       	pop	r28
    876a:	08 95       	ret

0000876c <usb_callback_tx_empty_notify>:

void usb_callback_tx_empty_notify(uint8_t port)
{
    876c:	cf 93       	push	r28
    876e:	df 93       	push	r29
    8770:	1f 92       	push	r1
    8772:	cd b7       	in	r28, 0x3d	; 61
    8774:	de b7       	in	r29, 0x3e	; 62
    8776:	89 83       	std	Y+1, r24	; 0x01
	g_usb_cdc_access_blocked = false;
    8778:	10 92 6b 25 	sts	0x256B, r1	; 0x80256b <g_usb_cdc_access_blocked>
}
    877c:	00 00       	nop
    877e:	0f 90       	pop	r0
    8780:	df 91       	pop	r29
    8782:	cf 91       	pop	r28
    8784:	08 95       	ret

00008786 <usb_rx_process>:


static void usb_rx_process(void)
{
    8786:	cf 93       	push	r28
    8788:	df 93       	push	r29
    878a:	00 d0       	rcall	.+0      	; 0x878c <usb_rx_process+0x6>
    878c:	00 d0       	rcall	.+0      	; 0x878e <usb_rx_process+0x8>
    878e:	cd b7       	in	r28, 0x3d	; 61
    8790:	de b7       	in	r29, 0x3e	; 62
	char cdc_rx_buf[4];

	/* Drop data connection is not authorized (yet) */
	if (!g_usb_cdc_transfers_authorized) {
    8792:	90 91 6a 25 	lds	r25, 0x256A	; 0x80256a <g_usb_cdc_transfers_authorized>
    8796:	81 e0       	ldi	r24, 0x01	; 1
    8798:	89 27       	eor	r24, r25
    879a:	88 23       	and	r24, r24
    879c:	09 f0       	breq	.+2      	; 0x87a0 <usb_rx_process+0x1a>
    879e:	51 c0       	rjmp	.+162    	; 0x8842 <usb_rx_process+0xbc>
		return;
	}

	/* Single thread only */
	if (!sched_getLock(&g_interpreter_lock)) {
    87a0:	84 eb       	ldi	r24, 0xB4	; 180
    87a2:	99 e2       	ldi	r25, 0x29	; 41
    87a4:	0e 94 18 ed 	call	0x1da30	; 0x1da30 <sched_getLock>
    87a8:	98 2f       	mov	r25, r24
    87aa:	81 e0       	ldi	r24, 0x01	; 1
    87ac:	89 27       	eor	r24, r25
    87ae:	88 23       	and	r24, r24
    87b0:	09 f0       	breq	.+2      	; 0x87b4 <usb_rx_process+0x2e>
    87b2:	49 c0       	rjmp	.+146    	; 0x8846 <usb_rx_process+0xc0>
		return;
	}

	/* Get command lines from the USB host */
	iram_size_t cdc_rx_len = udi_cdc_get_nb_received_data();
    87b4:	0f 94 13 17 	call	0x22e26	; 0x22e26 <udi_cdc_get_nb_received_data>
    87b8:	89 83       	std	Y+1, r24	; 0x01
    87ba:	9a 83       	std	Y+2, r25	; 0x02
	cdc_rx_len = min(cdc_rx_len, sizeof(cdc_rx_buf));
    87bc:	89 81       	ldd	r24, Y+1	; 0x01
    87be:	9a 81       	ldd	r25, Y+2	; 0x02
    87c0:	85 30       	cpi	r24, 0x05	; 5
    87c2:	91 05       	cpc	r25, r1
    87c4:	10 f0       	brcs	.+4      	; 0x87ca <usb_rx_process+0x44>
    87c6:	84 e0       	ldi	r24, 0x04	; 4
    87c8:	90 e0       	ldi	r25, 0x00	; 0
    87ca:	89 83       	std	Y+1, r24	; 0x01
    87cc:	9a 83       	std	Y+2, r25	; 0x02
	while (cdc_rx_len) {
    87ce:	30 c0       	rjmp	.+96     	; 0x8830 <usb_rx_process+0xaa>
		if (g_keyBeep_enable) {
    87d0:	80 91 5b 24 	lds	r24, 0x245B	; 0x80245b <g_keyBeep_enable>
    87d4:	88 23       	and	r24, r24
    87d6:	41 f0       	breq	.+16     	; 0x87e8 <usb_rx_process+0x62>
			twi2_set_beep(176, 1);  // Click sound
    87d8:	61 e0       	ldi	r22, 0x01	; 1
    87da:	80 eb       	ldi	r24, 0xB0	; 176
    87dc:	0e 94 49 66 	call	0xcc92	; 0xcc92 <twi2_set_beep>
			yield_ms(10);
    87e0:	8a e0       	ldi	r24, 0x0A	; 10
    87e2:	90 e0       	ldi	r25, 0x00	; 0
    87e4:	0e 94 f6 f1 	call	0x1e3ec	; 0x1e3ec <yield_ms>
		}

		/* Read the data block */
		udi_cdc_read_no_polling(cdc_rx_buf, cdc_rx_len);
    87e8:	29 81       	ldd	r18, Y+1	; 0x01
    87ea:	3a 81       	ldd	r19, Y+2	; 0x02
    87ec:	ce 01       	movw	r24, r28
    87ee:	03 96       	adiw	r24, 0x03	; 3
    87f0:	b9 01       	movw	r22, r18
    87f2:	0f 94 99 18 	call	0x23132	; 0x23132 <udi_cdc_read_no_polling>

		/* Echo back when not monitoring information are enabled */
		if (!(g_usb_cdc_printStatusLines_atxmega || g_usb_cdc_printStatusLines_1pps)) {
    87f6:	90 91 66 25 	lds	r25, 0x2566	; 0x802566 <g_usb_cdc_printStatusLines_atxmega>
    87fa:	81 e0       	ldi	r24, 0x01	; 1
    87fc:	89 27       	eor	r24, r25
    87fe:	88 23       	and	r24, r24
    8800:	61 f0       	breq	.+24     	; 0x881a <usb_rx_process+0x94>
    8802:	90 91 68 25 	lds	r25, 0x2568	; 0x802568 <g_usb_cdc_printStatusLines_1pps>
    8806:	81 e0       	ldi	r24, 0x01	; 1
    8808:	89 27       	eor	r24, r25
    880a:	88 23       	and	r24, r24
    880c:	31 f0       	breq	.+12     	; 0x881a <usb_rx_process+0x94>
			udi_write_tx_buf(cdc_rx_buf, cdc_rx_len, true);
    880e:	29 81       	ldd	r18, Y+1	; 0x01
    8810:	ce 01       	movw	r24, r28
    8812:	03 96       	adiw	r24, 0x03	; 3
    8814:	41 e0       	ldi	r20, 0x01	; 1
    8816:	62 2f       	mov	r22, r18
    8818:	04 da       	rcall	.-3064   	; 0x7c22 <udi_write_tx_buf>
		}

		/* Call the interpreter */
		interpreter_doProcess(cdc_rx_buf, cdc_rx_len);
    881a:	29 81       	ldd	r18, Y+1	; 0x01
    881c:	3a 81       	ldd	r19, Y+2	; 0x02
    881e:	ce 01       	movw	r24, r28
    8820:	03 96       	adiw	r24, 0x03	; 3
    8822:	b9 01       	movw	r22, r18
    8824:	0e 94 a0 5c 	call	0xb940	; 0xb940 <interpreter_doProcess>

		/* Check for more available data */
		cdc_rx_len = udi_cdc_get_nb_received_data();
    8828:	0f 94 13 17 	call	0x22e26	; 0x22e26 <udi_cdc_get_nb_received_data>
    882c:	89 83       	std	Y+1, r24	; 0x01
    882e:	9a 83       	std	Y+2, r25	; 0x02
	}

	/* Get command lines from the USB host */
	iram_size_t cdc_rx_len = udi_cdc_get_nb_received_data();
	cdc_rx_len = min(cdc_rx_len, sizeof(cdc_rx_buf));
	while (cdc_rx_len) {
    8830:	89 81       	ldd	r24, Y+1	; 0x01
    8832:	9a 81       	ldd	r25, Y+2	; 0x02
    8834:	89 2b       	or	r24, r25
    8836:	61 f6       	brne	.-104    	; 0x87d0 <usb_rx_process+0x4a>
		/* Check for more available data */
		cdc_rx_len = udi_cdc_get_nb_received_data();
	}

	/* Release this lock */
	sched_freeLock(&g_interpreter_lock);
    8838:	84 eb       	ldi	r24, 0xB4	; 180
    883a:	99 e2       	ldi	r25, 0x29	; 41
    883c:	0e 94 40 ed 	call	0x1da80	; 0x1da80 <sched_freeLock>
    8840:	03 c0       	rjmp	.+6      	; 0x8848 <usb_rx_process+0xc2>
{
	char cdc_rx_buf[4];

	/* Drop data connection is not authorized (yet) */
	if (!g_usb_cdc_transfers_authorized) {
		return;
    8842:	00 00       	nop
    8844:	01 c0       	rjmp	.+2      	; 0x8848 <usb_rx_process+0xc2>
	}

	/* Single thread only */
	if (!sched_getLock(&g_interpreter_lock)) {
		return;
    8846:	00 00       	nop
		cdc_rx_len = udi_cdc_get_nb_received_data();
	}

	/* Release this lock */
	sched_freeLock(&g_interpreter_lock);
}
    8848:	26 96       	adiw	r28, 0x06	; 6
    884a:	cd bf       	out	0x3d, r28	; 61
    884c:	de bf       	out	0x3e, r29	; 62
    884e:	df 91       	pop	r29
    8850:	cf 91       	pop	r28
    8852:	08 95       	ret

00008854 <task_usb>:


void task_usb(void)
{
    8854:	2f 92       	push	r2
    8856:	3f 92       	push	r3
    8858:	4f 92       	push	r4
    885a:	5f 92       	push	r5
    885c:	6f 92       	push	r6
    885e:	7f 92       	push	r7
    8860:	8f 92       	push	r8
    8862:	9f 92       	push	r9
    8864:	af 92       	push	r10
    8866:	bf 92       	push	r11
    8868:	cf 92       	push	r12
    886a:	df 92       	push	r13
    886c:	ef 92       	push	r14
    886e:	ff 92       	push	r15
    8870:	0f 93       	push	r16
    8872:	1f 93       	push	r17
    8874:	cf 93       	push	r28
    8876:	df 93       	push	r29
    8878:	cd b7       	in	r28, 0x3d	; 61
    887a:	de b7       	in	r29, 0x3e	; 62
    887c:	c8 57       	subi	r28, 0x78	; 120
    887e:	d1 09       	sbc	r29, r1
    8880:	cd bf       	out	0x3d, r28	; 61
    8882:	de bf       	out	0x3e, r29	; 62
	uint32_t now = tcc1_get_time();
    8884:	0e 94 4f f5 	call	0x1ea9e	; 0x1ea9e <tcc1_get_time>
    8888:	dc 01       	movw	r26, r24
    888a:	cb 01       	movw	r24, r22
    888c:	89 83       	std	Y+1, r24	; 0x01
    888e:	9a 83       	std	Y+2, r25	; 0x02
    8890:	ab 83       	std	Y+3, r26	; 0x03
    8892:	bc 83       	std	Y+4, r27	; 0x04

	/* Monitoring at the USB serial terminal */
	if (g_usb_cdc_transfers_authorized) {
    8894:	80 91 6a 25 	lds	r24, 0x256A	; 0x80256a <g_usb_cdc_transfers_authorized>
    8898:	88 23       	and	r24, r24
    889a:	11 f4       	brne	.+4      	; 0x88a0 <task_usb+0x4c>
    889c:	0c 94 ee 4c 	jmp	0x99dc	; 0x99dc <task_usb+0x1188>
		static uint32_t s_usb_last = 0UL;

		/* Get command lines from the USB host */
		if (g_usb_cdc_rx_received) {
    88a0:	80 91 69 25 	lds	r24, 0x2569	; 0x802569 <g_usb_cdc_rx_received>
    88a4:	88 23       	and	r24, r24
    88a6:	19 f0       	breq	.+6      	; 0x88ae <task_usb+0x5a>
			g_usb_cdc_rx_received = false;
    88a8:	10 92 69 25 	sts	0x2569, r1	; 0x802569 <g_usb_cdc_rx_received>
			usb_rx_process();
		}

		/* Status of the PLL unit */
		if (g_usb_cdc_printStatusLines_1pps && g_1pps_printusb_avail) {
    88ac:	6c df       	rcall	.-296    	; 0x8786 <usb_rx_process>
    88ae:	80 91 68 25 	lds	r24, 0x2568	; 0x802568 <g_usb_cdc_printStatusLines_1pps>
    88b2:	88 23       	and	r24, r24
    88b4:	09 f4       	brne	.+2      	; 0x88b8 <task_usb+0x64>
    88b6:	67 c1       	rjmp	.+718    	; 0x8b86 <task_usb+0x332>
    88b8:	80 91 86 24 	lds	r24, 0x2486	; 0x802486 <g_1pps_printusb_avail>
    88bc:	88 23       	and	r24, r24
			uint16_t l_pll_lo;
			uint64_t l_pll_hi;
			float l_1pps_deviation;
			uint32_t l_xo_mode_pwm;
			{
				irqflags_t flags = cpu_irq_save();
    88be:	09 f4       	brne	.+2      	; 0x88c2 <task_usb+0x6e>
    88c0:	62 c1       	rjmp	.+708    	; 0x8b86 <task_usb+0x332>
    88c2:	41 d8       	rcall	.-3966   	; 0x7946 <cpu_irq_save>
				l_pll_lo				= g_1pps_last_lo;
    88c4:	8d 83       	std	Y+5, r24	; 0x05
    88c6:	80 91 68 24 	lds	r24, 0x2468	; 0x802468 <g_1pps_last_lo>
    88ca:	90 91 69 24 	lds	r25, 0x2469	; 0x802469 <g_1pps_last_lo+0x1>
    88ce:	8e 83       	std	Y+6, r24	; 0x06
				l_pll_hi				= g_1pps_last_hi;
    88d0:	9f 83       	std	Y+7, r25	; 0x07
    88d2:	80 91 6a 24 	lds	r24, 0x246A	; 0x80246a <g_1pps_last_hi>
    88d6:	88 87       	std	Y+8, r24	; 0x08
    88d8:	80 91 6b 24 	lds	r24, 0x246B	; 0x80246b <g_1pps_last_hi+0x1>
    88dc:	89 87       	std	Y+9, r24	; 0x09
    88de:	80 91 6c 24 	lds	r24, 0x246C	; 0x80246c <g_1pps_last_hi+0x2>
    88e2:	8a 87       	std	Y+10, r24	; 0x0a
    88e4:	80 91 6d 24 	lds	r24, 0x246D	; 0x80246d <g_1pps_last_hi+0x3>
    88e8:	8b 87       	std	Y+11, r24	; 0x0b
    88ea:	80 91 6e 24 	lds	r24, 0x246E	; 0x80246e <g_1pps_last_hi+0x4>
    88ee:	8c 87       	std	Y+12, r24	; 0x0c
    88f0:	80 91 6f 24 	lds	r24, 0x246F	; 0x80246f <g_1pps_last_hi+0x5>
    88f4:	8d 87       	std	Y+13, r24	; 0x0d
    88f6:	80 91 70 24 	lds	r24, 0x2470	; 0x802470 <g_1pps_last_hi+0x6>
    88fa:	8e 87       	std	Y+14, r24	; 0x0e
    88fc:	80 91 71 24 	lds	r24, 0x2471	; 0x802471 <g_1pps_last_hi+0x7>
				l_1pps_deviation		= g_1pps_deviation;
    8900:	8f 87       	std	Y+15, r24	; 0x0f
    8902:	80 91 83 24 	lds	r24, 0x2483	; 0x802483 <g_1pps_deviation>
    8906:	90 91 84 24 	lds	r25, 0x2484	; 0x802484 <g_1pps_deviation+0x1>
    890a:	09 2e       	mov	r0, r25
    890c:	00 0c       	add	r0, r0
    890e:	aa 0b       	sbc	r26, r26
    8910:	bb 0b       	sbc	r27, r27
    8912:	bc 01       	movw	r22, r24
    8914:	cd 01       	movw	r24, r26
    8916:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    891a:	dc 01       	movw	r26, r24
    891c:	cb 01       	movw	r24, r22
    891e:	88 8b       	std	Y+16, r24	; 0x10
    8920:	99 8b       	std	Y+17, r25	; 0x11
    8922:	aa 8b       	std	Y+18, r26	; 0x12
				l_xo_mode_pwm			= g_xo_mode_pwm;
    8924:	bb 8b       	std	Y+19, r27	; 0x13
    8926:	80 91 9e 28 	lds	r24, 0x289E	; 0x80289e <g_xo_mode_pwm>
    892a:	90 91 9f 28 	lds	r25, 0x289F	; 0x80289f <g_xo_mode_pwm+0x1>
    892e:	a0 91 a0 28 	lds	r26, 0x28A0	; 0x8028a0 <g_xo_mode_pwm+0x2>
    8932:	b0 91 a1 28 	lds	r27, 0x28A1	; 0x8028a1 <g_xo_mode_pwm+0x3>
    8936:	8c 8b       	std	Y+20, r24	; 0x14
    8938:	9d 8b       	std	Y+21, r25	; 0x15
				cpu_irq_restore(flags);
    893a:	ae 8b       	std	Y+22, r26	; 0x16
    893c:	bf 8b       	std	Y+23, r27	; 0x17
    893e:	8d 81       	ldd	r24, Y+5	; 0x05

				g_1pps_printusb_avail	= false;
    8940:	12 d8       	rcall	.-4060   	; 0x7966 <cpu_irq_restore>
    8942:	10 92 86 24 	sts	0x2486, r1	; 0x802486 <g_1pps_printusb_avail>
			}

			int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_PLL1A, (uint32_t)(l_pll_hi / 1000U), (uint32_t) (l_pll_hi % 1000), l_pll_lo);
    8946:	28 84       	ldd	r2, Y+8	; 0x08
    8948:	39 84       	ldd	r3, Y+9	; 0x09
    894a:	4a 84       	ldd	r4, Y+10	; 0x0a
    894c:	5b 84       	ldd	r5, Y+11	; 0x0b
    894e:	6c 84       	ldd	r6, Y+12	; 0x0c
    8950:	7d 84       	ldd	r7, Y+13	; 0x0d
    8952:	8e 84       	ldd	r8, Y+14	; 0x0e
    8954:	9f 84       	ldd	r9, Y+15	; 0x0f
    8956:	0f 2e       	mov	r0, r31
    8958:	f8 ee       	ldi	r31, 0xE8	; 232
    895a:	af 2e       	mov	r10, r31
    895c:	f0 2d       	mov	r31, r0
    895e:	0f 2e       	mov	r0, r31
    8960:	f3 e0       	ldi	r31, 0x03	; 3
    8962:	bf 2e       	mov	r11, r31
    8964:	f0 2d       	mov	r31, r0
    8966:	c1 2c       	mov	r12, r1
    8968:	d1 2c       	mov	r13, r1
    896a:	e1 2c       	mov	r14, r1
    896c:	f1 2c       	mov	r15, r1
    896e:	00 e0       	ldi	r16, 0x00	; 0
    8970:	10 e0       	ldi	r17, 0x00	; 0
    8972:	22 2d       	mov	r18, r2
    8974:	33 2d       	mov	r19, r3
    8976:	44 2d       	mov	r20, r4
    8978:	55 2d       	mov	r21, r5
    897a:	66 2d       	mov	r22, r6
    897c:	77 2d       	mov	r23, r7
    897e:	88 2d       	mov	r24, r8
    8980:	99 2d       	mov	r25, r9
    8982:	0f 94 d9 2e 	call	0x25db2	; 0x25db2 <__umoddi3>
    8986:	a2 2e       	mov	r10, r18
    8988:	b3 2e       	mov	r11, r19
    898a:	c4 2e       	mov	r12, r20
    898c:	d5 2e       	mov	r13, r21
    898e:	e6 2e       	mov	r14, r22
    8990:	f7 2e       	mov	r15, r23
    8992:	08 2f       	mov	r16, r24
    8994:	19 2f       	mov	r17, r25
    8996:	2a 2d       	mov	r18, r10
    8998:	3b 2d       	mov	r19, r11
    899a:	4c 2d       	mov	r20, r12
    899c:	5d 2d       	mov	r21, r13
    899e:	6e 2d       	mov	r22, r14
    89a0:	7f 2d       	mov	r23, r15
    89a2:	80 2f       	mov	r24, r16
    89a4:	91 2f       	mov	r25, r17
    89a6:	e9 96       	adiw	r28, 0x39	; 57
    89a8:	2c af       	std	Y+60, r18	; 0x3c
    89aa:	3d af       	std	Y+61, r19	; 0x3d
    89ac:	4e af       	std	Y+62, r20	; 0x3e
    89ae:	5f af       	std	Y+63, r21	; 0x3f
    89b0:	e9 97       	sbiw	r28, 0x39	; 57
    89b2:	28 84       	ldd	r2, Y+8	; 0x08
    89b4:	39 84       	ldd	r3, Y+9	; 0x09
    89b6:	4a 84       	ldd	r4, Y+10	; 0x0a
    89b8:	5b 84       	ldd	r5, Y+11	; 0x0b
    89ba:	6c 84       	ldd	r6, Y+12	; 0x0c
    89bc:	7d 84       	ldd	r7, Y+13	; 0x0d
    89be:	8e 84       	ldd	r8, Y+14	; 0x0e
    89c0:	9f 84       	ldd	r9, Y+15	; 0x0f
    89c2:	0f 2e       	mov	r0, r31
    89c4:	f8 ee       	ldi	r31, 0xE8	; 232
    89c6:	af 2e       	mov	r10, r31
    89c8:	f0 2d       	mov	r31, r0
    89ca:	0f 2e       	mov	r0, r31
    89cc:	f3 e0       	ldi	r31, 0x03	; 3
    89ce:	bf 2e       	mov	r11, r31
    89d0:	f0 2d       	mov	r31, r0
    89d2:	c1 2c       	mov	r12, r1
    89d4:	d1 2c       	mov	r13, r1
    89d6:	e1 2c       	mov	r14, r1
    89d8:	f1 2c       	mov	r15, r1
    89da:	00 e0       	ldi	r16, 0x00	; 0
    89dc:	10 e0       	ldi	r17, 0x00	; 0
    89de:	22 2d       	mov	r18, r2
    89e0:	33 2d       	mov	r19, r3
    89e2:	44 2d       	mov	r20, r4
    89e4:	55 2d       	mov	r21, r5
    89e6:	66 2d       	mov	r22, r6
    89e8:	77 2d       	mov	r23, r7
    89ea:	88 2d       	mov	r24, r8
    89ec:	99 2d       	mov	r25, r9
    89ee:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    89f2:	a2 2e       	mov	r10, r18
    89f4:	b3 2e       	mov	r11, r19
    89f6:	c4 2e       	mov	r12, r20
    89f8:	d5 2e       	mov	r13, r21
    89fa:	e6 2e       	mov	r14, r22
    89fc:	f7 2e       	mov	r15, r23
    89fe:	08 2f       	mov	r16, r24
    8a00:	19 2f       	mov	r17, r25
    8a02:	2a 2d       	mov	r18, r10
    8a04:	3b 2d       	mov	r19, r11
    8a06:	4c 2d       	mov	r20, r12
    8a08:	5d 2d       	mov	r21, r13
    8a0a:	6e 2d       	mov	r22, r14
    8a0c:	7f 2d       	mov	r23, r15
    8a0e:	80 2f       	mov	r24, r16
    8a10:	91 2f       	mov	r25, r17
    8a12:	da 01       	movw	r26, r20
    8a14:	c9 01       	movw	r24, r18
    8a16:	2f 81       	ldd	r18, Y+7	; 0x07
    8a18:	2f 93       	push	r18
    8a1a:	2e 81       	ldd	r18, Y+6	; 0x06
    8a1c:	2f 93       	push	r18
    8a1e:	e9 96       	adiw	r28, 0x39	; 57
    8a20:	2f ad       	ldd	r18, Y+63	; 0x3f
    8a22:	e9 97       	sbiw	r28, 0x39	; 57
    8a24:	2f 93       	push	r18
    8a26:	e8 96       	adiw	r28, 0x38	; 56
    8a28:	2f ad       	ldd	r18, Y+63	; 0x3f
    8a2a:	e8 97       	sbiw	r28, 0x38	; 56
    8a2c:	2f 93       	push	r18
    8a2e:	e7 96       	adiw	r28, 0x37	; 55
    8a30:	2f ad       	ldd	r18, Y+63	; 0x3f
    8a32:	e7 97       	sbiw	r28, 0x37	; 55
    8a34:	2f 93       	push	r18
    8a36:	e6 96       	adiw	r28, 0x36	; 54
    8a38:	2f ad       	ldd	r18, Y+63	; 0x3f
    8a3a:	e6 97       	sbiw	r28, 0x36	; 54
    8a3c:	2f 93       	push	r18
    8a3e:	2b 2f       	mov	r18, r27
    8a40:	2f 93       	push	r18
    8a42:	2a 2f       	mov	r18, r26
    8a44:	2f 93       	push	r18
    8a46:	29 2f       	mov	r18, r25
    8a48:	2f 93       	push	r18
    8a4a:	8f 93       	push	r24
    8a4c:	8a eb       	ldi	r24, 0xBA	; 186
    8a4e:	99 e0       	ldi	r25, 0x09	; 9
    8a50:	89 2f       	mov	r24, r25
    8a52:	8f 93       	push	r24
    8a54:	8a eb       	ldi	r24, 0xBA	; 186
    8a56:	99 e0       	ldi	r25, 0x09	; 9
    8a58:	8f 93       	push	r24
    8a5a:	1f 92       	push	r1
    8a5c:	80 e8       	ldi	r24, 0x80	; 128
    8a5e:	8f 93       	push	r24
    8a60:	88 eb       	ldi	r24, 0xB8	; 184
    8a62:	9a e2       	ldi	r25, 0x2A	; 42
    8a64:	89 2f       	mov	r24, r25
    8a66:	8f 93       	push	r24
    8a68:	88 eb       	ldi	r24, 0xB8	; 184
    8a6a:	9a e2       	ldi	r25, 0x2A	; 42
    8a6c:	8f 93       	push	r24
    8a6e:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    8a72:	0d b7       	in	r16, 0x3d	; 61
    8a74:	1e b7       	in	r17, 0x3e	; 62
    8a76:	00 5f       	subi	r16, 0xF0	; 240
    8a78:	1f 4f       	sbci	r17, 0xFF	; 255
    8a7a:	cd bf       	out	0x3d, r28	; 61
    8a7c:	de bf       	out	0x3e, r29	; 62
    8a7e:	88 8f       	std	Y+24, r24	; 0x18
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8a80:	99 8f       	std	Y+25, r25	; 0x19
    8a82:	88 8d       	ldd	r24, Y+24	; 0x18
    8a84:	99 8d       	ldd	r25, Y+25	; 0x19
    8a86:	81 38       	cpi	r24, 0x81	; 129
    8a88:	91 05       	cpc	r25, r1
    8a8a:	10 f0       	brcs	.+4      	; 0x8a90 <task_usb+0x23c>
    8a8c:	80 e8       	ldi	r24, 0x80	; 128
    8a8e:	90 e0       	ldi	r25, 0x00	; 0
    8a90:	40 e0       	ldi	r20, 0x00	; 0
    8a92:	68 2f       	mov	r22, r24
    8a94:	88 eb       	ldi	r24, 0xB8	; 184
    8a96:	9a e2       	ldi	r25, 0x2A	; 42

			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_PLL1B, l_1pps_deviation);
    8a98:	c4 d8       	rcall	.-3704   	; 0x7c22 <udi_write_tx_buf>
    8a9a:	8b 89       	ldd	r24, Y+19	; 0x13
    8a9c:	8f 93       	push	r24
    8a9e:	8a 89       	ldd	r24, Y+18	; 0x12
    8aa0:	8f 93       	push	r24
    8aa2:	89 89       	ldd	r24, Y+17	; 0x11
    8aa4:	8f 93       	push	r24
    8aa6:	88 89       	ldd	r24, Y+16	; 0x10
    8aa8:	8f 93       	push	r24
    8aaa:	82 ee       	ldi	r24, 0xE2	; 226
    8aac:	99 e0       	ldi	r25, 0x09	; 9
    8aae:	89 2f       	mov	r24, r25
    8ab0:	8f 93       	push	r24
    8ab2:	82 ee       	ldi	r24, 0xE2	; 226
    8ab4:	99 e0       	ldi	r25, 0x09	; 9
    8ab6:	8f 93       	push	r24
    8ab8:	1f 92       	push	r1
    8aba:	80 e8       	ldi	r24, 0x80	; 128
    8abc:	8f 93       	push	r24
    8abe:	88 eb       	ldi	r24, 0xB8	; 184
    8ac0:	9a e2       	ldi	r25, 0x2A	; 42
    8ac2:	89 2f       	mov	r24, r25
    8ac4:	8f 93       	push	r24
    8ac6:	88 eb       	ldi	r24, 0xB8	; 184
    8ac8:	9a e2       	ldi	r25, 0x2A	; 42
    8aca:	8f 93       	push	r24
    8acc:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    8ad0:	2d b7       	in	r18, 0x3d	; 61
    8ad2:	3e b7       	in	r19, 0x3e	; 62
    8ad4:	26 5f       	subi	r18, 0xF6	; 246
    8ad6:	3f 4f       	sbci	r19, 0xFF	; 255
    8ad8:	cd bf       	out	0x3d, r28	; 61
    8ada:	de bf       	out	0x3e, r29	; 62
    8adc:	88 8f       	std	Y+24, r24	; 0x18
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8ade:	99 8f       	std	Y+25, r25	; 0x19
    8ae0:	88 8d       	ldd	r24, Y+24	; 0x18
    8ae2:	99 8d       	ldd	r25, Y+25	; 0x19
    8ae4:	81 38       	cpi	r24, 0x81	; 129
    8ae6:	91 05       	cpc	r25, r1
    8ae8:	10 f0       	brcs	.+4      	; 0x8aee <task_usb+0x29a>
    8aea:	80 e8       	ldi	r24, 0x80	; 128
    8aec:	90 e0       	ldi	r25, 0x00	; 0
    8aee:	40 e0       	ldi	r20, 0x00	; 0
    8af0:	68 2f       	mov	r22, r24
    8af2:	88 eb       	ldi	r24, 0xB8	; 184
    8af4:	9a e2       	ldi	r25, 0x2A	; 42

			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_PLL1C, (l_xo_mode_pwm & C_XO_VAL_INT_MASK) >> C_XO_VAL_INT_SHIFT, l_xo_mode_pwm & C_XO_VAL_FRAC_MASK);
    8af6:	95 d8       	rcall	.-3798   	; 0x7c22 <udi_write_tx_buf>
    8af8:	8c 89       	ldd	r24, Y+20	; 0x14
    8afa:	9d 89       	ldd	r25, Y+21	; 0x15
    8afc:	ae 89       	ldd	r26, Y+22	; 0x16
    8afe:	bf 89       	ldd	r27, Y+23	; 0x17
    8b00:	9c 01       	movw	r18, r24
    8b02:	ad 01       	movw	r20, r26
    8b04:	33 27       	eor	r19, r19
    8b06:	44 27       	eor	r20, r20
    8b08:	55 27       	eor	r21, r21
    8b0a:	8c 89       	ldd	r24, Y+20	; 0x14
    8b0c:	9d 89       	ldd	r25, Y+21	; 0x15
    8b0e:	ae 89       	ldd	r26, Y+22	; 0x16
    8b10:	bf 89       	ldd	r27, Y+23	; 0x17
    8b12:	88 27       	eor	r24, r24
    8b14:	bb 27       	eor	r27, r27
    8b16:	89 2f       	mov	r24, r25
    8b18:	9a 2f       	mov	r25, r26
    8b1a:	ab 2f       	mov	r26, r27
    8b1c:	bb 27       	eor	r27, r27
    8b1e:	65 2f       	mov	r22, r21
    8b20:	6f 93       	push	r22
    8b22:	64 2f       	mov	r22, r20
    8b24:	6f 93       	push	r22
    8b26:	63 2f       	mov	r22, r19
    8b28:	6f 93       	push	r22
    8b2a:	2f 93       	push	r18
    8b2c:	2b 2f       	mov	r18, r27
    8b2e:	2f 93       	push	r18
    8b30:	2a 2f       	mov	r18, r26
    8b32:	2f 93       	push	r18
    8b34:	29 2f       	mov	r18, r25
    8b36:	2f 93       	push	r18
    8b38:	8f 93       	push	r24
    8b3a:	89 ef       	ldi	r24, 0xF9	; 249
    8b3c:	99 e0       	ldi	r25, 0x09	; 9
    8b3e:	89 2f       	mov	r24, r25
    8b40:	8f 93       	push	r24
    8b42:	89 ef       	ldi	r24, 0xF9	; 249
    8b44:	99 e0       	ldi	r25, 0x09	; 9
    8b46:	8f 93       	push	r24
    8b48:	1f 92       	push	r1
    8b4a:	80 e8       	ldi	r24, 0x80	; 128
    8b4c:	8f 93       	push	r24
    8b4e:	88 eb       	ldi	r24, 0xB8	; 184
    8b50:	9a e2       	ldi	r25, 0x2A	; 42
    8b52:	89 2f       	mov	r24, r25
    8b54:	8f 93       	push	r24
    8b56:	88 eb       	ldi	r24, 0xB8	; 184
    8b58:	9a e2       	ldi	r25, 0x2A	; 42
    8b5a:	8f 93       	push	r24
    8b5c:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    8b60:	ed b7       	in	r30, 0x3d	; 61
    8b62:	fe b7       	in	r31, 0x3e	; 62
    8b64:	3e 96       	adiw	r30, 0x0e	; 14
    8b66:	cd bf       	out	0x3d, r28	; 61
    8b68:	de bf       	out	0x3e, r29	; 62
    8b6a:	88 8f       	std	Y+24, r24	; 0x18
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8b6c:	99 8f       	std	Y+25, r25	; 0x19
    8b6e:	88 8d       	ldd	r24, Y+24	; 0x18
    8b70:	99 8d       	ldd	r25, Y+25	; 0x19
    8b72:	81 38       	cpi	r24, 0x81	; 129
    8b74:	91 05       	cpc	r25, r1
    8b76:	10 f0       	brcs	.+4      	; 0x8b7c <task_usb+0x328>
    8b78:	80 e8       	ldi	r24, 0x80	; 128
    8b7a:	90 e0       	ldi	r25, 0x00	; 0
    8b7c:	40 e0       	ldi	r20, 0x00	; 0
    8b7e:	68 2f       	mov	r22, r24
    8b80:	88 eb       	ldi	r24, 0xB8	; 184
    8b82:	9a e2       	ldi	r25, 0x2A	; 42
		}

		/* Status output when requested */
		if (g_usb_cdc_printStatusLines_atxmega) {
    8b84:	4e d8       	rcall	.-3940   	; 0x7c22 <udi_write_tx_buf>
    8b86:	80 91 66 25 	lds	r24, 0x2566	; 0x802566 <g_usb_cdc_printStatusLines_atxmega>
    8b8a:	88 23       	and	r24, r24
    8b8c:	09 f4       	brne	.+2      	; 0x8b90 <task_usb+0x33c>
			if (((now - s_usb_last) >= 512) || (now < s_usb_last)) {
    8b8e:	26 c7       	rjmp	.+3660   	; 0x99dc <task_usb+0x1188>
    8b90:	80 91 4f 21 	lds	r24, 0x214F	; 0x80214f <s_usb_last.8083>
    8b94:	90 91 50 21 	lds	r25, 0x2150	; 0x802150 <s_usb_last.8083+0x1>
    8b98:	a0 91 51 21 	lds	r26, 0x2151	; 0x802151 <s_usb_last.8083+0x2>
    8b9c:	b0 91 52 21 	lds	r27, 0x2152	; 0x802152 <s_usb_last.8083+0x3>
    8ba0:	29 81       	ldd	r18, Y+1	; 0x01
    8ba2:	3a 81       	ldd	r19, Y+2	; 0x02
    8ba4:	4b 81       	ldd	r20, Y+3	; 0x03
    8ba6:	5c 81       	ldd	r21, Y+4	; 0x04
    8ba8:	79 01       	movw	r14, r18
    8baa:	8a 01       	movw	r16, r20
    8bac:	e8 1a       	sub	r14, r24
    8bae:	f9 0a       	sbc	r15, r25
    8bb0:	0a 0b       	sbc	r16, r26
    8bb2:	1b 0b       	sbc	r17, r27
    8bb4:	d8 01       	movw	r26, r16
    8bb6:	c7 01       	movw	r24, r14
    8bb8:	81 15       	cp	r24, r1
    8bba:	92 40       	sbci	r25, 0x02	; 2
    8bbc:	a1 05       	cpc	r26, r1
    8bbe:	b1 05       	cpc	r27, r1
    8bc0:	90 f4       	brcc	.+36     	; 0x8be6 <task_usb+0x392>
    8bc2:	80 91 4f 21 	lds	r24, 0x214F	; 0x80214f <s_usb_last.8083>
    8bc6:	90 91 50 21 	lds	r25, 0x2150	; 0x802150 <s_usb_last.8083+0x1>
    8bca:	a0 91 51 21 	lds	r26, 0x2151	; 0x802151 <s_usb_last.8083+0x2>
    8bce:	b0 91 52 21 	lds	r27, 0x2152	; 0x802152 <s_usb_last.8083+0x3>
    8bd2:	29 81       	ldd	r18, Y+1	; 0x01
    8bd4:	3a 81       	ldd	r19, Y+2	; 0x02
    8bd6:	4b 81       	ldd	r20, Y+3	; 0x03
    8bd8:	5c 81       	ldd	r21, Y+4	; 0x04
    8bda:	28 17       	cp	r18, r24
    8bdc:	39 07       	cpc	r19, r25
    8bde:	4a 07       	cpc	r20, r26
    8be0:	5b 07       	cpc	r21, r27
    8be2:	08 f0       	brcs	.+2      	; 0x8be6 <task_usb+0x392>
				int32_t	l_twi1_gyro_2_mag_y_nT;
				int32_t	l_twi1_gyro_2_mag_z_nT;

				/* Getting a copy of the values */
				{
					irqflags_t flags			= cpu_irq_save();
    8be4:	fb c6       	rjmp	.+3574   	; 0x99dc <task_usb+0x1188>
    8be6:	0e 94 a3 3c 	call	0x7946	; 0x7946 <cpu_irq_save>
					l_adc_vctcxo_volt_1000		= g_adc_vctcxo_volt_1000;
    8bea:	8a 8f       	std	Y+26, r24	; 0x1a
    8bec:	80 91 0a 29 	lds	r24, 0x290A	; 0x80290a <g_adc_vctcxo_volt_1000>
    8bf0:	90 91 0b 29 	lds	r25, 0x290B	; 0x80290b <g_adc_vctcxo_volt_1000+0x1>
    8bf4:	8b 8f       	std	Y+27, r24	; 0x1b
					l_adc_5v0_volt_1000			= g_adc_5v0_volt_1000;
    8bf6:	9c 8f       	std	Y+28, r25	; 0x1c
    8bf8:	80 91 0c 29 	lds	r24, 0x290C	; 0x80290c <g_adc_5v0_volt_1000>
    8bfc:	90 91 0d 29 	lds	r25, 0x290D	; 0x80290d <g_adc_5v0_volt_1000+0x1>
    8c00:	8d 8f       	std	Y+29, r24	; 0x1d
					l_adc_vbat_volt_1000		= g_adc_vbat_volt_1000;
    8c02:	9e 8f       	std	Y+30, r25	; 0x1e
    8c04:	80 91 0e 29 	lds	r24, 0x290E	; 0x80290e <g_adc_vbat_volt_1000>
    8c08:	90 91 0f 29 	lds	r25, 0x290F	; 0x80290f <g_adc_vbat_volt_1000+0x1>
    8c0c:	8f 8f       	std	Y+31, r24	; 0x1f
					l_adc_io_adc4_volt_1000		= g_adc_io_adc4_volt_1000;
    8c0e:	98 a3       	std	Y+32, r25	; 0x20
    8c10:	80 91 10 29 	lds	r24, 0x2910	; 0x802910 <g_adc_io_adc4_volt_1000>
    8c14:	90 91 11 29 	lds	r25, 0x2911	; 0x802911 <g_adc_io_adc4_volt_1000+0x1>
    8c18:	89 a3       	std	Y+33, r24	; 0x21
					l_adc_io_adc5_volt_1000		= g_adc_io_adc5_volt_1000;
    8c1a:	9a a3       	std	Y+34, r25	; 0x22
    8c1c:	80 91 12 29 	lds	r24, 0x2912	; 0x802912 <g_adc_io_adc5_volt_1000>
    8c20:	90 91 13 29 	lds	r25, 0x2913	; 0x802913 <g_adc_io_adc5_volt_1000+0x1>
    8c24:	8b a3       	std	Y+35, r24	; 0x23
					l_adc_silence_volt_1000		= g_adc_silence_volt_1000;
    8c26:	9c a3       	std	Y+36, r25	; 0x24
    8c28:	80 91 14 29 	lds	r24, 0x2914	; 0x802914 <g_adc_silence_volt_1000>
    8c2c:	90 91 15 29 	lds	r25, 0x2915	; 0x802915 <g_adc_silence_volt_1000+0x1>
    8c30:	8d a3       	std	Y+37, r24	; 0x25
					l_adc_temp_deg_100			= g_adc_temp_deg_100;
    8c32:	9e a3       	std	Y+38, r25	; 0x26
    8c34:	80 91 16 29 	lds	r24, 0x2916	; 0x802916 <g_adc_temp_deg_100>
    8c38:	90 91 17 29 	lds	r25, 0x2917	; 0x802917 <g_adc_temp_deg_100+0x1>
    8c3c:	8f a3       	std	Y+39, r24	; 0x27
					l_twi1_baro_temp_100		= g_twi1_baro_temp_100;
    8c3e:	98 a7       	std	Y+40, r25	; 0x28
    8c40:	80 91 88 28 	lds	r24, 0x2888	; 0x802888 <g_twi1_baro_temp_100>
    8c44:	90 91 89 28 	lds	r25, 0x2889	; 0x802889 <g_twi1_baro_temp_100+0x1>
    8c48:	a0 91 8a 28 	lds	r26, 0x288A	; 0x80288a <g_twi1_baro_temp_100+0x2>
    8c4c:	b0 91 8b 28 	lds	r27, 0x288B	; 0x80288b <g_twi1_baro_temp_100+0x3>
    8c50:	89 a7       	std	Y+41, r24	; 0x29
    8c52:	9a a7       	std	Y+42, r25	; 0x2a
    8c54:	ab a7       	std	Y+43, r26	; 0x2b
					l_twi1_baro_p_100			= g_twi1_baro_p_100;
    8c56:	bc a7       	std	Y+44, r27	; 0x2c
    8c58:	80 91 8c 28 	lds	r24, 0x288C	; 0x80288c <g_twi1_baro_p_100>
    8c5c:	90 91 8d 28 	lds	r25, 0x288D	; 0x80288d <g_twi1_baro_p_100+0x1>
    8c60:	a0 91 8e 28 	lds	r26, 0x288E	; 0x80288e <g_twi1_baro_p_100+0x2>
    8c64:	b0 91 8f 28 	lds	r27, 0x288F	; 0x80288f <g_twi1_baro_p_100+0x3>
    8c68:	8d a7       	std	Y+45, r24	; 0x2d
    8c6a:	9e a7       	std	Y+46, r25	; 0x2e
    8c6c:	af a7       	std	Y+47, r26	; 0x2f
					l_twi1_baro_p_h_100			= g_qnh_p_h_100;
    8c6e:	b8 ab       	std	Y+48, r27	; 0x30
    8c70:	80 91 21 29 	lds	r24, 0x2921	; 0x802921 <g_qnh_p_h_100>
    8c74:	90 91 22 29 	lds	r25, 0x2922	; 0x802922 <g_qnh_p_h_100+0x1>
    8c78:	a0 91 23 29 	lds	r26, 0x2923	; 0x802923 <g_qnh_p_h_100+0x2>
    8c7c:	b0 91 24 29 	lds	r27, 0x2924	; 0x802924 <g_qnh_p_h_100+0x3>
    8c80:	89 ab       	std	Y+49, r24	; 0x31
    8c82:	9a ab       	std	Y+50, r25	; 0x32
    8c84:	ab ab       	std	Y+51, r26	; 0x33
					l_twi1_hygro_T_100			= g_twi1_hygro_T_100;
    8c86:	bc ab       	std	Y+52, r27	; 0x34
    8c88:	80 91 96 28 	lds	r24, 0x2896	; 0x802896 <g_twi1_hygro_T_100>
    8c8c:	90 91 97 28 	lds	r25, 0x2897	; 0x802897 <g_twi1_hygro_T_100+0x1>
    8c90:	8d ab       	std	Y+53, r24	; 0x35
					l_twi1_hygro_DP_100			= g_twi1_hygro_DP_100;
    8c92:	9e ab       	std	Y+54, r25	; 0x36
    8c94:	80 91 9a 28 	lds	r24, 0x289A	; 0x80289a <g_twi1_hygro_DP_100>
    8c98:	90 91 9b 28 	lds	r25, 0x289B	; 0x80289b <g_twi1_hygro_DP_100+0x1>
    8c9c:	8f ab       	std	Y+55, r24	; 0x37
					l_twi1_hygro_RH_100			= g_twi1_hygro_RH_100;
    8c9e:	98 af       	std	Y+56, r25	; 0x38
    8ca0:	80 91 98 28 	lds	r24, 0x2898	; 0x802898 <g_twi1_hygro_RH_100>
    8ca4:	90 91 99 28 	lds	r25, 0x2899	; 0x802899 <g_twi1_hygro_RH_100+0x1>
    8ca8:	89 af       	std	Y+57, r24	; 0x39
					l_env_temp_deg_100			= g_env_temp_deg_100;
    8caa:	9a af       	std	Y+58, r25	; 0x3a
    8cac:	80 91 1a 29 	lds	r24, 0x291A	; 0x80291a <g_env_temp_deg_100>
    8cb0:	90 91 1b 29 	lds	r25, 0x291B	; 0x80291b <g_env_temp_deg_100+0x1>
    8cb4:	8b af       	std	Y+59, r24	; 0x3b
					l_env_hygro_RH_100			= g_env_hygro_RH_100;
    8cb6:	9c af       	std	Y+60, r25	; 0x3c
    8cb8:	80 91 1c 29 	lds	r24, 0x291C	; 0x80291c <g_env_hygro_RH_100>
    8cbc:	90 91 1d 29 	lds	r25, 0x291D	; 0x80291d <g_env_hygro_RH_100+0x1>
    8cc0:	8d af       	std	Y+61, r24	; 0x3d
					l_twi1_gyro_1_accel_x		= g_twi1_gyro_1_accel_x;
    8cc2:	9e af       	std	Y+62, r25	; 0x3e
    8cc4:	20 91 19 28 	lds	r18, 0x2819	; 0x802819 <g_twi1_gyro_1_accel_x>
    8cc8:	30 91 1a 28 	lds	r19, 0x281A	; 0x80281a <g_twi1_gyro_1_accel_x+0x1>
    8ccc:	ce 01       	movw	r24, r28
    8cce:	cf 96       	adiw	r24, 0x3f	; 63
    8cd0:	fc 01       	movw	r30, r24
    8cd2:	20 83       	st	Z, r18
					l_twi1_gyro_1_accel_y		= g_twi1_gyro_1_accel_y;
    8cd4:	31 83       	std	Z+1, r19	; 0x01
    8cd6:	ce 01       	movw	r24, r28
    8cd8:	8f 5b       	subi	r24, 0xBF	; 191
    8cda:	9f 4f       	sbci	r25, 0xFF	; 255
    8cdc:	20 91 1b 28 	lds	r18, 0x281B	; 0x80281b <g_twi1_gyro_1_accel_y>
    8ce0:	30 91 1c 28 	lds	r19, 0x281C	; 0x80281c <g_twi1_gyro_1_accel_y+0x1>
    8ce4:	fc 01       	movw	r30, r24
    8ce6:	20 83       	st	Z, r18
					l_twi1_gyro_1_accel_z		= g_twi1_gyro_1_accel_z;
    8ce8:	31 83       	std	Z+1, r19	; 0x01
    8cea:	ce 01       	movw	r24, r28
    8cec:	8d 5b       	subi	r24, 0xBD	; 189
    8cee:	9f 4f       	sbci	r25, 0xFF	; 255
    8cf0:	20 91 1d 28 	lds	r18, 0x281D	; 0x80281d <g_twi1_gyro_1_accel_z>
    8cf4:	30 91 1e 28 	lds	r19, 0x281E	; 0x80281e <g_twi1_gyro_1_accel_z+0x1>
    8cf8:	fc 01       	movw	r30, r24
    8cfa:	20 83       	st	Z, r18
					l_twi1_gyro_1_accel_x_mg	= g_twi1_gyro_1_accel_x_mg;
    8cfc:	31 83       	std	Z+1, r19	; 0x01
    8cfe:	ce 01       	movw	r24, r28
    8d00:	8b 5b       	subi	r24, 0xBB	; 187
    8d02:	9f 4f       	sbci	r25, 0xFF	; 255
    8d04:	20 91 2b 28 	lds	r18, 0x282B	; 0x80282b <g_twi1_gyro_1_accel_x_mg>
    8d08:	30 91 2c 28 	lds	r19, 0x282C	; 0x80282c <g_twi1_gyro_1_accel_x_mg+0x1>
    8d0c:	fc 01       	movw	r30, r24
    8d0e:	20 83       	st	Z, r18
					l_twi1_gyro_1_accel_y_mg	= g_twi1_gyro_1_accel_y_mg;
    8d10:	31 83       	std	Z+1, r19	; 0x01
    8d12:	ce 01       	movw	r24, r28
    8d14:	89 5b       	subi	r24, 0xB9	; 185
    8d16:	9f 4f       	sbci	r25, 0xFF	; 255
    8d18:	20 91 2d 28 	lds	r18, 0x282D	; 0x80282d <g_twi1_gyro_1_accel_y_mg>
    8d1c:	30 91 2e 28 	lds	r19, 0x282E	; 0x80282e <g_twi1_gyro_1_accel_y_mg+0x1>
    8d20:	fc 01       	movw	r30, r24
    8d22:	20 83       	st	Z, r18
					l_twi1_gyro_1_accel_z_mg	= g_twi1_gyro_1_accel_z_mg;
    8d24:	31 83       	std	Z+1, r19	; 0x01
    8d26:	ce 01       	movw	r24, r28
    8d28:	87 5b       	subi	r24, 0xB7	; 183
    8d2a:	9f 4f       	sbci	r25, 0xFF	; 255
    8d2c:	20 91 2f 28 	lds	r18, 0x282F	; 0x80282f <g_twi1_gyro_1_accel_z_mg>
    8d30:	30 91 30 28 	lds	r19, 0x2830	; 0x802830 <g_twi1_gyro_1_accel_z_mg+0x1>
    8d34:	fc 01       	movw	r30, r24
    8d36:	20 83       	st	Z, r18
					l_twi1_gyro_1_gyro_x		= g_twi1_gyro_1_gyro_x;
    8d38:	31 83       	std	Z+1, r19	; 0x01
    8d3a:	ce 01       	movw	r24, r28
    8d3c:	85 5b       	subi	r24, 0xB5	; 181
    8d3e:	9f 4f       	sbci	r25, 0xFF	; 255
    8d40:	20 91 31 28 	lds	r18, 0x2831	; 0x802831 <g_twi1_gyro_1_gyro_x>
    8d44:	30 91 32 28 	lds	r19, 0x2832	; 0x802832 <g_twi1_gyro_1_gyro_x+0x1>
    8d48:	fc 01       	movw	r30, r24
    8d4a:	20 83       	st	Z, r18
					l_twi1_gyro_1_gyro_y		= g_twi1_gyro_1_gyro_y;
    8d4c:	31 83       	std	Z+1, r19	; 0x01
    8d4e:	ce 01       	movw	r24, r28
    8d50:	83 5b       	subi	r24, 0xB3	; 179
    8d52:	9f 4f       	sbci	r25, 0xFF	; 255
    8d54:	20 91 33 28 	lds	r18, 0x2833	; 0x802833 <g_twi1_gyro_1_gyro_y>
    8d58:	30 91 34 28 	lds	r19, 0x2834	; 0x802834 <g_twi1_gyro_1_gyro_y+0x1>
    8d5c:	fc 01       	movw	r30, r24
    8d5e:	20 83       	st	Z, r18
					l_twi1_gyro_1_gyro_z		= g_twi1_gyro_1_gyro_z;
    8d60:	31 83       	std	Z+1, r19	; 0x01
    8d62:	ce 01       	movw	r24, r28
    8d64:	81 5b       	subi	r24, 0xB1	; 177
    8d66:	9f 4f       	sbci	r25, 0xFF	; 255
    8d68:	20 91 35 28 	lds	r18, 0x2835	; 0x802835 <g_twi1_gyro_1_gyro_z>
    8d6c:	30 91 36 28 	lds	r19, 0x2836	; 0x802836 <g_twi1_gyro_1_gyro_z+0x1>
    8d70:	fc 01       	movw	r30, r24
    8d72:	20 83       	st	Z, r18
					l_twi1_gyro_1_gyro_x_mdps	= g_twi1_gyro_1_gyro_x_mdps;
    8d74:	31 83       	std	Z+1, r19	; 0x01
    8d76:	9e 01       	movw	r18, r28
    8d78:	2f 5a       	subi	r18, 0xAF	; 175
    8d7a:	3f 4f       	sbci	r19, 0xFF	; 255
    8d7c:	80 91 3d 28 	lds	r24, 0x283D	; 0x80283d <g_twi1_gyro_1_gyro_x_mdps>
    8d80:	90 91 3e 28 	lds	r25, 0x283E	; 0x80283e <g_twi1_gyro_1_gyro_x_mdps+0x1>
    8d84:	a0 91 3f 28 	lds	r26, 0x283F	; 0x80283f <g_twi1_gyro_1_gyro_x_mdps+0x2>
    8d88:	b0 91 40 28 	lds	r27, 0x2840	; 0x802840 <g_twi1_gyro_1_gyro_x_mdps+0x3>
    8d8c:	f9 01       	movw	r30, r18
    8d8e:	80 83       	st	Z, r24
    8d90:	91 83       	std	Z+1, r25	; 0x01
    8d92:	a2 83       	std	Z+2, r26	; 0x02
					l_twi1_gyro_1_gyro_y_mdps	= g_twi1_gyro_1_gyro_y_mdps;
    8d94:	b3 83       	std	Z+3, r27	; 0x03
    8d96:	9e 01       	movw	r18, r28
    8d98:	2b 5a       	subi	r18, 0xAB	; 171
    8d9a:	3f 4f       	sbci	r19, 0xFF	; 255
    8d9c:	80 91 41 28 	lds	r24, 0x2841	; 0x802841 <g_twi1_gyro_1_gyro_y_mdps>
    8da0:	90 91 42 28 	lds	r25, 0x2842	; 0x802842 <g_twi1_gyro_1_gyro_y_mdps+0x1>
    8da4:	a0 91 43 28 	lds	r26, 0x2843	; 0x802843 <g_twi1_gyro_1_gyro_y_mdps+0x2>
    8da8:	b0 91 44 28 	lds	r27, 0x2844	; 0x802844 <g_twi1_gyro_1_gyro_y_mdps+0x3>
    8dac:	f9 01       	movw	r30, r18
    8dae:	80 83       	st	Z, r24
    8db0:	91 83       	std	Z+1, r25	; 0x01
    8db2:	a2 83       	std	Z+2, r26	; 0x02
					l_twi1_gyro_1_gyro_z_mdps	= g_twi1_gyro_1_gyro_z_mdps;
    8db4:	b3 83       	std	Z+3, r27	; 0x03
    8db6:	9e 01       	movw	r18, r28
    8db8:	27 5a       	subi	r18, 0xA7	; 167
    8dba:	3f 4f       	sbci	r19, 0xFF	; 255
    8dbc:	80 91 45 28 	lds	r24, 0x2845	; 0x802845 <g_twi1_gyro_1_gyro_z_mdps>
    8dc0:	90 91 46 28 	lds	r25, 0x2846	; 0x802846 <g_twi1_gyro_1_gyro_z_mdps+0x1>
    8dc4:	a0 91 47 28 	lds	r26, 0x2847	; 0x802847 <g_twi1_gyro_1_gyro_z_mdps+0x2>
    8dc8:	b0 91 48 28 	lds	r27, 0x2848	; 0x802848 <g_twi1_gyro_1_gyro_z_mdps+0x3>
    8dcc:	f9 01       	movw	r30, r18
    8dce:	80 83       	st	Z, r24
    8dd0:	91 83       	std	Z+1, r25	; 0x01
    8dd2:	a2 83       	std	Z+2, r26	; 0x02
					l_twi1_gyro_1_temp			= g_twi1_gyro_1_temp;
    8dd4:	b3 83       	std	Z+3, r27	; 0x03
    8dd6:	ce 01       	movw	r24, r28
    8dd8:	83 5a       	subi	r24, 0xA3	; 163
    8dda:	9f 4f       	sbci	r25, 0xFF	; 255
    8ddc:	20 91 11 28 	lds	r18, 0x2811	; 0x802811 <g_twi1_gyro_1_temp>
    8de0:	30 91 12 28 	lds	r19, 0x2812	; 0x802812 <g_twi1_gyro_1_temp+0x1>
    8de4:	fc 01       	movw	r30, r24
    8de6:	20 83       	st	Z, r18
					l_twi1_gyro_1_temp_deg_100	= g_twi1_gyro_1_temp_deg_100;
    8de8:	31 83       	std	Z+1, r19	; 0x01
    8dea:	ce 01       	movw	r24, r28
    8dec:	81 5a       	subi	r24, 0xA1	; 161
    8dee:	9f 4f       	sbci	r25, 0xFF	; 255
    8df0:	20 91 17 28 	lds	r18, 0x2817	; 0x802817 <g_twi1_gyro_1_temp_deg_100>
    8df4:	30 91 18 28 	lds	r19, 0x2818	; 0x802818 <g_twi1_gyro_1_temp_deg_100+0x1>
    8df8:	fc 01       	movw	r30, r24
    8dfa:	20 83       	st	Z, r18
					l_twi1_gyro_2_mag_x			= g_twi1_gyro_2_mag_x;
    8dfc:	31 83       	std	Z+1, r19	; 0x01
    8dfe:	ce 01       	movw	r24, r28
    8e00:	8f 59       	subi	r24, 0x9F	; 159
    8e02:	9f 4f       	sbci	r25, 0xFF	; 255
    8e04:	20 91 55 28 	lds	r18, 0x2855	; 0x802855 <g_twi1_gyro_2_mag_x>
    8e08:	30 91 56 28 	lds	r19, 0x2856	; 0x802856 <g_twi1_gyro_2_mag_x+0x1>
    8e0c:	fc 01       	movw	r30, r24
    8e0e:	20 83       	st	Z, r18
					l_twi1_gyro_2_mag_y			= g_twi1_gyro_2_mag_y;
    8e10:	31 83       	std	Z+1, r19	; 0x01
    8e12:	ce 01       	movw	r24, r28
    8e14:	8d 59       	subi	r24, 0x9D	; 157
    8e16:	9f 4f       	sbci	r25, 0xFF	; 255
    8e18:	20 91 57 28 	lds	r18, 0x2857	; 0x802857 <g_twi1_gyro_2_mag_y>
    8e1c:	30 91 58 28 	lds	r19, 0x2858	; 0x802858 <g_twi1_gyro_2_mag_y+0x1>
    8e20:	fc 01       	movw	r30, r24
    8e22:	20 83       	st	Z, r18
					l_twi1_gyro_2_mag_z			= g_twi1_gyro_2_mag_z;
    8e24:	31 83       	std	Z+1, r19	; 0x01
    8e26:	ce 01       	movw	r24, r28
    8e28:	8b 59       	subi	r24, 0x9B	; 155
    8e2a:	9f 4f       	sbci	r25, 0xFF	; 255
    8e2c:	20 91 59 28 	lds	r18, 0x2859	; 0x802859 <g_twi1_gyro_2_mag_z>
    8e30:	30 91 5a 28 	lds	r19, 0x285A	; 0x80285a <g_twi1_gyro_2_mag_z+0x1>
    8e34:	fc 01       	movw	r30, r24
    8e36:	20 83       	st	Z, r18
					l_twi1_gyro_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
    8e38:	31 83       	std	Z+1, r19	; 0x01
    8e3a:	9e 01       	movw	r18, r28
    8e3c:	29 59       	subi	r18, 0x99	; 153
    8e3e:	3f 4f       	sbci	r19, 0xFF	; 255
    8e40:	80 91 61 28 	lds	r24, 0x2861	; 0x802861 <g_twi1_gyro_2_mag_x_nT>
    8e44:	90 91 62 28 	lds	r25, 0x2862	; 0x802862 <g_twi1_gyro_2_mag_x_nT+0x1>
    8e48:	a0 91 63 28 	lds	r26, 0x2863	; 0x802863 <g_twi1_gyro_2_mag_x_nT+0x2>
    8e4c:	b0 91 64 28 	lds	r27, 0x2864	; 0x802864 <g_twi1_gyro_2_mag_x_nT+0x3>
    8e50:	f9 01       	movw	r30, r18
    8e52:	80 83       	st	Z, r24
    8e54:	91 83       	std	Z+1, r25	; 0x01
    8e56:	a2 83       	std	Z+2, r26	; 0x02
					l_twi1_gyro_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
    8e58:	b3 83       	std	Z+3, r27	; 0x03
    8e5a:	9e 01       	movw	r18, r28
    8e5c:	25 59       	subi	r18, 0x95	; 149
    8e5e:	3f 4f       	sbci	r19, 0xFF	; 255
    8e60:	80 91 65 28 	lds	r24, 0x2865	; 0x802865 <g_twi1_gyro_2_mag_y_nT>
    8e64:	90 91 66 28 	lds	r25, 0x2866	; 0x802866 <g_twi1_gyro_2_mag_y_nT+0x1>
    8e68:	a0 91 67 28 	lds	r26, 0x2867	; 0x802867 <g_twi1_gyro_2_mag_y_nT+0x2>
    8e6c:	b0 91 68 28 	lds	r27, 0x2868	; 0x802868 <g_twi1_gyro_2_mag_y_nT+0x3>
    8e70:	f9 01       	movw	r30, r18
    8e72:	80 83       	st	Z, r24
    8e74:	91 83       	std	Z+1, r25	; 0x01
    8e76:	a2 83       	std	Z+2, r26	; 0x02
					l_twi1_gyro_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
    8e78:	b3 83       	std	Z+3, r27	; 0x03
    8e7a:	9e 01       	movw	r18, r28
    8e7c:	21 59       	subi	r18, 0x91	; 145
    8e7e:	3f 4f       	sbci	r19, 0xFF	; 255
    8e80:	80 91 69 28 	lds	r24, 0x2869	; 0x802869 <g_twi1_gyro_2_mag_z_nT>
    8e84:	90 91 6a 28 	lds	r25, 0x286A	; 0x80286a <g_twi1_gyro_2_mag_z_nT+0x1>
    8e88:	a0 91 6b 28 	lds	r26, 0x286B	; 0x80286b <g_twi1_gyro_2_mag_z_nT+0x2>
    8e8c:	b0 91 6c 28 	lds	r27, 0x286C	; 0x80286c <g_twi1_gyro_2_mag_z_nT+0x3>
    8e90:	f9 01       	movw	r30, r18
    8e92:	80 83       	st	Z, r24
    8e94:	91 83       	std	Z+1, r25	; 0x01
    8e96:	a2 83       	std	Z+2, r26	; 0x02
					cpu_irq_restore(flags);
    8e98:	b3 83       	std	Z+3, r27	; 0x03
    8e9a:	8a 8d       	ldd	r24, Y+26	; 0x1a
    8e9c:	0e 94 b3 3c 	call	0x7966	; 0x7966 <cpu_irq_restore>
				}

				int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1A,
    8ea0:	89 81       	ldd	r24, Y+1	; 0x01
    8ea2:	9a 81       	ldd	r25, Y+2	; 0x02
    8ea4:	ab 81       	ldd	r26, Y+3	; 0x03
    8ea6:	bc 81       	ldd	r27, Y+4	; 0x04
    8ea8:	07 2e       	mov	r0, r23
    8eaa:	7a e0       	ldi	r23, 0x0A	; 10
    8eac:	b6 95       	lsr	r27
    8eae:	a7 95       	ror	r26
    8eb0:	97 95       	ror	r25
    8eb2:	87 95       	ror	r24
    8eb4:	7a 95       	dec	r23
    8eb6:	d1 f7       	brne	.-12     	; 0x8eac <task_usb+0x658>
    8eb8:	70 2d       	mov	r23, r0
    8eba:	8e 01       	movw	r16, r28
    8ebc:	0d 58       	subi	r16, 0x8D	; 141
    8ebe:	1f 4f       	sbci	r17, 0xFF	; 255
    8ec0:	28 a1       	ldd	r18, Y+32	; 0x20
    8ec2:	2f 93       	push	r18
    8ec4:	2f 8d       	ldd	r18, Y+31	; 0x1f
    8ec6:	2f 93       	push	r18
    8ec8:	2e 8d       	ldd	r18, Y+30	; 0x1e
    8eca:	2f 93       	push	r18
    8ecc:	2d 8d       	ldd	r18, Y+29	; 0x1d
    8ece:	2f 93       	push	r18
    8ed0:	2c 8d       	ldd	r18, Y+28	; 0x1c
    8ed2:	2f 93       	push	r18
    8ed4:	2b 8d       	ldd	r18, Y+27	; 0x1b
    8ed6:	2f 93       	push	r18
    8ed8:	2b 2f       	mov	r18, r27
    8eda:	2f 93       	push	r18
    8edc:	2a 2f       	mov	r18, r26
    8ede:	2f 93       	push	r18
    8ee0:	29 2f       	mov	r18, r25
    8ee2:	2f 93       	push	r18
    8ee4:	8f 93       	push	r24
    8ee6:	8c ea       	ldi	r24, 0xAC	; 172
    8ee8:	97 e0       	ldi	r25, 0x07	; 7
    8eea:	89 2f       	mov	r24, r25
    8eec:	8f 93       	push	r24
    8eee:	8c ea       	ldi	r24, 0xAC	; 172
    8ef0:	97 e0       	ldi	r25, 0x07	; 7
    8ef2:	8f 93       	push	r24
    8ef4:	1f 92       	push	r1
    8ef6:	80 e8       	ldi	r24, 0x80	; 128
    8ef8:	8f 93       	push	r24
    8efa:	88 eb       	ldi	r24, 0xB8	; 184
    8efc:	9a e2       	ldi	r25, 0x2A	; 42
    8efe:	89 2f       	mov	r24, r25
    8f00:	8f 93       	push	r24
    8f02:	88 eb       	ldi	r24, 0xB8	; 184
    8f04:	9a e2       	ldi	r25, 0x2A	; 42
    8f06:	8f 93       	push	r24
    8f08:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    8f0c:	2d b7       	in	r18, 0x3d	; 61
    8f0e:	3e b7       	in	r19, 0x3e	; 62
    8f10:	20 5f       	subi	r18, 0xF0	; 240
    8f12:	3f 4f       	sbci	r19, 0xFF	; 255
    8f14:	cd bf       	out	0x3d, r28	; 61
    8f16:	de bf       	out	0x3e, r29	; 62
    8f18:	f8 01       	movw	r30, r16
    8f1a:	80 83       	st	Z, r24
				now >> 10,
				l_adc_vctcxo_volt_1000, l_adc_5v0_volt_1000, l_adc_vbat_volt_1000);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8f1c:	91 83       	std	Z+1, r25	; 0x01
    8f1e:	ce 01       	movw	r24, r28
    8f20:	8d 58       	subi	r24, 0x8D	; 141
    8f22:	9f 4f       	sbci	r25, 0xFF	; 255
    8f24:	fc 01       	movw	r30, r24
    8f26:	80 81       	ld	r24, Z
    8f28:	91 81       	ldd	r25, Z+1	; 0x01
    8f2a:	81 38       	cpi	r24, 0x81	; 129
    8f2c:	91 05       	cpc	r25, r1
    8f2e:	10 f0       	brcs	.+4      	; 0x8f34 <task_usb+0x6e0>
    8f30:	80 e8       	ldi	r24, 0x80	; 128
    8f32:	90 e0       	ldi	r25, 0x00	; 0
    8f34:	40 e0       	ldi	r20, 0x00	; 0
    8f36:	68 2f       	mov	r22, r24
    8f38:	88 eb       	ldi	r24, 0xB8	; 184
    8f3a:	9a e2       	ldi	r25, 0x2A	; 42
    8f3c:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1B,
    8f40:	8e 01       	movw	r16, r28
    8f42:	0d 58       	subi	r16, 0x8D	; 141
    8f44:	1f 4f       	sbci	r17, 0xFF	; 255
    8f46:	8e a1       	ldd	r24, Y+38	; 0x26
    8f48:	8f 93       	push	r24
    8f4a:	8d a1       	ldd	r24, Y+37	; 0x25
    8f4c:	8f 93       	push	r24
    8f4e:	8c a1       	ldd	r24, Y+36	; 0x24
    8f50:	8f 93       	push	r24
    8f52:	8b a1       	ldd	r24, Y+35	; 0x23
    8f54:	8f 93       	push	r24
    8f56:	8a a1       	ldd	r24, Y+34	; 0x22
    8f58:	8f 93       	push	r24
    8f5a:	89 a1       	ldd	r24, Y+33	; 0x21
    8f5c:	8f 93       	push	r24
    8f5e:	81 ee       	ldi	r24, 0xE1	; 225
    8f60:	97 e0       	ldi	r25, 0x07	; 7
    8f62:	89 2f       	mov	r24, r25
    8f64:	8f 93       	push	r24
    8f66:	81 ee       	ldi	r24, 0xE1	; 225
    8f68:	97 e0       	ldi	r25, 0x07	; 7
    8f6a:	8f 93       	push	r24
    8f6c:	1f 92       	push	r1
    8f6e:	80 e8       	ldi	r24, 0x80	; 128
    8f70:	8f 93       	push	r24
    8f72:	88 eb       	ldi	r24, 0xB8	; 184
    8f74:	9a e2       	ldi	r25, 0x2A	; 42
    8f76:	89 2f       	mov	r24, r25
    8f78:	8f 93       	push	r24
    8f7a:	88 eb       	ldi	r24, 0xB8	; 184
    8f7c:	9a e2       	ldi	r25, 0x2A	; 42
    8f7e:	8f 93       	push	r24
    8f80:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    8f84:	2d b7       	in	r18, 0x3d	; 61
    8f86:	3e b7       	in	r19, 0x3e	; 62
    8f88:	24 5f       	subi	r18, 0xF4	; 244
    8f8a:	3f 4f       	sbci	r19, 0xFF	; 255
    8f8c:	cd bf       	out	0x3d, r28	; 61
    8f8e:	de bf       	out	0x3e, r29	; 62
    8f90:	f8 01       	movw	r30, r16
    8f92:	80 83       	st	Z, r24
				l_adc_io_adc4_volt_1000, l_adc_io_adc5_volt_1000, l_adc_silence_volt_1000);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8f94:	91 83       	std	Z+1, r25	; 0x01
    8f96:	ce 01       	movw	r24, r28
    8f98:	8d 58       	subi	r24, 0x8D	; 141
    8f9a:	9f 4f       	sbci	r25, 0xFF	; 255
    8f9c:	fc 01       	movw	r30, r24
    8f9e:	80 81       	ld	r24, Z
    8fa0:	91 81       	ldd	r25, Z+1	; 0x01
    8fa2:	81 38       	cpi	r24, 0x81	; 129
    8fa4:	91 05       	cpc	r25, r1
    8fa6:	10 f0       	brcs	.+4      	; 0x8fac <task_usb+0x758>
    8fa8:	80 e8       	ldi	r24, 0x80	; 128
    8faa:	90 e0       	ldi	r25, 0x00	; 0
    8fac:	40 e0       	ldi	r20, 0x00	; 0
    8fae:	68 2f       	mov	r22, r24
    8fb0:	88 eb       	ldi	r24, 0xB8	; 184
    8fb2:	9a e2       	ldi	r25, 0x2A	; 42
    8fb4:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1C,
    8fb8:	8f a1       	ldd	r24, Y+39	; 0x27
    8fba:	98 a5       	ldd	r25, Y+40	; 0x28
    8fbc:	09 2e       	mov	r0, r25
    8fbe:	00 0c       	add	r0, r0
    8fc0:	aa 0b       	sbc	r26, r26
    8fc2:	bb 0b       	sbc	r27, r27
    8fc4:	bc 01       	movw	r22, r24
    8fc6:	cd 01       	movw	r24, r26
    8fc8:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    8fcc:	dc 01       	movw	r26, r24
				l_adc_temp_deg_100 / 100.f);
    8fce:	cb 01       	movw	r24, r22
    8fd0:	20 e0       	ldi	r18, 0x00	; 0
    8fd2:	30 e0       	ldi	r19, 0x00	; 0
    8fd4:	48 ec       	ldi	r20, 0xC8	; 200
    8fd6:	52 e4       	ldi	r21, 0x42	; 66
    8fd8:	bc 01       	movw	r22, r24
    8fda:	cd 01       	movw	r24, r26
    8fdc:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    8fe0:	dc 01       	movw	r26, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1B,
				l_adc_io_adc4_volt_1000, l_adc_io_adc5_volt_1000, l_adc_silence_volt_1000);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1C,
    8fe2:	cb 01       	movw	r24, r22
    8fe4:	8e 01       	movw	r16, r28
    8fe6:	0d 58       	subi	r16, 0x8D	; 141
    8fe8:	1f 4f       	sbci	r17, 0xFF	; 255
    8fea:	2b 2f       	mov	r18, r27
    8fec:	2f 93       	push	r18
    8fee:	2a 2f       	mov	r18, r26
    8ff0:	2f 93       	push	r18
    8ff2:	29 2f       	mov	r18, r25
    8ff4:	2f 93       	push	r18
    8ff6:	8f 93       	push	r24
    8ff8:	8b e0       	ldi	r24, 0x0B	; 11
    8ffa:	98 e0       	ldi	r25, 0x08	; 8
    8ffc:	89 2f       	mov	r24, r25
    8ffe:	8f 93       	push	r24
    9000:	8b e0       	ldi	r24, 0x0B	; 11
    9002:	98 e0       	ldi	r25, 0x08	; 8
    9004:	8f 93       	push	r24
    9006:	1f 92       	push	r1
    9008:	80 e8       	ldi	r24, 0x80	; 128
    900a:	8f 93       	push	r24
    900c:	88 eb       	ldi	r24, 0xB8	; 184
    900e:	9a e2       	ldi	r25, 0x2A	; 42
    9010:	89 2f       	mov	r24, r25
    9012:	8f 93       	push	r24
    9014:	88 eb       	ldi	r24, 0xB8	; 184
    9016:	9a e2       	ldi	r25, 0x2A	; 42
    9018:	8f 93       	push	r24
    901a:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    901e:	2d b7       	in	r18, 0x3d	; 61
    9020:	3e b7       	in	r19, 0x3e	; 62
    9022:	26 5f       	subi	r18, 0xF6	; 246
    9024:	3f 4f       	sbci	r19, 0xFF	; 255
    9026:	cd bf       	out	0x3d, r28	; 61
    9028:	de bf       	out	0x3e, r29	; 62
    902a:	f8 01       	movw	r30, r16
    902c:	80 83       	st	Z, r24
				l_adc_temp_deg_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    902e:	91 83       	std	Z+1, r25	; 0x01
    9030:	ce 01       	movw	r24, r28
    9032:	8d 58       	subi	r24, 0x8D	; 141
    9034:	9f 4f       	sbci	r25, 0xFF	; 255
    9036:	fc 01       	movw	r30, r24
    9038:	80 81       	ld	r24, Z
    903a:	91 81       	ldd	r25, Z+1	; 0x01
    903c:	81 38       	cpi	r24, 0x81	; 129
    903e:	91 05       	cpc	r25, r1
    9040:	10 f0       	brcs	.+4      	; 0x9046 <task_usb+0x7f2>
    9042:	80 e8       	ldi	r24, 0x80	; 128
    9044:	90 e0       	ldi	r25, 0x00	; 0
    9046:	40 e0       	ldi	r20, 0x00	; 0
    9048:	68 2f       	mov	r22, r24
    904a:	88 eb       	ldi	r24, 0xB8	; 184
    904c:	9a e2       	ldi	r25, 0x2A	; 42
    904e:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2A,
    9052:	6d a5       	ldd	r22, Y+45	; 0x2d
    9054:	7e a5       	ldd	r23, Y+46	; 0x2e
    9056:	8f a5       	ldd	r24, Y+47	; 0x2f
    9058:	98 a9       	ldd	r25, Y+48	; 0x30
    905a:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    905e:	dc 01       	movw	r26, r24
				l_twi1_baro_temp_100 / 100.f, l_twi1_baro_p_100 / 100.f);
    9060:	cb 01       	movw	r24, r22
    9062:	20 e0       	ldi	r18, 0x00	; 0
    9064:	30 e0       	ldi	r19, 0x00	; 0
    9066:	48 ec       	ldi	r20, 0xC8	; 200
    9068:	52 e4       	ldi	r21, 0x42	; 66
    906a:	bc 01       	movw	r22, r24
    906c:	cd 01       	movw	r24, r26
    906e:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    9072:	dc 01       	movw	r26, r24
    9074:	cb 01       	movw	r24, r22
    9076:	6c 01       	movw	r12, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1C,
				l_adc_temp_deg_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2A,
    9078:	7d 01       	movw	r14, r26
    907a:	69 a5       	ldd	r22, Y+41	; 0x29
    907c:	7a a5       	ldd	r23, Y+42	; 0x2a
    907e:	8b a5       	ldd	r24, Y+43	; 0x2b
    9080:	9c a5       	ldd	r25, Y+44	; 0x2c
    9082:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    9086:	dc 01       	movw	r26, r24
				l_twi1_baro_temp_100 / 100.f, l_twi1_baro_p_100 / 100.f);
    9088:	cb 01       	movw	r24, r22
    908a:	20 e0       	ldi	r18, 0x00	; 0
    908c:	30 e0       	ldi	r19, 0x00	; 0
    908e:	48 ec       	ldi	r20, 0xC8	; 200
    9090:	52 e4       	ldi	r21, 0x42	; 66
    9092:	bc 01       	movw	r22, r24
    9094:	cd 01       	movw	r24, r26
    9096:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    909a:	dc 01       	movw	r26, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1C,
				l_adc_temp_deg_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2A,
    909c:	cb 01       	movw	r24, r22
    909e:	8e 01       	movw	r16, r28
    90a0:	0d 58       	subi	r16, 0x8D	; 141
    90a2:	1f 4f       	sbci	r17, 0xFF	; 255
    90a4:	2f 2d       	mov	r18, r15
    90a6:	2f 93       	push	r18
    90a8:	2e 2d       	mov	r18, r14
    90aa:	2f 93       	push	r18
    90ac:	2d 2d       	mov	r18, r13
    90ae:	2f 93       	push	r18
    90b0:	2c 2d       	mov	r18, r12
    90b2:	2f 93       	push	r18
    90b4:	2b 2f       	mov	r18, r27
    90b6:	2f 93       	push	r18
    90b8:	2a 2f       	mov	r18, r26
    90ba:	2f 93       	push	r18
    90bc:	29 2f       	mov	r18, r25
    90be:	2f 93       	push	r18
    90c0:	8f 93       	push	r24
    90c2:	8f e1       	ldi	r24, 0x1F	; 31
    90c4:	98 e0       	ldi	r25, 0x08	; 8
    90c6:	89 2f       	mov	r24, r25
    90c8:	8f 93       	push	r24
    90ca:	8f e1       	ldi	r24, 0x1F	; 31
    90cc:	98 e0       	ldi	r25, 0x08	; 8
    90ce:	8f 93       	push	r24
    90d0:	1f 92       	push	r1
    90d2:	80 e8       	ldi	r24, 0x80	; 128
    90d4:	8f 93       	push	r24
    90d6:	88 eb       	ldi	r24, 0xB8	; 184
    90d8:	9a e2       	ldi	r25, 0x2A	; 42
    90da:	89 2f       	mov	r24, r25
    90dc:	8f 93       	push	r24
    90de:	88 eb       	ldi	r24, 0xB8	; 184
    90e0:	9a e2       	ldi	r25, 0x2A	; 42
    90e2:	8f 93       	push	r24
    90e4:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    90e8:	2d b7       	in	r18, 0x3d	; 61
    90ea:	3e b7       	in	r19, 0x3e	; 62
    90ec:	22 5f       	subi	r18, 0xF2	; 242
    90ee:	3f 4f       	sbci	r19, 0xFF	; 255
    90f0:	cd bf       	out	0x3d, r28	; 61
    90f2:	de bf       	out	0x3e, r29	; 62
    90f4:	f8 01       	movw	r30, r16
    90f6:	80 83       	st	Z, r24
				l_twi1_baro_temp_100 / 100.f, l_twi1_baro_p_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    90f8:	91 83       	std	Z+1, r25	; 0x01
    90fa:	ce 01       	movw	r24, r28
    90fc:	8d 58       	subi	r24, 0x8D	; 141
    90fe:	9f 4f       	sbci	r25, 0xFF	; 255
    9100:	fc 01       	movw	r30, r24
    9102:	80 81       	ld	r24, Z
    9104:	91 81       	ldd	r25, Z+1	; 0x01
    9106:	81 38       	cpi	r24, 0x81	; 129
    9108:	91 05       	cpc	r25, r1
    910a:	10 f0       	brcs	.+4      	; 0x9110 <task_usb+0x8bc>
    910c:	80 e8       	ldi	r24, 0x80	; 128
    910e:	90 e0       	ldi	r25, 0x00	; 0
    9110:	40 e0       	ldi	r20, 0x00	; 0
    9112:	68 2f       	mov	r22, r24
    9114:	88 eb       	ldi	r24, 0xB8	; 184
    9116:	9a e2       	ldi	r25, 0x2A	; 42
    9118:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2B,
    911c:	69 a9       	ldd	r22, Y+49	; 0x31
    911e:	7a a9       	ldd	r23, Y+50	; 0x32
    9120:	8b a9       	ldd	r24, Y+51	; 0x33
    9122:	9c a9       	ldd	r25, Y+52	; 0x34
    9124:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    9128:	dc 01       	movw	r26, r24
				l_twi1_baro_p_h_100 / 100.f);
    912a:	cb 01       	movw	r24, r22
    912c:	20 e0       	ldi	r18, 0x00	; 0
    912e:	30 e0       	ldi	r19, 0x00	; 0
    9130:	48 ec       	ldi	r20, 0xC8	; 200
    9132:	52 e4       	ldi	r21, 0x42	; 66
    9134:	bc 01       	movw	r22, r24
    9136:	cd 01       	movw	r24, r26
    9138:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    913c:	dc 01       	movw	r26, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2A,
				l_twi1_baro_temp_100 / 100.f, l_twi1_baro_p_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2B,
    913e:	cb 01       	movw	r24, r22
    9140:	8e 01       	movw	r16, r28
    9142:	0d 58       	subi	r16, 0x8D	; 141
    9144:	1f 4f       	sbci	r17, 0xFF	; 255
    9146:	2b 2f       	mov	r18, r27
    9148:	2f 93       	push	r18
    914a:	2a 2f       	mov	r18, r26
    914c:	2f 93       	push	r18
    914e:	29 2f       	mov	r18, r25
    9150:	2f 93       	push	r18
    9152:	8f 93       	push	r24
    9154:	85 e4       	ldi	r24, 0x45	; 69
    9156:	98 e0       	ldi	r25, 0x08	; 8
    9158:	89 2f       	mov	r24, r25
    915a:	8f 93       	push	r24
    915c:	85 e4       	ldi	r24, 0x45	; 69
    915e:	98 e0       	ldi	r25, 0x08	; 8
    9160:	8f 93       	push	r24
    9162:	1f 92       	push	r1
    9164:	80 e8       	ldi	r24, 0x80	; 128
    9166:	8f 93       	push	r24
    9168:	88 eb       	ldi	r24, 0xB8	; 184
    916a:	9a e2       	ldi	r25, 0x2A	; 42
    916c:	89 2f       	mov	r24, r25
    916e:	8f 93       	push	r24
    9170:	88 eb       	ldi	r24, 0xB8	; 184
    9172:	9a e2       	ldi	r25, 0x2A	; 42
    9174:	8f 93       	push	r24
    9176:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    917a:	2d b7       	in	r18, 0x3d	; 61
    917c:	3e b7       	in	r19, 0x3e	; 62
    917e:	26 5f       	subi	r18, 0xF6	; 246
    9180:	3f 4f       	sbci	r19, 0xFF	; 255
    9182:	cd bf       	out	0x3d, r28	; 61
    9184:	de bf       	out	0x3e, r29	; 62
    9186:	f8 01       	movw	r30, r16
    9188:	80 83       	st	Z, r24
				l_twi1_baro_p_h_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    918a:	91 83       	std	Z+1, r25	; 0x01
    918c:	ce 01       	movw	r24, r28
    918e:	8d 58       	subi	r24, 0x8D	; 141
    9190:	9f 4f       	sbci	r25, 0xFF	; 255
    9192:	fc 01       	movw	r30, r24
    9194:	80 81       	ld	r24, Z
    9196:	91 81       	ldd	r25, Z+1	; 0x01
    9198:	81 38       	cpi	r24, 0x81	; 129
    919a:	91 05       	cpc	r25, r1
    919c:	10 f0       	brcs	.+4      	; 0x91a2 <task_usb+0x94e>
    919e:	80 e8       	ldi	r24, 0x80	; 128
    91a0:	90 e0       	ldi	r25, 0x00	; 0
    91a2:	40 e0       	ldi	r20, 0x00	; 0
    91a4:	68 2f       	mov	r22, r24
    91a6:	88 eb       	ldi	r24, 0xB8	; 184
    91a8:	9a e2       	ldi	r25, 0x2A	; 42
    91aa:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3A,
    91ae:	89 ad       	ldd	r24, Y+57	; 0x39
    91b0:	9a ad       	ldd	r25, Y+58	; 0x3a
    91b2:	09 2e       	mov	r0, r25
    91b4:	00 0c       	add	r0, r0
    91b6:	aa 0b       	sbc	r26, r26
    91b8:	bb 0b       	sbc	r27, r27
    91ba:	bc 01       	movw	r22, r24
    91bc:	cd 01       	movw	r24, r26
    91be:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    91c2:	dc 01       	movw	r26, r24
				l_twi1_hygro_T_100 / 100.f, l_twi1_hygro_RH_100 / 100.f);
    91c4:	cb 01       	movw	r24, r22
    91c6:	20 e0       	ldi	r18, 0x00	; 0
    91c8:	30 e0       	ldi	r19, 0x00	; 0
    91ca:	48 ec       	ldi	r20, 0xC8	; 200
    91cc:	52 e4       	ldi	r21, 0x42	; 66
    91ce:	bc 01       	movw	r22, r24
    91d0:	cd 01       	movw	r24, r26
    91d2:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    91d6:	dc 01       	movw	r26, r24
    91d8:	cb 01       	movw	r24, r22
    91da:	6c 01       	movw	r12, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2B,
				l_twi1_baro_p_h_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3A,
    91dc:	7d 01       	movw	r14, r26
    91de:	8d a9       	ldd	r24, Y+53	; 0x35
    91e0:	9e a9       	ldd	r25, Y+54	; 0x36
    91e2:	09 2e       	mov	r0, r25
    91e4:	00 0c       	add	r0, r0
    91e6:	aa 0b       	sbc	r26, r26
    91e8:	bb 0b       	sbc	r27, r27
    91ea:	bc 01       	movw	r22, r24
    91ec:	cd 01       	movw	r24, r26
    91ee:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    91f2:	dc 01       	movw	r26, r24
				l_twi1_hygro_T_100 / 100.f, l_twi1_hygro_RH_100 / 100.f);
    91f4:	cb 01       	movw	r24, r22
    91f6:	20 e0       	ldi	r18, 0x00	; 0
    91f8:	30 e0       	ldi	r19, 0x00	; 0
    91fa:	48 ec       	ldi	r20, 0xC8	; 200
    91fc:	52 e4       	ldi	r21, 0x42	; 66
    91fe:	bc 01       	movw	r22, r24
    9200:	cd 01       	movw	r24, r26
    9202:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    9206:	dc 01       	movw	r26, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2B,
				l_twi1_baro_p_h_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3A,
    9208:	cb 01       	movw	r24, r22
    920a:	8e 01       	movw	r16, r28
    920c:	0d 58       	subi	r16, 0x8D	; 141
    920e:	1f 4f       	sbci	r17, 0xFF	; 255
    9210:	2f 2d       	mov	r18, r15
    9212:	2f 93       	push	r18
    9214:	2e 2d       	mov	r18, r14
    9216:	2f 93       	push	r18
    9218:	2d 2d       	mov	r18, r13
    921a:	2f 93       	push	r18
    921c:	2c 2d       	mov	r18, r12
    921e:	2f 93       	push	r18
    9220:	2b 2f       	mov	r18, r27
    9222:	2f 93       	push	r18
    9224:	2a 2f       	mov	r18, r26
    9226:	2f 93       	push	r18
    9228:	29 2f       	mov	r18, r25
    922a:	2f 93       	push	r18
    922c:	8f 93       	push	r24
    922e:	8a e5       	ldi	r24, 0x5A	; 90
    9230:	98 e0       	ldi	r25, 0x08	; 8
    9232:	89 2f       	mov	r24, r25
    9234:	8f 93       	push	r24
    9236:	8a e5       	ldi	r24, 0x5A	; 90
    9238:	98 e0       	ldi	r25, 0x08	; 8
    923a:	8f 93       	push	r24
    923c:	1f 92       	push	r1
    923e:	80 e8       	ldi	r24, 0x80	; 128
    9240:	8f 93       	push	r24
    9242:	88 eb       	ldi	r24, 0xB8	; 184
    9244:	9a e2       	ldi	r25, 0x2A	; 42
    9246:	89 2f       	mov	r24, r25
    9248:	8f 93       	push	r24
    924a:	88 eb       	ldi	r24, 0xB8	; 184
    924c:	9a e2       	ldi	r25, 0x2A	; 42
    924e:	8f 93       	push	r24
    9250:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    9254:	2d b7       	in	r18, 0x3d	; 61
    9256:	3e b7       	in	r19, 0x3e	; 62
    9258:	22 5f       	subi	r18, 0xF2	; 242
    925a:	3f 4f       	sbci	r19, 0xFF	; 255
    925c:	cd bf       	out	0x3d, r28	; 61
    925e:	de bf       	out	0x3e, r29	; 62
    9260:	f8 01       	movw	r30, r16
    9262:	80 83       	st	Z, r24
				l_twi1_hygro_T_100 / 100.f, l_twi1_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9264:	91 83       	std	Z+1, r25	; 0x01
    9266:	ce 01       	movw	r24, r28
    9268:	8d 58       	subi	r24, 0x8D	; 141
    926a:	9f 4f       	sbci	r25, 0xFF	; 255
    926c:	fc 01       	movw	r30, r24
    926e:	80 81       	ld	r24, Z
    9270:	91 81       	ldd	r25, Z+1	; 0x01
    9272:	81 38       	cpi	r24, 0x81	; 129
    9274:	91 05       	cpc	r25, r1
    9276:	10 f0       	brcs	.+4      	; 0x927c <task_usb+0xa28>
    9278:	80 e8       	ldi	r24, 0x80	; 128
    927a:	90 e0       	ldi	r25, 0x00	; 0
    927c:	40 e0       	ldi	r20, 0x00	; 0
    927e:	68 2f       	mov	r22, r24
    9280:	88 eb       	ldi	r24, 0xB8	; 184
    9282:	9a e2       	ldi	r25, 0x2A	; 42
    9284:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3B,
    9288:	8f a9       	ldd	r24, Y+55	; 0x37
    928a:	98 ad       	ldd	r25, Y+56	; 0x38
    928c:	09 2e       	mov	r0, r25
    928e:	00 0c       	add	r0, r0
    9290:	aa 0b       	sbc	r26, r26
    9292:	bb 0b       	sbc	r27, r27
    9294:	bc 01       	movw	r22, r24
    9296:	cd 01       	movw	r24, r26
    9298:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    929c:	dc 01       	movw	r26, r24
				l_twi1_hygro_DP_100 / 100.f);
    929e:	cb 01       	movw	r24, r22
    92a0:	20 e0       	ldi	r18, 0x00	; 0
    92a2:	30 e0       	ldi	r19, 0x00	; 0
    92a4:	48 ec       	ldi	r20, 0xC8	; 200
    92a6:	52 e4       	ldi	r21, 0x42	; 66
    92a8:	bc 01       	movw	r22, r24
    92aa:	cd 01       	movw	r24, r26
    92ac:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    92b0:	dc 01       	movw	r26, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3A,
				l_twi1_hygro_T_100 / 100.f, l_twi1_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3B,
    92b2:	cb 01       	movw	r24, r22
    92b4:	8e 01       	movw	r16, r28
    92b6:	0d 58       	subi	r16, 0x8D	; 141
    92b8:	1f 4f       	sbci	r17, 0xFF	; 255
    92ba:	2b 2f       	mov	r18, r27
    92bc:	2f 93       	push	r18
    92be:	2a 2f       	mov	r18, r26
    92c0:	2f 93       	push	r18
    92c2:	29 2f       	mov	r18, r25
    92c4:	2f 93       	push	r18
    92c6:	8f 93       	push	r24
    92c8:	85 e8       	ldi	r24, 0x85	; 133
    92ca:	98 e0       	ldi	r25, 0x08	; 8
    92cc:	89 2f       	mov	r24, r25
    92ce:	8f 93       	push	r24
    92d0:	85 e8       	ldi	r24, 0x85	; 133
    92d2:	98 e0       	ldi	r25, 0x08	; 8
    92d4:	8f 93       	push	r24
    92d6:	1f 92       	push	r1
    92d8:	80 e8       	ldi	r24, 0x80	; 128
    92da:	8f 93       	push	r24
    92dc:	88 eb       	ldi	r24, 0xB8	; 184
    92de:	9a e2       	ldi	r25, 0x2A	; 42
    92e0:	89 2f       	mov	r24, r25
    92e2:	8f 93       	push	r24
    92e4:	88 eb       	ldi	r24, 0xB8	; 184
    92e6:	9a e2       	ldi	r25, 0x2A	; 42
    92e8:	8f 93       	push	r24
    92ea:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    92ee:	2d b7       	in	r18, 0x3d	; 61
    92f0:	3e b7       	in	r19, 0x3e	; 62
    92f2:	26 5f       	subi	r18, 0xF6	; 246
    92f4:	3f 4f       	sbci	r19, 0xFF	; 255
    92f6:	cd bf       	out	0x3d, r28	; 61
    92f8:	de bf       	out	0x3e, r29	; 62
    92fa:	f8 01       	movw	r30, r16
    92fc:	80 83       	st	Z, r24
				l_twi1_hygro_DP_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    92fe:	91 83       	std	Z+1, r25	; 0x01
    9300:	ce 01       	movw	r24, r28
    9302:	8d 58       	subi	r24, 0x8D	; 141
    9304:	9f 4f       	sbci	r25, 0xFF	; 255
    9306:	fc 01       	movw	r30, r24
    9308:	80 81       	ld	r24, Z
    930a:	91 81       	ldd	r25, Z+1	; 0x01
    930c:	81 38       	cpi	r24, 0x81	; 129
    930e:	91 05       	cpc	r25, r1
    9310:	10 f0       	brcs	.+4      	; 0x9316 <task_usb+0xac2>
    9312:	80 e8       	ldi	r24, 0x80	; 128
    9314:	90 e0       	ldi	r25, 0x00	; 0
    9316:	40 e0       	ldi	r20, 0x00	; 0
    9318:	68 2f       	mov	r22, r24
    931a:	88 eb       	ldi	r24, 0xB8	; 184
    931c:	9a e2       	ldi	r25, 0x2A	; 42
    931e:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
    9322:	8d ad       	ldd	r24, Y+61	; 0x3d
    9324:	9e ad       	ldd	r25, Y+62	; 0x3e
    9326:	09 2e       	mov	r0, r25
    9328:	00 0c       	add	r0, r0
    932a:	aa 0b       	sbc	r26, r26
    932c:	bb 0b       	sbc	r27, r27
    932e:	bc 01       	movw	r22, r24
    9330:	cd 01       	movw	r24, r26
    9332:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    9336:	dc 01       	movw	r26, r24
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
    9338:	cb 01       	movw	r24, r22
    933a:	20 e0       	ldi	r18, 0x00	; 0
    933c:	30 e0       	ldi	r19, 0x00	; 0
    933e:	48 ec       	ldi	r20, 0xC8	; 200
    9340:	52 e4       	ldi	r21, 0x42	; 66
    9342:	bc 01       	movw	r22, r24
    9344:	cd 01       	movw	r24, r26
    9346:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    934a:	dc 01       	movw	r26, r24
    934c:	cb 01       	movw	r24, r22
    934e:	6c 01       	movw	r12, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3B,
				l_twi1_hygro_DP_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
    9350:	7d 01       	movw	r14, r26
    9352:	8b ad       	ldd	r24, Y+59	; 0x3b
    9354:	9c ad       	ldd	r25, Y+60	; 0x3c
    9356:	09 2e       	mov	r0, r25
    9358:	00 0c       	add	r0, r0
    935a:	aa 0b       	sbc	r26, r26
    935c:	bb 0b       	sbc	r27, r27
    935e:	bc 01       	movw	r22, r24
    9360:	cd 01       	movw	r24, r26
    9362:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    9366:	dc 01       	movw	r26, r24
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
    9368:	cb 01       	movw	r24, r22
    936a:	20 e0       	ldi	r18, 0x00	; 0
    936c:	30 e0       	ldi	r19, 0x00	; 0
    936e:	48 ec       	ldi	r20, 0xC8	; 200
    9370:	52 e4       	ldi	r21, 0x42	; 66
    9372:	bc 01       	movw	r22, r24
    9374:	cd 01       	movw	r24, r26
    9376:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    937a:	dc 01       	movw	r26, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3B,
				l_twi1_hygro_DP_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
    937c:	cb 01       	movw	r24, r22
    937e:	8e 01       	movw	r16, r28
    9380:	0d 58       	subi	r16, 0x8D	; 141
    9382:	1f 4f       	sbci	r17, 0xFF	; 255
    9384:	2f 2d       	mov	r18, r15
    9386:	2f 93       	push	r18
    9388:	2e 2d       	mov	r18, r14
    938a:	2f 93       	push	r18
    938c:	2d 2d       	mov	r18, r13
    938e:	2f 93       	push	r18
    9390:	2c 2d       	mov	r18, r12
    9392:	2f 93       	push	r18
    9394:	2b 2f       	mov	r18, r27
    9396:	2f 93       	push	r18
    9398:	2a 2f       	mov	r18, r26
    939a:	2f 93       	push	r18
    939c:	29 2f       	mov	r18, r25
    939e:	2f 93       	push	r18
    93a0:	8f 93       	push	r24
    93a2:	85 ea       	ldi	r24, 0xA5	; 165
    93a4:	98 e0       	ldi	r25, 0x08	; 8
    93a6:	89 2f       	mov	r24, r25
    93a8:	8f 93       	push	r24
    93aa:	85 ea       	ldi	r24, 0xA5	; 165
    93ac:	98 e0       	ldi	r25, 0x08	; 8
    93ae:	8f 93       	push	r24
    93b0:	1f 92       	push	r1
    93b2:	80 e8       	ldi	r24, 0x80	; 128
    93b4:	8f 93       	push	r24
    93b6:	88 eb       	ldi	r24, 0xB8	; 184
    93b8:	9a e2       	ldi	r25, 0x2A	; 42
    93ba:	89 2f       	mov	r24, r25
    93bc:	8f 93       	push	r24
    93be:	88 eb       	ldi	r24, 0xB8	; 184
    93c0:	9a e2       	ldi	r25, 0x2A	; 42
    93c2:	8f 93       	push	r24
    93c4:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    93c8:	2d b7       	in	r18, 0x3d	; 61
    93ca:	3e b7       	in	r19, 0x3e	; 62
    93cc:	22 5f       	subi	r18, 0xF2	; 242
    93ce:	3f 4f       	sbci	r19, 0xFF	; 255
    93d0:	cd bf       	out	0x3d, r28	; 61
    93d2:	de bf       	out	0x3e, r29	; 62
    93d4:	f8 01       	movw	r30, r16
    93d6:	80 83       	st	Z, r24
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    93d8:	91 83       	std	Z+1, r25	; 0x01
    93da:	ce 01       	movw	r24, r28
    93dc:	8d 58       	subi	r24, 0x8D	; 141
    93de:	9f 4f       	sbci	r25, 0xFF	; 255
    93e0:	fc 01       	movw	r30, r24
    93e2:	80 81       	ld	r24, Z
    93e4:	91 81       	ldd	r25, Z+1	; 0x01
    93e6:	81 38       	cpi	r24, 0x81	; 129
    93e8:	91 05       	cpc	r25, r1
    93ea:	10 f0       	brcs	.+4      	; 0x93f0 <task_usb+0xb9c>
    93ec:	80 e8       	ldi	r24, 0x80	; 128
    93ee:	90 e0       	ldi	r25, 0x00	; 0
    93f0:	40 e0       	ldi	r20, 0x00	; 0
    93f2:	68 2f       	mov	r22, r24
    93f4:	88 eb       	ldi	r24, 0xB8	; 184
    93f6:	9a e2       	ldi	r25, 0x2A	; 42
    93f8:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>


				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1A,
    93fc:	ce 01       	movw	r24, r28
    93fe:	89 5b       	subi	r24, 0xB9	; 185
    9400:	9f 4f       	sbci	r25, 0xFF	; 255
    9402:	fc 01       	movw	r30, r24
    9404:	80 81       	ld	r24, Z
    9406:	91 81       	ldd	r25, Z+1	; 0x01
    9408:	09 2e       	mov	r0, r25
    940a:	00 0c       	add	r0, r0
    940c:	aa 0b       	sbc	r26, r26
    940e:	bb 0b       	sbc	r27, r27
    9410:	bc 01       	movw	r22, r24
    9412:	cd 01       	movw	r24, r26
    9414:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    9418:	dc 01       	movw	r26, r24
				l_twi1_gyro_1_accel_x_mg / 1000.f, l_twi1_gyro_1_accel_x,
				l_twi1_gyro_1_accel_y_mg / 1000.f, l_twi1_gyro_1_accel_y);
    941a:	cb 01       	movw	r24, r22
    941c:	20 e0       	ldi	r18, 0x00	; 0
    941e:	30 e0       	ldi	r19, 0x00	; 0
    9420:	4a e7       	ldi	r20, 0x7A	; 122
    9422:	54 e4       	ldi	r21, 0x44	; 68
    9424:	bc 01       	movw	r22, r24
    9426:	cd 01       	movw	r24, r26
    9428:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    942c:	dc 01       	movw	r26, r24
    942e:	cb 01       	movw	r24, r22
    9430:	6c 01       	movw	r12, r24
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);


				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1A,
    9432:	7d 01       	movw	r14, r26
    9434:	ce 01       	movw	r24, r28
    9436:	8b 5b       	subi	r24, 0xBB	; 187
    9438:	9f 4f       	sbci	r25, 0xFF	; 255
    943a:	fc 01       	movw	r30, r24
    943c:	80 81       	ld	r24, Z
    943e:	91 81       	ldd	r25, Z+1	; 0x01
    9440:	09 2e       	mov	r0, r25
    9442:	00 0c       	add	r0, r0
    9444:	aa 0b       	sbc	r26, r26
    9446:	bb 0b       	sbc	r27, r27
    9448:	bc 01       	movw	r22, r24
    944a:	cd 01       	movw	r24, r26
    944c:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    9450:	dc 01       	movw	r26, r24
				l_twi1_gyro_1_accel_x_mg / 1000.f, l_twi1_gyro_1_accel_x,
    9452:	cb 01       	movw	r24, r22
    9454:	20 e0       	ldi	r18, 0x00	; 0
    9456:	30 e0       	ldi	r19, 0x00	; 0
    9458:	4a e7       	ldi	r20, 0x7A	; 122
    945a:	54 e4       	ldi	r21, 0x44	; 68
    945c:	bc 01       	movw	r22, r24
    945e:	cd 01       	movw	r24, r26
    9460:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    9464:	dc 01       	movw	r26, r24
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);


				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1A,
    9466:	cb 01       	movw	r24, r22
    9468:	8e 01       	movw	r16, r28
    946a:	0d 58       	subi	r16, 0x8D	; 141
    946c:	1f 4f       	sbci	r17, 0xFF	; 255
    946e:	9e 01       	movw	r18, r28
    9470:	2f 5b       	subi	r18, 0xBF	; 191
    9472:	3f 4f       	sbci	r19, 0xFF	; 255
    9474:	f9 01       	movw	r30, r18
    9476:	41 81       	ldd	r20, Z+1	; 0x01
    9478:	4f 93       	push	r20
    947a:	f9 01       	movw	r30, r18
    947c:	20 81       	ld	r18, Z
    947e:	2f 93       	push	r18
    9480:	2f 2d       	mov	r18, r15
    9482:	2f 93       	push	r18
    9484:	2e 2d       	mov	r18, r14
    9486:	2f 93       	push	r18
    9488:	2d 2d       	mov	r18, r13
    948a:	2f 93       	push	r18
    948c:	2c 2d       	mov	r18, r12
    948e:	2f 93       	push	r18
    9490:	9e 01       	movw	r18, r28
    9492:	20 5c       	subi	r18, 0xC0	; 192
    9494:	3f 4f       	sbci	r19, 0xFF	; 255
    9496:	f9 01       	movw	r30, r18
    9498:	20 81       	ld	r18, Z
    949a:	2f 93       	push	r18
    949c:	2f ad       	ldd	r18, Y+63	; 0x3f
    949e:	2f 93       	push	r18
    94a0:	2b 2f       	mov	r18, r27
    94a2:	2f 93       	push	r18
    94a4:	2a 2f       	mov	r18, r26
    94a6:	2f 93       	push	r18
    94a8:	29 2f       	mov	r18, r25
    94aa:	2f 93       	push	r18
    94ac:	8f 93       	push	r24
    94ae:	8c ec       	ldi	r24, 0xCC	; 204
    94b0:	98 e0       	ldi	r25, 0x08	; 8
    94b2:	89 2f       	mov	r24, r25
    94b4:	8f 93       	push	r24
    94b6:	8c ec       	ldi	r24, 0xCC	; 204
    94b8:	98 e0       	ldi	r25, 0x08	; 8
    94ba:	8f 93       	push	r24
    94bc:	1f 92       	push	r1
    94be:	80 e8       	ldi	r24, 0x80	; 128
    94c0:	8f 93       	push	r24
    94c2:	88 eb       	ldi	r24, 0xB8	; 184
    94c4:	9a e2       	ldi	r25, 0x2A	; 42
    94c6:	89 2f       	mov	r24, r25
    94c8:	8f 93       	push	r24
    94ca:	88 eb       	ldi	r24, 0xB8	; 184
    94cc:	9a e2       	ldi	r25, 0x2A	; 42
    94ce:	8f 93       	push	r24
    94d0:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    94d4:	2d b7       	in	r18, 0x3d	; 61
    94d6:	3e b7       	in	r19, 0x3e	; 62
    94d8:	2e 5e       	subi	r18, 0xEE	; 238
    94da:	3f 4f       	sbci	r19, 0xFF	; 255
    94dc:	cd bf       	out	0x3d, r28	; 61
    94de:	de bf       	out	0x3e, r29	; 62
    94e0:	f8 01       	movw	r30, r16
    94e2:	80 83       	st	Z, r24
				l_twi1_gyro_1_accel_x_mg / 1000.f, l_twi1_gyro_1_accel_x,
				l_twi1_gyro_1_accel_y_mg / 1000.f, l_twi1_gyro_1_accel_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    94e4:	91 83       	std	Z+1, r25	; 0x01
    94e6:	ce 01       	movw	r24, r28
    94e8:	8d 58       	subi	r24, 0x8D	; 141
    94ea:	9f 4f       	sbci	r25, 0xFF	; 255
    94ec:	fc 01       	movw	r30, r24
    94ee:	80 81       	ld	r24, Z
    94f0:	91 81       	ldd	r25, Z+1	; 0x01
    94f2:	81 38       	cpi	r24, 0x81	; 129
    94f4:	91 05       	cpc	r25, r1
    94f6:	10 f0       	brcs	.+4      	; 0x94fc <task_usb+0xca8>
    94f8:	80 e8       	ldi	r24, 0x80	; 128
    94fa:	90 e0       	ldi	r25, 0x00	; 0
    94fc:	40 e0       	ldi	r20, 0x00	; 0
    94fe:	68 2f       	mov	r22, r24
    9500:	88 eb       	ldi	r24, 0xB8	; 184
    9502:	9a e2       	ldi	r25, 0x2A	; 42
    9504:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1B,
    9508:	ce 01       	movw	r24, r28
    950a:	87 5b       	subi	r24, 0xB7	; 183
    950c:	9f 4f       	sbci	r25, 0xFF	; 255
    950e:	fc 01       	movw	r30, r24
    9510:	80 81       	ld	r24, Z
    9512:	91 81       	ldd	r25, Z+1	; 0x01
    9514:	09 2e       	mov	r0, r25
    9516:	00 0c       	add	r0, r0
    9518:	aa 0b       	sbc	r26, r26
    951a:	bb 0b       	sbc	r27, r27
    951c:	bc 01       	movw	r22, r24
    951e:	cd 01       	movw	r24, r26
    9520:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    9524:	dc 01       	movw	r26, r24
				l_twi1_gyro_1_accel_z_mg / 1000.f, l_twi1_gyro_1_accel_z);
    9526:	cb 01       	movw	r24, r22
    9528:	20 e0       	ldi	r18, 0x00	; 0
    952a:	30 e0       	ldi	r19, 0x00	; 0
    952c:	4a e7       	ldi	r20, 0x7A	; 122
    952e:	54 e4       	ldi	r21, 0x44	; 68
    9530:	bc 01       	movw	r22, r24
    9532:	cd 01       	movw	r24, r26
    9534:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    9538:	dc 01       	movw	r26, r24
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1A,
				l_twi1_gyro_1_accel_x_mg / 1000.f, l_twi1_gyro_1_accel_x,
				l_twi1_gyro_1_accel_y_mg / 1000.f, l_twi1_gyro_1_accel_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1B,
    953a:	cb 01       	movw	r24, r22
    953c:	8e 01       	movw	r16, r28
    953e:	0d 58       	subi	r16, 0x8D	; 141
    9540:	1f 4f       	sbci	r17, 0xFF	; 255
    9542:	9e 01       	movw	r18, r28
    9544:	2d 5b       	subi	r18, 0xBD	; 189
    9546:	3f 4f       	sbci	r19, 0xFF	; 255
    9548:	f9 01       	movw	r30, r18
    954a:	41 81       	ldd	r20, Z+1	; 0x01
    954c:	4f 93       	push	r20
    954e:	f9 01       	movw	r30, r18
    9550:	20 81       	ld	r18, Z
    9552:	2f 93       	push	r18
    9554:	2b 2f       	mov	r18, r27
    9556:	2f 93       	push	r18
    9558:	2a 2f       	mov	r18, r26
    955a:	2f 93       	push	r18
    955c:	29 2f       	mov	r18, r25
    955e:	2f 93       	push	r18
    9560:	8f 93       	push	r24
    9562:	88 ef       	ldi	r24, 0xF8	; 248
    9564:	98 e0       	ldi	r25, 0x08	; 8
    9566:	89 2f       	mov	r24, r25
    9568:	8f 93       	push	r24
    956a:	88 ef       	ldi	r24, 0xF8	; 248
    956c:	98 e0       	ldi	r25, 0x08	; 8
    956e:	8f 93       	push	r24
    9570:	1f 92       	push	r1
    9572:	80 e8       	ldi	r24, 0x80	; 128
    9574:	8f 93       	push	r24
    9576:	88 eb       	ldi	r24, 0xB8	; 184
    9578:	9a e2       	ldi	r25, 0x2A	; 42
    957a:	89 2f       	mov	r24, r25
    957c:	8f 93       	push	r24
    957e:	88 eb       	ldi	r24, 0xB8	; 184
    9580:	9a e2       	ldi	r25, 0x2A	; 42
    9582:	8f 93       	push	r24
    9584:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    9588:	2d b7       	in	r18, 0x3d	; 61
    958a:	3e b7       	in	r19, 0x3e	; 62
    958c:	24 5f       	subi	r18, 0xF4	; 244
    958e:	3f 4f       	sbci	r19, 0xFF	; 255
    9590:	cd bf       	out	0x3d, r28	; 61
    9592:	de bf       	out	0x3e, r29	; 62
    9594:	f8 01       	movw	r30, r16
    9596:	80 83       	st	Z, r24
				l_twi1_gyro_1_accel_z_mg / 1000.f, l_twi1_gyro_1_accel_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9598:	91 83       	std	Z+1, r25	; 0x01
    959a:	ce 01       	movw	r24, r28
    959c:	8d 58       	subi	r24, 0x8D	; 141
    959e:	9f 4f       	sbci	r25, 0xFF	; 255
    95a0:	fc 01       	movw	r30, r24
    95a2:	80 81       	ld	r24, Z
    95a4:	91 81       	ldd	r25, Z+1	; 0x01
    95a6:	81 38       	cpi	r24, 0x81	; 129
    95a8:	91 05       	cpc	r25, r1
    95aa:	10 f0       	brcs	.+4      	; 0x95b0 <task_usb+0xd5c>
    95ac:	80 e8       	ldi	r24, 0x80	; 128
    95ae:	90 e0       	ldi	r25, 0x00	; 0
    95b0:	40 e0       	ldi	r20, 0x00	; 0
    95b2:	68 2f       	mov	r22, r24
    95b4:	88 eb       	ldi	r24, 0xB8	; 184
    95b6:	9a e2       	ldi	r25, 0x2A	; 42
    95b8:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2A,
    95bc:	ce 01       	movw	r24, r28
    95be:	8b 5a       	subi	r24, 0xAB	; 171
    95c0:	9f 4f       	sbci	r25, 0xFF	; 255
    95c2:	fc 01       	movw	r30, r24
    95c4:	60 81       	ld	r22, Z
    95c6:	71 81       	ldd	r23, Z+1	; 0x01
    95c8:	82 81       	ldd	r24, Z+2	; 0x02
    95ca:	93 81       	ldd	r25, Z+3	; 0x03
    95cc:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    95d0:	dc 01       	movw	r26, r24
				l_twi1_gyro_1_gyro_x_mdps / 1000.f, l_twi1_gyro_1_gyro_x,
				l_twi1_gyro_1_gyro_y_mdps / 1000.f, l_twi1_gyro_1_gyro_y);
    95d2:	cb 01       	movw	r24, r22
    95d4:	20 e0       	ldi	r18, 0x00	; 0
    95d6:	30 e0       	ldi	r19, 0x00	; 0
    95d8:	4a e7       	ldi	r20, 0x7A	; 122
    95da:	54 e4       	ldi	r21, 0x44	; 68
    95dc:	bc 01       	movw	r22, r24
    95de:	cd 01       	movw	r24, r26
    95e0:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    95e4:	dc 01       	movw	r26, r24
    95e6:	cb 01       	movw	r24, r22
    95e8:	6c 01       	movw	r12, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1B,
				l_twi1_gyro_1_accel_z_mg / 1000.f, l_twi1_gyro_1_accel_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2A,
    95ea:	7d 01       	movw	r14, r26
    95ec:	ce 01       	movw	r24, r28
    95ee:	8f 5a       	subi	r24, 0xAF	; 175
    95f0:	9f 4f       	sbci	r25, 0xFF	; 255
    95f2:	fc 01       	movw	r30, r24
    95f4:	60 81       	ld	r22, Z
    95f6:	71 81       	ldd	r23, Z+1	; 0x01
    95f8:	82 81       	ldd	r24, Z+2	; 0x02
    95fa:	93 81       	ldd	r25, Z+3	; 0x03
    95fc:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    9600:	dc 01       	movw	r26, r24
				l_twi1_gyro_1_gyro_x_mdps / 1000.f, l_twi1_gyro_1_gyro_x,
    9602:	cb 01       	movw	r24, r22
    9604:	20 e0       	ldi	r18, 0x00	; 0
    9606:	30 e0       	ldi	r19, 0x00	; 0
    9608:	4a e7       	ldi	r20, 0x7A	; 122
    960a:	54 e4       	ldi	r21, 0x44	; 68
    960c:	bc 01       	movw	r22, r24
    960e:	cd 01       	movw	r24, r26
    9610:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    9614:	dc 01       	movw	r26, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1B,
				l_twi1_gyro_1_accel_z_mg / 1000.f, l_twi1_gyro_1_accel_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2A,
    9616:	cb 01       	movw	r24, r22
    9618:	8e 01       	movw	r16, r28
    961a:	0d 58       	subi	r16, 0x8D	; 141
    961c:	1f 4f       	sbci	r17, 0xFF	; 255
    961e:	9e 01       	movw	r18, r28
    9620:	23 5b       	subi	r18, 0xB3	; 179
    9622:	3f 4f       	sbci	r19, 0xFF	; 255
    9624:	f9 01       	movw	r30, r18
    9626:	41 81       	ldd	r20, Z+1	; 0x01
    9628:	4f 93       	push	r20
    962a:	f9 01       	movw	r30, r18
    962c:	20 81       	ld	r18, Z
    962e:	2f 93       	push	r18
    9630:	2f 2d       	mov	r18, r15
    9632:	2f 93       	push	r18
    9634:	2e 2d       	mov	r18, r14
    9636:	2f 93       	push	r18
    9638:	2d 2d       	mov	r18, r13
    963a:	2f 93       	push	r18
    963c:	2c 2d       	mov	r18, r12
    963e:	2f 93       	push	r18
    9640:	9e 01       	movw	r18, r28
    9642:	25 5b       	subi	r18, 0xB5	; 181
    9644:	3f 4f       	sbci	r19, 0xFF	; 255
    9646:	f9 01       	movw	r30, r18
    9648:	41 81       	ldd	r20, Z+1	; 0x01
    964a:	4f 93       	push	r20
    964c:	f9 01       	movw	r30, r18
    964e:	20 81       	ld	r18, Z
    9650:	2f 93       	push	r18
    9652:	2b 2f       	mov	r18, r27
    9654:	2f 93       	push	r18
    9656:	2a 2f       	mov	r18, r26
    9658:	2f 93       	push	r18
    965a:	29 2f       	mov	r18, r25
    965c:	2f 93       	push	r18
    965e:	8f 93       	push	r24
    9660:	8f e0       	ldi	r24, 0x0F	; 15
    9662:	99 e0       	ldi	r25, 0x09	; 9
    9664:	89 2f       	mov	r24, r25
    9666:	8f 93       	push	r24
    9668:	8f e0       	ldi	r24, 0x0F	; 15
    966a:	99 e0       	ldi	r25, 0x09	; 9
    966c:	8f 93       	push	r24
    966e:	1f 92       	push	r1
    9670:	80 e8       	ldi	r24, 0x80	; 128
    9672:	8f 93       	push	r24
    9674:	88 eb       	ldi	r24, 0xB8	; 184
    9676:	9a e2       	ldi	r25, 0x2A	; 42
    9678:	89 2f       	mov	r24, r25
    967a:	8f 93       	push	r24
    967c:	88 eb       	ldi	r24, 0xB8	; 184
    967e:	9a e2       	ldi	r25, 0x2A	; 42
    9680:	8f 93       	push	r24
    9682:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    9686:	2d b7       	in	r18, 0x3d	; 61
    9688:	3e b7       	in	r19, 0x3e	; 62
    968a:	2e 5e       	subi	r18, 0xEE	; 238
    968c:	3f 4f       	sbci	r19, 0xFF	; 255
    968e:	cd bf       	out	0x3d, r28	; 61
    9690:	de bf       	out	0x3e, r29	; 62
    9692:	f8 01       	movw	r30, r16
    9694:	80 83       	st	Z, r24
				l_twi1_gyro_1_gyro_x_mdps / 1000.f, l_twi1_gyro_1_gyro_x,
				l_twi1_gyro_1_gyro_y_mdps / 1000.f, l_twi1_gyro_1_gyro_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9696:	91 83       	std	Z+1, r25	; 0x01
    9698:	ce 01       	movw	r24, r28
    969a:	8d 58       	subi	r24, 0x8D	; 141
    969c:	9f 4f       	sbci	r25, 0xFF	; 255
    969e:	fc 01       	movw	r30, r24
    96a0:	80 81       	ld	r24, Z
    96a2:	91 81       	ldd	r25, Z+1	; 0x01
    96a4:	81 38       	cpi	r24, 0x81	; 129
    96a6:	91 05       	cpc	r25, r1
    96a8:	10 f0       	brcs	.+4      	; 0x96ae <task_usb+0xe5a>
    96aa:	80 e8       	ldi	r24, 0x80	; 128
    96ac:	90 e0       	ldi	r25, 0x00	; 0
    96ae:	40 e0       	ldi	r20, 0x00	; 0
    96b0:	68 2f       	mov	r22, r24
    96b2:	88 eb       	ldi	r24, 0xB8	; 184
    96b4:	9a e2       	ldi	r25, 0x2A	; 42
    96b6:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2B,
    96ba:	ce 01       	movw	r24, r28
    96bc:	87 5a       	subi	r24, 0xA7	; 167
    96be:	9f 4f       	sbci	r25, 0xFF	; 255
    96c0:	fc 01       	movw	r30, r24
    96c2:	60 81       	ld	r22, Z
    96c4:	71 81       	ldd	r23, Z+1	; 0x01
    96c6:	82 81       	ldd	r24, Z+2	; 0x02
    96c8:	93 81       	ldd	r25, Z+3	; 0x03
    96ca:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    96ce:	dc 01       	movw	r26, r24
				l_twi1_gyro_1_gyro_z_mdps / 1000.f, l_twi1_gyro_1_gyro_z);
    96d0:	cb 01       	movw	r24, r22
    96d2:	20 e0       	ldi	r18, 0x00	; 0
    96d4:	30 e0       	ldi	r19, 0x00	; 0
    96d6:	4a e7       	ldi	r20, 0x7A	; 122
    96d8:	54 e4       	ldi	r21, 0x44	; 68
    96da:	bc 01       	movw	r22, r24
    96dc:	cd 01       	movw	r24, r26
    96de:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    96e2:	dc 01       	movw	r26, r24
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2A,
				l_twi1_gyro_1_gyro_x_mdps / 1000.f, l_twi1_gyro_1_gyro_x,
				l_twi1_gyro_1_gyro_y_mdps / 1000.f, l_twi1_gyro_1_gyro_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2B,
    96e4:	cb 01       	movw	r24, r22
    96e6:	8e 01       	movw	r16, r28
    96e8:	0d 58       	subi	r16, 0x8D	; 141
    96ea:	1f 4f       	sbci	r17, 0xFF	; 255
    96ec:	9e 01       	movw	r18, r28
    96ee:	21 5b       	subi	r18, 0xB1	; 177
    96f0:	3f 4f       	sbci	r19, 0xFF	; 255
    96f2:	f9 01       	movw	r30, r18
    96f4:	41 81       	ldd	r20, Z+1	; 0x01
    96f6:	4f 93       	push	r20
    96f8:	f9 01       	movw	r30, r18
    96fa:	20 81       	ld	r18, Z
    96fc:	2f 93       	push	r18
    96fe:	2b 2f       	mov	r18, r27
    9700:	2f 93       	push	r18
    9702:	2a 2f       	mov	r18, r26
    9704:	2f 93       	push	r18
    9706:	29 2f       	mov	r18, r25
    9708:	2f 93       	push	r18
    970a:	8f 93       	push	r24
    970c:	8e e3       	ldi	r24, 0x3E	; 62
    970e:	99 e0       	ldi	r25, 0x09	; 9
    9710:	89 2f       	mov	r24, r25
    9712:	8f 93       	push	r24
    9714:	8e e3       	ldi	r24, 0x3E	; 62
    9716:	99 e0       	ldi	r25, 0x09	; 9
    9718:	8f 93       	push	r24
    971a:	1f 92       	push	r1
    971c:	80 e8       	ldi	r24, 0x80	; 128
    971e:	8f 93       	push	r24
    9720:	88 eb       	ldi	r24, 0xB8	; 184
    9722:	9a e2       	ldi	r25, 0x2A	; 42
    9724:	89 2f       	mov	r24, r25
    9726:	8f 93       	push	r24
    9728:	88 eb       	ldi	r24, 0xB8	; 184
    972a:	9a e2       	ldi	r25, 0x2A	; 42
    972c:	8f 93       	push	r24
    972e:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    9732:	2d b7       	in	r18, 0x3d	; 61
    9734:	3e b7       	in	r19, 0x3e	; 62
    9736:	24 5f       	subi	r18, 0xF4	; 244
    9738:	3f 4f       	sbci	r19, 0xFF	; 255
    973a:	cd bf       	out	0x3d, r28	; 61
    973c:	de bf       	out	0x3e, r29	; 62
    973e:	f8 01       	movw	r30, r16
    9740:	80 83       	st	Z, r24
				l_twi1_gyro_1_gyro_z_mdps / 1000.f, l_twi1_gyro_1_gyro_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9742:	91 83       	std	Z+1, r25	; 0x01
    9744:	ce 01       	movw	r24, r28
    9746:	8d 58       	subi	r24, 0x8D	; 141
    9748:	9f 4f       	sbci	r25, 0xFF	; 255
    974a:	fc 01       	movw	r30, r24
    974c:	80 81       	ld	r24, Z
    974e:	91 81       	ldd	r25, Z+1	; 0x01
    9750:	81 38       	cpi	r24, 0x81	; 129
    9752:	91 05       	cpc	r25, r1
    9754:	10 f0       	brcs	.+4      	; 0x975a <task_usb+0xf06>
    9756:	80 e8       	ldi	r24, 0x80	; 128
    9758:	90 e0       	ldi	r25, 0x00	; 0
    975a:	40 e0       	ldi	r20, 0x00	; 0
    975c:	68 2f       	mov	r22, r24
    975e:	88 eb       	ldi	r24, 0xB8	; 184
    9760:	9a e2       	ldi	r25, 0x2A	; 42
    9762:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3A,
    9766:	ce 01       	movw	r24, r28
    9768:	85 59       	subi	r24, 0x95	; 149
    976a:	9f 4f       	sbci	r25, 0xFF	; 255
    976c:	fc 01       	movw	r30, r24
    976e:	60 81       	ld	r22, Z
    9770:	71 81       	ldd	r23, Z+1	; 0x01
    9772:	82 81       	ldd	r24, Z+2	; 0x02
    9774:	93 81       	ldd	r25, Z+3	; 0x03
    9776:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    977a:	dc 01       	movw	r26, r24
				l_twi1_gyro_2_mag_x_nT / 1000.f, l_twi1_gyro_2_mag_x,
				l_twi1_gyro_2_mag_y_nT / 1000.f, l_twi1_gyro_2_mag_y);
    977c:	cb 01       	movw	r24, r22
    977e:	20 e0       	ldi	r18, 0x00	; 0
    9780:	30 e0       	ldi	r19, 0x00	; 0
    9782:	4a e7       	ldi	r20, 0x7A	; 122
    9784:	54 e4       	ldi	r21, 0x44	; 68
    9786:	bc 01       	movw	r22, r24
    9788:	cd 01       	movw	r24, r26
    978a:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    978e:	dc 01       	movw	r26, r24
    9790:	cb 01       	movw	r24, r22
    9792:	6c 01       	movw	r12, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2B,
				l_twi1_gyro_1_gyro_z_mdps / 1000.f, l_twi1_gyro_1_gyro_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3A,
    9794:	7d 01       	movw	r14, r26
    9796:	ce 01       	movw	r24, r28
    9798:	89 59       	subi	r24, 0x99	; 153
    979a:	9f 4f       	sbci	r25, 0xFF	; 255
    979c:	fc 01       	movw	r30, r24
    979e:	60 81       	ld	r22, Z
    97a0:	71 81       	ldd	r23, Z+1	; 0x01
    97a2:	82 81       	ldd	r24, Z+2	; 0x02
    97a4:	93 81       	ldd	r25, Z+3	; 0x03
    97a6:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    97aa:	dc 01       	movw	r26, r24
				l_twi1_gyro_2_mag_x_nT / 1000.f, l_twi1_gyro_2_mag_x,
    97ac:	cb 01       	movw	r24, r22
    97ae:	20 e0       	ldi	r18, 0x00	; 0
    97b0:	30 e0       	ldi	r19, 0x00	; 0
    97b2:	4a e7       	ldi	r20, 0x7A	; 122
    97b4:	54 e4       	ldi	r21, 0x44	; 68
    97b6:	bc 01       	movw	r22, r24
    97b8:	cd 01       	movw	r24, r26
    97ba:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    97be:	dc 01       	movw	r26, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2B,
				l_twi1_gyro_1_gyro_z_mdps / 1000.f, l_twi1_gyro_1_gyro_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3A,
    97c0:	cb 01       	movw	r24, r22
    97c2:	8e 01       	movw	r16, r28
    97c4:	0d 58       	subi	r16, 0x8D	; 141
    97c6:	1f 4f       	sbci	r17, 0xFF	; 255
    97c8:	9e 01       	movw	r18, r28
    97ca:	2d 59       	subi	r18, 0x9D	; 157
    97cc:	3f 4f       	sbci	r19, 0xFF	; 255
    97ce:	f9 01       	movw	r30, r18
    97d0:	41 81       	ldd	r20, Z+1	; 0x01
    97d2:	4f 93       	push	r20
    97d4:	f9 01       	movw	r30, r18
    97d6:	20 81       	ld	r18, Z
    97d8:	2f 93       	push	r18
    97da:	2f 2d       	mov	r18, r15
    97dc:	2f 93       	push	r18
    97de:	2e 2d       	mov	r18, r14
    97e0:	2f 93       	push	r18
    97e2:	2d 2d       	mov	r18, r13
    97e4:	2f 93       	push	r18
    97e6:	2c 2d       	mov	r18, r12
    97e8:	2f 93       	push	r18
    97ea:	9e 01       	movw	r18, r28
    97ec:	2f 59       	subi	r18, 0x9F	; 159
    97ee:	3f 4f       	sbci	r19, 0xFF	; 255
    97f0:	f9 01       	movw	r30, r18
    97f2:	41 81       	ldd	r20, Z+1	; 0x01
    97f4:	4f 93       	push	r20
    97f6:	f9 01       	movw	r30, r18
    97f8:	20 81       	ld	r18, Z
    97fa:	2f 93       	push	r18
    97fc:	2b 2f       	mov	r18, r27
    97fe:	2f 93       	push	r18
    9800:	2a 2f       	mov	r18, r26
    9802:	2f 93       	push	r18
    9804:	29 2f       	mov	r18, r25
    9806:	2f 93       	push	r18
    9808:	8f 93       	push	r24
    980a:	86 e5       	ldi	r24, 0x56	; 86
    980c:	99 e0       	ldi	r25, 0x09	; 9
    980e:	89 2f       	mov	r24, r25
    9810:	8f 93       	push	r24
    9812:	86 e5       	ldi	r24, 0x56	; 86
    9814:	99 e0       	ldi	r25, 0x09	; 9
    9816:	8f 93       	push	r24
    9818:	1f 92       	push	r1
    981a:	80 e8       	ldi	r24, 0x80	; 128
    981c:	8f 93       	push	r24
    981e:	88 eb       	ldi	r24, 0xB8	; 184
    9820:	9a e2       	ldi	r25, 0x2A	; 42
    9822:	89 2f       	mov	r24, r25
    9824:	8f 93       	push	r24
    9826:	88 eb       	ldi	r24, 0xB8	; 184
    9828:	9a e2       	ldi	r25, 0x2A	; 42
    982a:	8f 93       	push	r24
    982c:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    9830:	2d b7       	in	r18, 0x3d	; 61
    9832:	3e b7       	in	r19, 0x3e	; 62
    9834:	2e 5e       	subi	r18, 0xEE	; 238
    9836:	3f 4f       	sbci	r19, 0xFF	; 255
    9838:	cd bf       	out	0x3d, r28	; 61
    983a:	de bf       	out	0x3e, r29	; 62
    983c:	f8 01       	movw	r30, r16
    983e:	80 83       	st	Z, r24
				l_twi1_gyro_2_mag_x_nT / 1000.f, l_twi1_gyro_2_mag_x,
				l_twi1_gyro_2_mag_y_nT / 1000.f, l_twi1_gyro_2_mag_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9840:	91 83       	std	Z+1, r25	; 0x01
    9842:	ce 01       	movw	r24, r28
    9844:	8d 58       	subi	r24, 0x8D	; 141
    9846:	9f 4f       	sbci	r25, 0xFF	; 255
    9848:	fc 01       	movw	r30, r24
    984a:	80 81       	ld	r24, Z
    984c:	91 81       	ldd	r25, Z+1	; 0x01
    984e:	81 38       	cpi	r24, 0x81	; 129
    9850:	91 05       	cpc	r25, r1
    9852:	10 f0       	brcs	.+4      	; 0x9858 <task_usb+0x1004>
    9854:	80 e8       	ldi	r24, 0x80	; 128
    9856:	90 e0       	ldi	r25, 0x00	; 0
    9858:	40 e0       	ldi	r20, 0x00	; 0
    985a:	68 2f       	mov	r22, r24
    985c:	88 eb       	ldi	r24, 0xB8	; 184
    985e:	9a e2       	ldi	r25, 0x2A	; 42
    9860:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3B,
    9864:	ce 01       	movw	r24, r28
    9866:	81 59       	subi	r24, 0x91	; 145
    9868:	9f 4f       	sbci	r25, 0xFF	; 255
    986a:	fc 01       	movw	r30, r24
    986c:	60 81       	ld	r22, Z
    986e:	71 81       	ldd	r23, Z+1	; 0x01
    9870:	82 81       	ldd	r24, Z+2	; 0x02
    9872:	93 81       	ldd	r25, Z+3	; 0x03
    9874:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    9878:	dc 01       	movw	r26, r24
				l_twi1_gyro_2_mag_z_nT / 1000.f, l_twi1_gyro_2_mag_z);
    987a:	cb 01       	movw	r24, r22
    987c:	20 e0       	ldi	r18, 0x00	; 0
    987e:	30 e0       	ldi	r19, 0x00	; 0
    9880:	4a e7       	ldi	r20, 0x7A	; 122
    9882:	54 e4       	ldi	r21, 0x44	; 68
    9884:	bc 01       	movw	r22, r24
    9886:	cd 01       	movw	r24, r26
    9888:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    988c:	dc 01       	movw	r26, r24
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3A,
				l_twi1_gyro_2_mag_x_nT / 1000.f, l_twi1_gyro_2_mag_x,
				l_twi1_gyro_2_mag_y_nT / 1000.f, l_twi1_gyro_2_mag_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3B,
    988e:	cb 01       	movw	r24, r22
    9890:	8e 01       	movw	r16, r28
    9892:	0d 58       	subi	r16, 0x8D	; 141
    9894:	1f 4f       	sbci	r17, 0xFF	; 255
    9896:	9e 01       	movw	r18, r28
    9898:	2b 59       	subi	r18, 0x9B	; 155
    989a:	3f 4f       	sbci	r19, 0xFF	; 255
    989c:	f9 01       	movw	r30, r18
    989e:	41 81       	ldd	r20, Z+1	; 0x01
    98a0:	4f 93       	push	r20
    98a2:	f9 01       	movw	r30, r18
    98a4:	20 81       	ld	r18, Z
    98a6:	2f 93       	push	r18
    98a8:	2b 2f       	mov	r18, r27
    98aa:	2f 93       	push	r18
    98ac:	2a 2f       	mov	r18, r26
    98ae:	2f 93       	push	r18
    98b0:	29 2f       	mov	r18, r25
    98b2:	2f 93       	push	r18
    98b4:	8f 93       	push	r24
    98b6:	83 e8       	ldi	r24, 0x83	; 131
    98b8:	99 e0       	ldi	r25, 0x09	; 9
    98ba:	89 2f       	mov	r24, r25
    98bc:	8f 93       	push	r24
    98be:	83 e8       	ldi	r24, 0x83	; 131
    98c0:	99 e0       	ldi	r25, 0x09	; 9
    98c2:	8f 93       	push	r24
    98c4:	1f 92       	push	r1
    98c6:	80 e8       	ldi	r24, 0x80	; 128
    98c8:	8f 93       	push	r24
    98ca:	88 eb       	ldi	r24, 0xB8	; 184
    98cc:	9a e2       	ldi	r25, 0x2A	; 42
    98ce:	89 2f       	mov	r24, r25
    98d0:	8f 93       	push	r24
    98d2:	88 eb       	ldi	r24, 0xB8	; 184
    98d4:	9a e2       	ldi	r25, 0x2A	; 42
    98d6:	8f 93       	push	r24
    98d8:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    98dc:	2d b7       	in	r18, 0x3d	; 61
    98de:	3e b7       	in	r19, 0x3e	; 62
    98e0:	24 5f       	subi	r18, 0xF4	; 244
    98e2:	3f 4f       	sbci	r19, 0xFF	; 255
    98e4:	cd bf       	out	0x3d, r28	; 61
    98e6:	de bf       	out	0x3e, r29	; 62
    98e8:	f8 01       	movw	r30, r16
    98ea:	80 83       	st	Z, r24
				l_twi1_gyro_2_mag_z_nT / 1000.f, l_twi1_gyro_2_mag_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    98ec:	91 83       	std	Z+1, r25	; 0x01
    98ee:	ce 01       	movw	r24, r28
    98f0:	8d 58       	subi	r24, 0x8D	; 141
    98f2:	9f 4f       	sbci	r25, 0xFF	; 255
    98f4:	fc 01       	movw	r30, r24
    98f6:	80 81       	ld	r24, Z
    98f8:	91 81       	ldd	r25, Z+1	; 0x01
    98fa:	81 38       	cpi	r24, 0x81	; 129
    98fc:	91 05       	cpc	r25, r1
    98fe:	10 f0       	brcs	.+4      	; 0x9904 <task_usb+0x10b0>
    9900:	80 e8       	ldi	r24, 0x80	; 128
    9902:	90 e0       	ldi	r25, 0x00	; 0
    9904:	40 e0       	ldi	r20, 0x00	; 0
    9906:	68 2f       	mov	r22, r24
    9908:	88 eb       	ldi	r24, 0xB8	; 184
    990a:	9a e2       	ldi	r25, 0x2A	; 42
    990c:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P4,
    9910:	ce 01       	movw	r24, r28
    9912:	81 5a       	subi	r24, 0xA1	; 161
    9914:	9f 4f       	sbci	r25, 0xFF	; 255
    9916:	fc 01       	movw	r30, r24
    9918:	80 81       	ld	r24, Z
    991a:	91 81       	ldd	r25, Z+1	; 0x01
    991c:	09 2e       	mov	r0, r25
    991e:	00 0c       	add	r0, r0
    9920:	aa 0b       	sbc	r26, r26
    9922:	bb 0b       	sbc	r27, r27
    9924:	bc 01       	movw	r22, r24
    9926:	cd 01       	movw	r24, r26
    9928:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    992c:	dc 01       	movw	r26, r24
				l_twi1_gyro_1_temp_deg_100 / 100.f, l_twi1_gyro_1_temp);
    992e:	cb 01       	movw	r24, r22
    9930:	20 e0       	ldi	r18, 0x00	; 0
    9932:	30 e0       	ldi	r19, 0x00	; 0
    9934:	48 ec       	ldi	r20, 0xC8	; 200
    9936:	52 e4       	ldi	r21, 0x42	; 66
    9938:	bc 01       	movw	r22, r24
    993a:	cd 01       	movw	r24, r26
    993c:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    9940:	dc 01       	movw	r26, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3B,
				l_twi1_gyro_2_mag_z_nT / 1000.f, l_twi1_gyro_2_mag_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P4,
    9942:	cb 01       	movw	r24, r22
    9944:	8e 01       	movw	r16, r28
    9946:	0d 58       	subi	r16, 0x8D	; 141
    9948:	1f 4f       	sbci	r17, 0xFF	; 255
    994a:	9e 01       	movw	r18, r28
    994c:	23 5a       	subi	r18, 0xA3	; 163
    994e:	3f 4f       	sbci	r19, 0xFF	; 255
    9950:	f9 01       	movw	r30, r18
    9952:	41 81       	ldd	r20, Z+1	; 0x01
    9954:	4f 93       	push	r20
    9956:	f9 01       	movw	r30, r18
    9958:	20 81       	ld	r18, Z
    995a:	2f 93       	push	r18
    995c:	2b 2f       	mov	r18, r27
    995e:	2f 93       	push	r18
    9960:	2a 2f       	mov	r18, r26
    9962:	2f 93       	push	r18
    9964:	29 2f       	mov	r18, r25
    9966:	2f 93       	push	r18
    9968:	8f 93       	push	r24
    996a:	8b e9       	ldi	r24, 0x9B	; 155
    996c:	99 e0       	ldi	r25, 0x09	; 9
    996e:	89 2f       	mov	r24, r25
    9970:	8f 93       	push	r24
    9972:	8b e9       	ldi	r24, 0x9B	; 155
    9974:	99 e0       	ldi	r25, 0x09	; 9
    9976:	8f 93       	push	r24
    9978:	1f 92       	push	r1
    997a:	80 e8       	ldi	r24, 0x80	; 128
    997c:	8f 93       	push	r24
    997e:	88 eb       	ldi	r24, 0xB8	; 184
    9980:	9a e2       	ldi	r25, 0x2A	; 42
    9982:	89 2f       	mov	r24, r25
    9984:	8f 93       	push	r24
    9986:	88 eb       	ldi	r24, 0xB8	; 184
    9988:	9a e2       	ldi	r25, 0x2A	; 42
    998a:	8f 93       	push	r24
    998c:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    9990:	2d b7       	in	r18, 0x3d	; 61
    9992:	3e b7       	in	r19, 0x3e	; 62
    9994:	24 5f       	subi	r18, 0xF4	; 244
    9996:	3f 4f       	sbci	r19, 0xFF	; 255
    9998:	cd bf       	out	0x3d, r28	; 61
    999a:	de bf       	out	0x3e, r29	; 62
    999c:	f8 01       	movw	r30, r16
    999e:	80 83       	st	Z, r24
				l_twi1_gyro_1_temp_deg_100 / 100.f, l_twi1_gyro_1_temp);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    99a0:	91 83       	std	Z+1, r25	; 0x01
    99a2:	ce 01       	movw	r24, r28
    99a4:	8d 58       	subi	r24, 0x8D	; 141
    99a6:	9f 4f       	sbci	r25, 0xFF	; 255
    99a8:	fc 01       	movw	r30, r24
    99aa:	80 81       	ld	r24, Z
    99ac:	91 81       	ldd	r25, Z+1	; 0x01
    99ae:	81 38       	cpi	r24, 0x81	; 129
    99b0:	91 05       	cpc	r25, r1
    99b2:	10 f0       	brcs	.+4      	; 0x99b8 <task_usb+0x1164>
    99b4:	80 e8       	ldi	r24, 0x80	; 128
    99b6:	90 e0       	ldi	r25, 0x00	; 0
    99b8:	40 e0       	ldi	r20, 0x00	; 0
    99ba:	68 2f       	mov	r22, r24
    99bc:	88 eb       	ldi	r24, 0xB8	; 184
    99be:	9a e2       	ldi	r25, 0x2A	; 42
    99c0:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>

				/* Store last time of status line */
				s_usb_last = now;
    99c4:	89 81       	ldd	r24, Y+1	; 0x01
    99c6:	9a 81       	ldd	r25, Y+2	; 0x02
    99c8:	ab 81       	ldd	r26, Y+3	; 0x03
    99ca:	bc 81       	ldd	r27, Y+4	; 0x04
    99cc:	80 93 4f 21 	sts	0x214F, r24	; 0x80214f <s_usb_last.8083>
    99d0:	90 93 50 21 	sts	0x2150, r25	; 0x802150 <s_usb_last.8083+0x1>
    99d4:	a0 93 51 21 	sts	0x2151, r26	; 0x802151 <s_usb_last.8083+0x2>
    99d8:	b0 93 52 21 	sts	0x2152, r27	; 0x802152 <s_usb_last.8083+0x3>
			}
		}
	}
}
    99dc:	00 00       	nop
    99de:	c8 58       	subi	r28, 0x88	; 136
    99e0:	df 4f       	sbci	r29, 0xFF	; 255
    99e2:	cd bf       	out	0x3d, r28	; 61
    99e4:	de bf       	out	0x3e, r29	; 62
    99e6:	df 91       	pop	r29
    99e8:	cf 91       	pop	r28
    99ea:	1f 91       	pop	r17
    99ec:	0f 91       	pop	r16
    99ee:	ff 90       	pop	r15
    99f0:	ef 90       	pop	r14
    99f2:	df 90       	pop	r13
    99f4:	cf 90       	pop	r12
    99f6:	bf 90       	pop	r11
    99f8:	af 90       	pop	r10
    99fa:	9f 90       	pop	r9
    99fc:	8f 90       	pop	r8
    99fe:	7f 90       	pop	r7
    9a00:	6f 90       	pop	r6
    9a02:	5f 90       	pop	r5
    9a04:	4f 90       	pop	r4
    9a06:	3f 90       	pop	r3
    9a08:	2f 90       	pop	r2
    9a0a:	08 95       	ret

00009a0c <nvm_init>:
	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    9a0c:	cf 93       	push	r28
    9a0e:	df 93       	push	r29
    9a10:	1f 92       	push	r1
    9a12:	cd b7       	in	r28, 0x3d	; 61
    9a14:	de b7       	in	r29, 0x3e	; 62
    9a16:	89 83       	std	Y+1, r24	; 0x01
    9a18:	89 81       	ldd	r24, Y+1	; 0x01
    9a1a:	88 2f       	mov	r24, r24
    9a1c:	90 e0       	ldi	r25, 0x00	; 0
    9a1e:	03 97       	sbiw	r24, 0x03	; 3
    9a20:	10 f0       	brcs	.+4      	; 0x9a26 <nvm_init+0x1a>
    9a22:	88 ef       	ldi	r24, 0xF8	; 248
    9a24:	02 c0       	rjmp	.+4      	; 0x9a2a <nvm_init+0x1e>
    9a26:	00 00       	nop
    9a28:	80 e0       	ldi	r24, 0x00	; 0
    9a2a:	0f 90       	pop	r0
    9a2c:	df 91       	pop	r29
    9a2e:	cf 91       	pop	r28
    9a30:	08 95       	ret

00009a32 <nvm_read>:

status_code_t nvm_read(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    9a32:	ef 92       	push	r14
    9a34:	ff 92       	push	r15
    9a36:	0f 93       	push	r16
    9a38:	1f 93       	push	r17
    9a3a:	cf 93       	push	r28
    9a3c:	df 93       	push	r29
    9a3e:	cd b7       	in	r28, 0x3d	; 61
    9a40:	de b7       	in	r29, 0x3e	; 62
    9a42:	2b 97       	sbiw	r28, 0x0b	; 11
    9a44:	cd bf       	out	0x3d, r28	; 61
    9a46:	de bf       	out	0x3e, r29	; 62
    9a48:	89 83       	std	Y+1, r24	; 0x01
    9a4a:	4a 83       	std	Y+2, r20	; 0x02
    9a4c:	5b 83       	std	Y+3, r21	; 0x03
    9a4e:	6c 83       	std	Y+4, r22	; 0x04
    9a50:	7d 83       	std	Y+5, r23	; 0x05
    9a52:	2e 83       	std	Y+6, r18	; 0x06
    9a54:	3f 83       	std	Y+7, r19	; 0x07
    9a56:	e8 86       	std	Y+8, r14	; 0x08
    9a58:	f9 86       	std	Y+9, r15	; 0x09
    9a5a:	0a 87       	std	Y+10, r16	; 0x0a
    9a5c:	1b 87       	std	Y+11, r17	; 0x0b
	switch (mem) {
    9a5e:	89 81       	ldd	r24, Y+1	; 0x01
    9a60:	88 2f       	mov	r24, r24
    9a62:	90 e0       	ldi	r25, 0x00	; 0
    9a64:	81 30       	cpi	r24, 0x01	; 1
    9a66:	91 05       	cpc	r25, r1
    9a68:	91 f0       	breq	.+36     	; 0x9a8e <nvm_read+0x5c>
    9a6a:	82 30       	cpi	r24, 0x02	; 2
    9a6c:	91 05       	cpc	r25, r1
    9a6e:	e1 f0       	breq	.+56     	; 0x9aa8 <nvm_read+0x76>
    9a70:	89 2b       	or	r24, r25
    9a72:	21 f5       	brne	.+72     	; 0x9abc <nvm_read+0x8a>
	case INT_FLASH:
		nvm_flash_read_buffer((flash_addr_t)address, buffer,
    9a74:	28 85       	ldd	r18, Y+8	; 0x08
    9a76:	39 85       	ldd	r19, Y+9	; 0x09
    9a78:	4e 81       	ldd	r20, Y+6	; 0x06
    9a7a:	5f 81       	ldd	r21, Y+7	; 0x07
    9a7c:	8a 81       	ldd	r24, Y+2	; 0x02
    9a7e:	9b 81       	ldd	r25, Y+3	; 0x03
    9a80:	ac 81       	ldd	r26, Y+4	; 0x04
    9a82:	bd 81       	ldd	r27, Y+5	; 0x05
    9a84:	bc 01       	movw	r22, r24
    9a86:	cd 01       	movw	r24, r26
    9a88:	0f 94 7d 23 	call	0x246fa	; 0x246fa <nvm_flash_read_buffer>
				(uint16_t)len);
		break;
    9a8c:	19 c0       	rjmp	.+50     	; 0x9ac0 <nvm_read+0x8e>

	case INT_USERPAGE:
		nvm_user_sig_read_buffer((flash_addr_t)address, buffer,
    9a8e:	28 85       	ldd	r18, Y+8	; 0x08
    9a90:	39 85       	ldd	r19, Y+9	; 0x09
    9a92:	4e 81       	ldd	r20, Y+6	; 0x06
    9a94:	5f 81       	ldd	r21, Y+7	; 0x07
    9a96:	8a 81       	ldd	r24, Y+2	; 0x02
    9a98:	9b 81       	ldd	r25, Y+3	; 0x03
    9a9a:	ac 81       	ldd	r26, Y+4	; 0x04
    9a9c:	bd 81       	ldd	r27, Y+5	; 0x05
    9a9e:	bc 01       	movw	r22, r24
    9aa0:	cd 01       	movw	r24, r26
    9aa2:	0f 94 c2 23 	call	0x24784	; 0x24784 <nvm_user_sig_read_buffer>
				(uint16_t)len);
		break;
    9aa6:	0c c0       	rjmp	.+24     	; 0x9ac0 <nvm_read+0x8e>

	case INT_EEPROM:
		nvm_eeprom_read_buffer((eeprom_addr_t)address, buffer,
    9aa8:	48 85       	ldd	r20, Y+8	; 0x08
    9aaa:	59 85       	ldd	r21, Y+9	; 0x09
    9aac:	8a 81       	ldd	r24, Y+2	; 0x02
    9aae:	9b 81       	ldd	r25, Y+3	; 0x03
    9ab0:	2e 81       	ldd	r18, Y+6	; 0x06
    9ab2:	3f 81       	ldd	r19, Y+7	; 0x07
    9ab4:	b9 01       	movw	r22, r18
    9ab6:	0f 94 4c 22 	call	0x24498	; 0x24498 <nvm_eeprom_read_buffer>
				(uint16_t)len);
		break;
    9aba:	02 c0       	rjmp	.+4      	; 0x9ac0 <nvm_read+0x8e>
	}
	break;
#endif

	default:
		return ERR_INVALID_ARG;
    9abc:	88 ef       	ldi	r24, 0xF8	; 248
    9abe:	01 c0       	rjmp	.+2      	; 0x9ac2 <nvm_read+0x90>
	}

	return STATUS_OK;
    9ac0:	80 e0       	ldi	r24, 0x00	; 0
}
    9ac2:	2b 96       	adiw	r28, 0x0b	; 11
    9ac4:	cd bf       	out	0x3d, r28	; 61
    9ac6:	de bf       	out	0x3e, r29	; 62
    9ac8:	df 91       	pop	r29
    9aca:	cf 91       	pop	r28
    9acc:	1f 91       	pop	r17
    9ace:	0f 91       	pop	r16
    9ad0:	ff 90       	pop	r15
    9ad2:	ef 90       	pop	r14
    9ad4:	08 95       	ret

00009ad6 <nvm_write>:

status_code_t nvm_write(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    9ad6:	ef 92       	push	r14
    9ad8:	ff 92       	push	r15
    9ada:	0f 93       	push	r16
    9adc:	1f 93       	push	r17
    9ade:	cf 93       	push	r28
    9ae0:	df 93       	push	r29
    9ae2:	cd b7       	in	r28, 0x3d	; 61
    9ae4:	de b7       	in	r29, 0x3e	; 62
    9ae6:	2b 97       	sbiw	r28, 0x0b	; 11
    9ae8:	cd bf       	out	0x3d, r28	; 61
    9aea:	de bf       	out	0x3e, r29	; 62
    9aec:	89 83       	std	Y+1, r24	; 0x01
    9aee:	4a 83       	std	Y+2, r20	; 0x02
    9af0:	5b 83       	std	Y+3, r21	; 0x03
    9af2:	6c 83       	std	Y+4, r22	; 0x04
    9af4:	7d 83       	std	Y+5, r23	; 0x05
    9af6:	2e 83       	std	Y+6, r18	; 0x06
    9af8:	3f 83       	std	Y+7, r19	; 0x07
    9afa:	e8 86       	std	Y+8, r14	; 0x08
    9afc:	f9 86       	std	Y+9, r15	; 0x09
    9afe:	0a 87       	std	Y+10, r16	; 0x0a
    9b00:	1b 87       	std	Y+11, r17	; 0x0b
	switch (mem) {
    9b02:	89 81       	ldd	r24, Y+1	; 0x01
    9b04:	88 2f       	mov	r24, r24
    9b06:	90 e0       	ldi	r25, 0x00	; 0
    9b08:	81 30       	cpi	r24, 0x01	; 1
    9b0a:	91 05       	cpc	r25, r1
    9b0c:	99 f0       	breq	.+38     	; 0x9b34 <nvm_write+0x5e>
    9b0e:	82 30       	cpi	r24, 0x02	; 2
    9b10:	91 05       	cpc	r25, r1
    9b12:	f1 f0       	breq	.+60     	; 0x9b50 <nvm_write+0x7a>
    9b14:	89 2b       	or	r24, r25
    9b16:	31 f5       	brne	.+76     	; 0x9b64 <nvm_write+0x8e>
	case INT_FLASH:
		nvm_flash_erase_and_write_buffer((flash_addr_t)address,
    9b18:	28 85       	ldd	r18, Y+8	; 0x08
    9b1a:	39 85       	ldd	r19, Y+9	; 0x09
    9b1c:	4e 81       	ldd	r20, Y+6	; 0x06
    9b1e:	5f 81       	ldd	r21, Y+7	; 0x07
    9b20:	8a 81       	ldd	r24, Y+2	; 0x02
    9b22:	9b 81       	ldd	r25, Y+3	; 0x03
    9b24:	ac 81       	ldd	r26, Y+4	; 0x04
    9b26:	bd 81       	ldd	r27, Y+5	; 0x05
    9b28:	01 e0       	ldi	r16, 0x01	; 1
    9b2a:	bc 01       	movw	r22, r24
    9b2c:	cd 01       	movw	r24, r26
    9b2e:	0f 94 a7 24 	call	0x2494e	; 0x2494e <nvm_flash_erase_and_write_buffer>
				(const void *)buffer, len, true);
		break;
    9b32:	1a c0       	rjmp	.+52     	; 0x9b68 <nvm_write+0x92>

	case INT_USERPAGE:
		nvm_user_sig_write_buffer((flash_addr_t)address,
    9b34:	28 85       	ldd	r18, Y+8	; 0x08
    9b36:	39 85       	ldd	r19, Y+9	; 0x09
    9b38:	4e 81       	ldd	r20, Y+6	; 0x06
    9b3a:	5f 81       	ldd	r21, Y+7	; 0x07
    9b3c:	8a 81       	ldd	r24, Y+2	; 0x02
    9b3e:	9b 81       	ldd	r25, Y+3	; 0x03
    9b40:	ac 81       	ldd	r26, Y+4	; 0x04
    9b42:	bd 81       	ldd	r27, Y+5	; 0x05
    9b44:	01 e0       	ldi	r16, 0x01	; 1
    9b46:	bc 01       	movw	r22, r24
    9b48:	cd 01       	movw	r24, r26
    9b4a:	0f 94 f9 23 	call	0x247f2	; 0x247f2 <nvm_user_sig_write_buffer>
				(const void *)buffer, len, true);
		break;
    9b4e:	0c c0       	rjmp	.+24     	; 0x9b68 <nvm_write+0x92>

	case INT_EEPROM:
		nvm_eeprom_erase_and_write_buffer((eeprom_addr_t)address,
    9b50:	48 85       	ldd	r20, Y+8	; 0x08
    9b52:	59 85       	ldd	r21, Y+9	; 0x09
    9b54:	8a 81       	ldd	r24, Y+2	; 0x02
    9b56:	9b 81       	ldd	r25, Y+3	; 0x03
    9b58:	2e 81       	ldd	r18, Y+6	; 0x06
    9b5a:	3f 81       	ldd	r19, Y+7	; 0x07
    9b5c:	b9 01       	movw	r22, r18
    9b5e:	0f 94 a3 22 	call	0x24546	; 0x24546 <nvm_eeprom_erase_and_write_buffer>
				(const void *)buffer, len);
		break;
    9b62:	02 c0       	rjmp	.+4      	; 0x9b68 <nvm_write+0x92>
	}
	break;
#endif

	default:
		return ERR_INVALID_ARG;
    9b64:	88 ef       	ldi	r24, 0xF8	; 248
    9b66:	01 c0       	rjmp	.+2      	; 0x9b6a <nvm_write+0x94>
	}

	return STATUS_OK;
    9b68:	80 e0       	ldi	r24, 0x00	; 0
}
    9b6a:	2b 96       	adiw	r28, 0x0b	; 11
    9b6c:	cd bf       	out	0x3d, r28	; 61
    9b6e:	de bf       	out	0x3e, r29	; 62
    9b70:	df 91       	pop	r29
    9b72:	cf 91       	pop	r28
    9b74:	1f 91       	pop	r17
    9b76:	0f 91       	pop	r16
    9b78:	ff 90       	pop	r15
    9b7a:	ef 90       	pop	r14
    9b7c:	08 95       	ret

00009b7e <calendar_leapyear>:
				(SECS_PER_MINUTE * min)), date_out);
	} else {
		calendar_timestamp_to_date((timestamp + (SECS_PER_HOUR * hour) -
				(SECS_PER_MINUTE * min)), date_out);
	}
}
    9b7e:	cf 93       	push	r28
    9b80:	df 93       	push	r29
    9b82:	1f 92       	push	r1
    9b84:	1f 92       	push	r1
    9b86:	cd b7       	in	r28, 0x3d	; 61
    9b88:	de b7       	in	r29, 0x3e	; 62
    9b8a:	89 83       	std	Y+1, r24	; 0x01
    9b8c:	9a 83       	std	Y+2, r25	; 0x02
    9b8e:	89 81       	ldd	r24, Y+1	; 0x01
    9b90:	9a 81       	ldd	r25, Y+2	; 0x02
    9b92:	83 70       	andi	r24, 0x03	; 3
    9b94:	99 27       	eor	r25, r25
    9b96:	89 2b       	or	r24, r25
    9b98:	c9 f5       	brne	.+114    	; 0x9c0c <calendar_leapyear+0x8e>
    9b9a:	49 81       	ldd	r20, Y+1	; 0x01
    9b9c:	5a 81       	ldd	r21, Y+2	; 0x02
    9b9e:	ca 01       	movw	r24, r20
    9ba0:	96 95       	lsr	r25
    9ba2:	87 95       	ror	r24
    9ba4:	96 95       	lsr	r25
    9ba6:	87 95       	ror	r24
    9ba8:	9c 01       	movw	r18, r24
    9baa:	ab e7       	ldi	r26, 0x7B	; 123
    9bac:	b4 e1       	ldi	r27, 0x14	; 20
    9bae:	0f 94 44 2e 	call	0x25c88	; 0x25c88 <__umulhisi3>
    9bb2:	96 95       	lsr	r25
    9bb4:	87 95       	ror	r24
    9bb6:	64 e6       	ldi	r22, 0x64	; 100
    9bb8:	68 9f       	mul	r22, r24
    9bba:	90 01       	movw	r18, r0
    9bbc:	69 9f       	mul	r22, r25
    9bbe:	30 0d       	add	r19, r0
    9bc0:	11 24       	eor	r1, r1
    9bc2:	ca 01       	movw	r24, r20
    9bc4:	82 1b       	sub	r24, r18
    9bc6:	93 0b       	sbc	r25, r19
    9bc8:	89 2b       	or	r24, r25
    9bca:	f1 f4       	brne	.+60     	; 0x9c08 <calendar_leapyear+0x8a>
    9bcc:	49 81       	ldd	r20, Y+1	; 0x01
    9bce:	5a 81       	ldd	r21, Y+2	; 0x02
    9bd0:	ca 01       	movw	r24, r20
    9bd2:	92 95       	swap	r25
    9bd4:	82 95       	swap	r24
    9bd6:	8f 70       	andi	r24, 0x0F	; 15
    9bd8:	89 27       	eor	r24, r25
    9bda:	9f 70       	andi	r25, 0x0F	; 15
    9bdc:	89 27       	eor	r24, r25
    9bde:	9c 01       	movw	r18, r24
    9be0:	ae e3       	ldi	r26, 0x3E	; 62
    9be2:	ba e0       	ldi	r27, 0x0A	; 10
    9be4:	0f 94 44 2e 	call	0x25c88	; 0x25c88 <__umulhisi3>
    9be8:	bc 01       	movw	r22, r24
    9bea:	20 e9       	ldi	r18, 0x90	; 144
    9bec:	31 e0       	ldi	r19, 0x01	; 1
    9bee:	62 9f       	mul	r22, r18
    9bf0:	c0 01       	movw	r24, r0
    9bf2:	63 9f       	mul	r22, r19
    9bf4:	90 0d       	add	r25, r0
    9bf6:	72 9f       	mul	r23, r18
    9bf8:	90 0d       	add	r25, r0
    9bfa:	11 24       	eor	r1, r1
    9bfc:	9a 01       	movw	r18, r20
    9bfe:	28 1b       	sub	r18, r24
    9c00:	39 0b       	sbc	r19, r25
    9c02:	c9 01       	movw	r24, r18
    9c04:	89 2b       	or	r24, r25
    9c06:	11 f4       	brne	.+4      	; 0x9c0c <calendar_leapyear+0x8e>
    9c08:	81 e0       	ldi	r24, 0x01	; 1
    9c0a:	01 c0       	rjmp	.+2      	; 0x9c0e <calendar_leapyear+0x90>
    9c0c:	80 e0       	ldi	r24, 0x00	; 0
    9c0e:	0f 90       	pop	r0
    9c10:	0f 90       	pop	r0
    9c12:	df 91       	pop	r29
    9c14:	cf 91       	pop	r28
    9c16:	08 95       	ret

00009c18 <calendar_yearsize>:
    9c18:	cf 93       	push	r28
    9c1a:	df 93       	push	r29
    9c1c:	1f 92       	push	r1
    9c1e:	1f 92       	push	r1
    9c20:	cd b7       	in	r28, 0x3d	; 61
    9c22:	de b7       	in	r29, 0x3e	; 62
    9c24:	89 83       	std	Y+1, r24	; 0x01
    9c26:	9a 83       	std	Y+2, r25	; 0x02
    9c28:	89 81       	ldd	r24, Y+1	; 0x01
    9c2a:	9a 81       	ldd	r25, Y+2	; 0x02
    9c2c:	a8 df       	rcall	.-176    	; 0x9b7e <calendar_leapyear>
    9c2e:	88 23       	and	r24, r24
    9c30:	19 f0       	breq	.+6      	; 0x9c38 <calendar_yearsize+0x20>
    9c32:	8e e6       	ldi	r24, 0x6E	; 110
    9c34:	91 e0       	ldi	r25, 0x01	; 1
    9c36:	02 c0       	rjmp	.+4      	; 0x9c3c <calendar_yearsize+0x24>
    9c38:	8d e6       	ldi	r24, 0x6D	; 109
    9c3a:	91 e0       	ldi	r25, 0x01	; 1
    9c3c:	0f 90       	pop	r0
    9c3e:	0f 90       	pop	r0
    9c40:	df 91       	pop	r29
    9c42:	cf 91       	pop	r28
    9c44:	08 95       	ret

00009c46 <calendar_is_date_valid>:
    9c46:	1f 93       	push	r17
    9c48:	cf 93       	push	r28
    9c4a:	df 93       	push	r29
    9c4c:	1f 92       	push	r1
    9c4e:	1f 92       	push	r1
    9c50:	cd b7       	in	r28, 0x3d	; 61
    9c52:	de b7       	in	r29, 0x3e	; 62
    9c54:	89 83       	std	Y+1, r24	; 0x01
    9c56:	9a 83       	std	Y+2, r25	; 0x02
    9c58:	89 81       	ldd	r24, Y+1	; 0x01
    9c5a:	9a 81       	ldd	r25, Y+2	; 0x02
    9c5c:	fc 01       	movw	r30, r24
    9c5e:	80 81       	ld	r24, Z
    9c60:	8c 33       	cpi	r24, 0x3C	; 60
    9c62:	60 f4       	brcc	.+24     	; 0x9c7c <calendar_is_date_valid+0x36>
    9c64:	89 81       	ldd	r24, Y+1	; 0x01
    9c66:	9a 81       	ldd	r25, Y+2	; 0x02
    9c68:	fc 01       	movw	r30, r24
    9c6a:	81 81       	ldd	r24, Z+1	; 0x01
    9c6c:	8c 33       	cpi	r24, 0x3C	; 60
    9c6e:	30 f4       	brcc	.+12     	; 0x9c7c <calendar_is_date_valid+0x36>
    9c70:	89 81       	ldd	r24, Y+1	; 0x01
    9c72:	9a 81       	ldd	r25, Y+2	; 0x02
    9c74:	fc 01       	movw	r30, r24
    9c76:	82 81       	ldd	r24, Z+2	; 0x02
    9c78:	88 31       	cpi	r24, 0x18	; 24
    9c7a:	10 f0       	brcs	.+4      	; 0x9c80 <calendar_is_date_valid+0x3a>
    9c7c:	80 e0       	ldi	r24, 0x00	; 0
    9c7e:	46 c0       	rjmp	.+140    	; 0x9d0c <calendar_is_date_valid+0xc6>
    9c80:	89 81       	ldd	r24, Y+1	; 0x01
    9c82:	9a 81       	ldd	r25, Y+2	; 0x02
    9c84:	fc 01       	movw	r30, r24
    9c86:	84 81       	ldd	r24, Z+4	; 0x04
    9c88:	8c 30       	cpi	r24, 0x0C	; 12
    9c8a:	30 f4       	brcc	.+12     	; 0x9c98 <calendar_is_date_valid+0x52>
    9c8c:	89 81       	ldd	r24, Y+1	; 0x01
    9c8e:	9a 81       	ldd	r25, Y+2	; 0x02
    9c90:	fc 01       	movw	r30, r24
    9c92:	83 81       	ldd	r24, Z+3	; 0x03
    9c94:	8f 31       	cpi	r24, 0x1F	; 31
    9c96:	10 f0       	brcs	.+4      	; 0x9c9c <calendar_is_date_valid+0x56>
    9c98:	80 e0       	ldi	r24, 0x00	; 0
    9c9a:	38 c0       	rjmp	.+112    	; 0x9d0c <calendar_is_date_valid+0xc6>
    9c9c:	89 81       	ldd	r24, Y+1	; 0x01
    9c9e:	9a 81       	ldd	r25, Y+2	; 0x02
    9ca0:	fc 01       	movw	r30, r24
    9ca2:	13 81       	ldd	r17, Z+3	; 0x03
    9ca4:	89 81       	ldd	r24, Y+1	; 0x01
    9ca6:	9a 81       	ldd	r25, Y+2	; 0x02
    9ca8:	fc 01       	movw	r30, r24
    9caa:	85 81       	ldd	r24, Z+5	; 0x05
    9cac:	96 81       	ldd	r25, Z+6	; 0x06
    9cae:	67 df       	rcall	.-306    	; 0x9b7e <calendar_leapyear>
    9cb0:	28 2f       	mov	r18, r24
    9cb2:	30 e0       	ldi	r19, 0x00	; 0
    9cb4:	89 81       	ldd	r24, Y+1	; 0x01
    9cb6:	9a 81       	ldd	r25, Y+2	; 0x02
    9cb8:	fc 01       	movw	r30, r24
    9cba:	84 81       	ldd	r24, Z+4	; 0x04
    9cbc:	48 2f       	mov	r20, r24
    9cbe:	50 e0       	ldi	r21, 0x00	; 0
    9cc0:	c9 01       	movw	r24, r18
    9cc2:	88 0f       	add	r24, r24
    9cc4:	99 1f       	adc	r25, r25
    9cc6:	82 0f       	add	r24, r18
    9cc8:	93 1f       	adc	r25, r19
    9cca:	88 0f       	add	r24, r24
    9ccc:	99 1f       	adc	r25, r25
    9cce:	88 0f       	add	r24, r24
    9cd0:	99 1f       	adc	r25, r25
    9cd2:	84 0f       	add	r24, r20
    9cd4:	95 1f       	adc	r25, r21
    9cd6:	86 5e       	subi	r24, 0xE6	; 230
    9cd8:	9e 4d       	sbci	r25, 0xDE	; 222
    9cda:	fc 01       	movw	r30, r24
    9cdc:	80 81       	ld	r24, Z
    9cde:	18 17       	cp	r17, r24
    9ce0:	10 f0       	brcs	.+4      	; 0x9ce6 <calendar_is_date_valid+0xa0>
    9ce2:	80 e0       	ldi	r24, 0x00	; 0
    9ce4:	13 c0       	rjmp	.+38     	; 0x9d0c <calendar_is_date_valid+0xc6>
    9ce6:	89 81       	ldd	r24, Y+1	; 0x01
    9ce8:	9a 81       	ldd	r25, Y+2	; 0x02
    9cea:	fc 01       	movw	r30, r24
    9cec:	85 81       	ldd	r24, Z+5	; 0x05
    9cee:	96 81       	ldd	r25, Z+6	; 0x06
    9cf0:	82 3b       	cpi	r24, 0xB2	; 178
    9cf2:	97 40       	sbci	r25, 0x07	; 7
    9cf4:	40 f0       	brcs	.+16     	; 0x9d06 <calendar_is_date_valid+0xc0>
    9cf6:	89 81       	ldd	r24, Y+1	; 0x01
    9cf8:	9a 81       	ldd	r25, Y+2	; 0x02
    9cfa:	fc 01       	movw	r30, r24
    9cfc:	85 81       	ldd	r24, Z+5	; 0x05
    9cfe:	96 81       	ldd	r25, Z+6	; 0x06
    9d00:	8a 33       	cpi	r24, 0x3A	; 58
    9d02:	98 40       	sbci	r25, 0x08	; 8
    9d04:	10 f0       	brcs	.+4      	; 0x9d0a <calendar_is_date_valid+0xc4>
    9d06:	80 e0       	ldi	r24, 0x00	; 0
    9d08:	01 c0       	rjmp	.+2      	; 0x9d0c <calendar_is_date_valid+0xc6>
    9d0a:	81 e0       	ldi	r24, 0x01	; 1
    9d0c:	0f 90       	pop	r0
    9d0e:	0f 90       	pop	r0
    9d10:	df 91       	pop	r29
    9d12:	cf 91       	pop	r28
    9d14:	1f 91       	pop	r17
    9d16:	08 95       	ret

00009d18 <calendar_timestamp_to_date>:
    9d18:	ef 92       	push	r14
    9d1a:	ff 92       	push	r15
    9d1c:	0f 93       	push	r16
    9d1e:	1f 93       	push	r17
    9d20:	cf 93       	push	r28
    9d22:	df 93       	push	r29
    9d24:	cd b7       	in	r28, 0x3d	; 61
    9d26:	de b7       	in	r29, 0x3e	; 62
    9d28:	2e 97       	sbiw	r28, 0x0e	; 14
    9d2a:	cd bf       	out	0x3d, r28	; 61
    9d2c:	de bf       	out	0x3e, r29	; 62
    9d2e:	69 87       	std	Y+9, r22	; 0x09
    9d30:	7a 87       	std	Y+10, r23	; 0x0a
    9d32:	8b 87       	std	Y+11, r24	; 0x0b
    9d34:	9c 87       	std	Y+12, r25	; 0x0c
    9d36:	4d 87       	std	Y+13, r20	; 0x0d
    9d38:	5e 87       	std	Y+14, r21	; 0x0e
    9d3a:	8d 85       	ldd	r24, Y+13	; 0x0d
    9d3c:	9e 85       	ldd	r25, Y+14	; 0x0e
    9d3e:	22 eb       	ldi	r18, 0xB2	; 178
    9d40:	37 e0       	ldi	r19, 0x07	; 7
    9d42:	fc 01       	movw	r30, r24
    9d44:	25 83       	std	Z+5, r18	; 0x05
    9d46:	36 83       	std	Z+6, r19	; 0x06
    9d48:	8d 85       	ldd	r24, Y+13	; 0x0d
    9d4a:	9e 85       	ldd	r25, Y+14	; 0x0e
    9d4c:	fc 01       	movw	r30, r24
    9d4e:	14 82       	std	Z+4, r1	; 0x04
    9d50:	89 85       	ldd	r24, Y+9	; 0x09
    9d52:	9a 85       	ldd	r25, Y+10	; 0x0a
    9d54:	ab 85       	ldd	r26, Y+11	; 0x0b
    9d56:	bc 85       	ldd	r27, Y+12	; 0x0c
    9d58:	20 e8       	ldi	r18, 0x80	; 128
    9d5a:	31 e5       	ldi	r19, 0x51	; 81
    9d5c:	41 e0       	ldi	r20, 0x01	; 1
    9d5e:	50 e0       	ldi	r21, 0x00	; 0
    9d60:	bc 01       	movw	r22, r24
    9d62:	cd 01       	movw	r24, r26
    9d64:	0f 94 fe 2d 	call	0x25bfc	; 0x25bfc <__udivmodsi4>
    9d68:	dc 01       	movw	r26, r24
    9d6a:	cb 01       	movw	r24, r22
    9d6c:	8d 83       	std	Y+5, r24	; 0x05
    9d6e:	9e 83       	std	Y+6, r25	; 0x06
    9d70:	af 83       	std	Y+7, r26	; 0x07
    9d72:	b8 87       	std	Y+8, r27	; 0x08
    9d74:	89 85       	ldd	r24, Y+9	; 0x09
    9d76:	9a 85       	ldd	r25, Y+10	; 0x0a
    9d78:	ab 85       	ldd	r26, Y+11	; 0x0b
    9d7a:	bc 85       	ldd	r27, Y+12	; 0x0c
    9d7c:	20 e8       	ldi	r18, 0x80	; 128
    9d7e:	31 e5       	ldi	r19, 0x51	; 81
    9d80:	41 e0       	ldi	r20, 0x01	; 1
    9d82:	50 e0       	ldi	r21, 0x00	; 0
    9d84:	bc 01       	movw	r22, r24
    9d86:	cd 01       	movw	r24, r26
    9d88:	0f 94 fe 2d 	call	0x25bfc	; 0x25bfc <__udivmodsi4>
    9d8c:	da 01       	movw	r26, r20
    9d8e:	c9 01       	movw	r24, r18
    9d90:	89 83       	std	Y+1, r24	; 0x01
    9d92:	9a 83       	std	Y+2, r25	; 0x02
    9d94:	ab 83       	std	Y+3, r26	; 0x03
    9d96:	bc 83       	std	Y+4, r27	; 0x04
    9d98:	8d 81       	ldd	r24, Y+5	; 0x05
    9d9a:	9e 81       	ldd	r25, Y+6	; 0x06
    9d9c:	af 81       	ldd	r26, Y+7	; 0x07
    9d9e:	b8 85       	ldd	r27, Y+8	; 0x08
    9da0:	2c e3       	ldi	r18, 0x3C	; 60
    9da2:	30 e0       	ldi	r19, 0x00	; 0
    9da4:	40 e0       	ldi	r20, 0x00	; 0
    9da6:	50 e0       	ldi	r21, 0x00	; 0
    9da8:	bc 01       	movw	r22, r24
    9daa:	cd 01       	movw	r24, r26
    9dac:	0f 94 fe 2d 	call	0x25bfc	; 0x25bfc <__udivmodsi4>
    9db0:	dc 01       	movw	r26, r24
    9db2:	cb 01       	movw	r24, r22
    9db4:	28 2f       	mov	r18, r24
    9db6:	8d 85       	ldd	r24, Y+13	; 0x0d
    9db8:	9e 85       	ldd	r25, Y+14	; 0x0e
    9dba:	fc 01       	movw	r30, r24
    9dbc:	20 83       	st	Z, r18
    9dbe:	8d 81       	ldd	r24, Y+5	; 0x05
    9dc0:	9e 81       	ldd	r25, Y+6	; 0x06
    9dc2:	af 81       	ldd	r26, Y+7	; 0x07
    9dc4:	b8 85       	ldd	r27, Y+8	; 0x08
    9dc6:	20 e1       	ldi	r18, 0x10	; 16
    9dc8:	3e e0       	ldi	r19, 0x0E	; 14
    9dca:	40 e0       	ldi	r20, 0x00	; 0
    9dcc:	50 e0       	ldi	r21, 0x00	; 0
    9dce:	bc 01       	movw	r22, r24
    9dd0:	cd 01       	movw	r24, r26
    9dd2:	0f 94 fe 2d 	call	0x25bfc	; 0x25bfc <__udivmodsi4>
    9dd6:	dc 01       	movw	r26, r24
    9dd8:	cb 01       	movw	r24, r22
    9dda:	2c e3       	ldi	r18, 0x3C	; 60
    9ddc:	30 e0       	ldi	r19, 0x00	; 0
    9dde:	40 e0       	ldi	r20, 0x00	; 0
    9de0:	50 e0       	ldi	r21, 0x00	; 0
    9de2:	bc 01       	movw	r22, r24
    9de4:	cd 01       	movw	r24, r26
    9de6:	0f 94 fe 2d 	call	0x25bfc	; 0x25bfc <__udivmodsi4>
    9dea:	da 01       	movw	r26, r20
    9dec:	c9 01       	movw	r24, r18
    9dee:	28 2f       	mov	r18, r24
    9df0:	8d 85       	ldd	r24, Y+13	; 0x0d
    9df2:	9e 85       	ldd	r25, Y+14	; 0x0e
    9df4:	fc 01       	movw	r30, r24
    9df6:	21 83       	std	Z+1, r18	; 0x01
    9df8:	8d 81       	ldd	r24, Y+5	; 0x05
    9dfa:	9e 81       	ldd	r25, Y+6	; 0x06
    9dfc:	af 81       	ldd	r26, Y+7	; 0x07
    9dfe:	b8 85       	ldd	r27, Y+8	; 0x08
    9e00:	20 e1       	ldi	r18, 0x10	; 16
    9e02:	3e e0       	ldi	r19, 0x0E	; 14
    9e04:	40 e0       	ldi	r20, 0x00	; 0
    9e06:	50 e0       	ldi	r21, 0x00	; 0
    9e08:	bc 01       	movw	r22, r24
    9e0a:	cd 01       	movw	r24, r26
    9e0c:	0f 94 fe 2d 	call	0x25bfc	; 0x25bfc <__udivmodsi4>
    9e10:	da 01       	movw	r26, r20
    9e12:	c9 01       	movw	r24, r18
    9e14:	28 2f       	mov	r18, r24
    9e16:	8d 85       	ldd	r24, Y+13	; 0x0d
    9e18:	9e 85       	ldd	r25, Y+14	; 0x0e
    9e1a:	fc 01       	movw	r30, r24
    9e1c:	22 83       	std	Z+2, r18	; 0x02
    9e1e:	89 81       	ldd	r24, Y+1	; 0x01
    9e20:	9a 81       	ldd	r25, Y+2	; 0x02
    9e22:	ab 81       	ldd	r26, Y+3	; 0x03
    9e24:	bc 81       	ldd	r27, Y+4	; 0x04
    9e26:	04 96       	adiw	r24, 0x04	; 4
    9e28:	a1 1d       	adc	r26, r1
    9e2a:	b1 1d       	adc	r27, r1
    9e2c:	27 e0       	ldi	r18, 0x07	; 7
    9e2e:	30 e0       	ldi	r19, 0x00	; 0
    9e30:	40 e0       	ldi	r20, 0x00	; 0
    9e32:	50 e0       	ldi	r21, 0x00	; 0
    9e34:	bc 01       	movw	r22, r24
    9e36:	cd 01       	movw	r24, r26
    9e38:	0f 94 fe 2d 	call	0x25bfc	; 0x25bfc <__udivmodsi4>
    9e3c:	dc 01       	movw	r26, r24
    9e3e:	cb 01       	movw	r24, r22
    9e40:	28 2f       	mov	r18, r24
    9e42:	8d 85       	ldd	r24, Y+13	; 0x0d
    9e44:	9e 85       	ldd	r25, Y+14	; 0x0e
    9e46:	fc 01       	movw	r30, r24
    9e48:	27 83       	std	Z+7, r18	; 0x07
    9e4a:	26 c0       	rjmp	.+76     	; 0x9e98 <calendar_timestamp_to_date+0x180>
    9e4c:	8d 85       	ldd	r24, Y+13	; 0x0d
    9e4e:	9e 85       	ldd	r25, Y+14	; 0x0e
    9e50:	fc 01       	movw	r30, r24
    9e52:	85 81       	ldd	r24, Z+5	; 0x05
    9e54:	96 81       	ldd	r25, Z+6	; 0x06
    9e56:	e0 de       	rcall	.-576    	; 0x9c18 <calendar_yearsize>
    9e58:	cc 01       	movw	r24, r24
    9e5a:	a0 e0       	ldi	r26, 0x00	; 0
    9e5c:	b0 e0       	ldi	r27, 0x00	; 0
    9e5e:	29 81       	ldd	r18, Y+1	; 0x01
    9e60:	3a 81       	ldd	r19, Y+2	; 0x02
    9e62:	4b 81       	ldd	r20, Y+3	; 0x03
    9e64:	5c 81       	ldd	r21, Y+4	; 0x04
    9e66:	79 01       	movw	r14, r18
    9e68:	8a 01       	movw	r16, r20
    9e6a:	e8 1a       	sub	r14, r24
    9e6c:	f9 0a       	sbc	r15, r25
    9e6e:	0a 0b       	sbc	r16, r26
    9e70:	1b 0b       	sbc	r17, r27
    9e72:	d8 01       	movw	r26, r16
    9e74:	c7 01       	movw	r24, r14
    9e76:	89 83       	std	Y+1, r24	; 0x01
    9e78:	9a 83       	std	Y+2, r25	; 0x02
    9e7a:	ab 83       	std	Y+3, r26	; 0x03
    9e7c:	bc 83       	std	Y+4, r27	; 0x04
    9e7e:	8d 85       	ldd	r24, Y+13	; 0x0d
    9e80:	9e 85       	ldd	r25, Y+14	; 0x0e
    9e82:	fc 01       	movw	r30, r24
    9e84:	85 81       	ldd	r24, Z+5	; 0x05
    9e86:	96 81       	ldd	r25, Z+6	; 0x06
    9e88:	9c 01       	movw	r18, r24
    9e8a:	2f 5f       	subi	r18, 0xFF	; 255
    9e8c:	3f 4f       	sbci	r19, 0xFF	; 255
    9e8e:	8d 85       	ldd	r24, Y+13	; 0x0d
    9e90:	9e 85       	ldd	r25, Y+14	; 0x0e
    9e92:	fc 01       	movw	r30, r24
    9e94:	25 83       	std	Z+5, r18	; 0x05
    9e96:	36 83       	std	Z+6, r19	; 0x06
    9e98:	8d 85       	ldd	r24, Y+13	; 0x0d
    9e9a:	9e 85       	ldd	r25, Y+14	; 0x0e
    9e9c:	fc 01       	movw	r30, r24
    9e9e:	85 81       	ldd	r24, Z+5	; 0x05
    9ea0:	96 81       	ldd	r25, Z+6	; 0x06
    9ea2:	ba de       	rcall	.-652    	; 0x9c18 <calendar_yearsize>
    9ea4:	9c 01       	movw	r18, r24
    9ea6:	40 e0       	ldi	r20, 0x00	; 0
    9ea8:	50 e0       	ldi	r21, 0x00	; 0
    9eaa:	89 81       	ldd	r24, Y+1	; 0x01
    9eac:	9a 81       	ldd	r25, Y+2	; 0x02
    9eae:	ab 81       	ldd	r26, Y+3	; 0x03
    9eb0:	bc 81       	ldd	r27, Y+4	; 0x04
    9eb2:	82 17       	cp	r24, r18
    9eb4:	93 07       	cpc	r25, r19
    9eb6:	a4 07       	cpc	r26, r20
    9eb8:	b5 07       	cpc	r27, r21
    9eba:	40 f6       	brcc	.-112    	; 0x9e4c <calendar_timestamp_to_date+0x134>
    9ebc:	3b c0       	rjmp	.+118    	; 0x9f34 <calendar_timestamp_to_date+0x21c>
    9ebe:	8d 85       	ldd	r24, Y+13	; 0x0d
    9ec0:	9e 85       	ldd	r25, Y+14	; 0x0e
    9ec2:	fc 01       	movw	r30, r24
    9ec4:	85 81       	ldd	r24, Z+5	; 0x05
    9ec6:	96 81       	ldd	r25, Z+6	; 0x06
    9ec8:	5a de       	rcall	.-844    	; 0x9b7e <calendar_leapyear>
    9eca:	28 2f       	mov	r18, r24
    9ecc:	30 e0       	ldi	r19, 0x00	; 0
    9ece:	8d 85       	ldd	r24, Y+13	; 0x0d
    9ed0:	9e 85       	ldd	r25, Y+14	; 0x0e
    9ed2:	fc 01       	movw	r30, r24
    9ed4:	84 81       	ldd	r24, Z+4	; 0x04
    9ed6:	48 2f       	mov	r20, r24
    9ed8:	50 e0       	ldi	r21, 0x00	; 0
    9eda:	c9 01       	movw	r24, r18
    9edc:	88 0f       	add	r24, r24
    9ede:	99 1f       	adc	r25, r25
    9ee0:	82 0f       	add	r24, r18
    9ee2:	93 1f       	adc	r25, r19
    9ee4:	88 0f       	add	r24, r24
    9ee6:	99 1f       	adc	r25, r25
    9ee8:	88 0f       	add	r24, r24
    9eea:	99 1f       	adc	r25, r25
    9eec:	84 0f       	add	r24, r20
    9eee:	95 1f       	adc	r25, r21
    9ef0:	86 5e       	subi	r24, 0xE6	; 230
    9ef2:	9e 4d       	sbci	r25, 0xDE	; 222
    9ef4:	fc 01       	movw	r30, r24
    9ef6:	80 81       	ld	r24, Z
    9ef8:	88 2f       	mov	r24, r24
    9efa:	90 e0       	ldi	r25, 0x00	; 0
    9efc:	a0 e0       	ldi	r26, 0x00	; 0
    9efe:	b0 e0       	ldi	r27, 0x00	; 0
    9f00:	29 81       	ldd	r18, Y+1	; 0x01
    9f02:	3a 81       	ldd	r19, Y+2	; 0x02
    9f04:	4b 81       	ldd	r20, Y+3	; 0x03
    9f06:	5c 81       	ldd	r21, Y+4	; 0x04
    9f08:	79 01       	movw	r14, r18
    9f0a:	8a 01       	movw	r16, r20
    9f0c:	e8 1a       	sub	r14, r24
    9f0e:	f9 0a       	sbc	r15, r25
    9f10:	0a 0b       	sbc	r16, r26
    9f12:	1b 0b       	sbc	r17, r27
    9f14:	d8 01       	movw	r26, r16
    9f16:	c7 01       	movw	r24, r14
    9f18:	89 83       	std	Y+1, r24	; 0x01
    9f1a:	9a 83       	std	Y+2, r25	; 0x02
    9f1c:	ab 83       	std	Y+3, r26	; 0x03
    9f1e:	bc 83       	std	Y+4, r27	; 0x04
    9f20:	8d 85       	ldd	r24, Y+13	; 0x0d
    9f22:	9e 85       	ldd	r25, Y+14	; 0x0e
    9f24:	fc 01       	movw	r30, r24
    9f26:	84 81       	ldd	r24, Z+4	; 0x04
    9f28:	21 e0       	ldi	r18, 0x01	; 1
    9f2a:	28 0f       	add	r18, r24
    9f2c:	8d 85       	ldd	r24, Y+13	; 0x0d
    9f2e:	9e 85       	ldd	r25, Y+14	; 0x0e
    9f30:	fc 01       	movw	r30, r24
    9f32:	24 83       	std	Z+4, r18	; 0x04
    9f34:	8d 85       	ldd	r24, Y+13	; 0x0d
    9f36:	9e 85       	ldd	r25, Y+14	; 0x0e
    9f38:	fc 01       	movw	r30, r24
    9f3a:	85 81       	ldd	r24, Z+5	; 0x05
    9f3c:	96 81       	ldd	r25, Z+6	; 0x06
    9f3e:	1f de       	rcall	.-962    	; 0x9b7e <calendar_leapyear>
    9f40:	28 2f       	mov	r18, r24
    9f42:	30 e0       	ldi	r19, 0x00	; 0
    9f44:	8d 85       	ldd	r24, Y+13	; 0x0d
    9f46:	9e 85       	ldd	r25, Y+14	; 0x0e
    9f48:	fc 01       	movw	r30, r24
    9f4a:	84 81       	ldd	r24, Z+4	; 0x04
    9f4c:	48 2f       	mov	r20, r24
    9f4e:	50 e0       	ldi	r21, 0x00	; 0
    9f50:	c9 01       	movw	r24, r18
    9f52:	88 0f       	add	r24, r24
    9f54:	99 1f       	adc	r25, r25
    9f56:	82 0f       	add	r24, r18
    9f58:	93 1f       	adc	r25, r19
    9f5a:	88 0f       	add	r24, r24
    9f5c:	99 1f       	adc	r25, r25
    9f5e:	88 0f       	add	r24, r24
    9f60:	99 1f       	adc	r25, r25
    9f62:	84 0f       	add	r24, r20
    9f64:	95 1f       	adc	r25, r21
    9f66:	86 5e       	subi	r24, 0xE6	; 230
    9f68:	9e 4d       	sbci	r25, 0xDE	; 222
    9f6a:	fc 01       	movw	r30, r24
    9f6c:	80 81       	ld	r24, Z
    9f6e:	28 2f       	mov	r18, r24
    9f70:	30 e0       	ldi	r19, 0x00	; 0
    9f72:	40 e0       	ldi	r20, 0x00	; 0
    9f74:	50 e0       	ldi	r21, 0x00	; 0
    9f76:	89 81       	ldd	r24, Y+1	; 0x01
    9f78:	9a 81       	ldd	r25, Y+2	; 0x02
    9f7a:	ab 81       	ldd	r26, Y+3	; 0x03
    9f7c:	bc 81       	ldd	r27, Y+4	; 0x04
    9f7e:	82 17       	cp	r24, r18
    9f80:	93 07       	cpc	r25, r19
    9f82:	a4 07       	cpc	r26, r20
    9f84:	b5 07       	cpc	r27, r21
    9f86:	08 f0       	brcs	.+2      	; 0x9f8a <calendar_timestamp_to_date+0x272>
    9f88:	9a cf       	rjmp	.-204    	; 0x9ebe <calendar_timestamp_to_date+0x1a6>
    9f8a:	29 81       	ldd	r18, Y+1	; 0x01
    9f8c:	8d 85       	ldd	r24, Y+13	; 0x0d
    9f8e:	9e 85       	ldd	r25, Y+14	; 0x0e
    9f90:	fc 01       	movw	r30, r24
    9f92:	23 83       	std	Z+3, r18	; 0x03
    9f94:	00 00       	nop
    9f96:	2e 96       	adiw	r28, 0x0e	; 14
    9f98:	cd bf       	out	0x3d, r28	; 61
    9f9a:	de bf       	out	0x3e, r29	; 62
    9f9c:	df 91       	pop	r29
    9f9e:	cf 91       	pop	r28
    9fa0:	1f 91       	pop	r17
    9fa2:	0f 91       	pop	r16
    9fa4:	ff 90       	pop	r15
    9fa6:	ef 90       	pop	r14
    9fa8:	08 95       	ret

00009faa <calendar_date_to_timestamp>:
 *
 * \return The corresponding UNIX timestamp
 * \retval 0 if date is not valid
 */
uint32_t calendar_date_to_timestamp(struct calendar_date *date)
{
    9faa:	ef 92       	push	r14
    9fac:	ff 92       	push	r15
    9fae:	0f 93       	push	r16
    9fb0:	1f 93       	push	r17
    9fb2:	cf 93       	push	r28
    9fb4:	df 93       	push	r29
    9fb6:	cd b7       	in	r28, 0x3d	; 61
    9fb8:	de b7       	in	r29, 0x3e	; 62
    9fba:	29 97       	sbiw	r28, 0x09	; 9
    9fbc:	cd bf       	out	0x3d, r28	; 61
    9fbe:	de bf       	out	0x3e, r29	; 62
    9fc0:	88 87       	std	Y+8, r24	; 0x08
    9fc2:	99 87       	std	Y+9, r25	; 0x09

	// Make sure date is valid
	if (!calendar_is_date_valid(date))
    9fc4:	88 85       	ldd	r24, Y+8	; 0x08
    9fc6:	99 85       	ldd	r25, Y+9	; 0x09
    9fc8:	3e de       	rcall	.-900    	; 0x9c46 <calendar_is_date_valid>
    9fca:	98 2f       	mov	r25, r24
    9fcc:	81 e0       	ldi	r24, 0x01	; 1
    9fce:	89 27       	eor	r24, r25
    9fd0:	88 23       	and	r24, r24
    9fd2:	21 f0       	breq	.+8      	; 0x9fdc <calendar_date_to_timestamp+0x32>
		return 0;
    9fd4:	80 e0       	ldi	r24, 0x00	; 0
    9fd6:	90 e0       	ldi	r25, 0x00	; 0
    9fd8:	dc 01       	movw	r26, r24
    9fda:	c5 c0       	rjmp	.+394    	; 0xa166 <calendar_date_to_timestamp+0x1bc>

	uint32_t timestamp = 0;
    9fdc:	19 82       	std	Y+1, r1	; 0x01
    9fde:	1a 82       	std	Y+2, r1	; 0x02
    9fe0:	1b 82       	std	Y+3, r1	; 0x03
    9fe2:	1c 82       	std	Y+4, r1	; 0x04
	uint8_t date_month;
	uint16_t date_year;

	date_month = date->month;
    9fe4:	88 85       	ldd	r24, Y+8	; 0x08
    9fe6:	99 85       	ldd	r25, Y+9	; 0x09
    9fe8:	fc 01       	movw	r30, r24
    9fea:	84 81       	ldd	r24, Z+4	; 0x04
    9fec:	8d 83       	std	Y+5, r24	; 0x05
	date_year = date->year;
    9fee:	88 85       	ldd	r24, Y+8	; 0x08
    9ff0:	99 85       	ldd	r25, Y+9	; 0x09
    9ff2:	fc 01       	movw	r30, r24
    9ff4:	85 81       	ldd	r24, Z+5	; 0x05
    9ff6:	96 81       	ldd	r25, Z+6	; 0x06
    9ff8:	8e 83       	std	Y+6, r24	; 0x06
    9ffa:	9f 83       	std	Y+7, r25	; 0x07

	// Add number of seconds elapsed in current month
	timestamp += (date->date * SECS_PER_DAY) + (date->hour * SECS_PER_HOUR) +
    9ffc:	88 85       	ldd	r24, Y+8	; 0x08
    9ffe:	99 85       	ldd	r25, Y+9	; 0x09
    a000:	fc 01       	movw	r30, r24
    a002:	83 81       	ldd	r24, Z+3	; 0x03
    a004:	88 2f       	mov	r24, r24
    a006:	90 e0       	ldi	r25, 0x00	; 0
    a008:	a0 e0       	ldi	r26, 0x00	; 0
    a00a:	b0 e0       	ldi	r27, 0x00	; 0
    a00c:	9c 01       	movw	r18, r24
    a00e:	ad 01       	movw	r20, r26
    a010:	60 e8       	ldi	r22, 0x80	; 128
    a012:	71 e5       	ldi	r23, 0x51	; 81
    a014:	81 e0       	ldi	r24, 0x01	; 1
    a016:	90 e0       	ldi	r25, 0x00	; 0
    a018:	0f 94 c8 2d 	call	0x25b90	; 0x25b90 <__mulsi3>
    a01c:	7b 01       	movw	r14, r22
    a01e:	8c 01       	movw	r16, r24
    a020:	88 85       	ldd	r24, Y+8	; 0x08
    a022:	99 85       	ldd	r25, Y+9	; 0x09
    a024:	fc 01       	movw	r30, r24
    a026:	82 81       	ldd	r24, Z+2	; 0x02
    a028:	28 2f       	mov	r18, r24
    a02a:	30 e0       	ldi	r19, 0x00	; 0
    a02c:	40 e0       	ldi	r20, 0x00	; 0
    a02e:	50 e0       	ldi	r21, 0x00	; 0
    a030:	80 e1       	ldi	r24, 0x10	; 16
    a032:	9e e0       	ldi	r25, 0x0E	; 14
    a034:	dc 01       	movw	r26, r24
    a036:	0f 94 53 2e 	call	0x25ca6	; 0x25ca6 <__muluhisi3>
    a03a:	dc 01       	movw	r26, r24
    a03c:	cb 01       	movw	r24, r22
    a03e:	e8 0e       	add	r14, r24
    a040:	f9 1e       	adc	r15, r25
    a042:	0a 1f       	adc	r16, r26
    a044:	1b 1f       	adc	r17, r27
			(date->minute * SECS_PER_MINUTE) + date->second;
    a046:	88 85       	ldd	r24, Y+8	; 0x08
    a048:	99 85       	ldd	r25, Y+9	; 0x09
    a04a:	fc 01       	movw	r30, r24
    a04c:	81 81       	ldd	r24, Z+1	; 0x01
    a04e:	28 2f       	mov	r18, r24
    a050:	30 e0       	ldi	r19, 0x00	; 0
    a052:	40 e0       	ldi	r20, 0x00	; 0
    a054:	50 e0       	ldi	r21, 0x00	; 0
    a056:	8c e3       	ldi	r24, 0x3C	; 60
    a058:	90 e0       	ldi	r25, 0x00	; 0
    a05a:	dc 01       	movw	r26, r24
    a05c:	0f 94 53 2e 	call	0x25ca6	; 0x25ca6 <__muluhisi3>
    a060:	dc 01       	movw	r26, r24
    a062:	cb 01       	movw	r24, r22

	date_month = date->month;
	date_year = date->year;

	// Add number of seconds elapsed in current month
	timestamp += (date->date * SECS_PER_DAY) + (date->hour * SECS_PER_HOUR) +
    a064:	a8 01       	movw	r20, r16
    a066:	97 01       	movw	r18, r14
    a068:	28 0f       	add	r18, r24
    a06a:	39 1f       	adc	r19, r25
    a06c:	4a 1f       	adc	r20, r26
    a06e:	5b 1f       	adc	r21, r27
			(date->minute * SECS_PER_MINUTE) + date->second;
    a070:	88 85       	ldd	r24, Y+8	; 0x08
    a072:	99 85       	ldd	r25, Y+9	; 0x09
    a074:	fc 01       	movw	r30, r24
    a076:	80 81       	ld	r24, Z
    a078:	88 2f       	mov	r24, r24
    a07a:	90 e0       	ldi	r25, 0x00	; 0
    a07c:	a0 e0       	ldi	r26, 0x00	; 0
    a07e:	b0 e0       	ldi	r27, 0x00	; 0
    a080:	82 0f       	add	r24, r18
    a082:	93 1f       	adc	r25, r19
    a084:	a4 1f       	adc	r26, r20
    a086:	b5 1f       	adc	r27, r21

	date_month = date->month;
	date_year = date->year;

	// Add number of seconds elapsed in current month
	timestamp += (date->date * SECS_PER_DAY) + (date->hour * SECS_PER_HOUR) +
    a088:	29 81       	ldd	r18, Y+1	; 0x01
    a08a:	3a 81       	ldd	r19, Y+2	; 0x02
    a08c:	4b 81       	ldd	r20, Y+3	; 0x03
    a08e:	5c 81       	ldd	r21, Y+4	; 0x04
    a090:	82 0f       	add	r24, r18
    a092:	93 1f       	adc	r25, r19
    a094:	a4 1f       	adc	r26, r20
    a096:	b5 1f       	adc	r27, r21
    a098:	89 83       	std	Y+1, r24	; 0x01
    a09a:	9a 83       	std	Y+2, r25	; 0x02
    a09c:	ab 83       	std	Y+3, r26	; 0x03
    a09e:	bc 83       	std	Y+4, r27	; 0x04
			(date->minute * SECS_PER_MINUTE) + date->second;

	while (date_month != 0) {
    a0a0:	34 c0       	rjmp	.+104    	; 0xa10a <calendar_date_to_timestamp+0x160>
		date_month--;
    a0a2:	8d 81       	ldd	r24, Y+5	; 0x05
    a0a4:	81 50       	subi	r24, 0x01	; 1
    a0a6:	8d 83       	std	Y+5, r24	; 0x05
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
    a0a8:	8e 81       	ldd	r24, Y+6	; 0x06
    a0aa:	9f 81       	ldd	r25, Y+7	; 0x07
    a0ac:	68 dd       	rcall	.-1328   	; 0x9b7e <calendar_leapyear>
    a0ae:	28 2f       	mov	r18, r24
    a0b0:	30 e0       	ldi	r19, 0x00	; 0
    a0b2:	8d 81       	ldd	r24, Y+5	; 0x05
    a0b4:	48 2f       	mov	r20, r24
    a0b6:	50 e0       	ldi	r21, 0x00	; 0
    a0b8:	c9 01       	movw	r24, r18
    a0ba:	88 0f       	add	r24, r24
    a0bc:	99 1f       	adc	r25, r25
    a0be:	82 0f       	add	r24, r18
    a0c0:	93 1f       	adc	r25, r19
    a0c2:	88 0f       	add	r24, r24
    a0c4:	99 1f       	adc	r25, r25
    a0c6:	88 0f       	add	r24, r24
    a0c8:	99 1f       	adc	r25, r25
    a0ca:	84 0f       	add	r24, r20
    a0cc:	95 1f       	adc	r25, r21
    a0ce:	86 5e       	subi	r24, 0xE6	; 230
    a0d0:	9e 4d       	sbci	r25, 0xDE	; 222
    a0d2:	fc 01       	movw	r30, r24
    a0d4:	80 81       	ld	r24, Z
				* SECS_PER_DAY;
    a0d6:	88 2f       	mov	r24, r24
    a0d8:	90 e0       	ldi	r25, 0x00	; 0
    a0da:	a0 e0       	ldi	r26, 0x00	; 0
    a0dc:	b0 e0       	ldi	r27, 0x00	; 0
    a0de:	9c 01       	movw	r18, r24
    a0e0:	ad 01       	movw	r20, r26
    a0e2:	60 e8       	ldi	r22, 0x80	; 128
    a0e4:	71 e5       	ldi	r23, 0x51	; 81
    a0e6:	81 e0       	ldi	r24, 0x01	; 1
    a0e8:	90 e0       	ldi	r25, 0x00	; 0
    a0ea:	0f 94 c8 2d 	call	0x25b90	; 0x25b90 <__mulsi3>
    a0ee:	9b 01       	movw	r18, r22
    a0f0:	ac 01       	movw	r20, r24
			(date->minute * SECS_PER_MINUTE) + date->second;

	while (date_month != 0) {
		date_month--;
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
    a0f2:	89 81       	ldd	r24, Y+1	; 0x01
    a0f4:	9a 81       	ldd	r25, Y+2	; 0x02
    a0f6:	ab 81       	ldd	r26, Y+3	; 0x03
    a0f8:	bc 81       	ldd	r27, Y+4	; 0x04
    a0fa:	82 0f       	add	r24, r18
    a0fc:	93 1f       	adc	r25, r19
    a0fe:	a4 1f       	adc	r26, r20
    a100:	b5 1f       	adc	r27, r21
    a102:	89 83       	std	Y+1, r24	; 0x01
    a104:	9a 83       	std	Y+2, r25	; 0x02
    a106:	ab 83       	std	Y+3, r26	; 0x03
    a108:	bc 83       	std	Y+4, r27	; 0x04

	// Add number of seconds elapsed in current month
	timestamp += (date->date * SECS_PER_DAY) + (date->hour * SECS_PER_HOUR) +
			(date->minute * SECS_PER_MINUTE) + date->second;

	while (date_month != 0) {
    a10a:	8d 81       	ldd	r24, Y+5	; 0x05
    a10c:	88 23       	and	r24, r24
    a10e:	49 f6       	brne	.-110    	; 0xa0a2 <calendar_date_to_timestamp+0xf8>
		date_month--;
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
				* SECS_PER_DAY;
	}
	while (date_year > EPOCH_YEAR) {
    a110:	21 c0       	rjmp	.+66     	; 0xa154 <calendar_date_to_timestamp+0x1aa>
		date_year--;
    a112:	8e 81       	ldd	r24, Y+6	; 0x06
    a114:	9f 81       	ldd	r25, Y+7	; 0x07
    a116:	01 97       	sbiw	r24, 0x01	; 1
    a118:	8e 83       	std	Y+6, r24	; 0x06
		// Add number of seconds in all years since epoch year
		timestamp += calendar_yearsize(date_year) * SECS_PER_DAY;
    a11a:	9f 83       	std	Y+7, r25	; 0x07
    a11c:	8e 81       	ldd	r24, Y+6	; 0x06
    a11e:	9f 81       	ldd	r25, Y+7	; 0x07
    a120:	7b dd       	rcall	.-1290   	; 0x9c18 <calendar_yearsize>
    a122:	cc 01       	movw	r24, r24
    a124:	a0 e0       	ldi	r26, 0x00	; 0
    a126:	b0 e0       	ldi	r27, 0x00	; 0
    a128:	9c 01       	movw	r18, r24
    a12a:	ad 01       	movw	r20, r26
    a12c:	60 e8       	ldi	r22, 0x80	; 128
    a12e:	71 e5       	ldi	r23, 0x51	; 81
    a130:	81 e0       	ldi	r24, 0x01	; 1
    a132:	90 e0       	ldi	r25, 0x00	; 0
    a134:	0f 94 c8 2d 	call	0x25b90	; 0x25b90 <__mulsi3>
    a138:	9b 01       	movw	r18, r22
    a13a:	ac 01       	movw	r20, r24
    a13c:	89 81       	ldd	r24, Y+1	; 0x01
    a13e:	9a 81       	ldd	r25, Y+2	; 0x02
    a140:	ab 81       	ldd	r26, Y+3	; 0x03
    a142:	bc 81       	ldd	r27, Y+4	; 0x04
    a144:	82 0f       	add	r24, r18
    a146:	93 1f       	adc	r25, r19
    a148:	a4 1f       	adc	r26, r20
    a14a:	b5 1f       	adc	r27, r21
    a14c:	89 83       	std	Y+1, r24	; 0x01
    a14e:	9a 83       	std	Y+2, r25	; 0x02
    a150:	ab 83       	std	Y+3, r26	; 0x03
		date_month--;
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
				* SECS_PER_DAY;
	}
	while (date_year > EPOCH_YEAR) {
    a152:	bc 83       	std	Y+4, r27	; 0x04
    a154:	8e 81       	ldd	r24, Y+6	; 0x06
    a156:	9f 81       	ldd	r25, Y+7	; 0x07
    a158:	83 3b       	cpi	r24, 0xB3	; 179
    a15a:	97 40       	sbci	r25, 0x07	; 7
		date_year--;
		// Add number of seconds in all years since epoch year
		timestamp += calendar_yearsize(date_year) * SECS_PER_DAY;
	}

	return timestamp;
    a15c:	d0 f6       	brcc	.-76     	; 0xa112 <calendar_date_to_timestamp+0x168>
    a15e:	89 81       	ldd	r24, Y+1	; 0x01
    a160:	9a 81       	ldd	r25, Y+2	; 0x02
    a162:	ab 81       	ldd	r26, Y+3	; 0x03
}
    a164:	bc 81       	ldd	r27, Y+4	; 0x04
    a166:	bc 01       	movw	r22, r24
    a168:	cd 01       	movw	r24, r26
    a16a:	29 96       	adiw	r28, 0x09	; 9
    a16c:	cd bf       	out	0x3d, r28	; 61
    a16e:	de bf       	out	0x3e, r29	; 62
    a170:	df 91       	pop	r29
    a172:	cf 91       	pop	r28
    a174:	1f 91       	pop	r17
    a176:	0f 91       	pop	r16
    a178:	ff 90       	pop	r15
    a17a:	ef 90       	pop	r14
    a17c:	08 95       	ret

0000a17e <fifo_init>:
 */

#include "fifo.h"

int fifo_init(fifo_desc_t *fifo_desc, void *buffer, uint8_t size)
{
    a17e:	cf 93       	push	r28
    a180:	df 93       	push	r29
    a182:	cd b7       	in	r28, 0x3d	; 61
    a184:	de b7       	in	r29, 0x3e	; 62
    a186:	25 97       	sbiw	r28, 0x05	; 5
    a188:	cd bf       	out	0x3d, r28	; 61
    a18a:	de bf       	out	0x3e, r29	; 62
    a18c:	89 83       	std	Y+1, r24	; 0x01
    a18e:	9a 83       	std	Y+2, r25	; 0x02
    a190:	6b 83       	std	Y+3, r22	; 0x03
    a192:	7c 83       	std	Y+4, r23	; 0x04
    a194:	4d 83       	std	Y+5, r20	; 0x05
	// ... and must fit in a uint8_t. Since the read and write indexes are using a
	// double-index range implementation, the max FIFO size is thus 128 items.
	Assert (size <= 128);

	// Fifo starts empty.
	fifo_desc->read_index  = 0;
    a196:	89 81       	ldd	r24, Y+1	; 0x01
    a198:	9a 81       	ldd	r25, Y+2	; 0x02
    a19a:	fc 01       	movw	r30, r24
    a19c:	12 82       	std	Z+2, r1	; 0x02
	fifo_desc->write_index = 0;
    a19e:	89 81       	ldd	r24, Y+1	; 0x01
    a1a0:	9a 81       	ldd	r25, Y+2	; 0x02
    a1a2:	fc 01       	movw	r30, r24
    a1a4:	13 82       	std	Z+3, r1	; 0x03

	// Save the size parameter.
	fifo_desc->size = size;
    a1a6:	89 81       	ldd	r24, Y+1	; 0x01
    a1a8:	9a 81       	ldd	r25, Y+2	; 0x02
    a1aa:	2d 81       	ldd	r18, Y+5	; 0x05
    a1ac:	fc 01       	movw	r30, r24
    a1ae:	24 83       	std	Z+4, r18	; 0x04

	// Create a mask to speed up the FIFO management (index swapping).
	fifo_desc->mask = (2 * (uint16_t)size) - 1;
    a1b0:	8d 81       	ldd	r24, Y+5	; 0x05
    a1b2:	88 0f       	add	r24, r24
    a1b4:	2f ef       	ldi	r18, 0xFF	; 255
    a1b6:	28 0f       	add	r18, r24
    a1b8:	89 81       	ldd	r24, Y+1	; 0x01
    a1ba:	9a 81       	ldd	r25, Y+2	; 0x02
    a1bc:	fc 01       	movw	r30, r24
    a1be:	25 83       	std	Z+5, r18	; 0x05

	// Save the buffer pointer.
	fifo_desc->buffer.u8ptr = buffer;
    a1c0:	89 81       	ldd	r24, Y+1	; 0x01
    a1c2:	9a 81       	ldd	r25, Y+2	; 0x02
    a1c4:	2b 81       	ldd	r18, Y+3	; 0x03
    a1c6:	3c 81       	ldd	r19, Y+4	; 0x04
    a1c8:	fc 01       	movw	r30, r24
    a1ca:	20 83       	st	Z, r18
    a1cc:	31 83       	std	Z+1, r19	; 0x01

	return FIFO_OK;
    a1ce:	80 e0       	ldi	r24, 0x00	; 0
    a1d0:	90 e0       	ldi	r25, 0x00	; 0
}
    a1d2:	25 96       	adiw	r28, 0x05	; 5
    a1d4:	cd bf       	out	0x3d, r28	; 61
    a1d6:	de bf       	out	0x3e, r29	; 62
    a1d8:	df 91       	pop	r29
    a1da:	cf 91       	pop	r28
    a1dc:	08 95       	ret

0000a1de <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    a1de:	cf 93       	push	r28
    a1e0:	df 93       	push	r29
    a1e2:	1f 92       	push	r1
    a1e4:	cd b7       	in	r28, 0x3d	; 61
    a1e6:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
    a1e8:	8f e3       	ldi	r24, 0x3F	; 63
    a1ea:	90 e0       	ldi	r25, 0x00	; 0
    a1ec:	fc 01       	movw	r30, r24
    a1ee:	80 81       	ld	r24, Z
    a1f0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    a1f2:	f8 94       	cli
	return flags;
    a1f4:	89 81       	ldd	r24, Y+1	; 0x01
}
    a1f6:	0f 90       	pop	r0
    a1f8:	df 91       	pop	r29
    a1fa:	cf 91       	pop	r28
    a1fc:	08 95       	ret

0000a1fe <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    a1fe:	cf 93       	push	r28
    a200:	df 93       	push	r29
    a202:	1f 92       	push	r1
    a204:	cd b7       	in	r28, 0x3d	; 61
    a206:	de b7       	in	r29, 0x3e	; 62
    a208:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    a20a:	8f e3       	ldi	r24, 0x3F	; 63
    a20c:	90 e0       	ldi	r25, 0x00	; 0
    a20e:	29 81       	ldd	r18, Y+1	; 0x01
    a210:	fc 01       	movw	r30, r24
    a212:	20 83       	st	Z, r18
}
    a214:	00 00       	nop
    a216:	0f 90       	pop	r0
    a218:	df 91       	pop	r29
    a21a:	cf 91       	pop	r28
    a21c:	08 95       	ret

0000a21e <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
    a21e:	cf 93       	push	r28
    a220:	df 93       	push	r29
    a222:	1f 92       	push	r1
    a224:	1f 92       	push	r1
    a226:	cd b7       	in	r28, 0x3d	; 61
    a228:	de b7       	in	r29, 0x3e	; 62
    a22a:	8a 83       	std	Y+2, r24	; 0x02
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    a22c:	8a 81       	ldd	r24, Y+2	; 0x02
    a22e:	88 2f       	mov	r24, r24
    a230:	90 e0       	ldi	r25, 0x00	; 0
    a232:	8f 59       	subi	r24, 0x9F	; 159
    a234:	9e 4c       	sbci	r25, 0xCE	; 206
    a236:	fc 01       	movw	r30, r24
    a238:	80 81       	ld	r24, Z
    a23a:	8f 3f       	cpi	r24, 0xFF	; 255
    a23c:	09 f4       	brne	.+2      	; 0xa240 <sleepmgr_lock_mode+0x22>
			// Check APP or change the data type to uint16_t.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
    a23e:	ff cf       	rjmp	.-2      	; 0xa23e <sleepmgr_lock_mode+0x20>
    a240:	ce df       	rcall	.-100    	; 0xa1de <cpu_irq_save>

	++sleepmgr_locks[mode];
    a242:	89 83       	std	Y+1, r24	; 0x01
    a244:	8a 81       	ldd	r24, Y+2	; 0x02
    a246:	88 2f       	mov	r24, r24
    a248:	90 e0       	ldi	r25, 0x00	; 0
    a24a:	9c 01       	movw	r18, r24
    a24c:	2f 59       	subi	r18, 0x9F	; 159
    a24e:	3e 4c       	sbci	r19, 0xCE	; 206
    a250:	f9 01       	movw	r30, r18
    a252:	20 81       	ld	r18, Z
    a254:	2f 5f       	subi	r18, 0xFF	; 255
    a256:	8f 59       	subi	r24, 0x9F	; 159
    a258:	9e 4c       	sbci	r25, 0xCE	; 206

	// Leave the critical section
	cpu_irq_restore(flags);
    a25a:	fc 01       	movw	r30, r24
    a25c:	20 83       	st	Z, r18
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
    a25e:	89 81       	ldd	r24, Y+1	; 0x01
    a260:	ce df       	rcall	.-100    	; 0xa1fe <cpu_irq_restore>
    a262:	00 00       	nop
    a264:	0f 90       	pop	r0
    a266:	0f 90       	pop	r0
    a268:	df 91       	pop	r29
    a26a:	cf 91       	pop	r28
    a26c:	08 95       	ret

0000a26e <sleepmgr_unlock_mode>:
 * manager can put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to unlock.
 */
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
    a26e:	cf 93       	push	r28
    a270:	df 93       	push	r29
    a272:	1f 92       	push	r1
    a274:	1f 92       	push	r1
    a276:	cd b7       	in	r28, 0x3d	; 61
    a278:	de b7       	in	r29, 0x3e	; 62
    a27a:	8a 83       	std	Y+2, r24	; 0x02
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
    a27c:	8a 81       	ldd	r24, Y+2	; 0x02
    a27e:	88 2f       	mov	r24, r24
    a280:	90 e0       	ldi	r25, 0x00	; 0
    a282:	8f 59       	subi	r24, 0x9F	; 159
    a284:	9e 4c       	sbci	r25, 0xCE	; 206
    a286:	fc 01       	movw	r30, r24
    a288:	80 81       	ld	r24, Z
    a28a:	88 23       	and	r24, r24
    a28c:	09 f4       	brne	.+2      	; 0xa290 <sleepmgr_unlock_mode+0x22>
			// Check APP.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
    a28e:	ff cf       	rjmp	.-2      	; 0xa28e <sleepmgr_unlock_mode+0x20>
    a290:	a6 df       	rcall	.-180    	; 0xa1de <cpu_irq_save>

	--sleepmgr_locks[mode];
    a292:	89 83       	std	Y+1, r24	; 0x01
    a294:	8a 81       	ldd	r24, Y+2	; 0x02
    a296:	88 2f       	mov	r24, r24
    a298:	90 e0       	ldi	r25, 0x00	; 0
    a29a:	9c 01       	movw	r18, r24
    a29c:	2f 59       	subi	r18, 0x9F	; 159
    a29e:	3e 4c       	sbci	r19, 0xCE	; 206
    a2a0:	f9 01       	movw	r30, r18
    a2a2:	20 81       	ld	r18, Z
    a2a4:	21 50       	subi	r18, 0x01	; 1
    a2a6:	8f 59       	subi	r24, 0x9F	; 159
    a2a8:	9e 4c       	sbci	r25, 0xCE	; 206

	// Leave the critical section
	cpu_irq_restore(flags);
    a2aa:	fc 01       	movw	r30, r24
    a2ac:	20 83       	st	Z, r18
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
    a2ae:	89 81       	ldd	r24, Y+1	; 0x01
    a2b0:	a6 df       	rcall	.-180    	; 0xa1fe <cpu_irq_restore>
    a2b2:	00 00       	nop
    a2b4:	0f 90       	pop	r0
    a2b6:	0f 90       	pop	r0
    a2b8:	df 91       	pop	r29
    a2ba:	cf 91       	pop	r28
    a2bc:	08 95       	ret

0000a2be <dma_get_channel_status>:
 *
 * \return Channel status given by a \ref dma_channel_status
 */
static inline enum dma_channel_status dma_get_channel_status(
		dma_channel_num_t num)
{
    a2be:	cf 93       	push	r28
    a2c0:	df 93       	push	r29
    a2c2:	00 d0       	rcall	.+0      	; 0xa2c4 <dma_get_channel_status+0x6>
    a2c4:	cd b7       	in	r28, 0x3d	; 61
    a2c6:	de b7       	in	r29, 0x3e	; 62
    a2c8:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t busy_pending    = DMA.STATUS;
    a2ca:	80 e0       	ldi	r24, 0x00	; 0
    a2cc:	91 e0       	ldi	r25, 0x01	; 1
    a2ce:	fc 01       	movw	r30, r24
    a2d0:	84 81       	ldd	r24, Z+4	; 0x04
    a2d2:	89 83       	std	Y+1, r24	; 0x01
	uint8_t error_completed = DMA.INTFLAGS;
    a2d4:	80 e0       	ldi	r24, 0x00	; 0
    a2d6:	91 e0       	ldi	r25, 0x01	; 1
    a2d8:	fc 01       	movw	r30, r24
    a2da:	83 81       	ldd	r24, Z+3	; 0x03
    a2dc:	8a 83       	std	Y+2, r24	; 0x02

	/*
	 * Check lower and upper nibble of INTFLAGS register to find possible
	 * error or transfer completed status.
	 */
	error_completed &= (1 << num) | (1 << (num + 4));
    a2de:	8b 81       	ldd	r24, Y+3	; 0x03
    a2e0:	28 2f       	mov	r18, r24
    a2e2:	30 e0       	ldi	r19, 0x00	; 0
    a2e4:	81 e0       	ldi	r24, 0x01	; 1
    a2e6:	90 e0       	ldi	r25, 0x00	; 0
    a2e8:	02 c0       	rjmp	.+4      	; 0xa2ee <dma_get_channel_status+0x30>
    a2ea:	88 0f       	add	r24, r24
    a2ec:	99 1f       	adc	r25, r25
    a2ee:	2a 95       	dec	r18
    a2f0:	e2 f7       	brpl	.-8      	; 0xa2ea <dma_get_channel_status+0x2c>
    a2f2:	48 2f       	mov	r20, r24
    a2f4:	8b 81       	ldd	r24, Y+3	; 0x03
    a2f6:	88 2f       	mov	r24, r24
    a2f8:	90 e0       	ldi	r25, 0x00	; 0
    a2fa:	9c 01       	movw	r18, r24
    a2fc:	2c 5f       	subi	r18, 0xFC	; 252
    a2fe:	3f 4f       	sbci	r19, 0xFF	; 255
    a300:	81 e0       	ldi	r24, 0x01	; 1
    a302:	90 e0       	ldi	r25, 0x00	; 0
    a304:	02 c0       	rjmp	.+4      	; 0xa30a <dma_get_channel_status+0x4c>
    a306:	88 0f       	add	r24, r24
    a308:	99 1f       	adc	r25, r25
    a30a:	2a 95       	dec	r18
    a30c:	e2 f7       	brpl	.-8      	; 0xa306 <dma_get_channel_status+0x48>
    a30e:	94 2f       	mov	r25, r20
    a310:	98 2b       	or	r25, r24
    a312:	8a 81       	ldd	r24, Y+2	; 0x02
    a314:	89 23       	and	r24, r25
    a316:	8a 83       	std	Y+2, r24	; 0x02
	if (error_completed & (1 << (num + 4))) {
    a318:	8a 81       	ldd	r24, Y+2	; 0x02
    a31a:	88 2f       	mov	r24, r24
    a31c:	90 e0       	ldi	r25, 0x00	; 0
    a31e:	2b 81       	ldd	r18, Y+3	; 0x03
    a320:	22 2f       	mov	r18, r18
    a322:	30 e0       	ldi	r19, 0x00	; 0
    a324:	2c 5f       	subi	r18, 0xFC	; 252
    a326:	3f 4f       	sbci	r19, 0xFF	; 255
    a328:	02 c0       	rjmp	.+4      	; 0xa32e <dma_get_channel_status+0x70>
    a32a:	95 95       	asr	r25
    a32c:	87 95       	ror	r24
    a32e:	2a 95       	dec	r18
    a330:	e2 f7       	brpl	.-8      	; 0xa32a <dma_get_channel_status+0x6c>
    a332:	81 70       	andi	r24, 0x01	; 1
    a334:	99 27       	eor	r25, r25
    a336:	89 2b       	or	r24, r25
    a338:	11 f0       	breq	.+4      	; 0xa33e <dma_get_channel_status+0x80>
		return DMA_CH_TRANSFER_ERROR;
    a33a:	84 e0       	ldi	r24, 0x04	; 4
    a33c:	53 c0       	rjmp	.+166    	; 0xa3e4 <dma_get_channel_status+0x126>
	} else if (error_completed & (1 << num)) {
    a33e:	8a 81       	ldd	r24, Y+2	; 0x02
    a340:	88 2f       	mov	r24, r24
    a342:	90 e0       	ldi	r25, 0x00	; 0
    a344:	2b 81       	ldd	r18, Y+3	; 0x03
    a346:	22 2f       	mov	r18, r18
    a348:	30 e0       	ldi	r19, 0x00	; 0
    a34a:	02 c0       	rjmp	.+4      	; 0xa350 <dma_get_channel_status+0x92>
    a34c:	95 95       	asr	r25
    a34e:	87 95       	ror	r24
    a350:	2a 95       	dec	r18
    a352:	e2 f7       	brpl	.-8      	; 0xa34c <dma_get_channel_status+0x8e>
    a354:	81 70       	andi	r24, 0x01	; 1
    a356:	99 27       	eor	r25, r25
    a358:	89 2b       	or	r24, r25
    a35a:	11 f0       	breq	.+4      	; 0xa360 <dma_get_channel_status+0xa2>
		return DMA_CH_TRANSFER_COMPLETED;
    a35c:	83 e0       	ldi	r24, 0x03	; 3
    a35e:	42 c0       	rjmp	.+132    	; 0xa3e4 <dma_get_channel_status+0x126>

	/*
	 * Check lower and upper nibble of STATUS register to find possible
	 * busy or pending completed status.
	 */
	busy_pending &= (1 << num) | (1 << (num + 4));
    a360:	8b 81       	ldd	r24, Y+3	; 0x03
    a362:	28 2f       	mov	r18, r24
    a364:	30 e0       	ldi	r19, 0x00	; 0
    a366:	81 e0       	ldi	r24, 0x01	; 1
    a368:	90 e0       	ldi	r25, 0x00	; 0
    a36a:	02 c0       	rjmp	.+4      	; 0xa370 <dma_get_channel_status+0xb2>
    a36c:	88 0f       	add	r24, r24
    a36e:	99 1f       	adc	r25, r25
    a370:	2a 95       	dec	r18
    a372:	e2 f7       	brpl	.-8      	; 0xa36c <dma_get_channel_status+0xae>
    a374:	48 2f       	mov	r20, r24
    a376:	8b 81       	ldd	r24, Y+3	; 0x03
    a378:	88 2f       	mov	r24, r24
    a37a:	90 e0       	ldi	r25, 0x00	; 0
    a37c:	9c 01       	movw	r18, r24
    a37e:	2c 5f       	subi	r18, 0xFC	; 252
    a380:	3f 4f       	sbci	r19, 0xFF	; 255
    a382:	81 e0       	ldi	r24, 0x01	; 1
    a384:	90 e0       	ldi	r25, 0x00	; 0
    a386:	02 c0       	rjmp	.+4      	; 0xa38c <dma_get_channel_status+0xce>
    a388:	88 0f       	add	r24, r24
    a38a:	99 1f       	adc	r25, r25
    a38c:	2a 95       	dec	r18
    a38e:	e2 f7       	brpl	.-8      	; 0xa388 <dma_get_channel_status+0xca>
    a390:	94 2f       	mov	r25, r20
    a392:	98 2b       	or	r25, r24
    a394:	89 81       	ldd	r24, Y+1	; 0x01
    a396:	89 23       	and	r24, r25
    a398:	89 83       	std	Y+1, r24	; 0x01
	if (busy_pending & (1 << (num + 4))) {
    a39a:	89 81       	ldd	r24, Y+1	; 0x01
    a39c:	88 2f       	mov	r24, r24
    a39e:	90 e0       	ldi	r25, 0x00	; 0
    a3a0:	2b 81       	ldd	r18, Y+3	; 0x03
    a3a2:	22 2f       	mov	r18, r18
    a3a4:	30 e0       	ldi	r19, 0x00	; 0
    a3a6:	2c 5f       	subi	r18, 0xFC	; 252
    a3a8:	3f 4f       	sbci	r19, 0xFF	; 255
    a3aa:	02 c0       	rjmp	.+4      	; 0xa3b0 <dma_get_channel_status+0xf2>
    a3ac:	95 95       	asr	r25
    a3ae:	87 95       	ror	r24
    a3b0:	2a 95       	dec	r18
    a3b2:	e2 f7       	brpl	.-8      	; 0xa3ac <dma_get_channel_status+0xee>
    a3b4:	81 70       	andi	r24, 0x01	; 1
    a3b6:	99 27       	eor	r25, r25
    a3b8:	89 2b       	or	r24, r25
    a3ba:	11 f0       	breq	.+4      	; 0xa3c0 <dma_get_channel_status+0x102>
		return DMA_CH_BUSY;
    a3bc:	82 e0       	ldi	r24, 0x02	; 2
    a3be:	12 c0       	rjmp	.+36     	; 0xa3e4 <dma_get_channel_status+0x126>
	} else if (busy_pending & (1 << num)) {
    a3c0:	89 81       	ldd	r24, Y+1	; 0x01
    a3c2:	88 2f       	mov	r24, r24
    a3c4:	90 e0       	ldi	r25, 0x00	; 0
    a3c6:	2b 81       	ldd	r18, Y+3	; 0x03
    a3c8:	22 2f       	mov	r18, r18
    a3ca:	30 e0       	ldi	r19, 0x00	; 0
    a3cc:	02 c0       	rjmp	.+4      	; 0xa3d2 <dma_get_channel_status+0x114>
    a3ce:	95 95       	asr	r25
    a3d0:	87 95       	ror	r24
    a3d2:	2a 95       	dec	r18
    a3d4:	e2 f7       	brpl	.-8      	; 0xa3ce <dma_get_channel_status+0x110>
    a3d6:	81 70       	andi	r24, 0x01	; 1
    a3d8:	99 27       	eor	r25, r25
    a3da:	89 2b       	or	r24, r25
    a3dc:	11 f0       	breq	.+4      	; 0xa3e2 <dma_get_channel_status+0x124>
		return DMA_CH_PENDING;
    a3de:	81 e0       	ldi	r24, 0x01	; 1
    a3e0:	01 c0       	rjmp	.+2      	; 0xa3e4 <dma_get_channel_status+0x126>
	}

	return DMA_CH_FREE;
    a3e2:	80 e0       	ldi	r24, 0x00	; 0
}
    a3e4:	23 96       	adiw	r28, 0x03	; 3
    a3e6:	cd bf       	out	0x3d, r28	; 61
    a3e8:	de bf       	out	0x3e, r29	; 62
    a3ea:	df 91       	pop	r29
    a3ec:	cf 91       	pop	r28
    a3ee:	08 95       	ret

0000a3f0 <dma_enable>:
 *
 * \note This function will do a soft reset of the DMA controller, clearing all
 * previous configuration.
 */
void dma_enable(void)
{
    a3f0:	cf 93       	push	r28
    a3f2:	df 93       	push	r29
    a3f4:	cd b7       	in	r28, 0x3d	; 61
    a3f6:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    a3f8:	61 e0       	ldi	r22, 0x01	; 1
    a3fa:	80 e0       	ldi	r24, 0x00	; 0
    a3fc:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
	sleepmgr_lock_mode(SLEEPMGR_IDLE);
    a400:	81 e0       	ldi	r24, 0x01	; 1
    a402:	0d df       	rcall	.-486    	; 0xa21e <sleepmgr_lock_mode>

	/* Reset DMA controller just to make sure everything is from scratch */
	DMA.CTRL = DMA_RESET_bm;
    a404:	80 e0       	ldi	r24, 0x00	; 0
    a406:	91 e0       	ldi	r25, 0x01	; 1
    a408:	20 e4       	ldi	r18, 0x40	; 64
    a40a:	fc 01       	movw	r30, r24
    a40c:	20 83       	st	Z, r18
	DMA.CTRL = DMA_ENABLE_bm;
    a40e:	80 e0       	ldi	r24, 0x00	; 0
    a410:	91 e0       	ldi	r25, 0x01	; 1
    a412:	20 e8       	ldi	r18, 0x80	; 128
    a414:	fc 01       	movw	r30, r24
    a416:	20 83       	st	Z, r18
}
    a418:	00 00       	nop
    a41a:	df 91       	pop	r29
    a41c:	cf 91       	pop	r28
    a41e:	08 95       	ret

0000a420 <dma_disable>:

/**
 * \brief Disable DMA controller
 */
void dma_disable(void)
{
    a420:	cf 93       	push	r28
    a422:	df 93       	push	r29
    a424:	cd b7       	in	r28, 0x3d	; 61
    a426:	de b7       	in	r29, 0x3e	; 62
	DMA.CTRL = 0;
    a428:	80 e0       	ldi	r24, 0x00	; 0
    a42a:	91 e0       	ldi	r25, 0x01	; 1
    a42c:	fc 01       	movw	r30, r24
    a42e:	10 82       	st	Z, r1
	sysclk_disable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    a430:	61 e0       	ldi	r22, 0x01	; 1
    a432:	80 e0       	ldi	r24, 0x00	; 0
    a434:	0f 94 1b 11 	call	0x22236	; 0x22236 <sysclk_disable_module>
	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
    a438:	81 e0       	ldi	r24, 0x01	; 1
    a43a:	19 df       	rcall	.-462    	; 0xa26e <sleepmgr_unlock_mode>
}
    a43c:	00 00       	nop
    a43e:	df 91       	pop	r29
    a440:	cf 91       	pop	r28
    a442:	08 95       	ret

0000a444 <dma_set_callback>:
 *
 * \param num \ref dma_channel_num_t
 * \param callback \ref dma_callback_t
 */
void dma_set_callback(dma_channel_num_t num, dma_callback_t callback)
{
    a444:	cf 93       	push	r28
    a446:	df 93       	push	r29
    a448:	00 d0       	rcall	.+0      	; 0xa44a <dma_set_callback+0x6>
    a44a:	cd b7       	in	r28, 0x3d	; 61
    a44c:	de b7       	in	r29, 0x3e	; 62
    a44e:	89 83       	std	Y+1, r24	; 0x01
    a450:	6a 83       	std	Y+2, r22	; 0x02
    a452:	7b 83       	std	Y+3, r23	; 0x03
	dma_data[num].callback = callback;
    a454:	89 81       	ldd	r24, Y+1	; 0x01
    a456:	88 2f       	mov	r24, r24
    a458:	90 e0       	ldi	r25, 0x00	; 0
    a45a:	88 0f       	add	r24, r24
    a45c:	99 1f       	adc	r25, r25
    a45e:	83 5c       	subi	r24, 0xC3	; 195
    a460:	9e 4c       	sbci	r25, 0xCE	; 206
    a462:	2a 81       	ldd	r18, Y+2	; 0x02
    a464:	3b 81       	ldd	r19, Y+3	; 0x03
    a466:	fc 01       	movw	r30, r24
    a468:	20 83       	st	Z, r18
    a46a:	31 83       	std	Z+1, r19	; 0x01
}
    a46c:	00 00       	nop
    a46e:	23 96       	adiw	r28, 0x03	; 3
    a470:	cd bf       	out	0x3d, r28	; 61
    a472:	de bf       	out	0x3e, r29	; 62
    a474:	df 91       	pop	r29
    a476:	cf 91       	pop	r28
    a478:	08 95       	ret

0000a47a <dma_interrupt>:
 * dma_set_callback() function.
 *
 * \param num DMA channel number to handle interrupt for
 */
static void dma_interrupt(const dma_channel_num_t num)
{
    a47a:	cf 93       	push	r28
    a47c:	df 93       	push	r29
    a47e:	00 d0       	rcall	.+0      	; 0xa480 <dma_interrupt+0x6>
    a480:	1f 92       	push	r1
    a482:	cd b7       	in	r28, 0x3d	; 61
    a484:	de b7       	in	r29, 0x3e	; 62
    a486:	8c 83       	std	Y+4, r24	; 0x04
	enum dma_channel_status status;
	DMA_CH_t *channel;

	channel = dma_get_channel_address_from_num(num);
    a488:	8c 81       	ldd	r24, Y+4	; 0x04
    a48a:	88 2f       	mov	r24, r24
    a48c:	90 e0       	ldi	r25, 0x00	; 0
    a48e:	41 96       	adiw	r24, 0x11	; 17
    a490:	82 95       	swap	r24
    a492:	92 95       	swap	r25
    a494:	90 7f       	andi	r25, 0xF0	; 240
    a496:	98 27       	eor	r25, r24
    a498:	80 7f       	andi	r24, 0xF0	; 240
    a49a:	98 27       	eor	r25, r24
    a49c:	89 83       	std	Y+1, r24	; 0x01
    a49e:	9a 83       	std	Y+2, r25	; 0x02
	status  = dma_get_channel_status(num);
    a4a0:	8c 81       	ldd	r24, Y+4	; 0x04
    a4a2:	0d df       	rcall	.-486    	; 0xa2be <dma_get_channel_status>
    a4a4:	8b 83       	std	Y+3, r24	; 0x03

	/* Clear all interrupt flags to be sure */
	channel->CTRLB |= DMA_CH_TRNIF_bm | DMA_CH_ERRIF_bm;
    a4a6:	89 81       	ldd	r24, Y+1	; 0x01
    a4a8:	9a 81       	ldd	r25, Y+2	; 0x02
    a4aa:	fc 01       	movw	r30, r24
    a4ac:	81 81       	ldd	r24, Z+1	; 0x01
    a4ae:	28 2f       	mov	r18, r24
    a4b0:	20 63       	ori	r18, 0x30	; 48
    a4b2:	89 81       	ldd	r24, Y+1	; 0x01
    a4b4:	9a 81       	ldd	r25, Y+2	; 0x02
    a4b6:	fc 01       	movw	r30, r24
    a4b8:	21 83       	std	Z+1, r18	; 0x01

	if (dma_data[num].callback) {
    a4ba:	8c 81       	ldd	r24, Y+4	; 0x04
    a4bc:	88 2f       	mov	r24, r24
    a4be:	90 e0       	ldi	r25, 0x00	; 0
    a4c0:	88 0f       	add	r24, r24
    a4c2:	99 1f       	adc	r25, r25
    a4c4:	83 5c       	subi	r24, 0xC3	; 195
    a4c6:	9e 4c       	sbci	r25, 0xCE	; 206
    a4c8:	fc 01       	movw	r30, r24
    a4ca:	80 81       	ld	r24, Z
    a4cc:	91 81       	ldd	r25, Z+1	; 0x01
    a4ce:	89 2b       	or	r24, r25
    a4d0:	69 f0       	breq	.+26     	; 0xa4ec <dma_interrupt+0x72>
		dma_data[num].callback(status);
    a4d2:	8c 81       	ldd	r24, Y+4	; 0x04
    a4d4:	88 2f       	mov	r24, r24
    a4d6:	90 e0       	ldi	r25, 0x00	; 0
    a4d8:	88 0f       	add	r24, r24
    a4da:	99 1f       	adc	r25, r25
    a4dc:	83 5c       	subi	r24, 0xC3	; 195
    a4de:	9e 4c       	sbci	r25, 0xCE	; 206
    a4e0:	fc 01       	movw	r30, r24
    a4e2:	20 81       	ld	r18, Z
    a4e4:	31 81       	ldd	r19, Z+1	; 0x01
    a4e6:	8b 81       	ldd	r24, Y+3	; 0x03
    a4e8:	f9 01       	movw	r30, r18
    a4ea:	19 95       	eicall
	}
}
    a4ec:	00 00       	nop
    a4ee:	24 96       	adiw	r28, 0x04	; 4
    a4f0:	cd bf       	out	0x3d, r28	; 61
    a4f2:	de bf       	out	0x3e, r29	; 62
    a4f4:	df 91       	pop	r29
    a4f6:	cf 91       	pop	r28
    a4f8:	08 95       	ret

0000a4fa <__vector_6>:
/**
 * \internal
 * \brief DMA channel 0 interrupt handler
 */
ISR(DMA_CH0_vect)
{
    a4fa:	1f 92       	push	r1
    a4fc:	0f 92       	push	r0
    a4fe:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    a502:	0f 92       	push	r0
    a504:	11 24       	eor	r1, r1
    a506:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    a50a:	0f 92       	push	r0
    a50c:	2f 93       	push	r18
    a50e:	3f 93       	push	r19
    a510:	4f 93       	push	r20
    a512:	5f 93       	push	r21
    a514:	6f 93       	push	r22
    a516:	7f 93       	push	r23
    a518:	8f 93       	push	r24
    a51a:	9f 93       	push	r25
    a51c:	af 93       	push	r26
    a51e:	bf 93       	push	r27
    a520:	ef 93       	push	r30
    a522:	ff 93       	push	r31
    a524:	cf 93       	push	r28
    a526:	df 93       	push	r29
    a528:	cd b7       	in	r28, 0x3d	; 61
    a52a:	de b7       	in	r29, 0x3e	; 62
	dma_interrupt(0);
    a52c:	80 e0       	ldi	r24, 0x00	; 0
    a52e:	a5 df       	rcall	.-182    	; 0xa47a <dma_interrupt>
}
    a530:	00 00       	nop
    a532:	df 91       	pop	r29
    a534:	cf 91       	pop	r28
    a536:	ff 91       	pop	r31
    a538:	ef 91       	pop	r30
    a53a:	bf 91       	pop	r27
    a53c:	af 91       	pop	r26
    a53e:	9f 91       	pop	r25
    a540:	8f 91       	pop	r24
    a542:	7f 91       	pop	r23
    a544:	6f 91       	pop	r22
    a546:	5f 91       	pop	r21
    a548:	4f 91       	pop	r20
    a54a:	3f 91       	pop	r19
    a54c:	2f 91       	pop	r18
    a54e:	0f 90       	pop	r0
    a550:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    a554:	0f 90       	pop	r0
    a556:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    a55a:	0f 90       	pop	r0
    a55c:	1f 90       	pop	r1
    a55e:	18 95       	reti

0000a560 <__vector_7>:
/**
 * \internal
 * \brief DMA channel 1 interrupt handler
 */
ISR(DMA_CH1_vect)
{
    a560:	1f 92       	push	r1
    a562:	0f 92       	push	r0
    a564:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    a568:	0f 92       	push	r0
    a56a:	11 24       	eor	r1, r1
    a56c:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    a570:	0f 92       	push	r0
    a572:	2f 93       	push	r18
    a574:	3f 93       	push	r19
    a576:	4f 93       	push	r20
    a578:	5f 93       	push	r21
    a57a:	6f 93       	push	r22
    a57c:	7f 93       	push	r23
    a57e:	8f 93       	push	r24
    a580:	9f 93       	push	r25
    a582:	af 93       	push	r26
    a584:	bf 93       	push	r27
    a586:	ef 93       	push	r30
    a588:	ff 93       	push	r31
    a58a:	cf 93       	push	r28
    a58c:	df 93       	push	r29
    a58e:	cd b7       	in	r28, 0x3d	; 61
    a590:	de b7       	in	r29, 0x3e	; 62
	dma_interrupt(1);
    a592:	81 e0       	ldi	r24, 0x01	; 1
    a594:	72 df       	rcall	.-284    	; 0xa47a <dma_interrupt>
}
    a596:	00 00       	nop
    a598:	df 91       	pop	r29
    a59a:	cf 91       	pop	r28
    a59c:	ff 91       	pop	r31
    a59e:	ef 91       	pop	r30
    a5a0:	bf 91       	pop	r27
    a5a2:	af 91       	pop	r26
    a5a4:	9f 91       	pop	r25
    a5a6:	8f 91       	pop	r24
    a5a8:	7f 91       	pop	r23
    a5aa:	6f 91       	pop	r22
    a5ac:	5f 91       	pop	r21
    a5ae:	4f 91       	pop	r20
    a5b0:	3f 91       	pop	r19
    a5b2:	2f 91       	pop	r18
    a5b4:	0f 90       	pop	r0
    a5b6:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    a5ba:	0f 90       	pop	r0
    a5bc:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    a5c0:	0f 90       	pop	r0
    a5c2:	1f 90       	pop	r1
    a5c4:	18 95       	reti

0000a5c6 <__vector_8>:
/**
 * \internal
 * \brief DMA channel 2 interrupt handler
 */
ISR(DMA_CH2_vect)
{
    a5c6:	1f 92       	push	r1
    a5c8:	0f 92       	push	r0
    a5ca:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    a5ce:	0f 92       	push	r0
    a5d0:	11 24       	eor	r1, r1
    a5d2:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    a5d6:	0f 92       	push	r0
    a5d8:	2f 93       	push	r18
    a5da:	3f 93       	push	r19
    a5dc:	4f 93       	push	r20
    a5de:	5f 93       	push	r21
    a5e0:	6f 93       	push	r22
    a5e2:	7f 93       	push	r23
    a5e4:	8f 93       	push	r24
    a5e6:	9f 93       	push	r25
    a5e8:	af 93       	push	r26
    a5ea:	bf 93       	push	r27
    a5ec:	ef 93       	push	r30
    a5ee:	ff 93       	push	r31
    a5f0:	cf 93       	push	r28
    a5f2:	df 93       	push	r29
    a5f4:	cd b7       	in	r28, 0x3d	; 61
    a5f6:	de b7       	in	r29, 0x3e	; 62
	dma_interrupt(2);
    a5f8:	82 e0       	ldi	r24, 0x02	; 2
    a5fa:	3f df       	rcall	.-386    	; 0xa47a <dma_interrupt>
}
    a5fc:	00 00       	nop
    a5fe:	df 91       	pop	r29
    a600:	cf 91       	pop	r28
    a602:	ff 91       	pop	r31
    a604:	ef 91       	pop	r30
    a606:	bf 91       	pop	r27
    a608:	af 91       	pop	r26
    a60a:	9f 91       	pop	r25
    a60c:	8f 91       	pop	r24
    a60e:	7f 91       	pop	r23
    a610:	6f 91       	pop	r22
    a612:	5f 91       	pop	r21
    a614:	4f 91       	pop	r20
    a616:	3f 91       	pop	r19
    a618:	2f 91       	pop	r18
    a61a:	0f 90       	pop	r0
    a61c:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    a620:	0f 90       	pop	r0
    a622:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    a626:	0f 90       	pop	r0
    a628:	1f 90       	pop	r1
    a62a:	18 95       	reti

0000a62c <__vector_9>:
/**
 * \internal
 * \brief DMA channel 3 interrupt handler
 */
ISR(DMA_CH3_vect)
{
    a62c:	1f 92       	push	r1
    a62e:	0f 92       	push	r0
    a630:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    a634:	0f 92       	push	r0
    a636:	11 24       	eor	r1, r1
    a638:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    a63c:	0f 92       	push	r0
    a63e:	2f 93       	push	r18
    a640:	3f 93       	push	r19
    a642:	4f 93       	push	r20
    a644:	5f 93       	push	r21
    a646:	6f 93       	push	r22
    a648:	7f 93       	push	r23
    a64a:	8f 93       	push	r24
    a64c:	9f 93       	push	r25
    a64e:	af 93       	push	r26
    a650:	bf 93       	push	r27
    a652:	ef 93       	push	r30
    a654:	ff 93       	push	r31
    a656:	cf 93       	push	r28
    a658:	df 93       	push	r29
    a65a:	cd b7       	in	r28, 0x3d	; 61
    a65c:	de b7       	in	r29, 0x3e	; 62
	dma_interrupt(3);
    a65e:	83 e0       	ldi	r24, 0x03	; 3
    a660:	0c df       	rcall	.-488    	; 0xa47a <dma_interrupt>
}
    a662:	00 00       	nop
    a664:	df 91       	pop	r29
    a666:	cf 91       	pop	r28
    a668:	ff 91       	pop	r31
    a66a:	ef 91       	pop	r30
    a66c:	bf 91       	pop	r27
    a66e:	af 91       	pop	r26
    a670:	9f 91       	pop	r25
    a672:	8f 91       	pop	r24
    a674:	7f 91       	pop	r23
    a676:	6f 91       	pop	r22
    a678:	5f 91       	pop	r21
    a67a:	4f 91       	pop	r20
    a67c:	3f 91       	pop	r19
    a67e:	2f 91       	pop	r18
    a680:	0f 90       	pop	r0
    a682:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    a686:	0f 90       	pop	r0
    a688:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    a68c:	0f 90       	pop	r0
    a68e:	1f 90       	pop	r1
    a690:	18 95       	reti

0000a692 <dma_channel_write_config>:
 * \param config Pointer to a DMA channel config, given by a
 *               \ref dma_channel_config
 */
void dma_channel_write_config(dma_channel_num_t num,
		struct dma_channel_config *config)
{
    a692:	cf 93       	push	r28
    a694:	df 93       	push	r29
    a696:	00 d0       	rcall	.+0      	; 0xa698 <dma_channel_write_config+0x6>
    a698:	00 d0       	rcall	.+0      	; 0xa69a <dma_channel_write_config+0x8>
    a69a:	cd b7       	in	r28, 0x3d	; 61
    a69c:	de b7       	in	r29, 0x3e	; 62
    a69e:	8c 83       	std	Y+4, r24	; 0x04
    a6a0:	6d 83       	std	Y+5, r22	; 0x05
    a6a2:	7e 83       	std	Y+6, r23	; 0x06
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);
    a6a4:	8c 81       	ldd	r24, Y+4	; 0x04
    a6a6:	88 2f       	mov	r24, r24
    a6a8:	90 e0       	ldi	r25, 0x00	; 0
    a6aa:	41 96       	adiw	r24, 0x11	; 17
    a6ac:	82 95       	swap	r24
    a6ae:	92 95       	swap	r25
    a6b0:	90 7f       	andi	r25, 0xF0	; 240
    a6b2:	98 27       	eor	r25, r24
    a6b4:	80 7f       	andi	r24, 0xF0	; 240
    a6b6:	98 27       	eor	r25, r24
    a6b8:	89 83       	std	Y+1, r24	; 0x01
	irqflags_t iflags = cpu_irq_save();
    a6ba:	9a 83       	std	Y+2, r25	; 0x02
    a6bc:	90 dd       	rcall	.-1248   	; 0xa1de <cpu_irq_save>
#ifdef CONFIG_HAVE_HUGEMEM
	channel->DESTADDR0 = (uint32_t)config->destaddr;
	channel->DESTADDR1 = (uint32_t)config->destaddr >> 8;
	channel->DESTADDR2 = (uint32_t)config->destaddr >> 16;
#else
	channel->DESTADDR0 = (uint32_t)config->destaddr16;
    a6be:	8b 83       	std	Y+3, r24	; 0x03
    a6c0:	8d 81       	ldd	r24, Y+5	; 0x05
    a6c2:	9e 81       	ldd	r25, Y+6	; 0x06
    a6c4:	fc 01       	movw	r30, r24
    a6c6:	81 85       	ldd	r24, Z+9	; 0x09
    a6c8:	92 85       	ldd	r25, Z+10	; 0x0a
    a6ca:	28 2f       	mov	r18, r24
    a6cc:	89 81       	ldd	r24, Y+1	; 0x01
    a6ce:	9a 81       	ldd	r25, Y+2	; 0x02
    a6d0:	fc 01       	movw	r30, r24
	channel->DESTADDR1 = (uint32_t)config->destaddr16 >> 8;
    a6d2:	24 87       	std	Z+12, r18	; 0x0c
    a6d4:	8d 81       	ldd	r24, Y+5	; 0x05
    a6d6:	9e 81       	ldd	r25, Y+6	; 0x06
    a6d8:	fc 01       	movw	r30, r24
    a6da:	81 85       	ldd	r24, Z+9	; 0x09
    a6dc:	92 85       	ldd	r25, Z+10	; 0x0a
    a6de:	89 2f       	mov	r24, r25
    a6e0:	99 27       	eor	r25, r25
    a6e2:	28 2f       	mov	r18, r24
    a6e4:	89 81       	ldd	r24, Y+1	; 0x01
    a6e6:	9a 81       	ldd	r25, Y+2	; 0x02
    a6e8:	fc 01       	movw	r30, r24
#  if XMEGA_A || XMEGA_AU
	channel->DESTADDR2 = 0;
    a6ea:	25 87       	std	Z+13, r18	; 0x0d
    a6ec:	89 81       	ldd	r24, Y+1	; 0x01
    a6ee:	9a 81       	ldd	r25, Y+2	; 0x02
    a6f0:	fc 01       	movw	r30, r24
#ifdef CONFIG_HAVE_HUGEMEM
	channel->SRCADDR0 = (uint32_t)config->srcaddr;
	channel->SRCADDR1 = (uint32_t)config->srcaddr >> 8;
	channel->SRCADDR2 = (uint32_t)config->srcaddr >> 16;
#else
	channel->SRCADDR0 = (uint32_t)config->srcaddr16;
    a6f2:	16 86       	std	Z+14, r1	; 0x0e
    a6f4:	8d 81       	ldd	r24, Y+5	; 0x05
    a6f6:	9e 81       	ldd	r25, Y+6	; 0x06
    a6f8:	fc 01       	movw	r30, r24
    a6fa:	87 81       	ldd	r24, Z+7	; 0x07
    a6fc:	90 85       	ldd	r25, Z+8	; 0x08
    a6fe:	28 2f       	mov	r18, r24
    a700:	89 81       	ldd	r24, Y+1	; 0x01
    a702:	9a 81       	ldd	r25, Y+2	; 0x02
    a704:	fc 01       	movw	r30, r24
	channel->SRCADDR1 = (uint32_t)config->srcaddr16 >> 8;
    a706:	20 87       	std	Z+8, r18	; 0x08
    a708:	8d 81       	ldd	r24, Y+5	; 0x05
    a70a:	9e 81       	ldd	r25, Y+6	; 0x06
    a70c:	fc 01       	movw	r30, r24
    a70e:	87 81       	ldd	r24, Z+7	; 0x07
    a710:	90 85       	ldd	r25, Z+8	; 0x08
    a712:	89 2f       	mov	r24, r25
    a714:	99 27       	eor	r25, r25
    a716:	28 2f       	mov	r18, r24
    a718:	89 81       	ldd	r24, Y+1	; 0x01
    a71a:	9a 81       	ldd	r25, Y+2	; 0x02
    a71c:	fc 01       	movw	r30, r24
#  if XMEGA_A || XMEGA_AU
	channel->SRCADDR2 = 0;
    a71e:	21 87       	std	Z+9, r18	; 0x09
    a720:	89 81       	ldd	r24, Y+1	; 0x01
    a722:	9a 81       	ldd	r25, Y+2	; 0x02
    a724:	fc 01       	movw	r30, r24
#  endif
#endif

	channel->ADDRCTRL = config->addrctrl;
    a726:	12 86       	std	Z+10, r1	; 0x0a
    a728:	8d 81       	ldd	r24, Y+5	; 0x05
    a72a:	9e 81       	ldd	r25, Y+6	; 0x06
    a72c:	fc 01       	movw	r30, r24
    a72e:	22 81       	ldd	r18, Z+2	; 0x02
    a730:	89 81       	ldd	r24, Y+1	; 0x01
    a732:	9a 81       	ldd	r25, Y+2	; 0x02
    a734:	fc 01       	movw	r30, r24
	channel->TRIGSRC = config->trigsrc;
    a736:	22 83       	std	Z+2, r18	; 0x02
    a738:	8d 81       	ldd	r24, Y+5	; 0x05
    a73a:	9e 81       	ldd	r25, Y+6	; 0x06
    a73c:	fc 01       	movw	r30, r24
    a73e:	23 81       	ldd	r18, Z+3	; 0x03
    a740:	89 81       	ldd	r24, Y+1	; 0x01
    a742:	9a 81       	ldd	r25, Y+2	; 0x02
    a744:	fc 01       	movw	r30, r24
	channel->TRFCNT = config->trfcnt;
    a746:	23 83       	std	Z+3, r18	; 0x03
    a748:	8d 81       	ldd	r24, Y+5	; 0x05
    a74a:	9e 81       	ldd	r25, Y+6	; 0x06
    a74c:	fc 01       	movw	r30, r24
    a74e:	24 81       	ldd	r18, Z+4	; 0x04
    a750:	35 81       	ldd	r19, Z+5	; 0x05
    a752:	89 81       	ldd	r24, Y+1	; 0x01
    a754:	9a 81       	ldd	r25, Y+2	; 0x02
    a756:	fc 01       	movw	r30, r24
    a758:	24 83       	std	Z+4, r18	; 0x04
	channel->REPCNT = config->repcnt;
    a75a:	35 83       	std	Z+5, r19	; 0x05
    a75c:	8d 81       	ldd	r24, Y+5	; 0x05
    a75e:	9e 81       	ldd	r25, Y+6	; 0x06
    a760:	fc 01       	movw	r30, r24
    a762:	26 81       	ldd	r18, Z+6	; 0x06
    a764:	89 81       	ldd	r24, Y+1	; 0x01
    a766:	9a 81       	ldd	r25, Y+2	; 0x02
    a768:	fc 01       	movw	r30, r24

	channel->CTRLB = config->ctrlb;
    a76a:	26 83       	std	Z+6, r18	; 0x06
    a76c:	8d 81       	ldd	r24, Y+5	; 0x05
    a76e:	9e 81       	ldd	r25, Y+6	; 0x06
    a770:	fc 01       	movw	r30, r24
    a772:	21 81       	ldd	r18, Z+1	; 0x01
    a774:	89 81       	ldd	r24, Y+1	; 0x01
    a776:	9a 81       	ldd	r25, Y+2	; 0x02
    a778:	fc 01       	movw	r30, r24

	/* Make sure the DMA channel is not enabled before dma_channel_enable()
	 * is called.
	 */
#if XMEGA_A || XMEGA_AU
	channel->CTRLA = config->ctrla & ~DMA_CH_ENABLE_bm;
    a77a:	21 83       	std	Z+1, r18	; 0x01
    a77c:	8d 81       	ldd	r24, Y+5	; 0x05
    a77e:	9e 81       	ldd	r25, Y+6	; 0x06
    a780:	fc 01       	movw	r30, r24
    a782:	80 81       	ld	r24, Z
    a784:	28 2f       	mov	r18, r24
    a786:	2f 77       	andi	r18, 0x7F	; 127
    a788:	89 81       	ldd	r24, Y+1	; 0x01
    a78a:	9a 81       	ldd	r25, Y+2	; 0x02
#else
	channel->CTRLA = config->ctrla & ~DMA_CH_CHEN_bm;
#endif

	cpu_irq_restore(iflags);
    a78c:	fc 01       	movw	r30, r24
    a78e:	20 83       	st	Z, r18
}
    a790:	8b 81       	ldd	r24, Y+3	; 0x03
    a792:	35 dd       	rcall	.-1430   	; 0xa1fe <cpu_irq_restore>
    a794:	00 00       	nop
    a796:	26 96       	adiw	r28, 0x06	; 6
    a798:	cd bf       	out	0x3d, r28	; 61
    a79a:	de bf       	out	0x3e, r29	; 62
    a79c:	df 91       	pop	r29
    a79e:	cf 91       	pop	r28
    a7a0:	08 95       	ret

0000a7a2 <osc_get_rate>:
				vbat_status = VBAT_STATUS_OK;
			}
		}
	}
	return vbat_status;
}
    a7a2:	cf 93       	push	r28
    a7a4:	df 93       	push	r29
    a7a6:	1f 92       	push	r1
    a7a8:	cd b7       	in	r28, 0x3d	; 61
    a7aa:	de b7       	in	r29, 0x3e	; 62
    a7ac:	89 83       	std	Y+1, r24	; 0x01
    a7ae:	89 81       	ldd	r24, Y+1	; 0x01
    a7b0:	88 2f       	mov	r24, r24
    a7b2:	90 e0       	ldi	r25, 0x00	; 0
    a7b4:	82 30       	cpi	r24, 0x02	; 2
    a7b6:	91 05       	cpc	r25, r1
    a7b8:	89 f0       	breq	.+34     	; 0xa7dc <osc_get_rate+0x3a>
    a7ba:	83 30       	cpi	r24, 0x03	; 3
    a7bc:	91 05       	cpc	r25, r1
    a7be:	1c f4       	brge	.+6      	; 0xa7c6 <osc_get_rate+0x24>
    a7c0:	01 97       	sbiw	r24, 0x01	; 1
    a7c2:	39 f0       	breq	.+14     	; 0xa7d2 <osc_get_rate+0x30>
    a7c4:	1a c0       	rjmp	.+52     	; 0xa7fa <osc_get_rate+0x58>
    a7c6:	84 30       	cpi	r24, 0x04	; 4
    a7c8:	91 05       	cpc	r25, r1
    a7ca:	69 f0       	breq	.+26     	; 0xa7e6 <osc_get_rate+0x44>
    a7cc:	08 97       	sbiw	r24, 0x08	; 8
    a7ce:	81 f0       	breq	.+32     	; 0xa7f0 <osc_get_rate+0x4e>
    a7d0:	14 c0       	rjmp	.+40     	; 0xa7fa <osc_get_rate+0x58>
    a7d2:	80 e8       	ldi	r24, 0x80	; 128
    a7d4:	94 e8       	ldi	r25, 0x84	; 132
    a7d6:	ae e1       	ldi	r26, 0x1E	; 30
    a7d8:	b0 e0       	ldi	r27, 0x00	; 0
    a7da:	12 c0       	rjmp	.+36     	; 0xa800 <osc_get_rate+0x5e>
    a7dc:	80 e0       	ldi	r24, 0x00	; 0
    a7de:	9c e6       	ldi	r25, 0x6C	; 108
    a7e0:	ac ed       	ldi	r26, 0xDC	; 220
    a7e2:	b2 e0       	ldi	r27, 0x02	; 2
    a7e4:	0d c0       	rjmp	.+26     	; 0xa800 <osc_get_rate+0x5e>
    a7e6:	80 e0       	ldi	r24, 0x00	; 0
    a7e8:	90 e8       	ldi	r25, 0x80	; 128
    a7ea:	a0 e0       	ldi	r26, 0x00	; 0
    a7ec:	b0 e0       	ldi	r27, 0x00	; 0
    a7ee:	08 c0       	rjmp	.+16     	; 0xa800 <osc_get_rate+0x5e>
    a7f0:	80 e0       	ldi	r24, 0x00	; 0
    a7f2:	9d e2       	ldi	r25, 0x2D	; 45
    a7f4:	a1 e3       	ldi	r26, 0x31	; 49
    a7f6:	b1 e0       	ldi	r27, 0x01	; 1
    a7f8:	03 c0       	rjmp	.+6      	; 0xa800 <osc_get_rate+0x5e>
    a7fa:	80 e0       	ldi	r24, 0x00	; 0
    a7fc:	90 e0       	ldi	r25, 0x00	; 0
    a7fe:	dc 01       	movw	r26, r24
    a800:	bc 01       	movw	r22, r24
    a802:	cd 01       	movw	r24, r26
    a804:	0f 90       	pop	r0
    a806:	df 91       	pop	r29
    a808:	cf 91       	pop	r28
    a80a:	08 95       	ret

0000a80c <pll_get_default_rate_priv>:
    a80c:	cf 93       	push	r28
    a80e:	df 93       	push	r29
    a810:	cd b7       	in	r28, 0x3d	; 61
    a812:	de b7       	in	r29, 0x3e	; 62
    a814:	29 97       	sbiw	r28, 0x09	; 9
    a816:	cd bf       	out	0x3d, r28	; 61
    a818:	de bf       	out	0x3e, r29	; 62
    a81a:	8d 83       	std	Y+5, r24	; 0x05
    a81c:	6e 83       	std	Y+6, r22	; 0x06
    a81e:	7f 83       	std	Y+7, r23	; 0x07
    a820:	48 87       	std	Y+8, r20	; 0x08
    a822:	59 87       	std	Y+9, r21	; 0x09
    a824:	8d 81       	ldd	r24, Y+5	; 0x05
    a826:	88 2f       	mov	r24, r24
    a828:	90 e0       	ldi	r25, 0x00	; 0
    a82a:	80 38       	cpi	r24, 0x80	; 128
    a82c:	91 05       	cpc	r25, r1
    a82e:	79 f0       	breq	.+30     	; 0xa84e <pll_get_default_rate_priv+0x42>
    a830:	80 3c       	cpi	r24, 0xC0	; 192
    a832:	91 05       	cpc	r25, r1
    a834:	a9 f0       	breq	.+42     	; 0xa860 <pll_get_default_rate_priv+0x54>
    a836:	89 2b       	or	r24, r25
    a838:	09 f0       	breq	.+2      	; 0xa83c <pll_get_default_rate_priv+0x30>
    a83a:	1b c0       	rjmp	.+54     	; 0xa872 <pll_get_default_rate_priv+0x66>
    a83c:	80 e8       	ldi	r24, 0x80	; 128
    a83e:	94 e8       	ldi	r25, 0x84	; 132
    a840:	ae e1       	ldi	r26, 0x1E	; 30
    a842:	b0 e0       	ldi	r27, 0x00	; 0
    a844:	89 83       	std	Y+1, r24	; 0x01
    a846:	9a 83       	std	Y+2, r25	; 0x02
    a848:	ab 83       	std	Y+3, r26	; 0x03
    a84a:	bc 83       	std	Y+4, r27	; 0x04
    a84c:	12 c0       	rjmp	.+36     	; 0xa872 <pll_get_default_rate_priv+0x66>
    a84e:	80 e0       	ldi	r24, 0x00	; 0
    a850:	9b e1       	ldi	r25, 0x1B	; 27
    a852:	a7 eb       	ldi	r26, 0xB7	; 183
    a854:	b0 e0       	ldi	r27, 0x00	; 0
    a856:	89 83       	std	Y+1, r24	; 0x01
    a858:	9a 83       	std	Y+2, r25	; 0x02
    a85a:	ab 83       	std	Y+3, r26	; 0x03
    a85c:	bc 83       	std	Y+4, r27	; 0x04
    a85e:	09 c0       	rjmp	.+18     	; 0xa872 <pll_get_default_rate_priv+0x66>
    a860:	88 e0       	ldi	r24, 0x08	; 8
    a862:	9f df       	rcall	.-194    	; 0xa7a2 <osc_get_rate>
    a864:	dc 01       	movw	r26, r24
    a866:	cb 01       	movw	r24, r22
    a868:	89 83       	std	Y+1, r24	; 0x01
    a86a:	9a 83       	std	Y+2, r25	; 0x02
    a86c:	ab 83       	std	Y+3, r26	; 0x03
    a86e:	bc 83       	std	Y+4, r27	; 0x04
    a870:	00 00       	nop
    a872:	8e 81       	ldd	r24, Y+6	; 0x06
    a874:	9f 81       	ldd	r25, Y+7	; 0x07
    a876:	cc 01       	movw	r24, r24
    a878:	a0 e0       	ldi	r26, 0x00	; 0
    a87a:	b0 e0       	ldi	r27, 0x00	; 0
    a87c:	29 81       	ldd	r18, Y+1	; 0x01
    a87e:	3a 81       	ldd	r19, Y+2	; 0x02
    a880:	4b 81       	ldd	r20, Y+3	; 0x03
    a882:	5c 81       	ldd	r21, Y+4	; 0x04
    a884:	bc 01       	movw	r22, r24
    a886:	cd 01       	movw	r24, r26
    a888:	0f 94 c8 2d 	call	0x25b90	; 0x25b90 <__mulsi3>
    a88c:	dc 01       	movw	r26, r24
    a88e:	cb 01       	movw	r24, r22
    a890:	89 83       	std	Y+1, r24	; 0x01
    a892:	9a 83       	std	Y+2, r25	; 0x02
    a894:	ab 83       	std	Y+3, r26	; 0x03
    a896:	bc 83       	std	Y+4, r27	; 0x04
    a898:	89 81       	ldd	r24, Y+1	; 0x01
    a89a:	9a 81       	ldd	r25, Y+2	; 0x02
    a89c:	ab 81       	ldd	r26, Y+3	; 0x03
    a89e:	bc 81       	ldd	r27, Y+4	; 0x04
    a8a0:	bc 01       	movw	r22, r24
    a8a2:	cd 01       	movw	r24, r26
    a8a4:	29 96       	adiw	r28, 0x09	; 9
    a8a6:	cd bf       	out	0x3d, r28	; 61
    a8a8:	de bf       	out	0x3e, r29	; 62
    a8aa:	df 91       	pop	r29
    a8ac:	cf 91       	pop	r28
    a8ae:	08 95       	ret

0000a8b0 <sysclk_get_main_hz>:
    a8b0:	cf 93       	push	r28
    a8b2:	df 93       	push	r29
    a8b4:	cd b7       	in	r28, 0x3d	; 61
    a8b6:	de b7       	in	r29, 0x3e	; 62
    a8b8:	41 e0       	ldi	r20, 0x01	; 1
    a8ba:	50 e0       	ldi	r21, 0x00	; 0
    a8bc:	63 e0       	ldi	r22, 0x03	; 3
    a8be:	70 e0       	ldi	r23, 0x00	; 0
    a8c0:	80 ec       	ldi	r24, 0xC0	; 192
    a8c2:	a4 df       	rcall	.-184    	; 0xa80c <pll_get_default_rate_priv>
    a8c4:	dc 01       	movw	r26, r24
    a8c6:	cb 01       	movw	r24, r22
    a8c8:	bc 01       	movw	r22, r24
    a8ca:	cd 01       	movw	r24, r26
    a8cc:	df 91       	pop	r29
    a8ce:	cf 91       	pop	r28
    a8d0:	08 95       	ret

0000a8d2 <sysclk_get_per4_hz>:
    a8d2:	cf 93       	push	r28
    a8d4:	df 93       	push	r29
    a8d6:	1f 92       	push	r1
    a8d8:	cd b7       	in	r28, 0x3d	; 61
    a8da:	de b7       	in	r29, 0x3e	; 62
    a8dc:	19 82       	std	Y+1, r1	; 0x01
    a8de:	e8 df       	rcall	.-48     	; 0xa8b0 <sysclk_get_main_hz>
    a8e0:	dc 01       	movw	r26, r24
    a8e2:	cb 01       	movw	r24, r22
    a8e4:	29 81       	ldd	r18, Y+1	; 0x01
    a8e6:	22 2f       	mov	r18, r18
    a8e8:	30 e0       	ldi	r19, 0x00	; 0
    a8ea:	04 c0       	rjmp	.+8      	; 0xa8f4 <sysclk_get_per4_hz+0x22>
    a8ec:	b6 95       	lsr	r27
    a8ee:	a7 95       	ror	r26
    a8f0:	97 95       	ror	r25
    a8f2:	87 95       	ror	r24
    a8f4:	2a 95       	dec	r18
    a8f6:	d2 f7       	brpl	.-12     	; 0xa8ec <sysclk_get_per4_hz+0x1a>
    a8f8:	bc 01       	movw	r22, r24
    a8fa:	cd 01       	movw	r24, r26
    a8fc:	0f 90       	pop	r0
    a8fe:	df 91       	pop	r29
    a900:	cf 91       	pop	r28
    a902:	08 95       	ret

0000a904 <sysclk_get_per2_hz>:
    a904:	cf 93       	push	r28
    a906:	df 93       	push	r29
    a908:	cd b7       	in	r28, 0x3d	; 61
    a90a:	de b7       	in	r29, 0x3e	; 62
    a90c:	e2 df       	rcall	.-60     	; 0xa8d2 <sysclk_get_per4_hz>
    a90e:	dc 01       	movw	r26, r24
    a910:	cb 01       	movw	r24, r22
    a912:	bc 01       	movw	r22, r24
    a914:	cd 01       	movw	r24, r26
    a916:	df 91       	pop	r29
    a918:	cf 91       	pop	r28
    a91a:	08 95       	ret

0000a91c <sysclk_get_per_hz>:
    a91c:	cf 93       	push	r28
    a91e:	df 93       	push	r29
    a920:	cd b7       	in	r28, 0x3d	; 61
    a922:	de b7       	in	r29, 0x3e	; 62
    a924:	ef df       	rcall	.-34     	; 0xa904 <sysclk_get_per2_hz>
    a926:	dc 01       	movw	r26, r24
    a928:	cb 01       	movw	r24, r22
    a92a:	b6 95       	lsr	r27
    a92c:	a7 95       	ror	r26
    a92e:	97 95       	ror	r25
    a930:	87 95       	ror	r24
    a932:	bc 01       	movw	r22, r24
    a934:	cd 01       	movw	r24, r26
    a936:	df 91       	pop	r29
    a938:	cf 91       	pop	r28
    a93a:	08 95       	ret

0000a93c <sysclk_get_cpu_hz>:
    a93c:	cf 93       	push	r28
    a93e:	df 93       	push	r29
    a940:	cd b7       	in	r28, 0x3d	; 61
    a942:	de b7       	in	r29, 0x3e	; 62
    a944:	eb df       	rcall	.-42     	; 0xa91c <sysclk_get_per_hz>
    a946:	dc 01       	movw	r26, r24
    a948:	cb 01       	movw	r24, r22
    a94a:	bc 01       	movw	r22, r24
    a94c:	cd 01       	movw	r24, r26
    a94e:	df 91       	pop	r29
    a950:	cf 91       	pop	r28
    a952:	08 95       	ret

0000a954 <__portable_avr_delay_cycles>:
    a954:	04 c0       	rjmp	.+8      	; 0xa95e <__portable_avr_delay_cycles+0xa>
    a956:	61 50       	subi	r22, 0x01	; 1
    a958:	71 09       	sbc	r23, r1
    a95a:	81 09       	sbc	r24, r1
    a95c:	91 09       	sbc	r25, r1
    a95e:	61 15       	cp	r22, r1
    a960:	71 05       	cpc	r23, r1
    a962:	81 05       	cpc	r24, r1
    a964:	91 05       	cpc	r25, r1
    a966:	b9 f7       	brne	.-18     	; 0xa956 <__portable_avr_delay_cycles+0x2>
    a968:	08 95       	ret

0000a96a <rtc_get_counter>:
    a96a:	cf 93       	push	r28
    a96c:	df 93       	push	r29
    a96e:	cd b7       	in	r28, 0x3d	; 61
    a970:	de b7       	in	r29, 0x3e	; 62
    a972:	80 e2       	ldi	r24, 0x20	; 32
    a974:	94 e0       	ldi	r25, 0x04	; 4
    a976:	20 e1       	ldi	r18, 0x10	; 16
    a978:	fc 01       	movw	r30, r24
    a97a:	21 83       	std	Z+1, r18	; 0x01
    a97c:	00 00       	nop
    a97e:	80 e2       	ldi	r24, 0x20	; 32
    a980:	94 e0       	ldi	r25, 0x04	; 4
    a982:	fc 01       	movw	r30, r24
    a984:	81 81       	ldd	r24, Z+1	; 0x01
    a986:	88 2f       	mov	r24, r24
    a988:	90 e0       	ldi	r25, 0x00	; 0
    a98a:	80 71       	andi	r24, 0x10	; 16
    a98c:	99 27       	eor	r25, r25
    a98e:	89 2b       	or	r24, r25
    a990:	b1 f7       	brne	.-20     	; 0xa97e <rtc_get_counter+0x14>
    a992:	80 e2       	ldi	r24, 0x20	; 32
    a994:	94 e0       	ldi	r25, 0x04	; 4
    a996:	fc 01       	movw	r30, r24
    a998:	84 81       	ldd	r24, Z+4	; 0x04
    a99a:	95 81       	ldd	r25, Z+5	; 0x05
    a99c:	a6 81       	ldd	r26, Z+6	; 0x06
    a99e:	b7 81       	ldd	r27, Z+7	; 0x07
    a9a0:	bc 01       	movw	r22, r24
    a9a2:	cd 01       	movw	r24, r26
    a9a4:	df 91       	pop	r29
    a9a6:	cf 91       	pop	r28
    a9a8:	08 95       	ret

0000a9aa <rtc_get_time>:
    a9aa:	cf 93       	push	r28
    a9ac:	df 93       	push	r29
    a9ae:	cd b7       	in	r28, 0x3d	; 61
    a9b0:	de b7       	in	r29, 0x3e	; 62
    a9b2:	db df       	rcall	.-74     	; 0xa96a <rtc_get_counter>
    a9b4:	dc 01       	movw	r26, r24
    a9b6:	cb 01       	movw	r24, r22
    a9b8:	bc 01       	movw	r22, r24
    a9ba:	cd 01       	movw	r24, r26
    a9bc:	df 91       	pop	r29
    a9be:	cf 91       	pop	r28
    a9c0:	08 95       	ret

0000a9c2 <rtc_set_alarm>:
    a9c2:	cf 93       	push	r28
    a9c4:	df 93       	push	r29
    a9c6:	00 d0       	rcall	.+0      	; 0xa9c8 <rtc_set_alarm+0x6>
    a9c8:	1f 92       	push	r1
    a9ca:	cd b7       	in	r28, 0x3d	; 61
    a9cc:	de b7       	in	r29, 0x3e	; 62
    a9ce:	69 83       	std	Y+1, r22	; 0x01
    a9d0:	7a 83       	std	Y+2, r23	; 0x02
    a9d2:	8b 83       	std	Y+3, r24	; 0x03
    a9d4:	9c 83       	std	Y+4, r25	; 0x04
    a9d6:	80 e2       	ldi	r24, 0x20	; 32
    a9d8:	94 e0       	ldi	r25, 0x04	; 4
    a9da:	24 e0       	ldi	r18, 0x04	; 4
    a9dc:	fc 01       	movw	r30, r24
    a9de:	22 83       	std	Z+2, r18	; 0x02
    a9e0:	20 e2       	ldi	r18, 0x20	; 32
    a9e2:	34 e0       	ldi	r19, 0x04	; 4
    a9e4:	89 81       	ldd	r24, Y+1	; 0x01
    a9e6:	9a 81       	ldd	r25, Y+2	; 0x02
    a9e8:	ab 81       	ldd	r26, Y+3	; 0x03
    a9ea:	bc 81       	ldd	r27, Y+4	; 0x04
    a9ec:	f9 01       	movw	r30, r18
    a9ee:	84 87       	std	Z+12, r24	; 0x0c
    a9f0:	95 87       	std	Z+13, r25	; 0x0d
    a9f2:	a6 87       	std	Z+14, r26	; 0x0e
    a9f4:	b7 87       	std	Z+15, r27	; 0x0f
    a9f6:	80 e2       	ldi	r24, 0x20	; 32
    a9f8:	94 e0       	ldi	r25, 0x04	; 4
    a9fa:	22 e0       	ldi	r18, 0x02	; 2
    a9fc:	fc 01       	movw	r30, r24
    a9fe:	23 83       	std	Z+3, r18	; 0x03
    aa00:	00 00       	nop
    aa02:	24 96       	adiw	r28, 0x04	; 4
    aa04:	cd bf       	out	0x3d, r28	; 61
    aa06:	de bf       	out	0x3e, r29	; 62
    aa08:	df 91       	pop	r29
    aa0a:	cf 91       	pop	r28
    aa0c:	08 95       	ret

0000aa0e <rtc_set_callback>:
    aa0e:	cf 93       	push	r28
    aa10:	df 93       	push	r29
    aa12:	1f 92       	push	r1
    aa14:	1f 92       	push	r1
    aa16:	cd b7       	in	r28, 0x3d	; 61
    aa18:	de b7       	in	r29, 0x3e	; 62
    aa1a:	89 83       	std	Y+1, r24	; 0x01
    aa1c:	9a 83       	std	Y+2, r25	; 0x02
    aa1e:	89 81       	ldd	r24, Y+1	; 0x01
    aa20:	9a 81       	ldd	r25, Y+2	; 0x02
    aa22:	80 93 45 31 	sts	0x3145, r24	; 0x803145 <rtc_data>
    aa26:	90 93 46 31 	sts	0x3146, r25	; 0x803146 <rtc_data+0x1>
    aa2a:	00 00       	nop
    aa2c:	0f 90       	pop	r0
    aa2e:	0f 90       	pop	r0
    aa30:	df 91       	pop	r29
    aa32:	cf 91       	pop	r28
    aa34:	08 95       	ret

0000aa36 <vbat_init>:
 * The default clock rate to the RTC32 is 1Hz but this can be changed to 1024Hz
 * by the user in the module configuration by defining
 * \ref CONFIG_RTC32_CLOCK_1024HZ.
 */
static void vbat_init(void)
{
    aa36:	2f 92       	push	r2
    aa38:	3f 92       	push	r3
    aa3a:	4f 92       	push	r4
    aa3c:	5f 92       	push	r5
    aa3e:	6f 92       	push	r6
    aa40:	7f 92       	push	r7
    aa42:	8f 92       	push	r8
    aa44:	9f 92       	push	r9
    aa46:	af 92       	push	r10
    aa48:	bf 92       	push	r11
    aa4a:	cf 92       	push	r12
    aa4c:	df 92       	push	r13
    aa4e:	ef 92       	push	r14
    aa50:	ff 92       	push	r15
    aa52:	0f 93       	push	r16
    aa54:	1f 93       	push	r17
    aa56:	cf 93       	push	r28
    aa58:	df 93       	push	r29
    aa5a:	cd b7       	in	r28, 0x3d	; 61
    aa5c:	de b7       	in	r29, 0x3e	; 62
    aa5e:	68 97       	sbiw	r28, 0x18	; 24
    aa60:	cd bf       	out	0x3d, r28	; 61
    aa62:	de bf       	out	0x3e, r29	; 62
	// Enable access to VBAT
	VBAT.CTRL |= VBAT_ACCEN_bm;
    aa64:	80 ef       	ldi	r24, 0xF0	; 240
    aa66:	90 e0       	ldi	r25, 0x00	; 0
    aa68:	20 ef       	ldi	r18, 0xF0	; 240
    aa6a:	30 e0       	ldi	r19, 0x00	; 0
    aa6c:	f9 01       	movw	r30, r18
    aa6e:	20 81       	ld	r18, Z
    aa70:	22 60       	ori	r18, 0x02	; 2
    aa72:	fc 01       	movw	r30, r24
    aa74:	20 83       	st	Z, r18

	ccp_write_io((void *)&VBAT.CTRL, VBAT_RESET_bm);
    aa76:	61 e0       	ldi	r22, 0x01	; 1
    aa78:	80 ef       	ldi	r24, 0xF0	; 240
    aa7a:	90 e0       	ldi	r25, 0x00	; 0
    aa7c:	0f 94 9a 25 	call	0x24b34	; 0x24b34 <ccp_write_io>

	VBAT.CTRL |= VBAT_XOSCFDEN_bm;
    aa80:	80 ef       	ldi	r24, 0xF0	; 240
    aa82:	90 e0       	ldi	r25, 0x00	; 0
    aa84:	20 ef       	ldi	r18, 0xF0	; 240
    aa86:	30 e0       	ldi	r19, 0x00	; 0
    aa88:	f9 01       	movw	r30, r18
    aa8a:	20 81       	ld	r18, Z
    aa8c:	24 60       	ori	r18, 0x04	; 4
    aa8e:	fc 01       	movw	r30, r24
	/* This delay is needed to give the voltage in the backup system some
	* time to stabilize before we turn on the oscillator. If we do not
	* have this delay we may get a failure detection.
	*/
	delay_us(200);
    aa90:	20 83       	st	Z, r18
    aa92:	54 df       	rcall	.-344    	; 0xa93c <sysclk_get_cpu_hz>
    aa94:	dc 01       	movw	r26, r24
    aa96:	cb 01       	movw	r24, r22
    aa98:	9c 01       	movw	r18, r24
    aa9a:	ad 01       	movw	r20, r26
    aa9c:	60 e0       	ldi	r22, 0x00	; 0
    aa9e:	70 e0       	ldi	r23, 0x00	; 0
    aaa0:	cb 01       	movw	r24, r22
    aaa2:	82 2e       	mov	r8, r18
    aaa4:	93 2e       	mov	r9, r19
    aaa6:	a4 2e       	mov	r10, r20
    aaa8:	b5 2e       	mov	r11, r21
    aaaa:	c6 2e       	mov	r12, r22
    aaac:	d7 2e       	mov	r13, r23
    aaae:	e8 2e       	mov	r14, r24
    aab0:	f9 2e       	mov	r15, r25
    aab2:	28 2d       	mov	r18, r8
    aab4:	39 2d       	mov	r19, r9
    aab6:	4a 2d       	mov	r20, r10
    aab8:	5b 2d       	mov	r21, r11
    aaba:	6c 2d       	mov	r22, r12
    aabc:	7d 2d       	mov	r23, r13
    aabe:	8e 2d       	mov	r24, r14
    aac0:	9f 2d       	mov	r25, r15
    aac2:	03 e0       	ldi	r16, 0x03	; 3
    aac4:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    aac8:	29 83       	std	Y+1, r18	; 0x01
    aaca:	3a 83       	std	Y+2, r19	; 0x02
    aacc:	4b 83       	std	Y+3, r20	; 0x03
    aace:	5c 83       	std	Y+4, r21	; 0x04
    aad0:	6d 83       	std	Y+5, r22	; 0x05
    aad2:	7e 83       	std	Y+6, r23	; 0x06
    aad4:	8f 83       	std	Y+7, r24	; 0x07
    aad6:	98 87       	std	Y+8, r25	; 0x08
    aad8:	89 80       	ldd	r8, Y+1	; 0x01
    aada:	9a 80       	ldd	r9, Y+2	; 0x02
    aadc:	ab 80       	ldd	r10, Y+3	; 0x03
    aade:	bc 80       	ldd	r11, Y+4	; 0x04
    aae0:	cd 80       	ldd	r12, Y+5	; 0x05
    aae2:	de 80       	ldd	r13, Y+6	; 0x06
    aae4:	ef 80       	ldd	r14, Y+7	; 0x07
    aae6:	f8 84       	ldd	r15, Y+8	; 0x08
    aae8:	28 2d       	mov	r18, r8
    aaea:	39 2d       	mov	r19, r9
    aaec:	4a 2d       	mov	r20, r10
    aaee:	5b 2d       	mov	r21, r11
    aaf0:	6c 2d       	mov	r22, r12
    aaf2:	7d 2d       	mov	r23, r13
    aaf4:	8e 2d       	mov	r24, r14
    aaf6:	9f 2d       	mov	r25, r15
    aaf8:	02 e0       	ldi	r16, 0x02	; 2
    aafa:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    aafe:	29 87       	std	Y+9, r18	; 0x09
    ab00:	3a 87       	std	Y+10, r19	; 0x0a
    ab02:	4b 87       	std	Y+11, r20	; 0x0b
    ab04:	5c 87       	std	Y+12, r21	; 0x0c
    ab06:	6d 87       	std	Y+13, r22	; 0x0d
    ab08:	7e 87       	std	Y+14, r23	; 0x0e
    ab0a:	8f 87       	std	Y+15, r24	; 0x0f
    ab0c:	98 8b       	std	Y+16, r25	; 0x10
    ab0e:	28 2d       	mov	r18, r8
    ab10:	39 2d       	mov	r19, r9
    ab12:	4a 2d       	mov	r20, r10
    ab14:	5b 2d       	mov	r21, r11
    ab16:	6c 2d       	mov	r22, r12
    ab18:	7d 2d       	mov	r23, r13
    ab1a:	8e 2d       	mov	r24, r14
    ab1c:	9f 2d       	mov	r25, r15
    ab1e:	a9 84       	ldd	r10, Y+9	; 0x09
    ab20:	ba 84       	ldd	r11, Y+10	; 0x0a
    ab22:	cb 84       	ldd	r12, Y+11	; 0x0b
    ab24:	dc 84       	ldd	r13, Y+12	; 0x0c
    ab26:	ed 84       	ldd	r14, Y+13	; 0x0d
    ab28:	fe 84       	ldd	r15, Y+14	; 0x0e
    ab2a:	0f 85       	ldd	r16, Y+15	; 0x0f
    ab2c:	18 89       	ldd	r17, Y+16	; 0x10
    ab2e:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    ab32:	82 2e       	mov	r8, r18
    ab34:	93 2e       	mov	r9, r19
    ab36:	a4 2e       	mov	r10, r20
    ab38:	b5 2e       	mov	r11, r21
    ab3a:	c6 2e       	mov	r12, r22
    ab3c:	d7 2e       	mov	r13, r23
    ab3e:	e8 2e       	mov	r14, r24
    ab40:	f9 2e       	mov	r15, r25
    ab42:	28 2d       	mov	r18, r8
    ab44:	39 2d       	mov	r19, r9
    ab46:	4a 2d       	mov	r20, r10
    ab48:	5b 2d       	mov	r21, r11
    ab4a:	6c 2d       	mov	r22, r12
    ab4c:	7d 2d       	mov	r23, r13
    ab4e:	8e 2d       	mov	r24, r14
    ab50:	9f 2d       	mov	r25, r15
    ab52:	02 e0       	ldi	r16, 0x02	; 2
    ab54:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    ab58:	29 8b       	std	Y+17, r18	; 0x11
    ab5a:	3a 8b       	std	Y+18, r19	; 0x12
    ab5c:	4b 8b       	std	Y+19, r20	; 0x13
    ab5e:	5c 8b       	std	Y+20, r21	; 0x14
    ab60:	6d 8b       	std	Y+21, r22	; 0x15
    ab62:	7e 8b       	std	Y+22, r23	; 0x16
    ab64:	8f 8b       	std	Y+23, r24	; 0x17
    ab66:	98 8f       	std	Y+24, r25	; 0x18
    ab68:	28 2d       	mov	r18, r8
    ab6a:	39 2d       	mov	r19, r9
    ab6c:	4a 2d       	mov	r20, r10
    ab6e:	5b 2d       	mov	r21, r11
    ab70:	6c 2d       	mov	r22, r12
    ab72:	7d 2d       	mov	r23, r13
    ab74:	8e 2d       	mov	r24, r14
    ab76:	9f 2d       	mov	r25, r15
    ab78:	a9 88       	ldd	r10, Y+17	; 0x11
    ab7a:	ba 88       	ldd	r11, Y+18	; 0x12
    ab7c:	cb 88       	ldd	r12, Y+19	; 0x13
    ab7e:	dc 88       	ldd	r13, Y+20	; 0x14
    ab80:	ed 88       	ldd	r14, Y+21	; 0x15
    ab82:	fe 88       	ldd	r15, Y+22	; 0x16
    ab84:	0f 89       	ldd	r16, Y+23	; 0x17
    ab86:	18 8d       	ldd	r17, Y+24	; 0x18
    ab88:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    ab8c:	22 2e       	mov	r2, r18
    ab8e:	33 2e       	mov	r3, r19
    ab90:	44 2e       	mov	r4, r20
    ab92:	55 2e       	mov	r5, r21
    ab94:	66 2e       	mov	r6, r22
    ab96:	77 2e       	mov	r7, r23
    ab98:	88 2e       	mov	r8, r24
    ab9a:	99 2e       	mov	r9, r25
    ab9c:	0f 2e       	mov	r0, r31
    ab9e:	f6 e0       	ldi	r31, 0x06	; 6
    aba0:	af 2e       	mov	r10, r31
    aba2:	f0 2d       	mov	r31, r0
    aba4:	b1 2c       	mov	r11, r1
    aba6:	c1 2c       	mov	r12, r1
    aba8:	d1 2c       	mov	r13, r1
    abaa:	e1 2c       	mov	r14, r1
    abac:	f1 2c       	mov	r15, r1
    abae:	00 e0       	ldi	r16, 0x00	; 0
    abb0:	10 e0       	ldi	r17, 0x00	; 0
    abb2:	22 2d       	mov	r18, r2
    abb4:	33 2d       	mov	r19, r3
    abb6:	44 2d       	mov	r20, r4
    abb8:	55 2d       	mov	r21, r5
    abba:	66 2d       	mov	r22, r6
    abbc:	77 2d       	mov	r23, r7
    abbe:	88 2d       	mov	r24, r8
    abc0:	99 2d       	mov	r25, r9
    abc2:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    abc6:	22 2e       	mov	r2, r18
    abc8:	33 2e       	mov	r3, r19
    abca:	44 2e       	mov	r4, r20
    abcc:	55 2e       	mov	r5, r21
    abce:	66 2e       	mov	r6, r22
    abd0:	77 2e       	mov	r7, r23
    abd2:	88 2e       	mov	r8, r24
    abd4:	99 2e       	mov	r9, r25
    abd6:	a2 2c       	mov	r10, r2
    abd8:	b3 2c       	mov	r11, r3
    abda:	c4 2c       	mov	r12, r4
    abdc:	d5 2c       	mov	r13, r5
    abde:	e6 2c       	mov	r14, r6
    abe0:	f7 2c       	mov	r15, r7
    abe2:	08 2d       	mov	r16, r8
    abe4:	19 2d       	mov	r17, r9
    abe6:	2a 2d       	mov	r18, r10
    abe8:	3b 2d       	mov	r19, r11
    abea:	4c 2d       	mov	r20, r12
    abec:	5d 2d       	mov	r21, r13
    abee:	6e 2d       	mov	r22, r14
    abf0:	7f 2d       	mov	r23, r15
    abf2:	80 2f       	mov	r24, r16
    abf4:	91 2f       	mov	r25, r17
    abf6:	21 5c       	subi	r18, 0xC1	; 193
    abf8:	3d 4b       	sbci	r19, 0xBD	; 189
    abfa:	40 4f       	sbci	r20, 0xF0	; 240
    abfc:	5f 4f       	sbci	r21, 0xFF	; 255
    abfe:	6f 4f       	sbci	r22, 0xFF	; 255
    ac00:	7f 4f       	sbci	r23, 0xFF	; 255
    ac02:	8f 4f       	sbci	r24, 0xFF	; 255
    ac04:	9f 4f       	sbci	r25, 0xFF	; 255
    ac06:	a2 2e       	mov	r10, r18
    ac08:	b3 2e       	mov	r11, r19
    ac0a:	c4 2e       	mov	r12, r20
    ac0c:	d5 2e       	mov	r13, r21
    ac0e:	e6 2e       	mov	r14, r22
    ac10:	f7 2e       	mov	r15, r23
    ac12:	08 2f       	mov	r16, r24
    ac14:	19 2f       	mov	r17, r25
    ac16:	2a 2d       	mov	r18, r10
    ac18:	3b 2d       	mov	r19, r11
    ac1a:	4c 2d       	mov	r20, r12
    ac1c:	5d 2d       	mov	r21, r13
    ac1e:	6e 2d       	mov	r22, r14
    ac20:	7f 2d       	mov	r23, r15
    ac22:	80 2f       	mov	r24, r16
    ac24:	91 2f       	mov	r25, r17
    ac26:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    ac2a:	dc 01       	movw	r26, r24
    ac2c:	cb 01       	movw	r24, r22
    ac2e:	20 e0       	ldi	r18, 0x00	; 0
    ac30:	34 e2       	ldi	r19, 0x24	; 36
    ac32:	44 e7       	ldi	r20, 0x74	; 116
    ac34:	59 e4       	ldi	r21, 0x49	; 73
    ac36:	bc 01       	movw	r22, r24
    ac38:	cd 01       	movw	r24, r26
    ac3a:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    ac3e:	dc 01       	movw	r26, r24
    ac40:	cb 01       	movw	r24, r22
    ac42:	bc 01       	movw	r22, r24
    ac44:	cd 01       	movw	r24, r26
    ac46:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    ac4a:	a2 2e       	mov	r10, r18
    ac4c:	b3 2e       	mov	r11, r19
    ac4e:	c4 2e       	mov	r12, r20
    ac50:	d5 2e       	mov	r13, r21
    ac52:	e6 2e       	mov	r14, r22
    ac54:	f7 2e       	mov	r15, r23
    ac56:	08 2f       	mov	r16, r24
    ac58:	19 2f       	mov	r17, r25
    ac5a:	d6 01       	movw	r26, r12
    ac5c:	c5 01       	movw	r24, r10
    ac5e:	bc 01       	movw	r22, r24
    ac60:	cd 01       	movw	r24, r26
	VBAT.CTRL |= VBAT_XOSCEN_bm | RTC32_CLOCK | RTC32_CLOCK_HIGHESR;
    ac62:	78 de       	rcall	.-784    	; 0xa954 <__portable_avr_delay_cycles>
    ac64:	80 ef       	ldi	r24, 0xF0	; 240
    ac66:	90 e0       	ldi	r25, 0x00	; 0
    ac68:	20 ef       	ldi	r18, 0xF0	; 240
    ac6a:	30 e0       	ldi	r19, 0x00	; 0
    ac6c:	f9 01       	movw	r30, r18
    ac6e:	20 81       	ld	r18, Z
    ac70:	28 61       	ori	r18, 0x18	; 24
    ac72:	fc 01       	movw	r30, r24
	while (!(VBAT.STATUS & VBAT_XOSCRDY_bm));
    ac74:	20 83       	st	Z, r18
    ac76:	00 00       	nop
    ac78:	80 ef       	ldi	r24, 0xF0	; 240
    ac7a:	90 e0       	ldi	r25, 0x00	; 0
    ac7c:	fc 01       	movw	r30, r24
    ac7e:	81 81       	ldd	r24, Z+1	; 0x01
    ac80:	88 2f       	mov	r24, r24
    ac82:	90 e0       	ldi	r25, 0x00	; 0
    ac84:	88 70       	andi	r24, 0x08	; 8
    ac86:	99 27       	eor	r25, r25
    ac88:	89 2b       	or	r24, r25
}
    ac8a:	b1 f3       	breq	.-20     	; 0xac78 <vbat_init+0x242>
    ac8c:	00 00       	nop
    ac8e:	68 96       	adiw	r28, 0x18	; 24
    ac90:	cd bf       	out	0x3d, r28	; 61
    ac92:	de bf       	out	0x3e, r29	; 62
    ac94:	df 91       	pop	r29
    ac96:	cf 91       	pop	r28
    ac98:	1f 91       	pop	r17
    ac9a:	0f 91       	pop	r16
    ac9c:	ff 90       	pop	r15
    ac9e:	ef 90       	pop	r14
    aca0:	df 90       	pop	r13
    aca2:	cf 90       	pop	r12
    aca4:	bf 90       	pop	r11
    aca6:	af 90       	pop	r10
    aca8:	9f 90       	pop	r9
    acaa:	8f 90       	pop	r8
    acac:	7f 90       	pop	r7
    acae:	6f 90       	pop	r6
    acb0:	5f 90       	pop	r5
    acb2:	4f 90       	pop	r4
    acb4:	3f 90       	pop	r3
    acb6:	2f 90       	pop	r2
    acb8:	08 95       	ret

0000acba <rtc_init>:
 * \note When the backup system is used, the function \ref
 * rtc_vbat_system_check should be called to determine if a re-initialization
 * must be done.
 */
void rtc_init(void)
{
    acba:	cf 93       	push	r28
    acbc:	df 93       	push	r29
    acbe:	cd b7       	in	r28, 0x3d	; 61
    acc0:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    acc2:	64 e0       	ldi	r22, 0x04	; 4
    acc4:	80 e0       	ldi	r24, 0x00	; 0
    acc6:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
	// Set up VBAT system and start oscillator
	vbat_init();

	// Disable the RTC32 module before setting it up
	RTC32.CTRL = 0;
    acca:	b5 de       	rcall	.-662    	; 0xaa36 <vbat_init>
    accc:	80 e2       	ldi	r24, 0x20	; 32
    acce:	94 e0       	ldi	r25, 0x04	; 4
    acd0:	fc 01       	movw	r30, r24

	while (rtc_is_busy());
    acd2:	10 82       	st	Z, r1
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    acd4:	00 00       	nop
    acd6:	80 e2       	ldi	r24, 0x20	; 32
    acd8:	94 e0       	ldi	r25, 0x04	; 4
    acda:	fc 01       	movw	r30, r24
    acdc:	81 81       	ldd	r24, Z+1	; 0x01
    acde:	88 2f       	mov	r24, r24
    ace0:	90 e0       	ldi	r25, 0x00	; 0
    ace2:	81 70       	andi	r24, 0x01	; 1
    ace4:	99 27       	eor	r25, r25
    ace6:	21 e0       	ldi	r18, 0x01	; 1
    ace8:	89 2b       	or	r24, r25
    acea:	09 f4       	brne	.+2      	; 0xacee <rtc_init+0x34>
	vbat_init();

	// Disable the RTC32 module before setting it up
	RTC32.CTRL = 0;

	while (rtc_is_busy());
    acec:	20 e0       	ldi	r18, 0x00	; 0
    acee:	22 23       	and	r18, r18

	// Set up maximum period and start at 0
	RTC32.PER = 0xffffffff;
    acf0:	91 f7       	brne	.-28     	; 0xacd6 <rtc_init+0x1c>
    acf2:	20 e2       	ldi	r18, 0x20	; 32
    acf4:	34 e0       	ldi	r19, 0x04	; 4
    acf6:	8f ef       	ldi	r24, 0xFF	; 255
    acf8:	9f ef       	ldi	r25, 0xFF	; 255
    acfa:	dc 01       	movw	r26, r24
    acfc:	f9 01       	movw	r30, r18
    acfe:	80 87       	std	Z+8, r24	; 0x08
    ad00:	91 87       	std	Z+9, r25	; 0x09
    ad02:	a2 87       	std	Z+10, r26	; 0x0a
	RTC32.CNT = 0;
    ad04:	b3 87       	std	Z+11, r27	; 0x0b
    ad06:	80 e2       	ldi	r24, 0x20	; 32
    ad08:	94 e0       	ldi	r25, 0x04	; 4
    ad0a:	fc 01       	movw	r30, r24
    ad0c:	14 82       	std	Z+4, r1	; 0x04
    ad0e:	15 82       	std	Z+5, r1	; 0x05
    ad10:	16 82       	std	Z+6, r1	; 0x06

	while (rtc_is_busy());
    ad12:	17 82       	std	Z+7, r1	; 0x07
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    ad14:	00 00       	nop
    ad16:	80 e2       	ldi	r24, 0x20	; 32
    ad18:	94 e0       	ldi	r25, 0x04	; 4
    ad1a:	fc 01       	movw	r30, r24
    ad1c:	81 81       	ldd	r24, Z+1	; 0x01
    ad1e:	88 2f       	mov	r24, r24
    ad20:	90 e0       	ldi	r25, 0x00	; 0
    ad22:	81 70       	andi	r24, 0x01	; 1
    ad24:	99 27       	eor	r25, r25
    ad26:	21 e0       	ldi	r18, 0x01	; 1
    ad28:	89 2b       	or	r24, r25
    ad2a:	09 f4       	brne	.+2      	; 0xad2e <rtc_init+0x74>

	// Set up maximum period and start at 0
	RTC32.PER = 0xffffffff;
	RTC32.CNT = 0;

	while (rtc_is_busy());
    ad2c:	20 e0       	ldi	r18, 0x00	; 0
    ad2e:	22 23       	and	r18, r18

	RTC32.INTCTRL = 0;
    ad30:	91 f7       	brne	.-28     	; 0xad16 <rtc_init+0x5c>
    ad32:	80 e2       	ldi	r24, 0x20	; 32
    ad34:	94 e0       	ldi	r25, 0x04	; 4
    ad36:	fc 01       	movw	r30, r24
	RTC32.CTRL = RTC32_ENABLE_bm;
    ad38:	12 82       	std	Z+2, r1	; 0x02
    ad3a:	80 e2       	ldi	r24, 0x20	; 32
    ad3c:	94 e0       	ldi	r25, 0x04	; 4
    ad3e:	21 e0       	ldi	r18, 0x01	; 1
    ad40:	fc 01       	movw	r30, r24

	// Make sure it's sync'ed before return
	while (rtc_is_busy());
    ad42:	20 83       	st	Z, r18
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    ad44:	00 00       	nop
    ad46:	80 e2       	ldi	r24, 0x20	; 32
    ad48:	94 e0       	ldi	r25, 0x04	; 4
    ad4a:	fc 01       	movw	r30, r24
    ad4c:	81 81       	ldd	r24, Z+1	; 0x01
    ad4e:	88 2f       	mov	r24, r24
    ad50:	90 e0       	ldi	r25, 0x00	; 0
    ad52:	81 70       	andi	r24, 0x01	; 1
    ad54:	99 27       	eor	r25, r25
    ad56:	21 e0       	ldi	r18, 0x01	; 1
    ad58:	89 2b       	or	r24, r25
    ad5a:	09 f4       	brne	.+2      	; 0xad5e <rtc_init+0xa4>

	RTC32.INTCTRL = 0;
	RTC32.CTRL = RTC32_ENABLE_bm;

	// Make sure it's sync'ed before return
	while (rtc_is_busy());
    ad5c:	20 e0       	ldi	r18, 0x00	; 0
    ad5e:	22 23       	and	r18, r18
}
    ad60:	91 f7       	brne	.-28     	; 0xad46 <rtc_init+0x8c>
    ad62:	00 00       	nop
    ad64:	df 91       	pop	r29
    ad66:	cf 91       	pop	r28
    ad68:	08 95       	ret

0000ad6a <__vector_11>:
 *
 * Disables the RTC32 interrupts, then calls the alarm callback function if one
 * has been set.
 */
ISR(RTC32_COMP_vect)
{
    ad6a:	1f 92       	push	r1
    ad6c:	0f 92       	push	r0
    ad6e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    ad72:	0f 92       	push	r0
    ad74:	11 24       	eor	r1, r1
    ad76:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    ad7a:	0f 92       	push	r0
    ad7c:	0f 93       	push	r16
    ad7e:	1f 93       	push	r17
    ad80:	2f 93       	push	r18
    ad82:	3f 93       	push	r19
    ad84:	4f 93       	push	r20
    ad86:	5f 93       	push	r21
    ad88:	6f 93       	push	r22
    ad8a:	7f 93       	push	r23
    ad8c:	8f 93       	push	r24
    ad8e:	9f 93       	push	r25
    ad90:	af 93       	push	r26
    ad92:	bf 93       	push	r27
    ad94:	ef 93       	push	r30
    ad96:	ff 93       	push	r31
    ad98:	cf 93       	push	r28
    ad9a:	df 93       	push	r29
    ad9c:	cd b7       	in	r28, 0x3d	; 61
    ad9e:	de b7       	in	r29, 0x3e	; 62
	RTC32.INTCTRL = 0;
    ada0:	80 e2       	ldi	r24, 0x20	; 32
    ada2:	94 e0       	ldi	r25, 0x04	; 4
    ada4:	fc 01       	movw	r30, r24
    ada6:	12 82       	std	Z+2, r1	; 0x02
	if (rtc_data.callback)
    ada8:	80 91 45 31 	lds	r24, 0x3145	; 0x803145 <rtc_data>
    adac:	90 91 46 31 	lds	r25, 0x3146	; 0x803146 <rtc_data+0x1>
    adb0:	89 2b       	or	r24, r25
    adb2:	59 f0       	breq	.+22     	; 0xadca <__vector_11+0x60>
		rtc_data.callback(rtc_get_time());
    adb4:	00 91 45 31 	lds	r16, 0x3145	; 0x803145 <rtc_data>
    adb8:	10 91 46 31 	lds	r17, 0x3146	; 0x803146 <rtc_data+0x1>
    adbc:	f6 dd       	rcall	.-1044   	; 0xa9aa <rtc_get_time>
    adbe:	dc 01       	movw	r26, r24
    adc0:	cb 01       	movw	r24, r22
    adc2:	bc 01       	movw	r22, r24
    adc4:	cd 01       	movw	r24, r26
    adc6:	f8 01       	movw	r30, r16
    adc8:	19 95       	eicall
}
    adca:	00 00       	nop
    adcc:	df 91       	pop	r29
    adce:	cf 91       	pop	r28
    add0:	ff 91       	pop	r31
    add2:	ef 91       	pop	r30
    add4:	bf 91       	pop	r27
    add6:	af 91       	pop	r26
    add8:	9f 91       	pop	r25
    adda:	8f 91       	pop	r24
    addc:	7f 91       	pop	r23
    adde:	6f 91       	pop	r22
    ade0:	5f 91       	pop	r21
    ade2:	4f 91       	pop	r20
    ade4:	3f 91       	pop	r19
    ade6:	2f 91       	pop	r18
    ade8:	1f 91       	pop	r17
    adea:	0f 91       	pop	r16
    adec:	0f 90       	pop	r0
    adee:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    adf2:	0f 90       	pop	r0
    adf4:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    adf8:	0f 90       	pop	r0
    adfa:	1f 90       	pop	r1
    adfc:	18 95       	reti

0000adfe <get_interpolated_sine>:
PROGMEM_DECLARE(int8_t, PM_SINE_IP[PM_SINE_IP_COUNT]);


/* Linear interpolation with noise */
uint16_t get_interpolated_sine(uint16_t phase)
{
    adfe:	cf 93       	push	r28
    ae00:	df 93       	push	r29
    ae02:	cd b7       	in	r28, 0x3d	; 61
    ae04:	de b7       	in	r29, 0x3e	; 62
    ae06:	69 97       	sbiw	r28, 0x19	; 25
    ae08:	cd bf       	out	0x3d, r28	; 61
    ae0a:	de bf       	out	0x3e, r29	; 62
    ae0c:	88 8f       	std	Y+24, r24	; 0x18
    ae0e:	99 8f       	std	Y+25, r25	; 0x19
	/* SINE LUT */
	uint16_t left_x, rght_x, left_y, rght_y;
	rght_x = left_x = phase >> 4;
    ae10:	88 8d       	ldd	r24, Y+24	; 0x18
    ae12:	99 8d       	ldd	r25, Y+25	; 0x19
    ae14:	92 95       	swap	r25
    ae16:	82 95       	swap	r24
    ae18:	8f 70       	andi	r24, 0x0F	; 15
    ae1a:	89 27       	eor	r24, r25
    ae1c:	9f 70       	andi	r25, 0x0F	; 15
    ae1e:	89 27       	eor	r24, r25
    ae20:	8b 83       	std	Y+3, r24	; 0x03
    ae22:	9c 83       	std	Y+4, r25	; 0x04
    ae24:	8b 81       	ldd	r24, Y+3	; 0x03
    ae26:	9c 81       	ldd	r25, Y+4	; 0x04
    ae28:	89 83       	std	Y+1, r24	; 0x01
    ae2a:	9a 83       	std	Y+2, r25	; 0x02
	if (++rght_x >= PM_SINE_COUNT) {
    ae2c:	89 81       	ldd	r24, Y+1	; 0x01
    ae2e:	9a 81       	ldd	r25, Y+2	; 0x02
    ae30:	01 96       	adiw	r24, 0x01	; 1
    ae32:	89 83       	std	Y+1, r24	; 0x01
    ae34:	9a 83       	std	Y+2, r25	; 0x02
    ae36:	89 81       	ldd	r24, Y+1	; 0x01
    ae38:	9a 81       	ldd	r25, Y+2	; 0x02
    ae3a:	81 15       	cp	r24, r1
    ae3c:	90 41       	sbci	r25, 0x10	; 16
    ae3e:	28 f0       	brcs	.+10     	; 0xae4a <get_interpolated_sine+0x4c>
		rght_x -= PM_SINE_COUNT;
    ae40:	89 81       	ldd	r24, Y+1	; 0x01
    ae42:	9a 81       	ldd	r25, Y+2	; 0x02
    ae44:	90 51       	subi	r25, 0x10	; 16
    ae46:	89 83       	std	Y+1, r24	; 0x01
    ae48:	9a 83       	std	Y+2, r25	; 0x02
	}
	left_y = PGM_READ_WORD(&(PM_SINE[left_x]));
    ae4a:	8b 81       	ldd	r24, Y+3	; 0x03
    ae4c:	9c 81       	ldd	r25, Y+4	; 0x04
    ae4e:	88 0f       	add	r24, r24
    ae50:	99 1f       	adc	r25, r25
    ae52:	8c 5e       	subi	r24, 0xEC	; 236
    ae54:	95 4f       	sbci	r25, 0xF5	; 245
    ae56:	8d 83       	std	Y+5, r24	; 0x05
    ae58:	9e 83       	std	Y+6, r25	; 0x06
    ae5a:	8d 81       	ldd	r24, Y+5	; 0x05
    ae5c:	9e 81       	ldd	r25, Y+6	; 0x06
    ae5e:	fc 01       	movw	r30, r24
    ae60:	25 91       	lpm	r18, Z+
    ae62:	34 91       	lpm	r19, Z
    ae64:	cf 01       	movw	r24, r30
    ae66:	2f 83       	std	Y+7, r18	; 0x07
    ae68:	38 87       	std	Y+8, r19	; 0x08
    ae6a:	8d 83       	std	Y+5, r24	; 0x05
    ae6c:	9e 83       	std	Y+6, r25	; 0x06
    ae6e:	8f 81       	ldd	r24, Y+7	; 0x07
    ae70:	98 85       	ldd	r25, Y+8	; 0x08
    ae72:	89 87       	std	Y+9, r24	; 0x09
    ae74:	9a 87       	std	Y+10, r25	; 0x0a
	rght_y = PGM_READ_WORD(&(PM_SINE[rght_x]));
    ae76:	89 81       	ldd	r24, Y+1	; 0x01
    ae78:	9a 81       	ldd	r25, Y+2	; 0x02
    ae7a:	88 0f       	add	r24, r24
    ae7c:	99 1f       	adc	r25, r25
    ae7e:	8c 5e       	subi	r24, 0xEC	; 236
    ae80:	95 4f       	sbci	r25, 0xF5	; 245
    ae82:	8b 87       	std	Y+11, r24	; 0x0b
    ae84:	9c 87       	std	Y+12, r25	; 0x0c
    ae86:	8b 85       	ldd	r24, Y+11	; 0x0b
    ae88:	9c 85       	ldd	r25, Y+12	; 0x0c
    ae8a:	fc 01       	movw	r30, r24
    ae8c:	25 91       	lpm	r18, Z+
    ae8e:	34 91       	lpm	r19, Z
    ae90:	cf 01       	movw	r24, r30
    ae92:	2d 87       	std	Y+13, r18	; 0x0d
    ae94:	3e 87       	std	Y+14, r19	; 0x0e
    ae96:	8b 87       	std	Y+11, r24	; 0x0b
    ae98:	9c 87       	std	Y+12, r25	; 0x0c
    ae9a:	8d 85       	ldd	r24, Y+13	; 0x0d
    ae9c:	9e 85       	ldd	r25, Y+14	; 0x0e
    ae9e:	8f 87       	std	Y+15, r24	; 0x0f
    aea0:	98 8b       	std	Y+16, r25	; 0x10

	/* INTERPOLATION LUT */
	uint16_t idx_y	= (uint16_t)((uint32_t)PM_SINE_MAX_STEP + rght_y - left_y);		// PM_SINE_MAX_STEP = +/-50
    aea2:	2f 85       	ldd	r18, Y+15	; 0x0f
    aea4:	38 89       	ldd	r19, Y+16	; 0x10
    aea6:	89 85       	ldd	r24, Y+9	; 0x09
    aea8:	9a 85       	ldd	r25, Y+10	; 0x0a
    aeaa:	a9 01       	movw	r20, r18
    aeac:	48 1b       	sub	r20, r24
    aeae:	59 0b       	sbc	r21, r25
    aeb0:	ca 01       	movw	r24, r20
    aeb2:	c4 96       	adiw	r24, 0x34	; 52
    aeb4:	89 8b       	std	Y+17, r24	; 0x11
    aeb6:	9a 8b       	std	Y+18, r25	; 0x12
	uint16_t idx	= (idx_y << 4) | (phase & 0x0f);
    aeb8:	89 89       	ldd	r24, Y+17	; 0x11
    aeba:	9a 89       	ldd	r25, Y+18	; 0x12
    aebc:	9c 01       	movw	r18, r24
    aebe:	22 95       	swap	r18
    aec0:	32 95       	swap	r19
    aec2:	30 7f       	andi	r19, 0xF0	; 240
    aec4:	32 27       	eor	r19, r18
    aec6:	20 7f       	andi	r18, 0xF0	; 240
    aec8:	32 27       	eor	r19, r18
    aeca:	88 8d       	ldd	r24, Y+24	; 0x18
    aecc:	99 8d       	ldd	r25, Y+25	; 0x19
    aece:	8f 70       	andi	r24, 0x0F	; 15
    aed0:	99 27       	eor	r25, r25
    aed2:	82 2b       	or	r24, r18
    aed4:	93 2b       	or	r25, r19
    aed6:	8b 8b       	std	Y+19, r24	; 0x13
    aed8:	9c 8b       	std	Y+20, r25	; 0x14
	return left_y + (int8_t)PGM_READ_BYTE(&(PM_SINE_IP[idx]));
    aeda:	8b 89       	ldd	r24, Y+19	; 0x13
    aedc:	9c 89       	ldd	r25, Y+20	; 0x14
    aede:	8c 5e       	subi	r24, 0xEC	; 236
    aee0:	95 4d       	sbci	r25, 0xD5	; 213
    aee2:	8d 8b       	std	Y+21, r24	; 0x15
    aee4:	9e 8b       	std	Y+22, r25	; 0x16
    aee6:	8d 89       	ldd	r24, Y+21	; 0x15
    aee8:	9e 89       	ldd	r25, Y+22	; 0x16
    aeea:	fc 01       	movw	r30, r24
    aeec:	84 91       	lpm	r24, Z
    aeee:	8f 8b       	std	Y+23, r24	; 0x17
    aef0:	8f 89       	ldd	r24, Y+23	; 0x17
    aef2:	28 2f       	mov	r18, r24
    aef4:	88 0f       	add	r24, r24
    aef6:	33 0b       	sbc	r19, r19
    aef8:	89 85       	ldd	r24, Y+9	; 0x09
    aefa:	9a 85       	ldd	r25, Y+10	; 0x0a
    aefc:	82 0f       	add	r24, r18
    aefe:	93 1f       	adc	r25, r19
}
    af00:	69 96       	adiw	r28, 0x19	; 25
    af02:	cd bf       	out	0x3d, r28	; 61
    af04:	de bf       	out	0x3e, r29	; 62
    af06:	df 91       	pop	r29
    af08:	cf 91       	pop	r28
    af0a:	08 95       	ret

0000af0c <printHelp>:
PROGMEM_DECLARE(const char, PM_HELP_XO_2[]);
PROGMEM_DECLARE(const char, PM_IP_CMD_NewLine[]);
PROGMEM_DECLARE(const char, PM_IP_CMD_CmdLine[]);

void printHelp(void)
{
    af0c:	cf 93       	push	r28
    af0e:	df 93       	push	r29
    af10:	cd b7       	in	r28, 0x3d	; 61
    af12:	de b7       	in	r29, 0x3e	; 62
	static bool s_again = false;

	udi_write_tx_msg_P(PM_HELP_HDR_1);
    af14:	84 e9       	ldi	r24, 0x94	; 148
    af16:	90 e3       	ldi	r25, 0x30	; 48
    af18:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_HDR_2);
    af1c:	89 ea       	ldi	r24, 0xA9	; 169
    af1e:	90 e3       	ldi	r25, 0x30	; 48
    af20:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP__HASH_1);
    af24:	88 ec       	ldi	r24, 0xC8	; 200
    af26:	90 e3       	ldi	r25, 0x30	; 48
    af28:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_ADC_1);
    af2c:	83 ef       	ldi	r24, 0xF3	; 243
    af2e:	90 e3       	ldi	r25, 0x30	; 48
    af30:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_ADC_2);
    af34:	85 e1       	ldi	r24, 0x15	; 21
    af36:	91 e3       	ldi	r25, 0x31	; 49
    af38:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_APRS_1);
    af3c:	81 e3       	ldi	r24, 0x31	; 49
    af3e:	91 e3       	ldi	r25, 0x31	; 49
    af40:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_2);
    af44:	89 e4       	ldi	r24, 0x49	; 73
    af46:	91 e3       	ldi	r25, 0x31	; 49
    af48:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_3);
    af4c:	83 e6       	ldi	r24, 0x63	; 99
    af4e:	91 e3       	ldi	r25, 0x31	; 49
    af50:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_4);
    af54:	8b e7       	ldi	r24, 0x7B	; 123
    af56:	91 e3       	ldi	r25, 0x31	; 49
    af58:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_5);
    af5c:	80 ea       	ldi	r24, 0xA0	; 160
    af5e:	91 e3       	ldi	r25, 0x31	; 49
    af60:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_6);
    af64:	8b ec       	ldi	r24, 0xCB	; 203
    af66:	91 e3       	ldi	r25, 0x31	; 49
    af68:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_7);
    af6c:	83 ef       	ldi	r24, 0xF3	; 243
    af6e:	91 e3       	ldi	r25, 0x31	; 49
    af70:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_8);
    af74:	84 e2       	ldi	r24, 0x24	; 36
    af76:	92 e3       	ldi	r25, 0x32	; 50
    af78:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_9);
    af7c:	8a e4       	ldi	r24, 0x4A	; 74
    af7e:	92 e3       	ldi	r25, 0x32	; 50
    af80:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_10);
    af84:	8d e6       	ldi	r24, 0x6D	; 109
    af86:	92 e3       	ldi	r25, 0x32	; 50
    af88:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_11);
    af8c:	85 e9       	ldi	r24, 0x95	; 149
    af8e:	92 e3       	ldi	r25, 0x32	; 50
    af90:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_AT_1);
    af94:	8a eb       	ldi	r24, 0xBA	; 186
    af96:	92 e3       	ldi	r25, 0x32	; 50
    af98:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_BIAS_1);
    af9c:	8b ed       	ldi	r24, 0xDB	; 219
    af9e:	92 e3       	ldi	r25, 0x32	; 50
    afa0:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_BIAS_2);
    afa4:	86 ef       	ldi	r24, 0xF6	; 246
    afa6:	92 e3       	ldi	r25, 0x32	; 50
    afa8:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_BL_1);
    afac:	8a e0       	ldi	r24, 0x0A	; 10
    afae:	93 e3       	ldi	r25, 0x33	; 51
    afb0:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_BL_2);
    afb4:	86 e2       	ldi	r24, 0x26	; 38
    afb6:	93 e3       	ldi	r25, 0x33	; 51
    afb8:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_CAL_1);
    afbc:	89 e4       	ldi	r24, 0x49	; 73
    afbe:	93 e3       	ldi	r25, 0x33	; 51
    afc0:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_CAL_2);
    afc4:	8e e6       	ldi	r24, 0x6E	; 110
    afc6:	93 e3       	ldi	r25, 0x33	; 51
    afc8:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_CAL_3);
    afcc:	8b e7       	ldi	r24, 0x7B	; 123
    afce:	93 e3       	ldi	r25, 0x33	; 51
    afd0:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_CAL_4);
    afd4:	8b ea       	ldi	r24, 0xAB	; 171
    afd6:	93 e3       	ldi	r25, 0x33	; 51
    afd8:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_CAL_5);
    afdc:	8b ed       	ldi	r24, 0xDB	; 219
    afde:	93 e3       	ldi	r25, 0x33	; 51
    afe0:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_CAL_6);
    afe4:	8b e0       	ldi	r24, 0x0B	; 11
    afe6:	94 e3       	ldi	r25, 0x34	; 52
    afe8:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_DAC_1);
    afec:	80 e3       	ldi	r24, 0x30	; 48
    afee:	94 e3       	ldi	r25, 0x34	; 52
    aff0:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_DAC_2);
    aff4:	89 e4       	ldi	r24, 0x49	; 73
    aff6:	94 e3       	ldi	r25, 0x34	; 52
    aff8:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_DDS_1);
    affc:	8c e5       	ldi	r24, 0x5C	; 92
    affe:	94 e3       	ldi	r25, 0x34	; 52
    b000:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_DDS_2);
    b004:	8e e7       	ldi	r24, 0x7E	; 126
    b006:	94 e3       	ldi	r25, 0x34	; 52
    b008:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_DDS_3);
    b00c:	8c e8       	ldi	r24, 0x8C	; 140
    b00e:	94 e3       	ldi	r25, 0x34	; 52
    b010:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_EB_1);
    b014:	82 eb       	ldi	r24, 0xB2	; 178
    b016:	94 e3       	ldi	r25, 0x34	; 52
    b018:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_ENV_T_1);
    b01c:	83 ed       	ldi	r24, 0xD3	; 211
    b01e:	94 e3       	ldi	r25, 0x34	; 52
    b020:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_GSM_1);
    b024:	8d ef       	ldi	r24, 0xFD	; 253
    b026:	94 e3       	ldi	r25, 0x34	; 52
    b028:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_GSM_2);
    b02c:	84 e1       	ldi	r24, 0x14	; 20
    b02e:	95 e3       	ldi	r25, 0x35	; 53
    b030:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_GSM_3);
    b034:	89 e3       	ldi	r24, 0x39	; 57
    b036:	95 e3       	ldi	r25, 0x35	; 53
    b038:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_HELP_1);
    b03c:	87 e6       	ldi	r24, 0x67	; 103
    b03e:	95 e3       	ldi	r25, 0x35	; 53
    b040:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_HELP_2);
    b044:	84 e8       	ldi	r24, 0x84	; 132
    b046:	95 e3       	ldi	r25, 0x35	; 53
    b048:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_INFO_1);
    b04c:	84 ea       	ldi	r24, 0xA4	; 164
    b04e:	95 e3       	ldi	r25, 0x35	; 53
    b050:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_INFO_2);
    b054:	8a ec       	ldi	r24, 0xCA	; 202
    b056:	95 e3       	ldi	r25, 0x35	; 53
    b058:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_INFO_3);
    b05c:	8f ed       	ldi	r24, 0xDF	; 223
    b05e:	95 e3       	ldi	r25, 0x35	; 53
    b060:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_INFO_4);
    b064:	83 ef       	ldi	r24, 0xF3	; 243
    b066:	95 e3       	ldi	r25, 0x35	; 53
    b068:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_KB_1);
    b06c:	89 e0       	ldi	r24, 0x09	; 9
    b06e:	96 e3       	ldi	r25, 0x36	; 54
    b070:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_PT_1);
    b074:	88 e2       	ldi	r24, 0x28	; 40
    b076:	96 e3       	ldi	r25, 0x36	; 54
    b078:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_PT_2);
    b07c:	81 e4       	ldi	r24, 0x41	; 65
    b07e:	96 e3       	ldi	r25, 0x36	; 54
    b080:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_QNH_AUTO_1);
    b084:	81 e6       	ldi	r24, 0x61	; 97
    b086:	96 e3       	ldi	r25, 0x36	; 54
    b088:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_QNH_M_1);
    b08c:	89 e8       	ldi	r24, 0x89	; 137
    b08e:	96 e3       	ldi	r25, 0x36	; 54
    b090:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_RESET_1);
    b094:	82 eb       	ldi	r24, 0xB2	; 178
    b096:	96 e3       	ldi	r25, 0x36	; 54
    b098:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_SHUT_1);
    b09c:	8b ec       	ldi	r24, 0xCB	; 203
    b09e:	96 e3       	ldi	r25, 0x36	; 54
    b0a0:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_XO_1);
    b0a4:	89 ee       	ldi	r24, 0xE9	; 233
    b0a6:	96 e3       	ldi	r25, 0x36	; 54
    b0a8:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_XO_2);
    b0ac:	8d e0       	ldi	r24, 0x0D	; 13
    b0ae:	97 e3       	ldi	r25, 0x37	; 55
    b0b0:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_IP_CMD_NewLine);
    b0b4:	8b e1       	ldi	r24, 0x1B	; 27
    b0b6:	97 e3       	ldi	r25, 0x37	; 55
    b0b8:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>

	if (!s_again) {
    b0bc:	90 91 54 22 	lds	r25, 0x2254	; 0x802254 <s_again.8066>
    b0c0:	81 e0       	ldi	r24, 0x01	; 1
    b0c2:	89 27       	eor	r24, r25
    b0c4:	88 23       	and	r24, r24
    b0c6:	39 f0       	breq	.+14     	; 0xb0d6 <printHelp+0x1ca>
		s_again = true;
    b0c8:	81 e0       	ldi	r24, 0x01	; 1
    b0ca:	80 93 54 22 	sts	0x2254, r24	; 0x802254 <s_again.8066>
		udi_write_tx_msg_P(PM_IP_CMD_CmdLine);
    b0ce:	8e e1       	ldi	r24, 0x1E	; 30
    b0d0:	97 e3       	ldi	r25, 0x37	; 55
    b0d2:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
	}
}
    b0d6:	00 00       	nop
    b0d8:	df 91       	pop	r29
    b0da:	cf 91       	pop	r28
    b0dc:	08 95       	ret

0000b0de <executeCmdLine>:
PROGMEM_DECLARE(const char, PM_IP_CMD_shut[]);
PROGMEM_DECLARE(const char, PM_IP_CMD_xo[]);
PROGMEM_DECLARE(const char, PM_UNKNOWN_01[]);

static void executeCmdLine(char* cmdLine_buf, uint8_t cmdLine_len)
{
    b0de:	ef 92       	push	r14
    b0e0:	ff 92       	push	r15
    b0e2:	0f 93       	push	r16
    b0e4:	1f 93       	push	r17
    b0e6:	cf 93       	push	r28
    b0e8:	df 93       	push	r29
    b0ea:	cd b7       	in	r28, 0x3d	; 61
    b0ec:	de b7       	in	r29, 0x3e	; 62
    b0ee:	eb 97       	sbiw	r28, 0x3b	; 59
    b0f0:	cd bf       	out	0x3d, r28	; 61
    b0f2:	de bf       	out	0x3e, r29	; 62
    b0f4:	89 af       	std	Y+57, r24	; 0x39
    b0f6:	9a af       	std	Y+58, r25	; 0x3a
    b0f8:	6b af       	std	Y+59, r22	; 0x3b
	/* Process command */
	{
		if (cmdLine_buf[0] == '#') {
    b0fa:	89 ad       	ldd	r24, Y+57	; 0x39
    b0fc:	9a ad       	ldd	r25, Y+58	; 0x3a
    b0fe:	fc 01       	movw	r30, r24
    b100:	80 81       	ld	r24, Z
    b102:	83 32       	cpi	r24, 0x23	; 35
    b104:	59 f4       	brne	.+22     	; 0xb11c <executeCmdLine+0x3e>
			/* Send every line starting with # to the SIM808 device, excluding the first character itself */
			serial_sim808_send(&(cmdLine_buf[1]), cmdLine_len - 1, false);
    b106:	8b ad       	ldd	r24, Y+59	; 0x3b
    b108:	2f ef       	ldi	r18, 0xFF	; 255
    b10a:	28 0f       	add	r18, r24
    b10c:	89 ad       	ldd	r24, Y+57	; 0x39
    b10e:	9a ad       	ldd	r25, Y+58	; 0x3a
    b110:	01 96       	adiw	r24, 0x01	; 1
    b112:	40 e0       	ldi	r20, 0x00	; 0
    b114:	62 2f       	mov	r22, r18
    b116:	0e 94 fb 22 	call	0x45f6	; 0x45f6 <serial_sim808_send>
    b11a:	03 c4       	rjmp	.+2054   	; 0xb922 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_adc,			sizeof(PM_IP_CMD_adc) - 1)) {
    b11c:	89 ad       	ldd	r24, Y+57	; 0x39
    b11e:	9a ad       	ldd	r25, Y+58	; 0x3a
    b120:	44 e0       	ldi	r20, 0x04	; 4
    b122:	50 e0       	ldi	r21, 0x00	; 0
    b124:	63 e2       	ldi	r22, 0x23	; 35
    b126:	77 e3       	ldi	r23, 0x37	; 55
    b128:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b12c:	89 2b       	or	r24, r25
    b12e:	01 f5       	brne	.+64     	; 0xb170 <executeCmdLine+0x92>
			int val[1] = { 0 };
    b130:	19 82       	std	Y+1, r1	; 0x01
    b132:	1a 82       	std	Y+2, r1	; 0x02
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_adc) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b134:	89 ad       	ldd	r24, Y+57	; 0x39
    b136:	9a ad       	ldd	r25, Y+58	; 0x3a
    b138:	04 96       	adiw	r24, 0x04	; 4
    b13a:	9e 01       	movw	r18, r28
    b13c:	2f 5f       	subi	r18, 0xFF	; 255
    b13e:	3f 4f       	sbci	r19, 0xFF	; 255
    b140:	79 01       	movw	r14, r18
    b142:	00 e0       	ldi	r16, 0x00	; 0
    b144:	10 e0       	ldi	r17, 0x00	; 0
    b146:	20 e0       	ldi	r18, 0x00	; 0
    b148:	30 e0       	ldi	r19, 0x00	; 0
    b14a:	43 e0       	ldi	r20, 0x03	; 3
    b14c:	50 e0       	ldi	r21, 0x00	; 0
    b14e:	60 e0       	ldi	r22, 0x00	; 0
    b150:	70 e0       	ldi	r23, 0x00	; 0
    b152:	0e 94 9f db 	call	0x1b73e	; 0x1b73e <myStringToVar>
    b156:	89 2b       	or	r24, r25
    b158:	09 f4       	brne	.+2      	; 0xb15c <executeCmdLine+0x7e>
    b15a:	e3 c3       	rjmp	.+1990   	; 0xb922 <executeCmdLine+0x844>
				adc_app_enable(val[0] != 0);
    b15c:	89 81       	ldd	r24, Y+1	; 0x01
    b15e:	9a 81       	ldd	r25, Y+2	; 0x02
    b160:	21 e0       	ldi	r18, 0x01	; 1
    b162:	89 2b       	or	r24, r25
    b164:	09 f4       	brne	.+2      	; 0xb168 <executeCmdLine+0x8a>
    b166:	20 e0       	ldi	r18, 0x00	; 0
    b168:	82 2f       	mov	r24, r18
    b16a:	0e 94 d5 dc 	call	0x1b9aa	; 0x1b9aa <adc_app_enable>
    b16e:	d9 c3       	rjmp	.+1970   	; 0xb922 <executeCmdLine+0x844>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_call,		sizeof(PM_IP_CMD_aprs_call) - 1)) {
    b170:	89 ad       	ldd	r24, Y+57	; 0x39
    b172:	9a ad       	ldd	r25, Y+58	; 0x3a
    b174:	4a e0       	ldi	r20, 0x0A	; 10
    b176:	50 e0       	ldi	r21, 0x00	; 0
    b178:	6e e2       	ldi	r22, 0x2E	; 46
    b17a:	77 e3       	ldi	r23, 0x37	; 55
    b17c:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b180:	89 2b       	or	r24, r25
    b182:	31 f4       	brne	.+12     	; 0xb190 <executeCmdLine+0xb2>
			aprs_call_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_call) - 1));
    b184:	89 ad       	ldd	r24, Y+57	; 0x39
    b186:	9a ad       	ldd	r25, Y+58	; 0x3a
    b188:	0a 96       	adiw	r24, 0x0a	; 10
    b18a:	0e 94 bd dd 	call	0x1bb7a	; 0x1bb7a <aprs_call_update>
    b18e:	c9 c3       	rjmp	.+1938   	; 0xb922 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_ssid,		sizeof(PM_IP_CMD_aprs_ssid) - 1)) {
    b190:	89 ad       	ldd	r24, Y+57	; 0x39
    b192:	9a ad       	ldd	r25, Y+58	; 0x3a
    b194:	4a e0       	ldi	r20, 0x0A	; 10
    b196:	50 e0       	ldi	r21, 0x00	; 0
    b198:	69 e3       	ldi	r22, 0x39	; 57
    b19a:	77 e3       	ldi	r23, 0x37	; 55
    b19c:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b1a0:	89 2b       	or	r24, r25
    b1a2:	31 f4       	brne	.+12     	; 0xb1b0 <executeCmdLine+0xd2>
			aprs_ssid_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_ssid) - 1));
    b1a4:	89 ad       	ldd	r24, Y+57	; 0x39
    b1a6:	9a ad       	ldd	r25, Y+58	; 0x3a
    b1a8:	0a 96       	adiw	r24, 0x0a	; 10
    b1aa:	0e 94 d7 dd 	call	0x1bbae	; 0x1bbae <aprs_ssid_update>
    b1ae:	b9 c3       	rjmp	.+1906   	; 0xb922 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_link_name,	sizeof(PM_IP_CMD_aprs_link_name) - 1)) {
    b1b0:	89 ad       	ldd	r24, Y+57	; 0x39
    b1b2:	9a ad       	ldd	r25, Y+58	; 0x3a
    b1b4:	4c e0       	ldi	r20, 0x0C	; 12
    b1b6:	50 e0       	ldi	r21, 0x00	; 0
    b1b8:	64 e4       	ldi	r22, 0x44	; 68
    b1ba:	77 e3       	ldi	r23, 0x37	; 55
    b1bc:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b1c0:	89 2b       	or	r24, r25
    b1c2:	31 f4       	brne	.+12     	; 0xb1d0 <executeCmdLine+0xf2>
			aprs_link_service_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_link_name) - 1));
    b1c4:	89 ad       	ldd	r24, Y+57	; 0x39
    b1c6:	9a ad       	ldd	r25, Y+58	; 0x3a
    b1c8:	0c 96       	adiw	r24, 0x0c	; 12
    b1ca:	0e 94 0f dd 	call	0x1ba1e	; 0x1ba1e <aprs_link_service_update>
    b1ce:	a9 c3       	rjmp	.+1874   	; 0xb922 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_link_user,	sizeof(PM_IP_CMD_aprs_link_user) - 1)) {
    b1d0:	89 ad       	ldd	r24, Y+57	; 0x39
    b1d2:	9a ad       	ldd	r25, Y+58	; 0x3a
    b1d4:	4c e0       	ldi	r20, 0x0C	; 12
    b1d6:	50 e0       	ldi	r21, 0x00	; 0
    b1d8:	61 e5       	ldi	r22, 0x51	; 81
    b1da:	77 e3       	ldi	r23, 0x37	; 55
    b1dc:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b1e0:	89 2b       	or	r24, r25
    b1e2:	31 f4       	brne	.+12     	; 0xb1f0 <executeCmdLine+0x112>
			aprs_link_user_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_link_user) - 1));
    b1e4:	89 ad       	ldd	r24, Y+57	; 0x39
    b1e6:	9a ad       	ldd	r25, Y+58	; 0x3a
    b1e8:	0c 96       	adiw	r24, 0x0c	; 12
    b1ea:	0e 94 29 dd 	call	0x1ba52	; 0x1ba52 <aprs_link_user_update>
    b1ee:	99 c3       	rjmp	.+1842   	; 0xb922 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_link_pwd,	sizeof(PM_IP_CMD_aprs_link_pwd) - 1)) {
    b1f0:	89 ad       	ldd	r24, Y+57	; 0x39
    b1f2:	9a ad       	ldd	r25, Y+58	; 0x3a
    b1f4:	4b e0       	ldi	r20, 0x0B	; 11
    b1f6:	50 e0       	ldi	r21, 0x00	; 0
    b1f8:	6e e5       	ldi	r22, 0x5E	; 94
    b1fa:	77 e3       	ldi	r23, 0x37	; 55
    b1fc:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b200:	89 2b       	or	r24, r25
    b202:	31 f4       	brne	.+12     	; 0xb210 <executeCmdLine+0x132>
			aprs_link_pwd_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_link_pwd) - 1));
    b204:	89 ad       	ldd	r24, Y+57	; 0x39
    b206:	9a ad       	ldd	r25, Y+58	; 0x3a
    b208:	0b 96       	adiw	r24, 0x0b	; 11
    b20a:	0e 94 43 dd 	call	0x1ba86	; 0x1ba86 <aprs_link_pwd_update>
    b20e:	89 c3       	rjmp	.+1810   	; 0xb922 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_ip_proto,	sizeof(PM_IP_CMD_aprs_ip_proto) - 1)) {
    b210:	89 ad       	ldd	r24, Y+57	; 0x39
    b212:	9a ad       	ldd	r25, Y+58	; 0x3a
    b214:	4e e0       	ldi	r20, 0x0E	; 14
    b216:	50 e0       	ldi	r21, 0x00	; 0
    b218:	6a e6       	ldi	r22, 0x6A	; 106
    b21a:	77 e3       	ldi	r23, 0x37	; 55
    b21c:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b220:	89 2b       	or	r24, r25
    b222:	31 f4       	brne	.+12     	; 0xb230 <executeCmdLine+0x152>
			aprs_ip_proto_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_ip_proto) - 1));
    b224:	89 ad       	ldd	r24, Y+57	; 0x39
    b226:	9a ad       	ldd	r25, Y+58	; 0x3a
    b228:	0e 96       	adiw	r24, 0x0e	; 14
    b22a:	0e 94 5d dd 	call	0x1baba	; 0x1baba <aprs_ip_proto_update>
    b22e:	79 c3       	rjmp	.+1778   	; 0xb922 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_ip_name,	sizeof(PM_IP_CMD_aprs_ip_name) - 1)) {
    b230:	89 ad       	ldd	r24, Y+57	; 0x39
    b232:	9a ad       	ldd	r25, Y+58	; 0x3a
    b234:	4d e0       	ldi	r20, 0x0D	; 13
    b236:	50 e0       	ldi	r21, 0x00	; 0
    b238:	69 e7       	ldi	r22, 0x79	; 121
    b23a:	77 e3       	ldi	r23, 0x37	; 55
    b23c:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b240:	89 2b       	or	r24, r25
    b242:	31 f4       	brne	.+12     	; 0xb250 <executeCmdLine+0x172>
			aprs_ip_name_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_ip_name) - 1));
    b244:	89 ad       	ldd	r24, Y+57	; 0x39
    b246:	9a ad       	ldd	r25, Y+58	; 0x3a
    b248:	0d 96       	adiw	r24, 0x0d	; 13
    b24a:	0e 94 8c dd 	call	0x1bb18	; 0x1bb18 <aprs_ip_name_update>
    b24e:	69 c3       	rjmp	.+1746   	; 0xb922 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_ip_port,	sizeof(PM_IP_CMD_aprs_ip_port) - 1)) {
    b250:	89 ad       	ldd	r24, Y+57	; 0x39
    b252:	9a ad       	ldd	r25, Y+58	; 0x3a
    b254:	4d e0       	ldi	r20, 0x0D	; 13
    b256:	50 e0       	ldi	r21, 0x00	; 0
    b258:	67 e8       	ldi	r22, 0x87	; 135
    b25a:	77 e3       	ldi	r23, 0x37	; 55
    b25c:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b260:	89 2b       	or	r24, r25
    b262:	d9 f4       	brne	.+54     	; 0xb29a <executeCmdLine+0x1bc>
			int val[1] = { 0 };
    b264:	1b 82       	std	Y+3, r1	; 0x03
    b266:	1c 82       	std	Y+4, r1	; 0x04
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_aprs_ip_port) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b268:	89 ad       	ldd	r24, Y+57	; 0x39
    b26a:	9a ad       	ldd	r25, Y+58	; 0x3a
    b26c:	0d 96       	adiw	r24, 0x0d	; 13
    b26e:	9e 01       	movw	r18, r28
    b270:	2d 5f       	subi	r18, 0xFD	; 253
    b272:	3f 4f       	sbci	r19, 0xFF	; 255
    b274:	79 01       	movw	r14, r18
    b276:	00 e0       	ldi	r16, 0x00	; 0
    b278:	10 e0       	ldi	r17, 0x00	; 0
    b27a:	20 e0       	ldi	r18, 0x00	; 0
    b27c:	30 e0       	ldi	r19, 0x00	; 0
    b27e:	43 e0       	ldi	r20, 0x03	; 3
    b280:	50 e0       	ldi	r21, 0x00	; 0
    b282:	60 e0       	ldi	r22, 0x00	; 0
    b284:	70 e0       	ldi	r23, 0x00	; 0
    b286:	0e 94 9f db 	call	0x1b73e	; 0x1b73e <myStringToVar>
    b28a:	89 2b       	or	r24, r25
    b28c:	09 f4       	brne	.+2      	; 0xb290 <executeCmdLine+0x1b2>
    b28e:	49 c3       	rjmp	.+1682   	; 0xb922 <executeCmdLine+0x844>
				aprs_ip_port_update(val[0]);
    b290:	8b 81       	ldd	r24, Y+3	; 0x03
    b292:	9c 81       	ldd	r25, Y+4	; 0x04
    b294:	0e 94 a6 dd 	call	0x1bb4c	; 0x1bb4c <aprs_ip_port_update>
    b298:	44 c3       	rjmp	.+1672   	; 0xb922 <executeCmdLine+0x844>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_user,		sizeof(PM_IP_CMD_aprs_user) - 1)) {
    b29a:	89 ad       	ldd	r24, Y+57	; 0x39
    b29c:	9a ad       	ldd	r25, Y+58	; 0x3a
    b29e:	4a e0       	ldi	r20, 0x0A	; 10
    b2a0:	50 e0       	ldi	r21, 0x00	; 0
    b2a2:	65 e9       	ldi	r22, 0x95	; 149
    b2a4:	77 e3       	ldi	r23, 0x37	; 55
    b2a6:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b2aa:	89 2b       	or	r24, r25
    b2ac:	31 f4       	brne	.+12     	; 0xb2ba <executeCmdLine+0x1dc>
			aprs_user_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_user) - 1));
    b2ae:	89 ad       	ldd	r24, Y+57	; 0x39
    b2b0:	9a ad       	ldd	r25, Y+58	; 0x3a
    b2b2:	0a 96       	adiw	r24, 0x0a	; 10
    b2b4:	0e 94 49 de 	call	0x1bc92	; 0x1bc92 <aprs_user_update>
    b2b8:	34 c3       	rjmp	.+1640   	; 0xb922 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_pwd,		sizeof(PM_IP_CMD_aprs_pwd) - 1)) {
    b2ba:	89 ad       	ldd	r24, Y+57	; 0x39
    b2bc:	9a ad       	ldd	r25, Y+58	; 0x3a
    b2be:	49 e0       	ldi	r20, 0x09	; 9
    b2c0:	50 e0       	ldi	r21, 0x00	; 0
    b2c2:	60 ea       	ldi	r22, 0xA0	; 160
    b2c4:	77 e3       	ldi	r23, 0x37	; 55
    b2c6:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b2ca:	89 2b       	or	r24, r25
    b2cc:	31 f4       	brne	.+12     	; 0xb2da <executeCmdLine+0x1fc>
			aprs_pwd_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_pwd) - 1));
    b2ce:	89 ad       	ldd	r24, Y+57	; 0x39
    b2d0:	9a ad       	ldd	r25, Y+58	; 0x3a
    b2d2:	09 96       	adiw	r24, 0x09	; 9
    b2d4:	0e 94 63 de 	call	0x1bcc6	; 0x1bcc6 <aprs_pwd_update>
    b2d8:	24 c3       	rjmp	.+1608   	; 0xb922 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_num,		sizeof(PM_IP_CMD_aprs_num) - 1)) {
    b2da:	89 ad       	ldd	r24, Y+57	; 0x39
    b2dc:	9a ad       	ldd	r25, Y+58	; 0x3a
    b2de:	45 e0       	ldi	r20, 0x05	; 5
    b2e0:	50 e0       	ldi	r21, 0x00	; 0
    b2e2:	68 e2       	ldi	r22, 0x28	; 40
    b2e4:	77 e3       	ldi	r23, 0x37	; 55
    b2e6:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b2ea:	89 2b       	or	r24, r25
    b2ec:	d9 f4       	brne	.+54     	; 0xb324 <executeCmdLine+0x246>
			int val[1] = { 0 };
    b2ee:	1d 82       	std	Y+5, r1	; 0x05
    b2f0:	1e 82       	std	Y+6, r1	; 0x06
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_aprs_num) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b2f2:	89 ad       	ldd	r24, Y+57	; 0x39
    b2f4:	9a ad       	ldd	r25, Y+58	; 0x3a
    b2f6:	05 96       	adiw	r24, 0x05	; 5
    b2f8:	9e 01       	movw	r18, r28
    b2fa:	2b 5f       	subi	r18, 0xFB	; 251
    b2fc:	3f 4f       	sbci	r19, 0xFF	; 255
    b2fe:	79 01       	movw	r14, r18
    b300:	00 e0       	ldi	r16, 0x00	; 0
    b302:	10 e0       	ldi	r17, 0x00	; 0
    b304:	20 e0       	ldi	r18, 0x00	; 0
    b306:	30 e0       	ldi	r19, 0x00	; 0
    b308:	43 e0       	ldi	r20, 0x03	; 3
    b30a:	50 e0       	ldi	r21, 0x00	; 0
    b30c:	60 e0       	ldi	r22, 0x00	; 0
    b30e:	70 e0       	ldi	r23, 0x00	; 0
    b310:	0e 94 9f db 	call	0x1b73e	; 0x1b73e <myStringToVar>
    b314:	89 2b       	or	r24, r25
    b316:	09 f4       	brne	.+2      	; 0xb31a <executeCmdLine+0x23c>
    b318:	04 c3       	rjmp	.+1544   	; 0xb922 <executeCmdLine+0x844>
				aprs_num_update(val[0]);
    b31a:	8d 81       	ldd	r24, Y+5	; 0x05
    b31c:	9e 81       	ldd	r25, Y+6	; 0x06
    b31e:	0e 94 f9 dc 	call	0x1b9f2	; 0x1b9f2 <aprs_num_update>
    b322:	ff c2       	rjmp	.+1534   	; 0xb922 <executeCmdLine+0x844>
			}

		} else if ((!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_AT,		sizeof(PM_IP_CMD_AT) - 1))		||
    b324:	89 ad       	ldd	r24, Y+57	; 0x39
    b326:	9a ad       	ldd	r25, Y+58	; 0x3a
    b328:	42 e0       	ldi	r20, 0x02	; 2
    b32a:	50 e0       	ldi	r21, 0x00	; 0
    b32c:	6a ea       	ldi	r22, 0xAA	; 170
    b32e:	77 e3       	ldi	r23, 0x37	; 55
    b330:	0f 94 43 32 	call	0x26486	; 0x26486 <strncasecmp_P>
    b334:	89 2b       	or	r24, r25
    b336:	b1 f0       	breq	.+44     	; 0xb364 <executeCmdLine+0x286>
				   (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_A_slash,	sizeof(PM_IP_CMD_A_slash) - 1)) ||
    b338:	89 ad       	ldd	r24, Y+57	; 0x39
    b33a:	9a ad       	ldd	r25, Y+58	; 0x3a
    b33c:	42 e0       	ldi	r20, 0x02	; 2
    b33e:	50 e0       	ldi	r21, 0x00	; 0
    b340:	6d ea       	ldi	r22, 0xAD	; 173
    b342:	77 e3       	ldi	r23, 0x37	; 55
    b344:	0f 94 43 32 	call	0x26486	; 0x26486 <strncasecmp_P>
			int val[1] = { 0 };
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_aprs_num) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
				aprs_num_update(val[0]);
			}

		} else if ((!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_AT,		sizeof(PM_IP_CMD_AT) - 1))		||
    b348:	89 2b       	or	r24, r25
    b34a:	61 f0       	breq	.+24     	; 0xb364 <executeCmdLine+0x286>
				   (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_A_slash,	sizeof(PM_IP_CMD_A_slash) - 1)) ||
				   ((1 <= cmdLine_buf[0]) && (cmdLine_buf[0] <= 26))) {
    b34c:	89 ad       	ldd	r24, Y+57	; 0x39
    b34e:	9a ad       	ldd	r25, Y+58	; 0x3a
    b350:	fc 01       	movw	r30, r24
    b352:	80 81       	ld	r24, Z
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_aprs_num) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
				aprs_num_update(val[0]);
			}

		} else if ((!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_AT,		sizeof(PM_IP_CMD_AT) - 1))		||
				   (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_A_slash,	sizeof(PM_IP_CMD_A_slash) - 1)) ||
    b354:	18 16       	cp	r1, r24
    b356:	6c f4       	brge	.+26     	; 0xb372 <executeCmdLine+0x294>
				   ((1 <= cmdLine_buf[0]) && (cmdLine_buf[0] <= 26))) {
    b358:	89 ad       	ldd	r24, Y+57	; 0x39
    b35a:	9a ad       	ldd	r25, Y+58	; 0x3a
    b35c:	fc 01       	movw	r30, r24
    b35e:	80 81       	ld	r24, Z
    b360:	8b 31       	cpi	r24, 0x1B	; 27
    b362:	3c f4       	brge	.+14     	; 0xb372 <executeCmdLine+0x294>
				serial_sim808_send(cmdLine_buf, cmdLine_len, false);
    b364:	89 ad       	ldd	r24, Y+57	; 0x39
    b366:	9a ad       	ldd	r25, Y+58	; 0x3a
    b368:	40 e0       	ldi	r20, 0x00	; 0
    b36a:	6b ad       	ldd	r22, Y+59	; 0x3b
    b36c:	0e 94 fb 22 	call	0x45f6	; 0x45f6 <serial_sim808_send>
    b370:	d8 c2       	rjmp	.+1456   	; 0xb922 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_bias,			sizeof(PM_IP_CMD_bias) - 1)) {
    b372:	89 ad       	ldd	r24, Y+57	; 0x39
    b374:	9a ad       	ldd	r25, Y+58	; 0x3a
    b376:	45 e0       	ldi	r20, 0x05	; 5
    b378:	50 e0       	ldi	r21, 0x00	; 0
    b37a:	60 eb       	ldi	r22, 0xB0	; 176
    b37c:	77 e3       	ldi	r23, 0x37	; 55
    b37e:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b382:	89 2b       	or	r24, r25
    b384:	d9 f4       	brne	.+54     	; 0xb3bc <executeCmdLine+0x2de>
			int val[1] = { 0 };
    b386:	1f 82       	std	Y+7, r1	; 0x07
    b388:	18 86       	std	Y+8, r1	; 0x08
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_bias) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b38a:	89 ad       	ldd	r24, Y+57	; 0x39
    b38c:	9a ad       	ldd	r25, Y+58	; 0x3a
    b38e:	05 96       	adiw	r24, 0x05	; 5
    b390:	9e 01       	movw	r18, r28
    b392:	29 5f       	subi	r18, 0xF9	; 249
    b394:	3f 4f       	sbci	r19, 0xFF	; 255
    b396:	79 01       	movw	r14, r18
    b398:	00 e0       	ldi	r16, 0x00	; 0
    b39a:	10 e0       	ldi	r17, 0x00	; 0
    b39c:	20 e0       	ldi	r18, 0x00	; 0
    b39e:	30 e0       	ldi	r19, 0x00	; 0
    b3a0:	43 e0       	ldi	r20, 0x03	; 3
    b3a2:	50 e0       	ldi	r21, 0x00	; 0
    b3a4:	60 e0       	ldi	r22, 0x00	; 0
    b3a6:	70 e0       	ldi	r23, 0x00	; 0
    b3a8:	0e 94 9f db 	call	0x1b73e	; 0x1b73e <myStringToVar>
    b3ac:	89 2b       	or	r24, r25
    b3ae:	09 f4       	brne	.+2      	; 0xb3b2 <executeCmdLine+0x2d4>
    b3b0:	b8 c2       	rjmp	.+1392   	; 0xb922 <executeCmdLine+0x844>
				bias_update(val[0]);
    b3b2:	8f 81       	ldd	r24, Y+7	; 0x07
    b3b4:	98 85       	ldd	r25, Y+8	; 0x08
    b3b6:	0e 94 a9 de 	call	0x1bd52	; 0x1bd52 <bias_update>
    b3ba:	b3 c2       	rjmp	.+1382   	; 0xb922 <executeCmdLine+0x844>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_bl,				sizeof(PM_IP_CMD_bl) - 1)) {
    b3bc:	89 ad       	ldd	r24, Y+57	; 0x39
    b3be:	9a ad       	ldd	r25, Y+58	; 0x3a
    b3c0:	43 e0       	ldi	r20, 0x03	; 3
    b3c2:	50 e0       	ldi	r21, 0x00	; 0
    b3c4:	66 eb       	ldi	r22, 0xB6	; 182
    b3c6:	77 e3       	ldi	r23, 0x37	; 55
    b3c8:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b3cc:	89 2b       	or	r24, r25
    b3ce:	d9 f4       	brne	.+54     	; 0xb406 <executeCmdLine+0x328>
			int val[1] = { 0 };
    b3d0:	19 86       	std	Y+9, r1	; 0x09
    b3d2:	1a 86       	std	Y+10, r1	; 0x0a
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_bl) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b3d4:	89 ad       	ldd	r24, Y+57	; 0x39
    b3d6:	9a ad       	ldd	r25, Y+58	; 0x3a
    b3d8:	03 96       	adiw	r24, 0x03	; 3
    b3da:	9e 01       	movw	r18, r28
    b3dc:	27 5f       	subi	r18, 0xF7	; 247
    b3de:	3f 4f       	sbci	r19, 0xFF	; 255
    b3e0:	79 01       	movw	r14, r18
    b3e2:	00 e0       	ldi	r16, 0x00	; 0
    b3e4:	10 e0       	ldi	r17, 0x00	; 0
    b3e6:	20 e0       	ldi	r18, 0x00	; 0
    b3e8:	30 e0       	ldi	r19, 0x00	; 0
    b3ea:	43 e0       	ldi	r20, 0x03	; 3
    b3ec:	50 e0       	ldi	r21, 0x00	; 0
    b3ee:	60 e0       	ldi	r22, 0x00	; 0
    b3f0:	70 e0       	ldi	r23, 0x00	; 0
    b3f2:	0e 94 9f db 	call	0x1b73e	; 0x1b73e <myStringToVar>
    b3f6:	89 2b       	or	r24, r25
    b3f8:	09 f4       	brne	.+2      	; 0xb3fc <executeCmdLine+0x31e>
    b3fa:	93 c2       	rjmp	.+1318   	; 0xb922 <executeCmdLine+0x844>
				backlight_mode_pwm(val[0]);
    b3fc:	89 85       	ldd	r24, Y+9	; 0x09
    b3fe:	9a 85       	ldd	r25, Y+10	; 0x0a
    b400:	0e 94 7d de 	call	0x1bcfa	; 0x1bcfa <backlight_mode_pwm>
    b404:	8e c2       	rjmp	.+1308   	; 0xb922 <executeCmdLine+0x844>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_defaults,	sizeof(PM_IP_CMD_cal_defaults) - 1)) {
    b406:	89 ad       	ldd	r24, Y+57	; 0x39
    b408:	9a ad       	ldd	r25, Y+58	; 0x3a
    b40a:	4c e0       	ldi	r20, 0x0C	; 12
    b40c:	50 e0       	ldi	r21, 0x00	; 0
    b40e:	6b ed       	ldi	r22, 0xDB	; 219
    b410:	77 e3       	ldi	r23, 0x37	; 55
    b412:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b416:	89 2b       	or	r24, r25
    b418:	21 f4       	brne	.+8      	; 0xb422 <executeCmdLine+0x344>
			calibration_mode(CALIBRATION_MODE_ENUM__DEFAULTS);
    b41a:	80 e0       	ldi	r24, 0x00	; 0
    b41c:	0e 94 c0 de 	call	0x1bd80	; 0x1bd80 <calibration_mode>
    b420:	80 c2       	rjmp	.+1280   	; 0xb922 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_accelx,		sizeof(PM_IP_CMD_cal_accelx) - 1)) {
    b422:	89 ad       	ldd	r24, Y+57	; 0x39
    b424:	9a ad       	ldd	r25, Y+58	; 0x3a
    b426:	4a e0       	ldi	r20, 0x0A	; 10
    b428:	50 e0       	ldi	r21, 0x00	; 0
    b42a:	6a eb       	ldi	r22, 0xBA	; 186
    b42c:	77 e3       	ldi	r23, 0x37	; 55
    b42e:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b432:	89 2b       	or	r24, r25
    b434:	21 f4       	brne	.+8      	; 0xb43e <executeCmdLine+0x360>
			calibration_mode(CALIBRATION_MODE_ENUM__ACCEL_X);
    b436:	81 e0       	ldi	r24, 0x01	; 1
    b438:	0e 94 c0 de 	call	0x1bd80	; 0x1bd80 <calibration_mode>
    b43c:	72 c2       	rjmp	.+1252   	; 0xb922 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_accely,		sizeof(PM_IP_CMD_cal_accely) - 1)) {
    b43e:	89 ad       	ldd	r24, Y+57	; 0x39
    b440:	9a ad       	ldd	r25, Y+58	; 0x3a
    b442:	4a e0       	ldi	r20, 0x0A	; 10
    b444:	50 e0       	ldi	r21, 0x00	; 0
    b446:	65 ec       	ldi	r22, 0xC5	; 197
    b448:	77 e3       	ldi	r23, 0x37	; 55
    b44a:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b44e:	89 2b       	or	r24, r25
    b450:	21 f4       	brne	.+8      	; 0xb45a <executeCmdLine+0x37c>
			calibration_mode(CALIBRATION_MODE_ENUM__ACCEL_Y);
    b452:	82 e0       	ldi	r24, 0x02	; 2
    b454:	0e 94 c0 de 	call	0x1bd80	; 0x1bd80 <calibration_mode>
    b458:	64 c2       	rjmp	.+1224   	; 0xb922 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_accelz,		sizeof(PM_IP_CMD_cal_accelz) - 1)) {
    b45a:	89 ad       	ldd	r24, Y+57	; 0x39
    b45c:	9a ad       	ldd	r25, Y+58	; 0x3a
    b45e:	4a e0       	ldi	r20, 0x0A	; 10
    b460:	50 e0       	ldi	r21, 0x00	; 0
    b462:	60 ed       	ldi	r22, 0xD0	; 208
    b464:	77 e3       	ldi	r23, 0x37	; 55
    b466:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b46a:	89 2b       	or	r24, r25
    b46c:	21 f4       	brne	.+8      	; 0xb476 <executeCmdLine+0x398>
			calibration_mode(CALIBRATION_MODE_ENUM__ACCEL_Z);
    b46e:	83 e0       	ldi	r24, 0x03	; 3
    b470:	0e 94 c0 de 	call	0x1bd80	; 0x1bd80 <calibration_mode>
    b474:	56 c2       	rjmp	.+1196   	; 0xb922 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_gyro,		sizeof(PM_IP_CMD_cal_gyro) - 1)) {
    b476:	89 ad       	ldd	r24, Y+57	; 0x39
    b478:	9a ad       	ldd	r25, Y+58	; 0x3a
    b47a:	48 e0       	ldi	r20, 0x08	; 8
    b47c:	50 e0       	ldi	r21, 0x00	; 0
    b47e:	68 ee       	ldi	r22, 0xE8	; 232
    b480:	77 e3       	ldi	r23, 0x37	; 55
    b482:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b486:	89 2b       	or	r24, r25
    b488:	21 f4       	brne	.+8      	; 0xb492 <executeCmdLine+0x3b4>
			calibration_mode(CALIBRATION_MODE_ENUM__GYRO);
    b48a:	84 e0       	ldi	r24, 0x04	; 4
    b48c:	0e 94 c0 de 	call	0x1bd80	; 0x1bd80 <calibration_mode>
    b490:	48 c2       	rjmp	.+1168   	; 0xb922 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_dac,			sizeof(PM_IP_CMD_dac) - 1)) {
    b492:	89 ad       	ldd	r24, Y+57	; 0x39
    b494:	9a ad       	ldd	r25, Y+58	; 0x3a
    b496:	44 e0       	ldi	r20, 0x04	; 4
    b498:	50 e0       	ldi	r21, 0x00	; 0
    b49a:	61 ef       	ldi	r22, 0xF1	; 241
    b49c:	77 e3       	ldi	r23, 0x37	; 55
    b49e:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b4a2:	89 2b       	or	r24, r25
    b4a4:	01 f5       	brne	.+64     	; 0xb4e6 <executeCmdLine+0x408>
			int val[1] = { 0 };
    b4a6:	1b 86       	std	Y+11, r1	; 0x0b
    b4a8:	1c 86       	std	Y+12, r1	; 0x0c
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_dac) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b4aa:	89 ad       	ldd	r24, Y+57	; 0x39
    b4ac:	9a ad       	ldd	r25, Y+58	; 0x3a
    b4ae:	04 96       	adiw	r24, 0x04	; 4
    b4b0:	9e 01       	movw	r18, r28
    b4b2:	25 5f       	subi	r18, 0xF5	; 245
    b4b4:	3f 4f       	sbci	r19, 0xFF	; 255
    b4b6:	79 01       	movw	r14, r18
    b4b8:	00 e0       	ldi	r16, 0x00	; 0
    b4ba:	10 e0       	ldi	r17, 0x00	; 0
    b4bc:	20 e0       	ldi	r18, 0x00	; 0
    b4be:	30 e0       	ldi	r19, 0x00	; 0
    b4c0:	43 e0       	ldi	r20, 0x03	; 3
    b4c2:	50 e0       	ldi	r21, 0x00	; 0
    b4c4:	60 e0       	ldi	r22, 0x00	; 0
    b4c6:	70 e0       	ldi	r23, 0x00	; 0
    b4c8:	0e 94 9f db 	call	0x1b73e	; 0x1b73e <myStringToVar>
    b4cc:	89 2b       	or	r24, r25
    b4ce:	09 f4       	brne	.+2      	; 0xb4d2 <executeCmdLine+0x3f4>
    b4d0:	28 c2       	rjmp	.+1104   	; 0xb922 <executeCmdLine+0x844>
				dac_app_enable(val[0] != 0);
    b4d2:	8b 85       	ldd	r24, Y+11	; 0x0b
    b4d4:	9c 85       	ldd	r25, Y+12	; 0x0c
    b4d6:	21 e0       	ldi	r18, 0x01	; 1
    b4d8:	89 2b       	or	r24, r25
    b4da:	09 f4       	brne	.+2      	; 0xb4de <executeCmdLine+0x400>
    b4dc:	20 e0       	ldi	r18, 0x00	; 0
    b4de:	82 2f       	mov	r24, r18
    b4e0:	0e 94 df e0 	call	0x1c1be	; 0x1c1be <dac_app_enable>
    b4e4:	1e c2       	rjmp	.+1084   	; 0xb922 <executeCmdLine+0x844>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_dds,			sizeof(PM_IP_CMD_dds) - 1)) {
    b4e6:	89 ad       	ldd	r24, Y+57	; 0x39
    b4e8:	9a ad       	ldd	r25, Y+58	; 0x3a
    b4ea:	44 e0       	ldi	r20, 0x04	; 4
    b4ec:	50 e0       	ldi	r21, 0x00	; 0
    b4ee:	66 ef       	ldi	r22, 0xF6	; 246
    b4f0:	77 e3       	ldi	r23, 0x37	; 55
    b4f2:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b4f6:	89 2b       	or	r24, r25
    b4f8:	69 f5       	brne	.+90     	; 0xb554 <executeCmdLine+0x476>
			float val[3] = { -1.f, -1.f, -1.f };
    b4fa:	8c e0       	ldi	r24, 0x0C	; 12
    b4fc:	e8 e0       	ldi	r30, 0x08	; 8
    b4fe:	f1 e2       	ldi	r31, 0x21	; 33
    b500:	de 01       	movw	r26, r28
    b502:	1d 96       	adiw	r26, 0x0d	; 13
    b504:	01 90       	ld	r0, Z+
    b506:	0d 92       	st	X+, r0
    b508:	8a 95       	dec	r24
    b50a:	e1 f7       	brne	.-8      	; 0xb504 <executeCmdLine+0x426>
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_dds) - 1), MY_STRING_TO_VAR_FLOAT | (MY_STRING_TO_VAR_FLOAT << 2) | (MY_STRING_TO_VAR_FLOAT << 4), &(val[0]), NULL, NULL)) {
    b50c:	89 ad       	ldd	r24, Y+57	; 0x39
    b50e:	9a ad       	ldd	r25, Y+58	; 0x3a
    b510:	04 96       	adiw	r24, 0x04	; 4
    b512:	9e 01       	movw	r18, r28
    b514:	23 5f       	subi	r18, 0xF3	; 243
    b516:	3f 4f       	sbci	r19, 0xFF	; 255
    b518:	e1 2c       	mov	r14, r1
    b51a:	f1 2c       	mov	r15, r1
    b51c:	00 e0       	ldi	r16, 0x00	; 0
    b51e:	10 e0       	ldi	r17, 0x00	; 0
    b520:	45 e1       	ldi	r20, 0x15	; 21
    b522:	50 e0       	ldi	r21, 0x00	; 0
    b524:	60 e0       	ldi	r22, 0x00	; 0
    b526:	70 e0       	ldi	r23, 0x00	; 0
    b528:	0e 94 9f db 	call	0x1b73e	; 0x1b73e <myStringToVar>
    b52c:	89 2b       	or	r24, r25
    b52e:	09 f4       	brne	.+2      	; 0xb532 <executeCmdLine+0x454>
    b530:	f8 c1       	rjmp	.+1008   	; 0xb922 <executeCmdLine+0x844>
				dds_update(val[0], val[1], val[2]);
    b532:	ed 88       	ldd	r14, Y+21	; 0x15
    b534:	fe 88       	ldd	r15, Y+22	; 0x16
    b536:	0f 89       	ldd	r16, Y+23	; 0x17
    b538:	18 8d       	ldd	r17, Y+24	; 0x18
    b53a:	29 89       	ldd	r18, Y+17	; 0x11
    b53c:	3a 89       	ldd	r19, Y+18	; 0x12
    b53e:	4b 89       	ldd	r20, Y+19	; 0x13
    b540:	5c 89       	ldd	r21, Y+20	; 0x14
    b542:	8d 85       	ldd	r24, Y+13	; 0x0d
    b544:	9e 85       	ldd	r25, Y+14	; 0x0e
    b546:	af 85       	ldd	r26, Y+15	; 0x0f
    b548:	b8 89       	ldd	r27, Y+16	; 0x10
    b54a:	bc 01       	movw	r22, r24
    b54c:	cd 01       	movw	r24, r26
    b54e:	0e 94 33 e1 	call	0x1c266	; 0x1c266 <dds_update>
    b552:	e7 c1       	rjmp	.+974    	; 0xb922 <executeCmdLine+0x844>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_eb,				sizeof(PM_IP_CMD_eb) - 1)) {
    b554:	89 ad       	ldd	r24, Y+57	; 0x39
    b556:	9a ad       	ldd	r25, Y+58	; 0x3a
    b558:	43 e0       	ldi	r20, 0x03	; 3
    b55a:	50 e0       	ldi	r21, 0x00	; 0
    b55c:	6b ef       	ldi	r22, 0xFB	; 251
    b55e:	77 e3       	ldi	r23, 0x37	; 55
    b560:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b564:	89 2b       	or	r24, r25
    b566:	01 f5       	brne	.+64     	; 0xb5a8 <executeCmdLine+0x4ca>
			int val[1] = { 0 };
    b568:	19 8e       	std	Y+25, r1	; 0x19
    b56a:	1a 8e       	std	Y+26, r1	; 0x1a
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_eb) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b56c:	89 ad       	ldd	r24, Y+57	; 0x39
    b56e:	9a ad       	ldd	r25, Y+58	; 0x3a
    b570:	03 96       	adiw	r24, 0x03	; 3
    b572:	9e 01       	movw	r18, r28
    b574:	27 5e       	subi	r18, 0xE7	; 231
    b576:	3f 4f       	sbci	r19, 0xFF	; 255
    b578:	79 01       	movw	r14, r18
    b57a:	00 e0       	ldi	r16, 0x00	; 0
    b57c:	10 e0       	ldi	r17, 0x00	; 0
    b57e:	20 e0       	ldi	r18, 0x00	; 0
    b580:	30 e0       	ldi	r19, 0x00	; 0
    b582:	43 e0       	ldi	r20, 0x03	; 3
    b584:	50 e0       	ldi	r21, 0x00	; 0
    b586:	60 e0       	ldi	r22, 0x00	; 0
    b588:	70 e0       	ldi	r23, 0x00	; 0
    b58a:	0e 94 9f db 	call	0x1b73e	; 0x1b73e <myStringToVar>
    b58e:	89 2b       	or	r24, r25
    b590:	09 f4       	brne	.+2      	; 0xb594 <executeCmdLine+0x4b6>
    b592:	c7 c1       	rjmp	.+910    	; 0xb922 <executeCmdLine+0x844>
				errorBeep_enable(val[0] != 0);
    b594:	89 8d       	ldd	r24, Y+25	; 0x19
    b596:	9a 8d       	ldd	r25, Y+26	; 0x1a
    b598:	21 e0       	ldi	r18, 0x01	; 1
    b59a:	89 2b       	or	r24, r25
    b59c:	09 f4       	brne	.+2      	; 0xb5a0 <executeCmdLine+0x4c2>
    b59e:	20 e0       	ldi	r18, 0x00	; 0
    b5a0:	82 2f       	mov	r24, r18
    b5a2:	0e 94 2f e2 	call	0x1c45e	; 0x1c45e <errorBeep_enable>
    b5a6:	bd c1       	rjmp	.+890    	; 0xb922 <executeCmdLine+0x844>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_env_t,			sizeof(PM_IP_CMD_env_t) - 1)) {
    b5a8:	89 ad       	ldd	r24, Y+57	; 0x39
    b5aa:	9a ad       	ldd	r25, Y+58	; 0x3a
    b5ac:	46 e0       	ldi	r20, 0x06	; 6
    b5ae:	50 e0       	ldi	r21, 0x00	; 0
    b5b0:	6f ef       	ldi	r22, 0xFF	; 255
    b5b2:	77 e3       	ldi	r23, 0x37	; 55
    b5b4:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b5b8:	89 2b       	or	r24, r25
    b5ba:	29 f5       	brne	.+74     	; 0xb606 <executeCmdLine+0x528>
			float val[3] = { -1.f, -1.f, -1.f };
    b5bc:	8c e0       	ldi	r24, 0x0C	; 12
    b5be:	e8 e0       	ldi	r30, 0x08	; 8
    b5c0:	f1 e2       	ldi	r31, 0x21	; 33
    b5c2:	de 01       	movw	r26, r28
    b5c4:	5b 96       	adiw	r26, 0x1b	; 27
    b5c6:	01 90       	ld	r0, Z+
    b5c8:	0d 92       	st	X+, r0
    b5ca:	8a 95       	dec	r24
    b5cc:	e1 f7       	brne	.-8      	; 0xb5c6 <executeCmdLine+0x4e8>
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_env_t) - 1), MY_STRING_TO_VAR_FLOAT, &(val[0]), NULL, NULL)) {
    b5ce:	89 ad       	ldd	r24, Y+57	; 0x39
    b5d0:	9a ad       	ldd	r25, Y+58	; 0x3a
    b5d2:	06 96       	adiw	r24, 0x06	; 6
    b5d4:	9e 01       	movw	r18, r28
    b5d6:	25 5e       	subi	r18, 0xE5	; 229
    b5d8:	3f 4f       	sbci	r19, 0xFF	; 255
    b5da:	e1 2c       	mov	r14, r1
    b5dc:	f1 2c       	mov	r15, r1
    b5de:	00 e0       	ldi	r16, 0x00	; 0
    b5e0:	10 e0       	ldi	r17, 0x00	; 0
    b5e2:	41 e0       	ldi	r20, 0x01	; 1
    b5e4:	50 e0       	ldi	r21, 0x00	; 0
    b5e6:	60 e0       	ldi	r22, 0x00	; 0
    b5e8:	70 e0       	ldi	r23, 0x00	; 0
    b5ea:	0e 94 9f db 	call	0x1b73e	; 0x1b73e <myStringToVar>
    b5ee:	89 2b       	or	r24, r25
    b5f0:	09 f4       	brne	.+2      	; 0xb5f4 <executeCmdLine+0x516>
    b5f2:	97 c1       	rjmp	.+814    	; 0xb922 <executeCmdLine+0x844>
				env_temp(val[0]);
    b5f4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    b5f6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    b5f8:	ad 8d       	ldd	r26, Y+29	; 0x1d
    b5fa:	be 8d       	ldd	r27, Y+30	; 0x1e
    b5fc:	bc 01       	movw	r22, r24
    b5fe:	cd 01       	movw	r24, r26
    b600:	0e 94 41 e2 	call	0x1c482	; 0x1c482 <env_temp>
    b604:	8e c1       	rjmp	.+796    	; 0xb922 <executeCmdLine+0x844>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_gsm_aprs,		sizeof(PM_IP_CMD_gsm_aprs) - 1)) {
    b606:	89 ad       	ldd	r24, Y+57	; 0x39
    b608:	9a ad       	ldd	r25, Y+58	; 0x3a
    b60a:	49 e0       	ldi	r20, 0x09	; 9
    b60c:	50 e0       	ldi	r21, 0x00	; 0
    b60e:	6b e0       	ldi	r22, 0x0B	; 11
    b610:	78 e3       	ldi	r23, 0x38	; 56
    b612:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b616:	89 2b       	or	r24, r25
    b618:	01 f5       	brne	.+64     	; 0xb65a <executeCmdLine+0x57c>
			int val[1] = { 0 };
    b61a:	1f a2       	std	Y+39, r1	; 0x27
    b61c:	18 a6       	std	Y+40, r1	; 0x28
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_gsm_aprs) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b61e:	89 ad       	ldd	r24, Y+57	; 0x39
    b620:	9a ad       	ldd	r25, Y+58	; 0x3a
    b622:	09 96       	adiw	r24, 0x09	; 9
    b624:	9e 01       	movw	r18, r28
    b626:	29 5d       	subi	r18, 0xD9	; 217
    b628:	3f 4f       	sbci	r19, 0xFF	; 255
    b62a:	79 01       	movw	r14, r18
    b62c:	00 e0       	ldi	r16, 0x00	; 0
    b62e:	10 e0       	ldi	r17, 0x00	; 0
    b630:	20 e0       	ldi	r18, 0x00	; 0
    b632:	30 e0       	ldi	r19, 0x00	; 0
    b634:	43 e0       	ldi	r20, 0x03	; 3
    b636:	50 e0       	ldi	r21, 0x00	; 0
    b638:	60 e0       	ldi	r22, 0x00	; 0
    b63a:	70 e0       	ldi	r23, 0x00	; 0
    b63c:	0e 94 9f db 	call	0x1b73e	; 0x1b73e <myStringToVar>
    b640:	89 2b       	or	r24, r25
    b642:	09 f4       	brne	.+2      	; 0xb646 <executeCmdLine+0x568>
    b644:	6e c1       	rjmp	.+732    	; 0xb922 <executeCmdLine+0x844>
				gsm_aprs_enable(val[0] != 0);
    b646:	8f a1       	ldd	r24, Y+39	; 0x27
    b648:	98 a5       	ldd	r25, Y+40	; 0x28
    b64a:	21 e0       	ldi	r18, 0x01	; 1
    b64c:	89 2b       	or	r24, r25
    b64e:	09 f4       	brne	.+2      	; 0xb652 <executeCmdLine+0x574>
    b650:	20 e0       	ldi	r18, 0x00	; 0
    b652:	82 2f       	mov	r24, r18
    b654:	0e 94 a9 e2 	call	0x1c552	; 0x1c552 <gsm_aprs_enable>
    b658:	64 c1       	rjmp	.+712    	; 0xb922 <executeCmdLine+0x844>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_gsm_pin,		sizeof(PM_IP_CMD_gsm_pin) - 1)) {
    b65a:	89 ad       	ldd	r24, Y+57	; 0x39
    b65c:	9a ad       	ldd	r25, Y+58	; 0x3a
    b65e:	48 e0       	ldi	r20, 0x08	; 8
    b660:	50 e0       	ldi	r21, 0x00	; 0
    b662:	65 e1       	ldi	r22, 0x15	; 21
    b664:	78 e3       	ldi	r23, 0x38	; 56
    b666:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b66a:	89 2b       	or	r24, r25
    b66c:	31 f4       	brne	.+12     	; 0xb67a <executeCmdLine+0x59c>
			gsm_pin_update(cmdLine_buf + (sizeof(PM_IP_CMD_gsm_pin) - 1));
    b66e:	89 ad       	ldd	r24, Y+57	; 0x39
    b670:	9a ad       	ldd	r25, Y+58	; 0x3a
    b672:	08 96       	adiw	r24, 0x08	; 8
    b674:	0e 94 bb e2 	call	0x1c576	; 0x1c576 <gsm_pin_update>
    b678:	54 c1       	rjmp	.+680    	; 0xb922 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_gsm_num,		sizeof(PM_IP_CMD_gsm_num) - 1)) {
    b67a:	89 ad       	ldd	r24, Y+57	; 0x39
    b67c:	9a ad       	ldd	r25, Y+58	; 0x3a
    b67e:	44 e0       	ldi	r20, 0x04	; 4
    b680:	50 e0       	ldi	r21, 0x00	; 0
    b682:	66 e0       	ldi	r22, 0x06	; 6
    b684:	78 e3       	ldi	r23, 0x38	; 56
    b686:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b68a:	89 2b       	or	r24, r25
    b68c:	01 f5       	brne	.+64     	; 0xb6ce <executeCmdLine+0x5f0>
			int val[1] = { 0 };
    b68e:	19 a6       	std	Y+41, r1	; 0x29
    b690:	1a a6       	std	Y+42, r1	; 0x2a
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_gsm_num) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b692:	89 ad       	ldd	r24, Y+57	; 0x39
    b694:	9a ad       	ldd	r25, Y+58	; 0x3a
    b696:	04 96       	adiw	r24, 0x04	; 4
    b698:	9e 01       	movw	r18, r28
    b69a:	27 5d       	subi	r18, 0xD7	; 215
    b69c:	3f 4f       	sbci	r19, 0xFF	; 255
    b69e:	79 01       	movw	r14, r18
    b6a0:	00 e0       	ldi	r16, 0x00	; 0
    b6a2:	10 e0       	ldi	r17, 0x00	; 0
    b6a4:	20 e0       	ldi	r18, 0x00	; 0
    b6a6:	30 e0       	ldi	r19, 0x00	; 0
    b6a8:	43 e0       	ldi	r20, 0x03	; 3
    b6aa:	50 e0       	ldi	r21, 0x00	; 0
    b6ac:	60 e0       	ldi	r22, 0x00	; 0
    b6ae:	70 e0       	ldi	r23, 0x00	; 0
    b6b0:	0e 94 9f db 	call	0x1b73e	; 0x1b73e <myStringToVar>
    b6b4:	89 2b       	or	r24, r25
    b6b6:	09 f4       	brne	.+2      	; 0xb6ba <executeCmdLine+0x5dc>
    b6b8:	34 c1       	rjmp	.+616    	; 0xb922 <executeCmdLine+0x844>
				gsm_enable(val[0] != 0);
    b6ba:	89 a5       	ldd	r24, Y+41	; 0x29
    b6bc:	9a a5       	ldd	r25, Y+42	; 0x2a
    b6be:	21 e0       	ldi	r18, 0x01	; 1
    b6c0:	89 2b       	or	r24, r25
    b6c2:	09 f4       	brne	.+2      	; 0xb6c6 <executeCmdLine+0x5e8>
    b6c4:	20 e0       	ldi	r18, 0x00	; 0
    b6c6:	82 2f       	mov	r24, r18
    b6c8:	0e 94 d6 e2 	call	0x1c5ac	; 0x1c5ac <gsm_enable>
    b6cc:	2a c1       	rjmp	.+596    	; 0xb922 <executeCmdLine+0x844>
			}

		} else if (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_help,		sizeof(PM_IP_CMD_help) - 1)) {
    b6ce:	89 ad       	ldd	r24, Y+57	; 0x39
    b6d0:	9a ad       	ldd	r25, Y+58	; 0x3a
    b6d2:	44 e0       	ldi	r20, 0x04	; 4
    b6d4:	50 e0       	ldi	r21, 0x00	; 0
    b6d6:	6e e1       	ldi	r22, 0x1E	; 30
    b6d8:	78 e3       	ldi	r23, 0x38	; 56
    b6da:	0f 94 43 32 	call	0x26486	; 0x26486 <strncasecmp_P>
    b6de:	89 2b       	or	r24, r25
			printHelp();
    b6e0:	11 f4       	brne	.+4      	; 0xb6e6 <executeCmdLine+0x608>
    b6e2:	14 dc       	rcall	.-2008   	; 0xaf0c <printHelp>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_info,			sizeof(PM_IP_CMD_info) - 1)) {
    b6e4:	1e c1       	rjmp	.+572    	; 0xb922 <executeCmdLine+0x844>
    b6e6:	89 ad       	ldd	r24, Y+57	; 0x39
    b6e8:	9a ad       	ldd	r25, Y+58	; 0x3a
    b6ea:	45 e0       	ldi	r20, 0x05	; 5
    b6ec:	50 e0       	ldi	r21, 0x00	; 0
    b6ee:	63 e2       	ldi	r22, 0x23	; 35
    b6f0:	78 e3       	ldi	r23, 0x38	; 56
    b6f2:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b6f6:	89 2b       	or	r24, r25
			int val[1] = { 0 };
    b6f8:	d9 f4       	brne	.+54     	; 0xb730 <executeCmdLine+0x652>
    b6fa:	1b a6       	std	Y+43, r1	; 0x2b
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_info) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b6fc:	1c a6       	std	Y+44, r1	; 0x2c
    b6fe:	89 ad       	ldd	r24, Y+57	; 0x39
    b700:	9a ad       	ldd	r25, Y+58	; 0x3a
    b702:	05 96       	adiw	r24, 0x05	; 5
    b704:	9e 01       	movw	r18, r28
    b706:	25 5d       	subi	r18, 0xD5	; 213
    b708:	3f 4f       	sbci	r19, 0xFF	; 255
    b70a:	79 01       	movw	r14, r18
    b70c:	00 e0       	ldi	r16, 0x00	; 0
    b70e:	10 e0       	ldi	r17, 0x00	; 0
    b710:	20 e0       	ldi	r18, 0x00	; 0
    b712:	30 e0       	ldi	r19, 0x00	; 0
    b714:	43 e0       	ldi	r20, 0x03	; 3
    b716:	50 e0       	ldi	r21, 0x00	; 0
    b718:	60 e0       	ldi	r22, 0x00	; 0
    b71a:	70 e0       	ldi	r23, 0x00	; 0
    b71c:	0e 94 9f db 	call	0x1b73e	; 0x1b73e <myStringToVar>
    b720:	89 2b       	or	r24, r25
    b722:	09 f4       	brne	.+2      	; 0xb726 <executeCmdLine+0x648>
				printStatusLines_bitfield(val[0]);
    b724:	fe c0       	rjmp	.+508    	; 0xb922 <executeCmdLine+0x844>
    b726:	8b a5       	ldd	r24, Y+43	; 0x2b
    b728:	9c a5       	ldd	r25, Y+44	; 0x2c
    b72a:	0e 94 93 e3 	call	0x1c726	; 0x1c726 <printStatusLines_bitfield>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_kb,				sizeof(PM_IP_CMD_kb) - 1)) {
    b72e:	f9 c0       	rjmp	.+498    	; 0xb922 <executeCmdLine+0x844>
    b730:	89 ad       	ldd	r24, Y+57	; 0x39
    b732:	9a ad       	ldd	r25, Y+58	; 0x3a
    b734:	43 e0       	ldi	r20, 0x03	; 3
    b736:	50 e0       	ldi	r21, 0x00	; 0
    b738:	69 e2       	ldi	r22, 0x29	; 41
    b73a:	78 e3       	ldi	r23, 0x38	; 56
    b73c:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b740:	89 2b       	or	r24, r25
			int val[1] = { 0 };
    b742:	01 f5       	brne	.+64     	; 0xb784 <executeCmdLine+0x6a6>
    b744:	1d a6       	std	Y+45, r1	; 0x2d
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_kb) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b746:	1e a6       	std	Y+46, r1	; 0x2e
    b748:	89 ad       	ldd	r24, Y+57	; 0x39
    b74a:	9a ad       	ldd	r25, Y+58	; 0x3a
    b74c:	03 96       	adiw	r24, 0x03	; 3
    b74e:	9e 01       	movw	r18, r28
    b750:	23 5d       	subi	r18, 0xD3	; 211
    b752:	3f 4f       	sbci	r19, 0xFF	; 255
    b754:	79 01       	movw	r14, r18
    b756:	00 e0       	ldi	r16, 0x00	; 0
    b758:	10 e0       	ldi	r17, 0x00	; 0
    b75a:	20 e0       	ldi	r18, 0x00	; 0
    b75c:	30 e0       	ldi	r19, 0x00	; 0
    b75e:	43 e0       	ldi	r20, 0x03	; 3
    b760:	50 e0       	ldi	r21, 0x00	; 0
    b762:	60 e0       	ldi	r22, 0x00	; 0
    b764:	70 e0       	ldi	r23, 0x00	; 0
    b766:	0e 94 9f db 	call	0x1b73e	; 0x1b73e <myStringToVar>
    b76a:	89 2b       	or	r24, r25
    b76c:	09 f4       	brne	.+2      	; 0xb770 <executeCmdLine+0x692>
				keyBeep_enable(val[0] != 0);
    b76e:	d9 c0       	rjmp	.+434    	; 0xb922 <executeCmdLine+0x844>
    b770:	8d a5       	ldd	r24, Y+45	; 0x2d
    b772:	9e a5       	ldd	r25, Y+46	; 0x2e
    b774:	21 e0       	ldi	r18, 0x01	; 1
    b776:	89 2b       	or	r24, r25
    b778:	09 f4       	brne	.+2      	; 0xb77c <executeCmdLine+0x69e>
    b77a:	20 e0       	ldi	r18, 0x00	; 0
    b77c:	82 2f       	mov	r24, r18
    b77e:	0e 94 40 e3 	call	0x1c680	; 0x1c680 <keyBeep_enable>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_pt,				sizeof(PM_IP_CMD_pt) - 1)) {
    b782:	cf c0       	rjmp	.+414    	; 0xb922 <executeCmdLine+0x844>
    b784:	89 ad       	ldd	r24, Y+57	; 0x39
    b786:	9a ad       	ldd	r25, Y+58	; 0x3a
    b788:	43 e0       	ldi	r20, 0x03	; 3
    b78a:	50 e0       	ldi	r21, 0x00	; 0
    b78c:	6d e2       	ldi	r22, 0x2D	; 45
    b78e:	78 e3       	ldi	r23, 0x38	; 56
    b790:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b794:	89 2b       	or	r24, r25
			int val[1] = { 0 };
    b796:	d9 f4       	brne	.+54     	; 0xb7ce <executeCmdLine+0x6f0>
    b798:	1f a6       	std	Y+47, r1	; 0x2f
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_pt) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b79a:	18 aa       	std	Y+48, r1	; 0x30
    b79c:	89 ad       	ldd	r24, Y+57	; 0x39
    b79e:	9a ad       	ldd	r25, Y+58	; 0x3a
    b7a0:	03 96       	adiw	r24, 0x03	; 3
    b7a2:	9e 01       	movw	r18, r28
    b7a4:	21 5d       	subi	r18, 0xD1	; 209
    b7a6:	3f 4f       	sbci	r19, 0xFF	; 255
    b7a8:	79 01       	movw	r14, r18
    b7aa:	00 e0       	ldi	r16, 0x00	; 0
    b7ac:	10 e0       	ldi	r17, 0x00	; 0
    b7ae:	20 e0       	ldi	r18, 0x00	; 0
    b7b0:	30 e0       	ldi	r19, 0x00	; 0
    b7b2:	43 e0       	ldi	r20, 0x03	; 3
    b7b4:	50 e0       	ldi	r21, 0x00	; 0
    b7b6:	60 e0       	ldi	r22, 0x00	; 0
    b7b8:	70 e0       	ldi	r23, 0x00	; 0
    b7ba:	0e 94 9f db 	call	0x1b73e	; 0x1b73e <myStringToVar>
    b7be:	89 2b       	or	r24, r25
    b7c0:	09 f4       	brne	.+2      	; 0xb7c4 <executeCmdLine+0x6e6>
				pitchTone_mode(val[0]);
    b7c2:	af c0       	rjmp	.+350    	; 0xb922 <executeCmdLine+0x844>
    b7c4:	8f a5       	ldd	r24, Y+47	; 0x2f
    b7c6:	98 a9       	ldd	r25, Y+48	; 0x30
    b7c8:	0e 94 52 e3 	call	0x1c6a4	; 0x1c6a4 <pitchTone_mode>
			}

		} else if (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_qnh_auto,	sizeof(PM_IP_CMD_qnh_auto) - 1)) {
    b7cc:	aa c0       	rjmp	.+340    	; 0xb922 <executeCmdLine+0x844>
    b7ce:	89 ad       	ldd	r24, Y+57	; 0x39
    b7d0:	9a ad       	ldd	r25, Y+58	; 0x3a
    b7d2:	48 e0       	ldi	r20, 0x08	; 8
    b7d4:	50 e0       	ldi	r21, 0x00	; 0
    b7d6:	61 e3       	ldi	r22, 0x31	; 49
    b7d8:	78 e3       	ldi	r23, 0x38	; 56
    b7da:	0f 94 43 32 	call	0x26486	; 0x26486 <strncasecmp_P>
    b7de:	89 2b       	or	r24, r25
			qnh_setAuto();
    b7e0:	19 f4       	brne	.+6      	; 0xb7e8 <executeCmdLine+0x70a>
    b7e2:	0e 94 64 e3 	call	0x1c6c8	; 0x1c6c8 <qnh_setAuto>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_qnh_m,			sizeof(PM_IP_CMD_qnh_m) - 1)) {
    b7e6:	9d c0       	rjmp	.+314    	; 0xb922 <executeCmdLine+0x844>
    b7e8:	89 ad       	ldd	r24, Y+57	; 0x39
    b7ea:	9a ad       	ldd	r25, Y+58	; 0x3a
    b7ec:	46 e0       	ldi	r20, 0x06	; 6
    b7ee:	50 e0       	ldi	r21, 0x00	; 0
    b7f0:	6a e3       	ldi	r22, 0x3A	; 58
    b7f2:	78 e3       	ldi	r23, 0x38	; 56
    b7f4:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b7f8:	89 2b       	or	r24, r25
			int val[1] = { 0 };
    b7fa:	d9 f4       	brne	.+54     	; 0xb832 <executeCmdLine+0x754>
    b7fc:	19 aa       	std	Y+49, r1	; 0x31
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_qnh_m) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b7fe:	1a aa       	std	Y+50, r1	; 0x32
    b800:	89 ad       	ldd	r24, Y+57	; 0x39
    b802:	9a ad       	ldd	r25, Y+58	; 0x3a
    b804:	06 96       	adiw	r24, 0x06	; 6
    b806:	9e 01       	movw	r18, r28
    b808:	2f 5c       	subi	r18, 0xCF	; 207
    b80a:	3f 4f       	sbci	r19, 0xFF	; 255
    b80c:	79 01       	movw	r14, r18
    b80e:	00 e0       	ldi	r16, 0x00	; 0
    b810:	10 e0       	ldi	r17, 0x00	; 0
    b812:	20 e0       	ldi	r18, 0x00	; 0
    b814:	30 e0       	ldi	r19, 0x00	; 0
    b816:	43 e0       	ldi	r20, 0x03	; 3
    b818:	50 e0       	ldi	r21, 0x00	; 0
    b81a:	60 e0       	ldi	r22, 0x00	; 0
    b81c:	70 e0       	ldi	r23, 0x00	; 0
    b81e:	0e 94 9f db 	call	0x1b73e	; 0x1b73e <myStringToVar>
    b822:	89 2b       	or	r24, r25
    b824:	09 f4       	brne	.+2      	; 0xb828 <executeCmdLine+0x74a>
				qnh_setHeightM((int16_t)val[0]);
    b826:	7d c0       	rjmp	.+250    	; 0xb922 <executeCmdLine+0x844>
    b828:	89 a9       	ldd	r24, Y+49	; 0x31
    b82a:	9a a9       	ldd	r25, Y+50	; 0x32
    b82c:	0e 94 73 e3 	call	0x1c6e6	; 0x1c6e6 <qnh_setHeightM>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_reset,			sizeof(PM_IP_CMD_reset) - 1)) {
    b830:	78 c0       	rjmp	.+240    	; 0xb922 <executeCmdLine+0x844>
    b832:	89 ad       	ldd	r24, Y+57	; 0x39
    b834:	9a ad       	ldd	r25, Y+58	; 0x3a
    b836:	46 e0       	ldi	r20, 0x06	; 6
    b838:	50 e0       	ldi	r21, 0x00	; 0
    b83a:	61 e4       	ldi	r22, 0x41	; 65
    b83c:	78 e3       	ldi	r23, 0x38	; 56
    b83e:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b842:	89 2b       	or	r24, r25
			int val[1] = { 0 };
    b844:	39 f5       	brne	.+78     	; 0xb894 <executeCmdLine+0x7b6>
    b846:	1b aa       	std	Y+51, r1	; 0x33
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_reset) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b848:	1c aa       	std	Y+52, r1	; 0x34
    b84a:	89 ad       	ldd	r24, Y+57	; 0x39
    b84c:	9a ad       	ldd	r25, Y+58	; 0x3a
    b84e:	06 96       	adiw	r24, 0x06	; 6
    b850:	9e 01       	movw	r18, r28
    b852:	2d 5c       	subi	r18, 0xCD	; 205
    b854:	3f 4f       	sbci	r19, 0xFF	; 255
    b856:	79 01       	movw	r14, r18
    b858:	00 e0       	ldi	r16, 0x00	; 0
    b85a:	10 e0       	ldi	r17, 0x00	; 0
    b85c:	20 e0       	ldi	r18, 0x00	; 0
    b85e:	30 e0       	ldi	r19, 0x00	; 0
    b860:	43 e0       	ldi	r20, 0x03	; 3
    b862:	50 e0       	ldi	r21, 0x00	; 0
    b864:	60 e0       	ldi	r22, 0x00	; 0
    b866:	70 e0       	ldi	r23, 0x00	; 0
    b868:	0e 94 9f db 	call	0x1b73e	; 0x1b73e <myStringToVar>
    b86c:	89 2b       	or	r24, r25
    b86e:	09 f4       	brne	.+2      	; 0xb872 <executeCmdLine+0x794>
				if (val[0] == 1) {
    b870:	58 c0       	rjmp	.+176    	; 0xb922 <executeCmdLine+0x844>
    b872:	8b a9       	ldd	r24, Y+51	; 0x33
    b874:	9c a9       	ldd	r25, Y+52	; 0x34
    b876:	01 97       	sbiw	r24, 0x01	; 1
    b878:	09 f0       	breq	.+2      	; 0xb87c <executeCmdLine+0x79e>
					/* Stop the GSM connection */
					{
						serial_sim808_gsm_setFunc(C_SERIAL_SIM808_GSM_SETFUNC_OFF);
    b87a:	53 c0       	rjmp	.+166    	; 0xb922 <executeCmdLine+0x844>
    b87c:	80 e0       	ldi	r24, 0x00	; 0
    b87e:	0e 94 8a 23 	call	0x4714	; 0x4714 <serial_sim808_gsm_setFunc>
						serial_sim808_gsm_shutdown();
    b882:	0e 94 66 27 	call	0x4ecc	; 0x4ecc <serial_sim808_gsm_shutdown>
					}

					/* Terminate the USB connection */
					{
						stdio_usb_disable();
    b886:	0f 94 fa 20 	call	0x241f4	; 0x241f4 <stdio_usb_disable>
						udc_stop();
    b88a:	0f 94 70 1b 	call	0x236e0	; 0x236e0 <udc_stop>
					}

					asm volatile(
    b88e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>
						:
					);
				}
			}

		} else if (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_shut,		sizeof(PM_IP_CMD_shut) - 1)) {
    b892:	47 c0       	rjmp	.+142    	; 0xb922 <executeCmdLine+0x844>
    b894:	89 ad       	ldd	r24, Y+57	; 0x39
    b896:	9a ad       	ldd	r25, Y+58	; 0x3a
    b898:	44 e0       	ldi	r20, 0x04	; 4
    b89a:	50 e0       	ldi	r21, 0x00	; 0
    b89c:	68 e4       	ldi	r22, 0x48	; 72
    b89e:	78 e3       	ldi	r23, 0x38	; 56
    b8a0:	0f 94 43 32 	call	0x26486	; 0x26486 <strncasecmp_P>
    b8a4:	89 2b       	or	r24, r25
			shutdown();
    b8a6:	19 f4       	brne	.+6      	; 0xb8ae <executeCmdLine+0x7d0>
    b8a8:	0e 94 c3 e3 	call	0x1c786	; 0x1c786 <shutdown>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_xo,				sizeof(PM_IP_CMD_xo) - 1)) {
    b8ac:	3a c0       	rjmp	.+116    	; 0xb922 <executeCmdLine+0x844>
    b8ae:	89 ad       	ldd	r24, Y+57	; 0x39
    b8b0:	9a ad       	ldd	r25, Y+58	; 0x3a
    b8b2:	43 e0       	ldi	r20, 0x03	; 3
    b8b4:	50 e0       	ldi	r21, 0x00	; 0
    b8b6:	6d e4       	ldi	r22, 0x4D	; 77
    b8b8:	78 e3       	ldi	r23, 0x38	; 56
    b8ba:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
    b8be:	89 2b       	or	r24, r25
			long val[1] = { 0 };
    b8c0:	01 f5       	brne	.+64     	; 0xb902 <executeCmdLine+0x824>
    b8c2:	1d aa       	std	Y+53, r1	; 0x35
    b8c4:	1e aa       	std	Y+54, r1	; 0x36
    b8c6:	1f aa       	std	Y+55, r1	; 0x37
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_xo) - 1), MY_STRING_TO_VAR_LONG, NULL, &(val[0]), NULL)) {
    b8c8:	18 ae       	std	Y+56, r1	; 0x38
    b8ca:	89 ad       	ldd	r24, Y+57	; 0x39
    b8cc:	9a ad       	ldd	r25, Y+58	; 0x3a
    b8ce:	03 96       	adiw	r24, 0x03	; 3
    b8d0:	9e 01       	movw	r18, r28
    b8d2:	2b 5c       	subi	r18, 0xCB	; 203
    b8d4:	3f 4f       	sbci	r19, 0xFF	; 255
    b8d6:	e1 2c       	mov	r14, r1
    b8d8:	f1 2c       	mov	r15, r1
    b8da:	89 01       	movw	r16, r18
    b8dc:	20 e0       	ldi	r18, 0x00	; 0
    b8de:	30 e0       	ldi	r19, 0x00	; 0
    b8e0:	42 e0       	ldi	r20, 0x02	; 2
    b8e2:	50 e0       	ldi	r21, 0x00	; 0
    b8e4:	60 e0       	ldi	r22, 0x00	; 0
    b8e6:	70 e0       	ldi	r23, 0x00	; 0
    b8e8:	0e 94 9f db 	call	0x1b73e	; 0x1b73e <myStringToVar>
    b8ec:	89 2b       	or	r24, r25
				xoPwm_set(val[0]);
    b8ee:	c9 f0       	breq	.+50     	; 0xb922 <executeCmdLine+0x844>
    b8f0:	8d a9       	ldd	r24, Y+53	; 0x35
    b8f2:	9e a9       	ldd	r25, Y+54	; 0x36
    b8f4:	af a9       	ldd	r26, Y+55	; 0x37
    b8f6:	b8 ad       	ldd	r27, Y+56	; 0x38
    b8f8:	bc 01       	movw	r22, r24
    b8fa:	cd 01       	movw	r24, r26
    b8fc:	0e 94 d1 e3 	call	0x1c7a2	; 0x1c7a2 <xoPwm_set>
			}

		} else {
			udi_write_tx_msg_P(PM_UNKNOWN_01);
    b900:	10 c0       	rjmp	.+32     	; 0xb922 <executeCmdLine+0x844>
    b902:	81 e5       	ldi	r24, 0x51	; 81
    b904:	98 e3       	ldi	r25, 0x38	; 56
    b906:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>

			if (g_errorBeep_enable) {
    b90a:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <g_errorBeep_enable>
    b90e:	88 23       	and	r24, r24
				twi2_set_beep(100, 10);  // Bad sound
    b910:	41 f0       	breq	.+16     	; 0xb922 <executeCmdLine+0x844>
    b912:	6a e0       	ldi	r22, 0x0A	; 10
    b914:	84 e6       	ldi	r24, 0x64	; 100
    b916:	0e 94 49 66 	call	0xcc92	; 0xcc92 <twi2_set_beep>
				yield_ms(125);
    b91a:	8d e7       	ldi	r24, 0x7D	; 125
    b91c:	90 e0       	ldi	r25, 0x00	; 0
    b91e:	0e 94 f6 f1 	call	0x1e3ec	; 0x1e3ec <yield_ms>
			}
		}
	}

	udi_write_tx_msg_P(PM_IP_CMD_CmdLine);
    b922:	8e e1       	ldi	r24, 0x1E	; 30
    b924:	97 e3       	ldi	r25, 0x37	; 55
    b926:	0e 94 d4 3d 	call	0x7ba8	; 0x7ba8 <udi_write_tx_msg_P>
}
    b92a:	00 00       	nop
    b92c:	eb 96       	adiw	r28, 0x3b	; 59
    b92e:	cd bf       	out	0x3d, r28	; 61
    b930:	de bf       	out	0x3e, r29	; 62
    b932:	df 91       	pop	r29
    b934:	cf 91       	pop	r28
    b936:	1f 91       	pop	r17
    b938:	0f 91       	pop	r16
    b93a:	ff 90       	pop	r15
    b93c:	ef 90       	pop	r14
    b93e:	08 95       	ret

0000b940 <interpreter_doProcess>:


void interpreter_doProcess(char rx_buf[], iram_size_t rx_len)
{
    b940:	cf 93       	push	r28
    b942:	df 93       	push	r29
    b944:	cd b7       	in	r28, 0x3d	; 61
    b946:	de b7       	in	r29, 0x3e	; 62
    b948:	27 97       	sbiw	r28, 0x07	; 7
    b94a:	cd bf       	out	0x3d, r28	; 61
    b94c:	de bf       	out	0x3e, r29	; 62
    b94e:	8c 83       	std	Y+4, r24	; 0x04
    b950:	9d 83       	std	Y+5, r25	; 0x05
    b952:	6e 83       	std	Y+6, r22	; 0x06
    b954:	7f 83       	std	Y+7, r23	; 0x07
	/* Sanity checks */
	if (!rx_buf || !rx_len || (rx_len >= (C_RX_CMDLINE_BUF_SIZE - 1))) {
    b956:	8c 81       	ldd	r24, Y+4	; 0x04
    b958:	9d 81       	ldd	r25, Y+5	; 0x05
    b95a:	89 2b       	or	r24, r25
    b95c:	09 f4       	brne	.+2      	; 0xb960 <interpreter_doProcess+0x20>
    b95e:	8e c0       	rjmp	.+284    	; 0xba7c <interpreter_doProcess+0x13c>
    b960:	8e 81       	ldd	r24, Y+6	; 0x06
    b962:	9f 81       	ldd	r25, Y+7	; 0x07
    b964:	89 2b       	or	r24, r25
    b966:	09 f4       	brne	.+2      	; 0xb96a <interpreter_doProcess+0x2a>
    b968:	89 c0       	rjmp	.+274    	; 0xba7c <interpreter_doProcess+0x13c>
    b96a:	8e 81       	ldd	r24, Y+6	; 0x06
    b96c:	9f 81       	ldd	r25, Y+7	; 0x07
    b96e:	8f 3f       	cpi	r24, 0xFF	; 255
    b970:	91 05       	cpc	r25, r1
    b972:	08 f0       	brcs	.+2      	; 0xb976 <interpreter_doProcess+0x36>
    b974:	83 c0       	rjmp	.+262    	; 0xba7c <interpreter_doProcess+0x13c>
		return;
	}

	/* Look for line termination or control characters */
	char* pos = memchr(rx_buf, '\r', rx_len);
    b976:	2e 81       	ldd	r18, Y+6	; 0x06
    b978:	3f 81       	ldd	r19, Y+7	; 0x07
    b97a:	8c 81       	ldd	r24, Y+4	; 0x04
    b97c:	9d 81       	ldd	r25, Y+5	; 0x05
    b97e:	a9 01       	movw	r20, r18
    b980:	6d e0       	ldi	r22, 0x0D	; 13
    b982:	70 e0       	ldi	r23, 0x00	; 0
    b984:	0f 94 8e 32 	call	0x2651c	; 0x2651c <memchr>
    b988:	89 83       	std	Y+1, r24	; 0x01
    b98a:	9a 83       	std	Y+2, r25	; 0x02
	if (!pos) {
    b98c:	89 81       	ldd	r24, Y+1	; 0x01
    b98e:	9a 81       	ldd	r25, Y+2	; 0x02
    b990:	89 2b       	or	r24, r25
    b992:	f9 f4       	brne	.+62     	; 0xb9d2 <interpreter_doProcess+0x92>
		if (1 <= rx_buf[rx_len - 1] && rx_buf[rx_len - 1] <= 26) {
    b994:	8e 81       	ldd	r24, Y+6	; 0x06
    b996:	9f 81       	ldd	r25, Y+7	; 0x07
    b998:	01 97       	sbiw	r24, 0x01	; 1
    b99a:	2c 81       	ldd	r18, Y+4	; 0x04
    b99c:	3d 81       	ldd	r19, Y+5	; 0x05
    b99e:	82 0f       	add	r24, r18
    b9a0:	93 1f       	adc	r25, r19
    b9a2:	fc 01       	movw	r30, r24
    b9a4:	80 81       	ld	r24, Z
    b9a6:	18 16       	cp	r1, r24
    b9a8:	a4 f4       	brge	.+40     	; 0xb9d2 <interpreter_doProcess+0x92>
    b9aa:	8e 81       	ldd	r24, Y+6	; 0x06
    b9ac:	9f 81       	ldd	r25, Y+7	; 0x07
    b9ae:	01 97       	sbiw	r24, 0x01	; 1
    b9b0:	2c 81       	ldd	r18, Y+4	; 0x04
    b9b2:	3d 81       	ldd	r19, Y+5	; 0x05
    b9b4:	82 0f       	add	r24, r18
    b9b6:	93 1f       	adc	r25, r19
    b9b8:	fc 01       	movw	r30, r24
    b9ba:	80 81       	ld	r24, Z
    b9bc:	8b 31       	cpi	r24, 0x1B	; 27
    b9be:	4c f4       	brge	.+18     	; 0xb9d2 <interpreter_doProcess+0x92>
			pos = &(rx_buf[rx_len - 1]);
    b9c0:	8e 81       	ldd	r24, Y+6	; 0x06
    b9c2:	9f 81       	ldd	r25, Y+7	; 0x07
    b9c4:	01 97       	sbiw	r24, 0x01	; 1
    b9c6:	2c 81       	ldd	r18, Y+4	; 0x04
    b9c8:	3d 81       	ldd	r19, Y+5	; 0x05
    b9ca:	82 0f       	add	r24, r18
    b9cc:	93 1f       	adc	r25, r19
    b9ce:	89 83       	std	Y+1, r24	; 0x01
    b9d0:	9a 83       	std	Y+2, r25	; 0x02
		}
	}

	/* Clipping */
	if ((s_rx_cmdLine_idx + rx_len) >= C_RX_CMDLINE_BUF_SIZE) {
    b9d2:	80 91 53 22 	lds	r24, 0x2253	; 0x802253 <s_rx_cmdLine_idx>
    b9d6:	28 2f       	mov	r18, r24
    b9d8:	30 e0       	ldi	r19, 0x00	; 0
    b9da:	8e 81       	ldd	r24, Y+6	; 0x06
    b9dc:	9f 81       	ldd	r25, Y+7	; 0x07
    b9de:	82 0f       	add	r24, r18
    b9e0:	93 1f       	adc	r25, r19
    b9e2:	8f 3f       	cpi	r24, 0xFF	; 255
    b9e4:	91 05       	cpc	r25, r1
    b9e6:	c9 f0       	breq	.+50     	; 0xba1a <interpreter_doProcess+0xda>
    b9e8:	c0 f0       	brcs	.+48     	; 0xba1a <interpreter_doProcess+0xda>
		/* Over sized - clip incoming data on the buffer size limit */
		rx_len = (C_RX_CMDLINE_BUF_SIZE - 1) - s_rx_cmdLine_idx;
    b9ea:	80 91 53 22 	lds	r24, 0x2253	; 0x802253 <s_rx_cmdLine_idx>
    b9ee:	88 2f       	mov	r24, r24
    b9f0:	90 e0       	ldi	r25, 0x00	; 0
    b9f2:	2f ef       	ldi	r18, 0xFF	; 255
    b9f4:	30 e0       	ldi	r19, 0x00	; 0
    b9f6:	a9 01       	movw	r20, r18
    b9f8:	48 1b       	sub	r20, r24
    b9fa:	59 0b       	sbc	r21, r25
    b9fc:	ca 01       	movw	r24, r20
    b9fe:	8e 83       	std	Y+6, r24	; 0x06
    ba00:	9f 83       	std	Y+7, r25	; 0x07

		/* Adjust pos if the line ending exists */
		if (pos) {
    ba02:	89 81       	ldd	r24, Y+1	; 0x01
    ba04:	9a 81       	ldd	r25, Y+2	; 0x02
    ba06:	89 2b       	or	r24, r25
    ba08:	41 f0       	breq	.+16     	; 0xba1a <interpreter_doProcess+0xda>
			pos = rx_buf + rx_len;
    ba0a:	2c 81       	ldd	r18, Y+4	; 0x04
    ba0c:	3d 81       	ldd	r19, Y+5	; 0x05
    ba0e:	8e 81       	ldd	r24, Y+6	; 0x06
    ba10:	9f 81       	ldd	r25, Y+7	; 0x07
    ba12:	82 0f       	add	r24, r18
    ba14:	93 1f       	adc	r25, r19
    ba16:	89 83       	std	Y+1, r24	; 0x01
    ba18:	9a 83       	std	Y+2, r25	; 0x02
		}
	}

	/* Add new chunk to buffer */
	uint8_t pos_len = pos ?  ((pos - rx_buf) + 1) : rx_len;
    ba1a:	89 81       	ldd	r24, Y+1	; 0x01
    ba1c:	9a 81       	ldd	r25, Y+2	; 0x02
    ba1e:	89 2b       	or	r24, r25
    ba20:	51 f0       	breq	.+20     	; 0xba36 <interpreter_doProcess+0xf6>
    ba22:	29 81       	ldd	r18, Y+1	; 0x01
    ba24:	3a 81       	ldd	r19, Y+2	; 0x02
    ba26:	8c 81       	ldd	r24, Y+4	; 0x04
    ba28:	9d 81       	ldd	r25, Y+5	; 0x05
    ba2a:	f9 01       	movw	r30, r18
    ba2c:	e8 1b       	sub	r30, r24
    ba2e:	f9 0b       	sbc	r31, r25
    ba30:	cf 01       	movw	r24, r30
    ba32:	8f 5f       	subi	r24, 0xFF	; 255
    ba34:	01 c0       	rjmp	.+2      	; 0xba38 <interpreter_doProcess+0xf8>
    ba36:	8e 81       	ldd	r24, Y+6	; 0x06
    ba38:	8b 83       	std	Y+3, r24	; 0x03
	memcpy(s_rx_cmdLine_buf + s_rx_cmdLine_idx, rx_buf, pos_len);
    ba3a:	8b 81       	ldd	r24, Y+3	; 0x03
    ba3c:	48 2f       	mov	r20, r24
    ba3e:	50 e0       	ldi	r21, 0x00	; 0
    ba40:	80 91 53 22 	lds	r24, 0x2253	; 0x802253 <s_rx_cmdLine_idx>
    ba44:	88 2f       	mov	r24, r24
    ba46:	90 e0       	ldi	r25, 0x00	; 0
    ba48:	8d 5a       	subi	r24, 0xAD	; 173
    ba4a:	9e 4d       	sbci	r25, 0xDE	; 222
    ba4c:	2c 81       	ldd	r18, Y+4	; 0x04
    ba4e:	3d 81       	ldd	r19, Y+5	; 0x05
    ba50:	b9 01       	movw	r22, r18
    ba52:	0f 94 9b 32 	call	0x26536	; 0x26536 <memcpy>
	s_rx_cmdLine_idx += pos_len;
    ba56:	90 91 53 22 	lds	r25, 0x2253	; 0x802253 <s_rx_cmdLine_idx>
    ba5a:	8b 81       	ldd	r24, Y+3	; 0x03
    ba5c:	89 0f       	add	r24, r25
    ba5e:	80 93 53 22 	sts	0x2253, r24	; 0x802253 <s_rx_cmdLine_idx>

	/* Execute line */
	if (pos) {
    ba62:	89 81       	ldd	r24, Y+1	; 0x01
    ba64:	9a 81       	ldd	r25, Y+2	; 0x02
    ba66:	89 2b       	or	r24, r25
    ba68:	51 f0       	breq	.+20     	; 0xba7e <interpreter_doProcess+0x13e>
		/* Feed interpreter with line data */
		executeCmdLine(s_rx_cmdLine_buf, s_rx_cmdLine_idx);
    ba6a:	80 91 53 22 	lds	r24, 0x2253	; 0x802253 <s_rx_cmdLine_idx>
    ba6e:	68 2f       	mov	r22, r24
    ba70:	83 e5       	ldi	r24, 0x53	; 83
    ba72:	91 e2       	ldi	r25, 0x21	; 33
    ba74:	34 db       	rcall	.-2456   	; 0xb0de <executeCmdLine>
		s_rx_cmdLine_idx = 0;
    ba76:	10 92 53 22 	sts	0x2253, r1	; 0x802253 <s_rx_cmdLine_idx>
    ba7a:	01 c0       	rjmp	.+2      	; 0xba7e <interpreter_doProcess+0x13e>

void interpreter_doProcess(char rx_buf[], iram_size_t rx_len)
{
	/* Sanity checks */
	if (!rx_buf || !rx_len || (rx_len >= (C_RX_CMDLINE_BUF_SIZE - 1))) {
		return;
    ba7c:	00 00       	nop
	if (pos) {
		/* Feed interpreter with line data */
		executeCmdLine(s_rx_cmdLine_buf, s_rx_cmdLine_idx);
		s_rx_cmdLine_idx = 0;
	}
}
    ba7e:	27 96       	adiw	r28, 0x07	; 7
    ba80:	cd bf       	out	0x3d, r28	; 61
    ba82:	de bf       	out	0x3e, r29	; 62
    ba84:	df 91       	pop	r29
    ba86:	cf 91       	pop	r28
    ba88:	08 95       	ret

0000ba8a <cpu_irq_save>:

/* 10ms TWI1 - Gyro device */
void isr_10ms_twi1_onboard(void)
{	/* Service time slot */
	// not in use yet
}
    ba8a:	cf 93       	push	r28
    ba8c:	df 93       	push	r29
    ba8e:	1f 92       	push	r1
    ba90:	cd b7       	in	r28, 0x3d	; 61
    ba92:	de b7       	in	r29, 0x3e	; 62
    ba94:	8f e3       	ldi	r24, 0x3F	; 63
    ba96:	90 e0       	ldi	r25, 0x00	; 0
    ba98:	fc 01       	movw	r30, r24
    ba9a:	80 81       	ld	r24, Z
    ba9c:	89 83       	std	Y+1, r24	; 0x01
    ba9e:	f8 94       	cli
    baa0:	89 81       	ldd	r24, Y+1	; 0x01
    baa2:	0f 90       	pop	r0
    baa4:	df 91       	pop	r29
    baa6:	cf 91       	pop	r28
    baa8:	08 95       	ret

0000baaa <cpu_irq_restore>:
    baaa:	cf 93       	push	r28
    baac:	df 93       	push	r29
    baae:	1f 92       	push	r1
    bab0:	cd b7       	in	r28, 0x3d	; 61
    bab2:	de b7       	in	r29, 0x3e	; 62
    bab4:	89 83       	std	Y+1, r24	; 0x01
    bab6:	8f e3       	ldi	r24, 0x3F	; 63
    bab8:	90 e0       	ldi	r25, 0x00	; 0
    baba:	29 81       	ldd	r18, Y+1	; 0x01
    babc:	fc 01       	movw	r30, r24
    babe:	20 83       	st	Z, r18
    bac0:	00 00       	nop
    bac2:	0f 90       	pop	r0
    bac4:	df 91       	pop	r29
    bac6:	cf 91       	pop	r28
    bac8:	08 95       	ret

0000baca <osc_get_rate>:
    baca:	cf 93       	push	r28
    bacc:	df 93       	push	r29
    bace:	1f 92       	push	r1
    bad0:	cd b7       	in	r28, 0x3d	; 61
    bad2:	de b7       	in	r29, 0x3e	; 62
    bad4:	89 83       	std	Y+1, r24	; 0x01
    bad6:	89 81       	ldd	r24, Y+1	; 0x01
    bad8:	88 2f       	mov	r24, r24
    bada:	90 e0       	ldi	r25, 0x00	; 0
    badc:	82 30       	cpi	r24, 0x02	; 2
    bade:	91 05       	cpc	r25, r1
    bae0:	89 f0       	breq	.+34     	; 0xbb04 <osc_get_rate+0x3a>
    bae2:	83 30       	cpi	r24, 0x03	; 3
    bae4:	91 05       	cpc	r25, r1
    bae6:	1c f4       	brge	.+6      	; 0xbaee <osc_get_rate+0x24>
    bae8:	01 97       	sbiw	r24, 0x01	; 1
    baea:	39 f0       	breq	.+14     	; 0xbafa <osc_get_rate+0x30>
    baec:	1a c0       	rjmp	.+52     	; 0xbb22 <osc_get_rate+0x58>
    baee:	84 30       	cpi	r24, 0x04	; 4
    baf0:	91 05       	cpc	r25, r1
    baf2:	69 f0       	breq	.+26     	; 0xbb0e <osc_get_rate+0x44>
    baf4:	08 97       	sbiw	r24, 0x08	; 8
    baf6:	81 f0       	breq	.+32     	; 0xbb18 <osc_get_rate+0x4e>
    baf8:	14 c0       	rjmp	.+40     	; 0xbb22 <osc_get_rate+0x58>
    bafa:	80 e8       	ldi	r24, 0x80	; 128
    bafc:	94 e8       	ldi	r25, 0x84	; 132
    bafe:	ae e1       	ldi	r26, 0x1E	; 30
    bb00:	b0 e0       	ldi	r27, 0x00	; 0
    bb02:	12 c0       	rjmp	.+36     	; 0xbb28 <osc_get_rate+0x5e>
    bb04:	80 e0       	ldi	r24, 0x00	; 0
    bb06:	9c e6       	ldi	r25, 0x6C	; 108
    bb08:	ac ed       	ldi	r26, 0xDC	; 220
    bb0a:	b2 e0       	ldi	r27, 0x02	; 2
    bb0c:	0d c0       	rjmp	.+26     	; 0xbb28 <osc_get_rate+0x5e>
    bb0e:	80 e0       	ldi	r24, 0x00	; 0
    bb10:	90 e8       	ldi	r25, 0x80	; 128
    bb12:	a0 e0       	ldi	r26, 0x00	; 0
    bb14:	b0 e0       	ldi	r27, 0x00	; 0
    bb16:	08 c0       	rjmp	.+16     	; 0xbb28 <osc_get_rate+0x5e>
    bb18:	80 e0       	ldi	r24, 0x00	; 0
    bb1a:	9d e2       	ldi	r25, 0x2D	; 45
    bb1c:	a1 e3       	ldi	r26, 0x31	; 49
    bb1e:	b1 e0       	ldi	r27, 0x01	; 1
    bb20:	03 c0       	rjmp	.+6      	; 0xbb28 <osc_get_rate+0x5e>
    bb22:	80 e0       	ldi	r24, 0x00	; 0
    bb24:	90 e0       	ldi	r25, 0x00	; 0
    bb26:	dc 01       	movw	r26, r24
    bb28:	bc 01       	movw	r22, r24
    bb2a:	cd 01       	movw	r24, r26
    bb2c:	0f 90       	pop	r0
    bb2e:	df 91       	pop	r29
    bb30:	cf 91       	pop	r28
    bb32:	08 95       	ret

0000bb34 <pll_get_default_rate_priv>:
    bb34:	cf 93       	push	r28
    bb36:	df 93       	push	r29
    bb38:	cd b7       	in	r28, 0x3d	; 61
    bb3a:	de b7       	in	r29, 0x3e	; 62
    bb3c:	29 97       	sbiw	r28, 0x09	; 9
    bb3e:	cd bf       	out	0x3d, r28	; 61
    bb40:	de bf       	out	0x3e, r29	; 62
    bb42:	8d 83       	std	Y+5, r24	; 0x05
    bb44:	6e 83       	std	Y+6, r22	; 0x06
    bb46:	7f 83       	std	Y+7, r23	; 0x07
    bb48:	48 87       	std	Y+8, r20	; 0x08
    bb4a:	59 87       	std	Y+9, r21	; 0x09
    bb4c:	8d 81       	ldd	r24, Y+5	; 0x05
    bb4e:	88 2f       	mov	r24, r24
    bb50:	90 e0       	ldi	r25, 0x00	; 0
    bb52:	80 38       	cpi	r24, 0x80	; 128
    bb54:	91 05       	cpc	r25, r1
    bb56:	79 f0       	breq	.+30     	; 0xbb76 <pll_get_default_rate_priv+0x42>
    bb58:	80 3c       	cpi	r24, 0xC0	; 192
    bb5a:	91 05       	cpc	r25, r1
    bb5c:	a9 f0       	breq	.+42     	; 0xbb88 <pll_get_default_rate_priv+0x54>
    bb5e:	89 2b       	or	r24, r25
    bb60:	09 f0       	breq	.+2      	; 0xbb64 <pll_get_default_rate_priv+0x30>
    bb62:	1b c0       	rjmp	.+54     	; 0xbb9a <pll_get_default_rate_priv+0x66>
    bb64:	80 e8       	ldi	r24, 0x80	; 128
    bb66:	94 e8       	ldi	r25, 0x84	; 132
    bb68:	ae e1       	ldi	r26, 0x1E	; 30
    bb6a:	b0 e0       	ldi	r27, 0x00	; 0
    bb6c:	89 83       	std	Y+1, r24	; 0x01
    bb6e:	9a 83       	std	Y+2, r25	; 0x02
    bb70:	ab 83       	std	Y+3, r26	; 0x03
    bb72:	bc 83       	std	Y+4, r27	; 0x04
    bb74:	12 c0       	rjmp	.+36     	; 0xbb9a <pll_get_default_rate_priv+0x66>
    bb76:	80 e0       	ldi	r24, 0x00	; 0
    bb78:	9b e1       	ldi	r25, 0x1B	; 27
    bb7a:	a7 eb       	ldi	r26, 0xB7	; 183
    bb7c:	b0 e0       	ldi	r27, 0x00	; 0
    bb7e:	89 83       	std	Y+1, r24	; 0x01
    bb80:	9a 83       	std	Y+2, r25	; 0x02
    bb82:	ab 83       	std	Y+3, r26	; 0x03
    bb84:	bc 83       	std	Y+4, r27	; 0x04
    bb86:	09 c0       	rjmp	.+18     	; 0xbb9a <pll_get_default_rate_priv+0x66>
    bb88:	88 e0       	ldi	r24, 0x08	; 8
    bb8a:	9f df       	rcall	.-194    	; 0xbaca <osc_get_rate>
    bb8c:	dc 01       	movw	r26, r24
    bb8e:	cb 01       	movw	r24, r22
    bb90:	89 83       	std	Y+1, r24	; 0x01
    bb92:	9a 83       	std	Y+2, r25	; 0x02
    bb94:	ab 83       	std	Y+3, r26	; 0x03
    bb96:	bc 83       	std	Y+4, r27	; 0x04
    bb98:	00 00       	nop
    bb9a:	8e 81       	ldd	r24, Y+6	; 0x06
    bb9c:	9f 81       	ldd	r25, Y+7	; 0x07
    bb9e:	cc 01       	movw	r24, r24
    bba0:	a0 e0       	ldi	r26, 0x00	; 0
    bba2:	b0 e0       	ldi	r27, 0x00	; 0
    bba4:	29 81       	ldd	r18, Y+1	; 0x01
    bba6:	3a 81       	ldd	r19, Y+2	; 0x02
    bba8:	4b 81       	ldd	r20, Y+3	; 0x03
    bbaa:	5c 81       	ldd	r21, Y+4	; 0x04
    bbac:	bc 01       	movw	r22, r24
    bbae:	cd 01       	movw	r24, r26
    bbb0:	0f 94 c8 2d 	call	0x25b90	; 0x25b90 <__mulsi3>
    bbb4:	dc 01       	movw	r26, r24
    bbb6:	cb 01       	movw	r24, r22
    bbb8:	89 83       	std	Y+1, r24	; 0x01
    bbba:	9a 83       	std	Y+2, r25	; 0x02
    bbbc:	ab 83       	std	Y+3, r26	; 0x03
    bbbe:	bc 83       	std	Y+4, r27	; 0x04
    bbc0:	89 81       	ldd	r24, Y+1	; 0x01
    bbc2:	9a 81       	ldd	r25, Y+2	; 0x02
    bbc4:	ab 81       	ldd	r26, Y+3	; 0x03
    bbc6:	bc 81       	ldd	r27, Y+4	; 0x04
    bbc8:	bc 01       	movw	r22, r24
    bbca:	cd 01       	movw	r24, r26
    bbcc:	29 96       	adiw	r28, 0x09	; 9
    bbce:	cd bf       	out	0x3d, r28	; 61
    bbd0:	de bf       	out	0x3e, r29	; 62
    bbd2:	df 91       	pop	r29
    bbd4:	cf 91       	pop	r28
    bbd6:	08 95       	ret

0000bbd8 <sysclk_get_main_hz>:
    bbd8:	cf 93       	push	r28
    bbda:	df 93       	push	r29
    bbdc:	cd b7       	in	r28, 0x3d	; 61
    bbde:	de b7       	in	r29, 0x3e	; 62
    bbe0:	41 e0       	ldi	r20, 0x01	; 1
    bbe2:	50 e0       	ldi	r21, 0x00	; 0
    bbe4:	63 e0       	ldi	r22, 0x03	; 3
    bbe6:	70 e0       	ldi	r23, 0x00	; 0
    bbe8:	80 ec       	ldi	r24, 0xC0	; 192
    bbea:	a4 df       	rcall	.-184    	; 0xbb34 <pll_get_default_rate_priv>
    bbec:	dc 01       	movw	r26, r24
    bbee:	cb 01       	movw	r24, r22
    bbf0:	bc 01       	movw	r22, r24
    bbf2:	cd 01       	movw	r24, r26
    bbf4:	df 91       	pop	r29
    bbf6:	cf 91       	pop	r28
    bbf8:	08 95       	ret

0000bbfa <sysclk_get_per4_hz>:
    bbfa:	cf 93       	push	r28
    bbfc:	df 93       	push	r29
    bbfe:	1f 92       	push	r1
    bc00:	cd b7       	in	r28, 0x3d	; 61
    bc02:	de b7       	in	r29, 0x3e	; 62
    bc04:	19 82       	std	Y+1, r1	; 0x01
    bc06:	e8 df       	rcall	.-48     	; 0xbbd8 <sysclk_get_main_hz>
    bc08:	dc 01       	movw	r26, r24
    bc0a:	cb 01       	movw	r24, r22
    bc0c:	29 81       	ldd	r18, Y+1	; 0x01
    bc0e:	22 2f       	mov	r18, r18
    bc10:	30 e0       	ldi	r19, 0x00	; 0
    bc12:	04 c0       	rjmp	.+8      	; 0xbc1c <sysclk_get_per4_hz+0x22>
    bc14:	b6 95       	lsr	r27
    bc16:	a7 95       	ror	r26
    bc18:	97 95       	ror	r25
    bc1a:	87 95       	ror	r24
    bc1c:	2a 95       	dec	r18
    bc1e:	d2 f7       	brpl	.-12     	; 0xbc14 <sysclk_get_per4_hz+0x1a>
    bc20:	bc 01       	movw	r22, r24
    bc22:	cd 01       	movw	r24, r26
    bc24:	0f 90       	pop	r0
    bc26:	df 91       	pop	r29
    bc28:	cf 91       	pop	r28
    bc2a:	08 95       	ret

0000bc2c <sysclk_get_per2_hz>:
    bc2c:	cf 93       	push	r28
    bc2e:	df 93       	push	r29
    bc30:	cd b7       	in	r28, 0x3d	; 61
    bc32:	de b7       	in	r29, 0x3e	; 62
    bc34:	e2 df       	rcall	.-60     	; 0xbbfa <sysclk_get_per4_hz>
    bc36:	dc 01       	movw	r26, r24
    bc38:	cb 01       	movw	r24, r22
    bc3a:	bc 01       	movw	r22, r24
    bc3c:	cd 01       	movw	r24, r26
    bc3e:	df 91       	pop	r29
    bc40:	cf 91       	pop	r28
    bc42:	08 95       	ret

0000bc44 <sysclk_get_per_hz>:
    bc44:	cf 93       	push	r28
    bc46:	df 93       	push	r29
    bc48:	cd b7       	in	r28, 0x3d	; 61
    bc4a:	de b7       	in	r29, 0x3e	; 62
    bc4c:	ef df       	rcall	.-34     	; 0xbc2c <sysclk_get_per2_hz>
    bc4e:	dc 01       	movw	r26, r24
    bc50:	cb 01       	movw	r24, r22
    bc52:	b6 95       	lsr	r27
    bc54:	a7 95       	ror	r26
    bc56:	97 95       	ror	r25
    bc58:	87 95       	ror	r24
    bc5a:	bc 01       	movw	r22, r24
    bc5c:	cd 01       	movw	r24, r26
    bc5e:	df 91       	pop	r29
    bc60:	cf 91       	pop	r28
    bc62:	08 95       	ret

0000bc64 <sysclk_get_cpu_hz>:
    bc64:	cf 93       	push	r28
    bc66:	df 93       	push	r29
    bc68:	cd b7       	in	r28, 0x3d	; 61
    bc6a:	de b7       	in	r29, 0x3e	; 62
    bc6c:	eb df       	rcall	.-42     	; 0xbc44 <sysclk_get_per_hz>
    bc6e:	dc 01       	movw	r26, r24
    bc70:	cb 01       	movw	r24, r22
    bc72:	bc 01       	movw	r22, r24
    bc74:	cd 01       	movw	r24, r26
    bc76:	df 91       	pop	r29
    bc78:	cf 91       	pop	r28
    bc7a:	08 95       	ret

0000bc7c <sysclk_enable_peripheral_clock>:
    bc7c:	cf 93       	push	r28
    bc7e:	df 93       	push	r29
    bc80:	1f 92       	push	r1
    bc82:	1f 92       	push	r1
    bc84:	cd b7       	in	r28, 0x3d	; 61
    bc86:	de b7       	in	r29, 0x3e	; 62
    bc88:	89 83       	std	Y+1, r24	; 0x01
    bc8a:	9a 83       	std	Y+2, r25	; 0x02
    bc8c:	89 81       	ldd	r24, Y+1	; 0x01
    bc8e:	9a 81       	ldd	r25, Y+2	; 0x02
    bc90:	89 2b       	or	r24, r25
    bc92:	09 f4       	brne	.+2      	; 0xbc96 <sysclk_enable_peripheral_clock+0x1a>
    bc94:	21 c1       	rjmp	.+578    	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    bc96:	89 81       	ldd	r24, Y+1	; 0x01
    bc98:	9a 81       	ldd	r25, Y+2	; 0x02
    bc9a:	80 3c       	cpi	r24, 0xC0	; 192
    bc9c:	91 05       	cpc	r25, r1
    bc9e:	29 f4       	brne	.+10     	; 0xbcaa <sysclk_enable_peripheral_clock+0x2e>
    bca0:	60 e1       	ldi	r22, 0x10	; 16
    bca2:	80 e0       	ldi	r24, 0x00	; 0
    bca4:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    bca8:	17 c1       	rjmp	.+558    	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    bcaa:	89 81       	ldd	r24, Y+1	; 0x01
    bcac:	9a 81       	ldd	r25, Y+2	; 0x02
    bcae:	80 38       	cpi	r24, 0x80	; 128
    bcb0:	91 40       	sbci	r25, 0x01	; 1
    bcb2:	29 f4       	brne	.+10     	; 0xbcbe <sysclk_enable_peripheral_clock+0x42>
    bcb4:	62 e0       	ldi	r22, 0x02	; 2
    bcb6:	80 e0       	ldi	r24, 0x00	; 0
    bcb8:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    bcbc:	0d c1       	rjmp	.+538    	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    bcbe:	89 81       	ldd	r24, Y+1	; 0x01
    bcc0:	9a 81       	ldd	r25, Y+2	; 0x02
    bcc2:	81 15       	cp	r24, r1
    bcc4:	91 40       	sbci	r25, 0x01	; 1
    bcc6:	29 f4       	brne	.+10     	; 0xbcd2 <sysclk_enable_peripheral_clock+0x56>
    bcc8:	61 e0       	ldi	r22, 0x01	; 1
    bcca:	80 e0       	ldi	r24, 0x00	; 0
    bccc:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    bcd0:	03 c1       	rjmp	.+518    	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    bcd2:	89 81       	ldd	r24, Y+1	; 0x01
    bcd4:	9a 81       	ldd	r25, Y+2	; 0x02
    bcd6:	80 38       	cpi	r24, 0x80	; 128
    bcd8:	93 40       	sbci	r25, 0x03	; 3
    bcda:	29 f4       	brne	.+10     	; 0xbce6 <sysclk_enable_peripheral_clock+0x6a>
    bcdc:	61 e0       	ldi	r22, 0x01	; 1
    bcde:	81 e0       	ldi	r24, 0x01	; 1
    bce0:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    bce4:	f9 c0       	rjmp	.+498    	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    bce6:	89 81       	ldd	r24, Y+1	; 0x01
    bce8:	9a 81       	ldd	r25, Y+2	; 0x02
    bcea:	80 39       	cpi	r24, 0x90	; 144
    bcec:	93 40       	sbci	r25, 0x03	; 3
    bcee:	29 f4       	brne	.+10     	; 0xbcfa <sysclk_enable_peripheral_clock+0x7e>
    bcf0:	61 e0       	ldi	r22, 0x01	; 1
    bcf2:	82 e0       	ldi	r24, 0x02	; 2
    bcf4:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    bcf8:	ef c0       	rjmp	.+478    	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    bcfa:	89 81       	ldd	r24, Y+1	; 0x01
    bcfc:	9a 81       	ldd	r25, Y+2	; 0x02
    bcfe:	81 15       	cp	r24, r1
    bd00:	92 40       	sbci	r25, 0x02	; 2
    bd02:	29 f4       	brne	.+10     	; 0xbd0e <sysclk_enable_peripheral_clock+0x92>
    bd04:	62 e0       	ldi	r22, 0x02	; 2
    bd06:	81 e0       	ldi	r24, 0x01	; 1
    bd08:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    bd0c:	e5 c0       	rjmp	.+458    	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    bd0e:	89 81       	ldd	r24, Y+1	; 0x01
    bd10:	9a 81       	ldd	r25, Y+2	; 0x02
    bd12:	80 34       	cpi	r24, 0x40	; 64
    bd14:	92 40       	sbci	r25, 0x02	; 2
    bd16:	29 f4       	brne	.+10     	; 0xbd22 <sysclk_enable_peripheral_clock+0xa6>
    bd18:	62 e0       	ldi	r22, 0x02	; 2
    bd1a:	82 e0       	ldi	r24, 0x02	; 2
    bd1c:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    bd20:	db c0       	rjmp	.+438    	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    bd22:	89 81       	ldd	r24, Y+1	; 0x01
    bd24:	9a 81       	ldd	r25, Y+2	; 0x02
    bd26:	80 32       	cpi	r24, 0x20	; 32
    bd28:	93 40       	sbci	r25, 0x03	; 3
    bd2a:	29 f4       	brne	.+10     	; 0xbd36 <sysclk_enable_peripheral_clock+0xba>
    bd2c:	64 e0       	ldi	r22, 0x04	; 4
    bd2e:	82 e0       	ldi	r24, 0x02	; 2
    bd30:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    bd34:	d1 c0       	rjmp	.+418    	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    bd36:	89 81       	ldd	r24, Y+1	; 0x01
    bd38:	9a 81       	ldd	r25, Y+2	; 0x02
    bd3a:	81 15       	cp	r24, r1
    bd3c:	98 40       	sbci	r25, 0x08	; 8
    bd3e:	29 f4       	brne	.+10     	; 0xbd4a <sysclk_enable_peripheral_clock+0xce>
    bd40:	61 e0       	ldi	r22, 0x01	; 1
    bd42:	83 e0       	ldi	r24, 0x03	; 3
    bd44:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    bd48:	c7 c0       	rjmp	.+398    	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    bd4a:	89 81       	ldd	r24, Y+1	; 0x01
    bd4c:	9a 81       	ldd	r25, Y+2	; 0x02
    bd4e:	81 15       	cp	r24, r1
    bd50:	99 40       	sbci	r25, 0x09	; 9
    bd52:	29 f4       	brne	.+10     	; 0xbd5e <sysclk_enable_peripheral_clock+0xe2>
    bd54:	61 e0       	ldi	r22, 0x01	; 1
    bd56:	84 e0       	ldi	r24, 0x04	; 4
    bd58:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    bd5c:	bd c0       	rjmp	.+378    	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    bd5e:	89 81       	ldd	r24, Y+1	; 0x01
    bd60:	9a 81       	ldd	r25, Y+2	; 0x02
    bd62:	81 15       	cp	r24, r1
    bd64:	9a 40       	sbci	r25, 0x0A	; 10
    bd66:	29 f4       	brne	.+10     	; 0xbd72 <sysclk_enable_peripheral_clock+0xf6>
    bd68:	61 e0       	ldi	r22, 0x01	; 1
    bd6a:	85 e0       	ldi	r24, 0x05	; 5
    bd6c:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    bd70:	b3 c0       	rjmp	.+358    	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    bd72:	89 81       	ldd	r24, Y+1	; 0x01
    bd74:	9a 81       	ldd	r25, Y+2	; 0x02
    bd76:	81 15       	cp	r24, r1
    bd78:	9b 40       	sbci	r25, 0x0B	; 11
    bd7a:	29 f4       	brne	.+10     	; 0xbd86 <sysclk_enable_peripheral_clock+0x10a>
    bd7c:	61 e0       	ldi	r22, 0x01	; 1
    bd7e:	86 e0       	ldi	r24, 0x06	; 6
    bd80:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    bd84:	a9 c0       	rjmp	.+338    	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    bd86:	89 81       	ldd	r24, Y+1	; 0x01
    bd88:	9a 81       	ldd	r25, Y+2	; 0x02
    bd8a:	80 34       	cpi	r24, 0x40	; 64
    bd8c:	98 40       	sbci	r25, 0x08	; 8
    bd8e:	29 f4       	brne	.+10     	; 0xbd9a <sysclk_enable_peripheral_clock+0x11e>
    bd90:	62 e0       	ldi	r22, 0x02	; 2
    bd92:	83 e0       	ldi	r24, 0x03	; 3
    bd94:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    bd98:	9f c0       	rjmp	.+318    	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    bd9a:	89 81       	ldd	r24, Y+1	; 0x01
    bd9c:	9a 81       	ldd	r25, Y+2	; 0x02
    bd9e:	80 34       	cpi	r24, 0x40	; 64
    bda0:	99 40       	sbci	r25, 0x09	; 9
    bda2:	29 f4       	brne	.+10     	; 0xbdae <sysclk_enable_peripheral_clock+0x132>
    bda4:	62 e0       	ldi	r22, 0x02	; 2
    bda6:	84 e0       	ldi	r24, 0x04	; 4
    bda8:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    bdac:	95 c0       	rjmp	.+298    	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    bdae:	89 81       	ldd	r24, Y+1	; 0x01
    bdb0:	9a 81       	ldd	r25, Y+2	; 0x02
    bdb2:	80 34       	cpi	r24, 0x40	; 64
    bdb4:	9a 40       	sbci	r25, 0x0A	; 10
    bdb6:	29 f4       	brne	.+10     	; 0xbdc2 <sysclk_enable_peripheral_clock+0x146>
    bdb8:	62 e0       	ldi	r22, 0x02	; 2
    bdba:	85 e0       	ldi	r24, 0x05	; 5
    bdbc:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    bdc0:	8b c0       	rjmp	.+278    	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    bdc2:	89 81       	ldd	r24, Y+1	; 0x01
    bdc4:	9a 81       	ldd	r25, Y+2	; 0x02
    bdc6:	80 39       	cpi	r24, 0x90	; 144
    bdc8:	98 40       	sbci	r25, 0x08	; 8
    bdca:	29 f4       	brne	.+10     	; 0xbdd6 <sysclk_enable_peripheral_clock+0x15a>
    bdcc:	64 e0       	ldi	r22, 0x04	; 4
    bdce:	83 e0       	ldi	r24, 0x03	; 3
    bdd0:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    bdd4:	81 c0       	rjmp	.+258    	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    bdd6:	89 81       	ldd	r24, Y+1	; 0x01
    bdd8:	9a 81       	ldd	r25, Y+2	; 0x02
    bdda:	80 39       	cpi	r24, 0x90	; 144
    bddc:	99 40       	sbci	r25, 0x09	; 9
    bdde:	29 f4       	brne	.+10     	; 0xbdea <sysclk_enable_peripheral_clock+0x16e>
    bde0:	64 e0       	ldi	r22, 0x04	; 4
    bde2:	84 e0       	ldi	r24, 0x04	; 4
    bde4:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    bde8:	77 c0       	rjmp	.+238    	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    bdea:	89 81       	ldd	r24, Y+1	; 0x01
    bdec:	9a 81       	ldd	r25, Y+2	; 0x02
    bdee:	80 39       	cpi	r24, 0x90	; 144
    bdf0:	9a 40       	sbci	r25, 0x0A	; 10
    bdf2:	29 f4       	brne	.+10     	; 0xbdfe <sysclk_enable_peripheral_clock+0x182>
    bdf4:	64 e0       	ldi	r22, 0x04	; 4
    bdf6:	85 e0       	ldi	r24, 0x05	; 5
    bdf8:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    bdfc:	6d c0       	rjmp	.+218    	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    bdfe:	89 81       	ldd	r24, Y+1	; 0x01
    be00:	9a 81       	ldd	r25, Y+2	; 0x02
    be02:	80 39       	cpi	r24, 0x90	; 144
    be04:	9b 40       	sbci	r25, 0x0B	; 11
    be06:	29 f4       	brne	.+10     	; 0xbe12 <sysclk_enable_peripheral_clock+0x196>
    be08:	64 e0       	ldi	r22, 0x04	; 4
    be0a:	86 e0       	ldi	r24, 0x06	; 6
    be0c:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    be10:	63 c0       	rjmp	.+198    	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    be12:	89 81       	ldd	r24, Y+1	; 0x01
    be14:	9a 81       	ldd	r25, Y+2	; 0x02
    be16:	80 3c       	cpi	r24, 0xC0	; 192
    be18:	98 40       	sbci	r25, 0x08	; 8
    be1a:	29 f4       	brne	.+10     	; 0xbe26 <sysclk_enable_peripheral_clock+0x1aa>
    be1c:	68 e0       	ldi	r22, 0x08	; 8
    be1e:	83 e0       	ldi	r24, 0x03	; 3
    be20:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    be24:	59 c0       	rjmp	.+178    	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    be26:	89 81       	ldd	r24, Y+1	; 0x01
    be28:	9a 81       	ldd	r25, Y+2	; 0x02
    be2a:	80 3c       	cpi	r24, 0xC0	; 192
    be2c:	99 40       	sbci	r25, 0x09	; 9
    be2e:	29 f4       	brne	.+10     	; 0xbe3a <sysclk_enable_peripheral_clock+0x1be>
    be30:	68 e0       	ldi	r22, 0x08	; 8
    be32:	84 e0       	ldi	r24, 0x04	; 4
    be34:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    be38:	4f c0       	rjmp	.+158    	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    be3a:	89 81       	ldd	r24, Y+1	; 0x01
    be3c:	9a 81       	ldd	r25, Y+2	; 0x02
    be3e:	80 3a       	cpi	r24, 0xA0	; 160
    be40:	98 40       	sbci	r25, 0x08	; 8
    be42:	29 f4       	brne	.+10     	; 0xbe4e <sysclk_enable_peripheral_clock+0x1d2>
    be44:	60 e1       	ldi	r22, 0x10	; 16
    be46:	83 e0       	ldi	r24, 0x03	; 3
    be48:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    be4c:	45 c0       	rjmp	.+138    	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    be4e:	89 81       	ldd	r24, Y+1	; 0x01
    be50:	9a 81       	ldd	r25, Y+2	; 0x02
    be52:	80 3a       	cpi	r24, 0xA0	; 160
    be54:	99 40       	sbci	r25, 0x09	; 9
    be56:	29 f4       	brne	.+10     	; 0xbe62 <sysclk_enable_peripheral_clock+0x1e6>
    be58:	60 e1       	ldi	r22, 0x10	; 16
    be5a:	84 e0       	ldi	r24, 0x04	; 4
    be5c:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    be60:	3b c0       	rjmp	.+118    	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    be62:	89 81       	ldd	r24, Y+1	; 0x01
    be64:	9a 81       	ldd	r25, Y+2	; 0x02
    be66:	80 3a       	cpi	r24, 0xA0	; 160
    be68:	9a 40       	sbci	r25, 0x0A	; 10
    be6a:	29 f4       	brne	.+10     	; 0xbe76 <sysclk_enable_peripheral_clock+0x1fa>
    be6c:	60 e1       	ldi	r22, 0x10	; 16
    be6e:	85 e0       	ldi	r24, 0x05	; 5
    be70:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    be74:	31 c0       	rjmp	.+98     	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    be76:	89 81       	ldd	r24, Y+1	; 0x01
    be78:	9a 81       	ldd	r25, Y+2	; 0x02
    be7a:	80 3a       	cpi	r24, 0xA0	; 160
    be7c:	9b 40       	sbci	r25, 0x0B	; 11
    be7e:	29 f4       	brne	.+10     	; 0xbe8a <sysclk_enable_peripheral_clock+0x20e>
    be80:	60 e1       	ldi	r22, 0x10	; 16
    be82:	86 e0       	ldi	r24, 0x06	; 6
    be84:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    be88:	27 c0       	rjmp	.+78     	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    be8a:	89 81       	ldd	r24, Y+1	; 0x01
    be8c:	9a 81       	ldd	r25, Y+2	; 0x02
    be8e:	80 3b       	cpi	r24, 0xB0	; 176
    be90:	98 40       	sbci	r25, 0x08	; 8
    be92:	29 f4       	brne	.+10     	; 0xbe9e <sysclk_enable_peripheral_clock+0x222>
    be94:	60 e2       	ldi	r22, 0x20	; 32
    be96:	83 e0       	ldi	r24, 0x03	; 3
    be98:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    be9c:	1d c0       	rjmp	.+58     	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    be9e:	89 81       	ldd	r24, Y+1	; 0x01
    bea0:	9a 81       	ldd	r25, Y+2	; 0x02
    bea2:	80 3b       	cpi	r24, 0xB0	; 176
    bea4:	99 40       	sbci	r25, 0x09	; 9
    bea6:	29 f4       	brne	.+10     	; 0xbeb2 <sysclk_enable_peripheral_clock+0x236>
    bea8:	60 e2       	ldi	r22, 0x20	; 32
    beaa:	84 e0       	ldi	r24, 0x04	; 4
    beac:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    beb0:	13 c0       	rjmp	.+38     	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    beb2:	89 81       	ldd	r24, Y+1	; 0x01
    beb4:	9a 81       	ldd	r25, Y+2	; 0x02
    beb6:	80 38       	cpi	r24, 0x80	; 128
    beb8:	94 40       	sbci	r25, 0x04	; 4
    beba:	29 f4       	brne	.+10     	; 0xbec6 <sysclk_enable_peripheral_clock+0x24a>
    bebc:	60 e4       	ldi	r22, 0x40	; 64
    bebe:	83 e0       	ldi	r24, 0x03	; 3
    bec0:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    bec4:	09 c0       	rjmp	.+18     	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    bec6:	89 81       	ldd	r24, Y+1	; 0x01
    bec8:	9a 81       	ldd	r25, Y+2	; 0x02
    beca:	80 3a       	cpi	r24, 0xA0	; 160
    becc:	94 40       	sbci	r25, 0x04	; 4
    bece:	21 f4       	brne	.+8      	; 0xbed8 <sysclk_enable_peripheral_clock+0x25c>
    bed0:	60 e4       	ldi	r22, 0x40	; 64
    bed2:	85 e0       	ldi	r24, 0x05	; 5
    bed4:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
    bed8:	00 00       	nop
    beda:	0f 90       	pop	r0
    bedc:	0f 90       	pop	r0
    bede:	df 91       	pop	r29
    bee0:	cf 91       	pop	r28
    bee2:	08 95       	ret

0000bee4 <__portable_avr_delay_cycles>:
    bee4:	04 c0       	rjmp	.+8      	; 0xbeee <__portable_avr_delay_cycles+0xa>
    bee6:	61 50       	subi	r22, 0x01	; 1
    bee8:	71 09       	sbc	r23, r1
    beea:	81 09       	sbc	r24, r1
    beec:	91 09       	sbc	r25, r1
    beee:	61 15       	cp	r22, r1
    bef0:	71 05       	cpc	r23, r1
    bef2:	81 05       	cpc	r24, r1
    bef4:	91 05       	cpc	r25, r1
    bef6:	b9 f7       	brne	.-18     	; 0xbee6 <__portable_avr_delay_cycles+0x2>
    bef8:	08 95       	ret

0000befa <twi_master_read>:
    befa:	cf 93       	push	r28
    befc:	df 93       	push	r29
    befe:	00 d0       	rcall	.+0      	; 0xbf00 <twi_master_read+0x6>
    bf00:	1f 92       	push	r1
    bf02:	cd b7       	in	r28, 0x3d	; 61
    bf04:	de b7       	in	r29, 0x3e	; 62
    bf06:	89 83       	std	Y+1, r24	; 0x01
    bf08:	9a 83       	std	Y+2, r25	; 0x02
    bf0a:	6b 83       	std	Y+3, r22	; 0x03
    bf0c:	7c 83       	std	Y+4, r23	; 0x04
    bf0e:	2b 81       	ldd	r18, Y+3	; 0x03
    bf10:	3c 81       	ldd	r19, Y+4	; 0x04
    bf12:	89 81       	ldd	r24, Y+1	; 0x01
    bf14:	9a 81       	ldd	r25, Y+2	; 0x02
    bf16:	41 e0       	ldi	r20, 0x01	; 1
    bf18:	b9 01       	movw	r22, r18
    bf1a:	0e 94 cf b7 	call	0x16f9e	; 0x16f9e <twi_master_transfer>
    bf1e:	24 96       	adiw	r28, 0x04	; 4
    bf20:	cd bf       	out	0x3d, r28	; 61
    bf22:	de bf       	out	0x3e, r29	; 62
    bf24:	df 91       	pop	r29
    bf26:	cf 91       	pop	r28
    bf28:	08 95       	ret

0000bf2a <twi_master_write>:
    bf2a:	cf 93       	push	r28
    bf2c:	df 93       	push	r29
    bf2e:	00 d0       	rcall	.+0      	; 0xbf30 <twi_master_write+0x6>
    bf30:	1f 92       	push	r1
    bf32:	cd b7       	in	r28, 0x3d	; 61
    bf34:	de b7       	in	r29, 0x3e	; 62
    bf36:	89 83       	std	Y+1, r24	; 0x01
    bf38:	9a 83       	std	Y+2, r25	; 0x02
    bf3a:	6b 83       	std	Y+3, r22	; 0x03
    bf3c:	7c 83       	std	Y+4, r23	; 0x04
    bf3e:	2b 81       	ldd	r18, Y+3	; 0x03
    bf40:	3c 81       	ldd	r19, Y+4	; 0x04
    bf42:	89 81       	ldd	r24, Y+1	; 0x01
    bf44:	9a 81       	ldd	r25, Y+2	; 0x02
    bf46:	40 e0       	ldi	r20, 0x00	; 0
    bf48:	b9 01       	movw	r22, r18
    bf4a:	0e 94 cf b7 	call	0x16f9e	; 0x16f9e <twi_master_transfer>
    bf4e:	24 96       	adiw	r28, 0x04	; 4
    bf50:	cd bf       	out	0x3d, r28	; 61
    bf52:	de bf       	out	0x3e, r29	; 62
    bf54:	df 91       	pop	r29
    bf56:	cf 91       	pop	r28
    bf58:	08 95       	ret

0000bf5a <twi_master_enable>:
    bf5a:	cf 93       	push	r28
    bf5c:	df 93       	push	r29
    bf5e:	1f 92       	push	r1
    bf60:	1f 92       	push	r1
    bf62:	cd b7       	in	r28, 0x3d	; 61
    bf64:	de b7       	in	r29, 0x3e	; 62
    bf66:	89 83       	std	Y+1, r24	; 0x01
    bf68:	9a 83       	std	Y+2, r25	; 0x02
    bf6a:	89 81       	ldd	r24, Y+1	; 0x01
    bf6c:	9a 81       	ldd	r25, Y+2	; 0x02
    bf6e:	fc 01       	movw	r30, r24
    bf70:	81 81       	ldd	r24, Z+1	; 0x01
    bf72:	28 2f       	mov	r18, r24
    bf74:	28 60       	ori	r18, 0x08	; 8
    bf76:	89 81       	ldd	r24, Y+1	; 0x01
    bf78:	9a 81       	ldd	r25, Y+2	; 0x02
    bf7a:	fc 01       	movw	r30, r24
    bf7c:	21 83       	std	Z+1, r18	; 0x01
    bf7e:	00 00       	nop
    bf80:	0f 90       	pop	r0
    bf82:	0f 90       	pop	r0
    bf84:	df 91       	pop	r29
    bf86:	cf 91       	pop	r28
    bf88:	08 95       	ret

0000bf8a <calc_gyro1_accel_raw2mg>:
    bf8a:	2f 92       	push	r2
    bf8c:	3f 92       	push	r3
    bf8e:	4f 92       	push	r4
    bf90:	5f 92       	push	r5
    bf92:	6f 92       	push	r6
    bf94:	7f 92       	push	r7
    bf96:	8f 92       	push	r8
    bf98:	9f 92       	push	r9
    bf9a:	af 92       	push	r10
    bf9c:	bf 92       	push	r11
    bf9e:	cf 92       	push	r12
    bfa0:	df 92       	push	r13
    bfa2:	ef 92       	push	r14
    bfa4:	ff 92       	push	r15
    bfa6:	0f 93       	push	r16
    bfa8:	1f 93       	push	r17
    bfaa:	cf 93       	push	r28
    bfac:	df 93       	push	r29
    bfae:	cd b7       	in	r28, 0x3d	; 61
    bfb0:	de b7       	in	r29, 0x3e	; 62
    bfb2:	64 97       	sbiw	r28, 0x14	; 20
    bfb4:	cd bf       	out	0x3d, r28	; 61
    bfb6:	de bf       	out	0x3e, r29	; 62
    bfb8:	89 83       	std	Y+1, r24	; 0x01
    bfba:	9a 83       	std	Y+2, r25	; 0x02
    bfbc:	6b 83       	std	Y+3, r22	; 0x03
    bfbe:	7c 83       	std	Y+4, r23	; 0x04
    bfc0:	89 81       	ldd	r24, Y+1	; 0x01
    bfc2:	9a 81       	ldd	r25, Y+2	; 0x02
    bfc4:	8d 83       	std	Y+5, r24	; 0x05
    bfc6:	9e 83       	std	Y+6, r25	; 0x06
    bfc8:	89 2f       	mov	r24, r25
    bfca:	88 0f       	add	r24, r24
    bfcc:	88 0b       	sbc	r24, r24
    bfce:	8f 83       	std	Y+7, r24	; 0x07
    bfd0:	88 87       	std	Y+8, r24	; 0x08
    bfd2:	89 87       	std	Y+9, r24	; 0x09
    bfd4:	8a 87       	std	Y+10, r24	; 0x0a
    bfd6:	8b 87       	std	Y+11, r24	; 0x0b
    bfd8:	8c 87       	std	Y+12, r24	; 0x0c
    bfda:	2d 80       	ldd	r2, Y+5	; 0x05
    bfdc:	3e 80       	ldd	r3, Y+6	; 0x06
    bfde:	4f 80       	ldd	r4, Y+7	; 0x07
    bfe0:	58 84       	ldd	r5, Y+8	; 0x08
    bfe2:	69 84       	ldd	r6, Y+9	; 0x09
    bfe4:	7a 84       	ldd	r7, Y+10	; 0x0a
    bfe6:	8b 84       	ldd	r8, Y+11	; 0x0b
    bfe8:	9c 84       	ldd	r9, Y+12	; 0x0c
    bfea:	22 2d       	mov	r18, r2
    bfec:	33 2d       	mov	r19, r3
    bfee:	44 2d       	mov	r20, r4
    bff0:	55 2d       	mov	r21, r5
    bff2:	66 2d       	mov	r22, r6
    bff4:	77 2d       	mov	r23, r7
    bff6:	88 2d       	mov	r24, r8
    bff8:	99 2d       	mov	r25, r9
    bffa:	02 e0       	ldi	r16, 0x02	; 2
    bffc:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    c000:	a2 2e       	mov	r10, r18
    c002:	b3 2e       	mov	r11, r19
    c004:	c4 2e       	mov	r12, r20
    c006:	d5 2e       	mov	r13, r21
    c008:	e6 2e       	mov	r14, r22
    c00a:	f7 2e       	mov	r15, r23
    c00c:	08 2f       	mov	r16, r24
    c00e:	19 2f       	mov	r17, r25
    c010:	2a 2c       	mov	r2, r10
    c012:	3b 2c       	mov	r3, r11
    c014:	4c 2c       	mov	r4, r12
    c016:	5d 2c       	mov	r5, r13
    c018:	6e 2c       	mov	r6, r14
    c01a:	7f 2c       	mov	r7, r15
    c01c:	80 2e       	mov	r8, r16
    c01e:	91 2e       	mov	r9, r17
    c020:	22 2d       	mov	r18, r2
    c022:	33 2d       	mov	r19, r3
    c024:	44 2d       	mov	r20, r4
    c026:	55 2d       	mov	r21, r5
    c028:	66 2d       	mov	r22, r6
    c02a:	77 2d       	mov	r23, r7
    c02c:	88 2d       	mov	r24, r8
    c02e:	99 2d       	mov	r25, r9
    c030:	05 e0       	ldi	r16, 0x05	; 5
    c032:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    c036:	a2 2e       	mov	r10, r18
    c038:	b3 2e       	mov	r11, r19
    c03a:	c4 2e       	mov	r12, r20
    c03c:	d5 2e       	mov	r13, r21
    c03e:	e6 2e       	mov	r14, r22
    c040:	f7 2e       	mov	r15, r23
    c042:	08 2f       	mov	r16, r24
    c044:	19 2f       	mov	r17, r25
    c046:	2a 2d       	mov	r18, r10
    c048:	3b 2d       	mov	r19, r11
    c04a:	4c 2d       	mov	r20, r12
    c04c:	5d 2d       	mov	r21, r13
    c04e:	6e 2d       	mov	r22, r14
    c050:	7f 2d       	mov	r23, r15
    c052:	80 2f       	mov	r24, r16
    c054:	91 2f       	mov	r25, r17
    c056:	a2 2c       	mov	r10, r2
    c058:	b3 2c       	mov	r11, r3
    c05a:	c4 2c       	mov	r12, r4
    c05c:	d5 2c       	mov	r13, r5
    c05e:	e6 2c       	mov	r14, r6
    c060:	f7 2c       	mov	r15, r7
    c062:	08 2d       	mov	r16, r8
    c064:	19 2d       	mov	r17, r9
    c066:	0f 94 c4 2f 	call	0x25f88	; 0x25f88 <__subdi3>
    c06a:	a2 2e       	mov	r10, r18
    c06c:	b3 2e       	mov	r11, r19
    c06e:	c4 2e       	mov	r12, r20
    c070:	d5 2e       	mov	r13, r21
    c072:	e6 2e       	mov	r14, r22
    c074:	f7 2e       	mov	r15, r23
    c076:	08 2f       	mov	r16, r24
    c078:	19 2f       	mov	r17, r25
    c07a:	2a 2d       	mov	r18, r10
    c07c:	3b 2d       	mov	r19, r11
    c07e:	4c 2d       	mov	r20, r12
    c080:	5d 2d       	mov	r21, r13
    c082:	6e 2d       	mov	r22, r14
    c084:	7f 2d       	mov	r23, r15
    c086:	80 2f       	mov	r24, r16
    c088:	91 2f       	mov	r25, r17
    c08a:	ad 80       	ldd	r10, Y+5	; 0x05
    c08c:	be 80       	ldd	r11, Y+6	; 0x06
    c08e:	cf 80       	ldd	r12, Y+7	; 0x07
    c090:	d8 84       	ldd	r13, Y+8	; 0x08
    c092:	e9 84       	ldd	r14, Y+9	; 0x09
    c094:	fa 84       	ldd	r15, Y+10	; 0x0a
    c096:	0b 85       	ldd	r16, Y+11	; 0x0b
    c098:	1c 85       	ldd	r17, Y+12	; 0x0c
    c09a:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    c09e:	a2 2e       	mov	r10, r18
    c0a0:	b3 2e       	mov	r11, r19
    c0a2:	c4 2e       	mov	r12, r20
    c0a4:	d5 2e       	mov	r13, r21
    c0a6:	e6 2e       	mov	r14, r22
    c0a8:	f7 2e       	mov	r15, r23
    c0aa:	08 2f       	mov	r16, r24
    c0ac:	19 2f       	mov	r17, r25
    c0ae:	2a 2d       	mov	r18, r10
    c0b0:	3b 2d       	mov	r19, r11
    c0b2:	4c 2d       	mov	r20, r12
    c0b4:	5d 2d       	mov	r21, r13
    c0b6:	6e 2d       	mov	r22, r14
    c0b8:	7f 2d       	mov	r23, r15
    c0ba:	80 2f       	mov	r24, r16
    c0bc:	91 2f       	mov	r25, r17
    c0be:	04 e0       	ldi	r16, 0x04	; 4
    c0c0:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    c0c4:	22 2e       	mov	r2, r18
    c0c6:	33 2e       	mov	r3, r19
    c0c8:	44 2e       	mov	r4, r20
    c0ca:	55 2e       	mov	r5, r21
    c0cc:	66 2e       	mov	r6, r22
    c0ce:	77 2e       	mov	r7, r23
    c0d0:	88 2e       	mov	r8, r24
    c0d2:	99 2e       	mov	r9, r25
    c0d4:	a2 2c       	mov	r10, r2
    c0d6:	b3 2c       	mov	r11, r3
    c0d8:	c4 2c       	mov	r12, r4
    c0da:	d5 2c       	mov	r13, r5
    c0dc:	e6 2c       	mov	r14, r6
    c0de:	f7 2c       	mov	r15, r7
    c0e0:	08 2d       	mov	r16, r8
    c0e2:	19 2d       	mov	r17, r9
    c0e4:	2a 2c       	mov	r2, r10
    c0e6:	3b 2c       	mov	r3, r11
    c0e8:	4c 2c       	mov	r4, r12
    c0ea:	5d 2c       	mov	r5, r13
    c0ec:	6e 2c       	mov	r6, r14
    c0ee:	7f 2c       	mov	r7, r15
    c0f0:	80 2e       	mov	r8, r16
    c0f2:	91 2e       	mov	r9, r17
    c0f4:	8b 81       	ldd	r24, Y+3	; 0x03
    c0f6:	9c 81       	ldd	r25, Y+4	; 0x04
    c0f8:	8d 87       	std	Y+13, r24	; 0x0d
    c0fa:	9e 87       	std	Y+14, r25	; 0x0e
    c0fc:	89 2f       	mov	r24, r25
    c0fe:	88 0f       	add	r24, r24
    c100:	88 0b       	sbc	r24, r24
    c102:	8f 87       	std	Y+15, r24	; 0x0f
    c104:	88 8b       	std	Y+16, r24	; 0x10
    c106:	89 8b       	std	Y+17, r24	; 0x11
    c108:	8a 8b       	std	Y+18, r24	; 0x12
    c10a:	8b 8b       	std	Y+19, r24	; 0x13
    c10c:	8c 8b       	std	Y+20, r24	; 0x14
    c10e:	ad 84       	ldd	r10, Y+13	; 0x0d
    c110:	be 84       	ldd	r11, Y+14	; 0x0e
    c112:	cf 84       	ldd	r12, Y+15	; 0x0f
    c114:	d8 88       	ldd	r13, Y+16	; 0x10
    c116:	e9 88       	ldd	r14, Y+17	; 0x11
    c118:	fa 88       	ldd	r15, Y+18	; 0x12
    c11a:	0b 89       	ldd	r16, Y+19	; 0x13
    c11c:	1c 89       	ldd	r17, Y+20	; 0x14
    c11e:	22 2d       	mov	r18, r2
    c120:	33 2d       	mov	r19, r3
    c122:	44 2d       	mov	r20, r4
    c124:	55 2d       	mov	r21, r5
    c126:	66 2d       	mov	r22, r6
    c128:	77 2d       	mov	r23, r7
    c12a:	88 2d       	mov	r24, r8
    c12c:	99 2d       	mov	r25, r9
    c12e:	0f 94 5d 2e 	call	0x25cba	; 0x25cba <__muldi3>
    c132:	a2 2e       	mov	r10, r18
    c134:	b3 2e       	mov	r11, r19
    c136:	c4 2e       	mov	r12, r20
    c138:	d5 2e       	mov	r13, r21
    c13a:	e6 2e       	mov	r14, r22
    c13c:	f7 2e       	mov	r15, r23
    c13e:	08 2f       	mov	r16, r24
    c140:	19 2f       	mov	r17, r25
    c142:	2a 2c       	mov	r2, r10
    c144:	3b 2c       	mov	r3, r11
    c146:	4c 2c       	mov	r4, r12
    c148:	5d 2c       	mov	r5, r13
    c14a:	6e 2c       	mov	r6, r14
    c14c:	7f 2c       	mov	r7, r15
    c14e:	80 2e       	mov	r8, r16
    c150:	91 2e       	mov	r9, r17
    c152:	68 94       	set
    c154:	aa 24       	eor	r10, r10
    c156:	a4 f8       	bld	r10, 4
    c158:	0f 2e       	mov	r0, r31
    c15a:	f7 e2       	ldi	r31, 0x27	; 39
    c15c:	bf 2e       	mov	r11, r31
    c15e:	f0 2d       	mov	r31, r0
    c160:	c1 2c       	mov	r12, r1
    c162:	d1 2c       	mov	r13, r1
    c164:	e1 2c       	mov	r14, r1
    c166:	f1 2c       	mov	r15, r1
    c168:	00 e0       	ldi	r16, 0x00	; 0
    c16a:	10 e0       	ldi	r17, 0x00	; 0
    c16c:	22 2d       	mov	r18, r2
    c16e:	33 2d       	mov	r19, r3
    c170:	44 2d       	mov	r20, r4
    c172:	55 2d       	mov	r21, r5
    c174:	66 2d       	mov	r22, r6
    c176:	77 2d       	mov	r23, r7
    c178:	88 2d       	mov	r24, r8
    c17a:	99 2d       	mov	r25, r9
    c17c:	0f 94 b0 2e 	call	0x25d60	; 0x25d60 <__divdi3>
    c180:	22 2e       	mov	r2, r18
    c182:	33 2e       	mov	r3, r19
    c184:	44 2e       	mov	r4, r20
    c186:	55 2e       	mov	r5, r21
    c188:	66 2e       	mov	r6, r22
    c18a:	77 2e       	mov	r7, r23
    c18c:	88 2e       	mov	r8, r24
    c18e:	99 2e       	mov	r9, r25
    c190:	a2 2c       	mov	r10, r2
    c192:	b3 2c       	mov	r11, r3
    c194:	c4 2c       	mov	r12, r4
    c196:	d5 2c       	mov	r13, r5
    c198:	e6 2c       	mov	r14, r6
    c19a:	f7 2c       	mov	r15, r7
    c19c:	08 2d       	mov	r16, r8
    c19e:	19 2d       	mov	r17, r9
    c1a0:	2a 2d       	mov	r18, r10
    c1a2:	3b 2d       	mov	r19, r11
    c1a4:	4c 2d       	mov	r20, r12
    c1a6:	5d 2d       	mov	r21, r13
    c1a8:	6e 2d       	mov	r22, r14
    c1aa:	7f 2d       	mov	r23, r15
    c1ac:	80 2f       	mov	r24, r16
    c1ae:	91 2f       	mov	r25, r17
    c1b0:	0f e0       	ldi	r16, 0x0F	; 15
    c1b2:	0f 94 91 2f 	call	0x25f22	; 0x25f22 <__ashrdi3>
    c1b6:	a2 2e       	mov	r10, r18
    c1b8:	b3 2e       	mov	r11, r19
    c1ba:	c4 2e       	mov	r12, r20
    c1bc:	d5 2e       	mov	r13, r21
    c1be:	e6 2e       	mov	r14, r22
    c1c0:	f7 2e       	mov	r15, r23
    c1c2:	08 2f       	mov	r16, r24
    c1c4:	19 2f       	mov	r17, r25
    c1c6:	c5 01       	movw	r24, r10
    c1c8:	64 96       	adiw	r28, 0x14	; 20
    c1ca:	cd bf       	out	0x3d, r28	; 61
    c1cc:	de bf       	out	0x3e, r29	; 62
    c1ce:	df 91       	pop	r29
    c1d0:	cf 91       	pop	r28
    c1d2:	1f 91       	pop	r17
    c1d4:	0f 91       	pop	r16
    c1d6:	ff 90       	pop	r15
    c1d8:	ef 90       	pop	r14
    c1da:	df 90       	pop	r13
    c1dc:	cf 90       	pop	r12
    c1de:	bf 90       	pop	r11
    c1e0:	af 90       	pop	r10
    c1e2:	9f 90       	pop	r9
    c1e4:	8f 90       	pop	r8
    c1e6:	7f 90       	pop	r7
    c1e8:	6f 90       	pop	r6
    c1ea:	5f 90       	pop	r5
    c1ec:	4f 90       	pop	r4
    c1ee:	3f 90       	pop	r3
    c1f0:	2f 90       	pop	r2
    c1f2:	08 95       	ret

0000c1f4 <calc_gyro1_gyro_raw2mdps>:
    c1f4:	2f 92       	push	r2
    c1f6:	3f 92       	push	r3
    c1f8:	4f 92       	push	r4
    c1fa:	5f 92       	push	r5
    c1fc:	6f 92       	push	r6
    c1fe:	7f 92       	push	r7
    c200:	8f 92       	push	r8
    c202:	9f 92       	push	r9
    c204:	af 92       	push	r10
    c206:	bf 92       	push	r11
    c208:	cf 92       	push	r12
    c20a:	df 92       	push	r13
    c20c:	ef 92       	push	r14
    c20e:	ff 92       	push	r15
    c210:	0f 93       	push	r16
    c212:	1f 93       	push	r17
    c214:	cf 93       	push	r28
    c216:	df 93       	push	r29
    c218:	1f 92       	push	r1
    c21a:	1f 92       	push	r1
    c21c:	cd b7       	in	r28, 0x3d	; 61
    c21e:	de b7       	in	r29, 0x3e	; 62
    c220:	89 83       	std	Y+1, r24	; 0x01
    c222:	9a 83       	std	Y+2, r25	; 0x02
    c224:	89 81       	ldd	r24, Y+1	; 0x01
    c226:	9a 81       	ldd	r25, Y+2	; 0x02
    c228:	1c 01       	movw	r2, r24
    c22a:	89 2f       	mov	r24, r25
    c22c:	88 0f       	add	r24, r24
    c22e:	88 0b       	sbc	r24, r24
    c230:	48 2e       	mov	r4, r24
    c232:	58 2e       	mov	r5, r24
    c234:	68 2e       	mov	r6, r24
    c236:	78 2e       	mov	r7, r24
    c238:	88 2e       	mov	r8, r24
    c23a:	98 2e       	mov	r9, r24
    c23c:	0f 2e       	mov	r0, r31
    c23e:	f0 e9       	ldi	r31, 0x90	; 144
    c240:	af 2e       	mov	r10, r31
    c242:	f0 2d       	mov	r31, r0
    c244:	0f 2e       	mov	r0, r31
    c246:	f0 ed       	ldi	r31, 0xD0	; 208
    c248:	bf 2e       	mov	r11, r31
    c24a:	f0 2d       	mov	r31, r0
    c24c:	0f 2e       	mov	r0, r31
    c24e:	f3 e0       	ldi	r31, 0x03	; 3
    c250:	cf 2e       	mov	r12, r31
    c252:	f0 2d       	mov	r31, r0
    c254:	d1 2c       	mov	r13, r1
    c256:	e1 2c       	mov	r14, r1
    c258:	f1 2c       	mov	r15, r1
    c25a:	00 e0       	ldi	r16, 0x00	; 0
    c25c:	10 e0       	ldi	r17, 0x00	; 0
    c25e:	22 2d       	mov	r18, r2
    c260:	33 2d       	mov	r19, r3
    c262:	44 2d       	mov	r20, r4
    c264:	55 2d       	mov	r21, r5
    c266:	66 2d       	mov	r22, r6
    c268:	77 2d       	mov	r23, r7
    c26a:	88 2d       	mov	r24, r8
    c26c:	99 2d       	mov	r25, r9
    c26e:	0f 94 5d 2e 	call	0x25cba	; 0x25cba <__muldi3>
    c272:	22 2e       	mov	r2, r18
    c274:	33 2e       	mov	r3, r19
    c276:	44 2e       	mov	r4, r20
    c278:	55 2e       	mov	r5, r21
    c27a:	66 2e       	mov	r6, r22
    c27c:	77 2e       	mov	r7, r23
    c27e:	88 2e       	mov	r8, r24
    c280:	99 2e       	mov	r9, r25
    c282:	a2 2c       	mov	r10, r2
    c284:	b3 2c       	mov	r11, r3
    c286:	c4 2c       	mov	r12, r4
    c288:	d5 2c       	mov	r13, r5
    c28a:	e6 2c       	mov	r14, r6
    c28c:	f7 2c       	mov	r15, r7
    c28e:	08 2d       	mov	r16, r8
    c290:	19 2d       	mov	r17, r9
    c292:	2a 2d       	mov	r18, r10
    c294:	3b 2d       	mov	r19, r11
    c296:	4c 2d       	mov	r20, r12
    c298:	5d 2d       	mov	r21, r13
    c29a:	6e 2d       	mov	r22, r14
    c29c:	7f 2d       	mov	r23, r15
    c29e:	80 2f       	mov	r24, r16
    c2a0:	91 2f       	mov	r25, r17
    c2a2:	0f e0       	ldi	r16, 0x0F	; 15
    c2a4:	0f 94 91 2f 	call	0x25f22	; 0x25f22 <__ashrdi3>
    c2a8:	a2 2e       	mov	r10, r18
    c2aa:	b3 2e       	mov	r11, r19
    c2ac:	c4 2e       	mov	r12, r20
    c2ae:	d5 2e       	mov	r13, r21
    c2b0:	e6 2e       	mov	r14, r22
    c2b2:	f7 2e       	mov	r15, r23
    c2b4:	08 2f       	mov	r16, r24
    c2b6:	19 2f       	mov	r17, r25
    c2b8:	d6 01       	movw	r26, r12
    c2ba:	c5 01       	movw	r24, r10
    c2bc:	bc 01       	movw	r22, r24
    c2be:	cd 01       	movw	r24, r26
    c2c0:	0f 90       	pop	r0
    c2c2:	0f 90       	pop	r0
    c2c4:	df 91       	pop	r29
    c2c6:	cf 91       	pop	r28
    c2c8:	1f 91       	pop	r17
    c2ca:	0f 91       	pop	r16
    c2cc:	ff 90       	pop	r15
    c2ce:	ef 90       	pop	r14
    c2d0:	df 90       	pop	r13
    c2d2:	cf 90       	pop	r12
    c2d4:	bf 90       	pop	r11
    c2d6:	af 90       	pop	r10
    c2d8:	9f 90       	pop	r9
    c2da:	8f 90       	pop	r8
    c2dc:	7f 90       	pop	r7
    c2de:	6f 90       	pop	r6
    c2e0:	5f 90       	pop	r5
    c2e2:	4f 90       	pop	r4
    c2e4:	3f 90       	pop	r3
    c2e6:	2f 90       	pop	r2
    c2e8:	08 95       	ret

0000c2ea <calc_gyro1_temp_raw2C100>:
    c2ea:	ef 92       	push	r14
    c2ec:	ff 92       	push	r15
    c2ee:	0f 93       	push	r16
    c2f0:	1f 93       	push	r17
    c2f2:	cf 93       	push	r28
    c2f4:	df 93       	push	r29
    c2f6:	1f 92       	push	r1
    c2f8:	1f 92       	push	r1
    c2fa:	cd b7       	in	r28, 0x3d	; 61
    c2fc:	de b7       	in	r29, 0x3e	; 62
    c2fe:	89 83       	std	Y+1, r24	; 0x01
    c300:	9a 83       	std	Y+2, r25	; 0x02
    c302:	80 91 13 28 	lds	r24, 0x2813	; 0x802813 <g_twi1_gyro_1_temp_RTofs>
    c306:	90 91 14 28 	lds	r25, 0x2814	; 0x802814 <g_twi1_gyro_1_temp_RTofs+0x1>
    c30a:	29 81       	ldd	r18, Y+1	; 0x01
    c30c:	3a 81       	ldd	r19, Y+2	; 0x02
    c30e:	a9 01       	movw	r20, r18
    c310:	48 1b       	sub	r20, r24
    c312:	59 0b       	sbc	r21, r25
    c314:	ca 01       	movw	r24, r20
    c316:	9c 01       	movw	r18, r24
    c318:	99 0f       	add	r25, r25
    c31a:	44 0b       	sbc	r20, r20
    c31c:	55 0b       	sbc	r21, r21
    c31e:	84 e6       	ldi	r24, 0x64	; 100
    c320:	90 e0       	ldi	r25, 0x00	; 0
    c322:	dc 01       	movw	r26, r24
    c324:	0f 94 53 2e 	call	0x25ca6	; 0x25ca6 <__muluhisi3>
    c328:	7b 01       	movw	r14, r22
    c32a:	8c 01       	movw	r16, r24
    c32c:	80 91 15 28 	lds	r24, 0x2815	; 0x802815 <g_twi1_gyro_1_temp_sens>
    c330:	90 91 16 28 	lds	r25, 0x2816	; 0x802816 <g_twi1_gyro_1_temp_sens+0x1>
    c334:	9c 01       	movw	r18, r24
    c336:	99 0f       	add	r25, r25
    c338:	44 0b       	sbc	r20, r20
    c33a:	55 0b       	sbc	r21, r21
    c33c:	c8 01       	movw	r24, r16
    c33e:	b7 01       	movw	r22, r14
    c340:	0f 94 20 2e 	call	0x25c40	; 0x25c40 <__divmodsi4>
    c344:	da 01       	movw	r26, r20
    c346:	c9 01       	movw	r24, r18
    c348:	8c 5c       	subi	r24, 0xCC	; 204
    c34a:	97 4f       	sbci	r25, 0xF7	; 247
    c34c:	0f 90       	pop	r0
    c34e:	0f 90       	pop	r0
    c350:	df 91       	pop	r29
    c352:	cf 91       	pop	r28
    c354:	1f 91       	pop	r17
    c356:	0f 91       	pop	r16
    c358:	ff 90       	pop	r15
    c35a:	ef 90       	pop	r14
    c35c:	08 95       	ret

0000c35e <calc_gyro2_correct_mag_2_nT>:
    c35e:	cf 93       	push	r28
    c360:	df 93       	push	r29
    c362:	cd b7       	in	r28, 0x3d	; 61
    c364:	de b7       	in	r29, 0x3e	; 62
    c366:	25 97       	sbiw	r28, 0x05	; 5
    c368:	cd bf       	out	0x3d, r28	; 61
    c36a:	de bf       	out	0x3e, r29	; 62
    c36c:	89 83       	std	Y+1, r24	; 0x01
    c36e:	9a 83       	std	Y+2, r25	; 0x02
    c370:	6b 83       	std	Y+3, r22	; 0x03
    c372:	4c 83       	std	Y+4, r20	; 0x04
    c374:	5d 83       	std	Y+5, r21	; 0x05
    c376:	89 81       	ldd	r24, Y+1	; 0x01
    c378:	9a 81       	ldd	r25, Y+2	; 0x02
    c37a:	99 23       	and	r25, r25
    c37c:	bc f1       	brlt	.+110    	; 0xc3ec <calc_gyro2_correct_mag_2_nT+0x8e>
    c37e:	89 81       	ldd	r24, Y+1	; 0x01
    c380:	9a 81       	ldd	r25, Y+2	; 0x02
    c382:	9c 01       	movw	r18, r24
    c384:	99 0f       	add	r25, r25
    c386:	44 0b       	sbc	r20, r20
    c388:	55 0b       	sbc	r21, r21
    c38a:	8c 81       	ldd	r24, Y+4	; 0x04
    c38c:	9d 81       	ldd	r25, Y+5	; 0x05
    c38e:	09 2e       	mov	r0, r25
    c390:	00 0c       	add	r0, r0
    c392:	aa 0b       	sbc	r26, r26
    c394:	bb 0b       	sbc	r27, r27
    c396:	bc 01       	movw	r22, r24
    c398:	cd 01       	movw	r24, r26
    c39a:	0f 94 c8 2d 	call	0x25b90	; 0x25b90 <__mulsi3>
    c39e:	9b 01       	movw	r18, r22
    c3a0:	ac 01       	movw	r20, r24
    c3a2:	8b 81       	ldd	r24, Y+3	; 0x03
    c3a4:	08 2e       	mov	r0, r24
    c3a6:	00 0c       	add	r0, r0
    c3a8:	99 0b       	sbc	r25, r25
    c3aa:	aa 0b       	sbc	r26, r26
    c3ac:	bb 0b       	sbc	r27, r27
    c3ae:	80 58       	subi	r24, 0x80	; 128
    c3b0:	9f 4f       	sbci	r25, 0xFF	; 255
    c3b2:	af 4f       	sbci	r26, 0xFF	; 255
    c3b4:	bf 4f       	sbci	r27, 0xFF	; 255
    c3b6:	bc 01       	movw	r22, r24
    c3b8:	cd 01       	movw	r24, r26
    c3ba:	0f 94 c8 2d 	call	0x25b90	; 0x25b90 <__mulsi3>
    c3be:	dc 01       	movw	r26, r24
    c3c0:	cb 01       	movw	r24, r22
    c3c2:	2a e0       	ldi	r18, 0x0A	; 10
    c3c4:	30 e0       	ldi	r19, 0x00	; 0
    c3c6:	40 e0       	ldi	r20, 0x00	; 0
    c3c8:	50 e0       	ldi	r21, 0x00	; 0
    c3ca:	bc 01       	movw	r22, r24
    c3cc:	cd 01       	movw	r24, r26
    c3ce:	0f 94 20 2e 	call	0x25c40	; 0x25c40 <__divmodsi4>
    c3d2:	da 01       	movw	r26, r20
    c3d4:	c9 01       	movw	r24, r18
    c3d6:	80 58       	subi	r24, 0x80	; 128
    c3d8:	9f 4f       	sbci	r25, 0xFF	; 255
    c3da:	af 4f       	sbci	r26, 0xFF	; 255
    c3dc:	bf 4f       	sbci	r27, 0xFF	; 255
    c3de:	89 2f       	mov	r24, r25
    c3e0:	9a 2f       	mov	r25, r26
    c3e2:	ab 2f       	mov	r26, r27
    c3e4:	bb 27       	eor	r27, r27
    c3e6:	a7 fd       	sbrc	r26, 7
    c3e8:	ba 95       	dec	r27
    c3ea:	36 c0       	rjmp	.+108    	; 0xc458 <calc_gyro2_correct_mag_2_nT+0xfa>
    c3ec:	89 81       	ldd	r24, Y+1	; 0x01
    c3ee:	9a 81       	ldd	r25, Y+2	; 0x02
    c3f0:	9c 01       	movw	r18, r24
    c3f2:	99 0f       	add	r25, r25
    c3f4:	44 0b       	sbc	r20, r20
    c3f6:	55 0b       	sbc	r21, r21
    c3f8:	8c 81       	ldd	r24, Y+4	; 0x04
    c3fa:	9d 81       	ldd	r25, Y+5	; 0x05
    c3fc:	09 2e       	mov	r0, r25
    c3fe:	00 0c       	add	r0, r0
    c400:	aa 0b       	sbc	r26, r26
    c402:	bb 0b       	sbc	r27, r27
    c404:	bc 01       	movw	r22, r24
    c406:	cd 01       	movw	r24, r26
    c408:	0f 94 c8 2d 	call	0x25b90	; 0x25b90 <__mulsi3>
    c40c:	9b 01       	movw	r18, r22
    c40e:	ac 01       	movw	r20, r24
    c410:	8b 81       	ldd	r24, Y+3	; 0x03
    c412:	08 2e       	mov	r0, r24
    c414:	00 0c       	add	r0, r0
    c416:	99 0b       	sbc	r25, r25
    c418:	aa 0b       	sbc	r26, r26
    c41a:	bb 0b       	sbc	r27, r27
    c41c:	80 58       	subi	r24, 0x80	; 128
    c41e:	9f 4f       	sbci	r25, 0xFF	; 255
    c420:	af 4f       	sbci	r26, 0xFF	; 255
    c422:	bf 4f       	sbci	r27, 0xFF	; 255
    c424:	bc 01       	movw	r22, r24
    c426:	cd 01       	movw	r24, r26
    c428:	0f 94 c8 2d 	call	0x25b90	; 0x25b90 <__mulsi3>
    c42c:	dc 01       	movw	r26, r24
    c42e:	cb 01       	movw	r24, r22
    c430:	2a e0       	ldi	r18, 0x0A	; 10
    c432:	30 e0       	ldi	r19, 0x00	; 0
    c434:	40 e0       	ldi	r20, 0x00	; 0
    c436:	50 e0       	ldi	r21, 0x00	; 0
    c438:	bc 01       	movw	r22, r24
    c43a:	cd 01       	movw	r24, r26
    c43c:	0f 94 20 2e 	call	0x25c40	; 0x25c40 <__divmodsi4>
    c440:	da 01       	movw	r26, r20
    c442:	c9 01       	movw	r24, r18
    c444:	80 58       	subi	r24, 0x80	; 128
    c446:	91 09       	sbc	r25, r1
    c448:	a1 09       	sbc	r26, r1
    c44a:	b1 09       	sbc	r27, r1
    c44c:	89 2f       	mov	r24, r25
    c44e:	9a 2f       	mov	r25, r26
    c450:	ab 2f       	mov	r26, r27
    c452:	bb 27       	eor	r27, r27
    c454:	a7 fd       	sbrc	r26, 7
    c456:	ba 95       	dec	r27
    c458:	bc 01       	movw	r22, r24
    c45a:	cd 01       	movw	r24, r26
    c45c:	25 96       	adiw	r28, 0x05	; 5
    c45e:	cd bf       	out	0x3d, r28	; 61
    c460:	de bf       	out	0x3e, r29	; 62
    c462:	df 91       	pop	r29
    c464:	cf 91       	pop	r28
    c466:	08 95       	ret

0000c468 <twi2_waitUntilReady>:
    c468:	2f 92       	push	r2
    c46a:	3f 92       	push	r3
    c46c:	4f 92       	push	r4
    c46e:	5f 92       	push	r5
    c470:	6f 92       	push	r6
    c472:	7f 92       	push	r7
    c474:	8f 92       	push	r8
    c476:	9f 92       	push	r9
    c478:	af 92       	push	r10
    c47a:	bf 92       	push	r11
    c47c:	cf 92       	push	r12
    c47e:	df 92       	push	r13
    c480:	ef 92       	push	r14
    c482:	ff 92       	push	r15
    c484:	0f 93       	push	r16
    c486:	1f 93       	push	r17
    c488:	cf 93       	push	r28
    c48a:	df 93       	push	r29
    c48c:	cd b7       	in	r28, 0x3d	; 61
    c48e:	de b7       	in	r29, 0x3e	; 62
    c490:	a2 97       	sbiw	r28, 0x22	; 34
    c492:	cd bf       	out	0x3d, r28	; 61
    c494:	de bf       	out	0x3e, r29	; 62
    c496:	8a 87       	std	Y+10, r24	; 0x0a
    c498:	8f ef       	ldi	r24, 0xFF	; 255
    c49a:	8a 83       	std	Y+2, r24	; 0x02
    c49c:	90 91 55 22 	lds	r25, 0x2255	; 0x802255 <s_lock.8180>
    c4a0:	81 e0       	ldi	r24, 0x01	; 1
    c4a2:	89 27       	eor	r24, r25
    c4a4:	88 23       	and	r24, r24
    c4a6:	d9 f0       	breq	.+54     	; 0xc4de <twi2_waitUntilReady+0x76>
    c4a8:	80 91 56 22 	lds	r24, 0x2256	; 0x802256 <s_LCD_offline.8179>
    c4ac:	88 23       	and	r24, r24
    c4ae:	39 f0       	breq	.+14     	; 0xc4be <twi2_waitUntilReady+0x56>
    c4b0:	9a 85       	ldd	r25, Y+10	; 0x0a
    c4b2:	81 e0       	ldi	r24, 0x01	; 1
    c4b4:	89 27       	eor	r24, r25
    c4b6:	88 23       	and	r24, r24
    c4b8:	11 f0       	breq	.+4      	; 0xc4be <twi2_waitUntilReady+0x56>
    c4ba:	80 e0       	ldi	r24, 0x00	; 0
    c4bc:	c6 c1       	rjmp	.+908    	; 0xc84a <twi2_waitUntilReady+0x3e2>
    c4be:	80 91 56 22 	lds	r24, 0x2256	; 0x802256 <s_LCD_offline.8179>
    c4c2:	88 23       	and	r24, r24
    c4c4:	61 f0       	breq	.+24     	; 0xc4de <twi2_waitUntilReady+0x76>
    c4c6:	8a 85       	ldd	r24, Y+10	; 0x0a
    c4c8:	88 23       	and	r24, r24
    c4ca:	49 f0       	breq	.+18     	; 0xc4de <twi2_waitUntilReady+0x76>
    c4cc:	10 92 56 22 	sts	0x2256, r1	; 0x802256 <s_LCD_offline.8179>
    c4d0:	81 e0       	ldi	r24, 0x01	; 1
    c4d2:	80 93 55 22 	sts	0x2255, r24	; 0x802255 <s_lock.8180>
    c4d6:	0e 94 8e 73 	call	0xe71c	; 0xe71c <start_twi2_lcd>
    c4da:	10 92 55 22 	sts	0x2255, r1	; 0x802255 <s_lock.8180>
    c4de:	0e 94 4f f5 	call	0x1ea9e	; 0x1ea9e <tcc1_get_time>
    c4e2:	dc 01       	movw	r26, r24
    c4e4:	cb 01       	movw	r24, r22
    c4e6:	c2 96       	adiw	r24, 0x32	; 50
    c4e8:	a1 1d       	adc	r26, r1
    c4ea:	b1 1d       	adc	r27, r1
    c4ec:	8b 83       	std	Y+3, r24	; 0x03
    c4ee:	9c 83       	std	Y+4, r25	; 0x04
    c4f0:	ad 83       	std	Y+5, r26	; 0x05
    c4f2:	be 83       	std	Y+6, r27	; 0x06
    c4f4:	83 e0       	ldi	r24, 0x03	; 3
    c4f6:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    c4fa:	81 e0       	ldi	r24, 0x01	; 1
    c4fc:	90 e0       	ldi	r25, 0x00	; 0
    c4fe:	80 93 32 20 	sts	0x2032, r24	; 0x802032 <g_twi2_packet+0x4>
    c502:	90 93 33 20 	sts	0x2033, r25	; 0x802033 <g_twi2_packet+0x5>
    c506:	8a 81       	ldd	r24, Y+2	; 0x02
    c508:	89 83       	std	Y+1, r24	; 0x01
    c50a:	81 e0       	ldi	r24, 0x01	; 1
    c50c:	90 e0       	ldi	r25, 0x00	; 0
    c50e:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    c512:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    c516:	6e e2       	ldi	r22, 0x2E	; 46
    c518:	70 e2       	ldi	r23, 0x20	; 32
    c51a:	80 e8       	ldi	r24, 0x80	; 128
    c51c:	94 e0       	ldi	r25, 0x04	; 4
    c51e:	ed dc       	rcall	.-1574   	; 0xbefa <twi_master_read>
    c520:	8f 83       	std	Y+7, r24	; 0x07
    c522:	80 91 40 2b 	lds	r24, 0x2B40	; 0x802b40 <g_twi2_m_data>
    c526:	80 78       	andi	r24, 0x80	; 128
    c528:	88 87       	std	Y+8, r24	; 0x08
    c52a:	80 91 40 2b 	lds	r24, 0x2B40	; 0x802b40 <g_twi2_m_data>
    c52e:	81 70       	andi	r24, 0x01	; 1
    c530:	89 87       	std	Y+9, r24	; 0x09
    c532:	8f 81       	ldd	r24, Y+7	; 0x07
    c534:	88 23       	and	r24, r24
    c536:	21 f4       	brne	.+8      	; 0xc540 <twi2_waitUntilReady+0xd8>
    c538:	88 85       	ldd	r24, Y+8	; 0x08
    c53a:	88 23       	and	r24, r24
    c53c:	09 f0       	breq	.+2      	; 0xc540 <twi2_waitUntilReady+0xd8>
    c53e:	6d c0       	rjmp	.+218    	; 0xc61a <twi2_waitUntilReady+0x1b2>
    c540:	91 db       	rcall	.-2270   	; 0xbc64 <sysclk_get_cpu_hz>
    c542:	dc 01       	movw	r26, r24
    c544:	cb 01       	movw	r24, r22
    c546:	1c 01       	movw	r2, r24
    c548:	2d 01       	movw	r4, r26
    c54a:	61 2c       	mov	r6, r1
    c54c:	71 2c       	mov	r7, r1
    c54e:	43 01       	movw	r8, r6
    c550:	0f 2e       	mov	r0, r31
    c552:	f6 e0       	ldi	r31, 0x06	; 6
    c554:	af 2e       	mov	r10, r31
    c556:	f0 2d       	mov	r31, r0
    c558:	b1 2c       	mov	r11, r1
    c55a:	c1 2c       	mov	r12, r1
    c55c:	d1 2c       	mov	r13, r1
    c55e:	e1 2c       	mov	r14, r1
    c560:	f1 2c       	mov	r15, r1
    c562:	00 e0       	ldi	r16, 0x00	; 0
    c564:	10 e0       	ldi	r17, 0x00	; 0
    c566:	22 2d       	mov	r18, r2
    c568:	33 2d       	mov	r19, r3
    c56a:	44 2d       	mov	r20, r4
    c56c:	55 2d       	mov	r21, r5
    c56e:	66 2d       	mov	r22, r6
    c570:	77 2d       	mov	r23, r7
    c572:	88 2d       	mov	r24, r8
    c574:	99 2d       	mov	r25, r9
    c576:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    c57a:	22 2e       	mov	r2, r18
    c57c:	33 2e       	mov	r3, r19
    c57e:	44 2e       	mov	r4, r20
    c580:	55 2e       	mov	r5, r21
    c582:	66 2e       	mov	r6, r22
    c584:	77 2e       	mov	r7, r23
    c586:	88 2e       	mov	r8, r24
    c588:	99 2e       	mov	r9, r25
    c58a:	a2 2c       	mov	r10, r2
    c58c:	b3 2c       	mov	r11, r3
    c58e:	c4 2c       	mov	r12, r4
    c590:	d5 2c       	mov	r13, r5
    c592:	e6 2c       	mov	r14, r6
    c594:	f7 2c       	mov	r15, r7
    c596:	08 2d       	mov	r16, r8
    c598:	19 2d       	mov	r17, r9
    c59a:	2a 2d       	mov	r18, r10
    c59c:	3b 2d       	mov	r19, r11
    c59e:	4c 2d       	mov	r20, r12
    c5a0:	5d 2d       	mov	r21, r13
    c5a2:	6e 2d       	mov	r22, r14
    c5a4:	7f 2d       	mov	r23, r15
    c5a6:	80 2f       	mov	r24, r16
    c5a8:	91 2f       	mov	r25, r17
    c5aa:	21 5c       	subi	r18, 0xC1	; 193
    c5ac:	3d 4b       	sbci	r19, 0xBD	; 189
    c5ae:	40 4f       	sbci	r20, 0xF0	; 240
    c5b0:	5f 4f       	sbci	r21, 0xFF	; 255
    c5b2:	6f 4f       	sbci	r22, 0xFF	; 255
    c5b4:	7f 4f       	sbci	r23, 0xFF	; 255
    c5b6:	8f 4f       	sbci	r24, 0xFF	; 255
    c5b8:	9f 4f       	sbci	r25, 0xFF	; 255
    c5ba:	a2 2e       	mov	r10, r18
    c5bc:	b3 2e       	mov	r11, r19
    c5be:	c4 2e       	mov	r12, r20
    c5c0:	d5 2e       	mov	r13, r21
    c5c2:	e6 2e       	mov	r14, r22
    c5c4:	f7 2e       	mov	r15, r23
    c5c6:	08 2f       	mov	r16, r24
    c5c8:	19 2f       	mov	r17, r25
    c5ca:	2a 2d       	mov	r18, r10
    c5cc:	3b 2d       	mov	r19, r11
    c5ce:	4c 2d       	mov	r20, r12
    c5d0:	5d 2d       	mov	r21, r13
    c5d2:	6e 2d       	mov	r22, r14
    c5d4:	7f 2d       	mov	r23, r15
    c5d6:	80 2f       	mov	r24, r16
    c5d8:	91 2f       	mov	r25, r17
    c5da:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    c5de:	dc 01       	movw	r26, r24
    c5e0:	cb 01       	movw	r24, r22
    c5e2:	20 e0       	ldi	r18, 0x00	; 0
    c5e4:	34 e2       	ldi	r19, 0x24	; 36
    c5e6:	44 e7       	ldi	r20, 0x74	; 116
    c5e8:	59 e4       	ldi	r21, 0x49	; 73
    c5ea:	bc 01       	movw	r22, r24
    c5ec:	cd 01       	movw	r24, r26
    c5ee:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    c5f2:	dc 01       	movw	r26, r24
    c5f4:	cb 01       	movw	r24, r22
    c5f6:	bc 01       	movw	r22, r24
    c5f8:	cd 01       	movw	r24, r26
    c5fa:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    c5fe:	a2 2e       	mov	r10, r18
    c600:	b3 2e       	mov	r11, r19
    c602:	c4 2e       	mov	r12, r20
    c604:	d5 2e       	mov	r13, r21
    c606:	e6 2e       	mov	r14, r22
    c608:	f7 2e       	mov	r15, r23
    c60a:	08 2f       	mov	r16, r24
    c60c:	19 2f       	mov	r17, r25
    c60e:	d6 01       	movw	r26, r12
    c610:	c5 01       	movw	r24, r10
    c612:	bc 01       	movw	r22, r24
    c614:	cd 01       	movw	r24, r26
    c616:	66 dc       	rcall	.-1844   	; 0xbee4 <__portable_avr_delay_cycles>
    c618:	f1 c0       	rjmp	.+482    	; 0xc7fc <twi2_waitUntilReady+0x394>
    c61a:	89 85       	ldd	r24, Y+9	; 0x09
    c61c:	88 23       	and	r24, r24
    c61e:	09 f4       	brne	.+2      	; 0xc622 <twi2_waitUntilReady+0x1ba>
    c620:	ed c0       	rjmp	.+474    	; 0xc7fc <twi2_waitUntilReady+0x394>
    c622:	88 85       	ldd	r24, Y+8	; 0x08
    c624:	88 23       	and	r24, r24
    c626:	09 f4       	brne	.+2      	; 0xc62a <twi2_waitUntilReady+0x1c2>
    c628:	e9 c0       	rjmp	.+466    	; 0xc7fc <twi2_waitUntilReady+0x394>
    c62a:	1c db       	rcall	.-2504   	; 0xbc64 <sysclk_get_cpu_hz>
    c62c:	dc 01       	movw	r26, r24
    c62e:	cb 01       	movw	r24, r22
    c630:	9c 01       	movw	r18, r24
    c632:	ad 01       	movw	r20, r26
    c634:	60 e0       	ldi	r22, 0x00	; 0
    c636:	70 e0       	ldi	r23, 0x00	; 0
    c638:	cb 01       	movw	r24, r22
    c63a:	82 2e       	mov	r8, r18
    c63c:	93 2e       	mov	r9, r19
    c63e:	a4 2e       	mov	r10, r20
    c640:	b5 2e       	mov	r11, r21
    c642:	c6 2e       	mov	r12, r22
    c644:	d7 2e       	mov	r13, r23
    c646:	e8 2e       	mov	r14, r24
    c648:	f9 2e       	mov	r15, r25
    c64a:	28 2d       	mov	r18, r8
    c64c:	39 2d       	mov	r19, r9
    c64e:	4a 2d       	mov	r20, r10
    c650:	5b 2d       	mov	r21, r11
    c652:	6c 2d       	mov	r22, r12
    c654:	7d 2d       	mov	r23, r13
    c656:	8e 2d       	mov	r24, r14
    c658:	9f 2d       	mov	r25, r15
    c65a:	02 e0       	ldi	r16, 0x02	; 2
    c65c:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    c660:	2b 87       	std	Y+11, r18	; 0x0b
    c662:	3c 87       	std	Y+12, r19	; 0x0c
    c664:	4d 87       	std	Y+13, r20	; 0x0d
    c666:	5e 87       	std	Y+14, r21	; 0x0e
    c668:	6f 87       	std	Y+15, r22	; 0x0f
    c66a:	78 8b       	std	Y+16, r23	; 0x10
    c66c:	89 8b       	std	Y+17, r24	; 0x11
    c66e:	9a 8b       	std	Y+18, r25	; 0x12
    c670:	8b 84       	ldd	r8, Y+11	; 0x0b
    c672:	9c 84       	ldd	r9, Y+12	; 0x0c
    c674:	ad 84       	ldd	r10, Y+13	; 0x0d
    c676:	be 84       	ldd	r11, Y+14	; 0x0e
    c678:	cf 84       	ldd	r12, Y+15	; 0x0f
    c67a:	d8 88       	ldd	r13, Y+16	; 0x10
    c67c:	e9 88       	ldd	r14, Y+17	; 0x11
    c67e:	fa 88       	ldd	r15, Y+18	; 0x12
    c680:	28 2d       	mov	r18, r8
    c682:	39 2d       	mov	r19, r9
    c684:	4a 2d       	mov	r20, r10
    c686:	5b 2d       	mov	r21, r11
    c688:	6c 2d       	mov	r22, r12
    c68a:	7d 2d       	mov	r23, r13
    c68c:	8e 2d       	mov	r24, r14
    c68e:	9f 2d       	mov	r25, r15
    c690:	02 e0       	ldi	r16, 0x02	; 2
    c692:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    c696:	2b 8b       	std	Y+19, r18	; 0x13
    c698:	3c 8b       	std	Y+20, r19	; 0x14
    c69a:	4d 8b       	std	Y+21, r20	; 0x15
    c69c:	5e 8b       	std	Y+22, r21	; 0x16
    c69e:	6f 8b       	std	Y+23, r22	; 0x17
    c6a0:	78 8f       	std	Y+24, r23	; 0x18
    c6a2:	89 8f       	std	Y+25, r24	; 0x19
    c6a4:	9a 8f       	std	Y+26, r25	; 0x1a
    c6a6:	28 2d       	mov	r18, r8
    c6a8:	39 2d       	mov	r19, r9
    c6aa:	4a 2d       	mov	r20, r10
    c6ac:	5b 2d       	mov	r21, r11
    c6ae:	6c 2d       	mov	r22, r12
    c6b0:	7d 2d       	mov	r23, r13
    c6b2:	8e 2d       	mov	r24, r14
    c6b4:	9f 2d       	mov	r25, r15
    c6b6:	ab 88       	ldd	r10, Y+19	; 0x13
    c6b8:	bc 88       	ldd	r11, Y+20	; 0x14
    c6ba:	cd 88       	ldd	r12, Y+21	; 0x15
    c6bc:	de 88       	ldd	r13, Y+22	; 0x16
    c6be:	ef 88       	ldd	r14, Y+23	; 0x17
    c6c0:	f8 8c       	ldd	r15, Y+24	; 0x18
    c6c2:	09 8d       	ldd	r16, Y+25	; 0x19
    c6c4:	1a 8d       	ldd	r17, Y+26	; 0x1a
    c6c6:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    c6ca:	82 2e       	mov	r8, r18
    c6cc:	93 2e       	mov	r9, r19
    c6ce:	a4 2e       	mov	r10, r20
    c6d0:	b5 2e       	mov	r11, r21
    c6d2:	c6 2e       	mov	r12, r22
    c6d4:	d7 2e       	mov	r13, r23
    c6d6:	e8 2e       	mov	r14, r24
    c6d8:	f9 2e       	mov	r15, r25
    c6da:	28 2d       	mov	r18, r8
    c6dc:	39 2d       	mov	r19, r9
    c6de:	4a 2d       	mov	r20, r10
    c6e0:	5b 2d       	mov	r21, r11
    c6e2:	6c 2d       	mov	r22, r12
    c6e4:	7d 2d       	mov	r23, r13
    c6e6:	8e 2d       	mov	r24, r14
    c6e8:	9f 2d       	mov	r25, r15
    c6ea:	02 e0       	ldi	r16, 0x02	; 2
    c6ec:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    c6f0:	2b 8f       	std	Y+27, r18	; 0x1b
    c6f2:	3c 8f       	std	Y+28, r19	; 0x1c
    c6f4:	4d 8f       	std	Y+29, r20	; 0x1d
    c6f6:	5e 8f       	std	Y+30, r21	; 0x1e
    c6f8:	6f 8f       	std	Y+31, r22	; 0x1f
    c6fa:	78 a3       	std	Y+32, r23	; 0x20
    c6fc:	89 a3       	std	Y+33, r24	; 0x21
    c6fe:	9a a3       	std	Y+34, r25	; 0x22
    c700:	28 2d       	mov	r18, r8
    c702:	39 2d       	mov	r19, r9
    c704:	4a 2d       	mov	r20, r10
    c706:	5b 2d       	mov	r21, r11
    c708:	6c 2d       	mov	r22, r12
    c70a:	7d 2d       	mov	r23, r13
    c70c:	8e 2d       	mov	r24, r14
    c70e:	9f 2d       	mov	r25, r15
    c710:	ab 8c       	ldd	r10, Y+27	; 0x1b
    c712:	bc 8c       	ldd	r11, Y+28	; 0x1c
    c714:	cd 8c       	ldd	r12, Y+29	; 0x1d
    c716:	de 8c       	ldd	r13, Y+30	; 0x1e
    c718:	ef 8c       	ldd	r14, Y+31	; 0x1f
    c71a:	f8 a0       	ldd	r15, Y+32	; 0x20
    c71c:	09 a1       	ldd	r16, Y+33	; 0x21
    c71e:	1a a1       	ldd	r17, Y+34	; 0x22
    c720:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    c724:	22 2e       	mov	r2, r18
    c726:	33 2e       	mov	r3, r19
    c728:	44 2e       	mov	r4, r20
    c72a:	55 2e       	mov	r5, r21
    c72c:	66 2e       	mov	r6, r22
    c72e:	77 2e       	mov	r7, r23
    c730:	88 2e       	mov	r8, r24
    c732:	99 2e       	mov	r9, r25
    c734:	0f 2e       	mov	r0, r31
    c736:	f6 e0       	ldi	r31, 0x06	; 6
    c738:	af 2e       	mov	r10, r31
    c73a:	f0 2d       	mov	r31, r0
    c73c:	b1 2c       	mov	r11, r1
    c73e:	c1 2c       	mov	r12, r1
    c740:	d1 2c       	mov	r13, r1
    c742:	e1 2c       	mov	r14, r1
    c744:	f1 2c       	mov	r15, r1
    c746:	00 e0       	ldi	r16, 0x00	; 0
    c748:	10 e0       	ldi	r17, 0x00	; 0
    c74a:	22 2d       	mov	r18, r2
    c74c:	33 2d       	mov	r19, r3
    c74e:	44 2d       	mov	r20, r4
    c750:	55 2d       	mov	r21, r5
    c752:	66 2d       	mov	r22, r6
    c754:	77 2d       	mov	r23, r7
    c756:	88 2d       	mov	r24, r8
    c758:	99 2d       	mov	r25, r9
    c75a:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    c75e:	22 2e       	mov	r2, r18
    c760:	33 2e       	mov	r3, r19
    c762:	44 2e       	mov	r4, r20
    c764:	55 2e       	mov	r5, r21
    c766:	66 2e       	mov	r6, r22
    c768:	77 2e       	mov	r7, r23
    c76a:	88 2e       	mov	r8, r24
    c76c:	99 2e       	mov	r9, r25
    c76e:	a2 2c       	mov	r10, r2
    c770:	b3 2c       	mov	r11, r3
    c772:	c4 2c       	mov	r12, r4
    c774:	d5 2c       	mov	r13, r5
    c776:	e6 2c       	mov	r14, r6
    c778:	f7 2c       	mov	r15, r7
    c77a:	08 2d       	mov	r16, r8
    c77c:	19 2d       	mov	r17, r9
    c77e:	2a 2d       	mov	r18, r10
    c780:	3b 2d       	mov	r19, r11
    c782:	4c 2d       	mov	r20, r12
    c784:	5d 2d       	mov	r21, r13
    c786:	6e 2d       	mov	r22, r14
    c788:	7f 2d       	mov	r23, r15
    c78a:	80 2f       	mov	r24, r16
    c78c:	91 2f       	mov	r25, r17
    c78e:	21 5c       	subi	r18, 0xC1	; 193
    c790:	3d 4b       	sbci	r19, 0xBD	; 189
    c792:	40 4f       	sbci	r20, 0xF0	; 240
    c794:	5f 4f       	sbci	r21, 0xFF	; 255
    c796:	6f 4f       	sbci	r22, 0xFF	; 255
    c798:	7f 4f       	sbci	r23, 0xFF	; 255
    c79a:	8f 4f       	sbci	r24, 0xFF	; 255
    c79c:	9f 4f       	sbci	r25, 0xFF	; 255
    c79e:	a2 2e       	mov	r10, r18
    c7a0:	b3 2e       	mov	r11, r19
    c7a2:	c4 2e       	mov	r12, r20
    c7a4:	d5 2e       	mov	r13, r21
    c7a6:	e6 2e       	mov	r14, r22
    c7a8:	f7 2e       	mov	r15, r23
    c7aa:	08 2f       	mov	r16, r24
    c7ac:	19 2f       	mov	r17, r25
    c7ae:	2a 2d       	mov	r18, r10
    c7b0:	3b 2d       	mov	r19, r11
    c7b2:	4c 2d       	mov	r20, r12
    c7b4:	5d 2d       	mov	r21, r13
    c7b6:	6e 2d       	mov	r22, r14
    c7b8:	7f 2d       	mov	r23, r15
    c7ba:	80 2f       	mov	r24, r16
    c7bc:	91 2f       	mov	r25, r17
    c7be:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    c7c2:	dc 01       	movw	r26, r24
    c7c4:	cb 01       	movw	r24, r22
    c7c6:	20 e0       	ldi	r18, 0x00	; 0
    c7c8:	34 e2       	ldi	r19, 0x24	; 36
    c7ca:	44 e7       	ldi	r20, 0x74	; 116
    c7cc:	59 e4       	ldi	r21, 0x49	; 73
    c7ce:	bc 01       	movw	r22, r24
    c7d0:	cd 01       	movw	r24, r26
    c7d2:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    c7d6:	dc 01       	movw	r26, r24
    c7d8:	cb 01       	movw	r24, r22
    c7da:	bc 01       	movw	r22, r24
    c7dc:	cd 01       	movw	r24, r26
    c7de:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    c7e2:	a2 2e       	mov	r10, r18
    c7e4:	b3 2e       	mov	r11, r19
    c7e6:	c4 2e       	mov	r12, r20
    c7e8:	d5 2e       	mov	r13, r21
    c7ea:	e6 2e       	mov	r14, r22
    c7ec:	f7 2e       	mov	r15, r23
    c7ee:	08 2f       	mov	r16, r24
    c7f0:	19 2f       	mov	r17, r25
    c7f2:	d6 01       	movw	r26, r12
    c7f4:	c5 01       	movw	r24, r10
    c7f6:	bc 01       	movw	r22, r24
    c7f8:	cd 01       	movw	r24, r26
    c7fa:	74 db       	rcall	.-2328   	; 0xbee4 <__portable_avr_delay_cycles>
    c7fc:	89 81       	ldd	r24, Y+1	; 0x01
    c7fe:	81 50       	subi	r24, 0x01	; 1
    c800:	89 83       	std	Y+1, r24	; 0x01
    c802:	89 81       	ldd	r24, Y+1	; 0x01
    c804:	88 23       	and	r24, r24
    c806:	a1 f4       	brne	.+40     	; 0xc830 <twi2_waitUntilReady+0x3c8>
    c808:	8a 81       	ldd	r24, Y+2	; 0x02
    c80a:	89 83       	std	Y+1, r24	; 0x01
    c80c:	0e 94 4f f5 	call	0x1ea9e	; 0x1ea9e <tcc1_get_time>
    c810:	9b 01       	movw	r18, r22
    c812:	ac 01       	movw	r20, r24
    c814:	8b 81       	ldd	r24, Y+3	; 0x03
    c816:	9c 81       	ldd	r25, Y+4	; 0x04
    c818:	ad 81       	ldd	r26, Y+5	; 0x05
    c81a:	be 81       	ldd	r27, Y+6	; 0x06
    c81c:	28 17       	cp	r18, r24
    c81e:	39 07       	cpc	r19, r25
    c820:	4a 07       	cpc	r20, r26
    c822:	5b 07       	cpc	r21, r27
    c824:	28 f0       	brcs	.+10     	; 0xc830 <twi2_waitUntilReady+0x3c8>
    c826:	81 e0       	ldi	r24, 0x01	; 1
    c828:	80 93 56 22 	sts	0x2256, r24	; 0x802256 <s_LCD_offline.8179>
    c82c:	80 e0       	ldi	r24, 0x00	; 0
    c82e:	0d c0       	rjmp	.+26     	; 0xc84a <twi2_waitUntilReady+0x3e2>
    c830:	8f 81       	ldd	r24, Y+7	; 0x07
    c832:	88 23       	and	r24, r24
    c834:	09 f0       	breq	.+2      	; 0xc838 <twi2_waitUntilReady+0x3d0>
    c836:	69 ce       	rjmp	.-814    	; 0xc50a <twi2_waitUntilReady+0xa2>
    c838:	88 85       	ldd	r24, Y+8	; 0x08
    c83a:	88 23       	and	r24, r24
    c83c:	09 f4       	brne	.+2      	; 0xc840 <twi2_waitUntilReady+0x3d8>
    c83e:	65 ce       	rjmp	.-822    	; 0xc50a <twi2_waitUntilReady+0xa2>
    c840:	89 85       	ldd	r24, Y+9	; 0x09
    c842:	88 23       	and	r24, r24
    c844:	09 f0       	breq	.+2      	; 0xc848 <twi2_waitUntilReady+0x3e0>
    c846:	61 ce       	rjmp	.-830    	; 0xc50a <twi2_waitUntilReady+0xa2>
    c848:	81 e0       	ldi	r24, 0x01	; 1
    c84a:	a2 96       	adiw	r28, 0x22	; 34
    c84c:	cd bf       	out	0x3d, r28	; 61
    c84e:	de bf       	out	0x3e, r29	; 62
    c850:	df 91       	pop	r29
    c852:	cf 91       	pop	r28
    c854:	1f 91       	pop	r17
    c856:	0f 91       	pop	r16
    c858:	ff 90       	pop	r15
    c85a:	ef 90       	pop	r14
    c85c:	df 90       	pop	r13
    c85e:	cf 90       	pop	r12
    c860:	bf 90       	pop	r11
    c862:	af 90       	pop	r10
    c864:	9f 90       	pop	r9
    c866:	8f 90       	pop	r8
    c868:	7f 90       	pop	r7
    c86a:	6f 90       	pop	r6
    c86c:	5f 90       	pop	r5
    c86e:	4f 90       	pop	r4
    c870:	3f 90       	pop	r3
    c872:	2f 90       	pop	r2
    c874:	08 95       	ret

0000c876 <twi2_set_leds>:
    c876:	2f 92       	push	r2
    c878:	3f 92       	push	r3
    c87a:	4f 92       	push	r4
    c87c:	5f 92       	push	r5
    c87e:	6f 92       	push	r6
    c880:	7f 92       	push	r7
    c882:	8f 92       	push	r8
    c884:	9f 92       	push	r9
    c886:	af 92       	push	r10
    c888:	bf 92       	push	r11
    c88a:	cf 92       	push	r12
    c88c:	df 92       	push	r13
    c88e:	ef 92       	push	r14
    c890:	ff 92       	push	r15
    c892:	0f 93       	push	r16
    c894:	1f 93       	push	r17
    c896:	cf 93       	push	r28
    c898:	df 93       	push	r29
    c89a:	1f 92       	push	r1
    c89c:	cd b7       	in	r28, 0x3d	; 61
    c89e:	de b7       	in	r29, 0x3e	; 62
    c8a0:	89 83       	std	Y+1, r24	; 0x01
    c8a2:	80 e0       	ldi	r24, 0x00	; 0
    c8a4:	e1 dd       	rcall	.-1086   	; 0xc468 <twi2_waitUntilReady>
    c8a6:	88 23       	and	r24, r24
    c8a8:	09 f4       	brne	.+2      	; 0xc8ac <twi2_set_leds+0x36>
    c8aa:	7e c0       	rjmp	.+252    	; 0xc9a8 <twi2_set_leds+0x132>
    c8ac:	80 e7       	ldi	r24, 0x70	; 112
    c8ae:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    c8b2:	89 81       	ldd	r24, Y+1	; 0x01
    c8b4:	83 70       	andi	r24, 0x03	; 3
    c8b6:	80 93 40 2b 	sts	0x2B40, r24	; 0x802b40 <g_twi2_m_data>
    c8ba:	81 e0       	ldi	r24, 0x01	; 1
    c8bc:	90 e0       	ldi	r25, 0x00	; 0
    c8be:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    c8c2:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    c8c6:	6e e2       	ldi	r22, 0x2E	; 46
    c8c8:	70 e2       	ldi	r23, 0x20	; 32
    c8ca:	80 e8       	ldi	r24, 0x80	; 128
    c8cc:	94 e0       	ldi	r25, 0x04	; 4
    c8ce:	2d db       	rcall	.-2470   	; 0xbf2a <twi_master_write>
    c8d0:	c9 d9       	rcall	.-3182   	; 0xbc64 <sysclk_get_cpu_hz>
    c8d2:	dc 01       	movw	r26, r24
    c8d4:	cb 01       	movw	r24, r22
    c8d6:	1c 01       	movw	r2, r24
    c8d8:	2d 01       	movw	r4, r26
    c8da:	61 2c       	mov	r6, r1
    c8dc:	71 2c       	mov	r7, r1
    c8de:	43 01       	movw	r8, r6
    c8e0:	0f 2e       	mov	r0, r31
    c8e2:	f6 e0       	ldi	r31, 0x06	; 6
    c8e4:	af 2e       	mov	r10, r31
    c8e6:	f0 2d       	mov	r31, r0
    c8e8:	b1 2c       	mov	r11, r1
    c8ea:	c1 2c       	mov	r12, r1
    c8ec:	d1 2c       	mov	r13, r1
    c8ee:	e1 2c       	mov	r14, r1
    c8f0:	f1 2c       	mov	r15, r1
    c8f2:	00 e0       	ldi	r16, 0x00	; 0
    c8f4:	10 e0       	ldi	r17, 0x00	; 0
    c8f6:	22 2d       	mov	r18, r2
    c8f8:	33 2d       	mov	r19, r3
    c8fa:	44 2d       	mov	r20, r4
    c8fc:	55 2d       	mov	r21, r5
    c8fe:	66 2d       	mov	r22, r6
    c900:	77 2d       	mov	r23, r7
    c902:	88 2d       	mov	r24, r8
    c904:	99 2d       	mov	r25, r9
    c906:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    c90a:	22 2e       	mov	r2, r18
    c90c:	33 2e       	mov	r3, r19
    c90e:	44 2e       	mov	r4, r20
    c910:	55 2e       	mov	r5, r21
    c912:	66 2e       	mov	r6, r22
    c914:	77 2e       	mov	r7, r23
    c916:	88 2e       	mov	r8, r24
    c918:	99 2e       	mov	r9, r25
    c91a:	a2 2c       	mov	r10, r2
    c91c:	b3 2c       	mov	r11, r3
    c91e:	c4 2c       	mov	r12, r4
    c920:	d5 2c       	mov	r13, r5
    c922:	e6 2c       	mov	r14, r6
    c924:	f7 2c       	mov	r15, r7
    c926:	08 2d       	mov	r16, r8
    c928:	19 2d       	mov	r17, r9
    c92a:	2a 2d       	mov	r18, r10
    c92c:	3b 2d       	mov	r19, r11
    c92e:	4c 2d       	mov	r20, r12
    c930:	5d 2d       	mov	r21, r13
    c932:	6e 2d       	mov	r22, r14
    c934:	7f 2d       	mov	r23, r15
    c936:	80 2f       	mov	r24, r16
    c938:	91 2f       	mov	r25, r17
    c93a:	21 5c       	subi	r18, 0xC1	; 193
    c93c:	3d 4b       	sbci	r19, 0xBD	; 189
    c93e:	40 4f       	sbci	r20, 0xF0	; 240
    c940:	5f 4f       	sbci	r21, 0xFF	; 255
    c942:	6f 4f       	sbci	r22, 0xFF	; 255
    c944:	7f 4f       	sbci	r23, 0xFF	; 255
    c946:	8f 4f       	sbci	r24, 0xFF	; 255
    c948:	9f 4f       	sbci	r25, 0xFF	; 255
    c94a:	a2 2e       	mov	r10, r18
    c94c:	b3 2e       	mov	r11, r19
    c94e:	c4 2e       	mov	r12, r20
    c950:	d5 2e       	mov	r13, r21
    c952:	e6 2e       	mov	r14, r22
    c954:	f7 2e       	mov	r15, r23
    c956:	08 2f       	mov	r16, r24
    c958:	19 2f       	mov	r17, r25
    c95a:	2a 2d       	mov	r18, r10
    c95c:	3b 2d       	mov	r19, r11
    c95e:	4c 2d       	mov	r20, r12
    c960:	5d 2d       	mov	r21, r13
    c962:	6e 2d       	mov	r22, r14
    c964:	7f 2d       	mov	r23, r15
    c966:	80 2f       	mov	r24, r16
    c968:	91 2f       	mov	r25, r17
    c96a:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    c96e:	dc 01       	movw	r26, r24
    c970:	cb 01       	movw	r24, r22
    c972:	20 e0       	ldi	r18, 0x00	; 0
    c974:	34 e2       	ldi	r19, 0x24	; 36
    c976:	44 e7       	ldi	r20, 0x74	; 116
    c978:	59 e4       	ldi	r21, 0x49	; 73
    c97a:	bc 01       	movw	r22, r24
    c97c:	cd 01       	movw	r24, r26
    c97e:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    c982:	dc 01       	movw	r26, r24
    c984:	cb 01       	movw	r24, r22
    c986:	bc 01       	movw	r22, r24
    c988:	cd 01       	movw	r24, r26
    c98a:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    c98e:	a2 2e       	mov	r10, r18
    c990:	b3 2e       	mov	r11, r19
    c992:	c4 2e       	mov	r12, r20
    c994:	d5 2e       	mov	r13, r21
    c996:	e6 2e       	mov	r14, r22
    c998:	f7 2e       	mov	r15, r23
    c99a:	08 2f       	mov	r16, r24
    c99c:	19 2f       	mov	r17, r25
    c99e:	d6 01       	movw	r26, r12
    c9a0:	c5 01       	movw	r24, r10
    c9a2:	bc 01       	movw	r22, r24
    c9a4:	cd 01       	movw	r24, r26
    c9a6:	9e da       	rcall	.-2756   	; 0xbee4 <__portable_avr_delay_cycles>
    c9a8:	00 00       	nop
    c9aa:	0f 90       	pop	r0
    c9ac:	df 91       	pop	r29
    c9ae:	cf 91       	pop	r28
    c9b0:	1f 91       	pop	r17
    c9b2:	0f 91       	pop	r16
    c9b4:	ff 90       	pop	r15
    c9b6:	ef 90       	pop	r14
    c9b8:	df 90       	pop	r13
    c9ba:	cf 90       	pop	r12
    c9bc:	bf 90       	pop	r11
    c9be:	af 90       	pop	r10
    c9c0:	9f 90       	pop	r9
    c9c2:	8f 90       	pop	r8
    c9c4:	7f 90       	pop	r7
    c9c6:	6f 90       	pop	r6
    c9c8:	5f 90       	pop	r5
    c9ca:	4f 90       	pop	r4
    c9cc:	3f 90       	pop	r3
    c9ce:	2f 90       	pop	r2
    c9d0:	08 95       	ret

0000c9d2 <twi2_set_ledbl>:
    c9d2:	2f 92       	push	r2
    c9d4:	3f 92       	push	r3
    c9d6:	4f 92       	push	r4
    c9d8:	5f 92       	push	r5
    c9da:	6f 92       	push	r6
    c9dc:	7f 92       	push	r7
    c9de:	8f 92       	push	r8
    c9e0:	9f 92       	push	r9
    c9e2:	af 92       	push	r10
    c9e4:	bf 92       	push	r11
    c9e6:	cf 92       	push	r12
    c9e8:	df 92       	push	r13
    c9ea:	ef 92       	push	r14
    c9ec:	ff 92       	push	r15
    c9ee:	0f 93       	push	r16
    c9f0:	1f 93       	push	r17
    c9f2:	cf 93       	push	r28
    c9f4:	df 93       	push	r29
    c9f6:	1f 92       	push	r1
    c9f8:	1f 92       	push	r1
    c9fa:	cd b7       	in	r28, 0x3d	; 61
    c9fc:	de b7       	in	r29, 0x3e	; 62
    c9fe:	89 83       	std	Y+1, r24	; 0x01
    ca00:	6a 83       	std	Y+2, r22	; 0x02
    ca02:	80 e0       	ldi	r24, 0x00	; 0
    ca04:	31 dd       	rcall	.-1438   	; 0xc468 <twi2_waitUntilReady>
    ca06:	88 23       	and	r24, r24
    ca08:	09 f4       	brne	.+2      	; 0xca0c <twi2_set_ledbl+0x3a>
    ca0a:	80 c0       	rjmp	.+256    	; 0xcb0c <twi2_set_ledbl+0x13a>
    ca0c:	84 e7       	ldi	r24, 0x74	; 116
    ca0e:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    ca12:	89 81       	ldd	r24, Y+1	; 0x01
    ca14:	80 93 40 2b 	sts	0x2B40, r24	; 0x802b40 <g_twi2_m_data>
    ca18:	8a 81       	ldd	r24, Y+2	; 0x02
    ca1a:	80 93 41 2b 	sts	0x2B41, r24	; 0x802b41 <g_twi2_m_data+0x1>
    ca1e:	82 e0       	ldi	r24, 0x02	; 2
    ca20:	90 e0       	ldi	r25, 0x00	; 0
    ca22:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    ca26:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    ca2a:	6e e2       	ldi	r22, 0x2E	; 46
    ca2c:	70 e2       	ldi	r23, 0x20	; 32
    ca2e:	80 e8       	ldi	r24, 0x80	; 128
    ca30:	94 e0       	ldi	r25, 0x04	; 4
    ca32:	7b da       	rcall	.-2826   	; 0xbf2a <twi_master_write>
    ca34:	17 d9       	rcall	.-3538   	; 0xbc64 <sysclk_get_cpu_hz>
    ca36:	dc 01       	movw	r26, r24
    ca38:	cb 01       	movw	r24, r22
    ca3a:	1c 01       	movw	r2, r24
    ca3c:	2d 01       	movw	r4, r26
    ca3e:	61 2c       	mov	r6, r1
    ca40:	71 2c       	mov	r7, r1
    ca42:	43 01       	movw	r8, r6
    ca44:	0f 2e       	mov	r0, r31
    ca46:	f6 e0       	ldi	r31, 0x06	; 6
    ca48:	af 2e       	mov	r10, r31
    ca4a:	f0 2d       	mov	r31, r0
    ca4c:	b1 2c       	mov	r11, r1
    ca4e:	c1 2c       	mov	r12, r1
    ca50:	d1 2c       	mov	r13, r1
    ca52:	e1 2c       	mov	r14, r1
    ca54:	f1 2c       	mov	r15, r1
    ca56:	00 e0       	ldi	r16, 0x00	; 0
    ca58:	10 e0       	ldi	r17, 0x00	; 0
    ca5a:	22 2d       	mov	r18, r2
    ca5c:	33 2d       	mov	r19, r3
    ca5e:	44 2d       	mov	r20, r4
    ca60:	55 2d       	mov	r21, r5
    ca62:	66 2d       	mov	r22, r6
    ca64:	77 2d       	mov	r23, r7
    ca66:	88 2d       	mov	r24, r8
    ca68:	99 2d       	mov	r25, r9
    ca6a:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    ca6e:	22 2e       	mov	r2, r18
    ca70:	33 2e       	mov	r3, r19
    ca72:	44 2e       	mov	r4, r20
    ca74:	55 2e       	mov	r5, r21
    ca76:	66 2e       	mov	r6, r22
    ca78:	77 2e       	mov	r7, r23
    ca7a:	88 2e       	mov	r8, r24
    ca7c:	99 2e       	mov	r9, r25
    ca7e:	a2 2c       	mov	r10, r2
    ca80:	b3 2c       	mov	r11, r3
    ca82:	c4 2c       	mov	r12, r4
    ca84:	d5 2c       	mov	r13, r5
    ca86:	e6 2c       	mov	r14, r6
    ca88:	f7 2c       	mov	r15, r7
    ca8a:	08 2d       	mov	r16, r8
    ca8c:	19 2d       	mov	r17, r9
    ca8e:	2a 2d       	mov	r18, r10
    ca90:	3b 2d       	mov	r19, r11
    ca92:	4c 2d       	mov	r20, r12
    ca94:	5d 2d       	mov	r21, r13
    ca96:	6e 2d       	mov	r22, r14
    ca98:	7f 2d       	mov	r23, r15
    ca9a:	80 2f       	mov	r24, r16
    ca9c:	91 2f       	mov	r25, r17
    ca9e:	21 5c       	subi	r18, 0xC1	; 193
    caa0:	3d 4b       	sbci	r19, 0xBD	; 189
    caa2:	40 4f       	sbci	r20, 0xF0	; 240
    caa4:	5f 4f       	sbci	r21, 0xFF	; 255
    caa6:	6f 4f       	sbci	r22, 0xFF	; 255
    caa8:	7f 4f       	sbci	r23, 0xFF	; 255
    caaa:	8f 4f       	sbci	r24, 0xFF	; 255
    caac:	9f 4f       	sbci	r25, 0xFF	; 255
    caae:	a2 2e       	mov	r10, r18
    cab0:	b3 2e       	mov	r11, r19
    cab2:	c4 2e       	mov	r12, r20
    cab4:	d5 2e       	mov	r13, r21
    cab6:	e6 2e       	mov	r14, r22
    cab8:	f7 2e       	mov	r15, r23
    caba:	08 2f       	mov	r16, r24
    cabc:	19 2f       	mov	r17, r25
    cabe:	2a 2d       	mov	r18, r10
    cac0:	3b 2d       	mov	r19, r11
    cac2:	4c 2d       	mov	r20, r12
    cac4:	5d 2d       	mov	r21, r13
    cac6:	6e 2d       	mov	r22, r14
    cac8:	7f 2d       	mov	r23, r15
    caca:	80 2f       	mov	r24, r16
    cacc:	91 2f       	mov	r25, r17
    cace:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    cad2:	dc 01       	movw	r26, r24
    cad4:	cb 01       	movw	r24, r22
    cad6:	20 e0       	ldi	r18, 0x00	; 0
    cad8:	34 e2       	ldi	r19, 0x24	; 36
    cada:	44 e7       	ldi	r20, 0x74	; 116
    cadc:	59 e4       	ldi	r21, 0x49	; 73
    cade:	bc 01       	movw	r22, r24
    cae0:	cd 01       	movw	r24, r26
    cae2:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    cae6:	dc 01       	movw	r26, r24
    cae8:	cb 01       	movw	r24, r22
    caea:	bc 01       	movw	r22, r24
    caec:	cd 01       	movw	r24, r26
    caee:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    caf2:	a2 2e       	mov	r10, r18
    caf4:	b3 2e       	mov	r11, r19
    caf6:	c4 2e       	mov	r12, r20
    caf8:	d5 2e       	mov	r13, r21
    cafa:	e6 2e       	mov	r14, r22
    cafc:	f7 2e       	mov	r15, r23
    cafe:	08 2f       	mov	r16, r24
    cb00:	19 2f       	mov	r17, r25
    cb02:	d6 01       	movw	r26, r12
    cb04:	c5 01       	movw	r24, r10
    cb06:	bc 01       	movw	r22, r24
    cb08:	cd 01       	movw	r24, r26
    cb0a:	ec d9       	rcall	.-3112   	; 0xbee4 <__portable_avr_delay_cycles>
    cb0c:	00 00       	nop
    cb0e:	0f 90       	pop	r0
    cb10:	0f 90       	pop	r0
    cb12:	df 91       	pop	r29
    cb14:	cf 91       	pop	r28
    cb16:	1f 91       	pop	r17
    cb18:	0f 91       	pop	r16
    cb1a:	ff 90       	pop	r15
    cb1c:	ef 90       	pop	r14
    cb1e:	df 90       	pop	r13
    cb20:	cf 90       	pop	r12
    cb22:	bf 90       	pop	r11
    cb24:	af 90       	pop	r10
    cb26:	9f 90       	pop	r9
    cb28:	8f 90       	pop	r8
    cb2a:	7f 90       	pop	r7
    cb2c:	6f 90       	pop	r6
    cb2e:	5f 90       	pop	r5
    cb30:	4f 90       	pop	r4
    cb32:	3f 90       	pop	r3
    cb34:	2f 90       	pop	r2
    cb36:	08 95       	ret

0000cb38 <twi2_set_bias>:
    cb38:	2f 92       	push	r2
    cb3a:	3f 92       	push	r3
    cb3c:	4f 92       	push	r4
    cb3e:	5f 92       	push	r5
    cb40:	6f 92       	push	r6
    cb42:	7f 92       	push	r7
    cb44:	8f 92       	push	r8
    cb46:	9f 92       	push	r9
    cb48:	af 92       	push	r10
    cb4a:	bf 92       	push	r11
    cb4c:	cf 92       	push	r12
    cb4e:	df 92       	push	r13
    cb50:	ef 92       	push	r14
    cb52:	ff 92       	push	r15
    cb54:	0f 93       	push	r16
    cb56:	1f 93       	push	r17
    cb58:	cf 93       	push	r28
    cb5a:	df 93       	push	r29
    cb5c:	1f 92       	push	r1
    cb5e:	cd b7       	in	r28, 0x3d	; 61
    cb60:	de b7       	in	r29, 0x3e	; 62
    cb62:	89 83       	std	Y+1, r24	; 0x01
    cb64:	80 e0       	ldi	r24, 0x00	; 0
    cb66:	80 dc       	rcall	.-1792   	; 0xc468 <twi2_waitUntilReady>
    cb68:	88 23       	and	r24, r24
    cb6a:	09 f4       	brne	.+2      	; 0xcb6e <twi2_set_bias+0x36>
    cb6c:	7d c0       	rjmp	.+250    	; 0xcc68 <twi2_set_bias+0x130>
    cb6e:	85 e7       	ldi	r24, 0x75	; 117
    cb70:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    cb74:	89 81       	ldd	r24, Y+1	; 0x01
    cb76:	80 93 40 2b 	sts	0x2B40, r24	; 0x802b40 <g_twi2_m_data>
    cb7a:	81 e0       	ldi	r24, 0x01	; 1
    cb7c:	90 e0       	ldi	r25, 0x00	; 0
    cb7e:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    cb82:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    cb86:	6e e2       	ldi	r22, 0x2E	; 46
    cb88:	70 e2       	ldi	r23, 0x20	; 32
    cb8a:	80 e8       	ldi	r24, 0x80	; 128
    cb8c:	94 e0       	ldi	r25, 0x04	; 4
    cb8e:	cd d9       	rcall	.-3174   	; 0xbf2a <twi_master_write>
    cb90:	69 d8       	rcall	.-3886   	; 0xbc64 <sysclk_get_cpu_hz>
    cb92:	dc 01       	movw	r26, r24
    cb94:	cb 01       	movw	r24, r22
    cb96:	1c 01       	movw	r2, r24
    cb98:	2d 01       	movw	r4, r26
    cb9a:	61 2c       	mov	r6, r1
    cb9c:	71 2c       	mov	r7, r1
    cb9e:	43 01       	movw	r8, r6
    cba0:	0f 2e       	mov	r0, r31
    cba2:	f6 e0       	ldi	r31, 0x06	; 6
    cba4:	af 2e       	mov	r10, r31
    cba6:	f0 2d       	mov	r31, r0
    cba8:	b1 2c       	mov	r11, r1
    cbaa:	c1 2c       	mov	r12, r1
    cbac:	d1 2c       	mov	r13, r1
    cbae:	e1 2c       	mov	r14, r1
    cbb0:	f1 2c       	mov	r15, r1
    cbb2:	00 e0       	ldi	r16, 0x00	; 0
    cbb4:	10 e0       	ldi	r17, 0x00	; 0
    cbb6:	22 2d       	mov	r18, r2
    cbb8:	33 2d       	mov	r19, r3
    cbba:	44 2d       	mov	r20, r4
    cbbc:	55 2d       	mov	r21, r5
    cbbe:	66 2d       	mov	r22, r6
    cbc0:	77 2d       	mov	r23, r7
    cbc2:	88 2d       	mov	r24, r8
    cbc4:	99 2d       	mov	r25, r9
    cbc6:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    cbca:	22 2e       	mov	r2, r18
    cbcc:	33 2e       	mov	r3, r19
    cbce:	44 2e       	mov	r4, r20
    cbd0:	55 2e       	mov	r5, r21
    cbd2:	66 2e       	mov	r6, r22
    cbd4:	77 2e       	mov	r7, r23
    cbd6:	88 2e       	mov	r8, r24
    cbd8:	99 2e       	mov	r9, r25
    cbda:	a2 2c       	mov	r10, r2
    cbdc:	b3 2c       	mov	r11, r3
    cbde:	c4 2c       	mov	r12, r4
    cbe0:	d5 2c       	mov	r13, r5
    cbe2:	e6 2c       	mov	r14, r6
    cbe4:	f7 2c       	mov	r15, r7
    cbe6:	08 2d       	mov	r16, r8
    cbe8:	19 2d       	mov	r17, r9
    cbea:	2a 2d       	mov	r18, r10
    cbec:	3b 2d       	mov	r19, r11
    cbee:	4c 2d       	mov	r20, r12
    cbf0:	5d 2d       	mov	r21, r13
    cbf2:	6e 2d       	mov	r22, r14
    cbf4:	7f 2d       	mov	r23, r15
    cbf6:	80 2f       	mov	r24, r16
    cbf8:	91 2f       	mov	r25, r17
    cbfa:	21 5c       	subi	r18, 0xC1	; 193
    cbfc:	3d 4b       	sbci	r19, 0xBD	; 189
    cbfe:	40 4f       	sbci	r20, 0xF0	; 240
    cc00:	5f 4f       	sbci	r21, 0xFF	; 255
    cc02:	6f 4f       	sbci	r22, 0xFF	; 255
    cc04:	7f 4f       	sbci	r23, 0xFF	; 255
    cc06:	8f 4f       	sbci	r24, 0xFF	; 255
    cc08:	9f 4f       	sbci	r25, 0xFF	; 255
    cc0a:	a2 2e       	mov	r10, r18
    cc0c:	b3 2e       	mov	r11, r19
    cc0e:	c4 2e       	mov	r12, r20
    cc10:	d5 2e       	mov	r13, r21
    cc12:	e6 2e       	mov	r14, r22
    cc14:	f7 2e       	mov	r15, r23
    cc16:	08 2f       	mov	r16, r24
    cc18:	19 2f       	mov	r17, r25
    cc1a:	2a 2d       	mov	r18, r10
    cc1c:	3b 2d       	mov	r19, r11
    cc1e:	4c 2d       	mov	r20, r12
    cc20:	5d 2d       	mov	r21, r13
    cc22:	6e 2d       	mov	r22, r14
    cc24:	7f 2d       	mov	r23, r15
    cc26:	80 2f       	mov	r24, r16
    cc28:	91 2f       	mov	r25, r17
    cc2a:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    cc2e:	dc 01       	movw	r26, r24
    cc30:	cb 01       	movw	r24, r22
    cc32:	20 e0       	ldi	r18, 0x00	; 0
    cc34:	34 e2       	ldi	r19, 0x24	; 36
    cc36:	44 e7       	ldi	r20, 0x74	; 116
    cc38:	59 e4       	ldi	r21, 0x49	; 73
    cc3a:	bc 01       	movw	r22, r24
    cc3c:	cd 01       	movw	r24, r26
    cc3e:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    cc42:	dc 01       	movw	r26, r24
    cc44:	cb 01       	movw	r24, r22
    cc46:	bc 01       	movw	r22, r24
    cc48:	cd 01       	movw	r24, r26
    cc4a:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    cc4e:	a2 2e       	mov	r10, r18
    cc50:	b3 2e       	mov	r11, r19
    cc52:	c4 2e       	mov	r12, r20
    cc54:	d5 2e       	mov	r13, r21
    cc56:	e6 2e       	mov	r14, r22
    cc58:	f7 2e       	mov	r15, r23
    cc5a:	08 2f       	mov	r16, r24
    cc5c:	19 2f       	mov	r17, r25
    cc5e:	d6 01       	movw	r26, r12
    cc60:	c5 01       	movw	r24, r10
    cc62:	bc 01       	movw	r22, r24
    cc64:	cd 01       	movw	r24, r26
    cc66:	3e d9       	rcall	.-3460   	; 0xbee4 <__portable_avr_delay_cycles>
    cc68:	00 00       	nop
    cc6a:	0f 90       	pop	r0
    cc6c:	df 91       	pop	r29
    cc6e:	cf 91       	pop	r28
    cc70:	1f 91       	pop	r17
    cc72:	0f 91       	pop	r16
    cc74:	ff 90       	pop	r15
    cc76:	ef 90       	pop	r14
    cc78:	df 90       	pop	r13
    cc7a:	cf 90       	pop	r12
    cc7c:	bf 90       	pop	r11
    cc7e:	af 90       	pop	r10
    cc80:	9f 90       	pop	r9
    cc82:	8f 90       	pop	r8
    cc84:	7f 90       	pop	r7
    cc86:	6f 90       	pop	r6
    cc88:	5f 90       	pop	r5
    cc8a:	4f 90       	pop	r4
    cc8c:	3f 90       	pop	r3
    cc8e:	2f 90       	pop	r2
    cc90:	08 95       	ret

0000cc92 <twi2_set_beep>:
    cc92:	2f 92       	push	r2
    cc94:	3f 92       	push	r3
    cc96:	4f 92       	push	r4
    cc98:	5f 92       	push	r5
    cc9a:	6f 92       	push	r6
    cc9c:	7f 92       	push	r7
    cc9e:	8f 92       	push	r8
    cca0:	9f 92       	push	r9
    cca2:	af 92       	push	r10
    cca4:	bf 92       	push	r11
    cca6:	cf 92       	push	r12
    cca8:	df 92       	push	r13
    ccaa:	ef 92       	push	r14
    ccac:	ff 92       	push	r15
    ccae:	0f 93       	push	r16
    ccb0:	1f 93       	push	r17
    ccb2:	cf 93       	push	r28
    ccb4:	df 93       	push	r29
    ccb6:	1f 92       	push	r1
    ccb8:	1f 92       	push	r1
    ccba:	cd b7       	in	r28, 0x3d	; 61
    ccbc:	de b7       	in	r29, 0x3e	; 62
    ccbe:	89 83       	std	Y+1, r24	; 0x01
    ccc0:	6a 83       	std	Y+2, r22	; 0x02
    ccc2:	80 e0       	ldi	r24, 0x00	; 0
    ccc4:	d1 db       	rcall	.-2142   	; 0xc468 <twi2_waitUntilReady>
    ccc6:	88 23       	and	r24, r24
    ccc8:	09 f4       	brne	.+2      	; 0xcccc <twi2_set_beep+0x3a>
    ccca:	81 c0       	rjmp	.+258    	; 0xcdce <twi2_set_beep+0x13c>
    cccc:	81 e7       	ldi	r24, 0x71	; 113
    ccce:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    ccd2:	8a 81       	ldd	r24, Y+2	; 0x02
    ccd4:	80 93 40 2b 	sts	0x2B40, r24	; 0x802b40 <g_twi2_m_data>
    ccd8:	89 81       	ldd	r24, Y+1	; 0x01
    ccda:	80 93 41 2b 	sts	0x2B41, r24	; 0x802b41 <g_twi2_m_data+0x1>
    ccde:	82 e0       	ldi	r24, 0x02	; 2
    cce0:	90 e0       	ldi	r25, 0x00	; 0
    cce2:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    cce6:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    ccea:	6e e2       	ldi	r22, 0x2E	; 46
    ccec:	70 e2       	ldi	r23, 0x20	; 32
    ccee:	80 e8       	ldi	r24, 0x80	; 128
    ccf0:	94 e0       	ldi	r25, 0x04	; 4
    ccf2:	1b d9       	rcall	.-3530   	; 0xbf2a <twi_master_write>
    ccf4:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
    ccf8:	dc 01       	movw	r26, r24
    ccfa:	cb 01       	movw	r24, r22
    ccfc:	1c 01       	movw	r2, r24
    ccfe:	2d 01       	movw	r4, r26
    cd00:	61 2c       	mov	r6, r1
    cd02:	71 2c       	mov	r7, r1
    cd04:	43 01       	movw	r8, r6
    cd06:	0f 2e       	mov	r0, r31
    cd08:	f6 e0       	ldi	r31, 0x06	; 6
    cd0a:	af 2e       	mov	r10, r31
    cd0c:	f0 2d       	mov	r31, r0
    cd0e:	b1 2c       	mov	r11, r1
    cd10:	c1 2c       	mov	r12, r1
    cd12:	d1 2c       	mov	r13, r1
    cd14:	e1 2c       	mov	r14, r1
    cd16:	f1 2c       	mov	r15, r1
    cd18:	00 e0       	ldi	r16, 0x00	; 0
    cd1a:	10 e0       	ldi	r17, 0x00	; 0
    cd1c:	22 2d       	mov	r18, r2
    cd1e:	33 2d       	mov	r19, r3
    cd20:	44 2d       	mov	r20, r4
    cd22:	55 2d       	mov	r21, r5
    cd24:	66 2d       	mov	r22, r6
    cd26:	77 2d       	mov	r23, r7
    cd28:	88 2d       	mov	r24, r8
    cd2a:	99 2d       	mov	r25, r9
    cd2c:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    cd30:	22 2e       	mov	r2, r18
    cd32:	33 2e       	mov	r3, r19
    cd34:	44 2e       	mov	r4, r20
    cd36:	55 2e       	mov	r5, r21
    cd38:	66 2e       	mov	r6, r22
    cd3a:	77 2e       	mov	r7, r23
    cd3c:	88 2e       	mov	r8, r24
    cd3e:	99 2e       	mov	r9, r25
    cd40:	a2 2c       	mov	r10, r2
    cd42:	b3 2c       	mov	r11, r3
    cd44:	c4 2c       	mov	r12, r4
    cd46:	d5 2c       	mov	r13, r5
    cd48:	e6 2c       	mov	r14, r6
    cd4a:	f7 2c       	mov	r15, r7
    cd4c:	08 2d       	mov	r16, r8
    cd4e:	19 2d       	mov	r17, r9
    cd50:	2a 2d       	mov	r18, r10
    cd52:	3b 2d       	mov	r19, r11
    cd54:	4c 2d       	mov	r20, r12
    cd56:	5d 2d       	mov	r21, r13
    cd58:	6e 2d       	mov	r22, r14
    cd5a:	7f 2d       	mov	r23, r15
    cd5c:	80 2f       	mov	r24, r16
    cd5e:	91 2f       	mov	r25, r17
    cd60:	21 5c       	subi	r18, 0xC1	; 193
    cd62:	3d 4b       	sbci	r19, 0xBD	; 189
    cd64:	40 4f       	sbci	r20, 0xF0	; 240
    cd66:	5f 4f       	sbci	r21, 0xFF	; 255
    cd68:	6f 4f       	sbci	r22, 0xFF	; 255
    cd6a:	7f 4f       	sbci	r23, 0xFF	; 255
    cd6c:	8f 4f       	sbci	r24, 0xFF	; 255
    cd6e:	9f 4f       	sbci	r25, 0xFF	; 255
    cd70:	a2 2e       	mov	r10, r18
    cd72:	b3 2e       	mov	r11, r19
    cd74:	c4 2e       	mov	r12, r20
    cd76:	d5 2e       	mov	r13, r21
    cd78:	e6 2e       	mov	r14, r22
    cd7a:	f7 2e       	mov	r15, r23
    cd7c:	08 2f       	mov	r16, r24
    cd7e:	19 2f       	mov	r17, r25
    cd80:	2a 2d       	mov	r18, r10
    cd82:	3b 2d       	mov	r19, r11
    cd84:	4c 2d       	mov	r20, r12
    cd86:	5d 2d       	mov	r21, r13
    cd88:	6e 2d       	mov	r22, r14
    cd8a:	7f 2d       	mov	r23, r15
    cd8c:	80 2f       	mov	r24, r16
    cd8e:	91 2f       	mov	r25, r17
    cd90:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    cd94:	dc 01       	movw	r26, r24
    cd96:	cb 01       	movw	r24, r22
    cd98:	20 e0       	ldi	r18, 0x00	; 0
    cd9a:	34 e2       	ldi	r19, 0x24	; 36
    cd9c:	44 e7       	ldi	r20, 0x74	; 116
    cd9e:	59 e4       	ldi	r21, 0x49	; 73
    cda0:	bc 01       	movw	r22, r24
    cda2:	cd 01       	movw	r24, r26
    cda4:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    cda8:	dc 01       	movw	r26, r24
    cdaa:	cb 01       	movw	r24, r22
    cdac:	bc 01       	movw	r22, r24
    cdae:	cd 01       	movw	r24, r26
    cdb0:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    cdb4:	a2 2e       	mov	r10, r18
    cdb6:	b3 2e       	mov	r11, r19
    cdb8:	c4 2e       	mov	r12, r20
    cdba:	d5 2e       	mov	r13, r21
    cdbc:	e6 2e       	mov	r14, r22
    cdbe:	f7 2e       	mov	r15, r23
    cdc0:	08 2f       	mov	r16, r24
    cdc2:	19 2f       	mov	r17, r25
    cdc4:	d6 01       	movw	r26, r12
    cdc6:	c5 01       	movw	r24, r10
    cdc8:	bc 01       	movw	r22, r24
    cdca:	cd 01       	movw	r24, r26
    cdcc:	8b d8       	rcall	.-3818   	; 0xbee4 <__portable_avr_delay_cycles>
    cdce:	00 00       	nop
    cdd0:	0f 90       	pop	r0
    cdd2:	0f 90       	pop	r0
    cdd4:	df 91       	pop	r29
    cdd6:	cf 91       	pop	r28
    cdd8:	1f 91       	pop	r17
    cdda:	0f 91       	pop	r16
    cddc:	ff 90       	pop	r15
    cdde:	ef 90       	pop	r14
    cde0:	df 90       	pop	r13
    cde2:	cf 90       	pop	r12
    cde4:	bf 90       	pop	r11
    cde6:	af 90       	pop	r10
    cde8:	9f 90       	pop	r9
    cdea:	8f 90       	pop	r8
    cdec:	7f 90       	pop	r7
    cdee:	6f 90       	pop	r6
    cdf0:	5f 90       	pop	r5
    cdf2:	4f 90       	pop	r4
    cdf4:	3f 90       	pop	r3
    cdf6:	2f 90       	pop	r2
    cdf8:	08 95       	ret

0000cdfa <init_twi1_hygro>:
    cdfa:	2f 92       	push	r2
    cdfc:	3f 92       	push	r3
    cdfe:	4f 92       	push	r4
    ce00:	5f 92       	push	r5
    ce02:	6f 92       	push	r6
    ce04:	7f 92       	push	r7
    ce06:	8f 92       	push	r8
    ce08:	9f 92       	push	r9
    ce0a:	af 92       	push	r10
    ce0c:	bf 92       	push	r11
    ce0e:	cf 92       	push	r12
    ce10:	df 92       	push	r13
    ce12:	ef 92       	push	r14
    ce14:	ff 92       	push	r15
    ce16:	0f 93       	push	r16
    ce18:	1f 93       	push	r17
    ce1a:	cf 93       	push	r28
    ce1c:	df 93       	push	r29
    ce1e:	00 d0       	rcall	.+0      	; 0xce20 <init_twi1_hygro+0x26>
    ce20:	cd b7       	in	r28, 0x3d	; 61
    ce22:	de b7       	in	r29, 0x3e	; 62
    ce24:	1f 92       	push	r1
    ce26:	84 e4       	ldi	r24, 0x44	; 68
    ce28:	8f 93       	push	r24
    ce2a:	81 ec       	ldi	r24, 0xC1	; 193
    ce2c:	98 e3       	ldi	r25, 0x38	; 56
    ce2e:	89 2f       	mov	r24, r25
    ce30:	8f 93       	push	r24
    ce32:	81 ec       	ldi	r24, 0xC1	; 193
    ce34:	98 e3       	ldi	r25, 0x38	; 56
    ce36:	8f 93       	push	r24
    ce38:	1f 92       	push	r1
    ce3a:	80 e8       	ldi	r24, 0x80	; 128
    ce3c:	8f 93       	push	r24
    ce3e:	88 eb       	ldi	r24, 0xB8	; 184
    ce40:	9a e2       	ldi	r25, 0x2A	; 42
    ce42:	89 2f       	mov	r24, r25
    ce44:	8f 93       	push	r24
    ce46:	88 eb       	ldi	r24, 0xB8	; 184
    ce48:	9a e2       	ldi	r25, 0x2A	; 42
    ce4a:	8f 93       	push	r24
    ce4c:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    ce50:	2d b7       	in	r18, 0x3d	; 61
    ce52:	3e b7       	in	r19, 0x3e	; 62
    ce54:	28 5f       	subi	r18, 0xF8	; 248
    ce56:	3f 4f       	sbci	r19, 0xFF	; 255
    ce58:	cd bf       	out	0x3d, r28	; 61
    ce5a:	de bf       	out	0x3e, r29	; 62
    ce5c:	8a 83       	std	Y+2, r24	; 0x02
    ce5e:	9b 83       	std	Y+3, r25	; 0x03
    ce60:	8a 81       	ldd	r24, Y+2	; 0x02
    ce62:	9b 81       	ldd	r25, Y+3	; 0x03
    ce64:	81 38       	cpi	r24, 0x81	; 129
    ce66:	91 05       	cpc	r25, r1
    ce68:	10 f0       	brcs	.+4      	; 0xce6e <init_twi1_hygro+0x74>
    ce6a:	80 e8       	ldi	r24, 0x80	; 128
    ce6c:	90 e0       	ldi	r25, 0x00	; 0
    ce6e:	40 e0       	ldi	r20, 0x00	; 0
    ce70:	68 2f       	mov	r22, r24
    ce72:	88 eb       	ldi	r24, 0xB8	; 184
    ce74:	9a e2       	ldi	r25, 0x2A	; 42
    ce76:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>
    ce7a:	10 92 91 28 	sts	0x2891, r1	; 0x802891 <g_twi1_hygro_status>
    ce7e:	84 e4       	ldi	r24, 0x44	; 68
    ce80:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    ce84:	80 e3       	ldi	r24, 0x30	; 48
    ce86:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    ce8a:	83 e9       	ldi	r24, 0x93	; 147
    ce8c:	80 93 1c 20 	sts	0x201C, r24	; 0x80201c <g_twi1_packet+0x2>
    ce90:	82 e0       	ldi	r24, 0x02	; 2
    ce92:	90 e0       	ldi	r25, 0x00	; 0
    ce94:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    ce98:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    ce9c:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    cea0:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    cea4:	6a e1       	ldi	r22, 0x1A	; 26
    cea6:	70 e2       	ldi	r23, 0x20	; 32
    cea8:	80 ea       	ldi	r24, 0xA0	; 160
    ceaa:	94 e0       	ldi	r25, 0x04	; 4
    ceac:	3e d8       	rcall	.-3972   	; 0xbf2a <twi_master_write>
    ceae:	89 83       	std	Y+1, r24	; 0x01
    ceb0:	89 81       	ldd	r24, Y+1	; 0x01
    ceb2:	88 23       	and	r24, r24
    ceb4:	49 f1       	breq	.+82     	; 0xcf08 <init_twi1_hygro+0x10e>
    ceb6:	88 ef       	ldi	r24, 0xF8	; 248
    ceb8:	98 e3       	ldi	r25, 0x38	; 56
    ceba:	89 2f       	mov	r24, r25
    cebc:	8f 93       	push	r24
    cebe:	88 ef       	ldi	r24, 0xF8	; 248
    cec0:	98 e3       	ldi	r25, 0x38	; 56
    cec2:	8f 93       	push	r24
    cec4:	1f 92       	push	r1
    cec6:	80 e8       	ldi	r24, 0x80	; 128
    cec8:	8f 93       	push	r24
    ceca:	88 eb       	ldi	r24, 0xB8	; 184
    cecc:	9a e2       	ldi	r25, 0x2A	; 42
    cece:	89 2f       	mov	r24, r25
    ced0:	8f 93       	push	r24
    ced2:	88 eb       	ldi	r24, 0xB8	; 184
    ced4:	9a e2       	ldi	r25, 0x2A	; 42
    ced6:	8f 93       	push	r24
    ced8:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    cedc:	0f 90       	pop	r0
    cede:	0f 90       	pop	r0
    cee0:	0f 90       	pop	r0
    cee2:	0f 90       	pop	r0
    cee4:	0f 90       	pop	r0
    cee6:	0f 90       	pop	r0
    cee8:	8a 83       	std	Y+2, r24	; 0x02
    ceea:	9b 83       	std	Y+3, r25	; 0x03
    ceec:	8a 81       	ldd	r24, Y+2	; 0x02
    ceee:	9b 81       	ldd	r25, Y+3	; 0x03
    cef0:	81 38       	cpi	r24, 0x81	; 129
    cef2:	91 05       	cpc	r25, r1
    cef4:	10 f0       	brcs	.+4      	; 0xcefa <init_twi1_hygro+0x100>
    cef6:	80 e8       	ldi	r24, 0x80	; 128
    cef8:	90 e0       	ldi	r25, 0x00	; 0
    cefa:	40 e0       	ldi	r20, 0x00	; 0
    cefc:	68 2f       	mov	r22, r24
    cefe:	88 eb       	ldi	r24, 0xB8	; 184
    cf00:	9a e2       	ldi	r25, 0x2A	; 42
    cf02:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>
    cf06:	ea c1       	rjmp	.+980    	; 0xd2dc <init_twi1_hygro+0x4e2>
    cf08:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
    cf0c:	dc 01       	movw	r26, r24
    cf0e:	cb 01       	movw	r24, r22
    cf10:	5c 01       	movw	r10, r24
    cf12:	6d 01       	movw	r12, r26
    cf14:	e1 2c       	mov	r14, r1
    cf16:	f1 2c       	mov	r15, r1
    cf18:	87 01       	movw	r16, r14
    cf1a:	2a 2d       	mov	r18, r10
    cf1c:	3b 2d       	mov	r19, r11
    cf1e:	4c 2d       	mov	r20, r12
    cf20:	5d 2d       	mov	r21, r13
    cf22:	6e 2d       	mov	r22, r14
    cf24:	7f 2d       	mov	r23, r15
    cf26:	80 2f       	mov	r24, r16
    cf28:	91 2f       	mov	r25, r17
    cf2a:	01 e0       	ldi	r16, 0x01	; 1
    cf2c:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    cf30:	22 2e       	mov	r2, r18
    cf32:	33 2e       	mov	r3, r19
    cf34:	44 2e       	mov	r4, r20
    cf36:	55 2e       	mov	r5, r21
    cf38:	66 2e       	mov	r6, r22
    cf3a:	77 2e       	mov	r7, r23
    cf3c:	88 2e       	mov	r8, r24
    cf3e:	99 2e       	mov	r9, r25
    cf40:	0f 2e       	mov	r0, r31
    cf42:	f6 e0       	ldi	r31, 0x06	; 6
    cf44:	af 2e       	mov	r10, r31
    cf46:	f0 2d       	mov	r31, r0
    cf48:	b1 2c       	mov	r11, r1
    cf4a:	c1 2c       	mov	r12, r1
    cf4c:	d1 2c       	mov	r13, r1
    cf4e:	e1 2c       	mov	r14, r1
    cf50:	f1 2c       	mov	r15, r1
    cf52:	00 e0       	ldi	r16, 0x00	; 0
    cf54:	10 e0       	ldi	r17, 0x00	; 0
    cf56:	22 2d       	mov	r18, r2
    cf58:	33 2d       	mov	r19, r3
    cf5a:	44 2d       	mov	r20, r4
    cf5c:	55 2d       	mov	r21, r5
    cf5e:	66 2d       	mov	r22, r6
    cf60:	77 2d       	mov	r23, r7
    cf62:	88 2d       	mov	r24, r8
    cf64:	99 2d       	mov	r25, r9
    cf66:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    cf6a:	22 2e       	mov	r2, r18
    cf6c:	33 2e       	mov	r3, r19
    cf6e:	44 2e       	mov	r4, r20
    cf70:	55 2e       	mov	r5, r21
    cf72:	66 2e       	mov	r6, r22
    cf74:	77 2e       	mov	r7, r23
    cf76:	88 2e       	mov	r8, r24
    cf78:	99 2e       	mov	r9, r25
    cf7a:	a2 2c       	mov	r10, r2
    cf7c:	b3 2c       	mov	r11, r3
    cf7e:	c4 2c       	mov	r12, r4
    cf80:	d5 2c       	mov	r13, r5
    cf82:	e6 2c       	mov	r14, r6
    cf84:	f7 2c       	mov	r15, r7
    cf86:	08 2d       	mov	r16, r8
    cf88:	19 2d       	mov	r17, r9
    cf8a:	2a 2d       	mov	r18, r10
    cf8c:	3b 2d       	mov	r19, r11
    cf8e:	4c 2d       	mov	r20, r12
    cf90:	5d 2d       	mov	r21, r13
    cf92:	6e 2d       	mov	r22, r14
    cf94:	7f 2d       	mov	r23, r15
    cf96:	80 2f       	mov	r24, r16
    cf98:	91 2f       	mov	r25, r17
    cf9a:	29 51       	subi	r18, 0x19	; 25
    cf9c:	3c 4f       	sbci	r19, 0xFC	; 252
    cf9e:	4f 4f       	sbci	r20, 0xFF	; 255
    cfa0:	5f 4f       	sbci	r21, 0xFF	; 255
    cfa2:	6f 4f       	sbci	r22, 0xFF	; 255
    cfa4:	7f 4f       	sbci	r23, 0xFF	; 255
    cfa6:	8f 4f       	sbci	r24, 0xFF	; 255
    cfa8:	9f 4f       	sbci	r25, 0xFF	; 255
    cfaa:	a2 2e       	mov	r10, r18
    cfac:	b3 2e       	mov	r11, r19
    cfae:	c4 2e       	mov	r12, r20
    cfb0:	d5 2e       	mov	r13, r21
    cfb2:	e6 2e       	mov	r14, r22
    cfb4:	f7 2e       	mov	r15, r23
    cfb6:	08 2f       	mov	r16, r24
    cfb8:	19 2f       	mov	r17, r25
    cfba:	2a 2d       	mov	r18, r10
    cfbc:	3b 2d       	mov	r19, r11
    cfbe:	4c 2d       	mov	r20, r12
    cfc0:	5d 2d       	mov	r21, r13
    cfc2:	6e 2d       	mov	r22, r14
    cfc4:	7f 2d       	mov	r23, r15
    cfc6:	80 2f       	mov	r24, r16
    cfc8:	91 2f       	mov	r25, r17
    cfca:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    cfce:	dc 01       	movw	r26, r24
    cfd0:	cb 01       	movw	r24, r22
    cfd2:	20 e0       	ldi	r18, 0x00	; 0
    cfd4:	30 e0       	ldi	r19, 0x00	; 0
    cfd6:	4a e7       	ldi	r20, 0x7A	; 122
    cfd8:	54 e4       	ldi	r21, 0x44	; 68
    cfda:	bc 01       	movw	r22, r24
    cfdc:	cd 01       	movw	r24, r26
    cfde:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    cfe2:	dc 01       	movw	r26, r24
    cfe4:	cb 01       	movw	r24, r22
    cfe6:	bc 01       	movw	r22, r24
    cfe8:	cd 01       	movw	r24, r26
    cfea:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    cfee:	a2 2e       	mov	r10, r18
    cff0:	b3 2e       	mov	r11, r19
    cff2:	c4 2e       	mov	r12, r20
    cff4:	d5 2e       	mov	r13, r21
    cff6:	e6 2e       	mov	r14, r22
    cff8:	f7 2e       	mov	r15, r23
    cffa:	08 2f       	mov	r16, r24
    cffc:	19 2f       	mov	r17, r25
    cffe:	d6 01       	movw	r26, r12
    d000:	c5 01       	movw	r24, r10
    d002:	bc 01       	movw	r22, r24
    d004:	cd 01       	movw	r24, r26
    d006:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
    d00a:	84 e4       	ldi	r24, 0x44	; 68
    d00c:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d010:	80 e3       	ldi	r24, 0x30	; 48
    d012:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d016:	82 ea       	ldi	r24, 0xA2	; 162
    d018:	80 93 1c 20 	sts	0x201C, r24	; 0x80201c <g_twi1_packet+0x2>
    d01c:	82 e0       	ldi	r24, 0x02	; 2
    d01e:	90 e0       	ldi	r25, 0x00	; 0
    d020:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d024:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d028:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    d02c:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    d030:	6a e1       	ldi	r22, 0x1A	; 26
    d032:	70 e2       	ldi	r23, 0x20	; 32
    d034:	80 ea       	ldi	r24, 0xA0	; 160
    d036:	94 e0       	ldi	r25, 0x04	; 4
    d038:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
    d03c:	89 83       	std	Y+1, r24	; 0x01
    d03e:	89 81       	ldd	r24, Y+1	; 0x01
    d040:	88 23       	and	r24, r24
    d042:	09 f0       	breq	.+2      	; 0xd046 <init_twi1_hygro+0x24c>
    d044:	46 c1       	rjmp	.+652    	; 0xd2d2 <init_twi1_hygro+0x4d8>
    d046:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
    d04a:	dc 01       	movw	r26, r24
    d04c:	cb 01       	movw	r24, r22
    d04e:	5c 01       	movw	r10, r24
    d050:	6d 01       	movw	r12, r26
    d052:	e1 2c       	mov	r14, r1
    d054:	f1 2c       	mov	r15, r1
    d056:	87 01       	movw	r16, r14
    d058:	2a 2d       	mov	r18, r10
    d05a:	3b 2d       	mov	r19, r11
    d05c:	4c 2d       	mov	r20, r12
    d05e:	5d 2d       	mov	r21, r13
    d060:	6e 2d       	mov	r22, r14
    d062:	7f 2d       	mov	r23, r15
    d064:	80 2f       	mov	r24, r16
    d066:	91 2f       	mov	r25, r17
    d068:	01 e0       	ldi	r16, 0x01	; 1
    d06a:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    d06e:	22 2e       	mov	r2, r18
    d070:	33 2e       	mov	r3, r19
    d072:	44 2e       	mov	r4, r20
    d074:	55 2e       	mov	r5, r21
    d076:	66 2e       	mov	r6, r22
    d078:	77 2e       	mov	r7, r23
    d07a:	88 2e       	mov	r8, r24
    d07c:	99 2e       	mov	r9, r25
    d07e:	0f 2e       	mov	r0, r31
    d080:	f6 e0       	ldi	r31, 0x06	; 6
    d082:	af 2e       	mov	r10, r31
    d084:	f0 2d       	mov	r31, r0
    d086:	b1 2c       	mov	r11, r1
    d088:	c1 2c       	mov	r12, r1
    d08a:	d1 2c       	mov	r13, r1
    d08c:	e1 2c       	mov	r14, r1
    d08e:	f1 2c       	mov	r15, r1
    d090:	00 e0       	ldi	r16, 0x00	; 0
    d092:	10 e0       	ldi	r17, 0x00	; 0
    d094:	22 2d       	mov	r18, r2
    d096:	33 2d       	mov	r19, r3
    d098:	44 2d       	mov	r20, r4
    d09a:	55 2d       	mov	r21, r5
    d09c:	66 2d       	mov	r22, r6
    d09e:	77 2d       	mov	r23, r7
    d0a0:	88 2d       	mov	r24, r8
    d0a2:	99 2d       	mov	r25, r9
    d0a4:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    d0a8:	22 2e       	mov	r2, r18
    d0aa:	33 2e       	mov	r3, r19
    d0ac:	44 2e       	mov	r4, r20
    d0ae:	55 2e       	mov	r5, r21
    d0b0:	66 2e       	mov	r6, r22
    d0b2:	77 2e       	mov	r7, r23
    d0b4:	88 2e       	mov	r8, r24
    d0b6:	99 2e       	mov	r9, r25
    d0b8:	a2 2c       	mov	r10, r2
    d0ba:	b3 2c       	mov	r11, r3
    d0bc:	c4 2c       	mov	r12, r4
    d0be:	d5 2c       	mov	r13, r5
    d0c0:	e6 2c       	mov	r14, r6
    d0c2:	f7 2c       	mov	r15, r7
    d0c4:	08 2d       	mov	r16, r8
    d0c6:	19 2d       	mov	r17, r9
    d0c8:	2a 2d       	mov	r18, r10
    d0ca:	3b 2d       	mov	r19, r11
    d0cc:	4c 2d       	mov	r20, r12
    d0ce:	5d 2d       	mov	r21, r13
    d0d0:	6e 2d       	mov	r22, r14
    d0d2:	7f 2d       	mov	r23, r15
    d0d4:	80 2f       	mov	r24, r16
    d0d6:	91 2f       	mov	r25, r17
    d0d8:	29 51       	subi	r18, 0x19	; 25
    d0da:	3c 4f       	sbci	r19, 0xFC	; 252
    d0dc:	4f 4f       	sbci	r20, 0xFF	; 255
    d0de:	5f 4f       	sbci	r21, 0xFF	; 255
    d0e0:	6f 4f       	sbci	r22, 0xFF	; 255
    d0e2:	7f 4f       	sbci	r23, 0xFF	; 255
    d0e4:	8f 4f       	sbci	r24, 0xFF	; 255
    d0e6:	9f 4f       	sbci	r25, 0xFF	; 255
    d0e8:	a2 2e       	mov	r10, r18
    d0ea:	b3 2e       	mov	r11, r19
    d0ec:	c4 2e       	mov	r12, r20
    d0ee:	d5 2e       	mov	r13, r21
    d0f0:	e6 2e       	mov	r14, r22
    d0f2:	f7 2e       	mov	r15, r23
    d0f4:	08 2f       	mov	r16, r24
    d0f6:	19 2f       	mov	r17, r25
    d0f8:	2a 2d       	mov	r18, r10
    d0fa:	3b 2d       	mov	r19, r11
    d0fc:	4c 2d       	mov	r20, r12
    d0fe:	5d 2d       	mov	r21, r13
    d100:	6e 2d       	mov	r22, r14
    d102:	7f 2d       	mov	r23, r15
    d104:	80 2f       	mov	r24, r16
    d106:	91 2f       	mov	r25, r17
    d108:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    d10c:	dc 01       	movw	r26, r24
    d10e:	cb 01       	movw	r24, r22
    d110:	20 e0       	ldi	r18, 0x00	; 0
    d112:	30 e0       	ldi	r19, 0x00	; 0
    d114:	4a e7       	ldi	r20, 0x7A	; 122
    d116:	54 e4       	ldi	r21, 0x44	; 68
    d118:	bc 01       	movw	r22, r24
    d11a:	cd 01       	movw	r24, r26
    d11c:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    d120:	dc 01       	movw	r26, r24
    d122:	cb 01       	movw	r24, r22
    d124:	bc 01       	movw	r22, r24
    d126:	cd 01       	movw	r24, r26
    d128:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    d12c:	a2 2e       	mov	r10, r18
    d12e:	b3 2e       	mov	r11, r19
    d130:	c4 2e       	mov	r12, r20
    d132:	d5 2e       	mov	r13, r21
    d134:	e6 2e       	mov	r14, r22
    d136:	f7 2e       	mov	r15, r23
    d138:	08 2f       	mov	r16, r24
    d13a:	19 2f       	mov	r17, r25
    d13c:	d6 01       	movw	r26, r12
    d13e:	c5 01       	movw	r24, r10
    d140:	bc 01       	movw	r22, r24
    d142:	cd 01       	movw	r24, r26
    d144:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
    d148:	84 e4       	ldi	r24, 0x44	; 68
    d14a:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d14e:	83 ef       	ldi	r24, 0xF3	; 243
    d150:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d154:	8d e2       	ldi	r24, 0x2D	; 45
    d156:	80 93 1c 20 	sts	0x201C, r24	; 0x80201c <g_twi1_packet+0x2>
    d15a:	82 e0       	ldi	r24, 0x02	; 2
    d15c:	90 e0       	ldi	r25, 0x00	; 0
    d15e:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d162:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d166:	82 e0       	ldi	r24, 0x02	; 2
    d168:	90 e0       	ldi	r25, 0x00	; 0
    d16a:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d16e:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d172:	6a e1       	ldi	r22, 0x1A	; 26
    d174:	70 e2       	ldi	r23, 0x20	; 32
    d176:	80 ea       	ldi	r24, 0xA0	; 160
    d178:	94 e0       	ldi	r25, 0x04	; 4
    d17a:	0e 94 7d 5f 	call	0xbefa	; 0xbefa <twi_master_read>
    d17e:	89 83       	std	Y+1, r24	; 0x01
    d180:	89 81       	ldd	r24, Y+1	; 0x01
    d182:	88 23       	and	r24, r24
    d184:	09 f0       	breq	.+2      	; 0xd188 <init_twi1_hygro+0x38e>
    d186:	a7 c0       	rjmp	.+334    	; 0xd2d6 <init_twi1_hygro+0x4dc>
    d188:	80 91 38 2b 	lds	r24, 0x2B38	; 0x802b38 <g_twi1_m_data>
    d18c:	88 2f       	mov	r24, r24
    d18e:	90 e0       	ldi	r25, 0x00	; 0
    d190:	98 2f       	mov	r25, r24
    d192:	88 27       	eor	r24, r24
    d194:	98 2f       	mov	r25, r24
    d196:	80 91 39 2b 	lds	r24, 0x2B39	; 0x802b39 <g_twi1_m_data+0x1>
    d19a:	89 2b       	or	r24, r25
    d19c:	80 93 91 28 	sts	0x2891, r24	; 0x802891 <g_twi1_hygro_status>
    d1a0:	80 91 91 28 	lds	r24, 0x2891	; 0x802891 <g_twi1_hygro_status>
    d1a4:	88 2f       	mov	r24, r24
    d1a6:	90 e0       	ldi	r25, 0x00	; 0
    d1a8:	29 2f       	mov	r18, r25
    d1aa:	2f 93       	push	r18
    d1ac:	8f 93       	push	r24
    d1ae:	8f e3       	ldi	r24, 0x3F	; 63
    d1b0:	99 e3       	ldi	r25, 0x39	; 57
    d1b2:	89 2f       	mov	r24, r25
    d1b4:	8f 93       	push	r24
    d1b6:	8f e3       	ldi	r24, 0x3F	; 63
    d1b8:	99 e3       	ldi	r25, 0x39	; 57
    d1ba:	8f 93       	push	r24
    d1bc:	1f 92       	push	r1
    d1be:	80 e8       	ldi	r24, 0x80	; 128
    d1c0:	8f 93       	push	r24
    d1c2:	88 eb       	ldi	r24, 0xB8	; 184
    d1c4:	9a e2       	ldi	r25, 0x2A	; 42
    d1c6:	89 2f       	mov	r24, r25
    d1c8:	8f 93       	push	r24
    d1ca:	88 eb       	ldi	r24, 0xB8	; 184
    d1cc:	9a e2       	ldi	r25, 0x2A	; 42
    d1ce:	8f 93       	push	r24
    d1d0:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    d1d4:	2d b7       	in	r18, 0x3d	; 61
    d1d6:	3e b7       	in	r19, 0x3e	; 62
    d1d8:	28 5f       	subi	r18, 0xF8	; 248
    d1da:	3f 4f       	sbci	r19, 0xFF	; 255
    d1dc:	cd bf       	out	0x3d, r28	; 61
    d1de:	de bf       	out	0x3e, r29	; 62
    d1e0:	8a 83       	std	Y+2, r24	; 0x02
    d1e2:	9b 83       	std	Y+3, r25	; 0x03
    d1e4:	8a 81       	ldd	r24, Y+2	; 0x02
    d1e6:	9b 81       	ldd	r25, Y+3	; 0x03
    d1e8:	81 38       	cpi	r24, 0x81	; 129
    d1ea:	91 05       	cpc	r25, r1
    d1ec:	10 f0       	brcs	.+4      	; 0xd1f2 <init_twi1_hygro+0x3f8>
    d1ee:	80 e8       	ldi	r24, 0x80	; 128
    d1f0:	90 e0       	ldi	r25, 0x00	; 0
    d1f2:	40 e0       	ldi	r20, 0x00	; 0
    d1f4:	68 2f       	mov	r22, r24
    d1f6:	88 eb       	ldi	r24, 0xB8	; 184
    d1f8:	9a e2       	ldi	r25, 0x2A	; 42
    d1fa:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>
    d1fe:	84 e4       	ldi	r24, 0x44	; 68
    d200:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d204:	84 e2       	ldi	r24, 0x24	; 36
    d206:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d20a:	10 92 1c 20 	sts	0x201C, r1	; 0x80201c <g_twi1_packet+0x2>
    d20e:	82 e0       	ldi	r24, 0x02	; 2
    d210:	90 e0       	ldi	r25, 0x00	; 0
    d212:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d216:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d21a:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    d21e:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    d222:	6a e1       	ldi	r22, 0x1A	; 26
    d224:	70 e2       	ldi	r23, 0x20	; 32
    d226:	80 ea       	ldi	r24, 0xA0	; 160
    d228:	94 e0       	ldi	r25, 0x04	; 4
    d22a:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
    d22e:	89 83       	std	Y+1, r24	; 0x01
    d230:	89 81       	ldd	r24, Y+1	; 0x01
    d232:	88 23       	and	r24, r24
    d234:	09 f0       	breq	.+2      	; 0xd238 <init_twi1_hygro+0x43e>
    d236:	51 c0       	rjmp	.+162    	; 0xd2da <init_twi1_hygro+0x4e0>
    d238:	81 e0       	ldi	r24, 0x01	; 1
    d23a:	80 93 90 28 	sts	0x2890, r24	; 0x802890 <g_twi1_hygro_valid>
    d23e:	80 ec       	ldi	r24, 0xC0	; 192
    d240:	99 e3       	ldi	r25, 0x39	; 57
    d242:	89 2f       	mov	r24, r25
    d244:	8f 93       	push	r24
    d246:	80 ec       	ldi	r24, 0xC0	; 192
    d248:	99 e3       	ldi	r25, 0x39	; 57
    d24a:	8f 93       	push	r24
    d24c:	1f 92       	push	r1
    d24e:	80 e8       	ldi	r24, 0x80	; 128
    d250:	8f 93       	push	r24
    d252:	88 eb       	ldi	r24, 0xB8	; 184
    d254:	9a e2       	ldi	r25, 0x2A	; 42
    d256:	89 2f       	mov	r24, r25
    d258:	8f 93       	push	r24
    d25a:	88 eb       	ldi	r24, 0xB8	; 184
    d25c:	9a e2       	ldi	r25, 0x2A	; 42
    d25e:	8f 93       	push	r24
    d260:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    d264:	0f 90       	pop	r0
    d266:	0f 90       	pop	r0
    d268:	0f 90       	pop	r0
    d26a:	0f 90       	pop	r0
    d26c:	0f 90       	pop	r0
    d26e:	0f 90       	pop	r0
    d270:	8a 83       	std	Y+2, r24	; 0x02
    d272:	9b 83       	std	Y+3, r25	; 0x03
    d274:	48 eb       	ldi	r20, 0xB8	; 184
    d276:	5a e2       	ldi	r21, 0x2A	; 42
    d278:	6e e1       	ldi	r22, 0x1E	; 30
    d27a:	88 e0       	ldi	r24, 0x08	; 8
    d27c:	0e 94 e1 88 	call	0x111c2	; 0x111c2 <task_twi2_lcd_str>
    d280:	81 e7       	ldi	r24, 0x71	; 113
    d282:	99 e3       	ldi	r25, 0x39	; 57
    d284:	89 2f       	mov	r24, r25
    d286:	8f 93       	push	r24
    d288:	81 e7       	ldi	r24, 0x71	; 113
    d28a:	99 e3       	ldi	r25, 0x39	; 57
    d28c:	8f 93       	push	r24
    d28e:	1f 92       	push	r1
    d290:	80 e8       	ldi	r24, 0x80	; 128
    d292:	8f 93       	push	r24
    d294:	88 eb       	ldi	r24, 0xB8	; 184
    d296:	9a e2       	ldi	r25, 0x2A	; 42
    d298:	89 2f       	mov	r24, r25
    d29a:	8f 93       	push	r24
    d29c:	88 eb       	ldi	r24, 0xB8	; 184
    d29e:	9a e2       	ldi	r25, 0x2A	; 42
    d2a0:	8f 93       	push	r24
    d2a2:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    d2a6:	0f 90       	pop	r0
    d2a8:	0f 90       	pop	r0
    d2aa:	0f 90       	pop	r0
    d2ac:	0f 90       	pop	r0
    d2ae:	0f 90       	pop	r0
    d2b0:	0f 90       	pop	r0
    d2b2:	8a 83       	std	Y+2, r24	; 0x02
    d2b4:	9b 83       	std	Y+3, r25	; 0x03
    d2b6:	8a 81       	ldd	r24, Y+2	; 0x02
    d2b8:	9b 81       	ldd	r25, Y+3	; 0x03
    d2ba:	81 38       	cpi	r24, 0x81	; 129
    d2bc:	91 05       	cpc	r25, r1
    d2be:	10 f0       	brcs	.+4      	; 0xd2c4 <init_twi1_hygro+0x4ca>
    d2c0:	80 e8       	ldi	r24, 0x80	; 128
    d2c2:	90 e0       	ldi	r25, 0x00	; 0
    d2c4:	40 e0       	ldi	r20, 0x00	; 0
    d2c6:	68 2f       	mov	r22, r24
    d2c8:	88 eb       	ldi	r24, 0xB8	; 184
    d2ca:	9a e2       	ldi	r25, 0x2A	; 42
    d2cc:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>
    d2d0:	34 c0       	rjmp	.+104    	; 0xd33a <init_twi1_hygro+0x540>
    d2d2:	00 00       	nop
    d2d4:	03 c0       	rjmp	.+6      	; 0xd2dc <init_twi1_hygro+0x4e2>
    d2d6:	00 00       	nop
    d2d8:	01 c0       	rjmp	.+2      	; 0xd2dc <init_twi1_hygro+0x4e2>
    d2da:	00 00       	nop
    d2dc:	89 81       	ldd	r24, Y+1	; 0x01
    d2de:	08 2e       	mov	r0, r24
    d2e0:	00 0c       	add	r0, r0
    d2e2:	99 0b       	sbc	r25, r25
    d2e4:	29 2f       	mov	r18, r25
    d2e6:	2f 93       	push	r18
    d2e8:	8f 93       	push	r24
    d2ea:	8f e8       	ldi	r24, 0x8F	; 143
    d2ec:	99 e3       	ldi	r25, 0x39	; 57
    d2ee:	89 2f       	mov	r24, r25
    d2f0:	8f 93       	push	r24
    d2f2:	8f e8       	ldi	r24, 0x8F	; 143
    d2f4:	99 e3       	ldi	r25, 0x39	; 57
    d2f6:	8f 93       	push	r24
    d2f8:	1f 92       	push	r1
    d2fa:	80 e8       	ldi	r24, 0x80	; 128
    d2fc:	8f 93       	push	r24
    d2fe:	88 eb       	ldi	r24, 0xB8	; 184
    d300:	9a e2       	ldi	r25, 0x2A	; 42
    d302:	89 2f       	mov	r24, r25
    d304:	8f 93       	push	r24
    d306:	88 eb       	ldi	r24, 0xB8	; 184
    d308:	9a e2       	ldi	r25, 0x2A	; 42
    d30a:	8f 93       	push	r24
    d30c:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    d310:	2d b7       	in	r18, 0x3d	; 61
    d312:	3e b7       	in	r19, 0x3e	; 62
    d314:	28 5f       	subi	r18, 0xF8	; 248
    d316:	3f 4f       	sbci	r19, 0xFF	; 255
    d318:	cd bf       	out	0x3d, r28	; 61
    d31a:	de bf       	out	0x3e, r29	; 62
    d31c:	8a 83       	std	Y+2, r24	; 0x02
    d31e:	9b 83       	std	Y+3, r25	; 0x03
    d320:	8a 81       	ldd	r24, Y+2	; 0x02
    d322:	9b 81       	ldd	r25, Y+3	; 0x03
    d324:	81 38       	cpi	r24, 0x81	; 129
    d326:	91 05       	cpc	r25, r1
    d328:	10 f0       	brcs	.+4      	; 0xd32e <init_twi1_hygro+0x534>
    d32a:	80 e8       	ldi	r24, 0x80	; 128
    d32c:	90 e0       	ldi	r25, 0x00	; 0
    d32e:	40 e0       	ldi	r20, 0x00	; 0
    d330:	68 2f       	mov	r22, r24
    d332:	88 eb       	ldi	r24, 0xB8	; 184
    d334:	9a e2       	ldi	r25, 0x2A	; 42
    d336:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>
    d33a:	23 96       	adiw	r28, 0x03	; 3
    d33c:	cd bf       	out	0x3d, r28	; 61
    d33e:	de bf       	out	0x3e, r29	; 62
    d340:	df 91       	pop	r29
    d342:	cf 91       	pop	r28
    d344:	1f 91       	pop	r17
    d346:	0f 91       	pop	r16
    d348:	ff 90       	pop	r15
    d34a:	ef 90       	pop	r14
    d34c:	df 90       	pop	r13
    d34e:	cf 90       	pop	r12
    d350:	bf 90       	pop	r11
    d352:	af 90       	pop	r10
    d354:	9f 90       	pop	r9
    d356:	8f 90       	pop	r8
    d358:	7f 90       	pop	r7
    d35a:	6f 90       	pop	r6
    d35c:	5f 90       	pop	r5
    d35e:	4f 90       	pop	r4
    d360:	3f 90       	pop	r3
    d362:	2f 90       	pop	r2
    d364:	08 95       	ret

0000d366 <twi1_gyro_gyro_offset_set>:
    d366:	cf 93       	push	r28
    d368:	df 93       	push	r29
    d36a:	cd b7       	in	r28, 0x3d	; 61
    d36c:	de b7       	in	r29, 0x3e	; 62
    d36e:	88 e6       	ldi	r24, 0x68	; 104
    d370:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d374:	83 e1       	ldi	r24, 0x13	; 19
    d376:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d37a:	81 e0       	ldi	r24, 0x01	; 1
    d37c:	90 e0       	ldi	r25, 0x00	; 0
    d37e:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d382:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d386:	80 91 37 28 	lds	r24, 0x2837	; 0x802837 <g_twi1_gyro_1_gyro_ofsx>
    d38a:	90 91 38 28 	lds	r25, 0x2838	; 0x802838 <g_twi1_gyro_1_gyro_ofsx+0x1>
    d38e:	89 2f       	mov	r24, r25
    d390:	99 0f       	add	r25, r25
    d392:	99 0b       	sbc	r25, r25
    d394:	80 93 38 2b 	sts	0x2B38, r24	; 0x802b38 <g_twi1_m_data>
    d398:	80 91 37 28 	lds	r24, 0x2837	; 0x802837 <g_twi1_gyro_1_gyro_ofsx>
    d39c:	90 91 38 28 	lds	r25, 0x2838	; 0x802838 <g_twi1_gyro_1_gyro_ofsx+0x1>
    d3a0:	80 93 39 2b 	sts	0x2B39, r24	; 0x802b39 <g_twi1_m_data+0x1>
    d3a4:	80 91 39 28 	lds	r24, 0x2839	; 0x802839 <g_twi1_gyro_1_gyro_ofsy>
    d3a8:	90 91 3a 28 	lds	r25, 0x283A	; 0x80283a <g_twi1_gyro_1_gyro_ofsy+0x1>
    d3ac:	89 2f       	mov	r24, r25
    d3ae:	99 0f       	add	r25, r25
    d3b0:	99 0b       	sbc	r25, r25
    d3b2:	80 93 3a 2b 	sts	0x2B3A, r24	; 0x802b3a <g_twi1_m_data+0x2>
    d3b6:	80 91 39 28 	lds	r24, 0x2839	; 0x802839 <g_twi1_gyro_1_gyro_ofsy>
    d3ba:	90 91 3a 28 	lds	r25, 0x283A	; 0x80283a <g_twi1_gyro_1_gyro_ofsy+0x1>
    d3be:	80 93 3b 2b 	sts	0x2B3B, r24	; 0x802b3b <g_twi1_m_data+0x3>
    d3c2:	80 91 3b 28 	lds	r24, 0x283B	; 0x80283b <g_twi1_gyro_1_gyro_ofsz>
    d3c6:	90 91 3c 28 	lds	r25, 0x283C	; 0x80283c <g_twi1_gyro_1_gyro_ofsz+0x1>
    d3ca:	89 2f       	mov	r24, r25
    d3cc:	99 0f       	add	r25, r25
    d3ce:	99 0b       	sbc	r25, r25
    d3d0:	80 93 3c 2b 	sts	0x2B3C, r24	; 0x802b3c <g_twi1_m_data+0x4>
    d3d4:	80 91 3b 28 	lds	r24, 0x283B	; 0x80283b <g_twi1_gyro_1_gyro_ofsz>
    d3d8:	90 91 3c 28 	lds	r25, 0x283C	; 0x80283c <g_twi1_gyro_1_gyro_ofsz+0x1>
    d3dc:	80 93 3d 2b 	sts	0x2B3D, r24	; 0x802b3d <g_twi1_m_data+0x5>
    d3e0:	86 e0       	ldi	r24, 0x06	; 6
    d3e2:	90 e0       	ldi	r25, 0x00	; 0
    d3e4:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d3e8:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d3ec:	6a e1       	ldi	r22, 0x1A	; 26
    d3ee:	70 e2       	ldi	r23, 0x20	; 32
    d3f0:	80 ea       	ldi	r24, 0xA0	; 160
    d3f2:	94 e0       	ldi	r25, 0x04	; 4
    d3f4:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
    d3f8:	df 91       	pop	r29
    d3fa:	cf 91       	pop	r28
    d3fc:	08 95       	ret

0000d3fe <twi1_gyro_accel_offset_set>:
    d3fe:	cf 93       	push	r28
    d400:	df 93       	push	r29
    d402:	1f 92       	push	r1
    d404:	cd b7       	in	r28, 0x3d	; 61
    d406:	de b7       	in	r29, 0x3e	; 62
    d408:	88 e6       	ldi	r24, 0x68	; 104
    d40a:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d40e:	87 e7       	ldi	r24, 0x77	; 119
    d410:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d414:	81 e0       	ldi	r24, 0x01	; 1
    d416:	90 e0       	ldi	r25, 0x00	; 0
    d418:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d41c:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d420:	80 91 1f 28 	lds	r24, 0x281F	; 0x80281f <g_twi1_gyro_1_accel_ofsx>
    d424:	90 91 20 28 	lds	r25, 0x2820	; 0x802820 <g_twi1_gyro_1_accel_ofsx+0x1>
    d428:	80 78       	andi	r24, 0x80	; 128
    d42a:	9f 77       	andi	r25, 0x7F	; 127
    d42c:	88 0f       	add	r24, r24
    d42e:	89 2f       	mov	r24, r25
    d430:	88 1f       	adc	r24, r24
    d432:	99 0b       	sbc	r25, r25
    d434:	80 93 38 2b 	sts	0x2B38, r24	; 0x802b38 <g_twi1_m_data>
    d438:	80 91 1f 28 	lds	r24, 0x281F	; 0x80281f <g_twi1_gyro_1_accel_ofsx>
    d43c:	90 91 20 28 	lds	r25, 0x2820	; 0x802820 <g_twi1_gyro_1_accel_ofsx+0x1>
    d440:	88 0f       	add	r24, r24
    d442:	80 93 39 2b 	sts	0x2B39, r24	; 0x802b39 <g_twi1_m_data+0x1>
    d446:	82 e0       	ldi	r24, 0x02	; 2
    d448:	90 e0       	ldi	r25, 0x00	; 0
    d44a:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d44e:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d452:	6a e1       	ldi	r22, 0x1A	; 26
    d454:	70 e2       	ldi	r23, 0x20	; 32
    d456:	80 ea       	ldi	r24, 0xA0	; 160
    d458:	94 e0       	ldi	r25, 0x04	; 4
    d45a:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
    d45e:	89 83       	std	Y+1, r24	; 0x01
    d460:	89 81       	ldd	r24, Y+1	; 0x01
    d462:	88 23       	and	r24, r24
    d464:	09 f0       	breq	.+2      	; 0xd468 <twi1_gyro_accel_offset_set+0x6a>
    d466:	3e c0       	rjmp	.+124    	; 0xd4e4 <twi1_gyro_accel_offset_set+0xe6>
    d468:	8a e7       	ldi	r24, 0x7A	; 122
    d46a:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d46e:	80 91 21 28 	lds	r24, 0x2821	; 0x802821 <g_twi1_gyro_1_accel_ofsy>
    d472:	90 91 22 28 	lds	r25, 0x2822	; 0x802822 <g_twi1_gyro_1_accel_ofsy+0x1>
    d476:	80 78       	andi	r24, 0x80	; 128
    d478:	9f 77       	andi	r25, 0x7F	; 127
    d47a:	88 0f       	add	r24, r24
    d47c:	89 2f       	mov	r24, r25
    d47e:	88 1f       	adc	r24, r24
    d480:	99 0b       	sbc	r25, r25
    d482:	80 93 38 2b 	sts	0x2B38, r24	; 0x802b38 <g_twi1_m_data>
    d486:	80 91 21 28 	lds	r24, 0x2821	; 0x802821 <g_twi1_gyro_1_accel_ofsy>
    d48a:	90 91 22 28 	lds	r25, 0x2822	; 0x802822 <g_twi1_gyro_1_accel_ofsy+0x1>
    d48e:	88 0f       	add	r24, r24
    d490:	80 93 39 2b 	sts	0x2B39, r24	; 0x802b39 <g_twi1_m_data+0x1>
    d494:	6a e1       	ldi	r22, 0x1A	; 26
    d496:	70 e2       	ldi	r23, 0x20	; 32
    d498:	80 ea       	ldi	r24, 0xA0	; 160
    d49a:	94 e0       	ldi	r25, 0x04	; 4
    d49c:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
    d4a0:	89 83       	std	Y+1, r24	; 0x01
    d4a2:	89 81       	ldd	r24, Y+1	; 0x01
    d4a4:	88 23       	and	r24, r24
    d4a6:	01 f5       	brne	.+64     	; 0xd4e8 <twi1_gyro_accel_offset_set+0xea>
    d4a8:	8d e7       	ldi	r24, 0x7D	; 125
    d4aa:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d4ae:	80 91 23 28 	lds	r24, 0x2823	; 0x802823 <g_twi1_gyro_1_accel_ofsz>
    d4b2:	90 91 24 28 	lds	r25, 0x2824	; 0x802824 <g_twi1_gyro_1_accel_ofsz+0x1>
    d4b6:	80 78       	andi	r24, 0x80	; 128
    d4b8:	9f 77       	andi	r25, 0x7F	; 127
    d4ba:	88 0f       	add	r24, r24
    d4bc:	89 2f       	mov	r24, r25
    d4be:	88 1f       	adc	r24, r24
    d4c0:	99 0b       	sbc	r25, r25
    d4c2:	80 93 38 2b 	sts	0x2B38, r24	; 0x802b38 <g_twi1_m_data>
    d4c6:	80 91 23 28 	lds	r24, 0x2823	; 0x802823 <g_twi1_gyro_1_accel_ofsz>
    d4ca:	90 91 24 28 	lds	r25, 0x2824	; 0x802824 <g_twi1_gyro_1_accel_ofsz+0x1>
    d4ce:	88 0f       	add	r24, r24
    d4d0:	80 93 39 2b 	sts	0x2B39, r24	; 0x802b39 <g_twi1_m_data+0x1>
    d4d4:	6a e1       	ldi	r22, 0x1A	; 26
    d4d6:	70 e2       	ldi	r23, 0x20	; 32
    d4d8:	80 ea       	ldi	r24, 0xA0	; 160
    d4da:	94 e0       	ldi	r25, 0x04	; 4
    d4dc:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
    d4e0:	89 83       	std	Y+1, r24	; 0x01
    d4e2:	03 c0       	rjmp	.+6      	; 0xd4ea <twi1_gyro_accel_offset_set+0xec>
    d4e4:	00 00       	nop
    d4e6:	01 c0       	rjmp	.+2      	; 0xd4ea <twi1_gyro_accel_offset_set+0xec>
    d4e8:	00 00       	nop
    d4ea:	89 81       	ldd	r24, Y+1	; 0x01
    d4ec:	0f 90       	pop	r0
    d4ee:	df 91       	pop	r29
    d4f0:	cf 91       	pop	r28
    d4f2:	08 95       	ret

0000d4f4 <init_twi1_gyro>:
    d4f4:	2f 92       	push	r2
    d4f6:	3f 92       	push	r3
    d4f8:	4f 92       	push	r4
    d4fa:	5f 92       	push	r5
    d4fc:	6f 92       	push	r6
    d4fe:	7f 92       	push	r7
    d500:	8f 92       	push	r8
    d502:	9f 92       	push	r9
    d504:	af 92       	push	r10
    d506:	bf 92       	push	r11
    d508:	cf 92       	push	r12
    d50a:	df 92       	push	r13
    d50c:	ef 92       	push	r14
    d50e:	ff 92       	push	r15
    d510:	0f 93       	push	r16
    d512:	1f 93       	push	r17
    d514:	cf 93       	push	r28
    d516:	df 93       	push	r29
    d518:	cd b7       	in	r28, 0x3d	; 61
    d51a:	de b7       	in	r29, 0x3e	; 62
    d51c:	c3 54       	subi	r28, 0x43	; 67
    d51e:	d1 09       	sbc	r29, r1
    d520:	cd bf       	out	0x3d, r28	; 61
    d522:	de bf       	out	0x3e, r29	; 62
    d524:	1f 92       	push	r1
    d526:	8c e0       	ldi	r24, 0x0C	; 12
    d528:	8f 93       	push	r24
    d52a:	1f 92       	push	r1
    d52c:	88 e6       	ldi	r24, 0x68	; 104
    d52e:	8f 93       	push	r24
    d530:	84 ed       	ldi	r24, 0xD4	; 212
    d532:	99 e3       	ldi	r25, 0x39	; 57
    d534:	89 2f       	mov	r24, r25
    d536:	8f 93       	push	r24
    d538:	84 ed       	ldi	r24, 0xD4	; 212
    d53a:	99 e3       	ldi	r25, 0x39	; 57
    d53c:	8f 93       	push	r24
    d53e:	1f 92       	push	r1
    d540:	80 e8       	ldi	r24, 0x80	; 128
    d542:	8f 93       	push	r24
    d544:	88 eb       	ldi	r24, 0xB8	; 184
    d546:	9a e2       	ldi	r25, 0x2A	; 42
    d548:	89 2f       	mov	r24, r25
    d54a:	8f 93       	push	r24
    d54c:	88 eb       	ldi	r24, 0xB8	; 184
    d54e:	9a e2       	ldi	r25, 0x2A	; 42
    d550:	8f 93       	push	r24
    d552:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    d556:	2d b7       	in	r18, 0x3d	; 61
    d558:	3e b7       	in	r19, 0x3e	; 62
    d55a:	26 5f       	subi	r18, 0xF6	; 246
    d55c:	3f 4f       	sbci	r19, 0xFF	; 255
    d55e:	cd bf       	out	0x3d, r28	; 61
    d560:	de bf       	out	0x3e, r29	; 62
    d562:	8a 83       	std	Y+2, r24	; 0x02
    d564:	9b 83       	std	Y+3, r25	; 0x03
    d566:	8a 81       	ldd	r24, Y+2	; 0x02
    d568:	9b 81       	ldd	r25, Y+3	; 0x03
    d56a:	81 38       	cpi	r24, 0x81	; 129
    d56c:	91 05       	cpc	r25, r1
    d56e:	10 f0       	brcs	.+4      	; 0xd574 <init_twi1_gyro+0x80>
    d570:	80 e8       	ldi	r24, 0x80	; 128
    d572:	90 e0       	ldi	r25, 0x00	; 0
    d574:	40 e0       	ldi	r20, 0x00	; 0
    d576:	68 2f       	mov	r22, r24
    d578:	88 eb       	ldi	r24, 0xB8	; 184
    d57a:	9a e2       	ldi	r25, 0x2A	; 42
    d57c:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>
    d580:	10 92 10 28 	sts	0x2810, r1	; 0x802810 <g_twi1_gyro_1_version>
    d584:	10 92 4b 28 	sts	0x284B, r1	; 0x80284b <g_twi1_gyro_2_version>
    d588:	88 e6       	ldi	r24, 0x68	; 104
    d58a:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d58e:	8b e6       	ldi	r24, 0x6B	; 107
    d590:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d594:	81 e0       	ldi	r24, 0x01	; 1
    d596:	90 e0       	ldi	r25, 0x00	; 0
    d598:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d59c:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d5a0:	81 e8       	ldi	r24, 0x81	; 129
    d5a2:	80 93 38 2b 	sts	0x2B38, r24	; 0x802b38 <g_twi1_m_data>
    d5a6:	81 e0       	ldi	r24, 0x01	; 1
    d5a8:	90 e0       	ldi	r25, 0x00	; 0
    d5aa:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d5ae:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d5b2:	6a e1       	ldi	r22, 0x1A	; 26
    d5b4:	70 e2       	ldi	r23, 0x20	; 32
    d5b6:	80 ea       	ldi	r24, 0xA0	; 160
    d5b8:	94 e0       	ldi	r25, 0x04	; 4
    d5ba:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
    d5be:	89 83       	std	Y+1, r24	; 0x01
    d5c0:	89 81       	ldd	r24, Y+1	; 0x01
    d5c2:	88 23       	and	r24, r24
    d5c4:	49 f1       	breq	.+82     	; 0xd618 <init_twi1_gyro+0x124>
    d5c6:	81 e1       	ldi	r24, 0x11	; 17
    d5c8:	9a e3       	ldi	r25, 0x3A	; 58
    d5ca:	89 2f       	mov	r24, r25
    d5cc:	8f 93       	push	r24
    d5ce:	81 e1       	ldi	r24, 0x11	; 17
    d5d0:	9a e3       	ldi	r25, 0x3A	; 58
    d5d2:	8f 93       	push	r24
    d5d4:	1f 92       	push	r1
    d5d6:	80 e8       	ldi	r24, 0x80	; 128
    d5d8:	8f 93       	push	r24
    d5da:	88 eb       	ldi	r24, 0xB8	; 184
    d5dc:	9a e2       	ldi	r25, 0x2A	; 42
    d5de:	89 2f       	mov	r24, r25
    d5e0:	8f 93       	push	r24
    d5e2:	88 eb       	ldi	r24, 0xB8	; 184
    d5e4:	9a e2       	ldi	r25, 0x2A	; 42
    d5e6:	8f 93       	push	r24
    d5e8:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    d5ec:	0f 90       	pop	r0
    d5ee:	0f 90       	pop	r0
    d5f0:	0f 90       	pop	r0
    d5f2:	0f 90       	pop	r0
    d5f4:	0f 90       	pop	r0
    d5f6:	0f 90       	pop	r0
    d5f8:	8a 83       	std	Y+2, r24	; 0x02
    d5fa:	9b 83       	std	Y+3, r25	; 0x03
    d5fc:	8a 81       	ldd	r24, Y+2	; 0x02
    d5fe:	9b 81       	ldd	r25, Y+3	; 0x03
    d600:	81 38       	cpi	r24, 0x81	; 129
    d602:	91 05       	cpc	r25, r1
    d604:	10 f0       	brcs	.+4      	; 0xd60a <init_twi1_gyro+0x116>
    d606:	80 e8       	ldi	r24, 0x80	; 128
    d608:	90 e0       	ldi	r25, 0x00	; 0
    d60a:	40 e0       	ldi	r20, 0x00	; 0
    d60c:	68 2f       	mov	r22, r24
    d60e:	88 eb       	ldi	r24, 0xB8	; 184
    d610:	9a e2       	ldi	r25, 0x2A	; 42
    d612:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>
    d616:	5e c5       	rjmp	.+2748   	; 0xe0d4 <init_twi1_gyro+0xbe0>
    d618:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
    d61c:	dc 01       	movw	r26, r24
    d61e:	cb 01       	movw	r24, r22
    d620:	9c 01       	movw	r18, r24
    d622:	ad 01       	movw	r20, r26
    d624:	60 e0       	ldi	r22, 0x00	; 0
    d626:	70 e0       	ldi	r23, 0x00	; 0
    d628:	cb 01       	movw	r24, r22
    d62a:	82 2e       	mov	r8, r18
    d62c:	93 2e       	mov	r9, r19
    d62e:	a4 2e       	mov	r10, r20
    d630:	b5 2e       	mov	r11, r21
    d632:	c6 2e       	mov	r12, r22
    d634:	d7 2e       	mov	r13, r23
    d636:	e8 2e       	mov	r14, r24
    d638:	f9 2e       	mov	r15, r25
    d63a:	28 2d       	mov	r18, r8
    d63c:	39 2d       	mov	r19, r9
    d63e:	4a 2d       	mov	r20, r10
    d640:	5b 2d       	mov	r21, r11
    d642:	6c 2d       	mov	r22, r12
    d644:	7d 2d       	mov	r23, r13
    d646:	8e 2d       	mov	r24, r14
    d648:	9f 2d       	mov	r25, r15
    d64a:	01 e0       	ldi	r16, 0x01	; 1
    d64c:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    d650:	2c 83       	std	Y+4, r18	; 0x04
    d652:	3d 83       	std	Y+5, r19	; 0x05
    d654:	4e 83       	std	Y+6, r20	; 0x06
    d656:	5f 83       	std	Y+7, r21	; 0x07
    d658:	68 87       	std	Y+8, r22	; 0x08
    d65a:	79 87       	std	Y+9, r23	; 0x09
    d65c:	8a 87       	std	Y+10, r24	; 0x0a
    d65e:	9b 87       	std	Y+11, r25	; 0x0b
    d660:	8c 80       	ldd	r8, Y+4	; 0x04
    d662:	9d 80       	ldd	r9, Y+5	; 0x05
    d664:	ae 80       	ldd	r10, Y+6	; 0x06
    d666:	bf 80       	ldd	r11, Y+7	; 0x07
    d668:	c8 84       	ldd	r12, Y+8	; 0x08
    d66a:	d9 84       	ldd	r13, Y+9	; 0x09
    d66c:	ea 84       	ldd	r14, Y+10	; 0x0a
    d66e:	fb 84       	ldd	r15, Y+11	; 0x0b
    d670:	28 2d       	mov	r18, r8
    d672:	39 2d       	mov	r19, r9
    d674:	4a 2d       	mov	r20, r10
    d676:	5b 2d       	mov	r21, r11
    d678:	6c 2d       	mov	r22, r12
    d67a:	7d 2d       	mov	r23, r13
    d67c:	8e 2d       	mov	r24, r14
    d67e:	9f 2d       	mov	r25, r15
    d680:	02 e0       	ldi	r16, 0x02	; 2
    d682:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    d686:	2c 87       	std	Y+12, r18	; 0x0c
    d688:	3d 87       	std	Y+13, r19	; 0x0d
    d68a:	4e 87       	std	Y+14, r20	; 0x0e
    d68c:	5f 87       	std	Y+15, r21	; 0x0f
    d68e:	68 8b       	std	Y+16, r22	; 0x10
    d690:	79 8b       	std	Y+17, r23	; 0x11
    d692:	8a 8b       	std	Y+18, r24	; 0x12
    d694:	9b 8b       	std	Y+19, r25	; 0x13
    d696:	28 2d       	mov	r18, r8
    d698:	39 2d       	mov	r19, r9
    d69a:	4a 2d       	mov	r20, r10
    d69c:	5b 2d       	mov	r21, r11
    d69e:	6c 2d       	mov	r22, r12
    d6a0:	7d 2d       	mov	r23, r13
    d6a2:	8e 2d       	mov	r24, r14
    d6a4:	9f 2d       	mov	r25, r15
    d6a6:	ac 84       	ldd	r10, Y+12	; 0x0c
    d6a8:	bd 84       	ldd	r11, Y+13	; 0x0d
    d6aa:	ce 84       	ldd	r12, Y+14	; 0x0e
    d6ac:	df 84       	ldd	r13, Y+15	; 0x0f
    d6ae:	e8 88       	ldd	r14, Y+16	; 0x10
    d6b0:	f9 88       	ldd	r15, Y+17	; 0x11
    d6b2:	0a 89       	ldd	r16, Y+18	; 0x12
    d6b4:	1b 89       	ldd	r17, Y+19	; 0x13
    d6b6:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    d6ba:	22 2e       	mov	r2, r18
    d6bc:	33 2e       	mov	r3, r19
    d6be:	44 2e       	mov	r4, r20
    d6c0:	55 2e       	mov	r5, r21
    d6c2:	66 2e       	mov	r6, r22
    d6c4:	77 2e       	mov	r7, r23
    d6c6:	88 2e       	mov	r8, r24
    d6c8:	99 2e       	mov	r9, r25
    d6ca:	0f 2e       	mov	r0, r31
    d6cc:	f6 e0       	ldi	r31, 0x06	; 6
    d6ce:	af 2e       	mov	r10, r31
    d6d0:	f0 2d       	mov	r31, r0
    d6d2:	b1 2c       	mov	r11, r1
    d6d4:	c1 2c       	mov	r12, r1
    d6d6:	d1 2c       	mov	r13, r1
    d6d8:	e1 2c       	mov	r14, r1
    d6da:	f1 2c       	mov	r15, r1
    d6dc:	00 e0       	ldi	r16, 0x00	; 0
    d6de:	10 e0       	ldi	r17, 0x00	; 0
    d6e0:	22 2d       	mov	r18, r2
    d6e2:	33 2d       	mov	r19, r3
    d6e4:	44 2d       	mov	r20, r4
    d6e6:	55 2d       	mov	r21, r5
    d6e8:	66 2d       	mov	r22, r6
    d6ea:	77 2d       	mov	r23, r7
    d6ec:	88 2d       	mov	r24, r8
    d6ee:	99 2d       	mov	r25, r9
    d6f0:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    d6f4:	22 2e       	mov	r2, r18
    d6f6:	33 2e       	mov	r3, r19
    d6f8:	44 2e       	mov	r4, r20
    d6fa:	55 2e       	mov	r5, r21
    d6fc:	66 2e       	mov	r6, r22
    d6fe:	77 2e       	mov	r7, r23
    d700:	88 2e       	mov	r8, r24
    d702:	99 2e       	mov	r9, r25
    d704:	a2 2c       	mov	r10, r2
    d706:	b3 2c       	mov	r11, r3
    d708:	c4 2c       	mov	r12, r4
    d70a:	d5 2c       	mov	r13, r5
    d70c:	e6 2c       	mov	r14, r6
    d70e:	f7 2c       	mov	r15, r7
    d710:	08 2d       	mov	r16, r8
    d712:	19 2d       	mov	r17, r9
    d714:	2a 2d       	mov	r18, r10
    d716:	3b 2d       	mov	r19, r11
    d718:	4c 2d       	mov	r20, r12
    d71a:	5d 2d       	mov	r21, r13
    d71c:	6e 2d       	mov	r22, r14
    d71e:	7f 2d       	mov	r23, r15
    d720:	80 2f       	mov	r24, r16
    d722:	91 2f       	mov	r25, r17
    d724:	29 51       	subi	r18, 0x19	; 25
    d726:	3c 4f       	sbci	r19, 0xFC	; 252
    d728:	4f 4f       	sbci	r20, 0xFF	; 255
    d72a:	5f 4f       	sbci	r21, 0xFF	; 255
    d72c:	6f 4f       	sbci	r22, 0xFF	; 255
    d72e:	7f 4f       	sbci	r23, 0xFF	; 255
    d730:	8f 4f       	sbci	r24, 0xFF	; 255
    d732:	9f 4f       	sbci	r25, 0xFF	; 255
    d734:	a2 2e       	mov	r10, r18
    d736:	b3 2e       	mov	r11, r19
    d738:	c4 2e       	mov	r12, r20
    d73a:	d5 2e       	mov	r13, r21
    d73c:	e6 2e       	mov	r14, r22
    d73e:	f7 2e       	mov	r15, r23
    d740:	08 2f       	mov	r16, r24
    d742:	19 2f       	mov	r17, r25
    d744:	2a 2d       	mov	r18, r10
    d746:	3b 2d       	mov	r19, r11
    d748:	4c 2d       	mov	r20, r12
    d74a:	5d 2d       	mov	r21, r13
    d74c:	6e 2d       	mov	r22, r14
    d74e:	7f 2d       	mov	r23, r15
    d750:	80 2f       	mov	r24, r16
    d752:	91 2f       	mov	r25, r17
    d754:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    d758:	dc 01       	movw	r26, r24
    d75a:	cb 01       	movw	r24, r22
    d75c:	20 e0       	ldi	r18, 0x00	; 0
    d75e:	30 e0       	ldi	r19, 0x00	; 0
    d760:	4a e7       	ldi	r20, 0x7A	; 122
    d762:	54 e4       	ldi	r21, 0x44	; 68
    d764:	bc 01       	movw	r22, r24
    d766:	cd 01       	movw	r24, r26
    d768:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    d76c:	dc 01       	movw	r26, r24
    d76e:	cb 01       	movw	r24, r22
    d770:	bc 01       	movw	r22, r24
    d772:	cd 01       	movw	r24, r26
    d774:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    d778:	a2 2e       	mov	r10, r18
    d77a:	b3 2e       	mov	r11, r19
    d77c:	c4 2e       	mov	r12, r20
    d77e:	d5 2e       	mov	r13, r21
    d780:	e6 2e       	mov	r14, r22
    d782:	f7 2e       	mov	r15, r23
    d784:	08 2f       	mov	r16, r24
    d786:	19 2f       	mov	r17, r25
    d788:	d6 01       	movw	r26, r12
    d78a:	c5 01       	movw	r24, r10
    d78c:	bc 01       	movw	r22, r24
    d78e:	cd 01       	movw	r24, r26
    d790:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
    d794:	88 e6       	ldi	r24, 0x68	; 104
    d796:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d79a:	85 e7       	ldi	r24, 0x75	; 117
    d79c:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d7a0:	81 e0       	ldi	r24, 0x01	; 1
    d7a2:	90 e0       	ldi	r25, 0x00	; 0
    d7a4:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d7a8:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d7ac:	81 e0       	ldi	r24, 0x01	; 1
    d7ae:	90 e0       	ldi	r25, 0x00	; 0
    d7b0:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d7b4:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d7b8:	6a e1       	ldi	r22, 0x1A	; 26
    d7ba:	70 e2       	ldi	r23, 0x20	; 32
    d7bc:	80 ea       	ldi	r24, 0xA0	; 160
    d7be:	94 e0       	ldi	r25, 0x04	; 4
    d7c0:	0e 94 7d 5f 	call	0xbefa	; 0xbefa <twi_master_read>
    d7c4:	89 83       	std	Y+1, r24	; 0x01
    d7c6:	89 81       	ldd	r24, Y+1	; 0x01
    d7c8:	88 23       	and	r24, r24
    d7ca:	09 f0       	breq	.+2      	; 0xd7ce <init_twi1_gyro+0x2da>
    d7cc:	66 c4       	rjmp	.+2252   	; 0xe09a <init_twi1_gyro+0xba6>
    d7ce:	80 91 38 2b 	lds	r24, 0x2B38	; 0x802b38 <g_twi1_m_data>
    d7d2:	80 93 10 28 	sts	0x2810, r24	; 0x802810 <g_twi1_gyro_1_version>
    d7d6:	88 e6       	ldi	r24, 0x68	; 104
    d7d8:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d7dc:	87 e3       	ldi	r24, 0x37	; 55
    d7de:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d7e2:	81 e0       	ldi	r24, 0x01	; 1
    d7e4:	90 e0       	ldi	r25, 0x00	; 0
    d7e6:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d7ea:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d7ee:	82 e0       	ldi	r24, 0x02	; 2
    d7f0:	80 93 38 2b 	sts	0x2B38, r24	; 0x802b38 <g_twi1_m_data>
    d7f4:	81 e0       	ldi	r24, 0x01	; 1
    d7f6:	90 e0       	ldi	r25, 0x00	; 0
    d7f8:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d7fc:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d800:	6a e1       	ldi	r22, 0x1A	; 26
    d802:	70 e2       	ldi	r23, 0x20	; 32
    d804:	80 ea       	ldi	r24, 0xA0	; 160
    d806:	94 e0       	ldi	r25, 0x04	; 4
    d808:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
    d80c:	89 83       	std	Y+1, r24	; 0x01
    d80e:	89 81       	ldd	r24, Y+1	; 0x01
    d810:	88 23       	and	r24, r24
    d812:	09 f0       	breq	.+2      	; 0xd816 <init_twi1_gyro+0x322>
    d814:	44 c4       	rjmp	.+2184   	; 0xe09e <init_twi1_gyro+0xbaa>
    d816:	8c e0       	ldi	r24, 0x0C	; 12
    d818:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d81c:	8b e0       	ldi	r24, 0x0B	; 11
    d81e:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d822:	81 e0       	ldi	r24, 0x01	; 1
    d824:	90 e0       	ldi	r25, 0x00	; 0
    d826:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d82a:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d82e:	81 e0       	ldi	r24, 0x01	; 1
    d830:	80 93 38 2b 	sts	0x2B38, r24	; 0x802b38 <g_twi1_m_data>
    d834:	81 e0       	ldi	r24, 0x01	; 1
    d836:	90 e0       	ldi	r25, 0x00	; 0
    d838:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d83c:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d840:	6a e1       	ldi	r22, 0x1A	; 26
    d842:	70 e2       	ldi	r23, 0x20	; 32
    d844:	80 ea       	ldi	r24, 0xA0	; 160
    d846:	94 e0       	ldi	r25, 0x04	; 4
    d848:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
    d84c:	89 83       	std	Y+1, r24	; 0x01
    d84e:	89 81       	ldd	r24, Y+1	; 0x01
    d850:	88 23       	and	r24, r24
    d852:	09 f0       	breq	.+2      	; 0xd856 <init_twi1_gyro+0x362>
    d854:	26 c4       	rjmp	.+2124   	; 0xe0a2 <init_twi1_gyro+0xbae>
    d856:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
    d85a:	dc 01       	movw	r26, r24
    d85c:	cb 01       	movw	r24, r22
    d85e:	9c 01       	movw	r18, r24
    d860:	ad 01       	movw	r20, r26
    d862:	60 e0       	ldi	r22, 0x00	; 0
    d864:	70 e0       	ldi	r23, 0x00	; 0
    d866:	cb 01       	movw	r24, r22
    d868:	82 2e       	mov	r8, r18
    d86a:	93 2e       	mov	r9, r19
    d86c:	a4 2e       	mov	r10, r20
    d86e:	b5 2e       	mov	r11, r21
    d870:	c6 2e       	mov	r12, r22
    d872:	d7 2e       	mov	r13, r23
    d874:	e8 2e       	mov	r14, r24
    d876:	f9 2e       	mov	r15, r25
    d878:	28 2d       	mov	r18, r8
    d87a:	39 2d       	mov	r19, r9
    d87c:	4a 2d       	mov	r20, r10
    d87e:	5b 2d       	mov	r21, r11
    d880:	6c 2d       	mov	r22, r12
    d882:	7d 2d       	mov	r23, r13
    d884:	8e 2d       	mov	r24, r14
    d886:	9f 2d       	mov	r25, r15
    d888:	01 e0       	ldi	r16, 0x01	; 1
    d88a:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    d88e:	2c 8b       	std	Y+20, r18	; 0x14
    d890:	3d 8b       	std	Y+21, r19	; 0x15
    d892:	4e 8b       	std	Y+22, r20	; 0x16
    d894:	5f 8b       	std	Y+23, r21	; 0x17
    d896:	68 8f       	std	Y+24, r22	; 0x18
    d898:	79 8f       	std	Y+25, r23	; 0x19
    d89a:	8a 8f       	std	Y+26, r24	; 0x1a
    d89c:	9b 8f       	std	Y+27, r25	; 0x1b
    d89e:	8c 88       	ldd	r8, Y+20	; 0x14
    d8a0:	9d 88       	ldd	r9, Y+21	; 0x15
    d8a2:	ae 88       	ldd	r10, Y+22	; 0x16
    d8a4:	bf 88       	ldd	r11, Y+23	; 0x17
    d8a6:	c8 8c       	ldd	r12, Y+24	; 0x18
    d8a8:	d9 8c       	ldd	r13, Y+25	; 0x19
    d8aa:	ea 8c       	ldd	r14, Y+26	; 0x1a
    d8ac:	fb 8c       	ldd	r15, Y+27	; 0x1b
    d8ae:	28 2d       	mov	r18, r8
    d8b0:	39 2d       	mov	r19, r9
    d8b2:	4a 2d       	mov	r20, r10
    d8b4:	5b 2d       	mov	r21, r11
    d8b6:	6c 2d       	mov	r22, r12
    d8b8:	7d 2d       	mov	r23, r13
    d8ba:	8e 2d       	mov	r24, r14
    d8bc:	9f 2d       	mov	r25, r15
    d8be:	02 e0       	ldi	r16, 0x02	; 2
    d8c0:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    d8c4:	2c 8f       	std	Y+28, r18	; 0x1c
    d8c6:	3d 8f       	std	Y+29, r19	; 0x1d
    d8c8:	4e 8f       	std	Y+30, r20	; 0x1e
    d8ca:	5f 8f       	std	Y+31, r21	; 0x1f
    d8cc:	68 a3       	std	Y+32, r22	; 0x20
    d8ce:	79 a3       	std	Y+33, r23	; 0x21
    d8d0:	8a a3       	std	Y+34, r24	; 0x22
    d8d2:	9b a3       	std	Y+35, r25	; 0x23
    d8d4:	28 2d       	mov	r18, r8
    d8d6:	39 2d       	mov	r19, r9
    d8d8:	4a 2d       	mov	r20, r10
    d8da:	5b 2d       	mov	r21, r11
    d8dc:	6c 2d       	mov	r22, r12
    d8de:	7d 2d       	mov	r23, r13
    d8e0:	8e 2d       	mov	r24, r14
    d8e2:	9f 2d       	mov	r25, r15
    d8e4:	ac 8c       	ldd	r10, Y+28	; 0x1c
    d8e6:	bd 8c       	ldd	r11, Y+29	; 0x1d
    d8e8:	ce 8c       	ldd	r12, Y+30	; 0x1e
    d8ea:	df 8c       	ldd	r13, Y+31	; 0x1f
    d8ec:	e8 a0       	ldd	r14, Y+32	; 0x20
    d8ee:	f9 a0       	ldd	r15, Y+33	; 0x21
    d8f0:	0a a1       	ldd	r16, Y+34	; 0x22
    d8f2:	1b a1       	ldd	r17, Y+35	; 0x23
    d8f4:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    d8f8:	22 2e       	mov	r2, r18
    d8fa:	33 2e       	mov	r3, r19
    d8fc:	44 2e       	mov	r4, r20
    d8fe:	55 2e       	mov	r5, r21
    d900:	66 2e       	mov	r6, r22
    d902:	77 2e       	mov	r7, r23
    d904:	88 2e       	mov	r8, r24
    d906:	99 2e       	mov	r9, r25
    d908:	0f 2e       	mov	r0, r31
    d90a:	f6 e0       	ldi	r31, 0x06	; 6
    d90c:	af 2e       	mov	r10, r31
    d90e:	f0 2d       	mov	r31, r0
    d910:	b1 2c       	mov	r11, r1
    d912:	c1 2c       	mov	r12, r1
    d914:	d1 2c       	mov	r13, r1
    d916:	e1 2c       	mov	r14, r1
    d918:	f1 2c       	mov	r15, r1
    d91a:	00 e0       	ldi	r16, 0x00	; 0
    d91c:	10 e0       	ldi	r17, 0x00	; 0
    d91e:	22 2d       	mov	r18, r2
    d920:	33 2d       	mov	r19, r3
    d922:	44 2d       	mov	r20, r4
    d924:	55 2d       	mov	r21, r5
    d926:	66 2d       	mov	r22, r6
    d928:	77 2d       	mov	r23, r7
    d92a:	88 2d       	mov	r24, r8
    d92c:	99 2d       	mov	r25, r9
    d92e:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    d932:	22 2e       	mov	r2, r18
    d934:	33 2e       	mov	r3, r19
    d936:	44 2e       	mov	r4, r20
    d938:	55 2e       	mov	r5, r21
    d93a:	66 2e       	mov	r6, r22
    d93c:	77 2e       	mov	r7, r23
    d93e:	88 2e       	mov	r8, r24
    d940:	99 2e       	mov	r9, r25
    d942:	a2 2c       	mov	r10, r2
    d944:	b3 2c       	mov	r11, r3
    d946:	c4 2c       	mov	r12, r4
    d948:	d5 2c       	mov	r13, r5
    d94a:	e6 2c       	mov	r14, r6
    d94c:	f7 2c       	mov	r15, r7
    d94e:	08 2d       	mov	r16, r8
    d950:	19 2d       	mov	r17, r9
    d952:	2a 2d       	mov	r18, r10
    d954:	3b 2d       	mov	r19, r11
    d956:	4c 2d       	mov	r20, r12
    d958:	5d 2d       	mov	r21, r13
    d95a:	6e 2d       	mov	r22, r14
    d95c:	7f 2d       	mov	r23, r15
    d95e:	80 2f       	mov	r24, r16
    d960:	91 2f       	mov	r25, r17
    d962:	29 51       	subi	r18, 0x19	; 25
    d964:	3c 4f       	sbci	r19, 0xFC	; 252
    d966:	4f 4f       	sbci	r20, 0xFF	; 255
    d968:	5f 4f       	sbci	r21, 0xFF	; 255
    d96a:	6f 4f       	sbci	r22, 0xFF	; 255
    d96c:	7f 4f       	sbci	r23, 0xFF	; 255
    d96e:	8f 4f       	sbci	r24, 0xFF	; 255
    d970:	9f 4f       	sbci	r25, 0xFF	; 255
    d972:	a2 2e       	mov	r10, r18
    d974:	b3 2e       	mov	r11, r19
    d976:	c4 2e       	mov	r12, r20
    d978:	d5 2e       	mov	r13, r21
    d97a:	e6 2e       	mov	r14, r22
    d97c:	f7 2e       	mov	r15, r23
    d97e:	08 2f       	mov	r16, r24
    d980:	19 2f       	mov	r17, r25
    d982:	2a 2d       	mov	r18, r10
    d984:	3b 2d       	mov	r19, r11
    d986:	4c 2d       	mov	r20, r12
    d988:	5d 2d       	mov	r21, r13
    d98a:	6e 2d       	mov	r22, r14
    d98c:	7f 2d       	mov	r23, r15
    d98e:	80 2f       	mov	r24, r16
    d990:	91 2f       	mov	r25, r17
    d992:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    d996:	dc 01       	movw	r26, r24
    d998:	cb 01       	movw	r24, r22
    d99a:	20 e0       	ldi	r18, 0x00	; 0
    d99c:	30 e0       	ldi	r19, 0x00	; 0
    d99e:	4a e7       	ldi	r20, 0x7A	; 122
    d9a0:	54 e4       	ldi	r21, 0x44	; 68
    d9a2:	bc 01       	movw	r22, r24
    d9a4:	cd 01       	movw	r24, r26
    d9a6:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    d9aa:	dc 01       	movw	r26, r24
    d9ac:	cb 01       	movw	r24, r22
    d9ae:	bc 01       	movw	r22, r24
    d9b0:	cd 01       	movw	r24, r26
    d9b2:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    d9b6:	a2 2e       	mov	r10, r18
    d9b8:	b3 2e       	mov	r11, r19
    d9ba:	c4 2e       	mov	r12, r20
    d9bc:	d5 2e       	mov	r13, r21
    d9be:	e6 2e       	mov	r14, r22
    d9c0:	f7 2e       	mov	r15, r23
    d9c2:	08 2f       	mov	r16, r24
    d9c4:	19 2f       	mov	r17, r25
    d9c6:	d6 01       	movw	r26, r12
    d9c8:	c5 01       	movw	r24, r10
    d9ca:	bc 01       	movw	r22, r24
    d9cc:	cd 01       	movw	r24, r26
    d9ce:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
    d9d2:	8c e0       	ldi	r24, 0x0C	; 12
    d9d4:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d9d8:	10 92 1b 20 	sts	0x201B, r1	; 0x80201b <g_twi1_packet+0x1>
    d9dc:	81 e0       	ldi	r24, 0x01	; 1
    d9de:	90 e0       	ldi	r25, 0x00	; 0
    d9e0:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d9e4:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d9e8:	81 e0       	ldi	r24, 0x01	; 1
    d9ea:	90 e0       	ldi	r25, 0x00	; 0
    d9ec:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d9f0:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d9f4:	6a e1       	ldi	r22, 0x1A	; 26
    d9f6:	70 e2       	ldi	r23, 0x20	; 32
    d9f8:	80 ea       	ldi	r24, 0xA0	; 160
    d9fa:	94 e0       	ldi	r25, 0x04	; 4
    d9fc:	0e 94 7d 5f 	call	0xbefa	; 0xbefa <twi_master_read>
    da00:	89 83       	std	Y+1, r24	; 0x01
    da02:	89 81       	ldd	r24, Y+1	; 0x01
    da04:	88 23       	and	r24, r24
    da06:	09 f0       	breq	.+2      	; 0xda0a <init_twi1_gyro+0x516>
    da08:	4e c3       	rjmp	.+1692   	; 0xe0a6 <init_twi1_gyro+0xbb2>
    da0a:	80 91 38 2b 	lds	r24, 0x2B38	; 0x802b38 <g_twi1_m_data>
    da0e:	80 93 4b 28 	sts	0x284B, r24	; 0x80284b <g_twi1_gyro_2_version>
    da12:	80 91 4b 28 	lds	r24, 0x284B	; 0x80284b <g_twi1_gyro_2_version>
    da16:	28 2f       	mov	r18, r24
    da18:	30 e0       	ldi	r19, 0x00	; 0
    da1a:	80 91 10 28 	lds	r24, 0x2810	; 0x802810 <g_twi1_gyro_1_version>
    da1e:	88 2f       	mov	r24, r24
    da20:	90 e0       	ldi	r25, 0x00	; 0
    da22:	43 2f       	mov	r20, r19
    da24:	4f 93       	push	r20
    da26:	2f 93       	push	r18
    da28:	29 2f       	mov	r18, r25
    da2a:	2f 93       	push	r18
    da2c:	8f 93       	push	r24
    da2e:	8b e4       	ldi	r24, 0x4B	; 75
    da30:	9a e3       	ldi	r25, 0x3A	; 58
    da32:	89 2f       	mov	r24, r25
    da34:	8f 93       	push	r24
    da36:	8b e4       	ldi	r24, 0x4B	; 75
    da38:	9a e3       	ldi	r25, 0x3A	; 58
    da3a:	8f 93       	push	r24
    da3c:	1f 92       	push	r1
    da3e:	80 e8       	ldi	r24, 0x80	; 128
    da40:	8f 93       	push	r24
    da42:	88 eb       	ldi	r24, 0xB8	; 184
    da44:	9a e2       	ldi	r25, 0x2A	; 42
    da46:	89 2f       	mov	r24, r25
    da48:	8f 93       	push	r24
    da4a:	88 eb       	ldi	r24, 0xB8	; 184
    da4c:	9a e2       	ldi	r25, 0x2A	; 42
    da4e:	8f 93       	push	r24
    da50:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    da54:	2d b7       	in	r18, 0x3d	; 61
    da56:	3e b7       	in	r19, 0x3e	; 62
    da58:	26 5f       	subi	r18, 0xF6	; 246
    da5a:	3f 4f       	sbci	r19, 0xFF	; 255
    da5c:	cd bf       	out	0x3d, r28	; 61
    da5e:	de bf       	out	0x3e, r29	; 62
    da60:	8a 83       	std	Y+2, r24	; 0x02
    da62:	9b 83       	std	Y+3, r25	; 0x03
    da64:	8a 81       	ldd	r24, Y+2	; 0x02
    da66:	9b 81       	ldd	r25, Y+3	; 0x03
    da68:	81 38       	cpi	r24, 0x81	; 129
    da6a:	91 05       	cpc	r25, r1
    da6c:	10 f0       	brcs	.+4      	; 0xda72 <init_twi1_gyro+0x57e>
    da6e:	80 e8       	ldi	r24, 0x80	; 128
    da70:	90 e0       	ldi	r25, 0x00	; 0
    da72:	40 e0       	ldi	r20, 0x00	; 0
    da74:	68 2f       	mov	r22, r24
    da76:	88 eb       	ldi	r24, 0xB8	; 184
    da78:	9a e2       	ldi	r25, 0x2A	; 42
    da7a:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>
    da7e:	8c e0       	ldi	r24, 0x0C	; 12
    da80:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    da84:	8a e0       	ldi	r24, 0x0A	; 10
    da86:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    da8a:	81 e0       	ldi	r24, 0x01	; 1
    da8c:	90 e0       	ldi	r25, 0x00	; 0
    da8e:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    da92:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    da96:	8f e1       	ldi	r24, 0x1F	; 31
    da98:	80 93 38 2b 	sts	0x2B38, r24	; 0x802b38 <g_twi1_m_data>
    da9c:	81 e0       	ldi	r24, 0x01	; 1
    da9e:	90 e0       	ldi	r25, 0x00	; 0
    daa0:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    daa4:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    daa8:	6a e1       	ldi	r22, 0x1A	; 26
    daaa:	70 e2       	ldi	r23, 0x20	; 32
    daac:	80 ea       	ldi	r24, 0xA0	; 160
    daae:	94 e0       	ldi	r25, 0x04	; 4
    dab0:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
    dab4:	89 83       	std	Y+1, r24	; 0x01
    dab6:	89 81       	ldd	r24, Y+1	; 0x01
    dab8:	88 23       	and	r24, r24
    daba:	09 f0       	breq	.+2      	; 0xdabe <init_twi1_gyro+0x5ca>
    dabc:	f6 c2       	rjmp	.+1516   	; 0xe0aa <init_twi1_gyro+0xbb6>
    dabe:	8c e0       	ldi	r24, 0x0C	; 12
    dac0:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    dac4:	80 e1       	ldi	r24, 0x10	; 16
    dac6:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    daca:	81 e0       	ldi	r24, 0x01	; 1
    dacc:	90 e0       	ldi	r25, 0x00	; 0
    dace:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    dad2:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    dad6:	83 e0       	ldi	r24, 0x03	; 3
    dad8:	90 e0       	ldi	r25, 0x00	; 0
    dada:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    dade:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    dae2:	6a e1       	ldi	r22, 0x1A	; 26
    dae4:	70 e2       	ldi	r23, 0x20	; 32
    dae6:	80 ea       	ldi	r24, 0xA0	; 160
    dae8:	94 e0       	ldi	r25, 0x04	; 4
    daea:	0e 94 7d 5f 	call	0xbefa	; 0xbefa <twi_master_read>
    daee:	89 83       	std	Y+1, r24	; 0x01
    daf0:	89 81       	ldd	r24, Y+1	; 0x01
    daf2:	88 23       	and	r24, r24
    daf4:	09 f0       	breq	.+2      	; 0xdaf8 <init_twi1_gyro+0x604>
    daf6:	db c2       	rjmp	.+1462   	; 0xe0ae <init_twi1_gyro+0xbba>
    daf8:	80 91 38 2b 	lds	r24, 0x2B38	; 0x802b38 <g_twi1_m_data>
    dafc:	80 93 4c 28 	sts	0x284C, r24	; 0x80284c <g_twi1_gyro_2_asax>
    db00:	80 91 39 2b 	lds	r24, 0x2B39	; 0x802b39 <g_twi1_m_data+0x1>
    db04:	80 93 4d 28 	sts	0x284D, r24	; 0x80284d <g_twi1_gyro_2_asay>
    db08:	80 91 3a 2b 	lds	r24, 0x2B3A	; 0x802b3a <g_twi1_m_data+0x2>
    db0c:	80 93 4e 28 	sts	0x284E, r24	; 0x80284e <g_twi1_gyro_2_asaz>
    db10:	8c e0       	ldi	r24, 0x0C	; 12
    db12:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    db16:	8a e0       	ldi	r24, 0x0A	; 10
    db18:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    db1c:	81 e0       	ldi	r24, 0x01	; 1
    db1e:	90 e0       	ldi	r25, 0x00	; 0
    db20:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    db24:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    db28:	80 e1       	ldi	r24, 0x10	; 16
    db2a:	80 93 38 2b 	sts	0x2B38, r24	; 0x802b38 <g_twi1_m_data>
    db2e:	81 e0       	ldi	r24, 0x01	; 1
    db30:	90 e0       	ldi	r25, 0x00	; 0
    db32:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    db36:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    db3a:	6a e1       	ldi	r22, 0x1A	; 26
    db3c:	70 e2       	ldi	r23, 0x20	; 32
    db3e:	80 ea       	ldi	r24, 0xA0	; 160
    db40:	94 e0       	ldi	r25, 0x04	; 4
    db42:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
    db46:	89 83       	std	Y+1, r24	; 0x01
    db48:	89 81       	ldd	r24, Y+1	; 0x01
    db4a:	88 23       	and	r24, r24
    db4c:	09 f0       	breq	.+2      	; 0xdb50 <init_twi1_gyro+0x65c>
    db4e:	b1 c2       	rjmp	.+1378   	; 0xe0b2 <init_twi1_gyro+0xbbe>
    db50:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
    db54:	dc 01       	movw	r26, r24
    db56:	cb 01       	movw	r24, r22
    db58:	9c 01       	movw	r18, r24
    db5a:	ad 01       	movw	r20, r26
    db5c:	60 e0       	ldi	r22, 0x00	; 0
    db5e:	70 e0       	ldi	r23, 0x00	; 0
    db60:	cb 01       	movw	r24, r22
    db62:	82 2e       	mov	r8, r18
    db64:	93 2e       	mov	r9, r19
    db66:	a4 2e       	mov	r10, r20
    db68:	b5 2e       	mov	r11, r21
    db6a:	c6 2e       	mov	r12, r22
    db6c:	d7 2e       	mov	r13, r23
    db6e:	e8 2e       	mov	r14, r24
    db70:	f9 2e       	mov	r15, r25
    db72:	28 2d       	mov	r18, r8
    db74:	39 2d       	mov	r19, r9
    db76:	4a 2d       	mov	r20, r10
    db78:	5b 2d       	mov	r21, r11
    db7a:	6c 2d       	mov	r22, r12
    db7c:	7d 2d       	mov	r23, r13
    db7e:	8e 2d       	mov	r24, r14
    db80:	9f 2d       	mov	r25, r15
    db82:	01 e0       	ldi	r16, 0x01	; 1
    db84:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    db88:	2c a3       	std	Y+36, r18	; 0x24
    db8a:	3d a3       	std	Y+37, r19	; 0x25
    db8c:	4e a3       	std	Y+38, r20	; 0x26
    db8e:	5f a3       	std	Y+39, r21	; 0x27
    db90:	68 a7       	std	Y+40, r22	; 0x28
    db92:	79 a7       	std	Y+41, r23	; 0x29
    db94:	8a a7       	std	Y+42, r24	; 0x2a
    db96:	9b a7       	std	Y+43, r25	; 0x2b
    db98:	8c a0       	ldd	r8, Y+36	; 0x24
    db9a:	9d a0       	ldd	r9, Y+37	; 0x25
    db9c:	ae a0       	ldd	r10, Y+38	; 0x26
    db9e:	bf a0       	ldd	r11, Y+39	; 0x27
    dba0:	c8 a4       	ldd	r12, Y+40	; 0x28
    dba2:	d9 a4       	ldd	r13, Y+41	; 0x29
    dba4:	ea a4       	ldd	r14, Y+42	; 0x2a
    dba6:	fb a4       	ldd	r15, Y+43	; 0x2b
    dba8:	28 2d       	mov	r18, r8
    dbaa:	39 2d       	mov	r19, r9
    dbac:	4a 2d       	mov	r20, r10
    dbae:	5b 2d       	mov	r21, r11
    dbb0:	6c 2d       	mov	r22, r12
    dbb2:	7d 2d       	mov	r23, r13
    dbb4:	8e 2d       	mov	r24, r14
    dbb6:	9f 2d       	mov	r25, r15
    dbb8:	02 e0       	ldi	r16, 0x02	; 2
    dbba:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    dbbe:	2c a7       	std	Y+44, r18	; 0x2c
    dbc0:	3d a7       	std	Y+45, r19	; 0x2d
    dbc2:	4e a7       	std	Y+46, r20	; 0x2e
    dbc4:	5f a7       	std	Y+47, r21	; 0x2f
    dbc6:	68 ab       	std	Y+48, r22	; 0x30
    dbc8:	79 ab       	std	Y+49, r23	; 0x31
    dbca:	8a ab       	std	Y+50, r24	; 0x32
    dbcc:	9b ab       	std	Y+51, r25	; 0x33
    dbce:	28 2d       	mov	r18, r8
    dbd0:	39 2d       	mov	r19, r9
    dbd2:	4a 2d       	mov	r20, r10
    dbd4:	5b 2d       	mov	r21, r11
    dbd6:	6c 2d       	mov	r22, r12
    dbd8:	7d 2d       	mov	r23, r13
    dbda:	8e 2d       	mov	r24, r14
    dbdc:	9f 2d       	mov	r25, r15
    dbde:	ac a4       	ldd	r10, Y+44	; 0x2c
    dbe0:	bd a4       	ldd	r11, Y+45	; 0x2d
    dbe2:	ce a4       	ldd	r12, Y+46	; 0x2e
    dbe4:	df a4       	ldd	r13, Y+47	; 0x2f
    dbe6:	e8 a8       	ldd	r14, Y+48	; 0x30
    dbe8:	f9 a8       	ldd	r15, Y+49	; 0x31
    dbea:	0a a9       	ldd	r16, Y+50	; 0x32
    dbec:	1b a9       	ldd	r17, Y+51	; 0x33
    dbee:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    dbf2:	22 2e       	mov	r2, r18
    dbf4:	33 2e       	mov	r3, r19
    dbf6:	44 2e       	mov	r4, r20
    dbf8:	55 2e       	mov	r5, r21
    dbfa:	66 2e       	mov	r6, r22
    dbfc:	77 2e       	mov	r7, r23
    dbfe:	88 2e       	mov	r8, r24
    dc00:	99 2e       	mov	r9, r25
    dc02:	0f 2e       	mov	r0, r31
    dc04:	f6 e0       	ldi	r31, 0x06	; 6
    dc06:	af 2e       	mov	r10, r31
    dc08:	f0 2d       	mov	r31, r0
    dc0a:	b1 2c       	mov	r11, r1
    dc0c:	c1 2c       	mov	r12, r1
    dc0e:	d1 2c       	mov	r13, r1
    dc10:	e1 2c       	mov	r14, r1
    dc12:	f1 2c       	mov	r15, r1
    dc14:	00 e0       	ldi	r16, 0x00	; 0
    dc16:	10 e0       	ldi	r17, 0x00	; 0
    dc18:	22 2d       	mov	r18, r2
    dc1a:	33 2d       	mov	r19, r3
    dc1c:	44 2d       	mov	r20, r4
    dc1e:	55 2d       	mov	r21, r5
    dc20:	66 2d       	mov	r22, r6
    dc22:	77 2d       	mov	r23, r7
    dc24:	88 2d       	mov	r24, r8
    dc26:	99 2d       	mov	r25, r9
    dc28:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    dc2c:	22 2e       	mov	r2, r18
    dc2e:	33 2e       	mov	r3, r19
    dc30:	44 2e       	mov	r4, r20
    dc32:	55 2e       	mov	r5, r21
    dc34:	66 2e       	mov	r6, r22
    dc36:	77 2e       	mov	r7, r23
    dc38:	88 2e       	mov	r8, r24
    dc3a:	99 2e       	mov	r9, r25
    dc3c:	a2 2c       	mov	r10, r2
    dc3e:	b3 2c       	mov	r11, r3
    dc40:	c4 2c       	mov	r12, r4
    dc42:	d5 2c       	mov	r13, r5
    dc44:	e6 2c       	mov	r14, r6
    dc46:	f7 2c       	mov	r15, r7
    dc48:	08 2d       	mov	r16, r8
    dc4a:	19 2d       	mov	r17, r9
    dc4c:	2a 2d       	mov	r18, r10
    dc4e:	3b 2d       	mov	r19, r11
    dc50:	4c 2d       	mov	r20, r12
    dc52:	5d 2d       	mov	r21, r13
    dc54:	6e 2d       	mov	r22, r14
    dc56:	7f 2d       	mov	r23, r15
    dc58:	80 2f       	mov	r24, r16
    dc5a:	91 2f       	mov	r25, r17
    dc5c:	29 51       	subi	r18, 0x19	; 25
    dc5e:	3c 4f       	sbci	r19, 0xFC	; 252
    dc60:	4f 4f       	sbci	r20, 0xFF	; 255
    dc62:	5f 4f       	sbci	r21, 0xFF	; 255
    dc64:	6f 4f       	sbci	r22, 0xFF	; 255
    dc66:	7f 4f       	sbci	r23, 0xFF	; 255
    dc68:	8f 4f       	sbci	r24, 0xFF	; 255
    dc6a:	9f 4f       	sbci	r25, 0xFF	; 255
    dc6c:	a2 2e       	mov	r10, r18
    dc6e:	b3 2e       	mov	r11, r19
    dc70:	c4 2e       	mov	r12, r20
    dc72:	d5 2e       	mov	r13, r21
    dc74:	e6 2e       	mov	r14, r22
    dc76:	f7 2e       	mov	r15, r23
    dc78:	08 2f       	mov	r16, r24
    dc7a:	19 2f       	mov	r17, r25
    dc7c:	2a 2d       	mov	r18, r10
    dc7e:	3b 2d       	mov	r19, r11
    dc80:	4c 2d       	mov	r20, r12
    dc82:	5d 2d       	mov	r21, r13
    dc84:	6e 2d       	mov	r22, r14
    dc86:	7f 2d       	mov	r23, r15
    dc88:	80 2f       	mov	r24, r16
    dc8a:	91 2f       	mov	r25, r17
    dc8c:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    dc90:	dc 01       	movw	r26, r24
    dc92:	cb 01       	movw	r24, r22
    dc94:	20 e0       	ldi	r18, 0x00	; 0
    dc96:	30 e0       	ldi	r19, 0x00	; 0
    dc98:	4a e7       	ldi	r20, 0x7A	; 122
    dc9a:	54 e4       	ldi	r21, 0x44	; 68
    dc9c:	bc 01       	movw	r22, r24
    dc9e:	cd 01       	movw	r24, r26
    dca0:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    dca4:	dc 01       	movw	r26, r24
    dca6:	cb 01       	movw	r24, r22
    dca8:	bc 01       	movw	r22, r24
    dcaa:	cd 01       	movw	r24, r26
    dcac:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    dcb0:	a2 2e       	mov	r10, r18
    dcb2:	b3 2e       	mov	r11, r19
    dcb4:	c4 2e       	mov	r12, r20
    dcb6:	d5 2e       	mov	r13, r21
    dcb8:	e6 2e       	mov	r14, r22
    dcba:	f7 2e       	mov	r15, r23
    dcbc:	08 2f       	mov	r16, r24
    dcbe:	19 2f       	mov	r17, r25
    dcc0:	d6 01       	movw	r26, r12
    dcc2:	c5 01       	movw	r24, r10
    dcc4:	bc 01       	movw	r22, r24
    dcc6:	cd 01       	movw	r24, r26
    dcc8:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
    dccc:	8c e0       	ldi	r24, 0x0C	; 12
    dcce:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    dcd2:	8a e0       	ldi	r24, 0x0A	; 10
    dcd4:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    dcd8:	81 e0       	ldi	r24, 0x01	; 1
    dcda:	90 e0       	ldi	r25, 0x00	; 0
    dcdc:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    dce0:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    dce4:	82 e1       	ldi	r24, 0x12	; 18
    dce6:	80 93 38 2b 	sts	0x2B38, r24	; 0x802b38 <g_twi1_m_data>
    dcea:	81 e0       	ldi	r24, 0x01	; 1
    dcec:	90 e0       	ldi	r25, 0x00	; 0
    dcee:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    dcf2:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    dcf6:	6a e1       	ldi	r22, 0x1A	; 26
    dcf8:	70 e2       	ldi	r23, 0x20	; 32
    dcfa:	80 ea       	ldi	r24, 0xA0	; 160
    dcfc:	94 e0       	ldi	r25, 0x04	; 4
    dcfe:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
    dd02:	89 83       	std	Y+1, r24	; 0x01
    dd04:	89 81       	ldd	r24, Y+1	; 0x01
    dd06:	88 23       	and	r24, r24
    dd08:	09 f0       	breq	.+2      	; 0xdd0c <init_twi1_gyro+0x818>
    dd0a:	d5 c1       	rjmp	.+938    	; 0xe0b6 <init_twi1_gyro+0xbc2>
    dd0c:	2c db       	rcall	.-2472   	; 0xd366 <twi1_gyro_gyro_offset_set>
    dd0e:	89 83       	std	Y+1, r24	; 0x01
    dd10:	89 81       	ldd	r24, Y+1	; 0x01
    dd12:	88 23       	and	r24, r24
    dd14:	09 f0       	breq	.+2      	; 0xdd18 <init_twi1_gyro+0x824>
    dd16:	d1 c1       	rjmp	.+930    	; 0xe0ba <init_twi1_gyro+0xbc6>
    dd18:	72 db       	rcall	.-2332   	; 0xd3fe <twi1_gyro_accel_offset_set>
    dd1a:	89 83       	std	Y+1, r24	; 0x01
    dd1c:	89 81       	ldd	r24, Y+1	; 0x01
    dd1e:	88 23       	and	r24, r24
    dd20:	09 f0       	breq	.+2      	; 0xdd24 <init_twi1_gyro+0x830>
    dd22:	cd c1       	rjmp	.+922    	; 0xe0be <init_twi1_gyro+0xbca>
    dd24:	88 e6       	ldi	r24, 0x68	; 104
    dd26:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    dd2a:	89 e1       	ldi	r24, 0x19	; 25
    dd2c:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    dd30:	81 e0       	ldi	r24, 0x01	; 1
    dd32:	90 e0       	ldi	r25, 0x00	; 0
    dd34:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    dd38:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    dd3c:	83 e6       	ldi	r24, 0x63	; 99
    dd3e:	80 93 38 2b 	sts	0x2B38, r24	; 0x802b38 <g_twi1_m_data>
    dd42:	81 e0       	ldi	r24, 0x01	; 1
    dd44:	90 e0       	ldi	r25, 0x00	; 0
    dd46:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    dd4a:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    dd4e:	6a e1       	ldi	r22, 0x1A	; 26
    dd50:	70 e2       	ldi	r23, 0x20	; 32
    dd52:	80 ea       	ldi	r24, 0xA0	; 160
    dd54:	94 e0       	ldi	r25, 0x04	; 4
    dd56:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
    dd5a:	89 83       	std	Y+1, r24	; 0x01
    dd5c:	89 81       	ldd	r24, Y+1	; 0x01
    dd5e:	88 23       	and	r24, r24
    dd60:	09 f0       	breq	.+2      	; 0xdd64 <init_twi1_gyro+0x870>
    dd62:	af c1       	rjmp	.+862    	; 0xe0c2 <init_twi1_gyro+0xbce>
    dd64:	88 e6       	ldi	r24, 0x68	; 104
    dd66:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    dd6a:	8a e1       	ldi	r24, 0x1A	; 26
    dd6c:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    dd70:	81 e0       	ldi	r24, 0x01	; 1
    dd72:	90 e0       	ldi	r25, 0x00	; 0
    dd74:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    dd78:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    dd7c:	86 e0       	ldi	r24, 0x06	; 6
    dd7e:	80 93 38 2b 	sts	0x2B38, r24	; 0x802b38 <g_twi1_m_data>
    dd82:	81 e0       	ldi	r24, 0x01	; 1
    dd84:	90 e0       	ldi	r25, 0x00	; 0
    dd86:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    dd8a:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    dd8e:	6a e1       	ldi	r22, 0x1A	; 26
    dd90:	70 e2       	ldi	r23, 0x20	; 32
    dd92:	80 ea       	ldi	r24, 0xA0	; 160
    dd94:	94 e0       	ldi	r25, 0x04	; 4
    dd96:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
    dd9a:	89 83       	std	Y+1, r24	; 0x01
    dd9c:	89 81       	ldd	r24, Y+1	; 0x01
    dd9e:	88 23       	and	r24, r24
    dda0:	09 f0       	breq	.+2      	; 0xdda4 <init_twi1_gyro+0x8b0>
    dda2:	91 c1       	rjmp	.+802    	; 0xe0c6 <init_twi1_gyro+0xbd2>
    dda4:	88 e6       	ldi	r24, 0x68	; 104
    dda6:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    ddaa:	8d e1       	ldi	r24, 0x1D	; 29
    ddac:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    ddb0:	81 e0       	ldi	r24, 0x01	; 1
    ddb2:	90 e0       	ldi	r25, 0x00	; 0
    ddb4:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    ddb8:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    ddbc:	86 e0       	ldi	r24, 0x06	; 6
    ddbe:	80 93 38 2b 	sts	0x2B38, r24	; 0x802b38 <g_twi1_m_data>
    ddc2:	81 e0       	ldi	r24, 0x01	; 1
    ddc4:	90 e0       	ldi	r25, 0x00	; 0
    ddc6:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    ddca:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    ddce:	6a e1       	ldi	r22, 0x1A	; 26
    ddd0:	70 e2       	ldi	r23, 0x20	; 32
    ddd2:	80 ea       	ldi	r24, 0xA0	; 160
    ddd4:	94 e0       	ldi	r25, 0x04	; 4
    ddd6:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
    ddda:	89 83       	std	Y+1, r24	; 0x01
    dddc:	89 81       	ldd	r24, Y+1	; 0x01
    ddde:	88 23       	and	r24, r24
    dde0:	09 f0       	breq	.+2      	; 0xdde4 <init_twi1_gyro+0x8f0>
    dde2:	73 c1       	rjmp	.+742    	; 0xe0ca <init_twi1_gyro+0xbd6>
    dde4:	88 e6       	ldi	r24, 0x68	; 104
    dde6:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    ddea:	8f e1       	ldi	r24, 0x1F	; 31
    ddec:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    ddf0:	81 e0       	ldi	r24, 0x01	; 1
    ddf2:	90 e0       	ldi	r25, 0x00	; 0
    ddf4:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    ddf8:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    ddfc:	89 e1       	ldi	r24, 0x19	; 25
    ddfe:	80 93 38 2b 	sts	0x2B38, r24	; 0x802b38 <g_twi1_m_data>
    de02:	81 e0       	ldi	r24, 0x01	; 1
    de04:	90 e0       	ldi	r25, 0x00	; 0
    de06:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    de0a:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    de0e:	6a e1       	ldi	r22, 0x1A	; 26
    de10:	70 e2       	ldi	r23, 0x20	; 32
    de12:	80 ea       	ldi	r24, 0xA0	; 160
    de14:	94 e0       	ldi	r25, 0x04	; 4
    de16:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
    de1a:	89 83       	std	Y+1, r24	; 0x01
    de1c:	89 81       	ldd	r24, Y+1	; 0x01
    de1e:	88 23       	and	r24, r24
    de20:	09 f0       	breq	.+2      	; 0xde24 <init_twi1_gyro+0x930>
    de22:	55 c1       	rjmp	.+682    	; 0xe0ce <init_twi1_gyro+0xbda>
    de24:	88 e6       	ldi	r24, 0x68	; 104
    de26:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    de2a:	8a e6       	ldi	r24, 0x6A	; 106
    de2c:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    de30:	81 e0       	ldi	r24, 0x01	; 1
    de32:	90 e0       	ldi	r25, 0x00	; 0
    de34:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    de38:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    de3c:	81 e0       	ldi	r24, 0x01	; 1
    de3e:	80 93 38 2b 	sts	0x2B38, r24	; 0x802b38 <g_twi1_m_data>
    de42:	81 e0       	ldi	r24, 0x01	; 1
    de44:	90 e0       	ldi	r25, 0x00	; 0
    de46:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    de4a:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    de4e:	6a e1       	ldi	r22, 0x1A	; 26
    de50:	70 e2       	ldi	r23, 0x20	; 32
    de52:	80 ea       	ldi	r24, 0xA0	; 160
    de54:	94 e0       	ldi	r25, 0x04	; 4
    de56:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
    de5a:	89 83       	std	Y+1, r24	; 0x01
    de5c:	89 81       	ldd	r24, Y+1	; 0x01
    de5e:	88 23       	and	r24, r24
    de60:	09 f0       	breq	.+2      	; 0xde64 <init_twi1_gyro+0x970>
    de62:	37 c1       	rjmp	.+622    	; 0xe0d2 <init_twi1_gyro+0xbde>
    de64:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
    de68:	dc 01       	movw	r26, r24
    de6a:	cb 01       	movw	r24, r22
    de6c:	9c 01       	movw	r18, r24
    de6e:	ad 01       	movw	r20, r26
    de70:	60 e0       	ldi	r22, 0x00	; 0
    de72:	70 e0       	ldi	r23, 0x00	; 0
    de74:	cb 01       	movw	r24, r22
    de76:	82 2e       	mov	r8, r18
    de78:	93 2e       	mov	r9, r19
    de7a:	a4 2e       	mov	r10, r20
    de7c:	b5 2e       	mov	r11, r21
    de7e:	c6 2e       	mov	r12, r22
    de80:	d7 2e       	mov	r13, r23
    de82:	e8 2e       	mov	r14, r24
    de84:	f9 2e       	mov	r15, r25
    de86:	28 2d       	mov	r18, r8
    de88:	39 2d       	mov	r19, r9
    de8a:	4a 2d       	mov	r20, r10
    de8c:	5b 2d       	mov	r21, r11
    de8e:	6c 2d       	mov	r22, r12
    de90:	7d 2d       	mov	r23, r13
    de92:	8e 2d       	mov	r24, r14
    de94:	9f 2d       	mov	r25, r15
    de96:	01 e0       	ldi	r16, 0x01	; 1
    de98:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    de9c:	2c ab       	std	Y+52, r18	; 0x34
    de9e:	3d ab       	std	Y+53, r19	; 0x35
    dea0:	4e ab       	std	Y+54, r20	; 0x36
    dea2:	5f ab       	std	Y+55, r21	; 0x37
    dea4:	68 af       	std	Y+56, r22	; 0x38
    dea6:	79 af       	std	Y+57, r23	; 0x39
    dea8:	8a af       	std	Y+58, r24	; 0x3a
    deaa:	9b af       	std	Y+59, r25	; 0x3b
    deac:	8c a8       	ldd	r8, Y+52	; 0x34
    deae:	9d a8       	ldd	r9, Y+53	; 0x35
    deb0:	ae a8       	ldd	r10, Y+54	; 0x36
    deb2:	bf a8       	ldd	r11, Y+55	; 0x37
    deb4:	c8 ac       	ldd	r12, Y+56	; 0x38
    deb6:	d9 ac       	ldd	r13, Y+57	; 0x39
    deb8:	ea ac       	ldd	r14, Y+58	; 0x3a
    deba:	fb ac       	ldd	r15, Y+59	; 0x3b
    debc:	28 2d       	mov	r18, r8
    debe:	39 2d       	mov	r19, r9
    dec0:	4a 2d       	mov	r20, r10
    dec2:	5b 2d       	mov	r21, r11
    dec4:	6c 2d       	mov	r22, r12
    dec6:	7d 2d       	mov	r23, r13
    dec8:	8e 2d       	mov	r24, r14
    deca:	9f 2d       	mov	r25, r15
    decc:	02 e0       	ldi	r16, 0x02	; 2
    dece:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    ded2:	2c af       	std	Y+60, r18	; 0x3c
    ded4:	3d af       	std	Y+61, r19	; 0x3d
    ded6:	4e af       	std	Y+62, r20	; 0x3e
    ded8:	5f af       	std	Y+63, r21	; 0x3f
    deda:	21 96       	adiw	r28, 0x01	; 1
    dedc:	6f af       	std	Y+63, r22	; 0x3f
    dede:	21 97       	sbiw	r28, 0x01	; 1
    dee0:	22 96       	adiw	r28, 0x02	; 2
    dee2:	7f af       	std	Y+63, r23	; 0x3f
    dee4:	22 97       	sbiw	r28, 0x02	; 2
    dee6:	23 96       	adiw	r28, 0x03	; 3
    dee8:	8f af       	std	Y+63, r24	; 0x3f
    deea:	23 97       	sbiw	r28, 0x03	; 3
    deec:	24 96       	adiw	r28, 0x04	; 4
    deee:	9f af       	std	Y+63, r25	; 0x3f
    def0:	24 97       	sbiw	r28, 0x04	; 4
    def2:	28 2d       	mov	r18, r8
    def4:	39 2d       	mov	r19, r9
    def6:	4a 2d       	mov	r20, r10
    def8:	5b 2d       	mov	r21, r11
    defa:	6c 2d       	mov	r22, r12
    defc:	7d 2d       	mov	r23, r13
    defe:	8e 2d       	mov	r24, r14
    df00:	9f 2d       	mov	r25, r15
    df02:	ac ac       	ldd	r10, Y+60	; 0x3c
    df04:	bd ac       	ldd	r11, Y+61	; 0x3d
    df06:	ce ac       	ldd	r12, Y+62	; 0x3e
    df08:	df ac       	ldd	r13, Y+63	; 0x3f
    df0a:	21 96       	adiw	r28, 0x01	; 1
    df0c:	ef ac       	ldd	r14, Y+63	; 0x3f
    df0e:	21 97       	sbiw	r28, 0x01	; 1
    df10:	22 96       	adiw	r28, 0x02	; 2
    df12:	ff ac       	ldd	r15, Y+63	; 0x3f
    df14:	22 97       	sbiw	r28, 0x02	; 2
    df16:	23 96       	adiw	r28, 0x03	; 3
    df18:	0f ad       	ldd	r16, Y+63	; 0x3f
    df1a:	23 97       	sbiw	r28, 0x03	; 3
    df1c:	24 96       	adiw	r28, 0x04	; 4
    df1e:	1f ad       	ldd	r17, Y+63	; 0x3f
    df20:	24 97       	sbiw	r28, 0x04	; 4
    df22:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    df26:	22 2e       	mov	r2, r18
    df28:	33 2e       	mov	r3, r19
    df2a:	44 2e       	mov	r4, r20
    df2c:	55 2e       	mov	r5, r21
    df2e:	66 2e       	mov	r6, r22
    df30:	77 2e       	mov	r7, r23
    df32:	88 2e       	mov	r8, r24
    df34:	99 2e       	mov	r9, r25
    df36:	0f 2e       	mov	r0, r31
    df38:	f6 e0       	ldi	r31, 0x06	; 6
    df3a:	af 2e       	mov	r10, r31
    df3c:	f0 2d       	mov	r31, r0
    df3e:	b1 2c       	mov	r11, r1
    df40:	c1 2c       	mov	r12, r1
    df42:	d1 2c       	mov	r13, r1
    df44:	e1 2c       	mov	r14, r1
    df46:	f1 2c       	mov	r15, r1
    df48:	00 e0       	ldi	r16, 0x00	; 0
    df4a:	10 e0       	ldi	r17, 0x00	; 0
    df4c:	22 2d       	mov	r18, r2
    df4e:	33 2d       	mov	r19, r3
    df50:	44 2d       	mov	r20, r4
    df52:	55 2d       	mov	r21, r5
    df54:	66 2d       	mov	r22, r6
    df56:	77 2d       	mov	r23, r7
    df58:	88 2d       	mov	r24, r8
    df5a:	99 2d       	mov	r25, r9
    df5c:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    df60:	22 2e       	mov	r2, r18
    df62:	33 2e       	mov	r3, r19
    df64:	44 2e       	mov	r4, r20
    df66:	55 2e       	mov	r5, r21
    df68:	66 2e       	mov	r6, r22
    df6a:	77 2e       	mov	r7, r23
    df6c:	88 2e       	mov	r8, r24
    df6e:	99 2e       	mov	r9, r25
    df70:	a2 2c       	mov	r10, r2
    df72:	b3 2c       	mov	r11, r3
    df74:	c4 2c       	mov	r12, r4
    df76:	d5 2c       	mov	r13, r5
    df78:	e6 2c       	mov	r14, r6
    df7a:	f7 2c       	mov	r15, r7
    df7c:	08 2d       	mov	r16, r8
    df7e:	19 2d       	mov	r17, r9
    df80:	2a 2d       	mov	r18, r10
    df82:	3b 2d       	mov	r19, r11
    df84:	4c 2d       	mov	r20, r12
    df86:	5d 2d       	mov	r21, r13
    df88:	6e 2d       	mov	r22, r14
    df8a:	7f 2d       	mov	r23, r15
    df8c:	80 2f       	mov	r24, r16
    df8e:	91 2f       	mov	r25, r17
    df90:	29 51       	subi	r18, 0x19	; 25
    df92:	3c 4f       	sbci	r19, 0xFC	; 252
    df94:	4f 4f       	sbci	r20, 0xFF	; 255
    df96:	5f 4f       	sbci	r21, 0xFF	; 255
    df98:	6f 4f       	sbci	r22, 0xFF	; 255
    df9a:	7f 4f       	sbci	r23, 0xFF	; 255
    df9c:	8f 4f       	sbci	r24, 0xFF	; 255
    df9e:	9f 4f       	sbci	r25, 0xFF	; 255
    dfa0:	a2 2e       	mov	r10, r18
    dfa2:	b3 2e       	mov	r11, r19
    dfa4:	c4 2e       	mov	r12, r20
    dfa6:	d5 2e       	mov	r13, r21
    dfa8:	e6 2e       	mov	r14, r22
    dfaa:	f7 2e       	mov	r15, r23
    dfac:	08 2f       	mov	r16, r24
    dfae:	19 2f       	mov	r17, r25
    dfb0:	2a 2d       	mov	r18, r10
    dfb2:	3b 2d       	mov	r19, r11
    dfb4:	4c 2d       	mov	r20, r12
    dfb6:	5d 2d       	mov	r21, r13
    dfb8:	6e 2d       	mov	r22, r14
    dfba:	7f 2d       	mov	r23, r15
    dfbc:	80 2f       	mov	r24, r16
    dfbe:	91 2f       	mov	r25, r17
    dfc0:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    dfc4:	dc 01       	movw	r26, r24
    dfc6:	cb 01       	movw	r24, r22
    dfc8:	20 e0       	ldi	r18, 0x00	; 0
    dfca:	30 e0       	ldi	r19, 0x00	; 0
    dfcc:	4a e7       	ldi	r20, 0x7A	; 122
    dfce:	54 e4       	ldi	r21, 0x44	; 68
    dfd0:	bc 01       	movw	r22, r24
    dfd2:	cd 01       	movw	r24, r26
    dfd4:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    dfd8:	dc 01       	movw	r26, r24
    dfda:	cb 01       	movw	r24, r22
    dfdc:	bc 01       	movw	r22, r24
    dfde:	cd 01       	movw	r24, r26
    dfe0:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    dfe4:	a2 2e       	mov	r10, r18
    dfe6:	b3 2e       	mov	r11, r19
    dfe8:	c4 2e       	mov	r12, r20
    dfea:	d5 2e       	mov	r13, r21
    dfec:	e6 2e       	mov	r14, r22
    dfee:	f7 2e       	mov	r15, r23
    dff0:	08 2f       	mov	r16, r24
    dff2:	19 2f       	mov	r17, r25
    dff4:	d6 01       	movw	r26, r12
    dff6:	c5 01       	movw	r24, r10
    dff8:	bc 01       	movw	r22, r24
    dffa:	cd 01       	movw	r24, r26
    dffc:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
    e000:	81 e0       	ldi	r24, 0x01	; 1
    e002:	80 93 0f 28 	sts	0x280F, r24	; 0x80280f <g_twi1_gyro_valid>
    e006:	85 ed       	ldi	r24, 0xD5	; 213
    e008:	9a e3       	ldi	r25, 0x3A	; 58
    e00a:	89 2f       	mov	r24, r25
    e00c:	8f 93       	push	r24
    e00e:	85 ed       	ldi	r24, 0xD5	; 213
    e010:	9a e3       	ldi	r25, 0x3A	; 58
    e012:	8f 93       	push	r24
    e014:	1f 92       	push	r1
    e016:	80 e8       	ldi	r24, 0x80	; 128
    e018:	8f 93       	push	r24
    e01a:	88 eb       	ldi	r24, 0xB8	; 184
    e01c:	9a e2       	ldi	r25, 0x2A	; 42
    e01e:	89 2f       	mov	r24, r25
    e020:	8f 93       	push	r24
    e022:	88 eb       	ldi	r24, 0xB8	; 184
    e024:	9a e2       	ldi	r25, 0x2A	; 42
    e026:	8f 93       	push	r24
    e028:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    e02c:	0f 90       	pop	r0
    e02e:	0f 90       	pop	r0
    e030:	0f 90       	pop	r0
    e032:	0f 90       	pop	r0
    e034:	0f 90       	pop	r0
    e036:	0f 90       	pop	r0
    e038:	8a 83       	std	Y+2, r24	; 0x02
    e03a:	9b 83       	std	Y+3, r25	; 0x03
    e03c:	48 eb       	ldi	r20, 0xB8	; 184
    e03e:	5a e2       	ldi	r21, 0x2A	; 42
    e040:	68 e2       	ldi	r22, 0x28	; 40
    e042:	88 e0       	ldi	r24, 0x08	; 8
    e044:	0e 94 e1 88 	call	0x111c2	; 0x111c2 <task_twi2_lcd_str>
    e048:	86 e8       	ldi	r24, 0x86	; 134
    e04a:	9a e3       	ldi	r25, 0x3A	; 58
    e04c:	89 2f       	mov	r24, r25
    e04e:	8f 93       	push	r24
    e050:	86 e8       	ldi	r24, 0x86	; 134
    e052:	9a e3       	ldi	r25, 0x3A	; 58
    e054:	8f 93       	push	r24
    e056:	1f 92       	push	r1
    e058:	80 e8       	ldi	r24, 0x80	; 128
    e05a:	8f 93       	push	r24
    e05c:	88 eb       	ldi	r24, 0xB8	; 184
    e05e:	9a e2       	ldi	r25, 0x2A	; 42
    e060:	89 2f       	mov	r24, r25
    e062:	8f 93       	push	r24
    e064:	88 eb       	ldi	r24, 0xB8	; 184
    e066:	9a e2       	ldi	r25, 0x2A	; 42
    e068:	8f 93       	push	r24
    e06a:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    e06e:	0f 90       	pop	r0
    e070:	0f 90       	pop	r0
    e072:	0f 90       	pop	r0
    e074:	0f 90       	pop	r0
    e076:	0f 90       	pop	r0
    e078:	0f 90       	pop	r0
    e07a:	8a 83       	std	Y+2, r24	; 0x02
    e07c:	9b 83       	std	Y+3, r25	; 0x03
    e07e:	8a 81       	ldd	r24, Y+2	; 0x02
    e080:	9b 81       	ldd	r25, Y+3	; 0x03
    e082:	81 38       	cpi	r24, 0x81	; 129
    e084:	91 05       	cpc	r25, r1
    e086:	10 f0       	brcs	.+4      	; 0xe08c <init_twi1_gyro+0xb98>
    e088:	80 e8       	ldi	r24, 0x80	; 128
    e08a:	90 e0       	ldi	r25, 0x00	; 0
    e08c:	40 e0       	ldi	r20, 0x00	; 0
    e08e:	68 2f       	mov	r22, r24
    e090:	88 eb       	ldi	r24, 0xB8	; 184
    e092:	9a e2       	ldi	r25, 0x2A	; 42
    e094:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>
    e098:	4c c0       	rjmp	.+152    	; 0xe132 <init_twi1_gyro+0xc3e>
    e09a:	00 00       	nop
    e09c:	1b c0       	rjmp	.+54     	; 0xe0d4 <init_twi1_gyro+0xbe0>
    e09e:	00 00       	nop
    e0a0:	19 c0       	rjmp	.+50     	; 0xe0d4 <init_twi1_gyro+0xbe0>
    e0a2:	00 00       	nop
    e0a4:	17 c0       	rjmp	.+46     	; 0xe0d4 <init_twi1_gyro+0xbe0>
    e0a6:	00 00       	nop
    e0a8:	15 c0       	rjmp	.+42     	; 0xe0d4 <init_twi1_gyro+0xbe0>
    e0aa:	00 00       	nop
    e0ac:	13 c0       	rjmp	.+38     	; 0xe0d4 <init_twi1_gyro+0xbe0>
    e0ae:	00 00       	nop
    e0b0:	11 c0       	rjmp	.+34     	; 0xe0d4 <init_twi1_gyro+0xbe0>
    e0b2:	00 00       	nop
    e0b4:	0f c0       	rjmp	.+30     	; 0xe0d4 <init_twi1_gyro+0xbe0>
    e0b6:	00 00       	nop
    e0b8:	0d c0       	rjmp	.+26     	; 0xe0d4 <init_twi1_gyro+0xbe0>
    e0ba:	00 00       	nop
    e0bc:	0b c0       	rjmp	.+22     	; 0xe0d4 <init_twi1_gyro+0xbe0>
    e0be:	00 00       	nop
    e0c0:	09 c0       	rjmp	.+18     	; 0xe0d4 <init_twi1_gyro+0xbe0>
    e0c2:	00 00       	nop
    e0c4:	07 c0       	rjmp	.+14     	; 0xe0d4 <init_twi1_gyro+0xbe0>
    e0c6:	00 00       	nop
    e0c8:	05 c0       	rjmp	.+10     	; 0xe0d4 <init_twi1_gyro+0xbe0>
    e0ca:	00 00       	nop
    e0cc:	03 c0       	rjmp	.+6      	; 0xe0d4 <init_twi1_gyro+0xbe0>
    e0ce:	00 00       	nop
    e0d0:	01 c0       	rjmp	.+2      	; 0xe0d4 <init_twi1_gyro+0xbe0>
    e0d2:	00 00       	nop
    e0d4:	89 81       	ldd	r24, Y+1	; 0x01
    e0d6:	08 2e       	mov	r0, r24
    e0d8:	00 0c       	add	r0, r0
    e0da:	99 0b       	sbc	r25, r25
    e0dc:	29 2f       	mov	r18, r25
    e0de:	2f 93       	push	r18
    e0e0:	8f 93       	push	r24
    e0e2:	84 ea       	ldi	r24, 0xA4	; 164
    e0e4:	9a e3       	ldi	r25, 0x3A	; 58
    e0e6:	89 2f       	mov	r24, r25
    e0e8:	8f 93       	push	r24
    e0ea:	84 ea       	ldi	r24, 0xA4	; 164
    e0ec:	9a e3       	ldi	r25, 0x3A	; 58
    e0ee:	8f 93       	push	r24
    e0f0:	1f 92       	push	r1
    e0f2:	80 e8       	ldi	r24, 0x80	; 128
    e0f4:	8f 93       	push	r24
    e0f6:	88 eb       	ldi	r24, 0xB8	; 184
    e0f8:	9a e2       	ldi	r25, 0x2A	; 42
    e0fa:	89 2f       	mov	r24, r25
    e0fc:	8f 93       	push	r24
    e0fe:	88 eb       	ldi	r24, 0xB8	; 184
    e100:	9a e2       	ldi	r25, 0x2A	; 42
    e102:	8f 93       	push	r24
    e104:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    e108:	2d b7       	in	r18, 0x3d	; 61
    e10a:	3e b7       	in	r19, 0x3e	; 62
    e10c:	28 5f       	subi	r18, 0xF8	; 248
    e10e:	3f 4f       	sbci	r19, 0xFF	; 255
    e110:	cd bf       	out	0x3d, r28	; 61
    e112:	de bf       	out	0x3e, r29	; 62
    e114:	8a 83       	std	Y+2, r24	; 0x02
    e116:	9b 83       	std	Y+3, r25	; 0x03
    e118:	8a 81       	ldd	r24, Y+2	; 0x02
    e11a:	9b 81       	ldd	r25, Y+3	; 0x03
    e11c:	81 38       	cpi	r24, 0x81	; 129
    e11e:	91 05       	cpc	r25, r1
    e120:	10 f0       	brcs	.+4      	; 0xe126 <init_twi1_gyro+0xc32>
    e122:	80 e8       	ldi	r24, 0x80	; 128
    e124:	90 e0       	ldi	r25, 0x00	; 0
    e126:	40 e0       	ldi	r20, 0x00	; 0
    e128:	68 2f       	mov	r22, r24
    e12a:	88 eb       	ldi	r24, 0xB8	; 184
    e12c:	9a e2       	ldi	r25, 0x2A	; 42
    e12e:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>
    e132:	cd 5b       	subi	r28, 0xBD	; 189
    e134:	df 4f       	sbci	r29, 0xFF	; 255
    e136:	cd bf       	out	0x3d, r28	; 61
    e138:	de bf       	out	0x3e, r29	; 62
    e13a:	df 91       	pop	r29
    e13c:	cf 91       	pop	r28
    e13e:	1f 91       	pop	r17
    e140:	0f 91       	pop	r16
    e142:	ff 90       	pop	r15
    e144:	ef 90       	pop	r14
    e146:	df 90       	pop	r13
    e148:	cf 90       	pop	r12
    e14a:	bf 90       	pop	r11
    e14c:	af 90       	pop	r10
    e14e:	9f 90       	pop	r9
    e150:	8f 90       	pop	r8
    e152:	7f 90       	pop	r7
    e154:	6f 90       	pop	r6
    e156:	5f 90       	pop	r5
    e158:	4f 90       	pop	r4
    e15a:	3f 90       	pop	r3
    e15c:	2f 90       	pop	r2
    e15e:	08 95       	ret

0000e160 <init_twi1_baro>:
    e160:	2f 92       	push	r2
    e162:	3f 92       	push	r3
    e164:	4f 92       	push	r4
    e166:	5f 92       	push	r5
    e168:	6f 92       	push	r6
    e16a:	7f 92       	push	r7
    e16c:	8f 92       	push	r8
    e16e:	9f 92       	push	r9
    e170:	af 92       	push	r10
    e172:	bf 92       	push	r11
    e174:	cf 92       	push	r12
    e176:	df 92       	push	r13
    e178:	ef 92       	push	r14
    e17a:	ff 92       	push	r15
    e17c:	0f 93       	push	r16
    e17e:	1f 93       	push	r17
    e180:	cf 93       	push	r28
    e182:	df 93       	push	r29
    e184:	cd b7       	in	r28, 0x3d	; 61
    e186:	de b7       	in	r29, 0x3e	; 62
    e188:	2d 97       	sbiw	r28, 0x0d	; 13
    e18a:	cd bf       	out	0x3d, r28	; 61
    e18c:	de bf       	out	0x3e, r29	; 62
    e18e:	1f 92       	push	r1
    e190:	86 e7       	ldi	r24, 0x76	; 118
    e192:	8f 93       	push	r24
    e194:	89 ee       	ldi	r24, 0xE9	; 233
    e196:	9a e3       	ldi	r25, 0x3A	; 58
    e198:	89 2f       	mov	r24, r25
    e19a:	8f 93       	push	r24
    e19c:	89 ee       	ldi	r24, 0xE9	; 233
    e19e:	9a e3       	ldi	r25, 0x3A	; 58
    e1a0:	8f 93       	push	r24
    e1a2:	1f 92       	push	r1
    e1a4:	80 e8       	ldi	r24, 0x80	; 128
    e1a6:	8f 93       	push	r24
    e1a8:	88 eb       	ldi	r24, 0xB8	; 184
    e1aa:	9a e2       	ldi	r25, 0x2A	; 42
    e1ac:	89 2f       	mov	r24, r25
    e1ae:	8f 93       	push	r24
    e1b0:	88 eb       	ldi	r24, 0xB8	; 184
    e1b2:	9a e2       	ldi	r25, 0x2A	; 42
    e1b4:	8f 93       	push	r24
    e1b6:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    e1ba:	2d b7       	in	r18, 0x3d	; 61
    e1bc:	3e b7       	in	r19, 0x3e	; 62
    e1be:	28 5f       	subi	r18, 0xF8	; 248
    e1c0:	3f 4f       	sbci	r19, 0xFF	; 255
    e1c2:	cd bf       	out	0x3d, r28	; 61
    e1c4:	de bf       	out	0x3e, r29	; 62
    e1c6:	8c 83       	std	Y+4, r24	; 0x04
    e1c8:	9d 83       	std	Y+5, r25	; 0x05
    e1ca:	8c 81       	ldd	r24, Y+4	; 0x04
    e1cc:	9d 81       	ldd	r25, Y+5	; 0x05
    e1ce:	81 38       	cpi	r24, 0x81	; 129
    e1d0:	91 05       	cpc	r25, r1
    e1d2:	10 f0       	brcs	.+4      	; 0xe1d8 <init_twi1_baro+0x78>
    e1d4:	80 e8       	ldi	r24, 0x80	; 128
    e1d6:	90 e0       	ldi	r25, 0x00	; 0
    e1d8:	40 e0       	ldi	r20, 0x00	; 0
    e1da:	68 2f       	mov	r22, r24
    e1dc:	88 eb       	ldi	r24, 0xB8	; 184
    e1de:	9a e2       	ldi	r25, 0x2A	; 42
    e1e0:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>
    e1e4:	86 e7       	ldi	r24, 0x76	; 118
    e1e6:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e1ea:	8e e1       	ldi	r24, 0x1E	; 30
    e1ec:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e1f0:	81 e0       	ldi	r24, 0x01	; 1
    e1f2:	90 e0       	ldi	r25, 0x00	; 0
    e1f4:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e1f8:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e1fc:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    e200:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    e204:	6a e1       	ldi	r22, 0x1A	; 26
    e206:	70 e2       	ldi	r23, 0x20	; 32
    e208:	80 ea       	ldi	r24, 0xA0	; 160
    e20a:	94 e0       	ldi	r25, 0x04	; 4
    e20c:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
    e210:	89 83       	std	Y+1, r24	; 0x01
    e212:	89 81       	ldd	r24, Y+1	; 0x01
    e214:	88 23       	and	r24, r24
    e216:	09 f0       	breq	.+2      	; 0xe21a <init_twi1_baro+0xba>
    e218:	00 c2       	rjmp	.+1024   	; 0xe61a <init_twi1_baro+0x4ba>
    e21a:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
    e21e:	dc 01       	movw	r26, r24
    e220:	cb 01       	movw	r24, r22
    e222:	1c 01       	movw	r2, r24
    e224:	2d 01       	movw	r4, r26
    e226:	61 2c       	mov	r6, r1
    e228:	71 2c       	mov	r7, r1
    e22a:	43 01       	movw	r8, r6
    e22c:	a2 2c       	mov	r10, r2
    e22e:	b3 2c       	mov	r11, r3
    e230:	c4 2c       	mov	r12, r4
    e232:	d5 2c       	mov	r13, r5
    e234:	e6 2c       	mov	r14, r6
    e236:	f7 2c       	mov	r15, r7
    e238:	08 2d       	mov	r16, r8
    e23a:	19 2d       	mov	r17, r9
    e23c:	2a 2d       	mov	r18, r10
    e23e:	3b 2d       	mov	r19, r11
    e240:	4c 2d       	mov	r20, r12
    e242:	5d 2d       	mov	r21, r13
    e244:	6e 2d       	mov	r22, r14
    e246:	7f 2d       	mov	r23, r15
    e248:	80 2f       	mov	r24, r16
    e24a:	91 2f       	mov	r25, r17
    e24c:	01 e0       	ldi	r16, 0x01	; 1
    e24e:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    e252:	2e 83       	std	Y+6, r18	; 0x06
    e254:	3f 83       	std	Y+7, r19	; 0x07
    e256:	48 87       	std	Y+8, r20	; 0x08
    e258:	59 87       	std	Y+9, r21	; 0x09
    e25a:	6a 87       	std	Y+10, r22	; 0x0a
    e25c:	7b 87       	std	Y+11, r23	; 0x0b
    e25e:	8c 87       	std	Y+12, r24	; 0x0c
    e260:	9d 87       	std	Y+13, r25	; 0x0d
    e262:	ae 80       	ldd	r10, Y+6	; 0x06
    e264:	bf 80       	ldd	r11, Y+7	; 0x07
    e266:	c8 84       	ldd	r12, Y+8	; 0x08
    e268:	d9 84       	ldd	r13, Y+9	; 0x09
    e26a:	ea 84       	ldd	r14, Y+10	; 0x0a
    e26c:	fb 84       	ldd	r15, Y+11	; 0x0b
    e26e:	0c 85       	ldd	r16, Y+12	; 0x0c
    e270:	1d 85       	ldd	r17, Y+13	; 0x0d
    e272:	2a 2d       	mov	r18, r10
    e274:	3b 2d       	mov	r19, r11
    e276:	4c 2d       	mov	r20, r12
    e278:	5d 2d       	mov	r21, r13
    e27a:	6e 2d       	mov	r22, r14
    e27c:	7f 2d       	mov	r23, r15
    e27e:	80 2f       	mov	r24, r16
    e280:	91 2f       	mov	r25, r17
    e282:	a2 2c       	mov	r10, r2
    e284:	b3 2c       	mov	r11, r3
    e286:	c4 2c       	mov	r12, r4
    e288:	d5 2c       	mov	r13, r5
    e28a:	e6 2c       	mov	r14, r6
    e28c:	f7 2c       	mov	r15, r7
    e28e:	08 2d       	mov	r16, r8
    e290:	19 2d       	mov	r17, r9
    e292:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    e296:	22 2e       	mov	r2, r18
    e298:	33 2e       	mov	r3, r19
    e29a:	44 2e       	mov	r4, r20
    e29c:	55 2e       	mov	r5, r21
    e29e:	66 2e       	mov	r6, r22
    e2a0:	77 2e       	mov	r7, r23
    e2a2:	88 2e       	mov	r8, r24
    e2a4:	99 2e       	mov	r9, r25
    e2a6:	0f 2e       	mov	r0, r31
    e2a8:	f6 e0       	ldi	r31, 0x06	; 6
    e2aa:	af 2e       	mov	r10, r31
    e2ac:	f0 2d       	mov	r31, r0
    e2ae:	b1 2c       	mov	r11, r1
    e2b0:	c1 2c       	mov	r12, r1
    e2b2:	d1 2c       	mov	r13, r1
    e2b4:	e1 2c       	mov	r14, r1
    e2b6:	f1 2c       	mov	r15, r1
    e2b8:	00 e0       	ldi	r16, 0x00	; 0
    e2ba:	10 e0       	ldi	r17, 0x00	; 0
    e2bc:	22 2d       	mov	r18, r2
    e2be:	33 2d       	mov	r19, r3
    e2c0:	44 2d       	mov	r20, r4
    e2c2:	55 2d       	mov	r21, r5
    e2c4:	66 2d       	mov	r22, r6
    e2c6:	77 2d       	mov	r23, r7
    e2c8:	88 2d       	mov	r24, r8
    e2ca:	99 2d       	mov	r25, r9
    e2cc:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    e2d0:	22 2e       	mov	r2, r18
    e2d2:	33 2e       	mov	r3, r19
    e2d4:	44 2e       	mov	r4, r20
    e2d6:	55 2e       	mov	r5, r21
    e2d8:	66 2e       	mov	r6, r22
    e2da:	77 2e       	mov	r7, r23
    e2dc:	88 2e       	mov	r8, r24
    e2de:	99 2e       	mov	r9, r25
    e2e0:	a2 2c       	mov	r10, r2
    e2e2:	b3 2c       	mov	r11, r3
    e2e4:	c4 2c       	mov	r12, r4
    e2e6:	d5 2c       	mov	r13, r5
    e2e8:	e6 2c       	mov	r14, r6
    e2ea:	f7 2c       	mov	r15, r7
    e2ec:	08 2d       	mov	r16, r8
    e2ee:	19 2d       	mov	r17, r9
    e2f0:	2a 2d       	mov	r18, r10
    e2f2:	3b 2d       	mov	r19, r11
    e2f4:	4c 2d       	mov	r20, r12
    e2f6:	5d 2d       	mov	r21, r13
    e2f8:	6e 2d       	mov	r22, r14
    e2fa:	7f 2d       	mov	r23, r15
    e2fc:	80 2f       	mov	r24, r16
    e2fe:	91 2f       	mov	r25, r17
    e300:	29 51       	subi	r18, 0x19	; 25
    e302:	3c 4f       	sbci	r19, 0xFC	; 252
    e304:	4f 4f       	sbci	r20, 0xFF	; 255
    e306:	5f 4f       	sbci	r21, 0xFF	; 255
    e308:	6f 4f       	sbci	r22, 0xFF	; 255
    e30a:	7f 4f       	sbci	r23, 0xFF	; 255
    e30c:	8f 4f       	sbci	r24, 0xFF	; 255
    e30e:	9f 4f       	sbci	r25, 0xFF	; 255
    e310:	a2 2e       	mov	r10, r18
    e312:	b3 2e       	mov	r11, r19
    e314:	c4 2e       	mov	r12, r20
    e316:	d5 2e       	mov	r13, r21
    e318:	e6 2e       	mov	r14, r22
    e31a:	f7 2e       	mov	r15, r23
    e31c:	08 2f       	mov	r16, r24
    e31e:	19 2f       	mov	r17, r25
    e320:	2a 2d       	mov	r18, r10
    e322:	3b 2d       	mov	r19, r11
    e324:	4c 2d       	mov	r20, r12
    e326:	5d 2d       	mov	r21, r13
    e328:	6e 2d       	mov	r22, r14
    e32a:	7f 2d       	mov	r23, r15
    e32c:	80 2f       	mov	r24, r16
    e32e:	91 2f       	mov	r25, r17
    e330:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    e334:	dc 01       	movw	r26, r24
    e336:	cb 01       	movw	r24, r22
    e338:	20 e0       	ldi	r18, 0x00	; 0
    e33a:	30 e0       	ldi	r19, 0x00	; 0
    e33c:	4a e7       	ldi	r20, 0x7A	; 122
    e33e:	54 e4       	ldi	r21, 0x44	; 68
    e340:	bc 01       	movw	r22, r24
    e342:	cd 01       	movw	r24, r26
    e344:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    e348:	dc 01       	movw	r26, r24
    e34a:	cb 01       	movw	r24, r22
    e34c:	bc 01       	movw	r22, r24
    e34e:	cd 01       	movw	r24, r26
    e350:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    e354:	a2 2e       	mov	r10, r18
    e356:	b3 2e       	mov	r11, r19
    e358:	c4 2e       	mov	r12, r20
    e35a:	d5 2e       	mov	r13, r21
    e35c:	e6 2e       	mov	r14, r22
    e35e:	f7 2e       	mov	r15, r23
    e360:	08 2f       	mov	r16, r24
    e362:	19 2f       	mov	r17, r25
    e364:	d6 01       	movw	r26, r12
    e366:	c5 01       	movw	r24, r10
    e368:	bc 01       	movw	r22, r24
    e36a:	cd 01       	movw	r24, r26
    e36c:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
    e370:	86 e7       	ldi	r24, 0x76	; 118
    e372:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e376:	8e ea       	ldi	r24, 0xAE	; 174
    e378:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e37c:	81 e0       	ldi	r24, 0x01	; 1
    e37e:	90 e0       	ldi	r25, 0x00	; 0
    e380:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e384:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e388:	82 e0       	ldi	r24, 0x02	; 2
    e38a:	90 e0       	ldi	r25, 0x00	; 0
    e38c:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e390:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e394:	6a e1       	ldi	r22, 0x1A	; 26
    e396:	70 e2       	ldi	r23, 0x20	; 32
    e398:	80 ea       	ldi	r24, 0xA0	; 160
    e39a:	94 e0       	ldi	r25, 0x04	; 4
    e39c:	0e 94 7d 5f 	call	0xbefa	; 0xbefa <twi_master_read>
    e3a0:	89 83       	std	Y+1, r24	; 0x01
    e3a2:	89 81       	ldd	r24, Y+1	; 0x01
    e3a4:	88 23       	and	r24, r24
    e3a6:	79 f1       	breq	.+94     	; 0xe406 <init_twi1_baro+0x2a6>
    e3a8:	89 81       	ldd	r24, Y+1	; 0x01
    e3aa:	08 2e       	mov	r0, r24
    e3ac:	00 0c       	add	r0, r0
    e3ae:	99 0b       	sbc	r25, r25
    e3b0:	29 2f       	mov	r18, r25
    e3b2:	2f 93       	push	r18
    e3b4:	8f 93       	push	r24
    e3b6:	85 e2       	ldi	r24, 0x25	; 37
    e3b8:	9b e3       	ldi	r25, 0x3B	; 59
    e3ba:	89 2f       	mov	r24, r25
    e3bc:	8f 93       	push	r24
    e3be:	85 e2       	ldi	r24, 0x25	; 37
    e3c0:	9b e3       	ldi	r25, 0x3B	; 59
    e3c2:	8f 93       	push	r24
    e3c4:	1f 92       	push	r1
    e3c6:	80 e8       	ldi	r24, 0x80	; 128
    e3c8:	8f 93       	push	r24
    e3ca:	88 eb       	ldi	r24, 0xB8	; 184
    e3cc:	9a e2       	ldi	r25, 0x2A	; 42
    e3ce:	89 2f       	mov	r24, r25
    e3d0:	8f 93       	push	r24
    e3d2:	88 eb       	ldi	r24, 0xB8	; 184
    e3d4:	9a e2       	ldi	r25, 0x2A	; 42
    e3d6:	8f 93       	push	r24
    e3d8:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    e3dc:	ed b7       	in	r30, 0x3d	; 61
    e3de:	fe b7       	in	r31, 0x3e	; 62
    e3e0:	38 96       	adiw	r30, 0x08	; 8
    e3e2:	cd bf       	out	0x3d, r28	; 61
    e3e4:	de bf       	out	0x3e, r29	; 62
    e3e6:	8c 83       	std	Y+4, r24	; 0x04
    e3e8:	9d 83       	std	Y+5, r25	; 0x05
    e3ea:	8c 81       	ldd	r24, Y+4	; 0x04
    e3ec:	9d 81       	ldd	r25, Y+5	; 0x05
    e3ee:	81 38       	cpi	r24, 0x81	; 129
    e3f0:	91 05       	cpc	r25, r1
    e3f2:	10 f0       	brcs	.+4      	; 0xe3f8 <init_twi1_baro+0x298>
    e3f4:	80 e8       	ldi	r24, 0x80	; 128
    e3f6:	90 e0       	ldi	r25, 0x00	; 0
    e3f8:	40 e0       	ldi	r20, 0x00	; 0
    e3fa:	68 2f       	mov	r22, r24
    e3fc:	88 eb       	ldi	r24, 0xB8	; 184
    e3fe:	9a e2       	ldi	r25, 0x2A	; 42
    e400:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>
    e404:	0b c1       	rjmp	.+534    	; 0xe61c <init_twi1_baro+0x4bc>
    e406:	80 91 38 2b 	lds	r24, 0x2B38	; 0x802b38 <g_twi1_m_data>
    e40a:	88 2f       	mov	r24, r24
    e40c:	90 e0       	ldi	r25, 0x00	; 0
    e40e:	38 2f       	mov	r19, r24
    e410:	22 27       	eor	r18, r18
    e412:	80 91 39 2b 	lds	r24, 0x2B39	; 0x802b39 <g_twi1_m_data+0x1>
    e416:	88 2f       	mov	r24, r24
    e418:	90 e0       	ldi	r25, 0x00	; 0
    e41a:	82 2b       	or	r24, r18
    e41c:	93 2b       	or	r25, r19
    e41e:	92 95       	swap	r25
    e420:	82 95       	swap	r24
    e422:	8f 70       	andi	r24, 0x0F	; 15
    e424:	89 27       	eor	r24, r25
    e426:	9f 70       	andi	r25, 0x0F	; 15
    e428:	89 27       	eor	r24, r25
    e42a:	80 93 6e 28 	sts	0x286E, r24	; 0x80286e <g_twi1_baro_version>
    e42e:	90 93 6f 28 	sts	0x286F, r25	; 0x80286f <g_twi1_baro_version+0x1>
    e432:	80 91 6e 28 	lds	r24, 0x286E	; 0x80286e <g_twi1_baro_version>
    e436:	90 91 6f 28 	lds	r25, 0x286F	; 0x80286f <g_twi1_baro_version+0x1>
    e43a:	29 2f       	mov	r18, r25
    e43c:	2f 93       	push	r18
    e43e:	8f 93       	push	r24
    e440:	8a e5       	ldi	r24, 0x5A	; 90
    e442:	9b e3       	ldi	r25, 0x3B	; 59
    e444:	89 2f       	mov	r24, r25
    e446:	8f 93       	push	r24
    e448:	8a e5       	ldi	r24, 0x5A	; 90
    e44a:	9b e3       	ldi	r25, 0x3B	; 59
    e44c:	8f 93       	push	r24
    e44e:	1f 92       	push	r1
    e450:	80 e8       	ldi	r24, 0x80	; 128
    e452:	8f 93       	push	r24
    e454:	88 eb       	ldi	r24, 0xB8	; 184
    e456:	9a e2       	ldi	r25, 0x2A	; 42
    e458:	89 2f       	mov	r24, r25
    e45a:	8f 93       	push	r24
    e45c:	88 eb       	ldi	r24, 0xB8	; 184
    e45e:	9a e2       	ldi	r25, 0x2A	; 42
    e460:	8f 93       	push	r24
    e462:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    e466:	2d b7       	in	r18, 0x3d	; 61
    e468:	3e b7       	in	r19, 0x3e	; 62
    e46a:	28 5f       	subi	r18, 0xF8	; 248
    e46c:	3f 4f       	sbci	r19, 0xFF	; 255
    e46e:	cd bf       	out	0x3d, r28	; 61
    e470:	de bf       	out	0x3e, r29	; 62
    e472:	8c 83       	std	Y+4, r24	; 0x04
    e474:	9d 83       	std	Y+5, r25	; 0x05
    e476:	8c 81       	ldd	r24, Y+4	; 0x04
    e478:	9d 81       	ldd	r25, Y+5	; 0x05
    e47a:	81 38       	cpi	r24, 0x81	; 129
    e47c:	91 05       	cpc	r25, r1
    e47e:	10 f0       	brcs	.+4      	; 0xe484 <init_twi1_baro+0x324>
    e480:	80 e8       	ldi	r24, 0x80	; 128
    e482:	90 e0       	ldi	r25, 0x00	; 0
    e484:	40 e0       	ldi	r20, 0x00	; 0
    e486:	68 2f       	mov	r22, r24
    e488:	88 eb       	ldi	r24, 0xB8	; 184
    e48a:	9a e2       	ldi	r25, 0x2A	; 42
    e48c:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>
    e490:	81 e0       	ldi	r24, 0x01	; 1
    e492:	90 e0       	ldi	r25, 0x00	; 0
    e494:	8a 83       	std	Y+2, r24	; 0x02
    e496:	9b 83       	std	Y+3, r25	; 0x03
    e498:	6e c0       	rjmp	.+220    	; 0xe576 <init_twi1_baro+0x416>
    e49a:	86 e7       	ldi	r24, 0x76	; 118
    e49c:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e4a0:	8a 81       	ldd	r24, Y+2	; 0x02
    e4a2:	9b 81       	ldd	r25, Y+3	; 0x03
    e4a4:	88 0f       	add	r24, r24
    e4a6:	99 1f       	adc	r25, r25
    e4a8:	80 6a       	ori	r24, 0xA0	; 160
    e4aa:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e4ae:	81 e0       	ldi	r24, 0x01	; 1
    e4b0:	90 e0       	ldi	r25, 0x00	; 0
    e4b2:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e4b6:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e4ba:	82 e0       	ldi	r24, 0x02	; 2
    e4bc:	90 e0       	ldi	r25, 0x00	; 0
    e4be:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e4c2:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e4c6:	6a e1       	ldi	r22, 0x1A	; 26
    e4c8:	70 e2       	ldi	r23, 0x20	; 32
    e4ca:	80 ea       	ldi	r24, 0xA0	; 160
    e4cc:	94 e0       	ldi	r25, 0x04	; 4
    e4ce:	0e 94 7d 5f 	call	0xbefa	; 0xbefa <twi_master_read>
    e4d2:	89 83       	std	Y+1, r24	; 0x01
    e4d4:	89 81       	ldd	r24, Y+1	; 0x01
    e4d6:	88 23       	and	r24, r24
    e4d8:	99 f1       	breq	.+102    	; 0xe540 <init_twi1_baro+0x3e0>
    e4da:	89 81       	ldd	r24, Y+1	; 0x01
    e4dc:	08 2e       	mov	r0, r24
    e4de:	00 0c       	add	r0, r0
    e4e0:	99 0b       	sbc	r25, r25
    e4e2:	29 2f       	mov	r18, r25
    e4e4:	2f 93       	push	r18
    e4e6:	8f 93       	push	r24
    e4e8:	8b 81       	ldd	r24, Y+3	; 0x03
    e4ea:	8f 93       	push	r24
    e4ec:	8a 81       	ldd	r24, Y+2	; 0x02
    e4ee:	8f 93       	push	r24
    e4f0:	80 e9       	ldi	r24, 0x90	; 144
    e4f2:	9b e3       	ldi	r25, 0x3B	; 59
    e4f4:	89 2f       	mov	r24, r25
    e4f6:	8f 93       	push	r24
    e4f8:	80 e9       	ldi	r24, 0x90	; 144
    e4fa:	9b e3       	ldi	r25, 0x3B	; 59
    e4fc:	8f 93       	push	r24
    e4fe:	1f 92       	push	r1
    e500:	80 e8       	ldi	r24, 0x80	; 128
    e502:	8f 93       	push	r24
    e504:	88 eb       	ldi	r24, 0xB8	; 184
    e506:	9a e2       	ldi	r25, 0x2A	; 42
    e508:	89 2f       	mov	r24, r25
    e50a:	8f 93       	push	r24
    e50c:	88 eb       	ldi	r24, 0xB8	; 184
    e50e:	9a e2       	ldi	r25, 0x2A	; 42
    e510:	8f 93       	push	r24
    e512:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    e516:	ed b7       	in	r30, 0x3d	; 61
    e518:	fe b7       	in	r31, 0x3e	; 62
    e51a:	3a 96       	adiw	r30, 0x0a	; 10
    e51c:	cd bf       	out	0x3d, r28	; 61
    e51e:	de bf       	out	0x3e, r29	; 62
    e520:	8c 83       	std	Y+4, r24	; 0x04
    e522:	9d 83       	std	Y+5, r25	; 0x05
    e524:	8c 81       	ldd	r24, Y+4	; 0x04
    e526:	9d 81       	ldd	r25, Y+5	; 0x05
    e528:	81 38       	cpi	r24, 0x81	; 129
    e52a:	91 05       	cpc	r25, r1
    e52c:	10 f0       	brcs	.+4      	; 0xe532 <init_twi1_baro+0x3d2>
    e52e:	80 e8       	ldi	r24, 0x80	; 128
    e530:	90 e0       	ldi	r25, 0x00	; 0
    e532:	40 e0       	ldi	r20, 0x00	; 0
    e534:	68 2f       	mov	r22, r24
    e536:	88 eb       	ldi	r24, 0xB8	; 184
    e538:	9a e2       	ldi	r25, 0x2A	; 42
    e53a:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>
    e53e:	20 c0       	rjmp	.+64     	; 0xe580 <init_twi1_baro+0x420>
    e540:	80 91 38 2b 	lds	r24, 0x2B38	; 0x802b38 <g_twi1_m_data>
    e544:	88 2f       	mov	r24, r24
    e546:	90 e0       	ldi	r25, 0x00	; 0
    e548:	38 2f       	mov	r19, r24
    e54a:	22 27       	eor	r18, r18
    e54c:	80 91 39 2b 	lds	r24, 0x2B39	; 0x802b39 <g_twi1_m_data+0x1>
    e550:	88 2f       	mov	r24, r24
    e552:	90 e0       	ldi	r25, 0x00	; 0
    e554:	82 2b       	or	r24, r18
    e556:	93 2b       	or	r25, r19
    e558:	9c 01       	movw	r18, r24
    e55a:	8a 81       	ldd	r24, Y+2	; 0x02
    e55c:	9b 81       	ldd	r25, Y+3	; 0x03
    e55e:	88 0f       	add	r24, r24
    e560:	99 1f       	adc	r25, r25
    e562:	80 59       	subi	r24, 0x90	; 144
    e564:	97 4d       	sbci	r25, 0xD7	; 215
    e566:	fc 01       	movw	r30, r24
    e568:	20 83       	st	Z, r18
    e56a:	31 83       	std	Z+1, r19	; 0x01
    e56c:	8a 81       	ldd	r24, Y+2	; 0x02
    e56e:	9b 81       	ldd	r25, Y+3	; 0x03
    e570:	01 96       	adiw	r24, 0x01	; 1
    e572:	8a 83       	std	Y+2, r24	; 0x02
    e574:	9b 83       	std	Y+3, r25	; 0x03
    e576:	8a 81       	ldd	r24, Y+2	; 0x02
    e578:	9b 81       	ldd	r25, Y+3	; 0x03
    e57a:	08 97       	sbiw	r24, 0x08	; 8
    e57c:	0c f4       	brge	.+2      	; 0xe580 <init_twi1_baro+0x420>
    e57e:	8d cf       	rjmp	.-230    	; 0xe49a <init_twi1_baro+0x33a>
    e580:	81 e0       	ldi	r24, 0x01	; 1
    e582:	80 93 6d 28 	sts	0x286D, r24	; 0x80286d <g_twi1_baro_valid>
    e586:	84 e1       	ldi	r24, 0x14	; 20
    e588:	9c e3       	ldi	r25, 0x3C	; 60
    e58a:	89 2f       	mov	r24, r25
    e58c:	8f 93       	push	r24
    e58e:	84 e1       	ldi	r24, 0x14	; 20
    e590:	9c e3       	ldi	r25, 0x3C	; 60
    e592:	8f 93       	push	r24
    e594:	1f 92       	push	r1
    e596:	80 e8       	ldi	r24, 0x80	; 128
    e598:	8f 93       	push	r24
    e59a:	88 eb       	ldi	r24, 0xB8	; 184
    e59c:	9a e2       	ldi	r25, 0x2A	; 42
    e59e:	89 2f       	mov	r24, r25
    e5a0:	8f 93       	push	r24
    e5a2:	88 eb       	ldi	r24, 0xB8	; 184
    e5a4:	9a e2       	ldi	r25, 0x2A	; 42
    e5a6:	8f 93       	push	r24
    e5a8:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    e5ac:	0f 90       	pop	r0
    e5ae:	0f 90       	pop	r0
    e5b0:	0f 90       	pop	r0
    e5b2:	0f 90       	pop	r0
    e5b4:	0f 90       	pop	r0
    e5b6:	0f 90       	pop	r0
    e5b8:	8c 83       	std	Y+4, r24	; 0x04
    e5ba:	9d 83       	std	Y+5, r25	; 0x05
    e5bc:	48 eb       	ldi	r20, 0xB8	; 184
    e5be:	5a e2       	ldi	r21, 0x2A	; 42
    e5c0:	62 e3       	ldi	r22, 0x32	; 50
    e5c2:	88 e0       	ldi	r24, 0x08	; 8
    e5c4:	0e 94 e1 88 	call	0x111c2	; 0x111c2 <task_twi2_lcd_str>
    e5c8:	85 ec       	ldi	r24, 0xC5	; 197
    e5ca:	9b e3       	ldi	r25, 0x3B	; 59
    e5cc:	89 2f       	mov	r24, r25
    e5ce:	8f 93       	push	r24
    e5d0:	85 ec       	ldi	r24, 0xC5	; 197
    e5d2:	9b e3       	ldi	r25, 0x3B	; 59
    e5d4:	8f 93       	push	r24
    e5d6:	1f 92       	push	r1
    e5d8:	80 e8       	ldi	r24, 0x80	; 128
    e5da:	8f 93       	push	r24
    e5dc:	88 eb       	ldi	r24, 0xB8	; 184
    e5de:	9a e2       	ldi	r25, 0x2A	; 42
    e5e0:	89 2f       	mov	r24, r25
    e5e2:	8f 93       	push	r24
    e5e4:	88 eb       	ldi	r24, 0xB8	; 184
    e5e6:	9a e2       	ldi	r25, 0x2A	; 42
    e5e8:	8f 93       	push	r24
    e5ea:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    e5ee:	0f 90       	pop	r0
    e5f0:	0f 90       	pop	r0
    e5f2:	0f 90       	pop	r0
    e5f4:	0f 90       	pop	r0
    e5f6:	0f 90       	pop	r0
    e5f8:	0f 90       	pop	r0
    e5fa:	8c 83       	std	Y+4, r24	; 0x04
    e5fc:	9d 83       	std	Y+5, r25	; 0x05
    e5fe:	8c 81       	ldd	r24, Y+4	; 0x04
    e600:	9d 81       	ldd	r25, Y+5	; 0x05
    e602:	81 38       	cpi	r24, 0x81	; 129
    e604:	91 05       	cpc	r25, r1
    e606:	10 f0       	brcs	.+4      	; 0xe60c <init_twi1_baro+0x4ac>
    e608:	80 e8       	ldi	r24, 0x80	; 128
    e60a:	90 e0       	ldi	r25, 0x00	; 0
    e60c:	40 e0       	ldi	r20, 0x00	; 0
    e60e:	68 2f       	mov	r22, r24
    e610:	88 eb       	ldi	r24, 0xB8	; 184
    e612:	9a e2       	ldi	r25, 0x2A	; 42
    e614:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>
    e618:	30 c0       	rjmp	.+96     	; 0xe67a <init_twi1_baro+0x51a>
    e61a:	00 00       	nop
    e61c:	89 81       	ldd	r24, Y+1	; 0x01
    e61e:	08 2e       	mov	r0, r24
    e620:	00 0c       	add	r0, r0
    e622:	99 0b       	sbc	r25, r25
    e624:	29 2f       	mov	r18, r25
    e626:	2f 93       	push	r18
    e628:	8f 93       	push	r24
    e62a:	83 ee       	ldi	r24, 0xE3	; 227
    e62c:	9b e3       	ldi	r25, 0x3B	; 59
    e62e:	89 2f       	mov	r24, r25
    e630:	8f 93       	push	r24
    e632:	83 ee       	ldi	r24, 0xE3	; 227
    e634:	9b e3       	ldi	r25, 0x3B	; 59
    e636:	8f 93       	push	r24
    e638:	1f 92       	push	r1
    e63a:	80 e8       	ldi	r24, 0x80	; 128
    e63c:	8f 93       	push	r24
    e63e:	88 eb       	ldi	r24, 0xB8	; 184
    e640:	9a e2       	ldi	r25, 0x2A	; 42
    e642:	89 2f       	mov	r24, r25
    e644:	8f 93       	push	r24
    e646:	88 eb       	ldi	r24, 0xB8	; 184
    e648:	9a e2       	ldi	r25, 0x2A	; 42
    e64a:	8f 93       	push	r24
    e64c:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    e650:	2d b7       	in	r18, 0x3d	; 61
    e652:	3e b7       	in	r19, 0x3e	; 62
    e654:	28 5f       	subi	r18, 0xF8	; 248
    e656:	3f 4f       	sbci	r19, 0xFF	; 255
    e658:	cd bf       	out	0x3d, r28	; 61
    e65a:	de bf       	out	0x3e, r29	; 62
    e65c:	8c 83       	std	Y+4, r24	; 0x04
    e65e:	9d 83       	std	Y+5, r25	; 0x05
    e660:	8c 81       	ldd	r24, Y+4	; 0x04
    e662:	9d 81       	ldd	r25, Y+5	; 0x05
    e664:	81 38       	cpi	r24, 0x81	; 129
    e666:	91 05       	cpc	r25, r1
    e668:	10 f0       	brcs	.+4      	; 0xe66e <init_twi1_baro+0x50e>
    e66a:	80 e8       	ldi	r24, 0x80	; 128
    e66c:	90 e0       	ldi	r25, 0x00	; 0
    e66e:	40 e0       	ldi	r20, 0x00	; 0
    e670:	68 2f       	mov	r22, r24
    e672:	88 eb       	ldi	r24, 0xB8	; 184
    e674:	9a e2       	ldi	r25, 0x2A	; 42
    e676:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>
    e67a:	2d 96       	adiw	r28, 0x0d	; 13
    e67c:	cd bf       	out	0x3d, r28	; 61
    e67e:	de bf       	out	0x3e, r29	; 62
    e680:	df 91       	pop	r29
    e682:	cf 91       	pop	r28
    e684:	1f 91       	pop	r17
    e686:	0f 91       	pop	r16
    e688:	ff 90       	pop	r15
    e68a:	ef 90       	pop	r14
    e68c:	df 90       	pop	r13
    e68e:	cf 90       	pop	r12
    e690:	bf 90       	pop	r11
    e692:	af 90       	pop	r10
    e694:	9f 90       	pop	r9
    e696:	8f 90       	pop	r8
    e698:	7f 90       	pop	r7
    e69a:	6f 90       	pop	r6
    e69c:	5f 90       	pop	r5
    e69e:	4f 90       	pop	r4
    e6a0:	3f 90       	pop	r3
    e6a2:	2f 90       	pop	r2
    e6a4:	08 95       	ret

0000e6a6 <start_twi1_onboard>:
    e6a6:	cf 93       	push	r28
    e6a8:	df 93       	push	r29
    e6aa:	1f 92       	push	r1
    e6ac:	1f 92       	push	r1
    e6ae:	cd b7       	in	r28, 0x3d	; 61
    e6b0:	de b7       	in	r29, 0x3e	; 62
    e6b2:	0e 94 2f 8c 	call	0x1185e	; 0x1185e <task_twi2_lcd_header>
    e6b6:	0e 94 fd 66 	call	0xcdfa	; 0xcdfa <init_twi1_hygro>
    e6ba:	0e 94 7a 6a 	call	0xd4f4	; 0xd4f4 <init_twi1_gyro>
    e6be:	50 dd       	rcall	.-1376   	; 0xe160 <init_twi1_baro>
    e6c0:	88 e2       	ldi	r24, 0x28	; 40
    e6c2:	9c e3       	ldi	r25, 0x3C	; 60
    e6c4:	89 2f       	mov	r24, r25
    e6c6:	8f 93       	push	r24
    e6c8:	88 e2       	ldi	r24, 0x28	; 40
    e6ca:	9c e3       	ldi	r25, 0x3C	; 60
    e6cc:	8f 93       	push	r24
    e6ce:	1f 92       	push	r1
    e6d0:	80 e8       	ldi	r24, 0x80	; 128
    e6d2:	8f 93       	push	r24
    e6d4:	88 eb       	ldi	r24, 0xB8	; 184
    e6d6:	9a e2       	ldi	r25, 0x2A	; 42
    e6d8:	89 2f       	mov	r24, r25
    e6da:	8f 93       	push	r24
    e6dc:	88 eb       	ldi	r24, 0xB8	; 184
    e6de:	9a e2       	ldi	r25, 0x2A	; 42
    e6e0:	8f 93       	push	r24
    e6e2:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
    e6e6:	0f 90       	pop	r0
    e6e8:	0f 90       	pop	r0
    e6ea:	0f 90       	pop	r0
    e6ec:	0f 90       	pop	r0
    e6ee:	0f 90       	pop	r0
    e6f0:	0f 90       	pop	r0
    e6f2:	89 83       	std	Y+1, r24	; 0x01
    e6f4:	9a 83       	std	Y+2, r25	; 0x02
    e6f6:	89 81       	ldd	r24, Y+1	; 0x01
    e6f8:	9a 81       	ldd	r25, Y+2	; 0x02
    e6fa:	81 38       	cpi	r24, 0x81	; 129
    e6fc:	91 05       	cpc	r25, r1
    e6fe:	10 f0       	brcs	.+4      	; 0xe704 <start_twi1_onboard+0x5e>
    e700:	80 e8       	ldi	r24, 0x80	; 128
    e702:	90 e0       	ldi	r25, 0x00	; 0
    e704:	40 e0       	ldi	r20, 0x00	; 0
    e706:	68 2f       	mov	r22, r24
    e708:	88 eb       	ldi	r24, 0xB8	; 184
    e70a:	9a e2       	ldi	r25, 0x2A	; 42
    e70c:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>
    e710:	00 00       	nop
    e712:	0f 90       	pop	r0
    e714:	0f 90       	pop	r0
    e716:	df 91       	pop	r29
    e718:	cf 91       	pop	r28
    e71a:	08 95       	ret

0000e71c <start_twi2_lcd>:
    e71c:	2f 92       	push	r2
    e71e:	3f 92       	push	r3
    e720:	4f 92       	push	r4
    e722:	5f 92       	push	r5
    e724:	6f 92       	push	r6
    e726:	7f 92       	push	r7
    e728:	8f 92       	push	r8
    e72a:	9f 92       	push	r9
    e72c:	af 92       	push	r10
    e72e:	bf 92       	push	r11
    e730:	cf 92       	push	r12
    e732:	df 92       	push	r13
    e734:	ef 92       	push	r14
    e736:	ff 92       	push	r15
    e738:	0f 93       	push	r16
    e73a:	1f 93       	push	r17
    e73c:	cf 93       	push	r28
    e73e:	df 93       	push	r29
    e740:	cd b7       	in	r28, 0x3d	; 61
    e742:	de b7       	in	r29, 0x3e	; 62
    e744:	eb 97       	sbiw	r28, 0x3b	; 59
    e746:	cd bf       	out	0x3d, r28	; 61
    e748:	de bf       	out	0x3e, r29	; 62
    e74a:	81 e0       	ldi	r24, 0x01	; 1
    e74c:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    e750:	81 e0       	ldi	r24, 0x01	; 1
    e752:	90 e0       	ldi	r25, 0x00	; 0
    e754:	80 93 32 20 	sts	0x2032, r24	; 0x802032 <g_twi2_packet+0x4>
    e758:	90 93 33 20 	sts	0x2033, r25	; 0x802033 <g_twi2_packet+0x5>
    e75c:	81 e0       	ldi	r24, 0x01	; 1
    e75e:	90 e0       	ldi	r25, 0x00	; 0
    e760:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    e764:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    e768:	6e e2       	ldi	r22, 0x2E	; 46
    e76a:	70 e2       	ldi	r23, 0x20	; 32
    e76c:	80 e8       	ldi	r24, 0x80	; 128
    e76e:	94 e0       	ldi	r25, 0x04	; 4
    e770:	0e 94 7d 5f 	call	0xbefa	; 0xbefa <twi_master_read>
    e774:	80 91 40 2b 	lds	r24, 0x2B40	; 0x802b40 <g_twi2_m_data>
    e778:	80 93 9c 28 	sts	0x289C, r24	; 0x80289c <g_twi2_lcd_version>
    e77c:	80 91 9c 28 	lds	r24, 0x289C	; 0x80289c <g_twi2_lcd_version>
    e780:	81 31       	cpi	r24, 0x11	; 17
    e782:	08 f4       	brcc	.+2      	; 0xe786 <start_twi2_lcd+0x6a>
    e784:	e8 c4       	rjmp	.+2512   	; 0xf156 <start_twi2_lcd+0xa3a>
    e786:	60 e0       	ldi	r22, 0x00	; 0
    e788:	80 e0       	ldi	r24, 0x00	; 0
    e78a:	0e 94 e9 64 	call	0xc9d2	; 0xc9d2 <twi2_set_ledbl>
    e78e:	82 e0       	ldi	r24, 0x02	; 2
    e790:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    e794:	80 e1       	ldi	r24, 0x10	; 16
    e796:	80 93 40 2b 	sts	0x2B40, r24	; 0x802b40 <g_twi2_m_data>
    e79a:	81 e0       	ldi	r24, 0x01	; 1
    e79c:	90 e0       	ldi	r25, 0x00	; 0
    e79e:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    e7a2:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    e7a6:	6e e2       	ldi	r22, 0x2E	; 46
    e7a8:	70 e2       	ldi	r23, 0x20	; 32
    e7aa:	80 e8       	ldi	r24, 0x80	; 128
    e7ac:	94 e0       	ldi	r25, 0x04	; 4
    e7ae:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
    e7b2:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
    e7b6:	dc 01       	movw	r26, r24
    e7b8:	cb 01       	movw	r24, r22
    e7ba:	1c 01       	movw	r2, r24
    e7bc:	2d 01       	movw	r4, r26
    e7be:	61 2c       	mov	r6, r1
    e7c0:	71 2c       	mov	r7, r1
    e7c2:	43 01       	movw	r8, r6
    e7c4:	0f 2e       	mov	r0, r31
    e7c6:	f6 e0       	ldi	r31, 0x06	; 6
    e7c8:	af 2e       	mov	r10, r31
    e7ca:	f0 2d       	mov	r31, r0
    e7cc:	b1 2c       	mov	r11, r1
    e7ce:	c1 2c       	mov	r12, r1
    e7d0:	d1 2c       	mov	r13, r1
    e7d2:	e1 2c       	mov	r14, r1
    e7d4:	f1 2c       	mov	r15, r1
    e7d6:	00 e0       	ldi	r16, 0x00	; 0
    e7d8:	10 e0       	ldi	r17, 0x00	; 0
    e7da:	22 2d       	mov	r18, r2
    e7dc:	33 2d       	mov	r19, r3
    e7de:	44 2d       	mov	r20, r4
    e7e0:	55 2d       	mov	r21, r5
    e7e2:	66 2d       	mov	r22, r6
    e7e4:	77 2d       	mov	r23, r7
    e7e6:	88 2d       	mov	r24, r8
    e7e8:	99 2d       	mov	r25, r9
    e7ea:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    e7ee:	22 2e       	mov	r2, r18
    e7f0:	33 2e       	mov	r3, r19
    e7f2:	44 2e       	mov	r4, r20
    e7f4:	55 2e       	mov	r5, r21
    e7f6:	66 2e       	mov	r6, r22
    e7f8:	77 2e       	mov	r7, r23
    e7fa:	88 2e       	mov	r8, r24
    e7fc:	99 2e       	mov	r9, r25
    e7fe:	a2 2c       	mov	r10, r2
    e800:	b3 2c       	mov	r11, r3
    e802:	c4 2c       	mov	r12, r4
    e804:	d5 2c       	mov	r13, r5
    e806:	e6 2c       	mov	r14, r6
    e808:	f7 2c       	mov	r15, r7
    e80a:	08 2d       	mov	r16, r8
    e80c:	19 2d       	mov	r17, r9
    e80e:	2a 2d       	mov	r18, r10
    e810:	3b 2d       	mov	r19, r11
    e812:	4c 2d       	mov	r20, r12
    e814:	5d 2d       	mov	r21, r13
    e816:	6e 2d       	mov	r22, r14
    e818:	7f 2d       	mov	r23, r15
    e81a:	80 2f       	mov	r24, r16
    e81c:	91 2f       	mov	r25, r17
    e81e:	21 5c       	subi	r18, 0xC1	; 193
    e820:	3d 4b       	sbci	r19, 0xBD	; 189
    e822:	40 4f       	sbci	r20, 0xF0	; 240
    e824:	5f 4f       	sbci	r21, 0xFF	; 255
    e826:	6f 4f       	sbci	r22, 0xFF	; 255
    e828:	7f 4f       	sbci	r23, 0xFF	; 255
    e82a:	8f 4f       	sbci	r24, 0xFF	; 255
    e82c:	9f 4f       	sbci	r25, 0xFF	; 255
    e82e:	a2 2e       	mov	r10, r18
    e830:	b3 2e       	mov	r11, r19
    e832:	c4 2e       	mov	r12, r20
    e834:	d5 2e       	mov	r13, r21
    e836:	e6 2e       	mov	r14, r22
    e838:	f7 2e       	mov	r15, r23
    e83a:	08 2f       	mov	r16, r24
    e83c:	19 2f       	mov	r17, r25
    e83e:	2a 2d       	mov	r18, r10
    e840:	3b 2d       	mov	r19, r11
    e842:	4c 2d       	mov	r20, r12
    e844:	5d 2d       	mov	r21, r13
    e846:	6e 2d       	mov	r22, r14
    e848:	7f 2d       	mov	r23, r15
    e84a:	80 2f       	mov	r24, r16
    e84c:	91 2f       	mov	r25, r17
    e84e:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    e852:	dc 01       	movw	r26, r24
    e854:	cb 01       	movw	r24, r22
    e856:	20 e0       	ldi	r18, 0x00	; 0
    e858:	34 e2       	ldi	r19, 0x24	; 36
    e85a:	44 e7       	ldi	r20, 0x74	; 116
    e85c:	59 e4       	ldi	r21, 0x49	; 73
    e85e:	bc 01       	movw	r22, r24
    e860:	cd 01       	movw	r24, r26
    e862:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    e866:	dc 01       	movw	r26, r24
    e868:	cb 01       	movw	r24, r22
    e86a:	bc 01       	movw	r22, r24
    e86c:	cd 01       	movw	r24, r26
    e86e:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    e872:	a2 2e       	mov	r10, r18
    e874:	b3 2e       	mov	r11, r19
    e876:	c4 2e       	mov	r12, r20
    e878:	d5 2e       	mov	r13, r21
    e87a:	e6 2e       	mov	r14, r22
    e87c:	f7 2e       	mov	r15, r23
    e87e:	08 2f       	mov	r16, r24
    e880:	19 2f       	mov	r17, r25
    e882:	d6 01       	movw	r26, r12
    e884:	c5 01       	movw	r24, r10
    e886:	bc 01       	movw	r22, r24
    e888:	cd 01       	movw	r24, r26
    e88a:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
    e88e:	81 e0       	ldi	r24, 0x01	; 1
    e890:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
    e894:	80 e1       	ldi	r24, 0x10	; 16
    e896:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    e89a:	10 92 36 20 	sts	0x2036, r1	; 0x802036 <g_twi2_packet+0x8>
    e89e:	10 92 37 20 	sts	0x2037, r1	; 0x802037 <g_twi2_packet+0x9>
    e8a2:	6e e2       	ldi	r22, 0x2E	; 46
    e8a4:	70 e2       	ldi	r23, 0x20	; 32
    e8a6:	80 e8       	ldi	r24, 0x80	; 128
    e8a8:	94 e0       	ldi	r25, 0x04	; 4
    e8aa:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
    e8ae:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
    e8b2:	dc 01       	movw	r26, r24
    e8b4:	cb 01       	movw	r24, r22
    e8b6:	9c 01       	movw	r18, r24
    e8b8:	ad 01       	movw	r20, r26
    e8ba:	60 e0       	ldi	r22, 0x00	; 0
    e8bc:	70 e0       	ldi	r23, 0x00	; 0
    e8be:	cb 01       	movw	r24, r22
    e8c0:	82 2e       	mov	r8, r18
    e8c2:	93 2e       	mov	r9, r19
    e8c4:	a4 2e       	mov	r10, r20
    e8c6:	b5 2e       	mov	r11, r21
    e8c8:	c6 2e       	mov	r12, r22
    e8ca:	d7 2e       	mov	r13, r23
    e8cc:	e8 2e       	mov	r14, r24
    e8ce:	f9 2e       	mov	r15, r25
    e8d0:	28 2d       	mov	r18, r8
    e8d2:	39 2d       	mov	r19, r9
    e8d4:	4a 2d       	mov	r20, r10
    e8d6:	5b 2d       	mov	r21, r11
    e8d8:	6c 2d       	mov	r22, r12
    e8da:	7d 2d       	mov	r23, r13
    e8dc:	8e 2d       	mov	r24, r14
    e8de:	9f 2d       	mov	r25, r15
    e8e0:	01 e0       	ldi	r16, 0x01	; 1
    e8e2:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    e8e6:	2c 83       	std	Y+4, r18	; 0x04
    e8e8:	3d 83       	std	Y+5, r19	; 0x05
    e8ea:	4e 83       	std	Y+6, r20	; 0x06
    e8ec:	5f 83       	std	Y+7, r21	; 0x07
    e8ee:	68 87       	std	Y+8, r22	; 0x08
    e8f0:	79 87       	std	Y+9, r23	; 0x09
    e8f2:	8a 87       	std	Y+10, r24	; 0x0a
    e8f4:	9b 87       	std	Y+11, r25	; 0x0b
    e8f6:	8c 80       	ldd	r8, Y+4	; 0x04
    e8f8:	9d 80       	ldd	r9, Y+5	; 0x05
    e8fa:	ae 80       	ldd	r10, Y+6	; 0x06
    e8fc:	bf 80       	ldd	r11, Y+7	; 0x07
    e8fe:	c8 84       	ldd	r12, Y+8	; 0x08
    e900:	d9 84       	ldd	r13, Y+9	; 0x09
    e902:	ea 84       	ldd	r14, Y+10	; 0x0a
    e904:	fb 84       	ldd	r15, Y+11	; 0x0b
    e906:	28 2d       	mov	r18, r8
    e908:	39 2d       	mov	r19, r9
    e90a:	4a 2d       	mov	r20, r10
    e90c:	5b 2d       	mov	r21, r11
    e90e:	6c 2d       	mov	r22, r12
    e910:	7d 2d       	mov	r23, r13
    e912:	8e 2d       	mov	r24, r14
    e914:	9f 2d       	mov	r25, r15
    e916:	02 e0       	ldi	r16, 0x02	; 2
    e918:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    e91c:	2c 87       	std	Y+12, r18	; 0x0c
    e91e:	3d 87       	std	Y+13, r19	; 0x0d
    e920:	4e 87       	std	Y+14, r20	; 0x0e
    e922:	5f 87       	std	Y+15, r21	; 0x0f
    e924:	68 8b       	std	Y+16, r22	; 0x10
    e926:	79 8b       	std	Y+17, r23	; 0x11
    e928:	8a 8b       	std	Y+18, r24	; 0x12
    e92a:	9b 8b       	std	Y+19, r25	; 0x13
    e92c:	28 2d       	mov	r18, r8
    e92e:	39 2d       	mov	r19, r9
    e930:	4a 2d       	mov	r20, r10
    e932:	5b 2d       	mov	r21, r11
    e934:	6c 2d       	mov	r22, r12
    e936:	7d 2d       	mov	r23, r13
    e938:	8e 2d       	mov	r24, r14
    e93a:	9f 2d       	mov	r25, r15
    e93c:	ac 84       	ldd	r10, Y+12	; 0x0c
    e93e:	bd 84       	ldd	r11, Y+13	; 0x0d
    e940:	ce 84       	ldd	r12, Y+14	; 0x0e
    e942:	df 84       	ldd	r13, Y+15	; 0x0f
    e944:	e8 88       	ldd	r14, Y+16	; 0x10
    e946:	f9 88       	ldd	r15, Y+17	; 0x11
    e948:	0a 89       	ldd	r16, Y+18	; 0x12
    e94a:	1b 89       	ldd	r17, Y+19	; 0x13
    e94c:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    e950:	82 2e       	mov	r8, r18
    e952:	93 2e       	mov	r9, r19
    e954:	a4 2e       	mov	r10, r20
    e956:	b5 2e       	mov	r11, r21
    e958:	c6 2e       	mov	r12, r22
    e95a:	d7 2e       	mov	r13, r23
    e95c:	e8 2e       	mov	r14, r24
    e95e:	f9 2e       	mov	r15, r25
    e960:	28 2d       	mov	r18, r8
    e962:	39 2d       	mov	r19, r9
    e964:	4a 2d       	mov	r20, r10
    e966:	5b 2d       	mov	r21, r11
    e968:	6c 2d       	mov	r22, r12
    e96a:	7d 2d       	mov	r23, r13
    e96c:	8e 2d       	mov	r24, r14
    e96e:	9f 2d       	mov	r25, r15
    e970:	02 e0       	ldi	r16, 0x02	; 2
    e972:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    e976:	2c 8b       	std	Y+20, r18	; 0x14
    e978:	3d 8b       	std	Y+21, r19	; 0x15
    e97a:	4e 8b       	std	Y+22, r20	; 0x16
    e97c:	5f 8b       	std	Y+23, r21	; 0x17
    e97e:	68 8f       	std	Y+24, r22	; 0x18
    e980:	79 8f       	std	Y+25, r23	; 0x19
    e982:	8a 8f       	std	Y+26, r24	; 0x1a
    e984:	9b 8f       	std	Y+27, r25	; 0x1b
    e986:	28 2d       	mov	r18, r8
    e988:	39 2d       	mov	r19, r9
    e98a:	4a 2d       	mov	r20, r10
    e98c:	5b 2d       	mov	r21, r11
    e98e:	6c 2d       	mov	r22, r12
    e990:	7d 2d       	mov	r23, r13
    e992:	8e 2d       	mov	r24, r14
    e994:	9f 2d       	mov	r25, r15
    e996:	ac 88       	ldd	r10, Y+20	; 0x14
    e998:	bd 88       	ldd	r11, Y+21	; 0x15
    e99a:	ce 88       	ldd	r12, Y+22	; 0x16
    e99c:	df 88       	ldd	r13, Y+23	; 0x17
    e99e:	e8 8c       	ldd	r14, Y+24	; 0x18
    e9a0:	f9 8c       	ldd	r15, Y+25	; 0x19
    e9a2:	0a 8d       	ldd	r16, Y+26	; 0x1a
    e9a4:	1b 8d       	ldd	r17, Y+27	; 0x1b
    e9a6:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    e9aa:	22 2e       	mov	r2, r18
    e9ac:	33 2e       	mov	r3, r19
    e9ae:	44 2e       	mov	r4, r20
    e9b0:	55 2e       	mov	r5, r21
    e9b2:	66 2e       	mov	r6, r22
    e9b4:	77 2e       	mov	r7, r23
    e9b6:	88 2e       	mov	r8, r24
    e9b8:	99 2e       	mov	r9, r25
    e9ba:	0f 2e       	mov	r0, r31
    e9bc:	f6 e0       	ldi	r31, 0x06	; 6
    e9be:	af 2e       	mov	r10, r31
    e9c0:	f0 2d       	mov	r31, r0
    e9c2:	b1 2c       	mov	r11, r1
    e9c4:	c1 2c       	mov	r12, r1
    e9c6:	d1 2c       	mov	r13, r1
    e9c8:	e1 2c       	mov	r14, r1
    e9ca:	f1 2c       	mov	r15, r1
    e9cc:	00 e0       	ldi	r16, 0x00	; 0
    e9ce:	10 e0       	ldi	r17, 0x00	; 0
    e9d0:	22 2d       	mov	r18, r2
    e9d2:	33 2d       	mov	r19, r3
    e9d4:	44 2d       	mov	r20, r4
    e9d6:	55 2d       	mov	r21, r5
    e9d8:	66 2d       	mov	r22, r6
    e9da:	77 2d       	mov	r23, r7
    e9dc:	88 2d       	mov	r24, r8
    e9de:	99 2d       	mov	r25, r9
    e9e0:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    e9e4:	22 2e       	mov	r2, r18
    e9e6:	33 2e       	mov	r3, r19
    e9e8:	44 2e       	mov	r4, r20
    e9ea:	55 2e       	mov	r5, r21
    e9ec:	66 2e       	mov	r6, r22
    e9ee:	77 2e       	mov	r7, r23
    e9f0:	88 2e       	mov	r8, r24
    e9f2:	99 2e       	mov	r9, r25
    e9f4:	a2 2c       	mov	r10, r2
    e9f6:	b3 2c       	mov	r11, r3
    e9f8:	c4 2c       	mov	r12, r4
    e9fa:	d5 2c       	mov	r13, r5
    e9fc:	e6 2c       	mov	r14, r6
    e9fe:	f7 2c       	mov	r15, r7
    ea00:	08 2d       	mov	r16, r8
    ea02:	19 2d       	mov	r17, r9
    ea04:	2a 2d       	mov	r18, r10
    ea06:	3b 2d       	mov	r19, r11
    ea08:	4c 2d       	mov	r20, r12
    ea0a:	5d 2d       	mov	r21, r13
    ea0c:	6e 2d       	mov	r22, r14
    ea0e:	7f 2d       	mov	r23, r15
    ea10:	80 2f       	mov	r24, r16
    ea12:	91 2f       	mov	r25, r17
    ea14:	29 51       	subi	r18, 0x19	; 25
    ea16:	3c 4f       	sbci	r19, 0xFC	; 252
    ea18:	4f 4f       	sbci	r20, 0xFF	; 255
    ea1a:	5f 4f       	sbci	r21, 0xFF	; 255
    ea1c:	6f 4f       	sbci	r22, 0xFF	; 255
    ea1e:	7f 4f       	sbci	r23, 0xFF	; 255
    ea20:	8f 4f       	sbci	r24, 0xFF	; 255
    ea22:	9f 4f       	sbci	r25, 0xFF	; 255
    ea24:	a2 2e       	mov	r10, r18
    ea26:	b3 2e       	mov	r11, r19
    ea28:	c4 2e       	mov	r12, r20
    ea2a:	d5 2e       	mov	r13, r21
    ea2c:	e6 2e       	mov	r14, r22
    ea2e:	f7 2e       	mov	r15, r23
    ea30:	08 2f       	mov	r16, r24
    ea32:	19 2f       	mov	r17, r25
    ea34:	2a 2d       	mov	r18, r10
    ea36:	3b 2d       	mov	r19, r11
    ea38:	4c 2d       	mov	r20, r12
    ea3a:	5d 2d       	mov	r21, r13
    ea3c:	6e 2d       	mov	r22, r14
    ea3e:	7f 2d       	mov	r23, r15
    ea40:	80 2f       	mov	r24, r16
    ea42:	91 2f       	mov	r25, r17
    ea44:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    ea48:	dc 01       	movw	r26, r24
    ea4a:	cb 01       	movw	r24, r22
    ea4c:	20 e0       	ldi	r18, 0x00	; 0
    ea4e:	30 e0       	ldi	r19, 0x00	; 0
    ea50:	4a e7       	ldi	r20, 0x7A	; 122
    ea52:	54 e4       	ldi	r21, 0x44	; 68
    ea54:	bc 01       	movw	r22, r24
    ea56:	cd 01       	movw	r24, r26
    ea58:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    ea5c:	dc 01       	movw	r26, r24
    ea5e:	cb 01       	movw	r24, r22
    ea60:	bc 01       	movw	r22, r24
    ea62:	cd 01       	movw	r24, r26
    ea64:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    ea68:	a2 2e       	mov	r10, r18
    ea6a:	b3 2e       	mov	r11, r19
    ea6c:	c4 2e       	mov	r12, r20
    ea6e:	d5 2e       	mov	r13, r21
    ea70:	e6 2e       	mov	r14, r22
    ea72:	f7 2e       	mov	r15, r23
    ea74:	08 2f       	mov	r16, r24
    ea76:	19 2f       	mov	r17, r25
    ea78:	d6 01       	movw	r26, r12
    ea7a:	c5 01       	movw	r24, r10
    ea7c:	bc 01       	movw	r22, r24
    ea7e:	cd 01       	movw	r24, r26
    ea80:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
    ea84:	81 e0       	ldi	r24, 0x01	; 1
    ea86:	0e 94 3b 64 	call	0xc876	; 0xc876 <twi2_set_leds>
    ea8a:	80 e0       	ldi	r24, 0x00	; 0
    ea8c:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
    ea90:	84 e1       	ldi	r24, 0x14	; 20
    ea92:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    ea96:	81 e0       	ldi	r24, 0x01	; 1
    ea98:	80 93 40 2b 	sts	0x2B40, r24	; 0x802b40 <g_twi2_m_data>
    ea9c:	81 e0       	ldi	r24, 0x01	; 1
    ea9e:	90 e0       	ldi	r25, 0x00	; 0
    eaa0:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    eaa4:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    eaa8:	6e e2       	ldi	r22, 0x2E	; 46
    eaaa:	70 e2       	ldi	r23, 0x20	; 32
    eaac:	80 e8       	ldi	r24, 0x80	; 128
    eaae:	94 e0       	ldi	r25, 0x04	; 4
    eab0:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
    eab4:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
    eab8:	dc 01       	movw	r26, r24
    eaba:	cb 01       	movw	r24, r22
    eabc:	1c 01       	movw	r2, r24
    eabe:	2d 01       	movw	r4, r26
    eac0:	61 2c       	mov	r6, r1
    eac2:	71 2c       	mov	r7, r1
    eac4:	43 01       	movw	r8, r6
    eac6:	0f 2e       	mov	r0, r31
    eac8:	f6 e0       	ldi	r31, 0x06	; 6
    eaca:	af 2e       	mov	r10, r31
    eacc:	f0 2d       	mov	r31, r0
    eace:	b1 2c       	mov	r11, r1
    ead0:	c1 2c       	mov	r12, r1
    ead2:	d1 2c       	mov	r13, r1
    ead4:	e1 2c       	mov	r14, r1
    ead6:	f1 2c       	mov	r15, r1
    ead8:	00 e0       	ldi	r16, 0x00	; 0
    eada:	10 e0       	ldi	r17, 0x00	; 0
    eadc:	22 2d       	mov	r18, r2
    eade:	33 2d       	mov	r19, r3
    eae0:	44 2d       	mov	r20, r4
    eae2:	55 2d       	mov	r21, r5
    eae4:	66 2d       	mov	r22, r6
    eae6:	77 2d       	mov	r23, r7
    eae8:	88 2d       	mov	r24, r8
    eaea:	99 2d       	mov	r25, r9
    eaec:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    eaf0:	22 2e       	mov	r2, r18
    eaf2:	33 2e       	mov	r3, r19
    eaf4:	44 2e       	mov	r4, r20
    eaf6:	55 2e       	mov	r5, r21
    eaf8:	66 2e       	mov	r6, r22
    eafa:	77 2e       	mov	r7, r23
    eafc:	88 2e       	mov	r8, r24
    eafe:	99 2e       	mov	r9, r25
    eb00:	a2 2c       	mov	r10, r2
    eb02:	b3 2c       	mov	r11, r3
    eb04:	c4 2c       	mov	r12, r4
    eb06:	d5 2c       	mov	r13, r5
    eb08:	e6 2c       	mov	r14, r6
    eb0a:	f7 2c       	mov	r15, r7
    eb0c:	08 2d       	mov	r16, r8
    eb0e:	19 2d       	mov	r17, r9
    eb10:	2a 2d       	mov	r18, r10
    eb12:	3b 2d       	mov	r19, r11
    eb14:	4c 2d       	mov	r20, r12
    eb16:	5d 2d       	mov	r21, r13
    eb18:	6e 2d       	mov	r22, r14
    eb1a:	7f 2d       	mov	r23, r15
    eb1c:	80 2f       	mov	r24, r16
    eb1e:	91 2f       	mov	r25, r17
    eb20:	21 5c       	subi	r18, 0xC1	; 193
    eb22:	3d 4b       	sbci	r19, 0xBD	; 189
    eb24:	40 4f       	sbci	r20, 0xF0	; 240
    eb26:	5f 4f       	sbci	r21, 0xFF	; 255
    eb28:	6f 4f       	sbci	r22, 0xFF	; 255
    eb2a:	7f 4f       	sbci	r23, 0xFF	; 255
    eb2c:	8f 4f       	sbci	r24, 0xFF	; 255
    eb2e:	9f 4f       	sbci	r25, 0xFF	; 255
    eb30:	a2 2e       	mov	r10, r18
    eb32:	b3 2e       	mov	r11, r19
    eb34:	c4 2e       	mov	r12, r20
    eb36:	d5 2e       	mov	r13, r21
    eb38:	e6 2e       	mov	r14, r22
    eb3a:	f7 2e       	mov	r15, r23
    eb3c:	08 2f       	mov	r16, r24
    eb3e:	19 2f       	mov	r17, r25
    eb40:	2a 2d       	mov	r18, r10
    eb42:	3b 2d       	mov	r19, r11
    eb44:	4c 2d       	mov	r20, r12
    eb46:	5d 2d       	mov	r21, r13
    eb48:	6e 2d       	mov	r22, r14
    eb4a:	7f 2d       	mov	r23, r15
    eb4c:	80 2f       	mov	r24, r16
    eb4e:	91 2f       	mov	r25, r17
    eb50:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    eb54:	dc 01       	movw	r26, r24
    eb56:	cb 01       	movw	r24, r22
    eb58:	20 e0       	ldi	r18, 0x00	; 0
    eb5a:	34 e2       	ldi	r19, 0x24	; 36
    eb5c:	44 e7       	ldi	r20, 0x74	; 116
    eb5e:	59 e4       	ldi	r21, 0x49	; 73
    eb60:	bc 01       	movw	r22, r24
    eb62:	cd 01       	movw	r24, r26
    eb64:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    eb68:	dc 01       	movw	r26, r24
    eb6a:	cb 01       	movw	r24, r22
    eb6c:	bc 01       	movw	r22, r24
    eb6e:	cd 01       	movw	r24, r26
    eb70:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    eb74:	a2 2e       	mov	r10, r18
    eb76:	b3 2e       	mov	r11, r19
    eb78:	c4 2e       	mov	r12, r20
    eb7a:	d5 2e       	mov	r13, r21
    eb7c:	e6 2e       	mov	r14, r22
    eb7e:	f7 2e       	mov	r15, r23
    eb80:	08 2f       	mov	r16, r24
    eb82:	19 2f       	mov	r17, r25
    eb84:	d6 01       	movw	r26, r12
    eb86:	c5 01       	movw	r24, r10
    eb88:	bc 01       	movw	r22, r24
    eb8a:	cd 01       	movw	r24, r26
    eb8c:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
    eb90:	80 91 10 20 	lds	r24, 0x2010	; 0x802010 <g_bias_pm>
    eb94:	0e 94 9c 65 	call	0xcb38	; 0xcb38 <twi2_set_bias>
    eb98:	69 e1       	ldi	r22, 0x19	; 25
    eb9a:	8c e2       	ldi	r24, 0x2C	; 44
    eb9c:	0e 94 49 66 	call	0xcc92	; 0xcc92 <twi2_set_beep>
    eba0:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
    eba4:	dc 01       	movw	r26, r24
    eba6:	cb 01       	movw	r24, r22
    eba8:	9c 01       	movw	r18, r24
    ebaa:	ad 01       	movw	r20, r26
    ebac:	60 e0       	ldi	r22, 0x00	; 0
    ebae:	70 e0       	ldi	r23, 0x00	; 0
    ebb0:	cb 01       	movw	r24, r22
    ebb2:	82 2e       	mov	r8, r18
    ebb4:	93 2e       	mov	r9, r19
    ebb6:	a4 2e       	mov	r10, r20
    ebb8:	b5 2e       	mov	r11, r21
    ebba:	c6 2e       	mov	r12, r22
    ebbc:	d7 2e       	mov	r13, r23
    ebbe:	e8 2e       	mov	r14, r24
    ebc0:	f9 2e       	mov	r15, r25
    ebc2:	28 2d       	mov	r18, r8
    ebc4:	39 2d       	mov	r19, r9
    ebc6:	4a 2d       	mov	r20, r10
    ebc8:	5b 2d       	mov	r21, r11
    ebca:	6c 2d       	mov	r22, r12
    ebcc:	7d 2d       	mov	r23, r13
    ebce:	8e 2d       	mov	r24, r14
    ebd0:	9f 2d       	mov	r25, r15
    ebd2:	02 e0       	ldi	r16, 0x02	; 2
    ebd4:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    ebd8:	2c 8f       	std	Y+28, r18	; 0x1c
    ebda:	3d 8f       	std	Y+29, r19	; 0x1d
    ebdc:	4e 8f       	std	Y+30, r20	; 0x1e
    ebde:	5f 8f       	std	Y+31, r21	; 0x1f
    ebe0:	68 a3       	std	Y+32, r22	; 0x20
    ebe2:	79 a3       	std	Y+33, r23	; 0x21
    ebe4:	8a a3       	std	Y+34, r24	; 0x22
    ebe6:	9b a3       	std	Y+35, r25	; 0x23
    ebe8:	8c 8c       	ldd	r8, Y+28	; 0x1c
    ebea:	9d 8c       	ldd	r9, Y+29	; 0x1d
    ebec:	ae 8c       	ldd	r10, Y+30	; 0x1e
    ebee:	bf 8c       	ldd	r11, Y+31	; 0x1f
    ebf0:	c8 a0       	ldd	r12, Y+32	; 0x20
    ebf2:	d9 a0       	ldd	r13, Y+33	; 0x21
    ebf4:	ea a0       	ldd	r14, Y+34	; 0x22
    ebf6:	fb a0       	ldd	r15, Y+35	; 0x23
    ebf8:	28 2d       	mov	r18, r8
    ebfa:	39 2d       	mov	r19, r9
    ebfc:	4a 2d       	mov	r20, r10
    ebfe:	5b 2d       	mov	r21, r11
    ec00:	6c 2d       	mov	r22, r12
    ec02:	7d 2d       	mov	r23, r13
    ec04:	8e 2d       	mov	r24, r14
    ec06:	9f 2d       	mov	r25, r15
    ec08:	02 e0       	ldi	r16, 0x02	; 2
    ec0a:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    ec0e:	2c a3       	std	Y+36, r18	; 0x24
    ec10:	3d a3       	std	Y+37, r19	; 0x25
    ec12:	4e a3       	std	Y+38, r20	; 0x26
    ec14:	5f a3       	std	Y+39, r21	; 0x27
    ec16:	68 a7       	std	Y+40, r22	; 0x28
    ec18:	79 a7       	std	Y+41, r23	; 0x29
    ec1a:	8a a7       	std	Y+42, r24	; 0x2a
    ec1c:	9b a7       	std	Y+43, r25	; 0x2b
    ec1e:	28 2d       	mov	r18, r8
    ec20:	39 2d       	mov	r19, r9
    ec22:	4a 2d       	mov	r20, r10
    ec24:	5b 2d       	mov	r21, r11
    ec26:	6c 2d       	mov	r22, r12
    ec28:	7d 2d       	mov	r23, r13
    ec2a:	8e 2d       	mov	r24, r14
    ec2c:	9f 2d       	mov	r25, r15
    ec2e:	ac a0       	ldd	r10, Y+36	; 0x24
    ec30:	bd a0       	ldd	r11, Y+37	; 0x25
    ec32:	ce a0       	ldd	r12, Y+38	; 0x26
    ec34:	df a0       	ldd	r13, Y+39	; 0x27
    ec36:	e8 a4       	ldd	r14, Y+40	; 0x28
    ec38:	f9 a4       	ldd	r15, Y+41	; 0x29
    ec3a:	0a a5       	ldd	r16, Y+42	; 0x2a
    ec3c:	1b a5       	ldd	r17, Y+43	; 0x2b
    ec3e:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    ec42:	22 2e       	mov	r2, r18
    ec44:	33 2e       	mov	r3, r19
    ec46:	44 2e       	mov	r4, r20
    ec48:	55 2e       	mov	r5, r21
    ec4a:	66 2e       	mov	r6, r22
    ec4c:	77 2e       	mov	r7, r23
    ec4e:	88 2e       	mov	r8, r24
    ec50:	99 2e       	mov	r9, r25
    ec52:	22 2d       	mov	r18, r2
    ec54:	33 2d       	mov	r19, r3
    ec56:	44 2d       	mov	r20, r4
    ec58:	55 2d       	mov	r21, r5
    ec5a:	66 2d       	mov	r22, r6
    ec5c:	77 2d       	mov	r23, r7
    ec5e:	88 2d       	mov	r24, r8
    ec60:	99 2d       	mov	r25, r9
    ec62:	04 e0       	ldi	r16, 0x04	; 4
    ec64:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    ec68:	a2 2e       	mov	r10, r18
    ec6a:	b3 2e       	mov	r11, r19
    ec6c:	c4 2e       	mov	r12, r20
    ec6e:	d5 2e       	mov	r13, r21
    ec70:	e6 2e       	mov	r14, r22
    ec72:	f7 2e       	mov	r15, r23
    ec74:	08 2f       	mov	r16, r24
    ec76:	19 2f       	mov	r17, r25
    ec78:	2a 2d       	mov	r18, r10
    ec7a:	3b 2d       	mov	r19, r11
    ec7c:	4c 2d       	mov	r20, r12
    ec7e:	5d 2d       	mov	r21, r13
    ec80:	6e 2d       	mov	r22, r14
    ec82:	7f 2d       	mov	r23, r15
    ec84:	80 2f       	mov	r24, r16
    ec86:	91 2f       	mov	r25, r17
    ec88:	a2 2c       	mov	r10, r2
    ec8a:	b3 2c       	mov	r11, r3
    ec8c:	c4 2c       	mov	r12, r4
    ec8e:	d5 2c       	mov	r13, r5
    ec90:	e6 2c       	mov	r14, r6
    ec92:	f7 2c       	mov	r15, r7
    ec94:	08 2d       	mov	r16, r8
    ec96:	19 2d       	mov	r17, r9
    ec98:	0f 94 c4 2f 	call	0x25f88	; 0x25f88 <__subdi3>
    ec9c:	22 2e       	mov	r2, r18
    ec9e:	33 2e       	mov	r3, r19
    eca0:	44 2e       	mov	r4, r20
    eca2:	55 2e       	mov	r5, r21
    eca4:	66 2e       	mov	r6, r22
    eca6:	77 2e       	mov	r7, r23
    eca8:	88 2e       	mov	r8, r24
    ecaa:	99 2e       	mov	r9, r25
    ecac:	0f 2e       	mov	r0, r31
    ecae:	f6 e0       	ldi	r31, 0x06	; 6
    ecb0:	af 2e       	mov	r10, r31
    ecb2:	f0 2d       	mov	r31, r0
    ecb4:	b1 2c       	mov	r11, r1
    ecb6:	c1 2c       	mov	r12, r1
    ecb8:	d1 2c       	mov	r13, r1
    ecba:	e1 2c       	mov	r14, r1
    ecbc:	f1 2c       	mov	r15, r1
    ecbe:	00 e0       	ldi	r16, 0x00	; 0
    ecc0:	10 e0       	ldi	r17, 0x00	; 0
    ecc2:	22 2d       	mov	r18, r2
    ecc4:	33 2d       	mov	r19, r3
    ecc6:	44 2d       	mov	r20, r4
    ecc8:	55 2d       	mov	r21, r5
    ecca:	66 2d       	mov	r22, r6
    eccc:	77 2d       	mov	r23, r7
    ecce:	88 2d       	mov	r24, r8
    ecd0:	99 2d       	mov	r25, r9
    ecd2:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    ecd6:	22 2e       	mov	r2, r18
    ecd8:	33 2e       	mov	r3, r19
    ecda:	44 2e       	mov	r4, r20
    ecdc:	55 2e       	mov	r5, r21
    ecde:	66 2e       	mov	r6, r22
    ece0:	77 2e       	mov	r7, r23
    ece2:	88 2e       	mov	r8, r24
    ece4:	99 2e       	mov	r9, r25
    ece6:	a2 2c       	mov	r10, r2
    ece8:	b3 2c       	mov	r11, r3
    ecea:	c4 2c       	mov	r12, r4
    ecec:	d5 2c       	mov	r13, r5
    ecee:	e6 2c       	mov	r14, r6
    ecf0:	f7 2c       	mov	r15, r7
    ecf2:	08 2d       	mov	r16, r8
    ecf4:	19 2d       	mov	r17, r9
    ecf6:	2a 2d       	mov	r18, r10
    ecf8:	3b 2d       	mov	r19, r11
    ecfa:	4c 2d       	mov	r20, r12
    ecfc:	5d 2d       	mov	r21, r13
    ecfe:	6e 2d       	mov	r22, r14
    ed00:	7f 2d       	mov	r23, r15
    ed02:	80 2f       	mov	r24, r16
    ed04:	91 2f       	mov	r25, r17
    ed06:	29 51       	subi	r18, 0x19	; 25
    ed08:	3c 4f       	sbci	r19, 0xFC	; 252
    ed0a:	4f 4f       	sbci	r20, 0xFF	; 255
    ed0c:	5f 4f       	sbci	r21, 0xFF	; 255
    ed0e:	6f 4f       	sbci	r22, 0xFF	; 255
    ed10:	7f 4f       	sbci	r23, 0xFF	; 255
    ed12:	8f 4f       	sbci	r24, 0xFF	; 255
    ed14:	9f 4f       	sbci	r25, 0xFF	; 255
    ed16:	a2 2e       	mov	r10, r18
    ed18:	b3 2e       	mov	r11, r19
    ed1a:	c4 2e       	mov	r12, r20
    ed1c:	d5 2e       	mov	r13, r21
    ed1e:	e6 2e       	mov	r14, r22
    ed20:	f7 2e       	mov	r15, r23
    ed22:	08 2f       	mov	r16, r24
    ed24:	19 2f       	mov	r17, r25
    ed26:	2a 2d       	mov	r18, r10
    ed28:	3b 2d       	mov	r19, r11
    ed2a:	4c 2d       	mov	r20, r12
    ed2c:	5d 2d       	mov	r21, r13
    ed2e:	6e 2d       	mov	r22, r14
    ed30:	7f 2d       	mov	r23, r15
    ed32:	80 2f       	mov	r24, r16
    ed34:	91 2f       	mov	r25, r17
    ed36:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    ed3a:	dc 01       	movw	r26, r24
    ed3c:	cb 01       	movw	r24, r22
    ed3e:	20 e0       	ldi	r18, 0x00	; 0
    ed40:	30 e0       	ldi	r19, 0x00	; 0
    ed42:	4a e7       	ldi	r20, 0x7A	; 122
    ed44:	54 e4       	ldi	r21, 0x44	; 68
    ed46:	bc 01       	movw	r22, r24
    ed48:	cd 01       	movw	r24, r26
    ed4a:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    ed4e:	dc 01       	movw	r26, r24
    ed50:	cb 01       	movw	r24, r22
    ed52:	bc 01       	movw	r22, r24
    ed54:	cd 01       	movw	r24, r26
    ed56:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    ed5a:	a2 2e       	mov	r10, r18
    ed5c:	b3 2e       	mov	r11, r19
    ed5e:	c4 2e       	mov	r12, r20
    ed60:	d5 2e       	mov	r13, r21
    ed62:	e6 2e       	mov	r14, r22
    ed64:	f7 2e       	mov	r15, r23
    ed66:	08 2f       	mov	r16, r24
    ed68:	19 2f       	mov	r17, r25
    ed6a:	d6 01       	movw	r26, r12
    ed6c:	c5 01       	movw	r24, r10
    ed6e:	bc 01       	movw	r22, r24
    ed70:	cd 01       	movw	r24, r26
    ed72:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
    ed76:	19 82       	std	Y+1, r1	; 0x01
    ed78:	75 c0       	rjmp	.+234    	; 0xee64 <start_twi2_lcd+0x748>
    ed7a:	69 81       	ldd	r22, Y+1	; 0x01
    ed7c:	80 e0       	ldi	r24, 0x00	; 0
    ed7e:	0e 94 e9 64 	call	0xc9d2	; 0xc9d2 <twi2_set_ledbl>
    ed82:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
    ed86:	dc 01       	movw	r26, r24
    ed88:	cb 01       	movw	r24, r22
    ed8a:	1c 01       	movw	r2, r24
    ed8c:	2d 01       	movw	r4, r26
    ed8e:	61 2c       	mov	r6, r1
    ed90:	71 2c       	mov	r7, r1
    ed92:	43 01       	movw	r8, r6
    ed94:	0f 2e       	mov	r0, r31
    ed96:	f6 e0       	ldi	r31, 0x06	; 6
    ed98:	af 2e       	mov	r10, r31
    ed9a:	f0 2d       	mov	r31, r0
    ed9c:	b1 2c       	mov	r11, r1
    ed9e:	c1 2c       	mov	r12, r1
    eda0:	d1 2c       	mov	r13, r1
    eda2:	e1 2c       	mov	r14, r1
    eda4:	f1 2c       	mov	r15, r1
    eda6:	00 e0       	ldi	r16, 0x00	; 0
    eda8:	10 e0       	ldi	r17, 0x00	; 0
    edaa:	22 2d       	mov	r18, r2
    edac:	33 2d       	mov	r19, r3
    edae:	44 2d       	mov	r20, r4
    edb0:	55 2d       	mov	r21, r5
    edb2:	66 2d       	mov	r22, r6
    edb4:	77 2d       	mov	r23, r7
    edb6:	88 2d       	mov	r24, r8
    edb8:	99 2d       	mov	r25, r9
    edba:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    edbe:	22 2e       	mov	r2, r18
    edc0:	33 2e       	mov	r3, r19
    edc2:	44 2e       	mov	r4, r20
    edc4:	55 2e       	mov	r5, r21
    edc6:	66 2e       	mov	r6, r22
    edc8:	77 2e       	mov	r7, r23
    edca:	88 2e       	mov	r8, r24
    edcc:	99 2e       	mov	r9, r25
    edce:	a2 2c       	mov	r10, r2
    edd0:	b3 2c       	mov	r11, r3
    edd2:	c4 2c       	mov	r12, r4
    edd4:	d5 2c       	mov	r13, r5
    edd6:	e6 2c       	mov	r14, r6
    edd8:	f7 2c       	mov	r15, r7
    edda:	08 2d       	mov	r16, r8
    eddc:	19 2d       	mov	r17, r9
    edde:	2a 2d       	mov	r18, r10
    ede0:	3b 2d       	mov	r19, r11
    ede2:	4c 2d       	mov	r20, r12
    ede4:	5d 2d       	mov	r21, r13
    ede6:	6e 2d       	mov	r22, r14
    ede8:	7f 2d       	mov	r23, r15
    edea:	80 2f       	mov	r24, r16
    edec:	91 2f       	mov	r25, r17
    edee:	29 51       	subi	r18, 0x19	; 25
    edf0:	3c 4f       	sbci	r19, 0xFC	; 252
    edf2:	4f 4f       	sbci	r20, 0xFF	; 255
    edf4:	5f 4f       	sbci	r21, 0xFF	; 255
    edf6:	6f 4f       	sbci	r22, 0xFF	; 255
    edf8:	7f 4f       	sbci	r23, 0xFF	; 255
    edfa:	8f 4f       	sbci	r24, 0xFF	; 255
    edfc:	9f 4f       	sbci	r25, 0xFF	; 255
    edfe:	a2 2e       	mov	r10, r18
    ee00:	b3 2e       	mov	r11, r19
    ee02:	c4 2e       	mov	r12, r20
    ee04:	d5 2e       	mov	r13, r21
    ee06:	e6 2e       	mov	r14, r22
    ee08:	f7 2e       	mov	r15, r23
    ee0a:	08 2f       	mov	r16, r24
    ee0c:	19 2f       	mov	r17, r25
    ee0e:	2a 2d       	mov	r18, r10
    ee10:	3b 2d       	mov	r19, r11
    ee12:	4c 2d       	mov	r20, r12
    ee14:	5d 2d       	mov	r21, r13
    ee16:	6e 2d       	mov	r22, r14
    ee18:	7f 2d       	mov	r23, r15
    ee1a:	80 2f       	mov	r24, r16
    ee1c:	91 2f       	mov	r25, r17
    ee1e:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    ee22:	dc 01       	movw	r26, r24
    ee24:	cb 01       	movw	r24, r22
    ee26:	20 e0       	ldi	r18, 0x00	; 0
    ee28:	30 e0       	ldi	r19, 0x00	; 0
    ee2a:	4a e7       	ldi	r20, 0x7A	; 122
    ee2c:	54 e4       	ldi	r21, 0x44	; 68
    ee2e:	bc 01       	movw	r22, r24
    ee30:	cd 01       	movw	r24, r26
    ee32:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    ee36:	dc 01       	movw	r26, r24
    ee38:	cb 01       	movw	r24, r22
    ee3a:	bc 01       	movw	r22, r24
    ee3c:	cd 01       	movw	r24, r26
    ee3e:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    ee42:	a2 2e       	mov	r10, r18
    ee44:	b3 2e       	mov	r11, r19
    ee46:	c4 2e       	mov	r12, r20
    ee48:	d5 2e       	mov	r13, r21
    ee4a:	e6 2e       	mov	r14, r22
    ee4c:	f7 2e       	mov	r15, r23
    ee4e:	08 2f       	mov	r16, r24
    ee50:	19 2f       	mov	r17, r25
    ee52:	d6 01       	movw	r26, r12
    ee54:	c5 01       	movw	r24, r10
    ee56:	bc 01       	movw	r22, r24
    ee58:	cd 01       	movw	r24, r26
    ee5a:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
    ee5e:	89 81       	ldd	r24, Y+1	; 0x01
    ee60:	8c 5f       	subi	r24, 0xFC	; 252
    ee62:	89 83       	std	Y+1, r24	; 0x01
    ee64:	89 81       	ldd	r24, Y+1	; 0x01
    ee66:	8c 3f       	cpi	r24, 0xFC	; 252
    ee68:	08 f4       	brcc	.+2      	; 0xee6c <start_twi2_lcd+0x750>
    ee6a:	87 cf       	rjmp	.-242    	; 0xed7a <start_twi2_lcd+0x65e>
    ee6c:	69 e1       	ldi	r22, 0x19	; 25
    ee6e:	88 e5       	ldi	r24, 0x58	; 88
    ee70:	0e 94 49 66 	call	0xcc92	; 0xcc92 <twi2_set_beep>
    ee74:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
    ee78:	dc 01       	movw	r26, r24
    ee7a:	cb 01       	movw	r24, r22
    ee7c:	9c 01       	movw	r18, r24
    ee7e:	ad 01       	movw	r20, r26
    ee80:	60 e0       	ldi	r22, 0x00	; 0
    ee82:	70 e0       	ldi	r23, 0x00	; 0
    ee84:	cb 01       	movw	r24, r22
    ee86:	82 2e       	mov	r8, r18
    ee88:	93 2e       	mov	r9, r19
    ee8a:	a4 2e       	mov	r10, r20
    ee8c:	b5 2e       	mov	r11, r21
    ee8e:	c6 2e       	mov	r12, r22
    ee90:	d7 2e       	mov	r13, r23
    ee92:	e8 2e       	mov	r14, r24
    ee94:	f9 2e       	mov	r15, r25
    ee96:	28 2d       	mov	r18, r8
    ee98:	39 2d       	mov	r19, r9
    ee9a:	4a 2d       	mov	r20, r10
    ee9c:	5b 2d       	mov	r21, r11
    ee9e:	6c 2d       	mov	r22, r12
    eea0:	7d 2d       	mov	r23, r13
    eea2:	8e 2d       	mov	r24, r14
    eea4:	9f 2d       	mov	r25, r15
    eea6:	02 e0       	ldi	r16, 0x02	; 2
    eea8:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    eeac:	2c a7       	std	Y+44, r18	; 0x2c
    eeae:	3d a7       	std	Y+45, r19	; 0x2d
    eeb0:	4e a7       	std	Y+46, r20	; 0x2e
    eeb2:	5f a7       	std	Y+47, r21	; 0x2f
    eeb4:	68 ab       	std	Y+48, r22	; 0x30
    eeb6:	79 ab       	std	Y+49, r23	; 0x31
    eeb8:	8a ab       	std	Y+50, r24	; 0x32
    eeba:	9b ab       	std	Y+51, r25	; 0x33
    eebc:	8c a4       	ldd	r8, Y+44	; 0x2c
    eebe:	9d a4       	ldd	r9, Y+45	; 0x2d
    eec0:	ae a4       	ldd	r10, Y+46	; 0x2e
    eec2:	bf a4       	ldd	r11, Y+47	; 0x2f
    eec4:	c8 a8       	ldd	r12, Y+48	; 0x30
    eec6:	d9 a8       	ldd	r13, Y+49	; 0x31
    eec8:	ea a8       	ldd	r14, Y+50	; 0x32
    eeca:	fb a8       	ldd	r15, Y+51	; 0x33
    eecc:	28 2d       	mov	r18, r8
    eece:	39 2d       	mov	r19, r9
    eed0:	4a 2d       	mov	r20, r10
    eed2:	5b 2d       	mov	r21, r11
    eed4:	6c 2d       	mov	r22, r12
    eed6:	7d 2d       	mov	r23, r13
    eed8:	8e 2d       	mov	r24, r14
    eeda:	9f 2d       	mov	r25, r15
    eedc:	02 e0       	ldi	r16, 0x02	; 2
    eede:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    eee2:	2c ab       	std	Y+52, r18	; 0x34
    eee4:	3d ab       	std	Y+53, r19	; 0x35
    eee6:	4e ab       	std	Y+54, r20	; 0x36
    eee8:	5f ab       	std	Y+55, r21	; 0x37
    eeea:	68 af       	std	Y+56, r22	; 0x38
    eeec:	79 af       	std	Y+57, r23	; 0x39
    eeee:	8a af       	std	Y+58, r24	; 0x3a
    eef0:	9b af       	std	Y+59, r25	; 0x3b
    eef2:	28 2d       	mov	r18, r8
    eef4:	39 2d       	mov	r19, r9
    eef6:	4a 2d       	mov	r20, r10
    eef8:	5b 2d       	mov	r21, r11
    eefa:	6c 2d       	mov	r22, r12
    eefc:	7d 2d       	mov	r23, r13
    eefe:	8e 2d       	mov	r24, r14
    ef00:	9f 2d       	mov	r25, r15
    ef02:	ac a8       	ldd	r10, Y+52	; 0x34
    ef04:	bd a8       	ldd	r11, Y+53	; 0x35
    ef06:	ce a8       	ldd	r12, Y+54	; 0x36
    ef08:	df a8       	ldd	r13, Y+55	; 0x37
    ef0a:	e8 ac       	ldd	r14, Y+56	; 0x38
    ef0c:	f9 ac       	ldd	r15, Y+57	; 0x39
    ef0e:	0a ad       	ldd	r16, Y+58	; 0x3a
    ef10:	1b ad       	ldd	r17, Y+59	; 0x3b
    ef12:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    ef16:	22 2e       	mov	r2, r18
    ef18:	33 2e       	mov	r3, r19
    ef1a:	44 2e       	mov	r4, r20
    ef1c:	55 2e       	mov	r5, r21
    ef1e:	66 2e       	mov	r6, r22
    ef20:	77 2e       	mov	r7, r23
    ef22:	88 2e       	mov	r8, r24
    ef24:	99 2e       	mov	r9, r25
    ef26:	22 2d       	mov	r18, r2
    ef28:	33 2d       	mov	r19, r3
    ef2a:	44 2d       	mov	r20, r4
    ef2c:	55 2d       	mov	r21, r5
    ef2e:	66 2d       	mov	r22, r6
    ef30:	77 2d       	mov	r23, r7
    ef32:	88 2d       	mov	r24, r8
    ef34:	99 2d       	mov	r25, r9
    ef36:	04 e0       	ldi	r16, 0x04	; 4
    ef38:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    ef3c:	a2 2e       	mov	r10, r18
    ef3e:	b3 2e       	mov	r11, r19
    ef40:	c4 2e       	mov	r12, r20
    ef42:	d5 2e       	mov	r13, r21
    ef44:	e6 2e       	mov	r14, r22
    ef46:	f7 2e       	mov	r15, r23
    ef48:	08 2f       	mov	r16, r24
    ef4a:	19 2f       	mov	r17, r25
    ef4c:	2a 2d       	mov	r18, r10
    ef4e:	3b 2d       	mov	r19, r11
    ef50:	4c 2d       	mov	r20, r12
    ef52:	5d 2d       	mov	r21, r13
    ef54:	6e 2d       	mov	r22, r14
    ef56:	7f 2d       	mov	r23, r15
    ef58:	80 2f       	mov	r24, r16
    ef5a:	91 2f       	mov	r25, r17
    ef5c:	a2 2c       	mov	r10, r2
    ef5e:	b3 2c       	mov	r11, r3
    ef60:	c4 2c       	mov	r12, r4
    ef62:	d5 2c       	mov	r13, r5
    ef64:	e6 2c       	mov	r14, r6
    ef66:	f7 2c       	mov	r15, r7
    ef68:	08 2d       	mov	r16, r8
    ef6a:	19 2d       	mov	r17, r9
    ef6c:	0f 94 c4 2f 	call	0x25f88	; 0x25f88 <__subdi3>
    ef70:	22 2e       	mov	r2, r18
    ef72:	33 2e       	mov	r3, r19
    ef74:	44 2e       	mov	r4, r20
    ef76:	55 2e       	mov	r5, r21
    ef78:	66 2e       	mov	r6, r22
    ef7a:	77 2e       	mov	r7, r23
    ef7c:	88 2e       	mov	r8, r24
    ef7e:	99 2e       	mov	r9, r25
    ef80:	0f 2e       	mov	r0, r31
    ef82:	f6 e0       	ldi	r31, 0x06	; 6
    ef84:	af 2e       	mov	r10, r31
    ef86:	f0 2d       	mov	r31, r0
    ef88:	b1 2c       	mov	r11, r1
    ef8a:	c1 2c       	mov	r12, r1
    ef8c:	d1 2c       	mov	r13, r1
    ef8e:	e1 2c       	mov	r14, r1
    ef90:	f1 2c       	mov	r15, r1
    ef92:	00 e0       	ldi	r16, 0x00	; 0
    ef94:	10 e0       	ldi	r17, 0x00	; 0
    ef96:	22 2d       	mov	r18, r2
    ef98:	33 2d       	mov	r19, r3
    ef9a:	44 2d       	mov	r20, r4
    ef9c:	55 2d       	mov	r21, r5
    ef9e:	66 2d       	mov	r22, r6
    efa0:	77 2d       	mov	r23, r7
    efa2:	88 2d       	mov	r24, r8
    efa4:	99 2d       	mov	r25, r9
    efa6:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    efaa:	22 2e       	mov	r2, r18
    efac:	33 2e       	mov	r3, r19
    efae:	44 2e       	mov	r4, r20
    efb0:	55 2e       	mov	r5, r21
    efb2:	66 2e       	mov	r6, r22
    efb4:	77 2e       	mov	r7, r23
    efb6:	88 2e       	mov	r8, r24
    efb8:	99 2e       	mov	r9, r25
    efba:	a2 2c       	mov	r10, r2
    efbc:	b3 2c       	mov	r11, r3
    efbe:	c4 2c       	mov	r12, r4
    efc0:	d5 2c       	mov	r13, r5
    efc2:	e6 2c       	mov	r14, r6
    efc4:	f7 2c       	mov	r15, r7
    efc6:	08 2d       	mov	r16, r8
    efc8:	19 2d       	mov	r17, r9
    efca:	2a 2d       	mov	r18, r10
    efcc:	3b 2d       	mov	r19, r11
    efce:	4c 2d       	mov	r20, r12
    efd0:	5d 2d       	mov	r21, r13
    efd2:	6e 2d       	mov	r22, r14
    efd4:	7f 2d       	mov	r23, r15
    efd6:	80 2f       	mov	r24, r16
    efd8:	91 2f       	mov	r25, r17
    efda:	29 51       	subi	r18, 0x19	; 25
    efdc:	3c 4f       	sbci	r19, 0xFC	; 252
    efde:	4f 4f       	sbci	r20, 0xFF	; 255
    efe0:	5f 4f       	sbci	r21, 0xFF	; 255
    efe2:	6f 4f       	sbci	r22, 0xFF	; 255
    efe4:	7f 4f       	sbci	r23, 0xFF	; 255
    efe6:	8f 4f       	sbci	r24, 0xFF	; 255
    efe8:	9f 4f       	sbci	r25, 0xFF	; 255
    efea:	a2 2e       	mov	r10, r18
    efec:	b3 2e       	mov	r11, r19
    efee:	c4 2e       	mov	r12, r20
    eff0:	d5 2e       	mov	r13, r21
    eff2:	e6 2e       	mov	r14, r22
    eff4:	f7 2e       	mov	r15, r23
    eff6:	08 2f       	mov	r16, r24
    eff8:	19 2f       	mov	r17, r25
    effa:	2a 2d       	mov	r18, r10
    effc:	3b 2d       	mov	r19, r11
    effe:	4c 2d       	mov	r20, r12
    f000:	5d 2d       	mov	r21, r13
    f002:	6e 2d       	mov	r22, r14
    f004:	7f 2d       	mov	r23, r15
    f006:	80 2f       	mov	r24, r16
    f008:	91 2f       	mov	r25, r17
    f00a:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    f00e:	dc 01       	movw	r26, r24
    f010:	cb 01       	movw	r24, r22
    f012:	20 e0       	ldi	r18, 0x00	; 0
    f014:	30 e0       	ldi	r19, 0x00	; 0
    f016:	4a e7       	ldi	r20, 0x7A	; 122
    f018:	54 e4       	ldi	r21, 0x44	; 68
    f01a:	bc 01       	movw	r22, r24
    f01c:	cd 01       	movw	r24, r26
    f01e:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    f022:	dc 01       	movw	r26, r24
    f024:	cb 01       	movw	r24, r22
    f026:	bc 01       	movw	r22, r24
    f028:	cd 01       	movw	r24, r26
    f02a:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    f02e:	a2 2e       	mov	r10, r18
    f030:	b3 2e       	mov	r11, r19
    f032:	c4 2e       	mov	r12, r20
    f034:	d5 2e       	mov	r13, r21
    f036:	e6 2e       	mov	r14, r22
    f038:	f7 2e       	mov	r15, r23
    f03a:	08 2f       	mov	r16, r24
    f03c:	19 2f       	mov	r17, r25
    f03e:	d6 01       	movw	r26, r12
    f040:	c5 01       	movw	r24, r10
    f042:	bc 01       	movw	r22, r24
    f044:	cd 01       	movw	r24, r26
    f046:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
    f04a:	80 91 57 24 	lds	r24, 0x2457	; 0x802457 <g_backlight_mode_pwm>
    f04e:	90 91 58 24 	lds	r25, 0x2458	; 0x802458 <g_backlight_mode_pwm+0x1>
    f052:	8b 83       	std	Y+3, r24	; 0x03
    f054:	8f ef       	ldi	r24, 0xFF	; 255
    f056:	8a 83       	std	Y+2, r24	; 0x02
    f058:	75 c0       	rjmp	.+234    	; 0xf144 <start_twi2_lcd+0xa28>
    f05a:	6a 81       	ldd	r22, Y+2	; 0x02
    f05c:	80 e0       	ldi	r24, 0x00	; 0
    f05e:	0e 94 e9 64 	call	0xc9d2	; 0xc9d2 <twi2_set_ledbl>
    f062:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
    f066:	dc 01       	movw	r26, r24
    f068:	cb 01       	movw	r24, r22
    f06a:	1c 01       	movw	r2, r24
    f06c:	2d 01       	movw	r4, r26
    f06e:	61 2c       	mov	r6, r1
    f070:	71 2c       	mov	r7, r1
    f072:	43 01       	movw	r8, r6
    f074:	0f 2e       	mov	r0, r31
    f076:	f6 e0       	ldi	r31, 0x06	; 6
    f078:	af 2e       	mov	r10, r31
    f07a:	f0 2d       	mov	r31, r0
    f07c:	b1 2c       	mov	r11, r1
    f07e:	c1 2c       	mov	r12, r1
    f080:	d1 2c       	mov	r13, r1
    f082:	e1 2c       	mov	r14, r1
    f084:	f1 2c       	mov	r15, r1
    f086:	00 e0       	ldi	r16, 0x00	; 0
    f088:	10 e0       	ldi	r17, 0x00	; 0
    f08a:	22 2d       	mov	r18, r2
    f08c:	33 2d       	mov	r19, r3
    f08e:	44 2d       	mov	r20, r4
    f090:	55 2d       	mov	r21, r5
    f092:	66 2d       	mov	r22, r6
    f094:	77 2d       	mov	r23, r7
    f096:	88 2d       	mov	r24, r8
    f098:	99 2d       	mov	r25, r9
    f09a:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    f09e:	22 2e       	mov	r2, r18
    f0a0:	33 2e       	mov	r3, r19
    f0a2:	44 2e       	mov	r4, r20
    f0a4:	55 2e       	mov	r5, r21
    f0a6:	66 2e       	mov	r6, r22
    f0a8:	77 2e       	mov	r7, r23
    f0aa:	88 2e       	mov	r8, r24
    f0ac:	99 2e       	mov	r9, r25
    f0ae:	a2 2c       	mov	r10, r2
    f0b0:	b3 2c       	mov	r11, r3
    f0b2:	c4 2c       	mov	r12, r4
    f0b4:	d5 2c       	mov	r13, r5
    f0b6:	e6 2c       	mov	r14, r6
    f0b8:	f7 2c       	mov	r15, r7
    f0ba:	08 2d       	mov	r16, r8
    f0bc:	19 2d       	mov	r17, r9
    f0be:	2a 2d       	mov	r18, r10
    f0c0:	3b 2d       	mov	r19, r11
    f0c2:	4c 2d       	mov	r20, r12
    f0c4:	5d 2d       	mov	r21, r13
    f0c6:	6e 2d       	mov	r22, r14
    f0c8:	7f 2d       	mov	r23, r15
    f0ca:	80 2f       	mov	r24, r16
    f0cc:	91 2f       	mov	r25, r17
    f0ce:	29 51       	subi	r18, 0x19	; 25
    f0d0:	3c 4f       	sbci	r19, 0xFC	; 252
    f0d2:	4f 4f       	sbci	r20, 0xFF	; 255
    f0d4:	5f 4f       	sbci	r21, 0xFF	; 255
    f0d6:	6f 4f       	sbci	r22, 0xFF	; 255
    f0d8:	7f 4f       	sbci	r23, 0xFF	; 255
    f0da:	8f 4f       	sbci	r24, 0xFF	; 255
    f0dc:	9f 4f       	sbci	r25, 0xFF	; 255
    f0de:	a2 2e       	mov	r10, r18
    f0e0:	b3 2e       	mov	r11, r19
    f0e2:	c4 2e       	mov	r12, r20
    f0e4:	d5 2e       	mov	r13, r21
    f0e6:	e6 2e       	mov	r14, r22
    f0e8:	f7 2e       	mov	r15, r23
    f0ea:	08 2f       	mov	r16, r24
    f0ec:	19 2f       	mov	r17, r25
    f0ee:	2a 2d       	mov	r18, r10
    f0f0:	3b 2d       	mov	r19, r11
    f0f2:	4c 2d       	mov	r20, r12
    f0f4:	5d 2d       	mov	r21, r13
    f0f6:	6e 2d       	mov	r22, r14
    f0f8:	7f 2d       	mov	r23, r15
    f0fa:	80 2f       	mov	r24, r16
    f0fc:	91 2f       	mov	r25, r17
    f0fe:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    f102:	dc 01       	movw	r26, r24
    f104:	cb 01       	movw	r24, r22
    f106:	20 e0       	ldi	r18, 0x00	; 0
    f108:	30 e0       	ldi	r19, 0x00	; 0
    f10a:	4a e7       	ldi	r20, 0x7A	; 122
    f10c:	54 e4       	ldi	r21, 0x44	; 68
    f10e:	bc 01       	movw	r22, r24
    f110:	cd 01       	movw	r24, r26
    f112:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    f116:	dc 01       	movw	r26, r24
    f118:	cb 01       	movw	r24, r22
    f11a:	bc 01       	movw	r22, r24
    f11c:	cd 01       	movw	r24, r26
    f11e:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    f122:	a2 2e       	mov	r10, r18
    f124:	b3 2e       	mov	r11, r19
    f126:	c4 2e       	mov	r12, r20
    f128:	d5 2e       	mov	r13, r21
    f12a:	e6 2e       	mov	r14, r22
    f12c:	f7 2e       	mov	r15, r23
    f12e:	08 2f       	mov	r16, r24
    f130:	19 2f       	mov	r17, r25
    f132:	d6 01       	movw	r26, r12
    f134:	c5 01       	movw	r24, r10
    f136:	bc 01       	movw	r22, r24
    f138:	cd 01       	movw	r24, r26
    f13a:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
    f13e:	8a 81       	ldd	r24, Y+2	; 0x02
    f140:	84 50       	subi	r24, 0x04	; 4
    f142:	8a 83       	std	Y+2, r24	; 0x02
    f144:	9a 81       	ldd	r25, Y+2	; 0x02
    f146:	8b 81       	ldd	r24, Y+3	; 0x03
    f148:	98 17       	cp	r25, r24
    f14a:	08 f0       	brcs	.+2      	; 0xf14e <start_twi2_lcd+0xa32>
    f14c:	86 cf       	rjmp	.-244    	; 0xf05a <start_twi2_lcd+0x93e>
    f14e:	6b 81       	ldd	r22, Y+3	; 0x03
    f150:	80 e0       	ldi	r24, 0x00	; 0
    f152:	0e 94 e9 64 	call	0xc9d2	; 0xc9d2 <twi2_set_ledbl>
    f156:	00 00       	nop
    f158:	eb 96       	adiw	r28, 0x3b	; 59
    f15a:	cd bf       	out	0x3d, r28	; 61
    f15c:	de bf       	out	0x3e, r29	; 62
    f15e:	df 91       	pop	r29
    f160:	cf 91       	pop	r28
    f162:	1f 91       	pop	r17
    f164:	0f 91       	pop	r16
    f166:	ff 90       	pop	r15
    f168:	ef 90       	pop	r14
    f16a:	df 90       	pop	r13
    f16c:	cf 90       	pop	r12
    f16e:	bf 90       	pop	r11
    f170:	af 90       	pop	r10
    f172:	9f 90       	pop	r9
    f174:	8f 90       	pop	r8
    f176:	7f 90       	pop	r7
    f178:	6f 90       	pop	r6
    f17a:	5f 90       	pop	r5
    f17c:	4f 90       	pop	r4
    f17e:	3f 90       	pop	r3
    f180:	2f 90       	pop	r2
    f182:	08 95       	ret

0000f184 <twi_init>:
    f184:	cf 93       	push	r28
    f186:	df 93       	push	r29
    f188:	cd b7       	in	r28, 0x3d	; 61
    f18a:	de b7       	in	r29, 0x3e	; 62
    f18c:	80 e8       	ldi	r24, 0x80	; 128
    f18e:	96 e0       	ldi	r25, 0x06	; 6
    f190:	28 e3       	ldi	r18, 0x38	; 56
    f192:	fc 01       	movw	r30, r24
    f194:	20 8b       	std	Z+16, r18	; 0x10
    f196:	80 e8       	ldi	r24, 0x80	; 128
    f198:	96 e0       	ldi	r25, 0x06	; 6
    f19a:	28 e3       	ldi	r18, 0x38	; 56
    f19c:	fc 01       	movw	r30, r24
    f19e:	21 8b       	std	Z+17, r18	; 0x11
    f1a0:	80 e4       	ldi	r24, 0x40	; 64
    f1a2:	96 e0       	ldi	r25, 0x06	; 6
    f1a4:	28 e3       	ldi	r18, 0x38	; 56
    f1a6:	fc 01       	movw	r30, r24
    f1a8:	20 8b       	std	Z+16, r18	; 0x10
    f1aa:	80 e4       	ldi	r24, 0x40	; 64
    f1ac:	96 e0       	ldi	r25, 0x06	; 6
    f1ae:	28 e3       	ldi	r18, 0x38	; 56
    f1b0:	fc 01       	movw	r30, r24
    f1b2:	21 8b       	std	Z+17, r18	; 0x11
    f1b4:	00 00       	nop
    f1b6:	df 91       	pop	r29
    f1b8:	cf 91       	pop	r28
    f1ba:	08 95       	ret

0000f1bc <twi_start>:
    f1bc:	2f 92       	push	r2
    f1be:	3f 92       	push	r3
    f1c0:	4f 92       	push	r4
    f1c2:	5f 92       	push	r5
    f1c4:	6f 92       	push	r6
    f1c6:	7f 92       	push	r7
    f1c8:	8f 92       	push	r8
    f1ca:	9f 92       	push	r9
    f1cc:	af 92       	push	r10
    f1ce:	bf 92       	push	r11
    f1d0:	cf 92       	push	r12
    f1d2:	df 92       	push	r13
    f1d4:	ef 92       	push	r14
    f1d6:	ff 92       	push	r15
    f1d8:	0f 93       	push	r16
    f1da:	1f 93       	push	r17
    f1dc:	cf 93       	push	r28
    f1de:	df 93       	push	r29
    f1e0:	cd b7       	in	r28, 0x3d	; 61
    f1e2:	de b7       	in	r29, 0x3e	; 62
    f1e4:	28 97       	sbiw	r28, 0x08	; 8
    f1e6:	cd bf       	out	0x3d, r28	; 61
    f1e8:	de bf       	out	0x3e, r29	; 62
    f1ea:	80 ea       	ldi	r24, 0xA0	; 160
    f1ec:	94 e0       	ldi	r25, 0x04	; 4
    f1ee:	0e 94 3e 5e 	call	0xbc7c	; 0xbc7c <sysclk_enable_peripheral_clock>
    f1f2:	61 e1       	ldi	r22, 0x11	; 17
    f1f4:	70 e2       	ldi	r23, 0x20	; 32
    f1f6:	80 ea       	ldi	r24, 0xA0	; 160
    f1f8:	94 e0       	ldi	r25, 0x04	; 4
    f1fa:	0e 94 97 b7 	call	0x16f2e	; 0x16f2e <twi_master_init>
    f1fe:	80 ea       	ldi	r24, 0xA0	; 160
    f200:	94 e0       	ldi	r25, 0x04	; 4
    f202:	0e 94 ad 5f 	call	0xbf5a	; 0xbf5a <twi_master_enable>
    f206:	80 e8       	ldi	r24, 0x80	; 128
    f208:	94 e0       	ldi	r25, 0x04	; 4
    f20a:	0e 94 3e 5e 	call	0xbc7c	; 0xbc7c <sysclk_enable_peripheral_clock>
    f20e:	65 e2       	ldi	r22, 0x25	; 37
    f210:	70 e2       	ldi	r23, 0x20	; 32
    f212:	80 e8       	ldi	r24, 0x80	; 128
    f214:	94 e0       	ldi	r25, 0x04	; 4
    f216:	0e 94 97 b7 	call	0x16f2e	; 0x16f2e <twi_master_init>
    f21a:	80 e8       	ldi	r24, 0x80	; 128
    f21c:	94 e0       	ldi	r25, 0x04	; 4
    f21e:	0e 94 ad 5f 	call	0xbf5a	; 0xbf5a <twi_master_enable>
    f222:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
    f226:	dc 01       	movw	r26, r24
    f228:	cb 01       	movw	r24, r22
    f22a:	8c 01       	movw	r16, r24
    f22c:	9d 01       	movw	r18, r26
    f22e:	40 e0       	ldi	r20, 0x00	; 0
    f230:	50 e0       	ldi	r21, 0x00	; 0
    f232:	ba 01       	movw	r22, r20
    f234:	09 83       	std	Y+1, r16	; 0x01
    f236:	1a 83       	std	Y+2, r17	; 0x02
    f238:	2b 83       	std	Y+3, r18	; 0x03
    f23a:	3c 83       	std	Y+4, r19	; 0x04
    f23c:	4d 83       	std	Y+5, r20	; 0x05
    f23e:	5e 83       	std	Y+6, r21	; 0x06
    f240:	6f 83       	std	Y+7, r22	; 0x07
    f242:	78 87       	std	Y+8, r23	; 0x08
    f244:	29 80       	ldd	r2, Y+1	; 0x01
    f246:	3a 80       	ldd	r3, Y+2	; 0x02
    f248:	4b 80       	ldd	r4, Y+3	; 0x03
    f24a:	5c 80       	ldd	r5, Y+4	; 0x04
    f24c:	6d 80       	ldd	r6, Y+5	; 0x05
    f24e:	7e 80       	ldd	r7, Y+6	; 0x06
    f250:	8f 80       	ldd	r8, Y+7	; 0x07
    f252:	98 84       	ldd	r9, Y+8	; 0x08
    f254:	22 2d       	mov	r18, r2
    f256:	33 2d       	mov	r19, r3
    f258:	44 2d       	mov	r20, r4
    f25a:	55 2d       	mov	r21, r5
    f25c:	66 2d       	mov	r22, r6
    f25e:	77 2d       	mov	r23, r7
    f260:	88 2d       	mov	r24, r8
    f262:	99 2d       	mov	r25, r9
    f264:	02 e0       	ldi	r16, 0x02	; 2
    f266:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    f26a:	a2 2e       	mov	r10, r18
    f26c:	b3 2e       	mov	r11, r19
    f26e:	c4 2e       	mov	r12, r20
    f270:	d5 2e       	mov	r13, r21
    f272:	e6 2e       	mov	r14, r22
    f274:	f7 2e       	mov	r15, r23
    f276:	08 2f       	mov	r16, r24
    f278:	19 2f       	mov	r17, r25
    f27a:	2a 2c       	mov	r2, r10
    f27c:	3b 2c       	mov	r3, r11
    f27e:	4c 2c       	mov	r4, r12
    f280:	5d 2c       	mov	r5, r13
    f282:	6e 2c       	mov	r6, r14
    f284:	7f 2c       	mov	r7, r15
    f286:	80 2e       	mov	r8, r16
    f288:	91 2e       	mov	r9, r17
    f28a:	22 2d       	mov	r18, r2
    f28c:	33 2d       	mov	r19, r3
    f28e:	44 2d       	mov	r20, r4
    f290:	55 2d       	mov	r21, r5
    f292:	66 2d       	mov	r22, r6
    f294:	77 2d       	mov	r23, r7
    f296:	88 2d       	mov	r24, r8
    f298:	99 2d       	mov	r25, r9
    f29a:	05 e0       	ldi	r16, 0x05	; 5
    f29c:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    f2a0:	a2 2e       	mov	r10, r18
    f2a2:	b3 2e       	mov	r11, r19
    f2a4:	c4 2e       	mov	r12, r20
    f2a6:	d5 2e       	mov	r13, r21
    f2a8:	e6 2e       	mov	r14, r22
    f2aa:	f7 2e       	mov	r15, r23
    f2ac:	08 2f       	mov	r16, r24
    f2ae:	19 2f       	mov	r17, r25
    f2b0:	2a 2d       	mov	r18, r10
    f2b2:	3b 2d       	mov	r19, r11
    f2b4:	4c 2d       	mov	r20, r12
    f2b6:	5d 2d       	mov	r21, r13
    f2b8:	6e 2d       	mov	r22, r14
    f2ba:	7f 2d       	mov	r23, r15
    f2bc:	80 2f       	mov	r24, r16
    f2be:	91 2f       	mov	r25, r17
    f2c0:	a2 2c       	mov	r10, r2
    f2c2:	b3 2c       	mov	r11, r3
    f2c4:	c4 2c       	mov	r12, r4
    f2c6:	d5 2c       	mov	r13, r5
    f2c8:	e6 2c       	mov	r14, r6
    f2ca:	f7 2c       	mov	r15, r7
    f2cc:	08 2d       	mov	r16, r8
    f2ce:	19 2d       	mov	r17, r9
    f2d0:	0f 94 c4 2f 	call	0x25f88	; 0x25f88 <__subdi3>
    f2d4:	a2 2e       	mov	r10, r18
    f2d6:	b3 2e       	mov	r11, r19
    f2d8:	c4 2e       	mov	r12, r20
    f2da:	d5 2e       	mov	r13, r21
    f2dc:	e6 2e       	mov	r14, r22
    f2de:	f7 2e       	mov	r15, r23
    f2e0:	08 2f       	mov	r16, r24
    f2e2:	19 2f       	mov	r17, r25
    f2e4:	2a 2d       	mov	r18, r10
    f2e6:	3b 2d       	mov	r19, r11
    f2e8:	4c 2d       	mov	r20, r12
    f2ea:	5d 2d       	mov	r21, r13
    f2ec:	6e 2d       	mov	r22, r14
    f2ee:	7f 2d       	mov	r23, r15
    f2f0:	80 2f       	mov	r24, r16
    f2f2:	91 2f       	mov	r25, r17
    f2f4:	a9 80       	ldd	r10, Y+1	; 0x01
    f2f6:	ba 80       	ldd	r11, Y+2	; 0x02
    f2f8:	cb 80       	ldd	r12, Y+3	; 0x03
    f2fa:	dc 80       	ldd	r13, Y+4	; 0x04
    f2fc:	ed 80       	ldd	r14, Y+5	; 0x05
    f2fe:	fe 80       	ldd	r15, Y+6	; 0x06
    f300:	0f 81       	ldd	r16, Y+7	; 0x07
    f302:	18 85       	ldd	r17, Y+8	; 0x08
    f304:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
    f308:	a2 2e       	mov	r10, r18
    f30a:	b3 2e       	mov	r11, r19
    f30c:	c4 2e       	mov	r12, r20
    f30e:	d5 2e       	mov	r13, r21
    f310:	e6 2e       	mov	r14, r22
    f312:	f7 2e       	mov	r15, r23
    f314:	08 2f       	mov	r16, r24
    f316:	19 2f       	mov	r17, r25
    f318:	2a 2d       	mov	r18, r10
    f31a:	3b 2d       	mov	r19, r11
    f31c:	4c 2d       	mov	r20, r12
    f31e:	5d 2d       	mov	r21, r13
    f320:	6e 2d       	mov	r22, r14
    f322:	7f 2d       	mov	r23, r15
    f324:	80 2f       	mov	r24, r16
    f326:	91 2f       	mov	r25, r17
    f328:	03 e0       	ldi	r16, 0x03	; 3
    f32a:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
    f32e:	22 2e       	mov	r2, r18
    f330:	33 2e       	mov	r3, r19
    f332:	44 2e       	mov	r4, r20
    f334:	55 2e       	mov	r5, r21
    f336:	66 2e       	mov	r6, r22
    f338:	77 2e       	mov	r7, r23
    f33a:	88 2e       	mov	r8, r24
    f33c:	99 2e       	mov	r9, r25
    f33e:	a2 2c       	mov	r10, r2
    f340:	b3 2c       	mov	r11, r3
    f342:	c4 2c       	mov	r12, r4
    f344:	d5 2c       	mov	r13, r5
    f346:	e6 2c       	mov	r14, r6
    f348:	f7 2c       	mov	r15, r7
    f34a:	08 2d       	mov	r16, r8
    f34c:	19 2d       	mov	r17, r9
    f34e:	2a 2c       	mov	r2, r10
    f350:	3b 2c       	mov	r3, r11
    f352:	4c 2c       	mov	r4, r12
    f354:	5d 2c       	mov	r5, r13
    f356:	6e 2c       	mov	r6, r14
    f358:	7f 2c       	mov	r7, r15
    f35a:	80 2e       	mov	r8, r16
    f35c:	91 2e       	mov	r9, r17
    f35e:	0f 2e       	mov	r0, r31
    f360:	f6 e0       	ldi	r31, 0x06	; 6
    f362:	af 2e       	mov	r10, r31
    f364:	f0 2d       	mov	r31, r0
    f366:	b1 2c       	mov	r11, r1
    f368:	c1 2c       	mov	r12, r1
    f36a:	d1 2c       	mov	r13, r1
    f36c:	e1 2c       	mov	r14, r1
    f36e:	f1 2c       	mov	r15, r1
    f370:	00 e0       	ldi	r16, 0x00	; 0
    f372:	10 e0       	ldi	r17, 0x00	; 0
    f374:	22 2d       	mov	r18, r2
    f376:	33 2d       	mov	r19, r3
    f378:	44 2d       	mov	r20, r4
    f37a:	55 2d       	mov	r21, r5
    f37c:	66 2d       	mov	r22, r6
    f37e:	77 2d       	mov	r23, r7
    f380:	88 2d       	mov	r24, r8
    f382:	99 2d       	mov	r25, r9
    f384:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
    f388:	22 2e       	mov	r2, r18
    f38a:	33 2e       	mov	r3, r19
    f38c:	44 2e       	mov	r4, r20
    f38e:	55 2e       	mov	r5, r21
    f390:	66 2e       	mov	r6, r22
    f392:	77 2e       	mov	r7, r23
    f394:	88 2e       	mov	r8, r24
    f396:	99 2e       	mov	r9, r25
    f398:	a2 2c       	mov	r10, r2
    f39a:	b3 2c       	mov	r11, r3
    f39c:	c4 2c       	mov	r12, r4
    f39e:	d5 2c       	mov	r13, r5
    f3a0:	e6 2c       	mov	r14, r6
    f3a2:	f7 2c       	mov	r15, r7
    f3a4:	08 2d       	mov	r16, r8
    f3a6:	19 2d       	mov	r17, r9
    f3a8:	2a 2d       	mov	r18, r10
    f3aa:	3b 2d       	mov	r19, r11
    f3ac:	4c 2d       	mov	r20, r12
    f3ae:	5d 2d       	mov	r21, r13
    f3b0:	6e 2d       	mov	r22, r14
    f3b2:	7f 2d       	mov	r23, r15
    f3b4:	80 2f       	mov	r24, r16
    f3b6:	91 2f       	mov	r25, r17
    f3b8:	29 51       	subi	r18, 0x19	; 25
    f3ba:	3c 4f       	sbci	r19, 0xFC	; 252
    f3bc:	4f 4f       	sbci	r20, 0xFF	; 255
    f3be:	5f 4f       	sbci	r21, 0xFF	; 255
    f3c0:	6f 4f       	sbci	r22, 0xFF	; 255
    f3c2:	7f 4f       	sbci	r23, 0xFF	; 255
    f3c4:	8f 4f       	sbci	r24, 0xFF	; 255
    f3c6:	9f 4f       	sbci	r25, 0xFF	; 255
    f3c8:	a2 2e       	mov	r10, r18
    f3ca:	b3 2e       	mov	r11, r19
    f3cc:	c4 2e       	mov	r12, r20
    f3ce:	d5 2e       	mov	r13, r21
    f3d0:	e6 2e       	mov	r14, r22
    f3d2:	f7 2e       	mov	r15, r23
    f3d4:	08 2f       	mov	r16, r24
    f3d6:	19 2f       	mov	r17, r25
    f3d8:	2a 2d       	mov	r18, r10
    f3da:	3b 2d       	mov	r19, r11
    f3dc:	4c 2d       	mov	r20, r12
    f3de:	5d 2d       	mov	r21, r13
    f3e0:	6e 2d       	mov	r22, r14
    f3e2:	7f 2d       	mov	r23, r15
    f3e4:	80 2f       	mov	r24, r16
    f3e6:	91 2f       	mov	r25, r17
    f3e8:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
    f3ec:	dc 01       	movw	r26, r24
    f3ee:	cb 01       	movw	r24, r22
    f3f0:	20 e0       	ldi	r18, 0x00	; 0
    f3f2:	30 e0       	ldi	r19, 0x00	; 0
    f3f4:	4a e7       	ldi	r20, 0x7A	; 122
    f3f6:	54 e4       	ldi	r21, 0x44	; 68
    f3f8:	bc 01       	movw	r22, r24
    f3fa:	cd 01       	movw	r24, r26
    f3fc:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    f400:	dc 01       	movw	r26, r24
    f402:	cb 01       	movw	r24, r22
    f404:	bc 01       	movw	r22, r24
    f406:	cd 01       	movw	r24, r26
    f408:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
    f40c:	a2 2e       	mov	r10, r18
    f40e:	b3 2e       	mov	r11, r19
    f410:	c4 2e       	mov	r12, r20
    f412:	d5 2e       	mov	r13, r21
    f414:	e6 2e       	mov	r14, r22
    f416:	f7 2e       	mov	r15, r23
    f418:	08 2f       	mov	r16, r24
    f41a:	19 2f       	mov	r17, r25
    f41c:	d6 01       	movw	r26, r12
    f41e:	c5 01       	movw	r24, r10
    f420:	bc 01       	movw	r22, r24
    f422:	cd 01       	movw	r24, r26
    f424:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
    f428:	79 d9       	rcall	.-3342   	; 0xe71c <start_twi2_lcd>
    f42a:	3d d9       	rcall	.-3462   	; 0xe6a6 <start_twi1_onboard>
    f42c:	00 00       	nop
    f42e:	28 96       	adiw	r28, 0x08	; 8
    f430:	cd bf       	out	0x3d, r28	; 61
    f432:	de bf       	out	0x3e, r29	; 62
    f434:	df 91       	pop	r29
    f436:	cf 91       	pop	r28
    f438:	1f 91       	pop	r17
    f43a:	0f 91       	pop	r16
    f43c:	ff 90       	pop	r15
    f43e:	ef 90       	pop	r14
    f440:	df 90       	pop	r13
    f442:	cf 90       	pop	r12
    f444:	bf 90       	pop	r11
    f446:	af 90       	pop	r10
    f448:	9f 90       	pop	r9
    f44a:	8f 90       	pop	r8
    f44c:	7f 90       	pop	r7
    f44e:	6f 90       	pop	r6
    f450:	5f 90       	pop	r5
    f452:	4f 90       	pop	r4
    f454:	3f 90       	pop	r3
    f456:	2f 90       	pop	r2
    f458:	08 95       	ret

0000f45a <service_twi1_hygro>:
    f45a:	cf 93       	push	r28
    f45c:	df 93       	push	r29
    f45e:	1f 92       	push	r1
    f460:	1f 92       	push	r1
    f462:	cd b7       	in	r28, 0x3d	; 61
    f464:	de b7       	in	r29, 0x3e	; 62
    f466:	8a 83       	std	Y+2, r24	; 0x02
    f468:	9a 81       	ldd	r25, Y+2	; 0x02
    f46a:	81 e0       	ldi	r24, 0x01	; 1
    f46c:	89 27       	eor	r24, r25
    f46e:	88 23       	and	r24, r24
    f470:	11 f0       	breq	.+4      	; 0xf476 <service_twi1_hygro+0x1c>
    f472:	80 e0       	ldi	r24, 0x00	; 0
    f474:	63 c0       	rjmp	.+198    	; 0xf53c <service_twi1_hygro+0xe2>
    f476:	80 91 b5 29 	lds	r24, 0x29B5	; 0x8029b5 <g_twi1_lock>
    f47a:	88 23       	and	r24, r24
    f47c:	11 f0       	breq	.+4      	; 0xf482 <service_twi1_hygro+0x28>
    f47e:	80 e0       	ldi	r24, 0x00	; 0
    f480:	5d c0       	rjmp	.+186    	; 0xf53c <service_twi1_hygro+0xe2>
    f482:	84 e4       	ldi	r24, 0x44	; 68
    f484:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f488:	80 ee       	ldi	r24, 0xE0	; 224
    f48a:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f48e:	10 92 1c 20 	sts	0x201C, r1	; 0x80201c <g_twi1_packet+0x2>
    f492:	82 e0       	ldi	r24, 0x02	; 2
    f494:	90 e0       	ldi	r25, 0x00	; 0
    f496:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f49a:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f49e:	85 e0       	ldi	r24, 0x05	; 5
    f4a0:	90 e0       	ldi	r25, 0x00	; 0
    f4a2:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    f4a6:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    f4aa:	6a e1       	ldi	r22, 0x1A	; 26
    f4ac:	70 e2       	ldi	r23, 0x20	; 32
    f4ae:	80 ea       	ldi	r24, 0xA0	; 160
    f4b0:	94 e0       	ldi	r25, 0x04	; 4
    f4b2:	0e 94 7d 5f 	call	0xbefa	; 0xbefa <twi_master_read>
    f4b6:	89 83       	std	Y+1, r24	; 0x01
    f4b8:	89 81       	ldd	r24, Y+1	; 0x01
    f4ba:	88 23       	and	r24, r24
    f4bc:	01 f5       	brne	.+64     	; 0xf4fe <service_twi1_hygro+0xa4>
    f4be:	80 91 38 2b 	lds	r24, 0x2B38	; 0x802b38 <g_twi1_m_data>
    f4c2:	88 2f       	mov	r24, r24
    f4c4:	90 e0       	ldi	r25, 0x00	; 0
    f4c6:	38 2f       	mov	r19, r24
    f4c8:	22 27       	eor	r18, r18
    f4ca:	80 91 39 2b 	lds	r24, 0x2B39	; 0x802b39 <g_twi1_m_data+0x1>
    f4ce:	88 2f       	mov	r24, r24
    f4d0:	90 e0       	ldi	r25, 0x00	; 0
    f4d2:	82 2b       	or	r24, r18
    f4d4:	93 2b       	or	r25, r19
    f4d6:	80 93 92 28 	sts	0x2892, r24	; 0x802892 <g_twi1_hygro_S_T>
    f4da:	90 93 93 28 	sts	0x2893, r25	; 0x802893 <g_twi1_hygro_S_T+0x1>
    f4de:	80 91 3b 2b 	lds	r24, 0x2B3B	; 0x802b3b <g_twi1_m_data+0x3>
    f4e2:	88 2f       	mov	r24, r24
    f4e4:	90 e0       	ldi	r25, 0x00	; 0
    f4e6:	38 2f       	mov	r19, r24
    f4e8:	22 27       	eor	r18, r18
    f4ea:	80 91 3c 2b 	lds	r24, 0x2B3C	; 0x802b3c <g_twi1_m_data+0x4>
    f4ee:	88 2f       	mov	r24, r24
    f4f0:	90 e0       	ldi	r25, 0x00	; 0
    f4f2:	82 2b       	or	r24, r18
    f4f4:	93 2b       	or	r25, r19
    f4f6:	80 93 94 28 	sts	0x2894, r24	; 0x802894 <g_twi1_hygro_S_RH>
    f4fa:	90 93 95 28 	sts	0x2895, r25	; 0x802895 <g_twi1_hygro_S_RH+0x1>
    f4fe:	84 e4       	ldi	r24, 0x44	; 68
    f500:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f504:	84 e2       	ldi	r24, 0x24	; 36
    f506:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f50a:	10 92 1c 20 	sts	0x201C, r1	; 0x80201c <g_twi1_packet+0x2>
    f50e:	82 e0       	ldi	r24, 0x02	; 2
    f510:	90 e0       	ldi	r25, 0x00	; 0
    f512:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f516:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f51a:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    f51e:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    f522:	6a e1       	ldi	r22, 0x1A	; 26
    f524:	70 e2       	ldi	r23, 0x20	; 32
    f526:	80 ea       	ldi	r24, 0xA0	; 160
    f528:	94 e0       	ldi	r25, 0x04	; 4
    f52a:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
    f52e:	89 83       	std	Y+1, r24	; 0x01
    f530:	89 81       	ldd	r24, Y+1	; 0x01
    f532:	88 23       	and	r24, r24
    f534:	11 f4       	brne	.+4      	; 0xf53a <service_twi1_hygro+0xe0>
    f536:	81 e0       	ldi	r24, 0x01	; 1
    f538:	01 c0       	rjmp	.+2      	; 0xf53c <service_twi1_hygro+0xe2>
    f53a:	80 e0       	ldi	r24, 0x00	; 0
    f53c:	0f 90       	pop	r0
    f53e:	0f 90       	pop	r0
    f540:	df 91       	pop	r29
    f542:	cf 91       	pop	r28
    f544:	08 95       	ret

0000f546 <service_twi1_gyro>:
    f546:	cf 93       	push	r28
    f548:	df 93       	push	r29
    f54a:	1f 92       	push	r1
    f54c:	1f 92       	push	r1
    f54e:	cd b7       	in	r28, 0x3d	; 61
    f550:	de b7       	in	r29, 0x3e	; 62
    f552:	8a 83       	std	Y+2, r24	; 0x02
    f554:	9a 81       	ldd	r25, Y+2	; 0x02
    f556:	81 e0       	ldi	r24, 0x01	; 1
    f558:	89 27       	eor	r24, r25
    f55a:	88 23       	and	r24, r24
    f55c:	11 f0       	breq	.+4      	; 0xf562 <service_twi1_gyro+0x1c>
    f55e:	80 e0       	ldi	r24, 0x00	; 0
    f560:	88 c1       	rjmp	.+784    	; 0xf872 <service_twi1_gyro+0x32c>
    f562:	80 91 b5 29 	lds	r24, 0x29B5	; 0x8029b5 <g_twi1_lock>
    f566:	88 23       	and	r24, r24
    f568:	11 f0       	breq	.+4      	; 0xf56e <service_twi1_gyro+0x28>
    f56a:	80 e0       	ldi	r24, 0x00	; 0
    f56c:	82 c1       	rjmp	.+772    	; 0xf872 <service_twi1_gyro+0x32c>
    f56e:	88 e6       	ldi	r24, 0x68	; 104
    f570:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f574:	8b e3       	ldi	r24, 0x3B	; 59
    f576:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f57a:	81 e0       	ldi	r24, 0x01	; 1
    f57c:	90 e0       	ldi	r25, 0x00	; 0
    f57e:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f582:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f586:	88 e0       	ldi	r24, 0x08	; 8
    f588:	90 e0       	ldi	r25, 0x00	; 0
    f58a:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    f58e:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    f592:	6a e1       	ldi	r22, 0x1A	; 26
    f594:	70 e2       	ldi	r23, 0x20	; 32
    f596:	80 ea       	ldi	r24, 0xA0	; 160
    f598:	94 e0       	ldi	r25, 0x04	; 4
    f59a:	0e 94 7d 5f 	call	0xbefa	; 0xbefa <twi_master_read>
    f59e:	89 83       	std	Y+1, r24	; 0x01
    f5a0:	89 81       	ldd	r24, Y+1	; 0x01
    f5a2:	88 23       	and	r24, r24
    f5a4:	11 f0       	breq	.+4      	; 0xf5aa <service_twi1_gyro+0x64>
    f5a6:	80 e0       	ldi	r24, 0x00	; 0
    f5a8:	64 c1       	rjmp	.+712    	; 0xf872 <service_twi1_gyro+0x32c>
    f5aa:	80 91 38 2b 	lds	r24, 0x2B38	; 0x802b38 <g_twi1_m_data>
    f5ae:	88 2f       	mov	r24, r24
    f5b0:	90 e0       	ldi	r25, 0x00	; 0
    f5b2:	38 2f       	mov	r19, r24
    f5b4:	22 27       	eor	r18, r18
    f5b6:	80 91 39 2b 	lds	r24, 0x2B39	; 0x802b39 <g_twi1_m_data+0x1>
    f5ba:	88 2f       	mov	r24, r24
    f5bc:	90 e0       	ldi	r25, 0x00	; 0
    f5be:	82 2b       	or	r24, r18
    f5c0:	93 2b       	or	r25, r19
    f5c2:	80 93 19 28 	sts	0x2819, r24	; 0x802819 <g_twi1_gyro_1_accel_x>
    f5c6:	90 93 1a 28 	sts	0x281A, r25	; 0x80281a <g_twi1_gyro_1_accel_x+0x1>
    f5ca:	80 91 3a 2b 	lds	r24, 0x2B3A	; 0x802b3a <g_twi1_m_data+0x2>
    f5ce:	88 2f       	mov	r24, r24
    f5d0:	90 e0       	ldi	r25, 0x00	; 0
    f5d2:	38 2f       	mov	r19, r24
    f5d4:	22 27       	eor	r18, r18
    f5d6:	80 91 3b 2b 	lds	r24, 0x2B3B	; 0x802b3b <g_twi1_m_data+0x3>
    f5da:	88 2f       	mov	r24, r24
    f5dc:	90 e0       	ldi	r25, 0x00	; 0
    f5de:	82 2b       	or	r24, r18
    f5e0:	93 2b       	or	r25, r19
    f5e2:	80 93 1b 28 	sts	0x281B, r24	; 0x80281b <g_twi1_gyro_1_accel_y>
    f5e6:	90 93 1c 28 	sts	0x281C, r25	; 0x80281c <g_twi1_gyro_1_accel_y+0x1>
    f5ea:	80 91 3c 2b 	lds	r24, 0x2B3C	; 0x802b3c <g_twi1_m_data+0x4>
    f5ee:	88 2f       	mov	r24, r24
    f5f0:	90 e0       	ldi	r25, 0x00	; 0
    f5f2:	38 2f       	mov	r19, r24
    f5f4:	22 27       	eor	r18, r18
    f5f6:	80 91 3d 2b 	lds	r24, 0x2B3D	; 0x802b3d <g_twi1_m_data+0x5>
    f5fa:	88 2f       	mov	r24, r24
    f5fc:	90 e0       	ldi	r25, 0x00	; 0
    f5fe:	82 2b       	or	r24, r18
    f600:	93 2b       	or	r25, r19
    f602:	80 93 1d 28 	sts	0x281D, r24	; 0x80281d <g_twi1_gyro_1_accel_z>
    f606:	90 93 1e 28 	sts	0x281E, r25	; 0x80281e <g_twi1_gyro_1_accel_z+0x1>
    f60a:	80 91 3e 2b 	lds	r24, 0x2B3E	; 0x802b3e <g_twi1_m_data+0x6>
    f60e:	88 2f       	mov	r24, r24
    f610:	90 e0       	ldi	r25, 0x00	; 0
    f612:	38 2f       	mov	r19, r24
    f614:	22 27       	eor	r18, r18
    f616:	80 91 3f 2b 	lds	r24, 0x2B3F	; 0x802b3f <g_twi1_m_data+0x7>
    f61a:	88 2f       	mov	r24, r24
    f61c:	90 e0       	ldi	r25, 0x00	; 0
    f61e:	82 2b       	or	r24, r18
    f620:	93 2b       	or	r25, r19
    f622:	80 93 11 28 	sts	0x2811, r24	; 0x802811 <g_twi1_gyro_1_temp>
    f626:	90 93 12 28 	sts	0x2812, r25	; 0x802812 <g_twi1_gyro_1_temp+0x1>
    f62a:	88 e6       	ldi	r24, 0x68	; 104
    f62c:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f630:	83 e4       	ldi	r24, 0x43	; 67
    f632:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f636:	81 e0       	ldi	r24, 0x01	; 1
    f638:	90 e0       	ldi	r25, 0x00	; 0
    f63a:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f63e:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f642:	86 e0       	ldi	r24, 0x06	; 6
    f644:	90 e0       	ldi	r25, 0x00	; 0
    f646:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    f64a:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    f64e:	6a e1       	ldi	r22, 0x1A	; 26
    f650:	70 e2       	ldi	r23, 0x20	; 32
    f652:	80 ea       	ldi	r24, 0xA0	; 160
    f654:	94 e0       	ldi	r25, 0x04	; 4
    f656:	0e 94 7d 5f 	call	0xbefa	; 0xbefa <twi_master_read>
    f65a:	89 83       	std	Y+1, r24	; 0x01
    f65c:	89 81       	ldd	r24, Y+1	; 0x01
    f65e:	88 23       	and	r24, r24
    f660:	11 f0       	breq	.+4      	; 0xf666 <service_twi1_gyro+0x120>
    f662:	80 e0       	ldi	r24, 0x00	; 0
    f664:	06 c1       	rjmp	.+524    	; 0xf872 <service_twi1_gyro+0x32c>
    f666:	80 91 38 2b 	lds	r24, 0x2B38	; 0x802b38 <g_twi1_m_data>
    f66a:	88 2f       	mov	r24, r24
    f66c:	90 e0       	ldi	r25, 0x00	; 0
    f66e:	38 2f       	mov	r19, r24
    f670:	22 27       	eor	r18, r18
    f672:	80 91 39 2b 	lds	r24, 0x2B39	; 0x802b39 <g_twi1_m_data+0x1>
    f676:	88 2f       	mov	r24, r24
    f678:	90 e0       	ldi	r25, 0x00	; 0
    f67a:	82 2b       	or	r24, r18
    f67c:	93 2b       	or	r25, r19
    f67e:	80 93 31 28 	sts	0x2831, r24	; 0x802831 <g_twi1_gyro_1_gyro_x>
    f682:	90 93 32 28 	sts	0x2832, r25	; 0x802832 <g_twi1_gyro_1_gyro_x+0x1>
    f686:	80 91 3a 2b 	lds	r24, 0x2B3A	; 0x802b3a <g_twi1_m_data+0x2>
    f68a:	88 2f       	mov	r24, r24
    f68c:	90 e0       	ldi	r25, 0x00	; 0
    f68e:	38 2f       	mov	r19, r24
    f690:	22 27       	eor	r18, r18
    f692:	80 91 3b 2b 	lds	r24, 0x2B3B	; 0x802b3b <g_twi1_m_data+0x3>
    f696:	88 2f       	mov	r24, r24
    f698:	90 e0       	ldi	r25, 0x00	; 0
    f69a:	82 2b       	or	r24, r18
    f69c:	93 2b       	or	r25, r19
    f69e:	80 93 33 28 	sts	0x2833, r24	; 0x802833 <g_twi1_gyro_1_gyro_y>
    f6a2:	90 93 34 28 	sts	0x2834, r25	; 0x802834 <g_twi1_gyro_1_gyro_y+0x1>
    f6a6:	80 91 3c 2b 	lds	r24, 0x2B3C	; 0x802b3c <g_twi1_m_data+0x4>
    f6aa:	88 2f       	mov	r24, r24
    f6ac:	90 e0       	ldi	r25, 0x00	; 0
    f6ae:	38 2f       	mov	r19, r24
    f6b0:	22 27       	eor	r18, r18
    f6b2:	80 91 3d 2b 	lds	r24, 0x2B3D	; 0x802b3d <g_twi1_m_data+0x5>
    f6b6:	88 2f       	mov	r24, r24
    f6b8:	90 e0       	ldi	r25, 0x00	; 0
    f6ba:	82 2b       	or	r24, r18
    f6bc:	93 2b       	or	r25, r19
    f6be:	80 93 35 28 	sts	0x2835, r24	; 0x802835 <g_twi1_gyro_1_gyro_z>
    f6c2:	90 93 36 28 	sts	0x2836, r25	; 0x802836 <g_twi1_gyro_1_gyro_z+0x1>
    f6c6:	80 91 49 28 	lds	r24, 0x2849	; 0x802849 <g_twi1_gyro_gyro_offset_set__flag>
    f6ca:	88 23       	and	r24, r24
    f6cc:	21 f0       	breq	.+8      	; 0xf6d6 <service_twi1_gyro+0x190>
    f6ce:	10 92 49 28 	sts	0x2849, r1	; 0x802849 <g_twi1_gyro_gyro_offset_set__flag>
    f6d2:	0e 94 b3 69 	call	0xd366	; 0xd366 <twi1_gyro_gyro_offset_set>
    f6d6:	80 91 4a 28 	lds	r24, 0x284A	; 0x80284a <g_twi1_gyro_accel_offset_set__flag>
    f6da:	88 23       	and	r24, r24
    f6dc:	21 f0       	breq	.+8      	; 0xf6e6 <service_twi1_gyro+0x1a0>
    f6de:	10 92 4a 28 	sts	0x284A, r1	; 0x80284a <g_twi1_gyro_accel_offset_set__flag>
    f6e2:	0e 94 ff 69 	call	0xd3fe	; 0xd3fe <twi1_gyro_accel_offset_set>
    f6e6:	8c e0       	ldi	r24, 0x0C	; 12
    f6e8:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f6ec:	82 e0       	ldi	r24, 0x02	; 2
    f6ee:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f6f2:	81 e0       	ldi	r24, 0x01	; 1
    f6f4:	90 e0       	ldi	r25, 0x00	; 0
    f6f6:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f6fa:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f6fe:	81 e0       	ldi	r24, 0x01	; 1
    f700:	90 e0       	ldi	r25, 0x00	; 0
    f702:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    f706:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    f70a:	6a e1       	ldi	r22, 0x1A	; 26
    f70c:	70 e2       	ldi	r23, 0x20	; 32
    f70e:	80 ea       	ldi	r24, 0xA0	; 160
    f710:	94 e0       	ldi	r25, 0x04	; 4
    f712:	0e 94 7d 5f 	call	0xbefa	; 0xbefa <twi_master_read>
    f716:	89 83       	std	Y+1, r24	; 0x01
    f718:	89 81       	ldd	r24, Y+1	; 0x01
    f71a:	88 23       	and	r24, r24
    f71c:	11 f0       	breq	.+4      	; 0xf722 <service_twi1_gyro+0x1dc>
    f71e:	80 e0       	ldi	r24, 0x00	; 0
    f720:	a8 c0       	rjmp	.+336    	; 0xf872 <service_twi1_gyro+0x32c>
    f722:	80 91 38 2b 	lds	r24, 0x2B38	; 0x802b38 <g_twi1_m_data>
    f726:	88 2f       	mov	r24, r24
    f728:	90 e0       	ldi	r25, 0x00	; 0
    f72a:	81 70       	andi	r24, 0x01	; 1
    f72c:	99 27       	eor	r25, r25
    f72e:	89 2b       	or	r24, r25
    f730:	11 f4       	brne	.+4      	; 0xf736 <service_twi1_gyro+0x1f0>
    f732:	80 e0       	ldi	r24, 0x00	; 0
    f734:	9e c0       	rjmp	.+316    	; 0xf872 <service_twi1_gyro+0x32c>
    f736:	8c e0       	ldi	r24, 0x0C	; 12
    f738:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f73c:	83 e0       	ldi	r24, 0x03	; 3
    f73e:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f742:	81 e0       	ldi	r24, 0x01	; 1
    f744:	90 e0       	ldi	r25, 0x00	; 0
    f746:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f74a:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f74e:	86 e0       	ldi	r24, 0x06	; 6
    f750:	90 e0       	ldi	r25, 0x00	; 0
    f752:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    f756:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    f75a:	6a e1       	ldi	r22, 0x1A	; 26
    f75c:	70 e2       	ldi	r23, 0x20	; 32
    f75e:	80 ea       	ldi	r24, 0xA0	; 160
    f760:	94 e0       	ldi	r25, 0x04	; 4
    f762:	0e 94 7d 5f 	call	0xbefa	; 0xbefa <twi_master_read>
    f766:	89 83       	std	Y+1, r24	; 0x01
    f768:	89 81       	ldd	r24, Y+1	; 0x01
    f76a:	88 23       	and	r24, r24
    f76c:	11 f0       	breq	.+4      	; 0xf772 <service_twi1_gyro+0x22c>
    f76e:	80 e0       	ldi	r24, 0x00	; 0
    f770:	80 c0       	rjmp	.+256    	; 0xf872 <service_twi1_gyro+0x32c>
    f772:	80 91 39 2b 	lds	r24, 0x2B39	; 0x802b39 <g_twi1_m_data+0x1>
    f776:	88 2f       	mov	r24, r24
    f778:	90 e0       	ldi	r25, 0x00	; 0
    f77a:	38 2f       	mov	r19, r24
    f77c:	22 27       	eor	r18, r18
    f77e:	80 91 38 2b 	lds	r24, 0x2B38	; 0x802b38 <g_twi1_m_data>
    f782:	88 2f       	mov	r24, r24
    f784:	90 e0       	ldi	r25, 0x00	; 0
    f786:	82 2b       	or	r24, r18
    f788:	93 2b       	or	r25, r19
    f78a:	9c 01       	movw	r18, r24
    f78c:	80 91 4f 28 	lds	r24, 0x284F	; 0x80284f <g_twi1_gyro_2_ofsx>
    f790:	90 91 50 28 	lds	r25, 0x2850	; 0x802850 <g_twi1_gyro_2_ofsx+0x1>
    f794:	82 0f       	add	r24, r18
    f796:	93 1f       	adc	r25, r19
    f798:	80 93 55 28 	sts	0x2855, r24	; 0x802855 <g_twi1_gyro_2_mag_x>
    f79c:	90 93 56 28 	sts	0x2856, r25	; 0x802856 <g_twi1_gyro_2_mag_x+0x1>
    f7a0:	80 91 3b 2b 	lds	r24, 0x2B3B	; 0x802b3b <g_twi1_m_data+0x3>
    f7a4:	88 2f       	mov	r24, r24
    f7a6:	90 e0       	ldi	r25, 0x00	; 0
    f7a8:	38 2f       	mov	r19, r24
    f7aa:	22 27       	eor	r18, r18
    f7ac:	80 91 3a 2b 	lds	r24, 0x2B3A	; 0x802b3a <g_twi1_m_data+0x2>
    f7b0:	88 2f       	mov	r24, r24
    f7b2:	90 e0       	ldi	r25, 0x00	; 0
    f7b4:	82 2b       	or	r24, r18
    f7b6:	93 2b       	or	r25, r19
    f7b8:	9c 01       	movw	r18, r24
    f7ba:	80 91 51 28 	lds	r24, 0x2851	; 0x802851 <g_twi1_gyro_2_ofsy>
    f7be:	90 91 52 28 	lds	r25, 0x2852	; 0x802852 <g_twi1_gyro_2_ofsy+0x1>
    f7c2:	82 0f       	add	r24, r18
    f7c4:	93 1f       	adc	r25, r19
    f7c6:	80 93 57 28 	sts	0x2857, r24	; 0x802857 <g_twi1_gyro_2_mag_y>
    f7ca:	90 93 58 28 	sts	0x2858, r25	; 0x802858 <g_twi1_gyro_2_mag_y+0x1>
    f7ce:	80 91 3d 2b 	lds	r24, 0x2B3D	; 0x802b3d <g_twi1_m_data+0x5>
    f7d2:	88 2f       	mov	r24, r24
    f7d4:	90 e0       	ldi	r25, 0x00	; 0
    f7d6:	38 2f       	mov	r19, r24
    f7d8:	22 27       	eor	r18, r18
    f7da:	80 91 3c 2b 	lds	r24, 0x2B3C	; 0x802b3c <g_twi1_m_data+0x4>
    f7de:	88 2f       	mov	r24, r24
    f7e0:	90 e0       	ldi	r25, 0x00	; 0
    f7e2:	82 2b       	or	r24, r18
    f7e4:	93 2b       	or	r25, r19
    f7e6:	9c 01       	movw	r18, r24
    f7e8:	80 91 53 28 	lds	r24, 0x2853	; 0x802853 <g_twi1_gyro_2_ofsz>
    f7ec:	90 91 54 28 	lds	r25, 0x2854	; 0x802854 <g_twi1_gyro_2_ofsz+0x1>
    f7f0:	82 0f       	add	r24, r18
    f7f2:	93 1f       	adc	r25, r19
    f7f4:	80 93 59 28 	sts	0x2859, r24	; 0x802859 <g_twi1_gyro_2_mag_z>
    f7f8:	90 93 5a 28 	sts	0x285A, r25	; 0x80285a <g_twi1_gyro_2_mag_z+0x1>
    f7fc:	8c e0       	ldi	r24, 0x0C	; 12
    f7fe:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f802:	89 e0       	ldi	r24, 0x09	; 9
    f804:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f808:	81 e0       	ldi	r24, 0x01	; 1
    f80a:	90 e0       	ldi	r25, 0x00	; 0
    f80c:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f810:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f814:	81 e0       	ldi	r24, 0x01	; 1
    f816:	90 e0       	ldi	r25, 0x00	; 0
    f818:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    f81c:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    f820:	6a e1       	ldi	r22, 0x1A	; 26
    f822:	70 e2       	ldi	r23, 0x20	; 32
    f824:	80 ea       	ldi	r24, 0xA0	; 160
    f826:	94 e0       	ldi	r25, 0x04	; 4
    f828:	0e 94 7d 5f 	call	0xbefa	; 0xbefa <twi_master_read>
    f82c:	89 83       	std	Y+1, r24	; 0x01
    f82e:	89 81       	ldd	r24, Y+1	; 0x01
    f830:	88 23       	and	r24, r24
    f832:	11 f0       	breq	.+4      	; 0xf838 <service_twi1_gyro+0x2f2>
    f834:	80 e0       	ldi	r24, 0x00	; 0
    f836:	1d c0       	rjmp	.+58     	; 0xf872 <service_twi1_gyro+0x32c>
    f838:	80 91 38 2b 	lds	r24, 0x2B38	; 0x802b38 <g_twi1_m_data>
    f83c:	88 2f       	mov	r24, r24
    f83e:	90 e0       	ldi	r25, 0x00	; 0
    f840:	88 70       	andi	r24, 0x08	; 8
    f842:	99 27       	eor	r25, r25
    f844:	89 2b       	or	r24, r25
    f846:	a1 f0       	breq	.+40     	; 0xf870 <service_twi1_gyro+0x32a>
    f848:	10 92 55 28 	sts	0x2855, r1	; 0x802855 <g_twi1_gyro_2_mag_x>
    f84c:	10 92 56 28 	sts	0x2856, r1	; 0x802856 <g_twi1_gyro_2_mag_x+0x1>
    f850:	80 91 55 28 	lds	r24, 0x2855	; 0x802855 <g_twi1_gyro_2_mag_x>
    f854:	90 91 56 28 	lds	r25, 0x2856	; 0x802856 <g_twi1_gyro_2_mag_x+0x1>
    f858:	80 93 57 28 	sts	0x2857, r24	; 0x802857 <g_twi1_gyro_2_mag_y>
    f85c:	90 93 58 28 	sts	0x2858, r25	; 0x802858 <g_twi1_gyro_2_mag_y+0x1>
    f860:	80 91 57 28 	lds	r24, 0x2857	; 0x802857 <g_twi1_gyro_2_mag_y>
    f864:	90 91 58 28 	lds	r25, 0x2858	; 0x802858 <g_twi1_gyro_2_mag_y+0x1>
    f868:	80 93 59 28 	sts	0x2859, r24	; 0x802859 <g_twi1_gyro_2_mag_z>
    f86c:	90 93 5a 28 	sts	0x285A, r25	; 0x80285a <g_twi1_gyro_2_mag_z+0x1>
    f870:	81 e0       	ldi	r24, 0x01	; 1
    f872:	0f 90       	pop	r0
    f874:	0f 90       	pop	r0
    f876:	df 91       	pop	r29
    f878:	cf 91       	pop	r28
    f87a:	08 95       	ret

0000f87c <service_twi1_baro>:
    f87c:	cf 93       	push	r28
    f87e:	df 93       	push	r29
    f880:	00 d0       	rcall	.+0      	; 0xf882 <service_twi1_baro+0x6>
    f882:	cd b7       	in	r28, 0x3d	; 61
    f884:	de b7       	in	r29, 0x3e	; 62
    f886:	8b 83       	std	Y+3, r24	; 0x03
    f888:	8b 81       	ldd	r24, Y+3	; 0x03
    f88a:	88 23       	and	r24, r24
    f88c:	49 f0       	breq	.+18     	; 0xf8a0 <service_twi1_baro+0x24>
    f88e:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_step.8265>
    f892:	84 36       	cpi	r24, 0x64	; 100
    f894:	28 f0       	brcs	.+10     	; 0xf8a0 <service_twi1_baro+0x24>
    f896:	10 92 06 20 	sts	0x2006, r1	; 0x802006 <s_step.8265>
    f89a:	81 e0       	ldi	r24, 0x01	; 1
    f89c:	80 93 b5 29 	sts	0x29B5, r24	; 0x8029b5 <g_twi1_lock>
    f8a0:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_step.8265>
    f8a4:	88 2f       	mov	r24, r24
    f8a6:	90 e0       	ldi	r25, 0x00	; 0
    f8a8:	85 31       	cpi	r24, 0x15	; 21
    f8aa:	91 05       	cpc	r25, r1
    f8ac:	59 f1       	breq	.+86     	; 0xf904 <service_twi1_baro+0x88>
    f8ae:	8b 32       	cpi	r24, 0x2B	; 43
    f8b0:	91 05       	cpc	r25, r1
    f8b2:	09 f4       	brne	.+2      	; 0xf8b6 <service_twi1_baro+0x3a>
    f8b4:	7e c0       	rjmp	.+252    	; 0xf9b2 <service_twi1_baro+0x136>
    f8b6:	89 2b       	or	r24, r25
    f8b8:	09 f0       	breq	.+2      	; 0xf8bc <service_twi1_baro+0x40>
    f8ba:	e9 c0       	rjmp	.+466    	; 0xfa8e <service_twi1_baro+0x212>
    f8bc:	86 e7       	ldi	r24, 0x76	; 118
    f8be:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f8c2:	88 e4       	ldi	r24, 0x48	; 72
    f8c4:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f8c8:	81 e0       	ldi	r24, 0x01	; 1
    f8ca:	90 e0       	ldi	r25, 0x00	; 0
    f8cc:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f8d0:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f8d4:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    f8d8:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    f8dc:	6a e1       	ldi	r22, 0x1A	; 26
    f8de:	70 e2       	ldi	r23, 0x20	; 32
    f8e0:	80 ea       	ldi	r24, 0xA0	; 160
    f8e2:	94 e0       	ldi	r25, 0x04	; 4
    f8e4:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
    f8e8:	89 83       	std	Y+1, r24	; 0x01
    f8ea:	89 81       	ldd	r24, Y+1	; 0x01
    f8ec:	88 23       	and	r24, r24
    f8ee:	29 f4       	brne	.+10     	; 0xf8fa <service_twi1_baro+0x7e>
    f8f0:	81 e0       	ldi	r24, 0x01	; 1
    f8f2:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8265>
    f8f6:	80 e0       	ldi	r24, 0x00	; 0
    f8f8:	d7 c0       	rjmp	.+430    	; 0xfaa8 <service_twi1_baro+0x22c>
    f8fa:	88 ec       	ldi	r24, 0xC8	; 200
    f8fc:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8265>
    f900:	80 e0       	ldi	r24, 0x00	; 0
    f902:	d2 c0       	rjmp	.+420    	; 0xfaa8 <service_twi1_baro+0x22c>
    f904:	10 92 1b 20 	sts	0x201B, r1	; 0x80201b <g_twi1_packet+0x1>
    f908:	83 e0       	ldi	r24, 0x03	; 3
    f90a:	90 e0       	ldi	r25, 0x00	; 0
    f90c:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    f910:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    f914:	6a e1       	ldi	r22, 0x1A	; 26
    f916:	70 e2       	ldi	r23, 0x20	; 32
    f918:	80 ea       	ldi	r24, 0xA0	; 160
    f91a:	94 e0       	ldi	r25, 0x04	; 4
    f91c:	0e 94 7d 5f 	call	0xbefa	; 0xbefa <twi_master_read>
    f920:	89 83       	std	Y+1, r24	; 0x01
    f922:	89 81       	ldd	r24, Y+1	; 0x01
    f924:	88 23       	and	r24, r24
    f926:	09 f0       	breq	.+2      	; 0xf92a <service_twi1_baro+0xae>
    f928:	3f c0       	rjmp	.+126    	; 0xf9a8 <service_twi1_baro+0x12c>
    f92a:	80 91 38 2b 	lds	r24, 0x2B38	; 0x802b38 <g_twi1_m_data>
    f92e:	88 2f       	mov	r24, r24
    f930:	90 e0       	ldi	r25, 0x00	; 0
    f932:	a0 e0       	ldi	r26, 0x00	; 0
    f934:	b0 e0       	ldi	r27, 0x00	; 0
    f936:	ac 01       	movw	r20, r24
    f938:	33 27       	eor	r19, r19
    f93a:	22 27       	eor	r18, r18
    f93c:	80 91 39 2b 	lds	r24, 0x2B39	; 0x802b39 <g_twi1_m_data+0x1>
    f940:	88 2f       	mov	r24, r24
    f942:	90 e0       	ldi	r25, 0x00	; 0
    f944:	a0 e0       	ldi	r26, 0x00	; 0
    f946:	b0 e0       	ldi	r27, 0x00	; 0
    f948:	ba 2f       	mov	r27, r26
    f94a:	a9 2f       	mov	r26, r25
    f94c:	98 2f       	mov	r25, r24
    f94e:	88 27       	eor	r24, r24
    f950:	28 2b       	or	r18, r24
    f952:	39 2b       	or	r19, r25
    f954:	4a 2b       	or	r20, r26
    f956:	5b 2b       	or	r21, r27
    f958:	80 91 3a 2b 	lds	r24, 0x2B3A	; 0x802b3a <g_twi1_m_data+0x2>
    f95c:	88 2f       	mov	r24, r24
    f95e:	90 e0       	ldi	r25, 0x00	; 0
    f960:	a0 e0       	ldi	r26, 0x00	; 0
    f962:	b0 e0       	ldi	r27, 0x00	; 0
    f964:	82 2b       	or	r24, r18
    f966:	93 2b       	or	r25, r19
    f968:	a4 2b       	or	r26, r20
    f96a:	b5 2b       	or	r27, r21
    f96c:	80 93 57 22 	sts	0x2257, r24	; 0x802257 <s_twi1_baro_d1.8266>
    f970:	90 93 58 22 	sts	0x2258, r25	; 0x802258 <s_twi1_baro_d1.8266+0x1>
    f974:	a0 93 59 22 	sts	0x2259, r26	; 0x802259 <s_twi1_baro_d1.8266+0x2>
    f978:	b0 93 5a 22 	sts	0x225A, r27	; 0x80225a <s_twi1_baro_d1.8266+0x3>
    f97c:	88 e5       	ldi	r24, 0x58	; 88
    f97e:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f982:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    f986:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    f98a:	6a e1       	ldi	r22, 0x1A	; 26
    f98c:	70 e2       	ldi	r23, 0x20	; 32
    f98e:	80 ea       	ldi	r24, 0xA0	; 160
    f990:	94 e0       	ldi	r25, 0x04	; 4
    f992:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
    f996:	89 83       	std	Y+1, r24	; 0x01
    f998:	89 81       	ldd	r24, Y+1	; 0x01
    f99a:	88 23       	and	r24, r24
    f99c:	29 f4       	brne	.+10     	; 0xf9a8 <service_twi1_baro+0x12c>
    f99e:	86 e1       	ldi	r24, 0x16	; 22
    f9a0:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8265>
    f9a4:	80 e0       	ldi	r24, 0x00	; 0
    f9a6:	80 c0       	rjmp	.+256    	; 0xfaa8 <service_twi1_baro+0x22c>
    f9a8:	83 ed       	ldi	r24, 0xD3	; 211
    f9aa:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8265>
    f9ae:	80 e0       	ldi	r24, 0x00	; 0
    f9b0:	7b c0       	rjmp	.+246    	; 0xfaa8 <service_twi1_baro+0x22c>
    f9b2:	10 92 1b 20 	sts	0x201B, r1	; 0x80201b <g_twi1_packet+0x1>
    f9b6:	83 e0       	ldi	r24, 0x03	; 3
    f9b8:	90 e0       	ldi	r25, 0x00	; 0
    f9ba:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    f9be:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    f9c2:	6a e1       	ldi	r22, 0x1A	; 26
    f9c4:	70 e2       	ldi	r23, 0x20	; 32
    f9c6:	80 ea       	ldi	r24, 0xA0	; 160
    f9c8:	94 e0       	ldi	r25, 0x04	; 4
    f9ca:	0e 94 7d 5f 	call	0xbefa	; 0xbefa <twi_master_read>
    f9ce:	89 83       	std	Y+1, r24	; 0x01
    f9d0:	89 81       	ldd	r24, Y+1	; 0x01
    f9d2:	88 23       	and	r24, r24
    f9d4:	09 f0       	breq	.+2      	; 0xf9d8 <service_twi1_baro+0x15c>
    f9d6:	56 c0       	rjmp	.+172    	; 0xfa84 <service_twi1_baro+0x208>
    f9d8:	80 91 38 2b 	lds	r24, 0x2B38	; 0x802b38 <g_twi1_m_data>
    f9dc:	88 2f       	mov	r24, r24
    f9de:	90 e0       	ldi	r25, 0x00	; 0
    f9e0:	a0 e0       	ldi	r26, 0x00	; 0
    f9e2:	b0 e0       	ldi	r27, 0x00	; 0
    f9e4:	ac 01       	movw	r20, r24
    f9e6:	33 27       	eor	r19, r19
    f9e8:	22 27       	eor	r18, r18
    f9ea:	80 91 39 2b 	lds	r24, 0x2B39	; 0x802b39 <g_twi1_m_data+0x1>
    f9ee:	88 2f       	mov	r24, r24
    f9f0:	90 e0       	ldi	r25, 0x00	; 0
    f9f2:	a0 e0       	ldi	r26, 0x00	; 0
    f9f4:	b0 e0       	ldi	r27, 0x00	; 0
    f9f6:	ba 2f       	mov	r27, r26
    f9f8:	a9 2f       	mov	r26, r25
    f9fa:	98 2f       	mov	r25, r24
    f9fc:	88 27       	eor	r24, r24
    f9fe:	28 2b       	or	r18, r24
    fa00:	39 2b       	or	r19, r25
    fa02:	4a 2b       	or	r20, r26
    fa04:	5b 2b       	or	r21, r27
    fa06:	80 91 3a 2b 	lds	r24, 0x2B3A	; 0x802b3a <g_twi1_m_data+0x2>
    fa0a:	88 2f       	mov	r24, r24
    fa0c:	90 e0       	ldi	r25, 0x00	; 0
    fa0e:	a0 e0       	ldi	r26, 0x00	; 0
    fa10:	b0 e0       	ldi	r27, 0x00	; 0
    fa12:	82 2b       	or	r24, r18
    fa14:	93 2b       	or	r25, r19
    fa16:	a4 2b       	or	r26, r20
    fa18:	b5 2b       	or	r27, r21
    fa1a:	80 93 5b 22 	sts	0x225B, r24	; 0x80225b <s_twi1_baro_d2.8267>
    fa1e:	90 93 5c 22 	sts	0x225C, r25	; 0x80225c <s_twi1_baro_d2.8267+0x1>
    fa22:	a0 93 5d 22 	sts	0x225D, r26	; 0x80225d <s_twi1_baro_d2.8267+0x2>
    fa26:	b0 93 5e 22 	sts	0x225E, r27	; 0x80225e <s_twi1_baro_d2.8267+0x3>
    fa2a:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
    fa2e:	8a 83       	std	Y+2, r24	; 0x02
    fa30:	80 91 57 22 	lds	r24, 0x2257	; 0x802257 <s_twi1_baro_d1.8266>
    fa34:	90 91 58 22 	lds	r25, 0x2258	; 0x802258 <s_twi1_baro_d1.8266+0x1>
    fa38:	a0 91 59 22 	lds	r26, 0x2259	; 0x802259 <s_twi1_baro_d1.8266+0x2>
    fa3c:	b0 91 5a 22 	lds	r27, 0x225A	; 0x80225a <s_twi1_baro_d1.8266+0x3>
    fa40:	80 93 80 28 	sts	0x2880, r24	; 0x802880 <g_twi1_baro_d1>
    fa44:	90 93 81 28 	sts	0x2881, r25	; 0x802881 <g_twi1_baro_d1+0x1>
    fa48:	a0 93 82 28 	sts	0x2882, r26	; 0x802882 <g_twi1_baro_d1+0x2>
    fa4c:	b0 93 83 28 	sts	0x2883, r27	; 0x802883 <g_twi1_baro_d1+0x3>
    fa50:	80 91 5b 22 	lds	r24, 0x225B	; 0x80225b <s_twi1_baro_d2.8267>
    fa54:	90 91 5c 22 	lds	r25, 0x225C	; 0x80225c <s_twi1_baro_d2.8267+0x1>
    fa58:	a0 91 5d 22 	lds	r26, 0x225D	; 0x80225d <s_twi1_baro_d2.8267+0x2>
    fa5c:	b0 91 5e 22 	lds	r27, 0x225E	; 0x80225e <s_twi1_baro_d2.8267+0x3>
    fa60:	80 93 84 28 	sts	0x2884, r24	; 0x802884 <g_twi1_baro_d2>
    fa64:	90 93 85 28 	sts	0x2885, r25	; 0x802885 <g_twi1_baro_d2+0x1>
    fa68:	a0 93 86 28 	sts	0x2886, r26	; 0x802886 <g_twi1_baro_d2+0x2>
    fa6c:	b0 93 87 28 	sts	0x2887, r27	; 0x802887 <g_twi1_baro_d2+0x3>
    fa70:	8a 81       	ldd	r24, Y+2	; 0x02
    fa72:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
    fa76:	8b e7       	ldi	r24, 0x7B	; 123
    fa78:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8265>
    fa7c:	10 92 b5 29 	sts	0x29B5, r1	; 0x8029b5 <g_twi1_lock>
    fa80:	81 e0       	ldi	r24, 0x01	; 1
    fa82:	12 c0       	rjmp	.+36     	; 0xfaa8 <service_twi1_baro+0x22c>
    fa84:	8f ed       	ldi	r24, 0xDF	; 223
    fa86:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8265>
    fa8a:	80 e0       	ldi	r24, 0x00	; 0
    fa8c:	0d c0       	rjmp	.+26     	; 0xfaa8 <service_twi1_baro+0x22c>
    fa8e:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_step.8265>
    fa92:	84 36       	cpi	r24, 0x64	; 100
    fa94:	30 f4       	brcc	.+12     	; 0xfaa2 <service_twi1_baro+0x226>
    fa96:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_step.8265>
    fa9a:	8f 5f       	subi	r24, 0xFF	; 255
    fa9c:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8265>
    faa0:	02 c0       	rjmp	.+4      	; 0xfaa6 <service_twi1_baro+0x22a>
    faa2:	10 92 b5 29 	sts	0x29B5, r1	; 0x8029b5 <g_twi1_lock>
    faa6:	80 e0       	ldi	r24, 0x00	; 0
    faa8:	23 96       	adiw	r28, 0x03	; 3
    faaa:	cd bf       	out	0x3d, r28	; 61
    faac:	de bf       	out	0x3e, r29	; 62
    faae:	df 91       	pop	r29
    fab0:	cf 91       	pop	r28
    fab2:	08 95       	ret

0000fab4 <isr_100ms_twi1_onboard>:

/* 100ms TWI1 - Gyro device */
void isr_100ms_twi1_onboard(void)
{	/* Service time slot */
    fab4:	cf 92       	push	r12
    fab6:	ef 92       	push	r14
    fab8:	0f 93       	push	r16
    faba:	cf 93       	push	r28
    fabc:	df 93       	push	r29
    fabe:	cd b7       	in	r28, 0x3d	; 61
    fac0:	de b7       	in	r29, 0x3e	; 62
	cpu_irq_enable();
    fac2:	78 94       	sei

	if (g_twi1_gyro_valid) {
    fac4:	80 91 0f 28 	lds	r24, 0x280F	; 0x80280f <g_twi1_gyro_valid>
    fac8:	88 23       	and	r24, r24
    faca:	79 f0       	breq	.+30     	; 0xfaea <isr_100ms_twi1_onboard+0x36>
		if (service_twi1_gyro(true)) {
    facc:	81 e0       	ldi	r24, 0x01	; 1
    face:	3b dd       	rcall	.-1418   	; 0xf546 <service_twi1_gyro>
    fad0:	88 23       	and	r24, r24
    fad2:	59 f0       	breq	.+22     	; 0xfaea <isr_100ms_twi1_onboard+0x36>
			sched_push(task_twi1_gyro, SCHED_ENTRY_CB_TYPE__LISTTIME, 0, true, false, false);
    fad4:	c1 2c       	mov	r12, r1
    fad6:	e1 2c       	mov	r14, r1
    fad8:	01 e0       	ldi	r16, 0x01	; 1
    fada:	20 e0       	ldi	r18, 0x00	; 0
    fadc:	30 e0       	ldi	r19, 0x00	; 0
    fade:	a9 01       	movw	r20, r18
    fae0:	60 e0       	ldi	r22, 0x00	; 0
    fae2:	81 e6       	ldi	r24, 0x61	; 97
    fae4:	9f e7       	ldi	r25, 0x7F	; 127
    fae6:	0e 94 9c ed 	call	0x1db38	; 0x1db38 <sched_push>
		}
	}
}
    faea:	00 00       	nop
    faec:	df 91       	pop	r29
    faee:	cf 91       	pop	r28
    faf0:	0f 91       	pop	r16
    faf2:	ef 90       	pop	r14
    faf4:	cf 90       	pop	r12
    faf6:	08 95       	ret

0000faf8 <isr_500ms_twi1_onboard>:

/* 500ms TWI1 - Baro, Hygro devices */
void isr_500ms_twi1_onboard(void)
{	/* Service time slot */
    faf8:	cf 92       	push	r12
    fafa:	ef 92       	push	r14
    fafc:	0f 93       	push	r16
    fafe:	cf 93       	push	r28
    fb00:	df 93       	push	r29
    fb02:	cd b7       	in	r28, 0x3d	; 61
    fb04:	de b7       	in	r29, 0x3e	; 62
	cpu_irq_enable();
    fb06:	78 94       	sei

	if (g_twi1_hygro_valid) {
    fb08:	80 91 90 28 	lds	r24, 0x2890	; 0x802890 <g_twi1_hygro_valid>
    fb0c:	88 23       	and	r24, r24
    fb0e:	81 f0       	breq	.+32     	; 0xfb30 <isr_500ms_twi1_onboard+0x38>
		if (service_twi1_hygro(true)) {
    fb10:	81 e0       	ldi	r24, 0x01	; 1
    fb12:	a3 dc       	rcall	.-1722   	; 0xf45a <service_twi1_hygro>
    fb14:	88 23       	and	r24, r24
    fb16:	61 f0       	breq	.+24     	; 0xfb30 <isr_500ms_twi1_onboard+0x38>
			sched_push(task_twi1_hygro, SCHED_ENTRY_CB_TYPE__LISTTIME,  70, true, false, false);
    fb18:	c1 2c       	mov	r12, r1
    fb1a:	e1 2c       	mov	r14, r1
    fb1c:	01 e0       	ldi	r16, 0x01	; 1
    fb1e:	26 e4       	ldi	r18, 0x46	; 70
    fb20:	30 e0       	ldi	r19, 0x00	; 0
    fb22:	40 e0       	ldi	r20, 0x00	; 0
    fb24:	50 e0       	ldi	r21, 0x00	; 0
    fb26:	60 e0       	ldi	r22, 0x00	; 0
    fb28:	88 ec       	ldi	r24, 0xC8	; 200
    fb2a:	9d e7       	ldi	r25, 0x7D	; 125
    fb2c:	0e 94 9c ed 	call	0x1db38	; 0x1db38 <sched_push>
		}
	}

	if (g_twi1_baro_valid) {
    fb30:	80 91 6d 28 	lds	r24, 0x286D	; 0x80286d <g_twi1_baro_valid>
    fb34:	88 23       	and	r24, r24
		service_twi1_baro(true);
    fb36:	11 f0       	breq	.+4      	; 0xfb3c <isr_500ms_twi1_onboard+0x44>
    fb38:	81 e0       	ldi	r24, 0x01	; 1
	}
}
    fb3a:	a0 de       	rcall	.-704    	; 0xf87c <service_twi1_baro>
    fb3c:	00 00       	nop
    fb3e:	df 91       	pop	r29
    fb40:	cf 91       	pop	r28
    fb42:	0f 91       	pop	r16
    fb44:	ef 90       	pop	r14
    fb46:	cf 90       	pop	r12
    fb48:	08 95       	ret

0000fb4a <isr_sparetime_twi1_onboard>:

/* 2560 cycles per second */
void isr_sparetime_twi1_onboard(void)
{	/* Service time slot */
    fb4a:	cf 92       	push	r12
    fb4c:	ef 92       	push	r14
    fb4e:	0f 93       	push	r16
    fb50:	cf 93       	push	r28
    fb52:	df 93       	push	r29
    fb54:	cd b7       	in	r28, 0x3d	; 61
    fb56:	de b7       	in	r29, 0x3e	; 62
	cpu_irq_enable();
    fb58:	78 94       	sei

	if (g_twi1_baro_valid) {
    fb5a:	80 91 6d 28 	lds	r24, 0x286D	; 0x80286d <g_twi1_baro_valid>
    fb5e:	88 23       	and	r24, r24
    fb60:	81 f0       	breq	.+32     	; 0xfb82 <isr_sparetime_twi1_onboard+0x38>
		if (service_twi1_baro(false)) {
    fb62:	80 e0       	ldi	r24, 0x00	; 0
    fb64:	8b de       	rcall	.-746    	; 0xf87c <service_twi1_baro>
    fb66:	88 23       	and	r24, r24
    fb68:	61 f0       	breq	.+24     	; 0xfb82 <isr_sparetime_twi1_onboard+0x38>
			/* Every 500ms */
			sched_push(task_twi1_baro, SCHED_ENTRY_CB_TYPE__LISTTIME, 70, true, false, false);
    fb6a:	c1 2c       	mov	r12, r1
    fb6c:	e1 2c       	mov	r14, r1
    fb6e:	01 e0       	ldi	r16, 0x01	; 1
    fb70:	26 e4       	ldi	r18, 0x46	; 70
    fb72:	30 e0       	ldi	r19, 0x00	; 0
    fb74:	40 e0       	ldi	r20, 0x00	; 0
    fb76:	50 e0       	ldi	r21, 0x00	; 0
    fb78:	60 e0       	ldi	r22, 0x00	; 0
    fb7a:	8e ef       	ldi	r24, 0xFE	; 254
    fb7c:	90 e8       	ldi	r25, 0x80	; 128
    fb7e:	0e 94 9c ed 	call	0x1db38	; 0x1db38 <sched_push>
		}
	}
}
    fb82:	00 00       	nop
    fb84:	df 91       	pop	r29
    fb86:	cf 91       	pop	r28
    fb88:	0f 91       	pop	r16
    fb8a:	ef 90       	pop	r14
    fb8c:	cf 90       	pop	r12
    fb8e:	08 95       	ret

0000fb90 <task_twi1_hygro>:

static void task_twi1_hygro(void)
{	// Calculations for the presentation layer
    fb90:	cf 93       	push	r28
    fb92:	df 93       	push	r29
    fb94:	cd b7       	in	r28, 0x3d	; 61
    fb96:	de b7       	in	r29, 0x3e	; 62
    fb98:	e5 97       	sbiw	r28, 0x35	; 53
    fb9a:	cd bf       	out	0x3d, r28	; 61
    fb9c:	de bf       	out	0x3e, r29	; 62
	static uint16_t s_twi1_hygro_S_T	= 0UL;
	static uint16_t s_twi1_hygro_S_RH	= 0UL;
	int16_t l_twi1_hygro_T_100, l_twi1_hygro_RH_100;
	uint16_t l_twi1_hygro_S_T, l_twi1_hygro_S_RH;
	bool hasChanged = false;
    fb9e:	19 82       	std	Y+1, r1	; 0x01

	/* Getting the global values */
	{
		irqflags_t flags = cpu_irq_save();
    fba0:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
    fba4:	8e 83       	std	Y+6, r24	; 0x06
		l_twi1_hygro_T_100	= g_twi1_hygro_T_100;	// last value
    fba6:	80 91 96 28 	lds	r24, 0x2896	; 0x802896 <g_twi1_hygro_T_100>
    fbaa:	90 91 97 28 	lds	r25, 0x2897	; 0x802897 <g_twi1_hygro_T_100+0x1>
    fbae:	8f 83       	std	Y+7, r24	; 0x07
    fbb0:	98 87       	std	Y+8, r25	; 0x08
		l_twi1_hygro_RH_100	= g_twi1_hygro_RH_100;	// last value
    fbb2:	80 91 98 28 	lds	r24, 0x2898	; 0x802898 <g_twi1_hygro_RH_100>
    fbb6:	90 91 99 28 	lds	r25, 0x2899	; 0x802899 <g_twi1_hygro_RH_100+0x1>
    fbba:	89 87       	std	Y+9, r24	; 0x09
    fbbc:	9a 87       	std	Y+10, r25	; 0x0a
		l_twi1_hygro_S_T	= g_twi1_hygro_S_T;
    fbbe:	80 91 92 28 	lds	r24, 0x2892	; 0x802892 <g_twi1_hygro_S_T>
    fbc2:	90 91 93 28 	lds	r25, 0x2893	; 0x802893 <g_twi1_hygro_S_T+0x1>
    fbc6:	8b 87       	std	Y+11, r24	; 0x0b
    fbc8:	9c 87       	std	Y+12, r25	; 0x0c
		l_twi1_hygro_S_RH	= g_twi1_hygro_S_RH;
    fbca:	80 91 94 28 	lds	r24, 0x2894	; 0x802894 <g_twi1_hygro_S_RH>
    fbce:	90 91 95 28 	lds	r25, 0x2895	; 0x802895 <g_twi1_hygro_S_RH+0x1>
    fbd2:	8d 87       	std	Y+13, r24	; 0x0d
    fbd4:	9e 87       	std	Y+14, r25	; 0x0e
		cpu_irq_restore(flags);
    fbd6:	8e 81       	ldd	r24, Y+6	; 0x06
    fbd8:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
	}

	/* Calculate and present Temp value when a different measurement has arrived */
	int16_t temp_100 = l_twi1_hygro_T_100;
    fbdc:	8f 81       	ldd	r24, Y+7	; 0x07
    fbde:	98 85       	ldd	r25, Y+8	; 0x08
    fbe0:	8a 83       	std	Y+2, r24	; 0x02
    fbe2:	9b 83       	std	Y+3, r25	; 0x03
	if (s_twi1_hygro_S_T != l_twi1_hygro_S_T) {
    fbe4:	20 91 5f 22 	lds	r18, 0x225F	; 0x80225f <s_twi1_hygro_S_T.8289>
    fbe8:	30 91 60 22 	lds	r19, 0x2260	; 0x802260 <s_twi1_hygro_S_T.8289+0x1>
    fbec:	8b 85       	ldd	r24, Y+11	; 0x0b
    fbee:	9c 85       	ldd	r25, Y+12	; 0x0c
    fbf0:	28 17       	cp	r18, r24
    fbf2:	39 07       	cpc	r19, r25
    fbf4:	71 f1       	breq	.+92     	; 0xfc52 <task_twi1_hygro+0xc2>
		temp_100 = (int16_t)((((int32_t)l_twi1_hygro_S_T  * 17500) / 0xFFFF) - 4500);
    fbf6:	8b 85       	ldd	r24, Y+11	; 0x0b
    fbf8:	9c 85       	ldd	r25, Y+12	; 0x0c
    fbfa:	9c 01       	movw	r18, r24
    fbfc:	40 e0       	ldi	r20, 0x00	; 0
    fbfe:	50 e0       	ldi	r21, 0x00	; 0
    fc00:	8c e5       	ldi	r24, 0x5C	; 92
    fc02:	94 e4       	ldi	r25, 0x44	; 68
    fc04:	dc 01       	movw	r26, r24
    fc06:	0f 94 53 2e 	call	0x25ca6	; 0x25ca6 <__muluhisi3>
    fc0a:	dc 01       	movw	r26, r24
    fc0c:	cb 01       	movw	r24, r22
    fc0e:	2f ef       	ldi	r18, 0xFF	; 255
    fc10:	3f ef       	ldi	r19, 0xFF	; 255
    fc12:	40 e0       	ldi	r20, 0x00	; 0
    fc14:	50 e0       	ldi	r21, 0x00	; 0
    fc16:	bc 01       	movw	r22, r24
    fc18:	cd 01       	movw	r24, r26
    fc1a:	0f 94 20 2e 	call	0x25c40	; 0x25c40 <__divmodsi4>
    fc1e:	da 01       	movw	r26, r20
    fc20:	c9 01       	movw	r24, r18
    fc22:	84 59       	subi	r24, 0x94	; 148
    fc24:	91 41       	sbci	r25, 0x11	; 17
    fc26:	8a 83       	std	Y+2, r24	; 0x02
    fc28:	9b 83       	std	Y+3, r25	; 0x03

		/* Setting the global value */
		{
			irqflags_t flags = cpu_irq_save();
    fc2a:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
    fc2e:	8f 87       	std	Y+15, r24	; 0x0f
			g_twi1_hygro_T_100 = temp_100;
    fc30:	8a 81       	ldd	r24, Y+2	; 0x02
    fc32:	9b 81       	ldd	r25, Y+3	; 0x03
    fc34:	80 93 96 28 	sts	0x2896, r24	; 0x802896 <g_twi1_hygro_T_100>
    fc38:	90 93 97 28 	sts	0x2897, r25	; 0x802897 <g_twi1_hygro_T_100+0x1>
			cpu_irq_restore(flags);
    fc3c:	8f 85       	ldd	r24, Y+15	; 0x0f
    fc3e:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
		}

		hasChanged = true;
    fc42:	81 e0       	ldi	r24, 0x01	; 1
    fc44:	89 83       	std	Y+1, r24	; 0x01
		s_twi1_hygro_S_T = l_twi1_hygro_S_T;
    fc46:	8b 85       	ldd	r24, Y+11	; 0x0b
    fc48:	9c 85       	ldd	r25, Y+12	; 0x0c
    fc4a:	80 93 5f 22 	sts	0x225F, r24	; 0x80225f <s_twi1_hygro_S_T.8289>
    fc4e:	90 93 60 22 	sts	0x2260, r25	; 0x802260 <s_twi1_hygro_S_T.8289+0x1>
	}

	/* Calculate and present Hygro value when a different measurement has arrived */
	int16_t rh_100 = l_twi1_hygro_RH_100;
    fc52:	89 85       	ldd	r24, Y+9	; 0x09
    fc54:	9a 85       	ldd	r25, Y+10	; 0x0a
    fc56:	8c 83       	std	Y+4, r24	; 0x04
    fc58:	9d 83       	std	Y+5, r25	; 0x05
	if (s_twi1_hygro_S_RH != l_twi1_hygro_S_RH) {
    fc5a:	20 91 61 22 	lds	r18, 0x2261	; 0x802261 <s_twi1_hygro_S_RH.8290>
    fc5e:	30 91 62 22 	lds	r19, 0x2262	; 0x802262 <s_twi1_hygro_S_RH.8290+0x1>
    fc62:	8d 85       	ldd	r24, Y+13	; 0x0d
    fc64:	9e 85       	ldd	r25, Y+14	; 0x0e
    fc66:	28 17       	cp	r18, r24
    fc68:	39 07       	cpc	r19, r25
    fc6a:	61 f1       	breq	.+88     	; 0xfcc4 <task_twi1_hygro+0x134>
		rh_100 = (int16_t)( ((int32_t)l_twi1_hygro_S_RH * 10000) / 0xFFFF);
    fc6c:	8d 85       	ldd	r24, Y+13	; 0x0d
    fc6e:	9e 85       	ldd	r25, Y+14	; 0x0e
    fc70:	9c 01       	movw	r18, r24
    fc72:	40 e0       	ldi	r20, 0x00	; 0
    fc74:	50 e0       	ldi	r21, 0x00	; 0
    fc76:	80 e1       	ldi	r24, 0x10	; 16
    fc78:	97 e2       	ldi	r25, 0x27	; 39
    fc7a:	dc 01       	movw	r26, r24
    fc7c:	0f 94 53 2e 	call	0x25ca6	; 0x25ca6 <__muluhisi3>
    fc80:	dc 01       	movw	r26, r24
    fc82:	cb 01       	movw	r24, r22
    fc84:	2f ef       	ldi	r18, 0xFF	; 255
    fc86:	3f ef       	ldi	r19, 0xFF	; 255
    fc88:	40 e0       	ldi	r20, 0x00	; 0
    fc8a:	50 e0       	ldi	r21, 0x00	; 0
    fc8c:	bc 01       	movw	r22, r24
    fc8e:	cd 01       	movw	r24, r26
    fc90:	0f 94 20 2e 	call	0x25c40	; 0x25c40 <__divmodsi4>
    fc94:	da 01       	movw	r26, r20
    fc96:	c9 01       	movw	r24, r18
    fc98:	8c 83       	std	Y+4, r24	; 0x04
    fc9a:	9d 83       	std	Y+5, r25	; 0x05

		/* Setting the global value */
		{
			irqflags_t flags = cpu_irq_save();
    fc9c:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
    fca0:	88 8b       	std	Y+16, r24	; 0x10
			g_twi1_hygro_RH_100 = rh_100;
    fca2:	8c 81       	ldd	r24, Y+4	; 0x04
    fca4:	9d 81       	ldd	r25, Y+5	; 0x05
    fca6:	80 93 98 28 	sts	0x2898, r24	; 0x802898 <g_twi1_hygro_RH_100>
    fcaa:	90 93 99 28 	sts	0x2899, r25	; 0x802899 <g_twi1_hygro_RH_100+0x1>
			cpu_irq_restore(flags);
    fcae:	88 89       	ldd	r24, Y+16	; 0x10
    fcb0:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
		}

		hasChanged = true;
    fcb4:	81 e0       	ldi	r24, 0x01	; 1
    fcb6:	89 83       	std	Y+1, r24	; 0x01
		s_twi1_hygro_S_RH = l_twi1_hygro_S_RH;
    fcb8:	8d 85       	ldd	r24, Y+13	; 0x0d
    fcba:	9e 85       	ldd	r25, Y+14	; 0x0e
    fcbc:	80 93 61 22 	sts	0x2261, r24	; 0x802261 <s_twi1_hygro_S_RH.8290>
    fcc0:	90 93 62 22 	sts	0x2262, r25	; 0x802262 <s_twi1_hygro_S_RH.8290+0x1>
	}

	/* Calculate the dew point temperature */
	/* @see https://de.wikipedia.org/wiki/Taupunkt  formula (15) */
	if (hasChanged)
    fcc4:	89 81       	ldd	r24, Y+1	; 0x01
    fcc6:	88 23       	and	r24, r24
    fcc8:	09 f4       	brne	.+2      	; 0xfccc <task_twi1_hygro+0x13c>
    fcca:	f4 c0       	rjmp	.+488    	; 0xfeb4 <task_twi1_hygro+0x324>
	{
		//const float K1	= 6.112f;
		const float K2		= 17.62f;
    fccc:	83 ec       	ldi	r24, 0xC3	; 195
    fcce:	95 ef       	ldi	r25, 0xF5	; 245
    fcd0:	ac e8       	ldi	r26, 0x8C	; 140
    fcd2:	b1 e4       	ldi	r27, 0x41	; 65
    fcd4:	89 8b       	std	Y+17, r24	; 0x11
    fcd6:	9a 8b       	std	Y+18, r25	; 0x12
    fcd8:	ab 8b       	std	Y+19, r26	; 0x13
    fcda:	bc 8b       	std	Y+20, r27	; 0x14
		const float K3		= 243.12f;
    fcdc:	88 eb       	ldi	r24, 0xB8	; 184
    fcde:	9e e1       	ldi	r25, 0x1E	; 30
    fce0:	a3 e7       	ldi	r26, 0x73	; 115
    fce2:	b3 e4       	ldi	r27, 0x43	; 67
    fce4:	8d 8b       	std	Y+21, r24	; 0x15
    fce6:	9e 8b       	std	Y+22, r25	; 0x16
    fce8:	af 8b       	std	Y+23, r26	; 0x17
    fcea:	b8 8f       	std	Y+24, r27	; 0x18
		const float K2_m_K3 = 4283.7744f;	// = K2 * K3;
    fcec:	82 e3       	ldi	r24, 0x32	; 50
    fcee:	9e ed       	ldi	r25, 0xDE	; 222
    fcf0:	a5 e8       	ldi	r26, 0x85	; 133
    fcf2:	b5 e4       	ldi	r27, 0x45	; 69
    fcf4:	89 8f       	std	Y+25, r24	; 0x19
    fcf6:	9a 8f       	std	Y+26, r25	; 0x1a
    fcf8:	ab 8f       	std	Y+27, r26	; 0x1b
    fcfa:	bc 8f       	std	Y+28, r27	; 0x1c
		float ln_phi		= log(rh_100 / 10000.f);
    fcfc:	8c 81       	ldd	r24, Y+4	; 0x04
    fcfe:	9d 81       	ldd	r25, Y+5	; 0x05
    fd00:	09 2e       	mov	r0, r25
    fd02:	00 0c       	add	r0, r0
    fd04:	aa 0b       	sbc	r26, r26
    fd06:	bb 0b       	sbc	r27, r27
    fd08:	bc 01       	movw	r22, r24
    fd0a:	cd 01       	movw	r24, r26
    fd0c:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    fd10:	dc 01       	movw	r26, r24
    fd12:	cb 01       	movw	r24, r22
    fd14:	20 e0       	ldi	r18, 0x00	; 0
    fd16:	30 e4       	ldi	r19, 0x40	; 64
    fd18:	4c e1       	ldi	r20, 0x1C	; 28
    fd1a:	56 e4       	ldi	r21, 0x46	; 70
    fd1c:	bc 01       	movw	r22, r24
    fd1e:	cd 01       	movw	r24, r26
    fd20:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    fd24:	dc 01       	movw	r26, r24
    fd26:	cb 01       	movw	r24, r22
    fd28:	bc 01       	movw	r22, r24
    fd2a:	cd 01       	movw	r24, r26
    fd2c:	0f 94 21 28 	call	0x25042	; 0x25042 <log>
    fd30:	dc 01       	movw	r26, r24
    fd32:	cb 01       	movw	r24, r22
    fd34:	8d 8f       	std	Y+29, r24	; 0x1d
    fd36:	9e 8f       	std	Y+30, r25	; 0x1e
    fd38:	af 8f       	std	Y+31, r26	; 0x1f
    fd3a:	b8 a3       	std	Y+32, r27	; 0x20
		float k2_m_theta	= K2 * (temp_100 / 100.f);
    fd3c:	8a 81       	ldd	r24, Y+2	; 0x02
    fd3e:	9b 81       	ldd	r25, Y+3	; 0x03
    fd40:	09 2e       	mov	r0, r25
    fd42:	00 0c       	add	r0, r0
    fd44:	aa 0b       	sbc	r26, r26
    fd46:	bb 0b       	sbc	r27, r27
    fd48:	bc 01       	movw	r22, r24
    fd4a:	cd 01       	movw	r24, r26
    fd4c:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    fd50:	dc 01       	movw	r26, r24
    fd52:	cb 01       	movw	r24, r22
    fd54:	20 e0       	ldi	r18, 0x00	; 0
    fd56:	30 e0       	ldi	r19, 0x00	; 0
    fd58:	48 ec       	ldi	r20, 0xC8	; 200
    fd5a:	52 e4       	ldi	r21, 0x42	; 66
    fd5c:	bc 01       	movw	r22, r24
    fd5e:	cd 01       	movw	r24, r26
    fd60:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    fd64:	dc 01       	movw	r26, r24
    fd66:	cb 01       	movw	r24, r22
    fd68:	29 89       	ldd	r18, Y+17	; 0x11
    fd6a:	3a 89       	ldd	r19, Y+18	; 0x12
    fd6c:	4b 89       	ldd	r20, Y+19	; 0x13
    fd6e:	5c 89       	ldd	r21, Y+20	; 0x14
    fd70:	bc 01       	movw	r22, r24
    fd72:	cd 01       	movw	r24, r26
    fd74:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
    fd78:	dc 01       	movw	r26, r24
    fd7a:	cb 01       	movw	r24, r22
    fd7c:	89 a3       	std	Y+33, r24	; 0x21
    fd7e:	9a a3       	std	Y+34, r25	; 0x22
    fd80:	ab a3       	std	Y+35, r26	; 0x23
    fd82:	bc a3       	std	Y+36, r27	; 0x24
		float k3_p_theta	= K3 + (temp_100 / 100.f);
    fd84:	8a 81       	ldd	r24, Y+2	; 0x02
    fd86:	9b 81       	ldd	r25, Y+3	; 0x03
    fd88:	09 2e       	mov	r0, r25
    fd8a:	00 0c       	add	r0, r0
    fd8c:	aa 0b       	sbc	r26, r26
    fd8e:	bb 0b       	sbc	r27, r27
    fd90:	bc 01       	movw	r22, r24
    fd92:	cd 01       	movw	r24, r26
    fd94:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
    fd98:	dc 01       	movw	r26, r24
    fd9a:	cb 01       	movw	r24, r22
    fd9c:	20 e0       	ldi	r18, 0x00	; 0
    fd9e:	30 e0       	ldi	r19, 0x00	; 0
    fda0:	48 ec       	ldi	r20, 0xC8	; 200
    fda2:	52 e4       	ldi	r21, 0x42	; 66
    fda4:	bc 01       	movw	r22, r24
    fda6:	cd 01       	movw	r24, r26
    fda8:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    fdac:	dc 01       	movw	r26, r24
    fdae:	cb 01       	movw	r24, r22
    fdb0:	2d 89       	ldd	r18, Y+21	; 0x15
    fdb2:	3e 89       	ldd	r19, Y+22	; 0x16
    fdb4:	4f 89       	ldd	r20, Y+23	; 0x17
    fdb6:	58 8d       	ldd	r21, Y+24	; 0x18
    fdb8:	bc 01       	movw	r22, r24
    fdba:	cd 01       	movw	r24, r26
    fdbc:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
    fdc0:	dc 01       	movw	r26, r24
    fdc2:	cb 01       	movw	r24, r22
    fdc4:	8d a3       	std	Y+37, r24	; 0x25
    fdc6:	9e a3       	std	Y+38, r25	; 0x26
    fdc8:	af a3       	std	Y+39, r26	; 0x27
    fdca:	b8 a7       	std	Y+40, r27	; 0x28
		float term_z		= k2_m_theta / k3_p_theta + ln_phi;
    fdcc:	2d a1       	ldd	r18, Y+37	; 0x25
    fdce:	3e a1       	ldd	r19, Y+38	; 0x26
    fdd0:	4f a1       	ldd	r20, Y+39	; 0x27
    fdd2:	58 a5       	ldd	r21, Y+40	; 0x28
    fdd4:	69 a1       	ldd	r22, Y+33	; 0x21
    fdd6:	7a a1       	ldd	r23, Y+34	; 0x22
    fdd8:	8b a1       	ldd	r24, Y+35	; 0x23
    fdda:	9c a1       	ldd	r25, Y+36	; 0x24
    fddc:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    fde0:	dc 01       	movw	r26, r24
    fde2:	cb 01       	movw	r24, r22
    fde4:	2d 8d       	ldd	r18, Y+29	; 0x1d
    fde6:	3e 8d       	ldd	r19, Y+30	; 0x1e
    fde8:	4f 8d       	ldd	r20, Y+31	; 0x1f
    fdea:	58 a1       	ldd	r21, Y+32	; 0x20
    fdec:	bc 01       	movw	r22, r24
    fdee:	cd 01       	movw	r24, r26
    fdf0:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
    fdf4:	dc 01       	movw	r26, r24
    fdf6:	cb 01       	movw	r24, r22
    fdf8:	89 a7       	std	Y+41, r24	; 0x29
    fdfa:	9a a7       	std	Y+42, r25	; 0x2a
    fdfc:	ab a7       	std	Y+43, r26	; 0x2b
    fdfe:	bc a7       	std	Y+44, r27	; 0x2c
		float term_n		= K2_m_K3    / k3_p_theta - ln_phi;
    fe00:	2d a1       	ldd	r18, Y+37	; 0x25
    fe02:	3e a1       	ldd	r19, Y+38	; 0x26
    fe04:	4f a1       	ldd	r20, Y+39	; 0x27
    fe06:	58 a5       	ldd	r21, Y+40	; 0x28
    fe08:	69 8d       	ldd	r22, Y+25	; 0x19
    fe0a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    fe0c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    fe0e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    fe10:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    fe14:	dc 01       	movw	r26, r24
    fe16:	cb 01       	movw	r24, r22
    fe18:	2d 8d       	ldd	r18, Y+29	; 0x1d
    fe1a:	3e 8d       	ldd	r19, Y+30	; 0x1e
    fe1c:	4f 8d       	ldd	r20, Y+31	; 0x1f
    fe1e:	58 a1       	ldd	r21, Y+32	; 0x20
    fe20:	bc 01       	movw	r22, r24
    fe22:	cd 01       	movw	r24, r26
    fe24:	0f 94 a0 25 	call	0x24b40	; 0x24b40 <__subsf3>
    fe28:	dc 01       	movw	r26, r24
    fe2a:	cb 01       	movw	r24, r22
    fe2c:	8d a7       	std	Y+45, r24	; 0x2d
    fe2e:	9e a7       	std	Y+46, r25	; 0x2e
    fe30:	af a7       	std	Y+47, r26	; 0x2f
    fe32:	b8 ab       	std	Y+48, r27	; 0x30
		float tau_100		= 0.5f + ((100.f * K3) * term_z) / term_n;
    fe34:	20 e0       	ldi	r18, 0x00	; 0
    fe36:	30 e0       	ldi	r19, 0x00	; 0
    fe38:	48 ec       	ldi	r20, 0xC8	; 200
    fe3a:	52 e4       	ldi	r21, 0x42	; 66
    fe3c:	6d 89       	ldd	r22, Y+21	; 0x15
    fe3e:	7e 89       	ldd	r23, Y+22	; 0x16
    fe40:	8f 89       	ldd	r24, Y+23	; 0x17
    fe42:	98 8d       	ldd	r25, Y+24	; 0x18
    fe44:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
    fe48:	dc 01       	movw	r26, r24
    fe4a:	cb 01       	movw	r24, r22
    fe4c:	29 a5       	ldd	r18, Y+41	; 0x29
    fe4e:	3a a5       	ldd	r19, Y+42	; 0x2a
    fe50:	4b a5       	ldd	r20, Y+43	; 0x2b
    fe52:	5c a5       	ldd	r21, Y+44	; 0x2c
    fe54:	bc 01       	movw	r22, r24
    fe56:	cd 01       	movw	r24, r26
    fe58:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
    fe5c:	dc 01       	movw	r26, r24
    fe5e:	cb 01       	movw	r24, r22
    fe60:	2d a5       	ldd	r18, Y+45	; 0x2d
    fe62:	3e a5       	ldd	r19, Y+46	; 0x2e
    fe64:	4f a5       	ldd	r20, Y+47	; 0x2f
    fe66:	58 a9       	ldd	r21, Y+48	; 0x30
    fe68:	bc 01       	movw	r22, r24
    fe6a:	cd 01       	movw	r24, r26
    fe6c:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
    fe70:	dc 01       	movw	r26, r24
    fe72:	cb 01       	movw	r24, r22
    fe74:	20 e0       	ldi	r18, 0x00	; 0
    fe76:	30 e0       	ldi	r19, 0x00	; 0
    fe78:	40 e0       	ldi	r20, 0x00	; 0
    fe7a:	5f e3       	ldi	r21, 0x3F	; 63
    fe7c:	bc 01       	movw	r22, r24
    fe7e:	cd 01       	movw	r24, r26
    fe80:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
    fe84:	dc 01       	movw	r26, r24
    fe86:	cb 01       	movw	r24, r22
    fe88:	89 ab       	std	Y+49, r24	; 0x31
    fe8a:	9a ab       	std	Y+50, r25	; 0x32
    fe8c:	ab ab       	std	Y+51, r26	; 0x33
    fe8e:	bc ab       	std	Y+52, r27	; 0x34

		/* Setting the global value */
		{
			irqflags_t flags = cpu_irq_save();
    fe90:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
    fe94:	8d ab       	std	Y+53, r24	; 0x35
			g_twi1_hygro_DP_100 = (int16_t)tau_100;
    fe96:	69 a9       	ldd	r22, Y+49	; 0x31
    fe98:	7a a9       	ldd	r23, Y+50	; 0x32
    fe9a:	8b a9       	ldd	r24, Y+51	; 0x33
    fe9c:	9c a9       	ldd	r25, Y+52	; 0x34
    fe9e:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
    fea2:	dc 01       	movw	r26, r24
    fea4:	cb 01       	movw	r24, r22
    fea6:	80 93 9a 28 	sts	0x289A, r24	; 0x80289a <g_twi1_hygro_DP_100>
    feaa:	90 93 9b 28 	sts	0x289B, r25	; 0x80289b <g_twi1_hygro_DP_100+0x1>
			cpu_irq_restore(flags);
    feae:	8d a9       	ldd	r24, Y+53	; 0x35
    feb0:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
		}
	}
}
    feb4:	00 00       	nop
    feb6:	e5 96       	adiw	r28, 0x35	; 53
    feb8:	cd bf       	out	0x3d, r28	; 61
    feba:	de bf       	out	0x3e, r29	; 62
    febc:	df 91       	pop	r29
    febe:	cf 91       	pop	r28
    fec0:	08 95       	ret

0000fec2 <task_twi1_gyro>:

static void task_twi1_gyro(void)
{	// Calculations for the presentation layer
    fec2:	0f 93       	push	r16
    fec4:	1f 93       	push	r17
    fec6:	cf 93       	push	r28
    fec8:	df 93       	push	r29
    feca:	cd b7       	in	r28, 0x3d	; 61
    fecc:	de b7       	in	r29, 0x3e	; 62
    fece:	cc 54       	subi	r28, 0x4C	; 76
    fed0:	d1 09       	sbc	r29, r1
    fed2:	cd bf       	out	0x3d, r28	; 61
    fed4:	de bf       	out	0x3e, r29	; 62
		int16_t l_twi1_gyro_1_accel_x, l_twi1_gyro_1_accel_y, l_twi1_gyro_1_accel_z;
		int16_t l_twi1_gyro_1_accel_factx, l_twi1_gyro_1_accel_facty, l_twi1_gyro_1_accel_factz;

		/* Getting the global values */
		{
			irqflags_t flags = cpu_irq_save();
    fed6:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
    feda:	89 83       	std	Y+1, r24	; 0x01
			l_twi1_gyro_1_accel_x					= g_twi1_gyro_1_accel_x;
    fedc:	80 91 19 28 	lds	r24, 0x2819	; 0x802819 <g_twi1_gyro_1_accel_x>
    fee0:	90 91 1a 28 	lds	r25, 0x281A	; 0x80281a <g_twi1_gyro_1_accel_x+0x1>
    fee4:	8a 83       	std	Y+2, r24	; 0x02
    fee6:	9b 83       	std	Y+3, r25	; 0x03
			l_twi1_gyro_1_accel_y					= g_twi1_gyro_1_accel_y;
    fee8:	80 91 1b 28 	lds	r24, 0x281B	; 0x80281b <g_twi1_gyro_1_accel_y>
    feec:	90 91 1c 28 	lds	r25, 0x281C	; 0x80281c <g_twi1_gyro_1_accel_y+0x1>
    fef0:	8c 83       	std	Y+4, r24	; 0x04
    fef2:	9d 83       	std	Y+5, r25	; 0x05
			l_twi1_gyro_1_accel_z					= g_twi1_gyro_1_accel_z;
    fef4:	80 91 1d 28 	lds	r24, 0x281D	; 0x80281d <g_twi1_gyro_1_accel_z>
    fef8:	90 91 1e 28 	lds	r25, 0x281E	; 0x80281e <g_twi1_gyro_1_accel_z+0x1>
    fefc:	8e 83       	std	Y+6, r24	; 0x06
    fefe:	9f 83       	std	Y+7, r25	; 0x07

			l_twi1_gyro_1_accel_factx				= g_twi1_gyro_1_accel_factx;
    ff00:	80 91 25 28 	lds	r24, 0x2825	; 0x802825 <g_twi1_gyro_1_accel_factx>
    ff04:	90 91 26 28 	lds	r25, 0x2826	; 0x802826 <g_twi1_gyro_1_accel_factx+0x1>
    ff08:	88 87       	std	Y+8, r24	; 0x08
    ff0a:	99 87       	std	Y+9, r25	; 0x09
			l_twi1_gyro_1_accel_facty				= g_twi1_gyro_1_accel_facty;
    ff0c:	80 91 27 28 	lds	r24, 0x2827	; 0x802827 <g_twi1_gyro_1_accel_facty>
    ff10:	90 91 28 28 	lds	r25, 0x2828	; 0x802828 <g_twi1_gyro_1_accel_facty+0x1>
    ff14:	8a 87       	std	Y+10, r24	; 0x0a
    ff16:	9b 87       	std	Y+11, r25	; 0x0b
			l_twi1_gyro_1_accel_factz				= g_twi1_gyro_1_accel_factz;
    ff18:	80 91 29 28 	lds	r24, 0x2829	; 0x802829 <g_twi1_gyro_1_accel_factz>
    ff1c:	90 91 2a 28 	lds	r25, 0x282A	; 0x80282a <g_twi1_gyro_1_accel_factz+0x1>
    ff20:	8c 87       	std	Y+12, r24	; 0x0c
    ff22:	9d 87       	std	Y+13, r25	; 0x0d
			cpu_irq_restore(flags);
    ff24:	89 81       	ldd	r24, Y+1	; 0x01
    ff26:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
		}

		int16_t l_twi1_gyro_1_accel_x_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_x, l_twi1_gyro_1_accel_factx);
    ff2a:	28 85       	ldd	r18, Y+8	; 0x08
    ff2c:	39 85       	ldd	r19, Y+9	; 0x09
    ff2e:	8a 81       	ldd	r24, Y+2	; 0x02
    ff30:	9b 81       	ldd	r25, Y+3	; 0x03
    ff32:	b9 01       	movw	r22, r18
    ff34:	0e 94 c5 5f 	call	0xbf8a	; 0xbf8a <calc_gyro1_accel_raw2mg>
    ff38:	8e 87       	std	Y+14, r24	; 0x0e
    ff3a:	9f 87       	std	Y+15, r25	; 0x0f
		int16_t l_twi1_gyro_1_accel_y_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_y, l_twi1_gyro_1_accel_facty);
    ff3c:	2a 85       	ldd	r18, Y+10	; 0x0a
    ff3e:	3b 85       	ldd	r19, Y+11	; 0x0b
    ff40:	8c 81       	ldd	r24, Y+4	; 0x04
    ff42:	9d 81       	ldd	r25, Y+5	; 0x05
    ff44:	b9 01       	movw	r22, r18
    ff46:	0e 94 c5 5f 	call	0xbf8a	; 0xbf8a <calc_gyro1_accel_raw2mg>
    ff4a:	88 8b       	std	Y+16, r24	; 0x10
    ff4c:	99 8b       	std	Y+17, r25	; 0x11
		int16_t l_twi1_gyro_1_accel_z_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_z, l_twi1_gyro_1_accel_factz);
    ff4e:	2c 85       	ldd	r18, Y+12	; 0x0c
    ff50:	3d 85       	ldd	r19, Y+13	; 0x0d
    ff52:	8e 81       	ldd	r24, Y+6	; 0x06
    ff54:	9f 81       	ldd	r25, Y+7	; 0x07
    ff56:	b9 01       	movw	r22, r18
    ff58:	0e 94 c5 5f 	call	0xbf8a	; 0xbf8a <calc_gyro1_accel_raw2mg>
    ff5c:	8a 8b       	std	Y+18, r24	; 0x12
    ff5e:	9b 8b       	std	Y+19, r25	; 0x13

		/* Setting the global values */
		{
			irqflags_t flags = cpu_irq_save();
    ff60:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
    ff64:	8c 8b       	std	Y+20, r24	; 0x14
			g_twi1_gyro_1_accel_x_mg				= l_twi1_gyro_1_accel_x_mg;
    ff66:	8e 85       	ldd	r24, Y+14	; 0x0e
    ff68:	9f 85       	ldd	r25, Y+15	; 0x0f
    ff6a:	80 93 2b 28 	sts	0x282B, r24	; 0x80282b <g_twi1_gyro_1_accel_x_mg>
    ff6e:	90 93 2c 28 	sts	0x282C, r25	; 0x80282c <g_twi1_gyro_1_accel_x_mg+0x1>
			g_twi1_gyro_1_accel_y_mg				= l_twi1_gyro_1_accel_y_mg;
    ff72:	88 89       	ldd	r24, Y+16	; 0x10
    ff74:	99 89       	ldd	r25, Y+17	; 0x11
    ff76:	80 93 2d 28 	sts	0x282D, r24	; 0x80282d <g_twi1_gyro_1_accel_y_mg>
    ff7a:	90 93 2e 28 	sts	0x282E, r25	; 0x80282e <g_twi1_gyro_1_accel_y_mg+0x1>
			g_twi1_gyro_1_accel_z_mg				= l_twi1_gyro_1_accel_z_mg;
    ff7e:	8a 89       	ldd	r24, Y+18	; 0x12
    ff80:	9b 89       	ldd	r25, Y+19	; 0x13
    ff82:	80 93 2f 28 	sts	0x282F, r24	; 0x80282f <g_twi1_gyro_1_accel_z_mg>
    ff86:	90 93 30 28 	sts	0x2830, r25	; 0x802830 <g_twi1_gyro_1_accel_z_mg+0x1>
			cpu_irq_restore(flags);
    ff8a:	8c 89       	ldd	r24, Y+20	; 0x14
    ff8c:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
	{
		int16_t l_twi1_gyro_1_gyro_x, l_twi1_gyro_1_gyro_y, l_twi1_gyro_1_gyro_z;

		/* Getting the global values */
		{
			irqflags_t flags = cpu_irq_save();
    ff90:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
    ff94:	8d 8b       	std	Y+21, r24	; 0x15
			l_twi1_gyro_1_gyro_x					= g_twi1_gyro_1_gyro_x;
    ff96:	80 91 31 28 	lds	r24, 0x2831	; 0x802831 <g_twi1_gyro_1_gyro_x>
    ff9a:	90 91 32 28 	lds	r25, 0x2832	; 0x802832 <g_twi1_gyro_1_gyro_x+0x1>
    ff9e:	8e 8b       	std	Y+22, r24	; 0x16
    ffa0:	9f 8b       	std	Y+23, r25	; 0x17
			l_twi1_gyro_1_gyro_y					= g_twi1_gyro_1_gyro_y;
    ffa2:	80 91 33 28 	lds	r24, 0x2833	; 0x802833 <g_twi1_gyro_1_gyro_y>
    ffa6:	90 91 34 28 	lds	r25, 0x2834	; 0x802834 <g_twi1_gyro_1_gyro_y+0x1>
    ffaa:	88 8f       	std	Y+24, r24	; 0x18
    ffac:	99 8f       	std	Y+25, r25	; 0x19
			l_twi1_gyro_1_gyro_z					= g_twi1_gyro_1_gyro_z;
    ffae:	80 91 35 28 	lds	r24, 0x2835	; 0x802835 <g_twi1_gyro_1_gyro_z>
    ffb2:	90 91 36 28 	lds	r25, 0x2836	; 0x802836 <g_twi1_gyro_1_gyro_z+0x1>
    ffb6:	8a 8f       	std	Y+26, r24	; 0x1a
    ffb8:	9b 8f       	std	Y+27, r25	; 0x1b
			cpu_irq_restore(flags);
    ffba:	8d 89       	ldd	r24, Y+21	; 0x15
    ffbc:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
		}

		int32_t l_twi1_gyro_1_gyro_x_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_x);
    ffc0:	8e 89       	ldd	r24, Y+22	; 0x16
    ffc2:	9f 89       	ldd	r25, Y+23	; 0x17
    ffc4:	0e 94 fa 60 	call	0xc1f4	; 0xc1f4 <calc_gyro1_gyro_raw2mdps>
    ffc8:	dc 01       	movw	r26, r24
    ffca:	cb 01       	movw	r24, r22
    ffcc:	8c 8f       	std	Y+28, r24	; 0x1c
    ffce:	9d 8f       	std	Y+29, r25	; 0x1d
    ffd0:	ae 8f       	std	Y+30, r26	; 0x1e
    ffd2:	bf 8f       	std	Y+31, r27	; 0x1f
		int32_t l_twi1_gyro_1_gyro_y_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_y);
    ffd4:	88 8d       	ldd	r24, Y+24	; 0x18
    ffd6:	99 8d       	ldd	r25, Y+25	; 0x19
    ffd8:	0e 94 fa 60 	call	0xc1f4	; 0xc1f4 <calc_gyro1_gyro_raw2mdps>
    ffdc:	dc 01       	movw	r26, r24
    ffde:	cb 01       	movw	r24, r22
    ffe0:	88 a3       	std	Y+32, r24	; 0x20
    ffe2:	99 a3       	std	Y+33, r25	; 0x21
    ffe4:	aa a3       	std	Y+34, r26	; 0x22
    ffe6:	bb a3       	std	Y+35, r27	; 0x23
		int32_t l_twi1_gyro_1_gyro_z_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_z);
    ffe8:	8a 8d       	ldd	r24, Y+26	; 0x1a
    ffea:	9b 8d       	ldd	r25, Y+27	; 0x1b
    ffec:	0e 94 fa 60 	call	0xc1f4	; 0xc1f4 <calc_gyro1_gyro_raw2mdps>
    fff0:	dc 01       	movw	r26, r24
    fff2:	cb 01       	movw	r24, r22
    fff4:	8c a3       	std	Y+36, r24	; 0x24
    fff6:	9d a3       	std	Y+37, r25	; 0x25
    fff8:	ae a3       	std	Y+38, r26	; 0x26
    fffa:	bf a3       	std	Y+39, r27	; 0x27

		/* Setting the global values */
		{
			irqflags_t flags = cpu_irq_save();
    fffc:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
   10000:	88 a7       	std	Y+40, r24	; 0x28
			g_twi1_gyro_1_gyro_x_mdps				= l_twi1_gyro_1_gyro_x_mdps;
   10002:	8c 8d       	ldd	r24, Y+28	; 0x1c
   10004:	9d 8d       	ldd	r25, Y+29	; 0x1d
   10006:	ae 8d       	ldd	r26, Y+30	; 0x1e
   10008:	bf 8d       	ldd	r27, Y+31	; 0x1f
   1000a:	80 93 3d 28 	sts	0x283D, r24	; 0x80283d <g_twi1_gyro_1_gyro_x_mdps>
   1000e:	90 93 3e 28 	sts	0x283E, r25	; 0x80283e <g_twi1_gyro_1_gyro_x_mdps+0x1>
   10012:	a0 93 3f 28 	sts	0x283F, r26	; 0x80283f <g_twi1_gyro_1_gyro_x_mdps+0x2>
   10016:	b0 93 40 28 	sts	0x2840, r27	; 0x802840 <g_twi1_gyro_1_gyro_x_mdps+0x3>
			g_twi1_gyro_1_gyro_y_mdps				= l_twi1_gyro_1_gyro_y_mdps;
   1001a:	88 a1       	ldd	r24, Y+32	; 0x20
   1001c:	99 a1       	ldd	r25, Y+33	; 0x21
   1001e:	aa a1       	ldd	r26, Y+34	; 0x22
   10020:	bb a1       	ldd	r27, Y+35	; 0x23
   10022:	80 93 41 28 	sts	0x2841, r24	; 0x802841 <g_twi1_gyro_1_gyro_y_mdps>
   10026:	90 93 42 28 	sts	0x2842, r25	; 0x802842 <g_twi1_gyro_1_gyro_y_mdps+0x1>
   1002a:	a0 93 43 28 	sts	0x2843, r26	; 0x802843 <g_twi1_gyro_1_gyro_y_mdps+0x2>
   1002e:	b0 93 44 28 	sts	0x2844, r27	; 0x802844 <g_twi1_gyro_1_gyro_y_mdps+0x3>
			g_twi1_gyro_1_gyro_z_mdps				= l_twi1_gyro_1_gyro_z_mdps;
   10032:	8c a1       	ldd	r24, Y+36	; 0x24
   10034:	9d a1       	ldd	r25, Y+37	; 0x25
   10036:	ae a1       	ldd	r26, Y+38	; 0x26
   10038:	bf a1       	ldd	r27, Y+39	; 0x27
   1003a:	80 93 45 28 	sts	0x2845, r24	; 0x802845 <g_twi1_gyro_1_gyro_z_mdps>
   1003e:	90 93 46 28 	sts	0x2846, r25	; 0x802846 <g_twi1_gyro_1_gyro_z_mdps+0x1>
   10042:	a0 93 47 28 	sts	0x2847, r26	; 0x802847 <g_twi1_gyro_1_gyro_z_mdps+0x2>
   10046:	b0 93 48 28 	sts	0x2848, r27	; 0x802848 <g_twi1_gyro_1_gyro_z_mdps+0x3>
			cpu_irq_restore(flags);
   1004a:	88 a5       	ldd	r24, Y+40	; 0x28
   1004c:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
		int16_t l_twi1_gyro_2_mag_factx, l_twi1_gyro_2_mag_facty, l_twi1_gyro_2_mag_factz;
		int16_t l_twi1_gyro_1_temp;

		/* Getting the global values */
		{
			irqflags_t flags = cpu_irq_save();
   10050:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
   10054:	89 a7       	std	Y+41, r24	; 0x29
			l_twi1_gyro_2_mag_x						= g_twi1_gyro_2_mag_x;
   10056:	80 91 55 28 	lds	r24, 0x2855	; 0x802855 <g_twi1_gyro_2_mag_x>
   1005a:	90 91 56 28 	lds	r25, 0x2856	; 0x802856 <g_twi1_gyro_2_mag_x+0x1>
   1005e:	8a a7       	std	Y+42, r24	; 0x2a
   10060:	9b a7       	std	Y+43, r25	; 0x2b
			l_twi1_gyro_2_mag_y						= g_twi1_gyro_2_mag_y;
   10062:	80 91 57 28 	lds	r24, 0x2857	; 0x802857 <g_twi1_gyro_2_mag_y>
   10066:	90 91 58 28 	lds	r25, 0x2858	; 0x802858 <g_twi1_gyro_2_mag_y+0x1>
   1006a:	8c a7       	std	Y+44, r24	; 0x2c
   1006c:	9d a7       	std	Y+45, r25	; 0x2d
			l_twi1_gyro_2_mag_z						= g_twi1_gyro_2_mag_z;
   1006e:	80 91 59 28 	lds	r24, 0x2859	; 0x802859 <g_twi1_gyro_2_mag_z>
   10072:	90 91 5a 28 	lds	r25, 0x285A	; 0x80285a <g_twi1_gyro_2_mag_z+0x1>
   10076:	8e a7       	std	Y+46, r24	; 0x2e
   10078:	9f a7       	std	Y+47, r25	; 0x2f

			l_twi1_gyro_2_asax						= g_twi1_gyro_2_asax;
   1007a:	80 91 4c 28 	lds	r24, 0x284C	; 0x80284c <g_twi1_gyro_2_asax>
   1007e:	08 2e       	mov	r0, r24
   10080:	00 0c       	add	r0, r0
   10082:	99 0b       	sbc	r25, r25
   10084:	88 ab       	std	Y+48, r24	; 0x30
   10086:	99 ab       	std	Y+49, r25	; 0x31
			l_twi1_gyro_2_asay						= g_twi1_gyro_2_asay;
   10088:	80 91 4d 28 	lds	r24, 0x284D	; 0x80284d <g_twi1_gyro_2_asay>
   1008c:	08 2e       	mov	r0, r24
   1008e:	00 0c       	add	r0, r0
   10090:	99 0b       	sbc	r25, r25
   10092:	8a ab       	std	Y+50, r24	; 0x32
   10094:	9b ab       	std	Y+51, r25	; 0x33
			l_twi1_gyro_2_asaz						= g_twi1_gyro_2_asaz;
   10096:	80 91 4e 28 	lds	r24, 0x284E	; 0x80284e <g_twi1_gyro_2_asaz>
   1009a:	08 2e       	mov	r0, r24
   1009c:	00 0c       	add	r0, r0
   1009e:	99 0b       	sbc	r25, r25
   100a0:	8c ab       	std	Y+52, r24	; 0x34
   100a2:	9d ab       	std	Y+53, r25	; 0x35

			l_twi1_gyro_2_mag_factx					= g_twi1_gyro_2_mag_factx;
   100a4:	80 91 5b 28 	lds	r24, 0x285B	; 0x80285b <g_twi1_gyro_2_mag_factx>
   100a8:	90 91 5c 28 	lds	r25, 0x285C	; 0x80285c <g_twi1_gyro_2_mag_factx+0x1>
   100ac:	8e ab       	std	Y+54, r24	; 0x36
   100ae:	9f ab       	std	Y+55, r25	; 0x37
			l_twi1_gyro_2_mag_facty					= g_twi1_gyro_2_mag_facty;
   100b0:	80 91 5d 28 	lds	r24, 0x285D	; 0x80285d <g_twi1_gyro_2_mag_facty>
   100b4:	90 91 5e 28 	lds	r25, 0x285E	; 0x80285e <g_twi1_gyro_2_mag_facty+0x1>
   100b8:	88 af       	std	Y+56, r24	; 0x38
   100ba:	99 af       	std	Y+57, r25	; 0x39
			l_twi1_gyro_2_mag_factz					= g_twi1_gyro_2_mag_factz;
   100bc:	80 91 5f 28 	lds	r24, 0x285F	; 0x80285f <g_twi1_gyro_2_mag_factz>
   100c0:	90 91 60 28 	lds	r25, 0x2860	; 0x802860 <g_twi1_gyro_2_mag_factz+0x1>
   100c4:	8a af       	std	Y+58, r24	; 0x3a
   100c6:	9b af       	std	Y+59, r25	; 0x3b

			l_twi1_gyro_1_temp						= g_twi1_gyro_1_temp;
   100c8:	80 91 11 28 	lds	r24, 0x2811	; 0x802811 <g_twi1_gyro_1_temp>
   100cc:	90 91 12 28 	lds	r25, 0x2812	; 0x802812 <g_twi1_gyro_1_temp+0x1>
   100d0:	8c af       	std	Y+60, r24	; 0x3c
   100d2:	9d af       	std	Y+61, r25	; 0x3d
			cpu_irq_restore(flags);
   100d4:	89 a5       	ldd	r24, Y+41	; 0x29
   100d6:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
		}

		int32_t l_twi1_gyro_2_mag_x_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_x, l_twi1_gyro_2_asax, l_twi1_gyro_2_mag_factx);
   100da:	68 a9       	ldd	r22, Y+48	; 0x30
   100dc:	8e 01       	movw	r16, r28
   100de:	02 5c       	subi	r16, 0xC2	; 194
   100e0:	1f 4f       	sbci	r17, 0xFF	; 255
   100e2:	2e a9       	ldd	r18, Y+54	; 0x36
   100e4:	3f a9       	ldd	r19, Y+55	; 0x37
   100e6:	8a a5       	ldd	r24, Y+42	; 0x2a
   100e8:	9b a5       	ldd	r25, Y+43	; 0x2b
   100ea:	a9 01       	movw	r20, r18
   100ec:	0e 94 af 61 	call	0xc35e	; 0xc35e <calc_gyro2_correct_mag_2_nT>
   100f0:	dc 01       	movw	r26, r24
   100f2:	cb 01       	movw	r24, r22
   100f4:	f8 01       	movw	r30, r16
   100f6:	80 83       	st	Z, r24
   100f8:	91 83       	std	Z+1, r25	; 0x01
   100fa:	a2 83       	std	Z+2, r26	; 0x02
   100fc:	b3 83       	std	Z+3, r27	; 0x03
		int32_t l_twi1_gyro_2_mag_y_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_y, l_twi1_gyro_2_asay, l_twi1_gyro_2_mag_facty);
   100fe:	6a a9       	ldd	r22, Y+50	; 0x32
   10100:	8e 01       	movw	r16, r28
   10102:	0e 5b       	subi	r16, 0xBE	; 190
   10104:	1f 4f       	sbci	r17, 0xFF	; 255
   10106:	28 ad       	ldd	r18, Y+56	; 0x38
   10108:	39 ad       	ldd	r19, Y+57	; 0x39
   1010a:	8c a5       	ldd	r24, Y+44	; 0x2c
   1010c:	9d a5       	ldd	r25, Y+45	; 0x2d
   1010e:	a9 01       	movw	r20, r18
   10110:	0e 94 af 61 	call	0xc35e	; 0xc35e <calc_gyro2_correct_mag_2_nT>
   10114:	dc 01       	movw	r26, r24
   10116:	cb 01       	movw	r24, r22
   10118:	f8 01       	movw	r30, r16
   1011a:	80 83       	st	Z, r24
   1011c:	91 83       	std	Z+1, r25	; 0x01
   1011e:	a2 83       	std	Z+2, r26	; 0x02
   10120:	b3 83       	std	Z+3, r27	; 0x03
		int32_t l_twi1_gyro_2_mag_z_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_z, l_twi1_gyro_2_asaz, l_twi1_gyro_2_mag_factz);
   10122:	6c a9       	ldd	r22, Y+52	; 0x34
   10124:	8e 01       	movw	r16, r28
   10126:	0a 5b       	subi	r16, 0xBA	; 186
   10128:	1f 4f       	sbci	r17, 0xFF	; 255
   1012a:	2a ad       	ldd	r18, Y+58	; 0x3a
   1012c:	3b ad       	ldd	r19, Y+59	; 0x3b
   1012e:	8e a5       	ldd	r24, Y+46	; 0x2e
   10130:	9f a5       	ldd	r25, Y+47	; 0x2f
   10132:	a9 01       	movw	r20, r18
   10134:	0e 94 af 61 	call	0xc35e	; 0xc35e <calc_gyro2_correct_mag_2_nT>
   10138:	dc 01       	movw	r26, r24
   1013a:	cb 01       	movw	r24, r22
   1013c:	f8 01       	movw	r30, r16
   1013e:	80 83       	st	Z, r24
   10140:	91 83       	std	Z+1, r25	; 0x01
   10142:	a2 83       	std	Z+2, r26	; 0x02
   10144:	b3 83       	std	Z+3, r27	; 0x03
		int16_t	l_twi1_gyro_1_temp_deg_100	= calc_gyro1_temp_raw2C100(l_twi1_gyro_1_temp);
   10146:	8e 01       	movw	r16, r28
   10148:	06 5b       	subi	r16, 0xB6	; 182
   1014a:	1f 4f       	sbci	r17, 0xFF	; 255
   1014c:	8c ad       	ldd	r24, Y+60	; 0x3c
   1014e:	9d ad       	ldd	r25, Y+61	; 0x3d
   10150:	0e 94 75 61 	call	0xc2ea	; 0xc2ea <calc_gyro1_temp_raw2C100>
   10154:	f8 01       	movw	r30, r16
   10156:	80 83       	st	Z, r24
   10158:	91 83       	std	Z+1, r25	; 0x01

		/* Setting the global values */
		{
			irqflags_t flags = cpu_irq_save();
   1015a:	8e 01       	movw	r16, r28
   1015c:	04 5b       	subi	r16, 0xB4	; 180
   1015e:	1f 4f       	sbci	r17, 0xFF	; 255
   10160:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
   10164:	f8 01       	movw	r30, r16
   10166:	80 83       	st	Z, r24
			g_twi1_gyro_2_mag_x_nT					= l_twi1_gyro_2_mag_x_nT;
   10168:	ce 01       	movw	r24, r28
   1016a:	ce 96       	adiw	r24, 0x3e	; 62
   1016c:	fc 01       	movw	r30, r24
   1016e:	80 81       	ld	r24, Z
   10170:	91 81       	ldd	r25, Z+1	; 0x01
   10172:	a2 81       	ldd	r26, Z+2	; 0x02
   10174:	b3 81       	ldd	r27, Z+3	; 0x03
   10176:	80 93 61 28 	sts	0x2861, r24	; 0x802861 <g_twi1_gyro_2_mag_x_nT>
   1017a:	90 93 62 28 	sts	0x2862, r25	; 0x802862 <g_twi1_gyro_2_mag_x_nT+0x1>
   1017e:	a0 93 63 28 	sts	0x2863, r26	; 0x802863 <g_twi1_gyro_2_mag_x_nT+0x2>
   10182:	b0 93 64 28 	sts	0x2864, r27	; 0x802864 <g_twi1_gyro_2_mag_x_nT+0x3>
			g_twi1_gyro_2_mag_y_nT					= l_twi1_gyro_2_mag_y_nT;
   10186:	ce 01       	movw	r24, r28
   10188:	8e 5b       	subi	r24, 0xBE	; 190
   1018a:	9f 4f       	sbci	r25, 0xFF	; 255
   1018c:	fc 01       	movw	r30, r24
   1018e:	80 81       	ld	r24, Z
   10190:	91 81       	ldd	r25, Z+1	; 0x01
   10192:	a2 81       	ldd	r26, Z+2	; 0x02
   10194:	b3 81       	ldd	r27, Z+3	; 0x03
   10196:	80 93 65 28 	sts	0x2865, r24	; 0x802865 <g_twi1_gyro_2_mag_y_nT>
   1019a:	90 93 66 28 	sts	0x2866, r25	; 0x802866 <g_twi1_gyro_2_mag_y_nT+0x1>
   1019e:	a0 93 67 28 	sts	0x2867, r26	; 0x802867 <g_twi1_gyro_2_mag_y_nT+0x2>
   101a2:	b0 93 68 28 	sts	0x2868, r27	; 0x802868 <g_twi1_gyro_2_mag_y_nT+0x3>
			g_twi1_gyro_2_mag_z_nT					= l_twi1_gyro_2_mag_z_nT;
   101a6:	ce 01       	movw	r24, r28
   101a8:	8a 5b       	subi	r24, 0xBA	; 186
   101aa:	9f 4f       	sbci	r25, 0xFF	; 255
   101ac:	fc 01       	movw	r30, r24
   101ae:	80 81       	ld	r24, Z
   101b0:	91 81       	ldd	r25, Z+1	; 0x01
   101b2:	a2 81       	ldd	r26, Z+2	; 0x02
   101b4:	b3 81       	ldd	r27, Z+3	; 0x03
   101b6:	80 93 69 28 	sts	0x2869, r24	; 0x802869 <g_twi1_gyro_2_mag_z_nT>
   101ba:	90 93 6a 28 	sts	0x286A, r25	; 0x80286a <g_twi1_gyro_2_mag_z_nT+0x1>
   101be:	a0 93 6b 28 	sts	0x286B, r26	; 0x80286b <g_twi1_gyro_2_mag_z_nT+0x2>
   101c2:	b0 93 6c 28 	sts	0x286C, r27	; 0x80286c <g_twi1_gyro_2_mag_z_nT+0x3>
			g_twi1_gyro_1_temp_deg_100				= l_twi1_gyro_1_temp_deg_100;
   101c6:	ce 01       	movw	r24, r28
   101c8:	86 5b       	subi	r24, 0xB6	; 182
   101ca:	9f 4f       	sbci	r25, 0xFF	; 255
   101cc:	fc 01       	movw	r30, r24
   101ce:	80 81       	ld	r24, Z
   101d0:	91 81       	ldd	r25, Z+1	; 0x01
   101d2:	80 93 17 28 	sts	0x2817, r24	; 0x802817 <g_twi1_gyro_1_temp_deg_100>
   101d6:	90 93 18 28 	sts	0x2818, r25	; 0x802818 <g_twi1_gyro_1_temp_deg_100+0x1>
			cpu_irq_restore(flags);
   101da:	ce 01       	movw	r24, r28
   101dc:	84 5b       	subi	r24, 0xB4	; 180
   101de:	9f 4f       	sbci	r25, 0xFF	; 255
   101e0:	fc 01       	movw	r30, r24
   101e2:	80 81       	ld	r24, Z
   101e4:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
		}
	}
}
   101e8:	00 00       	nop
   101ea:	c4 5b       	subi	r28, 0xB4	; 180
   101ec:	df 4f       	sbci	r29, 0xFF	; 255
   101ee:	cd bf       	out	0x3d, r28	; 61
   101f0:	de bf       	out	0x3e, r29	; 62
   101f2:	df 91       	pop	r29
   101f4:	cf 91       	pop	r28
   101f6:	1f 91       	pop	r17
   101f8:	0f 91       	pop	r16
   101fa:	08 95       	ret

000101fc <task_twi1_baro>:

static void task_twi1_baro(void)
{	// Calculations for the presentation layer
   101fc:	2f 92       	push	r2
   101fe:	3f 92       	push	r3
   10200:	4f 92       	push	r4
   10202:	5f 92       	push	r5
   10204:	6f 92       	push	r6
   10206:	7f 92       	push	r7
   10208:	8f 92       	push	r8
   1020a:	9f 92       	push	r9
   1020c:	af 92       	push	r10
   1020e:	bf 92       	push	r11
   10210:	cf 92       	push	r12
   10212:	df 92       	push	r13
   10214:	ef 92       	push	r14
   10216:	ff 92       	push	r15
   10218:	0f 93       	push	r16
   1021a:	1f 93       	push	r17
   1021c:	cf 93       	push	r28
   1021e:	df 93       	push	r29
   10220:	cd b7       	in	r28, 0x3d	; 61
   10222:	de b7       	in	r29, 0x3e	; 62
   10224:	ca 59       	subi	r28, 0x9A	; 154
   10226:	d1 09       	sbc	r29, r1
   10228:	cd bf       	out	0x3d, r28	; 61
   1022a:	de bf       	out	0x3e, r29	; 62
	uint32_t		l_twi1_baro_d1, l_twi1_baro_d2;
	int32_t			l_p_h;

	/* Getting the global values */
	{
		irqflags_t flags = cpu_irq_save();
   1022c:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
   10230:	8d 8f       	std	Y+29, r24	; 0x1d
		l_twi1_baro_d1								= g_twi1_baro_d1;
   10232:	80 91 80 28 	lds	r24, 0x2880	; 0x802880 <g_twi1_baro_d1>
   10236:	90 91 81 28 	lds	r25, 0x2881	; 0x802881 <g_twi1_baro_d1+0x1>
   1023a:	a0 91 82 28 	lds	r26, 0x2882	; 0x802882 <g_twi1_baro_d1+0x2>
   1023e:	b0 91 83 28 	lds	r27, 0x2883	; 0x802883 <g_twi1_baro_d1+0x3>
   10242:	8e 8f       	std	Y+30, r24	; 0x1e
   10244:	9f 8f       	std	Y+31, r25	; 0x1f
   10246:	a8 a3       	std	Y+32, r26	; 0x20
   10248:	b9 a3       	std	Y+33, r27	; 0x21
		l_twi1_baro_d2								= g_twi1_baro_d2;
   1024a:	80 91 84 28 	lds	r24, 0x2884	; 0x802884 <g_twi1_baro_d2>
   1024e:	90 91 85 28 	lds	r25, 0x2885	; 0x802885 <g_twi1_baro_d2+0x1>
   10252:	a0 91 86 28 	lds	r26, 0x2886	; 0x802886 <g_twi1_baro_d2+0x2>
   10256:	b0 91 87 28 	lds	r27, 0x2887	; 0x802887 <g_twi1_baro_d2+0x3>
   1025a:	8a a3       	std	Y+34, r24	; 0x22
   1025c:	9b a3       	std	Y+35, r25	; 0x23
   1025e:	ac a3       	std	Y+36, r26	; 0x24
   10260:	bd a3       	std	Y+37, r27	; 0x25
		cpu_irq_restore(flags);
   10262:	8d 8d       	ldd	r24, Y+29	; 0x1d
   10264:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
	}

	/* Calculate and present Baro and Temp values when a different measurement has arrived */
	if ((l_twi1_baro_d1 != s_twi1_baro_d1) || (l_twi1_baro_d2 != s_twi1_baro_d2)) {
   10268:	20 91 63 22 	lds	r18, 0x2263	; 0x802263 <s_twi1_baro_d1.8352>
   1026c:	30 91 64 22 	lds	r19, 0x2264	; 0x802264 <s_twi1_baro_d1.8352+0x1>
   10270:	40 91 65 22 	lds	r20, 0x2265	; 0x802265 <s_twi1_baro_d1.8352+0x2>
   10274:	50 91 66 22 	lds	r21, 0x2266	; 0x802266 <s_twi1_baro_d1.8352+0x3>
   10278:	8e 8d       	ldd	r24, Y+30	; 0x1e
   1027a:	9f 8d       	ldd	r25, Y+31	; 0x1f
   1027c:	a8 a1       	ldd	r26, Y+32	; 0x20
   1027e:	b9 a1       	ldd	r27, Y+33	; 0x21
   10280:	82 17       	cp	r24, r18
   10282:	93 07       	cpc	r25, r19
   10284:	a4 07       	cpc	r26, r20
   10286:	b5 07       	cpc	r27, r21
   10288:	91 f4       	brne	.+36     	; 0x102ae <task_twi1_baro+0xb2>
   1028a:	20 91 67 22 	lds	r18, 0x2267	; 0x802267 <s_twi1_baro_d2.8353>
   1028e:	30 91 68 22 	lds	r19, 0x2268	; 0x802268 <s_twi1_baro_d2.8353+0x1>
   10292:	40 91 69 22 	lds	r20, 0x2269	; 0x802269 <s_twi1_baro_d2.8353+0x2>
   10296:	50 91 6a 22 	lds	r21, 0x226A	; 0x80226a <s_twi1_baro_d2.8353+0x3>
   1029a:	8a a1       	ldd	r24, Y+34	; 0x22
   1029c:	9b a1       	ldd	r25, Y+35	; 0x23
   1029e:	ac a1       	ldd	r26, Y+36	; 0x24
   102a0:	bd a1       	ldd	r27, Y+37	; 0x25
   102a2:	82 17       	cp	r24, r18
   102a4:	93 07       	cpc	r25, r19
   102a6:	a4 07       	cpc	r26, r20
   102a8:	b5 07       	cpc	r27, r21
   102aa:	09 f4       	brne	.+2      	; 0x102ae <task_twi1_baro+0xb2>
   102ac:	12 c6       	rjmp	.+3108   	; 0x10ed2 <task_twi1_baro+0xcd6>
		int32_t dT = (int32_t)l_twi1_baro_d2 - ((int32_t)g_twi1_baro_c[5] << 8);
   102ae:	2a a1       	ldd	r18, Y+34	; 0x22
   102b0:	3b a1       	ldd	r19, Y+35	; 0x23
   102b2:	4c a1       	ldd	r20, Y+36	; 0x24
   102b4:	5d a1       	ldd	r21, Y+37	; 0x25
   102b6:	80 91 7a 28 	lds	r24, 0x287A	; 0x80287a <g_twi1_baro_c+0xa>
   102ba:	90 91 7b 28 	lds	r25, 0x287B	; 0x80287b <g_twi1_baro_c+0xb>
   102be:	cc 01       	movw	r24, r24
   102c0:	a0 e0       	ldi	r26, 0x00	; 0
   102c2:	b0 e0       	ldi	r27, 0x00	; 0
   102c4:	ba 2f       	mov	r27, r26
   102c6:	a9 2f       	mov	r26, r25
   102c8:	98 2f       	mov	r25, r24
   102ca:	88 27       	eor	r24, r24
   102cc:	79 01       	movw	r14, r18
   102ce:	8a 01       	movw	r16, r20
   102d0:	e8 1a       	sub	r14, r24
   102d2:	f9 0a       	sbc	r15, r25
   102d4:	0a 0b       	sbc	r16, r26
   102d6:	1b 0b       	sbc	r17, r27
   102d8:	d8 01       	movw	r26, r16
   102da:	c7 01       	movw	r24, r14
   102dc:	8e a3       	std	Y+38, r24	; 0x26
   102de:	9f a3       	std	Y+39, r25	; 0x27
   102e0:	a8 a7       	std	Y+40, r26	; 0x28
   102e2:	b9 a7       	std	Y+41, r27	; 0x29
		int32_t temp_p20 = (int32_t)(((int64_t)dT * g_twi1_baro_c[6]) >> 23);
   102e4:	8e a1       	ldd	r24, Y+38	; 0x26
   102e6:	9f a1       	ldd	r25, Y+39	; 0x27
   102e8:	a8 a5       	ldd	r26, Y+40	; 0x28
   102ea:	b9 a5       	ldd	r27, Y+41	; 0x29
   102ec:	1c 01       	movw	r2, r24
   102ee:	2d 01       	movw	r4, r26
   102f0:	bb 0f       	add	r27, r27
   102f2:	88 0b       	sbc	r24, r24
   102f4:	98 2f       	mov	r25, r24
   102f6:	dc 01       	movw	r26, r24
   102f8:	68 2e       	mov	r6, r24
   102fa:	78 2e       	mov	r7, r24
   102fc:	88 2e       	mov	r8, r24
   102fe:	98 2e       	mov	r9, r24
   10300:	80 91 7c 28 	lds	r24, 0x287C	; 0x80287c <g_twi1_baro_c+0xc>
   10304:	90 91 7d 28 	lds	r25, 0x287D	; 0x80287d <g_twi1_baro_c+0xd>
   10308:	9c 01       	movw	r18, r24
   1030a:	40 e0       	ldi	r20, 0x00	; 0
   1030c:	50 e0       	ldi	r21, 0x00	; 0
   1030e:	60 e0       	ldi	r22, 0x00	; 0
   10310:	70 e0       	ldi	r23, 0x00	; 0
   10312:	cb 01       	movw	r24, r22
   10314:	a2 2e       	mov	r10, r18
   10316:	b3 2e       	mov	r11, r19
   10318:	c4 2e       	mov	r12, r20
   1031a:	d5 2e       	mov	r13, r21
   1031c:	e6 2e       	mov	r14, r22
   1031e:	f7 2e       	mov	r15, r23
   10320:	08 2f       	mov	r16, r24
   10322:	19 2f       	mov	r17, r25
   10324:	22 2d       	mov	r18, r2
   10326:	33 2d       	mov	r19, r3
   10328:	44 2d       	mov	r20, r4
   1032a:	55 2d       	mov	r21, r5
   1032c:	66 2d       	mov	r22, r6
   1032e:	77 2d       	mov	r23, r7
   10330:	88 2d       	mov	r24, r8
   10332:	99 2d       	mov	r25, r9
   10334:	0f 94 5d 2e 	call	0x25cba	; 0x25cba <__muldi3>
   10338:	22 2e       	mov	r2, r18
   1033a:	33 2e       	mov	r3, r19
   1033c:	44 2e       	mov	r4, r20
   1033e:	55 2e       	mov	r5, r21
   10340:	66 2e       	mov	r6, r22
   10342:	77 2e       	mov	r7, r23
   10344:	88 2e       	mov	r8, r24
   10346:	99 2e       	mov	r9, r25
   10348:	a2 2c       	mov	r10, r2
   1034a:	b3 2c       	mov	r11, r3
   1034c:	c4 2c       	mov	r12, r4
   1034e:	d5 2c       	mov	r13, r5
   10350:	e6 2c       	mov	r14, r6
   10352:	f7 2c       	mov	r15, r7
   10354:	08 2d       	mov	r16, r8
   10356:	19 2d       	mov	r17, r9
   10358:	2a 2d       	mov	r18, r10
   1035a:	3b 2d       	mov	r19, r11
   1035c:	4c 2d       	mov	r20, r12
   1035e:	5d 2d       	mov	r21, r13
   10360:	6e 2d       	mov	r22, r14
   10362:	7f 2d       	mov	r23, r15
   10364:	80 2f       	mov	r24, r16
   10366:	91 2f       	mov	r25, r17
   10368:	07 e1       	ldi	r16, 0x17	; 23
   1036a:	0f 94 91 2f 	call	0x25f22	; 0x25f22 <__ashrdi3>
   1036e:	a2 2e       	mov	r10, r18
   10370:	b3 2e       	mov	r11, r19
   10372:	c4 2e       	mov	r12, r20
   10374:	d5 2e       	mov	r13, r21
   10376:	e6 2e       	mov	r14, r22
   10378:	f7 2e       	mov	r15, r23
   1037a:	08 2f       	mov	r16, r24
   1037c:	19 2f       	mov	r17, r25
   1037e:	aa a6       	std	Y+42, r10	; 0x2a
   10380:	bb a6       	std	Y+43, r11	; 0x2b
   10382:	cc a6       	std	Y+44, r12	; 0x2c
   10384:	dd a6       	std	Y+45, r13	; 0x2d
		int32_t temp = temp_p20 + 2000L;
   10386:	8a a5       	ldd	r24, Y+42	; 0x2a
   10388:	9b a5       	ldd	r25, Y+43	; 0x2b
   1038a:	ac a5       	ldd	r26, Y+44	; 0x2c
   1038c:	bd a5       	ldd	r27, Y+45	; 0x2d
   1038e:	80 53       	subi	r24, 0x30	; 48
   10390:	98 4f       	sbci	r25, 0xF8	; 248
   10392:	af 4f       	sbci	r26, 0xFF	; 255
   10394:	bf 4f       	sbci	r27, 0xFF	; 255
   10396:	89 83       	std	Y+1, r24	; 0x01
   10398:	9a 83       	std	Y+2, r25	; 0x02
   1039a:	ab 83       	std	Y+3, r26	; 0x03
   1039c:	bc 83       	std	Y+4, r27	; 0x04
		int64_t off  = ((int64_t)g_twi1_baro_c[2] << 17) + (((int64_t)g_twi1_baro_c[4] * dT) >> 6);
   1039e:	80 91 74 28 	lds	r24, 0x2874	; 0x802874 <g_twi1_baro_c+0x4>
   103a2:	90 91 75 28 	lds	r25, 0x2875	; 0x802875 <g_twi1_baro_c+0x5>
   103a6:	5c 01       	movw	r10, r24
   103a8:	c1 2c       	mov	r12, r1
   103aa:	d1 2c       	mov	r13, r1
   103ac:	e1 2c       	mov	r14, r1
   103ae:	f1 2c       	mov	r15, r1
   103b0:	87 01       	movw	r16, r14
   103b2:	2a 2d       	mov	r18, r10
   103b4:	3b 2d       	mov	r19, r11
   103b6:	4c 2d       	mov	r20, r12
   103b8:	5d 2d       	mov	r21, r13
   103ba:	6e 2d       	mov	r22, r14
   103bc:	7f 2d       	mov	r23, r15
   103be:	80 2f       	mov	r24, r16
   103c0:	91 2f       	mov	r25, r17
   103c2:	01 e1       	ldi	r16, 0x11	; 17
   103c4:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
   103c8:	6c 96       	adiw	r28, 0x1c	; 28
   103ca:	2f af       	std	Y+63, r18	; 0x3f
   103cc:	6c 97       	sbiw	r28, 0x1c	; 28
   103ce:	6d 96       	adiw	r28, 0x1d	; 29
   103d0:	3f af       	std	Y+63, r19	; 0x3f
   103d2:	6d 97       	sbiw	r28, 0x1d	; 29
   103d4:	6e 96       	adiw	r28, 0x1e	; 30
   103d6:	4f af       	std	Y+63, r20	; 0x3f
   103d8:	6e 97       	sbiw	r28, 0x1e	; 30
   103da:	6f 96       	adiw	r28, 0x1f	; 31
   103dc:	5f af       	std	Y+63, r21	; 0x3f
   103de:	6f 97       	sbiw	r28, 0x1f	; 31
   103e0:	a0 96       	adiw	r28, 0x20	; 32
   103e2:	6f af       	std	Y+63, r22	; 0x3f
   103e4:	a0 97       	sbiw	r28, 0x20	; 32
   103e6:	a1 96       	adiw	r28, 0x21	; 33
   103e8:	7f af       	std	Y+63, r23	; 0x3f
   103ea:	a1 97       	sbiw	r28, 0x21	; 33
   103ec:	a2 96       	adiw	r28, 0x22	; 34
   103ee:	8f af       	std	Y+63, r24	; 0x3f
   103f0:	a2 97       	sbiw	r28, 0x22	; 34
   103f2:	a3 96       	adiw	r28, 0x23	; 35
   103f4:	9f af       	std	Y+63, r25	; 0x3f
   103f6:	a3 97       	sbiw	r28, 0x23	; 35
   103f8:	80 91 78 28 	lds	r24, 0x2878	; 0x802878 <g_twi1_baro_c+0x8>
   103fc:	90 91 79 28 	lds	r25, 0x2879	; 0x802879 <g_twi1_baro_c+0x9>
   10400:	1c 01       	movw	r2, r24
   10402:	41 2c       	mov	r4, r1
   10404:	51 2c       	mov	r5, r1
   10406:	61 2c       	mov	r6, r1
   10408:	71 2c       	mov	r7, r1
   1040a:	43 01       	movw	r8, r6
   1040c:	8e a1       	ldd	r24, Y+38	; 0x26
   1040e:	9f a1       	ldd	r25, Y+39	; 0x27
   10410:	a8 a5       	ldd	r26, Y+40	; 0x28
   10412:	b9 a5       	ldd	r27, Y+41	; 0x29
   10414:	a7 96       	adiw	r28, 0x27	; 39
   10416:	8c af       	std	Y+60, r24	; 0x3c
   10418:	9d af       	std	Y+61, r25	; 0x3d
   1041a:	ae af       	std	Y+62, r26	; 0x3e
   1041c:	bf af       	std	Y+63, r27	; 0x3f
   1041e:	a7 97       	sbiw	r28, 0x27	; 39
   10420:	bb 0f       	add	r27, r27
   10422:	88 0b       	sbc	r24, r24
   10424:	98 2f       	mov	r25, r24
   10426:	dc 01       	movw	r26, r24
   10428:	a8 96       	adiw	r28, 0x28	; 40
   1042a:	8f af       	std	Y+63, r24	; 0x3f
   1042c:	a8 97       	sbiw	r28, 0x28	; 40
   1042e:	a9 96       	adiw	r28, 0x29	; 41
   10430:	8f af       	std	Y+63, r24	; 0x3f
   10432:	a9 97       	sbiw	r28, 0x29	; 41
   10434:	aa 96       	adiw	r28, 0x2a	; 42
   10436:	8f af       	std	Y+63, r24	; 0x3f
   10438:	aa 97       	sbiw	r28, 0x2a	; 42
   1043a:	ab 96       	adiw	r28, 0x2b	; 43
   1043c:	8f af       	std	Y+63, r24	; 0x3f
   1043e:	ab 97       	sbiw	r28, 0x2b	; 43
   10440:	a4 96       	adiw	r28, 0x24	; 36
   10442:	af ac       	ldd	r10, Y+63	; 0x3f
   10444:	a4 97       	sbiw	r28, 0x24	; 36
   10446:	a5 96       	adiw	r28, 0x25	; 37
   10448:	bf ac       	ldd	r11, Y+63	; 0x3f
   1044a:	a5 97       	sbiw	r28, 0x25	; 37
   1044c:	a6 96       	adiw	r28, 0x26	; 38
   1044e:	cf ac       	ldd	r12, Y+63	; 0x3f
   10450:	a6 97       	sbiw	r28, 0x26	; 38
   10452:	a7 96       	adiw	r28, 0x27	; 39
   10454:	df ac       	ldd	r13, Y+63	; 0x3f
   10456:	a7 97       	sbiw	r28, 0x27	; 39
   10458:	a8 96       	adiw	r28, 0x28	; 40
   1045a:	ef ac       	ldd	r14, Y+63	; 0x3f
   1045c:	a8 97       	sbiw	r28, 0x28	; 40
   1045e:	a9 96       	adiw	r28, 0x29	; 41
   10460:	ff ac       	ldd	r15, Y+63	; 0x3f
   10462:	a9 97       	sbiw	r28, 0x29	; 41
   10464:	aa 96       	adiw	r28, 0x2a	; 42
   10466:	0f ad       	ldd	r16, Y+63	; 0x3f
   10468:	aa 97       	sbiw	r28, 0x2a	; 42
   1046a:	ab 96       	adiw	r28, 0x2b	; 43
   1046c:	1f ad       	ldd	r17, Y+63	; 0x3f
   1046e:	ab 97       	sbiw	r28, 0x2b	; 43
   10470:	22 2d       	mov	r18, r2
   10472:	33 2d       	mov	r19, r3
   10474:	44 2d       	mov	r20, r4
   10476:	55 2d       	mov	r21, r5
   10478:	66 2d       	mov	r22, r6
   1047a:	77 2d       	mov	r23, r7
   1047c:	88 2d       	mov	r24, r8
   1047e:	99 2d       	mov	r25, r9
   10480:	0f 94 5d 2e 	call	0x25cba	; 0x25cba <__muldi3>
   10484:	22 2e       	mov	r2, r18
   10486:	33 2e       	mov	r3, r19
   10488:	44 2e       	mov	r4, r20
   1048a:	55 2e       	mov	r5, r21
   1048c:	66 2e       	mov	r6, r22
   1048e:	77 2e       	mov	r7, r23
   10490:	88 2e       	mov	r8, r24
   10492:	99 2e       	mov	r9, r25
   10494:	a2 2c       	mov	r10, r2
   10496:	b3 2c       	mov	r11, r3
   10498:	c4 2c       	mov	r12, r4
   1049a:	d5 2c       	mov	r13, r5
   1049c:	e6 2c       	mov	r14, r6
   1049e:	f7 2c       	mov	r15, r7
   104a0:	08 2d       	mov	r16, r8
   104a2:	19 2d       	mov	r17, r9
   104a4:	2a 2d       	mov	r18, r10
   104a6:	3b 2d       	mov	r19, r11
   104a8:	4c 2d       	mov	r20, r12
   104aa:	5d 2d       	mov	r21, r13
   104ac:	6e 2d       	mov	r22, r14
   104ae:	7f 2d       	mov	r23, r15
   104b0:	80 2f       	mov	r24, r16
   104b2:	91 2f       	mov	r25, r17
   104b4:	06 e0       	ldi	r16, 0x06	; 6
   104b6:	0f 94 91 2f 	call	0x25f22	; 0x25f22 <__ashrdi3>
   104ba:	22 2e       	mov	r2, r18
   104bc:	33 2e       	mov	r3, r19
   104be:	44 2e       	mov	r4, r20
   104c0:	55 2e       	mov	r5, r21
   104c2:	66 2e       	mov	r6, r22
   104c4:	77 2e       	mov	r7, r23
   104c6:	88 2e       	mov	r8, r24
   104c8:	99 2e       	mov	r9, r25
   104ca:	6c 96       	adiw	r28, 0x1c	; 28
   104cc:	2f ad       	ldd	r18, Y+63	; 0x3f
   104ce:	6c 97       	sbiw	r28, 0x1c	; 28
   104d0:	6d 96       	adiw	r28, 0x1d	; 29
   104d2:	3f ad       	ldd	r19, Y+63	; 0x3f
   104d4:	6d 97       	sbiw	r28, 0x1d	; 29
   104d6:	6e 96       	adiw	r28, 0x1e	; 30
   104d8:	4f ad       	ldd	r20, Y+63	; 0x3f
   104da:	6e 97       	sbiw	r28, 0x1e	; 30
   104dc:	6f 96       	adiw	r28, 0x1f	; 31
   104de:	5f ad       	ldd	r21, Y+63	; 0x3f
   104e0:	6f 97       	sbiw	r28, 0x1f	; 31
   104e2:	a0 96       	adiw	r28, 0x20	; 32
   104e4:	6f ad       	ldd	r22, Y+63	; 0x3f
   104e6:	a0 97       	sbiw	r28, 0x20	; 32
   104e8:	a1 96       	adiw	r28, 0x21	; 33
   104ea:	7f ad       	ldd	r23, Y+63	; 0x3f
   104ec:	a1 97       	sbiw	r28, 0x21	; 33
   104ee:	a2 96       	adiw	r28, 0x22	; 34
   104f0:	8f ad       	ldd	r24, Y+63	; 0x3f
   104f2:	a2 97       	sbiw	r28, 0x22	; 34
   104f4:	a3 96       	adiw	r28, 0x23	; 35
   104f6:	9f ad       	ldd	r25, Y+63	; 0x3f
   104f8:	a3 97       	sbiw	r28, 0x23	; 35
   104fa:	a2 2c       	mov	r10, r2
   104fc:	b3 2c       	mov	r11, r3
   104fe:	c4 2c       	mov	r12, r4
   10500:	d5 2c       	mov	r13, r5
   10502:	e6 2c       	mov	r14, r6
   10504:	f7 2c       	mov	r15, r7
   10506:	08 2d       	mov	r16, r8
   10508:	19 2d       	mov	r17, r9
   1050a:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
   1050e:	2d 83       	std	Y+5, r18	; 0x05
   10510:	3e 83       	std	Y+6, r19	; 0x06
   10512:	4f 83       	std	Y+7, r20	; 0x07
   10514:	58 87       	std	Y+8, r21	; 0x08
   10516:	69 87       	std	Y+9, r22	; 0x09
   10518:	7a 87       	std	Y+10, r23	; 0x0a
   1051a:	8b 87       	std	Y+11, r24	; 0x0b
   1051c:	9c 87       	std	Y+12, r25	; 0x0c
		int64_t sens = ((int64_t)g_twi1_baro_c[1] << 16) + (((int64_t)g_twi1_baro_c[3] * dT) >> 7);
   1051e:	80 91 72 28 	lds	r24, 0x2872	; 0x802872 <g_twi1_baro_c+0x2>
   10522:	90 91 73 28 	lds	r25, 0x2873	; 0x802873 <g_twi1_baro_c+0x3>
   10526:	5c 01       	movw	r10, r24
   10528:	c1 2c       	mov	r12, r1
   1052a:	d1 2c       	mov	r13, r1
   1052c:	e1 2c       	mov	r14, r1
   1052e:	f1 2c       	mov	r15, r1
   10530:	87 01       	movw	r16, r14
   10532:	2a 2d       	mov	r18, r10
   10534:	3b 2d       	mov	r19, r11
   10536:	4c 2d       	mov	r20, r12
   10538:	5d 2d       	mov	r21, r13
   1053a:	6e 2d       	mov	r22, r14
   1053c:	7f 2d       	mov	r23, r15
   1053e:	80 2f       	mov	r24, r16
   10540:	91 2f       	mov	r25, r17
   10542:	00 e1       	ldi	r16, 0x10	; 16
   10544:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
   10548:	ac 96       	adiw	r28, 0x2c	; 44
   1054a:	2f af       	std	Y+63, r18	; 0x3f
   1054c:	ac 97       	sbiw	r28, 0x2c	; 44
   1054e:	ad 96       	adiw	r28, 0x2d	; 45
   10550:	3f af       	std	Y+63, r19	; 0x3f
   10552:	ad 97       	sbiw	r28, 0x2d	; 45
   10554:	ae 96       	adiw	r28, 0x2e	; 46
   10556:	4f af       	std	Y+63, r20	; 0x3f
   10558:	ae 97       	sbiw	r28, 0x2e	; 46
   1055a:	af 96       	adiw	r28, 0x2f	; 47
   1055c:	5f af       	std	Y+63, r21	; 0x3f
   1055e:	af 97       	sbiw	r28, 0x2f	; 47
   10560:	e0 96       	adiw	r28, 0x30	; 48
   10562:	6f af       	std	Y+63, r22	; 0x3f
   10564:	e0 97       	sbiw	r28, 0x30	; 48
   10566:	e1 96       	adiw	r28, 0x31	; 49
   10568:	7f af       	std	Y+63, r23	; 0x3f
   1056a:	e1 97       	sbiw	r28, 0x31	; 49
   1056c:	e2 96       	adiw	r28, 0x32	; 50
   1056e:	8f af       	std	Y+63, r24	; 0x3f
   10570:	e2 97       	sbiw	r28, 0x32	; 50
   10572:	e3 96       	adiw	r28, 0x33	; 51
   10574:	9f af       	std	Y+63, r25	; 0x3f
   10576:	e3 97       	sbiw	r28, 0x33	; 51
   10578:	80 91 76 28 	lds	r24, 0x2876	; 0x802876 <g_twi1_baro_c+0x6>
   1057c:	90 91 77 28 	lds	r25, 0x2877	; 0x802877 <g_twi1_baro_c+0x7>
   10580:	1c 01       	movw	r2, r24
   10582:	41 2c       	mov	r4, r1
   10584:	51 2c       	mov	r5, r1
   10586:	61 2c       	mov	r6, r1
   10588:	71 2c       	mov	r7, r1
   1058a:	43 01       	movw	r8, r6
   1058c:	8e a1       	ldd	r24, Y+38	; 0x26
   1058e:	9f a1       	ldd	r25, Y+39	; 0x27
   10590:	a8 a5       	ldd	r26, Y+40	; 0x28
   10592:	b9 a5       	ldd	r27, Y+41	; 0x29
   10594:	e7 96       	adiw	r28, 0x37	; 55
   10596:	8c af       	std	Y+60, r24	; 0x3c
   10598:	9d af       	std	Y+61, r25	; 0x3d
   1059a:	ae af       	std	Y+62, r26	; 0x3e
   1059c:	bf af       	std	Y+63, r27	; 0x3f
   1059e:	e7 97       	sbiw	r28, 0x37	; 55
   105a0:	bb 0f       	add	r27, r27
   105a2:	88 0b       	sbc	r24, r24
   105a4:	98 2f       	mov	r25, r24
   105a6:	dc 01       	movw	r26, r24
   105a8:	e8 96       	adiw	r28, 0x38	; 56
   105aa:	8f af       	std	Y+63, r24	; 0x3f
   105ac:	e8 97       	sbiw	r28, 0x38	; 56
   105ae:	e9 96       	adiw	r28, 0x39	; 57
   105b0:	8f af       	std	Y+63, r24	; 0x3f
   105b2:	e9 97       	sbiw	r28, 0x39	; 57
   105b4:	ea 96       	adiw	r28, 0x3a	; 58
   105b6:	8f af       	std	Y+63, r24	; 0x3f
   105b8:	ea 97       	sbiw	r28, 0x3a	; 58
   105ba:	eb 96       	adiw	r28, 0x3b	; 59
   105bc:	8f af       	std	Y+63, r24	; 0x3f
   105be:	eb 97       	sbiw	r28, 0x3b	; 59
   105c0:	e4 96       	adiw	r28, 0x34	; 52
   105c2:	af ac       	ldd	r10, Y+63	; 0x3f
   105c4:	e4 97       	sbiw	r28, 0x34	; 52
   105c6:	e5 96       	adiw	r28, 0x35	; 53
   105c8:	bf ac       	ldd	r11, Y+63	; 0x3f
   105ca:	e5 97       	sbiw	r28, 0x35	; 53
   105cc:	e6 96       	adiw	r28, 0x36	; 54
   105ce:	cf ac       	ldd	r12, Y+63	; 0x3f
   105d0:	e6 97       	sbiw	r28, 0x36	; 54
   105d2:	e7 96       	adiw	r28, 0x37	; 55
   105d4:	df ac       	ldd	r13, Y+63	; 0x3f
   105d6:	e7 97       	sbiw	r28, 0x37	; 55
   105d8:	e8 96       	adiw	r28, 0x38	; 56
   105da:	ef ac       	ldd	r14, Y+63	; 0x3f
   105dc:	e8 97       	sbiw	r28, 0x38	; 56
   105de:	e9 96       	adiw	r28, 0x39	; 57
   105e0:	ff ac       	ldd	r15, Y+63	; 0x3f
   105e2:	e9 97       	sbiw	r28, 0x39	; 57
   105e4:	ea 96       	adiw	r28, 0x3a	; 58
   105e6:	0f ad       	ldd	r16, Y+63	; 0x3f
   105e8:	ea 97       	sbiw	r28, 0x3a	; 58
   105ea:	eb 96       	adiw	r28, 0x3b	; 59
   105ec:	1f ad       	ldd	r17, Y+63	; 0x3f
   105ee:	eb 97       	sbiw	r28, 0x3b	; 59
   105f0:	22 2d       	mov	r18, r2
   105f2:	33 2d       	mov	r19, r3
   105f4:	44 2d       	mov	r20, r4
   105f6:	55 2d       	mov	r21, r5
   105f8:	66 2d       	mov	r22, r6
   105fa:	77 2d       	mov	r23, r7
   105fc:	88 2d       	mov	r24, r8
   105fe:	99 2d       	mov	r25, r9
   10600:	0f 94 5d 2e 	call	0x25cba	; 0x25cba <__muldi3>
   10604:	22 2e       	mov	r2, r18
   10606:	33 2e       	mov	r3, r19
   10608:	44 2e       	mov	r4, r20
   1060a:	55 2e       	mov	r5, r21
   1060c:	66 2e       	mov	r6, r22
   1060e:	77 2e       	mov	r7, r23
   10610:	88 2e       	mov	r8, r24
   10612:	99 2e       	mov	r9, r25
   10614:	a2 2c       	mov	r10, r2
   10616:	b3 2c       	mov	r11, r3
   10618:	c4 2c       	mov	r12, r4
   1061a:	d5 2c       	mov	r13, r5
   1061c:	e6 2c       	mov	r14, r6
   1061e:	f7 2c       	mov	r15, r7
   10620:	08 2d       	mov	r16, r8
   10622:	19 2d       	mov	r17, r9
   10624:	2a 2d       	mov	r18, r10
   10626:	3b 2d       	mov	r19, r11
   10628:	4c 2d       	mov	r20, r12
   1062a:	5d 2d       	mov	r21, r13
   1062c:	6e 2d       	mov	r22, r14
   1062e:	7f 2d       	mov	r23, r15
   10630:	80 2f       	mov	r24, r16
   10632:	91 2f       	mov	r25, r17
   10634:	07 e0       	ldi	r16, 0x07	; 7
   10636:	0f 94 91 2f 	call	0x25f22	; 0x25f22 <__ashrdi3>
   1063a:	22 2e       	mov	r2, r18
   1063c:	33 2e       	mov	r3, r19
   1063e:	44 2e       	mov	r4, r20
   10640:	55 2e       	mov	r5, r21
   10642:	66 2e       	mov	r6, r22
   10644:	77 2e       	mov	r7, r23
   10646:	88 2e       	mov	r8, r24
   10648:	99 2e       	mov	r9, r25
   1064a:	ac 96       	adiw	r28, 0x2c	; 44
   1064c:	2f ad       	ldd	r18, Y+63	; 0x3f
   1064e:	ac 97       	sbiw	r28, 0x2c	; 44
   10650:	ad 96       	adiw	r28, 0x2d	; 45
   10652:	3f ad       	ldd	r19, Y+63	; 0x3f
   10654:	ad 97       	sbiw	r28, 0x2d	; 45
   10656:	ae 96       	adiw	r28, 0x2e	; 46
   10658:	4f ad       	ldd	r20, Y+63	; 0x3f
   1065a:	ae 97       	sbiw	r28, 0x2e	; 46
   1065c:	af 96       	adiw	r28, 0x2f	; 47
   1065e:	5f ad       	ldd	r21, Y+63	; 0x3f
   10660:	af 97       	sbiw	r28, 0x2f	; 47
   10662:	e0 96       	adiw	r28, 0x30	; 48
   10664:	6f ad       	ldd	r22, Y+63	; 0x3f
   10666:	e0 97       	sbiw	r28, 0x30	; 48
   10668:	e1 96       	adiw	r28, 0x31	; 49
   1066a:	7f ad       	ldd	r23, Y+63	; 0x3f
   1066c:	e1 97       	sbiw	r28, 0x31	; 49
   1066e:	e2 96       	adiw	r28, 0x32	; 50
   10670:	8f ad       	ldd	r24, Y+63	; 0x3f
   10672:	e2 97       	sbiw	r28, 0x32	; 50
   10674:	e3 96       	adiw	r28, 0x33	; 51
   10676:	9f ad       	ldd	r25, Y+63	; 0x3f
   10678:	e3 97       	sbiw	r28, 0x33	; 51
   1067a:	a2 2c       	mov	r10, r2
   1067c:	b3 2c       	mov	r11, r3
   1067e:	c4 2c       	mov	r12, r4
   10680:	d5 2c       	mov	r13, r5
   10682:	e6 2c       	mov	r14, r6
   10684:	f7 2c       	mov	r15, r7
   10686:	08 2d       	mov	r16, r8
   10688:	19 2d       	mov	r17, r9
   1068a:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
   1068e:	2d 87       	std	Y+13, r18	; 0x0d
   10690:	3e 87       	std	Y+14, r19	; 0x0e
   10692:	4f 87       	std	Y+15, r20	; 0x0f
   10694:	58 8b       	std	Y+16, r21	; 0x10
   10696:	69 8b       	std	Y+17, r22	; 0x11
   10698:	7a 8b       	std	Y+18, r23	; 0x12
   1069a:	8b 8b       	std	Y+19, r24	; 0x13
   1069c:	9c 8b       	std	Y+20, r25	; 0x14

		/* Low temp and very low temp corrections */
		if (temp < 2000L) {
   1069e:	89 81       	ldd	r24, Y+1	; 0x01
   106a0:	9a 81       	ldd	r25, Y+2	; 0x02
   106a2:	ab 81       	ldd	r26, Y+3	; 0x03
   106a4:	bc 81       	ldd	r27, Y+4	; 0x04
   106a6:	80 3d       	cpi	r24, 0xD0	; 208
   106a8:	97 40       	sbci	r25, 0x07	; 7
   106aa:	a1 05       	cpc	r26, r1
   106ac:	b1 05       	cpc	r27, r1
   106ae:	0c f0       	brlt	.+2      	; 0x106b2 <task_twi1_baro+0x4b6>
   106b0:	3a c2       	rjmp	.+1140   	; 0x10b26 <task_twi1_baro+0x92a>
			int32_t t2 = (int32_t)(((int64_t)dT * (int64_t)dT) >> 31);
   106b2:	8e a1       	ldd	r24, Y+38	; 0x26
   106b4:	9f a1       	ldd	r25, Y+39	; 0x27
   106b6:	a8 a5       	ldd	r26, Y+40	; 0x28
   106b8:	b9 a5       	ldd	r27, Y+41	; 0x29
   106ba:	ef 96       	adiw	r28, 0x3f	; 63
   106bc:	8c af       	std	Y+60, r24	; 0x3c
   106be:	9d af       	std	Y+61, r25	; 0x3d
   106c0:	ae af       	std	Y+62, r26	; 0x3e
   106c2:	bf af       	std	Y+63, r27	; 0x3f
   106c4:	ef 97       	sbiw	r28, 0x3f	; 63
   106c6:	bb 0f       	add	r27, r27
   106c8:	88 0b       	sbc	r24, r24
   106ca:	98 2f       	mov	r25, r24
   106cc:	dc 01       	movw	r26, r24
   106ce:	c1 58       	subi	r28, 0x81	; 129
   106d0:	df 4f       	sbci	r29, 0xFF	; 255
   106d2:	88 83       	st	Y, r24
   106d4:	cf 57       	subi	r28, 0x7F	; 127
   106d6:	d0 40       	sbci	r29, 0x00	; 0
   106d8:	c0 58       	subi	r28, 0x80	; 128
   106da:	df 4f       	sbci	r29, 0xFF	; 255
   106dc:	88 83       	st	Y, r24
   106de:	c0 58       	subi	r28, 0x80	; 128
   106e0:	d0 40       	sbci	r29, 0x00	; 0
   106e2:	cf 57       	subi	r28, 0x7F	; 127
   106e4:	df 4f       	sbci	r29, 0xFF	; 255
   106e6:	88 83       	st	Y, r24
   106e8:	c1 58       	subi	r28, 0x81	; 129
   106ea:	d0 40       	sbci	r29, 0x00	; 0
   106ec:	ce 57       	subi	r28, 0x7E	; 126
   106ee:	df 4f       	sbci	r29, 0xFF	; 255
   106f0:	88 83       	st	Y, r24
   106f2:	c2 58       	subi	r28, 0x82	; 130
   106f4:	d0 40       	sbci	r29, 0x00	; 0
   106f6:	8e a1       	ldd	r24, Y+38	; 0x26
   106f8:	9f a1       	ldd	r25, Y+39	; 0x27
   106fa:	a8 a5       	ldd	r26, Y+40	; 0x28
   106fc:	b9 a5       	ldd	r27, Y+41	; 0x29
   106fe:	cd 57       	subi	r28, 0x7D	; 125
   10700:	df 4f       	sbci	r29, 0xFF	; 255
   10702:	88 83       	st	Y, r24
   10704:	99 83       	std	Y+1, r25	; 0x01
   10706:	aa 83       	std	Y+2, r26	; 0x02
   10708:	bb 83       	std	Y+3, r27	; 0x03
   1070a:	c3 58       	subi	r28, 0x83	; 131
   1070c:	d0 40       	sbci	r29, 0x00	; 0
   1070e:	bb 0f       	add	r27, r27
   10710:	88 0b       	sbc	r24, r24
   10712:	98 2f       	mov	r25, r24
   10714:	dc 01       	movw	r26, r24
   10716:	c9 57       	subi	r28, 0x79	; 121
   10718:	df 4f       	sbci	r29, 0xFF	; 255
   1071a:	88 83       	st	Y, r24
   1071c:	c7 58       	subi	r28, 0x87	; 135
   1071e:	d0 40       	sbci	r29, 0x00	; 0
   10720:	c8 57       	subi	r28, 0x78	; 120
   10722:	df 4f       	sbci	r29, 0xFF	; 255
   10724:	88 83       	st	Y, r24
   10726:	c8 58       	subi	r28, 0x88	; 136
   10728:	d0 40       	sbci	r29, 0x00	; 0
   1072a:	c7 57       	subi	r28, 0x77	; 119
   1072c:	df 4f       	sbci	r29, 0xFF	; 255
   1072e:	88 83       	st	Y, r24
   10730:	c9 58       	subi	r28, 0x89	; 137
   10732:	d0 40       	sbci	r29, 0x00	; 0
   10734:	c6 57       	subi	r28, 0x76	; 118
   10736:	df 4f       	sbci	r29, 0xFF	; 255
   10738:	88 83       	st	Y, r24
   1073a:	ca 58       	subi	r28, 0x8A	; 138
   1073c:	d0 40       	sbci	r29, 0x00	; 0
   1073e:	cd 57       	subi	r28, 0x7D	; 125
   10740:	df 4f       	sbci	r29, 0xFF	; 255
   10742:	a8 80       	ld	r10, Y
   10744:	c3 58       	subi	r28, 0x83	; 131
   10746:	d0 40       	sbci	r29, 0x00	; 0
   10748:	cc 57       	subi	r28, 0x7C	; 124
   1074a:	df 4f       	sbci	r29, 0xFF	; 255
   1074c:	b8 80       	ld	r11, Y
   1074e:	c4 58       	subi	r28, 0x84	; 132
   10750:	d0 40       	sbci	r29, 0x00	; 0
   10752:	cb 57       	subi	r28, 0x7B	; 123
   10754:	df 4f       	sbci	r29, 0xFF	; 255
   10756:	c8 80       	ld	r12, Y
   10758:	c5 58       	subi	r28, 0x85	; 133
   1075a:	d0 40       	sbci	r29, 0x00	; 0
   1075c:	ca 57       	subi	r28, 0x7A	; 122
   1075e:	df 4f       	sbci	r29, 0xFF	; 255
   10760:	d8 80       	ld	r13, Y
   10762:	c6 58       	subi	r28, 0x86	; 134
   10764:	d0 40       	sbci	r29, 0x00	; 0
   10766:	c9 57       	subi	r28, 0x79	; 121
   10768:	df 4f       	sbci	r29, 0xFF	; 255
   1076a:	e8 80       	ld	r14, Y
   1076c:	c7 58       	subi	r28, 0x87	; 135
   1076e:	d0 40       	sbci	r29, 0x00	; 0
   10770:	c8 57       	subi	r28, 0x78	; 120
   10772:	df 4f       	sbci	r29, 0xFF	; 255
   10774:	f8 80       	ld	r15, Y
   10776:	c8 58       	subi	r28, 0x88	; 136
   10778:	d0 40       	sbci	r29, 0x00	; 0
   1077a:	c7 57       	subi	r28, 0x77	; 119
   1077c:	df 4f       	sbci	r29, 0xFF	; 255
   1077e:	08 81       	ld	r16, Y
   10780:	c9 58       	subi	r28, 0x89	; 137
   10782:	d0 40       	sbci	r29, 0x00	; 0
   10784:	c6 57       	subi	r28, 0x76	; 118
   10786:	df 4f       	sbci	r29, 0xFF	; 255
   10788:	18 81       	ld	r17, Y
   1078a:	ca 58       	subi	r28, 0x8A	; 138
   1078c:	d0 40       	sbci	r29, 0x00	; 0
   1078e:	ec 96       	adiw	r28, 0x3c	; 60
   10790:	2f ad       	ldd	r18, Y+63	; 0x3f
   10792:	ec 97       	sbiw	r28, 0x3c	; 60
   10794:	ed 96       	adiw	r28, 0x3d	; 61
   10796:	3f ad       	ldd	r19, Y+63	; 0x3f
   10798:	ed 97       	sbiw	r28, 0x3d	; 61
   1079a:	ee 96       	adiw	r28, 0x3e	; 62
   1079c:	4f ad       	ldd	r20, Y+63	; 0x3f
   1079e:	ee 97       	sbiw	r28, 0x3e	; 62
   107a0:	ef 96       	adiw	r28, 0x3f	; 63
   107a2:	5f ad       	ldd	r21, Y+63	; 0x3f
   107a4:	ef 97       	sbiw	r28, 0x3f	; 63
   107a6:	c1 58       	subi	r28, 0x81	; 129
   107a8:	df 4f       	sbci	r29, 0xFF	; 255
   107aa:	68 81       	ld	r22, Y
   107ac:	cf 57       	subi	r28, 0x7F	; 127
   107ae:	d0 40       	sbci	r29, 0x00	; 0
   107b0:	c0 58       	subi	r28, 0x80	; 128
   107b2:	df 4f       	sbci	r29, 0xFF	; 255
   107b4:	78 81       	ld	r23, Y
   107b6:	c0 58       	subi	r28, 0x80	; 128
   107b8:	d0 40       	sbci	r29, 0x00	; 0
   107ba:	cf 57       	subi	r28, 0x7F	; 127
   107bc:	df 4f       	sbci	r29, 0xFF	; 255
   107be:	88 81       	ld	r24, Y
   107c0:	c1 58       	subi	r28, 0x81	; 129
   107c2:	d0 40       	sbci	r29, 0x00	; 0
   107c4:	ce 57       	subi	r28, 0x7E	; 126
   107c6:	df 4f       	sbci	r29, 0xFF	; 255
   107c8:	98 81       	ld	r25, Y
   107ca:	c2 58       	subi	r28, 0x82	; 130
   107cc:	d0 40       	sbci	r29, 0x00	; 0
   107ce:	0f 94 5d 2e 	call	0x25cba	; 0x25cba <__muldi3>
   107d2:	22 2e       	mov	r2, r18
   107d4:	33 2e       	mov	r3, r19
   107d6:	44 2e       	mov	r4, r20
   107d8:	55 2e       	mov	r5, r21
   107da:	66 2e       	mov	r6, r22
   107dc:	77 2e       	mov	r7, r23
   107de:	88 2e       	mov	r8, r24
   107e0:	99 2e       	mov	r9, r25
   107e2:	a2 2c       	mov	r10, r2
   107e4:	b3 2c       	mov	r11, r3
   107e6:	c4 2c       	mov	r12, r4
   107e8:	d5 2c       	mov	r13, r5
   107ea:	e6 2c       	mov	r14, r6
   107ec:	f7 2c       	mov	r15, r7
   107ee:	08 2d       	mov	r16, r8
   107f0:	19 2d       	mov	r17, r9
   107f2:	2a 2d       	mov	r18, r10
   107f4:	3b 2d       	mov	r19, r11
   107f6:	4c 2d       	mov	r20, r12
   107f8:	5d 2d       	mov	r21, r13
   107fa:	6e 2d       	mov	r22, r14
   107fc:	7f 2d       	mov	r23, r15
   107fe:	80 2f       	mov	r24, r16
   10800:	91 2f       	mov	r25, r17
   10802:	0f e1       	ldi	r16, 0x1F	; 31
   10804:	0f 94 91 2f 	call	0x25f22	; 0x25f22 <__ashrdi3>
   10808:	a2 2e       	mov	r10, r18
   1080a:	b3 2e       	mov	r11, r19
   1080c:	c4 2e       	mov	r12, r20
   1080e:	d5 2e       	mov	r13, r21
   10810:	e6 2e       	mov	r14, r22
   10812:	f7 2e       	mov	r15, r23
   10814:	08 2f       	mov	r16, r24
   10816:	19 2f       	mov	r17, r25
   10818:	ae a6       	std	Y+46, r10	; 0x2e
   1081a:	bf a6       	std	Y+47, r11	; 0x2f
   1081c:	c8 aa       	std	Y+48, r12	; 0x30
   1081e:	d9 aa       	std	Y+49, r13	; 0x31
			int32_t temp_p20_2 = temp_p20 * temp_p20;
   10820:	2a a5       	ldd	r18, Y+42	; 0x2a
   10822:	3b a5       	ldd	r19, Y+43	; 0x2b
   10824:	4c a5       	ldd	r20, Y+44	; 0x2c
   10826:	5d a5       	ldd	r21, Y+45	; 0x2d
   10828:	8a a5       	ldd	r24, Y+42	; 0x2a
   1082a:	9b a5       	ldd	r25, Y+43	; 0x2b
   1082c:	ac a5       	ldd	r26, Y+44	; 0x2c
   1082e:	bd a5       	ldd	r27, Y+45	; 0x2d
   10830:	bc 01       	movw	r22, r24
   10832:	cd 01       	movw	r24, r26
   10834:	0f 94 c8 2d 	call	0x25b90	; 0x25b90 <__mulsi3>
   10838:	dc 01       	movw	r26, r24
   1083a:	cb 01       	movw	r24, r22
   1083c:	8a ab       	std	Y+50, r24	; 0x32
   1083e:	9b ab       	std	Y+51, r25	; 0x33
   10840:	ac ab       	std	Y+52, r26	; 0x34
   10842:	bd ab       	std	Y+53, r27	; 0x35
			int32_t off2 = (61 * temp_p20_2) >> 4;
   10844:	2a a9       	ldd	r18, Y+50	; 0x32
   10846:	3b a9       	ldd	r19, Y+51	; 0x33
   10848:	4c a9       	ldd	r20, Y+52	; 0x34
   1084a:	5d a9       	ldd	r21, Y+53	; 0x35
   1084c:	8d e3       	ldi	r24, 0x3D	; 61
   1084e:	90 e0       	ldi	r25, 0x00	; 0
   10850:	dc 01       	movw	r26, r24
   10852:	0f 94 53 2e 	call	0x25ca6	; 0x25ca6 <__muluhisi3>
   10856:	dc 01       	movw	r26, r24
   10858:	cb 01       	movw	r24, r22
   1085a:	68 94       	set
   1085c:	13 f8       	bld	r1, 3
   1085e:	b5 95       	asr	r27
   10860:	a7 95       	ror	r26
   10862:	97 95       	ror	r25
   10864:	87 95       	ror	r24
   10866:	16 94       	lsr	r1
   10868:	d1 f7       	brne	.-12     	; 0x1085e <task_twi1_baro+0x662>
   1086a:	8d 8b       	std	Y+21, r24	; 0x15
   1086c:	9e 8b       	std	Y+22, r25	; 0x16
   1086e:	af 8b       	std	Y+23, r26	; 0x17
   10870:	b8 8f       	std	Y+24, r27	; 0x18
			int32_t sens2 = temp_p20_2 << 1;
   10872:	8a a9       	ldd	r24, Y+50	; 0x32
   10874:	9b a9       	ldd	r25, Y+51	; 0x33
   10876:	ac a9       	ldd	r26, Y+52	; 0x34
   10878:	bd a9       	ldd	r27, Y+53	; 0x35
   1087a:	88 0f       	add	r24, r24
   1087c:	99 1f       	adc	r25, r25
   1087e:	aa 1f       	adc	r26, r26
   10880:	bb 1f       	adc	r27, r27
   10882:	89 8f       	std	Y+25, r24	; 0x19
   10884:	9a 8f       	std	Y+26, r25	; 0x1a
   10886:	ab 8f       	std	Y+27, r26	; 0x1b
   10888:	bc 8f       	std	Y+28, r27	; 0x1c

			if (temp < -1500L) {
   1088a:	89 81       	ldd	r24, Y+1	; 0x01
   1088c:	9a 81       	ldd	r25, Y+2	; 0x02
   1088e:	ab 81       	ldd	r26, Y+3	; 0x03
   10890:	bc 81       	ldd	r27, Y+4	; 0x04
   10892:	84 32       	cpi	r24, 0x24	; 36
   10894:	9a 4f       	sbci	r25, 0xFA	; 250
   10896:	af 4f       	sbci	r26, 0xFF	; 255
   10898:	bf 4f       	sbci	r27, 0xFF	; 255
   1089a:	0c f0       	brlt	.+2      	; 0x1089e <task_twi1_baro+0x6a2>
   1089c:	64 c0       	rjmp	.+200    	; 0x10966 <task_twi1_baro+0x76a>
				int32_t temp_m15 = temp + 1500L;
   1089e:	89 81       	ldd	r24, Y+1	; 0x01
   108a0:	9a 81       	ldd	r25, Y+2	; 0x02
   108a2:	ab 81       	ldd	r26, Y+3	; 0x03
   108a4:	bc 81       	ldd	r27, Y+4	; 0x04
   108a6:	84 52       	subi	r24, 0x24	; 36
   108a8:	9a 4f       	sbci	r25, 0xFA	; 250
   108aa:	af 4f       	sbci	r26, 0xFF	; 255
   108ac:	bf 4f       	sbci	r27, 0xFF	; 255
   108ae:	8e ab       	std	Y+54, r24	; 0x36
   108b0:	9f ab       	std	Y+55, r25	; 0x37
   108b2:	a8 af       	std	Y+56, r26	; 0x38
   108b4:	b9 af       	std	Y+57, r27	; 0x39
				int32_t temp_m15_2 = temp_m15 * temp_m15;
   108b6:	2e a9       	ldd	r18, Y+54	; 0x36
   108b8:	3f a9       	ldd	r19, Y+55	; 0x37
   108ba:	48 ad       	ldd	r20, Y+56	; 0x38
   108bc:	59 ad       	ldd	r21, Y+57	; 0x39
   108be:	8e a9       	ldd	r24, Y+54	; 0x36
   108c0:	9f a9       	ldd	r25, Y+55	; 0x37
   108c2:	a8 ad       	ldd	r26, Y+56	; 0x38
   108c4:	b9 ad       	ldd	r27, Y+57	; 0x39
   108c6:	bc 01       	movw	r22, r24
   108c8:	cd 01       	movw	r24, r26
   108ca:	0f 94 c8 2d 	call	0x25b90	; 0x25b90 <__mulsi3>
   108ce:	dc 01       	movw	r26, r24
   108d0:	cb 01       	movw	r24, r22
   108d2:	8a af       	std	Y+58, r24	; 0x3a
   108d4:	9b af       	std	Y+59, r25	; 0x3b
   108d6:	ac af       	std	Y+60, r26	; 0x3c
   108d8:	bd af       	std	Y+61, r27	; 0x3d
				off2  += 15 * temp_m15_2;
   108da:	2a ad       	ldd	r18, Y+58	; 0x3a
   108dc:	3b ad       	ldd	r19, Y+59	; 0x3b
   108de:	4c ad       	ldd	r20, Y+60	; 0x3c
   108e0:	5d ad       	ldd	r21, Y+61	; 0x3d
   108e2:	da 01       	movw	r26, r20
   108e4:	c9 01       	movw	r24, r18
   108e6:	88 0f       	add	r24, r24
   108e8:	99 1f       	adc	r25, r25
   108ea:	aa 1f       	adc	r26, r26
   108ec:	bb 1f       	adc	r27, r27
   108ee:	82 0f       	add	r24, r18
   108f0:	93 1f       	adc	r25, r19
   108f2:	a4 1f       	adc	r26, r20
   108f4:	b5 1f       	adc	r27, r21
   108f6:	9c 01       	movw	r18, r24
   108f8:	ad 01       	movw	r20, r26
   108fa:	22 0f       	add	r18, r18
   108fc:	33 1f       	adc	r19, r19
   108fe:	44 1f       	adc	r20, r20
   10900:	55 1f       	adc	r21, r21
   10902:	22 0f       	add	r18, r18
   10904:	33 1f       	adc	r19, r19
   10906:	44 1f       	adc	r20, r20
   10908:	55 1f       	adc	r21, r21
   1090a:	82 0f       	add	r24, r18
   1090c:	93 1f       	adc	r25, r19
   1090e:	a4 1f       	adc	r26, r20
   10910:	b5 1f       	adc	r27, r21
   10912:	2d 89       	ldd	r18, Y+21	; 0x15
   10914:	3e 89       	ldd	r19, Y+22	; 0x16
   10916:	4f 89       	ldd	r20, Y+23	; 0x17
   10918:	58 8d       	ldd	r21, Y+24	; 0x18
   1091a:	82 0f       	add	r24, r18
   1091c:	93 1f       	adc	r25, r19
   1091e:	a4 1f       	adc	r26, r20
   10920:	b5 1f       	adc	r27, r21
   10922:	8d 8b       	std	Y+21, r24	; 0x15
   10924:	9e 8b       	std	Y+22, r25	; 0x16
   10926:	af 8b       	std	Y+23, r26	; 0x17
   10928:	b8 8f       	std	Y+24, r27	; 0x18
				sens2 +=  8 * temp_m15_2;
   1092a:	8a ad       	ldd	r24, Y+58	; 0x3a
   1092c:	9b ad       	ldd	r25, Y+59	; 0x3b
   1092e:	ac ad       	ldd	r26, Y+60	; 0x3c
   10930:	bd ad       	ldd	r27, Y+61	; 0x3d
   10932:	88 0f       	add	r24, r24
   10934:	99 1f       	adc	r25, r25
   10936:	aa 1f       	adc	r26, r26
   10938:	bb 1f       	adc	r27, r27
   1093a:	88 0f       	add	r24, r24
   1093c:	99 1f       	adc	r25, r25
   1093e:	aa 1f       	adc	r26, r26
   10940:	bb 1f       	adc	r27, r27
   10942:	88 0f       	add	r24, r24
   10944:	99 1f       	adc	r25, r25
   10946:	aa 1f       	adc	r26, r26
   10948:	bb 1f       	adc	r27, r27
   1094a:	9c 01       	movw	r18, r24
   1094c:	ad 01       	movw	r20, r26
   1094e:	89 8d       	ldd	r24, Y+25	; 0x19
   10950:	9a 8d       	ldd	r25, Y+26	; 0x1a
   10952:	ab 8d       	ldd	r26, Y+27	; 0x1b
   10954:	bc 8d       	ldd	r27, Y+28	; 0x1c
   10956:	82 0f       	add	r24, r18
   10958:	93 1f       	adc	r25, r19
   1095a:	a4 1f       	adc	r26, r20
   1095c:	b5 1f       	adc	r27, r21
   1095e:	89 8f       	std	Y+25, r24	; 0x19
   10960:	9a 8f       	std	Y+26, r25	; 0x1a
   10962:	ab 8f       	std	Y+27, r26	; 0x1b
   10964:	bc 8f       	std	Y+28, r27	; 0x1c
			}
			temp -= t2;
   10966:	29 81       	ldd	r18, Y+1	; 0x01
   10968:	3a 81       	ldd	r19, Y+2	; 0x02
   1096a:	4b 81       	ldd	r20, Y+3	; 0x03
   1096c:	5c 81       	ldd	r21, Y+4	; 0x04
   1096e:	8e a5       	ldd	r24, Y+46	; 0x2e
   10970:	9f a5       	ldd	r25, Y+47	; 0x2f
   10972:	a8 a9       	ldd	r26, Y+48	; 0x30
   10974:	b9 a9       	ldd	r27, Y+49	; 0x31
   10976:	79 01       	movw	r14, r18
   10978:	8a 01       	movw	r16, r20
   1097a:	e8 1a       	sub	r14, r24
   1097c:	f9 0a       	sbc	r15, r25
   1097e:	0a 0b       	sbc	r16, r26
   10980:	1b 0b       	sbc	r17, r27
   10982:	d8 01       	movw	r26, r16
   10984:	c7 01       	movw	r24, r14
   10986:	89 83       	std	Y+1, r24	; 0x01
   10988:	9a 83       	std	Y+2, r25	; 0x02
   1098a:	ab 83       	std	Y+3, r26	; 0x03
   1098c:	bc 83       	std	Y+4, r27	; 0x04
			off  -= off2;
   1098e:	8d 89       	ldd	r24, Y+21	; 0x15
   10990:	9e 89       	ldd	r25, Y+22	; 0x16
   10992:	af 89       	ldd	r26, Y+23	; 0x17
   10994:	b8 8d       	ldd	r27, Y+24	; 0x18
   10996:	c5 57       	subi	r28, 0x75	; 117
   10998:	df 4f       	sbci	r29, 0xFF	; 255
   1099a:	88 83       	st	Y, r24
   1099c:	99 83       	std	Y+1, r25	; 0x01
   1099e:	aa 83       	std	Y+2, r26	; 0x02
   109a0:	bb 83       	std	Y+3, r27	; 0x03
   109a2:	cb 58       	subi	r28, 0x8B	; 139
   109a4:	d0 40       	sbci	r29, 0x00	; 0
   109a6:	bb 0f       	add	r27, r27
   109a8:	88 0b       	sbc	r24, r24
   109aa:	98 2f       	mov	r25, r24
   109ac:	dc 01       	movw	r26, r24
   109ae:	c1 57       	subi	r28, 0x71	; 113
   109b0:	df 4f       	sbci	r29, 0xFF	; 255
   109b2:	88 83       	st	Y, r24
   109b4:	cf 58       	subi	r28, 0x8F	; 143
   109b6:	d0 40       	sbci	r29, 0x00	; 0
   109b8:	c0 57       	subi	r28, 0x70	; 112
   109ba:	df 4f       	sbci	r29, 0xFF	; 255
   109bc:	88 83       	st	Y, r24
   109be:	c0 59       	subi	r28, 0x90	; 144
   109c0:	d0 40       	sbci	r29, 0x00	; 0
   109c2:	cf 56       	subi	r28, 0x6F	; 111
   109c4:	df 4f       	sbci	r29, 0xFF	; 255
   109c6:	88 83       	st	Y, r24
   109c8:	c1 59       	subi	r28, 0x91	; 145
   109ca:	d0 40       	sbci	r29, 0x00	; 0
   109cc:	ce 56       	subi	r28, 0x6E	; 110
   109ce:	df 4f       	sbci	r29, 0xFF	; 255
   109d0:	88 83       	st	Y, r24
   109d2:	c2 59       	subi	r28, 0x92	; 146
   109d4:	d0 40       	sbci	r29, 0x00	; 0
   109d6:	2d 81       	ldd	r18, Y+5	; 0x05
   109d8:	3e 81       	ldd	r19, Y+6	; 0x06
   109da:	4f 81       	ldd	r20, Y+7	; 0x07
   109dc:	58 85       	ldd	r21, Y+8	; 0x08
   109de:	69 85       	ldd	r22, Y+9	; 0x09
   109e0:	7a 85       	ldd	r23, Y+10	; 0x0a
   109e2:	8b 85       	ldd	r24, Y+11	; 0x0b
   109e4:	9c 85       	ldd	r25, Y+12	; 0x0c
   109e6:	c5 57       	subi	r28, 0x75	; 117
   109e8:	df 4f       	sbci	r29, 0xFF	; 255
   109ea:	a8 80       	ld	r10, Y
   109ec:	cb 58       	subi	r28, 0x8B	; 139
   109ee:	d0 40       	sbci	r29, 0x00	; 0
   109f0:	c4 57       	subi	r28, 0x74	; 116
   109f2:	df 4f       	sbci	r29, 0xFF	; 255
   109f4:	b8 80       	ld	r11, Y
   109f6:	cc 58       	subi	r28, 0x8C	; 140
   109f8:	d0 40       	sbci	r29, 0x00	; 0
   109fa:	c3 57       	subi	r28, 0x73	; 115
   109fc:	df 4f       	sbci	r29, 0xFF	; 255
   109fe:	c8 80       	ld	r12, Y
   10a00:	cd 58       	subi	r28, 0x8D	; 141
   10a02:	d0 40       	sbci	r29, 0x00	; 0
   10a04:	c2 57       	subi	r28, 0x72	; 114
   10a06:	df 4f       	sbci	r29, 0xFF	; 255
   10a08:	d8 80       	ld	r13, Y
   10a0a:	ce 58       	subi	r28, 0x8E	; 142
   10a0c:	d0 40       	sbci	r29, 0x00	; 0
   10a0e:	c1 57       	subi	r28, 0x71	; 113
   10a10:	df 4f       	sbci	r29, 0xFF	; 255
   10a12:	e8 80       	ld	r14, Y
   10a14:	cf 58       	subi	r28, 0x8F	; 143
   10a16:	d0 40       	sbci	r29, 0x00	; 0
   10a18:	c0 57       	subi	r28, 0x70	; 112
   10a1a:	df 4f       	sbci	r29, 0xFF	; 255
   10a1c:	f8 80       	ld	r15, Y
   10a1e:	c0 59       	subi	r28, 0x90	; 144
   10a20:	d0 40       	sbci	r29, 0x00	; 0
   10a22:	cf 56       	subi	r28, 0x6F	; 111
   10a24:	df 4f       	sbci	r29, 0xFF	; 255
   10a26:	08 81       	ld	r16, Y
   10a28:	c1 59       	subi	r28, 0x91	; 145
   10a2a:	d0 40       	sbci	r29, 0x00	; 0
   10a2c:	ce 56       	subi	r28, 0x6E	; 110
   10a2e:	df 4f       	sbci	r29, 0xFF	; 255
   10a30:	18 81       	ld	r17, Y
   10a32:	c2 59       	subi	r28, 0x92	; 146
   10a34:	d0 40       	sbci	r29, 0x00	; 0
   10a36:	0f 94 c4 2f 	call	0x25f88	; 0x25f88 <__subdi3>
   10a3a:	a2 2e       	mov	r10, r18
   10a3c:	b3 2e       	mov	r11, r19
   10a3e:	c4 2e       	mov	r12, r20
   10a40:	d5 2e       	mov	r13, r21
   10a42:	e6 2e       	mov	r14, r22
   10a44:	f7 2e       	mov	r15, r23
   10a46:	08 2f       	mov	r16, r24
   10a48:	19 2f       	mov	r17, r25
   10a4a:	ad 82       	std	Y+5, r10	; 0x05
   10a4c:	be 82       	std	Y+6, r11	; 0x06
   10a4e:	cf 82       	std	Y+7, r12	; 0x07
   10a50:	d8 86       	std	Y+8, r13	; 0x08
   10a52:	e9 86       	std	Y+9, r14	; 0x09
   10a54:	fa 86       	std	Y+10, r15	; 0x0a
   10a56:	0b 87       	std	Y+11, r16	; 0x0b
   10a58:	1c 87       	std	Y+12, r17	; 0x0c
			sens -= sens2;
   10a5a:	89 8d       	ldd	r24, Y+25	; 0x19
   10a5c:	9a 8d       	ldd	r25, Y+26	; 0x1a
   10a5e:	ab 8d       	ldd	r26, Y+27	; 0x1b
   10a60:	bc 8d       	ldd	r27, Y+28	; 0x1c
   10a62:	cd 56       	subi	r28, 0x6D	; 109
   10a64:	df 4f       	sbci	r29, 0xFF	; 255
   10a66:	88 83       	st	Y, r24
   10a68:	99 83       	std	Y+1, r25	; 0x01
   10a6a:	aa 83       	std	Y+2, r26	; 0x02
   10a6c:	bb 83       	std	Y+3, r27	; 0x03
   10a6e:	c3 59       	subi	r28, 0x93	; 147
   10a70:	d0 40       	sbci	r29, 0x00	; 0
   10a72:	bb 0f       	add	r27, r27
   10a74:	88 0b       	sbc	r24, r24
   10a76:	98 2f       	mov	r25, r24
   10a78:	dc 01       	movw	r26, r24
   10a7a:	c9 56       	subi	r28, 0x69	; 105
   10a7c:	df 4f       	sbci	r29, 0xFF	; 255
   10a7e:	88 83       	st	Y, r24
   10a80:	c7 59       	subi	r28, 0x97	; 151
   10a82:	d0 40       	sbci	r29, 0x00	; 0
   10a84:	c8 56       	subi	r28, 0x68	; 104
   10a86:	df 4f       	sbci	r29, 0xFF	; 255
   10a88:	88 83       	st	Y, r24
   10a8a:	c8 59       	subi	r28, 0x98	; 152
   10a8c:	d0 40       	sbci	r29, 0x00	; 0
   10a8e:	c7 56       	subi	r28, 0x67	; 103
   10a90:	df 4f       	sbci	r29, 0xFF	; 255
   10a92:	88 83       	st	Y, r24
   10a94:	c9 59       	subi	r28, 0x99	; 153
   10a96:	d0 40       	sbci	r29, 0x00	; 0
   10a98:	c6 56       	subi	r28, 0x66	; 102
   10a9a:	df 4f       	sbci	r29, 0xFF	; 255
   10a9c:	88 83       	st	Y, r24
   10a9e:	ca 59       	subi	r28, 0x9A	; 154
   10aa0:	d0 40       	sbci	r29, 0x00	; 0
   10aa2:	2d 85       	ldd	r18, Y+13	; 0x0d
   10aa4:	3e 85       	ldd	r19, Y+14	; 0x0e
   10aa6:	4f 85       	ldd	r20, Y+15	; 0x0f
   10aa8:	58 89       	ldd	r21, Y+16	; 0x10
   10aaa:	69 89       	ldd	r22, Y+17	; 0x11
   10aac:	7a 89       	ldd	r23, Y+18	; 0x12
   10aae:	8b 89       	ldd	r24, Y+19	; 0x13
   10ab0:	9c 89       	ldd	r25, Y+20	; 0x14
   10ab2:	cd 56       	subi	r28, 0x6D	; 109
   10ab4:	df 4f       	sbci	r29, 0xFF	; 255
   10ab6:	a8 80       	ld	r10, Y
   10ab8:	c3 59       	subi	r28, 0x93	; 147
   10aba:	d0 40       	sbci	r29, 0x00	; 0
   10abc:	cc 56       	subi	r28, 0x6C	; 108
   10abe:	df 4f       	sbci	r29, 0xFF	; 255
   10ac0:	b8 80       	ld	r11, Y
   10ac2:	c4 59       	subi	r28, 0x94	; 148
   10ac4:	d0 40       	sbci	r29, 0x00	; 0
   10ac6:	cb 56       	subi	r28, 0x6B	; 107
   10ac8:	df 4f       	sbci	r29, 0xFF	; 255
   10aca:	c8 80       	ld	r12, Y
   10acc:	c5 59       	subi	r28, 0x95	; 149
   10ace:	d0 40       	sbci	r29, 0x00	; 0
   10ad0:	ca 56       	subi	r28, 0x6A	; 106
   10ad2:	df 4f       	sbci	r29, 0xFF	; 255
   10ad4:	d8 80       	ld	r13, Y
   10ad6:	c6 59       	subi	r28, 0x96	; 150
   10ad8:	d0 40       	sbci	r29, 0x00	; 0
   10ada:	c9 56       	subi	r28, 0x69	; 105
   10adc:	df 4f       	sbci	r29, 0xFF	; 255
   10ade:	e8 80       	ld	r14, Y
   10ae0:	c7 59       	subi	r28, 0x97	; 151
   10ae2:	d0 40       	sbci	r29, 0x00	; 0
   10ae4:	c8 56       	subi	r28, 0x68	; 104
   10ae6:	df 4f       	sbci	r29, 0xFF	; 255
   10ae8:	f8 80       	ld	r15, Y
   10aea:	c8 59       	subi	r28, 0x98	; 152
   10aec:	d0 40       	sbci	r29, 0x00	; 0
   10aee:	c7 56       	subi	r28, 0x67	; 103
   10af0:	df 4f       	sbci	r29, 0xFF	; 255
   10af2:	08 81       	ld	r16, Y
   10af4:	c9 59       	subi	r28, 0x99	; 153
   10af6:	d0 40       	sbci	r29, 0x00	; 0
   10af8:	c6 56       	subi	r28, 0x66	; 102
   10afa:	df 4f       	sbci	r29, 0xFF	; 255
   10afc:	18 81       	ld	r17, Y
   10afe:	ca 59       	subi	r28, 0x9A	; 154
   10b00:	d0 40       	sbci	r29, 0x00	; 0
   10b02:	0f 94 c4 2f 	call	0x25f88	; 0x25f88 <__subdi3>
   10b06:	a2 2e       	mov	r10, r18
   10b08:	b3 2e       	mov	r11, r19
   10b0a:	c4 2e       	mov	r12, r20
   10b0c:	d5 2e       	mov	r13, r21
   10b0e:	e6 2e       	mov	r14, r22
   10b10:	f7 2e       	mov	r15, r23
   10b12:	08 2f       	mov	r16, r24
   10b14:	19 2f       	mov	r17, r25
   10b16:	ad 86       	std	Y+13, r10	; 0x0d
   10b18:	be 86       	std	Y+14, r11	; 0x0e
   10b1a:	cf 86       	std	Y+15, r12	; 0x0f
   10b1c:	d8 8a       	std	Y+16, r13	; 0x10
   10b1e:	e9 8a       	std	Y+17, r14	; 0x11
   10b20:	fa 8a       	std	Y+18, r15	; 0x12
   10b22:	0b 8b       	std	Y+19, r16	; 0x13
   10b24:	1c 8b       	std	Y+20, r17	; 0x14
		}
		int32_t l_p = (int32_t)((((l_twi1_baro_d1 * sens) >> 21) - off) >> 15);
   10b26:	8e 8d       	ldd	r24, Y+30	; 0x1e
   10b28:	9f 8d       	ldd	r25, Y+31	; 0x1f
   10b2a:	a8 a1       	ldd	r26, Y+32	; 0x20
   10b2c:	b9 a1       	ldd	r27, Y+33	; 0x21
   10b2e:	1c 01       	movw	r2, r24
   10b30:	2d 01       	movw	r4, r26
   10b32:	61 2c       	mov	r6, r1
   10b34:	71 2c       	mov	r7, r1
   10b36:	43 01       	movw	r8, r6
   10b38:	ad 84       	ldd	r10, Y+13	; 0x0d
   10b3a:	be 84       	ldd	r11, Y+14	; 0x0e
   10b3c:	cf 84       	ldd	r12, Y+15	; 0x0f
   10b3e:	d8 88       	ldd	r13, Y+16	; 0x10
   10b40:	e9 88       	ldd	r14, Y+17	; 0x11
   10b42:	fa 88       	ldd	r15, Y+18	; 0x12
   10b44:	0b 89       	ldd	r16, Y+19	; 0x13
   10b46:	1c 89       	ldd	r17, Y+20	; 0x14
   10b48:	22 2d       	mov	r18, r2
   10b4a:	33 2d       	mov	r19, r3
   10b4c:	44 2d       	mov	r20, r4
   10b4e:	55 2d       	mov	r21, r5
   10b50:	66 2d       	mov	r22, r6
   10b52:	77 2d       	mov	r23, r7
   10b54:	88 2d       	mov	r24, r8
   10b56:	99 2d       	mov	r25, r9
   10b58:	0f 94 5d 2e 	call	0x25cba	; 0x25cba <__muldi3>
   10b5c:	22 2e       	mov	r2, r18
   10b5e:	33 2e       	mov	r3, r19
   10b60:	44 2e       	mov	r4, r20
   10b62:	55 2e       	mov	r5, r21
   10b64:	66 2e       	mov	r6, r22
   10b66:	77 2e       	mov	r7, r23
   10b68:	88 2e       	mov	r8, r24
   10b6a:	99 2e       	mov	r9, r25
   10b6c:	a2 2c       	mov	r10, r2
   10b6e:	b3 2c       	mov	r11, r3
   10b70:	c4 2c       	mov	r12, r4
   10b72:	d5 2c       	mov	r13, r5
   10b74:	e6 2c       	mov	r14, r6
   10b76:	f7 2c       	mov	r15, r7
   10b78:	08 2d       	mov	r16, r8
   10b7a:	19 2d       	mov	r17, r9
   10b7c:	2a 2d       	mov	r18, r10
   10b7e:	3b 2d       	mov	r19, r11
   10b80:	4c 2d       	mov	r20, r12
   10b82:	5d 2d       	mov	r21, r13
   10b84:	6e 2d       	mov	r22, r14
   10b86:	7f 2d       	mov	r23, r15
   10b88:	80 2f       	mov	r24, r16
   10b8a:	91 2f       	mov	r25, r17
   10b8c:	05 e1       	ldi	r16, 0x15	; 21
   10b8e:	0f 94 91 2f 	call	0x25f22	; 0x25f22 <__ashrdi3>
   10b92:	a2 2e       	mov	r10, r18
   10b94:	b3 2e       	mov	r11, r19
   10b96:	c4 2e       	mov	r12, r20
   10b98:	d5 2e       	mov	r13, r21
   10b9a:	e6 2e       	mov	r14, r22
   10b9c:	f7 2e       	mov	r15, r23
   10b9e:	08 2f       	mov	r16, r24
   10ba0:	19 2f       	mov	r17, r25
   10ba2:	2a 2d       	mov	r18, r10
   10ba4:	3b 2d       	mov	r19, r11
   10ba6:	4c 2d       	mov	r20, r12
   10ba8:	5d 2d       	mov	r21, r13
   10baa:	6e 2d       	mov	r22, r14
   10bac:	7f 2d       	mov	r23, r15
   10bae:	80 2f       	mov	r24, r16
   10bb0:	91 2f       	mov	r25, r17
   10bb2:	ad 80       	ldd	r10, Y+5	; 0x05
   10bb4:	be 80       	ldd	r11, Y+6	; 0x06
   10bb6:	cf 80       	ldd	r12, Y+7	; 0x07
   10bb8:	d8 84       	ldd	r13, Y+8	; 0x08
   10bba:	e9 84       	ldd	r14, Y+9	; 0x09
   10bbc:	fa 84       	ldd	r15, Y+10	; 0x0a
   10bbe:	0b 85       	ldd	r16, Y+11	; 0x0b
   10bc0:	1c 85       	ldd	r17, Y+12	; 0x0c
   10bc2:	0f 94 c4 2f 	call	0x25f88	; 0x25f88 <__subdi3>
   10bc6:	a2 2e       	mov	r10, r18
   10bc8:	b3 2e       	mov	r11, r19
   10bca:	c4 2e       	mov	r12, r20
   10bcc:	d5 2e       	mov	r13, r21
   10bce:	e6 2e       	mov	r14, r22
   10bd0:	f7 2e       	mov	r15, r23
   10bd2:	08 2f       	mov	r16, r24
   10bd4:	19 2f       	mov	r17, r25
   10bd6:	2a 2d       	mov	r18, r10
   10bd8:	3b 2d       	mov	r19, r11
   10bda:	4c 2d       	mov	r20, r12
   10bdc:	5d 2d       	mov	r21, r13
   10bde:	6e 2d       	mov	r22, r14
   10be0:	7f 2d       	mov	r23, r15
   10be2:	80 2f       	mov	r24, r16
   10be4:	91 2f       	mov	r25, r17
   10be6:	0f e0       	ldi	r16, 0x0F	; 15
   10be8:	0f 94 91 2f 	call	0x25f22	; 0x25f22 <__ashrdi3>
   10bec:	a2 2e       	mov	r10, r18
   10bee:	b3 2e       	mov	r11, r19
   10bf0:	c4 2e       	mov	r12, r20
   10bf2:	d5 2e       	mov	r13, r21
   10bf4:	e6 2e       	mov	r14, r22
   10bf6:	f7 2e       	mov	r15, r23
   10bf8:	08 2f       	mov	r16, r24
   10bfa:	19 2f       	mov	r17, r25
   10bfc:	ce 01       	movw	r24, r28
   10bfe:	ce 96       	adiw	r24, 0x3e	; 62
   10c00:	fc 01       	movw	r30, r24
   10c02:	a0 82       	st	Z, r10
   10c04:	b1 82       	std	Z+1, r11	; 0x01
   10c06:	c2 82       	std	Z+2, r12	; 0x02
   10c08:	d3 82       	std	Z+3, r13	; 0x03

		/* Store data and calculate QNH within valid data range, only */
		if ((-3000 < temp) && (temp < 8000) && (30000L < l_p) && (l_p < 120000L)) {
   10c0a:	89 81       	ldd	r24, Y+1	; 0x01
   10c0c:	9a 81       	ldd	r25, Y+2	; 0x02
   10c0e:	ab 81       	ldd	r26, Y+3	; 0x03
   10c10:	bc 81       	ldd	r27, Y+4	; 0x04
   10c12:	89 34       	cpi	r24, 0x49	; 73
   10c14:	94 4f       	sbci	r25, 0xF4	; 244
   10c16:	af 4f       	sbci	r26, 0xFF	; 255
   10c18:	bf 4f       	sbci	r27, 0xFF	; 255
   10c1a:	0c f4       	brge	.+2      	; 0x10c1e <task_twi1_baro+0xa22>
   10c1c:	5a c1       	rjmp	.+692    	; 0x10ed2 <task_twi1_baro+0xcd6>
   10c1e:	89 81       	ldd	r24, Y+1	; 0x01
   10c20:	9a 81       	ldd	r25, Y+2	; 0x02
   10c22:	ab 81       	ldd	r26, Y+3	; 0x03
   10c24:	bc 81       	ldd	r27, Y+4	; 0x04
   10c26:	80 34       	cpi	r24, 0x40	; 64
   10c28:	9f 41       	sbci	r25, 0x1F	; 31
   10c2a:	a1 05       	cpc	r26, r1
   10c2c:	b1 05       	cpc	r27, r1
   10c2e:	0c f0       	brlt	.+2      	; 0x10c32 <task_twi1_baro+0xa36>
   10c30:	50 c1       	rjmp	.+672    	; 0x10ed2 <task_twi1_baro+0xcd6>
   10c32:	ce 01       	movw	r24, r28
   10c34:	ce 96       	adiw	r24, 0x3e	; 62
   10c36:	fc 01       	movw	r30, r24
   10c38:	80 81       	ld	r24, Z
   10c3a:	91 81       	ldd	r25, Z+1	; 0x01
   10c3c:	a2 81       	ldd	r26, Z+2	; 0x02
   10c3e:	b3 81       	ldd	r27, Z+3	; 0x03
   10c40:	81 33       	cpi	r24, 0x31	; 49
   10c42:	95 47       	sbci	r25, 0x75	; 117
   10c44:	a1 05       	cpc	r26, r1
   10c46:	b1 05       	cpc	r27, r1
   10c48:	0c f4       	brge	.+2      	; 0x10c4c <task_twi1_baro+0xa50>
   10c4a:	43 c1       	rjmp	.+646    	; 0x10ed2 <task_twi1_baro+0xcd6>
   10c4c:	ce 01       	movw	r24, r28
   10c4e:	ce 96       	adiw	r24, 0x3e	; 62
   10c50:	fc 01       	movw	r30, r24
   10c52:	80 81       	ld	r24, Z
   10c54:	91 81       	ldd	r25, Z+1	; 0x01
   10c56:	a2 81       	ldd	r26, Z+2	; 0x02
   10c58:	b3 81       	ldd	r27, Z+3	; 0x03
   10c5a:	80 3c       	cpi	r24, 0xC0	; 192
   10c5c:	94 4d       	sbci	r25, 0xD4	; 212
   10c5e:	a1 40       	sbci	r26, 0x01	; 1
   10c60:	b1 05       	cpc	r27, r1
   10c62:	0c f0       	brlt	.+2      	; 0x10c66 <task_twi1_baro+0xa6a>
   10c64:	36 c1       	rjmp	.+620    	; 0x10ed2 <task_twi1_baro+0xcd6>
			/* Setting the global values */
			{
				irqflags_t flags = cpu_irq_save();
   10c66:	8e 01       	movw	r16, r28
   10c68:	0e 5b       	subi	r16, 0xBE	; 190
   10c6a:	1f 4f       	sbci	r17, 0xFF	; 255
   10c6c:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
   10c70:	f8 01       	movw	r30, r16
   10c72:	80 83       	st	Z, r24
				g_twi1_baro_temp_100	= temp;
   10c74:	89 81       	ldd	r24, Y+1	; 0x01
   10c76:	9a 81       	ldd	r25, Y+2	; 0x02
   10c78:	ab 81       	ldd	r26, Y+3	; 0x03
   10c7a:	bc 81       	ldd	r27, Y+4	; 0x04
   10c7c:	80 93 88 28 	sts	0x2888, r24	; 0x802888 <g_twi1_baro_temp_100>
   10c80:	90 93 89 28 	sts	0x2889, r25	; 0x802889 <g_twi1_baro_temp_100+0x1>
   10c84:	a0 93 8a 28 	sts	0x288A, r26	; 0x80288a <g_twi1_baro_temp_100+0x2>
   10c88:	b0 93 8b 28 	sts	0x288B, r27	; 0x80288b <g_twi1_baro_temp_100+0x3>
				g_twi1_baro_p_100		= l_p;
   10c8c:	ce 01       	movw	r24, r28
   10c8e:	ce 96       	adiw	r24, 0x3e	; 62
   10c90:	fc 01       	movw	r30, r24
   10c92:	80 81       	ld	r24, Z
   10c94:	91 81       	ldd	r25, Z+1	; 0x01
   10c96:	a2 81       	ldd	r26, Z+2	; 0x02
   10c98:	b3 81       	ldd	r27, Z+3	; 0x03
   10c9a:	80 93 8c 28 	sts	0x288C, r24	; 0x80288c <g_twi1_baro_p_100>
   10c9e:	90 93 8d 28 	sts	0x288D, r25	; 0x80288d <g_twi1_baro_p_100+0x1>
   10ca2:	a0 93 8e 28 	sts	0x288E, r26	; 0x80288e <g_twi1_baro_p_100+0x2>
   10ca6:	b0 93 8f 28 	sts	0x288F, r27	; 0x80288f <g_twi1_baro_p_100+0x3>
				cpu_irq_restore(flags);
   10caa:	ce 01       	movw	r24, r28
   10cac:	8e 5b       	subi	r24, 0xBE	; 190
   10cae:	9f 4f       	sbci	r25, 0xFF	; 255
   10cb0:	fc 01       	movw	r30, r24
   10cb2:	80 81       	ld	r24, Z
   10cb4:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
			}

			irqflags_t flags = cpu_irq_save();
   10cb8:	8e 01       	movw	r16, r28
   10cba:	0d 5b       	subi	r16, 0xBD	; 189
   10cbc:	1f 4f       	sbci	r17, 0xFF	; 255
   10cbe:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
   10cc2:	f8 01       	movw	r30, r16
   10cc4:	80 83       	st	Z, r24
			int16_t l_qnh_height_m			= g_qnh_height_m;
   10cc6:	ce 01       	movw	r24, r28
   10cc8:	8c 5b       	subi	r24, 0xBC	; 188
   10cca:	9f 4f       	sbci	r25, 0xFF	; 255
   10ccc:	20 91 1f 29 	lds	r18, 0x291F	; 0x80291f <g_qnh_height_m>
   10cd0:	30 91 20 29 	lds	r19, 0x2920	; 0x802920 <g_qnh_height_m+0x1>
   10cd4:	fc 01       	movw	r30, r24
   10cd6:	20 83       	st	Z, r18
   10cd8:	31 83       	std	Z+1, r19	; 0x01
			int32_t l_twi1_baro_temp_100	= g_twi1_baro_temp_100;
   10cda:	9e 01       	movw	r18, r28
   10cdc:	2a 5b       	subi	r18, 0xBA	; 186
   10cde:	3f 4f       	sbci	r19, 0xFF	; 255
   10ce0:	80 91 88 28 	lds	r24, 0x2888	; 0x802888 <g_twi1_baro_temp_100>
   10ce4:	90 91 89 28 	lds	r25, 0x2889	; 0x802889 <g_twi1_baro_temp_100+0x1>
   10ce8:	a0 91 8a 28 	lds	r26, 0x288A	; 0x80288a <g_twi1_baro_temp_100+0x2>
   10cec:	b0 91 8b 28 	lds	r27, 0x288B	; 0x80288b <g_twi1_baro_temp_100+0x3>
   10cf0:	f9 01       	movw	r30, r18
   10cf2:	80 83       	st	Z, r24
   10cf4:	91 83       	std	Z+1, r25	; 0x01
   10cf6:	a2 83       	std	Z+2, r26	; 0x02
   10cf8:	b3 83       	std	Z+3, r27	; 0x03
			cpu_irq_restore(flags);
   10cfa:	ce 01       	movw	r24, r28
   10cfc:	8d 5b       	subi	r24, 0xBD	; 189
   10cfe:	9f 4f       	sbci	r25, 0xFF	; 255
   10d00:	fc 01       	movw	r30, r24
   10d02:	80 81       	ld	r24, Z
   10d04:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>

			/* A valid height value (3D navigation) seems to be access able */
			if (s_p != l_p) {
   10d08:	20 91 6b 22 	lds	r18, 0x226B	; 0x80226b <s_p.8354>
   10d0c:	30 91 6c 22 	lds	r19, 0x226C	; 0x80226c <s_p.8354+0x1>
   10d10:	40 91 6d 22 	lds	r20, 0x226D	; 0x80226d <s_p.8354+0x2>
   10d14:	50 91 6e 22 	lds	r21, 0x226E	; 0x80226e <s_p.8354+0x3>
   10d18:	ce 01       	movw	r24, r28
   10d1a:	ce 96       	adiw	r24, 0x3e	; 62
   10d1c:	fc 01       	movw	r30, r24
   10d1e:	80 81       	ld	r24, Z
   10d20:	91 81       	ldd	r25, Z+1	; 0x01
   10d22:	a2 81       	ldd	r26, Z+2	; 0x02
   10d24:	b3 81       	ldd	r27, Z+3	; 0x03
   10d26:	28 17       	cp	r18, r24
   10d28:	39 07       	cpc	r19, r25
   10d2a:	4a 07       	cpc	r20, r26
   10d2c:	5b 07       	cpc	r21, r27
   10d2e:	09 f4       	brne	.+2      	; 0x10d32 <task_twi1_baro+0xb36>
   10d30:	d0 c0       	rjmp	.+416    	; 0x10ed2 <task_twi1_baro+0xcd6>
				float a_m_h		= 0.0065f * l_qnh_height_m;
   10d32:	ce 01       	movw	r24, r28
   10d34:	8c 5b       	subi	r24, 0xBC	; 188
   10d36:	9f 4f       	sbci	r25, 0xFF	; 255
   10d38:	fc 01       	movw	r30, r24
   10d3a:	80 81       	ld	r24, Z
   10d3c:	91 81       	ldd	r25, Z+1	; 0x01
   10d3e:	09 2e       	mov	r0, r25
   10d40:	00 0c       	add	r0, r0
   10d42:	aa 0b       	sbc	r26, r26
   10d44:	bb 0b       	sbc	r27, r27
   10d46:	bc 01       	movw	r22, r24
   10d48:	cd 01       	movw	r24, r26
   10d4a:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   10d4e:	dc 01       	movw	r26, r24
   10d50:	cb 01       	movw	r24, r22
   10d52:	8e 01       	movw	r16, r28
   10d54:	06 5b       	subi	r16, 0xB6	; 182
   10d56:	1f 4f       	sbci	r17, 0xFF	; 255
   10d58:	24 ef       	ldi	r18, 0xF4	; 244
   10d5a:	3d ef       	ldi	r19, 0xFD	; 253
   10d5c:	44 ed       	ldi	r20, 0xD4	; 212
   10d5e:	5b e3       	ldi	r21, 0x3B	; 59
   10d60:	bc 01       	movw	r22, r24
   10d62:	cd 01       	movw	r24, r26
   10d64:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   10d68:	dc 01       	movw	r26, r24
   10d6a:	cb 01       	movw	r24, r22
   10d6c:	f8 01       	movw	r30, r16
   10d6e:	80 83       	st	Z, r24
   10d70:	91 83       	std	Z+1, r25	; 0x01
   10d72:	a2 83       	std	Z+2, r26	; 0x02
   10d74:	b3 83       	std	Z+3, r27	; 0x03
				float Th0		= C_0DEGC_K + (l_twi1_baro_temp_100 / 100.f);
   10d76:	ce 01       	movw	r24, r28
   10d78:	8a 5b       	subi	r24, 0xBA	; 186
   10d7a:	9f 4f       	sbci	r25, 0xFF	; 255
   10d7c:	fc 01       	movw	r30, r24
   10d7e:	60 81       	ld	r22, Z
   10d80:	71 81       	ldd	r23, Z+1	; 0x01
   10d82:	82 81       	ldd	r24, Z+2	; 0x02
   10d84:	93 81       	ldd	r25, Z+3	; 0x03
   10d86:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   10d8a:	dc 01       	movw	r26, r24
   10d8c:	cb 01       	movw	r24, r22
   10d8e:	20 e0       	ldi	r18, 0x00	; 0
   10d90:	30 e0       	ldi	r19, 0x00	; 0
   10d92:	48 ec       	ldi	r20, 0xC8	; 200
   10d94:	52 e4       	ldi	r21, 0x42	; 66
   10d96:	bc 01       	movw	r22, r24
   10d98:	cd 01       	movw	r24, r26
   10d9a:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   10d9e:	dc 01       	movw	r26, r24
   10da0:	cb 01       	movw	r24, r22
   10da2:	8e 01       	movw	r16, r28
   10da4:	02 5b       	subi	r16, 0xB2	; 178
   10da6:	1f 4f       	sbci	r17, 0xFF	; 255
   10da8:	23 e3       	ldi	r18, 0x33	; 51
   10daa:	33 e9       	ldi	r19, 0x93	; 147
   10dac:	48 e8       	ldi	r20, 0x88	; 136
   10dae:	53 e4       	ldi	r21, 0x43	; 67
   10db0:	bc 01       	movw	r22, r24
   10db2:	cd 01       	movw	r24, r26
   10db4:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   10db8:	dc 01       	movw	r26, r24
   10dba:	cb 01       	movw	r24, r22
   10dbc:	f8 01       	movw	r30, r16
   10dbe:	80 83       	st	Z, r24
   10dc0:	91 83       	std	Z+1, r25	; 0x01
   10dc2:	a2 83       	std	Z+2, r26	; 0x02
   10dc4:	b3 83       	std	Z+3, r27	; 0x03
				float term		= 1.f + (a_m_h / Th0);
   10dc6:	ce 01       	movw	r24, r28
   10dc8:	86 5b       	subi	r24, 0xB6	; 182
   10dca:	9f 4f       	sbci	r25, 0xFF	; 255
   10dcc:	9e 01       	movw	r18, r28
   10dce:	22 5b       	subi	r18, 0xB2	; 178
   10dd0:	3f 4f       	sbci	r19, 0xFF	; 255
   10dd2:	f9 01       	movw	r30, r18
   10dd4:	20 81       	ld	r18, Z
   10dd6:	31 81       	ldd	r19, Z+1	; 0x01
   10dd8:	42 81       	ldd	r20, Z+2	; 0x02
   10dda:	53 81       	ldd	r21, Z+3	; 0x03
   10ddc:	fc 01       	movw	r30, r24
   10dde:	60 81       	ld	r22, Z
   10de0:	71 81       	ldd	r23, Z+1	; 0x01
   10de2:	82 81       	ldd	r24, Z+2	; 0x02
   10de4:	93 81       	ldd	r25, Z+3	; 0x03
   10de6:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   10dea:	dc 01       	movw	r26, r24
   10dec:	cb 01       	movw	r24, r22
   10dee:	8e 01       	movw	r16, r28
   10df0:	0e 5a       	subi	r16, 0xAE	; 174
   10df2:	1f 4f       	sbci	r17, 0xFF	; 255
   10df4:	20 e0       	ldi	r18, 0x00	; 0
   10df6:	30 e0       	ldi	r19, 0x00	; 0
   10df8:	40 e8       	ldi	r20, 0x80	; 128
   10dfa:	5f e3       	ldi	r21, 0x3F	; 63
   10dfc:	bc 01       	movw	r22, r24
   10dfe:	cd 01       	movw	r24, r26
   10e00:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   10e04:	dc 01       	movw	r26, r24
   10e06:	cb 01       	movw	r24, r22
   10e08:	f8 01       	movw	r30, r16
   10e0a:	80 83       	st	Z, r24
   10e0c:	91 83       	std	Z+1, r25	; 0x01
   10e0e:	a2 83       	std	Z+2, r26	; 0x02
   10e10:	b3 83       	std	Z+3, r27	; 0x03
				l_p_h			= l_p * pow(term, 5.255f);
   10e12:	ce 01       	movw	r24, r28
   10e14:	ce 96       	adiw	r24, 0x3e	; 62
   10e16:	fc 01       	movw	r30, r24
   10e18:	60 81       	ld	r22, Z
   10e1a:	71 81       	ldd	r23, Z+1	; 0x01
   10e1c:	82 81       	ldd	r24, Z+2	; 0x02
   10e1e:	93 81       	ldd	r25, Z+3	; 0x03
   10e20:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   10e24:	6b 01       	movw	r12, r22
   10e26:	7c 01       	movw	r14, r24
   10e28:	ce 01       	movw	r24, r28
   10e2a:	8e 5a       	subi	r24, 0xAE	; 174
   10e2c:	9f 4f       	sbci	r25, 0xFF	; 255
   10e2e:	fc 01       	movw	r30, r24
   10e30:	80 81       	ld	r24, Z
   10e32:	91 81       	ldd	r25, Z+1	; 0x01
   10e34:	a2 81       	ldd	r26, Z+2	; 0x02
   10e36:	b3 81       	ldd	r27, Z+3	; 0x03
   10e38:	26 ef       	ldi	r18, 0xF6	; 246
   10e3a:	38 e2       	ldi	r19, 0x28	; 40
   10e3c:	48 ea       	ldi	r20, 0xA8	; 168
   10e3e:	50 e4       	ldi	r21, 0x40	; 64
   10e40:	bc 01       	movw	r22, r24
   10e42:	cd 01       	movw	r24, r26
   10e44:	0f 94 c4 28 	call	0x25188	; 0x25188 <pow>
   10e48:	dc 01       	movw	r26, r24
   10e4a:	cb 01       	movw	r24, r22
   10e4c:	9c 01       	movw	r18, r24
   10e4e:	ad 01       	movw	r20, r26
   10e50:	c7 01       	movw	r24, r14
   10e52:	b6 01       	movw	r22, r12
   10e54:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   10e58:	dc 01       	movw	r26, r24
   10e5a:	cb 01       	movw	r24, r22
   10e5c:	8e 01       	movw	r16, r28
   10e5e:	0a 5a       	subi	r16, 0xAA	; 170
   10e60:	1f 4f       	sbci	r17, 0xFF	; 255
   10e62:	bc 01       	movw	r22, r24
   10e64:	cd 01       	movw	r24, r26
   10e66:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   10e6a:	dc 01       	movw	r26, r24
   10e6c:	cb 01       	movw	r24, r22
   10e6e:	f8 01       	movw	r30, r16
   10e70:	80 83       	st	Z, r24
   10e72:	91 83       	std	Z+1, r25	; 0x01
   10e74:	a2 83       	std	Z+2, r26	; 0x02
   10e76:	b3 83       	std	Z+3, r27	; 0x03

				/* Setting the global values */
				{
					irqflags_t flags = cpu_irq_save();
   10e78:	8e 01       	movw	r16, r28
   10e7a:	06 5a       	subi	r16, 0xA6	; 166
   10e7c:	1f 4f       	sbci	r17, 0xFF	; 255
   10e7e:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
   10e82:	f8 01       	movw	r30, r16
   10e84:	80 83       	st	Z, r24
					g_qnh_p_h_100 = l_p_h;
   10e86:	ce 01       	movw	r24, r28
   10e88:	8a 5a       	subi	r24, 0xAA	; 170
   10e8a:	9f 4f       	sbci	r25, 0xFF	; 255
   10e8c:	fc 01       	movw	r30, r24
   10e8e:	80 81       	ld	r24, Z
   10e90:	91 81       	ldd	r25, Z+1	; 0x01
   10e92:	a2 81       	ldd	r26, Z+2	; 0x02
   10e94:	b3 81       	ldd	r27, Z+3	; 0x03
   10e96:	80 93 21 29 	sts	0x2921, r24	; 0x802921 <g_qnh_p_h_100>
   10e9a:	90 93 22 29 	sts	0x2922, r25	; 0x802922 <g_qnh_p_h_100+0x1>
   10e9e:	a0 93 23 29 	sts	0x2923, r26	; 0x802923 <g_qnh_p_h_100+0x2>
   10ea2:	b0 93 24 29 	sts	0x2924, r27	; 0x802924 <g_qnh_p_h_100+0x3>
					cpu_irq_restore(flags);
   10ea6:	ce 01       	movw	r24, r28
   10ea8:	86 5a       	subi	r24, 0xA6	; 166
   10eaa:	9f 4f       	sbci	r25, 0xFF	; 255
   10eac:	fc 01       	movw	r30, r24
   10eae:	80 81       	ld	r24, Z
   10eb0:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
				}

				s_p = l_p;
   10eb4:	ce 01       	movw	r24, r28
   10eb6:	ce 96       	adiw	r24, 0x3e	; 62
   10eb8:	fc 01       	movw	r30, r24
   10eba:	80 81       	ld	r24, Z
   10ebc:	91 81       	ldd	r25, Z+1	; 0x01
   10ebe:	a2 81       	ldd	r26, Z+2	; 0x02
   10ec0:	b3 81       	ldd	r27, Z+3	; 0x03
   10ec2:	80 93 6b 22 	sts	0x226B, r24	; 0x80226b <s_p.8354>
   10ec6:	90 93 6c 22 	sts	0x226C, r25	; 0x80226c <s_p.8354+0x1>
   10eca:	a0 93 6d 22 	sts	0x226D, r26	; 0x80226d <s_p.8354+0x2>
   10ece:	b0 93 6e 22 	sts	0x226E, r27	; 0x80226e <s_p.8354+0x3>
			}
		}
	}
}
   10ed2:	00 00       	nop
   10ed4:	c6 56       	subi	r28, 0x66	; 102
   10ed6:	df 4f       	sbci	r29, 0xFF	; 255
   10ed8:	cd bf       	out	0x3d, r28	; 61
   10eda:	de bf       	out	0x3e, r29	; 62
   10edc:	df 91       	pop	r29
   10ede:	cf 91       	pop	r28
   10ee0:	1f 91       	pop	r17
   10ee2:	0f 91       	pop	r16
   10ee4:	ff 90       	pop	r15
   10ee6:	ef 90       	pop	r14
   10ee8:	df 90       	pop	r13
   10eea:	cf 90       	pop	r12
   10eec:	bf 90       	pop	r11
   10eee:	af 90       	pop	r10
   10ef0:	9f 90       	pop	r9
   10ef2:	8f 90       	pop	r8
   10ef4:	7f 90       	pop	r7
   10ef6:	6f 90       	pop	r6
   10ef8:	5f 90       	pop	r5
   10efa:	4f 90       	pop	r4
   10efc:	3f 90       	pop	r3
   10efe:	2f 90       	pop	r2
   10f00:	08 95       	ret

00010f02 <task_twi2_lcd_cls>:
	}
}
#endif

void task_twi2_lcd_cls(void)
{
   10f02:	2f 92       	push	r2
   10f04:	3f 92       	push	r3
   10f06:	4f 92       	push	r4
   10f08:	5f 92       	push	r5
   10f0a:	6f 92       	push	r6
   10f0c:	7f 92       	push	r7
   10f0e:	8f 92       	push	r8
   10f10:	9f 92       	push	r9
   10f12:	af 92       	push	r10
   10f14:	bf 92       	push	r11
   10f16:	cf 92       	push	r12
   10f18:	df 92       	push	r13
   10f1a:	ef 92       	push	r14
   10f1c:	ff 92       	push	r15
   10f1e:	0f 93       	push	r16
   10f20:	1f 93       	push	r17
   10f22:	cf 93       	push	r28
   10f24:	df 93       	push	r29
   10f26:	cd b7       	in	r28, 0x3d	; 61
   10f28:	de b7       	in	r29, 0x3e	; 62
	if (twi2_waitUntilReady(true)) {
   10f2a:	81 e0       	ldi	r24, 0x01	; 1
   10f2c:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   10f30:	88 23       	and	r24, r24
   10f32:	09 f4       	brne	.+2      	; 0x10f36 <task_twi2_lcd_cls+0x34>
   10f34:	7b c0       	rjmp	.+246    	; 0x1102c <task_twi2_lcd_cls+0x12a>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_CLS;
   10f36:	81 e1       	ldi	r24, 0x11	; 17
   10f38:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_packet.length = 0;
   10f3c:	10 92 36 20 	sts	0x2036, r1	; 0x802036 <g_twi2_packet+0x8>
   10f40:	10 92 37 20 	sts	0x2037, r1	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   10f44:	6e e2       	ldi	r22, 0x2E	; 46
   10f46:	70 e2       	ldi	r23, 0x20	; 32
   10f48:	80 e8       	ldi	r24, 0x80	; 128
   10f4a:	94 e0       	ldi	r25, 0x04	; 4
   10f4c:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   10f50:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
   10f54:	dc 01       	movw	r26, r24
   10f56:	cb 01       	movw	r24, r22
   10f58:	1c 01       	movw	r2, r24
   10f5a:	2d 01       	movw	r4, r26
   10f5c:	61 2c       	mov	r6, r1
   10f5e:	71 2c       	mov	r7, r1
   10f60:	43 01       	movw	r8, r6
   10f62:	0f 2e       	mov	r0, r31
   10f64:	f6 e0       	ldi	r31, 0x06	; 6
   10f66:	af 2e       	mov	r10, r31
   10f68:	f0 2d       	mov	r31, r0
   10f6a:	b1 2c       	mov	r11, r1
   10f6c:	c1 2c       	mov	r12, r1
   10f6e:	d1 2c       	mov	r13, r1
   10f70:	e1 2c       	mov	r14, r1
   10f72:	f1 2c       	mov	r15, r1
   10f74:	00 e0       	ldi	r16, 0x00	; 0
   10f76:	10 e0       	ldi	r17, 0x00	; 0
   10f78:	22 2d       	mov	r18, r2
   10f7a:	33 2d       	mov	r19, r3
   10f7c:	44 2d       	mov	r20, r4
   10f7e:	55 2d       	mov	r21, r5
   10f80:	66 2d       	mov	r22, r6
   10f82:	77 2d       	mov	r23, r7
   10f84:	88 2d       	mov	r24, r8
   10f86:	99 2d       	mov	r25, r9
   10f88:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
   10f8c:	22 2e       	mov	r2, r18
   10f8e:	33 2e       	mov	r3, r19
   10f90:	44 2e       	mov	r4, r20
   10f92:	55 2e       	mov	r5, r21
   10f94:	66 2e       	mov	r6, r22
   10f96:	77 2e       	mov	r7, r23
   10f98:	88 2e       	mov	r8, r24
   10f9a:	99 2e       	mov	r9, r25
   10f9c:	a2 2c       	mov	r10, r2
   10f9e:	b3 2c       	mov	r11, r3
   10fa0:	c4 2c       	mov	r12, r4
   10fa2:	d5 2c       	mov	r13, r5
   10fa4:	e6 2c       	mov	r14, r6
   10fa6:	f7 2c       	mov	r15, r7
   10fa8:	08 2d       	mov	r16, r8
   10faa:	19 2d       	mov	r17, r9
   10fac:	2a 2d       	mov	r18, r10
   10fae:	3b 2d       	mov	r19, r11
   10fb0:	4c 2d       	mov	r20, r12
   10fb2:	5d 2d       	mov	r21, r13
   10fb4:	6e 2d       	mov	r22, r14
   10fb6:	7f 2d       	mov	r23, r15
   10fb8:	80 2f       	mov	r24, r16
   10fba:	91 2f       	mov	r25, r17
   10fbc:	21 5c       	subi	r18, 0xC1	; 193
   10fbe:	3d 4b       	sbci	r19, 0xBD	; 189
   10fc0:	40 4f       	sbci	r20, 0xF0	; 240
   10fc2:	5f 4f       	sbci	r21, 0xFF	; 255
   10fc4:	6f 4f       	sbci	r22, 0xFF	; 255
   10fc6:	7f 4f       	sbci	r23, 0xFF	; 255
   10fc8:	8f 4f       	sbci	r24, 0xFF	; 255
   10fca:	9f 4f       	sbci	r25, 0xFF	; 255
   10fcc:	a2 2e       	mov	r10, r18
   10fce:	b3 2e       	mov	r11, r19
   10fd0:	c4 2e       	mov	r12, r20
   10fd2:	d5 2e       	mov	r13, r21
   10fd4:	e6 2e       	mov	r14, r22
   10fd6:	f7 2e       	mov	r15, r23
   10fd8:	08 2f       	mov	r16, r24
   10fda:	19 2f       	mov	r17, r25
   10fdc:	2a 2d       	mov	r18, r10
   10fde:	3b 2d       	mov	r19, r11
   10fe0:	4c 2d       	mov	r20, r12
   10fe2:	5d 2d       	mov	r21, r13
   10fe4:	6e 2d       	mov	r22, r14
   10fe6:	7f 2d       	mov	r23, r15
   10fe8:	80 2f       	mov	r24, r16
   10fea:	91 2f       	mov	r25, r17
   10fec:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
   10ff0:	dc 01       	movw	r26, r24
   10ff2:	cb 01       	movw	r24, r22
   10ff4:	20 e0       	ldi	r18, 0x00	; 0
   10ff6:	34 e2       	ldi	r19, 0x24	; 36
   10ff8:	44 e7       	ldi	r20, 0x74	; 116
   10ffa:	59 e4       	ldi	r21, 0x49	; 73
   10ffc:	bc 01       	movw	r22, r24
   10ffe:	cd 01       	movw	r24, r26
   11000:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   11004:	dc 01       	movw	r26, r24
   11006:	cb 01       	movw	r24, r22
   11008:	bc 01       	movw	r22, r24
   1100a:	cd 01       	movw	r24, r26
   1100c:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
   11010:	a2 2e       	mov	r10, r18
   11012:	b3 2e       	mov	r11, r19
   11014:	c4 2e       	mov	r12, r20
   11016:	d5 2e       	mov	r13, r21
   11018:	e6 2e       	mov	r14, r22
   1101a:	f7 2e       	mov	r15, r23
   1101c:	08 2f       	mov	r16, r24
   1101e:	19 2f       	mov	r17, r25
   11020:	d6 01       	movw	r26, r12
   11022:	c5 01       	movw	r24, r10
   11024:	bc 01       	movw	r22, r24
   11026:	cd 01       	movw	r24, r26
   11028:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
	}
}
   1102c:	00 00       	nop
   1102e:	df 91       	pop	r29
   11030:	cf 91       	pop	r28
   11032:	1f 91       	pop	r17
   11034:	0f 91       	pop	r16
   11036:	ff 90       	pop	r15
   11038:	ef 90       	pop	r14
   1103a:	df 90       	pop	r13
   1103c:	cf 90       	pop	r12
   1103e:	bf 90       	pop	r11
   11040:	af 90       	pop	r10
   11042:	9f 90       	pop	r9
   11044:	8f 90       	pop	r8
   11046:	7f 90       	pop	r7
   11048:	6f 90       	pop	r6
   1104a:	5f 90       	pop	r5
   1104c:	4f 90       	pop	r4
   1104e:	3f 90       	pop	r3
   11050:	2f 90       	pop	r2
   11052:	08 95       	ret

00011054 <task_twi2_lcd_pos_xy>:

void task_twi2_lcd_pos_xy(uint8_t x, uint8_t y)
{
   11054:	2f 92       	push	r2
   11056:	3f 92       	push	r3
   11058:	4f 92       	push	r4
   1105a:	5f 92       	push	r5
   1105c:	6f 92       	push	r6
   1105e:	7f 92       	push	r7
   11060:	8f 92       	push	r8
   11062:	9f 92       	push	r9
   11064:	af 92       	push	r10
   11066:	bf 92       	push	r11
   11068:	cf 92       	push	r12
   1106a:	df 92       	push	r13
   1106c:	ef 92       	push	r14
   1106e:	ff 92       	push	r15
   11070:	0f 93       	push	r16
   11072:	1f 93       	push	r17
   11074:	cf 93       	push	r28
   11076:	df 93       	push	r29
   11078:	1f 92       	push	r1
   1107a:	1f 92       	push	r1
   1107c:	cd b7       	in	r28, 0x3d	; 61
   1107e:	de b7       	in	r29, 0x3e	; 62
   11080:	89 83       	std	Y+1, r24	; 0x01
   11082:	6a 83       	std	Y+2, r22	; 0x02
	if (twi2_waitUntilReady(false)) {
   11084:	80 e0       	ldi	r24, 0x00	; 0
   11086:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   1108a:	88 23       	and	r24, r24
   1108c:	09 f4       	brne	.+2      	; 0x11090 <task_twi2_lcd_pos_xy+0x3c>
   1108e:	83 c0       	rjmp	.+262    	; 0x11196 <task_twi2_lcd_pos_xy+0x142>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_POS_X_Y;
   11090:	80 e2       	ldi	r24, 0x20	; 32
   11092:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = x;
   11096:	89 81       	ldd	r24, Y+1	; 0x01
   11098:	80 93 40 2b 	sts	0x2B40, r24	; 0x802b40 <g_twi2_m_data>
		g_twi2_m_data[1] = y;
   1109c:	8a 81       	ldd	r24, Y+2	; 0x02
   1109e:	80 93 41 2b 	sts	0x2B41, r24	; 0x802b41 <g_twi2_m_data+0x1>
		g_twi2_packet.length = 2;
   110a2:	82 e0       	ldi	r24, 0x02	; 2
   110a4:	90 e0       	ldi	r25, 0x00	; 0
   110a6:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   110aa:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   110ae:	6e e2       	ldi	r22, 0x2E	; 46
   110b0:	70 e2       	ldi	r23, 0x20	; 32
   110b2:	80 e8       	ldi	r24, 0x80	; 128
   110b4:	94 e0       	ldi	r25, 0x04	; 4
   110b6:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   110ba:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
   110be:	dc 01       	movw	r26, r24
   110c0:	cb 01       	movw	r24, r22
   110c2:	1c 01       	movw	r2, r24
   110c4:	2d 01       	movw	r4, r26
   110c6:	61 2c       	mov	r6, r1
   110c8:	71 2c       	mov	r7, r1
   110ca:	43 01       	movw	r8, r6
   110cc:	0f 2e       	mov	r0, r31
   110ce:	f6 e0       	ldi	r31, 0x06	; 6
   110d0:	af 2e       	mov	r10, r31
   110d2:	f0 2d       	mov	r31, r0
   110d4:	b1 2c       	mov	r11, r1
   110d6:	c1 2c       	mov	r12, r1
   110d8:	d1 2c       	mov	r13, r1
   110da:	e1 2c       	mov	r14, r1
   110dc:	f1 2c       	mov	r15, r1
   110de:	00 e0       	ldi	r16, 0x00	; 0
   110e0:	10 e0       	ldi	r17, 0x00	; 0
   110e2:	22 2d       	mov	r18, r2
   110e4:	33 2d       	mov	r19, r3
   110e6:	44 2d       	mov	r20, r4
   110e8:	55 2d       	mov	r21, r5
   110ea:	66 2d       	mov	r22, r6
   110ec:	77 2d       	mov	r23, r7
   110ee:	88 2d       	mov	r24, r8
   110f0:	99 2d       	mov	r25, r9
   110f2:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
   110f6:	22 2e       	mov	r2, r18
   110f8:	33 2e       	mov	r3, r19
   110fa:	44 2e       	mov	r4, r20
   110fc:	55 2e       	mov	r5, r21
   110fe:	66 2e       	mov	r6, r22
   11100:	77 2e       	mov	r7, r23
   11102:	88 2e       	mov	r8, r24
   11104:	99 2e       	mov	r9, r25
   11106:	a2 2c       	mov	r10, r2
   11108:	b3 2c       	mov	r11, r3
   1110a:	c4 2c       	mov	r12, r4
   1110c:	d5 2c       	mov	r13, r5
   1110e:	e6 2c       	mov	r14, r6
   11110:	f7 2c       	mov	r15, r7
   11112:	08 2d       	mov	r16, r8
   11114:	19 2d       	mov	r17, r9
   11116:	2a 2d       	mov	r18, r10
   11118:	3b 2d       	mov	r19, r11
   1111a:	4c 2d       	mov	r20, r12
   1111c:	5d 2d       	mov	r21, r13
   1111e:	6e 2d       	mov	r22, r14
   11120:	7f 2d       	mov	r23, r15
   11122:	80 2f       	mov	r24, r16
   11124:	91 2f       	mov	r25, r17
   11126:	21 5c       	subi	r18, 0xC1	; 193
   11128:	3d 4b       	sbci	r19, 0xBD	; 189
   1112a:	40 4f       	sbci	r20, 0xF0	; 240
   1112c:	5f 4f       	sbci	r21, 0xFF	; 255
   1112e:	6f 4f       	sbci	r22, 0xFF	; 255
   11130:	7f 4f       	sbci	r23, 0xFF	; 255
   11132:	8f 4f       	sbci	r24, 0xFF	; 255
   11134:	9f 4f       	sbci	r25, 0xFF	; 255
   11136:	a2 2e       	mov	r10, r18
   11138:	b3 2e       	mov	r11, r19
   1113a:	c4 2e       	mov	r12, r20
   1113c:	d5 2e       	mov	r13, r21
   1113e:	e6 2e       	mov	r14, r22
   11140:	f7 2e       	mov	r15, r23
   11142:	08 2f       	mov	r16, r24
   11144:	19 2f       	mov	r17, r25
   11146:	2a 2d       	mov	r18, r10
   11148:	3b 2d       	mov	r19, r11
   1114a:	4c 2d       	mov	r20, r12
   1114c:	5d 2d       	mov	r21, r13
   1114e:	6e 2d       	mov	r22, r14
   11150:	7f 2d       	mov	r23, r15
   11152:	80 2f       	mov	r24, r16
   11154:	91 2f       	mov	r25, r17
   11156:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
   1115a:	dc 01       	movw	r26, r24
   1115c:	cb 01       	movw	r24, r22
   1115e:	20 e0       	ldi	r18, 0x00	; 0
   11160:	34 e2       	ldi	r19, 0x24	; 36
   11162:	44 e7       	ldi	r20, 0x74	; 116
   11164:	59 e4       	ldi	r21, 0x49	; 73
   11166:	bc 01       	movw	r22, r24
   11168:	cd 01       	movw	r24, r26
   1116a:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   1116e:	dc 01       	movw	r26, r24
   11170:	cb 01       	movw	r24, r22
   11172:	bc 01       	movw	r22, r24
   11174:	cd 01       	movw	r24, r26
   11176:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
   1117a:	a2 2e       	mov	r10, r18
   1117c:	b3 2e       	mov	r11, r19
   1117e:	c4 2e       	mov	r12, r20
   11180:	d5 2e       	mov	r13, r21
   11182:	e6 2e       	mov	r14, r22
   11184:	f7 2e       	mov	r15, r23
   11186:	08 2f       	mov	r16, r24
   11188:	19 2f       	mov	r17, r25
   1118a:	d6 01       	movw	r26, r12
   1118c:	c5 01       	movw	r24, r10
   1118e:	bc 01       	movw	r22, r24
   11190:	cd 01       	movw	r24, r26
   11192:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
	}
}
   11196:	00 00       	nop
   11198:	0f 90       	pop	r0
   1119a:	0f 90       	pop	r0
   1119c:	df 91       	pop	r29
   1119e:	cf 91       	pop	r28
   111a0:	1f 91       	pop	r17
   111a2:	0f 91       	pop	r16
   111a4:	ff 90       	pop	r15
   111a6:	ef 90       	pop	r14
   111a8:	df 90       	pop	r13
   111aa:	cf 90       	pop	r12
   111ac:	bf 90       	pop	r11
   111ae:	af 90       	pop	r10
   111b0:	9f 90       	pop	r9
   111b2:	8f 90       	pop	r8
   111b4:	7f 90       	pop	r7
   111b6:	6f 90       	pop	r6
   111b8:	5f 90       	pop	r5
   111ba:	4f 90       	pop	r4
   111bc:	3f 90       	pop	r3
   111be:	2f 90       	pop	r2
   111c0:	08 95       	ret

000111c2 <task_twi2_lcd_str>:

void task_twi2_lcd_str(uint8_t x, uint8_t y, const char* str)
{
   111c2:	2f 92       	push	r2
   111c4:	3f 92       	push	r3
   111c6:	4f 92       	push	r4
   111c8:	5f 92       	push	r5
   111ca:	6f 92       	push	r6
   111cc:	7f 92       	push	r7
   111ce:	8f 92       	push	r8
   111d0:	9f 92       	push	r9
   111d2:	af 92       	push	r10
   111d4:	bf 92       	push	r11
   111d6:	cf 92       	push	r12
   111d8:	df 92       	push	r13
   111da:	ef 92       	push	r14
   111dc:	ff 92       	push	r15
   111de:	0f 93       	push	r16
   111e0:	1f 93       	push	r17
   111e2:	cf 93       	push	r28
   111e4:	df 93       	push	r29
   111e6:	cd b7       	in	r28, 0x3d	; 61
   111e8:	de b7       	in	r29, 0x3e	; 62
   111ea:	27 97       	sbiw	r28, 0x07	; 7
   111ec:	cd bf       	out	0x3d, r28	; 61
   111ee:	de bf       	out	0x3e, r29	; 62
   111f0:	8c 83       	std	Y+4, r24	; 0x04
   111f2:	6d 83       	std	Y+5, r22	; 0x05
   111f4:	4e 83       	std	Y+6, r20	; 0x06
   111f6:	5f 83       	std	Y+7, r21	; 0x07
	uint8_t slen = strlen(str);
   111f8:	8e 81       	ldd	r24, Y+6	; 0x06
   111fa:	9f 81       	ldd	r25, Y+7	; 0x07
   111fc:	0f 94 b6 32 	call	0x2656c	; 0x2656c <strlen>
   11200:	89 83       	std	Y+1, r24	; 0x01
	if (!slen) {
   11202:	89 81       	ldd	r24, Y+1	; 0x01
   11204:	88 23       	and	r24, r24
   11206:	09 f4       	brne	.+2      	; 0x1120a <task_twi2_lcd_str+0x48>
   11208:	c6 c0       	rjmp	.+396    	; 0x11396 <task_twi2_lcd_str+0x1d4>
		return;
	}

	if (twi2_waitUntilReady(false)) {
   1120a:	80 e0       	ldi	r24, 0x00	; 0
   1120c:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   11210:	88 23       	and	r24, r24
   11212:	09 f4       	brne	.+2      	; 0x11216 <task_twi2_lcd_str+0x54>
   11214:	c1 c0       	rjmp	.+386    	; 0x11398 <task_twi2_lcd_str+0x1d6>
		while (slen) {
   11216:	ba c0       	rjmp	.+372    	; 0x1138c <task_twi2_lcd_str+0x1ca>
			uint8_t this_len = slen;
   11218:	89 81       	ldd	r24, Y+1	; 0x01
   1121a:	8a 83       	std	Y+2, r24	; 0x02
			if (this_len > TWI2_STR_MAXLEN) {
   1121c:	8a 81       	ldd	r24, Y+2	; 0x02
   1121e:	87 30       	cpi	r24, 0x07	; 7
   11220:	10 f0       	brcs	.+4      	; 0x11226 <task_twi2_lcd_str+0x64>
				this_len = TWI2_STR_MAXLEN;
   11222:	86 e0       	ldi	r24, 0x06	; 6
   11224:	8a 83       	std	Y+2, r24	; 0x02
			}

			/* Chunk of the string */
			{
				task_twi2_lcd_pos_xy(x, y);
   11226:	6d 81       	ldd	r22, Y+5	; 0x05
   11228:	8c 81       	ldd	r24, Y+4	; 0x04
   1122a:	14 df       	rcall	.-472    	; 0x11054 <task_twi2_lcd_pos_xy>

				twi2_waitUntilReady(false);
   1122c:	80 e0       	ldi	r24, 0x00	; 0
   1122e:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
				g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   11232:	80 e3       	ldi	r24, 0x30	; 48
   11234:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
				g_twi2_m_data[0] = this_len;
   11238:	8a 81       	ldd	r24, Y+2	; 0x02
   1123a:	80 93 40 2b 	sts	0x2B40, r24	; 0x802b40 <g_twi2_m_data>
				for (uint8_t idx = 1; idx <= this_len; ++idx) {
   1123e:	81 e0       	ldi	r24, 0x01	; 1
   11240:	8b 83       	std	Y+3, r24	; 0x03
   11242:	15 c0       	rjmp	.+42     	; 0x1126e <task_twi2_lcd_str+0xac>
					g_twi2_m_data[idx] = *(str++);
   11244:	8b 81       	ldd	r24, Y+3	; 0x03
   11246:	28 2f       	mov	r18, r24
   11248:	30 e0       	ldi	r19, 0x00	; 0
   1124a:	8e 81       	ldd	r24, Y+6	; 0x06
   1124c:	9f 81       	ldd	r25, Y+7	; 0x07
   1124e:	ac 01       	movw	r20, r24
   11250:	4f 5f       	subi	r20, 0xFF	; 255
   11252:	5f 4f       	sbci	r21, 0xFF	; 255
   11254:	4e 83       	std	Y+6, r20	; 0x06
   11256:	5f 83       	std	Y+7, r21	; 0x07
   11258:	fc 01       	movw	r30, r24
   1125a:	80 81       	ld	r24, Z
   1125c:	48 2f       	mov	r20, r24
   1125e:	c9 01       	movw	r24, r18
   11260:	80 5c       	subi	r24, 0xC0	; 192
   11262:	94 4d       	sbci	r25, 0xD4	; 212
   11264:	fc 01       	movw	r30, r24
   11266:	40 83       	st	Z, r20
				task_twi2_lcd_pos_xy(x, y);

				twi2_waitUntilReady(false);
				g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
				g_twi2_m_data[0] = this_len;
				for (uint8_t idx = 1; idx <= this_len; ++idx) {
   11268:	8b 81       	ldd	r24, Y+3	; 0x03
   1126a:	8f 5f       	subi	r24, 0xFF	; 255
   1126c:	8b 83       	std	Y+3, r24	; 0x03
   1126e:	9b 81       	ldd	r25, Y+3	; 0x03
   11270:	8a 81       	ldd	r24, Y+2	; 0x02
   11272:	89 17       	cp	r24, r25
   11274:	38 f7       	brcc	.-50     	; 0x11244 <task_twi2_lcd_str+0x82>
					g_twi2_m_data[idx] = *(str++);
				}
				g_twi2_packet.length = this_len + 1;
   11276:	8a 81       	ldd	r24, Y+2	; 0x02
   11278:	88 2f       	mov	r24, r24
   1127a:	90 e0       	ldi	r25, 0x00	; 0
   1127c:	01 96       	adiw	r24, 0x01	; 1
   1127e:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   11282:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
				twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   11286:	6e e2       	ldi	r22, 0x2E	; 46
   11288:	70 e2       	ldi	r23, 0x20	; 32
   1128a:	80 e8       	ldi	r24, 0x80	; 128
   1128c:	94 e0       	ldi	r25, 0x04	; 4
   1128e:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
				delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   11292:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
   11296:	dc 01       	movw	r26, r24
   11298:	cb 01       	movw	r24, r22
   1129a:	1c 01       	movw	r2, r24
   1129c:	2d 01       	movw	r4, r26
   1129e:	61 2c       	mov	r6, r1
   112a0:	71 2c       	mov	r7, r1
   112a2:	43 01       	movw	r8, r6
   112a4:	0f 2e       	mov	r0, r31
   112a6:	f6 e0       	ldi	r31, 0x06	; 6
   112a8:	af 2e       	mov	r10, r31
   112aa:	f0 2d       	mov	r31, r0
   112ac:	b1 2c       	mov	r11, r1
   112ae:	c1 2c       	mov	r12, r1
   112b0:	d1 2c       	mov	r13, r1
   112b2:	e1 2c       	mov	r14, r1
   112b4:	f1 2c       	mov	r15, r1
   112b6:	00 e0       	ldi	r16, 0x00	; 0
   112b8:	10 e0       	ldi	r17, 0x00	; 0
   112ba:	22 2d       	mov	r18, r2
   112bc:	33 2d       	mov	r19, r3
   112be:	44 2d       	mov	r20, r4
   112c0:	55 2d       	mov	r21, r5
   112c2:	66 2d       	mov	r22, r6
   112c4:	77 2d       	mov	r23, r7
   112c6:	88 2d       	mov	r24, r8
   112c8:	99 2d       	mov	r25, r9
   112ca:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
   112ce:	22 2e       	mov	r2, r18
   112d0:	33 2e       	mov	r3, r19
   112d2:	44 2e       	mov	r4, r20
   112d4:	55 2e       	mov	r5, r21
   112d6:	66 2e       	mov	r6, r22
   112d8:	77 2e       	mov	r7, r23
   112da:	88 2e       	mov	r8, r24
   112dc:	99 2e       	mov	r9, r25
   112de:	a2 2c       	mov	r10, r2
   112e0:	b3 2c       	mov	r11, r3
   112e2:	c4 2c       	mov	r12, r4
   112e4:	d5 2c       	mov	r13, r5
   112e6:	e6 2c       	mov	r14, r6
   112e8:	f7 2c       	mov	r15, r7
   112ea:	08 2d       	mov	r16, r8
   112ec:	19 2d       	mov	r17, r9
   112ee:	2a 2d       	mov	r18, r10
   112f0:	3b 2d       	mov	r19, r11
   112f2:	4c 2d       	mov	r20, r12
   112f4:	5d 2d       	mov	r21, r13
   112f6:	6e 2d       	mov	r22, r14
   112f8:	7f 2d       	mov	r23, r15
   112fa:	80 2f       	mov	r24, r16
   112fc:	91 2f       	mov	r25, r17
   112fe:	21 5c       	subi	r18, 0xC1	; 193
   11300:	3d 4b       	sbci	r19, 0xBD	; 189
   11302:	40 4f       	sbci	r20, 0xF0	; 240
   11304:	5f 4f       	sbci	r21, 0xFF	; 255
   11306:	6f 4f       	sbci	r22, 0xFF	; 255
   11308:	7f 4f       	sbci	r23, 0xFF	; 255
   1130a:	8f 4f       	sbci	r24, 0xFF	; 255
   1130c:	9f 4f       	sbci	r25, 0xFF	; 255
   1130e:	a2 2e       	mov	r10, r18
   11310:	b3 2e       	mov	r11, r19
   11312:	c4 2e       	mov	r12, r20
   11314:	d5 2e       	mov	r13, r21
   11316:	e6 2e       	mov	r14, r22
   11318:	f7 2e       	mov	r15, r23
   1131a:	08 2f       	mov	r16, r24
   1131c:	19 2f       	mov	r17, r25
   1131e:	2a 2d       	mov	r18, r10
   11320:	3b 2d       	mov	r19, r11
   11322:	4c 2d       	mov	r20, r12
   11324:	5d 2d       	mov	r21, r13
   11326:	6e 2d       	mov	r22, r14
   11328:	7f 2d       	mov	r23, r15
   1132a:	80 2f       	mov	r24, r16
   1132c:	91 2f       	mov	r25, r17
   1132e:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
   11332:	dc 01       	movw	r26, r24
   11334:	cb 01       	movw	r24, r22
   11336:	20 e0       	ldi	r18, 0x00	; 0
   11338:	34 e2       	ldi	r19, 0x24	; 36
   1133a:	44 e7       	ldi	r20, 0x74	; 116
   1133c:	59 e4       	ldi	r21, 0x49	; 73
   1133e:	bc 01       	movw	r22, r24
   11340:	cd 01       	movw	r24, r26
   11342:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   11346:	dc 01       	movw	r26, r24
   11348:	cb 01       	movw	r24, r22
   1134a:	bc 01       	movw	r22, r24
   1134c:	cd 01       	movw	r24, r26
   1134e:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
   11352:	a2 2e       	mov	r10, r18
   11354:	b3 2e       	mov	r11, r19
   11356:	c4 2e       	mov	r12, r20
   11358:	d5 2e       	mov	r13, r21
   1135a:	e6 2e       	mov	r14, r22
   1135c:	f7 2e       	mov	r15, r23
   1135e:	08 2f       	mov	r16, r24
   11360:	19 2f       	mov	r17, r25
   11362:	d6 01       	movw	r26, r12
   11364:	c5 01       	movw	r24, r10
   11366:	bc 01       	movw	r22, r24
   11368:	cd 01       	movw	r24, r26
   1136a:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
			}

			x    += this_len * 6;
   1136e:	9a 81       	ldd	r25, Y+2	; 0x02
   11370:	89 2f       	mov	r24, r25
   11372:	88 0f       	add	r24, r24
   11374:	89 0f       	add	r24, r25
   11376:	88 0f       	add	r24, r24
   11378:	98 2f       	mov	r25, r24
   1137a:	8c 81       	ldd	r24, Y+4	; 0x04
   1137c:	89 0f       	add	r24, r25
   1137e:	8c 83       	std	Y+4, r24	; 0x04
			slen -= this_len;
   11380:	99 81       	ldd	r25, Y+1	; 0x01
   11382:	8a 81       	ldd	r24, Y+2	; 0x02
   11384:	f9 2f       	mov	r31, r25
   11386:	f8 1b       	sub	r31, r24
   11388:	8f 2f       	mov	r24, r31
   1138a:	89 83       	std	Y+1, r24	; 0x01
	if (!slen) {
		return;
	}

	if (twi2_waitUntilReady(false)) {
		while (slen) {
   1138c:	89 81       	ldd	r24, Y+1	; 0x01
   1138e:	88 23       	and	r24, r24
   11390:	09 f0       	breq	.+2      	; 0x11394 <task_twi2_lcd_str+0x1d2>
   11392:	42 cf       	rjmp	.-380    	; 0x11218 <task_twi2_lcd_str+0x56>
   11394:	01 c0       	rjmp	.+2      	; 0x11398 <task_twi2_lcd_str+0x1d6>

void task_twi2_lcd_str(uint8_t x, uint8_t y, const char* str)
{
	uint8_t slen = strlen(str);
	if (!slen) {
		return;
   11396:	00 00       	nop

			x    += this_len * 6;
			slen -= this_len;
		}
	}
}
   11398:	27 96       	adiw	r28, 0x07	; 7
   1139a:	cd bf       	out	0x3d, r28	; 61
   1139c:	de bf       	out	0x3e, r29	; 62
   1139e:	df 91       	pop	r29
   113a0:	cf 91       	pop	r28
   113a2:	1f 91       	pop	r17
   113a4:	0f 91       	pop	r16
   113a6:	ff 90       	pop	r15
   113a8:	ef 90       	pop	r14
   113aa:	df 90       	pop	r13
   113ac:	cf 90       	pop	r12
   113ae:	bf 90       	pop	r11
   113b0:	af 90       	pop	r10
   113b2:	9f 90       	pop	r9
   113b4:	8f 90       	pop	r8
   113b6:	7f 90       	pop	r7
   113b8:	6f 90       	pop	r6
   113ba:	5f 90       	pop	r5
   113bc:	4f 90       	pop	r4
   113be:	3f 90       	pop	r3
   113c0:	2f 90       	pop	r2
   113c2:	08 95       	ret

000113c4 <task_twi2_lcd_line>:

void task_twi2_lcd_line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, uint8_t color)
{
   113c4:	2f 92       	push	r2
   113c6:	3f 92       	push	r3
   113c8:	4f 92       	push	r4
   113ca:	5f 92       	push	r5
   113cc:	6f 92       	push	r6
   113ce:	7f 92       	push	r7
   113d0:	8f 92       	push	r8
   113d2:	9f 92       	push	r9
   113d4:	af 92       	push	r10
   113d6:	bf 92       	push	r11
   113d8:	cf 92       	push	r12
   113da:	df 92       	push	r13
   113dc:	ef 92       	push	r14
   113de:	ff 92       	push	r15
   113e0:	0f 93       	push	r16
   113e2:	1f 93       	push	r17
   113e4:	cf 93       	push	r28
   113e6:	df 93       	push	r29
   113e8:	cd b7       	in	r28, 0x3d	; 61
   113ea:	de b7       	in	r29, 0x3e	; 62
   113ec:	25 97       	sbiw	r28, 0x05	; 5
   113ee:	cd bf       	out	0x3d, r28	; 61
   113f0:	de bf       	out	0x3e, r29	; 62
   113f2:	89 83       	std	Y+1, r24	; 0x01
   113f4:	6a 83       	std	Y+2, r22	; 0x02
   113f6:	4b 83       	std	Y+3, r20	; 0x03
   113f8:	2c 83       	std	Y+4, r18	; 0x04
   113fa:	0d 83       	std	Y+5, r16	; 0x05
	task_twi2_lcd_pos_xy(x1, y1);
   113fc:	6a 81       	ldd	r22, Y+2	; 0x02
   113fe:	89 81       	ldd	r24, Y+1	; 0x01
   11400:	29 de       	rcall	.-942    	; 0x11054 <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   11402:	80 e0       	ldi	r24, 0x00	; 0
   11404:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   11408:	88 23       	and	r24, r24
   1140a:	09 f4       	brne	.+2      	; 0x1140e <task_twi2_lcd_line+0x4a>
   1140c:	86 c0       	rjmp	.+268    	; 0x1151a <task_twi2_lcd_line+0x156>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_DRAW_LINE;
   1140e:	82 e3       	ldi	r24, 0x32	; 50
   11410:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = x2;
   11414:	8b 81       	ldd	r24, Y+3	; 0x03
   11416:	80 93 40 2b 	sts	0x2B40, r24	; 0x802b40 <g_twi2_m_data>
		g_twi2_m_data[1] = y2;
   1141a:	8c 81       	ldd	r24, Y+4	; 0x04
   1141c:	80 93 41 2b 	sts	0x2B41, r24	; 0x802b41 <g_twi2_m_data+0x1>
		g_twi2_m_data[2] = color;
   11420:	8d 81       	ldd	r24, Y+5	; 0x05
   11422:	80 93 42 2b 	sts	0x2B42, r24	; 0x802b42 <g_twi2_m_data+0x2>
		g_twi2_packet.length = 3;
   11426:	83 e0       	ldi	r24, 0x03	; 3
   11428:	90 e0       	ldi	r25, 0x00	; 0
   1142a:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   1142e:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   11432:	6e e2       	ldi	r22, 0x2E	; 46
   11434:	70 e2       	ldi	r23, 0x20	; 32
   11436:	80 e8       	ldi	r24, 0x80	; 128
   11438:	94 e0       	ldi	r25, 0x04	; 4
   1143a:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   1143e:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
   11442:	dc 01       	movw	r26, r24
   11444:	cb 01       	movw	r24, r22
   11446:	1c 01       	movw	r2, r24
   11448:	2d 01       	movw	r4, r26
   1144a:	61 2c       	mov	r6, r1
   1144c:	71 2c       	mov	r7, r1
   1144e:	43 01       	movw	r8, r6
   11450:	0f 2e       	mov	r0, r31
   11452:	f6 e0       	ldi	r31, 0x06	; 6
   11454:	af 2e       	mov	r10, r31
   11456:	f0 2d       	mov	r31, r0
   11458:	b1 2c       	mov	r11, r1
   1145a:	c1 2c       	mov	r12, r1
   1145c:	d1 2c       	mov	r13, r1
   1145e:	e1 2c       	mov	r14, r1
   11460:	f1 2c       	mov	r15, r1
   11462:	00 e0       	ldi	r16, 0x00	; 0
   11464:	10 e0       	ldi	r17, 0x00	; 0
   11466:	22 2d       	mov	r18, r2
   11468:	33 2d       	mov	r19, r3
   1146a:	44 2d       	mov	r20, r4
   1146c:	55 2d       	mov	r21, r5
   1146e:	66 2d       	mov	r22, r6
   11470:	77 2d       	mov	r23, r7
   11472:	88 2d       	mov	r24, r8
   11474:	99 2d       	mov	r25, r9
   11476:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
   1147a:	22 2e       	mov	r2, r18
   1147c:	33 2e       	mov	r3, r19
   1147e:	44 2e       	mov	r4, r20
   11480:	55 2e       	mov	r5, r21
   11482:	66 2e       	mov	r6, r22
   11484:	77 2e       	mov	r7, r23
   11486:	88 2e       	mov	r8, r24
   11488:	99 2e       	mov	r9, r25
   1148a:	a2 2c       	mov	r10, r2
   1148c:	b3 2c       	mov	r11, r3
   1148e:	c4 2c       	mov	r12, r4
   11490:	d5 2c       	mov	r13, r5
   11492:	e6 2c       	mov	r14, r6
   11494:	f7 2c       	mov	r15, r7
   11496:	08 2d       	mov	r16, r8
   11498:	19 2d       	mov	r17, r9
   1149a:	2a 2d       	mov	r18, r10
   1149c:	3b 2d       	mov	r19, r11
   1149e:	4c 2d       	mov	r20, r12
   114a0:	5d 2d       	mov	r21, r13
   114a2:	6e 2d       	mov	r22, r14
   114a4:	7f 2d       	mov	r23, r15
   114a6:	80 2f       	mov	r24, r16
   114a8:	91 2f       	mov	r25, r17
   114aa:	21 5c       	subi	r18, 0xC1	; 193
   114ac:	3d 4b       	sbci	r19, 0xBD	; 189
   114ae:	40 4f       	sbci	r20, 0xF0	; 240
   114b0:	5f 4f       	sbci	r21, 0xFF	; 255
   114b2:	6f 4f       	sbci	r22, 0xFF	; 255
   114b4:	7f 4f       	sbci	r23, 0xFF	; 255
   114b6:	8f 4f       	sbci	r24, 0xFF	; 255
   114b8:	9f 4f       	sbci	r25, 0xFF	; 255
   114ba:	a2 2e       	mov	r10, r18
   114bc:	b3 2e       	mov	r11, r19
   114be:	c4 2e       	mov	r12, r20
   114c0:	d5 2e       	mov	r13, r21
   114c2:	e6 2e       	mov	r14, r22
   114c4:	f7 2e       	mov	r15, r23
   114c6:	08 2f       	mov	r16, r24
   114c8:	19 2f       	mov	r17, r25
   114ca:	2a 2d       	mov	r18, r10
   114cc:	3b 2d       	mov	r19, r11
   114ce:	4c 2d       	mov	r20, r12
   114d0:	5d 2d       	mov	r21, r13
   114d2:	6e 2d       	mov	r22, r14
   114d4:	7f 2d       	mov	r23, r15
   114d6:	80 2f       	mov	r24, r16
   114d8:	91 2f       	mov	r25, r17
   114da:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
   114de:	dc 01       	movw	r26, r24
   114e0:	cb 01       	movw	r24, r22
   114e2:	20 e0       	ldi	r18, 0x00	; 0
   114e4:	34 e2       	ldi	r19, 0x24	; 36
   114e6:	44 e7       	ldi	r20, 0x74	; 116
   114e8:	59 e4       	ldi	r21, 0x49	; 73
   114ea:	bc 01       	movw	r22, r24
   114ec:	cd 01       	movw	r24, r26
   114ee:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   114f2:	dc 01       	movw	r26, r24
   114f4:	cb 01       	movw	r24, r22
   114f6:	bc 01       	movw	r22, r24
   114f8:	cd 01       	movw	r24, r26
   114fa:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
   114fe:	a2 2e       	mov	r10, r18
   11500:	b3 2e       	mov	r11, r19
   11502:	c4 2e       	mov	r12, r20
   11504:	d5 2e       	mov	r13, r21
   11506:	e6 2e       	mov	r14, r22
   11508:	f7 2e       	mov	r15, r23
   1150a:	08 2f       	mov	r16, r24
   1150c:	19 2f       	mov	r17, r25
   1150e:	d6 01       	movw	r26, r12
   11510:	c5 01       	movw	r24, r10
   11512:	bc 01       	movw	r22, r24
   11514:	cd 01       	movw	r24, r26
   11516:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
	}
}
   1151a:	00 00       	nop
   1151c:	25 96       	adiw	r28, 0x05	; 5
   1151e:	cd bf       	out	0x3d, r28	; 61
   11520:	de bf       	out	0x3e, r29	; 62
   11522:	df 91       	pop	r29
   11524:	cf 91       	pop	r28
   11526:	1f 91       	pop	r17
   11528:	0f 91       	pop	r16
   1152a:	ff 90       	pop	r15
   1152c:	ef 90       	pop	r14
   1152e:	df 90       	pop	r13
   11530:	cf 90       	pop	r12
   11532:	bf 90       	pop	r11
   11534:	af 90       	pop	r10
   11536:	9f 90       	pop	r9
   11538:	8f 90       	pop	r8
   1153a:	7f 90       	pop	r7
   1153c:	6f 90       	pop	r6
   1153e:	5f 90       	pop	r5
   11540:	4f 90       	pop	r4
   11542:	3f 90       	pop	r3
   11544:	2f 90       	pop	r2
   11546:	08 95       	ret

00011548 <task_twi2_lcd_rect>:

void task_twi2_lcd_rect(uint8_t x, uint8_t y, uint8_t width, uint8_t height, bool filled, uint8_t color)
{
   11548:	2f 92       	push	r2
   1154a:	3f 92       	push	r3
   1154c:	4f 92       	push	r4
   1154e:	5f 92       	push	r5
   11550:	6f 92       	push	r6
   11552:	7f 92       	push	r7
   11554:	8f 92       	push	r8
   11556:	9f 92       	push	r9
   11558:	af 92       	push	r10
   1155a:	bf 92       	push	r11
   1155c:	cf 92       	push	r12
   1155e:	df 92       	push	r13
   11560:	ef 92       	push	r14
   11562:	ff 92       	push	r15
   11564:	0f 93       	push	r16
   11566:	1f 93       	push	r17
   11568:	cf 93       	push	r28
   1156a:	df 93       	push	r29
   1156c:	00 d0       	rcall	.+0      	; 0x1156e <task_twi2_lcd_rect+0x26>
   1156e:	00 d0       	rcall	.+0      	; 0x11570 <task_twi2_lcd_rect+0x28>
   11570:	cd b7       	in	r28, 0x3d	; 61
   11572:	de b7       	in	r29, 0x3e	; 62
   11574:	89 83       	std	Y+1, r24	; 0x01
   11576:	6a 83       	std	Y+2, r22	; 0x02
   11578:	4b 83       	std	Y+3, r20	; 0x03
   1157a:	2c 83       	std	Y+4, r18	; 0x04
   1157c:	0d 83       	std	Y+5, r16	; 0x05
   1157e:	ee 82       	std	Y+6, r14	; 0x06
	task_twi2_lcd_pos_xy(x, y);
   11580:	6a 81       	ldd	r22, Y+2	; 0x02
   11582:	89 81       	ldd	r24, Y+1	; 0x01
   11584:	67 dd       	rcall	.-1330   	; 0x11054 <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   11586:	80 e0       	ldi	r24, 0x00	; 0
   11588:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   1158c:	88 23       	and	r24, r24
   1158e:	09 f4       	brne	.+2      	; 0x11592 <task_twi2_lcd_rect+0x4a>
   11590:	8b c0       	rjmp	.+278    	; 0x116a8 <task_twi2_lcd_rect+0x160>
		g_twi2_packet.addr[0] = filled ?  TWI_SMART_LCD_CMD_DRAW_FILLED_RECT : TWI_SMART_LCD_CMD_DRAW_RECT;
   11592:	8d 81       	ldd	r24, Y+5	; 0x05
   11594:	88 23       	and	r24, r24
   11596:	11 f0       	breq	.+4      	; 0x1159c <task_twi2_lcd_rect+0x54>
   11598:	86 e3       	ldi	r24, 0x36	; 54
   1159a:	01 c0       	rjmp	.+2      	; 0x1159e <task_twi2_lcd_rect+0x56>
   1159c:	84 e3       	ldi	r24, 0x34	; 52
   1159e:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = width;
   115a2:	8b 81       	ldd	r24, Y+3	; 0x03
   115a4:	80 93 40 2b 	sts	0x2B40, r24	; 0x802b40 <g_twi2_m_data>
		g_twi2_m_data[1] = height;
   115a8:	8c 81       	ldd	r24, Y+4	; 0x04
   115aa:	80 93 41 2b 	sts	0x2B41, r24	; 0x802b41 <g_twi2_m_data+0x1>
		g_twi2_m_data[2] = color;
   115ae:	8e 81       	ldd	r24, Y+6	; 0x06
   115b0:	80 93 42 2b 	sts	0x2B42, r24	; 0x802b42 <g_twi2_m_data+0x2>
		g_twi2_packet.length = 3;
   115b4:	83 e0       	ldi	r24, 0x03	; 3
   115b6:	90 e0       	ldi	r25, 0x00	; 0
   115b8:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   115bc:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   115c0:	6e e2       	ldi	r22, 0x2E	; 46
   115c2:	70 e2       	ldi	r23, 0x20	; 32
   115c4:	80 e8       	ldi	r24, 0x80	; 128
   115c6:	94 e0       	ldi	r25, 0x04	; 4
   115c8:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   115cc:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
   115d0:	dc 01       	movw	r26, r24
   115d2:	cb 01       	movw	r24, r22
   115d4:	1c 01       	movw	r2, r24
   115d6:	2d 01       	movw	r4, r26
   115d8:	61 2c       	mov	r6, r1
   115da:	71 2c       	mov	r7, r1
   115dc:	43 01       	movw	r8, r6
   115de:	0f 2e       	mov	r0, r31
   115e0:	f6 e0       	ldi	r31, 0x06	; 6
   115e2:	af 2e       	mov	r10, r31
   115e4:	f0 2d       	mov	r31, r0
   115e6:	b1 2c       	mov	r11, r1
   115e8:	c1 2c       	mov	r12, r1
   115ea:	d1 2c       	mov	r13, r1
   115ec:	e1 2c       	mov	r14, r1
   115ee:	f1 2c       	mov	r15, r1
   115f0:	00 e0       	ldi	r16, 0x00	; 0
   115f2:	10 e0       	ldi	r17, 0x00	; 0
   115f4:	22 2d       	mov	r18, r2
   115f6:	33 2d       	mov	r19, r3
   115f8:	44 2d       	mov	r20, r4
   115fa:	55 2d       	mov	r21, r5
   115fc:	66 2d       	mov	r22, r6
   115fe:	77 2d       	mov	r23, r7
   11600:	88 2d       	mov	r24, r8
   11602:	99 2d       	mov	r25, r9
   11604:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
   11608:	22 2e       	mov	r2, r18
   1160a:	33 2e       	mov	r3, r19
   1160c:	44 2e       	mov	r4, r20
   1160e:	55 2e       	mov	r5, r21
   11610:	66 2e       	mov	r6, r22
   11612:	77 2e       	mov	r7, r23
   11614:	88 2e       	mov	r8, r24
   11616:	99 2e       	mov	r9, r25
   11618:	a2 2c       	mov	r10, r2
   1161a:	b3 2c       	mov	r11, r3
   1161c:	c4 2c       	mov	r12, r4
   1161e:	d5 2c       	mov	r13, r5
   11620:	e6 2c       	mov	r14, r6
   11622:	f7 2c       	mov	r15, r7
   11624:	08 2d       	mov	r16, r8
   11626:	19 2d       	mov	r17, r9
   11628:	2a 2d       	mov	r18, r10
   1162a:	3b 2d       	mov	r19, r11
   1162c:	4c 2d       	mov	r20, r12
   1162e:	5d 2d       	mov	r21, r13
   11630:	6e 2d       	mov	r22, r14
   11632:	7f 2d       	mov	r23, r15
   11634:	80 2f       	mov	r24, r16
   11636:	91 2f       	mov	r25, r17
   11638:	21 5c       	subi	r18, 0xC1	; 193
   1163a:	3d 4b       	sbci	r19, 0xBD	; 189
   1163c:	40 4f       	sbci	r20, 0xF0	; 240
   1163e:	5f 4f       	sbci	r21, 0xFF	; 255
   11640:	6f 4f       	sbci	r22, 0xFF	; 255
   11642:	7f 4f       	sbci	r23, 0xFF	; 255
   11644:	8f 4f       	sbci	r24, 0xFF	; 255
   11646:	9f 4f       	sbci	r25, 0xFF	; 255
   11648:	a2 2e       	mov	r10, r18
   1164a:	b3 2e       	mov	r11, r19
   1164c:	c4 2e       	mov	r12, r20
   1164e:	d5 2e       	mov	r13, r21
   11650:	e6 2e       	mov	r14, r22
   11652:	f7 2e       	mov	r15, r23
   11654:	08 2f       	mov	r16, r24
   11656:	19 2f       	mov	r17, r25
   11658:	2a 2d       	mov	r18, r10
   1165a:	3b 2d       	mov	r19, r11
   1165c:	4c 2d       	mov	r20, r12
   1165e:	5d 2d       	mov	r21, r13
   11660:	6e 2d       	mov	r22, r14
   11662:	7f 2d       	mov	r23, r15
   11664:	80 2f       	mov	r24, r16
   11666:	91 2f       	mov	r25, r17
   11668:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
   1166c:	dc 01       	movw	r26, r24
   1166e:	cb 01       	movw	r24, r22
   11670:	20 e0       	ldi	r18, 0x00	; 0
   11672:	34 e2       	ldi	r19, 0x24	; 36
   11674:	44 e7       	ldi	r20, 0x74	; 116
   11676:	59 e4       	ldi	r21, 0x49	; 73
   11678:	bc 01       	movw	r22, r24
   1167a:	cd 01       	movw	r24, r26
   1167c:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   11680:	dc 01       	movw	r26, r24
   11682:	cb 01       	movw	r24, r22
   11684:	bc 01       	movw	r22, r24
   11686:	cd 01       	movw	r24, r26
   11688:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
   1168c:	a2 2e       	mov	r10, r18
   1168e:	b3 2e       	mov	r11, r19
   11690:	c4 2e       	mov	r12, r20
   11692:	d5 2e       	mov	r13, r21
   11694:	e6 2e       	mov	r14, r22
   11696:	f7 2e       	mov	r15, r23
   11698:	08 2f       	mov	r16, r24
   1169a:	19 2f       	mov	r17, r25
   1169c:	d6 01       	movw	r26, r12
   1169e:	c5 01       	movw	r24, r10
   116a0:	bc 01       	movw	r22, r24
   116a2:	cd 01       	movw	r24, r26
   116a4:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
	}
}
   116a8:	00 00       	nop
   116aa:	26 96       	adiw	r28, 0x06	; 6
   116ac:	cd bf       	out	0x3d, r28	; 61
   116ae:	de bf       	out	0x3e, r29	; 62
   116b0:	df 91       	pop	r29
   116b2:	cf 91       	pop	r28
   116b4:	1f 91       	pop	r17
   116b6:	0f 91       	pop	r16
   116b8:	ff 90       	pop	r15
   116ba:	ef 90       	pop	r14
   116bc:	df 90       	pop	r13
   116be:	cf 90       	pop	r12
   116c0:	bf 90       	pop	r11
   116c2:	af 90       	pop	r10
   116c4:	9f 90       	pop	r9
   116c6:	8f 90       	pop	r8
   116c8:	7f 90       	pop	r7
   116ca:	6f 90       	pop	r6
   116cc:	5f 90       	pop	r5
   116ce:	4f 90       	pop	r4
   116d0:	3f 90       	pop	r3
   116d2:	2f 90       	pop	r2
   116d4:	08 95       	ret

000116d6 <task_twi2_lcd_circ>:

void task_twi2_lcd_circ(uint8_t x, uint8_t y, uint8_t radius, bool filled, uint8_t color)
{
   116d6:	2f 92       	push	r2
   116d8:	3f 92       	push	r3
   116da:	4f 92       	push	r4
   116dc:	5f 92       	push	r5
   116de:	6f 92       	push	r6
   116e0:	7f 92       	push	r7
   116e2:	8f 92       	push	r8
   116e4:	9f 92       	push	r9
   116e6:	af 92       	push	r10
   116e8:	bf 92       	push	r11
   116ea:	cf 92       	push	r12
   116ec:	df 92       	push	r13
   116ee:	ef 92       	push	r14
   116f0:	ff 92       	push	r15
   116f2:	0f 93       	push	r16
   116f4:	1f 93       	push	r17
   116f6:	cf 93       	push	r28
   116f8:	df 93       	push	r29
   116fa:	cd b7       	in	r28, 0x3d	; 61
   116fc:	de b7       	in	r29, 0x3e	; 62
   116fe:	25 97       	sbiw	r28, 0x05	; 5
   11700:	cd bf       	out	0x3d, r28	; 61
   11702:	de bf       	out	0x3e, r29	; 62
   11704:	89 83       	std	Y+1, r24	; 0x01
   11706:	6a 83       	std	Y+2, r22	; 0x02
   11708:	4b 83       	std	Y+3, r20	; 0x03
   1170a:	2c 83       	std	Y+4, r18	; 0x04
   1170c:	0d 83       	std	Y+5, r16	; 0x05
	task_twi2_lcd_pos_xy(x, y);
   1170e:	6a 81       	ldd	r22, Y+2	; 0x02
   11710:	89 81       	ldd	r24, Y+1	; 0x01
   11712:	a0 dc       	rcall	.-1728   	; 0x11054 <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   11714:	80 e0       	ldi	r24, 0x00	; 0
   11716:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   1171a:	88 23       	and	r24, r24
   1171c:	09 f4       	brne	.+2      	; 0x11720 <task_twi2_lcd_circ+0x4a>
   1171e:	88 c0       	rjmp	.+272    	; 0x11830 <task_twi2_lcd_circ+0x15a>
		g_twi2_packet.addr[0] = filled ?  TWI_SMART_LCD_CMD_DRAW_FILLED_CIRC : TWI_SMART_LCD_CMD_DRAW_CIRC;
   11720:	8c 81       	ldd	r24, Y+4	; 0x04
   11722:	88 23       	and	r24, r24
   11724:	11 f0       	breq	.+4      	; 0x1172a <task_twi2_lcd_circ+0x54>
   11726:	8a e3       	ldi	r24, 0x3A	; 58
   11728:	01 c0       	rjmp	.+2      	; 0x1172c <task_twi2_lcd_circ+0x56>
   1172a:	88 e3       	ldi	r24, 0x38	; 56
   1172c:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = radius;
   11730:	8b 81       	ldd	r24, Y+3	; 0x03
   11732:	80 93 40 2b 	sts	0x2B40, r24	; 0x802b40 <g_twi2_m_data>
		g_twi2_m_data[1] = color;
   11736:	8d 81       	ldd	r24, Y+5	; 0x05
   11738:	80 93 41 2b 	sts	0x2B41, r24	; 0x802b41 <g_twi2_m_data+0x1>
		g_twi2_packet.length = 2;
   1173c:	82 e0       	ldi	r24, 0x02	; 2
   1173e:	90 e0       	ldi	r25, 0x00	; 0
   11740:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   11744:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   11748:	6e e2       	ldi	r22, 0x2E	; 46
   1174a:	70 e2       	ldi	r23, 0x20	; 32
   1174c:	80 e8       	ldi	r24, 0x80	; 128
   1174e:	94 e0       	ldi	r25, 0x04	; 4
   11750:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   11754:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
   11758:	dc 01       	movw	r26, r24
   1175a:	cb 01       	movw	r24, r22
   1175c:	1c 01       	movw	r2, r24
   1175e:	2d 01       	movw	r4, r26
   11760:	61 2c       	mov	r6, r1
   11762:	71 2c       	mov	r7, r1
   11764:	43 01       	movw	r8, r6
   11766:	0f 2e       	mov	r0, r31
   11768:	f6 e0       	ldi	r31, 0x06	; 6
   1176a:	af 2e       	mov	r10, r31
   1176c:	f0 2d       	mov	r31, r0
   1176e:	b1 2c       	mov	r11, r1
   11770:	c1 2c       	mov	r12, r1
   11772:	d1 2c       	mov	r13, r1
   11774:	e1 2c       	mov	r14, r1
   11776:	f1 2c       	mov	r15, r1
   11778:	00 e0       	ldi	r16, 0x00	; 0
   1177a:	10 e0       	ldi	r17, 0x00	; 0
   1177c:	22 2d       	mov	r18, r2
   1177e:	33 2d       	mov	r19, r3
   11780:	44 2d       	mov	r20, r4
   11782:	55 2d       	mov	r21, r5
   11784:	66 2d       	mov	r22, r6
   11786:	77 2d       	mov	r23, r7
   11788:	88 2d       	mov	r24, r8
   1178a:	99 2d       	mov	r25, r9
   1178c:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
   11790:	22 2e       	mov	r2, r18
   11792:	33 2e       	mov	r3, r19
   11794:	44 2e       	mov	r4, r20
   11796:	55 2e       	mov	r5, r21
   11798:	66 2e       	mov	r6, r22
   1179a:	77 2e       	mov	r7, r23
   1179c:	88 2e       	mov	r8, r24
   1179e:	99 2e       	mov	r9, r25
   117a0:	a2 2c       	mov	r10, r2
   117a2:	b3 2c       	mov	r11, r3
   117a4:	c4 2c       	mov	r12, r4
   117a6:	d5 2c       	mov	r13, r5
   117a8:	e6 2c       	mov	r14, r6
   117aa:	f7 2c       	mov	r15, r7
   117ac:	08 2d       	mov	r16, r8
   117ae:	19 2d       	mov	r17, r9
   117b0:	2a 2d       	mov	r18, r10
   117b2:	3b 2d       	mov	r19, r11
   117b4:	4c 2d       	mov	r20, r12
   117b6:	5d 2d       	mov	r21, r13
   117b8:	6e 2d       	mov	r22, r14
   117ba:	7f 2d       	mov	r23, r15
   117bc:	80 2f       	mov	r24, r16
   117be:	91 2f       	mov	r25, r17
   117c0:	21 5c       	subi	r18, 0xC1	; 193
   117c2:	3d 4b       	sbci	r19, 0xBD	; 189
   117c4:	40 4f       	sbci	r20, 0xF0	; 240
   117c6:	5f 4f       	sbci	r21, 0xFF	; 255
   117c8:	6f 4f       	sbci	r22, 0xFF	; 255
   117ca:	7f 4f       	sbci	r23, 0xFF	; 255
   117cc:	8f 4f       	sbci	r24, 0xFF	; 255
   117ce:	9f 4f       	sbci	r25, 0xFF	; 255
   117d0:	a2 2e       	mov	r10, r18
   117d2:	b3 2e       	mov	r11, r19
   117d4:	c4 2e       	mov	r12, r20
   117d6:	d5 2e       	mov	r13, r21
   117d8:	e6 2e       	mov	r14, r22
   117da:	f7 2e       	mov	r15, r23
   117dc:	08 2f       	mov	r16, r24
   117de:	19 2f       	mov	r17, r25
   117e0:	2a 2d       	mov	r18, r10
   117e2:	3b 2d       	mov	r19, r11
   117e4:	4c 2d       	mov	r20, r12
   117e6:	5d 2d       	mov	r21, r13
   117e8:	6e 2d       	mov	r22, r14
   117ea:	7f 2d       	mov	r23, r15
   117ec:	80 2f       	mov	r24, r16
   117ee:	91 2f       	mov	r25, r17
   117f0:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
   117f4:	dc 01       	movw	r26, r24
   117f6:	cb 01       	movw	r24, r22
   117f8:	20 e0       	ldi	r18, 0x00	; 0
   117fa:	34 e2       	ldi	r19, 0x24	; 36
   117fc:	44 e7       	ldi	r20, 0x74	; 116
   117fe:	59 e4       	ldi	r21, 0x49	; 73
   11800:	bc 01       	movw	r22, r24
   11802:	cd 01       	movw	r24, r26
   11804:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   11808:	dc 01       	movw	r26, r24
   1180a:	cb 01       	movw	r24, r22
   1180c:	bc 01       	movw	r22, r24
   1180e:	cd 01       	movw	r24, r26
   11810:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
   11814:	a2 2e       	mov	r10, r18
   11816:	b3 2e       	mov	r11, r19
   11818:	c4 2e       	mov	r12, r20
   1181a:	d5 2e       	mov	r13, r21
   1181c:	e6 2e       	mov	r14, r22
   1181e:	f7 2e       	mov	r15, r23
   11820:	08 2f       	mov	r16, r24
   11822:	19 2f       	mov	r17, r25
   11824:	d6 01       	movw	r26, r12
   11826:	c5 01       	movw	r24, r10
   11828:	bc 01       	movw	r22, r24
   1182a:	cd 01       	movw	r24, r26
   1182c:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
	}
}
   11830:	00 00       	nop
   11832:	25 96       	adiw	r28, 0x05	; 5
   11834:	cd bf       	out	0x3d, r28	; 61
   11836:	de bf       	out	0x3e, r29	; 62
   11838:	df 91       	pop	r29
   1183a:	cf 91       	pop	r28
   1183c:	1f 91       	pop	r17
   1183e:	0f 91       	pop	r16
   11840:	ff 90       	pop	r15
   11842:	ef 90       	pop	r14
   11844:	df 90       	pop	r13
   11846:	cf 90       	pop	r12
   11848:	bf 90       	pop	r11
   1184a:	af 90       	pop	r10
   1184c:	9f 90       	pop	r9
   1184e:	8f 90       	pop	r8
   11850:	7f 90       	pop	r7
   11852:	6f 90       	pop	r6
   11854:	5f 90       	pop	r5
   11856:	4f 90       	pop	r4
   11858:	3f 90       	pop	r3
   1185a:	2f 90       	pop	r2
   1185c:	08 95       	ret

0001185e <task_twi2_lcd_header>:

void task_twi2_lcd_header(void)
{
   1185e:	ef 92       	push	r14
   11860:	0f 93       	push	r16
   11862:	cf 93       	push	r28
   11864:	df 93       	push	r29
   11866:	cd b7       	in	r28, 0x3d	; 61
   11868:	de b7       	in	r29, 0x3e	; 62
	if (twi2_waitUntilReady(true)) {
   1186a:	81 e0       	ldi	r24, 0x01	; 1
   1186c:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   11870:	88 23       	and	r24, r24
		/* The header line */
		task_twi2_lcd_cls();
   11872:	89 f1       	breq	.+98     	; 0x118d6 <task_twi2_lcd_header+0x78>
		task_twi2_lcd_str(6 * 10, 2, strcpy_P(g_prepare_buf, PM_TWIHEADER_FINDMESAT));
   11874:	46 db       	rcall	.-2420   	; 0x10f02 <task_twi2_lcd_cls>
   11876:	68 e3       	ldi	r22, 0x38	; 56
   11878:	7c e3       	ldi	r23, 0x3C	; 60
   1187a:	88 eb       	ldi	r24, 0xB8	; 184
   1187c:	9a e2       	ldi	r25, 0x2A	; 42
   1187e:	0f 94 33 32 	call	0x26466	; 0x26466 <strcpy_P>
   11882:	ac 01       	movw	r20, r24
   11884:	62 e0       	ldi	r22, 0x02	; 2
   11886:	8c e3       	ldi	r24, 0x3C	; 60
		task_twi2_lcd_str(6 * 30, 2, strcpy_P(g_prepare_buf, PM_TWIHEADER_BY_DF4IAH));
   11888:	9c dc       	rcall	.-1736   	; 0x111c2 <task_twi2_lcd_str>
   1188a:	62 e4       	ldi	r22, 0x42	; 66
   1188c:	7c e3       	ldi	r23, 0x3C	; 60
   1188e:	88 eb       	ldi	r24, 0xB8	; 184
   11890:	9a e2       	ldi	r25, 0x2A	; 42
   11892:	0f 94 33 32 	call	0x26466	; 0x26466 <strcpy_P>
   11896:	ac 01       	movw	r20, r24
   11898:	62 e0       	ldi	r22, 0x02	; 2
   1189a:	84 eb       	ldi	r24, 0xB4	; 180

		/* A tiny satellite */
		task_twi2_lcd_circ( 9, 4, 3, true, 1);
   1189c:	92 dc       	rcall	.-1756   	; 0x111c2 <task_twi2_lcd_str>
   1189e:	01 e0       	ldi	r16, 0x01	; 1
   118a0:	21 e0       	ldi	r18, 0x01	; 1
   118a2:	43 e0       	ldi	r20, 0x03	; 3
   118a4:	64 e0       	ldi	r22, 0x04	; 4
   118a6:	89 e0       	ldi	r24, 0x09	; 9
		task_twi2_lcd_rect( 1, 2, 6, 4, false, 1);
   118a8:	16 df       	rcall	.-468    	; 0x116d6 <task_twi2_lcd_circ>
   118aa:	ee 24       	eor	r14, r14
   118ac:	e3 94       	inc	r14
   118ae:	00 e0       	ldi	r16, 0x00	; 0
   118b0:	24 e0       	ldi	r18, 0x04	; 4
   118b2:	46 e0       	ldi	r20, 0x06	; 6
   118b4:	62 e0       	ldi	r22, 0x02	; 2
   118b6:	81 e0       	ldi	r24, 0x01	; 1
		task_twi2_lcd_rect(12, 2, 6, 4, false, 1);
   118b8:	47 de       	rcall	.-882    	; 0x11548 <task_twi2_lcd_rect>
   118ba:	ee 24       	eor	r14, r14
   118bc:	e3 94       	inc	r14
   118be:	00 e0       	ldi	r16, 0x00	; 0
   118c0:	24 e0       	ldi	r18, 0x04	; 4
   118c2:	46 e0       	ldi	r20, 0x06	; 6
   118c4:	62 e0       	ldi	r22, 0x02	; 2

		/* Header line separator */
		task_twi2_lcd_line(0, 11, 239, 11, 1);
   118c6:	8c e0       	ldi	r24, 0x0C	; 12
   118c8:	3f de       	rcall	.-898    	; 0x11548 <task_twi2_lcd_rect>
   118ca:	01 e0       	ldi	r16, 0x01	; 1
   118cc:	2b e0       	ldi	r18, 0x0B	; 11
   118ce:	4f ee       	ldi	r20, 0xEF	; 239
   118d0:	6b e0       	ldi	r22, 0x0B	; 11
   118d2:	80 e0       	ldi	r24, 0x00	; 0
	}
}
   118d4:	77 dd       	rcall	.-1298   	; 0x113c4 <task_twi2_lcd_line>
   118d6:	00 00       	nop
   118d8:	df 91       	pop	r29
   118da:	cf 91       	pop	r28
   118dc:	0f 91       	pop	r16
   118de:	ef 90       	pop	r14
   118e0:	08 95       	ret

000118e2 <task_twi2_lcd_template>:


static void task_twi2_lcd_template(void)
{
   118e2:	0f 93       	push	r16
   118e4:	cf 93       	push	r28
   118e6:	df 93       	push	r29
   118e8:	00 d0       	rcall	.+0      	; 0x118ea <task_twi2_lcd_template+0x8>
   118ea:	00 d0       	rcall	.+0      	; 0x118ec <task_twi2_lcd_template+0xa>
   118ec:	cd b7       	in	r28, 0x3d	; 61
   118ee:	de b7       	in	r29, 0x3e	; 62
	uint8_t line;

	if (twi2_waitUntilReady(false)) {
   118f0:	80 e0       	ldi	r24, 0x00	; 0
   118f2:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   118f6:	88 23       	and	r24, r24
   118f8:	09 f4       	brne	.+2      	; 0x118fc <task_twi2_lcd_template+0x1a>
   118fa:	b6 c1       	rjmp	.+876    	; 0x11c68 <task_twi2_lcd_template+0x386>
		if (g_adc_enabled) {
   118fc:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   11900:	88 23       	and	r24, r24
   11902:	09 f4       	brne	.+2      	; 0x11906 <task_twi2_lcd_template+0x24>
   11904:	67 c0       	rjmp	.+206    	; 0x119d4 <task_twi2_lcd_template+0xf2>
			/* Left measurement names */
			line = 2;
   11906:	82 e0       	ldi	r24, 0x02	; 2
   11908:	89 83       	std	Y+1, r24	; 0x01
			task_twi2_lcd_str(6 *  0, (line++) * 10 -4, strcpy_P(g_prepare_buf, PM_TWIINIT_DATE_TIME));
   1190a:	6c e4       	ldi	r22, 0x4C	; 76
   1190c:	7c e3       	ldi	r23, 0x3C	; 60
   1190e:	88 eb       	ldi	r24, 0xB8	; 184
   11910:	9a e2       	ldi	r25, 0x2A	; 42
   11912:	0f 94 33 32 	call	0x26466	; 0x26466 <strcpy_P>
   11916:	9c 01       	movw	r18, r24
   11918:	89 81       	ldd	r24, Y+1	; 0x01
   1191a:	91 e0       	ldi	r25, 0x01	; 1
   1191c:	98 0f       	add	r25, r24
   1191e:	99 83       	std	Y+1, r25	; 0x01
   11920:	88 0f       	add	r24, r24
   11922:	98 2f       	mov	r25, r24
   11924:	99 0f       	add	r25, r25
   11926:	99 0f       	add	r25, r25
   11928:	89 0f       	add	r24, r25
   1192a:	84 50       	subi	r24, 0x04	; 4
   1192c:	a9 01       	movw	r20, r18
   1192e:	68 2f       	mov	r22, r24
   11930:	80 e0       	ldi	r24, 0x00	; 0
   11932:	47 dc       	rcall	.-1906   	; 0x111c2 <task_twi2_lcd_str>
			task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_TEMP));
   11934:	64 e6       	ldi	r22, 0x64	; 100
   11936:	7c e3       	ldi	r23, 0x3C	; 60
   11938:	88 eb       	ldi	r24, 0xB8	; 184
   1193a:	9a e2       	ldi	r25, 0x2A	; 42
   1193c:	0f 94 33 32 	call	0x26466	; 0x26466 <strcpy_P>
   11940:	9c 01       	movw	r18, r24
   11942:	89 81       	ldd	r24, Y+1	; 0x01
   11944:	91 e0       	ldi	r25, 0x01	; 1
   11946:	98 0f       	add	r25, r24
   11948:	99 83       	std	Y+1, r25	; 0x01
   1194a:	88 0f       	add	r24, r24
   1194c:	98 2f       	mov	r25, r24
   1194e:	99 0f       	add	r25, r25
   11950:	99 0f       	add	r25, r25
   11952:	89 0f       	add	r24, r25
   11954:	a9 01       	movw	r20, r18
   11956:	68 2f       	mov	r22, r24
   11958:	80 e0       	ldi	r24, 0x00	; 0
   1195a:	33 dc       	rcall	.-1946   	; 0x111c2 <task_twi2_lcd_str>
			task_twi2_lcd_str(6 *  3, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UUSB));
   1195c:	6e e6       	ldi	r22, 0x6E	; 110
   1195e:	7c e3       	ldi	r23, 0x3C	; 60
   11960:	88 eb       	ldi	r24, 0xB8	; 184
   11962:	9a e2       	ldi	r25, 0x2A	; 42
   11964:	0f 94 33 32 	call	0x26466	; 0x26466 <strcpy_P>
   11968:	9c 01       	movw	r18, r24
   1196a:	89 81       	ldd	r24, Y+1	; 0x01
   1196c:	91 e0       	ldi	r25, 0x01	; 1
   1196e:	98 0f       	add	r25, r24
   11970:	99 83       	std	Y+1, r25	; 0x01
   11972:	88 0f       	add	r24, r24
   11974:	98 2f       	mov	r25, r24
   11976:	99 0f       	add	r25, r25
   11978:	99 0f       	add	r25, r25
   1197a:	89 0f       	add	r24, r25
   1197c:	a9 01       	movw	r20, r18
   1197e:	68 2f       	mov	r22, r24
   11980:	82 e1       	ldi	r24, 0x12	; 18
   11982:	1f dc       	rcall	.-1986   	; 0x111c2 <task_twi2_lcd_str>
			task_twi2_lcd_str(6 *  3, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UBAT));
   11984:	65 e7       	ldi	r22, 0x75	; 117
   11986:	7c e3       	ldi	r23, 0x3C	; 60
   11988:	88 eb       	ldi	r24, 0xB8	; 184
   1198a:	9a e2       	ldi	r25, 0x2A	; 42
   1198c:	0f 94 33 32 	call	0x26466	; 0x26466 <strcpy_P>
   11990:	9c 01       	movw	r18, r24
   11992:	89 81       	ldd	r24, Y+1	; 0x01
   11994:	91 e0       	ldi	r25, 0x01	; 1
   11996:	98 0f       	add	r25, r24
   11998:	99 83       	std	Y+1, r25	; 0x01
   1199a:	88 0f       	add	r24, r24
   1199c:	98 2f       	mov	r25, r24
   1199e:	99 0f       	add	r25, r25
   119a0:	99 0f       	add	r25, r25
   119a2:	89 0f       	add	r24, r25
   119a4:	a9 01       	movw	r20, r18
   119a6:	68 2f       	mov	r22, r24
   119a8:	82 e1       	ldi	r24, 0x12	; 18
   119aa:	0b dc       	rcall	.-2026   	; 0x111c2 <task_twi2_lcd_str>
			task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UVCTCXO));
   119ac:	6c e7       	ldi	r22, 0x7C	; 124
   119ae:	7c e3       	ldi	r23, 0x3C	; 60
   119b0:	88 eb       	ldi	r24, 0xB8	; 184
   119b2:	9a e2       	ldi	r25, 0x2A	; 42
   119b4:	0f 94 33 32 	call	0x26466	; 0x26466 <strcpy_P>
   119b8:	9c 01       	movw	r18, r24
   119ba:	89 81       	ldd	r24, Y+1	; 0x01
   119bc:	91 e0       	ldi	r25, 0x01	; 1
   119be:	98 0f       	add	r25, r24
   119c0:	99 83       	std	Y+1, r25	; 0x01
   119c2:	88 0f       	add	r24, r24
   119c4:	98 2f       	mov	r25, r24
   119c6:	99 0f       	add	r25, r25
   119c8:	99 0f       	add	r25, r25
   119ca:	89 0f       	add	r24, r25
   119cc:	a9 01       	movw	r20, r18
   119ce:	68 2f       	mov	r22, r24
   119d0:	80 e0       	ldi	r24, 0x00	; 0
   119d2:	f7 db       	rcall	.-2066   	; 0x111c2 <task_twi2_lcd_str>
			//task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UIOADC4));
			//task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UIOADC5));
			//task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_USILEN));
		}

		line = 9;
   119d4:	89 e0       	ldi	r24, 0x09	; 9
   119d6:	89 83       	std	Y+1, r24	; 0x01
		task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_ENV_TEMP));
   119d8:	66 e8       	ldi	r22, 0x86	; 134
   119da:	7c e3       	ldi	r23, 0x3C	; 60
   119dc:	88 eb       	ldi	r24, 0xB8	; 184
   119de:	9a e2       	ldi	r25, 0x2A	; 42
   119e0:	0f 94 33 32 	call	0x26466	; 0x26466 <strcpy_P>
   119e4:	9c 01       	movw	r18, r24
   119e6:	89 81       	ldd	r24, Y+1	; 0x01
   119e8:	91 e0       	ldi	r25, 0x01	; 1
   119ea:	98 0f       	add	r25, r24
   119ec:	99 83       	std	Y+1, r25	; 0x01
   119ee:	88 0f       	add	r24, r24
   119f0:	98 2f       	mov	r25, r24
   119f2:	99 0f       	add	r25, r25
   119f4:	99 0f       	add	r25, r25
   119f6:	89 0f       	add	r24, r25
   119f8:	a9 01       	movw	r20, r18
   119fa:	68 2f       	mov	r22, r24
   119fc:	80 e0       	ldi	r24, 0x00	; 0
   119fe:	e1 db       	rcall	.-2110   	; 0x111c2 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_ENV_RELH));
   11a00:	60 e9       	ldi	r22, 0x90	; 144
   11a02:	7c e3       	ldi	r23, 0x3C	; 60
   11a04:	88 eb       	ldi	r24, 0xB8	; 184
   11a06:	9a e2       	ldi	r25, 0x2A	; 42
   11a08:	0f 94 33 32 	call	0x26466	; 0x26466 <strcpy_P>
   11a0c:	9c 01       	movw	r18, r24
   11a0e:	89 81       	ldd	r24, Y+1	; 0x01
   11a10:	91 e0       	ldi	r25, 0x01	; 1
   11a12:	98 0f       	add	r25, r24
   11a14:	99 83       	std	Y+1, r25	; 0x01
   11a16:	88 0f       	add	r24, r24
   11a18:	98 2f       	mov	r25, r24
   11a1a:	99 0f       	add	r25, r25
   11a1c:	99 0f       	add	r25, r25
   11a1e:	89 0f       	add	r24, r25
   11a20:	a9 01       	movw	r20, r18
   11a22:	68 2f       	mov	r22, r24
   11a24:	80 e0       	ldi	r24, 0x00	; 0
   11a26:	cd db       	rcall	.-2150   	; 0x111c2 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_DP_TEMP));
   11a28:	6a e9       	ldi	r22, 0x9A	; 154
   11a2a:	7c e3       	ldi	r23, 0x3C	; 60
   11a2c:	88 eb       	ldi	r24, 0xB8	; 184
   11a2e:	9a e2       	ldi	r25, 0x2A	; 42
   11a30:	0f 94 33 32 	call	0x26466	; 0x26466 <strcpy_P>
   11a34:	9c 01       	movw	r18, r24
   11a36:	89 81       	ldd	r24, Y+1	; 0x01
   11a38:	91 e0       	ldi	r25, 0x01	; 1
   11a3a:	98 0f       	add	r25, r24
   11a3c:	99 83       	std	Y+1, r25	; 0x01
   11a3e:	88 0f       	add	r24, r24
   11a40:	98 2f       	mov	r25, r24
   11a42:	99 0f       	add	r25, r25
   11a44:	99 0f       	add	r25, r25
   11a46:	89 0f       	add	r24, r25
   11a48:	a9 01       	movw	r20, r18
   11a4a:	68 2f       	mov	r22, r24
   11a4c:	80 e0       	ldi	r24, 0x00	; 0
   11a4e:	b9 db       	rcall	.-2190   	; 0x111c2 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_QNH));
   11a50:	64 ea       	ldi	r22, 0xA4	; 164
   11a52:	7c e3       	ldi	r23, 0x3C	; 60
   11a54:	88 eb       	ldi	r24, 0xB8	; 184
   11a56:	9a e2       	ldi	r25, 0x2A	; 42
   11a58:	0f 94 33 32 	call	0x26466	; 0x26466 <strcpy_P>
   11a5c:	9c 01       	movw	r18, r24
   11a5e:	89 81       	ldd	r24, Y+1	; 0x01
   11a60:	91 e0       	ldi	r25, 0x01	; 1
   11a62:	98 0f       	add	r25, r24
   11a64:	99 83       	std	Y+1, r25	; 0x01
   11a66:	88 0f       	add	r24, r24
   11a68:	98 2f       	mov	r25, r24
   11a6a:	99 0f       	add	r25, r25
   11a6c:	99 0f       	add	r25, r25
   11a6e:	89 0f       	add	r24, r25
   11a70:	a9 01       	movw	r20, r18
   11a72:	68 2f       	mov	r22, r24
   11a74:	80 e0       	ldi	r24, 0x00	; 0
   11a76:	a5 db       	rcall	.-2230   	; 0x111c2 <task_twi2_lcd_str>

		if (g_adc_enabled) {
   11a78:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   11a7c:	88 23       	and	r24, r24
   11a7e:	09 f4       	brne	.+2      	; 0x11a82 <task_twi2_lcd_template+0x1a0>
   11a80:	52 c0       	rjmp	.+164    	; 0x11b26 <task_twi2_lcd_template+0x244>
			/* Left measurement units */
			line = 3;
   11a82:	83 e0       	ldi	r24, 0x03	; 3
   11a84:	89 83       	std	Y+1, r24	; 0x01
			task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_C));
   11a86:	6e ea       	ldi	r22, 0xAE	; 174
   11a88:	7c e3       	ldi	r23, 0x3C	; 60
   11a8a:	88 eb       	ldi	r24, 0xB8	; 184
   11a8c:	9a e2       	ldi	r25, 0x2A	; 42
   11a8e:	0f 94 33 32 	call	0x26466	; 0x26466 <strcpy_P>
   11a92:	9c 01       	movw	r18, r24
   11a94:	89 81       	ldd	r24, Y+1	; 0x01
   11a96:	91 e0       	ldi	r25, 0x01	; 1
   11a98:	98 0f       	add	r25, r24
   11a9a:	99 83       	std	Y+1, r25	; 0x01
   11a9c:	88 0f       	add	r24, r24
   11a9e:	98 2f       	mov	r25, r24
   11aa0:	99 0f       	add	r25, r25
   11aa2:	99 0f       	add	r25, r25
   11aa4:	89 0f       	add	r24, r25
   11aa6:	a9 01       	movw	r20, r18
   11aa8:	68 2f       	mov	r22, r24
   11aaa:	80 e6       	ldi	r24, 0x60	; 96
   11aac:	8a db       	rcall	.-2284   	; 0x111c2 <task_twi2_lcd_str>
			task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
   11aae:	60 eb       	ldi	r22, 0xB0	; 176
   11ab0:	7c e3       	ldi	r23, 0x3C	; 60
   11ab2:	88 eb       	ldi	r24, 0xB8	; 184
   11ab4:	9a e2       	ldi	r25, 0x2A	; 42
   11ab6:	0f 94 33 32 	call	0x26466	; 0x26466 <strcpy_P>
   11aba:	9c 01       	movw	r18, r24
   11abc:	89 81       	ldd	r24, Y+1	; 0x01
   11abe:	91 e0       	ldi	r25, 0x01	; 1
   11ac0:	98 0f       	add	r25, r24
   11ac2:	99 83       	std	Y+1, r25	; 0x01
   11ac4:	88 0f       	add	r24, r24
   11ac6:	98 2f       	mov	r25, r24
   11ac8:	99 0f       	add	r25, r25
   11aca:	99 0f       	add	r25, r25
   11acc:	89 0f       	add	r24, r25
   11ace:	a9 01       	movw	r20, r18
   11ad0:	68 2f       	mov	r22, r24
   11ad2:	80 e6       	ldi	r24, 0x60	; 96
   11ad4:	76 db       	rcall	.-2324   	; 0x111c2 <task_twi2_lcd_str>
			task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
   11ad6:	60 eb       	ldi	r22, 0xB0	; 176
   11ad8:	7c e3       	ldi	r23, 0x3C	; 60
   11ada:	88 eb       	ldi	r24, 0xB8	; 184
   11adc:	9a e2       	ldi	r25, 0x2A	; 42
   11ade:	0f 94 33 32 	call	0x26466	; 0x26466 <strcpy_P>
   11ae2:	9c 01       	movw	r18, r24
   11ae4:	89 81       	ldd	r24, Y+1	; 0x01
   11ae6:	91 e0       	ldi	r25, 0x01	; 1
   11ae8:	98 0f       	add	r25, r24
   11aea:	99 83       	std	Y+1, r25	; 0x01
   11aec:	88 0f       	add	r24, r24
   11aee:	98 2f       	mov	r25, r24
   11af0:	99 0f       	add	r25, r25
   11af2:	99 0f       	add	r25, r25
   11af4:	89 0f       	add	r24, r25
   11af6:	a9 01       	movw	r20, r18
   11af8:	68 2f       	mov	r22, r24
   11afa:	80 e6       	ldi	r24, 0x60	; 96
   11afc:	62 db       	rcall	.-2364   	; 0x111c2 <task_twi2_lcd_str>
			task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
   11afe:	60 eb       	ldi	r22, 0xB0	; 176
   11b00:	7c e3       	ldi	r23, 0x3C	; 60
   11b02:	88 eb       	ldi	r24, 0xB8	; 184
   11b04:	9a e2       	ldi	r25, 0x2A	; 42
   11b06:	0f 94 33 32 	call	0x26466	; 0x26466 <strcpy_P>
   11b0a:	9c 01       	movw	r18, r24
   11b0c:	89 81       	ldd	r24, Y+1	; 0x01
   11b0e:	91 e0       	ldi	r25, 0x01	; 1
   11b10:	98 0f       	add	r25, r24
   11b12:	99 83       	std	Y+1, r25	; 0x01
   11b14:	88 0f       	add	r24, r24
   11b16:	98 2f       	mov	r25, r24
   11b18:	99 0f       	add	r25, r25
   11b1a:	99 0f       	add	r25, r25
   11b1c:	89 0f       	add	r24, r25
   11b1e:	a9 01       	movw	r20, r18
   11b20:	68 2f       	mov	r22, r24
   11b22:	80 e6       	ldi	r24, 0x60	; 96
   11b24:	4e db       	rcall	.-2404   	; 0x111c2 <task_twi2_lcd_str>
			//task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
			//task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
			//task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
		}

		line = 9;
   11b26:	89 e0       	ldi	r24, 0x09	; 9
   11b28:	89 83       	std	Y+1, r24	; 0x01
		task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_C));
   11b2a:	6e ea       	ldi	r22, 0xAE	; 174
   11b2c:	7c e3       	ldi	r23, 0x3C	; 60
   11b2e:	88 eb       	ldi	r24, 0xB8	; 184
   11b30:	9a e2       	ldi	r25, 0x2A	; 42
   11b32:	0f 94 33 32 	call	0x26466	; 0x26466 <strcpy_P>
   11b36:	9c 01       	movw	r18, r24
   11b38:	89 81       	ldd	r24, Y+1	; 0x01
   11b3a:	91 e0       	ldi	r25, 0x01	; 1
   11b3c:	98 0f       	add	r25, r24
   11b3e:	99 83       	std	Y+1, r25	; 0x01
   11b40:	88 0f       	add	r24, r24
   11b42:	98 2f       	mov	r25, r24
   11b44:	99 0f       	add	r25, r25
   11b46:	99 0f       	add	r25, r25
   11b48:	89 0f       	add	r24, r25
   11b4a:	a9 01       	movw	r20, r18
   11b4c:	68 2f       	mov	r22, r24
   11b4e:	80 e6       	ldi	r24, 0x60	; 96
   11b50:	38 db       	rcall	.-2448   	; 0x111c2 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_P100));
   11b52:	62 eb       	ldi	r22, 0xB2	; 178
   11b54:	7c e3       	ldi	r23, 0x3C	; 60
   11b56:	88 eb       	ldi	r24, 0xB8	; 184
   11b58:	9a e2       	ldi	r25, 0x2A	; 42
   11b5a:	0f 94 33 32 	call	0x26466	; 0x26466 <strcpy_P>
   11b5e:	9c 01       	movw	r18, r24
   11b60:	89 81       	ldd	r24, Y+1	; 0x01
   11b62:	91 e0       	ldi	r25, 0x01	; 1
   11b64:	98 0f       	add	r25, r24
   11b66:	99 83       	std	Y+1, r25	; 0x01
   11b68:	88 0f       	add	r24, r24
   11b6a:	98 2f       	mov	r25, r24
   11b6c:	99 0f       	add	r25, r25
   11b6e:	99 0f       	add	r25, r25
   11b70:	89 0f       	add	r24, r25
   11b72:	a9 01       	movw	r20, r18
   11b74:	68 2f       	mov	r22, r24
   11b76:	80 e6       	ldi	r24, 0x60	; 96
   11b78:	24 db       	rcall	.-2488   	; 0x111c2 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_C));
   11b7a:	6e ea       	ldi	r22, 0xAE	; 174
   11b7c:	7c e3       	ldi	r23, 0x3C	; 60
   11b7e:	88 eb       	ldi	r24, 0xB8	; 184
   11b80:	9a e2       	ldi	r25, 0x2A	; 42
   11b82:	0f 94 33 32 	call	0x26466	; 0x26466 <strcpy_P>
   11b86:	9c 01       	movw	r18, r24
   11b88:	89 81       	ldd	r24, Y+1	; 0x01
   11b8a:	91 e0       	ldi	r25, 0x01	; 1
   11b8c:	98 0f       	add	r25, r24
   11b8e:	99 83       	std	Y+1, r25	; 0x01
   11b90:	88 0f       	add	r24, r24
   11b92:	98 2f       	mov	r25, r24
   11b94:	99 0f       	add	r25, r25
   11b96:	99 0f       	add	r25, r25
   11b98:	89 0f       	add	r24, r25
   11b9a:	a9 01       	movw	r20, r18
   11b9c:	68 2f       	mov	r22, r24
   11b9e:	80 e6       	ldi	r24, 0x60	; 96
		//task_twi2_lcd_str(6 * 18, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_HPA));

		/* Gyro: plot circles */
		{
			const uint8_t plot_gyro_center_x_X	= 150;
   11ba0:	10 db       	rcall	.-2528   	; 0x111c2 <task_twi2_lcd_str>
   11ba2:	86 e9       	ldi	r24, 0x96	; 150
			const uint8_t plot_gyro_center_x_Y	= 150 + 30;
   11ba4:	8a 83       	std	Y+2, r24	; 0x02
   11ba6:	84 eb       	ldi	r24, 0xB4	; 180
			const uint8_t plot_gyro_center_x_Z	= 150 + 60;
   11ba8:	8b 83       	std	Y+3, r24	; 0x03
			const uint8_t plot_gyro_center_y	= 100;
   11baa:	82 ed       	ldi	r24, 0xD2	; 210
   11bac:	8c 83       	std	Y+4, r24	; 0x04
			const uint8_t plot_gyro_radius		= 14;
   11bae:	84 e6       	ldi	r24, 0x64	; 100
   11bb0:	8d 83       	std	Y+5, r24	; 0x05

			task_twi2_lcd_circ(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_radius, false, 1);
   11bb2:	8e e0       	ldi	r24, 0x0E	; 14
   11bb4:	8e 83       	std	Y+6, r24	; 0x06
   11bb6:	01 e0       	ldi	r16, 0x01	; 1
   11bb8:	20 e0       	ldi	r18, 0x00	; 0
   11bba:	4e 81       	ldd	r20, Y+6	; 0x06
   11bbc:	6d 81       	ldd	r22, Y+5	; 0x05
			task_twi2_lcd_circ(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_radius, false, 1);
   11bbe:	8a 81       	ldd	r24, Y+2	; 0x02
   11bc0:	8a dd       	rcall	.-1260   	; 0x116d6 <task_twi2_lcd_circ>
   11bc2:	01 e0       	ldi	r16, 0x01	; 1
   11bc4:	20 e0       	ldi	r18, 0x00	; 0
   11bc6:	4e 81       	ldd	r20, Y+6	; 0x06
   11bc8:	6d 81       	ldd	r22, Y+5	; 0x05
   11bca:	8b 81       	ldd	r24, Y+3	; 0x03
			task_twi2_lcd_circ(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_radius, false, 1);
   11bcc:	84 dd       	rcall	.-1272   	; 0x116d6 <task_twi2_lcd_circ>
   11bce:	01 e0       	ldi	r16, 0x01	; 1
   11bd0:	20 e0       	ldi	r18, 0x00	; 0
   11bd2:	4e 81       	ldd	r20, Y+6	; 0x06
   11bd4:	6d 81       	ldd	r22, Y+5	; 0x05
   11bd6:	8c 81       	ldd	r24, Y+4	; 0x04

			task_twi2_lcd_str(plot_gyro_center_x_X - 4, plot_gyro_center_y + plot_gyro_radius + 4, strcpy_P(g_prepare_buf, PM_TWIINIT_GX));
   11bd8:	7e dd       	rcall	.-1284   	; 0x116d6 <task_twi2_lcd_circ>
   11bda:	64 eb       	ldi	r22, 0xB4	; 180
   11bdc:	7c e3       	ldi	r23, 0x3C	; 60
   11bde:	88 eb       	ldi	r24, 0xB8	; 184
   11be0:	9a e2       	ldi	r25, 0x2A	; 42
   11be2:	0f 94 33 32 	call	0x26466	; 0x26466 <strcpy_P>
   11be6:	3d 81       	ldd	r19, Y+5	; 0x05
   11be8:	2e 81       	ldd	r18, Y+6	; 0x06
   11bea:	23 0f       	add	r18, r19
   11bec:	34 e0       	ldi	r19, 0x04	; 4
   11bee:	32 0f       	add	r19, r18
   11bf0:	2a 81       	ldd	r18, Y+2	; 0x02
   11bf2:	24 50       	subi	r18, 0x04	; 4
   11bf4:	ac 01       	movw	r20, r24
   11bf6:	63 2f       	mov	r22, r19
   11bf8:	82 2f       	mov	r24, r18
			task_twi2_lcd_str(plot_gyro_center_x_Y - 4, plot_gyro_center_y + plot_gyro_radius + 4, strcpy_P(g_prepare_buf, PM_TWIINIT_GY));
   11bfa:	e3 da       	rcall	.-2618   	; 0x111c2 <task_twi2_lcd_str>
   11bfc:	67 eb       	ldi	r22, 0xB7	; 183
   11bfe:	7c e3       	ldi	r23, 0x3C	; 60
   11c00:	88 eb       	ldi	r24, 0xB8	; 184
   11c02:	9a e2       	ldi	r25, 0x2A	; 42
   11c04:	0f 94 33 32 	call	0x26466	; 0x26466 <strcpy_P>
   11c08:	3d 81       	ldd	r19, Y+5	; 0x05
   11c0a:	2e 81       	ldd	r18, Y+6	; 0x06
   11c0c:	23 0f       	add	r18, r19
   11c0e:	34 e0       	ldi	r19, 0x04	; 4
   11c10:	32 0f       	add	r19, r18
   11c12:	2b 81       	ldd	r18, Y+3	; 0x03
   11c14:	24 50       	subi	r18, 0x04	; 4
   11c16:	ac 01       	movw	r20, r24
   11c18:	63 2f       	mov	r22, r19
   11c1a:	82 2f       	mov	r24, r18
			task_twi2_lcd_str(plot_gyro_center_x_Z - 4, plot_gyro_center_y + plot_gyro_radius + 4, strcpy_P(g_prepare_buf, PM_TWIINIT_GZ));
   11c1c:	d2 da       	rcall	.-2652   	; 0x111c2 <task_twi2_lcd_str>
   11c1e:	6a eb       	ldi	r22, 0xBA	; 186
   11c20:	7c e3       	ldi	r23, 0x3C	; 60
   11c22:	88 eb       	ldi	r24, 0xB8	; 184
   11c24:	9a e2       	ldi	r25, 0x2A	; 42
   11c26:	0f 94 33 32 	call	0x26466	; 0x26466 <strcpy_P>
   11c2a:	3d 81       	ldd	r19, Y+5	; 0x05
   11c2c:	2e 81       	ldd	r18, Y+6	; 0x06
   11c2e:	23 0f       	add	r18, r19
   11c30:	34 e0       	ldi	r19, 0x04	; 4
   11c32:	32 0f       	add	r19, r18
   11c34:	2c 81       	ldd	r18, Y+4	; 0x04
   11c36:	24 50       	subi	r18, 0x04	; 4
   11c38:	ac 01       	movw	r20, r24
   11c3a:	63 2f       	mov	r22, r19
		}

		/* Magnetic & Accel */
		{
			task_twi2_lcd_str(18 * 6, 72, strcpy_P(g_prepare_buf, PM_TWIINIT_MAGNETICS));
   11c3c:	82 2f       	mov	r24, r18
   11c3e:	c1 da       	rcall	.-2686   	; 0x111c2 <task_twi2_lcd_str>
   11c40:	6d eb       	ldi	r22, 0xBD	; 189
   11c42:	7c e3       	ldi	r23, 0x3C	; 60
   11c44:	88 eb       	ldi	r24, 0xB8	; 184
   11c46:	9a e2       	ldi	r25, 0x2A	; 42
   11c48:	0f 94 33 32 	call	0x26466	; 0x26466 <strcpy_P>
   11c4c:	ac 01       	movw	r20, r24
   11c4e:	68 e4       	ldi	r22, 0x48	; 72
   11c50:	8c e6       	ldi	r24, 0x6C	; 108
			task_twi2_lcd_str(196, 72, strcpy_P(g_prepare_buf, PM_TWIINIT_ACCEL));
   11c52:	b7 da       	rcall	.-2706   	; 0x111c2 <task_twi2_lcd_str>
   11c54:	67 ec       	ldi	r22, 0xC7	; 199
   11c56:	7c e3       	ldi	r23, 0x3C	; 60
   11c58:	88 eb       	ldi	r24, 0xB8	; 184
   11c5a:	9a e2       	ldi	r25, 0x2A	; 42
   11c5c:	0f 94 33 32 	call	0x26466	; 0x26466 <strcpy_P>
   11c60:	ac 01       	movw	r20, r24
   11c62:	68 e4       	ldi	r22, 0x48	; 72
   11c64:	84 ec       	ldi	r24, 0xC4	; 196
   11c66:	ad da       	rcall	.-2726   	; 0x111c2 <task_twi2_lcd_str>
		}
	}
}
   11c68:	00 00       	nop
   11c6a:	26 96       	adiw	r28, 0x06	; 6
   11c6c:	cd bf       	out	0x3d, r28	; 61
   11c6e:	de bf       	out	0x3e, r29	; 62
   11c70:	df 91       	pop	r29
   11c72:	cf 91       	pop	r28
   11c74:	0f 91       	pop	r16
   11c76:	08 95       	ret

00011c78 <task_twi2_lcd_print_format_P>:

void task_twi2_lcd_print_format_P(uint8_t x, uint8_t y, const char* fmt_P)
{
   11c78:	2f 92       	push	r2
   11c7a:	3f 92       	push	r3
   11c7c:	4f 92       	push	r4
   11c7e:	5f 92       	push	r5
   11c80:	6f 92       	push	r6
   11c82:	7f 92       	push	r7
   11c84:	8f 92       	push	r8
   11c86:	9f 92       	push	r9
   11c88:	af 92       	push	r10
   11c8a:	bf 92       	push	r11
   11c8c:	cf 92       	push	r12
   11c8e:	df 92       	push	r13
   11c90:	ef 92       	push	r14
   11c92:	ff 92       	push	r15
   11c94:	0f 93       	push	r16
   11c96:	1f 93       	push	r17
   11c98:	cf 93       	push	r28
   11c9a:	df 93       	push	r29
   11c9c:	00 d0       	rcall	.+0      	; 0x11c9e <task_twi2_lcd_print_format_P+0x26>
   11c9e:	1f 92       	push	r1
   11ca0:	cd b7       	in	r28, 0x3d	; 61
   11ca2:	de b7       	in	r29, 0x3e	; 62
   11ca4:	89 83       	std	Y+1, r24	; 0x01
   11ca6:	6a 83       	std	Y+2, r22	; 0x02
   11ca8:	4b 83       	std	Y+3, r20	; 0x03
   11caa:	5c 83       	std	Y+4, r21	; 0x04
	task_twi2_lcd_pos_xy(x, y);
   11cac:	6a 81       	ldd	r22, Y+2	; 0x02
   11cae:	89 81       	ldd	r24, Y+1	; 0x01
   11cb0:	d1 d9       	rcall	.-3166   	; 0x11054 <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   11cb2:	80 e0       	ldi	r24, 0x00	; 0
   11cb4:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   11cb8:	88 23       	and	r24, r24
   11cba:	09 f4       	brne	.+2      	; 0x11cbe <task_twi2_lcd_print_format_P+0x46>
   11cbc:	93 c0       	rjmp	.+294    	; 0x11de4 <task_twi2_lcd_print_format_P+0x16c>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   11cbe:	80 e3       	ldi	r24, 0x30	; 48
   11cc0:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = sprintf_P((char*)&(g_twi2_m_data[1]), fmt_P);
   11cc4:	8c 81       	ldd	r24, Y+4	; 0x04
   11cc6:	8f 93       	push	r24
   11cc8:	8b 81       	ldd	r24, Y+3	; 0x03
   11cca:	8f 93       	push	r24
   11ccc:	81 e4       	ldi	r24, 0x41	; 65
   11cce:	9b e2       	ldi	r25, 0x2B	; 43
   11cd0:	89 2f       	mov	r24, r25
   11cd2:	8f 93       	push	r24
   11cd4:	81 e4       	ldi	r24, 0x41	; 65
   11cd6:	9b e2       	ldi	r25, 0x2B	; 43
   11cd8:	8f 93       	push	r24
   11cda:	0f 94 a4 33 	call	0x26748	; 0x26748 <sprintf_P>
   11cde:	0f 90       	pop	r0
   11ce0:	0f 90       	pop	r0
   11ce2:	0f 90       	pop	r0
   11ce4:	0f 90       	pop	r0
   11ce6:	80 93 40 2b 	sts	0x2B40, r24	; 0x802b40 <g_twi2_m_data>
		g_twi2_packet.length = g_twi2_m_data[0] + 1;
   11cea:	80 91 40 2b 	lds	r24, 0x2B40	; 0x802b40 <g_twi2_m_data>
   11cee:	88 2f       	mov	r24, r24
   11cf0:	90 e0       	ldi	r25, 0x00	; 0
   11cf2:	01 96       	adiw	r24, 0x01	; 1
   11cf4:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   11cf8:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   11cfc:	6e e2       	ldi	r22, 0x2E	; 46
   11cfe:	70 e2       	ldi	r23, 0x20	; 32
   11d00:	80 e8       	ldi	r24, 0x80	; 128
   11d02:	94 e0       	ldi	r25, 0x04	; 4
   11d04:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   11d08:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
   11d0c:	dc 01       	movw	r26, r24
   11d0e:	cb 01       	movw	r24, r22
   11d10:	1c 01       	movw	r2, r24
   11d12:	2d 01       	movw	r4, r26
   11d14:	61 2c       	mov	r6, r1
   11d16:	71 2c       	mov	r7, r1
   11d18:	43 01       	movw	r8, r6
   11d1a:	0f 2e       	mov	r0, r31
   11d1c:	f6 e0       	ldi	r31, 0x06	; 6
   11d1e:	af 2e       	mov	r10, r31
   11d20:	f0 2d       	mov	r31, r0
   11d22:	b1 2c       	mov	r11, r1
   11d24:	c1 2c       	mov	r12, r1
   11d26:	d1 2c       	mov	r13, r1
   11d28:	e1 2c       	mov	r14, r1
   11d2a:	f1 2c       	mov	r15, r1
   11d2c:	00 e0       	ldi	r16, 0x00	; 0
   11d2e:	10 e0       	ldi	r17, 0x00	; 0
   11d30:	22 2d       	mov	r18, r2
   11d32:	33 2d       	mov	r19, r3
   11d34:	44 2d       	mov	r20, r4
   11d36:	55 2d       	mov	r21, r5
   11d38:	66 2d       	mov	r22, r6
   11d3a:	77 2d       	mov	r23, r7
   11d3c:	88 2d       	mov	r24, r8
   11d3e:	99 2d       	mov	r25, r9
   11d40:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
   11d44:	22 2e       	mov	r2, r18
   11d46:	33 2e       	mov	r3, r19
   11d48:	44 2e       	mov	r4, r20
   11d4a:	55 2e       	mov	r5, r21
   11d4c:	66 2e       	mov	r6, r22
   11d4e:	77 2e       	mov	r7, r23
   11d50:	88 2e       	mov	r8, r24
   11d52:	99 2e       	mov	r9, r25
   11d54:	a2 2c       	mov	r10, r2
   11d56:	b3 2c       	mov	r11, r3
   11d58:	c4 2c       	mov	r12, r4
   11d5a:	d5 2c       	mov	r13, r5
   11d5c:	e6 2c       	mov	r14, r6
   11d5e:	f7 2c       	mov	r15, r7
   11d60:	08 2d       	mov	r16, r8
   11d62:	19 2d       	mov	r17, r9
   11d64:	2a 2d       	mov	r18, r10
   11d66:	3b 2d       	mov	r19, r11
   11d68:	4c 2d       	mov	r20, r12
   11d6a:	5d 2d       	mov	r21, r13
   11d6c:	6e 2d       	mov	r22, r14
   11d6e:	7f 2d       	mov	r23, r15
   11d70:	80 2f       	mov	r24, r16
   11d72:	91 2f       	mov	r25, r17
   11d74:	21 5c       	subi	r18, 0xC1	; 193
   11d76:	3d 4b       	sbci	r19, 0xBD	; 189
   11d78:	40 4f       	sbci	r20, 0xF0	; 240
   11d7a:	5f 4f       	sbci	r21, 0xFF	; 255
   11d7c:	6f 4f       	sbci	r22, 0xFF	; 255
   11d7e:	7f 4f       	sbci	r23, 0xFF	; 255
   11d80:	8f 4f       	sbci	r24, 0xFF	; 255
   11d82:	9f 4f       	sbci	r25, 0xFF	; 255
   11d84:	a2 2e       	mov	r10, r18
   11d86:	b3 2e       	mov	r11, r19
   11d88:	c4 2e       	mov	r12, r20
   11d8a:	d5 2e       	mov	r13, r21
   11d8c:	e6 2e       	mov	r14, r22
   11d8e:	f7 2e       	mov	r15, r23
   11d90:	08 2f       	mov	r16, r24
   11d92:	19 2f       	mov	r17, r25
   11d94:	2a 2d       	mov	r18, r10
   11d96:	3b 2d       	mov	r19, r11
   11d98:	4c 2d       	mov	r20, r12
   11d9a:	5d 2d       	mov	r21, r13
   11d9c:	6e 2d       	mov	r22, r14
   11d9e:	7f 2d       	mov	r23, r15
   11da0:	80 2f       	mov	r24, r16
   11da2:	91 2f       	mov	r25, r17
   11da4:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
   11da8:	dc 01       	movw	r26, r24
   11daa:	cb 01       	movw	r24, r22
   11dac:	20 e0       	ldi	r18, 0x00	; 0
   11dae:	34 e2       	ldi	r19, 0x24	; 36
   11db0:	44 e7       	ldi	r20, 0x74	; 116
   11db2:	59 e4       	ldi	r21, 0x49	; 73
   11db4:	bc 01       	movw	r22, r24
   11db6:	cd 01       	movw	r24, r26
   11db8:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   11dbc:	dc 01       	movw	r26, r24
   11dbe:	cb 01       	movw	r24, r22
   11dc0:	bc 01       	movw	r22, r24
   11dc2:	cd 01       	movw	r24, r26
   11dc4:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
   11dc8:	a2 2e       	mov	r10, r18
   11dca:	b3 2e       	mov	r11, r19
   11dcc:	c4 2e       	mov	r12, r20
   11dce:	d5 2e       	mov	r13, r21
   11dd0:	e6 2e       	mov	r14, r22
   11dd2:	f7 2e       	mov	r15, r23
   11dd4:	08 2f       	mov	r16, r24
   11dd6:	19 2f       	mov	r17, r25
   11dd8:	d6 01       	movw	r26, r12
   11dda:	c5 01       	movw	r24, r10
   11ddc:	bc 01       	movw	r22, r24
   11dde:	cd 01       	movw	r24, r26
   11de0:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
	}
}
   11de4:	00 00       	nop
   11de6:	24 96       	adiw	r28, 0x04	; 4
   11de8:	cd bf       	out	0x3d, r28	; 61
   11dea:	de bf       	out	0x3e, r29	; 62
   11dec:	df 91       	pop	r29
   11dee:	cf 91       	pop	r28
   11df0:	1f 91       	pop	r17
   11df2:	0f 91       	pop	r16
   11df4:	ff 90       	pop	r15
   11df6:	ef 90       	pop	r14
   11df8:	df 90       	pop	r13
   11dfa:	cf 90       	pop	r12
   11dfc:	bf 90       	pop	r11
   11dfe:	af 90       	pop	r10
   11e00:	9f 90       	pop	r9
   11e02:	8f 90       	pop	r8
   11e04:	7f 90       	pop	r7
   11e06:	6f 90       	pop	r6
   11e08:	5f 90       	pop	r5
   11e0a:	4f 90       	pop	r4
   11e0c:	3f 90       	pop	r3
   11e0e:	2f 90       	pop	r2
   11e10:	08 95       	ret

00011e12 <task_twi2_lcd_print_format_c>:

static void task_twi2_lcd_print_format_c(uint8_t x, uint8_t y, char val)
{
   11e12:	2f 92       	push	r2
   11e14:	3f 92       	push	r3
   11e16:	4f 92       	push	r4
   11e18:	5f 92       	push	r5
   11e1a:	6f 92       	push	r6
   11e1c:	7f 92       	push	r7
   11e1e:	8f 92       	push	r8
   11e20:	9f 92       	push	r9
   11e22:	af 92       	push	r10
   11e24:	bf 92       	push	r11
   11e26:	cf 92       	push	r12
   11e28:	df 92       	push	r13
   11e2a:	ef 92       	push	r14
   11e2c:	ff 92       	push	r15
   11e2e:	0f 93       	push	r16
   11e30:	1f 93       	push	r17
   11e32:	cf 93       	push	r28
   11e34:	df 93       	push	r29
   11e36:	00 d0       	rcall	.+0      	; 0x11e38 <task_twi2_lcd_print_format_c+0x26>
   11e38:	cd b7       	in	r28, 0x3d	; 61
   11e3a:	de b7       	in	r29, 0x3e	; 62
   11e3c:	89 83       	std	Y+1, r24	; 0x01
   11e3e:	6a 83       	std	Y+2, r22	; 0x02
   11e40:	4b 83       	std	Y+3, r20	; 0x03
	task_twi2_lcd_pos_xy(x, y);
   11e42:	6a 81       	ldd	r22, Y+2	; 0x02
   11e44:	89 81       	ldd	r24, Y+1	; 0x01
   11e46:	06 d9       	rcall	.-3572   	; 0x11054 <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   11e48:	80 e0       	ldi	r24, 0x00	; 0
   11e4a:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   11e4e:	88 23       	and	r24, r24
   11e50:	09 f4       	brne	.+2      	; 0x11e54 <task_twi2_lcd_print_format_c+0x42>
   11e52:	86 c0       	rjmp	.+268    	; 0x11f60 <task_twi2_lcd_print_format_c+0x14e>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   11e54:	80 e3       	ldi	r24, 0x30	; 48
   11e56:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = 1;
   11e5a:	81 e0       	ldi	r24, 0x01	; 1
   11e5c:	80 93 40 2b 	sts	0x2B40, r24	; 0x802b40 <g_twi2_m_data>
		g_twi2_m_data[1] = (uint8_t)val;
   11e60:	8b 81       	ldd	r24, Y+3	; 0x03
   11e62:	80 93 41 2b 	sts	0x2B41, r24	; 0x802b41 <g_twi2_m_data+0x1>
		g_twi2_packet.length = g_twi2_m_data[0] + 1;
   11e66:	80 91 40 2b 	lds	r24, 0x2B40	; 0x802b40 <g_twi2_m_data>
   11e6a:	88 2f       	mov	r24, r24
   11e6c:	90 e0       	ldi	r25, 0x00	; 0
   11e6e:	01 96       	adiw	r24, 0x01	; 1
   11e70:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   11e74:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   11e78:	6e e2       	ldi	r22, 0x2E	; 46
   11e7a:	70 e2       	ldi	r23, 0x20	; 32
   11e7c:	80 e8       	ldi	r24, 0x80	; 128
   11e7e:	94 e0       	ldi	r25, 0x04	; 4
   11e80:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   11e84:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
   11e88:	dc 01       	movw	r26, r24
   11e8a:	cb 01       	movw	r24, r22
   11e8c:	1c 01       	movw	r2, r24
   11e8e:	2d 01       	movw	r4, r26
   11e90:	61 2c       	mov	r6, r1
   11e92:	71 2c       	mov	r7, r1
   11e94:	43 01       	movw	r8, r6
   11e96:	0f 2e       	mov	r0, r31
   11e98:	f6 e0       	ldi	r31, 0x06	; 6
   11e9a:	af 2e       	mov	r10, r31
   11e9c:	f0 2d       	mov	r31, r0
   11e9e:	b1 2c       	mov	r11, r1
   11ea0:	c1 2c       	mov	r12, r1
   11ea2:	d1 2c       	mov	r13, r1
   11ea4:	e1 2c       	mov	r14, r1
   11ea6:	f1 2c       	mov	r15, r1
   11ea8:	00 e0       	ldi	r16, 0x00	; 0
   11eaa:	10 e0       	ldi	r17, 0x00	; 0
   11eac:	22 2d       	mov	r18, r2
   11eae:	33 2d       	mov	r19, r3
   11eb0:	44 2d       	mov	r20, r4
   11eb2:	55 2d       	mov	r21, r5
   11eb4:	66 2d       	mov	r22, r6
   11eb6:	77 2d       	mov	r23, r7
   11eb8:	88 2d       	mov	r24, r8
   11eba:	99 2d       	mov	r25, r9
   11ebc:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
   11ec0:	22 2e       	mov	r2, r18
   11ec2:	33 2e       	mov	r3, r19
   11ec4:	44 2e       	mov	r4, r20
   11ec6:	55 2e       	mov	r5, r21
   11ec8:	66 2e       	mov	r6, r22
   11eca:	77 2e       	mov	r7, r23
   11ecc:	88 2e       	mov	r8, r24
   11ece:	99 2e       	mov	r9, r25
   11ed0:	a2 2c       	mov	r10, r2
   11ed2:	b3 2c       	mov	r11, r3
   11ed4:	c4 2c       	mov	r12, r4
   11ed6:	d5 2c       	mov	r13, r5
   11ed8:	e6 2c       	mov	r14, r6
   11eda:	f7 2c       	mov	r15, r7
   11edc:	08 2d       	mov	r16, r8
   11ede:	19 2d       	mov	r17, r9
   11ee0:	2a 2d       	mov	r18, r10
   11ee2:	3b 2d       	mov	r19, r11
   11ee4:	4c 2d       	mov	r20, r12
   11ee6:	5d 2d       	mov	r21, r13
   11ee8:	6e 2d       	mov	r22, r14
   11eea:	7f 2d       	mov	r23, r15
   11eec:	80 2f       	mov	r24, r16
   11eee:	91 2f       	mov	r25, r17
   11ef0:	21 5c       	subi	r18, 0xC1	; 193
   11ef2:	3d 4b       	sbci	r19, 0xBD	; 189
   11ef4:	40 4f       	sbci	r20, 0xF0	; 240
   11ef6:	5f 4f       	sbci	r21, 0xFF	; 255
   11ef8:	6f 4f       	sbci	r22, 0xFF	; 255
   11efa:	7f 4f       	sbci	r23, 0xFF	; 255
   11efc:	8f 4f       	sbci	r24, 0xFF	; 255
   11efe:	9f 4f       	sbci	r25, 0xFF	; 255
   11f00:	a2 2e       	mov	r10, r18
   11f02:	b3 2e       	mov	r11, r19
   11f04:	c4 2e       	mov	r12, r20
   11f06:	d5 2e       	mov	r13, r21
   11f08:	e6 2e       	mov	r14, r22
   11f0a:	f7 2e       	mov	r15, r23
   11f0c:	08 2f       	mov	r16, r24
   11f0e:	19 2f       	mov	r17, r25
   11f10:	2a 2d       	mov	r18, r10
   11f12:	3b 2d       	mov	r19, r11
   11f14:	4c 2d       	mov	r20, r12
   11f16:	5d 2d       	mov	r21, r13
   11f18:	6e 2d       	mov	r22, r14
   11f1a:	7f 2d       	mov	r23, r15
   11f1c:	80 2f       	mov	r24, r16
   11f1e:	91 2f       	mov	r25, r17
   11f20:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
   11f24:	dc 01       	movw	r26, r24
   11f26:	cb 01       	movw	r24, r22
   11f28:	20 e0       	ldi	r18, 0x00	; 0
   11f2a:	34 e2       	ldi	r19, 0x24	; 36
   11f2c:	44 e7       	ldi	r20, 0x74	; 116
   11f2e:	59 e4       	ldi	r21, 0x49	; 73
   11f30:	bc 01       	movw	r22, r24
   11f32:	cd 01       	movw	r24, r26
   11f34:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   11f38:	dc 01       	movw	r26, r24
   11f3a:	cb 01       	movw	r24, r22
   11f3c:	bc 01       	movw	r22, r24
   11f3e:	cd 01       	movw	r24, r26
   11f40:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
   11f44:	a2 2e       	mov	r10, r18
   11f46:	b3 2e       	mov	r11, r19
   11f48:	c4 2e       	mov	r12, r20
   11f4a:	d5 2e       	mov	r13, r21
   11f4c:	e6 2e       	mov	r14, r22
   11f4e:	f7 2e       	mov	r15, r23
   11f50:	08 2f       	mov	r16, r24
   11f52:	19 2f       	mov	r17, r25
   11f54:	d6 01       	movw	r26, r12
   11f56:	c5 01       	movw	r24, r10
   11f58:	bc 01       	movw	r22, r24
   11f5a:	cd 01       	movw	r24, r26
   11f5c:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
	}
}
   11f60:	00 00       	nop
   11f62:	23 96       	adiw	r28, 0x03	; 3
   11f64:	cd bf       	out	0x3d, r28	; 61
   11f66:	de bf       	out	0x3e, r29	; 62
   11f68:	df 91       	pop	r29
   11f6a:	cf 91       	pop	r28
   11f6c:	1f 91       	pop	r17
   11f6e:	0f 91       	pop	r16
   11f70:	ff 90       	pop	r15
   11f72:	ef 90       	pop	r14
   11f74:	df 90       	pop	r13
   11f76:	cf 90       	pop	r12
   11f78:	bf 90       	pop	r11
   11f7a:	af 90       	pop	r10
   11f7c:	9f 90       	pop	r9
   11f7e:	8f 90       	pop	r8
   11f80:	7f 90       	pop	r7
   11f82:	6f 90       	pop	r6
   11f84:	5f 90       	pop	r5
   11f86:	4f 90       	pop	r4
   11f88:	3f 90       	pop	r3
   11f8a:	2f 90       	pop	r2
   11f8c:	08 95       	ret

00011f8e <task_twi2_lcd_print_format_long_P>:

static void task_twi2_lcd_print_format_long_P(uint8_t x, uint8_t y, long val, const char* fmt_P)
{
   11f8e:	2f 92       	push	r2
   11f90:	3f 92       	push	r3
   11f92:	4f 92       	push	r4
   11f94:	5f 92       	push	r5
   11f96:	6f 92       	push	r6
   11f98:	7f 92       	push	r7
   11f9a:	8f 92       	push	r8
   11f9c:	9f 92       	push	r9
   11f9e:	af 92       	push	r10
   11fa0:	bf 92       	push	r11
   11fa2:	cf 92       	push	r12
   11fa4:	df 92       	push	r13
   11fa6:	ef 92       	push	r14
   11fa8:	ff 92       	push	r15
   11faa:	0f 93       	push	r16
   11fac:	1f 93       	push	r17
   11fae:	cf 93       	push	r28
   11fb0:	df 93       	push	r29
   11fb2:	cd b7       	in	r28, 0x3d	; 61
   11fb4:	de b7       	in	r29, 0x3e	; 62
   11fb6:	28 97       	sbiw	r28, 0x08	; 8
   11fb8:	cd bf       	out	0x3d, r28	; 61
   11fba:	de bf       	out	0x3e, r29	; 62
   11fbc:	89 83       	std	Y+1, r24	; 0x01
   11fbe:	6a 83       	std	Y+2, r22	; 0x02
   11fc0:	2b 83       	std	Y+3, r18	; 0x03
   11fc2:	3c 83       	std	Y+4, r19	; 0x04
   11fc4:	4d 83       	std	Y+5, r20	; 0x05
   11fc6:	5e 83       	std	Y+6, r21	; 0x06
   11fc8:	0f 83       	std	Y+7, r16	; 0x07
   11fca:	18 87       	std	Y+8, r17	; 0x08
	task_twi2_lcd_pos_xy(x, y);
   11fcc:	6a 81       	ldd	r22, Y+2	; 0x02
   11fce:	89 81       	ldd	r24, Y+1	; 0x01
   11fd0:	41 d8       	rcall	.-3966   	; 0x11054 <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   11fd2:	80 e0       	ldi	r24, 0x00	; 0
   11fd4:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   11fd8:	88 23       	and	r24, r24
   11fda:	09 f4       	brne	.+2      	; 0x11fde <task_twi2_lcd_print_format_long_P+0x50>
   11fdc:	9d c0       	rjmp	.+314    	; 0x12118 <task_twi2_lcd_print_format_long_P+0x18a>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   11fde:	80 e3       	ldi	r24, 0x30	; 48
   11fe0:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = sprintf_P((char*)&(g_twi2_m_data[1]), fmt_P, val);
   11fe4:	8e 81       	ldd	r24, Y+6	; 0x06
   11fe6:	8f 93       	push	r24
   11fe8:	8d 81       	ldd	r24, Y+5	; 0x05
   11fea:	8f 93       	push	r24
   11fec:	8c 81       	ldd	r24, Y+4	; 0x04
   11fee:	8f 93       	push	r24
   11ff0:	8b 81       	ldd	r24, Y+3	; 0x03
   11ff2:	8f 93       	push	r24
   11ff4:	88 85       	ldd	r24, Y+8	; 0x08
   11ff6:	8f 93       	push	r24
   11ff8:	8f 81       	ldd	r24, Y+7	; 0x07
   11ffa:	8f 93       	push	r24
   11ffc:	81 e4       	ldi	r24, 0x41	; 65
   11ffe:	9b e2       	ldi	r25, 0x2B	; 43
   12000:	89 2f       	mov	r24, r25
   12002:	8f 93       	push	r24
   12004:	81 e4       	ldi	r24, 0x41	; 65
   12006:	9b e2       	ldi	r25, 0x2B	; 43
   12008:	8f 93       	push	r24
   1200a:	0f 94 a4 33 	call	0x26748	; 0x26748 <sprintf_P>
   1200e:	2d b7       	in	r18, 0x3d	; 61
   12010:	3e b7       	in	r19, 0x3e	; 62
   12012:	28 5f       	subi	r18, 0xF8	; 248
   12014:	3f 4f       	sbci	r19, 0xFF	; 255
   12016:	cd bf       	out	0x3d, r28	; 61
   12018:	de bf       	out	0x3e, r29	; 62
   1201a:	80 93 40 2b 	sts	0x2B40, r24	; 0x802b40 <g_twi2_m_data>
		g_twi2_packet.length = g_twi2_m_data[0] + 1;
   1201e:	80 91 40 2b 	lds	r24, 0x2B40	; 0x802b40 <g_twi2_m_data>
   12022:	88 2f       	mov	r24, r24
   12024:	90 e0       	ldi	r25, 0x00	; 0
   12026:	01 96       	adiw	r24, 0x01	; 1
   12028:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   1202c:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   12030:	6e e2       	ldi	r22, 0x2E	; 46
   12032:	70 e2       	ldi	r23, 0x20	; 32
   12034:	80 e8       	ldi	r24, 0x80	; 128
   12036:	94 e0       	ldi	r25, 0x04	; 4
   12038:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   1203c:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
   12040:	dc 01       	movw	r26, r24
   12042:	cb 01       	movw	r24, r22
   12044:	1c 01       	movw	r2, r24
   12046:	2d 01       	movw	r4, r26
   12048:	61 2c       	mov	r6, r1
   1204a:	71 2c       	mov	r7, r1
   1204c:	43 01       	movw	r8, r6
   1204e:	0f 2e       	mov	r0, r31
   12050:	f6 e0       	ldi	r31, 0x06	; 6
   12052:	af 2e       	mov	r10, r31
   12054:	f0 2d       	mov	r31, r0
   12056:	b1 2c       	mov	r11, r1
   12058:	c1 2c       	mov	r12, r1
   1205a:	d1 2c       	mov	r13, r1
   1205c:	e1 2c       	mov	r14, r1
   1205e:	f1 2c       	mov	r15, r1
   12060:	00 e0       	ldi	r16, 0x00	; 0
   12062:	10 e0       	ldi	r17, 0x00	; 0
   12064:	22 2d       	mov	r18, r2
   12066:	33 2d       	mov	r19, r3
   12068:	44 2d       	mov	r20, r4
   1206a:	55 2d       	mov	r21, r5
   1206c:	66 2d       	mov	r22, r6
   1206e:	77 2d       	mov	r23, r7
   12070:	88 2d       	mov	r24, r8
   12072:	99 2d       	mov	r25, r9
   12074:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
   12078:	22 2e       	mov	r2, r18
   1207a:	33 2e       	mov	r3, r19
   1207c:	44 2e       	mov	r4, r20
   1207e:	55 2e       	mov	r5, r21
   12080:	66 2e       	mov	r6, r22
   12082:	77 2e       	mov	r7, r23
   12084:	88 2e       	mov	r8, r24
   12086:	99 2e       	mov	r9, r25
   12088:	a2 2c       	mov	r10, r2
   1208a:	b3 2c       	mov	r11, r3
   1208c:	c4 2c       	mov	r12, r4
   1208e:	d5 2c       	mov	r13, r5
   12090:	e6 2c       	mov	r14, r6
   12092:	f7 2c       	mov	r15, r7
   12094:	08 2d       	mov	r16, r8
   12096:	19 2d       	mov	r17, r9
   12098:	2a 2d       	mov	r18, r10
   1209a:	3b 2d       	mov	r19, r11
   1209c:	4c 2d       	mov	r20, r12
   1209e:	5d 2d       	mov	r21, r13
   120a0:	6e 2d       	mov	r22, r14
   120a2:	7f 2d       	mov	r23, r15
   120a4:	80 2f       	mov	r24, r16
   120a6:	91 2f       	mov	r25, r17
   120a8:	21 5c       	subi	r18, 0xC1	; 193
   120aa:	3d 4b       	sbci	r19, 0xBD	; 189
   120ac:	40 4f       	sbci	r20, 0xF0	; 240
   120ae:	5f 4f       	sbci	r21, 0xFF	; 255
   120b0:	6f 4f       	sbci	r22, 0xFF	; 255
   120b2:	7f 4f       	sbci	r23, 0xFF	; 255
   120b4:	8f 4f       	sbci	r24, 0xFF	; 255
   120b6:	9f 4f       	sbci	r25, 0xFF	; 255
   120b8:	a2 2e       	mov	r10, r18
   120ba:	b3 2e       	mov	r11, r19
   120bc:	c4 2e       	mov	r12, r20
   120be:	d5 2e       	mov	r13, r21
   120c0:	e6 2e       	mov	r14, r22
   120c2:	f7 2e       	mov	r15, r23
   120c4:	08 2f       	mov	r16, r24
   120c6:	19 2f       	mov	r17, r25
   120c8:	2a 2d       	mov	r18, r10
   120ca:	3b 2d       	mov	r19, r11
   120cc:	4c 2d       	mov	r20, r12
   120ce:	5d 2d       	mov	r21, r13
   120d0:	6e 2d       	mov	r22, r14
   120d2:	7f 2d       	mov	r23, r15
   120d4:	80 2f       	mov	r24, r16
   120d6:	91 2f       	mov	r25, r17
   120d8:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
   120dc:	dc 01       	movw	r26, r24
   120de:	cb 01       	movw	r24, r22
   120e0:	20 e0       	ldi	r18, 0x00	; 0
   120e2:	34 e2       	ldi	r19, 0x24	; 36
   120e4:	44 e7       	ldi	r20, 0x74	; 116
   120e6:	59 e4       	ldi	r21, 0x49	; 73
   120e8:	bc 01       	movw	r22, r24
   120ea:	cd 01       	movw	r24, r26
   120ec:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   120f0:	dc 01       	movw	r26, r24
   120f2:	cb 01       	movw	r24, r22
   120f4:	bc 01       	movw	r22, r24
   120f6:	cd 01       	movw	r24, r26
   120f8:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
   120fc:	a2 2e       	mov	r10, r18
   120fe:	b3 2e       	mov	r11, r19
   12100:	c4 2e       	mov	r12, r20
   12102:	d5 2e       	mov	r13, r21
   12104:	e6 2e       	mov	r14, r22
   12106:	f7 2e       	mov	r15, r23
   12108:	08 2f       	mov	r16, r24
   1210a:	19 2f       	mov	r17, r25
   1210c:	d6 01       	movw	r26, r12
   1210e:	c5 01       	movw	r24, r10
   12110:	bc 01       	movw	r22, r24
   12112:	cd 01       	movw	r24, r26
   12114:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
	}
}
   12118:	00 00       	nop
   1211a:	28 96       	adiw	r28, 0x08	; 8
   1211c:	cd bf       	out	0x3d, r28	; 61
   1211e:	de bf       	out	0x3e, r29	; 62
   12120:	df 91       	pop	r29
   12122:	cf 91       	pop	r28
   12124:	1f 91       	pop	r17
   12126:	0f 91       	pop	r16
   12128:	ff 90       	pop	r15
   1212a:	ef 90       	pop	r14
   1212c:	df 90       	pop	r13
   1212e:	cf 90       	pop	r12
   12130:	bf 90       	pop	r11
   12132:	af 90       	pop	r10
   12134:	9f 90       	pop	r9
   12136:	8f 90       	pop	r8
   12138:	7f 90       	pop	r7
   1213a:	6f 90       	pop	r6
   1213c:	5f 90       	pop	r5
   1213e:	4f 90       	pop	r4
   12140:	3f 90       	pop	r3
   12142:	2f 90       	pop	r2
   12144:	08 95       	ret

00012146 <task_twi2_lcd_print_format_float_P>:

static void task_twi2_lcd_print_format_float_P(uint8_t x, uint8_t y, float flt, const char* fmt_P)
{
   12146:	2f 92       	push	r2
   12148:	3f 92       	push	r3
   1214a:	4f 92       	push	r4
   1214c:	5f 92       	push	r5
   1214e:	6f 92       	push	r6
   12150:	7f 92       	push	r7
   12152:	8f 92       	push	r8
   12154:	9f 92       	push	r9
   12156:	af 92       	push	r10
   12158:	bf 92       	push	r11
   1215a:	cf 92       	push	r12
   1215c:	df 92       	push	r13
   1215e:	ef 92       	push	r14
   12160:	ff 92       	push	r15
   12162:	0f 93       	push	r16
   12164:	1f 93       	push	r17
   12166:	cf 93       	push	r28
   12168:	df 93       	push	r29
   1216a:	cd b7       	in	r28, 0x3d	; 61
   1216c:	de b7       	in	r29, 0x3e	; 62
   1216e:	28 97       	sbiw	r28, 0x08	; 8
   12170:	cd bf       	out	0x3d, r28	; 61
   12172:	de bf       	out	0x3e, r29	; 62
   12174:	89 83       	std	Y+1, r24	; 0x01
   12176:	6a 83       	std	Y+2, r22	; 0x02
   12178:	2b 83       	std	Y+3, r18	; 0x03
   1217a:	3c 83       	std	Y+4, r19	; 0x04
   1217c:	4d 83       	std	Y+5, r20	; 0x05
   1217e:	5e 83       	std	Y+6, r21	; 0x06
   12180:	0f 83       	std	Y+7, r16	; 0x07
   12182:	18 87       	std	Y+8, r17	; 0x08
	task_twi2_lcd_pos_xy(x, y);
   12184:	6a 81       	ldd	r22, Y+2	; 0x02
   12186:	89 81       	ldd	r24, Y+1	; 0x01
   12188:	0e 94 2a 88 	call	0x11054	; 0x11054 <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   1218c:	80 e0       	ldi	r24, 0x00	; 0
   1218e:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   12192:	88 23       	and	r24, r24
   12194:	09 f4       	brne	.+2      	; 0x12198 <task_twi2_lcd_print_format_float_P+0x52>
   12196:	9d c0       	rjmp	.+314    	; 0x122d2 <task_twi2_lcd_print_format_float_P+0x18c>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   12198:	80 e3       	ldi	r24, 0x30	; 48
   1219a:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = sprintf_P((char*)&(g_twi2_m_data[1]), fmt_P, flt);
   1219e:	8e 81       	ldd	r24, Y+6	; 0x06
   121a0:	8f 93       	push	r24
   121a2:	8d 81       	ldd	r24, Y+5	; 0x05
   121a4:	8f 93       	push	r24
   121a6:	8c 81       	ldd	r24, Y+4	; 0x04
   121a8:	8f 93       	push	r24
   121aa:	8b 81       	ldd	r24, Y+3	; 0x03
   121ac:	8f 93       	push	r24
   121ae:	88 85       	ldd	r24, Y+8	; 0x08
   121b0:	8f 93       	push	r24
   121b2:	8f 81       	ldd	r24, Y+7	; 0x07
   121b4:	8f 93       	push	r24
   121b6:	81 e4       	ldi	r24, 0x41	; 65
   121b8:	9b e2       	ldi	r25, 0x2B	; 43
   121ba:	89 2f       	mov	r24, r25
   121bc:	8f 93       	push	r24
   121be:	81 e4       	ldi	r24, 0x41	; 65
   121c0:	9b e2       	ldi	r25, 0x2B	; 43
   121c2:	8f 93       	push	r24
   121c4:	0f 94 a4 33 	call	0x26748	; 0x26748 <sprintf_P>
   121c8:	2d b7       	in	r18, 0x3d	; 61
   121ca:	3e b7       	in	r19, 0x3e	; 62
   121cc:	28 5f       	subi	r18, 0xF8	; 248
   121ce:	3f 4f       	sbci	r19, 0xFF	; 255
   121d0:	cd bf       	out	0x3d, r28	; 61
   121d2:	de bf       	out	0x3e, r29	; 62
   121d4:	80 93 40 2b 	sts	0x2B40, r24	; 0x802b40 <g_twi2_m_data>
		g_twi2_packet.length = g_twi2_m_data[0] + 1;
   121d8:	80 91 40 2b 	lds	r24, 0x2B40	; 0x802b40 <g_twi2_m_data>
   121dc:	88 2f       	mov	r24, r24
   121de:	90 e0       	ldi	r25, 0x00	; 0
   121e0:	01 96       	adiw	r24, 0x01	; 1
   121e2:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   121e6:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   121ea:	6e e2       	ldi	r22, 0x2E	; 46
   121ec:	70 e2       	ldi	r23, 0x20	; 32
   121ee:	80 e8       	ldi	r24, 0x80	; 128
   121f0:	94 e0       	ldi	r25, 0x04	; 4
   121f2:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   121f6:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
   121fa:	dc 01       	movw	r26, r24
   121fc:	cb 01       	movw	r24, r22
   121fe:	1c 01       	movw	r2, r24
   12200:	2d 01       	movw	r4, r26
   12202:	61 2c       	mov	r6, r1
   12204:	71 2c       	mov	r7, r1
   12206:	43 01       	movw	r8, r6
   12208:	0f 2e       	mov	r0, r31
   1220a:	f6 e0       	ldi	r31, 0x06	; 6
   1220c:	af 2e       	mov	r10, r31
   1220e:	f0 2d       	mov	r31, r0
   12210:	b1 2c       	mov	r11, r1
   12212:	c1 2c       	mov	r12, r1
   12214:	d1 2c       	mov	r13, r1
   12216:	e1 2c       	mov	r14, r1
   12218:	f1 2c       	mov	r15, r1
   1221a:	00 e0       	ldi	r16, 0x00	; 0
   1221c:	10 e0       	ldi	r17, 0x00	; 0
   1221e:	22 2d       	mov	r18, r2
   12220:	33 2d       	mov	r19, r3
   12222:	44 2d       	mov	r20, r4
   12224:	55 2d       	mov	r21, r5
   12226:	66 2d       	mov	r22, r6
   12228:	77 2d       	mov	r23, r7
   1222a:	88 2d       	mov	r24, r8
   1222c:	99 2d       	mov	r25, r9
   1222e:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
   12232:	22 2e       	mov	r2, r18
   12234:	33 2e       	mov	r3, r19
   12236:	44 2e       	mov	r4, r20
   12238:	55 2e       	mov	r5, r21
   1223a:	66 2e       	mov	r6, r22
   1223c:	77 2e       	mov	r7, r23
   1223e:	88 2e       	mov	r8, r24
   12240:	99 2e       	mov	r9, r25
   12242:	a2 2c       	mov	r10, r2
   12244:	b3 2c       	mov	r11, r3
   12246:	c4 2c       	mov	r12, r4
   12248:	d5 2c       	mov	r13, r5
   1224a:	e6 2c       	mov	r14, r6
   1224c:	f7 2c       	mov	r15, r7
   1224e:	08 2d       	mov	r16, r8
   12250:	19 2d       	mov	r17, r9
   12252:	2a 2d       	mov	r18, r10
   12254:	3b 2d       	mov	r19, r11
   12256:	4c 2d       	mov	r20, r12
   12258:	5d 2d       	mov	r21, r13
   1225a:	6e 2d       	mov	r22, r14
   1225c:	7f 2d       	mov	r23, r15
   1225e:	80 2f       	mov	r24, r16
   12260:	91 2f       	mov	r25, r17
   12262:	21 5c       	subi	r18, 0xC1	; 193
   12264:	3d 4b       	sbci	r19, 0xBD	; 189
   12266:	40 4f       	sbci	r20, 0xF0	; 240
   12268:	5f 4f       	sbci	r21, 0xFF	; 255
   1226a:	6f 4f       	sbci	r22, 0xFF	; 255
   1226c:	7f 4f       	sbci	r23, 0xFF	; 255
   1226e:	8f 4f       	sbci	r24, 0xFF	; 255
   12270:	9f 4f       	sbci	r25, 0xFF	; 255
   12272:	a2 2e       	mov	r10, r18
   12274:	b3 2e       	mov	r11, r19
   12276:	c4 2e       	mov	r12, r20
   12278:	d5 2e       	mov	r13, r21
   1227a:	e6 2e       	mov	r14, r22
   1227c:	f7 2e       	mov	r15, r23
   1227e:	08 2f       	mov	r16, r24
   12280:	19 2f       	mov	r17, r25
   12282:	2a 2d       	mov	r18, r10
   12284:	3b 2d       	mov	r19, r11
   12286:	4c 2d       	mov	r20, r12
   12288:	5d 2d       	mov	r21, r13
   1228a:	6e 2d       	mov	r22, r14
   1228c:	7f 2d       	mov	r23, r15
   1228e:	80 2f       	mov	r24, r16
   12290:	91 2f       	mov	r25, r17
   12292:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
   12296:	dc 01       	movw	r26, r24
   12298:	cb 01       	movw	r24, r22
   1229a:	20 e0       	ldi	r18, 0x00	; 0
   1229c:	34 e2       	ldi	r19, 0x24	; 36
   1229e:	44 e7       	ldi	r20, 0x74	; 116
   122a0:	59 e4       	ldi	r21, 0x49	; 73
   122a2:	bc 01       	movw	r22, r24
   122a4:	cd 01       	movw	r24, r26
   122a6:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   122aa:	dc 01       	movw	r26, r24
   122ac:	cb 01       	movw	r24, r22
   122ae:	bc 01       	movw	r22, r24
   122b0:	cd 01       	movw	r24, r26
   122b2:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
   122b6:	a2 2e       	mov	r10, r18
   122b8:	b3 2e       	mov	r11, r19
   122ba:	c4 2e       	mov	r12, r20
   122bc:	d5 2e       	mov	r13, r21
   122be:	e6 2e       	mov	r14, r22
   122c0:	f7 2e       	mov	r15, r23
   122c2:	08 2f       	mov	r16, r24
   122c4:	19 2f       	mov	r17, r25
   122c6:	d6 01       	movw	r26, r12
   122c8:	c5 01       	movw	r24, r10
   122ca:	bc 01       	movw	r22, r24
   122cc:	cd 01       	movw	r24, r26
   122ce:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
	}
}
   122d2:	00 00       	nop
   122d4:	28 96       	adiw	r28, 0x08	; 8
   122d6:	cd bf       	out	0x3d, r28	; 61
   122d8:	de bf       	out	0x3e, r29	; 62
   122da:	df 91       	pop	r29
   122dc:	cf 91       	pop	r28
   122de:	1f 91       	pop	r17
   122e0:	0f 91       	pop	r16
   122e2:	ff 90       	pop	r15
   122e4:	ef 90       	pop	r14
   122e6:	df 90       	pop	r13
   122e8:	cf 90       	pop	r12
   122ea:	bf 90       	pop	r11
   122ec:	af 90       	pop	r10
   122ee:	9f 90       	pop	r9
   122f0:	8f 90       	pop	r8
   122f2:	7f 90       	pop	r7
   122f4:	6f 90       	pop	r6
   122f6:	5f 90       	pop	r5
   122f8:	4f 90       	pop	r4
   122fa:	3f 90       	pop	r3
   122fc:	2f 90       	pop	r2
   122fe:	08 95       	ret

00012300 <task_twi2_lcd__pll>:


static void task_twi2_lcd__pll(void)
{
   12300:	ef 92       	push	r14
   12302:	0f 93       	push	r16
   12304:	cf 93       	push	r28
   12306:	df 93       	push	r29
   12308:	cd b7       	in	r28, 0x3d	; 61
   1230a:	de b7       	in	r29, 0x3e	; 62
   1230c:	2b 97       	sbiw	r28, 0x0b	; 11
   1230e:	cd bf       	out	0x3d, r28	; 61
   12310:	de bf       	out	0x3e, r29	; 62
	const uint8_t size_x	= 240U;
   12312:	80 ef       	ldi	r24, 0xF0	; 240
   12314:	89 83       	std	Y+1, r24	; 0x01
	const uint8_t size_y	= 128U;
   12316:	80 e8       	ldi	r24, 0x80	; 128
   12318:	8a 83       	std	Y+2, r24	; 0x02
	const uint8_t width		= 3U;
   1231a:	83 e0       	ldi	r24, 0x03	; 3
   1231c:	8b 83       	std	Y+3, r24	; 0x03
	const uint8_t pos_y_top	= 13U;
   1231e:	8d e0       	ldi	r24, 0x0D	; 13
   12320:	8c 83       	std	Y+4, r24	; 0x04
	const uint8_t pos_y_mul	= (size_y - pos_y_top) >> 1;
   12322:	8a 81       	ldd	r24, Y+2	; 0x02
   12324:	28 2f       	mov	r18, r24
   12326:	30 e0       	ldi	r19, 0x00	; 0
   12328:	8c 81       	ldd	r24, Y+4	; 0x04
   1232a:	88 2f       	mov	r24, r24
   1232c:	90 e0       	ldi	r25, 0x00	; 0
   1232e:	a9 01       	movw	r20, r18
   12330:	48 1b       	sub	r20, r24
   12332:	59 0b       	sbc	r21, r25
   12334:	ca 01       	movw	r24, r20
   12336:	95 95       	asr	r25
   12338:	87 95       	ror	r24
   1233a:	8d 83       	std	Y+5, r24	; 0x05
	const uint8_t pos_y_mid	= pos_y_mul + pos_y_top;
   1233c:	9d 81       	ldd	r25, Y+5	; 0x05
   1233e:	8c 81       	ldd	r24, Y+4	; 0x04
   12340:	89 0f       	add	r24, r25
   12342:	8e 83       	std	Y+6, r24	; 0x06

	if (twi2_waitUntilReady(false)) {
   12344:	80 e0       	ldi	r24, 0x00	; 0
   12346:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   1234a:	88 23       	and	r24, r24
   1234c:	09 f4       	brne	.+2      	; 0x12350 <task_twi2_lcd__pll+0x50>
   1234e:	78 c0       	rjmp	.+240    	; 0x12440 <task_twi2_lcd__pll+0x140>
		if (g_1pps_printtwi_avail) {
   12350:	80 91 85 24 	lds	r24, 0x2485	; 0x802485 <g_1pps_printtwi_avail>
   12354:	88 23       	and	r24, r24
   12356:	09 f4       	brne	.+2      	; 0x1235a <task_twi2_lcd__pll+0x5a>
   12358:	73 c0       	rjmp	.+230    	; 0x12440 <task_twi2_lcd__pll+0x140>
			/* Get timer for phase */
			int16_t l_pll_lo;
			{
				irqflags_t flags = cpu_irq_save();
   1235a:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
   1235e:	8f 83       	std	Y+7, r24	; 0x07
				l_pll_lo = g_1pps_last_lo - C_TCC1_MEAN_OFFSET;
   12360:	80 91 68 24 	lds	r24, 0x2468	; 0x802468 <g_1pps_last_lo>
   12364:	90 91 69 24 	lds	r25, 0x2469	; 0x802469 <g_1pps_last_lo+0x1>
   12368:	88 5e       	subi	r24, 0xE8	; 232
   1236a:	93 40       	sbci	r25, 0x03	; 3
   1236c:	88 87       	std	Y+8, r24	; 0x08
   1236e:	99 87       	std	Y+9, r25	; 0x09
				cpu_irq_restore(flags);
   12370:	8f 81       	ldd	r24, Y+7	; 0x07
   12372:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>

				g_1pps_printtwi_avail = false;
   12376:	10 92 85 24 	sts	0x2485, r1	; 0x802485 <g_1pps_printtwi_avail>
			}

			/* LED green/red */
			twi2_set_leds(g_1pps_led);
   1237a:	80 91 88 24 	lds	r24, 0x2488	; 0x802488 <g_1pps_led>
   1237e:	0e 94 3b 64 	call	0xc876	; 0xc876 <twi2_set_leds>

			/* Clear old line */
			task_twi2_lcd_rect(size_x - width, pos_y_top, width, size_y - pos_y_top, true, GFX_PIXEL_CLR);
   12382:	9a 81       	ldd	r25, Y+2	; 0x02
   12384:	8c 81       	ldd	r24, Y+4	; 0x04
   12386:	29 2f       	mov	r18, r25
   12388:	28 1b       	sub	r18, r24
   1238a:	99 81       	ldd	r25, Y+1	; 0x01
   1238c:	8b 81       	ldd	r24, Y+3	; 0x03
   1238e:	59 2f       	mov	r21, r25
   12390:	58 1b       	sub	r21, r24
   12392:	85 2f       	mov	r24, r21
   12394:	e1 2c       	mov	r14, r1
   12396:	01 e0       	ldi	r16, 0x01	; 1
   12398:	4b 81       	ldd	r20, Y+3	; 0x03
   1239a:	6c 81       	ldd	r22, Y+4	; 0x04
   1239c:	d5 d8       	rcall	.-3670   	; 0x11548 <task_twi2_lcd_rect>

			/* Draw new line */
			if (l_pll_lo >= 0) {
   1239e:	88 85       	ldd	r24, Y+8	; 0x08
   123a0:	99 85       	ldd	r25, Y+9	; 0x09
   123a2:	99 23       	and	r25, r25
   123a4:	44 f1       	brlt	.+80     	; 0x123f6 <task_twi2_lcd__pll+0xf6>
				/* Positive phase */
				uint8_t len_y = (uint8_t) (((uint32_t) (pos_y_mul + l_pll_lo)) % pos_y_mul);
   123a6:	8d 81       	ldd	r24, Y+5	; 0x05
   123a8:	28 2f       	mov	r18, r24
   123aa:	30 e0       	ldi	r19, 0x00	; 0
   123ac:	88 85       	ldd	r24, Y+8	; 0x08
   123ae:	99 85       	ldd	r25, Y+9	; 0x09
   123b0:	82 0f       	add	r24, r18
   123b2:	93 1f       	adc	r25, r19
   123b4:	09 2e       	mov	r0, r25
   123b6:	00 0c       	add	r0, r0
   123b8:	aa 0b       	sbc	r26, r26
   123ba:	bb 0b       	sbc	r27, r27
   123bc:	2d 81       	ldd	r18, Y+5	; 0x05
   123be:	22 2f       	mov	r18, r18
   123c0:	30 e0       	ldi	r19, 0x00	; 0
   123c2:	40 e0       	ldi	r20, 0x00	; 0
   123c4:	50 e0       	ldi	r21, 0x00	; 0
   123c6:	bc 01       	movw	r22, r24
   123c8:	cd 01       	movw	r24, r26
   123ca:	0f 94 fe 2d 	call	0x25bfc	; 0x25bfc <__udivmodsi4>
   123ce:	dc 01       	movw	r26, r24
   123d0:	cb 01       	movw	r24, r22
   123d2:	8a 87       	std	Y+10, r24	; 0x0a
				task_twi2_lcd_rect(size_x - width, pos_y_mid - len_y, width, len_y, false, GFX_PIXEL_SET);
   123d4:	9e 81       	ldd	r25, Y+6	; 0x06
   123d6:	8a 85       	ldd	r24, Y+10	; 0x0a
   123d8:	39 2f       	mov	r19, r25
   123da:	38 1b       	sub	r19, r24
   123dc:	99 81       	ldd	r25, Y+1	; 0x01
   123de:	8b 81       	ldd	r24, Y+3	; 0x03
   123e0:	29 2f       	mov	r18, r25
   123e2:	28 1b       	sub	r18, r24
   123e4:	82 2f       	mov	r24, r18
   123e6:	ee 24       	eor	r14, r14
   123e8:	e3 94       	inc	r14
   123ea:	00 e0       	ldi	r16, 0x00	; 0
   123ec:	2a 85       	ldd	r18, Y+10	; 0x0a
   123ee:	4b 81       	ldd	r20, Y+3	; 0x03
   123f0:	63 2f       	mov	r22, r19
   123f2:	aa d8       	rcall	.-3756   	; 0x11548 <task_twi2_lcd_rect>
				uint8_t len_y = (uint8_t) (((uint32_t) (pos_y_mul - l_pll_lo)) % pos_y_mul);
				task_twi2_lcd_rect(size_x - width, pos_y_mid, width, len_y, false, GFX_PIXEL_SET);
			}
		}
	}
}
   123f4:	25 c0       	rjmp	.+74     	; 0x12440 <task_twi2_lcd__pll+0x140>
				uint8_t len_y = (uint8_t) (((uint32_t) (pos_y_mul + l_pll_lo)) % pos_y_mul);
				task_twi2_lcd_rect(size_x - width, pos_y_mid - len_y, width, len_y, false, GFX_PIXEL_SET);

			} else {
				/* Negative phase */
				uint8_t len_y = (uint8_t) (((uint32_t) (pos_y_mul - l_pll_lo)) % pos_y_mul);
   123f6:	8d 81       	ldd	r24, Y+5	; 0x05
   123f8:	28 2f       	mov	r18, r24
   123fa:	30 e0       	ldi	r19, 0x00	; 0
   123fc:	88 85       	ldd	r24, Y+8	; 0x08
   123fe:	99 85       	ldd	r25, Y+9	; 0x09
   12400:	a9 01       	movw	r20, r18
   12402:	48 1b       	sub	r20, r24
   12404:	59 0b       	sbc	r21, r25
   12406:	ca 01       	movw	r24, r20
   12408:	09 2e       	mov	r0, r25
   1240a:	00 0c       	add	r0, r0
   1240c:	aa 0b       	sbc	r26, r26
   1240e:	bb 0b       	sbc	r27, r27
   12410:	2d 81       	ldd	r18, Y+5	; 0x05
   12412:	22 2f       	mov	r18, r18
   12414:	30 e0       	ldi	r19, 0x00	; 0
   12416:	40 e0       	ldi	r20, 0x00	; 0
   12418:	50 e0       	ldi	r21, 0x00	; 0
   1241a:	bc 01       	movw	r22, r24
   1241c:	cd 01       	movw	r24, r26
   1241e:	0f 94 fe 2d 	call	0x25bfc	; 0x25bfc <__udivmodsi4>
   12422:	dc 01       	movw	r26, r24
   12424:	cb 01       	movw	r24, r22
   12426:	8b 87       	std	Y+11, r24	; 0x0b
				task_twi2_lcd_rect(size_x - width, pos_y_mid, width, len_y, false, GFX_PIXEL_SET);
   12428:	99 81       	ldd	r25, Y+1	; 0x01
   1242a:	8b 81       	ldd	r24, Y+3	; 0x03
   1242c:	59 2f       	mov	r21, r25
   1242e:	58 1b       	sub	r21, r24
   12430:	85 2f       	mov	r24, r21
   12432:	ee 24       	eor	r14, r14
   12434:	e3 94       	inc	r14
   12436:	00 e0       	ldi	r16, 0x00	; 0
   12438:	2b 85       	ldd	r18, Y+11	; 0x0b
   1243a:	4b 81       	ldd	r20, Y+3	; 0x03
   1243c:	6e 81       	ldd	r22, Y+6	; 0x06
   1243e:	84 d8       	rcall	.-3832   	; 0x11548 <task_twi2_lcd_rect>
			}
		}
	}
}
   12440:	00 00       	nop
   12442:	2b 96       	adiw	r28, 0x0b	; 11
   12444:	cd bf       	out	0x3d, r28	; 61
   12446:	de bf       	out	0x3e, r29	; 62
   12448:	df 91       	pop	r29
   1244a:	cf 91       	pop	r28
   1244c:	0f 91       	pop	r16
   1244e:	ef 90       	pop	r14
   12450:	08 95       	ret

00012452 <task_twi2_lcd__cpu1>:


/* TWI2 - LCD Port */
void task_twi2_lcd__cpu1(uint8_t col_left)
{
   12452:	2f 92       	push	r2
   12454:	3f 92       	push	r3
   12456:	4f 92       	push	r4
   12458:	5f 92       	push	r5
   1245a:	6f 92       	push	r6
   1245c:	7f 92       	push	r7
   1245e:	8f 92       	push	r8
   12460:	9f 92       	push	r9
   12462:	af 92       	push	r10
   12464:	bf 92       	push	r11
   12466:	cf 92       	push	r12
   12468:	df 92       	push	r13
   1246a:	ef 92       	push	r14
   1246c:	ff 92       	push	r15
   1246e:	0f 93       	push	r16
   12470:	1f 93       	push	r17
   12472:	cf 93       	push	r28
   12474:	df 93       	push	r29
   12476:	cd b7       	in	r28, 0x3d	; 61
   12478:	de b7       	in	r29, 0x3e	; 62
   1247a:	63 97       	sbiw	r28, 0x13	; 19
   1247c:	cd bf       	out	0x3d, r28	; 61
   1247e:	de bf       	out	0x3e, r29	; 62
   12480:	8b 8b       	std	Y+19, r24	; 0x13
	static uint8_t	s_month				= 255;
	static uint16_t	s_year				= 0;
	static int16_t	s_adc_temp_deg_100	= 0;
	static int16_t	s_adc_5v0_volt_1000	= 0;

	if (twi2_waitUntilReady(false)) {
   12482:	80 e0       	ldi	r24, 0x00	; 0
   12484:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   12488:	88 23       	and	r24, r24
   1248a:	09 f4       	brne	.+2      	; 0x1248e <task_twi2_lcd__cpu1+0x3c>
   1248c:	b8 c1       	rjmp	.+880    	; 0x127fe <task_twi2_lcd__cpu1+0x3ac>
		int16_t l_adc_temp_deg_100;
		int16_t l_adc_5v0_volt_1000;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   1248e:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
   12492:	89 83       	std	Y+1, r24	; 0x01
			l_seconds		= g_boot_time_ts;
   12494:	80 91 64 24 	lds	r24, 0x2464	; 0x802464 <g_boot_time_ts>
   12498:	90 91 65 24 	lds	r25, 0x2465	; 0x802465 <g_boot_time_ts+0x1>
   1249c:	a0 91 66 24 	lds	r26, 0x2466	; 0x802466 <g_boot_time_ts+0x2>
   124a0:	b0 91 67 24 	lds	r27, 0x2467	; 0x802467 <g_boot_time_ts+0x3>
   124a4:	8a 83       	std	Y+2, r24	; 0x02
   124a6:	9b 83       	std	Y+3, r25	; 0x03
   124a8:	ac 83       	std	Y+4, r26	; 0x04
   124aa:	bd 83       	std	Y+5, r27	; 0x05
			l_seconds	   += (uint32_t)(g_milliseconds_cnt64 / 1000);
   124ac:	20 90 5c 24 	lds	r2, 0x245C	; 0x80245c <g_milliseconds_cnt64>
   124b0:	30 90 5d 24 	lds	r3, 0x245D	; 0x80245d <g_milliseconds_cnt64+0x1>
   124b4:	40 90 5e 24 	lds	r4, 0x245E	; 0x80245e <g_milliseconds_cnt64+0x2>
   124b8:	50 90 5f 24 	lds	r5, 0x245F	; 0x80245f <g_milliseconds_cnt64+0x3>
   124bc:	60 90 60 24 	lds	r6, 0x2460	; 0x802460 <g_milliseconds_cnt64+0x4>
   124c0:	70 90 61 24 	lds	r7, 0x2461	; 0x802461 <g_milliseconds_cnt64+0x5>
   124c4:	80 90 62 24 	lds	r8, 0x2462	; 0x802462 <g_milliseconds_cnt64+0x6>
   124c8:	90 90 63 24 	lds	r9, 0x2463	; 0x802463 <g_milliseconds_cnt64+0x7>
   124cc:	0f 2e       	mov	r0, r31
   124ce:	f8 ee       	ldi	r31, 0xE8	; 232
   124d0:	af 2e       	mov	r10, r31
   124d2:	f0 2d       	mov	r31, r0
   124d4:	0f 2e       	mov	r0, r31
   124d6:	f3 e0       	ldi	r31, 0x03	; 3
   124d8:	bf 2e       	mov	r11, r31
   124da:	f0 2d       	mov	r31, r0
   124dc:	c1 2c       	mov	r12, r1
   124de:	d1 2c       	mov	r13, r1
   124e0:	e1 2c       	mov	r14, r1
   124e2:	f1 2c       	mov	r15, r1
   124e4:	00 e0       	ldi	r16, 0x00	; 0
   124e6:	10 e0       	ldi	r17, 0x00	; 0
   124e8:	22 2d       	mov	r18, r2
   124ea:	33 2d       	mov	r19, r3
   124ec:	44 2d       	mov	r20, r4
   124ee:	55 2d       	mov	r21, r5
   124f0:	66 2d       	mov	r22, r6
   124f2:	77 2d       	mov	r23, r7
   124f4:	88 2d       	mov	r24, r8
   124f6:	99 2d       	mov	r25, r9
   124f8:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
   124fc:	a2 2e       	mov	r10, r18
   124fe:	b3 2e       	mov	r11, r19
   12500:	c4 2e       	mov	r12, r20
   12502:	d5 2e       	mov	r13, r21
   12504:	e6 2e       	mov	r14, r22
   12506:	f7 2e       	mov	r15, r23
   12508:	08 2f       	mov	r16, r24
   1250a:	19 2f       	mov	r17, r25
   1250c:	2a 2d       	mov	r18, r10
   1250e:	3b 2d       	mov	r19, r11
   12510:	4c 2d       	mov	r20, r12
   12512:	5d 2d       	mov	r21, r13
   12514:	6e 2d       	mov	r22, r14
   12516:	7f 2d       	mov	r23, r15
   12518:	80 2f       	mov	r24, r16
   1251a:	91 2f       	mov	r25, r17
   1251c:	8a 81       	ldd	r24, Y+2	; 0x02
   1251e:	9b 81       	ldd	r25, Y+3	; 0x03
   12520:	ac 81       	ldd	r26, Y+4	; 0x04
   12522:	bd 81       	ldd	r27, Y+5	; 0x05
   12524:	82 0f       	add	r24, r18
   12526:	93 1f       	adc	r25, r19
   12528:	a4 1f       	adc	r26, r20
   1252a:	b5 1f       	adc	r27, r21
   1252c:	8a 83       	std	Y+2, r24	; 0x02
   1252e:	9b 83       	std	Y+3, r25	; 0x03
   12530:	ac 83       	std	Y+4, r26	; 0x04
   12532:	bd 83       	std	Y+5, r27	; 0x05
			cpu_irq_restore(flags);
   12534:	89 81       	ldd	r24, Y+1	; 0x01
   12536:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
		}

		if ((s_epoch_secs != l_seconds) && (1000000000UL < l_seconds && l_seconds < 2000000000UL)) {
   1253a:	20 91 6f 22 	lds	r18, 0x226F	; 0x80226f <s_epoch_secs.8472>
   1253e:	30 91 70 22 	lds	r19, 0x2270	; 0x802270 <s_epoch_secs.8472+0x1>
   12542:	40 91 71 22 	lds	r20, 0x2271	; 0x802271 <s_epoch_secs.8472+0x2>
   12546:	50 91 72 22 	lds	r21, 0x2272	; 0x802272 <s_epoch_secs.8472+0x3>
   1254a:	8a 81       	ldd	r24, Y+2	; 0x02
   1254c:	9b 81       	ldd	r25, Y+3	; 0x03
   1254e:	ac 81       	ldd	r26, Y+4	; 0x04
   12550:	bd 81       	ldd	r27, Y+5	; 0x05
   12552:	28 17       	cp	r18, r24
   12554:	39 07       	cpc	r19, r25
   12556:	4a 07       	cpc	r20, r26
   12558:	5b 07       	cpc	r21, r27
   1255a:	09 f4       	brne	.+2      	; 0x1255e <task_twi2_lcd__cpu1+0x10c>
   1255c:	c3 c0       	rjmp	.+390    	; 0x126e4 <task_twi2_lcd__cpu1+0x292>
   1255e:	8a 81       	ldd	r24, Y+2	; 0x02
   12560:	9b 81       	ldd	r25, Y+3	; 0x03
   12562:	ac 81       	ldd	r26, Y+4	; 0x04
   12564:	bd 81       	ldd	r27, Y+5	; 0x05
   12566:	81 30       	cpi	r24, 0x01	; 1
   12568:	9a 4c       	sbci	r25, 0xCA	; 202
   1256a:	aa 49       	sbci	r26, 0x9A	; 154
   1256c:	bb 43       	sbci	r27, 0x3B	; 59
   1256e:	08 f4       	brcc	.+2      	; 0x12572 <task_twi2_lcd__cpu1+0x120>
   12570:	b9 c0       	rjmp	.+370    	; 0x126e4 <task_twi2_lcd__cpu1+0x292>
   12572:	8a 81       	ldd	r24, Y+2	; 0x02
   12574:	9b 81       	ldd	r25, Y+3	; 0x03
   12576:	ac 81       	ldd	r26, Y+4	; 0x04
   12578:	bd 81       	ldd	r27, Y+5	; 0x05
   1257a:	81 15       	cp	r24, r1
   1257c:	94 49       	sbci	r25, 0x94	; 148
   1257e:	a5 43       	sbci	r26, 0x35	; 53
   12580:	b7 47       	sbci	r27, 0x77	; 119
   12582:	08 f0       	brcs	.+2      	; 0x12586 <task_twi2_lcd__cpu1+0x134>
   12584:	af c0       	rjmp	.+350    	; 0x126e4 <task_twi2_lcd__cpu1+0x292>
			s_epoch_secs = l_seconds;
   12586:	8a 81       	ldd	r24, Y+2	; 0x02
   12588:	9b 81       	ldd	r25, Y+3	; 0x03
   1258a:	ac 81       	ldd	r26, Y+4	; 0x04
   1258c:	bd 81       	ldd	r27, Y+5	; 0x05
   1258e:	80 93 6f 22 	sts	0x226F, r24	; 0x80226f <s_epoch_secs.8472>
   12592:	90 93 70 22 	sts	0x2270, r25	; 0x802270 <s_epoch_secs.8472+0x1>
   12596:	a0 93 71 22 	sts	0x2271, r26	; 0x802271 <s_epoch_secs.8472+0x2>
   1259a:	b0 93 72 22 	sts	0x2272, r27	; 0x802272 <s_epoch_secs.8472+0x3>

			struct calendar_date calDat;
			calendar_timestamp_to_date(l_seconds, &calDat);
   1259e:	9e 01       	movw	r18, r28
   125a0:	25 5f       	subi	r18, 0xF5	; 245
   125a2:	3f 4f       	sbci	r19, 0xFF	; 255
   125a4:	8a 81       	ldd	r24, Y+2	; 0x02
   125a6:	9b 81       	ldd	r25, Y+3	; 0x03
   125a8:	ac 81       	ldd	r26, Y+4	; 0x04
   125aa:	bd 81       	ldd	r27, Y+5	; 0x05
   125ac:	a9 01       	movw	r20, r18
   125ae:	bc 01       	movw	r22, r24
   125b0:	cd 01       	movw	r24, r26
   125b2:	0e 94 8c 4e 	call	0x9d18	; 0x9d18 <calendar_timestamp_to_date>

			if (calDat.second <= 60) {
   125b6:	8b 85       	ldd	r24, Y+11	; 0x0b
   125b8:	8d 33       	cpi	r24, 0x3D	; 61
   125ba:	60 f4       	brcc	.+24     	; 0x125d4 <task_twi2_lcd__cpu1+0x182>
				task_twi2_lcd_print_format_long_P(17 * 6,  2 * 10 -4, calDat.second,		PM_FORMAT_02LD);
   125bc:	8b 85       	ldd	r24, Y+11	; 0x0b
   125be:	88 2f       	mov	r24, r24
   125c0:	90 e0       	ldi	r25, 0x00	; 0
   125c2:	a0 e0       	ldi	r26, 0x00	; 0
   125c4:	b0 e0       	ldi	r27, 0x00	; 0
   125c6:	06 e8       	ldi	r16, 0x86	; 134
   125c8:	18 e3       	ldi	r17, 0x38	; 56
   125ca:	9c 01       	movw	r18, r24
   125cc:	ad 01       	movw	r20, r26
   125ce:	60 e1       	ldi	r22, 0x10	; 16
   125d0:	86 e6       	ldi	r24, 0x66	; 102
   125d2:	dd dc       	rcall	.-1606   	; 0x11f8e <task_twi2_lcd_print_format_long_P>
			}

			if ((s_minute != calDat.minute) && (calDat.minute <= 59)) {
   125d4:	9c 85       	ldd	r25, Y+12	; 0x0c
   125d6:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <s_minute.8473>
   125da:	98 17       	cp	r25, r24
   125dc:	91 f0       	breq	.+36     	; 0x12602 <task_twi2_lcd__cpu1+0x1b0>
   125de:	8c 85       	ldd	r24, Y+12	; 0x0c
   125e0:	8c 33       	cpi	r24, 0x3C	; 60
   125e2:	78 f4       	brcc	.+30     	; 0x12602 <task_twi2_lcd__cpu1+0x1b0>
				s_minute = calDat.minute;
   125e4:	8c 85       	ldd	r24, Y+12	; 0x0c
   125e6:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_minute.8473>
				task_twi2_lcd_print_format_long_P(14 * 6,  2 * 10 -4, calDat.minute,		PM_FORMAT_02LD);
   125ea:	8c 85       	ldd	r24, Y+12	; 0x0c
   125ec:	88 2f       	mov	r24, r24
   125ee:	90 e0       	ldi	r25, 0x00	; 0
   125f0:	a0 e0       	ldi	r26, 0x00	; 0
   125f2:	b0 e0       	ldi	r27, 0x00	; 0
   125f4:	06 e8       	ldi	r16, 0x86	; 134
   125f6:	18 e3       	ldi	r17, 0x38	; 56
   125f8:	9c 01       	movw	r18, r24
   125fa:	ad 01       	movw	r20, r26
   125fc:	60 e1       	ldi	r22, 0x10	; 16
   125fe:	84 e5       	ldi	r24, 0x54	; 84
   12600:	c6 dc       	rcall	.-1652   	; 0x11f8e <task_twi2_lcd_print_format_long_P>
			}

			if ((s_hour != calDat.hour) && (calDat.hour <= 23)) {
   12602:	9d 85       	ldd	r25, Y+13	; 0x0d
   12604:	80 91 08 20 	lds	r24, 0x2008	; 0x802008 <s_hour.8474>
   12608:	98 17       	cp	r25, r24
   1260a:	91 f0       	breq	.+36     	; 0x12630 <task_twi2_lcd__cpu1+0x1de>
   1260c:	8d 85       	ldd	r24, Y+13	; 0x0d
   1260e:	88 31       	cpi	r24, 0x18	; 24
   12610:	78 f4       	brcc	.+30     	; 0x12630 <task_twi2_lcd__cpu1+0x1de>
				s_hour = calDat.hour;
   12612:	8d 85       	ldd	r24, Y+13	; 0x0d
   12614:	80 93 08 20 	sts	0x2008, r24	; 0x802008 <s_hour.8474>
				task_twi2_lcd_print_format_long_P(11 * 6,  2 * 10 -4, calDat.hour,			PM_FORMAT_02LD);
   12618:	8d 85       	ldd	r24, Y+13	; 0x0d
   1261a:	88 2f       	mov	r24, r24
   1261c:	90 e0       	ldi	r25, 0x00	; 0
   1261e:	a0 e0       	ldi	r26, 0x00	; 0
   12620:	b0 e0       	ldi	r27, 0x00	; 0
   12622:	06 e8       	ldi	r16, 0x86	; 134
   12624:	18 e3       	ldi	r17, 0x38	; 56
   12626:	9c 01       	movw	r18, r24
   12628:	ad 01       	movw	r20, r26
   1262a:	60 e1       	ldi	r22, 0x10	; 16
   1262c:	82 e4       	ldi	r24, 0x42	; 66
   1262e:	af dc       	rcall	.-1698   	; 0x11f8e <task_twi2_lcd_print_format_long_P>
			}

			if ((s_date != calDat.date) && (calDat.date <= 30)) {
   12630:	9e 85       	ldd	r25, Y+14	; 0x0e
   12632:	80 91 09 20 	lds	r24, 0x2009	; 0x802009 <s_date.8475>
   12636:	98 17       	cp	r25, r24
   12638:	a9 f0       	breq	.+42     	; 0x12664 <task_twi2_lcd__cpu1+0x212>
   1263a:	8e 85       	ldd	r24, Y+14	; 0x0e
   1263c:	8f 31       	cpi	r24, 0x1F	; 31
   1263e:	90 f4       	brcc	.+36     	; 0x12664 <task_twi2_lcd__cpu1+0x212>
				s_date = calDat.date;
   12640:	8e 85       	ldd	r24, Y+14	; 0x0e
   12642:	80 93 09 20 	sts	0x2009, r24	; 0x802009 <s_date.8475>
				task_twi2_lcd_print_format_long_P( 8 * 6,  2 * 10 -4, calDat.date  + 1,		PM_FORMAT_02LD);
   12646:	8e 85       	ldd	r24, Y+14	; 0x0e
   12648:	88 2f       	mov	r24, r24
   1264a:	90 e0       	ldi	r25, 0x00	; 0
   1264c:	01 96       	adiw	r24, 0x01	; 1
   1264e:	09 2e       	mov	r0, r25
   12650:	00 0c       	add	r0, r0
   12652:	aa 0b       	sbc	r26, r26
   12654:	bb 0b       	sbc	r27, r27
   12656:	06 e8       	ldi	r16, 0x86	; 134
   12658:	18 e3       	ldi	r17, 0x38	; 56
   1265a:	9c 01       	movw	r18, r24
   1265c:	ad 01       	movw	r20, r26
   1265e:	60 e1       	ldi	r22, 0x10	; 16
   12660:	80 e3       	ldi	r24, 0x30	; 48
   12662:	95 dc       	rcall	.-1750   	; 0x11f8e <task_twi2_lcd_print_format_long_P>
			}

			if ((s_month != calDat.month) && (calDat.month <= 11)) {
   12664:	9f 85       	ldd	r25, Y+15	; 0x0f
   12666:	80 91 0a 20 	lds	r24, 0x200A	; 0x80200a <s_month.8476>
   1266a:	98 17       	cp	r25, r24
   1266c:	a9 f0       	breq	.+42     	; 0x12698 <task_twi2_lcd__cpu1+0x246>
   1266e:	8f 85       	ldd	r24, Y+15	; 0x0f
   12670:	8c 30       	cpi	r24, 0x0C	; 12
   12672:	90 f4       	brcc	.+36     	; 0x12698 <task_twi2_lcd__cpu1+0x246>
				s_month = calDat.month;
   12674:	8f 85       	ldd	r24, Y+15	; 0x0f
   12676:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_month.8476>
				task_twi2_lcd_print_format_long_P( 5 * 6,  2 * 10 -4, calDat.month + 1,		PM_FORMAT_02LD);
   1267a:	8f 85       	ldd	r24, Y+15	; 0x0f
   1267c:	88 2f       	mov	r24, r24
   1267e:	90 e0       	ldi	r25, 0x00	; 0
   12680:	01 96       	adiw	r24, 0x01	; 1
   12682:	09 2e       	mov	r0, r25
   12684:	00 0c       	add	r0, r0
   12686:	aa 0b       	sbc	r26, r26
   12688:	bb 0b       	sbc	r27, r27
   1268a:	06 e8       	ldi	r16, 0x86	; 134
   1268c:	18 e3       	ldi	r17, 0x38	; 56
   1268e:	9c 01       	movw	r18, r24
   12690:	ad 01       	movw	r20, r26
   12692:	60 e1       	ldi	r22, 0x10	; 16
   12694:	8e e1       	ldi	r24, 0x1E	; 30
   12696:	7b dc       	rcall	.-1802   	; 0x11f8e <task_twi2_lcd_print_format_long_P>
			}

			if ((s_year != calDat.year) && (2017 <= calDat.year) && (calDat.year <= 2100)) {
   12698:	28 89       	ldd	r18, Y+16	; 0x10
   1269a:	39 89       	ldd	r19, Y+17	; 0x11
   1269c:	80 91 73 22 	lds	r24, 0x2273	; 0x802273 <s_year.8477>
   126a0:	90 91 74 22 	lds	r25, 0x2274	; 0x802274 <s_year.8477+0x1>
   126a4:	28 17       	cp	r18, r24
   126a6:	39 07       	cpc	r19, r25
   126a8:	b1 f1       	breq	.+108    	; 0x12716 <task_twi2_lcd__cpu1+0x2c4>
   126aa:	88 89       	ldd	r24, Y+16	; 0x10
   126ac:	99 89       	ldd	r25, Y+17	; 0x11
   126ae:	81 3e       	cpi	r24, 0xE1	; 225
   126b0:	97 40       	sbci	r25, 0x07	; 7
   126b2:	88 f1       	brcs	.+98     	; 0x12716 <task_twi2_lcd__cpu1+0x2c4>
   126b4:	88 89       	ldd	r24, Y+16	; 0x10
   126b6:	99 89       	ldd	r25, Y+17	; 0x11
   126b8:	85 33       	cpi	r24, 0x35	; 53
   126ba:	98 40       	sbci	r25, 0x08	; 8
   126bc:	60 f5       	brcc	.+88     	; 0x12716 <task_twi2_lcd__cpu1+0x2c4>
				s_year = calDat.year;
   126be:	88 89       	ldd	r24, Y+16	; 0x10
   126c0:	99 89       	ldd	r25, Y+17	; 0x11
   126c2:	80 93 73 22 	sts	0x2273, r24	; 0x802273 <s_year.8477>
   126c6:	90 93 74 22 	sts	0x2274, r25	; 0x802274 <s_year.8477+0x1>
				task_twi2_lcd_print_format_long_P( 0 * 6,  2 * 10 -4, calDat.year,			PM_FORMAT_4LD);
   126ca:	88 89       	ldd	r24, Y+16	; 0x10
   126cc:	99 89       	ldd	r25, Y+17	; 0x11
   126ce:	cc 01       	movw	r24, r24
   126d0:	a0 e0       	ldi	r26, 0x00	; 0
   126d2:	b0 e0       	ldi	r27, 0x00	; 0
   126d4:	02 e9       	ldi	r16, 0x92	; 146
   126d6:	18 e3       	ldi	r17, 0x38	; 56
   126d8:	9c 01       	movw	r18, r24
   126da:	ad 01       	movw	r20, r26
   126dc:	60 e1       	ldi	r22, 0x10	; 16
   126de:	80 e0       	ldi	r24, 0x00	; 0
   126e0:	56 dc       	rcall	.-1876   	; 0x11f8e <task_twi2_lcd_print_format_long_P>
			l_seconds		= g_boot_time_ts;
			l_seconds	   += (uint32_t)(g_milliseconds_cnt64 / 1000);
			cpu_irq_restore(flags);
		}

		if ((s_epoch_secs != l_seconds) && (1000000000UL < l_seconds && l_seconds < 2000000000UL)) {
   126e2:	19 c0       	rjmp	.+50     	; 0x12716 <task_twi2_lcd__cpu1+0x2c4>
				task_twi2_lcd_print_format_long_P( 0 * 6,  2 * 10 -4, calDat.year,			PM_FORMAT_4LD);
			}

		} else {
			/* Reset static vars */
			s_epoch_secs	= 0UL;
   126e4:	10 92 6f 22 	sts	0x226F, r1	; 0x80226f <s_epoch_secs.8472>
   126e8:	10 92 70 22 	sts	0x2270, r1	; 0x802270 <s_epoch_secs.8472+0x1>
   126ec:	10 92 71 22 	sts	0x2271, r1	; 0x802271 <s_epoch_secs.8472+0x2>
   126f0:	10 92 72 22 	sts	0x2272, r1	; 0x802272 <s_epoch_secs.8472+0x3>
			s_minute		= 255;
   126f4:	8f ef       	ldi	r24, 0xFF	; 255
   126f6:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_minute.8473>
			s_hour			= 255;
   126fa:	8f ef       	ldi	r24, 0xFF	; 255
   126fc:	80 93 08 20 	sts	0x2008, r24	; 0x802008 <s_hour.8474>
			s_date			= 255;
   12700:	8f ef       	ldi	r24, 0xFF	; 255
   12702:	80 93 09 20 	sts	0x2009, r24	; 0x802009 <s_date.8475>
			s_month			= 255;
   12706:	8f ef       	ldi	r24, 0xFF	; 255
   12708:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_month.8476>
			s_year			= 0;
   1270c:	10 92 73 22 	sts	0x2273, r1	; 0x802273 <s_year.8477>
   12710:	10 92 74 22 	sts	0x2274, r1	; 0x802274 <s_year.8477+0x1>
   12714:	01 c0       	rjmp	.+2      	; 0x12718 <task_twi2_lcd__cpu1+0x2c6>
			l_seconds		= g_boot_time_ts;
			l_seconds	   += (uint32_t)(g_milliseconds_cnt64 / 1000);
			cpu_irq_restore(flags);
		}

		if ((s_epoch_secs != l_seconds) && (1000000000UL < l_seconds && l_seconds < 2000000000UL)) {
   12716:	00 00       	nop
			s_date			= 255;
			s_month			= 255;
			s_year			= 0;
		}

		if (!g_adc_enabled) {
   12718:	90 91 0f 20 	lds	r25, 0x200F	; 0x80200f <g_adc_enabled>
   1271c:	81 e0       	ldi	r24, 0x01	; 1
   1271e:	89 27       	eor	r24, r25
   12720:	88 23       	and	r24, r24
   12722:	09 f0       	breq	.+2      	; 0x12726 <task_twi2_lcd__cpu1+0x2d4>
   12724:	6b c0       	rjmp	.+214    	; 0x127fc <task_twi2_lcd__cpu1+0x3aa>
			return;
		}

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   12726:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
   1272a:	8e 83       	std	Y+6, r24	; 0x06
			l_adc_temp_deg_100	= g_adc_temp_deg_100;
   1272c:	80 91 16 29 	lds	r24, 0x2916	; 0x802916 <g_adc_temp_deg_100>
   12730:	90 91 17 29 	lds	r25, 0x2917	; 0x802917 <g_adc_temp_deg_100+0x1>
   12734:	8f 83       	std	Y+7, r24	; 0x07
   12736:	98 87       	std	Y+8, r25	; 0x08
			l_adc_5v0_volt_1000	= g_adc_5v0_volt_1000;
   12738:	80 91 0c 29 	lds	r24, 0x290C	; 0x80290c <g_adc_5v0_volt_1000>
   1273c:	90 91 0d 29 	lds	r25, 0x290D	; 0x80290d <g_adc_5v0_volt_1000+0x1>
   12740:	89 87       	std	Y+9, r24	; 0x09
   12742:	9a 87       	std	Y+10, r25	; 0x0a
			cpu_irq_restore(flags);
   12744:	8e 81       	ldd	r24, Y+6	; 0x06
   12746:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
		}

		if (s_adc_temp_deg_100 != l_adc_temp_deg_100) {
   1274a:	20 91 75 22 	lds	r18, 0x2275	; 0x802275 <s_adc_temp_deg_100.8478>
   1274e:	30 91 76 22 	lds	r19, 0x2276	; 0x802276 <s_adc_temp_deg_100.8478+0x1>
   12752:	8f 81       	ldd	r24, Y+7	; 0x07
   12754:	98 85       	ldd	r25, Y+8	; 0x08
   12756:	28 17       	cp	r18, r24
   12758:	39 07       	cpc	r19, r25
   1275a:	19 f1       	breq	.+70     	; 0x127a2 <task_twi2_lcd__cpu1+0x350>
			s_adc_temp_deg_100 = l_adc_temp_deg_100;
   1275c:	8f 81       	ldd	r24, Y+7	; 0x07
   1275e:	98 85       	ldd	r25, Y+8	; 0x08
   12760:	80 93 75 22 	sts	0x2275, r24	; 0x802275 <s_adc_temp_deg_100.8478>
   12764:	90 93 76 22 	sts	0x2276, r25	; 0x802276 <s_adc_temp_deg_100.8478+0x1>

			/* ADC_TEMP */
			task_twi2_lcd_print_format_float_P(col_left,  3 * 10, l_adc_temp_deg_100 / 100.f, PM_FORMAT_4F1);
   12768:	8f 81       	ldd	r24, Y+7	; 0x07
   1276a:	98 85       	ldd	r25, Y+8	; 0x08
   1276c:	09 2e       	mov	r0, r25
   1276e:	00 0c       	add	r0, r0
   12770:	aa 0b       	sbc	r26, r26
   12772:	bb 0b       	sbc	r27, r27
   12774:	bc 01       	movw	r22, r24
   12776:	cd 01       	movw	r24, r26
   12778:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   1277c:	dc 01       	movw	r26, r24
   1277e:	cb 01       	movw	r24, r22
   12780:	20 e0       	ldi	r18, 0x00	; 0
   12782:	30 e0       	ldi	r19, 0x00	; 0
   12784:	48 ec       	ldi	r20, 0xC8	; 200
   12786:	52 e4       	ldi	r21, 0x42	; 66
   12788:	bc 01       	movw	r22, r24
   1278a:	cd 01       	movw	r24, r26
   1278c:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   12790:	dc 01       	movw	r26, r24
   12792:	cb 01       	movw	r24, r22
   12794:	07 e9       	ldi	r16, 0x97	; 151
   12796:	18 e3       	ldi	r17, 0x38	; 56
   12798:	9c 01       	movw	r18, r24
   1279a:	ad 01       	movw	r20, r26
   1279c:	6e e1       	ldi	r22, 0x1E	; 30
   1279e:	8b 89       	ldd	r24, Y+19	; 0x13
   127a0:	d2 dc       	rcall	.-1628   	; 0x12146 <task_twi2_lcd_print_format_float_P>
		}

		if (s_adc_5v0_volt_1000 != l_adc_5v0_volt_1000) {
   127a2:	20 91 77 22 	lds	r18, 0x2277	; 0x802277 <s_adc_5v0_volt_1000.8479>
   127a6:	30 91 78 22 	lds	r19, 0x2278	; 0x802278 <s_adc_5v0_volt_1000.8479+0x1>
   127aa:	89 85       	ldd	r24, Y+9	; 0x09
   127ac:	9a 85       	ldd	r25, Y+10	; 0x0a
   127ae:	28 17       	cp	r18, r24
   127b0:	39 07       	cpc	r19, r25
   127b2:	29 f1       	breq	.+74     	; 0x127fe <task_twi2_lcd__cpu1+0x3ac>
			s_adc_5v0_volt_1000 = l_adc_5v0_volt_1000;
   127b4:	89 85       	ldd	r24, Y+9	; 0x09
   127b6:	9a 85       	ldd	r25, Y+10	; 0x0a
   127b8:	80 93 77 22 	sts	0x2277, r24	; 0x802277 <s_adc_5v0_volt_1000.8479>
   127bc:	90 93 78 22 	sts	0x2278, r25	; 0x802278 <s_adc_5v0_volt_1000.8479+0x1>

			/* ADC_5V0 */
			task_twi2_lcd_print_format_float_P(col_left,  4 * 10, l_adc_5v0_volt_1000 / 1000.f, PM_FORMAT_5F3);
   127c0:	89 85       	ldd	r24, Y+9	; 0x09
   127c2:	9a 85       	ldd	r25, Y+10	; 0x0a
   127c4:	09 2e       	mov	r0, r25
   127c6:	00 0c       	add	r0, r0
   127c8:	aa 0b       	sbc	r26, r26
   127ca:	bb 0b       	sbc	r27, r27
   127cc:	bc 01       	movw	r22, r24
   127ce:	cd 01       	movw	r24, r26
   127d0:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   127d4:	dc 01       	movw	r26, r24
   127d6:	cb 01       	movw	r24, r22
   127d8:	20 e0       	ldi	r18, 0x00	; 0
   127da:	30 e0       	ldi	r19, 0x00	; 0
   127dc:	4a e7       	ldi	r20, 0x7A	; 122
   127de:	54 e4       	ldi	r21, 0x44	; 68
   127e0:	bc 01       	movw	r22, r24
   127e2:	cd 01       	movw	r24, r26
   127e4:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   127e8:	dc 01       	movw	r26, r24
   127ea:	cb 01       	movw	r24, r22
   127ec:	03 ea       	ldi	r16, 0xA3	; 163
   127ee:	18 e3       	ldi	r17, 0x38	; 56
   127f0:	9c 01       	movw	r18, r24
   127f2:	ad 01       	movw	r20, r26
   127f4:	68 e2       	ldi	r22, 0x28	; 40
   127f6:	8b 89       	ldd	r24, Y+19	; 0x13
   127f8:	a6 dc       	rcall	.-1716   	; 0x12146 <task_twi2_lcd_print_format_float_P>
   127fa:	01 c0       	rjmp	.+2      	; 0x127fe <task_twi2_lcd__cpu1+0x3ac>
			s_month			= 255;
			s_year			= 0;
		}

		if (!g_adc_enabled) {
			return;
   127fc:	00 00       	nop

			/* ADC_5V0 */
			task_twi2_lcd_print_format_float_P(col_left,  4 * 10, l_adc_5v0_volt_1000 / 1000.f, PM_FORMAT_5F3);
		}
	}
}
   127fe:	63 96       	adiw	r28, 0x13	; 19
   12800:	cd bf       	out	0x3d, r28	; 61
   12802:	de bf       	out	0x3e, r29	; 62
   12804:	df 91       	pop	r29
   12806:	cf 91       	pop	r28
   12808:	1f 91       	pop	r17
   1280a:	0f 91       	pop	r16
   1280c:	ff 90       	pop	r15
   1280e:	ef 90       	pop	r14
   12810:	df 90       	pop	r13
   12812:	cf 90       	pop	r12
   12814:	bf 90       	pop	r11
   12816:	af 90       	pop	r10
   12818:	9f 90       	pop	r9
   1281a:	8f 90       	pop	r8
   1281c:	7f 90       	pop	r7
   1281e:	6f 90       	pop	r6
   12820:	5f 90       	pop	r5
   12822:	4f 90       	pop	r4
   12824:	3f 90       	pop	r3
   12826:	2f 90       	pop	r2
   12828:	08 95       	ret

0001282a <task_twi2_lcd__cpu2>:

void task_twi2_lcd__cpu2(uint8_t col_left)
{
   1282a:	0f 93       	push	r16
   1282c:	1f 93       	push	r17
   1282e:	cf 93       	push	r28
   12830:	df 93       	push	r29
   12832:	00 d0       	rcall	.+0      	; 0x12834 <task_twi2_lcd__cpu2+0xa>
   12834:	00 d0       	rcall	.+0      	; 0x12836 <task_twi2_lcd__cpu2+0xc>
   12836:	cd b7       	in	r28, 0x3d	; 61
   12838:	de b7       	in	r29, 0x3e	; 62
   1283a:	8e 83       	std	Y+6, r24	; 0x06
	static int16_t s_adc_vbat_volt_1000 = 0;
	static int16_t s_adc_vctcxo_volt_1000 = 0;

	if (twi2_waitUntilReady(false)) {
   1283c:	80 e0       	ldi	r24, 0x00	; 0
   1283e:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   12842:	88 23       	and	r24, r24
   12844:	09 f4       	brne	.+2      	; 0x12848 <task_twi2_lcd__cpu2+0x1e>
   12846:	6a c0       	rjmp	.+212    	; 0x1291c <task_twi2_lcd__cpu2+0xf2>
		int16_t l_adc_vbat_volt_1000;
		int16_t l_adc_vctcxo_volt_1000;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   12848:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
   1284c:	89 83       	std	Y+1, r24	; 0x01
			l_adc_vbat_volt_1000		= g_adc_vbat_volt_1000;
   1284e:	80 91 0e 29 	lds	r24, 0x290E	; 0x80290e <g_adc_vbat_volt_1000>
   12852:	90 91 0f 29 	lds	r25, 0x290F	; 0x80290f <g_adc_vbat_volt_1000+0x1>
   12856:	8a 83       	std	Y+2, r24	; 0x02
   12858:	9b 83       	std	Y+3, r25	; 0x03
			l_adc_vctcxo_volt_1000		= g_adc_vctcxo_volt_1000;
   1285a:	80 91 0a 29 	lds	r24, 0x290A	; 0x80290a <g_adc_vctcxo_volt_1000>
   1285e:	90 91 0b 29 	lds	r25, 0x290B	; 0x80290b <g_adc_vctcxo_volt_1000+0x1>
   12862:	8c 83       	std	Y+4, r24	; 0x04
   12864:	9d 83       	std	Y+5, r25	; 0x05
			cpu_irq_restore(flags);
   12866:	89 81       	ldd	r24, Y+1	; 0x01
   12868:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
		}

		if (s_adc_vbat_volt_1000 != l_adc_vbat_volt_1000) {
   1286c:	20 91 79 22 	lds	r18, 0x2279	; 0x802279 <s_adc_vbat_volt_1000.8489>
   12870:	30 91 7a 22 	lds	r19, 0x227A	; 0x80227a <s_adc_vbat_volt_1000.8489+0x1>
   12874:	8a 81       	ldd	r24, Y+2	; 0x02
   12876:	9b 81       	ldd	r25, Y+3	; 0x03
   12878:	28 17       	cp	r18, r24
   1287a:	39 07       	cpc	r19, r25
   1287c:	19 f1       	breq	.+70     	; 0x128c4 <task_twi2_lcd__cpu2+0x9a>
			s_adc_vbat_volt_1000 = l_adc_vbat_volt_1000;
   1287e:	8a 81       	ldd	r24, Y+2	; 0x02
   12880:	9b 81       	ldd	r25, Y+3	; 0x03
   12882:	80 93 79 22 	sts	0x2279, r24	; 0x802279 <s_adc_vbat_volt_1000.8489>
   12886:	90 93 7a 22 	sts	0x227A, r25	; 0x80227a <s_adc_vbat_volt_1000.8489+0x1>

			/* ADC_VBAT */
			task_twi2_lcd_print_format_float_P(col_left,  5 * 10, l_adc_vbat_volt_1000 / 1000.f, PM_FORMAT_5F3);
   1288a:	8a 81       	ldd	r24, Y+2	; 0x02
   1288c:	9b 81       	ldd	r25, Y+3	; 0x03
   1288e:	09 2e       	mov	r0, r25
   12890:	00 0c       	add	r0, r0
   12892:	aa 0b       	sbc	r26, r26
   12894:	bb 0b       	sbc	r27, r27
   12896:	bc 01       	movw	r22, r24
   12898:	cd 01       	movw	r24, r26
   1289a:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   1289e:	dc 01       	movw	r26, r24
   128a0:	cb 01       	movw	r24, r22
   128a2:	20 e0       	ldi	r18, 0x00	; 0
   128a4:	30 e0       	ldi	r19, 0x00	; 0
   128a6:	4a e7       	ldi	r20, 0x7A	; 122
   128a8:	54 e4       	ldi	r21, 0x44	; 68
   128aa:	bc 01       	movw	r22, r24
   128ac:	cd 01       	movw	r24, r26
   128ae:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   128b2:	dc 01       	movw	r26, r24
   128b4:	cb 01       	movw	r24, r22
   128b6:	03 ea       	ldi	r16, 0xA3	; 163
   128b8:	18 e3       	ldi	r17, 0x38	; 56
   128ba:	9c 01       	movw	r18, r24
   128bc:	ad 01       	movw	r20, r26
   128be:	62 e3       	ldi	r22, 0x32	; 50
   128c0:	8e 81       	ldd	r24, Y+6	; 0x06
   128c2:	41 dc       	rcall	.-1918   	; 0x12146 <task_twi2_lcd_print_format_float_P>
		}

		if (s_adc_vctcxo_volt_1000 != l_adc_vctcxo_volt_1000) {
   128c4:	20 91 7b 22 	lds	r18, 0x227B	; 0x80227b <s_adc_vctcxo_volt_1000.8490>
   128c8:	30 91 7c 22 	lds	r19, 0x227C	; 0x80227c <s_adc_vctcxo_volt_1000.8490+0x1>
   128cc:	8c 81       	ldd	r24, Y+4	; 0x04
   128ce:	9d 81       	ldd	r25, Y+5	; 0x05
   128d0:	28 17       	cp	r18, r24
   128d2:	39 07       	cpc	r19, r25
   128d4:	19 f1       	breq	.+70     	; 0x1291c <task_twi2_lcd__cpu2+0xf2>
			s_adc_vctcxo_volt_1000 = l_adc_vctcxo_volt_1000;
   128d6:	8c 81       	ldd	r24, Y+4	; 0x04
   128d8:	9d 81       	ldd	r25, Y+5	; 0x05
   128da:	80 93 7b 22 	sts	0x227B, r24	; 0x80227b <s_adc_vctcxo_volt_1000.8490>
   128de:	90 93 7c 22 	sts	0x227C, r25	; 0x80227c <s_adc_vctcxo_volt_1000.8490+0x1>

			/* ADC_VCTCXO */
			task_twi2_lcd_print_format_float_P(col_left,  6 * 10, l_adc_vctcxo_volt_1000 / 1000.f, PM_FORMAT_5F3);
   128e2:	8c 81       	ldd	r24, Y+4	; 0x04
   128e4:	9d 81       	ldd	r25, Y+5	; 0x05
   128e6:	09 2e       	mov	r0, r25
   128e8:	00 0c       	add	r0, r0
   128ea:	aa 0b       	sbc	r26, r26
   128ec:	bb 0b       	sbc	r27, r27
   128ee:	bc 01       	movw	r22, r24
   128f0:	cd 01       	movw	r24, r26
   128f2:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   128f6:	dc 01       	movw	r26, r24
   128f8:	cb 01       	movw	r24, r22
   128fa:	20 e0       	ldi	r18, 0x00	; 0
   128fc:	30 e0       	ldi	r19, 0x00	; 0
   128fe:	4a e7       	ldi	r20, 0x7A	; 122
   12900:	54 e4       	ldi	r21, 0x44	; 68
   12902:	bc 01       	movw	r22, r24
   12904:	cd 01       	movw	r24, r26
   12906:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   1290a:	dc 01       	movw	r26, r24
   1290c:	cb 01       	movw	r24, r22
   1290e:	03 ea       	ldi	r16, 0xA3	; 163
   12910:	18 e3       	ldi	r17, 0x38	; 56
   12912:	9c 01       	movw	r18, r24
   12914:	ad 01       	movw	r20, r26
   12916:	6c e3       	ldi	r22, 0x3C	; 60
   12918:	8e 81       	ldd	r24, Y+6	; 0x06
   1291a:	15 dc       	rcall	.-2006   	; 0x12146 <task_twi2_lcd_print_format_float_P>
		}
	}
}
   1291c:	00 00       	nop
   1291e:	26 96       	adiw	r28, 0x06	; 6
   12920:	cd bf       	out	0x3d, r28	; 61
   12922:	de bf       	out	0x3e, r29	; 62
   12924:	df 91       	pop	r29
   12926:	cf 91       	pop	r28
   12928:	1f 91       	pop	r17
   1292a:	0f 91       	pop	r16
   1292c:	08 95       	ret

0001292e <task_twi2_lcd__sim1>:
	}
}
#endif

void task_twi2_lcd__sim1(uint8_t col_left)
{
   1292e:	0f 93       	push	r16
   12930:	1f 93       	push	r17
   12932:	cf 93       	push	r28
   12934:	df 93       	push	r29
   12936:	cd b7       	in	r28, 0x3d	; 61
   12938:	de b7       	in	r29, 0x3e	; 62
   1293a:	a4 97       	sbiw	r28, 0x24	; 36
   1293c:	cd bf       	out	0x3d, r28	; 61
   1293e:	de bf       	out	0x3e, r29	; 62
   12940:	8c a3       	std	Y+36, r24	; 0x24
	static float	s_gns_lat		= 0.f;
	static float	s_gns_lon		= 0.f;
	static float	s_gns_msl		= 0.f;
	static float	s_gns_speed		= 0.f;

	if (twi2_waitUntilReady(false)) {
   12942:	80 e0       	ldi	r24, 0x00	; 0
   12944:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   12948:	88 23       	and	r24, r24
   1294a:	09 f4       	brne	.+2      	; 0x1294e <task_twi2_lcd__sim1+0x20>
   1294c:	43 c2       	rjmp	.+1158   	; 0x12dd4 <task_twi2_lcd__sim1+0x4a6>
		char			l_lat_prefix;
		char			l_lon_prefix;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   1294e:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
   12952:	89 83       	std	Y+1, r24	; 0x01
			l_gns_lat			= g_gns_lat;
   12954:	80 91 8c 24 	lds	r24, 0x248C	; 0x80248c <g_gns_lat>
   12958:	90 91 8d 24 	lds	r25, 0x248D	; 0x80248d <g_gns_lat+0x1>
   1295c:	a0 91 8e 24 	lds	r26, 0x248E	; 0x80248e <g_gns_lat+0x2>
   12960:	b0 91 8f 24 	lds	r27, 0x248F	; 0x80248f <g_gns_lat+0x3>
   12964:	8a 83       	std	Y+2, r24	; 0x02
   12966:	9b 83       	std	Y+3, r25	; 0x03
   12968:	ac 83       	std	Y+4, r26	; 0x04
   1296a:	bd 83       	std	Y+5, r27	; 0x05
			l_gns_lon			= g_gns_lon;
   1296c:	80 91 90 24 	lds	r24, 0x2490	; 0x802490 <g_gns_lon>
   12970:	90 91 91 24 	lds	r25, 0x2491	; 0x802491 <g_gns_lon+0x1>
   12974:	a0 91 92 24 	lds	r26, 0x2492	; 0x802492 <g_gns_lon+0x2>
   12978:	b0 91 93 24 	lds	r27, 0x2493	; 0x802493 <g_gns_lon+0x3>
   1297c:	8e 83       	std	Y+6, r24	; 0x06
   1297e:	9f 83       	std	Y+7, r25	; 0x07
   12980:	a8 87       	std	Y+8, r26	; 0x08
   12982:	b9 87       	std	Y+9, r27	; 0x09
			l_gns_msl_alt_m		= g_gns_msl_alt_m;
   12984:	80 91 94 24 	lds	r24, 0x2494	; 0x802494 <g_gns_msl_alt_m>
   12988:	90 91 95 24 	lds	r25, 0x2495	; 0x802495 <g_gns_msl_alt_m+0x1>
   1298c:	a0 91 96 24 	lds	r26, 0x2496	; 0x802496 <g_gns_msl_alt_m+0x2>
   12990:	b0 91 97 24 	lds	r27, 0x2497	; 0x802497 <g_gns_msl_alt_m+0x3>
   12994:	8a 87       	std	Y+10, r24	; 0x0a
   12996:	9b 87       	std	Y+11, r25	; 0x0b
   12998:	ac 87       	std	Y+12, r26	; 0x0c
   1299a:	bd 87       	std	Y+13, r27	; 0x0d
			l_gns_speed_kmPh	= g_gns_speed_kmPh;
   1299c:	80 91 98 24 	lds	r24, 0x2498	; 0x802498 <g_gns_speed_kmPh>
   129a0:	90 91 99 24 	lds	r25, 0x2499	; 0x802499 <g_gns_speed_kmPh+0x1>
   129a4:	a0 91 9a 24 	lds	r26, 0x249A	; 0x80249a <g_gns_speed_kmPh+0x2>
   129a8:	b0 91 9b 24 	lds	r27, 0x249B	; 0x80249b <g_gns_speed_kmPh+0x3>
   129ac:	8e 87       	std	Y+14, r24	; 0x0e
   129ae:	9f 87       	std	Y+15, r25	; 0x0f
   129b0:	a8 8b       	std	Y+16, r26	; 0x10
   129b2:	b9 8b       	std	Y+17, r27	; 0x11
			cpu_irq_restore(flags);
   129b4:	89 81       	ldd	r24, Y+1	; 0x01
   129b6:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
		}

		/* Latitude */
		if (s_gns_lat != l_gns_lat) {
   129ba:	80 91 7d 22 	lds	r24, 0x227D	; 0x80227d <s_gns_lat.8497>
   129be:	90 91 7e 22 	lds	r25, 0x227E	; 0x80227e <s_gns_lat.8497+0x1>
   129c2:	a0 91 7f 22 	lds	r26, 0x227F	; 0x80227f <s_gns_lat.8497+0x2>
   129c6:	b0 91 80 22 	lds	r27, 0x2280	; 0x802280 <s_gns_lat.8497+0x3>
   129ca:	2a 81       	ldd	r18, Y+2	; 0x02
   129cc:	3b 81       	ldd	r19, Y+3	; 0x03
   129ce:	4c 81       	ldd	r20, Y+4	; 0x04
   129d0:	5d 81       	ldd	r21, Y+5	; 0x05
   129d2:	bc 01       	movw	r22, r24
   129d4:	cd 01       	movw	r24, r26
   129d6:	0f 94 05 26 	call	0x24c0a	; 0x24c0a <__cmpsf2>
   129da:	88 23       	and	r24, r24
   129dc:	09 f4       	brne	.+2      	; 0x129e0 <task_twi2_lcd__sim1+0xb2>
   129de:	a1 c0       	rjmp	.+322    	; 0x12b22 <task_twi2_lcd__sim1+0x1f4>
			s_gns_lat  = l_gns_lat;
   129e0:	8a 81       	ldd	r24, Y+2	; 0x02
   129e2:	9b 81       	ldd	r25, Y+3	; 0x03
   129e4:	ac 81       	ldd	r26, Y+4	; 0x04
   129e6:	bd 81       	ldd	r27, Y+5	; 0x05
   129e8:	80 93 7d 22 	sts	0x227D, r24	; 0x80227d <s_gns_lat.8497>
   129ec:	90 93 7e 22 	sts	0x227E, r25	; 0x80227e <s_gns_lat.8497+0x1>
   129f0:	a0 93 7f 22 	sts	0x227F, r26	; 0x80227f <s_gns_lat.8497+0x2>
   129f4:	b0 93 80 22 	sts	0x2280, r27	; 0x802280 <s_gns_lat.8497+0x3>
			l_lat_prefix = l_gns_lat >= 0.f ?  'N' : 'S';
   129f8:	20 e0       	ldi	r18, 0x00	; 0
   129fa:	30 e0       	ldi	r19, 0x00	; 0
   129fc:	a9 01       	movw	r20, r18
   129fe:	6a 81       	ldd	r22, Y+2	; 0x02
   12a00:	7b 81       	ldd	r23, Y+3	; 0x03
   12a02:	8c 81       	ldd	r24, Y+4	; 0x04
   12a04:	9d 81       	ldd	r25, Y+5	; 0x05
   12a06:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   12a0a:	88 23       	and	r24, r24
   12a0c:	14 f0       	brlt	.+4      	; 0x12a12 <task_twi2_lcd__sim1+0xe4>
   12a0e:	8e e4       	ldi	r24, 0x4E	; 78
   12a10:	01 c0       	rjmp	.+2      	; 0x12a14 <task_twi2_lcd__sim1+0xe6>
   12a12:	83 e5       	ldi	r24, 0x53	; 83
   12a14:	8a 8b       	std	Y+18, r24	; 0x12
			l_gns_lat += 0.000005f;
   12a16:	2c ea       	ldi	r18, 0xAC	; 172
   12a18:	35 ec       	ldi	r19, 0xC5	; 197
   12a1a:	47 ea       	ldi	r20, 0xA7	; 167
   12a1c:	56 e3       	ldi	r21, 0x36	; 54
   12a1e:	6a 81       	ldd	r22, Y+2	; 0x02
   12a20:	7b 81       	ldd	r23, Y+3	; 0x03
   12a22:	8c 81       	ldd	r24, Y+4	; 0x04
   12a24:	9d 81       	ldd	r25, Y+5	; 0x05
   12a26:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   12a2a:	dc 01       	movw	r26, r24
   12a2c:	cb 01       	movw	r24, r22
   12a2e:	8a 83       	std	Y+2, r24	; 0x02
   12a30:	9b 83       	std	Y+3, r25	; 0x03
   12a32:	ac 83       	std	Y+4, r26	; 0x04
   12a34:	bd 83       	std	Y+5, r27	; 0x05
			task_twi2_lcd_print_format_c(       0 * 6,  7 * 10, l_lat_prefix);
   12a36:	4a 89       	ldd	r20, Y+18	; 0x12
   12a38:	66 e4       	ldi	r22, 0x46	; 70
   12a3a:	80 e0       	ldi	r24, 0x00	; 0
   12a3c:	ea d9       	rcall	.-3116   	; 0x11e12 <task_twi2_lcd_print_format_c>
			task_twi2_lcd_print_format_long_P(  2 * 6,  7 * 10, (long) abs(l_gns_lat), PM_FORMAT_02LD);
   12a3e:	6a 81       	ldd	r22, Y+2	; 0x02
   12a40:	7b 81       	ldd	r23, Y+3	; 0x03
   12a42:	8c 81       	ldd	r24, Y+4	; 0x04
   12a44:	9d 81       	ldd	r25, Y+5	; 0x05
   12a46:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   12a4a:	dc 01       	movw	r26, r24
   12a4c:	cb 01       	movw	r24, r22
   12a4e:	99 23       	and	r25, r25
   12a50:	1c f4       	brge	.+6      	; 0x12a58 <task_twi2_lcd__sim1+0x12a>
   12a52:	91 95       	neg	r25
   12a54:	81 95       	neg	r24
   12a56:	91 09       	sbc	r25, r1
   12a58:	09 2e       	mov	r0, r25
   12a5a:	00 0c       	add	r0, r0
   12a5c:	aa 0b       	sbc	r26, r26
   12a5e:	bb 0b       	sbc	r27, r27
   12a60:	06 e8       	ldi	r16, 0x86	; 134
   12a62:	18 e3       	ldi	r17, 0x38	; 56
   12a64:	9c 01       	movw	r18, r24
   12a66:	ad 01       	movw	r20, r26
   12a68:	66 e4       	ldi	r22, 0x46	; 70
   12a6a:	8c e0       	ldi	r24, 0x0C	; 12
   12a6c:	90 da       	rcall	.-2784   	; 0x11f8e <task_twi2_lcd_print_format_long_P>
			task_twi2_lcd_print_format_c(       4 * 6,  7 * 10, '.');
   12a6e:	4e e2       	ldi	r20, 0x2E	; 46
   12a70:	66 e4       	ldi	r22, 0x46	; 70
   12a72:	88 e1       	ldi	r24, 0x18	; 24
   12a74:	ce d9       	rcall	.-3172   	; 0x11e12 <task_twi2_lcd_print_format_c>
			float f_abs = l_gns_lat >= 0.f ?  l_gns_lat : -l_gns_lat;
   12a76:	20 e0       	ldi	r18, 0x00	; 0
   12a78:	30 e0       	ldi	r19, 0x00	; 0
   12a7a:	a9 01       	movw	r20, r18
   12a7c:	6a 81       	ldd	r22, Y+2	; 0x02
   12a7e:	7b 81       	ldd	r23, Y+3	; 0x03
   12a80:	8c 81       	ldd	r24, Y+4	; 0x04
   12a82:	9d 81       	ldd	r25, Y+5	; 0x05
   12a84:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   12a88:	88 23       	and	r24, r24
   12a8a:	2c f0       	brlt	.+10     	; 0x12a96 <task_twi2_lcd__sim1+0x168>
   12a8c:	8a 81       	ldd	r24, Y+2	; 0x02
   12a8e:	9b 81       	ldd	r25, Y+3	; 0x03
   12a90:	ac 81       	ldd	r26, Y+4	; 0x04
   12a92:	bd 81       	ldd	r27, Y+5	; 0x05
   12a94:	05 c0       	rjmp	.+10     	; 0x12aa0 <task_twi2_lcd__sim1+0x172>
   12a96:	8a 81       	ldd	r24, Y+2	; 0x02
   12a98:	9b 81       	ldd	r25, Y+3	; 0x03
   12a9a:	ac 81       	ldd	r26, Y+4	; 0x04
   12a9c:	bd 81       	ldd	r27, Y+5	; 0x05
   12a9e:	b0 58       	subi	r27, 0x80	; 128
   12aa0:	8b 8b       	std	Y+19, r24	; 0x13
   12aa2:	9c 8b       	std	Y+20, r25	; 0x14
   12aa4:	ad 8b       	std	Y+21, r26	; 0x15
   12aa6:	be 8b       	std	Y+22, r27	; 0x16
			float f_frac = (f_abs - (int)f_abs) * 1e5;
   12aa8:	6b 89       	ldd	r22, Y+19	; 0x13
   12aaa:	7c 89       	ldd	r23, Y+20	; 0x14
   12aac:	8d 89       	ldd	r24, Y+21	; 0x15
   12aae:	9e 89       	ldd	r25, Y+22	; 0x16
   12ab0:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   12ab4:	dc 01       	movw	r26, r24
   12ab6:	cb 01       	movw	r24, r22
   12ab8:	09 2e       	mov	r0, r25
   12aba:	00 0c       	add	r0, r0
   12abc:	aa 0b       	sbc	r26, r26
   12abe:	bb 0b       	sbc	r27, r27
   12ac0:	bc 01       	movw	r22, r24
   12ac2:	cd 01       	movw	r24, r26
   12ac4:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   12ac8:	dc 01       	movw	r26, r24
   12aca:	cb 01       	movw	r24, r22
   12acc:	9c 01       	movw	r18, r24
   12ace:	ad 01       	movw	r20, r26
   12ad0:	6b 89       	ldd	r22, Y+19	; 0x13
   12ad2:	7c 89       	ldd	r23, Y+20	; 0x14
   12ad4:	8d 89       	ldd	r24, Y+21	; 0x15
   12ad6:	9e 89       	ldd	r25, Y+22	; 0x16
   12ad8:	0f 94 a0 25 	call	0x24b40	; 0x24b40 <__subsf3>
   12adc:	dc 01       	movw	r26, r24
   12ade:	cb 01       	movw	r24, r22
   12ae0:	20 e0       	ldi	r18, 0x00	; 0
   12ae2:	30 e5       	ldi	r19, 0x50	; 80
   12ae4:	43 ec       	ldi	r20, 0xC3	; 195
   12ae6:	57 e4       	ldi	r21, 0x47	; 71
   12ae8:	bc 01       	movw	r22, r24
   12aea:	cd 01       	movw	r24, r26
   12aec:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   12af0:	dc 01       	movw	r26, r24
   12af2:	cb 01       	movw	r24, r22
   12af4:	8f 8b       	std	Y+23, r24	; 0x17
   12af6:	98 8f       	std	Y+24, r25	; 0x18
   12af8:	a9 8f       	std	Y+25, r26	; 0x19
   12afa:	ba 8f       	std	Y+26, r27	; 0x1a
			task_twi2_lcd_print_format_long_P(  5 * 6,  7 * 10, (long) f_frac, PM_FORMAT_05LD);
   12afc:	6f 89       	ldd	r22, Y+23	; 0x17
   12afe:	78 8d       	ldd	r23, Y+24	; 0x18
   12b00:	89 8d       	ldd	r24, Y+25	; 0x19
   12b02:	9a 8d       	ldd	r25, Y+26	; 0x1a
   12b04:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   12b08:	dc 01       	movw	r26, r24
   12b0a:	cb 01       	movw	r24, r22
   12b0c:	09 ea       	ldi	r16, 0xA9	; 169
   12b0e:	18 e3       	ldi	r17, 0x38	; 56
   12b10:	9c 01       	movw	r18, r24
   12b12:	ad 01       	movw	r20, r26
   12b14:	66 e4       	ldi	r22, 0x46	; 70
   12b16:	8e e1       	ldi	r24, 0x1E	; 30
			task_twi2_lcd_print_format_c(      10 * 6,  7 * 10, 0x7e);		// 
   12b18:	3a da       	rcall	.-2956   	; 0x11f8e <task_twi2_lcd_print_format_long_P>
   12b1a:	4e e7       	ldi	r20, 0x7E	; 126
   12b1c:	66 e4       	ldi	r22, 0x46	; 70
   12b1e:	8c e3       	ldi	r24, 0x3C	; 60
   12b20:	78 d9       	rcall	.-3344   	; 0x11e12 <task_twi2_lcd_print_format_c>
		}

		/* Longitude */
		if (s_gns_lon != l_gns_lon) {
   12b22:	80 91 81 22 	lds	r24, 0x2281	; 0x802281 <s_gns_lon.8498>
   12b26:	90 91 82 22 	lds	r25, 0x2282	; 0x802282 <s_gns_lon.8498+0x1>
   12b2a:	a0 91 83 22 	lds	r26, 0x2283	; 0x802283 <s_gns_lon.8498+0x2>
   12b2e:	b0 91 84 22 	lds	r27, 0x2284	; 0x802284 <s_gns_lon.8498+0x3>
   12b32:	2e 81       	ldd	r18, Y+6	; 0x06
   12b34:	3f 81       	ldd	r19, Y+7	; 0x07
   12b36:	48 85       	ldd	r20, Y+8	; 0x08
   12b38:	59 85       	ldd	r21, Y+9	; 0x09
   12b3a:	bc 01       	movw	r22, r24
   12b3c:	cd 01       	movw	r24, r26
   12b3e:	0f 94 05 26 	call	0x24c0a	; 0x24c0a <__cmpsf2>
   12b42:	88 23       	and	r24, r24
   12b44:	09 f4       	brne	.+2      	; 0x12b48 <task_twi2_lcd__sim1+0x21a>
   12b46:	a1 c0       	rjmp	.+322    	; 0x12c8a <task_twi2_lcd__sim1+0x35c>
			s_gns_lon  = l_gns_lon;
   12b48:	8e 81       	ldd	r24, Y+6	; 0x06
   12b4a:	9f 81       	ldd	r25, Y+7	; 0x07
   12b4c:	a8 85       	ldd	r26, Y+8	; 0x08
   12b4e:	b9 85       	ldd	r27, Y+9	; 0x09
   12b50:	80 93 81 22 	sts	0x2281, r24	; 0x802281 <s_gns_lon.8498>
   12b54:	90 93 82 22 	sts	0x2282, r25	; 0x802282 <s_gns_lon.8498+0x1>
   12b58:	a0 93 83 22 	sts	0x2283, r26	; 0x802283 <s_gns_lon.8498+0x2>
   12b5c:	b0 93 84 22 	sts	0x2284, r27	; 0x802284 <s_gns_lon.8498+0x3>
			l_lon_prefix = l_gns_lon >= 0.f ?  'E' : 'W';
   12b60:	20 e0       	ldi	r18, 0x00	; 0
   12b62:	30 e0       	ldi	r19, 0x00	; 0
   12b64:	a9 01       	movw	r20, r18
   12b66:	6e 81       	ldd	r22, Y+6	; 0x06
   12b68:	7f 81       	ldd	r23, Y+7	; 0x07
   12b6a:	88 85       	ldd	r24, Y+8	; 0x08
   12b6c:	99 85       	ldd	r25, Y+9	; 0x09
   12b6e:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   12b72:	88 23       	and	r24, r24
   12b74:	14 f0       	brlt	.+4      	; 0x12b7a <task_twi2_lcd__sim1+0x24c>
   12b76:	85 e4       	ldi	r24, 0x45	; 69
   12b78:	01 c0       	rjmp	.+2      	; 0x12b7c <task_twi2_lcd__sim1+0x24e>
   12b7a:	87 e5       	ldi	r24, 0x57	; 87
   12b7c:	8b 8f       	std	Y+27, r24	; 0x1b
			l_gns_lon += 0.000005f;
   12b7e:	2c ea       	ldi	r18, 0xAC	; 172
   12b80:	35 ec       	ldi	r19, 0xC5	; 197
   12b82:	47 ea       	ldi	r20, 0xA7	; 167
   12b84:	56 e3       	ldi	r21, 0x36	; 54
   12b86:	6e 81       	ldd	r22, Y+6	; 0x06
   12b88:	7f 81       	ldd	r23, Y+7	; 0x07
   12b8a:	88 85       	ldd	r24, Y+8	; 0x08
   12b8c:	99 85       	ldd	r25, Y+9	; 0x09
   12b8e:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   12b92:	dc 01       	movw	r26, r24
   12b94:	cb 01       	movw	r24, r22
   12b96:	8e 83       	std	Y+6, r24	; 0x06
   12b98:	9f 83       	std	Y+7, r25	; 0x07
   12b9a:	a8 87       	std	Y+8, r26	; 0x08
			task_twi2_lcd_print_format_c(       0 * 6,  8 * 10, l_lon_prefix);
   12b9c:	b9 87       	std	Y+9, r27	; 0x09
   12b9e:	4b 8d       	ldd	r20, Y+27	; 0x1b
   12ba0:	60 e5       	ldi	r22, 0x50	; 80
   12ba2:	80 e0       	ldi	r24, 0x00	; 0
   12ba4:	36 d9       	rcall	.-3476   	; 0x11e12 <task_twi2_lcd_print_format_c>
			task_twi2_lcd_print_format_long_P(  1 * 6,  8 * 10, (long) abs(l_gns_lon), PM_FORMAT_03LD);
   12ba6:	6e 81       	ldd	r22, Y+6	; 0x06
   12ba8:	7f 81       	ldd	r23, Y+7	; 0x07
   12baa:	88 85       	ldd	r24, Y+8	; 0x08
   12bac:	99 85       	ldd	r25, Y+9	; 0x09
   12bae:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   12bb2:	dc 01       	movw	r26, r24
   12bb4:	cb 01       	movw	r24, r22
   12bb6:	99 23       	and	r25, r25
   12bb8:	1c f4       	brge	.+6      	; 0x12bc0 <task_twi2_lcd__sim1+0x292>
   12bba:	91 95       	neg	r25
   12bbc:	81 95       	neg	r24
   12bbe:	91 09       	sbc	r25, r1
   12bc0:	09 2e       	mov	r0, r25
   12bc2:	00 0c       	add	r0, r0
   12bc4:	aa 0b       	sbc	r26, r26
   12bc6:	bb 0b       	sbc	r27, r27
   12bc8:	0c e8       	ldi	r16, 0x8C	; 140
   12bca:	18 e3       	ldi	r17, 0x38	; 56
   12bcc:	9c 01       	movw	r18, r24
   12bce:	ad 01       	movw	r20, r26
   12bd0:	60 e5       	ldi	r22, 0x50	; 80
   12bd2:	86 e0       	ldi	r24, 0x06	; 6
			task_twi2_lcd_print_format_c(       4 * 6,  8 * 10, '.');
   12bd4:	dc d9       	rcall	.-3144   	; 0x11f8e <task_twi2_lcd_print_format_long_P>
   12bd6:	4e e2       	ldi	r20, 0x2E	; 46
   12bd8:	60 e5       	ldi	r22, 0x50	; 80
   12bda:	88 e1       	ldi	r24, 0x18	; 24
   12bdc:	1a d9       	rcall	.-3532   	; 0x11e12 <task_twi2_lcd_print_format_c>
			float f_abs = l_gns_lon >= 0.f ?  l_gns_lon : -l_gns_lon;
   12bde:	20 e0       	ldi	r18, 0x00	; 0
   12be0:	30 e0       	ldi	r19, 0x00	; 0
   12be2:	a9 01       	movw	r20, r18
   12be4:	6e 81       	ldd	r22, Y+6	; 0x06
   12be6:	7f 81       	ldd	r23, Y+7	; 0x07
   12be8:	88 85       	ldd	r24, Y+8	; 0x08
   12bea:	99 85       	ldd	r25, Y+9	; 0x09
   12bec:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   12bf0:	88 23       	and	r24, r24
   12bf2:	2c f0       	brlt	.+10     	; 0x12bfe <task_twi2_lcd__sim1+0x2d0>
   12bf4:	8e 81       	ldd	r24, Y+6	; 0x06
   12bf6:	9f 81       	ldd	r25, Y+7	; 0x07
   12bf8:	a8 85       	ldd	r26, Y+8	; 0x08
   12bfa:	b9 85       	ldd	r27, Y+9	; 0x09
   12bfc:	05 c0       	rjmp	.+10     	; 0x12c08 <task_twi2_lcd__sim1+0x2da>
   12bfe:	8e 81       	ldd	r24, Y+6	; 0x06
   12c00:	9f 81       	ldd	r25, Y+7	; 0x07
   12c02:	a8 85       	ldd	r26, Y+8	; 0x08
   12c04:	b9 85       	ldd	r27, Y+9	; 0x09
   12c06:	b0 58       	subi	r27, 0x80	; 128
   12c08:	8c 8f       	std	Y+28, r24	; 0x1c
   12c0a:	9d 8f       	std	Y+29, r25	; 0x1d
   12c0c:	ae 8f       	std	Y+30, r26	; 0x1e
   12c0e:	bf 8f       	std	Y+31, r27	; 0x1f
			float f_frac = (f_abs - (int)f_abs) * 1e5;
   12c10:	6c 8d       	ldd	r22, Y+28	; 0x1c
   12c12:	7d 8d       	ldd	r23, Y+29	; 0x1d
   12c14:	8e 8d       	ldd	r24, Y+30	; 0x1e
   12c16:	9f 8d       	ldd	r25, Y+31	; 0x1f
   12c18:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   12c1c:	dc 01       	movw	r26, r24
   12c1e:	cb 01       	movw	r24, r22
   12c20:	09 2e       	mov	r0, r25
   12c22:	00 0c       	add	r0, r0
   12c24:	aa 0b       	sbc	r26, r26
   12c26:	bb 0b       	sbc	r27, r27
   12c28:	bc 01       	movw	r22, r24
   12c2a:	cd 01       	movw	r24, r26
   12c2c:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   12c30:	dc 01       	movw	r26, r24
   12c32:	cb 01       	movw	r24, r22
   12c34:	9c 01       	movw	r18, r24
   12c36:	ad 01       	movw	r20, r26
   12c38:	6c 8d       	ldd	r22, Y+28	; 0x1c
   12c3a:	7d 8d       	ldd	r23, Y+29	; 0x1d
   12c3c:	8e 8d       	ldd	r24, Y+30	; 0x1e
   12c3e:	9f 8d       	ldd	r25, Y+31	; 0x1f
   12c40:	0f 94 a0 25 	call	0x24b40	; 0x24b40 <__subsf3>
   12c44:	dc 01       	movw	r26, r24
   12c46:	cb 01       	movw	r24, r22
   12c48:	20 e0       	ldi	r18, 0x00	; 0
   12c4a:	30 e5       	ldi	r19, 0x50	; 80
   12c4c:	43 ec       	ldi	r20, 0xC3	; 195
   12c4e:	57 e4       	ldi	r21, 0x47	; 71
   12c50:	bc 01       	movw	r22, r24
   12c52:	cd 01       	movw	r24, r26
   12c54:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   12c58:	dc 01       	movw	r26, r24
   12c5a:	cb 01       	movw	r24, r22
   12c5c:	88 a3       	std	Y+32, r24	; 0x20
   12c5e:	99 a3       	std	Y+33, r25	; 0x21
   12c60:	aa a3       	std	Y+34, r26	; 0x22
   12c62:	bb a3       	std	Y+35, r27	; 0x23
			task_twi2_lcd_print_format_long_P(  5 * 6,  8 * 10, (long) f_frac, PM_FORMAT_05LD);
   12c64:	68 a1       	ldd	r22, Y+32	; 0x20
   12c66:	79 a1       	ldd	r23, Y+33	; 0x21
   12c68:	8a a1       	ldd	r24, Y+34	; 0x22
   12c6a:	9b a1       	ldd	r25, Y+35	; 0x23
   12c6c:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   12c70:	dc 01       	movw	r26, r24
   12c72:	cb 01       	movw	r24, r22
   12c74:	09 ea       	ldi	r16, 0xA9	; 169
   12c76:	18 e3       	ldi	r17, 0x38	; 56
   12c78:	9c 01       	movw	r18, r24
   12c7a:	ad 01       	movw	r20, r26
   12c7c:	60 e5       	ldi	r22, 0x50	; 80
   12c7e:	8e e1       	ldi	r24, 0x1E	; 30
			task_twi2_lcd_print_format_c(      10 * 6,  8 * 10, 0x7e);		// 
   12c80:	86 d9       	rcall	.-3316   	; 0x11f8e <task_twi2_lcd_print_format_long_P>
   12c82:	4e e7       	ldi	r20, 0x7E	; 126
   12c84:	60 e5       	ldi	r22, 0x50	; 80
   12c86:	8c e3       	ldi	r24, 0x3C	; 60
   12c88:	c4 d8       	rcall	.-3704   	; 0x11e12 <task_twi2_lcd_print_format_c>
		}

		/* Height */
		if ((s_gns_msl != l_gns_msl_alt_m) && (-1000.f < l_gns_msl_alt_m) && (l_gns_msl_alt_m < 10000.f)) {
   12c8a:	80 91 85 22 	lds	r24, 0x2285	; 0x802285 <s_gns_msl.8499>
   12c8e:	90 91 86 22 	lds	r25, 0x2286	; 0x802286 <s_gns_msl.8499+0x1>
   12c92:	a0 91 87 22 	lds	r26, 0x2287	; 0x802287 <s_gns_msl.8499+0x2>
   12c96:	b0 91 88 22 	lds	r27, 0x2288	; 0x802288 <s_gns_msl.8499+0x3>
   12c9a:	2a 85       	ldd	r18, Y+10	; 0x0a
   12c9c:	3b 85       	ldd	r19, Y+11	; 0x0b
   12c9e:	4c 85       	ldd	r20, Y+12	; 0x0c
   12ca0:	5d 85       	ldd	r21, Y+13	; 0x0d
   12ca2:	bc 01       	movw	r22, r24
   12ca4:	cd 01       	movw	r24, r26
   12ca6:	0f 94 05 26 	call	0x24c0a	; 0x24c0a <__cmpsf2>
   12caa:	88 23       	and	r24, r24
   12cac:	09 f4       	brne	.+2      	; 0x12cb0 <task_twi2_lcd__sim1+0x382>
   12cae:	41 c0       	rjmp	.+130    	; 0x12d32 <task_twi2_lcd__sim1+0x404>
   12cb0:	20 e0       	ldi	r18, 0x00	; 0
   12cb2:	30 e0       	ldi	r19, 0x00	; 0
   12cb4:	4a e7       	ldi	r20, 0x7A	; 122
   12cb6:	54 ec       	ldi	r21, 0xC4	; 196
   12cb8:	6a 85       	ldd	r22, Y+10	; 0x0a
   12cba:	7b 85       	ldd	r23, Y+11	; 0x0b
   12cbc:	8c 85       	ldd	r24, Y+12	; 0x0c
   12cbe:	9d 85       	ldd	r25, Y+13	; 0x0d
   12cc0:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   12cc4:	18 16       	cp	r1, r24
   12cc6:	ac f5       	brge	.+106    	; 0x12d32 <task_twi2_lcd__sim1+0x404>
   12cc8:	20 e0       	ldi	r18, 0x00	; 0
   12cca:	30 e4       	ldi	r19, 0x40	; 64
   12ccc:	4c e1       	ldi	r20, 0x1C	; 28
   12cce:	56 e4       	ldi	r21, 0x46	; 70
   12cd0:	6a 85       	ldd	r22, Y+10	; 0x0a
   12cd2:	7b 85       	ldd	r23, Y+11	; 0x0b
   12cd4:	8c 85       	ldd	r24, Y+12	; 0x0c
   12cd6:	9d 85       	ldd	r25, Y+13	; 0x0d
   12cd8:	0f 94 05 26 	call	0x24c0a	; 0x24c0a <__cmpsf2>
   12cdc:	88 23       	and	r24, r24
   12cde:	4c f5       	brge	.+82     	; 0x12d32 <task_twi2_lcd__sim1+0x404>
			s_gns_msl  = l_gns_msl_alt_m;
   12ce0:	8a 85       	ldd	r24, Y+10	; 0x0a
   12ce2:	9b 85       	ldd	r25, Y+11	; 0x0b
   12ce4:	ac 85       	ldd	r26, Y+12	; 0x0c
   12ce6:	bd 85       	ldd	r27, Y+13	; 0x0d
   12ce8:	80 93 85 22 	sts	0x2285, r24	; 0x802285 <s_gns_msl.8499>
   12cec:	90 93 86 22 	sts	0x2286, r25	; 0x802286 <s_gns_msl.8499+0x1>
   12cf0:	a0 93 87 22 	sts	0x2287, r26	; 0x802287 <s_gns_msl.8499+0x2>
   12cf4:	b0 93 88 22 	sts	0x2288, r27	; 0x802288 <s_gns_msl.8499+0x3>
			task_twi2_lcd_print_format_long_P( 11 * 6,  7 * 10, (long)(l_gns_msl_alt_m + 0.5f), PM_FORMAT_4LD);
   12cf8:	20 e0       	ldi	r18, 0x00	; 0
   12cfa:	30 e0       	ldi	r19, 0x00	; 0
   12cfc:	40 e0       	ldi	r20, 0x00	; 0
   12cfe:	5f e3       	ldi	r21, 0x3F	; 63
   12d00:	6a 85       	ldd	r22, Y+10	; 0x0a
   12d02:	7b 85       	ldd	r23, Y+11	; 0x0b
   12d04:	8c 85       	ldd	r24, Y+12	; 0x0c
   12d06:	9d 85       	ldd	r25, Y+13	; 0x0d
   12d08:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   12d0c:	dc 01       	movw	r26, r24
   12d0e:	cb 01       	movw	r24, r22
   12d10:	bc 01       	movw	r22, r24
   12d12:	cd 01       	movw	r24, r26
   12d14:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   12d18:	dc 01       	movw	r26, r24
   12d1a:	cb 01       	movw	r24, r22
   12d1c:	02 e9       	ldi	r16, 0x92	; 146
   12d1e:	18 e3       	ldi	r17, 0x38	; 56
   12d20:	9c 01       	movw	r18, r24
   12d22:	ad 01       	movw	r20, r26
   12d24:	66 e4       	ldi	r22, 0x46	; 70
   12d26:	82 e4       	ldi	r24, 0x42	; 66
			task_twi2_lcd_print_format_c(      16 * 6,  7 * 10, 'm');
   12d28:	32 d9       	rcall	.-3484   	; 0x11f8e <task_twi2_lcd_print_format_long_P>
   12d2a:	4d e6       	ldi	r20, 0x6D	; 109
   12d2c:	66 e4       	ldi	r22, 0x46	; 70
   12d2e:	80 e6       	ldi	r24, 0x60	; 96
   12d30:	70 d8       	rcall	.-3872   	; 0x11e12 <task_twi2_lcd_print_format_c>
		}

		/* Speed */
		if ((s_gns_speed != l_gns_speed_kmPh) && (0.f <= l_gns_speed_kmPh) && (l_gns_speed_kmPh < 1000.f)) {
   12d32:	80 91 89 22 	lds	r24, 0x2289	; 0x802289 <s_gns_speed.8500>
   12d36:	90 91 8a 22 	lds	r25, 0x228A	; 0x80228a <s_gns_speed.8500+0x1>
   12d3a:	a0 91 8b 22 	lds	r26, 0x228B	; 0x80228b <s_gns_speed.8500+0x2>
   12d3e:	b0 91 8c 22 	lds	r27, 0x228C	; 0x80228c <s_gns_speed.8500+0x3>
   12d42:	2e 85       	ldd	r18, Y+14	; 0x0e
   12d44:	3f 85       	ldd	r19, Y+15	; 0x0f
   12d46:	48 89       	ldd	r20, Y+16	; 0x10
   12d48:	59 89       	ldd	r21, Y+17	; 0x11
   12d4a:	bc 01       	movw	r22, r24
   12d4c:	cd 01       	movw	r24, r26
   12d4e:	0f 94 05 26 	call	0x24c0a	; 0x24c0a <__cmpsf2>
   12d52:	88 23       	and	r24, r24
   12d54:	09 f4       	brne	.+2      	; 0x12d58 <task_twi2_lcd__sim1+0x42a>
			s_gns_speed  = l_gns_speed_kmPh;
			task_twi2_lcd_print_format_float_P(12 * 6,  8 * 10, l_gns_speed_kmPh + 0.05f, PM_FORMAT_5F1);
			task_twi2_lcd_print_format_P(      18 * 6,  8 * 10, PM_FORMAT_KMPH);
		}
	}
}
   12d56:	3e c0       	rjmp	.+124    	; 0x12dd4 <task_twi2_lcd__sim1+0x4a6>
			task_twi2_lcd_print_format_long_P( 11 * 6,  7 * 10, (long)(l_gns_msl_alt_m + 0.5f), PM_FORMAT_4LD);
			task_twi2_lcd_print_format_c(      16 * 6,  7 * 10, 'm');
		}

		/* Speed */
		if ((s_gns_speed != l_gns_speed_kmPh) && (0.f <= l_gns_speed_kmPh) && (l_gns_speed_kmPh < 1000.f)) {
   12d58:	20 e0       	ldi	r18, 0x00	; 0
   12d5a:	30 e0       	ldi	r19, 0x00	; 0
   12d5c:	a9 01       	movw	r20, r18
   12d5e:	6e 85       	ldd	r22, Y+14	; 0x0e
   12d60:	7f 85       	ldd	r23, Y+15	; 0x0f
   12d62:	88 89       	ldd	r24, Y+16	; 0x10
   12d64:	99 89       	ldd	r25, Y+17	; 0x11
   12d66:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   12d6a:	88 23       	and	r24, r24
   12d6c:	0c f4       	brge	.+2      	; 0x12d70 <task_twi2_lcd__sim1+0x442>
			s_gns_speed  = l_gns_speed_kmPh;
			task_twi2_lcd_print_format_float_P(12 * 6,  8 * 10, l_gns_speed_kmPh + 0.05f, PM_FORMAT_5F1);
			task_twi2_lcd_print_format_P(      18 * 6,  8 * 10, PM_FORMAT_KMPH);
		}
	}
}
   12d6e:	32 c0       	rjmp	.+100    	; 0x12dd4 <task_twi2_lcd__sim1+0x4a6>
			task_twi2_lcd_print_format_long_P( 11 * 6,  7 * 10, (long)(l_gns_msl_alt_m + 0.5f), PM_FORMAT_4LD);
			task_twi2_lcd_print_format_c(      16 * 6,  7 * 10, 'm');
		}

		/* Speed */
		if ((s_gns_speed != l_gns_speed_kmPh) && (0.f <= l_gns_speed_kmPh) && (l_gns_speed_kmPh < 1000.f)) {
   12d70:	20 e0       	ldi	r18, 0x00	; 0
   12d72:	30 e0       	ldi	r19, 0x00	; 0
   12d74:	4a e7       	ldi	r20, 0x7A	; 122
   12d76:	54 e4       	ldi	r21, 0x44	; 68
   12d78:	6e 85       	ldd	r22, Y+14	; 0x0e
   12d7a:	7f 85       	ldd	r23, Y+15	; 0x0f
   12d7c:	88 89       	ldd	r24, Y+16	; 0x10
   12d7e:	99 89       	ldd	r25, Y+17	; 0x11
   12d80:	0f 94 05 26 	call	0x24c0a	; 0x24c0a <__cmpsf2>
   12d84:	88 23       	and	r24, r24
   12d86:	0c f0       	brlt	.+2      	; 0x12d8a <task_twi2_lcd__sim1+0x45c>
			s_gns_speed  = l_gns_speed_kmPh;
			task_twi2_lcd_print_format_float_P(12 * 6,  8 * 10, l_gns_speed_kmPh + 0.05f, PM_FORMAT_5F1);
			task_twi2_lcd_print_format_P(      18 * 6,  8 * 10, PM_FORMAT_KMPH);
		}
	}
}
   12d88:	25 c0       	rjmp	.+74     	; 0x12dd4 <task_twi2_lcd__sim1+0x4a6>
			task_twi2_lcd_print_format_c(      16 * 6,  7 * 10, 'm');
		}

		/* Speed */
		if ((s_gns_speed != l_gns_speed_kmPh) && (0.f <= l_gns_speed_kmPh) && (l_gns_speed_kmPh < 1000.f)) {
			s_gns_speed  = l_gns_speed_kmPh;
   12d8a:	8e 85       	ldd	r24, Y+14	; 0x0e
   12d8c:	9f 85       	ldd	r25, Y+15	; 0x0f
   12d8e:	a8 89       	ldd	r26, Y+16	; 0x10
   12d90:	b9 89       	ldd	r27, Y+17	; 0x11
   12d92:	80 93 89 22 	sts	0x2289, r24	; 0x802289 <s_gns_speed.8500>
   12d96:	90 93 8a 22 	sts	0x228A, r25	; 0x80228a <s_gns_speed.8500+0x1>
   12d9a:	a0 93 8b 22 	sts	0x228B, r26	; 0x80228b <s_gns_speed.8500+0x2>
   12d9e:	b0 93 8c 22 	sts	0x228C, r27	; 0x80228c <s_gns_speed.8500+0x3>
			task_twi2_lcd_print_format_float_P(12 * 6,  8 * 10, l_gns_speed_kmPh + 0.05f, PM_FORMAT_5F1);
   12da2:	2d ec       	ldi	r18, 0xCD	; 205
   12da4:	3c ec       	ldi	r19, 0xCC	; 204
   12da6:	4c e4       	ldi	r20, 0x4C	; 76
   12da8:	5d e3       	ldi	r21, 0x3D	; 61
   12daa:	6e 85       	ldd	r22, Y+14	; 0x0e
   12dac:	7f 85       	ldd	r23, Y+15	; 0x0f
   12dae:	88 89       	ldd	r24, Y+16	; 0x10
   12db0:	99 89       	ldd	r25, Y+17	; 0x11
   12db2:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   12db6:	dc 01       	movw	r26, r24
   12db8:	cb 01       	movw	r24, r22
   12dba:	0d e9       	ldi	r16, 0x9D	; 157
   12dbc:	18 e3       	ldi	r17, 0x38	; 56
   12dbe:	9c 01       	movw	r18, r24
   12dc0:	ad 01       	movw	r20, r26
   12dc2:	60 e5       	ldi	r22, 0x50	; 80
   12dc4:	88 e4       	ldi	r24, 0x48	; 72
   12dc6:	bf d9       	rcall	.-3202   	; 0x12146 <task_twi2_lcd_print_format_float_P>
			task_twi2_lcd_print_format_P(      18 * 6,  8 * 10, PM_FORMAT_KMPH);
   12dc8:	4d eb       	ldi	r20, 0xBD	; 189
   12dca:	58 e3       	ldi	r21, 0x38	; 56
   12dcc:	60 e5       	ldi	r22, 0x50	; 80
   12dce:	8c e6       	ldi	r24, 0x6C	; 108
   12dd0:	0e 94 3c 8e 	call	0x11c78	; 0x11c78 <task_twi2_lcd_print_format_P>
		}
	}
}
   12dd4:	00 00       	nop
   12dd6:	a4 96       	adiw	r28, 0x24	; 36
   12dd8:	cd bf       	out	0x3d, r28	; 61
   12dda:	de bf       	out	0x3e, r29	; 62
   12ddc:	df 91       	pop	r29
   12dde:	cf 91       	pop	r28
   12de0:	1f 91       	pop	r17
   12de2:	0f 91       	pop	r16
   12de4:	08 95       	ret

00012de6 <task_twi2_lcd__hygro>:

void task_twi2_lcd__hygro(uint8_t col_left)
{
   12de6:	0f 93       	push	r16
   12de8:	1f 93       	push	r17
   12dea:	cf 93       	push	r28
   12dec:	df 93       	push	r29
   12dee:	00 d0       	rcall	.+0      	; 0x12df0 <task_twi2_lcd__hygro+0xa>
   12df0:	1f 92       	push	r1
   12df2:	cd b7       	in	r28, 0x3d	; 61
   12df4:	de b7       	in	r29, 0x3e	; 62
   12df6:	8c 83       	std	Y+4, r24	; 0x04
	static int16_t s_twi1_hygro_DP_100 = 0;

	if (twi2_waitUntilReady(false)) {
   12df8:	80 e0       	ldi	r24, 0x00	; 0
   12dfa:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   12dfe:	88 23       	and	r24, r24
   12e00:	c1 f1       	breq	.+112    	; 0x12e72 <task_twi2_lcd__hygro+0x8c>
		int16_t l_twi1_hygro_DP_100;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   12e02:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
   12e06:	89 83       	std	Y+1, r24	; 0x01
			l_twi1_hygro_DP_100				= g_twi1_hygro_DP_100;
   12e08:	80 91 9a 28 	lds	r24, 0x289A	; 0x80289a <g_twi1_hygro_DP_100>
   12e0c:	90 91 9b 28 	lds	r25, 0x289B	; 0x80289b <g_twi1_hygro_DP_100+0x1>
   12e10:	8a 83       	std	Y+2, r24	; 0x02
   12e12:	9b 83       	std	Y+3, r25	; 0x03
			cpu_irq_restore(flags);
   12e14:	89 81       	ldd	r24, Y+1	; 0x01
   12e16:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
		}

		/* Dew Point temperature */
		if (s_twi1_hygro_DP_100 != l_twi1_hygro_DP_100) {
   12e1a:	20 91 8d 22 	lds	r18, 0x228D	; 0x80228d <s_twi1_hygro_DP_100.8515>
   12e1e:	30 91 8e 22 	lds	r19, 0x228E	; 0x80228e <s_twi1_hygro_DP_100.8515+0x1>
   12e22:	8a 81       	ldd	r24, Y+2	; 0x02
   12e24:	9b 81       	ldd	r25, Y+3	; 0x03
   12e26:	28 17       	cp	r18, r24
   12e28:	39 07       	cpc	r19, r25
   12e2a:	19 f1       	breq	.+70     	; 0x12e72 <task_twi2_lcd__hygro+0x8c>
			s_twi1_hygro_DP_100 = l_twi1_hygro_DP_100;
   12e2c:	8a 81       	ldd	r24, Y+2	; 0x02
   12e2e:	9b 81       	ldd	r25, Y+3	; 0x03
   12e30:	80 93 8d 22 	sts	0x228D, r24	; 0x80228d <s_twi1_hygro_DP_100.8515>
   12e34:	90 93 8e 22 	sts	0x228E, r25	; 0x80228e <s_twi1_hygro_DP_100.8515+0x1>
			task_twi2_lcd_print_format_float_P(col_left, 11 * 10, l_twi1_hygro_DP_100 / 100.f, PM_FORMAT_05F2);
   12e38:	8a 81       	ldd	r24, Y+2	; 0x02
   12e3a:	9b 81       	ldd	r25, Y+3	; 0x03
   12e3c:	09 2e       	mov	r0, r25
   12e3e:	00 0c       	add	r0, r0
   12e40:	aa 0b       	sbc	r26, r26
   12e42:	bb 0b       	sbc	r27, r27
   12e44:	bc 01       	movw	r22, r24
   12e46:	cd 01       	movw	r24, r26
   12e48:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   12e4c:	dc 01       	movw	r26, r24
   12e4e:	cb 01       	movw	r24, r22
   12e50:	20 e0       	ldi	r18, 0x00	; 0
   12e52:	30 e0       	ldi	r19, 0x00	; 0
   12e54:	48 ec       	ldi	r20, 0xC8	; 200
   12e56:	52 e4       	ldi	r21, 0x42	; 66
   12e58:	bc 01       	movw	r22, r24
   12e5a:	cd 01       	movw	r24, r26
   12e5c:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   12e60:	dc 01       	movw	r26, r24
   12e62:	cb 01       	movw	r24, r22
   12e64:	0f ea       	ldi	r16, 0xAF	; 175
   12e66:	18 e3       	ldi	r17, 0x38	; 56
   12e68:	9c 01       	movw	r18, r24
   12e6a:	ad 01       	movw	r20, r26
   12e6c:	6e e6       	ldi	r22, 0x6E	; 110
   12e6e:	8c 81       	ldd	r24, Y+4	; 0x04
   12e70:	6a d9       	rcall	.-3372   	; 0x12146 <task_twi2_lcd_print_format_float_P>
		}
	}
}
   12e72:	00 00       	nop
   12e74:	24 96       	adiw	r28, 0x04	; 4
   12e76:	cd bf       	out	0x3d, r28	; 61
   12e78:	de bf       	out	0x3e, r29	; 62
   12e7a:	df 91       	pop	r29
   12e7c:	cf 91       	pop	r28
   12e7e:	1f 91       	pop	r17
   12e80:	0f 91       	pop	r16
   12e82:	08 95       	ret

00012e84 <task_twi2_lcd__gyro_gfxmag>:

void task_twi2_lcd__gyro_gfxmag(void)
{
   12e84:	cf 92       	push	r12
   12e86:	df 92       	push	r13
   12e88:	ef 92       	push	r14
   12e8a:	ff 92       	push	r15
   12e8c:	0f 93       	push	r16
   12e8e:	1f 93       	push	r17
   12e90:	cf 93       	push	r28
   12e92:	df 93       	push	r29
   12e94:	cd b7       	in	r28, 0x3d	; 61
   12e96:	de b7       	in	r29, 0x3e	; 62
   12e98:	a7 97       	sbiw	r28, 0x27	; 39
   12e9a:	cd bf       	out	0x3d, r28	; 61
   12e9c:	de bf       	out	0x3e, r29	; 62
	const uint8_t plot_intensity_center_x = 115;
   12e9e:	83 e7       	ldi	r24, 0x73	; 115
   12ea0:	8d 83       	std	Y+5, r24	; 0x05
	const uint8_t plot_intensity_center_y =  64;
   12ea2:	80 e4       	ldi	r24, 0x40	; 64
   12ea4:	8e 83       	std	Y+6, r24	; 0x06
	const uint8_t plot_mag_center_x = 150;
   12ea6:	86 e9       	ldi	r24, 0x96	; 150
   12ea8:	8f 83       	std	Y+7, r24	; 0x07
	const uint8_t plot_mag_center_y =  40;
   12eaa:	88 e2       	ldi	r24, 0x28	; 40
   12eac:	88 87       	std	Y+8, r24	; 0x08
	static int8_t s_p2x = 0;
	static int8_t s_p2y = 0;
	static int8_t s_p3x = 0;
	static int8_t s_p3y = 0;

	if (twi2_waitUntilReady(false)) {
   12eae:	80 e0       	ldi	r24, 0x00	; 0
   12eb0:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   12eb4:	88 23       	and	r24, r24
   12eb6:	09 f4       	brne	.+2      	; 0x12eba <task_twi2_lcd__gyro_gfxmag+0x36>
   12eb8:	f7 c2       	rjmp	.+1518   	; 0x134a8 <task_twi2_lcd__gyro_gfxmag+0x624>
		int32_t l_twi1_gyro_2_mag_y_nT;
		int32_t l_twi1_gyro_2_mag_z_nT;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   12eba:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
   12ebe:	89 87       	std	Y+9, r24	; 0x09
			l_twi1_gyro_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
   12ec0:	80 91 61 28 	lds	r24, 0x2861	; 0x802861 <g_twi1_gyro_2_mag_x_nT>
   12ec4:	90 91 62 28 	lds	r25, 0x2862	; 0x802862 <g_twi1_gyro_2_mag_x_nT+0x1>
   12ec8:	a0 91 63 28 	lds	r26, 0x2863	; 0x802863 <g_twi1_gyro_2_mag_x_nT+0x2>
   12ecc:	b0 91 64 28 	lds	r27, 0x2864	; 0x802864 <g_twi1_gyro_2_mag_x_nT+0x3>
   12ed0:	8a 87       	std	Y+10, r24	; 0x0a
   12ed2:	9b 87       	std	Y+11, r25	; 0x0b
   12ed4:	ac 87       	std	Y+12, r26	; 0x0c
   12ed6:	bd 87       	std	Y+13, r27	; 0x0d
			l_twi1_gyro_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
   12ed8:	80 91 65 28 	lds	r24, 0x2865	; 0x802865 <g_twi1_gyro_2_mag_y_nT>
   12edc:	90 91 66 28 	lds	r25, 0x2866	; 0x802866 <g_twi1_gyro_2_mag_y_nT+0x1>
   12ee0:	a0 91 67 28 	lds	r26, 0x2867	; 0x802867 <g_twi1_gyro_2_mag_y_nT+0x2>
   12ee4:	b0 91 68 28 	lds	r27, 0x2868	; 0x802868 <g_twi1_gyro_2_mag_y_nT+0x3>
   12ee8:	8e 87       	std	Y+14, r24	; 0x0e
   12eea:	9f 87       	std	Y+15, r25	; 0x0f
   12eec:	a8 8b       	std	Y+16, r26	; 0x10
   12eee:	b9 8b       	std	Y+17, r27	; 0x11
			l_twi1_gyro_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
   12ef0:	80 91 69 28 	lds	r24, 0x2869	; 0x802869 <g_twi1_gyro_2_mag_z_nT>
   12ef4:	90 91 6a 28 	lds	r25, 0x286A	; 0x80286a <g_twi1_gyro_2_mag_z_nT+0x1>
   12ef8:	a0 91 6b 28 	lds	r26, 0x286B	; 0x80286b <g_twi1_gyro_2_mag_z_nT+0x2>
   12efc:	b0 91 6c 28 	lds	r27, 0x286C	; 0x80286c <g_twi1_gyro_2_mag_z_nT+0x3>
   12f00:	8a 8b       	std	Y+18, r24	; 0x12
   12f02:	9b 8b       	std	Y+19, r25	; 0x13
   12f04:	ac 8b       	std	Y+20, r26	; 0x14
   12f06:	bd 8b       	std	Y+21, r27	; 0x15
			cpu_irq_restore(flags);
   12f08:	89 85       	ldd	r24, Y+9	; 0x09
   12f0a:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
		}

		if ((s_twi1_gyro_2_mag_x_nT != l_twi1_gyro_2_mag_x_nT) || (s_twi1_gyro_2_mag_y_nT != l_twi1_gyro_2_mag_y_nT) || (s_twi1_gyro_2_mag_z_nT != l_twi1_gyro_2_mag_z_nT)) {
   12f0e:	20 91 8f 22 	lds	r18, 0x228F	; 0x80228f <s_twi1_gyro_2_mag_x_nT.8525>
   12f12:	30 91 90 22 	lds	r19, 0x2290	; 0x802290 <s_twi1_gyro_2_mag_x_nT.8525+0x1>
   12f16:	40 91 91 22 	lds	r20, 0x2291	; 0x802291 <s_twi1_gyro_2_mag_x_nT.8525+0x2>
   12f1a:	50 91 92 22 	lds	r21, 0x2292	; 0x802292 <s_twi1_gyro_2_mag_x_nT.8525+0x3>
   12f1e:	8a 85       	ldd	r24, Y+10	; 0x0a
   12f20:	9b 85       	ldd	r25, Y+11	; 0x0b
   12f22:	ac 85       	ldd	r26, Y+12	; 0x0c
   12f24:	bd 85       	ldd	r27, Y+13	; 0x0d
   12f26:	28 17       	cp	r18, r24
   12f28:	39 07       	cpc	r19, r25
   12f2a:	4a 07       	cpc	r20, r26
   12f2c:	5b 07       	cpc	r21, r27
   12f2e:	19 f5       	brne	.+70     	; 0x12f76 <task_twi2_lcd__gyro_gfxmag+0xf2>
   12f30:	20 91 93 22 	lds	r18, 0x2293	; 0x802293 <s_twi1_gyro_2_mag_y_nT.8526>
   12f34:	30 91 94 22 	lds	r19, 0x2294	; 0x802294 <s_twi1_gyro_2_mag_y_nT.8526+0x1>
   12f38:	40 91 95 22 	lds	r20, 0x2295	; 0x802295 <s_twi1_gyro_2_mag_y_nT.8526+0x2>
   12f3c:	50 91 96 22 	lds	r21, 0x2296	; 0x802296 <s_twi1_gyro_2_mag_y_nT.8526+0x3>
   12f40:	8e 85       	ldd	r24, Y+14	; 0x0e
   12f42:	9f 85       	ldd	r25, Y+15	; 0x0f
   12f44:	a8 89       	ldd	r26, Y+16	; 0x10
   12f46:	b9 89       	ldd	r27, Y+17	; 0x11
   12f48:	28 17       	cp	r18, r24
   12f4a:	39 07       	cpc	r19, r25
   12f4c:	4a 07       	cpc	r20, r26
   12f4e:	5b 07       	cpc	r21, r27
   12f50:	91 f4       	brne	.+36     	; 0x12f76 <task_twi2_lcd__gyro_gfxmag+0xf2>
   12f52:	20 91 97 22 	lds	r18, 0x2297	; 0x802297 <s_twi1_gyro_2_mag_z_nT.8527>
   12f56:	30 91 98 22 	lds	r19, 0x2298	; 0x802298 <s_twi1_gyro_2_mag_z_nT.8527+0x1>
   12f5a:	40 91 99 22 	lds	r20, 0x2299	; 0x802299 <s_twi1_gyro_2_mag_z_nT.8527+0x2>
   12f5e:	50 91 9a 22 	lds	r21, 0x229A	; 0x80229a <s_twi1_gyro_2_mag_z_nT.8527+0x3>
   12f62:	8a 89       	ldd	r24, Y+18	; 0x12
   12f64:	9b 89       	ldd	r25, Y+19	; 0x13
   12f66:	ac 89       	ldd	r26, Y+20	; 0x14
   12f68:	bd 89       	ldd	r27, Y+21	; 0x15
   12f6a:	28 17       	cp	r18, r24
   12f6c:	39 07       	cpc	r19, r25
   12f6e:	4a 07       	cpc	r20, r26
   12f70:	5b 07       	cpc	r21, r27
   12f72:	09 f4       	brne	.+2      	; 0x12f76 <task_twi2_lcd__gyro_gfxmag+0xf2>
   12f74:	99 c2       	rjmp	.+1330   	; 0x134a8 <task_twi2_lcd__gyro_gfxmag+0x624>
			s_twi1_gyro_2_mag_x_nT = l_twi1_gyro_2_mag_x_nT;
   12f76:	8a 85       	ldd	r24, Y+10	; 0x0a
   12f78:	9b 85       	ldd	r25, Y+11	; 0x0b
   12f7a:	ac 85       	ldd	r26, Y+12	; 0x0c
   12f7c:	bd 85       	ldd	r27, Y+13	; 0x0d
   12f7e:	80 93 8f 22 	sts	0x228F, r24	; 0x80228f <s_twi1_gyro_2_mag_x_nT.8525>
   12f82:	90 93 90 22 	sts	0x2290, r25	; 0x802290 <s_twi1_gyro_2_mag_x_nT.8525+0x1>
   12f86:	a0 93 91 22 	sts	0x2291, r26	; 0x802291 <s_twi1_gyro_2_mag_x_nT.8525+0x2>
   12f8a:	b0 93 92 22 	sts	0x2292, r27	; 0x802292 <s_twi1_gyro_2_mag_x_nT.8525+0x3>
			s_twi1_gyro_2_mag_y_nT = l_twi1_gyro_2_mag_y_nT;
   12f8e:	8e 85       	ldd	r24, Y+14	; 0x0e
   12f90:	9f 85       	ldd	r25, Y+15	; 0x0f
   12f92:	a8 89       	ldd	r26, Y+16	; 0x10
   12f94:	b9 89       	ldd	r27, Y+17	; 0x11
   12f96:	80 93 93 22 	sts	0x2293, r24	; 0x802293 <s_twi1_gyro_2_mag_y_nT.8526>
   12f9a:	90 93 94 22 	sts	0x2294, r25	; 0x802294 <s_twi1_gyro_2_mag_y_nT.8526+0x1>
   12f9e:	a0 93 95 22 	sts	0x2295, r26	; 0x802295 <s_twi1_gyro_2_mag_y_nT.8526+0x2>
   12fa2:	b0 93 96 22 	sts	0x2296, r27	; 0x802296 <s_twi1_gyro_2_mag_y_nT.8526+0x3>
			s_twi1_gyro_2_mag_z_nT = l_twi1_gyro_2_mag_z_nT;
   12fa6:	8a 89       	ldd	r24, Y+18	; 0x12
   12fa8:	9b 89       	ldd	r25, Y+19	; 0x13
   12faa:	ac 89       	ldd	r26, Y+20	; 0x14
   12fac:	bd 89       	ldd	r27, Y+21	; 0x15
   12fae:	80 93 97 22 	sts	0x2297, r24	; 0x802297 <s_twi1_gyro_2_mag_z_nT.8527>
   12fb2:	90 93 98 22 	sts	0x2298, r25	; 0x802298 <s_twi1_gyro_2_mag_z_nT.8527+0x1>
   12fb6:	a0 93 99 22 	sts	0x2299, r26	; 0x802299 <s_twi1_gyro_2_mag_z_nT.8527+0x2>
   12fba:	b0 93 9a 22 	sts	0x229A, r27	; 0x80229a <s_twi1_gyro_2_mag_z_nT.8527+0x3>

			/* Removing old lines first */
			task_twi2_lcd_rect(plot_intensity_center_x - 1,	plot_intensity_center_y - s_length / 3000.f, 3, s_length / 3000.f, true, 0);
   12fbe:	80 91 9b 22 	lds	r24, 0x229B	; 0x80229b <s_length.8528>
   12fc2:	90 91 9c 22 	lds	r25, 0x229C	; 0x80229c <s_length.8528+0x1>
   12fc6:	a0 91 9d 22 	lds	r26, 0x229D	; 0x80229d <s_length.8528+0x2>
   12fca:	b0 91 9e 22 	lds	r27, 0x229E	; 0x80229e <s_length.8528+0x3>
   12fce:	20 e0       	ldi	r18, 0x00	; 0
   12fd0:	30 e8       	ldi	r19, 0x80	; 128
   12fd2:	4b e3       	ldi	r20, 0x3B	; 59
   12fd4:	55 e4       	ldi	r21, 0x45	; 69
   12fd6:	bc 01       	movw	r22, r24
   12fd8:	cd 01       	movw	r24, r26
   12fda:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   12fde:	dc 01       	movw	r26, r24
   12fe0:	cb 01       	movw	r24, r22
   12fe2:	bc 01       	movw	r22, r24
   12fe4:	cd 01       	movw	r24, r26
   12fe6:	0f 94 b3 26 	call	0x24d66	; 0x24d66 <__fixunssfsi>
   12fea:	dc 01       	movw	r26, r24
   12fec:	cb 01       	movw	r24, r22
   12fee:	18 2f       	mov	r17, r24
   12ff0:	8e 81       	ldd	r24, Y+6	; 0x06
   12ff2:	88 2f       	mov	r24, r24
   12ff4:	90 e0       	ldi	r25, 0x00	; 0
   12ff6:	09 2e       	mov	r0, r25
   12ff8:	00 0c       	add	r0, r0
   12ffa:	aa 0b       	sbc	r26, r26
   12ffc:	bb 0b       	sbc	r27, r27
   12ffe:	bc 01       	movw	r22, r24
   13000:	cd 01       	movw	r24, r26
   13002:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   13006:	6b 01       	movw	r12, r22
   13008:	7c 01       	movw	r14, r24
   1300a:	80 91 9b 22 	lds	r24, 0x229B	; 0x80229b <s_length.8528>
   1300e:	90 91 9c 22 	lds	r25, 0x229C	; 0x80229c <s_length.8528+0x1>
   13012:	a0 91 9d 22 	lds	r26, 0x229D	; 0x80229d <s_length.8528+0x2>
   13016:	b0 91 9e 22 	lds	r27, 0x229E	; 0x80229e <s_length.8528+0x3>
   1301a:	20 e0       	ldi	r18, 0x00	; 0
   1301c:	30 e8       	ldi	r19, 0x80	; 128
   1301e:	4b e3       	ldi	r20, 0x3B	; 59
   13020:	55 e4       	ldi	r21, 0x45	; 69
   13022:	bc 01       	movw	r22, r24
   13024:	cd 01       	movw	r24, r26
   13026:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   1302a:	dc 01       	movw	r26, r24
   1302c:	cb 01       	movw	r24, r22
   1302e:	9c 01       	movw	r18, r24
   13030:	ad 01       	movw	r20, r26
   13032:	c7 01       	movw	r24, r14
   13034:	b6 01       	movw	r22, r12
   13036:	0f 94 a0 25 	call	0x24b40	; 0x24b40 <__subsf3>
   1303a:	dc 01       	movw	r26, r24
   1303c:	cb 01       	movw	r24, r22
   1303e:	bc 01       	movw	r22, r24
   13040:	cd 01       	movw	r24, r26
   13042:	0f 94 b3 26 	call	0x24d66	; 0x24d66 <__fixunssfsi>
   13046:	dc 01       	movw	r26, r24
   13048:	cb 01       	movw	r24, r22
   1304a:	98 2f       	mov	r25, r24
   1304c:	8d 81       	ldd	r24, Y+5	; 0x05
   1304e:	81 50       	subi	r24, 0x01	; 1
   13050:	e1 2c       	mov	r14, r1
   13052:	01 e0       	ldi	r16, 0x01	; 1
   13054:	21 2f       	mov	r18, r17
   13056:	43 e0       	ldi	r20, 0x03	; 3
   13058:	69 2f       	mov	r22, r25
   1305a:	0e 94 a4 8a 	call	0x11548	; 0x11548 <task_twi2_lcd_rect>
			task_twi2_lcd_line(plot_mag_center_x,			plot_mag_center_y,			plot_mag_center_x + s_p1x, plot_mag_center_y + s_p1y, 0);
   1305e:	80 91 9f 22 	lds	r24, 0x229F	; 0x80229f <s_p1y.8530>
   13062:	98 2f       	mov	r25, r24
   13064:	88 85       	ldd	r24, Y+8	; 0x08
   13066:	98 0f       	add	r25, r24
   13068:	80 91 a0 22 	lds	r24, 0x22A0	; 0x8022a0 <s_p1x.8529>
   1306c:	28 2f       	mov	r18, r24
   1306e:	8f 81       	ldd	r24, Y+7	; 0x07
   13070:	82 0f       	add	r24, r18
   13072:	00 e0       	ldi	r16, 0x00	; 0
   13074:	29 2f       	mov	r18, r25
   13076:	48 2f       	mov	r20, r24
   13078:	68 85       	ldd	r22, Y+8	; 0x08
   1307a:	8f 81       	ldd	r24, Y+7	; 0x07
   1307c:	0e 94 e2 89 	call	0x113c4	; 0x113c4 <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_mag_center_x + s_p1x,	plot_mag_center_y + s_p1y,	plot_mag_center_x + s_p2x, plot_mag_center_y + s_p2y, 0);
   13080:	80 91 a1 22 	lds	r24, 0x22A1	; 0x8022a1 <s_p2y.8532>
   13084:	98 2f       	mov	r25, r24
   13086:	88 85       	ldd	r24, Y+8	; 0x08
   13088:	29 2f       	mov	r18, r25
   1308a:	28 0f       	add	r18, r24
   1308c:	80 91 a2 22 	lds	r24, 0x22A2	; 0x8022a2 <s_p2x.8531>
   13090:	98 2f       	mov	r25, r24
   13092:	8f 81       	ldd	r24, Y+7	; 0x07
   13094:	39 2f       	mov	r19, r25
   13096:	38 0f       	add	r19, r24
   13098:	80 91 9f 22 	lds	r24, 0x229F	; 0x80229f <s_p1y.8530>
   1309c:	98 2f       	mov	r25, r24
   1309e:	88 85       	ldd	r24, Y+8	; 0x08
   130a0:	98 0f       	add	r25, r24
   130a2:	80 91 a0 22 	lds	r24, 0x22A0	; 0x8022a0 <s_p1x.8529>
   130a6:	48 2f       	mov	r20, r24
   130a8:	8f 81       	ldd	r24, Y+7	; 0x07
   130aa:	84 0f       	add	r24, r20
   130ac:	00 e0       	ldi	r16, 0x00	; 0
   130ae:	43 2f       	mov	r20, r19
   130b0:	69 2f       	mov	r22, r25
   130b2:	0e 94 e2 89 	call	0x113c4	; 0x113c4 <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_mag_center_x + s_p2x,	plot_mag_center_y + s_p2y,	plot_mag_center_x + s_p3x, plot_mag_center_y + s_p3y, 0);
   130b6:	80 91 a3 22 	lds	r24, 0x22A3	; 0x8022a3 <s_p3y.8534>
   130ba:	98 2f       	mov	r25, r24
   130bc:	88 85       	ldd	r24, Y+8	; 0x08
   130be:	29 2f       	mov	r18, r25
   130c0:	28 0f       	add	r18, r24
   130c2:	80 91 a4 22 	lds	r24, 0x22A4	; 0x8022a4 <s_p3x.8533>
   130c6:	98 2f       	mov	r25, r24
   130c8:	8f 81       	ldd	r24, Y+7	; 0x07
   130ca:	39 2f       	mov	r19, r25
   130cc:	38 0f       	add	r19, r24
   130ce:	80 91 a1 22 	lds	r24, 0x22A1	; 0x8022a1 <s_p2y.8532>
   130d2:	98 2f       	mov	r25, r24
   130d4:	88 85       	ldd	r24, Y+8	; 0x08
   130d6:	98 0f       	add	r25, r24
   130d8:	80 91 a2 22 	lds	r24, 0x22A2	; 0x8022a2 <s_p2x.8531>
   130dc:	48 2f       	mov	r20, r24
   130de:	8f 81       	ldd	r24, Y+7	; 0x07
   130e0:	84 0f       	add	r24, r20
   130e2:	00 e0       	ldi	r16, 0x00	; 0
   130e4:	43 2f       	mov	r20, r19
   130e6:	69 2f       	mov	r22, r25
   130e8:	0e 94 e2 89 	call	0x113c4	; 0x113c4 <task_twi2_lcd_line>

			/* Draw center point */
			task_twi2_lcd_circ(plot_mag_center_x, plot_mag_center_y, 1, true, 1);
   130ec:	01 e0       	ldi	r16, 0x01	; 1
   130ee:	21 e0       	ldi	r18, 0x01	; 1
   130f0:	41 e0       	ldi	r20, 0x01	; 1
   130f2:	68 85       	ldd	r22, Y+8	; 0x08
   130f4:	8f 81       	ldd	r24, Y+7	; 0x07
   130f6:	0e 94 6b 8b 	call	0x116d6	; 0x116d6 <task_twi2_lcd_circ>

			/* Draw new lines */
			{
				float l_length = pow(pow(l_twi1_gyro_2_mag_x_nT, 2.0) + pow(l_twi1_gyro_2_mag_y_nT, 2.0) + pow(l_twi1_gyro_2_mag_z_nT, 2.0), 0.5);
   130fa:	6a 85       	ldd	r22, Y+10	; 0x0a
   130fc:	7b 85       	ldd	r23, Y+11	; 0x0b
   130fe:	8c 85       	ldd	r24, Y+12	; 0x0c
   13100:	9d 85       	ldd	r25, Y+13	; 0x0d
   13102:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   13106:	dc 01       	movw	r26, r24
   13108:	cb 01       	movw	r24, r22
   1310a:	20 e0       	ldi	r18, 0x00	; 0
   1310c:	30 e0       	ldi	r19, 0x00	; 0
   1310e:	40 e0       	ldi	r20, 0x00	; 0
   13110:	50 e4       	ldi	r21, 0x40	; 64
   13112:	bc 01       	movw	r22, r24
   13114:	cd 01       	movw	r24, r26
   13116:	0f 94 c4 28 	call	0x25188	; 0x25188 <pow>
   1311a:	6b 01       	movw	r12, r22
   1311c:	7c 01       	movw	r14, r24
   1311e:	6e 85       	ldd	r22, Y+14	; 0x0e
   13120:	7f 85       	ldd	r23, Y+15	; 0x0f
   13122:	88 89       	ldd	r24, Y+16	; 0x10
   13124:	99 89       	ldd	r25, Y+17	; 0x11
   13126:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   1312a:	dc 01       	movw	r26, r24
   1312c:	cb 01       	movw	r24, r22
   1312e:	20 e0       	ldi	r18, 0x00	; 0
   13130:	30 e0       	ldi	r19, 0x00	; 0
   13132:	40 e0       	ldi	r20, 0x00	; 0
   13134:	50 e4       	ldi	r21, 0x40	; 64
   13136:	bc 01       	movw	r22, r24
   13138:	cd 01       	movw	r24, r26
   1313a:	0f 94 c4 28 	call	0x25188	; 0x25188 <pow>
   1313e:	dc 01       	movw	r26, r24
   13140:	cb 01       	movw	r24, r22
   13142:	9c 01       	movw	r18, r24
   13144:	ad 01       	movw	r20, r26
   13146:	c7 01       	movw	r24, r14
   13148:	b6 01       	movw	r22, r12
   1314a:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   1314e:	dc 01       	movw	r26, r24
   13150:	cb 01       	movw	r24, r22
   13152:	6c 01       	movw	r12, r24
   13154:	7d 01       	movw	r14, r26
   13156:	6a 89       	ldd	r22, Y+18	; 0x12
   13158:	7b 89       	ldd	r23, Y+19	; 0x13
   1315a:	8c 89       	ldd	r24, Y+20	; 0x14
   1315c:	9d 89       	ldd	r25, Y+21	; 0x15
   1315e:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   13162:	dc 01       	movw	r26, r24
   13164:	cb 01       	movw	r24, r22
   13166:	20 e0       	ldi	r18, 0x00	; 0
   13168:	30 e0       	ldi	r19, 0x00	; 0
   1316a:	40 e0       	ldi	r20, 0x00	; 0
   1316c:	50 e4       	ldi	r21, 0x40	; 64
   1316e:	bc 01       	movw	r22, r24
   13170:	cd 01       	movw	r24, r26
   13172:	0f 94 c4 28 	call	0x25188	; 0x25188 <pow>
   13176:	dc 01       	movw	r26, r24
   13178:	cb 01       	movw	r24, r22
   1317a:	9c 01       	movw	r18, r24
   1317c:	ad 01       	movw	r20, r26
   1317e:	c7 01       	movw	r24, r14
   13180:	b6 01       	movw	r22, r12
   13182:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   13186:	dc 01       	movw	r26, r24
   13188:	cb 01       	movw	r24, r22
   1318a:	20 e0       	ldi	r18, 0x00	; 0
   1318c:	30 e0       	ldi	r19, 0x00	; 0
   1318e:	40 e0       	ldi	r20, 0x00	; 0
   13190:	5f e3       	ldi	r21, 0x3F	; 63
   13192:	bc 01       	movw	r22, r24
   13194:	cd 01       	movw	r24, r26
   13196:	0f 94 c4 28 	call	0x25188	; 0x25188 <pow>
   1319a:	dc 01       	movw	r26, r24
   1319c:	cb 01       	movw	r24, r22
   1319e:	89 83       	std	Y+1, r24	; 0x01
   131a0:	9a 83       	std	Y+2, r25	; 0x02
   131a2:	ab 83       	std	Y+3, r26	; 0x03
   131a4:	bc 83       	std	Y+4, r27	; 0x04
				if (!l_length) {
   131a6:	20 e0       	ldi	r18, 0x00	; 0
   131a8:	30 e0       	ldi	r19, 0x00	; 0
   131aa:	a9 01       	movw	r20, r18
   131ac:	69 81       	ldd	r22, Y+1	; 0x01
   131ae:	7a 81       	ldd	r23, Y+2	; 0x02
   131b0:	8b 81       	ldd	r24, Y+3	; 0x03
   131b2:	9c 81       	ldd	r25, Y+4	; 0x04
   131b4:	0f 94 05 26 	call	0x24c0a	; 0x24c0a <__cmpsf2>
   131b8:	88 23       	and	r24, r24
   131ba:	41 f4       	brne	.+16     	; 0x131cc <task_twi2_lcd__gyro_gfxmag+0x348>
					l_length = 1.f;
   131bc:	80 e0       	ldi	r24, 0x00	; 0
   131be:	90 e0       	ldi	r25, 0x00	; 0
   131c0:	a0 e8       	ldi	r26, 0x80	; 128
   131c2:	bf e3       	ldi	r27, 0x3F	; 63
   131c4:	89 83       	std	Y+1, r24	; 0x01
   131c6:	9a 83       	std	Y+2, r25	; 0x02
   131c8:	ab 83       	std	Y+3, r26	; 0x03
   131ca:	bc 83       	std	Y+4, r27	; 0x04
				}

				float l_twi1_gyro_2_mag_x_norm = l_twi1_gyro_2_mag_x_nT / l_length;
   131cc:	6a 85       	ldd	r22, Y+10	; 0x0a
   131ce:	7b 85       	ldd	r23, Y+11	; 0x0b
   131d0:	8c 85       	ldd	r24, Y+12	; 0x0c
   131d2:	9d 85       	ldd	r25, Y+13	; 0x0d
   131d4:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   131d8:	dc 01       	movw	r26, r24
   131da:	cb 01       	movw	r24, r22
   131dc:	29 81       	ldd	r18, Y+1	; 0x01
   131de:	3a 81       	ldd	r19, Y+2	; 0x02
   131e0:	4b 81       	ldd	r20, Y+3	; 0x03
   131e2:	5c 81       	ldd	r21, Y+4	; 0x04
   131e4:	bc 01       	movw	r22, r24
   131e6:	cd 01       	movw	r24, r26
   131e8:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   131ec:	dc 01       	movw	r26, r24
   131ee:	cb 01       	movw	r24, r22
   131f0:	8e 8b       	std	Y+22, r24	; 0x16
   131f2:	9f 8b       	std	Y+23, r25	; 0x17
   131f4:	a8 8f       	std	Y+24, r26	; 0x18
   131f6:	b9 8f       	std	Y+25, r27	; 0x19
				float l_twi1_gyro_2_mag_y_norm = l_twi1_gyro_2_mag_y_nT / l_length;
   131f8:	6e 85       	ldd	r22, Y+14	; 0x0e
   131fa:	7f 85       	ldd	r23, Y+15	; 0x0f
   131fc:	88 89       	ldd	r24, Y+16	; 0x10
   131fe:	99 89       	ldd	r25, Y+17	; 0x11
   13200:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   13204:	dc 01       	movw	r26, r24
   13206:	cb 01       	movw	r24, r22
   13208:	29 81       	ldd	r18, Y+1	; 0x01
   1320a:	3a 81       	ldd	r19, Y+2	; 0x02
   1320c:	4b 81       	ldd	r20, Y+3	; 0x03
   1320e:	5c 81       	ldd	r21, Y+4	; 0x04
   13210:	bc 01       	movw	r22, r24
   13212:	cd 01       	movw	r24, r26
   13214:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   13218:	dc 01       	movw	r26, r24
   1321a:	cb 01       	movw	r24, r22
   1321c:	8a 8f       	std	Y+26, r24	; 0x1a
   1321e:	9b 8f       	std	Y+27, r25	; 0x1b
   13220:	ac 8f       	std	Y+28, r26	; 0x1c
   13222:	bd 8f       	std	Y+29, r27	; 0x1d
				float l_twi1_gyro_2_mag_z_norm = l_twi1_gyro_2_mag_z_nT / l_length;
   13224:	6a 89       	ldd	r22, Y+18	; 0x12
   13226:	7b 89       	ldd	r23, Y+19	; 0x13
   13228:	8c 89       	ldd	r24, Y+20	; 0x14
   1322a:	9d 89       	ldd	r25, Y+21	; 0x15
   1322c:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   13230:	dc 01       	movw	r26, r24
   13232:	cb 01       	movw	r24, r22
   13234:	29 81       	ldd	r18, Y+1	; 0x01
   13236:	3a 81       	ldd	r19, Y+2	; 0x02
   13238:	4b 81       	ldd	r20, Y+3	; 0x03
   1323a:	5c 81       	ldd	r21, Y+4	; 0x04
   1323c:	bc 01       	movw	r22, r24
   1323e:	cd 01       	movw	r24, r26
   13240:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   13244:	dc 01       	movw	r26, r24
   13246:	cb 01       	movw	r24, r22
   13248:	8e 8f       	std	Y+30, r24	; 0x1e
   1324a:	9f 8f       	std	Y+31, r25	; 0x1f
   1324c:	a8 a3       	std	Y+32, r26	; 0x20
   1324e:	b9 a3       	std	Y+33, r27	; 0x21
				uint8_t p1x =       (l_twi1_gyro_2_mag_x_norm * 12.5);
   13250:	20 e0       	ldi	r18, 0x00	; 0
   13252:	30 e0       	ldi	r19, 0x00	; 0
   13254:	48 e4       	ldi	r20, 0x48	; 72
   13256:	51 e4       	ldi	r21, 0x41	; 65
   13258:	6e 89       	ldd	r22, Y+22	; 0x16
   1325a:	7f 89       	ldd	r23, Y+23	; 0x17
   1325c:	88 8d       	ldd	r24, Y+24	; 0x18
   1325e:	99 8d       	ldd	r25, Y+25	; 0x19
   13260:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   13264:	dc 01       	movw	r26, r24
   13266:	cb 01       	movw	r24, r22
   13268:	bc 01       	movw	r22, r24
   1326a:	cd 01       	movw	r24, r26
   1326c:	0f 94 b3 26 	call	0x24d66	; 0x24d66 <__fixunssfsi>
   13270:	dc 01       	movw	r26, r24
   13272:	cb 01       	movw	r24, r22
   13274:	8a a3       	std	Y+34, r24	; 0x22
				uint8_t p1y =      -(l_twi1_gyro_2_mag_x_norm * 12.5);
   13276:	20 e0       	ldi	r18, 0x00	; 0
   13278:	30 e0       	ldi	r19, 0x00	; 0
   1327a:	48 e4       	ldi	r20, 0x48	; 72
   1327c:	51 e4       	ldi	r21, 0x41	; 65
   1327e:	6e 89       	ldd	r22, Y+22	; 0x16
   13280:	7f 89       	ldd	r23, Y+23	; 0x17
   13282:	88 8d       	ldd	r24, Y+24	; 0x18
   13284:	99 8d       	ldd	r25, Y+25	; 0x19
   13286:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1328a:	dc 01       	movw	r26, r24
   1328c:	cb 01       	movw	r24, r22
   1328e:	b0 58       	subi	r27, 0x80	; 128
   13290:	bc 01       	movw	r22, r24
   13292:	cd 01       	movw	r24, r26
   13294:	0f 94 b3 26 	call	0x24d66	; 0x24d66 <__fixunssfsi>
   13298:	dc 01       	movw	r26, r24
   1329a:	cb 01       	movw	r24, r22
   1329c:	8b a3       	std	Y+35, r24	; 0x23
				uint8_t p2x = p1x + (l_twi1_gyro_2_mag_y_norm * 25);
   1329e:	8a a1       	ldd	r24, Y+34	; 0x22
   132a0:	88 2f       	mov	r24, r24
   132a2:	90 e0       	ldi	r25, 0x00	; 0
   132a4:	09 2e       	mov	r0, r25
   132a6:	00 0c       	add	r0, r0
   132a8:	aa 0b       	sbc	r26, r26
   132aa:	bb 0b       	sbc	r27, r27
   132ac:	bc 01       	movw	r22, r24
   132ae:	cd 01       	movw	r24, r26
   132b0:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   132b4:	6b 01       	movw	r12, r22
   132b6:	7c 01       	movw	r14, r24
   132b8:	20 e0       	ldi	r18, 0x00	; 0
   132ba:	30 e0       	ldi	r19, 0x00	; 0
   132bc:	48 ec       	ldi	r20, 0xC8	; 200
   132be:	51 e4       	ldi	r21, 0x41	; 65
   132c0:	6a 8d       	ldd	r22, Y+26	; 0x1a
   132c2:	7b 8d       	ldd	r23, Y+27	; 0x1b
   132c4:	8c 8d       	ldd	r24, Y+28	; 0x1c
   132c6:	9d 8d       	ldd	r25, Y+29	; 0x1d
   132c8:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   132cc:	dc 01       	movw	r26, r24
   132ce:	cb 01       	movw	r24, r22
   132d0:	9c 01       	movw	r18, r24
   132d2:	ad 01       	movw	r20, r26
   132d4:	c7 01       	movw	r24, r14
   132d6:	b6 01       	movw	r22, r12
   132d8:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   132dc:	dc 01       	movw	r26, r24
   132de:	cb 01       	movw	r24, r22
   132e0:	bc 01       	movw	r22, r24
   132e2:	cd 01       	movw	r24, r26
   132e4:	0f 94 b3 26 	call	0x24d66	; 0x24d66 <__fixunssfsi>
   132e8:	dc 01       	movw	r26, r24
   132ea:	cb 01       	movw	r24, r22
   132ec:	8c a3       	std	Y+36, r24	; 0x24
				uint8_t p2y = p1y;
   132ee:	8b a1       	ldd	r24, Y+35	; 0x23
   132f0:	8d a3       	std	Y+37, r24	; 0x25
				uint8_t p3x = p2x;
   132f2:	8c a1       	ldd	r24, Y+36	; 0x24
   132f4:	8e a3       	std	Y+38, r24	; 0x26
				uint8_t p3y = p2y + (l_twi1_gyro_2_mag_z_norm * 25);
   132f6:	8d a1       	ldd	r24, Y+37	; 0x25
   132f8:	88 2f       	mov	r24, r24
   132fa:	90 e0       	ldi	r25, 0x00	; 0
   132fc:	09 2e       	mov	r0, r25
   132fe:	00 0c       	add	r0, r0
   13300:	aa 0b       	sbc	r26, r26
   13302:	bb 0b       	sbc	r27, r27
   13304:	bc 01       	movw	r22, r24
   13306:	cd 01       	movw	r24, r26
   13308:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   1330c:	6b 01       	movw	r12, r22
   1330e:	7c 01       	movw	r14, r24
   13310:	20 e0       	ldi	r18, 0x00	; 0
   13312:	30 e0       	ldi	r19, 0x00	; 0
   13314:	48 ec       	ldi	r20, 0xC8	; 200
   13316:	51 e4       	ldi	r21, 0x41	; 65
   13318:	6e 8d       	ldd	r22, Y+30	; 0x1e
   1331a:	7f 8d       	ldd	r23, Y+31	; 0x1f
   1331c:	88 a1       	ldd	r24, Y+32	; 0x20
   1331e:	99 a1       	ldd	r25, Y+33	; 0x21
   13320:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   13324:	dc 01       	movw	r26, r24
   13326:	cb 01       	movw	r24, r22
   13328:	9c 01       	movw	r18, r24
   1332a:	ad 01       	movw	r20, r26
   1332c:	c7 01       	movw	r24, r14
   1332e:	b6 01       	movw	r22, r12
   13330:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   13334:	dc 01       	movw	r26, r24
   13336:	cb 01       	movw	r24, r22
   13338:	bc 01       	movw	r22, r24
   1333a:	cd 01       	movw	r24, r26
   1333c:	0f 94 b3 26 	call	0x24d66	; 0x24d66 <__fixunssfsi>
   13340:	dc 01       	movw	r26, r24
   13342:	cb 01       	movw	r24, r22
   13344:	8f a3       	std	Y+39, r24	; 0x27

				// Saturation at 100T
				if (l_length > 100000.f) {
   13346:	20 e0       	ldi	r18, 0x00	; 0
   13348:	30 e5       	ldi	r19, 0x50	; 80
   1334a:	43 ec       	ldi	r20, 0xC3	; 195
   1334c:	57 e4       	ldi	r21, 0x47	; 71
   1334e:	69 81       	ldd	r22, Y+1	; 0x01
   13350:	7a 81       	ldd	r23, Y+2	; 0x02
   13352:	8b 81       	ldd	r24, Y+3	; 0x03
   13354:	9c 81       	ldd	r25, Y+4	; 0x04
   13356:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   1335a:	18 16       	cp	r1, r24
   1335c:	44 f4       	brge	.+16     	; 0x1336e <task_twi2_lcd__gyro_gfxmag+0x4ea>
					l_length = 100000.f;
   1335e:	80 e0       	ldi	r24, 0x00	; 0
   13360:	90 e5       	ldi	r25, 0x50	; 80
   13362:	a3 ec       	ldi	r26, 0xC3	; 195
   13364:	b7 e4       	ldi	r27, 0x47	; 71
   13366:	89 83       	std	Y+1, r24	; 0x01
   13368:	9a 83       	std	Y+2, r25	; 0x02
   1336a:	ab 83       	std	Y+3, r26	; 0x03
   1336c:	bc 83       	std	Y+4, r27	; 0x04
				}

				task_twi2_lcd_circ(plot_intensity_center_x,		plot_intensity_center_y,	2, false, 1);
   1336e:	01 e0       	ldi	r16, 0x01	; 1
   13370:	20 e0       	ldi	r18, 0x00	; 0
   13372:	42 e0       	ldi	r20, 0x02	; 2
   13374:	6e 81       	ldd	r22, Y+6	; 0x06
   13376:	8d 81       	ldd	r24, Y+5	; 0x05
   13378:	0e 94 6b 8b 	call	0x116d6	; 0x116d6 <task_twi2_lcd_circ>
				task_twi2_lcd_rect(plot_intensity_center_x - 1,	plot_intensity_center_y - l_length / 3000.f, 3, l_length / 3000.f, true, 1);
   1337c:	20 e0       	ldi	r18, 0x00	; 0
   1337e:	30 e8       	ldi	r19, 0x80	; 128
   13380:	4b e3       	ldi	r20, 0x3B	; 59
   13382:	55 e4       	ldi	r21, 0x45	; 69
   13384:	69 81       	ldd	r22, Y+1	; 0x01
   13386:	7a 81       	ldd	r23, Y+2	; 0x02
   13388:	8b 81       	ldd	r24, Y+3	; 0x03
   1338a:	9c 81       	ldd	r25, Y+4	; 0x04
   1338c:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   13390:	dc 01       	movw	r26, r24
   13392:	cb 01       	movw	r24, r22
   13394:	bc 01       	movw	r22, r24
   13396:	cd 01       	movw	r24, r26
   13398:	0f 94 b3 26 	call	0x24d66	; 0x24d66 <__fixunssfsi>
   1339c:	dc 01       	movw	r26, r24
   1339e:	cb 01       	movw	r24, r22
   133a0:	18 2f       	mov	r17, r24
   133a2:	8e 81       	ldd	r24, Y+6	; 0x06
   133a4:	88 2f       	mov	r24, r24
   133a6:	90 e0       	ldi	r25, 0x00	; 0
   133a8:	09 2e       	mov	r0, r25
   133aa:	00 0c       	add	r0, r0
   133ac:	aa 0b       	sbc	r26, r26
   133ae:	bb 0b       	sbc	r27, r27
   133b0:	bc 01       	movw	r22, r24
   133b2:	cd 01       	movw	r24, r26
   133b4:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   133b8:	6b 01       	movw	r12, r22
   133ba:	7c 01       	movw	r14, r24
   133bc:	20 e0       	ldi	r18, 0x00	; 0
   133be:	30 e8       	ldi	r19, 0x80	; 128
   133c0:	4b e3       	ldi	r20, 0x3B	; 59
   133c2:	55 e4       	ldi	r21, 0x45	; 69
   133c4:	69 81       	ldd	r22, Y+1	; 0x01
   133c6:	7a 81       	ldd	r23, Y+2	; 0x02
   133c8:	8b 81       	ldd	r24, Y+3	; 0x03
   133ca:	9c 81       	ldd	r25, Y+4	; 0x04
   133cc:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   133d0:	dc 01       	movw	r26, r24
   133d2:	cb 01       	movw	r24, r22
   133d4:	9c 01       	movw	r18, r24
   133d6:	ad 01       	movw	r20, r26
   133d8:	c7 01       	movw	r24, r14
   133da:	b6 01       	movw	r22, r12
   133dc:	0f 94 a0 25 	call	0x24b40	; 0x24b40 <__subsf3>
   133e0:	dc 01       	movw	r26, r24
   133e2:	cb 01       	movw	r24, r22
   133e4:	bc 01       	movw	r22, r24
   133e6:	cd 01       	movw	r24, r26
   133e8:	0f 94 b3 26 	call	0x24d66	; 0x24d66 <__fixunssfsi>
   133ec:	dc 01       	movw	r26, r24
   133ee:	cb 01       	movw	r24, r22
   133f0:	98 2f       	mov	r25, r24
   133f2:	8d 81       	ldd	r24, Y+5	; 0x05
   133f4:	81 50       	subi	r24, 0x01	; 1
   133f6:	ee 24       	eor	r14, r14
   133f8:	e3 94       	inc	r14
   133fa:	01 e0       	ldi	r16, 0x01	; 1
   133fc:	21 2f       	mov	r18, r17
   133fe:	43 e0       	ldi	r20, 0x03	; 3
   13400:	69 2f       	mov	r22, r25
   13402:	0e 94 a4 8a 	call	0x11548	; 0x11548 <task_twi2_lcd_rect>
				task_twi2_lcd_line(plot_mag_center_x,			plot_mag_center_y,			plot_mag_center_x + p1x, plot_mag_center_y + p1y, 1);
   13406:	98 85       	ldd	r25, Y+8	; 0x08
   13408:	8b a1       	ldd	r24, Y+35	; 0x23
   1340a:	29 2f       	mov	r18, r25
   1340c:	28 0f       	add	r18, r24
   1340e:	9f 81       	ldd	r25, Y+7	; 0x07
   13410:	8a a1       	ldd	r24, Y+34	; 0x22
   13412:	89 0f       	add	r24, r25
   13414:	01 e0       	ldi	r16, 0x01	; 1
   13416:	48 2f       	mov	r20, r24
   13418:	68 85       	ldd	r22, Y+8	; 0x08
   1341a:	8f 81       	ldd	r24, Y+7	; 0x07
   1341c:	0e 94 e2 89 	call	0x113c4	; 0x113c4 <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_mag_center_x + p1x,		plot_mag_center_y + p1y,	plot_mag_center_x + p2x, plot_mag_center_y + p2y, 1);
   13420:	98 85       	ldd	r25, Y+8	; 0x08
   13422:	8d a1       	ldd	r24, Y+37	; 0x25
   13424:	29 2f       	mov	r18, r25
   13426:	28 0f       	add	r18, r24
   13428:	9f 81       	ldd	r25, Y+7	; 0x07
   1342a:	8c a1       	ldd	r24, Y+36	; 0x24
   1342c:	49 2f       	mov	r20, r25
   1342e:	48 0f       	add	r20, r24
   13430:	98 85       	ldd	r25, Y+8	; 0x08
   13432:	8b a1       	ldd	r24, Y+35	; 0x23
   13434:	39 2f       	mov	r19, r25
   13436:	38 0f       	add	r19, r24
   13438:	9f 81       	ldd	r25, Y+7	; 0x07
   1343a:	8a a1       	ldd	r24, Y+34	; 0x22
   1343c:	89 0f       	add	r24, r25
   1343e:	01 e0       	ldi	r16, 0x01	; 1
   13440:	63 2f       	mov	r22, r19
   13442:	0e 94 e2 89 	call	0x113c4	; 0x113c4 <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_mag_center_x + p2x,		plot_mag_center_y + p2y,	plot_mag_center_x + p3x, plot_mag_center_y + p3y, 1);
   13446:	98 85       	ldd	r25, Y+8	; 0x08
   13448:	8f a1       	ldd	r24, Y+39	; 0x27
   1344a:	29 2f       	mov	r18, r25
   1344c:	28 0f       	add	r18, r24
   1344e:	9f 81       	ldd	r25, Y+7	; 0x07
   13450:	8e a1       	ldd	r24, Y+38	; 0x26
   13452:	49 2f       	mov	r20, r25
   13454:	48 0f       	add	r20, r24
   13456:	98 85       	ldd	r25, Y+8	; 0x08
   13458:	8d a1       	ldd	r24, Y+37	; 0x25
   1345a:	39 2f       	mov	r19, r25
   1345c:	38 0f       	add	r19, r24
   1345e:	9f 81       	ldd	r25, Y+7	; 0x07
   13460:	8c a1       	ldd	r24, Y+36	; 0x24
   13462:	89 0f       	add	r24, r25
   13464:	01 e0       	ldi	r16, 0x01	; 1
   13466:	63 2f       	mov	r22, r19
   13468:	0e 94 e2 89 	call	0x113c4	; 0x113c4 <task_twi2_lcd_line>

				/* Store new set */
				s_length = l_length;
   1346c:	89 81       	ldd	r24, Y+1	; 0x01
   1346e:	9a 81       	ldd	r25, Y+2	; 0x02
   13470:	ab 81       	ldd	r26, Y+3	; 0x03
   13472:	bc 81       	ldd	r27, Y+4	; 0x04
   13474:	80 93 9b 22 	sts	0x229B, r24	; 0x80229b <s_length.8528>
   13478:	90 93 9c 22 	sts	0x229C, r25	; 0x80229c <s_length.8528+0x1>
   1347c:	a0 93 9d 22 	sts	0x229D, r26	; 0x80229d <s_length.8528+0x2>
   13480:	b0 93 9e 22 	sts	0x229E, r27	; 0x80229e <s_length.8528+0x3>
				s_p1x = p1x;
   13484:	8a a1       	ldd	r24, Y+34	; 0x22
   13486:	80 93 a0 22 	sts	0x22A0, r24	; 0x8022a0 <s_p1x.8529>
				s_p1y = p1y;
   1348a:	8b a1       	ldd	r24, Y+35	; 0x23
   1348c:	80 93 9f 22 	sts	0x229F, r24	; 0x80229f <s_p1y.8530>
				s_p2x = p2x;
   13490:	8c a1       	ldd	r24, Y+36	; 0x24
   13492:	80 93 a2 22 	sts	0x22A2, r24	; 0x8022a2 <s_p2x.8531>
				s_p2y = p2y;
   13496:	8d a1       	ldd	r24, Y+37	; 0x25
   13498:	80 93 a1 22 	sts	0x22A1, r24	; 0x8022a1 <s_p2y.8532>
				s_p3x = p3x;
   1349c:	8e a1       	ldd	r24, Y+38	; 0x26
   1349e:	80 93 a4 22 	sts	0x22A4, r24	; 0x8022a4 <s_p3x.8533>
				s_p3y = p3y;
   134a2:	8f a1       	ldd	r24, Y+39	; 0x27
   134a4:	80 93 a3 22 	sts	0x22A3, r24	; 0x8022a3 <s_p3y.8534>
			}
		}
	}
}
   134a8:	00 00       	nop
   134aa:	a7 96       	adiw	r28, 0x27	; 39
   134ac:	cd bf       	out	0x3d, r28	; 61
   134ae:	de bf       	out	0x3e, r29	; 62
   134b0:	df 91       	pop	r29
   134b2:	cf 91       	pop	r28
   134b4:	1f 91       	pop	r17
   134b6:	0f 91       	pop	r16
   134b8:	ff 90       	pop	r15
   134ba:	ef 90       	pop	r14
   134bc:	df 90       	pop	r13
   134be:	cf 90       	pop	r12
   134c0:	08 95       	ret

000134c2 <task_twi2_lcd__gyro_gfxaccel>:

void task_twi2_lcd__gyro_gfxaccel(void)
{
   134c2:	0f 93       	push	r16
   134c4:	cf 93       	push	r28
   134c6:	df 93       	push	r29
   134c8:	cd b7       	in	r28, 0x3d	; 61
   134ca:	de b7       	in	r29, 0x3e	; 62
   134cc:	65 97       	sbiw	r28, 0x15	; 21
   134ce:	cd bf       	out	0x3d, r28	; 61
   134d0:	de bf       	out	0x3e, r29	; 62
	const uint8_t plot_accel_center_x = 210;
   134d2:	82 ed       	ldi	r24, 0xD2	; 210
   134d4:	8d 83       	std	Y+5, r24	; 0x05
	const uint8_t plot_accel_center_y =  40;
   134d6:	88 e2       	ldi	r24, 0x28	; 40
   134d8:	8e 83       	std	Y+6, r24	; 0x06
	static int8_t s_p2x = 0;
	static int8_t s_p2y = 0;
	static int8_t s_p3x = 0;
	static int8_t s_p3y = 0;

	if (twi2_waitUntilReady(false)) {
   134da:	80 e0       	ldi	r24, 0x00	; 0
   134dc:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   134e0:	88 23       	and	r24, r24
   134e2:	09 f4       	brne	.+2      	; 0x134e6 <task_twi2_lcd__gyro_gfxaccel+0x24>
   134e4:	54 c1       	rjmp	.+680    	; 0x1378e <task_twi2_lcd__gyro_gfxaccel+0x2cc>
		int16_t l_twi1_gyro_1_accel_z_mg;
		int16_t l_backlight_mode_pwm;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   134e6:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
   134ea:	8f 83       	std	Y+7, r24	; 0x07
			l_twi1_gyro_1_accel_x_mg	= g_twi1_gyro_1_accel_x_mg;
   134ec:	80 91 2b 28 	lds	r24, 0x282B	; 0x80282b <g_twi1_gyro_1_accel_x_mg>
   134f0:	90 91 2c 28 	lds	r25, 0x282C	; 0x80282c <g_twi1_gyro_1_accel_x_mg+0x1>
   134f4:	88 87       	std	Y+8, r24	; 0x08
   134f6:	99 87       	std	Y+9, r25	; 0x09
			l_twi1_gyro_1_accel_y_mg	= g_twi1_gyro_1_accel_y_mg;
   134f8:	80 91 2d 28 	lds	r24, 0x282D	; 0x80282d <g_twi1_gyro_1_accel_y_mg>
   134fc:	90 91 2e 28 	lds	r25, 0x282E	; 0x80282e <g_twi1_gyro_1_accel_y_mg+0x1>
   13500:	8a 87       	std	Y+10, r24	; 0x0a
   13502:	9b 87       	std	Y+11, r25	; 0x0b
			l_twi1_gyro_1_accel_z_mg	= g_twi1_gyro_1_accel_z_mg;
   13504:	80 91 2f 28 	lds	r24, 0x282F	; 0x80282f <g_twi1_gyro_1_accel_z_mg>
   13508:	90 91 30 28 	lds	r25, 0x2830	; 0x802830 <g_twi1_gyro_1_accel_z_mg+0x1>
   1350c:	8c 87       	std	Y+12, r24	; 0x0c
   1350e:	9d 87       	std	Y+13, r25	; 0x0d
			l_backlight_mode_pwm		= g_backlight_mode_pwm;
   13510:	80 91 57 24 	lds	r24, 0x2457	; 0x802457 <g_backlight_mode_pwm>
   13514:	90 91 58 24 	lds	r25, 0x2458	; 0x802458 <g_backlight_mode_pwm+0x1>
   13518:	8e 87       	std	Y+14, r24	; 0x0e
   1351a:	9f 87       	std	Y+15, r25	; 0x0f
			cpu_irq_restore(flags);
   1351c:	8f 81       	ldd	r24, Y+7	; 0x07
   1351e:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
		}

		if ((s_twi1_gyro_1_accel_x_mg != l_twi1_gyro_1_accel_x_mg) || (s_twi1_gyro_1_accel_y_mg != l_twi1_gyro_1_accel_y_mg) || (s_twi1_gyro_1_accel_z_mg != l_twi1_gyro_1_accel_z_mg)) {
   13522:	20 91 a5 22 	lds	r18, 0x22A5	; 0x8022a5 <s_twi1_gyro_1_accel_x_mg.8554>
   13526:	30 91 a6 22 	lds	r19, 0x22A6	; 0x8022a6 <s_twi1_gyro_1_accel_x_mg.8554+0x1>
   1352a:	88 85       	ldd	r24, Y+8	; 0x08
   1352c:	99 85       	ldd	r25, Y+9	; 0x09
   1352e:	28 17       	cp	r18, r24
   13530:	39 07       	cpc	r19, r25
   13532:	99 f4       	brne	.+38     	; 0x1355a <task_twi2_lcd__gyro_gfxaccel+0x98>
   13534:	20 91 a7 22 	lds	r18, 0x22A7	; 0x8022a7 <s_twi1_gyro_1_accel_y_mg.8555>
   13538:	30 91 a8 22 	lds	r19, 0x22A8	; 0x8022a8 <s_twi1_gyro_1_accel_y_mg.8555+0x1>
   1353c:	8a 85       	ldd	r24, Y+10	; 0x0a
   1353e:	9b 85       	ldd	r25, Y+11	; 0x0b
   13540:	28 17       	cp	r18, r24
   13542:	39 07       	cpc	r19, r25
   13544:	51 f4       	brne	.+20     	; 0x1355a <task_twi2_lcd__gyro_gfxaccel+0x98>
   13546:	20 91 a9 22 	lds	r18, 0x22A9	; 0x8022a9 <s_twi1_gyro_1_accel_z_mg.8556>
   1354a:	30 91 aa 22 	lds	r19, 0x22AA	; 0x8022aa <s_twi1_gyro_1_accel_z_mg.8556+0x1>
   1354e:	8c 85       	ldd	r24, Y+12	; 0x0c
   13550:	9d 85       	ldd	r25, Y+13	; 0x0d
   13552:	28 17       	cp	r18, r24
   13554:	39 07       	cpc	r19, r25
   13556:	09 f4       	brne	.+2      	; 0x1355a <task_twi2_lcd__gyro_gfxaccel+0x98>
   13558:	1a c1       	rjmp	.+564    	; 0x1378e <task_twi2_lcd__gyro_gfxaccel+0x2cc>
			s_twi1_gyro_1_accel_x_mg = l_twi1_gyro_1_accel_x_mg;
   1355a:	88 85       	ldd	r24, Y+8	; 0x08
   1355c:	99 85       	ldd	r25, Y+9	; 0x09
   1355e:	80 93 a5 22 	sts	0x22A5, r24	; 0x8022a5 <s_twi1_gyro_1_accel_x_mg.8554>
   13562:	90 93 a6 22 	sts	0x22A6, r25	; 0x8022a6 <s_twi1_gyro_1_accel_x_mg.8554+0x1>
			s_twi1_gyro_1_accel_y_mg = l_twi1_gyro_1_accel_y_mg;
   13566:	8a 85       	ldd	r24, Y+10	; 0x0a
   13568:	9b 85       	ldd	r25, Y+11	; 0x0b
   1356a:	80 93 a7 22 	sts	0x22A7, r24	; 0x8022a7 <s_twi1_gyro_1_accel_y_mg.8555>
   1356e:	90 93 a8 22 	sts	0x22A8, r25	; 0x8022a8 <s_twi1_gyro_1_accel_y_mg.8555+0x1>
			s_twi1_gyro_1_accel_z_mg = l_twi1_gyro_1_accel_z_mg;
   13572:	8c 85       	ldd	r24, Y+12	; 0x0c
   13574:	9d 85       	ldd	r25, Y+13	; 0x0d
   13576:	80 93 a9 22 	sts	0x22A9, r24	; 0x8022a9 <s_twi1_gyro_1_accel_z_mg.8556>
   1357a:	90 93 aa 22 	sts	0x22AA, r25	; 0x8022aa <s_twi1_gyro_1_accel_z_mg.8556+0x1>

			/* Removing old lines first */
			{
				task_twi2_lcd_line(plot_accel_center_x,			plot_accel_center_y,			plot_accel_center_x + s_p1x, plot_accel_center_y + s_p1y, 0);
   1357e:	80 91 ab 22 	lds	r24, 0x22AB	; 0x8022ab <s_p1y.8558>
   13582:	98 2f       	mov	r25, r24
   13584:	8e 81       	ldd	r24, Y+6	; 0x06
   13586:	98 0f       	add	r25, r24
   13588:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <s_p1x.8557>
   1358c:	28 2f       	mov	r18, r24
   1358e:	8d 81       	ldd	r24, Y+5	; 0x05
   13590:	82 0f       	add	r24, r18
   13592:	00 e0       	ldi	r16, 0x00	; 0
   13594:	29 2f       	mov	r18, r25
   13596:	48 2f       	mov	r20, r24
   13598:	6e 81       	ldd	r22, Y+6	; 0x06
   1359a:	8d 81       	ldd	r24, Y+5	; 0x05
   1359c:	0e 94 e2 89 	call	0x113c4	; 0x113c4 <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_accel_center_x + s_p1x,	plot_accel_center_y + s_p1y,	plot_accel_center_x + s_p2x, plot_accel_center_y + s_p2y, 0);
   135a0:	80 91 ad 22 	lds	r24, 0x22AD	; 0x8022ad <s_p2y.8560>
   135a4:	98 2f       	mov	r25, r24
   135a6:	8e 81       	ldd	r24, Y+6	; 0x06
   135a8:	29 2f       	mov	r18, r25
   135aa:	28 0f       	add	r18, r24
   135ac:	80 91 ae 22 	lds	r24, 0x22AE	; 0x8022ae <s_p2x.8559>
   135b0:	98 2f       	mov	r25, r24
   135b2:	8d 81       	ldd	r24, Y+5	; 0x05
   135b4:	39 2f       	mov	r19, r25
   135b6:	38 0f       	add	r19, r24
   135b8:	80 91 ab 22 	lds	r24, 0x22AB	; 0x8022ab <s_p1y.8558>
   135bc:	98 2f       	mov	r25, r24
   135be:	8e 81       	ldd	r24, Y+6	; 0x06
   135c0:	98 0f       	add	r25, r24
   135c2:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <s_p1x.8557>
   135c6:	48 2f       	mov	r20, r24
   135c8:	8d 81       	ldd	r24, Y+5	; 0x05
   135ca:	84 0f       	add	r24, r20
   135cc:	00 e0       	ldi	r16, 0x00	; 0
   135ce:	43 2f       	mov	r20, r19
   135d0:	69 2f       	mov	r22, r25
   135d2:	0e 94 e2 89 	call	0x113c4	; 0x113c4 <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_accel_center_x + s_p2x,	plot_accel_center_y + s_p2y,	plot_accel_center_x + s_p3x, plot_accel_center_y + s_p3y, 0);
   135d6:	80 91 af 22 	lds	r24, 0x22AF	; 0x8022af <s_p3y.8562>
   135da:	98 2f       	mov	r25, r24
   135dc:	8e 81       	ldd	r24, Y+6	; 0x06
   135de:	29 2f       	mov	r18, r25
   135e0:	28 0f       	add	r18, r24
   135e2:	80 91 b0 22 	lds	r24, 0x22B0	; 0x8022b0 <s_p3x.8561>
   135e6:	98 2f       	mov	r25, r24
   135e8:	8d 81       	ldd	r24, Y+5	; 0x05
   135ea:	39 2f       	mov	r19, r25
   135ec:	38 0f       	add	r19, r24
   135ee:	80 91 ad 22 	lds	r24, 0x22AD	; 0x8022ad <s_p2y.8560>
   135f2:	98 2f       	mov	r25, r24
   135f4:	8e 81       	ldd	r24, Y+6	; 0x06
   135f6:	98 0f       	add	r25, r24
   135f8:	80 91 ae 22 	lds	r24, 0x22AE	; 0x8022ae <s_p2x.8559>
   135fc:	48 2f       	mov	r20, r24
   135fe:	8d 81       	ldd	r24, Y+5	; 0x05
   13600:	84 0f       	add	r24, r20
   13602:	00 e0       	ldi	r16, 0x00	; 0
   13604:	43 2f       	mov	r20, r19
   13606:	69 2f       	mov	r22, r25
   13608:	0e 94 e2 89 	call	0x113c4	; 0x113c4 <task_twi2_lcd_line>
			}

			/* Center point */
			task_twi2_lcd_circ(plot_accel_center_x, plot_accel_center_y, 1, true, 1);
   1360c:	01 e0       	ldi	r16, 0x01	; 1
   1360e:	21 e0       	ldi	r18, 0x01	; 1
   13610:	41 e0       	ldi	r20, 0x01	; 1
   13612:	6e 81       	ldd	r22, Y+6	; 0x06
   13614:	8d 81       	ldd	r24, Y+5	; 0x05
   13616:	0e 94 6b 8b 	call	0x116d6	; 0x116d6 <task_twi2_lcd_circ>

			/* Draw new lines */
			{
				uint8_t p1x =      -(l_twi1_gyro_1_accel_y_mg / 80);
   1361a:	8a 85       	ldd	r24, Y+10	; 0x0a
   1361c:	9b 85       	ldd	r25, Y+11	; 0x0b
   1361e:	20 e5       	ldi	r18, 0x50	; 80
   13620:	30 e0       	ldi	r19, 0x00	; 0
   13622:	b9 01       	movw	r22, r18
   13624:	0f 94 eb 2d 	call	0x25bd6	; 0x25bd6 <__divmodhi4>
   13628:	cb 01       	movw	r24, r22
   1362a:	81 95       	neg	r24
   1362c:	88 8b       	std	Y+16, r24	; 0x10
				uint8_t p1y =       (l_twi1_gyro_1_accel_y_mg / 80);
   1362e:	8a 85       	ldd	r24, Y+10	; 0x0a
   13630:	9b 85       	ldd	r25, Y+11	; 0x0b
   13632:	20 e5       	ldi	r18, 0x50	; 80
   13634:	30 e0       	ldi	r19, 0x00	; 0
   13636:	b9 01       	movw	r22, r18
   13638:	0f 94 eb 2d 	call	0x25bd6	; 0x25bd6 <__divmodhi4>
   1363c:	cb 01       	movw	r24, r22
   1363e:	89 8b       	std	Y+17, r24	; 0x11
				uint8_t p2x = p1x - (l_twi1_gyro_1_accel_x_mg / 40);
   13640:	88 85       	ldd	r24, Y+8	; 0x08
   13642:	99 85       	ldd	r25, Y+9	; 0x09
   13644:	28 e2       	ldi	r18, 0x28	; 40
   13646:	30 e0       	ldi	r19, 0x00	; 0
   13648:	b9 01       	movw	r22, r18
   1364a:	0f 94 eb 2d 	call	0x25bd6	; 0x25bd6 <__divmodhi4>
   1364e:	cb 01       	movw	r24, r22
   13650:	98 2f       	mov	r25, r24
   13652:	88 89       	ldd	r24, Y+16	; 0x10
   13654:	89 1b       	sub	r24, r25
   13656:	8a 8b       	std	Y+18, r24	; 0x12
				uint8_t p2y = p1y;
   13658:	89 89       	ldd	r24, Y+17	; 0x11
   1365a:	8b 8b       	std	Y+19, r24	; 0x13
				uint8_t p3x = p2x;
   1365c:	8a 89       	ldd	r24, Y+18	; 0x12
   1365e:	8c 8b       	std	Y+20, r24	; 0x14
				uint8_t p3y = p2y + (l_twi1_gyro_1_accel_z_mg / 40);
   13660:	8c 85       	ldd	r24, Y+12	; 0x0c
   13662:	9d 85       	ldd	r25, Y+13	; 0x0d
   13664:	28 e2       	ldi	r18, 0x28	; 40
   13666:	30 e0       	ldi	r19, 0x00	; 0
   13668:	b9 01       	movw	r22, r18
   1366a:	0f 94 eb 2d 	call	0x25bd6	; 0x25bd6 <__divmodhi4>
   1366e:	cb 01       	movw	r24, r22
   13670:	98 2f       	mov	r25, r24
   13672:	8b 89       	ldd	r24, Y+19	; 0x13
   13674:	89 0f       	add	r24, r25
   13676:	8d 8b       	std	Y+21, r24	; 0x15

				task_twi2_lcd_line(plot_accel_center_x,			plot_accel_center_y,		plot_accel_center_x + p1x, plot_accel_center_y + p1y, 1);
   13678:	9e 81       	ldd	r25, Y+6	; 0x06
   1367a:	89 89       	ldd	r24, Y+17	; 0x11
   1367c:	29 2f       	mov	r18, r25
   1367e:	28 0f       	add	r18, r24
   13680:	9d 81       	ldd	r25, Y+5	; 0x05
   13682:	88 89       	ldd	r24, Y+16	; 0x10
   13684:	89 0f       	add	r24, r25
   13686:	01 e0       	ldi	r16, 0x01	; 1
   13688:	48 2f       	mov	r20, r24
   1368a:	6e 81       	ldd	r22, Y+6	; 0x06
   1368c:	8d 81       	ldd	r24, Y+5	; 0x05
   1368e:	0e 94 e2 89 	call	0x113c4	; 0x113c4 <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_accel_center_x + p1x,	plot_accel_center_y + p1y,	plot_accel_center_x + p2x, plot_accel_center_y + p2y, 1);
   13692:	9e 81       	ldd	r25, Y+6	; 0x06
   13694:	8b 89       	ldd	r24, Y+19	; 0x13
   13696:	29 2f       	mov	r18, r25
   13698:	28 0f       	add	r18, r24
   1369a:	9d 81       	ldd	r25, Y+5	; 0x05
   1369c:	8a 89       	ldd	r24, Y+18	; 0x12
   1369e:	49 2f       	mov	r20, r25
   136a0:	48 0f       	add	r20, r24
   136a2:	9e 81       	ldd	r25, Y+6	; 0x06
   136a4:	89 89       	ldd	r24, Y+17	; 0x11
   136a6:	39 2f       	mov	r19, r25
   136a8:	38 0f       	add	r19, r24
   136aa:	9d 81       	ldd	r25, Y+5	; 0x05
   136ac:	88 89       	ldd	r24, Y+16	; 0x10
   136ae:	89 0f       	add	r24, r25
   136b0:	01 e0       	ldi	r16, 0x01	; 1
   136b2:	63 2f       	mov	r22, r19
   136b4:	0e 94 e2 89 	call	0x113c4	; 0x113c4 <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_accel_center_x + p2x,	plot_accel_center_y + p2y,	plot_accel_center_x + p3x, plot_accel_center_y + p3y, 1);
   136b8:	9e 81       	ldd	r25, Y+6	; 0x06
   136ba:	8d 89       	ldd	r24, Y+21	; 0x15
   136bc:	29 2f       	mov	r18, r25
   136be:	28 0f       	add	r18, r24
   136c0:	9d 81       	ldd	r25, Y+5	; 0x05
   136c2:	8c 89       	ldd	r24, Y+20	; 0x14
   136c4:	49 2f       	mov	r20, r25
   136c6:	48 0f       	add	r20, r24
   136c8:	9e 81       	ldd	r25, Y+6	; 0x06
   136ca:	8b 89       	ldd	r24, Y+19	; 0x13
   136cc:	39 2f       	mov	r19, r25
   136ce:	38 0f       	add	r19, r24
   136d0:	9d 81       	ldd	r25, Y+5	; 0x05
   136d2:	8a 89       	ldd	r24, Y+18	; 0x12
   136d4:	89 0f       	add	r24, r25
   136d6:	01 e0       	ldi	r16, 0x01	; 1
   136d8:	63 2f       	mov	r22, r19
   136da:	0e 94 e2 89 	call	0x113c4	; 0x113c4 <task_twi2_lcd_line>

				/* Store new set */
				s_p1x = p1x;
   136de:	88 89       	ldd	r24, Y+16	; 0x10
   136e0:	80 93 ac 22 	sts	0x22AC, r24	; 0x8022ac <s_p1x.8557>
				s_p1y = p1y;
   136e4:	89 89       	ldd	r24, Y+17	; 0x11
   136e6:	80 93 ab 22 	sts	0x22AB, r24	; 0x8022ab <s_p1y.8558>
				s_p2x = p2x;
   136ea:	8a 89       	ldd	r24, Y+18	; 0x12
   136ec:	80 93 ae 22 	sts	0x22AE, r24	; 0x8022ae <s_p2x.8559>
				s_p2y = p2y;
   136f0:	8b 89       	ldd	r24, Y+19	; 0x13
   136f2:	80 93 ad 22 	sts	0x22AD, r24	; 0x8022ad <s_p2y.8560>
				s_p3x = p3x;
   136f6:	8c 89       	ldd	r24, Y+20	; 0x14
   136f8:	80 93 b0 22 	sts	0x22B0, r24	; 0x8022b0 <s_p3x.8561>
				s_p3y = p3y;
   136fc:	8d 89       	ldd	r24, Y+21	; 0x15
   136fe:	80 93 af 22 	sts	0x22AF, r24	; 0x8022af <s_p3y.8562>
			}

			/* Calculate the luminance (sunshine on the surface) */
			if (l_backlight_mode_pwm == -2) {
   13702:	8e 85       	ldd	r24, Y+14	; 0x0e
   13704:	9f 85       	ldd	r25, Y+15	; 0x0f
   13706:	02 96       	adiw	r24, 0x02	; 2
   13708:	09 f0       	breq	.+2      	; 0x1370c <task_twi2_lcd__gyro_gfxaccel+0x24a>
   1370a:	41 c0       	rjmp	.+130    	; 0x1378e <task_twi2_lcd__gyro_gfxaccel+0x2cc>
				int32_t lum = 1000 + l_twi1_gyro_1_accel_z_mg;
   1370c:	8c 85       	ldd	r24, Y+12	; 0x0c
   1370e:	9d 85       	ldd	r25, Y+13	; 0x0d
   13710:	88 51       	subi	r24, 0x18	; 24
   13712:	9c 4f       	sbci	r25, 0xFC	; 252
   13714:	09 2e       	mov	r0, r25
   13716:	00 0c       	add	r0, r0
   13718:	aa 0b       	sbc	r26, r26
   1371a:	bb 0b       	sbc	r27, r27
   1371c:	89 83       	std	Y+1, r24	; 0x01
   1371e:	9a 83       	std	Y+2, r25	; 0x02
   13720:	ab 83       	std	Y+3, r26	; 0x03
   13722:	bc 83       	std	Y+4, r27	; 0x04
				if (lum < 0) {
   13724:	89 81       	ldd	r24, Y+1	; 0x01
   13726:	9a 81       	ldd	r25, Y+2	; 0x02
   13728:	ab 81       	ldd	r26, Y+3	; 0x03
   1372a:	bc 81       	ldd	r27, Y+4	; 0x04
   1372c:	bb 23       	and	r27, r27
   1372e:	2c f4       	brge	.+10     	; 0x1373a <task_twi2_lcd__gyro_gfxaccel+0x278>
					lum = 0;
   13730:	19 82       	std	Y+1, r1	; 0x01
   13732:	1a 82       	std	Y+2, r1	; 0x02
   13734:	1b 82       	std	Y+3, r1	; 0x03
   13736:	1c 82       	std	Y+4, r1	; 0x04
   13738:	11 c0       	rjmp	.+34     	; 0x1375c <task_twi2_lcd__gyro_gfxaccel+0x29a>
				} else if (lum > 2000) {
   1373a:	89 81       	ldd	r24, Y+1	; 0x01
   1373c:	9a 81       	ldd	r25, Y+2	; 0x02
   1373e:	ab 81       	ldd	r26, Y+3	; 0x03
   13740:	bc 81       	ldd	r27, Y+4	; 0x04
   13742:	81 3d       	cpi	r24, 0xD1	; 209
   13744:	97 40       	sbci	r25, 0x07	; 7
   13746:	a1 05       	cpc	r26, r1
   13748:	b1 05       	cpc	r27, r1
   1374a:	44 f0       	brlt	.+16     	; 0x1375c <task_twi2_lcd__gyro_gfxaccel+0x29a>
					lum = 2000;
   1374c:	80 ed       	ldi	r24, 0xD0	; 208
   1374e:	97 e0       	ldi	r25, 0x07	; 7
   13750:	a0 e0       	ldi	r26, 0x00	; 0
   13752:	b0 e0       	ldi	r27, 0x00	; 0
   13754:	89 83       	std	Y+1, r24	; 0x01
   13756:	9a 83       	std	Y+2, r25	; 0x02
   13758:	ab 83       	std	Y+3, r26	; 0x03
   1375a:	bc 83       	std	Y+4, r27	; 0x04
				}

				twi2_set_ledbl(0, (uint8_t)(lum * 255 / 2000));
   1375c:	29 81       	ldd	r18, Y+1	; 0x01
   1375e:	3a 81       	ldd	r19, Y+2	; 0x02
   13760:	4b 81       	ldd	r20, Y+3	; 0x03
   13762:	5c 81       	ldd	r21, Y+4	; 0x04
   13764:	8f ef       	ldi	r24, 0xFF	; 255
   13766:	90 e0       	ldi	r25, 0x00	; 0
   13768:	dc 01       	movw	r26, r24
   1376a:	0f 94 53 2e 	call	0x25ca6	; 0x25ca6 <__muluhisi3>
   1376e:	dc 01       	movw	r26, r24
   13770:	cb 01       	movw	r24, r22
   13772:	20 ed       	ldi	r18, 0xD0	; 208
   13774:	37 e0       	ldi	r19, 0x07	; 7
   13776:	40 e0       	ldi	r20, 0x00	; 0
   13778:	50 e0       	ldi	r21, 0x00	; 0
   1377a:	bc 01       	movw	r22, r24
   1377c:	cd 01       	movw	r24, r26
   1377e:	0f 94 20 2e 	call	0x25c40	; 0x25c40 <__divmodsi4>
   13782:	da 01       	movw	r26, r20
   13784:	c9 01       	movw	r24, r18
   13786:	68 2f       	mov	r22, r24
   13788:	80 e0       	ldi	r24, 0x00	; 0
   1378a:	0e 94 e9 64 	call	0xc9d2	; 0xc9d2 <twi2_set_ledbl>
			}
		}
	}
}
   1378e:	00 00       	nop
   13790:	65 96       	adiw	r28, 0x15	; 21
   13792:	cd bf       	out	0x3d, r28	; 61
   13794:	de bf       	out	0x3e, r29	; 62
   13796:	df 91       	pop	r29
   13798:	cf 91       	pop	r28
   1379a:	0f 91       	pop	r16
   1379c:	08 95       	ret

0001379e <task_twi2_lcd__gyro_gfxgyro>:

void task_twi2_lcd__gyro_gfxgyro(void)
{
   1379e:	cf 92       	push	r12
   137a0:	df 92       	push	r13
   137a2:	ef 92       	push	r14
   137a4:	ff 92       	push	r15
   137a6:	0f 93       	push	r16
   137a8:	1f 93       	push	r17
   137aa:	cf 93       	push	r28
   137ac:	df 93       	push	r29
   137ae:	cd b7       	in	r28, 0x3d	; 61
   137b0:	de b7       	in	r29, 0x3e	; 62
   137b2:	a2 97       	sbiw	r28, 0x22	; 34
   137b4:	cd bf       	out	0x3d, r28	; 61
   137b6:	de bf       	out	0x3e, r29	; 62
	const uint8_t plot_gyro_center_x_X	= 150;
   137b8:	86 e9       	ldi	r24, 0x96	; 150
   137ba:	8d 83       	std	Y+5, r24	; 0x05
	const uint8_t plot_gyro_center_x_Y	= 150 + 30;
   137bc:	84 eb       	ldi	r24, 0xB4	; 180
   137be:	8e 83       	std	Y+6, r24	; 0x06
	const uint8_t plot_gyro_center_x_Z	= 150 + 60;
   137c0:	82 ed       	ldi	r24, 0xD2	; 210
   137c2:	8f 83       	std	Y+7, r24	; 0x07
	const uint8_t plot_gyro_center_y	= 100;
   137c4:	84 e6       	ldi	r24, 0x64	; 100
   137c6:	88 87       	std	Y+8, r24	; 0x08
	const uint8_t plot_gyro_radius		= 12;
   137c8:	8c e0       	ldi	r24, 0x0C	; 12
   137ca:	89 87       	std	Y+9, r24	; 0x09
	static float s_rads_z = 0.f;
	static int32_t s_twi1_gyro_1_gyro_x_mdps = 0;
	static int32_t s_twi1_gyro_1_gyro_y_mdps = 0;
	static int32_t s_twi1_gyro_1_gyro_z_mdps = 0;

	if (twi2_waitUntilReady(false)) {
   137cc:	80 e0       	ldi	r24, 0x00	; 0
   137ce:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   137d2:	88 23       	and	r24, r24
   137d4:	09 f4       	brne	.+2      	; 0x137d8 <task_twi2_lcd__gyro_gfxgyro+0x3a>
   137d6:	7f c3       	rjmp	.+1790   	; 0x13ed6 <task_twi2_lcd__gyro_gfxgyro+0x738>
		int32_t l_twi1_gyro_1_gyro_y_mdps;
		int32_t l_twi1_gyro_1_gyro_z_mdps;

		/* Get up-to-date global data */
		{
			irqflags_t flags			= cpu_irq_save();
   137d8:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
   137dc:	8a 87       	std	Y+10, r24	; 0x0a
			l_twi1_gyro_1_gyro_x_mdps	= g_twi1_gyro_1_gyro_x_mdps;
   137de:	80 91 3d 28 	lds	r24, 0x283D	; 0x80283d <g_twi1_gyro_1_gyro_x_mdps>
   137e2:	90 91 3e 28 	lds	r25, 0x283E	; 0x80283e <g_twi1_gyro_1_gyro_x_mdps+0x1>
   137e6:	a0 91 3f 28 	lds	r26, 0x283F	; 0x80283f <g_twi1_gyro_1_gyro_x_mdps+0x2>
   137ea:	b0 91 40 28 	lds	r27, 0x2840	; 0x802840 <g_twi1_gyro_1_gyro_x_mdps+0x3>
   137ee:	8b 87       	std	Y+11, r24	; 0x0b
   137f0:	9c 87       	std	Y+12, r25	; 0x0c
   137f2:	ad 87       	std	Y+13, r26	; 0x0d
   137f4:	be 87       	std	Y+14, r27	; 0x0e
			l_twi1_gyro_1_gyro_y_mdps	= g_twi1_gyro_1_gyro_y_mdps;
   137f6:	80 91 41 28 	lds	r24, 0x2841	; 0x802841 <g_twi1_gyro_1_gyro_y_mdps>
   137fa:	90 91 42 28 	lds	r25, 0x2842	; 0x802842 <g_twi1_gyro_1_gyro_y_mdps+0x1>
   137fe:	a0 91 43 28 	lds	r26, 0x2843	; 0x802843 <g_twi1_gyro_1_gyro_y_mdps+0x2>
   13802:	b0 91 44 28 	lds	r27, 0x2844	; 0x802844 <g_twi1_gyro_1_gyro_y_mdps+0x3>
   13806:	8f 87       	std	Y+15, r24	; 0x0f
   13808:	98 8b       	std	Y+16, r25	; 0x10
   1380a:	a9 8b       	std	Y+17, r26	; 0x11
   1380c:	ba 8b       	std	Y+18, r27	; 0x12
			l_twi1_gyro_1_gyro_z_mdps	= g_twi1_gyro_1_gyro_z_mdps;
   1380e:	80 91 45 28 	lds	r24, 0x2845	; 0x802845 <g_twi1_gyro_1_gyro_z_mdps>
   13812:	90 91 46 28 	lds	r25, 0x2846	; 0x802846 <g_twi1_gyro_1_gyro_z_mdps+0x1>
   13816:	a0 91 47 28 	lds	r26, 0x2847	; 0x802847 <g_twi1_gyro_1_gyro_z_mdps+0x2>
   1381a:	b0 91 48 28 	lds	r27, 0x2848	; 0x802848 <g_twi1_gyro_1_gyro_z_mdps+0x3>
   1381e:	8b 8b       	std	Y+19, r24	; 0x13
   13820:	9c 8b       	std	Y+20, r25	; 0x14
   13822:	ad 8b       	std	Y+21, r26	; 0x15
   13824:	be 8b       	std	Y+22, r27	; 0x16
			cpu_irq_restore(flags);
   13826:	8a 85       	ldd	r24, Y+10	; 0x0a
   13828:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
		}

		if ((s_twi1_gyro_1_gyro_x_mdps != l_twi1_gyro_1_gyro_x_mdps) || (s_twi1_gyro_1_gyro_y_mdps != l_twi1_gyro_1_gyro_y_mdps) || (s_twi1_gyro_1_gyro_z_mdps != l_twi1_gyro_1_gyro_z_mdps)) {
   1382c:	20 91 b1 22 	lds	r18, 0x22B1	; 0x8022b1 <s_twi1_gyro_1_gyro_x_mdps.8586>
   13830:	30 91 b2 22 	lds	r19, 0x22B2	; 0x8022b2 <s_twi1_gyro_1_gyro_x_mdps.8586+0x1>
   13834:	40 91 b3 22 	lds	r20, 0x22B3	; 0x8022b3 <s_twi1_gyro_1_gyro_x_mdps.8586+0x2>
   13838:	50 91 b4 22 	lds	r21, 0x22B4	; 0x8022b4 <s_twi1_gyro_1_gyro_x_mdps.8586+0x3>
   1383c:	8b 85       	ldd	r24, Y+11	; 0x0b
   1383e:	9c 85       	ldd	r25, Y+12	; 0x0c
   13840:	ad 85       	ldd	r26, Y+13	; 0x0d
   13842:	be 85       	ldd	r27, Y+14	; 0x0e
   13844:	28 17       	cp	r18, r24
   13846:	39 07       	cpc	r19, r25
   13848:	4a 07       	cpc	r20, r26
   1384a:	5b 07       	cpc	r21, r27
   1384c:	19 f5       	brne	.+70     	; 0x13894 <task_twi2_lcd__gyro_gfxgyro+0xf6>
   1384e:	20 91 b5 22 	lds	r18, 0x22B5	; 0x8022b5 <s_twi1_gyro_1_gyro_y_mdps.8587>
   13852:	30 91 b6 22 	lds	r19, 0x22B6	; 0x8022b6 <s_twi1_gyro_1_gyro_y_mdps.8587+0x1>
   13856:	40 91 b7 22 	lds	r20, 0x22B7	; 0x8022b7 <s_twi1_gyro_1_gyro_y_mdps.8587+0x2>
   1385a:	50 91 b8 22 	lds	r21, 0x22B8	; 0x8022b8 <s_twi1_gyro_1_gyro_y_mdps.8587+0x3>
   1385e:	8f 85       	ldd	r24, Y+15	; 0x0f
   13860:	98 89       	ldd	r25, Y+16	; 0x10
   13862:	a9 89       	ldd	r26, Y+17	; 0x11
   13864:	ba 89       	ldd	r27, Y+18	; 0x12
   13866:	28 17       	cp	r18, r24
   13868:	39 07       	cpc	r19, r25
   1386a:	4a 07       	cpc	r20, r26
   1386c:	5b 07       	cpc	r21, r27
   1386e:	91 f4       	brne	.+36     	; 0x13894 <task_twi2_lcd__gyro_gfxgyro+0xf6>
   13870:	20 91 b9 22 	lds	r18, 0x22B9	; 0x8022b9 <s_twi1_gyro_1_gyro_z_mdps.8588>
   13874:	30 91 ba 22 	lds	r19, 0x22BA	; 0x8022ba <s_twi1_gyro_1_gyro_z_mdps.8588+0x1>
   13878:	40 91 bb 22 	lds	r20, 0x22BB	; 0x8022bb <s_twi1_gyro_1_gyro_z_mdps.8588+0x2>
   1387c:	50 91 bc 22 	lds	r21, 0x22BC	; 0x8022bc <s_twi1_gyro_1_gyro_z_mdps.8588+0x3>
   13880:	8b 89       	ldd	r24, Y+19	; 0x13
   13882:	9c 89       	ldd	r25, Y+20	; 0x14
   13884:	ad 89       	ldd	r26, Y+21	; 0x15
   13886:	be 89       	ldd	r27, Y+22	; 0x16
   13888:	28 17       	cp	r18, r24
   1388a:	39 07       	cpc	r19, r25
   1388c:	4a 07       	cpc	r20, r26
   1388e:	5b 07       	cpc	r21, r27
   13890:	09 f4       	brne	.+2      	; 0x13894 <task_twi2_lcd__gyro_gfxgyro+0xf6>
   13892:	d0 c2       	rjmp	.+1440   	; 0x13e34 <task_twi2_lcd__gyro_gfxgyro+0x696>
			s_twi1_gyro_1_gyro_x_mdps = l_twi1_gyro_1_gyro_x_mdps;
   13894:	8b 85       	ldd	r24, Y+11	; 0x0b
   13896:	9c 85       	ldd	r25, Y+12	; 0x0c
   13898:	ad 85       	ldd	r26, Y+13	; 0x0d
   1389a:	be 85       	ldd	r27, Y+14	; 0x0e
   1389c:	80 93 b1 22 	sts	0x22B1, r24	; 0x8022b1 <s_twi1_gyro_1_gyro_x_mdps.8586>
   138a0:	90 93 b2 22 	sts	0x22B2, r25	; 0x8022b2 <s_twi1_gyro_1_gyro_x_mdps.8586+0x1>
   138a4:	a0 93 b3 22 	sts	0x22B3, r26	; 0x8022b3 <s_twi1_gyro_1_gyro_x_mdps.8586+0x2>
   138a8:	b0 93 b4 22 	sts	0x22B4, r27	; 0x8022b4 <s_twi1_gyro_1_gyro_x_mdps.8586+0x3>
			s_twi1_gyro_1_gyro_y_mdps = l_twi1_gyro_1_gyro_y_mdps;
   138ac:	8f 85       	ldd	r24, Y+15	; 0x0f
   138ae:	98 89       	ldd	r25, Y+16	; 0x10
   138b0:	a9 89       	ldd	r26, Y+17	; 0x11
   138b2:	ba 89       	ldd	r27, Y+18	; 0x12
   138b4:	80 93 b5 22 	sts	0x22B5, r24	; 0x8022b5 <s_twi1_gyro_1_gyro_y_mdps.8587>
   138b8:	90 93 b6 22 	sts	0x22B6, r25	; 0x8022b6 <s_twi1_gyro_1_gyro_y_mdps.8587+0x1>
   138bc:	a0 93 b7 22 	sts	0x22B7, r26	; 0x8022b7 <s_twi1_gyro_1_gyro_y_mdps.8587+0x2>
   138c0:	b0 93 b8 22 	sts	0x22B8, r27	; 0x8022b8 <s_twi1_gyro_1_gyro_y_mdps.8587+0x3>
			s_twi1_gyro_1_gyro_z_mdps = l_twi1_gyro_1_gyro_z_mdps;
   138c4:	8b 89       	ldd	r24, Y+19	; 0x13
   138c6:	9c 89       	ldd	r25, Y+20	; 0x14
   138c8:	ad 89       	ldd	r26, Y+21	; 0x15
   138ca:	be 89       	ldd	r27, Y+22	; 0x16
   138cc:	80 93 b9 22 	sts	0x22B9, r24	; 0x8022b9 <s_twi1_gyro_1_gyro_z_mdps.8588>
   138d0:	90 93 ba 22 	sts	0x22BA, r25	; 0x8022ba <s_twi1_gyro_1_gyro_z_mdps.8588+0x1>
   138d4:	a0 93 bb 22 	sts	0x22BB, r26	; 0x8022bb <s_twi1_gyro_1_gyro_z_mdps.8588+0x2>
   138d8:	b0 93 bc 22 	sts	0x22BC, r27	; 0x8022bc <s_twi1_gyro_1_gyro_z_mdps.8588+0x3>

			float rads_x = ((float)l_twi1_gyro_1_gyro_x_mdps * M_PI) / 180000.f;
   138dc:	6b 85       	ldd	r22, Y+11	; 0x0b
   138de:	7c 85       	ldd	r23, Y+12	; 0x0c
   138e0:	8d 85       	ldd	r24, Y+13	; 0x0d
   138e2:	9e 85       	ldd	r25, Y+14	; 0x0e
   138e4:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   138e8:	dc 01       	movw	r26, r24
   138ea:	cb 01       	movw	r24, r22
   138ec:	2b ed       	ldi	r18, 0xDB	; 219
   138ee:	3f e0       	ldi	r19, 0x0F	; 15
   138f0:	49 e4       	ldi	r20, 0x49	; 73
   138f2:	50 e4       	ldi	r21, 0x40	; 64
   138f4:	bc 01       	movw	r22, r24
   138f6:	cd 01       	movw	r24, r26
   138f8:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   138fc:	dc 01       	movw	r26, r24
   138fe:	cb 01       	movw	r24, r22
   13900:	20 e0       	ldi	r18, 0x00	; 0
   13902:	38 ec       	ldi	r19, 0xC8	; 200
   13904:	4f e2       	ldi	r20, 0x2F	; 47
   13906:	58 e4       	ldi	r21, 0x48	; 72
   13908:	bc 01       	movw	r22, r24
   1390a:	cd 01       	movw	r24, r26
   1390c:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   13910:	dc 01       	movw	r26, r24
   13912:	cb 01       	movw	r24, r22
   13914:	8f 8b       	std	Y+23, r24	; 0x17
   13916:	98 8f       	std	Y+24, r25	; 0x18
   13918:	a9 8f       	std	Y+25, r26	; 0x19
   1391a:	ba 8f       	std	Y+26, r27	; 0x1a
			float rads_y = ((float)l_twi1_gyro_1_gyro_y_mdps * M_PI) / 180000.f;
   1391c:	6f 85       	ldd	r22, Y+15	; 0x0f
   1391e:	78 89       	ldd	r23, Y+16	; 0x10
   13920:	89 89       	ldd	r24, Y+17	; 0x11
   13922:	9a 89       	ldd	r25, Y+18	; 0x12
   13924:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   13928:	dc 01       	movw	r26, r24
   1392a:	cb 01       	movw	r24, r22
   1392c:	2b ed       	ldi	r18, 0xDB	; 219
   1392e:	3f e0       	ldi	r19, 0x0F	; 15
   13930:	49 e4       	ldi	r20, 0x49	; 73
   13932:	50 e4       	ldi	r21, 0x40	; 64
   13934:	bc 01       	movw	r22, r24
   13936:	cd 01       	movw	r24, r26
   13938:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1393c:	dc 01       	movw	r26, r24
   1393e:	cb 01       	movw	r24, r22
   13940:	20 e0       	ldi	r18, 0x00	; 0
   13942:	38 ec       	ldi	r19, 0xC8	; 200
   13944:	4f e2       	ldi	r20, 0x2F	; 47
   13946:	58 e4       	ldi	r21, 0x48	; 72
   13948:	bc 01       	movw	r22, r24
   1394a:	cd 01       	movw	r24, r26
   1394c:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   13950:	dc 01       	movw	r26, r24
   13952:	cb 01       	movw	r24, r22
   13954:	8b 8f       	std	Y+27, r24	; 0x1b
   13956:	9c 8f       	std	Y+28, r25	; 0x1c
   13958:	ad 8f       	std	Y+29, r26	; 0x1d
   1395a:	be 8f       	std	Y+30, r27	; 0x1e
			float rads_z = ((float)l_twi1_gyro_1_gyro_z_mdps * M_PI) / 180000.f;
   1395c:	6b 89       	ldd	r22, Y+19	; 0x13
   1395e:	7c 89       	ldd	r23, Y+20	; 0x14
   13960:	8d 89       	ldd	r24, Y+21	; 0x15
   13962:	9e 89       	ldd	r25, Y+22	; 0x16
   13964:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   13968:	dc 01       	movw	r26, r24
   1396a:	cb 01       	movw	r24, r22
   1396c:	2b ed       	ldi	r18, 0xDB	; 219
   1396e:	3f e0       	ldi	r19, 0x0F	; 15
   13970:	49 e4       	ldi	r20, 0x49	; 73
   13972:	50 e4       	ldi	r21, 0x40	; 64
   13974:	bc 01       	movw	r22, r24
   13976:	cd 01       	movw	r24, r26
   13978:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1397c:	dc 01       	movw	r26, r24
   1397e:	cb 01       	movw	r24, r22
   13980:	20 e0       	ldi	r18, 0x00	; 0
   13982:	38 ec       	ldi	r19, 0xC8	; 200
   13984:	4f e2       	ldi	r20, 0x2F	; 47
   13986:	58 e4       	ldi	r21, 0x48	; 72
   13988:	bc 01       	movw	r22, r24
   1398a:	cd 01       	movw	r24, r26
   1398c:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   13990:	dc 01       	movw	r26, r24
   13992:	cb 01       	movw	r24, r22
   13994:	8f 8f       	std	Y+31, r24	; 0x1f
   13996:	98 a3       	std	Y+32, r25	; 0x20
   13998:	a9 a3       	std	Y+33, r26	; 0x21
   1399a:	ba a3       	std	Y+34, r27	; 0x22

			/* Remove old lines */
			task_twi2_lcd_line(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_center_x_X - (int8_t)(plot_gyro_radius * sin(s_rads_x)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_x)), 0);
   1399c:	89 85       	ldd	r24, Y+9	; 0x09
   1399e:	88 2f       	mov	r24, r24
   139a0:	90 e0       	ldi	r25, 0x00	; 0
   139a2:	09 2e       	mov	r0, r25
   139a4:	00 0c       	add	r0, r0
   139a6:	aa 0b       	sbc	r26, r26
   139a8:	bb 0b       	sbc	r27, r27
   139aa:	bc 01       	movw	r22, r24
   139ac:	cd 01       	movw	r24, r26
   139ae:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   139b2:	6b 01       	movw	r12, r22
   139b4:	7c 01       	movw	r14, r24
   139b6:	80 91 bd 22 	lds	r24, 0x22BD	; 0x8022bd <s_rads_x.8583>
   139ba:	90 91 be 22 	lds	r25, 0x22BE	; 0x8022be <s_rads_x.8583+0x1>
   139be:	a0 91 bf 22 	lds	r26, 0x22BF	; 0x8022bf <s_rads_x.8583+0x2>
   139c2:	b0 91 c0 22 	lds	r27, 0x22C0	; 0x8022c0 <s_rads_x.8583+0x3>
   139c6:	bc 01       	movw	r22, r24
   139c8:	cd 01       	movw	r24, r26
   139ca:	0f 94 09 26 	call	0x24c12	; 0x24c12 <cos>
   139ce:	dc 01       	movw	r26, r24
   139d0:	cb 01       	movw	r24, r22
   139d2:	9c 01       	movw	r18, r24
   139d4:	ad 01       	movw	r20, r26
   139d6:	c7 01       	movw	r24, r14
   139d8:	b6 01       	movw	r22, r12
   139da:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   139de:	dc 01       	movw	r26, r24
   139e0:	cb 01       	movw	r24, r22
   139e2:	bc 01       	movw	r22, r24
   139e4:	cd 01       	movw	r24, r26
   139e6:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   139ea:	dc 01       	movw	r26, r24
   139ec:	cb 01       	movw	r24, r22
   139ee:	98 2f       	mov	r25, r24
   139f0:	88 85       	ldd	r24, Y+8	; 0x08
   139f2:	18 2f       	mov	r17, r24
   139f4:	19 1b       	sub	r17, r25
   139f6:	89 85       	ldd	r24, Y+9	; 0x09
   139f8:	88 2f       	mov	r24, r24
   139fa:	90 e0       	ldi	r25, 0x00	; 0
   139fc:	09 2e       	mov	r0, r25
   139fe:	00 0c       	add	r0, r0
   13a00:	aa 0b       	sbc	r26, r26
   13a02:	bb 0b       	sbc	r27, r27
   13a04:	bc 01       	movw	r22, r24
   13a06:	cd 01       	movw	r24, r26
   13a08:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   13a0c:	6b 01       	movw	r12, r22
   13a0e:	7c 01       	movw	r14, r24
   13a10:	80 91 bd 22 	lds	r24, 0x22BD	; 0x8022bd <s_rads_x.8583>
   13a14:	90 91 be 22 	lds	r25, 0x22BE	; 0x8022be <s_rads_x.8583+0x1>
   13a18:	a0 91 bf 22 	lds	r26, 0x22BF	; 0x8022bf <s_rads_x.8583+0x2>
   13a1c:	b0 91 c0 22 	lds	r27, 0x22C0	; 0x8022c0 <s_rads_x.8583+0x3>
   13a20:	bc 01       	movw	r22, r24
   13a22:	cd 01       	movw	r24, r26
   13a24:	0f 94 10 29 	call	0x25220	; 0x25220 <sin>
   13a28:	dc 01       	movw	r26, r24
   13a2a:	cb 01       	movw	r24, r22
   13a2c:	9c 01       	movw	r18, r24
   13a2e:	ad 01       	movw	r20, r26
   13a30:	c7 01       	movw	r24, r14
   13a32:	b6 01       	movw	r22, r12
   13a34:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   13a38:	dc 01       	movw	r26, r24
   13a3a:	cb 01       	movw	r24, r22
   13a3c:	bc 01       	movw	r22, r24
   13a3e:	cd 01       	movw	r24, r26
   13a40:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   13a44:	dc 01       	movw	r26, r24
   13a46:	cb 01       	movw	r24, r22
   13a48:	98 2f       	mov	r25, r24
   13a4a:	8d 81       	ldd	r24, Y+5	; 0x05
   13a4c:	89 1b       	sub	r24, r25
   13a4e:	00 e0       	ldi	r16, 0x00	; 0
   13a50:	21 2f       	mov	r18, r17
   13a52:	48 2f       	mov	r20, r24
   13a54:	68 85       	ldd	r22, Y+8	; 0x08
   13a56:	8d 81       	ldd	r24, Y+5	; 0x05
   13a58:	0e 94 e2 89 	call	0x113c4	; 0x113c4 <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_center_x_Y + (int8_t)(plot_gyro_radius * sin(s_rads_y)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_y)), 0);
   13a5c:	89 85       	ldd	r24, Y+9	; 0x09
   13a5e:	88 2f       	mov	r24, r24
   13a60:	90 e0       	ldi	r25, 0x00	; 0
   13a62:	09 2e       	mov	r0, r25
   13a64:	00 0c       	add	r0, r0
   13a66:	aa 0b       	sbc	r26, r26
   13a68:	bb 0b       	sbc	r27, r27
   13a6a:	bc 01       	movw	r22, r24
   13a6c:	cd 01       	movw	r24, r26
   13a6e:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   13a72:	6b 01       	movw	r12, r22
   13a74:	7c 01       	movw	r14, r24
   13a76:	80 91 c1 22 	lds	r24, 0x22C1	; 0x8022c1 <s_rads_y.8584>
   13a7a:	90 91 c2 22 	lds	r25, 0x22C2	; 0x8022c2 <s_rads_y.8584+0x1>
   13a7e:	a0 91 c3 22 	lds	r26, 0x22C3	; 0x8022c3 <s_rads_y.8584+0x2>
   13a82:	b0 91 c4 22 	lds	r27, 0x22C4	; 0x8022c4 <s_rads_y.8584+0x3>
   13a86:	bc 01       	movw	r22, r24
   13a88:	cd 01       	movw	r24, r26
   13a8a:	0f 94 09 26 	call	0x24c12	; 0x24c12 <cos>
   13a8e:	dc 01       	movw	r26, r24
   13a90:	cb 01       	movw	r24, r22
   13a92:	9c 01       	movw	r18, r24
   13a94:	ad 01       	movw	r20, r26
   13a96:	c7 01       	movw	r24, r14
   13a98:	b6 01       	movw	r22, r12
   13a9a:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   13a9e:	dc 01       	movw	r26, r24
   13aa0:	cb 01       	movw	r24, r22
   13aa2:	bc 01       	movw	r22, r24
   13aa4:	cd 01       	movw	r24, r26
   13aa6:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   13aaa:	dc 01       	movw	r26, r24
   13aac:	cb 01       	movw	r24, r22
   13aae:	98 2f       	mov	r25, r24
   13ab0:	88 85       	ldd	r24, Y+8	; 0x08
   13ab2:	18 2f       	mov	r17, r24
   13ab4:	19 1b       	sub	r17, r25
   13ab6:	89 85       	ldd	r24, Y+9	; 0x09
   13ab8:	88 2f       	mov	r24, r24
   13aba:	90 e0       	ldi	r25, 0x00	; 0
   13abc:	09 2e       	mov	r0, r25
   13abe:	00 0c       	add	r0, r0
   13ac0:	aa 0b       	sbc	r26, r26
   13ac2:	bb 0b       	sbc	r27, r27
   13ac4:	bc 01       	movw	r22, r24
   13ac6:	cd 01       	movw	r24, r26
   13ac8:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   13acc:	6b 01       	movw	r12, r22
   13ace:	7c 01       	movw	r14, r24
   13ad0:	80 91 c1 22 	lds	r24, 0x22C1	; 0x8022c1 <s_rads_y.8584>
   13ad4:	90 91 c2 22 	lds	r25, 0x22C2	; 0x8022c2 <s_rads_y.8584+0x1>
   13ad8:	a0 91 c3 22 	lds	r26, 0x22C3	; 0x8022c3 <s_rads_y.8584+0x2>
   13adc:	b0 91 c4 22 	lds	r27, 0x22C4	; 0x8022c4 <s_rads_y.8584+0x3>
   13ae0:	bc 01       	movw	r22, r24
   13ae2:	cd 01       	movw	r24, r26
   13ae4:	0f 94 10 29 	call	0x25220	; 0x25220 <sin>
   13ae8:	dc 01       	movw	r26, r24
   13aea:	cb 01       	movw	r24, r22
   13aec:	9c 01       	movw	r18, r24
   13aee:	ad 01       	movw	r20, r26
   13af0:	c7 01       	movw	r24, r14
   13af2:	b6 01       	movw	r22, r12
   13af4:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   13af8:	dc 01       	movw	r26, r24
   13afa:	cb 01       	movw	r24, r22
   13afc:	bc 01       	movw	r22, r24
   13afe:	cd 01       	movw	r24, r26
   13b00:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   13b04:	dc 01       	movw	r26, r24
   13b06:	cb 01       	movw	r24, r22
   13b08:	98 2f       	mov	r25, r24
   13b0a:	8e 81       	ldd	r24, Y+6	; 0x06
   13b0c:	89 0f       	add	r24, r25
   13b0e:	00 e0       	ldi	r16, 0x00	; 0
   13b10:	21 2f       	mov	r18, r17
   13b12:	48 2f       	mov	r20, r24
   13b14:	68 85       	ldd	r22, Y+8	; 0x08
   13b16:	8e 81       	ldd	r24, Y+6	; 0x06
   13b18:	0e 94 e2 89 	call	0x113c4	; 0x113c4 <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_center_x_Z - (int8_t)(plot_gyro_radius * sin(s_rads_z)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_z)), 0);
   13b1c:	89 85       	ldd	r24, Y+9	; 0x09
   13b1e:	88 2f       	mov	r24, r24
   13b20:	90 e0       	ldi	r25, 0x00	; 0
   13b22:	09 2e       	mov	r0, r25
   13b24:	00 0c       	add	r0, r0
   13b26:	aa 0b       	sbc	r26, r26
   13b28:	bb 0b       	sbc	r27, r27
   13b2a:	bc 01       	movw	r22, r24
   13b2c:	cd 01       	movw	r24, r26
   13b2e:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   13b32:	6b 01       	movw	r12, r22
   13b34:	7c 01       	movw	r14, r24
   13b36:	80 91 c5 22 	lds	r24, 0x22C5	; 0x8022c5 <s_rads_z.8585>
   13b3a:	90 91 c6 22 	lds	r25, 0x22C6	; 0x8022c6 <s_rads_z.8585+0x1>
   13b3e:	a0 91 c7 22 	lds	r26, 0x22C7	; 0x8022c7 <s_rads_z.8585+0x2>
   13b42:	b0 91 c8 22 	lds	r27, 0x22C8	; 0x8022c8 <s_rads_z.8585+0x3>
   13b46:	bc 01       	movw	r22, r24
   13b48:	cd 01       	movw	r24, r26
   13b4a:	0f 94 09 26 	call	0x24c12	; 0x24c12 <cos>
   13b4e:	dc 01       	movw	r26, r24
   13b50:	cb 01       	movw	r24, r22
   13b52:	9c 01       	movw	r18, r24
   13b54:	ad 01       	movw	r20, r26
   13b56:	c7 01       	movw	r24, r14
   13b58:	b6 01       	movw	r22, r12
   13b5a:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   13b5e:	dc 01       	movw	r26, r24
   13b60:	cb 01       	movw	r24, r22
   13b62:	bc 01       	movw	r22, r24
   13b64:	cd 01       	movw	r24, r26
   13b66:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   13b6a:	dc 01       	movw	r26, r24
   13b6c:	cb 01       	movw	r24, r22
   13b6e:	98 2f       	mov	r25, r24
   13b70:	88 85       	ldd	r24, Y+8	; 0x08
   13b72:	18 2f       	mov	r17, r24
   13b74:	19 1b       	sub	r17, r25
   13b76:	89 85       	ldd	r24, Y+9	; 0x09
   13b78:	88 2f       	mov	r24, r24
   13b7a:	90 e0       	ldi	r25, 0x00	; 0
   13b7c:	09 2e       	mov	r0, r25
   13b7e:	00 0c       	add	r0, r0
   13b80:	aa 0b       	sbc	r26, r26
   13b82:	bb 0b       	sbc	r27, r27
   13b84:	bc 01       	movw	r22, r24
   13b86:	cd 01       	movw	r24, r26
   13b88:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   13b8c:	6b 01       	movw	r12, r22
   13b8e:	7c 01       	movw	r14, r24
   13b90:	80 91 c5 22 	lds	r24, 0x22C5	; 0x8022c5 <s_rads_z.8585>
   13b94:	90 91 c6 22 	lds	r25, 0x22C6	; 0x8022c6 <s_rads_z.8585+0x1>
   13b98:	a0 91 c7 22 	lds	r26, 0x22C7	; 0x8022c7 <s_rads_z.8585+0x2>
   13b9c:	b0 91 c8 22 	lds	r27, 0x22C8	; 0x8022c8 <s_rads_z.8585+0x3>
   13ba0:	bc 01       	movw	r22, r24
   13ba2:	cd 01       	movw	r24, r26
   13ba4:	0f 94 10 29 	call	0x25220	; 0x25220 <sin>
   13ba8:	dc 01       	movw	r26, r24
   13baa:	cb 01       	movw	r24, r22
   13bac:	9c 01       	movw	r18, r24
   13bae:	ad 01       	movw	r20, r26
   13bb0:	c7 01       	movw	r24, r14
   13bb2:	b6 01       	movw	r22, r12
   13bb4:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   13bb8:	dc 01       	movw	r26, r24
   13bba:	cb 01       	movw	r24, r22
   13bbc:	bc 01       	movw	r22, r24
   13bbe:	cd 01       	movw	r24, r26
   13bc0:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   13bc4:	dc 01       	movw	r26, r24
   13bc6:	cb 01       	movw	r24, r22
   13bc8:	98 2f       	mov	r25, r24
   13bca:	8f 81       	ldd	r24, Y+7	; 0x07
   13bcc:	89 1b       	sub	r24, r25
   13bce:	00 e0       	ldi	r16, 0x00	; 0
   13bd0:	21 2f       	mov	r18, r17
   13bd2:	48 2f       	mov	r20, r24
   13bd4:	68 85       	ldd	r22, Y+8	; 0x08
   13bd6:	8f 81       	ldd	r24, Y+7	; 0x07
   13bd8:	0e 94 e2 89 	call	0x113c4	; 0x113c4 <task_twi2_lcd_line>

			/* Draw new lines */
			task_twi2_lcd_line(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_center_x_X - (int8_t)(plot_gyro_radius * sin(  rads_x)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_x)), 1);
   13bdc:	89 85       	ldd	r24, Y+9	; 0x09
   13bde:	88 2f       	mov	r24, r24
   13be0:	90 e0       	ldi	r25, 0x00	; 0
   13be2:	09 2e       	mov	r0, r25
   13be4:	00 0c       	add	r0, r0
   13be6:	aa 0b       	sbc	r26, r26
   13be8:	bb 0b       	sbc	r27, r27
   13bea:	bc 01       	movw	r22, r24
   13bec:	cd 01       	movw	r24, r26
   13bee:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   13bf2:	6b 01       	movw	r12, r22
   13bf4:	7c 01       	movw	r14, r24
   13bf6:	8f 89       	ldd	r24, Y+23	; 0x17
   13bf8:	98 8d       	ldd	r25, Y+24	; 0x18
   13bfa:	a9 8d       	ldd	r26, Y+25	; 0x19
   13bfc:	ba 8d       	ldd	r27, Y+26	; 0x1a
   13bfe:	bc 01       	movw	r22, r24
   13c00:	cd 01       	movw	r24, r26
   13c02:	0f 94 09 26 	call	0x24c12	; 0x24c12 <cos>
   13c06:	dc 01       	movw	r26, r24
   13c08:	cb 01       	movw	r24, r22
   13c0a:	9c 01       	movw	r18, r24
   13c0c:	ad 01       	movw	r20, r26
   13c0e:	c7 01       	movw	r24, r14
   13c10:	b6 01       	movw	r22, r12
   13c12:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   13c16:	dc 01       	movw	r26, r24
   13c18:	cb 01       	movw	r24, r22
   13c1a:	bc 01       	movw	r22, r24
   13c1c:	cd 01       	movw	r24, r26
   13c1e:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   13c22:	dc 01       	movw	r26, r24
   13c24:	cb 01       	movw	r24, r22
   13c26:	98 2f       	mov	r25, r24
   13c28:	88 85       	ldd	r24, Y+8	; 0x08
   13c2a:	18 2f       	mov	r17, r24
   13c2c:	19 1b       	sub	r17, r25
   13c2e:	89 85       	ldd	r24, Y+9	; 0x09
   13c30:	88 2f       	mov	r24, r24
   13c32:	90 e0       	ldi	r25, 0x00	; 0
   13c34:	09 2e       	mov	r0, r25
   13c36:	00 0c       	add	r0, r0
   13c38:	aa 0b       	sbc	r26, r26
   13c3a:	bb 0b       	sbc	r27, r27
   13c3c:	bc 01       	movw	r22, r24
   13c3e:	cd 01       	movw	r24, r26
   13c40:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   13c44:	6b 01       	movw	r12, r22
   13c46:	7c 01       	movw	r14, r24
   13c48:	8f 89       	ldd	r24, Y+23	; 0x17
   13c4a:	98 8d       	ldd	r25, Y+24	; 0x18
   13c4c:	a9 8d       	ldd	r26, Y+25	; 0x19
   13c4e:	ba 8d       	ldd	r27, Y+26	; 0x1a
   13c50:	bc 01       	movw	r22, r24
   13c52:	cd 01       	movw	r24, r26
   13c54:	0f 94 10 29 	call	0x25220	; 0x25220 <sin>
   13c58:	dc 01       	movw	r26, r24
   13c5a:	cb 01       	movw	r24, r22
   13c5c:	9c 01       	movw	r18, r24
   13c5e:	ad 01       	movw	r20, r26
   13c60:	c7 01       	movw	r24, r14
   13c62:	b6 01       	movw	r22, r12
   13c64:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   13c68:	dc 01       	movw	r26, r24
   13c6a:	cb 01       	movw	r24, r22
   13c6c:	bc 01       	movw	r22, r24
   13c6e:	cd 01       	movw	r24, r26
   13c70:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   13c74:	dc 01       	movw	r26, r24
   13c76:	cb 01       	movw	r24, r22
   13c78:	98 2f       	mov	r25, r24
   13c7a:	8d 81       	ldd	r24, Y+5	; 0x05
   13c7c:	89 1b       	sub	r24, r25
   13c7e:	01 e0       	ldi	r16, 0x01	; 1
   13c80:	21 2f       	mov	r18, r17
   13c82:	48 2f       	mov	r20, r24
   13c84:	68 85       	ldd	r22, Y+8	; 0x08
   13c86:	8d 81       	ldd	r24, Y+5	; 0x05
   13c88:	0e 94 e2 89 	call	0x113c4	; 0x113c4 <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_center_x_Y + (int8_t)(plot_gyro_radius * sin(  rads_y)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_y)), 1);
   13c8c:	89 85       	ldd	r24, Y+9	; 0x09
   13c8e:	88 2f       	mov	r24, r24
   13c90:	90 e0       	ldi	r25, 0x00	; 0
   13c92:	09 2e       	mov	r0, r25
   13c94:	00 0c       	add	r0, r0
   13c96:	aa 0b       	sbc	r26, r26
   13c98:	bb 0b       	sbc	r27, r27
   13c9a:	bc 01       	movw	r22, r24
   13c9c:	cd 01       	movw	r24, r26
   13c9e:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   13ca2:	6b 01       	movw	r12, r22
   13ca4:	7c 01       	movw	r14, r24
   13ca6:	8b 8d       	ldd	r24, Y+27	; 0x1b
   13ca8:	9c 8d       	ldd	r25, Y+28	; 0x1c
   13caa:	ad 8d       	ldd	r26, Y+29	; 0x1d
   13cac:	be 8d       	ldd	r27, Y+30	; 0x1e
   13cae:	bc 01       	movw	r22, r24
   13cb0:	cd 01       	movw	r24, r26
   13cb2:	0f 94 09 26 	call	0x24c12	; 0x24c12 <cos>
   13cb6:	dc 01       	movw	r26, r24
   13cb8:	cb 01       	movw	r24, r22
   13cba:	9c 01       	movw	r18, r24
   13cbc:	ad 01       	movw	r20, r26
   13cbe:	c7 01       	movw	r24, r14
   13cc0:	b6 01       	movw	r22, r12
   13cc2:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   13cc6:	dc 01       	movw	r26, r24
   13cc8:	cb 01       	movw	r24, r22
   13cca:	bc 01       	movw	r22, r24
   13ccc:	cd 01       	movw	r24, r26
   13cce:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   13cd2:	dc 01       	movw	r26, r24
   13cd4:	cb 01       	movw	r24, r22
   13cd6:	98 2f       	mov	r25, r24
   13cd8:	88 85       	ldd	r24, Y+8	; 0x08
   13cda:	18 2f       	mov	r17, r24
   13cdc:	19 1b       	sub	r17, r25
   13cde:	89 85       	ldd	r24, Y+9	; 0x09
   13ce0:	88 2f       	mov	r24, r24
   13ce2:	90 e0       	ldi	r25, 0x00	; 0
   13ce4:	09 2e       	mov	r0, r25
   13ce6:	00 0c       	add	r0, r0
   13ce8:	aa 0b       	sbc	r26, r26
   13cea:	bb 0b       	sbc	r27, r27
   13cec:	bc 01       	movw	r22, r24
   13cee:	cd 01       	movw	r24, r26
   13cf0:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   13cf4:	6b 01       	movw	r12, r22
   13cf6:	7c 01       	movw	r14, r24
   13cf8:	8b 8d       	ldd	r24, Y+27	; 0x1b
   13cfa:	9c 8d       	ldd	r25, Y+28	; 0x1c
   13cfc:	ad 8d       	ldd	r26, Y+29	; 0x1d
   13cfe:	be 8d       	ldd	r27, Y+30	; 0x1e
   13d00:	bc 01       	movw	r22, r24
   13d02:	cd 01       	movw	r24, r26
   13d04:	0f 94 10 29 	call	0x25220	; 0x25220 <sin>
   13d08:	dc 01       	movw	r26, r24
   13d0a:	cb 01       	movw	r24, r22
   13d0c:	9c 01       	movw	r18, r24
   13d0e:	ad 01       	movw	r20, r26
   13d10:	c7 01       	movw	r24, r14
   13d12:	b6 01       	movw	r22, r12
   13d14:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   13d18:	dc 01       	movw	r26, r24
   13d1a:	cb 01       	movw	r24, r22
   13d1c:	bc 01       	movw	r22, r24
   13d1e:	cd 01       	movw	r24, r26
   13d20:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   13d24:	dc 01       	movw	r26, r24
   13d26:	cb 01       	movw	r24, r22
   13d28:	98 2f       	mov	r25, r24
   13d2a:	8e 81       	ldd	r24, Y+6	; 0x06
   13d2c:	89 0f       	add	r24, r25
   13d2e:	01 e0       	ldi	r16, 0x01	; 1
   13d30:	21 2f       	mov	r18, r17
   13d32:	48 2f       	mov	r20, r24
   13d34:	68 85       	ldd	r22, Y+8	; 0x08
   13d36:	8e 81       	ldd	r24, Y+6	; 0x06
   13d38:	0e 94 e2 89 	call	0x113c4	; 0x113c4 <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_center_x_Z - (int8_t)(plot_gyro_radius * sin(  rads_z)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_z)), 1);
   13d3c:	89 85       	ldd	r24, Y+9	; 0x09
   13d3e:	88 2f       	mov	r24, r24
   13d40:	90 e0       	ldi	r25, 0x00	; 0
   13d42:	09 2e       	mov	r0, r25
   13d44:	00 0c       	add	r0, r0
   13d46:	aa 0b       	sbc	r26, r26
   13d48:	bb 0b       	sbc	r27, r27
   13d4a:	bc 01       	movw	r22, r24
   13d4c:	cd 01       	movw	r24, r26
   13d4e:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   13d52:	6b 01       	movw	r12, r22
   13d54:	7c 01       	movw	r14, r24
   13d56:	8f 8d       	ldd	r24, Y+31	; 0x1f
   13d58:	98 a1       	ldd	r25, Y+32	; 0x20
   13d5a:	a9 a1       	ldd	r26, Y+33	; 0x21
   13d5c:	ba a1       	ldd	r27, Y+34	; 0x22
   13d5e:	bc 01       	movw	r22, r24
   13d60:	cd 01       	movw	r24, r26
   13d62:	0f 94 09 26 	call	0x24c12	; 0x24c12 <cos>
   13d66:	dc 01       	movw	r26, r24
   13d68:	cb 01       	movw	r24, r22
   13d6a:	9c 01       	movw	r18, r24
   13d6c:	ad 01       	movw	r20, r26
   13d6e:	c7 01       	movw	r24, r14
   13d70:	b6 01       	movw	r22, r12
   13d72:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   13d76:	dc 01       	movw	r26, r24
   13d78:	cb 01       	movw	r24, r22
   13d7a:	bc 01       	movw	r22, r24
   13d7c:	cd 01       	movw	r24, r26
   13d7e:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   13d82:	dc 01       	movw	r26, r24
   13d84:	cb 01       	movw	r24, r22
   13d86:	98 2f       	mov	r25, r24
   13d88:	88 85       	ldd	r24, Y+8	; 0x08
   13d8a:	18 2f       	mov	r17, r24
   13d8c:	19 1b       	sub	r17, r25
   13d8e:	89 85       	ldd	r24, Y+9	; 0x09
   13d90:	88 2f       	mov	r24, r24
   13d92:	90 e0       	ldi	r25, 0x00	; 0
   13d94:	09 2e       	mov	r0, r25
   13d96:	00 0c       	add	r0, r0
   13d98:	aa 0b       	sbc	r26, r26
   13d9a:	bb 0b       	sbc	r27, r27
   13d9c:	bc 01       	movw	r22, r24
   13d9e:	cd 01       	movw	r24, r26
   13da0:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   13da4:	6b 01       	movw	r12, r22
   13da6:	7c 01       	movw	r14, r24
   13da8:	8f 8d       	ldd	r24, Y+31	; 0x1f
   13daa:	98 a1       	ldd	r25, Y+32	; 0x20
   13dac:	a9 a1       	ldd	r26, Y+33	; 0x21
   13dae:	ba a1       	ldd	r27, Y+34	; 0x22
   13db0:	bc 01       	movw	r22, r24
   13db2:	cd 01       	movw	r24, r26
   13db4:	0f 94 10 29 	call	0x25220	; 0x25220 <sin>
   13db8:	dc 01       	movw	r26, r24
   13dba:	cb 01       	movw	r24, r22
   13dbc:	9c 01       	movw	r18, r24
   13dbe:	ad 01       	movw	r20, r26
   13dc0:	c7 01       	movw	r24, r14
   13dc2:	b6 01       	movw	r22, r12
   13dc4:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   13dc8:	dc 01       	movw	r26, r24
   13dca:	cb 01       	movw	r24, r22
   13dcc:	bc 01       	movw	r22, r24
   13dce:	cd 01       	movw	r24, r26
   13dd0:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   13dd4:	dc 01       	movw	r26, r24
   13dd6:	cb 01       	movw	r24, r22
   13dd8:	98 2f       	mov	r25, r24
   13dda:	8f 81       	ldd	r24, Y+7	; 0x07
   13ddc:	89 1b       	sub	r24, r25
   13dde:	01 e0       	ldi	r16, 0x01	; 1
   13de0:	21 2f       	mov	r18, r17
   13de2:	48 2f       	mov	r20, r24
   13de4:	68 85       	ldd	r22, Y+8	; 0x08
   13de6:	8f 81       	ldd	r24, Y+7	; 0x07
   13de8:	0e 94 e2 89 	call	0x113c4	; 0x113c4 <task_twi2_lcd_line>

			/* Store new set */
			s_rads_x = rads_x;
   13dec:	8f 89       	ldd	r24, Y+23	; 0x17
   13dee:	98 8d       	ldd	r25, Y+24	; 0x18
   13df0:	a9 8d       	ldd	r26, Y+25	; 0x19
   13df2:	ba 8d       	ldd	r27, Y+26	; 0x1a
   13df4:	80 93 bd 22 	sts	0x22BD, r24	; 0x8022bd <s_rads_x.8583>
   13df8:	90 93 be 22 	sts	0x22BE, r25	; 0x8022be <s_rads_x.8583+0x1>
   13dfc:	a0 93 bf 22 	sts	0x22BF, r26	; 0x8022bf <s_rads_x.8583+0x2>
   13e00:	b0 93 c0 22 	sts	0x22C0, r27	; 0x8022c0 <s_rads_x.8583+0x3>
			s_rads_y = rads_y;
   13e04:	8b 8d       	ldd	r24, Y+27	; 0x1b
   13e06:	9c 8d       	ldd	r25, Y+28	; 0x1c
   13e08:	ad 8d       	ldd	r26, Y+29	; 0x1d
   13e0a:	be 8d       	ldd	r27, Y+30	; 0x1e
   13e0c:	80 93 c1 22 	sts	0x22C1, r24	; 0x8022c1 <s_rads_y.8584>
   13e10:	90 93 c2 22 	sts	0x22C2, r25	; 0x8022c2 <s_rads_y.8584+0x1>
   13e14:	a0 93 c3 22 	sts	0x22C3, r26	; 0x8022c3 <s_rads_y.8584+0x2>
   13e18:	b0 93 c4 22 	sts	0x22C4, r27	; 0x8022c4 <s_rads_y.8584+0x3>
			s_rads_z = rads_z;
   13e1c:	8f 8d       	ldd	r24, Y+31	; 0x1f
   13e1e:	98 a1       	ldd	r25, Y+32	; 0x20
   13e20:	a9 a1       	ldd	r26, Y+33	; 0x21
   13e22:	ba a1       	ldd	r27, Y+34	; 0x22
   13e24:	80 93 c5 22 	sts	0x22C5, r24	; 0x8022c5 <s_rads_z.8585>
   13e28:	90 93 c6 22 	sts	0x22C6, r25	; 0x8022c6 <s_rads_z.8585+0x1>
   13e2c:	a0 93 c7 22 	sts	0x22C7, r26	; 0x8022c7 <s_rads_z.8585+0x2>
   13e30:	b0 93 c8 22 	sts	0x22C8, r27	; 0x8022c8 <s_rads_z.8585+0x3>
		}

		/* Calculate speed of rotation */
		if (g_pitch_tone_mode == 1) {
   13e34:	80 91 59 24 	lds	r24, 0x2459	; 0x802459 <g_pitch_tone_mode>
   13e38:	81 30       	cpi	r24, 0x01	; 1
   13e3a:	09 f0       	breq	.+2      	; 0x13e3e <task_twi2_lcd__gyro_gfxgyro+0x6a0>
   13e3c:	4c c0       	rjmp	.+152    	; 0x13ed6 <task_twi2_lcd__gyro_gfxgyro+0x738>
			int32_t speed = l_twi1_gyro_1_gyro_x_mdps + l_twi1_gyro_1_gyro_y_mdps + l_twi1_gyro_1_gyro_z_mdps;
   13e3e:	2b 85       	ldd	r18, Y+11	; 0x0b
   13e40:	3c 85       	ldd	r19, Y+12	; 0x0c
   13e42:	4d 85       	ldd	r20, Y+13	; 0x0d
   13e44:	5e 85       	ldd	r21, Y+14	; 0x0e
   13e46:	8f 85       	ldd	r24, Y+15	; 0x0f
   13e48:	98 89       	ldd	r25, Y+16	; 0x10
   13e4a:	a9 89       	ldd	r26, Y+17	; 0x11
   13e4c:	ba 89       	ldd	r27, Y+18	; 0x12
   13e4e:	28 0f       	add	r18, r24
   13e50:	39 1f       	adc	r19, r25
   13e52:	4a 1f       	adc	r20, r26
   13e54:	5b 1f       	adc	r21, r27
   13e56:	8b 89       	ldd	r24, Y+19	; 0x13
   13e58:	9c 89       	ldd	r25, Y+20	; 0x14
   13e5a:	ad 89       	ldd	r26, Y+21	; 0x15
   13e5c:	be 89       	ldd	r27, Y+22	; 0x16
   13e5e:	82 0f       	add	r24, r18
   13e60:	93 1f       	adc	r25, r19
   13e62:	a4 1f       	adc	r26, r20
   13e64:	b5 1f       	adc	r27, r21
   13e66:	89 83       	std	Y+1, r24	; 0x01
   13e68:	9a 83       	std	Y+2, r25	; 0x02
   13e6a:	ab 83       	std	Y+3, r26	; 0x03
   13e6c:	bc 83       	std	Y+4, r27	; 0x04
			if (speed < 0) {
   13e6e:	89 81       	ldd	r24, Y+1	; 0x01
   13e70:	9a 81       	ldd	r25, Y+2	; 0x02
   13e72:	ab 81       	ldd	r26, Y+3	; 0x03
   13e74:	bc 81       	ldd	r27, Y+4	; 0x04
   13e76:	bb 23       	and	r27, r27
   13e78:	7c f4       	brge	.+30     	; 0x13e98 <task_twi2_lcd__gyro_gfxgyro+0x6fa>
				speed = -speed;
   13e7a:	89 81       	ldd	r24, Y+1	; 0x01
   13e7c:	9a 81       	ldd	r25, Y+2	; 0x02
   13e7e:	ab 81       	ldd	r26, Y+3	; 0x03
   13e80:	bc 81       	ldd	r27, Y+4	; 0x04
   13e82:	b0 95       	com	r27
   13e84:	a0 95       	com	r26
   13e86:	90 95       	com	r25
   13e88:	81 95       	neg	r24
   13e8a:	9f 4f       	sbci	r25, 0xFF	; 255
   13e8c:	af 4f       	sbci	r26, 0xFF	; 255
   13e8e:	bf 4f       	sbci	r27, 0xFF	; 255
   13e90:	89 83       	std	Y+1, r24	; 0x01
   13e92:	9a 83       	std	Y+2, r25	; 0x02
   13e94:	ab 83       	std	Y+3, r26	; 0x03
   13e96:	bc 83       	std	Y+4, r27	; 0x04
			}
			if (speed > 400) {
   13e98:	89 81       	ldd	r24, Y+1	; 0x01
   13e9a:	9a 81       	ldd	r25, Y+2	; 0x02
   13e9c:	ab 81       	ldd	r26, Y+3	; 0x03
   13e9e:	bc 81       	ldd	r27, Y+4	; 0x04
   13ea0:	81 39       	cpi	r24, 0x91	; 145
   13ea2:	91 40       	sbci	r25, 0x01	; 1
   13ea4:	a1 05       	cpc	r26, r1
   13ea6:	b1 05       	cpc	r27, r1
   13ea8:	b4 f0       	brlt	.+44     	; 0x13ed6 <task_twi2_lcd__gyro_gfxgyro+0x738>
				twi2_set_beep(18 + (uint8_t)(speed / 700), 10);
   13eaa:	89 81       	ldd	r24, Y+1	; 0x01
   13eac:	9a 81       	ldd	r25, Y+2	; 0x02
   13eae:	ab 81       	ldd	r26, Y+3	; 0x03
   13eb0:	bc 81       	ldd	r27, Y+4	; 0x04
   13eb2:	2c eb       	ldi	r18, 0xBC	; 188
   13eb4:	32 e0       	ldi	r19, 0x02	; 2
   13eb6:	40 e0       	ldi	r20, 0x00	; 0
   13eb8:	50 e0       	ldi	r21, 0x00	; 0
   13eba:	bc 01       	movw	r22, r24
   13ebc:	cd 01       	movw	r24, r26
   13ebe:	0f 94 20 2e 	call	0x25c40	; 0x25c40 <__divmodsi4>
   13ec2:	da 01       	movw	r26, r20
   13ec4:	c9 01       	movw	r24, r18
   13ec6:	8e 5e       	subi	r24, 0xEE	; 238
   13ec8:	6a e0       	ldi	r22, 0x0A	; 10
   13eca:	0e 94 49 66 	call	0xcc92	; 0xcc92 <twi2_set_beep>
				yield_ms(125);
   13ece:	8d e7       	ldi	r24, 0x7D	; 125
   13ed0:	90 e0       	ldi	r25, 0x00	; 0
   13ed2:	0e 94 f6 f1 	call	0x1e3ec	; 0x1e3ec <yield_ms>
			}
		}
	}
}
   13ed6:	00 00       	nop
   13ed8:	a2 96       	adiw	r28, 0x22	; 34
   13eda:	cd bf       	out	0x3d, r28	; 61
   13edc:	de bf       	out	0x3e, r29	; 62
   13ede:	df 91       	pop	r29
   13ee0:	cf 91       	pop	r28
   13ee2:	1f 91       	pop	r17
   13ee4:	0f 91       	pop	r16
   13ee6:	ff 90       	pop	r15
   13ee8:	ef 90       	pop	r14
   13eea:	df 90       	pop	r13
   13eec:	cf 90       	pop	r12
   13eee:	08 95       	ret

00013ef0 <task_twi2_lcd__gyro_beepvario>:

void task_twi2_lcd__gyro_beepvario(void)
{
   13ef0:	ef 92       	push	r14
   13ef2:	ff 92       	push	r15
   13ef4:	0f 93       	push	r16
   13ef6:	1f 93       	push	r17
   13ef8:	cf 93       	push	r28
   13efa:	df 93       	push	r29
   13efc:	cd b7       	in	r28, 0x3d	; 61
   13efe:	de b7       	in	r29, 0x3e	; 62
   13f00:	2d 97       	sbiw	r28, 0x0d	; 13
   13f02:	cd bf       	out	0x3d, r28	; 61
   13f04:	de bf       	out	0x3e, r29	; 62
	static uint32_t s_twi1_baro_p_100 = 100000UL;

	if (twi2_waitUntilReady(false)) {
   13f06:	80 e0       	ldi	r24, 0x00	; 0
   13f08:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   13f0c:	88 23       	and	r24, r24
   13f0e:	09 f4       	brne	.+2      	; 0x13f12 <task_twi2_lcd__gyro_beepvario+0x22>
   13f10:	80 c0       	rjmp	.+256    	; 0x14012 <task_twi2_lcd__gyro_beepvario+0x122>
		/* Calculate variometer */
		int32_t l_twi1_baro_p_100;

		/* Get up-to-date global data */
		{
			irqflags_t flags			= cpu_irq_save();
   13f12:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
   13f16:	8d 83       	std	Y+5, r24	; 0x05
			l_twi1_baro_p_100			= g_twi1_baro_p_100;
   13f18:	80 91 8c 28 	lds	r24, 0x288C	; 0x80288c <g_twi1_baro_p_100>
   13f1c:	90 91 8d 28 	lds	r25, 0x288D	; 0x80288d <g_twi1_baro_p_100+0x1>
   13f20:	a0 91 8e 28 	lds	r26, 0x288E	; 0x80288e <g_twi1_baro_p_100+0x2>
   13f24:	b0 91 8f 28 	lds	r27, 0x288F	; 0x80288f <g_twi1_baro_p_100+0x3>
   13f28:	8e 83       	std	Y+6, r24	; 0x06
   13f2a:	9f 83       	std	Y+7, r25	; 0x07
   13f2c:	a8 87       	std	Y+8, r26	; 0x08
   13f2e:	b9 87       	std	Y+9, r27	; 0x09
			cpu_irq_restore(flags);
   13f30:	8d 81       	ldd	r24, Y+5	; 0x05
   13f32:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
		}

		/* Calculate variometer tone */
		if (g_pitch_tone_mode == 2) {
   13f36:	80 91 59 24 	lds	r24, 0x2459	; 0x802459 <g_pitch_tone_mode>
   13f3a:	82 30       	cpi	r24, 0x02	; 2
   13f3c:	09 f0       	breq	.+2      	; 0x13f40 <task_twi2_lcd__gyro_beepvario+0x50>
   13f3e:	5d c0       	rjmp	.+186    	; 0x13ffa <task_twi2_lcd__gyro_beepvario+0x10a>
			int32_t vario = g_twi1_baro_p_100 - s_twi1_baro_p_100;
   13f40:	80 91 8c 28 	lds	r24, 0x288C	; 0x80288c <g_twi1_baro_p_100>
   13f44:	90 91 8d 28 	lds	r25, 0x288D	; 0x80288d <g_twi1_baro_p_100+0x1>
   13f48:	a0 91 8e 28 	lds	r26, 0x288E	; 0x80288e <g_twi1_baro_p_100+0x2>
   13f4c:	b0 91 8f 28 	lds	r27, 0x288F	; 0x80288f <g_twi1_baro_p_100+0x3>
   13f50:	9c 01       	movw	r18, r24
   13f52:	ad 01       	movw	r20, r26
   13f54:	80 91 0b 20 	lds	r24, 0x200B	; 0x80200b <s_twi1_baro_p_100.8600>
   13f58:	90 91 0c 20 	lds	r25, 0x200C	; 0x80200c <s_twi1_baro_p_100.8600+0x1>
   13f5c:	a0 91 0d 20 	lds	r26, 0x200D	; 0x80200d <s_twi1_baro_p_100.8600+0x2>
   13f60:	b0 91 0e 20 	lds	r27, 0x200E	; 0x80200e <s_twi1_baro_p_100.8600+0x3>
   13f64:	79 01       	movw	r14, r18
   13f66:	8a 01       	movw	r16, r20
   13f68:	e8 1a       	sub	r14, r24
   13f6a:	f9 0a       	sbc	r15, r25
   13f6c:	0a 0b       	sbc	r16, r26
   13f6e:	1b 0b       	sbc	r17, r27
   13f70:	d8 01       	movw	r26, r16
   13f72:	c7 01       	movw	r24, r14
   13f74:	8a 87       	std	Y+10, r24	; 0x0a
   13f76:	9b 87       	std	Y+11, r25	; 0x0b
   13f78:	ac 87       	std	Y+12, r26	; 0x0c
   13f7a:	bd 87       	std	Y+13, r27	; 0x0d
			uint32_t pitch = 100 - vario;
   13f7c:	24 e6       	ldi	r18, 0x64	; 100
   13f7e:	30 e0       	ldi	r19, 0x00	; 0
   13f80:	40 e0       	ldi	r20, 0x00	; 0
   13f82:	50 e0       	ldi	r21, 0x00	; 0
   13f84:	8a 85       	ldd	r24, Y+10	; 0x0a
   13f86:	9b 85       	ldd	r25, Y+11	; 0x0b
   13f88:	ac 85       	ldd	r26, Y+12	; 0x0c
   13f8a:	bd 85       	ldd	r27, Y+13	; 0x0d
   13f8c:	79 01       	movw	r14, r18
   13f8e:	8a 01       	movw	r16, r20
   13f90:	e8 1a       	sub	r14, r24
   13f92:	f9 0a       	sbc	r15, r25
   13f94:	0a 0b       	sbc	r16, r26
   13f96:	1b 0b       	sbc	r17, r27
   13f98:	d8 01       	movw	r26, r16
   13f9a:	c7 01       	movw	r24, r14
   13f9c:	89 83       	std	Y+1, r24	; 0x01
   13f9e:	9a 83       	std	Y+2, r25	; 0x02
   13fa0:	ab 83       	std	Y+3, r26	; 0x03
   13fa2:	bc 83       	std	Y+4, r27	; 0x04

			if (pitch < 10) {
   13fa4:	89 81       	ldd	r24, Y+1	; 0x01
   13fa6:	9a 81       	ldd	r25, Y+2	; 0x02
   13fa8:	ab 81       	ldd	r26, Y+3	; 0x03
   13faa:	bc 81       	ldd	r27, Y+4	; 0x04
   13fac:	0a 97       	sbiw	r24, 0x0a	; 10
   13fae:	a1 05       	cpc	r26, r1
   13fb0:	b1 05       	cpc	r27, r1
   13fb2:	48 f4       	brcc	.+18     	; 0x13fc6 <task_twi2_lcd__gyro_beepvario+0xd6>
				pitch = 10;
   13fb4:	8a e0       	ldi	r24, 0x0A	; 10
   13fb6:	90 e0       	ldi	r25, 0x00	; 0
   13fb8:	a0 e0       	ldi	r26, 0x00	; 0
   13fba:	b0 e0       	ldi	r27, 0x00	; 0
   13fbc:	89 83       	std	Y+1, r24	; 0x01
   13fbe:	9a 83       	std	Y+2, r25	; 0x02
   13fc0:	ab 83       	std	Y+3, r26	; 0x03
   13fc2:	bc 83       	std	Y+4, r27	; 0x04
   13fc4:	12 c0       	rjmp	.+36     	; 0x13fea <task_twi2_lcd__gyro_beepvario+0xfa>
			} else if (pitch > 255) {
   13fc6:	89 81       	ldd	r24, Y+1	; 0x01
   13fc8:	9a 81       	ldd	r25, Y+2	; 0x02
   13fca:	ab 81       	ldd	r26, Y+3	; 0x03
   13fcc:	bc 81       	ldd	r27, Y+4	; 0x04
   13fce:	8f 3f       	cpi	r24, 0xFF	; 255
   13fd0:	91 05       	cpc	r25, r1
   13fd2:	a1 05       	cpc	r26, r1
   13fd4:	b1 05       	cpc	r27, r1
   13fd6:	49 f0       	breq	.+18     	; 0x13fea <task_twi2_lcd__gyro_beepvario+0xfa>
   13fd8:	40 f0       	brcs	.+16     	; 0x13fea <task_twi2_lcd__gyro_beepvario+0xfa>
				pitch = 255;
   13fda:	8f ef       	ldi	r24, 0xFF	; 255
   13fdc:	90 e0       	ldi	r25, 0x00	; 0
   13fde:	a0 e0       	ldi	r26, 0x00	; 0
   13fe0:	b0 e0       	ldi	r27, 0x00	; 0
   13fe2:	89 83       	std	Y+1, r24	; 0x01
   13fe4:	9a 83       	std	Y+2, r25	; 0x02
   13fe6:	ab 83       	std	Y+3, r26	; 0x03
   13fe8:	bc 83       	std	Y+4, r27	; 0x04
			}

			twi2_set_beep(pitch, 10);
   13fea:	89 81       	ldd	r24, Y+1	; 0x01
   13fec:	6a e0       	ldi	r22, 0x0A	; 10
   13fee:	0e 94 49 66 	call	0xcc92	; 0xcc92 <twi2_set_beep>
			yield_ms(125);
   13ff2:	8d e7       	ldi	r24, 0x7D	; 125
   13ff4:	90 e0       	ldi	r25, 0x00	; 0
   13ff6:	0e 94 f6 f1 	call	0x1e3ec	; 0x1e3ec <yield_ms>
		}

		/* Update static value */
		s_twi1_baro_p_100 = l_twi1_baro_p_100;
   13ffa:	8e 81       	ldd	r24, Y+6	; 0x06
   13ffc:	9f 81       	ldd	r25, Y+7	; 0x07
   13ffe:	a8 85       	ldd	r26, Y+8	; 0x08
   14000:	b9 85       	ldd	r27, Y+9	; 0x09
   14002:	80 93 0b 20 	sts	0x200B, r24	; 0x80200b <s_twi1_baro_p_100.8600>
   14006:	90 93 0c 20 	sts	0x200C, r25	; 0x80200c <s_twi1_baro_p_100.8600+0x1>
   1400a:	a0 93 0d 20 	sts	0x200D, r26	; 0x80200d <s_twi1_baro_p_100.8600+0x2>
   1400e:	b0 93 0e 20 	sts	0x200E, r27	; 0x80200e <s_twi1_baro_p_100.8600+0x3>
	}
}
   14012:	00 00       	nop
   14014:	2d 96       	adiw	r28, 0x0d	; 13
   14016:	cd bf       	out	0x3d, r28	; 61
   14018:	de bf       	out	0x3e, r29	; 62
   1401a:	df 91       	pop	r29
   1401c:	cf 91       	pop	r28
   1401e:	1f 91       	pop	r17
   14020:	0f 91       	pop	r16
   14022:	ff 90       	pop	r15
   14024:	ef 90       	pop	r14
   14026:	08 95       	ret

00014028 <task_twi2_lcd__gyro>:

void task_twi2_lcd__gyro(void)
{
   14028:	cf 93       	push	r28
   1402a:	df 93       	push	r29
   1402c:	cd b7       	in	r28, 0x3d	; 61
   1402e:	de b7       	in	r29, 0x3e	; 62
	/* Mag lines */
	task_twi2_lcd__gyro_gfxmag();
   14030:	0e 94 42 97 	call	0x12e84	; 0x12e84 <task_twi2_lcd__gyro_gfxmag>

	/* Accel lines */
	task_twi2_lcd__gyro_gfxaccel();
   14034:	46 da       	rcall	.-2932   	; 0x134c2 <task_twi2_lcd__gyro_gfxaccel>
   14036:	b3 db       	rcall	.-2202   	; 0x1379e <task_twi2_lcd__gyro_gfxgyro>
   14038:	5b df       	rcall	.-330    	; 0x13ef0 <task_twi2_lcd__gyro_beepvario>
   1403a:	00 00       	nop
   1403c:	df 91       	pop	r29
   1403e:	cf 91       	pop	r28
   14040:	08 95       	ret

00014042 <task_twi2_lcd__baro>:
   14042:	0f 93       	push	r16
   14044:	1f 93       	push	r17
   14046:	cf 93       	push	r28
   14048:	df 93       	push	r29
   1404a:	00 d0       	rcall	.+0      	; 0x1404c <task_twi2_lcd__baro+0xa>
   1404c:	00 d0       	rcall	.+0      	; 0x1404e <task_twi2_lcd__baro+0xc>
   1404e:	cd b7       	in	r28, 0x3d	; 61
   14050:	de b7       	in	r29, 0x3e	; 62
   14052:	8e 83       	std	Y+6, r24	; 0x06
   14054:	80 e0       	ldi	r24, 0x00	; 0
   14056:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   1405a:	88 23       	and	r24, r24
   1405c:	09 f4       	brne	.+2      	; 0x14060 <task_twi2_lcd__baro+0x1e>
   1405e:	5d c0       	rjmp	.+186    	; 0x1411a <task_twi2_lcd__baro+0xd8>
   14060:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
   14064:	8d 83       	std	Y+5, r24	; 0x05
   14066:	80 91 21 29 	lds	r24, 0x2921	; 0x802921 <g_qnh_p_h_100>
   1406a:	90 91 22 29 	lds	r25, 0x2922	; 0x802922 <g_qnh_p_h_100+0x1>
   1406e:	a0 91 23 29 	lds	r26, 0x2923	; 0x802923 <g_qnh_p_h_100+0x2>
   14072:	b0 91 24 29 	lds	r27, 0x2924	; 0x802924 <g_qnh_p_h_100+0x3>
   14076:	89 83       	std	Y+1, r24	; 0x01
   14078:	9a 83       	std	Y+2, r25	; 0x02
   1407a:	ab 83       	std	Y+3, r26	; 0x03
   1407c:	bc 83       	std	Y+4, r27	; 0x04
   1407e:	89 81       	ldd	r24, Y+1	; 0x01
   14080:	9a 81       	ldd	r25, Y+2	; 0x02
   14082:	ab 81       	ldd	r26, Y+3	; 0x03
   14084:	bc 81       	ldd	r27, Y+4	; 0x04
   14086:	89 2b       	or	r24, r25
   14088:	8a 2b       	or	r24, r26
   1408a:	8b 2b       	or	r24, r27
   1408c:	61 f4       	brne	.+24     	; 0x140a6 <task_twi2_lcd__baro+0x64>
   1408e:	80 91 8c 28 	lds	r24, 0x288C	; 0x80288c <g_twi1_baro_p_100>
   14092:	90 91 8d 28 	lds	r25, 0x288D	; 0x80288d <g_twi1_baro_p_100+0x1>
   14096:	a0 91 8e 28 	lds	r26, 0x288E	; 0x80288e <g_twi1_baro_p_100+0x2>
   1409a:	b0 91 8f 28 	lds	r27, 0x288F	; 0x80288f <g_twi1_baro_p_100+0x3>
   1409e:	89 83       	std	Y+1, r24	; 0x01
   140a0:	9a 83       	std	Y+2, r25	; 0x02
   140a2:	ab 83       	std	Y+3, r26	; 0x03
   140a4:	bc 83       	std	Y+4, r27	; 0x04
   140a6:	8d 81       	ldd	r24, Y+5	; 0x05
   140a8:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
   140ac:	20 91 c9 22 	lds	r18, 0x22C9	; 0x8022c9 <s_twi1_baro_p_h_100.8611>
   140b0:	30 91 ca 22 	lds	r19, 0x22CA	; 0x8022ca <s_twi1_baro_p_h_100.8611+0x1>
   140b4:	40 91 cb 22 	lds	r20, 0x22CB	; 0x8022cb <s_twi1_baro_p_h_100.8611+0x2>
   140b8:	50 91 cc 22 	lds	r21, 0x22CC	; 0x8022cc <s_twi1_baro_p_h_100.8611+0x3>
   140bc:	89 81       	ldd	r24, Y+1	; 0x01
   140be:	9a 81       	ldd	r25, Y+2	; 0x02
   140c0:	ab 81       	ldd	r26, Y+3	; 0x03
   140c2:	bc 81       	ldd	r27, Y+4	; 0x04
   140c4:	28 17       	cp	r18, r24
   140c6:	39 07       	cpc	r19, r25
   140c8:	4a 07       	cpc	r20, r26
   140ca:	5b 07       	cpc	r21, r27
   140cc:	31 f1       	breq	.+76     	; 0x1411a <task_twi2_lcd__baro+0xd8>
   140ce:	89 81       	ldd	r24, Y+1	; 0x01
   140d0:	9a 81       	ldd	r25, Y+2	; 0x02
   140d2:	ab 81       	ldd	r26, Y+3	; 0x03
   140d4:	bc 81       	ldd	r27, Y+4	; 0x04
   140d6:	80 93 c9 22 	sts	0x22C9, r24	; 0x8022c9 <s_twi1_baro_p_h_100.8611>
   140da:	90 93 ca 22 	sts	0x22CA, r25	; 0x8022ca <s_twi1_baro_p_h_100.8611+0x1>
   140de:	a0 93 cb 22 	sts	0x22CB, r26	; 0x8022cb <s_twi1_baro_p_h_100.8611+0x2>
   140e2:	b0 93 cc 22 	sts	0x22CC, r27	; 0x8022cc <s_twi1_baro_p_h_100.8611+0x3>
   140e6:	69 81       	ldd	r22, Y+1	; 0x01
   140e8:	7a 81       	ldd	r23, Y+2	; 0x02
   140ea:	8b 81       	ldd	r24, Y+3	; 0x03
   140ec:	9c 81       	ldd	r25, Y+4	; 0x04
   140ee:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   140f2:	dc 01       	movw	r26, r24
   140f4:	cb 01       	movw	r24, r22
   140f6:	20 e0       	ldi	r18, 0x00	; 0
   140f8:	30 e0       	ldi	r19, 0x00	; 0
   140fa:	48 ec       	ldi	r20, 0xC8	; 200
   140fc:	52 e4       	ldi	r21, 0x42	; 66
   140fe:	bc 01       	movw	r22, r24
   14100:	cd 01       	movw	r24, r26
   14102:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   14106:	dc 01       	movw	r26, r24
   14108:	cb 01       	movw	r24, r22
   1410a:	06 eb       	ldi	r16, 0xB6	; 182
   1410c:	18 e3       	ldi	r17, 0x38	; 56
   1410e:	9c 01       	movw	r18, r24
   14110:	ad 01       	movw	r20, r26
   14112:	68 e7       	ldi	r22, 0x78	; 120
   14114:	8e 81       	ldd	r24, Y+6	; 0x06
   14116:	0e 94 a3 90 	call	0x12146	; 0x12146 <task_twi2_lcd_print_format_float_P>
   1411a:	00 00       	nop
   1411c:	26 96       	adiw	r28, 0x06	; 6
   1411e:	cd bf       	out	0x3d, r28	; 61
   14120:	de bf       	out	0x3e, r29	; 62
   14122:	df 91       	pop	r29
   14124:	cf 91       	pop	r28
   14126:	1f 91       	pop	r17
   14128:	0f 91       	pop	r16
   1412a:	08 95       	ret

0001412c <task_twi2_lcd__environment>:
   1412c:	0f 93       	push	r16
   1412e:	1f 93       	push	r17
   14130:	cf 93       	push	r28
   14132:	df 93       	push	r29
   14134:	00 d0       	rcall	.+0      	; 0x14136 <task_twi2_lcd__environment+0xa>
   14136:	00 d0       	rcall	.+0      	; 0x14138 <task_twi2_lcd__environment+0xc>
   14138:	cd b7       	in	r28, 0x3d	; 61
   1413a:	de b7       	in	r29, 0x3e	; 62
   1413c:	8e 83       	std	Y+6, r24	; 0x06
   1413e:	80 e0       	ldi	r24, 0x00	; 0
   14140:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   14144:	88 23       	and	r24, r24
   14146:	09 f4       	brne	.+2      	; 0x1414a <task_twi2_lcd__environment+0x1e>
   14148:	75 c0       	rjmp	.+234    	; 0x14234 <task_twi2_lcd__environment+0x108>
   1414a:	0e 94 45 5d 	call	0xba8a	; 0xba8a <cpu_irq_save>
   1414e:	89 83       	std	Y+1, r24	; 0x01
   14150:	80 91 1a 29 	lds	r24, 0x291A	; 0x80291a <g_env_temp_deg_100>
   14154:	90 91 1b 29 	lds	r25, 0x291B	; 0x80291b <g_env_temp_deg_100+0x1>
   14158:	8a 83       	std	Y+2, r24	; 0x02
   1415a:	9b 83       	std	Y+3, r25	; 0x03
   1415c:	80 91 1c 29 	lds	r24, 0x291C	; 0x80291c <g_env_hygro_RH_100>
   14160:	90 91 1d 29 	lds	r25, 0x291D	; 0x80291d <g_env_hygro_RH_100+0x1>
   14164:	8c 83       	std	Y+4, r24	; 0x04
   14166:	9d 83       	std	Y+5, r25	; 0x05
   14168:	89 81       	ldd	r24, Y+1	; 0x01
   1416a:	0e 94 55 5d 	call	0xbaaa	; 0xbaaa <cpu_irq_restore>
   1416e:	20 91 cd 22 	lds	r18, 0x22CD	; 0x8022cd <s_env_temp_deg_100.8617>
   14172:	30 91 ce 22 	lds	r19, 0x22CE	; 0x8022ce <s_env_temp_deg_100.8617+0x1>
   14176:	8a 81       	ldd	r24, Y+2	; 0x02
   14178:	9b 81       	ldd	r25, Y+3	; 0x03
   1417a:	28 17       	cp	r18, r24
   1417c:	39 07       	cpc	r19, r25
   1417e:	21 f1       	breq	.+72     	; 0x141c8 <task_twi2_lcd__environment+0x9c>
   14180:	8a 81       	ldd	r24, Y+2	; 0x02
   14182:	9b 81       	ldd	r25, Y+3	; 0x03
   14184:	80 93 cd 22 	sts	0x22CD, r24	; 0x8022cd <s_env_temp_deg_100.8617>
   14188:	90 93 ce 22 	sts	0x22CE, r25	; 0x8022ce <s_env_temp_deg_100.8617+0x1>
   1418c:	8a 81       	ldd	r24, Y+2	; 0x02
   1418e:	9b 81       	ldd	r25, Y+3	; 0x03
   14190:	09 2e       	mov	r0, r25
   14192:	00 0c       	add	r0, r0
   14194:	aa 0b       	sbc	r26, r26
   14196:	bb 0b       	sbc	r27, r27
   14198:	bc 01       	movw	r22, r24
   1419a:	cd 01       	movw	r24, r26
   1419c:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   141a0:	dc 01       	movw	r26, r24
   141a2:	cb 01       	movw	r24, r22
   141a4:	20 e0       	ldi	r18, 0x00	; 0
   141a6:	30 e0       	ldi	r19, 0x00	; 0
   141a8:	48 ec       	ldi	r20, 0xC8	; 200
   141aa:	52 e4       	ldi	r21, 0x42	; 66
   141ac:	bc 01       	movw	r22, r24
   141ae:	cd 01       	movw	r24, r26
   141b0:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   141b4:	dc 01       	movw	r26, r24
   141b6:	cb 01       	movw	r24, r22
   141b8:	0f ea       	ldi	r16, 0xAF	; 175
   141ba:	18 e3       	ldi	r17, 0x38	; 56
   141bc:	9c 01       	movw	r18, r24
   141be:	ad 01       	movw	r20, r26
   141c0:	6a e5       	ldi	r22, 0x5A	; 90
   141c2:	8e 81       	ldd	r24, Y+6	; 0x06
   141c4:	0e 94 a3 90 	call	0x12146	; 0x12146 <task_twi2_lcd_print_format_float_P>
   141c8:	20 91 cf 22 	lds	r18, 0x22CF	; 0x8022cf <s_env_hygro_RH_100.8618>
   141cc:	30 91 d0 22 	lds	r19, 0x22D0	; 0x8022d0 <s_env_hygro_RH_100.8618+0x1>
   141d0:	8c 81       	ldd	r24, Y+4	; 0x04
   141d2:	9d 81       	ldd	r25, Y+5	; 0x05
   141d4:	28 17       	cp	r18, r24
   141d6:	39 07       	cpc	r19, r25
   141d8:	69 f1       	breq	.+90     	; 0x14234 <task_twi2_lcd__environment+0x108>
   141da:	8c 81       	ldd	r24, Y+4	; 0x04
   141dc:	9d 81       	ldd	r25, Y+5	; 0x05
   141de:	80 93 cf 22 	sts	0x22CF, r24	; 0x8022cf <s_env_hygro_RH_100.8618>
   141e2:	90 93 d0 22 	sts	0x22D0, r25	; 0x8022d0 <s_env_hygro_RH_100.8618+0x1>
   141e6:	8c 81       	ldd	r24, Y+4	; 0x04
   141e8:	9d 81       	ldd	r25, Y+5	; 0x05
   141ea:	99 23       	and	r25, r25
   141ec:	1c f1       	brlt	.+70     	; 0x14234 <task_twi2_lcd__environment+0x108>
   141ee:	8c 81       	ldd	r24, Y+4	; 0x04
   141f0:	9d 81       	ldd	r25, Y+5	; 0x05
   141f2:	80 31       	cpi	r24, 0x10	; 16
   141f4:	97 42       	sbci	r25, 0x27	; 39
   141f6:	f4 f4       	brge	.+60     	; 0x14234 <task_twi2_lcd__environment+0x108>
   141f8:	8c 81       	ldd	r24, Y+4	; 0x04
   141fa:	9d 81       	ldd	r25, Y+5	; 0x05
   141fc:	09 2e       	mov	r0, r25
   141fe:	00 0c       	add	r0, r0
   14200:	aa 0b       	sbc	r26, r26
   14202:	bb 0b       	sbc	r27, r27
   14204:	bc 01       	movw	r22, r24
   14206:	cd 01       	movw	r24, r26
   14208:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   1420c:	dc 01       	movw	r26, r24
   1420e:	cb 01       	movw	r24, r22
   14210:	20 e0       	ldi	r18, 0x00	; 0
   14212:	30 e0       	ldi	r19, 0x00	; 0
   14214:	48 ec       	ldi	r20, 0xC8	; 200
   14216:	52 e4       	ldi	r21, 0x42	; 66
   14218:	bc 01       	movw	r22, r24
   1421a:	cd 01       	movw	r24, r26
   1421c:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   14220:	dc 01       	movw	r26, r24
   14222:	cb 01       	movw	r24, r22
   14224:	0f ea       	ldi	r16, 0xAF	; 175
   14226:	18 e3       	ldi	r17, 0x38	; 56
   14228:	9c 01       	movw	r18, r24
   1422a:	ad 01       	movw	r20, r26
   1422c:	64 e6       	ldi	r22, 0x64	; 100
   1422e:	8e 81       	ldd	r24, Y+6	; 0x06
   14230:	0e 94 a3 90 	call	0x12146	; 0x12146 <task_twi2_lcd_print_format_float_P>
   14234:	00 00       	nop
   14236:	26 96       	adiw	r28, 0x06	; 6
   14238:	cd bf       	out	0x3d, r28	; 61
   1423a:	de bf       	out	0x3e, r29	; 62
   1423c:	df 91       	pop	r29
   1423e:	cf 91       	pop	r28
   14240:	1f 91       	pop	r17
   14242:	0f 91       	pop	r16
   14244:	08 95       	ret

00014246 <task_twi2_lcd>:
   14246:	2f 92       	push	r2
   14248:	3f 92       	push	r3
   1424a:	4f 92       	push	r4
   1424c:	5f 92       	push	r5
   1424e:	6f 92       	push	r6
   14250:	7f 92       	push	r7
   14252:	8f 92       	push	r8
   14254:	9f 92       	push	r9
   14256:	af 92       	push	r10
   14258:	bf 92       	push	r11
   1425a:	cf 92       	push	r12
   1425c:	df 92       	push	r13
   1425e:	ef 92       	push	r14
   14260:	ff 92       	push	r15
   14262:	0f 93       	push	r16
   14264:	1f 93       	push	r17
   14266:	cf 93       	push	r28
   14268:	df 93       	push	r29
   1426a:	cd b7       	in	r28, 0x3d	; 61
   1426c:	de b7       	in	r29, 0x3e	; 62
   1426e:	29 97       	sbiw	r28, 0x09	; 9
   14270:	cd bf       	out	0x3d, r28	; 61
   14272:	de bf       	out	0x3e, r29	; 62
   14274:	80 91 9c 28 	lds	r24, 0x289C	; 0x80289c <g_twi2_lcd_version>
   14278:	81 31       	cpi	r24, 0x11	; 17
   1427a:	08 f4       	brcc	.+2      	; 0x1427e <task_twi2_lcd+0x38>
   1427c:	62 c0       	rjmp	.+196    	; 0x14342 <task_twi2_lcd+0xfc>
   1427e:	8c e3       	ldi	r24, 0x3C	; 60
   14280:	89 83       	std	Y+1, r24	; 0x01
   14282:	80 91 89 24 	lds	r24, 0x2489	; 0x802489 <g_1pps_twi_new>
   14286:	88 23       	and	r24, r24
   14288:	21 f0       	breq	.+8      	; 0x14292 <task_twi2_lcd+0x4c>
   1428a:	10 92 89 24 	sts	0x2489, r1	; 0x802489 <g_1pps_twi_new>
   1428e:	10 92 d1 22 	sts	0x22D1, r1	; 0x8022d1 <s_lcd_entry_state.8625>
   14292:	80 91 d1 22 	lds	r24, 0x22D1	; 0x8022d1 <s_lcd_entry_state.8625>
   14296:	88 2f       	mov	r24, r24
   14298:	90 e0       	ldi	r25, 0x00	; 0
   1429a:	82 30       	cpi	r24, 0x02	; 2
   1429c:	91 05       	cpc	r25, r1
   1429e:	21 f1       	breq	.+72     	; 0x142e8 <task_twi2_lcd+0xa2>
   142a0:	83 30       	cpi	r24, 0x03	; 3
   142a2:	91 05       	cpc	r25, r1
   142a4:	2c f4       	brge	.+10     	; 0x142b0 <task_twi2_lcd+0x6a>
   142a6:	00 97       	sbiw	r24, 0x00	; 0
   142a8:	49 f0       	breq	.+18     	; 0x142bc <task_twi2_lcd+0x76>
   142aa:	01 97       	sbiw	r24, 0x01	; 1
   142ac:	81 f0       	breq	.+32     	; 0x142ce <task_twi2_lcd+0x88>
   142ae:	38 c0       	rjmp	.+112    	; 0x14320 <task_twi2_lcd+0xda>
   142b0:	83 30       	cpi	r24, 0x03	; 3
   142b2:	91 05       	cpc	r25, r1
   142b4:	11 f1       	breq	.+68     	; 0x142fa <task_twi2_lcd+0xb4>
   142b6:	04 97       	sbiw	r24, 0x04	; 4
   142b8:	51 f1       	breq	.+84     	; 0x1430e <task_twi2_lcd+0xc8>
   142ba:	32 c0       	rjmp	.+100    	; 0x14320 <task_twi2_lcd+0xda>
   142bc:	89 81       	ldd	r24, Y+1	; 0x01
   142be:	0e 94 29 92 	call	0x12452	; 0x12452 <task_twi2_lcd__cpu1>
   142c2:	80 91 d1 22 	lds	r24, 0x22D1	; 0x8022d1 <s_lcd_entry_state.8625>
   142c6:	8f 5f       	subi	r24, 0xFF	; 255
   142c8:	80 93 d1 22 	sts	0x22D1, r24	; 0x8022d1 <s_lcd_entry_state.8625>
   142cc:	2b c0       	rjmp	.+86     	; 0x14324 <task_twi2_lcd+0xde>
   142ce:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   142d2:	88 23       	and	r24, r24
   142d4:	19 f0       	breq	.+6      	; 0x142dc <task_twi2_lcd+0x96>
   142d6:	89 81       	ldd	r24, Y+1	; 0x01
   142d8:	0e 94 15 94 	call	0x1282a	; 0x1282a <task_twi2_lcd__cpu2>
   142dc:	80 91 d1 22 	lds	r24, 0x22D1	; 0x8022d1 <s_lcd_entry_state.8625>
   142e0:	8f 5f       	subi	r24, 0xFF	; 255
   142e2:	80 93 d1 22 	sts	0x22D1, r24	; 0x8022d1 <s_lcd_entry_state.8625>
   142e6:	1e c0       	rjmp	.+60     	; 0x14324 <task_twi2_lcd+0xde>
   142e8:	89 81       	ldd	r24, Y+1	; 0x01
   142ea:	0e 94 97 94 	call	0x1292e	; 0x1292e <task_twi2_lcd__sim1>
   142ee:	80 91 d1 22 	lds	r24, 0x22D1	; 0x8022d1 <s_lcd_entry_state.8625>
   142f2:	8f 5f       	subi	r24, 0xFF	; 255
   142f4:	80 93 d1 22 	sts	0x22D1, r24	; 0x8022d1 <s_lcd_entry_state.8625>
   142f8:	15 c0       	rjmp	.+42     	; 0x14324 <task_twi2_lcd+0xde>
   142fa:	89 81       	ldd	r24, Y+1	; 0x01
   142fc:	17 df       	rcall	.-466    	; 0x1412c <task_twi2_lcd__environment>
   142fe:	89 81       	ldd	r24, Y+1	; 0x01
   14300:	a0 de       	rcall	.-704    	; 0x14042 <task_twi2_lcd__baro>
   14302:	80 91 d1 22 	lds	r24, 0x22D1	; 0x8022d1 <s_lcd_entry_state.8625>
   14306:	8f 5f       	subi	r24, 0xFF	; 255
   14308:	80 93 d1 22 	sts	0x22D1, r24	; 0x8022d1 <s_lcd_entry_state.8625>
   1430c:	0b c0       	rjmp	.+22     	; 0x14324 <task_twi2_lcd+0xde>
   1430e:	89 81       	ldd	r24, Y+1	; 0x01
   14310:	0e 94 f3 96 	call	0x12de6	; 0x12de6 <task_twi2_lcd__hygro>
   14314:	10 92 d1 22 	sts	0x22D1, r1	; 0x8022d1 <s_lcd_entry_state.8625>
   14318:	81 e0       	ldi	r24, 0x01	; 1
   1431a:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   1431e:	02 c0       	rjmp	.+4      	; 0x14324 <task_twi2_lcd+0xde>
   14320:	10 92 d1 22 	sts	0x22D1, r1	; 0x8022d1 <s_lcd_entry_state.8625>
   14324:	81 de       	rcall	.-766    	; 0x14028 <task_twi2_lcd__gyro>
   14326:	0e 94 80 91 	call	0x12300	; 0x12300 <task_twi2_lcd__pll>
   1432a:	80 91 9d 28 	lds	r24, 0x289D	; 0x80289d <g_twi2_lcd_repaint>
   1432e:	88 23       	and	r24, r24
   14330:	09 f4       	brne	.+2      	; 0x14334 <task_twi2_lcd+0xee>
   14332:	2a c1       	rjmp	.+596    	; 0x14588 <task_twi2_lcd+0x342>
   14334:	10 92 9d 28 	sts	0x289D, r1	; 0x80289d <g_twi2_lcd_repaint>
   14338:	0e 94 2f 8c 	call	0x1185e	; 0x1185e <task_twi2_lcd_header>
   1433c:	0e 94 71 8c 	call	0x118e2	; 0x118e2 <task_twi2_lcd_template>
   14340:	23 c1       	rjmp	.+582    	; 0x14588 <task_twi2_lcd+0x342>
   14342:	80 91 9c 28 	lds	r24, 0x289C	; 0x80289c <g_twi2_lcd_version>
   14346:	80 31       	cpi	r24, 0x10	; 16
   14348:	09 f0       	breq	.+2      	; 0x1434c <task_twi2_lcd+0x106>
   1434a:	1e c1       	rjmp	.+572    	; 0x14588 <task_twi2_lcd+0x342>
   1434c:	81 e0       	ldi	r24, 0x01	; 1
   1434e:	0e 94 34 62 	call	0xc468	; 0xc468 <twi2_waitUntilReady>
   14352:	88 23       	and	r24, r24
   14354:	09 f4       	brne	.+2      	; 0x14358 <task_twi2_lcd+0x112>
   14356:	18 c1       	rjmp	.+560    	; 0x14588 <task_twi2_lcd+0x342>
   14358:	84 e8       	ldi	r24, 0x84	; 132
   1435a:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
   1435e:	81 e0       	ldi	r24, 0x01	; 1
   14360:	80 93 40 2b 	sts	0x2B40, r24	; 0x802b40 <g_twi2_m_data>
   14364:	80 e8       	ldi	r24, 0x80	; 128
   14366:	80 93 41 2b 	sts	0x2B41, r24	; 0x802b41 <g_twi2_m_data+0x1>
   1436a:	82 e0       	ldi	r24, 0x02	; 2
   1436c:	90 e0       	ldi	r25, 0x00	; 0
   1436e:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   14372:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
   14376:	6e e2       	ldi	r22, 0x2E	; 46
   14378:	70 e2       	ldi	r23, 0x20	; 32
   1437a:	80 e8       	ldi	r24, 0x80	; 128
   1437c:	94 e0       	ldi	r25, 0x04	; 4
   1437e:	0e 94 95 5f 	call	0xbf2a	; 0xbf2a <twi_master_write>
   14382:	0e 94 32 5e 	call	0xbc64	; 0xbc64 <sysclk_get_cpu_hz>
   14386:	dc 01       	movw	r26, r24
   14388:	cb 01       	movw	r24, r22
   1438a:	8c 01       	movw	r16, r24
   1438c:	9d 01       	movw	r18, r26
   1438e:	40 e0       	ldi	r20, 0x00	; 0
   14390:	50 e0       	ldi	r21, 0x00	; 0
   14392:	ba 01       	movw	r22, r20
   14394:	0a 83       	std	Y+2, r16	; 0x02
   14396:	1b 83       	std	Y+3, r17	; 0x03
   14398:	2c 83       	std	Y+4, r18	; 0x04
   1439a:	3d 83       	std	Y+5, r19	; 0x05
   1439c:	4e 83       	std	Y+6, r20	; 0x06
   1439e:	5f 83       	std	Y+7, r21	; 0x07
   143a0:	68 87       	std	Y+8, r22	; 0x08
   143a2:	79 87       	std	Y+9, r23	; 0x09
   143a4:	2a 80       	ldd	r2, Y+2	; 0x02
   143a6:	3b 80       	ldd	r3, Y+3	; 0x03
   143a8:	4c 80       	ldd	r4, Y+4	; 0x04
   143aa:	5d 80       	ldd	r5, Y+5	; 0x05
   143ac:	6e 80       	ldd	r6, Y+6	; 0x06
   143ae:	7f 80       	ldd	r7, Y+7	; 0x07
   143b0:	88 84       	ldd	r8, Y+8	; 0x08
   143b2:	99 84       	ldd	r9, Y+9	; 0x09
   143b4:	22 2d       	mov	r18, r2
   143b6:	33 2d       	mov	r19, r3
   143b8:	44 2d       	mov	r20, r4
   143ba:	55 2d       	mov	r21, r5
   143bc:	66 2d       	mov	r22, r6
   143be:	77 2d       	mov	r23, r7
   143c0:	88 2d       	mov	r24, r8
   143c2:	99 2d       	mov	r25, r9
   143c4:	02 e0       	ldi	r16, 0x02	; 2
   143c6:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
   143ca:	a2 2e       	mov	r10, r18
   143cc:	b3 2e       	mov	r11, r19
   143ce:	c4 2e       	mov	r12, r20
   143d0:	d5 2e       	mov	r13, r21
   143d2:	e6 2e       	mov	r14, r22
   143d4:	f7 2e       	mov	r15, r23
   143d6:	08 2f       	mov	r16, r24
   143d8:	19 2f       	mov	r17, r25
   143da:	2a 2c       	mov	r2, r10
   143dc:	3b 2c       	mov	r3, r11
   143de:	4c 2c       	mov	r4, r12
   143e0:	5d 2c       	mov	r5, r13
   143e2:	6e 2c       	mov	r6, r14
   143e4:	7f 2c       	mov	r7, r15
   143e6:	80 2e       	mov	r8, r16
   143e8:	91 2e       	mov	r9, r17
   143ea:	22 2d       	mov	r18, r2
   143ec:	33 2d       	mov	r19, r3
   143ee:	44 2d       	mov	r20, r4
   143f0:	55 2d       	mov	r21, r5
   143f2:	66 2d       	mov	r22, r6
   143f4:	77 2d       	mov	r23, r7
   143f6:	88 2d       	mov	r24, r8
   143f8:	99 2d       	mov	r25, r9
   143fa:	05 e0       	ldi	r16, 0x05	; 5
   143fc:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
   14400:	a2 2e       	mov	r10, r18
   14402:	b3 2e       	mov	r11, r19
   14404:	c4 2e       	mov	r12, r20
   14406:	d5 2e       	mov	r13, r21
   14408:	e6 2e       	mov	r14, r22
   1440a:	f7 2e       	mov	r15, r23
   1440c:	08 2f       	mov	r16, r24
   1440e:	19 2f       	mov	r17, r25
   14410:	2a 2d       	mov	r18, r10
   14412:	3b 2d       	mov	r19, r11
   14414:	4c 2d       	mov	r20, r12
   14416:	5d 2d       	mov	r21, r13
   14418:	6e 2d       	mov	r22, r14
   1441a:	7f 2d       	mov	r23, r15
   1441c:	80 2f       	mov	r24, r16
   1441e:	91 2f       	mov	r25, r17
   14420:	a2 2c       	mov	r10, r2
   14422:	b3 2c       	mov	r11, r3
   14424:	c4 2c       	mov	r12, r4
   14426:	d5 2c       	mov	r13, r5
   14428:	e6 2c       	mov	r14, r6
   1442a:	f7 2c       	mov	r15, r7
   1442c:	08 2d       	mov	r16, r8
   1442e:	19 2d       	mov	r17, r9
   14430:	0f 94 c4 2f 	call	0x25f88	; 0x25f88 <__subdi3>
   14434:	a2 2e       	mov	r10, r18
   14436:	b3 2e       	mov	r11, r19
   14438:	c4 2e       	mov	r12, r20
   1443a:	d5 2e       	mov	r13, r21
   1443c:	e6 2e       	mov	r14, r22
   1443e:	f7 2e       	mov	r15, r23
   14440:	08 2f       	mov	r16, r24
   14442:	19 2f       	mov	r17, r25
   14444:	2a 2d       	mov	r18, r10
   14446:	3b 2d       	mov	r19, r11
   14448:	4c 2d       	mov	r20, r12
   1444a:	5d 2d       	mov	r21, r13
   1444c:	6e 2d       	mov	r22, r14
   1444e:	7f 2d       	mov	r23, r15
   14450:	80 2f       	mov	r24, r16
   14452:	91 2f       	mov	r25, r17
   14454:	aa 80       	ldd	r10, Y+2	; 0x02
   14456:	bb 80       	ldd	r11, Y+3	; 0x03
   14458:	cc 80       	ldd	r12, Y+4	; 0x04
   1445a:	dd 80       	ldd	r13, Y+5	; 0x05
   1445c:	ee 80       	ldd	r14, Y+6	; 0x06
   1445e:	ff 80       	ldd	r15, Y+7	; 0x07
   14460:	08 85       	ldd	r16, Y+8	; 0x08
   14462:	19 85       	ldd	r17, Y+9	; 0x09
   14464:	0f 94 af 2f 	call	0x25f5e	; 0x25f5e <__adddi3>
   14468:	a2 2e       	mov	r10, r18
   1446a:	b3 2e       	mov	r11, r19
   1446c:	c4 2e       	mov	r12, r20
   1446e:	d5 2e       	mov	r13, r21
   14470:	e6 2e       	mov	r14, r22
   14472:	f7 2e       	mov	r15, r23
   14474:	08 2f       	mov	r16, r24
   14476:	19 2f       	mov	r17, r25
   14478:	2a 2d       	mov	r18, r10
   1447a:	3b 2d       	mov	r19, r11
   1447c:	4c 2d       	mov	r20, r12
   1447e:	5d 2d       	mov	r21, r13
   14480:	6e 2d       	mov	r22, r14
   14482:	7f 2d       	mov	r23, r15
   14484:	80 2f       	mov	r24, r16
   14486:	91 2f       	mov	r25, r17
   14488:	03 e0       	ldi	r16, 0x03	; 3
   1448a:	0f 94 78 2f 	call	0x25ef0	; 0x25ef0 <__ashldi3>
   1448e:	22 2e       	mov	r2, r18
   14490:	33 2e       	mov	r3, r19
   14492:	44 2e       	mov	r4, r20
   14494:	55 2e       	mov	r5, r21
   14496:	66 2e       	mov	r6, r22
   14498:	77 2e       	mov	r7, r23
   1449a:	88 2e       	mov	r8, r24
   1449c:	99 2e       	mov	r9, r25
   1449e:	a2 2c       	mov	r10, r2
   144a0:	b3 2c       	mov	r11, r3
   144a2:	c4 2c       	mov	r12, r4
   144a4:	d5 2c       	mov	r13, r5
   144a6:	e6 2c       	mov	r14, r6
   144a8:	f7 2c       	mov	r15, r7
   144aa:	08 2d       	mov	r16, r8
   144ac:	19 2d       	mov	r17, r9
   144ae:	2a 2c       	mov	r2, r10
   144b0:	3b 2c       	mov	r3, r11
   144b2:	4c 2c       	mov	r4, r12
   144b4:	5d 2c       	mov	r5, r13
   144b6:	6e 2c       	mov	r6, r14
   144b8:	7f 2c       	mov	r7, r15
   144ba:	80 2e       	mov	r8, r16
   144bc:	91 2e       	mov	r9, r17
   144be:	0f 2e       	mov	r0, r31
   144c0:	f6 e0       	ldi	r31, 0x06	; 6
   144c2:	af 2e       	mov	r10, r31
   144c4:	f0 2d       	mov	r31, r0
   144c6:	b1 2c       	mov	r11, r1
   144c8:	c1 2c       	mov	r12, r1
   144ca:	d1 2c       	mov	r13, r1
   144cc:	e1 2c       	mov	r14, r1
   144ce:	f1 2c       	mov	r15, r1
   144d0:	00 e0       	ldi	r16, 0x00	; 0
   144d2:	10 e0       	ldi	r17, 0x00	; 0
   144d4:	22 2d       	mov	r18, r2
   144d6:	33 2d       	mov	r19, r3
   144d8:	44 2d       	mov	r20, r4
   144da:	55 2d       	mov	r21, r5
   144dc:	66 2d       	mov	r22, r6
   144de:	77 2d       	mov	r23, r7
   144e0:	88 2d       	mov	r24, r8
   144e2:	99 2d       	mov	r25, r9
   144e4:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
   144e8:	22 2e       	mov	r2, r18
   144ea:	33 2e       	mov	r3, r19
   144ec:	44 2e       	mov	r4, r20
   144ee:	55 2e       	mov	r5, r21
   144f0:	66 2e       	mov	r6, r22
   144f2:	77 2e       	mov	r7, r23
   144f4:	88 2e       	mov	r8, r24
   144f6:	99 2e       	mov	r9, r25
   144f8:	a2 2c       	mov	r10, r2
   144fa:	b3 2c       	mov	r11, r3
   144fc:	c4 2c       	mov	r12, r4
   144fe:	d5 2c       	mov	r13, r5
   14500:	e6 2c       	mov	r14, r6
   14502:	f7 2c       	mov	r15, r7
   14504:	08 2d       	mov	r16, r8
   14506:	19 2d       	mov	r17, r9
   14508:	2a 2d       	mov	r18, r10
   1450a:	3b 2d       	mov	r19, r11
   1450c:	4c 2d       	mov	r20, r12
   1450e:	5d 2d       	mov	r21, r13
   14510:	6e 2d       	mov	r22, r14
   14512:	7f 2d       	mov	r23, r15
   14514:	80 2f       	mov	r24, r16
   14516:	91 2f       	mov	r25, r17
   14518:	21 5c       	subi	r18, 0xC1	; 193
   1451a:	3d 4b       	sbci	r19, 0xBD	; 189
   1451c:	40 4f       	sbci	r20, 0xF0	; 240
   1451e:	5f 4f       	sbci	r21, 0xFF	; 255
   14520:	6f 4f       	sbci	r22, 0xFF	; 255
   14522:	7f 4f       	sbci	r23, 0xFF	; 255
   14524:	8f 4f       	sbci	r24, 0xFF	; 255
   14526:	9f 4f       	sbci	r25, 0xFF	; 255
   14528:	a2 2e       	mov	r10, r18
   1452a:	b3 2e       	mov	r11, r19
   1452c:	c4 2e       	mov	r12, r20
   1452e:	d5 2e       	mov	r13, r21
   14530:	e6 2e       	mov	r14, r22
   14532:	f7 2e       	mov	r15, r23
   14534:	08 2f       	mov	r16, r24
   14536:	19 2f       	mov	r17, r25
   14538:	2a 2d       	mov	r18, r10
   1453a:	3b 2d       	mov	r19, r11
   1453c:	4c 2d       	mov	r20, r12
   1453e:	5d 2d       	mov	r21, r13
   14540:	6e 2d       	mov	r22, r14
   14542:	7f 2d       	mov	r23, r15
   14544:	80 2f       	mov	r24, r16
   14546:	91 2f       	mov	r25, r17
   14548:	0f 94 1c 27 	call	0x24e38	; 0x24e38 <__floatundisf>
   1454c:	dc 01       	movw	r26, r24
   1454e:	cb 01       	movw	r24, r22
   14550:	20 e0       	ldi	r18, 0x00	; 0
   14552:	34 e2       	ldi	r19, 0x24	; 36
   14554:	44 e7       	ldi	r20, 0x74	; 116
   14556:	59 e4       	ldi	r21, 0x49	; 73
   14558:	bc 01       	movw	r22, r24
   1455a:	cd 01       	movw	r24, r26
   1455c:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   14560:	dc 01       	movw	r26, r24
   14562:	cb 01       	movw	r24, r22
   14564:	bc 01       	movw	r22, r24
   14566:	cd 01       	movw	r24, r26
   14568:	0f 94 79 26 	call	0x24cf2	; 0x24cf2 <__fixunssfdi>
   1456c:	a2 2e       	mov	r10, r18
   1456e:	b3 2e       	mov	r11, r19
   14570:	c4 2e       	mov	r12, r20
   14572:	d5 2e       	mov	r13, r21
   14574:	e6 2e       	mov	r14, r22
   14576:	f7 2e       	mov	r15, r23
   14578:	08 2f       	mov	r16, r24
   1457a:	19 2f       	mov	r17, r25
   1457c:	d6 01       	movw	r26, r12
   1457e:	c5 01       	movw	r24, r10
   14580:	bc 01       	movw	r22, r24
   14582:	cd 01       	movw	r24, r26
   14584:	0e 94 72 5f 	call	0xbee4	; 0xbee4 <__portable_avr_delay_cycles>
   14588:	00 00       	nop
   1458a:	29 96       	adiw	r28, 0x09	; 9
   1458c:	cd bf       	out	0x3d, r28	; 61
   1458e:	de bf       	out	0x3e, r29	; 62
   14590:	df 91       	pop	r29
   14592:	cf 91       	pop	r28
   14594:	1f 91       	pop	r17
   14596:	0f 91       	pop	r16
   14598:	ff 90       	pop	r15
   1459a:	ef 90       	pop	r14
   1459c:	df 90       	pop	r13
   1459e:	cf 90       	pop	r12
   145a0:	bf 90       	pop	r11
   145a2:	af 90       	pop	r10
   145a4:	9f 90       	pop	r9
   145a6:	8f 90       	pop	r8
   145a8:	7f 90       	pop	r7
   145aa:	6f 90       	pop	r6
   145ac:	5f 90       	pop	r5
   145ae:	4f 90       	pop	r4
   145b0:	3f 90       	pop	r3
   145b2:	2f 90       	pop	r2
   145b4:	08 95       	ret

000145b6 <task_twi>:
   145b6:	cf 93       	push	r28
   145b8:	df 93       	push	r29
   145ba:	cd b7       	in	r28, 0x3d	; 61
   145bc:	de b7       	in	r29, 0x3e	; 62
   145be:	80 91 6c 25 	lds	r24, 0x256C	; 0x80256c <g_workmode>
   145c2:	82 30       	cpi	r24, 0x02	; 2
   145c4:	09 f4       	brne	.+2      	; 0x145c8 <task_twi+0x12>
   145c6:	3f de       	rcall	.-898    	; 0x14246 <task_twi2_lcd>
   145c8:	80 e0       	ldi	r24, 0x00	; 0
   145ca:	0e 94 3b 64 	call	0xc876	; 0xc876 <twi2_set_leds>
   145ce:	00 00       	nop
   145d0:	df 91       	pop	r29
   145d2:	cf 91       	pop	r28
   145d4:	08 95       	ret

000145d6 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
   145d6:	cf 93       	push	r28
   145d8:	df 93       	push	r29
   145da:	cd b7       	in	r28, 0x3d	; 61
   145dc:	de b7       	in	r29, 0x3e	; 62
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
}
   145de:	00 00       	nop
   145e0:	df 91       	pop	r29
   145e2:	cf 91       	pop	r28
   145e4:	08 95       	ret

000145e6 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   145e6:	cf 93       	push	r28
   145e8:	df 93       	push	r29
   145ea:	1f 92       	push	r1
   145ec:	cd b7       	in	r28, 0x3d	; 61
   145ee:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   145f0:	8f e3       	ldi	r24, 0x3F	; 63
   145f2:	90 e0       	ldi	r25, 0x00	; 0
   145f4:	fc 01       	movw	r30, r24
   145f6:	80 81       	ld	r24, Z
   145f8:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   145fa:	f8 94       	cli
	return flags;
   145fc:	89 81       	ldd	r24, Y+1	; 0x01
}
   145fe:	0f 90       	pop	r0
   14600:	df 91       	pop	r29
   14602:	cf 91       	pop	r28
   14604:	08 95       	ret

00014606 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   14606:	cf 93       	push	r28
   14608:	df 93       	push	r29
   1460a:	1f 92       	push	r1
   1460c:	cd b7       	in	r28, 0x3d	; 61
   1460e:	de b7       	in	r29, 0x3e	; 62
   14610:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   14612:	8f e3       	ldi	r24, 0x3F	; 63
   14614:	90 e0       	ldi	r25, 0x00	; 0
   14616:	29 81       	ldd	r18, Y+1	; 0x01
   14618:	fc 01       	movw	r30, r24
   1461a:	20 83       	st	Z, r18
}
   1461c:	00 00       	nop
   1461e:	0f 90       	pop	r0
   14620:	df 91       	pop	r29
   14622:	cf 91       	pop	r28
   14624:	08 95       	ret

00014626 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
   14626:	cf 93       	push	r28
   14628:	df 93       	push	r29
   1462a:	1f 92       	push	r1
   1462c:	1f 92       	push	r1
   1462e:	cd b7       	in	r28, 0x3d	; 61
   14630:	de b7       	in	r29, 0x3e	; 62
   14632:	8a 83       	std	Y+2, r24	; 0x02
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
   14634:	8a 81       	ldd	r24, Y+2	; 0x02
   14636:	88 2f       	mov	r24, r24
   14638:	90 e0       	ldi	r25, 0x00	; 0
   1463a:	8f 59       	subi	r24, 0x9F	; 159
   1463c:	9e 4c       	sbci	r25, 0xCE	; 206
   1463e:	fc 01       	movw	r30, r24
   14640:	80 81       	ld	r24, Z
   14642:	8f 3f       	cpi	r24, 0xFF	; 255
   14644:	09 f4       	brne	.+2      	; 0x14648 <sleepmgr_lock_mode+0x22>
			// Check APP or change the data type to uint16_t.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
   14646:	ff cf       	rjmp	.-2      	; 0x14646 <sleepmgr_lock_mode+0x20>
   14648:	ce df       	rcall	.-100    	; 0x145e6 <cpu_irq_save>

	++sleepmgr_locks[mode];
   1464a:	89 83       	std	Y+1, r24	; 0x01
   1464c:	8a 81       	ldd	r24, Y+2	; 0x02
   1464e:	88 2f       	mov	r24, r24
   14650:	90 e0       	ldi	r25, 0x00	; 0
   14652:	9c 01       	movw	r18, r24
   14654:	2f 59       	subi	r18, 0x9F	; 159
   14656:	3e 4c       	sbci	r19, 0xCE	; 206
   14658:	f9 01       	movw	r30, r18
   1465a:	20 81       	ld	r18, Z
   1465c:	2f 5f       	subi	r18, 0xFF	; 255
   1465e:	8f 59       	subi	r24, 0x9F	; 159
   14660:	9e 4c       	sbci	r25, 0xCE	; 206

	// Leave the critical section
	cpu_irq_restore(flags);
   14662:	fc 01       	movw	r30, r24
   14664:	20 83       	st	Z, r18
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   14666:	89 81       	ldd	r24, Y+1	; 0x01
   14668:	ce df       	rcall	.-100    	; 0x14606 <cpu_irq_restore>
   1466a:	00 00       	nop
   1466c:	0f 90       	pop	r0
   1466e:	0f 90       	pop	r0
   14670:	df 91       	pop	r29
   14672:	cf 91       	pop	r28
   14674:	08 95       	ret

00014676 <sleepmgr_unlock_mode>:
 * manager can put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to unlock.
 */
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
   14676:	cf 93       	push	r28
   14678:	df 93       	push	r29
   1467a:	1f 92       	push	r1
   1467c:	1f 92       	push	r1
   1467e:	cd b7       	in	r28, 0x3d	; 61
   14680:	de b7       	in	r29, 0x3e	; 62
   14682:	8a 83       	std	Y+2, r24	; 0x02
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
   14684:	8a 81       	ldd	r24, Y+2	; 0x02
   14686:	88 2f       	mov	r24, r24
   14688:	90 e0       	ldi	r25, 0x00	; 0
   1468a:	8f 59       	subi	r24, 0x9F	; 159
   1468c:	9e 4c       	sbci	r25, 0xCE	; 206
   1468e:	fc 01       	movw	r30, r24
   14690:	80 81       	ld	r24, Z
   14692:	88 23       	and	r24, r24
   14694:	09 f4       	brne	.+2      	; 0x14698 <sleepmgr_unlock_mode+0x22>
			// Check APP.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
   14696:	ff cf       	rjmp	.-2      	; 0x14696 <sleepmgr_unlock_mode+0x20>
   14698:	a6 df       	rcall	.-180    	; 0x145e6 <cpu_irq_save>

	--sleepmgr_locks[mode];
   1469a:	89 83       	std	Y+1, r24	; 0x01
   1469c:	8a 81       	ldd	r24, Y+2	; 0x02
   1469e:	88 2f       	mov	r24, r24
   146a0:	90 e0       	ldi	r25, 0x00	; 0
   146a2:	9c 01       	movw	r18, r24
   146a4:	2f 59       	subi	r18, 0x9F	; 159
   146a6:	3e 4c       	sbci	r19, 0xCE	; 206
   146a8:	f9 01       	movw	r30, r18
   146aa:	20 81       	ld	r18, Z
   146ac:	21 50       	subi	r18, 0x01	; 1
   146ae:	8f 59       	subi	r24, 0x9F	; 159
   146b0:	9e 4c       	sbci	r25, 0xCE	; 206

	// Leave the critical section
	cpu_irq_restore(flags);
   146b2:	fc 01       	movw	r30, r24
   146b4:	20 83       	st	Z, r18
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   146b6:	89 81       	ldd	r24, Y+1	; 0x01
   146b8:	a6 df       	rcall	.-180    	; 0x14606 <cpu_irq_restore>
   146ba:	00 00       	nop
   146bc:	0f 90       	pop	r0
   146be:	0f 90       	pop	r0
   146c0:	df 91       	pop	r29
   146c2:	cf 91       	pop	r28
   146c4:	08 95       	ret

000146c6 <adc_set_callback>:
 *
 * \param adc Pointer to ADC module.
 * \param callback Pointer to the callback function to set.
 */
void adc_set_callback(ADC_t *adc, adc_callback_t callback)
{
   146c6:	cf 93       	push	r28
   146c8:	df 93       	push	r29
   146ca:	cd b7       	in	r28, 0x3d	; 61
   146cc:	de b7       	in	r29, 0x3e	; 62
   146ce:	25 97       	sbiw	r28, 0x05	; 5
   146d0:	cd bf       	out	0x3d, r28	; 61
   146d2:	de bf       	out	0x3e, r29	; 62
   146d4:	8a 83       	std	Y+2, r24	; 0x02
   146d6:	9b 83       	std	Y+3, r25	; 0x03
   146d8:	6c 83       	std	Y+4, r22	; 0x04
	irqflags_t flags;

	Assert(callback);

	flags = cpu_irq_save();
   146da:	7d 83       	std	Y+5, r23	; 0x05
   146dc:	84 df       	rcall	.-248    	; 0x145e6 <cpu_irq_save>

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
   146de:	89 83       	std	Y+1, r24	; 0x01
   146e0:	8a 81       	ldd	r24, Y+2	; 0x02
   146e2:	9b 81       	ldd	r25, Y+3	; 0x03
   146e4:	81 15       	cp	r24, r1
   146e6:	92 40       	sbci	r25, 0x02	; 2
		adca_callback = callback;
   146e8:	39 f4       	brne	.+14     	; 0x146f8 <adc_set_callback+0x32>
   146ea:	8c 81       	ldd	r24, Y+4	; 0x04
   146ec:	9d 81       	ldd	r25, Y+5	; 0x05
   146ee:	80 93 49 31 	sts	0x3149, r24	; 0x803149 <adca_callback>
   146f2:	90 93 4a 31 	sts	0x314A, r25	; 0x80314a <adca_callback+0x1>
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
   146f6:	0b c0       	rjmp	.+22     	; 0x1470e <adc_set_callback+0x48>
   146f8:	8a 81       	ldd	r24, Y+2	; 0x02
   146fa:	9b 81       	ldd	r25, Y+3	; 0x03
   146fc:	80 34       	cpi	r24, 0x40	; 64
   146fe:	92 40       	sbci	r25, 0x02	; 2
		adcb_callback = callback;
   14700:	31 f4       	brne	.+12     	; 0x1470e <adc_set_callback+0x48>
   14702:	8c 81       	ldd	r24, Y+4	; 0x04
   14704:	9d 81       	ldd	r25, Y+5	; 0x05
   14706:	80 93 47 31 	sts	0x3147, r24	; 0x803147 <adcb_callback>

	{
		Assert(0);
	}

	cpu_irq_restore(flags);
   1470a:	90 93 48 31 	sts	0x3148, r25	; 0x803148 <adcb_callback+0x1>
}
   1470e:	89 81       	ldd	r24, Y+1	; 0x01
   14710:	7a df       	rcall	.-268    	; 0x14606 <cpu_irq_restore>
   14712:	00 00       	nop
   14714:	25 96       	adiw	r28, 0x05	; 5
   14716:	cd bf       	out	0x3d, r28	; 61
   14718:	de bf       	out	0x3e, r29	; 62
   1471a:	df 91       	pop	r29
   1471c:	cf 91       	pop	r28
   1471e:	08 95       	ret

00014720 <adc_enable_clock>:
 * \param adc Pointer to ADC module.
 */
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
   14720:	cf 93       	push	r28
   14722:	df 93       	push	r29
   14724:	1f 92       	push	r1
   14726:	1f 92       	push	r1
   14728:	cd b7       	in	r28, 0x3d	; 61
   1472a:	de b7       	in	r29, 0x3e	; 62
   1472c:	89 83       	std	Y+1, r24	; 0x01
   1472e:	9a 83       	std	Y+2, r25	; 0x02
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
   14730:	89 81       	ldd	r24, Y+1	; 0x01
   14732:	9a 81       	ldd	r25, Y+2	; 0x02
   14734:	81 15       	cp	r24, r1
   14736:	92 40       	sbci	r25, 0x02	; 2
   14738:	69 f4       	brne	.+26     	; 0x14754 <adc_enable_clock+0x34>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
   1473a:	80 91 d2 22 	lds	r24, 0x22D2	; 0x8022d2 <adca_enable_count>
   1473e:	91 e0       	ldi	r25, 0x01	; 1
   14740:	98 0f       	add	r25, r24
   14742:	90 93 d2 22 	sts	0x22D2, r25	; 0x8022d2 <adca_enable_count>
   14746:	88 23       	and	r24, r24
   14748:	b1 f4       	brne	.+44     	; 0x14776 <adc_enable_clock+0x56>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
   1474a:	62 e0       	ldi	r22, 0x02	; 2
   1474c:	81 e0       	ldi	r24, 0x01	; 1
   1474e:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
#endif

	{
		Assert(0);
	}
}
   14752:	11 c0       	rjmp	.+34     	; 0x14776 <adc_enable_clock+0x56>
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
   14754:	89 81       	ldd	r24, Y+1	; 0x01
   14756:	9a 81       	ldd	r25, Y+2	; 0x02
   14758:	80 34       	cpi	r24, 0x40	; 64
   1475a:	92 40       	sbci	r25, 0x02	; 2
   1475c:	61 f4       	brne	.+24     	; 0x14776 <adc_enable_clock+0x56>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
   1475e:	80 91 d3 22 	lds	r24, 0x22D3	; 0x8022d3 <adcb_enable_count>
   14762:	91 e0       	ldi	r25, 0x01	; 1
   14764:	98 0f       	add	r25, r24
   14766:	90 93 d3 22 	sts	0x22D3, r25	; 0x8022d3 <adcb_enable_count>
   1476a:	88 23       	and	r24, r24
   1476c:	21 f4       	brne	.+8      	; 0x14776 <adc_enable_clock+0x56>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
   1476e:	62 e0       	ldi	r22, 0x02	; 2
   14770:	82 e0       	ldi	r24, 0x02	; 2
   14772:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
#endif

	{
		Assert(0);
	}
}
   14776:	00 00       	nop
   14778:	0f 90       	pop	r0
   1477a:	0f 90       	pop	r0
   1477c:	df 91       	pop	r29
   1477e:	cf 91       	pop	r28
   14780:	08 95       	ret

00014782 <adc_disable_clock>:
 * \param adc Pointer to ADC module
 */
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
   14782:	cf 93       	push	r28
   14784:	df 93       	push	r29
   14786:	1f 92       	push	r1
   14788:	1f 92       	push	r1
   1478a:	cd b7       	in	r28, 0x3d	; 61
   1478c:	de b7       	in	r29, 0x3e	; 62
   1478e:	89 83       	std	Y+1, r24	; 0x01
   14790:	9a 83       	std	Y+2, r25	; 0x02
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
   14792:	89 81       	ldd	r24, Y+1	; 0x01
   14794:	9a 81       	ldd	r25, Y+2	; 0x02
   14796:	81 15       	cp	r24, r1
   14798:	92 40       	sbci	r25, 0x02	; 2
   1479a:	71 f4       	brne	.+28     	; 0x147b8 <adc_disable_clock+0x36>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
   1479c:	80 91 d2 22 	lds	r24, 0x22D2	; 0x8022d2 <adca_enable_count>
   147a0:	81 50       	subi	r24, 0x01	; 1
   147a2:	80 93 d2 22 	sts	0x22D2, r24	; 0x8022d2 <adca_enable_count>
   147a6:	80 91 d2 22 	lds	r24, 0x22D2	; 0x8022d2 <adca_enable_count>
   147aa:	88 23       	and	r24, r24
   147ac:	b9 f4       	brne	.+46     	; 0x147dc <adc_disable_clock+0x5a>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
   147ae:	62 e0       	ldi	r22, 0x02	; 2
   147b0:	81 e0       	ldi	r24, 0x01	; 1
   147b2:	0f 94 1b 11 	call	0x22236	; 0x22236 <sysclk_disable_module>
#endif

	{
		Assert(0);
	}
}
   147b6:	12 c0       	rjmp	.+36     	; 0x147dc <adc_disable_clock+0x5a>
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
   147b8:	89 81       	ldd	r24, Y+1	; 0x01
   147ba:	9a 81       	ldd	r25, Y+2	; 0x02
   147bc:	80 34       	cpi	r24, 0x40	; 64
   147be:	92 40       	sbci	r25, 0x02	; 2
   147c0:	69 f4       	brne	.+26     	; 0x147dc <adc_disable_clock+0x5a>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
   147c2:	80 91 d3 22 	lds	r24, 0x22D3	; 0x8022d3 <adcb_enable_count>
   147c6:	81 50       	subi	r24, 0x01	; 1
   147c8:	80 93 d3 22 	sts	0x22D3, r24	; 0x8022d3 <adcb_enable_count>
   147cc:	80 91 d3 22 	lds	r24, 0x22D3	; 0x8022d3 <adcb_enable_count>
   147d0:	88 23       	and	r24, r24
   147d2:	21 f4       	brne	.+8      	; 0x147dc <adc_disable_clock+0x5a>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
   147d4:	62 e0       	ldi	r22, 0x02	; 2
   147d6:	82 e0       	ldi	r24, 0x02	; 2
   147d8:	0f 94 1b 11 	call	0x22236	; 0x22236 <sysclk_disable_module>
#endif

	{
		Assert(0);
	}
}
   147dc:	00 00       	nop
   147de:	0f 90       	pop	r0
   147e0:	0f 90       	pop	r0
   147e2:	df 91       	pop	r29
   147e4:	cf 91       	pop	r28
   147e6:	08 95       	ret

000147e8 <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
   147e8:	cf 93       	push	r28
   147ea:	df 93       	push	r29
   147ec:	00 d0       	rcall	.+0      	; 0x147ee <adc_enable+0x6>
   147ee:	cd b7       	in	r28, 0x3d	; 61
   147f0:	de b7       	in	r29, 0x3e	; 62
   147f2:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags = cpu_irq_save();
   147f4:	9b 83       	std	Y+3, r25	; 0x03
   147f6:	f7 de       	rcall	.-530    	; 0x145e6 <cpu_irq_save>
	adc_enable_clock(adc);
   147f8:	89 83       	std	Y+1, r24	; 0x01
   147fa:	8a 81       	ldd	r24, Y+2	; 0x02
   147fc:	9b 81       	ldd	r25, Y+3	; 0x03
	adc->CTRLA |= ADC_ENABLE_bm;
   147fe:	90 df       	rcall	.-224    	; 0x14720 <adc_enable_clock>
   14800:	8a 81       	ldd	r24, Y+2	; 0x02
   14802:	9b 81       	ldd	r25, Y+3	; 0x03
   14804:	fc 01       	movw	r30, r24
   14806:	80 81       	ld	r24, Z
   14808:	28 2f       	mov	r18, r24
   1480a:	21 60       	ori	r18, 0x01	; 1
   1480c:	8a 81       	ldd	r24, Y+2	; 0x02
   1480e:	9b 81       	ldd	r25, Y+3	; 0x03
	cpu_irq_restore(flags);
   14810:	fc 01       	movw	r30, r24
   14812:	20 83       	st	Z, r18

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
   14814:	89 81       	ldd	r24, Y+1	; 0x01
   14816:	f7 de       	rcall	.-530    	; 0x14606 <cpu_irq_restore>
   14818:	81 e0       	ldi	r24, 0x01	; 1
}
   1481a:	05 df       	rcall	.-502    	; 0x14626 <sleepmgr_lock_mode>
   1481c:	00 00       	nop
   1481e:	23 96       	adiw	r28, 0x03	; 3
   14820:	cd bf       	out	0x3d, r28	; 61
   14822:	de bf       	out	0x3e, r29	; 62
   14824:	df 91       	pop	r29
   14826:	cf 91       	pop	r28
   14828:	08 95       	ret

0001482a <adc_disable>:
 * Disables the ADC and unlocks IDLE mode for the sleep manager.
 *
 * \param adc Pointer to ADC module
 */
void adc_disable(ADC_t *adc)
{
   1482a:	cf 93       	push	r28
   1482c:	df 93       	push	r29
   1482e:	00 d0       	rcall	.+0      	; 0x14830 <adc_disable+0x6>
   14830:	cd b7       	in	r28, 0x3d	; 61
   14832:	de b7       	in	r29, 0x3e	; 62
   14834:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags = cpu_irq_save();
   14836:	9b 83       	std	Y+3, r25	; 0x03
   14838:	d6 de       	rcall	.-596    	; 0x145e6 <cpu_irq_save>
	adc->CTRLA &= ~ADC_ENABLE_bm;
   1483a:	89 83       	std	Y+1, r24	; 0x01
   1483c:	8a 81       	ldd	r24, Y+2	; 0x02
   1483e:	9b 81       	ldd	r25, Y+3	; 0x03
   14840:	fc 01       	movw	r30, r24
   14842:	80 81       	ld	r24, Z
   14844:	28 2f       	mov	r18, r24
   14846:	2e 7f       	andi	r18, 0xFE	; 254
   14848:	8a 81       	ldd	r24, Y+2	; 0x02
   1484a:	9b 81       	ldd	r25, Y+3	; 0x03
   1484c:	fc 01       	movw	r30, r24
	adc_disable_clock(adc);
   1484e:	20 83       	st	Z, r18
   14850:	8a 81       	ldd	r24, Y+2	; 0x02
	cpu_irq_restore(flags);
   14852:	9b 81       	ldd	r25, Y+3	; 0x03
   14854:	96 df       	rcall	.-212    	; 0x14782 <adc_disable_clock>

	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
   14856:	89 81       	ldd	r24, Y+1	; 0x01
   14858:	d6 de       	rcall	.-596    	; 0x14606 <cpu_irq_restore>
   1485a:	81 e0       	ldi	r24, 0x01	; 1
}
   1485c:	0c df       	rcall	.-488    	; 0x14676 <sleepmgr_unlock_mode>
   1485e:	00 00       	nop
   14860:	23 96       	adiw	r28, 0x03	; 3
   14862:	cd bf       	out	0x3d, r28	; 61
   14864:	de bf       	out	0x3e, r29	; 62
   14866:	df 91       	pop	r29
   14868:	cf 91       	pop	r28
   1486a:	08 95       	ret

0001486c <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   1486c:	cf 93       	push	r28
   1486e:	df 93       	push	r29
   14870:	1f 92       	push	r1
   14872:	cd b7       	in	r28, 0x3d	; 61
   14874:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   14876:	8f e3       	ldi	r24, 0x3F	; 63
   14878:	90 e0       	ldi	r25, 0x00	; 0
   1487a:	fc 01       	movw	r30, r24
   1487c:	80 81       	ld	r24, Z
   1487e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   14880:	f8 94       	cli
	return flags;
   14882:	89 81       	ldd	r24, Y+1	; 0x01
}
   14884:	0f 90       	pop	r0
   14886:	df 91       	pop	r29
   14888:	cf 91       	pop	r28
   1488a:	08 95       	ret

0001488c <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   1488c:	cf 93       	push	r28
   1488e:	df 93       	push	r29
   14890:	1f 92       	push	r1
   14892:	cd b7       	in	r28, 0x3d	; 61
   14894:	de b7       	in	r29, 0x3e	; 62
   14896:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   14898:	8f e3       	ldi	r24, 0x3F	; 63
   1489a:	90 e0       	ldi	r25, 0x00	; 0
   1489c:	29 81       	ldd	r18, Y+1	; 0x01
   1489e:	fc 01       	movw	r30, r24
   148a0:	20 83       	st	Z, r18
}
   148a2:	00 00       	nop
   148a4:	0f 90       	pop	r0
   148a6:	df 91       	pop	r29
   148a8:	cf 91       	pop	r28
   148aa:	08 95       	ret

000148ac <nvm_read_production_signature_row>:
 *       the program space reads will be corrupted.
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
   148ac:	cf 93       	push	r28
   148ae:	df 93       	push	r29
   148b0:	1f 92       	push	r1
   148b2:	cd b7       	in	r28, 0x3d	; 61
   148b4:	de b7       	in	r29, 0x3e	; 62
   148b6:	89 83       	std	Y+1, r24	; 0x01
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
   148b8:	89 81       	ldd	r24, Y+1	; 0x01
   148ba:	88 2f       	mov	r24, r24
   148bc:	90 e0       	ldi	r25, 0x00	; 0
   148be:	bc 01       	movw	r22, r24
   148c0:	82 e0       	ldi	r24, 0x02	; 2
   148c2:	0f 94 90 25 	call	0x24b20	; 0x24b20 <nvm_read_byte>
}
   148c6:	0f 90       	pop	r0
   148c8:	df 91       	pop	r29
   148ca:	cf 91       	pop	r28
   148cc:	08 95       	ret

000148ce <adc_get_calibration_data>:
 * \brief Get calibration data
 *
 * \param cal Identifier for calibration data to get.
 */
static inline uint16_t adc_get_calibration_data(enum adc_calibration_data cal)
{
   148ce:	cf 93       	push	r28
   148d0:	df 93       	push	r29
   148d2:	00 d0       	rcall	.+0      	; 0x148d4 <adc_get_calibration_data+0x6>
   148d4:	cd b7       	in	r28, 0x3d	; 61
   148d6:	de b7       	in	r29, 0x3e	; 62
   148d8:	8b 83       	std	Y+3, r24	; 0x03
	uint16_t data;

	switch (cal) {
   148da:	8b 81       	ldd	r24, Y+3	; 0x03
   148dc:	88 2f       	mov	r24, r24
   148de:	90 e0       	ldi	r25, 0x00	; 0
   148e0:	81 30       	cpi	r24, 0x01	; 1
   148e2:	91 05       	cpc	r25, r1
   148e4:	e9 f0       	breq	.+58     	; 0x14920 <adc_get_calibration_data+0x52>
   148e6:	82 30       	cpi	r24, 0x02	; 2
   148e8:	91 05       	cpc	r25, r1
   148ea:	89 f1       	breq	.+98     	; 0x1494e <adc_get_calibration_data+0x80>
   148ec:	89 2b       	or	r24, r25
   148ee:	09 f0       	breq	.+2      	; 0x148f2 <adc_get_calibration_data+0x24>
   148f0:	45 c0       	rjmp	.+138    	; 0x1497c <adc_get_calibration_data+0xae>
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
   148f2:	81 e2       	ldi	r24, 0x21	; 33
   148f4:	db df       	rcall	.-74     	; 0x148ac <nvm_read_production_signature_row>
   148f6:	88 2f       	mov	r24, r24
   148f8:	90 e0       	ldi	r25, 0x00	; 0
   148fa:	89 83       	std	Y+1, r24	; 0x01
   148fc:	9a 83       	std	Y+2, r25	; 0x02
		data <<= 8;
   148fe:	89 81       	ldd	r24, Y+1	; 0x01
   14900:	9a 81       	ldd	r25, Y+2	; 0x02
   14902:	98 2f       	mov	r25, r24
   14904:	88 27       	eor	r24, r24
   14906:	89 83       	std	Y+1, r24	; 0x01
		data |= nvm_read_production_signature_row(ADCACAL0);
   14908:	9a 83       	std	Y+2, r25	; 0x02
   1490a:	80 e2       	ldi	r24, 0x20	; 32
   1490c:	cf df       	rcall	.-98     	; 0x148ac <nvm_read_production_signature_row>
   1490e:	88 2f       	mov	r24, r24
   14910:	90 e0       	ldi	r25, 0x00	; 0
   14912:	29 81       	ldd	r18, Y+1	; 0x01
   14914:	3a 81       	ldd	r19, Y+2	; 0x02
   14916:	82 2b       	or	r24, r18
   14918:	93 2b       	or	r25, r19
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
   1491a:	89 83       	std	Y+1, r24	; 0x01
   1491c:	9a 83       	std	Y+2, r25	; 0x02
   1491e:	30 c0       	rjmp	.+96     	; 0x14980 <adc_get_calibration_data+0xb2>
   14920:	85 e2       	ldi	r24, 0x25	; 37
   14922:	c4 df       	rcall	.-120    	; 0x148ac <nvm_read_production_signature_row>
   14924:	88 2f       	mov	r24, r24
   14926:	90 e0       	ldi	r25, 0x00	; 0
		data <<= 8;
   14928:	89 83       	std	Y+1, r24	; 0x01
   1492a:	9a 83       	std	Y+2, r25	; 0x02
   1492c:	89 81       	ldd	r24, Y+1	; 0x01
   1492e:	9a 81       	ldd	r25, Y+2	; 0x02
   14930:	98 2f       	mov	r25, r24
		data |= nvm_read_production_signature_row(ADCBCAL0);
   14932:	88 27       	eor	r24, r24
   14934:	89 83       	std	Y+1, r24	; 0x01
   14936:	9a 83       	std	Y+2, r25	; 0x02
   14938:	84 e2       	ldi	r24, 0x24	; 36
   1493a:	b8 df       	rcall	.-144    	; 0x148ac <nvm_read_production_signature_row>
   1493c:	88 2f       	mov	r24, r24
   1493e:	90 e0       	ldi	r25, 0x00	; 0
   14940:	29 81       	ldd	r18, Y+1	; 0x01
   14942:	3a 81       	ldd	r19, Y+2	; 0x02
   14944:	82 2b       	or	r24, r18
		break;
   14946:	93 2b       	or	r25, r19
#endif

#if defined(ADCA) || defined(ADCB)
	case ADC_CAL_TEMPSENSE:
		data = nvm_read_production_signature_row(TEMPSENSE1);
   14948:	89 83       	std	Y+1, r24	; 0x01
   1494a:	9a 83       	std	Y+2, r25	; 0x02
   1494c:	19 c0       	rjmp	.+50     	; 0x14980 <adc_get_calibration_data+0xb2>
   1494e:	8f e2       	ldi	r24, 0x2F	; 47
   14950:	ad df       	rcall	.-166    	; 0x148ac <nvm_read_production_signature_row>
   14952:	88 2f       	mov	r24, r24
   14954:	90 e0       	ldi	r25, 0x00	; 0
		data <<= 8;
   14956:	89 83       	std	Y+1, r24	; 0x01
   14958:	9a 83       	std	Y+2, r25	; 0x02
   1495a:	89 81       	ldd	r24, Y+1	; 0x01
   1495c:	9a 81       	ldd	r25, Y+2	; 0x02
   1495e:	98 2f       	mov	r25, r24
		data |= nvm_read_production_signature_row(TEMPSENSE0);
   14960:	88 27       	eor	r24, r24
   14962:	89 83       	std	Y+1, r24	; 0x01
   14964:	9a 83       	std	Y+2, r25	; 0x02
   14966:	8e e2       	ldi	r24, 0x2E	; 46
   14968:	a1 df       	rcall	.-190    	; 0x148ac <nvm_read_production_signature_row>
   1496a:	88 2f       	mov	r24, r24
   1496c:	90 e0       	ldi	r25, 0x00	; 0
   1496e:	29 81       	ldd	r18, Y+1	; 0x01
   14970:	3a 81       	ldd	r19, Y+2	; 0x02
   14972:	82 2b       	or	r24, r18
   14974:	93 2b       	or	r25, r19
		break;
   14976:	89 83       	std	Y+1, r24	; 0x01
		break;
#endif

	default:
		Assert(0);
		data = 0;
   14978:	9a 83       	std	Y+2, r25	; 0x02
   1497a:	02 c0       	rjmp	.+4      	; 0x14980 <adc_get_calibration_data+0xb2>
	}

	return data;
   1497c:	19 82       	std	Y+1, r1	; 0x01
   1497e:	1a 82       	std	Y+2, r1	; 0x02
}
   14980:	89 81       	ldd	r24, Y+1	; 0x01
   14982:	9a 81       	ldd	r25, Y+2	; 0x02
   14984:	23 96       	adiw	r28, 0x03	; 3
   14986:	cd bf       	out	0x3d, r28	; 61
   14988:	de bf       	out	0x3e, r29	; 62
   1498a:	df 91       	pop	r29
   1498c:	cf 91       	pop	r28
   1498e:	08 95       	ret

00014990 <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
   14990:	1f 92       	push	r1
   14992:	0f 92       	push	r0
   14994:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14998:	0f 92       	push	r0
   1499a:	11 24       	eor	r1, r1
   1499c:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   149a0:	0f 92       	push	r0
   149a2:	2f 93       	push	r18
   149a4:	3f 93       	push	r19
   149a6:	4f 93       	push	r20
   149a8:	5f 93       	push	r21
   149aa:	6f 93       	push	r22
   149ac:	7f 93       	push	r23
   149ae:	8f 93       	push	r24
   149b0:	9f 93       	push	r25
   149b2:	af 93       	push	r26
   149b4:	bf 93       	push	r27
   149b6:	ef 93       	push	r30
   149b8:	ff 93       	push	r31
   149ba:	cf 93       	push	r28
   149bc:	df 93       	push	r29
   149be:	00 d0       	rcall	.+0      	; 0x149c0 <__vector_71+0x30>
   149c0:	1f 92       	push	r1
   149c2:	cd b7       	in	r28, 0x3d	; 61
   149c4:	de b7       	in	r29, 0x3e	; 62
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
   149c6:	20 91 49 31 	lds	r18, 0x3149	; 0x803149 <adca_callback>
   149ca:	30 91 4a 31 	lds	r19, 0x314A	; 0x80314a <adca_callback+0x1>
   149ce:	80 e0       	ldi	r24, 0x00	; 0
   149d0:	92 e0       	ldi	r25, 0x02	; 2
   149d2:	89 83       	std	Y+1, r24	; 0x01
   149d4:	9a 83       	std	Y+2, r25	; 0x02
   149d6:	81 e0       	ldi	r24, 0x01	; 1
   149d8:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   149da:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   149dc:	8b 81       	ldd	r24, Y+3	; 0x03
   149de:	88 2f       	mov	r24, r24
   149e0:	90 e0       	ldi	r25, 0x00	; 0
   149e2:	83 70       	andi	r24, 0x03	; 3
   149e4:	99 27       	eor	r25, r25
   149e6:	89 2b       	or	r24, r25
   149e8:	39 f4       	brne	.+14     	; 0x149f8 <__vector_71+0x68>
		index += 2;
   149ea:	8c 81       	ldd	r24, Y+4	; 0x04
   149ec:	8e 5f       	subi	r24, 0xFE	; 254
   149ee:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   149f0:	8b 81       	ldd	r24, Y+3	; 0x03
   149f2:	86 95       	lsr	r24
   149f4:	86 95       	lsr	r24
   149f6:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   149f8:	8b 81       	ldd	r24, Y+3	; 0x03
   149fa:	88 2f       	mov	r24, r24
   149fc:	90 e0       	ldi	r25, 0x00	; 0
   149fe:	81 70       	andi	r24, 0x01	; 1
   14a00:	99 27       	eor	r25, r25
   14a02:	89 2b       	or	r24, r25
   14a04:	19 f4       	brne	.+6      	; 0x14a0c <__vector_71+0x7c>
		index++;
   14a06:	8c 81       	ldd	r24, Y+4	; 0x04
   14a08:	8f 5f       	subi	r24, 0xFF	; 255
   14a0a:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   14a0c:	89 81       	ldd	r24, Y+1	; 0x01
   14a0e:	9a 81       	ldd	r25, Y+2	; 0x02
   14a10:	ac 01       	movw	r20, r24
   14a12:	40 5e       	subi	r20, 0xE0	; 224
   14a14:	5f 4f       	sbci	r21, 0xFF	; 255
   14a16:	8c 81       	ldd	r24, Y+4	; 0x04
   14a18:	88 2f       	mov	r24, r24
   14a1a:	90 e0       	ldi	r25, 0x00	; 0
   14a1c:	88 0f       	add	r24, r24
   14a1e:	99 1f       	adc	r25, r25
   14a20:	88 0f       	add	r24, r24
   14a22:	99 1f       	adc	r25, r25
   14a24:	88 0f       	add	r24, r24
   14a26:	99 1f       	adc	r25, r25
   14a28:	84 0f       	add	r24, r20
   14a2a:	95 1f       	adc	r25, r21
   14a2c:	fc 01       	movw	r30, r24
   14a2e:	84 81       	ldd	r24, Z+4	; 0x04
   14a30:	95 81       	ldd	r25, Z+5	; 0x05
   14a32:	ac 01       	movw	r20, r24
   14a34:	61 e0       	ldi	r22, 0x01	; 1
   14a36:	80 e0       	ldi	r24, 0x00	; 0
   14a38:	92 e0       	ldi	r25, 0x02	; 2
   14a3a:	f9 01       	movw	r30, r18
   14a3c:	19 95       	eicall
}
   14a3e:	00 00       	nop
   14a40:	24 96       	adiw	r28, 0x04	; 4
   14a42:	cd bf       	out	0x3d, r28	; 61
   14a44:	de bf       	out	0x3e, r29	; 62
   14a46:	df 91       	pop	r29
   14a48:	cf 91       	pop	r28
   14a4a:	ff 91       	pop	r31
   14a4c:	ef 91       	pop	r30
   14a4e:	bf 91       	pop	r27
   14a50:	af 91       	pop	r26
   14a52:	9f 91       	pop	r25
   14a54:	8f 91       	pop	r24
   14a56:	7f 91       	pop	r23
   14a58:	6f 91       	pop	r22
   14a5a:	5f 91       	pop	r21
   14a5c:	4f 91       	pop	r20
   14a5e:	3f 91       	pop	r19
   14a60:	2f 91       	pop	r18
   14a62:	0f 90       	pop	r0
   14a64:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14a68:	0f 90       	pop	r0
   14a6a:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14a6e:	0f 90       	pop	r0
   14a70:	1f 90       	pop	r1
   14a72:	18 95       	reti

00014a74 <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
   14a74:	1f 92       	push	r1
   14a76:	0f 92       	push	r0
   14a78:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14a7c:	0f 92       	push	r0
   14a7e:	11 24       	eor	r1, r1
   14a80:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14a84:	0f 92       	push	r0
   14a86:	2f 93       	push	r18
   14a88:	3f 93       	push	r19
   14a8a:	4f 93       	push	r20
   14a8c:	5f 93       	push	r21
   14a8e:	6f 93       	push	r22
   14a90:	7f 93       	push	r23
   14a92:	8f 93       	push	r24
   14a94:	9f 93       	push	r25
   14a96:	af 93       	push	r26
   14a98:	bf 93       	push	r27
   14a9a:	ef 93       	push	r30
   14a9c:	ff 93       	push	r31
   14a9e:	cf 93       	push	r28
   14aa0:	df 93       	push	r29
   14aa2:	00 d0       	rcall	.+0      	; 0x14aa4 <__vector_72+0x30>
   14aa4:	1f 92       	push	r1
   14aa6:	cd b7       	in	r28, 0x3d	; 61
   14aa8:	de b7       	in	r29, 0x3e	; 62
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
   14aaa:	20 91 49 31 	lds	r18, 0x3149	; 0x803149 <adca_callback>
   14aae:	30 91 4a 31 	lds	r19, 0x314A	; 0x80314a <adca_callback+0x1>
   14ab2:	80 e0       	ldi	r24, 0x00	; 0
   14ab4:	92 e0       	ldi	r25, 0x02	; 2
   14ab6:	89 83       	std	Y+1, r24	; 0x01
   14ab8:	9a 83       	std	Y+2, r25	; 0x02
   14aba:	82 e0       	ldi	r24, 0x02	; 2
   14abc:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   14abe:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   14ac0:	8b 81       	ldd	r24, Y+3	; 0x03
   14ac2:	88 2f       	mov	r24, r24
   14ac4:	90 e0       	ldi	r25, 0x00	; 0
   14ac6:	83 70       	andi	r24, 0x03	; 3
   14ac8:	99 27       	eor	r25, r25
   14aca:	89 2b       	or	r24, r25
   14acc:	39 f4       	brne	.+14     	; 0x14adc <__vector_72+0x68>
		index += 2;
   14ace:	8c 81       	ldd	r24, Y+4	; 0x04
   14ad0:	8e 5f       	subi	r24, 0xFE	; 254
   14ad2:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   14ad4:	8b 81       	ldd	r24, Y+3	; 0x03
   14ad6:	86 95       	lsr	r24
   14ad8:	86 95       	lsr	r24
   14ada:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   14adc:	8b 81       	ldd	r24, Y+3	; 0x03
   14ade:	88 2f       	mov	r24, r24
   14ae0:	90 e0       	ldi	r25, 0x00	; 0
   14ae2:	81 70       	andi	r24, 0x01	; 1
   14ae4:	99 27       	eor	r25, r25
   14ae6:	89 2b       	or	r24, r25
   14ae8:	19 f4       	brne	.+6      	; 0x14af0 <__vector_72+0x7c>
		index++;
   14aea:	8c 81       	ldd	r24, Y+4	; 0x04
   14aec:	8f 5f       	subi	r24, 0xFF	; 255
   14aee:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   14af0:	89 81       	ldd	r24, Y+1	; 0x01
   14af2:	9a 81       	ldd	r25, Y+2	; 0x02
   14af4:	ac 01       	movw	r20, r24
   14af6:	40 5e       	subi	r20, 0xE0	; 224
   14af8:	5f 4f       	sbci	r21, 0xFF	; 255
   14afa:	8c 81       	ldd	r24, Y+4	; 0x04
   14afc:	88 2f       	mov	r24, r24
   14afe:	90 e0       	ldi	r25, 0x00	; 0
   14b00:	88 0f       	add	r24, r24
   14b02:	99 1f       	adc	r25, r25
   14b04:	88 0f       	add	r24, r24
   14b06:	99 1f       	adc	r25, r25
   14b08:	88 0f       	add	r24, r24
   14b0a:	99 1f       	adc	r25, r25
   14b0c:	84 0f       	add	r24, r20
   14b0e:	95 1f       	adc	r25, r21
   14b10:	fc 01       	movw	r30, r24
   14b12:	84 81       	ldd	r24, Z+4	; 0x04
   14b14:	95 81       	ldd	r25, Z+5	; 0x05
   14b16:	ac 01       	movw	r20, r24
   14b18:	62 e0       	ldi	r22, 0x02	; 2
   14b1a:	80 e0       	ldi	r24, 0x00	; 0
   14b1c:	92 e0       	ldi	r25, 0x02	; 2
   14b1e:	f9 01       	movw	r30, r18
   14b20:	19 95       	eicall
}
   14b22:	00 00       	nop
   14b24:	24 96       	adiw	r28, 0x04	; 4
   14b26:	cd bf       	out	0x3d, r28	; 61
   14b28:	de bf       	out	0x3e, r29	; 62
   14b2a:	df 91       	pop	r29
   14b2c:	cf 91       	pop	r28
   14b2e:	ff 91       	pop	r31
   14b30:	ef 91       	pop	r30
   14b32:	bf 91       	pop	r27
   14b34:	af 91       	pop	r26
   14b36:	9f 91       	pop	r25
   14b38:	8f 91       	pop	r24
   14b3a:	7f 91       	pop	r23
   14b3c:	6f 91       	pop	r22
   14b3e:	5f 91       	pop	r21
   14b40:	4f 91       	pop	r20
   14b42:	3f 91       	pop	r19
   14b44:	2f 91       	pop	r18
   14b46:	0f 90       	pop	r0
   14b48:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14b4c:	0f 90       	pop	r0
   14b4e:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14b52:	0f 90       	pop	r0
   14b54:	1f 90       	pop	r1
   14b56:	18 95       	reti

00014b58 <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
   14b58:	1f 92       	push	r1
   14b5a:	0f 92       	push	r0
   14b5c:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14b60:	0f 92       	push	r0
   14b62:	11 24       	eor	r1, r1
   14b64:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14b68:	0f 92       	push	r0
   14b6a:	2f 93       	push	r18
   14b6c:	3f 93       	push	r19
   14b6e:	4f 93       	push	r20
   14b70:	5f 93       	push	r21
   14b72:	6f 93       	push	r22
   14b74:	7f 93       	push	r23
   14b76:	8f 93       	push	r24
   14b78:	9f 93       	push	r25
   14b7a:	af 93       	push	r26
   14b7c:	bf 93       	push	r27
   14b7e:	ef 93       	push	r30
   14b80:	ff 93       	push	r31
   14b82:	cf 93       	push	r28
   14b84:	df 93       	push	r29
   14b86:	00 d0       	rcall	.+0      	; 0x14b88 <__vector_73+0x30>
   14b88:	1f 92       	push	r1
   14b8a:	cd b7       	in	r28, 0x3d	; 61
   14b8c:	de b7       	in	r29, 0x3e	; 62
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
   14b8e:	20 91 49 31 	lds	r18, 0x3149	; 0x803149 <adca_callback>
   14b92:	30 91 4a 31 	lds	r19, 0x314A	; 0x80314a <adca_callback+0x1>
   14b96:	80 e0       	ldi	r24, 0x00	; 0
   14b98:	92 e0       	ldi	r25, 0x02	; 2
   14b9a:	89 83       	std	Y+1, r24	; 0x01
   14b9c:	9a 83       	std	Y+2, r25	; 0x02
   14b9e:	84 e0       	ldi	r24, 0x04	; 4
   14ba0:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   14ba2:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   14ba4:	8b 81       	ldd	r24, Y+3	; 0x03
   14ba6:	88 2f       	mov	r24, r24
   14ba8:	90 e0       	ldi	r25, 0x00	; 0
   14baa:	83 70       	andi	r24, 0x03	; 3
   14bac:	99 27       	eor	r25, r25
   14bae:	89 2b       	or	r24, r25
   14bb0:	39 f4       	brne	.+14     	; 0x14bc0 <__vector_73+0x68>
		index += 2;
   14bb2:	8c 81       	ldd	r24, Y+4	; 0x04
   14bb4:	8e 5f       	subi	r24, 0xFE	; 254
   14bb6:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   14bb8:	8b 81       	ldd	r24, Y+3	; 0x03
   14bba:	86 95       	lsr	r24
   14bbc:	86 95       	lsr	r24
   14bbe:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   14bc0:	8b 81       	ldd	r24, Y+3	; 0x03
   14bc2:	88 2f       	mov	r24, r24
   14bc4:	90 e0       	ldi	r25, 0x00	; 0
   14bc6:	81 70       	andi	r24, 0x01	; 1
   14bc8:	99 27       	eor	r25, r25
   14bca:	89 2b       	or	r24, r25
   14bcc:	19 f4       	brne	.+6      	; 0x14bd4 <__vector_73+0x7c>
		index++;
   14bce:	8c 81       	ldd	r24, Y+4	; 0x04
   14bd0:	8f 5f       	subi	r24, 0xFF	; 255
   14bd2:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   14bd4:	89 81       	ldd	r24, Y+1	; 0x01
   14bd6:	9a 81       	ldd	r25, Y+2	; 0x02
   14bd8:	ac 01       	movw	r20, r24
   14bda:	40 5e       	subi	r20, 0xE0	; 224
   14bdc:	5f 4f       	sbci	r21, 0xFF	; 255
   14bde:	8c 81       	ldd	r24, Y+4	; 0x04
   14be0:	88 2f       	mov	r24, r24
   14be2:	90 e0       	ldi	r25, 0x00	; 0
   14be4:	88 0f       	add	r24, r24
   14be6:	99 1f       	adc	r25, r25
   14be8:	88 0f       	add	r24, r24
   14bea:	99 1f       	adc	r25, r25
   14bec:	88 0f       	add	r24, r24
   14bee:	99 1f       	adc	r25, r25
   14bf0:	84 0f       	add	r24, r20
   14bf2:	95 1f       	adc	r25, r21
   14bf4:	fc 01       	movw	r30, r24
   14bf6:	84 81       	ldd	r24, Z+4	; 0x04
   14bf8:	95 81       	ldd	r25, Z+5	; 0x05
   14bfa:	ac 01       	movw	r20, r24
   14bfc:	64 e0       	ldi	r22, 0x04	; 4
   14bfe:	80 e0       	ldi	r24, 0x00	; 0
   14c00:	92 e0       	ldi	r25, 0x02	; 2
   14c02:	f9 01       	movw	r30, r18
   14c04:	19 95       	eicall
}
   14c06:	00 00       	nop
   14c08:	24 96       	adiw	r28, 0x04	; 4
   14c0a:	cd bf       	out	0x3d, r28	; 61
   14c0c:	de bf       	out	0x3e, r29	; 62
   14c0e:	df 91       	pop	r29
   14c10:	cf 91       	pop	r28
   14c12:	ff 91       	pop	r31
   14c14:	ef 91       	pop	r30
   14c16:	bf 91       	pop	r27
   14c18:	af 91       	pop	r26
   14c1a:	9f 91       	pop	r25
   14c1c:	8f 91       	pop	r24
   14c1e:	7f 91       	pop	r23
   14c20:	6f 91       	pop	r22
   14c22:	5f 91       	pop	r21
   14c24:	4f 91       	pop	r20
   14c26:	3f 91       	pop	r19
   14c28:	2f 91       	pop	r18
   14c2a:	0f 90       	pop	r0
   14c2c:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14c30:	0f 90       	pop	r0
   14c32:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14c36:	0f 90       	pop	r0
   14c38:	1f 90       	pop	r1
   14c3a:	18 95       	reti

00014c3c <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
   14c3c:	1f 92       	push	r1
   14c3e:	0f 92       	push	r0
   14c40:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14c44:	0f 92       	push	r0
   14c46:	11 24       	eor	r1, r1
   14c48:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14c4c:	0f 92       	push	r0
   14c4e:	2f 93       	push	r18
   14c50:	3f 93       	push	r19
   14c52:	4f 93       	push	r20
   14c54:	5f 93       	push	r21
   14c56:	6f 93       	push	r22
   14c58:	7f 93       	push	r23
   14c5a:	8f 93       	push	r24
   14c5c:	9f 93       	push	r25
   14c5e:	af 93       	push	r26
   14c60:	bf 93       	push	r27
   14c62:	ef 93       	push	r30
   14c64:	ff 93       	push	r31
   14c66:	cf 93       	push	r28
   14c68:	df 93       	push	r29
   14c6a:	00 d0       	rcall	.+0      	; 0x14c6c <__vector_74+0x30>
   14c6c:	1f 92       	push	r1
   14c6e:	cd b7       	in	r28, 0x3d	; 61
   14c70:	de b7       	in	r29, 0x3e	; 62
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
   14c72:	20 91 49 31 	lds	r18, 0x3149	; 0x803149 <adca_callback>
   14c76:	30 91 4a 31 	lds	r19, 0x314A	; 0x80314a <adca_callback+0x1>
   14c7a:	80 e0       	ldi	r24, 0x00	; 0
   14c7c:	92 e0       	ldi	r25, 0x02	; 2
   14c7e:	89 83       	std	Y+1, r24	; 0x01
   14c80:	9a 83       	std	Y+2, r25	; 0x02
   14c82:	88 e0       	ldi	r24, 0x08	; 8
   14c84:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   14c86:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   14c88:	8b 81       	ldd	r24, Y+3	; 0x03
   14c8a:	88 2f       	mov	r24, r24
   14c8c:	90 e0       	ldi	r25, 0x00	; 0
   14c8e:	83 70       	andi	r24, 0x03	; 3
   14c90:	99 27       	eor	r25, r25
   14c92:	89 2b       	or	r24, r25
   14c94:	39 f4       	brne	.+14     	; 0x14ca4 <__vector_74+0x68>
		index += 2;
   14c96:	8c 81       	ldd	r24, Y+4	; 0x04
   14c98:	8e 5f       	subi	r24, 0xFE	; 254
   14c9a:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   14c9c:	8b 81       	ldd	r24, Y+3	; 0x03
   14c9e:	86 95       	lsr	r24
   14ca0:	86 95       	lsr	r24
   14ca2:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   14ca4:	8b 81       	ldd	r24, Y+3	; 0x03
   14ca6:	88 2f       	mov	r24, r24
   14ca8:	90 e0       	ldi	r25, 0x00	; 0
   14caa:	81 70       	andi	r24, 0x01	; 1
   14cac:	99 27       	eor	r25, r25
   14cae:	89 2b       	or	r24, r25
   14cb0:	19 f4       	brne	.+6      	; 0x14cb8 <__vector_74+0x7c>
		index++;
   14cb2:	8c 81       	ldd	r24, Y+4	; 0x04
   14cb4:	8f 5f       	subi	r24, 0xFF	; 255
   14cb6:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   14cb8:	89 81       	ldd	r24, Y+1	; 0x01
   14cba:	9a 81       	ldd	r25, Y+2	; 0x02
   14cbc:	ac 01       	movw	r20, r24
   14cbe:	40 5e       	subi	r20, 0xE0	; 224
   14cc0:	5f 4f       	sbci	r21, 0xFF	; 255
   14cc2:	8c 81       	ldd	r24, Y+4	; 0x04
   14cc4:	88 2f       	mov	r24, r24
   14cc6:	90 e0       	ldi	r25, 0x00	; 0
   14cc8:	88 0f       	add	r24, r24
   14cca:	99 1f       	adc	r25, r25
   14ccc:	88 0f       	add	r24, r24
   14cce:	99 1f       	adc	r25, r25
   14cd0:	88 0f       	add	r24, r24
   14cd2:	99 1f       	adc	r25, r25
   14cd4:	84 0f       	add	r24, r20
   14cd6:	95 1f       	adc	r25, r21
   14cd8:	fc 01       	movw	r30, r24
   14cda:	84 81       	ldd	r24, Z+4	; 0x04
   14cdc:	95 81       	ldd	r25, Z+5	; 0x05
   14cde:	ac 01       	movw	r20, r24
   14ce0:	68 e0       	ldi	r22, 0x08	; 8
   14ce2:	80 e0       	ldi	r24, 0x00	; 0
   14ce4:	92 e0       	ldi	r25, 0x02	; 2
   14ce6:	f9 01       	movw	r30, r18
   14ce8:	19 95       	eicall
}
   14cea:	00 00       	nop
   14cec:	24 96       	adiw	r28, 0x04	; 4
   14cee:	cd bf       	out	0x3d, r28	; 61
   14cf0:	de bf       	out	0x3e, r29	; 62
   14cf2:	df 91       	pop	r29
   14cf4:	cf 91       	pop	r28
   14cf6:	ff 91       	pop	r31
   14cf8:	ef 91       	pop	r30
   14cfa:	bf 91       	pop	r27
   14cfc:	af 91       	pop	r26
   14cfe:	9f 91       	pop	r25
   14d00:	8f 91       	pop	r24
   14d02:	7f 91       	pop	r23
   14d04:	6f 91       	pop	r22
   14d06:	5f 91       	pop	r21
   14d08:	4f 91       	pop	r20
   14d0a:	3f 91       	pop	r19
   14d0c:	2f 91       	pop	r18
   14d0e:	0f 90       	pop	r0
   14d10:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14d14:	0f 90       	pop	r0
   14d16:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14d1a:	0f 90       	pop	r0
   14d1c:	1f 90       	pop	r1
   14d1e:	18 95       	reti

00014d20 <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
   14d20:	1f 92       	push	r1
   14d22:	0f 92       	push	r0
   14d24:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14d28:	0f 92       	push	r0
   14d2a:	11 24       	eor	r1, r1
   14d2c:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14d30:	0f 92       	push	r0
   14d32:	2f 93       	push	r18
   14d34:	3f 93       	push	r19
   14d36:	4f 93       	push	r20
   14d38:	5f 93       	push	r21
   14d3a:	6f 93       	push	r22
   14d3c:	7f 93       	push	r23
   14d3e:	8f 93       	push	r24
   14d40:	9f 93       	push	r25
   14d42:	af 93       	push	r26
   14d44:	bf 93       	push	r27
   14d46:	ef 93       	push	r30
   14d48:	ff 93       	push	r31
   14d4a:	cf 93       	push	r28
   14d4c:	df 93       	push	r29
   14d4e:	00 d0       	rcall	.+0      	; 0x14d50 <__vector_39+0x30>
   14d50:	1f 92       	push	r1
   14d52:	cd b7       	in	r28, 0x3d	; 61
   14d54:	de b7       	in	r29, 0x3e	; 62
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
   14d56:	20 91 47 31 	lds	r18, 0x3147	; 0x803147 <adcb_callback>
   14d5a:	30 91 48 31 	lds	r19, 0x3148	; 0x803148 <adcb_callback+0x1>
   14d5e:	80 e4       	ldi	r24, 0x40	; 64
   14d60:	92 e0       	ldi	r25, 0x02	; 2
   14d62:	89 83       	std	Y+1, r24	; 0x01
   14d64:	9a 83       	std	Y+2, r25	; 0x02
   14d66:	81 e0       	ldi	r24, 0x01	; 1
   14d68:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   14d6a:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   14d6c:	8b 81       	ldd	r24, Y+3	; 0x03
   14d6e:	88 2f       	mov	r24, r24
   14d70:	90 e0       	ldi	r25, 0x00	; 0
   14d72:	83 70       	andi	r24, 0x03	; 3
   14d74:	99 27       	eor	r25, r25
   14d76:	89 2b       	or	r24, r25
   14d78:	39 f4       	brne	.+14     	; 0x14d88 <__vector_39+0x68>
		index += 2;
   14d7a:	8c 81       	ldd	r24, Y+4	; 0x04
   14d7c:	8e 5f       	subi	r24, 0xFE	; 254
   14d7e:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   14d80:	8b 81       	ldd	r24, Y+3	; 0x03
   14d82:	86 95       	lsr	r24
   14d84:	86 95       	lsr	r24
   14d86:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   14d88:	8b 81       	ldd	r24, Y+3	; 0x03
   14d8a:	88 2f       	mov	r24, r24
   14d8c:	90 e0       	ldi	r25, 0x00	; 0
   14d8e:	81 70       	andi	r24, 0x01	; 1
   14d90:	99 27       	eor	r25, r25
   14d92:	89 2b       	or	r24, r25
   14d94:	19 f4       	brne	.+6      	; 0x14d9c <__vector_39+0x7c>
		index++;
   14d96:	8c 81       	ldd	r24, Y+4	; 0x04
   14d98:	8f 5f       	subi	r24, 0xFF	; 255
   14d9a:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   14d9c:	89 81       	ldd	r24, Y+1	; 0x01
   14d9e:	9a 81       	ldd	r25, Y+2	; 0x02
   14da0:	ac 01       	movw	r20, r24
   14da2:	40 5e       	subi	r20, 0xE0	; 224
   14da4:	5f 4f       	sbci	r21, 0xFF	; 255
   14da6:	8c 81       	ldd	r24, Y+4	; 0x04
   14da8:	88 2f       	mov	r24, r24
   14daa:	90 e0       	ldi	r25, 0x00	; 0
   14dac:	88 0f       	add	r24, r24
   14dae:	99 1f       	adc	r25, r25
   14db0:	88 0f       	add	r24, r24
   14db2:	99 1f       	adc	r25, r25
   14db4:	88 0f       	add	r24, r24
   14db6:	99 1f       	adc	r25, r25
   14db8:	84 0f       	add	r24, r20
   14dba:	95 1f       	adc	r25, r21
   14dbc:	fc 01       	movw	r30, r24
   14dbe:	84 81       	ldd	r24, Z+4	; 0x04
   14dc0:	95 81       	ldd	r25, Z+5	; 0x05
   14dc2:	ac 01       	movw	r20, r24
   14dc4:	61 e0       	ldi	r22, 0x01	; 1
   14dc6:	80 e4       	ldi	r24, 0x40	; 64
   14dc8:	92 e0       	ldi	r25, 0x02	; 2
   14dca:	f9 01       	movw	r30, r18
   14dcc:	19 95       	eicall
}
   14dce:	00 00       	nop
   14dd0:	24 96       	adiw	r28, 0x04	; 4
   14dd2:	cd bf       	out	0x3d, r28	; 61
   14dd4:	de bf       	out	0x3e, r29	; 62
   14dd6:	df 91       	pop	r29
   14dd8:	cf 91       	pop	r28
   14dda:	ff 91       	pop	r31
   14ddc:	ef 91       	pop	r30
   14dde:	bf 91       	pop	r27
   14de0:	af 91       	pop	r26
   14de2:	9f 91       	pop	r25
   14de4:	8f 91       	pop	r24
   14de6:	7f 91       	pop	r23
   14de8:	6f 91       	pop	r22
   14dea:	5f 91       	pop	r21
   14dec:	4f 91       	pop	r20
   14dee:	3f 91       	pop	r19
   14df0:	2f 91       	pop	r18
   14df2:	0f 90       	pop	r0
   14df4:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14df8:	0f 90       	pop	r0
   14dfa:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14dfe:	0f 90       	pop	r0
   14e00:	1f 90       	pop	r1
   14e02:	18 95       	reti

00014e04 <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
   14e04:	1f 92       	push	r1
   14e06:	0f 92       	push	r0
   14e08:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14e0c:	0f 92       	push	r0
   14e0e:	11 24       	eor	r1, r1
   14e10:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14e14:	0f 92       	push	r0
   14e16:	2f 93       	push	r18
   14e18:	3f 93       	push	r19
   14e1a:	4f 93       	push	r20
   14e1c:	5f 93       	push	r21
   14e1e:	6f 93       	push	r22
   14e20:	7f 93       	push	r23
   14e22:	8f 93       	push	r24
   14e24:	9f 93       	push	r25
   14e26:	af 93       	push	r26
   14e28:	bf 93       	push	r27
   14e2a:	ef 93       	push	r30
   14e2c:	ff 93       	push	r31
   14e2e:	cf 93       	push	r28
   14e30:	df 93       	push	r29
   14e32:	00 d0       	rcall	.+0      	; 0x14e34 <__vector_40+0x30>
   14e34:	1f 92       	push	r1
   14e36:	cd b7       	in	r28, 0x3d	; 61
   14e38:	de b7       	in	r29, 0x3e	; 62
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
   14e3a:	20 91 47 31 	lds	r18, 0x3147	; 0x803147 <adcb_callback>
   14e3e:	30 91 48 31 	lds	r19, 0x3148	; 0x803148 <adcb_callback+0x1>
   14e42:	80 e4       	ldi	r24, 0x40	; 64
   14e44:	92 e0       	ldi	r25, 0x02	; 2
   14e46:	89 83       	std	Y+1, r24	; 0x01
   14e48:	9a 83       	std	Y+2, r25	; 0x02
   14e4a:	82 e0       	ldi	r24, 0x02	; 2
   14e4c:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   14e4e:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   14e50:	8b 81       	ldd	r24, Y+3	; 0x03
   14e52:	88 2f       	mov	r24, r24
   14e54:	90 e0       	ldi	r25, 0x00	; 0
   14e56:	83 70       	andi	r24, 0x03	; 3
   14e58:	99 27       	eor	r25, r25
   14e5a:	89 2b       	or	r24, r25
   14e5c:	39 f4       	brne	.+14     	; 0x14e6c <__vector_40+0x68>
		index += 2;
   14e5e:	8c 81       	ldd	r24, Y+4	; 0x04
   14e60:	8e 5f       	subi	r24, 0xFE	; 254
   14e62:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   14e64:	8b 81       	ldd	r24, Y+3	; 0x03
   14e66:	86 95       	lsr	r24
   14e68:	86 95       	lsr	r24
   14e6a:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   14e6c:	8b 81       	ldd	r24, Y+3	; 0x03
   14e6e:	88 2f       	mov	r24, r24
   14e70:	90 e0       	ldi	r25, 0x00	; 0
   14e72:	81 70       	andi	r24, 0x01	; 1
   14e74:	99 27       	eor	r25, r25
   14e76:	89 2b       	or	r24, r25
   14e78:	19 f4       	brne	.+6      	; 0x14e80 <__vector_40+0x7c>
		index++;
   14e7a:	8c 81       	ldd	r24, Y+4	; 0x04
   14e7c:	8f 5f       	subi	r24, 0xFF	; 255
   14e7e:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   14e80:	89 81       	ldd	r24, Y+1	; 0x01
   14e82:	9a 81       	ldd	r25, Y+2	; 0x02
   14e84:	ac 01       	movw	r20, r24
   14e86:	40 5e       	subi	r20, 0xE0	; 224
   14e88:	5f 4f       	sbci	r21, 0xFF	; 255
   14e8a:	8c 81       	ldd	r24, Y+4	; 0x04
   14e8c:	88 2f       	mov	r24, r24
   14e8e:	90 e0       	ldi	r25, 0x00	; 0
   14e90:	88 0f       	add	r24, r24
   14e92:	99 1f       	adc	r25, r25
   14e94:	88 0f       	add	r24, r24
   14e96:	99 1f       	adc	r25, r25
   14e98:	88 0f       	add	r24, r24
   14e9a:	99 1f       	adc	r25, r25
   14e9c:	84 0f       	add	r24, r20
   14e9e:	95 1f       	adc	r25, r21
   14ea0:	fc 01       	movw	r30, r24
   14ea2:	84 81       	ldd	r24, Z+4	; 0x04
   14ea4:	95 81       	ldd	r25, Z+5	; 0x05
   14ea6:	ac 01       	movw	r20, r24
   14ea8:	62 e0       	ldi	r22, 0x02	; 2
   14eaa:	80 e4       	ldi	r24, 0x40	; 64
   14eac:	92 e0       	ldi	r25, 0x02	; 2
   14eae:	f9 01       	movw	r30, r18
   14eb0:	19 95       	eicall
}
   14eb2:	00 00       	nop
   14eb4:	24 96       	adiw	r28, 0x04	; 4
   14eb6:	cd bf       	out	0x3d, r28	; 61
   14eb8:	de bf       	out	0x3e, r29	; 62
   14eba:	df 91       	pop	r29
   14ebc:	cf 91       	pop	r28
   14ebe:	ff 91       	pop	r31
   14ec0:	ef 91       	pop	r30
   14ec2:	bf 91       	pop	r27
   14ec4:	af 91       	pop	r26
   14ec6:	9f 91       	pop	r25
   14ec8:	8f 91       	pop	r24
   14eca:	7f 91       	pop	r23
   14ecc:	6f 91       	pop	r22
   14ece:	5f 91       	pop	r21
   14ed0:	4f 91       	pop	r20
   14ed2:	3f 91       	pop	r19
   14ed4:	2f 91       	pop	r18
   14ed6:	0f 90       	pop	r0
   14ed8:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14edc:	0f 90       	pop	r0
   14ede:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14ee2:	0f 90       	pop	r0
   14ee4:	1f 90       	pop	r1
   14ee6:	18 95       	reti

00014ee8 <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
   14ee8:	1f 92       	push	r1
   14eea:	0f 92       	push	r0
   14eec:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14ef0:	0f 92       	push	r0
   14ef2:	11 24       	eor	r1, r1
   14ef4:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14ef8:	0f 92       	push	r0
   14efa:	2f 93       	push	r18
   14efc:	3f 93       	push	r19
   14efe:	4f 93       	push	r20
   14f00:	5f 93       	push	r21
   14f02:	6f 93       	push	r22
   14f04:	7f 93       	push	r23
   14f06:	8f 93       	push	r24
   14f08:	9f 93       	push	r25
   14f0a:	af 93       	push	r26
   14f0c:	bf 93       	push	r27
   14f0e:	ef 93       	push	r30
   14f10:	ff 93       	push	r31
   14f12:	cf 93       	push	r28
   14f14:	df 93       	push	r29
   14f16:	00 d0       	rcall	.+0      	; 0x14f18 <__vector_41+0x30>
   14f18:	1f 92       	push	r1
   14f1a:	cd b7       	in	r28, 0x3d	; 61
   14f1c:	de b7       	in	r29, 0x3e	; 62
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
   14f1e:	20 91 47 31 	lds	r18, 0x3147	; 0x803147 <adcb_callback>
   14f22:	30 91 48 31 	lds	r19, 0x3148	; 0x803148 <adcb_callback+0x1>
   14f26:	80 e4       	ldi	r24, 0x40	; 64
   14f28:	92 e0       	ldi	r25, 0x02	; 2
   14f2a:	89 83       	std	Y+1, r24	; 0x01
   14f2c:	9a 83       	std	Y+2, r25	; 0x02
   14f2e:	84 e0       	ldi	r24, 0x04	; 4
   14f30:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   14f32:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   14f34:	8b 81       	ldd	r24, Y+3	; 0x03
   14f36:	88 2f       	mov	r24, r24
   14f38:	90 e0       	ldi	r25, 0x00	; 0
   14f3a:	83 70       	andi	r24, 0x03	; 3
   14f3c:	99 27       	eor	r25, r25
   14f3e:	89 2b       	or	r24, r25
   14f40:	39 f4       	brne	.+14     	; 0x14f50 <__vector_41+0x68>
		index += 2;
   14f42:	8c 81       	ldd	r24, Y+4	; 0x04
   14f44:	8e 5f       	subi	r24, 0xFE	; 254
   14f46:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   14f48:	8b 81       	ldd	r24, Y+3	; 0x03
   14f4a:	86 95       	lsr	r24
   14f4c:	86 95       	lsr	r24
   14f4e:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   14f50:	8b 81       	ldd	r24, Y+3	; 0x03
   14f52:	88 2f       	mov	r24, r24
   14f54:	90 e0       	ldi	r25, 0x00	; 0
   14f56:	81 70       	andi	r24, 0x01	; 1
   14f58:	99 27       	eor	r25, r25
   14f5a:	89 2b       	or	r24, r25
   14f5c:	19 f4       	brne	.+6      	; 0x14f64 <__vector_41+0x7c>
		index++;
   14f5e:	8c 81       	ldd	r24, Y+4	; 0x04
   14f60:	8f 5f       	subi	r24, 0xFF	; 255
   14f62:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   14f64:	89 81       	ldd	r24, Y+1	; 0x01
   14f66:	9a 81       	ldd	r25, Y+2	; 0x02
   14f68:	ac 01       	movw	r20, r24
   14f6a:	40 5e       	subi	r20, 0xE0	; 224
   14f6c:	5f 4f       	sbci	r21, 0xFF	; 255
   14f6e:	8c 81       	ldd	r24, Y+4	; 0x04
   14f70:	88 2f       	mov	r24, r24
   14f72:	90 e0       	ldi	r25, 0x00	; 0
   14f74:	88 0f       	add	r24, r24
   14f76:	99 1f       	adc	r25, r25
   14f78:	88 0f       	add	r24, r24
   14f7a:	99 1f       	adc	r25, r25
   14f7c:	88 0f       	add	r24, r24
   14f7e:	99 1f       	adc	r25, r25
   14f80:	84 0f       	add	r24, r20
   14f82:	95 1f       	adc	r25, r21
   14f84:	fc 01       	movw	r30, r24
   14f86:	84 81       	ldd	r24, Z+4	; 0x04
   14f88:	95 81       	ldd	r25, Z+5	; 0x05
   14f8a:	ac 01       	movw	r20, r24
   14f8c:	64 e0       	ldi	r22, 0x04	; 4
   14f8e:	80 e4       	ldi	r24, 0x40	; 64
   14f90:	92 e0       	ldi	r25, 0x02	; 2
   14f92:	f9 01       	movw	r30, r18
   14f94:	19 95       	eicall
}
   14f96:	00 00       	nop
   14f98:	24 96       	adiw	r28, 0x04	; 4
   14f9a:	cd bf       	out	0x3d, r28	; 61
   14f9c:	de bf       	out	0x3e, r29	; 62
   14f9e:	df 91       	pop	r29
   14fa0:	cf 91       	pop	r28
   14fa2:	ff 91       	pop	r31
   14fa4:	ef 91       	pop	r30
   14fa6:	bf 91       	pop	r27
   14fa8:	af 91       	pop	r26
   14faa:	9f 91       	pop	r25
   14fac:	8f 91       	pop	r24
   14fae:	7f 91       	pop	r23
   14fb0:	6f 91       	pop	r22
   14fb2:	5f 91       	pop	r21
   14fb4:	4f 91       	pop	r20
   14fb6:	3f 91       	pop	r19
   14fb8:	2f 91       	pop	r18
   14fba:	0f 90       	pop	r0
   14fbc:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14fc0:	0f 90       	pop	r0
   14fc2:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14fc6:	0f 90       	pop	r0
   14fc8:	1f 90       	pop	r1
   14fca:	18 95       	reti

00014fcc <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
   14fcc:	1f 92       	push	r1
   14fce:	0f 92       	push	r0
   14fd0:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14fd4:	0f 92       	push	r0
   14fd6:	11 24       	eor	r1, r1
   14fd8:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14fdc:	0f 92       	push	r0
   14fde:	2f 93       	push	r18
   14fe0:	3f 93       	push	r19
   14fe2:	4f 93       	push	r20
   14fe4:	5f 93       	push	r21
   14fe6:	6f 93       	push	r22
   14fe8:	7f 93       	push	r23
   14fea:	8f 93       	push	r24
   14fec:	9f 93       	push	r25
   14fee:	af 93       	push	r26
   14ff0:	bf 93       	push	r27
   14ff2:	ef 93       	push	r30
   14ff4:	ff 93       	push	r31
   14ff6:	cf 93       	push	r28
   14ff8:	df 93       	push	r29
   14ffa:	00 d0       	rcall	.+0      	; 0x14ffc <__vector_42+0x30>
   14ffc:	1f 92       	push	r1
   14ffe:	cd b7       	in	r28, 0x3d	; 61
   15000:	de b7       	in	r29, 0x3e	; 62
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
   15002:	20 91 47 31 	lds	r18, 0x3147	; 0x803147 <adcb_callback>
   15006:	30 91 48 31 	lds	r19, 0x3148	; 0x803148 <adcb_callback+0x1>
   1500a:	80 e4       	ldi	r24, 0x40	; 64
   1500c:	92 e0       	ldi	r25, 0x02	; 2
   1500e:	89 83       	std	Y+1, r24	; 0x01
   15010:	9a 83       	std	Y+2, r25	; 0x02
   15012:	88 e0       	ldi	r24, 0x08	; 8
   15014:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   15016:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   15018:	8b 81       	ldd	r24, Y+3	; 0x03
   1501a:	88 2f       	mov	r24, r24
   1501c:	90 e0       	ldi	r25, 0x00	; 0
   1501e:	83 70       	andi	r24, 0x03	; 3
   15020:	99 27       	eor	r25, r25
   15022:	89 2b       	or	r24, r25
   15024:	39 f4       	brne	.+14     	; 0x15034 <__vector_42+0x68>
		index += 2;
   15026:	8c 81       	ldd	r24, Y+4	; 0x04
   15028:	8e 5f       	subi	r24, 0xFE	; 254
   1502a:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   1502c:	8b 81       	ldd	r24, Y+3	; 0x03
   1502e:	86 95       	lsr	r24
   15030:	86 95       	lsr	r24
   15032:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   15034:	8b 81       	ldd	r24, Y+3	; 0x03
   15036:	88 2f       	mov	r24, r24
   15038:	90 e0       	ldi	r25, 0x00	; 0
   1503a:	81 70       	andi	r24, 0x01	; 1
   1503c:	99 27       	eor	r25, r25
   1503e:	89 2b       	or	r24, r25
   15040:	19 f4       	brne	.+6      	; 0x15048 <__vector_42+0x7c>
		index++;
   15042:	8c 81       	ldd	r24, Y+4	; 0x04
   15044:	8f 5f       	subi	r24, 0xFF	; 255
   15046:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   15048:	89 81       	ldd	r24, Y+1	; 0x01
   1504a:	9a 81       	ldd	r25, Y+2	; 0x02
   1504c:	ac 01       	movw	r20, r24
   1504e:	40 5e       	subi	r20, 0xE0	; 224
   15050:	5f 4f       	sbci	r21, 0xFF	; 255
   15052:	8c 81       	ldd	r24, Y+4	; 0x04
   15054:	88 2f       	mov	r24, r24
   15056:	90 e0       	ldi	r25, 0x00	; 0
   15058:	88 0f       	add	r24, r24
   1505a:	99 1f       	adc	r25, r25
   1505c:	88 0f       	add	r24, r24
   1505e:	99 1f       	adc	r25, r25
   15060:	88 0f       	add	r24, r24
   15062:	99 1f       	adc	r25, r25
   15064:	84 0f       	add	r24, r20
   15066:	95 1f       	adc	r25, r21
   15068:	fc 01       	movw	r30, r24
   1506a:	84 81       	ldd	r24, Z+4	; 0x04
   1506c:	95 81       	ldd	r25, Z+5	; 0x05
   1506e:	ac 01       	movw	r20, r24
   15070:	68 e0       	ldi	r22, 0x08	; 8
   15072:	80 e4       	ldi	r24, 0x40	; 64
   15074:	92 e0       	ldi	r25, 0x02	; 2
   15076:	f9 01       	movw	r30, r18
   15078:	19 95       	eicall
}
   1507a:	00 00       	nop
   1507c:	24 96       	adiw	r28, 0x04	; 4
   1507e:	cd bf       	out	0x3d, r28	; 61
   15080:	de bf       	out	0x3e, r29	; 62
   15082:	df 91       	pop	r29
   15084:	cf 91       	pop	r28
   15086:	ff 91       	pop	r31
   15088:	ef 91       	pop	r30
   1508a:	bf 91       	pop	r27
   1508c:	af 91       	pop	r26
   1508e:	9f 91       	pop	r25
   15090:	8f 91       	pop	r24
   15092:	7f 91       	pop	r23
   15094:	6f 91       	pop	r22
   15096:	5f 91       	pop	r21
   15098:	4f 91       	pop	r20
   1509a:	3f 91       	pop	r19
   1509c:	2f 91       	pop	r18
   1509e:	0f 90       	pop	r0
   150a0:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   150a4:	0f 90       	pop	r0
   150a6:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   150aa:	0f 90       	pop	r0
   150ac:	1f 90       	pop	r1
   150ae:	18 95       	reti

000150b0 <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
   150b0:	cf 93       	push	r28
   150b2:	df 93       	push	r29
   150b4:	cd b7       	in	r28, 0x3d	; 61
   150b6:	de b7       	in	r29, 0x3e	; 62
   150b8:	28 97       	sbiw	r28, 0x08	; 8
   150ba:	cd bf       	out	0x3d, r28	; 61
   150bc:	de bf       	out	0x3e, r29	; 62
   150be:	8d 83       	std	Y+5, r24	; 0x05
   150c0:	9e 83       	std	Y+6, r25	; 0x06
   150c2:	6f 83       	std	Y+7, r22	; 0x07
   150c4:	78 87       	std	Y+8, r23	; 0x08
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
   150c6:	8d 81       	ldd	r24, Y+5	; 0x05
   150c8:	9e 81       	ldd	r25, Y+6	; 0x06
   150ca:	81 15       	cp	r24, r1
   150cc:	92 40       	sbci	r25, 0x02	; 2
   150ce:	29 f4       	brne	.+10     	; 0x150da <adc_write_configuration+0x2a>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
   150d0:	80 e0       	ldi	r24, 0x00	; 0
   150d2:	fd db       	rcall	.-2054   	; 0x148ce <adc_get_calibration_data>
   150d4:	89 83       	std	Y+1, r24	; 0x01
   150d6:	9a 83       	std	Y+2, r25	; 0x02
   150d8:	0a c0       	rjmp	.+20     	; 0x150ee <adc_write_configuration+0x3e>
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
   150da:	8d 81       	ldd	r24, Y+5	; 0x05
   150dc:	9e 81       	ldd	r25, Y+6	; 0x06
   150de:	80 34       	cpi	r24, 0x40	; 64
   150e0:	92 40       	sbci	r25, 0x02	; 2
   150e2:	09 f0       	breq	.+2      	; 0x150e6 <adc_write_configuration+0x36>
		cal = adc_get_calibration_data(ADC_CAL_ADCB);
   150e4:	56 c0       	rjmp	.+172    	; 0x15192 <adc_write_configuration+0xe2>
   150e6:	81 e0       	ldi	r24, 0x01	; 1
   150e8:	f2 db       	rcall	.-2076   	; 0x148ce <adc_get_calibration_data>
	{
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
   150ea:	89 83       	std	Y+1, r24	; 0x01
   150ec:	9a 83       	std	Y+2, r25	; 0x02
	adc_enable_clock(adc);
   150ee:	be db       	rcall	.-2180   	; 0x1486c <cpu_irq_save>
   150f0:	8b 83       	std	Y+3, r24	; 0x03
   150f2:	8d 81       	ldd	r24, Y+5	; 0x05
   150f4:	9e 81       	ldd	r25, Y+6	; 0x06
	enable = adc->CTRLA & ADC_ENABLE_bm;
   150f6:	14 db       	rcall	.-2520   	; 0x14720 <adc_enable_clock>
   150f8:	8d 81       	ldd	r24, Y+5	; 0x05
   150fa:	9e 81       	ldd	r25, Y+6	; 0x06
   150fc:	fc 01       	movw	r30, r24
   150fe:	80 81       	ld	r24, Z
   15100:	81 70       	andi	r24, 0x01	; 1

	adc->CTRLA = ADC_FLUSH_bm;
   15102:	8c 83       	std	Y+4, r24	; 0x04
   15104:	8d 81       	ldd	r24, Y+5	; 0x05
   15106:	9e 81       	ldd	r25, Y+6	; 0x06
   15108:	22 e0       	ldi	r18, 0x02	; 2
   1510a:	fc 01       	movw	r30, r24
	adc->CAL = cal;
   1510c:	20 83       	st	Z, r18
   1510e:	8d 81       	ldd	r24, Y+5	; 0x05
   15110:	9e 81       	ldd	r25, Y+6	; 0x06
   15112:	29 81       	ldd	r18, Y+1	; 0x01
   15114:	3a 81       	ldd	r19, Y+2	; 0x02
   15116:	fc 01       	movw	r30, r24
   15118:	24 87       	std	Z+12, r18	; 0x0c
	adc->CMP = conf->cmp;
   1511a:	35 87       	std	Z+13, r19	; 0x0d
   1511c:	8f 81       	ldd	r24, Y+7	; 0x07
   1511e:	98 85       	ldd	r25, Y+8	; 0x08
   15120:	fc 01       	movw	r30, r24
   15122:	25 81       	ldd	r18, Z+5	; 0x05
   15124:	36 81       	ldd	r19, Z+6	; 0x06
   15126:	8d 81       	ldd	r24, Y+5	; 0x05
   15128:	9e 81       	ldd	r25, Y+6	; 0x06
   1512a:	fc 01       	movw	r30, r24
   1512c:	20 8f       	std	Z+24, r18	; 0x18
	adc->REFCTRL = conf->refctrl;
   1512e:	31 8f       	std	Z+25, r19	; 0x19
   15130:	8f 81       	ldd	r24, Y+7	; 0x07
   15132:	98 85       	ldd	r25, Y+8	; 0x08
   15134:	fc 01       	movw	r30, r24
   15136:	22 81       	ldd	r18, Z+2	; 0x02
   15138:	8d 81       	ldd	r24, Y+5	; 0x05
   1513a:	9e 81       	ldd	r25, Y+6	; 0x06
   1513c:	fc 01       	movw	r30, r24
	adc->PRESCALER = conf->prescaler;
   1513e:	22 83       	std	Z+2, r18	; 0x02
   15140:	8f 81       	ldd	r24, Y+7	; 0x07
   15142:	98 85       	ldd	r25, Y+8	; 0x08
   15144:	fc 01       	movw	r30, r24
   15146:	24 81       	ldd	r18, Z+4	; 0x04
   15148:	8d 81       	ldd	r24, Y+5	; 0x05
   1514a:	9e 81       	ldd	r25, Y+6	; 0x06
   1514c:	fc 01       	movw	r30, r24
	adc->EVCTRL = conf->evctrl;
   1514e:	24 83       	std	Z+4, r18	; 0x04
   15150:	8f 81       	ldd	r24, Y+7	; 0x07
   15152:	98 85       	ldd	r25, Y+8	; 0x08
   15154:	fc 01       	movw	r30, r24
   15156:	23 81       	ldd	r18, Z+3	; 0x03
   15158:	8d 81       	ldd	r24, Y+5	; 0x05
   1515a:	9e 81       	ldd	r25, Y+6	; 0x06
   1515c:	fc 01       	movw	r30, r24
	adc->CTRLB = conf->ctrlb;
   1515e:	23 83       	std	Z+3, r18	; 0x03
   15160:	8f 81       	ldd	r24, Y+7	; 0x07
   15162:	98 85       	ldd	r25, Y+8	; 0x08
   15164:	fc 01       	movw	r30, r24
   15166:	21 81       	ldd	r18, Z+1	; 0x01
   15168:	8d 81       	ldd	r24, Y+5	; 0x05
   1516a:	9e 81       	ldd	r25, Y+6	; 0x06
   1516c:	fc 01       	movw	r30, r24

	adc->CTRLA = enable | conf->ctrla;
   1516e:	21 83       	std	Z+1, r18	; 0x01
   15170:	8f 81       	ldd	r24, Y+7	; 0x07
   15172:	98 85       	ldd	r25, Y+8	; 0x08
   15174:	fc 01       	movw	r30, r24
   15176:	90 81       	ld	r25, Z
   15178:	8c 81       	ldd	r24, Y+4	; 0x04
   1517a:	29 2f       	mov	r18, r25
   1517c:	28 2b       	or	r18, r24
   1517e:	8d 81       	ldd	r24, Y+5	; 0x05

	adc_disable_clock(adc);
   15180:	9e 81       	ldd	r25, Y+6	; 0x06
   15182:	fc 01       	movw	r30, r24
   15184:	20 83       	st	Z, r18

	cpu_irq_restore(flags);
   15186:	8d 81       	ldd	r24, Y+5	; 0x05
   15188:	9e 81       	ldd	r25, Y+6	; 0x06
   1518a:	fb da       	rcall	.-2570   	; 0x14782 <adc_disable_clock>
   1518c:	8b 81       	ldd	r24, Y+3	; 0x03
	} else
#endif

	{
		Assert(0);
		return;
   1518e:	7e db       	rcall	.-2308   	; 0x1488c <cpu_irq_restore>
	adc->CTRLA = enable | conf->ctrla;

	adc_disable_clock(adc);

	cpu_irq_restore(flags);
}
   15190:	01 c0       	rjmp	.+2      	; 0x15194 <adc_write_configuration+0xe4>
   15192:	00 00       	nop
   15194:	28 96       	adiw	r28, 0x08	; 8
   15196:	cd bf       	out	0x3d, r28	; 61
   15198:	de bf       	out	0x3e, r29	; 62
   1519a:	df 91       	pop	r29
   1519c:	cf 91       	pop	r28
   1519e:	08 95       	ret

000151a0 <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
   151a0:	cf 93       	push	r28
   151a2:	df 93       	push	r29
   151a4:	cd b7       	in	r28, 0x3d	; 61
   151a6:	de b7       	in	r29, 0x3e	; 62
   151a8:	25 97       	sbiw	r28, 0x05	; 5
   151aa:	cd bf       	out	0x3d, r28	; 61
   151ac:	de bf       	out	0x3e, r29	; 62
   151ae:	8a 83       	std	Y+2, r24	; 0x02
   151b0:	9b 83       	std	Y+3, r25	; 0x03
   151b2:	6c 83       	std	Y+4, r22	; 0x04
	irqflags_t flags = cpu_irq_save();
   151b4:	7d 83       	std	Y+5, r23	; 0x05
   151b6:	5a db       	rcall	.-2380   	; 0x1486c <cpu_irq_save>

	adc_enable_clock(adc);
   151b8:	89 83       	std	Y+1, r24	; 0x01
   151ba:	8a 81       	ldd	r24, Y+2	; 0x02
   151bc:	9b 81       	ldd	r25, Y+3	; 0x03

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
   151be:	b0 da       	rcall	.-2720   	; 0x14720 <adc_enable_clock>
   151c0:	8a 81       	ldd	r24, Y+2	; 0x02
   151c2:	9b 81       	ldd	r25, Y+3	; 0x03
   151c4:	fc 01       	movw	r30, r24
   151c6:	80 81       	ld	r24, Z
   151c8:	28 2f       	mov	r18, r24
   151ca:	20 7c       	andi	r18, 0xC0	; 192
   151cc:	8c 81       	ldd	r24, Y+4	; 0x04
   151ce:	9d 81       	ldd	r25, Y+5	; 0x05
   151d0:	fc 01       	movw	r30, r24

	conf->cmp = adc->CMP;
   151d2:	20 83       	st	Z, r18
   151d4:	8a 81       	ldd	r24, Y+2	; 0x02
   151d6:	9b 81       	ldd	r25, Y+3	; 0x03
   151d8:	fc 01       	movw	r30, r24
   151da:	20 8d       	ldd	r18, Z+24	; 0x18
   151dc:	31 8d       	ldd	r19, Z+25	; 0x19
   151de:	8c 81       	ldd	r24, Y+4	; 0x04
   151e0:	9d 81       	ldd	r25, Y+5	; 0x05
   151e2:	fc 01       	movw	r30, r24
   151e4:	25 83       	std	Z+5, r18	; 0x05
	conf->refctrl = adc->REFCTRL;
   151e6:	36 83       	std	Z+6, r19	; 0x06
   151e8:	8a 81       	ldd	r24, Y+2	; 0x02
   151ea:	9b 81       	ldd	r25, Y+3	; 0x03
   151ec:	fc 01       	movw	r30, r24
   151ee:	22 81       	ldd	r18, Z+2	; 0x02
   151f0:	8c 81       	ldd	r24, Y+4	; 0x04
   151f2:	9d 81       	ldd	r25, Y+5	; 0x05
   151f4:	fc 01       	movw	r30, r24
	conf->prescaler = adc->PRESCALER;
   151f6:	22 83       	std	Z+2, r18	; 0x02
   151f8:	8a 81       	ldd	r24, Y+2	; 0x02
   151fa:	9b 81       	ldd	r25, Y+3	; 0x03
   151fc:	fc 01       	movw	r30, r24
   151fe:	24 81       	ldd	r18, Z+4	; 0x04
   15200:	8c 81       	ldd	r24, Y+4	; 0x04
   15202:	9d 81       	ldd	r25, Y+5	; 0x05
   15204:	fc 01       	movw	r30, r24
	conf->evctrl = adc->EVCTRL;
   15206:	24 83       	std	Z+4, r18	; 0x04
   15208:	8a 81       	ldd	r24, Y+2	; 0x02
   1520a:	9b 81       	ldd	r25, Y+3	; 0x03
   1520c:	fc 01       	movw	r30, r24
   1520e:	23 81       	ldd	r18, Z+3	; 0x03
   15210:	8c 81       	ldd	r24, Y+4	; 0x04
   15212:	9d 81       	ldd	r25, Y+5	; 0x05
   15214:	fc 01       	movw	r30, r24
	conf->ctrlb = adc->CTRLB;
   15216:	23 83       	std	Z+3, r18	; 0x03
   15218:	8a 81       	ldd	r24, Y+2	; 0x02
   1521a:	9b 81       	ldd	r25, Y+3	; 0x03
   1521c:	fc 01       	movw	r30, r24
   1521e:	21 81       	ldd	r18, Z+1	; 0x01
   15220:	8c 81       	ldd	r24, Y+4	; 0x04
   15222:	9d 81       	ldd	r25, Y+5	; 0x05

	adc_disable_clock(adc);
   15224:	fc 01       	movw	r30, r24
   15226:	21 83       	std	Z+1, r18	; 0x01

	cpu_irq_restore(flags);
   15228:	8a 81       	ldd	r24, Y+2	; 0x02
   1522a:	9b 81       	ldd	r25, Y+3	; 0x03
   1522c:	aa da       	rcall	.-2732   	; 0x14782 <adc_disable_clock>
}
   1522e:	89 81       	ldd	r24, Y+1	; 0x01
   15230:	2d db       	rcall	.-2470   	; 0x1488c <cpu_irq_restore>
   15232:	00 00       	nop
   15234:	25 96       	adiw	r28, 0x05	; 5
   15236:	cd bf       	out	0x3d, r28	; 61
   15238:	de bf       	out	0x3e, r29	; 62
   1523a:	df 91       	pop	r29
   1523c:	cf 91       	pop	r28
   1523e:	08 95       	ret

00015240 <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
   15240:	cf 93       	push	r28
   15242:	df 93       	push	r29
   15244:	cd b7       	in	r28, 0x3d	; 61
   15246:	de b7       	in	r29, 0x3e	; 62
   15248:	2c 97       	sbiw	r28, 0x0c	; 12
   1524a:	cd bf       	out	0x3d, r28	; 61
   1524c:	de bf       	out	0x3e, r29	; 62
   1524e:	88 87       	std	Y+8, r24	; 0x08
   15250:	99 87       	std	Y+9, r25	; 0x09
   15252:	6a 87       	std	Y+10, r22	; 0x0a
   15254:	4b 87       	std	Y+11, r20	; 0x0b
   15256:	5c 87       	std	Y+12, r21	; 0x0c
   15258:	88 85       	ldd	r24, Y+8	; 0x08
   1525a:	99 85       	ldd	r25, Y+9	; 0x09
   1525c:	8c 83       	std	Y+4, r24	; 0x04
   1525e:	9d 83       	std	Y+5, r25	; 0x05
   15260:	8a 85       	ldd	r24, Y+10	; 0x0a
   15262:	8e 83       	std	Y+6, r24	; 0x06
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   15264:	1f 82       	std	Y+7, r1	; 0x07
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   15266:	8e 81       	ldd	r24, Y+6	; 0x06
   15268:	88 2f       	mov	r24, r24
   1526a:	90 e0       	ldi	r25, 0x00	; 0
   1526c:	83 70       	andi	r24, 0x03	; 3
   1526e:	99 27       	eor	r25, r25
   15270:	89 2b       	or	r24, r25
   15272:	39 f4       	brne	.+14     	; 0x15282 <adcch_write_configuration+0x42>
		index += 2;
   15274:	8f 81       	ldd	r24, Y+7	; 0x07
   15276:	8e 5f       	subi	r24, 0xFE	; 254
   15278:	8f 83       	std	Y+7, r24	; 0x07
		ch_mask >>= 2;
   1527a:	8e 81       	ldd	r24, Y+6	; 0x06
   1527c:	86 95       	lsr	r24
   1527e:	86 95       	lsr	r24
   15280:	8e 83       	std	Y+6, r24	; 0x06
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   15282:	8e 81       	ldd	r24, Y+6	; 0x06
   15284:	88 2f       	mov	r24, r24
   15286:	90 e0       	ldi	r25, 0x00	; 0
   15288:	81 70       	andi	r24, 0x01	; 1
   1528a:	99 27       	eor	r25, r25
   1528c:	89 2b       	or	r24, r25
   1528e:	19 f4       	brne	.+6      	; 0x15296 <adcch_write_configuration+0x56>
		index++;
   15290:	8f 81       	ldd	r24, Y+7	; 0x07
   15292:	8f 5f       	subi	r24, 0xFF	; 255
   15294:	8f 83       	std	Y+7, r24	; 0x07
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   15296:	8c 81       	ldd	r24, Y+4	; 0x04
   15298:	9d 81       	ldd	r25, Y+5	; 0x05
   1529a:	9c 01       	movw	r18, r24
   1529c:	20 5e       	subi	r18, 0xE0	; 224
   1529e:	3f 4f       	sbci	r19, 0xFF	; 255
   152a0:	8f 81       	ldd	r24, Y+7	; 0x07
   152a2:	88 2f       	mov	r24, r24
   152a4:	90 e0       	ldi	r25, 0x00	; 0
   152a6:	88 0f       	add	r24, r24
   152a8:	99 1f       	adc	r25, r25
   152aa:	88 0f       	add	r24, r24
   152ac:	99 1f       	adc	r25, r25
   152ae:	88 0f       	add	r24, r24
   152b0:	99 1f       	adc	r25, r25
   152b2:	82 0f       	add	r24, r18
   152b4:	93 1f       	adc	r25, r19
	ADC_CH_t *adc_ch;
	irqflags_t flags;

	adc_ch = adc_get_channel(adc, ch_mask);
   152b6:	89 83       	std	Y+1, r24	; 0x01

	flags = cpu_irq_save();
   152b8:	9a 83       	std	Y+2, r25	; 0x02
   152ba:	d8 da       	rcall	.-2640   	; 0x1486c <cpu_irq_save>
			return;
		}
	}
#endif

	adc_enable_clock(adc);
   152bc:	8b 83       	std	Y+3, r24	; 0x03
   152be:	88 85       	ldd	r24, Y+8	; 0x08
   152c0:	99 85       	ldd	r25, Y+9	; 0x09
	adc_ch->CTRL = ch_conf->ctrl;
   152c2:	2e da       	rcall	.-2980   	; 0x14720 <adc_enable_clock>
   152c4:	8b 85       	ldd	r24, Y+11	; 0x0b
   152c6:	9c 85       	ldd	r25, Y+12	; 0x0c
   152c8:	fc 01       	movw	r30, r24
   152ca:	20 81       	ld	r18, Z
   152cc:	89 81       	ldd	r24, Y+1	; 0x01
   152ce:	9a 81       	ldd	r25, Y+2	; 0x02
   152d0:	fc 01       	movw	r30, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
   152d2:	20 83       	st	Z, r18
   152d4:	8b 85       	ldd	r24, Y+11	; 0x0b
   152d6:	9c 85       	ldd	r25, Y+12	; 0x0c
   152d8:	fc 01       	movw	r30, r24
   152da:	22 81       	ldd	r18, Z+2	; 0x02
   152dc:	89 81       	ldd	r24, Y+1	; 0x01
   152de:	9a 81       	ldd	r25, Y+2	; 0x02
   152e0:	fc 01       	movw	r30, r24
	adc_ch->MUXCTRL = ch_conf->muxctrl;
   152e2:	22 83       	std	Z+2, r18	; 0x02
   152e4:	8b 85       	ldd	r24, Y+11	; 0x0b
   152e6:	9c 85       	ldd	r25, Y+12	; 0x0c
   152e8:	fc 01       	movw	r30, r24
   152ea:	21 81       	ldd	r18, Z+1	; 0x01
   152ec:	89 81       	ldd	r24, Y+1	; 0x01
   152ee:	9a 81       	ldd	r25, Y+2	; 0x02
   152f0:	fc 01       	movw	r30, r24
	if (ch_mask & ADC_CH0) {
   152f2:	21 83       	std	Z+1, r18	; 0x01
   152f4:	8a 85       	ldd	r24, Y+10	; 0x0a
   152f6:	88 2f       	mov	r24, r24
   152f8:	90 e0       	ldi	r25, 0x00	; 0
   152fa:	81 70       	andi	r24, 0x01	; 1
   152fc:	99 27       	eor	r25, r25
   152fe:	89 2b       	or	r24, r25
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
   15300:	41 f0       	breq	.+16     	; 0x15312 <adcch_write_configuration+0xd2>
   15302:	8b 85       	ldd	r24, Y+11	; 0x0b
   15304:	9c 85       	ldd	r25, Y+12	; 0x0c
   15306:	fc 01       	movw	r30, r24
   15308:	23 81       	ldd	r18, Z+3	; 0x03
   1530a:	89 81       	ldd	r24, Y+1	; 0x01
   1530c:	9a 81       	ldd	r25, Y+2	; 0x02
	}
	adc_disable_clock(adc);
   1530e:	fc 01       	movw	r30, r24
   15310:	26 83       	std	Z+6, r18	; 0x06

	cpu_irq_restore(flags);
   15312:	88 85       	ldd	r24, Y+8	; 0x08
   15314:	99 85       	ldd	r25, Y+9	; 0x09
   15316:	35 da       	rcall	.-2966   	; 0x14782 <adc_disable_clock>
}
   15318:	8b 81       	ldd	r24, Y+3	; 0x03
   1531a:	b8 da       	rcall	.-2704   	; 0x1488c <cpu_irq_restore>
   1531c:	00 00       	nop
   1531e:	2c 96       	adiw	r28, 0x0c	; 12
   15320:	cd bf       	out	0x3d, r28	; 61
   15322:	de bf       	out	0x3e, r29	; 62
   15324:	df 91       	pop	r29
   15326:	cf 91       	pop	r28
   15328:	08 95       	ret

0001532a <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
   1532a:	cf 93       	push	r28
   1532c:	df 93       	push	r29
   1532e:	cd b7       	in	r28, 0x3d	; 61
   15330:	de b7       	in	r29, 0x3e	; 62
   15332:	2c 97       	sbiw	r28, 0x0c	; 12
   15334:	cd bf       	out	0x3d, r28	; 61
   15336:	de bf       	out	0x3e, r29	; 62
   15338:	88 87       	std	Y+8, r24	; 0x08
   1533a:	99 87       	std	Y+9, r25	; 0x09
   1533c:	6a 87       	std	Y+10, r22	; 0x0a
   1533e:	4b 87       	std	Y+11, r20	; 0x0b
   15340:	5c 87       	std	Y+12, r21	; 0x0c
   15342:	88 85       	ldd	r24, Y+8	; 0x08
   15344:	99 85       	ldd	r25, Y+9	; 0x09
   15346:	8c 83       	std	Y+4, r24	; 0x04
   15348:	9d 83       	std	Y+5, r25	; 0x05
   1534a:	8a 85       	ldd	r24, Y+10	; 0x0a
   1534c:	8e 83       	std	Y+6, r24	; 0x06
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   1534e:	1f 82       	std	Y+7, r1	; 0x07
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   15350:	8e 81       	ldd	r24, Y+6	; 0x06
   15352:	88 2f       	mov	r24, r24
   15354:	90 e0       	ldi	r25, 0x00	; 0
   15356:	83 70       	andi	r24, 0x03	; 3
   15358:	99 27       	eor	r25, r25
   1535a:	89 2b       	or	r24, r25
   1535c:	39 f4       	brne	.+14     	; 0x1536c <adcch_read_configuration+0x42>
		index += 2;
   1535e:	8f 81       	ldd	r24, Y+7	; 0x07
   15360:	8e 5f       	subi	r24, 0xFE	; 254
   15362:	8f 83       	std	Y+7, r24	; 0x07
		ch_mask >>= 2;
   15364:	8e 81       	ldd	r24, Y+6	; 0x06
   15366:	86 95       	lsr	r24
   15368:	86 95       	lsr	r24
   1536a:	8e 83       	std	Y+6, r24	; 0x06
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   1536c:	8e 81       	ldd	r24, Y+6	; 0x06
   1536e:	88 2f       	mov	r24, r24
   15370:	90 e0       	ldi	r25, 0x00	; 0
   15372:	81 70       	andi	r24, 0x01	; 1
   15374:	99 27       	eor	r25, r25
   15376:	89 2b       	or	r24, r25
   15378:	19 f4       	brne	.+6      	; 0x15380 <adcch_read_configuration+0x56>
		index++;
   1537a:	8f 81       	ldd	r24, Y+7	; 0x07
   1537c:	8f 5f       	subi	r24, 0xFF	; 255
   1537e:	8f 83       	std	Y+7, r24	; 0x07
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   15380:	8c 81       	ldd	r24, Y+4	; 0x04
   15382:	9d 81       	ldd	r25, Y+5	; 0x05
   15384:	9c 01       	movw	r18, r24
   15386:	20 5e       	subi	r18, 0xE0	; 224
   15388:	3f 4f       	sbci	r19, 0xFF	; 255
   1538a:	8f 81       	ldd	r24, Y+7	; 0x07
   1538c:	88 2f       	mov	r24, r24
   1538e:	90 e0       	ldi	r25, 0x00	; 0
   15390:	88 0f       	add	r24, r24
   15392:	99 1f       	adc	r25, r25
   15394:	88 0f       	add	r24, r24
   15396:	99 1f       	adc	r25, r25
   15398:	88 0f       	add	r24, r24
   1539a:	99 1f       	adc	r25, r25
   1539c:	82 0f       	add	r24, r18
   1539e:	93 1f       	adc	r25, r19
	ADC_CH_t *adc_ch;
	irqflags_t flags;

	adc_ch = adc_get_channel(adc, ch_mask);
   153a0:	89 83       	std	Y+1, r24	; 0x01

	flags = cpu_irq_save();
   153a2:	9a 83       	std	Y+2, r25	; 0x02
   153a4:	63 da       	rcall	.-2874   	; 0x1486c <cpu_irq_save>

	adc_enable_clock(adc);
   153a6:	8b 83       	std	Y+3, r24	; 0x03
   153a8:	88 85       	ldd	r24, Y+8	; 0x08
   153aa:	99 85       	ldd	r25, Y+9	; 0x09
	ch_conf->ctrl = adc_ch->CTRL;
   153ac:	b9 d9       	rcall	.-3214   	; 0x14720 <adc_enable_clock>
   153ae:	89 81       	ldd	r24, Y+1	; 0x01
   153b0:	9a 81       	ldd	r25, Y+2	; 0x02
   153b2:	fc 01       	movw	r30, r24
   153b4:	20 81       	ld	r18, Z
   153b6:	8b 85       	ldd	r24, Y+11	; 0x0b
   153b8:	9c 85       	ldd	r25, Y+12	; 0x0c
   153ba:	fc 01       	movw	r30, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
   153bc:	20 83       	st	Z, r18
   153be:	89 81       	ldd	r24, Y+1	; 0x01
   153c0:	9a 81       	ldd	r25, Y+2	; 0x02
   153c2:	fc 01       	movw	r30, r24
   153c4:	22 81       	ldd	r18, Z+2	; 0x02
   153c6:	8b 85       	ldd	r24, Y+11	; 0x0b
   153c8:	9c 85       	ldd	r25, Y+12	; 0x0c
   153ca:	fc 01       	movw	r30, r24
	ch_conf->muxctrl = adc_ch->MUXCTRL;
   153cc:	22 83       	std	Z+2, r18	; 0x02
   153ce:	89 81       	ldd	r24, Y+1	; 0x01
   153d0:	9a 81       	ldd	r25, Y+2	; 0x02
   153d2:	fc 01       	movw	r30, r24
   153d4:	21 81       	ldd	r18, Z+1	; 0x01
   153d6:	8b 85       	ldd	r24, Y+11	; 0x0b
   153d8:	9c 85       	ldd	r25, Y+12	; 0x0c
   153da:	fc 01       	movw	r30, r24
	if (ch_mask & ADC_CH0) {
   153dc:	21 83       	std	Z+1, r18	; 0x01
   153de:	8a 85       	ldd	r24, Y+10	; 0x0a
   153e0:	88 2f       	mov	r24, r24
   153e2:	90 e0       	ldi	r25, 0x00	; 0
   153e4:	81 70       	andi	r24, 0x01	; 1
   153e6:	99 27       	eor	r25, r25
   153e8:	89 2b       	or	r24, r25
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
   153ea:	41 f0       	breq	.+16     	; 0x153fc <adcch_read_configuration+0xd2>
   153ec:	89 81       	ldd	r24, Y+1	; 0x01
   153ee:	9a 81       	ldd	r25, Y+2	; 0x02
   153f0:	fc 01       	movw	r30, r24
   153f2:	26 81       	ldd	r18, Z+6	; 0x06
   153f4:	8b 85       	ldd	r24, Y+11	; 0x0b
   153f6:	9c 85       	ldd	r25, Y+12	; 0x0c
	}
	adc_disable_clock(adc);
   153f8:	fc 01       	movw	r30, r24
   153fa:	23 83       	std	Z+3, r18	; 0x03

	cpu_irq_restore(flags);
   153fc:	88 85       	ldd	r24, Y+8	; 0x08
   153fe:	99 85       	ldd	r25, Y+9	; 0x09
   15400:	c0 d9       	rcall	.-3200   	; 0x14782 <adc_disable_clock>
}
   15402:	8b 81       	ldd	r24, Y+3	; 0x03
   15404:	43 da       	rcall	.-2938   	; 0x1488c <cpu_irq_restore>
   15406:	00 00       	nop
   15408:	2c 96       	adiw	r28, 0x0c	; 12
   1540a:	cd bf       	out	0x3d, r28	; 61
   1540c:	de bf       	out	0x3e, r29	; 62
   1540e:	df 91       	pop	r29
   15410:	cf 91       	pop	r28
   15412:	08 95       	ret

00015414 <cpu_irq_save>:
   15414:	cf 93       	push	r28
   15416:	df 93       	push	r29
   15418:	1f 92       	push	r1
   1541a:	cd b7       	in	r28, 0x3d	; 61
   1541c:	de b7       	in	r29, 0x3e	; 62
   1541e:	8f e3       	ldi	r24, 0x3F	; 63
   15420:	90 e0       	ldi	r25, 0x00	; 0
   15422:	fc 01       	movw	r30, r24
   15424:	80 81       	ld	r24, Z
   15426:	89 83       	std	Y+1, r24	; 0x01
   15428:	f8 94       	cli
   1542a:	89 81       	ldd	r24, Y+1	; 0x01
   1542c:	0f 90       	pop	r0
   1542e:	df 91       	pop	r29
   15430:	cf 91       	pop	r28
   15432:	08 95       	ret

00015434 <cpu_irq_restore>:
   15434:	cf 93       	push	r28
   15436:	df 93       	push	r29
   15438:	1f 92       	push	r1
   1543a:	cd b7       	in	r28, 0x3d	; 61
   1543c:	de b7       	in	r29, 0x3e	; 62
   1543e:	89 83       	std	Y+1, r24	; 0x01
   15440:	8f e3       	ldi	r24, 0x3F	; 63
   15442:	90 e0       	ldi	r25, 0x00	; 0
   15444:	29 81       	ldd	r18, Y+1	; 0x01
   15446:	fc 01       	movw	r30, r24
   15448:	20 83       	st	Z, r18
   1544a:	00 00       	nop
   1544c:	0f 90       	pop	r0
   1544e:	df 91       	pop	r29
   15450:	cf 91       	pop	r28
   15452:	08 95       	ret

00015454 <nvm_read_production_signature_row>:
   15454:	cf 93       	push	r28
   15456:	df 93       	push	r29
   15458:	1f 92       	push	r1
   1545a:	cd b7       	in	r28, 0x3d	; 61
   1545c:	de b7       	in	r29, 0x3e	; 62
   1545e:	89 83       	std	Y+1, r24	; 0x01
   15460:	89 81       	ldd	r24, Y+1	; 0x01
   15462:	88 2f       	mov	r24, r24
   15464:	90 e0       	ldi	r25, 0x00	; 0
   15466:	bc 01       	movw	r22, r24
   15468:	82 e0       	ldi	r24, 0x02	; 2
   1546a:	0f 94 90 25 	call	0x24b20	; 0x24b20 <nvm_read_byte>
   1546e:	0f 90       	pop	r0
   15470:	df 91       	pop	r29
   15472:	cf 91       	pop	r28
   15474:	08 95       	ret

00015476 <sleepmgr_lock_mode>:
   15476:	cf 93       	push	r28
   15478:	df 93       	push	r29
   1547a:	1f 92       	push	r1
   1547c:	1f 92       	push	r1
   1547e:	cd b7       	in	r28, 0x3d	; 61
   15480:	de b7       	in	r29, 0x3e	; 62
   15482:	8a 83       	std	Y+2, r24	; 0x02
   15484:	8a 81       	ldd	r24, Y+2	; 0x02
   15486:	88 2f       	mov	r24, r24
   15488:	90 e0       	ldi	r25, 0x00	; 0
   1548a:	8f 59       	subi	r24, 0x9F	; 159
   1548c:	9e 4c       	sbci	r25, 0xCE	; 206
   1548e:	fc 01       	movw	r30, r24
   15490:	80 81       	ld	r24, Z
   15492:	8f 3f       	cpi	r24, 0xFF	; 255
   15494:	09 f4       	brne	.+2      	; 0x15498 <sleepmgr_lock_mode+0x22>
   15496:	ff cf       	rjmp	.-2      	; 0x15496 <sleepmgr_lock_mode+0x20>
   15498:	bd df       	rcall	.-134    	; 0x15414 <cpu_irq_save>
   1549a:	89 83       	std	Y+1, r24	; 0x01
   1549c:	8a 81       	ldd	r24, Y+2	; 0x02
   1549e:	88 2f       	mov	r24, r24
   154a0:	90 e0       	ldi	r25, 0x00	; 0
   154a2:	9c 01       	movw	r18, r24
   154a4:	2f 59       	subi	r18, 0x9F	; 159
   154a6:	3e 4c       	sbci	r19, 0xCE	; 206
   154a8:	f9 01       	movw	r30, r18
   154aa:	20 81       	ld	r18, Z
   154ac:	2f 5f       	subi	r18, 0xFF	; 255
   154ae:	8f 59       	subi	r24, 0x9F	; 159
   154b0:	9e 4c       	sbci	r25, 0xCE	; 206
   154b2:	fc 01       	movw	r30, r24
   154b4:	20 83       	st	Z, r18
   154b6:	89 81       	ldd	r24, Y+1	; 0x01
   154b8:	bd df       	rcall	.-134    	; 0x15434 <cpu_irq_restore>
   154ba:	00 00       	nop
   154bc:	0f 90       	pop	r0
   154be:	0f 90       	pop	r0
   154c0:	df 91       	pop	r29
   154c2:	cf 91       	pop	r28
   154c4:	08 95       	ret

000154c6 <sleepmgr_unlock_mode>:
   154c6:	cf 93       	push	r28
   154c8:	df 93       	push	r29
   154ca:	1f 92       	push	r1
   154cc:	1f 92       	push	r1
   154ce:	cd b7       	in	r28, 0x3d	; 61
   154d0:	de b7       	in	r29, 0x3e	; 62
   154d2:	8a 83       	std	Y+2, r24	; 0x02
   154d4:	8a 81       	ldd	r24, Y+2	; 0x02
   154d6:	88 2f       	mov	r24, r24
   154d8:	90 e0       	ldi	r25, 0x00	; 0
   154da:	8f 59       	subi	r24, 0x9F	; 159
   154dc:	9e 4c       	sbci	r25, 0xCE	; 206
   154de:	fc 01       	movw	r30, r24
   154e0:	80 81       	ld	r24, Z
   154e2:	88 23       	and	r24, r24
   154e4:	09 f4       	brne	.+2      	; 0x154e8 <sleepmgr_unlock_mode+0x22>
   154e6:	ff cf       	rjmp	.-2      	; 0x154e6 <sleepmgr_unlock_mode+0x20>
   154e8:	95 df       	rcall	.-214    	; 0x15414 <cpu_irq_save>
   154ea:	89 83       	std	Y+1, r24	; 0x01
   154ec:	8a 81       	ldd	r24, Y+2	; 0x02
   154ee:	88 2f       	mov	r24, r24
   154f0:	90 e0       	ldi	r25, 0x00	; 0
   154f2:	9c 01       	movw	r18, r24
   154f4:	2f 59       	subi	r18, 0x9F	; 159
   154f6:	3e 4c       	sbci	r19, 0xCE	; 206
   154f8:	f9 01       	movw	r30, r18
   154fa:	20 81       	ld	r18, Z
   154fc:	21 50       	subi	r18, 0x01	; 1
   154fe:	8f 59       	subi	r24, 0x9F	; 159
   15500:	9e 4c       	sbci	r25, 0xCE	; 206
   15502:	fc 01       	movw	r30, r24
   15504:	20 83       	st	Z, r18
   15506:	89 81       	ldd	r24, Y+1	; 0x01
   15508:	95 df       	rcall	.-214    	; 0x15434 <cpu_irq_restore>
   1550a:	00 00       	nop
   1550c:	0f 90       	pop	r0
   1550e:	0f 90       	pop	r0
   15510:	df 91       	pop	r29
   15512:	cf 91       	pop	r28
   15514:	08 95       	ret

00015516 <dac_enable_clock>:
   15516:	cf 93       	push	r28
   15518:	df 93       	push	r29
   1551a:	1f 92       	push	r1
   1551c:	1f 92       	push	r1
   1551e:	cd b7       	in	r28, 0x3d	; 61
   15520:	de b7       	in	r29, 0x3e	; 62
   15522:	89 83       	std	Y+1, r24	; 0x01
   15524:	9a 83       	std	Y+2, r25	; 0x02
   15526:	89 81       	ldd	r24, Y+1	; 0x01
   15528:	9a 81       	ldd	r25, Y+2	; 0x02
   1552a:	80 32       	cpi	r24, 0x20	; 32
   1552c:	93 40       	sbci	r25, 0x03	; 3
   1552e:	69 f4       	brne	.+26     	; 0x1554a <dac_enable_clock+0x34>
   15530:	80 91 d4 22 	lds	r24, 0x22D4	; 0x8022d4 <dacb_enable_count>
   15534:	91 e0       	ldi	r25, 0x01	; 1
   15536:	98 0f       	add	r25, r24
   15538:	90 93 d4 22 	sts	0x22D4, r25	; 0x8022d4 <dacb_enable_count>
   1553c:	88 23       	and	r24, r24
   1553e:	31 f4       	brne	.+12     	; 0x1554c <dac_enable_clock+0x36>
   15540:	64 e0       	ldi	r22, 0x04	; 4
   15542:	82 e0       	ldi	r24, 0x02	; 2
   15544:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
   15548:	01 c0       	rjmp	.+2      	; 0x1554c <dac_enable_clock+0x36>
   1554a:	00 00       	nop
   1554c:	0f 90       	pop	r0
   1554e:	0f 90       	pop	r0
   15550:	df 91       	pop	r29
   15552:	cf 91       	pop	r28
   15554:	08 95       	ret

00015556 <dac_disable_clock>:
   15556:	cf 93       	push	r28
   15558:	df 93       	push	r29
   1555a:	1f 92       	push	r1
   1555c:	1f 92       	push	r1
   1555e:	cd b7       	in	r28, 0x3d	; 61
   15560:	de b7       	in	r29, 0x3e	; 62
   15562:	89 83       	std	Y+1, r24	; 0x01
   15564:	9a 83       	std	Y+2, r25	; 0x02
   15566:	89 81       	ldd	r24, Y+1	; 0x01
   15568:	9a 81       	ldd	r25, Y+2	; 0x02
   1556a:	80 32       	cpi	r24, 0x20	; 32
   1556c:	93 40       	sbci	r25, 0x03	; 3
   1556e:	71 f4       	brne	.+28     	; 0x1558c <dac_disable_clock+0x36>
   15570:	80 91 d4 22 	lds	r24, 0x22D4	; 0x8022d4 <dacb_enable_count>
   15574:	81 50       	subi	r24, 0x01	; 1
   15576:	80 93 d4 22 	sts	0x22D4, r24	; 0x8022d4 <dacb_enable_count>
   1557a:	80 91 d4 22 	lds	r24, 0x22D4	; 0x8022d4 <dacb_enable_count>
   1557e:	88 23       	and	r24, r24
   15580:	31 f4       	brne	.+12     	; 0x1558e <dac_disable_clock+0x38>
   15582:	64 e0       	ldi	r22, 0x04	; 4
   15584:	82 e0       	ldi	r24, 0x02	; 2
   15586:	0f 94 1b 11 	call	0x22236	; 0x22236 <sysclk_disable_module>
   1558a:	01 c0       	rjmp	.+2      	; 0x1558e <dac_disable_clock+0x38>
   1558c:	00 00       	nop
   1558e:	0f 90       	pop	r0
   15590:	0f 90       	pop	r0
   15592:	df 91       	pop	r29
   15594:	cf 91       	pop	r28
   15596:	08 95       	ret

00015598 <dac_enable>:
   15598:	cf 93       	push	r28
   1559a:	df 93       	push	r29
   1559c:	00 d0       	rcall	.+0      	; 0x1559e <dac_enable+0x6>
   1559e:	cd b7       	in	r28, 0x3d	; 61
   155a0:	de b7       	in	r29, 0x3e	; 62
   155a2:	8a 83       	std	Y+2, r24	; 0x02
   155a4:	9b 83       	std	Y+3, r25	; 0x03
   155a6:	36 df       	rcall	.-404    	; 0x15414 <cpu_irq_save>
   155a8:	89 83       	std	Y+1, r24	; 0x01
   155aa:	81 e0       	ldi	r24, 0x01	; 1
   155ac:	64 df       	rcall	.-312    	; 0x15476 <sleepmgr_lock_mode>
   155ae:	8a 81       	ldd	r24, Y+2	; 0x02
   155b0:	9b 81       	ldd	r25, Y+3	; 0x03
   155b2:	b1 df       	rcall	.-158    	; 0x15516 <dac_enable_clock>
   155b4:	8a 81       	ldd	r24, Y+2	; 0x02
   155b6:	9b 81       	ldd	r25, Y+3	; 0x03
   155b8:	fc 01       	movw	r30, r24
   155ba:	80 81       	ld	r24, Z
   155bc:	28 2f       	mov	r18, r24
   155be:	21 60       	ori	r18, 0x01	; 1
   155c0:	8a 81       	ldd	r24, Y+2	; 0x02
   155c2:	9b 81       	ldd	r25, Y+3	; 0x03
   155c4:	fc 01       	movw	r30, r24
   155c6:	20 83       	st	Z, r18
   155c8:	89 81       	ldd	r24, Y+1	; 0x01
   155ca:	34 df       	rcall	.-408    	; 0x15434 <cpu_irq_restore>
   155cc:	00 00       	nop
   155ce:	23 96       	adiw	r28, 0x03	; 3
   155d0:	cd bf       	out	0x3d, r28	; 61
   155d2:	de bf       	out	0x3e, r29	; 62
   155d4:	df 91       	pop	r29
   155d6:	cf 91       	pop	r28
   155d8:	08 95       	ret

000155da <dac_disable>:
   155da:	cf 93       	push	r28
   155dc:	df 93       	push	r29
   155de:	00 d0       	rcall	.+0      	; 0x155e0 <dac_disable+0x6>
   155e0:	cd b7       	in	r28, 0x3d	; 61
   155e2:	de b7       	in	r29, 0x3e	; 62
   155e4:	8a 83       	std	Y+2, r24	; 0x02
   155e6:	9b 83       	std	Y+3, r25	; 0x03
   155e8:	15 df       	rcall	.-470    	; 0x15414 <cpu_irq_save>
   155ea:	89 83       	std	Y+1, r24	; 0x01
   155ec:	8a 81       	ldd	r24, Y+2	; 0x02
   155ee:	9b 81       	ldd	r25, Y+3	; 0x03
   155f0:	fc 01       	movw	r30, r24
   155f2:	80 81       	ld	r24, Z
   155f4:	28 2f       	mov	r18, r24
   155f6:	2e 7f       	andi	r18, 0xFE	; 254
   155f8:	8a 81       	ldd	r24, Y+2	; 0x02
   155fa:	9b 81       	ldd	r25, Y+3	; 0x03
   155fc:	fc 01       	movw	r30, r24
   155fe:	20 83       	st	Z, r18
   15600:	8a 81       	ldd	r24, Y+2	; 0x02
   15602:	9b 81       	ldd	r25, Y+3	; 0x03
   15604:	a8 df       	rcall	.-176    	; 0x15556 <dac_disable_clock>
   15606:	81 e0       	ldi	r24, 0x01	; 1
   15608:	5e df       	rcall	.-324    	; 0x154c6 <sleepmgr_unlock_mode>
   1560a:	89 81       	ldd	r24, Y+1	; 0x01
   1560c:	13 df       	rcall	.-474    	; 0x15434 <cpu_irq_restore>
   1560e:	00 00       	nop
   15610:	23 96       	adiw	r28, 0x03	; 3
   15612:	cd bf       	out	0x3d, r28	; 61
   15614:	de bf       	out	0x3e, r29	; 62
   15616:	df 91       	pop	r29
   15618:	cf 91       	pop	r28
   1561a:	08 95       	ret

0001561c <dac_write_configuration>:
   1561c:	cf 93       	push	r28
   1561e:	df 93       	push	r29
   15620:	cd b7       	in	r28, 0x3d	; 61
   15622:	de b7       	in	r29, 0x3e	; 62
   15624:	2e 97       	sbiw	r28, 0x0e	; 14
   15626:	cd bf       	out	0x3d, r28	; 61
   15628:	de bf       	out	0x3e, r29	; 62
   1562a:	8b 87       	std	Y+11, r24	; 0x0b
   1562c:	9c 87       	std	Y+12, r25	; 0x0c
   1562e:	6d 87       	std	Y+13, r22	; 0x0d
   15630:	7e 87       	std	Y+14, r23	; 0x0e
   15632:	8b 85       	ldd	r24, Y+11	; 0x0b
   15634:	9c 85       	ldd	r25, Y+12	; 0x0c
   15636:	80 32       	cpi	r24, 0x20	; 32
   15638:	93 40       	sbci	r25, 0x03	; 3
   1563a:	09 f0       	breq	.+2      	; 0x1563e <dac_write_configuration+0x22>
   1563c:	60 c0       	rjmp	.+192    	; 0x156fe <dac_write_configuration+0xe2>
   1563e:	83 e3       	ldi	r24, 0x33	; 51
   15640:	8a 83       	std	Y+2, r24	; 0x02
   15642:	8a 81       	ldd	r24, Y+2	; 0x02
   15644:	07 df       	rcall	.-498    	; 0x15454 <nvm_read_production_signature_row>
   15646:	89 83       	std	Y+1, r24	; 0x01
   15648:	82 e3       	ldi	r24, 0x32	; 50
   1564a:	8c 83       	std	Y+4, r24	; 0x04
   1564c:	8c 81       	ldd	r24, Y+4	; 0x04
   1564e:	02 df       	rcall	.-508    	; 0x15454 <nvm_read_production_signature_row>
   15650:	8b 83       	std	Y+3, r24	; 0x03
   15652:	87 e3       	ldi	r24, 0x37	; 55
   15654:	8e 83       	std	Y+6, r24	; 0x06
   15656:	8e 81       	ldd	r24, Y+6	; 0x06
   15658:	fd de       	rcall	.-518    	; 0x15454 <nvm_read_production_signature_row>
   1565a:	8d 83       	std	Y+5, r24	; 0x05
   1565c:	86 e3       	ldi	r24, 0x36	; 54
   1565e:	8a 87       	std	Y+10, r24	; 0x0a
   15660:	8a 85       	ldd	r24, Y+10	; 0x0a
   15662:	f8 de       	rcall	.-528    	; 0x15454 <nvm_read_production_signature_row>
   15664:	8f 83       	std	Y+7, r24	; 0x07
   15666:	d6 de       	rcall	.-596    	; 0x15414 <cpu_irq_save>
   15668:	88 87       	std	Y+8, r24	; 0x08
   1566a:	8b 85       	ldd	r24, Y+11	; 0x0b
   1566c:	9c 85       	ldd	r25, Y+12	; 0x0c
   1566e:	53 df       	rcall	.-346    	; 0x15516 <dac_enable_clock>
   15670:	8b 85       	ldd	r24, Y+11	; 0x0b
   15672:	9c 85       	ldd	r25, Y+12	; 0x0c
   15674:	fc 01       	movw	r30, r24
   15676:	80 81       	ld	r24, Z
   15678:	81 70       	andi	r24, 0x01	; 1
   1567a:	89 87       	std	Y+9, r24	; 0x09
   1567c:	8b 85       	ldd	r24, Y+11	; 0x0b
   1567e:	9c 85       	ldd	r25, Y+12	; 0x0c
   15680:	fc 01       	movw	r30, r24
   15682:	10 82       	st	Z, r1
   15684:	8d 85       	ldd	r24, Y+13	; 0x0d
   15686:	9e 85       	ldd	r25, Y+14	; 0x0e
   15688:	fc 01       	movw	r30, r24
   1568a:	21 81       	ldd	r18, Z+1	; 0x01
   1568c:	8b 85       	ldd	r24, Y+11	; 0x0b
   1568e:	9c 85       	ldd	r25, Y+12	; 0x0c
   15690:	fc 01       	movw	r30, r24
   15692:	21 83       	std	Z+1, r18	; 0x01
   15694:	8d 85       	ldd	r24, Y+13	; 0x0d
   15696:	9e 85       	ldd	r25, Y+14	; 0x0e
   15698:	fc 01       	movw	r30, r24
   1569a:	22 81       	ldd	r18, Z+2	; 0x02
   1569c:	8b 85       	ldd	r24, Y+11	; 0x0b
   1569e:	9c 85       	ldd	r25, Y+12	; 0x0c
   156a0:	fc 01       	movw	r30, r24
   156a2:	22 83       	std	Z+2, r18	; 0x02
   156a4:	8d 85       	ldd	r24, Y+13	; 0x0d
   156a6:	9e 85       	ldd	r25, Y+14	; 0x0e
   156a8:	fc 01       	movw	r30, r24
   156aa:	23 81       	ldd	r18, Z+3	; 0x03
   156ac:	8b 85       	ldd	r24, Y+11	; 0x0b
   156ae:	9c 85       	ldd	r25, Y+12	; 0x0c
   156b0:	fc 01       	movw	r30, r24
   156b2:	23 83       	std	Z+3, r18	; 0x03
   156b4:	8b 85       	ldd	r24, Y+11	; 0x0b
   156b6:	9c 85       	ldd	r25, Y+12	; 0x0c
   156b8:	29 81       	ldd	r18, Y+1	; 0x01
   156ba:	fc 01       	movw	r30, r24
   156bc:	20 87       	std	Z+8, r18	; 0x08
   156be:	8b 85       	ldd	r24, Y+11	; 0x0b
   156c0:	9c 85       	ldd	r25, Y+12	; 0x0c
   156c2:	2b 81       	ldd	r18, Y+3	; 0x03
   156c4:	fc 01       	movw	r30, r24
   156c6:	21 87       	std	Z+9, r18	; 0x09
   156c8:	8b 85       	ldd	r24, Y+11	; 0x0b
   156ca:	9c 85       	ldd	r25, Y+12	; 0x0c
   156cc:	2d 81       	ldd	r18, Y+5	; 0x05
   156ce:	fc 01       	movw	r30, r24
   156d0:	22 87       	std	Z+10, r18	; 0x0a
   156d2:	8b 85       	ldd	r24, Y+11	; 0x0b
   156d4:	9c 85       	ldd	r25, Y+12	; 0x0c
   156d6:	2f 81       	ldd	r18, Y+7	; 0x07
   156d8:	fc 01       	movw	r30, r24
   156da:	23 87       	std	Z+11, r18	; 0x0b
   156dc:	8d 85       	ldd	r24, Y+13	; 0x0d
   156de:	9e 85       	ldd	r25, Y+14	; 0x0e
   156e0:	fc 01       	movw	r30, r24
   156e2:	90 81       	ld	r25, Z
   156e4:	89 85       	ldd	r24, Y+9	; 0x09
   156e6:	29 2f       	mov	r18, r25
   156e8:	28 2b       	or	r18, r24
   156ea:	8b 85       	ldd	r24, Y+11	; 0x0b
   156ec:	9c 85       	ldd	r25, Y+12	; 0x0c
   156ee:	fc 01       	movw	r30, r24
   156f0:	20 83       	st	Z, r18
   156f2:	8b 85       	ldd	r24, Y+11	; 0x0b
   156f4:	9c 85       	ldd	r25, Y+12	; 0x0c
   156f6:	2f df       	rcall	.-418    	; 0x15556 <dac_disable_clock>
   156f8:	88 85       	ldd	r24, Y+8	; 0x08
   156fa:	9c de       	rcall	.-712    	; 0x15434 <cpu_irq_restore>
   156fc:	01 c0       	rjmp	.+2      	; 0x15700 <dac_write_configuration+0xe4>
   156fe:	00 00       	nop
   15700:	2e 96       	adiw	r28, 0x0e	; 14
   15702:	cd bf       	out	0x3d, r28	; 61
   15704:	de bf       	out	0x3e, r29	; 62
   15706:	df 91       	pop	r29
   15708:	cf 91       	pop	r28
   1570a:	08 95       	ret

0001570c <dac_read_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_read_configuration(DAC_t *dac, struct dac_config *conf)
{
   1570c:	cf 93       	push	r28
   1570e:	df 93       	push	r29
   15710:	cd b7       	in	r28, 0x3d	; 61
   15712:	de b7       	in	r29, 0x3e	; 62
   15714:	25 97       	sbiw	r28, 0x05	; 5
   15716:	cd bf       	out	0x3d, r28	; 61
   15718:	de bf       	out	0x3e, r29	; 62
   1571a:	8a 83       	std	Y+2, r24	; 0x02
   1571c:	9b 83       	std	Y+3, r25	; 0x03
   1571e:	6c 83       	std	Y+4, r22	; 0x04
	irqflags_t flags;

	flags = cpu_irq_save();
   15720:	7d 83       	std	Y+5, r23	; 0x05
   15722:	78 de       	rcall	.-784    	; 0x15414 <cpu_irq_save>
	dac_enable_clock(dac);
   15724:	89 83       	std	Y+1, r24	; 0x01
   15726:	8a 81       	ldd	r24, Y+2	; 0x02
   15728:	9b 81       	ldd	r25, Y+3	; 0x03

	conf->ctrla = dac->CTRLA & ~DAC_ENABLE_bm;
   1572a:	f5 de       	rcall	.-534    	; 0x15516 <dac_enable_clock>
   1572c:	8a 81       	ldd	r24, Y+2	; 0x02
   1572e:	9b 81       	ldd	r25, Y+3	; 0x03
   15730:	fc 01       	movw	r30, r24
   15732:	80 81       	ld	r24, Z
   15734:	28 2f       	mov	r18, r24
   15736:	2e 7f       	andi	r18, 0xFE	; 254
   15738:	8c 81       	ldd	r24, Y+4	; 0x04
   1573a:	9d 81       	ldd	r25, Y+5	; 0x05
   1573c:	fc 01       	movw	r30, r24
	conf->ctrlb = dac->CTRLB;
   1573e:	20 83       	st	Z, r18
   15740:	8a 81       	ldd	r24, Y+2	; 0x02
   15742:	9b 81       	ldd	r25, Y+3	; 0x03
   15744:	fc 01       	movw	r30, r24
   15746:	21 81       	ldd	r18, Z+1	; 0x01
   15748:	8c 81       	ldd	r24, Y+4	; 0x04
   1574a:	9d 81       	ldd	r25, Y+5	; 0x05
   1574c:	fc 01       	movw	r30, r24
	conf->ctrlc = dac->CTRLC;
   1574e:	21 83       	std	Z+1, r18	; 0x01
   15750:	8a 81       	ldd	r24, Y+2	; 0x02
   15752:	9b 81       	ldd	r25, Y+3	; 0x03
   15754:	fc 01       	movw	r30, r24
   15756:	22 81       	ldd	r18, Z+2	; 0x02
   15758:	8c 81       	ldd	r24, Y+4	; 0x04
   1575a:	9d 81       	ldd	r25, Y+5	; 0x05
   1575c:	fc 01       	movw	r30, r24
	conf->evctrl = dac->EVCTRL;
   1575e:	22 83       	std	Z+2, r18	; 0x02
   15760:	8a 81       	ldd	r24, Y+2	; 0x02
   15762:	9b 81       	ldd	r25, Y+3	; 0x03
   15764:	fc 01       	movw	r30, r24
   15766:	23 81       	ldd	r18, Z+3	; 0x03
   15768:	8c 81       	ldd	r24, Y+4	; 0x04
   1576a:	9d 81       	ldd	r25, Y+5	; 0x05

#if XMEGA_DAC_VERSION_1
	conf->timctrl = dac->TIMCTRL;
#endif

	dac_disable_clock(dac);
   1576c:	fc 01       	movw	r30, r24
   1576e:	23 83       	std	Z+3, r18	; 0x03
	cpu_irq_restore(flags);
   15770:	8a 81       	ldd	r24, Y+2	; 0x02
   15772:	9b 81       	ldd	r25, Y+3	; 0x03
   15774:	f0 de       	rcall	.-544    	; 0x15556 <dac_disable_clock>
}
   15776:	89 81       	ldd	r24, Y+1	; 0x01
   15778:	5d de       	rcall	.-838    	; 0x15434 <cpu_irq_restore>
   1577a:	00 00       	nop
   1577c:	25 96       	adiw	r28, 0x05	; 5
   1577e:	cd bf       	out	0x3d, r28	; 61
   15780:	de bf       	out	0x3e, r29	; 62
   15782:	df 91       	pop	r29
   15784:	cf 91       	pop	r28
   15786:	08 95       	ret

00015788 <cpu_irq_save>:
   15788:	cf 93       	push	r28
   1578a:	df 93       	push	r29
   1578c:	1f 92       	push	r1
   1578e:	cd b7       	in	r28, 0x3d	; 61
   15790:	de b7       	in	r29, 0x3e	; 62
   15792:	8f e3       	ldi	r24, 0x3F	; 63
   15794:	90 e0       	ldi	r25, 0x00	; 0
   15796:	fc 01       	movw	r30, r24
   15798:	80 81       	ld	r24, Z
   1579a:	89 83       	std	Y+1, r24	; 0x01
   1579c:	f8 94       	cli
   1579e:	89 81       	ldd	r24, Y+1	; 0x01
   157a0:	0f 90       	pop	r0
   157a2:	df 91       	pop	r29
   157a4:	cf 91       	pop	r28
   157a6:	08 95       	ret

000157a8 <cpu_irq_restore>:
   157a8:	cf 93       	push	r28
   157aa:	df 93       	push	r29
   157ac:	1f 92       	push	r1
   157ae:	cd b7       	in	r28, 0x3d	; 61
   157b0:	de b7       	in	r29, 0x3e	; 62
   157b2:	89 83       	std	Y+1, r24	; 0x01
   157b4:	8f e3       	ldi	r24, 0x3F	; 63
   157b6:	90 e0       	ldi	r25, 0x00	; 0
   157b8:	29 81       	ldd	r18, Y+1	; 0x01
   157ba:	fc 01       	movw	r30, r24
   157bc:	20 83       	st	Z, r18
   157be:	00 00       	nop
   157c0:	0f 90       	pop	r0
   157c2:	df 91       	pop	r29
   157c4:	cf 91       	pop	r28
   157c6:	08 95       	ret

000157c8 <sleepmgr_lock_mode>:
   157c8:	cf 93       	push	r28
   157ca:	df 93       	push	r29
   157cc:	1f 92       	push	r1
   157ce:	1f 92       	push	r1
   157d0:	cd b7       	in	r28, 0x3d	; 61
   157d2:	de b7       	in	r29, 0x3e	; 62
   157d4:	8a 83       	std	Y+2, r24	; 0x02
   157d6:	8a 81       	ldd	r24, Y+2	; 0x02
   157d8:	88 2f       	mov	r24, r24
   157da:	90 e0       	ldi	r25, 0x00	; 0
   157dc:	8f 59       	subi	r24, 0x9F	; 159
   157de:	9e 4c       	sbci	r25, 0xCE	; 206
   157e0:	fc 01       	movw	r30, r24
   157e2:	80 81       	ld	r24, Z
   157e4:	8f 3f       	cpi	r24, 0xFF	; 255
   157e6:	09 f4       	brne	.+2      	; 0x157ea <sleepmgr_lock_mode+0x22>
   157e8:	ff cf       	rjmp	.-2      	; 0x157e8 <sleepmgr_lock_mode+0x20>
   157ea:	ce df       	rcall	.-100    	; 0x15788 <cpu_irq_save>
   157ec:	89 83       	std	Y+1, r24	; 0x01
   157ee:	8a 81       	ldd	r24, Y+2	; 0x02
   157f0:	88 2f       	mov	r24, r24
   157f2:	90 e0       	ldi	r25, 0x00	; 0
   157f4:	9c 01       	movw	r18, r24
   157f6:	2f 59       	subi	r18, 0x9F	; 159
   157f8:	3e 4c       	sbci	r19, 0xCE	; 206
   157fa:	f9 01       	movw	r30, r18
   157fc:	20 81       	ld	r18, Z
   157fe:	2f 5f       	subi	r18, 0xFF	; 255
   15800:	8f 59       	subi	r24, 0x9F	; 159
   15802:	9e 4c       	sbci	r25, 0xCE	; 206
   15804:	fc 01       	movw	r30, r24
   15806:	20 83       	st	Z, r18
   15808:	89 81       	ldd	r24, Y+1	; 0x01
   1580a:	ce df       	rcall	.-100    	; 0x157a8 <cpu_irq_restore>
   1580c:	00 00       	nop
   1580e:	0f 90       	pop	r0
   15810:	0f 90       	pop	r0
   15812:	df 91       	pop	r29
   15814:	cf 91       	pop	r28
   15816:	08 95       	ret

00015818 <__vector_14>:
   15818:	1f 92       	push	r1
   1581a:	0f 92       	push	r0
   1581c:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15820:	0f 92       	push	r0
   15822:	11 24       	eor	r1, r1
   15824:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15828:	0f 92       	push	r0
   1582a:	2f 93       	push	r18
   1582c:	3f 93       	push	r19
   1582e:	4f 93       	push	r20
   15830:	5f 93       	push	r21
   15832:	6f 93       	push	r22
   15834:	7f 93       	push	r23
   15836:	8f 93       	push	r24
   15838:	9f 93       	push	r25
   1583a:	af 93       	push	r26
   1583c:	bf 93       	push	r27
   1583e:	ef 93       	push	r30
   15840:	ff 93       	push	r31
   15842:	cf 93       	push	r28
   15844:	df 93       	push	r29
   15846:	cd b7       	in	r28, 0x3d	; 61
   15848:	de b7       	in	r29, 0x3e	; 62
   1584a:	80 91 d5 22 	lds	r24, 0x22D5	; 0x8022d5 <tc_tcc0_ovf_callback>
   1584e:	90 91 d6 22 	lds	r25, 0x22D6	; 0x8022d6 <tc_tcc0_ovf_callback+0x1>
   15852:	89 2b       	or	r24, r25
   15854:	31 f0       	breq	.+12     	; 0x15862 <__vector_14+0x4a>
   15856:	80 91 d5 22 	lds	r24, 0x22D5	; 0x8022d5 <tc_tcc0_ovf_callback>
   1585a:	90 91 d6 22 	lds	r25, 0x22D6	; 0x8022d6 <tc_tcc0_ovf_callback+0x1>
   1585e:	fc 01       	movw	r30, r24
   15860:	19 95       	eicall
   15862:	00 00       	nop
   15864:	df 91       	pop	r29
   15866:	cf 91       	pop	r28
   15868:	ff 91       	pop	r31
   1586a:	ef 91       	pop	r30
   1586c:	bf 91       	pop	r27
   1586e:	af 91       	pop	r26
   15870:	9f 91       	pop	r25
   15872:	8f 91       	pop	r24
   15874:	7f 91       	pop	r23
   15876:	6f 91       	pop	r22
   15878:	5f 91       	pop	r21
   1587a:	4f 91       	pop	r20
   1587c:	3f 91       	pop	r19
   1587e:	2f 91       	pop	r18
   15880:	0f 90       	pop	r0
   15882:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15886:	0f 90       	pop	r0
   15888:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1588c:	0f 90       	pop	r0
   1588e:	1f 90       	pop	r1
   15890:	18 95       	reti

00015892 <__vector_15>:
   15892:	1f 92       	push	r1
   15894:	0f 92       	push	r0
   15896:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1589a:	0f 92       	push	r0
   1589c:	11 24       	eor	r1, r1
   1589e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   158a2:	0f 92       	push	r0
   158a4:	2f 93       	push	r18
   158a6:	3f 93       	push	r19
   158a8:	4f 93       	push	r20
   158aa:	5f 93       	push	r21
   158ac:	6f 93       	push	r22
   158ae:	7f 93       	push	r23
   158b0:	8f 93       	push	r24
   158b2:	9f 93       	push	r25
   158b4:	af 93       	push	r26
   158b6:	bf 93       	push	r27
   158b8:	ef 93       	push	r30
   158ba:	ff 93       	push	r31
   158bc:	cf 93       	push	r28
   158be:	df 93       	push	r29
   158c0:	cd b7       	in	r28, 0x3d	; 61
   158c2:	de b7       	in	r29, 0x3e	; 62
   158c4:	80 91 d7 22 	lds	r24, 0x22D7	; 0x8022d7 <tc_tcc0_err_callback>
   158c8:	90 91 d8 22 	lds	r25, 0x22D8	; 0x8022d8 <tc_tcc0_err_callback+0x1>
   158cc:	89 2b       	or	r24, r25
   158ce:	31 f0       	breq	.+12     	; 0x158dc <__vector_15+0x4a>
   158d0:	80 91 d7 22 	lds	r24, 0x22D7	; 0x8022d7 <tc_tcc0_err_callback>
   158d4:	90 91 d8 22 	lds	r25, 0x22D8	; 0x8022d8 <tc_tcc0_err_callback+0x1>
   158d8:	fc 01       	movw	r30, r24
   158da:	19 95       	eicall
   158dc:	00 00       	nop
   158de:	df 91       	pop	r29
   158e0:	cf 91       	pop	r28
   158e2:	ff 91       	pop	r31
   158e4:	ef 91       	pop	r30
   158e6:	bf 91       	pop	r27
   158e8:	af 91       	pop	r26
   158ea:	9f 91       	pop	r25
   158ec:	8f 91       	pop	r24
   158ee:	7f 91       	pop	r23
   158f0:	6f 91       	pop	r22
   158f2:	5f 91       	pop	r21
   158f4:	4f 91       	pop	r20
   158f6:	3f 91       	pop	r19
   158f8:	2f 91       	pop	r18
   158fa:	0f 90       	pop	r0
   158fc:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15900:	0f 90       	pop	r0
   15902:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15906:	0f 90       	pop	r0
   15908:	1f 90       	pop	r1
   1590a:	18 95       	reti

0001590c <__vector_16>:
   1590c:	1f 92       	push	r1
   1590e:	0f 92       	push	r0
   15910:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15914:	0f 92       	push	r0
   15916:	11 24       	eor	r1, r1
   15918:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1591c:	0f 92       	push	r0
   1591e:	2f 93       	push	r18
   15920:	3f 93       	push	r19
   15922:	4f 93       	push	r20
   15924:	5f 93       	push	r21
   15926:	6f 93       	push	r22
   15928:	7f 93       	push	r23
   1592a:	8f 93       	push	r24
   1592c:	9f 93       	push	r25
   1592e:	af 93       	push	r26
   15930:	bf 93       	push	r27
   15932:	ef 93       	push	r30
   15934:	ff 93       	push	r31
   15936:	cf 93       	push	r28
   15938:	df 93       	push	r29
   1593a:	cd b7       	in	r28, 0x3d	; 61
   1593c:	de b7       	in	r29, 0x3e	; 62
   1593e:	80 91 d9 22 	lds	r24, 0x22D9	; 0x8022d9 <tc_tcc0_cca_callback>
   15942:	90 91 da 22 	lds	r25, 0x22DA	; 0x8022da <tc_tcc0_cca_callback+0x1>
   15946:	89 2b       	or	r24, r25
   15948:	31 f0       	breq	.+12     	; 0x15956 <__vector_16+0x4a>
   1594a:	80 91 d9 22 	lds	r24, 0x22D9	; 0x8022d9 <tc_tcc0_cca_callback>
   1594e:	90 91 da 22 	lds	r25, 0x22DA	; 0x8022da <tc_tcc0_cca_callback+0x1>
   15952:	fc 01       	movw	r30, r24
   15954:	19 95       	eicall
   15956:	00 00       	nop
   15958:	df 91       	pop	r29
   1595a:	cf 91       	pop	r28
   1595c:	ff 91       	pop	r31
   1595e:	ef 91       	pop	r30
   15960:	bf 91       	pop	r27
   15962:	af 91       	pop	r26
   15964:	9f 91       	pop	r25
   15966:	8f 91       	pop	r24
   15968:	7f 91       	pop	r23
   1596a:	6f 91       	pop	r22
   1596c:	5f 91       	pop	r21
   1596e:	4f 91       	pop	r20
   15970:	3f 91       	pop	r19
   15972:	2f 91       	pop	r18
   15974:	0f 90       	pop	r0
   15976:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1597a:	0f 90       	pop	r0
   1597c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15980:	0f 90       	pop	r0
   15982:	1f 90       	pop	r1
   15984:	18 95       	reti

00015986 <__vector_17>:
   15986:	1f 92       	push	r1
   15988:	0f 92       	push	r0
   1598a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1598e:	0f 92       	push	r0
   15990:	11 24       	eor	r1, r1
   15992:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15996:	0f 92       	push	r0
   15998:	2f 93       	push	r18
   1599a:	3f 93       	push	r19
   1599c:	4f 93       	push	r20
   1599e:	5f 93       	push	r21
   159a0:	6f 93       	push	r22
   159a2:	7f 93       	push	r23
   159a4:	8f 93       	push	r24
   159a6:	9f 93       	push	r25
   159a8:	af 93       	push	r26
   159aa:	bf 93       	push	r27
   159ac:	ef 93       	push	r30
   159ae:	ff 93       	push	r31
   159b0:	cf 93       	push	r28
   159b2:	df 93       	push	r29
   159b4:	cd b7       	in	r28, 0x3d	; 61
   159b6:	de b7       	in	r29, 0x3e	; 62
   159b8:	80 91 db 22 	lds	r24, 0x22DB	; 0x8022db <tc_tcc0_ccb_callback>
   159bc:	90 91 dc 22 	lds	r25, 0x22DC	; 0x8022dc <tc_tcc0_ccb_callback+0x1>
   159c0:	89 2b       	or	r24, r25
   159c2:	31 f0       	breq	.+12     	; 0x159d0 <__vector_17+0x4a>
   159c4:	80 91 db 22 	lds	r24, 0x22DB	; 0x8022db <tc_tcc0_ccb_callback>
   159c8:	90 91 dc 22 	lds	r25, 0x22DC	; 0x8022dc <tc_tcc0_ccb_callback+0x1>
   159cc:	fc 01       	movw	r30, r24
   159ce:	19 95       	eicall
   159d0:	00 00       	nop
   159d2:	df 91       	pop	r29
   159d4:	cf 91       	pop	r28
   159d6:	ff 91       	pop	r31
   159d8:	ef 91       	pop	r30
   159da:	bf 91       	pop	r27
   159dc:	af 91       	pop	r26
   159de:	9f 91       	pop	r25
   159e0:	8f 91       	pop	r24
   159e2:	7f 91       	pop	r23
   159e4:	6f 91       	pop	r22
   159e6:	5f 91       	pop	r21
   159e8:	4f 91       	pop	r20
   159ea:	3f 91       	pop	r19
   159ec:	2f 91       	pop	r18
   159ee:	0f 90       	pop	r0
   159f0:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   159f4:	0f 90       	pop	r0
   159f6:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   159fa:	0f 90       	pop	r0
   159fc:	1f 90       	pop	r1
   159fe:	18 95       	reti

00015a00 <__vector_18>:
   15a00:	1f 92       	push	r1
   15a02:	0f 92       	push	r0
   15a04:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15a08:	0f 92       	push	r0
   15a0a:	11 24       	eor	r1, r1
   15a0c:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15a10:	0f 92       	push	r0
   15a12:	2f 93       	push	r18
   15a14:	3f 93       	push	r19
   15a16:	4f 93       	push	r20
   15a18:	5f 93       	push	r21
   15a1a:	6f 93       	push	r22
   15a1c:	7f 93       	push	r23
   15a1e:	8f 93       	push	r24
   15a20:	9f 93       	push	r25
   15a22:	af 93       	push	r26
   15a24:	bf 93       	push	r27
   15a26:	ef 93       	push	r30
   15a28:	ff 93       	push	r31
   15a2a:	cf 93       	push	r28
   15a2c:	df 93       	push	r29
   15a2e:	cd b7       	in	r28, 0x3d	; 61
   15a30:	de b7       	in	r29, 0x3e	; 62
   15a32:	80 91 dd 22 	lds	r24, 0x22DD	; 0x8022dd <tc_tcc0_ccc_callback>
   15a36:	90 91 de 22 	lds	r25, 0x22DE	; 0x8022de <tc_tcc0_ccc_callback+0x1>
   15a3a:	89 2b       	or	r24, r25
   15a3c:	31 f0       	breq	.+12     	; 0x15a4a <__vector_18+0x4a>
   15a3e:	80 91 dd 22 	lds	r24, 0x22DD	; 0x8022dd <tc_tcc0_ccc_callback>
   15a42:	90 91 de 22 	lds	r25, 0x22DE	; 0x8022de <tc_tcc0_ccc_callback+0x1>
   15a46:	fc 01       	movw	r30, r24
   15a48:	19 95       	eicall
   15a4a:	00 00       	nop
   15a4c:	df 91       	pop	r29
   15a4e:	cf 91       	pop	r28
   15a50:	ff 91       	pop	r31
   15a52:	ef 91       	pop	r30
   15a54:	bf 91       	pop	r27
   15a56:	af 91       	pop	r26
   15a58:	9f 91       	pop	r25
   15a5a:	8f 91       	pop	r24
   15a5c:	7f 91       	pop	r23
   15a5e:	6f 91       	pop	r22
   15a60:	5f 91       	pop	r21
   15a62:	4f 91       	pop	r20
   15a64:	3f 91       	pop	r19
   15a66:	2f 91       	pop	r18
   15a68:	0f 90       	pop	r0
   15a6a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15a6e:	0f 90       	pop	r0
   15a70:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15a74:	0f 90       	pop	r0
   15a76:	1f 90       	pop	r1
   15a78:	18 95       	reti

00015a7a <__vector_19>:
   15a7a:	1f 92       	push	r1
   15a7c:	0f 92       	push	r0
   15a7e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15a82:	0f 92       	push	r0
   15a84:	11 24       	eor	r1, r1
   15a86:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15a8a:	0f 92       	push	r0
   15a8c:	2f 93       	push	r18
   15a8e:	3f 93       	push	r19
   15a90:	4f 93       	push	r20
   15a92:	5f 93       	push	r21
   15a94:	6f 93       	push	r22
   15a96:	7f 93       	push	r23
   15a98:	8f 93       	push	r24
   15a9a:	9f 93       	push	r25
   15a9c:	af 93       	push	r26
   15a9e:	bf 93       	push	r27
   15aa0:	ef 93       	push	r30
   15aa2:	ff 93       	push	r31
   15aa4:	cf 93       	push	r28
   15aa6:	df 93       	push	r29
   15aa8:	cd b7       	in	r28, 0x3d	; 61
   15aaa:	de b7       	in	r29, 0x3e	; 62
   15aac:	80 91 df 22 	lds	r24, 0x22DF	; 0x8022df <tc_tcc0_ccd_callback>
   15ab0:	90 91 e0 22 	lds	r25, 0x22E0	; 0x8022e0 <tc_tcc0_ccd_callback+0x1>
   15ab4:	89 2b       	or	r24, r25
   15ab6:	31 f0       	breq	.+12     	; 0x15ac4 <__vector_19+0x4a>
   15ab8:	80 91 df 22 	lds	r24, 0x22DF	; 0x8022df <tc_tcc0_ccd_callback>
   15abc:	90 91 e0 22 	lds	r25, 0x22E0	; 0x8022e0 <tc_tcc0_ccd_callback+0x1>
   15ac0:	fc 01       	movw	r30, r24
   15ac2:	19 95       	eicall
   15ac4:	00 00       	nop
   15ac6:	df 91       	pop	r29
   15ac8:	cf 91       	pop	r28
   15aca:	ff 91       	pop	r31
   15acc:	ef 91       	pop	r30
   15ace:	bf 91       	pop	r27
   15ad0:	af 91       	pop	r26
   15ad2:	9f 91       	pop	r25
   15ad4:	8f 91       	pop	r24
   15ad6:	7f 91       	pop	r23
   15ad8:	6f 91       	pop	r22
   15ada:	5f 91       	pop	r21
   15adc:	4f 91       	pop	r20
   15ade:	3f 91       	pop	r19
   15ae0:	2f 91       	pop	r18
   15ae2:	0f 90       	pop	r0
   15ae4:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15ae8:	0f 90       	pop	r0
   15aea:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15aee:	0f 90       	pop	r0
   15af0:	1f 90       	pop	r1
   15af2:	18 95       	reti

00015af4 <__vector_20>:
   15af4:	1f 92       	push	r1
   15af6:	0f 92       	push	r0
   15af8:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15afc:	0f 92       	push	r0
   15afe:	11 24       	eor	r1, r1
   15b00:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15b04:	0f 92       	push	r0
   15b06:	2f 93       	push	r18
   15b08:	3f 93       	push	r19
   15b0a:	4f 93       	push	r20
   15b0c:	5f 93       	push	r21
   15b0e:	6f 93       	push	r22
   15b10:	7f 93       	push	r23
   15b12:	8f 93       	push	r24
   15b14:	9f 93       	push	r25
   15b16:	af 93       	push	r26
   15b18:	bf 93       	push	r27
   15b1a:	ef 93       	push	r30
   15b1c:	ff 93       	push	r31
   15b1e:	cf 93       	push	r28
   15b20:	df 93       	push	r29
   15b22:	cd b7       	in	r28, 0x3d	; 61
   15b24:	de b7       	in	r29, 0x3e	; 62
   15b26:	80 91 e1 22 	lds	r24, 0x22E1	; 0x8022e1 <tc_tcc1_ovf_callback>
   15b2a:	90 91 e2 22 	lds	r25, 0x22E2	; 0x8022e2 <tc_tcc1_ovf_callback+0x1>
   15b2e:	89 2b       	or	r24, r25
   15b30:	31 f0       	breq	.+12     	; 0x15b3e <__vector_20+0x4a>
   15b32:	80 91 e1 22 	lds	r24, 0x22E1	; 0x8022e1 <tc_tcc1_ovf_callback>
   15b36:	90 91 e2 22 	lds	r25, 0x22E2	; 0x8022e2 <tc_tcc1_ovf_callback+0x1>
   15b3a:	fc 01       	movw	r30, r24
   15b3c:	19 95       	eicall
   15b3e:	00 00       	nop
   15b40:	df 91       	pop	r29
   15b42:	cf 91       	pop	r28
   15b44:	ff 91       	pop	r31
   15b46:	ef 91       	pop	r30
   15b48:	bf 91       	pop	r27
   15b4a:	af 91       	pop	r26
   15b4c:	9f 91       	pop	r25
   15b4e:	8f 91       	pop	r24
   15b50:	7f 91       	pop	r23
   15b52:	6f 91       	pop	r22
   15b54:	5f 91       	pop	r21
   15b56:	4f 91       	pop	r20
   15b58:	3f 91       	pop	r19
   15b5a:	2f 91       	pop	r18
   15b5c:	0f 90       	pop	r0
   15b5e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15b62:	0f 90       	pop	r0
   15b64:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15b68:	0f 90       	pop	r0
   15b6a:	1f 90       	pop	r1
   15b6c:	18 95       	reti

00015b6e <__vector_21>:
   15b6e:	1f 92       	push	r1
   15b70:	0f 92       	push	r0
   15b72:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15b76:	0f 92       	push	r0
   15b78:	11 24       	eor	r1, r1
   15b7a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15b7e:	0f 92       	push	r0
   15b80:	2f 93       	push	r18
   15b82:	3f 93       	push	r19
   15b84:	4f 93       	push	r20
   15b86:	5f 93       	push	r21
   15b88:	6f 93       	push	r22
   15b8a:	7f 93       	push	r23
   15b8c:	8f 93       	push	r24
   15b8e:	9f 93       	push	r25
   15b90:	af 93       	push	r26
   15b92:	bf 93       	push	r27
   15b94:	ef 93       	push	r30
   15b96:	ff 93       	push	r31
   15b98:	cf 93       	push	r28
   15b9a:	df 93       	push	r29
   15b9c:	cd b7       	in	r28, 0x3d	; 61
   15b9e:	de b7       	in	r29, 0x3e	; 62
   15ba0:	80 91 e3 22 	lds	r24, 0x22E3	; 0x8022e3 <tc_tcc1_err_callback>
   15ba4:	90 91 e4 22 	lds	r25, 0x22E4	; 0x8022e4 <tc_tcc1_err_callback+0x1>
   15ba8:	89 2b       	or	r24, r25
   15baa:	31 f0       	breq	.+12     	; 0x15bb8 <__vector_21+0x4a>
   15bac:	80 91 e3 22 	lds	r24, 0x22E3	; 0x8022e3 <tc_tcc1_err_callback>
   15bb0:	90 91 e4 22 	lds	r25, 0x22E4	; 0x8022e4 <tc_tcc1_err_callback+0x1>
   15bb4:	fc 01       	movw	r30, r24
   15bb6:	19 95       	eicall
   15bb8:	00 00       	nop
   15bba:	df 91       	pop	r29
   15bbc:	cf 91       	pop	r28
   15bbe:	ff 91       	pop	r31
   15bc0:	ef 91       	pop	r30
   15bc2:	bf 91       	pop	r27
   15bc4:	af 91       	pop	r26
   15bc6:	9f 91       	pop	r25
   15bc8:	8f 91       	pop	r24
   15bca:	7f 91       	pop	r23
   15bcc:	6f 91       	pop	r22
   15bce:	5f 91       	pop	r21
   15bd0:	4f 91       	pop	r20
   15bd2:	3f 91       	pop	r19
   15bd4:	2f 91       	pop	r18
   15bd6:	0f 90       	pop	r0
   15bd8:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15bdc:	0f 90       	pop	r0
   15bde:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15be2:	0f 90       	pop	r0
   15be4:	1f 90       	pop	r1
   15be6:	18 95       	reti

00015be8 <__vector_22>:
   15be8:	1f 92       	push	r1
   15bea:	0f 92       	push	r0
   15bec:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15bf0:	0f 92       	push	r0
   15bf2:	11 24       	eor	r1, r1
   15bf4:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15bf8:	0f 92       	push	r0
   15bfa:	2f 93       	push	r18
   15bfc:	3f 93       	push	r19
   15bfe:	4f 93       	push	r20
   15c00:	5f 93       	push	r21
   15c02:	6f 93       	push	r22
   15c04:	7f 93       	push	r23
   15c06:	8f 93       	push	r24
   15c08:	9f 93       	push	r25
   15c0a:	af 93       	push	r26
   15c0c:	bf 93       	push	r27
   15c0e:	ef 93       	push	r30
   15c10:	ff 93       	push	r31
   15c12:	cf 93       	push	r28
   15c14:	df 93       	push	r29
   15c16:	cd b7       	in	r28, 0x3d	; 61
   15c18:	de b7       	in	r29, 0x3e	; 62
   15c1a:	80 91 e5 22 	lds	r24, 0x22E5	; 0x8022e5 <tc_tcc1_cca_callback>
   15c1e:	90 91 e6 22 	lds	r25, 0x22E6	; 0x8022e6 <tc_tcc1_cca_callback+0x1>
   15c22:	89 2b       	or	r24, r25
   15c24:	31 f0       	breq	.+12     	; 0x15c32 <__vector_22+0x4a>
   15c26:	80 91 e5 22 	lds	r24, 0x22E5	; 0x8022e5 <tc_tcc1_cca_callback>
   15c2a:	90 91 e6 22 	lds	r25, 0x22E6	; 0x8022e6 <tc_tcc1_cca_callback+0x1>
   15c2e:	fc 01       	movw	r30, r24
   15c30:	19 95       	eicall
   15c32:	00 00       	nop
   15c34:	df 91       	pop	r29
   15c36:	cf 91       	pop	r28
   15c38:	ff 91       	pop	r31
   15c3a:	ef 91       	pop	r30
   15c3c:	bf 91       	pop	r27
   15c3e:	af 91       	pop	r26
   15c40:	9f 91       	pop	r25
   15c42:	8f 91       	pop	r24
   15c44:	7f 91       	pop	r23
   15c46:	6f 91       	pop	r22
   15c48:	5f 91       	pop	r21
   15c4a:	4f 91       	pop	r20
   15c4c:	3f 91       	pop	r19
   15c4e:	2f 91       	pop	r18
   15c50:	0f 90       	pop	r0
   15c52:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15c56:	0f 90       	pop	r0
   15c58:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15c5c:	0f 90       	pop	r0
   15c5e:	1f 90       	pop	r1
   15c60:	18 95       	reti

00015c62 <__vector_23>:
   15c62:	1f 92       	push	r1
   15c64:	0f 92       	push	r0
   15c66:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15c6a:	0f 92       	push	r0
   15c6c:	11 24       	eor	r1, r1
   15c6e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15c72:	0f 92       	push	r0
   15c74:	2f 93       	push	r18
   15c76:	3f 93       	push	r19
   15c78:	4f 93       	push	r20
   15c7a:	5f 93       	push	r21
   15c7c:	6f 93       	push	r22
   15c7e:	7f 93       	push	r23
   15c80:	8f 93       	push	r24
   15c82:	9f 93       	push	r25
   15c84:	af 93       	push	r26
   15c86:	bf 93       	push	r27
   15c88:	ef 93       	push	r30
   15c8a:	ff 93       	push	r31
   15c8c:	cf 93       	push	r28
   15c8e:	df 93       	push	r29
   15c90:	cd b7       	in	r28, 0x3d	; 61
   15c92:	de b7       	in	r29, 0x3e	; 62
   15c94:	80 91 e7 22 	lds	r24, 0x22E7	; 0x8022e7 <tc_tcc1_ccb_callback>
   15c98:	90 91 e8 22 	lds	r25, 0x22E8	; 0x8022e8 <tc_tcc1_ccb_callback+0x1>
   15c9c:	89 2b       	or	r24, r25
   15c9e:	31 f0       	breq	.+12     	; 0x15cac <__vector_23+0x4a>
   15ca0:	80 91 e7 22 	lds	r24, 0x22E7	; 0x8022e7 <tc_tcc1_ccb_callback>
   15ca4:	90 91 e8 22 	lds	r25, 0x22E8	; 0x8022e8 <tc_tcc1_ccb_callback+0x1>
   15ca8:	fc 01       	movw	r30, r24
   15caa:	19 95       	eicall
   15cac:	00 00       	nop
   15cae:	df 91       	pop	r29
   15cb0:	cf 91       	pop	r28
   15cb2:	ff 91       	pop	r31
   15cb4:	ef 91       	pop	r30
   15cb6:	bf 91       	pop	r27
   15cb8:	af 91       	pop	r26
   15cba:	9f 91       	pop	r25
   15cbc:	8f 91       	pop	r24
   15cbe:	7f 91       	pop	r23
   15cc0:	6f 91       	pop	r22
   15cc2:	5f 91       	pop	r21
   15cc4:	4f 91       	pop	r20
   15cc6:	3f 91       	pop	r19
   15cc8:	2f 91       	pop	r18
   15cca:	0f 90       	pop	r0
   15ccc:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15cd0:	0f 90       	pop	r0
   15cd2:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15cd6:	0f 90       	pop	r0
   15cd8:	1f 90       	pop	r1
   15cda:	18 95       	reti

00015cdc <__vector_77>:
   15cdc:	1f 92       	push	r1
   15cde:	0f 92       	push	r0
   15ce0:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15ce4:	0f 92       	push	r0
   15ce6:	11 24       	eor	r1, r1
   15ce8:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15cec:	0f 92       	push	r0
   15cee:	2f 93       	push	r18
   15cf0:	3f 93       	push	r19
   15cf2:	4f 93       	push	r20
   15cf4:	5f 93       	push	r21
   15cf6:	6f 93       	push	r22
   15cf8:	7f 93       	push	r23
   15cfa:	8f 93       	push	r24
   15cfc:	9f 93       	push	r25
   15cfe:	af 93       	push	r26
   15d00:	bf 93       	push	r27
   15d02:	ef 93       	push	r30
   15d04:	ff 93       	push	r31
   15d06:	cf 93       	push	r28
   15d08:	df 93       	push	r29
   15d0a:	cd b7       	in	r28, 0x3d	; 61
   15d0c:	de b7       	in	r29, 0x3e	; 62
   15d0e:	80 91 e9 22 	lds	r24, 0x22E9	; 0x8022e9 <tc_tcd0_ovf_callback>
   15d12:	90 91 ea 22 	lds	r25, 0x22EA	; 0x8022ea <tc_tcd0_ovf_callback+0x1>
   15d16:	89 2b       	or	r24, r25
   15d18:	31 f0       	breq	.+12     	; 0x15d26 <__vector_77+0x4a>
   15d1a:	80 91 e9 22 	lds	r24, 0x22E9	; 0x8022e9 <tc_tcd0_ovf_callback>
   15d1e:	90 91 ea 22 	lds	r25, 0x22EA	; 0x8022ea <tc_tcd0_ovf_callback+0x1>
   15d22:	fc 01       	movw	r30, r24
   15d24:	19 95       	eicall
   15d26:	00 00       	nop
   15d28:	df 91       	pop	r29
   15d2a:	cf 91       	pop	r28
   15d2c:	ff 91       	pop	r31
   15d2e:	ef 91       	pop	r30
   15d30:	bf 91       	pop	r27
   15d32:	af 91       	pop	r26
   15d34:	9f 91       	pop	r25
   15d36:	8f 91       	pop	r24
   15d38:	7f 91       	pop	r23
   15d3a:	6f 91       	pop	r22
   15d3c:	5f 91       	pop	r21
   15d3e:	4f 91       	pop	r20
   15d40:	3f 91       	pop	r19
   15d42:	2f 91       	pop	r18
   15d44:	0f 90       	pop	r0
   15d46:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15d4a:	0f 90       	pop	r0
   15d4c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15d50:	0f 90       	pop	r0
   15d52:	1f 90       	pop	r1
   15d54:	18 95       	reti

00015d56 <__vector_78>:
   15d56:	1f 92       	push	r1
   15d58:	0f 92       	push	r0
   15d5a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15d5e:	0f 92       	push	r0
   15d60:	11 24       	eor	r1, r1
   15d62:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15d66:	0f 92       	push	r0
   15d68:	2f 93       	push	r18
   15d6a:	3f 93       	push	r19
   15d6c:	4f 93       	push	r20
   15d6e:	5f 93       	push	r21
   15d70:	6f 93       	push	r22
   15d72:	7f 93       	push	r23
   15d74:	8f 93       	push	r24
   15d76:	9f 93       	push	r25
   15d78:	af 93       	push	r26
   15d7a:	bf 93       	push	r27
   15d7c:	ef 93       	push	r30
   15d7e:	ff 93       	push	r31
   15d80:	cf 93       	push	r28
   15d82:	df 93       	push	r29
   15d84:	cd b7       	in	r28, 0x3d	; 61
   15d86:	de b7       	in	r29, 0x3e	; 62
   15d88:	80 91 eb 22 	lds	r24, 0x22EB	; 0x8022eb <tc_tcd0_err_callback>
   15d8c:	90 91 ec 22 	lds	r25, 0x22EC	; 0x8022ec <tc_tcd0_err_callback+0x1>
   15d90:	89 2b       	or	r24, r25
   15d92:	31 f0       	breq	.+12     	; 0x15da0 <__vector_78+0x4a>
   15d94:	80 91 eb 22 	lds	r24, 0x22EB	; 0x8022eb <tc_tcd0_err_callback>
   15d98:	90 91 ec 22 	lds	r25, 0x22EC	; 0x8022ec <tc_tcd0_err_callback+0x1>
   15d9c:	fc 01       	movw	r30, r24
   15d9e:	19 95       	eicall
   15da0:	00 00       	nop
   15da2:	df 91       	pop	r29
   15da4:	cf 91       	pop	r28
   15da6:	ff 91       	pop	r31
   15da8:	ef 91       	pop	r30
   15daa:	bf 91       	pop	r27
   15dac:	af 91       	pop	r26
   15dae:	9f 91       	pop	r25
   15db0:	8f 91       	pop	r24
   15db2:	7f 91       	pop	r23
   15db4:	6f 91       	pop	r22
   15db6:	5f 91       	pop	r21
   15db8:	4f 91       	pop	r20
   15dba:	3f 91       	pop	r19
   15dbc:	2f 91       	pop	r18
   15dbe:	0f 90       	pop	r0
   15dc0:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15dc4:	0f 90       	pop	r0
   15dc6:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15dca:	0f 90       	pop	r0
   15dcc:	1f 90       	pop	r1
   15dce:	18 95       	reti

00015dd0 <__vector_79>:
   15dd0:	1f 92       	push	r1
   15dd2:	0f 92       	push	r0
   15dd4:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15dd8:	0f 92       	push	r0
   15dda:	11 24       	eor	r1, r1
   15ddc:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15de0:	0f 92       	push	r0
   15de2:	2f 93       	push	r18
   15de4:	3f 93       	push	r19
   15de6:	4f 93       	push	r20
   15de8:	5f 93       	push	r21
   15dea:	6f 93       	push	r22
   15dec:	7f 93       	push	r23
   15dee:	8f 93       	push	r24
   15df0:	9f 93       	push	r25
   15df2:	af 93       	push	r26
   15df4:	bf 93       	push	r27
   15df6:	ef 93       	push	r30
   15df8:	ff 93       	push	r31
   15dfa:	cf 93       	push	r28
   15dfc:	df 93       	push	r29
   15dfe:	cd b7       	in	r28, 0x3d	; 61
   15e00:	de b7       	in	r29, 0x3e	; 62
   15e02:	80 91 ed 22 	lds	r24, 0x22ED	; 0x8022ed <tc_tcd0_cca_callback>
   15e06:	90 91 ee 22 	lds	r25, 0x22EE	; 0x8022ee <tc_tcd0_cca_callback+0x1>
   15e0a:	89 2b       	or	r24, r25
   15e0c:	31 f0       	breq	.+12     	; 0x15e1a <__vector_79+0x4a>
   15e0e:	80 91 ed 22 	lds	r24, 0x22ED	; 0x8022ed <tc_tcd0_cca_callback>
   15e12:	90 91 ee 22 	lds	r25, 0x22EE	; 0x8022ee <tc_tcd0_cca_callback+0x1>
   15e16:	fc 01       	movw	r30, r24
   15e18:	19 95       	eicall
   15e1a:	00 00       	nop
   15e1c:	df 91       	pop	r29
   15e1e:	cf 91       	pop	r28
   15e20:	ff 91       	pop	r31
   15e22:	ef 91       	pop	r30
   15e24:	bf 91       	pop	r27
   15e26:	af 91       	pop	r26
   15e28:	9f 91       	pop	r25
   15e2a:	8f 91       	pop	r24
   15e2c:	7f 91       	pop	r23
   15e2e:	6f 91       	pop	r22
   15e30:	5f 91       	pop	r21
   15e32:	4f 91       	pop	r20
   15e34:	3f 91       	pop	r19
   15e36:	2f 91       	pop	r18
   15e38:	0f 90       	pop	r0
   15e3a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15e3e:	0f 90       	pop	r0
   15e40:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15e44:	0f 90       	pop	r0
   15e46:	1f 90       	pop	r1
   15e48:	18 95       	reti

00015e4a <__vector_80>:
   15e4a:	1f 92       	push	r1
   15e4c:	0f 92       	push	r0
   15e4e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15e52:	0f 92       	push	r0
   15e54:	11 24       	eor	r1, r1
   15e56:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15e5a:	0f 92       	push	r0
   15e5c:	2f 93       	push	r18
   15e5e:	3f 93       	push	r19
   15e60:	4f 93       	push	r20
   15e62:	5f 93       	push	r21
   15e64:	6f 93       	push	r22
   15e66:	7f 93       	push	r23
   15e68:	8f 93       	push	r24
   15e6a:	9f 93       	push	r25
   15e6c:	af 93       	push	r26
   15e6e:	bf 93       	push	r27
   15e70:	ef 93       	push	r30
   15e72:	ff 93       	push	r31
   15e74:	cf 93       	push	r28
   15e76:	df 93       	push	r29
   15e78:	cd b7       	in	r28, 0x3d	; 61
   15e7a:	de b7       	in	r29, 0x3e	; 62
   15e7c:	80 91 ef 22 	lds	r24, 0x22EF	; 0x8022ef <tc_tcd0_ccb_callback>
   15e80:	90 91 f0 22 	lds	r25, 0x22F0	; 0x8022f0 <tc_tcd0_ccb_callback+0x1>
   15e84:	89 2b       	or	r24, r25
   15e86:	31 f0       	breq	.+12     	; 0x15e94 <__vector_80+0x4a>
   15e88:	80 91 ef 22 	lds	r24, 0x22EF	; 0x8022ef <tc_tcd0_ccb_callback>
   15e8c:	90 91 f0 22 	lds	r25, 0x22F0	; 0x8022f0 <tc_tcd0_ccb_callback+0x1>
   15e90:	fc 01       	movw	r30, r24
   15e92:	19 95       	eicall
   15e94:	00 00       	nop
   15e96:	df 91       	pop	r29
   15e98:	cf 91       	pop	r28
   15e9a:	ff 91       	pop	r31
   15e9c:	ef 91       	pop	r30
   15e9e:	bf 91       	pop	r27
   15ea0:	af 91       	pop	r26
   15ea2:	9f 91       	pop	r25
   15ea4:	8f 91       	pop	r24
   15ea6:	7f 91       	pop	r23
   15ea8:	6f 91       	pop	r22
   15eaa:	5f 91       	pop	r21
   15eac:	4f 91       	pop	r20
   15eae:	3f 91       	pop	r19
   15eb0:	2f 91       	pop	r18
   15eb2:	0f 90       	pop	r0
   15eb4:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15eb8:	0f 90       	pop	r0
   15eba:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15ebe:	0f 90       	pop	r0
   15ec0:	1f 90       	pop	r1
   15ec2:	18 95       	reti

00015ec4 <__vector_81>:
   15ec4:	1f 92       	push	r1
   15ec6:	0f 92       	push	r0
   15ec8:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15ecc:	0f 92       	push	r0
   15ece:	11 24       	eor	r1, r1
   15ed0:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15ed4:	0f 92       	push	r0
   15ed6:	2f 93       	push	r18
   15ed8:	3f 93       	push	r19
   15eda:	4f 93       	push	r20
   15edc:	5f 93       	push	r21
   15ede:	6f 93       	push	r22
   15ee0:	7f 93       	push	r23
   15ee2:	8f 93       	push	r24
   15ee4:	9f 93       	push	r25
   15ee6:	af 93       	push	r26
   15ee8:	bf 93       	push	r27
   15eea:	ef 93       	push	r30
   15eec:	ff 93       	push	r31
   15eee:	cf 93       	push	r28
   15ef0:	df 93       	push	r29
   15ef2:	cd b7       	in	r28, 0x3d	; 61
   15ef4:	de b7       	in	r29, 0x3e	; 62
   15ef6:	80 91 f1 22 	lds	r24, 0x22F1	; 0x8022f1 <tc_tcd0_ccc_callback>
   15efa:	90 91 f2 22 	lds	r25, 0x22F2	; 0x8022f2 <tc_tcd0_ccc_callback+0x1>
   15efe:	89 2b       	or	r24, r25
   15f00:	31 f0       	breq	.+12     	; 0x15f0e <__vector_81+0x4a>
   15f02:	80 91 f1 22 	lds	r24, 0x22F1	; 0x8022f1 <tc_tcd0_ccc_callback>
   15f06:	90 91 f2 22 	lds	r25, 0x22F2	; 0x8022f2 <tc_tcd0_ccc_callback+0x1>
   15f0a:	fc 01       	movw	r30, r24
   15f0c:	19 95       	eicall
   15f0e:	00 00       	nop
   15f10:	df 91       	pop	r29
   15f12:	cf 91       	pop	r28
   15f14:	ff 91       	pop	r31
   15f16:	ef 91       	pop	r30
   15f18:	bf 91       	pop	r27
   15f1a:	af 91       	pop	r26
   15f1c:	9f 91       	pop	r25
   15f1e:	8f 91       	pop	r24
   15f20:	7f 91       	pop	r23
   15f22:	6f 91       	pop	r22
   15f24:	5f 91       	pop	r21
   15f26:	4f 91       	pop	r20
   15f28:	3f 91       	pop	r19
   15f2a:	2f 91       	pop	r18
   15f2c:	0f 90       	pop	r0
   15f2e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15f32:	0f 90       	pop	r0
   15f34:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15f38:	0f 90       	pop	r0
   15f3a:	1f 90       	pop	r1
   15f3c:	18 95       	reti

00015f3e <__vector_82>:
   15f3e:	1f 92       	push	r1
   15f40:	0f 92       	push	r0
   15f42:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15f46:	0f 92       	push	r0
   15f48:	11 24       	eor	r1, r1
   15f4a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15f4e:	0f 92       	push	r0
   15f50:	2f 93       	push	r18
   15f52:	3f 93       	push	r19
   15f54:	4f 93       	push	r20
   15f56:	5f 93       	push	r21
   15f58:	6f 93       	push	r22
   15f5a:	7f 93       	push	r23
   15f5c:	8f 93       	push	r24
   15f5e:	9f 93       	push	r25
   15f60:	af 93       	push	r26
   15f62:	bf 93       	push	r27
   15f64:	ef 93       	push	r30
   15f66:	ff 93       	push	r31
   15f68:	cf 93       	push	r28
   15f6a:	df 93       	push	r29
   15f6c:	cd b7       	in	r28, 0x3d	; 61
   15f6e:	de b7       	in	r29, 0x3e	; 62
   15f70:	80 91 f3 22 	lds	r24, 0x22F3	; 0x8022f3 <tc_tcd0_ccd_callback>
   15f74:	90 91 f4 22 	lds	r25, 0x22F4	; 0x8022f4 <tc_tcd0_ccd_callback+0x1>
   15f78:	89 2b       	or	r24, r25
   15f7a:	31 f0       	breq	.+12     	; 0x15f88 <__vector_82+0x4a>
   15f7c:	80 91 f3 22 	lds	r24, 0x22F3	; 0x8022f3 <tc_tcd0_ccd_callback>
   15f80:	90 91 f4 22 	lds	r25, 0x22F4	; 0x8022f4 <tc_tcd0_ccd_callback+0x1>
   15f84:	fc 01       	movw	r30, r24
   15f86:	19 95       	eicall
   15f88:	00 00       	nop
   15f8a:	df 91       	pop	r29
   15f8c:	cf 91       	pop	r28
   15f8e:	ff 91       	pop	r31
   15f90:	ef 91       	pop	r30
   15f92:	bf 91       	pop	r27
   15f94:	af 91       	pop	r26
   15f96:	9f 91       	pop	r25
   15f98:	8f 91       	pop	r24
   15f9a:	7f 91       	pop	r23
   15f9c:	6f 91       	pop	r22
   15f9e:	5f 91       	pop	r21
   15fa0:	4f 91       	pop	r20
   15fa2:	3f 91       	pop	r19
   15fa4:	2f 91       	pop	r18
   15fa6:	0f 90       	pop	r0
   15fa8:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15fac:	0f 90       	pop	r0
   15fae:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15fb2:	0f 90       	pop	r0
   15fb4:	1f 90       	pop	r1
   15fb6:	18 95       	reti

00015fb8 <__vector_83>:
   15fb8:	1f 92       	push	r1
   15fba:	0f 92       	push	r0
   15fbc:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15fc0:	0f 92       	push	r0
   15fc2:	11 24       	eor	r1, r1
   15fc4:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15fc8:	0f 92       	push	r0
   15fca:	2f 93       	push	r18
   15fcc:	3f 93       	push	r19
   15fce:	4f 93       	push	r20
   15fd0:	5f 93       	push	r21
   15fd2:	6f 93       	push	r22
   15fd4:	7f 93       	push	r23
   15fd6:	8f 93       	push	r24
   15fd8:	9f 93       	push	r25
   15fda:	af 93       	push	r26
   15fdc:	bf 93       	push	r27
   15fde:	ef 93       	push	r30
   15fe0:	ff 93       	push	r31
   15fe2:	cf 93       	push	r28
   15fe4:	df 93       	push	r29
   15fe6:	cd b7       	in	r28, 0x3d	; 61
   15fe8:	de b7       	in	r29, 0x3e	; 62
   15fea:	80 91 f5 22 	lds	r24, 0x22F5	; 0x8022f5 <tc_tcd1_ovf_callback>
   15fee:	90 91 f6 22 	lds	r25, 0x22F6	; 0x8022f6 <tc_tcd1_ovf_callback+0x1>
   15ff2:	89 2b       	or	r24, r25
   15ff4:	31 f0       	breq	.+12     	; 0x16002 <__vector_83+0x4a>
   15ff6:	80 91 f5 22 	lds	r24, 0x22F5	; 0x8022f5 <tc_tcd1_ovf_callback>
   15ffa:	90 91 f6 22 	lds	r25, 0x22F6	; 0x8022f6 <tc_tcd1_ovf_callback+0x1>
   15ffe:	fc 01       	movw	r30, r24
   16000:	19 95       	eicall
   16002:	00 00       	nop
   16004:	df 91       	pop	r29
   16006:	cf 91       	pop	r28
   16008:	ff 91       	pop	r31
   1600a:	ef 91       	pop	r30
   1600c:	bf 91       	pop	r27
   1600e:	af 91       	pop	r26
   16010:	9f 91       	pop	r25
   16012:	8f 91       	pop	r24
   16014:	7f 91       	pop	r23
   16016:	6f 91       	pop	r22
   16018:	5f 91       	pop	r21
   1601a:	4f 91       	pop	r20
   1601c:	3f 91       	pop	r19
   1601e:	2f 91       	pop	r18
   16020:	0f 90       	pop	r0
   16022:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16026:	0f 90       	pop	r0
   16028:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1602c:	0f 90       	pop	r0
   1602e:	1f 90       	pop	r1
   16030:	18 95       	reti

00016032 <__vector_84>:
   16032:	1f 92       	push	r1
   16034:	0f 92       	push	r0
   16036:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1603a:	0f 92       	push	r0
   1603c:	11 24       	eor	r1, r1
   1603e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16042:	0f 92       	push	r0
   16044:	2f 93       	push	r18
   16046:	3f 93       	push	r19
   16048:	4f 93       	push	r20
   1604a:	5f 93       	push	r21
   1604c:	6f 93       	push	r22
   1604e:	7f 93       	push	r23
   16050:	8f 93       	push	r24
   16052:	9f 93       	push	r25
   16054:	af 93       	push	r26
   16056:	bf 93       	push	r27
   16058:	ef 93       	push	r30
   1605a:	ff 93       	push	r31
   1605c:	cf 93       	push	r28
   1605e:	df 93       	push	r29
   16060:	cd b7       	in	r28, 0x3d	; 61
   16062:	de b7       	in	r29, 0x3e	; 62
   16064:	80 91 f7 22 	lds	r24, 0x22F7	; 0x8022f7 <tc_tcd1_err_callback>
   16068:	90 91 f8 22 	lds	r25, 0x22F8	; 0x8022f8 <tc_tcd1_err_callback+0x1>
   1606c:	89 2b       	or	r24, r25
   1606e:	31 f0       	breq	.+12     	; 0x1607c <__vector_84+0x4a>
   16070:	80 91 f7 22 	lds	r24, 0x22F7	; 0x8022f7 <tc_tcd1_err_callback>
   16074:	90 91 f8 22 	lds	r25, 0x22F8	; 0x8022f8 <tc_tcd1_err_callback+0x1>
   16078:	fc 01       	movw	r30, r24
   1607a:	19 95       	eicall
   1607c:	00 00       	nop
   1607e:	df 91       	pop	r29
   16080:	cf 91       	pop	r28
   16082:	ff 91       	pop	r31
   16084:	ef 91       	pop	r30
   16086:	bf 91       	pop	r27
   16088:	af 91       	pop	r26
   1608a:	9f 91       	pop	r25
   1608c:	8f 91       	pop	r24
   1608e:	7f 91       	pop	r23
   16090:	6f 91       	pop	r22
   16092:	5f 91       	pop	r21
   16094:	4f 91       	pop	r20
   16096:	3f 91       	pop	r19
   16098:	2f 91       	pop	r18
   1609a:	0f 90       	pop	r0
   1609c:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   160a0:	0f 90       	pop	r0
   160a2:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   160a6:	0f 90       	pop	r0
   160a8:	1f 90       	pop	r1
   160aa:	18 95       	reti

000160ac <__vector_85>:
   160ac:	1f 92       	push	r1
   160ae:	0f 92       	push	r0
   160b0:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   160b4:	0f 92       	push	r0
   160b6:	11 24       	eor	r1, r1
   160b8:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   160bc:	0f 92       	push	r0
   160be:	2f 93       	push	r18
   160c0:	3f 93       	push	r19
   160c2:	4f 93       	push	r20
   160c4:	5f 93       	push	r21
   160c6:	6f 93       	push	r22
   160c8:	7f 93       	push	r23
   160ca:	8f 93       	push	r24
   160cc:	9f 93       	push	r25
   160ce:	af 93       	push	r26
   160d0:	bf 93       	push	r27
   160d2:	ef 93       	push	r30
   160d4:	ff 93       	push	r31
   160d6:	cf 93       	push	r28
   160d8:	df 93       	push	r29
   160da:	cd b7       	in	r28, 0x3d	; 61
   160dc:	de b7       	in	r29, 0x3e	; 62
   160de:	80 91 f9 22 	lds	r24, 0x22F9	; 0x8022f9 <tc_tcd1_cca_callback>
   160e2:	90 91 fa 22 	lds	r25, 0x22FA	; 0x8022fa <tc_tcd1_cca_callback+0x1>
   160e6:	89 2b       	or	r24, r25
   160e8:	31 f0       	breq	.+12     	; 0x160f6 <__vector_85+0x4a>
   160ea:	80 91 f9 22 	lds	r24, 0x22F9	; 0x8022f9 <tc_tcd1_cca_callback>
   160ee:	90 91 fa 22 	lds	r25, 0x22FA	; 0x8022fa <tc_tcd1_cca_callback+0x1>
   160f2:	fc 01       	movw	r30, r24
   160f4:	19 95       	eicall
   160f6:	00 00       	nop
   160f8:	df 91       	pop	r29
   160fa:	cf 91       	pop	r28
   160fc:	ff 91       	pop	r31
   160fe:	ef 91       	pop	r30
   16100:	bf 91       	pop	r27
   16102:	af 91       	pop	r26
   16104:	9f 91       	pop	r25
   16106:	8f 91       	pop	r24
   16108:	7f 91       	pop	r23
   1610a:	6f 91       	pop	r22
   1610c:	5f 91       	pop	r21
   1610e:	4f 91       	pop	r20
   16110:	3f 91       	pop	r19
   16112:	2f 91       	pop	r18
   16114:	0f 90       	pop	r0
   16116:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1611a:	0f 90       	pop	r0
   1611c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16120:	0f 90       	pop	r0
   16122:	1f 90       	pop	r1
   16124:	18 95       	reti

00016126 <__vector_86>:
   16126:	1f 92       	push	r1
   16128:	0f 92       	push	r0
   1612a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1612e:	0f 92       	push	r0
   16130:	11 24       	eor	r1, r1
   16132:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16136:	0f 92       	push	r0
   16138:	2f 93       	push	r18
   1613a:	3f 93       	push	r19
   1613c:	4f 93       	push	r20
   1613e:	5f 93       	push	r21
   16140:	6f 93       	push	r22
   16142:	7f 93       	push	r23
   16144:	8f 93       	push	r24
   16146:	9f 93       	push	r25
   16148:	af 93       	push	r26
   1614a:	bf 93       	push	r27
   1614c:	ef 93       	push	r30
   1614e:	ff 93       	push	r31
   16150:	cf 93       	push	r28
   16152:	df 93       	push	r29
   16154:	cd b7       	in	r28, 0x3d	; 61
   16156:	de b7       	in	r29, 0x3e	; 62
   16158:	80 91 fb 22 	lds	r24, 0x22FB	; 0x8022fb <tc_tcd1_ccb_callback>
   1615c:	90 91 fc 22 	lds	r25, 0x22FC	; 0x8022fc <tc_tcd1_ccb_callback+0x1>
   16160:	89 2b       	or	r24, r25
   16162:	31 f0       	breq	.+12     	; 0x16170 <__vector_86+0x4a>
   16164:	80 91 fb 22 	lds	r24, 0x22FB	; 0x8022fb <tc_tcd1_ccb_callback>
   16168:	90 91 fc 22 	lds	r25, 0x22FC	; 0x8022fc <tc_tcd1_ccb_callback+0x1>
   1616c:	fc 01       	movw	r30, r24
   1616e:	19 95       	eicall
   16170:	00 00       	nop
   16172:	df 91       	pop	r29
   16174:	cf 91       	pop	r28
   16176:	ff 91       	pop	r31
   16178:	ef 91       	pop	r30
   1617a:	bf 91       	pop	r27
   1617c:	af 91       	pop	r26
   1617e:	9f 91       	pop	r25
   16180:	8f 91       	pop	r24
   16182:	7f 91       	pop	r23
   16184:	6f 91       	pop	r22
   16186:	5f 91       	pop	r21
   16188:	4f 91       	pop	r20
   1618a:	3f 91       	pop	r19
   1618c:	2f 91       	pop	r18
   1618e:	0f 90       	pop	r0
   16190:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16194:	0f 90       	pop	r0
   16196:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1619a:	0f 90       	pop	r0
   1619c:	1f 90       	pop	r1
   1619e:	18 95       	reti

000161a0 <__vector_47>:
   161a0:	1f 92       	push	r1
   161a2:	0f 92       	push	r0
   161a4:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   161a8:	0f 92       	push	r0
   161aa:	11 24       	eor	r1, r1
   161ac:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   161b0:	0f 92       	push	r0
   161b2:	2f 93       	push	r18
   161b4:	3f 93       	push	r19
   161b6:	4f 93       	push	r20
   161b8:	5f 93       	push	r21
   161ba:	6f 93       	push	r22
   161bc:	7f 93       	push	r23
   161be:	8f 93       	push	r24
   161c0:	9f 93       	push	r25
   161c2:	af 93       	push	r26
   161c4:	bf 93       	push	r27
   161c6:	ef 93       	push	r30
   161c8:	ff 93       	push	r31
   161ca:	cf 93       	push	r28
   161cc:	df 93       	push	r29
   161ce:	cd b7       	in	r28, 0x3d	; 61
   161d0:	de b7       	in	r29, 0x3e	; 62
   161d2:	80 91 fd 22 	lds	r24, 0x22FD	; 0x8022fd <tc_tce0_ovf_callback>
   161d6:	90 91 fe 22 	lds	r25, 0x22FE	; 0x8022fe <tc_tce0_ovf_callback+0x1>
   161da:	89 2b       	or	r24, r25
   161dc:	31 f0       	breq	.+12     	; 0x161ea <__vector_47+0x4a>
   161de:	80 91 fd 22 	lds	r24, 0x22FD	; 0x8022fd <tc_tce0_ovf_callback>
   161e2:	90 91 fe 22 	lds	r25, 0x22FE	; 0x8022fe <tc_tce0_ovf_callback+0x1>
   161e6:	fc 01       	movw	r30, r24
   161e8:	19 95       	eicall
   161ea:	00 00       	nop
   161ec:	df 91       	pop	r29
   161ee:	cf 91       	pop	r28
   161f0:	ff 91       	pop	r31
   161f2:	ef 91       	pop	r30
   161f4:	bf 91       	pop	r27
   161f6:	af 91       	pop	r26
   161f8:	9f 91       	pop	r25
   161fa:	8f 91       	pop	r24
   161fc:	7f 91       	pop	r23
   161fe:	6f 91       	pop	r22
   16200:	5f 91       	pop	r21
   16202:	4f 91       	pop	r20
   16204:	3f 91       	pop	r19
   16206:	2f 91       	pop	r18
   16208:	0f 90       	pop	r0
   1620a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1620e:	0f 90       	pop	r0
   16210:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16214:	0f 90       	pop	r0
   16216:	1f 90       	pop	r1
   16218:	18 95       	reti

0001621a <__vector_48>:
   1621a:	1f 92       	push	r1
   1621c:	0f 92       	push	r0
   1621e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16222:	0f 92       	push	r0
   16224:	11 24       	eor	r1, r1
   16226:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1622a:	0f 92       	push	r0
   1622c:	2f 93       	push	r18
   1622e:	3f 93       	push	r19
   16230:	4f 93       	push	r20
   16232:	5f 93       	push	r21
   16234:	6f 93       	push	r22
   16236:	7f 93       	push	r23
   16238:	8f 93       	push	r24
   1623a:	9f 93       	push	r25
   1623c:	af 93       	push	r26
   1623e:	bf 93       	push	r27
   16240:	ef 93       	push	r30
   16242:	ff 93       	push	r31
   16244:	cf 93       	push	r28
   16246:	df 93       	push	r29
   16248:	cd b7       	in	r28, 0x3d	; 61
   1624a:	de b7       	in	r29, 0x3e	; 62
   1624c:	80 91 ff 22 	lds	r24, 0x22FF	; 0x8022ff <tc_tce0_err_callback>
   16250:	90 91 00 23 	lds	r25, 0x2300	; 0x802300 <tc_tce0_err_callback+0x1>
   16254:	89 2b       	or	r24, r25
   16256:	31 f0       	breq	.+12     	; 0x16264 <__vector_48+0x4a>
   16258:	80 91 ff 22 	lds	r24, 0x22FF	; 0x8022ff <tc_tce0_err_callback>
   1625c:	90 91 00 23 	lds	r25, 0x2300	; 0x802300 <tc_tce0_err_callback+0x1>
   16260:	fc 01       	movw	r30, r24
   16262:	19 95       	eicall
   16264:	00 00       	nop
   16266:	df 91       	pop	r29
   16268:	cf 91       	pop	r28
   1626a:	ff 91       	pop	r31
   1626c:	ef 91       	pop	r30
   1626e:	bf 91       	pop	r27
   16270:	af 91       	pop	r26
   16272:	9f 91       	pop	r25
   16274:	8f 91       	pop	r24
   16276:	7f 91       	pop	r23
   16278:	6f 91       	pop	r22
   1627a:	5f 91       	pop	r21
   1627c:	4f 91       	pop	r20
   1627e:	3f 91       	pop	r19
   16280:	2f 91       	pop	r18
   16282:	0f 90       	pop	r0
   16284:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16288:	0f 90       	pop	r0
   1628a:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1628e:	0f 90       	pop	r0
   16290:	1f 90       	pop	r1
   16292:	18 95       	reti

00016294 <__vector_49>:
   16294:	1f 92       	push	r1
   16296:	0f 92       	push	r0
   16298:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1629c:	0f 92       	push	r0
   1629e:	11 24       	eor	r1, r1
   162a0:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   162a4:	0f 92       	push	r0
   162a6:	2f 93       	push	r18
   162a8:	3f 93       	push	r19
   162aa:	4f 93       	push	r20
   162ac:	5f 93       	push	r21
   162ae:	6f 93       	push	r22
   162b0:	7f 93       	push	r23
   162b2:	8f 93       	push	r24
   162b4:	9f 93       	push	r25
   162b6:	af 93       	push	r26
   162b8:	bf 93       	push	r27
   162ba:	ef 93       	push	r30
   162bc:	ff 93       	push	r31
   162be:	cf 93       	push	r28
   162c0:	df 93       	push	r29
   162c2:	cd b7       	in	r28, 0x3d	; 61
   162c4:	de b7       	in	r29, 0x3e	; 62
   162c6:	80 91 01 23 	lds	r24, 0x2301	; 0x802301 <tc_tce0_cca_callback>
   162ca:	90 91 02 23 	lds	r25, 0x2302	; 0x802302 <tc_tce0_cca_callback+0x1>
   162ce:	89 2b       	or	r24, r25
   162d0:	31 f0       	breq	.+12     	; 0x162de <__vector_49+0x4a>
   162d2:	80 91 01 23 	lds	r24, 0x2301	; 0x802301 <tc_tce0_cca_callback>
   162d6:	90 91 02 23 	lds	r25, 0x2302	; 0x802302 <tc_tce0_cca_callback+0x1>
   162da:	fc 01       	movw	r30, r24
   162dc:	19 95       	eicall
   162de:	00 00       	nop
   162e0:	df 91       	pop	r29
   162e2:	cf 91       	pop	r28
   162e4:	ff 91       	pop	r31
   162e6:	ef 91       	pop	r30
   162e8:	bf 91       	pop	r27
   162ea:	af 91       	pop	r26
   162ec:	9f 91       	pop	r25
   162ee:	8f 91       	pop	r24
   162f0:	7f 91       	pop	r23
   162f2:	6f 91       	pop	r22
   162f4:	5f 91       	pop	r21
   162f6:	4f 91       	pop	r20
   162f8:	3f 91       	pop	r19
   162fa:	2f 91       	pop	r18
   162fc:	0f 90       	pop	r0
   162fe:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16302:	0f 90       	pop	r0
   16304:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16308:	0f 90       	pop	r0
   1630a:	1f 90       	pop	r1
   1630c:	18 95       	reti

0001630e <__vector_50>:
   1630e:	1f 92       	push	r1
   16310:	0f 92       	push	r0
   16312:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16316:	0f 92       	push	r0
   16318:	11 24       	eor	r1, r1
   1631a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1631e:	0f 92       	push	r0
   16320:	2f 93       	push	r18
   16322:	3f 93       	push	r19
   16324:	4f 93       	push	r20
   16326:	5f 93       	push	r21
   16328:	6f 93       	push	r22
   1632a:	7f 93       	push	r23
   1632c:	8f 93       	push	r24
   1632e:	9f 93       	push	r25
   16330:	af 93       	push	r26
   16332:	bf 93       	push	r27
   16334:	ef 93       	push	r30
   16336:	ff 93       	push	r31
   16338:	cf 93       	push	r28
   1633a:	df 93       	push	r29
   1633c:	cd b7       	in	r28, 0x3d	; 61
   1633e:	de b7       	in	r29, 0x3e	; 62
   16340:	80 91 03 23 	lds	r24, 0x2303	; 0x802303 <tc_tce0_ccb_callback>
   16344:	90 91 04 23 	lds	r25, 0x2304	; 0x802304 <tc_tce0_ccb_callback+0x1>
   16348:	89 2b       	or	r24, r25
   1634a:	31 f0       	breq	.+12     	; 0x16358 <__vector_50+0x4a>
   1634c:	80 91 03 23 	lds	r24, 0x2303	; 0x802303 <tc_tce0_ccb_callback>
   16350:	90 91 04 23 	lds	r25, 0x2304	; 0x802304 <tc_tce0_ccb_callback+0x1>
   16354:	fc 01       	movw	r30, r24
   16356:	19 95       	eicall
   16358:	00 00       	nop
   1635a:	df 91       	pop	r29
   1635c:	cf 91       	pop	r28
   1635e:	ff 91       	pop	r31
   16360:	ef 91       	pop	r30
   16362:	bf 91       	pop	r27
   16364:	af 91       	pop	r26
   16366:	9f 91       	pop	r25
   16368:	8f 91       	pop	r24
   1636a:	7f 91       	pop	r23
   1636c:	6f 91       	pop	r22
   1636e:	5f 91       	pop	r21
   16370:	4f 91       	pop	r20
   16372:	3f 91       	pop	r19
   16374:	2f 91       	pop	r18
   16376:	0f 90       	pop	r0
   16378:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1637c:	0f 90       	pop	r0
   1637e:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16382:	0f 90       	pop	r0
   16384:	1f 90       	pop	r1
   16386:	18 95       	reti

00016388 <__vector_51>:
   16388:	1f 92       	push	r1
   1638a:	0f 92       	push	r0
   1638c:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16390:	0f 92       	push	r0
   16392:	11 24       	eor	r1, r1
   16394:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16398:	0f 92       	push	r0
   1639a:	2f 93       	push	r18
   1639c:	3f 93       	push	r19
   1639e:	4f 93       	push	r20
   163a0:	5f 93       	push	r21
   163a2:	6f 93       	push	r22
   163a4:	7f 93       	push	r23
   163a6:	8f 93       	push	r24
   163a8:	9f 93       	push	r25
   163aa:	af 93       	push	r26
   163ac:	bf 93       	push	r27
   163ae:	ef 93       	push	r30
   163b0:	ff 93       	push	r31
   163b2:	cf 93       	push	r28
   163b4:	df 93       	push	r29
   163b6:	cd b7       	in	r28, 0x3d	; 61
   163b8:	de b7       	in	r29, 0x3e	; 62
   163ba:	80 91 05 23 	lds	r24, 0x2305	; 0x802305 <tc_tce0_ccc_callback>
   163be:	90 91 06 23 	lds	r25, 0x2306	; 0x802306 <tc_tce0_ccc_callback+0x1>
   163c2:	89 2b       	or	r24, r25
   163c4:	31 f0       	breq	.+12     	; 0x163d2 <__vector_51+0x4a>
   163c6:	80 91 05 23 	lds	r24, 0x2305	; 0x802305 <tc_tce0_ccc_callback>
   163ca:	90 91 06 23 	lds	r25, 0x2306	; 0x802306 <tc_tce0_ccc_callback+0x1>
   163ce:	fc 01       	movw	r30, r24
   163d0:	19 95       	eicall
   163d2:	00 00       	nop
   163d4:	df 91       	pop	r29
   163d6:	cf 91       	pop	r28
   163d8:	ff 91       	pop	r31
   163da:	ef 91       	pop	r30
   163dc:	bf 91       	pop	r27
   163de:	af 91       	pop	r26
   163e0:	9f 91       	pop	r25
   163e2:	8f 91       	pop	r24
   163e4:	7f 91       	pop	r23
   163e6:	6f 91       	pop	r22
   163e8:	5f 91       	pop	r21
   163ea:	4f 91       	pop	r20
   163ec:	3f 91       	pop	r19
   163ee:	2f 91       	pop	r18
   163f0:	0f 90       	pop	r0
   163f2:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   163f6:	0f 90       	pop	r0
   163f8:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   163fc:	0f 90       	pop	r0
   163fe:	1f 90       	pop	r1
   16400:	18 95       	reti

00016402 <__vector_52>:
   16402:	1f 92       	push	r1
   16404:	0f 92       	push	r0
   16406:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1640a:	0f 92       	push	r0
   1640c:	11 24       	eor	r1, r1
   1640e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16412:	0f 92       	push	r0
   16414:	2f 93       	push	r18
   16416:	3f 93       	push	r19
   16418:	4f 93       	push	r20
   1641a:	5f 93       	push	r21
   1641c:	6f 93       	push	r22
   1641e:	7f 93       	push	r23
   16420:	8f 93       	push	r24
   16422:	9f 93       	push	r25
   16424:	af 93       	push	r26
   16426:	bf 93       	push	r27
   16428:	ef 93       	push	r30
   1642a:	ff 93       	push	r31
   1642c:	cf 93       	push	r28
   1642e:	df 93       	push	r29
   16430:	cd b7       	in	r28, 0x3d	; 61
   16432:	de b7       	in	r29, 0x3e	; 62
   16434:	80 91 07 23 	lds	r24, 0x2307	; 0x802307 <tc_tce0_ccd_callback>
   16438:	90 91 08 23 	lds	r25, 0x2308	; 0x802308 <tc_tce0_ccd_callback+0x1>
   1643c:	89 2b       	or	r24, r25
   1643e:	31 f0       	breq	.+12     	; 0x1644c <__vector_52+0x4a>
   16440:	80 91 07 23 	lds	r24, 0x2307	; 0x802307 <tc_tce0_ccd_callback>
   16444:	90 91 08 23 	lds	r25, 0x2308	; 0x802308 <tc_tce0_ccd_callback+0x1>
   16448:	fc 01       	movw	r30, r24
   1644a:	19 95       	eicall
   1644c:	00 00       	nop
   1644e:	df 91       	pop	r29
   16450:	cf 91       	pop	r28
   16452:	ff 91       	pop	r31
   16454:	ef 91       	pop	r30
   16456:	bf 91       	pop	r27
   16458:	af 91       	pop	r26
   1645a:	9f 91       	pop	r25
   1645c:	8f 91       	pop	r24
   1645e:	7f 91       	pop	r23
   16460:	6f 91       	pop	r22
   16462:	5f 91       	pop	r21
   16464:	4f 91       	pop	r20
   16466:	3f 91       	pop	r19
   16468:	2f 91       	pop	r18
   1646a:	0f 90       	pop	r0
   1646c:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16470:	0f 90       	pop	r0
   16472:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16476:	0f 90       	pop	r0
   16478:	1f 90       	pop	r1
   1647a:	18 95       	reti

0001647c <__vector_53>:
   1647c:	1f 92       	push	r1
   1647e:	0f 92       	push	r0
   16480:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16484:	0f 92       	push	r0
   16486:	11 24       	eor	r1, r1
   16488:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1648c:	0f 92       	push	r0
   1648e:	2f 93       	push	r18
   16490:	3f 93       	push	r19
   16492:	4f 93       	push	r20
   16494:	5f 93       	push	r21
   16496:	6f 93       	push	r22
   16498:	7f 93       	push	r23
   1649a:	8f 93       	push	r24
   1649c:	9f 93       	push	r25
   1649e:	af 93       	push	r26
   164a0:	bf 93       	push	r27
   164a2:	ef 93       	push	r30
   164a4:	ff 93       	push	r31
   164a6:	cf 93       	push	r28
   164a8:	df 93       	push	r29
   164aa:	cd b7       	in	r28, 0x3d	; 61
   164ac:	de b7       	in	r29, 0x3e	; 62
   164ae:	80 91 09 23 	lds	r24, 0x2309	; 0x802309 <tc_tce1_ovf_callback>
   164b2:	90 91 0a 23 	lds	r25, 0x230A	; 0x80230a <tc_tce1_ovf_callback+0x1>
   164b6:	89 2b       	or	r24, r25
   164b8:	31 f0       	breq	.+12     	; 0x164c6 <__vector_53+0x4a>
   164ba:	80 91 09 23 	lds	r24, 0x2309	; 0x802309 <tc_tce1_ovf_callback>
   164be:	90 91 0a 23 	lds	r25, 0x230A	; 0x80230a <tc_tce1_ovf_callback+0x1>
   164c2:	fc 01       	movw	r30, r24
   164c4:	19 95       	eicall
   164c6:	00 00       	nop
   164c8:	df 91       	pop	r29
   164ca:	cf 91       	pop	r28
   164cc:	ff 91       	pop	r31
   164ce:	ef 91       	pop	r30
   164d0:	bf 91       	pop	r27
   164d2:	af 91       	pop	r26
   164d4:	9f 91       	pop	r25
   164d6:	8f 91       	pop	r24
   164d8:	7f 91       	pop	r23
   164da:	6f 91       	pop	r22
   164dc:	5f 91       	pop	r21
   164de:	4f 91       	pop	r20
   164e0:	3f 91       	pop	r19
   164e2:	2f 91       	pop	r18
   164e4:	0f 90       	pop	r0
   164e6:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   164ea:	0f 90       	pop	r0
   164ec:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   164f0:	0f 90       	pop	r0
   164f2:	1f 90       	pop	r1
   164f4:	18 95       	reti

000164f6 <__vector_54>:
   164f6:	1f 92       	push	r1
   164f8:	0f 92       	push	r0
   164fa:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   164fe:	0f 92       	push	r0
   16500:	11 24       	eor	r1, r1
   16502:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16506:	0f 92       	push	r0
   16508:	2f 93       	push	r18
   1650a:	3f 93       	push	r19
   1650c:	4f 93       	push	r20
   1650e:	5f 93       	push	r21
   16510:	6f 93       	push	r22
   16512:	7f 93       	push	r23
   16514:	8f 93       	push	r24
   16516:	9f 93       	push	r25
   16518:	af 93       	push	r26
   1651a:	bf 93       	push	r27
   1651c:	ef 93       	push	r30
   1651e:	ff 93       	push	r31
   16520:	cf 93       	push	r28
   16522:	df 93       	push	r29
   16524:	cd b7       	in	r28, 0x3d	; 61
   16526:	de b7       	in	r29, 0x3e	; 62
   16528:	80 91 0b 23 	lds	r24, 0x230B	; 0x80230b <tc_tce1_err_callback>
   1652c:	90 91 0c 23 	lds	r25, 0x230C	; 0x80230c <tc_tce1_err_callback+0x1>
   16530:	89 2b       	or	r24, r25
   16532:	31 f0       	breq	.+12     	; 0x16540 <__vector_54+0x4a>
   16534:	80 91 0b 23 	lds	r24, 0x230B	; 0x80230b <tc_tce1_err_callback>
   16538:	90 91 0c 23 	lds	r25, 0x230C	; 0x80230c <tc_tce1_err_callback+0x1>
   1653c:	fc 01       	movw	r30, r24
   1653e:	19 95       	eicall
   16540:	00 00       	nop
   16542:	df 91       	pop	r29
   16544:	cf 91       	pop	r28
   16546:	ff 91       	pop	r31
   16548:	ef 91       	pop	r30
   1654a:	bf 91       	pop	r27
   1654c:	af 91       	pop	r26
   1654e:	9f 91       	pop	r25
   16550:	8f 91       	pop	r24
   16552:	7f 91       	pop	r23
   16554:	6f 91       	pop	r22
   16556:	5f 91       	pop	r21
   16558:	4f 91       	pop	r20
   1655a:	3f 91       	pop	r19
   1655c:	2f 91       	pop	r18
   1655e:	0f 90       	pop	r0
   16560:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16564:	0f 90       	pop	r0
   16566:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1656a:	0f 90       	pop	r0
   1656c:	1f 90       	pop	r1
   1656e:	18 95       	reti

00016570 <__vector_55>:
   16570:	1f 92       	push	r1
   16572:	0f 92       	push	r0
   16574:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16578:	0f 92       	push	r0
   1657a:	11 24       	eor	r1, r1
   1657c:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16580:	0f 92       	push	r0
   16582:	2f 93       	push	r18
   16584:	3f 93       	push	r19
   16586:	4f 93       	push	r20
   16588:	5f 93       	push	r21
   1658a:	6f 93       	push	r22
   1658c:	7f 93       	push	r23
   1658e:	8f 93       	push	r24
   16590:	9f 93       	push	r25
   16592:	af 93       	push	r26
   16594:	bf 93       	push	r27
   16596:	ef 93       	push	r30
   16598:	ff 93       	push	r31
   1659a:	cf 93       	push	r28
   1659c:	df 93       	push	r29
   1659e:	cd b7       	in	r28, 0x3d	; 61
   165a0:	de b7       	in	r29, 0x3e	; 62
   165a2:	80 91 0d 23 	lds	r24, 0x230D	; 0x80230d <tc_tce1_cca_callback>
   165a6:	90 91 0e 23 	lds	r25, 0x230E	; 0x80230e <tc_tce1_cca_callback+0x1>
   165aa:	89 2b       	or	r24, r25
   165ac:	31 f0       	breq	.+12     	; 0x165ba <__vector_55+0x4a>
   165ae:	80 91 0d 23 	lds	r24, 0x230D	; 0x80230d <tc_tce1_cca_callback>
   165b2:	90 91 0e 23 	lds	r25, 0x230E	; 0x80230e <tc_tce1_cca_callback+0x1>
   165b6:	fc 01       	movw	r30, r24
   165b8:	19 95       	eicall
   165ba:	00 00       	nop
   165bc:	df 91       	pop	r29
   165be:	cf 91       	pop	r28
   165c0:	ff 91       	pop	r31
   165c2:	ef 91       	pop	r30
   165c4:	bf 91       	pop	r27
   165c6:	af 91       	pop	r26
   165c8:	9f 91       	pop	r25
   165ca:	8f 91       	pop	r24
   165cc:	7f 91       	pop	r23
   165ce:	6f 91       	pop	r22
   165d0:	5f 91       	pop	r21
   165d2:	4f 91       	pop	r20
   165d4:	3f 91       	pop	r19
   165d6:	2f 91       	pop	r18
   165d8:	0f 90       	pop	r0
   165da:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   165de:	0f 90       	pop	r0
   165e0:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   165e4:	0f 90       	pop	r0
   165e6:	1f 90       	pop	r1
   165e8:	18 95       	reti

000165ea <__vector_56>:
   165ea:	1f 92       	push	r1
   165ec:	0f 92       	push	r0
   165ee:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   165f2:	0f 92       	push	r0
   165f4:	11 24       	eor	r1, r1
   165f6:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   165fa:	0f 92       	push	r0
   165fc:	2f 93       	push	r18
   165fe:	3f 93       	push	r19
   16600:	4f 93       	push	r20
   16602:	5f 93       	push	r21
   16604:	6f 93       	push	r22
   16606:	7f 93       	push	r23
   16608:	8f 93       	push	r24
   1660a:	9f 93       	push	r25
   1660c:	af 93       	push	r26
   1660e:	bf 93       	push	r27
   16610:	ef 93       	push	r30
   16612:	ff 93       	push	r31
   16614:	cf 93       	push	r28
   16616:	df 93       	push	r29
   16618:	cd b7       	in	r28, 0x3d	; 61
   1661a:	de b7       	in	r29, 0x3e	; 62
   1661c:	80 91 0f 23 	lds	r24, 0x230F	; 0x80230f <tc_tce1_ccb_callback>
   16620:	90 91 10 23 	lds	r25, 0x2310	; 0x802310 <tc_tce1_ccb_callback+0x1>
   16624:	89 2b       	or	r24, r25
   16626:	31 f0       	breq	.+12     	; 0x16634 <__vector_56+0x4a>
   16628:	80 91 0f 23 	lds	r24, 0x230F	; 0x80230f <tc_tce1_ccb_callback>
   1662c:	90 91 10 23 	lds	r25, 0x2310	; 0x802310 <tc_tce1_ccb_callback+0x1>
   16630:	fc 01       	movw	r30, r24
   16632:	19 95       	eicall
   16634:	00 00       	nop
   16636:	df 91       	pop	r29
   16638:	cf 91       	pop	r28
   1663a:	ff 91       	pop	r31
   1663c:	ef 91       	pop	r30
   1663e:	bf 91       	pop	r27
   16640:	af 91       	pop	r26
   16642:	9f 91       	pop	r25
   16644:	8f 91       	pop	r24
   16646:	7f 91       	pop	r23
   16648:	6f 91       	pop	r22
   1664a:	5f 91       	pop	r21
   1664c:	4f 91       	pop	r20
   1664e:	3f 91       	pop	r19
   16650:	2f 91       	pop	r18
   16652:	0f 90       	pop	r0
   16654:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16658:	0f 90       	pop	r0
   1665a:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1665e:	0f 90       	pop	r0
   16660:	1f 90       	pop	r1
   16662:	18 95       	reti

00016664 <__vector_108>:
   16664:	1f 92       	push	r1
   16666:	0f 92       	push	r0
   16668:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1666c:	0f 92       	push	r0
   1666e:	11 24       	eor	r1, r1
   16670:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16674:	0f 92       	push	r0
   16676:	2f 93       	push	r18
   16678:	3f 93       	push	r19
   1667a:	4f 93       	push	r20
   1667c:	5f 93       	push	r21
   1667e:	6f 93       	push	r22
   16680:	7f 93       	push	r23
   16682:	8f 93       	push	r24
   16684:	9f 93       	push	r25
   16686:	af 93       	push	r26
   16688:	bf 93       	push	r27
   1668a:	ef 93       	push	r30
   1668c:	ff 93       	push	r31
   1668e:	cf 93       	push	r28
   16690:	df 93       	push	r29
   16692:	cd b7       	in	r28, 0x3d	; 61
   16694:	de b7       	in	r29, 0x3e	; 62
   16696:	80 91 11 23 	lds	r24, 0x2311	; 0x802311 <tc_tcf0_ovf_callback>
   1669a:	90 91 12 23 	lds	r25, 0x2312	; 0x802312 <tc_tcf0_ovf_callback+0x1>
   1669e:	89 2b       	or	r24, r25
   166a0:	31 f0       	breq	.+12     	; 0x166ae <__vector_108+0x4a>
   166a2:	80 91 11 23 	lds	r24, 0x2311	; 0x802311 <tc_tcf0_ovf_callback>
   166a6:	90 91 12 23 	lds	r25, 0x2312	; 0x802312 <tc_tcf0_ovf_callback+0x1>
   166aa:	fc 01       	movw	r30, r24
   166ac:	19 95       	eicall
   166ae:	00 00       	nop
   166b0:	df 91       	pop	r29
   166b2:	cf 91       	pop	r28
   166b4:	ff 91       	pop	r31
   166b6:	ef 91       	pop	r30
   166b8:	bf 91       	pop	r27
   166ba:	af 91       	pop	r26
   166bc:	9f 91       	pop	r25
   166be:	8f 91       	pop	r24
   166c0:	7f 91       	pop	r23
   166c2:	6f 91       	pop	r22
   166c4:	5f 91       	pop	r21
   166c6:	4f 91       	pop	r20
   166c8:	3f 91       	pop	r19
   166ca:	2f 91       	pop	r18
   166cc:	0f 90       	pop	r0
   166ce:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   166d2:	0f 90       	pop	r0
   166d4:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   166d8:	0f 90       	pop	r0
   166da:	1f 90       	pop	r1
   166dc:	18 95       	reti

000166de <__vector_109>:
   166de:	1f 92       	push	r1
   166e0:	0f 92       	push	r0
   166e2:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   166e6:	0f 92       	push	r0
   166e8:	11 24       	eor	r1, r1
   166ea:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   166ee:	0f 92       	push	r0
   166f0:	2f 93       	push	r18
   166f2:	3f 93       	push	r19
   166f4:	4f 93       	push	r20
   166f6:	5f 93       	push	r21
   166f8:	6f 93       	push	r22
   166fa:	7f 93       	push	r23
   166fc:	8f 93       	push	r24
   166fe:	9f 93       	push	r25
   16700:	af 93       	push	r26
   16702:	bf 93       	push	r27
   16704:	ef 93       	push	r30
   16706:	ff 93       	push	r31
   16708:	cf 93       	push	r28
   1670a:	df 93       	push	r29
   1670c:	cd b7       	in	r28, 0x3d	; 61
   1670e:	de b7       	in	r29, 0x3e	; 62
   16710:	80 91 13 23 	lds	r24, 0x2313	; 0x802313 <tc_tcf0_err_callback>
   16714:	90 91 14 23 	lds	r25, 0x2314	; 0x802314 <tc_tcf0_err_callback+0x1>
   16718:	89 2b       	or	r24, r25
   1671a:	31 f0       	breq	.+12     	; 0x16728 <__vector_109+0x4a>
   1671c:	80 91 13 23 	lds	r24, 0x2313	; 0x802313 <tc_tcf0_err_callback>
   16720:	90 91 14 23 	lds	r25, 0x2314	; 0x802314 <tc_tcf0_err_callback+0x1>
   16724:	fc 01       	movw	r30, r24
   16726:	19 95       	eicall
   16728:	00 00       	nop
   1672a:	df 91       	pop	r29
   1672c:	cf 91       	pop	r28
   1672e:	ff 91       	pop	r31
   16730:	ef 91       	pop	r30
   16732:	bf 91       	pop	r27
   16734:	af 91       	pop	r26
   16736:	9f 91       	pop	r25
   16738:	8f 91       	pop	r24
   1673a:	7f 91       	pop	r23
   1673c:	6f 91       	pop	r22
   1673e:	5f 91       	pop	r21
   16740:	4f 91       	pop	r20
   16742:	3f 91       	pop	r19
   16744:	2f 91       	pop	r18
   16746:	0f 90       	pop	r0
   16748:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1674c:	0f 90       	pop	r0
   1674e:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16752:	0f 90       	pop	r0
   16754:	1f 90       	pop	r1
   16756:	18 95       	reti

00016758 <__vector_110>:
   16758:	1f 92       	push	r1
   1675a:	0f 92       	push	r0
   1675c:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16760:	0f 92       	push	r0
   16762:	11 24       	eor	r1, r1
   16764:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16768:	0f 92       	push	r0
   1676a:	2f 93       	push	r18
   1676c:	3f 93       	push	r19
   1676e:	4f 93       	push	r20
   16770:	5f 93       	push	r21
   16772:	6f 93       	push	r22
   16774:	7f 93       	push	r23
   16776:	8f 93       	push	r24
   16778:	9f 93       	push	r25
   1677a:	af 93       	push	r26
   1677c:	bf 93       	push	r27
   1677e:	ef 93       	push	r30
   16780:	ff 93       	push	r31
   16782:	cf 93       	push	r28
   16784:	df 93       	push	r29
   16786:	cd b7       	in	r28, 0x3d	; 61
   16788:	de b7       	in	r29, 0x3e	; 62
   1678a:	80 91 15 23 	lds	r24, 0x2315	; 0x802315 <tc_tcf0_cca_callback>
   1678e:	90 91 16 23 	lds	r25, 0x2316	; 0x802316 <tc_tcf0_cca_callback+0x1>
   16792:	89 2b       	or	r24, r25
   16794:	31 f0       	breq	.+12     	; 0x167a2 <__vector_110+0x4a>
   16796:	80 91 15 23 	lds	r24, 0x2315	; 0x802315 <tc_tcf0_cca_callback>
   1679a:	90 91 16 23 	lds	r25, 0x2316	; 0x802316 <tc_tcf0_cca_callback+0x1>
   1679e:	fc 01       	movw	r30, r24
   167a0:	19 95       	eicall
   167a2:	00 00       	nop
   167a4:	df 91       	pop	r29
   167a6:	cf 91       	pop	r28
   167a8:	ff 91       	pop	r31
   167aa:	ef 91       	pop	r30
   167ac:	bf 91       	pop	r27
   167ae:	af 91       	pop	r26
   167b0:	9f 91       	pop	r25
   167b2:	8f 91       	pop	r24
   167b4:	7f 91       	pop	r23
   167b6:	6f 91       	pop	r22
   167b8:	5f 91       	pop	r21
   167ba:	4f 91       	pop	r20
   167bc:	3f 91       	pop	r19
   167be:	2f 91       	pop	r18
   167c0:	0f 90       	pop	r0
   167c2:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   167c6:	0f 90       	pop	r0
   167c8:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   167cc:	0f 90       	pop	r0
   167ce:	1f 90       	pop	r1
   167d0:	18 95       	reti

000167d2 <__vector_111>:
   167d2:	1f 92       	push	r1
   167d4:	0f 92       	push	r0
   167d6:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   167da:	0f 92       	push	r0
   167dc:	11 24       	eor	r1, r1
   167de:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   167e2:	0f 92       	push	r0
   167e4:	2f 93       	push	r18
   167e6:	3f 93       	push	r19
   167e8:	4f 93       	push	r20
   167ea:	5f 93       	push	r21
   167ec:	6f 93       	push	r22
   167ee:	7f 93       	push	r23
   167f0:	8f 93       	push	r24
   167f2:	9f 93       	push	r25
   167f4:	af 93       	push	r26
   167f6:	bf 93       	push	r27
   167f8:	ef 93       	push	r30
   167fa:	ff 93       	push	r31
   167fc:	cf 93       	push	r28
   167fe:	df 93       	push	r29
   16800:	cd b7       	in	r28, 0x3d	; 61
   16802:	de b7       	in	r29, 0x3e	; 62
   16804:	80 91 17 23 	lds	r24, 0x2317	; 0x802317 <tc_tcf0_ccb_callback>
   16808:	90 91 18 23 	lds	r25, 0x2318	; 0x802318 <tc_tcf0_ccb_callback+0x1>
   1680c:	89 2b       	or	r24, r25
   1680e:	31 f0       	breq	.+12     	; 0x1681c <__vector_111+0x4a>
   16810:	80 91 17 23 	lds	r24, 0x2317	; 0x802317 <tc_tcf0_ccb_callback>
   16814:	90 91 18 23 	lds	r25, 0x2318	; 0x802318 <tc_tcf0_ccb_callback+0x1>
   16818:	fc 01       	movw	r30, r24
   1681a:	19 95       	eicall
   1681c:	00 00       	nop
   1681e:	df 91       	pop	r29
   16820:	cf 91       	pop	r28
   16822:	ff 91       	pop	r31
   16824:	ef 91       	pop	r30
   16826:	bf 91       	pop	r27
   16828:	af 91       	pop	r26
   1682a:	9f 91       	pop	r25
   1682c:	8f 91       	pop	r24
   1682e:	7f 91       	pop	r23
   16830:	6f 91       	pop	r22
   16832:	5f 91       	pop	r21
   16834:	4f 91       	pop	r20
   16836:	3f 91       	pop	r19
   16838:	2f 91       	pop	r18
   1683a:	0f 90       	pop	r0
   1683c:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16840:	0f 90       	pop	r0
   16842:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16846:	0f 90       	pop	r0
   16848:	1f 90       	pop	r1
   1684a:	18 95       	reti

0001684c <__vector_112>:
   1684c:	1f 92       	push	r1
   1684e:	0f 92       	push	r0
   16850:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16854:	0f 92       	push	r0
   16856:	11 24       	eor	r1, r1
   16858:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1685c:	0f 92       	push	r0
   1685e:	2f 93       	push	r18
   16860:	3f 93       	push	r19
   16862:	4f 93       	push	r20
   16864:	5f 93       	push	r21
   16866:	6f 93       	push	r22
   16868:	7f 93       	push	r23
   1686a:	8f 93       	push	r24
   1686c:	9f 93       	push	r25
   1686e:	af 93       	push	r26
   16870:	bf 93       	push	r27
   16872:	ef 93       	push	r30
   16874:	ff 93       	push	r31
   16876:	cf 93       	push	r28
   16878:	df 93       	push	r29
   1687a:	cd b7       	in	r28, 0x3d	; 61
   1687c:	de b7       	in	r29, 0x3e	; 62
   1687e:	80 91 19 23 	lds	r24, 0x2319	; 0x802319 <tc_tcf0_ccc_callback>
   16882:	90 91 1a 23 	lds	r25, 0x231A	; 0x80231a <tc_tcf0_ccc_callback+0x1>
   16886:	89 2b       	or	r24, r25
   16888:	31 f0       	breq	.+12     	; 0x16896 <__vector_112+0x4a>
   1688a:	80 91 19 23 	lds	r24, 0x2319	; 0x802319 <tc_tcf0_ccc_callback>
   1688e:	90 91 1a 23 	lds	r25, 0x231A	; 0x80231a <tc_tcf0_ccc_callback+0x1>
   16892:	fc 01       	movw	r30, r24
   16894:	19 95       	eicall
   16896:	00 00       	nop
   16898:	df 91       	pop	r29
   1689a:	cf 91       	pop	r28
   1689c:	ff 91       	pop	r31
   1689e:	ef 91       	pop	r30
   168a0:	bf 91       	pop	r27
   168a2:	af 91       	pop	r26
   168a4:	9f 91       	pop	r25
   168a6:	8f 91       	pop	r24
   168a8:	7f 91       	pop	r23
   168aa:	6f 91       	pop	r22
   168ac:	5f 91       	pop	r21
   168ae:	4f 91       	pop	r20
   168b0:	3f 91       	pop	r19
   168b2:	2f 91       	pop	r18
   168b4:	0f 90       	pop	r0
   168b6:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   168ba:	0f 90       	pop	r0
   168bc:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   168c0:	0f 90       	pop	r0
   168c2:	1f 90       	pop	r1
   168c4:	18 95       	reti

000168c6 <__vector_113>:
   168c6:	1f 92       	push	r1
   168c8:	0f 92       	push	r0
   168ca:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   168ce:	0f 92       	push	r0
   168d0:	11 24       	eor	r1, r1
   168d2:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   168d6:	0f 92       	push	r0
   168d8:	2f 93       	push	r18
   168da:	3f 93       	push	r19
   168dc:	4f 93       	push	r20
   168de:	5f 93       	push	r21
   168e0:	6f 93       	push	r22
   168e2:	7f 93       	push	r23
   168e4:	8f 93       	push	r24
   168e6:	9f 93       	push	r25
   168e8:	af 93       	push	r26
   168ea:	bf 93       	push	r27
   168ec:	ef 93       	push	r30
   168ee:	ff 93       	push	r31
   168f0:	cf 93       	push	r28
   168f2:	df 93       	push	r29
   168f4:	cd b7       	in	r28, 0x3d	; 61
   168f6:	de b7       	in	r29, 0x3e	; 62
   168f8:	80 91 1b 23 	lds	r24, 0x231B	; 0x80231b <tc_tcf0_ccd_callback>
   168fc:	90 91 1c 23 	lds	r25, 0x231C	; 0x80231c <tc_tcf0_ccd_callback+0x1>
   16900:	89 2b       	or	r24, r25
   16902:	31 f0       	breq	.+12     	; 0x16910 <__vector_113+0x4a>
   16904:	80 91 1b 23 	lds	r24, 0x231B	; 0x80231b <tc_tcf0_ccd_callback>
   16908:	90 91 1c 23 	lds	r25, 0x231C	; 0x80231c <tc_tcf0_ccd_callback+0x1>
   1690c:	fc 01       	movw	r30, r24
   1690e:	19 95       	eicall
   16910:	00 00       	nop
   16912:	df 91       	pop	r29
   16914:	cf 91       	pop	r28
   16916:	ff 91       	pop	r31
   16918:	ef 91       	pop	r30
   1691a:	bf 91       	pop	r27
   1691c:	af 91       	pop	r26
   1691e:	9f 91       	pop	r25
   16920:	8f 91       	pop	r24
   16922:	7f 91       	pop	r23
   16924:	6f 91       	pop	r22
   16926:	5f 91       	pop	r21
   16928:	4f 91       	pop	r20
   1692a:	3f 91       	pop	r19
   1692c:	2f 91       	pop	r18
   1692e:	0f 90       	pop	r0
   16930:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16934:	0f 90       	pop	r0
   16936:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1693a:	0f 90       	pop	r0
   1693c:	1f 90       	pop	r1
   1693e:	18 95       	reti

00016940 <tc_enable>:
   16940:	cf 93       	push	r28
   16942:	df 93       	push	r29
   16944:	00 d0       	rcall	.+0      	; 0x16946 <tc_enable+0x6>
   16946:	cd b7       	in	r28, 0x3d	; 61
   16948:	de b7       	in	r29, 0x3e	; 62
   1694a:	8a 83       	std	Y+2, r24	; 0x02
   1694c:	9b 83       	std	Y+3, r25	; 0x03
   1694e:	0e 94 c4 ab 	call	0x15788	; 0x15788 <cpu_irq_save>
   16952:	89 83       	std	Y+1, r24	; 0x01
   16954:	8a 81       	ldd	r24, Y+2	; 0x02
   16956:	9b 81       	ldd	r25, Y+3	; 0x03
   16958:	81 15       	cp	r24, r1
   1695a:	98 40       	sbci	r25, 0x08	; 8
   1695c:	49 f4       	brne	.+18     	; 0x16970 <tc_enable+0x30>
   1695e:	61 e0       	ldi	r22, 0x01	; 1
   16960:	83 e0       	ldi	r24, 0x03	; 3
   16962:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
   16966:	64 e0       	ldi	r22, 0x04	; 4
   16968:	83 e0       	ldi	r24, 0x03	; 3
   1696a:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
   1696e:	58 c0       	rjmp	.+176    	; 0x16a20 <tc_enable+0xe0>
   16970:	8a 81       	ldd	r24, Y+2	; 0x02
   16972:	9b 81       	ldd	r25, Y+3	; 0x03
   16974:	80 34       	cpi	r24, 0x40	; 64
   16976:	98 40       	sbci	r25, 0x08	; 8
   16978:	49 f4       	brne	.+18     	; 0x1698c <tc_enable+0x4c>
   1697a:	62 e0       	ldi	r22, 0x02	; 2
   1697c:	83 e0       	ldi	r24, 0x03	; 3
   1697e:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
   16982:	64 e0       	ldi	r22, 0x04	; 4
   16984:	83 e0       	ldi	r24, 0x03	; 3
   16986:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
   1698a:	4a c0       	rjmp	.+148    	; 0x16a20 <tc_enable+0xe0>
   1698c:	8a 81       	ldd	r24, Y+2	; 0x02
   1698e:	9b 81       	ldd	r25, Y+3	; 0x03
   16990:	81 15       	cp	r24, r1
   16992:	99 40       	sbci	r25, 0x09	; 9
   16994:	49 f4       	brne	.+18     	; 0x169a8 <tc_enable+0x68>
   16996:	61 e0       	ldi	r22, 0x01	; 1
   16998:	84 e0       	ldi	r24, 0x04	; 4
   1699a:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
   1699e:	64 e0       	ldi	r22, 0x04	; 4
   169a0:	84 e0       	ldi	r24, 0x04	; 4
   169a2:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
   169a6:	3c c0       	rjmp	.+120    	; 0x16a20 <tc_enable+0xe0>
   169a8:	8a 81       	ldd	r24, Y+2	; 0x02
   169aa:	9b 81       	ldd	r25, Y+3	; 0x03
   169ac:	80 34       	cpi	r24, 0x40	; 64
   169ae:	99 40       	sbci	r25, 0x09	; 9
   169b0:	49 f4       	brne	.+18     	; 0x169c4 <tc_enable+0x84>
   169b2:	62 e0       	ldi	r22, 0x02	; 2
   169b4:	84 e0       	ldi	r24, 0x04	; 4
   169b6:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
   169ba:	64 e0       	ldi	r22, 0x04	; 4
   169bc:	84 e0       	ldi	r24, 0x04	; 4
   169be:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
   169c2:	2e c0       	rjmp	.+92     	; 0x16a20 <tc_enable+0xe0>
   169c4:	8a 81       	ldd	r24, Y+2	; 0x02
   169c6:	9b 81       	ldd	r25, Y+3	; 0x03
   169c8:	81 15       	cp	r24, r1
   169ca:	9a 40       	sbci	r25, 0x0A	; 10
   169cc:	49 f4       	brne	.+18     	; 0x169e0 <tc_enable+0xa0>
   169ce:	61 e0       	ldi	r22, 0x01	; 1
   169d0:	85 e0       	ldi	r24, 0x05	; 5
   169d2:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
   169d6:	64 e0       	ldi	r22, 0x04	; 4
   169d8:	85 e0       	ldi	r24, 0x05	; 5
   169da:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
   169de:	20 c0       	rjmp	.+64     	; 0x16a20 <tc_enable+0xe0>
   169e0:	8a 81       	ldd	r24, Y+2	; 0x02
   169e2:	9b 81       	ldd	r25, Y+3	; 0x03
   169e4:	80 34       	cpi	r24, 0x40	; 64
   169e6:	9a 40       	sbci	r25, 0x0A	; 10
   169e8:	49 f4       	brne	.+18     	; 0x169fc <tc_enable+0xbc>
   169ea:	62 e0       	ldi	r22, 0x02	; 2
   169ec:	85 e0       	ldi	r24, 0x05	; 5
   169ee:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
   169f2:	64 e0       	ldi	r22, 0x04	; 4
   169f4:	85 e0       	ldi	r24, 0x05	; 5
   169f6:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
   169fa:	12 c0       	rjmp	.+36     	; 0x16a20 <tc_enable+0xe0>
   169fc:	8a 81       	ldd	r24, Y+2	; 0x02
   169fe:	9b 81       	ldd	r25, Y+3	; 0x03
   16a00:	81 15       	cp	r24, r1
   16a02:	9b 40       	sbci	r25, 0x0B	; 11
   16a04:	49 f4       	brne	.+18     	; 0x16a18 <tc_enable+0xd8>
   16a06:	61 e0       	ldi	r22, 0x01	; 1
   16a08:	86 e0       	ldi	r24, 0x06	; 6
   16a0a:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
   16a0e:	64 e0       	ldi	r22, 0x04	; 4
   16a10:	86 e0       	ldi	r24, 0x06	; 6
   16a12:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>
   16a16:	04 c0       	rjmp	.+8      	; 0x16a20 <tc_enable+0xe0>
   16a18:	89 81       	ldd	r24, Y+1	; 0x01
   16a1a:	0e 94 d4 ab 	call	0x157a8	; 0x157a8 <cpu_irq_restore>
   16a1e:	06 c0       	rjmp	.+12     	; 0x16a2c <tc_enable+0xec>
   16a20:	81 e0       	ldi	r24, 0x01	; 1
   16a22:	0e 94 e4 ab 	call	0x157c8	; 0x157c8 <sleepmgr_lock_mode>
   16a26:	89 81       	ldd	r24, Y+1	; 0x01
   16a28:	0e 94 d4 ab 	call	0x157a8	; 0x157a8 <cpu_irq_restore>
   16a2c:	23 96       	adiw	r28, 0x03	; 3
   16a2e:	cd bf       	out	0x3d, r28	; 61
   16a30:	de bf       	out	0x3e, r29	; 62
   16a32:	df 91       	pop	r29
   16a34:	cf 91       	pop	r28
   16a36:	08 95       	ret

00016a38 <tc_set_overflow_interrupt_callback>:
   16a38:	cf 93       	push	r28
   16a3a:	df 93       	push	r29
   16a3c:	00 d0       	rcall	.+0      	; 0x16a3e <tc_set_overflow_interrupt_callback+0x6>
   16a3e:	1f 92       	push	r1
   16a40:	cd b7       	in	r28, 0x3d	; 61
   16a42:	de b7       	in	r29, 0x3e	; 62
   16a44:	89 83       	std	Y+1, r24	; 0x01
   16a46:	9a 83       	std	Y+2, r25	; 0x02
   16a48:	6b 83       	std	Y+3, r22	; 0x03
   16a4a:	7c 83       	std	Y+4, r23	; 0x04
   16a4c:	89 81       	ldd	r24, Y+1	; 0x01
   16a4e:	9a 81       	ldd	r25, Y+2	; 0x02
   16a50:	81 15       	cp	r24, r1
   16a52:	98 40       	sbci	r25, 0x08	; 8
   16a54:	39 f4       	brne	.+14     	; 0x16a64 <tc_set_overflow_interrupt_callback+0x2c>
   16a56:	8b 81       	ldd	r24, Y+3	; 0x03
   16a58:	9c 81       	ldd	r25, Y+4	; 0x04
   16a5a:	80 93 d5 22 	sts	0x22D5, r24	; 0x8022d5 <tc_tcc0_ovf_callback>
   16a5e:	90 93 d6 22 	sts	0x22D6, r25	; 0x8022d6 <tc_tcc0_ovf_callback+0x1>
   16a62:	47 c0       	rjmp	.+142    	; 0x16af2 <tc_set_overflow_interrupt_callback+0xba>
   16a64:	89 81       	ldd	r24, Y+1	; 0x01
   16a66:	9a 81       	ldd	r25, Y+2	; 0x02
   16a68:	80 34       	cpi	r24, 0x40	; 64
   16a6a:	98 40       	sbci	r25, 0x08	; 8
   16a6c:	39 f4       	brne	.+14     	; 0x16a7c <tc_set_overflow_interrupt_callback+0x44>
   16a6e:	8b 81       	ldd	r24, Y+3	; 0x03
   16a70:	9c 81       	ldd	r25, Y+4	; 0x04
   16a72:	80 93 e1 22 	sts	0x22E1, r24	; 0x8022e1 <tc_tcc1_ovf_callback>
   16a76:	90 93 e2 22 	sts	0x22E2, r25	; 0x8022e2 <tc_tcc1_ovf_callback+0x1>
   16a7a:	3b c0       	rjmp	.+118    	; 0x16af2 <tc_set_overflow_interrupt_callback+0xba>
   16a7c:	89 81       	ldd	r24, Y+1	; 0x01
   16a7e:	9a 81       	ldd	r25, Y+2	; 0x02
   16a80:	81 15       	cp	r24, r1
   16a82:	99 40       	sbci	r25, 0x09	; 9
   16a84:	39 f4       	brne	.+14     	; 0x16a94 <tc_set_overflow_interrupt_callback+0x5c>
   16a86:	8b 81       	ldd	r24, Y+3	; 0x03
   16a88:	9c 81       	ldd	r25, Y+4	; 0x04
   16a8a:	80 93 e9 22 	sts	0x22E9, r24	; 0x8022e9 <tc_tcd0_ovf_callback>
   16a8e:	90 93 ea 22 	sts	0x22EA, r25	; 0x8022ea <tc_tcd0_ovf_callback+0x1>
   16a92:	2f c0       	rjmp	.+94     	; 0x16af2 <tc_set_overflow_interrupt_callback+0xba>
   16a94:	89 81       	ldd	r24, Y+1	; 0x01
   16a96:	9a 81       	ldd	r25, Y+2	; 0x02
   16a98:	80 34       	cpi	r24, 0x40	; 64
   16a9a:	99 40       	sbci	r25, 0x09	; 9
   16a9c:	39 f4       	brne	.+14     	; 0x16aac <tc_set_overflow_interrupt_callback+0x74>
   16a9e:	8b 81       	ldd	r24, Y+3	; 0x03
   16aa0:	9c 81       	ldd	r25, Y+4	; 0x04
   16aa2:	80 93 f5 22 	sts	0x22F5, r24	; 0x8022f5 <tc_tcd1_ovf_callback>
   16aa6:	90 93 f6 22 	sts	0x22F6, r25	; 0x8022f6 <tc_tcd1_ovf_callback+0x1>
   16aaa:	23 c0       	rjmp	.+70     	; 0x16af2 <tc_set_overflow_interrupt_callback+0xba>
   16aac:	89 81       	ldd	r24, Y+1	; 0x01
   16aae:	9a 81       	ldd	r25, Y+2	; 0x02
   16ab0:	81 15       	cp	r24, r1
   16ab2:	9a 40       	sbci	r25, 0x0A	; 10
   16ab4:	39 f4       	brne	.+14     	; 0x16ac4 <tc_set_overflow_interrupt_callback+0x8c>
   16ab6:	8b 81       	ldd	r24, Y+3	; 0x03
   16ab8:	9c 81       	ldd	r25, Y+4	; 0x04
   16aba:	80 93 fd 22 	sts	0x22FD, r24	; 0x8022fd <tc_tce0_ovf_callback>
   16abe:	90 93 fe 22 	sts	0x22FE, r25	; 0x8022fe <tc_tce0_ovf_callback+0x1>
   16ac2:	17 c0       	rjmp	.+46     	; 0x16af2 <tc_set_overflow_interrupt_callback+0xba>
   16ac4:	89 81       	ldd	r24, Y+1	; 0x01
   16ac6:	9a 81       	ldd	r25, Y+2	; 0x02
   16ac8:	80 34       	cpi	r24, 0x40	; 64
   16aca:	9a 40       	sbci	r25, 0x0A	; 10
   16acc:	39 f4       	brne	.+14     	; 0x16adc <tc_set_overflow_interrupt_callback+0xa4>
   16ace:	8b 81       	ldd	r24, Y+3	; 0x03
   16ad0:	9c 81       	ldd	r25, Y+4	; 0x04
   16ad2:	80 93 09 23 	sts	0x2309, r24	; 0x802309 <tc_tce1_ovf_callback>
   16ad6:	90 93 0a 23 	sts	0x230A, r25	; 0x80230a <tc_tce1_ovf_callback+0x1>
   16ada:	0b c0       	rjmp	.+22     	; 0x16af2 <tc_set_overflow_interrupt_callback+0xba>
   16adc:	89 81       	ldd	r24, Y+1	; 0x01
   16ade:	9a 81       	ldd	r25, Y+2	; 0x02
   16ae0:	81 15       	cp	r24, r1
   16ae2:	9b 40       	sbci	r25, 0x0B	; 11
   16ae4:	31 f4       	brne	.+12     	; 0x16af2 <tc_set_overflow_interrupt_callback+0xba>
   16ae6:	8b 81       	ldd	r24, Y+3	; 0x03
   16ae8:	9c 81       	ldd	r25, Y+4	; 0x04
   16aea:	80 93 11 23 	sts	0x2311, r24	; 0x802311 <tc_tcf0_ovf_callback>
   16aee:	90 93 12 23 	sts	0x2312, r25	; 0x802312 <tc_tcf0_ovf_callback+0x1>
   16af2:	00 00       	nop
   16af4:	24 96       	adiw	r28, 0x04	; 4
   16af6:	cd bf       	out	0x3d, r28	; 61
   16af8:	de bf       	out	0x3e, r29	; 62
   16afa:	df 91       	pop	r29
   16afc:	cf 91       	pop	r28
   16afe:	08 95       	ret

00016b00 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   16b00:	cf 93       	push	r28
   16b02:	df 93       	push	r29
   16b04:	1f 92       	push	r1
   16b06:	cd b7       	in	r28, 0x3d	; 61
   16b08:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   16b0a:	8f e3       	ldi	r24, 0x3F	; 63
   16b0c:	90 e0       	ldi	r25, 0x00	; 0
   16b0e:	fc 01       	movw	r30, r24
   16b10:	80 81       	ld	r24, Z
   16b12:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   16b14:	f8 94       	cli
	return flags;
   16b16:	89 81       	ldd	r24, Y+1	; 0x01
}
   16b18:	0f 90       	pop	r0
   16b1a:	df 91       	pop	r29
   16b1c:	cf 91       	pop	r28
   16b1e:	08 95       	ret

00016b20 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   16b20:	cf 93       	push	r28
   16b22:	df 93       	push	r29
   16b24:	1f 92       	push	r1
   16b26:	cd b7       	in	r28, 0x3d	; 61
   16b28:	de b7       	in	r29, 0x3e	; 62
   16b2a:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   16b2c:	8f e3       	ldi	r24, 0x3F	; 63
   16b2e:	90 e0       	ldi	r25, 0x00	; 0
   16b30:	29 81       	ldd	r18, Y+1	; 0x01
   16b32:	fc 01       	movw	r30, r24
   16b34:	20 83       	st	Z, r18
}
   16b36:	00 00       	nop
   16b38:	0f 90       	pop	r0
   16b3a:	df 91       	pop	r29
   16b3c:	cf 91       	pop	r28
   16b3e:	08 95       	ret

00016b40 <__vector_13>:
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
   16b40:	1f 92       	push	r1
   16b42:	0f 92       	push	r0
   16b44:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16b48:	0f 92       	push	r0
   16b4a:	11 24       	eor	r1, r1
   16b4c:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16b50:	0f 92       	push	r0
   16b52:	2f 93       	push	r18
   16b54:	3f 93       	push	r19
   16b56:	4f 93       	push	r20
   16b58:	5f 93       	push	r21
   16b5a:	6f 93       	push	r22
   16b5c:	7f 93       	push	r23
   16b5e:	8f 93       	push	r24
   16b60:	9f 93       	push	r25
   16b62:	af 93       	push	r26
   16b64:	bf 93       	push	r27
   16b66:	ef 93       	push	r30
   16b68:	ff 93       	push	r31
   16b6a:	cf 93       	push	r28
   16b6c:	df 93       	push	r29
   16b6e:	cd b7       	in	r28, 0x3d	; 61
   16b70:	de b7       	in	r29, 0x3e	; 62
   16b72:	88 d1       	rcall	.+784    	; 0x16e84 <twim_interrupt_handler>
   16b74:	00 00       	nop
   16b76:	df 91       	pop	r29
   16b78:	cf 91       	pop	r28
   16b7a:	ff 91       	pop	r31
   16b7c:	ef 91       	pop	r30
   16b7e:	bf 91       	pop	r27
   16b80:	af 91       	pop	r26
   16b82:	9f 91       	pop	r25
   16b84:	8f 91       	pop	r24
   16b86:	7f 91       	pop	r23
   16b88:	6f 91       	pop	r22
   16b8a:	5f 91       	pop	r21
   16b8c:	4f 91       	pop	r20
   16b8e:	3f 91       	pop	r19
   16b90:	2f 91       	pop	r18
   16b92:	0f 90       	pop	r0
   16b94:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16b98:	0f 90       	pop	r0
   16b9a:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16b9e:	0f 90       	pop	r0
   16ba0:	1f 90       	pop	r1
   16ba2:	18 95       	reti

00016ba4 <__vector_46>:
#endif
#ifdef TWID
ISR(TWID_TWIM_vect) { twim_interrupt_handler(); }
#endif
#ifdef TWIE
ISR(TWIE_TWIM_vect) { twim_interrupt_handler(); }
   16ba4:	1f 92       	push	r1
   16ba6:	0f 92       	push	r0
   16ba8:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16bac:	0f 92       	push	r0
   16bae:	11 24       	eor	r1, r1
   16bb0:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16bb4:	0f 92       	push	r0
   16bb6:	2f 93       	push	r18
   16bb8:	3f 93       	push	r19
   16bba:	4f 93       	push	r20
   16bbc:	5f 93       	push	r21
   16bbe:	6f 93       	push	r22
   16bc0:	7f 93       	push	r23
   16bc2:	8f 93       	push	r24
   16bc4:	9f 93       	push	r25
   16bc6:	af 93       	push	r26
   16bc8:	bf 93       	push	r27
   16bca:	ef 93       	push	r30
   16bcc:	ff 93       	push	r31
   16bce:	cf 93       	push	r28
   16bd0:	df 93       	push	r29
   16bd2:	cd b7       	in	r28, 0x3d	; 61
   16bd4:	de b7       	in	r29, 0x3e	; 62
   16bd6:	56 d1       	rcall	.+684    	; 0x16e84 <twim_interrupt_handler>
   16bd8:	00 00       	nop
   16bda:	df 91       	pop	r29
   16bdc:	cf 91       	pop	r28
   16bde:	ff 91       	pop	r31
   16be0:	ef 91       	pop	r30
   16be2:	bf 91       	pop	r27
   16be4:	af 91       	pop	r26
   16be6:	9f 91       	pop	r25
   16be8:	8f 91       	pop	r24
   16bea:	7f 91       	pop	r23
   16bec:	6f 91       	pop	r22
   16bee:	5f 91       	pop	r21
   16bf0:	4f 91       	pop	r20
   16bf2:	3f 91       	pop	r19
   16bf4:	2f 91       	pop	r18
   16bf6:	0f 90       	pop	r0
   16bf8:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16bfc:	0f 90       	pop	r0
   16bfe:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16c02:	0f 90       	pop	r0
   16c04:	1f 90       	pop	r1
   16c06:	18 95       	reti

00016c08 <twim_idle>:
 *
 * \retval  true    The bus is currently idle.
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{
   16c08:	cf 93       	push	r28
   16c0a:	df 93       	push	r29
   16c0c:	1f 92       	push	r1
   16c0e:	1f 92       	push	r1
   16c10:	cd b7       	in	r28, 0x3d	; 61
   16c12:	de b7       	in	r29, 0x3e	; 62
   16c14:	89 83       	std	Y+1, r24	; 0x01
   16c16:	9a 83       	std	Y+2, r25	; 0x02

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
   16c18:	89 81       	ldd	r24, Y+1	; 0x01
   16c1a:	9a 81       	ldd	r25, Y+2	; 0x02
   16c1c:	fc 01       	movw	r30, r24
   16c1e:	84 81       	ldd	r24, Z+4	; 0x04
   16c20:	88 2f       	mov	r24, r24
   16c22:	90 e0       	ldi	r25, 0x00	; 0
   16c24:	83 70       	andi	r24, 0x03	; 3
   16c26:	99 27       	eor	r25, r25
   16c28:	21 e0       	ldi	r18, 0x01	; 1
   16c2a:	01 97       	sbiw	r24, 0x01	; 1
   16c2c:	09 f0       	breq	.+2      	; 0x16c30 <twim_idle+0x28>
   16c2e:	20 e0       	ldi	r18, 0x00	; 0
   16c30:	82 2f       	mov	r24, r18
			== TWI_MASTER_BUSSTATE_IDLE_gc);
}
   16c32:	0f 90       	pop	r0
   16c34:	0f 90       	pop	r0
   16c36:	df 91       	pop	r29
   16c38:	cf 91       	pop	r28
   16c3a:	08 95       	ret

00016c3c <twim_acquire>:
 * \param no_wait  Set \c true to return instead of doing busy-wait (spin-lock).
 *
 * \return STATUS_OK if the bus is acquired, else ERR_BUSY.
 */
static inline status_code_t twim_acquire(bool no_wait)
{
   16c3c:	cf 93       	push	r28
   16c3e:	df 93       	push	r29
   16c40:	1f 92       	push	r1
   16c42:	1f 92       	push	r1
   16c44:	cd b7       	in	r28, 0x3d	; 61
   16c46:	de b7       	in	r29, 0x3e	; 62
   16c48:	8a 83       	std	Y+2, r24	; 0x02
	while (transfer.locked) {
   16c4a:	05 c0       	rjmp	.+10     	; 0x16c56 <twim_acquire+0x1a>

		if (no_wait) { return ERR_BUSY; }
   16c4c:	8a 81       	ldd	r24, Y+2	; 0x02
   16c4e:	88 23       	and	r24, r24
   16c50:	11 f0       	breq	.+4      	; 0x16c56 <twim_acquire+0x1a>
   16c52:	86 ef       	ldi	r24, 0xF6	; 246
   16c54:	0f c0       	rjmp	.+30     	; 0x16c74 <twim_acquire+0x38>
 *
 * \return STATUS_OK if the bus is acquired, else ERR_BUSY.
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {
   16c56:	80 91 26 23 	lds	r24, 0x2326	; 0x802326 <transfer+0x9>
   16c5a:	88 23       	and	r24, r24

		if (no_wait) { return ERR_BUSY; }
	}

	irqflags_t const flags = cpu_irq_save ();
   16c5c:	b9 f7       	brne	.-18     	; 0x16c4c <twim_acquire+0x10>
   16c5e:	50 df       	rcall	.-352    	; 0x16b00 <cpu_irq_save>

	transfer.locked = true;
   16c60:	89 83       	std	Y+1, r24	; 0x01
   16c62:	81 e0       	ldi	r24, 0x01	; 1
   16c64:	80 93 26 23 	sts	0x2326, r24	; 0x802326 <transfer+0x9>
	transfer.status = OPERATION_IN_PROGRESS;
   16c68:	80 e8       	ldi	r24, 0x80	; 128

	cpu_irq_restore (flags);
   16c6a:	80 93 27 23 	sts	0x2327, r24	; 0x802327 <transfer+0xa>

	return STATUS_OK;
   16c6e:	89 81       	ldd	r24, Y+1	; 0x01
}
   16c70:	57 df       	rcall	.-338    	; 0x16b20 <cpu_irq_restore>
   16c72:	80 e0       	ldi	r24, 0x00	; 0
   16c74:	0f 90       	pop	r0
   16c76:	0f 90       	pop	r0
   16c78:	df 91       	pop	r29
   16c7a:	cf 91       	pop	r28
   16c7c:	08 95       	ret

00016c7e <twim_release>:
 *      - ERR_IO_ERROR to indicate a bus transaction error
 *      - ERR_NO_MEMORY to indicate buffer errors
 *      - ERR_PROTOCOL to indicate an unexpected bus state
 */
static inline status_code_t twim_release(void)
{
   16c7e:	cf 93       	push	r28
   16c80:	df 93       	push	r29
   16c82:	1f 92       	push	r1
   16c84:	cd b7       	in	r28, 0x3d	; 61
   16c86:	de b7       	in	r29, 0x3e	; 62
	/* First wait for the driver event handler to indicate something
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);
   16c88:	00 00       	nop
   16c8a:	80 91 27 23 	lds	r24, 0x2327	; 0x802327 <transfer+0xa>
   16c8e:	80 38       	cpi	r24, 0x80	; 128
   16c90:	e1 f3       	breq	.-8      	; 0x16c8a <twim_release+0xc>

	while (! twim_idle(transfer.bus)) { barrier(); }
   16c92:	00 c0       	rjmp	.+0      	; 0x16c94 <twim_release+0x16>
   16c94:	80 91 1d 23 	lds	r24, 0x231D	; 0x80231d <transfer>
   16c98:	90 91 1e 23 	lds	r25, 0x231E	; 0x80231e <transfer+0x1>
   16c9c:	b5 df       	rcall	.-150    	; 0x16c08 <twim_idle>
   16c9e:	98 2f       	mov	r25, r24
   16ca0:	81 e0       	ldi	r24, 0x01	; 1
   16ca2:	89 27       	eor	r24, r25
   16ca4:	88 23       	and	r24, r24
   16ca6:	b1 f7       	brne	.-20     	; 0x16c94 <twim_release+0x16>

	status_code_t const status = transfer.status;
   16ca8:	80 91 27 23 	lds	r24, 0x2327	; 0x802327 <transfer+0xa>
   16cac:	89 83       	std	Y+1, r24	; 0x01

	transfer.locked = false;
   16cae:	10 92 26 23 	sts	0x2326, r1	; 0x802326 <transfer+0x9>

	return status;
   16cb2:	89 81       	ldd	r24, Y+1	; 0x01
}
   16cb4:	0f 90       	pop	r0
   16cb6:	df 91       	pop	r29
   16cb8:	cf 91       	pop	r28
   16cba:	08 95       	ret

00016cbc <twim_write_handler>:
 * \brief TWI master write interrupt handler.
 *
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 */
static inline void twim_write_handler(void)
{
   16cbc:	cf 93       	push	r28
   16cbe:	df 93       	push	r29
   16cc0:	cd b7       	in	r28, 0x3d	; 61
   16cc2:	de b7       	in	r29, 0x3e	; 62
   16cc4:	28 97       	sbiw	r28, 0x08	; 8
   16cc6:	cd bf       	out	0x3d, r28	; 61
   16cc8:	de bf       	out	0x3e, r29	; 62
	TWI_t * const         bus = transfer.bus;
   16cca:	80 91 1d 23 	lds	r24, 0x231D	; 0x80231d <transfer>
   16cce:	90 91 1e 23 	lds	r25, 0x231E	; 0x80231e <transfer+0x1>
   16cd2:	89 83       	std	Y+1, r24	; 0x01
   16cd4:	9a 83       	std	Y+2, r25	; 0x02
	twi_package_t * const pkg = transfer.pkg;
   16cd6:	80 91 1f 23 	lds	r24, 0x231F	; 0x80231f <transfer+0x2>
   16cda:	90 91 20 23 	lds	r25, 0x2320	; 0x802320 <transfer+0x3>
   16cde:	8b 83       	std	Y+3, r24	; 0x03
   16ce0:	9c 83       	std	Y+4, r25	; 0x04

	if (transfer.addr_count < pkg->addr_length) {
   16ce2:	20 91 21 23 	lds	r18, 0x2321	; 0x802321 <transfer+0x4>
   16ce6:	30 91 22 23 	lds	r19, 0x2322	; 0x802322 <transfer+0x5>
   16cea:	8b 81       	ldd	r24, Y+3	; 0x03
   16cec:	9c 81       	ldd	r25, Y+4	; 0x04
   16cee:	fc 01       	movw	r30, r24
   16cf0:	84 81       	ldd	r24, Z+4	; 0x04
   16cf2:	95 81       	ldd	r25, Z+5	; 0x05
   16cf4:	28 17       	cp	r18, r24
   16cf6:	39 07       	cpc	r19, r25
   16cf8:	e4 f4       	brge	.+56     	; 0x16d32 <twim_write_handler+0x76>

		const uint8_t * const data = pkg->addr;
   16cfa:	8b 81       	ldd	r24, Y+3	; 0x03
   16cfc:	9c 81       	ldd	r25, Y+4	; 0x04
   16cfe:	01 96       	adiw	r24, 0x01	; 1
   16d00:	8d 83       	std	Y+5, r24	; 0x05
   16d02:	9e 83       	std	Y+6, r25	; 0x06
		bus->MASTER.DATA = data[transfer.addr_count++];
   16d04:	80 91 21 23 	lds	r24, 0x2321	; 0x802321 <transfer+0x4>
   16d08:	90 91 22 23 	lds	r25, 0x2322	; 0x802322 <transfer+0x5>
   16d0c:	9c 01       	movw	r18, r24
   16d0e:	2f 5f       	subi	r18, 0xFF	; 255
   16d10:	3f 4f       	sbci	r19, 0xFF	; 255
   16d12:	20 93 21 23 	sts	0x2321, r18	; 0x802321 <transfer+0x4>
   16d16:	30 93 22 23 	sts	0x2322, r19	; 0x802322 <transfer+0x5>
   16d1a:	9c 01       	movw	r18, r24
   16d1c:	8d 81       	ldd	r24, Y+5	; 0x05
   16d1e:	9e 81       	ldd	r25, Y+6	; 0x06
   16d20:	82 0f       	add	r24, r18
   16d22:	93 1f       	adc	r25, r19
   16d24:	fc 01       	movw	r30, r24
   16d26:	20 81       	ld	r18, Z
   16d28:	89 81       	ldd	r24, Y+1	; 0x01
   16d2a:	9a 81       	ldd	r25, Y+2	; 0x02
   16d2c:	fc 01       	movw	r30, r24
   16d2e:	27 83       	std	Z+7, r18	; 0x07
		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = STATUS_OK;
	}
}
   16d30:	3f c0       	rjmp	.+126    	; 0x16db0 <twim_write_handler+0xf4>
	if (transfer.addr_count < pkg->addr_length) {

		const uint8_t * const data = pkg->addr;
		bus->MASTER.DATA = data[transfer.addr_count++];

	} else if (transfer.data_count < pkg->length) {
   16d32:	20 91 23 23 	lds	r18, 0x2323	; 0x802323 <transfer+0x6>
   16d36:	30 91 24 23 	lds	r19, 0x2324	; 0x802324 <transfer+0x7>
   16d3a:	8b 81       	ldd	r24, Y+3	; 0x03
   16d3c:	9c 81       	ldd	r25, Y+4	; 0x04
   16d3e:	fc 01       	movw	r30, r24
   16d40:	80 85       	ldd	r24, Z+8	; 0x08
   16d42:	91 85       	ldd	r25, Z+9	; 0x09
   16d44:	28 17       	cp	r18, r24
   16d46:	39 07       	cpc	r19, r25
   16d48:	60 f5       	brcc	.+88     	; 0x16da2 <twim_write_handler+0xe6>

		if (transfer.read) {
   16d4a:	80 91 25 23 	lds	r24, 0x2325	; 0x802325 <transfer+0x8>
   16d4e:	88 23       	and	r24, r24
   16d50:	59 f0       	breq	.+22     	; 0x16d68 <twim_write_handler+0xac>

			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;
   16d52:	89 81       	ldd	r24, Y+1	; 0x01
   16d54:	9a 81       	ldd	r25, Y+2	; 0x02
   16d56:	fc 01       	movw	r30, r24
   16d58:	86 81       	ldd	r24, Z+6	; 0x06
   16d5a:	28 2f       	mov	r18, r24
   16d5c:	21 60       	ori	r18, 0x01	; 1
   16d5e:	89 81       	ldd	r24, Y+1	; 0x01
   16d60:	9a 81       	ldd	r25, Y+2	; 0x02
   16d62:	fc 01       	movw	r30, r24
   16d64:	26 83       	std	Z+6, r18	; 0x06
		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = STATUS_OK;
	}
}
   16d66:	24 c0       	rjmp	.+72     	; 0x16db0 <twim_write_handler+0xf4>
			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;

		} else {
			const uint8_t * const data = pkg->buffer;
   16d68:	8b 81       	ldd	r24, Y+3	; 0x03
   16d6a:	9c 81       	ldd	r25, Y+4	; 0x04
   16d6c:	fc 01       	movw	r30, r24
   16d6e:	86 81       	ldd	r24, Z+6	; 0x06
   16d70:	97 81       	ldd	r25, Z+7	; 0x07
   16d72:	8f 83       	std	Y+7, r24	; 0x07
   16d74:	98 87       	std	Y+8, r25	; 0x08
			bus->MASTER.DATA = data[transfer.data_count++];
   16d76:	80 91 23 23 	lds	r24, 0x2323	; 0x802323 <transfer+0x6>
   16d7a:	90 91 24 23 	lds	r25, 0x2324	; 0x802324 <transfer+0x7>
   16d7e:	9c 01       	movw	r18, r24
   16d80:	2f 5f       	subi	r18, 0xFF	; 255
   16d82:	3f 4f       	sbci	r19, 0xFF	; 255
   16d84:	20 93 23 23 	sts	0x2323, r18	; 0x802323 <transfer+0x6>
   16d88:	30 93 24 23 	sts	0x2324, r19	; 0x802324 <transfer+0x7>
   16d8c:	2f 81       	ldd	r18, Y+7	; 0x07
   16d8e:	38 85       	ldd	r19, Y+8	; 0x08
   16d90:	82 0f       	add	r24, r18
   16d92:	93 1f       	adc	r25, r19
   16d94:	fc 01       	movw	r30, r24
   16d96:	20 81       	ld	r18, Z
   16d98:	89 81       	ldd	r24, Y+1	; 0x01
   16d9a:	9a 81       	ldd	r25, Y+2	; 0x02
   16d9c:	fc 01       	movw	r30, r24
   16d9e:	27 83       	std	Z+7, r18	; 0x07
		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = STATUS_OK;
	}
}
   16da0:	07 c0       	rjmp	.+14     	; 0x16db0 <twim_write_handler+0xf4>

	} else {

		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
   16da2:	89 81       	ldd	r24, Y+1	; 0x01
   16da4:	9a 81       	ldd	r25, Y+2	; 0x02
   16da6:	23 e0       	ldi	r18, 0x03	; 3
   16da8:	fc 01       	movw	r30, r24
   16daa:	23 83       	std	Z+3, r18	; 0x03
		transfer.status = STATUS_OK;
   16dac:	10 92 27 23 	sts	0x2327, r1	; 0x802327 <transfer+0xa>
	}
}
   16db0:	00 00       	nop
   16db2:	28 96       	adiw	r28, 0x08	; 8
   16db4:	cd bf       	out	0x3d, r28	; 61
   16db6:	de bf       	out	0x3e, r29	; 62
   16db8:	df 91       	pop	r29
   16dba:	cf 91       	pop	r28
   16dbc:	08 95       	ret

00016dbe <twim_read_handler>:
 *
 *  This is the master read interrupt handler that takes care of
 *  reading bytes from the TWI slave.
 */
static inline void twim_read_handler(void)
{
   16dbe:	cf 93       	push	r28
   16dc0:	df 93       	push	r29
   16dc2:	00 d0       	rcall	.+0      	; 0x16dc4 <twim_read_handler+0x6>
   16dc4:	00 d0       	rcall	.+0      	; 0x16dc6 <twim_read_handler+0x8>
   16dc6:	cd b7       	in	r28, 0x3d	; 61
   16dc8:	de b7       	in	r29, 0x3e	; 62
	TWI_t * const         bus = transfer.bus;
   16dca:	80 91 1d 23 	lds	r24, 0x231D	; 0x80231d <transfer>
   16dce:	90 91 1e 23 	lds	r25, 0x231E	; 0x80231e <transfer+0x1>
   16dd2:	89 83       	std	Y+1, r24	; 0x01
   16dd4:	9a 83       	std	Y+2, r25	; 0x02
	twi_package_t * const pkg = transfer.pkg;
   16dd6:	80 91 1f 23 	lds	r24, 0x231F	; 0x80231f <transfer+0x2>
   16dda:	90 91 20 23 	lds	r25, 0x2320	; 0x802320 <transfer+0x3>
   16dde:	8b 83       	std	Y+3, r24	; 0x03
   16de0:	9c 83       	std	Y+4, r25	; 0x04

	if (transfer.data_count < pkg->length) {
   16de2:	20 91 23 23 	lds	r18, 0x2323	; 0x802323 <transfer+0x6>
   16de6:	30 91 24 23 	lds	r19, 0x2324	; 0x802324 <transfer+0x7>
   16dea:	8b 81       	ldd	r24, Y+3	; 0x03
   16dec:	9c 81       	ldd	r25, Y+4	; 0x04
   16dee:	fc 01       	movw	r30, r24
   16df0:	80 85       	ldd	r24, Z+8	; 0x08
   16df2:	91 85       	ldd	r25, Z+9	; 0x09
   16df4:	28 17       	cp	r18, r24
   16df6:	39 07       	cpc	r19, r25
   16df8:	b0 f5       	brcc	.+108    	; 0x16e66 <twim_read_handler+0xa8>

		uint8_t * const data = pkg->buffer;
   16dfa:	8b 81       	ldd	r24, Y+3	; 0x03
   16dfc:	9c 81       	ldd	r25, Y+4	; 0x04
   16dfe:	fc 01       	movw	r30, r24
   16e00:	86 81       	ldd	r24, Z+6	; 0x06
   16e02:	97 81       	ldd	r25, Z+7	; 0x07
   16e04:	8d 83       	std	Y+5, r24	; 0x05
   16e06:	9e 83       	std	Y+6, r25	; 0x06
		data[transfer.data_count++] = bus->MASTER.DATA;
   16e08:	80 91 23 23 	lds	r24, 0x2323	; 0x802323 <transfer+0x6>
   16e0c:	90 91 24 23 	lds	r25, 0x2324	; 0x802324 <transfer+0x7>
   16e10:	9c 01       	movw	r18, r24
   16e12:	2f 5f       	subi	r18, 0xFF	; 255
   16e14:	3f 4f       	sbci	r19, 0xFF	; 255
   16e16:	20 93 23 23 	sts	0x2323, r18	; 0x802323 <transfer+0x6>
   16e1a:	30 93 24 23 	sts	0x2324, r19	; 0x802324 <transfer+0x7>
   16e1e:	2d 81       	ldd	r18, Y+5	; 0x05
   16e20:	3e 81       	ldd	r19, Y+6	; 0x06
   16e22:	82 0f       	add	r24, r18
   16e24:	93 1f       	adc	r25, r19
   16e26:	29 81       	ldd	r18, Y+1	; 0x01
   16e28:	3a 81       	ldd	r19, Y+2	; 0x02
   16e2a:	f9 01       	movw	r30, r18
   16e2c:	27 81       	ldd	r18, Z+7	; 0x07
   16e2e:	fc 01       	movw	r30, r24
   16e30:	20 83       	st	Z, r18

		/* If there is more to read, issue ACK and start a byte read.
		 * Otherwise, issue NACK and STOP to complete the transaction.
		 */
		if (transfer.data_count < pkg->length) {
   16e32:	20 91 23 23 	lds	r18, 0x2323	; 0x802323 <transfer+0x6>
   16e36:	30 91 24 23 	lds	r19, 0x2324	; 0x802324 <transfer+0x7>
   16e3a:	8b 81       	ldd	r24, Y+3	; 0x03
   16e3c:	9c 81       	ldd	r25, Y+4	; 0x04
   16e3e:	fc 01       	movw	r30, r24
   16e40:	80 85       	ldd	r24, Z+8	; 0x08
   16e42:	91 85       	ldd	r25, Z+9	; 0x09
   16e44:	28 17       	cp	r18, r24
   16e46:	39 07       	cpc	r19, r25
   16e48:	30 f4       	brcc	.+12     	; 0x16e56 <twim_read_handler+0x98>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
   16e4a:	89 81       	ldd	r24, Y+1	; 0x01
   16e4c:	9a 81       	ldd	r25, Y+2	; 0x02
   16e4e:	22 e0       	ldi	r18, 0x02	; 2
   16e50:	fc 01       	movw	r30, r24
   16e52:	23 83       	std	Z+3, r18	; 0x03
		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_NO_MEMORY;
	}
}
   16e54:	10 c0       	rjmp	.+32     	; 0x16e76 <twim_read_handler+0xb8>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;

		} else {

			bus->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
   16e56:	89 81       	ldd	r24, Y+1	; 0x01
   16e58:	9a 81       	ldd	r25, Y+2	; 0x02
   16e5a:	27 e0       	ldi	r18, 0x07	; 7
   16e5c:	fc 01       	movw	r30, r24
   16e5e:	23 83       	std	Z+3, r18	; 0x03
			transfer.status = STATUS_OK;
   16e60:	10 92 27 23 	sts	0x2327, r1	; 0x802327 <transfer+0xa>
		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_NO_MEMORY;
	}
}
   16e64:	08 c0       	rjmp	.+16     	; 0x16e76 <twim_read_handler+0xb8>

	} else {

		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
   16e66:	89 81       	ldd	r24, Y+1	; 0x01
   16e68:	9a 81       	ldd	r25, Y+2	; 0x02
   16e6a:	23 e0       	ldi	r18, 0x03	; 3
   16e6c:	fc 01       	movw	r30, r24
   16e6e:	23 83       	std	Z+3, r18	; 0x03
		transfer.status = ERR_NO_MEMORY;
   16e70:	89 ef       	ldi	r24, 0xF9	; 249
   16e72:	80 93 27 23 	sts	0x2327, r24	; 0x802327 <transfer+0xa>
	}
}
   16e76:	00 00       	nop
   16e78:	26 96       	adiw	r28, 0x06	; 6
   16e7a:	cd bf       	out	0x3d, r28	; 61
   16e7c:	de bf       	out	0x3e, r29	; 62
   16e7e:	df 91       	pop	r29
   16e80:	cf 91       	pop	r28
   16e82:	08 95       	ret

00016e84 <twim_interrupt_handler>:
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
{
   16e84:	cf 93       	push	r28
   16e86:	df 93       	push	r29
   16e88:	1f 92       	push	r1
   16e8a:	cd b7       	in	r28, 0x3d	; 61
   16e8c:	de b7       	in	r29, 0x3e	; 62
	uint8_t const master_status = transfer.bus->MASTER.STATUS;
   16e8e:	80 91 1d 23 	lds	r24, 0x231D	; 0x80231d <transfer>
   16e92:	90 91 1e 23 	lds	r25, 0x231E	; 0x80231e <transfer+0x1>
   16e96:	fc 01       	movw	r30, r24
   16e98:	84 81       	ldd	r24, Z+4	; 0x04
   16e9a:	89 83       	std	Y+1, r24	; 0x01

	if (master_status & TWI_MASTER_ARBLOST_bm) {
   16e9c:	89 81       	ldd	r24, Y+1	; 0x01
   16e9e:	88 2f       	mov	r24, r24
   16ea0:	90 e0       	ldi	r25, 0x00	; 0
   16ea2:	88 70       	andi	r24, 0x08	; 8
   16ea4:	99 27       	eor	r25, r25
   16ea6:	89 2b       	or	r24, r25
   16ea8:	99 f0       	breq	.+38     	; 0x16ed0 <twim_interrupt_handler+0x4c>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
   16eaa:	80 91 1d 23 	lds	r24, 0x231D	; 0x80231d <transfer>
   16eae:	90 91 1e 23 	lds	r25, 0x231E	; 0x80231e <transfer+0x1>
   16eb2:	29 81       	ldd	r18, Y+1	; 0x01
   16eb4:	28 60       	ori	r18, 0x08	; 8
   16eb6:	fc 01       	movw	r30, r24
   16eb8:	24 83       	std	Z+4, r18	; 0x04
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
   16eba:	80 91 1d 23 	lds	r24, 0x231D	; 0x80231d <transfer>
   16ebe:	90 91 1e 23 	lds	r25, 0x231E	; 0x80231e <transfer+0x1>
   16ec2:	23 e0       	ldi	r18, 0x03	; 3
   16ec4:	fc 01       	movw	r30, r24
   16ec6:	23 83       	std	Z+3, r18	; 0x03
		transfer.status = ERR_BUSY;
   16ec8:	86 ef       	ldi	r24, 0xF6	; 246
   16eca:	80 93 27 23 	sts	0x2327, r24	; 0x802327 <transfer+0xa>

	} else {

		transfer.status = ERR_PROTOCOL;
	}
}
   16ece:	2a c0       	rjmp	.+84     	; 0x16f24 <twim_interrupt_handler+0xa0>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_BUSY;

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
   16ed0:	89 81       	ldd	r24, Y+1	; 0x01
   16ed2:	88 2f       	mov	r24, r24
   16ed4:	90 e0       	ldi	r25, 0x00	; 0
   16ed6:	84 70       	andi	r24, 0x04	; 4
   16ed8:	99 27       	eor	r25, r25
   16eda:	89 2b       	or	r24, r25
   16edc:	39 f4       	brne	.+14     	; 0x16eec <twim_interrupt_handler+0x68>
		(master_status & TWI_MASTER_RXACK_bm)) {
   16ede:	89 81       	ldd	r24, Y+1	; 0x01
   16ee0:	88 2f       	mov	r24, r24
   16ee2:	90 e0       	ldi	r25, 0x00	; 0
   16ee4:	80 71       	andi	r24, 0x10	; 16
   16ee6:	99 27       	eor	r25, r25

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_BUSY;

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
   16ee8:	89 2b       	or	r24, r25
   16eea:	59 f0       	breq	.+22     	; 0x16f02 <twim_interrupt_handler+0x7e>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
   16eec:	80 91 1d 23 	lds	r24, 0x231D	; 0x80231d <transfer>
   16ef0:	90 91 1e 23 	lds	r25, 0x231E	; 0x80231e <transfer+0x1>
   16ef4:	23 e0       	ldi	r18, 0x03	; 3
   16ef6:	fc 01       	movw	r30, r24
   16ef8:	23 83       	std	Z+3, r18	; 0x03
		transfer.status = ERR_IO_ERROR;
   16efa:	8f ef       	ldi	r24, 0xFF	; 255
   16efc:	80 93 27 23 	sts	0x2327, r24	; 0x802327 <transfer+0xa>

	} else {

		transfer.status = ERR_PROTOCOL;
	}
}
   16f00:	11 c0       	rjmp	.+34     	; 0x16f24 <twim_interrupt_handler+0xa0>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_IO_ERROR;

	} else if (master_status & TWI_MASTER_WIF_bm) {
   16f02:	89 81       	ldd	r24, Y+1	; 0x01
   16f04:	88 2f       	mov	r24, r24
   16f06:	90 e0       	ldi	r25, 0x00	; 0
   16f08:	80 74       	andi	r24, 0x40	; 64
   16f0a:	99 27       	eor	r25, r25
   16f0c:	89 2b       	or	r24, r25

		twim_write_handler();
   16f0e:	11 f0       	breq	.+4      	; 0x16f14 <twim_interrupt_handler+0x90>

	} else {

		transfer.status = ERR_PROTOCOL;
	}
}
   16f10:	d5 de       	rcall	.-598    	; 0x16cbc <twim_write_handler>

	} else if (master_status & TWI_MASTER_WIF_bm) {

		twim_write_handler();

	} else if (master_status & TWI_MASTER_RIF_bm) {
   16f12:	08 c0       	rjmp	.+16     	; 0x16f24 <twim_interrupt_handler+0xa0>
   16f14:	89 81       	ldd	r24, Y+1	; 0x01

		twim_read_handler();
   16f16:	88 23       	and	r24, r24
   16f18:	14 f4       	brge	.+4      	; 0x16f1e <twim_interrupt_handler+0x9a>

	} else {

		transfer.status = ERR_PROTOCOL;
	}
}
   16f1a:	51 df       	rcall	.-350    	; 0x16dbe <twim_read_handler>

		twim_read_handler();

	} else {

		transfer.status = ERR_PROTOCOL;
   16f1c:	03 c0       	rjmp	.+6      	; 0x16f24 <twim_interrupt_handler+0xa0>
   16f1e:	8b ef       	ldi	r24, 0xFB	; 251
   16f20:	80 93 27 23 	sts	0x2327, r24	; 0x802327 <transfer+0xa>
	}
}
   16f24:	00 00       	nop
   16f26:	0f 90       	pop	r0
   16f28:	df 91       	pop	r29
   16f2a:	cf 91       	pop	r28
   16f2c:	08 95       	ret

00016f2e <twi_master_init>:
 *                  (see \ref twi_options_t)
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arguments in \c opt.
 */
status_code_t twi_master_init(TWI_t *twi, const twi_options_t *opt)
{
   16f2e:	cf 93       	push	r28
   16f30:	df 93       	push	r29
   16f32:	cd b7       	in	r28, 0x3d	; 61
   16f34:	de b7       	in	r29, 0x3e	; 62
   16f36:	25 97       	sbiw	r28, 0x05	; 5
   16f38:	cd bf       	out	0x3d, r28	; 61
   16f3a:	de bf       	out	0x3e, r29	; 62
   16f3c:	8a 83       	std	Y+2, r24	; 0x02
   16f3e:	9b 83       	std	Y+3, r25	; 0x03
   16f40:	6c 83       	std	Y+4, r22	; 0x04
   16f42:	7d 83       	std	Y+5, r23	; 0x05
	uint8_t const ctrla = CONF_TWIM_INTLVL | TWI_MASTER_RIEN_bm |
   16f44:	88 eb       	ldi	r24, 0xB8	; 184
   16f46:	89 83       	std	Y+1, r24	; 0x01
		TWI_MASTER_WIEN_bm | TWI_MASTER_ENABLE_bm;

	twi->MASTER.BAUD   = opt->speed_reg;
   16f48:	8c 81       	ldd	r24, Y+4	; 0x04
   16f4a:	9d 81       	ldd	r25, Y+5	; 0x05
   16f4c:	fc 01       	movw	r30, r24
   16f4e:	84 81       	ldd	r24, Z+4	; 0x04
   16f50:	95 81       	ldd	r25, Z+5	; 0x05
   16f52:	a6 81       	ldd	r26, Z+6	; 0x06
   16f54:	b7 81       	ldd	r27, Z+7	; 0x07
   16f56:	28 2f       	mov	r18, r24
   16f58:	8a 81       	ldd	r24, Y+2	; 0x02
   16f5a:	9b 81       	ldd	r25, Y+3	; 0x03
   16f5c:	fc 01       	movw	r30, r24
   16f5e:	25 83       	std	Z+5, r18	; 0x05
	twi->MASTER.CTRLA  = ctrla;
   16f60:	8a 81       	ldd	r24, Y+2	; 0x02
   16f62:	9b 81       	ldd	r25, Y+3	; 0x03
   16f64:	29 81       	ldd	r18, Y+1	; 0x01
   16f66:	fc 01       	movw	r30, r24
   16f68:	21 83       	std	Z+1, r18	; 0x01
	twi->MASTER.STATUS = TWI_MASTER_BUSSTATE_IDLE_gc;
   16f6a:	8a 81       	ldd	r24, Y+2	; 0x02
   16f6c:	9b 81       	ldd	r25, Y+3	; 0x03
   16f6e:	21 e0       	ldi	r18, 0x01	; 1
   16f70:	fc 01       	movw	r30, r24
   16f72:	24 83       	std	Z+4, r18	; 0x04

	transfer.locked    = false;
   16f74:	10 92 26 23 	sts	0x2326, r1	; 0x802326 <transfer+0x9>
	transfer.status    = STATUS_OK;
   16f78:	10 92 27 23 	sts	0x2327, r1	; 0x802327 <transfer+0xa>

	/* Enable configured PMIC interrupt level. */

	PMIC.CTRL |= CONF_PMIC_INTLVL;
   16f7c:	80 ea       	ldi	r24, 0xA0	; 160
   16f7e:	90 e0       	ldi	r25, 0x00	; 0
   16f80:	20 ea       	ldi	r18, 0xA0	; 160
   16f82:	30 e0       	ldi	r19, 0x00	; 0
   16f84:	f9 01       	movw	r30, r18
   16f86:	22 81       	ldd	r18, Z+2	; 0x02
   16f88:	22 60       	ori	r18, 0x02	; 2
   16f8a:	fc 01       	movw	r30, r24
   16f8c:	22 83       	std	Z+2, r18	; 0x02

	cpu_irq_enable();
   16f8e:	78 94       	sei

	return STATUS_OK;
   16f90:	80 e0       	ldi	r24, 0x00	; 0
}
   16f92:	25 96       	adiw	r28, 0x05	; 5
   16f94:	cd bf       	out	0x3d, r28	; 61
   16f96:	de bf       	out	0x3e, r29	; 62
   16f98:	df 91       	pop	r29
   16f9a:	cf 91       	pop	r28
   16f9c:	08 95       	ret

00016f9e <twi_master_transfer>:
 *      - ERR_PROTOCOL to indicate an unexpected bus state
 *      - ERR_INVALID_ARG to indicate invalid arguments.
 */
status_code_t twi_master_transfer(TWI_t *twi,
		const twi_package_t *package, bool read)
{
   16f9e:	cf 93       	push	r28
   16fa0:	df 93       	push	r29
   16fa2:	cd b7       	in	r28, 0x3d	; 61
   16fa4:	de b7       	in	r29, 0x3e	; 62
   16fa6:	27 97       	sbiw	r28, 0x07	; 7
   16fa8:	cd bf       	out	0x3d, r28	; 61
   16faa:	de bf       	out	0x3e, r29	; 62
   16fac:	8b 83       	std	Y+3, r24	; 0x03
   16fae:	9c 83       	std	Y+4, r25	; 0x04
   16fb0:	6d 83       	std	Y+5, r22	; 0x05
   16fb2:	7e 83       	std	Y+6, r23	; 0x06
   16fb4:	4f 83       	std	Y+7, r20	; 0x07
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
   16fb6:	8b 81       	ldd	r24, Y+3	; 0x03
   16fb8:	9c 81       	ldd	r25, Y+4	; 0x04
   16fba:	89 2b       	or	r24, r25
   16fbc:	21 f0       	breq	.+8      	; 0x16fc6 <twi_master_transfer+0x28>
   16fbe:	8d 81       	ldd	r24, Y+5	; 0x05
   16fc0:	9e 81       	ldd	r25, Y+6	; 0x06
   16fc2:	89 2b       	or	r24, r25
   16fc4:	11 f4       	brne	.+4      	; 0x16fca <twi_master_transfer+0x2c>
		return ERR_INVALID_ARG;
   16fc6:	88 ef       	ldi	r24, 0xF8	; 248
   16fc8:	49 c0       	rjmp	.+146    	; 0x1705c <twi_master_transfer+0xbe>
	}

	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);
   16fca:	8d 81       	ldd	r24, Y+5	; 0x05
   16fcc:	9e 81       	ldd	r25, Y+6	; 0x06
   16fce:	fc 01       	movw	r30, r24
   16fd0:	82 85       	ldd	r24, Z+10	; 0x0a
   16fd2:	34 de       	rcall	.-920    	; 0x16c3c <twim_acquire>
   16fd4:	89 83       	std	Y+1, r24	; 0x01

	if (STATUS_OK == status) {
   16fd6:	89 81       	ldd	r24, Y+1	; 0x01
   16fd8:	88 23       	and	r24, r24
   16fda:	09 f0       	breq	.+2      	; 0x16fde <twi_master_transfer+0x40>
   16fdc:	3e c0       	rjmp	.+124    	; 0x1705a <twi_master_transfer+0xbc>
		transfer.bus         = (TWI_t *) twi;
   16fde:	8b 81       	ldd	r24, Y+3	; 0x03
   16fe0:	9c 81       	ldd	r25, Y+4	; 0x04
   16fe2:	80 93 1d 23 	sts	0x231D, r24	; 0x80231d <transfer>
   16fe6:	90 93 1e 23 	sts	0x231E, r25	; 0x80231e <transfer+0x1>
		transfer.pkg         = (twi_package_t *) package;
   16fea:	8d 81       	ldd	r24, Y+5	; 0x05
   16fec:	9e 81       	ldd	r25, Y+6	; 0x06
   16fee:	80 93 1f 23 	sts	0x231F, r24	; 0x80231f <transfer+0x2>
   16ff2:	90 93 20 23 	sts	0x2320, r25	; 0x802320 <transfer+0x3>
		transfer.addr_count  = 0;
   16ff6:	10 92 21 23 	sts	0x2321, r1	; 0x802321 <transfer+0x4>
   16ffa:	10 92 22 23 	sts	0x2322, r1	; 0x802322 <transfer+0x5>
		transfer.data_count  = 0;
   16ffe:	10 92 23 23 	sts	0x2323, r1	; 0x802323 <transfer+0x6>
   17002:	10 92 24 23 	sts	0x2324, r1	; 0x802324 <transfer+0x7>
		transfer.read        = read;
   17006:	8f 81       	ldd	r24, Y+7	; 0x07
   17008:	80 93 25 23 	sts	0x2325, r24	; 0x802325 <transfer+0x8>

		uint8_t const chip = (package->chip) << 1;
   1700c:	8d 81       	ldd	r24, Y+5	; 0x05
   1700e:	9e 81       	ldd	r25, Y+6	; 0x06
   17010:	fc 01       	movw	r30, r24
   17012:	80 81       	ld	r24, Z
   17014:	88 0f       	add	r24, r24
   17016:	8a 83       	std	Y+2, r24	; 0x02

		if (package->addr_length || (false == read)) {
   17018:	8d 81       	ldd	r24, Y+5	; 0x05
   1701a:	9e 81       	ldd	r25, Y+6	; 0x06
   1701c:	fc 01       	movw	r30, r24
   1701e:	84 81       	ldd	r24, Z+4	; 0x04
   17020:	95 81       	ldd	r25, Z+5	; 0x05
   17022:	89 2b       	or	r24, r25
   17024:	29 f4       	brne	.+10     	; 0x17030 <twi_master_transfer+0x92>
   17026:	9f 81       	ldd	r25, Y+7	; 0x07
   17028:	81 e0       	ldi	r24, 0x01	; 1
   1702a:	89 27       	eor	r24, r25
   1702c:	88 23       	and	r24, r24
   1702e:	41 f0       	breq	.+16     	; 0x17040 <twi_master_transfer+0xa2>
			transfer.bus->MASTER.ADDR = chip;
   17030:	80 91 1d 23 	lds	r24, 0x231D	; 0x80231d <transfer>
   17034:	90 91 1e 23 	lds	r25, 0x231E	; 0x80231e <transfer+0x1>
   17038:	2a 81       	ldd	r18, Y+2	; 0x02
   1703a:	fc 01       	movw	r30, r24
   1703c:	26 83       	std	Z+6, r18	; 0x06
   1703e:	0b c0       	rjmp	.+22     	; 0x17056 <twi_master_transfer+0xb8>
		} else if (read) {
   17040:	8f 81       	ldd	r24, Y+7	; 0x07
   17042:	88 23       	and	r24, r24
   17044:	41 f0       	breq	.+16     	; 0x17056 <twi_master_transfer+0xb8>
			transfer.bus->MASTER.ADDR = chip | 0x01;
   17046:	80 91 1d 23 	lds	r24, 0x231D	; 0x80231d <transfer>
   1704a:	90 91 1e 23 	lds	r25, 0x231E	; 0x80231e <transfer+0x1>
   1704e:	2a 81       	ldd	r18, Y+2	; 0x02
   17050:	21 60       	ori	r18, 0x01	; 1
   17052:	fc 01       	movw	r30, r24
		}

		status = twim_release();
   17054:	26 83       	std	Z+6, r18	; 0x06
   17056:	13 de       	rcall	.-986    	; 0x16c7e <twim_release>
   17058:	89 83       	std	Y+1, r24	; 0x01
	}

	return status;
   1705a:	89 81       	ldd	r24, Y+1	; 0x01
}
   1705c:	27 96       	adiw	r28, 0x07	; 7
   1705e:	cd bf       	out	0x3d, r28	; 61
   17060:	de bf       	out	0x3e, r29	; 62
   17062:	df 91       	pop	r29
   17064:	cf 91       	pop	r28
   17066:	08 95       	ret

00017068 <cpu_irq_save>:
   17068:	cf 93       	push	r28
   1706a:	df 93       	push	r29
   1706c:	1f 92       	push	r1
   1706e:	cd b7       	in	r28, 0x3d	; 61
   17070:	de b7       	in	r29, 0x3e	; 62
   17072:	8f e3       	ldi	r24, 0x3F	; 63
   17074:	90 e0       	ldi	r25, 0x00	; 0
   17076:	fc 01       	movw	r30, r24
   17078:	80 81       	ld	r24, Z
   1707a:	89 83       	std	Y+1, r24	; 0x01
   1707c:	f8 94       	cli
   1707e:	89 81       	ldd	r24, Y+1	; 0x01
   17080:	0f 90       	pop	r0
   17082:	df 91       	pop	r29
   17084:	cf 91       	pop	r28
   17086:	08 95       	ret

00017088 <cpu_irq_restore>:
   17088:	cf 93       	push	r28
   1708a:	df 93       	push	r29
   1708c:	1f 92       	push	r1
   1708e:	cd b7       	in	r28, 0x3d	; 61
   17090:	de b7       	in	r29, 0x3e	; 62
   17092:	89 83       	std	Y+1, r24	; 0x01
   17094:	8f e3       	ldi	r24, 0x3F	; 63
   17096:	90 e0       	ldi	r25, 0x00	; 0
   17098:	29 81       	ldd	r18, Y+1	; 0x01
   1709a:	fc 01       	movw	r30, r24
   1709c:	20 83       	st	Z, r18
   1709e:	00 00       	nop
   170a0:	0f 90       	pop	r0
   170a2:	df 91       	pop	r29
   170a4:	cf 91       	pop	r28
   170a6:	08 95       	ret

000170a8 <nvm_read_production_signature_row>:
   170a8:	cf 93       	push	r28
   170aa:	df 93       	push	r29
   170ac:	1f 92       	push	r1
   170ae:	cd b7       	in	r28, 0x3d	; 61
   170b0:	de b7       	in	r29, 0x3e	; 62
   170b2:	89 83       	std	Y+1, r24	; 0x01
   170b4:	89 81       	ldd	r24, Y+1	; 0x01
   170b6:	88 2f       	mov	r24, r24
   170b8:	90 e0       	ldi	r25, 0x00	; 0
   170ba:	bc 01       	movw	r22, r24
   170bc:	82 e0       	ldi	r24, 0x02	; 2
   170be:	0f 94 90 25 	call	0x24b20	; 0x24b20 <nvm_read_byte>
   170c2:	0f 90       	pop	r0
   170c4:	df 91       	pop	r29
   170c6:	cf 91       	pop	r28
   170c8:	08 95       	ret

000170ca <usb_pad_init>:
   170ca:	cf 93       	push	r28
   170cc:	df 93       	push	r29
   170ce:	1f 92       	push	r1
   170d0:	cd b7       	in	r28, 0x3d	; 61
   170d2:	de b7       	in	r29, 0x3e	; 62
   170d4:	8a e1       	ldi	r24, 0x1A	; 26
   170d6:	e8 df       	rcall	.-48     	; 0x170a8 <nvm_read_production_signature_row>
   170d8:	89 83       	std	Y+1, r24	; 0x01
   170da:	89 81       	ldd	r24, Y+1	; 0x01
   170dc:	8f 3f       	cpi	r24, 0xFF	; 255
   170de:	31 f0       	breq	.+12     	; 0x170ec <usb_pad_init+0x22>
   170e0:	8a ef       	ldi	r24, 0xFA	; 250
   170e2:	94 e0       	ldi	r25, 0x04	; 4
   170e4:	29 81       	ldd	r18, Y+1	; 0x01
   170e6:	fc 01       	movw	r30, r24
   170e8:	20 83       	st	Z, r18
   170ea:	05 c0       	rjmp	.+10     	; 0x170f6 <usb_pad_init+0x2c>
   170ec:	8a ef       	ldi	r24, 0xFA	; 250
   170ee:	94 e0       	ldi	r25, 0x04	; 4
   170f0:	2f e1       	ldi	r18, 0x1F	; 31
   170f2:	fc 01       	movw	r30, r24
   170f4:	20 83       	st	Z, r18
   170f6:	8b e1       	ldi	r24, 0x1B	; 27
   170f8:	d7 df       	rcall	.-82     	; 0x170a8 <nvm_read_production_signature_row>
   170fa:	89 83       	std	Y+1, r24	; 0x01
   170fc:	89 81       	ldd	r24, Y+1	; 0x01
   170fe:	8f 3f       	cpi	r24, 0xFF	; 255
   17100:	31 f0       	breq	.+12     	; 0x1710e <usb_pad_init+0x44>
   17102:	8b ef       	ldi	r24, 0xFB	; 251
   17104:	94 e0       	ldi	r25, 0x04	; 4
   17106:	29 81       	ldd	r18, Y+1	; 0x01
   17108:	fc 01       	movw	r30, r24
   1710a:	20 83       	st	Z, r18
   1710c:	05 c0       	rjmp	.+10     	; 0x17118 <usb_pad_init+0x4e>
   1710e:	8b ef       	ldi	r24, 0xFB	; 251
   17110:	94 e0       	ldi	r25, 0x04	; 4
   17112:	2f e1       	ldi	r18, 0x1F	; 31
   17114:	fc 01       	movw	r30, r24
   17116:	20 83       	st	Z, r18
   17118:	00 00       	nop
   1711a:	0f 90       	pop	r0
   1711c:	df 91       	pop	r29
   1711e:	cf 91       	pop	r28
   17120:	08 95       	ret

00017122 <sleepmgr_lock_mode>:
   17122:	cf 93       	push	r28
   17124:	df 93       	push	r29
   17126:	1f 92       	push	r1
   17128:	1f 92       	push	r1
   1712a:	cd b7       	in	r28, 0x3d	; 61
   1712c:	de b7       	in	r29, 0x3e	; 62
   1712e:	8a 83       	std	Y+2, r24	; 0x02
   17130:	8a 81       	ldd	r24, Y+2	; 0x02
   17132:	88 2f       	mov	r24, r24
   17134:	90 e0       	ldi	r25, 0x00	; 0
   17136:	8f 59       	subi	r24, 0x9F	; 159
   17138:	9e 4c       	sbci	r25, 0xCE	; 206
   1713a:	fc 01       	movw	r30, r24
   1713c:	80 81       	ld	r24, Z
   1713e:	8f 3f       	cpi	r24, 0xFF	; 255
   17140:	09 f4       	brne	.+2      	; 0x17144 <sleepmgr_lock_mode+0x22>
   17142:	ff cf       	rjmp	.-2      	; 0x17142 <sleepmgr_lock_mode+0x20>
   17144:	91 df       	rcall	.-222    	; 0x17068 <cpu_irq_save>
   17146:	89 83       	std	Y+1, r24	; 0x01
   17148:	8a 81       	ldd	r24, Y+2	; 0x02
   1714a:	88 2f       	mov	r24, r24
   1714c:	90 e0       	ldi	r25, 0x00	; 0
   1714e:	9c 01       	movw	r18, r24
   17150:	2f 59       	subi	r18, 0x9F	; 159
   17152:	3e 4c       	sbci	r19, 0xCE	; 206
   17154:	f9 01       	movw	r30, r18
   17156:	20 81       	ld	r18, Z
   17158:	2f 5f       	subi	r18, 0xFF	; 255
   1715a:	8f 59       	subi	r24, 0x9F	; 159
   1715c:	9e 4c       	sbci	r25, 0xCE	; 206
   1715e:	fc 01       	movw	r30, r24
   17160:	20 83       	st	Z, r18
   17162:	89 81       	ldd	r24, Y+1	; 0x01
   17164:	91 df       	rcall	.-222    	; 0x17088 <cpu_irq_restore>
   17166:	00 00       	nop
   17168:	0f 90       	pop	r0
   1716a:	0f 90       	pop	r0
   1716c:	df 91       	pop	r29
   1716e:	cf 91       	pop	r28
   17170:	08 95       	ret

00017172 <sleepmgr_unlock_mode>:
   17172:	cf 93       	push	r28
   17174:	df 93       	push	r29
   17176:	1f 92       	push	r1
   17178:	1f 92       	push	r1
   1717a:	cd b7       	in	r28, 0x3d	; 61
   1717c:	de b7       	in	r29, 0x3e	; 62
   1717e:	8a 83       	std	Y+2, r24	; 0x02
   17180:	8a 81       	ldd	r24, Y+2	; 0x02
   17182:	88 2f       	mov	r24, r24
   17184:	90 e0       	ldi	r25, 0x00	; 0
   17186:	8f 59       	subi	r24, 0x9F	; 159
   17188:	9e 4c       	sbci	r25, 0xCE	; 206
   1718a:	fc 01       	movw	r30, r24
   1718c:	80 81       	ld	r24, Z
   1718e:	88 23       	and	r24, r24
   17190:	09 f4       	brne	.+2      	; 0x17194 <sleepmgr_unlock_mode+0x22>
   17192:	ff cf       	rjmp	.-2      	; 0x17192 <sleepmgr_unlock_mode+0x20>
   17194:	69 df       	rcall	.-302    	; 0x17068 <cpu_irq_save>
   17196:	89 83       	std	Y+1, r24	; 0x01
   17198:	8a 81       	ldd	r24, Y+2	; 0x02
   1719a:	88 2f       	mov	r24, r24
   1719c:	90 e0       	ldi	r25, 0x00	; 0
   1719e:	9c 01       	movw	r18, r24
   171a0:	2f 59       	subi	r18, 0x9F	; 159
   171a2:	3e 4c       	sbci	r19, 0xCE	; 206
   171a4:	f9 01       	movw	r30, r18
   171a6:	20 81       	ld	r18, Z
   171a8:	21 50       	subi	r18, 0x01	; 1
   171aa:	8f 59       	subi	r24, 0x9F	; 159
   171ac:	9e 4c       	sbci	r25, 0xCE	; 206
   171ae:	fc 01       	movw	r30, r24
   171b0:	20 83       	st	Z, r18
   171b2:	89 81       	ldd	r24, Y+1	; 0x01
   171b4:	69 df       	rcall	.-302    	; 0x17088 <cpu_irq_restore>
   171b6:	00 00       	nop
   171b8:	0f 90       	pop	r0
   171ba:	0f 90       	pop	r0
   171bc:	df 91       	pop	r29
   171be:	cf 91       	pop	r28
   171c0:	08 95       	ret

000171c2 <udd_sleep_mode>:
   171c2:	cf 93       	push	r28
   171c4:	df 93       	push	r29
   171c6:	1f 92       	push	r1
   171c8:	cd b7       	in	r28, 0x3d	; 61
   171ca:	de b7       	in	r29, 0x3e	; 62
   171cc:	89 83       	std	Y+1, r24	; 0x01
   171ce:	99 81       	ldd	r25, Y+1	; 0x01
   171d0:	81 e0       	ldi	r24, 0x01	; 1
   171d2:	89 27       	eor	r24, r25
   171d4:	88 23       	and	r24, r24
   171d6:	31 f0       	breq	.+12     	; 0x171e4 <udd_sleep_mode+0x22>
   171d8:	80 91 28 23 	lds	r24, 0x2328	; 0x802328 <udd_b_idle>
   171dc:	88 23       	and	r24, r24
   171de:	11 f0       	breq	.+4      	; 0x171e4 <udd_sleep_mode+0x22>
   171e0:	81 e0       	ldi	r24, 0x01	; 1
   171e2:	c7 df       	rcall	.-114    	; 0x17172 <sleepmgr_unlock_mode>
   171e4:	89 81       	ldd	r24, Y+1	; 0x01
   171e6:	88 23       	and	r24, r24
   171e8:	41 f0       	breq	.+16     	; 0x171fa <udd_sleep_mode+0x38>
   171ea:	90 91 28 23 	lds	r25, 0x2328	; 0x802328 <udd_b_idle>
   171ee:	81 e0       	ldi	r24, 0x01	; 1
   171f0:	89 27       	eor	r24, r25
   171f2:	88 23       	and	r24, r24
   171f4:	11 f0       	breq	.+4      	; 0x171fa <udd_sleep_mode+0x38>
   171f6:	81 e0       	ldi	r24, 0x01	; 1
   171f8:	94 df       	rcall	.-216    	; 0x17122 <sleepmgr_lock_mode>
   171fa:	89 81       	ldd	r24, Y+1	; 0x01
   171fc:	80 93 28 23 	sts	0x2328, r24	; 0x802328 <udd_b_idle>
   17200:	00 00       	nop
   17202:	0f 90       	pop	r0
   17204:	df 91       	pop	r29
   17206:	cf 91       	pop	r28
   17208:	08 95       	ret

0001720a <udd_enable>:
   1720a:	cf 93       	push	r28
   1720c:	df 93       	push	r29
   1720e:	1f 92       	push	r1
   17210:	1f 92       	push	r1
   17212:	cd b7       	in	r28, 0x3d	; 61
   17214:	de b7       	in	r29, 0x3e	; 62
   17216:	80 e6       	ldi	r24, 0x60	; 96
   17218:	90 e0       	ldi	r25, 0x00	; 0
   1721a:	fc 01       	movw	r30, r24
   1721c:	10 82       	st	Z, r1
   1721e:	80 e3       	ldi	r24, 0x30	; 48
   17220:	0f 94 3d 11 	call	0x2227a	; 0x2227a <sysclk_enable_usb>
   17224:	80 ec       	ldi	r24, 0xC0	; 192
   17226:	94 e0       	ldi	r25, 0x04	; 4
   17228:	20 ec       	ldi	r18, 0xC0	; 192
   1722a:	34 e0       	ldi	r19, 0x04	; 4
   1722c:	f9 01       	movw	r30, r18
   1722e:	20 81       	ld	r18, Z
   17230:	20 64       	ori	r18, 0x40	; 64
   17232:	fc 01       	movw	r30, r24
   17234:	20 83       	st	Z, r18
   17236:	80 e6       	ldi	r24, 0x60	; 96
   17238:	90 e0       	ldi	r25, 0x00	; 0
   1723a:	21 e0       	ldi	r18, 0x01	; 1
   1723c:	fc 01       	movw	r30, r24
   1723e:	20 83       	st	Z, r18
   17240:	13 df       	rcall	.-474    	; 0x17068 <cpu_irq_save>
   17242:	8a 83       	std	Y+2, r24	; 0x02
   17244:	19 82       	std	Y+1, r1	; 0x01
   17246:	10 c0       	rjmp	.+32     	; 0x17268 <udd_enable+0x5e>
   17248:	89 81       	ldd	r24, Y+1	; 0x01
   1724a:	88 2f       	mov	r24, r24
   1724c:	90 e0       	ldi	r25, 0x00	; 0
   1724e:	88 0f       	add	r24, r24
   17250:	99 1f       	adc	r25, r25
   17252:	88 0f       	add	r24, r24
   17254:	99 1f       	adc	r25, r25
   17256:	88 0f       	add	r24, r24
   17258:	99 1f       	adc	r25, r25
   1725a:	87 5c       	subi	r24, 0xC7	; 199
   1725c:	9c 4d       	sbci	r25, 0xDC	; 220
   1725e:	fc 01       	movw	r30, r24
   17260:	10 82       	st	Z, r1
   17262:	89 81       	ldd	r24, Y+1	; 0x01
   17264:	8f 5f       	subi	r24, 0xFF	; 255
   17266:	89 83       	std	Y+1, r24	; 0x01
   17268:	89 81       	ldd	r24, Y+1	; 0x01
   1726a:	86 30       	cpi	r24, 0x06	; 6
   1726c:	68 f3       	brcs	.-38     	; 0x17248 <udd_enable+0x3e>
   1726e:	19 82       	std	Y+1, r1	; 0x01
   17270:	16 c0       	rjmp	.+44     	; 0x1729e <udd_enable+0x94>
   17272:	89 81       	ldd	r24, Y+1	; 0x01
   17274:	28 2f       	mov	r18, r24
   17276:	30 e0       	ldi	r19, 0x00	; 0
   17278:	c9 01       	movw	r24, r18
   1727a:	88 0f       	add	r24, r24
   1727c:	99 1f       	adc	r25, r25
   1727e:	88 0f       	add	r24, r24
   17280:	99 1f       	adc	r25, r25
   17282:	88 0f       	add	r24, r24
   17284:	99 1f       	adc	r25, r25
   17286:	82 0f       	add	r24, r18
   17288:	93 1f       	adc	r25, r19
   1728a:	8f 54       	subi	r24, 0x4F	; 79
   1728c:	9c 4d       	sbci	r25, 0xDC	; 220
   1728e:	fc 01       	movw	r30, r24
   17290:	20 81       	ld	r18, Z
   17292:	2e 7f       	andi	r18, 0xFE	; 254
   17294:	fc 01       	movw	r30, r24
   17296:	20 83       	st	Z, r18
   17298:	89 81       	ldd	r24, Y+1	; 0x01
   1729a:	8f 5f       	subi	r24, 0xFF	; 255
   1729c:	89 83       	std	Y+1, r24	; 0x01
   1729e:	89 81       	ldd	r24, Y+1	; 0x01
   172a0:	84 30       	cpi	r24, 0x04	; 4
   172a2:	38 f3       	brcs	.-50     	; 0x17272 <udd_enable+0x68>
   172a4:	12 df       	rcall	.-476    	; 0x170ca <usb_pad_init>
   172a6:	80 ec       	ldi	r24, 0xC0	; 192
   172a8:	94 e0       	ldi	r25, 0x04	; 4
   172aa:	20 ec       	ldi	r18, 0xC0	; 192
   172ac:	34 e0       	ldi	r19, 0x04	; 4
   172ae:	f9 01       	movw	r30, r18
   172b0:	20 81       	ld	r18, Z
   172b2:	22 60       	ori	r18, 0x02	; 2
   172b4:	fc 01       	movw	r30, r24
   172b6:	20 83       	st	Z, r18
   172b8:	80 ec       	ldi	r24, 0xC0	; 192
   172ba:	94 e0       	ldi	r25, 0x04	; 4
   172bc:	20 ec       	ldi	r18, 0xC0	; 192
   172be:	34 e0       	ldi	r19, 0x04	; 4
   172c0:	f9 01       	movw	r30, r18
   172c2:	20 81       	ld	r18, Z
   172c4:	20 68       	ori	r18, 0x80	; 128
   172c6:	fc 01       	movw	r30, r24
   172c8:	20 83       	st	Z, r18
   172ca:	80 ec       	ldi	r24, 0xC0	; 192
   172cc:	94 e0       	ldi	r25, 0x04	; 4
   172ce:	20 ec       	ldi	r18, 0xC0	; 192
   172d0:	34 e0       	ldi	r19, 0x04	; 4
   172d2:	f9 01       	movw	r30, r18
   172d4:	20 81       	ld	r18, Z
   172d6:	20 61       	ori	r18, 0x10	; 16
   172d8:	fc 01       	movw	r30, r24
   172da:	20 83       	st	Z, r18
   172dc:	80 ec       	ldi	r24, 0xC0	; 192
   172de:	94 e0       	ldi	r25, 0x04	; 4
   172e0:	28 e3       	ldi	r18, 0x38	; 56
   172e2:	33 e2       	ldi	r19, 0x23	; 35
   172e4:	fc 01       	movw	r30, r24
   172e6:	26 83       	std	Z+6, r18	; 0x06
   172e8:	37 83       	std	Z+7, r19	; 0x07
   172ea:	80 ec       	ldi	r24, 0xC0	; 192
   172ec:	94 e0       	ldi	r25, 0x04	; 4
   172ee:	20 ec       	ldi	r18, 0xC0	; 192
   172f0:	34 e0       	ldi	r19, 0x04	; 4
   172f2:	f9 01       	movw	r30, r18
   172f4:	20 81       	ld	r18, Z
   172f6:	20 62       	ori	r18, 0x20	; 32
   172f8:	fc 01       	movw	r30, r24
   172fa:	20 83       	st	Z, r18
   172fc:	85 ec       	ldi	r24, 0xC5	; 197
   172fe:	94 e0       	ldi	r25, 0x04	; 4
   17300:	2f ef       	ldi	r18, 0xFF	; 255
   17302:	fc 01       	movw	r30, r24
   17304:	20 83       	st	Z, r18
   17306:	88 ec       	ldi	r24, 0xC8	; 200
   17308:	94 e0       	ldi	r25, 0x04	; 4
   1730a:	28 ec       	ldi	r18, 0xC8	; 200
   1730c:	34 e0       	ldi	r19, 0x04	; 4
   1730e:	f9 01       	movw	r30, r18
   17310:	20 81       	ld	r18, Z
   17312:	22 60       	ori	r18, 0x02	; 2
   17314:	fc 01       	movw	r30, r24
   17316:	20 83       	st	Z, r18
   17318:	10 92 28 23 	sts	0x2328, r1	; 0x802328 <udd_b_idle>
   1731c:	85 e0       	ldi	r24, 0x05	; 5
   1731e:	01 df       	rcall	.-510    	; 0x17122 <sleepmgr_lock_mode>
   17320:	2d d0       	rcall	.+90     	; 0x1737c <udd_attach>
   17322:	8a 81       	ldd	r24, Y+2	; 0x02
   17324:	b1 de       	rcall	.-670    	; 0x17088 <cpu_irq_restore>
   17326:	00 00       	nop
   17328:	0f 90       	pop	r0
   1732a:	0f 90       	pop	r0
   1732c:	df 91       	pop	r29
   1732e:	cf 91       	pop	r28
   17330:	08 95       	ret

00017332 <udd_disable>:
   17332:	cf 93       	push	r28
   17334:	df 93       	push	r29
   17336:	1f 92       	push	r1
   17338:	cd b7       	in	r28, 0x3d	; 61
   1733a:	de b7       	in	r29, 0x3e	; 62
   1733c:	95 de       	rcall	.-726    	; 0x17068 <cpu_irq_save>
   1733e:	89 83       	std	Y+1, r24	; 0x01
   17340:	81 ec       	ldi	r24, 0xC1	; 193
   17342:	94 e0       	ldi	r25, 0x04	; 4
   17344:	21 ec       	ldi	r18, 0xC1	; 193
   17346:	34 e0       	ldi	r19, 0x04	; 4
   17348:	f9 01       	movw	r30, r18
   1734a:	20 81       	ld	r18, Z
   1734c:	2e 7f       	andi	r18, 0xFE	; 254
   1734e:	fc 01       	movw	r30, r24
   17350:	20 83       	st	Z, r18
   17352:	80 ec       	ldi	r24, 0xC0	; 192
   17354:	94 e0       	ldi	r25, 0x04	; 4
   17356:	fc 01       	movw	r30, r24
   17358:	10 82       	st	Z, r1
   1735a:	81 ec       	ldi	r24, 0xC1	; 193
   1735c:	94 e0       	ldi	r25, 0x04	; 4
   1735e:	fc 01       	movw	r30, r24
   17360:	10 82       	st	Z, r1
   17362:	0f 94 6a 11 	call	0x222d4	; 0x222d4 <sysclk_disable_usb>
   17366:	80 e0       	ldi	r24, 0x00	; 0
   17368:	2c df       	rcall	.-424    	; 0x171c2 <udd_sleep_mode>
   1736a:	85 e0       	ldi	r24, 0x05	; 5
   1736c:	02 df       	rcall	.-508    	; 0x17172 <sleepmgr_unlock_mode>
   1736e:	89 81       	ldd	r24, Y+1	; 0x01
   17370:	8b de       	rcall	.-746    	; 0x17088 <cpu_irq_restore>
   17372:	00 00       	nop
   17374:	0f 90       	pop	r0
   17376:	df 91       	pop	r29
   17378:	cf 91       	pop	r28
   1737a:	08 95       	ret

0001737c <udd_attach>:
   1737c:	cf 93       	push	r28
   1737e:	df 93       	push	r29
   17380:	1f 92       	push	r1
   17382:	cd b7       	in	r28, 0x3d	; 61
   17384:	de b7       	in	r29, 0x3e	; 62
   17386:	70 de       	rcall	.-800    	; 0x17068 <cpu_irq_save>
   17388:	89 83       	std	Y+1, r24	; 0x01
   1738a:	81 e0       	ldi	r24, 0x01	; 1
   1738c:	1a df       	rcall	.-460    	; 0x171c2 <udd_sleep_mode>
   1738e:	8a ec       	ldi	r24, 0xCA	; 202
   17390:	94 e0       	ldi	r25, 0x04	; 4
   17392:	20 e4       	ldi	r18, 0x40	; 64
   17394:	fc 01       	movw	r30, r24
   17396:	20 83       	st	Z, r18
   17398:	8a ec       	ldi	r24, 0xCA	; 202
   1739a:	94 e0       	ldi	r25, 0x04	; 4
   1739c:	20 e2       	ldi	r18, 0x20	; 32
   1739e:	fc 01       	movw	r30, r24
   173a0:	20 83       	st	Z, r18
   173a2:	81 ec       	ldi	r24, 0xC1	; 193
   173a4:	94 e0       	ldi	r25, 0x04	; 4
   173a6:	21 ec       	ldi	r18, 0xC1	; 193
   173a8:	34 e0       	ldi	r19, 0x04	; 4
   173aa:	f9 01       	movw	r30, r18
   173ac:	20 81       	ld	r18, Z
   173ae:	21 60       	ori	r18, 0x01	; 1
   173b0:	fc 01       	movw	r30, r24
   173b2:	20 83       	st	Z, r18
   173b4:	89 ec       	ldi	r24, 0xC9	; 201
   173b6:	94 e0       	ldi	r25, 0x04	; 4
   173b8:	29 ec       	ldi	r18, 0xC9	; 201
   173ba:	34 e0       	ldi	r19, 0x04	; 4
   173bc:	f9 01       	movw	r30, r18
   173be:	20 81       	ld	r18, Z
   173c0:	22 60       	ori	r18, 0x02	; 2
   173c2:	fc 01       	movw	r30, r24
   173c4:	20 83       	st	Z, r18
   173c6:	88 ec       	ldi	r24, 0xC8	; 200
   173c8:	94 e0       	ldi	r25, 0x04	; 4
   173ca:	28 ec       	ldi	r18, 0xC8	; 200
   173cc:	34 e0       	ldi	r19, 0x04	; 4
   173ce:	f9 01       	movw	r30, r18
   173d0:	20 81       	ld	r18, Z
   173d2:	20 64       	ori	r18, 0x40	; 64
   173d4:	fc 01       	movw	r30, r24
   173d6:	20 83       	st	Z, r18
   173d8:	89 ec       	ldi	r24, 0xC9	; 201
   173da:	94 e0       	ldi	r25, 0x04	; 4
   173dc:	29 ec       	ldi	r18, 0xC9	; 201
   173de:	34 e0       	ldi	r19, 0x04	; 4
   173e0:	f9 01       	movw	r30, r18
   173e2:	20 81       	ld	r18, Z
   173e4:	21 60       	ori	r18, 0x01	; 1
   173e6:	fc 01       	movw	r30, r24
   173e8:	20 83       	st	Z, r18
   173ea:	88 ec       	ldi	r24, 0xC8	; 200
   173ec:	94 e0       	ldi	r25, 0x04	; 4
   173ee:	28 ec       	ldi	r18, 0xC8	; 200
   173f0:	34 e0       	ldi	r19, 0x04	; 4
   173f2:	f9 01       	movw	r30, r18
   173f4:	20 81       	ld	r18, Z
   173f6:	20 68       	ori	r18, 0x80	; 128
   173f8:	fc 01       	movw	r30, r24
   173fa:	20 83       	st	Z, r18
   173fc:	89 81       	ldd	r24, Y+1	; 0x01
   173fe:	44 de       	rcall	.-888    	; 0x17088 <cpu_irq_restore>
   17400:	00 00       	nop
   17402:	0f 90       	pop	r0
   17404:	df 91       	pop	r29
   17406:	cf 91       	pop	r28
   17408:	08 95       	ret

0001740a <udd_is_high_speed>:
   1740a:	cf 93       	push	r28
   1740c:	df 93       	push	r29
   1740e:	cd b7       	in	r28, 0x3d	; 61
   17410:	de b7       	in	r29, 0x3e	; 62
   17412:	80 e0       	ldi	r24, 0x00	; 0
   17414:	df 91       	pop	r29
   17416:	cf 91       	pop	r28
   17418:	08 95       	ret

0001741a <udd_set_address>:
   1741a:	cf 93       	push	r28
   1741c:	df 93       	push	r29
   1741e:	1f 92       	push	r1
   17420:	cd b7       	in	r28, 0x3d	; 61
   17422:	de b7       	in	r29, 0x3e	; 62
   17424:	89 83       	std	Y+1, r24	; 0x01
   17426:	83 ec       	ldi	r24, 0xC3	; 195
   17428:	94 e0       	ldi	r25, 0x04	; 4
   1742a:	29 81       	ldd	r18, Y+1	; 0x01
   1742c:	fc 01       	movw	r30, r24
   1742e:	20 83       	st	Z, r18
   17430:	00 00       	nop
   17432:	0f 90       	pop	r0
   17434:	df 91       	pop	r29
   17436:	cf 91       	pop	r28
   17438:	08 95       	ret

0001743a <udd_getaddress>:
   1743a:	cf 93       	push	r28
   1743c:	df 93       	push	r29
   1743e:	cd b7       	in	r28, 0x3d	; 61
   17440:	de b7       	in	r29, 0x3e	; 62
   17442:	83 ec       	ldi	r24, 0xC3	; 195
   17444:	94 e0       	ldi	r25, 0x04	; 4
   17446:	fc 01       	movw	r30, r24
   17448:	80 81       	ld	r24, Z
   1744a:	df 91       	pop	r29
   1744c:	cf 91       	pop	r28
   1744e:	08 95       	ret

00017450 <udd_get_frame_number>:
   17450:	cf 93       	push	r28
   17452:	df 93       	push	r29
   17454:	cd b7       	in	r28, 0x3d	; 61
   17456:	de b7       	in	r29, 0x3e	; 62
   17458:	80 91 68 23 	lds	r24, 0x2368	; 0x802368 <udd_sram+0x3c>
   1745c:	90 91 69 23 	lds	r25, 0x2369	; 0x802369 <udd_sram+0x3d>
   17460:	df 91       	pop	r29
   17462:	cf 91       	pop	r28
   17464:	08 95       	ret

00017466 <udd_get_micro_frame_number>:
   17466:	cf 93       	push	r28
   17468:	df 93       	push	r29
   1746a:	cd b7       	in	r28, 0x3d	; 61
   1746c:	de b7       	in	r29, 0x3e	; 62
   1746e:	80 e0       	ldi	r24, 0x00	; 0
   17470:	90 e0       	ldi	r25, 0x00	; 0
   17472:	df 91       	pop	r29
   17474:	cf 91       	pop	r28
   17476:	08 95       	ret

00017478 <udd_set_setup_payload>:
   17478:	cf 93       	push	r28
   1747a:	df 93       	push	r29
   1747c:	00 d0       	rcall	.+0      	; 0x1747e <udd_set_setup_payload+0x6>
   1747e:	1f 92       	push	r1
   17480:	cd b7       	in	r28, 0x3d	; 61
   17482:	de b7       	in	r29, 0x3e	; 62
   17484:	89 83       	std	Y+1, r24	; 0x01
   17486:	9a 83       	std	Y+2, r25	; 0x02
   17488:	6b 83       	std	Y+3, r22	; 0x03
   1748a:	7c 83       	std	Y+4, r23	; 0x04
   1748c:	89 81       	ldd	r24, Y+1	; 0x01
   1748e:	9a 81       	ldd	r25, Y+2	; 0x02
   17490:	80 93 53 31 	sts	0x3153, r24	; 0x803153 <udd_g_ctrlreq+0x8>
   17494:	90 93 54 31 	sts	0x3154, r25	; 0x803154 <udd_g_ctrlreq+0x9>
   17498:	8b 81       	ldd	r24, Y+3	; 0x03
   1749a:	9c 81       	ldd	r25, Y+4	; 0x04
   1749c:	80 93 55 31 	sts	0x3155, r24	; 0x803155 <udd_g_ctrlreq+0xa>
   174a0:	90 93 56 31 	sts	0x3156, r25	; 0x803156 <udd_g_ctrlreq+0xb>
   174a4:	00 00       	nop
   174a6:	24 96       	adiw	r28, 0x04	; 4
   174a8:	cd bf       	out	0x3d, r28	; 61
   174aa:	de bf       	out	0x3e, r29	; 62
   174ac:	df 91       	pop	r29
   174ae:	cf 91       	pop	r28
   174b0:	08 95       	ret

000174b2 <udd_ep_alloc>:
   174b2:	cf 93       	push	r28
   174b4:	df 93       	push	r29
   174b6:	00 d0       	rcall	.+0      	; 0x174b8 <udd_ep_alloc+0x6>
   174b8:	00 d0       	rcall	.+0      	; 0x174ba <udd_ep_alloc+0x8>
   174ba:	cd b7       	in	r28, 0x3d	; 61
   174bc:	de b7       	in	r29, 0x3e	; 62
   174be:	8b 83       	std	Y+3, r24	; 0x03
   174c0:	6c 83       	std	Y+4, r22	; 0x04
   174c2:	4d 83       	std	Y+5, r20	; 0x05
   174c4:	5e 83       	std	Y+6, r21	; 0x06
   174c6:	8b 81       	ldd	r24, Y+3	; 0x03
   174c8:	ad d3       	rcall	.+1882   	; 0x17c24 <udd_ep_get_ctrl>
   174ca:	89 83       	std	Y+1, r24	; 0x01
   174cc:	9a 83       	std	Y+2, r25	; 0x02
   174ce:	89 81       	ldd	r24, Y+1	; 0x01
   174d0:	9a 81       	ldd	r25, Y+2	; 0x02
   174d2:	fc 01       	movw	r30, r24
   174d4:	81 81       	ldd	r24, Z+1	; 0x01
   174d6:	88 2f       	mov	r24, r24
   174d8:	90 e0       	ldi	r25, 0x00	; 0
   174da:	80 7c       	andi	r24, 0xC0	; 192
   174dc:	99 27       	eor	r25, r25
   174de:	89 2b       	or	r24, r25
   174e0:	11 f0       	breq	.+4      	; 0x174e6 <udd_ep_alloc+0x34>
   174e2:	80 e0       	ldi	r24, 0x00	; 0
   174e4:	28 c0       	rjmp	.+80     	; 0x17536 <udd_ep_alloc+0x84>
   174e6:	8d 81       	ldd	r24, Y+5	; 0x05
   174e8:	9e 81       	ldd	r25, Y+6	; 0x06
   174ea:	ac 01       	movw	r20, r24
   174ec:	6c 81       	ldd	r22, Y+4	; 0x04
   174ee:	8b 81       	ldd	r24, Y+3	; 0x03
   174f0:	23 d3       	rcall	.+1606   	; 0x17b38 <udd_ep_init>
   174f2:	89 81       	ldd	r24, Y+1	; 0x01
   174f4:	9a 81       	ldd	r25, Y+2	; 0x02
   174f6:	fc 01       	movw	r30, r24
   174f8:	81 81       	ldd	r24, Z+1	; 0x01
   174fa:	88 2f       	mov	r24, r24
   174fc:	90 e0       	ldi	r25, 0x00	; 0
   174fe:	80 7c       	andi	r24, 0xC0	; 192
   17500:	99 27       	eor	r25, r25
   17502:	80 3c       	cpi	r24, 0xC0	; 192
   17504:	91 05       	cpc	r25, r1
   17506:	61 f4       	brne	.+24     	; 0x17520 <udd_ep_alloc+0x6e>
   17508:	89 81       	ldd	r24, Y+1	; 0x01
   1750a:	9a 81       	ldd	r25, Y+2	; 0x02
   1750c:	fc 01       	movw	r30, r24
   1750e:	81 81       	ldd	r24, Z+1	; 0x01
   17510:	88 2f       	mov	r24, r24
   17512:	90 e0       	ldi	r25, 0x00	; 0
   17514:	87 70       	andi	r24, 0x07	; 7
   17516:	99 27       	eor	r25, r25
   17518:	07 97       	sbiw	r24, 0x07	; 7
   1751a:	11 f4       	brne	.+4      	; 0x17520 <udd_ep_alloc+0x6e>
   1751c:	81 e0       	ldi	r24, 0x01	; 1
   1751e:	0b c0       	rjmp	.+22     	; 0x17536 <udd_ep_alloc+0x84>
   17520:	89 81       	ldd	r24, Y+1	; 0x01
   17522:	9a 81       	ldd	r25, Y+2	; 0x02
   17524:	fc 01       	movw	r30, r24
   17526:	81 81       	ldd	r24, Z+1	; 0x01
   17528:	28 2f       	mov	r18, r24
   1752a:	20 62       	ori	r18, 0x20	; 32
   1752c:	89 81       	ldd	r24, Y+1	; 0x01
   1752e:	9a 81       	ldd	r25, Y+2	; 0x02
   17530:	fc 01       	movw	r30, r24
   17532:	21 83       	std	Z+1, r18	; 0x01
   17534:	81 e0       	ldi	r24, 0x01	; 1
   17536:	26 96       	adiw	r28, 0x06	; 6
   17538:	cd bf       	out	0x3d, r28	; 61
   1753a:	de bf       	out	0x3e, r29	; 62
   1753c:	df 91       	pop	r29
   1753e:	cf 91       	pop	r28
   17540:	08 95       	ret

00017542 <udd_ep_free>:
   17542:	cf 93       	push	r28
   17544:	df 93       	push	r29
   17546:	00 d0       	rcall	.+0      	; 0x17548 <udd_ep_free+0x6>
   17548:	cd b7       	in	r28, 0x3d	; 61
   1754a:	de b7       	in	r29, 0x3e	; 62
   1754c:	8b 83       	std	Y+3, r24	; 0x03
   1754e:	8b 81       	ldd	r24, Y+3	; 0x03
   17550:	5a d1       	rcall	.+692    	; 0x17806 <udd_ep_abort>
   17552:	8b 81       	ldd	r24, Y+3	; 0x03
   17554:	67 d3       	rcall	.+1742   	; 0x17c24 <udd_ep_get_ctrl>
   17556:	89 83       	std	Y+1, r24	; 0x01
   17558:	9a 83       	std	Y+2, r25	; 0x02
   1755a:	89 81       	ldd	r24, Y+1	; 0x01
   1755c:	9a 81       	ldd	r25, Y+2	; 0x02
   1755e:	fc 01       	movw	r30, r24
   17560:	11 82       	std	Z+1, r1	; 0x01
   17562:	00 00       	nop
   17564:	23 96       	adiw	r28, 0x03	; 3
   17566:	cd bf       	out	0x3d, r28	; 61
   17568:	de bf       	out	0x3e, r29	; 62
   1756a:	df 91       	pop	r29
   1756c:	cf 91       	pop	r28
   1756e:	08 95       	ret

00017570 <udd_ep_is_halted>:
   17570:	cf 93       	push	r28
   17572:	df 93       	push	r29
   17574:	00 d0       	rcall	.+0      	; 0x17576 <udd_ep_is_halted+0x6>
   17576:	cd b7       	in	r28, 0x3d	; 61
   17578:	de b7       	in	r29, 0x3e	; 62
   1757a:	8b 83       	std	Y+3, r24	; 0x03
   1757c:	8b 81       	ldd	r24, Y+3	; 0x03
   1757e:	52 d3       	rcall	.+1700   	; 0x17c24 <udd_ep_get_ctrl>
   17580:	89 83       	std	Y+1, r24	; 0x01
   17582:	9a 83       	std	Y+2, r25	; 0x02
   17584:	89 81       	ldd	r24, Y+1	; 0x01
   17586:	9a 81       	ldd	r25, Y+2	; 0x02
   17588:	fc 01       	movw	r30, r24
   1758a:	81 81       	ldd	r24, Z+1	; 0x01
   1758c:	88 2f       	mov	r24, r24
   1758e:	90 e0       	ldi	r25, 0x00	; 0
   17590:	84 70       	andi	r24, 0x04	; 4
   17592:	99 27       	eor	r25, r25
   17594:	21 e0       	ldi	r18, 0x01	; 1
   17596:	89 2b       	or	r24, r25
   17598:	09 f4       	brne	.+2      	; 0x1759c <udd_ep_is_halted+0x2c>
   1759a:	20 e0       	ldi	r18, 0x00	; 0
   1759c:	82 2f       	mov	r24, r18
   1759e:	23 96       	adiw	r28, 0x03	; 3
   175a0:	cd bf       	out	0x3d, r28	; 61
   175a2:	de bf       	out	0x3e, r29	; 62
   175a4:	df 91       	pop	r29
   175a6:	cf 91       	pop	r28
   175a8:	08 95       	ret

000175aa <udd_ep_set_halt>:
   175aa:	cf 93       	push	r28
   175ac:	df 93       	push	r29
   175ae:	00 d0       	rcall	.+0      	; 0x175b0 <udd_ep_set_halt+0x6>
   175b0:	cd b7       	in	r28, 0x3d	; 61
   175b2:	de b7       	in	r29, 0x3e	; 62
   175b4:	8b 83       	std	Y+3, r24	; 0x03
   175b6:	8b 81       	ldd	r24, Y+3	; 0x03
   175b8:	35 d3       	rcall	.+1642   	; 0x17c24 <udd_ep_get_ctrl>
   175ba:	89 83       	std	Y+1, r24	; 0x01
   175bc:	9a 83       	std	Y+2, r25	; 0x02
   175be:	89 81       	ldd	r24, Y+1	; 0x01
   175c0:	9a 81       	ldd	r25, Y+2	; 0x02
   175c2:	fc 01       	movw	r30, r24
   175c4:	81 81       	ldd	r24, Z+1	; 0x01
   175c6:	28 2f       	mov	r18, r24
   175c8:	24 60       	ori	r18, 0x04	; 4
   175ca:	89 81       	ldd	r24, Y+1	; 0x01
   175cc:	9a 81       	ldd	r25, Y+2	; 0x02
   175ce:	fc 01       	movw	r30, r24
   175d0:	21 83       	std	Z+1, r18	; 0x01
   175d2:	8b 81       	ldd	r24, Y+3	; 0x03
   175d4:	18 d1       	rcall	.+560    	; 0x17806 <udd_ep_abort>
   175d6:	81 e0       	ldi	r24, 0x01	; 1
   175d8:	23 96       	adiw	r28, 0x03	; 3
   175da:	cd bf       	out	0x3d, r28	; 61
   175dc:	de bf       	out	0x3e, r29	; 62
   175de:	df 91       	pop	r29
   175e0:	cf 91       	pop	r28
   175e2:	08 95       	ret

000175e4 <udd_ep_clear_halt>:
   175e4:	0f 93       	push	r16
   175e6:	cf 93       	push	r28
   175e8:	df 93       	push	r29
   175ea:	cd b7       	in	r28, 0x3d	; 61
   175ec:	de b7       	in	r29, 0x3e	; 62
   175ee:	25 97       	sbiw	r28, 0x05	; 5
   175f0:	cd bf       	out	0x3d, r28	; 61
   175f2:	de bf       	out	0x3e, r29	; 62
   175f4:	8d 83       	std	Y+5, r24	; 0x05
   175f6:	8d 81       	ldd	r24, Y+5	; 0x05
   175f8:	15 d3       	rcall	.+1578   	; 0x17c24 <udd_ep_get_ctrl>
   175fa:	89 83       	std	Y+1, r24	; 0x01
   175fc:	9a 83       	std	Y+2, r25	; 0x02
   175fe:	89 81       	ldd	r24, Y+1	; 0x01
   17600:	9a 81       	ldd	r25, Y+2	; 0x02
   17602:	fc 01       	movw	r30, r24
   17604:	01 e0       	ldi	r16, 0x01	; 1
   17606:	06 93       	lac	Z, r16
   17608:	89 81       	ldd	r24, Y+1	; 0x01
   1760a:	9a 81       	ldd	r25, Y+2	; 0x02
   1760c:	fc 01       	movw	r30, r24
   1760e:	81 81       	ldd	r24, Z+1	; 0x01
   17610:	88 2f       	mov	r24, r24
   17612:	90 e0       	ldi	r25, 0x00	; 0
   17614:	84 70       	andi	r24, 0x04	; 4
   17616:	99 27       	eor	r25, r25
   17618:	89 2b       	or	r24, r25
   1761a:	11 f4       	brne	.+4      	; 0x17620 <udd_ep_clear_halt+0x3c>
   1761c:	81 e0       	ldi	r24, 0x01	; 1
   1761e:	24 c0       	rjmp	.+72     	; 0x17668 <udd_ep_clear_halt+0x84>
   17620:	89 81       	ldd	r24, Y+1	; 0x01
   17622:	9a 81       	ldd	r25, Y+2	; 0x02
   17624:	fc 01       	movw	r30, r24
   17626:	81 81       	ldd	r24, Z+1	; 0x01
   17628:	28 2f       	mov	r18, r24
   1762a:	2b 7f       	andi	r18, 0xFB	; 251
   1762c:	89 81       	ldd	r24, Y+1	; 0x01
   1762e:	9a 81       	ldd	r25, Y+2	; 0x02
   17630:	fc 01       	movw	r30, r24
   17632:	21 83       	std	Z+1, r18	; 0x01
   17634:	8d 81       	ldd	r24, Y+5	; 0x05
   17636:	7c d6       	rcall	.+3320   	; 0x18330 <udd_ep_get_job>
   17638:	8b 83       	std	Y+3, r24	; 0x03
   1763a:	9c 83       	std	Y+4, r25	; 0x04
   1763c:	8b 81       	ldd	r24, Y+3	; 0x03
   1763e:	9c 81       	ldd	r25, Y+4	; 0x04
   17640:	fc 01       	movw	r30, r24
   17642:	80 81       	ld	r24, Z
   17644:	81 70       	andi	r24, 0x01	; 1
   17646:	88 23       	and	r24, r24
   17648:	71 f0       	breq	.+28     	; 0x17666 <udd_ep_clear_halt+0x82>
   1764a:	8b 81       	ldd	r24, Y+3	; 0x03
   1764c:	9c 81       	ldd	r25, Y+4	; 0x04
   1764e:	fc 01       	movw	r30, r24
   17650:	20 81       	ld	r18, Z
   17652:	2e 7f       	andi	r18, 0xFE	; 254
   17654:	fc 01       	movw	r30, r24
   17656:	20 83       	st	Z, r18
   17658:	8b 81       	ldd	r24, Y+3	; 0x03
   1765a:	9c 81       	ldd	r25, Y+4	; 0x04
   1765c:	fc 01       	movw	r30, r24
   1765e:	87 81       	ldd	r24, Z+7	; 0x07
   17660:	90 85       	ldd	r25, Z+8	; 0x08
   17662:	fc 01       	movw	r30, r24
   17664:	19 95       	eicall
   17666:	81 e0       	ldi	r24, 0x01	; 1
   17668:	25 96       	adiw	r28, 0x05	; 5
   1766a:	cd bf       	out	0x3d, r28	; 61
   1766c:	de bf       	out	0x3e, r29	; 62
   1766e:	df 91       	pop	r29
   17670:	cf 91       	pop	r28
   17672:	0f 91       	pop	r16
   17674:	08 95       	ret

00017676 <udd_ep_run>:
   17676:	0f 93       	push	r16
   17678:	1f 93       	push	r17
   1767a:	cf 93       	push	r28
   1767c:	df 93       	push	r29
   1767e:	cd b7       	in	r28, 0x3d	; 61
   17680:	de b7       	in	r29, 0x3e	; 62
   17682:	2d 97       	sbiw	r28, 0x0d	; 13
   17684:	cd bf       	out	0x3d, r28	; 61
   17686:	de bf       	out	0x3e, r29	; 62
   17688:	8e 83       	std	Y+6, r24	; 0x06
   1768a:	6f 83       	std	Y+7, r22	; 0x07
   1768c:	48 87       	std	Y+8, r20	; 0x08
   1768e:	59 87       	std	Y+9, r21	; 0x09
   17690:	2a 87       	std	Y+10, r18	; 0x0a
   17692:	3b 87       	std	Y+11, r19	; 0x0b
   17694:	0c 87       	std	Y+12, r16	; 0x0c
   17696:	1d 87       	std	Y+13, r17	; 0x0d
   17698:	8e 81       	ldd	r24, Y+6	; 0x06
   1769a:	4a d6       	rcall	.+3220   	; 0x18330 <udd_ep_get_job>
   1769c:	89 83       	std	Y+1, r24	; 0x01
   1769e:	9a 83       	std	Y+2, r25	; 0x02
   176a0:	8e 81       	ldd	r24, Y+6	; 0x06
   176a2:	c0 d2       	rcall	.+1408   	; 0x17c24 <udd_ep_get_ctrl>
   176a4:	8b 83       	std	Y+3, r24	; 0x03
   176a6:	9c 83       	std	Y+4, r25	; 0x04
   176a8:	8b 81       	ldd	r24, Y+3	; 0x03
   176aa:	9c 81       	ldd	r25, Y+4	; 0x04
   176ac:	fc 01       	movw	r30, r24
   176ae:	81 81       	ldd	r24, Z+1	; 0x01
   176b0:	88 2f       	mov	r24, r24
   176b2:	90 e0       	ldi	r25, 0x00	; 0
   176b4:	80 7c       	andi	r24, 0xC0	; 192
   176b6:	99 27       	eor	r25, r25
   176b8:	89 2b       	or	r24, r25
   176ba:	11 f4       	brne	.+4      	; 0x176c0 <udd_ep_run+0x4a>
   176bc:	80 e0       	ldi	r24, 0x00	; 0
   176be:	9b c0       	rjmp	.+310    	; 0x177f6 <udd_ep_run+0x180>
   176c0:	8b 81       	ldd	r24, Y+3	; 0x03
   176c2:	9c 81       	ldd	r25, Y+4	; 0x04
   176c4:	fc 01       	movw	r30, r24
   176c6:	81 81       	ldd	r24, Z+1	; 0x01
   176c8:	88 2f       	mov	r24, r24
   176ca:	90 e0       	ldi	r25, 0x00	; 0
   176cc:	80 7c       	andi	r24, 0xC0	; 192
   176ce:	99 27       	eor	r25, r25
   176d0:	80 3c       	cpi	r24, 0xC0	; 192
   176d2:	91 05       	cpc	r25, r1
   176d4:	61 f0       	breq	.+24     	; 0x176ee <udd_ep_run+0x78>
   176d6:	8b 81       	ldd	r24, Y+3	; 0x03
   176d8:	9c 81       	ldd	r25, Y+4	; 0x04
   176da:	fc 01       	movw	r30, r24
   176dc:	81 81       	ldd	r24, Z+1	; 0x01
   176de:	88 2f       	mov	r24, r24
   176e0:	90 e0       	ldi	r25, 0x00	; 0
   176e2:	84 70       	andi	r24, 0x04	; 4
   176e4:	99 27       	eor	r25, r25
   176e6:	89 2b       	or	r24, r25
   176e8:	11 f0       	breq	.+4      	; 0x176ee <udd_ep_run+0x78>
   176ea:	80 e0       	ldi	r24, 0x00	; 0
   176ec:	84 c0       	rjmp	.+264    	; 0x177f6 <udd_ep_run+0x180>
   176ee:	bc dc       	rcall	.-1672   	; 0x17068 <cpu_irq_save>
   176f0:	8d 83       	std	Y+5, r24	; 0x05
   176f2:	89 81       	ldd	r24, Y+1	; 0x01
   176f4:	9a 81       	ldd	r25, Y+2	; 0x02
   176f6:	fc 01       	movw	r30, r24
   176f8:	80 81       	ld	r24, Z
   176fa:	81 70       	andi	r24, 0x01	; 1
   176fc:	88 23       	and	r24, r24
   176fe:	21 f0       	breq	.+8      	; 0x17708 <udd_ep_run+0x92>
   17700:	8d 81       	ldd	r24, Y+5	; 0x05
   17702:	c2 dc       	rcall	.-1660   	; 0x17088 <cpu_irq_restore>
   17704:	80 e0       	ldi	r24, 0x00	; 0
   17706:	77 c0       	rjmp	.+238    	; 0x177f6 <udd_ep_run+0x180>
   17708:	89 81       	ldd	r24, Y+1	; 0x01
   1770a:	9a 81       	ldd	r25, Y+2	; 0x02
   1770c:	fc 01       	movw	r30, r24
   1770e:	20 81       	ld	r18, Z
   17710:	21 60       	ori	r18, 0x01	; 1
   17712:	fc 01       	movw	r30, r24
   17714:	20 83       	st	Z, r18
   17716:	8d 81       	ldd	r24, Y+5	; 0x05
   17718:	b7 dc       	rcall	.-1682   	; 0x17088 <cpu_irq_restore>
   1771a:	89 81       	ldd	r24, Y+1	; 0x01
   1771c:	9a 81       	ldd	r25, Y+2	; 0x02
   1771e:	28 85       	ldd	r18, Y+8	; 0x08
   17720:	39 85       	ldd	r19, Y+9	; 0x09
   17722:	fc 01       	movw	r30, r24
   17724:	21 83       	std	Z+1, r18	; 0x01
   17726:	32 83       	std	Z+2, r19	; 0x02
   17728:	89 81       	ldd	r24, Y+1	; 0x01
   1772a:	9a 81       	ldd	r25, Y+2	; 0x02
   1772c:	2a 85       	ldd	r18, Y+10	; 0x0a
   1772e:	3b 85       	ldd	r19, Y+11	; 0x0b
   17730:	fc 01       	movw	r30, r24
   17732:	23 83       	std	Z+3, r18	; 0x03
   17734:	34 83       	std	Z+4, r19	; 0x04
   17736:	89 81       	ldd	r24, Y+1	; 0x01
   17738:	9a 81       	ldd	r25, Y+2	; 0x02
   1773a:	fc 01       	movw	r30, r24
   1773c:	15 82       	std	Z+5, r1	; 0x05
   1773e:	16 82       	std	Z+6, r1	; 0x06
   17740:	89 81       	ldd	r24, Y+1	; 0x01
   17742:	9a 81       	ldd	r25, Y+2	; 0x02
   17744:	2c 85       	ldd	r18, Y+12	; 0x0c
   17746:	3d 85       	ldd	r19, Y+13	; 0x0d
   17748:	fc 01       	movw	r30, r24
   1774a:	27 83       	std	Z+7, r18	; 0x07
   1774c:	30 87       	std	Z+8, r19	; 0x08
   1774e:	8f 81       	ldd	r24, Y+7	; 0x07
   17750:	88 23       	and	r24, r24
   17752:	21 f4       	brne	.+8      	; 0x1775c <udd_ep_run+0xe6>
   17754:	8a 85       	ldd	r24, Y+10	; 0x0a
   17756:	9b 85       	ldd	r25, Y+11	; 0x0b
   17758:	89 2b       	or	r24, r25
   1775a:	19 f4       	brne	.+6      	; 0x17762 <udd_ep_run+0xec>
   1775c:	81 e0       	ldi	r24, 0x01	; 1
   1775e:	90 e0       	ldi	r25, 0x00	; 0
   17760:	02 c0       	rjmp	.+4      	; 0x17766 <udd_ep_run+0xf0>
   17762:	80 e0       	ldi	r24, 0x00	; 0
   17764:	90 e0       	ldi	r25, 0x00	; 0
   17766:	28 2f       	mov	r18, r24
   17768:	21 70       	andi	r18, 0x01	; 1
   1776a:	89 81       	ldd	r24, Y+1	; 0x01
   1776c:	9a 81       	ldd	r25, Y+2	; 0x02
   1776e:	21 70       	andi	r18, 0x01	; 1
   17770:	22 0f       	add	r18, r18
   17772:	fc 01       	movw	r30, r24
   17774:	30 81       	ld	r19, Z
   17776:	3d 7f       	andi	r19, 0xFD	; 253
   17778:	23 2b       	or	r18, r19
   1777a:	fc 01       	movw	r30, r24
   1777c:	20 83       	st	Z, r18
   1777e:	89 81       	ldd	r24, Y+1	; 0x01
   17780:	9a 81       	ldd	r25, Y+2	; 0x02
   17782:	fc 01       	movw	r30, r24
   17784:	20 81       	ld	r18, Z
   17786:	2b 7f       	andi	r18, 0xFB	; 251
   17788:	fc 01       	movw	r30, r24
   1778a:	20 83       	st	Z, r18
   1778c:	8e 81       	ldd	r24, Y+6	; 0x06
   1778e:	88 23       	and	r24, r24
   17790:	34 f4       	brge	.+12     	; 0x1779e <udd_ep_run+0x128>
   17792:	8b 81       	ldd	r24, Y+3	; 0x03
   17794:	9c 81       	ldd	r25, Y+4	; 0x04
   17796:	fc 01       	movw	r30, r24
   17798:	16 82       	std	Z+6, r1	; 0x06
   1779a:	17 82       	std	Z+7, r1	; 0x07
   1779c:	29 c0       	rjmp	.+82     	; 0x177f0 <udd_ep_run+0x17a>
   1779e:	8b 81       	ldd	r24, Y+3	; 0x03
   177a0:	9c 81       	ldd	r25, Y+4	; 0x04
   177a2:	fc 01       	movw	r30, r24
   177a4:	81 81       	ldd	r24, Z+1	; 0x01
   177a6:	88 2f       	mov	r24, r24
   177a8:	90 e0       	ldi	r25, 0x00	; 0
   177aa:	80 7c       	andi	r24, 0xC0	; 192
   177ac:	99 27       	eor	r25, r25
   177ae:	80 3c       	cpi	r24, 0xC0	; 192
   177b0:	91 05       	cpc	r25, r1
   177b2:	a1 f4       	brne	.+40     	; 0x177dc <udd_ep_run+0x166>
   177b4:	8b 81       	ldd	r24, Y+3	; 0x03
   177b6:	9c 81       	ldd	r25, Y+4	; 0x04
   177b8:	7b d5       	rcall	.+2806   	; 0x182b0 <udd_ep_get_size>
   177ba:	9c 01       	movw	r18, r24
   177bc:	8a 85       	ldd	r24, Y+10	; 0x0a
   177be:	9b 85       	ldd	r25, Y+11	; 0x0b
   177c0:	b9 01       	movw	r22, r18
   177c2:	0f 94 d7 2d 	call	0x25bae	; 0x25bae <__udivmodhi4>
   177c6:	89 2b       	or	r24, r25
   177c8:	49 f0       	breq	.+18     	; 0x177dc <udd_ep_run+0x166>
   177ca:	89 81       	ldd	r24, Y+1	; 0x01
   177cc:	9a 81       	ldd	r25, Y+2	; 0x02
   177ce:	fc 01       	movw	r30, r24
   177d0:	20 81       	ld	r18, Z
   177d2:	2e 7f       	andi	r18, 0xFE	; 254
   177d4:	fc 01       	movw	r30, r24
   177d6:	20 83       	st	Z, r18
   177d8:	80 e0       	ldi	r24, 0x00	; 0
   177da:	0d c0       	rjmp	.+26     	; 0x177f6 <udd_ep_run+0x180>
   177dc:	8b 81       	ldd	r24, Y+3	; 0x03
   177de:	9c 81       	ldd	r25, Y+4	; 0x04
   177e0:	fc 01       	movw	r30, r24
   177e2:	12 82       	std	Z+2, r1	; 0x02
   177e4:	13 82       	std	Z+3, r1	; 0x03
   177e6:	8b 81       	ldd	r24, Y+3	; 0x03
   177e8:	9c 81       	ldd	r25, Y+4	; 0x04
   177ea:	fc 01       	movw	r30, r24
   177ec:	16 82       	std	Z+6, r1	; 0x06
   177ee:	17 82       	std	Z+7, r1	; 0x07
   177f0:	8e 81       	ldd	r24, Y+6	; 0x06
   177f2:	c6 d5       	rcall	.+2956   	; 0x18380 <udd_ep_trans_complet>
   177f4:	81 e0       	ldi	r24, 0x01	; 1
   177f6:	2d 96       	adiw	r28, 0x0d	; 13
   177f8:	cd bf       	out	0x3d, r28	; 61
   177fa:	de bf       	out	0x3e, r29	; 62
   177fc:	df 91       	pop	r29
   177fe:	cf 91       	pop	r28
   17800:	1f 91       	pop	r17
   17802:	0f 91       	pop	r16
   17804:	08 95       	ret

00017806 <udd_ep_abort>:
   17806:	0f 93       	push	r16
   17808:	cf 93       	push	r28
   1780a:	df 93       	push	r29
   1780c:	cd b7       	in	r28, 0x3d	; 61
   1780e:	de b7       	in	r29, 0x3e	; 62
   17810:	25 97       	sbiw	r28, 0x05	; 5
   17812:	cd bf       	out	0x3d, r28	; 61
   17814:	de bf       	out	0x3e, r29	; 62
   17816:	8d 83       	std	Y+5, r24	; 0x05
   17818:	8d 81       	ldd	r24, Y+5	; 0x05
   1781a:	04 d2       	rcall	.+1032   	; 0x17c24 <udd_ep_get_ctrl>
   1781c:	89 83       	std	Y+1, r24	; 0x01
   1781e:	9a 83       	std	Y+2, r25	; 0x02
   17820:	8d 81       	ldd	r24, Y+5	; 0x05
   17822:	86 d5       	rcall	.+2828   	; 0x18330 <udd_ep_get_job>
   17824:	8b 83       	std	Y+3, r24	; 0x03
   17826:	9c 83       	std	Y+4, r25	; 0x04
   17828:	89 81       	ldd	r24, Y+1	; 0x01
   1782a:	9a 81       	ldd	r25, Y+2	; 0x02
   1782c:	fc 01       	movw	r30, r24
   1782e:	02 e0       	ldi	r16, 0x02	; 2
   17830:	05 93       	las	Z, r16
   17832:	8b 81       	ldd	r24, Y+3	; 0x03
   17834:	9c 81       	ldd	r25, Y+4	; 0x04
   17836:	fc 01       	movw	r30, r24
   17838:	80 81       	ld	r24, Z
   1783a:	81 70       	andi	r24, 0x01	; 1
   1783c:	88 23       	and	r24, r24
   1783e:	39 f1       	breq	.+78     	; 0x1788e <udd_ep_abort+0x88>
   17840:	8b 81       	ldd	r24, Y+3	; 0x03
   17842:	9c 81       	ldd	r25, Y+4	; 0x04
   17844:	fc 01       	movw	r30, r24
   17846:	20 81       	ld	r18, Z
   17848:	2e 7f       	andi	r18, 0xFE	; 254
   1784a:	fc 01       	movw	r30, r24
   1784c:	20 83       	st	Z, r18
   1784e:	8b 81       	ldd	r24, Y+3	; 0x03
   17850:	9c 81       	ldd	r25, Y+4	; 0x04
   17852:	fc 01       	movw	r30, r24
   17854:	87 81       	ldd	r24, Z+7	; 0x07
   17856:	90 85       	ldd	r25, Z+8	; 0x08
   17858:	89 2b       	or	r24, r25
   1785a:	d1 f0       	breq	.+52     	; 0x17890 <udd_ep_abort+0x8a>
   1785c:	8b 81       	ldd	r24, Y+3	; 0x03
   1785e:	9c 81       	ldd	r25, Y+4	; 0x04
   17860:	fc 01       	movw	r30, r24
   17862:	27 81       	ldd	r18, Z+7	; 0x07
   17864:	30 85       	ldd	r19, Z+8	; 0x08
   17866:	8d 81       	ldd	r24, Y+5	; 0x05
   17868:	88 23       	and	r24, r24
   1786a:	34 f4       	brge	.+12     	; 0x17878 <udd_ep_abort+0x72>
   1786c:	89 81       	ldd	r24, Y+1	; 0x01
   1786e:	9a 81       	ldd	r25, Y+2	; 0x02
   17870:	fc 01       	movw	r30, r24
   17872:	86 81       	ldd	r24, Z+6	; 0x06
   17874:	97 81       	ldd	r25, Z+7	; 0x07
   17876:	05 c0       	rjmp	.+10     	; 0x17882 <udd_ep_abort+0x7c>
   17878:	89 81       	ldd	r24, Y+1	; 0x01
   1787a:	9a 81       	ldd	r25, Y+2	; 0x02
   1787c:	fc 01       	movw	r30, r24
   1787e:	82 81       	ldd	r24, Z+2	; 0x02
   17880:	93 81       	ldd	r25, Z+3	; 0x03
   17882:	4d 81       	ldd	r20, Y+5	; 0x05
   17884:	bc 01       	movw	r22, r24
   17886:	81 e0       	ldi	r24, 0x01	; 1
   17888:	f9 01       	movw	r30, r18
   1788a:	19 95       	eicall
   1788c:	01 c0       	rjmp	.+2      	; 0x17890 <udd_ep_abort+0x8a>
   1788e:	00 00       	nop
   17890:	25 96       	adiw	r28, 0x05	; 5
   17892:	cd bf       	out	0x3d, r28	; 61
   17894:	de bf       	out	0x3e, r29	; 62
   17896:	df 91       	pop	r29
   17898:	cf 91       	pop	r28
   1789a:	0f 91       	pop	r16
   1789c:	08 95       	ret

0001789e <__vector_125>:
   1789e:	1f 92       	push	r1
   178a0:	0f 92       	push	r0
   178a2:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   178a6:	0f 92       	push	r0
   178a8:	11 24       	eor	r1, r1
   178aa:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   178ae:	0f 92       	push	r0
   178b0:	2f 93       	push	r18
   178b2:	3f 93       	push	r19
   178b4:	4f 93       	push	r20
   178b6:	5f 93       	push	r21
   178b8:	6f 93       	push	r22
   178ba:	7f 93       	push	r23
   178bc:	8f 93       	push	r24
   178be:	9f 93       	push	r25
   178c0:	af 93       	push	r26
   178c2:	bf 93       	push	r27
   178c4:	ef 93       	push	r30
   178c6:	ff 93       	push	r31
   178c8:	cf 93       	push	r28
   178ca:	df 93       	push	r29
   178cc:	1f 92       	push	r1
   178ce:	cd b7       	in	r28, 0x3d	; 61
   178d0:	de b7       	in	r29, 0x3e	; 62
   178d2:	8b ec       	ldi	r24, 0xCB	; 203
   178d4:	94 e0       	ldi	r25, 0x04	; 4
   178d6:	fc 01       	movw	r30, r24
   178d8:	80 81       	ld	r24, Z
   178da:	88 23       	and	r24, r24
   178dc:	44 f4       	brge	.+16     	; 0x178ee <__vector_125+0x50>
   178de:	8a ec       	ldi	r24, 0xCA	; 202
   178e0:	94 e0       	ldi	r25, 0x04	; 4
   178e2:	20 e8       	ldi	r18, 0x80	; 128
   178e4:	fc 01       	movw	r30, r24
   178e6:	20 83       	st	Z, r18
   178e8:	0f 94 ac 1b 	call	0x23758	; 0x23758 <udc_sof_notify>
   178ec:	62 c0       	rjmp	.+196    	; 0x179b2 <__vector_125+0x114>
   178ee:	74 d4       	rcall	.+2280   	; 0x181d8 <udd_ctrl_interrupt_error>
   178f0:	88 23       	and	r24, r24
   178f2:	09 f0       	breq	.+2      	; 0x178f6 <__vector_125+0x58>
   178f4:	5d c0       	rjmp	.+186    	; 0x179b0 <__vector_125+0x112>
   178f6:	8b ec       	ldi	r24, 0xCB	; 203
   178f8:	94 e0       	ldi	r25, 0x04	; 4
   178fa:	fc 01       	movw	r30, r24
   178fc:	80 81       	ld	r24, Z
   178fe:	88 2f       	mov	r24, r24
   17900:	90 e0       	ldi	r25, 0x00	; 0
   17902:	80 71       	andi	r24, 0x10	; 16
   17904:	99 27       	eor	r25, r25
   17906:	89 2b       	or	r24, r25
   17908:	59 f1       	breq	.+86     	; 0x17960 <__vector_125+0xc2>
   1790a:	8a ec       	ldi	r24, 0xCA	; 202
   1790c:	94 e0       	ldi	r25, 0x04	; 4
   1790e:	20 e1       	ldi	r18, 0x10	; 16
   17910:	fc 01       	movw	r30, r24
   17912:	20 83       	st	Z, r18
   17914:	81 e0       	ldi	r24, 0x01	; 1
   17916:	89 83       	std	Y+1, r24	; 0x01
   17918:	08 c0       	rjmp	.+16     	; 0x1792a <__vector_125+0x8c>
   1791a:	89 81       	ldd	r24, Y+1	; 0x01
   1791c:	74 df       	rcall	.-280    	; 0x17806 <udd_ep_abort>
   1791e:	89 81       	ldd	r24, Y+1	; 0x01
   17920:	80 68       	ori	r24, 0x80	; 128
   17922:	71 df       	rcall	.-286    	; 0x17806 <udd_ep_abort>
   17924:	89 81       	ldd	r24, Y+1	; 0x01
   17926:	8f 5f       	subi	r24, 0xFF	; 255
   17928:	89 83       	std	Y+1, r24	; 0x01
   1792a:	89 81       	ldd	r24, Y+1	; 0x01
   1792c:	83 30       	cpi	r24, 0x03	; 3
   1792e:	a8 f3       	brcs	.-22     	; 0x1791a <__vector_125+0x7c>
   17930:	0f 94 7b 1b 	call	0x236f6	; 0x236f6 <udc_reset>
   17934:	83 ec       	ldi	r24, 0xC3	; 195
   17936:	94 e0       	ldi	r25, 0x04	; 4
   17938:	fc 01       	movw	r30, r24
   1793a:	10 82       	st	Z, r1
   1793c:	40 e4       	ldi	r20, 0x40	; 64
   1793e:	50 e0       	ldi	r21, 0x00	; 0
   17940:	60 e0       	ldi	r22, 0x00	; 0
   17942:	80 e0       	ldi	r24, 0x00	; 0
   17944:	f9 d0       	rcall	.+498    	; 0x17b38 <udd_ep_init>
   17946:	40 e4       	ldi	r20, 0x40	; 64
   17948:	50 e0       	ldi	r21, 0x00	; 0
   1794a:	60 e0       	ldi	r22, 0x00	; 0
   1794c:	80 e8       	ldi	r24, 0x80	; 128
   1794e:	f4 d0       	rcall	.+488    	; 0x17b38 <udd_ep_init>
   17950:	81 e7       	ldi	r24, 0x71	; 113
   17952:	93 e2       	ldi	r25, 0x23	; 35
   17954:	80 93 3c 23 	sts	0x233C, r24	; 0x80233c <udd_sram+0x10>
   17958:	90 93 3d 23 	sts	0x233D, r25	; 0x80233d <udd_sram+0x11>
   1795c:	86 d1       	rcall	.+780    	; 0x17c6a <udd_ctrl_init>
   1795e:	29 c0       	rjmp	.+82     	; 0x179b2 <__vector_125+0x114>
   17960:	8b ec       	ldi	r24, 0xCB	; 203
   17962:	94 e0       	ldi	r25, 0x04	; 4
   17964:	fc 01       	movw	r30, r24
   17966:	80 81       	ld	r24, Z
   17968:	88 2f       	mov	r24, r24
   1796a:	90 e0       	ldi	r25, 0x00	; 0
   1796c:	80 74       	andi	r24, 0x40	; 64
   1796e:	99 27       	eor	r25, r25
   17970:	89 2b       	or	r24, r25
   17972:	51 f0       	breq	.+20     	; 0x17988 <__vector_125+0xea>
   17974:	8a ec       	ldi	r24, 0xCA	; 202
   17976:	94 e0       	ldi	r25, 0x04	; 4
   17978:	20 e4       	ldi	r18, 0x40	; 64
   1797a:	fc 01       	movw	r30, r24
   1797c:	20 83       	st	Z, r18
   1797e:	80 e0       	ldi	r24, 0x00	; 0
   17980:	20 dc       	rcall	.-1984   	; 0x171c2 <udd_sleep_mode>
   17982:	0e 94 48 43 	call	0x8690	; 0x8690 <usb_callback_suspend_action>
   17986:	15 c0       	rjmp	.+42     	; 0x179b2 <__vector_125+0x114>
   17988:	8b ec       	ldi	r24, 0xCB	; 203
   1798a:	94 e0       	ldi	r25, 0x04	; 4
   1798c:	fc 01       	movw	r30, r24
   1798e:	80 81       	ld	r24, Z
   17990:	88 2f       	mov	r24, r24
   17992:	90 e0       	ldi	r25, 0x00	; 0
   17994:	80 72       	andi	r24, 0x20	; 32
   17996:	99 27       	eor	r25, r25
   17998:	89 2b       	or	r24, r25
   1799a:	61 f0       	breq	.+24     	; 0x179b4 <__vector_125+0x116>
   1799c:	8a ec       	ldi	r24, 0xCA	; 202
   1799e:	94 e0       	ldi	r25, 0x04	; 4
   179a0:	20 e2       	ldi	r18, 0x20	; 32
   179a2:	fc 01       	movw	r30, r24
   179a4:	20 83       	st	Z, r18
   179a6:	81 e0       	ldi	r24, 0x01	; 1
   179a8:	0c dc       	rcall	.-2024   	; 0x171c2 <udd_sleep_mode>
   179aa:	0e 94 50 43 	call	0x86a0	; 0x86a0 <usb_callback_resume_action>
   179ae:	01 c0       	rjmp	.+2      	; 0x179b2 <__vector_125+0x114>
   179b0:	00 00       	nop
   179b2:	00 00       	nop
   179b4:	00 00       	nop
   179b6:	0f 90       	pop	r0
   179b8:	df 91       	pop	r29
   179ba:	cf 91       	pop	r28
   179bc:	ff 91       	pop	r31
   179be:	ef 91       	pop	r30
   179c0:	bf 91       	pop	r27
   179c2:	af 91       	pop	r26
   179c4:	9f 91       	pop	r25
   179c6:	8f 91       	pop	r24
   179c8:	7f 91       	pop	r23
   179ca:	6f 91       	pop	r22
   179cc:	5f 91       	pop	r21
   179ce:	4f 91       	pop	r20
   179d0:	3f 91       	pop	r19
   179d2:	2f 91       	pop	r18
   179d4:	0f 90       	pop	r0
   179d6:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   179da:	0f 90       	pop	r0
   179dc:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   179e0:	0f 90       	pop	r0
   179e2:	1f 90       	pop	r1
   179e4:	18 95       	reti

000179e6 <__vector_126>:
   179e6:	1f 92       	push	r1
   179e8:	0f 92       	push	r0
   179ea:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   179ee:	0f 92       	push	r0
   179f0:	11 24       	eor	r1, r1
   179f2:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   179f6:	0f 92       	push	r0
   179f8:	0f 93       	push	r16
   179fa:	2f 93       	push	r18
   179fc:	3f 93       	push	r19
   179fe:	4f 93       	push	r20
   17a00:	5f 93       	push	r21
   17a02:	6f 93       	push	r22
   17a04:	7f 93       	push	r23
   17a06:	8f 93       	push	r24
   17a08:	9f 93       	push	r25
   17a0a:	af 93       	push	r26
   17a0c:	bf 93       	push	r27
   17a0e:	ef 93       	push	r30
   17a10:	ff 93       	push	r31
   17a12:	cf 93       	push	r28
   17a14:	df 93       	push	r29
   17a16:	cd b7       	in	r28, 0x3d	; 61
   17a18:	de b7       	in	r29, 0x3e	; 62
   17a1a:	2a 97       	sbiw	r28, 0x0a	; 10
   17a1c:	cd bf       	out	0x3d, r28	; 61
   17a1e:	de bf       	out	0x3e, r29	; 62
   17a20:	8c ec       	ldi	r24, 0xCC	; 204
   17a22:	94 e0       	ldi	r25, 0x04	; 4
   17a24:	fc 01       	movw	r30, r24
   17a26:	80 81       	ld	r24, Z
   17a28:	88 2f       	mov	r24, r24
   17a2a:	90 e0       	ldi	r25, 0x00	; 0
   17a2c:	82 70       	andi	r24, 0x02	; 2
   17a2e:	99 27       	eor	r25, r25
   17a30:	89 2b       	or	r24, r25
   17a32:	21 f4       	brne	.+8      	; 0x17a3c <__vector_126+0x56>
   17a34:	0d d4       	rcall	.+2074   	; 0x18250 <udd_ctrl_interrupt_tc_setup>
   17a36:	88 23       	and	r24, r24
   17a38:	09 f0       	breq	.+2      	; 0x17a3c <__vector_126+0x56>
   17a3a:	5f c0       	rjmp	.+190    	; 0x17afa <__vector_126+0x114>
   17a3c:	8c ec       	ldi	r24, 0xCC	; 204
   17a3e:	94 e0       	ldi	r25, 0x04	; 4
   17a40:	22 e0       	ldi	r18, 0x02	; 2
   17a42:	fc 01       	movw	r30, r24
   17a44:	20 83       	st	Z, r18
   17a46:	85 ec       	ldi	r24, 0xC5	; 197
   17a48:	94 e0       	ldi	r25, 0x04	; 4
   17a4a:	fc 01       	movw	r30, r24
   17a4c:	80 81       	ld	r24, Z
   17a4e:	89 83       	std	Y+1, r24	; 0x01
   17a50:	99 81       	ldd	r25, Y+1	; 0x01
   17a52:	80 e0       	ldi	r24, 0x00	; 0
   17a54:	89 1b       	sub	r24, r25
   17a56:	88 0f       	add	r24, r24
   17a58:	8a 83       	std	Y+2, r24	; 0x02
   17a5a:	28 e3       	ldi	r18, 0x38	; 56
   17a5c:	33 e2       	ldi	r19, 0x23	; 35
   17a5e:	8a 81       	ldd	r24, Y+2	; 0x02
   17a60:	88 2f       	mov	r24, r24
   17a62:	90 e0       	ldi	r25, 0x00	; 0
   17a64:	a9 01       	movw	r20, r18
   17a66:	48 1b       	sub	r20, r24
   17a68:	59 0b       	sbc	r21, r25
   17a6a:	ca 01       	movw	r24, r20
   17a6c:	8b 83       	std	Y+3, r24	; 0x03
   17a6e:	9c 83       	std	Y+4, r25	; 0x04
   17a70:	8b 81       	ldd	r24, Y+3	; 0x03
   17a72:	9c 81       	ldd	r25, Y+4	; 0x04
   17a74:	8d 83       	std	Y+5, r24	; 0x05
   17a76:	9e 83       	std	Y+6, r25	; 0x06
   17a78:	8d 81       	ldd	r24, Y+5	; 0x05
   17a7a:	9e 81       	ldd	r25, Y+6	; 0x06
   17a7c:	fc 01       	movw	r30, r24
   17a7e:	20 81       	ld	r18, Z
   17a80:	31 81       	ldd	r19, Z+1	; 0x01
   17a82:	88 e3       	ldi	r24, 0x38	; 56
   17a84:	93 e2       	ldi	r25, 0x23	; 35
   17a86:	a9 01       	movw	r20, r18
   17a88:	48 1b       	sub	r20, r24
   17a8a:	59 0b       	sbc	r21, r25
   17a8c:	ca 01       	movw	r24, r20
   17a8e:	96 95       	lsr	r25
   17a90:	87 95       	ror	r24
   17a92:	96 95       	lsr	r25
   17a94:	87 95       	ror	r24
   17a96:	96 95       	lsr	r25
   17a98:	87 95       	ror	r24
   17a9a:	8f 83       	std	Y+7, r24	; 0x07
   17a9c:	8f 81       	ldd	r24, Y+7	; 0x07
   17a9e:	28 2f       	mov	r18, r24
   17aa0:	26 95       	lsr	r18
   17aa2:	8f 81       	ldd	r24, Y+7	; 0x07
   17aa4:	88 2f       	mov	r24, r24
   17aa6:	90 e0       	ldi	r25, 0x00	; 0
   17aa8:	81 70       	andi	r24, 0x01	; 1
   17aaa:	99 27       	eor	r25, r25
   17aac:	89 2b       	or	r24, r25
   17aae:	11 f0       	breq	.+4      	; 0x17ab4 <__vector_126+0xce>
   17ab0:	80 e8       	ldi	r24, 0x80	; 128
   17ab2:	01 c0       	rjmp	.+2      	; 0x17ab6 <__vector_126+0xd0>
   17ab4:	80 e0       	ldi	r24, 0x00	; 0
   17ab6:	82 0f       	add	r24, r18
   17ab8:	88 87       	std	Y+8, r24	; 0x08
   17aba:	88 85       	ldd	r24, Y+8	; 0x08
   17abc:	b3 d0       	rcall	.+358    	; 0x17c24 <udd_ep_get_ctrl>
   17abe:	89 87       	std	Y+9, r24	; 0x09
   17ac0:	9a 87       	std	Y+10, r25	; 0x0a
   17ac2:	89 85       	ldd	r24, Y+9	; 0x09
   17ac4:	9a 85       	ldd	r25, Y+10	; 0x0a
   17ac6:	fc 01       	movw	r30, r24
   17ac8:	80 81       	ld	r24, Z
   17aca:	88 2f       	mov	r24, r24
   17acc:	90 e0       	ldi	r25, 0x00	; 0
   17ace:	80 72       	andi	r24, 0x20	; 32
   17ad0:	99 27       	eor	r25, r25
   17ad2:	89 2b       	or	r24, r25
   17ad4:	a9 f0       	breq	.+42     	; 0x17b00 <__vector_126+0x11a>
   17ad6:	89 85       	ldd	r24, Y+9	; 0x09
   17ad8:	9a 85       	ldd	r25, Y+10	; 0x0a
   17ada:	fc 01       	movw	r30, r24
   17adc:	00 e2       	ldi	r16, 0x20	; 32
   17ade:	06 93       	lac	Z, r16
   17ae0:	88 85       	ldd	r24, Y+8	; 0x08
   17ae2:	88 23       	and	r24, r24
   17ae4:	11 f4       	brne	.+4      	; 0x17aea <__vector_126+0x104>
   17ae6:	0a d2       	rcall	.+1044   	; 0x17efc <udd_ctrl_out_received>
   17ae8:	09 c0       	rjmp	.+18     	; 0x17afc <__vector_126+0x116>
   17aea:	88 85       	ldd	r24, Y+8	; 0x08
   17aec:	80 38       	cpi	r24, 0x80	; 128
   17aee:	11 f4       	brne	.+4      	; 0x17af4 <__vector_126+0x10e>
   17af0:	70 d1       	rcall	.+736    	; 0x17dd2 <udd_ctrl_in_sent>
   17af2:	04 c0       	rjmp	.+8      	; 0x17afc <__vector_126+0x116>
   17af4:	88 85       	ldd	r24, Y+8	; 0x08
   17af6:	44 d4       	rcall	.+2184   	; 0x18380 <udd_ep_trans_complet>
   17af8:	01 c0       	rjmp	.+2      	; 0x17afc <__vector_126+0x116>
   17afa:	00 00       	nop
   17afc:	00 00       	nop
   17afe:	01 c0       	rjmp	.+2      	; 0x17b02 <__vector_126+0x11c>
   17b00:	00 00       	nop
   17b02:	2a 96       	adiw	r28, 0x0a	; 10
   17b04:	cd bf       	out	0x3d, r28	; 61
   17b06:	de bf       	out	0x3e, r29	; 62
   17b08:	df 91       	pop	r29
   17b0a:	cf 91       	pop	r28
   17b0c:	ff 91       	pop	r31
   17b0e:	ef 91       	pop	r30
   17b10:	bf 91       	pop	r27
   17b12:	af 91       	pop	r26
   17b14:	9f 91       	pop	r25
   17b16:	8f 91       	pop	r24
   17b18:	7f 91       	pop	r23
   17b1a:	6f 91       	pop	r22
   17b1c:	5f 91       	pop	r21
   17b1e:	4f 91       	pop	r20
   17b20:	3f 91       	pop	r19
   17b22:	2f 91       	pop	r18
   17b24:	0f 91       	pop	r16
   17b26:	0f 90       	pop	r0
   17b28:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   17b2c:	0f 90       	pop	r0
   17b2e:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   17b32:	0f 90       	pop	r0
   17b34:	1f 90       	pop	r1
   17b36:	18 95       	reti

00017b38 <udd_ep_init>:
   17b38:	cf 93       	push	r28
   17b3a:	df 93       	push	r29
   17b3c:	cd b7       	in	r28, 0x3d	; 61
   17b3e:	de b7       	in	r29, 0x3e	; 62
   17b40:	28 97       	sbiw	r28, 0x08	; 8
   17b42:	cd bf       	out	0x3d, r28	; 61
   17b44:	de bf       	out	0x3e, r29	; 62
   17b46:	8d 83       	std	Y+5, r24	; 0x05
   17b48:	6e 83       	std	Y+6, r22	; 0x06
   17b4a:	4f 83       	std	Y+7, r20	; 0x07
   17b4c:	58 87       	std	Y+8, r21	; 0x08
   17b4e:	8e 81       	ldd	r24, Y+6	; 0x06
   17b50:	88 2f       	mov	r24, r24
   17b52:	90 e0       	ldi	r25, 0x00	; 0
   17b54:	83 70       	andi	r24, 0x03	; 3
   17b56:	99 27       	eor	r25, r25
   17b58:	81 30       	cpi	r24, 0x01	; 1
   17b5a:	91 05       	cpc	r25, r1
   17b5c:	69 f0       	breq	.+26     	; 0x17b78 <udd_ep_init+0x40>
   17b5e:	82 30       	cpi	r24, 0x02	; 2
   17b60:	91 05       	cpc	r25, r1
   17b62:	1c f4       	brge	.+6      	; 0x17b6a <udd_ep_init+0x32>
   17b64:	89 2b       	or	r24, r25
   17b66:	29 f0       	breq	.+10     	; 0x17b72 <udd_ep_init+0x3a>
   17b68:	56 c0       	rjmp	.+172    	; 0x17c16 <udd_ep_init+0xde>
   17b6a:	04 97       	sbiw	r24, 0x04	; 4
   17b6c:	0c f0       	brlt	.+2      	; 0x17b70 <udd_ep_init+0x38>
   17b6e:	53 c0       	rjmp	.+166    	; 0x17c16 <udd_ep_init+0xde>
   17b70:	06 c0       	rjmp	.+12     	; 0x17b7e <udd_ep_init+0x46>
   17b72:	80 e4       	ldi	r24, 0x40	; 64
   17b74:	89 83       	std	Y+1, r24	; 0x01
   17b76:	06 c0       	rjmp	.+12     	; 0x17b84 <udd_ep_init+0x4c>
   17b78:	80 ec       	ldi	r24, 0xC0	; 192
   17b7a:	89 83       	std	Y+1, r24	; 0x01
   17b7c:	03 c0       	rjmp	.+6      	; 0x17b84 <udd_ep_init+0x4c>
   17b7e:	80 e8       	ldi	r24, 0x80	; 128
   17b80:	89 83       	std	Y+1, r24	; 0x01
   17b82:	00 00       	nop
   17b84:	8f 81       	ldd	r24, Y+7	; 0x07
   17b86:	98 85       	ldd	r25, Y+8	; 0x08
   17b88:	80 38       	cpi	r24, 0x80	; 128
   17b8a:	91 05       	cpc	r25, r1
   17b8c:	11 f1       	breq	.+68     	; 0x17bd2 <udd_ep_init+0x9a>
   17b8e:	81 38       	cpi	r24, 0x81	; 129
   17b90:	91 05       	cpc	r25, r1
   17b92:	48 f4       	brcc	.+18     	; 0x17ba6 <udd_ep_init+0x6e>
   17b94:	80 32       	cpi	r24, 0x20	; 32
   17b96:	91 05       	cpc	r25, r1
   17b98:	b1 f0       	breq	.+44     	; 0x17bc6 <udd_ep_init+0x8e>
   17b9a:	80 34       	cpi	r24, 0x40	; 64
   17b9c:	91 05       	cpc	r25, r1
   17b9e:	b1 f0       	breq	.+44     	; 0x17bcc <udd_ep_init+0x94>
   17ba0:	40 97       	sbiw	r24, 0x10	; 16
   17ba2:	71 f0       	breq	.+28     	; 0x17bc0 <udd_ep_init+0x88>
   17ba4:	0b c0       	rjmp	.+22     	; 0x17bbc <udd_ep_init+0x84>
   17ba6:	81 15       	cp	r24, r1
   17ba8:	22 e0       	ldi	r18, 0x02	; 2
   17baa:	92 07       	cpc	r25, r18
   17bac:	c1 f0       	breq	.+48     	; 0x17bde <udd_ep_init+0xa6>
   17bae:	8f 3f       	cpi	r24, 0xFF	; 255
   17bb0:	e3 e0       	ldi	r30, 0x03	; 3
   17bb2:	9e 07       	cpc	r25, r30
   17bb4:	b9 f0       	breq	.+46     	; 0x17be4 <udd_ep_init+0xac>
   17bb6:	81 15       	cp	r24, r1
   17bb8:	91 40       	sbci	r25, 0x01	; 1
   17bba:	71 f0       	breq	.+28     	; 0x17bd8 <udd_ep_init+0xa0>
   17bbc:	1a 82       	std	Y+2, r1	; 0x02
   17bbe:	15 c0       	rjmp	.+42     	; 0x17bea <udd_ep_init+0xb2>
   17bc0:	81 e0       	ldi	r24, 0x01	; 1
   17bc2:	8a 83       	std	Y+2, r24	; 0x02
   17bc4:	12 c0       	rjmp	.+36     	; 0x17bea <udd_ep_init+0xb2>
   17bc6:	82 e0       	ldi	r24, 0x02	; 2
   17bc8:	8a 83       	std	Y+2, r24	; 0x02
   17bca:	0f c0       	rjmp	.+30     	; 0x17bea <udd_ep_init+0xb2>
   17bcc:	83 e0       	ldi	r24, 0x03	; 3
   17bce:	8a 83       	std	Y+2, r24	; 0x02
   17bd0:	0c c0       	rjmp	.+24     	; 0x17bea <udd_ep_init+0xb2>
   17bd2:	84 e0       	ldi	r24, 0x04	; 4
   17bd4:	8a 83       	std	Y+2, r24	; 0x02
   17bd6:	09 c0       	rjmp	.+18     	; 0x17bea <udd_ep_init+0xb2>
   17bd8:	85 e0       	ldi	r24, 0x05	; 5
   17bda:	8a 83       	std	Y+2, r24	; 0x02
   17bdc:	06 c0       	rjmp	.+12     	; 0x17bea <udd_ep_init+0xb2>
   17bde:	86 e0       	ldi	r24, 0x06	; 6
   17be0:	8a 83       	std	Y+2, r24	; 0x02
   17be2:	03 c0       	rjmp	.+6      	; 0x17bea <udd_ep_init+0xb2>
   17be4:	87 e0       	ldi	r24, 0x07	; 7
   17be6:	8a 83       	std	Y+2, r24	; 0x02
   17be8:	00 00       	nop
   17bea:	8d 81       	ldd	r24, Y+5	; 0x05
   17bec:	1b d0       	rcall	.+54     	; 0x17c24 <udd_ep_get_ctrl>
   17bee:	8b 83       	std	Y+3, r24	; 0x03
   17bf0:	9c 83       	std	Y+4, r25	; 0x04
   17bf2:	8b 81       	ldd	r24, Y+3	; 0x03
   17bf4:	9c 81       	ldd	r25, Y+4	; 0x04
   17bf6:	fc 01       	movw	r30, r24
   17bf8:	11 82       	std	Z+1, r1	; 0x01
   17bfa:	8b 81       	ldd	r24, Y+3	; 0x03
   17bfc:	9c 81       	ldd	r25, Y+4	; 0x04
   17bfe:	26 e0       	ldi	r18, 0x06	; 6
   17c00:	fc 01       	movw	r30, r24
   17c02:	20 83       	st	Z, r18
   17c04:	99 81       	ldd	r25, Y+1	; 0x01
   17c06:	8a 81       	ldd	r24, Y+2	; 0x02
   17c08:	29 2f       	mov	r18, r25
   17c0a:	28 2b       	or	r18, r24
   17c0c:	8b 81       	ldd	r24, Y+3	; 0x03
   17c0e:	9c 81       	ldd	r25, Y+4	; 0x04
   17c10:	fc 01       	movw	r30, r24
   17c12:	21 83       	std	Z+1, r18	; 0x01
   17c14:	01 c0       	rjmp	.+2      	; 0x17c18 <udd_ep_init+0xe0>
   17c16:	00 00       	nop
   17c18:	28 96       	adiw	r28, 0x08	; 8
   17c1a:	cd bf       	out	0x3d, r28	; 61
   17c1c:	de bf       	out	0x3e, r29	; 62
   17c1e:	df 91       	pop	r29
   17c20:	cf 91       	pop	r28
   17c22:	08 95       	ret

00017c24 <udd_ep_get_ctrl>:
   17c24:	cf 93       	push	r28
   17c26:	df 93       	push	r29
   17c28:	1f 92       	push	r1
   17c2a:	cd b7       	in	r28, 0x3d	; 61
   17c2c:	de b7       	in	r29, 0x3e	; 62
   17c2e:	89 83       	std	Y+1, r24	; 0x01
   17c30:	89 81       	ldd	r24, Y+1	; 0x01
   17c32:	88 2f       	mov	r24, r24
   17c34:	90 e0       	ldi	r25, 0x00	; 0
   17c36:	8f 70       	andi	r24, 0x0F	; 15
   17c38:	99 27       	eor	r25, r25
   17c3a:	9c 01       	movw	r18, r24
   17c3c:	22 0f       	add	r18, r18
   17c3e:	33 1f       	adc	r19, r19
   17c40:	89 81       	ldd	r24, Y+1	; 0x01
   17c42:	88 1f       	adc	r24, r24
   17c44:	88 27       	eor	r24, r24
   17c46:	88 1f       	adc	r24, r24
   17c48:	88 2f       	mov	r24, r24
   17c4a:	90 e0       	ldi	r25, 0x00	; 0
   17c4c:	82 0f       	add	r24, r18
   17c4e:	93 1f       	adc	r25, r19
   17c50:	88 0f       	add	r24, r24
   17c52:	99 1f       	adc	r25, r25
   17c54:	88 0f       	add	r24, r24
   17c56:	99 1f       	adc	r25, r25
   17c58:	88 0f       	add	r24, r24
   17c5a:	99 1f       	adc	r25, r25
   17c5c:	0c 96       	adiw	r24, 0x0c	; 12
   17c5e:	84 5d       	subi	r24, 0xD4	; 212
   17c60:	9c 4d       	sbci	r25, 0xDC	; 220
   17c62:	0f 90       	pop	r0
   17c64:	df 91       	pop	r29
   17c66:	cf 91       	pop	r28
   17c68:	08 95       	ret

00017c6a <udd_ctrl_init>:
   17c6a:	0f 93       	push	r16
   17c6c:	cf 93       	push	r28
   17c6e:	df 93       	push	r29
   17c70:	cd b7       	in	r28, 0x3d	; 61
   17c72:	de b7       	in	r29, 0x3e	; 62
   17c74:	88 ec       	ldi	r24, 0xC8	; 200
   17c76:	94 e0       	ldi	r25, 0x04	; 4
   17c78:	28 ec       	ldi	r18, 0xC8	; 200
   17c7a:	34 e0       	ldi	r19, 0x04	; 4
   17c7c:	f9 01       	movw	r30, r18
   17c7e:	20 81       	ld	r18, Z
   17c80:	2f 7d       	andi	r18, 0xDF	; 223
   17c82:	fc 01       	movw	r30, r24
   17c84:	20 83       	st	Z, r18
   17c86:	88 ec       	ldi	r24, 0xC8	; 200
   17c88:	94 e0       	ldi	r25, 0x04	; 4
   17c8a:	28 ec       	ldi	r18, 0xC8	; 200
   17c8c:	34 e0       	ldi	r19, 0x04	; 4
   17c8e:	f9 01       	movw	r30, r18
   17c90:	20 81       	ld	r18, Z
   17c92:	2f 7d       	andi	r18, 0xDF	; 223
   17c94:	fc 01       	movw	r30, r24
   17c96:	20 83       	st	Z, r18
   17c98:	80 e4       	ldi	r24, 0x40	; 64
   17c9a:	93 e2       	ldi	r25, 0x23	; 35
   17c9c:	fc 01       	movw	r30, r24
   17c9e:	02 e0       	ldi	r16, 0x02	; 2
   17ca0:	05 93       	las	Z, r16
   17ca2:	10 92 42 23 	sts	0x2342, r1	; 0x802342 <udd_sram+0x16>
   17ca6:	10 92 43 23 	sts	0x2343, r1	; 0x802343 <udd_sram+0x17>
   17caa:	80 e4       	ldi	r24, 0x40	; 64
   17cac:	93 e2       	ldi	r25, 0x23	; 35
   17cae:	fc 01       	movw	r30, r24
   17cb0:	00 e2       	ldi	r16, 0x20	; 32
   17cb2:	06 93       	lac	Z, r16
   17cb4:	80 e4       	ldi	r24, 0x40	; 64
   17cb6:	93 e2       	ldi	r25, 0x23	; 35
   17cb8:	fc 01       	movw	r30, r24
   17cba:	00 e4       	ldi	r16, 0x40	; 64
   17cbc:	06 93       	lac	Z, r16
   17cbe:	88 e3       	ldi	r24, 0x38	; 56
   17cc0:	93 e2       	ldi	r25, 0x23	; 35
   17cc2:	fc 01       	movw	r30, r24
   17cc4:	00 e4       	ldi	r16, 0x40	; 64
   17cc6:	06 93       	lac	Z, r16
   17cc8:	10 92 57 31 	sts	0x3157, r1	; 0x803157 <udd_g_ctrlreq+0xc>
   17ccc:	10 92 58 31 	sts	0x3158, r1	; 0x803158 <udd_g_ctrlreq+0xd>
   17cd0:	10 92 59 31 	sts	0x3159, r1	; 0x803159 <udd_g_ctrlreq+0xe>
   17cd4:	10 92 5a 31 	sts	0x315A, r1	; 0x80315a <udd_g_ctrlreq+0xf>
   17cd8:	10 92 55 31 	sts	0x3155, r1	; 0x803155 <udd_g_ctrlreq+0xa>
   17cdc:	10 92 56 31 	sts	0x3156, r1	; 0x803156 <udd_g_ctrlreq+0xb>
   17ce0:	10 92 6c 23 	sts	0x236C, r1	; 0x80236c <udd_ep_control_state>
   17ce4:	00 00       	nop
   17ce6:	df 91       	pop	r29
   17ce8:	cf 91       	pop	r28
   17cea:	0f 91       	pop	r16
   17cec:	08 95       	ret

00017cee <udd_ctrl_setup_received>:
   17cee:	0f 93       	push	r16
   17cf0:	cf 93       	push	r28
   17cf2:	df 93       	push	r29
   17cf4:	cd b7       	in	r28, 0x3d	; 61
   17cf6:	de b7       	in	r29, 0x3e	; 62
   17cf8:	80 91 6c 23 	lds	r24, 0x236C	; 0x80236c <udd_ep_control_state>
   17cfc:	88 23       	and	r24, r24
   17cfe:	51 f0       	breq	.+20     	; 0x17d14 <udd_ctrl_setup_received+0x26>
   17d00:	80 91 6c 23 	lds	r24, 0x236C	; 0x80236c <udd_ep_control_state>
   17d04:	83 30       	cpi	r24, 0x03	; 3
   17d06:	21 f0       	breq	.+8      	; 0x17d10 <udd_ctrl_setup_received+0x22>
   17d08:	80 91 6c 23 	lds	r24, 0x236C	; 0x80236c <udd_ep_control_state>
   17d0c:	84 30       	cpi	r24, 0x04	; 4
   17d0e:	09 f4       	brne	.+2      	; 0x17d12 <udd_ctrl_setup_received+0x24>
   17d10:	4f d2       	rcall	.+1182   	; 0x181b0 <udd_ctrl_endofrequest>
   17d12:	ab df       	rcall	.-170    	; 0x17c6a <udd_ctrl_init>
   17d14:	80 91 3a 23 	lds	r24, 0x233A	; 0x80233a <udd_sram+0xe>
   17d18:	90 91 3b 23 	lds	r25, 0x233B	; 0x80233b <udd_sram+0xf>
   17d1c:	08 97       	sbiw	r24, 0x08	; 8
   17d1e:	09 f0       	breq	.+2      	; 0x17d22 <udd_ctrl_setup_received+0x34>
   17d20:	53 c0       	rjmp	.+166    	; 0x17dc8 <udd_ctrl_setup_received+0xda>
   17d22:	88 e0       	ldi	r24, 0x08	; 8
   17d24:	e1 e7       	ldi	r30, 0x71	; 113
   17d26:	f3 e2       	ldi	r31, 0x23	; 35
   17d28:	ab e4       	ldi	r26, 0x4B	; 75
   17d2a:	b1 e3       	ldi	r27, 0x31	; 49
   17d2c:	01 90       	ld	r0, Z+
   17d2e:	0d 92       	st	X+, r0
   17d30:	8a 95       	dec	r24
   17d32:	e1 f7       	brne	.-8      	; 0x17d2c <udd_ctrl_setup_received+0x3e>
   17d34:	88 ec       	ldi	r24, 0xC8	; 200
   17d36:	94 e0       	ldi	r25, 0x04	; 4
   17d38:	28 ec       	ldi	r18, 0xC8	; 200
   17d3a:	34 e0       	ldi	r19, 0x04	; 4
   17d3c:	f9 01       	movw	r30, r18
   17d3e:	20 81       	ld	r18, Z
   17d40:	20 62       	ori	r18, 0x20	; 32
   17d42:	fc 01       	movw	r30, r24
   17d44:	20 83       	st	Z, r18
   17d46:	88 ec       	ldi	r24, 0xC8	; 200
   17d48:	94 e0       	ldi	r25, 0x04	; 4
   17d4a:	28 ec       	ldi	r18, 0xC8	; 200
   17d4c:	34 e0       	ldi	r19, 0x04	; 4
   17d4e:	f9 01       	movw	r30, r18
   17d50:	20 81       	ld	r18, Z
   17d52:	20 62       	ori	r18, 0x20	; 32
   17d54:	fc 01       	movw	r30, r24
   17d56:	20 83       	st	Z, r18
   17d58:	0f 94 43 20 	call	0x24086	; 0x24086 <udc_process_setup>
   17d5c:	98 2f       	mov	r25, r24
   17d5e:	81 e0       	ldi	r24, 0x01	; 1
   17d60:	89 27       	eor	r24, r25
   17d62:	88 23       	and	r24, r24
   17d64:	11 f0       	breq	.+4      	; 0x17d6a <udd_ctrl_setup_received+0x7c>
   17d66:	e5 d1       	rcall	.+970    	; 0x18132 <udd_ctrl_stall_data>
   17d68:	30 c0       	rjmp	.+96     	; 0x17dca <udd_ctrl_setup_received+0xdc>
   17d6a:	80 91 4b 31 	lds	r24, 0x314B	; 0x80314b <udd_g_ctrlreq>
   17d6e:	88 23       	and	r24, r24
   17d70:	6c f4       	brge	.+26     	; 0x17d8c <udd_ctrl_setup_received+0x9e>
   17d72:	10 92 6d 23 	sts	0x236D, r1	; 0x80236d <udd_ctrl_prev_payload_nb_trans>
   17d76:	10 92 6e 23 	sts	0x236E, r1	; 0x80236e <udd_ctrl_prev_payload_nb_trans+0x1>
   17d7a:	10 92 6f 23 	sts	0x236F, r1	; 0x80236f <udd_ctrl_payload_nb_trans>
   17d7e:	10 92 70 23 	sts	0x2370, r1	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   17d82:	82 e0       	ldi	r24, 0x02	; 2
   17d84:	80 93 6c 23 	sts	0x236C, r24	; 0x80236c <udd_ep_control_state>
   17d88:	24 d0       	rcall	.+72     	; 0x17dd2 <udd_ctrl_in_sent>
   17d8a:	1f c0       	rjmp	.+62     	; 0x17dca <udd_ctrl_setup_received+0xdc>
   17d8c:	80 91 51 31 	lds	r24, 0x3151	; 0x803151 <udd_g_ctrlreq+0x6>
   17d90:	90 91 52 31 	lds	r25, 0x3152	; 0x803152 <udd_g_ctrlreq+0x7>
   17d94:	89 2b       	or	r24, r25
   17d96:	11 f4       	brne	.+4      	; 0x17d9c <udd_ctrl_setup_received+0xae>
   17d98:	e3 d1       	rcall	.+966    	; 0x18160 <udd_ctrl_send_zlp_in>
   17d9a:	17 c0       	rjmp	.+46     	; 0x17dca <udd_ctrl_setup_received+0xdc>
   17d9c:	10 92 6d 23 	sts	0x236D, r1	; 0x80236d <udd_ctrl_prev_payload_nb_trans>
   17da0:	10 92 6e 23 	sts	0x236E, r1	; 0x80236e <udd_ctrl_prev_payload_nb_trans+0x1>
   17da4:	10 92 6f 23 	sts	0x236F, r1	; 0x80236f <udd_ctrl_payload_nb_trans>
   17da8:	10 92 70 23 	sts	0x2370, r1	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   17dac:	81 e0       	ldi	r24, 0x01	; 1
   17dae:	80 93 6c 23 	sts	0x236C, r24	; 0x80236c <udd_ep_control_state>
   17db2:	88 e3       	ldi	r24, 0x38	; 56
   17db4:	93 e2       	ldi	r25, 0x23	; 35
   17db6:	fc 01       	movw	r30, r24
   17db8:	02 e0       	ldi	r16, 0x02	; 2
   17dba:	06 93       	lac	Z, r16
   17dbc:	88 e3       	ldi	r24, 0x38	; 56
   17dbe:	93 e2       	ldi	r25, 0x23	; 35
   17dc0:	fc 01       	movw	r30, r24
   17dc2:	00 e2       	ldi	r16, 0x20	; 32
   17dc4:	06 93       	lac	Z, r16
   17dc6:	01 c0       	rjmp	.+2      	; 0x17dca <udd_ctrl_setup_received+0xdc>
   17dc8:	00 00       	nop
   17dca:	df 91       	pop	r29
   17dcc:	cf 91       	pop	r28
   17dce:	0f 91       	pop	r16
   17dd0:	08 95       	ret

00017dd2 <udd_ctrl_in_sent>:
   17dd2:	0f 93       	push	r16
   17dd4:	cf 93       	push	r28
   17dd6:	df 93       	push	r29
   17dd8:	1f 92       	push	r1
   17dda:	1f 92       	push	r1
   17ddc:	cd b7       	in	r28, 0x3d	; 61
   17dde:	de b7       	in	r29, 0x3e	; 62
   17de0:	80 91 6c 23 	lds	r24, 0x236C	; 0x80236c <udd_ep_control_state>
   17de4:	83 30       	cpi	r24, 0x03	; 3
   17de6:	19 f4       	brne	.+6      	; 0x17dee <udd_ctrl_in_sent+0x1c>
   17de8:	e3 d1       	rcall	.+966    	; 0x181b0 <udd_ctrl_endofrequest>
   17dea:	3f df       	rcall	.-386    	; 0x17c6a <udd_ctrl_init>
   17dec:	81 c0       	rjmp	.+258    	; 0x17ef0 <udd_ctrl_in_sent+0x11e>
   17dee:	20 91 55 31 	lds	r18, 0x3155	; 0x803155 <udd_g_ctrlreq+0xa>
   17df2:	30 91 56 31 	lds	r19, 0x3156	; 0x803156 <udd_g_ctrlreq+0xb>
   17df6:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_ctrl_payload_nb_trans>
   17dfa:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   17dfe:	a9 01       	movw	r20, r18
   17e00:	48 1b       	sub	r20, r24
   17e02:	59 0b       	sbc	r21, r25
   17e04:	ca 01       	movw	r24, r20
   17e06:	89 83       	std	Y+1, r24	; 0x01
   17e08:	9a 83       	std	Y+2, r25	; 0x02
   17e0a:	89 81       	ldd	r24, Y+1	; 0x01
   17e0c:	9a 81       	ldd	r25, Y+2	; 0x02
   17e0e:	89 2b       	or	r24, r25
   17e10:	d1 f5       	brne	.+116    	; 0x17e86 <udd_ctrl_in_sent+0xb4>
   17e12:	20 91 6d 23 	lds	r18, 0x236D	; 0x80236d <udd_ctrl_prev_payload_nb_trans>
   17e16:	30 91 6e 23 	lds	r19, 0x236E	; 0x80236e <udd_ctrl_prev_payload_nb_trans+0x1>
   17e1a:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_ctrl_payload_nb_trans>
   17e1e:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   17e22:	82 0f       	add	r24, r18
   17e24:	93 1f       	adc	r25, r19
   17e26:	80 93 6d 23 	sts	0x236D, r24	; 0x80236d <udd_ctrl_prev_payload_nb_trans>
   17e2a:	90 93 6e 23 	sts	0x236E, r25	; 0x80236e <udd_ctrl_prev_payload_nb_trans+0x1>
   17e2e:	20 91 51 31 	lds	r18, 0x3151	; 0x803151 <udd_g_ctrlreq+0x6>
   17e32:	30 91 52 31 	lds	r19, 0x3152	; 0x803152 <udd_g_ctrlreq+0x7>
   17e36:	80 91 6d 23 	lds	r24, 0x236D	; 0x80236d <udd_ctrl_prev_payload_nb_trans>
   17e3a:	90 91 6e 23 	lds	r25, 0x236E	; 0x80236e <udd_ctrl_prev_payload_nb_trans+0x1>
   17e3e:	28 17       	cp	r18, r24
   17e40:	39 07       	cpc	r19, r25
   17e42:	21 f0       	breq	.+8      	; 0x17e4c <udd_ctrl_in_sent+0x7a>
   17e44:	80 91 55 24 	lds	r24, 0x2455	; 0x802455 <b_shortpacket.5472>
   17e48:	88 23       	and	r24, r24
   17e4a:	11 f0       	breq	.+4      	; 0x17e50 <udd_ctrl_in_sent+0x7e>
   17e4c:	9f d1       	rcall	.+830    	; 0x1818c <udd_ctrl_send_zlp_out>
   17e4e:	50 c0       	rjmp	.+160    	; 0x17ef0 <udd_ctrl_in_sent+0x11e>
   17e50:	80 91 59 31 	lds	r24, 0x3159	; 0x803159 <udd_g_ctrlreq+0xe>
   17e54:	90 91 5a 31 	lds	r25, 0x315A	; 0x80315a <udd_g_ctrlreq+0xf>
   17e58:	89 2b       	or	r24, r25
   17e5a:	a9 f0       	breq	.+42     	; 0x17e86 <udd_ctrl_in_sent+0xb4>
   17e5c:	80 91 59 31 	lds	r24, 0x3159	; 0x803159 <udd_g_ctrlreq+0xe>
   17e60:	90 91 5a 31 	lds	r25, 0x315A	; 0x80315a <udd_g_ctrlreq+0xf>
   17e64:	fc 01       	movw	r30, r24
   17e66:	19 95       	eicall
   17e68:	98 2f       	mov	r25, r24
   17e6a:	81 e0       	ldi	r24, 0x01	; 1
   17e6c:	89 27       	eor	r24, r25
   17e6e:	88 23       	and	r24, r24
   17e70:	51 f4       	brne	.+20     	; 0x17e86 <udd_ctrl_in_sent+0xb4>
   17e72:	10 92 6f 23 	sts	0x236F, r1	; 0x80236f <udd_ctrl_payload_nb_trans>
   17e76:	10 92 70 23 	sts	0x2370, r1	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   17e7a:	80 91 55 31 	lds	r24, 0x3155	; 0x803155 <udd_g_ctrlreq+0xa>
   17e7e:	90 91 56 31 	lds	r25, 0x3156	; 0x803156 <udd_g_ctrlreq+0xb>
   17e82:	89 83       	std	Y+1, r24	; 0x01
   17e84:	9a 83       	std	Y+2, r25	; 0x02
   17e86:	89 81       	ldd	r24, Y+1	; 0x01
   17e88:	9a 81       	ldd	r25, Y+2	; 0x02
   17e8a:	80 34       	cpi	r24, 0x40	; 64
   17e8c:	91 05       	cpc	r25, r1
   17e8e:	38 f0       	brcs	.+14     	; 0x17e9e <udd_ctrl_in_sent+0xcc>
   17e90:	80 e4       	ldi	r24, 0x40	; 64
   17e92:	90 e0       	ldi	r25, 0x00	; 0
   17e94:	89 83       	std	Y+1, r24	; 0x01
   17e96:	9a 83       	std	Y+2, r25	; 0x02
   17e98:	10 92 55 24 	sts	0x2455, r1	; 0x802455 <b_shortpacket.5472>
   17e9c:	03 c0       	rjmp	.+6      	; 0x17ea4 <udd_ctrl_in_sent+0xd2>
   17e9e:	81 e0       	ldi	r24, 0x01	; 1
   17ea0:	80 93 55 24 	sts	0x2455, r24	; 0x802455 <b_shortpacket.5472>
   17ea4:	89 81       	ldd	r24, Y+1	; 0x01
   17ea6:	9a 81       	ldd	r25, Y+2	; 0x02
   17ea8:	80 93 42 23 	sts	0x2342, r24	; 0x802342 <udd_sram+0x16>
   17eac:	90 93 43 23 	sts	0x2343, r25	; 0x802343 <udd_sram+0x17>
   17eb0:	80 91 53 31 	lds	r24, 0x3153	; 0x803153 <udd_g_ctrlreq+0x8>
   17eb4:	90 91 54 31 	lds	r25, 0x3154	; 0x803154 <udd_g_ctrlreq+0x9>
   17eb8:	9c 01       	movw	r18, r24
   17eba:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_ctrl_payload_nb_trans>
   17ebe:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   17ec2:	82 0f       	add	r24, r18
   17ec4:	93 1f       	adc	r25, r19
   17ec6:	80 93 44 23 	sts	0x2344, r24	; 0x802344 <udd_sram+0x18>
   17eca:	90 93 45 23 	sts	0x2345, r25	; 0x802345 <udd_sram+0x19>
   17ece:	20 91 6f 23 	lds	r18, 0x236F	; 0x80236f <udd_ctrl_payload_nb_trans>
   17ed2:	30 91 70 23 	lds	r19, 0x2370	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   17ed6:	89 81       	ldd	r24, Y+1	; 0x01
   17ed8:	9a 81       	ldd	r25, Y+2	; 0x02
   17eda:	82 0f       	add	r24, r18
   17edc:	93 1f       	adc	r25, r19
   17ede:	80 93 6f 23 	sts	0x236F, r24	; 0x80236f <udd_ctrl_payload_nb_trans>
   17ee2:	90 93 70 23 	sts	0x2370, r25	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   17ee6:	80 e4       	ldi	r24, 0x40	; 64
   17ee8:	93 e2       	ldi	r25, 0x23	; 35
   17eea:	fc 01       	movw	r30, r24
   17eec:	02 e0       	ldi	r16, 0x02	; 2
   17eee:	06 93       	lac	Z, r16
   17ef0:	0f 90       	pop	r0
   17ef2:	0f 90       	pop	r0
   17ef4:	df 91       	pop	r29
   17ef6:	cf 91       	pop	r28
   17ef8:	0f 91       	pop	r16
   17efa:	08 95       	ret

00017efc <udd_ctrl_out_received>:
   17efc:	0f 93       	push	r16
   17efe:	cf 93       	push	r28
   17f00:	df 93       	push	r29
   17f02:	1f 92       	push	r1
   17f04:	1f 92       	push	r1
   17f06:	cd b7       	in	r28, 0x3d	; 61
   17f08:	de b7       	in	r29, 0x3e	; 62
   17f0a:	80 91 6c 23 	lds	r24, 0x236C	; 0x80236c <udd_ep_control_state>
   17f0e:	84 30       	cpi	r24, 0x04	; 4
   17f10:	19 f4       	brne	.+6      	; 0x17f18 <udd_ctrl_out_received+0x1c>
   17f12:	4e d1       	rcall	.+668    	; 0x181b0 <udd_ctrl_endofrequest>
   17f14:	aa de       	rcall	.-684    	; 0x17c6a <udd_ctrl_init>
   17f16:	af c0       	rjmp	.+350    	; 0x18076 <udd_ctrl_out_received+0x17a>
   17f18:	80 91 3a 23 	lds	r24, 0x233A	; 0x80233a <udd_sram+0xe>
   17f1c:	90 91 3b 23 	lds	r25, 0x233B	; 0x80233b <udd_sram+0xf>
   17f20:	89 83       	std	Y+1, r24	; 0x01
   17f22:	9a 83       	std	Y+2, r25	; 0x02
   17f24:	20 91 55 31 	lds	r18, 0x3155	; 0x803155 <udd_g_ctrlreq+0xa>
   17f28:	30 91 56 31 	lds	r19, 0x3156	; 0x803156 <udd_g_ctrlreq+0xb>
   17f2c:	40 91 6f 23 	lds	r20, 0x236F	; 0x80236f <udd_ctrl_payload_nb_trans>
   17f30:	50 91 70 23 	lds	r21, 0x2370	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   17f34:	89 81       	ldd	r24, Y+1	; 0x01
   17f36:	9a 81       	ldd	r25, Y+2	; 0x02
   17f38:	84 0f       	add	r24, r20
   17f3a:	95 1f       	adc	r25, r21
   17f3c:	28 17       	cp	r18, r24
   17f3e:	39 07       	cpc	r19, r25
   17f40:	70 f4       	brcc	.+28     	; 0x17f5e <udd_ctrl_out_received+0x62>
   17f42:	20 91 55 31 	lds	r18, 0x3155	; 0x803155 <udd_g_ctrlreq+0xa>
   17f46:	30 91 56 31 	lds	r19, 0x3156	; 0x803156 <udd_g_ctrlreq+0xb>
   17f4a:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_ctrl_payload_nb_trans>
   17f4e:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   17f52:	a9 01       	movw	r20, r18
   17f54:	48 1b       	sub	r20, r24
   17f56:	59 0b       	sbc	r21, r25
   17f58:	ca 01       	movw	r24, r20
   17f5a:	89 83       	std	Y+1, r24	; 0x01
   17f5c:	9a 83       	std	Y+2, r25	; 0x02
   17f5e:	20 91 53 31 	lds	r18, 0x3153	; 0x803153 <udd_g_ctrlreq+0x8>
   17f62:	30 91 54 31 	lds	r19, 0x3154	; 0x803154 <udd_g_ctrlreq+0x9>
   17f66:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_ctrl_payload_nb_trans>
   17f6a:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   17f6e:	82 0f       	add	r24, r18
   17f70:	93 1f       	adc	r25, r19
   17f72:	29 81       	ldd	r18, Y+1	; 0x01
   17f74:	3a 81       	ldd	r19, Y+2	; 0x02
   17f76:	a9 01       	movw	r20, r18
   17f78:	61 e7       	ldi	r22, 0x71	; 113
   17f7a:	73 e2       	ldi	r23, 0x23	; 35
   17f7c:	0f 94 9b 32 	call	0x26536	; 0x26536 <memcpy>
   17f80:	20 91 6f 23 	lds	r18, 0x236F	; 0x80236f <udd_ctrl_payload_nb_trans>
   17f84:	30 91 70 23 	lds	r19, 0x2370	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   17f88:	89 81       	ldd	r24, Y+1	; 0x01
   17f8a:	9a 81       	ldd	r25, Y+2	; 0x02
   17f8c:	82 0f       	add	r24, r18
   17f8e:	93 1f       	adc	r25, r19
   17f90:	80 93 6f 23 	sts	0x236F, r24	; 0x80236f <udd_ctrl_payload_nb_trans>
   17f94:	90 93 70 23 	sts	0x2370, r25	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   17f98:	89 81       	ldd	r24, Y+1	; 0x01
   17f9a:	9a 81       	ldd	r25, Y+2	; 0x02
   17f9c:	80 34       	cpi	r24, 0x40	; 64
   17f9e:	91 05       	cpc	r25, r1
   17fa0:	89 f4       	brne	.+34     	; 0x17fc4 <udd_ctrl_out_received+0xc8>
   17fa2:	20 91 51 31 	lds	r18, 0x3151	; 0x803151 <udd_g_ctrlreq+0x6>
   17fa6:	30 91 52 31 	lds	r19, 0x3152	; 0x803152 <udd_g_ctrlreq+0x7>
   17faa:	40 91 6d 23 	lds	r20, 0x236D	; 0x80236d <udd_ctrl_prev_payload_nb_trans>
   17fae:	50 91 6e 23 	lds	r21, 0x236E	; 0x80236e <udd_ctrl_prev_payload_nb_trans+0x1>
   17fb2:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_ctrl_payload_nb_trans>
   17fb6:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   17fba:	84 0f       	add	r24, r20
   17fbc:	95 1f       	adc	r25, r21
   17fbe:	82 17       	cp	r24, r18
   17fc0:	93 07       	cpc	r25, r19
   17fc2:	e8 f0       	brcs	.+58     	; 0x17ffe <udd_ctrl_out_received+0x102>
   17fc4:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_ctrl_payload_nb_trans>
   17fc8:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   17fcc:	80 93 55 31 	sts	0x3155, r24	; 0x803155 <udd_g_ctrlreq+0xa>
   17fd0:	90 93 56 31 	sts	0x3156, r25	; 0x803156 <udd_g_ctrlreq+0xb>
   17fd4:	80 91 59 31 	lds	r24, 0x3159	; 0x803159 <udd_g_ctrlreq+0xe>
   17fd8:	90 91 5a 31 	lds	r25, 0x315A	; 0x80315a <udd_g_ctrlreq+0xf>
   17fdc:	89 2b       	or	r24, r25
   17fde:	69 f0       	breq	.+26     	; 0x17ffa <udd_ctrl_out_received+0xfe>
   17fe0:	80 91 59 31 	lds	r24, 0x3159	; 0x803159 <udd_g_ctrlreq+0xe>
   17fe4:	90 91 5a 31 	lds	r25, 0x315A	; 0x80315a <udd_g_ctrlreq+0xf>
   17fe8:	fc 01       	movw	r30, r24
   17fea:	19 95       	eicall
   17fec:	98 2f       	mov	r25, r24
   17fee:	81 e0       	ldi	r24, 0x01	; 1
   17ff0:	89 27       	eor	r24, r25
   17ff2:	88 23       	and	r24, r24
   17ff4:	11 f0       	breq	.+4      	; 0x17ffa <udd_ctrl_out_received+0xfe>
   17ff6:	9d d0       	rcall	.+314    	; 0x18132 <udd_ctrl_stall_data>
   17ff8:	3e c0       	rjmp	.+124    	; 0x18076 <udd_ctrl_out_received+0x17a>
   17ffa:	b2 d0       	rcall	.+356    	; 0x18160 <udd_ctrl_send_zlp_in>
   17ffc:	3c c0       	rjmp	.+120    	; 0x18076 <udd_ctrl_out_received+0x17a>
   17ffe:	20 91 55 31 	lds	r18, 0x3155	; 0x803155 <udd_g_ctrlreq+0xa>
   18002:	30 91 56 31 	lds	r19, 0x3156	; 0x803156 <udd_g_ctrlreq+0xb>
   18006:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_ctrl_payload_nb_trans>
   1800a:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   1800e:	28 17       	cp	r18, r24
   18010:	39 07       	cpc	r19, r25
   18012:	39 f5       	brne	.+78     	; 0x18062 <udd_ctrl_out_received+0x166>
   18014:	80 91 59 31 	lds	r24, 0x3159	; 0x803159 <udd_g_ctrlreq+0xe>
   18018:	90 91 5a 31 	lds	r25, 0x315A	; 0x80315a <udd_g_ctrlreq+0xf>
   1801c:	89 2b       	or	r24, r25
   1801e:	11 f4       	brne	.+4      	; 0x18024 <udd_ctrl_out_received+0x128>
   18020:	88 d0       	rcall	.+272    	; 0x18132 <udd_ctrl_stall_data>
   18022:	29 c0       	rjmp	.+82     	; 0x18076 <udd_ctrl_out_received+0x17a>
   18024:	80 91 59 31 	lds	r24, 0x3159	; 0x803159 <udd_g_ctrlreq+0xe>
   18028:	90 91 5a 31 	lds	r25, 0x315A	; 0x80315a <udd_g_ctrlreq+0xf>
   1802c:	fc 01       	movw	r30, r24
   1802e:	19 95       	eicall
   18030:	98 2f       	mov	r25, r24
   18032:	81 e0       	ldi	r24, 0x01	; 1
   18034:	89 27       	eor	r24, r25
   18036:	88 23       	and	r24, r24
   18038:	11 f0       	breq	.+4      	; 0x1803e <udd_ctrl_out_received+0x142>
   1803a:	7b d0       	rcall	.+246    	; 0x18132 <udd_ctrl_stall_data>
   1803c:	1c c0       	rjmp	.+56     	; 0x18076 <udd_ctrl_out_received+0x17a>
   1803e:	20 91 6d 23 	lds	r18, 0x236D	; 0x80236d <udd_ctrl_prev_payload_nb_trans>
   18042:	30 91 6e 23 	lds	r19, 0x236E	; 0x80236e <udd_ctrl_prev_payload_nb_trans+0x1>
   18046:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_ctrl_payload_nb_trans>
   1804a:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   1804e:	82 0f       	add	r24, r18
   18050:	93 1f       	adc	r25, r19
   18052:	80 93 6d 23 	sts	0x236D, r24	; 0x80236d <udd_ctrl_prev_payload_nb_trans>
   18056:	90 93 6e 23 	sts	0x236E, r25	; 0x80236e <udd_ctrl_prev_payload_nb_trans+0x1>
   1805a:	10 92 6f 23 	sts	0x236F, r1	; 0x80236f <udd_ctrl_payload_nb_trans>
   1805e:	10 92 70 23 	sts	0x2370, r1	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   18062:	88 e3       	ldi	r24, 0x38	; 56
   18064:	93 e2       	ldi	r25, 0x23	; 35
   18066:	fc 01       	movw	r30, r24
   18068:	02 e0       	ldi	r16, 0x02	; 2
   1806a:	06 93       	lac	Z, r16
   1806c:	88 e3       	ldi	r24, 0x38	; 56
   1806e:	93 e2       	ldi	r25, 0x23	; 35
   18070:	fc 01       	movw	r30, r24
   18072:	00 e2       	ldi	r16, 0x20	; 32
   18074:	06 93       	lac	Z, r16
   18076:	0f 90       	pop	r0
   18078:	0f 90       	pop	r0
   1807a:	df 91       	pop	r29
   1807c:	cf 91       	pop	r28
   1807e:	0f 91       	pop	r16
   18080:	08 95       	ret

00018082 <udd_ctrl_underflow>:
   18082:	0f 93       	push	r16
   18084:	cf 93       	push	r28
   18086:	df 93       	push	r29
   18088:	cd b7       	in	r28, 0x3d	; 61
   1808a:	de b7       	in	r29, 0x3e	; 62
   1808c:	8c ec       	ldi	r24, 0xCC	; 204
   1808e:	94 e0       	ldi	r25, 0x04	; 4
   18090:	fc 01       	movw	r30, r24
   18092:	80 81       	ld	r24, Z
   18094:	88 2f       	mov	r24, r24
   18096:	90 e0       	ldi	r25, 0x00	; 0
   18098:	82 70       	andi	r24, 0x02	; 2
   1809a:	99 27       	eor	r25, r25
   1809c:	89 2b       	or	r24, r25
   1809e:	c1 f4       	brne	.+48     	; 0x180d0 <udd_ctrl_underflow+0x4e>
   180a0:	d7 d0       	rcall	.+430    	; 0x18250 <udd_ctrl_interrupt_tc_setup>
   180a2:	88 23       	and	r24, r24
   180a4:	a9 f4       	brne	.+42     	; 0x180d0 <udd_ctrl_underflow+0x4e>
   180a6:	80 91 6c 23 	lds	r24, 0x236C	; 0x80236c <udd_ep_control_state>
   180aa:	81 30       	cpi	r24, 0x01	; 1
   180ac:	11 f4       	brne	.+4      	; 0x180b2 <udd_ctrl_underflow+0x30>
   180ae:	58 d0       	rcall	.+176    	; 0x18160 <udd_ctrl_send_zlp_in>
   180b0:	10 c0       	rjmp	.+32     	; 0x180d2 <udd_ctrl_underflow+0x50>
   180b2:	80 91 6c 23 	lds	r24, 0x236C	; 0x80236c <udd_ep_control_state>
   180b6:	84 30       	cpi	r24, 0x04	; 4
   180b8:	61 f4       	brne	.+24     	; 0x180d2 <udd_ctrl_underflow+0x50>
   180ba:	81 e4       	ldi	r24, 0x41	; 65
   180bc:	93 e2       	ldi	r25, 0x23	; 35
   180be:	fc 01       	movw	r30, r24
   180c0:	04 e0       	ldi	r16, 0x04	; 4
   180c2:	05 93       	las	Z, r16
   180c4:	89 e3       	ldi	r24, 0x39	; 57
   180c6:	93 e2       	ldi	r25, 0x23	; 35
   180c8:	fc 01       	movw	r30, r24
   180ca:	04 e0       	ldi	r16, 0x04	; 4
   180cc:	05 93       	las	Z, r16
   180ce:	01 c0       	rjmp	.+2      	; 0x180d2 <udd_ctrl_underflow+0x50>
   180d0:	00 00       	nop
   180d2:	df 91       	pop	r29
   180d4:	cf 91       	pop	r28
   180d6:	0f 91       	pop	r16
   180d8:	08 95       	ret

000180da <udd_ctrl_overflow>:
   180da:	0f 93       	push	r16
   180dc:	cf 93       	push	r28
   180de:	df 93       	push	r29
   180e0:	cd b7       	in	r28, 0x3d	; 61
   180e2:	de b7       	in	r29, 0x3e	; 62
   180e4:	8c ec       	ldi	r24, 0xCC	; 204
   180e6:	94 e0       	ldi	r25, 0x04	; 4
   180e8:	fc 01       	movw	r30, r24
   180ea:	80 81       	ld	r24, Z
   180ec:	88 2f       	mov	r24, r24
   180ee:	90 e0       	ldi	r25, 0x00	; 0
   180f0:	82 70       	andi	r24, 0x02	; 2
   180f2:	99 27       	eor	r25, r25
   180f4:	89 2b       	or	r24, r25
   180f6:	c1 f4       	brne	.+48     	; 0x18128 <udd_ctrl_overflow+0x4e>
   180f8:	ab d0       	rcall	.+342    	; 0x18250 <udd_ctrl_interrupt_tc_setup>
   180fa:	88 23       	and	r24, r24
   180fc:	a9 f4       	brne	.+42     	; 0x18128 <udd_ctrl_overflow+0x4e>
   180fe:	80 91 6c 23 	lds	r24, 0x236C	; 0x80236c <udd_ep_control_state>
   18102:	82 30       	cpi	r24, 0x02	; 2
   18104:	11 f4       	brne	.+4      	; 0x1810a <udd_ctrl_overflow+0x30>
   18106:	42 d0       	rcall	.+132    	; 0x1818c <udd_ctrl_send_zlp_out>
   18108:	10 c0       	rjmp	.+32     	; 0x1812a <udd_ctrl_overflow+0x50>
   1810a:	80 91 6c 23 	lds	r24, 0x236C	; 0x80236c <udd_ep_control_state>
   1810e:	83 30       	cpi	r24, 0x03	; 3
   18110:	61 f4       	brne	.+24     	; 0x1812a <udd_ctrl_overflow+0x50>
   18112:	81 e4       	ldi	r24, 0x41	; 65
   18114:	93 e2       	ldi	r25, 0x23	; 35
   18116:	fc 01       	movw	r30, r24
   18118:	04 e0       	ldi	r16, 0x04	; 4
   1811a:	05 93       	las	Z, r16
   1811c:	89 e3       	ldi	r24, 0x39	; 57
   1811e:	93 e2       	ldi	r25, 0x23	; 35
   18120:	fc 01       	movw	r30, r24
   18122:	04 e0       	ldi	r16, 0x04	; 4
   18124:	05 93       	las	Z, r16
   18126:	01 c0       	rjmp	.+2      	; 0x1812a <udd_ctrl_overflow+0x50>
   18128:	00 00       	nop
   1812a:	df 91       	pop	r29
   1812c:	cf 91       	pop	r28
   1812e:	0f 91       	pop	r16
   18130:	08 95       	ret

00018132 <udd_ctrl_stall_data>:
   18132:	0f 93       	push	r16
   18134:	cf 93       	push	r28
   18136:	df 93       	push	r29
   18138:	cd b7       	in	r28, 0x3d	; 61
   1813a:	de b7       	in	r29, 0x3e	; 62
   1813c:	85 e0       	ldi	r24, 0x05	; 5
   1813e:	80 93 6c 23 	sts	0x236C, r24	; 0x80236c <udd_ep_control_state>
   18142:	81 e4       	ldi	r24, 0x41	; 65
   18144:	93 e2       	ldi	r25, 0x23	; 35
   18146:	fc 01       	movw	r30, r24
   18148:	04 e0       	ldi	r16, 0x04	; 4
   1814a:	05 93       	las	Z, r16
   1814c:	89 e3       	ldi	r24, 0x39	; 57
   1814e:	93 e2       	ldi	r25, 0x23	; 35
   18150:	fc 01       	movw	r30, r24
   18152:	04 e0       	ldi	r16, 0x04	; 4
   18154:	05 93       	las	Z, r16
   18156:	00 00       	nop
   18158:	df 91       	pop	r29
   1815a:	cf 91       	pop	r28
   1815c:	0f 91       	pop	r16
   1815e:	08 95       	ret

00018160 <udd_ctrl_send_zlp_in>:
   18160:	0f 93       	push	r16
   18162:	cf 93       	push	r28
   18164:	df 93       	push	r29
   18166:	cd b7       	in	r28, 0x3d	; 61
   18168:	de b7       	in	r29, 0x3e	; 62
   1816a:	83 e0       	ldi	r24, 0x03	; 3
   1816c:	80 93 6c 23 	sts	0x236C, r24	; 0x80236c <udd_ep_control_state>
   18170:	10 92 42 23 	sts	0x2342, r1	; 0x802342 <udd_sram+0x16>
   18174:	10 92 43 23 	sts	0x2343, r1	; 0x802343 <udd_sram+0x17>
   18178:	80 e4       	ldi	r24, 0x40	; 64
   1817a:	93 e2       	ldi	r25, 0x23	; 35
   1817c:	fc 01       	movw	r30, r24
   1817e:	02 e0       	ldi	r16, 0x02	; 2
   18180:	06 93       	lac	Z, r16
   18182:	00 00       	nop
   18184:	df 91       	pop	r29
   18186:	cf 91       	pop	r28
   18188:	0f 91       	pop	r16
   1818a:	08 95       	ret

0001818c <udd_ctrl_send_zlp_out>:
   1818c:	0f 93       	push	r16
   1818e:	cf 93       	push	r28
   18190:	df 93       	push	r29
   18192:	cd b7       	in	r28, 0x3d	; 61
   18194:	de b7       	in	r29, 0x3e	; 62
   18196:	84 e0       	ldi	r24, 0x04	; 4
   18198:	80 93 6c 23 	sts	0x236C, r24	; 0x80236c <udd_ep_control_state>
   1819c:	88 e3       	ldi	r24, 0x38	; 56
   1819e:	93 e2       	ldi	r25, 0x23	; 35
   181a0:	fc 01       	movw	r30, r24
   181a2:	02 e0       	ldi	r16, 0x02	; 2
   181a4:	06 93       	lac	Z, r16
   181a6:	00 00       	nop
   181a8:	df 91       	pop	r29
   181aa:	cf 91       	pop	r28
   181ac:	0f 91       	pop	r16
   181ae:	08 95       	ret

000181b0 <udd_ctrl_endofrequest>:
   181b0:	cf 93       	push	r28
   181b2:	df 93       	push	r29
   181b4:	cd b7       	in	r28, 0x3d	; 61
   181b6:	de b7       	in	r29, 0x3e	; 62
   181b8:	80 91 57 31 	lds	r24, 0x3157	; 0x803157 <udd_g_ctrlreq+0xc>
   181bc:	90 91 58 31 	lds	r25, 0x3158	; 0x803158 <udd_g_ctrlreq+0xd>
   181c0:	89 2b       	or	r24, r25
   181c2:	31 f0       	breq	.+12     	; 0x181d0 <udd_ctrl_endofrequest+0x20>
   181c4:	80 91 57 31 	lds	r24, 0x3157	; 0x803157 <udd_g_ctrlreq+0xc>
   181c8:	90 91 58 31 	lds	r25, 0x3158	; 0x803158 <udd_g_ctrlreq+0xd>
   181cc:	fc 01       	movw	r30, r24
   181ce:	19 95       	eicall
   181d0:	00 00       	nop
   181d2:	df 91       	pop	r29
   181d4:	cf 91       	pop	r28
   181d6:	08 95       	ret

000181d8 <udd_ctrl_interrupt_error>:
   181d8:	cf 93       	push	r28
   181da:	df 93       	push	r29
   181dc:	cd b7       	in	r28, 0x3d	; 61
   181de:	de b7       	in	r29, 0x3e	; 62
   181e0:	8b ec       	ldi	r24, 0xCB	; 203
   181e2:	94 e0       	ldi	r25, 0x04	; 4
   181e4:	fc 01       	movw	r30, r24
   181e6:	80 81       	ld	r24, Z
   181e8:	88 2f       	mov	r24, r24
   181ea:	90 e0       	ldi	r25, 0x00	; 0
   181ec:	84 70       	andi	r24, 0x04	; 4
   181ee:	99 27       	eor	r25, r25
   181f0:	89 2b       	or	r24, r25
   181f2:	81 f0       	breq	.+32     	; 0x18214 <udd_ctrl_interrupt_error+0x3c>
   181f4:	8a ec       	ldi	r24, 0xCA	; 202
   181f6:	94 e0       	ldi	r25, 0x04	; 4
   181f8:	24 e0       	ldi	r18, 0x04	; 4
   181fa:	fc 01       	movw	r30, r24
   181fc:	20 83       	st	Z, r18
   181fe:	80 91 40 23 	lds	r24, 0x2340	; 0x802340 <udd_sram+0x14>
   18202:	88 2f       	mov	r24, r24
   18204:	90 e0       	ldi	r25, 0x00	; 0
   18206:	80 74       	andi	r24, 0x40	; 64
   18208:	99 27       	eor	r25, r25
   1820a:	89 2b       	or	r24, r25
   1820c:	09 f0       	breq	.+2      	; 0x18210 <udd_ctrl_interrupt_error+0x38>
   1820e:	39 df       	rcall	.-398    	; 0x18082 <udd_ctrl_underflow>
   18210:	81 e0       	ldi	r24, 0x01	; 1
   18212:	1b c0       	rjmp	.+54     	; 0x1824a <udd_ctrl_interrupt_error+0x72>
   18214:	8b ec       	ldi	r24, 0xCB	; 203
   18216:	94 e0       	ldi	r25, 0x04	; 4
   18218:	fc 01       	movw	r30, r24
   1821a:	80 81       	ld	r24, Z
   1821c:	88 2f       	mov	r24, r24
   1821e:	90 e0       	ldi	r25, 0x00	; 0
   18220:	82 70       	andi	r24, 0x02	; 2
   18222:	99 27       	eor	r25, r25
   18224:	89 2b       	or	r24, r25
   18226:	81 f0       	breq	.+32     	; 0x18248 <udd_ctrl_interrupt_error+0x70>
   18228:	8a ec       	ldi	r24, 0xCA	; 202
   1822a:	94 e0       	ldi	r25, 0x04	; 4
   1822c:	22 e0       	ldi	r18, 0x02	; 2
   1822e:	fc 01       	movw	r30, r24
   18230:	20 83       	st	Z, r18
   18232:	80 91 38 23 	lds	r24, 0x2338	; 0x802338 <udd_sram+0xc>
   18236:	88 2f       	mov	r24, r24
   18238:	90 e0       	ldi	r25, 0x00	; 0
   1823a:	80 74       	andi	r24, 0x40	; 64
   1823c:	99 27       	eor	r25, r25
   1823e:	89 2b       	or	r24, r25
   18240:	09 f0       	breq	.+2      	; 0x18244 <udd_ctrl_interrupt_error+0x6c>
   18242:	4b df       	rcall	.-362    	; 0x180da <udd_ctrl_overflow>
   18244:	81 e0       	ldi	r24, 0x01	; 1
   18246:	01 c0       	rjmp	.+2      	; 0x1824a <udd_ctrl_interrupt_error+0x72>
   18248:	80 e0       	ldi	r24, 0x00	; 0
   1824a:	df 91       	pop	r29
   1824c:	cf 91       	pop	r28
   1824e:	08 95       	ret

00018250 <udd_ctrl_interrupt_tc_setup>:
   18250:	0f 93       	push	r16
   18252:	cf 93       	push	r28
   18254:	df 93       	push	r29
   18256:	cd b7       	in	r28, 0x3d	; 61
   18258:	de b7       	in	r29, 0x3e	; 62
   1825a:	8c ec       	ldi	r24, 0xCC	; 204
   1825c:	94 e0       	ldi	r25, 0x04	; 4
   1825e:	fc 01       	movw	r30, r24
   18260:	80 81       	ld	r24, Z
   18262:	88 2f       	mov	r24, r24
   18264:	90 e0       	ldi	r25, 0x00	; 0
   18266:	81 70       	andi	r24, 0x01	; 1
   18268:	99 27       	eor	r25, r25
   1826a:	89 2b       	or	r24, r25
   1826c:	11 f4       	brne	.+4      	; 0x18272 <udd_ctrl_interrupt_tc_setup+0x22>
   1826e:	80 e0       	ldi	r24, 0x00	; 0
   18270:	1b c0       	rjmp	.+54     	; 0x182a8 <udd_ctrl_interrupt_tc_setup+0x58>
   18272:	8c ec       	ldi	r24, 0xCC	; 204
   18274:	94 e0       	ldi	r25, 0x04	; 4
   18276:	21 e0       	ldi	r18, 0x01	; 1
   18278:	fc 01       	movw	r30, r24
   1827a:	20 83       	st	Z, r18
   1827c:	88 e3       	ldi	r24, 0x38	; 56
   1827e:	93 e2       	ldi	r25, 0x23	; 35
   18280:	fc 01       	movw	r30, r24
   18282:	00 e8       	ldi	r16, 0x80	; 128
   18284:	06 93       	lac	Z, r16
   18286:	80 e4       	ldi	r24, 0x40	; 64
   18288:	93 e2       	ldi	r25, 0x23	; 35
   1828a:	fc 01       	movw	r30, r24
   1828c:	00 e8       	ldi	r16, 0x80	; 128
   1828e:	06 93       	lac	Z, r16
   18290:	8a ec       	ldi	r24, 0xCA	; 202
   18292:	94 e0       	ldi	r25, 0x04	; 4
   18294:	21 e0       	ldi	r18, 0x01	; 1
   18296:	fc 01       	movw	r30, r24
   18298:	20 83       	st	Z, r18
   1829a:	88 e3       	ldi	r24, 0x38	; 56
   1829c:	93 e2       	ldi	r25, 0x23	; 35
   1829e:	fc 01       	movw	r30, r24
   182a0:	00 e1       	ldi	r16, 0x10	; 16
   182a2:	06 93       	lac	Z, r16
   182a4:	24 dd       	rcall	.-1464   	; 0x17cee <udd_ctrl_setup_received>
   182a6:	81 e0       	ldi	r24, 0x01	; 1
   182a8:	df 91       	pop	r29
   182aa:	cf 91       	pop	r28
   182ac:	0f 91       	pop	r16
   182ae:	08 95       	ret

000182b0 <udd_ep_get_size>:
   182b0:	cf 93       	push	r28
   182b2:	df 93       	push	r29
   182b4:	1f 92       	push	r1
   182b6:	1f 92       	push	r1
   182b8:	cd b7       	in	r28, 0x3d	; 61
   182ba:	de b7       	in	r29, 0x3e	; 62
   182bc:	89 83       	std	Y+1, r24	; 0x01
   182be:	9a 83       	std	Y+2, r25	; 0x02
   182c0:	89 81       	ldd	r24, Y+1	; 0x01
   182c2:	9a 81       	ldd	r25, Y+2	; 0x02
   182c4:	fc 01       	movw	r30, r24
   182c6:	81 81       	ldd	r24, Z+1	; 0x01
   182c8:	88 2f       	mov	r24, r24
   182ca:	90 e0       	ldi	r25, 0x00	; 0
   182cc:	87 70       	andi	r24, 0x07	; 7
   182ce:	99 27       	eor	r25, r25
   182d0:	09 2e       	mov	r0, r25
   182d2:	00 0c       	add	r0, r0
   182d4:	aa 0b       	sbc	r26, r26
   182d6:	bb 0b       	sbc	r27, r27
   182d8:	41 e0       	ldi	r20, 0x01	; 1
   182da:	50 e0       	ldi	r21, 0x00	; 0
   182dc:	26 e0       	ldi	r18, 0x06	; 6
   182de:	30 e0       	ldi	r19, 0x00	; 0
   182e0:	84 1b       	sub	r24, r20
   182e2:	95 0b       	sbc	r25, r21
   182e4:	28 17       	cp	r18, r24
   182e6:	39 07       	cpc	r19, r25
   182e8:	38 f0       	brcs	.+14     	; 0x182f8 <udd_ep_get_size+0x48>
   182ea:	fc 01       	movw	r30, r24
   182ec:	88 27       	eor	r24, r24
   182ee:	ef 5e       	subi	r30, 0xEF	; 239
   182f0:	fe 4f       	sbci	r31, 0xFE	; 254
   182f2:	8f 4f       	sbci	r24, 0xFF	; 255
   182f4:	0d 94 3c 2e 	jmp	0x25c78	; 0x25c78 <__tablejump2__>
   182f8:	88 e0       	ldi	r24, 0x08	; 8
   182fa:	90 e0       	ldi	r25, 0x00	; 0
   182fc:	14 c0       	rjmp	.+40     	; 0x18326 <udd_ep_get_size+0x76>
   182fe:	80 e1       	ldi	r24, 0x10	; 16
   18300:	90 e0       	ldi	r25, 0x00	; 0
   18302:	11 c0       	rjmp	.+34     	; 0x18326 <udd_ep_get_size+0x76>
   18304:	80 e2       	ldi	r24, 0x20	; 32
   18306:	90 e0       	ldi	r25, 0x00	; 0
   18308:	0e c0       	rjmp	.+28     	; 0x18326 <udd_ep_get_size+0x76>
   1830a:	80 e4       	ldi	r24, 0x40	; 64
   1830c:	90 e0       	ldi	r25, 0x00	; 0
   1830e:	0b c0       	rjmp	.+22     	; 0x18326 <udd_ep_get_size+0x76>
   18310:	80 e8       	ldi	r24, 0x80	; 128
   18312:	90 e0       	ldi	r25, 0x00	; 0
   18314:	08 c0       	rjmp	.+16     	; 0x18326 <udd_ep_get_size+0x76>
   18316:	80 e0       	ldi	r24, 0x00	; 0
   18318:	91 e0       	ldi	r25, 0x01	; 1
   1831a:	05 c0       	rjmp	.+10     	; 0x18326 <udd_ep_get_size+0x76>
   1831c:	80 e0       	ldi	r24, 0x00	; 0
   1831e:	92 e0       	ldi	r25, 0x02	; 2
   18320:	02 c0       	rjmp	.+4      	; 0x18326 <udd_ep_get_size+0x76>
   18322:	8f ef       	ldi	r24, 0xFF	; 255
   18324:	93 e0       	ldi	r25, 0x03	; 3
   18326:	0f 90       	pop	r0
   18328:	0f 90       	pop	r0
   1832a:	df 91       	pop	r29
   1832c:	cf 91       	pop	r28
   1832e:	08 95       	ret

00018330 <udd_ep_get_job>:
   18330:	cf 93       	push	r28
   18332:	df 93       	push	r29
   18334:	1f 92       	push	r1
   18336:	cd b7       	in	r28, 0x3d	; 61
   18338:	de b7       	in	r29, 0x3e	; 62
   1833a:	89 83       	std	Y+1, r24	; 0x01
   1833c:	89 81       	ldd	r24, Y+1	; 0x01
   1833e:	88 2f       	mov	r24, r24
   18340:	90 e0       	ldi	r25, 0x00	; 0
   18342:	8f 70       	andi	r24, 0x0F	; 15
   18344:	99 27       	eor	r25, r25
   18346:	9c 01       	movw	r18, r24
   18348:	22 0f       	add	r18, r18
   1834a:	33 1f       	adc	r19, r19
   1834c:	89 81       	ldd	r24, Y+1	; 0x01
   1834e:	88 1f       	adc	r24, r24
   18350:	88 27       	eor	r24, r24
   18352:	88 1f       	adc	r24, r24
   18354:	88 2f       	mov	r24, r24
   18356:	90 e0       	ldi	r25, 0x00	; 0
   18358:	82 0f       	add	r24, r18
   1835a:	93 1f       	adc	r25, r19
   1835c:	9c 01       	movw	r18, r24
   1835e:	22 50       	subi	r18, 0x02	; 2
   18360:	31 09       	sbc	r19, r1
   18362:	c9 01       	movw	r24, r18
   18364:	88 0f       	add	r24, r24
   18366:	99 1f       	adc	r25, r25
   18368:	88 0f       	add	r24, r24
   1836a:	99 1f       	adc	r25, r25
   1836c:	88 0f       	add	r24, r24
   1836e:	99 1f       	adc	r25, r25
   18370:	82 0f       	add	r24, r18
   18372:	93 1f       	adc	r25, r19
   18374:	8f 54       	subi	r24, 0x4F	; 79
   18376:	9c 4d       	sbci	r25, 0xDC	; 220
   18378:	0f 90       	pop	r0
   1837a:	df 91       	pop	r29
   1837c:	cf 91       	pop	r28
   1837e:	08 95       	ret

00018380 <udd_ep_trans_complet>:
   18380:	0f 93       	push	r16
   18382:	cf 93       	push	r28
   18384:	df 93       	push	r29
   18386:	cd b7       	in	r28, 0x3d	; 61
   18388:	de b7       	in	r29, 0x3e	; 62
   1838a:	2b 97       	sbiw	r28, 0x0b	; 11
   1838c:	cd bf       	out	0x3d, r28	; 61
   1838e:	de bf       	out	0x3e, r29	; 62
   18390:	8b 87       	std	Y+11, r24	; 0x0b
   18392:	8b 85       	ldd	r24, Y+11	; 0x0b
   18394:	cd df       	rcall	.-102    	; 0x18330 <udd_ep_get_job>
   18396:	8b 83       	std	Y+3, r24	; 0x03
   18398:	9c 83       	std	Y+4, r25	; 0x04
   1839a:	8b 85       	ldd	r24, Y+11	; 0x0b
   1839c:	43 dc       	rcall	.-1914   	; 0x17c24 <udd_ep_get_ctrl>
   1839e:	8d 83       	std	Y+5, r24	; 0x05
   183a0:	9e 83       	std	Y+6, r25	; 0x06
   183a2:	8d 81       	ldd	r24, Y+5	; 0x05
   183a4:	9e 81       	ldd	r25, Y+6	; 0x06
   183a6:	84 df       	rcall	.-248    	; 0x182b0 <udd_ep_get_size>
   183a8:	8f 83       	std	Y+7, r24	; 0x07
   183aa:	98 87       	std	Y+8, r25	; 0x08
   183ac:	8b 85       	ldd	r24, Y+11	; 0x0b
   183ae:	88 23       	and	r24, r24
   183b0:	0c f0       	brlt	.+2      	; 0x183b4 <udd_ep_trans_complet+0x34>
   183b2:	aa c0       	rjmp	.+340    	; 0x18508 <udd_ep_trans_complet+0x188>
   183b4:	8d 81       	ldd	r24, Y+5	; 0x05
   183b6:	9e 81       	ldd	r25, Y+6	; 0x06
   183b8:	fc 01       	movw	r30, r24
   183ba:	86 81       	ldd	r24, Z+6	; 0x06
   183bc:	97 81       	ldd	r25, Z+7	; 0x07
   183be:	89 87       	std	Y+9, r24	; 0x09
   183c0:	9a 87       	std	Y+10, r25	; 0x0a
   183c2:	8b 81       	ldd	r24, Y+3	; 0x03
   183c4:	9c 81       	ldd	r25, Y+4	; 0x04
   183c6:	fc 01       	movw	r30, r24
   183c8:	25 81       	ldd	r18, Z+5	; 0x05
   183ca:	36 81       	ldd	r19, Z+6	; 0x06
   183cc:	89 85       	ldd	r24, Y+9	; 0x09
   183ce:	9a 85       	ldd	r25, Y+10	; 0x0a
   183d0:	28 0f       	add	r18, r24
   183d2:	39 1f       	adc	r19, r25
   183d4:	8b 81       	ldd	r24, Y+3	; 0x03
   183d6:	9c 81       	ldd	r25, Y+4	; 0x04
   183d8:	fc 01       	movw	r30, r24
   183da:	25 83       	std	Z+5, r18	; 0x05
   183dc:	36 83       	std	Z+6, r19	; 0x06
   183de:	8b 81       	ldd	r24, Y+3	; 0x03
   183e0:	9c 81       	ldd	r25, Y+4	; 0x04
   183e2:	fc 01       	movw	r30, r24
   183e4:	25 81       	ldd	r18, Z+5	; 0x05
   183e6:	36 81       	ldd	r19, Z+6	; 0x06
   183e8:	8b 81       	ldd	r24, Y+3	; 0x03
   183ea:	9c 81       	ldd	r25, Y+4	; 0x04
   183ec:	fc 01       	movw	r30, r24
   183ee:	83 81       	ldd	r24, Z+3	; 0x03
   183f0:	94 81       	ldd	r25, Z+4	; 0x04
   183f2:	28 17       	cp	r18, r24
   183f4:	39 07       	cpc	r19, r25
   183f6:	09 f4       	brne	.+2      	; 0x183fa <udd_ep_trans_complet+0x7a>
   183f8:	68 c0       	rjmp	.+208    	; 0x184ca <udd_ep_trans_complet+0x14a>
   183fa:	8b 81       	ldd	r24, Y+3	; 0x03
   183fc:	9c 81       	ldd	r25, Y+4	; 0x04
   183fe:	fc 01       	movw	r30, r24
   18400:	23 81       	ldd	r18, Z+3	; 0x03
   18402:	34 81       	ldd	r19, Z+4	; 0x04
   18404:	8b 81       	ldd	r24, Y+3	; 0x03
   18406:	9c 81       	ldd	r25, Y+4	; 0x04
   18408:	fc 01       	movw	r30, r24
   1840a:	85 81       	ldd	r24, Z+5	; 0x05
   1840c:	96 81       	ldd	r25, Z+6	; 0x06
   1840e:	a9 01       	movw	r20, r18
   18410:	48 1b       	sub	r20, r24
   18412:	59 0b       	sbc	r21, r25
   18414:	ca 01       	movw	r24, r20
   18416:	89 83       	std	Y+1, r24	; 0x01
   18418:	9a 83       	std	Y+2, r25	; 0x02
   1841a:	89 81       	ldd	r24, Y+1	; 0x01
   1841c:	9a 81       	ldd	r25, Y+2	; 0x02
   1841e:	81 15       	cp	r24, r1
   18420:	94 40       	sbci	r25, 0x04	; 4
   18422:	70 f0       	brcs	.+28     	; 0x18440 <udd_ep_trans_complet+0xc0>
   18424:	8f ef       	ldi	r24, 0xFF	; 255
   18426:	93 e0       	ldi	r25, 0x03	; 3
   18428:	2f 81       	ldd	r18, Y+7	; 0x07
   1842a:	38 85       	ldd	r19, Y+8	; 0x08
   1842c:	b9 01       	movw	r22, r18
   1842e:	0f 94 d7 2d 	call	0x25bae	; 0x25bae <__udivmodhi4>
   18432:	9c 01       	movw	r18, r24
   18434:	8f ef       	ldi	r24, 0xFF	; 255
   18436:	93 e0       	ldi	r25, 0x03	; 3
   18438:	82 1b       	sub	r24, r18
   1843a:	93 0b       	sbc	r25, r19
   1843c:	89 83       	std	Y+1, r24	; 0x01
   1843e:	9a 83       	std	Y+2, r25	; 0x02
   18440:	8b 81       	ldd	r24, Y+3	; 0x03
   18442:	9c 81       	ldd	r25, Y+4	; 0x04
   18444:	fc 01       	movw	r30, r24
   18446:	80 81       	ld	r24, Z
   18448:	82 70       	andi	r24, 0x02	; 2
   1844a:	88 23       	and	r24, r24
   1844c:	61 f0       	breq	.+24     	; 0x18466 <udd_ep_trans_complet+0xe6>
   1844e:	89 81       	ldd	r24, Y+1	; 0x01
   18450:	9a 81       	ldd	r25, Y+2	; 0x02
   18452:	2f 81       	ldd	r18, Y+7	; 0x07
   18454:	38 85       	ldd	r19, Y+8	; 0x08
   18456:	b9 01       	movw	r22, r18
   18458:	0f 94 d7 2d 	call	0x25bae	; 0x25bae <__udivmodhi4>
   1845c:	89 2b       	or	r24, r25
   1845e:	19 f4       	brne	.+6      	; 0x18466 <udd_ep_trans_complet+0xe6>
   18460:	81 e0       	ldi	r24, 0x01	; 1
   18462:	90 e0       	ldi	r25, 0x00	; 0
   18464:	02 c0       	rjmp	.+4      	; 0x1846a <udd_ep_trans_complet+0xea>
   18466:	80 e0       	ldi	r24, 0x00	; 0
   18468:	90 e0       	ldi	r25, 0x00	; 0
   1846a:	28 2f       	mov	r18, r24
   1846c:	21 70       	andi	r18, 0x01	; 1
   1846e:	8b 81       	ldd	r24, Y+3	; 0x03
   18470:	9c 81       	ldd	r25, Y+4	; 0x04
   18472:	21 70       	andi	r18, 0x01	; 1
   18474:	22 0f       	add	r18, r18
   18476:	fc 01       	movw	r30, r24
   18478:	30 81       	ld	r19, Z
   1847a:	3d 7f       	andi	r19, 0xFD	; 253
   1847c:	23 2b       	or	r18, r19
   1847e:	fc 01       	movw	r30, r24
   18480:	20 83       	st	Z, r18
   18482:	8d 81       	ldd	r24, Y+5	; 0x05
   18484:	9e 81       	ldd	r25, Y+6	; 0x06
   18486:	fc 01       	movw	r30, r24
   18488:	16 82       	std	Z+6, r1	; 0x06
   1848a:	17 82       	std	Z+7, r1	; 0x07
   1848c:	8d 81       	ldd	r24, Y+5	; 0x05
   1848e:	9e 81       	ldd	r25, Y+6	; 0x06
   18490:	29 81       	ldd	r18, Y+1	; 0x01
   18492:	3a 81       	ldd	r19, Y+2	; 0x02
   18494:	fc 01       	movw	r30, r24
   18496:	22 83       	std	Z+2, r18	; 0x02
   18498:	33 83       	std	Z+3, r19	; 0x03
   1849a:	8b 81       	ldd	r24, Y+3	; 0x03
   1849c:	9c 81       	ldd	r25, Y+4	; 0x04
   1849e:	fc 01       	movw	r30, r24
   184a0:	21 81       	ldd	r18, Z+1	; 0x01
   184a2:	32 81       	ldd	r19, Z+2	; 0x02
   184a4:	8b 81       	ldd	r24, Y+3	; 0x03
   184a6:	9c 81       	ldd	r25, Y+4	; 0x04
   184a8:	fc 01       	movw	r30, r24
   184aa:	85 81       	ldd	r24, Z+5	; 0x05
   184ac:	96 81       	ldd	r25, Z+6	; 0x06
   184ae:	82 0f       	add	r24, r18
   184b0:	93 1f       	adc	r25, r19
   184b2:	9c 01       	movw	r18, r24
   184b4:	8d 81       	ldd	r24, Y+5	; 0x05
   184b6:	9e 81       	ldd	r25, Y+6	; 0x06
   184b8:	fc 01       	movw	r30, r24
   184ba:	24 83       	std	Z+4, r18	; 0x04
   184bc:	35 83       	std	Z+5, r19	; 0x05
   184be:	8d 81       	ldd	r24, Y+5	; 0x05
   184c0:	9e 81       	ldd	r25, Y+6	; 0x06
   184c2:	fc 01       	movw	r30, r24
   184c4:	02 e0       	ldi	r16, 0x02	; 2
   184c6:	06 93       	lac	Z, r16
   184c8:	3b c1       	rjmp	.+630    	; 0x18740 <udd_ep_trans_complet+0x3c0>
   184ca:	8b 81       	ldd	r24, Y+3	; 0x03
   184cc:	9c 81       	ldd	r25, Y+4	; 0x04
   184ce:	fc 01       	movw	r30, r24
   184d0:	80 81       	ld	r24, Z
   184d2:	82 70       	andi	r24, 0x02	; 2
   184d4:	88 23       	and	r24, r24
   184d6:	09 f4       	brne	.+2      	; 0x184da <udd_ep_trans_complet+0x15a>
   184d8:	0d c1       	rjmp	.+538    	; 0x186f4 <udd_ep_trans_complet+0x374>
   184da:	8b 81       	ldd	r24, Y+3	; 0x03
   184dc:	9c 81       	ldd	r25, Y+4	; 0x04
   184de:	fc 01       	movw	r30, r24
   184e0:	20 81       	ld	r18, Z
   184e2:	2d 7f       	andi	r18, 0xFD	; 253
   184e4:	fc 01       	movw	r30, r24
   184e6:	20 83       	st	Z, r18
   184e8:	8d 81       	ldd	r24, Y+5	; 0x05
   184ea:	9e 81       	ldd	r25, Y+6	; 0x06
   184ec:	fc 01       	movw	r30, r24
   184ee:	16 82       	std	Z+6, r1	; 0x06
   184f0:	17 82       	std	Z+7, r1	; 0x07
   184f2:	8d 81       	ldd	r24, Y+5	; 0x05
   184f4:	9e 81       	ldd	r25, Y+6	; 0x06
   184f6:	fc 01       	movw	r30, r24
   184f8:	12 82       	std	Z+2, r1	; 0x02
   184fa:	13 82       	std	Z+3, r1	; 0x03
   184fc:	8d 81       	ldd	r24, Y+5	; 0x05
   184fe:	9e 81       	ldd	r25, Y+6	; 0x06
   18500:	fc 01       	movw	r30, r24
   18502:	02 e0       	ldi	r16, 0x02	; 2
   18504:	06 93       	lac	Z, r16
   18506:	1c c1       	rjmp	.+568    	; 0x18740 <udd_ep_trans_complet+0x3c0>
   18508:	8d 81       	ldd	r24, Y+5	; 0x05
   1850a:	9e 81       	ldd	r25, Y+6	; 0x06
   1850c:	fc 01       	movw	r30, r24
   1850e:	82 81       	ldd	r24, Z+2	; 0x02
   18510:	93 81       	ldd	r25, Z+3	; 0x03
   18512:	89 87       	std	Y+9, r24	; 0x09
   18514:	9a 87       	std	Y+10, r25	; 0x0a
   18516:	8b 81       	ldd	r24, Y+3	; 0x03
   18518:	9c 81       	ldd	r25, Y+4	; 0x04
   1851a:	fc 01       	movw	r30, r24
   1851c:	80 81       	ld	r24, Z
   1851e:	84 70       	andi	r24, 0x04	; 4
   18520:	88 23       	and	r24, r24
   18522:	49 f1       	breq	.+82     	; 0x18576 <udd_ep_trans_complet+0x1f6>
   18524:	8b 81       	ldd	r24, Y+3	; 0x03
   18526:	9c 81       	ldd	r25, Y+4	; 0x04
   18528:	fc 01       	movw	r30, r24
   1852a:	83 81       	ldd	r24, Z+3	; 0x03
   1852c:	94 81       	ldd	r25, Z+4	; 0x04
   1852e:	2f 81       	ldd	r18, Y+7	; 0x07
   18530:	38 85       	ldd	r19, Y+8	; 0x08
   18532:	b9 01       	movw	r22, r18
   18534:	0f 94 d7 2d 	call	0x25bae	; 0x25bae <__udivmodhi4>
   18538:	ac 01       	movw	r20, r24
   1853a:	8b 85       	ldd	r24, Y+11	; 0x0b
   1853c:	88 2f       	mov	r24, r24
   1853e:	90 e0       	ldi	r25, 0x00	; 0
   18540:	01 97       	sbiw	r24, 0x01	; 1
   18542:	00 24       	eor	r0, r0
   18544:	96 95       	lsr	r25
   18546:	87 95       	ror	r24
   18548:	07 94       	ror	r0
   1854a:	96 95       	lsr	r25
   1854c:	87 95       	ror	r24
   1854e:	07 94       	ror	r0
   18550:	98 2f       	mov	r25, r24
   18552:	80 2d       	mov	r24, r0
   18554:	bc 01       	movw	r22, r24
   18556:	6b 52       	subi	r22, 0x2B	; 43
   18558:	7c 4d       	sbci	r23, 0xDC	; 220
   1855a:	8b 81       	ldd	r24, Y+3	; 0x03
   1855c:	9c 81       	ldd	r25, Y+4	; 0x04
   1855e:	fc 01       	movw	r30, r24
   18560:	21 81       	ldd	r18, Z+1	; 0x01
   18562:	32 81       	ldd	r19, Z+2	; 0x02
   18564:	8b 81       	ldd	r24, Y+3	; 0x03
   18566:	9c 81       	ldd	r25, Y+4	; 0x04
   18568:	fc 01       	movw	r30, r24
   1856a:	85 81       	ldd	r24, Z+5	; 0x05
   1856c:	96 81       	ldd	r25, Z+6	; 0x06
   1856e:	82 0f       	add	r24, r18
   18570:	93 1f       	adc	r25, r19
   18572:	0f 94 9b 32 	call	0x26536	; 0x26536 <memcpy>
   18576:	8b 81       	ldd	r24, Y+3	; 0x03
   18578:	9c 81       	ldd	r25, Y+4	; 0x04
   1857a:	fc 01       	movw	r30, r24
   1857c:	25 81       	ldd	r18, Z+5	; 0x05
   1857e:	36 81       	ldd	r19, Z+6	; 0x06
   18580:	89 85       	ldd	r24, Y+9	; 0x09
   18582:	9a 85       	ldd	r25, Y+10	; 0x0a
   18584:	28 0f       	add	r18, r24
   18586:	39 1f       	adc	r19, r25
   18588:	8b 81       	ldd	r24, Y+3	; 0x03
   1858a:	9c 81       	ldd	r25, Y+4	; 0x04
   1858c:	fc 01       	movw	r30, r24
   1858e:	25 83       	std	Z+5, r18	; 0x05
   18590:	36 83       	std	Z+6, r19	; 0x06
   18592:	8b 81       	ldd	r24, Y+3	; 0x03
   18594:	9c 81       	ldd	r25, Y+4	; 0x04
   18596:	fc 01       	movw	r30, r24
   18598:	25 81       	ldd	r18, Z+5	; 0x05
   1859a:	36 81       	ldd	r19, Z+6	; 0x06
   1859c:	8b 81       	ldd	r24, Y+3	; 0x03
   1859e:	9c 81       	ldd	r25, Y+4	; 0x04
   185a0:	fc 01       	movw	r30, r24
   185a2:	83 81       	ldd	r24, Z+3	; 0x03
   185a4:	94 81       	ldd	r25, Z+4	; 0x04
   185a6:	82 17       	cp	r24, r18
   185a8:	93 07       	cpc	r25, r19
   185aa:	50 f4       	brcc	.+20     	; 0x185c0 <udd_ep_trans_complet+0x240>
   185ac:	8b 81       	ldd	r24, Y+3	; 0x03
   185ae:	9c 81       	ldd	r25, Y+4	; 0x04
   185b0:	fc 01       	movw	r30, r24
   185b2:	23 81       	ldd	r18, Z+3	; 0x03
   185b4:	34 81       	ldd	r19, Z+4	; 0x04
   185b6:	8b 81       	ldd	r24, Y+3	; 0x03
   185b8:	9c 81       	ldd	r25, Y+4	; 0x04
   185ba:	fc 01       	movw	r30, r24
   185bc:	25 83       	std	Z+5, r18	; 0x05
   185be:	36 83       	std	Z+6, r19	; 0x06
   185c0:	8d 81       	ldd	r24, Y+5	; 0x05
   185c2:	9e 81       	ldd	r25, Y+6	; 0x06
   185c4:	fc 01       	movw	r30, r24
   185c6:	26 81       	ldd	r18, Z+6	; 0x06
   185c8:	37 81       	ldd	r19, Z+7	; 0x07
   185ca:	89 85       	ldd	r24, Y+9	; 0x09
   185cc:	9a 85       	ldd	r25, Y+10	; 0x0a
   185ce:	28 17       	cp	r18, r24
   185d0:	39 07       	cpc	r19, r25
   185d2:	09 f0       	breq	.+2      	; 0x185d6 <udd_ep_trans_complet+0x256>
   185d4:	8f c0       	rjmp	.+286    	; 0x186f4 <udd_ep_trans_complet+0x374>
   185d6:	8b 81       	ldd	r24, Y+3	; 0x03
   185d8:	9c 81       	ldd	r25, Y+4	; 0x04
   185da:	fc 01       	movw	r30, r24
   185dc:	25 81       	ldd	r18, Z+5	; 0x05
   185de:	36 81       	ldd	r19, Z+6	; 0x06
   185e0:	8b 81       	ldd	r24, Y+3	; 0x03
   185e2:	9c 81       	ldd	r25, Y+4	; 0x04
   185e4:	fc 01       	movw	r30, r24
   185e6:	83 81       	ldd	r24, Z+3	; 0x03
   185e8:	94 81       	ldd	r25, Z+4	; 0x04
   185ea:	28 17       	cp	r18, r24
   185ec:	39 07       	cpc	r19, r25
   185ee:	09 f4       	brne	.+2      	; 0x185f2 <udd_ep_trans_complet+0x272>
   185f0:	81 c0       	rjmp	.+258    	; 0x186f4 <udd_ep_trans_complet+0x374>
   185f2:	8b 81       	ldd	r24, Y+3	; 0x03
   185f4:	9c 81       	ldd	r25, Y+4	; 0x04
   185f6:	fc 01       	movw	r30, r24
   185f8:	23 81       	ldd	r18, Z+3	; 0x03
   185fa:	34 81       	ldd	r19, Z+4	; 0x04
   185fc:	8b 81       	ldd	r24, Y+3	; 0x03
   185fe:	9c 81       	ldd	r25, Y+4	; 0x04
   18600:	fc 01       	movw	r30, r24
   18602:	85 81       	ldd	r24, Z+5	; 0x05
   18604:	96 81       	ldd	r25, Z+6	; 0x06
   18606:	a9 01       	movw	r20, r18
   18608:	48 1b       	sub	r20, r24
   1860a:	59 0b       	sbc	r21, r25
   1860c:	ca 01       	movw	r24, r20
   1860e:	89 83       	std	Y+1, r24	; 0x01
   18610:	9a 83       	std	Y+2, r25	; 0x02
   18612:	89 81       	ldd	r24, Y+1	; 0x01
   18614:	9a 81       	ldd	r25, Y+2	; 0x02
   18616:	81 15       	cp	r24, r1
   18618:	94 40       	sbci	r25, 0x04	; 4
   1861a:	78 f0       	brcs	.+30     	; 0x1863a <udd_ep_trans_complet+0x2ba>
   1861c:	8f ef       	ldi	r24, 0xFF	; 255
   1861e:	93 e0       	ldi	r25, 0x03	; 3
   18620:	2f 81       	ldd	r18, Y+7	; 0x07
   18622:	38 85       	ldd	r19, Y+8	; 0x08
   18624:	b9 01       	movw	r22, r18
   18626:	0f 94 d7 2d 	call	0x25bae	; 0x25bae <__udivmodhi4>
   1862a:	9c 01       	movw	r18, r24
   1862c:	8f ef       	ldi	r24, 0xFF	; 255
   1862e:	93 e0       	ldi	r25, 0x03	; 3
   18630:	82 1b       	sub	r24, r18
   18632:	93 0b       	sbc	r25, r19
   18634:	89 83       	std	Y+1, r24	; 0x01
   18636:	9a 83       	std	Y+2, r25	; 0x02
   18638:	0e c0       	rjmp	.+28     	; 0x18656 <udd_ep_trans_complet+0x2d6>
   1863a:	89 81       	ldd	r24, Y+1	; 0x01
   1863c:	9a 81       	ldd	r25, Y+2	; 0x02
   1863e:	2f 81       	ldd	r18, Y+7	; 0x07
   18640:	38 85       	ldd	r19, Y+8	; 0x08
   18642:	b9 01       	movw	r22, r18
   18644:	0f 94 d7 2d 	call	0x25bae	; 0x25bae <__udivmodhi4>
   18648:	9c 01       	movw	r18, r24
   1864a:	89 81       	ldd	r24, Y+1	; 0x01
   1864c:	9a 81       	ldd	r25, Y+2	; 0x02
   1864e:	82 1b       	sub	r24, r18
   18650:	93 0b       	sbc	r25, r19
   18652:	89 83       	std	Y+1, r24	; 0x01
   18654:	9a 83       	std	Y+2, r25	; 0x02
   18656:	8d 81       	ldd	r24, Y+5	; 0x05
   18658:	9e 81       	ldd	r25, Y+6	; 0x06
   1865a:	fc 01       	movw	r30, r24
   1865c:	12 82       	std	Z+2, r1	; 0x02
   1865e:	13 82       	std	Z+3, r1	; 0x03
   18660:	29 81       	ldd	r18, Y+1	; 0x01
   18662:	3a 81       	ldd	r19, Y+2	; 0x02
   18664:	8f 81       	ldd	r24, Y+7	; 0x07
   18666:	98 85       	ldd	r25, Y+8	; 0x08
   18668:	28 17       	cp	r18, r24
   1866a:	39 07       	cpc	r19, r25
   1866c:	20 f5       	brcc	.+72     	; 0x186b6 <udd_ep_trans_complet+0x336>
   1866e:	8b 81       	ldd	r24, Y+3	; 0x03
   18670:	9c 81       	ldd	r25, Y+4	; 0x04
   18672:	fc 01       	movw	r30, r24
   18674:	20 81       	ld	r18, Z
   18676:	24 60       	ori	r18, 0x04	; 4
   18678:	fc 01       	movw	r30, r24
   1867a:	20 83       	st	Z, r18
   1867c:	8b 85       	ldd	r24, Y+11	; 0x0b
   1867e:	88 2f       	mov	r24, r24
   18680:	90 e0       	ldi	r25, 0x00	; 0
   18682:	01 97       	sbiw	r24, 0x01	; 1
   18684:	00 24       	eor	r0, r0
   18686:	96 95       	lsr	r25
   18688:	87 95       	ror	r24
   1868a:	07 94       	ror	r0
   1868c:	96 95       	lsr	r25
   1868e:	87 95       	ror	r24
   18690:	07 94       	ror	r0
   18692:	98 2f       	mov	r25, r24
   18694:	80 2d       	mov	r24, r0
   18696:	8b 52       	subi	r24, 0x2B	; 43
   18698:	9c 4d       	sbci	r25, 0xDC	; 220
   1869a:	9c 01       	movw	r18, r24
   1869c:	8d 81       	ldd	r24, Y+5	; 0x05
   1869e:	9e 81       	ldd	r25, Y+6	; 0x06
   186a0:	fc 01       	movw	r30, r24
   186a2:	24 83       	std	Z+4, r18	; 0x04
   186a4:	35 83       	std	Z+5, r19	; 0x05
   186a6:	8d 81       	ldd	r24, Y+5	; 0x05
   186a8:	9e 81       	ldd	r25, Y+6	; 0x06
   186aa:	2f 81       	ldd	r18, Y+7	; 0x07
   186ac:	38 85       	ldd	r19, Y+8	; 0x08
   186ae:	fc 01       	movw	r30, r24
   186b0:	26 83       	std	Z+6, r18	; 0x06
   186b2:	37 83       	std	Z+7, r19	; 0x07
   186b4:	19 c0       	rjmp	.+50     	; 0x186e8 <udd_ep_trans_complet+0x368>
   186b6:	8b 81       	ldd	r24, Y+3	; 0x03
   186b8:	9c 81       	ldd	r25, Y+4	; 0x04
   186ba:	fc 01       	movw	r30, r24
   186bc:	21 81       	ldd	r18, Z+1	; 0x01
   186be:	32 81       	ldd	r19, Z+2	; 0x02
   186c0:	8b 81       	ldd	r24, Y+3	; 0x03
   186c2:	9c 81       	ldd	r25, Y+4	; 0x04
   186c4:	fc 01       	movw	r30, r24
   186c6:	85 81       	ldd	r24, Z+5	; 0x05
   186c8:	96 81       	ldd	r25, Z+6	; 0x06
   186ca:	82 0f       	add	r24, r18
   186cc:	93 1f       	adc	r25, r19
   186ce:	9c 01       	movw	r18, r24
   186d0:	8d 81       	ldd	r24, Y+5	; 0x05
   186d2:	9e 81       	ldd	r25, Y+6	; 0x06
   186d4:	fc 01       	movw	r30, r24
   186d6:	24 83       	std	Z+4, r18	; 0x04
   186d8:	35 83       	std	Z+5, r19	; 0x05
   186da:	8d 81       	ldd	r24, Y+5	; 0x05
   186dc:	9e 81       	ldd	r25, Y+6	; 0x06
   186de:	29 81       	ldd	r18, Y+1	; 0x01
   186e0:	3a 81       	ldd	r19, Y+2	; 0x02
   186e2:	fc 01       	movw	r30, r24
   186e4:	26 83       	std	Z+6, r18	; 0x06
   186e6:	37 83       	std	Z+7, r19	; 0x07
   186e8:	8d 81       	ldd	r24, Y+5	; 0x05
   186ea:	9e 81       	ldd	r25, Y+6	; 0x06
   186ec:	fc 01       	movw	r30, r24
   186ee:	02 e0       	ldi	r16, 0x02	; 2
   186f0:	06 93       	lac	Z, r16
   186f2:	26 c0       	rjmp	.+76     	; 0x18740 <udd_ep_trans_complet+0x3c0>
   186f4:	8b 81       	ldd	r24, Y+3	; 0x03
   186f6:	9c 81       	ldd	r25, Y+4	; 0x04
   186f8:	fc 01       	movw	r30, r24
   186fa:	80 81       	ld	r24, Z
   186fc:	81 70       	andi	r24, 0x01	; 1
   186fe:	88 23       	and	r24, r24
   18700:	f1 f0       	breq	.+60     	; 0x1873e <udd_ep_trans_complet+0x3be>
   18702:	8b 81       	ldd	r24, Y+3	; 0x03
   18704:	9c 81       	ldd	r25, Y+4	; 0x04
   18706:	fc 01       	movw	r30, r24
   18708:	20 81       	ld	r18, Z
   1870a:	2e 7f       	andi	r18, 0xFE	; 254
   1870c:	fc 01       	movw	r30, r24
   1870e:	20 83       	st	Z, r18
   18710:	8b 81       	ldd	r24, Y+3	; 0x03
   18712:	9c 81       	ldd	r25, Y+4	; 0x04
   18714:	fc 01       	movw	r30, r24
   18716:	87 81       	ldd	r24, Z+7	; 0x07
   18718:	90 85       	ldd	r25, Z+8	; 0x08
   1871a:	89 2b       	or	r24, r25
   1871c:	81 f0       	breq	.+32     	; 0x1873e <udd_ep_trans_complet+0x3be>
   1871e:	8b 81       	ldd	r24, Y+3	; 0x03
   18720:	9c 81       	ldd	r25, Y+4	; 0x04
   18722:	fc 01       	movw	r30, r24
   18724:	27 81       	ldd	r18, Z+7	; 0x07
   18726:	30 85       	ldd	r19, Z+8	; 0x08
   18728:	8b 81       	ldd	r24, Y+3	; 0x03
   1872a:	9c 81       	ldd	r25, Y+4	; 0x04
   1872c:	fc 01       	movw	r30, r24
   1872e:	85 81       	ldd	r24, Z+5	; 0x05
   18730:	96 81       	ldd	r25, Z+6	; 0x06
   18732:	4b 85       	ldd	r20, Y+11	; 0x0b
   18734:	bc 01       	movw	r22, r24
   18736:	80 e0       	ldi	r24, 0x00	; 0
   18738:	f9 01       	movw	r30, r18
   1873a:	19 95       	eicall
   1873c:	00 00       	nop
   1873e:	00 00       	nop
   18740:	2b 96       	adiw	r28, 0x0b	; 11
   18742:	cd bf       	out	0x3d, r28	; 61
   18744:	de bf       	out	0x3e, r29	; 62
   18746:	df 91       	pop	r29
   18748:	cf 91       	pop	r28
   1874a:	0f 91       	pop	r16
   1874c:	08 95       	ret

0001874e <osc_get_rate>:
	}
}
//@}

static inline uint32_t osc_get_rate(uint8_t id)
{
   1874e:	cf 93       	push	r28
   18750:	df 93       	push	r29
   18752:	1f 92       	push	r1
   18754:	cd b7       	in	r28, 0x3d	; 61
   18756:	de b7       	in	r29, 0x3e	; 62
   18758:	89 83       	std	Y+1, r24	; 0x01
	Assert(id != OSC_ID_USBSOF);

	switch (id) {
   1875a:	89 81       	ldd	r24, Y+1	; 0x01
   1875c:	88 2f       	mov	r24, r24
   1875e:	90 e0       	ldi	r25, 0x00	; 0
   18760:	82 30       	cpi	r24, 0x02	; 2
   18762:	91 05       	cpc	r25, r1
   18764:	89 f0       	breq	.+34     	; 0x18788 <osc_get_rate+0x3a>
   18766:	83 30       	cpi	r24, 0x03	; 3
   18768:	91 05       	cpc	r25, r1
   1876a:	1c f4       	brge	.+6      	; 0x18772 <osc_get_rate+0x24>
   1876c:	01 97       	sbiw	r24, 0x01	; 1
   1876e:	39 f0       	breq	.+14     	; 0x1877e <osc_get_rate+0x30>
   18770:	1a c0       	rjmp	.+52     	; 0x187a6 <osc_get_rate+0x58>
   18772:	84 30       	cpi	r24, 0x04	; 4
   18774:	91 05       	cpc	r25, r1
   18776:	69 f0       	breq	.+26     	; 0x18792 <osc_get_rate+0x44>
   18778:	08 97       	sbiw	r24, 0x08	; 8
   1877a:	81 f0       	breq	.+32     	; 0x1879c <osc_get_rate+0x4e>
   1877c:	14 c0       	rjmp	.+40     	; 0x187a6 <osc_get_rate+0x58>
	case OSC_ID_RC2MHZ:
		return 2000000UL;
   1877e:	80 e8       	ldi	r24, 0x80	; 128
   18780:	94 e8       	ldi	r25, 0x84	; 132
   18782:	ae e1       	ldi	r26, 0x1E	; 30
   18784:	b0 e0       	ldi	r27, 0x00	; 0
   18786:	12 c0       	rjmp	.+36     	; 0x187ac <osc_get_rate+0x5e>

	case OSC_ID_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL
		return CONFIG_OSC_RC32_CAL;
   18788:	80 e0       	ldi	r24, 0x00	; 0
   1878a:	9c e6       	ldi	r25, 0x6C	; 108
   1878c:	ac ed       	ldi	r26, 0xDC	; 220
   1878e:	b2 e0       	ldi	r27, 0x02	; 2
   18790:	0d c0       	rjmp	.+26     	; 0x187ac <osc_get_rate+0x5e>
#else
		return 32000000UL;
#endif

	case OSC_ID_RC32KHZ:
		return 32768UL;
   18792:	80 e0       	ldi	r24, 0x00	; 0
   18794:	90 e8       	ldi	r25, 0x80	; 128
   18796:	a0 e0       	ldi	r26, 0x00	; 0
   18798:	b0 e0       	ldi	r27, 0x00	; 0
   1879a:	08 c0       	rjmp	.+16     	; 0x187ac <osc_get_rate+0x5e>

#ifdef BOARD_XOSC_HZ
	case OSC_ID_XOSC:
		return BOARD_XOSC_HZ;
   1879c:	80 e0       	ldi	r24, 0x00	; 0
   1879e:	9d e2       	ldi	r25, 0x2D	; 45
   187a0:	a1 e3       	ldi	r26, 0x31	; 49
   187a2:	b1 e0       	ldi	r27, 0x01	; 1
   187a4:	03 c0       	rjmp	.+6      	; 0x187ac <osc_get_rate+0x5e>
#endif

	default:
		Assert(false);
		return 0;
   187a6:	80 e0       	ldi	r24, 0x00	; 0
   187a8:	90 e0       	ldi	r25, 0x00	; 0
   187aa:	dc 01       	movw	r26, r24
	}
}
   187ac:	bc 01       	movw	r22, r24
   187ae:	cd 01       	movw	r24, r26
   187b0:	0f 90       	pop	r0
   187b2:	df 91       	pop	r29
   187b4:	cf 91       	pop	r28
   187b6:	08 95       	ret

000187b8 <pll_get_default_rate_priv>:
 *
 * \retval Output clock rate from PLL.
 */
static inline uint32_t pll_get_default_rate_priv(enum pll_source src,
		unsigned int mul, unsigned int div)
{
   187b8:	cf 93       	push	r28
   187ba:	df 93       	push	r29
   187bc:	cd b7       	in	r28, 0x3d	; 61
   187be:	de b7       	in	r29, 0x3e	; 62
   187c0:	29 97       	sbiw	r28, 0x09	; 9
   187c2:	cd bf       	out	0x3d, r28	; 61
   187c4:	de bf       	out	0x3e, r29	; 62
   187c6:	8d 83       	std	Y+5, r24	; 0x05
   187c8:	6e 83       	std	Y+6, r22	; 0x06
   187ca:	7f 83       	std	Y+7, r23	; 0x07
   187cc:	48 87       	std	Y+8, r20	; 0x08
   187ce:	59 87       	std	Y+9, r21	; 0x09
	uint32_t rate;

	switch (src) {
   187d0:	8d 81       	ldd	r24, Y+5	; 0x05
   187d2:	88 2f       	mov	r24, r24
   187d4:	90 e0       	ldi	r25, 0x00	; 0
   187d6:	80 38       	cpi	r24, 0x80	; 128
   187d8:	91 05       	cpc	r25, r1
   187da:	79 f0       	breq	.+30     	; 0x187fa <pll_get_default_rate_priv+0x42>
   187dc:	80 3c       	cpi	r24, 0xC0	; 192
   187de:	91 05       	cpc	r25, r1
   187e0:	a9 f0       	breq	.+42     	; 0x1880c <pll_get_default_rate_priv+0x54>
   187e2:	89 2b       	or	r24, r25
   187e4:	09 f0       	breq	.+2      	; 0x187e8 <pll_get_default_rate_priv+0x30>
		rate = osc_get_rate(OSC_ID_XOSC);
		Assert(div == 1);
		break;

	default:
		break;
   187e6:	1b c0       	rjmp	.+54     	; 0x1881e <pll_get_default_rate_priv+0x66>
{
	uint32_t rate;

	switch (src) {
	case PLL_SRC_RC2MHZ:
		rate = 2000000UL;
   187e8:	80 e8       	ldi	r24, 0x80	; 128
   187ea:	94 e8       	ldi	r25, 0x84	; 132
   187ec:	ae e1       	ldi	r26, 0x1E	; 30
   187ee:	b0 e0       	ldi	r27, 0x00	; 0
   187f0:	89 83       	std	Y+1, r24	; 0x01
   187f2:	9a 83       	std	Y+2, r25	; 0x02
   187f4:	ab 83       	std	Y+3, r26	; 0x03
   187f6:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
   187f8:	12 c0       	rjmp	.+36     	; 0x1881e <pll_get_default_rate_priv+0x66>

	case PLL_SRC_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL //32MHz oscillator is calibrated to another frequency
		rate = CONFIG_OSC_RC32_CAL / 4;
   187fa:	80 e0       	ldi	r24, 0x00	; 0
   187fc:	9b e1       	ldi	r25, 0x1B	; 27
   187fe:	a7 eb       	ldi	r26, 0xB7	; 183
   18800:	b0 e0       	ldi	r27, 0x00	; 0
   18802:	89 83       	std	Y+1, r24	; 0x01
   18804:	9a 83       	std	Y+2, r25	; 0x02
   18806:	ab 83       	std	Y+3, r26	; 0x03
   18808:	bc 83       	std	Y+4, r27	; 0x04
#else
		rate = 8000000UL;
 #endif
		Assert(div == 4);
		break;
   1880a:	09 c0       	rjmp	.+18     	; 0x1881e <pll_get_default_rate_priv+0x66>

	case PLL_SRC_XOSC:
		rate = osc_get_rate(OSC_ID_XOSC);
   1880c:	88 e0       	ldi	r24, 0x08	; 8
   1880e:	9f df       	rcall	.-194    	; 0x1874e <osc_get_rate>
   18810:	dc 01       	movw	r26, r24
   18812:	cb 01       	movw	r24, r22
   18814:	89 83       	std	Y+1, r24	; 0x01
   18816:	9a 83       	std	Y+2, r25	; 0x02
   18818:	ab 83       	std	Y+3, r26	; 0x03
   1881a:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
   1881c:	00 00       	nop
		break;
	}

	Assert(rate >= 440000UL);

	rate *= mul;
   1881e:	8e 81       	ldd	r24, Y+6	; 0x06
   18820:	9f 81       	ldd	r25, Y+7	; 0x07
   18822:	cc 01       	movw	r24, r24
   18824:	a0 e0       	ldi	r26, 0x00	; 0
   18826:	b0 e0       	ldi	r27, 0x00	; 0
   18828:	29 81       	ldd	r18, Y+1	; 0x01
   1882a:	3a 81       	ldd	r19, Y+2	; 0x02
   1882c:	4b 81       	ldd	r20, Y+3	; 0x03
   1882e:	5c 81       	ldd	r21, Y+4	; 0x04
   18830:	bc 01       	movw	r22, r24
   18832:	cd 01       	movw	r24, r26
   18834:	0f 94 c8 2d 	call	0x25b90	; 0x25b90 <__mulsi3>
   18838:	dc 01       	movw	r26, r24
   1883a:	cb 01       	movw	r24, r22
   1883c:	89 83       	std	Y+1, r24	; 0x01
   1883e:	9a 83       	std	Y+2, r25	; 0x02
   18840:	ab 83       	std	Y+3, r26	; 0x03
   18842:	bc 83       	std	Y+4, r27	; 0x04

	Assert(rate >= PLL_MIN_HZ);
	Assert(rate <= PLL_MAX_HZ);

	return rate;
   18844:	89 81       	ldd	r24, Y+1	; 0x01
   18846:	9a 81       	ldd	r25, Y+2	; 0x02
   18848:	ab 81       	ldd	r26, Y+3	; 0x03
   1884a:	bc 81       	ldd	r27, Y+4	; 0x04
}
   1884c:	bc 01       	movw	r22, r24
   1884e:	cd 01       	movw	r24, r26
   18850:	29 96       	adiw	r28, 0x09	; 9
   18852:	cd bf       	out	0x3d, r28	; 61
   18854:	de bf       	out	0x3e, r29	; 62
   18856:	df 91       	pop	r29
   18858:	cf 91       	pop	r28
   1885a:	08 95       	ret

0001885c <sysclk_get_main_hz>:
 * dynamic setups as well.
 *
 * \return Frequency of the main system clock, in Hz.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
   1885c:	cf 93       	push	r28
   1885e:	df 93       	push	r29
   18860:	cd b7       	in	r28, 0x3d	; 61
   18862:	de b7       	in	r29, 0x3e	; 62
		return BOARD_XOSC_HZ;
#endif

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL:
		return pll_get_default_rate(0);
   18864:	41 e0       	ldi	r20, 0x01	; 1
   18866:	50 e0       	ldi	r21, 0x00	; 0
   18868:	63 e0       	ldi	r22, 0x03	; 3
   1886a:	70 e0       	ldi	r23, 0x00	; 0
   1886c:	80 ec       	ldi	r24, 0xC0	; 192
   1886e:	a4 df       	rcall	.-184    	; 0x187b8 <pll_get_default_rate_priv>
   18870:	dc 01       	movw	r26, r24
   18872:	cb 01       	movw	r24, r22

	default:
		//unhandled_case(CONFIG_SYSCLK_SOURCE);
		return 0;
	}
}
   18874:	bc 01       	movw	r22, r24
   18876:	cd 01       	movw	r24, r26
   18878:	df 91       	pop	r29
   1887a:	cf 91       	pop	r28
   1887c:	08 95       	ret

0001887e <sysclk_get_per4_hz>:
 * This clock can run up to four times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER4 clock, in Hz.
 */
static inline uint32_t sysclk_get_per4_hz(void)
{
   1887e:	cf 93       	push	r28
   18880:	df 93       	push	r29
   18882:	1f 92       	push	r1
   18884:	cd b7       	in	r28, 0x3d	; 61
   18886:	de b7       	in	r29, 0x3e	; 62
#endif
	if (CONFIG_SYSCLK_PSADIV & (1U << CLK_PSADIV_gp)) {
		shift = (CONFIG_SYSCLK_PSADIV >> (1 + CLK_PSADIV_gp)) + 1;
	}

	return sysclk_get_main_hz() >> shift;
   18888:	19 82       	std	Y+1, r1	; 0x01
   1888a:	e8 df       	rcall	.-48     	; 0x1885c <sysclk_get_main_hz>
   1888c:	dc 01       	movw	r26, r24
   1888e:	cb 01       	movw	r24, r22
   18890:	29 81       	ldd	r18, Y+1	; 0x01
   18892:	22 2f       	mov	r18, r18
   18894:	30 e0       	ldi	r19, 0x00	; 0
   18896:	04 c0       	rjmp	.+8      	; 0x188a0 <sysclk_get_per4_hz+0x22>
   18898:	b6 95       	lsr	r27
   1889a:	a7 95       	ror	r26
   1889c:	97 95       	ror	r25
   1889e:	87 95       	ror	r24
   188a0:	2a 95       	dec	r18
}
   188a2:	d2 f7       	brpl	.-12     	; 0x18898 <sysclk_get_per4_hz+0x1a>
   188a4:	bc 01       	movw	r22, r24
   188a6:	cd 01       	movw	r24, r26
   188a8:	0f 90       	pop	r0
   188aa:	df 91       	pop	r29
   188ac:	cf 91       	pop	r28
   188ae:	08 95       	ret

000188b0 <sysclk_get_per2_hz>:
 * This clock can run up to two times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER2 clock, in Hz.
 */
static inline uint32_t sysclk_get_per2_hz(void)
{
   188b0:	cf 93       	push	r28
   188b2:	df 93       	push	r29
   188b4:	cd b7       	in	r28, 0x3d	; 61
	switch (CONFIG_SYSCLK_PSBCDIV) {
	case SYSCLK_PSBCDIV_1_1: /* Fall through */
	case SYSCLK_PSBCDIV_1_2:
		return sysclk_get_per4_hz();
   188b6:	de b7       	in	r29, 0x3e	; 62
   188b8:	e2 df       	rcall	.-60     	; 0x1887e <sysclk_get_per4_hz>
   188ba:	dc 01       	movw	r26, r24

	default:
		//unhandled_case(CONFIG_SYSCLK_PSBCDIV);
		return 0;
	}
}
   188bc:	cb 01       	movw	r24, r22
   188be:	bc 01       	movw	r22, r24
   188c0:	cd 01       	movw	r24, r26
   188c2:	df 91       	pop	r29
   188c4:	cf 91       	pop	r28
   188c6:	08 95       	ret

000188c8 <sysclk_get_per_hz>:
 * is set.
 *
 * \return Frequency of the clk_PER clock, in Hz.
 */
static inline uint32_t sysclk_get_per_hz(void)
{
   188c8:	cf 93       	push	r28
   188ca:	df 93       	push	r29
   188cc:	cd b7       	in	r28, 0x3d	; 61
	if (CONFIG_SYSCLK_PSBCDIV & (1U << CLK_PSBCDIV_gp))
		return sysclk_get_per2_hz() / 2;
   188ce:	de b7       	in	r29, 0x3e	; 62
   188d0:	ef df       	rcall	.-34     	; 0x188b0 <sysclk_get_per2_hz>
   188d2:	dc 01       	movw	r26, r24
   188d4:	cb 01       	movw	r24, r22
   188d6:	b6 95       	lsr	r27
   188d8:	a7 95       	ror	r26
   188da:	97 95       	ror	r25
	else
		return sysclk_get_per2_hz();
}
   188dc:	87 95       	ror	r24
   188de:	bc 01       	movw	r22, r24
   188e0:	cd 01       	movw	r24, r26
   188e2:	df 91       	pop	r29
   188e4:	cf 91       	pop	r28
   188e6:	08 95       	ret

000188e8 <sysclk_get_cpu_hz>:
 * \brief Return the current rate in Hz of the CPU clock.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
   188e8:	cf 93       	push	r28
   188ea:	df 93       	push	r29
   188ec:	cd b7       	in	r28, 0x3d	; 61
	return sysclk_get_per_hz();
   188ee:	de b7       	in	r29, 0x3e	; 62
   188f0:	eb df       	rcall	.-42     	; 0x188c8 <sysclk_get_per_hz>
   188f2:	dc 01       	movw	r26, r24
}
   188f4:	cb 01       	movw	r24, r22
   188f6:	bc 01       	movw	r22, r24
   188f8:	cd 01       	movw	r24, r26
   188fa:	df 91       	pop	r29
   188fc:	cf 91       	pop	r28
   188fe:	08 95       	ret

00018900 <tc_write_clock_source>:
 * \param TC_CLKSEL_enum Clock source selection
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
   18900:	cf 93       	push	r28
   18902:	df 93       	push	r29
   18904:	00 d0       	rcall	.+0      	; 0x18906 <tc_write_clock_source+0x6>
   18906:	cd b7       	in	r28, 0x3d	; 61
   18908:	de b7       	in	r29, 0x3e	; 62
   1890a:	89 83       	std	Y+1, r24	; 0x01
   1890c:	9a 83       	std	Y+2, r25	; 0x02
   1890e:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
   18910:	89 81       	ldd	r24, Y+1	; 0x01
   18912:	9a 81       	ldd	r25, Y+2	; 0x02
   18914:	fc 01       	movw	r30, r24
   18916:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
   18918:	98 2f       	mov	r25, r24
   1891a:	90 7f       	andi	r25, 0xF0	; 240
   1891c:	8b 81       	ldd	r24, Y+3	; 0x03
   1891e:	89 2b       	or	r24, r25
   18920:	28 2f       	mov	r18, r24
   18922:	89 81       	ldd	r24, Y+1	; 0x01
   18924:	9a 81       	ldd	r25, Y+2	; 0x02
   18926:	fc 01       	movw	r30, r24
   18928:	20 83       	st	Z, r18
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
			TC_CLKSEL_enum;
}
   1892a:	00 00       	nop
   1892c:	23 96       	adiw	r28, 0x03	; 3
   1892e:	cd bf       	out	0x3d, r28	; 61
   18930:	de bf       	out	0x3e, r29	; 62
   18932:	df 91       	pop	r29
   18934:	cf 91       	pop	r28
   18936:	08 95       	ret

00018938 <tc_write_period>:
 *
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
   18938:	cf 93       	push	r28
   1893a:	df 93       	push	r29
   1893c:	00 d0       	rcall	.+0      	; 0x1893e <tc_write_period+0x6>
   1893e:	1f 92       	push	r1
   18940:	cd b7       	in	r28, 0x3d	; 61
   18942:	de b7       	in	r29, 0x3e	; 62
   18944:	89 83       	std	Y+1, r24	; 0x01
   18946:	9a 83       	std	Y+2, r25	; 0x02
   18948:	6b 83       	std	Y+3, r22	; 0x03
   1894a:	7c 83       	std	Y+4, r23	; 0x04
	((TC0_t *)tc)->PER = per_value;
   1894c:	89 81       	ldd	r24, Y+1	; 0x01
   1894e:	9a 81       	ldd	r25, Y+2	; 0x02
   18950:	2b 81       	ldd	r18, Y+3	; 0x03
   18952:	3c 81       	ldd	r19, Y+4	; 0x04
   18954:	fc 01       	movw	r30, r24
   18956:	26 a3       	std	Z+38, r18	; 0x26
   18958:	37 a3       	std	Z+39, r19	; 0x27
}
   1895a:	00 00       	nop
   1895c:	24 96       	adiw	r28, 0x04	; 4
   1895e:	cd bf       	out	0x3d, r28	; 61
   18960:	de bf       	out	0x3e, r29	; 62
   18962:	df 91       	pop	r29
   18964:	cf 91       	pop	r28
   18966:	08 95       	ret

00018968 <tc_enable_cc_channels>:
 * \param tc Pointer to TC module.
 * \param enablemask CC channel
 */
static inline void tc_enable_cc_channels(volatile void *tc,
		enum tc_cc_channel_mask_enable_t enablemask)
{
   18968:	cf 93       	push	r28
   1896a:	df 93       	push	r29
   1896c:	00 d0       	rcall	.+0      	; 0x1896e <tc_enable_cc_channels+0x6>
   1896e:	cd b7       	in	r28, 0x3d	; 61
   18970:	de b7       	in	r29, 0x3e	; 62
   18972:	89 83       	std	Y+1, r24	; 0x01
   18974:	9a 83       	std	Y+2, r25	; 0x02
   18976:	6b 83       	std	Y+3, r22	; 0x03
	if (tc_is_tc0(void *tc)) {
   18978:	89 81       	ldd	r24, Y+1	; 0x01
   1897a:	9a 81       	ldd	r25, Y+2	; 0x02
   1897c:	80 74       	andi	r24, 0x40	; 64
   1897e:	99 27       	eor	r25, r25
   18980:	89 2b       	or	r24, r25
   18982:	61 f4       	brne	.+24     	; 0x1899c <tc_enable_cc_channels+0x34>
		((TC0_t *)tc)->CTRLB |= enablemask;
   18984:	89 81       	ldd	r24, Y+1	; 0x01
   18986:	9a 81       	ldd	r25, Y+2	; 0x02
   18988:	fc 01       	movw	r30, r24
   1898a:	91 81       	ldd	r25, Z+1	; 0x01
   1898c:	8b 81       	ldd	r24, Y+3	; 0x03
   1898e:	29 2f       	mov	r18, r25
   18990:	28 2b       	or	r18, r24
   18992:	89 81       	ldd	r24, Y+1	; 0x01
   18994:	9a 81       	ldd	r25, Y+2	; 0x02
   18996:	fc 01       	movw	r30, r24
   18998:	21 83       	std	Z+1, r18	; 0x01
	} else if (tc_is_tc1(void *tc)) {
		((TC1_t *)tc)->CTRLB |=
				enablemask & (TC1_CCAEN_bm | TC1_CCBEN_bm);
	}
}
   1899a:	13 c0       	rjmp	.+38     	; 0x189c2 <tc_enable_cc_channels+0x5a>
static inline void tc_enable_cc_channels(volatile void *tc,
		enum tc_cc_channel_mask_enable_t enablemask)
{
	if (tc_is_tc0(void *tc)) {
		((TC0_t *)tc)->CTRLB |= enablemask;
	} else if (tc_is_tc1(void *tc)) {
   1899c:	89 81       	ldd	r24, Y+1	; 0x01
   1899e:	9a 81       	ldd	r25, Y+2	; 0x02
   189a0:	80 74       	andi	r24, 0x40	; 64
   189a2:	99 27       	eor	r25, r25
   189a4:	89 2b       	or	r24, r25
   189a6:	69 f0       	breq	.+26     	; 0x189c2 <tc_enable_cc_channels+0x5a>
		((TC1_t *)tc)->CTRLB |=
   189a8:	89 81       	ldd	r24, Y+1	; 0x01
   189aa:	9a 81       	ldd	r25, Y+2	; 0x02
   189ac:	fc 01       	movw	r30, r24
   189ae:	81 81       	ldd	r24, Z+1	; 0x01
   189b0:	98 2f       	mov	r25, r24
   189b2:	8b 81       	ldd	r24, Y+3	; 0x03
   189b4:	80 73       	andi	r24, 0x30	; 48
   189b6:	89 2b       	or	r24, r25
   189b8:	28 2f       	mov	r18, r24
   189ba:	89 81       	ldd	r24, Y+1	; 0x01
   189bc:	9a 81       	ldd	r25, Y+2	; 0x02
   189be:	fc 01       	movw	r30, r24
   189c0:	21 83       	std	Z+1, r18	; 0x01
				enablemask & (TC1_CCAEN_bm | TC1_CCBEN_bm);
	}
}
   189c2:	00 00       	nop
   189c4:	23 96       	adiw	r28, 0x03	; 3
   189c6:	cd bf       	out	0x3d, r28	; 61
   189c8:	de bf       	out	0x3e, r29	; 62
   189ca:	df 91       	pop	r29
   189cc:	cf 91       	pop	r28
   189ce:	08 95       	ret

000189d0 <tc_write_cc_buffer>:
 * \param channel_index CC Channel
 * \param buffer_value Counter Buffer value
 */
static inline void tc_write_cc_buffer(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t buffer_value)
{
   189d0:	cf 93       	push	r28
   189d2:	df 93       	push	r29
   189d4:	cd b7       	in	r28, 0x3d	; 61
   189d6:	de b7       	in	r29, 0x3e	; 62
   189d8:	25 97       	sbiw	r28, 0x05	; 5
   189da:	cd bf       	out	0x3d, r28	; 61
   189dc:	de bf       	out	0x3e, r29	; 62
   189de:	89 83       	std	Y+1, r24	; 0x01
   189e0:	9a 83       	std	Y+2, r25	; 0x02
   189e2:	6b 83       	std	Y+3, r22	; 0x03
   189e4:	4c 83       	std	Y+4, r20	; 0x04
   189e6:	5d 83       	std	Y+5, r21	; 0x05
	if (tc_is_tc0(void *tc)) {
   189e8:	89 81       	ldd	r24, Y+1	; 0x01
   189ea:	9a 81       	ldd	r25, Y+2	; 0x02
   189ec:	80 74       	andi	r24, 0x40	; 64
   189ee:	99 27       	eor	r25, r25
   189f0:	89 2b       	or	r24, r25
   189f2:	99 f5       	brne	.+102    	; 0x18a5a <tc_write_cc_buffer+0x8a>
		switch (channel_index) {
   189f4:	8b 81       	ldd	r24, Y+3	; 0x03
   189f6:	88 2f       	mov	r24, r24
   189f8:	90 e0       	ldi	r25, 0x00	; 0
   189fa:	82 30       	cpi	r24, 0x02	; 2
   189fc:	91 05       	cpc	r25, r1
   189fe:	a1 f0       	breq	.+40     	; 0x18a28 <tc_write_cc_buffer+0x58>
   18a00:	83 30       	cpi	r24, 0x03	; 3
   18a02:	91 05       	cpc	r25, r1
   18a04:	1c f4       	brge	.+6      	; 0x18a0c <tc_write_cc_buffer+0x3c>
   18a06:	01 97       	sbiw	r24, 0x01	; 1
   18a08:	39 f0       	breq	.+14     	; 0x18a18 <tc_write_cc_buffer+0x48>
   18a0a:	46 c0       	rjmp	.+140    	; 0x18a98 <tc_write_cc_buffer+0xc8>
   18a0c:	83 30       	cpi	r24, 0x03	; 3
   18a0e:	91 05       	cpc	r25, r1
   18a10:	99 f0       	breq	.+38     	; 0x18a38 <tc_write_cc_buffer+0x68>
   18a12:	04 97       	sbiw	r24, 0x04	; 4
   18a14:	c9 f0       	breq	.+50     	; 0x18a48 <tc_write_cc_buffer+0x78>
   18a16:	40 c0       	rjmp	.+128    	; 0x18a98 <tc_write_cc_buffer+0xc8>
		case TC_CCA:
			((TC0_t *)tc)->CCABUF = buffer_value;
   18a18:	89 81       	ldd	r24, Y+1	; 0x01
   18a1a:	9a 81       	ldd	r25, Y+2	; 0x02
   18a1c:	2c 81       	ldd	r18, Y+4	; 0x04
   18a1e:	3d 81       	ldd	r19, Y+5	; 0x05
   18a20:	fc 01       	movw	r30, r24
   18a22:	20 af       	std	Z+56, r18	; 0x38
   18a24:	31 af       	std	Z+57, r19	; 0x39
			break;
   18a26:	38 c0       	rjmp	.+112    	; 0x18a98 <tc_write_cc_buffer+0xc8>
		case TC_CCB:
			((TC0_t *)tc)->CCBBUF = buffer_value;
   18a28:	89 81       	ldd	r24, Y+1	; 0x01
   18a2a:	9a 81       	ldd	r25, Y+2	; 0x02
   18a2c:	2c 81       	ldd	r18, Y+4	; 0x04
   18a2e:	3d 81       	ldd	r19, Y+5	; 0x05
   18a30:	fc 01       	movw	r30, r24
   18a32:	22 af       	std	Z+58, r18	; 0x3a
   18a34:	33 af       	std	Z+59, r19	; 0x3b
			break;
   18a36:	30 c0       	rjmp	.+96     	; 0x18a98 <tc_write_cc_buffer+0xc8>
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
   18a38:	89 81       	ldd	r24, Y+1	; 0x01
   18a3a:	9a 81       	ldd	r25, Y+2	; 0x02
   18a3c:	2c 81       	ldd	r18, Y+4	; 0x04
   18a3e:	3d 81       	ldd	r19, Y+5	; 0x05
   18a40:	fc 01       	movw	r30, r24
   18a42:	24 af       	std	Z+60, r18	; 0x3c
   18a44:	35 af       	std	Z+61, r19	; 0x3d
			break;
   18a46:	28 c0       	rjmp	.+80     	; 0x18a98 <tc_write_cc_buffer+0xc8>
		case TC_CCD:
			((TC0_t *)tc)->CCDBUF = buffer_value;
   18a48:	89 81       	ldd	r24, Y+1	; 0x01
   18a4a:	9a 81       	ldd	r25, Y+2	; 0x02
   18a4c:	2c 81       	ldd	r18, Y+4	; 0x04
   18a4e:	3d 81       	ldd	r19, Y+5	; 0x05
   18a50:	fc 01       	movw	r30, r24
   18a52:	26 af       	std	Z+62, r18	; 0x3e
   18a54:	37 af       	std	Z+63, r19	; 0x3f
			break;
   18a56:	00 00       	nop
   18a58:	1f c0       	rjmp	.+62     	; 0x18a98 <tc_write_cc_buffer+0xc8>
		}
	} else if (tc_is_tc1(void *tc)) {
   18a5a:	89 81       	ldd	r24, Y+1	; 0x01
   18a5c:	9a 81       	ldd	r25, Y+2	; 0x02
   18a5e:	80 74       	andi	r24, 0x40	; 64
   18a60:	99 27       	eor	r25, r25
   18a62:	89 2b       	or	r24, r25
   18a64:	c9 f0       	breq	.+50     	; 0x18a98 <tc_write_cc_buffer+0xc8>
			switch (channel_index) {
   18a66:	8b 81       	ldd	r24, Y+3	; 0x03
   18a68:	88 2f       	mov	r24, r24
   18a6a:	90 e0       	ldi	r25, 0x00	; 0
   18a6c:	81 30       	cpi	r24, 0x01	; 1
   18a6e:	91 05       	cpc	r25, r1
   18a70:	19 f0       	breq	.+6      	; 0x18a78 <tc_write_cc_buffer+0xa8>
   18a72:	02 97       	sbiw	r24, 0x02	; 2
   18a74:	49 f0       	breq	.+18     	; 0x18a88 <tc_write_cc_buffer+0xb8>
				break;
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
				break;
			default:
				return;
   18a76:	10 c0       	rjmp	.+32     	; 0x18a98 <tc_write_cc_buffer+0xc8>
			break;
		}
	} else if (tc_is_tc1(void *tc)) {
			switch (channel_index) {
			case TC_CCA:
				((TC1_t *)tc)->CCABUF = buffer_value;
   18a78:	89 81       	ldd	r24, Y+1	; 0x01
   18a7a:	9a 81       	ldd	r25, Y+2	; 0x02
   18a7c:	2c 81       	ldd	r18, Y+4	; 0x04
   18a7e:	3d 81       	ldd	r19, Y+5	; 0x05
   18a80:	fc 01       	movw	r30, r24
   18a82:	20 af       	std	Z+56, r18	; 0x38
   18a84:	31 af       	std	Z+57, r19	; 0x39
				break;
   18a86:	08 c0       	rjmp	.+16     	; 0x18a98 <tc_write_cc_buffer+0xc8>
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
   18a88:	89 81       	ldd	r24, Y+1	; 0x01
   18a8a:	9a 81       	ldd	r25, Y+2	; 0x02
   18a8c:	2c 81       	ldd	r18, Y+4	; 0x04
   18a8e:	3d 81       	ldd	r19, Y+5	; 0x05
   18a90:	fc 01       	movw	r30, r24
   18a92:	22 af       	std	Z+58, r18	; 0x3a
   18a94:	33 af       	std	Z+59, r19	; 0x3b
				break;
   18a96:	00 00       	nop
			default:
				return;
			}
		}
}
   18a98:	25 96       	adiw	r28, 0x05	; 5
   18a9a:	cd bf       	out	0x3d, r28	; 61
   18a9c:	de bf       	out	0x3e, r29	; 62
   18a9e:	df 91       	pop	r29
   18aa0:	cf 91       	pop	r28
   18aa2:	08 95       	ret

00018aa4 <tc_set_wgm>:
 *
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
   18aa4:	cf 93       	push	r28
   18aa6:	df 93       	push	r29
   18aa8:	00 d0       	rcall	.+0      	; 0x18aaa <tc_set_wgm+0x6>
   18aaa:	cd b7       	in	r28, 0x3d	; 61
   18aac:	de b7       	in	r29, 0x3e	; 62
   18aae:	89 83       	std	Y+1, r24	; 0x01
   18ab0:	9a 83       	std	Y+2, r25	; 0x02
   18ab2:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
   18ab4:	89 81       	ldd	r24, Y+1	; 0x01
   18ab6:	9a 81       	ldd	r25, Y+2	; 0x02
   18ab8:	fc 01       	movw	r30, r24
   18aba:	81 81       	ldd	r24, Z+1	; 0x01
   18abc:	98 2f       	mov	r25, r24
   18abe:	98 7f       	andi	r25, 0xF8	; 248
   18ac0:	8b 81       	ldd	r24, Y+3	; 0x03
   18ac2:	89 2b       	or	r24, r25
   18ac4:	28 2f       	mov	r18, r24
   18ac6:	89 81       	ldd	r24, Y+1	; 0x01
   18ac8:	9a 81       	ldd	r25, Y+2	; 0x02
   18aca:	fc 01       	movw	r30, r24
   18acc:	21 83       	std	Z+1, r18	; 0x01
}
   18ace:	00 00       	nop
   18ad0:	23 96       	adiw	r28, 0x03	; 3
   18ad2:	cd bf       	out	0x3d, r28	; 61
   18ad4:	de bf       	out	0x3e, r29	; 62
   18ad6:	df 91       	pop	r29
   18ad8:	cf 91       	pop	r28
   18ada:	08 95       	ret

00018adc <pwm_set_duty_cycle_percent>:
 * \param *config           Pointer to the PWM configuration struct
 * \param duty_cycle_scale  Duty cycle as a value between 0 and 100.
 */
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
   18adc:	cf 93       	push	r28
   18ade:	df 93       	push	r29
   18ae0:	00 d0       	rcall	.+0      	; 0x18ae2 <pwm_set_duty_cycle_percent+0x6>
   18ae2:	cd b7       	in	r28, 0x3d	; 61
   18ae4:	de b7       	in	r29, 0x3e	; 62
   18ae6:	89 83       	std	Y+1, r24	; 0x01
   18ae8:	9a 83       	std	Y+2, r25	; 0x02
   18aea:	6b 83       	std	Y+3, r22	; 0x03
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
			(uint16_t)(((uint32_t)config->period *
   18aec:	89 81       	ldd	r24, Y+1	; 0x01
   18aee:	9a 81       	ldd	r25, Y+2	; 0x02
   18af0:	fc 01       	movw	r30, r24
   18af2:	85 81       	ldd	r24, Z+5	; 0x05
   18af4:	96 81       	ldd	r25, Z+6	; 0x06
   18af6:	9c 01       	movw	r18, r24
   18af8:	40 e0       	ldi	r20, 0x00	; 0
   18afa:	50 e0       	ldi	r21, 0x00	; 0
			(uint32_t)duty_cycle_scale) / 100));
   18afc:	8b 81       	ldd	r24, Y+3	; 0x03
   18afe:	88 2f       	mov	r24, r24
   18b00:	90 e0       	ldi	r25, 0x00	; 0
   18b02:	a0 e0       	ldi	r26, 0x00	; 0
   18b04:	b0 e0       	ldi	r27, 0x00	; 0
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
			(uint16_t)(((uint32_t)config->period *
   18b06:	bc 01       	movw	r22, r24
   18b08:	cd 01       	movw	r24, r26
   18b0a:	0f 94 c8 2d 	call	0x25b90	; 0x25b90 <__mulsi3>
   18b0e:	dc 01       	movw	r26, r24
   18b10:	cb 01       	movw	r24, r22
			(uint32_t)duty_cycle_scale) / 100));
   18b12:	24 e6       	ldi	r18, 0x64	; 100
   18b14:	30 e0       	ldi	r19, 0x00	; 0
   18b16:	40 e0       	ldi	r20, 0x00	; 0
   18b18:	50 e0       	ldi	r21, 0x00	; 0
   18b1a:	bc 01       	movw	r22, r24
   18b1c:	cd 01       	movw	r24, r26
   18b1e:	0f 94 fe 2d 	call	0x25bfc	; 0x25bfc <__udivmodsi4>
   18b22:	da 01       	movw	r26, r20
   18b24:	c9 01       	movw	r24, r18
 */
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
   18b26:	9c 01       	movw	r18, r24
   18b28:	89 81       	ldd	r24, Y+1	; 0x01
   18b2a:	9a 81       	ldd	r25, Y+2	; 0x02
   18b2c:	fc 01       	movw	r30, r24
   18b2e:	62 81       	ldd	r22, Z+2	; 0x02
   18b30:	89 81       	ldd	r24, Y+1	; 0x01
   18b32:	9a 81       	ldd	r25, Y+2	; 0x02
   18b34:	fc 01       	movw	r30, r24
   18b36:	80 81       	ld	r24, Z
   18b38:	91 81       	ldd	r25, Z+1	; 0x01
   18b3a:	a9 01       	movw	r20, r18
   18b3c:	49 df       	rcall	.-366    	; 0x189d0 <tc_write_cc_buffer>
			(uint16_t)(((uint32_t)config->period *
			(uint32_t)duty_cycle_scale) / 100));
}
   18b3e:	00 00       	nop
   18b40:	23 96       	adiw	r28, 0x03	; 3
   18b42:	cd bf       	out	0x3d, r28	; 61
   18b44:	de bf       	out	0x3e, r29	; 62
   18b46:	df 91       	pop	r29
   18b48:	cf 91       	pop	r28
   18b4a:	08 95       	ret

00018b4c <pwm_set_frequency>:
 *
 * \param config Pointer to PWM configuration.
 * \param freq_hz Wanted PWM frequency in Hz.
 */
void pwm_set_frequency(struct pwm_config *config, uint16_t freq_hz)
{
   18b4c:	ef 92       	push	r14
   18b4e:	ff 92       	push	r15
   18b50:	0f 93       	push	r16
   18b52:	1f 93       	push	r17
   18b54:	cf 93       	push	r28
   18b56:	df 93       	push	r29
   18b58:	cd b7       	in	r28, 0x3d	; 61
   18b5a:	de b7       	in	r29, 0x3e	; 62
   18b5c:	2c 97       	sbiw	r28, 0x0c	; 12
   18b5e:	cd bf       	out	0x3d, r28	; 61
   18b60:	de bf       	out	0x3e, r29	; 62
   18b62:	89 87       	std	Y+9, r24	; 0x09
   18b64:	9a 87       	std	Y+10, r25	; 0x0a
   18b66:	6b 87       	std	Y+11, r22	; 0x0b
	uint32_t cpu_hz = sysclk_get_cpu_hz();
   18b68:	7c 87       	std	Y+12, r23	; 0x0c
   18b6a:	be de       	rcall	.-644    	; 0x188e8 <sysclk_get_cpu_hz>
   18b6c:	dc 01       	movw	r26, r24
   18b6e:	cb 01       	movw	r24, r22
   18b70:	8b 83       	std	Y+3, r24	; 0x03
   18b72:	9c 83       	std	Y+4, r25	; 0x04
   18b74:	ad 83       	std	Y+5, r26	; 0x05
	/* Avoid division by zero. */
	Assert(freq_hz != 0);

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
   18b76:	be 83       	std	Y+6, r27	; 0x06
   18b78:	8b 85       	ldd	r24, Y+11	; 0x0b
   18b7a:	9c 85       	ldd	r25, Y+12	; 0x0c
   18b7c:	9c 01       	movw	r18, r24
   18b7e:	40 e0       	ldi	r20, 0x00	; 0
   18b80:	50 e0       	ldi	r21, 0x00	; 0
   18b82:	8b 81       	ldd	r24, Y+3	; 0x03
   18b84:	9c 81       	ldd	r25, Y+4	; 0x04
   18b86:	ad 81       	ldd	r26, Y+5	; 0x05
   18b88:	be 81       	ldd	r27, Y+6	; 0x06
   18b8a:	bc 01       	movw	r22, r24
   18b8c:	cd 01       	movw	r24, r26
   18b8e:	0f 94 fe 2d 	call	0x25bfc	; 0x25bfc <__udivmodsi4>
   18b92:	da 01       	movw	r26, r20
   18b94:	c9 01       	movw	r24, r18
   18b96:	2f ef       	ldi	r18, 0xFF	; 255
   18b98:	3f ef       	ldi	r19, 0xFF	; 255
   18b9a:	40 e0       	ldi	r20, 0x00	; 0
   18b9c:	50 e0       	ldi	r21, 0x00	; 0
   18b9e:	bc 01       	movw	r22, r24
   18ba0:	cd 01       	movw	r24, r26
   18ba2:	0f 94 fe 2d 	call	0x25bfc	; 0x25bfc <__udivmodsi4>
   18ba6:	da 01       	movw	r26, r20
   18ba8:	c9 01       	movw	r24, r18
   18baa:	8f 83       	std	Y+7, r24	; 0x07
	if (smallest_div < 1) {
   18bac:	98 87       	std	Y+8, r25	; 0x08
   18bae:	8f 81       	ldd	r24, Y+7	; 0x07
   18bb0:	98 85       	ldd	r25, Y+8	; 0x08
   18bb2:	89 2b       	or	r24, r25
		dividor = 1;
   18bb4:	51 f4       	brne	.+20     	; 0x18bca <pwm_set_frequency+0x7e>
   18bb6:	81 e0       	ldi	r24, 0x01	; 1
   18bb8:	90 e0       	ldi	r25, 0x00	; 0
   18bba:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV1;
   18bbc:	9a 83       	std	Y+2, r25	; 0x02
   18bbe:	89 85       	ldd	r24, Y+9	; 0x09
   18bc0:	9a 85       	ldd	r25, Y+10	; 0x0a
   18bc2:	21 e0       	ldi	r18, 0x01	; 1
   18bc4:	fc 01       	movw	r30, r24
   18bc6:	24 83       	std	Z+4, r18	; 0x04
	} else if (smallest_div < 2) {
   18bc8:	52 c0       	rjmp	.+164    	; 0x18c6e <pwm_set_frequency+0x122>
   18bca:	8f 81       	ldd	r24, Y+7	; 0x07
   18bcc:	98 85       	ldd	r25, Y+8	; 0x08
   18bce:	02 97       	sbiw	r24, 0x02	; 2
		dividor = 2;
   18bd0:	50 f4       	brcc	.+20     	; 0x18be6 <pwm_set_frequency+0x9a>
   18bd2:	82 e0       	ldi	r24, 0x02	; 2
   18bd4:	90 e0       	ldi	r25, 0x00	; 0
   18bd6:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV2;
   18bd8:	9a 83       	std	Y+2, r25	; 0x02
   18bda:	89 85       	ldd	r24, Y+9	; 0x09
   18bdc:	9a 85       	ldd	r25, Y+10	; 0x0a
   18bde:	22 e0       	ldi	r18, 0x02	; 2
   18be0:	fc 01       	movw	r30, r24
   18be2:	24 83       	std	Z+4, r18	; 0x04
	} else if (smallest_div < 4) {
   18be4:	44 c0       	rjmp	.+136    	; 0x18c6e <pwm_set_frequency+0x122>
   18be6:	8f 81       	ldd	r24, Y+7	; 0x07
   18be8:	98 85       	ldd	r25, Y+8	; 0x08
   18bea:	04 97       	sbiw	r24, 0x04	; 4
		dividor = 4;
   18bec:	50 f4       	brcc	.+20     	; 0x18c02 <pwm_set_frequency+0xb6>
   18bee:	84 e0       	ldi	r24, 0x04	; 4
   18bf0:	90 e0       	ldi	r25, 0x00	; 0
   18bf2:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV4;
   18bf4:	9a 83       	std	Y+2, r25	; 0x02
   18bf6:	89 85       	ldd	r24, Y+9	; 0x09
   18bf8:	9a 85       	ldd	r25, Y+10	; 0x0a
   18bfa:	23 e0       	ldi	r18, 0x03	; 3
   18bfc:	fc 01       	movw	r30, r24
   18bfe:	24 83       	std	Z+4, r18	; 0x04
	} else if (smallest_div < 8) {
   18c00:	36 c0       	rjmp	.+108    	; 0x18c6e <pwm_set_frequency+0x122>
   18c02:	8f 81       	ldd	r24, Y+7	; 0x07
   18c04:	98 85       	ldd	r25, Y+8	; 0x08
   18c06:	08 97       	sbiw	r24, 0x08	; 8
		dividor = 8;
   18c08:	50 f4       	brcc	.+20     	; 0x18c1e <pwm_set_frequency+0xd2>
   18c0a:	88 e0       	ldi	r24, 0x08	; 8
   18c0c:	90 e0       	ldi	r25, 0x00	; 0
   18c0e:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV8;
   18c10:	9a 83       	std	Y+2, r25	; 0x02
   18c12:	89 85       	ldd	r24, Y+9	; 0x09
   18c14:	9a 85       	ldd	r25, Y+10	; 0x0a
   18c16:	24 e0       	ldi	r18, 0x04	; 4
   18c18:	fc 01       	movw	r30, r24
   18c1a:	24 83       	std	Z+4, r18	; 0x04
	} else if (smallest_div < 64) {
   18c1c:	28 c0       	rjmp	.+80     	; 0x18c6e <pwm_set_frequency+0x122>
   18c1e:	8f 81       	ldd	r24, Y+7	; 0x07
   18c20:	98 85       	ldd	r25, Y+8	; 0x08
   18c22:	80 34       	cpi	r24, 0x40	; 64
   18c24:	91 05       	cpc	r25, r1
		dividor = 64;
   18c26:	50 f4       	brcc	.+20     	; 0x18c3c <pwm_set_frequency+0xf0>
   18c28:	80 e4       	ldi	r24, 0x40	; 64
   18c2a:	90 e0       	ldi	r25, 0x00	; 0
   18c2c:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV64;
   18c2e:	9a 83       	std	Y+2, r25	; 0x02
   18c30:	89 85       	ldd	r24, Y+9	; 0x09
   18c32:	9a 85       	ldd	r25, Y+10	; 0x0a
   18c34:	25 e0       	ldi	r18, 0x05	; 5
   18c36:	fc 01       	movw	r30, r24
   18c38:	24 83       	std	Z+4, r18	; 0x04
	} else if (smallest_div < 256) {
   18c3a:	19 c0       	rjmp	.+50     	; 0x18c6e <pwm_set_frequency+0x122>
   18c3c:	8f 81       	ldd	r24, Y+7	; 0x07
   18c3e:	98 85       	ldd	r25, Y+8	; 0x08
   18c40:	8f 3f       	cpi	r24, 0xFF	; 255
   18c42:	91 05       	cpc	r25, r1
   18c44:	09 f0       	breq	.+2      	; 0x18c48 <pwm_set_frequency+0xfc>
		dividor = 256;
   18c46:	50 f4       	brcc	.+20     	; 0x18c5c <pwm_set_frequency+0x110>
   18c48:	80 e0       	ldi	r24, 0x00	; 0
   18c4a:	91 e0       	ldi	r25, 0x01	; 1
   18c4c:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV256;
   18c4e:	9a 83       	std	Y+2, r25	; 0x02
   18c50:	89 85       	ldd	r24, Y+9	; 0x09
   18c52:	9a 85       	ldd	r25, Y+10	; 0x0a
   18c54:	26 e0       	ldi	r18, 0x06	; 6
   18c56:	fc 01       	movw	r30, r24
   18c58:	24 83       	std	Z+4, r18	; 0x04
	} else {
		dividor = 1024;
   18c5a:	09 c0       	rjmp	.+18     	; 0x18c6e <pwm_set_frequency+0x122>
   18c5c:	80 e0       	ldi	r24, 0x00	; 0
   18c5e:	94 e0       	ldi	r25, 0x04	; 4
   18c60:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV1024;
   18c62:	9a 83       	std	Y+2, r25	; 0x02
   18c64:	89 85       	ldd	r24, Y+9	; 0x09
   18c66:	9a 85       	ldd	r25, Y+10	; 0x0a
   18c68:	27 e0       	ldi	r18, 0x07	; 7
   18c6a:	fc 01       	movw	r30, r24
	}

	/* Calculate the period from the just found divider */
	config->period = cpu_hz / dividor / freq_hz;
   18c6c:	24 83       	std	Z+4, r18	; 0x04
   18c6e:	89 81       	ldd	r24, Y+1	; 0x01
   18c70:	9a 81       	ldd	r25, Y+2	; 0x02
   18c72:	9c 01       	movw	r18, r24
   18c74:	40 e0       	ldi	r20, 0x00	; 0
   18c76:	50 e0       	ldi	r21, 0x00	; 0
   18c78:	8b 81       	ldd	r24, Y+3	; 0x03
   18c7a:	9c 81       	ldd	r25, Y+4	; 0x04
   18c7c:	ad 81       	ldd	r26, Y+5	; 0x05
   18c7e:	be 81       	ldd	r27, Y+6	; 0x06
   18c80:	bc 01       	movw	r22, r24
   18c82:	cd 01       	movw	r24, r26
   18c84:	0f 94 fe 2d 	call	0x25bfc	; 0x25bfc <__udivmodsi4>
   18c88:	da 01       	movw	r26, r20
   18c8a:	c9 01       	movw	r24, r18
   18c8c:	7c 01       	movw	r14, r24
   18c8e:	8d 01       	movw	r16, r26
   18c90:	8b 85       	ldd	r24, Y+11	; 0x0b
   18c92:	9c 85       	ldd	r25, Y+12	; 0x0c
   18c94:	9c 01       	movw	r18, r24
   18c96:	40 e0       	ldi	r20, 0x00	; 0
   18c98:	50 e0       	ldi	r21, 0x00	; 0
   18c9a:	c8 01       	movw	r24, r16
   18c9c:	b7 01       	movw	r22, r14
   18c9e:	0f 94 fe 2d 	call	0x25bfc	; 0x25bfc <__udivmodsi4>
   18ca2:	da 01       	movw	r26, r20
   18ca4:	c9 01       	movw	r24, r18
   18ca6:	9c 01       	movw	r18, r24
   18ca8:	89 85       	ldd	r24, Y+9	; 0x09
   18caa:	9a 85       	ldd	r25, Y+10	; 0x0a
   18cac:	fc 01       	movw	r30, r24
   18cae:	25 83       	std	Z+5, r18	; 0x05

	/* Make sure our period is at least 100 ticks so we are able to provide
	   a full range (0-100% duty cycle */
	if (config->period < 100) {
   18cb0:	36 83       	std	Z+6, r19	; 0x06
   18cb2:	89 85       	ldd	r24, Y+9	; 0x09
   18cb4:	9a 85       	ldd	r25, Y+10	; 0x0a
   18cb6:	fc 01       	movw	r30, r24
   18cb8:	85 81       	ldd	r24, Z+5	; 0x05
   18cba:	96 81       	ldd	r25, Z+6	; 0x06
   18cbc:	84 36       	cpi	r24, 0x64	; 100
   18cbe:	91 05       	cpc	r25, r1
		/* The period is too short. */
		config->clk_sel = PWM_CLK_OFF;
   18cc0:	48 f4       	brcc	.+18     	; 0x18cd4 <pwm_set_frequency+0x188>
   18cc2:	89 85       	ldd	r24, Y+9	; 0x09
   18cc4:	9a 85       	ldd	r25, Y+10	; 0x0a
   18cc6:	fc 01       	movw	r30, r24
		config->period = 0;
   18cc8:	14 82       	std	Z+4, r1	; 0x04
   18cca:	89 85       	ldd	r24, Y+9	; 0x09
   18ccc:	9a 85       	ldd	r25, Y+10	; 0x0a
   18cce:	fc 01       	movw	r30, r24
   18cd0:	15 82       	std	Z+5, r1	; 0x05
		Assert(false);
	}
}
   18cd2:	16 82       	std	Z+6, r1	; 0x06
   18cd4:	00 00       	nop
   18cd6:	2c 96       	adiw	r28, 0x0c	; 12
   18cd8:	cd bf       	out	0x3d, r28	; 61
   18cda:	de bf       	out	0x3e, r29	; 62
   18cdc:	df 91       	pop	r29
   18cde:	cf 91       	pop	r28
   18ce0:	1f 91       	pop	r17
   18ce2:	0f 91       	pop	r16
   18ce4:	ff 90       	pop	r15
   18ce6:	ef 90       	pop	r14
   18ce8:	08 95       	ret

00018cea <pwm_init>:
 * \param channel \ref pwm_channel_t "CC channel" to use for this PWM.
 * \param freq_hz Frequency to use for this PWM.
  */
void pwm_init(struct pwm_config *config, enum pwm_tc_t tc,
		enum pwm_channel_t channel, uint16_t freq_hz)
{
   18cea:	cf 93       	push	r28
   18cec:	df 93       	push	r29
   18cee:	cd b7       	in	r28, 0x3d	; 61
   18cf0:	de b7       	in	r29, 0x3e	; 62
   18cf2:	27 97       	sbiw	r28, 0x07	; 7
   18cf4:	cd bf       	out	0x3d, r28	; 61
   18cf6:	de bf       	out	0x3e, r29	; 62
   18cf8:	8a 83       	std	Y+2, r24	; 0x02
   18cfa:	9b 83       	std	Y+3, r25	; 0x03
   18cfc:	6c 83       	std	Y+4, r22	; 0x04
   18cfe:	4d 83       	std	Y+5, r20	; 0x05
   18d00:	2e 83       	std	Y+6, r18	; 0x06
   18d02:	3f 83       	std	Y+7, r19	; 0x07
	/* Number of channels for this TC */
	uint8_t num_chan = 0;
   18d04:	19 82       	std	Y+1, r1	; 0x01

	/* Set TC and correct I/O pin to output */
/*
 * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
 */
	switch (tc) {
   18d06:	8c 81       	ldd	r24, Y+4	; 0x04
   18d08:	88 2f       	mov	r24, r24
   18d0a:	90 e0       	ldi	r25, 0x00	; 0
   18d0c:	09 2e       	mov	r0, r25
   18d0e:	00 0c       	add	r0, r0
   18d10:	aa 0b       	sbc	r26, r26
   18d12:	bb 0b       	sbc	r27, r27
   18d14:	40 e0       	ldi	r20, 0x00	; 0
   18d16:	50 e0       	ldi	r21, 0x00	; 0
   18d18:	26 e0       	ldi	r18, 0x06	; 6
   18d1a:	30 e0       	ldi	r19, 0x00	; 0
   18d1c:	84 1b       	sub	r24, r20
   18d1e:	95 0b       	sbc	r25, r21
   18d20:	28 17       	cp	r18, r24
   18d22:	39 07       	cpc	r19, r25
   18d24:	08 f4       	brcc	.+2      	; 0x18d28 <pwm_init+0x3e>
   18d26:	ee c0       	rjmp	.+476    	; 0x18f04 <pwm_init+0x21a>
   18d28:	fc 01       	movw	r30, r24
   18d2a:	88 27       	eor	r24, r24
   18d2c:	e8 5e       	subi	r30, 0xE8	; 232
   18d2e:	fe 4f       	sbci	r31, 0xFE	; 254
   18d30:	8f 4f       	sbci	r24, 0xFF	; 255
   18d32:	0d 94 3c 2e 	jmp	0x25c78	; 0x25c78 <__tablejump2__>
#if defined(TCC0)
	case PWM_TCC0:
		config->tc = &TCC0;
   18d36:	8a 81       	ldd	r24, Y+2	; 0x02
   18d38:	9b 81       	ldd	r25, Y+3	; 0x03
   18d3a:	20 e0       	ldi	r18, 0x00	; 0
   18d3c:	38 e0       	ldi	r19, 0x08	; 8
   18d3e:	fc 01       	movw	r30, r24
   18d40:	20 83       	st	Z, r18
   18d42:	31 83       	std	Z+1, r19	; 0x01
		PORTC.DIR |= (1 << (channel-1));
   18d44:	80 e4       	ldi	r24, 0x40	; 64
   18d46:	96 e0       	ldi	r25, 0x06	; 6
   18d48:	20 e4       	ldi	r18, 0x40	; 64
   18d4a:	36 e0       	ldi	r19, 0x06	; 6
   18d4c:	f9 01       	movw	r30, r18
   18d4e:	20 81       	ld	r18, Z
   18d50:	62 2f       	mov	r22, r18
   18d52:	2d 81       	ldd	r18, Y+5	; 0x05
   18d54:	22 2f       	mov	r18, r18
   18d56:	30 e0       	ldi	r19, 0x00	; 0
   18d58:	a9 01       	movw	r20, r18
   18d5a:	41 50       	subi	r20, 0x01	; 1
   18d5c:	51 09       	sbc	r21, r1
   18d5e:	21 e0       	ldi	r18, 0x01	; 1
   18d60:	30 e0       	ldi	r19, 0x00	; 0
   18d62:	02 c0       	rjmp	.+4      	; 0x18d68 <pwm_init+0x7e>
   18d64:	22 0f       	add	r18, r18
   18d66:	33 1f       	adc	r19, r19
   18d68:	4a 95       	dec	r20
   18d6a:	e2 f7       	brpl	.-8      	; 0x18d64 <pwm_init+0x7a>
   18d6c:	26 2b       	or	r18, r22
   18d6e:	fc 01       	movw	r30, r24
   18d70:	20 83       	st	Z, r18
		num_chan = 4;
   18d72:	84 e0       	ldi	r24, 0x04	; 4
   18d74:	89 83       	std	Y+1, r24	; 0x01
		break;
   18d76:	c7 c0       	rjmp	.+398    	; 0x18f06 <pwm_init+0x21c>
#endif
#if defined(TCC1)
	case PWM_TCC1:
		config->tc = &TCC1;
   18d78:	8a 81       	ldd	r24, Y+2	; 0x02
   18d7a:	9b 81       	ldd	r25, Y+3	; 0x03
   18d7c:	20 e4       	ldi	r18, 0x40	; 64
   18d7e:	38 e0       	ldi	r19, 0x08	; 8
   18d80:	fc 01       	movw	r30, r24
   18d82:	20 83       	st	Z, r18
   18d84:	31 83       	std	Z+1, r19	; 0x01
		PORTC.DIR |= (1 << (channel+3));
   18d86:	80 e4       	ldi	r24, 0x40	; 64
   18d88:	96 e0       	ldi	r25, 0x06	; 6
   18d8a:	20 e4       	ldi	r18, 0x40	; 64
   18d8c:	36 e0       	ldi	r19, 0x06	; 6
   18d8e:	f9 01       	movw	r30, r18
   18d90:	20 81       	ld	r18, Z
   18d92:	62 2f       	mov	r22, r18
   18d94:	2d 81       	ldd	r18, Y+5	; 0x05
   18d96:	22 2f       	mov	r18, r18
   18d98:	30 e0       	ldi	r19, 0x00	; 0
   18d9a:	a9 01       	movw	r20, r18
   18d9c:	4d 5f       	subi	r20, 0xFD	; 253
   18d9e:	5f 4f       	sbci	r21, 0xFF	; 255
   18da0:	21 e0       	ldi	r18, 0x01	; 1
   18da2:	30 e0       	ldi	r19, 0x00	; 0
   18da4:	02 c0       	rjmp	.+4      	; 0x18daa <pwm_init+0xc0>
   18da6:	22 0f       	add	r18, r18
   18da8:	33 1f       	adc	r19, r19
   18daa:	4a 95       	dec	r20
   18dac:	e2 f7       	brpl	.-8      	; 0x18da6 <pwm_init+0xbc>
   18dae:	26 2b       	or	r18, r22
   18db0:	fc 01       	movw	r30, r24
   18db2:	20 83       	st	Z, r18
		num_chan = 2;
   18db4:	82 e0       	ldi	r24, 0x02	; 2
   18db6:	89 83       	std	Y+1, r24	; 0x01
		break;
   18db8:	a6 c0       	rjmp	.+332    	; 0x18f06 <pwm_init+0x21c>
#endif
#if defined(TCD0)
	case PWM_TCD0:
		config->tc = &TCD0;
   18dba:	8a 81       	ldd	r24, Y+2	; 0x02
   18dbc:	9b 81       	ldd	r25, Y+3	; 0x03
   18dbe:	20 e0       	ldi	r18, 0x00	; 0
   18dc0:	39 e0       	ldi	r19, 0x09	; 9
   18dc2:	fc 01       	movw	r30, r24
   18dc4:	20 83       	st	Z, r18
   18dc6:	31 83       	std	Z+1, r19	; 0x01
		PORTD.DIR |= (1 << (channel-1));
   18dc8:	80 e6       	ldi	r24, 0x60	; 96
   18dca:	96 e0       	ldi	r25, 0x06	; 6
   18dcc:	20 e6       	ldi	r18, 0x60	; 96
   18dce:	36 e0       	ldi	r19, 0x06	; 6
   18dd0:	f9 01       	movw	r30, r18
   18dd2:	20 81       	ld	r18, Z
   18dd4:	62 2f       	mov	r22, r18
   18dd6:	2d 81       	ldd	r18, Y+5	; 0x05
   18dd8:	22 2f       	mov	r18, r18
   18dda:	30 e0       	ldi	r19, 0x00	; 0
   18ddc:	a9 01       	movw	r20, r18
   18dde:	41 50       	subi	r20, 0x01	; 1
   18de0:	51 09       	sbc	r21, r1
   18de2:	21 e0       	ldi	r18, 0x01	; 1
   18de4:	30 e0       	ldi	r19, 0x00	; 0
   18de6:	02 c0       	rjmp	.+4      	; 0x18dec <pwm_init+0x102>
   18de8:	22 0f       	add	r18, r18
   18dea:	33 1f       	adc	r19, r19
   18dec:	4a 95       	dec	r20
   18dee:	e2 f7       	brpl	.-8      	; 0x18de8 <pwm_init+0xfe>
   18df0:	26 2b       	or	r18, r22
   18df2:	fc 01       	movw	r30, r24
   18df4:	20 83       	st	Z, r18
		num_chan = 4;
   18df6:	84 e0       	ldi	r24, 0x04	; 4
   18df8:	89 83       	std	Y+1, r24	; 0x01
		break;
   18dfa:	85 c0       	rjmp	.+266    	; 0x18f06 <pwm_init+0x21c>
#endif
#if defined(TCD1)
	case PWM_TCD1:
		config->tc = &TCD1;
   18dfc:	8a 81       	ldd	r24, Y+2	; 0x02
   18dfe:	9b 81       	ldd	r25, Y+3	; 0x03
   18e00:	20 e4       	ldi	r18, 0x40	; 64
   18e02:	39 e0       	ldi	r19, 0x09	; 9
   18e04:	fc 01       	movw	r30, r24
   18e06:	20 83       	st	Z, r18
   18e08:	31 83       	std	Z+1, r19	; 0x01
		PORTD.DIR |= (1 << (channel+3));
   18e0a:	80 e6       	ldi	r24, 0x60	; 96
   18e0c:	96 e0       	ldi	r25, 0x06	; 6
   18e0e:	20 e6       	ldi	r18, 0x60	; 96
   18e10:	36 e0       	ldi	r19, 0x06	; 6
   18e12:	f9 01       	movw	r30, r18
   18e14:	20 81       	ld	r18, Z
   18e16:	62 2f       	mov	r22, r18
   18e18:	2d 81       	ldd	r18, Y+5	; 0x05
   18e1a:	22 2f       	mov	r18, r18
   18e1c:	30 e0       	ldi	r19, 0x00	; 0
   18e1e:	a9 01       	movw	r20, r18
   18e20:	4d 5f       	subi	r20, 0xFD	; 253
   18e22:	5f 4f       	sbci	r21, 0xFF	; 255
   18e24:	21 e0       	ldi	r18, 0x01	; 1
   18e26:	30 e0       	ldi	r19, 0x00	; 0
   18e28:	02 c0       	rjmp	.+4      	; 0x18e2e <pwm_init+0x144>
   18e2a:	22 0f       	add	r18, r18
   18e2c:	33 1f       	adc	r19, r19
   18e2e:	4a 95       	dec	r20
   18e30:	e2 f7       	brpl	.-8      	; 0x18e2a <pwm_init+0x140>
   18e32:	26 2b       	or	r18, r22
   18e34:	fc 01       	movw	r30, r24
   18e36:	20 83       	st	Z, r18
		num_chan = 2;
   18e38:	82 e0       	ldi	r24, 0x02	; 2
   18e3a:	89 83       	std	Y+1, r24	; 0x01
		break;
   18e3c:	64 c0       	rjmp	.+200    	; 0x18f06 <pwm_init+0x21c>
#endif

#if defined(TCE0)
	case PWM_TCE0:
		config->tc = &TCE0;
   18e3e:	8a 81       	ldd	r24, Y+2	; 0x02
   18e40:	9b 81       	ldd	r25, Y+3	; 0x03
   18e42:	20 e0       	ldi	r18, 0x00	; 0
   18e44:	3a e0       	ldi	r19, 0x0A	; 10
   18e46:	fc 01       	movw	r30, r24
   18e48:	20 83       	st	Z, r18
   18e4a:	31 83       	std	Z+1, r19	; 0x01
		PORTE.DIR |= (1 << (channel-1));
   18e4c:	80 e8       	ldi	r24, 0x80	; 128
   18e4e:	96 e0       	ldi	r25, 0x06	; 6
   18e50:	20 e8       	ldi	r18, 0x80	; 128
   18e52:	36 e0       	ldi	r19, 0x06	; 6
   18e54:	f9 01       	movw	r30, r18
   18e56:	20 81       	ld	r18, Z
   18e58:	62 2f       	mov	r22, r18
   18e5a:	2d 81       	ldd	r18, Y+5	; 0x05
   18e5c:	22 2f       	mov	r18, r18
   18e5e:	30 e0       	ldi	r19, 0x00	; 0
   18e60:	a9 01       	movw	r20, r18
   18e62:	41 50       	subi	r20, 0x01	; 1
   18e64:	51 09       	sbc	r21, r1
   18e66:	21 e0       	ldi	r18, 0x01	; 1
   18e68:	30 e0       	ldi	r19, 0x00	; 0
   18e6a:	02 c0       	rjmp	.+4      	; 0x18e70 <pwm_init+0x186>
   18e6c:	22 0f       	add	r18, r18
   18e6e:	33 1f       	adc	r19, r19
   18e70:	4a 95       	dec	r20
   18e72:	e2 f7       	brpl	.-8      	; 0x18e6c <pwm_init+0x182>
   18e74:	26 2b       	or	r18, r22
   18e76:	fc 01       	movw	r30, r24
   18e78:	20 83       	st	Z, r18
		num_chan = 4;
   18e7a:	84 e0       	ldi	r24, 0x04	; 4
   18e7c:	89 83       	std	Y+1, r24	; 0x01
		break;
   18e7e:	43 c0       	rjmp	.+134    	; 0x18f06 <pwm_init+0x21c>
#endif
#if defined(TCE1)
	case PWM_TCE1:
		config->tc = &TCE1;
   18e80:	8a 81       	ldd	r24, Y+2	; 0x02
   18e82:	9b 81       	ldd	r25, Y+3	; 0x03
   18e84:	20 e4       	ldi	r18, 0x40	; 64
   18e86:	3a e0       	ldi	r19, 0x0A	; 10
   18e88:	fc 01       	movw	r30, r24
   18e8a:	20 83       	st	Z, r18
   18e8c:	31 83       	std	Z+1, r19	; 0x01
		PORTE.DIR |= (1 << (channel+3));
   18e8e:	80 e8       	ldi	r24, 0x80	; 128
   18e90:	96 e0       	ldi	r25, 0x06	; 6
   18e92:	20 e8       	ldi	r18, 0x80	; 128
   18e94:	36 e0       	ldi	r19, 0x06	; 6
   18e96:	f9 01       	movw	r30, r18
   18e98:	20 81       	ld	r18, Z
   18e9a:	62 2f       	mov	r22, r18
   18e9c:	2d 81       	ldd	r18, Y+5	; 0x05
   18e9e:	22 2f       	mov	r18, r18
   18ea0:	30 e0       	ldi	r19, 0x00	; 0
   18ea2:	a9 01       	movw	r20, r18
   18ea4:	4d 5f       	subi	r20, 0xFD	; 253
   18ea6:	5f 4f       	sbci	r21, 0xFF	; 255
   18ea8:	21 e0       	ldi	r18, 0x01	; 1
   18eaa:	30 e0       	ldi	r19, 0x00	; 0
   18eac:	02 c0       	rjmp	.+4      	; 0x18eb2 <pwm_init+0x1c8>
   18eae:	22 0f       	add	r18, r18
   18eb0:	33 1f       	adc	r19, r19
   18eb2:	4a 95       	dec	r20
   18eb4:	e2 f7       	brpl	.-8      	; 0x18eae <pwm_init+0x1c4>
   18eb6:	26 2b       	or	r18, r22
   18eb8:	fc 01       	movw	r30, r24
   18eba:	20 83       	st	Z, r18
		num_chan = 2;
   18ebc:	82 e0       	ldi	r24, 0x02	; 2
   18ebe:	89 83       	std	Y+1, r24	; 0x01
		break;
   18ec0:	22 c0       	rjmp	.+68     	; 0x18f06 <pwm_init+0x21c>
#endif

#if defined(TCF0)
	case PWM_TCF0:
		config->tc = &TCF0;
   18ec2:	8a 81       	ldd	r24, Y+2	; 0x02
   18ec4:	9b 81       	ldd	r25, Y+3	; 0x03
   18ec6:	20 e0       	ldi	r18, 0x00	; 0
   18ec8:	3b e0       	ldi	r19, 0x0B	; 11
   18eca:	fc 01       	movw	r30, r24
   18ecc:	20 83       	st	Z, r18
   18ece:	31 83       	std	Z+1, r19	; 0x01
		PORTF.DIR |= (1 << (channel-1));
   18ed0:	80 ea       	ldi	r24, 0xA0	; 160
   18ed2:	96 e0       	ldi	r25, 0x06	; 6
   18ed4:	20 ea       	ldi	r18, 0xA0	; 160
   18ed6:	36 e0       	ldi	r19, 0x06	; 6
   18ed8:	f9 01       	movw	r30, r18
   18eda:	20 81       	ld	r18, Z
   18edc:	62 2f       	mov	r22, r18
   18ede:	2d 81       	ldd	r18, Y+5	; 0x05
   18ee0:	22 2f       	mov	r18, r18
   18ee2:	30 e0       	ldi	r19, 0x00	; 0
   18ee4:	a9 01       	movw	r20, r18
   18ee6:	41 50       	subi	r20, 0x01	; 1
   18ee8:	51 09       	sbc	r21, r1
   18eea:	21 e0       	ldi	r18, 0x01	; 1
   18eec:	30 e0       	ldi	r19, 0x00	; 0
   18eee:	02 c0       	rjmp	.+4      	; 0x18ef4 <pwm_init+0x20a>
   18ef0:	22 0f       	add	r18, r18
   18ef2:	33 1f       	adc	r19, r19
   18ef4:	4a 95       	dec	r20
   18ef6:	e2 f7       	brpl	.-8      	; 0x18ef0 <pwm_init+0x206>
   18ef8:	26 2b       	or	r18, r22
   18efa:	fc 01       	movw	r30, r24
   18efc:	20 83       	st	Z, r18
		num_chan = 4;
   18efe:	84 e0       	ldi	r24, 0x04	; 4
   18f00:	89 83       	std	Y+1, r24	; 0x01
		break;
   18f02:	01 c0       	rjmp	.+2      	; 0x18f06 <pwm_init+0x21c>
		num_chan = 2;
		break;
#endif
	default:
		Assert(false);
		break;
   18f04:	00 00       	nop
	}

	/* Make sure we are not given a channel number larger
	   than this TC can handle */
	Assert(channel <= num_chan);
	config->channel = channel;
   18f06:	8a 81       	ldd	r24, Y+2	; 0x02
   18f08:	9b 81       	ldd	r25, Y+3	; 0x03
   18f0a:	2d 81       	ldd	r18, Y+5	; 0x05
   18f0c:	fc 01       	movw	r30, r24
   18f0e:	22 83       	std	Z+2, r18	; 0x02

	/* Set the correct cc_mask */
	switch (channel) {
   18f10:	8d 81       	ldd	r24, Y+5	; 0x05
   18f12:	88 2f       	mov	r24, r24
   18f14:	90 e0       	ldi	r25, 0x00	; 0
   18f16:	82 30       	cpi	r24, 0x02	; 2
   18f18:	91 05       	cpc	r25, r1
   18f1a:	91 f0       	breq	.+36     	; 0x18f40 <pwm_init+0x256>
   18f1c:	83 30       	cpi	r24, 0x03	; 3
   18f1e:	91 05       	cpc	r25, r1
   18f20:	1c f4       	brge	.+6      	; 0x18f28 <pwm_init+0x23e>
   18f22:	01 97       	sbiw	r24, 0x01	; 1
   18f24:	39 f0       	breq	.+14     	; 0x18f34 <pwm_init+0x24a>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
		break;
	default:
		Assert(false);
		break;
   18f26:	1e c0       	rjmp	.+60     	; 0x18f64 <pwm_init+0x27a>
	   than this TC can handle */
	Assert(channel <= num_chan);
	config->channel = channel;

	/* Set the correct cc_mask */
	switch (channel) {
   18f28:	83 30       	cpi	r24, 0x03	; 3
   18f2a:	91 05       	cpc	r25, r1
   18f2c:	79 f0       	breq	.+30     	; 0x18f4c <pwm_init+0x262>
   18f2e:	04 97       	sbiw	r24, 0x04	; 4
   18f30:	99 f0       	breq	.+38     	; 0x18f58 <pwm_init+0x26e>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
		break;
	default:
		Assert(false);
		break;
   18f32:	18 c0       	rjmp	.+48     	; 0x18f64 <pwm_init+0x27a>
	config->channel = channel;

	/* Set the correct cc_mask */
	switch (channel) {
	case PWM_CH_A:
		config->cc_mask = TC_CCAEN;
   18f34:	8a 81       	ldd	r24, Y+2	; 0x02
   18f36:	9b 81       	ldd	r25, Y+3	; 0x03
   18f38:	20 e1       	ldi	r18, 0x10	; 16
   18f3a:	fc 01       	movw	r30, r24
   18f3c:	23 83       	std	Z+3, r18	; 0x03
		break;
   18f3e:	12 c0       	rjmp	.+36     	; 0x18f64 <pwm_init+0x27a>
	case PWM_CH_B:
		config->cc_mask = TC_CCBEN;
   18f40:	8a 81       	ldd	r24, Y+2	; 0x02
   18f42:	9b 81       	ldd	r25, Y+3	; 0x03
   18f44:	20 e2       	ldi	r18, 0x20	; 32
   18f46:	fc 01       	movw	r30, r24
   18f48:	23 83       	std	Z+3, r18	; 0x03
		break;
   18f4a:	0c c0       	rjmp	.+24     	; 0x18f64 <pwm_init+0x27a>
	case PWM_CH_C:
		config->cc_mask = TC_CCCEN;
   18f4c:	8a 81       	ldd	r24, Y+2	; 0x02
   18f4e:	9b 81       	ldd	r25, Y+3	; 0x03
   18f50:	20 e4       	ldi	r18, 0x40	; 64
   18f52:	fc 01       	movw	r30, r24
   18f54:	23 83       	std	Z+3, r18	; 0x03
		break;
   18f56:	06 c0       	rjmp	.+12     	; 0x18f64 <pwm_init+0x27a>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
   18f58:	8a 81       	ldd	r24, Y+2	; 0x02
   18f5a:	9b 81       	ldd	r25, Y+3	; 0x03
   18f5c:	20 e8       	ldi	r18, 0x80	; 128
   18f5e:	fc 01       	movw	r30, r24
   18f60:	23 83       	std	Z+3, r18	; 0x03
		break;
   18f62:	00 00       	nop
		Assert(false);
		break;
	}

	/* Enable peripheral clock for this TC */
	tc_enable(config->tc);
   18f64:	8a 81       	ldd	r24, Y+2	; 0x02
   18f66:	9b 81       	ldd	r25, Y+3	; 0x03
   18f68:	fc 01       	movw	r30, r24
   18f6a:	80 81       	ld	r24, Z
   18f6c:	91 81       	ldd	r25, Z+1	; 0x01
   18f6e:	0e 94 a0 b4 	call	0x16940	; 0x16940 <tc_enable>

	/* Set this TC's waveform generator in single slope mode */
	tc_set_wgm(config->tc, TC_WG_SS);
   18f72:	8a 81       	ldd	r24, Y+2	; 0x02
   18f74:	9b 81       	ldd	r25, Y+3	; 0x03
   18f76:	fc 01       	movw	r30, r24
   18f78:	80 81       	ld	r24, Z
   18f7a:	91 81       	ldd	r25, Z+1	; 0x01
   18f7c:	63 e0       	ldi	r22, 0x03	; 3
   18f7e:	92 dd       	rcall	.-1244   	; 0x18aa4 <tc_set_wgm>

	/* Default values (disable TC and set minimum period)*/
	config->period = 0;
   18f80:	8a 81       	ldd	r24, Y+2	; 0x02
   18f82:	9b 81       	ldd	r25, Y+3	; 0x03
   18f84:	fc 01       	movw	r30, r24
   18f86:	15 82       	std	Z+5, r1	; 0x05
   18f88:	16 82       	std	Z+6, r1	; 0x06
	config->clk_sel = PWM_CLK_OFF;
   18f8a:	8a 81       	ldd	r24, Y+2	; 0x02
   18f8c:	9b 81       	ldd	r25, Y+3	; 0x03
   18f8e:	fc 01       	movw	r30, r24
   18f90:	14 82       	std	Z+4, r1	; 0x04
	tc_write_clock_source(config->tc, PWM_CLK_OFF);
   18f92:	8a 81       	ldd	r24, Y+2	; 0x02
   18f94:	9b 81       	ldd	r25, Y+3	; 0x03
   18f96:	fc 01       	movw	r30, r24
   18f98:	80 81       	ld	r24, Z
   18f9a:	91 81       	ldd	r25, Z+1	; 0x01
   18f9c:	60 e0       	ldi	r22, 0x00	; 0
   18f9e:	b0 dc       	rcall	.-1696   	; 0x18900 <tc_write_clock_source>

	/* Set the PWM frequency */
	pwm_set_frequency(config, freq_hz);
   18fa0:	2e 81       	ldd	r18, Y+6	; 0x06
   18fa2:	3f 81       	ldd	r19, Y+7	; 0x07
   18fa4:	8a 81       	ldd	r24, Y+2	; 0x02
   18fa6:	9b 81       	ldd	r25, Y+3	; 0x03
   18fa8:	b9 01       	movw	r22, r18
   18faa:	d0 dd       	rcall	.-1120   	; 0x18b4c <pwm_set_frequency>
}
   18fac:	00 00       	nop
   18fae:	27 96       	adiw	r28, 0x07	; 7
   18fb0:	cd bf       	out	0x3d, r28	; 61
   18fb2:	de bf       	out	0x3e, r29	; 62
   18fb4:	df 91       	pop	r29
   18fb6:	cf 91       	pop	r28
   18fb8:	08 95       	ret

00018fba <pwm_start>:
 *
 * \param *config           Pointer to the PWM configuration struct
 * \param duty_cycle_scale  Duty cycle as a value between 0 and 100.
 */
void pwm_start(struct pwm_config *config, uint8_t duty_cycle_scale)
{
   18fba:	cf 93       	push	r28
   18fbc:	df 93       	push	r29
   18fbe:	00 d0       	rcall	.+0      	; 0x18fc0 <pwm_start+0x6>
   18fc0:	cd b7       	in	r28, 0x3d	; 61
   18fc2:	de b7       	in	r29, 0x3e	; 62
   18fc4:	89 83       	std	Y+1, r24	; 0x01
   18fc6:	9a 83       	std	Y+2, r25	; 0x02
   18fc8:	6b 83       	std	Y+3, r22	; 0x03
	/* Set given duty cycle */
	pwm_set_duty_cycle_percent(config, duty_cycle_scale);
   18fca:	89 81       	ldd	r24, Y+1	; 0x01
   18fcc:	9a 81       	ldd	r25, Y+2	; 0x02
   18fce:	6b 81       	ldd	r22, Y+3	; 0x03
   18fd0:	85 dd       	rcall	.-1270   	; 0x18adc <pwm_set_duty_cycle_percent>
	/* Set correct TC period */
	tc_write_period(config->tc, config->period);
   18fd2:	89 81       	ldd	r24, Y+1	; 0x01
   18fd4:	9a 81       	ldd	r25, Y+2	; 0x02
   18fd6:	fc 01       	movw	r30, r24
   18fd8:	25 81       	ldd	r18, Z+5	; 0x05
   18fda:	36 81       	ldd	r19, Z+6	; 0x06
   18fdc:	89 81       	ldd	r24, Y+1	; 0x01
   18fde:	9a 81       	ldd	r25, Y+2	; 0x02
   18fe0:	fc 01       	movw	r30, r24
   18fe2:	80 81       	ld	r24, Z
   18fe4:	91 81       	ldd	r25, Z+1	; 0x01
   18fe6:	b9 01       	movw	r22, r18
   18fe8:	a7 dc       	rcall	.-1714   	; 0x18938 <tc_write_period>
	/* Enable CC channel for this TC */
	tc_enable_cc_channels(config->tc, config->cc_mask);
   18fea:	89 81       	ldd	r24, Y+1	; 0x01
   18fec:	9a 81       	ldd	r25, Y+2	; 0x02
   18fee:	fc 01       	movw	r30, r24
   18ff0:	23 81       	ldd	r18, Z+3	; 0x03
   18ff2:	89 81       	ldd	r24, Y+1	; 0x01
   18ff4:	9a 81       	ldd	r25, Y+2	; 0x02
   18ff6:	fc 01       	movw	r30, r24
   18ff8:	80 81       	ld	r24, Z
   18ffa:	91 81       	ldd	r25, Z+1	; 0x01
   18ffc:	62 2f       	mov	r22, r18
   18ffe:	b4 dc       	rcall	.-1688   	; 0x18968 <tc_enable_cc_channels>
	/* Enable TC by setting correct clock prescaler */
	tc_write_clock_source(config->tc, config->clk_sel);
   19000:	89 81       	ldd	r24, Y+1	; 0x01
   19002:	9a 81       	ldd	r25, Y+2	; 0x02
   19004:	fc 01       	movw	r30, r24
   19006:	24 81       	ldd	r18, Z+4	; 0x04
   19008:	89 81       	ldd	r24, Y+1	; 0x01
   1900a:	9a 81       	ldd	r25, Y+2	; 0x02
   1900c:	fc 01       	movw	r30, r24
   1900e:	80 81       	ld	r24, Z
   19010:	91 81       	ldd	r25, Z+1	; 0x01
   19012:	62 2f       	mov	r22, r18
   19014:	75 dc       	rcall	.-1814   	; 0x18900 <tc_write_clock_source>
}
   19016:	00 00       	nop
   19018:	23 96       	adiw	r28, 0x03	; 3
   1901a:	cd bf       	out	0x3d, r28	; 61
   1901c:	de bf       	out	0x3e, r29	; 62
   1901e:	df 91       	pop	r29
   19020:	cf 91       	pop	r28
   19022:	08 95       	ret

00019024 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   19024:	cf 93       	push	r28
   19026:	df 93       	push	r29
   19028:	1f 92       	push	r1
   1902a:	cd b7       	in	r28, 0x3d	; 61
   1902c:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   1902e:	8f e3       	ldi	r24, 0x3F	; 63
   19030:	90 e0       	ldi	r25, 0x00	; 0
   19032:	fc 01       	movw	r30, r24
   19034:	80 81       	ld	r24, Z
   19036:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   19038:	f8 94       	cli
	return flags;
   1903a:	89 81       	ldd	r24, Y+1	; 0x01
}
   1903c:	0f 90       	pop	r0
   1903e:	df 91       	pop	r29
   19040:	cf 91       	pop	r28
   19042:	08 95       	ret

00019044 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   19044:	cf 93       	push	r28
   19046:	df 93       	push	r29
   19048:	1f 92       	push	r1
   1904a:	cd b7       	in	r28, 0x3d	; 61
   1904c:	de b7       	in	r29, 0x3e	; 62
   1904e:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   19050:	8f e3       	ldi	r24, 0x3F	; 63
   19052:	90 e0       	ldi	r25, 0x00	; 0
   19054:	29 81       	ldd	r18, Y+1	; 0x01
   19056:	fc 01       	movw	r30, r24
   19058:	20 83       	st	Z, r18
}
   1905a:	00 00       	nop
   1905c:	0f 90       	pop	r0
   1905e:	df 91       	pop	r29
   19060:	cf 91       	pop	r28
   19062:	08 95       	ret

00019064 <nvm_read_production_signature_row>:
 *       the program space reads will be corrupted.
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
   19064:	cf 93       	push	r28
   19066:	df 93       	push	r29
   19068:	1f 92       	push	r1
   1906a:	cd b7       	in	r28, 0x3d	; 61
   1906c:	de b7       	in	r29, 0x3e	; 62
   1906e:	89 83       	std	Y+1, r24	; 0x01
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
   19070:	89 81       	ldd	r24, Y+1	; 0x01
   19072:	88 2f       	mov	r24, r24
   19074:	90 e0       	ldi	r25, 0x00	; 0
   19076:	bc 01       	movw	r22, r24
   19078:	82 e0       	ldi	r24, 0x02	; 2
   1907a:	0f 94 90 25 	call	0x24b20	; 0x24b20 <nvm_read_byte>
}
   1907e:	0f 90       	pop	r0
   19080:	df 91       	pop	r29
   19082:	cf 91       	pop	r28
   19084:	08 95       	ret

00019086 <sleep_set_mode>:
 * \brief Set new sleep mode
 *
 * \param mode Sleep mode, from the device IO header file.
 */
static inline void sleep_set_mode(enum SLEEP_SMODE_enum mode)
{
   19086:	cf 93       	push	r28
   19088:	df 93       	push	r29
   1908a:	1f 92       	push	r1
   1908c:	cd b7       	in	r28, 0x3d	; 61
   1908e:	de b7       	in	r29, 0x3e	; 62
   19090:	89 83       	std	Y+1, r24	; 0x01
	SLEEP.CTRL = mode | (SLEEP.CTRL & ~SLEEP_SMODE_gm);
   19092:	88 e4       	ldi	r24, 0x48	; 72
   19094:	90 e0       	ldi	r25, 0x00	; 0
   19096:	28 e4       	ldi	r18, 0x48	; 72
   19098:	30 e0       	ldi	r19, 0x00	; 0
   1909a:	f9 01       	movw	r30, r18
   1909c:	20 81       	ld	r18, Z
   1909e:	32 2f       	mov	r19, r18
   190a0:	31 7f       	andi	r19, 0xF1	; 241
   190a2:	29 81       	ldd	r18, Y+1	; 0x01
   190a4:	23 2b       	or	r18, r19
   190a6:	fc 01       	movw	r30, r24
   190a8:	20 83       	st	Z, r18
}
   190aa:	00 00       	nop
   190ac:	0f 90       	pop	r0
   190ae:	df 91       	pop	r29
   190b0:	cf 91       	pop	r28
   190b2:	08 95       	ret

000190b4 <sleepmgr_sleep>:
extern enum SLEEP_SMODE_enum sleepmgr_configs[];
#endif /* CONFIG_SLEEPMGR_ENABLE */
//! @}

static inline void sleepmgr_sleep(const enum sleepmgr_mode sleep_mode)
{
   190b4:	cf 93       	push	r28
   190b6:	df 93       	push	r29
   190b8:	1f 92       	push	r1
   190ba:	cd b7       	in	r28, 0x3d	; 61
   190bc:	de b7       	in	r29, 0x3e	; 62
   190be:	89 83       	std	Y+1, r24	; 0x01
	Assert(sleep_mode != SLEEPMGR_ACTIVE);
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleep_set_mode(sleepmgr_configs[sleep_mode-1]);
   190c0:	89 81       	ldd	r24, Y+1	; 0x01
   190c2:	88 2f       	mov	r24, r24
   190c4:	90 e0       	ldi	r25, 0x00	; 0
   190c6:	01 97       	sbiw	r24, 0x01	; 1
   190c8:	8b 5b       	subi	r24, 0xBB	; 187
   190ca:	9f 4d       	sbci	r25, 0xDF	; 223
   190cc:	fc 01       	movw	r30, r24
   190ce:	80 81       	ld	r24, Z
   190d0:	da df       	rcall	.-76     	; 0x19086 <sleep_set_mode>
	sleep_enable();
   190d2:	88 e4       	ldi	r24, 0x48	; 72
   190d4:	90 e0       	ldi	r25, 0x00	; 0
   190d6:	28 e4       	ldi	r18, 0x48	; 72
   190d8:	30 e0       	ldi	r19, 0x00	; 0
   190da:	f9 01       	movw	r30, r18
   190dc:	20 81       	ld	r18, Z
   190de:	21 60       	ori	r18, 0x01	; 1
   190e0:	fc 01       	movw	r30, r24
   190e2:	20 83       	st	Z, r18

	cpu_irq_enable();
   190e4:	78 94       	sei
	sleep_enter();
   190e6:	88 95       	sleep

	sleep_disable();
   190e8:	88 e4       	ldi	r24, 0x48	; 72
   190ea:	90 e0       	ldi	r25, 0x00	; 0
   190ec:	28 e4       	ldi	r18, 0x48	; 72
   190ee:	30 e0       	ldi	r19, 0x00	; 0
   190f0:	f9 01       	movw	r30, r18
   190f2:	20 81       	ld	r18, Z
   190f4:	2e 7f       	andi	r18, 0xFE	; 254
   190f6:	fc 01       	movw	r30, r24
   190f8:	20 83       	st	Z, r18
#else
	cpu_irq_enable();
#endif /* CONFIG_SLEEPMGR_ENABLE */

}
   190fa:	00 00       	nop
   190fc:	0f 90       	pop	r0
   190fe:	df 91       	pop	r29
   19100:	cf 91       	pop	r28
   19102:	08 95       	ret

00019104 <sleepmgr_init>:
 * Sets all lock counts to 0, except the very last one, which is set to 1. This
 * is done to simplify the algorithm for finding the deepest allowable sleep
 * mode in \ref sleepmgr_enter_sleep.
 */
static inline void sleepmgr_init(void)
{
   19104:	cf 93       	push	r28
   19106:	df 93       	push	r29
   19108:	1f 92       	push	r1
   1910a:	cd b7       	in	r28, 0x3d	; 61
   1910c:	de b7       	in	r29, 0x3e	; 62
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
   1910e:	19 82       	std	Y+1, r1	; 0x01
   19110:	0a c0       	rjmp	.+20     	; 0x19126 <sleepmgr_init+0x22>
		sleepmgr_locks[i] = 0;
   19112:	89 81       	ldd	r24, Y+1	; 0x01
   19114:	88 2f       	mov	r24, r24
   19116:	90 e0       	ldi	r25, 0x00	; 0
   19118:	8f 59       	subi	r24, 0x9F	; 159
   1911a:	9e 4c       	sbci	r25, 0xCE	; 206
   1911c:	fc 01       	movw	r30, r24
   1911e:	10 82       	st	Z, r1
static inline void sleepmgr_init(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
   19120:	89 81       	ldd	r24, Y+1	; 0x01
   19122:	8f 5f       	subi	r24, 0xFF	; 255
   19124:	89 83       	std	Y+1, r24	; 0x01
   19126:	89 81       	ldd	r24, Y+1	; 0x01
   19128:	85 30       	cpi	r24, 0x05	; 5
   1912a:	98 f3       	brcs	.-26     	; 0x19112 <sleepmgr_init+0xe>
		sleepmgr_locks[i] = 0;
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
   1912c:	81 e0       	ldi	r24, 0x01	; 1
   1912e:	80 93 66 31 	sts	0x3166, r24	; 0x803166 <sleepmgr_locks+0x5>
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   19132:	00 00       	nop
   19134:	0f 90       	pop	r0
   19136:	df 91       	pop	r29
   19138:	cf 91       	pop	r28
   1913a:	08 95       	ret

0001913c <sleepmgr_get_sleep_mode>:
 * Searches through the sleep mode lock counts, starting at the shallowest sleep
 * mode, until the first non-zero lock count is found. The deepest allowable
 * sleep mode is then returned.
 */
static inline enum sleepmgr_mode sleepmgr_get_sleep_mode(void)
{
   1913c:	cf 93       	push	r28
   1913e:	df 93       	push	r29
   19140:	00 d0       	rcall	.+0      	; 0x19142 <sleepmgr_get_sleep_mode+0x6>
   19142:	cd b7       	in	r28, 0x3d	; 61
   19144:	de b7       	in	r29, 0x3e	; 62
	enum sleepmgr_mode sleep_mode = SLEEPMGR_ACTIVE;
   19146:	19 82       	std	Y+1, r1	; 0x01

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;
   19148:	81 e6       	ldi	r24, 0x61	; 97
   1914a:	91 e3       	ldi	r25, 0x31	; 49
   1914c:	8a 83       	std	Y+2, r24	; 0x02
   1914e:	9b 83       	std	Y+3, r25	; 0x03

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
   19150:	08 c0       	rjmp	.+16     	; 0x19162 <sleepmgr_get_sleep_mode+0x26>
		lock_ptr++;
   19152:	8a 81       	ldd	r24, Y+2	; 0x02
   19154:	9b 81       	ldd	r25, Y+3	; 0x03
   19156:	01 96       	adiw	r24, 0x01	; 1
   19158:	8a 83       	std	Y+2, r24	; 0x02
   1915a:	9b 83       	std	Y+3, r25	; 0x03
		sleep_mode = (enum sleepmgr_mode)(sleep_mode + 1);
   1915c:	89 81       	ldd	r24, Y+1	; 0x01
   1915e:	8f 5f       	subi	r24, 0xFF	; 255
   19160:	89 83       	std	Y+1, r24	; 0x01

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
   19162:	8a 81       	ldd	r24, Y+2	; 0x02
   19164:	9b 81       	ldd	r25, Y+3	; 0x03
   19166:	fc 01       	movw	r30, r24
   19168:	80 81       	ld	r24, Z
   1916a:	88 23       	and	r24, r24
   1916c:	91 f3       	breq	.-28     	; 0x19152 <sleepmgr_get_sleep_mode+0x16>
	// performed on the deepest sleep mode.
	Assert((uintptr_t)(lock_ptr - sleepmgr_locks) < SLEEPMGR_NR_OF_MODES);

#endif /* CONFIG_SLEEPMGR_ENABLE */

	return sleep_mode;
   1916e:	89 81       	ldd	r24, Y+1	; 0x01
}
   19170:	23 96       	adiw	r28, 0x03	; 3
   19172:	cd bf       	out	0x3d, r28	; 61
   19174:	de bf       	out	0x3e, r29	; 62
   19176:	df 91       	pop	r29
   19178:	cf 91       	pop	r28
   1917a:	08 95       	ret

0001917c <sleepmgr_enter_sleep>:
 * them enabled upon return. This also applies if sleep is skipped due to ACTIVE
 * mode being locked.
 */

static inline void sleepmgr_enter_sleep(void)
{
   1917c:	cf 93       	push	r28
   1917e:	df 93       	push	r29
   19180:	1f 92       	push	r1
   19182:	cd b7       	in	r28, 0x3d	; 61
   19184:	de b7       	in	r29, 0x3e	; 62
	enum sleepmgr_mode sleep_mode;

	cpu_irq_disable();

	// Find the deepest allowable sleep mode
	sleep_mode = sleepmgr_get_sleep_mode();
   19186:	f8 94       	cli
   19188:	d9 df       	rcall	.-78     	; 0x1913c <sleepmgr_get_sleep_mode>
	// Return right away if first mode (ACTIVE) is locked.
	if (sleep_mode==SLEEPMGR_ACTIVE) {
   1918a:	89 83       	std	Y+1, r24	; 0x01
   1918c:	89 81       	ldd	r24, Y+1	; 0x01
   1918e:	88 23       	and	r24, r24
		cpu_irq_enable();
   19190:	11 f4       	brne	.+4      	; 0x19196 <sleepmgr_enter_sleep+0x1a>
		return;
	}
	// Enter the deepest allowable sleep mode with interrupts enabled
	sleepmgr_sleep(sleep_mode);
   19192:	78 94       	sei
   19194:	02 c0       	rjmp	.+4      	; 0x1919a <sleepmgr_enter_sleep+0x1e>
#else
	cpu_irq_enable();
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   19196:	89 81       	ldd	r24, Y+1	; 0x01
   19198:	8d df       	rcall	.-230    	; 0x190b4 <sleepmgr_sleep>
   1919a:	0f 90       	pop	r0
   1919c:	df 91       	pop	r29
   1919e:	cf 91       	pop	r28
   191a0:	08 95       	ret

000191a2 <osc_get_rate>:
	}
}
//@}

static inline uint32_t osc_get_rate(uint8_t id)
{
   191a2:	cf 93       	push	r28
   191a4:	df 93       	push	r29
   191a6:	1f 92       	push	r1
   191a8:	cd b7       	in	r28, 0x3d	; 61
   191aa:	de b7       	in	r29, 0x3e	; 62
   191ac:	89 83       	std	Y+1, r24	; 0x01
	Assert(id != OSC_ID_USBSOF);

	switch (id) {
   191ae:	89 81       	ldd	r24, Y+1	; 0x01
   191b0:	88 2f       	mov	r24, r24
   191b2:	90 e0       	ldi	r25, 0x00	; 0
   191b4:	82 30       	cpi	r24, 0x02	; 2
   191b6:	91 05       	cpc	r25, r1
   191b8:	89 f0       	breq	.+34     	; 0x191dc <osc_get_rate+0x3a>
   191ba:	83 30       	cpi	r24, 0x03	; 3
   191bc:	91 05       	cpc	r25, r1
   191be:	1c f4       	brge	.+6      	; 0x191c6 <osc_get_rate+0x24>
   191c0:	01 97       	sbiw	r24, 0x01	; 1
   191c2:	39 f0       	breq	.+14     	; 0x191d2 <osc_get_rate+0x30>
   191c4:	1a c0       	rjmp	.+52     	; 0x191fa <osc_get_rate+0x58>
   191c6:	84 30       	cpi	r24, 0x04	; 4
   191c8:	91 05       	cpc	r25, r1
   191ca:	69 f0       	breq	.+26     	; 0x191e6 <osc_get_rate+0x44>
   191cc:	08 97       	sbiw	r24, 0x08	; 8
   191ce:	81 f0       	breq	.+32     	; 0x191f0 <osc_get_rate+0x4e>
   191d0:	14 c0       	rjmp	.+40     	; 0x191fa <osc_get_rate+0x58>
	case OSC_ID_RC2MHZ:
		return 2000000UL;
   191d2:	80 e8       	ldi	r24, 0x80	; 128
   191d4:	94 e8       	ldi	r25, 0x84	; 132
   191d6:	ae e1       	ldi	r26, 0x1E	; 30
   191d8:	b0 e0       	ldi	r27, 0x00	; 0
   191da:	12 c0       	rjmp	.+36     	; 0x19200 <osc_get_rate+0x5e>

	case OSC_ID_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL
		return CONFIG_OSC_RC32_CAL;
   191dc:	80 e0       	ldi	r24, 0x00	; 0
   191de:	9c e6       	ldi	r25, 0x6C	; 108
   191e0:	ac ed       	ldi	r26, 0xDC	; 220
   191e2:	b2 e0       	ldi	r27, 0x02	; 2
   191e4:	0d c0       	rjmp	.+26     	; 0x19200 <osc_get_rate+0x5e>
#else
		return 32000000UL;
#endif

	case OSC_ID_RC32KHZ:
		return 32768UL;
   191e6:	80 e0       	ldi	r24, 0x00	; 0
   191e8:	90 e8       	ldi	r25, 0x80	; 128
   191ea:	a0 e0       	ldi	r26, 0x00	; 0
   191ec:	b0 e0       	ldi	r27, 0x00	; 0
   191ee:	08 c0       	rjmp	.+16     	; 0x19200 <osc_get_rate+0x5e>

#ifdef BOARD_XOSC_HZ
	case OSC_ID_XOSC:
		return BOARD_XOSC_HZ;
   191f0:	80 e0       	ldi	r24, 0x00	; 0
   191f2:	9d e2       	ldi	r25, 0x2D	; 45
   191f4:	a1 e3       	ldi	r26, 0x31	; 49
   191f6:	b1 e0       	ldi	r27, 0x01	; 1
   191f8:	03 c0       	rjmp	.+6      	; 0x19200 <osc_get_rate+0x5e>
#endif

	default:
		Assert(false);
		return 0;
   191fa:	80 e0       	ldi	r24, 0x00	; 0
   191fc:	90 e0       	ldi	r25, 0x00	; 0
   191fe:	dc 01       	movw	r26, r24
	}
}
   19200:	bc 01       	movw	r22, r24
   19202:	cd 01       	movw	r24, r26
   19204:	0f 90       	pop	r0
   19206:	df 91       	pop	r29
   19208:	cf 91       	pop	r28
   1920a:	08 95       	ret

0001920c <pll_get_default_rate_priv>:
 *
 * \retval Output clock rate from PLL.
 */
static inline uint32_t pll_get_default_rate_priv(enum pll_source src,
		unsigned int mul, unsigned int div)
{
   1920c:	cf 93       	push	r28
   1920e:	df 93       	push	r29
   19210:	cd b7       	in	r28, 0x3d	; 61
   19212:	de b7       	in	r29, 0x3e	; 62
   19214:	29 97       	sbiw	r28, 0x09	; 9
   19216:	cd bf       	out	0x3d, r28	; 61
   19218:	de bf       	out	0x3e, r29	; 62
   1921a:	8d 83       	std	Y+5, r24	; 0x05
   1921c:	6e 83       	std	Y+6, r22	; 0x06
   1921e:	7f 83       	std	Y+7, r23	; 0x07
   19220:	48 87       	std	Y+8, r20	; 0x08
   19222:	59 87       	std	Y+9, r21	; 0x09
	uint32_t rate;

	switch (src) {
   19224:	8d 81       	ldd	r24, Y+5	; 0x05
   19226:	88 2f       	mov	r24, r24
   19228:	90 e0       	ldi	r25, 0x00	; 0
   1922a:	80 38       	cpi	r24, 0x80	; 128
   1922c:	91 05       	cpc	r25, r1
   1922e:	79 f0       	breq	.+30     	; 0x1924e <pll_get_default_rate_priv+0x42>
   19230:	80 3c       	cpi	r24, 0xC0	; 192
   19232:	91 05       	cpc	r25, r1
   19234:	a9 f0       	breq	.+42     	; 0x19260 <pll_get_default_rate_priv+0x54>
   19236:	89 2b       	or	r24, r25
   19238:	09 f0       	breq	.+2      	; 0x1923c <pll_get_default_rate_priv+0x30>
		rate = osc_get_rate(OSC_ID_XOSC);
		Assert(div == 1);
		break;

	default:
		break;
   1923a:	1b c0       	rjmp	.+54     	; 0x19272 <pll_get_default_rate_priv+0x66>
{
	uint32_t rate;

	switch (src) {
	case PLL_SRC_RC2MHZ:
		rate = 2000000UL;
   1923c:	80 e8       	ldi	r24, 0x80	; 128
   1923e:	94 e8       	ldi	r25, 0x84	; 132
   19240:	ae e1       	ldi	r26, 0x1E	; 30
   19242:	b0 e0       	ldi	r27, 0x00	; 0
   19244:	89 83       	std	Y+1, r24	; 0x01
   19246:	9a 83       	std	Y+2, r25	; 0x02
   19248:	ab 83       	std	Y+3, r26	; 0x03
   1924a:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
   1924c:	12 c0       	rjmp	.+36     	; 0x19272 <pll_get_default_rate_priv+0x66>

	case PLL_SRC_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL //32MHz oscillator is calibrated to another frequency
		rate = CONFIG_OSC_RC32_CAL / 4;
   1924e:	80 e0       	ldi	r24, 0x00	; 0
   19250:	9b e1       	ldi	r25, 0x1B	; 27
   19252:	a7 eb       	ldi	r26, 0xB7	; 183
   19254:	b0 e0       	ldi	r27, 0x00	; 0
   19256:	89 83       	std	Y+1, r24	; 0x01
   19258:	9a 83       	std	Y+2, r25	; 0x02
   1925a:	ab 83       	std	Y+3, r26	; 0x03
   1925c:	bc 83       	std	Y+4, r27	; 0x04
#else
		rate = 8000000UL;
 #endif
		Assert(div == 4);
		break;
   1925e:	09 c0       	rjmp	.+18     	; 0x19272 <pll_get_default_rate_priv+0x66>

	case PLL_SRC_XOSC:
		rate = osc_get_rate(OSC_ID_XOSC);
   19260:	88 e0       	ldi	r24, 0x08	; 8
   19262:	9f df       	rcall	.-194    	; 0x191a2 <osc_get_rate>
   19264:	dc 01       	movw	r26, r24
   19266:	cb 01       	movw	r24, r22
   19268:	89 83       	std	Y+1, r24	; 0x01
   1926a:	9a 83       	std	Y+2, r25	; 0x02
   1926c:	ab 83       	std	Y+3, r26	; 0x03
   1926e:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
   19270:	00 00       	nop
		break;
	}

	Assert(rate >= 440000UL);

	rate *= mul;
   19272:	8e 81       	ldd	r24, Y+6	; 0x06
   19274:	9f 81       	ldd	r25, Y+7	; 0x07
   19276:	cc 01       	movw	r24, r24
   19278:	a0 e0       	ldi	r26, 0x00	; 0
   1927a:	b0 e0       	ldi	r27, 0x00	; 0
   1927c:	29 81       	ldd	r18, Y+1	; 0x01
   1927e:	3a 81       	ldd	r19, Y+2	; 0x02
   19280:	4b 81       	ldd	r20, Y+3	; 0x03
   19282:	5c 81       	ldd	r21, Y+4	; 0x04
   19284:	bc 01       	movw	r22, r24
   19286:	cd 01       	movw	r24, r26
   19288:	0f 94 c8 2d 	call	0x25b90	; 0x25b90 <__mulsi3>
   1928c:	dc 01       	movw	r26, r24
   1928e:	cb 01       	movw	r24, r22
   19290:	89 83       	std	Y+1, r24	; 0x01
   19292:	9a 83       	std	Y+2, r25	; 0x02
   19294:	ab 83       	std	Y+3, r26	; 0x03
   19296:	bc 83       	std	Y+4, r27	; 0x04

	Assert(rate >= PLL_MIN_HZ);
	Assert(rate <= PLL_MAX_HZ);

	return rate;
   19298:	89 81       	ldd	r24, Y+1	; 0x01
   1929a:	9a 81       	ldd	r25, Y+2	; 0x02
   1929c:	ab 81       	ldd	r26, Y+3	; 0x03
   1929e:	bc 81       	ldd	r27, Y+4	; 0x04
}
   192a0:	bc 01       	movw	r22, r24
   192a2:	cd 01       	movw	r24, r26
   192a4:	29 96       	adiw	r28, 0x09	; 9
   192a6:	cd bf       	out	0x3d, r28	; 61
   192a8:	de bf       	out	0x3e, r29	; 62
   192aa:	df 91       	pop	r29
   192ac:	cf 91       	pop	r28
   192ae:	08 95       	ret

000192b0 <sysclk_get_main_hz>:
 * dynamic setups as well.
 *
 * \return Frequency of the main system clock, in Hz.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
   192b0:	cf 93       	push	r28
   192b2:	df 93       	push	r29
   192b4:	cd b7       	in	r28, 0x3d	; 61
   192b6:	de b7       	in	r29, 0x3e	; 62
		return BOARD_XOSC_HZ;
#endif

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL:
		return pll_get_default_rate(0);
   192b8:	41 e0       	ldi	r20, 0x01	; 1
   192ba:	50 e0       	ldi	r21, 0x00	; 0
   192bc:	63 e0       	ldi	r22, 0x03	; 3
   192be:	70 e0       	ldi	r23, 0x00	; 0
   192c0:	80 ec       	ldi	r24, 0xC0	; 192
   192c2:	a4 df       	rcall	.-184    	; 0x1920c <pll_get_default_rate_priv>
   192c4:	dc 01       	movw	r26, r24
   192c6:	cb 01       	movw	r24, r22

	default:
		//unhandled_case(CONFIG_SYSCLK_SOURCE);
		return 0;
	}
}
   192c8:	bc 01       	movw	r22, r24
   192ca:	cd 01       	movw	r24, r26
   192cc:	df 91       	pop	r29
   192ce:	cf 91       	pop	r28
   192d0:	08 95       	ret

000192d2 <sysclk_get_per4_hz>:
 * This clock can run up to four times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER4 clock, in Hz.
 */
static inline uint32_t sysclk_get_per4_hz(void)
{
   192d2:	cf 93       	push	r28
   192d4:	df 93       	push	r29
   192d6:	1f 92       	push	r1
   192d8:	cd b7       	in	r28, 0x3d	; 61
   192da:	de b7       	in	r29, 0x3e	; 62
#endif
	if (CONFIG_SYSCLK_PSADIV & (1U << CLK_PSADIV_gp)) {
		shift = (CONFIG_SYSCLK_PSADIV >> (1 + CLK_PSADIV_gp)) + 1;
	}

	return sysclk_get_main_hz() >> shift;
   192dc:	19 82       	std	Y+1, r1	; 0x01
   192de:	e8 df       	rcall	.-48     	; 0x192b0 <sysclk_get_main_hz>
   192e0:	dc 01       	movw	r26, r24
   192e2:	cb 01       	movw	r24, r22
   192e4:	29 81       	ldd	r18, Y+1	; 0x01
   192e6:	22 2f       	mov	r18, r18
   192e8:	30 e0       	ldi	r19, 0x00	; 0
   192ea:	04 c0       	rjmp	.+8      	; 0x192f4 <sysclk_get_per4_hz+0x22>
   192ec:	b6 95       	lsr	r27
   192ee:	a7 95       	ror	r26
   192f0:	97 95       	ror	r25
   192f2:	87 95       	ror	r24
   192f4:	2a 95       	dec	r18
}
   192f6:	d2 f7       	brpl	.-12     	; 0x192ec <sysclk_get_per4_hz+0x1a>
   192f8:	bc 01       	movw	r22, r24
   192fa:	cd 01       	movw	r24, r26
   192fc:	0f 90       	pop	r0
   192fe:	df 91       	pop	r29
   19300:	cf 91       	pop	r28
   19302:	08 95       	ret

00019304 <sysclk_get_per2_hz>:
 * This clock can run up to two times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER2 clock, in Hz.
 */
static inline uint32_t sysclk_get_per2_hz(void)
{
   19304:	cf 93       	push	r28
   19306:	df 93       	push	r29
   19308:	cd b7       	in	r28, 0x3d	; 61
	switch (CONFIG_SYSCLK_PSBCDIV) {
	case SYSCLK_PSBCDIV_1_1: /* Fall through */
	case SYSCLK_PSBCDIV_1_2:
		return sysclk_get_per4_hz();
   1930a:	de b7       	in	r29, 0x3e	; 62
   1930c:	e2 df       	rcall	.-60     	; 0x192d2 <sysclk_get_per4_hz>
   1930e:	dc 01       	movw	r26, r24

	default:
		//unhandled_case(CONFIG_SYSCLK_PSBCDIV);
		return 0;
	}
}
   19310:	cb 01       	movw	r24, r22
   19312:	bc 01       	movw	r22, r24
   19314:	cd 01       	movw	r24, r26
   19316:	df 91       	pop	r29
   19318:	cf 91       	pop	r28
   1931a:	08 95       	ret

0001931c <sysclk_get_per_hz>:
 * is set.
 *
 * \return Frequency of the clk_PER clock, in Hz.
 */
static inline uint32_t sysclk_get_per_hz(void)
{
   1931c:	cf 93       	push	r28
   1931e:	df 93       	push	r29
   19320:	cd b7       	in	r28, 0x3d	; 61
	if (CONFIG_SYSCLK_PSBCDIV & (1U << CLK_PSBCDIV_gp))
		return sysclk_get_per2_hz() / 2;
   19322:	de b7       	in	r29, 0x3e	; 62
   19324:	ef df       	rcall	.-34     	; 0x19304 <sysclk_get_per2_hz>
   19326:	dc 01       	movw	r26, r24
   19328:	cb 01       	movw	r24, r22
   1932a:	b6 95       	lsr	r27
   1932c:	a7 95       	ror	r26
   1932e:	97 95       	ror	r25
	else
		return sysclk_get_per2_hz();
}
   19330:	87 95       	ror	r24
   19332:	bc 01       	movw	r22, r24
   19334:	cd 01       	movw	r24, r26
   19336:	df 91       	pop	r29
   19338:	cf 91       	pop	r28
   1933a:	08 95       	ret

0001933c <adc_get_calibration_data>:
 * \brief Get calibration data
 *
 * \param cal Identifier for calibration data to get.
 */
static inline uint16_t adc_get_calibration_data(enum adc_calibration_data cal)
{
   1933c:	cf 93       	push	r28
   1933e:	df 93       	push	r29
   19340:	00 d0       	rcall	.+0      	; 0x19342 <adc_get_calibration_data+0x6>
   19342:	cd b7       	in	r28, 0x3d	; 61
   19344:	de b7       	in	r29, 0x3e	; 62
   19346:	8b 83       	std	Y+3, r24	; 0x03
	uint16_t data;

	switch (cal) {
   19348:	8b 81       	ldd	r24, Y+3	; 0x03
   1934a:	88 2f       	mov	r24, r24
   1934c:	90 e0       	ldi	r25, 0x00	; 0
   1934e:	81 30       	cpi	r24, 0x01	; 1
   19350:	91 05       	cpc	r25, r1
   19352:	e9 f0       	breq	.+58     	; 0x1938e <adc_get_calibration_data+0x52>
   19354:	82 30       	cpi	r24, 0x02	; 2
   19356:	91 05       	cpc	r25, r1
   19358:	89 f1       	breq	.+98     	; 0x193bc <adc_get_calibration_data+0x80>
   1935a:	89 2b       	or	r24, r25
   1935c:	09 f0       	breq	.+2      	; 0x19360 <adc_get_calibration_data+0x24>
   1935e:	45 c0       	rjmp	.+138    	; 0x193ea <adc_get_calibration_data+0xae>
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
   19360:	81 e2       	ldi	r24, 0x21	; 33
   19362:	80 de       	rcall	.-768    	; 0x19064 <nvm_read_production_signature_row>
   19364:	88 2f       	mov	r24, r24
   19366:	90 e0       	ldi	r25, 0x00	; 0
   19368:	89 83       	std	Y+1, r24	; 0x01
   1936a:	9a 83       	std	Y+2, r25	; 0x02
		data <<= 8;
   1936c:	89 81       	ldd	r24, Y+1	; 0x01
   1936e:	9a 81       	ldd	r25, Y+2	; 0x02
   19370:	98 2f       	mov	r25, r24
   19372:	88 27       	eor	r24, r24
   19374:	89 83       	std	Y+1, r24	; 0x01
		data |= nvm_read_production_signature_row(ADCACAL0);
   19376:	9a 83       	std	Y+2, r25	; 0x02
   19378:	80 e2       	ldi	r24, 0x20	; 32
   1937a:	74 de       	rcall	.-792    	; 0x19064 <nvm_read_production_signature_row>
   1937c:	88 2f       	mov	r24, r24
   1937e:	90 e0       	ldi	r25, 0x00	; 0
   19380:	29 81       	ldd	r18, Y+1	; 0x01
   19382:	3a 81       	ldd	r19, Y+2	; 0x02
   19384:	82 2b       	or	r24, r18
   19386:	93 2b       	or	r25, r19
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
   19388:	89 83       	std	Y+1, r24	; 0x01
   1938a:	9a 83       	std	Y+2, r25	; 0x02
   1938c:	30 c0       	rjmp	.+96     	; 0x193ee <adc_get_calibration_data+0xb2>
   1938e:	85 e2       	ldi	r24, 0x25	; 37
   19390:	69 de       	rcall	.-814    	; 0x19064 <nvm_read_production_signature_row>
   19392:	88 2f       	mov	r24, r24
   19394:	90 e0       	ldi	r25, 0x00	; 0
		data <<= 8;
   19396:	89 83       	std	Y+1, r24	; 0x01
   19398:	9a 83       	std	Y+2, r25	; 0x02
   1939a:	89 81       	ldd	r24, Y+1	; 0x01
   1939c:	9a 81       	ldd	r25, Y+2	; 0x02
   1939e:	98 2f       	mov	r25, r24
		data |= nvm_read_production_signature_row(ADCBCAL0);
   193a0:	88 27       	eor	r24, r24
   193a2:	89 83       	std	Y+1, r24	; 0x01
   193a4:	9a 83       	std	Y+2, r25	; 0x02
   193a6:	84 e2       	ldi	r24, 0x24	; 36
   193a8:	5d de       	rcall	.-838    	; 0x19064 <nvm_read_production_signature_row>
   193aa:	88 2f       	mov	r24, r24
   193ac:	90 e0       	ldi	r25, 0x00	; 0
   193ae:	29 81       	ldd	r18, Y+1	; 0x01
   193b0:	3a 81       	ldd	r19, Y+2	; 0x02
   193b2:	82 2b       	or	r24, r18
		break;
   193b4:	93 2b       	or	r25, r19
#endif

#if defined(ADCA) || defined(ADCB)
	case ADC_CAL_TEMPSENSE:
		data = nvm_read_production_signature_row(TEMPSENSE1);
   193b6:	89 83       	std	Y+1, r24	; 0x01
   193b8:	9a 83       	std	Y+2, r25	; 0x02
   193ba:	19 c0       	rjmp	.+50     	; 0x193ee <adc_get_calibration_data+0xb2>
   193bc:	8f e2       	ldi	r24, 0x2F	; 47
   193be:	52 de       	rcall	.-860    	; 0x19064 <nvm_read_production_signature_row>
   193c0:	88 2f       	mov	r24, r24
   193c2:	90 e0       	ldi	r25, 0x00	; 0
		data <<= 8;
   193c4:	89 83       	std	Y+1, r24	; 0x01
   193c6:	9a 83       	std	Y+2, r25	; 0x02
   193c8:	89 81       	ldd	r24, Y+1	; 0x01
   193ca:	9a 81       	ldd	r25, Y+2	; 0x02
   193cc:	98 2f       	mov	r25, r24
		data |= nvm_read_production_signature_row(TEMPSENSE0);
   193ce:	88 27       	eor	r24, r24
   193d0:	89 83       	std	Y+1, r24	; 0x01
   193d2:	9a 83       	std	Y+2, r25	; 0x02
   193d4:	8e e2       	ldi	r24, 0x2E	; 46
   193d6:	46 de       	rcall	.-884    	; 0x19064 <nvm_read_production_signature_row>
   193d8:	88 2f       	mov	r24, r24
   193da:	90 e0       	ldi	r25, 0x00	; 0
   193dc:	29 81       	ldd	r18, Y+1	; 0x01
   193de:	3a 81       	ldd	r19, Y+2	; 0x02
   193e0:	82 2b       	or	r24, r18
   193e2:	93 2b       	or	r25, r19
		break;
   193e4:	89 83       	std	Y+1, r24	; 0x01
		break;
#endif

	default:
		Assert(0);
		data = 0;
   193e6:	9a 83       	std	Y+2, r25	; 0x02
   193e8:	02 c0       	rjmp	.+4      	; 0x193ee <adc_get_calibration_data+0xb2>
	}

	return data;
   193ea:	19 82       	std	Y+1, r1	; 0x01
   193ec:	1a 82       	std	Y+2, r1	; 0x02
}
   193ee:	89 81       	ldd	r24, Y+1	; 0x01
   193f0:	9a 81       	ldd	r25, Y+2	; 0x02
   193f2:	23 96       	adiw	r28, 0x03	; 3
   193f4:	cd bf       	out	0x3d, r28	; 61
   193f6:	de bf       	out	0x3e, r29	; 62
   193f8:	df 91       	pop	r29
   193fa:	cf 91       	pop	r28
   193fc:	08 95       	ret

000193fe <adc_set_clock_rate>:
 * devices. Setting the current limit mode on some devices will also affect the
 * maximum ADC sampling rate. Refer to the device manual for detailed
 * information on conversion timing and/or the current limitation mode.
 */
static inline void adc_set_clock_rate(struct adc_config *conf, uint32_t clk_adc)
{
   193fe:	cf 93       	push	r28
   19400:	df 93       	push	r29
   19402:	cd b7       	in	r28, 0x3d	; 61
   19404:	de b7       	in	r29, 0x3e	; 62
   19406:	2d 97       	sbiw	r28, 0x0d	; 13
   19408:	cd bf       	out	0x3d, r28	; 61
   1940a:	de bf       	out	0x3e, r29	; 62
   1940c:	88 87       	std	Y+8, r24	; 0x08
   1940e:	99 87       	std	Y+9, r25	; 0x09
   19410:	4a 87       	std	Y+10, r20	; 0x0a
   19412:	5b 87       	std	Y+11, r21	; 0x0b
   19414:	6c 87       	std	Y+12, r22	; 0x0c
	Assert(clk_adc <= 1400000UL);
#elif XMEGA_B || XMEGA_C || XMEGA_E
	Assert(clk_adc <= 1800000UL);
#endif

	clk_per = sysclk_get_per_hz();
   19416:	7d 87       	std	Y+13, r23	; 0x0d
   19418:	81 df       	rcall	.-254    	; 0x1931c <sysclk_get_per_hz>
   1941a:	dc 01       	movw	r26, r24
   1941c:	cb 01       	movw	r24, r22
   1941e:	8a 83       	std	Y+2, r24	; 0x02
   19420:	9b 83       	std	Y+3, r25	; 0x03
   19422:	ac 83       	std	Y+4, r26	; 0x04
	ratio = clk_per / clk_adc;
   19424:	bd 83       	std	Y+5, r27	; 0x05
   19426:	8a 81       	ldd	r24, Y+2	; 0x02
   19428:	9b 81       	ldd	r25, Y+3	; 0x03
   1942a:	ac 81       	ldd	r26, Y+4	; 0x04
   1942c:	bd 81       	ldd	r27, Y+5	; 0x05
   1942e:	2a 85       	ldd	r18, Y+10	; 0x0a
   19430:	3b 85       	ldd	r19, Y+11	; 0x0b
   19432:	4c 85       	ldd	r20, Y+12	; 0x0c
   19434:	5d 85       	ldd	r21, Y+13	; 0x0d
   19436:	bc 01       	movw	r22, r24
   19438:	cd 01       	movw	r24, r26
   1943a:	0f 94 fe 2d 	call	0x25bfc	; 0x25bfc <__udivmodsi4>
   1943e:	da 01       	movw	r26, r20
   19440:	c9 01       	movw	r24, r18
   19442:	8e 83       	std	Y+6, r24	; 0x06

	/* Round ratio up to the nearest prescaling factor. */
	if (ratio <= 4) {
   19444:	9f 83       	std	Y+7, r25	; 0x07
   19446:	8e 81       	ldd	r24, Y+6	; 0x06
   19448:	9f 81       	ldd	r25, Y+7	; 0x07
   1944a:	05 97       	sbiw	r24, 0x05	; 5
		psc = ADC_PRESCALER_DIV4_gc;
   1944c:	10 f4       	brcc	.+4      	; 0x19452 <adc_set_clock_rate+0x54>
   1944e:	19 82       	std	Y+1, r1	; 0x01
	} else if (ratio <= 8) {
   19450:	2f c0       	rjmp	.+94     	; 0x194b0 <adc_set_clock_rate+0xb2>
   19452:	8e 81       	ldd	r24, Y+6	; 0x06
   19454:	9f 81       	ldd	r25, Y+7	; 0x07
   19456:	09 97       	sbiw	r24, 0x09	; 9
		psc = ADC_PRESCALER_DIV8_gc;
   19458:	18 f4       	brcc	.+6      	; 0x19460 <adc_set_clock_rate+0x62>
   1945a:	81 e0       	ldi	r24, 0x01	; 1
   1945c:	89 83       	std	Y+1, r24	; 0x01
	} else if (ratio <= 16) {
   1945e:	28 c0       	rjmp	.+80     	; 0x194b0 <adc_set_clock_rate+0xb2>
   19460:	8e 81       	ldd	r24, Y+6	; 0x06
   19462:	9f 81       	ldd	r25, Y+7	; 0x07
   19464:	41 97       	sbiw	r24, 0x11	; 17
		psc = ADC_PRESCALER_DIV16_gc;
   19466:	18 f4       	brcc	.+6      	; 0x1946e <adc_set_clock_rate+0x70>
   19468:	82 e0       	ldi	r24, 0x02	; 2
   1946a:	89 83       	std	Y+1, r24	; 0x01
	} else if (ratio <= 32) {
   1946c:	21 c0       	rjmp	.+66     	; 0x194b0 <adc_set_clock_rate+0xb2>
   1946e:	8e 81       	ldd	r24, Y+6	; 0x06
   19470:	9f 81       	ldd	r25, Y+7	; 0x07
   19472:	81 97       	sbiw	r24, 0x21	; 33
		psc = ADC_PRESCALER_DIV32_gc;
   19474:	18 f4       	brcc	.+6      	; 0x1947c <adc_set_clock_rate+0x7e>
   19476:	83 e0       	ldi	r24, 0x03	; 3
   19478:	89 83       	std	Y+1, r24	; 0x01
	} else if (ratio <= 64) {
   1947a:	1a c0       	rjmp	.+52     	; 0x194b0 <adc_set_clock_rate+0xb2>
   1947c:	8e 81       	ldd	r24, Y+6	; 0x06
   1947e:	9f 81       	ldd	r25, Y+7	; 0x07
   19480:	81 34       	cpi	r24, 0x41	; 65
   19482:	91 05       	cpc	r25, r1
		psc = ADC_PRESCALER_DIV64_gc;
   19484:	18 f4       	brcc	.+6      	; 0x1948c <adc_set_clock_rate+0x8e>
   19486:	84 e0       	ldi	r24, 0x04	; 4
   19488:	89 83       	std	Y+1, r24	; 0x01
	} else if (ratio <= 128) {
   1948a:	12 c0       	rjmp	.+36     	; 0x194b0 <adc_set_clock_rate+0xb2>
   1948c:	8e 81       	ldd	r24, Y+6	; 0x06
   1948e:	9f 81       	ldd	r25, Y+7	; 0x07
   19490:	81 38       	cpi	r24, 0x81	; 129
   19492:	91 05       	cpc	r25, r1
		psc = ADC_PRESCALER_DIV128_gc;
   19494:	18 f4       	brcc	.+6      	; 0x1949c <adc_set_clock_rate+0x9e>
   19496:	85 e0       	ldi	r24, 0x05	; 5
   19498:	89 83       	std	Y+1, r24	; 0x01
	} else if (ratio <= 256) {
   1949a:	0a c0       	rjmp	.+20     	; 0x194b0 <adc_set_clock_rate+0xb2>
   1949c:	8e 81       	ldd	r24, Y+6	; 0x06
   1949e:	9f 81       	ldd	r25, Y+7	; 0x07
   194a0:	81 30       	cpi	r24, 0x01	; 1
   194a2:	91 40       	sbci	r25, 0x01	; 1
		psc = ADC_PRESCALER_DIV256_gc;
   194a4:	18 f4       	brcc	.+6      	; 0x194ac <adc_set_clock_rate+0xae>
   194a6:	86 e0       	ldi	r24, 0x06	; 6
   194a8:	89 83       	std	Y+1, r24	; 0x01
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
   194aa:	02 c0       	rjmp	.+4      	; 0x194b0 <adc_set_clock_rate+0xb2>
   194ac:	87 e0       	ldi	r24, 0x07	; 7
	}

	conf->prescaler = psc;
   194ae:	89 83       	std	Y+1, r24	; 0x01
   194b0:	88 85       	ldd	r24, Y+8	; 0x08
   194b2:	99 85       	ldd	r25, Y+9	; 0x09
   194b4:	29 81       	ldd	r18, Y+1	; 0x01
   194b6:	fc 01       	movw	r30, r24
}
   194b8:	24 83       	std	Z+4, r18	; 0x04
   194ba:	00 00       	nop
   194bc:	2d 96       	adiw	r28, 0x0d	; 13
   194be:	cd bf       	out	0x3d, r28	; 61
   194c0:	de bf       	out	0x3e, r29	; 62
   194c2:	df 91       	pop	r29
   194c4:	cf 91       	pop	r28
   194c6:	08 95       	ret

000194c8 <adc_set_conversion_parameters>:
 * \param ref Voltage reference to use.
 */
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
   194c8:	cf 93       	push	r28
   194ca:	df 93       	push	r29
   194cc:	cd b7       	in	r28, 0x3d	; 61
   194ce:	de b7       	in	r29, 0x3e	; 62
   194d0:	25 97       	sbiw	r28, 0x05	; 5
   194d2:	cd bf       	out	0x3d, r28	; 61
   194d4:	de bf       	out	0x3e, r29	; 62
   194d6:	89 83       	std	Y+1, r24	; 0x01
   194d8:	9a 83       	std	Y+2, r25	; 0x02
   194da:	6b 83       	std	Y+3, r22	; 0x03
   194dc:	4c 83       	std	Y+4, r20	; 0x04
   194de:	2d 83       	std	Y+5, r18	; 0x05
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
   194e0:	89 81       	ldd	r24, Y+1	; 0x01
   194e2:	9a 81       	ldd	r25, Y+2	; 0x02
   194e4:	fc 01       	movw	r30, r24
   194e6:	81 81       	ldd	r24, Z+1	; 0x01
   194e8:	28 2f       	mov	r18, r24
   194ea:	29 7e       	andi	r18, 0xE9	; 233
   194ec:	89 81       	ldd	r24, Y+1	; 0x01
   194ee:	9a 81       	ldd	r25, Y+2	; 0x02
   194f0:	fc 01       	movw	r30, r24
   194f2:	21 83       	std	Z+1, r18	; 0x01
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;
   194f4:	89 81       	ldd	r24, Y+1	; 0x01
   194f6:	9a 81       	ldd	r25, Y+2	; 0x02
   194f8:	fc 01       	movw	r30, r24
   194fa:	91 81       	ldd	r25, Z+1	; 0x01
   194fc:	2c 81       	ldd	r18, Y+4	; 0x04
   194fe:	8b 81       	ldd	r24, Y+3	; 0x03
   19500:	82 2b       	or	r24, r18
   19502:	29 2f       	mov	r18, r25
   19504:	28 2b       	or	r18, r24
   19506:	89 81       	ldd	r24, Y+1	; 0x01
   19508:	9a 81       	ldd	r25, Y+2	; 0x02
   1950a:	fc 01       	movw	r30, r24
   1950c:	21 83       	std	Z+1, r18	; 0x01

	conf->refctrl &= ~ADC_REFSEL_gm;
   1950e:	89 81       	ldd	r24, Y+1	; 0x01
   19510:	9a 81       	ldd	r25, Y+2	; 0x02
   19512:	fc 01       	movw	r30, r24
   19514:	82 81       	ldd	r24, Z+2	; 0x02
   19516:	28 2f       	mov	r18, r24
   19518:	2f 78       	andi	r18, 0x8F	; 143
   1951a:	89 81       	ldd	r24, Y+1	; 0x01
   1951c:	9a 81       	ldd	r25, Y+2	; 0x02
   1951e:	fc 01       	movw	r30, r24
   19520:	22 83       	std	Z+2, r18	; 0x02
	conf->refctrl |= ref;
   19522:	89 81       	ldd	r24, Y+1	; 0x01
   19524:	9a 81       	ldd	r25, Y+2	; 0x02
   19526:	fc 01       	movw	r30, r24
   19528:	92 81       	ldd	r25, Z+2	; 0x02
   1952a:	8d 81       	ldd	r24, Y+5	; 0x05
   1952c:	29 2f       	mov	r18, r25
   1952e:	28 2b       	or	r18, r24
   19530:	89 81       	ldd	r24, Y+1	; 0x01
   19532:	9a 81       	ldd	r25, Y+2	; 0x02
   19534:	fc 01       	movw	r30, r24
   19536:	22 83       	std	Z+2, r18	; 0x02
}
   19538:	00 00       	nop
   1953a:	25 96       	adiw	r28, 0x05	; 5
   1953c:	cd bf       	out	0x3d, r28	; 61
   1953e:	de bf       	out	0x3e, r29	; 62
   19540:	df 91       	pop	r29
   19542:	cf 91       	pop	r28
   19544:	08 95       	ret

00019546 <adc_set_conversion_trigger>:
 * \arg \c 1 - \c ADC_NR_OF_CHANNELS (must be non-zero).
 * \param base_ev_ch Base event channel, if used.
 */
static inline void adc_set_conversion_trigger(struct adc_config *conf,
		enum adc_trigger trig, uint8_t nr_of_ch, uint8_t base_ev_ch)
{
   19546:	cf 93       	push	r28
   19548:	df 93       	push	r29
   1954a:	cd b7       	in	r28, 0x3d	; 61
   1954c:	de b7       	in	r29, 0x3e	; 62
   1954e:	25 97       	sbiw	r28, 0x05	; 5
   19550:	cd bf       	out	0x3d, r28	; 61
   19552:	de bf       	out	0x3e, r29	; 62
   19554:	89 83       	std	Y+1, r24	; 0x01
   19556:	9a 83       	std	Y+2, r25	; 0x02
   19558:	6b 83       	std	Y+3, r22	; 0x03
   1955a:	4c 83       	std	Y+4, r20	; 0x04
   1955c:	2d 83       	std	Y+5, r18	; 0x05
	Assert(base_ev_ch <= 7);
#elif XMEGA_B || XMEGA_C || XMEGA_D
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
   1955e:	8b 81       	ldd	r24, Y+3	; 0x03
   19560:	88 2f       	mov	r24, r24
   19562:	90 e0       	ldi	r25, 0x00	; 0
   19564:	82 30       	cpi	r24, 0x02	; 2
   19566:	91 05       	cpc	r25, r1
   19568:	11 f1       	breq	.+68     	; 0x195ae <adc_set_conversion_trigger+0x68>
   1956a:	83 30       	cpi	r24, 0x03	; 3
   1956c:	91 05       	cpc	r25, r1
   1956e:	2c f4       	brge	.+10     	; 0x1957a <adc_set_conversion_trigger+0x34>
   19570:	00 97       	sbiw	r24, 0x00	; 0
   19572:	71 f0       	breq	.+28     	; 0x19590 <adc_set_conversion_trigger+0x4a>
   19574:	01 97       	sbiw	r24, 0x01	; 1
   19576:	b9 f1       	breq	.+110    	; 0x195e6 <adc_set_conversion_trigger+0xa0>
		break;

	default:
		Assert(0);
	}
}
   19578:	a9 c0       	rjmp	.+338    	; 0x196cc <adc_set_conversion_trigger+0x186>
	Assert(base_ev_ch <= 7);
#elif XMEGA_B || XMEGA_C || XMEGA_D
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
   1957a:	84 30       	cpi	r24, 0x04	; 4
   1957c:	91 05       	cpc	r25, r1
   1957e:	09 f4       	brne	.+2      	; 0x19582 <adc_set_conversion_trigger+0x3c>
   19580:	53 c0       	rjmp	.+166    	; 0x19628 <adc_set_conversion_trigger+0xe2>
   19582:	84 30       	cpi	r24, 0x04	; 4
   19584:	91 05       	cpc	r25, r1
   19586:	d4 f1       	brlt	.+116    	; 0x195fc <adc_set_conversion_trigger+0xb6>
   19588:	05 97       	sbiw	r24, 0x05	; 5
   1958a:	09 f4       	brne	.+2      	; 0x1958e <adc_set_conversion_trigger+0x48>
   1958c:	76 c0       	rjmp	.+236    	; 0x1967a <adc_set_conversion_trigger+0x134>
		break;

	default:
		Assert(0);
	}
}
   1958e:	9e c0       	rjmp	.+316    	; 0x196cc <adc_set_conversion_trigger+0x186>
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
	case ADC_TRIG_MANUAL:
		conf->ctrlb &= ~ADC_FREERUN_bm;
   19590:	89 81       	ldd	r24, Y+1	; 0x01
   19592:	9a 81       	ldd	r25, Y+2	; 0x02
   19594:	fc 01       	movw	r30, r24
   19596:	81 81       	ldd	r24, Z+1	; 0x01
   19598:	28 2f       	mov	r18, r24
   1959a:	27 7f       	andi	r18, 0xF7	; 247
   1959c:	89 81       	ldd	r24, Y+1	; 0x01
   1959e:	9a 81       	ldd	r25, Y+2	; 0x02
   195a0:	fc 01       	movw	r30, r24
   195a2:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl = ADC_EVACT_NONE_gc;
   195a4:	89 81       	ldd	r24, Y+1	; 0x01
   195a6:	9a 81       	ldd	r25, Y+2	; 0x02
   195a8:	fc 01       	movw	r30, r24
   195aa:	13 82       	std	Z+3, r1	; 0x03
		break;
   195ac:	8f c0       	rjmp	.+286    	; 0x196cc <adc_set_conversion_trigger+0x186>

	case ADC_TRIG_EVENT_SINGLE:
		conf->ctrlb &= ~ADC_FREERUN_bm;
   195ae:	89 81       	ldd	r24, Y+1	; 0x01
   195b0:	9a 81       	ldd	r25, Y+2	; 0x02
   195b2:	fc 01       	movw	r30, r24
   195b4:	81 81       	ldd	r24, Z+1	; 0x01
   195b6:	28 2f       	mov	r18, r24
   195b8:	27 7f       	andi	r18, 0xF7	; 247
   195ba:	89 81       	ldd	r24, Y+1	; 0x01
   195bc:	9a 81       	ldd	r25, Y+2	; 0x02
   195be:	fc 01       	movw	r30, r24
   195c0:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl = (base_ev_ch << ADC_EVSEL_gp) |
   195c2:	8d 81       	ldd	r24, Y+5	; 0x05
   195c4:	88 2f       	mov	r24, r24
   195c6:	90 e0       	ldi	r25, 0x00	; 0
   195c8:	88 0f       	add	r24, r24
   195ca:	99 1f       	adc	r25, r25
   195cc:	88 0f       	add	r24, r24
   195ce:	99 1f       	adc	r25, r25
   195d0:	88 0f       	add	r24, r24
   195d2:	99 1f       	adc	r25, r25
   195d4:	98 2f       	mov	r25, r24
   195d6:	8c 81       	ldd	r24, Y+4	; 0x04
   195d8:	89 2b       	or	r24, r25
   195da:	28 2f       	mov	r18, r24
   195dc:	89 81       	ldd	r24, Y+1	; 0x01
   195de:	9a 81       	ldd	r25, Y+2	; 0x02
   195e0:	fc 01       	movw	r30, r24
   195e2:	23 83       	std	Z+3, r18	; 0x03
				(nr_of_ch << ADC_EVACT_gp);
		break;
   195e4:	73 c0       	rjmp	.+230    	; 0x196cc <adc_set_conversion_trigger+0x186>

	case ADC_TRIG_FREERUN:
		conf->ctrlb |= ADC_FREERUN_bm;
   195e6:	89 81       	ldd	r24, Y+1	; 0x01
   195e8:	9a 81       	ldd	r25, Y+2	; 0x02
   195ea:	fc 01       	movw	r30, r24
   195ec:	81 81       	ldd	r24, Z+1	; 0x01
   195ee:	28 2f       	mov	r18, r24
   195f0:	28 60       	ori	r18, 0x08	; 8
   195f2:	89 81       	ldd	r24, Y+1	; 0x01
   195f4:	9a 81       	ldd	r25, Y+2	; 0x02
   195f6:	fc 01       	movw	r30, r24
   195f8:	21 83       	std	Z+1, r18	; 0x01
		break;
   195fa:	68 c0       	rjmp	.+208    	; 0x196cc <adc_set_conversion_trigger+0x186>

#if ADC_NR_OF_CHANNELS > 1
	case ADC_TRIG_FREERUN_SWEEP:
		conf->ctrlb |= ADC_FREERUN_bm;
   195fc:	89 81       	ldd	r24, Y+1	; 0x01
   195fe:	9a 81       	ldd	r25, Y+2	; 0x02
   19600:	fc 01       	movw	r30, r24
   19602:	81 81       	ldd	r24, Z+1	; 0x01
   19604:	28 2f       	mov	r18, r24
   19606:	28 60       	ori	r18, 0x08	; 8
   19608:	89 81       	ldd	r24, Y+1	; 0x01
   1960a:	9a 81       	ldd	r25, Y+2	; 0x02
   1960c:	fc 01       	movw	r30, r24
   1960e:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl = (nr_of_ch - 1) << ADC_SWEEP_gp;
   19610:	8c 81       	ldd	r24, Y+4	; 0x04
   19612:	81 50       	subi	r24, 0x01	; 1
   19614:	28 2f       	mov	r18, r24
   19616:	22 95       	swap	r18
   19618:	22 0f       	add	r18, r18
   1961a:	22 0f       	add	r18, r18
   1961c:	20 7c       	andi	r18, 0xC0	; 192
   1961e:	89 81       	ldd	r24, Y+1	; 0x01
   19620:	9a 81       	ldd	r25, Y+2	; 0x02
   19622:	fc 01       	movw	r30, r24
   19624:	23 83       	std	Z+3, r18	; 0x03
		break;
   19626:	52 c0       	rjmp	.+164    	; 0x196cc <adc_set_conversion_trigger+0x186>

	case ADC_TRIG_EVENT_SWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
   19628:	89 81       	ldd	r24, Y+1	; 0x01
   1962a:	9a 81       	ldd	r25, Y+2	; 0x02
   1962c:	fc 01       	movw	r30, r24
   1962e:	81 81       	ldd	r24, Z+1	; 0x01
   19630:	28 2f       	mov	r18, r24
   19632:	27 7f       	andi	r18, 0xF7	; 247
   19634:	89 81       	ldd	r24, Y+1	; 0x01
   19636:	9a 81       	ldd	r25, Y+2	; 0x02
   19638:	fc 01       	movw	r30, r24
   1963a:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl = (nr_of_ch - 1) << ADC_SWEEP_gp |
   1963c:	8c 81       	ldd	r24, Y+4	; 0x04
   1963e:	88 2f       	mov	r24, r24
   19640:	90 e0       	ldi	r25, 0x00	; 0
   19642:	01 97       	sbiw	r24, 0x01	; 1
   19644:	00 24       	eor	r0, r0
   19646:	96 95       	lsr	r25
   19648:	87 95       	ror	r24
   1964a:	07 94       	ror	r0
   1964c:	96 95       	lsr	r25
   1964e:	87 95       	ror	r24
   19650:	07 94       	ror	r0
   19652:	98 2f       	mov	r25, r24
   19654:	80 2d       	mov	r24, r0
   19656:	28 2f       	mov	r18, r24
				(base_ev_ch << ADC_EVSEL_gp) |
   19658:	8d 81       	ldd	r24, Y+5	; 0x05
   1965a:	88 2f       	mov	r24, r24
   1965c:	90 e0       	ldi	r25, 0x00	; 0
   1965e:	88 0f       	add	r24, r24
   19660:	99 1f       	adc	r25, r25
   19662:	88 0f       	add	r24, r24
   19664:	99 1f       	adc	r25, r25
   19666:	88 0f       	add	r24, r24
   19668:	99 1f       	adc	r25, r25
		conf->evctrl = (nr_of_ch - 1) << ADC_SWEEP_gp;
		break;

	case ADC_TRIG_EVENT_SWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
		conf->evctrl = (nr_of_ch - 1) << ADC_SWEEP_gp |
   1966a:	82 2b       	or	r24, r18
   1966c:	85 60       	ori	r24, 0x05	; 5
   1966e:	28 2f       	mov	r18, r24
   19670:	89 81       	ldd	r24, Y+1	; 0x01
   19672:	9a 81       	ldd	r25, Y+2	; 0x02
   19674:	fc 01       	movw	r30, r24
   19676:	23 83       	std	Z+3, r18	; 0x03
				(base_ev_ch << ADC_EVSEL_gp) |
				ADC_EVACT_SWEEP_gc;
		break;
   19678:	29 c0       	rjmp	.+82     	; 0x196cc <adc_set_conversion_trigger+0x186>
#endif

	case ADC_TRIG_EVENT_SYNCSWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
   1967a:	89 81       	ldd	r24, Y+1	; 0x01
   1967c:	9a 81       	ldd	r25, Y+2	; 0x02
   1967e:	fc 01       	movw	r30, r24
   19680:	81 81       	ldd	r24, Z+1	; 0x01
   19682:	28 2f       	mov	r18, r24
   19684:	27 7f       	andi	r18, 0xF7	; 247
   19686:	89 81       	ldd	r24, Y+1	; 0x01
   19688:	9a 81       	ldd	r25, Y+2	; 0x02
   1968a:	fc 01       	movw	r30, r24
   1968c:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl =
#if ADC_NR_OF_CHANNELS > 1
				((nr_of_ch - 1) << ADC_SWEEP_gp) |
   1968e:	8c 81       	ldd	r24, Y+4	; 0x04
   19690:	88 2f       	mov	r24, r24
   19692:	90 e0       	ldi	r25, 0x00	; 0
   19694:	01 97       	sbiw	r24, 0x01	; 1
   19696:	00 24       	eor	r0, r0
   19698:	96 95       	lsr	r25
   1969a:	87 95       	ror	r24
   1969c:	07 94       	ror	r0
   1969e:	96 95       	lsr	r25
   196a0:	87 95       	ror	r24
   196a2:	07 94       	ror	r0
   196a4:	98 2f       	mov	r25, r24
   196a6:	80 2d       	mov	r24, r0
		break;
#endif

	case ADC_TRIG_EVENT_SYNCSWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
		conf->evctrl =
   196a8:	28 2f       	mov	r18, r24
#if ADC_NR_OF_CHANNELS > 1
				((nr_of_ch - 1) << ADC_SWEEP_gp) |
#endif
				(base_ev_ch << ADC_EVSEL_gp) |
   196aa:	8d 81       	ldd	r24, Y+5	; 0x05
   196ac:	88 2f       	mov	r24, r24
   196ae:	90 e0       	ldi	r25, 0x00	; 0
   196b0:	88 0f       	add	r24, r24
   196b2:	99 1f       	adc	r25, r25
   196b4:	88 0f       	add	r24, r24
   196b6:	99 1f       	adc	r25, r25
   196b8:	88 0f       	add	r24, r24
   196ba:	99 1f       	adc	r25, r25
		break;
#endif

	case ADC_TRIG_EVENT_SYNCSWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
		conf->evctrl =
   196bc:	82 2b       	or	r24, r18
   196be:	86 60       	ori	r24, 0x06	; 6
   196c0:	28 2f       	mov	r18, r24
   196c2:	89 81       	ldd	r24, Y+1	; 0x01
   196c4:	9a 81       	ldd	r25, Y+2	; 0x02
   196c6:	fc 01       	movw	r30, r24
   196c8:	23 83       	std	Z+3, r18	; 0x03
#if ADC_NR_OF_CHANNELS > 1
				((nr_of_ch - 1) << ADC_SWEEP_gp) |
#endif
				(base_ev_ch << ADC_EVSEL_gp) |
				ADC_EVACT_SYNCSWEEP_gc;
		break;
   196ca:	00 00       	nop

	default:
		Assert(0);
	}
}
   196cc:	00 00       	nop
   196ce:	25 96       	adiw	r28, 0x05	; 5
   196d0:	cd bf       	out	0x3d, r28	; 61
   196d2:	de bf       	out	0x3e, r29	; 62
   196d4:	df 91       	pop	r29
   196d6:	cf 91       	pop	r28
   196d8:	08 95       	ret

000196da <adc_enable_internal_input>:
 * \arg \c ADC_INT_TEMPSENSE for temperature sensor.
 * \arg \c ADC_INT_BANDGAP for bandgap reference.
 */
static inline void adc_enable_internal_input(struct adc_config *conf,
		uint8_t int_inp)
{
   196da:	cf 93       	push	r28
   196dc:	df 93       	push	r29
   196de:	00 d0       	rcall	.+0      	; 0x196e0 <adc_enable_internal_input+0x6>
   196e0:	cd b7       	in	r28, 0x3d	; 61
   196e2:	de b7       	in	r29, 0x3e	; 62
   196e4:	89 83       	std	Y+1, r24	; 0x01
   196e6:	9a 83       	std	Y+2, r25	; 0x02
   196e8:	6b 83       	std	Y+3, r22	; 0x03
	conf->refctrl |= int_inp;
   196ea:	89 81       	ldd	r24, Y+1	; 0x01
   196ec:	9a 81       	ldd	r25, Y+2	; 0x02
   196ee:	fc 01       	movw	r30, r24
   196f0:	92 81       	ldd	r25, Z+2	; 0x02
   196f2:	8b 81       	ldd	r24, Y+3	; 0x03
   196f4:	29 2f       	mov	r18, r25
   196f6:	28 2b       	or	r18, r24
   196f8:	89 81       	ldd	r24, Y+1	; 0x01
   196fa:	9a 81       	ldd	r25, Y+2	; 0x02
   196fc:	fc 01       	movw	r30, r24
   196fe:	22 83       	std	Z+2, r18	; 0x02
}
   19700:	00 00       	nop
   19702:	23 96       	adiw	r28, 0x03	; 3
   19704:	cd bf       	out	0x3d, r28	; 61
   19706:	de bf       	out	0x3e, r29	; 62
   19708:	df 91       	pop	r29
   1970a:	cf 91       	pop	r28
   1970c:	08 95       	ret

0001970e <adc_disable_internal_input>:
 * \arg \c ADC_INT_TEMPSENSE for temperature sensor.
 * \arg \c ADC_INT_BANDGAP for bandgap reference.
 */
static inline void adc_disable_internal_input(struct adc_config *conf,
		uint8_t int_inp)
{
   1970e:	cf 93       	push	r28
   19710:	df 93       	push	r29
   19712:	00 d0       	rcall	.+0      	; 0x19714 <adc_disable_internal_input+0x6>
   19714:	cd b7       	in	r28, 0x3d	; 61
   19716:	de b7       	in	r29, 0x3e	; 62
   19718:	89 83       	std	Y+1, r24	; 0x01
   1971a:	9a 83       	std	Y+2, r25	; 0x02
   1971c:	6b 83       	std	Y+3, r22	; 0x03
	conf->refctrl &= ~int_inp;
   1971e:	89 81       	ldd	r24, Y+1	; 0x01
   19720:	9a 81       	ldd	r25, Y+2	; 0x02
   19722:	fc 01       	movw	r30, r24
   19724:	82 81       	ldd	r24, Z+2	; 0x02
   19726:	98 2f       	mov	r25, r24
   19728:	8b 81       	ldd	r24, Y+3	; 0x03
   1972a:	80 95       	com	r24
   1972c:	89 23       	and	r24, r25
   1972e:	28 2f       	mov	r18, r24
   19730:	89 81       	ldd	r24, Y+1	; 0x01
   19732:	9a 81       	ldd	r25, Y+2	; 0x02
   19734:	fc 01       	movw	r30, r24
   19736:	22 83       	std	Z+2, r18	; 0x02
}
   19738:	00 00       	nop
   1973a:	23 96       	adiw	r28, 0x03	; 3
   1973c:	cd bf       	out	0x3d, r28	; 61
   1973e:	de bf       	out	0x3e, r29	; 62
   19740:	df 91       	pop	r29
   19742:	cf 91       	pop	r28
   19744:	08 95       	ret

00019746 <adc_set_gain_impedance_mode>:
 *
 * \note Not all device families feature this setting.
 */
static inline void adc_set_gain_impedance_mode(struct adc_config *conf,
		enum adc_gainstage_impmode impmode)
{
   19746:	cf 93       	push	r28
   19748:	df 93       	push	r29
   1974a:	00 d0       	rcall	.+0      	; 0x1974c <adc_set_gain_impedance_mode+0x6>
   1974c:	cd b7       	in	r28, 0x3d	; 61
   1974e:	de b7       	in	r29, 0x3e	; 62
   19750:	89 83       	std	Y+1, r24	; 0x01
   19752:	9a 83       	std	Y+2, r25	; 0x02
   19754:	6b 83       	std	Y+3, r22	; 0x03
	switch (impmode) {
   19756:	8b 81       	ldd	r24, Y+3	; 0x03
   19758:	88 2f       	mov	r24, r24
   1975a:	90 e0       	ldi	r25, 0x00	; 0
   1975c:	00 97       	sbiw	r24, 0x00	; 0
   1975e:	19 f0       	breq	.+6      	; 0x19766 <adc_set_gain_impedance_mode+0x20>
   19760:	01 97       	sbiw	r24, 0x01	; 1
   19762:	61 f0       	breq	.+24     	; 0x1977c <adc_set_gain_impedance_mode+0x36>
		break;

	default:
		Assert(0);
	}
}
   19764:	16 c0       	rjmp	.+44     	; 0x19792 <adc_set_gain_impedance_mode+0x4c>
static inline void adc_set_gain_impedance_mode(struct adc_config *conf,
		enum adc_gainstage_impmode impmode)
{
	switch (impmode) {
	case ADC_GAIN_HIGHIMPEDANCE:
		conf->ctrlb &= ~ADC_IMPMODE_bm;
   19766:	89 81       	ldd	r24, Y+1	; 0x01
   19768:	9a 81       	ldd	r25, Y+2	; 0x02
   1976a:	fc 01       	movw	r30, r24
   1976c:	81 81       	ldd	r24, Z+1	; 0x01
   1976e:	28 2f       	mov	r18, r24
   19770:	2f 77       	andi	r18, 0x7F	; 127
   19772:	89 81       	ldd	r24, Y+1	; 0x01
   19774:	9a 81       	ldd	r25, Y+2	; 0x02
   19776:	fc 01       	movw	r30, r24
   19778:	21 83       	std	Z+1, r18	; 0x01
		break;
   1977a:	0b c0       	rjmp	.+22     	; 0x19792 <adc_set_gain_impedance_mode+0x4c>

	case ADC_GAIN_LOWIMPEDANCE:
		conf->ctrlb |= ADC_IMPMODE_bm;
   1977c:	89 81       	ldd	r24, Y+1	; 0x01
   1977e:	9a 81       	ldd	r25, Y+2	; 0x02
   19780:	fc 01       	movw	r30, r24
   19782:	81 81       	ldd	r24, Z+1	; 0x01
   19784:	28 2f       	mov	r18, r24
   19786:	20 68       	ori	r18, 0x80	; 128
   19788:	89 81       	ldd	r24, Y+1	; 0x01
   1978a:	9a 81       	ldd	r25, Y+2	; 0x02
   1978c:	fc 01       	movw	r30, r24
   1978e:	21 83       	std	Z+1, r18	; 0x01
		break;
   19790:	00 00       	nop

	default:
		Assert(0);
	}
}
   19792:	00 00       	nop
   19794:	23 96       	adiw	r28, 0x03	; 3
   19796:	cd bf       	out	0x3d, r28	; 61
   19798:	de bf       	out	0x3e, r29	; 62
   1979a:	df 91       	pop	r29
   1979c:	cf 91       	pop	r28
   1979e:	08 95       	ret

000197a0 <adc_set_current_limit>:
 *
 * \note Not all device families feature this setting.
 */
static inline void adc_set_current_limit(struct adc_config *conf,
		enum adc_current_limit currlimit)
{
   197a0:	cf 93       	push	r28
   197a2:	df 93       	push	r29
   197a4:	00 d0       	rcall	.+0      	; 0x197a6 <adc_set_current_limit+0x6>
   197a6:	cd b7       	in	r28, 0x3d	; 61
   197a8:	de b7       	in	r29, 0x3e	; 62
   197aa:	89 83       	std	Y+1, r24	; 0x01
   197ac:	9a 83       	std	Y+2, r25	; 0x02
   197ae:	6b 83       	std	Y+3, r22	; 0x03
	conf->ctrlb &= ~ADC_CURRLIMIT_gm;
   197b0:	89 81       	ldd	r24, Y+1	; 0x01
   197b2:	9a 81       	ldd	r25, Y+2	; 0x02
   197b4:	fc 01       	movw	r30, r24
   197b6:	81 81       	ldd	r24, Z+1	; 0x01
   197b8:	28 2f       	mov	r18, r24
   197ba:	2f 79       	andi	r18, 0x9F	; 159
   197bc:	89 81       	ldd	r24, Y+1	; 0x01
   197be:	9a 81       	ldd	r25, Y+2	; 0x02
   197c0:	fc 01       	movw	r30, r24
   197c2:	21 83       	std	Z+1, r18	; 0x01

	switch (currlimit) {
   197c4:	8b 81       	ldd	r24, Y+3	; 0x03
   197c6:	88 2f       	mov	r24, r24
   197c8:	90 e0       	ldi	r25, 0x00	; 0
   197ca:	81 30       	cpi	r24, 0x01	; 1
   197cc:	91 05       	cpc	r25, r1
   197ce:	a9 f0       	breq	.+42     	; 0x197fa <adc_set_current_limit+0x5a>
   197d0:	82 30       	cpi	r24, 0x02	; 2
   197d2:	91 05       	cpc	r25, r1
   197d4:	1c f4       	brge	.+6      	; 0x197dc <adc_set_current_limit+0x3c>
   197d6:	89 2b       	or	r24, r25
   197d8:	39 f0       	breq	.+14     	; 0x197e8 <adc_set_current_limit+0x48>
		break;

	default:
		Assert(0);
	}
}
   197da:	30 c0       	rjmp	.+96     	; 0x1983c <adc_set_current_limit+0x9c>
static inline void adc_set_current_limit(struct adc_config *conf,
		enum adc_current_limit currlimit)
{
	conf->ctrlb &= ~ADC_CURRLIMIT_gm;

	switch (currlimit) {
   197dc:	82 30       	cpi	r24, 0x02	; 2
   197de:	91 05       	cpc	r25, r1
   197e0:	b9 f0       	breq	.+46     	; 0x19810 <adc_set_current_limit+0x70>
   197e2:	03 97       	sbiw	r24, 0x03	; 3
   197e4:	01 f1       	breq	.+64     	; 0x19826 <adc_set_current_limit+0x86>
		break;

	default:
		Assert(0);
	}
}
   197e6:	2a c0       	rjmp	.+84     	; 0x1983c <adc_set_current_limit+0x9c>
{
	conf->ctrlb &= ~ADC_CURRLIMIT_gm;

	switch (currlimit) {
	case ADC_CURRENT_LIMIT_NO:
		conf->ctrlb |= ADC_CURRLIMIT_NO_gc;
   197e8:	89 81       	ldd	r24, Y+1	; 0x01
   197ea:	9a 81       	ldd	r25, Y+2	; 0x02
   197ec:	fc 01       	movw	r30, r24
   197ee:	21 81       	ldd	r18, Z+1	; 0x01
   197f0:	89 81       	ldd	r24, Y+1	; 0x01
   197f2:	9a 81       	ldd	r25, Y+2	; 0x02
   197f4:	fc 01       	movw	r30, r24
   197f6:	21 83       	std	Z+1, r18	; 0x01
		break;
   197f8:	21 c0       	rjmp	.+66     	; 0x1983c <adc_set_current_limit+0x9c>

	case ADC_CURRENT_LIMIT_LOW:
		conf->ctrlb |= ADC_CURRLIMIT_LOW_gc;
   197fa:	89 81       	ldd	r24, Y+1	; 0x01
   197fc:	9a 81       	ldd	r25, Y+2	; 0x02
   197fe:	fc 01       	movw	r30, r24
   19800:	81 81       	ldd	r24, Z+1	; 0x01
   19802:	28 2f       	mov	r18, r24
   19804:	20 62       	ori	r18, 0x20	; 32
   19806:	89 81       	ldd	r24, Y+1	; 0x01
   19808:	9a 81       	ldd	r25, Y+2	; 0x02
   1980a:	fc 01       	movw	r30, r24
   1980c:	21 83       	std	Z+1, r18	; 0x01
		break;
   1980e:	16 c0       	rjmp	.+44     	; 0x1983c <adc_set_current_limit+0x9c>

	case ADC_CURRENT_LIMIT_MED:
		conf->ctrlb |= ADC_CURRLIMIT_MED_gc;
   19810:	89 81       	ldd	r24, Y+1	; 0x01
   19812:	9a 81       	ldd	r25, Y+2	; 0x02
   19814:	fc 01       	movw	r30, r24
   19816:	81 81       	ldd	r24, Z+1	; 0x01
   19818:	28 2f       	mov	r18, r24
   1981a:	20 64       	ori	r18, 0x40	; 64
   1981c:	89 81       	ldd	r24, Y+1	; 0x01
   1981e:	9a 81       	ldd	r25, Y+2	; 0x02
   19820:	fc 01       	movw	r30, r24
   19822:	21 83       	std	Z+1, r18	; 0x01
		break;
   19824:	0b c0       	rjmp	.+22     	; 0x1983c <adc_set_current_limit+0x9c>

	case ADC_CURRENT_LIMIT_HIGH:
		conf->ctrlb |= ADC_CURRLIMIT_HIGH_gc;
   19826:	89 81       	ldd	r24, Y+1	; 0x01
   19828:	9a 81       	ldd	r25, Y+2	; 0x02
   1982a:	fc 01       	movw	r30, r24
   1982c:	81 81       	ldd	r24, Z+1	; 0x01
   1982e:	28 2f       	mov	r18, r24
   19830:	20 66       	ori	r18, 0x60	; 96
   19832:	89 81       	ldd	r24, Y+1	; 0x01
   19834:	9a 81       	ldd	r25, Y+2	; 0x02
   19836:	fc 01       	movw	r30, r24
   19838:	21 83       	std	Z+1, r18	; 0x01
		break;
   1983a:	00 00       	nop

	default:
		Assert(0);
	}
}
   1983c:	00 00       	nop
   1983e:	23 96       	adiw	r28, 0x03	; 3
   19840:	cd bf       	out	0x3d, r28	; 61
   19842:	de bf       	out	0x3e, r29	; 62
   19844:	df 91       	pop	r29
   19846:	cf 91       	pop	r28
   19848:	08 95       	ret

0001984a <adcch_get_gain_setting>:
 * \param gain Valid gain factor for the measurement.
 *
 * \return Gain setting of type ADC_CH_GAIN_t.
 */
static inline uint8_t adcch_get_gain_setting(uint8_t gain)
{
   1984a:	cf 93       	push	r28
   1984c:	df 93       	push	r29
   1984e:	1f 92       	push	r1
   19850:	cd b7       	in	r28, 0x3d	; 61
   19852:	de b7       	in	r29, 0x3e	; 62
   19854:	89 83       	std	Y+1, r24	; 0x01
	switch (gain) {
   19856:	89 81       	ldd	r24, Y+1	; 0x01
   19858:	88 2f       	mov	r24, r24
   1985a:	90 e0       	ldi	r25, 0x00	; 0
   1985c:	88 30       	cpi	r24, 0x08	; 8
   1985e:	91 05       	cpc	r25, r1
   19860:	51 f1       	breq	.+84     	; 0x198b6 <adcch_get_gain_setting+0x6c>
   19862:	89 30       	cpi	r24, 0x09	; 9
   19864:	91 05       	cpc	r25, r1
   19866:	7c f4       	brge	.+30     	; 0x19886 <adcch_get_gain_setting+0x3c>
   19868:	81 30       	cpi	r24, 0x01	; 1
   1986a:	91 05       	cpc	r25, r1
   1986c:	f1 f0       	breq	.+60     	; 0x198aa <adcch_get_gain_setting+0x60>
   1986e:	82 30       	cpi	r24, 0x02	; 2
   19870:	91 05       	cpc	r25, r1
   19872:	1c f4       	brge	.+6      	; 0x1987a <adcch_get_gain_setting+0x30>
   19874:	89 2b       	or	r24, r25
   19876:	b9 f0       	breq	.+46     	; 0x198a6 <adcch_get_gain_setting+0x5c>
   19878:	28 c0       	rjmp	.+80     	; 0x198ca <adcch_get_gain_setting+0x80>
   1987a:	82 30       	cpi	r24, 0x02	; 2
   1987c:	91 05       	cpc	r25, r1
   1987e:	b9 f0       	breq	.+46     	; 0x198ae <adcch_get_gain_setting+0x64>
   19880:	04 97       	sbiw	r24, 0x04	; 4
   19882:	b9 f0       	breq	.+46     	; 0x198b2 <adcch_get_gain_setting+0x68>
   19884:	22 c0       	rjmp	.+68     	; 0x198ca <adcch_get_gain_setting+0x80>
   19886:	80 32       	cpi	r24, 0x20	; 32
   19888:	91 05       	cpc	r25, r1
   1988a:	c9 f0       	breq	.+50     	; 0x198be <adcch_get_gain_setting+0x74>
   1988c:	81 32       	cpi	r24, 0x21	; 33
   1988e:	91 05       	cpc	r25, r1
   19890:	1c f4       	brge	.+6      	; 0x19898 <adcch_get_gain_setting+0x4e>
   19892:	40 97       	sbiw	r24, 0x10	; 16
   19894:	91 f0       	breq	.+36     	; 0x198ba <adcch_get_gain_setting+0x70>
   19896:	19 c0       	rjmp	.+50     	; 0x198ca <adcch_get_gain_setting+0x80>
   19898:	80 34       	cpi	r24, 0x40	; 64
   1989a:	91 05       	cpc	r25, r1
   1989c:	91 f0       	breq	.+36     	; 0x198c2 <adcch_get_gain_setting+0x78>
   1989e:	8f 3f       	cpi	r24, 0xFF	; 255
   198a0:	91 05       	cpc	r25, r1
   198a2:	89 f0       	breq	.+34     	; 0x198c6 <adcch_get_gain_setting+0x7c>
   198a4:	12 c0       	rjmp	.+36     	; 0x198ca <adcch_get_gain_setting+0x80>
	case 0:
		return ADC_CH_GAIN_DIV2_gc;
   198a6:	8c e1       	ldi	r24, 0x1C	; 28
   198a8:	11 c0       	rjmp	.+34     	; 0x198cc <adcch_get_gain_setting+0x82>

	case 1:
		return ADC_CH_GAIN_1X_gc;
   198aa:	80 e0       	ldi	r24, 0x00	; 0
   198ac:	0f c0       	rjmp	.+30     	; 0x198cc <adcch_get_gain_setting+0x82>

	case 2:
		return ADC_CH_GAIN_2X_gc;
   198ae:	84 e0       	ldi	r24, 0x04	; 4
   198b0:	0d c0       	rjmp	.+26     	; 0x198cc <adcch_get_gain_setting+0x82>

	case 4:
		return ADC_CH_GAIN_4X_gc;
   198b2:	88 e0       	ldi	r24, 0x08	; 8
   198b4:	0b c0       	rjmp	.+22     	; 0x198cc <adcch_get_gain_setting+0x82>

	case 8:
		return ADC_CH_GAIN_8X_gc;
   198b6:	8c e0       	ldi	r24, 0x0C	; 12
   198b8:	09 c0       	rjmp	.+18     	; 0x198cc <adcch_get_gain_setting+0x82>

	case 16:
		return ADC_CH_GAIN_16X_gc;
   198ba:	80 e1       	ldi	r24, 0x10	; 16
   198bc:	07 c0       	rjmp	.+14     	; 0x198cc <adcch_get_gain_setting+0x82>

	case 32:
		return ADC_CH_GAIN_32X_gc;
   198be:	84 e1       	ldi	r24, 0x14	; 20
   198c0:	05 c0       	rjmp	.+10     	; 0x198cc <adcch_get_gain_setting+0x82>

	case 64:
		return ADC_CH_GAIN_64X_gc;
   198c2:	88 e1       	ldi	r24, 0x18	; 24
   198c4:	03 c0       	rjmp	.+6      	; 0x198cc <adcch_get_gain_setting+0x82>

	case ADCCH_FORCE_1X_GAINSTAGE:
		return ADC_CH_GAIN_1X_gc;
   198c6:	80 e0       	ldi	r24, 0x00	; 0
   198c8:	01 c0       	rjmp	.+2      	; 0x198cc <adcch_get_gain_setting+0x82>

	default:
		Assert(0);
		return 0;
   198ca:	80 e0       	ldi	r24, 0x00	; 0
	}
}
   198cc:	0f 90       	pop	r0
   198ce:	df 91       	pop	r29
   198d0:	cf 91       	pop	r28
   198d2:	08 95       	ret

000198d4 <adcch_set_input>:
 * possible unless the user specifies \ref ADCCH_FORCE_1X_GAINSTAGE as \a gain.
 */
static inline void adcch_set_input(struct adc_channel_config *ch_conf,
		enum adcch_positive_input pos, enum adcch_negative_input neg,
		uint8_t gain)
{
   198d4:	cf 93       	push	r28
   198d6:	df 93       	push	r29
   198d8:	cd b7       	in	r28, 0x3d	; 61
   198da:	de b7       	in	r29, 0x3e	; 62
   198dc:	25 97       	sbiw	r28, 0x05	; 5
   198de:	cd bf       	out	0x3d, r28	; 61
   198e0:	de bf       	out	0x3e, r29	; 62
   198e2:	89 83       	std	Y+1, r24	; 0x01
   198e4:	9a 83       	std	Y+2, r25	; 0x02
   198e6:	6b 83       	std	Y+3, r22	; 0x03
   198e8:	4c 83       	std	Y+4, r20	; 0x04
   198ea:	2d 83       	std	Y+5, r18	; 0x05
	if (pos >= ADCCH_POS_TEMPSENSE) {
   198ec:	8b 81       	ldd	r24, Y+3	; 0x03
   198ee:	80 31       	cpi	r24, 0x10	; 16
   198f0:	78 f0       	brcs	.+30     	; 0x19910 <adcch_set_input+0x3c>
		/* Configure for internal input. */
		Assert(gain == 1);
		Assert(neg == ADCCH_NEG_NONE);

		ch_conf->ctrl = ADC_CH_INPUTMODE_INTERNAL_gc;
   198f2:	89 81       	ldd	r24, Y+1	; 0x01
   198f4:	9a 81       	ldd	r25, Y+2	; 0x02
   198f6:	fc 01       	movw	r30, r24
   198f8:	10 82       	st	Z, r1
		ch_conf->muxctrl = (pos - ADCCH_POS_TEMPSENSE) <<
   198fa:	8b 81       	ldd	r24, Y+3	; 0x03
   198fc:	80 51       	subi	r24, 0x10	; 16
   198fe:	28 2f       	mov	r18, r24
   19900:	22 0f       	add	r18, r18
   19902:	22 0f       	add	r18, r18
   19904:	22 0f       	add	r18, r18
   19906:	89 81       	ldd	r24, Y+1	; 0x01
   19908:	9a 81       	ldd	r25, Y+2	; 0x02
   1990a:	fc 01       	movw	r30, r24
   1990c:	21 83       	std	Z+1, r18	; 0x01
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   1990e:	87 c0       	rjmp	.+270    	; 0x19a1e <adcch_set_input+0x14a>
		Assert(neg == ADCCH_NEG_NONE);

		ch_conf->ctrl = ADC_CH_INPUTMODE_INTERNAL_gc;
		ch_conf->muxctrl = (pos - ADCCH_POS_TEMPSENSE) <<
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
   19910:	8c 81       	ldd	r24, Y+4	; 0x04
   19912:	8a 30       	cpi	r24, 0x0A	; 10
   19914:	79 f4       	brne	.+30     	; 0x19934 <adcch_set_input+0x60>
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
   19916:	89 81       	ldd	r24, Y+1	; 0x01
   19918:	9a 81       	ldd	r25, Y+2	; 0x02
   1991a:	21 e0       	ldi	r18, 0x01	; 1
   1991c:	fc 01       	movw	r30, r24
   1991e:	20 83       	st	Z, r18
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
   19920:	8b 81       	ldd	r24, Y+3	; 0x03
   19922:	28 2f       	mov	r18, r24
   19924:	22 0f       	add	r18, r18
   19926:	22 0f       	add	r18, r18
   19928:	22 0f       	add	r18, r18
   1992a:	89 81       	ldd	r24, Y+1	; 0x01
   1992c:	9a 81       	ldd	r25, Y+2	; 0x02
   1992e:	fc 01       	movw	r30, r24
   19930:	21 83       	std	Z+1, r18	; 0x01
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   19932:	75 c0       	rjmp	.+234    	; 0x19a1e <adcch_set_input+0x14a>
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
	} else if (neg <= ADCCH_NEG_PIN3) {
   19934:	8c 81       	ldd	r24, Y+4	; 0x04
   19936:	84 30       	cpi	r24, 0x04	; 4
   19938:	b8 f4       	brcc	.+46     	; 0x19968 <adcch_set_input+0x94>
#if XMEGA_E
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
				ADC_CH_INPUTMODE_DIFFWGAINL_gc;
#else
		Assert(gain == 1);
		ch_conf->ctrl = ADC_CH_INPUTMODE_DIFF_gc;
   1993a:	89 81       	ldd	r24, Y+1	; 0x01
   1993c:	9a 81       	ldd	r25, Y+2	; 0x02
   1993e:	22 e0       	ldi	r18, 0x02	; 2
   19940:	fc 01       	movw	r30, r24
   19942:	20 83       	st	Z, r18
#endif
		ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
   19944:	8b 81       	ldd	r24, Y+3	; 0x03
   19946:	88 2f       	mov	r24, r24
   19948:	90 e0       	ldi	r25, 0x00	; 0
   1994a:	88 0f       	add	r24, r24
   1994c:	99 1f       	adc	r25, r25
   1994e:	88 0f       	add	r24, r24
   19950:	99 1f       	adc	r25, r25
   19952:	88 0f       	add	r24, r24
   19954:	99 1f       	adc	r25, r25
   19956:	98 2f       	mov	r25, r24
   19958:	8c 81       	ldd	r24, Y+4	; 0x04
   1995a:	89 2b       	or	r24, r25
   1995c:	28 2f       	mov	r18, r24
   1995e:	89 81       	ldd	r24, Y+1	; 0x01
   19960:	9a 81       	ldd	r25, Y+2	; 0x02
   19962:	fc 01       	movw	r30, r24
   19964:	21 83       	std	Z+1, r18	; 0x01
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   19966:	5b c0       	rjmp	.+182    	; 0x19a1e <adcch_set_input+0x14a>
		Assert(gain == 1);
		ch_conf->ctrl = ADC_CH_INPUTMODE_DIFF_gc;
#endif
		ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
				(neg << ADC_CH_MUXNEG_gp);
	} else if (neg <= ADCCH_NEG_PIN7) {
   19968:	8c 81       	ldd	r24, Y+4	; 0x04
   1996a:	88 30       	cpi	r24, 0x08	; 8
   1996c:	d8 f4       	brcc	.+54     	; 0x199a4 <adcch_set_input+0xd0>
		 */
#if XMEGA_E
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
				ADC_CH_INPUTMODE_DIFFWGAINH_gc;
#else
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
   1996e:	8d 81       	ldd	r24, Y+5	; 0x05
   19970:	6c df       	rcall	.-296    	; 0x1984a <adcch_get_gain_setting>
   19972:	28 2f       	mov	r18, r24
   19974:	23 60       	ori	r18, 0x03	; 3
   19976:	89 81       	ldd	r24, Y+1	; 0x01
   19978:	9a 81       	ldd	r25, Y+2	; 0x02
   1997a:	fc 01       	movw	r30, r24
   1997c:	20 83       	st	Z, r18
				ADC_CH_INPUTMODE_DIFFWGAIN_gc;
#endif
		ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
   1997e:	8b 81       	ldd	r24, Y+3	; 0x03
   19980:	88 2f       	mov	r24, r24
   19982:	90 e0       	ldi	r25, 0x00	; 0
   19984:	88 0f       	add	r24, r24
   19986:	99 1f       	adc	r25, r25
   19988:	88 0f       	add	r24, r24
   1998a:	99 1f       	adc	r25, r25
   1998c:	88 0f       	add	r24, r24
   1998e:	99 1f       	adc	r25, r25
   19990:	98 2f       	mov	r25, r24
   19992:	8c 81       	ldd	r24, Y+4	; 0x04
   19994:	84 50       	subi	r24, 0x04	; 4
   19996:	89 2b       	or	r24, r25
   19998:	28 2f       	mov	r18, r24
   1999a:	89 81       	ldd	r24, Y+1	; 0x01
   1999c:	9a 81       	ldd	r25, Y+2	; 0x02
   1999e:	fc 01       	movw	r30, r24
   199a0:	21 83       	std	Z+1, r18	; 0x01
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   199a2:	3d c0       	rjmp	.+122    	; 0x19a1e <adcch_set_input+0x14a>
		 * The bitmasks for the on-chip GND signals change when
		 * gain is enabled. To avoid unnecessary current consumption,
		 * do not enable gainstage for unity gain unless user explicitly
		 * specifies it with the ADCCH_FORCE_1X_GAINSTAGE macro.
		 */
		if (gain == 1) {
   199a4:	8d 81       	ldd	r24, Y+5	; 0x05
   199a6:	81 30       	cpi	r24, 0x01	; 1
   199a8:	e1 f4       	brne	.+56     	; 0x199e2 <adcch_set_input+0x10e>
			ch_conf->ctrl = ADC_CH_INPUTMODE_DIFF_gc;
   199aa:	89 81       	ldd	r24, Y+1	; 0x01
   199ac:	9a 81       	ldd	r25, Y+2	; 0x02
   199ae:	22 e0       	ldi	r18, 0x02	; 2
   199b0:	fc 01       	movw	r30, r24
   199b2:	20 83       	st	Z, r18
			ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
   199b4:	8b 81       	ldd	r24, Y+3	; 0x03
   199b6:	88 2f       	mov	r24, r24
   199b8:	90 e0       	ldi	r25, 0x00	; 0
   199ba:	88 0f       	add	r24, r24
   199bc:	99 1f       	adc	r25, r25
   199be:	88 0f       	add	r24, r24
   199c0:	99 1f       	adc	r25, r25
   199c2:	88 0f       	add	r24, r24
   199c4:	99 1f       	adc	r25, r25
   199c6:	98 2f       	mov	r25, r24
   199c8:	8c 81       	ldd	r24, Y+4	; 0x04
   199ca:	88 30       	cpi	r24, 0x08	; 8
   199cc:	11 f4       	brne	.+4      	; 0x199d2 <adcch_set_input+0xfe>
   199ce:	85 e0       	ldi	r24, 0x05	; 5
   199d0:	01 c0       	rjmp	.+2      	; 0x199d4 <adcch_set_input+0x100>
   199d2:	87 e0       	ldi	r24, 0x07	; 7
   199d4:	89 2b       	or	r24, r25
   199d6:	28 2f       	mov	r18, r24
   199d8:	89 81       	ldd	r24, Y+1	; 0x01
   199da:	9a 81       	ldd	r25, Y+2	; 0x02
   199dc:	fc 01       	movw	r30, r24
   199de:	21 83       	std	Z+1, r18	; 0x01
					((neg == ADCCH_NEG_PAD_GND) ?
					ADC_CH_MUXNEG_MODE10_GND_gc
					: ADC_CH_MUXNEG_MODE10_INTGND_gc);
		} else {
			ch_conf->ctrl = ADC_CH_INPUTMODE_DIFFWGAIN_gc |
					adcch_get_gain_setting(gain);
   199e0:	1e c0       	rjmp	.+60     	; 0x19a1e <adcch_set_input+0x14a>
   199e2:	8d 81       	ldd	r24, Y+5	; 0x05
			ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
					((neg == ADCCH_NEG_PAD_GND) ?
					ADC_CH_MUXNEG_MODE10_GND_gc
					: ADC_CH_MUXNEG_MODE10_INTGND_gc);
		} else {
			ch_conf->ctrl = ADC_CH_INPUTMODE_DIFFWGAIN_gc |
   199e4:	32 df       	rcall	.-412    	; 0x1984a <adcch_get_gain_setting>
   199e6:	28 2f       	mov	r18, r24
   199e8:	23 60       	ori	r18, 0x03	; 3
   199ea:	89 81       	ldd	r24, Y+1	; 0x01
   199ec:	9a 81       	ldd	r25, Y+2	; 0x02
   199ee:	fc 01       	movw	r30, r24
					adcch_get_gain_setting(gain);
			ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
   199f0:	20 83       	st	Z, r18
   199f2:	8b 81       	ldd	r24, Y+3	; 0x03
   199f4:	88 2f       	mov	r24, r24
   199f6:	90 e0       	ldi	r25, 0x00	; 0
   199f8:	88 0f       	add	r24, r24
   199fa:	99 1f       	adc	r25, r25
   199fc:	88 0f       	add	r24, r24
   199fe:	99 1f       	adc	r25, r25
   19a00:	88 0f       	add	r24, r24
   19a02:	99 1f       	adc	r25, r25
   19a04:	98 2f       	mov	r25, r24
   19a06:	8c 81       	ldd	r24, Y+4	; 0x04
   19a08:	89 30       	cpi	r24, 0x09	; 9
   19a0a:	11 f4       	brne	.+4      	; 0x19a10 <adcch_set_input+0x13c>
   19a0c:	84 e0       	ldi	r24, 0x04	; 4
   19a0e:	01 c0       	rjmp	.+2      	; 0x19a12 <adcch_set_input+0x13e>
   19a10:	87 e0       	ldi	r24, 0x07	; 7
   19a12:	89 2b       	or	r24, r25
   19a14:	28 2f       	mov	r18, r24
   19a16:	89 81       	ldd	r24, Y+1	; 0x01
   19a18:	9a 81       	ldd	r25, Y+2	; 0x02
   19a1a:	fc 01       	movw	r30, r24
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   19a1c:	21 83       	std	Z+1, r18	; 0x01
   19a1e:	00 00       	nop
   19a20:	25 96       	adiw	r28, 0x05	; 5
   19a22:	cd bf       	out	0x3d, r28	; 61
   19a24:	de bf       	out	0x3e, r29	; 62
   19a26:	df 91       	pop	r29
   19a28:	cf 91       	pop	r28
   19a2a:	08 95       	ret

00019a2c <adcch_set_pin_scan>:
 * \note Only the AVR XMEGA AU family features this setting.
 * \note Pin scan is only available on ADC channel 0.
 */
static inline void adcch_set_pin_scan(struct adc_channel_config *ch_conf,
		uint8_t start_offset, uint8_t max_offset)
{
   19a2c:	cf 93       	push	r28
   19a2e:	df 93       	push	r29
   19a30:	00 d0       	rcall	.+0      	; 0x19a32 <adcch_set_pin_scan+0x6>
   19a32:	1f 92       	push	r1
   19a34:	cd b7       	in	r28, 0x3d	; 61
   19a36:	de b7       	in	r29, 0x3e	; 62
   19a38:	89 83       	std	Y+1, r24	; 0x01
   19a3a:	9a 83       	std	Y+2, r25	; 0x02
   19a3c:	6b 83       	std	Y+3, r22	; 0x03
   19a3e:	4c 83       	std	Y+4, r20	; 0x04
	Assert(start_offset < 16);
	Assert(max_offset < 16);
	Assert(start_offset <= max_offset);

	ch_conf->scan = max_offset | (start_offset << ADC_CH_OFFSET_gp);
   19a40:	8b 81       	ldd	r24, Y+3	; 0x03
   19a42:	88 2f       	mov	r24, r24
   19a44:	90 e0       	ldi	r25, 0x00	; 0
   19a46:	82 95       	swap	r24
   19a48:	92 95       	swap	r25
   19a4a:	90 7f       	andi	r25, 0xF0	; 240
   19a4c:	98 27       	eor	r25, r24
   19a4e:	80 7f       	andi	r24, 0xF0	; 240
   19a50:	98 27       	eor	r25, r24
   19a52:	98 2f       	mov	r25, r24
   19a54:	8c 81       	ldd	r24, Y+4	; 0x04
   19a56:	89 2b       	or	r24, r25
   19a58:	28 2f       	mov	r18, r24
   19a5a:	89 81       	ldd	r24, Y+1	; 0x01
   19a5c:	9a 81       	ldd	r25, Y+2	; 0x02
   19a5e:	fc 01       	movw	r30, r24
   19a60:	23 83       	std	Z+3, r18	; 0x03
}
   19a62:	00 00       	nop
   19a64:	24 96       	adiw	r28, 0x04	; 4
   19a66:	cd bf       	out	0x3d, r28	; 61
   19a68:	de bf       	out	0x3e, r29	; 62
   19a6a:	df 91       	pop	r29
   19a6c:	cf 91       	pop	r28
   19a6e:	08 95       	ret

00019a70 <adcch_set_interrupt_mode>:
 * \param ch_conf Pointer to ADC channel configuration.
 * \param mode Interrupt mode to set.
 */
static inline void adcch_set_interrupt_mode(struct adc_channel_config *ch_conf,
		enum adcch_mode mode)
{
   19a70:	cf 93       	push	r28
   19a72:	df 93       	push	r29
   19a74:	00 d0       	rcall	.+0      	; 0x19a76 <adcch_set_interrupt_mode+0x6>
   19a76:	cd b7       	in	r28, 0x3d	; 61
   19a78:	de b7       	in	r29, 0x3e	; 62
   19a7a:	89 83       	std	Y+1, r24	; 0x01
   19a7c:	9a 83       	std	Y+2, r25	; 0x02
   19a7e:	6b 83       	std	Y+3, r22	; 0x03
	ch_conf->intctrl &= ~ADC_CH_INTMODE_gm;
   19a80:	89 81       	ldd	r24, Y+1	; 0x01
   19a82:	9a 81       	ldd	r25, Y+2	; 0x02
   19a84:	fc 01       	movw	r30, r24
   19a86:	82 81       	ldd	r24, Z+2	; 0x02
   19a88:	28 2f       	mov	r18, r24
   19a8a:	23 7f       	andi	r18, 0xF3	; 243
   19a8c:	89 81       	ldd	r24, Y+1	; 0x01
   19a8e:	9a 81       	ldd	r25, Y+2	; 0x02
   19a90:	fc 01       	movw	r30, r24
   19a92:	22 83       	std	Z+2, r18	; 0x02
	ch_conf->intctrl |= mode;
   19a94:	89 81       	ldd	r24, Y+1	; 0x01
   19a96:	9a 81       	ldd	r25, Y+2	; 0x02
   19a98:	fc 01       	movw	r30, r24
   19a9a:	92 81       	ldd	r25, Z+2	; 0x02
   19a9c:	8b 81       	ldd	r24, Y+3	; 0x03
   19a9e:	29 2f       	mov	r18, r25
   19aa0:	28 2b       	or	r18, r24
   19aa2:	89 81       	ldd	r24, Y+1	; 0x01
   19aa4:	9a 81       	ldd	r25, Y+2	; 0x02
   19aa6:	fc 01       	movw	r30, r24
   19aa8:	22 83       	std	Z+2, r18	; 0x02
}
   19aaa:	00 00       	nop
   19aac:	23 96       	adiw	r28, 0x03	; 3
   19aae:	cd bf       	out	0x3d, r28	; 61
   19ab0:	de bf       	out	0x3e, r29	; 62
   19ab2:	df 91       	pop	r29
   19ab4:	cf 91       	pop	r28
   19ab6:	08 95       	ret

00019ab8 <adcch_enable_interrupt>:
 * \brief Enable interrupts on ADC channel
 *
 * \param ch_conf Pointer to ADC channel configuration.
 */
static inline void adcch_enable_interrupt(struct adc_channel_config *ch_conf)
{
   19ab8:	cf 93       	push	r28
   19aba:	df 93       	push	r29
   19abc:	1f 92       	push	r1
   19abe:	1f 92       	push	r1
   19ac0:	cd b7       	in	r28, 0x3d	; 61
   19ac2:	de b7       	in	r29, 0x3e	; 62
   19ac4:	89 83       	std	Y+1, r24	; 0x01
   19ac6:	9a 83       	std	Y+2, r25	; 0x02
	ch_conf->intctrl &= ~ADC_CH_INTLVL_gm;
   19ac8:	89 81       	ldd	r24, Y+1	; 0x01
   19aca:	9a 81       	ldd	r25, Y+2	; 0x02
   19acc:	fc 01       	movw	r30, r24
   19ace:	82 81       	ldd	r24, Z+2	; 0x02
   19ad0:	28 2f       	mov	r18, r24
   19ad2:	2c 7f       	andi	r18, 0xFC	; 252
   19ad4:	89 81       	ldd	r24, Y+1	; 0x01
   19ad6:	9a 81       	ldd	r25, Y+2	; 0x02
   19ad8:	fc 01       	movw	r30, r24
   19ada:	22 83       	std	Z+2, r18	; 0x02
	ch_conf->intctrl |= CONFIG_ADC_INTLVL;
   19adc:	89 81       	ldd	r24, Y+1	; 0x01
   19ade:	9a 81       	ldd	r25, Y+2	; 0x02
   19ae0:	fc 01       	movw	r30, r24
   19ae2:	82 81       	ldd	r24, Z+2	; 0x02
   19ae4:	28 2f       	mov	r18, r24
   19ae6:	21 60       	ori	r18, 0x01	; 1
   19ae8:	89 81       	ldd	r24, Y+1	; 0x01
   19aea:	9a 81       	ldd	r25, Y+2	; 0x02
   19aec:	fc 01       	movw	r30, r24
   19aee:	22 83       	std	Z+2, r18	; 0x02
}
   19af0:	00 00       	nop
   19af2:	0f 90       	pop	r0
   19af4:	0f 90       	pop	r0
   19af6:	df 91       	pop	r29
   19af8:	cf 91       	pop	r28
   19afa:	08 95       	ret

00019afc <pmic_init>:
 *
 * Enables all interrupt levels, with vectors located in the application section
 * and fixed priority scheduling.
 */
static inline void pmic_init(void)
{
   19afc:	cf 93       	push	r28
   19afe:	df 93       	push	r29
   19b00:	cd b7       	in	r28, 0x3d	; 61
   19b02:	de b7       	in	r29, 0x3e	; 62
	PMIC.CTRL = PMIC_LVL_LOW | PMIC_LVL_MEDIUM |
   19b04:	80 ea       	ldi	r24, 0xA0	; 160
   19b06:	90 e0       	ldi	r25, 0x00	; 0
   19b08:	27 e0       	ldi	r18, 0x07	; 7
   19b0a:	fc 01       	movw	r30, r24
   19b0c:	22 83       	std	Z+2, r18	; 0x02
			PMIC_LVL_HIGH;
}
   19b0e:	00 00       	nop
   19b10:	df 91       	pop	r29
   19b12:	cf 91       	pop	r28
   19b14:	08 95       	ret

00019b16 <pmic_set_scheduling>:
 *
 * \note The low-priority vector, INTPRI, must be set to 0 when round-robin
 * scheduling is disabled to return to default interrupt priority order.
 */
static inline void pmic_set_scheduling(enum pmic_schedule schedule)
{
   19b16:	cf 93       	push	r28
   19b18:	df 93       	push	r29
   19b1a:	1f 92       	push	r1
   19b1c:	cd b7       	in	r28, 0x3d	; 61
   19b1e:	de b7       	in	r29, 0x3e	; 62
   19b20:	89 83       	std	Y+1, r24	; 0x01
	Assert(schedule < PMIC_NR_OF_SCHEDULES);

	switch (schedule) {
   19b22:	89 81       	ldd	r24, Y+1	; 0x01
   19b24:	88 2f       	mov	r24, r24
   19b26:	90 e0       	ldi	r25, 0x00	; 0
   19b28:	00 97       	sbiw	r24, 0x00	; 0
   19b2a:	19 f0       	breq	.+6      	; 0x19b32 <pmic_set_scheduling+0x1c>
   19b2c:	01 97       	sbiw	r24, 0x01	; 1
   19b2e:	79 f0       	breq	.+30     	; 0x19b4e <pmic_set_scheduling+0x38>
	case PMIC_SCH_ROUND_ROBIN:
		PMIC.CTRL |= PMIC_RREN_bm;
		break;

	default:
		break;
   19b30:	18 c0       	rjmp	.+48     	; 0x19b62 <pmic_set_scheduling+0x4c>
{
	Assert(schedule < PMIC_NR_OF_SCHEDULES);

	switch (schedule) {
	case PMIC_SCH_FIXED_PRIORITY:
		PMIC.CTRL &= ~PMIC_RREN_bm;
   19b32:	80 ea       	ldi	r24, 0xA0	; 160
   19b34:	90 e0       	ldi	r25, 0x00	; 0
   19b36:	20 ea       	ldi	r18, 0xA0	; 160
   19b38:	30 e0       	ldi	r19, 0x00	; 0
   19b3a:	f9 01       	movw	r30, r18
   19b3c:	22 81       	ldd	r18, Z+2	; 0x02
   19b3e:	2f 77       	andi	r18, 0x7F	; 127
   19b40:	fc 01       	movw	r30, r24
   19b42:	22 83       	std	Z+2, r18	; 0x02
		PMIC.INTPRI = 0;
   19b44:	80 ea       	ldi	r24, 0xA0	; 160
   19b46:	90 e0       	ldi	r25, 0x00	; 0
   19b48:	fc 01       	movw	r30, r24
   19b4a:	11 82       	std	Z+1, r1	; 0x01
		break;
   19b4c:	0a c0       	rjmp	.+20     	; 0x19b62 <pmic_set_scheduling+0x4c>

	case PMIC_SCH_ROUND_ROBIN:
		PMIC.CTRL |= PMIC_RREN_bm;
   19b4e:	80 ea       	ldi	r24, 0xA0	; 160
   19b50:	90 e0       	ldi	r25, 0x00	; 0
   19b52:	20 ea       	ldi	r18, 0xA0	; 160
   19b54:	30 e0       	ldi	r19, 0x00	; 0
   19b56:	f9 01       	movw	r30, r18
   19b58:	22 81       	ldd	r18, Z+2	; 0x02
   19b5a:	20 68       	ori	r18, 0x80	; 128
   19b5c:	fc 01       	movw	r30, r24
   19b5e:	22 83       	std	Z+2, r18	; 0x02
		break;
   19b60:	00 00       	nop

	default:
		break;
	};
}
   19b62:	00 00       	nop
   19b64:	0f 90       	pop	r0
   19b66:	df 91       	pop	r29
   19b68:	cf 91       	pop	r28
   19b6a:	08 95       	ret

00019b6c <dma_set_priority_mode>:
 * for dual channel devices.
 *
 * \param primode DMA channel priority mode given by a DMA_PRIMODE_t type
 */
static inline void dma_set_priority_mode(DMA_PRIMODE_t primode)
{
   19b6c:	cf 93       	push	r28
   19b6e:	df 93       	push	r29
   19b70:	1f 92       	push	r1
   19b72:	1f 92       	push	r1
   19b74:	cd b7       	in	r28, 0x3d	; 61
   19b76:	de b7       	in	r29, 0x3e	; 62
	Assert(!(primode & ~DMA_PRIMODE_gm));
#else
	Assert(!(primode & ~DMA_PRIMODE_bm));
#endif

	iflags = cpu_irq_save();
   19b78:	8a 83       	std	Y+2, r24	; 0x02
   19b7a:	54 da       	rcall	.-2904   	; 0x19024 <cpu_irq_save>

#if XMEGA_A || XMEGA_AU
	DMA.CTRL = (DMA.CTRL & ~DMA_PRIMODE_gm) | primode;
   19b7c:	89 83       	std	Y+1, r24	; 0x01
   19b7e:	80 e0       	ldi	r24, 0x00	; 0
   19b80:	91 e0       	ldi	r25, 0x01	; 1
   19b82:	20 e0       	ldi	r18, 0x00	; 0
   19b84:	31 e0       	ldi	r19, 0x01	; 1
   19b86:	f9 01       	movw	r30, r18
   19b88:	20 81       	ld	r18, Z
   19b8a:	32 2f       	mov	r19, r18
   19b8c:	3c 7f       	andi	r19, 0xFC	; 252
   19b8e:	2a 81       	ldd	r18, Y+2	; 0x02
   19b90:	23 2b       	or	r18, r19
#else
	DMA.CTRL = (DMA.CTRL & ~DMA_PRIMODE_bm) | primode;
#endif

	cpu_irq_restore(iflags);
   19b92:	fc 01       	movw	r30, r24
   19b94:	20 83       	st	Z, r18
}
   19b96:	89 81       	ldd	r24, Y+1	; 0x01
   19b98:	55 da       	rcall	.-2902   	; 0x19044 <cpu_irq_restore>
   19b9a:	00 00       	nop
   19b9c:	0f 90       	pop	r0
   19b9e:	0f 90       	pop	r0
   19ba0:	df 91       	pop	r29
   19ba2:	cf 91       	pop	r28
   19ba4:	08 95       	ret

00019ba6 <dma_set_double_buffer_mode>:
 *
 * \param dbufmode Double buffer channel configuration given by a
 *                 DMA_DBUFMODE_t type
 */
static inline void dma_set_double_buffer_mode(DMA_DBUFMODE_t dbufmode)
{
   19ba6:	cf 93       	push	r28
   19ba8:	df 93       	push	r29
   19baa:	1f 92       	push	r1
   19bac:	1f 92       	push	r1
   19bae:	cd b7       	in	r28, 0x3d	; 61
   19bb0:	de b7       	in	r29, 0x3e	; 62
	Assert(!(dbufmode & ~DMA_DBUFMODE_gm));
#else
	Assert(!(dbufmode & ~DMA_DBUFMODE_bm));
#endif

	iflags = cpu_irq_save();
   19bb2:	8a 83       	std	Y+2, r24	; 0x02
   19bb4:	37 da       	rcall	.-2962   	; 0x19024 <cpu_irq_save>

#if XMEGA_A || XMEGA_AU
	DMA.CTRL = (DMA.CTRL & ~DMA_DBUFMODE_gm) | dbufmode;
   19bb6:	89 83       	std	Y+1, r24	; 0x01
   19bb8:	80 e0       	ldi	r24, 0x00	; 0
   19bba:	91 e0       	ldi	r25, 0x01	; 1
   19bbc:	20 e0       	ldi	r18, 0x00	; 0
   19bbe:	31 e0       	ldi	r19, 0x01	; 1
   19bc0:	f9 01       	movw	r30, r18
   19bc2:	20 81       	ld	r18, Z
   19bc4:	32 2f       	mov	r19, r18
   19bc6:	33 7f       	andi	r19, 0xF3	; 243
   19bc8:	2a 81       	ldd	r18, Y+2	; 0x02
   19bca:	23 2b       	or	r18, r19
#else
	DMA.CTRL = (DMA.CTRL & ~DMA_DBUFMODE_bm) | dbufmode;
#endif

	cpu_irq_restore(iflags);
   19bcc:	fc 01       	movw	r30, r24
   19bce:	20 83       	st	Z, r18
}
   19bd0:	89 81       	ldd	r24, Y+1	; 0x01
   19bd2:	38 da       	rcall	.-2960   	; 0x19044 <cpu_irq_restore>
   19bd4:	00 00       	nop
   19bd6:	0f 90       	pop	r0
   19bd8:	0f 90       	pop	r0
   19bda:	df 91       	pop	r29
   19bdc:	cf 91       	pop	r28
   19bde:	08 95       	ret

00019be0 <dma_channel_enable>:
 * enabling the channel.
 *
 * \param num DMA channel to enable
 */
static inline void dma_channel_enable(dma_channel_num_t num)
{
   19be0:	cf 93       	push	r28
   19be2:	df 93       	push	r29
   19be4:	00 d0       	rcall	.+0      	; 0x19be6 <dma_channel_enable+0x6>
   19be6:	1f 92       	push	r1
   19be8:	cd b7       	in	r28, 0x3d	; 61
   19bea:	de b7       	in	r29, 0x3e	; 62
	irqflags_t iflags = cpu_irq_save();
   19bec:	8c 83       	std	Y+4, r24	; 0x04
   19bee:	1a da       	rcall	.-3020   	; 0x19024 <cpu_irq_save>
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);
   19bf0:	89 83       	std	Y+1, r24	; 0x01
   19bf2:	8c 81       	ldd	r24, Y+4	; 0x04
   19bf4:	88 2f       	mov	r24, r24
   19bf6:	90 e0       	ldi	r25, 0x00	; 0
   19bf8:	41 96       	adiw	r24, 0x11	; 17
   19bfa:	82 95       	swap	r24
   19bfc:	92 95       	swap	r25
   19bfe:	90 7f       	andi	r25, 0xF0	; 240
   19c00:	98 27       	eor	r25, r24
   19c02:	80 7f       	andi	r24, 0xF0	; 240
   19c04:	98 27       	eor	r25, r24
   19c06:	8a 83       	std	Y+2, r24	; 0x02

#if XMEGA_A || XMEGA_AU
	channel->CTRLA |= DMA_CH_ENABLE_bm;
   19c08:	9b 83       	std	Y+3, r25	; 0x03
   19c0a:	8a 81       	ldd	r24, Y+2	; 0x02
   19c0c:	9b 81       	ldd	r25, Y+3	; 0x03
   19c0e:	fc 01       	movw	r30, r24
   19c10:	80 81       	ld	r24, Z
   19c12:	28 2f       	mov	r18, r24
   19c14:	20 68       	ori	r18, 0x80	; 128
   19c16:	8a 81       	ldd	r24, Y+2	; 0x02
   19c18:	9b 81       	ldd	r25, Y+3	; 0x03
#else
	channel->CTRLA |= DMA_CH_CHEN_bm;
#endif

	cpu_irq_restore(iflags);
   19c1a:	fc 01       	movw	r30, r24
   19c1c:	20 83       	st	Z, r18
}
   19c1e:	89 81       	ldd	r24, Y+1	; 0x01
   19c20:	11 da       	rcall	.-3038   	; 0x19044 <cpu_irq_restore>
   19c22:	00 00       	nop
   19c24:	24 96       	adiw	r28, 0x04	; 4
   19c26:	cd bf       	out	0x3d, r28	; 61
   19c28:	de bf       	out	0x3e, r29	; 62
   19c2a:	df 91       	pop	r29
   19c2c:	cf 91       	pop	r28
   19c2e:	08 95       	ret

00019c30 <dma_channel_set_burst_length>:
 *                     type
 */
static inline void dma_channel_set_burst_length(
		struct dma_channel_config *config,
		DMA_CH_BURSTLEN_t burst_length)
{
   19c30:	cf 93       	push	r28
   19c32:	df 93       	push	r29
   19c34:	00 d0       	rcall	.+0      	; 0x19c36 <dma_channel_set_burst_length+0x6>
   19c36:	cd b7       	in	r28, 0x3d	; 61
   19c38:	de b7       	in	r29, 0x3e	; 62
   19c3a:	89 83       	std	Y+1, r24	; 0x01
   19c3c:	9a 83       	std	Y+2, r25	; 0x02
   19c3e:	6b 83       	std	Y+3, r22	; 0x03
	config->ctrla &= ~DMA_CH_BURSTLEN_gm;
   19c40:	89 81       	ldd	r24, Y+1	; 0x01
   19c42:	9a 81       	ldd	r25, Y+2	; 0x02
   19c44:	fc 01       	movw	r30, r24
   19c46:	80 81       	ld	r24, Z
   19c48:	28 2f       	mov	r18, r24
   19c4a:	2c 7f       	andi	r18, 0xFC	; 252
   19c4c:	89 81       	ldd	r24, Y+1	; 0x01
   19c4e:	9a 81       	ldd	r25, Y+2	; 0x02
   19c50:	fc 01       	movw	r30, r24
   19c52:	20 83       	st	Z, r18
	config->ctrla |= burst_length;
   19c54:	89 81       	ldd	r24, Y+1	; 0x01
   19c56:	9a 81       	ldd	r25, Y+2	; 0x02
   19c58:	fc 01       	movw	r30, r24
   19c5a:	90 81       	ld	r25, Z
   19c5c:	8b 81       	ldd	r24, Y+3	; 0x03
   19c5e:	29 2f       	mov	r18, r25
   19c60:	28 2b       	or	r18, r24
   19c62:	89 81       	ldd	r24, Y+1	; 0x01
   19c64:	9a 81       	ldd	r25, Y+2	; 0x02
   19c66:	fc 01       	movw	r30, r24
   19c68:	20 83       	st	Z, r18
}
   19c6a:	00 00       	nop
   19c6c:	23 96       	adiw	r28, 0x03	; 3
   19c6e:	cd bf       	out	0x3d, r28	; 61
   19c70:	de bf       	out	0x3e, r29	; 62
   19c72:	df 91       	pop	r29
   19c74:	cf 91       	pop	r28
   19c76:	08 95       	ret

00019c78 <dma_channel_set_single_shot>:
 * transfer mode.
 *
 * \param config Pointer to a \ref dma_channel_config variable
 */
static inline void dma_channel_set_single_shot(struct dma_channel_config *config)
{
   19c78:	cf 93       	push	r28
   19c7a:	df 93       	push	r29
   19c7c:	1f 92       	push	r1
   19c7e:	1f 92       	push	r1
   19c80:	cd b7       	in	r28, 0x3d	; 61
   19c82:	de b7       	in	r29, 0x3e	; 62
   19c84:	89 83       	std	Y+1, r24	; 0x01
   19c86:	9a 83       	std	Y+2, r25	; 0x02
	config->ctrla |= DMA_CH_SINGLE_bm;
   19c88:	89 81       	ldd	r24, Y+1	; 0x01
   19c8a:	9a 81       	ldd	r25, Y+2	; 0x02
   19c8c:	fc 01       	movw	r30, r24
   19c8e:	80 81       	ld	r24, Z
   19c90:	28 2f       	mov	r18, r24
   19c92:	24 60       	ori	r18, 0x04	; 4
   19c94:	89 81       	ldd	r24, Y+1	; 0x01
   19c96:	9a 81       	ldd	r25, Y+2	; 0x02
   19c98:	fc 01       	movw	r30, r24
   19c9a:	20 83       	st	Z, r18
}
   19c9c:	00 00       	nop
   19c9e:	0f 90       	pop	r0
   19ca0:	0f 90       	pop	r0
   19ca2:	df 91       	pop	r29
   19ca4:	cf 91       	pop	r28
   19ca6:	08 95       	ret

00019ca8 <dma_channel_set_interrupt_level>:
 * \param config Pointer to a \ref dma_channel_config variable
 * \param level Interrupt level given by a \ref dma_int_level_t type
 */
static inline void dma_channel_set_interrupt_level(struct dma_channel_config
		*config, enum dma_int_level_t level)
{
   19ca8:	cf 93       	push	r28
   19caa:	df 93       	push	r29
   19cac:	00 d0       	rcall	.+0      	; 0x19cae <dma_channel_set_interrupt_level+0x6>
   19cae:	cd b7       	in	r28, 0x3d	; 61
   19cb0:	de b7       	in	r29, 0x3e	; 62
   19cb2:	89 83       	std	Y+1, r24	; 0x01
   19cb4:	9a 83       	std	Y+2, r25	; 0x02
   19cb6:	6b 83       	std	Y+3, r22	; 0x03
	config->ctrlb &= ~(DMA_CH_ERRINTLVL_gm | DMA_CH_TRNINTLVL_gm);
   19cb8:	89 81       	ldd	r24, Y+1	; 0x01
   19cba:	9a 81       	ldd	r25, Y+2	; 0x02
   19cbc:	fc 01       	movw	r30, r24
   19cbe:	81 81       	ldd	r24, Z+1	; 0x01
   19cc0:	28 2f       	mov	r18, r24
   19cc2:	20 7f       	andi	r18, 0xF0	; 240
   19cc4:	89 81       	ldd	r24, Y+1	; 0x01
   19cc6:	9a 81       	ldd	r25, Y+2	; 0x02
   19cc8:	fc 01       	movw	r30, r24
   19cca:	21 83       	std	Z+1, r18	; 0x01
	config->ctrlb |= (level << DMA_CH_ERRINTLVL_gp)
   19ccc:	89 81       	ldd	r24, Y+1	; 0x01
   19cce:	9a 81       	ldd	r25, Y+2	; 0x02
   19cd0:	fc 01       	movw	r30, r24
   19cd2:	81 81       	ldd	r24, Z+1	; 0x01
   19cd4:	28 2f       	mov	r18, r24
   19cd6:	8b 81       	ldd	r24, Y+3	; 0x03
   19cd8:	88 2f       	mov	r24, r24
   19cda:	90 e0       	ldi	r25, 0x00	; 0
   19cdc:	88 0f       	add	r24, r24
   19cde:	99 1f       	adc	r25, r25
   19ce0:	88 0f       	add	r24, r24
   19ce2:	99 1f       	adc	r25, r25
   19ce4:	98 2f       	mov	r25, r24
   19ce6:	8b 81       	ldd	r24, Y+3	; 0x03
   19ce8:	89 2b       	or	r24, r25
   19cea:	82 2b       	or	r24, r18
   19cec:	28 2f       	mov	r18, r24
   19cee:	89 81       	ldd	r24, Y+1	; 0x01
   19cf0:	9a 81       	ldd	r25, Y+2	; 0x02
   19cf2:	fc 01       	movw	r30, r24
   19cf4:	21 83       	std	Z+1, r18	; 0x01
			| (level << DMA_CH_TRNINTLVL_gp);
}
   19cf6:	00 00       	nop
   19cf8:	23 96       	adiw	r28, 0x03	; 3
   19cfa:	cd bf       	out	0x3d, r28	; 61
   19cfc:	de bf       	out	0x3e, r29	; 62
   19cfe:	df 91       	pop	r29
   19d00:	cf 91       	pop	r28
   19d02:	08 95       	ret

00019d04 <dma_channel_set_src_reload_mode>:
 *             DMA_CH_SRCRELOAD_t type
 */
static inline void dma_channel_set_src_reload_mode(
		struct dma_channel_config *config,
		DMA_CH_SRCRELOAD_t mode)
{
   19d04:	cf 93       	push	r28
   19d06:	df 93       	push	r29
   19d08:	00 d0       	rcall	.+0      	; 0x19d0a <dma_channel_set_src_reload_mode+0x6>
   19d0a:	cd b7       	in	r28, 0x3d	; 61
   19d0c:	de b7       	in	r29, 0x3e	; 62
   19d0e:	89 83       	std	Y+1, r24	; 0x01
   19d10:	9a 83       	std	Y+2, r25	; 0x02
   19d12:	6b 83       	std	Y+3, r22	; 0x03
	config->addrctrl &= ~DMA_CH_SRCRELOAD_gm;
   19d14:	89 81       	ldd	r24, Y+1	; 0x01
   19d16:	9a 81       	ldd	r25, Y+2	; 0x02
   19d18:	fc 01       	movw	r30, r24
   19d1a:	82 81       	ldd	r24, Z+2	; 0x02
   19d1c:	28 2f       	mov	r18, r24
   19d1e:	2f 73       	andi	r18, 0x3F	; 63
   19d20:	89 81       	ldd	r24, Y+1	; 0x01
   19d22:	9a 81       	ldd	r25, Y+2	; 0x02
   19d24:	fc 01       	movw	r30, r24
   19d26:	22 83       	std	Z+2, r18	; 0x02
	config->addrctrl |= mode;
   19d28:	89 81       	ldd	r24, Y+1	; 0x01
   19d2a:	9a 81       	ldd	r25, Y+2	; 0x02
   19d2c:	fc 01       	movw	r30, r24
   19d2e:	92 81       	ldd	r25, Z+2	; 0x02
   19d30:	8b 81       	ldd	r24, Y+3	; 0x03
   19d32:	29 2f       	mov	r18, r25
   19d34:	28 2b       	or	r18, r24
   19d36:	89 81       	ldd	r24, Y+1	; 0x01
   19d38:	9a 81       	ldd	r25, Y+2	; 0x02
   19d3a:	fc 01       	movw	r30, r24
   19d3c:	22 83       	std	Z+2, r18	; 0x02
}
   19d3e:	00 00       	nop
   19d40:	23 96       	adiw	r28, 0x03	; 3
   19d42:	cd bf       	out	0x3d, r28	; 61
   19d44:	de bf       	out	0x3e, r29	; 62
   19d46:	df 91       	pop	r29
   19d48:	cf 91       	pop	r28
   19d4a:	08 95       	ret

00019d4c <dma_channel_set_dest_reload_mode>:
 *             DMA_CH_DESTRELOAD_t type
 */
static inline void dma_channel_set_dest_reload_mode(
		struct dma_channel_config *config,
		DMA_CH_DESTRELOAD_t mode)
{
   19d4c:	cf 93       	push	r28
   19d4e:	df 93       	push	r29
   19d50:	00 d0       	rcall	.+0      	; 0x19d52 <dma_channel_set_dest_reload_mode+0x6>
   19d52:	cd b7       	in	r28, 0x3d	; 61
   19d54:	de b7       	in	r29, 0x3e	; 62
   19d56:	89 83       	std	Y+1, r24	; 0x01
   19d58:	9a 83       	std	Y+2, r25	; 0x02
   19d5a:	6b 83       	std	Y+3, r22	; 0x03
	config->addrctrl &= ~DMA_CH_DESTRELOAD_gm;
   19d5c:	89 81       	ldd	r24, Y+1	; 0x01
   19d5e:	9a 81       	ldd	r25, Y+2	; 0x02
   19d60:	fc 01       	movw	r30, r24
   19d62:	82 81       	ldd	r24, Z+2	; 0x02
   19d64:	28 2f       	mov	r18, r24
   19d66:	23 7f       	andi	r18, 0xF3	; 243
   19d68:	89 81       	ldd	r24, Y+1	; 0x01
   19d6a:	9a 81       	ldd	r25, Y+2	; 0x02
   19d6c:	fc 01       	movw	r30, r24
   19d6e:	22 83       	std	Z+2, r18	; 0x02
	config->addrctrl |= mode;
   19d70:	89 81       	ldd	r24, Y+1	; 0x01
   19d72:	9a 81       	ldd	r25, Y+2	; 0x02
   19d74:	fc 01       	movw	r30, r24
   19d76:	92 81       	ldd	r25, Z+2	; 0x02
   19d78:	8b 81       	ldd	r24, Y+3	; 0x03
   19d7a:	29 2f       	mov	r18, r25
   19d7c:	28 2b       	or	r18, r24
   19d7e:	89 81       	ldd	r24, Y+1	; 0x01
   19d80:	9a 81       	ldd	r25, Y+2	; 0x02
   19d82:	fc 01       	movw	r30, r24
   19d84:	22 83       	std	Z+2, r18	; 0x02
}
   19d86:	00 00       	nop
   19d88:	23 96       	adiw	r28, 0x03	; 3
   19d8a:	cd bf       	out	0x3d, r28	; 61
   19d8c:	de bf       	out	0x3e, r29	; 62
   19d8e:	df 91       	pop	r29
   19d90:	cf 91       	pop	r28
   19d92:	08 95       	ret

00019d94 <dma_channel_set_src_dir_mode>:
 *             DMA_CH_SRCDIR_t type
 */
static inline void dma_channel_set_src_dir_mode(
		struct dma_channel_config *config,
		DMA_CH_SRCDIR_t mode)
{
   19d94:	cf 93       	push	r28
   19d96:	df 93       	push	r29
   19d98:	00 d0       	rcall	.+0      	; 0x19d9a <dma_channel_set_src_dir_mode+0x6>
   19d9a:	cd b7       	in	r28, 0x3d	; 61
   19d9c:	de b7       	in	r29, 0x3e	; 62
   19d9e:	89 83       	std	Y+1, r24	; 0x01
   19da0:	9a 83       	std	Y+2, r25	; 0x02
   19da2:	6b 83       	std	Y+3, r22	; 0x03
	config->addrctrl &= ~DMA_CH_SRCDIR_gm;
   19da4:	89 81       	ldd	r24, Y+1	; 0x01
   19da6:	9a 81       	ldd	r25, Y+2	; 0x02
   19da8:	fc 01       	movw	r30, r24
   19daa:	82 81       	ldd	r24, Z+2	; 0x02
   19dac:	28 2f       	mov	r18, r24
   19dae:	2f 7c       	andi	r18, 0xCF	; 207
   19db0:	89 81       	ldd	r24, Y+1	; 0x01
   19db2:	9a 81       	ldd	r25, Y+2	; 0x02
   19db4:	fc 01       	movw	r30, r24
   19db6:	22 83       	std	Z+2, r18	; 0x02
	config->addrctrl |= mode;
   19db8:	89 81       	ldd	r24, Y+1	; 0x01
   19dba:	9a 81       	ldd	r25, Y+2	; 0x02
   19dbc:	fc 01       	movw	r30, r24
   19dbe:	92 81       	ldd	r25, Z+2	; 0x02
   19dc0:	8b 81       	ldd	r24, Y+3	; 0x03
   19dc2:	29 2f       	mov	r18, r25
   19dc4:	28 2b       	or	r18, r24
   19dc6:	89 81       	ldd	r24, Y+1	; 0x01
   19dc8:	9a 81       	ldd	r25, Y+2	; 0x02
   19dca:	fc 01       	movw	r30, r24
   19dcc:	22 83       	std	Z+2, r18	; 0x02
}
   19dce:	00 00       	nop
   19dd0:	23 96       	adiw	r28, 0x03	; 3
   19dd2:	cd bf       	out	0x3d, r28	; 61
   19dd4:	de bf       	out	0x3e, r29	; 62
   19dd6:	df 91       	pop	r29
   19dd8:	cf 91       	pop	r28
   19dda:	08 95       	ret

00019ddc <dma_channel_set_dest_dir_mode>:
 *             DMA_CH_DESTDIR_t type
 */
static inline void dma_channel_set_dest_dir_mode(
		struct dma_channel_config *config,
		DMA_CH_DESTDIR_t mode)
{
   19ddc:	cf 93       	push	r28
   19dde:	df 93       	push	r29
   19de0:	00 d0       	rcall	.+0      	; 0x19de2 <dma_channel_set_dest_dir_mode+0x6>
   19de2:	cd b7       	in	r28, 0x3d	; 61
   19de4:	de b7       	in	r29, 0x3e	; 62
   19de6:	89 83       	std	Y+1, r24	; 0x01
   19de8:	9a 83       	std	Y+2, r25	; 0x02
   19dea:	6b 83       	std	Y+3, r22	; 0x03
	config->addrctrl &= ~DMA_CH_DESTDIR_gm;
   19dec:	89 81       	ldd	r24, Y+1	; 0x01
   19dee:	9a 81       	ldd	r25, Y+2	; 0x02
   19df0:	fc 01       	movw	r30, r24
   19df2:	82 81       	ldd	r24, Z+2	; 0x02
   19df4:	28 2f       	mov	r18, r24
   19df6:	2c 7f       	andi	r18, 0xFC	; 252
   19df8:	89 81       	ldd	r24, Y+1	; 0x01
   19dfa:	9a 81       	ldd	r25, Y+2	; 0x02
   19dfc:	fc 01       	movw	r30, r24
   19dfe:	22 83       	std	Z+2, r18	; 0x02
	config->addrctrl |= mode;
   19e00:	89 81       	ldd	r24, Y+1	; 0x01
   19e02:	9a 81       	ldd	r25, Y+2	; 0x02
   19e04:	fc 01       	movw	r30, r24
   19e06:	92 81       	ldd	r25, Z+2	; 0x02
   19e08:	8b 81       	ldd	r24, Y+3	; 0x03
   19e0a:	29 2f       	mov	r18, r25
   19e0c:	28 2b       	or	r18, r24
   19e0e:	89 81       	ldd	r24, Y+1	; 0x01
   19e10:	9a 81       	ldd	r25, Y+2	; 0x02
   19e12:	fc 01       	movw	r30, r24
   19e14:	22 83       	std	Z+2, r18	; 0x02
}
   19e16:	00 00       	nop
   19e18:	23 96       	adiw	r28, 0x03	; 3
   19e1a:	cd bf       	out	0x3d, r28	; 61
   19e1c:	de bf       	out	0x3e, r29	; 62
   19e1e:	df 91       	pop	r29
   19e20:	cf 91       	pop	r28
   19e22:	08 95       	ret

00019e24 <dma_channel_set_trigger_source>:
 * \param source DMA channel trigger source given by a DMA_CH_TRIGSRC_t type
 */
static inline void dma_channel_set_trigger_source(
		struct dma_channel_config *config,
		DMA_CH_TRIGSRC_t source)
{
   19e24:	cf 93       	push	r28
   19e26:	df 93       	push	r29
   19e28:	00 d0       	rcall	.+0      	; 0x19e2a <dma_channel_set_trigger_source+0x6>
   19e2a:	cd b7       	in	r28, 0x3d	; 61
   19e2c:	de b7       	in	r29, 0x3e	; 62
   19e2e:	89 83       	std	Y+1, r24	; 0x01
   19e30:	9a 83       	std	Y+2, r25	; 0x02
   19e32:	6b 83       	std	Y+3, r22	; 0x03
	config->trigsrc = source;
   19e34:	89 81       	ldd	r24, Y+1	; 0x01
   19e36:	9a 81       	ldd	r25, Y+2	; 0x02
   19e38:	2b 81       	ldd	r18, Y+3	; 0x03
   19e3a:	fc 01       	movw	r30, r24
   19e3c:	23 83       	std	Z+3, r18	; 0x03
}
   19e3e:	00 00       	nop
   19e40:	23 96       	adiw	r28, 0x03	; 3
   19e42:	cd bf       	out	0x3d, r28	; 61
   19e44:	de bf       	out	0x3e, r29	; 62
   19e46:	df 91       	pop	r29
   19e48:	cf 91       	pop	r28
   19e4a:	08 95       	ret

00019e4c <dma_channel_set_transfer_count>:
 * \param count Number of bytes in each block transfer
 */
static inline void dma_channel_set_transfer_count(
		struct dma_channel_config *config,
		uint16_t count)
{
   19e4c:	cf 93       	push	r28
   19e4e:	df 93       	push	r29
   19e50:	00 d0       	rcall	.+0      	; 0x19e52 <dma_channel_set_transfer_count+0x6>
   19e52:	1f 92       	push	r1
   19e54:	cd b7       	in	r28, 0x3d	; 61
   19e56:	de b7       	in	r29, 0x3e	; 62
   19e58:	89 83       	std	Y+1, r24	; 0x01
   19e5a:	9a 83       	std	Y+2, r25	; 0x02
   19e5c:	6b 83       	std	Y+3, r22	; 0x03
   19e5e:	7c 83       	std	Y+4, r23	; 0x04
	config->trfcnt = count;
   19e60:	89 81       	ldd	r24, Y+1	; 0x01
   19e62:	9a 81       	ldd	r25, Y+2	; 0x02
   19e64:	2b 81       	ldd	r18, Y+3	; 0x03
   19e66:	3c 81       	ldd	r19, Y+4	; 0x04
   19e68:	fc 01       	movw	r30, r24
   19e6a:	24 83       	std	Z+4, r18	; 0x04
   19e6c:	35 83       	std	Z+5, r19	; 0x05
}
   19e6e:	00 00       	nop
   19e70:	24 96       	adiw	r28, 0x04	; 4
   19e72:	cd bf       	out	0x3d, r28	; 61
   19e74:	de bf       	out	0x3e, r29	; 62
   19e76:	df 91       	pop	r29
   19e78:	cf 91       	pop	r28
   19e7a:	08 95       	ret

00019e7c <dma_channel_set_destination_address>:
 * \param destination 16-bit LSB destination address
 */
static inline void dma_channel_set_destination_address(
		struct dma_channel_config *config,
		uint16_t destination)
{
   19e7c:	cf 93       	push	r28
   19e7e:	df 93       	push	r29
   19e80:	00 d0       	rcall	.+0      	; 0x19e82 <dma_channel_set_destination_address+0x6>
   19e82:	1f 92       	push	r1
   19e84:	cd b7       	in	r28, 0x3d	; 61
   19e86:	de b7       	in	r29, 0x3e	; 62
   19e88:	89 83       	std	Y+1, r24	; 0x01
   19e8a:	9a 83       	std	Y+2, r25	; 0x02
   19e8c:	6b 83       	std	Y+3, r22	; 0x03
   19e8e:	7c 83       	std	Y+4, r23	; 0x04
	config->destaddr16 = destination;
   19e90:	89 81       	ldd	r24, Y+1	; 0x01
   19e92:	9a 81       	ldd	r25, Y+2	; 0x02
   19e94:	2b 81       	ldd	r18, Y+3	; 0x03
   19e96:	3c 81       	ldd	r19, Y+4	; 0x04
   19e98:	fc 01       	movw	r30, r24
   19e9a:	21 87       	std	Z+9, r18	; 0x09
   19e9c:	32 87       	std	Z+10, r19	; 0x0a
}
   19e9e:	00 00       	nop
   19ea0:	24 96       	adiw	r28, 0x04	; 4
   19ea2:	cd bf       	out	0x3d, r28	; 61
   19ea4:	de bf       	out	0x3e, r29	; 62
   19ea6:	df 91       	pop	r29
   19ea8:	cf 91       	pop	r28
   19eaa:	08 95       	ret

00019eac <dma_channel_set_source_address>:
 * \param source 16-bit LSB source address
 */
static inline void dma_channel_set_source_address(
		struct dma_channel_config *config,
		uint16_t source)
{
   19eac:	cf 93       	push	r28
   19eae:	df 93       	push	r29
   19eb0:	00 d0       	rcall	.+0      	; 0x19eb2 <dma_channel_set_source_address+0x6>
   19eb2:	1f 92       	push	r1
   19eb4:	cd b7       	in	r28, 0x3d	; 61
   19eb6:	de b7       	in	r29, 0x3e	; 62
   19eb8:	89 83       	std	Y+1, r24	; 0x01
   19eba:	9a 83       	std	Y+2, r25	; 0x02
   19ebc:	6b 83       	std	Y+3, r22	; 0x03
   19ebe:	7c 83       	std	Y+4, r23	; 0x04
	config->srcaddr16 = source;
   19ec0:	89 81       	ldd	r24, Y+1	; 0x01
   19ec2:	9a 81       	ldd	r25, Y+2	; 0x02
   19ec4:	2b 81       	ldd	r18, Y+3	; 0x03
   19ec6:	3c 81       	ldd	r19, Y+4	; 0x04
   19ec8:	fc 01       	movw	r30, r24
   19eca:	27 83       	std	Z+7, r18	; 0x07
   19ecc:	30 87       	std	Z+8, r19	; 0x08
}
   19ece:	00 00       	nop
   19ed0:	24 96       	adiw	r28, 0x04	; 4
   19ed2:	cd bf       	out	0x3d, r28	; 61
   19ed4:	de bf       	out	0x3e, r29	; 62
   19ed6:	df 91       	pop	r29
   19ed8:	cf 91       	pop	r28
   19eda:	08 95       	ret

00019edc <fifo_get_used_size>:
 *  \param fifo_desc  The FIFO descriptor.
 *
 *  \return The number of used elements.
 */
static inline uint8_t fifo_get_used_size(fifo_desc_t *fifo_desc)
{
   19edc:	cf 93       	push	r28
   19ede:	df 93       	push	r29
   19ee0:	1f 92       	push	r1
   19ee2:	1f 92       	push	r1
   19ee4:	cd b7       	in	r28, 0x3d	; 61
   19ee6:	de b7       	in	r29, 0x3e	; 62
   19ee8:	89 83       	std	Y+1, r24	; 0x01
   19eea:	9a 83       	std	Y+2, r25	; 0x02
	return ((fifo_desc->write_index - fifo_desc->read_index) & fifo_desc->mask);
   19eec:	89 81       	ldd	r24, Y+1	; 0x01
   19eee:	9a 81       	ldd	r25, Y+2	; 0x02
   19ef0:	fc 01       	movw	r30, r24
   19ef2:	23 81       	ldd	r18, Z+3	; 0x03
   19ef4:	89 81       	ldd	r24, Y+1	; 0x01
   19ef6:	9a 81       	ldd	r25, Y+2	; 0x02
   19ef8:	fc 01       	movw	r30, r24
   19efa:	82 81       	ldd	r24, Z+2	; 0x02
   19efc:	f2 2f       	mov	r31, r18
   19efe:	f8 1b       	sub	r31, r24
   19f00:	8f 2f       	mov	r24, r31
   19f02:	28 2f       	mov	r18, r24
   19f04:	89 81       	ldd	r24, Y+1	; 0x01
   19f06:	9a 81       	ldd	r25, Y+2	; 0x02
   19f08:	fc 01       	movw	r30, r24
   19f0a:	85 81       	ldd	r24, Z+5	; 0x05
   19f0c:	82 23       	and	r24, r18
}
   19f0e:	0f 90       	pop	r0
   19f10:	0f 90       	pop	r0
   19f12:	df 91       	pop	r29
   19f14:	cf 91       	pop	r28
   19f16:	08 95       	ret

00019f18 <fifo_is_empty>:
 *  \return Status
 *    \retval true when the FIFO is empty.
 *    \retval false when the FIFO is not empty.
 */
static inline bool fifo_is_empty(fifo_desc_t *fifo_desc)
{
   19f18:	cf 93       	push	r28
   19f1a:	df 93       	push	r29
   19f1c:	1f 92       	push	r1
   19f1e:	1f 92       	push	r1
   19f20:	cd b7       	in	r28, 0x3d	; 61
   19f22:	de b7       	in	r29, 0x3e	; 62
   19f24:	89 83       	std	Y+1, r24	; 0x01
   19f26:	9a 83       	std	Y+2, r25	; 0x02
	return (fifo_desc->write_index == fifo_desc->read_index);
   19f28:	89 81       	ldd	r24, Y+1	; 0x01
   19f2a:	9a 81       	ldd	r25, Y+2	; 0x02
   19f2c:	fc 01       	movw	r30, r24
   19f2e:	23 81       	ldd	r18, Z+3	; 0x03
   19f30:	89 81       	ldd	r24, Y+1	; 0x01
   19f32:	9a 81       	ldd	r25, Y+2	; 0x02
   19f34:	fc 01       	movw	r30, r24
   19f36:	92 81       	ldd	r25, Z+2	; 0x02
   19f38:	81 e0       	ldi	r24, 0x01	; 1
   19f3a:	29 17       	cp	r18, r25
   19f3c:	09 f0       	breq	.+2      	; 0x19f40 <fifo_is_empty+0x28>
   19f3e:	80 e0       	ldi	r24, 0x00	; 0
}
   19f40:	0f 90       	pop	r0
   19f42:	0f 90       	pop	r0
   19f44:	df 91       	pop	r29
   19f46:	cf 91       	pop	r28
   19f48:	08 95       	ret

00019f4a <fifo_is_full>:
 *  \return Status
 *    \retval true when the FIFO is full.
 *    \retval false when the FIFO is not full.
 */
static inline bool fifo_is_full(fifo_desc_t *fifo_desc)
{
   19f4a:	cf 93       	push	r28
   19f4c:	df 93       	push	r29
   19f4e:	1f 92       	push	r1
   19f50:	1f 92       	push	r1
   19f52:	cd b7       	in	r28, 0x3d	; 61
   19f54:	de b7       	in	r29, 0x3e	; 62
   19f56:	89 83       	std	Y+1, r24	; 0x01
   19f58:	9a 83       	std	Y+2, r25	; 0x02
	return (fifo_get_used_size(fifo_desc) == fifo_desc->size);
   19f5a:	89 81       	ldd	r24, Y+1	; 0x01
   19f5c:	9a 81       	ldd	r25, Y+2	; 0x02
   19f5e:	be df       	rcall	.-132    	; 0x19edc <fifo_get_used_size>
   19f60:	28 2f       	mov	r18, r24
   19f62:	89 81       	ldd	r24, Y+1	; 0x01
   19f64:	9a 81       	ldd	r25, Y+2	; 0x02
   19f66:	fc 01       	movw	r30, r24
   19f68:	94 81       	ldd	r25, Z+4	; 0x04
   19f6a:	81 e0       	ldi	r24, 0x01	; 1
   19f6c:	29 17       	cp	r18, r25
   19f6e:	09 f0       	breq	.+2      	; 0x19f72 <fifo_is_full+0x28>
   19f70:	80 e0       	ldi	r24, 0x00	; 0
}
   19f72:	0f 90       	pop	r0
   19f74:	0f 90       	pop	r0
   19f76:	df 91       	pop	r29
   19f78:	cf 91       	pop	r28
   19f7a:	08 95       	ret

00019f7c <fifo_push_uint32>:
 *  \return Status
 *    \retval FIFO_OK when no error occurred.
 *    \retval FIFO_ERROR_UNDERFLOW when the FIFO was empty.
 */
static inline int fifo_push_uint32(fifo_desc_t *fifo_desc, uint32_t item)
{
   19f7c:	cf 93       	push	r28
   19f7e:	df 93       	push	r29
   19f80:	cd b7       	in	r28, 0x3d	; 61
   19f82:	de b7       	in	r29, 0x3e	; 62
   19f84:	27 97       	sbiw	r28, 0x07	; 7
   19f86:	cd bf       	out	0x3d, r28	; 61
   19f88:	de bf       	out	0x3e, r29	; 62
   19f8a:	8a 83       	std	Y+2, r24	; 0x02
   19f8c:	9b 83       	std	Y+3, r25	; 0x03
   19f8e:	4c 83       	std	Y+4, r20	; 0x04
   19f90:	5d 83       	std	Y+5, r21	; 0x05
   19f92:	6e 83       	std	Y+6, r22	; 0x06
   19f94:	7f 83       	std	Y+7, r23	; 0x07
	uint8_t write_index;

	if (fifo_is_full(fifo_desc)) {
   19f96:	8a 81       	ldd	r24, Y+2	; 0x02
   19f98:	9b 81       	ldd	r25, Y+3	; 0x03
   19f9a:	d7 df       	rcall	.-82     	; 0x19f4a <fifo_is_full>
   19f9c:	88 23       	and	r24, r24
   19f9e:	19 f0       	breq	.+6      	; 0x19fa6 <fifo_push_uint32+0x2a>
		return FIFO_ERROR_OVERFLOW;
   19fa0:	81 e0       	ldi	r24, 0x01	; 1
   19fa2:	90 e0       	ldi	r25, 0x00	; 0
   19fa4:	33 c0       	rjmp	.+102    	; 0x1a00c <fifo_push_uint32+0x90>
	}

	write_index = fifo_desc->write_index;
   19fa6:	8a 81       	ldd	r24, Y+2	; 0x02
   19fa8:	9b 81       	ldd	r25, Y+3	; 0x03
   19faa:	fc 01       	movw	r30, r24
   19fac:	83 81       	ldd	r24, Z+3	; 0x03
   19fae:	89 83       	std	Y+1, r24	; 0x01
	fifo_desc->buffer.u32ptr[write_index & (fifo_desc->mask >> 1)] = item;
   19fb0:	8a 81       	ldd	r24, Y+2	; 0x02
   19fb2:	9b 81       	ldd	r25, Y+3	; 0x03
   19fb4:	fc 01       	movw	r30, r24
   19fb6:	20 81       	ld	r18, Z
   19fb8:	31 81       	ldd	r19, Z+1	; 0x01
   19fba:	8a 81       	ldd	r24, Y+2	; 0x02
   19fbc:	9b 81       	ldd	r25, Y+3	; 0x03
   19fbe:	fc 01       	movw	r30, r24
   19fc0:	85 81       	ldd	r24, Z+5	; 0x05
   19fc2:	98 2f       	mov	r25, r24
   19fc4:	96 95       	lsr	r25
   19fc6:	89 81       	ldd	r24, Y+1	; 0x01
   19fc8:	89 23       	and	r24, r25
   19fca:	88 2f       	mov	r24, r24
   19fcc:	90 e0       	ldi	r25, 0x00	; 0
   19fce:	88 0f       	add	r24, r24
   19fd0:	99 1f       	adc	r25, r25
   19fd2:	88 0f       	add	r24, r24
   19fd4:	99 1f       	adc	r25, r25
   19fd6:	28 0f       	add	r18, r24
   19fd8:	39 1f       	adc	r19, r25
   19fda:	8c 81       	ldd	r24, Y+4	; 0x04
   19fdc:	9d 81       	ldd	r25, Y+5	; 0x05
   19fde:	ae 81       	ldd	r26, Y+6	; 0x06
   19fe0:	bf 81       	ldd	r27, Y+7	; 0x07
   19fe2:	f9 01       	movw	r30, r18
   19fe4:	80 83       	st	Z, r24
   19fe6:	91 83       	std	Z+1, r25	; 0x01
   19fe8:	a2 83       	std	Z+2, r26	; 0x02
   19fea:	b3 83       	std	Z+3, r27	; 0x03
	write_index = (write_index + 1) & fifo_desc->mask;
   19fec:	89 81       	ldd	r24, Y+1	; 0x01
   19fee:	8f 5f       	subi	r24, 0xFF	; 255
   19ff0:	28 2f       	mov	r18, r24
   19ff2:	8a 81       	ldd	r24, Y+2	; 0x02
   19ff4:	9b 81       	ldd	r25, Y+3	; 0x03
   19ff6:	fc 01       	movw	r30, r24
   19ff8:	85 81       	ldd	r24, Z+5	; 0x05
   19ffa:	82 23       	and	r24, r18
   19ffc:	89 83       	std	Y+1, r24	; 0x01

	// Must be the last thing to do.
	barrier();
	fifo_desc->write_index = write_index;
   19ffe:	8a 81       	ldd	r24, Y+2	; 0x02
   1a000:	9b 81       	ldd	r25, Y+3	; 0x03
   1a002:	29 81       	ldd	r18, Y+1	; 0x01
   1a004:	fc 01       	movw	r30, r24
   1a006:	23 83       	std	Z+3, r18	; 0x03

	return FIFO_OK;
   1a008:	80 e0       	ldi	r24, 0x00	; 0
   1a00a:	90 e0       	ldi	r25, 0x00	; 0
}
   1a00c:	27 96       	adiw	r28, 0x07	; 7
   1a00e:	cd bf       	out	0x3d, r28	; 61
   1a010:	de bf       	out	0x3e, r29	; 62
   1a012:	df 91       	pop	r29
   1a014:	cf 91       	pop	r28
   1a016:	08 95       	ret

0001a018 <fifo_pull_uint32>:
 *  \return Status
 *    \retval FIFO_OK when no error occurred.
 *    \retval FIFO_ERROR_UNDERFLOW when the FIFO was empty.
 */
static inline int fifo_pull_uint32(fifo_desc_t *fifo_desc, uint32_t *item)
{
   1a018:	cf 93       	push	r28
   1a01a:	df 93       	push	r29
   1a01c:	cd b7       	in	r28, 0x3d	; 61
   1a01e:	de b7       	in	r29, 0x3e	; 62
   1a020:	25 97       	sbiw	r28, 0x05	; 5
   1a022:	cd bf       	out	0x3d, r28	; 61
   1a024:	de bf       	out	0x3e, r29	; 62
   1a026:	8a 83       	std	Y+2, r24	; 0x02
   1a028:	9b 83       	std	Y+3, r25	; 0x03
   1a02a:	6c 83       	std	Y+4, r22	; 0x04
   1a02c:	7d 83       	std	Y+5, r23	; 0x05
	uint8_t read_index;

	if (fifo_is_empty(fifo_desc)) {
   1a02e:	8a 81       	ldd	r24, Y+2	; 0x02
   1a030:	9b 81       	ldd	r25, Y+3	; 0x03
   1a032:	72 df       	rcall	.-284    	; 0x19f18 <fifo_is_empty>
   1a034:	88 23       	and	r24, r24
   1a036:	19 f0       	breq	.+6      	; 0x1a03e <fifo_pull_uint32+0x26>
		return FIFO_ERROR_UNDERFLOW;
   1a038:	82 e0       	ldi	r24, 0x02	; 2
   1a03a:	90 e0       	ldi	r25, 0x00	; 0
   1a03c:	36 c0       	rjmp	.+108    	; 0x1a0aa <fifo_pull_uint32+0x92>
	}

	read_index = fifo_desc->read_index;
   1a03e:	8a 81       	ldd	r24, Y+2	; 0x02
   1a040:	9b 81       	ldd	r25, Y+3	; 0x03
   1a042:	fc 01       	movw	r30, r24
   1a044:	82 81       	ldd	r24, Z+2	; 0x02
   1a046:	89 83       	std	Y+1, r24	; 0x01
	*item = fifo_desc->buffer.u32ptr[read_index & (fifo_desc->mask >> 1)];
   1a048:	8a 81       	ldd	r24, Y+2	; 0x02
   1a04a:	9b 81       	ldd	r25, Y+3	; 0x03
   1a04c:	fc 01       	movw	r30, r24
   1a04e:	20 81       	ld	r18, Z
   1a050:	31 81       	ldd	r19, Z+1	; 0x01
   1a052:	8a 81       	ldd	r24, Y+2	; 0x02
   1a054:	9b 81       	ldd	r25, Y+3	; 0x03
   1a056:	fc 01       	movw	r30, r24
   1a058:	85 81       	ldd	r24, Z+5	; 0x05
   1a05a:	98 2f       	mov	r25, r24
   1a05c:	96 95       	lsr	r25
   1a05e:	89 81       	ldd	r24, Y+1	; 0x01
   1a060:	89 23       	and	r24, r25
   1a062:	88 2f       	mov	r24, r24
   1a064:	90 e0       	ldi	r25, 0x00	; 0
   1a066:	88 0f       	add	r24, r24
   1a068:	99 1f       	adc	r25, r25
   1a06a:	88 0f       	add	r24, r24
   1a06c:	99 1f       	adc	r25, r25
   1a06e:	82 0f       	add	r24, r18
   1a070:	93 1f       	adc	r25, r19
   1a072:	fc 01       	movw	r30, r24
   1a074:	80 81       	ld	r24, Z
   1a076:	91 81       	ldd	r25, Z+1	; 0x01
   1a078:	a2 81       	ldd	r26, Z+2	; 0x02
   1a07a:	b3 81       	ldd	r27, Z+3	; 0x03
   1a07c:	2c 81       	ldd	r18, Y+4	; 0x04
   1a07e:	3d 81       	ldd	r19, Y+5	; 0x05
   1a080:	f9 01       	movw	r30, r18
   1a082:	80 83       	st	Z, r24
   1a084:	91 83       	std	Z+1, r25	; 0x01
   1a086:	a2 83       	std	Z+2, r26	; 0x02
   1a088:	b3 83       	std	Z+3, r27	; 0x03
	read_index = (read_index + 1) & fifo_desc->mask;
   1a08a:	89 81       	ldd	r24, Y+1	; 0x01
   1a08c:	8f 5f       	subi	r24, 0xFF	; 255
   1a08e:	28 2f       	mov	r18, r24
   1a090:	8a 81       	ldd	r24, Y+2	; 0x02
   1a092:	9b 81       	ldd	r25, Y+3	; 0x03
   1a094:	fc 01       	movw	r30, r24
   1a096:	85 81       	ldd	r24, Z+5	; 0x05
   1a098:	82 23       	and	r24, r18
   1a09a:	89 83       	std	Y+1, r24	; 0x01

	// Must be the last thing to do.
	barrier();
	fifo_desc->read_index = read_index;
   1a09c:	8a 81       	ldd	r24, Y+2	; 0x02
   1a09e:	9b 81       	ldd	r25, Y+3	; 0x03
   1a0a0:	29 81       	ldd	r18, Y+1	; 0x01
   1a0a2:	fc 01       	movw	r30, r24
   1a0a4:	22 83       	std	Z+2, r18	; 0x02

	return FIFO_OK;
   1a0a6:	80 e0       	ldi	r24, 0x00	; 0
   1a0a8:	90 e0       	ldi	r25, 0x00	; 0
}
   1a0aa:	25 96       	adiw	r28, 0x05	; 5
   1a0ac:	cd bf       	out	0x3d, r28	; 61
   1a0ae:	de bf       	out	0x3e, r29	; 62
   1a0b0:	df 91       	pop	r29
   1a0b2:	cf 91       	pop	r28
   1a0b4:	08 95       	ret

0001a0b6 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
   1a0b6:	cf 93       	push	r28
   1a0b8:	df 93       	push	r29
   1a0ba:	cd b7       	in	r28, 0x3d	; 61
   1a0bc:	de b7       	in	r29, 0x3e	; 62
	arch_ioport_init();
}
   1a0be:	00 00       	nop
   1a0c0:	df 91       	pop	r29
   1a0c2:	cf 91       	pop	r28
   1a0c4:	08 95       	ret

0001a0c6 <tc_set_overflow_interrupt_level>:
 * \param level Overflow interrupt level
 * \note  Configures OVFINTLVL in INTCTRLA
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
   1a0c6:	cf 93       	push	r28
   1a0c8:	df 93       	push	r29
   1a0ca:	00 d0       	rcall	.+0      	; 0x1a0cc <tc_set_overflow_interrupt_level+0x6>
   1a0cc:	cd b7       	in	r28, 0x3d	; 61
   1a0ce:	de b7       	in	r29, 0x3e	; 62
   1a0d0:	89 83       	std	Y+1, r24	; 0x01
   1a0d2:	9a 83       	std	Y+2, r25	; 0x02
   1a0d4:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
   1a0d6:	89 81       	ldd	r24, Y+1	; 0x01
   1a0d8:	9a 81       	ldd	r25, Y+2	; 0x02
   1a0da:	fc 01       	movw	r30, r24
   1a0dc:	86 81       	ldd	r24, Z+6	; 0x06
   1a0de:	28 2f       	mov	r18, r24
   1a0e0:	2c 7f       	andi	r18, 0xFC	; 252
   1a0e2:	89 81       	ldd	r24, Y+1	; 0x01
   1a0e4:	9a 81       	ldd	r25, Y+2	; 0x02
   1a0e6:	fc 01       	movw	r30, r24
   1a0e8:	26 83       	std	Z+6, r18	; 0x06
	((TC0_t *)tc)->INTCTRLA =
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
   1a0ea:	89 81       	ldd	r24, Y+1	; 0x01
   1a0ec:	9a 81       	ldd	r25, Y+2	; 0x02
   1a0ee:	fc 01       	movw	r30, r24
   1a0f0:	96 81       	ldd	r25, Z+6	; 0x06
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
	((TC0_t *)tc)->INTCTRLA =
   1a0f2:	8b 81       	ldd	r24, Y+3	; 0x03
   1a0f4:	29 2f       	mov	r18, r25
   1a0f6:	28 2b       	or	r18, r24
   1a0f8:	89 81       	ldd	r24, Y+1	; 0x01
   1a0fa:	9a 81       	ldd	r25, Y+2	; 0x02
   1a0fc:	fc 01       	movw	r30, r24
   1a0fe:	26 83       	std	Z+6, r18	; 0x06
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
}
   1a100:	00 00       	nop
   1a102:	23 96       	adiw	r28, 0x03	; 3
   1a104:	cd bf       	out	0x3d, r28	; 61
   1a106:	de bf       	out	0x3e, r29	; 62
   1a108:	df 91       	pop	r29
   1a10a:	cf 91       	pop	r28
   1a10c:	08 95       	ret

0001a10e <tc_write_clock_source>:
 * \param TC_CLKSEL_enum Clock source selection
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
   1a10e:	cf 93       	push	r28
   1a110:	df 93       	push	r29
   1a112:	00 d0       	rcall	.+0      	; 0x1a114 <tc_write_clock_source+0x6>
   1a114:	cd b7       	in	r28, 0x3d	; 61
   1a116:	de b7       	in	r29, 0x3e	; 62
   1a118:	89 83       	std	Y+1, r24	; 0x01
   1a11a:	9a 83       	std	Y+2, r25	; 0x02
   1a11c:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
   1a11e:	89 81       	ldd	r24, Y+1	; 0x01
   1a120:	9a 81       	ldd	r25, Y+2	; 0x02
   1a122:	fc 01       	movw	r30, r24
   1a124:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
   1a126:	98 2f       	mov	r25, r24
   1a128:	90 7f       	andi	r25, 0xF0	; 240
   1a12a:	8b 81       	ldd	r24, Y+3	; 0x03
   1a12c:	89 2b       	or	r24, r25
   1a12e:	28 2f       	mov	r18, r24
   1a130:	89 81       	ldd	r24, Y+1	; 0x01
   1a132:	9a 81       	ldd	r25, Y+2	; 0x02
   1a134:	fc 01       	movw	r30, r24
   1a136:	20 83       	st	Z, r18
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
			TC_CLKSEL_enum;
}
   1a138:	00 00       	nop
   1a13a:	23 96       	adiw	r28, 0x03	; 3
   1a13c:	cd bf       	out	0x3d, r28	; 61
   1a13e:	de bf       	out	0x3e, r29	; 62
   1a140:	df 91       	pop	r29
   1a142:	cf 91       	pop	r28
   1a144:	08 95       	ret

0001a146 <tc_write_count>:
 *
 * \param tc Pointer to TC module.
 * \param cnt_value Counter value :
 */
static inline void tc_write_count(volatile void *tc, uint16_t cnt_value)
{
   1a146:	cf 93       	push	r28
   1a148:	df 93       	push	r29
   1a14a:	00 d0       	rcall	.+0      	; 0x1a14c <tc_write_count+0x6>
   1a14c:	1f 92       	push	r1
   1a14e:	cd b7       	in	r28, 0x3d	; 61
   1a150:	de b7       	in	r29, 0x3e	; 62
   1a152:	89 83       	std	Y+1, r24	; 0x01
   1a154:	9a 83       	std	Y+2, r25	; 0x02
   1a156:	6b 83       	std	Y+3, r22	; 0x03
   1a158:	7c 83       	std	Y+4, r23	; 0x04
	((TC0_t *)tc)->CNT = cnt_value;
   1a15a:	89 81       	ldd	r24, Y+1	; 0x01
   1a15c:	9a 81       	ldd	r25, Y+2	; 0x02
   1a15e:	2b 81       	ldd	r18, Y+3	; 0x03
   1a160:	3c 81       	ldd	r19, Y+4	; 0x04
   1a162:	fc 01       	movw	r30, r24
   1a164:	20 a3       	std	Z+32, r18	; 0x20
   1a166:	31 a3       	std	Z+33, r19	; 0x21
}
   1a168:	00 00       	nop
   1a16a:	24 96       	adiw	r28, 0x04	; 4
   1a16c:	cd bf       	out	0x3d, r28	; 61
   1a16e:	de bf       	out	0x3e, r29	; 62
   1a170:	df 91       	pop	r29
   1a172:	cf 91       	pop	r28
   1a174:	08 95       	ret

0001a176 <tc_read_count>:
 *
 * \param tc Pointer to TC module.
 * \note Output the Counter value CNT
 */
static inline uint16_t tc_read_count(volatile void *tc)
{
   1a176:	cf 93       	push	r28
   1a178:	df 93       	push	r29
   1a17a:	1f 92       	push	r1
   1a17c:	1f 92       	push	r1
   1a17e:	cd b7       	in	r28, 0x3d	; 61
   1a180:	de b7       	in	r29, 0x3e	; 62
   1a182:	89 83       	std	Y+1, r24	; 0x01
   1a184:	9a 83       	std	Y+2, r25	; 0x02
	return (((TC0_t *)tc)->CNT);
   1a186:	89 81       	ldd	r24, Y+1	; 0x01
   1a188:	9a 81       	ldd	r25, Y+2	; 0x02
   1a18a:	fc 01       	movw	r30, r24
   1a18c:	80 a1       	ldd	r24, Z+32	; 0x20
   1a18e:	91 a1       	ldd	r25, Z+33	; 0x21
}
   1a190:	0f 90       	pop	r0
   1a192:	0f 90       	pop	r0
   1a194:	df 91       	pop	r29
   1a196:	cf 91       	pop	r28
   1a198:	08 95       	ret

0001a19a <tc_write_period>:
 *
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
   1a19a:	cf 93       	push	r28
   1a19c:	df 93       	push	r29
   1a19e:	00 d0       	rcall	.+0      	; 0x1a1a0 <tc_write_period+0x6>
   1a1a0:	1f 92       	push	r1
   1a1a2:	cd b7       	in	r28, 0x3d	; 61
   1a1a4:	de b7       	in	r29, 0x3e	; 62
   1a1a6:	89 83       	std	Y+1, r24	; 0x01
   1a1a8:	9a 83       	std	Y+2, r25	; 0x02
   1a1aa:	6b 83       	std	Y+3, r22	; 0x03
   1a1ac:	7c 83       	std	Y+4, r23	; 0x04
	((TC0_t *)tc)->PER = per_value;
   1a1ae:	89 81       	ldd	r24, Y+1	; 0x01
   1a1b0:	9a 81       	ldd	r25, Y+2	; 0x02
   1a1b2:	2b 81       	ldd	r18, Y+3	; 0x03
   1a1b4:	3c 81       	ldd	r19, Y+4	; 0x04
   1a1b6:	fc 01       	movw	r30, r24
   1a1b8:	26 a3       	std	Z+38, r18	; 0x26
   1a1ba:	37 a3       	std	Z+39, r19	; 0x27
}
   1a1bc:	00 00       	nop
   1a1be:	24 96       	adiw	r28, 0x04	; 4
   1a1c0:	cd bf       	out	0x3d, r28	; 61
   1a1c2:	de bf       	out	0x3e, r29	; 62
   1a1c4:	df 91       	pop	r29
   1a1c6:	cf 91       	pop	r28
   1a1c8:	08 95       	ret

0001a1ca <tc_write_period_buffer>:
 *
 * \param tc Pointer to TC module.
 * \param per_buf Period Buffer value : PERH/PERL
 */
static inline void tc_write_period_buffer(volatile void *tc, uint16_t per_buf)
{
   1a1ca:	cf 93       	push	r28
   1a1cc:	df 93       	push	r29
   1a1ce:	00 d0       	rcall	.+0      	; 0x1a1d0 <tc_write_period_buffer+0x6>
   1a1d0:	1f 92       	push	r1
   1a1d2:	cd b7       	in	r28, 0x3d	; 61
   1a1d4:	de b7       	in	r29, 0x3e	; 62
   1a1d6:	89 83       	std	Y+1, r24	; 0x01
   1a1d8:	9a 83       	std	Y+2, r25	; 0x02
   1a1da:	6b 83       	std	Y+3, r22	; 0x03
   1a1dc:	7c 83       	std	Y+4, r23	; 0x04
	((TC0_t *)tc)->PERBUF = per_buf;
   1a1de:	89 81       	ldd	r24, Y+1	; 0x01
   1a1e0:	9a 81       	ldd	r25, Y+2	; 0x02
   1a1e2:	2b 81       	ldd	r18, Y+3	; 0x03
   1a1e4:	3c 81       	ldd	r19, Y+4	; 0x04
   1a1e6:	fc 01       	movw	r30, r24
   1a1e8:	26 ab       	std	Z+54, r18	; 0x36
   1a1ea:	37 ab       	std	Z+55, r19	; 0x37
}
   1a1ec:	00 00       	nop
   1a1ee:	24 96       	adiw	r28, 0x04	; 4
   1a1f0:	cd bf       	out	0x3d, r28	; 61
   1a1f2:	de bf       	out	0x3e, r29	; 62
   1a1f4:	df 91       	pop	r29
   1a1f6:	cf 91       	pop	r28
   1a1f8:	08 95       	ret

0001a1fa <tc_update>:
 *
 * \param tc Pointer to TC module.
 * \note  CMD[2] in CTRLFSET is set to 1 and CMD[3] in CTRLFCLR is set
 */
static inline void tc_update(volatile void *tc)
{
   1a1fa:	cf 93       	push	r28
   1a1fc:	df 93       	push	r29
   1a1fe:	1f 92       	push	r1
   1a200:	1f 92       	push	r1
   1a202:	cd b7       	in	r28, 0x3d	; 61
   1a204:	de b7       	in	r29, 0x3e	; 62
   1a206:	89 83       	std	Y+1, r24	; 0x01
   1a208:	9a 83       	std	Y+2, r25	; 0x02
	((TC0_t *)tc)->CTRLFSET = TC_CMD_UPDATE_gc;
   1a20a:	89 81       	ldd	r24, Y+1	; 0x01
   1a20c:	9a 81       	ldd	r25, Y+2	; 0x02
   1a20e:	24 e0       	ldi	r18, 0x04	; 4
   1a210:	fc 01       	movw	r30, r24
   1a212:	21 87       	std	Z+9, r18	; 0x09
}
   1a214:	00 00       	nop
   1a216:	0f 90       	pop	r0
   1a218:	0f 90       	pop	r0
   1a21a:	df 91       	pop	r29
   1a21c:	cf 91       	pop	r28
   1a21e:	08 95       	ret

0001a220 <tc_write_cc_buffer>:
 * \param channel_index CC Channel
 * \param buffer_value Counter Buffer value
 */
static inline void tc_write_cc_buffer(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t buffer_value)
{
   1a220:	cf 93       	push	r28
   1a222:	df 93       	push	r29
   1a224:	cd b7       	in	r28, 0x3d	; 61
   1a226:	de b7       	in	r29, 0x3e	; 62
   1a228:	25 97       	sbiw	r28, 0x05	; 5
   1a22a:	cd bf       	out	0x3d, r28	; 61
   1a22c:	de bf       	out	0x3e, r29	; 62
   1a22e:	89 83       	std	Y+1, r24	; 0x01
   1a230:	9a 83       	std	Y+2, r25	; 0x02
   1a232:	6b 83       	std	Y+3, r22	; 0x03
   1a234:	4c 83       	std	Y+4, r20	; 0x04
   1a236:	5d 83       	std	Y+5, r21	; 0x05
	if (tc_is_tc0(void *tc)) {
   1a238:	89 81       	ldd	r24, Y+1	; 0x01
   1a23a:	9a 81       	ldd	r25, Y+2	; 0x02
   1a23c:	80 74       	andi	r24, 0x40	; 64
   1a23e:	99 27       	eor	r25, r25
   1a240:	89 2b       	or	r24, r25
   1a242:	99 f5       	brne	.+102    	; 0x1a2aa <tc_write_cc_buffer+0x8a>
		switch (channel_index) {
   1a244:	8b 81       	ldd	r24, Y+3	; 0x03
   1a246:	88 2f       	mov	r24, r24
   1a248:	90 e0       	ldi	r25, 0x00	; 0
   1a24a:	82 30       	cpi	r24, 0x02	; 2
   1a24c:	91 05       	cpc	r25, r1
   1a24e:	a1 f0       	breq	.+40     	; 0x1a278 <tc_write_cc_buffer+0x58>
   1a250:	83 30       	cpi	r24, 0x03	; 3
   1a252:	91 05       	cpc	r25, r1
   1a254:	1c f4       	brge	.+6      	; 0x1a25c <tc_write_cc_buffer+0x3c>
   1a256:	01 97       	sbiw	r24, 0x01	; 1
   1a258:	39 f0       	breq	.+14     	; 0x1a268 <tc_write_cc_buffer+0x48>
   1a25a:	46 c0       	rjmp	.+140    	; 0x1a2e8 <tc_write_cc_buffer+0xc8>
   1a25c:	83 30       	cpi	r24, 0x03	; 3
   1a25e:	91 05       	cpc	r25, r1
   1a260:	99 f0       	breq	.+38     	; 0x1a288 <tc_write_cc_buffer+0x68>
   1a262:	04 97       	sbiw	r24, 0x04	; 4
   1a264:	c9 f0       	breq	.+50     	; 0x1a298 <tc_write_cc_buffer+0x78>
   1a266:	40 c0       	rjmp	.+128    	; 0x1a2e8 <tc_write_cc_buffer+0xc8>
		case TC_CCA:
			((TC0_t *)tc)->CCABUF = buffer_value;
   1a268:	89 81       	ldd	r24, Y+1	; 0x01
   1a26a:	9a 81       	ldd	r25, Y+2	; 0x02
   1a26c:	2c 81       	ldd	r18, Y+4	; 0x04
   1a26e:	3d 81       	ldd	r19, Y+5	; 0x05
   1a270:	fc 01       	movw	r30, r24
   1a272:	20 af       	std	Z+56, r18	; 0x38
   1a274:	31 af       	std	Z+57, r19	; 0x39
			break;
   1a276:	38 c0       	rjmp	.+112    	; 0x1a2e8 <tc_write_cc_buffer+0xc8>
		case TC_CCB:
			((TC0_t *)tc)->CCBBUF = buffer_value;
   1a278:	89 81       	ldd	r24, Y+1	; 0x01
   1a27a:	9a 81       	ldd	r25, Y+2	; 0x02
   1a27c:	2c 81       	ldd	r18, Y+4	; 0x04
   1a27e:	3d 81       	ldd	r19, Y+5	; 0x05
   1a280:	fc 01       	movw	r30, r24
   1a282:	22 af       	std	Z+58, r18	; 0x3a
   1a284:	33 af       	std	Z+59, r19	; 0x3b
			break;
   1a286:	30 c0       	rjmp	.+96     	; 0x1a2e8 <tc_write_cc_buffer+0xc8>
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
   1a288:	89 81       	ldd	r24, Y+1	; 0x01
   1a28a:	9a 81       	ldd	r25, Y+2	; 0x02
   1a28c:	2c 81       	ldd	r18, Y+4	; 0x04
   1a28e:	3d 81       	ldd	r19, Y+5	; 0x05
   1a290:	fc 01       	movw	r30, r24
   1a292:	24 af       	std	Z+60, r18	; 0x3c
   1a294:	35 af       	std	Z+61, r19	; 0x3d
			break;
   1a296:	28 c0       	rjmp	.+80     	; 0x1a2e8 <tc_write_cc_buffer+0xc8>
		case TC_CCD:
			((TC0_t *)tc)->CCDBUF = buffer_value;
   1a298:	89 81       	ldd	r24, Y+1	; 0x01
   1a29a:	9a 81       	ldd	r25, Y+2	; 0x02
   1a29c:	2c 81       	ldd	r18, Y+4	; 0x04
   1a29e:	3d 81       	ldd	r19, Y+5	; 0x05
   1a2a0:	fc 01       	movw	r30, r24
   1a2a2:	26 af       	std	Z+62, r18	; 0x3e
   1a2a4:	37 af       	std	Z+63, r19	; 0x3f
			break;
   1a2a6:	00 00       	nop
   1a2a8:	1f c0       	rjmp	.+62     	; 0x1a2e8 <tc_write_cc_buffer+0xc8>
		}
	} else if (tc_is_tc1(void *tc)) {
   1a2aa:	89 81       	ldd	r24, Y+1	; 0x01
   1a2ac:	9a 81       	ldd	r25, Y+2	; 0x02
   1a2ae:	80 74       	andi	r24, 0x40	; 64
   1a2b0:	99 27       	eor	r25, r25
   1a2b2:	89 2b       	or	r24, r25
   1a2b4:	c9 f0       	breq	.+50     	; 0x1a2e8 <tc_write_cc_buffer+0xc8>
			switch (channel_index) {
   1a2b6:	8b 81       	ldd	r24, Y+3	; 0x03
   1a2b8:	88 2f       	mov	r24, r24
   1a2ba:	90 e0       	ldi	r25, 0x00	; 0
   1a2bc:	81 30       	cpi	r24, 0x01	; 1
   1a2be:	91 05       	cpc	r25, r1
   1a2c0:	19 f0       	breq	.+6      	; 0x1a2c8 <tc_write_cc_buffer+0xa8>
   1a2c2:	02 97       	sbiw	r24, 0x02	; 2
   1a2c4:	49 f0       	breq	.+18     	; 0x1a2d8 <tc_write_cc_buffer+0xb8>
				break;
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
				break;
			default:
				return;
   1a2c6:	10 c0       	rjmp	.+32     	; 0x1a2e8 <tc_write_cc_buffer+0xc8>
			break;
		}
	} else if (tc_is_tc1(void *tc)) {
			switch (channel_index) {
			case TC_CCA:
				((TC1_t *)tc)->CCABUF = buffer_value;
   1a2c8:	89 81       	ldd	r24, Y+1	; 0x01
   1a2ca:	9a 81       	ldd	r25, Y+2	; 0x02
   1a2cc:	2c 81       	ldd	r18, Y+4	; 0x04
   1a2ce:	3d 81       	ldd	r19, Y+5	; 0x05
   1a2d0:	fc 01       	movw	r30, r24
   1a2d2:	20 af       	std	Z+56, r18	; 0x38
   1a2d4:	31 af       	std	Z+57, r19	; 0x39
				break;
   1a2d6:	08 c0       	rjmp	.+16     	; 0x1a2e8 <tc_write_cc_buffer+0xc8>
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
   1a2d8:	89 81       	ldd	r24, Y+1	; 0x01
   1a2da:	9a 81       	ldd	r25, Y+2	; 0x02
   1a2dc:	2c 81       	ldd	r18, Y+4	; 0x04
   1a2de:	3d 81       	ldd	r19, Y+5	; 0x05
   1a2e0:	fc 01       	movw	r30, r24
   1a2e2:	22 af       	std	Z+58, r18	; 0x3a
   1a2e4:	33 af       	std	Z+59, r19	; 0x3b
				break;
   1a2e6:	00 00       	nop
			default:
				return;
			}
		}
}
   1a2e8:	25 96       	adiw	r28, 0x05	; 5
   1a2ea:	cd bf       	out	0x3d, r28	; 61
   1a2ec:	de bf       	out	0x3e, r29	; 62
   1a2ee:	df 91       	pop	r29
   1a2f0:	cf 91       	pop	r28
   1a2f2:	08 95       	ret

0001a2f4 <tc_set_wgm>:
 *
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
   1a2f4:	cf 93       	push	r28
   1a2f6:	df 93       	push	r29
   1a2f8:	00 d0       	rcall	.+0      	; 0x1a2fa <tc_set_wgm+0x6>
   1a2fa:	cd b7       	in	r28, 0x3d	; 61
   1a2fc:	de b7       	in	r29, 0x3e	; 62
   1a2fe:	89 83       	std	Y+1, r24	; 0x01
   1a300:	9a 83       	std	Y+2, r25	; 0x02
   1a302:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
   1a304:	89 81       	ldd	r24, Y+1	; 0x01
   1a306:	9a 81       	ldd	r25, Y+2	; 0x02
   1a308:	fc 01       	movw	r30, r24
   1a30a:	81 81       	ldd	r24, Z+1	; 0x01
   1a30c:	98 2f       	mov	r25, r24
   1a30e:	98 7f       	andi	r25, 0xF8	; 248
   1a310:	8b 81       	ldd	r24, Y+3	; 0x03
   1a312:	89 2b       	or	r24, r25
   1a314:	28 2f       	mov	r18, r24
   1a316:	89 81       	ldd	r24, Y+1	; 0x01
   1a318:	9a 81       	ldd	r25, Y+2	; 0x02
   1a31a:	fc 01       	movw	r30, r24
   1a31c:	21 83       	std	Z+1, r18	; 0x01
}
   1a31e:	00 00       	nop
   1a320:	23 96       	adiw	r28, 0x03	; 3
   1a322:	cd bf       	out	0x3d, r28	; 61
   1a324:	de bf       	out	0x3e, r29	; 62
   1a326:	df 91       	pop	r29
   1a328:	cf 91       	pop	r28
   1a32a:	08 95       	ret

0001a32c <init_globals>:


/* UTILS section */

static void init_globals(void)
{
   1a32c:	ef 92       	push	r14
   1a32e:	ff 92       	push	r15
   1a330:	0f 93       	push	r16
   1a332:	1f 93       	push	r17
   1a334:	cf 93       	push	r28
   1a336:	df 93       	push	r29
   1a338:	cd b7       	in	r28, 0x3d	; 61
   1a33a:	de b7       	in	r29, 0x3e	; 62
   1a33c:	e2 97       	sbiw	r28, 0x32	; 50
   1a33e:	cd bf       	out	0x3d, r28	; 61
   1a340:	de bf       	out	0x3e, r29	; 62
	/* 1PPS */
	{
		g_milliseconds_cnt64				= 0ULL;
   1a342:	10 92 5c 24 	sts	0x245C, r1	; 0x80245c <g_milliseconds_cnt64>
   1a346:	10 92 5d 24 	sts	0x245D, r1	; 0x80245d <g_milliseconds_cnt64+0x1>
   1a34a:	10 92 5e 24 	sts	0x245E, r1	; 0x80245e <g_milliseconds_cnt64+0x2>
   1a34e:	10 92 5f 24 	sts	0x245F, r1	; 0x80245f <g_milliseconds_cnt64+0x3>
   1a352:	10 92 60 24 	sts	0x2460, r1	; 0x802460 <g_milliseconds_cnt64+0x4>
   1a356:	10 92 61 24 	sts	0x2461, r1	; 0x802461 <g_milliseconds_cnt64+0x5>
   1a35a:	10 92 62 24 	sts	0x2462, r1	; 0x802462 <g_milliseconds_cnt64+0x6>
   1a35e:	10 92 63 24 	sts	0x2463, r1	; 0x802463 <g_milliseconds_cnt64+0x7>
		g_boot_time_ts						= 0UL;
   1a362:	10 92 64 24 	sts	0x2464, r1	; 0x802464 <g_boot_time_ts>
   1a366:	10 92 65 24 	sts	0x2465, r1	; 0x802465 <g_boot_time_ts+0x1>
   1a36a:	10 92 66 24 	sts	0x2466, r1	; 0x802466 <g_boot_time_ts+0x2>
   1a36e:	10 92 67 24 	sts	0x2467, r1	; 0x802467 <g_boot_time_ts+0x3>

		g_1pps_last_lo						= 0U;		// measuring time
   1a372:	10 92 68 24 	sts	0x2468, r1	; 0x802468 <g_1pps_last_lo>
   1a376:	10 92 69 24 	sts	0x2469, r1	; 0x802469 <g_1pps_last_lo+0x1>
		g_1pps_last_hi						= 0ULL;
   1a37a:	10 92 6a 24 	sts	0x246A, r1	; 0x80246a <g_1pps_last_hi>
   1a37e:	10 92 6b 24 	sts	0x246B, r1	; 0x80246b <g_1pps_last_hi+0x1>
   1a382:	10 92 6c 24 	sts	0x246C, r1	; 0x80246c <g_1pps_last_hi+0x2>
   1a386:	10 92 6d 24 	sts	0x246D, r1	; 0x80246d <g_1pps_last_hi+0x3>
   1a38a:	10 92 6e 24 	sts	0x246E, r1	; 0x80246e <g_1pps_last_hi+0x4>
   1a38e:	10 92 6f 24 	sts	0x246F, r1	; 0x80246f <g_1pps_last_hi+0x5>
   1a392:	10 92 70 24 	sts	0x2470, r1	; 0x802470 <g_1pps_last_hi+0x6>
   1a396:	10 92 71 24 	sts	0x2471, r1	; 0x802471 <g_1pps_last_hi+0x7>
		g_1pps_last_diff					= 0;
   1a39a:	10 92 72 24 	sts	0x2472, r1	; 0x802472 <g_1pps_last_diff>
   1a39e:	10 92 73 24 	sts	0x2473, r1	; 0x802473 <g_1pps_last_diff+0x1>
		g_1pps_last_inSpan					= false;
   1a3a2:	10 92 74 24 	sts	0x2474, r1	; 0x802474 <g_1pps_last_inSpan>
		g_1pps_last_new						= false;
   1a3a6:	10 92 75 24 	sts	0x2475, r1	; 0x802475 <g_1pps_last_new>
		g_1pps_last_adjust					= false;
   1a3aa:	10 92 76 24 	sts	0x2476, r1	; 0x802476 <g_1pps_last_adjust>
		g_1pps_processed_lo					= 0U;		// corrected time to use
   1a3ae:	10 92 77 24 	sts	0x2477, r1	; 0x802477 <g_1pps_processed_lo>
   1a3b2:	10 92 78 24 	sts	0x2478, r1	; 0x802478 <g_1pps_processed_lo+0x1>
		g_1pps_processed_hi					= 0ULL;
   1a3b6:	10 92 79 24 	sts	0x2479, r1	; 0x802479 <g_1pps_processed_hi>
   1a3ba:	10 92 7a 24 	sts	0x247A, r1	; 0x80247a <g_1pps_processed_hi+0x1>
   1a3be:	10 92 7b 24 	sts	0x247B, r1	; 0x80247b <g_1pps_processed_hi+0x2>
   1a3c2:	10 92 7c 24 	sts	0x247C, r1	; 0x80247c <g_1pps_processed_hi+0x3>
   1a3c6:	10 92 7d 24 	sts	0x247D, r1	; 0x80247d <g_1pps_processed_hi+0x4>
   1a3ca:	10 92 7e 24 	sts	0x247E, r1	; 0x80247e <g_1pps_processed_hi+0x5>
   1a3ce:	10 92 7f 24 	sts	0x247F, r1	; 0x80247f <g_1pps_processed_hi+0x6>
   1a3d2:	10 92 80 24 	sts	0x2480, r1	; 0x802480 <g_1pps_processed_hi+0x7>
		g_1pps_proceeded_avail				= false;
   1a3d6:	10 92 81 24 	sts	0x2481, r1	; 0x802481 <g_1pps_proceeded_avail>
		g_1pps_processed_outOfSync			= 0;
   1a3da:	10 92 82 24 	sts	0x2482, r1	; 0x802482 <g_1pps_processed_outOfSync>
		g_1pps_deviation					= 0;
   1a3de:	10 92 83 24 	sts	0x2483, r1	; 0x802483 <g_1pps_deviation>
   1a3e2:	10 92 84 24 	sts	0x2484, r1	; 0x802484 <g_1pps_deviation+0x1>
		g_1pps_printtwi_avail				= false;
   1a3e6:	10 92 85 24 	sts	0x2485, r1	; 0x802485 <g_1pps_printtwi_avail>
		g_1pps_printusb_avail				= false;
   1a3ea:	10 92 86 24 	sts	0x2486, r1	; 0x802486 <g_1pps_printusb_avail>
		g_1pps_phased_cntr					= 0;
   1a3ee:	10 92 87 24 	sts	0x2487, r1	; 0x802487 <g_1pps_phased_cntr>
		g_1pps_led							= 0;
   1a3f2:	10 92 88 24 	sts	0x2488, r1	; 0x802488 <g_1pps_led>
		g_1pps_twi_new						= false;
   1a3f6:	10 92 89 24 	sts	0x2489, r1	; 0x802489 <g_1pps_twi_new>
	}

	/* USART */
	{
		g_usart1_rx_ready					= false;
   1a3fa:	10 92 6e 25 	sts	0x256E, r1	; 0x80256e <g_usart1_rx_ready>
		g_usart1_rx_OK						= false;
   1a3fe:	10 92 6f 25 	sts	0x256F, r1	; 0x80256f <g_usart1_rx_OK>
		g_usart1_rx_idx						= 0;
   1a402:	10 92 70 25 	sts	0x2570, r1	; 0x802570 <g_usart1_rx_idx>
   1a406:	10 92 71 25 	sts	0x2571, r1	; 0x802571 <g_usart1_rx_idx+0x1>
		g_usart1_tx_len						= 0;
   1a40a:	10 92 72 27 	sts	0x2772, r1	; 0x802772 <g_usart1_tx_len>
   1a40e:	10 92 73 27 	sts	0x2773, r1	; 0x802773 <g_usart1_tx_len+0x1>
	}

	/* GNS */
	{
		g_gns_run_status					= 0;
   1a412:	10 92 8a 24 	sts	0x248A, r1	; 0x80248a <g_gns_run_status>
		g_gns_fix_status					= 0;
   1a416:	10 92 8b 24 	sts	0x248B, r1	; 0x80248b <g_gns_fix_status>
		g_gns_lat							= 0.;
   1a41a:	10 92 8c 24 	sts	0x248C, r1	; 0x80248c <g_gns_lat>
   1a41e:	10 92 8d 24 	sts	0x248D, r1	; 0x80248d <g_gns_lat+0x1>
   1a422:	10 92 8e 24 	sts	0x248E, r1	; 0x80248e <g_gns_lat+0x2>
   1a426:	10 92 8f 24 	sts	0x248F, r1	; 0x80248f <g_gns_lat+0x3>
		g_gns_lon							= 0.;
   1a42a:	10 92 90 24 	sts	0x2490, r1	; 0x802490 <g_gns_lon>
   1a42e:	10 92 91 24 	sts	0x2491, r1	; 0x802491 <g_gns_lon+0x1>
   1a432:	10 92 92 24 	sts	0x2492, r1	; 0x802492 <g_gns_lon+0x2>
   1a436:	10 92 93 24 	sts	0x2493, r1	; 0x802493 <g_gns_lon+0x3>
		g_gns_msl_alt_m						= 0.;
   1a43a:	10 92 94 24 	sts	0x2494, r1	; 0x802494 <g_gns_msl_alt_m>
   1a43e:	10 92 95 24 	sts	0x2495, r1	; 0x802495 <g_gns_msl_alt_m+0x1>
   1a442:	10 92 96 24 	sts	0x2496, r1	; 0x802496 <g_gns_msl_alt_m+0x2>
   1a446:	10 92 97 24 	sts	0x2497, r1	; 0x802497 <g_gns_msl_alt_m+0x3>
		g_gns_speed_kmPh					= 0.;
   1a44a:	10 92 98 24 	sts	0x2498, r1	; 0x802498 <g_gns_speed_kmPh>
   1a44e:	10 92 99 24 	sts	0x2499, r1	; 0x802499 <g_gns_speed_kmPh+0x1>
   1a452:	10 92 9a 24 	sts	0x249A, r1	; 0x80249a <g_gns_speed_kmPh+0x2>
   1a456:	10 92 9b 24 	sts	0x249B, r1	; 0x80249b <g_gns_speed_kmPh+0x3>
		g_gns_course_deg					= 0.;
   1a45a:	10 92 9c 24 	sts	0x249C, r1	; 0x80249c <g_gns_course_deg>
   1a45e:	10 92 9d 24 	sts	0x249D, r1	; 0x80249d <g_gns_course_deg+0x1>
   1a462:	10 92 9e 24 	sts	0x249E, r1	; 0x80249e <g_gns_course_deg+0x2>
   1a466:	10 92 9f 24 	sts	0x249F, r1	; 0x80249f <g_gns_course_deg+0x3>
		g_gns_fix_mode						= 0;
   1a46a:	10 92 a0 24 	sts	0x24A0, r1	; 0x8024a0 <g_gns_fix_mode>
		g_gns_dop_h							= 0.;
   1a46e:	10 92 a1 24 	sts	0x24A1, r1	; 0x8024a1 <g_gns_dop_h>
   1a472:	10 92 a2 24 	sts	0x24A2, r1	; 0x8024a2 <g_gns_dop_h+0x1>
   1a476:	10 92 a3 24 	sts	0x24A3, r1	; 0x8024a3 <g_gns_dop_h+0x2>
   1a47a:	10 92 a4 24 	sts	0x24A4, r1	; 0x8024a4 <g_gns_dop_h+0x3>
		g_gns_dop_p							= 0.;
   1a47e:	10 92 a5 24 	sts	0x24A5, r1	; 0x8024a5 <g_gns_dop_p>
   1a482:	10 92 a6 24 	sts	0x24A6, r1	; 0x8024a6 <g_gns_dop_p+0x1>
   1a486:	10 92 a7 24 	sts	0x24A7, r1	; 0x8024a7 <g_gns_dop_p+0x2>
   1a48a:	10 92 a8 24 	sts	0x24A8, r1	; 0x8024a8 <g_gns_dop_p+0x3>
		g_gns_dop_v							= 0.;
   1a48e:	10 92 a9 24 	sts	0x24A9, r1	; 0x8024a9 <g_gns_dop_v>
   1a492:	10 92 aa 24 	sts	0x24AA, r1	; 0x8024aa <g_gns_dop_v+0x1>
   1a496:	10 92 ab 24 	sts	0x24AB, r1	; 0x8024ab <g_gns_dop_v+0x2>
   1a49a:	10 92 ac 24 	sts	0x24AC, r1	; 0x8024ac <g_gns_dop_v+0x3>
		g_gns_gps_sats_inView				= 0;
   1a49e:	10 92 ad 24 	sts	0x24AD, r1	; 0x8024ad <g_gns_gps_sats_inView>
		g_gns_gnss_sats_used				= 0;
   1a4a2:	10 92 ae 24 	sts	0x24AE, r1	; 0x8024ae <g_gns_gnss_sats_used>
		g_gns_glonass_sats_inView			= 0;
   1a4a6:	10 92 af 24 	sts	0x24AF, r1	; 0x8024af <g_gns_glonass_sats_inView>
		g_gns_cPn0_dBHz						= 0;
   1a4aa:	10 92 b0 24 	sts	0x24B0, r1	; 0x8024b0 <g_gns_cPn0_dBHz>
//		g_gns_vpa_m							= 0;
	}

	/* VCTCXO */
	{
		int32_t val_i32 = 0L;
   1a4ae:	1a 86       	std	Y+10, r1	; 0x0a
   1a4b0:	1b 86       	std	Y+11, r1	; 0x0b
   1a4b2:	1c 86       	std	Y+12, r1	; 0x0c
   1a4b4:	1d 86       	std	Y+13, r1	; 0x0d

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__VCTCXO, &val_i32, sizeof(val_i32)) == STATUS_OK) {
   1a4b6:	ce 01       	movw	r24, r28
   1a4b8:	0a 96       	adiw	r24, 0x0a	; 10
   1a4ba:	14 e0       	ldi	r17, 0x04	; 4
   1a4bc:	e1 2e       	mov	r14, r17
   1a4be:	f1 2c       	mov	r15, r1
   1a4c0:	00 e0       	ldi	r16, 0x00	; 0
   1a4c2:	10 e0       	ldi	r17, 0x00	; 0
   1a4c4:	9c 01       	movw	r18, r24
   1a4c6:	40 e1       	ldi	r20, 0x10	; 16
   1a4c8:	50 e0       	ldi	r21, 0x00	; 0
   1a4ca:	60 e0       	ldi	r22, 0x00	; 0
   1a4cc:	70 e0       	ldi	r23, 0x00	; 0
   1a4ce:	82 e0       	ldi	r24, 0x02	; 2
   1a4d0:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
   1a4d4:	88 23       	and	r24, r24
   1a4d6:	91 f4       	brne	.+36     	; 0x1a4fc <init_globals+0x1d0>
			irqflags_t flags = cpu_irq_save();
   1a4d8:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1a4dc:	89 83       	std	Y+1, r24	; 0x01
			g_xo_mode_pwm = val_i32;
   1a4de:	8a 85       	ldd	r24, Y+10	; 0x0a
   1a4e0:	9b 85       	ldd	r25, Y+11	; 0x0b
   1a4e2:	ac 85       	ldd	r26, Y+12	; 0x0c
   1a4e4:	bd 85       	ldd	r27, Y+13	; 0x0d
   1a4e6:	80 93 9e 28 	sts	0x289E, r24	; 0x80289e <g_xo_mode_pwm>
   1a4ea:	90 93 9f 28 	sts	0x289F, r25	; 0x80289f <g_xo_mode_pwm+0x1>
   1a4ee:	a0 93 a0 28 	sts	0x28A0, r26	; 0x8028a0 <g_xo_mode_pwm+0x2>
   1a4f2:	b0 93 a1 28 	sts	0x28A1, r27	; 0x8028a1 <g_xo_mode_pwm+0x3>
			cpu_irq_restore(flags);
   1a4f6:	89 81       	ldd	r24, Y+1	; 0x01
   1a4f8:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
		}
	}

	/* LCD backlight */
	{
		int16_t val_i16 = 0;
   1a4fc:	1e 86       	std	Y+14, r1	; 0x0e
   1a4fe:	1f 86       	std	Y+15, r1	; 0x0f

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__LCDBL, &val_i16, sizeof(val_i16)) == STATUS_OK) {
   1a500:	ce 01       	movw	r24, r28
   1a502:	0e 96       	adiw	r24, 0x0e	; 14
   1a504:	12 e0       	ldi	r17, 0x02	; 2
   1a506:	e1 2e       	mov	r14, r17
   1a508:	f1 2c       	mov	r15, r1
   1a50a:	00 e0       	ldi	r16, 0x00	; 0
   1a50c:	10 e0       	ldi	r17, 0x00	; 0
   1a50e:	9c 01       	movw	r18, r24
   1a510:	44 e1       	ldi	r20, 0x14	; 20
   1a512:	50 e0       	ldi	r21, 0x00	; 0
   1a514:	60 e0       	ldi	r22, 0x00	; 0
   1a516:	70 e0       	ldi	r23, 0x00	; 0
   1a518:	82 e0       	ldi	r24, 0x02	; 2
   1a51a:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
   1a51e:	88 23       	and	r24, r24
   1a520:	61 f4       	brne	.+24     	; 0x1a53a <init_globals+0x20e>
			irqflags_t flags = cpu_irq_save();
   1a522:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1a526:	8a 83       	std	Y+2, r24	; 0x02
			g_backlight_mode_pwm = val_i16;
   1a528:	8e 85       	ldd	r24, Y+14	; 0x0e
   1a52a:	9f 85       	ldd	r25, Y+15	; 0x0f
   1a52c:	80 93 57 24 	sts	0x2457, r24	; 0x802457 <g_backlight_mode_pwm>
   1a530:	90 93 58 24 	sts	0x2458, r25	; 0x802458 <g_backlight_mode_pwm+0x1>
			cpu_irq_restore(flags);
   1a534:	8a 81       	ldd	r24, Y+2	; 0x02
   1a536:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
		}
	}

	/* Beepers */
	{
		uint8_t val_ui8 = 0;
   1a53a:	18 8a       	std	Y+16, r1	; 0x10

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__BEEP, &val_ui8, sizeof(val_ui8)) == STATUS_OK) {
   1a53c:	ce 01       	movw	r24, r28
   1a53e:	40 96       	adiw	r24, 0x10	; 16
   1a540:	e1 2c       	mov	r14, r1
   1a542:	f1 2c       	mov	r15, r1
   1a544:	87 01       	movw	r16, r14
   1a546:	e3 94       	inc	r14
   1a548:	9c 01       	movw	r18, r24
   1a54a:	46 e1       	ldi	r20, 0x16	; 22
   1a54c:	50 e0       	ldi	r21, 0x00	; 0
   1a54e:	60 e0       	ldi	r22, 0x00	; 0
   1a550:	70 e0       	ldi	r23, 0x00	; 0
   1a552:	82 e0       	ldi	r24, 0x02	; 2
   1a554:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
   1a558:	88 23       	and	r24, r24
   1a55a:	e1 f4       	brne	.+56     	; 0x1a594 <init_globals+0x268>
			irqflags_t flags = cpu_irq_save();
   1a55c:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1a560:	8b 83       	std	Y+3, r24	; 0x03
			g_errorBeep_enable	= val_ui8 & 0x01;
   1a562:	88 89       	ldd	r24, Y+16	; 0x10
   1a564:	88 2f       	mov	r24, r24
   1a566:	90 e0       	ldi	r25, 0x00	; 0
   1a568:	81 70       	andi	r24, 0x01	; 1
   1a56a:	99 27       	eor	r25, r25
   1a56c:	21 e0       	ldi	r18, 0x01	; 1
   1a56e:	89 2b       	or	r24, r25
   1a570:	09 f4       	brne	.+2      	; 0x1a574 <init_globals+0x248>
   1a572:	20 e0       	ldi	r18, 0x00	; 0
   1a574:	20 93 5a 24 	sts	0x245A, r18	; 0x80245a <g_errorBeep_enable>
			g_keyBeep_enable	= val_ui8 & 0x02;
   1a578:	88 89       	ldd	r24, Y+16	; 0x10
   1a57a:	88 2f       	mov	r24, r24
   1a57c:	90 e0       	ldi	r25, 0x00	; 0
   1a57e:	82 70       	andi	r24, 0x02	; 2
   1a580:	99 27       	eor	r25, r25
   1a582:	21 e0       	ldi	r18, 0x01	; 1
   1a584:	89 2b       	or	r24, r25
   1a586:	09 f4       	brne	.+2      	; 0x1a58a <init_globals+0x25e>
   1a588:	20 e0       	ldi	r18, 0x00	; 0
   1a58a:	20 93 5b 24 	sts	0x245B, r18	; 0x80245b <g_keyBeep_enable>
			cpu_irq_restore(flags);
   1a58e:	8b 81       	ldd	r24, Y+3	; 0x03
   1a590:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
		}
	}

	/* Pitch tone variants */
	{
		uint8_t val_i8 = 0;
   1a594:	19 8a       	std	Y+17, r1	; 0x11

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__PITCHTONE, &val_i8, sizeof(val_i8)) == STATUS_OK) {
   1a596:	ce 01       	movw	r24, r28
   1a598:	41 96       	adiw	r24, 0x11	; 17
   1a59a:	e1 2c       	mov	r14, r1
   1a59c:	f1 2c       	mov	r15, r1
   1a59e:	87 01       	movw	r16, r14
   1a5a0:	e3 94       	inc	r14
   1a5a2:	9c 01       	movw	r18, r24
   1a5a4:	47 e1       	ldi	r20, 0x17	; 23
   1a5a6:	50 e0       	ldi	r21, 0x00	; 0
   1a5a8:	60 e0       	ldi	r22, 0x00	; 0
   1a5aa:	70 e0       	ldi	r23, 0x00	; 0
   1a5ac:	82 e0       	ldi	r24, 0x02	; 2
   1a5ae:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
   1a5b2:	88 23       	and	r24, r24
   1a5b4:	49 f4       	brne	.+18     	; 0x1a5c8 <init_globals+0x29c>
			irqflags_t flags = cpu_irq_save();
   1a5b6:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1a5ba:	8c 83       	std	Y+4, r24	; 0x04
			g_pitch_tone_mode = val_i8;
   1a5bc:	89 89       	ldd	r24, Y+17	; 0x11
   1a5be:	80 93 59 24 	sts	0x2459, r24	; 0x802459 <g_pitch_tone_mode>
			cpu_irq_restore(flags);
   1a5c2:	8c 81       	ldd	r24, Y+4	; 0x04
   1a5c4:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
		}
	}

	/* Environment and QNH settings */
	{
		int16_t val_i16	= 0;
   1a5c8:	1a 8a       	std	Y+18, r1	; 0x12
   1a5ca:	1b 8a       	std	Y+19, r1	; 0x13
		uint8_t val_ui8	= 0;
   1a5cc:	1c 8a       	std	Y+20, r1	; 0x14

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__ENV_TEMP_DELTA, &val_i16, sizeof(val_i16)) == STATUS_OK) {
   1a5ce:	ce 01       	movw	r24, r28
   1a5d0:	42 96       	adiw	r24, 0x12	; 18
   1a5d2:	12 e0       	ldi	r17, 0x02	; 2
   1a5d4:	e1 2e       	mov	r14, r17
   1a5d6:	f1 2c       	mov	r15, r1
   1a5d8:	00 e0       	ldi	r16, 0x00	; 0
   1a5da:	10 e0       	ldi	r17, 0x00	; 0
   1a5dc:	9c 01       	movw	r18, r24
   1a5de:	4e e0       	ldi	r20, 0x0E	; 14
   1a5e0:	50 e0       	ldi	r21, 0x00	; 0
   1a5e2:	60 e0       	ldi	r22, 0x00	; 0
   1a5e4:	70 e0       	ldi	r23, 0x00	; 0
   1a5e6:	82 e0       	ldi	r24, 0x02	; 2
   1a5e8:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
   1a5ec:	88 23       	and	r24, r24
   1a5ee:	09 f5       	brne	.+66     	; 0x1a632 <init_globals+0x306>
			irqflags_t flags = cpu_irq_save();
   1a5f0:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1a5f4:	8d 83       	std	Y+5, r24	; 0x05
			g_env_temp_delta_100 = val_i16;
   1a5f6:	8a 89       	ldd	r24, Y+18	; 0x12
   1a5f8:	9b 89       	ldd	r25, Y+19	; 0x13
   1a5fa:	80 93 18 29 	sts	0x2918, r24	; 0x802918 <g_env_temp_delta_100>
   1a5fe:	90 93 19 29 	sts	0x2919, r25	; 0x802919 <g_env_temp_delta_100+0x1>
			cpu_irq_restore(flags);
   1a602:	8d 81       	ldd	r24, Y+5	; 0x05
   1a604:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

			/* Validity check */
			if (g_env_temp_delta_100 < -1000 || g_env_temp_delta_100 > 10000) {
   1a608:	80 91 18 29 	lds	r24, 0x2918	; 0x802918 <g_env_temp_delta_100>
   1a60c:	90 91 19 29 	lds	r25, 0x2919	; 0x802919 <g_env_temp_delta_100+0x1>
   1a610:	88 31       	cpi	r24, 0x18	; 24
   1a612:	9c 4f       	sbci	r25, 0xFC	; 252
   1a614:	3c f0       	brlt	.+14     	; 0x1a624 <init_globals+0x2f8>
   1a616:	80 91 18 29 	lds	r24, 0x2918	; 0x802918 <g_env_temp_delta_100>
   1a61a:	90 91 19 29 	lds	r25, 0x2919	; 0x802919 <g_env_temp_delta_100+0x1>
   1a61e:	81 31       	cpi	r24, 0x11	; 17
   1a620:	97 42       	sbci	r25, 0x27	; 39
   1a622:	3c f0       	brlt	.+14     	; 0x1a632 <init_globals+0x306>
				g_env_temp_delta_100 = 0;
   1a624:	10 92 18 29 	sts	0x2918, r1	; 0x802918 <g_env_temp_delta_100>
   1a628:	10 92 19 29 	sts	0x2919, r1	; 0x802919 <g_env_temp_delta_100+0x1>
				save_globals(EEPROM_SAVE_BF__ENV);
   1a62c:	80 e4       	ldi	r24, 0x40	; 64
   1a62e:	90 e0       	ldi	r25, 0x00	; 0
   1a630:	99 d3       	rcall	.+1842   	; 0x1ad64 <save_globals>
			}
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__ENV_QNH_AUTO, &val_ui8, sizeof(val_ui8)) == STATUS_OK) {
   1a632:	ce 01       	movw	r24, r28
   1a634:	44 96       	adiw	r24, 0x14	; 20
   1a636:	e1 2c       	mov	r14, r1
   1a638:	f1 2c       	mov	r15, r1
   1a63a:	87 01       	movw	r16, r14
   1a63c:	e3 94       	inc	r14
   1a63e:	9c 01       	movw	r18, r24
   1a640:	49 e1       	ldi	r20, 0x19	; 25
   1a642:	50 e0       	ldi	r21, 0x00	; 0
   1a644:	60 e0       	ldi	r22, 0x00	; 0
   1a646:	70 e0       	ldi	r23, 0x00	; 0
   1a648:	82 e0       	ldi	r24, 0x02	; 2
   1a64a:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
   1a64e:	88 23       	and	r24, r24
   1a650:	69 f4       	brne	.+26     	; 0x1a66c <init_globals+0x340>
			irqflags_t flags = cpu_irq_save();
   1a652:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1a656:	8e 83       	std	Y+6, r24	; 0x06
			g_qnh_is_auto = (val_ui8 != 0);
   1a658:	9c 89       	ldd	r25, Y+20	; 0x14
   1a65a:	81 e0       	ldi	r24, 0x01	; 1
   1a65c:	99 23       	and	r25, r25
   1a65e:	09 f4       	brne	.+2      	; 0x1a662 <init_globals+0x336>
   1a660:	80 e0       	ldi	r24, 0x00	; 0
   1a662:	80 93 1e 29 	sts	0x291E, r24	; 0x80291e <g_qnh_is_auto>
			cpu_irq_restore(flags);
   1a666:	8e 81       	ldd	r24, Y+6	; 0x06
   1a668:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__ENV_QNH_METERS, &val_i16, sizeof(val_i16)) == STATUS_OK) {
   1a66c:	ce 01       	movw	r24, r28
   1a66e:	42 96       	adiw	r24, 0x12	; 18
   1a670:	12 e0       	ldi	r17, 0x02	; 2
   1a672:	e1 2e       	mov	r14, r17
   1a674:	f1 2c       	mov	r15, r1
   1a676:	00 e0       	ldi	r16, 0x00	; 0
   1a678:	10 e0       	ldi	r17, 0x00	; 0
   1a67a:	9c 01       	movw	r18, r24
   1a67c:	4a e1       	ldi	r20, 0x1A	; 26
   1a67e:	50 e0       	ldi	r21, 0x00	; 0
   1a680:	60 e0       	ldi	r22, 0x00	; 0
   1a682:	70 e0       	ldi	r23, 0x00	; 0
   1a684:	82 e0       	ldi	r24, 0x02	; 2
   1a686:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
   1a68a:	88 23       	and	r24, r24
   1a68c:	21 f5       	brne	.+72     	; 0x1a6d6 <init_globals+0x3aa>
			irqflags_t flags = cpu_irq_save();
   1a68e:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1a692:	8f 83       	std	Y+7, r24	; 0x07
			g_qnh_height_m = val_i16;
   1a694:	8a 89       	ldd	r24, Y+18	; 0x12
   1a696:	9b 89       	ldd	r25, Y+19	; 0x13
   1a698:	80 93 1f 29 	sts	0x291F, r24	; 0x80291f <g_qnh_height_m>
   1a69c:	90 93 20 29 	sts	0x2920, r25	; 0x802920 <g_qnh_height_m+0x1>
			cpu_irq_restore(flags);
   1a6a0:	8f 81       	ldd	r24, Y+7	; 0x07
   1a6a2:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

			/* Validity check */
			if (g_qnh_height_m < -1000 || g_qnh_height_m > 30000) {
   1a6a6:	80 91 1f 29 	lds	r24, 0x291F	; 0x80291f <g_qnh_height_m>
   1a6aa:	90 91 20 29 	lds	r25, 0x2920	; 0x802920 <g_qnh_height_m+0x1>
   1a6ae:	88 31       	cpi	r24, 0x18	; 24
   1a6b0:	9c 4f       	sbci	r25, 0xFC	; 252
   1a6b2:	3c f0       	brlt	.+14     	; 0x1a6c2 <init_globals+0x396>
   1a6b4:	80 91 1f 29 	lds	r24, 0x291F	; 0x80291f <g_qnh_height_m>
   1a6b8:	90 91 20 29 	lds	r25, 0x2920	; 0x802920 <g_qnh_height_m+0x1>
   1a6bc:	81 33       	cpi	r24, 0x31	; 49
   1a6be:	95 47       	sbci	r25, 0x75	; 117
   1a6c0:	54 f0       	brlt	.+20     	; 0x1a6d6 <init_globals+0x3aa>
				g_qnh_is_auto	= true;
   1a6c2:	81 e0       	ldi	r24, 0x01	; 1
   1a6c4:	80 93 1e 29 	sts	0x291E, r24	; 0x80291e <g_qnh_is_auto>
				g_qnh_height_m	= 0;
   1a6c8:	10 92 1f 29 	sts	0x291F, r1	; 0x80291f <g_qnh_height_m>
   1a6cc:	10 92 20 29 	sts	0x2920, r1	; 0x802920 <g_qnh_height_m+0x1>
				save_globals(EEPROM_SAVE_BF__ENV);
   1a6d0:	80 e4       	ldi	r24, 0x40	; 64
   1a6d2:	90 e0       	ldi	r25, 0x00	; 0
   1a6d4:	47 d3       	rcall	.+1678   	; 0x1ad64 <save_globals>
		}
	}

	/* Status lines */
	{
		uint8_t val_ui8 = 0;
   1a6d6:	1d 8a       	std	Y+21, r1	; 0x15

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__PRINT_STATUS, &val_ui8, sizeof(val_ui8)) == STATUS_OK) {
   1a6d8:	ce 01       	movw	r24, r28
   1a6da:	45 96       	adiw	r24, 0x15	; 21
   1a6dc:	e1 2c       	mov	r14, r1
   1a6de:	f1 2c       	mov	r15, r1
   1a6e0:	87 01       	movw	r16, r14
   1a6e2:	e3 94       	inc	r14
   1a6e4:	9c 01       	movw	r18, r24
   1a6e6:	48 e1       	ldi	r20, 0x18	; 24
   1a6e8:	50 e0       	ldi	r21, 0x00	; 0
   1a6ea:	60 e0       	ldi	r22, 0x00	; 0
   1a6ec:	70 e0       	ldi	r23, 0x00	; 0
   1a6ee:	82 e0       	ldi	r24, 0x02	; 2
   1a6f0:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
   1a6f4:	88 23       	and	r24, r24
   1a6f6:	39 f5       	brne	.+78     	; 0x1a746 <init_globals+0x41a>
			irqflags_t flags = cpu_irq_save();
   1a6f8:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1a6fc:	88 87       	std	Y+8, r24	; 0x08
			g_usb_cdc_printStatusLines_atxmega	= val_ui8 & PRINT_STATUS_LINES__ATXMEGA;
   1a6fe:	8d 89       	ldd	r24, Y+21	; 0x15
   1a700:	88 2f       	mov	r24, r24
   1a702:	90 e0       	ldi	r25, 0x00	; 0
   1a704:	81 70       	andi	r24, 0x01	; 1
   1a706:	99 27       	eor	r25, r25
   1a708:	21 e0       	ldi	r18, 0x01	; 1
   1a70a:	89 2b       	or	r24, r25
   1a70c:	09 f4       	brne	.+2      	; 0x1a710 <init_globals+0x3e4>
   1a70e:	20 e0       	ldi	r18, 0x00	; 0
   1a710:	20 93 66 25 	sts	0x2566, r18	; 0x802566 <g_usb_cdc_printStatusLines_atxmega>
			g_usb_cdc_printStatusLines_sim808	= val_ui8 & PRINT_STATUS_LINES__SIM808;
   1a714:	8d 89       	ldd	r24, Y+21	; 0x15
   1a716:	88 2f       	mov	r24, r24
   1a718:	90 e0       	ldi	r25, 0x00	; 0
   1a71a:	82 70       	andi	r24, 0x02	; 2
   1a71c:	99 27       	eor	r25, r25
   1a71e:	21 e0       	ldi	r18, 0x01	; 1
   1a720:	89 2b       	or	r24, r25
   1a722:	09 f4       	brne	.+2      	; 0x1a726 <init_globals+0x3fa>
   1a724:	20 e0       	ldi	r18, 0x00	; 0
   1a726:	20 93 67 25 	sts	0x2567, r18	; 0x802567 <g_usb_cdc_printStatusLines_sim808>
			g_usb_cdc_printStatusLines_1pps		= val_ui8 & PRINT_STATUS_LINES__1PPS;
   1a72a:	8d 89       	ldd	r24, Y+21	; 0x15
   1a72c:	88 2f       	mov	r24, r24
   1a72e:	90 e0       	ldi	r25, 0x00	; 0
   1a730:	84 70       	andi	r24, 0x04	; 4
   1a732:	99 27       	eor	r25, r25
   1a734:	21 e0       	ldi	r18, 0x01	; 1
   1a736:	89 2b       	or	r24, r25
   1a738:	09 f4       	brne	.+2      	; 0x1a73c <init_globals+0x410>
   1a73a:	20 e0       	ldi	r18, 0x00	; 0
   1a73c:	20 93 68 25 	sts	0x2568, r18	; 0x802568 <g_usb_cdc_printStatusLines_1pps>
			cpu_irq_restore(flags);
   1a740:	88 85       	ldd	r24, Y+8	; 0x08
   1a742:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
		}
	}

	/* 9-axis offset and gain corrections */
	{
		int16_t l_twi1_gyro_1_temp_RTofs	= 0;
   1a746:	1e 8a       	std	Y+22, r1	; 0x16
   1a748:	1f 8a       	std	Y+23, r1	; 0x17
		int16_t l_twi1_gyro_1_temp_sens		= 0;
   1a74a:	18 8e       	std	Y+24, r1	; 0x18
   1a74c:	19 8e       	std	Y+25, r1	; 0x19
		int16_t l_twi1_gyro_1_accel_ofsx	= 0;
   1a74e:	1a 8e       	std	Y+26, r1	; 0x1a
   1a750:	1b 8e       	std	Y+27, r1	; 0x1b
		int16_t l_twi1_gyro_1_accel_ofsy	= 0;
   1a752:	1c 8e       	std	Y+28, r1	; 0x1c
   1a754:	1d 8e       	std	Y+29, r1	; 0x1d
		int16_t l_twi1_gyro_1_accel_ofsz	= 0;
   1a756:	1e 8e       	std	Y+30, r1	; 0x1e
   1a758:	1f 8e       	std	Y+31, r1	; 0x1f
		int16_t l_twi1_gyro_1_accel_factx	= 0;
   1a75a:	18 a2       	std	Y+32, r1	; 0x20
   1a75c:	19 a2       	std	Y+33, r1	; 0x21
		int16_t l_twi1_gyro_1_accel_facty	= 0;
   1a75e:	1a a2       	std	Y+34, r1	; 0x22
   1a760:	1b a2       	std	Y+35, r1	; 0x23
		int16_t l_twi1_gyro_1_accel_factz	= 0;
   1a762:	1c a2       	std	Y+36, r1	; 0x24
   1a764:	1d a2       	std	Y+37, r1	; 0x25
		int16_t l_twi1_gyro_1_gyro_ofsx		= 0;
   1a766:	1e a2       	std	Y+38, r1	; 0x26
   1a768:	1f a2       	std	Y+39, r1	; 0x27
		int16_t l_twi1_gyro_1_gyro_ofsy		= 0;
   1a76a:	18 a6       	std	Y+40, r1	; 0x28
   1a76c:	19 a6       	std	Y+41, r1	; 0x29
		int16_t l_twi1_gyro_1_gyro_ofsz		= 0;
   1a76e:	1a a6       	std	Y+42, r1	; 0x2a
   1a770:	1b a6       	std	Y+43, r1	; 0x2b
		int16_t l_twi1_gyro_2_mag_factx		= 0;
   1a772:	1c a6       	std	Y+44, r1	; 0x2c
   1a774:	1d a6       	std	Y+45, r1	; 0x2d
		int16_t l_twi1_gyro_2_mag_facty		= 0;
   1a776:	1e a6       	std	Y+46, r1	; 0x2e
   1a778:	1f a6       	std	Y+47, r1	; 0x2f
		int16_t l_twi1_gyro_2_mag_factz		= 0;
   1a77a:	18 aa       	std	Y+48, r1	; 0x30
   1a77c:	19 aa       	std	Y+49, r1	; 0x31

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_TEMP_RTOFS, (void*)&l_twi1_gyro_1_temp_RTofs, sizeof(l_twi1_gyro_1_temp_RTofs));
   1a77e:	ce 01       	movw	r24, r28
   1a780:	46 96       	adiw	r24, 0x16	; 22
   1a782:	12 e0       	ldi	r17, 0x02	; 2
   1a784:	e1 2e       	mov	r14, r17
   1a786:	f1 2c       	mov	r15, r1
   1a788:	00 e0       	ldi	r16, 0x00	; 0
   1a78a:	10 e0       	ldi	r17, 0x00	; 0
   1a78c:	9c 01       	movw	r18, r24
   1a78e:	4c e1       	ldi	r20, 0x1C	; 28
   1a790:	50 e0       	ldi	r21, 0x00	; 0
   1a792:	60 e0       	ldi	r22, 0x00	; 0
   1a794:	70 e0       	ldi	r23, 0x00	; 0
   1a796:	82 e0       	ldi	r24, 0x02	; 2
   1a798:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_TEMP_SENS,  (void*)&l_twi1_gyro_1_temp_sens, sizeof(l_twi1_gyro_1_temp_sens));
   1a79c:	ce 01       	movw	r24, r28
   1a79e:	48 96       	adiw	r24, 0x18	; 24
   1a7a0:	12 e0       	ldi	r17, 0x02	; 2
   1a7a2:	e1 2e       	mov	r14, r17
   1a7a4:	f1 2c       	mov	r15, r1
   1a7a6:	00 e0       	ldi	r16, 0x00	; 0
   1a7a8:	10 e0       	ldi	r17, 0x00	; 0
   1a7aa:	9c 01       	movw	r18, r24
   1a7ac:	4e e1       	ldi	r20, 0x1E	; 30
   1a7ae:	50 e0       	ldi	r21, 0x00	; 0
   1a7b0:	60 e0       	ldi	r22, 0x00	; 0
   1a7b2:	70 e0       	ldi	r23, 0x00	; 0
   1a7b4:	82 e0       	ldi	r24, 0x02	; 2
   1a7b6:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_X, (void*)&l_twi1_gyro_1_accel_ofsx, sizeof(l_twi1_gyro_1_accel_ofsx));
   1a7ba:	ce 01       	movw	r24, r28
   1a7bc:	4a 96       	adiw	r24, 0x1a	; 26
   1a7be:	12 e0       	ldi	r17, 0x02	; 2
   1a7c0:	e1 2e       	mov	r14, r17
   1a7c2:	f1 2c       	mov	r15, r1
   1a7c4:	00 e0       	ldi	r16, 0x00	; 0
   1a7c6:	10 e0       	ldi	r17, 0x00	; 0
   1a7c8:	9c 01       	movw	r18, r24
   1a7ca:	40 e2       	ldi	r20, 0x20	; 32
   1a7cc:	50 e0       	ldi	r21, 0x00	; 0
   1a7ce:	60 e0       	ldi	r22, 0x00	; 0
   1a7d0:	70 e0       	ldi	r23, 0x00	; 0
   1a7d2:	82 e0       	ldi	r24, 0x02	; 2
   1a7d4:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_Y, (void*)&l_twi1_gyro_1_accel_ofsy, sizeof(l_twi1_gyro_1_accel_ofsy));
   1a7d8:	ce 01       	movw	r24, r28
   1a7da:	4c 96       	adiw	r24, 0x1c	; 28
   1a7dc:	12 e0       	ldi	r17, 0x02	; 2
   1a7de:	e1 2e       	mov	r14, r17
   1a7e0:	f1 2c       	mov	r15, r1
   1a7e2:	00 e0       	ldi	r16, 0x00	; 0
   1a7e4:	10 e0       	ldi	r17, 0x00	; 0
   1a7e6:	9c 01       	movw	r18, r24
   1a7e8:	42 e2       	ldi	r20, 0x22	; 34
   1a7ea:	50 e0       	ldi	r21, 0x00	; 0
   1a7ec:	60 e0       	ldi	r22, 0x00	; 0
   1a7ee:	70 e0       	ldi	r23, 0x00	; 0
   1a7f0:	82 e0       	ldi	r24, 0x02	; 2
   1a7f2:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_Z, (void*)&l_twi1_gyro_1_accel_ofsz, sizeof(l_twi1_gyro_1_accel_ofsz));
   1a7f6:	ce 01       	movw	r24, r28
   1a7f8:	4e 96       	adiw	r24, 0x1e	; 30
   1a7fa:	12 e0       	ldi	r17, 0x02	; 2
   1a7fc:	e1 2e       	mov	r14, r17
   1a7fe:	f1 2c       	mov	r15, r1
   1a800:	00 e0       	ldi	r16, 0x00	; 0
   1a802:	10 e0       	ldi	r17, 0x00	; 0
   1a804:	9c 01       	movw	r18, r24
   1a806:	44 e2       	ldi	r20, 0x24	; 36
   1a808:	50 e0       	ldi	r21, 0x00	; 0
   1a80a:	60 e0       	ldi	r22, 0x00	; 0
   1a80c:	70 e0       	ldi	r23, 0x00	; 0
   1a80e:	82 e0       	ldi	r24, 0x02	; 2
   1a810:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_X, (void*)&l_twi1_gyro_1_accel_factx, sizeof(l_twi1_gyro_1_accel_factx));
   1a814:	ce 01       	movw	r24, r28
   1a816:	80 96       	adiw	r24, 0x20	; 32
   1a818:	12 e0       	ldi	r17, 0x02	; 2
   1a81a:	e1 2e       	mov	r14, r17
   1a81c:	f1 2c       	mov	r15, r1
   1a81e:	00 e0       	ldi	r16, 0x00	; 0
   1a820:	10 e0       	ldi	r17, 0x00	; 0
   1a822:	9c 01       	movw	r18, r24
   1a824:	48 e2       	ldi	r20, 0x28	; 40
   1a826:	50 e0       	ldi	r21, 0x00	; 0
   1a828:	60 e0       	ldi	r22, 0x00	; 0
   1a82a:	70 e0       	ldi	r23, 0x00	; 0
   1a82c:	82 e0       	ldi	r24, 0x02	; 2
   1a82e:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_Y, (void*)&l_twi1_gyro_1_accel_facty, sizeof(l_twi1_gyro_1_accel_facty));
   1a832:	ce 01       	movw	r24, r28
   1a834:	82 96       	adiw	r24, 0x22	; 34
   1a836:	12 e0       	ldi	r17, 0x02	; 2
   1a838:	e1 2e       	mov	r14, r17
   1a83a:	f1 2c       	mov	r15, r1
   1a83c:	00 e0       	ldi	r16, 0x00	; 0
   1a83e:	10 e0       	ldi	r17, 0x00	; 0
   1a840:	9c 01       	movw	r18, r24
   1a842:	4a e2       	ldi	r20, 0x2A	; 42
   1a844:	50 e0       	ldi	r21, 0x00	; 0
   1a846:	60 e0       	ldi	r22, 0x00	; 0
   1a848:	70 e0       	ldi	r23, 0x00	; 0
   1a84a:	82 e0       	ldi	r24, 0x02	; 2
   1a84c:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_Z, (void*)&l_twi1_gyro_1_accel_factz, sizeof(l_twi1_gyro_1_accel_factz));
   1a850:	ce 01       	movw	r24, r28
   1a852:	84 96       	adiw	r24, 0x24	; 36
   1a854:	12 e0       	ldi	r17, 0x02	; 2
   1a856:	e1 2e       	mov	r14, r17
   1a858:	f1 2c       	mov	r15, r1
   1a85a:	00 e0       	ldi	r16, 0x00	; 0
   1a85c:	10 e0       	ldi	r17, 0x00	; 0
   1a85e:	9c 01       	movw	r18, r24
   1a860:	4c e2       	ldi	r20, 0x2C	; 44
   1a862:	50 e0       	ldi	r21, 0x00	; 0
   1a864:	60 e0       	ldi	r22, 0x00	; 0
   1a866:	70 e0       	ldi	r23, 0x00	; 0
   1a868:	82 e0       	ldi	r24, 0x02	; 2
   1a86a:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_X, (void*)&l_twi1_gyro_1_gyro_ofsx, sizeof(l_twi1_gyro_1_gyro_ofsx));
   1a86e:	ce 01       	movw	r24, r28
   1a870:	86 96       	adiw	r24, 0x26	; 38
   1a872:	12 e0       	ldi	r17, 0x02	; 2
   1a874:	e1 2e       	mov	r14, r17
   1a876:	f1 2c       	mov	r15, r1
   1a878:	00 e0       	ldi	r16, 0x00	; 0
   1a87a:	10 e0       	ldi	r17, 0x00	; 0
   1a87c:	9c 01       	movw	r18, r24
   1a87e:	40 e3       	ldi	r20, 0x30	; 48
   1a880:	50 e0       	ldi	r21, 0x00	; 0
   1a882:	60 e0       	ldi	r22, 0x00	; 0
   1a884:	70 e0       	ldi	r23, 0x00	; 0
   1a886:	82 e0       	ldi	r24, 0x02	; 2
   1a888:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_Y, (void*)&l_twi1_gyro_1_gyro_ofsy, sizeof(l_twi1_gyro_1_gyro_ofsy));
   1a88c:	ce 01       	movw	r24, r28
   1a88e:	88 96       	adiw	r24, 0x28	; 40
   1a890:	12 e0       	ldi	r17, 0x02	; 2
   1a892:	e1 2e       	mov	r14, r17
   1a894:	f1 2c       	mov	r15, r1
   1a896:	00 e0       	ldi	r16, 0x00	; 0
   1a898:	10 e0       	ldi	r17, 0x00	; 0
   1a89a:	9c 01       	movw	r18, r24
   1a89c:	42 e3       	ldi	r20, 0x32	; 50
   1a89e:	50 e0       	ldi	r21, 0x00	; 0
   1a8a0:	60 e0       	ldi	r22, 0x00	; 0
   1a8a2:	70 e0       	ldi	r23, 0x00	; 0
   1a8a4:	82 e0       	ldi	r24, 0x02	; 2
   1a8a6:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_Z, (void*)&l_twi1_gyro_1_gyro_ofsz, sizeof(l_twi1_gyro_1_gyro_ofsz));
   1a8aa:	ce 01       	movw	r24, r28
   1a8ac:	8a 96       	adiw	r24, 0x2a	; 42
   1a8ae:	12 e0       	ldi	r17, 0x02	; 2
   1a8b0:	e1 2e       	mov	r14, r17
   1a8b2:	f1 2c       	mov	r15, r1
   1a8b4:	00 e0       	ldi	r16, 0x00	; 0
   1a8b6:	10 e0       	ldi	r17, 0x00	; 0
   1a8b8:	9c 01       	movw	r18, r24
   1a8ba:	44 e3       	ldi	r20, 0x34	; 52
   1a8bc:	50 e0       	ldi	r21, 0x00	; 0
   1a8be:	60 e0       	ldi	r22, 0x00	; 0
   1a8c0:	70 e0       	ldi	r23, 0x00	; 0
   1a8c2:	82 e0       	ldi	r24, 0x02	; 2
   1a8c4:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>

		// EEPROM_ADDR__9AXIS_GYRO_FACT_XYZ
		// EEPROM_ADDR__9AXIS_MAG_OFS_XYZ

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_X, (void*)&l_twi1_gyro_2_mag_factx, sizeof(l_twi1_gyro_2_mag_factx));
   1a8c8:	ce 01       	movw	r24, r28
   1a8ca:	8c 96       	adiw	r24, 0x2c	; 44
   1a8cc:	12 e0       	ldi	r17, 0x02	; 2
   1a8ce:	e1 2e       	mov	r14, r17
   1a8d0:	f1 2c       	mov	r15, r1
   1a8d2:	00 e0       	ldi	r16, 0x00	; 0
   1a8d4:	10 e0       	ldi	r17, 0x00	; 0
   1a8d6:	9c 01       	movw	r18, r24
   1a8d8:	48 e4       	ldi	r20, 0x48	; 72
   1a8da:	50 e0       	ldi	r21, 0x00	; 0
   1a8dc:	60 e0       	ldi	r22, 0x00	; 0
   1a8de:	70 e0       	ldi	r23, 0x00	; 0
   1a8e0:	82 e0       	ldi	r24, 0x02	; 2
   1a8e2:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Y, (void*)&l_twi1_gyro_2_mag_facty, sizeof(l_twi1_gyro_2_mag_facty));
   1a8e6:	ce 01       	movw	r24, r28
   1a8e8:	8e 96       	adiw	r24, 0x2e	; 46
   1a8ea:	12 e0       	ldi	r17, 0x02	; 2
   1a8ec:	e1 2e       	mov	r14, r17
   1a8ee:	f1 2c       	mov	r15, r1
   1a8f0:	00 e0       	ldi	r16, 0x00	; 0
   1a8f2:	10 e0       	ldi	r17, 0x00	; 0
   1a8f4:	9c 01       	movw	r18, r24
   1a8f6:	4a e4       	ldi	r20, 0x4A	; 74
   1a8f8:	50 e0       	ldi	r21, 0x00	; 0
   1a8fa:	60 e0       	ldi	r22, 0x00	; 0
   1a8fc:	70 e0       	ldi	r23, 0x00	; 0
   1a8fe:	82 e0       	ldi	r24, 0x02	; 2
   1a900:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Z, (void*)&l_twi1_gyro_2_mag_factz, sizeof(l_twi1_gyro_2_mag_factz));
   1a904:	ce 01       	movw	r24, r28
   1a906:	c0 96       	adiw	r24, 0x30	; 48
   1a908:	12 e0       	ldi	r17, 0x02	; 2
   1a90a:	e1 2e       	mov	r14, r17
   1a90c:	f1 2c       	mov	r15, r1
   1a90e:	00 e0       	ldi	r16, 0x00	; 0
   1a910:	10 e0       	ldi	r17, 0x00	; 0
   1a912:	9c 01       	movw	r18, r24
   1a914:	4c e4       	ldi	r20, 0x4C	; 76
   1a916:	50 e0       	ldi	r21, 0x00	; 0
   1a918:	60 e0       	ldi	r22, 0x00	; 0
   1a91a:	70 e0       	ldi	r23, 0x00	; 0
   1a91c:	82 e0       	ldi	r24, 0x02	; 2
   1a91e:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>

		/* In case EEPROM is not set yet - load with default values instead */
		if (!l_twi1_gyro_1_accel_factx || !l_twi1_gyro_1_accel_facty || !l_twi1_gyro_1_accel_factz ||
   1a922:	88 a1       	ldd	r24, Y+32	; 0x20
   1a924:	99 a1       	ldd	r25, Y+33	; 0x21
   1a926:	89 2b       	or	r24, r25
   1a928:	a1 f0       	breq	.+40     	; 0x1a952 <init_globals+0x626>
   1a92a:	8a a1       	ldd	r24, Y+34	; 0x22
   1a92c:	9b a1       	ldd	r25, Y+35	; 0x23
   1a92e:	89 2b       	or	r24, r25
   1a930:	81 f0       	breq	.+32     	; 0x1a952 <init_globals+0x626>
   1a932:	8c a1       	ldd	r24, Y+36	; 0x24
   1a934:	9d a1       	ldd	r25, Y+37	; 0x25
   1a936:	89 2b       	or	r24, r25
   1a938:	61 f0       	breq	.+24     	; 0x1a952 <init_globals+0x626>
			!l_twi1_gyro_2_mag_factx || !l_twi1_gyro_2_mag_facty || !l_twi1_gyro_2_mag_factz) {
   1a93a:	8c a5       	ldd	r24, Y+44	; 0x2c
   1a93c:	9d a5       	ldd	r25, Y+45	; 0x2d
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_X, (void*)&l_twi1_gyro_2_mag_factx, sizeof(l_twi1_gyro_2_mag_factx));
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Y, (void*)&l_twi1_gyro_2_mag_facty, sizeof(l_twi1_gyro_2_mag_facty));
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Z, (void*)&l_twi1_gyro_2_mag_factz, sizeof(l_twi1_gyro_2_mag_factz));

		/* In case EEPROM is not set yet - load with default values instead */
		if (!l_twi1_gyro_1_accel_factx || !l_twi1_gyro_1_accel_facty || !l_twi1_gyro_1_accel_factz ||
   1a93e:	89 2b       	or	r24, r25
   1a940:	41 f0       	breq	.+16     	; 0x1a952 <init_globals+0x626>
			!l_twi1_gyro_2_mag_factx || !l_twi1_gyro_2_mag_facty || !l_twi1_gyro_2_mag_factz) {
   1a942:	8e a5       	ldd	r24, Y+46	; 0x2e
   1a944:	9f a5       	ldd	r25, Y+47	; 0x2f
   1a946:	89 2b       	or	r24, r25
   1a948:	21 f0       	breq	.+8      	; 0x1a952 <init_globals+0x626>
   1a94a:	88 a9       	ldd	r24, Y+48	; 0x30
   1a94c:	99 a9       	ldd	r25, Y+49	; 0x31
   1a94e:	89 2b       	or	r24, r25
   1a950:	21 f4       	brne	.+8      	; 0x1a95a <init_globals+0x62e>
			calibration_mode(CALIBRATION_MODE_ENUM__DEFAULTS);
   1a952:	80 e0       	ldi	r24, 0x00	; 0
   1a954:	0e 94 c0 de 	call	0x1bd80	; 0x1bd80 <calibration_mode>
   1a958:	fb c1       	rjmp	.+1014   	; 0x1ad50 <init_globals+0xa24>
			return;
		}

		irqflags_t flags = cpu_irq_save();
   1a95a:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1a95e:	89 87       	std	Y+9, r24	; 0x09
		g_twi1_gyro_1_temp_RTofs	= l_twi1_gyro_1_temp_RTofs;
   1a960:	8e 89       	ldd	r24, Y+22	; 0x16
   1a962:	9f 89       	ldd	r25, Y+23	; 0x17
   1a964:	80 93 13 28 	sts	0x2813, r24	; 0x802813 <g_twi1_gyro_1_temp_RTofs>
   1a968:	90 93 14 28 	sts	0x2814, r25	; 0x802814 <g_twi1_gyro_1_temp_RTofs+0x1>
		g_twi1_gyro_1_temp_sens		= l_twi1_gyro_1_temp_sens;
   1a96c:	88 8d       	ldd	r24, Y+24	; 0x18
   1a96e:	99 8d       	ldd	r25, Y+25	; 0x19
   1a970:	80 93 15 28 	sts	0x2815, r24	; 0x802815 <g_twi1_gyro_1_temp_sens>
   1a974:	90 93 16 28 	sts	0x2816, r25	; 0x802816 <g_twi1_gyro_1_temp_sens+0x1>

		g_twi1_gyro_1_accel_ofsx	= l_twi1_gyro_1_accel_ofsx;
   1a978:	8a 8d       	ldd	r24, Y+26	; 0x1a
   1a97a:	9b 8d       	ldd	r25, Y+27	; 0x1b
   1a97c:	80 93 1f 28 	sts	0x281F, r24	; 0x80281f <g_twi1_gyro_1_accel_ofsx>
   1a980:	90 93 20 28 	sts	0x2820, r25	; 0x802820 <g_twi1_gyro_1_accel_ofsx+0x1>
		g_twi1_gyro_1_accel_ofsy	= l_twi1_gyro_1_accel_ofsy;
   1a984:	8c 8d       	ldd	r24, Y+28	; 0x1c
   1a986:	9d 8d       	ldd	r25, Y+29	; 0x1d
   1a988:	80 93 21 28 	sts	0x2821, r24	; 0x802821 <g_twi1_gyro_1_accel_ofsy>
   1a98c:	90 93 22 28 	sts	0x2822, r25	; 0x802822 <g_twi1_gyro_1_accel_ofsy+0x1>
		g_twi1_gyro_1_accel_ofsz	= l_twi1_gyro_1_accel_ofsz;
   1a990:	8e 8d       	ldd	r24, Y+30	; 0x1e
   1a992:	9f 8d       	ldd	r25, Y+31	; 0x1f
   1a994:	80 93 23 28 	sts	0x2823, r24	; 0x802823 <g_twi1_gyro_1_accel_ofsz>
   1a998:	90 93 24 28 	sts	0x2824, r25	; 0x802824 <g_twi1_gyro_1_accel_ofsz+0x1>

		g_twi1_gyro_1_accel_factx	= l_twi1_gyro_1_accel_factx;
   1a99c:	88 a1       	ldd	r24, Y+32	; 0x20
   1a99e:	99 a1       	ldd	r25, Y+33	; 0x21
   1a9a0:	80 93 25 28 	sts	0x2825, r24	; 0x802825 <g_twi1_gyro_1_accel_factx>
   1a9a4:	90 93 26 28 	sts	0x2826, r25	; 0x802826 <g_twi1_gyro_1_accel_factx+0x1>
		g_twi1_gyro_1_accel_facty	= l_twi1_gyro_1_accel_facty;
   1a9a8:	8a a1       	ldd	r24, Y+34	; 0x22
   1a9aa:	9b a1       	ldd	r25, Y+35	; 0x23
   1a9ac:	80 93 27 28 	sts	0x2827, r24	; 0x802827 <g_twi1_gyro_1_accel_facty>
   1a9b0:	90 93 28 28 	sts	0x2828, r25	; 0x802828 <g_twi1_gyro_1_accel_facty+0x1>
		g_twi1_gyro_1_accel_factz	= l_twi1_gyro_1_accel_factz;
   1a9b4:	8c a1       	ldd	r24, Y+36	; 0x24
   1a9b6:	9d a1       	ldd	r25, Y+37	; 0x25
   1a9b8:	80 93 29 28 	sts	0x2829, r24	; 0x802829 <g_twi1_gyro_1_accel_factz>
   1a9bc:	90 93 2a 28 	sts	0x282A, r25	; 0x80282a <g_twi1_gyro_1_accel_factz+0x1>

		g_twi1_gyro_1_gyro_ofsx		= l_twi1_gyro_1_gyro_ofsx;
   1a9c0:	8e a1       	ldd	r24, Y+38	; 0x26
   1a9c2:	9f a1       	ldd	r25, Y+39	; 0x27
   1a9c4:	80 93 37 28 	sts	0x2837, r24	; 0x802837 <g_twi1_gyro_1_gyro_ofsx>
   1a9c8:	90 93 38 28 	sts	0x2838, r25	; 0x802838 <g_twi1_gyro_1_gyro_ofsx+0x1>
		g_twi1_gyro_1_gyro_ofsy		= l_twi1_gyro_1_gyro_ofsy;
   1a9cc:	88 a5       	ldd	r24, Y+40	; 0x28
   1a9ce:	99 a5       	ldd	r25, Y+41	; 0x29
   1a9d0:	80 93 39 28 	sts	0x2839, r24	; 0x802839 <g_twi1_gyro_1_gyro_ofsy>
   1a9d4:	90 93 3a 28 	sts	0x283A, r25	; 0x80283a <g_twi1_gyro_1_gyro_ofsy+0x1>
		g_twi1_gyro_1_gyro_ofsz		= l_twi1_gyro_1_gyro_ofsz;
   1a9d8:	8a a5       	ldd	r24, Y+42	; 0x2a
   1a9da:	9b a5       	ldd	r25, Y+43	; 0x2b
   1a9dc:	80 93 3b 28 	sts	0x283B, r24	; 0x80283b <g_twi1_gyro_1_gyro_ofsz>
   1a9e0:	90 93 3c 28 	sts	0x283C, r25	; 0x80283c <g_twi1_gyro_1_gyro_ofsz+0x1>

		g_twi1_gyro_2_mag_factx		= l_twi1_gyro_2_mag_factx;
   1a9e4:	8c a5       	ldd	r24, Y+44	; 0x2c
   1a9e6:	9d a5       	ldd	r25, Y+45	; 0x2d
   1a9e8:	80 93 5b 28 	sts	0x285B, r24	; 0x80285b <g_twi1_gyro_2_mag_factx>
   1a9ec:	90 93 5c 28 	sts	0x285C, r25	; 0x80285c <g_twi1_gyro_2_mag_factx+0x1>
		g_twi1_gyro_2_mag_facty		= l_twi1_gyro_2_mag_facty;
   1a9f0:	8e a5       	ldd	r24, Y+46	; 0x2e
   1a9f2:	9f a5       	ldd	r25, Y+47	; 0x2f
   1a9f4:	80 93 5d 28 	sts	0x285D, r24	; 0x80285d <g_twi1_gyro_2_mag_facty>
   1a9f8:	90 93 5e 28 	sts	0x285E, r25	; 0x80285e <g_twi1_gyro_2_mag_facty+0x1>
		g_twi1_gyro_2_mag_factz		= l_twi1_gyro_2_mag_factz;
   1a9fc:	88 a9       	ldd	r24, Y+48	; 0x30
   1a9fe:	99 a9       	ldd	r25, Y+49	; 0x31
   1aa00:	80 93 5f 28 	sts	0x285F, r24	; 0x80285f <g_twi1_gyro_2_mag_factz>
   1aa04:	90 93 60 28 	sts	0x2860, r25	; 0x802860 <g_twi1_gyro_2_mag_factz+0x1>
		cpu_irq_restore(flags);
   1aa08:	89 85       	ldd	r24, Y+9	; 0x09
   1aa0a:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
	}

	/* GSM */
	{
		uint8_t		val_ui8		= 0U;
   1aa0e:	1a aa       	std	Y+50, r1	; 0x32

		g_gsm_aprs_gprs_connected	= false;
   1aa10:	10 92 f6 27 	sts	0x27F6, r1	; 0x8027f6 <g_gsm_aprs_gprs_connected>
		g_gsm_aprs_ip_connected		= false;
   1aa14:	10 92 f7 27 	sts	0x27F7, r1	; 0x8027f7 <g_gsm_aprs_ip_connected>
		g_gsm_ring					= false;
   1aa18:	10 92 0e 28 	sts	0x280E, r1	; 0x80280e <g_gsm_ring>

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__GSM_BF, &val_ui8, sizeof(val_ui8)) == STATUS_OK) {
   1aa1c:	ce 01       	movw	r24, r28
   1aa1e:	c2 96       	adiw	r24, 0x32	; 50
   1aa20:	e1 2c       	mov	r14, r1
   1aa22:	f1 2c       	mov	r15, r1
   1aa24:	87 01       	movw	r16, r14
   1aa26:	e3 94       	inc	r14
   1aa28:	9c 01       	movw	r18, r24
   1aa2a:	48 e0       	ldi	r20, 0x08	; 8
   1aa2c:	50 e0       	ldi	r21, 0x00	; 0
   1aa2e:	60 e0       	ldi	r22, 0x00	; 0
   1aa30:	70 e0       	ldi	r23, 0x00	; 0
   1aa32:	82 e0       	ldi	r24, 0x02	; 2
   1aa34:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
   1aa38:	88 23       	and	r24, r24
   1aa3a:	b1 f4       	brne	.+44     	; 0x1aa68 <init_globals+0x73c>
			g_gsm_enable			= val_ui8 & GSM__ENABLE;
   1aa3c:	8a a9       	ldd	r24, Y+50	; 0x32
   1aa3e:	88 2f       	mov	r24, r24
   1aa40:	90 e0       	ldi	r25, 0x00	; 0
   1aa42:	81 70       	andi	r24, 0x01	; 1
   1aa44:	99 27       	eor	r25, r25
   1aa46:	21 e0       	ldi	r18, 0x01	; 1
   1aa48:	89 2b       	or	r24, r25
   1aa4a:	09 f4       	brne	.+2      	; 0x1aa4e <init_globals+0x722>
   1aa4c:	20 e0       	ldi	r18, 0x00	; 0
   1aa4e:	20 93 f4 27 	sts	0x27F4, r18	; 0x8027f4 <g_gsm_enable>
			g_gsm_aprs_enable		= val_ui8 & GSM__APRS_ENABLE;
   1aa52:	8a a9       	ldd	r24, Y+50	; 0x32
   1aa54:	88 2f       	mov	r24, r24
   1aa56:	90 e0       	ldi	r25, 0x00	; 0
   1aa58:	82 70       	andi	r24, 0x02	; 2
   1aa5a:	99 27       	eor	r25, r25
   1aa5c:	21 e0       	ldi	r18, 0x01	; 1
   1aa5e:	89 2b       	or	r24, r25
   1aa60:	09 f4       	brne	.+2      	; 0x1aa64 <init_globals+0x738>
   1aa62:	20 e0       	ldi	r18, 0x00	; 0
   1aa64:	20 93 f5 27 	sts	0x27F5, r18	; 0x8027f5 <g_gsm_aprs_enable>
		}
		nvm_read(INT_EEPROM, EEPROM_ADDR__GSM_PIN,			(void*)&g_gsm_login_pwd,		sizeof(g_gsm_login_pwd));
   1aa68:	1e e0       	ldi	r17, 0x0E	; 14
   1aa6a:	e1 2e       	mov	r14, r17
   1aa6c:	f1 2c       	mov	r15, r1
   1aa6e:	00 e0       	ldi	r16, 0x00	; 0
   1aa70:	10 e0       	ldi	r17, 0x00	; 0
   1aa72:	20 e0       	ldi	r18, 0x00	; 0
   1aa74:	38 e2       	ldi	r19, 0x28	; 40
   1aa76:	42 ea       	ldi	r20, 0xA2	; 162
   1aa78:	50 e0       	ldi	r21, 0x00	; 0
   1aa7a:	60 e0       	ldi	r22, 0x00	; 0
   1aa7c:	70 e0       	ldi	r23, 0x00	; 0
   1aa7e:	82 e0       	ldi	r24, 0x02	; 2
   1aa80:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>

		memset(g_gsm_cell_lac, 0, sizeof(g_gsm_cell_lac));
   1aa84:	44 e0       	ldi	r20, 0x04	; 4
   1aa86:	50 e0       	ldi	r21, 0x00	; 0
   1aa88:	60 e0       	ldi	r22, 0x00	; 0
   1aa8a:	70 e0       	ldi	r23, 0x00	; 0
   1aa8c:	88 ef       	ldi	r24, 0xF8	; 248
   1aa8e:	97 e2       	ldi	r25, 0x27	; 39
   1aa90:	0f 94 a4 32 	call	0x26548	; 0x26548 <memset>
		memset(g_gsm_cell_ci,  0, sizeof(g_gsm_cell_ci));
   1aa94:	44 e0       	ldi	r20, 0x04	; 4
   1aa96:	50 e0       	ldi	r21, 0x00	; 0
   1aa98:	60 e0       	ldi	r22, 0x00	; 0
   1aa9a:	70 e0       	ldi	r23, 0x00	; 0
   1aa9c:	8c ef       	ldi	r24, 0xFC	; 252
   1aa9e:	97 e2       	ldi	r25, 0x27	; 39
   1aaa0:	0f 94 a4 32 	call	0x26548	; 0x26548 <memset>
	}

	/* APRS */
	{
		g_aprs_alert_last					= 0ULL;
   1aaa4:	10 92 35 25 	sts	0x2535, r1	; 0x802535 <g_aprs_alert_last>
   1aaa8:	10 92 36 25 	sts	0x2536, r1	; 0x802536 <g_aprs_alert_last+0x1>
   1aaac:	10 92 37 25 	sts	0x2537, r1	; 0x802537 <g_aprs_alert_last+0x2>
   1aab0:	10 92 38 25 	sts	0x2538, r1	; 0x802538 <g_aprs_alert_last+0x3>
   1aab4:	10 92 39 25 	sts	0x2539, r1	; 0x802539 <g_aprs_alert_last+0x4>
   1aab8:	10 92 3a 25 	sts	0x253A, r1	; 0x80253a <g_aprs_alert_last+0x5>
   1aabc:	10 92 3b 25 	sts	0x253B, r1	; 0x80253b <g_aprs_alert_last+0x6>
   1aac0:	10 92 3c 25 	sts	0x253C, r1	; 0x80253c <g_aprs_alert_last+0x7>
		g_aprs_alert_fsm_state				= APRS_ALERT_FSM_STATE__NOOP;
   1aac4:	10 92 3d 25 	sts	0x253D, r1	; 0x80253d <g_aprs_alert_fsm_state>
		g_aprs_alert_reason					= APRS_ALERT_REASON__NONE;
   1aac8:	10 92 3e 25 	sts	0x253E, r1	; 0x80253e <g_aprs_alert_reason>
		g_aprs_pos_anchor_lat				= 0.f;
   1aacc:	10 92 3f 25 	sts	0x253F, r1	; 0x80253f <g_aprs_pos_anchor_lat>
   1aad0:	10 92 40 25 	sts	0x2540, r1	; 0x802540 <g_aprs_pos_anchor_lat+0x1>
   1aad4:	10 92 41 25 	sts	0x2541, r1	; 0x802541 <g_aprs_pos_anchor_lat+0x2>
   1aad8:	10 92 42 25 	sts	0x2542, r1	; 0x802542 <g_aprs_pos_anchor_lat+0x3>
		g_aprs_pos_anchor_lon				= 0.f;
   1aadc:	10 92 43 25 	sts	0x2543, r1	; 0x802543 <g_aprs_pos_anchor_lon>
   1aae0:	10 92 44 25 	sts	0x2544, r1	; 0x802544 <g_aprs_pos_anchor_lon+0x1>
   1aae4:	10 92 45 25 	sts	0x2545, r1	; 0x802545 <g_aprs_pos_anchor_lon+0x2>
   1aae8:	10 92 46 25 	sts	0x2546, r1	; 0x802546 <g_aprs_pos_anchor_lon+0x3>
		g_aprs_alert_1_gyro_x_mdps			= 0L;
   1aaec:	10 92 47 25 	sts	0x2547, r1	; 0x802547 <g_aprs_alert_1_gyro_x_mdps>
   1aaf0:	10 92 48 25 	sts	0x2548, r1	; 0x802548 <g_aprs_alert_1_gyro_x_mdps+0x1>
   1aaf4:	10 92 49 25 	sts	0x2549, r1	; 0x802549 <g_aprs_alert_1_gyro_x_mdps+0x2>
   1aaf8:	10 92 4a 25 	sts	0x254A, r1	; 0x80254a <g_aprs_alert_1_gyro_x_mdps+0x3>
		g_aprs_alert_1_gyro_y_mdps			= 0L;
   1aafc:	10 92 4b 25 	sts	0x254B, r1	; 0x80254b <g_aprs_alert_1_gyro_y_mdps>
   1ab00:	10 92 4c 25 	sts	0x254C, r1	; 0x80254c <g_aprs_alert_1_gyro_y_mdps+0x1>
   1ab04:	10 92 4d 25 	sts	0x254D, r1	; 0x80254d <g_aprs_alert_1_gyro_y_mdps+0x2>
   1ab08:	10 92 4e 25 	sts	0x254E, r1	; 0x80254e <g_aprs_alert_1_gyro_y_mdps+0x3>
		g_aprs_alert_1_gyro_z_mdps			= 0L;
   1ab0c:	10 92 4f 25 	sts	0x254F, r1	; 0x80254f <g_aprs_alert_1_gyro_z_mdps>
   1ab10:	10 92 50 25 	sts	0x2550, r1	; 0x802550 <g_aprs_alert_1_gyro_z_mdps+0x1>
   1ab14:	10 92 51 25 	sts	0x2551, r1	; 0x802551 <g_aprs_alert_1_gyro_z_mdps+0x2>
   1ab18:	10 92 52 25 	sts	0x2552, r1	; 0x802552 <g_aprs_alert_1_gyro_z_mdps+0x3>
		g_aprs_alert_1_accel_x_mg			= 0;
   1ab1c:	10 92 53 25 	sts	0x2553, r1	; 0x802553 <g_aprs_alert_1_accel_x_mg>
   1ab20:	10 92 54 25 	sts	0x2554, r1	; 0x802554 <g_aprs_alert_1_accel_x_mg+0x1>
		g_aprs_alert_1_accel_y_mg			= 0;
   1ab24:	10 92 55 25 	sts	0x2555, r1	; 0x802555 <g_aprs_alert_1_accel_y_mg>
   1ab28:	10 92 56 25 	sts	0x2556, r1	; 0x802556 <g_aprs_alert_1_accel_y_mg+0x1>
		g_aprs_alert_1_accel_z_mg			= 0;
   1ab2c:	10 92 57 25 	sts	0x2557, r1	; 0x802557 <g_aprs_alert_1_accel_z_mg>
   1ab30:	10 92 58 25 	sts	0x2558, r1	; 0x802558 <g_aprs_alert_1_accel_z_mg+0x1>
		g_aprs_alert_2_mag_x_nT				= 0L;
   1ab34:	10 92 59 25 	sts	0x2559, r1	; 0x802559 <g_aprs_alert_2_mag_x_nT>
   1ab38:	10 92 5a 25 	sts	0x255A, r1	; 0x80255a <g_aprs_alert_2_mag_x_nT+0x1>
   1ab3c:	10 92 5b 25 	sts	0x255B, r1	; 0x80255b <g_aprs_alert_2_mag_x_nT+0x2>
   1ab40:	10 92 5c 25 	sts	0x255C, r1	; 0x80255c <g_aprs_alert_2_mag_x_nT+0x3>
		g_aprs_alert_2_mag_y_nT				= 0L;
   1ab44:	10 92 5d 25 	sts	0x255D, r1	; 0x80255d <g_aprs_alert_2_mag_y_nT>
   1ab48:	10 92 5e 25 	sts	0x255E, r1	; 0x80255e <g_aprs_alert_2_mag_y_nT+0x1>
   1ab4c:	10 92 5f 25 	sts	0x255F, r1	; 0x80255f <g_aprs_alert_2_mag_y_nT+0x2>
   1ab50:	10 92 60 25 	sts	0x2560, r1	; 0x802560 <g_aprs_alert_2_mag_y_nT+0x3>
		g_aprs_alert_2_mag_z_nT				= 0L;
   1ab54:	10 92 61 25 	sts	0x2561, r1	; 0x802561 <g_aprs_alert_2_mag_z_nT>
   1ab58:	10 92 62 25 	sts	0x2562, r1	; 0x802562 <g_aprs_alert_2_mag_z_nT+0x1>
   1ab5c:	10 92 63 25 	sts	0x2563, r1	; 0x802563 <g_aprs_alert_2_mag_z_nT+0x2>
   1ab60:	10 92 64 25 	sts	0x2564, r1	; 0x802564 <g_aprs_alert_2_mag_z_nT+0x3>

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_LINK_SERVICE, &g_aprs_link_service, sizeof(g_aprs_link_service)) != STATUS_OK) {
   1ab64:	10 e2       	ldi	r17, 0x20	; 32
   1ab66:	e1 2e       	mov	r14, r17
   1ab68:	f1 2c       	mov	r15, r1
   1ab6a:	00 e0       	ldi	r16, 0x00	; 0
   1ab6c:	10 e0       	ldi	r17, 0x00	; 0
   1ab6e:	22 eb       	ldi	r18, 0xB2	; 178
   1ab70:	34 e2       	ldi	r19, 0x24	; 36
   1ab72:	40 e0       	ldi	r20, 0x00	; 0
   1ab74:	51 e0       	ldi	r21, 0x01	; 1
   1ab76:	60 e0       	ldi	r22, 0x00	; 0
   1ab78:	70 e0       	ldi	r23, 0x00	; 0
   1ab7a:	82 e0       	ldi	r24, 0x02	; 2
   1ab7c:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
   1ab80:	88 23       	and	r24, r24
   1ab82:	41 f0       	breq	.+16     	; 0x1ab94 <init_globals+0x868>
			memset(g_aprs_link_service, 0, sizeof(g_aprs_link_service));
   1ab84:	40 e2       	ldi	r20, 0x20	; 32
   1ab86:	50 e0       	ldi	r21, 0x00	; 0
   1ab88:	60 e0       	ldi	r22, 0x00	; 0
   1ab8a:	70 e0       	ldi	r23, 0x00	; 0
   1ab8c:	82 eb       	ldi	r24, 0xB2	; 178
   1ab8e:	94 e2       	ldi	r25, 0x24	; 36
   1ab90:	0f 94 a4 32 	call	0x26548	; 0x26548 <memset>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_LINK_USER, &g_aprs_link_user, sizeof(g_aprs_link_user)) != STATUS_OK) {
   1ab94:	10 e1       	ldi	r17, 0x10	; 16
   1ab96:	e1 2e       	mov	r14, r17
   1ab98:	f1 2c       	mov	r15, r1
   1ab9a:	00 e0       	ldi	r16, 0x00	; 0
   1ab9c:	10 e0       	ldi	r17, 0x00	; 0
   1ab9e:	22 ed       	ldi	r18, 0xD2	; 210
   1aba0:	34 e2       	ldi	r19, 0x24	; 36
   1aba2:	40 e2       	ldi	r20, 0x20	; 32
   1aba4:	51 e0       	ldi	r21, 0x01	; 1
   1aba6:	60 e0       	ldi	r22, 0x00	; 0
   1aba8:	70 e0       	ldi	r23, 0x00	; 0
   1abaa:	82 e0       	ldi	r24, 0x02	; 2
   1abac:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
   1abb0:	88 23       	and	r24, r24
   1abb2:	41 f0       	breq	.+16     	; 0x1abc4 <init_globals+0x898>
			memset(g_aprs_link_user, 0, sizeof(g_aprs_link_user));
   1abb4:	40 e1       	ldi	r20, 0x10	; 16
   1abb6:	50 e0       	ldi	r21, 0x00	; 0
   1abb8:	60 e0       	ldi	r22, 0x00	; 0
   1abba:	70 e0       	ldi	r23, 0x00	; 0
   1abbc:	82 ed       	ldi	r24, 0xD2	; 210
   1abbe:	94 e2       	ldi	r25, 0x24	; 36
   1abc0:	0f 94 a4 32 	call	0x26548	; 0x26548 <memset>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_LINK_PWD, &g_aprs_link_pwd, sizeof(g_aprs_link_pwd)) != STATUS_OK) {
   1abc4:	10 e1       	ldi	r17, 0x10	; 16
   1abc6:	e1 2e       	mov	r14, r17
   1abc8:	f1 2c       	mov	r15, r1
   1abca:	00 e0       	ldi	r16, 0x00	; 0
   1abcc:	10 e0       	ldi	r17, 0x00	; 0
   1abce:	22 ee       	ldi	r18, 0xE2	; 226
   1abd0:	34 e2       	ldi	r19, 0x24	; 36
   1abd2:	40 e3       	ldi	r20, 0x30	; 48
   1abd4:	51 e0       	ldi	r21, 0x01	; 1
   1abd6:	60 e0       	ldi	r22, 0x00	; 0
   1abd8:	70 e0       	ldi	r23, 0x00	; 0
   1abda:	82 e0       	ldi	r24, 0x02	; 2
   1abdc:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
   1abe0:	88 23       	and	r24, r24
   1abe2:	41 f0       	breq	.+16     	; 0x1abf4 <init_globals+0x8c8>
			memset(g_aprs_link_pwd, 0, sizeof(g_aprs_link_pwd));
   1abe4:	40 e1       	ldi	r20, 0x10	; 16
   1abe6:	50 e0       	ldi	r21, 0x00	; 0
   1abe8:	60 e0       	ldi	r22, 0x00	; 0
   1abea:	70 e0       	ldi	r23, 0x00	; 0
   1abec:	82 ee       	ldi	r24, 0xE2	; 226
   1abee:	94 e2       	ldi	r25, 0x24	; 36
   1abf0:	0f 94 a4 32 	call	0x26548	; 0x26548 <memset>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_IP_PROTO, &g_aprs_ip_proto, sizeof(g_aprs_ip_proto)) != STATUS_OK) {
   1abf4:	e1 2c       	mov	r14, r1
   1abf6:	f1 2c       	mov	r15, r1
   1abf8:	87 01       	movw	r16, r14
   1abfa:	e3 94       	inc	r14
   1abfc:	22 ef       	ldi	r18, 0xF2	; 242
   1abfe:	34 e2       	ldi	r19, 0x24	; 36
   1ac00:	4a e0       	ldi	r20, 0x0A	; 10
   1ac02:	50 e0       	ldi	r21, 0x00	; 0
   1ac04:	60 e0       	ldi	r22, 0x00	; 0
   1ac06:	70 e0       	ldi	r23, 0x00	; 0
   1ac08:	82 e0       	ldi	r24, 0x02	; 2
   1ac0a:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
   1ac0e:	88 23       	and	r24, r24
   1ac10:	11 f0       	breq	.+4      	; 0x1ac16 <init_globals+0x8ea>
			g_aprs_ip_proto = C_GSM_IP_PROTO_NONE;
   1ac12:	10 92 f2 24 	sts	0x24F2, r1	; 0x8024f2 <g_aprs_ip_proto>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_IP_NAME, &g_aprs_ip_name, sizeof(g_aprs_ip_name)) != STATUS_OK) {
   1ac16:	10 e2       	ldi	r17, 0x20	; 32
   1ac18:	e1 2e       	mov	r14, r17
   1ac1a:	f1 2c       	mov	r15, r1
   1ac1c:	00 e0       	ldi	r16, 0x00	; 0
   1ac1e:	10 e0       	ldi	r17, 0x00	; 0
   1ac20:	23 ef       	ldi	r18, 0xF3	; 243
   1ac22:	34 e2       	ldi	r19, 0x24	; 36
   1ac24:	40 e4       	ldi	r20, 0x40	; 64
   1ac26:	51 e0       	ldi	r21, 0x01	; 1
   1ac28:	60 e0       	ldi	r22, 0x00	; 0
   1ac2a:	70 e0       	ldi	r23, 0x00	; 0
   1ac2c:	82 e0       	ldi	r24, 0x02	; 2
   1ac2e:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
   1ac32:	88 23       	and	r24, r24
   1ac34:	41 f0       	breq	.+16     	; 0x1ac46 <init_globals+0x91a>
			memset(g_aprs_ip_name, 0, sizeof(g_aprs_ip_name));
   1ac36:	40 e2       	ldi	r20, 0x20	; 32
   1ac38:	50 e0       	ldi	r21, 0x00	; 0
   1ac3a:	60 e0       	ldi	r22, 0x00	; 0
   1ac3c:	70 e0       	ldi	r23, 0x00	; 0
   1ac3e:	83 ef       	ldi	r24, 0xF3	; 243
   1ac40:	94 e2       	ldi	r25, 0x24	; 36
   1ac42:	0f 94 a4 32 	call	0x26548	; 0x26548 <memset>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_IP_PORT, &g_aprs_ip_port, sizeof(g_aprs_ip_port)) != STATUS_OK) {
   1ac46:	12 e0       	ldi	r17, 0x02	; 2
   1ac48:	e1 2e       	mov	r14, r17
   1ac4a:	f1 2c       	mov	r15, r1
   1ac4c:	00 e0       	ldi	r16, 0x00	; 0
   1ac4e:	10 e0       	ldi	r17, 0x00	; 0
   1ac50:	23 e1       	ldi	r18, 0x13	; 19
   1ac52:	35 e2       	ldi	r19, 0x25	; 37
   1ac54:	4c e0       	ldi	r20, 0x0C	; 12
   1ac56:	50 e0       	ldi	r21, 0x00	; 0
   1ac58:	60 e0       	ldi	r22, 0x00	; 0
   1ac5a:	70 e0       	ldi	r23, 0x00	; 0
   1ac5c:	82 e0       	ldi	r24, 0x02	; 2
   1ac5e:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
   1ac62:	88 23       	and	r24, r24
   1ac64:	21 f0       	breq	.+8      	; 0x1ac6e <init_globals+0x942>
			g_aprs_ip_port = 0U;
   1ac66:	10 92 13 25 	sts	0x2513, r1	; 0x802513 <g_aprs_ip_port>
   1ac6a:	10 92 14 25 	sts	0x2514, r1	; 0x802514 <g_aprs_ip_port+0x1>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_CALLSIGN, &g_aprs_source_callsign, sizeof(g_aprs_source_callsign)) != STATUS_OK) {
   1ac6e:	1c e0       	ldi	r17, 0x0C	; 12
   1ac70:	e1 2e       	mov	r14, r17
   1ac72:	f1 2c       	mov	r15, r1
   1ac74:	00 e0       	ldi	r16, 0x00	; 0
   1ac76:	10 e0       	ldi	r17, 0x00	; 0
   1ac78:	25 e1       	ldi	r18, 0x15	; 21
   1ac7a:	35 e2       	ldi	r19, 0x25	; 37
   1ac7c:	40 e8       	ldi	r20, 0x80	; 128
   1ac7e:	50 e0       	ldi	r21, 0x00	; 0
   1ac80:	60 e0       	ldi	r22, 0x00	; 0
   1ac82:	70 e0       	ldi	r23, 0x00	; 0
   1ac84:	82 e0       	ldi	r24, 0x02	; 2
   1ac86:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
   1ac8a:	88 23       	and	r24, r24
   1ac8c:	41 f0       	breq	.+16     	; 0x1ac9e <init_globals+0x972>
			memset(g_aprs_source_callsign, 0, sizeof(g_aprs_source_callsign));
   1ac8e:	4c e0       	ldi	r20, 0x0C	; 12
   1ac90:	50 e0       	ldi	r21, 0x00	; 0
   1ac92:	60 e0       	ldi	r22, 0x00	; 0
   1ac94:	70 e0       	ldi	r23, 0x00	; 0
   1ac96:	85 e1       	ldi	r24, 0x15	; 21
   1ac98:	95 e2       	ldi	r25, 0x25	; 37
   1ac9a:	0f 94 a4 32 	call	0x26548	; 0x26548 <memset>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_SSID, &g_aprs_source_ssid, sizeof(g_aprs_source_ssid)) != STATUS_OK) {
   1ac9e:	14 e0       	ldi	r17, 0x04	; 4
   1aca0:	e1 2e       	mov	r14, r17
   1aca2:	f1 2c       	mov	r15, r1
   1aca4:	00 e0       	ldi	r16, 0x00	; 0
   1aca6:	10 e0       	ldi	r17, 0x00	; 0
   1aca8:	21 e2       	ldi	r18, 0x21	; 33
   1acaa:	35 e2       	ldi	r19, 0x25	; 37
   1acac:	4c e8       	ldi	r20, 0x8C	; 140
   1acae:	50 e0       	ldi	r21, 0x00	; 0
   1acb0:	60 e0       	ldi	r22, 0x00	; 0
   1acb2:	70 e0       	ldi	r23, 0x00	; 0
   1acb4:	82 e0       	ldi	r24, 0x02	; 2
   1acb6:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
   1acba:	88 23       	and	r24, r24
   1acbc:	41 f0       	breq	.+16     	; 0x1acce <init_globals+0x9a2>
			memset(g_aprs_source_ssid, 0, sizeof(g_aprs_source_ssid));
   1acbe:	44 e0       	ldi	r20, 0x04	; 4
   1acc0:	50 e0       	ldi	r21, 0x00	; 0
   1acc2:	60 e0       	ldi	r22, 0x00	; 0
   1acc4:	70 e0       	ldi	r23, 0x00	; 0
   1acc6:	81 e2       	ldi	r24, 0x21	; 33
   1acc8:	95 e2       	ldi	r25, 0x25	; 37
   1acca:	0f 94 a4 32 	call	0x26548	; 0x26548 <memset>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_LOGIN, &g_aprs_login_user, sizeof(g_aprs_login_user)) != STATUS_OK) {
   1acce:	1a e0       	ldi	r17, 0x0A	; 10
   1acd0:	e1 2e       	mov	r14, r17
   1acd2:	f1 2c       	mov	r15, r1
   1acd4:	00 e0       	ldi	r16, 0x00	; 0
   1acd6:	10 e0       	ldi	r17, 0x00	; 0
   1acd8:	25 e2       	ldi	r18, 0x25	; 37
   1acda:	35 e2       	ldi	r19, 0x25	; 37
   1acdc:	40 e9       	ldi	r20, 0x90	; 144
   1acde:	50 e0       	ldi	r21, 0x00	; 0
   1ace0:	60 e0       	ldi	r22, 0x00	; 0
   1ace2:	70 e0       	ldi	r23, 0x00	; 0
   1ace4:	82 e0       	ldi	r24, 0x02	; 2
   1ace6:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
   1acea:	88 23       	and	r24, r24
   1acec:	41 f0       	breq	.+16     	; 0x1acfe <init_globals+0x9d2>
			memset(g_aprs_login_user, 0, sizeof(g_aprs_login_user));
   1acee:	4a e0       	ldi	r20, 0x0A	; 10
   1acf0:	50 e0       	ldi	r21, 0x00	; 0
   1acf2:	60 e0       	ldi	r22, 0x00	; 0
   1acf4:	70 e0       	ldi	r23, 0x00	; 0
   1acf6:	85 e2       	ldi	r24, 0x25	; 37
   1acf8:	95 e2       	ldi	r25, 0x25	; 37
   1acfa:	0f 94 a4 32 	call	0x26548	; 0x26548 <memset>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_PWD, &g_aprs_login_pwd, sizeof(g_aprs_login_pwd)) != STATUS_OK) {
   1acfe:	16 e0       	ldi	r17, 0x06	; 6
   1ad00:	e1 2e       	mov	r14, r17
   1ad02:	f1 2c       	mov	r15, r1
   1ad04:	00 e0       	ldi	r16, 0x00	; 0
   1ad06:	10 e0       	ldi	r17, 0x00	; 0
   1ad08:	2f e2       	ldi	r18, 0x2F	; 47
   1ad0a:	35 e2       	ldi	r19, 0x25	; 37
   1ad0c:	4a e9       	ldi	r20, 0x9A	; 154
   1ad0e:	50 e0       	ldi	r21, 0x00	; 0
   1ad10:	60 e0       	ldi	r22, 0x00	; 0
   1ad12:	70 e0       	ldi	r23, 0x00	; 0
   1ad14:	82 e0       	ldi	r24, 0x02	; 2
   1ad16:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
   1ad1a:	88 23       	and	r24, r24
   1ad1c:	41 f0       	breq	.+16     	; 0x1ad2e <init_globals+0xa02>
			memset(g_aprs_login_pwd, 0, sizeof(g_aprs_login_pwd));
   1ad1e:	46 e0       	ldi	r20, 0x06	; 6
   1ad20:	50 e0       	ldi	r21, 0x00	; 0
   1ad22:	60 e0       	ldi	r22, 0x00	; 0
   1ad24:	70 e0       	ldi	r23, 0x00	; 0
   1ad26:	8f e2       	ldi	r24, 0x2F	; 47
   1ad28:	95 e2       	ldi	r25, 0x25	; 37
   1ad2a:	0f 94 a4 32 	call	0x26548	; 0x26548 <memset>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_MODE, &g_aprs_mode, sizeof(g_aprs_mode)) != STATUS_OK) {
   1ad2e:	e1 2c       	mov	r14, r1
   1ad30:	f1 2c       	mov	r15, r1
   1ad32:	87 01       	movw	r16, r14
   1ad34:	e3 94       	inc	r14
   1ad36:	21 eb       	ldi	r18, 0xB1	; 177
   1ad38:	34 e2       	ldi	r19, 0x24	; 36
   1ad3a:	49 e0       	ldi	r20, 0x09	; 9
   1ad3c:	50 e0       	ldi	r21, 0x00	; 0
   1ad3e:	60 e0       	ldi	r22, 0x00	; 0
   1ad40:	70 e0       	ldi	r23, 0x00	; 0
   1ad42:	82 e0       	ldi	r24, 0x02	; 2
   1ad44:	0e 94 19 4d 	call	0x9a32	; 0x9a32 <nvm_read>
   1ad48:	88 23       	and	r24, r24
   1ad4a:	11 f0       	breq	.+4      	; 0x1ad50 <init_globals+0xa24>
			g_aprs_mode = 0U;
   1ad4c:	10 92 b1 24 	sts	0x24B1, r1	; 0x8024b1 <g_aprs_mode>
		}
	}
}
   1ad50:	e2 96       	adiw	r28, 0x32	; 50
   1ad52:	cd bf       	out	0x3d, r28	; 61
   1ad54:	de bf       	out	0x3e, r29	; 62
   1ad56:	df 91       	pop	r29
   1ad58:	cf 91       	pop	r28
   1ad5a:	1f 91       	pop	r17
   1ad5c:	0f 91       	pop	r16
   1ad5e:	ff 90       	pop	r15
   1ad60:	ef 90       	pop	r14
   1ad62:	08 95       	ret

0001ad64 <save_globals>:

void save_globals(EEPROM_SAVE_BF_ENUM_t bf)
{
   1ad64:	ef 92       	push	r14
   1ad66:	ff 92       	push	r15
   1ad68:	0f 93       	push	r16
   1ad6a:	1f 93       	push	r17
   1ad6c:	cf 93       	push	r28
   1ad6e:	df 93       	push	r29
   1ad70:	cd b7       	in	r28, 0x3d	; 61
   1ad72:	de b7       	in	r29, 0x3e	; 62
   1ad74:	ea 97       	sbiw	r28, 0x3a	; 58
   1ad76:	cd bf       	out	0x3d, r28	; 61
   1ad78:	de bf       	out	0x3e, r29	; 62
   1ad7a:	89 af       	std	Y+57, r24	; 0x39
   1ad7c:	9a af       	std	Y+58, r25	; 0x3a
	/* Version information */
	{
		uint32_t version_ui32 = ((uint32_t)(20000 + VERSION_HIGH) * 1000) + (uint32_t)VERSION_LOW;
   1ad7e:	84 e7       	ldi	r24, 0x74	; 116
   1ad80:	99 ec       	ldi	r25, 0xC9	; 201
   1ad82:	a3 e3       	ldi	r26, 0x33	; 51
   1ad84:	b1 e0       	ldi	r27, 0x01	; 1
   1ad86:	89 83       	std	Y+1, r24	; 0x01
   1ad88:	9a 83       	std	Y+2, r25	; 0x02
   1ad8a:	ab 83       	std	Y+3, r26	; 0x03
   1ad8c:	bc 83       	std	Y+4, r27	; 0x04
		for (uint8_t idx = 0; idx < 8; ++idx) {
   1ad8e:	1d 82       	std	Y+5, r1	; 0x05
   1ad90:	3e c0       	rjmp	.+124    	; 0x1ae0e <save_globals+0xaa>
			uint8_t pad = '0' + (version_ui32 % 10);
   1ad92:	89 81       	ldd	r24, Y+1	; 0x01
   1ad94:	9a 81       	ldd	r25, Y+2	; 0x02
   1ad96:	ab 81       	ldd	r26, Y+3	; 0x03
   1ad98:	bc 81       	ldd	r27, Y+4	; 0x04
   1ad9a:	2a e0       	ldi	r18, 0x0A	; 10
   1ad9c:	30 e0       	ldi	r19, 0x00	; 0
   1ad9e:	40 e0       	ldi	r20, 0x00	; 0
   1ada0:	50 e0       	ldi	r21, 0x00	; 0
   1ada2:	bc 01       	movw	r22, r24
   1ada4:	cd 01       	movw	r24, r26
   1ada6:	0f 94 fe 2d 	call	0x25bfc	; 0x25bfc <__udivmodsi4>
   1adaa:	dc 01       	movw	r26, r24
   1adac:	cb 01       	movw	r24, r22
   1adae:	80 5d       	subi	r24, 0xD0	; 208
   1adb0:	8d 87       	std	Y+13, r24	; 0x0d
			nvm_write(INT_EEPROM, EEPROM_ADDR__VERSION + (7 - idx), (void*)&pad,					sizeof(pad));
   1adb2:	8d 81       	ldd	r24, Y+5	; 0x05
   1adb4:	88 2f       	mov	r24, r24
   1adb6:	90 e0       	ldi	r25, 0x00	; 0
   1adb8:	27 e0       	ldi	r18, 0x07	; 7
   1adba:	30 e0       	ldi	r19, 0x00	; 0
   1adbc:	a9 01       	movw	r20, r18
   1adbe:	48 1b       	sub	r20, r24
   1adc0:	59 0b       	sbc	r21, r25
   1adc2:	ca 01       	movw	r24, r20
   1adc4:	09 2e       	mov	r0, r25
   1adc6:	00 0c       	add	r0, r0
   1adc8:	aa 0b       	sbc	r26, r26
   1adca:	bb 0b       	sbc	r27, r27
   1adcc:	9e 01       	movw	r18, r28
   1adce:	23 5f       	subi	r18, 0xF3	; 243
   1add0:	3f 4f       	sbci	r19, 0xFF	; 255
   1add2:	e1 2c       	mov	r14, r1
   1add4:	f1 2c       	mov	r15, r1
   1add6:	87 01       	movw	r16, r14
   1add8:	e3 94       	inc	r14
   1adda:	ac 01       	movw	r20, r24
   1addc:	bd 01       	movw	r22, r26
   1adde:	82 e0       	ldi	r24, 0x02	; 2
   1ade0:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
			version_ui32 /= 10;
   1ade4:	89 81       	ldd	r24, Y+1	; 0x01
   1ade6:	9a 81       	ldd	r25, Y+2	; 0x02
   1ade8:	ab 81       	ldd	r26, Y+3	; 0x03
   1adea:	bc 81       	ldd	r27, Y+4	; 0x04
   1adec:	2a e0       	ldi	r18, 0x0A	; 10
   1adee:	30 e0       	ldi	r19, 0x00	; 0
   1adf0:	40 e0       	ldi	r20, 0x00	; 0
   1adf2:	50 e0       	ldi	r21, 0x00	; 0
   1adf4:	bc 01       	movw	r22, r24
   1adf6:	cd 01       	movw	r24, r26
   1adf8:	0f 94 fe 2d 	call	0x25bfc	; 0x25bfc <__udivmodsi4>
   1adfc:	da 01       	movw	r26, r20
   1adfe:	c9 01       	movw	r24, r18
   1ae00:	89 83       	std	Y+1, r24	; 0x01
   1ae02:	9a 83       	std	Y+2, r25	; 0x02
   1ae04:	ab 83       	std	Y+3, r26	; 0x03
   1ae06:	bc 83       	std	Y+4, r27	; 0x04
void save_globals(EEPROM_SAVE_BF_ENUM_t bf)
{
	/* Version information */
	{
		uint32_t version_ui32 = ((uint32_t)(20000 + VERSION_HIGH) * 1000) + (uint32_t)VERSION_LOW;
		for (uint8_t idx = 0; idx < 8; ++idx) {
   1ae08:	8d 81       	ldd	r24, Y+5	; 0x05
   1ae0a:	8f 5f       	subi	r24, 0xFF	; 255
   1ae0c:	8d 83       	std	Y+5, r24	; 0x05
   1ae0e:	8d 81       	ldd	r24, Y+5	; 0x05
   1ae10:	88 30       	cpi	r24, 0x08	; 8
   1ae12:	08 f4       	brcc	.+2      	; 0x1ae16 <save_globals+0xb2>
   1ae14:	be cf       	rjmp	.-132    	; 0x1ad92 <save_globals+0x2e>
			version_ui32 /= 10;
		}
	}

	/* VCTCXO */
	if (bf & EEPROM_SAVE_BF__VCTCXO) {
   1ae16:	89 ad       	ldd	r24, Y+57	; 0x39
   1ae18:	9a ad       	ldd	r25, Y+58	; 0x3a
   1ae1a:	81 70       	andi	r24, 0x01	; 1
   1ae1c:	99 27       	eor	r25, r25
   1ae1e:	89 2b       	or	r24, r25
   1ae20:	09 f1       	breq	.+66     	; 0x1ae64 <save_globals+0x100>
		irqflags_t flags = cpu_irq_save();
   1ae22:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1ae26:	8e 83       	std	Y+6, r24	; 0x06
		int32_t val_i32 = g_xo_mode_pwm;
   1ae28:	80 91 9e 28 	lds	r24, 0x289E	; 0x80289e <g_xo_mode_pwm>
   1ae2c:	90 91 9f 28 	lds	r25, 0x289F	; 0x80289f <g_xo_mode_pwm+0x1>
   1ae30:	a0 91 a0 28 	lds	r26, 0x28A0	; 0x8028a0 <g_xo_mode_pwm+0x2>
   1ae34:	b0 91 a1 28 	lds	r27, 0x28A1	; 0x8028a1 <g_xo_mode_pwm+0x3>
   1ae38:	8e 87       	std	Y+14, r24	; 0x0e
   1ae3a:	9f 87       	std	Y+15, r25	; 0x0f
   1ae3c:	a8 8b       	std	Y+16, r26	; 0x10
   1ae3e:	b9 8b       	std	Y+17, r27	; 0x11
		cpu_irq_restore(flags);
   1ae40:	8e 81       	ldd	r24, Y+6	; 0x06
   1ae42:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__VCTCXO,				(void*)&val_i32,					sizeof(val_i32));
   1ae46:	ce 01       	movw	r24, r28
   1ae48:	0e 96       	adiw	r24, 0x0e	; 14
   1ae4a:	14 e0       	ldi	r17, 0x04	; 4
   1ae4c:	e1 2e       	mov	r14, r17
   1ae4e:	f1 2c       	mov	r15, r1
   1ae50:	00 e0       	ldi	r16, 0x00	; 0
   1ae52:	10 e0       	ldi	r17, 0x00	; 0
   1ae54:	9c 01       	movw	r18, r24
   1ae56:	40 e1       	ldi	r20, 0x10	; 16
   1ae58:	50 e0       	ldi	r21, 0x00	; 0
   1ae5a:	60 e0       	ldi	r22, 0x00	; 0
   1ae5c:	70 e0       	ldi	r23, 0x00	; 0
   1ae5e:	82 e0       	ldi	r24, 0x02	; 2
   1ae60:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
	}

	/* LCD backlight */
	if (bf & EEPROM_SAVE_BF__LCDBL) {
   1ae64:	89 ad       	ldd	r24, Y+57	; 0x39
   1ae66:	9a ad       	ldd	r25, Y+58	; 0x3a
   1ae68:	84 70       	andi	r24, 0x04	; 4
   1ae6a:	99 27       	eor	r25, r25
   1ae6c:	89 2b       	or	r24, r25
   1ae6e:	d9 f0       	breq	.+54     	; 0x1aea6 <save_globals+0x142>
		irqflags_t flags = cpu_irq_save();
   1ae70:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1ae74:	8f 83       	std	Y+7, r24	; 0x07
		int16_t val_i16 = g_backlight_mode_pwm;
   1ae76:	80 91 57 24 	lds	r24, 0x2457	; 0x802457 <g_backlight_mode_pwm>
   1ae7a:	90 91 58 24 	lds	r25, 0x2458	; 0x802458 <g_backlight_mode_pwm+0x1>
   1ae7e:	8a 8b       	std	Y+18, r24	; 0x12
   1ae80:	9b 8b       	std	Y+19, r25	; 0x13
		cpu_irq_restore(flags);
   1ae82:	8f 81       	ldd	r24, Y+7	; 0x07
   1ae84:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__LCDBL,				(void*)&val_i16,					sizeof(val_i16));
   1ae88:	ce 01       	movw	r24, r28
   1ae8a:	42 96       	adiw	r24, 0x12	; 18
   1ae8c:	12 e0       	ldi	r17, 0x02	; 2
   1ae8e:	e1 2e       	mov	r14, r17
   1ae90:	f1 2c       	mov	r15, r1
   1ae92:	00 e0       	ldi	r16, 0x00	; 0
   1ae94:	10 e0       	ldi	r17, 0x00	; 0
   1ae96:	9c 01       	movw	r18, r24
   1ae98:	44 e1       	ldi	r20, 0x14	; 20
   1ae9a:	50 e0       	ldi	r21, 0x00	; 0
   1ae9c:	60 e0       	ldi	r22, 0x00	; 0
   1ae9e:	70 e0       	ldi	r23, 0x00	; 0
   1aea0:	82 e0       	ldi	r24, 0x02	; 2
   1aea2:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
	}

	/* Beepers */
	if (bf & EEPROM_SAVE_BF__BEEP) {
   1aea6:	89 ad       	ldd	r24, Y+57	; 0x39
   1aea8:	9a ad       	ldd	r25, Y+58	; 0x3a
   1aeaa:	80 71       	andi	r24, 0x10	; 16
   1aeac:	99 27       	eor	r25, r25
   1aeae:	89 2b       	or	r24, r25
   1aeb0:	f9 f0       	breq	.+62     	; 0x1aef0 <save_globals+0x18c>
		irqflags_t flags = cpu_irq_save();
   1aeb2:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1aeb6:	88 87       	std	Y+8, r24	; 0x08
		uint8_t val_ui8 = (g_keyBeep_enable ?  0x02 : 0x00) | (g_errorBeep_enable ?  0x01 : 0x00);
   1aeb8:	80 91 5b 24 	lds	r24, 0x245B	; 0x80245b <g_keyBeep_enable>
   1aebc:	88 23       	and	r24, r24
   1aebe:	11 f0       	breq	.+4      	; 0x1aec4 <save_globals+0x160>
   1aec0:	82 e0       	ldi	r24, 0x02	; 2
   1aec2:	01 c0       	rjmp	.+2      	; 0x1aec6 <save_globals+0x162>
   1aec4:	80 e0       	ldi	r24, 0x00	; 0
   1aec6:	90 91 5a 24 	lds	r25, 0x245A	; 0x80245a <g_errorBeep_enable>
   1aeca:	89 2b       	or	r24, r25
   1aecc:	8c 8b       	std	Y+20, r24	; 0x14
		cpu_irq_restore(flags);
   1aece:	88 85       	ldd	r24, Y+8	; 0x08
   1aed0:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__BEEP,				(void*)&val_ui8,					sizeof(val_ui8));
   1aed4:	ce 01       	movw	r24, r28
   1aed6:	44 96       	adiw	r24, 0x14	; 20
   1aed8:	e1 2c       	mov	r14, r1
   1aeda:	f1 2c       	mov	r15, r1
   1aedc:	87 01       	movw	r16, r14
   1aede:	e3 94       	inc	r14
   1aee0:	9c 01       	movw	r18, r24
   1aee2:	46 e1       	ldi	r20, 0x16	; 22
   1aee4:	50 e0       	ldi	r21, 0x00	; 0
   1aee6:	60 e0       	ldi	r22, 0x00	; 0
   1aee8:	70 e0       	ldi	r23, 0x00	; 0
   1aeea:	82 e0       	ldi	r24, 0x02	; 2
   1aeec:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
	}

	/* Pitch tone variants */
	if (bf & EEPROM_SAVE_BF__PITCHTONE) {
   1aef0:	89 ad       	ldd	r24, Y+57	; 0x39
   1aef2:	9a ad       	ldd	r25, Y+58	; 0x3a
   1aef4:	80 72       	andi	r24, 0x20	; 32
   1aef6:	99 27       	eor	r25, r25
   1aef8:	89 2b       	or	r24, r25
   1aefa:	b9 f0       	breq	.+46     	; 0x1af2a <save_globals+0x1c6>
		irqflags_t flags = cpu_irq_save();
   1aefc:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1af00:	89 87       	std	Y+9, r24	; 0x09
		int8_t val_i8 = g_pitch_tone_mode;
   1af02:	80 91 59 24 	lds	r24, 0x2459	; 0x802459 <g_pitch_tone_mode>
   1af06:	8d 8b       	std	Y+21, r24	; 0x15
		cpu_irq_restore(flags);
   1af08:	89 85       	ldd	r24, Y+9	; 0x09
   1af0a:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__PITCHTONE,			(void*)&val_i8,						sizeof(val_i8));
   1af0e:	ce 01       	movw	r24, r28
   1af10:	45 96       	adiw	r24, 0x15	; 21
   1af12:	e1 2c       	mov	r14, r1
   1af14:	f1 2c       	mov	r15, r1
   1af16:	87 01       	movw	r16, r14
   1af18:	e3 94       	inc	r14
   1af1a:	9c 01       	movw	r18, r24
   1af1c:	47 e1       	ldi	r20, 0x17	; 23
   1af1e:	50 e0       	ldi	r21, 0x00	; 0
   1af20:	60 e0       	ldi	r22, 0x00	; 0
   1af22:	70 e0       	ldi	r23, 0x00	; 0
   1af24:	82 e0       	ldi	r24, 0x02	; 2
   1af26:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
	}

	/* Environment and QNH settings */
	if (bf & EEPROM_SAVE_BF__ENV) {
   1af2a:	89 ad       	ldd	r24, Y+57	; 0x39
   1af2c:	9a ad       	ldd	r25, Y+58	; 0x3a
   1af2e:	80 74       	andi	r24, 0x40	; 64
   1af30:	99 27       	eor	r25, r25
   1af32:	89 2b       	or	r24, r25
   1af34:	09 f4       	brne	.+2      	; 0x1af38 <save_globals+0x1d4>
   1af36:	41 c0       	rjmp	.+130    	; 0x1afba <save_globals+0x256>
		irqflags_t flags = cpu_irq_save();
   1af38:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1af3c:	8a 87       	std	Y+10, r24	; 0x0a
		int16_t val_i16_1	= g_env_temp_delta_100;
   1af3e:	80 91 18 29 	lds	r24, 0x2918	; 0x802918 <g_env_temp_delta_100>
   1af42:	90 91 19 29 	lds	r25, 0x2919	; 0x802919 <g_env_temp_delta_100+0x1>
   1af46:	8e 8b       	std	Y+22, r24	; 0x16
   1af48:	9f 8b       	std	Y+23, r25	; 0x17
		uint8_t val_ui8		= g_qnh_is_auto;
   1af4a:	80 91 1e 29 	lds	r24, 0x291E	; 0x80291e <g_qnh_is_auto>
   1af4e:	88 8f       	std	Y+24, r24	; 0x18
		int16_t val_i16_2	= g_qnh_height_m;
   1af50:	80 91 1f 29 	lds	r24, 0x291F	; 0x80291f <g_qnh_height_m>
   1af54:	90 91 20 29 	lds	r25, 0x2920	; 0x802920 <g_qnh_height_m+0x1>
   1af58:	89 8f       	std	Y+25, r24	; 0x19
   1af5a:	9a 8f       	std	Y+26, r25	; 0x1a
		cpu_irq_restore(flags);
   1af5c:	8a 85       	ldd	r24, Y+10	; 0x0a
   1af5e:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__ENV_TEMP_DELTA,		(void*)&val_i16_1,					sizeof(val_i16_1));
   1af62:	ce 01       	movw	r24, r28
   1af64:	46 96       	adiw	r24, 0x16	; 22
   1af66:	12 e0       	ldi	r17, 0x02	; 2
   1af68:	e1 2e       	mov	r14, r17
   1af6a:	f1 2c       	mov	r15, r1
   1af6c:	00 e0       	ldi	r16, 0x00	; 0
   1af6e:	10 e0       	ldi	r17, 0x00	; 0
   1af70:	9c 01       	movw	r18, r24
   1af72:	4e e0       	ldi	r20, 0x0E	; 14
   1af74:	50 e0       	ldi	r21, 0x00	; 0
   1af76:	60 e0       	ldi	r22, 0x00	; 0
   1af78:	70 e0       	ldi	r23, 0x00	; 0
   1af7a:	82 e0       	ldi	r24, 0x02	; 2
   1af7c:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__ENV_QNH_AUTO,		(void*)&val_ui8,					sizeof(val_ui8));
   1af80:	ce 01       	movw	r24, r28
   1af82:	48 96       	adiw	r24, 0x18	; 24
   1af84:	e1 2c       	mov	r14, r1
   1af86:	f1 2c       	mov	r15, r1
   1af88:	87 01       	movw	r16, r14
   1af8a:	e3 94       	inc	r14
   1af8c:	9c 01       	movw	r18, r24
   1af8e:	49 e1       	ldi	r20, 0x19	; 25
   1af90:	50 e0       	ldi	r21, 0x00	; 0
   1af92:	60 e0       	ldi	r22, 0x00	; 0
   1af94:	70 e0       	ldi	r23, 0x00	; 0
   1af96:	82 e0       	ldi	r24, 0x02	; 2
   1af98:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__ENV_QNH_METERS,		(void*)&val_i16_2,					sizeof(val_i16_2));
   1af9c:	ce 01       	movw	r24, r28
   1af9e:	49 96       	adiw	r24, 0x19	; 25
   1afa0:	12 e0       	ldi	r17, 0x02	; 2
   1afa2:	e1 2e       	mov	r14, r17
   1afa4:	f1 2c       	mov	r15, r1
   1afa6:	00 e0       	ldi	r16, 0x00	; 0
   1afa8:	10 e0       	ldi	r17, 0x00	; 0
   1afaa:	9c 01       	movw	r18, r24
   1afac:	4a e1       	ldi	r20, 0x1A	; 26
   1afae:	50 e0       	ldi	r21, 0x00	; 0
   1afb0:	60 e0       	ldi	r22, 0x00	; 0
   1afb2:	70 e0       	ldi	r23, 0x00	; 0
   1afb4:	82 e0       	ldi	r24, 0x02	; 2
   1afb6:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
	}

	/* Status lines */
	if (bf & EEPROM_SAVE_BF__PRINT_STATUS) {
   1afba:	89 ad       	ldd	r24, Y+57	; 0x39
   1afbc:	9a ad       	ldd	r25, Y+58	; 0x3a
   1afbe:	88 70       	andi	r24, 0x08	; 8
   1afc0:	99 27       	eor	r25, r25
   1afc2:	89 2b       	or	r24, r25
   1afc4:	41 f1       	breq	.+80     	; 0x1b016 <save_globals+0x2b2>
		irqflags_t flags = cpu_irq_save();
   1afc6:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1afca:	8b 87       	std	Y+11, r24	; 0x0b
		uint8_t val_ui8 = (g_usb_cdc_printStatusLines_atxmega	?  PRINT_STATUS_LINES__ATXMEGA	: 0x00)
   1afcc:	80 91 66 25 	lds	r24, 0x2566	; 0x802566 <g_usb_cdc_printStatusLines_atxmega>
   1afd0:	98 2f       	mov	r25, r24
   1afd2:	80 91 67 25 	lds	r24, 0x2567	; 0x802567 <g_usb_cdc_printStatusLines_sim808>
   1afd6:	88 23       	and	r24, r24
   1afd8:	11 f0       	breq	.+4      	; 0x1afde <save_globals+0x27a>
   1afda:	82 e0       	ldi	r24, 0x02	; 2
   1afdc:	01 c0       	rjmp	.+2      	; 0x1afe0 <save_globals+0x27c>
   1afde:	80 e0       	ldi	r24, 0x00	; 0
   1afe0:	98 2b       	or	r25, r24
   1afe2:	80 91 68 25 	lds	r24, 0x2568	; 0x802568 <g_usb_cdc_printStatusLines_1pps>
   1afe6:	88 23       	and	r24, r24
   1afe8:	11 f0       	breq	.+4      	; 0x1afee <save_globals+0x28a>
   1afea:	84 e0       	ldi	r24, 0x04	; 4
   1afec:	01 c0       	rjmp	.+2      	; 0x1aff0 <save_globals+0x28c>
   1afee:	80 e0       	ldi	r24, 0x00	; 0
   1aff0:	89 2b       	or	r24, r25
   1aff2:	8b 8f       	std	Y+27, r24	; 0x1b
						| (g_usb_cdc_printStatusLines_sim808	?  PRINT_STATUS_LINES__SIM808	: 0x00)
						| (g_usb_cdc_printStatusLines_1pps		?  PRINT_STATUS_LINES__1PPS		: 0x00);
		cpu_irq_restore(flags);
   1aff4:	8b 85       	ldd	r24, Y+11	; 0x0b
   1aff6:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__PRINT_STATUS,		(void*)&val_ui8,					sizeof(val_ui8));
   1affa:	ce 01       	movw	r24, r28
   1affc:	4b 96       	adiw	r24, 0x1b	; 27
   1affe:	e1 2c       	mov	r14, r1
   1b000:	f1 2c       	mov	r15, r1
   1b002:	87 01       	movw	r16, r14
   1b004:	e3 94       	inc	r14
   1b006:	9c 01       	movw	r18, r24
   1b008:	48 e1       	ldi	r20, 0x18	; 24
   1b00a:	50 e0       	ldi	r21, 0x00	; 0
   1b00c:	60 e0       	ldi	r22, 0x00	; 0
   1b00e:	70 e0       	ldi	r23, 0x00	; 0
   1b010:	82 e0       	ldi	r24, 0x02	; 2
   1b012:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
	}

	/* 9-axis offset and gain corrections */
	if (bf & EEPROM_SAVE_BF__9AXIS_OFFSETS) {
   1b016:	89 ad       	ldd	r24, Y+57	; 0x39
   1b018:	9a ad       	ldd	r25, Y+58	; 0x3a
   1b01a:	82 70       	andi	r24, 0x02	; 2
   1b01c:	99 27       	eor	r25, r25
   1b01e:	89 2b       	or	r24, r25
   1b020:	09 f4       	brne	.+2      	; 0x1b024 <save_globals+0x2c0>
   1b022:	2c c1       	rjmp	.+600    	; 0x1b27c <save_globals+0x518>
		irqflags_t flags = cpu_irq_save();
   1b024:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1b028:	8c 87       	std	Y+12, r24	; 0x0c
		int16_t l_twi1_gyro_1_temp_RTofs	= g_twi1_gyro_1_temp_RTofs;
   1b02a:	80 91 13 28 	lds	r24, 0x2813	; 0x802813 <g_twi1_gyro_1_temp_RTofs>
   1b02e:	90 91 14 28 	lds	r25, 0x2814	; 0x802814 <g_twi1_gyro_1_temp_RTofs+0x1>
   1b032:	8c 8f       	std	Y+28, r24	; 0x1c
   1b034:	9d 8f       	std	Y+29, r25	; 0x1d
		int16_t l_twi1_gyro_1_temp_sens		= g_twi1_gyro_1_temp_sens;
   1b036:	80 91 15 28 	lds	r24, 0x2815	; 0x802815 <g_twi1_gyro_1_temp_sens>
   1b03a:	90 91 16 28 	lds	r25, 0x2816	; 0x802816 <g_twi1_gyro_1_temp_sens+0x1>
   1b03e:	8e 8f       	std	Y+30, r24	; 0x1e
   1b040:	9f 8f       	std	Y+31, r25	; 0x1f

		int16_t l_twi1_gyro_1_accel_ofsx	= g_twi1_gyro_1_accel_ofsx;
   1b042:	80 91 1f 28 	lds	r24, 0x281F	; 0x80281f <g_twi1_gyro_1_accel_ofsx>
   1b046:	90 91 20 28 	lds	r25, 0x2820	; 0x802820 <g_twi1_gyro_1_accel_ofsx+0x1>
   1b04a:	88 a3       	std	Y+32, r24	; 0x20
   1b04c:	99 a3       	std	Y+33, r25	; 0x21
		int16_t l_twi1_gyro_1_accel_ofsy	= g_twi1_gyro_1_accel_ofsy;
   1b04e:	80 91 21 28 	lds	r24, 0x2821	; 0x802821 <g_twi1_gyro_1_accel_ofsy>
   1b052:	90 91 22 28 	lds	r25, 0x2822	; 0x802822 <g_twi1_gyro_1_accel_ofsy+0x1>
   1b056:	8a a3       	std	Y+34, r24	; 0x22
   1b058:	9b a3       	std	Y+35, r25	; 0x23
		int16_t l_twi1_gyro_1_accel_ofsz	= g_twi1_gyro_1_accel_ofsz;
   1b05a:	80 91 23 28 	lds	r24, 0x2823	; 0x802823 <g_twi1_gyro_1_accel_ofsz>
   1b05e:	90 91 24 28 	lds	r25, 0x2824	; 0x802824 <g_twi1_gyro_1_accel_ofsz+0x1>
   1b062:	8c a3       	std	Y+36, r24	; 0x24
   1b064:	9d a3       	std	Y+37, r25	; 0x25

		int16_t l_twi1_gyro_1_accel_factx	= g_twi1_gyro_1_accel_factx;
   1b066:	80 91 25 28 	lds	r24, 0x2825	; 0x802825 <g_twi1_gyro_1_accel_factx>
   1b06a:	90 91 26 28 	lds	r25, 0x2826	; 0x802826 <g_twi1_gyro_1_accel_factx+0x1>
   1b06e:	8e a3       	std	Y+38, r24	; 0x26
   1b070:	9f a3       	std	Y+39, r25	; 0x27
		int16_t l_twi1_gyro_1_accel_facty	= g_twi1_gyro_1_accel_facty;
   1b072:	80 91 27 28 	lds	r24, 0x2827	; 0x802827 <g_twi1_gyro_1_accel_facty>
   1b076:	90 91 28 28 	lds	r25, 0x2828	; 0x802828 <g_twi1_gyro_1_accel_facty+0x1>
   1b07a:	88 a7       	std	Y+40, r24	; 0x28
   1b07c:	99 a7       	std	Y+41, r25	; 0x29
		int16_t l_twi1_gyro_1_accel_factz	= g_twi1_gyro_1_accel_factz;
   1b07e:	80 91 29 28 	lds	r24, 0x2829	; 0x802829 <g_twi1_gyro_1_accel_factz>
   1b082:	90 91 2a 28 	lds	r25, 0x282A	; 0x80282a <g_twi1_gyro_1_accel_factz+0x1>
   1b086:	8a a7       	std	Y+42, r24	; 0x2a
   1b088:	9b a7       	std	Y+43, r25	; 0x2b

		int16_t l_twi1_gyro_1_gyro_ofsx		= g_twi1_gyro_1_gyro_ofsx;
   1b08a:	80 91 37 28 	lds	r24, 0x2837	; 0x802837 <g_twi1_gyro_1_gyro_ofsx>
   1b08e:	90 91 38 28 	lds	r25, 0x2838	; 0x802838 <g_twi1_gyro_1_gyro_ofsx+0x1>
   1b092:	8c a7       	std	Y+44, r24	; 0x2c
   1b094:	9d a7       	std	Y+45, r25	; 0x2d
		int16_t l_twi1_gyro_1_gyro_ofsy		= g_twi1_gyro_1_gyro_ofsy;
   1b096:	80 91 39 28 	lds	r24, 0x2839	; 0x802839 <g_twi1_gyro_1_gyro_ofsy>
   1b09a:	90 91 3a 28 	lds	r25, 0x283A	; 0x80283a <g_twi1_gyro_1_gyro_ofsy+0x1>
   1b09e:	8e a7       	std	Y+46, r24	; 0x2e
   1b0a0:	9f a7       	std	Y+47, r25	; 0x2f
		int16_t l_twi1_gyro_1_gyro_ofsz		= g_twi1_gyro_1_gyro_ofsz;
   1b0a2:	80 91 3b 28 	lds	r24, 0x283B	; 0x80283b <g_twi1_gyro_1_gyro_ofsz>
   1b0a6:	90 91 3c 28 	lds	r25, 0x283C	; 0x80283c <g_twi1_gyro_1_gyro_ofsz+0x1>
   1b0aa:	88 ab       	std	Y+48, r24	; 0x30
   1b0ac:	99 ab       	std	Y+49, r25	; 0x31

		int16_t l_twi1_gyro_2_mag_factx		= g_twi1_gyro_2_mag_factx;
   1b0ae:	80 91 5b 28 	lds	r24, 0x285B	; 0x80285b <g_twi1_gyro_2_mag_factx>
   1b0b2:	90 91 5c 28 	lds	r25, 0x285C	; 0x80285c <g_twi1_gyro_2_mag_factx+0x1>
   1b0b6:	8a ab       	std	Y+50, r24	; 0x32
   1b0b8:	9b ab       	std	Y+51, r25	; 0x33
		int16_t l_twi1_gyro_2_mag_facty		= g_twi1_gyro_2_mag_facty;
   1b0ba:	80 91 5d 28 	lds	r24, 0x285D	; 0x80285d <g_twi1_gyro_2_mag_facty>
   1b0be:	90 91 5e 28 	lds	r25, 0x285E	; 0x80285e <g_twi1_gyro_2_mag_facty+0x1>
   1b0c2:	8c ab       	std	Y+52, r24	; 0x34
   1b0c4:	9d ab       	std	Y+53, r25	; 0x35
		int16_t l_twi1_gyro_2_mag_factz		= g_twi1_gyro_2_mag_factz;
   1b0c6:	80 91 5f 28 	lds	r24, 0x285F	; 0x80285f <g_twi1_gyro_2_mag_factz>
   1b0ca:	90 91 60 28 	lds	r25, 0x2860	; 0x802860 <g_twi1_gyro_2_mag_factz+0x1>
   1b0ce:	8e ab       	std	Y+54, r24	; 0x36
   1b0d0:	9f ab       	std	Y+55, r25	; 0x37
		cpu_irq_restore(flags);
   1b0d2:	8c 85       	ldd	r24, Y+12	; 0x0c
   1b0d4:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_TEMP_RTOFS,	(void*)&l_twi1_gyro_1_temp_RTofs,	sizeof(l_twi1_gyro_1_temp_RTofs));
   1b0d8:	ce 01       	movw	r24, r28
   1b0da:	4c 96       	adiw	r24, 0x1c	; 28
   1b0dc:	12 e0       	ldi	r17, 0x02	; 2
   1b0de:	e1 2e       	mov	r14, r17
   1b0e0:	f1 2c       	mov	r15, r1
   1b0e2:	00 e0       	ldi	r16, 0x00	; 0
   1b0e4:	10 e0       	ldi	r17, 0x00	; 0
   1b0e6:	9c 01       	movw	r18, r24
   1b0e8:	4c e1       	ldi	r20, 0x1C	; 28
   1b0ea:	50 e0       	ldi	r21, 0x00	; 0
   1b0ec:	60 e0       	ldi	r22, 0x00	; 0
   1b0ee:	70 e0       	ldi	r23, 0x00	; 0
   1b0f0:	82 e0       	ldi	r24, 0x02	; 2
   1b0f2:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_TEMP_SENS,		(void*)&l_twi1_gyro_1_temp_sens,	sizeof(l_twi1_gyro_1_temp_sens));
   1b0f6:	ce 01       	movw	r24, r28
   1b0f8:	4e 96       	adiw	r24, 0x1e	; 30
   1b0fa:	12 e0       	ldi	r17, 0x02	; 2
   1b0fc:	e1 2e       	mov	r14, r17
   1b0fe:	f1 2c       	mov	r15, r1
   1b100:	00 e0       	ldi	r16, 0x00	; 0
   1b102:	10 e0       	ldi	r17, 0x00	; 0
   1b104:	9c 01       	movw	r18, r24
   1b106:	4e e1       	ldi	r20, 0x1E	; 30
   1b108:	50 e0       	ldi	r21, 0x00	; 0
   1b10a:	60 e0       	ldi	r22, 0x00	; 0
   1b10c:	70 e0       	ldi	r23, 0x00	; 0
   1b10e:	82 e0       	ldi	r24, 0x02	; 2
   1b110:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_X,	(void*)&l_twi1_gyro_1_accel_ofsx,	sizeof(l_twi1_gyro_1_accel_ofsx));
   1b114:	ce 01       	movw	r24, r28
   1b116:	80 96       	adiw	r24, 0x20	; 32
   1b118:	12 e0       	ldi	r17, 0x02	; 2
   1b11a:	e1 2e       	mov	r14, r17
   1b11c:	f1 2c       	mov	r15, r1
   1b11e:	00 e0       	ldi	r16, 0x00	; 0
   1b120:	10 e0       	ldi	r17, 0x00	; 0
   1b122:	9c 01       	movw	r18, r24
   1b124:	40 e2       	ldi	r20, 0x20	; 32
   1b126:	50 e0       	ldi	r21, 0x00	; 0
   1b128:	60 e0       	ldi	r22, 0x00	; 0
   1b12a:	70 e0       	ldi	r23, 0x00	; 0
   1b12c:	82 e0       	ldi	r24, 0x02	; 2
   1b12e:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_Y,	(void*)&l_twi1_gyro_1_accel_ofsy,	sizeof(l_twi1_gyro_1_accel_ofsy));
   1b132:	ce 01       	movw	r24, r28
   1b134:	82 96       	adiw	r24, 0x22	; 34
   1b136:	12 e0       	ldi	r17, 0x02	; 2
   1b138:	e1 2e       	mov	r14, r17
   1b13a:	f1 2c       	mov	r15, r1
   1b13c:	00 e0       	ldi	r16, 0x00	; 0
   1b13e:	10 e0       	ldi	r17, 0x00	; 0
   1b140:	9c 01       	movw	r18, r24
   1b142:	42 e2       	ldi	r20, 0x22	; 34
   1b144:	50 e0       	ldi	r21, 0x00	; 0
   1b146:	60 e0       	ldi	r22, 0x00	; 0
   1b148:	70 e0       	ldi	r23, 0x00	; 0
   1b14a:	82 e0       	ldi	r24, 0x02	; 2
   1b14c:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_Z,	(void*)&l_twi1_gyro_1_accel_ofsz,	sizeof(l_twi1_gyro_1_accel_ofsz));
   1b150:	ce 01       	movw	r24, r28
   1b152:	84 96       	adiw	r24, 0x24	; 36
   1b154:	12 e0       	ldi	r17, 0x02	; 2
   1b156:	e1 2e       	mov	r14, r17
   1b158:	f1 2c       	mov	r15, r1
   1b15a:	00 e0       	ldi	r16, 0x00	; 0
   1b15c:	10 e0       	ldi	r17, 0x00	; 0
   1b15e:	9c 01       	movw	r18, r24
   1b160:	44 e2       	ldi	r20, 0x24	; 36
   1b162:	50 e0       	ldi	r21, 0x00	; 0
   1b164:	60 e0       	ldi	r22, 0x00	; 0
   1b166:	70 e0       	ldi	r23, 0x00	; 0
   1b168:	82 e0       	ldi	r24, 0x02	; 2
   1b16a:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_X,	(void*)&l_twi1_gyro_1_accel_factx,	sizeof(l_twi1_gyro_1_accel_factx));
   1b16e:	ce 01       	movw	r24, r28
   1b170:	86 96       	adiw	r24, 0x26	; 38
   1b172:	12 e0       	ldi	r17, 0x02	; 2
   1b174:	e1 2e       	mov	r14, r17
   1b176:	f1 2c       	mov	r15, r1
   1b178:	00 e0       	ldi	r16, 0x00	; 0
   1b17a:	10 e0       	ldi	r17, 0x00	; 0
   1b17c:	9c 01       	movw	r18, r24
   1b17e:	48 e2       	ldi	r20, 0x28	; 40
   1b180:	50 e0       	ldi	r21, 0x00	; 0
   1b182:	60 e0       	ldi	r22, 0x00	; 0
   1b184:	70 e0       	ldi	r23, 0x00	; 0
   1b186:	82 e0       	ldi	r24, 0x02	; 2
   1b188:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_Y,	(void*)&l_twi1_gyro_1_accel_facty,	sizeof(l_twi1_gyro_1_accel_facty));
   1b18c:	ce 01       	movw	r24, r28
   1b18e:	88 96       	adiw	r24, 0x28	; 40
   1b190:	12 e0       	ldi	r17, 0x02	; 2
   1b192:	e1 2e       	mov	r14, r17
   1b194:	f1 2c       	mov	r15, r1
   1b196:	00 e0       	ldi	r16, 0x00	; 0
   1b198:	10 e0       	ldi	r17, 0x00	; 0
   1b19a:	9c 01       	movw	r18, r24
   1b19c:	4a e2       	ldi	r20, 0x2A	; 42
   1b19e:	50 e0       	ldi	r21, 0x00	; 0
   1b1a0:	60 e0       	ldi	r22, 0x00	; 0
   1b1a2:	70 e0       	ldi	r23, 0x00	; 0
   1b1a4:	82 e0       	ldi	r24, 0x02	; 2
   1b1a6:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_Z,	(void*)&l_twi1_gyro_1_accel_factz,	sizeof(l_twi1_gyro_1_accel_factz));
   1b1aa:	ce 01       	movw	r24, r28
   1b1ac:	8a 96       	adiw	r24, 0x2a	; 42
   1b1ae:	12 e0       	ldi	r17, 0x02	; 2
   1b1b0:	e1 2e       	mov	r14, r17
   1b1b2:	f1 2c       	mov	r15, r1
   1b1b4:	00 e0       	ldi	r16, 0x00	; 0
   1b1b6:	10 e0       	ldi	r17, 0x00	; 0
   1b1b8:	9c 01       	movw	r18, r24
   1b1ba:	4c e2       	ldi	r20, 0x2C	; 44
   1b1bc:	50 e0       	ldi	r21, 0x00	; 0
   1b1be:	60 e0       	ldi	r22, 0x00	; 0
   1b1c0:	70 e0       	ldi	r23, 0x00	; 0
   1b1c2:	82 e0       	ldi	r24, 0x02	; 2
   1b1c4:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_X,	(void*)&l_twi1_gyro_1_gyro_ofsx,	sizeof(l_twi1_gyro_1_gyro_ofsx));
   1b1c8:	ce 01       	movw	r24, r28
   1b1ca:	8c 96       	adiw	r24, 0x2c	; 44
   1b1cc:	12 e0       	ldi	r17, 0x02	; 2
   1b1ce:	e1 2e       	mov	r14, r17
   1b1d0:	f1 2c       	mov	r15, r1
   1b1d2:	00 e0       	ldi	r16, 0x00	; 0
   1b1d4:	10 e0       	ldi	r17, 0x00	; 0
   1b1d6:	9c 01       	movw	r18, r24
   1b1d8:	40 e3       	ldi	r20, 0x30	; 48
   1b1da:	50 e0       	ldi	r21, 0x00	; 0
   1b1dc:	60 e0       	ldi	r22, 0x00	; 0
   1b1de:	70 e0       	ldi	r23, 0x00	; 0
   1b1e0:	82 e0       	ldi	r24, 0x02	; 2
   1b1e2:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_Y,	(void*)&l_twi1_gyro_1_gyro_ofsy,	sizeof(l_twi1_gyro_1_gyro_ofsy));
   1b1e6:	ce 01       	movw	r24, r28
   1b1e8:	8e 96       	adiw	r24, 0x2e	; 46
   1b1ea:	12 e0       	ldi	r17, 0x02	; 2
   1b1ec:	e1 2e       	mov	r14, r17
   1b1ee:	f1 2c       	mov	r15, r1
   1b1f0:	00 e0       	ldi	r16, 0x00	; 0
   1b1f2:	10 e0       	ldi	r17, 0x00	; 0
   1b1f4:	9c 01       	movw	r18, r24
   1b1f6:	42 e3       	ldi	r20, 0x32	; 50
   1b1f8:	50 e0       	ldi	r21, 0x00	; 0
   1b1fa:	60 e0       	ldi	r22, 0x00	; 0
   1b1fc:	70 e0       	ldi	r23, 0x00	; 0
   1b1fe:	82 e0       	ldi	r24, 0x02	; 2
   1b200:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_Z,	(void*)&l_twi1_gyro_1_gyro_ofsz,	sizeof(l_twi1_gyro_1_gyro_ofsz));
   1b204:	ce 01       	movw	r24, r28
   1b206:	c0 96       	adiw	r24, 0x30	; 48
   1b208:	12 e0       	ldi	r17, 0x02	; 2
   1b20a:	e1 2e       	mov	r14, r17
   1b20c:	f1 2c       	mov	r15, r1
   1b20e:	00 e0       	ldi	r16, 0x00	; 0
   1b210:	10 e0       	ldi	r17, 0x00	; 0
   1b212:	9c 01       	movw	r18, r24
   1b214:	44 e3       	ldi	r20, 0x34	; 52
   1b216:	50 e0       	ldi	r21, 0x00	; 0
   1b218:	60 e0       	ldi	r22, 0x00	; 0
   1b21a:	70 e0       	ldi	r23, 0x00	; 0
   1b21c:	82 e0       	ldi	r24, 0x02	; 2
   1b21e:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>

		// EEPROM_ADDR__9AXIS_GYRO_FACT_XYZ
		// EEPROM_ADDR__9AXIS_MAG_OFS_XYZ

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_X,	(void*)&l_twi1_gyro_2_mag_factx,	sizeof(l_twi1_gyro_2_mag_factx));
   1b222:	ce 01       	movw	r24, r28
   1b224:	c2 96       	adiw	r24, 0x32	; 50
   1b226:	12 e0       	ldi	r17, 0x02	; 2
   1b228:	e1 2e       	mov	r14, r17
   1b22a:	f1 2c       	mov	r15, r1
   1b22c:	00 e0       	ldi	r16, 0x00	; 0
   1b22e:	10 e0       	ldi	r17, 0x00	; 0
   1b230:	9c 01       	movw	r18, r24
   1b232:	48 e4       	ldi	r20, 0x48	; 72
   1b234:	50 e0       	ldi	r21, 0x00	; 0
   1b236:	60 e0       	ldi	r22, 0x00	; 0
   1b238:	70 e0       	ldi	r23, 0x00	; 0
   1b23a:	82 e0       	ldi	r24, 0x02	; 2
   1b23c:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Y,	(void*)&l_twi1_gyro_2_mag_facty,	sizeof(l_twi1_gyro_2_mag_facty));
   1b240:	ce 01       	movw	r24, r28
   1b242:	c4 96       	adiw	r24, 0x34	; 52
   1b244:	12 e0       	ldi	r17, 0x02	; 2
   1b246:	e1 2e       	mov	r14, r17
   1b248:	f1 2c       	mov	r15, r1
   1b24a:	00 e0       	ldi	r16, 0x00	; 0
   1b24c:	10 e0       	ldi	r17, 0x00	; 0
   1b24e:	9c 01       	movw	r18, r24
   1b250:	4a e4       	ldi	r20, 0x4A	; 74
   1b252:	50 e0       	ldi	r21, 0x00	; 0
   1b254:	60 e0       	ldi	r22, 0x00	; 0
   1b256:	70 e0       	ldi	r23, 0x00	; 0
   1b258:	82 e0       	ldi	r24, 0x02	; 2
   1b25a:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Z,	(void*)&l_twi1_gyro_2_mag_factz,	sizeof(l_twi1_gyro_2_mag_factz));
   1b25e:	ce 01       	movw	r24, r28
   1b260:	c6 96       	adiw	r24, 0x36	; 54
   1b262:	12 e0       	ldi	r17, 0x02	; 2
   1b264:	e1 2e       	mov	r14, r17
   1b266:	f1 2c       	mov	r15, r1
   1b268:	00 e0       	ldi	r16, 0x00	; 0
   1b26a:	10 e0       	ldi	r17, 0x00	; 0
   1b26c:	9c 01       	movw	r18, r24
   1b26e:	4c e4       	ldi	r20, 0x4C	; 76
   1b270:	50 e0       	ldi	r21, 0x00	; 0
   1b272:	60 e0       	ldi	r22, 0x00	; 0
   1b274:	70 e0       	ldi	r23, 0x00	; 0
   1b276:	82 e0       	ldi	r24, 0x02	; 2
   1b278:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
	}

	/* GSM */
	if (bf & EEPROM_SAVE_BF__GSM) {
   1b27c:	89 ad       	ldd	r24, Y+57	; 0x39
   1b27e:	9a ad       	ldd	r25, Y+58	; 0x3a
   1b280:	80 78       	andi	r24, 0x80	; 128
   1b282:	99 27       	eor	r25, r25
   1b284:	89 2b       	or	r24, r25
   1b286:	41 f1       	breq	.+80     	; 0x1b2d8 <save_globals+0x574>
		uint8_t val_ui8 = (g_gsm_enable			?  GSM__ENABLE		: 0x00)
   1b288:	80 91 f4 27 	lds	r24, 0x27F4	; 0x8027f4 <g_gsm_enable>
   1b28c:	98 2f       	mov	r25, r24
   1b28e:	80 91 f5 27 	lds	r24, 0x27F5	; 0x8027f5 <g_gsm_aprs_enable>
   1b292:	88 23       	and	r24, r24
   1b294:	11 f0       	breq	.+4      	; 0x1b29a <save_globals+0x536>
   1b296:	82 e0       	ldi	r24, 0x02	; 2
   1b298:	01 c0       	rjmp	.+2      	; 0x1b29c <save_globals+0x538>
   1b29a:	80 e0       	ldi	r24, 0x00	; 0
   1b29c:	89 2b       	or	r24, r25
   1b29e:	88 af       	std	Y+56, r24	; 0x38
						| (g_gsm_aprs_enable	?  GSM__APRS_ENABLE	: 0x00);

		nvm_write(INT_EEPROM, EEPROM_ADDR__GSM_BF,				&val_ui8,							sizeof(val_ui8));
   1b2a0:	ce 01       	movw	r24, r28
   1b2a2:	c8 96       	adiw	r24, 0x38	; 56
   1b2a4:	e1 2c       	mov	r14, r1
   1b2a6:	f1 2c       	mov	r15, r1
   1b2a8:	87 01       	movw	r16, r14
   1b2aa:	e3 94       	inc	r14
   1b2ac:	9c 01       	movw	r18, r24
   1b2ae:	48 e0       	ldi	r20, 0x08	; 8
   1b2b0:	50 e0       	ldi	r21, 0x00	; 0
   1b2b2:	60 e0       	ldi	r22, 0x00	; 0
   1b2b4:	70 e0       	ldi	r23, 0x00	; 0
   1b2b6:	82 e0       	ldi	r24, 0x02	; 2
   1b2b8:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__GSM_PIN,				(void*)&g_gsm_login_pwd,			sizeof(g_gsm_login_pwd));
   1b2bc:	1e e0       	ldi	r17, 0x0E	; 14
   1b2be:	e1 2e       	mov	r14, r17
   1b2c0:	f1 2c       	mov	r15, r1
   1b2c2:	00 e0       	ldi	r16, 0x00	; 0
   1b2c4:	10 e0       	ldi	r17, 0x00	; 0
   1b2c6:	20 e0       	ldi	r18, 0x00	; 0
   1b2c8:	38 e2       	ldi	r19, 0x28	; 40
   1b2ca:	42 ea       	ldi	r20, 0xA2	; 162
   1b2cc:	50 e0       	ldi	r21, 0x00	; 0
   1b2ce:	60 e0       	ldi	r22, 0x00	; 0
   1b2d0:	70 e0       	ldi	r23, 0x00	; 0
   1b2d2:	82 e0       	ldi	r24, 0x02	; 2
   1b2d4:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
	}

	/* APRS */
	if (bf & EEPROM_SAVE_BF__APRS) {
   1b2d8:	89 ad       	ldd	r24, Y+57	; 0x39
   1b2da:	9a ad       	ldd	r25, Y+58	; 0x3a
   1b2dc:	88 27       	eor	r24, r24
   1b2de:	91 70       	andi	r25, 0x01	; 1
   1b2e0:	89 2b       	or	r24, r25
   1b2e2:	09 f4       	brne	.+2      	; 0x1b2e6 <save_globals+0x582>
   1b2e4:	98 c0       	rjmp	.+304    	; 0x1b416 <save_globals+0x6b2>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_LINK_SERVICE,	(void*)&g_aprs_link_service,		sizeof(g_aprs_link_service));
   1b2e6:	10 e2       	ldi	r17, 0x20	; 32
   1b2e8:	e1 2e       	mov	r14, r17
   1b2ea:	f1 2c       	mov	r15, r1
   1b2ec:	00 e0       	ldi	r16, 0x00	; 0
   1b2ee:	10 e0       	ldi	r17, 0x00	; 0
   1b2f0:	22 eb       	ldi	r18, 0xB2	; 178
   1b2f2:	34 e2       	ldi	r19, 0x24	; 36
   1b2f4:	40 e0       	ldi	r20, 0x00	; 0
   1b2f6:	51 e0       	ldi	r21, 0x01	; 1
   1b2f8:	60 e0       	ldi	r22, 0x00	; 0
   1b2fa:	70 e0       	ldi	r23, 0x00	; 0
   1b2fc:	82 e0       	ldi	r24, 0x02	; 2
   1b2fe:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_LINK_USER,		(void*)&g_aprs_link_user,			sizeof(g_aprs_link_user));
   1b302:	10 e1       	ldi	r17, 0x10	; 16
   1b304:	e1 2e       	mov	r14, r17
   1b306:	f1 2c       	mov	r15, r1
   1b308:	00 e0       	ldi	r16, 0x00	; 0
   1b30a:	10 e0       	ldi	r17, 0x00	; 0
   1b30c:	22 ed       	ldi	r18, 0xD2	; 210
   1b30e:	34 e2       	ldi	r19, 0x24	; 36
   1b310:	40 e2       	ldi	r20, 0x20	; 32
   1b312:	51 e0       	ldi	r21, 0x01	; 1
   1b314:	60 e0       	ldi	r22, 0x00	; 0
   1b316:	70 e0       	ldi	r23, 0x00	; 0
   1b318:	82 e0       	ldi	r24, 0x02	; 2
   1b31a:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_LINK_PWD,		(void*)&g_aprs_link_pwd,			sizeof(g_aprs_link_pwd));
   1b31e:	10 e1       	ldi	r17, 0x10	; 16
   1b320:	e1 2e       	mov	r14, r17
   1b322:	f1 2c       	mov	r15, r1
   1b324:	00 e0       	ldi	r16, 0x00	; 0
   1b326:	10 e0       	ldi	r17, 0x00	; 0
   1b328:	22 ee       	ldi	r18, 0xE2	; 226
   1b32a:	34 e2       	ldi	r19, 0x24	; 36
   1b32c:	40 e3       	ldi	r20, 0x30	; 48
   1b32e:	51 e0       	ldi	r21, 0x01	; 1
   1b330:	60 e0       	ldi	r22, 0x00	; 0
   1b332:	70 e0       	ldi	r23, 0x00	; 0
   1b334:	82 e0       	ldi	r24, 0x02	; 2
   1b336:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_IP_PROTO,		(void*)&g_aprs_ip_proto,			sizeof(g_aprs_ip_proto));
   1b33a:	e1 2c       	mov	r14, r1
   1b33c:	f1 2c       	mov	r15, r1
   1b33e:	87 01       	movw	r16, r14
   1b340:	e3 94       	inc	r14
   1b342:	22 ef       	ldi	r18, 0xF2	; 242
   1b344:	34 e2       	ldi	r19, 0x24	; 36
   1b346:	4a e0       	ldi	r20, 0x0A	; 10
   1b348:	50 e0       	ldi	r21, 0x00	; 0
   1b34a:	60 e0       	ldi	r22, 0x00	; 0
   1b34c:	70 e0       	ldi	r23, 0x00	; 0
   1b34e:	82 e0       	ldi	r24, 0x02	; 2
   1b350:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_IP_NAME,		(void*)&g_aprs_ip_name,				sizeof(g_aprs_ip_name));
   1b354:	10 e2       	ldi	r17, 0x20	; 32
   1b356:	e1 2e       	mov	r14, r17
   1b358:	f1 2c       	mov	r15, r1
   1b35a:	00 e0       	ldi	r16, 0x00	; 0
   1b35c:	10 e0       	ldi	r17, 0x00	; 0
   1b35e:	23 ef       	ldi	r18, 0xF3	; 243
   1b360:	34 e2       	ldi	r19, 0x24	; 36
   1b362:	40 e4       	ldi	r20, 0x40	; 64
   1b364:	51 e0       	ldi	r21, 0x01	; 1
   1b366:	60 e0       	ldi	r22, 0x00	; 0
   1b368:	70 e0       	ldi	r23, 0x00	; 0
   1b36a:	82 e0       	ldi	r24, 0x02	; 2
   1b36c:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_IP_PORT,		(void*)&g_aprs_ip_port,				sizeof(g_aprs_ip_port));
   1b370:	12 e0       	ldi	r17, 0x02	; 2
   1b372:	e1 2e       	mov	r14, r17
   1b374:	f1 2c       	mov	r15, r1
   1b376:	00 e0       	ldi	r16, 0x00	; 0
   1b378:	10 e0       	ldi	r17, 0x00	; 0
   1b37a:	23 e1       	ldi	r18, 0x13	; 19
   1b37c:	35 e2       	ldi	r19, 0x25	; 37
   1b37e:	4c e0       	ldi	r20, 0x0C	; 12
   1b380:	50 e0       	ldi	r21, 0x00	; 0
   1b382:	60 e0       	ldi	r22, 0x00	; 0
   1b384:	70 e0       	ldi	r23, 0x00	; 0
   1b386:	82 e0       	ldi	r24, 0x02	; 2
   1b388:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_CALLSIGN,		(void*)&g_aprs_source_callsign,		sizeof(g_aprs_source_callsign));
   1b38c:	1c e0       	ldi	r17, 0x0C	; 12
   1b38e:	e1 2e       	mov	r14, r17
   1b390:	f1 2c       	mov	r15, r1
   1b392:	00 e0       	ldi	r16, 0x00	; 0
   1b394:	10 e0       	ldi	r17, 0x00	; 0
   1b396:	25 e1       	ldi	r18, 0x15	; 21
   1b398:	35 e2       	ldi	r19, 0x25	; 37
   1b39a:	40 e8       	ldi	r20, 0x80	; 128
   1b39c:	50 e0       	ldi	r21, 0x00	; 0
   1b39e:	60 e0       	ldi	r22, 0x00	; 0
   1b3a0:	70 e0       	ldi	r23, 0x00	; 0
   1b3a2:	82 e0       	ldi	r24, 0x02	; 2
   1b3a4:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_SSID,			(void*)&g_aprs_source_ssid,			sizeof(g_aprs_source_ssid));
   1b3a8:	14 e0       	ldi	r17, 0x04	; 4
   1b3aa:	e1 2e       	mov	r14, r17
   1b3ac:	f1 2c       	mov	r15, r1
   1b3ae:	00 e0       	ldi	r16, 0x00	; 0
   1b3b0:	10 e0       	ldi	r17, 0x00	; 0
   1b3b2:	21 e2       	ldi	r18, 0x21	; 33
   1b3b4:	35 e2       	ldi	r19, 0x25	; 37
   1b3b6:	4c e8       	ldi	r20, 0x8C	; 140
   1b3b8:	50 e0       	ldi	r21, 0x00	; 0
   1b3ba:	60 e0       	ldi	r22, 0x00	; 0
   1b3bc:	70 e0       	ldi	r23, 0x00	; 0
   1b3be:	82 e0       	ldi	r24, 0x02	; 2
   1b3c0:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_LOGIN,			(void*)&g_aprs_login_user,			sizeof(g_aprs_login_user));
   1b3c4:	1a e0       	ldi	r17, 0x0A	; 10
   1b3c6:	e1 2e       	mov	r14, r17
   1b3c8:	f1 2c       	mov	r15, r1
   1b3ca:	00 e0       	ldi	r16, 0x00	; 0
   1b3cc:	10 e0       	ldi	r17, 0x00	; 0
   1b3ce:	25 e2       	ldi	r18, 0x25	; 37
   1b3d0:	35 e2       	ldi	r19, 0x25	; 37
   1b3d2:	40 e9       	ldi	r20, 0x90	; 144
   1b3d4:	50 e0       	ldi	r21, 0x00	; 0
   1b3d6:	60 e0       	ldi	r22, 0x00	; 0
   1b3d8:	70 e0       	ldi	r23, 0x00	; 0
   1b3da:	82 e0       	ldi	r24, 0x02	; 2
   1b3dc:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_PWD,			(void*)&g_aprs_login_pwd,			sizeof(g_aprs_login_pwd));
   1b3e0:	16 e0       	ldi	r17, 0x06	; 6
   1b3e2:	e1 2e       	mov	r14, r17
   1b3e4:	f1 2c       	mov	r15, r1
   1b3e6:	00 e0       	ldi	r16, 0x00	; 0
   1b3e8:	10 e0       	ldi	r17, 0x00	; 0
   1b3ea:	2f e2       	ldi	r18, 0x2F	; 47
   1b3ec:	35 e2       	ldi	r19, 0x25	; 37
   1b3ee:	4a e9       	ldi	r20, 0x9A	; 154
   1b3f0:	50 e0       	ldi	r21, 0x00	; 0
   1b3f2:	60 e0       	ldi	r22, 0x00	; 0
   1b3f4:	70 e0       	ldi	r23, 0x00	; 0
   1b3f6:	82 e0       	ldi	r24, 0x02	; 2
   1b3f8:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_MODE,			(void*)&g_aprs_mode,				sizeof(g_aprs_mode));
   1b3fc:	e1 2c       	mov	r14, r1
   1b3fe:	f1 2c       	mov	r15, r1
   1b400:	87 01       	movw	r16, r14
   1b402:	e3 94       	inc	r14
   1b404:	21 eb       	ldi	r18, 0xB1	; 177
   1b406:	34 e2       	ldi	r19, 0x24	; 36
   1b408:	49 e0       	ldi	r20, 0x09	; 9
   1b40a:	50 e0       	ldi	r21, 0x00	; 0
   1b40c:	60 e0       	ldi	r22, 0x00	; 0
   1b40e:	70 e0       	ldi	r23, 0x00	; 0
   1b410:	82 e0       	ldi	r24, 0x02	; 2
   1b412:	0e 94 6b 4d 	call	0x9ad6	; 0x9ad6 <nvm_write>
	}
}
   1b416:	00 00       	nop
   1b418:	ea 96       	adiw	r28, 0x3a	; 58
   1b41a:	cd bf       	out	0x3d, r28	; 61
   1b41c:	de bf       	out	0x3e, r29	; 62
   1b41e:	df 91       	pop	r29
   1b420:	cf 91       	pop	r28
   1b422:	1f 91       	pop	r17
   1b424:	0f 91       	pop	r16
   1b426:	ff 90       	pop	r15
   1b428:	ef 90       	pop	r14
   1b42a:	08 95       	ret

0001b42c <cueBehind>:


char* cueBehind(char* ptr, char delim)
{
   1b42c:	cf 93       	push	r28
   1b42e:	df 93       	push	r29
   1b430:	00 d0       	rcall	.+0      	; 0x1b432 <cueBehind+0x6>
   1b432:	1f 92       	push	r1
   1b434:	cd b7       	in	r28, 0x3d	; 61
   1b436:	de b7       	in	r29, 0x3e	; 62
   1b438:	8a 83       	std	Y+2, r24	; 0x02
   1b43a:	9b 83       	std	Y+3, r25	; 0x03
   1b43c:	6c 83       	std	Y+4, r22	; 0x04
	do {
		char c = *ptr;
   1b43e:	8a 81       	ldd	r24, Y+2	; 0x02
   1b440:	9b 81       	ldd	r25, Y+3	; 0x03
   1b442:	fc 01       	movw	r30, r24
   1b444:	80 81       	ld	r24, Z
   1b446:	89 83       	std	Y+1, r24	; 0x01

		if (c == delim) {
   1b448:	99 81       	ldd	r25, Y+1	; 0x01
   1b44a:	8c 81       	ldd	r24, Y+4	; 0x04
   1b44c:	98 17       	cp	r25, r24
   1b44e:	41 f4       	brne	.+16     	; 0x1b460 <cueBehind+0x34>
			return ++ptr;
   1b450:	8a 81       	ldd	r24, Y+2	; 0x02
   1b452:	9b 81       	ldd	r25, Y+3	; 0x03
   1b454:	01 96       	adiw	r24, 0x01	; 1
   1b456:	8a 83       	std	Y+2, r24	; 0x02
   1b458:	9b 83       	std	Y+3, r25	; 0x03
   1b45a:	8a 81       	ldd	r24, Y+2	; 0x02
   1b45c:	9b 81       	ldd	r25, Y+3	; 0x03
   1b45e:	0c c0       	rjmp	.+24     	; 0x1b478 <cueBehind+0x4c>
		} else if (!c) {
   1b460:	89 81       	ldd	r24, Y+1	; 0x01
   1b462:	88 23       	and	r24, r24
   1b464:	19 f4       	brne	.+6      	; 0x1b46c <cueBehind+0x40>
			return ptr;
   1b466:	8a 81       	ldd	r24, Y+2	; 0x02
   1b468:	9b 81       	ldd	r25, Y+3	; 0x03
   1b46a:	06 c0       	rjmp	.+12     	; 0x1b478 <cueBehind+0x4c>
		}
		++ptr;
   1b46c:	8a 81       	ldd	r24, Y+2	; 0x02
   1b46e:	9b 81       	ldd	r25, Y+3	; 0x03
   1b470:	01 96       	adiw	r24, 0x01	; 1
   1b472:	8a 83       	std	Y+2, r24	; 0x02
   1b474:	9b 83       	std	Y+3, r25	; 0x03
	} while (true);
   1b476:	e3 cf       	rjmp	.-58     	; 0x1b43e <cueBehind+0x12>

	return NULL;
}
   1b478:	24 96       	adiw	r28, 0x04	; 4
   1b47a:	cd bf       	out	0x3d, r28	; 61
   1b47c:	de bf       	out	0x3e, r29	; 62
   1b47e:	df 91       	pop	r29
   1b480:	cf 91       	pop	r28
   1b482:	08 95       	ret

0001b484 <myStringToFloat>:

int myStringToFloat(const char* ptr, float* out)
{
   1b484:	8f 92       	push	r8
   1b486:	9f 92       	push	r9
   1b488:	af 92       	push	r10
   1b48a:	bf 92       	push	r11
   1b48c:	cf 92       	push	r12
   1b48e:	df 92       	push	r13
   1b490:	ef 92       	push	r14
   1b492:	ff 92       	push	r15
   1b494:	cf 93       	push	r28
   1b496:	df 93       	push	r29
   1b498:	cd b7       	in	r28, 0x3d	; 61
   1b49a:	de b7       	in	r29, 0x3e	; 62
   1b49c:	6a 97       	sbiw	r28, 0x1a	; 26
   1b49e:	cd bf       	out	0x3d, r28	; 61
   1b4a0:	de bf       	out	0x3e, r29	; 62
   1b4a2:	8f 8b       	std	Y+23, r24	; 0x17
   1b4a4:	98 8f       	std	Y+24, r25	; 0x18
   1b4a6:	69 8f       	std	Y+25, r22	; 0x19
   1b4a8:	7a 8f       	std	Y+26, r23	; 0x1a
	const char* start	= ptr;
   1b4aa:	8f 89       	ldd	r24, Y+23	; 0x17
   1b4ac:	98 8d       	ldd	r25, Y+24	; 0x18
   1b4ae:	8b 8b       	std	Y+19, r24	; 0x13
   1b4b0:	9c 8b       	std	Y+20, r25	; 0x14
	uint32_t	i1		= 0;
   1b4b2:	19 82       	std	Y+1, r1	; 0x01
   1b4b4:	1a 82       	std	Y+2, r1	; 0x02
   1b4b6:	1b 82       	std	Y+3, r1	; 0x03
   1b4b8:	1c 82       	std	Y+4, r1	; 0x04
	uint32_t	f1		= 0;
   1b4ba:	1d 82       	std	Y+5, r1	; 0x05
   1b4bc:	1e 82       	std	Y+6, r1	; 0x06
   1b4be:	1f 82       	std	Y+7, r1	; 0x07
   1b4c0:	18 86       	std	Y+8, r1	; 0x08
	uint32_t	f2		= 1;
   1b4c2:	81 e0       	ldi	r24, 0x01	; 1
   1b4c4:	90 e0       	ldi	r25, 0x00	; 0
   1b4c6:	a0 e0       	ldi	r26, 0x00	; 0
   1b4c8:	b0 e0       	ldi	r27, 0x00	; 0
   1b4ca:	89 87       	std	Y+9, r24	; 0x09
   1b4cc:	9a 87       	std	Y+10, r25	; 0x0a
   1b4ce:	ab 87       	std	Y+11, r26	; 0x0b
   1b4d0:	bc 87       	std	Y+12, r27	; 0x0c
	bool		isNeg	= false;
   1b4d2:	1d 86       	std	Y+13, r1	; 0x0d
	bool		isFrac	= false;
   1b4d4:	1e 86       	std	Y+14, r1	; 0x0e

	if (ptr) {
   1b4d6:	8f 89       	ldd	r24, Y+23	; 0x17
   1b4d8:	98 8d       	ldd	r25, Y+24	; 0x18
   1b4da:	89 2b       	or	r24, r25
   1b4dc:	09 f4       	brne	.+2      	; 0x1b4e0 <myStringToFloat+0x5c>
   1b4de:	19 c1       	rjmp	.+562    	; 0x1b712 <myStringToFloat+0x28e>
		/* Eat any white space */
		while (isspace(*ptr)) {
   1b4e0:	05 c0       	rjmp	.+10     	; 0x1b4ec <myStringToFloat+0x68>
			ptr++;
   1b4e2:	8f 89       	ldd	r24, Y+23	; 0x17
   1b4e4:	98 8d       	ldd	r25, Y+24	; 0x18
   1b4e6:	01 96       	adiw	r24, 0x01	; 1
   1b4e8:	8f 8b       	std	Y+23, r24	; 0x17
   1b4ea:	98 8f       	std	Y+24, r25	; 0x18
	bool		isNeg	= false;
	bool		isFrac	= false;

	if (ptr) {
		/* Eat any white space */
		while (isspace(*ptr)) {
   1b4ec:	8f 89       	ldd	r24, Y+23	; 0x17
   1b4ee:	98 8d       	ldd	r25, Y+24	; 0x18
   1b4f0:	fc 01       	movw	r30, r24
   1b4f2:	80 81       	ld	r24, Z
   1b4f4:	08 2e       	mov	r0, r24
   1b4f6:	00 0c       	add	r0, r0
   1b4f8:	99 0b       	sbc	r25, r25
   1b4fa:	0f 94 2b 32 	call	0x26456	; 0x26456 <isspace>
   1b4fe:	89 2b       	or	r24, r25
   1b500:	81 f7       	brne	.-32     	; 0x1b4e2 <myStringToFloat+0x5e>
			ptr++;
		}

		/* Get sign */
		if (*ptr == '+') {
   1b502:	8f 89       	ldd	r24, Y+23	; 0x17
   1b504:	98 8d       	ldd	r25, Y+24	; 0x18
   1b506:	fc 01       	movw	r30, r24
   1b508:	80 81       	ld	r24, Z
   1b50a:	8b 32       	cpi	r24, 0x2B	; 43
   1b50c:	31 f4       	brne	.+12     	; 0x1b51a <myStringToFloat+0x96>
			ptr++;
   1b50e:	8f 89       	ldd	r24, Y+23	; 0x17
   1b510:	98 8d       	ldd	r25, Y+24	; 0x18
   1b512:	01 96       	adiw	r24, 0x01	; 1
   1b514:	8f 8b       	std	Y+23, r24	; 0x17
   1b516:	98 8f       	std	Y+24, r25	; 0x18
   1b518:	0d c0       	rjmp	.+26     	; 0x1b534 <myStringToFloat+0xb0>
		} else if (*ptr == '-') {
   1b51a:	8f 89       	ldd	r24, Y+23	; 0x17
   1b51c:	98 8d       	ldd	r25, Y+24	; 0x18
   1b51e:	fc 01       	movw	r30, r24
   1b520:	80 81       	ld	r24, Z
   1b522:	8d 32       	cpi	r24, 0x2D	; 45
   1b524:	39 f4       	brne	.+14     	; 0x1b534 <myStringToFloat+0xb0>
			ptr++;
   1b526:	8f 89       	ldd	r24, Y+23	; 0x17
   1b528:	98 8d       	ldd	r25, Y+24	; 0x18
   1b52a:	01 96       	adiw	r24, 0x01	; 1
   1b52c:	8f 8b       	std	Y+23, r24	; 0x17
   1b52e:	98 8f       	std	Y+24, r25	; 0x18
			isNeg = true;
   1b530:	81 e0       	ldi	r24, 0x01	; 1
   1b532:	8d 87       	std	Y+13, r24	; 0x0d
		}

		/* Read integer part */
		do {
			char c = *(ptr++);
   1b534:	8f 89       	ldd	r24, Y+23	; 0x17
   1b536:	98 8d       	ldd	r25, Y+24	; 0x18
   1b538:	9c 01       	movw	r18, r24
   1b53a:	2f 5f       	subi	r18, 0xFF	; 255
   1b53c:	3f 4f       	sbci	r19, 0xFF	; 255
   1b53e:	2f 8b       	std	Y+23, r18	; 0x17
   1b540:	38 8f       	std	Y+24, r19	; 0x18
   1b542:	fc 01       	movw	r30, r24
   1b544:	80 81       	ld	r24, Z
   1b546:	8d 8b       	std	Y+21, r24	; 0x15

			if ('0' <= c && c <= '9') {
   1b548:	8d 89       	ldd	r24, Y+21	; 0x15
   1b54a:	80 33       	cpi	r24, 0x30	; 48
   1b54c:	9c f1       	brlt	.+102    	; 0x1b5b4 <myStringToFloat+0x130>
   1b54e:	8d 89       	ldd	r24, Y+21	; 0x15
   1b550:	8a 33       	cpi	r24, 0x3A	; 58
   1b552:	84 f5       	brge	.+96     	; 0x1b5b4 <myStringToFloat+0x130>
				i1 *= 10;
   1b554:	89 81       	ldd	r24, Y+1	; 0x01
   1b556:	9a 81       	ldd	r25, Y+2	; 0x02
   1b558:	ab 81       	ldd	r26, Y+3	; 0x03
   1b55a:	bc 81       	ldd	r27, Y+4	; 0x04
   1b55c:	88 0f       	add	r24, r24
   1b55e:	99 1f       	adc	r25, r25
   1b560:	aa 1f       	adc	r26, r26
   1b562:	bb 1f       	adc	r27, r27
   1b564:	9c 01       	movw	r18, r24
   1b566:	ad 01       	movw	r20, r26
   1b568:	22 0f       	add	r18, r18
   1b56a:	33 1f       	adc	r19, r19
   1b56c:	44 1f       	adc	r20, r20
   1b56e:	55 1f       	adc	r21, r21
   1b570:	22 0f       	add	r18, r18
   1b572:	33 1f       	adc	r19, r19
   1b574:	44 1f       	adc	r20, r20
   1b576:	55 1f       	adc	r21, r21
   1b578:	82 0f       	add	r24, r18
   1b57a:	93 1f       	adc	r25, r19
   1b57c:	a4 1f       	adc	r26, r20
   1b57e:	b5 1f       	adc	r27, r21
   1b580:	89 83       	std	Y+1, r24	; 0x01
   1b582:	9a 83       	std	Y+2, r25	; 0x02
   1b584:	ab 83       	std	Y+3, r26	; 0x03
   1b586:	bc 83       	std	Y+4, r27	; 0x04
				i1 += c - '0';
   1b588:	8d 89       	ldd	r24, Y+21	; 0x15
   1b58a:	08 2e       	mov	r0, r24
   1b58c:	00 0c       	add	r0, r0
   1b58e:	99 0b       	sbc	r25, r25
   1b590:	c0 97       	sbiw	r24, 0x30	; 48
   1b592:	09 2e       	mov	r0, r25
   1b594:	00 0c       	add	r0, r0
   1b596:	aa 0b       	sbc	r26, r26
   1b598:	bb 0b       	sbc	r27, r27
   1b59a:	29 81       	ldd	r18, Y+1	; 0x01
   1b59c:	3a 81       	ldd	r19, Y+2	; 0x02
   1b59e:	4b 81       	ldd	r20, Y+3	; 0x03
   1b5a0:	5c 81       	ldd	r21, Y+4	; 0x04
   1b5a2:	82 0f       	add	r24, r18
   1b5a4:	93 1f       	adc	r25, r19
   1b5a6:	a4 1f       	adc	r26, r20
   1b5a8:	b5 1f       	adc	r27, r21
   1b5aa:	89 83       	std	Y+1, r24	; 0x01
   1b5ac:	9a 83       	std	Y+2, r25	; 0x02
   1b5ae:	ab 83       	std	Y+3, r26	; 0x03
   1b5b0:	bc 83       	std	Y+4, r27	; 0x04
				isFrac = true;
				break;
			} else {
				break;
			}
		} while (true);
   1b5b2:	c0 cf       	rjmp	.-128    	; 0x1b534 <myStringToFloat+0xb0>
			char c = *(ptr++);

			if ('0' <= c && c <= '9') {
				i1 *= 10;
				i1 += c - '0';
			} else if (c == '.') {
   1b5b4:	8d 89       	ldd	r24, Y+21	; 0x15
   1b5b6:	8e 32       	cpi	r24, 0x2E	; 46
   1b5b8:	19 f4       	brne	.+6      	; 0x1b5c0 <myStringToFloat+0x13c>
				isFrac = true;
   1b5ba:	81 e0       	ldi	r24, 0x01	; 1
   1b5bc:	8e 87       	std	Y+14, r24	; 0x0e
				break;
   1b5be:	01 c0       	rjmp	.+2      	; 0x1b5c2 <myStringToFloat+0x13e>
			} else {
				break;
   1b5c0:	00 00       	nop
			}
		} while (true);

		/* Read fractional part */
		if (isFrac) {
   1b5c2:	8e 85       	ldd	r24, Y+14	; 0x0e
   1b5c4:	88 23       	and	r24, r24
   1b5c6:	09 f4       	brne	.+2      	; 0x1b5ca <myStringToFloat+0x146>
   1b5c8:	5c c0       	rjmp	.+184    	; 0x1b682 <myStringToFloat+0x1fe>
			do {
				char c = *(ptr++);
   1b5ca:	8f 89       	ldd	r24, Y+23	; 0x17
   1b5cc:	98 8d       	ldd	r25, Y+24	; 0x18
   1b5ce:	9c 01       	movw	r18, r24
   1b5d0:	2f 5f       	subi	r18, 0xFF	; 255
   1b5d2:	3f 4f       	sbci	r19, 0xFF	; 255
   1b5d4:	2f 8b       	std	Y+23, r18	; 0x17
   1b5d6:	38 8f       	std	Y+24, r19	; 0x18
   1b5d8:	fc 01       	movw	r30, r24
   1b5da:	80 81       	ld	r24, Z
   1b5dc:	8e 8b       	std	Y+22, r24	; 0x16

				if ('0' <= c && c <= '9') {
   1b5de:	8e 89       	ldd	r24, Y+22	; 0x16
   1b5e0:	80 33       	cpi	r24, 0x30	; 48
   1b5e2:	0c f4       	brge	.+2      	; 0x1b5e6 <myStringToFloat+0x162>
   1b5e4:	4e c0       	rjmp	.+156    	; 0x1b682 <myStringToFloat+0x1fe>
   1b5e6:	8e 89       	ldd	r24, Y+22	; 0x16
   1b5e8:	8a 33       	cpi	r24, 0x3A	; 58
   1b5ea:	0c f0       	brlt	.+2      	; 0x1b5ee <myStringToFloat+0x16a>
   1b5ec:	4a c0       	rjmp	.+148    	; 0x1b682 <myStringToFloat+0x1fe>
					f2 *= 10;
   1b5ee:	89 85       	ldd	r24, Y+9	; 0x09
   1b5f0:	9a 85       	ldd	r25, Y+10	; 0x0a
   1b5f2:	ab 85       	ldd	r26, Y+11	; 0x0b
   1b5f4:	bc 85       	ldd	r27, Y+12	; 0x0c
   1b5f6:	88 0f       	add	r24, r24
   1b5f8:	99 1f       	adc	r25, r25
   1b5fa:	aa 1f       	adc	r26, r26
   1b5fc:	bb 1f       	adc	r27, r27
   1b5fe:	9c 01       	movw	r18, r24
   1b600:	ad 01       	movw	r20, r26
   1b602:	22 0f       	add	r18, r18
   1b604:	33 1f       	adc	r19, r19
   1b606:	44 1f       	adc	r20, r20
   1b608:	55 1f       	adc	r21, r21
   1b60a:	22 0f       	add	r18, r18
   1b60c:	33 1f       	adc	r19, r19
   1b60e:	44 1f       	adc	r20, r20
   1b610:	55 1f       	adc	r21, r21
   1b612:	82 0f       	add	r24, r18
   1b614:	93 1f       	adc	r25, r19
   1b616:	a4 1f       	adc	r26, r20
   1b618:	b5 1f       	adc	r27, r21
   1b61a:	89 87       	std	Y+9, r24	; 0x09
   1b61c:	9a 87       	std	Y+10, r25	; 0x0a
   1b61e:	ab 87       	std	Y+11, r26	; 0x0b
   1b620:	bc 87       	std	Y+12, r27	; 0x0c
					f1 *= 10;
   1b622:	8d 81       	ldd	r24, Y+5	; 0x05
   1b624:	9e 81       	ldd	r25, Y+6	; 0x06
   1b626:	af 81       	ldd	r26, Y+7	; 0x07
   1b628:	b8 85       	ldd	r27, Y+8	; 0x08
   1b62a:	88 0f       	add	r24, r24
   1b62c:	99 1f       	adc	r25, r25
   1b62e:	aa 1f       	adc	r26, r26
   1b630:	bb 1f       	adc	r27, r27
   1b632:	9c 01       	movw	r18, r24
   1b634:	ad 01       	movw	r20, r26
   1b636:	22 0f       	add	r18, r18
   1b638:	33 1f       	adc	r19, r19
   1b63a:	44 1f       	adc	r20, r20
   1b63c:	55 1f       	adc	r21, r21
   1b63e:	22 0f       	add	r18, r18
   1b640:	33 1f       	adc	r19, r19
   1b642:	44 1f       	adc	r20, r20
   1b644:	55 1f       	adc	r21, r21
   1b646:	82 0f       	add	r24, r18
   1b648:	93 1f       	adc	r25, r19
   1b64a:	a4 1f       	adc	r26, r20
   1b64c:	b5 1f       	adc	r27, r21
   1b64e:	8d 83       	std	Y+5, r24	; 0x05
   1b650:	9e 83       	std	Y+6, r25	; 0x06
   1b652:	af 83       	std	Y+7, r26	; 0x07
   1b654:	b8 87       	std	Y+8, r27	; 0x08
					f1 += c - '0';
   1b656:	8e 89       	ldd	r24, Y+22	; 0x16
   1b658:	08 2e       	mov	r0, r24
   1b65a:	00 0c       	add	r0, r0
   1b65c:	99 0b       	sbc	r25, r25
   1b65e:	c0 97       	sbiw	r24, 0x30	; 48
   1b660:	09 2e       	mov	r0, r25
   1b662:	00 0c       	add	r0, r0
   1b664:	aa 0b       	sbc	r26, r26
   1b666:	bb 0b       	sbc	r27, r27
   1b668:	2d 81       	ldd	r18, Y+5	; 0x05
   1b66a:	3e 81       	ldd	r19, Y+6	; 0x06
   1b66c:	4f 81       	ldd	r20, Y+7	; 0x07
   1b66e:	58 85       	ldd	r21, Y+8	; 0x08
   1b670:	82 0f       	add	r24, r18
   1b672:	93 1f       	adc	r25, r19
   1b674:	a4 1f       	adc	r26, r20
   1b676:	b5 1f       	adc	r27, r21
   1b678:	8d 83       	std	Y+5, r24	; 0x05
   1b67a:	9e 83       	std	Y+6, r25	; 0x06
   1b67c:	af 83       	std	Y+7, r26	; 0x07
   1b67e:	b8 87       	std	Y+8, r27	; 0x08
				} else {
					break;
				}
			} while (true);
   1b680:	a4 cf       	rjmp	.-184    	; 0x1b5ca <myStringToFloat+0x146>
		}

		/* Write out float value */
		if (out) {
   1b682:	89 8d       	ldd	r24, Y+25	; 0x19
   1b684:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1b686:	89 2b       	or	r24, r25
   1b688:	09 f4       	brne	.+2      	; 0x1b68c <myStringToFloat+0x208>
   1b68a:	43 c0       	rjmp	.+134    	; 0x1b712 <myStringToFloat+0x28e>
			float fl = i1 + ((float)f1 / (float)f2);
   1b68c:	69 81       	ldd	r22, Y+1	; 0x01
   1b68e:	7a 81       	ldd	r23, Y+2	; 0x02
   1b690:	8b 81       	ldd	r24, Y+3	; 0x03
   1b692:	9c 81       	ldd	r25, Y+4	; 0x04
   1b694:	0f 94 df 26 	call	0x24dbe	; 0x24dbe <__floatunsisf>
   1b698:	6b 01       	movw	r12, r22
   1b69a:	7c 01       	movw	r14, r24
   1b69c:	6d 81       	ldd	r22, Y+5	; 0x05
   1b69e:	7e 81       	ldd	r23, Y+6	; 0x06
   1b6a0:	8f 81       	ldd	r24, Y+7	; 0x07
   1b6a2:	98 85       	ldd	r25, Y+8	; 0x08
   1b6a4:	0f 94 df 26 	call	0x24dbe	; 0x24dbe <__floatunsisf>
   1b6a8:	4b 01       	movw	r8, r22
   1b6aa:	5c 01       	movw	r10, r24
   1b6ac:	69 85       	ldd	r22, Y+9	; 0x09
   1b6ae:	7a 85       	ldd	r23, Y+10	; 0x0a
   1b6b0:	8b 85       	ldd	r24, Y+11	; 0x0b
   1b6b2:	9c 85       	ldd	r25, Y+12	; 0x0c
   1b6b4:	0f 94 df 26 	call	0x24dbe	; 0x24dbe <__floatunsisf>
   1b6b8:	dc 01       	movw	r26, r24
   1b6ba:	cb 01       	movw	r24, r22
   1b6bc:	9c 01       	movw	r18, r24
   1b6be:	ad 01       	movw	r20, r26
   1b6c0:	c5 01       	movw	r24, r10
   1b6c2:	b4 01       	movw	r22, r8
   1b6c4:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   1b6c8:	dc 01       	movw	r26, r24
   1b6ca:	cb 01       	movw	r24, r22
   1b6cc:	9c 01       	movw	r18, r24
   1b6ce:	ad 01       	movw	r20, r26
   1b6d0:	c7 01       	movw	r24, r14
   1b6d2:	b6 01       	movw	r22, r12
   1b6d4:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   1b6d8:	dc 01       	movw	r26, r24
   1b6da:	cb 01       	movw	r24, r22
   1b6dc:	8f 87       	std	Y+15, r24	; 0x0f
   1b6de:	98 8b       	std	Y+16, r25	; 0x10
   1b6e0:	a9 8b       	std	Y+17, r26	; 0x11
   1b6e2:	ba 8b       	std	Y+18, r27	; 0x12

			if (isNeg) {
   1b6e4:	8d 85       	ldd	r24, Y+13	; 0x0d
   1b6e6:	88 23       	and	r24, r24
   1b6e8:	49 f0       	breq	.+18     	; 0x1b6fc <myStringToFloat+0x278>
				fl = -fl;
   1b6ea:	8f 85       	ldd	r24, Y+15	; 0x0f
   1b6ec:	98 89       	ldd	r25, Y+16	; 0x10
   1b6ee:	a9 89       	ldd	r26, Y+17	; 0x11
   1b6f0:	ba 89       	ldd	r27, Y+18	; 0x12
   1b6f2:	b0 58       	subi	r27, 0x80	; 128
   1b6f4:	8f 87       	std	Y+15, r24	; 0x0f
   1b6f6:	98 8b       	std	Y+16, r25	; 0x10
   1b6f8:	a9 8b       	std	Y+17, r26	; 0x11
   1b6fa:	ba 8b       	std	Y+18, r27	; 0x12
			}
			*out = fl;
   1b6fc:	29 8d       	ldd	r18, Y+25	; 0x19
   1b6fe:	3a 8d       	ldd	r19, Y+26	; 0x1a
   1b700:	8f 85       	ldd	r24, Y+15	; 0x0f
   1b702:	98 89       	ldd	r25, Y+16	; 0x10
   1b704:	a9 89       	ldd	r26, Y+17	; 0x11
   1b706:	ba 89       	ldd	r27, Y+18	; 0x12
   1b708:	f9 01       	movw	r30, r18
   1b70a:	80 83       	st	Z, r24
   1b70c:	91 83       	std	Z+1, r25	; 0x01
   1b70e:	a2 83       	std	Z+2, r26	; 0x02
   1b710:	b3 83       	std	Z+3, r27	; 0x03
		}
	}
	return ptr - start;
   1b712:	2f 89       	ldd	r18, Y+23	; 0x17
   1b714:	38 8d       	ldd	r19, Y+24	; 0x18
   1b716:	8b 89       	ldd	r24, Y+19	; 0x13
   1b718:	9c 89       	ldd	r25, Y+20	; 0x14
   1b71a:	a9 01       	movw	r20, r18
   1b71c:	48 1b       	sub	r20, r24
   1b71e:	59 0b       	sbc	r21, r25
   1b720:	ca 01       	movw	r24, r20
}
   1b722:	6a 96       	adiw	r28, 0x1a	; 26
   1b724:	cd bf       	out	0x3d, r28	; 61
   1b726:	de bf       	out	0x3e, r29	; 62
   1b728:	df 91       	pop	r29
   1b72a:	cf 91       	pop	r28
   1b72c:	ff 90       	pop	r15
   1b72e:	ef 90       	pop	r14
   1b730:	df 90       	pop	r13
   1b732:	cf 90       	pop	r12
   1b734:	bf 90       	pop	r11
   1b736:	af 90       	pop	r10
   1b738:	9f 90       	pop	r9
   1b73a:	8f 90       	pop	r8
   1b73c:	08 95       	ret

0001b73e <myStringToVar>:

int myStringToVar(char *str, uint32_t format, float out_f[], long out_l[], int out_i[])
{
   1b73e:	ef 92       	push	r14
   1b740:	ff 92       	push	r15
   1b742:	0f 93       	push	r16
   1b744:	1f 93       	push	r17
   1b746:	cf 93       	push	r28
   1b748:	df 93       	push	r29
   1b74a:	cd b7       	in	r28, 0x3d	; 61
   1b74c:	de b7       	in	r29, 0x3e	; 62
   1b74e:	65 97       	sbiw	r28, 0x15	; 21
   1b750:	cd bf       	out	0x3d, r28	; 61
   1b752:	de bf       	out	0x3e, r29	; 62
   1b754:	8a 87       	std	Y+10, r24	; 0x0a
   1b756:	9b 87       	std	Y+11, r25	; 0x0b
   1b758:	4c 87       	std	Y+12, r20	; 0x0c
   1b75a:	5d 87       	std	Y+13, r21	; 0x0d
   1b75c:	6e 87       	std	Y+14, r22	; 0x0e
   1b75e:	7f 87       	std	Y+15, r23	; 0x0f
   1b760:	28 8b       	std	Y+16, r18	; 0x10
   1b762:	39 8b       	std	Y+17, r19	; 0x11
   1b764:	0a 8b       	std	Y+18, r16	; 0x12
   1b766:	1b 8b       	std	Y+19, r17	; 0x13
   1b768:	ec 8a       	std	Y+20, r14	; 0x14
   1b76a:	fd 8a       	std	Y+21, r15	; 0x15
	int ret = 0;
   1b76c:	19 82       	std	Y+1, r1	; 0x01
   1b76e:	1a 82       	std	Y+2, r1	; 0x02
	int idx = 0;
   1b770:	1b 82       	std	Y+3, r1	; 0x03
   1b772:	1c 82       	std	Y+4, r1	; 0x04

	uint8_t mode = format & 0x03;
   1b774:	8c 85       	ldd	r24, Y+12	; 0x0c
   1b776:	83 70       	andi	r24, 0x03	; 3
   1b778:	8d 83       	std	Y+5, r24	; 0x05
	while (mode) {
   1b77a:	99 c0       	rjmp	.+306    	; 0x1b8ae <myStringToVar+0x170>
		char* item = str + idx;
   1b77c:	8b 81       	ldd	r24, Y+3	; 0x03
   1b77e:	9c 81       	ldd	r25, Y+4	; 0x04
   1b780:	2a 85       	ldd	r18, Y+10	; 0x0a
   1b782:	3b 85       	ldd	r19, Y+11	; 0x0b
   1b784:	82 0f       	add	r24, r18
   1b786:	93 1f       	adc	r25, r19
   1b788:	8e 83       	std	Y+6, r24	; 0x06
   1b78a:	9f 83       	std	Y+7, r25	; 0x07

		switch (mode) {
   1b78c:	8d 81       	ldd	r24, Y+5	; 0x05
   1b78e:	88 2f       	mov	r24, r24
   1b790:	90 e0       	ldi	r25, 0x00	; 0
   1b792:	82 30       	cpi	r24, 0x02	; 2
   1b794:	91 05       	cpc	r25, r1
   1b796:	11 f1       	breq	.+68     	; 0x1b7dc <myStringToVar+0x9e>
   1b798:	83 30       	cpi	r24, 0x03	; 3
   1b79a:	91 05       	cpc	r25, r1
   1b79c:	d1 f1       	breq	.+116    	; 0x1b812 <myStringToVar+0xd4>
   1b79e:	01 97       	sbiw	r24, 0x01	; 1
   1b7a0:	09 f0       	breq	.+2      	; 0x1b7a4 <myStringToVar+0x66>
   1b7a2:	4e c0       	rjmp	.+156    	; 0x1b840 <myStringToVar+0x102>
			case MY_STRING_TO_VAR_FLOAT:
			if (out_f) {
   1b7a4:	88 89       	ldd	r24, Y+16	; 0x10
   1b7a6:	99 89       	ldd	r25, Y+17	; 0x11
   1b7a8:	89 2b       	or	r24, r25
   1b7aa:	09 f4       	brne	.+2      	; 0x1b7ae <myStringToVar+0x70>
   1b7ac:	4c c0       	rjmp	.+152    	; 0x1b846 <myStringToVar+0x108>
				*(out_f++) = atof(item);
   1b7ae:	08 89       	ldd	r16, Y+16	; 0x10
   1b7b0:	19 89       	ldd	r17, Y+17	; 0x11
   1b7b2:	c8 01       	movw	r24, r16
   1b7b4:	04 96       	adiw	r24, 0x04	; 4
   1b7b6:	88 8b       	std	Y+16, r24	; 0x10
   1b7b8:	99 8b       	std	Y+17, r25	; 0x11
   1b7ba:	8e 81       	ldd	r24, Y+6	; 0x06
   1b7bc:	9f 81       	ldd	r25, Y+7	; 0x07
   1b7be:	0f 94 0d 31 	call	0x2621a	; 0x2621a <atof>
   1b7c2:	dc 01       	movw	r26, r24
   1b7c4:	cb 01       	movw	r24, r22
   1b7c6:	f8 01       	movw	r30, r16
   1b7c8:	80 83       	st	Z, r24
   1b7ca:	91 83       	std	Z+1, r25	; 0x01
   1b7cc:	a2 83       	std	Z+2, r26	; 0x02
   1b7ce:	b3 83       	std	Z+3, r27	; 0x03
				++ret;
   1b7d0:	89 81       	ldd	r24, Y+1	; 0x01
   1b7d2:	9a 81       	ldd	r25, Y+2	; 0x02
   1b7d4:	01 96       	adiw	r24, 0x01	; 1
   1b7d6:	89 83       	std	Y+1, r24	; 0x01
   1b7d8:	9a 83       	std	Y+2, r25	; 0x02
			}
			break;
   1b7da:	35 c0       	rjmp	.+106    	; 0x1b846 <myStringToVar+0x108>

			case MY_STRING_TO_VAR_LONG:
			if (out_l) {
   1b7dc:	8a 89       	ldd	r24, Y+18	; 0x12
   1b7de:	9b 89       	ldd	r25, Y+19	; 0x13
   1b7e0:	89 2b       	or	r24, r25
   1b7e2:	99 f1       	breq	.+102    	; 0x1b84a <myStringToVar+0x10c>
				*(out_l++) = atol(item);
   1b7e4:	0a 89       	ldd	r16, Y+18	; 0x12
   1b7e6:	1b 89       	ldd	r17, Y+19	; 0x13
   1b7e8:	c8 01       	movw	r24, r16
   1b7ea:	04 96       	adiw	r24, 0x04	; 4
   1b7ec:	8a 8b       	std	Y+18, r24	; 0x12
   1b7ee:	9b 8b       	std	Y+19, r25	; 0x13
   1b7f0:	8e 81       	ldd	r24, Y+6	; 0x06
   1b7f2:	9f 81       	ldd	r25, Y+7	; 0x07
   1b7f4:	0f 94 2d 31 	call	0x2625a	; 0x2625a <atol>
   1b7f8:	dc 01       	movw	r26, r24
   1b7fa:	cb 01       	movw	r24, r22
   1b7fc:	f8 01       	movw	r30, r16
   1b7fe:	80 83       	st	Z, r24
   1b800:	91 83       	std	Z+1, r25	; 0x01
   1b802:	a2 83       	std	Z+2, r26	; 0x02
   1b804:	b3 83       	std	Z+3, r27	; 0x03
				++ret;
   1b806:	89 81       	ldd	r24, Y+1	; 0x01
   1b808:	9a 81       	ldd	r25, Y+2	; 0x02
   1b80a:	01 96       	adiw	r24, 0x01	; 1
   1b80c:	89 83       	std	Y+1, r24	; 0x01
   1b80e:	9a 83       	std	Y+2, r25	; 0x02
			}
			break;
   1b810:	1c c0       	rjmp	.+56     	; 0x1b84a <myStringToVar+0x10c>

			case MY_STRING_TO_VAR_INT:
			if (out_i) {
   1b812:	8c 89       	ldd	r24, Y+20	; 0x14
   1b814:	9d 89       	ldd	r25, Y+21	; 0x15
   1b816:	89 2b       	or	r24, r25
   1b818:	d1 f0       	breq	.+52     	; 0x1b84e <myStringToVar+0x110>
				*(out_i++) = atoi(item);
   1b81a:	0c 89       	ldd	r16, Y+20	; 0x14
   1b81c:	1d 89       	ldd	r17, Y+21	; 0x15
   1b81e:	c8 01       	movw	r24, r16
   1b820:	02 96       	adiw	r24, 0x02	; 2
   1b822:	8c 8b       	std	Y+20, r24	; 0x14
   1b824:	9d 8b       	std	Y+21, r25	; 0x15
   1b826:	8e 81       	ldd	r24, Y+6	; 0x06
   1b828:	9f 81       	ldd	r25, Y+7	; 0x07
   1b82a:	0f 94 10 31 	call	0x26220	; 0x26220 <atoi>
   1b82e:	f8 01       	movw	r30, r16
   1b830:	80 83       	st	Z, r24
   1b832:	91 83       	std	Z+1, r25	; 0x01
				++ret;
   1b834:	89 81       	ldd	r24, Y+1	; 0x01
   1b836:	9a 81       	ldd	r25, Y+2	; 0x02
   1b838:	01 96       	adiw	r24, 0x01	; 1
   1b83a:	89 83       	std	Y+1, r24	; 0x01
   1b83c:	9a 83       	std	Y+2, r25	; 0x02
			}
			break;
   1b83e:	07 c0       	rjmp	.+14     	; 0x1b84e <myStringToVar+0x110>

			default:
				return ret;
   1b840:	89 81       	ldd	r24, Y+1	; 0x01
   1b842:	9a 81       	ldd	r25, Y+2	; 0x02
   1b844:	3c c0       	rjmp	.+120    	; 0x1b8be <myStringToVar+0x180>
			case MY_STRING_TO_VAR_FLOAT:
			if (out_f) {
				*(out_f++) = atof(item);
				++ret;
			}
			break;
   1b846:	00 00       	nop
   1b848:	03 c0       	rjmp	.+6      	; 0x1b850 <myStringToVar+0x112>
			case MY_STRING_TO_VAR_LONG:
			if (out_l) {
				*(out_l++) = atol(item);
				++ret;
			}
			break;
   1b84a:	00 00       	nop
   1b84c:	01 c0       	rjmp	.+2      	; 0x1b850 <myStringToVar+0x112>
			case MY_STRING_TO_VAR_INT:
			if (out_i) {
				*(out_i++) = atoi(item);
				++ret;
			}
			break;
   1b84e:	00 00       	nop
			default:
				return ret;
		}

		/* forward to next string position */
		char* next = strchr(item, ',');
   1b850:	8e 81       	ldd	r24, Y+6	; 0x06
   1b852:	9f 81       	ldd	r25, Y+7	; 0x07
   1b854:	6c e2       	ldi	r22, 0x2C	; 44
   1b856:	70 e0       	ldi	r23, 0x00	; 0
   1b858:	0f 94 ab 32 	call	0x26556	; 0x26556 <strchr>
   1b85c:	88 87       	std	Y+8, r24	; 0x08
   1b85e:	99 87       	std	Y+9, r25	; 0x09
		if (!next) {
   1b860:	88 85       	ldd	r24, Y+8	; 0x08
   1b862:	99 85       	ldd	r25, Y+9	; 0x09
   1b864:	89 2b       	or	r24, r25
   1b866:	41 f1       	breq	.+80     	; 0x1b8b8 <myStringToVar+0x17a>
			break;
		}
		idx += 1 + next - item;
   1b868:	88 85       	ldd	r24, Y+8	; 0x08
   1b86a:	99 85       	ldd	r25, Y+9	; 0x09
   1b86c:	01 96       	adiw	r24, 0x01	; 1
   1b86e:	9c 01       	movw	r18, r24
   1b870:	8e 81       	ldd	r24, Y+6	; 0x06
   1b872:	9f 81       	ldd	r25, Y+7	; 0x07
   1b874:	a9 01       	movw	r20, r18
   1b876:	48 1b       	sub	r20, r24
   1b878:	59 0b       	sbc	r21, r25
   1b87a:	ca 01       	movw	r24, r20
   1b87c:	2b 81       	ldd	r18, Y+3	; 0x03
   1b87e:	3c 81       	ldd	r19, Y+4	; 0x04
   1b880:	82 0f       	add	r24, r18
   1b882:	93 1f       	adc	r25, r19
   1b884:	8b 83       	std	Y+3, r24	; 0x03
   1b886:	9c 83       	std	Y+4, r25	; 0x04

		format >>= 2;
   1b888:	8c 85       	ldd	r24, Y+12	; 0x0c
   1b88a:	9d 85       	ldd	r25, Y+13	; 0x0d
   1b88c:	ae 85       	ldd	r26, Y+14	; 0x0e
   1b88e:	bf 85       	ldd	r27, Y+15	; 0x0f
   1b890:	b6 95       	lsr	r27
   1b892:	a7 95       	ror	r26
   1b894:	97 95       	ror	r25
   1b896:	87 95       	ror	r24
   1b898:	b6 95       	lsr	r27
   1b89a:	a7 95       	ror	r26
   1b89c:	97 95       	ror	r25
   1b89e:	87 95       	ror	r24
   1b8a0:	8c 87       	std	Y+12, r24	; 0x0c
   1b8a2:	9d 87       	std	Y+13, r25	; 0x0d
   1b8a4:	ae 87       	std	Y+14, r26	; 0x0e
   1b8a6:	bf 87       	std	Y+15, r27	; 0x0f
		mode = format & 0x03;
   1b8a8:	8c 85       	ldd	r24, Y+12	; 0x0c
   1b8aa:	83 70       	andi	r24, 0x03	; 3
   1b8ac:	8d 83       	std	Y+5, r24	; 0x05
{
	int ret = 0;
	int idx = 0;

	uint8_t mode = format & 0x03;
	while (mode) {
   1b8ae:	8d 81       	ldd	r24, Y+5	; 0x05
   1b8b0:	88 23       	and	r24, r24
   1b8b2:	09 f0       	breq	.+2      	; 0x1b8b6 <myStringToVar+0x178>
   1b8b4:	63 cf       	rjmp	.-314    	; 0x1b77c <myStringToVar+0x3e>
   1b8b6:	01 c0       	rjmp	.+2      	; 0x1b8ba <myStringToVar+0x17c>
		}

		/* forward to next string position */
		char* next = strchr(item, ',');
		if (!next) {
			break;
   1b8b8:	00 00       	nop

		format >>= 2;
		mode = format & 0x03;
	}

	return ret;
   1b8ba:	89 81       	ldd	r24, Y+1	; 0x01
   1b8bc:	9a 81       	ldd	r25, Y+2	; 0x02
}
   1b8be:	65 96       	adiw	r28, 0x15	; 21
   1b8c0:	cd bf       	out	0x3d, r28	; 61
   1b8c2:	de bf       	out	0x3e, r29	; 62
   1b8c4:	df 91       	pop	r29
   1b8c6:	cf 91       	pop	r28
   1b8c8:	1f 91       	pop	r17
   1b8ca:	0f 91       	pop	r16
   1b8cc:	ff 90       	pop	r15
   1b8ce:	ef 90       	pop	r14
   1b8d0:	08 95       	ret

0001b8d2 <ipProto_2_ca>:

char* ipProto_2_ca(uint8_t aprs_ip_proto)
{
   1b8d2:	cf 93       	push	r28
   1b8d4:	df 93       	push	r29
   1b8d6:	1f 92       	push	r1
   1b8d8:	cd b7       	in	r28, 0x3d	; 61
   1b8da:	de b7       	in	r29, 0x3e	; 62
   1b8dc:	89 83       	std	Y+1, r24	; 0x01
	switch (aprs_ip_proto) {
   1b8de:	89 81       	ldd	r24, Y+1	; 0x01
   1b8e0:	88 2f       	mov	r24, r24
   1b8e2:	90 e0       	ldi	r25, 0x00	; 0
   1b8e4:	81 30       	cpi	r24, 0x01	; 1
   1b8e6:	91 05       	cpc	r25, r1
   1b8e8:	19 f0       	breq	.+6      	; 0x1b8f0 <ipProto_2_ca+0x1e>
   1b8ea:	02 97       	sbiw	r24, 0x02	; 2
   1b8ec:	21 f0       	breq	.+8      	; 0x1b8f6 <ipProto_2_ca+0x24>
   1b8ee:	06 c0       	rjmp	.+12     	; 0x1b8fc <ipProto_2_ca+0x2a>
		case C_GSM_IP_PROTO_TCP:
			return "TCP";
   1b8f0:	82 e3       	ldi	r24, 0x32	; 50
   1b8f2:	91 e2       	ldi	r25, 0x21	; 33
   1b8f4:	05 c0       	rjmp	.+10     	; 0x1b900 <ipProto_2_ca+0x2e>
		break;

		case C_GSM_IP_PROTO_UDP:
			return "UDP";
   1b8f6:	86 e3       	ldi	r24, 0x36	; 54
   1b8f8:	91 e2       	ldi	r25, 0x21	; 33
   1b8fa:	02 c0       	rjmp	.+4      	; 0x1b900 <ipProto_2_ca+0x2e>
		break;

		default:
			return "";
   1b8fc:	89 e1       	ldi	r24, 0x19	; 25
   1b8fe:	91 e2       	ldi	r25, 0x21	; 33
	}
}
   1b900:	0f 90       	pop	r0
   1b902:	df 91       	pop	r29
   1b904:	cf 91       	pop	r28
   1b906:	08 95       	ret

0001b908 <copyStr>:

char* copyStr(char* target, uint8_t targetSize, const char* source)
{
   1b908:	cf 93       	push	r28
   1b90a:	df 93       	push	r29
   1b90c:	cd b7       	in	r28, 0x3d	; 61
   1b90e:	de b7       	in	r29, 0x3e	; 62
   1b910:	28 97       	sbiw	r28, 0x08	; 8
   1b912:	cd bf       	out	0x3d, r28	; 61
   1b914:	de bf       	out	0x3e, r29	; 62
   1b916:	8c 83       	std	Y+4, r24	; 0x04
   1b918:	9d 83       	std	Y+5, r25	; 0x05
   1b91a:	6e 83       	std	Y+6, r22	; 0x06
   1b91c:	4f 83       	std	Y+7, r20	; 0x07
   1b91e:	58 87       	std	Y+8, r21	; 0x08
	if (target && targetSize && source) {
   1b920:	8c 81       	ldd	r24, Y+4	; 0x04
   1b922:	9d 81       	ldd	r25, Y+5	; 0x05
   1b924:	89 2b       	or	r24, r25
   1b926:	c9 f1       	breq	.+114    	; 0x1b99a <copyStr+0x92>
   1b928:	8e 81       	ldd	r24, Y+6	; 0x06
   1b92a:	88 23       	and	r24, r24
   1b92c:	b1 f1       	breq	.+108    	; 0x1b99a <copyStr+0x92>
   1b92e:	8f 81       	ldd	r24, Y+7	; 0x07
   1b930:	98 85       	ldd	r25, Y+8	; 0x08
   1b932:	89 2b       	or	r24, r25
   1b934:	91 f1       	breq	.+100    	; 0x1b99a <copyStr+0x92>
		irqflags_t flags = cpu_irq_save();
   1b936:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1b93a:	8a 83       	std	Y+2, r24	; 0x02

		memset(target, 0, targetSize);
   1b93c:	8e 81       	ldd	r24, Y+6	; 0x06
   1b93e:	28 2f       	mov	r18, r24
   1b940:	30 e0       	ldi	r19, 0x00	; 0
   1b942:	8c 81       	ldd	r24, Y+4	; 0x04
   1b944:	9d 81       	ldd	r25, Y+5	; 0x05
   1b946:	a9 01       	movw	r20, r18
   1b948:	60 e0       	ldi	r22, 0x00	; 0
   1b94a:	70 e0       	ldi	r23, 0x00	; 0
   1b94c:	0f 94 a4 32 	call	0x26548	; 0x26548 <memset>

		for (uint8_t idx = 0; idx < targetSize; idx++) {
   1b950:	19 82       	std	Y+1, r1	; 0x01
   1b952:	1a c0       	rjmp	.+52     	; 0x1b988 <copyStr+0x80>
			char c = *(source + idx);
   1b954:	89 81       	ldd	r24, Y+1	; 0x01
   1b956:	88 2f       	mov	r24, r24
   1b958:	90 e0       	ldi	r25, 0x00	; 0
   1b95a:	2f 81       	ldd	r18, Y+7	; 0x07
   1b95c:	38 85       	ldd	r19, Y+8	; 0x08
   1b95e:	82 0f       	add	r24, r18
   1b960:	93 1f       	adc	r25, r19
   1b962:	fc 01       	movw	r30, r24
   1b964:	80 81       	ld	r24, Z
   1b966:	8b 83       	std	Y+3, r24	; 0x03
			if (c < 0x20) {
   1b968:	8b 81       	ldd	r24, Y+3	; 0x03
   1b96a:	80 32       	cpi	r24, 0x20	; 32
   1b96c:	94 f0       	brlt	.+36     	; 0x1b992 <copyStr+0x8a>
				break;
			}
			*(target + idx) = c;
   1b96e:	89 81       	ldd	r24, Y+1	; 0x01
   1b970:	88 2f       	mov	r24, r24
   1b972:	90 e0       	ldi	r25, 0x00	; 0
   1b974:	2c 81       	ldd	r18, Y+4	; 0x04
   1b976:	3d 81       	ldd	r19, Y+5	; 0x05
   1b978:	82 0f       	add	r24, r18
   1b97a:	93 1f       	adc	r25, r19
   1b97c:	2b 81       	ldd	r18, Y+3	; 0x03
   1b97e:	fc 01       	movw	r30, r24
   1b980:	20 83       	st	Z, r18
	if (target && targetSize && source) {
		irqflags_t flags = cpu_irq_save();

		memset(target, 0, targetSize);

		for (uint8_t idx = 0; idx < targetSize; idx++) {
   1b982:	89 81       	ldd	r24, Y+1	; 0x01
   1b984:	8f 5f       	subi	r24, 0xFF	; 255
   1b986:	89 83       	std	Y+1, r24	; 0x01
   1b988:	99 81       	ldd	r25, Y+1	; 0x01
   1b98a:	8e 81       	ldd	r24, Y+6	; 0x06
   1b98c:	98 17       	cp	r25, r24
   1b98e:	10 f3       	brcs	.-60     	; 0x1b954 <copyStr+0x4c>
   1b990:	01 c0       	rjmp	.+2      	; 0x1b994 <copyStr+0x8c>
			char c = *(source + idx);
			if (c < 0x20) {
				break;
   1b992:	00 00       	nop
			}
			*(target + idx) = c;
		}

		cpu_irq_restore(flags);
   1b994:	8a 81       	ldd	r24, Y+2	; 0x02
   1b996:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
	}
	return target;
   1b99a:	8c 81       	ldd	r24, Y+4	; 0x04
   1b99c:	9d 81       	ldd	r25, Y+5	; 0x05
}
   1b99e:	28 96       	adiw	r28, 0x08	; 8
   1b9a0:	cd bf       	out	0x3d, r28	; 61
   1b9a2:	de bf       	out	0x3e, r29	; 62
   1b9a4:	df 91       	pop	r29
   1b9a6:	cf 91       	pop	r28
   1b9a8:	08 95       	ret

0001b9aa <adc_app_enable>:


void adc_app_enable(bool enable)
{
   1b9aa:	cf 93       	push	r28
   1b9ac:	df 93       	push	r29
   1b9ae:	1f 92       	push	r1
   1b9b0:	cd b7       	in	r28, 0x3d	; 61
   1b9b2:	de b7       	in	r29, 0x3e	; 62
   1b9b4:	89 83       	std	Y+1, r24	; 0x01
	if (g_adc_enabled != enable) {
   1b9b6:	90 91 0f 20 	lds	r25, 0x200F	; 0x80200f <g_adc_enabled>
   1b9ba:	89 81       	ldd	r24, Y+1	; 0x01
   1b9bc:	98 17       	cp	r25, r24
   1b9be:	a1 f0       	breq	.+40     	; 0x1b9e8 <adc_app_enable+0x3e>
		if (enable) {
   1b9c0:	89 81       	ldd	r24, Y+1	; 0x01
   1b9c2:	88 23       	and	r24, r24
   1b9c4:	49 f0       	breq	.+18     	; 0x1b9d8 <adc_app_enable+0x2e>
			tc_init();
   1b9c6:	0e 94 07 f4 	call	0x1e80e	; 0x1e80e <tc_init>
			adc_init();
   1b9ca:	0e 94 39 f6 	call	0x1ec72	; 0x1ec72 <adc_init>

			tc_start();
   1b9ce:	0e 94 8c f4 	call	0x1e918	; 0x1e918 <tc_start>
			adc_start();
   1b9d2:	0e 94 ac f7 	call	0x1ef58	; 0x1ef58 <adc_start>
   1b9d6:	02 c0       	rjmp	.+4      	; 0x1b9dc <adc_app_enable+0x32>

		} else {
			adc_stop();
   1b9d8:	0e 94 bc f7 	call	0x1ef78	; 0x1ef78 <adc_stop>
		}

		/* each of it is atomic */
		{
			g_adc_enabled = enable;
   1b9dc:	89 81       	ldd	r24, Y+1	; 0x01
   1b9de:	80 93 0f 20 	sts	0x200F, r24	; 0x80200f <g_adc_enabled>
			g_twi2_lcd_repaint = true;
   1b9e2:	81 e0       	ldi	r24, 0x01	; 1
   1b9e4:	80 93 9d 28 	sts	0x289D, r24	; 0x80289d <g_twi2_lcd_repaint>
		}
	}
}
   1b9e8:	00 00       	nop
   1b9ea:	0f 90       	pop	r0
   1b9ec:	df 91       	pop	r29
   1b9ee:	cf 91       	pop	r28
   1b9f0:	08 95       	ret

0001b9f2 <aprs_num_update>:

void aprs_num_update(uint8_t mode)
{
   1b9f2:	cf 93       	push	r28
   1b9f4:	df 93       	push	r29
   1b9f6:	1f 92       	push	r1
   1b9f8:	cd b7       	in	r28, 0x3d	; 61
   1b9fa:	de b7       	in	r29, 0x3e	; 62
   1b9fc:	89 83       	std	Y+1, r24	; 0x01
	if (mode != APRS_MODE__OFF) {
   1b9fe:	89 81       	ldd	r24, Y+1	; 0x01
   1ba00:	88 23       	and	r24, r24
   1ba02:	11 f0       	breq	.+4      	; 0x1ba08 <aprs_num_update+0x16>
		mode = APRS_MODE__ON;
   1ba04:	81 e0       	ldi	r24, 0x01	; 1
   1ba06:	89 83       	std	Y+1, r24	; 0x01
	}

	g_aprs_mode = mode;
   1ba08:	89 81       	ldd	r24, Y+1	; 0x01
   1ba0a:	80 93 b1 24 	sts	0x24B1, r24	; 0x8024b1 <g_aprs_mode>
	save_globals(EEPROM_SAVE_BF__APRS);
   1ba0e:	80 e0       	ldi	r24, 0x00	; 0
   1ba10:	91 e0       	ldi	r25, 0x01	; 1
   1ba12:	a8 d9       	rcall	.-3248   	; 0x1ad64 <save_globals>
}
   1ba14:	00 00       	nop
   1ba16:	0f 90       	pop	r0
   1ba18:	df 91       	pop	r29
   1ba1a:	cf 91       	pop	r28
   1ba1c:	08 95       	ret

0001ba1e <aprs_link_service_update>:

void aprs_link_service_update(const char service[])
{
   1ba1e:	cf 93       	push	r28
   1ba20:	df 93       	push	r29
   1ba22:	1f 92       	push	r1
   1ba24:	1f 92       	push	r1
   1ba26:	cd b7       	in	r28, 0x3d	; 61
   1ba28:	de b7       	in	r29, 0x3e	; 62
   1ba2a:	89 83       	std	Y+1, r24	; 0x01
   1ba2c:	9a 83       	std	Y+2, r25	; 0x02
	if (copyStr(g_aprs_link_service, sizeof(g_aprs_link_service), service)) {
   1ba2e:	89 81       	ldd	r24, Y+1	; 0x01
   1ba30:	9a 81       	ldd	r25, Y+2	; 0x02
   1ba32:	ac 01       	movw	r20, r24
   1ba34:	60 e2       	ldi	r22, 0x20	; 32
   1ba36:	82 eb       	ldi	r24, 0xB2	; 178
   1ba38:	94 e2       	ldi	r25, 0x24	; 36
   1ba3a:	66 df       	rcall	.-308    	; 0x1b908 <copyStr>
   1ba3c:	89 2b       	or	r24, r25
   1ba3e:	19 f0       	breq	.+6      	; 0x1ba46 <aprs_link_service_update+0x28>
		save_globals(EEPROM_SAVE_BF__APRS);
   1ba40:	80 e0       	ldi	r24, 0x00	; 0
   1ba42:	91 e0       	ldi	r25, 0x01	; 1
   1ba44:	8f d9       	rcall	.-3298   	; 0x1ad64 <save_globals>
	}
}
   1ba46:	00 00       	nop
   1ba48:	0f 90       	pop	r0
   1ba4a:	0f 90       	pop	r0
   1ba4c:	df 91       	pop	r29
   1ba4e:	cf 91       	pop	r28
   1ba50:	08 95       	ret

0001ba52 <aprs_link_user_update>:

void aprs_link_user_update(const char user[])
{
   1ba52:	cf 93       	push	r28
   1ba54:	df 93       	push	r29
   1ba56:	1f 92       	push	r1
   1ba58:	1f 92       	push	r1
   1ba5a:	cd b7       	in	r28, 0x3d	; 61
   1ba5c:	de b7       	in	r29, 0x3e	; 62
   1ba5e:	89 83       	std	Y+1, r24	; 0x01
   1ba60:	9a 83       	std	Y+2, r25	; 0x02
	if (copyStr(g_aprs_link_user, sizeof(g_aprs_link_user), user)) {
   1ba62:	89 81       	ldd	r24, Y+1	; 0x01
   1ba64:	9a 81       	ldd	r25, Y+2	; 0x02
   1ba66:	ac 01       	movw	r20, r24
   1ba68:	60 e1       	ldi	r22, 0x10	; 16
   1ba6a:	82 ed       	ldi	r24, 0xD2	; 210
   1ba6c:	94 e2       	ldi	r25, 0x24	; 36
   1ba6e:	4c df       	rcall	.-360    	; 0x1b908 <copyStr>
   1ba70:	89 2b       	or	r24, r25
   1ba72:	19 f0       	breq	.+6      	; 0x1ba7a <aprs_link_user_update+0x28>
		save_globals(EEPROM_SAVE_BF__APRS);
   1ba74:	80 e0       	ldi	r24, 0x00	; 0
   1ba76:	91 e0       	ldi	r25, 0x01	; 1
   1ba78:	75 d9       	rcall	.-3350   	; 0x1ad64 <save_globals>
	}
}
   1ba7a:	00 00       	nop
   1ba7c:	0f 90       	pop	r0
   1ba7e:	0f 90       	pop	r0
   1ba80:	df 91       	pop	r29
   1ba82:	cf 91       	pop	r28
   1ba84:	08 95       	ret

0001ba86 <aprs_link_pwd_update>:

void aprs_link_pwd_update(const char pwd[])
{
   1ba86:	cf 93       	push	r28
   1ba88:	df 93       	push	r29
   1ba8a:	1f 92       	push	r1
   1ba8c:	1f 92       	push	r1
   1ba8e:	cd b7       	in	r28, 0x3d	; 61
   1ba90:	de b7       	in	r29, 0x3e	; 62
   1ba92:	89 83       	std	Y+1, r24	; 0x01
   1ba94:	9a 83       	std	Y+2, r25	; 0x02
	if (copyStr(g_aprs_link_pwd, sizeof(g_aprs_link_pwd), pwd)) {
   1ba96:	89 81       	ldd	r24, Y+1	; 0x01
   1ba98:	9a 81       	ldd	r25, Y+2	; 0x02
   1ba9a:	ac 01       	movw	r20, r24
   1ba9c:	60 e1       	ldi	r22, 0x10	; 16
   1ba9e:	82 ee       	ldi	r24, 0xE2	; 226
   1baa0:	94 e2       	ldi	r25, 0x24	; 36
   1baa2:	32 df       	rcall	.-412    	; 0x1b908 <copyStr>
   1baa4:	89 2b       	or	r24, r25
   1baa6:	19 f0       	breq	.+6      	; 0x1baae <aprs_link_pwd_update+0x28>
		save_globals(EEPROM_SAVE_BF__APRS);
   1baa8:	80 e0       	ldi	r24, 0x00	; 0
   1baaa:	91 e0       	ldi	r25, 0x01	; 1
   1baac:	5b d9       	rcall	.-3402   	; 0x1ad64 <save_globals>
	}
}
   1baae:	00 00       	nop
   1bab0:	0f 90       	pop	r0
   1bab2:	0f 90       	pop	r0
   1bab4:	df 91       	pop	r29
   1bab6:	cf 91       	pop	r28
   1bab8:	08 95       	ret

0001baba <aprs_ip_proto_update>:

void aprs_ip_proto_update(const char proto[])
{
   1baba:	cf 93       	push	r28
   1babc:	df 93       	push	r29
   1babe:	1f 92       	push	r1
   1bac0:	1f 92       	push	r1
   1bac2:	cd b7       	in	r28, 0x3d	; 61
   1bac4:	de b7       	in	r29, 0x3e	; 62
   1bac6:	89 83       	std	Y+1, r24	; 0x01
   1bac8:	9a 83       	std	Y+2, r25	; 0x02
	if (!strncmp_P(proto, PM_GSM_IP_PROTO_TCP_STR, 3)) {
   1baca:	89 81       	ldd	r24, Y+1	; 0x01
   1bacc:	9a 81       	ldd	r25, Y+2	; 0x02
   1bace:	43 e0       	ldi	r20, 0x03	; 3
   1bad0:	50 e0       	ldi	r21, 0x00	; 0
   1bad2:	63 e2       	ldi	r22, 0x23	; 35
   1bad4:	7e e3       	ldi	r23, 0x3E	; 62
   1bad6:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
   1bada:	89 2b       	or	r24, r25
   1badc:	39 f4       	brne	.+14     	; 0x1baec <aprs_ip_proto_update+0x32>
		g_aprs_ip_proto = C_GSM_IP_PROTO_TCP;
   1bade:	81 e0       	ldi	r24, 0x01	; 1
   1bae0:	80 93 f2 24 	sts	0x24F2, r24	; 0x8024f2 <g_aprs_ip_proto>
		save_globals(EEPROM_SAVE_BF__APRS);
   1bae4:	80 e0       	ldi	r24, 0x00	; 0
   1bae6:	91 e0       	ldi	r25, 0x01	; 1
   1bae8:	3d d9       	rcall	.-3462   	; 0x1ad64 <save_globals>

	} else if (!strncmp_P(proto, PM_GSM_IP_PROTO_UDP_STR, 3)) {
		g_aprs_ip_proto = C_GSM_IP_PROTO_UDP;
		save_globals(EEPROM_SAVE_BF__APRS);
	}
}
   1baea:	10 c0       	rjmp	.+32     	; 0x1bb0c <aprs_ip_proto_update+0x52>
{
	if (!strncmp_P(proto, PM_GSM_IP_PROTO_TCP_STR, 3)) {
		g_aprs_ip_proto = C_GSM_IP_PROTO_TCP;
		save_globals(EEPROM_SAVE_BF__APRS);

	} else if (!strncmp_P(proto, PM_GSM_IP_PROTO_UDP_STR, 3)) {
   1baec:	89 81       	ldd	r24, Y+1	; 0x01
   1baee:	9a 81       	ldd	r25, Y+2	; 0x02
   1baf0:	43 e0       	ldi	r20, 0x03	; 3
   1baf2:	50 e0       	ldi	r21, 0x00	; 0
   1baf4:	67 e2       	ldi	r22, 0x27	; 39
   1baf6:	7e e3       	ldi	r23, 0x3E	; 62
   1baf8:	0f 94 5b 32 	call	0x264b6	; 0x264b6 <strncmp_P>
   1bafc:	89 2b       	or	r24, r25
   1bafe:	31 f4       	brne	.+12     	; 0x1bb0c <aprs_ip_proto_update+0x52>
		g_aprs_ip_proto = C_GSM_IP_PROTO_UDP;
   1bb00:	82 e0       	ldi	r24, 0x02	; 2
   1bb02:	80 93 f2 24 	sts	0x24F2, r24	; 0x8024f2 <g_aprs_ip_proto>
		save_globals(EEPROM_SAVE_BF__APRS);
   1bb06:	80 e0       	ldi	r24, 0x00	; 0
   1bb08:	91 e0       	ldi	r25, 0x01	; 1
   1bb0a:	2c d9       	rcall	.-3496   	; 0x1ad64 <save_globals>
	}
}
   1bb0c:	00 00       	nop
   1bb0e:	0f 90       	pop	r0
   1bb10:	0f 90       	pop	r0
   1bb12:	df 91       	pop	r29
   1bb14:	cf 91       	pop	r28
   1bb16:	08 95       	ret

0001bb18 <aprs_ip_name_update>:

void aprs_ip_name_update(const char name[])
{
   1bb18:	cf 93       	push	r28
   1bb1a:	df 93       	push	r29
   1bb1c:	1f 92       	push	r1
   1bb1e:	1f 92       	push	r1
   1bb20:	cd b7       	in	r28, 0x3d	; 61
   1bb22:	de b7       	in	r29, 0x3e	; 62
   1bb24:	89 83       	std	Y+1, r24	; 0x01
   1bb26:	9a 83       	std	Y+2, r25	; 0x02
	if (copyStr(g_aprs_ip_name, sizeof(g_aprs_ip_name), name)) {
   1bb28:	89 81       	ldd	r24, Y+1	; 0x01
   1bb2a:	9a 81       	ldd	r25, Y+2	; 0x02
   1bb2c:	ac 01       	movw	r20, r24
   1bb2e:	60 e2       	ldi	r22, 0x20	; 32
   1bb30:	83 ef       	ldi	r24, 0xF3	; 243
   1bb32:	94 e2       	ldi	r25, 0x24	; 36
   1bb34:	e9 de       	rcall	.-558    	; 0x1b908 <copyStr>
   1bb36:	89 2b       	or	r24, r25
   1bb38:	19 f0       	breq	.+6      	; 0x1bb40 <aprs_ip_name_update+0x28>
		save_globals(EEPROM_SAVE_BF__APRS);
   1bb3a:	80 e0       	ldi	r24, 0x00	; 0
   1bb3c:	91 e0       	ldi	r25, 0x01	; 1
   1bb3e:	12 d9       	rcall	.-3548   	; 0x1ad64 <save_globals>
	}
}
   1bb40:	00 00       	nop
   1bb42:	0f 90       	pop	r0
   1bb44:	0f 90       	pop	r0
   1bb46:	df 91       	pop	r29
   1bb48:	cf 91       	pop	r28
   1bb4a:	08 95       	ret

0001bb4c <aprs_ip_port_update>:

void aprs_ip_port_update(uint16_t port)
{
   1bb4c:	cf 93       	push	r28
   1bb4e:	df 93       	push	r29
   1bb50:	1f 92       	push	r1
   1bb52:	1f 92       	push	r1
   1bb54:	cd b7       	in	r28, 0x3d	; 61
   1bb56:	de b7       	in	r29, 0x3e	; 62
   1bb58:	89 83       	std	Y+1, r24	; 0x01
   1bb5a:	9a 83       	std	Y+2, r25	; 0x02
	g_aprs_ip_port = port;
   1bb5c:	89 81       	ldd	r24, Y+1	; 0x01
   1bb5e:	9a 81       	ldd	r25, Y+2	; 0x02
   1bb60:	80 93 13 25 	sts	0x2513, r24	; 0x802513 <g_aprs_ip_port>
   1bb64:	90 93 14 25 	sts	0x2514, r25	; 0x802514 <g_aprs_ip_port+0x1>
	save_globals(EEPROM_SAVE_BF__APRS);
   1bb68:	80 e0       	ldi	r24, 0x00	; 0
   1bb6a:	91 e0       	ldi	r25, 0x01	; 1
   1bb6c:	fb d8       	rcall	.-3594   	; 0x1ad64 <save_globals>
}
   1bb6e:	00 00       	nop
   1bb70:	0f 90       	pop	r0
   1bb72:	0f 90       	pop	r0
   1bb74:	df 91       	pop	r29
   1bb76:	cf 91       	pop	r28
   1bb78:	08 95       	ret

0001bb7a <aprs_call_update>:

void aprs_call_update(const char call[])
{
   1bb7a:	cf 93       	push	r28
   1bb7c:	df 93       	push	r29
   1bb7e:	1f 92       	push	r1
   1bb80:	1f 92       	push	r1
   1bb82:	cd b7       	in	r28, 0x3d	; 61
   1bb84:	de b7       	in	r29, 0x3e	; 62
   1bb86:	89 83       	std	Y+1, r24	; 0x01
   1bb88:	9a 83       	std	Y+2, r25	; 0x02
	if (copyStr(g_aprs_source_callsign, sizeof(g_aprs_source_callsign), call)) {
   1bb8a:	89 81       	ldd	r24, Y+1	; 0x01
   1bb8c:	9a 81       	ldd	r25, Y+2	; 0x02
   1bb8e:	ac 01       	movw	r20, r24
   1bb90:	6c e0       	ldi	r22, 0x0C	; 12
   1bb92:	85 e1       	ldi	r24, 0x15	; 21
   1bb94:	95 e2       	ldi	r25, 0x25	; 37
   1bb96:	b8 de       	rcall	.-656    	; 0x1b908 <copyStr>
   1bb98:	89 2b       	or	r24, r25
   1bb9a:	19 f0       	breq	.+6      	; 0x1bba2 <aprs_call_update+0x28>
		save_globals(EEPROM_SAVE_BF__APRS);
   1bb9c:	80 e0       	ldi	r24, 0x00	; 0
   1bb9e:	91 e0       	ldi	r25, 0x01	; 1
   1bba0:	e1 d8       	rcall	.-3646   	; 0x1ad64 <save_globals>
	}
}
   1bba2:	00 00       	nop
   1bba4:	0f 90       	pop	r0
   1bba6:	0f 90       	pop	r0
   1bba8:	df 91       	pop	r29
   1bbaa:	cf 91       	pop	r28
   1bbac:	08 95       	ret

0001bbae <aprs_ssid_update>:

void aprs_ssid_update(const char ssid[])
{
   1bbae:	cf 93       	push	r28
   1bbb0:	df 93       	push	r29
   1bbb2:	1f 92       	push	r1
   1bbb4:	1f 92       	push	r1
   1bbb6:	cd b7       	in	r28, 0x3d	; 61
   1bbb8:	de b7       	in	r29, 0x3e	; 62
   1bbba:	89 83       	std	Y+1, r24	; 0x01
   1bbbc:	9a 83       	std	Y+2, r25	; 0x02
	g_aprs_source_ssid[0] = 0;
   1bbbe:	10 92 21 25 	sts	0x2521, r1	; 0x802521 <g_aprs_source_ssid>
	g_aprs_source_ssid[1] = 0;
   1bbc2:	10 92 22 25 	sts	0x2522, r1	; 0x802522 <g_aprs_source_ssid+0x1>
	g_aprs_source_ssid[2] = 0;
   1bbc6:	10 92 23 25 	sts	0x2523, r1	; 0x802523 <g_aprs_source_ssid+0x2>
	g_aprs_source_ssid[3] = 0;
   1bbca:	10 92 24 25 	sts	0x2524, r1	; 0x802524 <g_aprs_source_ssid+0x3>

	if (!ssid) {
   1bbce:	89 81       	ldd	r24, Y+1	; 0x01
   1bbd0:	9a 81       	ldd	r25, Y+2	; 0x02
   1bbd2:	89 2b       	or	r24, r25
   1bbd4:	09 f4       	brne	.+2      	; 0x1bbd8 <aprs_ssid_update+0x2a>
   1bbd6:	57 c0       	rjmp	.+174    	; 0x1bc86 <aprs_ssid_update+0xd8>
		return;

	} else if (ssid[0] == '-') {
   1bbd8:	89 81       	ldd	r24, Y+1	; 0x01
   1bbda:	9a 81       	ldd	r25, Y+2	; 0x02
   1bbdc:	fc 01       	movw	r30, r24
   1bbde:	80 81       	ld	r24, Z
   1bbe0:	8d 32       	cpi	r24, 0x2D	; 45
   1bbe2:	49 f5       	brne	.+82     	; 0x1bc36 <aprs_ssid_update+0x88>
		g_aprs_source_ssid[0] = ssid[0];
   1bbe4:	89 81       	ldd	r24, Y+1	; 0x01
   1bbe6:	9a 81       	ldd	r25, Y+2	; 0x02
   1bbe8:	fc 01       	movw	r30, r24
   1bbea:	80 81       	ld	r24, Z
   1bbec:	80 93 21 25 	sts	0x2521, r24	; 0x802521 <g_aprs_source_ssid>
		if (isdigit(ssid[1])) {
   1bbf0:	89 81       	ldd	r24, Y+1	; 0x01
   1bbf2:	9a 81       	ldd	r25, Y+2	; 0x02
   1bbf4:	01 96       	adiw	r24, 0x01	; 1
   1bbf6:	fc 01       	movw	r30, r24
   1bbf8:	80 81       	ld	r24, Z
   1bbfa:	08 2e       	mov	r0, r24
   1bbfc:	00 0c       	add	r0, r0
   1bbfe:	99 0b       	sbc	r25, r25
   1bc00:	c0 97       	sbiw	r24, 0x30	; 48
   1bc02:	0a 97       	sbiw	r24, 0x0a	; 10
   1bc04:	e0 f5       	brcc	.+120    	; 0x1bc7e <aprs_ssid_update+0xd0>
			g_aprs_source_ssid[1] = ssid[1];
   1bc06:	89 81       	ldd	r24, Y+1	; 0x01
   1bc08:	9a 81       	ldd	r25, Y+2	; 0x02
   1bc0a:	fc 01       	movw	r30, r24
   1bc0c:	81 81       	ldd	r24, Z+1	; 0x01
   1bc0e:	80 93 22 25 	sts	0x2522, r24	; 0x802522 <g_aprs_source_ssid+0x1>

			if (isdigit(ssid[2])) {
   1bc12:	89 81       	ldd	r24, Y+1	; 0x01
   1bc14:	9a 81       	ldd	r25, Y+2	; 0x02
   1bc16:	02 96       	adiw	r24, 0x02	; 2
   1bc18:	fc 01       	movw	r30, r24
   1bc1a:	80 81       	ld	r24, Z
   1bc1c:	08 2e       	mov	r0, r24
   1bc1e:	00 0c       	add	r0, r0
   1bc20:	99 0b       	sbc	r25, r25
   1bc22:	c0 97       	sbiw	r24, 0x30	; 48
   1bc24:	0a 97       	sbiw	r24, 0x0a	; 10
   1bc26:	58 f5       	brcc	.+86     	; 0x1bc7e <aprs_ssid_update+0xd0>
				g_aprs_source_ssid[2] = ssid[2];
   1bc28:	89 81       	ldd	r24, Y+1	; 0x01
   1bc2a:	9a 81       	ldd	r25, Y+2	; 0x02
   1bc2c:	fc 01       	movw	r30, r24
   1bc2e:	82 81       	ldd	r24, Z+2	; 0x02
   1bc30:	80 93 23 25 	sts	0x2523, r24	; 0x802523 <g_aprs_source_ssid+0x2>
   1bc34:	24 c0       	rjmp	.+72     	; 0x1bc7e <aprs_ssid_update+0xd0>
			}
		}

	} else {
		if (isdigit(ssid[0])) {
   1bc36:	89 81       	ldd	r24, Y+1	; 0x01
   1bc38:	9a 81       	ldd	r25, Y+2	; 0x02
   1bc3a:	fc 01       	movw	r30, r24
   1bc3c:	80 81       	ld	r24, Z
   1bc3e:	08 2e       	mov	r0, r24
   1bc40:	00 0c       	add	r0, r0
   1bc42:	99 0b       	sbc	r25, r25
   1bc44:	c0 97       	sbiw	r24, 0x30	; 48
   1bc46:	0a 97       	sbiw	r24, 0x0a	; 10
   1bc48:	d0 f4       	brcc	.+52     	; 0x1bc7e <aprs_ssid_update+0xd0>
			g_aprs_source_ssid[0] = '-';
   1bc4a:	8d e2       	ldi	r24, 0x2D	; 45
   1bc4c:	80 93 21 25 	sts	0x2521, r24	; 0x802521 <g_aprs_source_ssid>
			g_aprs_source_ssid[1] = ssid[0];
   1bc50:	89 81       	ldd	r24, Y+1	; 0x01
   1bc52:	9a 81       	ldd	r25, Y+2	; 0x02
   1bc54:	fc 01       	movw	r30, r24
   1bc56:	80 81       	ld	r24, Z
   1bc58:	80 93 22 25 	sts	0x2522, r24	; 0x802522 <g_aprs_source_ssid+0x1>

			if (isdigit(ssid[1])) {
   1bc5c:	89 81       	ldd	r24, Y+1	; 0x01
   1bc5e:	9a 81       	ldd	r25, Y+2	; 0x02
   1bc60:	01 96       	adiw	r24, 0x01	; 1
   1bc62:	fc 01       	movw	r30, r24
   1bc64:	80 81       	ld	r24, Z
   1bc66:	08 2e       	mov	r0, r24
   1bc68:	00 0c       	add	r0, r0
   1bc6a:	99 0b       	sbc	r25, r25
   1bc6c:	c0 97       	sbiw	r24, 0x30	; 48
   1bc6e:	0a 97       	sbiw	r24, 0x0a	; 10
   1bc70:	30 f4       	brcc	.+12     	; 0x1bc7e <aprs_ssid_update+0xd0>
				g_aprs_source_ssid[2] = ssid[1];
   1bc72:	89 81       	ldd	r24, Y+1	; 0x01
   1bc74:	9a 81       	ldd	r25, Y+2	; 0x02
   1bc76:	fc 01       	movw	r30, r24
   1bc78:	81 81       	ldd	r24, Z+1	; 0x01
   1bc7a:	80 93 23 25 	sts	0x2523, r24	; 0x802523 <g_aprs_source_ssid+0x2>
			}
		}
	}

	save_globals(EEPROM_SAVE_BF__APRS);
   1bc7e:	80 e0       	ldi	r24, 0x00	; 0
   1bc80:	91 e0       	ldi	r25, 0x01	; 1
   1bc82:	70 d8       	rcall	.-3872   	; 0x1ad64 <save_globals>
   1bc84:	01 c0       	rjmp	.+2      	; 0x1bc88 <aprs_ssid_update+0xda>
	g_aprs_source_ssid[1] = 0;
	g_aprs_source_ssid[2] = 0;
	g_aprs_source_ssid[3] = 0;

	if (!ssid) {
		return;
   1bc86:	00 00       	nop
			}
		}
	}

	save_globals(EEPROM_SAVE_BF__APRS);
}
   1bc88:	0f 90       	pop	r0
   1bc8a:	0f 90       	pop	r0
   1bc8c:	df 91       	pop	r29
   1bc8e:	cf 91       	pop	r28
   1bc90:	08 95       	ret

0001bc92 <aprs_user_update>:

void aprs_user_update(const char user[])
{
   1bc92:	cf 93       	push	r28
   1bc94:	df 93       	push	r29
   1bc96:	1f 92       	push	r1
   1bc98:	1f 92       	push	r1
   1bc9a:	cd b7       	in	r28, 0x3d	; 61
   1bc9c:	de b7       	in	r29, 0x3e	; 62
   1bc9e:	89 83       	std	Y+1, r24	; 0x01
   1bca0:	9a 83       	std	Y+2, r25	; 0x02
	if (copyStr(g_aprs_login_user, sizeof(g_aprs_login_user), user)) {
   1bca2:	89 81       	ldd	r24, Y+1	; 0x01
   1bca4:	9a 81       	ldd	r25, Y+2	; 0x02
   1bca6:	ac 01       	movw	r20, r24
   1bca8:	6a e0       	ldi	r22, 0x0A	; 10
   1bcaa:	85 e2       	ldi	r24, 0x25	; 37
   1bcac:	95 e2       	ldi	r25, 0x25	; 37
   1bcae:	2c de       	rcall	.-936    	; 0x1b908 <copyStr>
   1bcb0:	89 2b       	or	r24, r25
   1bcb2:	19 f0       	breq	.+6      	; 0x1bcba <aprs_user_update+0x28>
		save_globals(EEPROM_SAVE_BF__APRS);
   1bcb4:	80 e0       	ldi	r24, 0x00	; 0
   1bcb6:	91 e0       	ldi	r25, 0x01	; 1
   1bcb8:	55 d8       	rcall	.-3926   	; 0x1ad64 <save_globals>
	}
}
   1bcba:	00 00       	nop
   1bcbc:	0f 90       	pop	r0
   1bcbe:	0f 90       	pop	r0
   1bcc0:	df 91       	pop	r29
   1bcc2:	cf 91       	pop	r28
   1bcc4:	08 95       	ret

0001bcc6 <aprs_pwd_update>:

void aprs_pwd_update(const char pwd[])
{
   1bcc6:	cf 93       	push	r28
   1bcc8:	df 93       	push	r29
   1bcca:	1f 92       	push	r1
   1bccc:	1f 92       	push	r1
   1bcce:	cd b7       	in	r28, 0x3d	; 61
   1bcd0:	de b7       	in	r29, 0x3e	; 62
   1bcd2:	89 83       	std	Y+1, r24	; 0x01
   1bcd4:	9a 83       	std	Y+2, r25	; 0x02
	if (copyStr(g_aprs_login_pwd, sizeof(g_aprs_login_pwd), pwd)) {
   1bcd6:	89 81       	ldd	r24, Y+1	; 0x01
   1bcd8:	9a 81       	ldd	r25, Y+2	; 0x02
   1bcda:	ac 01       	movw	r20, r24
   1bcdc:	66 e0       	ldi	r22, 0x06	; 6
   1bcde:	8f e2       	ldi	r24, 0x2F	; 47
   1bce0:	95 e2       	ldi	r25, 0x25	; 37
   1bce2:	12 de       	rcall	.-988    	; 0x1b908 <copyStr>
   1bce4:	89 2b       	or	r24, r25
   1bce6:	19 f0       	breq	.+6      	; 0x1bcee <aprs_pwd_update+0x28>
		save_globals(EEPROM_SAVE_BF__APRS);
   1bce8:	80 e0       	ldi	r24, 0x00	; 0
   1bcea:	91 e0       	ldi	r25, 0x01	; 1
   1bcec:	3b d8       	rcall	.-3978   	; 0x1ad64 <save_globals>
	}
}
   1bcee:	00 00       	nop
   1bcf0:	0f 90       	pop	r0
   1bcf2:	0f 90       	pop	r0
   1bcf4:	df 91       	pop	r29
   1bcf6:	cf 91       	pop	r28
   1bcf8:	08 95       	ret

0001bcfa <backlight_mode_pwm>:

void backlight_mode_pwm(int16_t mode_pwm)
{
   1bcfa:	cf 93       	push	r28
   1bcfc:	df 93       	push	r29
   1bcfe:	00 d0       	rcall	.+0      	; 0x1bd00 <backlight_mode_pwm+0x6>
   1bd00:	cd b7       	in	r28, 0x3d	; 61
   1bd02:	de b7       	in	r29, 0x3e	; 62
   1bd04:	8a 83       	std	Y+2, r24	; 0x02
   1bd06:	9b 83       	std	Y+3, r25	; 0x03
	uint8_t l_pwm = mode_pwm & 0xff;
   1bd08:	8a 81       	ldd	r24, Y+2	; 0x02
   1bd0a:	89 83       	std	Y+1, r24	; 0x01

	/* Setting the mode */
	g_backlight_mode_pwm = mode_pwm;
   1bd0c:	8a 81       	ldd	r24, Y+2	; 0x02
   1bd0e:	9b 81       	ldd	r25, Y+3	; 0x03
   1bd10:	80 93 57 24 	sts	0x2457, r24	; 0x802457 <g_backlight_mode_pwm>
   1bd14:	90 93 58 24 	sts	0x2458, r25	; 0x802458 <g_backlight_mode_pwm+0x1>
	save_globals(EEPROM_SAVE_BF__LCDBL);
   1bd18:	84 e0       	ldi	r24, 0x04	; 4
   1bd1a:	90 e0       	ldi	r25, 0x00	; 0
   1bd1c:	23 d8       	rcall	.-4026   	; 0x1ad64 <save_globals>

	switch (mode_pwm) {
   1bd1e:	8a 81       	ldd	r24, Y+2	; 0x02
   1bd20:	9b 81       	ldd	r25, Y+3	; 0x03
   1bd22:	8e 3f       	cpi	r24, 0xFE	; 254
   1bd24:	2f ef       	ldi	r18, 0xFF	; 255
   1bd26:	92 07       	cpc	r25, r18
   1bd28:	61 f0       	breq	.+24     	; 0x1bd42 <backlight_mode_pwm+0x48>
   1bd2a:	01 96       	adiw	r24, 0x01	; 1
   1bd2c:	29 f4       	brne	.+10     	; 0x1bd38 <backlight_mode_pwm+0x3e>
		case -2:
			;
		break;

		case -1:
			twi2_set_ledbl(1, 0);
   1bd2e:	60 e0       	ldi	r22, 0x00	; 0
   1bd30:	81 e0       	ldi	r24, 0x01	; 1
   1bd32:	0e 94 e9 64 	call	0xc9d2	; 0xc9d2 <twi2_set_ledbl>
		break;
   1bd36:	06 c0       	rjmp	.+12     	; 0x1bd44 <backlight_mode_pwm+0x4a>

		default:
			twi2_set_ledbl(0, l_pwm);
   1bd38:	69 81       	ldd	r22, Y+1	; 0x01
   1bd3a:	80 e0       	ldi	r24, 0x00	; 0
   1bd3c:	0e 94 e9 64 	call	0xc9d2	; 0xc9d2 <twi2_set_ledbl>
	}
}
   1bd40:	01 c0       	rjmp	.+2      	; 0x1bd44 <backlight_mode_pwm+0x4a>
	save_globals(EEPROM_SAVE_BF__LCDBL);

	switch (mode_pwm) {
		case -2:
			;
		break;
   1bd42:	00 00       	nop
		break;

		default:
			twi2_set_ledbl(0, l_pwm);
	}
}
   1bd44:	00 00       	nop
   1bd46:	23 96       	adiw	r28, 0x03	; 3
   1bd48:	cd bf       	out	0x3d, r28	; 61
   1bd4a:	de bf       	out	0x3e, r29	; 62
   1bd4c:	df 91       	pop	r29
   1bd4e:	cf 91       	pop	r28
   1bd50:	08 95       	ret

0001bd52 <bias_update>:

void bias_update(uint8_t bias)
{
   1bd52:	cf 93       	push	r28
   1bd54:	df 93       	push	r29
   1bd56:	1f 92       	push	r1
   1bd58:	1f 92       	push	r1
   1bd5a:	cd b7       	in	r28, 0x3d	; 61
   1bd5c:	de b7       	in	r29, 0x3e	; 62
   1bd5e:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t l_bias_pm = bias & 0x3f;
   1bd60:	8a 81       	ldd	r24, Y+2	; 0x02
   1bd62:	8f 73       	andi	r24, 0x3F	; 63
   1bd64:	89 83       	std	Y+1, r24	; 0x01

	g_bias_pm = l_bias_pm & 0x3f;
   1bd66:	89 81       	ldd	r24, Y+1	; 0x01
   1bd68:	8f 73       	andi	r24, 0x3F	; 63
   1bd6a:	80 93 10 20 	sts	0x2010, r24	; 0x802010 <g_bias_pm>
	twi2_set_bias(l_bias_pm);
   1bd6e:	89 81       	ldd	r24, Y+1	; 0x01
   1bd70:	0e 94 9c 65 	call	0xcb38	; 0xcb38 <twi2_set_bias>
}
   1bd74:	00 00       	nop
   1bd76:	0f 90       	pop	r0
   1bd78:	0f 90       	pop	r0
   1bd7a:	df 91       	pop	r29
   1bd7c:	cf 91       	pop	r28
   1bd7e:	08 95       	ret

0001bd80 <calibration_mode>:

void calibration_mode(CALIBRATION_MODE_ENUM_t mode)
{
   1bd80:	ef 92       	push	r14
   1bd82:	ff 92       	push	r15
   1bd84:	0f 93       	push	r16
   1bd86:	1f 93       	push	r17
   1bd88:	cf 93       	push	r28
   1bd8a:	df 93       	push	r29
   1bd8c:	00 d0       	rcall	.+0      	; 0x1bd8e <calibration_mode+0xe>
   1bd8e:	00 d0       	rcall	.+0      	; 0x1bd90 <calibration_mode+0x10>
   1bd90:	cd b7       	in	r28, 0x3d	; 61
   1bd92:	de b7       	in	r29, 0x3e	; 62
   1bd94:	8e 83       	std	Y+6, r24	; 0x06
	switch (mode) {
   1bd96:	8e 81       	ldd	r24, Y+6	; 0x06
   1bd98:	88 2f       	mov	r24, r24
   1bd9a:	90 e0       	ldi	r25, 0x00	; 0
   1bd9c:	82 30       	cpi	r24, 0x02	; 2
   1bd9e:	91 05       	cpc	r25, r1
   1bda0:	09 f4       	brne	.+2      	; 0x1bda4 <calibration_mode+0x24>
   1bda2:	2a c1       	rjmp	.+596    	; 0x1bff8 <calibration_mode+0x278>
   1bda4:	83 30       	cpi	r24, 0x03	; 3
   1bda6:	91 05       	cpc	r25, r1
   1bda8:	34 f4       	brge	.+12     	; 0x1bdb6 <calibration_mode+0x36>
   1bdaa:	00 97       	sbiw	r24, 0x00	; 0
   1bdac:	61 f0       	breq	.+24     	; 0x1bdc6 <calibration_mode+0x46>
   1bdae:	01 97       	sbiw	r24, 0x01	; 1
   1bdb0:	09 f4       	brne	.+2      	; 0x1bdb4 <calibration_mode+0x34>
   1bdb2:	b6 c0       	rjmp	.+364    	; 0x1bf20 <calibration_mode+0x1a0>
				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
			}
		break;
	}
}
   1bdb4:	f9 c1       	rjmp	.+1010   	; 0x1c1a8 <calibration_mode+0x428>
	twi2_set_bias(l_bias_pm);
}

void calibration_mode(CALIBRATION_MODE_ENUM_t mode)
{
	switch (mode) {
   1bdb6:	83 30       	cpi	r24, 0x03	; 3
   1bdb8:	91 05       	cpc	r25, r1
   1bdba:	09 f4       	brne	.+2      	; 0x1bdbe <calibration_mode+0x3e>
   1bdbc:	89 c1       	rjmp	.+786    	; 0x1c0d0 <calibration_mode+0x350>
   1bdbe:	04 97       	sbiw	r24, 0x04	; 4
   1bdc0:	09 f4       	brne	.+2      	; 0x1bdc4 <calibration_mode+0x44>
   1bdc2:	64 c0       	rjmp	.+200    	; 0x1be8c <calibration_mode+0x10c>
				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
			}
		break;
	}
}
   1bdc4:	f1 c1       	rjmp	.+994    	; 0x1c1a8 <calibration_mode+0x428>
void calibration_mode(CALIBRATION_MODE_ENUM_t mode)
{
	switch (mode) {
		case CALIBRATION_MODE_ENUM__DEFAULTS:
			{
				irqflags_t flags = cpu_irq_save();
   1bdc6:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1bdca:	89 83       	std	Y+1, r24	; 0x01

				g_twi1_gyro_1_temp_RTofs	= 0;
   1bdcc:	10 92 13 28 	sts	0x2813, r1	; 0x802813 <g_twi1_gyro_1_temp_RTofs>
   1bdd0:	10 92 14 28 	sts	0x2814, r1	; 0x802814 <g_twi1_gyro_1_temp_RTofs+0x1>
				g_twi1_gyro_1_temp_sens		= 413;
   1bdd4:	8d e9       	ldi	r24, 0x9D	; 157
   1bdd6:	91 e0       	ldi	r25, 0x01	; 1
   1bdd8:	80 93 15 28 	sts	0x2815, r24	; 0x802815 <g_twi1_gyro_1_temp_sens>
   1bddc:	90 93 16 28 	sts	0x2816, r25	; 0x802816 <g_twi1_gyro_1_temp_sens+0x1>

				g_twi1_gyro_1_accel_ofsx	= C_TWI1_GYRO_1_ACCEL_OFSX_DEFAULT;		// 16LSB / OFS
   1bde0:	8b e9       	ldi	r24, 0x9B	; 155
   1bde2:	94 ef       	ldi	r25, 0xF4	; 244
   1bde4:	80 93 1f 28 	sts	0x281F, r24	; 0x80281f <g_twi1_gyro_1_accel_ofsx>
   1bde8:	90 93 20 28 	sts	0x2820, r25	; 0x802820 <g_twi1_gyro_1_accel_ofsx+0x1>
				g_twi1_gyro_1_accel_ofsy	= C_TWI1_GYRO_1_ACCEL_OFSY_DEFAULT;		// 16LSB / OFS
   1bdec:	8a e0       	ldi	r24, 0x0A	; 10
   1bdee:	9a e0       	ldi	r25, 0x0A	; 10
   1bdf0:	80 93 21 28 	sts	0x2821, r24	; 0x802821 <g_twi1_gyro_1_accel_ofsy>
   1bdf4:	90 93 22 28 	sts	0x2822, r25	; 0x802822 <g_twi1_gyro_1_accel_ofsy+0x1>
				g_twi1_gyro_1_accel_ofsz	= C_TWI1_GYRO_1_ACCEL_OFSZ_DEFAULT;		// 16LSB / OFS
   1bdf8:	88 eb       	ldi	r24, 0xB8	; 184
   1bdfa:	92 e1       	ldi	r25, 0x12	; 18
   1bdfc:	80 93 23 28 	sts	0x2823, r24	; 0x802823 <g_twi1_gyro_1_accel_ofsz>
   1be00:	90 93 24 28 	sts	0x2824, r25	; 0x802824 <g_twi1_gyro_1_accel_ofsz+0x1>
				g_twi1_gyro_1_accel_factx	= C_TWI1_GYRO_1_ACCEL_FACTX_DEFAULT;	// X = Xchip * factx / 10000
   1be04:	8c ef       	ldi	r24, 0xFC	; 252
   1be06:	96 e2       	ldi	r25, 0x26	; 38
   1be08:	80 93 25 28 	sts	0x2825, r24	; 0x802825 <g_twi1_gyro_1_accel_factx>
   1be0c:	90 93 26 28 	sts	0x2826, r25	; 0x802826 <g_twi1_gyro_1_accel_factx+0x1>
				g_twi1_gyro_1_accel_facty	= C_TWI1_GYRO_1_ACCEL_FACTY_DEFAULT;	// Y = Ychip * facty / 10000
   1be10:	87 ef       	ldi	r24, 0xF7	; 247
   1be12:	96 e2       	ldi	r25, 0x26	; 38
   1be14:	80 93 27 28 	sts	0x2827, r24	; 0x802827 <g_twi1_gyro_1_accel_facty>
   1be18:	90 93 28 28 	sts	0x2828, r25	; 0x802828 <g_twi1_gyro_1_accel_facty+0x1>
				g_twi1_gyro_1_accel_factz	= C_TWI1_GYRO_1_ACCEL_FACTZ_DEFAULT;	// Z = Zchip * factz / 10000
   1be1c:	8e ed       	ldi	r24, 0xDE	; 222
   1be1e:	96 e2       	ldi	r25, 0x26	; 38
   1be20:	80 93 29 28 	sts	0x2829, r24	; 0x802829 <g_twi1_gyro_1_accel_factz>
   1be24:	90 93 2a 28 	sts	0x282A, r25	; 0x80282a <g_twi1_gyro_1_accel_factz+0x1>

				g_twi1_gyro_1_gyro_ofsx		= C_TWI1_GYRO_1_GYRO_OFSX_DEFAULT;		//  4LSB / OFS
   1be28:	88 ef       	ldi	r24, 0xF8	; 248
   1be2a:	9f ef       	ldi	r25, 0xFF	; 255
   1be2c:	80 93 37 28 	sts	0x2837, r24	; 0x802837 <g_twi1_gyro_1_gyro_ofsx>
   1be30:	90 93 38 28 	sts	0x2838, r25	; 0x802838 <g_twi1_gyro_1_gyro_ofsx+0x1>
				g_twi1_gyro_1_gyro_ofsy		= C_TWI1_GYRO_1_GYRO_OFSY_DEFAULT;		//  4LSB / OFS
   1be34:	8c ee       	ldi	r24, 0xEC	; 236
   1be36:	9f ef       	ldi	r25, 0xFF	; 255
   1be38:	80 93 39 28 	sts	0x2839, r24	; 0x802839 <g_twi1_gyro_1_gyro_ofsy>
   1be3c:	90 93 3a 28 	sts	0x283A, r25	; 0x80283a <g_twi1_gyro_1_gyro_ofsy+0x1>
				g_twi1_gyro_1_gyro_ofsz		= C_TWI1_GYRO_1_GYRO_OFSZ_DEFAULT;		//  4LSB / OFS
   1be40:	85 e2       	ldi	r24, 0x25	; 37
   1be42:	90 e0       	ldi	r25, 0x00	; 0
   1be44:	80 93 3b 28 	sts	0x283B, r24	; 0x80283b <g_twi1_gyro_1_gyro_ofsz>
   1be48:	90 93 3c 28 	sts	0x283C, r25	; 0x80283c <g_twi1_gyro_1_gyro_ofsz+0x1>

				g_twi1_gyro_2_mag_factx		= C_TWI1_GYRO_2_MAG_FACTX_DEFAULT;		// X = Xchip * factx / 10000
   1be4c:	80 e5       	ldi	r24, 0x50	; 80
   1be4e:	9e e1       	ldi	r25, 0x1E	; 30
   1be50:	80 93 5b 28 	sts	0x285B, r24	; 0x80285b <g_twi1_gyro_2_mag_factx>
   1be54:	90 93 5c 28 	sts	0x285C, r25	; 0x80285c <g_twi1_gyro_2_mag_factx+0x1>
				g_twi1_gyro_2_mag_facty		= C_TWI1_GYRO_2_MAG_FACTY_DEFAULT;		// Y = Ychip * facty / 10000
   1be58:	86 ec       	ldi	r24, 0xC6	; 198
   1be5a:	90 e2       	ldi	r25, 0x20	; 32
   1be5c:	80 93 5d 28 	sts	0x285D, r24	; 0x80285d <g_twi1_gyro_2_mag_facty>
   1be60:	90 93 5e 28 	sts	0x285E, r25	; 0x80285e <g_twi1_gyro_2_mag_facty+0x1>
				g_twi1_gyro_2_mag_factz		= C_TWI1_GYRO_2_MAG_FACTZ_DEFAULT;		// Z = Zchip * factz / 10000
   1be64:	82 e1       	ldi	r24, 0x12	; 18
   1be66:	95 e2       	ldi	r25, 0x25	; 37
   1be68:	80 93 5f 28 	sts	0x285F, r24	; 0x80285f <g_twi1_gyro_2_mag_factz>
   1be6c:	90 93 60 28 	sts	0x2860, r25	; 0x802860 <g_twi1_gyro_2_mag_factz+0x1>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_gyro_offset_set__flag	= true;
   1be70:	81 e0       	ldi	r24, 0x01	; 1
   1be72:	80 93 49 28 	sts	0x2849, r24	; 0x802849 <g_twi1_gyro_gyro_offset_set__flag>
				g_twi1_gyro_accel_offset_set__flag	= true;
   1be76:	81 e0       	ldi	r24, 0x01	; 1
   1be78:	80 93 4a 28 	sts	0x284A, r24	; 0x80284a <g_twi1_gyro_accel_offset_set__flag>

				cpu_irq_restore(flags);
   1be7c:	89 81       	ldd	r24, Y+1	; 0x01
   1be7e:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1be82:	82 e0       	ldi	r24, 0x02	; 2
   1be84:	90 e0       	ldi	r25, 0x00	; 0
   1be86:	0e 94 b2 d6 	call	0x1ad64	; 0x1ad64 <save_globals>
			}
		break;
   1be8a:	8e c1       	rjmp	.+796    	; 0x1c1a8 <calibration_mode+0x428>

		case CALIBRATION_MODE_ENUM__GYRO:
			{
				irqflags_t flags = cpu_irq_save();
   1be8c:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1be90:	8a 83       	std	Y+2, r24	; 0x02

				/* Adjust the settings */
				g_twi1_gyro_1_gyro_ofsx -= (g_twi1_gyro_1_gyro_x >> 2);
   1be92:	80 91 31 28 	lds	r24, 0x2831	; 0x802831 <g_twi1_gyro_1_gyro_x>
   1be96:	90 91 32 28 	lds	r25, 0x2832	; 0x802832 <g_twi1_gyro_1_gyro_x+0x1>
   1be9a:	95 95       	asr	r25
   1be9c:	87 95       	ror	r24
   1be9e:	95 95       	asr	r25
   1bea0:	87 95       	ror	r24
   1bea2:	20 91 37 28 	lds	r18, 0x2837	; 0x802837 <g_twi1_gyro_1_gyro_ofsx>
   1bea6:	30 91 38 28 	lds	r19, 0x2838	; 0x802838 <g_twi1_gyro_1_gyro_ofsx+0x1>
   1beaa:	a9 01       	movw	r20, r18
   1beac:	48 1b       	sub	r20, r24
   1beae:	59 0b       	sbc	r21, r25
   1beb0:	ca 01       	movw	r24, r20
   1beb2:	80 93 37 28 	sts	0x2837, r24	; 0x802837 <g_twi1_gyro_1_gyro_ofsx>
   1beb6:	90 93 38 28 	sts	0x2838, r25	; 0x802838 <g_twi1_gyro_1_gyro_ofsx+0x1>
				g_twi1_gyro_1_gyro_ofsy -= (g_twi1_gyro_1_gyro_y >> 2);
   1beba:	80 91 33 28 	lds	r24, 0x2833	; 0x802833 <g_twi1_gyro_1_gyro_y>
   1bebe:	90 91 34 28 	lds	r25, 0x2834	; 0x802834 <g_twi1_gyro_1_gyro_y+0x1>
   1bec2:	95 95       	asr	r25
   1bec4:	87 95       	ror	r24
   1bec6:	95 95       	asr	r25
   1bec8:	87 95       	ror	r24
   1beca:	20 91 39 28 	lds	r18, 0x2839	; 0x802839 <g_twi1_gyro_1_gyro_ofsy>
   1bece:	30 91 3a 28 	lds	r19, 0x283A	; 0x80283a <g_twi1_gyro_1_gyro_ofsy+0x1>
   1bed2:	a9 01       	movw	r20, r18
   1bed4:	48 1b       	sub	r20, r24
   1bed6:	59 0b       	sbc	r21, r25
   1bed8:	ca 01       	movw	r24, r20
   1beda:	80 93 39 28 	sts	0x2839, r24	; 0x802839 <g_twi1_gyro_1_gyro_ofsy>
   1bede:	90 93 3a 28 	sts	0x283A, r25	; 0x80283a <g_twi1_gyro_1_gyro_ofsy+0x1>
				g_twi1_gyro_1_gyro_ofsz -= (g_twi1_gyro_1_gyro_z >> 2);
   1bee2:	80 91 35 28 	lds	r24, 0x2835	; 0x802835 <g_twi1_gyro_1_gyro_z>
   1bee6:	90 91 36 28 	lds	r25, 0x2836	; 0x802836 <g_twi1_gyro_1_gyro_z+0x1>
   1beea:	95 95       	asr	r25
   1beec:	87 95       	ror	r24
   1beee:	95 95       	asr	r25
   1bef0:	87 95       	ror	r24
   1bef2:	20 91 3b 28 	lds	r18, 0x283B	; 0x80283b <g_twi1_gyro_1_gyro_ofsz>
   1bef6:	30 91 3c 28 	lds	r19, 0x283C	; 0x80283c <g_twi1_gyro_1_gyro_ofsz+0x1>
   1befa:	a9 01       	movw	r20, r18
   1befc:	48 1b       	sub	r20, r24
   1befe:	59 0b       	sbc	r21, r25
   1bf00:	ca 01       	movw	r24, r20
   1bf02:	80 93 3b 28 	sts	0x283B, r24	; 0x80283b <g_twi1_gyro_1_gyro_ofsz>
   1bf06:	90 93 3c 28 	sts	0x283C, r25	; 0x80283c <g_twi1_gyro_1_gyro_ofsz+0x1>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_gyro_offset_set__flag = true;
   1bf0a:	81 e0       	ldi	r24, 0x01	; 1
   1bf0c:	80 93 49 28 	sts	0x2849, r24	; 0x802849 <g_twi1_gyro_gyro_offset_set__flag>

				cpu_irq_restore(flags);
   1bf10:	8a 81       	ldd	r24, Y+2	; 0x02
   1bf12:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1bf16:	82 e0       	ldi	r24, 0x02	; 2
   1bf18:	90 e0       	ldi	r25, 0x00	; 0
   1bf1a:	0e 94 b2 d6 	call	0x1ad64	; 0x1ad64 <save_globals>
			}
		break;
   1bf1e:	44 c1       	rjmp	.+648    	; 0x1c1a8 <calibration_mode+0x428>

		case CALIBRATION_MODE_ENUM__ACCEL_X:
			{
				irqflags_t flags = cpu_irq_save();
   1bf20:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1bf24:	8b 83       	std	Y+3, r24	; 0x03

				/* Adjust X factor */
				if (g_twi1_gyro_1_accel_x_mg) {
   1bf26:	80 91 2b 28 	lds	r24, 0x282B	; 0x80282b <g_twi1_gyro_1_accel_x_mg>
   1bf2a:	90 91 2c 28 	lds	r25, 0x282C	; 0x80282c <g_twi1_gyro_1_accel_x_mg+0x1>
   1bf2e:	89 2b       	or	r24, r25
   1bf30:	11 f1       	breq	.+68     	; 0x1bf76 <calibration_mode+0x1f6>
					g_twi1_gyro_1_accel_factx = (int16_t) (((int32_t)g_twi1_gyro_1_accel_factx * 1000L) / g_twi1_gyro_1_accel_x_mg);
   1bf32:	80 91 25 28 	lds	r24, 0x2825	; 0x802825 <g_twi1_gyro_1_accel_factx>
   1bf36:	90 91 26 28 	lds	r25, 0x2826	; 0x802826 <g_twi1_gyro_1_accel_factx+0x1>
   1bf3a:	9c 01       	movw	r18, r24
   1bf3c:	99 0f       	add	r25, r25
   1bf3e:	44 0b       	sbc	r20, r20
   1bf40:	55 0b       	sbc	r21, r21
   1bf42:	88 ee       	ldi	r24, 0xE8	; 232
   1bf44:	93 e0       	ldi	r25, 0x03	; 3
   1bf46:	dc 01       	movw	r26, r24
   1bf48:	0f 94 53 2e 	call	0x25ca6	; 0x25ca6 <__muluhisi3>
   1bf4c:	7b 01       	movw	r14, r22
   1bf4e:	8c 01       	movw	r16, r24
   1bf50:	80 91 2b 28 	lds	r24, 0x282B	; 0x80282b <g_twi1_gyro_1_accel_x_mg>
   1bf54:	90 91 2c 28 	lds	r25, 0x282C	; 0x80282c <g_twi1_gyro_1_accel_x_mg+0x1>
   1bf58:	9c 01       	movw	r18, r24
   1bf5a:	99 0f       	add	r25, r25
   1bf5c:	44 0b       	sbc	r20, r20
   1bf5e:	55 0b       	sbc	r21, r21
   1bf60:	c8 01       	movw	r24, r16
   1bf62:	b7 01       	movw	r22, r14
   1bf64:	0f 94 20 2e 	call	0x25c40	; 0x25c40 <__divmodsi4>
   1bf68:	da 01       	movw	r26, r20
   1bf6a:	c9 01       	movw	r24, r18
   1bf6c:	80 93 25 28 	sts	0x2825, r24	; 0x802825 <g_twi1_gyro_1_accel_factx>
   1bf70:	90 93 26 28 	sts	0x2826, r25	; 0x802826 <g_twi1_gyro_1_accel_factx+0x1>
   1bf74:	06 c0       	rjmp	.+12     	; 0x1bf82 <calibration_mode+0x202>
				} else {
					g_twi1_gyro_1_accel_factx = C_TWI1_GYRO_1_ACCEL_FACTX_DEFAULT;
   1bf76:	8c ef       	ldi	r24, 0xFC	; 252
   1bf78:	96 e2       	ldi	r25, 0x26	; 38
   1bf7a:	80 93 25 28 	sts	0x2825, r24	; 0x802825 <g_twi1_gyro_1_accel_factx>
   1bf7e:	90 93 26 28 	sts	0x2826, r25	; 0x802826 <g_twi1_gyro_1_accel_factx+0x1>
				}

				/* Adjust Y/Z offsets */
				g_twi1_gyro_1_accel_ofsy -= (g_twi1_gyro_1_accel_y >> 4);
   1bf82:	80 91 1b 28 	lds	r24, 0x281B	; 0x80281b <g_twi1_gyro_1_accel_y>
   1bf86:	90 91 1c 28 	lds	r25, 0x281C	; 0x80281c <g_twi1_gyro_1_accel_y+0x1>
   1bf8a:	95 95       	asr	r25
   1bf8c:	87 95       	ror	r24
   1bf8e:	95 95       	asr	r25
   1bf90:	87 95       	ror	r24
   1bf92:	95 95       	asr	r25
   1bf94:	87 95       	ror	r24
   1bf96:	95 95       	asr	r25
   1bf98:	87 95       	ror	r24
   1bf9a:	20 91 21 28 	lds	r18, 0x2821	; 0x802821 <g_twi1_gyro_1_accel_ofsy>
   1bf9e:	30 91 22 28 	lds	r19, 0x2822	; 0x802822 <g_twi1_gyro_1_accel_ofsy+0x1>
   1bfa2:	a9 01       	movw	r20, r18
   1bfa4:	48 1b       	sub	r20, r24
   1bfa6:	59 0b       	sbc	r21, r25
   1bfa8:	ca 01       	movw	r24, r20
   1bfaa:	80 93 21 28 	sts	0x2821, r24	; 0x802821 <g_twi1_gyro_1_accel_ofsy>
   1bfae:	90 93 22 28 	sts	0x2822, r25	; 0x802822 <g_twi1_gyro_1_accel_ofsy+0x1>
				g_twi1_gyro_1_accel_ofsz -= (g_twi1_gyro_1_accel_z >> 4);
   1bfb2:	80 91 1d 28 	lds	r24, 0x281D	; 0x80281d <g_twi1_gyro_1_accel_z>
   1bfb6:	90 91 1e 28 	lds	r25, 0x281E	; 0x80281e <g_twi1_gyro_1_accel_z+0x1>
   1bfba:	95 95       	asr	r25
   1bfbc:	87 95       	ror	r24
   1bfbe:	95 95       	asr	r25
   1bfc0:	87 95       	ror	r24
   1bfc2:	95 95       	asr	r25
   1bfc4:	87 95       	ror	r24
   1bfc6:	95 95       	asr	r25
   1bfc8:	87 95       	ror	r24
   1bfca:	20 91 23 28 	lds	r18, 0x2823	; 0x802823 <g_twi1_gyro_1_accel_ofsz>
   1bfce:	30 91 24 28 	lds	r19, 0x2824	; 0x802824 <g_twi1_gyro_1_accel_ofsz+0x1>
   1bfd2:	a9 01       	movw	r20, r18
   1bfd4:	48 1b       	sub	r20, r24
   1bfd6:	59 0b       	sbc	r21, r25
   1bfd8:	ca 01       	movw	r24, r20
   1bfda:	80 93 23 28 	sts	0x2823, r24	; 0x802823 <g_twi1_gyro_1_accel_ofsz>
   1bfde:	90 93 24 28 	sts	0x2824, r25	; 0x802824 <g_twi1_gyro_1_accel_ofsz+0x1>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_accel_offset_set__flag = true;
   1bfe2:	81 e0       	ldi	r24, 0x01	; 1
   1bfe4:	80 93 4a 28 	sts	0x284A, r24	; 0x80284a <g_twi1_gyro_accel_offset_set__flag>

				cpu_irq_restore(flags);
   1bfe8:	8b 81       	ldd	r24, Y+3	; 0x03
   1bfea:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1bfee:	82 e0       	ldi	r24, 0x02	; 2
   1bff0:	90 e0       	ldi	r25, 0x00	; 0
   1bff2:	0e 94 b2 d6 	call	0x1ad64	; 0x1ad64 <save_globals>
			}
		break;
   1bff6:	d8 c0       	rjmp	.+432    	; 0x1c1a8 <calibration_mode+0x428>

		case CALIBRATION_MODE_ENUM__ACCEL_Y:
			{
				irqflags_t flags = cpu_irq_save();
   1bff8:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1bffc:	8c 83       	std	Y+4, r24	; 0x04

				/* Adjust Y factor */
				if (g_twi1_gyro_1_accel_y_mg) {
   1bffe:	80 91 2d 28 	lds	r24, 0x282D	; 0x80282d <g_twi1_gyro_1_accel_y_mg>
   1c002:	90 91 2e 28 	lds	r25, 0x282E	; 0x80282e <g_twi1_gyro_1_accel_y_mg+0x1>
   1c006:	89 2b       	or	r24, r25
   1c008:	11 f1       	breq	.+68     	; 0x1c04e <calibration_mode+0x2ce>
					g_twi1_gyro_1_accel_facty = (int16_t) (((int32_t)g_twi1_gyro_1_accel_facty * 1000L) / g_twi1_gyro_1_accel_y_mg);
   1c00a:	80 91 27 28 	lds	r24, 0x2827	; 0x802827 <g_twi1_gyro_1_accel_facty>
   1c00e:	90 91 28 28 	lds	r25, 0x2828	; 0x802828 <g_twi1_gyro_1_accel_facty+0x1>
   1c012:	9c 01       	movw	r18, r24
   1c014:	99 0f       	add	r25, r25
   1c016:	44 0b       	sbc	r20, r20
   1c018:	55 0b       	sbc	r21, r21
   1c01a:	88 ee       	ldi	r24, 0xE8	; 232
   1c01c:	93 e0       	ldi	r25, 0x03	; 3
   1c01e:	dc 01       	movw	r26, r24
   1c020:	0f 94 53 2e 	call	0x25ca6	; 0x25ca6 <__muluhisi3>
   1c024:	7b 01       	movw	r14, r22
   1c026:	8c 01       	movw	r16, r24
   1c028:	80 91 2d 28 	lds	r24, 0x282D	; 0x80282d <g_twi1_gyro_1_accel_y_mg>
   1c02c:	90 91 2e 28 	lds	r25, 0x282E	; 0x80282e <g_twi1_gyro_1_accel_y_mg+0x1>
   1c030:	9c 01       	movw	r18, r24
   1c032:	99 0f       	add	r25, r25
   1c034:	44 0b       	sbc	r20, r20
   1c036:	55 0b       	sbc	r21, r21
   1c038:	c8 01       	movw	r24, r16
   1c03a:	b7 01       	movw	r22, r14
   1c03c:	0f 94 20 2e 	call	0x25c40	; 0x25c40 <__divmodsi4>
   1c040:	da 01       	movw	r26, r20
   1c042:	c9 01       	movw	r24, r18
   1c044:	80 93 27 28 	sts	0x2827, r24	; 0x802827 <g_twi1_gyro_1_accel_facty>
   1c048:	90 93 28 28 	sts	0x2828, r25	; 0x802828 <g_twi1_gyro_1_accel_facty+0x1>
   1c04c:	06 c0       	rjmp	.+12     	; 0x1c05a <calibration_mode+0x2da>
				} else {
					g_twi1_gyro_1_accel_facty = C_TWI1_GYRO_1_ACCEL_FACTY_DEFAULT;
   1c04e:	87 ef       	ldi	r24, 0xF7	; 247
   1c050:	96 e2       	ldi	r25, 0x26	; 38
   1c052:	80 93 27 28 	sts	0x2827, r24	; 0x802827 <g_twi1_gyro_1_accel_facty>
   1c056:	90 93 28 28 	sts	0x2828, r25	; 0x802828 <g_twi1_gyro_1_accel_facty+0x1>
				}

				/* Adjust X/Z offsets */
				g_twi1_gyro_1_accel_ofsx -= (g_twi1_gyro_1_accel_x >> 4);
   1c05a:	80 91 19 28 	lds	r24, 0x2819	; 0x802819 <g_twi1_gyro_1_accel_x>
   1c05e:	90 91 1a 28 	lds	r25, 0x281A	; 0x80281a <g_twi1_gyro_1_accel_x+0x1>
   1c062:	95 95       	asr	r25
   1c064:	87 95       	ror	r24
   1c066:	95 95       	asr	r25
   1c068:	87 95       	ror	r24
   1c06a:	95 95       	asr	r25
   1c06c:	87 95       	ror	r24
   1c06e:	95 95       	asr	r25
   1c070:	87 95       	ror	r24
   1c072:	20 91 1f 28 	lds	r18, 0x281F	; 0x80281f <g_twi1_gyro_1_accel_ofsx>
   1c076:	30 91 20 28 	lds	r19, 0x2820	; 0x802820 <g_twi1_gyro_1_accel_ofsx+0x1>
   1c07a:	a9 01       	movw	r20, r18
   1c07c:	48 1b       	sub	r20, r24
   1c07e:	59 0b       	sbc	r21, r25
   1c080:	ca 01       	movw	r24, r20
   1c082:	80 93 1f 28 	sts	0x281F, r24	; 0x80281f <g_twi1_gyro_1_accel_ofsx>
   1c086:	90 93 20 28 	sts	0x2820, r25	; 0x802820 <g_twi1_gyro_1_accel_ofsx+0x1>
				g_twi1_gyro_1_accel_ofsz -= (g_twi1_gyro_1_accel_z >> 4);
   1c08a:	80 91 1d 28 	lds	r24, 0x281D	; 0x80281d <g_twi1_gyro_1_accel_z>
   1c08e:	90 91 1e 28 	lds	r25, 0x281E	; 0x80281e <g_twi1_gyro_1_accel_z+0x1>
   1c092:	95 95       	asr	r25
   1c094:	87 95       	ror	r24
   1c096:	95 95       	asr	r25
   1c098:	87 95       	ror	r24
   1c09a:	95 95       	asr	r25
   1c09c:	87 95       	ror	r24
   1c09e:	95 95       	asr	r25
   1c0a0:	87 95       	ror	r24
   1c0a2:	20 91 23 28 	lds	r18, 0x2823	; 0x802823 <g_twi1_gyro_1_accel_ofsz>
   1c0a6:	30 91 24 28 	lds	r19, 0x2824	; 0x802824 <g_twi1_gyro_1_accel_ofsz+0x1>
   1c0aa:	a9 01       	movw	r20, r18
   1c0ac:	48 1b       	sub	r20, r24
   1c0ae:	59 0b       	sbc	r21, r25
   1c0b0:	ca 01       	movw	r24, r20
   1c0b2:	80 93 23 28 	sts	0x2823, r24	; 0x802823 <g_twi1_gyro_1_accel_ofsz>
   1c0b6:	90 93 24 28 	sts	0x2824, r25	; 0x802824 <g_twi1_gyro_1_accel_ofsz+0x1>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_accel_offset_set__flag = true;
   1c0ba:	81 e0       	ldi	r24, 0x01	; 1
   1c0bc:	80 93 4a 28 	sts	0x284A, r24	; 0x80284a <g_twi1_gyro_accel_offset_set__flag>

				cpu_irq_restore(flags);
   1c0c0:	8c 81       	ldd	r24, Y+4	; 0x04
   1c0c2:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1c0c6:	82 e0       	ldi	r24, 0x02	; 2
   1c0c8:	90 e0       	ldi	r25, 0x00	; 0
   1c0ca:	0e 94 b2 d6 	call	0x1ad64	; 0x1ad64 <save_globals>
			}
		break;
   1c0ce:	6c c0       	rjmp	.+216    	; 0x1c1a8 <calibration_mode+0x428>

		case CALIBRATION_MODE_ENUM__ACCEL_Z:
			{
				irqflags_t flags = cpu_irq_save();
   1c0d0:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1c0d4:	8d 83       	std	Y+5, r24	; 0x05

				/* Adjust Z factor */
				if (g_twi1_gyro_1_accel_z_mg) {
   1c0d6:	80 91 2f 28 	lds	r24, 0x282F	; 0x80282f <g_twi1_gyro_1_accel_z_mg>
   1c0da:	90 91 30 28 	lds	r25, 0x2830	; 0x802830 <g_twi1_gyro_1_accel_z_mg+0x1>
   1c0de:	89 2b       	or	r24, r25
   1c0e0:	11 f1       	breq	.+68     	; 0x1c126 <calibration_mode+0x3a6>
					g_twi1_gyro_1_accel_factz = (int16_t) (((int32_t)g_twi1_gyro_1_accel_factz * 1000L) / g_twi1_gyro_1_accel_z_mg);
   1c0e2:	80 91 29 28 	lds	r24, 0x2829	; 0x802829 <g_twi1_gyro_1_accel_factz>
   1c0e6:	90 91 2a 28 	lds	r25, 0x282A	; 0x80282a <g_twi1_gyro_1_accel_factz+0x1>
   1c0ea:	9c 01       	movw	r18, r24
   1c0ec:	99 0f       	add	r25, r25
   1c0ee:	44 0b       	sbc	r20, r20
   1c0f0:	55 0b       	sbc	r21, r21
   1c0f2:	88 ee       	ldi	r24, 0xE8	; 232
   1c0f4:	93 e0       	ldi	r25, 0x03	; 3
   1c0f6:	dc 01       	movw	r26, r24
   1c0f8:	0f 94 53 2e 	call	0x25ca6	; 0x25ca6 <__muluhisi3>
   1c0fc:	7b 01       	movw	r14, r22
   1c0fe:	8c 01       	movw	r16, r24
   1c100:	80 91 2f 28 	lds	r24, 0x282F	; 0x80282f <g_twi1_gyro_1_accel_z_mg>
   1c104:	90 91 30 28 	lds	r25, 0x2830	; 0x802830 <g_twi1_gyro_1_accel_z_mg+0x1>
   1c108:	9c 01       	movw	r18, r24
   1c10a:	99 0f       	add	r25, r25
   1c10c:	44 0b       	sbc	r20, r20
   1c10e:	55 0b       	sbc	r21, r21
   1c110:	c8 01       	movw	r24, r16
   1c112:	b7 01       	movw	r22, r14
   1c114:	0f 94 20 2e 	call	0x25c40	; 0x25c40 <__divmodsi4>
   1c118:	da 01       	movw	r26, r20
   1c11a:	c9 01       	movw	r24, r18
   1c11c:	80 93 29 28 	sts	0x2829, r24	; 0x802829 <g_twi1_gyro_1_accel_factz>
   1c120:	90 93 2a 28 	sts	0x282A, r25	; 0x80282a <g_twi1_gyro_1_accel_factz+0x1>
   1c124:	06 c0       	rjmp	.+12     	; 0x1c132 <calibration_mode+0x3b2>
				} else {
					g_twi1_gyro_1_accel_factz = C_TWI1_GYRO_1_ACCEL_FACTZ_DEFAULT;
   1c126:	8e ed       	ldi	r24, 0xDE	; 222
   1c128:	96 e2       	ldi	r25, 0x26	; 38
   1c12a:	80 93 29 28 	sts	0x2829, r24	; 0x802829 <g_twi1_gyro_1_accel_factz>
   1c12e:	90 93 2a 28 	sts	0x282A, r25	; 0x80282a <g_twi1_gyro_1_accel_factz+0x1>
				}

				/* Adjust X/Y offsets */
				g_twi1_gyro_1_accel_ofsx -= (g_twi1_gyro_1_accel_x >> 4);
   1c132:	80 91 19 28 	lds	r24, 0x2819	; 0x802819 <g_twi1_gyro_1_accel_x>
   1c136:	90 91 1a 28 	lds	r25, 0x281A	; 0x80281a <g_twi1_gyro_1_accel_x+0x1>
   1c13a:	95 95       	asr	r25
   1c13c:	87 95       	ror	r24
   1c13e:	95 95       	asr	r25
   1c140:	87 95       	ror	r24
   1c142:	95 95       	asr	r25
   1c144:	87 95       	ror	r24
   1c146:	95 95       	asr	r25
   1c148:	87 95       	ror	r24
   1c14a:	20 91 1f 28 	lds	r18, 0x281F	; 0x80281f <g_twi1_gyro_1_accel_ofsx>
   1c14e:	30 91 20 28 	lds	r19, 0x2820	; 0x802820 <g_twi1_gyro_1_accel_ofsx+0x1>
   1c152:	a9 01       	movw	r20, r18
   1c154:	48 1b       	sub	r20, r24
   1c156:	59 0b       	sbc	r21, r25
   1c158:	ca 01       	movw	r24, r20
   1c15a:	80 93 1f 28 	sts	0x281F, r24	; 0x80281f <g_twi1_gyro_1_accel_ofsx>
   1c15e:	90 93 20 28 	sts	0x2820, r25	; 0x802820 <g_twi1_gyro_1_accel_ofsx+0x1>
				g_twi1_gyro_1_accel_ofsy -= (g_twi1_gyro_1_accel_y >> 4);
   1c162:	80 91 1b 28 	lds	r24, 0x281B	; 0x80281b <g_twi1_gyro_1_accel_y>
   1c166:	90 91 1c 28 	lds	r25, 0x281C	; 0x80281c <g_twi1_gyro_1_accel_y+0x1>
   1c16a:	95 95       	asr	r25
   1c16c:	87 95       	ror	r24
   1c16e:	95 95       	asr	r25
   1c170:	87 95       	ror	r24
   1c172:	95 95       	asr	r25
   1c174:	87 95       	ror	r24
   1c176:	95 95       	asr	r25
   1c178:	87 95       	ror	r24
   1c17a:	20 91 21 28 	lds	r18, 0x2821	; 0x802821 <g_twi1_gyro_1_accel_ofsy>
   1c17e:	30 91 22 28 	lds	r19, 0x2822	; 0x802822 <g_twi1_gyro_1_accel_ofsy+0x1>
   1c182:	a9 01       	movw	r20, r18
   1c184:	48 1b       	sub	r20, r24
   1c186:	59 0b       	sbc	r21, r25
   1c188:	ca 01       	movw	r24, r20
   1c18a:	80 93 21 28 	sts	0x2821, r24	; 0x802821 <g_twi1_gyro_1_accel_ofsy>
   1c18e:	90 93 22 28 	sts	0x2822, r25	; 0x802822 <g_twi1_gyro_1_accel_ofsy+0x1>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_accel_offset_set__flag = true;
   1c192:	81 e0       	ldi	r24, 0x01	; 1
   1c194:	80 93 4a 28 	sts	0x284A, r24	; 0x80284a <g_twi1_gyro_accel_offset_set__flag>

				cpu_irq_restore(flags);
   1c198:	8d 81       	ldd	r24, Y+5	; 0x05
   1c19a:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1c19e:	82 e0       	ldi	r24, 0x02	; 2
   1c1a0:	90 e0       	ldi	r25, 0x00	; 0
   1c1a2:	0e 94 b2 d6 	call	0x1ad64	; 0x1ad64 <save_globals>
			}
		break;
   1c1a6:	00 00       	nop
	}
}
   1c1a8:	00 00       	nop
   1c1aa:	26 96       	adiw	r28, 0x06	; 6
   1c1ac:	cd bf       	out	0x3d, r28	; 61
   1c1ae:	de bf       	out	0x3e, r29	; 62
   1c1b0:	df 91       	pop	r29
   1c1b2:	cf 91       	pop	r28
   1c1b4:	1f 91       	pop	r17
   1c1b6:	0f 91       	pop	r16
   1c1b8:	ff 90       	pop	r15
   1c1ba:	ef 90       	pop	r14
   1c1bc:	08 95       	ret

0001c1be <dac_app_enable>:

void dac_app_enable(bool enable)
{
   1c1be:	cf 93       	push	r28
   1c1c0:	df 93       	push	r29
   1c1c2:	1f 92       	push	r1
   1c1c4:	1f 92       	push	r1
   1c1c6:	cd b7       	in	r28, 0x3d	; 61
   1c1c8:	de b7       	in	r29, 0x3e	; 62
   1c1ca:	8a 83       	std	Y+2, r24	; 0x02
	if (g_dac_enabled != enable) {
   1c1cc:	90 91 56 24 	lds	r25, 0x2456	; 0x802456 <g_dac_enabled>
   1c1d0:	8a 81       	ldd	r24, Y+2	; 0x02
   1c1d2:	98 17       	cp	r25, r24
   1c1d4:	09 f4       	brne	.+2      	; 0x1c1d8 <dac_app_enable+0x1a>
   1c1d6:	41 c0       	rjmp	.+130    	; 0x1c25a <dac_app_enable+0x9c>
		if (enable) {
   1c1d8:	8a 81       	ldd	r24, Y+2	; 0x02
   1c1da:	88 23       	and	r24, r24
   1c1dc:	c9 f1       	breq	.+114    	; 0x1c250 <dac_app_enable+0x92>
			/* Setting the values */
			{
				irqflags_t flags	= cpu_irq_save();
   1c1de:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1c1e2:	89 83       	std	Y+1, r24	; 0x01
				dds0_freq_mHz		= 2000000UL;		// 2 kHz
   1c1e4:	80 e8       	ldi	r24, 0x80	; 128
   1c1e6:	94 e8       	ldi	r25, 0x84	; 132
   1c1e8:	ae e1       	ldi	r26, 0x1E	; 30
   1c1ea:	b0 e0       	ldi	r27, 0x00	; 0
   1c1ec:	80 93 39 20 	sts	0x2039, r24	; 0x802039 <dds0_freq_mHz>
   1c1f0:	90 93 3a 20 	sts	0x203A, r25	; 0x80203a <dds0_freq_mHz+0x1>
   1c1f4:	a0 93 3b 20 	sts	0x203B, r26	; 0x80203b <dds0_freq_mHz+0x2>
   1c1f8:	b0 93 3c 20 	sts	0x203C, r27	; 0x80203c <dds0_freq_mHz+0x3>
				dds0_reg			= 0UL;				// Sine
   1c1fc:	10 92 66 2b 	sts	0x2B66, r1	; 0x802b66 <dds0_reg>
   1c200:	10 92 67 2b 	sts	0x2B67, r1	; 0x802b67 <dds0_reg+0x1>
   1c204:	10 92 68 2b 	sts	0x2B68, r1	; 0x802b68 <dds0_reg+0x2>
   1c208:	10 92 69 2b 	sts	0x2B69, r1	; 0x802b69 <dds0_reg+0x3>
				dds1_freq_mHz		= 4000010UL;		// 4 kHz
   1c20c:	8a e0       	ldi	r24, 0x0A	; 10
   1c20e:	99 e0       	ldi	r25, 0x09	; 9
   1c210:	ad e3       	ldi	r26, 0x3D	; 61
   1c212:	b0 e0       	ldi	r27, 0x00	; 0
   1c214:	80 93 3d 20 	sts	0x203D, r24	; 0x80203d <dds1_freq_mHz>
   1c218:	90 93 3e 20 	sts	0x203E, r25	; 0x80203e <dds1_freq_mHz+0x1>
   1c21c:	a0 93 3f 20 	sts	0x203F, r26	; 0x80203f <dds1_freq_mHz+0x2>
   1c220:	b0 93 40 20 	sts	0x2040, r27	; 0x802040 <dds1_freq_mHz+0x3>
				dds1_reg			= 0x40000000UL;		// Cosine
   1c224:	80 e0       	ldi	r24, 0x00	; 0
   1c226:	90 e0       	ldi	r25, 0x00	; 0
   1c228:	a0 e0       	ldi	r26, 0x00	; 0
   1c22a:	b0 e4       	ldi	r27, 0x40	; 64
   1c22c:	80 93 41 20 	sts	0x2041, r24	; 0x802041 <dds1_reg>
   1c230:	90 93 42 20 	sts	0x2042, r25	; 0x802042 <dds1_reg+0x1>
   1c234:	a0 93 43 20 	sts	0x2043, r26	; 0x802043 <dds1_reg+0x2>
   1c238:	b0 93 44 20 	sts	0x2044, r27	; 0x802044 <dds1_reg+0x3>
				cpu_irq_restore(flags);
   1c23c:	89 81       	ldd	r24, Y+1	; 0x01
   1c23e:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
			}

			dac_init();
   1c242:	0e 94 21 fa 	call	0x1f442	; 0x1f442 <dac_init>
			tc_start();
   1c246:	0e 94 8c f4 	call	0x1e918	; 0x1e918 <tc_start>
			dac_start();
   1c24a:	0e 94 d2 fa 	call	0x1f5a4	; 0x1f5a4 <dac_start>
   1c24e:	02 c0       	rjmp	.+4      	; 0x1c254 <dac_app_enable+0x96>

		} else {
			dac_stop();
   1c250:	0e 94 06 fb 	call	0x1f60c	; 0x1f60c <dac_stop>
		}

		/* atomic */
		g_dac_enabled = enable;
   1c254:	8a 81       	ldd	r24, Y+2	; 0x02
   1c256:	80 93 56 24 	sts	0x2456, r24	; 0x802456 <g_dac_enabled>
	}
}
   1c25a:	00 00       	nop
   1c25c:	0f 90       	pop	r0
   1c25e:	0f 90       	pop	r0
   1c260:	df 91       	pop	r29
   1c262:	cf 91       	pop	r28
   1c264:	08 95       	ret

0001c266 <dds_update>:

void dds_update(float dds0_hz, float dds1_hz, float phase)
{
   1c266:	cf 92       	push	r12
   1c268:	ef 92       	push	r14
   1c26a:	ff 92       	push	r15
   1c26c:	0f 93       	push	r16
   1c26e:	1f 93       	push	r17
   1c270:	cf 93       	push	r28
   1c272:	df 93       	push	r29
   1c274:	cd b7       	in	r28, 0x3d	; 61
   1c276:	de b7       	in	r29, 0x3e	; 62
   1c278:	69 97       	sbiw	r28, 0x19	; 25
   1c27a:	cd bf       	out	0x3d, r28	; 61
   1c27c:	de bf       	out	0x3e, r29	; 62
   1c27e:	6e 87       	std	Y+14, r22	; 0x0e
   1c280:	7f 87       	std	Y+15, r23	; 0x0f
   1c282:	88 8b       	std	Y+16, r24	; 0x10
   1c284:	99 8b       	std	Y+17, r25	; 0x11
   1c286:	2a 8b       	std	Y+18, r18	; 0x12
   1c288:	3b 8b       	std	Y+19, r19	; 0x13
   1c28a:	4c 8b       	std	Y+20, r20	; 0x14
   1c28c:	5d 8b       	std	Y+21, r21	; 0x15
   1c28e:	ee 8a       	std	Y+22, r14	; 0x16
   1c290:	ff 8a       	std	Y+23, r15	; 0x17
   1c292:	08 8f       	std	Y+24, r16	; 0x18
   1c294:	19 8f       	std	Y+25, r17	; 0x19
	uint32_t l_dds0_freq_mHz = 0UL;
   1c296:	19 82       	std	Y+1, r1	; 0x01
   1c298:	1a 82       	std	Y+2, r1	; 0x02
   1c29a:	1b 82       	std	Y+3, r1	; 0x03
   1c29c:	1c 82       	std	Y+4, r1	; 0x04
	uint32_t l_dds1_freq_mHz = 0UL;
   1c29e:	1d 82       	std	Y+5, r1	; 0x05
   1c2a0:	1e 82       	std	Y+6, r1	; 0x06
   1c2a2:	1f 82       	std	Y+7, r1	; 0x07
   1c2a4:	18 86       	std	Y+8, r1	; 0x08
	uint32_t l_dds1_reg = 0UL;
   1c2a6:	19 86       	std	Y+9, r1	; 0x09
   1c2a8:	1a 86       	std	Y+10, r1	; 0x0a
   1c2aa:	1b 86       	std	Y+11, r1	; 0x0b
   1c2ac:	1c 86       	std	Y+12, r1	; 0x0c

	/* Update only when mHz value for DDS0 is given */
	if (dds0_hz >= 0.f) {
   1c2ae:	20 e0       	ldi	r18, 0x00	; 0
   1c2b0:	30 e0       	ldi	r19, 0x00	; 0
   1c2b2:	a9 01       	movw	r20, r18
   1c2b4:	6e 85       	ldd	r22, Y+14	; 0x0e
   1c2b6:	7f 85       	ldd	r23, Y+15	; 0x0f
   1c2b8:	88 89       	ldd	r24, Y+16	; 0x10
   1c2ba:	99 89       	ldd	r25, Y+17	; 0x11
   1c2bc:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   1c2c0:	88 23       	and	r24, r24
   1c2c2:	b4 f0       	brlt	.+44     	; 0x1c2f0 <dds_update+0x8a>
		l_dds0_freq_mHz = (uint32_t) (dds0_hz * 1000.f);
   1c2c4:	20 e0       	ldi	r18, 0x00	; 0
   1c2c6:	30 e0       	ldi	r19, 0x00	; 0
   1c2c8:	4a e7       	ldi	r20, 0x7A	; 122
   1c2ca:	54 e4       	ldi	r21, 0x44	; 68
   1c2cc:	6e 85       	ldd	r22, Y+14	; 0x0e
   1c2ce:	7f 85       	ldd	r23, Y+15	; 0x0f
   1c2d0:	88 89       	ldd	r24, Y+16	; 0x10
   1c2d2:	99 89       	ldd	r25, Y+17	; 0x11
   1c2d4:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1c2d8:	dc 01       	movw	r26, r24
   1c2da:	cb 01       	movw	r24, r22
   1c2dc:	bc 01       	movw	r22, r24
   1c2de:	cd 01       	movw	r24, r26
   1c2e0:	0f 94 b3 26 	call	0x24d66	; 0x24d66 <__fixunssfsi>
   1c2e4:	dc 01       	movw	r26, r24
   1c2e6:	cb 01       	movw	r24, r22
   1c2e8:	89 83       	std	Y+1, r24	; 0x01
   1c2ea:	9a 83       	std	Y+2, r25	; 0x02
   1c2ec:	ab 83       	std	Y+3, r26	; 0x03
   1c2ee:	bc 83       	std	Y+4, r27	; 0x04
	}

	/* Update only when mHz value for DDS1 is given */
	if (dds1_hz >= 0.f) {
   1c2f0:	20 e0       	ldi	r18, 0x00	; 0
   1c2f2:	30 e0       	ldi	r19, 0x00	; 0
   1c2f4:	a9 01       	movw	r20, r18
   1c2f6:	6a 89       	ldd	r22, Y+18	; 0x12
   1c2f8:	7b 89       	ldd	r23, Y+19	; 0x13
   1c2fa:	8c 89       	ldd	r24, Y+20	; 0x14
   1c2fc:	9d 89       	ldd	r25, Y+21	; 0x15
   1c2fe:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   1c302:	88 23       	and	r24, r24
   1c304:	b4 f0       	brlt	.+44     	; 0x1c332 <dds_update+0xcc>
		l_dds1_freq_mHz = (uint32_t) (dds1_hz * 1000.f);
   1c306:	20 e0       	ldi	r18, 0x00	; 0
   1c308:	30 e0       	ldi	r19, 0x00	; 0
   1c30a:	4a e7       	ldi	r20, 0x7A	; 122
   1c30c:	54 e4       	ldi	r21, 0x44	; 68
   1c30e:	6a 89       	ldd	r22, Y+18	; 0x12
   1c310:	7b 89       	ldd	r23, Y+19	; 0x13
   1c312:	8c 89       	ldd	r24, Y+20	; 0x14
   1c314:	9d 89       	ldd	r25, Y+21	; 0x15
   1c316:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1c31a:	dc 01       	movw	r26, r24
   1c31c:	cb 01       	movw	r24, r22
   1c31e:	bc 01       	movw	r22, r24
   1c320:	cd 01       	movw	r24, r26
   1c322:	0f 94 b3 26 	call	0x24d66	; 0x24d66 <__fixunssfsi>
   1c326:	dc 01       	movw	r26, r24
   1c328:	cb 01       	movw	r24, r22
   1c32a:	8d 83       	std	Y+5, r24	; 0x05
   1c32c:	9e 83       	std	Y+6, r25	; 0x06
   1c32e:	af 83       	std	Y+7, r26	; 0x07
   1c330:	b8 87       	std	Y+8, r27	; 0x08
	}

	/* Set the phase between two starting oscillators */
	if (phase >= 0.f) {
   1c332:	20 e0       	ldi	r18, 0x00	; 0
   1c334:	30 e0       	ldi	r19, 0x00	; 0
   1c336:	a9 01       	movw	r20, r18
   1c338:	6e 89       	ldd	r22, Y+22	; 0x16
   1c33a:	7f 89       	ldd	r23, Y+23	; 0x17
   1c33c:	88 8d       	ldd	r24, Y+24	; 0x18
   1c33e:	99 8d       	ldd	r25, Y+25	; 0x19
   1c340:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   1c344:	88 23       	and	r24, r24
   1c346:	04 f1       	brlt	.+64     	; 0x1c388 <dds_update+0x122>
		l_dds1_reg = (uint32_t) (0x40000000UL * (phase / 90.f));
   1c348:	20 e0       	ldi	r18, 0x00	; 0
   1c34a:	30 e0       	ldi	r19, 0x00	; 0
   1c34c:	44 eb       	ldi	r20, 0xB4	; 180
   1c34e:	52 e4       	ldi	r21, 0x42	; 66
   1c350:	6e 89       	ldd	r22, Y+22	; 0x16
   1c352:	7f 89       	ldd	r23, Y+23	; 0x17
   1c354:	88 8d       	ldd	r24, Y+24	; 0x18
   1c356:	99 8d       	ldd	r25, Y+25	; 0x19
   1c358:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   1c35c:	dc 01       	movw	r26, r24
   1c35e:	cb 01       	movw	r24, r22
   1c360:	20 e0       	ldi	r18, 0x00	; 0
   1c362:	30 e0       	ldi	r19, 0x00	; 0
   1c364:	40 e8       	ldi	r20, 0x80	; 128
   1c366:	5e e4       	ldi	r21, 0x4E	; 78
   1c368:	bc 01       	movw	r22, r24
   1c36a:	cd 01       	movw	r24, r26
   1c36c:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1c370:	dc 01       	movw	r26, r24
   1c372:	cb 01       	movw	r24, r22
   1c374:	bc 01       	movw	r22, r24
   1c376:	cd 01       	movw	r24, r26
   1c378:	0f 94 b3 26 	call	0x24d66	; 0x24d66 <__fixunssfsi>
   1c37c:	dc 01       	movw	r26, r24
   1c37e:	cb 01       	movw	r24, r22
   1c380:	89 87       	std	Y+9, r24	; 0x09
   1c382:	9a 87       	std	Y+10, r25	; 0x0a
   1c384:	ab 87       	std	Y+11, r26	; 0x0b
   1c386:	bc 87       	std	Y+12, r27	; 0x0c
	}

	/* Modifying the DDS registers */
	{
		irqflags_t flags = cpu_irq_save();
   1c388:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1c38c:	8d 87       	std	Y+13, r24	; 0x0d

		/* Update only when mHz value for DDS0 is given */
		if (dds0_hz >= 0.f) {
   1c38e:	20 e0       	ldi	r18, 0x00	; 0
   1c390:	30 e0       	ldi	r19, 0x00	; 0
   1c392:	a9 01       	movw	r20, r18
   1c394:	6e 85       	ldd	r22, Y+14	; 0x0e
   1c396:	7f 85       	ldd	r23, Y+15	; 0x0f
   1c398:	88 89       	ldd	r24, Y+16	; 0x10
   1c39a:	99 89       	ldd	r25, Y+17	; 0x11
   1c39c:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   1c3a0:	88 23       	and	r24, r24
   1c3a2:	64 f0       	brlt	.+24     	; 0x1c3bc <dds_update+0x156>
			dds0_freq_mHz = l_dds0_freq_mHz;
   1c3a4:	89 81       	ldd	r24, Y+1	; 0x01
   1c3a6:	9a 81       	ldd	r25, Y+2	; 0x02
   1c3a8:	ab 81       	ldd	r26, Y+3	; 0x03
   1c3aa:	bc 81       	ldd	r27, Y+4	; 0x04
   1c3ac:	80 93 39 20 	sts	0x2039, r24	; 0x802039 <dds0_freq_mHz>
   1c3b0:	90 93 3a 20 	sts	0x203A, r25	; 0x80203a <dds0_freq_mHz+0x1>
   1c3b4:	a0 93 3b 20 	sts	0x203B, r26	; 0x80203b <dds0_freq_mHz+0x2>
   1c3b8:	b0 93 3c 20 	sts	0x203C, r27	; 0x80203c <dds0_freq_mHz+0x3>
		}

		/* Update only when mHz value for DDS1 is given */
		if (dds1_hz >= 0.f) {
   1c3bc:	20 e0       	ldi	r18, 0x00	; 0
   1c3be:	30 e0       	ldi	r19, 0x00	; 0
   1c3c0:	a9 01       	movw	r20, r18
   1c3c2:	6a 89       	ldd	r22, Y+18	; 0x12
   1c3c4:	7b 89       	ldd	r23, Y+19	; 0x13
   1c3c6:	8c 89       	ldd	r24, Y+20	; 0x14
   1c3c8:	9d 89       	ldd	r25, Y+21	; 0x15
   1c3ca:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   1c3ce:	88 23       	and	r24, r24
   1c3d0:	64 f0       	brlt	.+24     	; 0x1c3ea <dds_update+0x184>
			dds1_freq_mHz = l_dds1_freq_mHz;
   1c3d2:	8d 81       	ldd	r24, Y+5	; 0x05
   1c3d4:	9e 81       	ldd	r25, Y+6	; 0x06
   1c3d6:	af 81       	ldd	r26, Y+7	; 0x07
   1c3d8:	b8 85       	ldd	r27, Y+8	; 0x08
   1c3da:	80 93 3d 20 	sts	0x203D, r24	; 0x80203d <dds1_freq_mHz>
   1c3de:	90 93 3e 20 	sts	0x203E, r25	; 0x80203e <dds1_freq_mHz+0x1>
   1c3e2:	a0 93 3f 20 	sts	0x203F, r26	; 0x80203f <dds1_freq_mHz+0x2>
   1c3e6:	b0 93 40 20 	sts	0x2040, r27	; 0x802040 <dds1_freq_mHz+0x3>
		}

		/* Set the phase between two starting oscillators */
		if (phase >= 0.f) {
   1c3ea:	20 e0       	ldi	r18, 0x00	; 0
   1c3ec:	30 e0       	ldi	r19, 0x00	; 0
   1c3ee:	a9 01       	movw	r20, r18
   1c3f0:	6e 89       	ldd	r22, Y+22	; 0x16
   1c3f2:	7f 89       	ldd	r23, Y+23	; 0x17
   1c3f4:	88 8d       	ldd	r24, Y+24	; 0x18
   1c3f6:	99 8d       	ldd	r25, Y+25	; 0x19
   1c3f8:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   1c3fc:	88 23       	and	r24, r24
   1c3fe:	a4 f0       	brlt	.+40     	; 0x1c428 <dds_update+0x1c2>
			dds0_reg = 0UL;
   1c400:	10 92 66 2b 	sts	0x2B66, r1	; 0x802b66 <dds0_reg>
   1c404:	10 92 67 2b 	sts	0x2B67, r1	; 0x802b67 <dds0_reg+0x1>
   1c408:	10 92 68 2b 	sts	0x2B68, r1	; 0x802b68 <dds0_reg+0x2>
   1c40c:	10 92 69 2b 	sts	0x2B69, r1	; 0x802b69 <dds0_reg+0x3>
			dds1_reg = l_dds1_reg;
   1c410:	89 85       	ldd	r24, Y+9	; 0x09
   1c412:	9a 85       	ldd	r25, Y+10	; 0x0a
   1c414:	ab 85       	ldd	r26, Y+11	; 0x0b
   1c416:	bc 85       	ldd	r27, Y+12	; 0x0c
   1c418:	80 93 41 20 	sts	0x2041, r24	; 0x802041 <dds1_reg>
   1c41c:	90 93 42 20 	sts	0x2042, r25	; 0x802042 <dds1_reg+0x1>
   1c420:	a0 93 43 20 	sts	0x2043, r26	; 0x802043 <dds1_reg+0x2>
   1c424:	b0 93 44 20 	sts	0x2044, r27	; 0x802044 <dds1_reg+0x3>
		}

		cpu_irq_restore(flags);
   1c428:	8d 85       	ldd	r24, Y+13	; 0x0d
   1c42a:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
	}

	/* Calculate new increment values */
	sched_push(task_dac, SCHED_ENTRY_CB_TYPE__LISTTIME, 10, true, false, false);
   1c42e:	c1 2c       	mov	r12, r1
   1c430:	e1 2c       	mov	r14, r1
   1c432:	01 e0       	ldi	r16, 0x01	; 1
   1c434:	2a e0       	ldi	r18, 0x0A	; 10
   1c436:	30 e0       	ldi	r19, 0x00	; 0
   1c438:	40 e0       	ldi	r20, 0x00	; 0
   1c43a:	50 e0       	ldi	r21, 0x00	; 0
   1c43c:	60 e0       	ldi	r22, 0x00	; 0
   1c43e:	88 e0       	ldi	r24, 0x08	; 8
   1c440:	9c ef       	ldi	r25, 0xFC	; 252
   1c442:	0e 94 9c ed 	call	0x1db38	; 0x1db38 <sched_push>
}
   1c446:	00 00       	nop
   1c448:	69 96       	adiw	r28, 0x19	; 25
   1c44a:	cd bf       	out	0x3d, r28	; 61
   1c44c:	de bf       	out	0x3e, r29	; 62
   1c44e:	df 91       	pop	r29
   1c450:	cf 91       	pop	r28
   1c452:	1f 91       	pop	r17
   1c454:	0f 91       	pop	r16
   1c456:	ff 90       	pop	r15
   1c458:	ef 90       	pop	r14
   1c45a:	cf 90       	pop	r12
   1c45c:	08 95       	ret

0001c45e <errorBeep_enable>:

void errorBeep_enable(bool enable)
{
   1c45e:	cf 93       	push	r28
   1c460:	df 93       	push	r29
   1c462:	1f 92       	push	r1
   1c464:	cd b7       	in	r28, 0x3d	; 61
   1c466:	de b7       	in	r29, 0x3e	; 62
   1c468:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_errorBeep_enable = enable;
   1c46a:	89 81       	ldd	r24, Y+1	; 0x01
   1c46c:	80 93 5a 24 	sts	0x245A, r24	; 0x80245a <g_errorBeep_enable>

	save_globals(EEPROM_SAVE_BF__BEEP);
   1c470:	80 e1       	ldi	r24, 0x10	; 16
   1c472:	90 e0       	ldi	r25, 0x00	; 0
   1c474:	0e 94 b2 d6 	call	0x1ad64	; 0x1ad64 <save_globals>
}
   1c478:	00 00       	nop
   1c47a:	0f 90       	pop	r0
   1c47c:	df 91       	pop	r29
   1c47e:	cf 91       	pop	r28
   1c480:	08 95       	ret

0001c482 <env_temp>:

void env_temp(float temp)
{
   1c482:	cf 92       	push	r12
   1c484:	df 92       	push	r13
   1c486:	ef 92       	push	r14
   1c488:	ff 92       	push	r15
   1c48a:	cf 93       	push	r28
   1c48c:	df 93       	push	r29
   1c48e:	cd b7       	in	r28, 0x3d	; 61
   1c490:	de b7       	in	r29, 0x3e	; 62
   1c492:	29 97       	sbiw	r28, 0x09	; 9
   1c494:	cd bf       	out	0x3d, r28	; 61
   1c496:	de bf       	out	0x3e, r29	; 62
   1c498:	6e 83       	std	Y+6, r22	; 0x06
   1c49a:	7f 83       	std	Y+7, r23	; 0x07
   1c49c:	88 87       	std	Y+8, r24	; 0x08
   1c49e:	99 87       	std	Y+9, r25	; 0x09
	irqflags_t flags = cpu_irq_save();
   1c4a0:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1c4a4:	89 83       	std	Y+1, r24	; 0x01
	int16_t l_env_temp_delta_100	= g_env_temp_delta_100;
   1c4a6:	80 91 18 29 	lds	r24, 0x2918	; 0x802918 <g_env_temp_delta_100>
   1c4aa:	90 91 19 29 	lds	r25, 0x2919	; 0x802919 <g_env_temp_delta_100+0x1>
   1c4ae:	8a 83       	std	Y+2, r24	; 0x02
   1c4b0:	9b 83       	std	Y+3, r25	; 0x03
	int16_t l_env_temp_deg_100		= g_env_temp_deg_100;
   1c4b2:	80 91 1a 29 	lds	r24, 0x291A	; 0x80291a <g_env_temp_deg_100>
   1c4b6:	90 91 1b 29 	lds	r25, 0x291B	; 0x80291b <g_env_temp_deg_100+0x1>
   1c4ba:	8c 83       	std	Y+4, r24	; 0x04
   1c4bc:	9d 83       	std	Y+5, r25	; 0x05
	cpu_irq_restore(flags);
   1c4be:	89 81       	ldd	r24, Y+1	; 0x01
   1c4c0:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

	l_env_temp_delta_100 = (int16_t) ((l_env_temp_deg_100 + l_env_temp_delta_100) - (100.f * temp));
   1c4c4:	2c 81       	ldd	r18, Y+4	; 0x04
   1c4c6:	3d 81       	ldd	r19, Y+5	; 0x05
   1c4c8:	8a 81       	ldd	r24, Y+2	; 0x02
   1c4ca:	9b 81       	ldd	r25, Y+3	; 0x03
   1c4cc:	82 0f       	add	r24, r18
   1c4ce:	93 1f       	adc	r25, r19
   1c4d0:	09 2e       	mov	r0, r25
   1c4d2:	00 0c       	add	r0, r0
   1c4d4:	aa 0b       	sbc	r26, r26
   1c4d6:	bb 0b       	sbc	r27, r27
   1c4d8:	bc 01       	movw	r22, r24
   1c4da:	cd 01       	movw	r24, r26
   1c4dc:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   1c4e0:	6b 01       	movw	r12, r22
   1c4e2:	7c 01       	movw	r14, r24
   1c4e4:	20 e0       	ldi	r18, 0x00	; 0
   1c4e6:	30 e0       	ldi	r19, 0x00	; 0
   1c4e8:	48 ec       	ldi	r20, 0xC8	; 200
   1c4ea:	52 e4       	ldi	r21, 0x42	; 66
   1c4ec:	6e 81       	ldd	r22, Y+6	; 0x06
   1c4ee:	7f 81       	ldd	r23, Y+7	; 0x07
   1c4f0:	88 85       	ldd	r24, Y+8	; 0x08
   1c4f2:	99 85       	ldd	r25, Y+9	; 0x09
   1c4f4:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1c4f8:	dc 01       	movw	r26, r24
   1c4fa:	cb 01       	movw	r24, r22
   1c4fc:	9c 01       	movw	r18, r24
   1c4fe:	ad 01       	movw	r20, r26
   1c500:	c7 01       	movw	r24, r14
   1c502:	b6 01       	movw	r22, r12
   1c504:	0f 94 a0 25 	call	0x24b40	; 0x24b40 <__subsf3>
   1c508:	dc 01       	movw	r26, r24
   1c50a:	cb 01       	movw	r24, r22
   1c50c:	bc 01       	movw	r22, r24
   1c50e:	cd 01       	movw	r24, r26
   1c510:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   1c514:	dc 01       	movw	r26, r24
   1c516:	cb 01       	movw	r24, r22
   1c518:	8a 83       	std	Y+2, r24	; 0x02
   1c51a:	9b 83       	std	Y+3, r25	; 0x03

	flags = cpu_irq_save();
   1c51c:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1c520:	89 83       	std	Y+1, r24	; 0x01
	g_env_temp_delta_100 = l_env_temp_delta_100;
   1c522:	8a 81       	ldd	r24, Y+2	; 0x02
   1c524:	9b 81       	ldd	r25, Y+3	; 0x03
   1c526:	80 93 18 29 	sts	0x2918, r24	; 0x802918 <g_env_temp_delta_100>
   1c52a:	90 93 19 29 	sts	0x2919, r25	; 0x802919 <g_env_temp_delta_100+0x1>
	cpu_irq_restore(flags);
   1c52e:	89 81       	ldd	r24, Y+1	; 0x01
   1c530:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

	save_globals(EEPROM_SAVE_BF__ENV);
   1c534:	80 e4       	ldi	r24, 0x40	; 64
   1c536:	90 e0       	ldi	r25, 0x00	; 0
   1c538:	0e 94 b2 d6 	call	0x1ad64	; 0x1ad64 <save_globals>
}
   1c53c:	00 00       	nop
   1c53e:	29 96       	adiw	r28, 0x09	; 9
   1c540:	cd bf       	out	0x3d, r28	; 61
   1c542:	de bf       	out	0x3e, r29	; 62
   1c544:	df 91       	pop	r29
   1c546:	cf 91       	pop	r28
   1c548:	ff 90       	pop	r15
   1c54a:	ef 90       	pop	r14
   1c54c:	df 90       	pop	r13
   1c54e:	cf 90       	pop	r12
   1c550:	08 95       	ret

0001c552 <gsm_aprs_enable>:

void gsm_aprs_enable(bool enable)
{
   1c552:	cf 93       	push	r28
   1c554:	df 93       	push	r29
   1c556:	1f 92       	push	r1
   1c558:	cd b7       	in	r28, 0x3d	; 61
   1c55a:	de b7       	in	r29, 0x3e	; 62
   1c55c:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_gsm_aprs_enable = enable;
   1c55e:	89 81       	ldd	r24, Y+1	; 0x01
   1c560:	80 93 f5 27 	sts	0x27F5, r24	; 0x8027f5 <g_gsm_aprs_enable>

	save_globals(EEPROM_SAVE_BF__GSM);
   1c564:	80 e8       	ldi	r24, 0x80	; 128
   1c566:	90 e0       	ldi	r25, 0x00	; 0
   1c568:	0e 94 b2 d6 	call	0x1ad64	; 0x1ad64 <save_globals>
}
   1c56c:	00 00       	nop
   1c56e:	0f 90       	pop	r0
   1c570:	df 91       	pop	r29
   1c572:	cf 91       	pop	r28
   1c574:	08 95       	ret

0001c576 <gsm_pin_update>:

void gsm_pin_update(const char pin[])
{
   1c576:	cf 93       	push	r28
   1c578:	df 93       	push	r29
   1c57a:	1f 92       	push	r1
   1c57c:	1f 92       	push	r1
   1c57e:	cd b7       	in	r28, 0x3d	; 61
   1c580:	de b7       	in	r29, 0x3e	; 62
   1c582:	89 83       	std	Y+1, r24	; 0x01
   1c584:	9a 83       	std	Y+2, r25	; 0x02
	if (copyStr(g_gsm_login_pwd, (uint8_t) sizeof(g_gsm_login_pwd), pin)) {
   1c586:	89 81       	ldd	r24, Y+1	; 0x01
   1c588:	9a 81       	ldd	r25, Y+2	; 0x02
   1c58a:	ac 01       	movw	r20, r24
   1c58c:	6e e0       	ldi	r22, 0x0E	; 14
   1c58e:	80 e0       	ldi	r24, 0x00	; 0
   1c590:	98 e2       	ldi	r25, 0x28	; 40
   1c592:	ba d9       	rcall	.-3212   	; 0x1b908 <copyStr>
   1c594:	89 2b       	or	r24, r25
   1c596:	21 f0       	breq	.+8      	; 0x1c5a0 <gsm_pin_update+0x2a>
		save_globals(EEPROM_SAVE_BF__GSM);
   1c598:	80 e8       	ldi	r24, 0x80	; 128
   1c59a:	90 e0       	ldi	r25, 0x00	; 0
   1c59c:	0e 94 b2 d6 	call	0x1ad64	; 0x1ad64 <save_globals>
	}
}
   1c5a0:	00 00       	nop
   1c5a2:	0f 90       	pop	r0
   1c5a4:	0f 90       	pop	r0
   1c5a6:	df 91       	pop	r29
   1c5a8:	cf 91       	pop	r28
   1c5aa:	08 95       	ret

0001c5ac <gsm_enable>:

void gsm_enable(bool enable)
{
   1c5ac:	cf 93       	push	r28
   1c5ae:	df 93       	push	r29
   1c5b0:	00 d0       	rcall	.+0      	; 0x1c5b2 <gsm_enable+0x6>
   1c5b2:	cd b7       	in	r28, 0x3d	; 61
   1c5b4:	de b7       	in	r29, 0x3e	; 62
   1c5b6:	8b 83       	std	Y+3, r24	; 0x03
	/* atomic */
	g_gsm_enable = enable;
   1c5b8:	8b 81       	ldd	r24, Y+3	; 0x03
   1c5ba:	80 93 f4 27 	sts	0x27F4, r24	; 0x8027f4 <g_gsm_enable>

	save_globals(EEPROM_SAVE_BF__GSM);
   1c5be:	80 e8       	ldi	r24, 0x80	; 128
   1c5c0:	90 e0       	ldi	r25, 0x00	; 0
   1c5c2:	0e 94 b2 d6 	call	0x1ad64	; 0x1ad64 <save_globals>

	/* Switch to the desired activation */
	serial_gsm_activation(enable);
   1c5c6:	8b 81       	ldd	r24, Y+3	; 0x03
   1c5c8:	0e 94 f8 23 	call	0x47f0	; 0x47f0 <serial_gsm_activation>

	/* Activate GPRS link*/
	if (enable && g_gsm_aprs_enable) {
   1c5cc:	8b 81       	ldd	r24, Y+3	; 0x03
   1c5ce:	88 23       	and	r24, r24
   1c5d0:	09 f4       	brne	.+2      	; 0x1c5d4 <gsm_enable+0x28>
   1c5d2:	4f c0       	rjmp	.+158    	; 0x1c672 <gsm_enable+0xc6>
   1c5d4:	80 91 f5 27 	lds	r24, 0x27F5	; 0x8027f5 <g_gsm_aprs_enable>
   1c5d8:	88 23       	and	r24, r24
   1c5da:	09 f4       	brne	.+2      	; 0x1c5de <gsm_enable+0x32>
   1c5dc:	4a c0       	rjmp	.+148    	; 0x1c672 <gsm_enable+0xc6>
		serial_gsm_gprs_link_openClose(true);
   1c5de:	81 e0       	ldi	r24, 0x01	; 1
   1c5e0:	0e 94 1c 24 	call	0x4838	; 0x4838 <serial_gsm_gprs_link_openClose>
		/* Inform about the serial communication success */
		{
			int len;

			/* LCD information */
			if (g_workmode != WORKMODE_RUN) {
   1c5e4:	80 91 6c 25 	lds	r24, 0x256C	; 0x80256c <g_workmode>
   1c5e8:	82 30       	cpi	r24, 0x02	; 2
   1c5ea:	09 f1       	breq	.+66     	; 0x1c62e <gsm_enable+0x82>
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_READY);
   1c5ec:	8b e2       	ldi	r24, 0x2B	; 43
   1c5ee:	9e e3       	ldi	r25, 0x3E	; 62
   1c5f0:	89 2f       	mov	r24, r25
   1c5f2:	8f 93       	push	r24
   1c5f4:	8b e2       	ldi	r24, 0x2B	; 43
   1c5f6:	9e e3       	ldi	r25, 0x3E	; 62
   1c5f8:	8f 93       	push	r24
   1c5fa:	1f 92       	push	r1
   1c5fc:	80 e8       	ldi	r24, 0x80	; 128
   1c5fe:	8f 93       	push	r24
   1c600:	88 eb       	ldi	r24, 0xB8	; 184
   1c602:	9a e2       	ldi	r25, 0x2A	; 42
   1c604:	89 2f       	mov	r24, r25
   1c606:	8f 93       	push	r24
   1c608:	88 eb       	ldi	r24, 0xB8	; 184
   1c60a:	9a e2       	ldi	r25, 0x2A	; 42
   1c60c:	8f 93       	push	r24
   1c60e:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
   1c612:	0f 90       	pop	r0
   1c614:	0f 90       	pop	r0
   1c616:	0f 90       	pop	r0
   1c618:	0f 90       	pop	r0
   1c61a:	0f 90       	pop	r0
   1c61c:	0f 90       	pop	r0
   1c61e:	89 83       	std	Y+1, r24	; 0x01
   1c620:	9a 83       	std	Y+2, r25	; 0x02
				task_twi2_lcd_str(8, 10 * 10, g_prepare_buf);
   1c622:	48 eb       	ldi	r20, 0xB8	; 184
   1c624:	5a e2       	ldi	r21, 0x2A	; 42
   1c626:	64 e6       	ldi	r22, 0x64	; 100
   1c628:	88 e0       	ldi	r24, 0x08	; 8
   1c62a:	0e 94 e1 88 	call	0x111c2	; 0x111c2 <task_twi2_lcd_str>
			}

			/* USB information */
			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_READY);
   1c62e:	81 e4       	ldi	r24, 0x41	; 65
   1c630:	9e e3       	ldi	r25, 0x3E	; 62
   1c632:	89 2f       	mov	r24, r25
   1c634:	8f 93       	push	r24
   1c636:	81 e4       	ldi	r24, 0x41	; 65
   1c638:	9e e3       	ldi	r25, 0x3E	; 62
   1c63a:	8f 93       	push	r24
   1c63c:	1f 92       	push	r1
   1c63e:	80 e8       	ldi	r24, 0x80	; 128
   1c640:	8f 93       	push	r24
   1c642:	88 eb       	ldi	r24, 0xB8	; 184
   1c644:	9a e2       	ldi	r25, 0x2A	; 42
   1c646:	89 2f       	mov	r24, r25
   1c648:	8f 93       	push	r24
   1c64a:	88 eb       	ldi	r24, 0xB8	; 184
   1c64c:	9a e2       	ldi	r25, 0x2A	; 42
   1c64e:	8f 93       	push	r24
   1c650:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
   1c654:	0f 90       	pop	r0
   1c656:	0f 90       	pop	r0
   1c658:	0f 90       	pop	r0
   1c65a:	0f 90       	pop	r0
   1c65c:	0f 90       	pop	r0
   1c65e:	0f 90       	pop	r0
   1c660:	89 83       	std	Y+1, r24	; 0x01
   1c662:	9a 83       	std	Y+2, r25	; 0x02
			udi_write_tx_buf(g_prepare_buf, len, false);
   1c664:	89 81       	ldd	r24, Y+1	; 0x01
   1c666:	40 e0       	ldi	r20, 0x00	; 0
   1c668:	68 2f       	mov	r22, r24
   1c66a:	88 eb       	ldi	r24, 0xB8	; 184
   1c66c:	9a e2       	ldi	r25, 0x2A	; 42
   1c66e:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>
		}
	}
}
   1c672:	00 00       	nop
   1c674:	23 96       	adiw	r28, 0x03	; 3
   1c676:	cd bf       	out	0x3d, r28	; 61
   1c678:	de bf       	out	0x3e, r29	; 62
   1c67a:	df 91       	pop	r29
   1c67c:	cf 91       	pop	r28
   1c67e:	08 95       	ret

0001c680 <keyBeep_enable>:

void keyBeep_enable(bool enable)
{
   1c680:	cf 93       	push	r28
   1c682:	df 93       	push	r29
   1c684:	1f 92       	push	r1
   1c686:	cd b7       	in	r28, 0x3d	; 61
   1c688:	de b7       	in	r29, 0x3e	; 62
   1c68a:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_keyBeep_enable = enable;
   1c68c:	89 81       	ldd	r24, Y+1	; 0x01
   1c68e:	80 93 5b 24 	sts	0x245B, r24	; 0x80245b <g_keyBeep_enable>

	save_globals(EEPROM_SAVE_BF__BEEP);
   1c692:	80 e1       	ldi	r24, 0x10	; 16
   1c694:	90 e0       	ldi	r25, 0x00	; 0
   1c696:	0e 94 b2 d6 	call	0x1ad64	; 0x1ad64 <save_globals>
}
   1c69a:	00 00       	nop
   1c69c:	0f 90       	pop	r0
   1c69e:	df 91       	pop	r29
   1c6a0:	cf 91       	pop	r28
   1c6a2:	08 95       	ret

0001c6a4 <pitchTone_mode>:

void pitchTone_mode(uint8_t mode)
{
   1c6a4:	cf 93       	push	r28
   1c6a6:	df 93       	push	r29
   1c6a8:	1f 92       	push	r1
   1c6aa:	cd b7       	in	r28, 0x3d	; 61
   1c6ac:	de b7       	in	r29, 0x3e	; 62
   1c6ae:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_pitch_tone_mode = mode;
   1c6b0:	89 81       	ldd	r24, Y+1	; 0x01
   1c6b2:	80 93 59 24 	sts	0x2459, r24	; 0x802459 <g_pitch_tone_mode>

	save_globals(EEPROM_SAVE_BF__PITCHTONE);
   1c6b6:	80 e2       	ldi	r24, 0x20	; 32
   1c6b8:	90 e0       	ldi	r25, 0x00	; 0
   1c6ba:	0e 94 b2 d6 	call	0x1ad64	; 0x1ad64 <save_globals>
}
   1c6be:	00 00       	nop
   1c6c0:	0f 90       	pop	r0
   1c6c2:	df 91       	pop	r29
   1c6c4:	cf 91       	pop	r28
   1c6c6:	08 95       	ret

0001c6c8 <qnh_setAuto>:

void qnh_setAuto(void)
{
   1c6c8:	cf 93       	push	r28
   1c6ca:	df 93       	push	r29
   1c6cc:	cd b7       	in	r28, 0x3d	; 61
   1c6ce:	de b7       	in	r29, 0x3e	; 62
	/* atomic */
	g_qnh_is_auto	= true;
   1c6d0:	81 e0       	ldi	r24, 0x01	; 1
   1c6d2:	80 93 1e 29 	sts	0x291E, r24	; 0x80291e <g_qnh_is_auto>

	save_globals(EEPROM_SAVE_BF__ENV);
   1c6d6:	80 e4       	ldi	r24, 0x40	; 64
   1c6d8:	90 e0       	ldi	r25, 0x00	; 0
   1c6da:	0e 94 b2 d6 	call	0x1ad64	; 0x1ad64 <save_globals>
}
   1c6de:	00 00       	nop
   1c6e0:	df 91       	pop	r29
   1c6e2:	cf 91       	pop	r28
   1c6e4:	08 95       	ret

0001c6e6 <qnh_setHeightM>:

void qnh_setHeightM(int16_t heightM)
{
   1c6e6:	cf 93       	push	r28
   1c6e8:	df 93       	push	r29
   1c6ea:	00 d0       	rcall	.+0      	; 0x1c6ec <qnh_setHeightM+0x6>
   1c6ec:	cd b7       	in	r28, 0x3d	; 61
   1c6ee:	de b7       	in	r29, 0x3e	; 62
   1c6f0:	8a 83       	std	Y+2, r24	; 0x02
   1c6f2:	9b 83       	std	Y+3, r25	; 0x03
	irqflags_t flags = cpu_irq_save();
   1c6f4:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1c6f8:	89 83       	std	Y+1, r24	; 0x01
	g_qnh_is_auto	= false;
   1c6fa:	10 92 1e 29 	sts	0x291E, r1	; 0x80291e <g_qnh_is_auto>
	g_qnh_height_m	= heightM;
   1c6fe:	8a 81       	ldd	r24, Y+2	; 0x02
   1c700:	9b 81       	ldd	r25, Y+3	; 0x03
   1c702:	80 93 1f 29 	sts	0x291F, r24	; 0x80291f <g_qnh_height_m>
   1c706:	90 93 20 29 	sts	0x2920, r25	; 0x802920 <g_qnh_height_m+0x1>
	cpu_irq_restore(flags);
   1c70a:	89 81       	ldd	r24, Y+1	; 0x01
   1c70c:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

	save_globals(EEPROM_SAVE_BF__ENV);
   1c710:	80 e4       	ldi	r24, 0x40	; 64
   1c712:	90 e0       	ldi	r25, 0x00	; 0
   1c714:	0e 94 b2 d6 	call	0x1ad64	; 0x1ad64 <save_globals>
}
   1c718:	00 00       	nop
   1c71a:	23 96       	adiw	r28, 0x03	; 3
   1c71c:	cd bf       	out	0x3d, r28	; 61
   1c71e:	de bf       	out	0x3e, r29	; 62
   1c720:	df 91       	pop	r29
   1c722:	cf 91       	pop	r28
   1c724:	08 95       	ret

0001c726 <printStatusLines_bitfield>:

void printStatusLines_bitfield(PRINT_STATUS_BF_ENUM_t bf)
{
   1c726:	cf 93       	push	r28
   1c728:	df 93       	push	r29
   1c72a:	1f 92       	push	r1
   1c72c:	cd b7       	in	r28, 0x3d	; 61
   1c72e:	de b7       	in	r29, 0x3e	; 62
   1c730:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_usb_cdc_printStatusLines_atxmega	= bf & PRINT_STATUS_LINES__ATXMEGA	?  true : false;
   1c732:	89 81       	ldd	r24, Y+1	; 0x01
   1c734:	88 2f       	mov	r24, r24
   1c736:	90 e0       	ldi	r25, 0x00	; 0
   1c738:	81 70       	andi	r24, 0x01	; 1
   1c73a:	99 27       	eor	r25, r25
   1c73c:	21 e0       	ldi	r18, 0x01	; 1
   1c73e:	89 2b       	or	r24, r25
   1c740:	09 f4       	brne	.+2      	; 0x1c744 <printStatusLines_bitfield+0x1e>
   1c742:	20 e0       	ldi	r18, 0x00	; 0
   1c744:	20 93 66 25 	sts	0x2566, r18	; 0x802566 <g_usb_cdc_printStatusLines_atxmega>
	g_usb_cdc_printStatusLines_sim808	= bf & PRINT_STATUS_LINES__SIM808	?  true : false;
   1c748:	89 81       	ldd	r24, Y+1	; 0x01
   1c74a:	88 2f       	mov	r24, r24
   1c74c:	90 e0       	ldi	r25, 0x00	; 0
   1c74e:	82 70       	andi	r24, 0x02	; 2
   1c750:	99 27       	eor	r25, r25
   1c752:	21 e0       	ldi	r18, 0x01	; 1
   1c754:	89 2b       	or	r24, r25
   1c756:	09 f4       	brne	.+2      	; 0x1c75a <printStatusLines_bitfield+0x34>
   1c758:	20 e0       	ldi	r18, 0x00	; 0
   1c75a:	20 93 67 25 	sts	0x2567, r18	; 0x802567 <g_usb_cdc_printStatusLines_sim808>
	g_usb_cdc_printStatusLines_1pps		= bf & PRINT_STATUS_LINES__1PPS		?  true : false;
   1c75e:	89 81       	ldd	r24, Y+1	; 0x01
   1c760:	88 2f       	mov	r24, r24
   1c762:	90 e0       	ldi	r25, 0x00	; 0
   1c764:	84 70       	andi	r24, 0x04	; 4
   1c766:	99 27       	eor	r25, r25
   1c768:	21 e0       	ldi	r18, 0x01	; 1
   1c76a:	89 2b       	or	r24, r25
   1c76c:	09 f4       	brne	.+2      	; 0x1c770 <printStatusLines_bitfield+0x4a>
   1c76e:	20 e0       	ldi	r18, 0x00	; 0
   1c770:	20 93 68 25 	sts	0x2568, r18	; 0x802568 <g_usb_cdc_printStatusLines_1pps>

	save_globals(EEPROM_SAVE_BF__PRINT_STATUS);
   1c774:	88 e0       	ldi	r24, 0x08	; 8
   1c776:	90 e0       	ldi	r25, 0x00	; 0
   1c778:	0e 94 b2 d6 	call	0x1ad64	; 0x1ad64 <save_globals>
}
   1c77c:	00 00       	nop
   1c77e:	0f 90       	pop	r0
   1c780:	df 91       	pop	r29
   1c782:	cf 91       	pop	r28
   1c784:	08 95       	ret

0001c786 <shutdown>:

void shutdown(void)
{
   1c786:	cf 93       	push	r28
   1c788:	df 93       	push	r29
   1c78a:	cd b7       	in	r28, 0x3d	; 61
   1c78c:	de b7       	in	r29, 0x3e	; 62
	/* Shutdown SIM808 */
	//if (g_gsm_mode != OFF) {
	{
		serial_sim808_gsm_setFunc(C_SERIAL_SIM808_GSM_SETFUNC_OFF);
   1c78e:	80 e0       	ldi	r24, 0x00	; 0
   1c790:	0e 94 8a 23 	call	0x4714	; 0x4714 <serial_sim808_gsm_setFunc>
		serial_sim808_gsm_shutdown();
   1c794:	0e 94 66 27 	call	0x4ecc	; 0x4ecc <serial_sim808_gsm_shutdown>
	}

	/* Stop main loop */
	halt();
}
   1c798:	e4 d0       	rcall	.+456    	; 0x1c962 <halt>
   1c79a:	00 00       	nop
   1c79c:	df 91       	pop	r29
   1c79e:	cf 91       	pop	r28
   1c7a0:	08 95       	ret

0001c7a2 <xoPwm_set>:

void xoPwm_set(int32_t mode_pwm)
{
   1c7a2:	cf 93       	push	r28
   1c7a4:	df 93       	push	r29
   1c7a6:	cd b7       	in	r28, 0x3d	; 61
   1c7a8:	de b7       	in	r29, 0x3e	; 62
   1c7aa:	2a 97       	sbiw	r28, 0x0a	; 10
   1c7ac:	cd bf       	out	0x3d, r28	; 61
   1c7ae:	de bf       	out	0x3e, r29	; 62
   1c7b0:	6f 83       	std	Y+7, r22	; 0x07
   1c7b2:	78 87       	std	Y+8, r23	; 0x08
   1c7b4:	89 87       	std	Y+9, r24	; 0x09
   1c7b6:	9a 87       	std	Y+10, r25	; 0x0a
	int32_t l_xo_mode_pwm = INT16_MIN;
   1c7b8:	80 e0       	ldi	r24, 0x00	; 0
   1c7ba:	90 e8       	ldi	r25, 0x80	; 128
   1c7bc:	af ef       	ldi	r26, 0xFF	; 255
   1c7be:	bf ef       	ldi	r27, 0xFF	; 255
   1c7c0:	89 83       	std	Y+1, r24	; 0x01
   1c7c2:	9a 83       	std	Y+2, r25	; 0x02
   1c7c4:	ab 83       	std	Y+3, r26	; 0x03
   1c7c6:	bc 83       	std	Y+4, r27	; 0x04

	if (mode_pwm >= 0) {
   1c7c8:	8f 81       	ldd	r24, Y+7	; 0x07
   1c7ca:	98 85       	ldd	r25, Y+8	; 0x08
   1c7cc:	a9 85       	ldd	r26, Y+9	; 0x09
   1c7ce:	ba 85       	ldd	r27, Y+10	; 0x0a
   1c7d0:	bb 23       	and	r27, r27
   1c7d2:	fc f0       	brlt	.+62     	; 0x1c812 <xoPwm_set+0x70>
		/* Set the PWM value for the VCTCXO pull voltage (should be abt. 1.5 V) */
		l_xo_mode_pwm = ((mode_pwm << C_XO_VAL_INT_SHIFT) & C_XO_VAL_INT_MASK);
   1c7d4:	8f 81       	ldd	r24, Y+7	; 0x07
   1c7d6:	98 85       	ldd	r25, Y+8	; 0x08
   1c7d8:	a9 85       	ldd	r26, Y+9	; 0x09
   1c7da:	ba 85       	ldd	r27, Y+10	; 0x0a
   1c7dc:	ba 2f       	mov	r27, r26
   1c7de:	a9 2f       	mov	r26, r25
   1c7e0:	98 2f       	mov	r25, r24
   1c7e2:	88 27       	eor	r24, r24
   1c7e4:	88 27       	eor	r24, r24
   1c7e6:	bb 27       	eor	r27, r27
   1c7e8:	89 83       	std	Y+1, r24	; 0x01
   1c7ea:	9a 83       	std	Y+2, r25	; 0x02
   1c7ec:	ab 83       	std	Y+3, r26	; 0x03
   1c7ee:	bc 83       	std	Y+4, r27	; 0x04
		tc_write_cc_buffer(&TCC0, TC_CCC, (uint16_t) (l_xo_mode_pwm >> C_XO_VAL_INT_SHIFT));
   1c7f0:	89 81       	ldd	r24, Y+1	; 0x01
   1c7f2:	9a 81       	ldd	r25, Y+2	; 0x02
   1c7f4:	ab 81       	ldd	r26, Y+3	; 0x03
   1c7f6:	bc 81       	ldd	r27, Y+4	; 0x04
   1c7f8:	89 2f       	mov	r24, r25
   1c7fa:	9a 2f       	mov	r25, r26
   1c7fc:	ab 2f       	mov	r26, r27
   1c7fe:	bb 27       	eor	r27, r27
   1c800:	a7 fd       	sbrc	r26, 7
   1c802:	ba 95       	dec	r27
   1c804:	ac 01       	movw	r20, r24
   1c806:	63 e0       	ldi	r22, 0x03	; 3
   1c808:	80 e0       	ldi	r24, 0x00	; 0
   1c80a:	98 e0       	ldi	r25, 0x08	; 8
   1c80c:	0e 94 10 d1 	call	0x1a220	; 0x1a220 <tc_write_cc_buffer>
   1c810:	82 c0       	rjmp	.+260    	; 0x1c916 <xoPwm_set+0x174>

	} else {
		switch (mode_pwm) {
   1c812:	8f 81       	ldd	r24, Y+7	; 0x07
   1c814:	98 85       	ldd	r25, Y+8	; 0x08
   1c816:	a9 85       	ldd	r26, Y+9	; 0x09
   1c818:	ba 85       	ldd	r27, Y+10	; 0x0a
   1c81a:	8e 3f       	cpi	r24, 0xFE	; 254
   1c81c:	2f ef       	ldi	r18, 0xFF	; 255
   1c81e:	92 07       	cpc	r25, r18
   1c820:	a2 07       	cpc	r26, r18
   1c822:	b2 07       	cpc	r27, r18
   1c824:	39 f0       	breq	.+14     	; 0x1c834 <xoPwm_set+0x92>
   1c826:	8f 3f       	cpi	r24, 0xFF	; 255
   1c828:	9f 4f       	sbci	r25, 0xFF	; 255
   1c82a:	af 4f       	sbci	r26, 0xFF	; 255
   1c82c:	bf 4f       	sbci	r27, 0xFF	; 255
   1c82e:	09 f4       	brne	.+2      	; 0x1c832 <xoPwm_set+0x90>
   1c830:	4d c0       	rjmp	.+154    	; 0x1c8cc <xoPwm_set+0x12a>
   1c832:	71 c0       	rjmp	.+226    	; 0x1c916 <xoPwm_set+0x174>
			case -2:
				/* Preset value */
				l_xo_mode_pwm = ((int32_t) (0.5f + g_pwm_vctcxo_cfg.period * C_VCTCXO_DEFAULT_VOLTS / C_VCTCXO_PWM_HI_VOLTS)) & UINT16_MAX;
   1c834:	80 91 aa 29 	lds	r24, 0x29AA	; 0x8029aa <g_pwm_vctcxo_cfg+0x5>
   1c838:	90 91 ab 29 	lds	r25, 0x29AB	; 0x8029ab <g_pwm_vctcxo_cfg+0x6>
   1c83c:	cc 01       	movw	r24, r24
   1c83e:	a0 e0       	ldi	r26, 0x00	; 0
   1c840:	b0 e0       	ldi	r27, 0x00	; 0
   1c842:	bc 01       	movw	r22, r24
   1c844:	cd 01       	movw	r24, r26
   1c846:	0f 94 df 26 	call	0x24dbe	; 0x24dbe <__floatunsisf>
   1c84a:	dc 01       	movw	r26, r24
   1c84c:	cb 01       	movw	r24, r22
   1c84e:	20 e0       	ldi	r18, 0x00	; 0
   1c850:	30 e0       	ldi	r19, 0x00	; 0
   1c852:	40 ec       	ldi	r20, 0xC0	; 192
   1c854:	5f e3       	ldi	r21, 0x3F	; 63
   1c856:	bc 01       	movw	r22, r24
   1c858:	cd 01       	movw	r24, r26
   1c85a:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1c85e:	dc 01       	movw	r26, r24
   1c860:	cb 01       	movw	r24, r22
   1c862:	27 e2       	ldi	r18, 0x27	; 39
   1c864:	31 e3       	ldi	r19, 0x31	; 49
   1c866:	40 e5       	ldi	r20, 0x50	; 80
   1c868:	50 e4       	ldi	r21, 0x40	; 64
   1c86a:	bc 01       	movw	r22, r24
   1c86c:	cd 01       	movw	r24, r26
   1c86e:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   1c872:	dc 01       	movw	r26, r24
   1c874:	cb 01       	movw	r24, r22
   1c876:	20 e0       	ldi	r18, 0x00	; 0
   1c878:	30 e0       	ldi	r19, 0x00	; 0
   1c87a:	40 e0       	ldi	r20, 0x00	; 0
   1c87c:	5f e3       	ldi	r21, 0x3F	; 63
   1c87e:	bc 01       	movw	r22, r24
   1c880:	cd 01       	movw	r24, r26
   1c882:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   1c886:	dc 01       	movw	r26, r24
   1c888:	cb 01       	movw	r24, r22
   1c88a:	bc 01       	movw	r22, r24
   1c88c:	cd 01       	movw	r24, r26
   1c88e:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   1c892:	dc 01       	movw	r26, r24
   1c894:	cb 01       	movw	r24, r22
   1c896:	aa 27       	eor	r26, r26
   1c898:	bb 27       	eor	r27, r27
   1c89a:	89 83       	std	Y+1, r24	; 0x01
   1c89c:	9a 83       	std	Y+2, r25	; 0x02
   1c89e:	ab 83       	std	Y+3, r26	; 0x03
   1c8a0:	bc 83       	std	Y+4, r27	; 0x04
				tc_write_cc_buffer(&TCC0, TC_CCC, (uint16_t)l_xo_mode_pwm);	// Preset value with no flags
   1c8a2:	89 81       	ldd	r24, Y+1	; 0x01
   1c8a4:	9a 81       	ldd	r25, Y+2	; 0x02
   1c8a6:	ac 01       	movw	r20, r24
   1c8a8:	63 e0       	ldi	r22, 0x03	; 3
   1c8aa:	80 e0       	ldi	r24, 0x00	; 0
   1c8ac:	98 e0       	ldi	r25, 0x08	; 8
   1c8ae:	0e 94 10 d1 	call	0x1a220	; 0x1a220 <tc_write_cc_buffer>
				l_xo_mode_pwm <<= C_XO_VAL_INT_SHIFT;
   1c8b2:	89 81       	ldd	r24, Y+1	; 0x01
   1c8b4:	9a 81       	ldd	r25, Y+2	; 0x02
   1c8b6:	ab 81       	ldd	r26, Y+3	; 0x03
   1c8b8:	bc 81       	ldd	r27, Y+4	; 0x04
   1c8ba:	ba 2f       	mov	r27, r26
   1c8bc:	a9 2f       	mov	r26, r25
   1c8be:	98 2f       	mov	r25, r24
   1c8c0:	88 27       	eor	r24, r24
   1c8c2:	89 83       	std	Y+1, r24	; 0x01
   1c8c4:	9a 83       	std	Y+2, r25	; 0x02
   1c8c6:	ab 83       	std	Y+3, r26	; 0x03
   1c8c8:	bc 83       	std	Y+4, r27	; 0x04
			break;
   1c8ca:	25 c0       	rjmp	.+74     	; 0x1c916 <xoPwm_set+0x174>

			case -1:
				/* PLL mode - get current PWM value and set PLL bit */
				{
					irqflags_t flags = cpu_irq_save();
   1c8cc:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1c8d0:	8d 83       	std	Y+5, r24	; 0x05
					l_xo_mode_pwm = g_xo_mode_pwm;
   1c8d2:	80 91 9e 28 	lds	r24, 0x289E	; 0x80289e <g_xo_mode_pwm>
   1c8d6:	90 91 9f 28 	lds	r25, 0x289F	; 0x80289f <g_xo_mode_pwm+0x1>
   1c8da:	a0 91 a0 28 	lds	r26, 0x28A0	; 0x8028a0 <g_xo_mode_pwm+0x2>
   1c8de:	b0 91 a1 28 	lds	r27, 0x28A1	; 0x8028a1 <g_xo_mode_pwm+0x3>
   1c8e2:	89 83       	std	Y+1, r24	; 0x01
   1c8e4:	9a 83       	std	Y+2, r25	; 0x02
   1c8e6:	ab 83       	std	Y+3, r26	; 0x03
   1c8e8:	bc 83       	std	Y+4, r27	; 0x04
					cpu_irq_restore(flags);
   1c8ea:	8d 81       	ldd	r24, Y+5	; 0x05
   1c8ec:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
				}
				l_xo_mode_pwm &= (C_XO_VAL_INT_MASK | C_XO_VAL_FRAC_MASK);	// Mask out all flags
   1c8f0:	89 81       	ldd	r24, Y+1	; 0x01
   1c8f2:	9a 81       	ldd	r25, Y+2	; 0x02
   1c8f4:	ab 81       	ldd	r26, Y+3	; 0x03
   1c8f6:	bc 81       	ldd	r27, Y+4	; 0x04
   1c8f8:	bb 27       	eor	r27, r27
   1c8fa:	89 83       	std	Y+1, r24	; 0x01
   1c8fc:	9a 83       	std	Y+2, r25	; 0x02
   1c8fe:	ab 83       	std	Y+3, r26	; 0x03
   1c900:	bc 83       	std	Y+4, r27	; 0x04
				l_xo_mode_pwm |=  C_XO_BF_PLL;								// Flag: use PLL feature
   1c902:	89 81       	ldd	r24, Y+1	; 0x01
   1c904:	9a 81       	ldd	r25, Y+2	; 0x02
   1c906:	ab 81       	ldd	r26, Y+3	; 0x03
   1c908:	bc 81       	ldd	r27, Y+4	; 0x04
   1c90a:	b0 64       	ori	r27, 0x40	; 64
   1c90c:	89 83       	std	Y+1, r24	; 0x01
   1c90e:	9a 83       	std	Y+2, r25	; 0x02
   1c910:	ab 83       	std	Y+3, r26	; 0x03
   1c912:	bc 83       	std	Y+4, r27	; 0x04
			break;
   1c914:	00 00       	nop
		}
	}

	/* Write back global var */
	if (l_xo_mode_pwm != INT16_MIN) {
   1c916:	89 81       	ldd	r24, Y+1	; 0x01
   1c918:	9a 81       	ldd	r25, Y+2	; 0x02
   1c91a:	ab 81       	ldd	r26, Y+3	; 0x03
   1c91c:	bc 81       	ldd	r27, Y+4	; 0x04
   1c91e:	81 15       	cp	r24, r1
   1c920:	90 48       	sbci	r25, 0x80	; 128
   1c922:	af 4f       	sbci	r26, 0xFF	; 255
   1c924:	bf 4f       	sbci	r27, 0xFF	; 255
   1c926:	b1 f0       	breq	.+44     	; 0x1c954 <xoPwm_set+0x1b2>
		irqflags_t flags = cpu_irq_save();
   1c928:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1c92c:	8e 83       	std	Y+6, r24	; 0x06
		g_xo_mode_pwm = l_xo_mode_pwm;
   1c92e:	89 81       	ldd	r24, Y+1	; 0x01
   1c930:	9a 81       	ldd	r25, Y+2	; 0x02
   1c932:	ab 81       	ldd	r26, Y+3	; 0x03
   1c934:	bc 81       	ldd	r27, Y+4	; 0x04
   1c936:	80 93 9e 28 	sts	0x289E, r24	; 0x80289e <g_xo_mode_pwm>
   1c93a:	90 93 9f 28 	sts	0x289F, r25	; 0x80289f <g_xo_mode_pwm+0x1>
   1c93e:	a0 93 a0 28 	sts	0x28A0, r26	; 0x8028a0 <g_xo_mode_pwm+0x2>
   1c942:	b0 93 a1 28 	sts	0x28A1, r27	; 0x8028a1 <g_xo_mode_pwm+0x3>
		cpu_irq_restore(flags);
   1c946:	8e 81       	ldd	r24, Y+6	; 0x06
   1c948:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

		save_globals(EEPROM_SAVE_BF__VCTCXO);
   1c94c:	81 e0       	ldi	r24, 0x01	; 1
   1c94e:	90 e0       	ldi	r25, 0x00	; 0
   1c950:	0e 94 b2 d6 	call	0x1ad64	; 0x1ad64 <save_globals>
	}
}
   1c954:	00 00       	nop
   1c956:	2a 96       	adiw	r28, 0x0a	; 10
   1c958:	cd bf       	out	0x3d, r28	; 61
   1c95a:	de bf       	out	0x3e, r29	; 62
   1c95c:	df 91       	pop	r29
   1c95e:	cf 91       	pop	r28
   1c960:	08 95       	ret

0001c962 <halt>:

void halt(void)
{
   1c962:	cf 93       	push	r28
   1c964:	df 93       	push	r29
   1c966:	cd b7       	in	r28, 0x3d	; 61
   1c968:	de b7       	in	r29, 0x3e	; 62
	/* MAIN Loop Shutdown */
	/* atomic */
	{
		g_workmode = WORKMODE_END;
   1c96a:	84 e0       	ldi	r24, 0x04	; 4
   1c96c:	80 93 6c 25 	sts	0x256C, r24	; 0x80256c <g_workmode>
	}
}
   1c970:	00 00       	nop
   1c972:	df 91       	pop	r29
   1c974:	cf 91       	pop	r28
   1c976:	08 95       	ret

0001c978 <calc_next_frame>:


static void calc_next_frame(dma_dac_buf_t buf[DAC_NR_OF_SAMPLES], uint32_t* dds0_reg_p, uint32_t* dds0_inc_p, uint32_t* dds1_reg_p, uint32_t* dds1_inc_p)
{
   1c978:	0f 93       	push	r16
   1c97a:	1f 93       	push	r17
   1c97c:	cf 93       	push	r28
   1c97e:	df 93       	push	r29
   1c980:	cd b7       	in	r28, 0x3d	; 61
   1c982:	de b7       	in	r29, 0x3e	; 62
   1c984:	2f 97       	sbiw	r28, 0x0f	; 15
   1c986:	cd bf       	out	0x3d, r28	; 61
   1c988:	de bf       	out	0x3e, r29	; 62
   1c98a:	8e 83       	std	Y+6, r24	; 0x06
   1c98c:	9f 83       	std	Y+7, r25	; 0x07
   1c98e:	68 87       	std	Y+8, r22	; 0x08
   1c990:	79 87       	std	Y+9, r23	; 0x09
   1c992:	4a 87       	std	Y+10, r20	; 0x0a
   1c994:	5b 87       	std	Y+11, r21	; 0x0b
   1c996:	2c 87       	std	Y+12, r18	; 0x0c
   1c998:	3d 87       	std	Y+13, r19	; 0x0d
   1c99a:	0e 87       	std	Y+14, r16	; 0x0e
   1c99c:	1f 87       	std	Y+15, r17	; 0x0f
	/* Filling the DMA block for a dual connected DAC channel */
	for (uint8_t idx = 0; idx < DAC_NR_OF_SAMPLES; ++idx, *dds0_reg_p += *dds0_inc_p, *dds1_reg_p += *dds1_inc_p) {
   1c99e:	19 82       	std	Y+1, r1	; 0x01
   1c9a0:	73 c0       	rjmp	.+230    	; 0x1ca88 <calc_next_frame+0x110>
		uint16_t dds0_phase = *dds0_reg_p >> 16;
   1c9a2:	88 85       	ldd	r24, Y+8	; 0x08
   1c9a4:	99 85       	ldd	r25, Y+9	; 0x09
   1c9a6:	fc 01       	movw	r30, r24
   1c9a8:	80 81       	ld	r24, Z
   1c9aa:	91 81       	ldd	r25, Z+1	; 0x01
   1c9ac:	a2 81       	ldd	r26, Z+2	; 0x02
   1c9ae:	b3 81       	ldd	r27, Z+3	; 0x03
   1c9b0:	cd 01       	movw	r24, r26
   1c9b2:	aa 27       	eor	r26, r26
   1c9b4:	bb 27       	eor	r27, r27
   1c9b6:	8a 83       	std	Y+2, r24	; 0x02
   1c9b8:	9b 83       	std	Y+3, r25	; 0x03
		buf[idx].ch0 = get_interpolated_sine(dds0_phase);
   1c9ba:	89 81       	ldd	r24, Y+1	; 0x01
   1c9bc:	88 2f       	mov	r24, r24
   1c9be:	90 e0       	ldi	r25, 0x00	; 0
   1c9c0:	88 0f       	add	r24, r24
   1c9c2:	99 1f       	adc	r25, r25
   1c9c4:	88 0f       	add	r24, r24
   1c9c6:	99 1f       	adc	r25, r25
   1c9c8:	2e 81       	ldd	r18, Y+6	; 0x06
   1c9ca:	3f 81       	ldd	r19, Y+7	; 0x07
   1c9cc:	89 01       	movw	r16, r18
   1c9ce:	08 0f       	add	r16, r24
   1c9d0:	19 1f       	adc	r17, r25
   1c9d2:	8a 81       	ldd	r24, Y+2	; 0x02
   1c9d4:	9b 81       	ldd	r25, Y+3	; 0x03
   1c9d6:	0e 94 ff 56 	call	0xadfe	; 0xadfe <get_interpolated_sine>
   1c9da:	f8 01       	movw	r30, r16
   1c9dc:	80 83       	st	Z, r24
   1c9de:	91 83       	std	Z+1, r25	; 0x01

		uint16_t dds1_phase = *dds1_reg_p >> 16;
   1c9e0:	8c 85       	ldd	r24, Y+12	; 0x0c
   1c9e2:	9d 85       	ldd	r25, Y+13	; 0x0d
   1c9e4:	fc 01       	movw	r30, r24
   1c9e6:	80 81       	ld	r24, Z
   1c9e8:	91 81       	ldd	r25, Z+1	; 0x01
   1c9ea:	a2 81       	ldd	r26, Z+2	; 0x02
   1c9ec:	b3 81       	ldd	r27, Z+3	; 0x03
   1c9ee:	cd 01       	movw	r24, r26
   1c9f0:	aa 27       	eor	r26, r26
   1c9f2:	bb 27       	eor	r27, r27
   1c9f4:	8c 83       	std	Y+4, r24	; 0x04
   1c9f6:	9d 83       	std	Y+5, r25	; 0x05
		buf[idx].ch1 = get_interpolated_sine(dds1_phase);
   1c9f8:	89 81       	ldd	r24, Y+1	; 0x01
   1c9fa:	88 2f       	mov	r24, r24
   1c9fc:	90 e0       	ldi	r25, 0x00	; 0
   1c9fe:	88 0f       	add	r24, r24
   1ca00:	99 1f       	adc	r25, r25
   1ca02:	88 0f       	add	r24, r24
   1ca04:	99 1f       	adc	r25, r25
   1ca06:	2e 81       	ldd	r18, Y+6	; 0x06
   1ca08:	3f 81       	ldd	r19, Y+7	; 0x07
   1ca0a:	89 01       	movw	r16, r18
   1ca0c:	08 0f       	add	r16, r24
   1ca0e:	19 1f       	adc	r17, r25
   1ca10:	8c 81       	ldd	r24, Y+4	; 0x04
   1ca12:	9d 81       	ldd	r25, Y+5	; 0x05
   1ca14:	0e 94 ff 56 	call	0xadfe	; 0xadfe <get_interpolated_sine>
   1ca18:	f8 01       	movw	r30, r16
   1ca1a:	82 83       	std	Z+2, r24	; 0x02
   1ca1c:	93 83       	std	Z+3, r25	; 0x03


static void calc_next_frame(dma_dac_buf_t buf[DAC_NR_OF_SAMPLES], uint32_t* dds0_reg_p, uint32_t* dds0_inc_p, uint32_t* dds1_reg_p, uint32_t* dds1_inc_p)
{
	/* Filling the DMA block for a dual connected DAC channel */
	for (uint8_t idx = 0; idx < DAC_NR_OF_SAMPLES; ++idx, *dds0_reg_p += *dds0_inc_p, *dds1_reg_p += *dds1_inc_p) {
   1ca1e:	89 81       	ldd	r24, Y+1	; 0x01
   1ca20:	8f 5f       	subi	r24, 0xFF	; 255
   1ca22:	89 83       	std	Y+1, r24	; 0x01
   1ca24:	88 85       	ldd	r24, Y+8	; 0x08
   1ca26:	99 85       	ldd	r25, Y+9	; 0x09
   1ca28:	fc 01       	movw	r30, r24
   1ca2a:	20 81       	ld	r18, Z
   1ca2c:	31 81       	ldd	r19, Z+1	; 0x01
   1ca2e:	42 81       	ldd	r20, Z+2	; 0x02
   1ca30:	53 81       	ldd	r21, Z+3	; 0x03
   1ca32:	8a 85       	ldd	r24, Y+10	; 0x0a
   1ca34:	9b 85       	ldd	r25, Y+11	; 0x0b
   1ca36:	fc 01       	movw	r30, r24
   1ca38:	80 81       	ld	r24, Z
   1ca3a:	91 81       	ldd	r25, Z+1	; 0x01
   1ca3c:	a2 81       	ldd	r26, Z+2	; 0x02
   1ca3e:	b3 81       	ldd	r27, Z+3	; 0x03
   1ca40:	82 0f       	add	r24, r18
   1ca42:	93 1f       	adc	r25, r19
   1ca44:	a4 1f       	adc	r26, r20
   1ca46:	b5 1f       	adc	r27, r21
   1ca48:	28 85       	ldd	r18, Y+8	; 0x08
   1ca4a:	39 85       	ldd	r19, Y+9	; 0x09
   1ca4c:	f9 01       	movw	r30, r18
   1ca4e:	80 83       	st	Z, r24
   1ca50:	91 83       	std	Z+1, r25	; 0x01
   1ca52:	a2 83       	std	Z+2, r26	; 0x02
   1ca54:	b3 83       	std	Z+3, r27	; 0x03
   1ca56:	8c 85       	ldd	r24, Y+12	; 0x0c
   1ca58:	9d 85       	ldd	r25, Y+13	; 0x0d
   1ca5a:	fc 01       	movw	r30, r24
   1ca5c:	20 81       	ld	r18, Z
   1ca5e:	31 81       	ldd	r19, Z+1	; 0x01
   1ca60:	42 81       	ldd	r20, Z+2	; 0x02
   1ca62:	53 81       	ldd	r21, Z+3	; 0x03
   1ca64:	8e 85       	ldd	r24, Y+14	; 0x0e
   1ca66:	9f 85       	ldd	r25, Y+15	; 0x0f
   1ca68:	fc 01       	movw	r30, r24
   1ca6a:	80 81       	ld	r24, Z
   1ca6c:	91 81       	ldd	r25, Z+1	; 0x01
   1ca6e:	a2 81       	ldd	r26, Z+2	; 0x02
   1ca70:	b3 81       	ldd	r27, Z+3	; 0x03
   1ca72:	82 0f       	add	r24, r18
   1ca74:	93 1f       	adc	r25, r19
   1ca76:	a4 1f       	adc	r26, r20
   1ca78:	b5 1f       	adc	r27, r21
   1ca7a:	2c 85       	ldd	r18, Y+12	; 0x0c
   1ca7c:	3d 85       	ldd	r19, Y+13	; 0x0d
   1ca7e:	f9 01       	movw	r30, r18
   1ca80:	80 83       	st	Z, r24
   1ca82:	91 83       	std	Z+1, r25	; 0x01
   1ca84:	a2 83       	std	Z+2, r26	; 0x02
   1ca86:	b3 83       	std	Z+3, r27	; 0x03
   1ca88:	89 81       	ldd	r24, Y+1	; 0x01
   1ca8a:	88 30       	cpi	r24, 0x08	; 8
   1ca8c:	08 f4       	brcc	.+2      	; 0x1ca90 <calc_next_frame+0x118>
   1ca8e:	89 cf       	rjmp	.-238    	; 0x1c9a2 <calc_next_frame+0x2a>
		buf[idx].ch0 = get_interpolated_sine(dds0_phase);

		uint16_t dds1_phase = *dds1_reg_p >> 16;
		buf[idx].ch1 = get_interpolated_sine(dds1_phase);
	}
}
   1ca90:	00 00       	nop
   1ca92:	2f 96       	adiw	r28, 0x0f	; 15
   1ca94:	cd bf       	out	0x3d, r28	; 61
   1ca96:	de bf       	out	0x3e, r29	; 62
   1ca98:	df 91       	pop	r29
   1ca9a:	cf 91       	pop	r28
   1ca9c:	1f 91       	pop	r17
   1ca9e:	0f 91       	pop	r16
   1caa0:	08 95       	ret

0001caa2 <isr_100ms_main_1pps>:
const char					PM_DEBUG_MAIN_1PPS_1[]				= "DEBUG_MAIN_1PPS: diff=%+04d, last_adjust=%d, inSpan=%d, ";
const char					PM_DEBUG_MAIN_1PPS_2[]				= "doUpdate=%d, outOfSync=%d\r\n";
PROGMEM_DECLARE(const char, PM_DEBUG_MAIN_1PPS_1[]);
PROGMEM_DECLARE(const char, PM_DEBUG_MAIN_1PPS_2[]);
static void isr_100ms_main_1pps(void)
{
   1caa2:	af 92       	push	r10
   1caa4:	bf 92       	push	r11
   1caa6:	cf 92       	push	r12
   1caa8:	df 92       	push	r13
   1caaa:	ef 92       	push	r14
   1caac:	ff 92       	push	r15
   1caae:	0f 93       	push	r16
   1cab0:	1f 93       	push	r17
   1cab2:	cf 93       	push	r28
   1cab4:	df 93       	push	r29
   1cab6:	cd b7       	in	r28, 0x3d	; 61
   1cab8:	de b7       	in	r29, 0x3e	; 62
   1caba:	c6 58       	subi	r28, 0x86	; 134
   1cabc:	d1 09       	sbc	r29, r1
   1cabe:	cd bf       	out	0x3d, r28	; 61
   1cac0:	de bf       	out	0x3e, r29	; 62
	/* Correct 1PPS time - called each second once */

	/* Leave when no new event has arrived */
	if (!g_1pps_last_new) {
   1cac2:	90 91 75 24 	lds	r25, 0x2475	; 0x802475 <g_1pps_last_new>
   1cac6:	81 e0       	ldi	r24, 0x01	; 1
   1cac8:	89 27       	eor	r24, r25
   1caca:	88 23       	and	r24, r24
   1cacc:	09 f0       	breq	.+2      	; 0x1cad0 <isr_100ms_main_1pps+0x2e>
   1cace:	ea c1       	rjmp	.+980    	; 0x1cea4 <isr_100ms_main_1pps+0x402>
		return;

	} else {
		bool doUpdate				= false;
   1cad0:	19 82       	std	Y+1, r1	; 0x01
		bool inSpan					= false;
   1cad2:	1a 82       	std	Y+2, r1	; 0x02
		int16_t l_1pps_last_diff	= 0;
   1cad4:	1b 82       	std	Y+3, r1	; 0x03
   1cad6:	1c 82       	std	Y+4, r1	; 0x04

		/* Timer has adjust to 1PPS */
		if (g_1pps_last_adjust) {
   1cad8:	80 91 76 24 	lds	r24, 0x2476	; 0x802476 <g_1pps_last_adjust>
   1cadc:	88 23       	and	r24, r24
   1cade:	79 f1       	breq	.+94     	; 0x1cb3e <isr_100ms_main_1pps+0x9c>
			g_1pps_last_adjust			= false;
   1cae0:	10 92 76 24 	sts	0x2476, r1	; 0x802476 <g_1pps_last_adjust>
			g_1pps_processed_lo			= g_1pps_last_lo;
   1cae4:	80 91 68 24 	lds	r24, 0x2468	; 0x802468 <g_1pps_last_lo>
   1cae8:	90 91 69 24 	lds	r25, 0x2469	; 0x802469 <g_1pps_last_lo+0x1>
   1caec:	80 93 77 24 	sts	0x2477, r24	; 0x802477 <g_1pps_processed_lo>
   1caf0:	90 93 78 24 	sts	0x2478, r25	; 0x802478 <g_1pps_processed_lo+0x1>
			g_1pps_processed_hi			= g_1pps_last_hi;
   1caf4:	20 91 6a 24 	lds	r18, 0x246A	; 0x80246a <g_1pps_last_hi>
   1caf8:	30 91 6b 24 	lds	r19, 0x246B	; 0x80246b <g_1pps_last_hi+0x1>
   1cafc:	40 91 6c 24 	lds	r20, 0x246C	; 0x80246c <g_1pps_last_hi+0x2>
   1cb00:	50 91 6d 24 	lds	r21, 0x246D	; 0x80246d <g_1pps_last_hi+0x3>
   1cb04:	60 91 6e 24 	lds	r22, 0x246E	; 0x80246e <g_1pps_last_hi+0x4>
   1cb08:	70 91 6f 24 	lds	r23, 0x246F	; 0x80246f <g_1pps_last_hi+0x5>
   1cb0c:	80 91 70 24 	lds	r24, 0x2470	; 0x802470 <g_1pps_last_hi+0x6>
   1cb10:	90 91 71 24 	lds	r25, 0x2471	; 0x802471 <g_1pps_last_hi+0x7>
   1cb14:	20 93 79 24 	sts	0x2479, r18	; 0x802479 <g_1pps_processed_hi>
   1cb18:	30 93 7a 24 	sts	0x247A, r19	; 0x80247a <g_1pps_processed_hi+0x1>
   1cb1c:	40 93 7b 24 	sts	0x247B, r20	; 0x80247b <g_1pps_processed_hi+0x2>
   1cb20:	50 93 7c 24 	sts	0x247C, r21	; 0x80247c <g_1pps_processed_hi+0x3>
   1cb24:	60 93 7d 24 	sts	0x247D, r22	; 0x80247d <g_1pps_processed_hi+0x4>
   1cb28:	70 93 7e 24 	sts	0x247E, r23	; 0x80247e <g_1pps_processed_hi+0x5>
   1cb2c:	80 93 7f 24 	sts	0x247F, r24	; 0x80247f <g_1pps_processed_hi+0x6>
   1cb30:	90 93 80 24 	sts	0x2480, r25	; 0x802480 <g_1pps_processed_hi+0x7>
			g_1pps_processed_outOfSync	= 0;
   1cb34:	10 92 82 24 	sts	0x2482, r1	; 0x802482 <g_1pps_processed_outOfSync>
			inSpan						= true;
   1cb38:	81 e0       	ldi	r24, 0x01	; 1
   1cb3a:	8a 83       	std	Y+2, r24	; 0x02
   1cb3c:	25 c1       	rjmp	.+586    	; 0x1cd88 <isr_100ms_main_1pps+0x2e6>

		} else {
			/* Normal operation */
			if (g_1pps_processed_lo || g_1pps_processed_hi) {
   1cb3e:	80 91 77 24 	lds	r24, 0x2477	; 0x802477 <g_1pps_processed_lo>
   1cb42:	90 91 78 24 	lds	r25, 0x2478	; 0x802478 <g_1pps_processed_lo+0x1>
   1cb46:	89 2b       	or	r24, r25
   1cb48:	e9 f4       	brne	.+58     	; 0x1cb84 <isr_100ms_main_1pps+0xe2>
   1cb4a:	a0 90 79 24 	lds	r10, 0x2479	; 0x802479 <g_1pps_processed_hi>
   1cb4e:	b0 90 7a 24 	lds	r11, 0x247A	; 0x80247a <g_1pps_processed_hi+0x1>
   1cb52:	c0 90 7b 24 	lds	r12, 0x247B	; 0x80247b <g_1pps_processed_hi+0x2>
   1cb56:	d0 90 7c 24 	lds	r13, 0x247C	; 0x80247c <g_1pps_processed_hi+0x3>
   1cb5a:	e0 90 7d 24 	lds	r14, 0x247D	; 0x80247d <g_1pps_processed_hi+0x4>
   1cb5e:	f0 90 7e 24 	lds	r15, 0x247E	; 0x80247e <g_1pps_processed_hi+0x5>
   1cb62:	00 91 7f 24 	lds	r16, 0x247F	; 0x80247f <g_1pps_processed_hi+0x6>
   1cb66:	10 91 80 24 	lds	r17, 0x2480	; 0x802480 <g_1pps_processed_hi+0x7>
   1cb6a:	2a 2d       	mov	r18, r10
   1cb6c:	3b 2d       	mov	r19, r11
   1cb6e:	4c 2d       	mov	r20, r12
   1cb70:	5d 2d       	mov	r21, r13
   1cb72:	6e 2d       	mov	r22, r14
   1cb74:	7f 2d       	mov	r23, r15
   1cb76:	80 2f       	mov	r24, r16
   1cb78:	91 2f       	mov	r25, r17
   1cb7a:	a0 e0       	ldi	r26, 0x00	; 0
   1cb7c:	0f 94 d6 2f 	call	0x25fac	; 0x25fac <__cmpdi2_s8>
   1cb80:	09 f4       	brne	.+2      	; 0x1cb84 <isr_100ms_main_1pps+0xe2>
   1cb82:	9a c0       	rjmp	.+308    	; 0x1ccb8 <isr_100ms_main_1pps+0x216>
				/* Calculate diff-time */
				l_1pps_last_diff = (int16_t)g_1pps_last_lo - (int16_t)g_1pps_processed_lo;
   1cb84:	80 91 68 24 	lds	r24, 0x2468	; 0x802468 <g_1pps_last_lo>
   1cb88:	90 91 69 24 	lds	r25, 0x2469	; 0x802469 <g_1pps_last_lo+0x1>
   1cb8c:	9c 01       	movw	r18, r24
   1cb8e:	80 91 77 24 	lds	r24, 0x2477	; 0x802477 <g_1pps_processed_lo>
   1cb92:	90 91 78 24 	lds	r25, 0x2478	; 0x802478 <g_1pps_processed_lo+0x1>
   1cb96:	a9 01       	movw	r20, r18
   1cb98:	48 1b       	sub	r20, r24
   1cb9a:	59 0b       	sbc	r21, r25
   1cb9c:	ca 01       	movw	r24, r20
   1cb9e:	8b 83       	std	Y+3, r24	; 0x03
   1cba0:	9c 83       	std	Y+4, r25	; 0x04

				/* Border values */
				if (l_1pps_last_diff < (C_TCC1_BORDER_OFFSET - C_TCC1_PERIOD)) {
   1cba2:	8b 81       	ldd	r24, Y+3	; 0x03
   1cba4:	9c 81       	ldd	r25, Y+4	; 0x04
   1cba6:	88 38       	cpi	r24, 0x88	; 136
   1cba8:	96 49       	sbci	r25, 0x96	; 150
   1cbaa:	3c f4       	brge	.+14     	; 0x1cbba <isr_100ms_main_1pps+0x118>
					l_1pps_last_diff += C_TCC1_PERIOD;
   1cbac:	8b 81       	ldd	r24, Y+3	; 0x03
   1cbae:	9c 81       	ldd	r25, Y+4	; 0x04
   1cbb0:	80 5d       	subi	r24, 0xD0	; 208
   1cbb2:	9a 48       	sbci	r25, 0x8A	; 138
   1cbb4:	8b 83       	std	Y+3, r24	; 0x03
   1cbb6:	9c 83       	std	Y+4, r25	; 0x04
   1cbb8:	0b c0       	rjmp	.+22     	; 0x1cbd0 <isr_100ms_main_1pps+0x12e>
				} else if ((C_TCC1_PERIOD - C_TCC1_BORDER_OFFSET) < l_1pps_last_diff) {
   1cbba:	8b 81       	ldd	r24, Y+3	; 0x03
   1cbbc:	9c 81       	ldd	r25, Y+4	; 0x04
   1cbbe:	89 37       	cpi	r24, 0x79	; 121
   1cbc0:	99 46       	sbci	r25, 0x69	; 105
   1cbc2:	34 f0       	brlt	.+12     	; 0x1cbd0 <isr_100ms_main_1pps+0x12e>
					l_1pps_last_diff -= C_TCC1_PERIOD;
   1cbc4:	8b 81       	ldd	r24, Y+3	; 0x03
   1cbc6:	9c 81       	ldd	r25, Y+4	; 0x04
   1cbc8:	80 53       	subi	r24, 0x30	; 48
   1cbca:	95 47       	sbci	r25, 0x75	; 117
   1cbcc:	8b 83       	std	Y+3, r24	; 0x03
   1cbce:	9c 83       	std	Y+4, r25	; 0x04
				}

				/* Window check */
				if ((-C_TCC1_SPAN_HALF <= l_1pps_last_diff) && (l_1pps_last_diff <= C_TCC1_SPAN_HALF)) {	// +/- 1.67 s
   1cbd0:	8b 81       	ldd	r24, Y+3	; 0x03
   1cbd2:	9c 81       	ldd	r25, Y+4	; 0x04
   1cbd4:	8e 3c       	cpi	r24, 0xCE	; 206
   1cbd6:	9f 4f       	sbci	r25, 0xFF	; 255
   1cbd8:	44 f0       	brlt	.+16     	; 0x1cbea <isr_100ms_main_1pps+0x148>
   1cbda:	8b 81       	ldd	r24, Y+3	; 0x03
   1cbdc:	9c 81       	ldd	r25, Y+4	; 0x04
   1cbde:	c3 97       	sbiw	r24, 0x33	; 51
   1cbe0:	24 f4       	brge	.+8      	; 0x1cbea <isr_100ms_main_1pps+0x148>
					inSpan		= true;
   1cbe2:	81 e0       	ldi	r24, 0x01	; 1
   1cbe4:	8a 83       	std	Y+2, r24	; 0x02
					doUpdate	= true;
   1cbe6:	81 e0       	ldi	r24, 0x01	; 1
   1cbe8:	89 83       	std	Y+1, r24	; 0x01
				}

				/* Move slowly to meridian */
				if ((0 <= g_1pps_processed_lo) && (g_1pps_processed_lo < C_TCC1_MEAN_OFFSET)) {									// To early
   1cbea:	80 91 77 24 	lds	r24, 0x2477	; 0x802477 <g_1pps_processed_lo>
   1cbee:	90 91 78 24 	lds	r25, 0x2478	; 0x802478 <g_1pps_processed_lo+0x1>
   1cbf2:	88 3e       	cpi	r24, 0xE8	; 232
   1cbf4:	93 40       	sbci	r25, 0x03	; 3
   1cbf6:	00 f5       	brcc	.+64     	; 0x1cc38 <isr_100ms_main_1pps+0x196>
					l_1pps_last_diff -= (C_TCC1_MEAN_OFFSET - g_1pps_processed_lo) / 40;
   1cbf8:	4b 81       	ldd	r20, Y+3	; 0x03
   1cbfa:	5c 81       	ldd	r21, Y+4	; 0x04
   1cbfc:	80 91 77 24 	lds	r24, 0x2477	; 0x802477 <g_1pps_processed_lo>
   1cc00:	90 91 78 24 	lds	r25, 0x2478	; 0x802478 <g_1pps_processed_lo+0x1>
   1cc04:	28 ee       	ldi	r18, 0xE8	; 232
   1cc06:	33 e0       	ldi	r19, 0x03	; 3
   1cc08:	b9 01       	movw	r22, r18
   1cc0a:	68 1b       	sub	r22, r24
   1cc0c:	79 0b       	sbc	r23, r25
   1cc0e:	cb 01       	movw	r24, r22
   1cc10:	9c 01       	movw	r18, r24
   1cc12:	ad ec       	ldi	r26, 0xCD	; 205
   1cc14:	bc ec       	ldi	r27, 0xCC	; 204
   1cc16:	0f 94 44 2e 	call	0x25c88	; 0x25c88 <__umulhisi3>
   1cc1a:	96 95       	lsr	r25
   1cc1c:	87 95       	ror	r24
   1cc1e:	92 95       	swap	r25
   1cc20:	82 95       	swap	r24
   1cc22:	8f 70       	andi	r24, 0x0F	; 15
   1cc24:	89 27       	eor	r24, r25
   1cc26:	9f 70       	andi	r25, 0x0F	; 15
   1cc28:	89 27       	eor	r24, r25
   1cc2a:	9a 01       	movw	r18, r20
   1cc2c:	28 1b       	sub	r18, r24
   1cc2e:	39 0b       	sbc	r19, r25
   1cc30:	c9 01       	movw	r24, r18
   1cc32:	8b 83       	std	Y+3, r24	; 0x03
   1cc34:	9c 83       	std	Y+4, r25	; 0x04
   1cc36:	28 c0       	rjmp	.+80     	; 0x1cc88 <isr_100ms_main_1pps+0x1e6>

				} else if ((C_TCC1_MEAN_OFFSET < g_1pps_processed_lo) && (g_1pps_processed_lo <= (C_TCC1_MEAN_OFFSET << 1))) {	// To late
   1cc38:	80 91 77 24 	lds	r24, 0x2477	; 0x802477 <g_1pps_processed_lo>
   1cc3c:	90 91 78 24 	lds	r25, 0x2478	; 0x802478 <g_1pps_processed_lo+0x1>
   1cc40:	89 3e       	cpi	r24, 0xE9	; 233
   1cc42:	93 40       	sbci	r25, 0x03	; 3
   1cc44:	08 f1       	brcs	.+66     	; 0x1cc88 <isr_100ms_main_1pps+0x1e6>
   1cc46:	80 91 77 24 	lds	r24, 0x2477	; 0x802477 <g_1pps_processed_lo>
   1cc4a:	90 91 78 24 	lds	r25, 0x2478	; 0x802478 <g_1pps_processed_lo+0x1>
   1cc4e:	81 3d       	cpi	r24, 0xD1	; 209
   1cc50:	97 40       	sbci	r25, 0x07	; 7
   1cc52:	d0 f4       	brcc	.+52     	; 0x1cc88 <isr_100ms_main_1pps+0x1e6>
					l_1pps_last_diff += (g_1pps_processed_lo - C_TCC1_MEAN_OFFSET) / 40;
   1cc54:	80 91 77 24 	lds	r24, 0x2477	; 0x802477 <g_1pps_processed_lo>
   1cc58:	90 91 78 24 	lds	r25, 0x2478	; 0x802478 <g_1pps_processed_lo+0x1>
   1cc5c:	88 5e       	subi	r24, 0xE8	; 232
   1cc5e:	93 40       	sbci	r25, 0x03	; 3
   1cc60:	9c 01       	movw	r18, r24
   1cc62:	ad ec       	ldi	r26, 0xCD	; 205
   1cc64:	bc ec       	ldi	r27, 0xCC	; 204
   1cc66:	0f 94 44 2e 	call	0x25c88	; 0x25c88 <__umulhisi3>
   1cc6a:	9c 01       	movw	r18, r24
   1cc6c:	36 95       	lsr	r19
   1cc6e:	27 95       	ror	r18
   1cc70:	32 95       	swap	r19
   1cc72:	22 95       	swap	r18
   1cc74:	2f 70       	andi	r18, 0x0F	; 15
   1cc76:	23 27       	eor	r18, r19
   1cc78:	3f 70       	andi	r19, 0x0F	; 15
   1cc7a:	23 27       	eor	r18, r19
   1cc7c:	8b 81       	ldd	r24, Y+3	; 0x03
   1cc7e:	9c 81       	ldd	r25, Y+4	; 0x04
   1cc80:	82 0f       	add	r24, r18
   1cc82:	93 1f       	adc	r25, r19
   1cc84:	8b 83       	std	Y+3, r24	; 0x03
   1cc86:	9c 83       	std	Y+4, r25	; 0x04
				}

				if (inSpan) {
   1cc88:	8a 81       	ldd	r24, Y+2	; 0x02
   1cc8a:	88 23       	and	r24, r24
   1cc8c:	19 f0       	breq	.+6      	; 0x1cc94 <isr_100ms_main_1pps+0x1f2>
					g_1pps_processed_outOfSync = 0;
   1cc8e:	10 92 82 24 	sts	0x2482, r1	; 0x802482 <g_1pps_processed_outOfSync>

				} else if ((C_TCC1_MEAN_OFFSET < g_1pps_processed_lo) && (g_1pps_processed_lo <= (C_TCC1_MEAN_OFFSET << 1))) {	// To late
					l_1pps_last_diff += (g_1pps_processed_lo - C_TCC1_MEAN_OFFSET) / 40;
				}

				if (inSpan) {
   1cc92:	15 c0       	rjmp	.+42     	; 0x1ccbe <isr_100ms_main_1pps+0x21c>
					g_1pps_processed_outOfSync = 0;
				} else {
					/* Re-align meridian */
					if (g_1pps_processed_outOfSync > 10) {
   1cc94:	80 91 82 24 	lds	r24, 0x2482	; 0x802482 <g_1pps_processed_outOfSync>
   1cc98:	8b 30       	cpi	r24, 0x0B	; 11
   1cc9a:	20 f0       	brcs	.+8      	; 0x1cca4 <isr_100ms_main_1pps+0x202>
						doUpdate			= true;
   1cc9c:	81 e0       	ldi	r24, 0x01	; 1
   1cc9e:	89 83       	std	Y+1, r24	; 0x01
						l_1pps_last_diff	= 0;
   1cca0:	1b 82       	std	Y+3, r1	; 0x03
   1cca2:	1c 82       	std	Y+4, r1	; 0x04
					}

					if (g_1pps_processed_outOfSync < 255) {
   1cca4:	80 91 82 24 	lds	r24, 0x2482	; 0x802482 <g_1pps_processed_outOfSync>
   1cca8:	8f 3f       	cpi	r24, 0xFF	; 255
   1ccaa:	49 f0       	breq	.+18     	; 0x1ccbe <isr_100ms_main_1pps+0x21c>
						g_1pps_processed_outOfSync++;
   1ccac:	80 91 82 24 	lds	r24, 0x2482	; 0x802482 <g_1pps_processed_outOfSync>
   1ccb0:	8f 5f       	subi	r24, 0xFF	; 255
   1ccb2:	80 93 82 24 	sts	0x2482, r24	; 0x802482 <g_1pps_processed_outOfSync>

				} else if ((C_TCC1_MEAN_OFFSET < g_1pps_processed_lo) && (g_1pps_processed_lo <= (C_TCC1_MEAN_OFFSET << 1))) {	// To late
					l_1pps_last_diff += (g_1pps_processed_lo - C_TCC1_MEAN_OFFSET) / 40;
				}

				if (inSpan) {
   1ccb6:	03 c0       	rjmp	.+6      	; 0x1ccbe <isr_100ms_main_1pps+0x21c>
					}
				}

			} else {
				/* Preset with first event */
				doUpdate = true;
   1ccb8:	81 e0       	ldi	r24, 0x01	; 1
   1ccba:	89 83       	std	Y+1, r24	; 0x01
   1ccbc:	01 c0       	rjmp	.+2      	; 0x1ccc0 <isr_100ms_main_1pps+0x21e>

				} else if ((C_TCC1_MEAN_OFFSET < g_1pps_processed_lo) && (g_1pps_processed_lo <= (C_TCC1_MEAN_OFFSET << 1))) {	// To late
					l_1pps_last_diff += (g_1pps_processed_lo - C_TCC1_MEAN_OFFSET) / 40;
				}

				if (inSpan) {
   1ccbe:	00 00       	nop
			} else {
				/* Preset with first event */
				doUpdate = true;
			}

			if (doUpdate) {
   1ccc0:	89 81       	ldd	r24, Y+1	; 0x01
   1ccc2:	88 23       	and	r24, r24
   1ccc4:	49 f1       	breq	.+82     	; 0x1cd18 <isr_100ms_main_1pps+0x276>
				g_1pps_processed_lo  = g_1pps_last_lo;
   1ccc6:	80 91 68 24 	lds	r24, 0x2468	; 0x802468 <g_1pps_last_lo>
   1ccca:	90 91 69 24 	lds	r25, 0x2469	; 0x802469 <g_1pps_last_lo+0x1>
   1ccce:	80 93 77 24 	sts	0x2477, r24	; 0x802477 <g_1pps_processed_lo>
   1ccd2:	90 93 78 24 	sts	0x2478, r25	; 0x802478 <g_1pps_processed_lo+0x1>
				g_1pps_processed_hi  = g_1pps_last_hi;
   1ccd6:	20 91 6a 24 	lds	r18, 0x246A	; 0x80246a <g_1pps_last_hi>
   1ccda:	30 91 6b 24 	lds	r19, 0x246B	; 0x80246b <g_1pps_last_hi+0x1>
   1ccde:	40 91 6c 24 	lds	r20, 0x246C	; 0x80246c <g_1pps_last_hi+0x2>
   1cce2:	50 91 6d 24 	lds	r21, 0x246D	; 0x80246d <g_1pps_last_hi+0x3>
   1cce6:	60 91 6e 24 	lds	r22, 0x246E	; 0x80246e <g_1pps_last_hi+0x4>
   1ccea:	70 91 6f 24 	lds	r23, 0x246F	; 0x80246f <g_1pps_last_hi+0x5>
   1ccee:	80 91 70 24 	lds	r24, 0x2470	; 0x802470 <g_1pps_last_hi+0x6>
   1ccf2:	90 91 71 24 	lds	r25, 0x2471	; 0x802471 <g_1pps_last_hi+0x7>
   1ccf6:	20 93 79 24 	sts	0x2479, r18	; 0x802479 <g_1pps_processed_hi>
   1ccfa:	30 93 7a 24 	sts	0x247A, r19	; 0x80247a <g_1pps_processed_hi+0x1>
   1ccfe:	40 93 7b 24 	sts	0x247B, r20	; 0x80247b <g_1pps_processed_hi+0x2>
   1cd02:	50 93 7c 24 	sts	0x247C, r21	; 0x80247c <g_1pps_processed_hi+0x3>
   1cd06:	60 93 7d 24 	sts	0x247D, r22	; 0x80247d <g_1pps_processed_hi+0x4>
   1cd0a:	70 93 7e 24 	sts	0x247E, r23	; 0x80247e <g_1pps_processed_hi+0x5>
   1cd0e:	80 93 7f 24 	sts	0x247F, r24	; 0x80247f <g_1pps_processed_hi+0x6>
   1cd12:	90 93 80 24 	sts	0x2480, r25	; 0x802480 <g_1pps_processed_hi+0x7>
   1cd16:	38 c0       	rjmp	.+112    	; 0x1cd88 <isr_100ms_main_1pps+0x2e6>
			} else {
				g_1pps_processed_hi += 1000;	// Advance 1000 ms further, keep lo value
   1cd18:	a0 90 79 24 	lds	r10, 0x2479	; 0x802479 <g_1pps_processed_hi>
   1cd1c:	b0 90 7a 24 	lds	r11, 0x247A	; 0x80247a <g_1pps_processed_hi+0x1>
   1cd20:	c0 90 7b 24 	lds	r12, 0x247B	; 0x80247b <g_1pps_processed_hi+0x2>
   1cd24:	d0 90 7c 24 	lds	r13, 0x247C	; 0x80247c <g_1pps_processed_hi+0x3>
   1cd28:	e0 90 7d 24 	lds	r14, 0x247D	; 0x80247d <g_1pps_processed_hi+0x4>
   1cd2c:	f0 90 7e 24 	lds	r15, 0x247E	; 0x80247e <g_1pps_processed_hi+0x5>
   1cd30:	00 91 7f 24 	lds	r16, 0x247F	; 0x80247f <g_1pps_processed_hi+0x6>
   1cd34:	10 91 80 24 	lds	r17, 0x2480	; 0x802480 <g_1pps_processed_hi+0x7>
   1cd38:	2a 2d       	mov	r18, r10
   1cd3a:	3b 2d       	mov	r19, r11
   1cd3c:	4c 2d       	mov	r20, r12
   1cd3e:	5d 2d       	mov	r21, r13
   1cd40:	6e 2d       	mov	r22, r14
   1cd42:	7f 2d       	mov	r23, r15
   1cd44:	80 2f       	mov	r24, r16
   1cd46:	91 2f       	mov	r25, r17
   1cd48:	28 51       	subi	r18, 0x18	; 24
   1cd4a:	3c 4f       	sbci	r19, 0xFC	; 252
   1cd4c:	4f 4f       	sbci	r20, 0xFF	; 255
   1cd4e:	5f 4f       	sbci	r21, 0xFF	; 255
   1cd50:	6f 4f       	sbci	r22, 0xFF	; 255
   1cd52:	7f 4f       	sbci	r23, 0xFF	; 255
   1cd54:	8f 4f       	sbci	r24, 0xFF	; 255
   1cd56:	9f 4f       	sbci	r25, 0xFF	; 255
   1cd58:	a2 2e       	mov	r10, r18
   1cd5a:	b3 2e       	mov	r11, r19
   1cd5c:	c4 2e       	mov	r12, r20
   1cd5e:	d5 2e       	mov	r13, r21
   1cd60:	e6 2e       	mov	r14, r22
   1cd62:	f7 2e       	mov	r15, r23
   1cd64:	08 2f       	mov	r16, r24
   1cd66:	19 2f       	mov	r17, r25
   1cd68:	a0 92 79 24 	sts	0x2479, r10	; 0x802479 <g_1pps_processed_hi>
   1cd6c:	b0 92 7a 24 	sts	0x247A, r11	; 0x80247a <g_1pps_processed_hi+0x1>
   1cd70:	c0 92 7b 24 	sts	0x247B, r12	; 0x80247b <g_1pps_processed_hi+0x2>
   1cd74:	d0 92 7c 24 	sts	0x247C, r13	; 0x80247c <g_1pps_processed_hi+0x3>
   1cd78:	e0 92 7d 24 	sts	0x247D, r14	; 0x80247d <g_1pps_processed_hi+0x4>
   1cd7c:	f0 92 7e 24 	sts	0x247E, r15	; 0x80247e <g_1pps_processed_hi+0x5>
   1cd80:	00 93 7f 24 	sts	0x247F, r16	; 0x80247f <g_1pps_processed_hi+0x6>
   1cd84:	10 93 80 24 	sts	0x2480, r17	; 0x802480 <g_1pps_processed_hi+0x7>
			}
		}

		/* Adjust the signals */
		g_1pps_last_new			= false;
   1cd88:	10 92 75 24 	sts	0x2475, r1	; 0x802475 <g_1pps_last_new>
		g_1pps_proceeded_avail	= true;
   1cd8c:	81 e0       	ldi	r24, 0x01	; 1
   1cd8e:	80 93 81 24 	sts	0x2481, r24	; 0x802481 <g_1pps_proceeded_avail>
		g_1pps_last_diff		= l_1pps_last_diff;
   1cd92:	8b 81       	ldd	r24, Y+3	; 0x03
   1cd94:	9c 81       	ldd	r25, Y+4	; 0x04
   1cd96:	80 93 72 24 	sts	0x2472, r24	; 0x802472 <g_1pps_last_diff>
   1cd9a:	90 93 73 24 	sts	0x2473, r25	; 0x802473 <g_1pps_last_diff+0x1>
		g_1pps_last_inSpan		= inSpan;
   1cd9e:	8a 81       	ldd	r24, Y+2	; 0x02
   1cda0:	80 93 74 24 	sts	0x2474, r24	; 0x802474 <g_1pps_last_inSpan>
		g_1pps_printtwi_avail	= true;
   1cda4:	81 e0       	ldi	r24, 0x01	; 1
   1cda6:	80 93 85 24 	sts	0x2485, r24	; 0x802485 <g_1pps_printtwi_avail>
		g_1pps_printusb_avail	= true;
   1cdaa:	81 e0       	ldi	r24, 0x01	; 1
   1cdac:	80 93 86 24 	sts	0x2486, r24	; 0x802486 <g_1pps_printusb_avail>

		/* Blink when new second starts */
		g_1pps_led				= inSpan ?  0x02 : 0x01;  // Green / Red
   1cdb0:	8a 81       	ldd	r24, Y+2	; 0x02
   1cdb2:	88 23       	and	r24, r24
   1cdb4:	11 f0       	breq	.+4      	; 0x1cdba <isr_100ms_main_1pps+0x318>
   1cdb6:	82 e0       	ldi	r24, 0x02	; 2
   1cdb8:	01 c0       	rjmp	.+2      	; 0x1cdbc <isr_100ms_main_1pps+0x31a>
   1cdba:	81 e0       	ldi	r24, 0x01	; 1
   1cdbc:	80 93 88 24 	sts	0x2488, r24	; 0x802488 <g_1pps_led>

		/* Show PLL inter-calculation values and states */
		if (g_usb_cdc_printStatusLines_1pps) {
   1cdc0:	80 91 68 25 	lds	r24, 0x2568	; 0x802568 <g_usb_cdc_printStatusLines_1pps>
   1cdc4:	88 23       	and	r24, r24
   1cdc6:	09 f4       	brne	.+2      	; 0x1cdca <isr_100ms_main_1pps+0x328>
   1cdc8:	6e c0       	rjmp	.+220    	; 0x1cea6 <isr_100ms_main_1pps+0x404>
			char l_prepare_buf[C_TX_BUF_SIZE];

			int len = snprintf_P(l_prepare_buf, sizeof(l_prepare_buf), PM_DEBUG_MAIN_1PPS_1, l_1pps_last_diff, g_1pps_last_adjust, inSpan);
   1cdca:	8a 81       	ldd	r24, Y+2	; 0x02
   1cdcc:	28 2f       	mov	r18, r24
   1cdce:	30 e0       	ldi	r19, 0x00	; 0
   1cdd0:	80 91 76 24 	lds	r24, 0x2476	; 0x802476 <g_1pps_last_adjust>
   1cdd4:	88 2f       	mov	r24, r24
   1cdd6:	90 e0       	ldi	r25, 0x00	; 0
   1cdd8:	43 2f       	mov	r20, r19
   1cdda:	4f 93       	push	r20
   1cddc:	2f 93       	push	r18
   1cdde:	29 2f       	mov	r18, r25
   1cde0:	2f 93       	push	r18
   1cde2:	8f 93       	push	r24
   1cde4:	8c 81       	ldd	r24, Y+4	; 0x04
   1cde6:	8f 93       	push	r24
   1cde8:	8b 81       	ldd	r24, Y+3	; 0x03
   1cdea:	8f 93       	push	r24
   1cdec:	8e e5       	ldi	r24, 0x5E	; 94
   1cdee:	9e e3       	ldi	r25, 0x3E	; 62
   1cdf0:	89 2f       	mov	r24, r25
   1cdf2:	8f 93       	push	r24
   1cdf4:	8e e5       	ldi	r24, 0x5E	; 94
   1cdf6:	9e e3       	ldi	r25, 0x3E	; 62
   1cdf8:	8f 93       	push	r24
   1cdfa:	1f 92       	push	r1
   1cdfc:	80 e8       	ldi	r24, 0x80	; 128
   1cdfe:	8f 93       	push	r24
   1ce00:	ce 01       	movw	r24, r28
   1ce02:	07 96       	adiw	r24, 0x07	; 7
   1ce04:	29 2f       	mov	r18, r25
   1ce06:	2f 93       	push	r18
   1ce08:	8f 93       	push	r24
   1ce0a:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
   1ce0e:	6d b7       	in	r22, 0x3d	; 61
   1ce10:	7e b7       	in	r23, 0x3e	; 62
   1ce12:	64 5f       	subi	r22, 0xF4	; 244
   1ce14:	7f 4f       	sbci	r23, 0xFF	; 255
   1ce16:	cd bf       	out	0x3d, r28	; 61
   1ce18:	de bf       	out	0x3e, r29	; 62
   1ce1a:	8d 83       	std	Y+5, r24	; 0x05
   1ce1c:	9e 83       	std	Y+6, r25	; 0x06
			udi_write_tx_buf(l_prepare_buf, min(len, sizeof(l_prepare_buf)), false);
   1ce1e:	8d 81       	ldd	r24, Y+5	; 0x05
   1ce20:	9e 81       	ldd	r25, Y+6	; 0x06
   1ce22:	81 38       	cpi	r24, 0x81	; 129
   1ce24:	91 05       	cpc	r25, r1
   1ce26:	10 f0       	brcs	.+4      	; 0x1ce2c <isr_100ms_main_1pps+0x38a>
   1ce28:	80 e8       	ldi	r24, 0x80	; 128
   1ce2a:	90 e0       	ldi	r25, 0x00	; 0
   1ce2c:	28 2f       	mov	r18, r24
   1ce2e:	ce 01       	movw	r24, r28
   1ce30:	07 96       	adiw	r24, 0x07	; 7
   1ce32:	40 e0       	ldi	r20, 0x00	; 0
   1ce34:	62 2f       	mov	r22, r18
   1ce36:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>
			len = snprintf_P(l_prepare_buf, sizeof(l_prepare_buf), PM_DEBUG_MAIN_1PPS_2, doUpdate, g_1pps_processed_outOfSync);
   1ce3a:	80 91 82 24 	lds	r24, 0x2482	; 0x802482 <g_1pps_processed_outOfSync>
   1ce3e:	28 2f       	mov	r18, r24
   1ce40:	30 e0       	ldi	r19, 0x00	; 0
   1ce42:	89 81       	ldd	r24, Y+1	; 0x01
   1ce44:	88 2f       	mov	r24, r24
   1ce46:	90 e0       	ldi	r25, 0x00	; 0
   1ce48:	43 2f       	mov	r20, r19
   1ce4a:	4f 93       	push	r20
   1ce4c:	2f 93       	push	r18
   1ce4e:	29 2f       	mov	r18, r25
   1ce50:	2f 93       	push	r18
   1ce52:	8f 93       	push	r24
   1ce54:	87 e9       	ldi	r24, 0x97	; 151
   1ce56:	9e e3       	ldi	r25, 0x3E	; 62
   1ce58:	89 2f       	mov	r24, r25
   1ce5a:	8f 93       	push	r24
   1ce5c:	87 e9       	ldi	r24, 0x97	; 151
   1ce5e:	9e e3       	ldi	r25, 0x3E	; 62
   1ce60:	8f 93       	push	r24
   1ce62:	1f 92       	push	r1
   1ce64:	80 e8       	ldi	r24, 0x80	; 128
   1ce66:	8f 93       	push	r24
   1ce68:	ce 01       	movw	r24, r28
   1ce6a:	07 96       	adiw	r24, 0x07	; 7
   1ce6c:	29 2f       	mov	r18, r25
   1ce6e:	2f 93       	push	r18
   1ce70:	8f 93       	push	r24
   1ce72:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
   1ce76:	2d b7       	in	r18, 0x3d	; 61
   1ce78:	3e b7       	in	r19, 0x3e	; 62
   1ce7a:	26 5f       	subi	r18, 0xF6	; 246
   1ce7c:	3f 4f       	sbci	r19, 0xFF	; 255
   1ce7e:	cd bf       	out	0x3d, r28	; 61
   1ce80:	de bf       	out	0x3e, r29	; 62
   1ce82:	8d 83       	std	Y+5, r24	; 0x05
   1ce84:	9e 83       	std	Y+6, r25	; 0x06
			udi_write_tx_buf(l_prepare_buf, min(len, sizeof(l_prepare_buf)), false);
   1ce86:	8d 81       	ldd	r24, Y+5	; 0x05
   1ce88:	9e 81       	ldd	r25, Y+6	; 0x06
   1ce8a:	81 38       	cpi	r24, 0x81	; 129
   1ce8c:	91 05       	cpc	r25, r1
   1ce8e:	10 f0       	brcs	.+4      	; 0x1ce94 <isr_100ms_main_1pps+0x3f2>
   1ce90:	80 e8       	ldi	r24, 0x80	; 128
   1ce92:	90 e0       	ldi	r25, 0x00	; 0
   1ce94:	28 2f       	mov	r18, r24
   1ce96:	ce 01       	movw	r24, r28
   1ce98:	07 96       	adiw	r24, 0x07	; 7
   1ce9a:	40 e0       	ldi	r20, 0x00	; 0
   1ce9c:	62 2f       	mov	r22, r18
   1ce9e:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <udi_write_tx_buf>
   1cea2:	01 c0       	rjmp	.+2      	; 0x1cea6 <isr_100ms_main_1pps+0x404>
{
	/* Correct 1PPS time - called each second once */

	/* Leave when no new event has arrived */
	if (!g_1pps_last_new) {
		return;
   1cea4:	00 00       	nop
			udi_write_tx_buf(l_prepare_buf, min(len, sizeof(l_prepare_buf)), false);
			len = snprintf_P(l_prepare_buf, sizeof(l_prepare_buf), PM_DEBUG_MAIN_1PPS_2, doUpdate, g_1pps_processed_outOfSync);
			udi_write_tx_buf(l_prepare_buf, min(len, sizeof(l_prepare_buf)), false);
		}
	}
}
   1cea6:	ca 57       	subi	r28, 0x7A	; 122
   1cea8:	df 4f       	sbci	r29, 0xFF	; 255
   1ceaa:	cd bf       	out	0x3d, r28	; 61
   1ceac:	de bf       	out	0x3e, r29	; 62
   1ceae:	df 91       	pop	r29
   1ceb0:	cf 91       	pop	r28
   1ceb2:	1f 91       	pop	r17
   1ceb4:	0f 91       	pop	r16
   1ceb6:	ff 90       	pop	r15
   1ceb8:	ef 90       	pop	r14
   1ceba:	df 90       	pop	r13
   1cebc:	cf 90       	pop	r12
   1cebe:	bf 90       	pop	r11
   1cec0:	af 90       	pop	r10
   1cec2:	08 95       	ret

0001cec4 <aprs_pos_delta_m>:


/* APRS alarming - detected activities */

uint16_t aprs_pos_delta_m(void)
{
   1cec4:	cf 92       	push	r12
   1cec6:	df 92       	push	r13
   1cec8:	ef 92       	push	r14
   1ceca:	ff 92       	push	r15
   1cecc:	cf 93       	push	r28
   1cece:	df 93       	push	r29
   1ced0:	cd b7       	in	r28, 0x3d	; 61
   1ced2:	de b7       	in	r29, 0x3e	; 62
   1ced4:	6d 97       	sbiw	r28, 0x1d	; 29
   1ced6:	cd bf       	out	0x3d, r28	; 61
   1ced8:	de bf       	out	0x3e, r29	; 62
	float				l_gns_lat;
	float				l_gns_lon;

	/* Get the current position */
	{
		irqflags_t flags = cpu_irq_save();
   1ceda:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1cede:	89 83       	std	Y+1, r24	; 0x01
		l_aprs_pos_anchor_lat = g_aprs_pos_anchor_lat;
   1cee0:	80 91 3f 25 	lds	r24, 0x253F	; 0x80253f <g_aprs_pos_anchor_lat>
   1cee4:	90 91 40 25 	lds	r25, 0x2540	; 0x802540 <g_aprs_pos_anchor_lat+0x1>
   1cee8:	a0 91 41 25 	lds	r26, 0x2541	; 0x802541 <g_aprs_pos_anchor_lat+0x2>
   1ceec:	b0 91 42 25 	lds	r27, 0x2542	; 0x802542 <g_aprs_pos_anchor_lat+0x3>
   1cef0:	8a 83       	std	Y+2, r24	; 0x02
   1cef2:	9b 83       	std	Y+3, r25	; 0x03
   1cef4:	ac 83       	std	Y+4, r26	; 0x04
   1cef6:	bd 83       	std	Y+5, r27	; 0x05
		l_aprs_pos_anchor_lon = g_aprs_pos_anchor_lon;
   1cef8:	80 91 43 25 	lds	r24, 0x2543	; 0x802543 <g_aprs_pos_anchor_lon>
   1cefc:	90 91 44 25 	lds	r25, 0x2544	; 0x802544 <g_aprs_pos_anchor_lon+0x1>
   1cf00:	a0 91 45 25 	lds	r26, 0x2545	; 0x802545 <g_aprs_pos_anchor_lon+0x2>
   1cf04:	b0 91 46 25 	lds	r27, 0x2546	; 0x802546 <g_aprs_pos_anchor_lon+0x3>
   1cf08:	8e 83       	std	Y+6, r24	; 0x06
   1cf0a:	9f 83       	std	Y+7, r25	; 0x07
   1cf0c:	a8 87       	std	Y+8, r26	; 0x08
   1cf0e:	b9 87       	std	Y+9, r27	; 0x09
		l_gns_lat = g_gns_lat;
   1cf10:	80 91 8c 24 	lds	r24, 0x248C	; 0x80248c <g_gns_lat>
   1cf14:	90 91 8d 24 	lds	r25, 0x248D	; 0x80248d <g_gns_lat+0x1>
   1cf18:	a0 91 8e 24 	lds	r26, 0x248E	; 0x80248e <g_gns_lat+0x2>
   1cf1c:	b0 91 8f 24 	lds	r27, 0x248F	; 0x80248f <g_gns_lat+0x3>
   1cf20:	8a 87       	std	Y+10, r24	; 0x0a
   1cf22:	9b 87       	std	Y+11, r25	; 0x0b
   1cf24:	ac 87       	std	Y+12, r26	; 0x0c
   1cf26:	bd 87       	std	Y+13, r27	; 0x0d
		l_gns_lon = g_gns_lon;
   1cf28:	80 91 90 24 	lds	r24, 0x2490	; 0x802490 <g_gns_lon>
   1cf2c:	90 91 91 24 	lds	r25, 0x2491	; 0x802491 <g_gns_lon+0x1>
   1cf30:	a0 91 92 24 	lds	r26, 0x2492	; 0x802492 <g_gns_lon+0x2>
   1cf34:	b0 91 93 24 	lds	r27, 0x2493	; 0x802493 <g_gns_lon+0x3>
   1cf38:	8e 87       	std	Y+14, r24	; 0x0e
   1cf3a:	9f 87       	std	Y+15, r25	; 0x0f
   1cf3c:	a8 8b       	std	Y+16, r26	; 0x10
   1cf3e:	b9 8b       	std	Y+17, r27	; 0x11
		cpu_irq_restore(flags);
   1cf40:	89 81       	ldd	r24, Y+1	; 0x01
   1cf42:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
	}

	/* Initial setting */
	if (!l_aprs_pos_anchor_lat && !l_aprs_pos_anchor_lon) {
   1cf46:	20 e0       	ldi	r18, 0x00	; 0
   1cf48:	30 e0       	ldi	r19, 0x00	; 0
   1cf4a:	a9 01       	movw	r20, r18
   1cf4c:	6a 81       	ldd	r22, Y+2	; 0x02
   1cf4e:	7b 81       	ldd	r23, Y+3	; 0x03
   1cf50:	8c 81       	ldd	r24, Y+4	; 0x04
   1cf52:	9d 81       	ldd	r25, Y+5	; 0x05
   1cf54:	0f 94 05 26 	call	0x24c0a	; 0x24c0a <__cmpsf2>
   1cf58:	88 23       	and	r24, r24
   1cf5a:	79 f4       	brne	.+30     	; 0x1cf7a <aprs_pos_delta_m+0xb6>
   1cf5c:	20 e0       	ldi	r18, 0x00	; 0
   1cf5e:	30 e0       	ldi	r19, 0x00	; 0
   1cf60:	a9 01       	movw	r20, r18
   1cf62:	6e 81       	ldd	r22, Y+6	; 0x06
   1cf64:	7f 81       	ldd	r23, Y+7	; 0x07
   1cf66:	88 85       	ldd	r24, Y+8	; 0x08
   1cf68:	99 85       	ldd	r25, Y+9	; 0x09
   1cf6a:	0f 94 05 26 	call	0x24c0a	; 0x24c0a <__cmpsf2>
   1cf6e:	88 23       	and	r24, r24
		aprs_pos_anchor();
   1cf70:	21 f4       	brne	.+8      	; 0x1cf7a <aprs_pos_delta_m+0xb6>
		return 0;
   1cf72:	e1 d0       	rcall	.+450    	; 0x1d136 <aprs_pos_anchor>
   1cf74:	80 e0       	ldi	r24, 0x00	; 0
   1cf76:	90 e0       	ldi	r25, 0x00	; 0
	}

	/* Simplified plane calculations - 1deg = 60nm; 1nm = 1852m */
	float l_dist_m_x	= 1852.f * 60.f * cos(l_gns_lat * M_PI / 180.f) *	(l_gns_lon >= l_aprs_pos_anchor_lon ?  (l_gns_lon - l_aprs_pos_anchor_lon) : (l_aprs_pos_anchor_lon - l_gns_lon));
   1cf78:	d4 c0       	rjmp	.+424    	; 0x1d122 <aprs_pos_delta_m+0x25e>
   1cf7a:	2b ed       	ldi	r18, 0xDB	; 219
   1cf7c:	3f e0       	ldi	r19, 0x0F	; 15
   1cf7e:	49 e4       	ldi	r20, 0x49	; 73
   1cf80:	50 e4       	ldi	r21, 0x40	; 64
   1cf82:	6a 85       	ldd	r22, Y+10	; 0x0a
   1cf84:	7b 85       	ldd	r23, Y+11	; 0x0b
   1cf86:	8c 85       	ldd	r24, Y+12	; 0x0c
   1cf88:	9d 85       	ldd	r25, Y+13	; 0x0d
   1cf8a:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1cf8e:	dc 01       	movw	r26, r24
   1cf90:	cb 01       	movw	r24, r22
   1cf92:	20 e0       	ldi	r18, 0x00	; 0
   1cf94:	30 e0       	ldi	r19, 0x00	; 0
   1cf96:	44 e3       	ldi	r20, 0x34	; 52
   1cf98:	53 e4       	ldi	r21, 0x43	; 67
   1cf9a:	bc 01       	movw	r22, r24
   1cf9c:	cd 01       	movw	r24, r26
   1cf9e:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   1cfa2:	dc 01       	movw	r26, r24
   1cfa4:	cb 01       	movw	r24, r22
   1cfa6:	bc 01       	movw	r22, r24
   1cfa8:	cd 01       	movw	r24, r26
   1cfaa:	0f 94 09 26 	call	0x24c12	; 0x24c12 <cos>
   1cfae:	dc 01       	movw	r26, r24
   1cfb0:	cb 01       	movw	r24, r22
   1cfb2:	20 e0       	ldi	r18, 0x00	; 0
   1cfb4:	38 e0       	ldi	r19, 0x08	; 8
   1cfb6:	49 ed       	ldi	r20, 0xD9	; 217
   1cfb8:	57 e4       	ldi	r21, 0x47	; 71
   1cfba:	bc 01       	movw	r22, r24
   1cfbc:	cd 01       	movw	r24, r26
   1cfbe:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1cfc2:	dc 01       	movw	r26, r24
   1cfc4:	cb 01       	movw	r24, r22
   1cfc6:	6c 01       	movw	r12, r24
   1cfc8:	7d 01       	movw	r14, r26
   1cfca:	2e 81       	ldd	r18, Y+6	; 0x06
   1cfcc:	3f 81       	ldd	r19, Y+7	; 0x07
   1cfce:	48 85       	ldd	r20, Y+8	; 0x08
   1cfd0:	59 85       	ldd	r21, Y+9	; 0x09
   1cfd2:	6e 85       	ldd	r22, Y+14	; 0x0e
   1cfd4:	7f 85       	ldd	r23, Y+15	; 0x0f
   1cfd6:	88 89       	ldd	r24, Y+16	; 0x10
   1cfd8:	99 89       	ldd	r25, Y+17	; 0x11
   1cfda:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   1cfde:	88 23       	and	r24, r24
   1cfe0:	6c f0       	brlt	.+26     	; 0x1cffc <aprs_pos_delta_m+0x138>
   1cfe2:	2e 81       	ldd	r18, Y+6	; 0x06
   1cfe4:	3f 81       	ldd	r19, Y+7	; 0x07
   1cfe6:	48 85       	ldd	r20, Y+8	; 0x08
   1cfe8:	59 85       	ldd	r21, Y+9	; 0x09
   1cfea:	6e 85       	ldd	r22, Y+14	; 0x0e
   1cfec:	7f 85       	ldd	r23, Y+15	; 0x0f
   1cfee:	88 89       	ldd	r24, Y+16	; 0x10
   1cff0:	99 89       	ldd	r25, Y+17	; 0x11
   1cff2:	0f 94 a0 25 	call	0x24b40	; 0x24b40 <__subsf3>
   1cff6:	dc 01       	movw	r26, r24
   1cff8:	cb 01       	movw	r24, r22
   1cffa:	0c c0       	rjmp	.+24     	; 0x1d014 <aprs_pos_delta_m+0x150>
   1cffc:	2e 85       	ldd	r18, Y+14	; 0x0e
   1cffe:	3f 85       	ldd	r19, Y+15	; 0x0f
   1d000:	48 89       	ldd	r20, Y+16	; 0x10
   1d002:	59 89       	ldd	r21, Y+17	; 0x11
   1d004:	6e 81       	ldd	r22, Y+6	; 0x06
   1d006:	7f 81       	ldd	r23, Y+7	; 0x07
   1d008:	88 85       	ldd	r24, Y+8	; 0x08
   1d00a:	99 85       	ldd	r25, Y+9	; 0x09
   1d00c:	0f 94 a0 25 	call	0x24b40	; 0x24b40 <__subsf3>
   1d010:	dc 01       	movw	r26, r24
   1d012:	cb 01       	movw	r24, r22
   1d014:	9c 01       	movw	r18, r24
   1d016:	ad 01       	movw	r20, r26
   1d018:	c7 01       	movw	r24, r14
   1d01a:	b6 01       	movw	r22, r12
   1d01c:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1d020:	dc 01       	movw	r26, r24
   1d022:	cb 01       	movw	r24, r22
   1d024:	8a 8b       	std	Y+18, r24	; 0x12
   1d026:	9b 8b       	std	Y+19, r25	; 0x13
   1d028:	ac 8b       	std	Y+20, r26	; 0x14
	float l_dist_m_y	= 1852.f * 60.f * 									(l_gns_lat >= l_aprs_pos_anchor_lat ?  (l_gns_lat - l_aprs_pos_anchor_lat) : (l_aprs_pos_anchor_lat - l_gns_lat));
   1d02a:	bd 8b       	std	Y+21, r27	; 0x15
   1d02c:	2a 81       	ldd	r18, Y+2	; 0x02
   1d02e:	3b 81       	ldd	r19, Y+3	; 0x03
   1d030:	4c 81       	ldd	r20, Y+4	; 0x04
   1d032:	5d 81       	ldd	r21, Y+5	; 0x05
   1d034:	6a 85       	ldd	r22, Y+10	; 0x0a
   1d036:	7b 85       	ldd	r23, Y+11	; 0x0b
   1d038:	8c 85       	ldd	r24, Y+12	; 0x0c
   1d03a:	9d 85       	ldd	r25, Y+13	; 0x0d
   1d03c:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   1d040:	88 23       	and	r24, r24
   1d042:	bc f0       	brlt	.+46     	; 0x1d072 <aprs_pos_delta_m+0x1ae>
   1d044:	2a 81       	ldd	r18, Y+2	; 0x02
   1d046:	3b 81       	ldd	r19, Y+3	; 0x03
   1d048:	4c 81       	ldd	r20, Y+4	; 0x04
   1d04a:	5d 81       	ldd	r21, Y+5	; 0x05
   1d04c:	6a 85       	ldd	r22, Y+10	; 0x0a
   1d04e:	7b 85       	ldd	r23, Y+11	; 0x0b
   1d050:	8c 85       	ldd	r24, Y+12	; 0x0c
   1d052:	9d 85       	ldd	r25, Y+13	; 0x0d
   1d054:	0f 94 a0 25 	call	0x24b40	; 0x24b40 <__subsf3>
   1d058:	dc 01       	movw	r26, r24
   1d05a:	cb 01       	movw	r24, r22
   1d05c:	20 e0       	ldi	r18, 0x00	; 0
   1d05e:	38 e0       	ldi	r19, 0x08	; 8
   1d060:	49 ed       	ldi	r20, 0xD9	; 217
   1d062:	57 e4       	ldi	r21, 0x47	; 71
   1d064:	bc 01       	movw	r22, r24
   1d066:	cd 01       	movw	r24, r26
   1d068:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1d06c:	dc 01       	movw	r26, r24
   1d06e:	cb 01       	movw	r24, r22
   1d070:	16 c0       	rjmp	.+44     	; 0x1d09e <aprs_pos_delta_m+0x1da>
   1d072:	2a 85       	ldd	r18, Y+10	; 0x0a
   1d074:	3b 85       	ldd	r19, Y+11	; 0x0b
   1d076:	4c 85       	ldd	r20, Y+12	; 0x0c
   1d078:	5d 85       	ldd	r21, Y+13	; 0x0d
   1d07a:	6a 81       	ldd	r22, Y+2	; 0x02
   1d07c:	7b 81       	ldd	r23, Y+3	; 0x03
   1d07e:	8c 81       	ldd	r24, Y+4	; 0x04
   1d080:	9d 81       	ldd	r25, Y+5	; 0x05
   1d082:	0f 94 a0 25 	call	0x24b40	; 0x24b40 <__subsf3>
   1d086:	dc 01       	movw	r26, r24
   1d088:	cb 01       	movw	r24, r22
   1d08a:	20 e0       	ldi	r18, 0x00	; 0
   1d08c:	38 e0       	ldi	r19, 0x08	; 8
   1d08e:	49 ed       	ldi	r20, 0xD9	; 217
   1d090:	57 e4       	ldi	r21, 0x47	; 71
   1d092:	bc 01       	movw	r22, r24
   1d094:	cd 01       	movw	r24, r26
   1d096:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1d09a:	dc 01       	movw	r26, r24
   1d09c:	cb 01       	movw	r24, r22
   1d09e:	8e 8b       	std	Y+22, r24	; 0x16
   1d0a0:	9f 8b       	std	Y+23, r25	; 0x17
   1d0a2:	a8 8f       	std	Y+24, r26	; 0x18
	float l_dist_m = 0.5f + sqrtf(l_dist_m_x * l_dist_m_x + l_dist_m_y * l_dist_m_y);
   1d0a4:	b9 8f       	std	Y+25, r27	; 0x19
   1d0a6:	2a 89       	ldd	r18, Y+18	; 0x12
   1d0a8:	3b 89       	ldd	r19, Y+19	; 0x13
   1d0aa:	4c 89       	ldd	r20, Y+20	; 0x14
   1d0ac:	5d 89       	ldd	r21, Y+21	; 0x15
   1d0ae:	6a 89       	ldd	r22, Y+18	; 0x12
   1d0b0:	7b 89       	ldd	r23, Y+19	; 0x13
   1d0b2:	8c 89       	ldd	r24, Y+20	; 0x14
   1d0b4:	9d 89       	ldd	r25, Y+21	; 0x15
   1d0b6:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1d0ba:	dc 01       	movw	r26, r24
   1d0bc:	cb 01       	movw	r24, r22
   1d0be:	6c 01       	movw	r12, r24
   1d0c0:	7d 01       	movw	r14, r26
   1d0c2:	2e 89       	ldd	r18, Y+22	; 0x16
   1d0c4:	3f 89       	ldd	r19, Y+23	; 0x17
   1d0c6:	48 8d       	ldd	r20, Y+24	; 0x18
   1d0c8:	59 8d       	ldd	r21, Y+25	; 0x19
   1d0ca:	6e 89       	ldd	r22, Y+22	; 0x16
   1d0cc:	7f 89       	ldd	r23, Y+23	; 0x17
   1d0ce:	88 8d       	ldd	r24, Y+24	; 0x18
   1d0d0:	99 8d       	ldd	r25, Y+25	; 0x19
   1d0d2:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1d0d6:	dc 01       	movw	r26, r24
   1d0d8:	cb 01       	movw	r24, r22
   1d0da:	9c 01       	movw	r18, r24
   1d0dc:	ad 01       	movw	r20, r26
   1d0de:	c7 01       	movw	r24, r14
   1d0e0:	b6 01       	movw	r22, r12
   1d0e2:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   1d0e6:	dc 01       	movw	r26, r24
   1d0e8:	cb 01       	movw	r24, r22
   1d0ea:	bc 01       	movw	r22, r24
   1d0ec:	cd 01       	movw	r24, r26
   1d0ee:	0f 94 1a 29 	call	0x25234	; 0x25234 <sqrt>
   1d0f2:	dc 01       	movw	r26, r24
   1d0f4:	cb 01       	movw	r24, r22
   1d0f6:	20 e0       	ldi	r18, 0x00	; 0
   1d0f8:	30 e0       	ldi	r19, 0x00	; 0
   1d0fa:	40 e0       	ldi	r20, 0x00	; 0
   1d0fc:	5f e3       	ldi	r21, 0x3F	; 63
   1d0fe:	bc 01       	movw	r22, r24
   1d100:	cd 01       	movw	r24, r26
   1d102:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   1d106:	dc 01       	movw	r26, r24
   1d108:	cb 01       	movw	r24, r22
   1d10a:	8a 8f       	std	Y+26, r24	; 0x1a
   1d10c:	9b 8f       	std	Y+27, r25	; 0x1b
   1d10e:	ac 8f       	std	Y+28, r26	; 0x1c

	return (uint16_t)l_dist_m;
   1d110:	bd 8f       	std	Y+29, r27	; 0x1d
   1d112:	6a 8d       	ldd	r22, Y+26	; 0x1a
   1d114:	7b 8d       	ldd	r23, Y+27	; 0x1b
   1d116:	8c 8d       	ldd	r24, Y+28	; 0x1c
   1d118:	9d 8d       	ldd	r25, Y+29	; 0x1d
   1d11a:	0f 94 b3 26 	call	0x24d66	; 0x24d66 <__fixunssfsi>
   1d11e:	dc 01       	movw	r26, r24
}
   1d120:	cb 01       	movw	r24, r22
   1d122:	6d 96       	adiw	r28, 0x1d	; 29
   1d124:	cd bf       	out	0x3d, r28	; 61
   1d126:	de bf       	out	0x3e, r29	; 62
   1d128:	df 91       	pop	r29
   1d12a:	cf 91       	pop	r28
   1d12c:	ff 90       	pop	r15
   1d12e:	ef 90       	pop	r14
   1d130:	df 90       	pop	r13
   1d132:	cf 90       	pop	r12
   1d134:	08 95       	ret

0001d136 <aprs_pos_anchor>:

void aprs_pos_anchor(void)
{
   1d136:	cf 93       	push	r28
   1d138:	df 93       	push	r29
   1d13a:	1f 92       	push	r1
   1d13c:	cd b7       	in	r28, 0x3d	; 61
   1d13e:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = cpu_irq_save();
   1d140:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1d144:	89 83       	std	Y+1, r24	; 0x01
	g_aprs_pos_anchor_lat = g_gns_lat;
   1d146:	80 91 8c 24 	lds	r24, 0x248C	; 0x80248c <g_gns_lat>
   1d14a:	90 91 8d 24 	lds	r25, 0x248D	; 0x80248d <g_gns_lat+0x1>
   1d14e:	a0 91 8e 24 	lds	r26, 0x248E	; 0x80248e <g_gns_lat+0x2>
   1d152:	b0 91 8f 24 	lds	r27, 0x248F	; 0x80248f <g_gns_lat+0x3>
   1d156:	80 93 3f 25 	sts	0x253F, r24	; 0x80253f <g_aprs_pos_anchor_lat>
   1d15a:	90 93 40 25 	sts	0x2540, r25	; 0x802540 <g_aprs_pos_anchor_lat+0x1>
   1d15e:	a0 93 41 25 	sts	0x2541, r26	; 0x802541 <g_aprs_pos_anchor_lat+0x2>
   1d162:	b0 93 42 25 	sts	0x2542, r27	; 0x802542 <g_aprs_pos_anchor_lat+0x3>
	g_aprs_pos_anchor_lon = g_gns_lon;
   1d166:	80 91 90 24 	lds	r24, 0x2490	; 0x802490 <g_gns_lon>
   1d16a:	90 91 91 24 	lds	r25, 0x2491	; 0x802491 <g_gns_lon+0x1>
   1d16e:	a0 91 92 24 	lds	r26, 0x2492	; 0x802492 <g_gns_lon+0x2>
   1d172:	b0 91 93 24 	lds	r27, 0x2493	; 0x802493 <g_gns_lon+0x3>
   1d176:	80 93 43 25 	sts	0x2543, r24	; 0x802543 <g_aprs_pos_anchor_lon>
   1d17a:	90 93 44 25 	sts	0x2544, r25	; 0x802544 <g_aprs_pos_anchor_lon+0x1>
   1d17e:	a0 93 45 25 	sts	0x2545, r26	; 0x802545 <g_aprs_pos_anchor_lon+0x2>
   1d182:	b0 93 46 25 	sts	0x2546, r27	; 0x802546 <g_aprs_pos_anchor_lon+0x3>
	cpu_irq_restore(flags);
   1d186:	89 81       	ldd	r24, Y+1	; 0x01
   1d188:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
}
   1d18c:	00 00       	nop
   1d18e:	0f 90       	pop	r0
   1d190:	df 91       	pop	r29
   1d192:	cf 91       	pop	r28
   1d194:	08 95       	ret

0001d196 <aprs_gyro_total_dps_1000>:

uint16_t aprs_gyro_total_dps_1000(void)
{
   1d196:	cf 92       	push	r12
   1d198:	df 92       	push	r13
   1d19a:	ef 92       	push	r14
   1d19c:	ff 92       	push	r15
   1d19e:	cf 93       	push	r28
   1d1a0:	df 93       	push	r29
   1d1a2:	cd b7       	in	r28, 0x3d	; 61
   1d1a4:	de b7       	in	r29, 0x3e	; 62
   1d1a6:	61 97       	sbiw	r28, 0x11	; 17
   1d1a8:	cd bf       	out	0x3d, r28	; 61
   1d1aa:	de bf       	out	0x3e, r29	; 62
	volatile float l_twi1_gyro_1_gyro_y_mdps;
	volatile float l_twi1_gyro_1_gyro_z_mdps;

	/* Get the current position */
	{
		irqflags_t flags = cpu_irq_save();
   1d1ac:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1d1b0:	89 83       	std	Y+1, r24	; 0x01
		l_twi1_gyro_1_gyro_x_mdps = g_twi1_gyro_1_gyro_x_mdps;
   1d1b2:	80 91 3d 28 	lds	r24, 0x283D	; 0x80283d <g_twi1_gyro_1_gyro_x_mdps>
   1d1b6:	90 91 3e 28 	lds	r25, 0x283E	; 0x80283e <g_twi1_gyro_1_gyro_x_mdps+0x1>
   1d1ba:	a0 91 3f 28 	lds	r26, 0x283F	; 0x80283f <g_twi1_gyro_1_gyro_x_mdps+0x2>
   1d1be:	b0 91 40 28 	lds	r27, 0x2840	; 0x802840 <g_twi1_gyro_1_gyro_x_mdps+0x3>
   1d1c2:	bc 01       	movw	r22, r24
   1d1c4:	cd 01       	movw	r24, r26
   1d1c6:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   1d1ca:	dc 01       	movw	r26, r24
   1d1cc:	cb 01       	movw	r24, r22
   1d1ce:	8e 83       	std	Y+6, r24	; 0x06
   1d1d0:	9f 83       	std	Y+7, r25	; 0x07
   1d1d2:	a8 87       	std	Y+8, r26	; 0x08
   1d1d4:	b9 87       	std	Y+9, r27	; 0x09
		l_twi1_gyro_1_gyro_y_mdps = g_twi1_gyro_1_gyro_y_mdps;
   1d1d6:	80 91 41 28 	lds	r24, 0x2841	; 0x802841 <g_twi1_gyro_1_gyro_y_mdps>
   1d1da:	90 91 42 28 	lds	r25, 0x2842	; 0x802842 <g_twi1_gyro_1_gyro_y_mdps+0x1>
   1d1de:	a0 91 43 28 	lds	r26, 0x2843	; 0x802843 <g_twi1_gyro_1_gyro_y_mdps+0x2>
   1d1e2:	b0 91 44 28 	lds	r27, 0x2844	; 0x802844 <g_twi1_gyro_1_gyro_y_mdps+0x3>
   1d1e6:	bc 01       	movw	r22, r24
   1d1e8:	cd 01       	movw	r24, r26
   1d1ea:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   1d1ee:	dc 01       	movw	r26, r24
   1d1f0:	cb 01       	movw	r24, r22
   1d1f2:	8a 87       	std	Y+10, r24	; 0x0a
   1d1f4:	9b 87       	std	Y+11, r25	; 0x0b
   1d1f6:	ac 87       	std	Y+12, r26	; 0x0c
   1d1f8:	bd 87       	std	Y+13, r27	; 0x0d
		l_twi1_gyro_1_gyro_z_mdps = g_twi1_gyro_1_gyro_z_mdps;
   1d1fa:	80 91 45 28 	lds	r24, 0x2845	; 0x802845 <g_twi1_gyro_1_gyro_z_mdps>
   1d1fe:	90 91 46 28 	lds	r25, 0x2846	; 0x802846 <g_twi1_gyro_1_gyro_z_mdps+0x1>
   1d202:	a0 91 47 28 	lds	r26, 0x2847	; 0x802847 <g_twi1_gyro_1_gyro_z_mdps+0x2>
   1d206:	b0 91 48 28 	lds	r27, 0x2848	; 0x802848 <g_twi1_gyro_1_gyro_z_mdps+0x3>
   1d20a:	bc 01       	movw	r22, r24
   1d20c:	cd 01       	movw	r24, r26
   1d20e:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   1d212:	dc 01       	movw	r26, r24
   1d214:	cb 01       	movw	r24, r22
   1d216:	8e 87       	std	Y+14, r24	; 0x0e
   1d218:	9f 87       	std	Y+15, r25	; 0x0f
   1d21a:	a8 8b       	std	Y+16, r26	; 0x10
   1d21c:	b9 8b       	std	Y+17, r27	; 0x11
		cpu_irq_restore(flags);
   1d21e:	89 81       	ldd	r24, Y+1	; 0x01
   1d220:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
	}

	float l_gyro_total_dps_1000 = sqrt(l_twi1_gyro_1_gyro_x_mdps * l_twi1_gyro_1_gyro_x_mdps + l_twi1_gyro_1_gyro_y_mdps * l_twi1_gyro_1_gyro_y_mdps + l_twi1_gyro_1_gyro_z_mdps * l_twi1_gyro_1_gyro_z_mdps);
   1d224:	8e 81       	ldd	r24, Y+6	; 0x06
   1d226:	9f 81       	ldd	r25, Y+7	; 0x07
   1d228:	a8 85       	ldd	r26, Y+8	; 0x08
   1d22a:	b9 85       	ldd	r27, Y+9	; 0x09
   1d22c:	2e 81       	ldd	r18, Y+6	; 0x06
   1d22e:	3f 81       	ldd	r19, Y+7	; 0x07
   1d230:	48 85       	ldd	r20, Y+8	; 0x08
   1d232:	59 85       	ldd	r21, Y+9	; 0x09
   1d234:	bc 01       	movw	r22, r24
   1d236:	cd 01       	movw	r24, r26
   1d238:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1d23c:	dc 01       	movw	r26, r24
   1d23e:	cb 01       	movw	r24, r22
   1d240:	6c 01       	movw	r12, r24
   1d242:	7d 01       	movw	r14, r26
   1d244:	8a 85       	ldd	r24, Y+10	; 0x0a
   1d246:	9b 85       	ldd	r25, Y+11	; 0x0b
   1d248:	ac 85       	ldd	r26, Y+12	; 0x0c
   1d24a:	bd 85       	ldd	r27, Y+13	; 0x0d
   1d24c:	2a 85       	ldd	r18, Y+10	; 0x0a
   1d24e:	3b 85       	ldd	r19, Y+11	; 0x0b
   1d250:	4c 85       	ldd	r20, Y+12	; 0x0c
   1d252:	5d 85       	ldd	r21, Y+13	; 0x0d
   1d254:	bc 01       	movw	r22, r24
   1d256:	cd 01       	movw	r24, r26
   1d258:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1d25c:	dc 01       	movw	r26, r24
   1d25e:	cb 01       	movw	r24, r22
   1d260:	9c 01       	movw	r18, r24
   1d262:	ad 01       	movw	r20, r26
   1d264:	c7 01       	movw	r24, r14
   1d266:	b6 01       	movw	r22, r12
   1d268:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   1d26c:	dc 01       	movw	r26, r24
   1d26e:	cb 01       	movw	r24, r22
   1d270:	6c 01       	movw	r12, r24
   1d272:	7d 01       	movw	r14, r26
   1d274:	8e 85       	ldd	r24, Y+14	; 0x0e
   1d276:	9f 85       	ldd	r25, Y+15	; 0x0f
   1d278:	a8 89       	ldd	r26, Y+16	; 0x10
   1d27a:	b9 89       	ldd	r27, Y+17	; 0x11
   1d27c:	2e 85       	ldd	r18, Y+14	; 0x0e
   1d27e:	3f 85       	ldd	r19, Y+15	; 0x0f
   1d280:	48 89       	ldd	r20, Y+16	; 0x10
   1d282:	59 89       	ldd	r21, Y+17	; 0x11
   1d284:	bc 01       	movw	r22, r24
   1d286:	cd 01       	movw	r24, r26
   1d288:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1d28c:	dc 01       	movw	r26, r24
   1d28e:	cb 01       	movw	r24, r22
   1d290:	9c 01       	movw	r18, r24
   1d292:	ad 01       	movw	r20, r26
   1d294:	c7 01       	movw	r24, r14
   1d296:	b6 01       	movw	r22, r12
   1d298:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   1d29c:	dc 01       	movw	r26, r24
   1d29e:	cb 01       	movw	r24, r22
   1d2a0:	bc 01       	movw	r22, r24
   1d2a2:	cd 01       	movw	r24, r26
   1d2a4:	0f 94 1a 29 	call	0x25234	; 0x25234 <sqrt>
   1d2a8:	dc 01       	movw	r26, r24
   1d2aa:	cb 01       	movw	r24, r22
   1d2ac:	8a 83       	std	Y+2, r24	; 0x02
   1d2ae:	9b 83       	std	Y+3, r25	; 0x03
   1d2b0:	ac 83       	std	Y+4, r26	; 0x04
   1d2b2:	bd 83       	std	Y+5, r27	; 0x05
	return (uint16_t) (0.5f + l_gyro_total_dps_1000);
   1d2b4:	20 e0       	ldi	r18, 0x00	; 0
   1d2b6:	30 e0       	ldi	r19, 0x00	; 0
   1d2b8:	40 e0       	ldi	r20, 0x00	; 0
   1d2ba:	5f e3       	ldi	r21, 0x3F	; 63
   1d2bc:	6a 81       	ldd	r22, Y+2	; 0x02
   1d2be:	7b 81       	ldd	r23, Y+3	; 0x03
   1d2c0:	8c 81       	ldd	r24, Y+4	; 0x04
   1d2c2:	9d 81       	ldd	r25, Y+5	; 0x05
   1d2c4:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   1d2c8:	dc 01       	movw	r26, r24
   1d2ca:	cb 01       	movw	r24, r22
   1d2cc:	bc 01       	movw	r22, r24
   1d2ce:	cd 01       	movw	r24, r26
   1d2d0:	0f 94 b3 26 	call	0x24d66	; 0x24d66 <__fixunssfsi>
   1d2d4:	dc 01       	movw	r26, r24
   1d2d6:	cb 01       	movw	r24, r22
}
   1d2d8:	61 96       	adiw	r28, 0x11	; 17
   1d2da:	cd bf       	out	0x3d, r28	; 61
   1d2dc:	de bf       	out	0x3e, r29	; 62
   1d2de:	df 91       	pop	r29
   1d2e0:	cf 91       	pop	r28
   1d2e2:	ff 90       	pop	r15
   1d2e4:	ef 90       	pop	r14
   1d2e6:	df 90       	pop	r13
   1d2e8:	cf 90       	pop	r12
   1d2ea:	08 95       	ret

0001d2ec <aprs_accel_xy_delta_g_1000>:

uint16_t aprs_accel_xy_delta_g_1000(void)
{
   1d2ec:	cf 92       	push	r12
   1d2ee:	df 92       	push	r13
   1d2f0:	ef 92       	push	r14
   1d2f2:	ff 92       	push	r15
   1d2f4:	cf 93       	push	r28
   1d2f6:	df 93       	push	r29
   1d2f8:	cd b7       	in	r28, 0x3d	; 61
   1d2fa:	de b7       	in	r29, 0x3e	; 62
   1d2fc:	66 97       	sbiw	r28, 0x16	; 22
   1d2fe:	cd bf       	out	0x3d, r28	; 61
   1d300:	de bf       	out	0x3e, r29	; 62
	static float		s_twi1_gyro_1_accel_y_mg = 0.f;
	volatile float		l_twi1_gyro_1_accel_x_mg;
	volatile float		l_twi1_gyro_1_accel_y_mg;

	/* Initial setting */
	if (!s_twi1_gyro_1_accel_x_mg && !s_twi1_gyro_1_accel_y_mg) {
   1d302:	80 91 ae 2b 	lds	r24, 0x2BAE	; 0x802bae <s_twi1_gyro_1_accel_x_mg.8476>
   1d306:	90 91 af 2b 	lds	r25, 0x2BAF	; 0x802baf <s_twi1_gyro_1_accel_x_mg.8476+0x1>
   1d30a:	a0 91 b0 2b 	lds	r26, 0x2BB0	; 0x802bb0 <s_twi1_gyro_1_accel_x_mg.8476+0x2>
   1d30e:	b0 91 b1 2b 	lds	r27, 0x2BB1	; 0x802bb1 <s_twi1_gyro_1_accel_x_mg.8476+0x3>
   1d312:	20 e0       	ldi	r18, 0x00	; 0
   1d314:	30 e0       	ldi	r19, 0x00	; 0
   1d316:	a9 01       	movw	r20, r18
   1d318:	bc 01       	movw	r22, r24
   1d31a:	cd 01       	movw	r24, r26
   1d31c:	0f 94 05 26 	call	0x24c0a	; 0x24c0a <__cmpsf2>
   1d320:	88 23       	and	r24, r24
   1d322:	09 f0       	breq	.+2      	; 0x1d326 <aprs_accel_xy_delta_g_1000+0x3a>
   1d324:	46 c0       	rjmp	.+140    	; 0x1d3b2 <aprs_accel_xy_delta_g_1000+0xc6>
   1d326:	80 91 b2 2b 	lds	r24, 0x2BB2	; 0x802bb2 <s_twi1_gyro_1_accel_y_mg.8477>
   1d32a:	90 91 b3 2b 	lds	r25, 0x2BB3	; 0x802bb3 <s_twi1_gyro_1_accel_y_mg.8477+0x1>
   1d32e:	a0 91 b4 2b 	lds	r26, 0x2BB4	; 0x802bb4 <s_twi1_gyro_1_accel_y_mg.8477+0x2>
   1d332:	b0 91 b5 2b 	lds	r27, 0x2BB5	; 0x802bb5 <s_twi1_gyro_1_accel_y_mg.8477+0x3>
   1d336:	20 e0       	ldi	r18, 0x00	; 0
   1d338:	30 e0       	ldi	r19, 0x00	; 0
   1d33a:	a9 01       	movw	r20, r18
   1d33c:	bc 01       	movw	r22, r24
   1d33e:	cd 01       	movw	r24, r26
   1d340:	0f 94 05 26 	call	0x24c0a	; 0x24c0a <__cmpsf2>
   1d344:	88 23       	and	r24, r24
   1d346:	a9 f5       	brne	.+106    	; 0x1d3b2 <aprs_accel_xy_delta_g_1000+0xc6>
		irqflags_t flags = cpu_irq_save();
   1d348:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1d34c:	89 83       	std	Y+1, r24	; 0x01
		s_twi1_gyro_1_accel_x_mg = g_twi1_gyro_1_accel_x_mg;
   1d34e:	80 91 2b 28 	lds	r24, 0x282B	; 0x80282b <g_twi1_gyro_1_accel_x_mg>
   1d352:	90 91 2c 28 	lds	r25, 0x282C	; 0x80282c <g_twi1_gyro_1_accel_x_mg+0x1>
   1d356:	09 2e       	mov	r0, r25
   1d358:	00 0c       	add	r0, r0
   1d35a:	aa 0b       	sbc	r26, r26
   1d35c:	bb 0b       	sbc	r27, r27
   1d35e:	bc 01       	movw	r22, r24
   1d360:	cd 01       	movw	r24, r26
   1d362:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   1d366:	dc 01       	movw	r26, r24
   1d368:	cb 01       	movw	r24, r22
   1d36a:	80 93 ae 2b 	sts	0x2BAE, r24	; 0x802bae <s_twi1_gyro_1_accel_x_mg.8476>
   1d36e:	90 93 af 2b 	sts	0x2BAF, r25	; 0x802baf <s_twi1_gyro_1_accel_x_mg.8476+0x1>
   1d372:	a0 93 b0 2b 	sts	0x2BB0, r26	; 0x802bb0 <s_twi1_gyro_1_accel_x_mg.8476+0x2>
   1d376:	b0 93 b1 2b 	sts	0x2BB1, r27	; 0x802bb1 <s_twi1_gyro_1_accel_x_mg.8476+0x3>
		s_twi1_gyro_1_accel_y_mg = g_twi1_gyro_1_accel_y_mg;
   1d37a:	80 91 2d 28 	lds	r24, 0x282D	; 0x80282d <g_twi1_gyro_1_accel_y_mg>
   1d37e:	90 91 2e 28 	lds	r25, 0x282E	; 0x80282e <g_twi1_gyro_1_accel_y_mg+0x1>
   1d382:	09 2e       	mov	r0, r25
   1d384:	00 0c       	add	r0, r0
   1d386:	aa 0b       	sbc	r26, r26
   1d388:	bb 0b       	sbc	r27, r27
   1d38a:	bc 01       	movw	r22, r24
   1d38c:	cd 01       	movw	r24, r26
   1d38e:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   1d392:	dc 01       	movw	r26, r24
   1d394:	cb 01       	movw	r24, r22
   1d396:	80 93 b2 2b 	sts	0x2BB2, r24	; 0x802bb2 <s_twi1_gyro_1_accel_y_mg.8477>
   1d39a:	90 93 b3 2b 	sts	0x2BB3, r25	; 0x802bb3 <s_twi1_gyro_1_accel_y_mg.8477+0x1>
   1d39e:	a0 93 b4 2b 	sts	0x2BB4, r26	; 0x802bb4 <s_twi1_gyro_1_accel_y_mg.8477+0x2>
   1d3a2:	b0 93 b5 2b 	sts	0x2BB5, r27	; 0x802bb5 <s_twi1_gyro_1_accel_y_mg.8477+0x3>
		cpu_irq_restore(flags);
   1d3a6:	89 81       	ldd	r24, Y+1	; 0x01
   1d3a8:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
		return 0;
   1d3ac:	80 e0       	ldi	r24, 0x00	; 0
   1d3ae:	90 e0       	ldi	r25, 0x00	; 0
   1d3b0:	ac c0       	rjmp	.+344    	; 0x1d50a <aprs_accel_xy_delta_g_1000+0x21e>
	}

	/* Get the current position */
	{
		irqflags_t flags = cpu_irq_save();
   1d3b2:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1d3b6:	8a 83       	std	Y+2, r24	; 0x02
		l_twi1_gyro_1_accel_x_mg = g_twi1_gyro_1_accel_x_mg;
   1d3b8:	80 91 2b 28 	lds	r24, 0x282B	; 0x80282b <g_twi1_gyro_1_accel_x_mg>
   1d3bc:	90 91 2c 28 	lds	r25, 0x282C	; 0x80282c <g_twi1_gyro_1_accel_x_mg+0x1>
   1d3c0:	09 2e       	mov	r0, r25
   1d3c2:	00 0c       	add	r0, r0
   1d3c4:	aa 0b       	sbc	r26, r26
   1d3c6:	bb 0b       	sbc	r27, r27
   1d3c8:	bc 01       	movw	r22, r24
   1d3ca:	cd 01       	movw	r24, r26
   1d3cc:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   1d3d0:	dc 01       	movw	r26, r24
   1d3d2:	cb 01       	movw	r24, r22
   1d3d4:	8f 87       	std	Y+15, r24	; 0x0f
   1d3d6:	98 8b       	std	Y+16, r25	; 0x10
   1d3d8:	a9 8b       	std	Y+17, r26	; 0x11
   1d3da:	ba 8b       	std	Y+18, r27	; 0x12
		l_twi1_gyro_1_accel_y_mg = g_twi1_gyro_1_accel_y_mg;
   1d3dc:	80 91 2d 28 	lds	r24, 0x282D	; 0x80282d <g_twi1_gyro_1_accel_y_mg>
   1d3e0:	90 91 2e 28 	lds	r25, 0x282E	; 0x80282e <g_twi1_gyro_1_accel_y_mg+0x1>
   1d3e4:	09 2e       	mov	r0, r25
   1d3e6:	00 0c       	add	r0, r0
   1d3e8:	aa 0b       	sbc	r26, r26
   1d3ea:	bb 0b       	sbc	r27, r27
   1d3ec:	bc 01       	movw	r22, r24
   1d3ee:	cd 01       	movw	r24, r26
   1d3f0:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   1d3f4:	dc 01       	movw	r26, r24
   1d3f6:	cb 01       	movw	r24, r22
   1d3f8:	8b 8b       	std	Y+19, r24	; 0x13
   1d3fa:	9c 8b       	std	Y+20, r25	; 0x14
   1d3fc:	ad 8b       	std	Y+21, r26	; 0x15
   1d3fe:	be 8b       	std	Y+22, r27	; 0x16
		cpu_irq_restore(flags);
   1d400:	8a 81       	ldd	r24, Y+2	; 0x02
   1d402:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
	}

	/* Delta and geometric additions */
	float l_accel_delta_x = l_twi1_gyro_1_accel_x_mg - s_twi1_gyro_1_accel_x_mg;
   1d406:	8f 85       	ldd	r24, Y+15	; 0x0f
   1d408:	98 89       	ldd	r25, Y+16	; 0x10
   1d40a:	a9 89       	ldd	r26, Y+17	; 0x11
   1d40c:	ba 89       	ldd	r27, Y+18	; 0x12
   1d40e:	20 91 ae 2b 	lds	r18, 0x2BAE	; 0x802bae <s_twi1_gyro_1_accel_x_mg.8476>
   1d412:	30 91 af 2b 	lds	r19, 0x2BAF	; 0x802baf <s_twi1_gyro_1_accel_x_mg.8476+0x1>
   1d416:	40 91 b0 2b 	lds	r20, 0x2BB0	; 0x802bb0 <s_twi1_gyro_1_accel_x_mg.8476+0x2>
   1d41a:	50 91 b1 2b 	lds	r21, 0x2BB1	; 0x802bb1 <s_twi1_gyro_1_accel_x_mg.8476+0x3>
   1d41e:	bc 01       	movw	r22, r24
   1d420:	cd 01       	movw	r24, r26
   1d422:	0f 94 a0 25 	call	0x24b40	; 0x24b40 <__subsf3>
   1d426:	dc 01       	movw	r26, r24
   1d428:	cb 01       	movw	r24, r22
   1d42a:	8b 83       	std	Y+3, r24	; 0x03
   1d42c:	9c 83       	std	Y+4, r25	; 0x04
   1d42e:	ad 83       	std	Y+5, r26	; 0x05
   1d430:	be 83       	std	Y+6, r27	; 0x06
	float l_accel_delta_y = l_twi1_gyro_1_accel_y_mg - s_twi1_gyro_1_accel_y_mg;
   1d432:	8b 89       	ldd	r24, Y+19	; 0x13
   1d434:	9c 89       	ldd	r25, Y+20	; 0x14
   1d436:	ad 89       	ldd	r26, Y+21	; 0x15
   1d438:	be 89       	ldd	r27, Y+22	; 0x16
   1d43a:	20 91 b2 2b 	lds	r18, 0x2BB2	; 0x802bb2 <s_twi1_gyro_1_accel_y_mg.8477>
   1d43e:	30 91 b3 2b 	lds	r19, 0x2BB3	; 0x802bb3 <s_twi1_gyro_1_accel_y_mg.8477+0x1>
   1d442:	40 91 b4 2b 	lds	r20, 0x2BB4	; 0x802bb4 <s_twi1_gyro_1_accel_y_mg.8477+0x2>
   1d446:	50 91 b5 2b 	lds	r21, 0x2BB5	; 0x802bb5 <s_twi1_gyro_1_accel_y_mg.8477+0x3>
   1d44a:	bc 01       	movw	r22, r24
   1d44c:	cd 01       	movw	r24, r26
   1d44e:	0f 94 a0 25 	call	0x24b40	; 0x24b40 <__subsf3>
   1d452:	dc 01       	movw	r26, r24
   1d454:	cb 01       	movw	r24, r22
   1d456:	8f 83       	std	Y+7, r24	; 0x07
   1d458:	98 87       	std	Y+8, r25	; 0x08
   1d45a:	a9 87       	std	Y+9, r26	; 0x09
   1d45c:	ba 87       	std	Y+10, r27	; 0x0a
	float l_accel_xy_delta_g_1000 = sqrt(l_accel_delta_x * l_accel_delta_x + l_accel_delta_y * l_accel_delta_y);
   1d45e:	2b 81       	ldd	r18, Y+3	; 0x03
   1d460:	3c 81       	ldd	r19, Y+4	; 0x04
   1d462:	4d 81       	ldd	r20, Y+5	; 0x05
   1d464:	5e 81       	ldd	r21, Y+6	; 0x06
   1d466:	6b 81       	ldd	r22, Y+3	; 0x03
   1d468:	7c 81       	ldd	r23, Y+4	; 0x04
   1d46a:	8d 81       	ldd	r24, Y+5	; 0x05
   1d46c:	9e 81       	ldd	r25, Y+6	; 0x06
   1d46e:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1d472:	dc 01       	movw	r26, r24
   1d474:	cb 01       	movw	r24, r22
   1d476:	6c 01       	movw	r12, r24
   1d478:	7d 01       	movw	r14, r26
   1d47a:	2f 81       	ldd	r18, Y+7	; 0x07
   1d47c:	38 85       	ldd	r19, Y+8	; 0x08
   1d47e:	49 85       	ldd	r20, Y+9	; 0x09
   1d480:	5a 85       	ldd	r21, Y+10	; 0x0a
   1d482:	6f 81       	ldd	r22, Y+7	; 0x07
   1d484:	78 85       	ldd	r23, Y+8	; 0x08
   1d486:	89 85       	ldd	r24, Y+9	; 0x09
   1d488:	9a 85       	ldd	r25, Y+10	; 0x0a
   1d48a:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1d48e:	dc 01       	movw	r26, r24
   1d490:	cb 01       	movw	r24, r22
   1d492:	9c 01       	movw	r18, r24
   1d494:	ad 01       	movw	r20, r26
   1d496:	c7 01       	movw	r24, r14
   1d498:	b6 01       	movw	r22, r12
   1d49a:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   1d49e:	dc 01       	movw	r26, r24
   1d4a0:	cb 01       	movw	r24, r22
   1d4a2:	bc 01       	movw	r22, r24
   1d4a4:	cd 01       	movw	r24, r26
   1d4a6:	0f 94 1a 29 	call	0x25234	; 0x25234 <sqrt>
   1d4aa:	dc 01       	movw	r26, r24
   1d4ac:	cb 01       	movw	r24, r22
   1d4ae:	8b 87       	std	Y+11, r24	; 0x0b
   1d4b0:	9c 87       	std	Y+12, r25	; 0x0c
   1d4b2:	ad 87       	std	Y+13, r26	; 0x0d
   1d4b4:	be 87       	std	Y+14, r27	; 0x0e

	/* Adjust to this values */
	s_twi1_gyro_1_accel_x_mg = l_twi1_gyro_1_accel_x_mg;
   1d4b6:	8f 85       	ldd	r24, Y+15	; 0x0f
   1d4b8:	98 89       	ldd	r25, Y+16	; 0x10
   1d4ba:	a9 89       	ldd	r26, Y+17	; 0x11
   1d4bc:	ba 89       	ldd	r27, Y+18	; 0x12
   1d4be:	80 93 ae 2b 	sts	0x2BAE, r24	; 0x802bae <s_twi1_gyro_1_accel_x_mg.8476>
   1d4c2:	90 93 af 2b 	sts	0x2BAF, r25	; 0x802baf <s_twi1_gyro_1_accel_x_mg.8476+0x1>
   1d4c6:	a0 93 b0 2b 	sts	0x2BB0, r26	; 0x802bb0 <s_twi1_gyro_1_accel_x_mg.8476+0x2>
   1d4ca:	b0 93 b1 2b 	sts	0x2BB1, r27	; 0x802bb1 <s_twi1_gyro_1_accel_x_mg.8476+0x3>
	s_twi1_gyro_1_accel_y_mg = l_twi1_gyro_1_accel_y_mg;
   1d4ce:	8b 89       	ldd	r24, Y+19	; 0x13
   1d4d0:	9c 89       	ldd	r25, Y+20	; 0x14
   1d4d2:	ad 89       	ldd	r26, Y+21	; 0x15
   1d4d4:	be 89       	ldd	r27, Y+22	; 0x16
   1d4d6:	80 93 b2 2b 	sts	0x2BB2, r24	; 0x802bb2 <s_twi1_gyro_1_accel_y_mg.8477>
   1d4da:	90 93 b3 2b 	sts	0x2BB3, r25	; 0x802bb3 <s_twi1_gyro_1_accel_y_mg.8477+0x1>
   1d4de:	a0 93 b4 2b 	sts	0x2BB4, r26	; 0x802bb4 <s_twi1_gyro_1_accel_y_mg.8477+0x2>
   1d4e2:	b0 93 b5 2b 	sts	0x2BB5, r27	; 0x802bb5 <s_twi1_gyro_1_accel_y_mg.8477+0x3>

	return (uint16_t) (0.5f + l_accel_xy_delta_g_1000);
   1d4e6:	20 e0       	ldi	r18, 0x00	; 0
   1d4e8:	30 e0       	ldi	r19, 0x00	; 0
   1d4ea:	40 e0       	ldi	r20, 0x00	; 0
   1d4ec:	5f e3       	ldi	r21, 0x3F	; 63
   1d4ee:	6b 85       	ldd	r22, Y+11	; 0x0b
   1d4f0:	7c 85       	ldd	r23, Y+12	; 0x0c
   1d4f2:	8d 85       	ldd	r24, Y+13	; 0x0d
   1d4f4:	9e 85       	ldd	r25, Y+14	; 0x0e
   1d4f6:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   1d4fa:	dc 01       	movw	r26, r24
   1d4fc:	cb 01       	movw	r24, r22
   1d4fe:	bc 01       	movw	r22, r24
   1d500:	cd 01       	movw	r24, r26
   1d502:	0f 94 b3 26 	call	0x24d66	; 0x24d66 <__fixunssfsi>
   1d506:	dc 01       	movw	r26, r24
   1d508:	cb 01       	movw	r24, r22
}
   1d50a:	66 96       	adiw	r28, 0x16	; 22
   1d50c:	cd bf       	out	0x3d, r28	; 61
   1d50e:	de bf       	out	0x3e, r29	; 62
   1d510:	df 91       	pop	r29
   1d512:	cf 91       	pop	r28
   1d514:	ff 90       	pop	r15
   1d516:	ef 90       	pop	r14
   1d518:	df 90       	pop	r13
   1d51a:	cf 90       	pop	r12
   1d51c:	08 95       	ret

0001d51e <aprs_mag_delta_nT>:

uint16_t aprs_mag_delta_nT(void)
{
   1d51e:	cf 92       	push	r12
   1d520:	df 92       	push	r13
   1d522:	ef 92       	push	r14
   1d524:	ff 92       	push	r15
   1d526:	0f 93       	push	r16
   1d528:	1f 93       	push	r17
   1d52a:	cf 93       	push	r28
   1d52c:	df 93       	push	r29
   1d52e:	cd b7       	in	r28, 0x3d	; 61
   1d530:	de b7       	in	r29, 0x3e	; 62
   1d532:	6e 97       	sbiw	r28, 0x1e	; 30
   1d534:	cd bf       	out	0x3d, r28	; 61
   1d536:	de bf       	out	0x3e, r29	; 62
	volatile int32_t	l_twi1_gyro_2_mag_x_nT;
	volatile int32_t	l_twi1_gyro_2_mag_y_nT;
	volatile int32_t	l_twi1_gyro_2_mag_z_nT;

	/* Initial setting */
	if (!s_twi1_gyro_2_mag_x_nT && !s_twi1_gyro_2_mag_y_nT && !s_twi1_gyro_2_mag_z_nT) {
   1d538:	80 91 b6 2b 	lds	r24, 0x2BB6	; 0x802bb6 <s_twi1_gyro_2_mag_x_nT.8488>
   1d53c:	90 91 b7 2b 	lds	r25, 0x2BB7	; 0x802bb7 <s_twi1_gyro_2_mag_x_nT.8488+0x1>
   1d540:	a0 91 b8 2b 	lds	r26, 0x2BB8	; 0x802bb8 <s_twi1_gyro_2_mag_x_nT.8488+0x2>
   1d544:	b0 91 b9 2b 	lds	r27, 0x2BB9	; 0x802bb9 <s_twi1_gyro_2_mag_x_nT.8488+0x3>
   1d548:	89 2b       	or	r24, r25
   1d54a:	8a 2b       	or	r24, r26
   1d54c:	8b 2b       	or	r24, r27
   1d54e:	09 f0       	breq	.+2      	; 0x1d552 <aprs_mag_delta_nT+0x34>
   1d550:	52 c0       	rjmp	.+164    	; 0x1d5f6 <aprs_mag_delta_nT+0xd8>
   1d552:	80 91 ba 2b 	lds	r24, 0x2BBA	; 0x802bba <s_twi1_gyro_2_mag_y_nT.8489>
   1d556:	90 91 bb 2b 	lds	r25, 0x2BBB	; 0x802bbb <s_twi1_gyro_2_mag_y_nT.8489+0x1>
   1d55a:	a0 91 bc 2b 	lds	r26, 0x2BBC	; 0x802bbc <s_twi1_gyro_2_mag_y_nT.8489+0x2>
   1d55e:	b0 91 bd 2b 	lds	r27, 0x2BBD	; 0x802bbd <s_twi1_gyro_2_mag_y_nT.8489+0x3>
   1d562:	89 2b       	or	r24, r25
   1d564:	8a 2b       	or	r24, r26
   1d566:	8b 2b       	or	r24, r27
   1d568:	09 f0       	breq	.+2      	; 0x1d56c <aprs_mag_delta_nT+0x4e>
   1d56a:	45 c0       	rjmp	.+138    	; 0x1d5f6 <aprs_mag_delta_nT+0xd8>
   1d56c:	80 91 be 2b 	lds	r24, 0x2BBE	; 0x802bbe <s_twi1_gyro_2_mag_z_nT.8490>
   1d570:	90 91 bf 2b 	lds	r25, 0x2BBF	; 0x802bbf <s_twi1_gyro_2_mag_z_nT.8490+0x1>
   1d574:	a0 91 c0 2b 	lds	r26, 0x2BC0	; 0x802bc0 <s_twi1_gyro_2_mag_z_nT.8490+0x2>
   1d578:	b0 91 c1 2b 	lds	r27, 0x2BC1	; 0x802bc1 <s_twi1_gyro_2_mag_z_nT.8490+0x3>
   1d57c:	89 2b       	or	r24, r25
   1d57e:	8a 2b       	or	r24, r26
   1d580:	8b 2b       	or	r24, r27
   1d582:	c9 f5       	brne	.+114    	; 0x1d5f6 <aprs_mag_delta_nT+0xd8>
		irqflags_t flags = cpu_irq_save();
   1d584:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1d588:	89 83       	std	Y+1, r24	; 0x01
		s_twi1_gyro_2_mag_x_nT = g_twi1_gyro_2_mag_x_nT;
   1d58a:	80 91 61 28 	lds	r24, 0x2861	; 0x802861 <g_twi1_gyro_2_mag_x_nT>
   1d58e:	90 91 62 28 	lds	r25, 0x2862	; 0x802862 <g_twi1_gyro_2_mag_x_nT+0x1>
   1d592:	a0 91 63 28 	lds	r26, 0x2863	; 0x802863 <g_twi1_gyro_2_mag_x_nT+0x2>
   1d596:	b0 91 64 28 	lds	r27, 0x2864	; 0x802864 <g_twi1_gyro_2_mag_x_nT+0x3>
   1d59a:	80 93 b6 2b 	sts	0x2BB6, r24	; 0x802bb6 <s_twi1_gyro_2_mag_x_nT.8488>
   1d59e:	90 93 b7 2b 	sts	0x2BB7, r25	; 0x802bb7 <s_twi1_gyro_2_mag_x_nT.8488+0x1>
   1d5a2:	a0 93 b8 2b 	sts	0x2BB8, r26	; 0x802bb8 <s_twi1_gyro_2_mag_x_nT.8488+0x2>
   1d5a6:	b0 93 b9 2b 	sts	0x2BB9, r27	; 0x802bb9 <s_twi1_gyro_2_mag_x_nT.8488+0x3>
		s_twi1_gyro_2_mag_y_nT = g_twi1_gyro_2_mag_y_nT;
   1d5aa:	80 91 65 28 	lds	r24, 0x2865	; 0x802865 <g_twi1_gyro_2_mag_y_nT>
   1d5ae:	90 91 66 28 	lds	r25, 0x2866	; 0x802866 <g_twi1_gyro_2_mag_y_nT+0x1>
   1d5b2:	a0 91 67 28 	lds	r26, 0x2867	; 0x802867 <g_twi1_gyro_2_mag_y_nT+0x2>
   1d5b6:	b0 91 68 28 	lds	r27, 0x2868	; 0x802868 <g_twi1_gyro_2_mag_y_nT+0x3>
   1d5ba:	80 93 ba 2b 	sts	0x2BBA, r24	; 0x802bba <s_twi1_gyro_2_mag_y_nT.8489>
   1d5be:	90 93 bb 2b 	sts	0x2BBB, r25	; 0x802bbb <s_twi1_gyro_2_mag_y_nT.8489+0x1>
   1d5c2:	a0 93 bc 2b 	sts	0x2BBC, r26	; 0x802bbc <s_twi1_gyro_2_mag_y_nT.8489+0x2>
   1d5c6:	b0 93 bd 2b 	sts	0x2BBD, r27	; 0x802bbd <s_twi1_gyro_2_mag_y_nT.8489+0x3>
		s_twi1_gyro_2_mag_z_nT = g_twi1_gyro_2_mag_z_nT;
   1d5ca:	80 91 69 28 	lds	r24, 0x2869	; 0x802869 <g_twi1_gyro_2_mag_z_nT>
   1d5ce:	90 91 6a 28 	lds	r25, 0x286A	; 0x80286a <g_twi1_gyro_2_mag_z_nT+0x1>
   1d5d2:	a0 91 6b 28 	lds	r26, 0x286B	; 0x80286b <g_twi1_gyro_2_mag_z_nT+0x2>
   1d5d6:	b0 91 6c 28 	lds	r27, 0x286C	; 0x80286c <g_twi1_gyro_2_mag_z_nT+0x3>
   1d5da:	80 93 be 2b 	sts	0x2BBE, r24	; 0x802bbe <s_twi1_gyro_2_mag_z_nT.8490>
   1d5de:	90 93 bf 2b 	sts	0x2BBF, r25	; 0x802bbf <s_twi1_gyro_2_mag_z_nT.8490+0x1>
   1d5e2:	a0 93 c0 2b 	sts	0x2BC0, r26	; 0x802bc0 <s_twi1_gyro_2_mag_z_nT.8490+0x2>
   1d5e6:	b0 93 c1 2b 	sts	0x2BC1, r27	; 0x802bc1 <s_twi1_gyro_2_mag_z_nT.8490+0x3>
		cpu_irq_restore(flags);
   1d5ea:	89 81       	ldd	r24, Y+1	; 0x01
   1d5ec:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
		return 0;
   1d5f0:	80 e0       	ldi	r24, 0x00	; 0
   1d5f2:	90 e0       	ldi	r25, 0x00	; 0
   1d5f4:	fc c0       	rjmp	.+504    	; 0x1d7ee <aprs_mag_delta_nT+0x2d0>
	}

	/* Get the current position */
	{
		irqflags_t flags = cpu_irq_save();
   1d5f6:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1d5fa:	8a 83       	std	Y+2, r24	; 0x02
		l_twi1_gyro_2_mag_x_nT = g_twi1_gyro_2_mag_x_nT;
   1d5fc:	80 91 61 28 	lds	r24, 0x2861	; 0x802861 <g_twi1_gyro_2_mag_x_nT>
   1d600:	90 91 62 28 	lds	r25, 0x2862	; 0x802862 <g_twi1_gyro_2_mag_x_nT+0x1>
   1d604:	a0 91 63 28 	lds	r26, 0x2863	; 0x802863 <g_twi1_gyro_2_mag_x_nT+0x2>
   1d608:	b0 91 64 28 	lds	r27, 0x2864	; 0x802864 <g_twi1_gyro_2_mag_x_nT+0x3>
   1d60c:	8b 8b       	std	Y+19, r24	; 0x13
   1d60e:	9c 8b       	std	Y+20, r25	; 0x14
   1d610:	ad 8b       	std	Y+21, r26	; 0x15
   1d612:	be 8b       	std	Y+22, r27	; 0x16
		l_twi1_gyro_2_mag_y_nT = g_twi1_gyro_2_mag_y_nT;
   1d614:	80 91 65 28 	lds	r24, 0x2865	; 0x802865 <g_twi1_gyro_2_mag_y_nT>
   1d618:	90 91 66 28 	lds	r25, 0x2866	; 0x802866 <g_twi1_gyro_2_mag_y_nT+0x1>
   1d61c:	a0 91 67 28 	lds	r26, 0x2867	; 0x802867 <g_twi1_gyro_2_mag_y_nT+0x2>
   1d620:	b0 91 68 28 	lds	r27, 0x2868	; 0x802868 <g_twi1_gyro_2_mag_y_nT+0x3>
   1d624:	8f 8b       	std	Y+23, r24	; 0x17
   1d626:	98 8f       	std	Y+24, r25	; 0x18
   1d628:	a9 8f       	std	Y+25, r26	; 0x19
   1d62a:	ba 8f       	std	Y+26, r27	; 0x1a
		l_twi1_gyro_2_mag_z_nT = g_twi1_gyro_2_mag_z_nT;
   1d62c:	80 91 69 28 	lds	r24, 0x2869	; 0x802869 <g_twi1_gyro_2_mag_z_nT>
   1d630:	90 91 6a 28 	lds	r25, 0x286A	; 0x80286a <g_twi1_gyro_2_mag_z_nT+0x1>
   1d634:	a0 91 6b 28 	lds	r26, 0x286B	; 0x80286b <g_twi1_gyro_2_mag_z_nT+0x2>
   1d638:	b0 91 6c 28 	lds	r27, 0x286C	; 0x80286c <g_twi1_gyro_2_mag_z_nT+0x3>
   1d63c:	8b 8f       	std	Y+27, r24	; 0x1b
   1d63e:	9c 8f       	std	Y+28, r25	; 0x1c
   1d640:	ad 8f       	std	Y+29, r26	; 0x1d
   1d642:	be 8f       	std	Y+30, r27	; 0x1e
		cpu_irq_restore(flags);
   1d644:	8a 81       	ldd	r24, Y+2	; 0x02
   1d646:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
	}

	/* Delta and geometric additions */
	float l_mag_delta_x = l_twi1_gyro_2_mag_x_nT - s_twi1_gyro_2_mag_x_nT;
   1d64a:	2b 89       	ldd	r18, Y+19	; 0x13
   1d64c:	3c 89       	ldd	r19, Y+20	; 0x14
   1d64e:	4d 89       	ldd	r20, Y+21	; 0x15
   1d650:	5e 89       	ldd	r21, Y+22	; 0x16
   1d652:	80 91 b6 2b 	lds	r24, 0x2BB6	; 0x802bb6 <s_twi1_gyro_2_mag_x_nT.8488>
   1d656:	90 91 b7 2b 	lds	r25, 0x2BB7	; 0x802bb7 <s_twi1_gyro_2_mag_x_nT.8488+0x1>
   1d65a:	a0 91 b8 2b 	lds	r26, 0x2BB8	; 0x802bb8 <s_twi1_gyro_2_mag_x_nT.8488+0x2>
   1d65e:	b0 91 b9 2b 	lds	r27, 0x2BB9	; 0x802bb9 <s_twi1_gyro_2_mag_x_nT.8488+0x3>
   1d662:	79 01       	movw	r14, r18
   1d664:	8a 01       	movw	r16, r20
   1d666:	e8 1a       	sub	r14, r24
   1d668:	f9 0a       	sbc	r15, r25
   1d66a:	0a 0b       	sbc	r16, r26
   1d66c:	1b 0b       	sbc	r17, r27
   1d66e:	d8 01       	movw	r26, r16
   1d670:	c7 01       	movw	r24, r14
   1d672:	bc 01       	movw	r22, r24
   1d674:	cd 01       	movw	r24, r26
   1d676:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   1d67a:	dc 01       	movw	r26, r24
   1d67c:	cb 01       	movw	r24, r22
   1d67e:	8b 83       	std	Y+3, r24	; 0x03
   1d680:	9c 83       	std	Y+4, r25	; 0x04
   1d682:	ad 83       	std	Y+5, r26	; 0x05
   1d684:	be 83       	std	Y+6, r27	; 0x06
	float l_mag_delta_y = l_twi1_gyro_2_mag_y_nT - s_twi1_gyro_2_mag_y_nT;
   1d686:	2f 89       	ldd	r18, Y+23	; 0x17
   1d688:	38 8d       	ldd	r19, Y+24	; 0x18
   1d68a:	49 8d       	ldd	r20, Y+25	; 0x19
   1d68c:	5a 8d       	ldd	r21, Y+26	; 0x1a
   1d68e:	80 91 ba 2b 	lds	r24, 0x2BBA	; 0x802bba <s_twi1_gyro_2_mag_y_nT.8489>
   1d692:	90 91 bb 2b 	lds	r25, 0x2BBB	; 0x802bbb <s_twi1_gyro_2_mag_y_nT.8489+0x1>
   1d696:	a0 91 bc 2b 	lds	r26, 0x2BBC	; 0x802bbc <s_twi1_gyro_2_mag_y_nT.8489+0x2>
   1d69a:	b0 91 bd 2b 	lds	r27, 0x2BBD	; 0x802bbd <s_twi1_gyro_2_mag_y_nT.8489+0x3>
   1d69e:	79 01       	movw	r14, r18
   1d6a0:	8a 01       	movw	r16, r20
   1d6a2:	e8 1a       	sub	r14, r24
   1d6a4:	f9 0a       	sbc	r15, r25
   1d6a6:	0a 0b       	sbc	r16, r26
   1d6a8:	1b 0b       	sbc	r17, r27
   1d6aa:	d8 01       	movw	r26, r16
   1d6ac:	c7 01       	movw	r24, r14
   1d6ae:	bc 01       	movw	r22, r24
   1d6b0:	cd 01       	movw	r24, r26
   1d6b2:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   1d6b6:	dc 01       	movw	r26, r24
   1d6b8:	cb 01       	movw	r24, r22
   1d6ba:	8f 83       	std	Y+7, r24	; 0x07
   1d6bc:	98 87       	std	Y+8, r25	; 0x08
   1d6be:	a9 87       	std	Y+9, r26	; 0x09
   1d6c0:	ba 87       	std	Y+10, r27	; 0x0a
	float l_mag_delta_z = l_twi1_gyro_2_mag_z_nT - s_twi1_gyro_2_mag_z_nT;
   1d6c2:	2b 8d       	ldd	r18, Y+27	; 0x1b
   1d6c4:	3c 8d       	ldd	r19, Y+28	; 0x1c
   1d6c6:	4d 8d       	ldd	r20, Y+29	; 0x1d
   1d6c8:	5e 8d       	ldd	r21, Y+30	; 0x1e
   1d6ca:	80 91 be 2b 	lds	r24, 0x2BBE	; 0x802bbe <s_twi1_gyro_2_mag_z_nT.8490>
   1d6ce:	90 91 bf 2b 	lds	r25, 0x2BBF	; 0x802bbf <s_twi1_gyro_2_mag_z_nT.8490+0x1>
   1d6d2:	a0 91 c0 2b 	lds	r26, 0x2BC0	; 0x802bc0 <s_twi1_gyro_2_mag_z_nT.8490+0x2>
   1d6d6:	b0 91 c1 2b 	lds	r27, 0x2BC1	; 0x802bc1 <s_twi1_gyro_2_mag_z_nT.8490+0x3>
   1d6da:	79 01       	movw	r14, r18
   1d6dc:	8a 01       	movw	r16, r20
   1d6de:	e8 1a       	sub	r14, r24
   1d6e0:	f9 0a       	sbc	r15, r25
   1d6e2:	0a 0b       	sbc	r16, r26
   1d6e4:	1b 0b       	sbc	r17, r27
   1d6e6:	d8 01       	movw	r26, r16
   1d6e8:	c7 01       	movw	r24, r14
   1d6ea:	bc 01       	movw	r22, r24
   1d6ec:	cd 01       	movw	r24, r26
   1d6ee:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   1d6f2:	dc 01       	movw	r26, r24
   1d6f4:	cb 01       	movw	r24, r22
   1d6f6:	8b 87       	std	Y+11, r24	; 0x0b
   1d6f8:	9c 87       	std	Y+12, r25	; 0x0c
   1d6fa:	ad 87       	std	Y+13, r26	; 0x0d
   1d6fc:	be 87       	std	Y+14, r27	; 0x0e
	float l_mag_delta_total = sqrtf(l_mag_delta_x * l_mag_delta_x + l_mag_delta_y * l_mag_delta_y + l_mag_delta_z * l_mag_delta_z);
   1d6fe:	2b 81       	ldd	r18, Y+3	; 0x03
   1d700:	3c 81       	ldd	r19, Y+4	; 0x04
   1d702:	4d 81       	ldd	r20, Y+5	; 0x05
   1d704:	5e 81       	ldd	r21, Y+6	; 0x06
   1d706:	6b 81       	ldd	r22, Y+3	; 0x03
   1d708:	7c 81       	ldd	r23, Y+4	; 0x04
   1d70a:	8d 81       	ldd	r24, Y+5	; 0x05
   1d70c:	9e 81       	ldd	r25, Y+6	; 0x06
   1d70e:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1d712:	dc 01       	movw	r26, r24
   1d714:	cb 01       	movw	r24, r22
   1d716:	6c 01       	movw	r12, r24
   1d718:	7d 01       	movw	r14, r26
   1d71a:	2f 81       	ldd	r18, Y+7	; 0x07
   1d71c:	38 85       	ldd	r19, Y+8	; 0x08
   1d71e:	49 85       	ldd	r20, Y+9	; 0x09
   1d720:	5a 85       	ldd	r21, Y+10	; 0x0a
   1d722:	6f 81       	ldd	r22, Y+7	; 0x07
   1d724:	78 85       	ldd	r23, Y+8	; 0x08
   1d726:	89 85       	ldd	r24, Y+9	; 0x09
   1d728:	9a 85       	ldd	r25, Y+10	; 0x0a
   1d72a:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1d72e:	dc 01       	movw	r26, r24
   1d730:	cb 01       	movw	r24, r22
   1d732:	9c 01       	movw	r18, r24
   1d734:	ad 01       	movw	r20, r26
   1d736:	c7 01       	movw	r24, r14
   1d738:	b6 01       	movw	r22, r12
   1d73a:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   1d73e:	dc 01       	movw	r26, r24
   1d740:	cb 01       	movw	r24, r22
   1d742:	6c 01       	movw	r12, r24
   1d744:	7d 01       	movw	r14, r26
   1d746:	2b 85       	ldd	r18, Y+11	; 0x0b
   1d748:	3c 85       	ldd	r19, Y+12	; 0x0c
   1d74a:	4d 85       	ldd	r20, Y+13	; 0x0d
   1d74c:	5e 85       	ldd	r21, Y+14	; 0x0e
   1d74e:	6b 85       	ldd	r22, Y+11	; 0x0b
   1d750:	7c 85       	ldd	r23, Y+12	; 0x0c
   1d752:	8d 85       	ldd	r24, Y+13	; 0x0d
   1d754:	9e 85       	ldd	r25, Y+14	; 0x0e
   1d756:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1d75a:	dc 01       	movw	r26, r24
   1d75c:	cb 01       	movw	r24, r22
   1d75e:	9c 01       	movw	r18, r24
   1d760:	ad 01       	movw	r20, r26
   1d762:	c7 01       	movw	r24, r14
   1d764:	b6 01       	movw	r22, r12
   1d766:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   1d76a:	dc 01       	movw	r26, r24
   1d76c:	cb 01       	movw	r24, r22
   1d76e:	bc 01       	movw	r22, r24
   1d770:	cd 01       	movw	r24, r26
   1d772:	0f 94 1a 29 	call	0x25234	; 0x25234 <sqrt>
   1d776:	dc 01       	movw	r26, r24
   1d778:	cb 01       	movw	r24, r22
   1d77a:	8f 87       	std	Y+15, r24	; 0x0f
   1d77c:	98 8b       	std	Y+16, r25	; 0x10
   1d77e:	a9 8b       	std	Y+17, r26	; 0x11
   1d780:	ba 8b       	std	Y+18, r27	; 0x12

	/* Adjust to this values */
	s_twi1_gyro_2_mag_x_nT = l_twi1_gyro_2_mag_x_nT;
   1d782:	8b 89       	ldd	r24, Y+19	; 0x13
   1d784:	9c 89       	ldd	r25, Y+20	; 0x14
   1d786:	ad 89       	ldd	r26, Y+21	; 0x15
   1d788:	be 89       	ldd	r27, Y+22	; 0x16
   1d78a:	80 93 b6 2b 	sts	0x2BB6, r24	; 0x802bb6 <s_twi1_gyro_2_mag_x_nT.8488>
   1d78e:	90 93 b7 2b 	sts	0x2BB7, r25	; 0x802bb7 <s_twi1_gyro_2_mag_x_nT.8488+0x1>
   1d792:	a0 93 b8 2b 	sts	0x2BB8, r26	; 0x802bb8 <s_twi1_gyro_2_mag_x_nT.8488+0x2>
   1d796:	b0 93 b9 2b 	sts	0x2BB9, r27	; 0x802bb9 <s_twi1_gyro_2_mag_x_nT.8488+0x3>
	s_twi1_gyro_2_mag_y_nT = l_twi1_gyro_2_mag_y_nT;
   1d79a:	8f 89       	ldd	r24, Y+23	; 0x17
   1d79c:	98 8d       	ldd	r25, Y+24	; 0x18
   1d79e:	a9 8d       	ldd	r26, Y+25	; 0x19
   1d7a0:	ba 8d       	ldd	r27, Y+26	; 0x1a
   1d7a2:	80 93 ba 2b 	sts	0x2BBA, r24	; 0x802bba <s_twi1_gyro_2_mag_y_nT.8489>
   1d7a6:	90 93 bb 2b 	sts	0x2BBB, r25	; 0x802bbb <s_twi1_gyro_2_mag_y_nT.8489+0x1>
   1d7aa:	a0 93 bc 2b 	sts	0x2BBC, r26	; 0x802bbc <s_twi1_gyro_2_mag_y_nT.8489+0x2>
   1d7ae:	b0 93 bd 2b 	sts	0x2BBD, r27	; 0x802bbd <s_twi1_gyro_2_mag_y_nT.8489+0x3>
	s_twi1_gyro_2_mag_z_nT = l_twi1_gyro_2_mag_z_nT;
   1d7b2:	8b 8d       	ldd	r24, Y+27	; 0x1b
   1d7b4:	9c 8d       	ldd	r25, Y+28	; 0x1c
   1d7b6:	ad 8d       	ldd	r26, Y+29	; 0x1d
   1d7b8:	be 8d       	ldd	r27, Y+30	; 0x1e
   1d7ba:	80 93 be 2b 	sts	0x2BBE, r24	; 0x802bbe <s_twi1_gyro_2_mag_z_nT.8490>
   1d7be:	90 93 bf 2b 	sts	0x2BBF, r25	; 0x802bbf <s_twi1_gyro_2_mag_z_nT.8490+0x1>
   1d7c2:	a0 93 c0 2b 	sts	0x2BC0, r26	; 0x802bc0 <s_twi1_gyro_2_mag_z_nT.8490+0x2>
   1d7c6:	b0 93 c1 2b 	sts	0x2BC1, r27	; 0x802bc1 <s_twi1_gyro_2_mag_z_nT.8490+0x3>

	return (uint16_t) (0.5f + l_mag_delta_total);
   1d7ca:	20 e0       	ldi	r18, 0x00	; 0
   1d7cc:	30 e0       	ldi	r19, 0x00	; 0
   1d7ce:	40 e0       	ldi	r20, 0x00	; 0
   1d7d0:	5f e3       	ldi	r21, 0x3F	; 63
   1d7d2:	6f 85       	ldd	r22, Y+15	; 0x0f
   1d7d4:	78 89       	ldd	r23, Y+16	; 0x10
   1d7d6:	89 89       	ldd	r24, Y+17	; 0x11
   1d7d8:	9a 89       	ldd	r25, Y+18	; 0x12
   1d7da:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   1d7de:	dc 01       	movw	r26, r24
   1d7e0:	cb 01       	movw	r24, r22
   1d7e2:	bc 01       	movw	r22, r24
   1d7e4:	cd 01       	movw	r24, r26
   1d7e6:	0f 94 b3 26 	call	0x24d66	; 0x24d66 <__fixunssfsi>
   1d7ea:	dc 01       	movw	r26, r24
   1d7ec:	cb 01       	movw	r24, r22
}
   1d7ee:	6e 96       	adiw	r28, 0x1e	; 30
   1d7f0:	cd bf       	out	0x3d, r28	; 61
   1d7f2:	de bf       	out	0x3e, r29	; 62
   1d7f4:	df 91       	pop	r29
   1d7f6:	cf 91       	pop	r28
   1d7f8:	1f 91       	pop	r17
   1d7fa:	0f 91       	pop	r16
   1d7fc:	ff 90       	pop	r15
   1d7fe:	ef 90       	pop	r14
   1d800:	df 90       	pop	r13
   1d802:	cf 90       	pop	r12
   1d804:	08 95       	ret

0001d806 <aprs_message_send>:

void aprs_message_send(const char* msg, uint8_t content_message_len)
{
   1d806:	cf 93       	push	r28
   1d808:	df 93       	push	r29
   1d80a:	cd b7       	in	r28, 0x3d	; 61
   1d80c:	de b7       	in	r29, 0x3e	; 62
   1d80e:	c6 50       	subi	r28, 0x06	; 6
   1d810:	d1 40       	sbci	r29, 0x01	; 1
   1d812:	cd bf       	out	0x3d, r28	; 61
   1d814:	de bf       	out	0x3e, r29	; 62
   1d816:	9e 01       	movw	r18, r28
   1d818:	2c 5f       	subi	r18, 0xFC	; 252
   1d81a:	3e 4f       	sbci	r19, 0xFE	; 254
   1d81c:	f9 01       	movw	r30, r18
   1d81e:	80 83       	st	Z, r24
   1d820:	91 83       	std	Z+1, r25	; 0x01
   1d822:	ce 01       	movw	r24, r28
   1d824:	8a 5f       	subi	r24, 0xFA	; 250
   1d826:	9e 4f       	sbci	r25, 0xFE	; 254
   1d828:	fc 01       	movw	r30, r24
   1d82a:	60 83       	st	Z, r22
	/* GSM DPRS transportation */
	if (g_gsm_enable && g_gsm_aprs_enable) {
   1d82c:	80 91 f4 27 	lds	r24, 0x27F4	; 0x8027f4 <g_gsm_enable>
   1d830:	88 23       	and	r24, r24
   1d832:	09 f4       	brne	.+2      	; 0x1d836 <aprs_message_send+0x30>
   1d834:	f5 c0       	rjmp	.+490    	; 0x1da20 <aprs_message_send+0x21a>
   1d836:	80 91 f5 27 	lds	r24, 0x27F5	; 0x8027f5 <g_gsm_aprs_enable>
   1d83a:	88 23       	and	r24, r24
   1d83c:	09 f4       	brne	.+2      	; 0x1d840 <aprs_message_send+0x3a>
   1d83e:	f0 c0       	rjmp	.+480    	; 0x1da20 <aprs_message_send+0x21a>
		char l_content_hdr[C_USART1_TX_BUF_LEN];
		uint8_t content_hdr_len = (uint8_t) snprintf_P(l_content_hdr, sizeof(l_content_hdr), PM_APRS_TX_LOGIN, g_aprs_login_user, g_aprs_login_pwd, APPLICATION_NAME, APPLICATION_VERSION);
   1d840:	8a e3       	ldi	r24, 0x3A	; 58
   1d842:	91 e2       	ldi	r25, 0x21	; 33
   1d844:	89 2f       	mov	r24, r25
   1d846:	8f 93       	push	r24
   1d848:	8a e3       	ldi	r24, 0x3A	; 58
   1d84a:	91 e2       	ldi	r25, 0x21	; 33
   1d84c:	8f 93       	push	r24
   1d84e:	8e e3       	ldi	r24, 0x3E	; 62
   1d850:	91 e2       	ldi	r25, 0x21	; 33
   1d852:	89 2f       	mov	r24, r25
   1d854:	8f 93       	push	r24
   1d856:	8e e3       	ldi	r24, 0x3E	; 62
   1d858:	91 e2       	ldi	r25, 0x21	; 33
   1d85a:	8f 93       	push	r24
   1d85c:	8f e2       	ldi	r24, 0x2F	; 47
   1d85e:	95 e2       	ldi	r25, 0x25	; 37
   1d860:	89 2f       	mov	r24, r25
   1d862:	8f 93       	push	r24
   1d864:	8f e2       	ldi	r24, 0x2F	; 47
   1d866:	95 e2       	ldi	r25, 0x25	; 37
   1d868:	8f 93       	push	r24
   1d86a:	85 e2       	ldi	r24, 0x25	; 37
   1d86c:	95 e2       	ldi	r25, 0x25	; 37
   1d86e:	89 2f       	mov	r24, r25
   1d870:	8f 93       	push	r24
   1d872:	85 e2       	ldi	r24, 0x25	; 37
   1d874:	95 e2       	ldi	r25, 0x25	; 37
   1d876:	8f 93       	push	r24
   1d878:	8a e3       	ldi	r24, 0x3A	; 58
   1d87a:	9d e3       	ldi	r25, 0x3D	; 61
   1d87c:	89 2f       	mov	r24, r25
   1d87e:	8f 93       	push	r24
   1d880:	8a e3       	ldi	r24, 0x3A	; 58
   1d882:	9d e3       	ldi	r25, 0x3D	; 61
   1d884:	8f 93       	push	r24
   1d886:	1f 92       	push	r1
   1d888:	80 e8       	ldi	r24, 0x80	; 128
   1d88a:	8f 93       	push	r24
   1d88c:	ce 01       	movw	r24, r28
   1d88e:	8c 57       	subi	r24, 0x7C	; 124
   1d890:	9f 4f       	sbci	r25, 0xFF	; 255
   1d892:	29 2f       	mov	r18, r25
   1d894:	2f 93       	push	r18
   1d896:	8f 93       	push	r24
   1d898:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
   1d89c:	2d b7       	in	r18, 0x3d	; 61
   1d89e:	3e b7       	in	r19, 0x3e	; 62
   1d8a0:	22 5f       	subi	r18, 0xF2	; 242
   1d8a2:	3f 4f       	sbci	r19, 0xFF	; 255
   1d8a4:	cd bf       	out	0x3d, r28	; 61
   1d8a6:	de bf       	out	0x3e, r29	; 62
   1d8a8:	89 83       	std	Y+1, r24	; 0x01
		uint8_t len = content_hdr_len + 2 + content_message_len;
   1d8aa:	ce 01       	movw	r24, r28
   1d8ac:	8a 5f       	subi	r24, 0xFA	; 250
   1d8ae:	9e 4f       	sbci	r25, 0xFE	; 254
   1d8b0:	29 81       	ldd	r18, Y+1	; 0x01
   1d8b2:	fc 01       	movw	r30, r24
   1d8b4:	80 81       	ld	r24, Z
   1d8b6:	82 0f       	add	r24, r18
   1d8b8:	8e 5f       	subi	r24, 0xFE	; 254
   1d8ba:	8a 83       	std	Y+2, r24	; 0x02
		{
			char	l_msg_buf[C_USART1_TX_BUF_LEN];
			uint8_t	l_msg_buf_len;

			/* Line 1 */
			l_msg_buf_len = (uint8_t) snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_HTTP_L1);
   1d8bc:	8e ec       	ldi	r24, 0xCE	; 206
   1d8be:	9c e3       	ldi	r25, 0x3C	; 60
   1d8c0:	89 2f       	mov	r24, r25
   1d8c2:	8f 93       	push	r24
   1d8c4:	8e ec       	ldi	r24, 0xCE	; 206
   1d8c6:	9c e3       	ldi	r25, 0x3C	; 60
   1d8c8:	8f 93       	push	r24
   1d8ca:	1f 92       	push	r1
   1d8cc:	80 e8       	ldi	r24, 0x80	; 128
   1d8ce:	8f 93       	push	r24
   1d8d0:	ce 01       	movw	r24, r28
   1d8d2:	04 96       	adiw	r24, 0x04	; 4
   1d8d4:	29 2f       	mov	r18, r25
   1d8d6:	2f 93       	push	r18
   1d8d8:	8f 93       	push	r24
   1d8da:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
   1d8de:	0f 90       	pop	r0
   1d8e0:	0f 90       	pop	r0
   1d8e2:	0f 90       	pop	r0
   1d8e4:	0f 90       	pop	r0
   1d8e6:	0f 90       	pop	r0
   1d8e8:	0f 90       	pop	r0
   1d8ea:	8b 83       	std	Y+3, r24	; 0x03
			serial_sim808_send(l_msg_buf, l_msg_buf_len, true);
   1d8ec:	ce 01       	movw	r24, r28
   1d8ee:	04 96       	adiw	r24, 0x04	; 4
   1d8f0:	41 e0       	ldi	r20, 0x01	; 1
   1d8f2:	6b 81       	ldd	r22, Y+3	; 0x03
   1d8f4:	0e 94 fb 22 	call	0x45f6	; 0x45f6 <serial_sim808_send>

			/* Line 2 */
			l_msg_buf_len = (uint8_t) snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_HTTP_L2, len);
   1d8f8:	8a 81       	ldd	r24, Y+2	; 0x02
   1d8fa:	88 2f       	mov	r24, r24
   1d8fc:	90 e0       	ldi	r25, 0x00	; 0
   1d8fe:	29 2f       	mov	r18, r25
   1d900:	2f 93       	push	r18
   1d902:	8f 93       	push	r24
   1d904:	80 ee       	ldi	r24, 0xE0	; 224
   1d906:	9c e3       	ldi	r25, 0x3C	; 60
   1d908:	89 2f       	mov	r24, r25
   1d90a:	8f 93       	push	r24
   1d90c:	80 ee       	ldi	r24, 0xE0	; 224
   1d90e:	9c e3       	ldi	r25, 0x3C	; 60
   1d910:	8f 93       	push	r24
   1d912:	1f 92       	push	r1
   1d914:	80 e8       	ldi	r24, 0x80	; 128
   1d916:	8f 93       	push	r24
   1d918:	ce 01       	movw	r24, r28
   1d91a:	04 96       	adiw	r24, 0x04	; 4
   1d91c:	29 2f       	mov	r18, r25
   1d91e:	2f 93       	push	r18
   1d920:	8f 93       	push	r24
   1d922:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
   1d926:	2d b7       	in	r18, 0x3d	; 61
   1d928:	3e b7       	in	r19, 0x3e	; 62
   1d92a:	28 5f       	subi	r18, 0xF8	; 248
   1d92c:	3f 4f       	sbci	r19, 0xFF	; 255
   1d92e:	cd bf       	out	0x3d, r28	; 61
   1d930:	de bf       	out	0x3e, r29	; 62
   1d932:	8b 83       	std	Y+3, r24	; 0x03
			serial_sim808_send(l_msg_buf, l_msg_buf_len, true);
   1d934:	ce 01       	movw	r24, r28
   1d936:	04 96       	adiw	r24, 0x04	; 4
   1d938:	41 e0       	ldi	r20, 0x01	; 1
   1d93a:	6b 81       	ldd	r22, Y+3	; 0x03
   1d93c:	0e 94 fb 22 	call	0x45f6	; 0x45f6 <serial_sim808_send>

			/* Line 3 */
			l_msg_buf_len = (uint8_t) snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_HTTP_L3);
   1d940:	85 ef       	ldi	r24, 0xF5	; 245
   1d942:	9c e3       	ldi	r25, 0x3C	; 60
   1d944:	89 2f       	mov	r24, r25
   1d946:	8f 93       	push	r24
   1d948:	85 ef       	ldi	r24, 0xF5	; 245
   1d94a:	9c e3       	ldi	r25, 0x3C	; 60
   1d94c:	8f 93       	push	r24
   1d94e:	1f 92       	push	r1
   1d950:	80 e8       	ldi	r24, 0x80	; 128
   1d952:	8f 93       	push	r24
   1d954:	ce 01       	movw	r24, r28
   1d956:	04 96       	adiw	r24, 0x04	; 4
   1d958:	29 2f       	mov	r18, r25
   1d95a:	2f 93       	push	r18
   1d95c:	8f 93       	push	r24
   1d95e:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
   1d962:	0f 90       	pop	r0
   1d964:	0f 90       	pop	r0
   1d966:	0f 90       	pop	r0
   1d968:	0f 90       	pop	r0
   1d96a:	0f 90       	pop	r0
   1d96c:	0f 90       	pop	r0
   1d96e:	8b 83       	std	Y+3, r24	; 0x03
			serial_sim808_send(l_msg_buf, l_msg_buf_len, true);
   1d970:	ce 01       	movw	r24, r28
   1d972:	04 96       	adiw	r24, 0x04	; 4
   1d974:	41 e0       	ldi	r20, 0x01	; 1
   1d976:	6b 81       	ldd	r22, Y+3	; 0x03
   1d978:	0e 94 fb 22 	call	0x45f6	; 0x45f6 <serial_sim808_send>

			/* Line 4 */
			l_msg_buf_len = (uint8_t) snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_HTTP_L4);
   1d97c:	8e e1       	ldi	r24, 0x1E	; 30
   1d97e:	9d e3       	ldi	r25, 0x3D	; 61
   1d980:	89 2f       	mov	r24, r25
   1d982:	8f 93       	push	r24
   1d984:	8e e1       	ldi	r24, 0x1E	; 30
   1d986:	9d e3       	ldi	r25, 0x3D	; 61
   1d988:	8f 93       	push	r24
   1d98a:	1f 92       	push	r1
   1d98c:	80 e8       	ldi	r24, 0x80	; 128
   1d98e:	8f 93       	push	r24
   1d990:	ce 01       	movw	r24, r28
   1d992:	04 96       	adiw	r24, 0x04	; 4
   1d994:	29 2f       	mov	r18, r25
   1d996:	2f 93       	push	r18
   1d998:	8f 93       	push	r24
   1d99a:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
   1d99e:	0f 90       	pop	r0
   1d9a0:	0f 90       	pop	r0
   1d9a2:	0f 90       	pop	r0
   1d9a4:	0f 90       	pop	r0
   1d9a6:	0f 90       	pop	r0
   1d9a8:	0f 90       	pop	r0
   1d9aa:	8b 83       	std	Y+3, r24	; 0x03
			serial_sim808_send(l_msg_buf, l_msg_buf_len, true);
   1d9ac:	ce 01       	movw	r24, r28
   1d9ae:	04 96       	adiw	r24, 0x04	; 4
   1d9b0:	41 e0       	ldi	r20, 0x01	; 1
   1d9b2:	6b 81       	ldd	r22, Y+3	; 0x03
   1d9b4:	0e 94 fb 22 	call	0x45f6	; 0x45f6 <serial_sim808_send>

			/* Content header - authentication */
			serial_sim808_send(l_content_hdr, content_hdr_len, true);
   1d9b8:	ce 01       	movw	r24, r28
   1d9ba:	8c 57       	subi	r24, 0x7C	; 124
   1d9bc:	9f 4f       	sbci	r25, 0xFF	; 255
   1d9be:	41 e0       	ldi	r20, 0x01	; 1
   1d9c0:	69 81       	ldd	r22, Y+1	; 0x01
   1d9c2:	0e 94 fb 22 	call	0x45f6	; 0x45f6 <serial_sim808_send>

			/* Content message */
			serial_sim808_send(msg, content_message_len, true);
   1d9c6:	ce 01       	movw	r24, r28
   1d9c8:	8a 5f       	subi	r24, 0xFA	; 250
   1d9ca:	9e 4f       	sbci	r25, 0xFE	; 254
   1d9cc:	9e 01       	movw	r18, r28
   1d9ce:	2c 5f       	subi	r18, 0xFC	; 252
   1d9d0:	3e 4f       	sbci	r19, 0xFE	; 254
   1d9d2:	f9 01       	movw	r30, r18
   1d9d4:	20 81       	ld	r18, Z
   1d9d6:	31 81       	ldd	r19, Z+1	; 0x01
   1d9d8:	41 e0       	ldi	r20, 0x01	; 1
   1d9da:	fc 01       	movw	r30, r24
   1d9dc:	60 81       	ld	r22, Z
   1d9de:	c9 01       	movw	r24, r18
   1d9e0:	0e 94 fb 22 	call	0x45f6	; 0x45f6 <serial_sim808_send>

			/* Ending line */
			l_msg_buf_len = (uint8_t) snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_MSGEND);
   1d9e4:	80 e2       	ldi	r24, 0x20	; 32
   1d9e6:	9e e3       	ldi	r25, 0x3E	; 62
   1d9e8:	89 2f       	mov	r24, r25
   1d9ea:	8f 93       	push	r24
   1d9ec:	80 e2       	ldi	r24, 0x20	; 32
   1d9ee:	9e e3       	ldi	r25, 0x3E	; 62
   1d9f0:	8f 93       	push	r24
   1d9f2:	1f 92       	push	r1
   1d9f4:	80 e8       	ldi	r24, 0x80	; 128
   1d9f6:	8f 93       	push	r24
   1d9f8:	ce 01       	movw	r24, r28
   1d9fa:	04 96       	adiw	r24, 0x04	; 4
   1d9fc:	29 2f       	mov	r18, r25
   1d9fe:	2f 93       	push	r18
   1da00:	8f 93       	push	r24
   1da02:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
   1da06:	0f 90       	pop	r0
   1da08:	0f 90       	pop	r0
   1da0a:	0f 90       	pop	r0
   1da0c:	0f 90       	pop	r0
   1da0e:	0f 90       	pop	r0
   1da10:	0f 90       	pop	r0
   1da12:	8b 83       	std	Y+3, r24	; 0x03
			serial_sim808_send(l_msg_buf, l_msg_buf_len, true);
   1da14:	ce 01       	movw	r24, r28
   1da16:	04 96       	adiw	r24, 0x04	; 4
   1da18:	41 e0       	ldi	r20, 0x01	; 1
   1da1a:	6b 81       	ldd	r22, Y+3	; 0x03
   1da1c:	0e 94 fb 22 	call	0x45f6	; 0x45f6 <serial_sim808_send>
		}
	}
}
   1da20:	00 00       	nop
   1da22:	ca 5f       	subi	r28, 0xFA	; 250
   1da24:	de 4f       	sbci	r29, 0xFE	; 254
   1da26:	cd bf       	out	0x3d, r28	; 61
   1da28:	de bf       	out	0x3e, r29	; 62
   1da2a:	df 91       	pop	r29
   1da2c:	cf 91       	pop	r28
   1da2e:	08 95       	ret

0001da30 <sched_getLock>:


/* Simple scheduler concept */

bool sched_getLock(volatile uint8_t* lockVar)
{
   1da30:	cf 93       	push	r28
   1da32:	df 93       	push	r29
   1da34:	00 d0       	rcall	.+0      	; 0x1da36 <sched_getLock+0x6>
   1da36:	1f 92       	push	r1
   1da38:	cd b7       	in	r28, 0x3d	; 61
   1da3a:	de b7       	in	r29, 0x3e	; 62
   1da3c:	8b 83       	std	Y+3, r24	; 0x03
   1da3e:	9c 83       	std	Y+4, r25	; 0x04
	bool status = false;
   1da40:	19 82       	std	Y+1, r1	; 0x01

	/* IRQ secured access */	
	{
		irqflags_t flags = cpu_irq_save();
   1da42:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1da46:	8a 83       	std	Y+2, r24	; 0x02
		barrier();
		if (!*lockVar) {	// No use before
   1da48:	8b 81       	ldd	r24, Y+3	; 0x03
   1da4a:	9c 81       	ldd	r25, Y+4	; 0x04
   1da4c:	fc 01       	movw	r30, r24
   1da4e:	80 81       	ld	r24, Z
   1da50:	88 23       	and	r24, r24
   1da52:	61 f4       	brne	.+24     	; 0x1da6c <sched_getLock+0x3c>
			++*lockVar;
   1da54:	8b 81       	ldd	r24, Y+3	; 0x03
   1da56:	9c 81       	ldd	r25, Y+4	; 0x04
   1da58:	fc 01       	movw	r30, r24
   1da5a:	80 81       	ld	r24, Z
   1da5c:	21 e0       	ldi	r18, 0x01	; 1
   1da5e:	28 0f       	add	r18, r24
   1da60:	8b 81       	ldd	r24, Y+3	; 0x03
   1da62:	9c 81       	ldd	r25, Y+4	; 0x04
   1da64:	fc 01       	movw	r30, r24
   1da66:	20 83       	st	Z, r18
			barrier();
			status = true;
   1da68:	81 e0       	ldi	r24, 0x01	; 1
   1da6a:	89 83       	std	Y+1, r24	; 0x01
		}
		cpu_irq_restore(flags);
   1da6c:	8a 81       	ldd	r24, Y+2	; 0x02
   1da6e:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
	}
	return status;
   1da72:	89 81       	ldd	r24, Y+1	; 0x01
}
   1da74:	24 96       	adiw	r28, 0x04	; 4
   1da76:	cd bf       	out	0x3d, r28	; 61
   1da78:	de bf       	out	0x3e, r29	; 62
   1da7a:	df 91       	pop	r29
   1da7c:	cf 91       	pop	r28
   1da7e:	08 95       	ret

0001da80 <sched_freeLock>:

void sched_freeLock(volatile uint8_t* lockVar)
{
   1da80:	cf 93       	push	r28
   1da82:	df 93       	push	r29
   1da84:	00 d0       	rcall	.+0      	; 0x1da86 <sched_freeLock+0x6>
   1da86:	cd b7       	in	r28, 0x3d	; 61
   1da88:	de b7       	in	r29, 0x3e	; 62
   1da8a:	8a 83       	std	Y+2, r24	; 0x02
   1da8c:	9b 83       	std	Y+3, r25	; 0x03
	irqflags_t flags	= cpu_irq_save();
   1da8e:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1da92:	89 83       	std	Y+1, r24	; 0x01
	*lockVar			= 0;
   1da94:	8a 81       	ldd	r24, Y+2	; 0x02
   1da96:	9b 81       	ldd	r25, Y+3	; 0x03
   1da98:	fc 01       	movw	r30, r24
   1da9a:	10 82       	st	Z, r1
	cpu_irq_restore(flags);
   1da9c:	89 81       	ldd	r24, Y+1	; 0x01
   1da9e:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
}
   1daa2:	00 00       	nop
   1daa4:	23 96       	adiw	r28, 0x03	; 3
   1daa6:	cd bf       	out	0x3d, r28	; 61
   1daa8:	de bf       	out	0x3e, r29	; 62
   1daaa:	df 91       	pop	r29
   1daac:	cf 91       	pop	r28
   1daae:	08 95       	ret

0001dab0 <sched_set_alarm>:

void sched_set_alarm(uint32_t alarmTime)
{
   1dab0:	cf 93       	push	r28
   1dab2:	df 93       	push	r29
   1dab4:	cd b7       	in	r28, 0x3d	; 61
   1dab6:	de b7       	in	r29, 0x3e	; 62
   1dab8:	28 97       	sbiw	r28, 0x08	; 8
   1daba:	cd bf       	out	0x3d, r28	; 61
   1dabc:	de bf       	out	0x3e, r29	; 62
   1dabe:	6d 83       	std	Y+5, r22	; 0x05
   1dac0:	7e 83       	std	Y+6, r23	; 0x06
   1dac2:	8f 83       	std	Y+7, r24	; 0x07
   1dac4:	98 87       	std	Y+8, r25	; 0x08
	/* Set next time to wake up */
	uint32_t checkTime = rtc_get_time() + 2;
   1dac6:	0e 94 d5 54 	call	0xa9aa	; 0xa9aa <rtc_get_time>
   1daca:	dc 01       	movw	r26, r24
   1dacc:	cb 01       	movw	r24, r22
   1dace:	02 96       	adiw	r24, 0x02	; 2
   1dad0:	a1 1d       	adc	r26, r1
   1dad2:	b1 1d       	adc	r27, r1
   1dad4:	89 83       	std	Y+1, r24	; 0x01
   1dad6:	9a 83       	std	Y+2, r25	; 0x02
   1dad8:	ab 83       	std	Y+3, r26	; 0x03
   1dada:	bc 83       	std	Y+4, r27	; 0x04
	if (alarmTime < checkTime) {
   1dadc:	2d 81       	ldd	r18, Y+5	; 0x05
   1dade:	3e 81       	ldd	r19, Y+6	; 0x06
   1dae0:	4f 81       	ldd	r20, Y+7	; 0x07
   1dae2:	58 85       	ldd	r21, Y+8	; 0x08
   1dae4:	89 81       	ldd	r24, Y+1	; 0x01
   1dae6:	9a 81       	ldd	r25, Y+2	; 0x02
   1dae8:	ab 81       	ldd	r26, Y+3	; 0x03
   1daea:	bc 81       	ldd	r27, Y+4	; 0x04
   1daec:	28 17       	cp	r18, r24
   1daee:	39 07       	cpc	r19, r25
   1daf0:	4a 07       	cpc	r20, r26
   1daf2:	5b 07       	cpc	r21, r27
   1daf4:	40 f4       	brcc	.+16     	; 0x1db06 <sched_set_alarm+0x56>
		alarmTime = checkTime;
   1daf6:	89 81       	ldd	r24, Y+1	; 0x01
   1daf8:	9a 81       	ldd	r25, Y+2	; 0x02
   1dafa:	ab 81       	ldd	r26, Y+3	; 0x03
   1dafc:	bc 81       	ldd	r27, Y+4	; 0x04
   1dafe:	8d 83       	std	Y+5, r24	; 0x05
   1db00:	9e 83       	std	Y+6, r25	; 0x06
   1db02:	af 83       	std	Y+7, r26	; 0x07
   1db04:	b8 87       	std	Y+8, r27	; 0x08
	}
	rtc_set_alarm(alarmTime);
   1db06:	8d 81       	ldd	r24, Y+5	; 0x05
   1db08:	9e 81       	ldd	r25, Y+6	; 0x06
   1db0a:	af 81       	ldd	r26, Y+7	; 0x07
   1db0c:	b8 85       	ldd	r27, Y+8	; 0x08
   1db0e:	bc 01       	movw	r22, r24
   1db10:	cd 01       	movw	r24, r26
   1db12:	0e 94 e1 54 	call	0xa9c2	; 0xa9c2 <rtc_set_alarm>
}
   1db16:	00 00       	nop
   1db18:	28 96       	adiw	r28, 0x08	; 8
   1db1a:	cd bf       	out	0x3d, r28	; 61
   1db1c:	de bf       	out	0x3e, r29	; 62
   1db1e:	df 91       	pop	r29
   1db20:	cf 91       	pop	r28
   1db22:	08 95       	ret

0001db24 <sched_doSleep>:

void sched_doSleep(void)
{
   1db24:	cf 93       	push	r28
   1db26:	df 93       	push	r29
   1db28:	cd b7       	in	r28, 0x3d	; 61
   1db2a:	de b7       	in	r29, 0x3e	; 62
#if 1
	/* Power down until IRQ or event calls in */
	sleepmgr_enter_sleep();
   1db2c:	0e 94 be c8 	call	0x1917c	; 0x1917c <sleepmgr_enter_sleep>
#endif
}
   1db30:	00 00       	nop
   1db32:	df 91       	pop	r29
   1db34:	cf 91       	pop	r28
   1db36:	08 95       	ret

0001db38 <sched_push>:

void sched_push(void* cb, SCHED_ENTRY_CB_TYPE_ENUM_t cbType, uint32_t wakeTime, bool isDelay, bool isIntDis, bool isSync)
{
   1db38:	cf 92       	push	r12
   1db3a:	ef 92       	push	r14
   1db3c:	0f 93       	push	r16
   1db3e:	cf 93       	push	r28
   1db40:	df 93       	push	r29
   1db42:	cd b7       	in	r28, 0x3d	; 61
   1db44:	de b7       	in	r29, 0x3e	; 62
   1db46:	a6 97       	sbiw	r28, 0x26	; 38
   1db48:	cd bf       	out	0x3d, r28	; 61
   1db4a:	de bf       	out	0x3e, r29	; 62
   1db4c:	8d 8f       	std	Y+29, r24	; 0x1d
   1db4e:	9e 8f       	std	Y+30, r25	; 0x1e
   1db50:	6f 8f       	std	Y+31, r22	; 0x1f
   1db52:	28 a3       	std	Y+32, r18	; 0x20
   1db54:	39 a3       	std	Y+33, r19	; 0x21
   1db56:	4a a3       	std	Y+34, r20	; 0x22
   1db58:	5b a3       	std	Y+35, r21	; 0x23
   1db5a:	0c a3       	std	Y+36, r16	; 0x24
   1db5c:	ed a2       	std	Y+37, r14	; 0x25
   1db5e:	ce a2       	std	Y+38, r12	; 0x26
	const uint32_t pushTime = rtc_get_time();
   1db60:	0e 94 d5 54 	call	0xa9aa	; 0xa9aa <rtc_get_time>
   1db64:	dc 01       	movw	r26, r24
   1db66:	cb 01       	movw	r24, r22
   1db68:	8d 87       	std	Y+13, r24	; 0x0d
   1db6a:	9e 87       	std	Y+14, r25	; 0x0e
   1db6c:	af 87       	std	Y+15, r26	; 0x0f
   1db6e:	b8 8b       	std	Y+16, r27	; 0x10
	uint32_t alarmTime = 0UL;
   1db70:	19 82       	std	Y+1, r1	; 0x01
   1db72:	1a 82       	std	Y+2, r1	; 0x02
   1db74:	1b 82       	std	Y+3, r1	; 0x03
   1db76:	1c 82       	std	Y+4, r1	; 0x04
	uint32_t sfCb = (isIntDis ?  0x8F000000UL : 0x0F00000UL) | (isSync ?  0x40000000UL : 0x0000000UL) | ((uint32_t)cbType << 24) | ((uint32_t)(uint16_t)cb);
   1db78:	8d a1       	ldd	r24, Y+37	; 0x25
   1db7a:	88 23       	and	r24, r24
   1db7c:	29 f0       	breq	.+10     	; 0x1db88 <sched_push+0x50>
   1db7e:	80 e0       	ldi	r24, 0x00	; 0
   1db80:	90 e0       	ldi	r25, 0x00	; 0
   1db82:	a0 e0       	ldi	r26, 0x00	; 0
   1db84:	bf e8       	ldi	r27, 0x8F	; 143
   1db86:	04 c0       	rjmp	.+8      	; 0x1db90 <sched_push+0x58>
   1db88:	80 e0       	ldi	r24, 0x00	; 0
   1db8a:	90 e0       	ldi	r25, 0x00	; 0
   1db8c:	a0 ef       	ldi	r26, 0xF0	; 240
   1db8e:	b0 e0       	ldi	r27, 0x00	; 0
   1db90:	2e a1       	ldd	r18, Y+38	; 0x26
   1db92:	22 23       	and	r18, r18
   1db94:	29 f0       	breq	.+10     	; 0x1dba0 <sched_push+0x68>
   1db96:	20 e0       	ldi	r18, 0x00	; 0
   1db98:	30 e0       	ldi	r19, 0x00	; 0
   1db9a:	40 e0       	ldi	r20, 0x00	; 0
   1db9c:	50 e4       	ldi	r21, 0x40	; 64
   1db9e:	03 c0       	rjmp	.+6      	; 0x1dba6 <sched_push+0x6e>
   1dba0:	20 e0       	ldi	r18, 0x00	; 0
   1dba2:	30 e0       	ldi	r19, 0x00	; 0
   1dba4:	a9 01       	movw	r20, r18
   1dba6:	28 2b       	or	r18, r24
   1dba8:	39 2b       	or	r19, r25
   1dbaa:	4a 2b       	or	r20, r26
   1dbac:	5b 2b       	or	r21, r27
   1dbae:	8f 8d       	ldd	r24, Y+31	; 0x1f
   1dbb0:	88 2f       	mov	r24, r24
   1dbb2:	90 e0       	ldi	r25, 0x00	; 0
   1dbb4:	a0 e0       	ldi	r26, 0x00	; 0
   1dbb6:	b0 e0       	ldi	r27, 0x00	; 0
   1dbb8:	b8 2f       	mov	r27, r24
   1dbba:	aa 27       	eor	r26, r26
   1dbbc:	99 27       	eor	r25, r25
   1dbbe:	88 27       	eor	r24, r24
   1dbc0:	28 2b       	or	r18, r24
   1dbc2:	39 2b       	or	r19, r25
   1dbc4:	4a 2b       	or	r20, r26
   1dbc6:	5b 2b       	or	r21, r27
   1dbc8:	8d 8d       	ldd	r24, Y+29	; 0x1d
   1dbca:	9e 8d       	ldd	r25, Y+30	; 0x1e
   1dbcc:	cc 01       	movw	r24, r24
   1dbce:	a0 e0       	ldi	r26, 0x00	; 0
   1dbd0:	b0 e0       	ldi	r27, 0x00	; 0
   1dbd2:	82 2b       	or	r24, r18
   1dbd4:	93 2b       	or	r25, r19
   1dbd6:	a4 2b       	or	r26, r20
   1dbd8:	b5 2b       	or	r27, r21
   1dbda:	89 8b       	std	Y+17, r24	; 0x11
   1dbdc:	9a 8b       	std	Y+18, r25	; 0x12
   1dbde:	ab 8b       	std	Y+19, r26	; 0x13
   1dbe0:	bc 8b       	std	Y+20, r27	; 0x14

	if (isDelay) {
   1dbe2:	8c a1       	ldd	r24, Y+36	; 0x24
   1dbe4:	88 23       	and	r24, r24
   1dbe6:	09 f4       	brne	.+2      	; 0x1dbea <sched_push+0xb2>
   1dbe8:	4d c0       	rjmp	.+154    	; 0x1dc84 <sched_push+0x14c>
		/* Sanity checks */
		if (wakeTime < 2) {
   1dbea:	88 a1       	ldd	r24, Y+32	; 0x20
   1dbec:	99 a1       	ldd	r25, Y+33	; 0x21
   1dbee:	aa a1       	ldd	r26, Y+34	; 0x22
   1dbf0:	bb a1       	ldd	r27, Y+35	; 0x23
   1dbf2:	02 97       	sbiw	r24, 0x02	; 2
   1dbf4:	a1 05       	cpc	r26, r1
   1dbf6:	b1 05       	cpc	r27, r1
   1dbf8:	48 f4       	brcc	.+18     	; 0x1dc0c <sched_push+0xd4>
			wakeTime = 2;														// Min value to use to work properly
   1dbfa:	82 e0       	ldi	r24, 0x02	; 2
   1dbfc:	90 e0       	ldi	r25, 0x00	; 0
   1dbfe:	a0 e0       	ldi	r26, 0x00	; 0
   1dc00:	b0 e0       	ldi	r27, 0x00	; 0
   1dc02:	88 a3       	std	Y+32, r24	; 0x20
   1dc04:	99 a3       	std	Y+33, r25	; 0x21
   1dc06:	aa a3       	std	Y+34, r26	; 0x22
   1dc08:	bb a3       	std	Y+35, r27	; 0x23
   1dc0a:	2c c0       	rjmp	.+88     	; 0x1dc64 <sched_push+0x12c>
		} else if (wakeTime > 30000U) {
   1dc0c:	88 a1       	ldd	r24, Y+32	; 0x20
   1dc0e:	99 a1       	ldd	r25, Y+33	; 0x21
   1dc10:	aa a1       	ldd	r26, Y+34	; 0x22
   1dc12:	bb a1       	ldd	r27, Y+35	; 0x23
   1dc14:	81 33       	cpi	r24, 0x31	; 49
   1dc16:	95 47       	sbci	r25, 0x75	; 117
   1dc18:	a1 05       	cpc	r26, r1
   1dc1a:	b1 05       	cpc	r27, r1
   1dc1c:	48 f0       	brcs	.+18     	; 0x1dc30 <sched_push+0xf8>
			wakeTime = ((30000U << 10) / 1024);									// Max value 30 sec
   1dc1e:	80 e3       	ldi	r24, 0x30	; 48
   1dc20:	90 e0       	ldi	r25, 0x00	; 0
   1dc22:	a0 e0       	ldi	r26, 0x00	; 0
   1dc24:	b0 e0       	ldi	r27, 0x00	; 0
   1dc26:	88 a3       	std	Y+32, r24	; 0x20
   1dc28:	99 a3       	std	Y+33, r25	; 0x21
   1dc2a:	aa a3       	std	Y+34, r26	; 0x22
   1dc2c:	bb a3       	std	Y+35, r27	; 0x23
   1dc2e:	1a c0       	rjmp	.+52     	; 0x1dc64 <sched_push+0x12c>
		} else {
			wakeTime = ((wakeTime << 10) / 1024);								// Time correction for 1024 ticks per second
   1dc30:	88 a1       	ldd	r24, Y+32	; 0x20
   1dc32:	99 a1       	ldd	r25, Y+33	; 0x21
   1dc34:	aa a1       	ldd	r26, Y+34	; 0x22
   1dc36:	bb a1       	ldd	r27, Y+35	; 0x23
   1dc38:	07 2e       	mov	r0, r23
   1dc3a:	7a e0       	ldi	r23, 0x0A	; 10
   1dc3c:	88 0f       	add	r24, r24
   1dc3e:	99 1f       	adc	r25, r25
   1dc40:	aa 1f       	adc	r26, r26
   1dc42:	bb 1f       	adc	r27, r27
   1dc44:	7a 95       	dec	r23
   1dc46:	d1 f7       	brne	.-12     	; 0x1dc3c <sched_push+0x104>
   1dc48:	70 2d       	mov	r23, r0
   1dc4a:	07 2e       	mov	r0, r23
   1dc4c:	7a e0       	ldi	r23, 0x0A	; 10
   1dc4e:	b6 95       	lsr	r27
   1dc50:	a7 95       	ror	r26
   1dc52:	97 95       	ror	r25
   1dc54:	87 95       	ror	r24
   1dc56:	7a 95       	dec	r23
   1dc58:	d1 f7       	brne	.-12     	; 0x1dc4e <sched_push+0x116>
   1dc5a:	70 2d       	mov	r23, r0
   1dc5c:	88 a3       	std	Y+32, r24	; 0x20
   1dc5e:	99 a3       	std	Y+33, r25	; 0x21
   1dc60:	aa a3       	std	Y+34, r26	; 0x22
   1dc62:	bb a3       	std	Y+35, r27	; 0x23
		}

		/* Absolute time ticks */
		wakeTime += pushTime;
   1dc64:	28 a1       	ldd	r18, Y+32	; 0x20
   1dc66:	39 a1       	ldd	r19, Y+33	; 0x21
   1dc68:	4a a1       	ldd	r20, Y+34	; 0x22
   1dc6a:	5b a1       	ldd	r21, Y+35	; 0x23
   1dc6c:	8d 85       	ldd	r24, Y+13	; 0x0d
   1dc6e:	9e 85       	ldd	r25, Y+14	; 0x0e
   1dc70:	af 85       	ldd	r26, Y+15	; 0x0f
   1dc72:	b8 89       	ldd	r27, Y+16	; 0x10
   1dc74:	82 0f       	add	r24, r18
   1dc76:	93 1f       	adc	r25, r19
   1dc78:	a4 1f       	adc	r26, r20
   1dc7a:	b5 1f       	adc	r27, r21
   1dc7c:	88 a3       	std	Y+32, r24	; 0x20
   1dc7e:	99 a3       	std	Y+33, r25	; 0x21
   1dc80:	aa a3       	std	Y+34, r26	; 0x22
   1dc82:	bb a3       	std	Y+35, r27	; 0x23
	}

	/* Lock access to the scheduler entries */
	if (!sched_getLock(&g_sched_lock)) {
   1dc84:	83 eb       	ldi	r24, 0xB3	; 179
   1dc86:	99 e2       	ldi	r25, 0x29	; 41
   1dc88:	d3 de       	rcall	.-602    	; 0x1da30 <sched_getLock>
   1dc8a:	98 2f       	mov	r25, r24
   1dc8c:	81 e0       	ldi	r24, 0x01	; 1
   1dc8e:	89 27       	eor	r24, r25
   1dc90:	88 23       	and	r24, r24
   1dc92:	29 f1       	breq	.+74     	; 0x1dcde <sched_push+0x1a6>
		/* Push entry to the stack due to blocked access */
		if (!fifo_is_full(&g_fifo_sched_desc)) {
   1dc94:	8b e5       	ldi	r24, 0x5B	; 91
   1dc96:	91 e3       	ldi	r25, 0x31	; 49
   1dc98:	0e 94 a5 cf 	call	0x19f4a	; 0x19f4a <fifo_is_full>
   1dc9c:	98 2f       	mov	r25, r24
   1dc9e:	81 e0       	ldi	r24, 0x01	; 1
   1dca0:	89 27       	eor	r24, r25
   1dca2:	88 23       	and	r24, r24
   1dca4:	09 f4       	brne	.+2      	; 0x1dca8 <sched_push+0x170>
   1dca6:	03 c2       	rjmp	.+1030   	; 0x1e0ae <sched_push+0x576>
			irqflags_t flags = cpu_irq_save();
   1dca8:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1dcac:	8d 8b       	std	Y+21, r24	; 0x15
			fifo_push_uint32(&g_fifo_sched_desc, wakeTime);
   1dcae:	88 a1       	ldd	r24, Y+32	; 0x20
   1dcb0:	99 a1       	ldd	r25, Y+33	; 0x21
   1dcb2:	aa a1       	ldd	r26, Y+34	; 0x22
   1dcb4:	bb a1       	ldd	r27, Y+35	; 0x23
   1dcb6:	ac 01       	movw	r20, r24
   1dcb8:	bd 01       	movw	r22, r26
   1dcba:	8b e5       	ldi	r24, 0x5B	; 91
   1dcbc:	91 e3       	ldi	r25, 0x31	; 49
   1dcbe:	0e 94 be cf 	call	0x19f7c	; 0x19f7c <fifo_push_uint32>
			fifo_push_uint32(&g_fifo_sched_desc, sfCb);
   1dcc2:	89 89       	ldd	r24, Y+17	; 0x11
   1dcc4:	9a 89       	ldd	r25, Y+18	; 0x12
   1dcc6:	ab 89       	ldd	r26, Y+19	; 0x13
   1dcc8:	bc 89       	ldd	r27, Y+20	; 0x14
   1dcca:	ac 01       	movw	r20, r24
   1dccc:	bd 01       	movw	r22, r26
   1dcce:	8b e5       	ldi	r24, 0x5B	; 91
   1dcd0:	91 e3       	ldi	r25, 0x31	; 49
   1dcd2:	0e 94 be cf 	call	0x19f7c	; 0x19f7c <fifo_push_uint32>
			cpu_irq_restore(flags);
   1dcd6:	8d 89       	ldd	r24, Y+21	; 0x15
   1dcd8:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
		}
		return;
   1dcdc:	e8 c1       	rjmp	.+976    	; 0x1e0ae <sched_push+0x576>

// -- single entry section for g_sched_data[] / g_sched_sort[]
// v

	/* Get next free slot */
	bool dataEntryStored = false;
   1dcde:	1d 82       	std	Y+5, r1	; 0x05
	uint8_t slot = 0;
   1dce0:	1e 82       	std	Y+6, r1	; 0x06

	for (int idx = 0; idx < C_SCH_SLOT_CNT; ++idx) {
   1dce2:	1f 82       	std	Y+7, r1	; 0x07
   1dce4:	18 86       	std	Y+8, r1	; 0x08
   1dce6:	a6 c0       	rjmp	.+332    	; 0x1de34 <sched_push+0x2fc>
		if (!(g_sched_data[idx].occupied)) {
   1dce8:	2f 81       	ldd	r18, Y+7	; 0x07
   1dcea:	38 85       	ldd	r19, Y+8	; 0x08
   1dcec:	c9 01       	movw	r24, r18
   1dcee:	88 0f       	add	r24, r24
   1dcf0:	99 1f       	adc	r25, r25
   1dcf2:	88 0f       	add	r24, r24
   1dcf4:	99 1f       	adc	r25, r25
   1dcf6:	88 0f       	add	r24, r24
   1dcf8:	99 1f       	adc	r25, r25
   1dcfa:	82 1b       	sub	r24, r18
   1dcfc:	93 0b       	sbc	r25, r19
   1dcfe:	82 54       	subi	r24, 0x42	; 66
   1dd00:	96 4d       	sbci	r25, 0xD6	; 214
   1dd02:	fc 01       	movw	r30, r24
   1dd04:	80 81       	ld	r24, Z
   1dd06:	81 70       	andi	r24, 0x01	; 1
   1dd08:	88 23       	and	r24, r24
   1dd0a:	09 f0       	breq	.+2      	; 0x1dd0e <sched_push+0x1d6>
   1dd0c:	8e c0       	rjmp	.+284    	; 0x1de2a <sched_push+0x2f2>
			g_sched_data[idx].occupied	= true;
   1dd0e:	2f 81       	ldd	r18, Y+7	; 0x07
   1dd10:	38 85       	ldd	r19, Y+8	; 0x08
   1dd12:	c9 01       	movw	r24, r18
   1dd14:	88 0f       	add	r24, r24
   1dd16:	99 1f       	adc	r25, r25
   1dd18:	88 0f       	add	r24, r24
   1dd1a:	99 1f       	adc	r25, r25
   1dd1c:	88 0f       	add	r24, r24
   1dd1e:	99 1f       	adc	r25, r25
   1dd20:	82 1b       	sub	r24, r18
   1dd22:	93 0b       	sbc	r25, r19
   1dd24:	82 54       	subi	r24, 0x42	; 66
   1dd26:	96 4d       	sbci	r25, 0xD6	; 214
   1dd28:	fc 01       	movw	r30, r24
   1dd2a:	20 81       	ld	r18, Z
   1dd2c:	21 60       	ori	r18, 0x01	; 1
   1dd2e:	fc 01       	movw	r30, r24
   1dd30:	20 83       	st	Z, r18
			g_sched_data[idx].callback	= cb;
   1dd32:	2f 81       	ldd	r18, Y+7	; 0x07
   1dd34:	38 85       	ldd	r19, Y+8	; 0x08
   1dd36:	c9 01       	movw	r24, r18
   1dd38:	88 0f       	add	r24, r24
   1dd3a:	99 1f       	adc	r25, r25
   1dd3c:	88 0f       	add	r24, r24
   1dd3e:	99 1f       	adc	r25, r25
   1dd40:	88 0f       	add	r24, r24
   1dd42:	99 1f       	adc	r25, r25
   1dd44:	82 1b       	sub	r24, r18
   1dd46:	93 0b       	sbc	r25, r19
   1dd48:	84 54       	subi	r24, 0x44	; 68
   1dd4a:	96 4d       	sbci	r25, 0xD6	; 214
   1dd4c:	2d 8d       	ldd	r18, Y+29	; 0x1d
   1dd4e:	3e 8d       	ldd	r19, Y+30	; 0x1e
   1dd50:	fc 01       	movw	r30, r24
   1dd52:	20 83       	st	Z, r18
   1dd54:	31 83       	std	Z+1, r19	; 0x01
			g_sched_data[idx].cbType	= cbType & 0x03;
   1dd56:	8f 8d       	ldd	r24, Y+31	; 0x1f
   1dd58:	48 2f       	mov	r20, r24
   1dd5a:	43 70       	andi	r20, 0x03	; 3
   1dd5c:	2f 81       	ldd	r18, Y+7	; 0x07
   1dd5e:	38 85       	ldd	r19, Y+8	; 0x08
   1dd60:	c9 01       	movw	r24, r18
   1dd62:	88 0f       	add	r24, r24
   1dd64:	99 1f       	adc	r25, r25
   1dd66:	88 0f       	add	r24, r24
   1dd68:	99 1f       	adc	r25, r25
   1dd6a:	88 0f       	add	r24, r24
   1dd6c:	99 1f       	adc	r25, r25
   1dd6e:	82 1b       	sub	r24, r18
   1dd70:	93 0b       	sbc	r25, r19
   1dd72:	82 54       	subi	r24, 0x42	; 66
   1dd74:	96 4d       	sbci	r25, 0xD6	; 214
   1dd76:	24 2f       	mov	r18, r20
   1dd78:	23 70       	andi	r18, 0x03	; 3
   1dd7a:	22 0f       	add	r18, r18
   1dd7c:	22 0f       	add	r18, r18
   1dd7e:	22 0f       	add	r18, r18
   1dd80:	fc 01       	movw	r30, r24
   1dd82:	30 81       	ld	r19, Z
   1dd84:	37 7e       	andi	r19, 0xE7	; 231
   1dd86:	23 2b       	or	r18, r19
   1dd88:	fc 01       	movw	r30, r24
   1dd8a:	20 83       	st	Z, r18
			g_sched_data[idx].isIntDis	= (isIntDis ?  1 : 0);
   1dd8c:	8d a1       	ldd	r24, Y+37	; 0x25
   1dd8e:	48 2f       	mov	r20, r24
   1dd90:	41 70       	andi	r20, 0x01	; 1
   1dd92:	2f 81       	ldd	r18, Y+7	; 0x07
   1dd94:	38 85       	ldd	r19, Y+8	; 0x08
   1dd96:	c9 01       	movw	r24, r18
   1dd98:	88 0f       	add	r24, r24
   1dd9a:	99 1f       	adc	r25, r25
   1dd9c:	88 0f       	add	r24, r24
   1dd9e:	99 1f       	adc	r25, r25
   1dda0:	88 0f       	add	r24, r24
   1dda2:	99 1f       	adc	r25, r25
   1dda4:	82 1b       	sub	r24, r18
   1dda6:	93 0b       	sbc	r25, r19
   1dda8:	82 54       	subi	r24, 0x42	; 66
   1ddaa:	96 4d       	sbci	r25, 0xD6	; 214
   1ddac:	24 2f       	mov	r18, r20
   1ddae:	21 70       	andi	r18, 0x01	; 1
   1ddb0:	22 0f       	add	r18, r18
   1ddb2:	fc 01       	movw	r30, r24
   1ddb4:	30 81       	ld	r19, Z
   1ddb6:	3d 7f       	andi	r19, 0xFD	; 253
   1ddb8:	23 2b       	or	r18, r19
   1ddba:	fc 01       	movw	r30, r24
   1ddbc:	20 83       	st	Z, r18
			g_sched_data[idx].isSync	= (isSync	?  1 : 0);
   1ddbe:	8e a1       	ldd	r24, Y+38	; 0x26
   1ddc0:	48 2f       	mov	r20, r24
   1ddc2:	41 70       	andi	r20, 0x01	; 1
   1ddc4:	2f 81       	ldd	r18, Y+7	; 0x07
   1ddc6:	38 85       	ldd	r19, Y+8	; 0x08
   1ddc8:	c9 01       	movw	r24, r18
   1ddca:	88 0f       	add	r24, r24
   1ddcc:	99 1f       	adc	r25, r25
   1ddce:	88 0f       	add	r24, r24
   1ddd0:	99 1f       	adc	r25, r25
   1ddd2:	88 0f       	add	r24, r24
   1ddd4:	99 1f       	adc	r25, r25
   1ddd6:	82 1b       	sub	r24, r18
   1ddd8:	93 0b       	sbc	r25, r19
   1ddda:	82 54       	subi	r24, 0x42	; 66
   1dddc:	96 4d       	sbci	r25, 0xD6	; 214
   1ddde:	24 2f       	mov	r18, r20
   1dde0:	21 70       	andi	r18, 0x01	; 1
   1dde2:	22 0f       	add	r18, r18
   1dde4:	22 0f       	add	r18, r18
   1dde6:	fc 01       	movw	r30, r24
   1dde8:	30 81       	ld	r19, Z
   1ddea:	3b 7f       	andi	r19, 0xFB	; 251
   1ddec:	23 2b       	or	r18, r19
   1ddee:	fc 01       	movw	r30, r24
   1ddf0:	20 83       	st	Z, r18
			g_sched_data[idx].wakeTime	= wakeTime;
   1ddf2:	88 a1       	ldd	r24, Y+32	; 0x20
   1ddf4:	99 a1       	ldd	r25, Y+33	; 0x21
   1ddf6:	aa a1       	ldd	r26, Y+34	; 0x22
   1ddf8:	bb a1       	ldd	r27, Y+35	; 0x23
   1ddfa:	4f 81       	ldd	r20, Y+7	; 0x07
   1ddfc:	58 85       	ldd	r21, Y+8	; 0x08
   1ddfe:	9a 01       	movw	r18, r20
   1de00:	22 0f       	add	r18, r18
   1de02:	33 1f       	adc	r19, r19
   1de04:	22 0f       	add	r18, r18
   1de06:	33 1f       	adc	r19, r19
   1de08:	22 0f       	add	r18, r18
   1de0a:	33 1f       	adc	r19, r19
   1de0c:	24 1b       	sub	r18, r20
   1de0e:	35 0b       	sbc	r19, r21
   1de10:	28 54       	subi	r18, 0x48	; 72
   1de12:	36 4d       	sbci	r19, 0xD6	; 214
   1de14:	f9 01       	movw	r30, r18
   1de16:	80 83       	st	Z, r24
   1de18:	91 83       	std	Z+1, r25	; 0x01
   1de1a:	a2 83       	std	Z+2, r26	; 0x02
   1de1c:	b3 83       	std	Z+3, r27	; 0x03
			slot = idx + 1;
   1de1e:	8f 81       	ldd	r24, Y+7	; 0x07
   1de20:	8f 5f       	subi	r24, 0xFF	; 255
   1de22:	8e 83       	std	Y+6, r24	; 0x06
			dataEntryStored = true;
   1de24:	81 e0       	ldi	r24, 0x01	; 1
   1de26:	8d 83       	std	Y+5, r24	; 0x05
			break;
   1de28:	0a c0       	rjmp	.+20     	; 0x1de3e <sched_push+0x306>

	/* Get next free slot */
	bool dataEntryStored = false;
	uint8_t slot = 0;

	for (int idx = 0; idx < C_SCH_SLOT_CNT; ++idx) {
   1de2a:	8f 81       	ldd	r24, Y+7	; 0x07
   1de2c:	98 85       	ldd	r25, Y+8	; 0x08
   1de2e:	01 96       	adiw	r24, 0x01	; 1
   1de30:	8f 83       	std	Y+7, r24	; 0x07
   1de32:	98 87       	std	Y+8, r25	; 0x08
   1de34:	8f 81       	ldd	r24, Y+7	; 0x07
   1de36:	98 85       	ldd	r25, Y+8	; 0x08
   1de38:	80 97       	sbiw	r24, 0x20	; 32
   1de3a:	0c f4       	brge	.+2      	; 0x1de3e <sched_push+0x306>
   1de3c:	55 cf       	rjmp	.-342    	; 0x1dce8 <sched_push+0x1b0>
			dataEntryStored = true;
			break;
		}
	}

	if (!dataEntryStored) {
   1de3e:	9d 81       	ldd	r25, Y+5	; 0x05
   1de40:	81 e0       	ldi	r24, 0x01	; 1
   1de42:	89 27       	eor	r24, r25
   1de44:	88 23       	and	r24, r24
   1de46:	09 f0       	breq	.+2      	; 0x1de4a <sched_push+0x312>
   1de48:	94 c0       	rjmp	.+296    	; 0x1df72 <sched_push+0x43a>
		goto sched_push_out;  // should not happen
	}

	/* Bind to sort list */
	for (int pos = 0; pos < C_SCH_SLOT_CNT; ++pos) {
   1de4a:	19 86       	std	Y+9, r1	; 0x09
   1de4c:	1a 86       	std	Y+10, r1	; 0x0a
   1de4e:	70 c0       	rjmp	.+224    	; 0x1df30 <sched_push+0x3f8>
		uint8_t idx = g_sched_sort[pos];
   1de50:	89 85       	ldd	r24, Y+9	; 0x09
   1de52:	9a 85       	ldd	r25, Y+10	; 0x0a
   1de54:	88 56       	subi	r24, 0x68	; 104
   1de56:	95 4d       	sbci	r25, 0xD5	; 213
   1de58:	fc 01       	movw	r30, r24
   1de5a:	80 81       	ld	r24, Z
   1de5c:	8e 8b       	std	Y+22, r24	; 0x16
		if (!idx) {
   1de5e:	8e 89       	ldd	r24, Y+22	; 0x16
   1de60:	88 23       	and	r24, r24
   1de62:	41 f4       	brne	.+16     	; 0x1de74 <sched_push+0x33c>
			/* Fill in after last entry */
			g_sched_sort[pos] = slot;
   1de64:	89 85       	ldd	r24, Y+9	; 0x09
   1de66:	9a 85       	ldd	r25, Y+10	; 0x0a
   1de68:	88 56       	subi	r24, 0x68	; 104
   1de6a:	95 4d       	sbci	r25, 0xD5	; 213
   1de6c:	2e 81       	ldd	r18, Y+6	; 0x06
   1de6e:	fc 01       	movw	r30, r24
   1de70:	20 83       	st	Z, r18
			break;
   1de72:	63 c0       	rjmp	.+198    	; 0x1df3a <sched_push+0x402>
		}
		--idx;
   1de74:	8e 89       	ldd	r24, Y+22	; 0x16
   1de76:	81 50       	subi	r24, 0x01	; 1
   1de78:	8e 8b       	std	Y+22, r24	; 0x16

		/* Place new item in front of that entry */
		if (g_sched_data[idx].occupied && (wakeTime < g_sched_data[idx].wakeTime)) {
   1de7a:	8e 89       	ldd	r24, Y+22	; 0x16
   1de7c:	28 2f       	mov	r18, r24
   1de7e:	30 e0       	ldi	r19, 0x00	; 0
   1de80:	c9 01       	movw	r24, r18
   1de82:	88 0f       	add	r24, r24
   1de84:	99 1f       	adc	r25, r25
   1de86:	88 0f       	add	r24, r24
   1de88:	99 1f       	adc	r25, r25
   1de8a:	88 0f       	add	r24, r24
   1de8c:	99 1f       	adc	r25, r25
   1de8e:	82 1b       	sub	r24, r18
   1de90:	93 0b       	sbc	r25, r19
   1de92:	82 54       	subi	r24, 0x42	; 66
   1de94:	96 4d       	sbci	r25, 0xD6	; 214
   1de96:	fc 01       	movw	r30, r24
   1de98:	80 81       	ld	r24, Z
   1de9a:	81 70       	andi	r24, 0x01	; 1
   1de9c:	88 23       	and	r24, r24
   1de9e:	09 f4       	brne	.+2      	; 0x1dea2 <sched_push+0x36a>
   1dea0:	42 c0       	rjmp	.+132    	; 0x1df26 <sched_push+0x3ee>
   1dea2:	8e 89       	ldd	r24, Y+22	; 0x16
   1dea4:	28 2f       	mov	r18, r24
   1dea6:	30 e0       	ldi	r19, 0x00	; 0
   1dea8:	c9 01       	movw	r24, r18
   1deaa:	88 0f       	add	r24, r24
   1deac:	99 1f       	adc	r25, r25
   1deae:	88 0f       	add	r24, r24
   1deb0:	99 1f       	adc	r25, r25
   1deb2:	88 0f       	add	r24, r24
   1deb4:	99 1f       	adc	r25, r25
   1deb6:	82 1b       	sub	r24, r18
   1deb8:	93 0b       	sbc	r25, r19
   1deba:	88 54       	subi	r24, 0x48	; 72
   1debc:	96 4d       	sbci	r25, 0xD6	; 214
   1debe:	fc 01       	movw	r30, r24
   1dec0:	20 81       	ld	r18, Z
   1dec2:	31 81       	ldd	r19, Z+1	; 0x01
   1dec4:	42 81       	ldd	r20, Z+2	; 0x02
   1dec6:	53 81       	ldd	r21, Z+3	; 0x03
   1dec8:	88 a1       	ldd	r24, Y+32	; 0x20
   1deca:	99 a1       	ldd	r25, Y+33	; 0x21
   1decc:	aa a1       	ldd	r26, Y+34	; 0x22
   1dece:	bb a1       	ldd	r27, Y+35	; 0x23
   1ded0:	82 17       	cp	r24, r18
   1ded2:	93 07       	cpc	r25, r19
   1ded4:	a4 07       	cpc	r26, r20
   1ded6:	b5 07       	cpc	r27, r21
   1ded8:	30 f5       	brcc	.+76     	; 0x1df26 <sched_push+0x3ee>
			/* Move all entries of position list one up to give space for our new entry */
			for (int mvidx = C_SCH_SLOT_CNT - 2; pos <= mvidx; --mvidx) {
   1deda:	8e e1       	ldi	r24, 0x1E	; 30
   1dedc:	90 e0       	ldi	r25, 0x00	; 0
   1dede:	8b 87       	std	Y+11, r24	; 0x0b
   1dee0:	9c 87       	std	Y+12, r25	; 0x0c
   1dee2:	12 c0       	rjmp	.+36     	; 0x1df08 <sched_push+0x3d0>
				g_sched_sort[mvidx + 1] = g_sched_sort[mvidx];
   1dee4:	8b 85       	ldd	r24, Y+11	; 0x0b
   1dee6:	9c 85       	ldd	r25, Y+12	; 0x0c
   1dee8:	01 96       	adiw	r24, 0x01	; 1
   1deea:	2b 85       	ldd	r18, Y+11	; 0x0b
   1deec:	3c 85       	ldd	r19, Y+12	; 0x0c
   1deee:	28 56       	subi	r18, 0x68	; 104
   1def0:	35 4d       	sbci	r19, 0xD5	; 213
   1def2:	f9 01       	movw	r30, r18
   1def4:	20 81       	ld	r18, Z
   1def6:	88 56       	subi	r24, 0x68	; 104
   1def8:	95 4d       	sbci	r25, 0xD5	; 213
   1defa:	fc 01       	movw	r30, r24
   1defc:	20 83       	st	Z, r18
		--idx;

		/* Place new item in front of that entry */
		if (g_sched_data[idx].occupied && (wakeTime < g_sched_data[idx].wakeTime)) {
			/* Move all entries of position list one up to give space for our new entry */
			for (int mvidx = C_SCH_SLOT_CNT - 2; pos <= mvidx; --mvidx) {
   1defe:	8b 85       	ldd	r24, Y+11	; 0x0b
   1df00:	9c 85       	ldd	r25, Y+12	; 0x0c
   1df02:	01 97       	sbiw	r24, 0x01	; 1
   1df04:	8b 87       	std	Y+11, r24	; 0x0b
   1df06:	9c 87       	std	Y+12, r25	; 0x0c
   1df08:	29 85       	ldd	r18, Y+9	; 0x09
   1df0a:	3a 85       	ldd	r19, Y+10	; 0x0a
   1df0c:	8b 85       	ldd	r24, Y+11	; 0x0b
   1df0e:	9c 85       	ldd	r25, Y+12	; 0x0c
   1df10:	82 17       	cp	r24, r18
   1df12:	93 07       	cpc	r25, r19
   1df14:	3c f7       	brge	.-50     	; 0x1dee4 <sched_push+0x3ac>
				g_sched_sort[mvidx + 1] = g_sched_sort[mvidx];
			}

			/* Fill in new item */
			g_sched_sort[pos] = slot;
   1df16:	89 85       	ldd	r24, Y+9	; 0x09
   1df18:	9a 85       	ldd	r25, Y+10	; 0x0a
   1df1a:	88 56       	subi	r24, 0x68	; 104
   1df1c:	95 4d       	sbci	r25, 0xD5	; 213
   1df1e:	2e 81       	ldd	r18, Y+6	; 0x06
   1df20:	fc 01       	movw	r30, r24
   1df22:	20 83       	st	Z, r18
			break;
   1df24:	0a c0       	rjmp	.+20     	; 0x1df3a <sched_push+0x402>
	if (!dataEntryStored) {
		goto sched_push_out;  // should not happen
	}

	/* Bind to sort list */
	for (int pos = 0; pos < C_SCH_SLOT_CNT; ++pos) {
   1df26:	89 85       	ldd	r24, Y+9	; 0x09
   1df28:	9a 85       	ldd	r25, Y+10	; 0x0a
   1df2a:	01 96       	adiw	r24, 0x01	; 1
   1df2c:	89 87       	std	Y+9, r24	; 0x09
   1df2e:	9a 87       	std	Y+10, r25	; 0x0a
   1df30:	89 85       	ldd	r24, Y+9	; 0x09
   1df32:	9a 85       	ldd	r25, Y+10	; 0x0a
   1df34:	80 97       	sbiw	r24, 0x20	; 32
   1df36:	0c f4       	brge	.+2      	; 0x1df3a <sched_push+0x402>
   1df38:	8b cf       	rjmp	.-234    	; 0x1de50 <sched_push+0x318>
			break;
		}
	}

	/* Get next time for wake-up */
	alarmTime = g_sched_data[g_sched_sort[0] - 1].wakeTime;
   1df3a:	80 91 98 2a 	lds	r24, 0x2A98	; 0x802a98 <g_sched_sort>
   1df3e:	88 2f       	mov	r24, r24
   1df40:	90 e0       	ldi	r25, 0x00	; 0
   1df42:	9c 01       	movw	r18, r24
   1df44:	21 50       	subi	r18, 0x01	; 1
   1df46:	31 09       	sbc	r19, r1
   1df48:	c9 01       	movw	r24, r18
   1df4a:	88 0f       	add	r24, r24
   1df4c:	99 1f       	adc	r25, r25
   1df4e:	88 0f       	add	r24, r24
   1df50:	99 1f       	adc	r25, r25
   1df52:	88 0f       	add	r24, r24
   1df54:	99 1f       	adc	r25, r25
   1df56:	82 1b       	sub	r24, r18
   1df58:	93 0b       	sbc	r25, r19
   1df5a:	88 54       	subi	r24, 0x48	; 72
   1df5c:	96 4d       	sbci	r25, 0xD6	; 214
   1df5e:	fc 01       	movw	r30, r24
   1df60:	80 81       	ld	r24, Z
   1df62:	91 81       	ldd	r25, Z+1	; 0x01
   1df64:	a2 81       	ldd	r26, Z+2	; 0x02
   1df66:	b3 81       	ldd	r27, Z+3	; 0x03
   1df68:	89 83       	std	Y+1, r24	; 0x01
   1df6a:	9a 83       	std	Y+2, r25	; 0x02
   1df6c:	ab 83       	std	Y+3, r26	; 0x03
   1df6e:	bc 83       	std	Y+4, r27	; 0x04
   1df70:	01 c0       	rjmp	.+2      	; 0x1df74 <sched_push+0x43c>
			break;
		}
	}

	if (!dataEntryStored) {
		goto sched_push_out;  // should not happen
   1df72:	00 00       	nop

// ^
// -- single entry section for g_sched_data[] / g_sched_sort[]

	/* Release lock */
	sched_freeLock(&g_sched_lock);
   1df74:	83 eb       	ldi	r24, 0xB3	; 179
   1df76:	99 e2       	ldi	r25, 0x29	; 41
   1df78:	83 dd       	rcall	.-1274   	; 0x1da80 <sched_freeLock>

	/* Pop back all FIFO entries */
	while (!fifo_is_empty(&g_fifo_sched_desc)) {
   1df7a:	7f c0       	rjmp	.+254    	; 0x1e07a <sched_push+0x542>
		uint32_t sfCb = 0UL;
   1df7c:	19 8e       	std	Y+25, r1	; 0x19
   1df7e:	1a 8e       	std	Y+26, r1	; 0x1a
   1df80:	1b 8e       	std	Y+27, r1	; 0x1b
   1df82:	1c 8e       	std	Y+28, r1	; 0x1c
		wakeTime = 0UL;
   1df84:	18 a2       	std	Y+32, r1	; 0x20
   1df86:	19 a2       	std	Y+33, r1	; 0x21
   1df88:	1a a2       	std	Y+34, r1	; 0x22
   1df8a:	1b a2       	std	Y+35, r1	; 0x23

		/* Get next entries */
		{
			irqflags_t flags = cpu_irq_save();
   1df8c:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1df90:	8f 8b       	std	Y+23, r24	; 0x17
			fifo_pull_uint32(&g_fifo_sched_desc, &wakeTime);
   1df92:	ce 01       	movw	r24, r28
   1df94:	80 96       	adiw	r24, 0x20	; 32
   1df96:	bc 01       	movw	r22, r24
   1df98:	8b e5       	ldi	r24, 0x5B	; 91
   1df9a:	91 e3       	ldi	r25, 0x31	; 49
   1df9c:	0e 94 0c d0 	call	0x1a018	; 0x1a018 <fifo_pull_uint32>
			fifo_pull_uint32(&g_fifo_sched_desc, &sfCb);
   1dfa0:	ce 01       	movw	r24, r28
   1dfa2:	49 96       	adiw	r24, 0x19	; 25
   1dfa4:	bc 01       	movw	r22, r24
   1dfa6:	8b e5       	ldi	r24, 0x5B	; 91
   1dfa8:	91 e3       	ldi	r25, 0x31	; 49
   1dfaa:	0e 94 0c d0 	call	0x1a018	; 0x1a018 <fifo_pull_uint32>
			cpu_irq_restore(flags);
   1dfae:	8f 89       	ldd	r24, Y+23	; 0x17
   1dfb0:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
		}

		/* FIFO check */
		if ((sfCb & 0x0f000000UL) != 0x0f000000UL) {
   1dfb4:	89 8d       	ldd	r24, Y+25	; 0x19
   1dfb6:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1dfb8:	ab 8d       	ldd	r26, Y+27	; 0x1b
   1dfba:	bc 8d       	ldd	r27, Y+28	; 0x1c
   1dfbc:	88 27       	eor	r24, r24
   1dfbe:	99 27       	eor	r25, r25
   1dfc0:	aa 27       	eor	r26, r26
   1dfc2:	bf 70       	andi	r27, 0x0F	; 15
   1dfc4:	00 97       	sbiw	r24, 0x00	; 0
   1dfc6:	a1 05       	cpc	r26, r1
   1dfc8:	bf 40       	sbci	r27, 0x0F	; 15
   1dfca:	d9 f0       	breq	.+54     	; 0x1e002 <sched_push+0x4ca>
			/* Signature not found - clear all entries to synchronize again */
			irqflags_t flags = cpu_irq_save();
   1dfcc:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1dfd0:	88 8f       	std	Y+24, r24	; 0x18
			while (!fifo_is_empty(&g_fifo_sched_desc)) {
   1dfd2:	07 c0       	rjmp	.+14     	; 0x1dfe2 <sched_push+0x4aa>
				fifo_pull_uint32(&g_fifo_sched_desc, &sfCb);
   1dfd4:	ce 01       	movw	r24, r28
   1dfd6:	49 96       	adiw	r24, 0x19	; 25
   1dfd8:	bc 01       	movw	r22, r24
   1dfda:	8b e5       	ldi	r24, 0x5B	; 91
   1dfdc:	91 e3       	ldi	r25, 0x31	; 49
   1dfde:	0e 94 0c d0 	call	0x1a018	; 0x1a018 <fifo_pull_uint32>

		/* FIFO check */
		if ((sfCb & 0x0f000000UL) != 0x0f000000UL) {
			/* Signature not found - clear all entries to synchronize again */
			irqflags_t flags = cpu_irq_save();
			while (!fifo_is_empty(&g_fifo_sched_desc)) {
   1dfe2:	8b e5       	ldi	r24, 0x5B	; 91
   1dfe4:	91 e3       	ldi	r25, 0x31	; 49
   1dfe6:	0e 94 8c cf 	call	0x19f18	; 0x19f18 <fifo_is_empty>
   1dfea:	98 2f       	mov	r25, r24
   1dfec:	81 e0       	ldi	r24, 0x01	; 1
   1dfee:	89 27       	eor	r24, r25
   1dff0:	88 23       	and	r24, r24
   1dff2:	81 f7       	brne	.-32     	; 0x1dfd4 <sched_push+0x49c>
				fifo_pull_uint32(&g_fifo_sched_desc, &sfCb);
			}
			sfCb = 0UL;
   1dff4:	19 8e       	std	Y+25, r1	; 0x19
   1dff6:	1a 8e       	std	Y+26, r1	; 0x1a
   1dff8:	1b 8e       	std	Y+27, r1	; 0x1b
   1dffa:	1c 8e       	std	Y+28, r1	; 0x1c
			cpu_irq_restore(flags);
   1dffc:	88 8d       	ldd	r24, Y+24	; 0x18
   1dffe:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
		}

		if ((sfCb & 0x0000ffffUL) && wakeTime) {
   1e002:	89 8d       	ldd	r24, Y+25	; 0x19
   1e004:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1e006:	ab 8d       	ldd	r26, Y+27	; 0x1b
   1e008:	bc 8d       	ldd	r27, Y+28	; 0x1c
   1e00a:	aa 27       	eor	r26, r26
   1e00c:	bb 27       	eor	r27, r27
   1e00e:	89 2b       	or	r24, r25
   1e010:	8a 2b       	or	r24, r26
   1e012:	8b 2b       	or	r24, r27
   1e014:	91 f1       	breq	.+100    	; 0x1e07a <sched_push+0x542>
   1e016:	88 a1       	ldd	r24, Y+32	; 0x20
   1e018:	99 a1       	ldd	r25, Y+33	; 0x21
   1e01a:	aa a1       	ldd	r26, Y+34	; 0x22
   1e01c:	bb a1       	ldd	r27, Y+35	; 0x23
   1e01e:	89 2b       	or	r24, r25
   1e020:	8a 2b       	or	r24, r26
   1e022:	8b 2b       	or	r24, r27
   1e024:	51 f1       	breq	.+84     	; 0x1e07a <sched_push+0x542>
			sched_push((void*)(uint16_t)(sfCb & 0x0000ffffUL), ((sfCb & 0x00030000) >> 24), wakeTime, false, (sfCb & 0x80000000UL ?  true : false), (sfCb & 0x40000000UL ?  true : false));
   1e026:	89 8d       	ldd	r24, Y+25	; 0x19
   1e028:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1e02a:	ab 8d       	ldd	r26, Y+27	; 0x1b
   1e02c:	bc 8d       	ldd	r27, Y+28	; 0x1c
   1e02e:	88 27       	eor	r24, r24
   1e030:	99 27       	eor	r25, r25
   1e032:	aa 27       	eor	r26, r26
   1e034:	b0 74       	andi	r27, 0x40	; 64
   1e036:	61 e0       	ldi	r22, 0x01	; 1
   1e038:	89 2b       	or	r24, r25
   1e03a:	8a 2b       	or	r24, r26
   1e03c:	8b 2b       	or	r24, r27
   1e03e:	09 f4       	brne	.+2      	; 0x1e042 <sched_push+0x50a>
   1e040:	60 e0       	ldi	r22, 0x00	; 0
   1e042:	89 8d       	ldd	r24, Y+25	; 0x19
   1e044:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1e046:	ab 8d       	ldd	r26, Y+27	; 0x1b
   1e048:	bc 8d       	ldd	r27, Y+28	; 0x1c
   1e04a:	88 27       	eor	r24, r24
   1e04c:	b7 fd       	sbrc	r27, 7
   1e04e:	83 95       	inc	r24
   1e050:	99 27       	eor	r25, r25
   1e052:	aa 27       	eor	r26, r26
   1e054:	bb 27       	eor	r27, r27
   1e056:	78 2f       	mov	r23, r24
   1e058:	88 a1       	ldd	r24, Y+32	; 0x20
   1e05a:	99 a1       	ldd	r25, Y+33	; 0x21
   1e05c:	aa a1       	ldd	r26, Y+34	; 0x22
   1e05e:	bb a1       	ldd	r27, Y+35	; 0x23
   1e060:	29 8d       	ldd	r18, Y+25	; 0x19
   1e062:	3a 8d       	ldd	r19, Y+26	; 0x1a
   1e064:	4b 8d       	ldd	r20, Y+27	; 0x1b
   1e066:	5c 8d       	ldd	r21, Y+28	; 0x1c
   1e068:	f9 01       	movw	r30, r18
   1e06a:	c6 2e       	mov	r12, r22
   1e06c:	e7 2e       	mov	r14, r23
   1e06e:	00 e0       	ldi	r16, 0x00	; 0
   1e070:	9c 01       	movw	r18, r24
   1e072:	ad 01       	movw	r20, r26
   1e074:	60 e0       	ldi	r22, 0x00	; 0
   1e076:	cf 01       	movw	r24, r30
   1e078:	5f dd       	rcall	.-1346   	; 0x1db38 <sched_push>

	/* Release lock */
	sched_freeLock(&g_sched_lock);

	/* Pop back all FIFO entries */
	while (!fifo_is_empty(&g_fifo_sched_desc)) {
   1e07a:	8b e5       	ldi	r24, 0x5B	; 91
   1e07c:	91 e3       	ldi	r25, 0x31	; 49
   1e07e:	0e 94 8c cf 	call	0x19f18	; 0x19f18 <fifo_is_empty>
   1e082:	98 2f       	mov	r25, r24
   1e084:	81 e0       	ldi	r24, 0x01	; 1
   1e086:	89 27       	eor	r24, r25
   1e088:	88 23       	and	r24, r24
   1e08a:	09 f0       	breq	.+2      	; 0x1e08e <sched_push+0x556>
   1e08c:	77 cf       	rjmp	.-274    	; 0x1df7c <sched_push+0x444>
			sched_push((void*)(uint16_t)(sfCb & 0x0000ffffUL), ((sfCb & 0x00030000) >> 24), wakeTime, false, (sfCb & 0x80000000UL ?  true : false), (sfCb & 0x40000000UL ?  true : false));
		}
	}

	/* Set next time to wake up */
	if (alarmTime) {
   1e08e:	89 81       	ldd	r24, Y+1	; 0x01
   1e090:	9a 81       	ldd	r25, Y+2	; 0x02
   1e092:	ab 81       	ldd	r26, Y+3	; 0x03
   1e094:	bc 81       	ldd	r27, Y+4	; 0x04
   1e096:	89 2b       	or	r24, r25
   1e098:	8a 2b       	or	r24, r26
   1e09a:	8b 2b       	or	r24, r27
   1e09c:	49 f0       	breq	.+18     	; 0x1e0b0 <sched_push+0x578>
		sched_set_alarm(alarmTime);
   1e09e:	89 81       	ldd	r24, Y+1	; 0x01
   1e0a0:	9a 81       	ldd	r25, Y+2	; 0x02
   1e0a2:	ab 81       	ldd	r26, Y+3	; 0x03
   1e0a4:	bc 81       	ldd	r27, Y+4	; 0x04
   1e0a6:	bc 01       	movw	r22, r24
   1e0a8:	cd 01       	movw	r24, r26
   1e0aa:	02 dd       	rcall	.-1532   	; 0x1dab0 <sched_set_alarm>
   1e0ac:	01 c0       	rjmp	.+2      	; 0x1e0b0 <sched_push+0x578>
			irqflags_t flags = cpu_irq_save();
			fifo_push_uint32(&g_fifo_sched_desc, wakeTime);
			fifo_push_uint32(&g_fifo_sched_desc, sfCb);
			cpu_irq_restore(flags);
		}
		return;
   1e0ae:	00 00       	nop

	/* Set next time to wake up */
	if (alarmTime) {
		sched_set_alarm(alarmTime);
	}
}
   1e0b0:	a6 96       	adiw	r28, 0x26	; 38
   1e0b2:	cd bf       	out	0x3d, r28	; 61
   1e0b4:	de bf       	out	0x3e, r29	; 62
   1e0b6:	df 91       	pop	r29
   1e0b8:	cf 91       	pop	r28
   1e0ba:	0f 91       	pop	r16
   1e0bc:	ef 90       	pop	r14
   1e0be:	cf 90       	pop	r12
   1e0c0:	08 95       	ret

0001e0c2 <sched_pop>:

void sched_pop(uint32_t wakeNow)
{
   1e0c2:	cf 93       	push	r28
   1e0c4:	df 93       	push	r29
   1e0c6:	cd b7       	in	r28, 0x3d	; 61
   1e0c8:	de b7       	in	r29, 0x3e	; 62
   1e0ca:	65 97       	sbiw	r28, 0x15	; 21
   1e0cc:	cd bf       	out	0x3d, r28	; 61
   1e0ce:	de bf       	out	0x3e, r29	; 62
   1e0d0:	6a 8b       	std	Y+18, r22	; 0x12
   1e0d2:	7b 8b       	std	Y+19, r23	; 0x13
   1e0d4:	8c 8b       	std	Y+20, r24	; 0x14
   1e0d6:	9d 8b       	std	Y+21, r25	; 0x15
	uint32_t alarmTime = 0UL;
   1e0d8:	19 82       	std	Y+1, r1	; 0x01
   1e0da:	1a 82       	std	Y+2, r1	; 0x02
   1e0dc:	1b 82       	std	Y+3, r1	; 0x03
   1e0de:	1c 82       	std	Y+4, r1	; 0x04

	if (!sched_getLock(&g_sched_lock)) {
   1e0e0:	83 eb       	ldi	r24, 0xB3	; 179
   1e0e2:	99 e2       	ldi	r25, 0x29	; 41
   1e0e4:	a5 dc       	rcall	.-1718   	; 0x1da30 <sched_getLock>
   1e0e6:	98 2f       	mov	r25, r24
   1e0e8:	81 e0       	ldi	r24, 0x01	; 1
   1e0ea:	89 27       	eor	r24, r25
   1e0ec:	88 23       	and	r24, r24
   1e0ee:	21 f0       	breq	.+8      	; 0x1e0f8 <sched_pop+0x36>
		/* Locked by another one, sched_pop() later */
		g_sched_pop_again = true;
   1e0f0:	81 e0       	ldi	r24, 0x01	; 1
   1e0f2:	80 93 b7 29 	sts	0x29B7, r24	; 0x8029b7 <g_sched_pop_again>
		return;
   1e0f6:	74 c1       	rjmp	.+744    	; 0x1e3e0 <sched_pop+0x31e>
	}

// -- single entry section for g_sched_data[] / g_sched_sort[]
// v

	uint8_t idx = g_sched_sort[0];
   1e0f8:	80 91 98 2a 	lds	r24, 0x2A98	; 0x802a98 <g_sched_sort>
   1e0fc:	8d 83       	std	Y+5, r24	; 0x05
	if (!idx) {
   1e0fe:	8d 81       	ldd	r24, Y+5	; 0x05
   1e100:	88 23       	and	r24, r24
   1e102:	09 f4       	brne	.+2      	; 0x1e106 <sched_pop+0x44>
   1e104:	47 c1       	rjmp	.+654    	; 0x1e394 <sched_pop+0x2d2>
		/* No jobs at the scheduler */
		goto sched_pop_out;
	}
	if (!(g_sched_data[idx - 1].occupied)) {
   1e106:	8d 81       	ldd	r24, Y+5	; 0x05
   1e108:	88 2f       	mov	r24, r24
   1e10a:	90 e0       	ldi	r25, 0x00	; 0
   1e10c:	9c 01       	movw	r18, r24
   1e10e:	21 50       	subi	r18, 0x01	; 1
   1e110:	31 09       	sbc	r19, r1
   1e112:	c9 01       	movw	r24, r18
   1e114:	88 0f       	add	r24, r24
   1e116:	99 1f       	adc	r25, r25
   1e118:	88 0f       	add	r24, r24
   1e11a:	99 1f       	adc	r25, r25
   1e11c:	88 0f       	add	r24, r24
   1e11e:	99 1f       	adc	r25, r25
   1e120:	82 1b       	sub	r24, r18
   1e122:	93 0b       	sbc	r25, r19
   1e124:	82 54       	subi	r24, 0x42	; 66
   1e126:	96 4d       	sbci	r25, 0xD6	; 214
   1e128:	fc 01       	movw	r30, r24
   1e12a:	80 81       	ld	r24, Z
   1e12c:	81 70       	andi	r24, 0x01	; 1
   1e12e:	88 23       	and	r24, r24
   1e130:	09 f4       	brne	.+2      	; 0x1e134 <sched_pop+0x72>
   1e132:	32 c1       	rjmp	.+612    	; 0x1e398 <sched_pop+0x2d6>
		/* Sanity failed */
		goto sched_pop_out;
	}

	/* Process each entry until the current timestamp */
	alarmTime = g_sched_data[idx - 1].wakeTime;
   1e134:	8d 81       	ldd	r24, Y+5	; 0x05
   1e136:	88 2f       	mov	r24, r24
   1e138:	90 e0       	ldi	r25, 0x00	; 0
   1e13a:	9c 01       	movw	r18, r24
   1e13c:	21 50       	subi	r18, 0x01	; 1
   1e13e:	31 09       	sbc	r19, r1
   1e140:	c9 01       	movw	r24, r18
   1e142:	88 0f       	add	r24, r24
   1e144:	99 1f       	adc	r25, r25
   1e146:	88 0f       	add	r24, r24
   1e148:	99 1f       	adc	r25, r25
   1e14a:	88 0f       	add	r24, r24
   1e14c:	99 1f       	adc	r25, r25
   1e14e:	82 1b       	sub	r24, r18
   1e150:	93 0b       	sbc	r25, r19
   1e152:	88 54       	subi	r24, 0x48	; 72
   1e154:	96 4d       	sbci	r25, 0xD6	; 214
   1e156:	fc 01       	movw	r30, r24
   1e158:	80 81       	ld	r24, Z
   1e15a:	91 81       	ldd	r25, Z+1	; 0x01
   1e15c:	a2 81       	ldd	r26, Z+2	; 0x02
   1e15e:	b3 81       	ldd	r27, Z+3	; 0x03
   1e160:	89 83       	std	Y+1, r24	; 0x01
   1e162:	9a 83       	std	Y+2, r25	; 0x02
   1e164:	ab 83       	std	Y+3, r26	; 0x03
   1e166:	bc 83       	std	Y+4, r27	; 0x04
	while (alarmTime <= rtc_get_time()) {
   1e168:	06 c1       	rjmp	.+524    	; 0x1e376 <sched_pop+0x2b4>
		/* Get callback */
		void* cbVal		= g_sched_data[idx - 1].callback;
   1e16a:	8d 81       	ldd	r24, Y+5	; 0x05
   1e16c:	88 2f       	mov	r24, r24
   1e16e:	90 e0       	ldi	r25, 0x00	; 0
   1e170:	9c 01       	movw	r18, r24
   1e172:	21 50       	subi	r18, 0x01	; 1
   1e174:	31 09       	sbc	r19, r1
   1e176:	c9 01       	movw	r24, r18
   1e178:	88 0f       	add	r24, r24
   1e17a:	99 1f       	adc	r25, r25
   1e17c:	88 0f       	add	r24, r24
   1e17e:	99 1f       	adc	r25, r25
   1e180:	88 0f       	add	r24, r24
   1e182:	99 1f       	adc	r25, r25
   1e184:	82 1b       	sub	r24, r18
   1e186:	93 0b       	sbc	r25, r19
   1e188:	84 54       	subi	r24, 0x44	; 68
   1e18a:	96 4d       	sbci	r25, 0xD6	; 214
   1e18c:	fc 01       	movw	r30, r24
   1e18e:	80 81       	ld	r24, Z
   1e190:	91 81       	ldd	r25, Z+1	; 0x01
   1e192:	88 87       	std	Y+8, r24	; 0x08
   1e194:	99 87       	std	Y+9, r25	; 0x09
		uint8_t cbType	= g_sched_data[idx - 1].cbType;
   1e196:	8d 81       	ldd	r24, Y+5	; 0x05
   1e198:	88 2f       	mov	r24, r24
   1e19a:	90 e0       	ldi	r25, 0x00	; 0
   1e19c:	9c 01       	movw	r18, r24
   1e19e:	21 50       	subi	r18, 0x01	; 1
   1e1a0:	31 09       	sbc	r19, r1
   1e1a2:	c9 01       	movw	r24, r18
   1e1a4:	88 0f       	add	r24, r24
   1e1a6:	99 1f       	adc	r25, r25
   1e1a8:	88 0f       	add	r24, r24
   1e1aa:	99 1f       	adc	r25, r25
   1e1ac:	88 0f       	add	r24, r24
   1e1ae:	99 1f       	adc	r25, r25
   1e1b0:	82 1b       	sub	r24, r18
   1e1b2:	93 0b       	sbc	r25, r19
   1e1b4:	82 54       	subi	r24, 0x42	; 66
   1e1b6:	96 4d       	sbci	r25, 0xD6	; 214
   1e1b8:	fc 01       	movw	r30, r24
   1e1ba:	80 81       	ld	r24, Z
   1e1bc:	86 95       	lsr	r24
   1e1be:	86 95       	lsr	r24
   1e1c0:	86 95       	lsr	r24
   1e1c2:	83 70       	andi	r24, 0x03	; 3
   1e1c4:	8a 87       	std	Y+10, r24	; 0x0a
		bool isIntDis	= g_sched_data[idx - 1].isIntDis;
   1e1c6:	8d 81       	ldd	r24, Y+5	; 0x05
   1e1c8:	88 2f       	mov	r24, r24
   1e1ca:	90 e0       	ldi	r25, 0x00	; 0
   1e1cc:	9c 01       	movw	r18, r24
   1e1ce:	21 50       	subi	r18, 0x01	; 1
   1e1d0:	31 09       	sbc	r19, r1
   1e1d2:	c9 01       	movw	r24, r18
   1e1d4:	88 0f       	add	r24, r24
   1e1d6:	99 1f       	adc	r25, r25
   1e1d8:	88 0f       	add	r24, r24
   1e1da:	99 1f       	adc	r25, r25
   1e1dc:	88 0f       	add	r24, r24
   1e1de:	99 1f       	adc	r25, r25
   1e1e0:	82 1b       	sub	r24, r18
   1e1e2:	93 0b       	sbc	r25, r19
   1e1e4:	82 54       	subi	r24, 0x42	; 66
   1e1e6:	96 4d       	sbci	r25, 0xD6	; 214
   1e1e8:	fc 01       	movw	r30, r24
   1e1ea:	80 81       	ld	r24, Z
   1e1ec:	86 95       	lsr	r24
   1e1ee:	81 70       	andi	r24, 0x01	; 1
   1e1f0:	88 2f       	mov	r24, r24
   1e1f2:	90 e0       	ldi	r25, 0x00	; 0
   1e1f4:	21 e0       	ldi	r18, 0x01	; 1
   1e1f6:	89 2b       	or	r24, r25
   1e1f8:	09 f4       	brne	.+2      	; 0x1e1fc <sched_pop+0x13a>
   1e1fa:	20 e0       	ldi	r18, 0x00	; 0
   1e1fc:	2b 87       	std	Y+11, r18	; 0x0b
		bool isSync		= g_sched_data[idx - 1].isSync;
   1e1fe:	8d 81       	ldd	r24, Y+5	; 0x05
   1e200:	88 2f       	mov	r24, r24
   1e202:	90 e0       	ldi	r25, 0x00	; 0
   1e204:	9c 01       	movw	r18, r24
   1e206:	21 50       	subi	r18, 0x01	; 1
   1e208:	31 09       	sbc	r19, r1
   1e20a:	c9 01       	movw	r24, r18
   1e20c:	88 0f       	add	r24, r24
   1e20e:	99 1f       	adc	r25, r25
   1e210:	88 0f       	add	r24, r24
   1e212:	99 1f       	adc	r25, r25
   1e214:	88 0f       	add	r24, r24
   1e216:	99 1f       	adc	r25, r25
   1e218:	82 1b       	sub	r24, r18
   1e21a:	93 0b       	sbc	r25, r19
   1e21c:	82 54       	subi	r24, 0x42	; 66
   1e21e:	96 4d       	sbci	r25, 0xD6	; 214
   1e220:	fc 01       	movw	r30, r24
   1e222:	80 81       	ld	r24, Z
   1e224:	82 fb       	bst	r24, 2
   1e226:	88 27       	eor	r24, r24
   1e228:	80 f9       	bld	r24, 0
   1e22a:	88 2f       	mov	r24, r24
   1e22c:	90 e0       	ldi	r25, 0x00	; 0
   1e22e:	21 e0       	ldi	r18, 0x01	; 1
   1e230:	89 2b       	or	r24, r25
   1e232:	09 f4       	brne	.+2      	; 0x1e236 <sched_pop+0x174>
   1e234:	20 e0       	ldi	r18, 0x00	; 0
   1e236:	2c 87       	std	Y+12, r18	; 0x0c

		/* Free entry */
		g_sched_data[idx - 1].occupied = false;
   1e238:	8d 81       	ldd	r24, Y+5	; 0x05
   1e23a:	88 2f       	mov	r24, r24
   1e23c:	90 e0       	ldi	r25, 0x00	; 0
   1e23e:	9c 01       	movw	r18, r24
   1e240:	21 50       	subi	r18, 0x01	; 1
   1e242:	31 09       	sbc	r19, r1
   1e244:	c9 01       	movw	r24, r18
   1e246:	88 0f       	add	r24, r24
   1e248:	99 1f       	adc	r25, r25
   1e24a:	88 0f       	add	r24, r24
   1e24c:	99 1f       	adc	r25, r25
   1e24e:	88 0f       	add	r24, r24
   1e250:	99 1f       	adc	r25, r25
   1e252:	82 1b       	sub	r24, r18
   1e254:	93 0b       	sbc	r25, r19
   1e256:	82 54       	subi	r24, 0x42	; 66
   1e258:	96 4d       	sbci	r25, 0xD6	; 214
   1e25a:	fc 01       	movw	r30, r24
   1e25c:	20 81       	ld	r18, Z
   1e25e:	2e 7f       	andi	r18, 0xFE	; 254
   1e260:	fc 01       	movw	r30, r24
   1e262:	20 83       	st	Z, r18

		/* Move all items down by one */
		for (int mvidx = 0; mvidx < (C_SCH_SLOT_CNT - 1); ++mvidx) {
   1e264:	1e 82       	std	Y+6, r1	; 0x06
   1e266:	1f 82       	std	Y+7, r1	; 0x07
   1e268:	12 c0       	rjmp	.+36     	; 0x1e28e <sched_pop+0x1cc>
			g_sched_sort[mvidx] = g_sched_sort[mvidx + 1];
   1e26a:	8e 81       	ldd	r24, Y+6	; 0x06
   1e26c:	9f 81       	ldd	r25, Y+7	; 0x07
   1e26e:	01 96       	adiw	r24, 0x01	; 1
   1e270:	88 56       	subi	r24, 0x68	; 104
   1e272:	95 4d       	sbci	r25, 0xD5	; 213
   1e274:	fc 01       	movw	r30, r24
   1e276:	20 81       	ld	r18, Z
   1e278:	8e 81       	ldd	r24, Y+6	; 0x06
   1e27a:	9f 81       	ldd	r25, Y+7	; 0x07
   1e27c:	88 56       	subi	r24, 0x68	; 104
   1e27e:	95 4d       	sbci	r25, 0xD5	; 213
   1e280:	fc 01       	movw	r30, r24
   1e282:	20 83       	st	Z, r18

		/* Free entry */
		g_sched_data[idx - 1].occupied = false;

		/* Move all items down by one */
		for (int mvidx = 0; mvidx < (C_SCH_SLOT_CNT - 1); ++mvidx) {
   1e284:	8e 81       	ldd	r24, Y+6	; 0x06
   1e286:	9f 81       	ldd	r25, Y+7	; 0x07
   1e288:	01 96       	adiw	r24, 0x01	; 1
   1e28a:	8e 83       	std	Y+6, r24	; 0x06
   1e28c:	9f 83       	std	Y+7, r25	; 0x07
   1e28e:	8e 81       	ldd	r24, Y+6	; 0x06
   1e290:	9f 81       	ldd	r25, Y+7	; 0x07
   1e292:	4f 97       	sbiw	r24, 0x1f	; 31
   1e294:	54 f3       	brlt	.-44     	; 0x1e26a <sched_pop+0x1a8>
			g_sched_sort[mvidx] = g_sched_sort[mvidx + 1];
		}
		g_sched_sort[C_SCH_SLOT_CNT - 1] = 0;	// clear top-most index
   1e296:	10 92 b7 2a 	sts	0x2AB7, r1	; 0x802ab7 <g_sched_sort+0x1f>

		/* Call the CB function */
		if (cbVal) {
   1e29a:	88 85       	ldd	r24, Y+8	; 0x08
   1e29c:	99 85       	ldd	r25, Y+9	; 0x09
   1e29e:	89 2b       	or	r24, r25
   1e2a0:	99 f1       	breq	.+102    	; 0x1e308 <sched_pop+0x246>
			irqflags_t flags = cpu_irq_save();
   1e2a2:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1e2a6:	8d 87       	std	Y+13, r24	; 0x0d
			if (isIntDis) {
   1e2a8:	8b 85       	ldd	r24, Y+11	; 0x0b
   1e2aa:	88 23       	and	r24, r24
   1e2ac:	11 f0       	breq	.+4      	; 0x1e2b2 <sched_pop+0x1f0>
				cpu_irq_disable();
   1e2ae:	f8 94       	cli
   1e2b0:	01 c0       	rjmp	.+2      	; 0x1e2b4 <sched_pop+0x1f2>
			} else {
				cpu_irq_enable();
   1e2b2:	78 94       	sei
			}
			switch (cbType) {
   1e2b4:	8a 85       	ldd	r24, Y+10	; 0x0a
   1e2b6:	88 2f       	mov	r24, r24
   1e2b8:	90 e0       	ldi	r25, 0x00	; 0
   1e2ba:	00 97       	sbiw	r24, 0x00	; 0
   1e2bc:	19 f0       	breq	.+6      	; 0x1e2c4 <sched_pop+0x202>
   1e2be:	01 97       	sbiw	r24, 0x01	; 1
   1e2c0:	81 f0       	breq	.+32     	; 0x1e2e2 <sched_pop+0x220>
   1e2c2:	1f c0       	rjmp	.+62     	; 0x1e302 <sched_pop+0x240>
				case SCHED_ENTRY_CB_TYPE__LISTTIME:
				{
					sched_callback_type0 cb = cbVal;
   1e2c4:	88 85       	ldd	r24, Y+8	; 0x08
   1e2c6:	99 85       	ldd	r25, Y+9	; 0x09
   1e2c8:	8e 87       	std	Y+14, r24	; 0x0e
   1e2ca:	9f 87       	std	Y+15, r25	; 0x0f
					cb(alarmTime);
   1e2cc:	89 81       	ldd	r24, Y+1	; 0x01
   1e2ce:	9a 81       	ldd	r25, Y+2	; 0x02
   1e2d0:	ab 81       	ldd	r26, Y+3	; 0x03
   1e2d2:	bc 81       	ldd	r27, Y+4	; 0x04
   1e2d4:	2e 85       	ldd	r18, Y+14	; 0x0e
   1e2d6:	3f 85       	ldd	r19, Y+15	; 0x0f
   1e2d8:	bc 01       	movw	r22, r24
   1e2da:	cd 01       	movw	r24, r26
   1e2dc:	f9 01       	movw	r30, r18
   1e2de:	19 95       	eicall
				}
				break;
   1e2e0:	10 c0       	rjmp	.+32     	; 0x1e302 <sched_pop+0x240>

				case SCHED_ENTRY_CB_TYPE__LISTTIME_ISSYNC:
				{
					sched_callback_type1 cb = cbVal;
   1e2e2:	88 85       	ldd	r24, Y+8	; 0x08
   1e2e4:	99 85       	ldd	r25, Y+9	; 0x09
   1e2e6:	88 8b       	std	Y+16, r24	; 0x10
   1e2e8:	99 8b       	std	Y+17, r25	; 0x11
					cb(alarmTime, isSync);
   1e2ea:	89 81       	ldd	r24, Y+1	; 0x01
   1e2ec:	9a 81       	ldd	r25, Y+2	; 0x02
   1e2ee:	ab 81       	ldd	r26, Y+3	; 0x03
   1e2f0:	bc 81       	ldd	r27, Y+4	; 0x04
   1e2f2:	28 89       	ldd	r18, Y+16	; 0x10
   1e2f4:	39 89       	ldd	r19, Y+17	; 0x11
   1e2f6:	4c 85       	ldd	r20, Y+12	; 0x0c
   1e2f8:	bc 01       	movw	r22, r24
   1e2fa:	cd 01       	movw	r24, r26
   1e2fc:	f9 01       	movw	r30, r18
   1e2fe:	19 95       	eicall
				}
				break;
   1e300:	00 00       	nop
			}
			cpu_irq_restore(flags);
   1e302:	8d 85       	ldd	r24, Y+13	; 0x0d
   1e304:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
		}

		/* Get the next alarm time */
		{
			idx = g_sched_sort[0];
   1e308:	80 91 98 2a 	lds	r24, 0x2A98	; 0x802a98 <g_sched_sort>
   1e30c:	8d 83       	std	Y+5, r24	; 0x05
			if (!idx) {
   1e30e:	8d 81       	ldd	r24, Y+5	; 0x05
   1e310:	88 23       	and	r24, r24
   1e312:	09 f4       	brne	.+2      	; 0x1e316 <sched_pop+0x254>
   1e314:	43 c0       	rjmp	.+134    	; 0x1e39c <sched_pop+0x2da>
				/* No jobs at the scheduler */
				goto sched_pop_out;
			}
			if (!(g_sched_data[idx - 1].occupied)) {
   1e316:	8d 81       	ldd	r24, Y+5	; 0x05
   1e318:	88 2f       	mov	r24, r24
   1e31a:	90 e0       	ldi	r25, 0x00	; 0
   1e31c:	9c 01       	movw	r18, r24
   1e31e:	21 50       	subi	r18, 0x01	; 1
   1e320:	31 09       	sbc	r19, r1
   1e322:	c9 01       	movw	r24, r18
   1e324:	88 0f       	add	r24, r24
   1e326:	99 1f       	adc	r25, r25
   1e328:	88 0f       	add	r24, r24
   1e32a:	99 1f       	adc	r25, r25
   1e32c:	88 0f       	add	r24, r24
   1e32e:	99 1f       	adc	r25, r25
   1e330:	82 1b       	sub	r24, r18
   1e332:	93 0b       	sbc	r25, r19
   1e334:	82 54       	subi	r24, 0x42	; 66
   1e336:	96 4d       	sbci	r25, 0xD6	; 214
   1e338:	fc 01       	movw	r30, r24
   1e33a:	80 81       	ld	r24, Z
   1e33c:	81 70       	andi	r24, 0x01	; 1
   1e33e:	88 23       	and	r24, r24
   1e340:	79 f1       	breq	.+94     	; 0x1e3a0 <sched_pop+0x2de>
				/* Sanity failed */
				goto sched_pop_out;
			}
			alarmTime = g_sched_data[idx - 1].wakeTime;
   1e342:	8d 81       	ldd	r24, Y+5	; 0x05
   1e344:	88 2f       	mov	r24, r24
   1e346:	90 e0       	ldi	r25, 0x00	; 0
   1e348:	9c 01       	movw	r18, r24
   1e34a:	21 50       	subi	r18, 0x01	; 1
   1e34c:	31 09       	sbc	r19, r1
   1e34e:	c9 01       	movw	r24, r18
   1e350:	88 0f       	add	r24, r24
   1e352:	99 1f       	adc	r25, r25
   1e354:	88 0f       	add	r24, r24
   1e356:	99 1f       	adc	r25, r25
   1e358:	88 0f       	add	r24, r24
   1e35a:	99 1f       	adc	r25, r25
   1e35c:	82 1b       	sub	r24, r18
   1e35e:	93 0b       	sbc	r25, r19
   1e360:	88 54       	subi	r24, 0x48	; 72
   1e362:	96 4d       	sbci	r25, 0xD6	; 214
   1e364:	fc 01       	movw	r30, r24
   1e366:	80 81       	ld	r24, Z
   1e368:	91 81       	ldd	r25, Z+1	; 0x01
   1e36a:	a2 81       	ldd	r26, Z+2	; 0x02
   1e36c:	b3 81       	ldd	r27, Z+3	; 0x03
   1e36e:	89 83       	std	Y+1, r24	; 0x01
   1e370:	9a 83       	std	Y+2, r25	; 0x02
   1e372:	ab 83       	std	Y+3, r26	; 0x03
   1e374:	bc 83       	std	Y+4, r27	; 0x04
		goto sched_pop_out;
	}

	/* Process each entry until the current timestamp */
	alarmTime = g_sched_data[idx - 1].wakeTime;
	while (alarmTime <= rtc_get_time()) {
   1e376:	0e 94 d5 54 	call	0xa9aa	; 0xa9aa <rtc_get_time>
   1e37a:	9b 01       	movw	r18, r22
   1e37c:	ac 01       	movw	r20, r24
   1e37e:	89 81       	ldd	r24, Y+1	; 0x01
   1e380:	9a 81       	ldd	r25, Y+2	; 0x02
   1e382:	ab 81       	ldd	r26, Y+3	; 0x03
   1e384:	bc 81       	ldd	r27, Y+4	; 0x04
   1e386:	28 17       	cp	r18, r24
   1e388:	39 07       	cpc	r19, r25
   1e38a:	4a 07       	cpc	r20, r26
   1e38c:	5b 07       	cpc	r21, r27
   1e38e:	08 f0       	brcs	.+2      	; 0x1e392 <sched_pop+0x2d0>
   1e390:	ec ce       	rjmp	.-552    	; 0x1e16a <sched_pop+0xa8>
   1e392:	07 c0       	rjmp	.+14     	; 0x1e3a2 <sched_pop+0x2e0>
// v

	uint8_t idx = g_sched_sort[0];
	if (!idx) {
		/* No jobs at the scheduler */
		goto sched_pop_out;
   1e394:	00 00       	nop
   1e396:	05 c0       	rjmp	.+10     	; 0x1e3a2 <sched_pop+0x2e0>
	}
	if (!(g_sched_data[idx - 1].occupied)) {
		/* Sanity failed */
		goto sched_pop_out;
   1e398:	00 00       	nop
   1e39a:	03 c0       	rjmp	.+6      	; 0x1e3a2 <sched_pop+0x2e0>
		/* Get the next alarm time */
		{
			idx = g_sched_sort[0];
			if (!idx) {
				/* No jobs at the scheduler */
				goto sched_pop_out;
   1e39c:	00 00       	nop
   1e39e:	01 c0       	rjmp	.+2      	; 0x1e3a2 <sched_pop+0x2e0>
			}
			if (!(g_sched_data[idx - 1].occupied)) {
				/* Sanity failed */
				goto sched_pop_out;
   1e3a0:	00 00       	nop
sched_pop_out:

// ^
// -- single entry section for g_sched_data[] / g_sched_sort[]

	sched_freeLock(&g_sched_lock);
   1e3a2:	83 eb       	ldi	r24, 0xB3	; 179
   1e3a4:	99 e2       	ldi	r25, 0x29	; 41
   1e3a6:	6c db       	rcall	.-2344   	; 0x1da80 <sched_freeLock>

	/* Set next time to wake up */
	if (alarmTime) {
   1e3a8:	89 81       	ldd	r24, Y+1	; 0x01
   1e3aa:	9a 81       	ldd	r25, Y+2	; 0x02
   1e3ac:	ab 81       	ldd	r26, Y+3	; 0x03
   1e3ae:	bc 81       	ldd	r27, Y+4	; 0x04
   1e3b0:	89 2b       	or	r24, r25
   1e3b2:	8a 2b       	or	r24, r26
   1e3b4:	8b 2b       	or	r24, r27
   1e3b6:	39 f0       	breq	.+14     	; 0x1e3c6 <sched_pop+0x304>
		sched_set_alarm(alarmTime);
   1e3b8:	89 81       	ldd	r24, Y+1	; 0x01
   1e3ba:	9a 81       	ldd	r25, Y+2	; 0x02
   1e3bc:	ab 81       	ldd	r26, Y+3	; 0x03
   1e3be:	bc 81       	ldd	r27, Y+4	; 0x04
   1e3c0:	bc 01       	movw	r22, r24
   1e3c2:	cd 01       	movw	r24, r26
   1e3c4:	75 db       	rcall	.-2326   	; 0x1dab0 <sched_set_alarm>
	}

	/* Restart due to another guest rang the door bell */
	if (g_sched_pop_again) {
   1e3c6:	80 91 b7 29 	lds	r24, 0x29B7	; 0x8029b7 <g_sched_pop_again>
   1e3ca:	88 23       	and	r24, r24
   1e3cc:	49 f0       	breq	.+18     	; 0x1e3e0 <sched_pop+0x31e>
		g_sched_pop_again = false;
   1e3ce:	10 92 b7 29 	sts	0x29B7, r1	; 0x8029b7 <g_sched_pop_again>
		sched_pop(wakeNow);
   1e3d2:	8a 89       	ldd	r24, Y+18	; 0x12
   1e3d4:	9b 89       	ldd	r25, Y+19	; 0x13
   1e3d6:	ac 89       	ldd	r26, Y+20	; 0x14
   1e3d8:	bd 89       	ldd	r27, Y+21	; 0x15
   1e3da:	bc 01       	movw	r22, r24
   1e3dc:	cd 01       	movw	r24, r26
   1e3de:	71 de       	rcall	.-798    	; 0x1e0c2 <sched_pop>
	}
}
   1e3e0:	65 96       	adiw	r28, 0x15	; 21
   1e3e2:	cd bf       	out	0x3d, r28	; 61
   1e3e4:	de bf       	out	0x3e, r29	; 62
   1e3e6:	df 91       	pop	r29
   1e3e8:	cf 91       	pop	r28
   1e3ea:	08 95       	ret

0001e3ec <yield_ms>:

void yield_ms(uint16_t ms)
{
   1e3ec:	cf 92       	push	r12
   1e3ee:	ef 92       	push	r14
   1e3f0:	0f 93       	push	r16
   1e3f2:	cf 93       	push	r28
   1e3f4:	df 93       	push	r29
   1e3f6:	00 d0       	rcall	.+0      	; 0x1e3f8 <yield_ms+0xc>
   1e3f8:	cd b7       	in	r28, 0x3d	; 61
   1e3fa:	de b7       	in	r29, 0x3e	; 62
   1e3fc:	8a 83       	std	Y+2, r24	; 0x02
   1e3fe:	9b 83       	std	Y+3, r25	; 0x03
	irqflags_t flags = cpu_irq_save();
   1e400:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1e404:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_enable();
   1e406:	78 94       	sei

	/* A yield job is on the scheduler */
	g_sched_yield = true;
   1e408:	81 e0       	ldi	r24, 0x01	; 1
   1e40a:	80 93 b6 29 	sts	0x29B6, r24	; 0x8029b6 <g_sched_yield>

	/* Push ourself to the scheduler */
	sched_push(yield_ms_cb, SCHED_ENTRY_CB_TYPE__LISTTIME, ms, true, false, false);
   1e40e:	8a 81       	ldd	r24, Y+2	; 0x02
   1e410:	9b 81       	ldd	r25, Y+3	; 0x03
   1e412:	cc 01       	movw	r24, r24
   1e414:	a0 e0       	ldi	r26, 0x00	; 0
   1e416:	b0 e0       	ldi	r27, 0x00	; 0
   1e418:	c1 2c       	mov	r12, r1
   1e41a:	e1 2c       	mov	r14, r1
   1e41c:	01 e0       	ldi	r16, 0x01	; 1
   1e41e:	9c 01       	movw	r18, r24
   1e420:	ad 01       	movw	r20, r26
   1e422:	60 e0       	ldi	r22, 0x00	; 0
   1e424:	87 e2       	ldi	r24, 0x27	; 39
   1e426:	92 ef       	ldi	r25, 0xF2	; 242

	/* Continued sleep until our callback is done */
	do {
		/* Enter sleep mode */
		sched_doSleep();
   1e428:	87 db       	rcall	.-2290   	; 0x1db38 <sched_push>
   1e42a:	7c db       	rcall	.-2312   	; 0x1db24 <sched_doSleep>

		/* Woke up for any reason - check if we were called */
	} while (g_sched_yield);
   1e42c:	80 91 b6 29 	lds	r24, 0x29B6	; 0x8029b6 <g_sched_yield>
   1e430:	88 23       	and	r24, r24
   1e432:	d9 f7       	brne	.-10     	; 0x1e42a <yield_ms+0x3e>

	cpu_irq_restore(flags);
   1e434:	89 81       	ldd	r24, Y+1	; 0x01
   1e436:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
}
   1e43a:	00 00       	nop
   1e43c:	23 96       	adiw	r28, 0x03	; 3
   1e43e:	cd bf       	out	0x3d, r28	; 61
   1e440:	de bf       	out	0x3e, r29	; 62
   1e442:	df 91       	pop	r29
   1e444:	cf 91       	pop	r28
   1e446:	0f 91       	pop	r16
   1e448:	ef 90       	pop	r14
   1e44a:	cf 90       	pop	r12
   1e44c:	08 95       	ret

0001e44e <yield_ms_cb>:

void yield_ms_cb(uint32_t listTime)
{
   1e44e:	cf 93       	push	r28
   1e450:	df 93       	push	r29
   1e452:	00 d0       	rcall	.+0      	; 0x1e454 <yield_ms_cb+0x6>
   1e454:	1f 92       	push	r1
   1e456:	cd b7       	in	r28, 0x3d	; 61
   1e458:	de b7       	in	r29, 0x3e	; 62
   1e45a:	69 83       	std	Y+1, r22	; 0x01
   1e45c:	7a 83       	std	Y+2, r23	; 0x02
   1e45e:	8b 83       	std	Y+3, r24	; 0x03
   1e460:	9c 83       	std	Y+4, r25	; 0x04
	g_sched_yield = false;
   1e462:	10 92 b6 29 	sts	0x29B6, r1	; 0x8029b6 <g_sched_yield>
}
   1e466:	00 00       	nop
   1e468:	24 96       	adiw	r28, 0x04	; 4
   1e46a:	cd bf       	out	0x3d, r28	; 61
   1e46c:	de bf       	out	0x3e, r29	; 62
   1e46e:	df 91       	pop	r29
   1e470:	cf 91       	pop	r28
   1e472:	08 95       	ret

0001e474 <interrupt_init>:


/* INIT section */

static void interrupt_init(void)
{
   1e474:	cf 93       	push	r28
   1e476:	df 93       	push	r29
   1e478:	cd b7       	in	r28, 0x3d	; 61
   1e47a:	de b7       	in	r29, 0x3e	; 62
	PORTR_DIRCLR	= (1 << 0);													// Pin R0 direction is cleared = INPUT
   1e47c:	82 ee       	ldi	r24, 0xE2	; 226
   1e47e:	97 e0       	ldi	r25, 0x07	; 7
   1e480:	21 e0       	ldi	r18, 0x01	; 1
   1e482:	fc 01       	movw	r30, r24
   1e484:	20 83       	st	Z, r18
	PORTR_PIN0CTRL	= PORT_ISC_RISING_gc;										// GNSS 1PPS has a rising edge signal
   1e486:	80 ef       	ldi	r24, 0xF0	; 240
   1e488:	97 e0       	ldi	r25, 0x07	; 7
   1e48a:	21 e0       	ldi	r18, 0x01	; 1
   1e48c:	fc 01       	movw	r30, r24
   1e48e:	20 83       	st	Z, r18

	PORTR_INT0MASK	= (1 << 0);													// Port R0	--> INT0
   1e490:	8a ee       	ldi	r24, 0xEA	; 234
   1e492:	97 e0       	ldi	r25, 0x07	; 7
   1e494:	21 e0       	ldi	r18, 0x01	; 1
   1e496:	fc 01       	movw	r30, r24
   1e498:	20 83       	st	Z, r18
	PORTR_INT1MASK	= 0;														// (none)	--> INT1
   1e49a:	8b ee       	ldi	r24, 0xEB	; 235
   1e49c:	97 e0       	ldi	r25, 0x07	; 7
   1e49e:	fc 01       	movw	r30, r24
   1e4a0:	10 82       	st	Z, r1

	PORTR_INTCTRL	= PORT_INT1LVL_OFF_gc | PORT_INT0LVL_HI_gc;					// Enable interrupt for port R0 with high level
   1e4a2:	89 ee       	ldi	r24, 0xE9	; 233
   1e4a4:	97 e0       	ldi	r25, 0x07	; 7
   1e4a6:	23 e0       	ldi	r18, 0x03	; 3
   1e4a8:	fc 01       	movw	r30, r24
   1e4aa:	20 83       	st	Z, r18
}
   1e4ac:	00 00       	nop
   1e4ae:	df 91       	pop	r29
   1e4b0:	cf 91       	pop	r28
   1e4b2:	08 95       	ret

0001e4b4 <__vector_4>:

ISR(PORTR_INT0_vect)
{
   1e4b4:	1f 92       	push	r1
   1e4b6:	0f 92       	push	r0
   1e4b8:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1e4bc:	0f 92       	push	r0
   1e4be:	11 24       	eor	r1, r1
   1e4c0:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1e4c4:	0f 92       	push	r0
   1e4c6:	2f 92       	push	r2
   1e4c8:	3f 92       	push	r3
   1e4ca:	4f 92       	push	r4
   1e4cc:	5f 92       	push	r5
   1e4ce:	6f 92       	push	r6
   1e4d0:	7f 92       	push	r7
   1e4d2:	8f 92       	push	r8
   1e4d4:	9f 92       	push	r9
   1e4d6:	af 92       	push	r10
   1e4d8:	bf 92       	push	r11
   1e4da:	cf 92       	push	r12
   1e4dc:	df 92       	push	r13
   1e4de:	ef 92       	push	r14
   1e4e0:	ff 92       	push	r15
   1e4e2:	0f 93       	push	r16
   1e4e4:	1f 93       	push	r17
   1e4e6:	2f 93       	push	r18
   1e4e8:	3f 93       	push	r19
   1e4ea:	4f 93       	push	r20
   1e4ec:	5f 93       	push	r21
   1e4ee:	6f 93       	push	r22
   1e4f0:	7f 93       	push	r23
   1e4f2:	8f 93       	push	r24
   1e4f4:	9f 93       	push	r25
   1e4f6:	af 93       	push	r26
   1e4f8:	bf 93       	push	r27
   1e4fa:	ef 93       	push	r30
   1e4fc:	ff 93       	push	r31
   1e4fe:	cf 93       	push	r28
   1e500:	df 93       	push	r29
   1e502:	cd b7       	in	r28, 0x3d	; 61
   1e504:	de b7       	in	r29, 0x3e	; 62
   1e506:	28 97       	sbiw	r28, 0x08	; 8
   1e508:	cd bf       	out	0x3d, r28	; 61
   1e50a:	de bf       	out	0x3e, r29	; 62
	if (g_1pps_phased_cntr != C_TCC1_CLOCKSETTING_AFTER_SECS) {
   1e50c:	80 91 87 24 	lds	r24, 0x2487	; 0x802487 <g_1pps_phased_cntr>
   1e510:	8e 31       	cpi	r24, 0x1E	; 30
   1e512:	61 f1       	breq	.+88     	; 0x1e56c <__vector_4+0xb8>
		/* Take the time */
		g_1pps_last_lo	= tc_read_count(&TCC1);
   1e514:	80 e4       	ldi	r24, 0x40	; 64
   1e516:	98 e0       	ldi	r25, 0x08	; 8
   1e518:	0e 94 bb d0 	call	0x1a176	; 0x1a176 <tc_read_count>
   1e51c:	80 93 68 24 	sts	0x2468, r24	; 0x802468 <g_1pps_last_lo>
   1e520:	90 93 69 24 	sts	0x2469, r25	; 0x802469 <g_1pps_last_lo+0x1>
		g_1pps_last_hi	= g_milliseconds_cnt64;
   1e524:	20 91 5c 24 	lds	r18, 0x245C	; 0x80245c <g_milliseconds_cnt64>
   1e528:	30 91 5d 24 	lds	r19, 0x245D	; 0x80245d <g_milliseconds_cnt64+0x1>
   1e52c:	40 91 5e 24 	lds	r20, 0x245E	; 0x80245e <g_milliseconds_cnt64+0x2>
   1e530:	50 91 5f 24 	lds	r21, 0x245F	; 0x80245f <g_milliseconds_cnt64+0x3>
   1e534:	60 91 60 24 	lds	r22, 0x2460	; 0x802460 <g_milliseconds_cnt64+0x4>
   1e538:	70 91 61 24 	lds	r23, 0x2461	; 0x802461 <g_milliseconds_cnt64+0x5>
   1e53c:	80 91 62 24 	lds	r24, 0x2462	; 0x802462 <g_milliseconds_cnt64+0x6>
   1e540:	90 91 63 24 	lds	r25, 0x2463	; 0x802463 <g_milliseconds_cnt64+0x7>
   1e544:	20 93 6a 24 	sts	0x246A, r18	; 0x80246a <g_1pps_last_hi>
   1e548:	30 93 6b 24 	sts	0x246B, r19	; 0x80246b <g_1pps_last_hi+0x1>
   1e54c:	40 93 6c 24 	sts	0x246C, r20	; 0x80246c <g_1pps_last_hi+0x2>
   1e550:	50 93 6d 24 	sts	0x246D, r21	; 0x80246d <g_1pps_last_hi+0x3>
   1e554:	60 93 6e 24 	sts	0x246E, r22	; 0x80246e <g_1pps_last_hi+0x4>
   1e558:	70 93 6f 24 	sts	0x246F, r23	; 0x80246f <g_1pps_last_hi+0x5>
   1e55c:	80 93 70 24 	sts	0x2470, r24	; 0x802470 <g_1pps_last_hi+0x6>
   1e560:	90 93 71 24 	sts	0x2471, r25	; 0x802471 <g_1pps_last_hi+0x7>
		g_1pps_last_new	= true;
   1e564:	81 e0       	ldi	r24, 0x01	; 1
   1e566:	80 93 75 24 	sts	0x2475, r24	; 0x802475 <g_1pps_last_new>
   1e56a:	ea c0       	rjmp	.+468    	; 0x1e740 <__vector_4+0x28c>

	} else {
		/* Phased-in time correction */
		tc_write_count(&TCC1, C_TCC1_CLOCKSETTING_OFFSET + C_TCC1_MEAN_OFFSET);	// Time difference between 1PPS interrupt to this position in code
   1e56c:	63 ef       	ldi	r22, 0xF3	; 243
   1e56e:	73 e0       	ldi	r23, 0x03	; 3
   1e570:	80 e4       	ldi	r24, 0x40	; 64
   1e572:	98 e0       	ldi	r25, 0x08	; 8
   1e574:	0e 94 a3 d0 	call	0x1a146	; 0x1a146 <tc_write_count>
		tc_update(&TCC1);
   1e578:	80 e4       	ldi	r24, 0x40	; 64
   1e57a:	98 e0       	ldi	r25, 0x08	; 8
   1e57c:	0e 94 fd d0 	call	0x1a1fa	; 0x1a1fa <tc_update>
		g_1pps_last_lo = C_TCC1_CLOCKSETTING_OFFSET + C_TCC1_MEAN_OFFSET;
   1e580:	83 ef       	ldi	r24, 0xF3	; 243
   1e582:	93 e0       	ldi	r25, 0x03	; 3
   1e584:	80 93 68 24 	sts	0x2468, r24	; 0x802468 <g_1pps_last_lo>
   1e588:	90 93 69 24 	sts	0x2469, r25	; 0x802469 <g_1pps_last_lo+0x1>

		/* Rounding up to next full second */
		g_1pps_last_hi			+= 1000U;
   1e58c:	a0 90 6a 24 	lds	r10, 0x246A	; 0x80246a <g_1pps_last_hi>
   1e590:	b0 90 6b 24 	lds	r11, 0x246B	; 0x80246b <g_1pps_last_hi+0x1>
   1e594:	c0 90 6c 24 	lds	r12, 0x246C	; 0x80246c <g_1pps_last_hi+0x2>
   1e598:	d0 90 6d 24 	lds	r13, 0x246D	; 0x80246d <g_1pps_last_hi+0x3>
   1e59c:	e0 90 6e 24 	lds	r14, 0x246E	; 0x80246e <g_1pps_last_hi+0x4>
   1e5a0:	f0 90 6f 24 	lds	r15, 0x246F	; 0x80246f <g_1pps_last_hi+0x5>
   1e5a4:	00 91 70 24 	lds	r16, 0x2470	; 0x802470 <g_1pps_last_hi+0x6>
   1e5a8:	10 91 71 24 	lds	r17, 0x2471	; 0x802471 <g_1pps_last_hi+0x7>
   1e5ac:	2a 2d       	mov	r18, r10
   1e5ae:	3b 2d       	mov	r19, r11
   1e5b0:	4c 2d       	mov	r20, r12
   1e5b2:	5d 2d       	mov	r21, r13
   1e5b4:	6e 2d       	mov	r22, r14
   1e5b6:	7f 2d       	mov	r23, r15
   1e5b8:	80 2f       	mov	r24, r16
   1e5ba:	91 2f       	mov	r25, r17
   1e5bc:	28 51       	subi	r18, 0x18	; 24
   1e5be:	3c 4f       	sbci	r19, 0xFC	; 252
   1e5c0:	4f 4f       	sbci	r20, 0xFF	; 255
   1e5c2:	5f 4f       	sbci	r21, 0xFF	; 255
   1e5c4:	6f 4f       	sbci	r22, 0xFF	; 255
   1e5c6:	7f 4f       	sbci	r23, 0xFF	; 255
   1e5c8:	8f 4f       	sbci	r24, 0xFF	; 255
   1e5ca:	9f 4f       	sbci	r25, 0xFF	; 255
   1e5cc:	a2 2e       	mov	r10, r18
   1e5ce:	b3 2e       	mov	r11, r19
   1e5d0:	c4 2e       	mov	r12, r20
   1e5d2:	d5 2e       	mov	r13, r21
   1e5d4:	e6 2e       	mov	r14, r22
   1e5d6:	f7 2e       	mov	r15, r23
   1e5d8:	08 2f       	mov	r16, r24
   1e5da:	19 2f       	mov	r17, r25
   1e5dc:	a0 92 6a 24 	sts	0x246A, r10	; 0x80246a <g_1pps_last_hi>
   1e5e0:	b0 92 6b 24 	sts	0x246B, r11	; 0x80246b <g_1pps_last_hi+0x1>
   1e5e4:	c0 92 6c 24 	sts	0x246C, r12	; 0x80246c <g_1pps_last_hi+0x2>
   1e5e8:	d0 92 6d 24 	sts	0x246D, r13	; 0x80246d <g_1pps_last_hi+0x3>
   1e5ec:	e0 92 6e 24 	sts	0x246E, r14	; 0x80246e <g_1pps_last_hi+0x4>
   1e5f0:	f0 92 6f 24 	sts	0x246F, r15	; 0x80246f <g_1pps_last_hi+0x5>
   1e5f4:	00 93 70 24 	sts	0x2470, r16	; 0x802470 <g_1pps_last_hi+0x6>
   1e5f8:	10 93 71 24 	sts	0x2471, r17	; 0x802471 <g_1pps_last_hi+0x7>
		g_1pps_last_hi			-= g_1pps_last_hi % 1000U;
   1e5fc:	80 91 6a 24 	lds	r24, 0x246A	; 0x80246a <g_1pps_last_hi>
   1e600:	89 83       	std	Y+1, r24	; 0x01
   1e602:	80 91 6b 24 	lds	r24, 0x246B	; 0x80246b <g_1pps_last_hi+0x1>
   1e606:	8a 83       	std	Y+2, r24	; 0x02
   1e608:	80 91 6c 24 	lds	r24, 0x246C	; 0x80246c <g_1pps_last_hi+0x2>
   1e60c:	8b 83       	std	Y+3, r24	; 0x03
   1e60e:	80 91 6d 24 	lds	r24, 0x246D	; 0x80246d <g_1pps_last_hi+0x3>
   1e612:	8c 83       	std	Y+4, r24	; 0x04
   1e614:	80 91 6e 24 	lds	r24, 0x246E	; 0x80246e <g_1pps_last_hi+0x4>
   1e618:	8d 83       	std	Y+5, r24	; 0x05
   1e61a:	80 91 6f 24 	lds	r24, 0x246F	; 0x80246f <g_1pps_last_hi+0x5>
   1e61e:	8e 83       	std	Y+6, r24	; 0x06
   1e620:	80 91 70 24 	lds	r24, 0x2470	; 0x802470 <g_1pps_last_hi+0x6>
   1e624:	8f 83       	std	Y+7, r24	; 0x07
   1e626:	80 91 71 24 	lds	r24, 0x2471	; 0x802471 <g_1pps_last_hi+0x7>
   1e62a:	88 87       	std	Y+8, r24	; 0x08
   1e62c:	20 90 6a 24 	lds	r2, 0x246A	; 0x80246a <g_1pps_last_hi>
   1e630:	30 90 6b 24 	lds	r3, 0x246B	; 0x80246b <g_1pps_last_hi+0x1>
   1e634:	40 90 6c 24 	lds	r4, 0x246C	; 0x80246c <g_1pps_last_hi+0x2>
   1e638:	50 90 6d 24 	lds	r5, 0x246D	; 0x80246d <g_1pps_last_hi+0x3>
   1e63c:	60 90 6e 24 	lds	r6, 0x246E	; 0x80246e <g_1pps_last_hi+0x4>
   1e640:	70 90 6f 24 	lds	r7, 0x246F	; 0x80246f <g_1pps_last_hi+0x5>
   1e644:	80 90 70 24 	lds	r8, 0x2470	; 0x802470 <g_1pps_last_hi+0x6>
   1e648:	90 90 71 24 	lds	r9, 0x2471	; 0x802471 <g_1pps_last_hi+0x7>
   1e64c:	0f 2e       	mov	r0, r31
   1e64e:	f8 ee       	ldi	r31, 0xE8	; 232
   1e650:	af 2e       	mov	r10, r31
   1e652:	f0 2d       	mov	r31, r0
   1e654:	0f 2e       	mov	r0, r31
   1e656:	f3 e0       	ldi	r31, 0x03	; 3
   1e658:	bf 2e       	mov	r11, r31
   1e65a:	f0 2d       	mov	r31, r0
   1e65c:	c1 2c       	mov	r12, r1
   1e65e:	d1 2c       	mov	r13, r1
   1e660:	e1 2c       	mov	r14, r1
   1e662:	f1 2c       	mov	r15, r1
   1e664:	00 e0       	ldi	r16, 0x00	; 0
   1e666:	10 e0       	ldi	r17, 0x00	; 0
   1e668:	22 2d       	mov	r18, r2
   1e66a:	33 2d       	mov	r19, r3
   1e66c:	44 2d       	mov	r20, r4
   1e66e:	55 2d       	mov	r21, r5
   1e670:	66 2d       	mov	r22, r6
   1e672:	77 2d       	mov	r23, r7
   1e674:	88 2d       	mov	r24, r8
   1e676:	99 2d       	mov	r25, r9
   1e678:	0f 94 d9 2e 	call	0x25db2	; 0x25db2 <__umoddi3>
   1e67c:	a2 2e       	mov	r10, r18
   1e67e:	b3 2e       	mov	r11, r19
   1e680:	c4 2e       	mov	r12, r20
   1e682:	d5 2e       	mov	r13, r21
   1e684:	e6 2e       	mov	r14, r22
   1e686:	f7 2e       	mov	r15, r23
   1e688:	08 2f       	mov	r16, r24
   1e68a:	19 2f       	mov	r17, r25
   1e68c:	2a 2c       	mov	r2, r10
   1e68e:	3b 2c       	mov	r3, r11
   1e690:	4c 2c       	mov	r4, r12
   1e692:	5d 2c       	mov	r5, r13
   1e694:	6e 2c       	mov	r6, r14
   1e696:	7f 2c       	mov	r7, r15
   1e698:	80 2e       	mov	r8, r16
   1e69a:	91 2e       	mov	r9, r17
   1e69c:	29 81       	ldd	r18, Y+1	; 0x01
   1e69e:	3a 81       	ldd	r19, Y+2	; 0x02
   1e6a0:	4b 81       	ldd	r20, Y+3	; 0x03
   1e6a2:	5c 81       	ldd	r21, Y+4	; 0x04
   1e6a4:	6d 81       	ldd	r22, Y+5	; 0x05
   1e6a6:	7e 81       	ldd	r23, Y+6	; 0x06
   1e6a8:	8f 81       	ldd	r24, Y+7	; 0x07
   1e6aa:	98 85       	ldd	r25, Y+8	; 0x08
   1e6ac:	a2 2c       	mov	r10, r2
   1e6ae:	b3 2c       	mov	r11, r3
   1e6b0:	c4 2c       	mov	r12, r4
   1e6b2:	d5 2c       	mov	r13, r5
   1e6b4:	e6 2c       	mov	r14, r6
   1e6b6:	f7 2c       	mov	r15, r7
   1e6b8:	08 2d       	mov	r16, r8
   1e6ba:	19 2d       	mov	r17, r9
   1e6bc:	0f 94 c4 2f 	call	0x25f88	; 0x25f88 <__subdi3>
   1e6c0:	a2 2e       	mov	r10, r18
   1e6c2:	b3 2e       	mov	r11, r19
   1e6c4:	c4 2e       	mov	r12, r20
   1e6c6:	d5 2e       	mov	r13, r21
   1e6c8:	e6 2e       	mov	r14, r22
   1e6ca:	f7 2e       	mov	r15, r23
   1e6cc:	08 2f       	mov	r16, r24
   1e6ce:	19 2f       	mov	r17, r25
   1e6d0:	a0 92 6a 24 	sts	0x246A, r10	; 0x80246a <g_1pps_last_hi>
   1e6d4:	b0 92 6b 24 	sts	0x246B, r11	; 0x80246b <g_1pps_last_hi+0x1>
   1e6d8:	c0 92 6c 24 	sts	0x246C, r12	; 0x80246c <g_1pps_last_hi+0x2>
   1e6dc:	d0 92 6d 24 	sts	0x246D, r13	; 0x80246d <g_1pps_last_hi+0x3>
   1e6e0:	e0 92 6e 24 	sts	0x246E, r14	; 0x80246e <g_1pps_last_hi+0x4>
   1e6e4:	f0 92 6f 24 	sts	0x246F, r15	; 0x80246f <g_1pps_last_hi+0x5>
   1e6e8:	00 93 70 24 	sts	0x2470, r16	; 0x802470 <g_1pps_last_hi+0x6>
   1e6ec:	10 93 71 24 	sts	0x2471, r17	; 0x802471 <g_1pps_last_hi+0x7>
		g_milliseconds_cnt64	 = g_1pps_last_hi;
   1e6f0:	20 91 6a 24 	lds	r18, 0x246A	; 0x80246a <g_1pps_last_hi>
   1e6f4:	30 91 6b 24 	lds	r19, 0x246B	; 0x80246b <g_1pps_last_hi+0x1>
   1e6f8:	40 91 6c 24 	lds	r20, 0x246C	; 0x80246c <g_1pps_last_hi+0x2>
   1e6fc:	50 91 6d 24 	lds	r21, 0x246D	; 0x80246d <g_1pps_last_hi+0x3>
   1e700:	60 91 6e 24 	lds	r22, 0x246E	; 0x80246e <g_1pps_last_hi+0x4>
   1e704:	70 91 6f 24 	lds	r23, 0x246F	; 0x80246f <g_1pps_last_hi+0x5>
   1e708:	80 91 70 24 	lds	r24, 0x2470	; 0x802470 <g_1pps_last_hi+0x6>
   1e70c:	90 91 71 24 	lds	r25, 0x2471	; 0x802471 <g_1pps_last_hi+0x7>
   1e710:	20 93 5c 24 	sts	0x245C, r18	; 0x80245c <g_milliseconds_cnt64>
   1e714:	30 93 5d 24 	sts	0x245D, r19	; 0x80245d <g_milliseconds_cnt64+0x1>
   1e718:	40 93 5e 24 	sts	0x245E, r20	; 0x80245e <g_milliseconds_cnt64+0x2>
   1e71c:	50 93 5f 24 	sts	0x245F, r21	; 0x80245f <g_milliseconds_cnt64+0x3>
   1e720:	60 93 60 24 	sts	0x2460, r22	; 0x802460 <g_milliseconds_cnt64+0x4>
   1e724:	70 93 61 24 	sts	0x2461, r23	; 0x802461 <g_milliseconds_cnt64+0x5>
   1e728:	80 93 62 24 	sts	0x2462, r24	; 0x802462 <g_milliseconds_cnt64+0x6>
   1e72c:	90 93 63 24 	sts	0x2463, r25	; 0x802463 <g_milliseconds_cnt64+0x7>

		/* Step ahead avoiding to trap in here, again */
		++g_1pps_phased_cntr;
   1e730:	80 91 87 24 	lds	r24, 0x2487	; 0x802487 <g_1pps_phased_cntr>
   1e734:	8f 5f       	subi	r24, 0xFF	; 255
   1e736:	80 93 87 24 	sts	0x2487, r24	; 0x802487 <g_1pps_phased_cntr>

		/* Inform about the adjustment */
		g_1pps_last_adjust = true;
   1e73a:	81 e0       	ldi	r24, 0x01	; 1
   1e73c:	80 93 76 24 	sts	0x2476, r24	; 0x802476 <g_1pps_last_adjust>
	}

	/* TWI2 - LCD line scheduler synchronization */
	g_1pps_twi_new	= true;
   1e740:	81 e0       	ldi	r24, 0x01	; 1
   1e742:	80 93 89 24 	sts	0x2489, r24	; 0x802489 <g_1pps_twi_new>
}
   1e746:	00 00       	nop
   1e748:	28 96       	adiw	r28, 0x08	; 8
   1e74a:	cd bf       	out	0x3d, r28	; 61
   1e74c:	de bf       	out	0x3e, r29	; 62
   1e74e:	df 91       	pop	r29
   1e750:	cf 91       	pop	r28
   1e752:	ff 91       	pop	r31
   1e754:	ef 91       	pop	r30
   1e756:	bf 91       	pop	r27
   1e758:	af 91       	pop	r26
   1e75a:	9f 91       	pop	r25
   1e75c:	8f 91       	pop	r24
   1e75e:	7f 91       	pop	r23
   1e760:	6f 91       	pop	r22
   1e762:	5f 91       	pop	r21
   1e764:	4f 91       	pop	r20
   1e766:	3f 91       	pop	r19
   1e768:	2f 91       	pop	r18
   1e76a:	1f 91       	pop	r17
   1e76c:	0f 91       	pop	r16
   1e76e:	ff 90       	pop	r15
   1e770:	ef 90       	pop	r14
   1e772:	df 90       	pop	r13
   1e774:	cf 90       	pop	r12
   1e776:	bf 90       	pop	r11
   1e778:	af 90       	pop	r10
   1e77a:	9f 90       	pop	r9
   1e77c:	8f 90       	pop	r8
   1e77e:	7f 90       	pop	r7
   1e780:	6f 90       	pop	r6
   1e782:	5f 90       	pop	r5
   1e784:	4f 90       	pop	r4
   1e786:	3f 90       	pop	r3
   1e788:	2f 90       	pop	r2
   1e78a:	0f 90       	pop	r0
   1e78c:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1e790:	0f 90       	pop	r0
   1e792:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1e796:	0f 90       	pop	r0
   1e798:	1f 90       	pop	r1
   1e79a:	18 95       	reti

0001e79c <evsys_init>:


static void evsys_init(void)
{
   1e79c:	cf 93       	push	r28
   1e79e:	df 93       	push	r29
   1e7a0:	cd b7       	in	r28, 0x3d	; 61
   1e7a2:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
   1e7a4:	62 e0       	ldi	r22, 0x02	; 2
   1e7a6:	80 e0       	ldi	r24, 0x00	; 0
   1e7a8:	0f 94 f7 10 	call	0x221ee	; 0x221ee <sysclk_enable_module>

	/* ADC - event channels 0, 1, 2, 3 */
	EVSYS.CH0MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH0
   1e7ac:	80 e8       	ldi	r24, 0x80	; 128
   1e7ae:	91 e0       	ldi	r25, 0x01	; 1
   1e7b0:	26 ec       	ldi	r18, 0xC6	; 198
   1e7b2:	fc 01       	movw	r30, r24
   1e7b4:	20 83       	st	Z, r18
	EVSYS.CH0CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH0 no digital filtering
   1e7b6:	80 e8       	ldi	r24, 0x80	; 128
   1e7b8:	91 e0       	ldi	r25, 0x01	; 1
   1e7ba:	fc 01       	movw	r30, r24
   1e7bc:	10 86       	std	Z+8, r1	; 0x08
	EVSYS.CH1MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH1
   1e7be:	80 e8       	ldi	r24, 0x80	; 128
   1e7c0:	91 e0       	ldi	r25, 0x01	; 1
   1e7c2:	26 ec       	ldi	r18, 0xC6	; 198
   1e7c4:	fc 01       	movw	r30, r24
   1e7c6:	21 83       	std	Z+1, r18	; 0x01
	EVSYS.CH1CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH1 no digital filtering
   1e7c8:	80 e8       	ldi	r24, 0x80	; 128
   1e7ca:	91 e0       	ldi	r25, 0x01	; 1
   1e7cc:	fc 01       	movw	r30, r24
   1e7ce:	11 86       	std	Z+9, r1	; 0x09
	EVSYS.CH2MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH2
   1e7d0:	80 e8       	ldi	r24, 0x80	; 128
   1e7d2:	91 e0       	ldi	r25, 0x01	; 1
   1e7d4:	26 ec       	ldi	r18, 0xC6	; 198
   1e7d6:	fc 01       	movw	r30, r24
   1e7d8:	22 83       	std	Z+2, r18	; 0x02
	EVSYS.CH2CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH2 no digital filtering
   1e7da:	80 e8       	ldi	r24, 0x80	; 128
   1e7dc:	91 e0       	ldi	r25, 0x01	; 1
   1e7de:	fc 01       	movw	r30, r24
   1e7e0:	12 86       	std	Z+10, r1	; 0x0a
	EVSYS.CH3MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH3
   1e7e2:	80 e8       	ldi	r24, 0x80	; 128
   1e7e4:	91 e0       	ldi	r25, 0x01	; 1
   1e7e6:	26 ec       	ldi	r18, 0xC6	; 198
   1e7e8:	fc 01       	movw	r30, r24
   1e7ea:	23 83       	std	Z+3, r18	; 0x03
	EVSYS.CH3CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH3 no digital filtering
   1e7ec:	80 e8       	ldi	r24, 0x80	; 128
   1e7ee:	91 e0       	ldi	r25, 0x01	; 1
   1e7f0:	fc 01       	movw	r30, r24
   1e7f2:	13 86       	std	Z+11, r1	; 0x0b

	/* DAC - event 4 */
	EVSYS.CH4MUX  = EVSYS_CHMUX_TCE1_OVF_gc;									// TCE1 overflow goes to EVSYS CH4
   1e7f4:	80 e8       	ldi	r24, 0x80	; 128
   1e7f6:	91 e0       	ldi	r25, 0x01	; 1
   1e7f8:	28 ee       	ldi	r18, 0xE8	; 232
   1e7fa:	fc 01       	movw	r30, r24
   1e7fc:	24 83       	std	Z+4, r18	; 0x04
	EVSYS.CH4CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH4 no digital filtering
   1e7fe:	80 e8       	ldi	r24, 0x80	; 128
   1e800:	91 e0       	ldi	r25, 0x01	; 1
   1e802:	fc 01       	movw	r30, r24
   1e804:	14 86       	std	Z+12, r1	; 0x0c
}
   1e806:	00 00       	nop
   1e808:	df 91       	pop	r29
   1e80a:	cf 91       	pop	r28
   1e80c:	08 95       	ret

0001e80e <tc_init>:


static void tc_init(void)
{
   1e80e:	cf 93       	push	r28
   1e810:	df 93       	push	r29
   1e812:	cd b7       	in	r28, 0x3d	; 61
   1e814:	de b7       	in	r29, 0x3e	; 62
   1e816:	25 97       	sbiw	r28, 0x05	; 5
   1e818:	cd bf       	out	0x3d, r28	; 61
   1e81a:	de bf       	out	0x3e, r29	; 62
	/* Get the PWM value */
	int32_t l_xo_mode_pwm;
	{
		irqflags_t flags = cpu_irq_save();
   1e81c:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1e820:	89 83       	std	Y+1, r24	; 0x01
		l_xo_mode_pwm = g_xo_mode_pwm;
   1e822:	80 91 9e 28 	lds	r24, 0x289E	; 0x80289e <g_xo_mode_pwm>
   1e826:	90 91 9f 28 	lds	r25, 0x289F	; 0x80289f <g_xo_mode_pwm+0x1>
   1e82a:	a0 91 a0 28 	lds	r26, 0x28A0	; 0x8028a0 <g_xo_mode_pwm+0x2>
   1e82e:	b0 91 a1 28 	lds	r27, 0x28A1	; 0x8028a1 <g_xo_mode_pwm+0x3>
   1e832:	8a 83       	std	Y+2, r24	; 0x02
   1e834:	9b 83       	std	Y+3, r25	; 0x03
   1e836:	ac 83       	std	Y+4, r26	; 0x04
   1e838:	bd 83       	std	Y+5, r27	; 0x05
		cpu_irq_restore(flags);
   1e83a:	89 81       	ldd	r24, Y+1	; 0x01
   1e83c:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
	}

	/* TCC0: VCTCXO PWM signal generation and ADCA & ADCB */
	pwm_init(&g_pwm_vctcxo_cfg, PWM_TCC0, PWM_CH_C, 2048);						// Init PWM structure and enable timer - running with 2048 Hz --> 2 Hz averaged data
   1e840:	20 e0       	ldi	r18, 0x00	; 0
   1e842:	38 e0       	ldi	r19, 0x08	; 8
   1e844:	43 e0       	ldi	r20, 0x03	; 3
   1e846:	60 e0       	ldi	r22, 0x00	; 0
   1e848:	85 ea       	ldi	r24, 0xA5	; 165
   1e84a:	99 e2       	ldi	r25, 0x29	; 41
   1e84c:	0e 94 75 c6 	call	0x18cea	; 0x18cea <pwm_init>
	pwm_start(&g_pwm_vctcxo_cfg, 45);											// Start PWM here. Percentage with 1% granularity is to coarse, use driver access instead
   1e850:	6d e2       	ldi	r22, 0x2D	; 45
   1e852:	85 ea       	ldi	r24, 0xA5	; 165
   1e854:	99 e2       	ldi	r25, 0x29	; 41
   1e856:	0e 94 dd c7 	call	0x18fba	; 0x18fba <pwm_start>
	tc_write_cc_buffer(&TCC0, TC_CCC, (uint16_t) ((l_xo_mode_pwm & C_XO_VAL_INT_MASK) >> C_XO_VAL_INT_SHIFT));	// Setting the PWM value
   1e85a:	8a 81       	ldd	r24, Y+2	; 0x02
   1e85c:	9b 81       	ldd	r25, Y+3	; 0x03
   1e85e:	ac 81       	ldd	r26, Y+4	; 0x04
   1e860:	bd 81       	ldd	r27, Y+5	; 0x05
   1e862:	88 27       	eor	r24, r24
   1e864:	bb 27       	eor	r27, r27
   1e866:	89 2f       	mov	r24, r25
   1e868:	9a 2f       	mov	r25, r26
   1e86a:	ab 2f       	mov	r26, r27
   1e86c:	bb 27       	eor	r27, r27
   1e86e:	a7 fd       	sbrc	r26, 7
   1e870:	ba 95       	dec	r27
   1e872:	ac 01       	movw	r20, r24
   1e874:	63 e0       	ldi	r22, 0x03	; 3
   1e876:	80 e0       	ldi	r24, 0x00	; 0
   1e878:	98 e0       	ldi	r25, 0x08	; 8
   1e87a:	0e 94 10 d1 	call	0x1a220	; 0x1a220 <tc_write_cc_buffer>

	/* TCC1: Free running clock for 30 MHz PLL */
	g_pwm_ctr_pll_cfg.tc = &TCC1;
   1e87e:	80 e4       	ldi	r24, 0x40	; 64
   1e880:	98 e0       	ldi	r25, 0x08	; 8
   1e882:	80 93 ac 29 	sts	0x29AC, r24	; 0x8029ac <g_pwm_ctr_pll_cfg>
   1e886:	90 93 ad 29 	sts	0x29AD, r25	; 0x8029ad <g_pwm_ctr_pll_cfg+0x1>
	tc_enable(&TCC1);															// Enable TCC1 and power up
   1e88a:	80 e4       	ldi	r24, 0x40	; 64
   1e88c:	98 e0       	ldi	r25, 0x08	; 8
   1e88e:	0e 94 a0 b4 	call	0x16940	; 0x16940 <tc_enable>
	tc_set_wgm(&TCC1, TC_WG_NORMAL);											// Normal counting up
   1e892:	60 e0       	ldi	r22, 0x00	; 0
   1e894:	80 e4       	ldi	r24, 0x40	; 64
   1e896:	98 e0       	ldi	r25, 0x08	; 8
   1e898:	0e 94 7a d1 	call	0x1a2f4	; 0x1a2f4 <tc_set_wgm>
	tc_write_clock_source(&TCC1, PWM_CLK_OFF);									// Disable counter until all is ready
   1e89c:	60 e0       	ldi	r22, 0x00	; 0
   1e89e:	80 e4       	ldi	r24, 0x40	; 64
   1e8a0:	98 e0       	ldi	r25, 0x08	; 8
   1e8a2:	0e 94 87 d0 	call	0x1a10e	; 0x1a10e <tc_write_clock_source>
	pwm_set_frequency(&g_pwm_ctr_pll_cfg, 1000);								// Prepare structure for 1 ms overflow frequency
   1e8a6:	68 ee       	ldi	r22, 0xE8	; 232
   1e8a8:	73 e0       	ldi	r23, 0x03	; 3
   1e8aa:	8c ea       	ldi	r24, 0xAC	; 172
   1e8ac:	99 e2       	ldi	r25, 0x29	; 41
   1e8ae:	0e 94 a6 c5 	call	0x18b4c	; 0x18b4c <pwm_set_frequency>
	tc_write_period(&TCC1, g_pwm_ctr_pll_cfg.period);							// Calculate period count
   1e8b2:	80 91 b1 29 	lds	r24, 0x29B1	; 0x8029b1 <g_pwm_ctr_pll_cfg+0x5>
   1e8b6:	90 91 b2 29 	lds	r25, 0x29B2	; 0x8029b2 <g_pwm_ctr_pll_cfg+0x6>
   1e8ba:	bc 01       	movw	r22, r24
   1e8bc:	80 e4       	ldi	r24, 0x40	; 64
   1e8be:	98 e0       	ldi	r25, 0x08	; 8
   1e8c0:	0e 94 cd d0 	call	0x1a19a	; 0x1a19a <tc_write_period>
	tc_write_period_buffer(&TCC1, C_TCC1_PERIOD - 1);							// Overflows every 1 ms
   1e8c4:	6f e2       	ldi	r22, 0x2F	; 47
   1e8c6:	75 e7       	ldi	r23, 0x75	; 117
   1e8c8:	80 e4       	ldi	r24, 0x40	; 64
   1e8ca:	98 e0       	ldi	r25, 0x08	; 8
   1e8cc:	0e 94 e5 d0 	call	0x1a1ca	; 0x1a1ca <tc_write_period_buffer>

	/* TCE1: DAC clock */
	tc_enable(&TCE1);
   1e8d0:	80 e4       	ldi	r24, 0x40	; 64
   1e8d2:	9a e0       	ldi	r25, 0x0A	; 10
   1e8d4:	0e 94 a0 b4 	call	0x16940	; 0x16940 <tc_enable>
	tc_set_wgm(&TCE1, TC_WG_NORMAL);											// Internal clock for DAC convertion
   1e8d8:	60 e0       	ldi	r22, 0x00	; 0
   1e8da:	80 e4       	ldi	r24, 0x40	; 64
   1e8dc:	9a e0       	ldi	r25, 0x0A	; 10
   1e8de:	0e 94 7a d1 	call	0x1a2f4	; 0x1a2f4 <tc_set_wgm>
	tc_write_period(&TCE1, (sysclk_get_per_hz() / DAC_RATE_OF_CONV) - 1);		// DAC clock of 100 kHz for DDS (Direct Digital Synthesis)
   1e8e2:	0e 94 8e c9 	call	0x1931c	; 0x1931c <sysclk_get_per_hz>
   1e8e6:	dc 01       	movw	r26, r24
   1e8e8:	cb 01       	movw	r24, r22
   1e8ea:	20 e8       	ldi	r18, 0x80	; 128
   1e8ec:	3b eb       	ldi	r19, 0xBB	; 187
   1e8ee:	40 e0       	ldi	r20, 0x00	; 0
   1e8f0:	50 e0       	ldi	r21, 0x00	; 0
   1e8f2:	bc 01       	movw	r22, r24
   1e8f4:	cd 01       	movw	r24, r26
   1e8f6:	0f 94 fe 2d 	call	0x25bfc	; 0x25bfc <__udivmodsi4>
   1e8fa:	da 01       	movw	r26, r20
   1e8fc:	c9 01       	movw	r24, r18
   1e8fe:	01 97       	sbiw	r24, 0x01	; 1
   1e900:	bc 01       	movw	r22, r24
   1e902:	80 e4       	ldi	r24, 0x40	; 64
   1e904:	9a e0       	ldi	r25, 0x0A	; 10
   1e906:	0e 94 cd d0 	call	0x1a19a	; 0x1a19a <tc_write_period>
}
   1e90a:	00 00       	nop
   1e90c:	25 96       	adiw	r28, 0x05	; 5
   1e90e:	cd bf       	out	0x3d, r28	; 61
   1e910:	de bf       	out	0x3e, r29	; 62
   1e912:	df 91       	pop	r29
   1e914:	cf 91       	pop	r28
   1e916:	08 95       	ret

0001e918 <tc_start>:

static void tc_start(void)
{
   1e918:	cf 93       	push	r28
   1e91a:	df 93       	push	r29
   1e91c:	cd b7       	in	r28, 0x3d	; 61
   1e91e:	de b7       	in	r29, 0x3e	; 62
	/* ADC clock */
	tc_write_clock_source(&TCC0, TC_CLKSEL_DIV1_gc);							// VCTCXO PWM start, output still is Z-state
   1e920:	61 e0       	ldi	r22, 0x01	; 1
   1e922:	80 e0       	ldi	r24, 0x00	; 0
   1e924:	98 e0       	ldi	r25, 0x08	; 8
   1e926:	0e 94 87 d0 	call	0x1a10e	; 0x1a10e <tc_write_clock_source>
	tc_set_overflow_interrupt_callback(&TCC0, isr_tcc0_ovfl);
   1e92a:	69 eb       	ldi	r22, 0xB9	; 185
   1e92c:	74 ef       	ldi	r23, 0xF4	; 244
   1e92e:	80 e0       	ldi	r24, 0x00	; 0
   1e930:	98 e0       	ldi	r25, 0x08	; 8
   1e932:	0e 94 1c b5 	call	0x16a38	; 0x16a38 <tc_set_overflow_interrupt_callback>
	tc_set_overflow_interrupt_level(&TCC0, TC_INT_LVL_LO);
   1e936:	61 e0       	ldi	r22, 0x01	; 1
   1e938:	80 e0       	ldi	r24, 0x00	; 0
   1e93a:	98 e0       	ldi	r25, 0x08	; 8
   1e93c:	0e 94 63 d0 	call	0x1a0c6	; 0x1a0c6 <tc_set_overflow_interrupt_level>

	/* Free running clock for 30 MHz PLL */
	tc_write_clock_source(&TCC1, TC_CLKSEL_DIV1_gc);
   1e940:	61 e0       	ldi	r22, 0x01	; 1
   1e942:	80 e4       	ldi	r24, 0x40	; 64
   1e944:	98 e0       	ldi	r25, 0x08	; 8
   1e946:	0e 94 87 d0 	call	0x1a10e	; 0x1a10e <tc_write_clock_source>
	tc_set_overflow_interrupt_callback(&TCC1, isr_tcc1_ovfl);
   1e94a:	69 ec       	ldi	r22, 0xC9	; 201
   1e94c:	75 ef       	ldi	r23, 0xF5	; 245
   1e94e:	80 e4       	ldi	r24, 0x40	; 64
   1e950:	98 e0       	ldi	r25, 0x08	; 8
   1e952:	0e 94 1c b5 	call	0x16a38	; 0x16a38 <tc_set_overflow_interrupt_callback>
	tc_set_overflow_interrupt_level(&TCC1, TC_INT_LVL_HI);
   1e956:	63 e0       	ldi	r22, 0x03	; 3
   1e958:	80 e4       	ldi	r24, 0x40	; 64
   1e95a:	98 e0       	ldi	r25, 0x08	; 8
   1e95c:	0e 94 63 d0 	call	0x1a0c6	; 0x1a0c6 <tc_set_overflow_interrupt_level>
//	tc_write_clock_source(&TCD0, TC_CLKSEL_DIV1_gc);
//	tc_write_clock_source(&TCD1, TC_CLKSEL_DIV1_gc);
//	tc_write_clock_source(&TCE0, TC_CLKSEL_DIV1_gc);

	/* DAC clock */
	tc_write_clock_source(&TCE1, TC_CLKSEL_DIV1_gc);
   1e960:	61 e0       	ldi	r22, 0x01	; 1
   1e962:	80 e4       	ldi	r24, 0x40	; 64
   1e964:	9a e0       	ldi	r25, 0x0A	; 10
   1e966:	0e 94 87 d0 	call	0x1a10e	; 0x1a10e <tc_write_clock_source>

//	tc_write_clock_source(&TCF0, TC_CLKSEL_DIV1_gc);
//	tc_write_clock_source(&TCF1, TC_CLKSEL_DIV1_gc);
}
   1e96a:	00 00       	nop
   1e96c:	df 91       	pop	r29
   1e96e:	cf 91       	pop	r28
   1e970:	08 95       	ret

0001e972 <isr_tcc0_ovfl>:

//ISR(TCC0_OVF_vect)
void isr_tcc0_ovfl(void)
{	// This ISR is called 2048 per second
   1e972:	ef 92       	push	r14
   1e974:	ff 92       	push	r15
   1e976:	0f 93       	push	r16
   1e978:	1f 93       	push	r17
   1e97a:	cf 93       	push	r28
   1e97c:	df 93       	push	r29
   1e97e:	00 d0       	rcall	.+0      	; 0x1e980 <isr_tcc0_ovfl+0xe>
   1e980:	1f 92       	push	r1
   1e982:	cd b7       	in	r28, 0x3d	; 61
//	static uint32_t	last_10ms  = 0UL;
	static uint32_t	last_100ms = 0UL;
	static uint32_t	last_500ms = 0UL;
	
	/* Time downscaling */
	uint32_t now = tcc1_get_time();
   1e984:	de b7       	in	r29, 0x3e	; 62
   1e986:	8b d0       	rcall	.+278    	; 0x1ea9e <tcc1_get_time>
   1e988:	dc 01       	movw	r26, r24
   1e98a:	cb 01       	movw	r24, r22
   1e98c:	89 83       	std	Y+1, r24	; 0x01
   1e98e:	9a 83       	std	Y+2, r25	; 0x02
   1e990:	ab 83       	std	Y+3, r26	; 0x03

	/* Clear IF bit to allow interrupt enabled section */
	TCC0_INTFLAGS = TC0_OVFIF_bm;
   1e992:	bc 83       	std	Y+4, r27	; 0x04
   1e994:	8c e0       	ldi	r24, 0x0C	; 12
   1e996:	98 e0       	ldi	r25, 0x08	; 8
   1e998:	21 e0       	ldi	r18, 0x01	; 1
   1e99a:	fc 01       	movw	r30, r24

	if (g_workmode == WORKMODE_RUN) {
   1e99c:	20 83       	st	Z, r18
   1e99e:	80 91 6c 25 	lds	r24, 0x256C	; 0x80256c <g_workmode>
   1e9a2:	82 30       	cpi	r24, 0x02	; 2
   1e9a4:	09 f0       	breq	.+2      	; 0x1e9a8 <isr_tcc0_ovfl+0x36>
			return;
		}
#endif

		/* Group, which needs to be called about 10x per second */
		if (((now - last_100ms) >= 102) || (now < last_100ms)) {
   1e9a6:	71 c0       	rjmp	.+226    	; 0x1ea8a <isr_tcc0_ovfl+0x118>
   1e9a8:	80 91 c2 2b 	lds	r24, 0x2BC2	; 0x802bc2 <last_100ms.8616>
   1e9ac:	90 91 c3 2b 	lds	r25, 0x2BC3	; 0x802bc3 <last_100ms.8616+0x1>
   1e9b0:	a0 91 c4 2b 	lds	r26, 0x2BC4	; 0x802bc4 <last_100ms.8616+0x2>
   1e9b4:	b0 91 c5 2b 	lds	r27, 0x2BC5	; 0x802bc5 <last_100ms.8616+0x3>
   1e9b8:	29 81       	ldd	r18, Y+1	; 0x01
   1e9ba:	3a 81       	ldd	r19, Y+2	; 0x02
   1e9bc:	4b 81       	ldd	r20, Y+3	; 0x03
   1e9be:	5c 81       	ldd	r21, Y+4	; 0x04
   1e9c0:	79 01       	movw	r14, r18
   1e9c2:	8a 01       	movw	r16, r20
   1e9c4:	e8 1a       	sub	r14, r24
   1e9c6:	f9 0a       	sbc	r15, r25
   1e9c8:	0a 0b       	sbc	r16, r26
   1e9ca:	1b 0b       	sbc	r17, r27
   1e9cc:	d8 01       	movw	r26, r16
   1e9ce:	c7 01       	movw	r24, r14
   1e9d0:	86 36       	cpi	r24, 0x66	; 102
   1e9d2:	91 05       	cpc	r25, r1
   1e9d4:	a1 05       	cpc	r26, r1
   1e9d6:	b1 05       	cpc	r27, r1
   1e9d8:	88 f4       	brcc	.+34     	; 0x1e9fc <isr_tcc0_ovfl+0x8a>
   1e9da:	80 91 c2 2b 	lds	r24, 0x2BC2	; 0x802bc2 <last_100ms.8616>
   1e9de:	90 91 c3 2b 	lds	r25, 0x2BC3	; 0x802bc3 <last_100ms.8616+0x1>
   1e9e2:	a0 91 c4 2b 	lds	r26, 0x2BC4	; 0x802bc4 <last_100ms.8616+0x2>
   1e9e6:	b0 91 c5 2b 	lds	r27, 0x2BC5	; 0x802bc5 <last_100ms.8616+0x3>
   1e9ea:	29 81       	ldd	r18, Y+1	; 0x01
   1e9ec:	3a 81       	ldd	r19, Y+2	; 0x02
   1e9ee:	4b 81       	ldd	r20, Y+3	; 0x03
   1e9f0:	5c 81       	ldd	r21, Y+4	; 0x04
   1e9f2:	28 17       	cp	r18, r24
   1e9f4:	39 07       	cpc	r19, r25
   1e9f6:	4a 07       	cpc	r20, r26
   1e9f8:	5b 07       	cpc	r21, r27
			last_100ms = now;
   1e9fa:	70 f4       	brcc	.+28     	; 0x1ea18 <isr_tcc0_ovfl+0xa6>
   1e9fc:	89 81       	ldd	r24, Y+1	; 0x01
   1e9fe:	9a 81       	ldd	r25, Y+2	; 0x02
   1ea00:	ab 81       	ldd	r26, Y+3	; 0x03
   1ea02:	bc 81       	ldd	r27, Y+4	; 0x04
   1ea04:	80 93 c2 2b 	sts	0x2BC2, r24	; 0x802bc2 <last_100ms.8616>
   1ea08:	90 93 c3 2b 	sts	0x2BC3, r25	; 0x802bc3 <last_100ms.8616+0x1>
   1ea0c:	a0 93 c4 2b 	sts	0x2BC4, r26	; 0x802bc4 <last_100ms.8616+0x2>
			isr_100ms();
   1ea10:	b0 93 c5 2b 	sts	0x2BC5, r27	; 0x802bc5 <last_100ms.8616+0x3>
			return;
   1ea14:	75 d0       	rcall	.+234    	; 0x1eb00 <isr_100ms>
		}

		/* Group, which needs to be called about 2x per second */
		if (((now - last_500ms) >= 500) || (now < last_500ms)) {
   1ea16:	39 c0       	rjmp	.+114    	; 0x1ea8a <isr_tcc0_ovfl+0x118>
   1ea18:	80 91 c6 2b 	lds	r24, 0x2BC6	; 0x802bc6 <last_500ms.8617>
   1ea1c:	90 91 c7 2b 	lds	r25, 0x2BC7	; 0x802bc7 <last_500ms.8617+0x1>
   1ea20:	a0 91 c8 2b 	lds	r26, 0x2BC8	; 0x802bc8 <last_500ms.8617+0x2>
   1ea24:	b0 91 c9 2b 	lds	r27, 0x2BC9	; 0x802bc9 <last_500ms.8617+0x3>
   1ea28:	29 81       	ldd	r18, Y+1	; 0x01
   1ea2a:	3a 81       	ldd	r19, Y+2	; 0x02
   1ea2c:	4b 81       	ldd	r20, Y+3	; 0x03
   1ea2e:	5c 81       	ldd	r21, Y+4	; 0x04
   1ea30:	79 01       	movw	r14, r18
   1ea32:	8a 01       	movw	r16, r20
   1ea34:	e8 1a       	sub	r14, r24
   1ea36:	f9 0a       	sbc	r15, r25
   1ea38:	0a 0b       	sbc	r16, r26
   1ea3a:	1b 0b       	sbc	r17, r27
   1ea3c:	d8 01       	movw	r26, r16
   1ea3e:	c7 01       	movw	r24, r14
   1ea40:	84 3f       	cpi	r24, 0xF4	; 244
   1ea42:	91 40       	sbci	r25, 0x01	; 1
   1ea44:	a1 05       	cpc	r26, r1
   1ea46:	b1 05       	cpc	r27, r1
   1ea48:	88 f4       	brcc	.+34     	; 0x1ea6c <isr_tcc0_ovfl+0xfa>
   1ea4a:	80 91 c6 2b 	lds	r24, 0x2BC6	; 0x802bc6 <last_500ms.8617>
   1ea4e:	90 91 c7 2b 	lds	r25, 0x2BC7	; 0x802bc7 <last_500ms.8617+0x1>
   1ea52:	a0 91 c8 2b 	lds	r26, 0x2BC8	; 0x802bc8 <last_500ms.8617+0x2>
   1ea56:	b0 91 c9 2b 	lds	r27, 0x2BC9	; 0x802bc9 <last_500ms.8617+0x3>
   1ea5a:	29 81       	ldd	r18, Y+1	; 0x01
   1ea5c:	3a 81       	ldd	r19, Y+2	; 0x02
   1ea5e:	4b 81       	ldd	r20, Y+3	; 0x03
   1ea60:	5c 81       	ldd	r21, Y+4	; 0x04
   1ea62:	28 17       	cp	r18, r24
   1ea64:	39 07       	cpc	r19, r25
   1ea66:	4a 07       	cpc	r20, r26
   1ea68:	5b 07       	cpc	r21, r27
			last_500ms = now;
   1ea6a:	70 f4       	brcc	.+28     	; 0x1ea88 <isr_tcc0_ovfl+0x116>
   1ea6c:	89 81       	ldd	r24, Y+1	; 0x01
   1ea6e:	9a 81       	ldd	r25, Y+2	; 0x02
   1ea70:	ab 81       	ldd	r26, Y+3	; 0x03
   1ea72:	bc 81       	ldd	r27, Y+4	; 0x04
   1ea74:	80 93 c6 2b 	sts	0x2BC6, r24	; 0x802bc6 <last_500ms.8617>
   1ea78:	90 93 c7 2b 	sts	0x2BC7, r25	; 0x802bc7 <last_500ms.8617+0x1>
   1ea7c:	a0 93 c8 2b 	sts	0x2BC8, r26	; 0x802bc8 <last_500ms.8617+0x2>
			isr_500ms();
			return;
   1ea80:	b0 93 c9 2b 	sts	0x2BC9, r27	; 0x802bc9 <last_500ms.8617+0x3>
		}

		isr_sparetime();
   1ea84:	49 d0       	rcall	.+146    	; 0x1eb18 <isr_500ms>
	}
}
   1ea86:	01 c0       	rjmp	.+2      	; 0x1ea8a <isr_tcc0_ovfl+0x118>
   1ea88:	7a d0       	rcall	.+244    	; 0x1eb7e <isr_sparetime>
   1ea8a:	24 96       	adiw	r28, 0x04	; 4
   1ea8c:	cd bf       	out	0x3d, r28	; 61
   1ea8e:	de bf       	out	0x3e, r29	; 62
   1ea90:	df 91       	pop	r29
   1ea92:	cf 91       	pop	r28
   1ea94:	1f 91       	pop	r17
   1ea96:	0f 91       	pop	r16
   1ea98:	ff 90       	pop	r15
   1ea9a:	ef 90       	pop	r14
   1ea9c:	08 95       	ret

0001ea9e <tcc1_get_time>:

uint32_t tcc1_get_time(void)
{
   1ea9e:	cf 93       	push	r28
   1eaa0:	df 93       	push	r29
   1eaa2:	cd b7       	in	r28, 0x3d	; 61
   1eaa4:	de b7       	in	r29, 0x3e	; 62
   1eaa6:	29 97       	sbiw	r28, 0x09	; 9
   1eaa8:	cd bf       	out	0x3d, r28	; 61
   1eaaa:	de bf       	out	0x3e, r29	; 62
	uint64_t now;

	irqflags_t flags = cpu_irq_save();
   1eaac:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1eab0:	89 83       	std	Y+1, r24	; 0x01
	now = g_milliseconds_cnt64;
   1eab2:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <g_milliseconds_cnt64>
   1eab6:	8a 83       	std	Y+2, r24	; 0x02
   1eab8:	80 91 5d 24 	lds	r24, 0x245D	; 0x80245d <g_milliseconds_cnt64+0x1>
   1eabc:	8b 83       	std	Y+3, r24	; 0x03
   1eabe:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <g_milliseconds_cnt64+0x2>
   1eac2:	8c 83       	std	Y+4, r24	; 0x04
   1eac4:	80 91 5f 24 	lds	r24, 0x245F	; 0x80245f <g_milliseconds_cnt64+0x3>
   1eac8:	8d 83       	std	Y+5, r24	; 0x05
   1eaca:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <g_milliseconds_cnt64+0x4>
   1eace:	8e 83       	std	Y+6, r24	; 0x06
   1ead0:	80 91 61 24 	lds	r24, 0x2461	; 0x802461 <g_milliseconds_cnt64+0x5>
   1ead4:	8f 83       	std	Y+7, r24	; 0x07
   1ead6:	80 91 62 24 	lds	r24, 0x2462	; 0x802462 <g_milliseconds_cnt64+0x6>
   1eada:	88 87       	std	Y+8, r24	; 0x08
   1eadc:	80 91 63 24 	lds	r24, 0x2463	; 0x802463 <g_milliseconds_cnt64+0x7>
   1eae0:	89 87       	std	Y+9, r24	; 0x09
	cpu_irq_restore(flags);
   1eae2:	89 81       	ldd	r24, Y+1	; 0x01
   1eae4:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

	return (uint32_t)now;
   1eae8:	8a 81       	ldd	r24, Y+2	; 0x02
   1eaea:	9b 81       	ldd	r25, Y+3	; 0x03
   1eaec:	ac 81       	ldd	r26, Y+4	; 0x04
   1eaee:	bd 81       	ldd	r27, Y+5	; 0x05
}
   1eaf0:	bc 01       	movw	r22, r24
   1eaf2:	cd 01       	movw	r24, r26
   1eaf4:	29 96       	adiw	r28, 0x09	; 9
   1eaf6:	cd bf       	out	0x3d, r28	; 61
   1eaf8:	de bf       	out	0x3e, r29	; 62
   1eafa:	df 91       	pop	r29
   1eafc:	cf 91       	pop	r28
   1eafe:	08 95       	ret

0001eb00 <isr_100ms>:
	isr_10ms_twi1_onboard(now);
}
#endif

static void isr_100ms(void)
{
   1eb00:	cf 93       	push	r28
   1eb02:	df 93       	push	r29
   1eb04:	cd b7       	in	r28, 0x3d	; 61
   1eb06:	de b7       	in	r29, 0x3e	; 62
	isr_100ms_main_1pps();
   1eb08:	0e 94 51 e5 	call	0x1caa2	; 0x1caa2 <isr_100ms_main_1pps>
	isr_100ms_twi1_onboard();
   1eb0c:	0e 94 5a 7d 	call	0xfab4	; 0xfab4 <isr_100ms_twi1_onboard>
}
   1eb10:	00 00       	nop
   1eb12:	df 91       	pop	r29
   1eb14:	cf 91       	pop	r28
   1eb16:	08 95       	ret

0001eb18 <isr_500ms>:

static void isr_500ms(void)
{
   1eb18:	cf 92       	push	r12
   1eb1a:	ef 92       	push	r14
   1eb1c:	0f 93       	push	r16
   1eb1e:	cf 93       	push	r28
   1eb20:	df 93       	push	r29
   1eb22:	cd b7       	in	r28, 0x3d	; 61
   1eb24:	de b7       	in	r29, 0x3e	; 62
	isr_500ms_twi1_onboard();
   1eb26:	0e 94 7c 7d 	call	0xfaf8	; 0xfaf8 <isr_500ms_twi1_onboard>

	/* CPU ADC values */
	sched_push(task_adc, SCHED_ENTRY_CB_TYPE__LISTTIME, 100, true, false, false);
   1eb2a:	c1 2c       	mov	r12, r1
   1eb2c:	e1 2c       	mov	r14, r1
   1eb2e:	01 e0       	ldi	r16, 0x01	; 1
   1eb30:	24 e6       	ldi	r18, 0x64	; 100
   1eb32:	30 e0       	ldi	r19, 0x00	; 0
   1eb34:	40 e0       	ldi	r20, 0x00	; 0
   1eb36:	50 e0       	ldi	r21, 0x00	; 0
   1eb38:	60 e0       	ldi	r22, 0x00	; 0
   1eb3a:	83 e7       	ldi	r24, 0x73	; 115
   1eb3c:	9d ef       	ldi	r25, 0xFD	; 253
   1eb3e:	0e 94 9c ed 	call	0x1db38	; 0x1db38 <sched_push>

	/* CPU DAC reconfiguration */
	sched_push(task_dac, SCHED_ENTRY_CB_TYPE__LISTTIME, 100, true, false, false);
   1eb42:	c1 2c       	mov	r12, r1
   1eb44:	e1 2c       	mov	r14, r1
   1eb46:	01 e0       	ldi	r16, 0x01	; 1
   1eb48:	24 e6       	ldi	r18, 0x64	; 100
   1eb4a:	30 e0       	ldi	r19, 0x00	; 0
   1eb4c:	40 e0       	ldi	r20, 0x00	; 0
   1eb4e:	50 e0       	ldi	r21, 0x00	; 0
   1eb50:	60 e0       	ldi	r22, 0x00	; 0
   1eb52:	88 e0       	ldi	r24, 0x08	; 8
   1eb54:	9c ef       	ldi	r25, 0xFC	; 252
   1eb56:	0e 94 9c ed 	call	0x1db38	; 0x1db38 <sched_push>

	/* Kick RTC32 */
	rtc_set_alarm(rtc_get_time() + 2);
   1eb5a:	0e 94 d5 54 	call	0xa9aa	; 0xa9aa <rtc_get_time>
   1eb5e:	dc 01       	movw	r26, r24
   1eb60:	cb 01       	movw	r24, r22
   1eb62:	02 96       	adiw	r24, 0x02	; 2
   1eb64:	a1 1d       	adc	r26, r1
   1eb66:	b1 1d       	adc	r27, r1
   1eb68:	bc 01       	movw	r22, r24
   1eb6a:	cd 01       	movw	r24, r26
   1eb6c:	0e 94 e1 54 	call	0xa9c2	; 0xa9c2 <rtc_set_alarm>
}
   1eb70:	00 00       	nop
   1eb72:	df 91       	pop	r29
   1eb74:	cf 91       	pop	r28
   1eb76:	0f 91       	pop	r16
   1eb78:	ef 90       	pop	r14
   1eb7a:	cf 90       	pop	r12
   1eb7c:	08 95       	ret

0001eb7e <isr_sparetime>:

static void isr_sparetime(void)
{
   1eb7e:	cf 93       	push	r28
   1eb80:	df 93       	push	r29
   1eb82:	cd b7       	in	r28, 0x3d	; 61
   1eb84:	de b7       	in	r29, 0x3e	; 62
	isr_sparetime_twi1_onboard();
   1eb86:	0e 94 a5 7d 	call	0xfb4a	; 0xfb4a <isr_sparetime_twi1_onboard>
}
   1eb8a:	00 00       	nop
   1eb8c:	df 91       	pop	r29
   1eb8e:	cf 91       	pop	r28
   1eb90:	08 95       	ret

0001eb92 <isr_tcc1_ovfl>:

//ISR(TCC1_OVF_vect)
void isr_tcc1_ovfl(void)
{	// This ISR is called every millisecond for tracking the PLL
   1eb92:	af 92       	push	r10
   1eb94:	bf 92       	push	r11
   1eb96:	cf 92       	push	r12
   1eb98:	df 92       	push	r13
   1eb9a:	ef 92       	push	r14
   1eb9c:	ff 92       	push	r15
   1eb9e:	0f 93       	push	r16
   1eba0:	1f 93       	push	r17
   1eba2:	cf 93       	push	r28
   1eba4:	df 93       	push	r29
   1eba6:	cd b7       	in	r28, 0x3d	; 61
   1eba8:	de b7       	in	r29, 0x3e	; 62
	++g_milliseconds_cnt64;
   1ebaa:	a0 90 5c 24 	lds	r10, 0x245C	; 0x80245c <g_milliseconds_cnt64>
   1ebae:	b0 90 5d 24 	lds	r11, 0x245D	; 0x80245d <g_milliseconds_cnt64+0x1>
   1ebb2:	c0 90 5e 24 	lds	r12, 0x245E	; 0x80245e <g_milliseconds_cnt64+0x2>
   1ebb6:	d0 90 5f 24 	lds	r13, 0x245F	; 0x80245f <g_milliseconds_cnt64+0x3>
   1ebba:	e0 90 60 24 	lds	r14, 0x2460	; 0x802460 <g_milliseconds_cnt64+0x4>
   1ebbe:	f0 90 61 24 	lds	r15, 0x2461	; 0x802461 <g_milliseconds_cnt64+0x5>
   1ebc2:	00 91 62 24 	lds	r16, 0x2462	; 0x802462 <g_milliseconds_cnt64+0x6>
   1ebc6:	10 91 63 24 	lds	r17, 0x2463	; 0x802463 <g_milliseconds_cnt64+0x7>
   1ebca:	2a 2d       	mov	r18, r10
   1ebcc:	3b 2d       	mov	r19, r11
   1ebce:	4c 2d       	mov	r20, r12
   1ebd0:	5d 2d       	mov	r21, r13
   1ebd2:	6e 2d       	mov	r22, r14
   1ebd4:	7f 2d       	mov	r23, r15
   1ebd6:	80 2f       	mov	r24, r16
   1ebd8:	91 2f       	mov	r25, r17
   1ebda:	a1 e0       	ldi	r26, 0x01	; 1
   1ebdc:	0f 94 b8 2f 	call	0x25f70	; 0x25f70 <__adddi3_s8>
   1ebe0:	a2 2e       	mov	r10, r18
   1ebe2:	b3 2e       	mov	r11, r19
   1ebe4:	c4 2e       	mov	r12, r20
   1ebe6:	d5 2e       	mov	r13, r21
   1ebe8:	e6 2e       	mov	r14, r22
   1ebea:	f7 2e       	mov	r15, r23
   1ebec:	08 2f       	mov	r16, r24
   1ebee:	19 2f       	mov	r17, r25
   1ebf0:	a0 92 5c 24 	sts	0x245C, r10	; 0x80245c <g_milliseconds_cnt64>
   1ebf4:	b0 92 5d 24 	sts	0x245D, r11	; 0x80245d <g_milliseconds_cnt64+0x1>
   1ebf8:	c0 92 5e 24 	sts	0x245E, r12	; 0x80245e <g_milliseconds_cnt64+0x2>
   1ebfc:	d0 92 5f 24 	sts	0x245F, r13	; 0x80245f <g_milliseconds_cnt64+0x3>
   1ec00:	e0 92 60 24 	sts	0x2460, r14	; 0x802460 <g_milliseconds_cnt64+0x4>
   1ec04:	f0 92 61 24 	sts	0x2461, r15	; 0x802461 <g_milliseconds_cnt64+0x5>
   1ec08:	00 93 62 24 	sts	0x2462, r16	; 0x802462 <g_milliseconds_cnt64+0x6>
   1ec0c:	10 93 63 24 	sts	0x2463, r17	; 0x802463 <g_milliseconds_cnt64+0x7>
}
   1ec10:	00 00       	nop
   1ec12:	df 91       	pop	r29
   1ec14:	cf 91       	pop	r28
   1ec16:	1f 91       	pop	r17
   1ec18:	0f 91       	pop	r16
   1ec1a:	ff 90       	pop	r15
   1ec1c:	ef 90       	pop	r14
   1ec1e:	df 90       	pop	r13
   1ec20:	cf 90       	pop	r12
   1ec22:	bf 90       	pop	r11
   1ec24:	af 90       	pop	r10
   1ec26:	08 95       	ret

0001ec28 <rtc_start>:

static void rtc_start(void)
{
   1ec28:	cf 93       	push	r28
   1ec2a:	df 93       	push	r29
   1ec2c:	cd b7       	in	r28, 0x3d	; 61
   1ec2e:	de b7       	in	r29, 0x3e	; 62
	rtc_set_callback(isr_rtc_alarm);
   1ec30:	80 e2       	ldi	r24, 0x20	; 32
   1ec32:	96 ef       	ldi	r25, 0xF6	; 246
   1ec34:	0e 94 07 55 	call	0xaa0e	; 0xaa0e <rtc_set_callback>
}
   1ec38:	00 00       	nop
   1ec3a:	df 91       	pop	r29
   1ec3c:	cf 91       	pop	r28
   1ec3e:	08 95       	ret

0001ec40 <isr_rtc_alarm>:

void isr_rtc_alarm(uint32_t rtc_time)
{	// Alarm call-back with the current time
   1ec40:	cf 93       	push	r28
   1ec42:	df 93       	push	r29
   1ec44:	00 d0       	rcall	.+0      	; 0x1ec46 <isr_rtc_alarm+0x6>
   1ec46:	1f 92       	push	r1
   1ec48:	cd b7       	in	r28, 0x3d	; 61
   1ec4a:	de b7       	in	r29, 0x3e	; 62
   1ec4c:	69 83       	std	Y+1, r22	; 0x01
   1ec4e:	7a 83       	std	Y+2, r23	; 0x02
   1ec50:	8b 83       	std	Y+3, r24	; 0x03
   1ec52:	9c 83       	std	Y+4, r25	; 0x04
	cpu_irq_enable();
   1ec54:	78 94       	sei
	sched_pop(rtc_time);
   1ec56:	89 81       	ldd	r24, Y+1	; 0x01
   1ec58:	9a 81       	ldd	r25, Y+2	; 0x02
   1ec5a:	ab 81       	ldd	r26, Y+3	; 0x03
   1ec5c:	bc 81       	ldd	r27, Y+4	; 0x04
   1ec5e:	bc 01       	movw	r22, r24
   1ec60:	cd 01       	movw	r24, r26
   1ec62:	2f da       	rcall	.-2978   	; 0x1e0c2 <sched_pop>
}
   1ec64:	00 00       	nop
   1ec66:	24 96       	adiw	r28, 0x04	; 4
   1ec68:	cd bf       	out	0x3d, r28	; 61
   1ec6a:	de bf       	out	0x3e, r29	; 62
   1ec6c:	df 91       	pop	r29
   1ec6e:	cf 91       	pop	r28
   1ec70:	08 95       	ret

0001ec72 <adc_init>:


static void adc_init(void)
{
   1ec72:	0f 93       	push	r16
   1ec74:	1f 93       	push	r17
   1ec76:	cf 93       	push	r28
   1ec78:	df 93       	push	r29
   1ec7a:	cd b7       	in	r28, 0x3d	; 61
   1ec7c:	de b7       	in	r29, 0x3e	; 62
	/* Disable digital circuits of ADC pins */
	PORTA_PIN0CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1ec7e:	80 e1       	ldi	r24, 0x10	; 16
   1ec80:	96 e0       	ldi	r25, 0x06	; 6
   1ec82:	20 e1       	ldi	r18, 0x10	; 16
   1ec84:	36 e0       	ldi	r19, 0x06	; 6
   1ec86:	f9 01       	movw	r30, r18
   1ec88:	20 81       	ld	r18, Z
   1ec8a:	27 60       	ori	r18, 0x07	; 7
   1ec8c:	fc 01       	movw	r30, r24
   1ec8e:	20 83       	st	Z, r18
	PORTA_PIN1CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1ec90:	81 e1       	ldi	r24, 0x11	; 17
   1ec92:	96 e0       	ldi	r25, 0x06	; 6
   1ec94:	21 e1       	ldi	r18, 0x11	; 17
   1ec96:	36 e0       	ldi	r19, 0x06	; 6
   1ec98:	f9 01       	movw	r30, r18
   1ec9a:	20 81       	ld	r18, Z
   1ec9c:	27 60       	ori	r18, 0x07	; 7
   1ec9e:	fc 01       	movw	r30, r24
   1eca0:	20 83       	st	Z, r18
	PORTA_PIN2CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1eca2:	82 e1       	ldi	r24, 0x12	; 18
   1eca4:	96 e0       	ldi	r25, 0x06	; 6
   1eca6:	22 e1       	ldi	r18, 0x12	; 18
   1eca8:	36 e0       	ldi	r19, 0x06	; 6
   1ecaa:	f9 01       	movw	r30, r18
   1ecac:	20 81       	ld	r18, Z
   1ecae:	27 60       	ori	r18, 0x07	; 7
   1ecb0:	fc 01       	movw	r30, r24
   1ecb2:	20 83       	st	Z, r18
	PORTA_PIN3CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1ecb4:	83 e1       	ldi	r24, 0x13	; 19
   1ecb6:	96 e0       	ldi	r25, 0x06	; 6
   1ecb8:	23 e1       	ldi	r18, 0x13	; 19
   1ecba:	36 e0       	ldi	r19, 0x06	; 6
   1ecbc:	f9 01       	movw	r30, r18
   1ecbe:	20 81       	ld	r18, Z
   1ecc0:	27 60       	ori	r18, 0x07	; 7
   1ecc2:	fc 01       	movw	r30, r24
   1ecc4:	20 83       	st	Z, r18
	PORTA_PIN4CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1ecc6:	84 e1       	ldi	r24, 0x14	; 20
   1ecc8:	96 e0       	ldi	r25, 0x06	; 6
   1ecca:	24 e1       	ldi	r18, 0x14	; 20
   1eccc:	36 e0       	ldi	r19, 0x06	; 6
   1ecce:	f9 01       	movw	r30, r18
   1ecd0:	20 81       	ld	r18, Z
   1ecd2:	27 60       	ori	r18, 0x07	; 7
   1ecd4:	fc 01       	movw	r30, r24
   1ecd6:	20 83       	st	Z, r18
	PORTA_PIN5CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1ecd8:	85 e1       	ldi	r24, 0x15	; 21
   1ecda:	96 e0       	ldi	r25, 0x06	; 6
   1ecdc:	25 e1       	ldi	r18, 0x15	; 21
   1ecde:	36 e0       	ldi	r19, 0x06	; 6
   1ece0:	f9 01       	movw	r30, r18
   1ece2:	20 81       	ld	r18, Z
   1ece4:	27 60       	ori	r18, 0x07	; 7
   1ece6:	fc 01       	movw	r30, r24
   1ece8:	20 83       	st	Z, r18
	PORTB_PIN2CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1ecea:	82 e3       	ldi	r24, 0x32	; 50
   1ecec:	96 e0       	ldi	r25, 0x06	; 6
   1ecee:	22 e3       	ldi	r18, 0x32	; 50
   1ecf0:	36 e0       	ldi	r19, 0x06	; 6
   1ecf2:	f9 01       	movw	r30, r18
   1ecf4:	20 81       	ld	r18, Z
   1ecf6:	27 60       	ori	r18, 0x07	; 7
   1ecf8:	fc 01       	movw	r30, r24
   1ecfa:	20 83       	st	Z, r18
	PORTB_PIN3CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1ecfc:	83 e3       	ldi	r24, 0x33	; 51
   1ecfe:	96 e0       	ldi	r25, 0x06	; 6
   1ed00:	23 e3       	ldi	r18, 0x33	; 51
   1ed02:	36 e0       	ldi	r19, 0x06	; 6
   1ed04:	f9 01       	movw	r30, r18
   1ed06:	20 81       	ld	r18, Z
   1ed08:	27 60       	ori	r18, 0x07	; 7
   1ed0a:	fc 01       	movw	r30, r24
   1ed0c:	20 83       	st	Z, r18

	/* Prepare the structures */
	adc_read_configuration(&ADC_VCTCXO_5V0_VBAT,							&g_adc_a_conf);
   1ed0e:	62 ea       	ldi	r22, 0xA2	; 162
   1ed10:	78 e2       	ldi	r23, 0x28	; 40
   1ed12:	80 e0       	ldi	r24, 0x00	; 0
   1ed14:	92 e0       	ldi	r25, 0x02	; 2
   1ed16:	0e 94 d0 a8 	call	0x151a0	; 0x151a0 <adc_read_configuration>
	adcch_read_configuration(&ADC_VCTCXO_5V0_VBAT, ADC_VCTCXO_5V0_VBAT_CH,	&g_adcch_vctcxo_5v0_vbat_conf);
   1ed1a:	49 ea       	ldi	r20, 0xA9	; 169
   1ed1c:	58 e2       	ldi	r21, 0x28	; 40
   1ed1e:	61 e0       	ldi	r22, 0x01	; 1
   1ed20:	80 e0       	ldi	r24, 0x00	; 0
   1ed22:	92 e0       	ldi	r25, 0x02	; 2
   1ed24:	0e 94 95 a9 	call	0x1532a	; 0x1532a <adcch_read_configuration>
	adcch_read_configuration(&ADC_IO_ADC4, ADC_IO_ADC4_CH,					&g_adcch_io_adc4_conf);
   1ed28:	4d ea       	ldi	r20, 0xAD	; 173
   1ed2a:	58 e2       	ldi	r21, 0x28	; 40
   1ed2c:	62 e0       	ldi	r22, 0x02	; 2
   1ed2e:	80 e0       	ldi	r24, 0x00	; 0
   1ed30:	92 e0       	ldi	r25, 0x02	; 2
   1ed32:	0e 94 95 a9 	call	0x1532a	; 0x1532a <adcch_read_configuration>
	adcch_read_configuration(&ADC_IO_ADC5, ADC_IO_ADC5_CH,					&g_adcch_io_adc5_conf);
   1ed36:	41 eb       	ldi	r20, 0xB1	; 177
   1ed38:	58 e2       	ldi	r21, 0x28	; 40
   1ed3a:	64 e0       	ldi	r22, 0x04	; 4
   1ed3c:	80 e0       	ldi	r24, 0x00	; 0
   1ed3e:	92 e0       	ldi	r25, 0x02	; 2
   1ed40:	0e 94 95 a9 	call	0x1532a	; 0x1532a <adcch_read_configuration>
	adcch_read_configuration(&ADC_SILENCE, ADC_SILENCE_CH,					&g_adcch_silence_conf);
   1ed44:	45 eb       	ldi	r20, 0xB5	; 181
   1ed46:	58 e2       	ldi	r21, 0x28	; 40
   1ed48:	68 e0       	ldi	r22, 0x08	; 8
   1ed4a:	80 e0       	ldi	r24, 0x00	; 0
   1ed4c:	92 e0       	ldi	r25, 0x02	; 2
   1ed4e:	0e 94 95 a9 	call	0x1532a	; 0x1532a <adcch_read_configuration>
	adc_read_configuration(&ADC_TEMP,										&g_adc_b_conf);
   1ed52:	69 eb       	ldi	r22, 0xB9	; 185
   1ed54:	78 e2       	ldi	r23, 0x28	; 40
   1ed56:	80 e4       	ldi	r24, 0x40	; 64
   1ed58:	92 e0       	ldi	r25, 0x02	; 2
   1ed5a:	0e 94 d0 a8 	call	0x151a0	; 0x151a0 <adc_read_configuration>
	adcch_read_configuration(&ADC_TEMP, ADC_TEMP_CH,						&g_adcch_temp_conf);
   1ed5e:	40 ec       	ldi	r20, 0xC0	; 192
   1ed60:	58 e2       	ldi	r21, 0x28	; 40
   1ed62:	61 e0       	ldi	r22, 0x01	; 1
   1ed64:	80 e4       	ldi	r24, 0x40	; 64
   1ed66:	92 e0       	ldi	r25, 0x02	; 2
   1ed68:	0e 94 95 a9 	call	0x1532a	; 0x1532a <adcch_read_configuration>

	/* ADC-clock request */
	adc_set_clock_rate(&g_adc_a_conf, 1000000UL);												// External signals: 100kHz .. 2000kHz
   1ed6c:	40 e4       	ldi	r20, 0x40	; 64
   1ed6e:	52 e4       	ldi	r21, 0x42	; 66
   1ed70:	6f e0       	ldi	r22, 0x0F	; 15
   1ed72:	70 e0       	ldi	r23, 0x00	; 0
   1ed74:	82 ea       	ldi	r24, 0xA2	; 162
   1ed76:	98 e2       	ldi	r25, 0x28	; 40
   1ed78:	0e 94 ff c9 	call	0x193fe	; 0x193fe <adc_set_clock_rate>
	adc_set_clock_rate(&g_adc_b_conf,  115000UL);												// Internal signals: 100kHz ..  125kHz
   1ed7c:	48 e3       	ldi	r20, 0x38	; 56
   1ed7e:	51 ec       	ldi	r21, 0xC1	; 193
   1ed80:	61 e0       	ldi	r22, 0x01	; 1
   1ed82:	70 e0       	ldi	r23, 0x00	; 0
   1ed84:	89 eb       	ldi	r24, 0xB9	; 185
   1ed86:	98 e2       	ldi	r25, 0x28	; 40
   1ed88:	0e 94 ff c9 	call	0x193fe	; 0x193fe <adc_set_clock_rate>

	/* Enable internal ADC-B input for temperature measurement */
	adc_disable_internal_input(&g_adc_a_conf,		ADC_INT_TEMPSENSE				   );
   1ed8c:	61 e0       	ldi	r22, 0x01	; 1
   1ed8e:	82 ea       	ldi	r24, 0xA2	; 162
   1ed90:	98 e2       	ldi	r25, 0x28	; 40
   1ed92:	0e 94 87 cb 	call	0x1970e	; 0x1970e <adc_disable_internal_input>
	adc_enable_internal_input (&g_adc_a_conf,							ADC_INT_BANDGAP);
   1ed96:	62 e0       	ldi	r22, 0x02	; 2
   1ed98:	82 ea       	ldi	r24, 0xA2	; 162
   1ed9a:	98 e2       	ldi	r25, 0x28	; 40
   1ed9c:	0e 94 6d cb 	call	0x196da	; 0x196da <adc_enable_internal_input>
	adc_enable_internal_input (&g_adc_b_conf,		ADC_INT_TEMPSENSE | ADC_INT_BANDGAP);
   1eda0:	63 e0       	ldi	r22, 0x03	; 3
   1eda2:	89 eb       	ldi	r24, 0xB9	; 185
   1eda4:	98 e2       	ldi	r25, 0x28	; 40
   1eda6:	0e 94 6d cb 	call	0x196da	; 0x196da <adc_enable_internal_input>

	/* Current limitation */
	adc_set_current_limit(&g_adc_a_conf,			ADC_CURRENT_LIMIT_MED);
   1edaa:	62 e0       	ldi	r22, 0x02	; 2
   1edac:	82 ea       	ldi	r24, 0xA2	; 162
   1edae:	98 e2       	ldi	r25, 0x28	; 40
   1edb0:	0e 94 d0 cb 	call	0x197a0	; 0x197a0 <adc_set_current_limit>
	adc_set_current_limit(&g_adc_b_conf,			ADC_CURRENT_LIMIT_HIGH);
   1edb4:	63 e0       	ldi	r22, 0x03	; 3
   1edb6:	89 eb       	ldi	r24, 0xB9	; 185
   1edb8:	98 e2       	ldi	r25, 0x28	; 40
   1edba:	0e 94 d0 cb 	call	0x197a0	; 0x197a0 <adc_set_current_limit>

	/* ADC impedance */
	adc_set_gain_impedance_mode(&g_adc_a_conf,		ADC_GAIN_HIGHIMPEDANCE);
   1edbe:	60 e0       	ldi	r22, 0x00	; 0
   1edc0:	82 ea       	ldi	r24, 0xA2	; 162
   1edc2:	98 e2       	ldi	r25, 0x28	; 40
   1edc4:	0e 94 a3 cb 	call	0x19746	; 0x19746 <adc_set_gain_impedance_mode>
	adc_set_gain_impedance_mode(&g_adc_b_conf,		ADC_GAIN_HIGHIMPEDANCE);
   1edc8:	60 e0       	ldi	r22, 0x00	; 0
   1edca:	89 eb       	ldi	r24, 0xB9	; 185
   1edcc:	98 e2       	ldi	r25, 0x28	; 40
   1edce:	0e 94 a3 cb 	call	0x19746	; 0x19746 <adc_set_gain_impedance_mode>

	/* PIN assignment */
	adcch_set_input(&g_adcch_vctcxo_5v0_vbat_conf,	ADCCH_POS_PIN1,			ADCCH_NEG_NONE, 1);
   1edd2:	21 e0       	ldi	r18, 0x01	; 1
   1edd4:	4a e0       	ldi	r20, 0x0A	; 10
   1edd6:	61 e0       	ldi	r22, 0x01	; 1
   1edd8:	89 ea       	ldi	r24, 0xA9	; 169
   1edda:	98 e2       	ldi	r25, 0x28	; 40
   1eddc:	0e 94 6a cc 	call	0x198d4	; 0x198d4 <adcch_set_input>
	adcch_set_input(&g_adcch_io_adc4_conf,			ADCCH_POS_PIN4,			ADCCH_NEG_NONE, 1);
   1ede0:	21 e0       	ldi	r18, 0x01	; 1
   1ede2:	4a e0       	ldi	r20, 0x0A	; 10
   1ede4:	64 e0       	ldi	r22, 0x04	; 4
   1ede6:	8d ea       	ldi	r24, 0xAD	; 173
   1ede8:	98 e2       	ldi	r25, 0x28	; 40
   1edea:	0e 94 6a cc 	call	0x198d4	; 0x198d4 <adcch_set_input>
	adcch_set_input(&g_adcch_io_adc5_conf,			ADCCH_POS_PIN5,			ADCCH_NEG_NONE, 1);
   1edee:	21 e0       	ldi	r18, 0x01	; 1
   1edf0:	4a e0       	ldi	r20, 0x0A	; 10
   1edf2:	65 e0       	ldi	r22, 0x05	; 5
   1edf4:	81 eb       	ldi	r24, 0xB1	; 177
   1edf6:	98 e2       	ldi	r25, 0x28	; 40
   1edf8:	0e 94 6a cc 	call	0x198d4	; 0x198d4 <adcch_set_input>
	adcch_set_input(&g_adcch_silence_conf,			ADCCH_POS_BANDGAP,		ADCCH_NEG_NONE, 1);
   1edfc:	21 e0       	ldi	r18, 0x01	; 1
   1edfe:	4a e0       	ldi	r20, 0x0A	; 10
   1ee00:	61 e1       	ldi	r22, 0x11	; 17
   1ee02:	85 eb       	ldi	r24, 0xB5	; 181
   1ee04:	98 e2       	ldi	r25, 0x28	; 40
   1ee06:	0e 94 6a cc 	call	0x198d4	; 0x198d4 <adcch_set_input>
	adcch_set_input(&g_adcch_temp_conf,				ADCCH_POS_TEMPSENSE,	ADCCH_NEG_NONE, 1);
   1ee0a:	21 e0       	ldi	r18, 0x01	; 1
   1ee0c:	4a e0       	ldi	r20, 0x0A	; 10
   1ee0e:	60 e1       	ldi	r22, 0x10	; 16
   1ee10:	80 ec       	ldi	r24, 0xC0	; 192
   1ee12:	98 e2       	ldi	r25, 0x28	; 40
   1ee14:	0e 94 6a cc 	call	0x198d4	; 0x198d4 <adcch_set_input>

	/* Convertion and reference */
	adc_set_conversion_parameters(&g_adc_a_conf,	ADC_SIGN_OFF, ADC_RES_12, ADC_REF_AREFA);	// ADC-A: ADC0 (Pin 62 3V0 as reference pin)
   1ee18:	20 e2       	ldi	r18, 0x20	; 32
   1ee1a:	40 e0       	ldi	r20, 0x00	; 0
   1ee1c:	60 e0       	ldi	r22, 0x00	; 0
   1ee1e:	82 ea       	ldi	r24, 0xA2	; 162
   1ee20:	98 e2       	ldi	r25, 0x28	; 40
   1ee22:	0e 94 64 ca 	call	0x194c8	; 0x194c8 <adc_set_conversion_parameters>
	adc_set_conversion_parameters(&g_adc_b_conf,	ADC_SIGN_OFF, ADC_RES_12, ADC_REF_BANDGAP);	// ADC-B: bandgap diode (1V0)
   1ee26:	20 e0       	ldi	r18, 0x00	; 0
   1ee28:	40 e0       	ldi	r20, 0x00	; 0
   1ee2a:	60 e0       	ldi	r22, 0x00	; 0
   1ee2c:	89 eb       	ldi	r24, 0xB9	; 185
   1ee2e:	98 e2       	ldi	r25, 0x28	; 40
   1ee30:	0e 94 64 ca 	call	0x194c8	; 0x194c8 <adc_set_conversion_parameters>

	/* PIN scan on ADC-channel 0 */
	adcch_set_pin_scan(&g_adcch_vctcxo_5v0_vbat_conf, 0, 2);									// ADC-A: scan between ADC1 .. ADC3
   1ee34:	42 e0       	ldi	r20, 0x02	; 2
   1ee36:	60 e0       	ldi	r22, 0x00	; 0
   1ee38:	89 ea       	ldi	r24, 0xA9	; 169
   1ee3a:	98 e2       	ldi	r25, 0x28	; 40
   1ee3c:	0e 94 16 cd 	call	0x19a2c	; 0x19a2c <adcch_set_pin_scan>

	/* Trigger */
	adc_set_conversion_trigger(&g_adc_a_conf, ADC_TRIG_EVENT_SINGLE, 4, 1);
   1ee40:	21 e0       	ldi	r18, 0x01	; 1
   1ee42:	44 e0       	ldi	r20, 0x04	; 4
   1ee44:	62 e0       	ldi	r22, 0x02	; 2
   1ee46:	82 ea       	ldi	r24, 0xA2	; 162
   1ee48:	98 e2       	ldi	r25, 0x28	; 40
   1ee4a:	0e 94 a3 ca 	call	0x19546	; 0x19546 <adc_set_conversion_trigger>
	adc_set_conversion_trigger(&g_adc_b_conf, ADC_TRIG_EVENT_SINGLE, 1, 0);
   1ee4e:	20 e0       	ldi	r18, 0x00	; 0
   1ee50:	41 e0       	ldi	r20, 0x01	; 1
   1ee52:	62 e0       	ldi	r22, 0x02	; 2
   1ee54:	89 eb       	ldi	r24, 0xB9	; 185
   1ee56:	98 e2       	ldi	r25, 0x28	; 40
   1ee58:	0e 94 a3 ca 	call	0x19546	; 0x19546 <adc_set_conversion_trigger>

	/* Interrupt service routine */
	adc_set_callback(&ADCA, isr_adc_a);
   1ee5c:	6c ec       	ldi	r22, 0xCC	; 204
   1ee5e:	77 ef       	ldi	r23, 0xF7	; 247
   1ee60:	80 e0       	ldi	r24, 0x00	; 0
   1ee62:	92 e0       	ldi	r25, 0x02	; 2
   1ee64:	0e 94 63 a3 	call	0x146c6	; 0x146c6 <adc_set_callback>
	adc_set_callback(&ADCB, isr_adc_b);
   1ee68:	6d eb       	ldi	r22, 0xBD	; 189
   1ee6a:	79 ef       	ldi	r23, 0xF9	; 249
   1ee6c:	80 e4       	ldi	r24, 0x40	; 64
   1ee6e:	92 e0       	ldi	r25, 0x02	; 2
   1ee70:	0e 94 63 a3 	call	0x146c6	; 0x146c6 <adc_set_callback>

	/* Interrupt type */
	adcch_set_interrupt_mode(&g_adcch_vctcxo_5v0_vbat_conf,	ADCCH_MODE_COMPLETE);
   1ee74:	60 e0       	ldi	r22, 0x00	; 0
   1ee76:	89 ea       	ldi	r24, 0xA9	; 169
   1ee78:	98 e2       	ldi	r25, 0x28	; 40
   1ee7a:	0e 94 38 cd 	call	0x19a70	; 0x19a70 <adcch_set_interrupt_mode>
	adcch_set_interrupt_mode(&g_adcch_io_adc4_conf,			ADCCH_MODE_COMPLETE);
   1ee7e:	60 e0       	ldi	r22, 0x00	; 0
   1ee80:	8d ea       	ldi	r24, 0xAD	; 173
   1ee82:	98 e2       	ldi	r25, 0x28	; 40
   1ee84:	0e 94 38 cd 	call	0x19a70	; 0x19a70 <adcch_set_interrupt_mode>
	adcch_set_interrupt_mode(&g_adcch_io_adc5_conf,			ADCCH_MODE_COMPLETE);
   1ee88:	60 e0       	ldi	r22, 0x00	; 0
   1ee8a:	81 eb       	ldi	r24, 0xB1	; 177
   1ee8c:	98 e2       	ldi	r25, 0x28	; 40
   1ee8e:	0e 94 38 cd 	call	0x19a70	; 0x19a70 <adcch_set_interrupt_mode>
	adcch_set_interrupt_mode(&g_adcch_silence_conf,			ADCCH_MODE_COMPLETE);
   1ee92:	60 e0       	ldi	r22, 0x00	; 0
   1ee94:	85 eb       	ldi	r24, 0xB5	; 181
   1ee96:	98 e2       	ldi	r25, 0x28	; 40
   1ee98:	0e 94 38 cd 	call	0x19a70	; 0x19a70 <adcch_set_interrupt_mode>
	adcch_set_interrupt_mode(&g_adcch_temp_conf,			ADCCH_MODE_COMPLETE);
   1ee9c:	60 e0       	ldi	r22, 0x00	; 0
   1ee9e:	80 ec       	ldi	r24, 0xC0	; 192
   1eea0:	98 e2       	ldi	r25, 0x28	; 40
   1eea2:	0e 94 38 cd 	call	0x19a70	; 0x19a70 <adcch_set_interrupt_mode>

	/* Interrupt enable */
	adcch_enable_interrupt(&g_adcch_vctcxo_5v0_vbat_conf);
   1eea6:	89 ea       	ldi	r24, 0xA9	; 169
   1eea8:	98 e2       	ldi	r25, 0x28	; 40
   1eeaa:	0e 94 5c cd 	call	0x19ab8	; 0x19ab8 <adcch_enable_interrupt>
	adcch_enable_interrupt(&g_adcch_io_adc4_conf);
   1eeae:	8d ea       	ldi	r24, 0xAD	; 173
   1eeb0:	98 e2       	ldi	r25, 0x28	; 40
   1eeb2:	0e 94 5c cd 	call	0x19ab8	; 0x19ab8 <adcch_enable_interrupt>
	adcch_enable_interrupt(&g_adcch_io_adc5_conf);
   1eeb6:	81 eb       	ldi	r24, 0xB1	; 177
   1eeb8:	98 e2       	ldi	r25, 0x28	; 40
   1eeba:	0e 94 5c cd 	call	0x19ab8	; 0x19ab8 <adcch_enable_interrupt>
	adcch_enable_interrupt(&g_adcch_silence_conf);
   1eebe:	85 eb       	ldi	r24, 0xB5	; 181
   1eec0:	98 e2       	ldi	r25, 0x28	; 40
   1eec2:	0e 94 5c cd 	call	0x19ab8	; 0x19ab8 <adcch_enable_interrupt>
	adcch_enable_interrupt(&g_adcch_temp_conf);
   1eec6:	80 ec       	ldi	r24, 0xC0	; 192
   1eec8:	98 e2       	ldi	r25, 0x28	; 40
   1eeca:	0e 94 5c cd 	call	0x19ab8	; 0x19ab8 <adcch_enable_interrupt>

	/* Execute the new settings */
	adc_write_configuration(&ADCA,											&g_adc_a_conf);
   1eece:	62 ea       	ldi	r22, 0xA2	; 162
   1eed0:	78 e2       	ldi	r23, 0x28	; 40
   1eed2:	80 e0       	ldi	r24, 0x00	; 0
   1eed4:	92 e0       	ldi	r25, 0x02	; 2
   1eed6:	0e 94 58 a8 	call	0x150b0	; 0x150b0 <adc_write_configuration>
	adcch_write_configuration(&ADC_VCTCXO_5V0_VBAT,	ADC_VCTCXO_5V0_VBAT_CH,	&g_adcch_vctcxo_5v0_vbat_conf);
   1eeda:	49 ea       	ldi	r20, 0xA9	; 169
   1eedc:	58 e2       	ldi	r21, 0x28	; 40
   1eede:	61 e0       	ldi	r22, 0x01	; 1
   1eee0:	80 e0       	ldi	r24, 0x00	; 0
   1eee2:	92 e0       	ldi	r25, 0x02	; 2
   1eee4:	0e 94 20 a9 	call	0x15240	; 0x15240 <adcch_write_configuration>
	adcch_write_configuration(&ADC_IO_ADC4,			ADC_IO_ADC4_CH,			&g_adcch_io_adc4_conf);
   1eee8:	4d ea       	ldi	r20, 0xAD	; 173
   1eeea:	58 e2       	ldi	r21, 0x28	; 40
   1eeec:	62 e0       	ldi	r22, 0x02	; 2
   1eeee:	80 e0       	ldi	r24, 0x00	; 0
   1eef0:	92 e0       	ldi	r25, 0x02	; 2
   1eef2:	0e 94 20 a9 	call	0x15240	; 0x15240 <adcch_write_configuration>
	adcch_write_configuration(&ADC_IO_ADC5,			ADC_IO_ADC5_CH,			&g_adcch_io_adc5_conf);
   1eef6:	41 eb       	ldi	r20, 0xB1	; 177
   1eef8:	58 e2       	ldi	r21, 0x28	; 40
   1eefa:	64 e0       	ldi	r22, 0x04	; 4
   1eefc:	80 e0       	ldi	r24, 0x00	; 0
   1eefe:	92 e0       	ldi	r25, 0x02	; 2
   1ef00:	0e 94 20 a9 	call	0x15240	; 0x15240 <adcch_write_configuration>
	adcch_write_configuration(&ADC_SILENCE,			ADC_SILENCE_CH,			&g_adcch_silence_conf);
   1ef04:	45 eb       	ldi	r20, 0xB5	; 181
   1ef06:	58 e2       	ldi	r21, 0x28	; 40
   1ef08:	68 e0       	ldi	r22, 0x08	; 8
   1ef0a:	80 e0       	ldi	r24, 0x00	; 0
   1ef0c:	92 e0       	ldi	r25, 0x02	; 2
   1ef0e:	0e 94 20 a9 	call	0x15240	; 0x15240 <adcch_write_configuration>
	adc_write_configuration(&ADCB,											&g_adc_b_conf);
   1ef12:	69 eb       	ldi	r22, 0xB9	; 185
   1ef14:	78 e2       	ldi	r23, 0x28	; 40
   1ef16:	80 e4       	ldi	r24, 0x40	; 64
   1ef18:	92 e0       	ldi	r25, 0x02	; 2
   1ef1a:	0e 94 58 a8 	call	0x150b0	; 0x150b0 <adc_write_configuration>
	adcch_write_configuration(&ADC_TEMP,			ADC_TEMP_CH,			&g_adcch_temp_conf);
   1ef1e:	40 ec       	ldi	r20, 0xC0	; 192
   1ef20:	58 e2       	ldi	r21, 0x28	; 40
   1ef22:	61 e0       	ldi	r22, 0x01	; 1
   1ef24:	80 e4       	ldi	r24, 0x40	; 64
   1ef26:	92 e0       	ldi	r25, 0x02	; 2
   1ef28:	0e 94 20 a9 	call	0x15240	; 0x15240 <adcch_write_configuration>

	/* Get production signature for calibration */
	ADCA_CAL = adc_get_calibration_data(ADC_CAL_ADCA);
   1ef2c:	0c e0       	ldi	r16, 0x0C	; 12
   1ef2e:	12 e0       	ldi	r17, 0x02	; 2
   1ef30:	80 e0       	ldi	r24, 0x00	; 0
   1ef32:	0e 94 9e c9 	call	0x1933c	; 0x1933c <adc_get_calibration_data>
   1ef36:	f8 01       	movw	r30, r16
   1ef38:	80 83       	st	Z, r24
   1ef3a:	91 83       	std	Z+1, r25	; 0x01
	ADCB_CAL = adc_get_calibration_data(ADC_CAL_ADCB);
   1ef3c:	0c e4       	ldi	r16, 0x4C	; 76
   1ef3e:	12 e0       	ldi	r17, 0x02	; 2
   1ef40:	81 e0       	ldi	r24, 0x01	; 1
   1ef42:	0e 94 9e c9 	call	0x1933c	; 0x1933c <adc_get_calibration_data>
   1ef46:	f8 01       	movw	r30, r16
   1ef48:	80 83       	st	Z, r24
   1ef4a:	91 83       	std	Z+1, r25	; 0x01
}
   1ef4c:	00 00       	nop
   1ef4e:	df 91       	pop	r29
   1ef50:	cf 91       	pop	r28
   1ef52:	1f 91       	pop	r17
   1ef54:	0f 91       	pop	r16
   1ef56:	08 95       	ret

0001ef58 <adc_start>:

static void adc_start(void)
{
   1ef58:	cf 93       	push	r28
   1ef5a:	df 93       	push	r29
   1ef5c:	cd b7       	in	r28, 0x3d	; 61
   1ef5e:	de b7       	in	r29, 0x3e	; 62
	adc_enable(&ADCA);
   1ef60:	80 e0       	ldi	r24, 0x00	; 0
   1ef62:	92 e0       	ldi	r25, 0x02	; 2
   1ef64:	0e 94 f4 a3 	call	0x147e8	; 0x147e8 <adc_enable>
	adc_enable(&ADCB);
   1ef68:	80 e4       	ldi	r24, 0x40	; 64
   1ef6a:	92 e0       	ldi	r25, 0x02	; 2
   1ef6c:	0e 94 f4 a3 	call	0x147e8	; 0x147e8 <adc_enable>
}
   1ef70:	00 00       	nop
   1ef72:	df 91       	pop	r29
   1ef74:	cf 91       	pop	r28
   1ef76:	08 95       	ret

0001ef78 <adc_stop>:

static void adc_stop(void)
{
   1ef78:	cf 93       	push	r28
   1ef7a:	df 93       	push	r29
   1ef7c:	cd b7       	in	r28, 0x3d	; 61
   1ef7e:	de b7       	in	r29, 0x3e	; 62
	adc_disable(&ADCA);
   1ef80:	80 e0       	ldi	r24, 0x00	; 0
   1ef82:	92 e0       	ldi	r25, 0x02	; 2
   1ef84:	0e 94 15 a4 	call	0x1482a	; 0x1482a <adc_disable>
	adc_disable(&ADCB);
   1ef88:	80 e4       	ldi	r24, 0x40	; 64
   1ef8a:	92 e0       	ldi	r25, 0x02	; 2
   1ef8c:	0e 94 15 a4 	call	0x1482a	; 0x1482a <adc_disable>
}
   1ef90:	00 00       	nop
   1ef92:	df 91       	pop	r29
   1ef94:	cf 91       	pop	r28
   1ef96:	08 95       	ret

0001ef98 <isr_adc_a>:

void isr_adc_a(ADC_t* adc, uint8_t ch_mask, adc_result_t res)
{
   1ef98:	cf 93       	push	r28
   1ef9a:	df 93       	push	r29
   1ef9c:	cd b7       	in	r28, 0x3d	; 61
   1ef9e:	de b7       	in	r29, 0x3e	; 62
   1efa0:	28 97       	sbiw	r28, 0x08	; 8
   1efa2:	cd bf       	out	0x3d, r28	; 61
   1efa4:	de bf       	out	0x3e, r29	; 62
   1efa6:	8c 83       	std	Y+4, r24	; 0x04
   1efa8:	9d 83       	std	Y+5, r25	; 0x05
   1efaa:	6e 83       	std	Y+6, r22	; 0x06
   1efac:	4f 83       	std	Y+7, r20	; 0x07
   1efae:	58 87       	std	Y+8, r21	; 0x08
	uint8_t scan_ofs_next = (ADCA_CH0_SCAN >> 4);
   1efb0:	86 e2       	ldi	r24, 0x26	; 38
   1efb2:	92 e0       	ldi	r25, 0x02	; 2
   1efb4:	fc 01       	movw	r30, r24
   1efb6:	80 81       	ld	r24, Z
   1efb8:	82 95       	swap	r24
   1efba:	8f 70       	andi	r24, 0x0F	; 15
   1efbc:	89 83       	std	Y+1, r24	; 0x01
	int16_t val = res - C_ADC_0V0_DELTA;
   1efbe:	8f 81       	ldd	r24, Y+7	; 0x07
   1efc0:	98 85       	ldd	r25, Y+8	; 0x08
   1efc2:	8e 5b       	subi	r24, 0xBE	; 190
   1efc4:	91 09       	sbc	r25, r1
   1efc6:	8a 83       	std	Y+2, r24	; 0x02
   1efc8:	9b 83       	std	Y+3, r25	; 0x03

	if ((ch_mask & ADC_VCTCXO_5V0_VBAT_CH)) {
   1efca:	8e 81       	ldd	r24, Y+6	; 0x06
   1efcc:	88 2f       	mov	r24, r24
   1efce:	90 e0       	ldi	r25, 0x00	; 0
   1efd0:	81 70       	andi	r24, 0x01	; 1
   1efd2:	99 27       	eor	r25, r25
   1efd4:	89 2b       	or	r24, r25
   1efd6:	09 f4       	brne	.+2      	; 0x1efda <isr_adc_a+0x42>
   1efd8:	de c0       	rjmp	.+444    	; 0x1f196 <isr_adc_a+0x1fe>
		switch (scan_ofs_next) {
   1efda:	89 81       	ldd	r24, Y+1	; 0x01
   1efdc:	88 2f       	mov	r24, r24
   1efde:	90 e0       	ldi	r25, 0x00	; 0
   1efe0:	81 30       	cpi	r24, 0x01	; 1
   1efe2:	91 05       	cpc	r25, r1
   1efe4:	41 f0       	breq	.+16     	; 0x1eff6 <isr_adc_a+0x5e>
   1efe6:	82 30       	cpi	r24, 0x02	; 2
   1efe8:	91 05       	cpc	r25, r1
   1efea:	09 f4       	brne	.+2      	; 0x1efee <isr_adc_a+0x56>
   1efec:	49 c0       	rjmp	.+146    	; 0x1f080 <isr_adc_a+0xe8>
   1efee:	89 2b       	or	r24, r25
   1eff0:	09 f4       	brne	.+2      	; 0x1eff4 <isr_adc_a+0x5c>
   1eff2:	8b c0       	rjmp	.+278    	; 0x1f10a <isr_adc_a+0x172>
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
			g_adc_silence_cur = g_adc_silence_sum;
			g_adc_silence_sum = g_adc_silence_cnt = 0;
		}
	}
}
   1eff4:	bb c1       	rjmp	.+886    	; 0x1f36c <isr_adc_a+0x3d4>
	int16_t val = res - C_ADC_0V0_DELTA;

	if ((ch_mask & ADC_VCTCXO_5V0_VBAT_CH)) {
		switch (scan_ofs_next) {
			case ADC_CH0_SCAN_5V0:
				g_adc_vctcxo_sum += val;
   1eff6:	8a 81       	ldd	r24, Y+2	; 0x02
   1eff8:	9b 81       	ldd	r25, Y+3	; 0x03
   1effa:	9c 01       	movw	r18, r24
   1effc:	99 0f       	add	r25, r25
   1effe:	44 0b       	sbc	r20, r20
   1f000:	55 0b       	sbc	r21, r21
   1f002:	80 91 c8 28 	lds	r24, 0x28C8	; 0x8028c8 <g_adc_vctcxo_sum>
   1f006:	90 91 c9 28 	lds	r25, 0x28C9	; 0x8028c9 <g_adc_vctcxo_sum+0x1>
   1f00a:	a0 91 ca 28 	lds	r26, 0x28CA	; 0x8028ca <g_adc_vctcxo_sum+0x2>
   1f00e:	b0 91 cb 28 	lds	r27, 0x28CB	; 0x8028cb <g_adc_vctcxo_sum+0x3>
   1f012:	82 0f       	add	r24, r18
   1f014:	93 1f       	adc	r25, r19
   1f016:	a4 1f       	adc	r26, r20
   1f018:	b5 1f       	adc	r27, r21
   1f01a:	80 93 c8 28 	sts	0x28C8, r24	; 0x8028c8 <g_adc_vctcxo_sum>
   1f01e:	90 93 c9 28 	sts	0x28C9, r25	; 0x8028c9 <g_adc_vctcxo_sum+0x1>
   1f022:	a0 93 ca 28 	sts	0x28CA, r26	; 0x8028ca <g_adc_vctcxo_sum+0x2>
   1f026:	b0 93 cb 28 	sts	0x28CB, r27	; 0x8028cb <g_adc_vctcxo_sum+0x3>
				if (++g_adc_vctcxo_cnt >= C_ADC_SUM_CNT) {
   1f02a:	80 91 cc 28 	lds	r24, 0x28CC	; 0x8028cc <g_adc_vctcxo_cnt>
   1f02e:	90 91 cd 28 	lds	r25, 0x28CD	; 0x8028cd <g_adc_vctcxo_cnt+0x1>
   1f032:	01 96       	adiw	r24, 0x01	; 1
   1f034:	80 93 cc 28 	sts	0x28CC, r24	; 0x8028cc <g_adc_vctcxo_cnt>
   1f038:	90 93 cd 28 	sts	0x28CD, r25	; 0x8028cd <g_adc_vctcxo_cnt+0x1>
   1f03c:	8f 3f       	cpi	r24, 0xFF	; 255
   1f03e:	91 05       	cpc	r25, r1
   1f040:	09 f0       	breq	.+2      	; 0x1f044 <isr_adc_a+0xac>
   1f042:	08 f4       	brcc	.+2      	; 0x1f046 <isr_adc_a+0xae>
   1f044:	8e c1       	rjmp	.+796    	; 0x1f362 <isr_adc_a+0x3ca>
					g_adc_vctcxo_cur = g_adc_vctcxo_sum;
   1f046:	80 91 c8 28 	lds	r24, 0x28C8	; 0x8028c8 <g_adc_vctcxo_sum>
   1f04a:	90 91 c9 28 	lds	r25, 0x28C9	; 0x8028c9 <g_adc_vctcxo_sum+0x1>
   1f04e:	a0 91 ca 28 	lds	r26, 0x28CA	; 0x8028ca <g_adc_vctcxo_sum+0x2>
   1f052:	b0 91 cb 28 	lds	r27, 0x28CB	; 0x8028cb <g_adc_vctcxo_sum+0x3>
   1f056:	80 93 c4 28 	sts	0x28C4, r24	; 0x8028c4 <g_adc_vctcxo_cur>
   1f05a:	90 93 c5 28 	sts	0x28C5, r25	; 0x8028c5 <g_adc_vctcxo_cur+0x1>
   1f05e:	a0 93 c6 28 	sts	0x28C6, r26	; 0x8028c6 <g_adc_vctcxo_cur+0x2>
   1f062:	b0 93 c7 28 	sts	0x28C7, r27	; 0x8028c7 <g_adc_vctcxo_cur+0x3>
					g_adc_vctcxo_sum = g_adc_vctcxo_cnt = 0;
   1f066:	10 92 cc 28 	sts	0x28CC, r1	; 0x8028cc <g_adc_vctcxo_cnt>
   1f06a:	10 92 cd 28 	sts	0x28CD, r1	; 0x8028cd <g_adc_vctcxo_cnt+0x1>
   1f06e:	10 92 c8 28 	sts	0x28C8, r1	; 0x8028c8 <g_adc_vctcxo_sum>
   1f072:	10 92 c9 28 	sts	0x28C9, r1	; 0x8028c9 <g_adc_vctcxo_sum+0x1>
   1f076:	10 92 ca 28 	sts	0x28CA, r1	; 0x8028ca <g_adc_vctcxo_sum+0x2>
   1f07a:	10 92 cb 28 	sts	0x28CB, r1	; 0x8028cb <g_adc_vctcxo_sum+0x3>
				}
			break;
   1f07e:	71 c1       	rjmp	.+738    	; 0x1f362 <isr_adc_a+0x3ca>

			case ADC_CH0_SCAN_VBAT:
				g_adc_5v0_sum += val;
   1f080:	8a 81       	ldd	r24, Y+2	; 0x02
   1f082:	9b 81       	ldd	r25, Y+3	; 0x03
   1f084:	9c 01       	movw	r18, r24
   1f086:	99 0f       	add	r25, r25
   1f088:	44 0b       	sbc	r20, r20
   1f08a:	55 0b       	sbc	r21, r21
   1f08c:	80 91 d2 28 	lds	r24, 0x28D2	; 0x8028d2 <g_adc_5v0_sum>
   1f090:	90 91 d3 28 	lds	r25, 0x28D3	; 0x8028d3 <g_adc_5v0_sum+0x1>
   1f094:	a0 91 d4 28 	lds	r26, 0x28D4	; 0x8028d4 <g_adc_5v0_sum+0x2>
   1f098:	b0 91 d5 28 	lds	r27, 0x28D5	; 0x8028d5 <g_adc_5v0_sum+0x3>
   1f09c:	82 0f       	add	r24, r18
   1f09e:	93 1f       	adc	r25, r19
   1f0a0:	a4 1f       	adc	r26, r20
   1f0a2:	b5 1f       	adc	r27, r21
   1f0a4:	80 93 d2 28 	sts	0x28D2, r24	; 0x8028d2 <g_adc_5v0_sum>
   1f0a8:	90 93 d3 28 	sts	0x28D3, r25	; 0x8028d3 <g_adc_5v0_sum+0x1>
   1f0ac:	a0 93 d4 28 	sts	0x28D4, r26	; 0x8028d4 <g_adc_5v0_sum+0x2>
   1f0b0:	b0 93 d5 28 	sts	0x28D5, r27	; 0x8028d5 <g_adc_5v0_sum+0x3>
				if (++g_adc_5v0_cnt >= C_ADC_SUM_CNT) {
   1f0b4:	80 91 d6 28 	lds	r24, 0x28D6	; 0x8028d6 <g_adc_5v0_cnt>
   1f0b8:	90 91 d7 28 	lds	r25, 0x28D7	; 0x8028d7 <g_adc_5v0_cnt+0x1>
   1f0bc:	01 96       	adiw	r24, 0x01	; 1
   1f0be:	80 93 d6 28 	sts	0x28D6, r24	; 0x8028d6 <g_adc_5v0_cnt>
   1f0c2:	90 93 d7 28 	sts	0x28D7, r25	; 0x8028d7 <g_adc_5v0_cnt+0x1>
   1f0c6:	8f 3f       	cpi	r24, 0xFF	; 255
   1f0c8:	91 05       	cpc	r25, r1
   1f0ca:	09 f0       	breq	.+2      	; 0x1f0ce <isr_adc_a+0x136>
   1f0cc:	08 f4       	brcc	.+2      	; 0x1f0d0 <isr_adc_a+0x138>
   1f0ce:	4b c1       	rjmp	.+662    	; 0x1f366 <isr_adc_a+0x3ce>
					g_adc_5v0_cur = g_adc_5v0_sum;
   1f0d0:	80 91 d2 28 	lds	r24, 0x28D2	; 0x8028d2 <g_adc_5v0_sum>
   1f0d4:	90 91 d3 28 	lds	r25, 0x28D3	; 0x8028d3 <g_adc_5v0_sum+0x1>
   1f0d8:	a0 91 d4 28 	lds	r26, 0x28D4	; 0x8028d4 <g_adc_5v0_sum+0x2>
   1f0dc:	b0 91 d5 28 	lds	r27, 0x28D5	; 0x8028d5 <g_adc_5v0_sum+0x3>
   1f0e0:	80 93 ce 28 	sts	0x28CE, r24	; 0x8028ce <g_adc_5v0_cur>
   1f0e4:	90 93 cf 28 	sts	0x28CF, r25	; 0x8028cf <g_adc_5v0_cur+0x1>
   1f0e8:	a0 93 d0 28 	sts	0x28D0, r26	; 0x8028d0 <g_adc_5v0_cur+0x2>
   1f0ec:	b0 93 d1 28 	sts	0x28D1, r27	; 0x8028d1 <g_adc_5v0_cur+0x3>
					g_adc_5v0_sum = g_adc_5v0_cnt = 0;
   1f0f0:	10 92 d6 28 	sts	0x28D6, r1	; 0x8028d6 <g_adc_5v0_cnt>
   1f0f4:	10 92 d7 28 	sts	0x28D7, r1	; 0x8028d7 <g_adc_5v0_cnt+0x1>
   1f0f8:	10 92 d2 28 	sts	0x28D2, r1	; 0x8028d2 <g_adc_5v0_sum>
   1f0fc:	10 92 d3 28 	sts	0x28D3, r1	; 0x8028d3 <g_adc_5v0_sum+0x1>
   1f100:	10 92 d4 28 	sts	0x28D4, r1	; 0x8028d4 <g_adc_5v0_sum+0x2>
   1f104:	10 92 d5 28 	sts	0x28D5, r1	; 0x8028d5 <g_adc_5v0_sum+0x3>
				}
			break;
   1f108:	2e c1       	rjmp	.+604    	; 0x1f366 <isr_adc_a+0x3ce>

			case ADC_CH0_SCAN_VCTCXO:
				g_adc_vbat_sum += val;
   1f10a:	8a 81       	ldd	r24, Y+2	; 0x02
   1f10c:	9b 81       	ldd	r25, Y+3	; 0x03
   1f10e:	9c 01       	movw	r18, r24
   1f110:	99 0f       	add	r25, r25
   1f112:	44 0b       	sbc	r20, r20
   1f114:	55 0b       	sbc	r21, r21
   1f116:	80 91 dc 28 	lds	r24, 0x28DC	; 0x8028dc <g_adc_vbat_sum>
   1f11a:	90 91 dd 28 	lds	r25, 0x28DD	; 0x8028dd <g_adc_vbat_sum+0x1>
   1f11e:	a0 91 de 28 	lds	r26, 0x28DE	; 0x8028de <g_adc_vbat_sum+0x2>
   1f122:	b0 91 df 28 	lds	r27, 0x28DF	; 0x8028df <g_adc_vbat_sum+0x3>
   1f126:	82 0f       	add	r24, r18
   1f128:	93 1f       	adc	r25, r19
   1f12a:	a4 1f       	adc	r26, r20
   1f12c:	b5 1f       	adc	r27, r21
   1f12e:	80 93 dc 28 	sts	0x28DC, r24	; 0x8028dc <g_adc_vbat_sum>
   1f132:	90 93 dd 28 	sts	0x28DD, r25	; 0x8028dd <g_adc_vbat_sum+0x1>
   1f136:	a0 93 de 28 	sts	0x28DE, r26	; 0x8028de <g_adc_vbat_sum+0x2>
   1f13a:	b0 93 df 28 	sts	0x28DF, r27	; 0x8028df <g_adc_vbat_sum+0x3>
				if (++g_adc_vbat_cnt >= C_ADC_SUM_CNT) {
   1f13e:	80 91 e0 28 	lds	r24, 0x28E0	; 0x8028e0 <g_adc_vbat_cnt>
   1f142:	90 91 e1 28 	lds	r25, 0x28E1	; 0x8028e1 <g_adc_vbat_cnt+0x1>
   1f146:	01 96       	adiw	r24, 0x01	; 1
   1f148:	80 93 e0 28 	sts	0x28E0, r24	; 0x8028e0 <g_adc_vbat_cnt>
   1f14c:	90 93 e1 28 	sts	0x28E1, r25	; 0x8028e1 <g_adc_vbat_cnt+0x1>
   1f150:	8f 3f       	cpi	r24, 0xFF	; 255
   1f152:	91 05       	cpc	r25, r1
   1f154:	09 f0       	breq	.+2      	; 0x1f158 <isr_adc_a+0x1c0>
   1f156:	08 f4       	brcc	.+2      	; 0x1f15a <isr_adc_a+0x1c2>
   1f158:	08 c1       	rjmp	.+528    	; 0x1f36a <isr_adc_a+0x3d2>
					g_adc_vbat_cur = g_adc_vbat_sum;
   1f15a:	80 91 dc 28 	lds	r24, 0x28DC	; 0x8028dc <g_adc_vbat_sum>
   1f15e:	90 91 dd 28 	lds	r25, 0x28DD	; 0x8028dd <g_adc_vbat_sum+0x1>
   1f162:	a0 91 de 28 	lds	r26, 0x28DE	; 0x8028de <g_adc_vbat_sum+0x2>
   1f166:	b0 91 df 28 	lds	r27, 0x28DF	; 0x8028df <g_adc_vbat_sum+0x3>
   1f16a:	80 93 d8 28 	sts	0x28D8, r24	; 0x8028d8 <g_adc_vbat_cur>
   1f16e:	90 93 d9 28 	sts	0x28D9, r25	; 0x8028d9 <g_adc_vbat_cur+0x1>
   1f172:	a0 93 da 28 	sts	0x28DA, r26	; 0x8028da <g_adc_vbat_cur+0x2>
   1f176:	b0 93 db 28 	sts	0x28DB, r27	; 0x8028db <g_adc_vbat_cur+0x3>
					g_adc_vbat_sum = g_adc_vbat_cnt = 0;
   1f17a:	10 92 e0 28 	sts	0x28E0, r1	; 0x8028e0 <g_adc_vbat_cnt>
   1f17e:	10 92 e1 28 	sts	0x28E1, r1	; 0x8028e1 <g_adc_vbat_cnt+0x1>
   1f182:	10 92 dc 28 	sts	0x28DC, r1	; 0x8028dc <g_adc_vbat_sum>
   1f186:	10 92 dd 28 	sts	0x28DD, r1	; 0x8028dd <g_adc_vbat_sum+0x1>
   1f18a:	10 92 de 28 	sts	0x28DE, r1	; 0x8028de <g_adc_vbat_sum+0x2>
   1f18e:	10 92 df 28 	sts	0x28DF, r1	; 0x8028df <g_adc_vbat_sum+0x3>
				}
			break;
   1f192:	00 00       	nop
   1f194:	ea c0       	rjmp	.+468    	; 0x1f36a <isr_adc_a+0x3d2>
		}

	} else if (ch_mask & ADC_IO_ADC4_CH) {
   1f196:	8e 81       	ldd	r24, Y+6	; 0x06
   1f198:	88 2f       	mov	r24, r24
   1f19a:	90 e0       	ldi	r25, 0x00	; 0
   1f19c:	82 70       	andi	r24, 0x02	; 2
   1f19e:	99 27       	eor	r25, r25
   1f1a0:	89 2b       	or	r24, r25
   1f1a2:	09 f4       	brne	.+2      	; 0x1f1a6 <isr_adc_a+0x20e>
   1f1a4:	45 c0       	rjmp	.+138    	; 0x1f230 <isr_adc_a+0x298>
		g_adc_io_adc4_sum += val;
   1f1a6:	8a 81       	ldd	r24, Y+2	; 0x02
   1f1a8:	9b 81       	ldd	r25, Y+3	; 0x03
   1f1aa:	9c 01       	movw	r18, r24
   1f1ac:	99 0f       	add	r25, r25
   1f1ae:	44 0b       	sbc	r20, r20
   1f1b0:	55 0b       	sbc	r21, r21
   1f1b2:	80 91 e6 28 	lds	r24, 0x28E6	; 0x8028e6 <g_adc_io_adc4_sum>
   1f1b6:	90 91 e7 28 	lds	r25, 0x28E7	; 0x8028e7 <g_adc_io_adc4_sum+0x1>
   1f1ba:	a0 91 e8 28 	lds	r26, 0x28E8	; 0x8028e8 <g_adc_io_adc4_sum+0x2>
   1f1be:	b0 91 e9 28 	lds	r27, 0x28E9	; 0x8028e9 <g_adc_io_adc4_sum+0x3>
   1f1c2:	82 0f       	add	r24, r18
   1f1c4:	93 1f       	adc	r25, r19
   1f1c6:	a4 1f       	adc	r26, r20
   1f1c8:	b5 1f       	adc	r27, r21
   1f1ca:	80 93 e6 28 	sts	0x28E6, r24	; 0x8028e6 <g_adc_io_adc4_sum>
   1f1ce:	90 93 e7 28 	sts	0x28E7, r25	; 0x8028e7 <g_adc_io_adc4_sum+0x1>
   1f1d2:	a0 93 e8 28 	sts	0x28E8, r26	; 0x8028e8 <g_adc_io_adc4_sum+0x2>
   1f1d6:	b0 93 e9 28 	sts	0x28E9, r27	; 0x8028e9 <g_adc_io_adc4_sum+0x3>
		if (++g_adc_io_adc4_cnt >= C_ADC_SUM_CNT) {
   1f1da:	80 91 ea 28 	lds	r24, 0x28EA	; 0x8028ea <g_adc_io_adc4_cnt>
   1f1de:	90 91 eb 28 	lds	r25, 0x28EB	; 0x8028eb <g_adc_io_adc4_cnt+0x1>
   1f1e2:	01 96       	adiw	r24, 0x01	; 1
   1f1e4:	80 93 ea 28 	sts	0x28EA, r24	; 0x8028ea <g_adc_io_adc4_cnt>
   1f1e8:	90 93 eb 28 	sts	0x28EB, r25	; 0x8028eb <g_adc_io_adc4_cnt+0x1>
   1f1ec:	8f 3f       	cpi	r24, 0xFF	; 255
   1f1ee:	91 05       	cpc	r25, r1
   1f1f0:	09 f0       	breq	.+2      	; 0x1f1f4 <isr_adc_a+0x25c>
   1f1f2:	08 f4       	brcc	.+2      	; 0x1f1f6 <isr_adc_a+0x25e>
   1f1f4:	bb c0       	rjmp	.+374    	; 0x1f36c <isr_adc_a+0x3d4>
			g_adc_io_adc4_cur = g_adc_io_adc4_sum;
   1f1f6:	80 91 e6 28 	lds	r24, 0x28E6	; 0x8028e6 <g_adc_io_adc4_sum>
   1f1fa:	90 91 e7 28 	lds	r25, 0x28E7	; 0x8028e7 <g_adc_io_adc4_sum+0x1>
   1f1fe:	a0 91 e8 28 	lds	r26, 0x28E8	; 0x8028e8 <g_adc_io_adc4_sum+0x2>
   1f202:	b0 91 e9 28 	lds	r27, 0x28E9	; 0x8028e9 <g_adc_io_adc4_sum+0x3>
   1f206:	80 93 e2 28 	sts	0x28E2, r24	; 0x8028e2 <g_adc_io_adc4_cur>
   1f20a:	90 93 e3 28 	sts	0x28E3, r25	; 0x8028e3 <g_adc_io_adc4_cur+0x1>
   1f20e:	a0 93 e4 28 	sts	0x28E4, r26	; 0x8028e4 <g_adc_io_adc4_cur+0x2>
   1f212:	b0 93 e5 28 	sts	0x28E5, r27	; 0x8028e5 <g_adc_io_adc4_cur+0x3>
			g_adc_io_adc4_sum = g_adc_io_adc4_cnt = 0;
   1f216:	10 92 ea 28 	sts	0x28EA, r1	; 0x8028ea <g_adc_io_adc4_cnt>
   1f21a:	10 92 eb 28 	sts	0x28EB, r1	; 0x8028eb <g_adc_io_adc4_cnt+0x1>
   1f21e:	10 92 e6 28 	sts	0x28E6, r1	; 0x8028e6 <g_adc_io_adc4_sum>
   1f222:	10 92 e7 28 	sts	0x28E7, r1	; 0x8028e7 <g_adc_io_adc4_sum+0x1>
   1f226:	10 92 e8 28 	sts	0x28E8, r1	; 0x8028e8 <g_adc_io_adc4_sum+0x2>
   1f22a:	10 92 e9 28 	sts	0x28E9, r1	; 0x8028e9 <g_adc_io_adc4_sum+0x3>
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
			g_adc_silence_cur = g_adc_silence_sum;
			g_adc_silence_sum = g_adc_silence_cnt = 0;
		}
	}
}
   1f22e:	9e c0       	rjmp	.+316    	; 0x1f36c <isr_adc_a+0x3d4>
		if (++g_adc_io_adc4_cnt >= C_ADC_SUM_CNT) {
			g_adc_io_adc4_cur = g_adc_io_adc4_sum;
			g_adc_io_adc4_sum = g_adc_io_adc4_cnt = 0;
		}

	} else if (ch_mask & ADC_IO_ADC5_CH) {
   1f230:	8e 81       	ldd	r24, Y+6	; 0x06
   1f232:	88 2f       	mov	r24, r24
   1f234:	90 e0       	ldi	r25, 0x00	; 0
   1f236:	84 70       	andi	r24, 0x04	; 4
   1f238:	99 27       	eor	r25, r25
   1f23a:	89 2b       	or	r24, r25
   1f23c:	09 f4       	brne	.+2      	; 0x1f240 <isr_adc_a+0x2a8>
   1f23e:	45 c0       	rjmp	.+138    	; 0x1f2ca <isr_adc_a+0x332>
		g_adc_io_adc5_sum += val;
   1f240:	8a 81       	ldd	r24, Y+2	; 0x02
   1f242:	9b 81       	ldd	r25, Y+3	; 0x03
   1f244:	9c 01       	movw	r18, r24
   1f246:	99 0f       	add	r25, r25
   1f248:	44 0b       	sbc	r20, r20
   1f24a:	55 0b       	sbc	r21, r21
   1f24c:	80 91 f0 28 	lds	r24, 0x28F0	; 0x8028f0 <g_adc_io_adc5_sum>
   1f250:	90 91 f1 28 	lds	r25, 0x28F1	; 0x8028f1 <g_adc_io_adc5_sum+0x1>
   1f254:	a0 91 f2 28 	lds	r26, 0x28F2	; 0x8028f2 <g_adc_io_adc5_sum+0x2>
   1f258:	b0 91 f3 28 	lds	r27, 0x28F3	; 0x8028f3 <g_adc_io_adc5_sum+0x3>
   1f25c:	82 0f       	add	r24, r18
   1f25e:	93 1f       	adc	r25, r19
   1f260:	a4 1f       	adc	r26, r20
   1f262:	b5 1f       	adc	r27, r21
   1f264:	80 93 f0 28 	sts	0x28F0, r24	; 0x8028f0 <g_adc_io_adc5_sum>
   1f268:	90 93 f1 28 	sts	0x28F1, r25	; 0x8028f1 <g_adc_io_adc5_sum+0x1>
   1f26c:	a0 93 f2 28 	sts	0x28F2, r26	; 0x8028f2 <g_adc_io_adc5_sum+0x2>
   1f270:	b0 93 f3 28 	sts	0x28F3, r27	; 0x8028f3 <g_adc_io_adc5_sum+0x3>
		if (++g_adc_io_adc5_cnt >= C_ADC_SUM_CNT) {
   1f274:	80 91 f4 28 	lds	r24, 0x28F4	; 0x8028f4 <g_adc_io_adc5_cnt>
   1f278:	90 91 f5 28 	lds	r25, 0x28F5	; 0x8028f5 <g_adc_io_adc5_cnt+0x1>
   1f27c:	01 96       	adiw	r24, 0x01	; 1
   1f27e:	80 93 f4 28 	sts	0x28F4, r24	; 0x8028f4 <g_adc_io_adc5_cnt>
   1f282:	90 93 f5 28 	sts	0x28F5, r25	; 0x8028f5 <g_adc_io_adc5_cnt+0x1>
   1f286:	8f 3f       	cpi	r24, 0xFF	; 255
   1f288:	91 05       	cpc	r25, r1
   1f28a:	09 f0       	breq	.+2      	; 0x1f28e <isr_adc_a+0x2f6>
   1f28c:	08 f4       	brcc	.+2      	; 0x1f290 <isr_adc_a+0x2f8>
   1f28e:	6e c0       	rjmp	.+220    	; 0x1f36c <isr_adc_a+0x3d4>
			g_adc_io_adc5_cur = g_adc_io_adc5_sum;
   1f290:	80 91 f0 28 	lds	r24, 0x28F0	; 0x8028f0 <g_adc_io_adc5_sum>
   1f294:	90 91 f1 28 	lds	r25, 0x28F1	; 0x8028f1 <g_adc_io_adc5_sum+0x1>
   1f298:	a0 91 f2 28 	lds	r26, 0x28F2	; 0x8028f2 <g_adc_io_adc5_sum+0x2>
   1f29c:	b0 91 f3 28 	lds	r27, 0x28F3	; 0x8028f3 <g_adc_io_adc5_sum+0x3>
   1f2a0:	80 93 ec 28 	sts	0x28EC, r24	; 0x8028ec <g_adc_io_adc5_cur>
   1f2a4:	90 93 ed 28 	sts	0x28ED, r25	; 0x8028ed <g_adc_io_adc5_cur+0x1>
   1f2a8:	a0 93 ee 28 	sts	0x28EE, r26	; 0x8028ee <g_adc_io_adc5_cur+0x2>
   1f2ac:	b0 93 ef 28 	sts	0x28EF, r27	; 0x8028ef <g_adc_io_adc5_cur+0x3>
			g_adc_io_adc5_sum = g_adc_io_adc5_cnt = 0;
   1f2b0:	10 92 f4 28 	sts	0x28F4, r1	; 0x8028f4 <g_adc_io_adc5_cnt>
   1f2b4:	10 92 f5 28 	sts	0x28F5, r1	; 0x8028f5 <g_adc_io_adc5_cnt+0x1>
   1f2b8:	10 92 f0 28 	sts	0x28F0, r1	; 0x8028f0 <g_adc_io_adc5_sum>
   1f2bc:	10 92 f1 28 	sts	0x28F1, r1	; 0x8028f1 <g_adc_io_adc5_sum+0x1>
   1f2c0:	10 92 f2 28 	sts	0x28F2, r1	; 0x8028f2 <g_adc_io_adc5_sum+0x2>
   1f2c4:	10 92 f3 28 	sts	0x28F3, r1	; 0x8028f3 <g_adc_io_adc5_sum+0x3>
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
			g_adc_silence_cur = g_adc_silence_sum;
			g_adc_silence_sum = g_adc_silence_cnt = 0;
		}
	}
}
   1f2c8:	51 c0       	rjmp	.+162    	; 0x1f36c <isr_adc_a+0x3d4>
		if (++g_adc_io_adc5_cnt >= C_ADC_SUM_CNT) {
			g_adc_io_adc5_cur = g_adc_io_adc5_sum;
			g_adc_io_adc5_sum = g_adc_io_adc5_cnt = 0;
		}

	} else if (ch_mask & ADC_SILENCE_CH) {
   1f2ca:	8e 81       	ldd	r24, Y+6	; 0x06
   1f2cc:	88 2f       	mov	r24, r24
   1f2ce:	90 e0       	ldi	r25, 0x00	; 0
   1f2d0:	88 70       	andi	r24, 0x08	; 8
   1f2d2:	99 27       	eor	r25, r25
   1f2d4:	89 2b       	or	r24, r25
   1f2d6:	09 f4       	brne	.+2      	; 0x1f2da <isr_adc_a+0x342>
   1f2d8:	49 c0       	rjmp	.+146    	; 0x1f36c <isr_adc_a+0x3d4>
		g_adc_silence_sum += val;
   1f2da:	8a 81       	ldd	r24, Y+2	; 0x02
   1f2dc:	9b 81       	ldd	r25, Y+3	; 0x03
   1f2de:	9c 01       	movw	r18, r24
   1f2e0:	99 0f       	add	r25, r25
   1f2e2:	44 0b       	sbc	r20, r20
   1f2e4:	55 0b       	sbc	r21, r21
   1f2e6:	80 91 fa 28 	lds	r24, 0x28FA	; 0x8028fa <g_adc_silence_sum>
   1f2ea:	90 91 fb 28 	lds	r25, 0x28FB	; 0x8028fb <g_adc_silence_sum+0x1>
   1f2ee:	a0 91 fc 28 	lds	r26, 0x28FC	; 0x8028fc <g_adc_silence_sum+0x2>
   1f2f2:	b0 91 fd 28 	lds	r27, 0x28FD	; 0x8028fd <g_adc_silence_sum+0x3>
   1f2f6:	82 0f       	add	r24, r18
   1f2f8:	93 1f       	adc	r25, r19
   1f2fa:	a4 1f       	adc	r26, r20
   1f2fc:	b5 1f       	adc	r27, r21
   1f2fe:	80 93 fa 28 	sts	0x28FA, r24	; 0x8028fa <g_adc_silence_sum>
   1f302:	90 93 fb 28 	sts	0x28FB, r25	; 0x8028fb <g_adc_silence_sum+0x1>
   1f306:	a0 93 fc 28 	sts	0x28FC, r26	; 0x8028fc <g_adc_silence_sum+0x2>
   1f30a:	b0 93 fd 28 	sts	0x28FD, r27	; 0x8028fd <g_adc_silence_sum+0x3>
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
   1f30e:	80 91 fe 28 	lds	r24, 0x28FE	; 0x8028fe <g_adc_silence_cnt>
   1f312:	90 91 ff 28 	lds	r25, 0x28FF	; 0x8028ff <g_adc_silence_cnt+0x1>
   1f316:	01 96       	adiw	r24, 0x01	; 1
   1f318:	80 93 fe 28 	sts	0x28FE, r24	; 0x8028fe <g_adc_silence_cnt>
   1f31c:	90 93 ff 28 	sts	0x28FF, r25	; 0x8028ff <g_adc_silence_cnt+0x1>
   1f320:	8f 3f       	cpi	r24, 0xFF	; 255
   1f322:	91 05       	cpc	r25, r1
   1f324:	19 f1       	breq	.+70     	; 0x1f36c <isr_adc_a+0x3d4>
   1f326:	10 f1       	brcs	.+68     	; 0x1f36c <isr_adc_a+0x3d4>
			g_adc_silence_cur = g_adc_silence_sum;
   1f328:	80 91 fa 28 	lds	r24, 0x28FA	; 0x8028fa <g_adc_silence_sum>
   1f32c:	90 91 fb 28 	lds	r25, 0x28FB	; 0x8028fb <g_adc_silence_sum+0x1>
   1f330:	a0 91 fc 28 	lds	r26, 0x28FC	; 0x8028fc <g_adc_silence_sum+0x2>
   1f334:	b0 91 fd 28 	lds	r27, 0x28FD	; 0x8028fd <g_adc_silence_sum+0x3>
   1f338:	80 93 f6 28 	sts	0x28F6, r24	; 0x8028f6 <g_adc_silence_cur>
   1f33c:	90 93 f7 28 	sts	0x28F7, r25	; 0x8028f7 <g_adc_silence_cur+0x1>
   1f340:	a0 93 f8 28 	sts	0x28F8, r26	; 0x8028f8 <g_adc_silence_cur+0x2>
   1f344:	b0 93 f9 28 	sts	0x28F9, r27	; 0x8028f9 <g_adc_silence_cur+0x3>
			g_adc_silence_sum = g_adc_silence_cnt = 0;
   1f348:	10 92 fe 28 	sts	0x28FE, r1	; 0x8028fe <g_adc_silence_cnt>
   1f34c:	10 92 ff 28 	sts	0x28FF, r1	; 0x8028ff <g_adc_silence_cnt+0x1>
   1f350:	10 92 fa 28 	sts	0x28FA, r1	; 0x8028fa <g_adc_silence_sum>
   1f354:	10 92 fb 28 	sts	0x28FB, r1	; 0x8028fb <g_adc_silence_sum+0x1>
   1f358:	10 92 fc 28 	sts	0x28FC, r1	; 0x8028fc <g_adc_silence_sum+0x2>
   1f35c:	10 92 fd 28 	sts	0x28FD, r1	; 0x8028fd <g_adc_silence_sum+0x3>
		}
	}
}
   1f360:	05 c0       	rjmp	.+10     	; 0x1f36c <isr_adc_a+0x3d4>
				g_adc_vctcxo_sum += val;
				if (++g_adc_vctcxo_cnt >= C_ADC_SUM_CNT) {
					g_adc_vctcxo_cur = g_adc_vctcxo_sum;
					g_adc_vctcxo_sum = g_adc_vctcxo_cnt = 0;
				}
			break;
   1f362:	00 00       	nop
   1f364:	03 c0       	rjmp	.+6      	; 0x1f36c <isr_adc_a+0x3d4>
				g_adc_5v0_sum += val;
				if (++g_adc_5v0_cnt >= C_ADC_SUM_CNT) {
					g_adc_5v0_cur = g_adc_5v0_sum;
					g_adc_5v0_sum = g_adc_5v0_cnt = 0;
				}
			break;
   1f366:	00 00       	nop
   1f368:	01 c0       	rjmp	.+2      	; 0x1f36c <isr_adc_a+0x3d4>
				g_adc_vbat_sum += val;
				if (++g_adc_vbat_cnt >= C_ADC_SUM_CNT) {
					g_adc_vbat_cur = g_adc_vbat_sum;
					g_adc_vbat_sum = g_adc_vbat_cnt = 0;
				}
			break;
   1f36a:	00 00       	nop
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
			g_adc_silence_cur = g_adc_silence_sum;
			g_adc_silence_sum = g_adc_silence_cnt = 0;
		}
	}
}
   1f36c:	00 00       	nop
   1f36e:	28 96       	adiw	r28, 0x08	; 8
   1f370:	cd bf       	out	0x3d, r28	; 61
   1f372:	de bf       	out	0x3e, r29	; 62
   1f374:	df 91       	pop	r29
   1f376:	cf 91       	pop	r28
   1f378:	08 95       	ret

0001f37a <isr_adc_b>:

void isr_adc_b(ADC_t* adc, uint8_t ch_mask, adc_result_t res)
{
   1f37a:	cf 93       	push	r28
   1f37c:	df 93       	push	r29
   1f37e:	cd b7       	in	r28, 0x3d	; 61
   1f380:	de b7       	in	r29, 0x3e	; 62
   1f382:	27 97       	sbiw	r28, 0x07	; 7
   1f384:	cd bf       	out	0x3d, r28	; 61
   1f386:	de bf       	out	0x3e, r29	; 62
   1f388:	8b 83       	std	Y+3, r24	; 0x03
   1f38a:	9c 83       	std	Y+4, r25	; 0x04
   1f38c:	6d 83       	std	Y+5, r22	; 0x05
   1f38e:	4e 83       	std	Y+6, r20	; 0x06
   1f390:	5f 83       	std	Y+7, r21	; 0x07
	int16_t val = res - C_ADC_0V0_DELTA;
   1f392:	8e 81       	ldd	r24, Y+6	; 0x06
   1f394:	9f 81       	ldd	r25, Y+7	; 0x07
   1f396:	8e 5b       	subi	r24, 0xBE	; 190
   1f398:	91 09       	sbc	r25, r1
   1f39a:	89 83       	std	Y+1, r24	; 0x01
   1f39c:	9a 83       	std	Y+2, r25	; 0x02

	if (ch_mask & ADC_TEMP_CH) {
   1f39e:	8d 81       	ldd	r24, Y+5	; 0x05
   1f3a0:	88 2f       	mov	r24, r24
   1f3a2:	90 e0       	ldi	r25, 0x00	; 0
   1f3a4:	81 70       	andi	r24, 0x01	; 1
   1f3a6:	99 27       	eor	r25, r25
   1f3a8:	89 2b       	or	r24, r25
   1f3aa:	09 f4       	brne	.+2      	; 0x1f3ae <isr_adc_b+0x34>
   1f3ac:	43 c0       	rjmp	.+134    	; 0x1f434 <isr_adc_b+0xba>
		g_adc_temp_sum += val;
   1f3ae:	89 81       	ldd	r24, Y+1	; 0x01
   1f3b0:	9a 81       	ldd	r25, Y+2	; 0x02
   1f3b2:	9c 01       	movw	r18, r24
   1f3b4:	99 0f       	add	r25, r25
   1f3b6:	44 0b       	sbc	r20, r20
   1f3b8:	55 0b       	sbc	r21, r21
   1f3ba:	80 91 04 29 	lds	r24, 0x2904	; 0x802904 <g_adc_temp_sum>
   1f3be:	90 91 05 29 	lds	r25, 0x2905	; 0x802905 <g_adc_temp_sum+0x1>
   1f3c2:	a0 91 06 29 	lds	r26, 0x2906	; 0x802906 <g_adc_temp_sum+0x2>
   1f3c6:	b0 91 07 29 	lds	r27, 0x2907	; 0x802907 <g_adc_temp_sum+0x3>
   1f3ca:	82 0f       	add	r24, r18
   1f3cc:	93 1f       	adc	r25, r19
   1f3ce:	a4 1f       	adc	r26, r20
   1f3d0:	b5 1f       	adc	r27, r21
   1f3d2:	80 93 04 29 	sts	0x2904, r24	; 0x802904 <g_adc_temp_sum>
   1f3d6:	90 93 05 29 	sts	0x2905, r25	; 0x802905 <g_adc_temp_sum+0x1>
   1f3da:	a0 93 06 29 	sts	0x2906, r26	; 0x802906 <g_adc_temp_sum+0x2>
   1f3de:	b0 93 07 29 	sts	0x2907, r27	; 0x802907 <g_adc_temp_sum+0x3>
		if (++g_adc_temp_cnt >= C_ADC_SUM_CNT) {
   1f3e2:	80 91 08 29 	lds	r24, 0x2908	; 0x802908 <g_adc_temp_cnt>
   1f3e6:	90 91 09 29 	lds	r25, 0x2909	; 0x802909 <g_adc_temp_cnt+0x1>
   1f3ea:	01 96       	adiw	r24, 0x01	; 1
   1f3ec:	80 93 08 29 	sts	0x2908, r24	; 0x802908 <g_adc_temp_cnt>
   1f3f0:	90 93 09 29 	sts	0x2909, r25	; 0x802909 <g_adc_temp_cnt+0x1>
   1f3f4:	8f 3f       	cpi	r24, 0xFF	; 255
   1f3f6:	91 05       	cpc	r25, r1
   1f3f8:	e9 f0       	breq	.+58     	; 0x1f434 <isr_adc_b+0xba>
   1f3fa:	e0 f0       	brcs	.+56     	; 0x1f434 <isr_adc_b+0xba>
			g_adc_temp_cur = g_adc_temp_sum;
   1f3fc:	80 91 04 29 	lds	r24, 0x2904	; 0x802904 <g_adc_temp_sum>
   1f400:	90 91 05 29 	lds	r25, 0x2905	; 0x802905 <g_adc_temp_sum+0x1>
   1f404:	a0 91 06 29 	lds	r26, 0x2906	; 0x802906 <g_adc_temp_sum+0x2>
   1f408:	b0 91 07 29 	lds	r27, 0x2907	; 0x802907 <g_adc_temp_sum+0x3>
   1f40c:	80 93 00 29 	sts	0x2900, r24	; 0x802900 <g_adc_temp_cur>
   1f410:	90 93 01 29 	sts	0x2901, r25	; 0x802901 <g_adc_temp_cur+0x1>
   1f414:	a0 93 02 29 	sts	0x2902, r26	; 0x802902 <g_adc_temp_cur+0x2>
   1f418:	b0 93 03 29 	sts	0x2903, r27	; 0x802903 <g_adc_temp_cur+0x3>
			g_adc_temp_sum = g_adc_temp_cnt = 0;
   1f41c:	10 92 08 29 	sts	0x2908, r1	; 0x802908 <g_adc_temp_cnt>
   1f420:	10 92 09 29 	sts	0x2909, r1	; 0x802909 <g_adc_temp_cnt+0x1>
   1f424:	10 92 04 29 	sts	0x2904, r1	; 0x802904 <g_adc_temp_sum>
   1f428:	10 92 05 29 	sts	0x2905, r1	; 0x802905 <g_adc_temp_sum+0x1>
   1f42c:	10 92 06 29 	sts	0x2906, r1	; 0x802906 <g_adc_temp_sum+0x2>
   1f430:	10 92 07 29 	sts	0x2907, r1	; 0x802907 <g_adc_temp_sum+0x3>
		}
	}
}
   1f434:	00 00       	nop
   1f436:	27 96       	adiw	r28, 0x07	; 7
   1f438:	cd bf       	out	0x3d, r28	; 61
   1f43a:	de bf       	out	0x3e, r29	; 62
   1f43c:	df 91       	pop	r29
   1f43e:	cf 91       	pop	r28
   1f440:	08 95       	ret

0001f442 <dac_init>:


static void dac_init(void)
{
   1f442:	0f 93       	push	r16
   1f444:	1f 93       	push	r17
   1f446:	cf 93       	push	r28
   1f448:	df 93       	push	r29
   1f44a:	cd b7       	in	r28, 0x3d	; 61
   1f44c:	de b7       	in	r29, 0x3e	; 62
   1f44e:	61 97       	sbiw	r28, 0x11	; 17
   1f450:	cd bf       	out	0x3d, r28	; 61
   1f452:	de bf       	out	0x3e, r29	; 62
	dac_read_configuration(&DAC_DAC, &dac_conf);
   1f454:	68 e4       	ldi	r22, 0x48	; 72
   1f456:	7b e2       	ldi	r23, 0x2B	; 43
   1f458:	80 e2       	ldi	r24, 0x20	; 32
   1f45a:	93 e0       	ldi	r25, 0x03	; 3
   1f45c:	0e 94 86 ab 	call	0x1570c	; 0x1570c <dac_read_configuration>
   1f460:	88 e4       	ldi	r24, 0x48	; 72
   1f462:	9b e2       	ldi	r25, 0x2B	; 43
   1f464:	89 83       	std	Y+1, r24	; 0x01
   1f466:	9a 83       	std	Y+2, r25	; 0x02
   1f468:	18 8a       	std	Y+16, r1	; 0x10
   1f46a:	81 e0       	ldi	r24, 0x01	; 1
   1f46c:	89 8b       	std	Y+17, r24	; 0x11
 */
__always_inline static void dac_set_conversion_parameters(
		struct dac_config *conf, enum dac_reference ref,
		enum dac_adjust adj)
{
	conf->ctrlc = (uint8_t)ref | (uint8_t)adj;
   1f46e:	98 89       	ldd	r25, Y+16	; 0x10
   1f470:	89 89       	ldd	r24, Y+17	; 0x11
   1f472:	29 2f       	mov	r18, r25
   1f474:	28 2b       	or	r18, r24
   1f476:	89 81       	ldd	r24, Y+1	; 0x01
   1f478:	9a 81       	ldd	r25, Y+2	; 0x02
   1f47a:	fc 01       	movw	r30, r24
   1f47c:	22 83       	std	Z+2, r18	; 0x02
   1f47e:	88 e4       	ldi	r24, 0x48	; 72
   1f480:	9b e2       	ldi	r25, 0x2B	; 43
   1f482:	8b 83       	std	Y+3, r24	; 0x03
   1f484:	9c 83       	std	Y+4, r25	; 0x04
   1f486:	83 e0       	ldi	r24, 0x03	; 3
   1f488:	8d 87       	std	Y+13, r24	; 0x0d
   1f48a:	1e 86       	std	Y+14, r1	; 0x0e
 * also be configured with \ref dac_set_refresh_interval().
 */
__always_inline static void dac_set_active_channel(struct dac_config *conf,
		uint8_t ch_mask, uint8_t int_out_ch_mask)
{
	uint8_t setting = 0;
   1f48c:	1f 86       	std	Y+15, r1	; 0x0f
	Assert(ilog2(ch_mask) <= 2);
	Assert((ch_mask & int_out_ch_mask) == int_out_ch_mask);
	Assert(int_out_ch_mask != (DAC_CH0 | DAC_CH1));

	// Enable internal and external output channels.
	conf->ctrla = ((ch_mask ^ int_out_ch_mask) << DAC_CH0EN_bp) |
   1f48e:	9d 85       	ldd	r25, Y+13	; 0x0d
   1f490:	8e 85       	ldd	r24, Y+14	; 0x0e
   1f492:	89 27       	eor	r24, r25
   1f494:	88 2f       	mov	r24, r24
   1f496:	90 e0       	ldi	r25, 0x00	; 0
   1f498:	88 0f       	add	r24, r24
   1f49a:	99 1f       	adc	r25, r25
   1f49c:	88 0f       	add	r24, r24
   1f49e:	99 1f       	adc	r25, r25
   1f4a0:	98 2f       	mov	r25, r24
   1f4a2:	8e 85       	ldd	r24, Y+14	; 0x0e
   1f4a4:	88 23       	and	r24, r24
   1f4a6:	11 f0       	breq	.+4      	; 0x1f4ac <dac_init+0x6a>
   1f4a8:	80 e1       	ldi	r24, 0x10	; 16
   1f4aa:	01 c0       	rjmp	.+2      	; 0x1f4ae <dac_init+0x6c>
   1f4ac:	80 e0       	ldi	r24, 0x00	; 0
   1f4ae:	89 2b       	or	r24, r25
   1f4b0:	28 2f       	mov	r18, r24
   1f4b2:	8b 81       	ldd	r24, Y+3	; 0x03
   1f4b4:	9c 81       	ldd	r25, Y+4	; 0x04
   1f4b6:	fc 01       	movw	r30, r24
   1f4b8:	20 83       	st	Z, r18
			(int_out_ch_mask ? DAC_IDOEN_bm : 0);

	// Enable the specified number of DAC channels.
	if (ch_mask == DAC_CH0) {
   1f4ba:	8d 85       	ldd	r24, Y+13	; 0x0d
   1f4bc:	81 30       	cpi	r24, 0x01	; 1
   1f4be:	11 f4       	brne	.+4      	; 0x1f4c4 <dac_init+0x82>
		setting = DAC_CHSEL_SINGLE_gc;
   1f4c0:	1f 86       	std	Y+15, r1	; 0x0f
   1f4c2:	05 c0       	rjmp	.+10     	; 0x1f4ce <dac_init+0x8c>
	} else if (ch_mask == DAC_CH1) {
   1f4c4:	8d 85       	ldd	r24, Y+13	; 0x0d
   1f4c6:	82 30       	cpi	r24, 0x02	; 2
   1f4c8:	11 f0       	breq	.+4      	; 0x1f4ce <dac_init+0x8c>
		setting = DAC_CHSEL_SINGLE1_gc;
#else
		Assert(false);
#endif
	} else {
		setting = DAC_CHSEL_DUAL_gc;
   1f4ca:	80 e4       	ldi	r24, 0x40	; 64
   1f4cc:	8f 87       	std	Y+15, r24	; 0x0f
	}
	conf->ctrlb &= ~DAC_CHSEL_gm;
   1f4ce:	8b 81       	ldd	r24, Y+3	; 0x03
   1f4d0:	9c 81       	ldd	r25, Y+4	; 0x04
   1f4d2:	fc 01       	movw	r30, r24
   1f4d4:	81 81       	ldd	r24, Z+1	; 0x01
   1f4d6:	28 2f       	mov	r18, r24
   1f4d8:	2f 79       	andi	r18, 0x9F	; 159
   1f4da:	8b 81       	ldd	r24, Y+3	; 0x03
   1f4dc:	9c 81       	ldd	r25, Y+4	; 0x04
   1f4de:	fc 01       	movw	r30, r24
   1f4e0:	21 83       	std	Z+1, r18	; 0x01
	conf->ctrlb |= setting;
   1f4e2:	8b 81       	ldd	r24, Y+3	; 0x03
   1f4e4:	9c 81       	ldd	r25, Y+4	; 0x04
   1f4e6:	fc 01       	movw	r30, r24
   1f4e8:	91 81       	ldd	r25, Z+1	; 0x01
   1f4ea:	8f 85       	ldd	r24, Y+15	; 0x0f
   1f4ec:	29 2f       	mov	r18, r25
   1f4ee:	28 2b       	or	r18, r24
   1f4f0:	8b 81       	ldd	r24, Y+3	; 0x03
   1f4f2:	9c 81       	ldd	r25, Y+4	; 0x04
   1f4f4:	fc 01       	movw	r30, r24
   1f4f6:	21 83       	std	Z+1, r18	; 0x01
   1f4f8:	88 e4       	ldi	r24, 0x48	; 72
   1f4fa:	9b e2       	ldi	r25, 0x2B	; 43
   1f4fc:	8d 83       	std	Y+5, r24	; 0x05
   1f4fe:	9e 83       	std	Y+6, r25	; 0x06
   1f500:	83 e0       	ldi	r24, 0x03	; 3
   1f502:	8b 87       	std	Y+11, r24	; 0x0b
   1f504:	84 e0       	ldi	r24, 0x04	; 4
   1f506:	8c 87       	std	Y+12, r24	; 0x0c
__always_inline static void dac_set_conversion_trigger(struct dac_config *conf,
		uint8_t ch_mask, uint8_t ev_ch)
{
	Assert(ev_ch <= 7);

	conf->ctrlb &= ~(DAC_CH1TRIG_bm | DAC_CH0TRIG_bm);
   1f508:	8d 81       	ldd	r24, Y+5	; 0x05
   1f50a:	9e 81       	ldd	r25, Y+6	; 0x06
   1f50c:	fc 01       	movw	r30, r24
   1f50e:	81 81       	ldd	r24, Z+1	; 0x01
   1f510:	28 2f       	mov	r18, r24
   1f512:	2c 7f       	andi	r18, 0xFC	; 252
   1f514:	8d 81       	ldd	r24, Y+5	; 0x05
   1f516:	9e 81       	ldd	r25, Y+6	; 0x06
   1f518:	fc 01       	movw	r30, r24
   1f51a:	21 83       	std	Z+1, r18	; 0x01
	conf->ctrlb |= (ch_mask << DAC_CH0TRIG_bp);
   1f51c:	8d 81       	ldd	r24, Y+5	; 0x05
   1f51e:	9e 81       	ldd	r25, Y+6	; 0x06
   1f520:	fc 01       	movw	r30, r24
   1f522:	91 81       	ldd	r25, Z+1	; 0x01
   1f524:	8b 85       	ldd	r24, Y+11	; 0x0b
   1f526:	29 2f       	mov	r18, r25
   1f528:	28 2b       	or	r18, r24
   1f52a:	8d 81       	ldd	r24, Y+5	; 0x05
   1f52c:	9e 81       	ldd	r25, Y+6	; 0x06
   1f52e:	fc 01       	movw	r30, r24
   1f530:	21 83       	std	Z+1, r18	; 0x01
	conf->evctrl = ev_ch << DAC_EVSEL_gp;
   1f532:	8d 81       	ldd	r24, Y+5	; 0x05
   1f534:	9e 81       	ldd	r25, Y+6	; 0x06
   1f536:	2c 85       	ldd	r18, Y+12	; 0x0c
   1f538:	fc 01       	movw	r30, r24
   1f53a:	23 83       	std	Z+3, r18	; 0x03
	dac_set_conversion_parameters(&dac_conf, DAC_REF_BANDGAP, DAC_ADJ_LEFT);
	dac_set_active_channel(&dac_conf, DAC_DAC1_CH | DAC_DAC0_CH, 0);
	dac_set_conversion_trigger(&dac_conf, DAC_DAC1_CH | DAC_DAC0_CH, 4);
	dac_write_configuration(&DAC_DAC, &dac_conf);
   1f53c:	68 e4       	ldi	r22, 0x48	; 72
   1f53e:	7b e2       	ldi	r23, 0x2B	; 43
   1f540:	80 e2       	ldi	r24, 0x20	; 32
   1f542:	93 e0       	ldi	r25, 0x03	; 3
   1f544:	0e 94 0e ab 	call	0x1561c	; 0x1561c <dac_write_configuration>

	/* Get production signature for calibration */
	DACB_CH0OFFSETCAL	= dac_get_calibration_data(DAC_CAL_DACB0_OFFSET);
   1f548:	09 e2       	ldi	r16, 0x29	; 41
   1f54a:	13 e0       	ldi	r17, 0x03	; 3
   1f54c:	82 e3       	ldi	r24, 0x32	; 50
   1f54e:	8f 83       	std	Y+7, r24	; 0x07
 * \return Byte with specified calibration data.
 */
__always_inline static uint8_t dac_get_calibration_data(
		enum dac_calibration_data cal)
{
	return nvm_read_production_signature_row(cal);
   1f550:	8f 81       	ldd	r24, Y+7	; 0x07
   1f552:	0e 94 32 c8 	call	0x19064	; 0x19064 <nvm_read_production_signature_row>
   1f556:	f8 01       	movw	r30, r16
   1f558:	80 83       	st	Z, r24
	DACB_CH0GAINCAL		= dac_get_calibration_data(DAC_CAL_DACB0_GAIN);
   1f55a:	08 e2       	ldi	r16, 0x28	; 40
   1f55c:	13 e0       	ldi	r17, 0x03	; 3
   1f55e:	83 e3       	ldi	r24, 0x33	; 51
   1f560:	88 87       	std	Y+8, r24	; 0x08
   1f562:	88 85       	ldd	r24, Y+8	; 0x08
   1f564:	0e 94 32 c8 	call	0x19064	; 0x19064 <nvm_read_production_signature_row>
   1f568:	f8 01       	movw	r30, r16
   1f56a:	80 83       	st	Z, r24
	DACB_CH1OFFSETCAL	= dac_get_calibration_data(DAC_CAL_DACB1_OFFSET);
   1f56c:	0b e2       	ldi	r16, 0x2B	; 43
   1f56e:	13 e0       	ldi	r17, 0x03	; 3
   1f570:	86 e3       	ldi	r24, 0x36	; 54
   1f572:	89 87       	std	Y+9, r24	; 0x09
   1f574:	89 85       	ldd	r24, Y+9	; 0x09
   1f576:	0e 94 32 c8 	call	0x19064	; 0x19064 <nvm_read_production_signature_row>
   1f57a:	f8 01       	movw	r30, r16
   1f57c:	80 83       	st	Z, r24
	DACB_CH1GAINCAL		= dac_get_calibration_data(DAC_CAL_DACB1_GAIN);
   1f57e:	0a e2       	ldi	r16, 0x2A	; 42
   1f580:	13 e0       	ldi	r17, 0x03	; 3
   1f582:	87 e3       	ldi	r24, 0x37	; 55
   1f584:	8a 87       	std	Y+10, r24	; 0x0a
   1f586:	8a 85       	ldd	r24, Y+10	; 0x0a
   1f588:	0e 94 32 c8 	call	0x19064	; 0x19064 <nvm_read_production_signature_row>
   1f58c:	f8 01       	movw	r30, r16

	dma_init();
   1f58e:	80 83       	st	Z, r24
}
   1f590:	4b d0       	rcall	.+150    	; 0x1f628 <dma_init>
   1f592:	00 00       	nop
   1f594:	61 96       	adiw	r28, 0x11	; 17
   1f596:	cd bf       	out	0x3d, r28	; 61
   1f598:	de bf       	out	0x3e, r29	; 62
   1f59a:	df 91       	pop	r29
   1f59c:	cf 91       	pop	r28
   1f59e:	1f 91       	pop	r17
   1f5a0:	0f 91       	pop	r16
   1f5a2:	08 95       	ret

0001f5a4 <dac_start>:

static void dac_start(void)
{
   1f5a4:	0f 93       	push	r16
   1f5a6:	1f 93       	push	r17
   1f5a8:	cf 93       	push	r28
   1f5aa:	df 93       	push	r29
   1f5ac:	1f 92       	push	r1
   1f5ae:	cd b7       	in	r28, 0x3d	; 61
   1f5b0:	de b7       	in	r29, 0x3e	; 62
	dac_enable(&DACB);
   1f5b2:	80 e2       	ldi	r24, 0x20	; 32
   1f5b4:	93 e0       	ldi	r25, 0x03	; 3
   1f5b6:	0e 94 cc aa 	call	0x15598	; 0x15598 <dac_enable>
	/* Connect the DMA to the DAC periphery */
	dma_start();

	/* IRQ disabled section */
	{
		irqflags_t flags = cpu_irq_save();
   1f5ba:	be d0       	rcall	.+380    	; 0x1f738 <dma_start>
   1f5bc:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>

		/* Prepare DMA blocks */
		calc_next_frame(&dac_io_dac0_buf[0][0], &dds0_reg, &dds0_inc, &dds1_reg, &dds1_inc);
   1f5c0:	89 83       	std	Y+1, r24	; 0x01
   1f5c2:	0a e6       	ldi	r16, 0x6A	; 106
   1f5c4:	1b e2       	ldi	r17, 0x2B	; 43
   1f5c6:	21 e4       	ldi	r18, 0x41	; 65
   1f5c8:	30 e2       	ldi	r19, 0x20	; 32
   1f5ca:	42 e6       	ldi	r20, 0x62	; 98
   1f5cc:	5b e2       	ldi	r21, 0x2B	; 43
   1f5ce:	66 e6       	ldi	r22, 0x66	; 102
   1f5d0:	7b e2       	ldi	r23, 0x2B	; 43
   1f5d2:	8e e6       	ldi	r24, 0x6E	; 110
   1f5d4:	9b e2       	ldi	r25, 0x2B	; 43
   1f5d6:	0e 94 bc e4 	call	0x1c978	; 0x1c978 <calc_next_frame>
		calc_next_frame(&dac_io_dac0_buf[1][0], &dds0_reg, &dds0_inc, &dds1_reg, &dds1_inc);
   1f5da:	0a e6       	ldi	r16, 0x6A	; 106
   1f5dc:	1b e2       	ldi	r17, 0x2B	; 43
   1f5de:	21 e4       	ldi	r18, 0x41	; 65
   1f5e0:	30 e2       	ldi	r19, 0x20	; 32
   1f5e2:	42 e6       	ldi	r20, 0x62	; 98
   1f5e4:	5b e2       	ldi	r21, 0x2B	; 43
   1f5e6:	66 e6       	ldi	r22, 0x66	; 102
   1f5e8:	7b e2       	ldi	r23, 0x2B	; 43
   1f5ea:	8e e8       	ldi	r24, 0x8E	; 142
   1f5ec:	9b e2       	ldi	r25, 0x2B	; 43
   1f5ee:	0e 94 bc e4 	call	0x1c978	; 0x1c978 <calc_next_frame>

		/* DMA channels activation */
		dma_channel_enable(DMA_CHANNEL_DACB_CH0_A);
   1f5f2:	80 e0       	ldi	r24, 0x00	; 0
   1f5f4:	0e 94 f0 cd 	call	0x19be0	; 0x19be0 <dma_channel_enable>

		cpu_irq_restore(flags);
   1f5f8:	89 81       	ldd	r24, Y+1	; 0x01
   1f5fa:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
	}
}
   1f5fe:	00 00       	nop
   1f600:	0f 90       	pop	r0
   1f602:	df 91       	pop	r29
   1f604:	cf 91       	pop	r28
   1f606:	1f 91       	pop	r17
   1f608:	0f 91       	pop	r16
   1f60a:	08 95       	ret

0001f60c <dac_stop>:

static void dac_stop(void)
{
   1f60c:	cf 93       	push	r28
   1f60e:	df 93       	push	r29
   1f610:	cd b7       	in	r28, 0x3d	; 61
   1f612:	de b7       	in	r29, 0x3e	; 62
	dma_disable();
   1f614:	0e 94 10 52 	call	0xa420	; 0xa420 <dma_disable>
	dac_disable(&DACB);
   1f618:	80 e2       	ldi	r24, 0x20	; 32
   1f61a:	93 e0       	ldi	r25, 0x03	; 3
   1f61c:	0e 94 ed aa 	call	0x155da	; 0x155da <dac_disable>
}
   1f620:	00 00       	nop
   1f622:	df 91       	pop	r29
   1f624:	cf 91       	pop	r28
   1f626:	08 95       	ret

0001f628 <dma_init>:


static void dma_init(void)
{
   1f628:	cf 93       	push	r28
   1f62a:	df 93       	push	r29
   1f62c:	cd b7       	in	r28, 0x3d	; 61
   1f62e:	de b7       	in	r29, 0x3e	; 62
	memset(&dmach_dma0_conf, 0, sizeof(dmach_dma0_conf));	// DACB channel 0 - linked with dma1
   1f630:	4b e0       	ldi	r20, 0x0B	; 11
   1f632:	50 e0       	ldi	r21, 0x00	; 0
   1f634:	60 e0       	ldi	r22, 0x00	; 0
   1f636:	70 e0       	ldi	r23, 0x00	; 0
   1f638:	8c e4       	ldi	r24, 0x4C	; 76
   1f63a:	9b e2       	ldi	r25, 0x2B	; 43
   1f63c:	0f 94 a4 32 	call	0x26548	; 0x26548 <memset>
	memset(&dmach_dma1_conf, 0, sizeof(dmach_dma1_conf));	// DACB channel 1 - linked with dma0
   1f640:	4b e0       	ldi	r20, 0x0B	; 11
   1f642:	50 e0       	ldi	r21, 0x00	; 0
   1f644:	60 e0       	ldi	r22, 0x00	; 0
   1f646:	70 e0       	ldi	r23, 0x00	; 0
   1f648:	87 e5       	ldi	r24, 0x57	; 87
   1f64a:	9b e2       	ldi	r25, 0x2B	; 43
   1f64c:	0f 94 a4 32 	call	0x26548	; 0x26548 <memset>

	dma_channel_set_burst_length(&dmach_dma0_conf, DMA_CH_BURSTLEN_4BYTE_gc);
   1f650:	62 e0       	ldi	r22, 0x02	; 2
   1f652:	8c e4       	ldi	r24, 0x4C	; 76
   1f654:	9b e2       	ldi	r25, 0x2B	; 43
   1f656:	0e 94 18 ce 	call	0x19c30	; 0x19c30 <dma_channel_set_burst_length>
	dma_channel_set_burst_length(&dmach_dma1_conf, DMA_CH_BURSTLEN_4BYTE_gc);
   1f65a:	62 e0       	ldi	r22, 0x02	; 2
   1f65c:	87 e5       	ldi	r24, 0x57	; 87
   1f65e:	9b e2       	ldi	r25, 0x2B	; 43
   1f660:	0e 94 18 ce 	call	0x19c30	; 0x19c30 <dma_channel_set_burst_length>

	dma_channel_set_transfer_count(&dmach_dma0_conf, DAC_NR_OF_SAMPLES * sizeof(dma_dac_buf_t));
   1f664:	60 e2       	ldi	r22, 0x20	; 32
   1f666:	70 e0       	ldi	r23, 0x00	; 0
   1f668:	8c e4       	ldi	r24, 0x4C	; 76
   1f66a:	9b e2       	ldi	r25, 0x2B	; 43
   1f66c:	0e 94 26 cf 	call	0x19e4c	; 0x19e4c <dma_channel_set_transfer_count>
	dma_channel_set_transfer_count(&dmach_dma1_conf, DAC_NR_OF_SAMPLES * sizeof(dma_dac_buf_t));
   1f670:	60 e2       	ldi	r22, 0x20	; 32
   1f672:	70 e0       	ldi	r23, 0x00	; 0
   1f674:	87 e5       	ldi	r24, 0x57	; 87
   1f676:	9b e2       	ldi	r25, 0x2B	; 43
   1f678:	0e 94 26 cf 	call	0x19e4c	; 0x19e4c <dma_channel_set_transfer_count>

	dma_channel_set_src_reload_mode(&dmach_dma0_conf, DMA_CH_SRCRELOAD_TRANSACTION_gc);
   1f67c:	60 ec       	ldi	r22, 0xC0	; 192
   1f67e:	8c e4       	ldi	r24, 0x4C	; 76
   1f680:	9b e2       	ldi	r25, 0x2B	; 43
   1f682:	0e 94 82 ce 	call	0x19d04	; 0x19d04 <dma_channel_set_src_reload_mode>
	dma_channel_set_src_dir_mode(&dmach_dma0_conf, DMA_CH_SRCDIR_INC_gc);
   1f686:	60 e1       	ldi	r22, 0x10	; 16
   1f688:	8c e4       	ldi	r24, 0x4C	; 76
   1f68a:	9b e2       	ldi	r25, 0x2B	; 43
   1f68c:	0e 94 ca ce 	call	0x19d94	; 0x19d94 <dma_channel_set_src_dir_mode>
	dma_channel_set_source_address(&dmach_dma0_conf, (uint16_t)(uintptr_t) &dac_io_dac0_buf[0][0]);
   1f690:	8e e6       	ldi	r24, 0x6E	; 110
   1f692:	9b e2       	ldi	r25, 0x2B	; 43
   1f694:	bc 01       	movw	r22, r24
   1f696:	8c e4       	ldi	r24, 0x4C	; 76
   1f698:	9b e2       	ldi	r25, 0x2B	; 43
   1f69a:	0e 94 56 cf 	call	0x19eac	; 0x19eac <dma_channel_set_source_address>
	dma_channel_set_dest_reload_mode(&dmach_dma0_conf, DMA_CH_DESTRELOAD_BURST_gc);
   1f69e:	68 e0       	ldi	r22, 0x08	; 8
   1f6a0:	8c e4       	ldi	r24, 0x4C	; 76
   1f6a2:	9b e2       	ldi	r25, 0x2B	; 43
   1f6a4:	0e 94 a6 ce 	call	0x19d4c	; 0x19d4c <dma_channel_set_dest_reload_mode>
	dma_channel_set_dest_dir_mode(&dmach_dma0_conf, DMA_CH_DESTDIR_INC_gc);
   1f6a8:	61 e0       	ldi	r22, 0x01	; 1
   1f6aa:	8c e4       	ldi	r24, 0x4C	; 76
   1f6ac:	9b e2       	ldi	r25, 0x2B	; 43
   1f6ae:	0e 94 ee ce 	call	0x19ddc	; 0x19ddc <dma_channel_set_dest_dir_mode>
	dma_channel_set_destination_address(&dmach_dma0_conf, (uint16_t)(uintptr_t) &DACB_CH0DATA);		// Access to CH0 and CH1
   1f6b2:	68 e3       	ldi	r22, 0x38	; 56
   1f6b4:	73 e0       	ldi	r23, 0x03	; 3
   1f6b6:	8c e4       	ldi	r24, 0x4C	; 76
   1f6b8:	9b e2       	ldi	r25, 0x2B	; 43
   1f6ba:	0e 94 3e cf 	call	0x19e7c	; 0x19e7c <dma_channel_set_destination_address>

	dma_channel_set_src_reload_mode(&dmach_dma1_conf, DMA_CH_SRCRELOAD_TRANSACTION_gc);
   1f6be:	60 ec       	ldi	r22, 0xC0	; 192
   1f6c0:	87 e5       	ldi	r24, 0x57	; 87
   1f6c2:	9b e2       	ldi	r25, 0x2B	; 43
   1f6c4:	0e 94 82 ce 	call	0x19d04	; 0x19d04 <dma_channel_set_src_reload_mode>
	dma_channel_set_src_dir_mode(&dmach_dma1_conf, DMA_CH_SRCDIR_INC_gc);
   1f6c8:	60 e1       	ldi	r22, 0x10	; 16
   1f6ca:	87 e5       	ldi	r24, 0x57	; 87
   1f6cc:	9b e2       	ldi	r25, 0x2B	; 43
   1f6ce:	0e 94 ca ce 	call	0x19d94	; 0x19d94 <dma_channel_set_src_dir_mode>
	dma_channel_set_source_address(&dmach_dma1_conf, (uint16_t)(uintptr_t) &dac_io_dac0_buf[1][0]);
   1f6d2:	8e e8       	ldi	r24, 0x8E	; 142
   1f6d4:	9b e2       	ldi	r25, 0x2B	; 43
   1f6d6:	bc 01       	movw	r22, r24
   1f6d8:	87 e5       	ldi	r24, 0x57	; 87
   1f6da:	9b e2       	ldi	r25, 0x2B	; 43
   1f6dc:	0e 94 56 cf 	call	0x19eac	; 0x19eac <dma_channel_set_source_address>
	dma_channel_set_dest_reload_mode(&dmach_dma1_conf, DMA_CH_DESTRELOAD_BURST_gc);
   1f6e0:	68 e0       	ldi	r22, 0x08	; 8
   1f6e2:	87 e5       	ldi	r24, 0x57	; 87
   1f6e4:	9b e2       	ldi	r25, 0x2B	; 43
   1f6e6:	0e 94 a6 ce 	call	0x19d4c	; 0x19d4c <dma_channel_set_dest_reload_mode>
	dma_channel_set_dest_dir_mode(&dmach_dma1_conf, DMA_CH_DESTDIR_INC_gc);
   1f6ea:	61 e0       	ldi	r22, 0x01	; 1
   1f6ec:	87 e5       	ldi	r24, 0x57	; 87
   1f6ee:	9b e2       	ldi	r25, 0x2B	; 43
   1f6f0:	0e 94 ee ce 	call	0x19ddc	; 0x19ddc <dma_channel_set_dest_dir_mode>
	dma_channel_set_destination_address(&dmach_dma1_conf, (uint16_t)(uintptr_t) &DACB_CH0DATA);		// Access to CH0 and CH1
   1f6f4:	68 e3       	ldi	r22, 0x38	; 56
   1f6f6:	73 e0       	ldi	r23, 0x03	; 3
   1f6f8:	87 e5       	ldi	r24, 0x57	; 87
   1f6fa:	9b e2       	ldi	r25, 0x2B	; 43
   1f6fc:	0e 94 3e cf 	call	0x19e7c	; 0x19e7c <dma_channel_set_destination_address>

	dma_channel_set_trigger_source(&dmach_dma0_conf, DMA_CH_TRIGSRC_DACB_CH0_gc);
   1f700:	65 e2       	ldi	r22, 0x25	; 37
   1f702:	8c e4       	ldi	r24, 0x4C	; 76
   1f704:	9b e2       	ldi	r25, 0x2B	; 43
   1f706:	0e 94 12 cf 	call	0x19e24	; 0x19e24 <dma_channel_set_trigger_source>
	dma_channel_set_single_shot(&dmach_dma0_conf);
   1f70a:	8c e4       	ldi	r24, 0x4C	; 76
   1f70c:	9b e2       	ldi	r25, 0x2B	; 43
   1f70e:	0e 94 3c ce 	call	0x19c78	; 0x19c78 <dma_channel_set_single_shot>

	dma_channel_set_trigger_source(&dmach_dma1_conf, DMA_CH_TRIGSRC_DACB_CH0_gc);
   1f712:	65 e2       	ldi	r22, 0x25	; 37
   1f714:	87 e5       	ldi	r24, 0x57	; 87
   1f716:	9b e2       	ldi	r25, 0x2B	; 43
   1f718:	0e 94 12 cf 	call	0x19e24	; 0x19e24 <dma_channel_set_trigger_source>
	dma_channel_set_single_shot(&dmach_dma1_conf);
   1f71c:	87 e5       	ldi	r24, 0x57	; 87
   1f71e:	9b e2       	ldi	r25, 0x2B	; 43
   1f720:	0e 94 3c ce 	call	0x19c78	; 0x19c78 <dma_channel_set_single_shot>

	task_dac(tcc1_get_time());																		// Calculate DDS increments
   1f724:	bc d9       	rcall	.-3208   	; 0x1ea9e <tcc1_get_time>
   1f726:	dc 01       	movw	r26, r24
   1f728:	cb 01       	movw	r24, r22
   1f72a:	bc 01       	movw	r22, r24
   1f72c:	cd 01       	movw	r24, r26
   1f72e:	70 d0       	rcall	.+224    	; 0x1f810 <task_dac>
}
   1f730:	00 00       	nop
   1f732:	df 91       	pop	r29
   1f734:	cf 91       	pop	r28
   1f736:	08 95       	ret

0001f738 <dma_start>:

static void dma_start(void)
{
   1f738:	cf 93       	push	r28
   1f73a:	df 93       	push	r29
   1f73c:	cd b7       	in	r28, 0x3d	; 61
   1f73e:	de b7       	in	r29, 0x3e	; 62
	dma_enable();
   1f740:	0e 94 f8 51 	call	0xa3f0	; 0xa3f0 <dma_enable>

	dma_set_callback(DMA_CHANNEL_DACB_CH0_A, isr_dma_dac_ch0_A);
   1f744:	6a ec       	ldi	r22, 0xCA	; 202
   1f746:	7b ef       	ldi	r23, 0xFB	; 251
   1f748:	80 e0       	ldi	r24, 0x00	; 0
   1f74a:	0e 94 22 52 	call	0xa444	; 0xa444 <dma_set_callback>
	dma_channel_set_interrupt_level(&dmach_dma0_conf, DMA_INT_LVL_MED);
   1f74e:	62 e0       	ldi	r22, 0x02	; 2
   1f750:	8c e4       	ldi	r24, 0x4C	; 76
   1f752:	9b e2       	ldi	r25, 0x2B	; 43
   1f754:	0e 94 54 ce 	call	0x19ca8	; 0x19ca8 <dma_channel_set_interrupt_level>

	dma_set_callback(DMA_CHANNEL_DACB_CH0_B, isr_dma_dac_ch0_B);
   1f758:	69 ee       	ldi	r22, 0xE9	; 233
   1f75a:	7b ef       	ldi	r23, 0xFB	; 251
   1f75c:	81 e0       	ldi	r24, 0x01	; 1
   1f75e:	0e 94 22 52 	call	0xa444	; 0xa444 <dma_set_callback>
	dma_channel_set_interrupt_level(&dmach_dma1_conf, DMA_INT_LVL_MED);
   1f762:	62 e0       	ldi	r22, 0x02	; 2
   1f764:	87 e5       	ldi	r24, 0x57	; 87
   1f766:	9b e2       	ldi	r25, 0x2B	; 43
   1f768:	0e 94 54 ce 	call	0x19ca8	; 0x19ca8 <dma_channel_set_interrupt_level>

	dma_set_priority_mode(DMA_PRIMODE_CH01RR23_gc);
   1f76c:	82 e0       	ldi	r24, 0x02	; 2
   1f76e:	0e 94 b6 cd 	call	0x19b6c	; 0x19b6c <dma_set_priority_mode>
	dma_set_double_buffer_mode(DMA_DBUFMODE_CH01_gc);
   1f772:	84 e0       	ldi	r24, 0x04	; 4
   1f774:	0e 94 d3 cd 	call	0x19ba6	; 0x19ba6 <dma_set_double_buffer_mode>

	dma_channel_write_config(DMA_CHANNEL_DACB_CH0_A, &dmach_dma0_conf);
   1f778:	6c e4       	ldi	r22, 0x4C	; 76
   1f77a:	7b e2       	ldi	r23, 0x2B	; 43
   1f77c:	80 e0       	ldi	r24, 0x00	; 0
   1f77e:	0e 94 49 53 	call	0xa692	; 0xa692 <dma_channel_write_config>
	dma_channel_write_config(DMA_CHANNEL_DACB_CH0_B, &dmach_dma1_conf);
   1f782:	67 e5       	ldi	r22, 0x57	; 87
   1f784:	7b e2       	ldi	r23, 0x2B	; 43
   1f786:	81 e0       	ldi	r24, 0x01	; 1
   1f788:	0e 94 49 53 	call	0xa692	; 0xa692 <dma_channel_write_config>
}
   1f78c:	00 00       	nop
   1f78e:	df 91       	pop	r29
   1f790:	cf 91       	pop	r28
   1f792:	08 95       	ret

0001f794 <isr_dma_dac_ch0_A>:

static void isr_dma_dac_ch0_A(enum dma_channel_status status)
{
   1f794:	0f 93       	push	r16
   1f796:	1f 93       	push	r17
   1f798:	cf 93       	push	r28
   1f79a:	df 93       	push	r29
   1f79c:	1f 92       	push	r1
   1f79e:	cd b7       	in	r28, 0x3d	; 61
   1f7a0:	de b7       	in	r29, 0x3e	; 62
   1f7a2:	89 83       	std	Y+1, r24	; 0x01
	dma_channel_enable(DMA_CHANNEL_DACB_CH0_B);
   1f7a4:	81 e0       	ldi	r24, 0x01	; 1
   1f7a6:	0e 94 f0 cd 	call	0x19be0	; 0x19be0 <dma_channel_enable>

	cpu_irq_enable();
   1f7aa:	78 94       	sei
	calc_next_frame(&dac_io_dac0_buf[0][0], &dds0_reg, &dds0_inc, &dds1_reg, &dds1_inc);
   1f7ac:	0a e6       	ldi	r16, 0x6A	; 106
   1f7ae:	1b e2       	ldi	r17, 0x2B	; 43
   1f7b0:	21 e4       	ldi	r18, 0x41	; 65
   1f7b2:	30 e2       	ldi	r19, 0x20	; 32
   1f7b4:	42 e6       	ldi	r20, 0x62	; 98
   1f7b6:	5b e2       	ldi	r21, 0x2B	; 43
   1f7b8:	66 e6       	ldi	r22, 0x66	; 102
   1f7ba:	7b e2       	ldi	r23, 0x2B	; 43
   1f7bc:	8e e6       	ldi	r24, 0x6E	; 110
   1f7be:	9b e2       	ldi	r25, 0x2B	; 43
   1f7c0:	0e 94 bc e4 	call	0x1c978	; 0x1c978 <calc_next_frame>
}
   1f7c4:	00 00       	nop
   1f7c6:	0f 90       	pop	r0
   1f7c8:	df 91       	pop	r29
   1f7ca:	cf 91       	pop	r28
   1f7cc:	1f 91       	pop	r17
   1f7ce:	0f 91       	pop	r16
   1f7d0:	08 95       	ret

0001f7d2 <isr_dma_dac_ch0_B>:

static void isr_dma_dac_ch0_B(enum dma_channel_status status)
{
   1f7d2:	0f 93       	push	r16
   1f7d4:	1f 93       	push	r17
   1f7d6:	cf 93       	push	r28
   1f7d8:	df 93       	push	r29
   1f7da:	1f 92       	push	r1
   1f7dc:	cd b7       	in	r28, 0x3d	; 61
   1f7de:	de b7       	in	r29, 0x3e	; 62
   1f7e0:	89 83       	std	Y+1, r24	; 0x01
	dma_channel_enable(DMA_CHANNEL_DACB_CH0_A);
   1f7e2:	80 e0       	ldi	r24, 0x00	; 0
   1f7e4:	0e 94 f0 cd 	call	0x19be0	; 0x19be0 <dma_channel_enable>

	cpu_irq_enable();
   1f7e8:	78 94       	sei
	calc_next_frame(&dac_io_dac0_buf[1][0], &dds0_reg, &dds0_inc, &dds1_reg, &dds1_inc);
   1f7ea:	0a e6       	ldi	r16, 0x6A	; 106
   1f7ec:	1b e2       	ldi	r17, 0x2B	; 43
   1f7ee:	21 e4       	ldi	r18, 0x41	; 65
   1f7f0:	30 e2       	ldi	r19, 0x20	; 32
   1f7f2:	42 e6       	ldi	r20, 0x62	; 98
   1f7f4:	5b e2       	ldi	r21, 0x2B	; 43
   1f7f6:	66 e6       	ldi	r22, 0x66	; 102
   1f7f8:	7b e2       	ldi	r23, 0x2B	; 43
   1f7fa:	8e e8       	ldi	r24, 0x8E	; 142
   1f7fc:	9b e2       	ldi	r25, 0x2B	; 43
   1f7fe:	0e 94 bc e4 	call	0x1c978	; 0x1c978 <calc_next_frame>
}
   1f802:	00 00       	nop
   1f804:	0f 90       	pop	r0
   1f806:	df 91       	pop	r29
   1f808:	cf 91       	pop	r28
   1f80a:	1f 91       	pop	r17
   1f80c:	0f 91       	pop	r16
   1f80e:	08 95       	ret

0001f810 <task_dac>:


/* The LOOP section */

static void task_dac(uint32_t now)
{	/* Calculation of the DDS increments */
   1f810:	2f 92       	push	r2
   1f812:	3f 92       	push	r3
   1f814:	4f 92       	push	r4
   1f816:	5f 92       	push	r5
   1f818:	6f 92       	push	r6
   1f81a:	7f 92       	push	r7
   1f81c:	8f 92       	push	r8
   1f81e:	9f 92       	push	r9
   1f820:	af 92       	push	r10
   1f822:	bf 92       	push	r11
   1f824:	cf 92       	push	r12
   1f826:	df 92       	push	r13
   1f828:	ef 92       	push	r14
   1f82a:	ff 92       	push	r15
   1f82c:	0f 93       	push	r16
   1f82e:	1f 93       	push	r17
   1f830:	cf 93       	push	r28
   1f832:	df 93       	push	r29
   1f834:	cd b7       	in	r28, 0x3d	; 61
   1f836:	de b7       	in	r29, 0x3e	; 62
   1f838:	66 97       	sbiw	r28, 0x16	; 22
   1f83a:	cd bf       	out	0x3d, r28	; 61
   1f83c:	de bf       	out	0x3e, r29	; 62
   1f83e:	6b 8b       	std	Y+19, r22	; 0x13
   1f840:	7c 8b       	std	Y+20, r23	; 0x14
   1f842:	8d 8b       	std	Y+21, r24	; 0x15
   1f844:	9e 8b       	std	Y+22, r25	; 0x16
	static uint32_t s_dds1_freq_mHz = 0UL;
	uint32_t l_dds0_freq_mHz, l_dds1_freq_mHz;

	/* Setting the pair of frequencies */
	{
		irqflags_t flags		= cpu_irq_save();
   1f846:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1f84a:	89 83       	std	Y+1, r24	; 0x01
		l_dds0_freq_mHz			= dds0_freq_mHz;
   1f84c:	80 91 39 20 	lds	r24, 0x2039	; 0x802039 <dds0_freq_mHz>
   1f850:	90 91 3a 20 	lds	r25, 0x203A	; 0x80203a <dds0_freq_mHz+0x1>
   1f854:	a0 91 3b 20 	lds	r26, 0x203B	; 0x80203b <dds0_freq_mHz+0x2>
   1f858:	b0 91 3c 20 	lds	r27, 0x203C	; 0x80203c <dds0_freq_mHz+0x3>
   1f85c:	8a 83       	std	Y+2, r24	; 0x02
   1f85e:	9b 83       	std	Y+3, r25	; 0x03
   1f860:	ac 83       	std	Y+4, r26	; 0x04
   1f862:	bd 83       	std	Y+5, r27	; 0x05
		l_dds1_freq_mHz			= dds1_freq_mHz;
   1f864:	80 91 3d 20 	lds	r24, 0x203D	; 0x80203d <dds1_freq_mHz>
   1f868:	90 91 3e 20 	lds	r25, 0x203E	; 0x80203e <dds1_freq_mHz+0x1>
   1f86c:	a0 91 3f 20 	lds	r26, 0x203F	; 0x80203f <dds1_freq_mHz+0x2>
   1f870:	b0 91 40 20 	lds	r27, 0x2040	; 0x802040 <dds1_freq_mHz+0x3>
   1f874:	8e 83       	std	Y+6, r24	; 0x06
   1f876:	9f 83       	std	Y+7, r25	; 0x07
   1f878:	a8 87       	std	Y+8, r26	; 0x08
   1f87a:	b9 87       	std	Y+9, r27	; 0x09
		cpu_irq_restore(flags);
   1f87c:	89 81       	ldd	r24, Y+1	; 0x01
   1f87e:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
	}

	if ((l_dds0_freq_mHz != s_dds0_freq_mHz) || (l_dds1_freq_mHz != s_dds1_freq_mHz)) {
   1f882:	80 91 ca 2b 	lds	r24, 0x2BCA	; 0x802bca <s_dds0_freq_mHz.8693>
   1f886:	90 91 cb 2b 	lds	r25, 0x2BCB	; 0x802bcb <s_dds0_freq_mHz.8693+0x1>
   1f88a:	a0 91 cc 2b 	lds	r26, 0x2BCC	; 0x802bcc <s_dds0_freq_mHz.8693+0x2>
   1f88e:	b0 91 cd 2b 	lds	r27, 0x2BCD	; 0x802bcd <s_dds0_freq_mHz.8693+0x3>
   1f892:	2a 81       	ldd	r18, Y+2	; 0x02
   1f894:	3b 81       	ldd	r19, Y+3	; 0x03
   1f896:	4c 81       	ldd	r20, Y+4	; 0x04
   1f898:	5d 81       	ldd	r21, Y+5	; 0x05
   1f89a:	28 17       	cp	r18, r24
   1f89c:	39 07       	cpc	r19, r25
   1f89e:	4a 07       	cpc	r20, r26
   1f8a0:	5b 07       	cpc	r21, r27
   1f8a2:	91 f4       	brne	.+36     	; 0x1f8c8 <task_dac+0xb8>
   1f8a4:	80 91 ce 2b 	lds	r24, 0x2BCE	; 0x802bce <s_dds1_freq_mHz.8694>
   1f8a8:	90 91 cf 2b 	lds	r25, 0x2BCF	; 0x802bcf <s_dds1_freq_mHz.8694+0x1>
   1f8ac:	a0 91 d0 2b 	lds	r26, 0x2BD0	; 0x802bd0 <s_dds1_freq_mHz.8694+0x2>
   1f8b0:	b0 91 d1 2b 	lds	r27, 0x2BD1	; 0x802bd1 <s_dds1_freq_mHz.8694+0x3>
   1f8b4:	2e 81       	ldd	r18, Y+6	; 0x06
   1f8b6:	3f 81       	ldd	r19, Y+7	; 0x07
   1f8b8:	48 85       	ldd	r20, Y+8	; 0x08
   1f8ba:	59 85       	ldd	r21, Y+9	; 0x09
   1f8bc:	28 17       	cp	r18, r24
   1f8be:	39 07       	cpc	r19, r25
   1f8c0:	4a 07       	cpc	r20, r26
   1f8c2:	5b 07       	cpc	r21, r27
   1f8c4:	09 f4       	brne	.+2      	; 0x1f8c8 <task_dac+0xb8>
   1f8c6:	f8 c0       	rjmp	.+496    	; 0x1fab8 <task_dac+0x2a8>
		/* DDS increment calculation */
		uint32_t l_dds0_inc = (uint32_t) (((uint64_t)dds0_freq_mHz * UINT32_MAX) / (DAC_RATE_OF_CONV * 1000UL));
   1f8c8:	80 91 39 20 	lds	r24, 0x2039	; 0x802039 <dds0_freq_mHz>
   1f8cc:	90 91 3a 20 	lds	r25, 0x203A	; 0x80203a <dds0_freq_mHz+0x1>
   1f8d0:	a0 91 3b 20 	lds	r26, 0x203B	; 0x80203b <dds0_freq_mHz+0x2>
   1f8d4:	b0 91 3c 20 	lds	r27, 0x203C	; 0x80203c <dds0_freq_mHz+0x3>
   1f8d8:	1c 01       	movw	r2, r24
   1f8da:	2d 01       	movw	r4, r26
   1f8dc:	61 2c       	mov	r6, r1
   1f8de:	71 2c       	mov	r7, r1
   1f8e0:	43 01       	movw	r8, r6
   1f8e2:	aa 24       	eor	r10, r10
   1f8e4:	aa 94       	dec	r10
   1f8e6:	bb 24       	eor	r11, r11
   1f8e8:	ba 94       	dec	r11
   1f8ea:	cc 24       	eor	r12, r12
   1f8ec:	ca 94       	dec	r12
   1f8ee:	dd 24       	eor	r13, r13
   1f8f0:	da 94       	dec	r13
   1f8f2:	e1 2c       	mov	r14, r1
   1f8f4:	f1 2c       	mov	r15, r1
   1f8f6:	00 e0       	ldi	r16, 0x00	; 0
   1f8f8:	10 e0       	ldi	r17, 0x00	; 0
   1f8fa:	22 2d       	mov	r18, r2
   1f8fc:	33 2d       	mov	r19, r3
   1f8fe:	44 2d       	mov	r20, r4
   1f900:	55 2d       	mov	r21, r5
   1f902:	66 2d       	mov	r22, r6
   1f904:	77 2d       	mov	r23, r7
   1f906:	88 2d       	mov	r24, r8
   1f908:	99 2d       	mov	r25, r9
   1f90a:	0f 94 5d 2e 	call	0x25cba	; 0x25cba <__muldi3>
   1f90e:	a2 2e       	mov	r10, r18
   1f910:	b3 2e       	mov	r11, r19
   1f912:	c4 2e       	mov	r12, r20
   1f914:	d5 2e       	mov	r13, r21
   1f916:	e6 2e       	mov	r14, r22
   1f918:	f7 2e       	mov	r15, r23
   1f91a:	08 2f       	mov	r16, r24
   1f91c:	19 2f       	mov	r17, r25
   1f91e:	2a 2c       	mov	r2, r10
   1f920:	3b 2c       	mov	r3, r11
   1f922:	4c 2c       	mov	r4, r12
   1f924:	5d 2c       	mov	r5, r13
   1f926:	6e 2c       	mov	r6, r14
   1f928:	7f 2c       	mov	r7, r15
   1f92a:	80 2e       	mov	r8, r16
   1f92c:	91 2e       	mov	r9, r17
   1f92e:	a1 2c       	mov	r10, r1
   1f930:	0f 2e       	mov	r0, r31
   1f932:	fc e6       	ldi	r31, 0x6C	; 108
   1f934:	bf 2e       	mov	r11, r31
   1f936:	f0 2d       	mov	r31, r0
   1f938:	0f 2e       	mov	r0, r31
   1f93a:	fc ed       	ldi	r31, 0xDC	; 220
   1f93c:	cf 2e       	mov	r12, r31
   1f93e:	f0 2d       	mov	r31, r0
   1f940:	68 94       	set
   1f942:	dd 24       	eor	r13, r13
   1f944:	d1 f8       	bld	r13, 1
   1f946:	e1 2c       	mov	r14, r1
   1f948:	f1 2c       	mov	r15, r1
   1f94a:	00 e0       	ldi	r16, 0x00	; 0
   1f94c:	10 e0       	ldi	r17, 0x00	; 0
   1f94e:	22 2d       	mov	r18, r2
   1f950:	33 2d       	mov	r19, r3
   1f952:	44 2d       	mov	r20, r4
   1f954:	55 2d       	mov	r21, r5
   1f956:	66 2d       	mov	r22, r6
   1f958:	77 2d       	mov	r23, r7
   1f95a:	88 2d       	mov	r24, r8
   1f95c:	99 2d       	mov	r25, r9
   1f95e:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
   1f962:	a2 2e       	mov	r10, r18
   1f964:	b3 2e       	mov	r11, r19
   1f966:	c4 2e       	mov	r12, r20
   1f968:	d5 2e       	mov	r13, r21
   1f96a:	e6 2e       	mov	r14, r22
   1f96c:	f7 2e       	mov	r15, r23
   1f96e:	08 2f       	mov	r16, r24
   1f970:	19 2f       	mov	r17, r25
   1f972:	2a 2d       	mov	r18, r10
   1f974:	3b 2d       	mov	r19, r11
   1f976:	4c 2d       	mov	r20, r12
   1f978:	5d 2d       	mov	r21, r13
   1f97a:	6e 2d       	mov	r22, r14
   1f97c:	7f 2d       	mov	r23, r15
   1f97e:	80 2f       	mov	r24, r16
   1f980:	91 2f       	mov	r25, r17
   1f982:	2a 87       	std	Y+10, r18	; 0x0a
   1f984:	3b 87       	std	Y+11, r19	; 0x0b
   1f986:	4c 87       	std	Y+12, r20	; 0x0c
   1f988:	5d 87       	std	Y+13, r21	; 0x0d
		uint32_t l_dds1_inc = (uint32_t) (((uint64_t)dds1_freq_mHz * UINT32_MAX) / (DAC_RATE_OF_CONV * 1000UL));
   1f98a:	80 91 3d 20 	lds	r24, 0x203D	; 0x80203d <dds1_freq_mHz>
   1f98e:	90 91 3e 20 	lds	r25, 0x203E	; 0x80203e <dds1_freq_mHz+0x1>
   1f992:	a0 91 3f 20 	lds	r26, 0x203F	; 0x80203f <dds1_freq_mHz+0x2>
   1f996:	b0 91 40 20 	lds	r27, 0x2040	; 0x802040 <dds1_freq_mHz+0x3>
   1f99a:	1c 01       	movw	r2, r24
   1f99c:	2d 01       	movw	r4, r26
   1f99e:	61 2c       	mov	r6, r1
   1f9a0:	71 2c       	mov	r7, r1
   1f9a2:	43 01       	movw	r8, r6
   1f9a4:	aa 24       	eor	r10, r10
   1f9a6:	aa 94       	dec	r10
   1f9a8:	bb 24       	eor	r11, r11
   1f9aa:	ba 94       	dec	r11
   1f9ac:	cc 24       	eor	r12, r12
   1f9ae:	ca 94       	dec	r12
   1f9b0:	dd 24       	eor	r13, r13
   1f9b2:	da 94       	dec	r13
   1f9b4:	e1 2c       	mov	r14, r1
   1f9b6:	f1 2c       	mov	r15, r1
   1f9b8:	00 e0       	ldi	r16, 0x00	; 0
   1f9ba:	10 e0       	ldi	r17, 0x00	; 0
   1f9bc:	22 2d       	mov	r18, r2
   1f9be:	33 2d       	mov	r19, r3
   1f9c0:	44 2d       	mov	r20, r4
   1f9c2:	55 2d       	mov	r21, r5
   1f9c4:	66 2d       	mov	r22, r6
   1f9c6:	77 2d       	mov	r23, r7
   1f9c8:	88 2d       	mov	r24, r8
   1f9ca:	99 2d       	mov	r25, r9
   1f9cc:	0f 94 5d 2e 	call	0x25cba	; 0x25cba <__muldi3>
   1f9d0:	a2 2e       	mov	r10, r18
   1f9d2:	b3 2e       	mov	r11, r19
   1f9d4:	c4 2e       	mov	r12, r20
   1f9d6:	d5 2e       	mov	r13, r21
   1f9d8:	e6 2e       	mov	r14, r22
   1f9da:	f7 2e       	mov	r15, r23
   1f9dc:	08 2f       	mov	r16, r24
   1f9de:	19 2f       	mov	r17, r25
   1f9e0:	2a 2c       	mov	r2, r10
   1f9e2:	3b 2c       	mov	r3, r11
   1f9e4:	4c 2c       	mov	r4, r12
   1f9e6:	5d 2c       	mov	r5, r13
   1f9e8:	6e 2c       	mov	r6, r14
   1f9ea:	7f 2c       	mov	r7, r15
   1f9ec:	80 2e       	mov	r8, r16
   1f9ee:	91 2e       	mov	r9, r17
   1f9f0:	a1 2c       	mov	r10, r1
   1f9f2:	0f 2e       	mov	r0, r31
   1f9f4:	fc e6       	ldi	r31, 0x6C	; 108
   1f9f6:	bf 2e       	mov	r11, r31
   1f9f8:	f0 2d       	mov	r31, r0
   1f9fa:	0f 2e       	mov	r0, r31
   1f9fc:	fc ed       	ldi	r31, 0xDC	; 220
   1f9fe:	cf 2e       	mov	r12, r31
   1fa00:	f0 2d       	mov	r31, r0
   1fa02:	68 94       	set
   1fa04:	dd 24       	eor	r13, r13
   1fa06:	d1 f8       	bld	r13, 1
   1fa08:	e1 2c       	mov	r14, r1
   1fa0a:	f1 2c       	mov	r15, r1
   1fa0c:	00 e0       	ldi	r16, 0x00	; 0
   1fa0e:	10 e0       	ldi	r17, 0x00	; 0
   1fa10:	22 2d       	mov	r18, r2
   1fa12:	33 2d       	mov	r19, r3
   1fa14:	44 2d       	mov	r20, r4
   1fa16:	55 2d       	mov	r21, r5
   1fa18:	66 2d       	mov	r22, r6
   1fa1a:	77 2d       	mov	r23, r7
   1fa1c:	88 2d       	mov	r24, r8
   1fa1e:	99 2d       	mov	r25, r9
   1fa20:	0f 94 db 2e 	call	0x25db6	; 0x25db6 <__udivdi3>
   1fa24:	a2 2e       	mov	r10, r18
   1fa26:	b3 2e       	mov	r11, r19
   1fa28:	c4 2e       	mov	r12, r20
   1fa2a:	d5 2e       	mov	r13, r21
   1fa2c:	e6 2e       	mov	r14, r22
   1fa2e:	f7 2e       	mov	r15, r23
   1fa30:	08 2f       	mov	r16, r24
   1fa32:	19 2f       	mov	r17, r25
   1fa34:	2a 2d       	mov	r18, r10
   1fa36:	3b 2d       	mov	r19, r11
   1fa38:	4c 2d       	mov	r20, r12
   1fa3a:	5d 2d       	mov	r21, r13
   1fa3c:	6e 2d       	mov	r22, r14
   1fa3e:	7f 2d       	mov	r23, r15
   1fa40:	80 2f       	mov	r24, r16
   1fa42:	91 2f       	mov	r25, r17
   1fa44:	2e 87       	std	Y+14, r18	; 0x0e
   1fa46:	3f 87       	std	Y+15, r19	; 0x0f
   1fa48:	48 8b       	std	Y+16, r20	; 0x10
   1fa4a:	59 8b       	std	Y+17, r21	; 0x11
		s_dds0_freq_mHz = l_dds0_freq_mHz;
   1fa4c:	8a 81       	ldd	r24, Y+2	; 0x02
   1fa4e:	9b 81       	ldd	r25, Y+3	; 0x03
   1fa50:	ac 81       	ldd	r26, Y+4	; 0x04
   1fa52:	bd 81       	ldd	r27, Y+5	; 0x05
   1fa54:	80 93 ca 2b 	sts	0x2BCA, r24	; 0x802bca <s_dds0_freq_mHz.8693>
   1fa58:	90 93 cb 2b 	sts	0x2BCB, r25	; 0x802bcb <s_dds0_freq_mHz.8693+0x1>
   1fa5c:	a0 93 cc 2b 	sts	0x2BCC, r26	; 0x802bcc <s_dds0_freq_mHz.8693+0x2>
   1fa60:	b0 93 cd 2b 	sts	0x2BCD, r27	; 0x802bcd <s_dds0_freq_mHz.8693+0x3>
		s_dds1_freq_mHz = l_dds1_freq_mHz;
   1fa64:	8e 81       	ldd	r24, Y+6	; 0x06
   1fa66:	9f 81       	ldd	r25, Y+7	; 0x07
   1fa68:	a8 85       	ldd	r26, Y+8	; 0x08
   1fa6a:	b9 85       	ldd	r27, Y+9	; 0x09
   1fa6c:	80 93 ce 2b 	sts	0x2BCE, r24	; 0x802bce <s_dds1_freq_mHz.8694>
   1fa70:	90 93 cf 2b 	sts	0x2BCF, r25	; 0x802bcf <s_dds1_freq_mHz.8694+0x1>
   1fa74:	a0 93 d0 2b 	sts	0x2BD0, r26	; 0x802bd0 <s_dds1_freq_mHz.8694+0x2>
   1fa78:	b0 93 d1 2b 	sts	0x2BD1, r27	; 0x802bd1 <s_dds1_freq_mHz.8694+0x3>

		/* Setting the pair of increments */
		{
			irqflags_t flags	= cpu_irq_save();
   1fa7c:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1fa80:	8a 8b       	std	Y+18, r24	; 0x12
			dds0_inc			= l_dds0_inc;
   1fa82:	8a 85       	ldd	r24, Y+10	; 0x0a
   1fa84:	9b 85       	ldd	r25, Y+11	; 0x0b
   1fa86:	ac 85       	ldd	r26, Y+12	; 0x0c
   1fa88:	bd 85       	ldd	r27, Y+13	; 0x0d
   1fa8a:	80 93 62 2b 	sts	0x2B62, r24	; 0x802b62 <dds0_inc>
   1fa8e:	90 93 63 2b 	sts	0x2B63, r25	; 0x802b63 <dds0_inc+0x1>
   1fa92:	a0 93 64 2b 	sts	0x2B64, r26	; 0x802b64 <dds0_inc+0x2>
   1fa96:	b0 93 65 2b 	sts	0x2B65, r27	; 0x802b65 <dds0_inc+0x3>
			dds1_inc			= l_dds1_inc;
   1fa9a:	8e 85       	ldd	r24, Y+14	; 0x0e
   1fa9c:	9f 85       	ldd	r25, Y+15	; 0x0f
   1fa9e:	a8 89       	ldd	r26, Y+16	; 0x10
   1faa0:	b9 89       	ldd	r27, Y+17	; 0x11
   1faa2:	80 93 6a 2b 	sts	0x2B6A, r24	; 0x802b6a <dds1_inc>
   1faa6:	90 93 6b 2b 	sts	0x2B6B, r25	; 0x802b6b <dds1_inc+0x1>
   1faaa:	a0 93 6c 2b 	sts	0x2B6C, r26	; 0x802b6c <dds1_inc+0x2>
   1faae:	b0 93 6d 2b 	sts	0x2B6D, r27	; 0x802b6d <dds1_inc+0x3>
			cpu_irq_restore(flags);
   1fab2:	8a 89       	ldd	r24, Y+18	; 0x12
   1fab4:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
		}
	}
}
   1fab8:	00 00       	nop
   1faba:	66 96       	adiw	r28, 0x16	; 22
   1fabc:	cd bf       	out	0x3d, r28	; 61
   1fabe:	de bf       	out	0x3e, r29	; 62
   1fac0:	df 91       	pop	r29
   1fac2:	cf 91       	pop	r28
   1fac4:	1f 91       	pop	r17
   1fac6:	0f 91       	pop	r16
   1fac8:	ff 90       	pop	r15
   1faca:	ef 90       	pop	r14
   1facc:	df 90       	pop	r13
   1face:	cf 90       	pop	r12
   1fad0:	bf 90       	pop	r11
   1fad2:	af 90       	pop	r10
   1fad4:	9f 90       	pop	r9
   1fad6:	8f 90       	pop	r8
   1fad8:	7f 90       	pop	r7
   1fada:	6f 90       	pop	r6
   1fadc:	5f 90       	pop	r5
   1fade:	4f 90       	pop	r4
   1fae0:	3f 90       	pop	r3
   1fae2:	2f 90       	pop	r2
   1fae4:	08 95       	ret

0001fae6 <task_adc>:

static void task_adc(uint32_t now)
{	/* Calculations of the ADC values for the presentation layer */
   1fae6:	ef 92       	push	r14
   1fae8:	ff 92       	push	r15
   1faea:	0f 93       	push	r16
   1faec:	1f 93       	push	r17
   1faee:	cf 93       	push	r28
   1faf0:	df 93       	push	r29
   1faf2:	cd b7       	in	r28, 0x3d	; 61
   1faf4:	de b7       	in	r29, 0x3e	; 62
   1faf6:	e0 97       	sbiw	r28, 0x30	; 48
   1faf8:	cd bf       	out	0x3d, r28	; 61
   1fafa:	de bf       	out	0x3e, r29	; 62
   1fafc:	6d a7       	std	Y+45, r22	; 0x2d
   1fafe:	7e a7       	std	Y+46, r23	; 0x2e
   1fb00:	8f a7       	std	Y+47, r24	; 0x2f
   1fb02:	98 ab       	std	Y+48, r25	; 0x30
	static uint32_t adc_last = 0;

	if ((now - adc_last) >= 500 || (now < adc_last)) {
   1fb04:	80 91 d2 2b 	lds	r24, 0x2BD2	; 0x802bd2 <adc_last.8704>
   1fb08:	90 91 d3 2b 	lds	r25, 0x2BD3	; 0x802bd3 <adc_last.8704+0x1>
   1fb0c:	a0 91 d4 2b 	lds	r26, 0x2BD4	; 0x802bd4 <adc_last.8704+0x2>
   1fb10:	b0 91 d5 2b 	lds	r27, 0x2BD5	; 0x802bd5 <adc_last.8704+0x3>
   1fb14:	2d a5       	ldd	r18, Y+45	; 0x2d
   1fb16:	3e a5       	ldd	r19, Y+46	; 0x2e
   1fb18:	4f a5       	ldd	r20, Y+47	; 0x2f
   1fb1a:	58 a9       	ldd	r21, Y+48	; 0x30
   1fb1c:	79 01       	movw	r14, r18
   1fb1e:	8a 01       	movw	r16, r20
   1fb20:	e8 1a       	sub	r14, r24
   1fb22:	f9 0a       	sbc	r15, r25
   1fb24:	0a 0b       	sbc	r16, r26
   1fb26:	1b 0b       	sbc	r17, r27
   1fb28:	d8 01       	movw	r26, r16
   1fb2a:	c7 01       	movw	r24, r14
   1fb2c:	84 3f       	cpi	r24, 0xF4	; 244
   1fb2e:	91 40       	sbci	r25, 0x01	; 1
   1fb30:	a1 05       	cpc	r26, r1
   1fb32:	b1 05       	cpc	r27, r1
   1fb34:	90 f4       	brcc	.+36     	; 0x1fb5a <task_adc+0x74>
   1fb36:	80 91 d2 2b 	lds	r24, 0x2BD2	; 0x802bd2 <adc_last.8704>
   1fb3a:	90 91 d3 2b 	lds	r25, 0x2BD3	; 0x802bd3 <adc_last.8704+0x1>
   1fb3e:	a0 91 d4 2b 	lds	r26, 0x2BD4	; 0x802bd4 <adc_last.8704+0x2>
   1fb42:	b0 91 d5 2b 	lds	r27, 0x2BD5	; 0x802bd5 <adc_last.8704+0x3>
   1fb46:	2d a5       	ldd	r18, Y+45	; 0x2d
   1fb48:	3e a5       	ldd	r19, Y+46	; 0x2e
   1fb4a:	4f a5       	ldd	r20, Y+47	; 0x2f
   1fb4c:	58 a9       	ldd	r21, Y+48	; 0x30
   1fb4e:	28 17       	cp	r18, r24
   1fb50:	39 07       	cpc	r19, r25
   1fb52:	4a 07       	cpc	r20, r26
   1fb54:	5b 07       	cpc	r21, r27
   1fb56:	08 f0       	brcs	.+2      	; 0x1fb5a <task_adc+0x74>
   1fb58:	95 c1       	rjmp	.+810    	; 0x1fe84 <task_adc+0x39e>
		uint32_t l_adc_vctcxo_cur, l_adc_5v0_cur, l_adc_vbat_cur, l_adc_io_adc4_cur, l_adc_io_adc5_cur;
		uint32_t l_adc_silence_cur, l_adc_temp_cur;

		adc_last = now;
   1fb5a:	8d a5       	ldd	r24, Y+45	; 0x2d
   1fb5c:	9e a5       	ldd	r25, Y+46	; 0x2e
   1fb5e:	af a5       	ldd	r26, Y+47	; 0x2f
   1fb60:	b8 a9       	ldd	r27, Y+48	; 0x30
   1fb62:	80 93 d2 2b 	sts	0x2BD2, r24	; 0x802bd2 <adc_last.8704>
   1fb66:	90 93 d3 2b 	sts	0x2BD3, r25	; 0x802bd3 <adc_last.8704+0x1>
   1fb6a:	a0 93 d4 2b 	sts	0x2BD4, r26	; 0x802bd4 <adc_last.8704+0x2>
   1fb6e:	b0 93 d5 2b 	sts	0x2BD5, r27	; 0x802bd5 <adc_last.8704+0x3>

		/* Getting a copy of the values */
		{
			irqflags_t flags	= cpu_irq_save();
   1fb72:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1fb76:	89 83       	std	Y+1, r24	; 0x01
			l_adc_vctcxo_cur	= g_adc_vctcxo_cur;
   1fb78:	80 91 c4 28 	lds	r24, 0x28C4	; 0x8028c4 <g_adc_vctcxo_cur>
   1fb7c:	90 91 c5 28 	lds	r25, 0x28C5	; 0x8028c5 <g_adc_vctcxo_cur+0x1>
   1fb80:	a0 91 c6 28 	lds	r26, 0x28C6	; 0x8028c6 <g_adc_vctcxo_cur+0x2>
   1fb84:	b0 91 c7 28 	lds	r27, 0x28C7	; 0x8028c7 <g_adc_vctcxo_cur+0x3>
   1fb88:	8a 83       	std	Y+2, r24	; 0x02
   1fb8a:	9b 83       	std	Y+3, r25	; 0x03
   1fb8c:	ac 83       	std	Y+4, r26	; 0x04
   1fb8e:	bd 83       	std	Y+5, r27	; 0x05
			l_adc_5v0_cur		= g_adc_5v0_cur;
   1fb90:	80 91 ce 28 	lds	r24, 0x28CE	; 0x8028ce <g_adc_5v0_cur>
   1fb94:	90 91 cf 28 	lds	r25, 0x28CF	; 0x8028cf <g_adc_5v0_cur+0x1>
   1fb98:	a0 91 d0 28 	lds	r26, 0x28D0	; 0x8028d0 <g_adc_5v0_cur+0x2>
   1fb9c:	b0 91 d1 28 	lds	r27, 0x28D1	; 0x8028d1 <g_adc_5v0_cur+0x3>
   1fba0:	8e 83       	std	Y+6, r24	; 0x06
   1fba2:	9f 83       	std	Y+7, r25	; 0x07
   1fba4:	a8 87       	std	Y+8, r26	; 0x08
   1fba6:	b9 87       	std	Y+9, r27	; 0x09
			l_adc_vbat_cur		= g_adc_vbat_cur;
   1fba8:	80 91 d8 28 	lds	r24, 0x28D8	; 0x8028d8 <g_adc_vbat_cur>
   1fbac:	90 91 d9 28 	lds	r25, 0x28D9	; 0x8028d9 <g_adc_vbat_cur+0x1>
   1fbb0:	a0 91 da 28 	lds	r26, 0x28DA	; 0x8028da <g_adc_vbat_cur+0x2>
   1fbb4:	b0 91 db 28 	lds	r27, 0x28DB	; 0x8028db <g_adc_vbat_cur+0x3>
   1fbb8:	8a 87       	std	Y+10, r24	; 0x0a
   1fbba:	9b 87       	std	Y+11, r25	; 0x0b
   1fbbc:	ac 87       	std	Y+12, r26	; 0x0c
   1fbbe:	bd 87       	std	Y+13, r27	; 0x0d
			l_adc_io_adc4_cur	= g_adc_io_adc4_cur;
   1fbc0:	80 91 e2 28 	lds	r24, 0x28E2	; 0x8028e2 <g_adc_io_adc4_cur>
   1fbc4:	90 91 e3 28 	lds	r25, 0x28E3	; 0x8028e3 <g_adc_io_adc4_cur+0x1>
   1fbc8:	a0 91 e4 28 	lds	r26, 0x28E4	; 0x8028e4 <g_adc_io_adc4_cur+0x2>
   1fbcc:	b0 91 e5 28 	lds	r27, 0x28E5	; 0x8028e5 <g_adc_io_adc4_cur+0x3>
   1fbd0:	8e 87       	std	Y+14, r24	; 0x0e
   1fbd2:	9f 87       	std	Y+15, r25	; 0x0f
   1fbd4:	a8 8b       	std	Y+16, r26	; 0x10
   1fbd6:	b9 8b       	std	Y+17, r27	; 0x11
			l_adc_io_adc5_cur	= g_adc_io_adc5_cur;
   1fbd8:	80 91 ec 28 	lds	r24, 0x28EC	; 0x8028ec <g_adc_io_adc5_cur>
   1fbdc:	90 91 ed 28 	lds	r25, 0x28ED	; 0x8028ed <g_adc_io_adc5_cur+0x1>
   1fbe0:	a0 91 ee 28 	lds	r26, 0x28EE	; 0x8028ee <g_adc_io_adc5_cur+0x2>
   1fbe4:	b0 91 ef 28 	lds	r27, 0x28EF	; 0x8028ef <g_adc_io_adc5_cur+0x3>
   1fbe8:	8a 8b       	std	Y+18, r24	; 0x12
   1fbea:	9b 8b       	std	Y+19, r25	; 0x13
   1fbec:	ac 8b       	std	Y+20, r26	; 0x14
   1fbee:	bd 8b       	std	Y+21, r27	; 0x15
			l_adc_silence_cur	= g_adc_silence_cur;
   1fbf0:	80 91 f6 28 	lds	r24, 0x28F6	; 0x8028f6 <g_adc_silence_cur>
   1fbf4:	90 91 f7 28 	lds	r25, 0x28F7	; 0x8028f7 <g_adc_silence_cur+0x1>
   1fbf8:	a0 91 f8 28 	lds	r26, 0x28F8	; 0x8028f8 <g_adc_silence_cur+0x2>
   1fbfc:	b0 91 f9 28 	lds	r27, 0x28F9	; 0x8028f9 <g_adc_silence_cur+0x3>
   1fc00:	8e 8b       	std	Y+22, r24	; 0x16
   1fc02:	9f 8b       	std	Y+23, r25	; 0x17
   1fc04:	a8 8f       	std	Y+24, r26	; 0x18
   1fc06:	b9 8f       	std	Y+25, r27	; 0x19
			l_adc_temp_cur		= g_adc_temp_cur;
   1fc08:	80 91 00 29 	lds	r24, 0x2900	; 0x802900 <g_adc_temp_cur>
   1fc0c:	90 91 01 29 	lds	r25, 0x2901	; 0x802901 <g_adc_temp_cur+0x1>
   1fc10:	a0 91 02 29 	lds	r26, 0x2902	; 0x802902 <g_adc_temp_cur+0x2>
   1fc14:	b0 91 03 29 	lds	r27, 0x2903	; 0x802903 <g_adc_temp_cur+0x3>
   1fc18:	8a 8f       	std	Y+26, r24	; 0x1a
   1fc1a:	9b 8f       	std	Y+27, r25	; 0x1b
   1fc1c:	ac 8f       	std	Y+28, r26	; 0x1c
   1fc1e:	bd 8f       	std	Y+29, r27	; 0x1d
			cpu_irq_restore(flags);
   1fc20:	89 81       	ldd	r24, Y+1	; 0x01
   1fc22:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
		}

		int16_t l_adc_vctcxo_volt_1000	= (int16_t) (((( 1000UL * l_adc_vctcxo_cur  * C_VCC_3V0_AREF_VOLTS                   ) / C_ADC_STEPS))  - 1000 * C_VCTCXO_DELTA_VOLTS);
   1fc26:	2a 81       	ldd	r18, Y+2	; 0x02
   1fc28:	3b 81       	ldd	r19, Y+3	; 0x03
   1fc2a:	4c 81       	ldd	r20, Y+4	; 0x04
   1fc2c:	5d 81       	ldd	r21, Y+5	; 0x05
   1fc2e:	88 eb       	ldi	r24, 0xB8	; 184
   1fc30:	9b e0       	ldi	r25, 0x0B	; 11
   1fc32:	dc 01       	movw	r26, r24
   1fc34:	0f 94 53 2e 	call	0x25ca6	; 0x25ca6 <__muluhisi3>
   1fc38:	dc 01       	movw	r26, r24
   1fc3a:	cb 01       	movw	r24, r22
   1fc3c:	07 2e       	mov	r0, r23
   1fc3e:	74 e1       	ldi	r23, 0x14	; 20
   1fc40:	b6 95       	lsr	r27
   1fc42:	a7 95       	ror	r26
   1fc44:	97 95       	ror	r25
   1fc46:	87 95       	ror	r24
   1fc48:	7a 95       	dec	r23
   1fc4a:	d1 f7       	brne	.-12     	; 0x1fc40 <task_adc+0x15a>
   1fc4c:	70 2d       	mov	r23, r0
   1fc4e:	bc 01       	movw	r22, r24
   1fc50:	cd 01       	movw	r24, r26
   1fc52:	0f 94 df 26 	call	0x24dbe	; 0x24dbe <__floatunsisf>
   1fc56:	dc 01       	movw	r26, r24
   1fc58:	cb 01       	movw	r24, r22
   1fc5a:	20 e0       	ldi	r18, 0x00	; 0
   1fc5c:	30 e0       	ldi	r19, 0x00	; 0
   1fc5e:	4c e3       	ldi	r20, 0x3C	; 60
   1fc60:	52 e4       	ldi	r21, 0x42	; 66
   1fc62:	bc 01       	movw	r22, r24
   1fc64:	cd 01       	movw	r24, r26
   1fc66:	0f 94 a0 25 	call	0x24b40	; 0x24b40 <__subsf3>
   1fc6a:	dc 01       	movw	r26, r24
   1fc6c:	cb 01       	movw	r24, r22
   1fc6e:	bc 01       	movw	r22, r24
   1fc70:	cd 01       	movw	r24, r26
   1fc72:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   1fc76:	dc 01       	movw	r26, r24
   1fc78:	cb 01       	movw	r24, r22
   1fc7a:	8e 8f       	std	Y+30, r24	; 0x1e
   1fc7c:	9f 8f       	std	Y+31, r25	; 0x1f
		int16_t l_adc_5v0_volt_1000		= (int16_t) (((  1000UL * l_adc_5v0_cur     * C_VCC_3V0_AREF_VOLTS * C_VCC_5V0_MULT  ) / C_ADC_STEPS));
   1fc7e:	2e 81       	ldd	r18, Y+6	; 0x06
   1fc80:	3f 81       	ldd	r19, Y+7	; 0x07
   1fc82:	48 85       	ldd	r20, Y+8	; 0x08
   1fc84:	59 85       	ldd	r21, Y+9	; 0x09
   1fc86:	88 eb       	ldi	r24, 0xB8	; 184
   1fc88:	9b e0       	ldi	r25, 0x0B	; 11
   1fc8a:	dc 01       	movw	r26, r24
   1fc8c:	0f 94 53 2e 	call	0x25ca6	; 0x25ca6 <__muluhisi3>
   1fc90:	dc 01       	movw	r26, r24
   1fc92:	cb 01       	movw	r24, r22
   1fc94:	bc 01       	movw	r22, r24
   1fc96:	cd 01       	movw	r24, r26
   1fc98:	0f 94 df 26 	call	0x24dbe	; 0x24dbe <__floatunsisf>
   1fc9c:	dc 01       	movw	r26, r24
   1fc9e:	cb 01       	movw	r24, r22
   1fca0:	29 ed       	ldi	r18, 0xD9	; 217
   1fca2:	38 ed       	ldi	r19, 0xD8	; 216
   1fca4:	4a e1       	ldi	r20, 0x1A	; 26
   1fca6:	50 e4       	ldi	r21, 0x40	; 64
   1fca8:	bc 01       	movw	r22, r24
   1fcaa:	cd 01       	movw	r24, r26
   1fcac:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1fcb0:	dc 01       	movw	r26, r24
   1fcb2:	cb 01       	movw	r24, r22
   1fcb4:	20 e0       	ldi	r18, 0x00	; 0
   1fcb6:	30 e0       	ldi	r19, 0x00	; 0
   1fcb8:	40 e8       	ldi	r20, 0x80	; 128
   1fcba:	59 e4       	ldi	r21, 0x49	; 73
   1fcbc:	bc 01       	movw	r22, r24
   1fcbe:	cd 01       	movw	r24, r26
   1fcc0:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   1fcc4:	dc 01       	movw	r26, r24
   1fcc6:	cb 01       	movw	r24, r22
   1fcc8:	bc 01       	movw	r22, r24
   1fcca:	cd 01       	movw	r24, r26
   1fccc:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   1fcd0:	dc 01       	movw	r26, r24
   1fcd2:	cb 01       	movw	r24, r22
   1fcd4:	88 a3       	std	Y+32, r24	; 0x20
   1fcd6:	99 a3       	std	Y+33, r25	; 0x21
		int16_t l_adc_vbat_volt_1000	= (int16_t) (((  1000UL * l_adc_vbat_cur    * C_VCC_3V0_AREF_VOLTS * C_VCC_VBAT_MULT ) / C_ADC_STEPS));
   1fcd8:	2a 85       	ldd	r18, Y+10	; 0x0a
   1fcda:	3b 85       	ldd	r19, Y+11	; 0x0b
   1fcdc:	4c 85       	ldd	r20, Y+12	; 0x0c
   1fcde:	5d 85       	ldd	r21, Y+13	; 0x0d
   1fce0:	88 eb       	ldi	r24, 0xB8	; 184
   1fce2:	9b e0       	ldi	r25, 0x0B	; 11
   1fce4:	dc 01       	movw	r26, r24
   1fce6:	0f 94 53 2e 	call	0x25ca6	; 0x25ca6 <__muluhisi3>
   1fcea:	dc 01       	movw	r26, r24
   1fcec:	cb 01       	movw	r24, r22
   1fcee:	bc 01       	movw	r22, r24
   1fcf0:	cd 01       	movw	r24, r26
   1fcf2:	0f 94 df 26 	call	0x24dbe	; 0x24dbe <__floatunsisf>
   1fcf6:	dc 01       	movw	r26, r24
   1fcf8:	cb 01       	movw	r24, r22
   1fcfa:	23 ee       	ldi	r18, 0xE3	; 227
   1fcfc:	35 e4       	ldi	r19, 0x45	; 69
   1fcfe:	4b e1       	ldi	r20, 0x1B	; 27
   1fd00:	50 e4       	ldi	r21, 0x40	; 64
   1fd02:	bc 01       	movw	r22, r24
   1fd04:	cd 01       	movw	r24, r26
   1fd06:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1fd0a:	dc 01       	movw	r26, r24
   1fd0c:	cb 01       	movw	r24, r22
   1fd0e:	20 e0       	ldi	r18, 0x00	; 0
   1fd10:	30 e0       	ldi	r19, 0x00	; 0
   1fd12:	40 e8       	ldi	r20, 0x80	; 128
   1fd14:	59 e4       	ldi	r21, 0x49	; 73
   1fd16:	bc 01       	movw	r22, r24
   1fd18:	cd 01       	movw	r24, r26
   1fd1a:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   1fd1e:	dc 01       	movw	r26, r24
   1fd20:	cb 01       	movw	r24, r22
   1fd22:	bc 01       	movw	r22, r24
   1fd24:	cd 01       	movw	r24, r26
   1fd26:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   1fd2a:	dc 01       	movw	r26, r24
   1fd2c:	cb 01       	movw	r24, r22
   1fd2e:	8a a3       	std	Y+34, r24	; 0x22
   1fd30:	9b a3       	std	Y+35, r25	; 0x23
		int16_t l_adc_io_adc4_volt_1000	= (int16_t) (((  1000UL * l_adc_io_adc4_cur * C_VCC_3V0_AREF_VOLTS                   ) / C_ADC_STEPS));
   1fd32:	2e 85       	ldd	r18, Y+14	; 0x0e
   1fd34:	3f 85       	ldd	r19, Y+15	; 0x0f
   1fd36:	48 89       	ldd	r20, Y+16	; 0x10
   1fd38:	59 89       	ldd	r21, Y+17	; 0x11
   1fd3a:	88 eb       	ldi	r24, 0xB8	; 184
   1fd3c:	9b e0       	ldi	r25, 0x0B	; 11
   1fd3e:	dc 01       	movw	r26, r24
   1fd40:	0f 94 53 2e 	call	0x25ca6	; 0x25ca6 <__muluhisi3>
   1fd44:	dc 01       	movw	r26, r24
   1fd46:	cb 01       	movw	r24, r22
   1fd48:	07 2e       	mov	r0, r23
   1fd4a:	74 e1       	ldi	r23, 0x14	; 20
   1fd4c:	b6 95       	lsr	r27
   1fd4e:	a7 95       	ror	r26
   1fd50:	97 95       	ror	r25
   1fd52:	87 95       	ror	r24
   1fd54:	7a 95       	dec	r23
   1fd56:	d1 f7       	brne	.-12     	; 0x1fd4c <task_adc+0x266>
   1fd58:	70 2d       	mov	r23, r0
   1fd5a:	8c a3       	std	Y+36, r24	; 0x24
   1fd5c:	9d a3       	std	Y+37, r25	; 0x25
		int16_t l_adc_io_adc5_volt_1000	= (int16_t) (((  1000UL * l_adc_io_adc5_cur * C_VCC_3V0_AREF_VOLTS                   ) / C_ADC_STEPS));
   1fd5e:	2a 89       	ldd	r18, Y+18	; 0x12
   1fd60:	3b 89       	ldd	r19, Y+19	; 0x13
   1fd62:	4c 89       	ldd	r20, Y+20	; 0x14
   1fd64:	5d 89       	ldd	r21, Y+21	; 0x15
   1fd66:	88 eb       	ldi	r24, 0xB8	; 184
   1fd68:	9b e0       	ldi	r25, 0x0B	; 11
   1fd6a:	dc 01       	movw	r26, r24
   1fd6c:	0f 94 53 2e 	call	0x25ca6	; 0x25ca6 <__muluhisi3>
   1fd70:	dc 01       	movw	r26, r24
   1fd72:	cb 01       	movw	r24, r22
   1fd74:	07 2e       	mov	r0, r23
   1fd76:	74 e1       	ldi	r23, 0x14	; 20
   1fd78:	b6 95       	lsr	r27
   1fd7a:	a7 95       	ror	r26
   1fd7c:	97 95       	ror	r25
   1fd7e:	87 95       	ror	r24
   1fd80:	7a 95       	dec	r23
   1fd82:	d1 f7       	brne	.-12     	; 0x1fd78 <task_adc+0x292>
   1fd84:	70 2d       	mov	r23, r0
   1fd86:	8e a3       	std	Y+38, r24	; 0x26
   1fd88:	9f a3       	std	Y+39, r25	; 0x27
		int16_t l_adc_silence_volt_1000	= (int16_t) (((  1000UL * l_adc_silence_cur * C_VCC_3V0_AREF_VOLTS                   ) / C_ADC_STEPS));
   1fd8a:	2e 89       	ldd	r18, Y+22	; 0x16
   1fd8c:	3f 89       	ldd	r19, Y+23	; 0x17
   1fd8e:	48 8d       	ldd	r20, Y+24	; 0x18
   1fd90:	59 8d       	ldd	r21, Y+25	; 0x19
   1fd92:	88 eb       	ldi	r24, 0xB8	; 184
   1fd94:	9b e0       	ldi	r25, 0x0B	; 11
   1fd96:	dc 01       	movw	r26, r24
   1fd98:	0f 94 53 2e 	call	0x25ca6	; 0x25ca6 <__muluhisi3>
   1fd9c:	dc 01       	movw	r26, r24
   1fd9e:	cb 01       	movw	r24, r22
   1fda0:	07 2e       	mov	r0, r23
   1fda2:	74 e1       	ldi	r23, 0x14	; 20
   1fda4:	b6 95       	lsr	r27
   1fda6:	a7 95       	ror	r26
   1fda8:	97 95       	ror	r25
   1fdaa:	87 95       	ror	r24
   1fdac:	7a 95       	dec	r23
   1fdae:	d1 f7       	brne	.-12     	; 0x1fda4 <task_adc+0x2be>
   1fdb0:	70 2d       	mov	r23, r0
   1fdb2:	88 a7       	std	Y+40, r24	; 0x28
   1fdb4:	99 a7       	std	Y+41, r25	; 0x29
		int16_t l_adc_temp_deg_100		= (int16_t) ((((  100UL * l_adc_temp_cur                           * C_TEMPSENSE_MULT) / C_ADC_STEPS))  -  100 * C_0DEGC_K);
   1fdb6:	2a 8d       	ldd	r18, Y+26	; 0x1a
   1fdb8:	3b 8d       	ldd	r19, Y+27	; 0x1b
   1fdba:	4c 8d       	ldd	r20, Y+28	; 0x1c
   1fdbc:	5d 8d       	ldd	r21, Y+29	; 0x1d
   1fdbe:	84 e6       	ldi	r24, 0x64	; 100
   1fdc0:	90 e0       	ldi	r25, 0x00	; 0
   1fdc2:	dc 01       	movw	r26, r24
   1fdc4:	0f 94 53 2e 	call	0x25ca6	; 0x25ca6 <__muluhisi3>
   1fdc8:	dc 01       	movw	r26, r24
   1fdca:	cb 01       	movw	r24, r22
   1fdcc:	bc 01       	movw	r22, r24
   1fdce:	cd 01       	movw	r24, r26
   1fdd0:	0f 94 df 26 	call	0x24dbe	; 0x24dbe <__floatunsisf>
   1fdd4:	dc 01       	movw	r26, r24
   1fdd6:	cb 01       	movw	r24, r22
   1fdd8:	2a e9       	ldi	r18, 0x9A	; 154
   1fdda:	39 e6       	ldi	r19, 0x69	; 105
   1fddc:	4d e1       	ldi	r20, 0x1D	; 29
   1fdde:	54 e4       	ldi	r21, 0x44	; 68
   1fde0:	bc 01       	movw	r22, r24
   1fde2:	cd 01       	movw	r24, r26
   1fde4:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   1fde8:	dc 01       	movw	r26, r24
   1fdea:	cb 01       	movw	r24, r22
   1fdec:	20 e0       	ldi	r18, 0x00	; 0
   1fdee:	30 e0       	ldi	r19, 0x00	; 0
   1fdf0:	40 e8       	ldi	r20, 0x80	; 128
   1fdf2:	59 e4       	ldi	r21, 0x49	; 73
   1fdf4:	bc 01       	movw	r22, r24
   1fdf6:	cd 01       	movw	r24, r26
   1fdf8:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   1fdfc:	dc 01       	movw	r26, r24
   1fdfe:	cb 01       	movw	r24, r22
   1fe00:	20 e0       	ldi	r18, 0x00	; 0
   1fe02:	36 e6       	ldi	r19, 0x66	; 102
   1fe04:	45 ed       	ldi	r20, 0xD5	; 213
   1fe06:	56 e4       	ldi	r21, 0x46	; 70
   1fe08:	bc 01       	movw	r22, r24
   1fe0a:	cd 01       	movw	r24, r26
   1fe0c:	0f 94 a0 25 	call	0x24b40	; 0x24b40 <__subsf3>
   1fe10:	dc 01       	movw	r26, r24
   1fe12:	cb 01       	movw	r24, r22
   1fe14:	bc 01       	movw	r22, r24
   1fe16:	cd 01       	movw	r24, r26
   1fe18:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   1fe1c:	dc 01       	movw	r26, r24
   1fe1e:	cb 01       	movw	r24, r22
   1fe20:	8a a7       	std	Y+42, r24	; 0x2a
   1fe22:	9b a7       	std	Y+43, r25	; 0x2b

		/* Writing back the values */
		{
			irqflags_t flags		= cpu_irq_save();
   1fe24:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1fe28:	8c a7       	std	Y+44, r24	; 0x2c
			g_adc_vctcxo_volt_1000	= l_adc_vctcxo_volt_1000;
   1fe2a:	8e 8d       	ldd	r24, Y+30	; 0x1e
   1fe2c:	9f 8d       	ldd	r25, Y+31	; 0x1f
   1fe2e:	80 93 0a 29 	sts	0x290A, r24	; 0x80290a <g_adc_vctcxo_volt_1000>
   1fe32:	90 93 0b 29 	sts	0x290B, r25	; 0x80290b <g_adc_vctcxo_volt_1000+0x1>
			g_adc_5v0_volt_1000		= l_adc_5v0_volt_1000;
   1fe36:	88 a1       	ldd	r24, Y+32	; 0x20
   1fe38:	99 a1       	ldd	r25, Y+33	; 0x21
   1fe3a:	80 93 0c 29 	sts	0x290C, r24	; 0x80290c <g_adc_5v0_volt_1000>
   1fe3e:	90 93 0d 29 	sts	0x290D, r25	; 0x80290d <g_adc_5v0_volt_1000+0x1>
			g_adc_vbat_volt_1000	= l_adc_vbat_volt_1000;
   1fe42:	8a a1       	ldd	r24, Y+34	; 0x22
   1fe44:	9b a1       	ldd	r25, Y+35	; 0x23
   1fe46:	80 93 0e 29 	sts	0x290E, r24	; 0x80290e <g_adc_vbat_volt_1000>
   1fe4a:	90 93 0f 29 	sts	0x290F, r25	; 0x80290f <g_adc_vbat_volt_1000+0x1>
			g_adc_io_adc4_volt_1000	= l_adc_io_adc4_volt_1000;
   1fe4e:	8c a1       	ldd	r24, Y+36	; 0x24
   1fe50:	9d a1       	ldd	r25, Y+37	; 0x25
   1fe52:	80 93 10 29 	sts	0x2910, r24	; 0x802910 <g_adc_io_adc4_volt_1000>
   1fe56:	90 93 11 29 	sts	0x2911, r25	; 0x802911 <g_adc_io_adc4_volt_1000+0x1>
			g_adc_io_adc5_volt_1000	= l_adc_io_adc5_volt_1000;
   1fe5a:	8e a1       	ldd	r24, Y+38	; 0x26
   1fe5c:	9f a1       	ldd	r25, Y+39	; 0x27
   1fe5e:	80 93 12 29 	sts	0x2912, r24	; 0x802912 <g_adc_io_adc5_volt_1000>
   1fe62:	90 93 13 29 	sts	0x2913, r25	; 0x802913 <g_adc_io_adc5_volt_1000+0x1>
			g_adc_silence_volt_1000	= l_adc_silence_volt_1000;
   1fe66:	88 a5       	ldd	r24, Y+40	; 0x28
   1fe68:	99 a5       	ldd	r25, Y+41	; 0x29
   1fe6a:	80 93 14 29 	sts	0x2914, r24	; 0x802914 <g_adc_silence_volt_1000>
   1fe6e:	90 93 15 29 	sts	0x2915, r25	; 0x802915 <g_adc_silence_volt_1000+0x1>
			g_adc_temp_deg_100		= l_adc_temp_deg_100;
   1fe72:	8a a5       	ldd	r24, Y+42	; 0x2a
   1fe74:	9b a5       	ldd	r25, Y+43	; 0x2b
   1fe76:	80 93 16 29 	sts	0x2916, r24	; 0x802916 <g_adc_temp_deg_100>
   1fe7a:	90 93 17 29 	sts	0x2917, r25	; 0x802917 <g_adc_temp_deg_100+0x1>
			cpu_irq_restore(flags);
   1fe7e:	8c a5       	ldd	r24, Y+44	; 0x2c
   1fe80:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
		}
	}
}
   1fe84:	00 00       	nop
   1fe86:	e0 96       	adiw	r28, 0x30	; 48
   1fe88:	cd bf       	out	0x3d, r28	; 61
   1fe8a:	de bf       	out	0x3e, r29	; 62
   1fe8c:	df 91       	pop	r29
   1fe8e:	cf 91       	pop	r28
   1fe90:	1f 91       	pop	r17
   1fe92:	0f 91       	pop	r16
   1fe94:	ff 90       	pop	r15
   1fe96:	ef 90       	pop	r14
   1fe98:	08 95       	ret

0001fe9a <task_main_pll>:

static void task_main_pll(void)
{	/* Handling the 1PPS PLL system */
   1fe9a:	ef 92       	push	r14
   1fe9c:	ff 92       	push	r15
   1fe9e:	0f 93       	push	r16
   1fea0:	1f 93       	push	r17
   1fea2:	cf 93       	push	r28
   1fea4:	df 93       	push	r29
   1fea6:	cd b7       	in	r28, 0x3d	; 61
   1fea8:	de b7       	in	r29, 0x3e	; 62
   1feaa:	64 97       	sbiw	r28, 0x14	; 20
   1feac:	cd bf       	out	0x3d, r28	; 61
   1feae:	de bf       	out	0x3e, r29	; 62
	int16_t			l_1pps_deviation;
	int32_t			l_xo_mode_pwm;
	uint8_t			l_1pps_phased_cntr;

	/* Process each second once */
	if (!g_1pps_proceeded_avail) {
   1feb0:	90 91 81 24 	lds	r25, 0x2481	; 0x802481 <g_1pps_proceeded_avail>
   1feb4:	81 e0       	ldi	r24, 0x01	; 1
   1feb6:	89 27       	eor	r24, r25
   1feb8:	88 23       	and	r24, r24
   1feba:	09 f0       	breq	.+2      	; 0x1febe <task_main_pll+0x24>
   1febc:	fc c0       	rjmp	.+504    	; 0x200b6 <task_main_pll+0x21c>
		return;
	}
	g_1pps_proceeded_avail = false;
   1febe:	10 92 81 24 	sts	0x2481, r1	; 0x802481 <g_1pps_proceeded_avail>

	/* Get copy of global data */
	irqflags_t flags = cpu_irq_save();
   1fec2:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   1fec6:	8f 83       	std	Y+7, r24	; 0x07
	l_1pps_last_diff	= g_1pps_last_diff;
   1fec8:	80 91 72 24 	lds	r24, 0x2472	; 0x802472 <g_1pps_last_diff>
   1fecc:	90 91 73 24 	lds	r25, 0x2473	; 0x802473 <g_1pps_last_diff+0x1>
   1fed0:	88 87       	std	Y+8, r24	; 0x08
   1fed2:	99 87       	std	Y+9, r25	; 0x09
	l_1pps_last_inSpan	= g_1pps_last_inSpan;
   1fed4:	80 91 74 24 	lds	r24, 0x2474	; 0x802474 <g_1pps_last_inSpan>
   1fed8:	8a 87       	std	Y+10, r24	; 0x0a
	l_xo_mode_pwm		= g_xo_mode_pwm;
   1feda:	80 91 9e 28 	lds	r24, 0x289E	; 0x80289e <g_xo_mode_pwm>
   1fede:	90 91 9f 28 	lds	r25, 0x289F	; 0x80289f <g_xo_mode_pwm+0x1>
   1fee2:	a0 91 a0 28 	lds	r26, 0x28A0	; 0x8028a0 <g_xo_mode_pwm+0x2>
   1fee6:	b0 91 a1 28 	lds	r27, 0x28A1	; 0x8028a1 <g_xo_mode_pwm+0x3>
   1feea:	8b 87       	std	Y+11, r24	; 0x0b
   1feec:	9c 87       	std	Y+12, r25	; 0x0c
   1feee:	ad 87       	std	Y+13, r26	; 0x0d
   1fef0:	be 87       	std	Y+14, r27	; 0x0e
	l_1pps_phased_cntr	= g_1pps_phased_cntr;
   1fef2:	80 91 87 24 	lds	r24, 0x2487	; 0x802487 <g_1pps_phased_cntr>
   1fef6:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_restore(flags);
   1fef8:	8f 81       	ldd	r24, Y+7	; 0x07
   1fefa:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

	/* Modify PWM only when last data was in span */
	if (l_1pps_last_inSpan) {
   1fefe:	8a 85       	ldd	r24, Y+10	; 0x0a
   1ff00:	88 23       	and	r24, r24
   1ff02:	09 f4       	brne	.+2      	; 0x1ff06 <task_main_pll+0x6c>
   1ff04:	d9 c0       	rjmp	.+434    	; 0x200b8 <task_main_pll+0x21e>
		/* Diverting into PWM value and flags */
		uint8_t l_xo_mode_pwm_flags = l_xo_mode_pwm &  C_XO_VAL_FLAGS_MASK;
   1ff06:	1f 86       	std	Y+15, r1	; 0x0f
		int32_t l_xo_mode_pwm_val	= l_xo_mode_pwm & (C_XO_VAL_INT_MASK | C_XO_VAL_FRAC_MASK);
   1ff08:	8b 85       	ldd	r24, Y+11	; 0x0b
   1ff0a:	9c 85       	ldd	r25, Y+12	; 0x0c
   1ff0c:	ad 85       	ldd	r26, Y+13	; 0x0d
   1ff0e:	be 85       	ldd	r27, Y+14	; 0x0e
   1ff10:	bb 27       	eor	r27, r27
   1ff12:	88 8b       	std	Y+16, r24	; 0x10
   1ff14:	99 8b       	std	Y+17, r25	; 0x11
   1ff16:	aa 8b       	std	Y+18, r26	; 0x12
   1ff18:	bb 8b       	std	Y+19, r27	; 0x13

		/* Entering new diff value into array */
		s_diff_ary[s_diff_ary_idx++] = l_1pps_last_diff;
   1ff1a:	80 91 d6 2b 	lds	r24, 0x2BD6	; 0x802bd6 <s_diff_ary_idx.8726>
   1ff1e:	91 e0       	ldi	r25, 0x01	; 1
   1ff20:	98 0f       	add	r25, r24
   1ff22:	90 93 d6 2b 	sts	0x2BD6, r25	; 0x802bd6 <s_diff_ary_idx.8726>
   1ff26:	88 2f       	mov	r24, r24
   1ff28:	90 e0       	ldi	r25, 0x00	; 0
   1ff2a:	88 0f       	add	r24, r24
   1ff2c:	99 1f       	adc	r25, r25
   1ff2e:	89 52       	subi	r24, 0x29	; 41
   1ff30:	94 4d       	sbci	r25, 0xD4	; 212
   1ff32:	28 85       	ldd	r18, Y+8	; 0x08
   1ff34:	39 85       	ldd	r19, Y+9	; 0x09
   1ff36:	fc 01       	movw	r30, r24
   1ff38:	20 83       	st	Z, r18
   1ff3a:	31 83       	std	Z+1, r19	; 0x01
		if (s_diff_ary_idx >= C_1PPS_PWM_DIFF_ARY_CNT) {
   1ff3c:	80 91 d6 2b 	lds	r24, 0x2BD6	; 0x802bd6 <s_diff_ary_idx.8726>
   1ff40:	80 31       	cpi	r24, 0x10	; 16
   1ff42:	10 f0       	brcs	.+4      	; 0x1ff48 <task_main_pll+0xae>
			s_diff_ary_idx = 0;
   1ff44:	10 92 d6 2b 	sts	0x2BD6, r1	; 0x802bd6 <s_diff_ary_idx.8726>
		}

		/* Calculate mean value on the total array */
		l_1pps_deviation = 0;
   1ff48:	19 82       	std	Y+1, r1	; 0x01
   1ff4a:	1a 82       	std	Y+2, r1	; 0x02
		for (uint8_t idx = C_1PPS_PWM_DIFF_ARY_CNT; idx; idx--) {
   1ff4c:	80 e1       	ldi	r24, 0x10	; 16
   1ff4e:	8c 83       	std	Y+4, r24	; 0x04
   1ff50:	14 c0       	rjmp	.+40     	; 0x1ff7a <task_main_pll+0xe0>
			l_1pps_deviation += s_diff_ary[idx - 1];
   1ff52:	8c 81       	ldd	r24, Y+4	; 0x04
   1ff54:	88 2f       	mov	r24, r24
   1ff56:	90 e0       	ldi	r25, 0x00	; 0
   1ff58:	01 97       	sbiw	r24, 0x01	; 1
   1ff5a:	88 0f       	add	r24, r24
   1ff5c:	99 1f       	adc	r25, r25
   1ff5e:	89 52       	subi	r24, 0x29	; 41
   1ff60:	94 4d       	sbci	r25, 0xD4	; 212
   1ff62:	fc 01       	movw	r30, r24
   1ff64:	80 81       	ld	r24, Z
   1ff66:	91 81       	ldd	r25, Z+1	; 0x01
   1ff68:	29 81       	ldd	r18, Y+1	; 0x01
   1ff6a:	3a 81       	ldd	r19, Y+2	; 0x02
   1ff6c:	82 0f       	add	r24, r18
   1ff6e:	93 1f       	adc	r25, r19
   1ff70:	89 83       	std	Y+1, r24	; 0x01
   1ff72:	9a 83       	std	Y+2, r25	; 0x02
			s_diff_ary_idx = 0;
		}

		/* Calculate mean value on the total array */
		l_1pps_deviation = 0;
		for (uint8_t idx = C_1PPS_PWM_DIFF_ARY_CNT; idx; idx--) {
   1ff74:	8c 81       	ldd	r24, Y+4	; 0x04
   1ff76:	81 50       	subi	r24, 0x01	; 1
   1ff78:	8c 83       	std	Y+4, r24	; 0x04
   1ff7a:	8c 81       	ldd	r24, Y+4	; 0x04
   1ff7c:	88 23       	and	r24, r24
   1ff7e:	49 f7       	brne	.-46     	; 0x1ff52 <task_main_pll+0xb8>
			l_1pps_deviation += s_diff_ary[idx - 1];
		}

		/* Low-pass filtering of deviation and PWM integration */
		l_xo_mode_pwm_val -= l_1pps_deviation;
   1ff80:	89 81       	ldd	r24, Y+1	; 0x01
   1ff82:	9a 81       	ldd	r25, Y+2	; 0x02
   1ff84:	09 2e       	mov	r0, r25
   1ff86:	00 0c       	add	r0, r0
   1ff88:	aa 0b       	sbc	r26, r26
   1ff8a:	bb 0b       	sbc	r27, r27
   1ff8c:	28 89       	ldd	r18, Y+16	; 0x10
   1ff8e:	39 89       	ldd	r19, Y+17	; 0x11
   1ff90:	4a 89       	ldd	r20, Y+18	; 0x12
   1ff92:	5b 89       	ldd	r21, Y+19	; 0x13
   1ff94:	79 01       	movw	r14, r18
   1ff96:	8a 01       	movw	r16, r20
   1ff98:	e8 1a       	sub	r14, r24
   1ff9a:	f9 0a       	sbc	r15, r25
   1ff9c:	0a 0b       	sbc	r16, r26
   1ff9e:	1b 0b       	sbc	r17, r27
   1ffa0:	d8 01       	movw	r26, r16
   1ffa2:	c7 01       	movw	r24, r14
   1ffa4:	88 8b       	std	Y+16, r24	; 0x10
   1ffa6:	99 8b       	std	Y+17, r25	; 0x11
   1ffa8:	aa 8b       	std	Y+18, r26	; 0x12
   1ffaa:	bb 8b       	std	Y+19, r27	; 0x13

		int16_t i_xo_mode_pwm_val_i	= (l_xo_mode_pwm_val & C_XO_VAL_INT_MASK) >> C_XO_VAL_INT_SHIFT;
   1ffac:	88 89       	ldd	r24, Y+16	; 0x10
   1ffae:	99 89       	ldd	r25, Y+17	; 0x11
   1ffb0:	aa 89       	ldd	r26, Y+18	; 0x12
   1ffb2:	bb 89       	ldd	r27, Y+19	; 0x13
   1ffb4:	88 27       	eor	r24, r24
   1ffb6:	bb 27       	eor	r27, r27
   1ffb8:	89 2f       	mov	r24, r25
   1ffba:	9a 2f       	mov	r25, r26
   1ffbc:	ab 2f       	mov	r26, r27
   1ffbe:	bb 27       	eor	r27, r27
   1ffc0:	a7 fd       	sbrc	r26, 7
   1ffc2:	ba 95       	dec	r27
   1ffc4:	8d 83       	std	Y+5, r24	; 0x05
   1ffc6:	9e 83       	std	Y+6, r25	; 0x06
		uint8_t i_xo_mode_pwm_val_f	=  l_xo_mode_pwm_val & C_XO_VAL_FRAC_MASK;
   1ffc8:	88 89       	ldd	r24, Y+16	; 0x10
   1ffca:	8c 8b       	std	Y+20, r24	; 0x14

		/* Fractional part */
		s_xo_mode_pwm_val_frac += i_xo_mode_pwm_val_f;
   1ffcc:	8c 89       	ldd	r24, Y+20	; 0x14
   1ffce:	28 2f       	mov	r18, r24
   1ffd0:	30 e0       	ldi	r19, 0x00	; 0
   1ffd2:	80 91 f7 2b 	lds	r24, 0x2BF7	; 0x802bf7 <s_xo_mode_pwm_val_frac.8724>
   1ffd6:	90 91 f8 2b 	lds	r25, 0x2BF8	; 0x802bf8 <s_xo_mode_pwm_val_frac.8724+0x1>
   1ffda:	82 0f       	add	r24, r18
   1ffdc:	93 1f       	adc	r25, r19
   1ffde:	80 93 f7 2b 	sts	0x2BF7, r24	; 0x802bf7 <s_xo_mode_pwm_val_frac.8724>
   1ffe2:	90 93 f8 2b 	sts	0x2BF8, r25	; 0x802bf8 <s_xo_mode_pwm_val_frac.8724+0x1>
		if (s_xo_mode_pwm_val_frac >= 256) {
   1ffe6:	80 91 f7 2b 	lds	r24, 0x2BF7	; 0x802bf7 <s_xo_mode_pwm_val_frac.8724>
   1ffea:	90 91 f8 2b 	lds	r25, 0x2BF8	; 0x802bf8 <s_xo_mode_pwm_val_frac.8724+0x1>
   1ffee:	8f 3f       	cpi	r24, 0xFF	; 255
   1fff0:	91 05       	cpc	r25, r1
   1fff2:	79 f0       	breq	.+30     	; 0x20012 <task_main_pll+0x178>
   1fff4:	70 f0       	brcs	.+28     	; 0x20012 <task_main_pll+0x178>
			s_xo_mode_pwm_val_frac -= 256;
   1fff6:	80 91 f7 2b 	lds	r24, 0x2BF7	; 0x802bf7 <s_xo_mode_pwm_val_frac.8724>
   1fffa:	90 91 f8 2b 	lds	r25, 0x2BF8	; 0x802bf8 <s_xo_mode_pwm_val_frac.8724+0x1>
   1fffe:	9a 95       	dec	r25
   20000:	80 93 f7 2b 	sts	0x2BF7, r24	; 0x802bf7 <s_xo_mode_pwm_val_frac.8724>
   20004:	90 93 f8 2b 	sts	0x2BF8, r25	; 0x802bf8 <s_xo_mode_pwm_val_frac.8724+0x1>
			i_xo_mode_pwm_val_i++;
   20008:	8d 81       	ldd	r24, Y+5	; 0x05
   2000a:	9e 81       	ldd	r25, Y+6	; 0x06
   2000c:	01 96       	adiw	r24, 0x01	; 1
   2000e:	8d 83       	std	Y+5, r24	; 0x05
   20010:	9e 83       	std	Y+6, r25	; 0x06
		}

		/* Set the new integer PWM value */
		tc_write_cc_buffer(&TCC0, TC_CCC, i_xo_mode_pwm_val_i);
   20012:	8d 81       	ldd	r24, Y+5	; 0x05
   20014:	9e 81       	ldd	r25, Y+6	; 0x06
   20016:	ac 01       	movw	r20, r24
   20018:	63 e0       	ldi	r22, 0x03	; 3
   2001a:	80 e0       	ldi	r24, 0x00	; 0
   2001c:	98 e0       	ldi	r25, 0x08	; 8
   2001e:	0e 94 10 d1 	call	0x1a220	; 0x1a220 <tc_write_cc_buffer>

		/* Synced stability counter */
		if ((-C_TCC1_SPAN_HALF <= l_1pps_deviation) && (l_1pps_deviation <= C_TCC1_SPAN_HALF)) {
   20022:	89 81       	ldd	r24, Y+1	; 0x01
   20024:	9a 81       	ldd	r25, Y+2	; 0x02
   20026:	8e 3c       	cpi	r24, 0xCE	; 206
   20028:	9f 4f       	sbci	r25, 0xFF	; 255
   2002a:	a4 f0       	brlt	.+40     	; 0x20054 <task_main_pll+0x1ba>
   2002c:	89 81       	ldd	r24, Y+1	; 0x01
   2002e:	9a 81       	ldd	r25, Y+2	; 0x02
   20030:	c3 97       	sbiw	r24, 0x33	; 51
   20032:	84 f4       	brge	.+32     	; 0x20054 <task_main_pll+0x1ba>
			if (++l_1pps_phased_cntr == (C_TCC1_CLOCKSETTING_AFTER_SECS + 3)) {
   20034:	8b 81       	ldd	r24, Y+3	; 0x03
   20036:	8f 5f       	subi	r24, 0xFF	; 255
   20038:	8b 83       	std	Y+3, r24	; 0x03
   2003a:	8b 81       	ldd	r24, Y+3	; 0x03
   2003c:	81 32       	cpi	r24, 0x21	; 33
   2003e:	21 f4       	brne	.+8      	; 0x20048 <task_main_pll+0x1ae>
				/* Send GNS URC command for repeated GNSINF status lines */
				serial_send_gns_urc(1);
   20040:	81 e0       	ldi	r24, 0x01	; 1
   20042:	0e 94 d0 33 	call	0x67a0	; 0x67a0 <serial_send_gns_urc>
		/* Set the new integer PWM value */
		tc_write_cc_buffer(&TCC0, TC_CCC, i_xo_mode_pwm_val_i);

		/* Synced stability counter */
		if ((-C_TCC1_SPAN_HALF <= l_1pps_deviation) && (l_1pps_deviation <= C_TCC1_SPAN_HALF)) {
			if (++l_1pps_phased_cntr == (C_TCC1_CLOCKSETTING_AFTER_SECS + 3)) {
   20046:	08 c0       	rjmp	.+16     	; 0x20058 <task_main_pll+0x1be>
				/* Send GNS URC command for repeated GNSINF status lines */
				serial_send_gns_urc(1);

			} else if (l_1pps_phased_cntr > 250) {
   20048:	8b 81       	ldd	r24, Y+3	; 0x03
   2004a:	8b 3f       	cpi	r24, 0xFB	; 251
   2004c:	28 f0       	brcs	.+10     	; 0x20058 <task_main_pll+0x1be>
				/* Saturated value*/
				l_1pps_phased_cntr = 250;
   2004e:	8a ef       	ldi	r24, 0xFA	; 250
   20050:	8b 83       	std	Y+3, r24	; 0x03
		/* Set the new integer PWM value */
		tc_write_cc_buffer(&TCC0, TC_CCC, i_xo_mode_pwm_val_i);

		/* Synced stability counter */
		if ((-C_TCC1_SPAN_HALF <= l_1pps_deviation) && (l_1pps_deviation <= C_TCC1_SPAN_HALF)) {
			if (++l_1pps_phased_cntr == (C_TCC1_CLOCKSETTING_AFTER_SECS + 3)) {
   20052:	02 c0       	rjmp	.+4      	; 0x20058 <task_main_pll+0x1be>
			} else if (l_1pps_phased_cntr > 250) {
				/* Saturated value*/
				l_1pps_phased_cntr = 250;
			}
		} else {
			l_1pps_phased_cntr = 0;
   20054:	1b 82       	std	Y+3, r1	; 0x03
   20056:	01 c0       	rjmp	.+2      	; 0x2005a <task_main_pll+0x1c0>
		/* Set the new integer PWM value */
		tc_write_cc_buffer(&TCC0, TC_CCC, i_xo_mode_pwm_val_i);

		/* Synced stability counter */
		if ((-C_TCC1_SPAN_HALF <= l_1pps_deviation) && (l_1pps_deviation <= C_TCC1_SPAN_HALF)) {
			if (++l_1pps_phased_cntr == (C_TCC1_CLOCKSETTING_AFTER_SECS + 3)) {
   20058:	00 00       	nop
		} else {
			l_1pps_phased_cntr = 0;
		}

		/* Adding previous flags */
		l_xo_mode_pwm = l_xo_mode_pwm_flags | (l_xo_mode_pwm_val & (C_XO_VAL_INT_MASK | C_XO_VAL_FRAC_MASK));
   2005a:	8f 85       	ldd	r24, Y+15	; 0x0f
   2005c:	28 2f       	mov	r18, r24
   2005e:	30 e0       	ldi	r19, 0x00	; 0
   20060:	40 e0       	ldi	r20, 0x00	; 0
   20062:	50 e0       	ldi	r21, 0x00	; 0
   20064:	88 89       	ldd	r24, Y+16	; 0x10
   20066:	99 89       	ldd	r25, Y+17	; 0x11
   20068:	aa 89       	ldd	r26, Y+18	; 0x12
   2006a:	bb 89       	ldd	r27, Y+19	; 0x13
   2006c:	bb 27       	eor	r27, r27
   2006e:	82 2b       	or	r24, r18
   20070:	93 2b       	or	r25, r19
   20072:	a4 2b       	or	r26, r20
   20074:	b5 2b       	or	r27, r21
   20076:	8b 87       	std	Y+11, r24	; 0x0b
   20078:	9c 87       	std	Y+12, r25	; 0x0c
   2007a:	ad 87       	std	Y+13, r26	; 0x0d
   2007c:	be 87       	std	Y+14, r27	; 0x0e

		/* Pushing global data */
		flags = cpu_irq_save();
   2007e:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   20082:	8f 83       	std	Y+7, r24	; 0x07
		g_1pps_deviation	= l_1pps_deviation;
   20084:	89 81       	ldd	r24, Y+1	; 0x01
   20086:	9a 81       	ldd	r25, Y+2	; 0x02
   20088:	80 93 83 24 	sts	0x2483, r24	; 0x802483 <g_1pps_deviation>
   2008c:	90 93 84 24 	sts	0x2484, r25	; 0x802484 <g_1pps_deviation+0x1>
		g_xo_mode_pwm		= l_xo_mode_pwm;
   20090:	8b 85       	ldd	r24, Y+11	; 0x0b
   20092:	9c 85       	ldd	r25, Y+12	; 0x0c
   20094:	ad 85       	ldd	r26, Y+13	; 0x0d
   20096:	be 85       	ldd	r27, Y+14	; 0x0e
   20098:	80 93 9e 28 	sts	0x289E, r24	; 0x80289e <g_xo_mode_pwm>
   2009c:	90 93 9f 28 	sts	0x289F, r25	; 0x80289f <g_xo_mode_pwm+0x1>
   200a0:	a0 93 a0 28 	sts	0x28A0, r26	; 0x8028a0 <g_xo_mode_pwm+0x2>
   200a4:	b0 93 a1 28 	sts	0x28A1, r27	; 0x8028a1 <g_xo_mode_pwm+0x3>
		g_1pps_phased_cntr	= l_1pps_phased_cntr;
   200a8:	8b 81       	ldd	r24, Y+3	; 0x03
   200aa:	80 93 87 24 	sts	0x2487, r24	; 0x802487 <g_1pps_phased_cntr>
		cpu_irq_restore(flags);
   200ae:	8f 81       	ldd	r24, Y+7	; 0x07
   200b0:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
   200b4:	01 c0       	rjmp	.+2      	; 0x200b8 <task_main_pll+0x21e>
	int32_t			l_xo_mode_pwm;
	uint8_t			l_1pps_phased_cntr;

	/* Process each second once */
	if (!g_1pps_proceeded_avail) {
		return;
   200b6:	00 00       	nop
		g_1pps_deviation	= l_1pps_deviation;
		g_xo_mode_pwm		= l_xo_mode_pwm;
		g_1pps_phased_cntr	= l_1pps_phased_cntr;
		cpu_irq_restore(flags);
	}
}
   200b8:	64 96       	adiw	r28, 0x14	; 20
   200ba:	cd bf       	out	0x3d, r28	; 61
   200bc:	de bf       	out	0x3e, r29	; 62
   200be:	df 91       	pop	r29
   200c0:	cf 91       	pop	r28
   200c2:	1f 91       	pop	r17
   200c4:	0f 91       	pop	r16
   200c6:	ff 90       	pop	r15
   200c8:	ef 90       	pop	r14
   200ca:	08 95       	ret

000200cc <task_env_calc>:

static void task_env_calc(void)
{
   200cc:	cf 92       	push	r12
   200ce:	df 92       	push	r13
   200d0:	ef 92       	push	r14
   200d2:	ff 92       	push	r15
   200d4:	cf 93       	push	r28
   200d6:	df 93       	push	r29
   200d8:	cd b7       	in	r28, 0x3d	; 61
   200da:	de b7       	in	r29, 0x3e	; 62
   200dc:	e3 97       	sbiw	r28, 0x33	; 51
   200de:	cd bf       	out	0x3d, r28	; 61
   200e0:	de bf       	out	0x3e, r29	; 62
	static uint32_t s_last = 0;
	uint32_t now = tcc1_get_time();
   200e2:	0e 94 4f f5 	call	0x1ea9e	; 0x1ea9e <tcc1_get_time>
   200e6:	dc 01       	movw	r26, r24
   200e8:	cb 01       	movw	r24, r22
   200ea:	89 87       	std	Y+9, r24	; 0x09
   200ec:	9a 87       	std	Y+10, r25	; 0x0a
   200ee:	ab 87       	std	Y+11, r26	; 0x0b
   200f0:	bc 87       	std	Y+12, r27	; 0x0c

	/* No more than 2 calculations per sec */
	if (s_last + 500 <= now) {
   200f2:	80 91 f9 2b 	lds	r24, 0x2BF9	; 0x802bf9 <s_last.8744>
   200f6:	90 91 fa 2b 	lds	r25, 0x2BFA	; 0x802bfa <s_last.8744+0x1>
   200fa:	a0 91 fb 2b 	lds	r26, 0x2BFB	; 0x802bfb <s_last.8744+0x2>
   200fe:	b0 91 fc 2b 	lds	r27, 0x2BFC	; 0x802bfc <s_last.8744+0x3>
   20102:	9c 01       	movw	r18, r24
   20104:	ad 01       	movw	r20, r26
   20106:	2c 50       	subi	r18, 0x0C	; 12
   20108:	3e 4f       	sbci	r19, 0xFE	; 254
   2010a:	4f 4f       	sbci	r20, 0xFF	; 255
   2010c:	5f 4f       	sbci	r21, 0xFF	; 255
   2010e:	89 85       	ldd	r24, Y+9	; 0x09
   20110:	9a 85       	ldd	r25, Y+10	; 0x0a
   20112:	ab 85       	ldd	r26, Y+11	; 0x0b
   20114:	bc 85       	ldd	r27, Y+12	; 0x0c
   20116:	82 17       	cp	r24, r18
   20118:	93 07       	cpc	r25, r19
   2011a:	a4 07       	cpc	r26, r20
   2011c:	b5 07       	cpc	r27, r21
   2011e:	08 f4       	brcc	.+2      	; 0x20122 <task_env_calc+0x56>
   20120:	b1 c1       	rjmp	.+866    	; 0x20484 <task_env_calc+0x3b8>
		int16_t	l_env_hygro_RH_100;
		int16_t l_twi1_hygro_DP_100;
		int16_t l_env_temp_delta_100;

		/* Get the global data */
		flags = cpu_irq_save();
   20122:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   20126:	8d 87       	std	Y+13, r24	; 0x0d
		l_twi1_baro_temp_100	= g_twi1_baro_temp_100;
   20128:	80 91 88 28 	lds	r24, 0x2888	; 0x802888 <g_twi1_baro_temp_100>
   2012c:	90 91 89 28 	lds	r25, 0x2889	; 0x802889 <g_twi1_baro_temp_100+0x1>
   20130:	a0 91 8a 28 	lds	r26, 0x288A	; 0x80288a <g_twi1_baro_temp_100+0x2>
   20134:	b0 91 8b 28 	lds	r27, 0x288B	; 0x80288b <g_twi1_baro_temp_100+0x3>
   20138:	8e 87       	std	Y+14, r24	; 0x0e
   2013a:	9f 87       	std	Y+15, r25	; 0x0f
   2013c:	a8 8b       	std	Y+16, r26	; 0x10
   2013e:	b9 8b       	std	Y+17, r27	; 0x11
		l_twi1_hygro_T_100		= g_twi1_hygro_T_100;
   20140:	80 91 96 28 	lds	r24, 0x2896	; 0x802896 <g_twi1_hygro_T_100>
   20144:	90 91 97 28 	lds	r25, 0x2897	; 0x802897 <g_twi1_hygro_T_100+0x1>
   20148:	8a 8b       	std	Y+18, r24	; 0x12
   2014a:	9b 8b       	std	Y+19, r25	; 0x13
		l_twi1_hygro_DP_100		= g_twi1_hygro_DP_100;
   2014c:	80 91 9a 28 	lds	r24, 0x289A	; 0x80289a <g_twi1_hygro_DP_100>
   20150:	90 91 9b 28 	lds	r25, 0x289B	; 0x80289b <g_twi1_hygro_DP_100+0x1>
   20154:	8c 8b       	std	Y+20, r24	; 0x14
   20156:	9d 8b       	std	Y+21, r25	; 0x15
		l_env_temp_delta_100	= g_env_temp_delta_100;
   20158:	80 91 18 29 	lds	r24, 0x2918	; 0x802918 <g_env_temp_delta_100>
   2015c:	90 91 19 29 	lds	r25, 0x2919	; 0x802919 <g_env_temp_delta_100+0x1>
   20160:	8e 8b       	std	Y+22, r24	; 0x16
   20162:	9f 8b       	std	Y+23, r25	; 0x17
		cpu_irq_restore(flags);
   20164:	8d 85       	ldd	r24, Y+13	; 0x0d
   20166:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

		/* Mean temperature of the Barometer and the Hygrometer chip */
		temp_twi1_mean		= ((float)l_twi1_baro_temp_100 + (float)l_twi1_hygro_T_100) / 200.f;
   2016a:	6e 85       	ldd	r22, Y+14	; 0x0e
   2016c:	7f 85       	ldd	r23, Y+15	; 0x0f
   2016e:	88 89       	ldd	r24, Y+16	; 0x10
   20170:	99 89       	ldd	r25, Y+17	; 0x11
   20172:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   20176:	6b 01       	movw	r12, r22
   20178:	7c 01       	movw	r14, r24
   2017a:	8a 89       	ldd	r24, Y+18	; 0x12
   2017c:	9b 89       	ldd	r25, Y+19	; 0x13
   2017e:	09 2e       	mov	r0, r25
   20180:	00 0c       	add	r0, r0
   20182:	aa 0b       	sbc	r26, r26
   20184:	bb 0b       	sbc	r27, r27
   20186:	bc 01       	movw	r22, r24
   20188:	cd 01       	movw	r24, r26
   2018a:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   2018e:	dc 01       	movw	r26, r24
   20190:	cb 01       	movw	r24, r22
   20192:	9c 01       	movw	r18, r24
   20194:	ad 01       	movw	r20, r26
   20196:	c7 01       	movw	r24, r14
   20198:	b6 01       	movw	r22, r12
   2019a:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   2019e:	dc 01       	movw	r26, r24
   201a0:	cb 01       	movw	r24, r22
   201a2:	20 e0       	ldi	r18, 0x00	; 0
   201a4:	30 e0       	ldi	r19, 0x00	; 0
   201a6:	48 e4       	ldi	r20, 0x48	; 72
   201a8:	53 e4       	ldi	r21, 0x43	; 67
   201aa:	bc 01       	movw	r22, r24
   201ac:	cd 01       	movw	r24, r26
   201ae:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   201b2:	dc 01       	movw	r26, r24
   201b4:	cb 01       	movw	r24, r22
   201b6:	88 8f       	std	Y+24, r24	; 0x18
   201b8:	99 8f       	std	Y+25, r25	; 0x19
   201ba:	aa 8f       	std	Y+26, r26	; 0x1a
   201bc:	bb 8f       	std	Y+27, r27	; 0x1b
		temp_env			= temp_twi1_mean - (l_env_temp_delta_100 / 100.f);
   201be:	8e 89       	ldd	r24, Y+22	; 0x16
   201c0:	9f 89       	ldd	r25, Y+23	; 0x17
   201c2:	09 2e       	mov	r0, r25
   201c4:	00 0c       	add	r0, r0
   201c6:	aa 0b       	sbc	r26, r26
   201c8:	bb 0b       	sbc	r27, r27
   201ca:	bc 01       	movw	r22, r24
   201cc:	cd 01       	movw	r24, r26
   201ce:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   201d2:	dc 01       	movw	r26, r24
   201d4:	cb 01       	movw	r24, r22
   201d6:	20 e0       	ldi	r18, 0x00	; 0
   201d8:	30 e0       	ldi	r19, 0x00	; 0
   201da:	48 ec       	ldi	r20, 0xC8	; 200
   201dc:	52 e4       	ldi	r21, 0x42	; 66
   201de:	bc 01       	movw	r22, r24
   201e0:	cd 01       	movw	r24, r26
   201e2:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   201e6:	dc 01       	movw	r26, r24
   201e8:	cb 01       	movw	r24, r22
   201ea:	9c 01       	movw	r18, r24
   201ec:	ad 01       	movw	r20, r26
   201ee:	68 8d       	ldd	r22, Y+24	; 0x18
   201f0:	79 8d       	ldd	r23, Y+25	; 0x19
   201f2:	8a 8d       	ldd	r24, Y+26	; 0x1a
   201f4:	9b 8d       	ldd	r25, Y+27	; 0x1b
   201f6:	0f 94 a0 25 	call	0x24b40	; 0x24b40 <__subsf3>
   201fa:	dc 01       	movw	r26, r24
   201fc:	cb 01       	movw	r24, r22
   201fe:	8c 8f       	std	Y+28, r24	; 0x1c
   20200:	9d 8f       	std	Y+29, r25	; 0x1d
   20202:	ae 8f       	std	Y+30, r26	; 0x1e
   20204:	bf 8f       	std	Y+31, r27	; 0x1f
		temp_env_round		= (temp_env >= 0.f) ?  0.5f : -0.5f;
   20206:	20 e0       	ldi	r18, 0x00	; 0
   20208:	30 e0       	ldi	r19, 0x00	; 0
   2020a:	a9 01       	movw	r20, r18
   2020c:	6c 8d       	ldd	r22, Y+28	; 0x1c
   2020e:	7d 8d       	ldd	r23, Y+29	; 0x1d
   20210:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20212:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20214:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   20218:	88 23       	and	r24, r24
   2021a:	2c f0       	brlt	.+10     	; 0x20226 <task_env_calc+0x15a>
   2021c:	80 e0       	ldi	r24, 0x00	; 0
   2021e:	90 e0       	ldi	r25, 0x00	; 0
   20220:	a0 e0       	ldi	r26, 0x00	; 0
   20222:	bf e3       	ldi	r27, 0x3F	; 63
   20224:	04 c0       	rjmp	.+8      	; 0x2022e <task_env_calc+0x162>
   20226:	80 e0       	ldi	r24, 0x00	; 0
   20228:	90 e0       	ldi	r25, 0x00	; 0
   2022a:	a0 e0       	ldi	r26, 0x00	; 0
   2022c:	bf eb       	ldi	r27, 0xBF	; 191
   2022e:	88 a3       	std	Y+32, r24	; 0x20
   20230:	99 a3       	std	Y+33, r25	; 0x21
   20232:	aa a3       	std	Y+34, r26	; 0x22
   20234:	bb a3       	std	Y+35, r27	; 0x23
		l_env_temp_deg_100	= (int16_t) (temp_env_round + 100.f * temp_env);
   20236:	20 e0       	ldi	r18, 0x00	; 0
   20238:	30 e0       	ldi	r19, 0x00	; 0
   2023a:	48 ec       	ldi	r20, 0xC8	; 200
   2023c:	52 e4       	ldi	r21, 0x42	; 66
   2023e:	6c 8d       	ldd	r22, Y+28	; 0x1c
   20240:	7d 8d       	ldd	r23, Y+29	; 0x1d
   20242:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20244:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20246:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   2024a:	dc 01       	movw	r26, r24
   2024c:	cb 01       	movw	r24, r22
   2024e:	28 a1       	ldd	r18, Y+32	; 0x20
   20250:	39 a1       	ldd	r19, Y+33	; 0x21
   20252:	4a a1       	ldd	r20, Y+34	; 0x22
   20254:	5b a1       	ldd	r21, Y+35	; 0x23
   20256:	bc 01       	movw	r22, r24
   20258:	cd 01       	movw	r24, r26
   2025a:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   2025e:	dc 01       	movw	r26, r24
   20260:	cb 01       	movw	r24, r22
   20262:	bc 01       	movw	r22, r24
   20264:	cd 01       	movw	r24, r26
   20266:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   2026a:	dc 01       	movw	r26, r24
   2026c:	cb 01       	movw	r24, r22
   2026e:	8c a3       	std	Y+36, r24	; 0x24
   20270:	9d a3       	std	Y+37, r25	; 0x25

		/* Rel. humidity correction for environment temperature */
		/* @see https://www.wetterochs.de/wetter/feuchte.html */
		{
			// const float K1	= 6.1078f;
			float td			= l_twi1_hygro_DP_100 / 100.f;
   20272:	8c 89       	ldd	r24, Y+20	; 0x14
   20274:	9d 89       	ldd	r25, Y+21	; 0x15
   20276:	09 2e       	mov	r0, r25
   20278:	00 0c       	add	r0, r0
   2027a:	aa 0b       	sbc	r26, r26
   2027c:	bb 0b       	sbc	r27, r27
   2027e:	bc 01       	movw	r22, r24
   20280:	cd 01       	movw	r24, r26
   20282:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   20286:	dc 01       	movw	r26, r24
   20288:	cb 01       	movw	r24, r22
   2028a:	20 e0       	ldi	r18, 0x00	; 0
   2028c:	30 e0       	ldi	r19, 0x00	; 0
   2028e:	48 ec       	ldi	r20, 0xC8	; 200
   20290:	52 e4       	ldi	r21, 0x42	; 66
   20292:	bc 01       	movw	r22, r24
   20294:	cd 01       	movw	r24, r26
   20296:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   2029a:	dc 01       	movw	r26, r24
   2029c:	cb 01       	movw	r24, r22
   2029e:	8e a3       	std	Y+38, r24	; 0x26
   202a0:	9f a3       	std	Y+39, r25	; 0x27
   202a2:	a8 a7       	std	Y+40, r26	; 0x28
   202a4:	b9 a7       	std	Y+41, r27	; 0x29
			float calc_b;
			float sdd_td;
			float sdd_tenv;

			/* Temperature over water or ice */
			if (temp_env >= 0.f) {
   202a6:	20 e0       	ldi	r18, 0x00	; 0
   202a8:	30 e0       	ldi	r19, 0x00	; 0
   202aa:	a9 01       	movw	r20, r18
   202ac:	6c 8d       	ldd	r22, Y+28	; 0x1c
   202ae:	7d 8d       	ldd	r23, Y+29	; 0x1d
   202b0:	8e 8d       	ldd	r24, Y+30	; 0x1e
   202b2:	9f 8d       	ldd	r25, Y+31	; 0x1f
   202b4:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   202b8:	88 23       	and	r24, r24
   202ba:	8c f0       	brlt	.+34     	; 0x202de <task_env_calc+0x212>
				/* over water */
				calc_a = 7.5f;
   202bc:	80 e0       	ldi	r24, 0x00	; 0
   202be:	90 e0       	ldi	r25, 0x00	; 0
   202c0:	a0 ef       	ldi	r26, 0xF0	; 240
   202c2:	b0 e4       	ldi	r27, 0x40	; 64
   202c4:	89 83       	std	Y+1, r24	; 0x01
   202c6:	9a 83       	std	Y+2, r25	; 0x02
   202c8:	ab 83       	std	Y+3, r26	; 0x03
   202ca:	bc 83       	std	Y+4, r27	; 0x04
				calc_b = 237.3f;
   202cc:	8d ec       	ldi	r24, 0xCD	; 205
   202ce:	9c e4       	ldi	r25, 0x4C	; 76
   202d0:	ad e6       	ldi	r26, 0x6D	; 109
   202d2:	b3 e4       	ldi	r27, 0x43	; 67
   202d4:	8d 83       	std	Y+5, r24	; 0x05
   202d6:	9e 83       	std	Y+6, r25	; 0x06
   202d8:	af 83       	std	Y+7, r26	; 0x07
   202da:	b8 87       	std	Y+8, r27	; 0x08
   202dc:	2d c0       	rjmp	.+90     	; 0x20338 <task_env_calc+0x26c>

			} else if (temp_env >= -5.f) {  // this temperature is a value given by the programmers will, only ...
   202de:	20 e0       	ldi	r18, 0x00	; 0
   202e0:	30 e0       	ldi	r19, 0x00	; 0
   202e2:	40 ea       	ldi	r20, 0xA0	; 160
   202e4:	50 ec       	ldi	r21, 0xC0	; 192
   202e6:	6c 8d       	ldd	r22, Y+28	; 0x1c
   202e8:	7d 8d       	ldd	r23, Y+29	; 0x1d
   202ea:	8e 8d       	ldd	r24, Y+30	; 0x1e
   202ec:	9f 8d       	ldd	r25, Y+31	; 0x1f
   202ee:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   202f2:	88 23       	and	r24, r24
   202f4:	8c f0       	brlt	.+34     	; 0x20318 <task_env_calc+0x24c>
				/* over water */
				calc_a = 7.6f;
   202f6:	83 e3       	ldi	r24, 0x33	; 51
   202f8:	93 e3       	ldi	r25, 0x33	; 51
   202fa:	a3 ef       	ldi	r26, 0xF3	; 243
   202fc:	b0 e4       	ldi	r27, 0x40	; 64
   202fe:	89 83       	std	Y+1, r24	; 0x01
   20300:	9a 83       	std	Y+2, r25	; 0x02
   20302:	ab 83       	std	Y+3, r26	; 0x03
   20304:	bc 83       	std	Y+4, r27	; 0x04
				calc_b = 240.7f;
   20306:	83 e3       	ldi	r24, 0x33	; 51
   20308:	93 eb       	ldi	r25, 0xB3	; 179
   2030a:	a0 e7       	ldi	r26, 0x70	; 112
   2030c:	b3 e4       	ldi	r27, 0x43	; 67
   2030e:	8d 83       	std	Y+5, r24	; 0x05
   20310:	9e 83       	std	Y+6, r25	; 0x06
   20312:	af 83       	std	Y+7, r26	; 0x07
   20314:	b8 87       	std	Y+8, r27	; 0x08
   20316:	10 c0       	rjmp	.+32     	; 0x20338 <task_env_calc+0x26c>

			} else {
				/* over ice */
				calc_a = 9.5f;
   20318:	80 e0       	ldi	r24, 0x00	; 0
   2031a:	90 e0       	ldi	r25, 0x00	; 0
   2031c:	a8 e1       	ldi	r26, 0x18	; 24
   2031e:	b1 e4       	ldi	r27, 0x41	; 65
   20320:	89 83       	std	Y+1, r24	; 0x01
   20322:	9a 83       	std	Y+2, r25	; 0x02
   20324:	ab 83       	std	Y+3, r26	; 0x03
   20326:	bc 83       	std	Y+4, r27	; 0x04
				calc_b = 265.5f;
   20328:	80 e0       	ldi	r24, 0x00	; 0
   2032a:	90 ec       	ldi	r25, 0xC0	; 192
   2032c:	a4 e8       	ldi	r26, 0x84	; 132
   2032e:	b3 e4       	ldi	r27, 0x43	; 67
   20330:	8d 83       	std	Y+5, r24	; 0x05
   20332:	9e 83       	std	Y+6, r25	; 0x06
   20334:	af 83       	std	Y+7, r26	; 0x07
   20336:	b8 87       	std	Y+8, r27	; 0x08
			}

			sdd_td				= /* K1* */ pow(10.f, (calc_a * td)			/ (calc_b + td));
   20338:	2e a1       	ldd	r18, Y+38	; 0x26
   2033a:	3f a1       	ldd	r19, Y+39	; 0x27
   2033c:	48 a5       	ldd	r20, Y+40	; 0x28
   2033e:	59 a5       	ldd	r21, Y+41	; 0x29
   20340:	69 81       	ldd	r22, Y+1	; 0x01
   20342:	7a 81       	ldd	r23, Y+2	; 0x02
   20344:	8b 81       	ldd	r24, Y+3	; 0x03
   20346:	9c 81       	ldd	r25, Y+4	; 0x04
   20348:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   2034c:	dc 01       	movw	r26, r24
   2034e:	cb 01       	movw	r24, r22
   20350:	6c 01       	movw	r12, r24
   20352:	7d 01       	movw	r14, r26
   20354:	2e a1       	ldd	r18, Y+38	; 0x26
   20356:	3f a1       	ldd	r19, Y+39	; 0x27
   20358:	48 a5       	ldd	r20, Y+40	; 0x28
   2035a:	59 a5       	ldd	r21, Y+41	; 0x29
   2035c:	6d 81       	ldd	r22, Y+5	; 0x05
   2035e:	7e 81       	ldd	r23, Y+6	; 0x06
   20360:	8f 81       	ldd	r24, Y+7	; 0x07
   20362:	98 85       	ldd	r25, Y+8	; 0x08
   20364:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   20368:	dc 01       	movw	r26, r24
   2036a:	cb 01       	movw	r24, r22
   2036c:	9c 01       	movw	r18, r24
   2036e:	ad 01       	movw	r20, r26
   20370:	c7 01       	movw	r24, r14
   20372:	b6 01       	movw	r22, r12
   20374:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   20378:	dc 01       	movw	r26, r24
   2037a:	cb 01       	movw	r24, r22
   2037c:	9c 01       	movw	r18, r24
   2037e:	ad 01       	movw	r20, r26
   20380:	60 e0       	ldi	r22, 0x00	; 0
   20382:	70 e0       	ldi	r23, 0x00	; 0
   20384:	80 e2       	ldi	r24, 0x20	; 32
   20386:	91 e4       	ldi	r25, 0x41	; 65
   20388:	0f 94 c4 28 	call	0x25188	; 0x25188 <pow>
   2038c:	dc 01       	movw	r26, r24
   2038e:	cb 01       	movw	r24, r22
   20390:	8a a7       	std	Y+42, r24	; 0x2a
   20392:	9b a7       	std	Y+43, r25	; 0x2b
   20394:	ac a7       	std	Y+44, r26	; 0x2c
   20396:	bd a7       	std	Y+45, r27	; 0x2d
			sdd_tenv			= /* K1* */ pow(10.f, (calc_a * temp_env)	/ (calc_b + temp_env));
   20398:	2c 8d       	ldd	r18, Y+28	; 0x1c
   2039a:	3d 8d       	ldd	r19, Y+29	; 0x1d
   2039c:	4e 8d       	ldd	r20, Y+30	; 0x1e
   2039e:	5f 8d       	ldd	r21, Y+31	; 0x1f
   203a0:	69 81       	ldd	r22, Y+1	; 0x01
   203a2:	7a 81       	ldd	r23, Y+2	; 0x02
   203a4:	8b 81       	ldd	r24, Y+3	; 0x03
   203a6:	9c 81       	ldd	r25, Y+4	; 0x04
   203a8:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   203ac:	dc 01       	movw	r26, r24
   203ae:	cb 01       	movw	r24, r22
   203b0:	6c 01       	movw	r12, r24
   203b2:	7d 01       	movw	r14, r26
   203b4:	2c 8d       	ldd	r18, Y+28	; 0x1c
   203b6:	3d 8d       	ldd	r19, Y+29	; 0x1d
   203b8:	4e 8d       	ldd	r20, Y+30	; 0x1e
   203ba:	5f 8d       	ldd	r21, Y+31	; 0x1f
   203bc:	6d 81       	ldd	r22, Y+5	; 0x05
   203be:	7e 81       	ldd	r23, Y+6	; 0x06
   203c0:	8f 81       	ldd	r24, Y+7	; 0x07
   203c2:	98 85       	ldd	r25, Y+8	; 0x08
   203c4:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   203c8:	dc 01       	movw	r26, r24
   203ca:	cb 01       	movw	r24, r22
   203cc:	9c 01       	movw	r18, r24
   203ce:	ad 01       	movw	r20, r26
   203d0:	c7 01       	movw	r24, r14
   203d2:	b6 01       	movw	r22, r12
   203d4:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   203d8:	dc 01       	movw	r26, r24
   203da:	cb 01       	movw	r24, r22
   203dc:	9c 01       	movw	r18, r24
   203de:	ad 01       	movw	r20, r26
   203e0:	60 e0       	ldi	r22, 0x00	; 0
   203e2:	70 e0       	ldi	r23, 0x00	; 0
   203e4:	80 e2       	ldi	r24, 0x20	; 32
   203e6:	91 e4       	ldi	r25, 0x41	; 65
   203e8:	0f 94 c4 28 	call	0x25188	; 0x25188 <pow>
   203ec:	dc 01       	movw	r26, r24
   203ee:	cb 01       	movw	r24, r22
   203f0:	8e a7       	std	Y+46, r24	; 0x2e
   203f2:	9f a7       	std	Y+47, r25	; 0x2f
   203f4:	a8 ab       	std	Y+48, r26	; 0x30
   203f6:	b9 ab       	std	Y+49, r27	; 0x31
			l_env_hygro_RH_100	= (int16_t) (0.5f + 10000.f * sdd_td / sdd_tenv);
   203f8:	20 e0       	ldi	r18, 0x00	; 0
   203fa:	30 e4       	ldi	r19, 0x40	; 64
   203fc:	4c e1       	ldi	r20, 0x1C	; 28
   203fe:	56 e4       	ldi	r21, 0x46	; 70
   20400:	6a a5       	ldd	r22, Y+42	; 0x2a
   20402:	7b a5       	ldd	r23, Y+43	; 0x2b
   20404:	8c a5       	ldd	r24, Y+44	; 0x2c
   20406:	9d a5       	ldd	r25, Y+45	; 0x2d
   20408:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   2040c:	dc 01       	movw	r26, r24
   2040e:	cb 01       	movw	r24, r22
   20410:	2e a5       	ldd	r18, Y+46	; 0x2e
   20412:	3f a5       	ldd	r19, Y+47	; 0x2f
   20414:	48 a9       	ldd	r20, Y+48	; 0x30
   20416:	59 a9       	ldd	r21, Y+49	; 0x31
   20418:	bc 01       	movw	r22, r24
   2041a:	cd 01       	movw	r24, r26
   2041c:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   20420:	dc 01       	movw	r26, r24
   20422:	cb 01       	movw	r24, r22
   20424:	20 e0       	ldi	r18, 0x00	; 0
   20426:	30 e0       	ldi	r19, 0x00	; 0
   20428:	40 e0       	ldi	r20, 0x00	; 0
   2042a:	5f e3       	ldi	r21, 0x3F	; 63
   2042c:	bc 01       	movw	r22, r24
   2042e:	cd 01       	movw	r24, r26
   20430:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   20434:	dc 01       	movw	r26, r24
   20436:	cb 01       	movw	r24, r22
   20438:	bc 01       	movw	r22, r24
   2043a:	cd 01       	movw	r24, r26
   2043c:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   20440:	dc 01       	movw	r26, r24
   20442:	cb 01       	movw	r24, r22
   20444:	8a ab       	std	Y+50, r24	; 0x32
   20446:	9b ab       	std	Y+51, r25	; 0x33
		}

		/* Pushing global data */
		flags = cpu_irq_save();
   20448:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   2044c:	8d 87       	std	Y+13, r24	; 0x0d
		g_env_temp_deg_100	= l_env_temp_deg_100;
   2044e:	8c a1       	ldd	r24, Y+36	; 0x24
   20450:	9d a1       	ldd	r25, Y+37	; 0x25
   20452:	80 93 1a 29 	sts	0x291A, r24	; 0x80291a <g_env_temp_deg_100>
   20456:	90 93 1b 29 	sts	0x291B, r25	; 0x80291b <g_env_temp_deg_100+0x1>
		g_env_hygro_RH_100	= l_env_hygro_RH_100;
   2045a:	8a a9       	ldd	r24, Y+50	; 0x32
   2045c:	9b a9       	ldd	r25, Y+51	; 0x33
   2045e:	80 93 1c 29 	sts	0x291C, r24	; 0x80291c <g_env_hygro_RH_100>
   20462:	90 93 1d 29 	sts	0x291D, r25	; 0x80291d <g_env_hygro_RH_100+0x1>
		cpu_irq_restore(flags);
   20466:	8d 85       	ldd	r24, Y+13	; 0x0d
   20468:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

		s_last = now;
   2046c:	89 85       	ldd	r24, Y+9	; 0x09
   2046e:	9a 85       	ldd	r25, Y+10	; 0x0a
   20470:	ab 85       	ldd	r26, Y+11	; 0x0b
   20472:	bc 85       	ldd	r27, Y+12	; 0x0c
   20474:	80 93 f9 2b 	sts	0x2BF9, r24	; 0x802bf9 <s_last.8744>
   20478:	90 93 fa 2b 	sts	0x2BFA, r25	; 0x802bfa <s_last.8744+0x1>
   2047c:	a0 93 fb 2b 	sts	0x2BFB, r26	; 0x802bfb <s_last.8744+0x2>
   20480:	b0 93 fc 2b 	sts	0x2BFC, r27	; 0x802bfc <s_last.8744+0x3>
	}
}
   20484:	00 00       	nop
   20486:	e3 96       	adiw	r28, 0x33	; 51
   20488:	cd bf       	out	0x3d, r28	; 61
   2048a:	de bf       	out	0x3e, r29	; 62
   2048c:	df 91       	pop	r29
   2048e:	cf 91       	pop	r28
   20490:	ff 90       	pop	r15
   20492:	ef 90       	pop	r14
   20494:	df 90       	pop	r13
   20496:	cf 90       	pop	r12
   20498:	08 95       	ret

0002049a <task_main_aprs>:

static void task_main_aprs(void)
{
   2049a:	2f 92       	push	r2
   2049c:	3f 92       	push	r3
   2049e:	4f 92       	push	r4
   204a0:	5f 92       	push	r5
   204a2:	6f 92       	push	r6
   204a4:	7f 92       	push	r7
   204a6:	8f 92       	push	r8
   204a8:	9f 92       	push	r9
   204aa:	af 92       	push	r10
   204ac:	bf 92       	push	r11
   204ae:	cf 92       	push	r12
   204b0:	df 92       	push	r13
   204b2:	ef 92       	push	r14
   204b4:	ff 92       	push	r15
   204b6:	0f 93       	push	r16
   204b8:	1f 93       	push	r17
   204ba:	cf 93       	push	r28
   204bc:	df 93       	push	r29
   204be:	cd b7       	in	r28, 0x3d	; 61
   204c0:	de b7       	in	r29, 0x3e	; 62
   204c2:	c2 5e       	subi	r28, 0xE2	; 226
   204c4:	d1 09       	sbc	r29, r1
   204c6:	cd bf       	out	0x3d, r28	; 61
   204c8:	de bf       	out	0x3e, r29	; 62
	static uint32_t				s_now_sec					= 0UL;
	static bool					s_lock						= false;
	uint32_t					l_now_sec					= tcc1_get_time() >> 10;
   204ca:	0e 94 4f f5 	call	0x1ea9e	; 0x1ea9e <tcc1_get_time>
   204ce:	dc 01       	movw	r26, r24
   204d0:	cb 01       	movw	r24, r22
   204d2:	07 2e       	mov	r0, r23
   204d4:	7a e0       	ldi	r23, 0x0A	; 10
   204d6:	b6 95       	lsr	r27
   204d8:	a7 95       	ror	r26
   204da:	97 95       	ror	r25
   204dc:	87 95       	ror	r24
   204de:	7a 95       	dec	r23
   204e0:	d1 f7       	brne	.-12     	; 0x204d6 <task_main_aprs+0x3c>
   204e2:	70 2d       	mov	r23, r0
   204e4:	8e 8f       	std	Y+30, r24	; 0x1e
   204e6:	9f 8f       	std	Y+31, r25	; 0x1f
   204e8:	a8 a3       	std	Y+32, r26	; 0x20
   204ea:	b9 a3       	std	Y+33, r27	; 0x21
	uint64_t					l_aprs_alert_last;
	APRS_ALERT_FSM_STATE_ENUM_t	l_aprs_alert_fsm_state;
	APRS_ALERT_REASON_ENUM_t	l_aprs_alert_reason;
	irqflags_t					flags;
	char						l_msg_buf[C_TX_BUF_SIZE];
	int							l_msg_buf_len				= 0;
   204ec:	1b 8e       	std	Y+27, r1	; 0x1b
   204ee:	1c 8e       	std	Y+28, r1	; 0x1c
	char						l_mark						= ' ';
   204f0:	80 e2       	ldi	r24, 0x20	; 32
   204f2:	8d 8f       	std	Y+29, r24	; 0x1d


	/* Once a second to be processed - do not send when APRS is disabled nor GPS ready */
	if (s_lock || (s_now_sec == l_now_sec) || !g_gsm_enable || !g_gsm_aprs_enable || !g_gns_fix_status) {
   204f4:	80 91 fd 2b 	lds	r24, 0x2BFD	; 0x802bfd <s_lock.8765>
   204f8:	88 23       	and	r24, r24
   204fa:	11 f0       	breq	.+4      	; 0x20500 <task_main_aprs+0x66>
   204fc:	0d 94 4a 0d 	jmp	0x21a94	; 0x21a94 <task_main_aprs+0x15fa>
   20500:	20 91 fe 2b 	lds	r18, 0x2BFE	; 0x802bfe <s_now_sec.8764>
   20504:	30 91 ff 2b 	lds	r19, 0x2BFF	; 0x802bff <s_now_sec.8764+0x1>
   20508:	40 91 00 2c 	lds	r20, 0x2C00	; 0x802c00 <s_now_sec.8764+0x2>
   2050c:	50 91 01 2c 	lds	r21, 0x2C01	; 0x802c01 <s_now_sec.8764+0x3>
   20510:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20512:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20514:	a8 a1       	ldd	r26, Y+32	; 0x20
   20516:	b9 a1       	ldd	r27, Y+33	; 0x21
   20518:	28 17       	cp	r18, r24
   2051a:	39 07       	cpc	r19, r25
   2051c:	4a 07       	cpc	r20, r26
   2051e:	5b 07       	cpc	r21, r27
   20520:	11 f4       	brne	.+4      	; 0x20526 <task_main_aprs+0x8c>
   20522:	0d 94 4a 0d 	jmp	0x21a94	; 0x21a94 <task_main_aprs+0x15fa>
   20526:	90 91 f4 27 	lds	r25, 0x27F4	; 0x8027f4 <g_gsm_enable>
   2052a:	81 e0       	ldi	r24, 0x01	; 1
   2052c:	89 27       	eor	r24, r25
   2052e:	88 23       	and	r24, r24
   20530:	11 f0       	breq	.+4      	; 0x20536 <task_main_aprs+0x9c>
   20532:	0d 94 4a 0d 	jmp	0x21a94	; 0x21a94 <task_main_aprs+0x15fa>
   20536:	90 91 f5 27 	lds	r25, 0x27F5	; 0x8027f5 <g_gsm_aprs_enable>
   2053a:	81 e0       	ldi	r24, 0x01	; 1
   2053c:	89 27       	eor	r24, r25
   2053e:	88 23       	and	r24, r24
   20540:	11 f0       	breq	.+4      	; 0x20546 <task_main_aprs+0xac>
   20542:	0d 94 4a 0d 	jmp	0x21a94	; 0x21a94 <task_main_aprs+0x15fa>
   20546:	80 91 8b 24 	lds	r24, 0x248B	; 0x80248b <g_gns_fix_status>
   2054a:	88 23       	and	r24, r24
   2054c:	11 f4       	brne	.+4      	; 0x20552 <task_main_aprs+0xb8>
   2054e:	0d 94 4a 0d 	jmp	0x21a94	; 0x21a94 <task_main_aprs+0x15fa>
		return;
	}

	/* Single thread lock */
	s_lock = true;
   20552:	81 e0       	ldi	r24, 0x01	; 1
   20554:	80 93 fd 2b 	sts	0x2BFD, r24	; 0x802bfd <s_lock.8765>

	/* Store new second */
	s_now_sec = l_now_sec;
   20558:	8e 8d       	ldd	r24, Y+30	; 0x1e
   2055a:	9f 8d       	ldd	r25, Y+31	; 0x1f
   2055c:	a8 a1       	ldd	r26, Y+32	; 0x20
   2055e:	b9 a1       	ldd	r27, Y+33	; 0x21
   20560:	80 93 fe 2b 	sts	0x2BFE, r24	; 0x802bfe <s_now_sec.8764>
   20564:	90 93 ff 2b 	sts	0x2BFF, r25	; 0x802bff <s_now_sec.8764+0x1>
   20568:	a0 93 00 2c 	sts	0x2C00, r26	; 0x802c00 <s_now_sec.8764+0x2>
   2056c:	b0 93 01 2c 	sts	0x2C01, r27	; 0x802c01 <s_now_sec.8764+0x3>

	/* Get a copy from the global variables */
	{
		flags = cpu_irq_save();
   20570:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   20574:	8a a3       	std	Y+34, r24	; 0x22
		l_boot_time_ts			= g_boot_time_ts;
   20576:	80 91 64 24 	lds	r24, 0x2464	; 0x802464 <g_boot_time_ts>
   2057a:	90 91 65 24 	lds	r25, 0x2465	; 0x802465 <g_boot_time_ts+0x1>
   2057e:	a0 91 66 24 	lds	r26, 0x2466	; 0x802466 <g_boot_time_ts+0x2>
   20582:	b0 91 67 24 	lds	r27, 0x2467	; 0x802467 <g_boot_time_ts+0x3>
   20586:	8b a3       	std	Y+35, r24	; 0x23
   20588:	9c a3       	std	Y+36, r25	; 0x24
   2058a:	ad a3       	std	Y+37, r26	; 0x25
   2058c:	be a3       	std	Y+38, r27	; 0x26
		l_aprs_alert_last		= g_aprs_alert_last;
   2058e:	80 91 35 25 	lds	r24, 0x2535	; 0x802535 <g_aprs_alert_last>
   20592:	89 8b       	std	Y+17, r24	; 0x11
   20594:	80 91 36 25 	lds	r24, 0x2536	; 0x802536 <g_aprs_alert_last+0x1>
   20598:	8a 8b       	std	Y+18, r24	; 0x12
   2059a:	80 91 37 25 	lds	r24, 0x2537	; 0x802537 <g_aprs_alert_last+0x2>
   2059e:	8b 8b       	std	Y+19, r24	; 0x13
   205a0:	80 91 38 25 	lds	r24, 0x2538	; 0x802538 <g_aprs_alert_last+0x3>
   205a4:	8c 8b       	std	Y+20, r24	; 0x14
   205a6:	80 91 39 25 	lds	r24, 0x2539	; 0x802539 <g_aprs_alert_last+0x4>
   205aa:	8d 8b       	std	Y+21, r24	; 0x15
   205ac:	80 91 3a 25 	lds	r24, 0x253A	; 0x80253a <g_aprs_alert_last+0x5>
   205b0:	8e 8b       	std	Y+22, r24	; 0x16
   205b2:	80 91 3b 25 	lds	r24, 0x253B	; 0x80253b <g_aprs_alert_last+0x6>
   205b6:	8f 8b       	std	Y+23, r24	; 0x17
   205b8:	80 91 3c 25 	lds	r24, 0x253C	; 0x80253c <g_aprs_alert_last+0x7>
   205bc:	88 8f       	std	Y+24, r24	; 0x18
		l_aprs_alert_fsm_state	= g_aprs_alert_fsm_state;
   205be:	80 91 3d 25 	lds	r24, 0x253D	; 0x80253d <g_aprs_alert_fsm_state>
   205c2:	89 8f       	std	Y+25, r24	; 0x19
		l_aprs_alert_reason		= g_aprs_alert_reason;
   205c4:	80 91 3e 25 	lds	r24, 0x253E	; 0x80253e <g_aprs_alert_reason>
   205c8:	8a 8f       	std	Y+26, r24	; 0x1a
		cpu_irq_restore(flags);
   205ca:	8a a1       	ldd	r24, Y+34	; 0x22
   205cc:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
	}

	/* GNSS has to set the clock first */
	if (!l_boot_time_ts) {
   205d0:	8b a1       	ldd	r24, Y+35	; 0x23
   205d2:	9c a1       	ldd	r25, Y+36	; 0x24
   205d4:	ad a1       	ldd	r26, Y+37	; 0x25
   205d6:	be a1       	ldd	r27, Y+38	; 0x26
   205d8:	89 2b       	or	r24, r25
   205da:	8a 2b       	or	r24, r26
   205dc:	8b 2b       	or	r24, r27
   205de:	21 f4       	brne	.+8      	; 0x205e8 <task_main_aprs+0x14e>
		/* Single thread finished */
		s_lock = false;
   205e0:	10 92 fd 2b 	sts	0x2BFD, r1	; 0x802bfd <s_lock.8765>
		return;
   205e4:	0d 94 4b 0d 	jmp	0x21a96	; 0x21a96 <task_main_aprs+0x15fc>
	}

	do {
		/* Check for sensor and time boundaries */
		if (l_aprs_alert_fsm_state == APRS_ALERT_FSM_STATE__NOOP) {
   205e8:	89 8d       	ldd	r24, Y+25	; 0x19
   205ea:	88 23       	and	r24, r24
   205ec:	09 f0       	breq	.+2      	; 0x205f0 <task_main_aprs+0x156>
   205ee:	e6 c1       	rjmp	.+972    	; 0x209bc <task_main_aprs+0x522>
			/* APRS messaging started */
			if (g_gsm_ring &&
   205f0:	80 91 0e 28 	lds	r24, 0x280E	; 0x80280e <g_gsm_ring>
   205f4:	88 23       	and	r24, r24
   205f6:	a9 f1       	breq	.+106    	; 0x20662 <task_main_aprs+0x1c8>
				((l_aprs_alert_last + C_APRS_ALERT_REQ_HOLDOFF_SEC) <= l_now_sec)) {
   205f8:	29 89       	ldd	r18, Y+17	; 0x11
   205fa:	3a 89       	ldd	r19, Y+18	; 0x12
   205fc:	4b 89       	ldd	r20, Y+19	; 0x13
   205fe:	5c 89       	ldd	r21, Y+20	; 0x14
   20600:	6d 89       	ldd	r22, Y+21	; 0x15
   20602:	7e 89       	ldd	r23, Y+22	; 0x16
   20604:	8f 89       	ldd	r24, Y+23	; 0x17
   20606:	98 8d       	ldd	r25, Y+24	; 0x18
   20608:	ac e3       	ldi	r26, 0x3C	; 60
   2060a:	0f 94 b8 2f 	call	0x25f70	; 0x25f70 <__adddi3_s8>
   2060e:	a2 2e       	mov	r10, r18
   20610:	b3 2e       	mov	r11, r19
   20612:	c4 2e       	mov	r12, r20
   20614:	d5 2e       	mov	r13, r21
   20616:	e6 2e       	mov	r14, r22
   20618:	f7 2e       	mov	r15, r23
   2061a:	08 2f       	mov	r16, r24
   2061c:	19 2f       	mov	r17, r25
   2061e:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20620:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20622:	a8 a1       	ldd	r26, Y+32	; 0x20
   20624:	b9 a1       	ldd	r27, Y+33	; 0x21
   20626:	1c 01       	movw	r2, r24
   20628:	2d 01       	movw	r4, r26
   2062a:	61 2c       	mov	r6, r1
   2062c:	71 2c       	mov	r7, r1
   2062e:	43 01       	movw	r8, r6

	do {
		/* Check for sensor and time boundaries */
		if (l_aprs_alert_fsm_state == APRS_ALERT_FSM_STATE__NOOP) {
			/* APRS messaging started */
			if (g_gsm_ring &&
   20630:	2a 2d       	mov	r18, r10
   20632:	3b 2d       	mov	r19, r11
   20634:	4c 2d       	mov	r20, r12
   20636:	5d 2d       	mov	r21, r13
   20638:	6e 2d       	mov	r22, r14
   2063a:	7f 2d       	mov	r23, r15
   2063c:	80 2f       	mov	r24, r16
   2063e:	91 2f       	mov	r25, r17
   20640:	a2 2c       	mov	r10, r2
   20642:	b3 2c       	mov	r11, r3
   20644:	c4 2c       	mov	r12, r4
   20646:	d5 2c       	mov	r13, r5
   20648:	e6 2c       	mov	r14, r6
   2064a:	f7 2c       	mov	r15, r7
   2064c:	08 2d       	mov	r16, r8
   2064e:	19 2d       	mov	r17, r9
   20650:	0f 94 cd 2f 	call	0x25f9a	; 0x25f9a <__cmpdi2>
   20654:	09 f0       	breq	.+2      	; 0x20658 <task_main_aprs+0x1be>
   20656:	28 f4       	brcc	.+10     	; 0x20662 <task_main_aprs+0x1c8>
				((l_aprs_alert_last + C_APRS_ALERT_REQ_HOLDOFF_SEC) <= l_now_sec)) {
				g_gsm_ring = false;
   20658:	10 92 0e 28 	sts	0x280E, r1	; 0x80280e <g_gsm_ring>
				l_aprs_alert_reason		= APRS_ALERT_REASON__REQUEST;
   2065c:	86 e0       	ldi	r24, 0x06	; 6
   2065e:	8a 8f       	std	Y+26, r24	; 0x1a
   20660:	18 c1       	rjmp	.+560    	; 0x20892 <task_main_aprs+0x3f8>

			} else if ((l_aprs_alert_last + C_APRS_ALERT_TIME_SEC) <= l_now_sec) {
   20662:	29 89       	ldd	r18, Y+17	; 0x11
   20664:	3a 89       	ldd	r19, Y+18	; 0x12
   20666:	4b 89       	ldd	r20, Y+19	; 0x13
   20668:	5c 89       	ldd	r21, Y+20	; 0x14
   2066a:	6d 89       	ldd	r22, Y+21	; 0x15
   2066c:	7e 89       	ldd	r23, Y+22	; 0x16
   2066e:	8f 89       	ldd	r24, Y+23	; 0x17
   20670:	98 8d       	ldd	r25, Y+24	; 0x18
   20672:	2c 57       	subi	r18, 0x7C	; 124
   20674:	3c 4f       	sbci	r19, 0xFC	; 252
   20676:	4f 4f       	sbci	r20, 0xFF	; 255
   20678:	5f 4f       	sbci	r21, 0xFF	; 255
   2067a:	6f 4f       	sbci	r22, 0xFF	; 255
   2067c:	7f 4f       	sbci	r23, 0xFF	; 255
   2067e:	8f 4f       	sbci	r24, 0xFF	; 255
   20680:	9f 4f       	sbci	r25, 0xFF	; 255
   20682:	a2 2e       	mov	r10, r18
   20684:	b3 2e       	mov	r11, r19
   20686:	c4 2e       	mov	r12, r20
   20688:	d5 2e       	mov	r13, r21
   2068a:	e6 2e       	mov	r14, r22
   2068c:	f7 2e       	mov	r15, r23
   2068e:	08 2f       	mov	r16, r24
   20690:	19 2f       	mov	r17, r25
   20692:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20694:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20696:	a8 a1       	ldd	r26, Y+32	; 0x20
   20698:	b9 a1       	ldd	r27, Y+33	; 0x21
   2069a:	1c 01       	movw	r2, r24
   2069c:	2d 01       	movw	r4, r26
   2069e:	61 2c       	mov	r6, r1
   206a0:	71 2c       	mov	r7, r1
   206a2:	43 01       	movw	r8, r6
   206a4:	2a 2d       	mov	r18, r10
   206a6:	3b 2d       	mov	r19, r11
   206a8:	4c 2d       	mov	r20, r12
   206aa:	5d 2d       	mov	r21, r13
   206ac:	6e 2d       	mov	r22, r14
   206ae:	7f 2d       	mov	r23, r15
   206b0:	80 2f       	mov	r24, r16
   206b2:	91 2f       	mov	r25, r17
   206b4:	a2 2c       	mov	r10, r2
   206b6:	b3 2c       	mov	r11, r3
   206b8:	c4 2c       	mov	r12, r4
   206ba:	d5 2c       	mov	r13, r5
   206bc:	e6 2c       	mov	r14, r6
   206be:	f7 2c       	mov	r15, r7
   206c0:	08 2d       	mov	r16, r8
   206c2:	19 2d       	mov	r17, r9
   206c4:	0f 94 cd 2f 	call	0x25f9a	; 0x25f9a <__cmpdi2>
   206c8:	09 f0       	breq	.+2      	; 0x206cc <task_main_aprs+0x232>
   206ca:	18 f4       	brcc	.+6      	; 0x206d2 <task_main_aprs+0x238>
				l_aprs_alert_reason		= APRS_ALERT_REASON__TIME;
   206cc:	81 e0       	ldi	r24, 0x01	; 1
   206ce:	8a 8f       	std	Y+26, r24	; 0x1a
   206d0:	e0 c0       	rjmp	.+448    	; 0x20892 <task_main_aprs+0x3f8>

			} else if ((aprs_pos_delta_m() > C_APRS_ALERT_POS_DELTA_M) &&
   206d2:	0e 94 62 e7 	call	0x1cec4	; 0x1cec4 <aprs_pos_delta_m>
   206d6:	85 3c       	cpi	r24, 0xC5	; 197
   206d8:	99 40       	sbci	r25, 0x09	; 9
   206da:	a8 f1       	brcs	.+106    	; 0x20746 <task_main_aprs+0x2ac>
				((l_aprs_alert_last + C_APRS_ALERT_POS_HOLDOFF_SEC) <= l_now_sec)) {
   206dc:	29 89       	ldd	r18, Y+17	; 0x11
   206de:	3a 89       	ldd	r19, Y+18	; 0x12
   206e0:	4b 89       	ldd	r20, Y+19	; 0x13
   206e2:	5c 89       	ldd	r21, Y+20	; 0x14
   206e4:	6d 89       	ldd	r22, Y+21	; 0x15
   206e6:	7e 89       	ldd	r23, Y+22	; 0x16
   206e8:	8f 89       	ldd	r24, Y+23	; 0x17
   206ea:	98 8d       	ldd	r25, Y+24	; 0x18
   206ec:	a0 e4       	ldi	r26, 0x40	; 64
   206ee:	0f 94 b8 2f 	call	0x25f70	; 0x25f70 <__adddi3_s8>
   206f2:	a2 2e       	mov	r10, r18
   206f4:	b3 2e       	mov	r11, r19
   206f6:	c4 2e       	mov	r12, r20
   206f8:	d5 2e       	mov	r13, r21
   206fa:	e6 2e       	mov	r14, r22
   206fc:	f7 2e       	mov	r15, r23
   206fe:	08 2f       	mov	r16, r24
   20700:	19 2f       	mov	r17, r25
   20702:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20704:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20706:	a8 a1       	ldd	r26, Y+32	; 0x20
   20708:	b9 a1       	ldd	r27, Y+33	; 0x21
   2070a:	1c 01       	movw	r2, r24
   2070c:	2d 01       	movw	r4, r26
   2070e:	61 2c       	mov	r6, r1
   20710:	71 2c       	mov	r7, r1
   20712:	43 01       	movw	r8, r6
				l_aprs_alert_reason		= APRS_ALERT_REASON__REQUEST;

			} else if ((l_aprs_alert_last + C_APRS_ALERT_TIME_SEC) <= l_now_sec) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__TIME;

			} else if ((aprs_pos_delta_m() > C_APRS_ALERT_POS_DELTA_M) &&
   20714:	2a 2d       	mov	r18, r10
   20716:	3b 2d       	mov	r19, r11
   20718:	4c 2d       	mov	r20, r12
   2071a:	5d 2d       	mov	r21, r13
   2071c:	6e 2d       	mov	r22, r14
   2071e:	7f 2d       	mov	r23, r15
   20720:	80 2f       	mov	r24, r16
   20722:	91 2f       	mov	r25, r17
   20724:	a2 2c       	mov	r10, r2
   20726:	b3 2c       	mov	r11, r3
   20728:	c4 2c       	mov	r12, r4
   2072a:	d5 2c       	mov	r13, r5
   2072c:	e6 2c       	mov	r14, r6
   2072e:	f7 2c       	mov	r15, r7
   20730:	08 2d       	mov	r16, r8
   20732:	19 2d       	mov	r17, r9
   20734:	0f 94 cd 2f 	call	0x25f9a	; 0x25f9a <__cmpdi2>
   20738:	09 f0       	breq	.+2      	; 0x2073c <task_main_aprs+0x2a2>
   2073a:	28 f4       	brcc	.+10     	; 0x20746 <task_main_aprs+0x2ac>
				((l_aprs_alert_last + C_APRS_ALERT_POS_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__POSITION;
   2073c:	82 e0       	ldi	r24, 0x02	; 2
   2073e:	8a 8f       	std	Y+26, r24	; 0x1a
				aprs_pos_anchor();
   20740:	0e 94 9b e8 	call	0x1d136	; 0x1d136 <aprs_pos_anchor>
   20744:	a6 c0       	rjmp	.+332    	; 0x20892 <task_main_aprs+0x3f8>

			} else if ((aprs_gyro_total_dps_1000() > C_APRS_ALERT_GYRO_DPS_1000) &&
   20746:	0e 94 cb e8 	call	0x1d196	; 0x1d196 <aprs_gyro_total_dps_1000>
   2074a:	85 3c       	cpi	r24, 0xC5	; 197
   2074c:	99 40       	sbci	r25, 0x09	; 9
   2074e:	98 f1       	brcs	.+102    	; 0x207b6 <task_main_aprs+0x31c>
				((l_aprs_alert_last + C_APRS_ALERT_GYRO_HOLDOFF_SEC) <= l_now_sec)) {
   20750:	29 89       	ldd	r18, Y+17	; 0x11
   20752:	3a 89       	ldd	r19, Y+18	; 0x12
   20754:	4b 89       	ldd	r20, Y+19	; 0x13
   20756:	5c 89       	ldd	r21, Y+20	; 0x14
   20758:	6d 89       	ldd	r22, Y+21	; 0x15
   2075a:	7e 89       	ldd	r23, Y+22	; 0x16
   2075c:	8f 89       	ldd	r24, Y+23	; 0x17
   2075e:	98 8d       	ldd	r25, Y+24	; 0x18
   20760:	ad e3       	ldi	r26, 0x3D	; 61
   20762:	0f 94 b8 2f 	call	0x25f70	; 0x25f70 <__adddi3_s8>
   20766:	a2 2e       	mov	r10, r18
   20768:	b3 2e       	mov	r11, r19
   2076a:	c4 2e       	mov	r12, r20
   2076c:	d5 2e       	mov	r13, r21
   2076e:	e6 2e       	mov	r14, r22
   20770:	f7 2e       	mov	r15, r23
   20772:	08 2f       	mov	r16, r24
   20774:	19 2f       	mov	r17, r25
   20776:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20778:	9f 8d       	ldd	r25, Y+31	; 0x1f
   2077a:	a8 a1       	ldd	r26, Y+32	; 0x20
   2077c:	b9 a1       	ldd	r27, Y+33	; 0x21
   2077e:	1c 01       	movw	r2, r24
   20780:	2d 01       	movw	r4, r26
   20782:	61 2c       	mov	r6, r1
   20784:	71 2c       	mov	r7, r1
   20786:	43 01       	movw	r8, r6
			} else if ((aprs_pos_delta_m() > C_APRS_ALERT_POS_DELTA_M) &&
				((l_aprs_alert_last + C_APRS_ALERT_POS_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__POSITION;
				aprs_pos_anchor();

			} else if ((aprs_gyro_total_dps_1000() > C_APRS_ALERT_GYRO_DPS_1000) &&
   20788:	2a 2d       	mov	r18, r10
   2078a:	3b 2d       	mov	r19, r11
   2078c:	4c 2d       	mov	r20, r12
   2078e:	5d 2d       	mov	r21, r13
   20790:	6e 2d       	mov	r22, r14
   20792:	7f 2d       	mov	r23, r15
   20794:	80 2f       	mov	r24, r16
   20796:	91 2f       	mov	r25, r17
   20798:	a2 2c       	mov	r10, r2
   2079a:	b3 2c       	mov	r11, r3
   2079c:	c4 2c       	mov	r12, r4
   2079e:	d5 2c       	mov	r13, r5
   207a0:	e6 2c       	mov	r14, r6
   207a2:	f7 2c       	mov	r15, r7
   207a4:	08 2d       	mov	r16, r8
   207a6:	19 2d       	mov	r17, r9
   207a8:	0f 94 cd 2f 	call	0x25f9a	; 0x25f9a <__cmpdi2>
   207ac:	09 f0       	breq	.+2      	; 0x207b0 <task_main_aprs+0x316>
   207ae:	18 f4       	brcc	.+6      	; 0x207b6 <task_main_aprs+0x31c>
				((l_aprs_alert_last + C_APRS_ALERT_GYRO_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__GYRO;
   207b0:	83 e0       	ldi	r24, 0x03	; 3
   207b2:	8a 8f       	std	Y+26, r24	; 0x1a
   207b4:	6e c0       	rjmp	.+220    	; 0x20892 <task_main_aprs+0x3f8>

			} else if ((aprs_accel_xy_delta_g_1000() > C_APRS_ALERT_ACCEL_G_1000) &&
   207b6:	0e 94 76 e9 	call	0x1d2ec	; 0x1d2ec <aprs_accel_xy_delta_g_1000>
   207ba:	0b 97       	sbiw	r24, 0x0b	; 11
   207bc:	98 f1       	brcs	.+102    	; 0x20824 <task_main_aprs+0x38a>
				((l_aprs_alert_last + C_APRS_ALERT_ACCEL_HOLDOFF_SEC) <= l_now_sec)) {
   207be:	29 89       	ldd	r18, Y+17	; 0x11
   207c0:	3a 89       	ldd	r19, Y+18	; 0x12
   207c2:	4b 89       	ldd	r20, Y+19	; 0x13
   207c4:	5c 89       	ldd	r21, Y+20	; 0x14
   207c6:	6d 89       	ldd	r22, Y+21	; 0x15
   207c8:	7e 89       	ldd	r23, Y+22	; 0x16
   207ca:	8f 89       	ldd	r24, Y+23	; 0x17
   207cc:	98 8d       	ldd	r25, Y+24	; 0x18
   207ce:	af e3       	ldi	r26, 0x3F	; 63
   207d0:	0f 94 b8 2f 	call	0x25f70	; 0x25f70 <__adddi3_s8>
   207d4:	a2 2e       	mov	r10, r18
   207d6:	b3 2e       	mov	r11, r19
   207d8:	c4 2e       	mov	r12, r20
   207da:	d5 2e       	mov	r13, r21
   207dc:	e6 2e       	mov	r14, r22
   207de:	f7 2e       	mov	r15, r23
   207e0:	08 2f       	mov	r16, r24
   207e2:	19 2f       	mov	r17, r25
   207e4:	8e 8d       	ldd	r24, Y+30	; 0x1e
   207e6:	9f 8d       	ldd	r25, Y+31	; 0x1f
   207e8:	a8 a1       	ldd	r26, Y+32	; 0x20
   207ea:	b9 a1       	ldd	r27, Y+33	; 0x21
   207ec:	1c 01       	movw	r2, r24
   207ee:	2d 01       	movw	r4, r26
   207f0:	61 2c       	mov	r6, r1
   207f2:	71 2c       	mov	r7, r1
   207f4:	43 01       	movw	r8, r6

			} else if ((aprs_gyro_total_dps_1000() > C_APRS_ALERT_GYRO_DPS_1000) &&
				((l_aprs_alert_last + C_APRS_ALERT_GYRO_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__GYRO;

			} else if ((aprs_accel_xy_delta_g_1000() > C_APRS_ALERT_ACCEL_G_1000) &&
   207f6:	2a 2d       	mov	r18, r10
   207f8:	3b 2d       	mov	r19, r11
   207fa:	4c 2d       	mov	r20, r12
   207fc:	5d 2d       	mov	r21, r13
   207fe:	6e 2d       	mov	r22, r14
   20800:	7f 2d       	mov	r23, r15
   20802:	80 2f       	mov	r24, r16
   20804:	91 2f       	mov	r25, r17
   20806:	a2 2c       	mov	r10, r2
   20808:	b3 2c       	mov	r11, r3
   2080a:	c4 2c       	mov	r12, r4
   2080c:	d5 2c       	mov	r13, r5
   2080e:	e6 2c       	mov	r14, r6
   20810:	f7 2c       	mov	r15, r7
   20812:	08 2d       	mov	r16, r8
   20814:	19 2d       	mov	r17, r9
   20816:	0f 94 cd 2f 	call	0x25f9a	; 0x25f9a <__cmpdi2>
   2081a:	09 f0       	breq	.+2      	; 0x2081e <task_main_aprs+0x384>
   2081c:	18 f4       	brcc	.+6      	; 0x20824 <task_main_aprs+0x38a>
				((l_aprs_alert_last + C_APRS_ALERT_ACCEL_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__ACCEL;
   2081e:	84 e0       	ldi	r24, 0x04	; 4
   20820:	8a 8f       	std	Y+26, r24	; 0x1a
   20822:	37 c0       	rjmp	.+110    	; 0x20892 <task_main_aprs+0x3f8>

			} else if ((aprs_mag_delta_nT() > C_APRS_ALERT_MAG_DELTA_NT) &&
   20824:	0e 94 8f ea 	call	0x1d51e	; 0x1d51e <aprs_mag_delta_nT>
   20828:	85 36       	cpi	r24, 0x65	; 101
   2082a:	99 41       	sbci	r25, 0x19	; 25
   2082c:	90 f1       	brcs	.+100    	; 0x20892 <task_main_aprs+0x3f8>
				((l_aprs_alert_last + C_APRS_ALERT_MAG_HOLDOFF_SEC) <= l_now_sec)) {
   2082e:	29 89       	ldd	r18, Y+17	; 0x11
   20830:	3a 89       	ldd	r19, Y+18	; 0x12
   20832:	4b 89       	ldd	r20, Y+19	; 0x13
   20834:	5c 89       	ldd	r21, Y+20	; 0x14
   20836:	6d 89       	ldd	r22, Y+21	; 0x15
   20838:	7e 89       	ldd	r23, Y+22	; 0x16
   2083a:	8f 89       	ldd	r24, Y+23	; 0x17
   2083c:	98 8d       	ldd	r25, Y+24	; 0x18
   2083e:	ae e3       	ldi	r26, 0x3E	; 62
   20840:	0f 94 b8 2f 	call	0x25f70	; 0x25f70 <__adddi3_s8>
   20844:	a2 2e       	mov	r10, r18
   20846:	b3 2e       	mov	r11, r19
   20848:	c4 2e       	mov	r12, r20
   2084a:	d5 2e       	mov	r13, r21
   2084c:	e6 2e       	mov	r14, r22
   2084e:	f7 2e       	mov	r15, r23
   20850:	08 2f       	mov	r16, r24
   20852:	19 2f       	mov	r17, r25
   20854:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20856:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20858:	a8 a1       	ldd	r26, Y+32	; 0x20
   2085a:	b9 a1       	ldd	r27, Y+33	; 0x21
   2085c:	1c 01       	movw	r2, r24
   2085e:	2d 01       	movw	r4, r26
   20860:	61 2c       	mov	r6, r1
   20862:	71 2c       	mov	r7, r1
   20864:	43 01       	movw	r8, r6

			} else if ((aprs_accel_xy_delta_g_1000() > C_APRS_ALERT_ACCEL_G_1000) &&
				((l_aprs_alert_last + C_APRS_ALERT_ACCEL_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__ACCEL;

			} else if ((aprs_mag_delta_nT() > C_APRS_ALERT_MAG_DELTA_NT) &&
   20866:	2a 2d       	mov	r18, r10
   20868:	3b 2d       	mov	r19, r11
   2086a:	4c 2d       	mov	r20, r12
   2086c:	5d 2d       	mov	r21, r13
   2086e:	6e 2d       	mov	r22, r14
   20870:	7f 2d       	mov	r23, r15
   20872:	80 2f       	mov	r24, r16
   20874:	91 2f       	mov	r25, r17
   20876:	a2 2c       	mov	r10, r2
   20878:	b3 2c       	mov	r11, r3
   2087a:	c4 2c       	mov	r12, r4
   2087c:	d5 2c       	mov	r13, r5
   2087e:	e6 2c       	mov	r14, r6
   20880:	f7 2c       	mov	r15, r7
   20882:	08 2d       	mov	r16, r8
   20884:	19 2d       	mov	r17, r9
   20886:	0f 94 cd 2f 	call	0x25f9a	; 0x25f9a <__cmpdi2>
   2088a:	09 f0       	breq	.+2      	; 0x2088e <task_main_aprs+0x3f4>
   2088c:	10 f4       	brcc	.+4      	; 0x20892 <task_main_aprs+0x3f8>
				((l_aprs_alert_last + C_APRS_ALERT_MAG_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__MAGNET;
   2088e:	85 e0       	ldi	r24, 0x05	; 5
   20890:	8a 8f       	std	Y+26, r24	; 0x1a
			}

			if (l_aprs_alert_reason != APRS_ALERT_REASON__NONE) {
   20892:	8a 8d       	ldd	r24, Y+26	; 0x1a
   20894:	88 23       	and	r24, r24
   20896:	09 f4       	brne	.+2      	; 0x2089a <task_main_aprs+0x400>
   20898:	91 c0       	rjmp	.+290    	; 0x209bc <task_main_aprs+0x522>
				l_aprs_alert_fsm_state	= APRS_ALERT_FSM_STATE__DO_N1;
   2089a:	81 e0       	ldi	r24, 0x01	; 1
   2089c:	89 8f       	std	Y+25, r24	; 0x19
				l_aprs_alert_last		= l_now_sec;
   2089e:	8e 8d       	ldd	r24, Y+30	; 0x1e
   208a0:	9f 8d       	ldd	r25, Y+31	; 0x1f
   208a2:	a8 a1       	ldd	r26, Y+32	; 0x20
   208a4:	b9 a1       	ldd	r27, Y+33	; 0x21
   208a6:	9c 01       	movw	r18, r24
   208a8:	ad 01       	movw	r20, r26
   208aa:	60 e0       	ldi	r22, 0x00	; 0
   208ac:	70 e0       	ldi	r23, 0x00	; 0
   208ae:	cb 01       	movw	r24, r22
   208b0:	29 8b       	std	Y+17, r18	; 0x11
   208b2:	3a 8b       	std	Y+18, r19	; 0x12
   208b4:	4b 8b       	std	Y+19, r20	; 0x13
   208b6:	5c 8b       	std	Y+20, r21	; 0x14
   208b8:	6d 8b       	std	Y+21, r22	; 0x15
   208ba:	7e 8b       	std	Y+22, r23	; 0x16
   208bc:	8f 8b       	std	Y+23, r24	; 0x17
   208be:	98 8f       	std	Y+24, r25	; 0x18

				/* Make snapshot of alert environment */
				{
					flags = cpu_irq_save();
   208c0:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   208c4:	8a a3       	std	Y+34, r24	; 0x22

					/* Gyroscope */
					g_aprs_alert_1_gyro_x_mdps	= g_twi1_gyro_1_gyro_x_mdps;
   208c6:	80 91 3d 28 	lds	r24, 0x283D	; 0x80283d <g_twi1_gyro_1_gyro_x_mdps>
   208ca:	90 91 3e 28 	lds	r25, 0x283E	; 0x80283e <g_twi1_gyro_1_gyro_x_mdps+0x1>
   208ce:	a0 91 3f 28 	lds	r26, 0x283F	; 0x80283f <g_twi1_gyro_1_gyro_x_mdps+0x2>
   208d2:	b0 91 40 28 	lds	r27, 0x2840	; 0x802840 <g_twi1_gyro_1_gyro_x_mdps+0x3>
   208d6:	80 93 47 25 	sts	0x2547, r24	; 0x802547 <g_aprs_alert_1_gyro_x_mdps>
   208da:	90 93 48 25 	sts	0x2548, r25	; 0x802548 <g_aprs_alert_1_gyro_x_mdps+0x1>
   208de:	a0 93 49 25 	sts	0x2549, r26	; 0x802549 <g_aprs_alert_1_gyro_x_mdps+0x2>
   208e2:	b0 93 4a 25 	sts	0x254A, r27	; 0x80254a <g_aprs_alert_1_gyro_x_mdps+0x3>
					g_aprs_alert_1_gyro_y_mdps	= g_twi1_gyro_1_gyro_y_mdps;
   208e6:	80 91 41 28 	lds	r24, 0x2841	; 0x802841 <g_twi1_gyro_1_gyro_y_mdps>
   208ea:	90 91 42 28 	lds	r25, 0x2842	; 0x802842 <g_twi1_gyro_1_gyro_y_mdps+0x1>
   208ee:	a0 91 43 28 	lds	r26, 0x2843	; 0x802843 <g_twi1_gyro_1_gyro_y_mdps+0x2>
   208f2:	b0 91 44 28 	lds	r27, 0x2844	; 0x802844 <g_twi1_gyro_1_gyro_y_mdps+0x3>
   208f6:	80 93 4b 25 	sts	0x254B, r24	; 0x80254b <g_aprs_alert_1_gyro_y_mdps>
   208fa:	90 93 4c 25 	sts	0x254C, r25	; 0x80254c <g_aprs_alert_1_gyro_y_mdps+0x1>
   208fe:	a0 93 4d 25 	sts	0x254D, r26	; 0x80254d <g_aprs_alert_1_gyro_y_mdps+0x2>
   20902:	b0 93 4e 25 	sts	0x254E, r27	; 0x80254e <g_aprs_alert_1_gyro_y_mdps+0x3>
					g_aprs_alert_1_gyro_z_mdps	= g_twi1_gyro_1_gyro_z_mdps;
   20906:	80 91 45 28 	lds	r24, 0x2845	; 0x802845 <g_twi1_gyro_1_gyro_z_mdps>
   2090a:	90 91 46 28 	lds	r25, 0x2846	; 0x802846 <g_twi1_gyro_1_gyro_z_mdps+0x1>
   2090e:	a0 91 47 28 	lds	r26, 0x2847	; 0x802847 <g_twi1_gyro_1_gyro_z_mdps+0x2>
   20912:	b0 91 48 28 	lds	r27, 0x2848	; 0x802848 <g_twi1_gyro_1_gyro_z_mdps+0x3>
   20916:	80 93 4f 25 	sts	0x254F, r24	; 0x80254f <g_aprs_alert_1_gyro_z_mdps>
   2091a:	90 93 50 25 	sts	0x2550, r25	; 0x802550 <g_aprs_alert_1_gyro_z_mdps+0x1>
   2091e:	a0 93 51 25 	sts	0x2551, r26	; 0x802551 <g_aprs_alert_1_gyro_z_mdps+0x2>
   20922:	b0 93 52 25 	sts	0x2552, r27	; 0x802552 <g_aprs_alert_1_gyro_z_mdps+0x3>

					/* Acceleration */
					g_aprs_alert_1_accel_x_mg	= g_twi1_gyro_1_accel_x_mg;
   20926:	80 91 2b 28 	lds	r24, 0x282B	; 0x80282b <g_twi1_gyro_1_accel_x_mg>
   2092a:	90 91 2c 28 	lds	r25, 0x282C	; 0x80282c <g_twi1_gyro_1_accel_x_mg+0x1>
   2092e:	80 93 53 25 	sts	0x2553, r24	; 0x802553 <g_aprs_alert_1_accel_x_mg>
   20932:	90 93 54 25 	sts	0x2554, r25	; 0x802554 <g_aprs_alert_1_accel_x_mg+0x1>
					g_aprs_alert_1_accel_y_mg	= g_twi1_gyro_1_accel_y_mg;
   20936:	80 91 2d 28 	lds	r24, 0x282D	; 0x80282d <g_twi1_gyro_1_accel_y_mg>
   2093a:	90 91 2e 28 	lds	r25, 0x282E	; 0x80282e <g_twi1_gyro_1_accel_y_mg+0x1>
   2093e:	80 93 55 25 	sts	0x2555, r24	; 0x802555 <g_aprs_alert_1_accel_y_mg>
   20942:	90 93 56 25 	sts	0x2556, r25	; 0x802556 <g_aprs_alert_1_accel_y_mg+0x1>
					g_aprs_alert_1_accel_z_mg	= g_twi1_gyro_1_accel_z_mg;
   20946:	80 91 2f 28 	lds	r24, 0x282F	; 0x80282f <g_twi1_gyro_1_accel_z_mg>
   2094a:	90 91 30 28 	lds	r25, 0x2830	; 0x802830 <g_twi1_gyro_1_accel_z_mg+0x1>
   2094e:	80 93 57 25 	sts	0x2557, r24	; 0x802557 <g_aprs_alert_1_accel_z_mg>
   20952:	90 93 58 25 	sts	0x2558, r25	; 0x802558 <g_aprs_alert_1_accel_z_mg+0x1>

					/* Magnetics */
					g_aprs_alert_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
   20956:	80 91 61 28 	lds	r24, 0x2861	; 0x802861 <g_twi1_gyro_2_mag_x_nT>
   2095a:	90 91 62 28 	lds	r25, 0x2862	; 0x802862 <g_twi1_gyro_2_mag_x_nT+0x1>
   2095e:	a0 91 63 28 	lds	r26, 0x2863	; 0x802863 <g_twi1_gyro_2_mag_x_nT+0x2>
   20962:	b0 91 64 28 	lds	r27, 0x2864	; 0x802864 <g_twi1_gyro_2_mag_x_nT+0x3>
   20966:	80 93 59 25 	sts	0x2559, r24	; 0x802559 <g_aprs_alert_2_mag_x_nT>
   2096a:	90 93 5a 25 	sts	0x255A, r25	; 0x80255a <g_aprs_alert_2_mag_x_nT+0x1>
   2096e:	a0 93 5b 25 	sts	0x255B, r26	; 0x80255b <g_aprs_alert_2_mag_x_nT+0x2>
   20972:	b0 93 5c 25 	sts	0x255C, r27	; 0x80255c <g_aprs_alert_2_mag_x_nT+0x3>
					g_aprs_alert_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
   20976:	80 91 65 28 	lds	r24, 0x2865	; 0x802865 <g_twi1_gyro_2_mag_y_nT>
   2097a:	90 91 66 28 	lds	r25, 0x2866	; 0x802866 <g_twi1_gyro_2_mag_y_nT+0x1>
   2097e:	a0 91 67 28 	lds	r26, 0x2867	; 0x802867 <g_twi1_gyro_2_mag_y_nT+0x2>
   20982:	b0 91 68 28 	lds	r27, 0x2868	; 0x802868 <g_twi1_gyro_2_mag_y_nT+0x3>
   20986:	80 93 5d 25 	sts	0x255D, r24	; 0x80255d <g_aprs_alert_2_mag_y_nT>
   2098a:	90 93 5e 25 	sts	0x255E, r25	; 0x80255e <g_aprs_alert_2_mag_y_nT+0x1>
   2098e:	a0 93 5f 25 	sts	0x255F, r26	; 0x80255f <g_aprs_alert_2_mag_y_nT+0x2>
   20992:	b0 93 60 25 	sts	0x2560, r27	; 0x802560 <g_aprs_alert_2_mag_y_nT+0x3>
					g_aprs_alert_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
   20996:	80 91 69 28 	lds	r24, 0x2869	; 0x802869 <g_twi1_gyro_2_mag_z_nT>
   2099a:	90 91 6a 28 	lds	r25, 0x286A	; 0x80286a <g_twi1_gyro_2_mag_z_nT+0x1>
   2099e:	a0 91 6b 28 	lds	r26, 0x286B	; 0x80286b <g_twi1_gyro_2_mag_z_nT+0x2>
   209a2:	b0 91 6c 28 	lds	r27, 0x286C	; 0x80286c <g_twi1_gyro_2_mag_z_nT+0x3>
   209a6:	80 93 61 25 	sts	0x2561, r24	; 0x802561 <g_aprs_alert_2_mag_z_nT>
   209aa:	90 93 62 25 	sts	0x2562, r25	; 0x802562 <g_aprs_alert_2_mag_z_nT+0x1>
   209ae:	a0 93 63 25 	sts	0x2563, r26	; 0x802563 <g_aprs_alert_2_mag_z_nT+0x2>
   209b2:	b0 93 64 25 	sts	0x2564, r27	; 0x802564 <g_aprs_alert_2_mag_z_nT+0x3>

					cpu_irq_restore(flags);
   209b6:	8a a1       	ldd	r24, Y+34	; 0x22
   209b8:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
				}
			}
		}

		/* Preparations for message strings */
		if (l_aprs_alert_fsm_state != APRS_ALERT_FSM_STATE__NOOP) {
   209bc:	89 8d       	ldd	r24, Y+25	; 0x19
   209be:	88 23       	and	r24, r24
   209c0:	09 f4       	brne	.+2      	; 0x209c4 <task_main_aprs+0x52a>
   209c2:	7c c1       	rjmp	.+760    	; 0x20cbc <task_main_aprs+0x822>
			/* Get copy from global variables */
			{
				flags = cpu_irq_save();
   209c4:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   209c8:	8a a3       	std	Y+34, r24	; 0x22
				l_gns_lat			= g_gns_lat;
   209ca:	80 91 8c 24 	lds	r24, 0x248C	; 0x80248c <g_gns_lat>
   209ce:	90 91 8d 24 	lds	r25, 0x248D	; 0x80248d <g_gns_lat+0x1>
   209d2:	a0 91 8e 24 	lds	r26, 0x248E	; 0x80248e <g_gns_lat+0x2>
   209d6:	b0 91 8f 24 	lds	r27, 0x248F	; 0x80248f <g_gns_lat+0x3>
   209da:	8f a3       	std	Y+39, r24	; 0x27
   209dc:	98 a7       	std	Y+40, r25	; 0x28
   209de:	a9 a7       	std	Y+41, r26	; 0x29
   209e0:	ba a7       	std	Y+42, r27	; 0x2a
				l_gns_lon			= g_gns_lon;
   209e2:	80 91 90 24 	lds	r24, 0x2490	; 0x802490 <g_gns_lon>
   209e6:	90 91 91 24 	lds	r25, 0x2491	; 0x802491 <g_gns_lon+0x1>
   209ea:	a0 91 92 24 	lds	r26, 0x2492	; 0x802492 <g_gns_lon+0x2>
   209ee:	b0 91 93 24 	lds	r27, 0x2493	; 0x802493 <g_gns_lon+0x3>
   209f2:	8b a7       	std	Y+43, r24	; 0x2b
   209f4:	9c a7       	std	Y+44, r25	; 0x2c
   209f6:	ad a7       	std	Y+45, r26	; 0x2d
   209f8:	be a7       	std	Y+46, r27	; 0x2e
				l_gns_course_deg	= g_gns_course_deg;
   209fa:	80 91 9c 24 	lds	r24, 0x249C	; 0x80249c <g_gns_course_deg>
   209fe:	90 91 9d 24 	lds	r25, 0x249D	; 0x80249d <g_gns_course_deg+0x1>
   20a02:	a0 91 9e 24 	lds	r26, 0x249E	; 0x80249e <g_gns_course_deg+0x2>
   20a06:	b0 91 9f 24 	lds	r27, 0x249F	; 0x80249f <g_gns_course_deg+0x3>
   20a0a:	8f a7       	std	Y+47, r24	; 0x2f
   20a0c:	98 ab       	std	Y+48, r25	; 0x30
   20a0e:	a9 ab       	std	Y+49, r26	; 0x31
   20a10:	ba ab       	std	Y+50, r27	; 0x32
				l_gns_speed_kmPh	= g_gns_speed_kmPh;
   20a12:	80 91 98 24 	lds	r24, 0x2498	; 0x802498 <g_gns_speed_kmPh>
   20a16:	90 91 99 24 	lds	r25, 0x2499	; 0x802499 <g_gns_speed_kmPh+0x1>
   20a1a:	a0 91 9a 24 	lds	r26, 0x249A	; 0x80249a <g_gns_speed_kmPh+0x2>
   20a1e:	b0 91 9b 24 	lds	r27, 0x249B	; 0x80249b <g_gns_speed_kmPh+0x3>
   20a22:	8b ab       	std	Y+51, r24	; 0x33
   20a24:	9c ab       	std	Y+52, r25	; 0x34
   20a26:	ad ab       	std	Y+53, r26	; 0x35
   20a28:	be ab       	std	Y+54, r27	; 0x36
				cpu_irq_restore(flags);
   20a2a:	8a a1       	ldd	r24, Y+34	; 0x22
   20a2c:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
			}

			/* Calculations */
			{
				l_lat_deg			= (uint8_t) (l_gns_lat >= 0.f ?  l_gns_lat : -l_gns_lat);
   20a30:	20 e0       	ldi	r18, 0x00	; 0
   20a32:	30 e0       	ldi	r19, 0x00	; 0
   20a34:	a9 01       	movw	r20, r18
   20a36:	6f a1       	ldd	r22, Y+39	; 0x27
   20a38:	78 a5       	ldd	r23, Y+40	; 0x28
   20a3a:	89 a5       	ldd	r24, Y+41	; 0x29
   20a3c:	9a a5       	ldd	r25, Y+42	; 0x2a
   20a3e:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   20a42:	88 23       	and	r24, r24
   20a44:	4c f0       	brlt	.+18     	; 0x20a58 <task_main_aprs+0x5be>
   20a46:	6f a1       	ldd	r22, Y+39	; 0x27
   20a48:	78 a5       	ldd	r23, Y+40	; 0x28
   20a4a:	89 a5       	ldd	r24, Y+41	; 0x29
   20a4c:	9a a5       	ldd	r25, Y+42	; 0x2a
   20a4e:	0f 94 b3 26 	call	0x24d66	; 0x24d66 <__fixunssfsi>
   20a52:	dc 01       	movw	r26, r24
   20a54:	cb 01       	movw	r24, r22
   20a56:	0b c0       	rjmp	.+22     	; 0x20a6e <task_main_aprs+0x5d4>
   20a58:	8f a1       	ldd	r24, Y+39	; 0x27
   20a5a:	98 a5       	ldd	r25, Y+40	; 0x28
   20a5c:	a9 a5       	ldd	r26, Y+41	; 0x29
   20a5e:	ba a5       	ldd	r27, Y+42	; 0x2a
   20a60:	b0 58       	subi	r27, 0x80	; 128
   20a62:	bc 01       	movw	r22, r24
   20a64:	cd 01       	movw	r24, r26
   20a66:	0f 94 b3 26 	call	0x24d66	; 0x24d66 <__fixunssfsi>
   20a6a:	dc 01       	movw	r26, r24
   20a6c:	cb 01       	movw	r24, r22
   20a6e:	89 83       	std	Y+1, r24	; 0x01
				l_lat_minutes		= ((l_gns_lat >= 0.f ?  l_gns_lat : -l_gns_lat) - l_lat_deg) * 60.f + 0.005f;
   20a70:	20 e0       	ldi	r18, 0x00	; 0
   20a72:	30 e0       	ldi	r19, 0x00	; 0
   20a74:	a9 01       	movw	r20, r18
   20a76:	6f a1       	ldd	r22, Y+39	; 0x27
   20a78:	78 a5       	ldd	r23, Y+40	; 0x28
   20a7a:	89 a5       	ldd	r24, Y+41	; 0x29
   20a7c:	9a a5       	ldd	r25, Y+42	; 0x2a
   20a7e:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   20a82:	88 23       	and	r24, r24
   20a84:	2c f0       	brlt	.+10     	; 0x20a90 <task_main_aprs+0x5f6>
   20a86:	cf a0       	ldd	r12, Y+39	; 0x27
   20a88:	d8 a4       	ldd	r13, Y+40	; 0x28
   20a8a:	e9 a4       	ldd	r14, Y+41	; 0x29
   20a8c:	fa a4       	ldd	r15, Y+42	; 0x2a
   20a8e:	0a c0       	rjmp	.+20     	; 0x20aa4 <task_main_aprs+0x60a>
   20a90:	8f a1       	ldd	r24, Y+39	; 0x27
   20a92:	98 a5       	ldd	r25, Y+40	; 0x28
   20a94:	a9 a5       	ldd	r26, Y+41	; 0x29
   20a96:	ba a5       	ldd	r27, Y+42	; 0x2a
   20a98:	6c 01       	movw	r12, r24
   20a9a:	7d 01       	movw	r14, r26
   20a9c:	f7 fa       	bst	r15, 7
   20a9e:	f0 94       	com	r15
   20aa0:	f7 f8       	bld	r15, 7
   20aa2:	f0 94       	com	r15
   20aa4:	89 81       	ldd	r24, Y+1	; 0x01
   20aa6:	88 2f       	mov	r24, r24
   20aa8:	90 e0       	ldi	r25, 0x00	; 0
   20aaa:	09 2e       	mov	r0, r25
   20aac:	00 0c       	add	r0, r0
   20aae:	aa 0b       	sbc	r26, r26
   20ab0:	bb 0b       	sbc	r27, r27
   20ab2:	bc 01       	movw	r22, r24
   20ab4:	cd 01       	movw	r24, r26
   20ab6:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   20aba:	dc 01       	movw	r26, r24
   20abc:	cb 01       	movw	r24, r22
   20abe:	9c 01       	movw	r18, r24
   20ac0:	ad 01       	movw	r20, r26
   20ac2:	c7 01       	movw	r24, r14
   20ac4:	b6 01       	movw	r22, r12
   20ac6:	0f 94 a0 25 	call	0x24b40	; 0x24b40 <__subsf3>
   20aca:	dc 01       	movw	r26, r24
   20acc:	cb 01       	movw	r24, r22
   20ace:	20 e0       	ldi	r18, 0x00	; 0
   20ad0:	30 e0       	ldi	r19, 0x00	; 0
   20ad2:	40 e7       	ldi	r20, 0x70	; 112
   20ad4:	52 e4       	ldi	r21, 0x42	; 66
   20ad6:	bc 01       	movw	r22, r24
   20ad8:	cd 01       	movw	r24, r26
   20ada:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   20ade:	dc 01       	movw	r26, r24
   20ae0:	cb 01       	movw	r24, r22
   20ae2:	2a e0       	ldi	r18, 0x0A	; 10
   20ae4:	37 ed       	ldi	r19, 0xD7	; 215
   20ae6:	43 ea       	ldi	r20, 0xA3	; 163
   20ae8:	5b e3       	ldi	r21, 0x3B	; 59
   20aea:	bc 01       	movw	r22, r24
   20aec:	cd 01       	movw	r24, r26
   20aee:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   20af2:	dc 01       	movw	r26, r24
   20af4:	cb 01       	movw	r24, r22
   20af6:	8a 83       	std	Y+2, r24	; 0x02
   20af8:	9b 83       	std	Y+3, r25	; 0x03
   20afa:	ac 83       	std	Y+4, r26	; 0x04
   20afc:	bd 83       	std	Y+5, r27	; 0x05
				l_lat_hemisphere	= l_gns_lat >= 0.f ?  'N' : 'S';
   20afe:	20 e0       	ldi	r18, 0x00	; 0
   20b00:	30 e0       	ldi	r19, 0x00	; 0
   20b02:	a9 01       	movw	r20, r18
   20b04:	6f a1       	ldd	r22, Y+39	; 0x27
   20b06:	78 a5       	ldd	r23, Y+40	; 0x28
   20b08:	89 a5       	ldd	r24, Y+41	; 0x29
   20b0a:	9a a5       	ldd	r25, Y+42	; 0x2a
   20b0c:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   20b10:	88 23       	and	r24, r24
   20b12:	14 f0       	brlt	.+4      	; 0x20b18 <task_main_aprs+0x67e>
   20b14:	8e e4       	ldi	r24, 0x4E	; 78
   20b16:	01 c0       	rjmp	.+2      	; 0x20b1a <task_main_aprs+0x680>
   20b18:	83 e5       	ldi	r24, 0x53	; 83
   20b1a:	8e 83       	std	Y+6, r24	; 0x06
				l_lon_deg			= (uint8_t) (l_gns_lon >= 0.f ?  l_gns_lon : -l_gns_lon);
   20b1c:	20 e0       	ldi	r18, 0x00	; 0
   20b1e:	30 e0       	ldi	r19, 0x00	; 0
   20b20:	a9 01       	movw	r20, r18
   20b22:	6b a5       	ldd	r22, Y+43	; 0x2b
   20b24:	7c a5       	ldd	r23, Y+44	; 0x2c
   20b26:	8d a5       	ldd	r24, Y+45	; 0x2d
   20b28:	9e a5       	ldd	r25, Y+46	; 0x2e
   20b2a:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   20b2e:	88 23       	and	r24, r24
   20b30:	4c f0       	brlt	.+18     	; 0x20b44 <task_main_aprs+0x6aa>
   20b32:	6b a5       	ldd	r22, Y+43	; 0x2b
   20b34:	7c a5       	ldd	r23, Y+44	; 0x2c
   20b36:	8d a5       	ldd	r24, Y+45	; 0x2d
   20b38:	9e a5       	ldd	r25, Y+46	; 0x2e
   20b3a:	0f 94 b3 26 	call	0x24d66	; 0x24d66 <__fixunssfsi>
   20b3e:	dc 01       	movw	r26, r24
   20b40:	cb 01       	movw	r24, r22
   20b42:	0b c0       	rjmp	.+22     	; 0x20b5a <task_main_aprs+0x6c0>
   20b44:	8b a5       	ldd	r24, Y+43	; 0x2b
   20b46:	9c a5       	ldd	r25, Y+44	; 0x2c
   20b48:	ad a5       	ldd	r26, Y+45	; 0x2d
   20b4a:	be a5       	ldd	r27, Y+46	; 0x2e
   20b4c:	b0 58       	subi	r27, 0x80	; 128
   20b4e:	bc 01       	movw	r22, r24
   20b50:	cd 01       	movw	r24, r26
   20b52:	0f 94 b3 26 	call	0x24d66	; 0x24d66 <__fixunssfsi>
   20b56:	dc 01       	movw	r26, r24
   20b58:	cb 01       	movw	r24, r22
   20b5a:	8f 83       	std	Y+7, r24	; 0x07
				l_lon_minutes		= ((l_gns_lon >= 0.f ?  l_gns_lon : -l_gns_lon) - l_lon_deg) * 60.f + 0.005f;
   20b5c:	20 e0       	ldi	r18, 0x00	; 0
   20b5e:	30 e0       	ldi	r19, 0x00	; 0
   20b60:	a9 01       	movw	r20, r18
   20b62:	6b a5       	ldd	r22, Y+43	; 0x2b
   20b64:	7c a5       	ldd	r23, Y+44	; 0x2c
   20b66:	8d a5       	ldd	r24, Y+45	; 0x2d
   20b68:	9e a5       	ldd	r25, Y+46	; 0x2e
   20b6a:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   20b6e:	88 23       	and	r24, r24
   20b70:	2c f0       	brlt	.+10     	; 0x20b7c <task_main_aprs+0x6e2>
   20b72:	cb a4       	ldd	r12, Y+43	; 0x2b
   20b74:	dc a4       	ldd	r13, Y+44	; 0x2c
   20b76:	ed a4       	ldd	r14, Y+45	; 0x2d
   20b78:	fe a4       	ldd	r15, Y+46	; 0x2e
   20b7a:	0a c0       	rjmp	.+20     	; 0x20b90 <task_main_aprs+0x6f6>
   20b7c:	8b a5       	ldd	r24, Y+43	; 0x2b
   20b7e:	9c a5       	ldd	r25, Y+44	; 0x2c
   20b80:	ad a5       	ldd	r26, Y+45	; 0x2d
   20b82:	be a5       	ldd	r27, Y+46	; 0x2e
   20b84:	6c 01       	movw	r12, r24
   20b86:	7d 01       	movw	r14, r26
   20b88:	f7 fa       	bst	r15, 7
   20b8a:	f0 94       	com	r15
   20b8c:	f7 f8       	bld	r15, 7
   20b8e:	f0 94       	com	r15
   20b90:	8f 81       	ldd	r24, Y+7	; 0x07
   20b92:	88 2f       	mov	r24, r24
   20b94:	90 e0       	ldi	r25, 0x00	; 0
   20b96:	09 2e       	mov	r0, r25
   20b98:	00 0c       	add	r0, r0
   20b9a:	aa 0b       	sbc	r26, r26
   20b9c:	bb 0b       	sbc	r27, r27
   20b9e:	bc 01       	movw	r22, r24
   20ba0:	cd 01       	movw	r24, r26
   20ba2:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   20ba6:	dc 01       	movw	r26, r24
   20ba8:	cb 01       	movw	r24, r22
   20baa:	9c 01       	movw	r18, r24
   20bac:	ad 01       	movw	r20, r26
   20bae:	c7 01       	movw	r24, r14
   20bb0:	b6 01       	movw	r22, r12
   20bb2:	0f 94 a0 25 	call	0x24b40	; 0x24b40 <__subsf3>
   20bb6:	dc 01       	movw	r26, r24
   20bb8:	cb 01       	movw	r24, r22
   20bba:	20 e0       	ldi	r18, 0x00	; 0
   20bbc:	30 e0       	ldi	r19, 0x00	; 0
   20bbe:	40 e7       	ldi	r20, 0x70	; 112
   20bc0:	52 e4       	ldi	r21, 0x42	; 66
   20bc2:	bc 01       	movw	r22, r24
   20bc4:	cd 01       	movw	r24, r26
   20bc6:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   20bca:	dc 01       	movw	r26, r24
   20bcc:	cb 01       	movw	r24, r22
   20bce:	2a e0       	ldi	r18, 0x0A	; 10
   20bd0:	37 ed       	ldi	r19, 0xD7	; 215
   20bd2:	43 ea       	ldi	r20, 0xA3	; 163
   20bd4:	5b e3       	ldi	r21, 0x3B	; 59
   20bd6:	bc 01       	movw	r22, r24
   20bd8:	cd 01       	movw	r24, r26
   20bda:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   20bde:	dc 01       	movw	r26, r24
   20be0:	cb 01       	movw	r24, r22
   20be2:	88 87       	std	Y+8, r24	; 0x08
   20be4:	99 87       	std	Y+9, r25	; 0x09
   20be6:	aa 87       	std	Y+10, r26	; 0x0a
   20be8:	bb 87       	std	Y+11, r27	; 0x0b
				l_lon_hemisphere	= l_gns_lon >= 0.f ?  'E' : 'W';
   20bea:	20 e0       	ldi	r18, 0x00	; 0
   20bec:	30 e0       	ldi	r19, 0x00	; 0
   20bee:	a9 01       	movw	r20, r18
   20bf0:	6b a5       	ldd	r22, Y+43	; 0x2b
   20bf2:	7c a5       	ldd	r23, Y+44	; 0x2c
   20bf4:	8d a5       	ldd	r24, Y+45	; 0x2d
   20bf6:	9e a5       	ldd	r25, Y+46	; 0x2e
   20bf8:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   20bfc:	88 23       	and	r24, r24
   20bfe:	14 f0       	brlt	.+4      	; 0x20c04 <task_main_aprs+0x76a>
   20c00:	85 e4       	ldi	r24, 0x45	; 69
   20c02:	01 c0       	rjmp	.+2      	; 0x20c06 <task_main_aprs+0x76c>
   20c04:	87 e5       	ldi	r24, 0x57	; 87
   20c06:	8c 87       	std	Y+12, r24	; 0x0c

				l_course_deg		= (uint16_t) (0.5f + l_gns_course_deg);
   20c08:	20 e0       	ldi	r18, 0x00	; 0
   20c0a:	30 e0       	ldi	r19, 0x00	; 0
   20c0c:	40 e0       	ldi	r20, 0x00	; 0
   20c0e:	5f e3       	ldi	r21, 0x3F	; 63
   20c10:	6f a5       	ldd	r22, Y+47	; 0x2f
   20c12:	78 a9       	ldd	r23, Y+48	; 0x30
   20c14:	89 a9       	ldd	r24, Y+49	; 0x31
   20c16:	9a a9       	ldd	r25, Y+50	; 0x32
   20c18:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   20c1c:	dc 01       	movw	r26, r24
   20c1e:	cb 01       	movw	r24, r22
   20c20:	bc 01       	movw	r22, r24
   20c22:	cd 01       	movw	r24, r26
   20c24:	0f 94 b3 26 	call	0x24d66	; 0x24d66 <__fixunssfsi>
   20c28:	dc 01       	movw	r26, r24
   20c2a:	cb 01       	movw	r24, r22
   20c2c:	8d 87       	std	Y+13, r24	; 0x0d
   20c2e:	9e 87       	std	Y+14, r25	; 0x0e
				l_course_deg		%= 360;
   20c30:	4d 85       	ldd	r20, Y+13	; 0x0d
   20c32:	5e 85       	ldd	r21, Y+14	; 0x0e
   20c34:	9a 01       	movw	r18, r20
   20c36:	a3 e8       	ldi	r26, 0x83	; 131
   20c38:	bd e2       	ldi	r27, 0x2D	; 45
   20c3a:	0f 94 44 2e 	call	0x25c88	; 0x25c88 <__umulhisi3>
   20c3e:	bc 01       	movw	r22, r24
   20c40:	00 24       	eor	r0, r0
   20c42:	66 0f       	add	r22, r22
   20c44:	77 1f       	adc	r23, r23
   20c46:	00 1c       	adc	r0, r0
   20c48:	66 0f       	add	r22, r22
   20c4a:	77 1f       	adc	r23, r23
   20c4c:	00 1c       	adc	r0, r0
   20c4e:	67 2f       	mov	r22, r23
   20c50:	70 2d       	mov	r23, r0
   20c52:	28 e6       	ldi	r18, 0x68	; 104
   20c54:	31 e0       	ldi	r19, 0x01	; 1
   20c56:	62 9f       	mul	r22, r18
   20c58:	c0 01       	movw	r24, r0
   20c5a:	63 9f       	mul	r22, r19
   20c5c:	90 0d       	add	r25, r0
   20c5e:	72 9f       	mul	r23, r18
   20c60:	90 0d       	add	r25, r0
   20c62:	11 24       	eor	r1, r1
   20c64:	9a 01       	movw	r18, r20
   20c66:	28 1b       	sub	r18, r24
   20c68:	39 0b       	sbc	r19, r25
   20c6a:	c9 01       	movw	r24, r18
   20c6c:	8d 87       	std	Y+13, r24	; 0x0d
   20c6e:	9e 87       	std	Y+14, r25	; 0x0e
				if (!l_course_deg) {
   20c70:	8d 85       	ldd	r24, Y+13	; 0x0d
   20c72:	9e 85       	ldd	r25, Y+14	; 0x0e
   20c74:	89 2b       	or	r24, r25
   20c76:	21 f4       	brne	.+8      	; 0x20c80 <task_main_aprs+0x7e6>
					l_course_deg = 360;
   20c78:	88 e6       	ldi	r24, 0x68	; 104
   20c7a:	91 e0       	ldi	r25, 0x01	; 1
   20c7c:	8d 87       	std	Y+13, r24	; 0x0d
   20c7e:	9e 87       	std	Y+14, r25	; 0x0e
				}

				l_speed_kn			= (uint16_t) (0.5f + l_gns_speed_kmPh / 1.852f);
   20c80:	26 e5       	ldi	r18, 0x56	; 86
   20c82:	3e e0       	ldi	r19, 0x0E	; 14
   20c84:	4d ee       	ldi	r20, 0xED	; 237
   20c86:	5f e3       	ldi	r21, 0x3F	; 63
   20c88:	6b a9       	ldd	r22, Y+51	; 0x33
   20c8a:	7c a9       	ldd	r23, Y+52	; 0x34
   20c8c:	8d a9       	ldd	r24, Y+53	; 0x35
   20c8e:	9e a9       	ldd	r25, Y+54	; 0x36
   20c90:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   20c94:	dc 01       	movw	r26, r24
   20c96:	cb 01       	movw	r24, r22
   20c98:	20 e0       	ldi	r18, 0x00	; 0
   20c9a:	30 e0       	ldi	r19, 0x00	; 0
   20c9c:	40 e0       	ldi	r20, 0x00	; 0
   20c9e:	5f e3       	ldi	r21, 0x3F	; 63
   20ca0:	bc 01       	movw	r22, r24
   20ca2:	cd 01       	movw	r24, r26
   20ca4:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   20ca8:	dc 01       	movw	r26, r24
   20caa:	cb 01       	movw	r24, r22
   20cac:	bc 01       	movw	r22, r24
   20cae:	cd 01       	movw	r24, r26
   20cb0:	0f 94 b3 26 	call	0x24d66	; 0x24d66 <__fixunssfsi>
   20cb4:	dc 01       	movw	r26, r24
   20cb6:	cb 01       	movw	r24, r22
   20cb8:	8f 87       	std	Y+15, r24	; 0x0f
   20cba:	98 8b       	std	Y+16, r25	; 0x10
			}
		}

		/* Check for reporting interval */
		switch (l_aprs_alert_fsm_state) {
   20cbc:	89 8d       	ldd	r24, Y+25	; 0x19
   20cbe:	88 2f       	mov	r24, r24
   20cc0:	90 e0       	ldi	r25, 0x00	; 0
   20cc2:	82 30       	cpi	r24, 0x02	; 2
   20cc4:	91 05       	cpc	r25, r1
   20cc6:	09 f4       	brne	.+2      	; 0x20cca <task_main_aprs+0x830>
   20cc8:	7d c1       	rjmp	.+762    	; 0x20fc4 <task_main_aprs+0xb2a>
   20cca:	83 30       	cpi	r24, 0x03	; 3
   20ccc:	91 05       	cpc	r25, r1
   20cce:	1c f4       	brge	.+6      	; 0x20cd6 <task_main_aprs+0x83c>
   20cd0:	01 97       	sbiw	r24, 0x01	; 1
   20cd2:	49 f0       	breq	.+18     	; 0x20ce6 <task_main_aprs+0x84c>
   20cd4:	4c c6       	rjmp	.+3224   	; 0x2196e <task_main_aprs+0x14d4>
   20cd6:	83 30       	cpi	r24, 0x03	; 3
   20cd8:	91 05       	cpc	r25, r1
   20cda:	09 f4       	brne	.+2      	; 0x20cde <task_main_aprs+0x844>
   20cdc:	f7 c2       	rjmp	.+1518   	; 0x212cc <task_main_aprs+0xe32>
   20cde:	04 97       	sbiw	r24, 0x04	; 4
   20ce0:	09 f4       	brne	.+2      	; 0x20ce4 <task_main_aprs+0x84a>
   20ce2:	7e c4       	rjmp	.+2300   	; 0x215e0 <task_main_aprs+0x1146>
   20ce4:	44 c6       	rjmp	.+3208   	; 0x2196e <task_main_aprs+0x14d4>
			{
				int32_t l_aprs_alert_1_gyro_x_mdps;
				int32_t l_aprs_alert_1_gyro_y_mdps;
				int32_t l_aprs_alert_1_gyro_z_mdps;

				flags = cpu_irq_save();
   20ce6:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   20cea:	8a a3       	std	Y+34, r24	; 0x22
				l_aprs_alert_1_gyro_x_mdps = g_aprs_alert_1_gyro_x_mdps;
   20cec:	80 91 47 25 	lds	r24, 0x2547	; 0x802547 <g_aprs_alert_1_gyro_x_mdps>
   20cf0:	90 91 48 25 	lds	r25, 0x2548	; 0x802548 <g_aprs_alert_1_gyro_x_mdps+0x1>
   20cf4:	a0 91 49 25 	lds	r26, 0x2549	; 0x802549 <g_aprs_alert_1_gyro_x_mdps+0x2>
   20cf8:	b0 91 4a 25 	lds	r27, 0x254A	; 0x80254a <g_aprs_alert_1_gyro_x_mdps+0x3>
   20cfc:	8f ab       	std	Y+55, r24	; 0x37
   20cfe:	98 af       	std	Y+56, r25	; 0x38
   20d00:	a9 af       	std	Y+57, r26	; 0x39
   20d02:	ba af       	std	Y+58, r27	; 0x3a
				l_aprs_alert_1_gyro_y_mdps = g_aprs_alert_1_gyro_y_mdps;
   20d04:	80 91 4b 25 	lds	r24, 0x254B	; 0x80254b <g_aprs_alert_1_gyro_y_mdps>
   20d08:	90 91 4c 25 	lds	r25, 0x254C	; 0x80254c <g_aprs_alert_1_gyro_y_mdps+0x1>
   20d0c:	a0 91 4d 25 	lds	r26, 0x254D	; 0x80254d <g_aprs_alert_1_gyro_y_mdps+0x2>
   20d10:	b0 91 4e 25 	lds	r27, 0x254E	; 0x80254e <g_aprs_alert_1_gyro_y_mdps+0x3>
   20d14:	8b af       	std	Y+59, r24	; 0x3b
   20d16:	9c af       	std	Y+60, r25	; 0x3c
   20d18:	ad af       	std	Y+61, r26	; 0x3d
   20d1a:	be af       	std	Y+62, r27	; 0x3e
				l_aprs_alert_1_gyro_z_mdps = g_aprs_alert_1_gyro_z_mdps;
   20d1c:	9e 01       	movw	r18, r28
   20d1e:	21 5c       	subi	r18, 0xC1	; 193
   20d20:	3f 4f       	sbci	r19, 0xFF	; 255
   20d22:	80 91 4f 25 	lds	r24, 0x254F	; 0x80254f <g_aprs_alert_1_gyro_z_mdps>
   20d26:	90 91 50 25 	lds	r25, 0x2550	; 0x802550 <g_aprs_alert_1_gyro_z_mdps+0x1>
   20d2a:	a0 91 51 25 	lds	r26, 0x2551	; 0x802551 <g_aprs_alert_1_gyro_z_mdps+0x2>
   20d2e:	b0 91 52 25 	lds	r27, 0x2552	; 0x802552 <g_aprs_alert_1_gyro_z_mdps+0x3>
   20d32:	f9 01       	movw	r30, r18
   20d34:	80 83       	st	Z, r24
   20d36:	91 83       	std	Z+1, r25	; 0x01
   20d38:	a2 83       	std	Z+2, r26	; 0x02
   20d3a:	b3 83       	std	Z+3, r27	; 0x03
				cpu_irq_restore(flags);
   20d3c:	8a a1       	ldd	r24, Y+34	; 0x22
   20d3e:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

				if ((l_aprs_alert_reason == APRS_ALERT_REASON__GYRO) || (l_aprs_alert_reason == APRS_ALERT_REASON__REQUEST)) {
   20d42:	8a 8d       	ldd	r24, Y+26	; 0x1a
   20d44:	83 30       	cpi	r24, 0x03	; 3
   20d46:	19 f0       	breq	.+6      	; 0x20d4e <task_main_aprs+0x8b4>
   20d48:	8a 8d       	ldd	r24, Y+26	; 0x1a
   20d4a:	86 30       	cpi	r24, 0x06	; 6
   20d4c:	11 f4       	brne	.+4      	; 0x20d52 <task_main_aprs+0x8b8>
					l_mark = '*';
   20d4e:	8a e2       	ldi	r24, 0x2A	; 42
   20d50:	8d 8f       	std	Y+29, r24	; 0x1d
				int len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#81 DEBUG: message N1 in queue ...\r\n");
				udi_write_tx_buf(g_prepare_buf, len, false);
				#endif

				/* Message content */
				l_msg_buf_len  = snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_FORWARD, g_aprs_source_callsign, g_aprs_source_ssid);
   20d52:	81 e2       	ldi	r24, 0x21	; 33
   20d54:	95 e2       	ldi	r25, 0x25	; 37
   20d56:	89 2f       	mov	r24, r25
   20d58:	8f 93       	push	r24
   20d5a:	81 e2       	ldi	r24, 0x21	; 33
   20d5c:	95 e2       	ldi	r25, 0x25	; 37
   20d5e:	8f 93       	push	r24
   20d60:	85 e1       	ldi	r24, 0x15	; 21
   20d62:	95 e2       	ldi	r25, 0x25	; 37
   20d64:	89 2f       	mov	r24, r25
   20d66:	8f 93       	push	r24
   20d68:	85 e1       	ldi	r24, 0x15	; 21
   20d6a:	95 e2       	ldi	r25, 0x25	; 37
   20d6c:	8f 93       	push	r24
   20d6e:	87 e5       	ldi	r24, 0x57	; 87
   20d70:	9d e3       	ldi	r25, 0x3D	; 61
   20d72:	89 2f       	mov	r24, r25
   20d74:	8f 93       	push	r24
   20d76:	87 e5       	ldi	r24, 0x57	; 87
   20d78:	9d e3       	ldi	r25, 0x3D	; 61
   20d7a:	8f 93       	push	r24
   20d7c:	1f 92       	push	r1
   20d7e:	80 e8       	ldi	r24, 0x80	; 128
   20d80:	8f 93       	push	r24
   20d82:	ce 01       	movw	r24, r28
   20d84:	8d 59       	subi	r24, 0x9D	; 157
   20d86:	9f 4f       	sbci	r25, 0xFF	; 255
   20d88:	29 2f       	mov	r18, r25
   20d8a:	2f 93       	push	r18
   20d8c:	8f 93       	push	r24
   20d8e:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
   20d92:	2d b7       	in	r18, 0x3d	; 61
   20d94:	3e b7       	in	r19, 0x3e	; 62
   20d96:	26 5f       	subi	r18, 0xF6	; 246
   20d98:	3f 4f       	sbci	r19, 0xFF	; 255
   20d9a:	cd bf       	out	0x3d, r28	; 61
   20d9c:	de bf       	out	0x3e, r29	; 62
   20d9e:	8b 8f       	std	Y+27, r24	; 0x1b
   20da0:	9c 8f       	std	Y+28, r25	; 0x1c
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_CODE, l_course_deg, l_speed_kn);
   20da2:	8a e6       	ldi	r24, 0x6A	; 106
   20da4:	e8 2e       	mov	r14, r24
   20da6:	88 0f       	add	r24, r24
   20da8:	ff 08       	sbc	r15, r15
   20daa:	8c 85       	ldd	r24, Y+12	; 0x0c
   20dac:	08 2f       	mov	r16, r24
   20dae:	88 0f       	add	r24, r24
   20db0:	11 0b       	sbc	r17, r17
   20db2:	8f 81       	ldd	r24, Y+7	; 0x07
   20db4:	a8 2f       	mov	r26, r24
   20db6:	b0 e0       	ldi	r27, 0x00	; 0
   20db8:	8f e2       	ldi	r24, 0x2F	; 47
   20dba:	e8 2f       	mov	r30, r24
   20dbc:	88 0f       	add	r24, r24
   20dbe:	ff 0b       	sbc	r31, r31
   20dc0:	8e 81       	ldd	r24, Y+6	; 0x06
   20dc2:	68 2f       	mov	r22, r24
   20dc4:	88 0f       	add	r24, r24
   20dc6:	77 0b       	sbc	r23, r23
   20dc8:	89 81       	ldd	r24, Y+1	; 0x01
   20dca:	48 2f       	mov	r20, r24
   20dcc:	50 e0       	ldi	r21, 0x00	; 0
   20dce:	8b 8d       	ldd	r24, Y+27	; 0x1b
   20dd0:	9c 8d       	ldd	r25, Y+28	; 0x1c
   20dd2:	9e 01       	movw	r18, r28
   20dd4:	2d 59       	subi	r18, 0x9D	; 157
   20dd6:	3f 4f       	sbci	r19, 0xFF	; 255
   20dd8:	82 0f       	add	r24, r18
   20dda:	93 1f       	adc	r25, r19
   20ddc:	28 89       	ldd	r18, Y+16	; 0x10
   20dde:	2f 93       	push	r18
   20de0:	2f 85       	ldd	r18, Y+15	; 0x0f
   20de2:	2f 93       	push	r18
   20de4:	2e 85       	ldd	r18, Y+14	; 0x0e
   20de6:	2f 93       	push	r18
   20de8:	2d 85       	ldd	r18, Y+13	; 0x0d
   20dea:	2f 93       	push	r18
   20dec:	2f 2d       	mov	r18, r15
   20dee:	2f 93       	push	r18
   20df0:	2e 2d       	mov	r18, r14
   20df2:	2f 93       	push	r18
   20df4:	21 2f       	mov	r18, r17
   20df6:	2f 93       	push	r18
   20df8:	20 2f       	mov	r18, r16
   20dfa:	2f 93       	push	r18
   20dfc:	2b 85       	ldd	r18, Y+11	; 0x0b
   20dfe:	2f 93       	push	r18
   20e00:	2a 85       	ldd	r18, Y+10	; 0x0a
   20e02:	2f 93       	push	r18
   20e04:	29 85       	ldd	r18, Y+9	; 0x09
   20e06:	2f 93       	push	r18
   20e08:	28 85       	ldd	r18, Y+8	; 0x08
   20e0a:	2f 93       	push	r18
   20e0c:	2b 2f       	mov	r18, r27
   20e0e:	2f 93       	push	r18
   20e10:	2a 2f       	mov	r18, r26
   20e12:	2f 93       	push	r18
   20e14:	2f 2f       	mov	r18, r31
   20e16:	2f 93       	push	r18
   20e18:	2e 2f       	mov	r18, r30
   20e1a:	2f 93       	push	r18
   20e1c:	27 2f       	mov	r18, r23
   20e1e:	2f 93       	push	r18
   20e20:	26 2f       	mov	r18, r22
   20e22:	2f 93       	push	r18
   20e24:	2d 81       	ldd	r18, Y+5	; 0x05
   20e26:	2f 93       	push	r18
   20e28:	2c 81       	ldd	r18, Y+4	; 0x04
   20e2a:	2f 93       	push	r18
   20e2c:	2b 81       	ldd	r18, Y+3	; 0x03
   20e2e:	2f 93       	push	r18
   20e30:	2a 81       	ldd	r18, Y+2	; 0x02
   20e32:	2f 93       	push	r18
   20e34:	25 2f       	mov	r18, r21
   20e36:	2f 93       	push	r18
   20e38:	24 2f       	mov	r18, r20
   20e3a:	2f 93       	push	r18
   20e3c:	29 e6       	ldi	r18, 0x69	; 105
   20e3e:	3d e3       	ldi	r19, 0x3D	; 61
   20e40:	23 2f       	mov	r18, r19
   20e42:	2f 93       	push	r18
   20e44:	29 e6       	ldi	r18, 0x69	; 105
   20e46:	3d e3       	ldi	r19, 0x3D	; 61
   20e48:	2f 93       	push	r18
   20e4a:	1f 92       	push	r1
   20e4c:	20 e8       	ldi	r18, 0x80	; 128
   20e4e:	2f 93       	push	r18
   20e50:	29 2f       	mov	r18, r25
   20e52:	2f 93       	push	r18
   20e54:	8f 93       	push	r24
   20e56:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
   20e5a:	ed b7       	in	r30, 0x3d	; 61
   20e5c:	fe b7       	in	r31, 0x3e	; 62
   20e5e:	7e 96       	adiw	r30, 0x1e	; 30
   20e60:	cd bf       	out	0x3d, r28	; 61
   20e62:	de bf       	out	0x3e, r29	; 62
   20e64:	9c 01       	movw	r18, r24
   20e66:	8b 8d       	ldd	r24, Y+27	; 0x1b
   20e68:	9c 8d       	ldd	r25, Y+28	; 0x1c
   20e6a:	82 0f       	add	r24, r18
   20e6c:	93 1f       	adc	r25, r19
   20e6e:	8b 8f       	std	Y+27, r24	; 0x1b
   20e70:	9c 8f       	std	Y+28, r25	; 0x1c
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_N1, l_mark, l_aprs_alert_1_gyro_x_mdps / 1000.f, l_aprs_alert_1_gyro_y_mdps / 1000.f, l_aprs_alert_1_gyro_z_mdps / 1000.f);
   20e72:	ce 01       	movw	r24, r28
   20e74:	cf 96       	adiw	r24, 0x3f	; 63
   20e76:	fc 01       	movw	r30, r24
   20e78:	60 81       	ld	r22, Z
   20e7a:	71 81       	ldd	r23, Z+1	; 0x01
   20e7c:	82 81       	ldd	r24, Z+2	; 0x02
   20e7e:	93 81       	ldd	r25, Z+3	; 0x03
   20e80:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   20e84:	dc 01       	movw	r26, r24
   20e86:	cb 01       	movw	r24, r22
   20e88:	20 e0       	ldi	r18, 0x00	; 0
   20e8a:	30 e0       	ldi	r19, 0x00	; 0
   20e8c:	4a e7       	ldi	r20, 0x7A	; 122
   20e8e:	54 e4       	ldi	r21, 0x44	; 68
   20e90:	bc 01       	movw	r22, r24
   20e92:	cd 01       	movw	r24, r26
   20e94:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   20e98:	dc 01       	movw	r26, r24
   20e9a:	cb 01       	movw	r24, r22
   20e9c:	4c 01       	movw	r8, r24
   20e9e:	5d 01       	movw	r10, r26
   20ea0:	6b ad       	ldd	r22, Y+59	; 0x3b
   20ea2:	7c ad       	ldd	r23, Y+60	; 0x3c
   20ea4:	8d ad       	ldd	r24, Y+61	; 0x3d
   20ea6:	9e ad       	ldd	r25, Y+62	; 0x3e
   20ea8:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   20eac:	dc 01       	movw	r26, r24
   20eae:	cb 01       	movw	r24, r22
   20eb0:	20 e0       	ldi	r18, 0x00	; 0
   20eb2:	30 e0       	ldi	r19, 0x00	; 0
   20eb4:	4a e7       	ldi	r20, 0x7A	; 122
   20eb6:	54 e4       	ldi	r21, 0x44	; 68
   20eb8:	bc 01       	movw	r22, r24
   20eba:	cd 01       	movw	r24, r26
   20ebc:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   20ec0:	dc 01       	movw	r26, r24
   20ec2:	cb 01       	movw	r24, r22
   20ec4:	6c 01       	movw	r12, r24
   20ec6:	7d 01       	movw	r14, r26
   20ec8:	6f a9       	ldd	r22, Y+55	; 0x37
   20eca:	78 ad       	ldd	r23, Y+56	; 0x38
   20ecc:	89 ad       	ldd	r24, Y+57	; 0x39
   20ece:	9a ad       	ldd	r25, Y+58	; 0x3a
   20ed0:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   20ed4:	dc 01       	movw	r26, r24
   20ed6:	cb 01       	movw	r24, r22
   20ed8:	20 e0       	ldi	r18, 0x00	; 0
   20eda:	30 e0       	ldi	r19, 0x00	; 0
   20edc:	4a e7       	ldi	r20, 0x7A	; 122
   20ede:	54 e4       	ldi	r21, 0x44	; 68
   20ee0:	bc 01       	movw	r22, r24
   20ee2:	cd 01       	movw	r24, r26
   20ee4:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   20ee8:	dc 01       	movw	r26, r24
   20eea:	cb 01       	movw	r24, r22
   20eec:	2d 8d       	ldd	r18, Y+29	; 0x1d
   20eee:	62 2f       	mov	r22, r18
   20ef0:	22 0f       	add	r18, r18
   20ef2:	77 0b       	sbc	r23, r23
   20ef4:	2b 8d       	ldd	r18, Y+27	; 0x1b
   20ef6:	3c 8d       	ldd	r19, Y+28	; 0x1c
   20ef8:	ae 01       	movw	r20, r28
   20efa:	4d 59       	subi	r20, 0x9D	; 157
   20efc:	5f 4f       	sbci	r21, 0xFF	; 255
   20efe:	24 0f       	add	r18, r20
   20f00:	35 1f       	adc	r19, r21
   20f02:	4b 2d       	mov	r20, r11
   20f04:	4f 93       	push	r20
   20f06:	4a 2d       	mov	r20, r10
   20f08:	4f 93       	push	r20
   20f0a:	49 2d       	mov	r20, r9
   20f0c:	4f 93       	push	r20
   20f0e:	48 2d       	mov	r20, r8
   20f10:	4f 93       	push	r20
   20f12:	4f 2d       	mov	r20, r15
   20f14:	4f 93       	push	r20
   20f16:	4e 2d       	mov	r20, r14
   20f18:	4f 93       	push	r20
   20f1a:	4d 2d       	mov	r20, r13
   20f1c:	4f 93       	push	r20
   20f1e:	4c 2d       	mov	r20, r12
   20f20:	4f 93       	push	r20
   20f22:	4b 2f       	mov	r20, r27
   20f24:	4f 93       	push	r20
   20f26:	4a 2f       	mov	r20, r26
   20f28:	4f 93       	push	r20
   20f2a:	49 2f       	mov	r20, r25
   20f2c:	4f 93       	push	r20
   20f2e:	8f 93       	push	r24
   20f30:	87 2f       	mov	r24, r23
   20f32:	8f 93       	push	r24
   20f34:	86 2f       	mov	r24, r22
   20f36:	8f 93       	push	r24
   20f38:	8e e8       	ldi	r24, 0x8E	; 142
   20f3a:	9d e3       	ldi	r25, 0x3D	; 61
   20f3c:	89 2f       	mov	r24, r25
   20f3e:	8f 93       	push	r24
   20f40:	8e e8       	ldi	r24, 0x8E	; 142
   20f42:	9d e3       	ldi	r25, 0x3D	; 61
   20f44:	8f 93       	push	r24
   20f46:	1f 92       	push	r1
   20f48:	80 e8       	ldi	r24, 0x80	; 128
   20f4a:	8f 93       	push	r24
   20f4c:	83 2f       	mov	r24, r19
   20f4e:	8f 93       	push	r24
   20f50:	82 2f       	mov	r24, r18
   20f52:	8f 93       	push	r24
   20f54:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
   20f58:	2d b7       	in	r18, 0x3d	; 61
   20f5a:	3e b7       	in	r19, 0x3e	; 62
   20f5c:	2c 5e       	subi	r18, 0xEC	; 236
   20f5e:	3f 4f       	sbci	r19, 0xFF	; 255
   20f60:	cd bf       	out	0x3d, r28	; 61
   20f62:	de bf       	out	0x3e, r29	; 62
   20f64:	9c 01       	movw	r18, r24
   20f66:	8b 8d       	ldd	r24, Y+27	; 0x1b
   20f68:	9c 8d       	ldd	r25, Y+28	; 0x1c
   20f6a:	82 0f       	add	r24, r18
   20f6c:	93 1f       	adc	r25, r19
   20f6e:	8b 8f       	std	Y+27, r24	; 0x1b
   20f70:	9c 8f       	std	Y+28, r25	; 0x1c

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N2;
   20f72:	82 e0       	ldi	r24, 0x02	; 2
   20f74:	89 8f       	std	Y+25, r24	; 0x19

				/* Re-activate GPRS when call came in */
				if (l_aprs_alert_reason == APRS_ALERT_REASON__REQUEST) {
   20f76:	8a 8d       	ldd	r24, Y+26	; 0x1a
   20f78:	86 30       	cpi	r24, 0x06	; 6
   20f7a:	09 f0       	breq	.+2      	; 0x20f7e <task_main_aprs+0xae4>
   20f7c:	fb c4       	rjmp	.+2550   	; 0x21974 <task_main_aprs+0x14da>
					static uint8_t s_count = 0;

					if (++s_count < 2) {
   20f7e:	80 91 02 2c 	lds	r24, 0x2C02	; 0x802c02 <s_count.8791>
   20f82:	8f 5f       	subi	r24, 0xFF	; 255
   20f84:	80 93 02 2c 	sts	0x2C02, r24	; 0x802c02 <s_count.8791>
   20f88:	80 91 02 2c 	lds	r24, 0x2C02	; 0x802c02 <s_count.8791>
   20f8c:	82 30       	cpi	r24, 0x02	; 2
   20f8e:	b8 f4       	brcc	.+46     	; 0x20fbe <task_main_aprs+0xb24>
						/* Repeat same packet twice */
						l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N1;
   20f90:	81 e0       	ldi	r24, 0x01	; 1
   20f92:	89 8f       	std	Y+25, r24	; 0x19
						l_aprs_alert_last = l_now_sec + C_APRS_ALERT_MESSAGE_DELAY_SEC;
   20f94:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20f96:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20f98:	a8 a1       	ldd	r26, Y+32	; 0x20
   20f9a:	b9 a1       	ldd	r27, Y+33	; 0x21
   20f9c:	0a 96       	adiw	r24, 0x0a	; 10
   20f9e:	a1 1d       	adc	r26, r1
   20fa0:	b1 1d       	adc	r27, r1
   20fa2:	9c 01       	movw	r18, r24
   20fa4:	ad 01       	movw	r20, r26
   20fa6:	60 e0       	ldi	r22, 0x00	; 0
   20fa8:	70 e0       	ldi	r23, 0x00	; 0
   20faa:	cb 01       	movw	r24, r22
   20fac:	29 8b       	std	Y+17, r18	; 0x11
   20fae:	3a 8b       	std	Y+18, r19	; 0x12
   20fb0:	4b 8b       	std	Y+19, r20	; 0x13
   20fb2:	5c 8b       	std	Y+20, r21	; 0x14
   20fb4:	6d 8b       	std	Y+21, r22	; 0x15
   20fb6:	7e 8b       	std	Y+22, r23	; 0x16
   20fb8:	8f 8b       	std	Y+23, r24	; 0x17
   20fba:	98 8f       	std	Y+24, r25	; 0x18
					} else {
						s_count = 0;
					}
				}
			}
			break;
   20fbc:	db c4       	rjmp	.+2486   	; 0x21974 <task_main_aprs+0x14da>
						/* Repeat same packet twice */
						l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N1;
						l_aprs_alert_last = l_now_sec + C_APRS_ALERT_MESSAGE_DELAY_SEC;

					} else {
						s_count = 0;
   20fbe:	10 92 02 2c 	sts	0x2C02, r1	; 0x802c02 <s_count.8791>
					}
				}
			}
			break;
   20fc2:	d8 c4       	rjmp	.+2480   	; 0x21974 <task_main_aprs+0x14da>

			case APRS_ALERT_FSM_STATE__DO_N2:
			if ((l_aprs_alert_last + C_APRS_ALERT_MESSAGE_DELAY_SEC) < l_now_sec) {
   20fc4:	29 89       	ldd	r18, Y+17	; 0x11
   20fc6:	3a 89       	ldd	r19, Y+18	; 0x12
   20fc8:	4b 89       	ldd	r20, Y+19	; 0x13
   20fca:	5c 89       	ldd	r21, Y+20	; 0x14
   20fcc:	6d 89       	ldd	r22, Y+21	; 0x15
   20fce:	7e 89       	ldd	r23, Y+22	; 0x16
   20fd0:	8f 89       	ldd	r24, Y+23	; 0x17
   20fd2:	98 8d       	ldd	r25, Y+24	; 0x18
   20fd4:	aa e0       	ldi	r26, 0x0A	; 10
   20fd6:	0f 94 b8 2f 	call	0x25f70	; 0x25f70 <__adddi3_s8>
   20fda:	a2 2e       	mov	r10, r18
   20fdc:	b3 2e       	mov	r11, r19
   20fde:	c4 2e       	mov	r12, r20
   20fe0:	d5 2e       	mov	r13, r21
   20fe2:	e6 2e       	mov	r14, r22
   20fe4:	f7 2e       	mov	r15, r23
   20fe6:	08 2f       	mov	r16, r24
   20fe8:	19 2f       	mov	r17, r25
   20fea:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20fec:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20fee:	a8 a1       	ldd	r26, Y+32	; 0x20
   20ff0:	b9 a1       	ldd	r27, Y+33	; 0x21
   20ff2:	1c 01       	movw	r2, r24
   20ff4:	2d 01       	movw	r4, r26
   20ff6:	61 2c       	mov	r6, r1
   20ff8:	71 2c       	mov	r7, r1
   20ffa:	43 01       	movw	r8, r6
   20ffc:	2a 2d       	mov	r18, r10
   20ffe:	3b 2d       	mov	r19, r11
   21000:	4c 2d       	mov	r20, r12
   21002:	5d 2d       	mov	r21, r13
   21004:	6e 2d       	mov	r22, r14
   21006:	7f 2d       	mov	r23, r15
   21008:	80 2f       	mov	r24, r16
   2100a:	91 2f       	mov	r25, r17
   2100c:	a2 2c       	mov	r10, r2
   2100e:	b3 2c       	mov	r11, r3
   21010:	c4 2c       	mov	r12, r4
   21012:	d5 2c       	mov	r13, r5
   21014:	e6 2c       	mov	r14, r6
   21016:	f7 2c       	mov	r15, r7
   21018:	08 2d       	mov	r16, r8
   2101a:	19 2d       	mov	r17, r9
   2101c:	0f 94 cd 2f 	call	0x25f9a	; 0x25f9a <__cmpdi2>
   21020:	08 f0       	brcs	.+2      	; 0x21024 <task_main_aprs+0xb8a>
   21022:	aa c4       	rjmp	.+2388   	; 0x21978 <task_main_aprs+0x14de>
				int16_t l_aprs_alert_1_accel_x_mg;
				int16_t l_aprs_alert_1_accel_y_mg;
				int16_t l_aprs_alert_1_accel_z_mg;

				flags = cpu_irq_save();
   21024:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   21028:	8a a3       	std	Y+34, r24	; 0x22
				l_aprs_alert_1_accel_x_mg = g_aprs_alert_1_accel_x_mg;
   2102a:	ce 01       	movw	r24, r28
   2102c:	8d 5b       	subi	r24, 0xBD	; 189
   2102e:	9f 4f       	sbci	r25, 0xFF	; 255
   21030:	20 91 53 25 	lds	r18, 0x2553	; 0x802553 <g_aprs_alert_1_accel_x_mg>
   21034:	30 91 54 25 	lds	r19, 0x2554	; 0x802554 <g_aprs_alert_1_accel_x_mg+0x1>
   21038:	fc 01       	movw	r30, r24
   2103a:	20 83       	st	Z, r18
   2103c:	31 83       	std	Z+1, r19	; 0x01
				l_aprs_alert_1_accel_y_mg = g_aprs_alert_1_accel_y_mg;
   2103e:	ce 01       	movw	r24, r28
   21040:	8b 5b       	subi	r24, 0xBB	; 187
   21042:	9f 4f       	sbci	r25, 0xFF	; 255
   21044:	20 91 55 25 	lds	r18, 0x2555	; 0x802555 <g_aprs_alert_1_accel_y_mg>
   21048:	30 91 56 25 	lds	r19, 0x2556	; 0x802556 <g_aprs_alert_1_accel_y_mg+0x1>
   2104c:	fc 01       	movw	r30, r24
   2104e:	20 83       	st	Z, r18
   21050:	31 83       	std	Z+1, r19	; 0x01
				l_aprs_alert_1_accel_z_mg = g_aprs_alert_1_accel_z_mg;
   21052:	ce 01       	movw	r24, r28
   21054:	89 5b       	subi	r24, 0xB9	; 185
   21056:	9f 4f       	sbci	r25, 0xFF	; 255
   21058:	20 91 57 25 	lds	r18, 0x2557	; 0x802557 <g_aprs_alert_1_accel_z_mg>
   2105c:	30 91 58 25 	lds	r19, 0x2558	; 0x802558 <g_aprs_alert_1_accel_z_mg+0x1>
   21060:	fc 01       	movw	r30, r24
   21062:	20 83       	st	Z, r18
   21064:	31 83       	std	Z+1, r19	; 0x01
				cpu_irq_restore(flags);
   21066:	8a a1       	ldd	r24, Y+34	; 0x22
   21068:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

				if ((l_aprs_alert_reason == APRS_ALERT_REASON__ACCEL) || (l_aprs_alert_reason == APRS_ALERT_REASON__REQUEST)) {
   2106c:	8a 8d       	ldd	r24, Y+26	; 0x1a
   2106e:	84 30       	cpi	r24, 0x04	; 4
   21070:	19 f0       	breq	.+6      	; 0x21078 <task_main_aprs+0xbde>
   21072:	8a 8d       	ldd	r24, Y+26	; 0x1a
   21074:	86 30       	cpi	r24, 0x06	; 6
   21076:	11 f4       	brne	.+4      	; 0x2107c <task_main_aprs+0xbe2>
					l_mark = '*';
   21078:	8a e2       	ldi	r24, 0x2A	; 42
   2107a:	8d 8f       	std	Y+29, r24	; 0x1d
				int len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#82 DEBUG: message N2 in queue ...\r\n");
				udi_write_tx_buf(g_prepare_buf, len, false);
				#endif

				/* Message content */
				l_msg_buf_len  = snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_FORWARD, g_aprs_source_callsign, g_aprs_source_ssid);
   2107c:	81 e2       	ldi	r24, 0x21	; 33
   2107e:	95 e2       	ldi	r25, 0x25	; 37
   21080:	89 2f       	mov	r24, r25
   21082:	8f 93       	push	r24
   21084:	81 e2       	ldi	r24, 0x21	; 33
   21086:	95 e2       	ldi	r25, 0x25	; 37
   21088:	8f 93       	push	r24
   2108a:	85 e1       	ldi	r24, 0x15	; 21
   2108c:	95 e2       	ldi	r25, 0x25	; 37
   2108e:	89 2f       	mov	r24, r25
   21090:	8f 93       	push	r24
   21092:	85 e1       	ldi	r24, 0x15	; 21
   21094:	95 e2       	ldi	r25, 0x25	; 37
   21096:	8f 93       	push	r24
   21098:	87 e5       	ldi	r24, 0x57	; 87
   2109a:	9d e3       	ldi	r25, 0x3D	; 61
   2109c:	89 2f       	mov	r24, r25
   2109e:	8f 93       	push	r24
   210a0:	87 e5       	ldi	r24, 0x57	; 87
   210a2:	9d e3       	ldi	r25, 0x3D	; 61
   210a4:	8f 93       	push	r24
   210a6:	1f 92       	push	r1
   210a8:	80 e8       	ldi	r24, 0x80	; 128
   210aa:	8f 93       	push	r24
   210ac:	ce 01       	movw	r24, r28
   210ae:	8d 59       	subi	r24, 0x9D	; 157
   210b0:	9f 4f       	sbci	r25, 0xFF	; 255
   210b2:	29 2f       	mov	r18, r25
   210b4:	2f 93       	push	r18
   210b6:	8f 93       	push	r24
   210b8:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
   210bc:	2d b7       	in	r18, 0x3d	; 61
   210be:	3e b7       	in	r19, 0x3e	; 62
   210c0:	26 5f       	subi	r18, 0xF6	; 246
   210c2:	3f 4f       	sbci	r19, 0xFF	; 255
   210c4:	cd bf       	out	0x3d, r28	; 61
   210c6:	de bf       	out	0x3e, r29	; 62
   210c8:	8b 8f       	std	Y+27, r24	; 0x1b
   210ca:	9c 8f       	std	Y+28, r25	; 0x1c
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_CODE, l_course_deg, l_speed_kn);
   210cc:	8a e6       	ldi	r24, 0x6A	; 106
   210ce:	e8 2e       	mov	r14, r24
   210d0:	88 0f       	add	r24, r24
   210d2:	ff 08       	sbc	r15, r15
   210d4:	8c 85       	ldd	r24, Y+12	; 0x0c
   210d6:	08 2f       	mov	r16, r24
   210d8:	88 0f       	add	r24, r24
   210da:	11 0b       	sbc	r17, r17
   210dc:	8f 81       	ldd	r24, Y+7	; 0x07
   210de:	a8 2f       	mov	r26, r24
   210e0:	b0 e0       	ldi	r27, 0x00	; 0
   210e2:	8f e2       	ldi	r24, 0x2F	; 47
   210e4:	e8 2f       	mov	r30, r24
   210e6:	88 0f       	add	r24, r24
   210e8:	ff 0b       	sbc	r31, r31
   210ea:	8e 81       	ldd	r24, Y+6	; 0x06
   210ec:	68 2f       	mov	r22, r24
   210ee:	88 0f       	add	r24, r24
   210f0:	77 0b       	sbc	r23, r23
   210f2:	89 81       	ldd	r24, Y+1	; 0x01
   210f4:	48 2f       	mov	r20, r24
   210f6:	50 e0       	ldi	r21, 0x00	; 0
   210f8:	8b 8d       	ldd	r24, Y+27	; 0x1b
   210fa:	9c 8d       	ldd	r25, Y+28	; 0x1c
   210fc:	9e 01       	movw	r18, r28
   210fe:	2d 59       	subi	r18, 0x9D	; 157
   21100:	3f 4f       	sbci	r19, 0xFF	; 255
   21102:	82 0f       	add	r24, r18
   21104:	93 1f       	adc	r25, r19
   21106:	28 89       	ldd	r18, Y+16	; 0x10
   21108:	2f 93       	push	r18
   2110a:	2f 85       	ldd	r18, Y+15	; 0x0f
   2110c:	2f 93       	push	r18
   2110e:	2e 85       	ldd	r18, Y+14	; 0x0e
   21110:	2f 93       	push	r18
   21112:	2d 85       	ldd	r18, Y+13	; 0x0d
   21114:	2f 93       	push	r18
   21116:	2f 2d       	mov	r18, r15
   21118:	2f 93       	push	r18
   2111a:	2e 2d       	mov	r18, r14
   2111c:	2f 93       	push	r18
   2111e:	21 2f       	mov	r18, r17
   21120:	2f 93       	push	r18
   21122:	20 2f       	mov	r18, r16
   21124:	2f 93       	push	r18
   21126:	2b 85       	ldd	r18, Y+11	; 0x0b
   21128:	2f 93       	push	r18
   2112a:	2a 85       	ldd	r18, Y+10	; 0x0a
   2112c:	2f 93       	push	r18
   2112e:	29 85       	ldd	r18, Y+9	; 0x09
   21130:	2f 93       	push	r18
   21132:	28 85       	ldd	r18, Y+8	; 0x08
   21134:	2f 93       	push	r18
   21136:	2b 2f       	mov	r18, r27
   21138:	2f 93       	push	r18
   2113a:	2a 2f       	mov	r18, r26
   2113c:	2f 93       	push	r18
   2113e:	2f 2f       	mov	r18, r31
   21140:	2f 93       	push	r18
   21142:	2e 2f       	mov	r18, r30
   21144:	2f 93       	push	r18
   21146:	27 2f       	mov	r18, r23
   21148:	2f 93       	push	r18
   2114a:	26 2f       	mov	r18, r22
   2114c:	2f 93       	push	r18
   2114e:	2d 81       	ldd	r18, Y+5	; 0x05
   21150:	2f 93       	push	r18
   21152:	2c 81       	ldd	r18, Y+4	; 0x04
   21154:	2f 93       	push	r18
   21156:	2b 81       	ldd	r18, Y+3	; 0x03
   21158:	2f 93       	push	r18
   2115a:	2a 81       	ldd	r18, Y+2	; 0x02
   2115c:	2f 93       	push	r18
   2115e:	25 2f       	mov	r18, r21
   21160:	2f 93       	push	r18
   21162:	24 2f       	mov	r18, r20
   21164:	2f 93       	push	r18
   21166:	29 e6       	ldi	r18, 0x69	; 105
   21168:	3d e3       	ldi	r19, 0x3D	; 61
   2116a:	23 2f       	mov	r18, r19
   2116c:	2f 93       	push	r18
   2116e:	29 e6       	ldi	r18, 0x69	; 105
   21170:	3d e3       	ldi	r19, 0x3D	; 61
   21172:	2f 93       	push	r18
   21174:	1f 92       	push	r1
   21176:	20 e8       	ldi	r18, 0x80	; 128
   21178:	2f 93       	push	r18
   2117a:	29 2f       	mov	r18, r25
   2117c:	2f 93       	push	r18
   2117e:	8f 93       	push	r24
   21180:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
   21184:	ed b7       	in	r30, 0x3d	; 61
   21186:	fe b7       	in	r31, 0x3e	; 62
   21188:	7e 96       	adiw	r30, 0x1e	; 30
   2118a:	cd bf       	out	0x3d, r28	; 61
   2118c:	de bf       	out	0x3e, r29	; 62
   2118e:	9c 01       	movw	r18, r24
   21190:	8b 8d       	ldd	r24, Y+27	; 0x1b
   21192:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21194:	82 0f       	add	r24, r18
   21196:	93 1f       	adc	r25, r19
   21198:	8b 8f       	std	Y+27, r24	; 0x1b
   2119a:	9c 8f       	std	Y+28, r25	; 0x1c
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_N2, l_mark, l_aprs_alert_1_accel_x_mg / 1000.f, l_aprs_alert_1_accel_y_mg / 1000.f, l_aprs_alert_1_accel_z_mg / 1000.f);
   2119c:	ce 01       	movw	r24, r28
   2119e:	89 5b       	subi	r24, 0xB9	; 185
   211a0:	9f 4f       	sbci	r25, 0xFF	; 255
   211a2:	fc 01       	movw	r30, r24
   211a4:	80 81       	ld	r24, Z
   211a6:	91 81       	ldd	r25, Z+1	; 0x01
   211a8:	09 2e       	mov	r0, r25
   211aa:	00 0c       	add	r0, r0
   211ac:	aa 0b       	sbc	r26, r26
   211ae:	bb 0b       	sbc	r27, r27
   211b0:	bc 01       	movw	r22, r24
   211b2:	cd 01       	movw	r24, r26
   211b4:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   211b8:	dc 01       	movw	r26, r24
   211ba:	cb 01       	movw	r24, r22
   211bc:	20 e0       	ldi	r18, 0x00	; 0
   211be:	30 e0       	ldi	r19, 0x00	; 0
   211c0:	4a e7       	ldi	r20, 0x7A	; 122
   211c2:	54 e4       	ldi	r21, 0x44	; 68
   211c4:	bc 01       	movw	r22, r24
   211c6:	cd 01       	movw	r24, r26
   211c8:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   211cc:	dc 01       	movw	r26, r24
   211ce:	cb 01       	movw	r24, r22
   211d0:	4c 01       	movw	r8, r24
   211d2:	5d 01       	movw	r10, r26
   211d4:	ce 01       	movw	r24, r28
   211d6:	8b 5b       	subi	r24, 0xBB	; 187
   211d8:	9f 4f       	sbci	r25, 0xFF	; 255
   211da:	fc 01       	movw	r30, r24
   211dc:	80 81       	ld	r24, Z
   211de:	91 81       	ldd	r25, Z+1	; 0x01
   211e0:	09 2e       	mov	r0, r25
   211e2:	00 0c       	add	r0, r0
   211e4:	aa 0b       	sbc	r26, r26
   211e6:	bb 0b       	sbc	r27, r27
   211e8:	bc 01       	movw	r22, r24
   211ea:	cd 01       	movw	r24, r26
   211ec:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   211f0:	dc 01       	movw	r26, r24
   211f2:	cb 01       	movw	r24, r22
   211f4:	20 e0       	ldi	r18, 0x00	; 0
   211f6:	30 e0       	ldi	r19, 0x00	; 0
   211f8:	4a e7       	ldi	r20, 0x7A	; 122
   211fa:	54 e4       	ldi	r21, 0x44	; 68
   211fc:	bc 01       	movw	r22, r24
   211fe:	cd 01       	movw	r24, r26
   21200:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   21204:	dc 01       	movw	r26, r24
   21206:	cb 01       	movw	r24, r22
   21208:	6c 01       	movw	r12, r24
   2120a:	7d 01       	movw	r14, r26
   2120c:	ce 01       	movw	r24, r28
   2120e:	8d 5b       	subi	r24, 0xBD	; 189
   21210:	9f 4f       	sbci	r25, 0xFF	; 255
   21212:	fc 01       	movw	r30, r24
   21214:	80 81       	ld	r24, Z
   21216:	91 81       	ldd	r25, Z+1	; 0x01
   21218:	09 2e       	mov	r0, r25
   2121a:	00 0c       	add	r0, r0
   2121c:	aa 0b       	sbc	r26, r26
   2121e:	bb 0b       	sbc	r27, r27
   21220:	bc 01       	movw	r22, r24
   21222:	cd 01       	movw	r24, r26
   21224:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   21228:	dc 01       	movw	r26, r24
   2122a:	cb 01       	movw	r24, r22
   2122c:	20 e0       	ldi	r18, 0x00	; 0
   2122e:	30 e0       	ldi	r19, 0x00	; 0
   21230:	4a e7       	ldi	r20, 0x7A	; 122
   21232:	54 e4       	ldi	r21, 0x44	; 68
   21234:	bc 01       	movw	r22, r24
   21236:	cd 01       	movw	r24, r26
   21238:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   2123c:	dc 01       	movw	r26, r24
   2123e:	cb 01       	movw	r24, r22
   21240:	2d 8d       	ldd	r18, Y+29	; 0x1d
   21242:	62 2f       	mov	r22, r18
   21244:	22 0f       	add	r18, r18
   21246:	77 0b       	sbc	r23, r23
   21248:	2b 8d       	ldd	r18, Y+27	; 0x1b
   2124a:	3c 8d       	ldd	r19, Y+28	; 0x1c
   2124c:	ae 01       	movw	r20, r28
   2124e:	4d 59       	subi	r20, 0x9D	; 157
   21250:	5f 4f       	sbci	r21, 0xFF	; 255
   21252:	24 0f       	add	r18, r20
   21254:	35 1f       	adc	r19, r21
   21256:	4b 2d       	mov	r20, r11
   21258:	4f 93       	push	r20
   2125a:	4a 2d       	mov	r20, r10
   2125c:	4f 93       	push	r20
   2125e:	49 2d       	mov	r20, r9
   21260:	4f 93       	push	r20
   21262:	48 2d       	mov	r20, r8
   21264:	4f 93       	push	r20
   21266:	4f 2d       	mov	r20, r15
   21268:	4f 93       	push	r20
   2126a:	4e 2d       	mov	r20, r14
   2126c:	4f 93       	push	r20
   2126e:	4d 2d       	mov	r20, r13
   21270:	4f 93       	push	r20
   21272:	4c 2d       	mov	r20, r12
   21274:	4f 93       	push	r20
   21276:	4b 2f       	mov	r20, r27
   21278:	4f 93       	push	r20
   2127a:	4a 2f       	mov	r20, r26
   2127c:	4f 93       	push	r20
   2127e:	49 2f       	mov	r20, r25
   21280:	4f 93       	push	r20
   21282:	8f 93       	push	r24
   21284:	87 2f       	mov	r24, r23
   21286:	8f 93       	push	r24
   21288:	86 2f       	mov	r24, r22
   2128a:	8f 93       	push	r24
   2128c:	84 eb       	ldi	r24, 0xB4	; 180
   2128e:	9d e3       	ldi	r25, 0x3D	; 61
   21290:	89 2f       	mov	r24, r25
   21292:	8f 93       	push	r24
   21294:	84 eb       	ldi	r24, 0xB4	; 180
   21296:	9d e3       	ldi	r25, 0x3D	; 61
   21298:	8f 93       	push	r24
   2129a:	1f 92       	push	r1
   2129c:	80 e8       	ldi	r24, 0x80	; 128
   2129e:	8f 93       	push	r24
   212a0:	83 2f       	mov	r24, r19
   212a2:	8f 93       	push	r24
   212a4:	82 2f       	mov	r24, r18
   212a6:	8f 93       	push	r24
   212a8:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
   212ac:	2d b7       	in	r18, 0x3d	; 61
   212ae:	3e b7       	in	r19, 0x3e	; 62
   212b0:	2c 5e       	subi	r18, 0xEC	; 236
   212b2:	3f 4f       	sbci	r19, 0xFF	; 255
   212b4:	cd bf       	out	0x3d, r28	; 61
   212b6:	de bf       	out	0x3e, r29	; 62
   212b8:	9c 01       	movw	r18, r24
   212ba:	8b 8d       	ldd	r24, Y+27	; 0x1b
   212bc:	9c 8d       	ldd	r25, Y+28	; 0x1c
   212be:	82 0f       	add	r24, r18
   212c0:	93 1f       	adc	r25, r19
   212c2:	8b 8f       	std	Y+27, r24	; 0x1b
   212c4:	9c 8f       	std	Y+28, r25	; 0x1c

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N3;
   212c6:	83 e0       	ldi	r24, 0x03	; 3
   212c8:	89 8f       	std	Y+25, r24	; 0x19
			}
			break;
   212ca:	56 c3       	rjmp	.+1708   	; 0x21978 <task_main_aprs+0x14de>

			case APRS_ALERT_FSM_STATE__DO_N3:
			if ((l_aprs_alert_last + C_APRS_ALERT_MESSAGE_DELAY_SEC) < l_now_sec) {
   212cc:	29 89       	ldd	r18, Y+17	; 0x11
   212ce:	3a 89       	ldd	r19, Y+18	; 0x12
   212d0:	4b 89       	ldd	r20, Y+19	; 0x13
   212d2:	5c 89       	ldd	r21, Y+20	; 0x14
   212d4:	6d 89       	ldd	r22, Y+21	; 0x15
   212d6:	7e 89       	ldd	r23, Y+22	; 0x16
   212d8:	8f 89       	ldd	r24, Y+23	; 0x17
   212da:	98 8d       	ldd	r25, Y+24	; 0x18
   212dc:	aa e0       	ldi	r26, 0x0A	; 10
   212de:	0f 94 b8 2f 	call	0x25f70	; 0x25f70 <__adddi3_s8>
   212e2:	a2 2e       	mov	r10, r18
   212e4:	b3 2e       	mov	r11, r19
   212e6:	c4 2e       	mov	r12, r20
   212e8:	d5 2e       	mov	r13, r21
   212ea:	e6 2e       	mov	r14, r22
   212ec:	f7 2e       	mov	r15, r23
   212ee:	08 2f       	mov	r16, r24
   212f0:	19 2f       	mov	r17, r25
   212f2:	8e 8d       	ldd	r24, Y+30	; 0x1e
   212f4:	9f 8d       	ldd	r25, Y+31	; 0x1f
   212f6:	a8 a1       	ldd	r26, Y+32	; 0x20
   212f8:	b9 a1       	ldd	r27, Y+33	; 0x21
   212fa:	1c 01       	movw	r2, r24
   212fc:	2d 01       	movw	r4, r26
   212fe:	61 2c       	mov	r6, r1
   21300:	71 2c       	mov	r7, r1
   21302:	43 01       	movw	r8, r6
   21304:	2a 2d       	mov	r18, r10
   21306:	3b 2d       	mov	r19, r11
   21308:	4c 2d       	mov	r20, r12
   2130a:	5d 2d       	mov	r21, r13
   2130c:	6e 2d       	mov	r22, r14
   2130e:	7f 2d       	mov	r23, r15
   21310:	80 2f       	mov	r24, r16
   21312:	91 2f       	mov	r25, r17
   21314:	a2 2c       	mov	r10, r2
   21316:	b3 2c       	mov	r11, r3
   21318:	c4 2c       	mov	r12, r4
   2131a:	d5 2c       	mov	r13, r5
   2131c:	e6 2c       	mov	r14, r6
   2131e:	f7 2c       	mov	r15, r7
   21320:	08 2d       	mov	r16, r8
   21322:	19 2d       	mov	r17, r9
   21324:	0f 94 cd 2f 	call	0x25f9a	; 0x25f9a <__cmpdi2>
   21328:	08 f0       	brcs	.+2      	; 0x2132c <task_main_aprs+0xe92>
   2132a:	28 c3       	rjmp	.+1616   	; 0x2197c <task_main_aprs+0x14e2>
				int32_t l_aprs_alert_2_mag_x_nT;
				int32_t l_aprs_alert_2_mag_y_nT;
				int32_t l_aprs_alert_2_mag_z_nT;

				flags = cpu_irq_save();
   2132c:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   21330:	8a a3       	std	Y+34, r24	; 0x22
				l_aprs_alert_2_mag_x_nT = g_aprs_alert_2_mag_x_nT;
   21332:	9e 01       	movw	r18, r28
   21334:	27 5b       	subi	r18, 0xB7	; 183
   21336:	3f 4f       	sbci	r19, 0xFF	; 255
   21338:	80 91 59 25 	lds	r24, 0x2559	; 0x802559 <g_aprs_alert_2_mag_x_nT>
   2133c:	90 91 5a 25 	lds	r25, 0x255A	; 0x80255a <g_aprs_alert_2_mag_x_nT+0x1>
   21340:	a0 91 5b 25 	lds	r26, 0x255B	; 0x80255b <g_aprs_alert_2_mag_x_nT+0x2>
   21344:	b0 91 5c 25 	lds	r27, 0x255C	; 0x80255c <g_aprs_alert_2_mag_x_nT+0x3>
   21348:	f9 01       	movw	r30, r18
   2134a:	80 83       	st	Z, r24
   2134c:	91 83       	std	Z+1, r25	; 0x01
   2134e:	a2 83       	std	Z+2, r26	; 0x02
   21350:	b3 83       	std	Z+3, r27	; 0x03
				l_aprs_alert_2_mag_y_nT = g_aprs_alert_2_mag_y_nT;
   21352:	9e 01       	movw	r18, r28
   21354:	23 5b       	subi	r18, 0xB3	; 179
   21356:	3f 4f       	sbci	r19, 0xFF	; 255
   21358:	80 91 5d 25 	lds	r24, 0x255D	; 0x80255d <g_aprs_alert_2_mag_y_nT>
   2135c:	90 91 5e 25 	lds	r25, 0x255E	; 0x80255e <g_aprs_alert_2_mag_y_nT+0x1>
   21360:	a0 91 5f 25 	lds	r26, 0x255F	; 0x80255f <g_aprs_alert_2_mag_y_nT+0x2>
   21364:	b0 91 60 25 	lds	r27, 0x2560	; 0x802560 <g_aprs_alert_2_mag_y_nT+0x3>
   21368:	f9 01       	movw	r30, r18
   2136a:	80 83       	st	Z, r24
   2136c:	91 83       	std	Z+1, r25	; 0x01
   2136e:	a2 83       	std	Z+2, r26	; 0x02
   21370:	b3 83       	std	Z+3, r27	; 0x03
				l_aprs_alert_2_mag_z_nT = g_aprs_alert_2_mag_z_nT;
   21372:	9e 01       	movw	r18, r28
   21374:	2f 5a       	subi	r18, 0xAF	; 175
   21376:	3f 4f       	sbci	r19, 0xFF	; 255
   21378:	80 91 61 25 	lds	r24, 0x2561	; 0x802561 <g_aprs_alert_2_mag_z_nT>
   2137c:	90 91 62 25 	lds	r25, 0x2562	; 0x802562 <g_aprs_alert_2_mag_z_nT+0x1>
   21380:	a0 91 63 25 	lds	r26, 0x2563	; 0x802563 <g_aprs_alert_2_mag_z_nT+0x2>
   21384:	b0 91 64 25 	lds	r27, 0x2564	; 0x802564 <g_aprs_alert_2_mag_z_nT+0x3>
   21388:	f9 01       	movw	r30, r18
   2138a:	80 83       	st	Z, r24
   2138c:	91 83       	std	Z+1, r25	; 0x01
   2138e:	a2 83       	std	Z+2, r26	; 0x02
   21390:	b3 83       	std	Z+3, r27	; 0x03
				cpu_irq_restore(flags);
   21392:	8a a1       	ldd	r24, Y+34	; 0x22
   21394:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

				if ((l_aprs_alert_reason == APRS_ALERT_REASON__MAGNET) || (l_aprs_alert_reason == APRS_ALERT_REASON__REQUEST)) {
   21398:	8a 8d       	ldd	r24, Y+26	; 0x1a
   2139a:	85 30       	cpi	r24, 0x05	; 5
   2139c:	19 f0       	breq	.+6      	; 0x213a4 <task_main_aprs+0xf0a>
   2139e:	8a 8d       	ldd	r24, Y+26	; 0x1a
   213a0:	86 30       	cpi	r24, 0x06	; 6
   213a2:	11 f4       	brne	.+4      	; 0x213a8 <task_main_aprs+0xf0e>
					l_mark = '*';
   213a4:	8a e2       	ldi	r24, 0x2A	; 42
   213a6:	8d 8f       	std	Y+29, r24	; 0x1d
				int len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#83 DEBUG: message N3 in queue ...\r\n");
				udi_write_tx_buf(g_prepare_buf, len, false);
				#endif

				/* Message content */
				l_msg_buf_len  = snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_FORWARD, g_aprs_source_callsign, g_aprs_source_ssid);
   213a8:	81 e2       	ldi	r24, 0x21	; 33
   213aa:	95 e2       	ldi	r25, 0x25	; 37
   213ac:	89 2f       	mov	r24, r25
   213ae:	8f 93       	push	r24
   213b0:	81 e2       	ldi	r24, 0x21	; 33
   213b2:	95 e2       	ldi	r25, 0x25	; 37
   213b4:	8f 93       	push	r24
   213b6:	85 e1       	ldi	r24, 0x15	; 21
   213b8:	95 e2       	ldi	r25, 0x25	; 37
   213ba:	89 2f       	mov	r24, r25
   213bc:	8f 93       	push	r24
   213be:	85 e1       	ldi	r24, 0x15	; 21
   213c0:	95 e2       	ldi	r25, 0x25	; 37
   213c2:	8f 93       	push	r24
   213c4:	87 e5       	ldi	r24, 0x57	; 87
   213c6:	9d e3       	ldi	r25, 0x3D	; 61
   213c8:	89 2f       	mov	r24, r25
   213ca:	8f 93       	push	r24
   213cc:	87 e5       	ldi	r24, 0x57	; 87
   213ce:	9d e3       	ldi	r25, 0x3D	; 61
   213d0:	8f 93       	push	r24
   213d2:	1f 92       	push	r1
   213d4:	80 e8       	ldi	r24, 0x80	; 128
   213d6:	8f 93       	push	r24
   213d8:	ce 01       	movw	r24, r28
   213da:	8d 59       	subi	r24, 0x9D	; 157
   213dc:	9f 4f       	sbci	r25, 0xFF	; 255
   213de:	29 2f       	mov	r18, r25
   213e0:	2f 93       	push	r18
   213e2:	8f 93       	push	r24
   213e4:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
   213e8:	2d b7       	in	r18, 0x3d	; 61
   213ea:	3e b7       	in	r19, 0x3e	; 62
   213ec:	26 5f       	subi	r18, 0xF6	; 246
   213ee:	3f 4f       	sbci	r19, 0xFF	; 255
   213f0:	cd bf       	out	0x3d, r28	; 61
   213f2:	de bf       	out	0x3e, r29	; 62
   213f4:	8b 8f       	std	Y+27, r24	; 0x1b
   213f6:	9c 8f       	std	Y+28, r25	; 0x1c
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_CODE, l_course_deg, l_speed_kn);
   213f8:	8a e6       	ldi	r24, 0x6A	; 106
   213fa:	e8 2e       	mov	r14, r24
   213fc:	88 0f       	add	r24, r24
   213fe:	ff 08       	sbc	r15, r15
   21400:	8c 85       	ldd	r24, Y+12	; 0x0c
   21402:	08 2f       	mov	r16, r24
   21404:	88 0f       	add	r24, r24
   21406:	11 0b       	sbc	r17, r17
   21408:	8f 81       	ldd	r24, Y+7	; 0x07
   2140a:	a8 2f       	mov	r26, r24
   2140c:	b0 e0       	ldi	r27, 0x00	; 0
   2140e:	8f e2       	ldi	r24, 0x2F	; 47
   21410:	e8 2f       	mov	r30, r24
   21412:	88 0f       	add	r24, r24
   21414:	ff 0b       	sbc	r31, r31
   21416:	8e 81       	ldd	r24, Y+6	; 0x06
   21418:	68 2f       	mov	r22, r24
   2141a:	88 0f       	add	r24, r24
   2141c:	77 0b       	sbc	r23, r23
   2141e:	89 81       	ldd	r24, Y+1	; 0x01
   21420:	48 2f       	mov	r20, r24
   21422:	50 e0       	ldi	r21, 0x00	; 0
   21424:	8b 8d       	ldd	r24, Y+27	; 0x1b
   21426:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21428:	9e 01       	movw	r18, r28
   2142a:	2d 59       	subi	r18, 0x9D	; 157
   2142c:	3f 4f       	sbci	r19, 0xFF	; 255
   2142e:	82 0f       	add	r24, r18
   21430:	93 1f       	adc	r25, r19
   21432:	28 89       	ldd	r18, Y+16	; 0x10
   21434:	2f 93       	push	r18
   21436:	2f 85       	ldd	r18, Y+15	; 0x0f
   21438:	2f 93       	push	r18
   2143a:	2e 85       	ldd	r18, Y+14	; 0x0e
   2143c:	2f 93       	push	r18
   2143e:	2d 85       	ldd	r18, Y+13	; 0x0d
   21440:	2f 93       	push	r18
   21442:	2f 2d       	mov	r18, r15
   21444:	2f 93       	push	r18
   21446:	2e 2d       	mov	r18, r14
   21448:	2f 93       	push	r18
   2144a:	21 2f       	mov	r18, r17
   2144c:	2f 93       	push	r18
   2144e:	20 2f       	mov	r18, r16
   21450:	2f 93       	push	r18
   21452:	2b 85       	ldd	r18, Y+11	; 0x0b
   21454:	2f 93       	push	r18
   21456:	2a 85       	ldd	r18, Y+10	; 0x0a
   21458:	2f 93       	push	r18
   2145a:	29 85       	ldd	r18, Y+9	; 0x09
   2145c:	2f 93       	push	r18
   2145e:	28 85       	ldd	r18, Y+8	; 0x08
   21460:	2f 93       	push	r18
   21462:	2b 2f       	mov	r18, r27
   21464:	2f 93       	push	r18
   21466:	2a 2f       	mov	r18, r26
   21468:	2f 93       	push	r18
   2146a:	2f 2f       	mov	r18, r31
   2146c:	2f 93       	push	r18
   2146e:	2e 2f       	mov	r18, r30
   21470:	2f 93       	push	r18
   21472:	27 2f       	mov	r18, r23
   21474:	2f 93       	push	r18
   21476:	26 2f       	mov	r18, r22
   21478:	2f 93       	push	r18
   2147a:	2d 81       	ldd	r18, Y+5	; 0x05
   2147c:	2f 93       	push	r18
   2147e:	2c 81       	ldd	r18, Y+4	; 0x04
   21480:	2f 93       	push	r18
   21482:	2b 81       	ldd	r18, Y+3	; 0x03
   21484:	2f 93       	push	r18
   21486:	2a 81       	ldd	r18, Y+2	; 0x02
   21488:	2f 93       	push	r18
   2148a:	25 2f       	mov	r18, r21
   2148c:	2f 93       	push	r18
   2148e:	24 2f       	mov	r18, r20
   21490:	2f 93       	push	r18
   21492:	29 e6       	ldi	r18, 0x69	; 105
   21494:	3d e3       	ldi	r19, 0x3D	; 61
   21496:	23 2f       	mov	r18, r19
   21498:	2f 93       	push	r18
   2149a:	29 e6       	ldi	r18, 0x69	; 105
   2149c:	3d e3       	ldi	r19, 0x3D	; 61
   2149e:	2f 93       	push	r18
   214a0:	1f 92       	push	r1
   214a2:	20 e8       	ldi	r18, 0x80	; 128
   214a4:	2f 93       	push	r18
   214a6:	29 2f       	mov	r18, r25
   214a8:	2f 93       	push	r18
   214aa:	8f 93       	push	r24
   214ac:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
   214b0:	ed b7       	in	r30, 0x3d	; 61
   214b2:	fe b7       	in	r31, 0x3e	; 62
   214b4:	7e 96       	adiw	r30, 0x1e	; 30
   214b6:	cd bf       	out	0x3d, r28	; 61
   214b8:	de bf       	out	0x3e, r29	; 62
   214ba:	9c 01       	movw	r18, r24
   214bc:	8b 8d       	ldd	r24, Y+27	; 0x1b
   214be:	9c 8d       	ldd	r25, Y+28	; 0x1c
   214c0:	82 0f       	add	r24, r18
   214c2:	93 1f       	adc	r25, r19
   214c4:	8b 8f       	std	Y+27, r24	; 0x1b
   214c6:	9c 8f       	std	Y+28, r25	; 0x1c
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_N3, l_mark, l_aprs_alert_2_mag_x_nT / 1000.f, l_aprs_alert_2_mag_y_nT / 1000.f, l_aprs_alert_2_mag_z_nT / 1000.f);
   214c8:	ce 01       	movw	r24, r28
   214ca:	8f 5a       	subi	r24, 0xAF	; 175
   214cc:	9f 4f       	sbci	r25, 0xFF	; 255
   214ce:	fc 01       	movw	r30, r24
   214d0:	60 81       	ld	r22, Z
   214d2:	71 81       	ldd	r23, Z+1	; 0x01
   214d4:	82 81       	ldd	r24, Z+2	; 0x02
   214d6:	93 81       	ldd	r25, Z+3	; 0x03
   214d8:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   214dc:	dc 01       	movw	r26, r24
   214de:	cb 01       	movw	r24, r22
   214e0:	20 e0       	ldi	r18, 0x00	; 0
   214e2:	30 e0       	ldi	r19, 0x00	; 0
   214e4:	4a e7       	ldi	r20, 0x7A	; 122
   214e6:	54 e4       	ldi	r21, 0x44	; 68
   214e8:	bc 01       	movw	r22, r24
   214ea:	cd 01       	movw	r24, r26
   214ec:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   214f0:	dc 01       	movw	r26, r24
   214f2:	cb 01       	movw	r24, r22
   214f4:	4c 01       	movw	r8, r24
   214f6:	5d 01       	movw	r10, r26
   214f8:	ce 01       	movw	r24, r28
   214fa:	83 5b       	subi	r24, 0xB3	; 179
   214fc:	9f 4f       	sbci	r25, 0xFF	; 255
   214fe:	fc 01       	movw	r30, r24
   21500:	60 81       	ld	r22, Z
   21502:	71 81       	ldd	r23, Z+1	; 0x01
   21504:	82 81       	ldd	r24, Z+2	; 0x02
   21506:	93 81       	ldd	r25, Z+3	; 0x03
   21508:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   2150c:	dc 01       	movw	r26, r24
   2150e:	cb 01       	movw	r24, r22
   21510:	20 e0       	ldi	r18, 0x00	; 0
   21512:	30 e0       	ldi	r19, 0x00	; 0
   21514:	4a e7       	ldi	r20, 0x7A	; 122
   21516:	54 e4       	ldi	r21, 0x44	; 68
   21518:	bc 01       	movw	r22, r24
   2151a:	cd 01       	movw	r24, r26
   2151c:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   21520:	dc 01       	movw	r26, r24
   21522:	cb 01       	movw	r24, r22
   21524:	6c 01       	movw	r12, r24
   21526:	7d 01       	movw	r14, r26
   21528:	ce 01       	movw	r24, r28
   2152a:	87 5b       	subi	r24, 0xB7	; 183
   2152c:	9f 4f       	sbci	r25, 0xFF	; 255
   2152e:	fc 01       	movw	r30, r24
   21530:	60 81       	ld	r22, Z
   21532:	71 81       	ldd	r23, Z+1	; 0x01
   21534:	82 81       	ldd	r24, Z+2	; 0x02
   21536:	93 81       	ldd	r25, Z+3	; 0x03
   21538:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   2153c:	dc 01       	movw	r26, r24
   2153e:	cb 01       	movw	r24, r22
   21540:	20 e0       	ldi	r18, 0x00	; 0
   21542:	30 e0       	ldi	r19, 0x00	; 0
   21544:	4a e7       	ldi	r20, 0x7A	; 122
   21546:	54 e4       	ldi	r21, 0x44	; 68
   21548:	bc 01       	movw	r22, r24
   2154a:	cd 01       	movw	r24, r26
   2154c:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   21550:	dc 01       	movw	r26, r24
   21552:	cb 01       	movw	r24, r22
   21554:	2d 8d       	ldd	r18, Y+29	; 0x1d
   21556:	62 2f       	mov	r22, r18
   21558:	22 0f       	add	r18, r18
   2155a:	77 0b       	sbc	r23, r23
   2155c:	2b 8d       	ldd	r18, Y+27	; 0x1b
   2155e:	3c 8d       	ldd	r19, Y+28	; 0x1c
   21560:	ae 01       	movw	r20, r28
   21562:	4d 59       	subi	r20, 0x9D	; 157
   21564:	5f 4f       	sbci	r21, 0xFF	; 255
   21566:	24 0f       	add	r18, r20
   21568:	35 1f       	adc	r19, r21
   2156a:	4b 2d       	mov	r20, r11
   2156c:	4f 93       	push	r20
   2156e:	4a 2d       	mov	r20, r10
   21570:	4f 93       	push	r20
   21572:	49 2d       	mov	r20, r9
   21574:	4f 93       	push	r20
   21576:	48 2d       	mov	r20, r8
   21578:	4f 93       	push	r20
   2157a:	4f 2d       	mov	r20, r15
   2157c:	4f 93       	push	r20
   2157e:	4e 2d       	mov	r20, r14
   21580:	4f 93       	push	r20
   21582:	4d 2d       	mov	r20, r13
   21584:	4f 93       	push	r20
   21586:	4c 2d       	mov	r20, r12
   21588:	4f 93       	push	r20
   2158a:	4b 2f       	mov	r20, r27
   2158c:	4f 93       	push	r20
   2158e:	4a 2f       	mov	r20, r26
   21590:	4f 93       	push	r20
   21592:	49 2f       	mov	r20, r25
   21594:	4f 93       	push	r20
   21596:	8f 93       	push	r24
   21598:	87 2f       	mov	r24, r23
   2159a:	8f 93       	push	r24
   2159c:	86 2f       	mov	r24, r22
   2159e:	8f 93       	push	r24
   215a0:	87 ed       	ldi	r24, 0xD7	; 215
   215a2:	9d e3       	ldi	r25, 0x3D	; 61
   215a4:	89 2f       	mov	r24, r25
   215a6:	8f 93       	push	r24
   215a8:	87 ed       	ldi	r24, 0xD7	; 215
   215aa:	9d e3       	ldi	r25, 0x3D	; 61
   215ac:	8f 93       	push	r24
   215ae:	1f 92       	push	r1
   215b0:	80 e8       	ldi	r24, 0x80	; 128
   215b2:	8f 93       	push	r24
   215b4:	83 2f       	mov	r24, r19
   215b6:	8f 93       	push	r24
   215b8:	82 2f       	mov	r24, r18
   215ba:	8f 93       	push	r24
   215bc:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
   215c0:	2d b7       	in	r18, 0x3d	; 61
   215c2:	3e b7       	in	r19, 0x3e	; 62
   215c4:	2c 5e       	subi	r18, 0xEC	; 236
   215c6:	3f 4f       	sbci	r19, 0xFF	; 255
   215c8:	cd bf       	out	0x3d, r28	; 61
   215ca:	de bf       	out	0x3e, r29	; 62
   215cc:	9c 01       	movw	r18, r24
   215ce:	8b 8d       	ldd	r24, Y+27	; 0x1b
   215d0:	9c 8d       	ldd	r25, Y+28	; 0x1c
   215d2:	82 0f       	add	r24, r18
   215d4:	93 1f       	adc	r25, r19
   215d6:	8b 8f       	std	Y+27, r24	; 0x1b
   215d8:	9c 8f       	std	Y+28, r25	; 0x1c

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N4;
   215da:	84 e0       	ldi	r24, 0x04	; 4
   215dc:	89 8f       	std	Y+25, r24	; 0x19
			}
			break;
   215de:	ce c1       	rjmp	.+924    	; 0x2197c <task_main_aprs+0x14e2>

			case APRS_ALERT_FSM_STATE__DO_N4:
			if ((l_aprs_alert_last + C_APRS_ALERT_MESSAGE_DELAY_SEC) < l_now_sec) {
   215e0:	29 89       	ldd	r18, Y+17	; 0x11
   215e2:	3a 89       	ldd	r19, Y+18	; 0x12
   215e4:	4b 89       	ldd	r20, Y+19	; 0x13
   215e6:	5c 89       	ldd	r21, Y+20	; 0x14
   215e8:	6d 89       	ldd	r22, Y+21	; 0x15
   215ea:	7e 89       	ldd	r23, Y+22	; 0x16
   215ec:	8f 89       	ldd	r24, Y+23	; 0x17
   215ee:	98 8d       	ldd	r25, Y+24	; 0x18
   215f0:	aa e0       	ldi	r26, 0x0A	; 10
   215f2:	0f 94 b8 2f 	call	0x25f70	; 0x25f70 <__adddi3_s8>
   215f6:	a2 2e       	mov	r10, r18
   215f8:	b3 2e       	mov	r11, r19
   215fa:	c4 2e       	mov	r12, r20
   215fc:	d5 2e       	mov	r13, r21
   215fe:	e6 2e       	mov	r14, r22
   21600:	f7 2e       	mov	r15, r23
   21602:	08 2f       	mov	r16, r24
   21604:	19 2f       	mov	r17, r25
   21606:	8e 8d       	ldd	r24, Y+30	; 0x1e
   21608:	9f 8d       	ldd	r25, Y+31	; 0x1f
   2160a:	a8 a1       	ldd	r26, Y+32	; 0x20
   2160c:	b9 a1       	ldd	r27, Y+33	; 0x21
   2160e:	1c 01       	movw	r2, r24
   21610:	2d 01       	movw	r4, r26
   21612:	61 2c       	mov	r6, r1
   21614:	71 2c       	mov	r7, r1
   21616:	43 01       	movw	r8, r6
   21618:	2a 2d       	mov	r18, r10
   2161a:	3b 2d       	mov	r19, r11
   2161c:	4c 2d       	mov	r20, r12
   2161e:	5d 2d       	mov	r21, r13
   21620:	6e 2d       	mov	r22, r14
   21622:	7f 2d       	mov	r23, r15
   21624:	80 2f       	mov	r24, r16
   21626:	91 2f       	mov	r25, r17
   21628:	a2 2c       	mov	r10, r2
   2162a:	b3 2c       	mov	r11, r3
   2162c:	c4 2c       	mov	r12, r4
   2162e:	d5 2c       	mov	r13, r5
   21630:	e6 2c       	mov	r14, r6
   21632:	f7 2c       	mov	r15, r7
   21634:	08 2d       	mov	r16, r8
   21636:	19 2d       	mov	r17, r9
   21638:	0f 94 cd 2f 	call	0x25f9a	; 0x25f9a <__cmpdi2>
   2163c:	08 f0       	brcs	.+2      	; 0x21640 <task_main_aprs+0x11a6>
   2163e:	a0 c1       	rjmp	.+832    	; 0x21980 <task_main_aprs+0x14e6>
				float l_gns_msl_alt_m;
				int16_t l_twi1_hygro_DP_100;
				int32_t l_twi1_baro_p_h_100;

				flags = cpu_irq_save();
   21640:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   21644:	8a a3       	std	Y+34, r24	; 0x22
				l_gns_msl_alt_m		= g_gns_msl_alt_m;
   21646:	9e 01       	movw	r18, r28
   21648:	2b 5a       	subi	r18, 0xAB	; 171
   2164a:	3f 4f       	sbci	r19, 0xFF	; 255
   2164c:	80 91 94 24 	lds	r24, 0x2494	; 0x802494 <g_gns_msl_alt_m>
   21650:	90 91 95 24 	lds	r25, 0x2495	; 0x802495 <g_gns_msl_alt_m+0x1>
   21654:	a0 91 96 24 	lds	r26, 0x2496	; 0x802496 <g_gns_msl_alt_m+0x2>
   21658:	b0 91 97 24 	lds	r27, 0x2497	; 0x802497 <g_gns_msl_alt_m+0x3>
   2165c:	f9 01       	movw	r30, r18
   2165e:	80 83       	st	Z, r24
   21660:	91 83       	std	Z+1, r25	; 0x01
   21662:	a2 83       	std	Z+2, r26	; 0x02
   21664:	b3 83       	std	Z+3, r27	; 0x03
				l_twi1_hygro_DP_100	= g_twi1_hygro_DP_100;
   21666:	ce 01       	movw	r24, r28
   21668:	87 5a       	subi	r24, 0xA7	; 167
   2166a:	9f 4f       	sbci	r25, 0xFF	; 255
   2166c:	20 91 9a 28 	lds	r18, 0x289A	; 0x80289a <g_twi1_hygro_DP_100>
   21670:	30 91 9b 28 	lds	r19, 0x289B	; 0x80289b <g_twi1_hygro_DP_100+0x1>
   21674:	fc 01       	movw	r30, r24
   21676:	20 83       	st	Z, r18
   21678:	31 83       	std	Z+1, r19	; 0x01
				l_twi1_baro_p_h_100	= g_qnh_p_h_100;
   2167a:	9e 01       	movw	r18, r28
   2167c:	25 5a       	subi	r18, 0xA5	; 165
   2167e:	3f 4f       	sbci	r19, 0xFF	; 255
   21680:	80 91 21 29 	lds	r24, 0x2921	; 0x802921 <g_qnh_p_h_100>
   21684:	90 91 22 29 	lds	r25, 0x2922	; 0x802922 <g_qnh_p_h_100+0x1>
   21688:	a0 91 23 29 	lds	r26, 0x2923	; 0x802923 <g_qnh_p_h_100+0x2>
   2168c:	b0 91 24 29 	lds	r27, 0x2924	; 0x802924 <g_qnh_p_h_100+0x3>
   21690:	f9 01       	movw	r30, r18
   21692:	80 83       	st	Z, r24
   21694:	91 83       	std	Z+1, r25	; 0x01
   21696:	a2 83       	std	Z+2, r26	; 0x02
   21698:	b3 83       	std	Z+3, r27	; 0x03
				cpu_irq_restore(flags);
   2169a:	8a a1       	ldd	r24, Y+34	; 0x22
   2169c:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>

				float l_gns_msl_alt_ft = l_gns_msl_alt_m >= 0.f ?  (0.5f + (l_gns_msl_alt_m / 0.3048f)) : (-0.5f + (l_gns_msl_alt_m / 0.3048f));
   216a0:	ce 01       	movw	r24, r28
   216a2:	8b 5a       	subi	r24, 0xAB	; 171
   216a4:	9f 4f       	sbci	r25, 0xFF	; 255
   216a6:	20 e0       	ldi	r18, 0x00	; 0
   216a8:	30 e0       	ldi	r19, 0x00	; 0
   216aa:	a9 01       	movw	r20, r18
   216ac:	fc 01       	movw	r30, r24
   216ae:	60 81       	ld	r22, Z
   216b0:	71 81       	ldd	r23, Z+1	; 0x01
   216b2:	82 81       	ldd	r24, Z+2	; 0x02
   216b4:	93 81       	ldd	r25, Z+3	; 0x03
   216b6:	0f 94 18 28 	call	0x25030	; 0x25030 <__gesf2>
   216ba:	88 23       	and	r24, r24
   216bc:	dc f0       	brlt	.+54     	; 0x216f4 <task_main_aprs+0x125a>
   216be:	ce 01       	movw	r24, r28
   216c0:	8b 5a       	subi	r24, 0xAB	; 171
   216c2:	9f 4f       	sbci	r25, 0xFF	; 255
   216c4:	2f eb       	ldi	r18, 0xBF	; 191
   216c6:	3e e0       	ldi	r19, 0x0E	; 14
   216c8:	4c e9       	ldi	r20, 0x9C	; 156
   216ca:	5e e3       	ldi	r21, 0x3E	; 62
   216cc:	fc 01       	movw	r30, r24
   216ce:	60 81       	ld	r22, Z
   216d0:	71 81       	ldd	r23, Z+1	; 0x01
   216d2:	82 81       	ldd	r24, Z+2	; 0x02
   216d4:	93 81       	ldd	r25, Z+3	; 0x03
   216d6:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   216da:	dc 01       	movw	r26, r24
   216dc:	cb 01       	movw	r24, r22
   216de:	20 e0       	ldi	r18, 0x00	; 0
   216e0:	30 e0       	ldi	r19, 0x00	; 0
   216e2:	40 e0       	ldi	r20, 0x00	; 0
   216e4:	5f e3       	ldi	r21, 0x3F	; 63
   216e6:	bc 01       	movw	r22, r24
   216e8:	cd 01       	movw	r24, r26
   216ea:	0f 94 a1 25 	call	0x24b42	; 0x24b42 <__addsf3>
   216ee:	dc 01       	movw	r26, r24
   216f0:	cb 01       	movw	r24, r22
   216f2:	1a c0       	rjmp	.+52     	; 0x21728 <task_main_aprs+0x128e>
   216f4:	ce 01       	movw	r24, r28
   216f6:	8b 5a       	subi	r24, 0xAB	; 171
   216f8:	9f 4f       	sbci	r25, 0xFF	; 255
   216fa:	2f eb       	ldi	r18, 0xBF	; 191
   216fc:	3e e0       	ldi	r19, 0x0E	; 14
   216fe:	4c e9       	ldi	r20, 0x9C	; 156
   21700:	5e e3       	ldi	r21, 0x3E	; 62
   21702:	fc 01       	movw	r30, r24
   21704:	60 81       	ld	r22, Z
   21706:	71 81       	ldd	r23, Z+1	; 0x01
   21708:	82 81       	ldd	r24, Z+2	; 0x02
   2170a:	93 81       	ldd	r25, Z+3	; 0x03
   2170c:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   21710:	dc 01       	movw	r26, r24
   21712:	cb 01       	movw	r24, r22
   21714:	20 e0       	ldi	r18, 0x00	; 0
   21716:	30 e0       	ldi	r19, 0x00	; 0
   21718:	40 e0       	ldi	r20, 0x00	; 0
   2171a:	5f e3       	ldi	r21, 0x3F	; 63
   2171c:	bc 01       	movw	r22, r24
   2171e:	cd 01       	movw	r24, r26
   21720:	0f 94 a0 25 	call	0x24b40	; 0x24b40 <__subsf3>
   21724:	dc 01       	movw	r26, r24
   21726:	cb 01       	movw	r24, r22
   21728:	9e 01       	movw	r18, r28
   2172a:	21 5a       	subi	r18, 0xA1	; 161
   2172c:	3f 4f       	sbci	r19, 0xFF	; 255
   2172e:	f9 01       	movw	r30, r18
   21730:	80 83       	st	Z, r24
   21732:	91 83       	std	Z+1, r25	; 0x01
   21734:	a2 83       	std	Z+2, r26	; 0x02
   21736:	b3 83       	std	Z+3, r27	; 0x03

				if (l_aprs_alert_reason == APRS_ALERT_REASON__REQUEST) {
   21738:	8a 8d       	ldd	r24, Y+26	; 0x1a
   2173a:	86 30       	cpi	r24, 0x06	; 6
   2173c:	11 f4       	brne	.+4      	; 0x21742 <task_main_aprs+0x12a8>
					l_mark = '*';
   2173e:	8a e2       	ldi	r24, 0x2A	; 42
   21740:	8d 8f       	std	Y+29, r24	; 0x1d
				int len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#84 DEBUG: message N4 in queue ...\r\n");
				udi_write_tx_buf(g_prepare_buf, len, false);
				#endif

				/* Message content */
				l_msg_buf_len  = snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_FORWARD, g_aprs_source_callsign, g_aprs_source_ssid);
   21742:	81 e2       	ldi	r24, 0x21	; 33
   21744:	95 e2       	ldi	r25, 0x25	; 37
   21746:	89 2f       	mov	r24, r25
   21748:	8f 93       	push	r24
   2174a:	81 e2       	ldi	r24, 0x21	; 33
   2174c:	95 e2       	ldi	r25, 0x25	; 37
   2174e:	8f 93       	push	r24
   21750:	85 e1       	ldi	r24, 0x15	; 21
   21752:	95 e2       	ldi	r25, 0x25	; 37
   21754:	89 2f       	mov	r24, r25
   21756:	8f 93       	push	r24
   21758:	85 e1       	ldi	r24, 0x15	; 21
   2175a:	95 e2       	ldi	r25, 0x25	; 37
   2175c:	8f 93       	push	r24
   2175e:	87 e5       	ldi	r24, 0x57	; 87
   21760:	9d e3       	ldi	r25, 0x3D	; 61
   21762:	89 2f       	mov	r24, r25
   21764:	8f 93       	push	r24
   21766:	87 e5       	ldi	r24, 0x57	; 87
   21768:	9d e3       	ldi	r25, 0x3D	; 61
   2176a:	8f 93       	push	r24
   2176c:	1f 92       	push	r1
   2176e:	80 e8       	ldi	r24, 0x80	; 128
   21770:	8f 93       	push	r24
   21772:	ce 01       	movw	r24, r28
   21774:	8d 59       	subi	r24, 0x9D	; 157
   21776:	9f 4f       	sbci	r25, 0xFF	; 255
   21778:	29 2f       	mov	r18, r25
   2177a:	2f 93       	push	r18
   2177c:	8f 93       	push	r24
   2177e:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
   21782:	2d b7       	in	r18, 0x3d	; 61
   21784:	3e b7       	in	r19, 0x3e	; 62
   21786:	26 5f       	subi	r18, 0xF6	; 246
   21788:	3f 4f       	sbci	r19, 0xFF	; 255
   2178a:	cd bf       	out	0x3d, r28	; 61
   2178c:	de bf       	out	0x3e, r29	; 62
   2178e:	8b 8f       	std	Y+27, r24	; 0x1b
   21790:	9c 8f       	std	Y+28, r25	; 0x1c
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_CODE, l_course_deg, l_speed_kn);
   21792:	8a e6       	ldi	r24, 0x6A	; 106
   21794:	e8 2e       	mov	r14, r24
   21796:	88 0f       	add	r24, r24
   21798:	ff 08       	sbc	r15, r15
   2179a:	8c 85       	ldd	r24, Y+12	; 0x0c
   2179c:	08 2f       	mov	r16, r24
   2179e:	88 0f       	add	r24, r24
   217a0:	11 0b       	sbc	r17, r17
   217a2:	8f 81       	ldd	r24, Y+7	; 0x07
   217a4:	a8 2f       	mov	r26, r24
   217a6:	b0 e0       	ldi	r27, 0x00	; 0
   217a8:	8f e2       	ldi	r24, 0x2F	; 47
   217aa:	e8 2f       	mov	r30, r24
   217ac:	88 0f       	add	r24, r24
   217ae:	ff 0b       	sbc	r31, r31
   217b0:	8e 81       	ldd	r24, Y+6	; 0x06
   217b2:	68 2f       	mov	r22, r24
   217b4:	88 0f       	add	r24, r24
   217b6:	77 0b       	sbc	r23, r23
   217b8:	89 81       	ldd	r24, Y+1	; 0x01
   217ba:	48 2f       	mov	r20, r24
   217bc:	50 e0       	ldi	r21, 0x00	; 0
   217be:	8b 8d       	ldd	r24, Y+27	; 0x1b
   217c0:	9c 8d       	ldd	r25, Y+28	; 0x1c
   217c2:	9e 01       	movw	r18, r28
   217c4:	2d 59       	subi	r18, 0x9D	; 157
   217c6:	3f 4f       	sbci	r19, 0xFF	; 255
   217c8:	82 0f       	add	r24, r18
   217ca:	93 1f       	adc	r25, r19
   217cc:	28 89       	ldd	r18, Y+16	; 0x10
   217ce:	2f 93       	push	r18
   217d0:	2f 85       	ldd	r18, Y+15	; 0x0f
   217d2:	2f 93       	push	r18
   217d4:	2e 85       	ldd	r18, Y+14	; 0x0e
   217d6:	2f 93       	push	r18
   217d8:	2d 85       	ldd	r18, Y+13	; 0x0d
   217da:	2f 93       	push	r18
   217dc:	2f 2d       	mov	r18, r15
   217de:	2f 93       	push	r18
   217e0:	2e 2d       	mov	r18, r14
   217e2:	2f 93       	push	r18
   217e4:	21 2f       	mov	r18, r17
   217e6:	2f 93       	push	r18
   217e8:	20 2f       	mov	r18, r16
   217ea:	2f 93       	push	r18
   217ec:	2b 85       	ldd	r18, Y+11	; 0x0b
   217ee:	2f 93       	push	r18
   217f0:	2a 85       	ldd	r18, Y+10	; 0x0a
   217f2:	2f 93       	push	r18
   217f4:	29 85       	ldd	r18, Y+9	; 0x09
   217f6:	2f 93       	push	r18
   217f8:	28 85       	ldd	r18, Y+8	; 0x08
   217fa:	2f 93       	push	r18
   217fc:	2b 2f       	mov	r18, r27
   217fe:	2f 93       	push	r18
   21800:	2a 2f       	mov	r18, r26
   21802:	2f 93       	push	r18
   21804:	2f 2f       	mov	r18, r31
   21806:	2f 93       	push	r18
   21808:	2e 2f       	mov	r18, r30
   2180a:	2f 93       	push	r18
   2180c:	27 2f       	mov	r18, r23
   2180e:	2f 93       	push	r18
   21810:	26 2f       	mov	r18, r22
   21812:	2f 93       	push	r18
   21814:	2d 81       	ldd	r18, Y+5	; 0x05
   21816:	2f 93       	push	r18
   21818:	2c 81       	ldd	r18, Y+4	; 0x04
   2181a:	2f 93       	push	r18
   2181c:	2b 81       	ldd	r18, Y+3	; 0x03
   2181e:	2f 93       	push	r18
   21820:	2a 81       	ldd	r18, Y+2	; 0x02
   21822:	2f 93       	push	r18
   21824:	25 2f       	mov	r18, r21
   21826:	2f 93       	push	r18
   21828:	24 2f       	mov	r18, r20
   2182a:	2f 93       	push	r18
   2182c:	29 e6       	ldi	r18, 0x69	; 105
   2182e:	3d e3       	ldi	r19, 0x3D	; 61
   21830:	23 2f       	mov	r18, r19
   21832:	2f 93       	push	r18
   21834:	29 e6       	ldi	r18, 0x69	; 105
   21836:	3d e3       	ldi	r19, 0x3D	; 61
   21838:	2f 93       	push	r18
   2183a:	1f 92       	push	r1
   2183c:	20 e8       	ldi	r18, 0x80	; 128
   2183e:	2f 93       	push	r18
   21840:	29 2f       	mov	r18, r25
   21842:	2f 93       	push	r18
   21844:	8f 93       	push	r24
   21846:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
   2184a:	ed b7       	in	r30, 0x3d	; 61
   2184c:	fe b7       	in	r31, 0x3e	; 62
   2184e:	7e 96       	adiw	r30, 0x1e	; 30
   21850:	cd bf       	out	0x3d, r28	; 61
   21852:	de bf       	out	0x3e, r29	; 62
   21854:	9c 01       	movw	r18, r24
   21856:	8b 8d       	ldd	r24, Y+27	; 0x1b
   21858:	9c 8d       	ldd	r25, Y+28	; 0x1c
   2185a:	82 0f       	add	r24, r18
   2185c:	93 1f       	adc	r25, r19
   2185e:	8b 8f       	std	Y+27, r24	; 0x1b
   21860:	9c 8f       	std	Y+28, r25	; 0x1c
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_N4, l_mark, (long)l_gns_msl_alt_ft, l_twi1_hygro_DP_100 / 100.f, l_twi1_baro_p_h_100 / 100.f);
   21862:	ce 01       	movw	r24, r28
   21864:	85 5a       	subi	r24, 0xA5	; 165
   21866:	9f 4f       	sbci	r25, 0xFF	; 255
   21868:	fc 01       	movw	r30, r24
   2186a:	60 81       	ld	r22, Z
   2186c:	71 81       	ldd	r23, Z+1	; 0x01
   2186e:	82 81       	ldd	r24, Z+2	; 0x02
   21870:	93 81       	ldd	r25, Z+3	; 0x03
   21872:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   21876:	dc 01       	movw	r26, r24
   21878:	cb 01       	movw	r24, r22
   2187a:	20 e0       	ldi	r18, 0x00	; 0
   2187c:	30 e0       	ldi	r19, 0x00	; 0
   2187e:	48 ec       	ldi	r20, 0xC8	; 200
   21880:	52 e4       	ldi	r21, 0x42	; 66
   21882:	bc 01       	movw	r22, r24
   21884:	cd 01       	movw	r24, r26
   21886:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   2188a:	dc 01       	movw	r26, r24
   2188c:	cb 01       	movw	r24, r22
   2188e:	4c 01       	movw	r8, r24
   21890:	5d 01       	movw	r10, r26
   21892:	ce 01       	movw	r24, r28
   21894:	87 5a       	subi	r24, 0xA7	; 167
   21896:	9f 4f       	sbci	r25, 0xFF	; 255
   21898:	fc 01       	movw	r30, r24
   2189a:	80 81       	ld	r24, Z
   2189c:	91 81       	ldd	r25, Z+1	; 0x01
   2189e:	09 2e       	mov	r0, r25
   218a0:	00 0c       	add	r0, r0
   218a2:	aa 0b       	sbc	r26, r26
   218a4:	bb 0b       	sbc	r27, r27
   218a6:	bc 01       	movw	r22, r24
   218a8:	cd 01       	movw	r24, r26
   218aa:	0f 94 e1 26 	call	0x24dc2	; 0x24dc2 <__floatsisf>
   218ae:	dc 01       	movw	r26, r24
   218b0:	cb 01       	movw	r24, r22
   218b2:	20 e0       	ldi	r18, 0x00	; 0
   218b4:	30 e0       	ldi	r19, 0x00	; 0
   218b6:	48 ec       	ldi	r20, 0xC8	; 200
   218b8:	52 e4       	ldi	r21, 0x42	; 66
   218ba:	bc 01       	movw	r22, r24
   218bc:	cd 01       	movw	r24, r26
   218be:	0f 94 0c 26 	call	0x24c18	; 0x24c18 <__divsf3>
   218c2:	dc 01       	movw	r26, r24
   218c4:	cb 01       	movw	r24, r22
   218c6:	6c 01       	movw	r12, r24
   218c8:	7d 01       	movw	r14, r26
   218ca:	ce 01       	movw	r24, r28
   218cc:	81 5a       	subi	r24, 0xA1	; 161
   218ce:	9f 4f       	sbci	r25, 0xFF	; 255
   218d0:	fc 01       	movw	r30, r24
   218d2:	60 81       	ld	r22, Z
   218d4:	71 81       	ldd	r23, Z+1	; 0x01
   218d6:	82 81       	ldd	r24, Z+2	; 0x02
   218d8:	93 81       	ldd	r25, Z+3	; 0x03
   218da:	0f 94 ae 26 	call	0x24d5c	; 0x24d5c <__fixsfsi>
   218de:	dc 01       	movw	r26, r24
   218e0:	cb 01       	movw	r24, r22
   218e2:	2d 8d       	ldd	r18, Y+29	; 0x1d
   218e4:	62 2f       	mov	r22, r18
   218e6:	22 0f       	add	r18, r18
   218e8:	77 0b       	sbc	r23, r23
   218ea:	2b 8d       	ldd	r18, Y+27	; 0x1b
   218ec:	3c 8d       	ldd	r19, Y+28	; 0x1c
   218ee:	ae 01       	movw	r20, r28
   218f0:	4d 59       	subi	r20, 0x9D	; 157
   218f2:	5f 4f       	sbci	r21, 0xFF	; 255
   218f4:	24 0f       	add	r18, r20
   218f6:	35 1f       	adc	r19, r21
   218f8:	4b 2d       	mov	r20, r11
   218fa:	4f 93       	push	r20
   218fc:	4a 2d       	mov	r20, r10
   218fe:	4f 93       	push	r20
   21900:	49 2d       	mov	r20, r9
   21902:	4f 93       	push	r20
   21904:	48 2d       	mov	r20, r8
   21906:	4f 93       	push	r20
   21908:	4f 2d       	mov	r20, r15
   2190a:	4f 93       	push	r20
   2190c:	4e 2d       	mov	r20, r14
   2190e:	4f 93       	push	r20
   21910:	4d 2d       	mov	r20, r13
   21912:	4f 93       	push	r20
   21914:	4c 2d       	mov	r20, r12
   21916:	4f 93       	push	r20
   21918:	4b 2f       	mov	r20, r27
   2191a:	4f 93       	push	r20
   2191c:	4a 2f       	mov	r20, r26
   2191e:	4f 93       	push	r20
   21920:	49 2f       	mov	r20, r25
   21922:	4f 93       	push	r20
   21924:	8f 93       	push	r24
   21926:	87 2f       	mov	r24, r23
   21928:	8f 93       	push	r24
   2192a:	86 2f       	mov	r24, r22
   2192c:	8f 93       	push	r24
   2192e:	8d ef       	ldi	r24, 0xFD	; 253
   21930:	9d e3       	ldi	r25, 0x3D	; 61
   21932:	89 2f       	mov	r24, r25
   21934:	8f 93       	push	r24
   21936:	8d ef       	ldi	r24, 0xFD	; 253
   21938:	9d e3       	ldi	r25, 0x3D	; 61
   2193a:	8f 93       	push	r24
   2193c:	1f 92       	push	r1
   2193e:	80 e8       	ldi	r24, 0x80	; 128
   21940:	8f 93       	push	r24
   21942:	83 2f       	mov	r24, r19
   21944:	8f 93       	push	r24
   21946:	82 2f       	mov	r24, r18
   21948:	8f 93       	push	r24
   2194a:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
   2194e:	2d b7       	in	r18, 0x3d	; 61
   21950:	3e b7       	in	r19, 0x3e	; 62
   21952:	2c 5e       	subi	r18, 0xEC	; 236
   21954:	3f 4f       	sbci	r19, 0xFF	; 255
   21956:	cd bf       	out	0x3d, r28	; 61
   21958:	de bf       	out	0x3e, r29	; 62
   2195a:	9c 01       	movw	r18, r24
   2195c:	8b 8d       	ldd	r24, Y+27	; 0x1b
   2195e:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21960:	82 0f       	add	r24, r18
   21962:	93 1f       	adc	r25, r19
   21964:	8b 8f       	std	Y+27, r24	; 0x1b
   21966:	9c 8f       	std	Y+28, r25	; 0x1c

				l_aprs_alert_fsm_state	= APRS_ALERT_FSM_STATE__NOOP;
   21968:	19 8e       	std	Y+25, r1	; 0x19
				l_aprs_alert_reason		= APRS_ALERT_REASON__NONE;
   2196a:	1a 8e       	std	Y+26, r1	; 0x1a
			}
			break;
   2196c:	09 c0       	rjmp	.+18     	; 0x21980 <task_main_aprs+0x14e6>

			default:
				l_aprs_alert_fsm_state	= APRS_ALERT_FSM_STATE__NOOP;
   2196e:	19 8e       	std	Y+25, r1	; 0x19
				l_aprs_alert_reason		= APRS_ALERT_REASON__NONE;
   21970:	1a 8e       	std	Y+26, r1	; 0x1a
   21972:	07 c0       	rjmp	.+14     	; 0x21982 <task_main_aprs+0x14e8>
					} else {
						s_count = 0;
					}
				}
			}
			break;
   21974:	00 00       	nop
   21976:	05 c0       	rjmp	.+10     	; 0x21982 <task_main_aprs+0x14e8>
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_CODE, l_course_deg, l_speed_kn);
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_N2, l_mark, l_aprs_alert_1_accel_x_mg / 1000.f, l_aprs_alert_1_accel_y_mg / 1000.f, l_aprs_alert_1_accel_z_mg / 1000.f);

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N3;
			}
			break;
   21978:	00 00       	nop
   2197a:	03 c0       	rjmp	.+6      	; 0x21982 <task_main_aprs+0x14e8>
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_CODE, l_course_deg, l_speed_kn);
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_N3, l_mark, l_aprs_alert_2_mag_x_nT / 1000.f, l_aprs_alert_2_mag_y_nT / 1000.f, l_aprs_alert_2_mag_z_nT / 1000.f);

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N4;
			}
			break;
   2197c:	00 00       	nop
   2197e:	01 c0       	rjmp	.+2      	; 0x21982 <task_main_aprs+0x14e8>
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_N4, l_mark, (long)l_gns_msl_alt_ft, l_twi1_hygro_DP_100 / 100.f, l_twi1_baro_p_h_100 / 100.f);

				l_aprs_alert_fsm_state	= APRS_ALERT_FSM_STATE__NOOP;
				l_aprs_alert_reason		= APRS_ALERT_REASON__NONE;
			}
			break;
   21980:	00 00       	nop
				l_aprs_alert_reason		= APRS_ALERT_REASON__NONE;
		}
	} while (false);

	/* Message content ready */
	if (l_msg_buf_len) {
   21982:	8b 8d       	ldd	r24, Y+27	; 0x1b
   21984:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21986:	89 2b       	or	r24, r25
   21988:	09 f4       	brne	.+2      	; 0x2198c <task_main_aprs+0x14f2>
   2198a:	57 c0       	rjmp	.+174    	; 0x21a3a <task_main_aprs+0x15a0>
		l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_MSGEND);
   2198c:	8b 8d       	ldd	r24, Y+27	; 0x1b
   2198e:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21990:	9e 01       	movw	r18, r28
   21992:	2d 59       	subi	r18, 0x9D	; 157
   21994:	3f 4f       	sbci	r19, 0xFF	; 255
   21996:	82 0f       	add	r24, r18
   21998:	93 1f       	adc	r25, r19
   2199a:	20 e2       	ldi	r18, 0x20	; 32
   2199c:	3e e3       	ldi	r19, 0x3E	; 62
   2199e:	23 2f       	mov	r18, r19
   219a0:	2f 93       	push	r18
   219a2:	20 e2       	ldi	r18, 0x20	; 32
   219a4:	3e e3       	ldi	r19, 0x3E	; 62
   219a6:	2f 93       	push	r18
   219a8:	1f 92       	push	r1
   219aa:	20 e8       	ldi	r18, 0x80	; 128
   219ac:	2f 93       	push	r18
   219ae:	29 2f       	mov	r18, r25
   219b0:	2f 93       	push	r18
   219b2:	8f 93       	push	r24
   219b4:	0f 94 6d 33 	call	0x266da	; 0x266da <snprintf_P>
   219b8:	0f 90       	pop	r0
   219ba:	0f 90       	pop	r0
   219bc:	0f 90       	pop	r0
   219be:	0f 90       	pop	r0
   219c0:	0f 90       	pop	r0
   219c2:	0f 90       	pop	r0
   219c4:	9c 01       	movw	r18, r24
   219c6:	8b 8d       	ldd	r24, Y+27	; 0x1b
   219c8:	9c 8d       	ldd	r25, Y+28	; 0x1c
   219ca:	82 0f       	add	r24, r18
   219cc:	93 1f       	adc	r25, r19
   219ce:	8b 8f       	std	Y+27, r24	; 0x1b
   219d0:	9c 8f       	std	Y+28, r25	; 0x1c

		/* Transport APRS message to network */
		{
			if (!g_gsm_aprs_gprs_connected) {
   219d2:	90 91 f6 27 	lds	r25, 0x27F6	; 0x8027f6 <g_gsm_aprs_gprs_connected>
   219d6:	81 e0       	ldi	r24, 0x01	; 1
   219d8:	89 27       	eor	r24, r25
   219da:	88 23       	and	r24, r24
   219dc:	19 f0       	breq	.+6      	; 0x219e4 <task_main_aprs+0x154a>
				/* Init GPRS link opening */
				serial_gsm_gprs_link_openClose(true);
   219de:	81 e0       	ldi	r24, 0x01	; 1
   219e0:	0e 94 1c 24 	call	0x4838	; 0x4838 <serial_gsm_gprs_link_openClose>
			}

			/* GPRS IP transportation open - blocking */
			serial_gsm_gprs_ip_openClose(true);
   219e4:	81 e0       	ldi	r24, 0x01	; 1
   219e6:	0e 94 69 26 	call	0x4cd2	; 0x4cd2 <serial_gsm_gprs_ip_openClose>

			/* Sending APRS information to the server */
			if (g_gsm_aprs_ip_connected) {
   219ea:	80 91 f7 27 	lds	r24, 0x27F7	; 0x8027f7 <g_gsm_aprs_ip_connected>
   219ee:	88 23       	and	r24, r24
   219f0:	39 f0       	breq	.+14     	; 0x21a00 <task_main_aprs+0x1566>
				aprs_message_send(l_msg_buf, l_msg_buf_len);
   219f2:	2b 8d       	ldd	r18, Y+27	; 0x1b
   219f4:	ce 01       	movw	r24, r28
   219f6:	8d 59       	subi	r24, 0x9D	; 157
   219f8:	9f 4f       	sbci	r25, 0xFF	; 255
   219fa:	62 2f       	mov	r22, r18
   219fc:	0e 94 03 ec 	call	0x1d806	; 0x1d806 <aprs_message_send>
			}

			/* GPRS IP transportation close */
			serial_gsm_gprs_ip_openClose(false);
   21a00:	80 e0       	ldi	r24, 0x00	; 0
   21a02:	0e 94 69 26 	call	0x4cd2	; 0x4cd2 <serial_gsm_gprs_ip_openClose>

			/* Mark end of message as last transmission time */
			l_aprs_alert_last = tcc1_get_time() >> 10;
   21a06:	0e 94 4f f5 	call	0x1ea9e	; 0x1ea9e <tcc1_get_time>
   21a0a:	dc 01       	movw	r26, r24
   21a0c:	cb 01       	movw	r24, r22
   21a0e:	07 2e       	mov	r0, r23
   21a10:	7a e0       	ldi	r23, 0x0A	; 10
   21a12:	b6 95       	lsr	r27
   21a14:	a7 95       	ror	r26
   21a16:	97 95       	ror	r25
   21a18:	87 95       	ror	r24
   21a1a:	7a 95       	dec	r23
   21a1c:	d1 f7       	brne	.-12     	; 0x21a12 <task_main_aprs+0x1578>
   21a1e:	70 2d       	mov	r23, r0
   21a20:	9c 01       	movw	r18, r24
   21a22:	ad 01       	movw	r20, r26
   21a24:	60 e0       	ldi	r22, 0x00	; 0
   21a26:	70 e0       	ldi	r23, 0x00	; 0
   21a28:	cb 01       	movw	r24, r22
   21a2a:	29 8b       	std	Y+17, r18	; 0x11
   21a2c:	3a 8b       	std	Y+18, r19	; 0x12
   21a2e:	4b 8b       	std	Y+19, r20	; 0x13
   21a30:	5c 8b       	std	Y+20, r21	; 0x14
   21a32:	6d 8b       	std	Y+21, r22	; 0x15
   21a34:	7e 8b       	std	Y+22, r23	; 0x16
   21a36:	8f 8b       	std	Y+23, r24	; 0x17
   21a38:	98 8f       	std	Y+24, r25	; 0x18
		}
	}

	/* Shutdown GPRS link when state machine is idling */
	if (l_aprs_alert_fsm_state == APRS_ALERT_FSM_STATE__NOOP) {
   21a3a:	89 8d       	ldd	r24, Y+25	; 0x19
   21a3c:	88 23       	and	r24, r24
   21a3e:	19 f4       	brne	.+6      	; 0x21a46 <task_main_aprs+0x15ac>
		serial_gsm_gprs_link_openClose(false);
   21a40:	80 e0       	ldi	r24, 0x00	; 0
   21a42:	0e 94 1c 24 	call	0x4838	; 0x4838 <serial_gsm_gprs_link_openClose>
	}

	/* Write back to the global variables */
	{
		flags = cpu_irq_save();
   21a46:	0e 94 12 c8 	call	0x19024	; 0x19024 <cpu_irq_save>
   21a4a:	8a a3       	std	Y+34, r24	; 0x22
		g_aprs_alert_last		= l_aprs_alert_last;
   21a4c:	89 89       	ldd	r24, Y+17	; 0x11
   21a4e:	80 93 35 25 	sts	0x2535, r24	; 0x802535 <g_aprs_alert_last>
   21a52:	8a 89       	ldd	r24, Y+18	; 0x12
   21a54:	80 93 36 25 	sts	0x2536, r24	; 0x802536 <g_aprs_alert_last+0x1>
   21a58:	8b 89       	ldd	r24, Y+19	; 0x13
   21a5a:	80 93 37 25 	sts	0x2537, r24	; 0x802537 <g_aprs_alert_last+0x2>
   21a5e:	8c 89       	ldd	r24, Y+20	; 0x14
   21a60:	80 93 38 25 	sts	0x2538, r24	; 0x802538 <g_aprs_alert_last+0x3>
   21a64:	8d 89       	ldd	r24, Y+21	; 0x15
   21a66:	80 93 39 25 	sts	0x2539, r24	; 0x802539 <g_aprs_alert_last+0x4>
   21a6a:	8e 89       	ldd	r24, Y+22	; 0x16
   21a6c:	80 93 3a 25 	sts	0x253A, r24	; 0x80253a <g_aprs_alert_last+0x5>
   21a70:	8f 89       	ldd	r24, Y+23	; 0x17
   21a72:	80 93 3b 25 	sts	0x253B, r24	; 0x80253b <g_aprs_alert_last+0x6>
   21a76:	88 8d       	ldd	r24, Y+24	; 0x18
   21a78:	80 93 3c 25 	sts	0x253C, r24	; 0x80253c <g_aprs_alert_last+0x7>
		g_aprs_alert_fsm_state	= l_aprs_alert_fsm_state;
   21a7c:	89 8d       	ldd	r24, Y+25	; 0x19
   21a7e:	80 93 3d 25 	sts	0x253D, r24	; 0x80253d <g_aprs_alert_fsm_state>
		g_aprs_alert_reason		= l_aprs_alert_reason;
   21a82:	8a 8d       	ldd	r24, Y+26	; 0x1a
   21a84:	80 93 3e 25 	sts	0x253E, r24	; 0x80253e <g_aprs_alert_reason>
		cpu_irq_restore(flags);
   21a88:	8a a1       	ldd	r24, Y+34	; 0x22
   21a8a:	0e 94 22 c8 	call	0x19044	; 0x19044 <cpu_irq_restore>
	}

	/* Single thread finished */
	s_lock = false;
   21a8e:	10 92 fd 2b 	sts	0x2BFD, r1	; 0x802bfd <s_lock.8765>
   21a92:	01 c0       	rjmp	.+2      	; 0x21a96 <task_main_aprs+0x15fc>
	char						l_mark						= ' ';


	/* Once a second to be processed - do not send when APRS is disabled nor GPS ready */
	if (s_lock || (s_now_sec == l_now_sec) || !g_gsm_enable || !g_gsm_aprs_enable || !g_gns_fix_status) {
		return;
   21a94:	00 00       	nop
		cpu_irq_restore(flags);
	}

	/* Single thread finished */
	s_lock = false;
}
   21a96:	ce 51       	subi	r28, 0x1E	; 30
   21a98:	df 4f       	sbci	r29, 0xFF	; 255
   21a9a:	cd bf       	out	0x3d, r28	; 61
   21a9c:	de bf       	out	0x3e, r29	; 62
   21a9e:	df 91       	pop	r29
   21aa0:	cf 91       	pop	r28
   21aa2:	1f 91       	pop	r17
   21aa4:	0f 91       	pop	r16
   21aa6:	ff 90       	pop	r15
   21aa8:	ef 90       	pop	r14
   21aaa:	df 90       	pop	r13
   21aac:	cf 90       	pop	r12
   21aae:	bf 90       	pop	r11
   21ab0:	af 90       	pop	r10
   21ab2:	9f 90       	pop	r9
   21ab4:	8f 90       	pop	r8
   21ab6:	7f 90       	pop	r7
   21ab8:	6f 90       	pop	r6
   21aba:	5f 90       	pop	r5
   21abc:	4f 90       	pop	r4
   21abe:	3f 90       	pop	r3
   21ac0:	2f 90       	pop	r2
   21ac2:	08 95       	ret

00021ac4 <task>:

void task(void)
{
   21ac4:	cf 93       	push	r28
   21ac6:	df 93       	push	r29
   21ac8:	cd b7       	in	r28, 0x3d	; 61
   21aca:	de b7       	in	r29, 0x3e	; 62
	if (g_workmode == WORKMODE_RUN) {
   21acc:	80 91 6c 25 	lds	r24, 0x256C	; 0x80256c <g_workmode>
   21ad0:	82 30       	cpi	r24, 0x02	; 2
   21ad2:	61 f4       	brne	.+24     	; 0x21aec <task+0x28>
		/* TASK when woken up and all ISRs are done */
		/* note: ADC and DAC are handled by the scheduler */
		task_serial();										// Handle serial communication with the SIM808
   21ad4:	0e 94 8e 3b 	call	0x771c	; 0x771c <task_serial>
		task_twi();											// Handle (TWI1 and) TWI2 communications
   21ad8:	0e 94 db a2 	call	0x145b6	; 0x145b6 <task_twi>
		task_usb();											// Handling the USB connection
   21adc:	0e 94 2a 44 	call	0x8854	; 0x8854 <task_usb>
		task_main_pll();									// Handling the 1PPS PLL system
   21ae0:	0e 94 4d ff 	call	0x1fe9a	; 0x1fe9a <task_main_pll>
		task_env_calc();									// Environment simulation calculations
   21ae4:	0f 94 66 00 	call	0x200cc	; 0x200cc <task_env_calc>
		task_main_aprs();									// Handling the APRS alerts
   21ae8:	0f 94 4d 02 	call	0x2049a	; 0x2049a <task_main_aprs>
	}
}
   21aec:	00 00       	nop
   21aee:	df 91       	pop	r29
   21af0:	cf 91       	pop	r28
   21af2:	08 95       	ret

00021af4 <main>:


int main(void)
{
   21af4:	cf 93       	push	r28
   21af6:	df 93       	push	r29
   21af8:	1f 92       	push	r1
   21afa:	cd b7       	in	r28, 0x3d	; 61
   21afc:	de b7       	in	r29, 0x3e	; 62
	uint8_t retcode = 0;
   21afe:	19 82       	std	Y+1, r1	; 0x01

	/* Init the IOPORT */
	ioport_init();
   21b00:	0e 94 5b d0 	call	0x1a0b6	; 0x1a0b6 <ioport_init>

	/* Init the FIFO buffers */
	fifo_init(&g_fifo_sched_desc, g_fifo_sched_buffer, FIFO_SCHED_BUFFER_LENGTH);
   21b04:	40 e2       	ldi	r20, 0x20	; 32
   21b06:	65 e2       	ldi	r22, 0x25	; 37
   21b08:	79 e2       	ldi	r23, 0x29	; 41
   21b0a:	8b e5       	ldi	r24, 0x5B	; 91
   21b0c:	91 e3       	ldi	r25, 0x31	; 49
   21b0e:	0e 94 bf 50 	call	0xa17e	; 0xa17e <fifo_init>

	/* Init of interrupt system */
	g_workmode = WORKMODE_INIT;
   21b12:	81 e0       	ldi	r24, 0x01	; 1
   21b14:	80 93 6c 25 	sts	0x256C, r24	; 0x80256c <g_workmode>
	irq_initialize_vectors();
   21b18:	80 ea       	ldi	r24, 0xA0	; 160
   21b1a:	90 e0       	ldi	r25, 0x00	; 0
   21b1c:	27 e0       	ldi	r18, 0x07	; 7
   21b1e:	fc 01       	movw	r30, r24
   21b20:	22 83       	std	Z+2, r18	; 0x02
	pmic_init();
   21b22:	0e 94 7e cd 	call	0x19afc	; 0x19afc <pmic_init>
	pmic_set_scheduling(PMIC_SCH_FIXED_PRIORITY);
   21b26:	80 e0       	ldi	r24, 0x00	; 0
   21b28:	0e 94 8b cd 	call	0x19b16	; 0x19b16 <pmic_set_scheduling>

	sysclk_init();		// Clock configuration set-up

	sleepmgr_init();	// Unlocks all sleep mode levels
   21b2c:	01 d3       	rcall	.+1538   	; 0x22130 <sysclk_init>
   21b2e:	0e 94 82 c8 	call	0x19104	; 0x19104 <sleepmgr_init>

	rtc_init();
   21b32:	0e 94 5d 56 	call	0xacba	; 0xacba <rtc_init>
	rtc_start();
   21b36:	0e 94 14 f6 	call	0x1ec28	; 0x1ec28 <rtc_start>

	init_globals();
   21b3a:	0e 94 96 d1 	call	0x1a32c	; 0x1a32c <init_globals>

	interrupt_init();	// Port interrupts
   21b3e:	0e 94 3a f2 	call	0x1e474	; 0x1e474 <interrupt_init>
	evsys_init();		// Event system
   21b42:	0e 94 ce f3 	call	0x1e79c	; 0x1e79c <evsys_init>
	tc_init();			// Timers
   21b46:	0e 94 07 f4 	call	0x1e80e	; 0x1e80e <tc_init>
	serial_init();		// Set up serial connection to the SIM808
   21b4a:	0e 94 a3 27 	call	0x4f46	; 0x4f46 <serial_init>
	if (g_adc_enabled) {
   21b4e:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   21b52:	88 23       	and	r24, r24
		adc_init();		// ADC
   21b54:	11 f0       	breq	.+4      	; 0x21b5a <main+0x66>
   21b56:	0e 94 39 f6 	call	0x1ec72	; 0x1ec72 <adc_init>
	}
	if (g_dac_enabled) {
   21b5a:	80 91 56 24 	lds	r24, 0x2456	; 0x802456 <g_dac_enabled>
   21b5e:	88 23       	and	r24, r24
		dac_init();		// DAC
   21b60:	11 f0       	breq	.+4      	; 0x21b66 <main+0x72>
   21b62:	0e 94 21 fa 	call	0x1f442	; 0x1f442 <dac_init>
	}
	twi_init();			// I2C / TWI
   21b66:	0e 94 c2 78 	call	0xf184	; 0xf184 <twi_init>

	board_init();		// Activates all in/out pins not already handled above - transitions from Z to dedicated states
   21b6a:	0e 94 eb a2 	call	0x145d6	; 0x145d6 <board_init>

	nvm_init(INT_FLASH);
   21b6e:	80 e0       	ldi	r24, 0x00	; 0
   21b70:	0e 94 06 4d 	call	0x9a0c	; 0x9a0c <nvm_init>

	/* All interrupt sources & PMIC are prepared until here - IRQ activation follows */
	cpu_irq_enable();

	/* Start of sub-modules */
	tc_start();			// All clocks and PWM timers start here
   21b74:	78 94       	sei
   21b76:	0e 94 8c f4 	call	0x1e918	; 0x1e918 <tc_start>
	if (g_dac_enabled) {
   21b7a:	80 91 56 24 	lds	r24, 0x2456	; 0x802456 <g_dac_enabled>
   21b7e:	88 23       	and	r24, r24
		dac_start();	// Start DA convertions
   21b80:	11 f0       	breq	.+4      	; 0x21b86 <main+0x92>
   21b82:	0e 94 d2 fa 	call	0x1f5a4	; 0x1f5a4 <dac_start>
	}
	if (g_adc_enabled) {
   21b86:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   21b8a:	88 23       	and	r24, r24
		adc_start();	// Start AD convertions
   21b8c:	11 f0       	breq	.+4      	; 0x21b92 <main+0x9e>
   21b8e:	0e 94 ac f7 	call	0x1ef58	; 0x1ef58 <adc_start>
	}

	/* Init of USB system */
	usb_init();			// USB device stack start function to enable stack and start USB
   21b92:	0e 94 d8 3e 	call	0x7db0	; 0x7db0 <usb_init>

	/* Start TWI channels */
	twi_start();		// Start TWI
   21b96:	0e 94 de 78 	call	0xf1bc	; 0xf1bc <twi_start>

	/* Start serial */
	serial_start();		// Start communication with the SIM808 */
   21b9a:	0e 94 08 28 	call	0x5010	; 0x5010 <serial_start>

	/* LED green */
	twi2_set_leds(0x02);
   21b9e:	82 e0       	ldi	r24, 0x02	; 2
   21ba0:	0e 94 3b 64 	call	0xc876	; 0xc876 <twi2_set_leds>

	/* Calibration of TWI1 devices */
	calibration_mode(CALIBRATION_MODE_ENUM__GYRO);
   21ba4:	84 e0       	ldi	r24, 0x04	; 4
   21ba6:	0e 94 c0 de 	call	0x1bd80	; 0x1bd80 <calibration_mode>
	calibration_mode(CALIBRATION_MODE_ENUM__ACCEL_Z);
   21baa:	83 e0       	ldi	r24, 0x03	; 3
   21bac:	0e 94 c0 de 	call	0x1bd80	; 0x1bd80 <calibration_mode>

	/* Show help page of command set */
	printHelp();
   21bb0:	0e 94 86 57 	call	0xaf0c	; 0xaf0c <printHelp>

	/* LEDs off */
	twi2_set_leds(0x00);
   21bb4:	80 e0       	ldi	r24, 0x00	; 0
   21bb6:	0e 94 3b 64 	call	0xc876	; 0xc876 <twi2_set_leds>

	/* The application code */
	g_twi2_lcd_repaint = true;
   21bba:	81 e0       	ldi	r24, 0x01	; 1
   21bbc:	80 93 9d 28 	sts	0x289D, r24	; 0x80289d <g_twi2_lcd_repaint>
	g_workmode = WORKMODE_RUN;
   21bc0:	82 e0       	ldi	r24, 0x02	; 2
    while (g_workmode) {
		/* Process all user space tasks */
		task();
   21bc2:	80 93 6c 25 	sts	0x256C, r24	; 0x80256c <g_workmode>

		/* Work on the pushed back jobs */
		yield_ms(0);
   21bc6:	05 c0       	rjmp	.+10     	; 0x21bd2 <main+0xde>
   21bc8:	7d df       	rcall	.-262    	; 0x21ac4 <task>
   21bca:	80 e0       	ldi	r24, 0x00	; 0
   21bcc:	90 e0       	ldi	r25, 0x00	; 0
	twi2_set_leds(0x00);

	/* The application code */
	g_twi2_lcd_repaint = true;
	g_workmode = WORKMODE_RUN;
    while (g_workmode) {
   21bce:	0e 94 f6 f1 	call	0x1e3ec	; 0x1e3ec <yield_ms>
   21bd2:	80 91 6c 25 	lds	r24, 0x256C	; 0x80256c <g_workmode>
		/* Work on the pushed back jobs */
		yield_ms(0);
    }

	/* LEDs off */
	twi2_set_leds(0x00);
   21bd6:	88 23       	and	r24, r24
   21bd8:	b9 f7       	brne	.-18     	; 0x21bc8 <main+0xd4>
   21bda:	80 e0       	ldi	r24, 0x00	; 0

	cpu_irq_disable();
   21bdc:	0e 94 3b 64 	call	0xc876	; 0xc876 <twi2_set_leds>
	sleepmgr_enter_sleep();
   21be0:	f8 94       	cli

	return retcode;
   21be2:	0e 94 be c8 	call	0x1917c	; 0x1917c <sleepmgr_enter_sleep>
   21be6:	89 81       	ldd	r24, Y+1	; 0x01
}
   21be8:	88 2f       	mov	r24, r24
   21bea:	90 e0       	ldi	r25, 0x00	; 0
   21bec:	0f 90       	pop	r0
   21bee:	df 91       	pop	r29
   21bf0:	cf 91       	pop	r28
   21bf2:	08 95       	ret

00021bf4 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   21bf4:	cf 93       	push	r28
   21bf6:	df 93       	push	r29
   21bf8:	1f 92       	push	r1
   21bfa:	cd b7       	in	r28, 0x3d	; 61
   21bfc:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   21bfe:	8f e3       	ldi	r24, 0x3F	; 63
   21c00:	90 e0       	ldi	r25, 0x00	; 0
   21c02:	fc 01       	movw	r30, r24
   21c04:	80 81       	ld	r24, Z
   21c06:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   21c08:	f8 94       	cli
	return flags;
   21c0a:	89 81       	ldd	r24, Y+1	; 0x01
}
   21c0c:	0f 90       	pop	r0
   21c0e:	df 91       	pop	r29
   21c10:	cf 91       	pop	r28
   21c12:	08 95       	ret

00021c14 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   21c14:	cf 93       	push	r28
   21c16:	df 93       	push	r29
   21c18:	1f 92       	push	r1
   21c1a:	cd b7       	in	r28, 0x3d	; 61
   21c1c:	de b7       	in	r29, 0x3e	; 62
   21c1e:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   21c20:	8f e3       	ldi	r24, 0x3F	; 63
   21c22:	90 e0       	ldi	r25, 0x00	; 0
   21c24:	29 81       	ldd	r18, Y+1	; 0x01
   21c26:	fc 01       	movw	r30, r24
   21c28:	20 83       	st	Z, r18
}
   21c2a:	00 00       	nop
   21c2c:	0f 90       	pop	r0
   21c2e:	df 91       	pop	r29
   21c30:	cf 91       	pop	r28
   21c32:	08 95       	ret

00021c34 <osc_enable_internal>:
 * \brief Enable internal oscillator \a id
 *
 * Do not call this function directly. Use osc_enable() instead.
 */
static inline void osc_enable_internal(uint8_t id)
{
   21c34:	cf 93       	push	r28
   21c36:	df 93       	push	r29
   21c38:	1f 92       	push	r1
   21c3a:	1f 92       	push	r1
   21c3c:	cd b7       	in	r28, 0x3d	; 61
   21c3e:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
   21c40:	8a 83       	std	Y+2, r24	; 0x02
   21c42:	d8 df       	rcall	.-80     	; 0x21bf4 <cpu_irq_save>
	OSC.CTRL |= id;
   21c44:	89 83       	std	Y+1, r24	; 0x01
   21c46:	80 e5       	ldi	r24, 0x50	; 80
   21c48:	90 e0       	ldi	r25, 0x00	; 0
   21c4a:	20 e5       	ldi	r18, 0x50	; 80
   21c4c:	30 e0       	ldi	r19, 0x00	; 0
   21c4e:	f9 01       	movw	r30, r18
   21c50:	30 81       	ld	r19, Z
   21c52:	2a 81       	ldd	r18, Y+2	; 0x02
   21c54:	23 2b       	or	r18, r19
#if (XMEGA_E && CONFIG_SYSCLK_RC8MHZ_LPM)
	if(id == OSC_ID_RC8MHZ) {
		OSC.CTRL |= OSC_RC8MLPM_bm;
	}
#endif
	cpu_irq_restore(flags);
   21c56:	fc 01       	movw	r30, r24
   21c58:	20 83       	st	Z, r18
}
   21c5a:	89 81       	ldd	r24, Y+1	; 0x01
   21c5c:	db df       	rcall	.-74     	; 0x21c14 <cpu_irq_restore>
   21c5e:	00 00       	nop
   21c60:	0f 90       	pop	r0
   21c62:	0f 90       	pop	r0
   21c64:	df 91       	pop	r29
   21c66:	cf 91       	pop	r28
   21c68:	08 95       	ret

00021c6a <osc_enable_external>:
 * Do not call this function directly. Use osc_enable() instead. Also
 * note that this function is only available if the board actually has
 * an external oscillator crystal.
 */
static inline void osc_enable_external(uint8_t id)
{
   21c6a:	cf 93       	push	r28
   21c6c:	df 93       	push	r29
   21c6e:	1f 92       	push	r1
   21c70:	1f 92       	push	r1
   21c72:	cd b7       	in	r28, 0x3d	; 61
   21c74:	de b7       	in	r29, 0x3e	; 62
   21c76:	8a 83       	std	Y+2, r24	; 0x02

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
   21c78:	80 e5       	ldi	r24, 0x50	; 80
   21c7a:	90 e0       	ldi	r25, 0x00	; 0
   21c7c:	fc 01       	movw	r30, r24
#else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
   21c7e:	12 82       	std	Z+2, r1	; 0x02
   21c80:	b9 df       	rcall	.-142    	; 0x21bf4 <cpu_irq_save>
	OSC.CTRL |= id;
   21c82:	89 83       	std	Y+1, r24	; 0x01
   21c84:	80 e5       	ldi	r24, 0x50	; 80
   21c86:	90 e0       	ldi	r25, 0x00	; 0
   21c88:	20 e5       	ldi	r18, 0x50	; 80
   21c8a:	30 e0       	ldi	r19, 0x00	; 0
   21c8c:	f9 01       	movw	r30, r18
   21c8e:	30 81       	ld	r19, Z
   21c90:	2a 81       	ldd	r18, Y+2	; 0x02
   21c92:	23 2b       	or	r18, r19
	cpu_irq_restore(flags);
   21c94:	fc 01       	movw	r30, r24
   21c96:	20 83       	st	Z, r18
}
   21c98:	89 81       	ldd	r24, Y+1	; 0x01
   21c9a:	bc df       	rcall	.-136    	; 0x21c14 <cpu_irq_restore>
   21c9c:	00 00       	nop
   21c9e:	0f 90       	pop	r0
   21ca0:	0f 90       	pop	r0
   21ca2:	df 91       	pop	r29
   21ca4:	cf 91       	pop	r28
   21ca6:	08 95       	ret

00021ca8 <osc_disable>:
	Assert(false); // No external oscillator on the selected board
}
#endif

static inline void osc_disable(uint8_t id)
{
   21ca8:	cf 93       	push	r28
   21caa:	df 93       	push	r29
   21cac:	1f 92       	push	r1
   21cae:	1f 92       	push	r1
   21cb0:	cd b7       	in	r28, 0x3d	; 61
   21cb2:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
   21cb4:	8a 83       	std	Y+2, r24	; 0x02
   21cb6:	9e df       	rcall	.-196    	; 0x21bf4 <cpu_irq_save>
	OSC.CTRL &= ~id;
   21cb8:	89 83       	std	Y+1, r24	; 0x01
   21cba:	80 e5       	ldi	r24, 0x50	; 80
   21cbc:	90 e0       	ldi	r25, 0x00	; 0
   21cbe:	20 e5       	ldi	r18, 0x50	; 80
   21cc0:	30 e0       	ldi	r19, 0x00	; 0
   21cc2:	f9 01       	movw	r30, r18
   21cc4:	20 81       	ld	r18, Z
   21cc6:	32 2f       	mov	r19, r18
   21cc8:	2a 81       	ldd	r18, Y+2	; 0x02
   21cca:	20 95       	com	r18
   21ccc:	23 23       	and	r18, r19
	cpu_irq_restore(flags);
   21cce:	fc 01       	movw	r30, r24
   21cd0:	20 83       	st	Z, r18
}
   21cd2:	89 81       	ldd	r24, Y+1	; 0x01
   21cd4:	9f df       	rcall	.-194    	; 0x21c14 <cpu_irq_restore>
   21cd6:	00 00       	nop
   21cd8:	0f 90       	pop	r0
   21cda:	0f 90       	pop	r0
   21cdc:	df 91       	pop	r29
   21cde:	cf 91       	pop	r28
   21ce0:	08 95       	ret

00021ce2 <osc_enable>:

static inline void osc_enable(uint8_t id)
{
   21ce2:	cf 93       	push	r28
   21ce4:	df 93       	push	r29
   21ce6:	1f 92       	push	r1
   21ce8:	cd b7       	in	r28, 0x3d	; 61
   21cea:	de b7       	in	r29, 0x3e	; 62
   21cec:	89 83       	std	Y+1, r24	; 0x01
	if (id != OSC_ID_XOSC) {
   21cee:	89 81       	ldd	r24, Y+1	; 0x01
   21cf0:	88 30       	cpi	r24, 0x08	; 8
   21cf2:	19 f0       	breq	.+6      	; 0x21cfa <osc_enable+0x18>
		osc_enable_internal(id);
   21cf4:	89 81       	ldd	r24, Y+1	; 0x01
   21cf6:	9e df       	rcall	.-196    	; 0x21c34 <osc_enable_internal>
	} else {
		osc_enable_external(id);
   21cf8:	02 c0       	rjmp	.+4      	; 0x21cfe <osc_enable+0x1c>
   21cfa:	89 81       	ldd	r24, Y+1	; 0x01
	}
}
   21cfc:	b6 df       	rcall	.-148    	; 0x21c6a <osc_enable_external>
   21cfe:	00 00       	nop
   21d00:	0f 90       	pop	r0
   21d02:	df 91       	pop	r29
   21d04:	cf 91       	pop	r28
   21d06:	08 95       	ret

00021d08 <osc_is_ready>:

static inline bool osc_is_ready(uint8_t id)
{
   21d08:	cf 93       	push	r28
   21d0a:	df 93       	push	r29
   21d0c:	1f 92       	push	r1
   21d0e:	cd b7       	in	r28, 0x3d	; 61
   21d10:	de b7       	in	r29, 0x3e	; 62
   21d12:	89 83       	std	Y+1, r24	; 0x01
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
   21d14:	80 e5       	ldi	r24, 0x50	; 80
   21d16:	90 e0       	ldi	r25, 0x00	; 0
   21d18:	fc 01       	movw	r30, r24
   21d1a:	91 81       	ldd	r25, Z+1	; 0x01
   21d1c:	89 81       	ldd	r24, Y+1	; 0x01
   21d1e:	98 23       	and	r25, r24
   21d20:	81 e0       	ldi	r24, 0x01	; 1
   21d22:	99 23       	and	r25, r25
   21d24:	09 f4       	brne	.+2      	; 0x21d28 <osc_is_ready+0x20>
   21d26:	80 e0       	ldi	r24, 0x00	; 0
}
   21d28:	0f 90       	pop	r0
   21d2a:	df 91       	pop	r29
   21d2c:	cf 91       	pop	r28
   21d2e:	08 95       	ret

00021d30 <osc_enable_autocalibration>:
 * \arg \c OSC_ID_RC32KHZ or \c OSC_ID_XOSC for internal or external 32 kHz
 * reference, respectively.
 * \arg \c OSC_ID_USBSOF for 32 MHz only when USB is available and running.
 */
static inline void osc_enable_autocalibration(uint8_t id, uint8_t ref_id)
{
   21d30:	cf 93       	push	r28
   21d32:	df 93       	push	r29
   21d34:	00 d0       	rcall	.+0      	; 0x21d36 <osc_enable_autocalibration+0x6>
   21d36:	cd b7       	in	r28, 0x3d	; 61
   21d38:	de b7       	in	r29, 0x3e	; 62
   21d3a:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags;

	flags = cpu_irq_save();
   21d3c:	6b 83       	std	Y+3, r22	; 0x03
   21d3e:	5a df       	rcall	.-332    	; 0x21bf4 <cpu_irq_save>
	switch (id) {
   21d40:	89 83       	std	Y+1, r24	; 0x01
   21d42:	8a 81       	ldd	r24, Y+2	; 0x02
   21d44:	88 2f       	mov	r24, r24
   21d46:	90 e0       	ldi	r25, 0x00	; 0
   21d48:	81 30       	cpi	r24, 0x01	; 1
   21d4a:	91 05       	cpc	r25, r1
   21d4c:	19 f0       	breq	.+6      	; 0x21d54 <osc_enable_autocalibration+0x24>
   21d4e:	02 97       	sbiw	r24, 0x02	; 2
		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
		break;

	default:
		Assert(false);
		break;
   21d50:	19 f1       	breq	.+70     	; 0x21d98 <osc_enable_autocalibration+0x68>
	flags = cpu_irq_save();
	switch (id) {
	case OSC_ID_RC2MHZ:
#if !XMEGA_E
		Assert((ref_id == OSC_ID_RC32KHZ) || (ref_id == OSC_ID_XOSC));
		if (ref_id == OSC_ID_XOSC) {
   21d52:	66 c0       	rjmp	.+204    	; 0x21e20 <osc_enable_autocalibration+0xf0>
   21d54:	8b 81       	ldd	r24, Y+3	; 0x03
			osc_enable(OSC_ID_RC32KHZ);
   21d56:	88 30       	cpi	r24, 0x08	; 8
   21d58:	61 f4       	brne	.+24     	; 0x21d72 <osc_enable_autocalibration+0x42>
			OSC.DFLLCTRL |= OSC_RC2MCREF_bm;
   21d5a:	84 e0       	ldi	r24, 0x04	; 4
   21d5c:	c2 df       	rcall	.-124    	; 0x21ce2 <osc_enable>
   21d5e:	80 e5       	ldi	r24, 0x50	; 80
   21d60:	90 e0       	ldi	r25, 0x00	; 0
   21d62:	20 e5       	ldi	r18, 0x50	; 80
   21d64:	30 e0       	ldi	r19, 0x00	; 0
   21d66:	f9 01       	movw	r30, r18
   21d68:	26 81       	ldd	r18, Z+6	; 0x06
   21d6a:	21 60       	ori	r18, 0x01	; 1
   21d6c:	fc 01       	movw	r30, r24
		} else {
			OSC.DFLLCTRL &= ~(OSC_RC2MCREF_bm);
   21d6e:	26 83       	std	Z+6, r18	; 0x06
   21d70:	09 c0       	rjmp	.+18     	; 0x21d84 <osc_enable_autocalibration+0x54>
   21d72:	80 e5       	ldi	r24, 0x50	; 80
   21d74:	90 e0       	ldi	r25, 0x00	; 0
   21d76:	20 e5       	ldi	r18, 0x50	; 80
   21d78:	30 e0       	ldi	r19, 0x00	; 0
   21d7a:	f9 01       	movw	r30, r18
   21d7c:	26 81       	ldd	r18, Z+6	; 0x06
   21d7e:	2e 7f       	andi	r18, 0xFE	; 254
		}
		DFLLRC2M.CTRL |= DFLL_ENABLE_bm;
   21d80:	fc 01       	movw	r30, r24
   21d82:	26 83       	std	Z+6, r18	; 0x06
   21d84:	88 e6       	ldi	r24, 0x68	; 104
   21d86:	90 e0       	ldi	r25, 0x00	; 0
   21d88:	28 e6       	ldi	r18, 0x68	; 104
   21d8a:	30 e0       	ldi	r19, 0x00	; 0
   21d8c:	f9 01       	movw	r30, r18
   21d8e:	20 81       	ld	r18, Z
   21d90:	21 60       	ori	r18, 0x01	; 1
#endif
		break;
   21d92:	fc 01       	movw	r30, r24
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
   21d94:	20 83       	st	Z, r18
   21d96:	44 c0       	rjmp	.+136    	; 0x21e20 <osc_enable_autocalibration+0xf0>
   21d98:	80 e5       	ldi	r24, 0x50	; 80
   21d9a:	90 e0       	ldi	r25, 0x00	; 0
   21d9c:	20 e5       	ldi	r18, 0x50	; 80
   21d9e:	30 e0       	ldi	r19, 0x00	; 0
   21da0:	f9 01       	movw	r30, r18
   21da2:	26 81       	ldd	r18, Z+6	; 0x06
   21da4:	29 7f       	andi	r18, 0xF9	; 249

		if (ref_id == OSC_ID_XOSC) {
   21da6:	fc 01       	movw	r30, r24
   21da8:	26 83       	std	Z+6, r18	; 0x06
			osc_enable(OSC_ID_RC32KHZ);
   21daa:	8b 81       	ldd	r24, Y+3	; 0x03
   21dac:	88 30       	cpi	r24, 0x08	; 8
   21dae:	61 f4       	brne	.+24     	; 0x21dc8 <osc_enable_autocalibration+0x98>
			OSC.DFLLCTRL |= OSC_RC32MCREF_XOSC32K_gc;
   21db0:	84 e0       	ldi	r24, 0x04	; 4
   21db2:	97 df       	rcall	.-210    	; 0x21ce2 <osc_enable>
   21db4:	80 e5       	ldi	r24, 0x50	; 80
   21db6:	90 e0       	ldi	r25, 0x00	; 0
   21db8:	20 e5       	ldi	r18, 0x50	; 80
   21dba:	30 e0       	ldi	r19, 0x00	; 0
   21dbc:	f9 01       	movw	r30, r18
   21dbe:	26 81       	ldd	r18, Z+6	; 0x06
   21dc0:	22 60       	ori	r18, 0x02	; 2
   21dc2:	fc 01       	movw	r30, r24
		}
		else if (ref_id == OSC_ID_RC32KHZ) {
   21dc4:	26 83       	std	Z+6, r18	; 0x06
   21dc6:	22 c0       	rjmp	.+68     	; 0x21e0c <osc_enable_autocalibration+0xdc>
   21dc8:	8b 81       	ldd	r24, Y+3	; 0x03
			OSC.DFLLCTRL |= OSC_RC32MCREF_RC32K_gc;
   21dca:	84 30       	cpi	r24, 0x04	; 4
   21dcc:	49 f4       	brne	.+18     	; 0x21de0 <osc_enable_autocalibration+0xb0>
   21dce:	80 e5       	ldi	r24, 0x50	; 80
   21dd0:	90 e0       	ldi	r25, 0x00	; 0
   21dd2:	20 e5       	ldi	r18, 0x50	; 80
   21dd4:	30 e0       	ldi	r19, 0x00	; 0
   21dd6:	f9 01       	movw	r30, r18
   21dd8:	26 81       	ldd	r18, Z+6	; 0x06
   21dda:	fc 01       	movw	r30, r24
		}
# if !XMEGA_E
		else if (ref_id == OSC_ID_USBSOF) {
   21ddc:	26 83       	std	Z+6, r18	; 0x06
   21dde:	16 c0       	rjmp	.+44     	; 0x21e0c <osc_enable_autocalibration+0xdc>
   21de0:	8b 81       	ldd	r24, Y+3	; 0x03
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
   21de2:	8f 3f       	cpi	r24, 0xFF	; 255
   21de4:	99 f4       	brne	.+38     	; 0x21e0c <osc_enable_autocalibration+0xdc>
   21de6:	80 e6       	ldi	r24, 0x60	; 96
   21de8:	90 e0       	ldi	r25, 0x00	; 0
   21dea:	20 e8       	ldi	r18, 0x80	; 128
			DFLLRC32M.COMP2 = 0xBB;
   21dec:	fc 01       	movw	r30, r24
   21dee:	25 83       	std	Z+5, r18	; 0x05
   21df0:	80 e6       	ldi	r24, 0x60	; 96
   21df2:	90 e0       	ldi	r25, 0x00	; 0
   21df4:	2b eb       	ldi	r18, 0xBB	; 187
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
   21df6:	fc 01       	movw	r30, r24
   21df8:	26 83       	std	Z+6, r18	; 0x06
   21dfa:	80 e5       	ldi	r24, 0x50	; 80
   21dfc:	90 e0       	ldi	r25, 0x00	; 0
   21dfe:	20 e5       	ldi	r18, 0x50	; 80
   21e00:	30 e0       	ldi	r19, 0x00	; 0
   21e02:	f9 01       	movw	r30, r18
   21e04:	26 81       	ldd	r18, Z+6	; 0x06
   21e06:	24 60       	ori	r18, 0x04	; 4
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
   21e08:	fc 01       	movw	r30, r24
   21e0a:	26 83       	std	Z+6, r18	; 0x06
   21e0c:	80 e6       	ldi	r24, 0x60	; 96
   21e0e:	90 e0       	ldi	r25, 0x00	; 0
   21e10:	20 e6       	ldi	r18, 0x60	; 96
   21e12:	30 e0       	ldi	r19, 0x00	; 0
   21e14:	f9 01       	movw	r30, r18
   21e16:	20 81       	ld	r18, Z
		break;
   21e18:	21 60       	ori	r18, 0x01	; 1

	default:
		Assert(false);
		break;
	}
	cpu_irq_restore(flags);
   21e1a:	fc 01       	movw	r30, r24
   21e1c:	20 83       	st	Z, r18
   21e1e:	00 00       	nop
}
   21e20:	89 81       	ldd	r24, Y+1	; 0x01
   21e22:	f8 de       	rcall	.-528    	; 0x21c14 <cpu_irq_restore>
   21e24:	00 00       	nop
   21e26:	23 96       	adiw	r28, 0x03	; 3
   21e28:	cd bf       	out	0x3d, r28	; 61
   21e2a:	de bf       	out	0x3e, r29	; 62
   21e2c:	df 91       	pop	r29
   21e2e:	cf 91       	pop	r28
   21e30:	08 95       	ret

00021e32 <osc_user_calibration>:
 * \arg \c OSC_ID_RC2MHZ or \c OSC_ID_RC32MHZ.
 * \param calib The specific calibration value required:
 *
 */
static inline void osc_user_calibration(uint8_t id, uint16_t calib)
{
   21e32:	cf 93       	push	r28
   21e34:	df 93       	push	r29
   21e36:	00 d0       	rcall	.+0      	; 0x21e38 <osc_user_calibration+0x6>
   21e38:	cd b7       	in	r28, 0x3d	; 61
   21e3a:	de b7       	in	r29, 0x3e	; 62
   21e3c:	89 83       	std	Y+1, r24	; 0x01
   21e3e:	6a 83       	std	Y+2, r22	; 0x02
   21e40:	7b 83       	std	Y+3, r23	; 0x03
	switch (id) {
   21e42:	89 81       	ldd	r24, Y+1	; 0x01
   21e44:	88 2f       	mov	r24, r24
   21e46:	90 e0       	ldi	r25, 0x00	; 0
   21e48:	81 30       	cpi	r24, 0x01	; 1
   21e4a:	91 05       	cpc	r25, r1
   21e4c:	19 f0       	breq	.+6      	; 0x21e54 <osc_user_calibration+0x22>
   21e4e:	02 97       	sbiw	r24, 0x02	; 2
   21e50:	81 f0       	breq	.+32     	; 0x21e72 <osc_user_calibration+0x40>
		break;
#endif

	default:
		Assert(false);
		break;
   21e52:	1e c0       	rjmp	.+60     	; 0x21e90 <osc_user_calibration+0x5e>
static inline void osc_user_calibration(uint8_t id, uint16_t calib)
{
	switch (id) {
	case OSC_ID_RC2MHZ:
#if !XMEGA_E
		DFLLRC2M.CALA=LSB(calib);
   21e54:	88 e6       	ldi	r24, 0x68	; 104
   21e56:	90 e0       	ldi	r25, 0x00	; 0
   21e58:	9e 01       	movw	r18, r28
   21e5a:	2e 5f       	subi	r18, 0xFE	; 254
   21e5c:	3f 4f       	sbci	r19, 0xFF	; 255
   21e5e:	f9 01       	movw	r30, r18
   21e60:	20 81       	ld	r18, Z
   21e62:	fc 01       	movw	r30, r24
   21e64:	22 83       	std	Z+2, r18	; 0x02
		DFLLRC2M.CALB=MSB(calib);
   21e66:	88 e6       	ldi	r24, 0x68	; 104
   21e68:	90 e0       	ldi	r25, 0x00	; 0
   21e6a:	2b 81       	ldd	r18, Y+3	; 0x03
   21e6c:	fc 01       	movw	r30, r24
   21e6e:	23 83       	std	Z+3, r18	; 0x03
#endif
		break;
   21e70:	0f c0       	rjmp	.+30     	; 0x21e90 <osc_user_calibration+0x5e>

	case OSC_ID_RC32MHZ:
		DFLLRC32M.CALA=LSB(calib);
   21e72:	80 e6       	ldi	r24, 0x60	; 96
   21e74:	90 e0       	ldi	r25, 0x00	; 0
   21e76:	9e 01       	movw	r18, r28
   21e78:	2e 5f       	subi	r18, 0xFE	; 254
   21e7a:	3f 4f       	sbci	r19, 0xFF	; 255
   21e7c:	f9 01       	movw	r30, r18
   21e7e:	20 81       	ld	r18, Z
   21e80:	fc 01       	movw	r30, r24
   21e82:	22 83       	std	Z+2, r18	; 0x02
		DFLLRC32M.CALB=MSB(calib);
   21e84:	80 e6       	ldi	r24, 0x60	; 96
   21e86:	90 e0       	ldi	r25, 0x00	; 0
   21e88:	2b 81       	ldd	r18, Y+3	; 0x03
   21e8a:	fc 01       	movw	r30, r24
   21e8c:	23 83       	std	Z+3, r18	; 0x03
		break;
   21e8e:	00 00       	nop

	default:
		Assert(false);
		break;
	}
}
   21e90:	00 00       	nop
   21e92:	23 96       	adiw	r28, 0x03	; 3
   21e94:	cd bf       	out	0x3d, r28	; 61
   21e96:	de bf       	out	0x3e, r29	; 62
   21e98:	df 91       	pop	r29
   21e9a:	cf 91       	pop	r28
   21e9c:	08 95       	ret

00021e9e <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
   21e9e:	cf 93       	push	r28
   21ea0:	df 93       	push	r29
   21ea2:	1f 92       	push	r1
   21ea4:	cd b7       	in	r28, 0x3d	; 61
   21ea6:	de b7       	in	r29, 0x3e	; 62
   21ea8:	89 83       	std	Y+1, r24	; 0x01
	while (!osc_is_ready(id)) {
   21eaa:	00 00       	nop
   21eac:	89 81       	ldd	r24, Y+1	; 0x01
   21eae:	2c df       	rcall	.-424    	; 0x21d08 <osc_is_ready>
   21eb0:	98 2f       	mov	r25, r24
   21eb2:	81 e0       	ldi	r24, 0x01	; 1
   21eb4:	89 27       	eor	r24, r25
   21eb6:	88 23       	and	r24, r24
   21eb8:	c9 f7       	brne	.-14     	; 0x21eac <osc_wait_ready+0xe>
		/* Do nothing */
	}
}
   21eba:	00 00       	nop
   21ebc:	0f 90       	pop	r0
   21ebe:	df 91       	pop	r29
   21ec0:	cf 91       	pop	r28
   21ec2:	08 95       	ret

00021ec4 <pll_config_init>:
 *   - If \a src is PLL_SRC_32MHZ, \a div must be set to 4.
 *   - Otherwise, \a div must be set to 1.
 */
static inline void pll_config_init(struct pll_config *cfg, enum pll_source src,
		unsigned int div, unsigned int mul)
{
   21ec4:	cf 93       	push	r28
   21ec6:	df 93       	push	r29
   21ec8:	cd b7       	in	r28, 0x3d	; 61
   21eca:	de b7       	in	r29, 0x3e	; 62
   21ecc:	27 97       	sbiw	r28, 0x07	; 7
   21ece:	cd bf       	out	0x3d, r28	; 61
   21ed0:	de bf       	out	0x3e, r29	; 62
   21ed2:	89 83       	std	Y+1, r24	; 0x01
   21ed4:	9a 83       	std	Y+2, r25	; 0x02
   21ed6:	6b 83       	std	Y+3, r22	; 0x03
   21ed8:	4c 83       	std	Y+4, r20	; 0x04
   21eda:	5d 83       	std	Y+5, r21	; 0x05
   21edc:	2e 83       	std	Y+6, r18	; 0x06
   21ede:	3f 83       	std	Y+7, r19	; 0x07
	} else {
		Assert(div == 1);
	}

	/* Initialize the configuration */
	cfg->ctrl = src | (mul << OSC_PLLFAC_gp);
   21ee0:	9e 81       	ldd	r25, Y+6	; 0x06
   21ee2:	8b 81       	ldd	r24, Y+3	; 0x03
   21ee4:	29 2f       	mov	r18, r25
   21ee6:	28 2b       	or	r18, r24
   21ee8:	89 81       	ldd	r24, Y+1	; 0x01
   21eea:	9a 81       	ldd	r25, Y+2	; 0x02
   21eec:	fc 01       	movw	r30, r24
   21eee:	20 83       	st	Z, r18
}
   21ef0:	00 00       	nop
   21ef2:	27 96       	adiw	r28, 0x07	; 7
   21ef4:	cd bf       	out	0x3d, r28	; 61
   21ef6:	de bf       	out	0x3e, r29	; 62
   21ef8:	df 91       	pop	r29
   21efa:	cf 91       	pop	r28
   21efc:	08 95       	ret

00021efe <pll_config_write>:
	cfg->ctrl = OSC.PLLCTRL;
}

static inline void pll_config_write(const struct pll_config *cfg,
		unsigned int pll_id)
{
   21efe:	cf 93       	push	r28
   21f00:	df 93       	push	r29
   21f02:	00 d0       	rcall	.+0      	; 0x21f04 <pll_config_write+0x6>
   21f04:	1f 92       	push	r1
   21f06:	cd b7       	in	r28, 0x3d	; 61
   21f08:	de b7       	in	r29, 0x3e	; 62
   21f0a:	89 83       	std	Y+1, r24	; 0x01
   21f0c:	9a 83       	std	Y+2, r25	; 0x02
   21f0e:	6b 83       	std	Y+3, r22	; 0x03
   21f10:	7c 83       	std	Y+4, r23	; 0x04
	Assert(pll_id < NR_PLLS);

	OSC.PLLCTRL = cfg->ctrl;
   21f12:	80 e5       	ldi	r24, 0x50	; 80
   21f14:	90 e0       	ldi	r25, 0x00	; 0
   21f16:	29 81       	ldd	r18, Y+1	; 0x01
   21f18:	3a 81       	ldd	r19, Y+2	; 0x02
   21f1a:	f9 01       	movw	r30, r18
   21f1c:	20 81       	ld	r18, Z
   21f1e:	fc 01       	movw	r30, r24
   21f20:	25 83       	std	Z+5, r18	; 0x05
}
   21f22:	00 00       	nop
   21f24:	24 96       	adiw	r28, 0x04	; 4
   21f26:	cd bf       	out	0x3d, r28	; 61
   21f28:	de bf       	out	0x3e, r29	; 62
   21f2a:	df 91       	pop	r29
   21f2c:	cf 91       	pop	r28
   21f2e:	08 95       	ret

00021f30 <pll_enable>:
 * \ref sysclk_init() is used, the user must ensure that the desired reference
 * is enabled prior to calling this function.
 */
static inline void pll_enable(const struct pll_config *cfg,
		unsigned int pll_id)
{
   21f30:	cf 93       	push	r28
   21f32:	df 93       	push	r29
   21f34:	cd b7       	in	r28, 0x3d	; 61
   21f36:	de b7       	in	r29, 0x3e	; 62
   21f38:	25 97       	sbiw	r28, 0x05	; 5
   21f3a:	cd bf       	out	0x3d, r28	; 61
   21f3c:	de bf       	out	0x3e, r29	; 62
   21f3e:	8a 83       	std	Y+2, r24	; 0x02
   21f40:	9b 83       	std	Y+3, r25	; 0x03
   21f42:	6c 83       	std	Y+4, r22	; 0x04
	irqflags_t flags;

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
   21f44:	7d 83       	std	Y+5, r23	; 0x05
   21f46:	56 de       	rcall	.-852    	; 0x21bf4 <cpu_irq_save>
	pll_config_write(cfg, pll_id);
   21f48:	89 83       	std	Y+1, r24	; 0x01
   21f4a:	2c 81       	ldd	r18, Y+4	; 0x04
   21f4c:	3d 81       	ldd	r19, Y+5	; 0x05
   21f4e:	8a 81       	ldd	r24, Y+2	; 0x02
   21f50:	9b 81       	ldd	r25, Y+3	; 0x03
   21f52:	b9 01       	movw	r22, r18
	OSC.CTRL |= OSC_PLLEN_bm;
   21f54:	d4 df       	rcall	.-88     	; 0x21efe <pll_config_write>
   21f56:	80 e5       	ldi	r24, 0x50	; 80
   21f58:	90 e0       	ldi	r25, 0x00	; 0
   21f5a:	20 e5       	ldi	r18, 0x50	; 80
   21f5c:	30 e0       	ldi	r19, 0x00	; 0
   21f5e:	f9 01       	movw	r30, r18
   21f60:	20 81       	ld	r18, Z
   21f62:	20 61       	ori	r18, 0x10	; 16
	cpu_irq_restore(flags);
   21f64:	fc 01       	movw	r30, r24
   21f66:	20 83       	st	Z, r18
   21f68:	89 81       	ldd	r24, Y+1	; 0x01
}
   21f6a:	54 de       	rcall	.-856    	; 0x21c14 <cpu_irq_restore>
   21f6c:	00 00       	nop
   21f6e:	25 96       	adiw	r28, 0x05	; 5
   21f70:	cd bf       	out	0x3d, r28	; 61
   21f72:	de bf       	out	0x3e, r29	; 62
   21f74:	df 91       	pop	r29
   21f76:	cf 91       	pop	r28
   21f78:	08 95       	ret

00021f7a <pll_is_locked>:
	OSC.CTRL &= ~OSC_PLLEN_bm;
	cpu_irq_restore(flags);
}

static inline bool pll_is_locked(unsigned int pll_id)
{
   21f7a:	cf 93       	push	r28
   21f7c:	df 93       	push	r29
   21f7e:	1f 92       	push	r1
   21f80:	1f 92       	push	r1
   21f82:	cd b7       	in	r28, 0x3d	; 61
   21f84:	de b7       	in	r29, 0x3e	; 62
   21f86:	89 83       	std	Y+1, r24	; 0x01
   21f88:	9a 83       	std	Y+2, r25	; 0x02
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
   21f8a:	80 e5       	ldi	r24, 0x50	; 80
   21f8c:	90 e0       	ldi	r25, 0x00	; 0
   21f8e:	fc 01       	movw	r30, r24
   21f90:	81 81       	ldd	r24, Z+1	; 0x01
   21f92:	88 2f       	mov	r24, r24
   21f94:	90 e0       	ldi	r25, 0x00	; 0
   21f96:	80 71       	andi	r24, 0x10	; 16
   21f98:	99 27       	eor	r25, r25
   21f9a:	21 e0       	ldi	r18, 0x01	; 1
   21f9c:	89 2b       	or	r24, r25
   21f9e:	09 f4       	brne	.+2      	; 0x21fa2 <pll_is_locked+0x28>
   21fa0:	20 e0       	ldi	r18, 0x00	; 0
   21fa2:	82 2f       	mov	r24, r18
}
   21fa4:	0f 90       	pop	r0
   21fa6:	0f 90       	pop	r0
   21fa8:	df 91       	pop	r29
   21faa:	cf 91       	pop	r28
   21fac:	08 95       	ret

00021fae <pll_enable_source>:

static inline void pll_enable_source(enum pll_source src)
{
   21fae:	cf 93       	push	r28
   21fb0:	df 93       	push	r29
   21fb2:	1f 92       	push	r1
   21fb4:	cd b7       	in	r28, 0x3d	; 61
   21fb6:	de b7       	in	r29, 0x3e	; 62
   21fb8:	89 83       	std	Y+1, r24	; 0x01
	switch (src) {
   21fba:	89 81       	ldd	r24, Y+1	; 0x01
   21fbc:	88 2f       	mov	r24, r24
   21fbe:	90 e0       	ldi	r25, 0x00	; 0
   21fc0:	80 38       	cpi	r24, 0x80	; 128
   21fc2:	91 05       	cpc	r25, r1
   21fc4:	31 f0       	breq	.+12     	; 0x21fd2 <pll_enable_source+0x24>
   21fc6:	80 3c       	cpi	r24, 0xC0	; 192
   21fc8:	91 05       	cpc	r25, r1
   21fca:	91 f0       	breq	.+36     	; 0x21ff0 <pll_enable_source+0x42>
   21fcc:	89 2b       	or	r24, r25
   21fce:	e1 f0       	breq	.+56     	; 0x22008 <pll_enable_source+0x5a>
			osc_wait_ready(OSC_ID_XOSC);
		}
		break;
	default:
		Assert(false);
		break;
   21fd0:	20 c0       	rjmp	.+64     	; 0x22012 <pll_enable_source+0x64>
	switch (src) {
	case PLL_SRC_RC2MHZ:
		break;

	case PLL_SRC_RC32MHZ:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
   21fd2:	82 e0       	ldi	r24, 0x02	; 2
   21fd4:	99 de       	rcall	.-718    	; 0x21d08 <osc_is_ready>
   21fd6:	98 2f       	mov	r25, r24
   21fd8:	81 e0       	ldi	r24, 0x01	; 1
   21fda:	89 27       	eor	r24, r25
   21fdc:	88 23       	and	r24, r24
			osc_enable(OSC_ID_RC32MHZ);
   21fde:	b1 f0       	breq	.+44     	; 0x2200c <pll_enable_source+0x5e>
			osc_wait_ready(OSC_ID_RC32MHZ);
   21fe0:	82 e0       	ldi	r24, 0x02	; 2
   21fe2:	7f de       	rcall	.-770    	; 0x21ce2 <osc_enable>
			if (CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC
					!= OSC_ID_USBSOF) {
				osc_enable(CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
				osc_wait_ready(CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
   21fe4:	82 e0       	ldi	r24, 0x02	; 2
   21fe6:	5b df       	rcall	.-330    	; 0x21e9e <osc_wait_ready>
   21fe8:	6f ef       	ldi	r22, 0xFF	; 255
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		break;
   21fea:	82 e0       	ldi	r24, 0x02	; 2

	case PLL_SRC_XOSC:
		if (!osc_is_ready(OSC_ID_XOSC)) {
   21fec:	a1 de       	rcall	.-702    	; 0x21d30 <osc_enable_autocalibration>
   21fee:	0e c0       	rjmp	.+28     	; 0x2200c <pll_enable_source+0x5e>
   21ff0:	88 e0       	ldi	r24, 0x08	; 8
   21ff2:	8a de       	rcall	.-748    	; 0x21d08 <osc_is_ready>
   21ff4:	98 2f       	mov	r25, r24
   21ff6:	81 e0       	ldi	r24, 0x01	; 1
			osc_enable(OSC_ID_XOSC);
   21ff8:	89 27       	eor	r24, r25
   21ffa:	88 23       	and	r24, r24
   21ffc:	49 f0       	breq	.+18     	; 0x22010 <pll_enable_source+0x62>
			osc_wait_ready(OSC_ID_XOSC);
   21ffe:	88 e0       	ldi	r24, 0x08	; 8
   22000:	70 de       	rcall	.-800    	; 0x21ce2 <osc_enable>
   22002:	88 e0       	ldi	r24, 0x08	; 8
		}
		break;
   22004:	4c df       	rcall	.-360    	; 0x21e9e <osc_wait_ready>

static inline void pll_enable_source(enum pll_source src)
{
	switch (src) {
	case PLL_SRC_RC2MHZ:
		break;
   22006:	04 c0       	rjmp	.+8      	; 0x22010 <pll_enable_source+0x62>
   22008:	00 00       	nop
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		break;
   2200a:	03 c0       	rjmp	.+6      	; 0x22012 <pll_enable_source+0x64>
   2200c:	00 00       	nop
	case PLL_SRC_XOSC:
		if (!osc_is_ready(OSC_ID_XOSC)) {
			osc_enable(OSC_ID_XOSC);
			osc_wait_ready(OSC_ID_XOSC);
		}
		break;
   2200e:	01 c0       	rjmp	.+2      	; 0x22012 <pll_enable_source+0x64>
	default:
		Assert(false);
		break;
	}
}
   22010:	00 00       	nop
   22012:	00 00       	nop
   22014:	0f 90       	pop	r0
   22016:	df 91       	pop	r29
   22018:	cf 91       	pop	r28
   2201a:	08 95       	ret

0002201c <pll_enable_config_defaults>:

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
   2201c:	cf 93       	push	r28
   2201e:	df 93       	push	r29
   22020:	00 d0       	rcall	.+0      	; 0x22022 <pll_enable_config_defaults+0x6>
   22022:	cd b7       	in	r28, 0x3d	; 61
   22024:	de b7       	in	r29, 0x3e	; 62
   22026:	8a 83       	std	Y+2, r24	; 0x02
   22028:	9b 83       	std	Y+3, r25	; 0x03
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
   2202a:	8a 81       	ldd	r24, Y+2	; 0x02
   2202c:	9b 81       	ldd	r25, Y+3	; 0x03
   2202e:	a5 df       	rcall	.-182    	; 0x21f7a <pll_is_locked>
   22030:	88 23       	and	r24, r24
   22032:	01 f5       	brne	.+64     	; 0x22074 <pll_enable_config_defaults+0x58>
		return; // Pll already running
	}
	switch (pll_id) {
   22034:	8a 81       	ldd	r24, Y+2	; 0x02
   22036:	9b 81       	ldd	r25, Y+3	; 0x03
   22038:	89 2b       	or	r24, r25
   2203a:	09 f0       	breq	.+2      	; 0x2203e <pll_enable_config_defaults+0x22>
#ifdef CONFIG_PLL0_SOURCE
	case 0:
		pll_enable_source(CONFIG_PLL0_SOURCE);
   2203c:	0b c0       	rjmp	.+22     	; 0x22054 <pll_enable_config_defaults+0x38>
   2203e:	80 ec       	ldi	r24, 0xC0	; 192
		pll_config_init(&pllcfg,
   22040:	b6 df       	rcall	.-148    	; 0x21fae <pll_enable_source>
   22042:	23 e0       	ldi	r18, 0x03	; 3
   22044:	30 e0       	ldi	r19, 0x00	; 0
   22046:	41 e0       	ldi	r20, 0x01	; 1
   22048:	50 e0       	ldi	r21, 0x00	; 0
   2204a:	60 ec       	ldi	r22, 0xC0	; 192
   2204c:	ce 01       	movw	r24, r28
   2204e:	01 96       	adiw	r24, 0x01	; 1
				CONFIG_PLL0_SOURCE,
				CONFIG_PLL0_DIV,
				CONFIG_PLL0_MUL);
		break;
   22050:	39 df       	rcall	.-398    	; 0x21ec4 <pll_config_init>
#endif
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
   22052:	00 00       	nop
   22054:	8a 81       	ldd	r24, Y+2	; 0x02
   22056:	9b 81       	ldd	r25, Y+3	; 0x03
   22058:	bc 01       	movw	r22, r24
   2205a:	ce 01       	movw	r24, r28
	while (!pll_is_locked(pll_id));
   2205c:	01 96       	adiw	r24, 0x01	; 1
   2205e:	68 df       	rcall	.-304    	; 0x21f30 <pll_enable>
   22060:	00 00       	nop
   22062:	8a 81       	ldd	r24, Y+2	; 0x02
   22064:	9b 81       	ldd	r25, Y+3	; 0x03
   22066:	89 df       	rcall	.-238    	; 0x21f7a <pll_is_locked>
   22068:	98 2f       	mov	r25, r24
   2206a:	81 e0       	ldi	r24, 0x01	; 1
   2206c:	89 27       	eor	r24, r25
   2206e:	88 23       	and	r24, r24
   22070:	c1 f7       	brne	.-16     	; 0x22062 <pll_enable_config_defaults+0x46>
static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
		return; // Pll already running
   22072:	01 c0       	rjmp	.+2      	; 0x22076 <pll_enable_config_defaults+0x5a>
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
}
   22074:	00 00       	nop
   22076:	23 96       	adiw	r28, 0x03	; 3
   22078:	cd bf       	out	0x3d, r28	; 61
   2207a:	de bf       	out	0x3e, r29	; 62
   2207c:	df 91       	pop	r29
   2207e:	cf 91       	pop	r28
   22080:	08 95       	ret

00022082 <sysclk_set_prescalers>:
 * definitions). This determines the clkPER4 frequency.
 * \param psbcdiv The prescaler B and C settings (one of the \c SYSCLK_PSBCDIV_*
 * definitions). These determine the clkPER2, clkPER and clkCPU frequencies.
 */
static inline void sysclk_set_prescalers(uint8_t psadiv, uint8_t psbcdiv)
{
   22082:	cf 93       	push	r28
   22084:	df 93       	push	r29
   22086:	1f 92       	push	r1
   22088:	1f 92       	push	r1
   2208a:	cd b7       	in	r28, 0x3d	; 61
   2208c:	de b7       	in	r29, 0x3e	; 62
   2208e:	89 83       	std	Y+1, r24	; 0x01
   22090:	6a 83       	std	Y+2, r22	; 0x02
	ccp_write_io((uint8_t *)&CLK.PSCTRL, psadiv | psbcdiv);
   22092:	99 81       	ldd	r25, Y+1	; 0x01
   22094:	8a 81       	ldd	r24, Y+2	; 0x02
   22096:	89 2b       	or	r24, r25
   22098:	68 2f       	mov	r22, r24
   2209a:	81 e4       	ldi	r24, 0x41	; 65
   2209c:	90 e0       	ldi	r25, 0x00	; 0
   2209e:	0f 94 9a 25 	call	0x24b34	; 0x24b34 <ccp_write_io>
}
   220a2:	00 00       	nop
   220a4:	0f 90       	pop	r0
   220a6:	0f 90       	pop	r0
   220a8:	df 91       	pop	r29
   220aa:	cf 91       	pop	r28
   220ac:	08 95       	ret

000220ae <sysclk_rtcsrc_enable>:
 * \param id RTC clock source ID. Select from SYSCLK_RTCSRC_ULP,
 *           SYSCLK_RTCSRC_RCOSC, SYSCLK_RTCSRC_TOSC, SYSCLK_RTCSRC_RCOSC32,
 *           SYSCLK_RTCSRC_TOSC32 or SYSCLK_RTCSRC_EXTCLK
 */
static inline void sysclk_rtcsrc_enable(uint8_t id)
{
   220ae:	cf 93       	push	r28
   220b0:	df 93       	push	r29
   220b2:	1f 92       	push	r1
   220b4:	cd b7       	in	r28, 0x3d	; 61
   220b6:	de b7       	in	r29, 0x3e	; 62
   220b8:	89 83       	std	Y+1, r24	; 0x01
	Assert((id & ~CLK_RTCSRC_gm) == 0);

	switch (id) {
   220ba:	89 81       	ldd	r24, Y+1	; 0x01
   220bc:	88 2f       	mov	r24, r24
   220be:	90 e0       	ldi	r25, 0x00	; 0
   220c0:	8a 30       	cpi	r24, 0x0A	; 10
   220c2:	91 05       	cpc	r25, r1
   220c4:	a1 f0       	breq	.+40     	; 0x220ee <sysclk_rtcsrc_enable+0x40>
   220c6:	8b 30       	cpi	r24, 0x0B	; 11
   220c8:	91 05       	cpc	r25, r1
   220ca:	34 f4       	brge	.+12     	; 0x220d8 <sysclk_rtcsrc_enable+0x2a>
   220cc:	82 30       	cpi	r24, 0x02	; 2
   220ce:	91 05       	cpc	r25, r1
   220d0:	71 f0       	breq	.+28     	; 0x220ee <sysclk_rtcsrc_enable+0x40>
   220d2:	04 97       	sbiw	r24, 0x04	; 4
   220d4:	39 f0       	breq	.+14     	; 0x220e4 <sysclk_rtcsrc_enable+0x36>
   220d6:	10 c0       	rjmp	.+32     	; 0x220f8 <sysclk_rtcsrc_enable+0x4a>
   220d8:	8c 30       	cpi	r24, 0x0C	; 12
   220da:	91 05       	cpc	r25, r1
   220dc:	19 f0       	breq	.+6      	; 0x220e4 <sysclk_rtcsrc_enable+0x36>
   220de:	0e 97       	sbiw	r24, 0x0e	; 14
   220e0:	31 f0       	breq	.+12     	; 0x220ee <sysclk_rtcsrc_enable+0x40>
   220e2:	0a c0       	rjmp	.+20     	; 0x220f8 <sysclk_rtcsrc_enable+0x4a>
	case SYSCLK_RTCSRC_RCOSC:
#if !XMEGA_A && !XMEGA_D
	case SYSCLK_RTCSRC_RCOSC32:
#endif
		osc_enable(OSC_ID_RC32KHZ);
   220e4:	84 e0       	ldi	r24, 0x04	; 4
		osc_wait_ready(OSC_ID_RC32KHZ);
   220e6:	fd dd       	rcall	.-1030   	; 0x21ce2 <osc_enable>
	case SYSCLK_RTCSRC_TOSC:
	case SYSCLK_RTCSRC_TOSC32:
#if !XMEGA_A && !XMEGA_D
	case SYSCLK_RTCSRC_EXTCLK:
#endif
		osc_enable(OSC_ID_XOSC);
   220e8:	84 e0       	ldi	r24, 0x04	; 4
   220ea:	d9 de       	rcall	.-590    	; 0x21e9e <osc_wait_ready>
		osc_wait_ready(OSC_ID_XOSC);
   220ec:	05 c0       	rjmp	.+10     	; 0x220f8 <sysclk_rtcsrc_enable+0x4a>
   220ee:	88 e0       	ldi	r24, 0x08	; 8
   220f0:	f8 dd       	rcall	.-1040   	; 0x21ce2 <osc_enable>
		break;
   220f2:	88 e0       	ldi	r24, 0x08	; 8
	}

	CLK.RTCCTRL = id | CLK_RTCEN_bm;
   220f4:	d4 de       	rcall	.-600    	; 0x21e9e <osc_wait_ready>
   220f6:	00 00       	nop
   220f8:	80 e4       	ldi	r24, 0x40	; 64
   220fa:	90 e0       	ldi	r25, 0x00	; 0
   220fc:	29 81       	ldd	r18, Y+1	; 0x01
   220fe:	21 60       	ori	r18, 0x01	; 1
}
   22100:	fc 01       	movw	r30, r24
   22102:	23 83       	std	Z+3, r18	; 0x03
   22104:	00 00       	nop
   22106:	0f 90       	pop	r0
   22108:	df 91       	pop	r29
   2210a:	cf 91       	pop	r28
   2210c:	08 95       	ret

0002210e <nvm_read_production_signature_row>:
 *       the program space reads will be corrupted.
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
   2210e:	cf 93       	push	r28
   22110:	df 93       	push	r29
   22112:	1f 92       	push	r1
   22114:	cd b7       	in	r28, 0x3d	; 61
   22116:	de b7       	in	r29, 0x3e	; 62
   22118:	89 83       	std	Y+1, r24	; 0x01
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
   2211a:	89 81       	ldd	r24, Y+1	; 0x01
   2211c:	88 2f       	mov	r24, r24
   2211e:	90 e0       	ldi	r25, 0x00	; 0
   22120:	bc 01       	movw	r22, r24
   22122:	82 e0       	ldi	r24, 0x02	; 2
   22124:	0f 94 90 25 	call	0x24b20	; 0x24b20 <nvm_read_byte>
}
   22128:	0f 90       	pop	r0
   2212a:	df 91       	pop	r29
   2212c:	cf 91       	pop	r28
   2212e:	08 95       	ret

00022130 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
   22130:	0f 93       	push	r16
   22132:	1f 93       	push	r17
   22134:	cf 93       	push	r28
   22136:	df 93       	push	r29
   22138:	00 d0       	rcall	.+0      	; 0x2213a <sysclk_init+0xa>
   2213a:	00 d0       	rcall	.+0      	; 0x2213c <sysclk_init+0xc>
   2213c:	cd b7       	in	r28, 0x3d	; 61
   2213e:	de b7       	in	r29, 0x3e	; 62
	uint8_t *reg = (uint8_t *)&PR.PRGEN;
   22140:	80 e7       	ldi	r24, 0x70	; 112
   22142:	90 e0       	ldi	r25, 0x00	; 0
   22144:	89 83       	std	Y+1, r24	; 0x01
   22146:	9a 83       	std	Y+2, r25	; 0x02
#ifdef CONFIG_OSC_RC32_CAL
	uint16_t cal;
	/* avoid Cppcheck Warning */
	UNUSED(cal);
#endif
	bool need_rc2mhz = false;
   22148:	1c 82       	std	Y+4, r1	; 0x04

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
   2214a:	1b 82       	std	Y+3, r1	; 0x03
   2214c:	0d c0       	rjmp	.+26     	; 0x22168 <sysclk_init+0x38>
		*(reg++) = 0xff;
   2214e:	89 81       	ldd	r24, Y+1	; 0x01
   22150:	9a 81       	ldd	r25, Y+2	; 0x02
   22152:	9c 01       	movw	r18, r24
   22154:	2f 5f       	subi	r18, 0xFF	; 255
   22156:	3f 4f       	sbci	r19, 0xFF	; 255
   22158:	29 83       	std	Y+1, r18	; 0x01
   2215a:	3a 83       	std	Y+2, r19	; 0x02
   2215c:	2f ef       	ldi	r18, 0xFF	; 255
   2215e:	fc 01       	movw	r30, r24
   22160:	20 83       	st	Z, r18
	UNUSED(cal);
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
   22162:	8b 81       	ldd	r24, Y+3	; 0x03
   22164:	8f 5f       	subi	r24, 0xFF	; 255
   22166:	8b 83       	std	Y+3, r24	; 0x03
   22168:	8b 81       	ldd	r24, Y+3	; 0x03
   2216a:	87 30       	cpi	r24, 0x07	; 7
   2216c:	80 f3       	brcs	.-32     	; 0x2214e <sysclk_init+0x1e>
	}

	/* Set up system clock prescalers if different from defaults */
	if ((CONFIG_SYSCLK_PSADIV != SYSCLK_PSADIV_1)
			|| (CONFIG_SYSCLK_PSBCDIV != SYSCLK_PSBCDIV_1_1)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSADIV,
   2216e:	61 e0       	ldi	r22, 0x01	; 1
   22170:	80 e0       	ldi	r24, 0x00	; 0
   22172:	87 df       	rcall	.-242    	; 0x22082 <sysclk_set_prescalers>
				CONFIG_SYSCLK_PSBCDIV);
	}
#if (CONFIG_OSC_RC32_CAL==48000000UL)
	MSB(cal) = nvm_read_production_signature_row(
   22174:	8e 01       	movw	r16, r28
   22176:	0b 5f       	subi	r16, 0xFB	; 251
   22178:	1f 4f       	sbci	r17, 0xFF	; 255
   2217a:	0f 5f       	subi	r16, 0xFF	; 255
   2217c:	1f 4f       	sbci	r17, 0xFF	; 255
   2217e:	8c e1       	ldi	r24, 0x1C	; 28
   22180:	c6 df       	rcall	.-116    	; 0x2210e <nvm_read_production_signature_row>
   22182:	f8 01       	movw	r30, r16
   22184:	80 83       	st	Z, r24
			nvm_get_production_signature_row_offset(USBRCOSC));
	LSB(cal) = nvm_read_production_signature_row(
   22186:	8e 01       	movw	r16, r28
   22188:	0b 5f       	subi	r16, 0xFB	; 251
   2218a:	1f 4f       	sbci	r17, 0xFF	; 255
   2218c:	8d e1       	ldi	r24, 0x1D	; 29
   2218e:	bf df       	rcall	.-130    	; 0x2210e <nvm_read_production_signature_row>
   22190:	f8 01       	movw	r30, r16
   22192:	80 83       	st	Z, r24
	/*
	* If a device has an uncalibrated value in the
	* production signature row (early sample part), load a
	* sane default calibration value.
	*/
	if (cal == 0xFFFF) {
   22194:	8d 81       	ldd	r24, Y+5	; 0x05
   22196:	9e 81       	ldd	r25, Y+6	; 0x06
   22198:	01 96       	adiw	r24, 0x01	; 1
   2219a:	21 f4       	brne	.+8      	; 0x221a4 <sysclk_init+0x74>
		cal = 0x2340;
   2219c:	80 e4       	ldi	r24, 0x40	; 64
   2219e:	93 e2       	ldi	r25, 0x23	; 35
   221a0:	8d 83       	std	Y+5, r24	; 0x05
   221a2:	9e 83       	std	Y+6, r25	; 0x06
	}
	osc_user_calibration(OSC_ID_RC32MHZ,cal);
   221a4:	8d 81       	ldd	r24, Y+5	; 0x05
   221a6:	9e 81       	ldd	r25, Y+6	; 0x06
   221a8:	bc 01       	movw	r22, r24
   221aa:	82 e0       	ldi	r24, 0x02	; 2
#ifdef CONFIG_PLL0_SOURCE
		case SYSCLK_SRC_PLL:
			if (CONFIG_PLL0_SOURCE == PLL_SRC_RC2MHZ) {
				need_rc2mhz = true;
			}
			pll_enable_config_defaults(0);
   221ac:	42 de       	rcall	.-892    	; 0x21e32 <osc_user_calibration>
   221ae:	80 e0       	ldi	r24, 0x00	; 0
   221b0:	90 e0       	ldi	r25, 0x00	; 0
   221b2:	34 df       	rcall	.-408    	; 0x2201c <pll_enable_config_defaults>
			break;
   221b4:	00 00       	nop
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
   221b6:	64 e0       	ldi	r22, 0x04	; 4
   221b8:	80 e4       	ldi	r24, 0x40	; 64
   221ba:	90 e0       	ldi	r25, 0x00	; 0
   221bc:	0f 94 9a 25 	call	0x24b34	; 0x24b34 <ccp_write_io>
		Assert(CLK.CTRL == CONFIG_SYSCLK_SOURCE);
	}

	if (need_rc2mhz) {
   221c0:	8c 81       	ldd	r24, Y+4	; 0x04
#ifdef CONFIG_OSC_AUTOCAL_RC2MHZ_REF_OSC
		osc_enable(CONFIG_OSC_AUTOCAL_RC2MHZ_REF_OSC);
   221c2:	88 23       	and	r24, r24
   221c4:	41 f0       	breq	.+16     	; 0x221d6 <sysclk_init+0xa6>
		osc_wait_ready(CONFIG_OSC_AUTOCAL_RC2MHZ_REF_OSC);
   221c6:	84 e0       	ldi	r24, 0x04	; 4
		osc_enable_autocalibration(OSC_ID_RC2MHZ,
   221c8:	8c dd       	rcall	.-1256   	; 0x21ce2 <osc_enable>
   221ca:	84 e0       	ldi	r24, 0x04	; 4
   221cc:	68 de       	rcall	.-816    	; 0x21e9e <osc_wait_ready>
   221ce:	64 e0       	ldi	r22, 0x04	; 4
				CONFIG_OSC_AUTOCAL_RC2MHZ_REF_OSC);
#endif
	} else {
		osc_disable(OSC_ID_RC2MHZ);
   221d0:	81 e0       	ldi	r24, 0x01	; 1
   221d2:	ae dd       	rcall	.-1188   	; 0x21d30 <osc_enable_autocalibration>
   221d4:	02 c0       	rjmp	.+4      	; 0x221da <sysclk_init+0xaa>
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
   221d6:	81 e0       	ldi	r24, 0x01	; 1
   221d8:	67 dd       	rcall	.-1330   	; 0x21ca8 <osc_disable>
   221da:	8a e0       	ldi	r24, 0x0A	; 10
#endif
}
   221dc:	68 df       	rcall	.-304    	; 0x220ae <sysclk_rtcsrc_enable>
   221de:	26 96       	adiw	r28, 0x06	; 6
   221e0:	cd bf       	out	0x3d, r28	; 61
   221e2:	de bf       	out	0x3e, r29	; 62
   221e4:	df 91       	pop	r29
   221e6:	cf 91       	pop	r28
   221e8:	1f 91       	pop	r17
   221ea:	0f 91       	pop	r16
   221ec:	08 95       	ret

000221ee <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
   221ee:	cf 93       	push	r28
   221f0:	df 93       	push	r29
   221f2:	00 d0       	rcall	.+0      	; 0x221f4 <sysclk_enable_module+0x6>
   221f4:	cd b7       	in	r28, 0x3d	; 61
   221f6:	de b7       	in	r29, 0x3e	; 62
   221f8:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags = cpu_irq_save();
   221fa:	6b 83       	std	Y+3, r22	; 0x03
   221fc:	fb dc       	rcall	.-1546   	; 0x21bf4 <cpu_irq_save>

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
   221fe:	89 83       	std	Y+1, r24	; 0x01
   22200:	8a 81       	ldd	r24, Y+2	; 0x02
   22202:	88 2f       	mov	r24, r24
   22204:	90 e0       	ldi	r25, 0x00	; 0
   22206:	80 59       	subi	r24, 0x90	; 144
   22208:	9f 4f       	sbci	r25, 0xFF	; 255
   2220a:	2a 81       	ldd	r18, Y+2	; 0x02
   2220c:	22 2f       	mov	r18, r18
   2220e:	30 e0       	ldi	r19, 0x00	; 0
   22210:	20 59       	subi	r18, 0x90	; 144
   22212:	3f 4f       	sbci	r19, 0xFF	; 255
   22214:	f9 01       	movw	r30, r18
   22216:	20 81       	ld	r18, Z
   22218:	32 2f       	mov	r19, r18
   2221a:	2b 81       	ldd	r18, Y+3	; 0x03
   2221c:	20 95       	com	r18
   2221e:	23 23       	and	r18, r19

	cpu_irq_restore(flags);
   22220:	fc 01       	movw	r30, r24
   22222:	20 83       	st	Z, r18
}
   22224:	89 81       	ldd	r24, Y+1	; 0x01
   22226:	f6 dc       	rcall	.-1556   	; 0x21c14 <cpu_irq_restore>
   22228:	00 00       	nop
   2222a:	23 96       	adiw	r28, 0x03	; 3
   2222c:	cd bf       	out	0x3d, r28	; 61
   2222e:	de bf       	out	0x3e, r29	; 62
   22230:	df 91       	pop	r29
   22232:	cf 91       	pop	r28
   22234:	08 95       	ret

00022236 <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
   22236:	cf 93       	push	r28
   22238:	df 93       	push	r29
   2223a:	00 d0       	rcall	.+0      	; 0x2223c <sysclk_disable_module+0x6>
   2223c:	cd b7       	in	r28, 0x3d	; 61
   2223e:	de b7       	in	r29, 0x3e	; 62
   22240:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags = cpu_irq_save();
   22242:	6b 83       	std	Y+3, r22	; 0x03
   22244:	d7 dc       	rcall	.-1618   	; 0x21bf4 <cpu_irq_save>

	*((uint8_t *)&PR.PRGEN + port) |= id;
   22246:	89 83       	std	Y+1, r24	; 0x01
   22248:	8a 81       	ldd	r24, Y+2	; 0x02
   2224a:	88 2f       	mov	r24, r24
   2224c:	90 e0       	ldi	r25, 0x00	; 0
   2224e:	80 59       	subi	r24, 0x90	; 144
   22250:	9f 4f       	sbci	r25, 0xFF	; 255
   22252:	2a 81       	ldd	r18, Y+2	; 0x02
   22254:	22 2f       	mov	r18, r18
   22256:	30 e0       	ldi	r19, 0x00	; 0
   22258:	20 59       	subi	r18, 0x90	; 144
   2225a:	3f 4f       	sbci	r19, 0xFF	; 255
   2225c:	f9 01       	movw	r30, r18
   2225e:	30 81       	ld	r19, Z
   22260:	2b 81       	ldd	r18, Y+3	; 0x03
   22262:	23 2b       	or	r18, r19

	cpu_irq_restore(flags);
   22264:	fc 01       	movw	r30, r24
   22266:	20 83       	st	Z, r18
}
   22268:	89 81       	ldd	r24, Y+1	; 0x01
   2226a:	d4 dc       	rcall	.-1624   	; 0x21c14 <cpu_irq_restore>
   2226c:	00 00       	nop
   2226e:	23 96       	adiw	r28, 0x03	; 3
   22270:	cd bf       	out	0x3d, r28	; 61
   22272:	de bf       	out	0x3e, r29	; 62
   22274:	df 91       	pop	r29
   22276:	cf 91       	pop	r28
   22278:	08 95       	ret

0002227a <sysclk_enable_usb>:
 * \param frequency The required USB clock frequency in MHz:
 * \arg \c 6 for 6 MHz
 * \arg \c 48 for 48 MHz
 */
void sysclk_enable_usb(uint8_t frequency)
{
   2227a:	cf 93       	push	r28
   2227c:	df 93       	push	r29
   2227e:	1f 92       	push	r1
   22280:	1f 92       	push	r1
   22282:	cd b7       	in	r28, 0x3d	; 61
   22284:	de b7       	in	r29, 0x3e	; 62
   22286:	8a 83       	std	Y+2, r24	; 0x02

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
   22288:	8a 81       	ldd	r24, Y+2	; 0x02
   2228a:	86 30       	cpi	r24, 0x06	; 6
   2228c:	19 f4       	brne	.+6      	; 0x22294 <sysclk_enable_usb+0x1a>
		prescaler = CLK_USBPSDIV_8_gc;
   2228e:	88 e1       	ldi	r24, 0x18	; 24
   22290:	89 83       	std	Y+1, r24	; 0x01
   22292:	01 c0       	rjmp	.+2      	; 0x22296 <sysclk_enable_usb+0x1c>
	}
	else {
		prescaler = 0;
   22294:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
   22296:	82 e0       	ldi	r24, 0x02	; 2
   22298:	37 dd       	rcall	.-1426   	; 0x21d08 <osc_is_ready>
   2229a:	98 2f       	mov	r25, r24
   2229c:	81 e0       	ldi	r24, 0x01	; 1
   2229e:	89 27       	eor	r24, r25
   222a0:	88 23       	and	r24, r24
			osc_enable(OSC_ID_RC32MHZ);
   222a2:	39 f0       	breq	.+14     	; 0x222b2 <sysclk_enable_usb+0x38>
			osc_wait_ready(OSC_ID_RC32MHZ);
   222a4:	82 e0       	ldi	r24, 0x02	; 2
   222a6:	1d dd       	rcall	.-1478   	; 0x21ce2 <osc_enable>
			if (CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC
					!= OSC_ID_USBSOF) {
				osc_enable(CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
				osc_wait_ready(CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
   222a8:	82 e0       	ldi	r24, 0x02	; 2
   222aa:	f9 dd       	rcall	.-1038   	; 0x21e9e <osc_wait_ready>
   222ac:	6f ef       	ldi	r22, 0xFF	; 255
   222ae:	82 e0       	ldi	r24, 0x02	; 2
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
   222b0:	3f dd       	rcall	.-1410   	; 0x21d30 <osc_enable_autocalibration>
   222b2:	89 81       	ldd	r24, Y+1	; 0x01
   222b4:	83 60       	ori	r24, 0x03	; 3
   222b6:	68 2f       	mov	r22, r24
   222b8:	84 e4       	ldi	r24, 0x44	; 68
   222ba:	90 e0       	ldi	r25, 0x00	; 0
				| CLK_USBSRC_RC32M_gc
				| CLK_USBSEN_bm);
		break;
   222bc:	0f 94 9a 25 	call	0x24b34	; 0x24b34 <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
   222c0:	00 00       	nop
   222c2:	60 e4       	ldi	r22, 0x40	; 64
   222c4:	80 e0       	ldi	r24, 0x00	; 0
}
   222c6:	93 df       	rcall	.-218    	; 0x221ee <sysclk_enable_module>
   222c8:	00 00       	nop
   222ca:	0f 90       	pop	r0
   222cc:	0f 90       	pop	r0
   222ce:	df 91       	pop	r29
   222d0:	cf 91       	pop	r28
   222d2:	08 95       	ret

000222d4 <sysclk_disable_usb>:

/**
 * \brief Disable clock for the USB module
 */
void sysclk_disable_usb(void)
{
   222d4:	cf 93       	push	r28
   222d6:	df 93       	push	r29
   222d8:	cd b7       	in	r28, 0x3d	; 61
   222da:	de b7       	in	r29, 0x3e	; 62
	sysclk_disable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
   222dc:	60 e4       	ldi	r22, 0x40	; 64
   222de:	80 e0       	ldi	r24, 0x00	; 0
   222e0:	aa df       	rcall	.-172    	; 0x22236 <sysclk_disable_module>
	ccp_write_io((uint8_t *)&CLK.USBCTRL, 0);
   222e2:	60 e0       	ldi	r22, 0x00	; 0
   222e4:	84 e4       	ldi	r24, 0x44	; 68
   222e6:	90 e0       	ldi	r25, 0x00	; 0
   222e8:	0f 94 9a 25 	call	0x24b34	; 0x24b34 <ccp_write_io>
}
   222ec:	00 00       	nop
   222ee:	df 91       	pop	r29
   222f0:	cf 91       	pop	r28
   222f2:	08 95       	ret

000222f4 <cpu_irq_save>:
   222f4:	cf 93       	push	r28
   222f6:	df 93       	push	r29
   222f8:	1f 92       	push	r1
   222fa:	cd b7       	in	r28, 0x3d	; 61
   222fc:	de b7       	in	r29, 0x3e	; 62
   222fe:	8f e3       	ldi	r24, 0x3F	; 63
   22300:	90 e0       	ldi	r25, 0x00	; 0
   22302:	fc 01       	movw	r30, r24
   22304:	80 81       	ld	r24, Z
   22306:	89 83       	std	Y+1, r24	; 0x01
   22308:	f8 94       	cli
   2230a:	89 81       	ldd	r24, Y+1	; 0x01
   2230c:	0f 90       	pop	r0
   2230e:	df 91       	pop	r29
   22310:	cf 91       	pop	r28
   22312:	08 95       	ret

00022314 <cpu_irq_restore>:
   22314:	cf 93       	push	r28
   22316:	df 93       	push	r29
   22318:	1f 92       	push	r1
   2231a:	cd b7       	in	r28, 0x3d	; 61
   2231c:	de b7       	in	r29, 0x3e	; 62
   2231e:	89 83       	std	Y+1, r24	; 0x01
   22320:	8f e3       	ldi	r24, 0x3F	; 63
   22322:	90 e0       	ldi	r25, 0x00	; 0
   22324:	29 81       	ldd	r18, Y+1	; 0x01
   22326:	fc 01       	movw	r30, r24
   22328:	20 83       	st	Z, r18
   2232a:	00 00       	nop
   2232c:	0f 90       	pop	r0
   2232e:	df 91       	pop	r29
   22330:	cf 91       	pop	r28
   22332:	08 95       	ret

00022334 <udi_cdc_comm_enable>:
   22334:	cf 93       	push	r28
   22336:	df 93       	push	r29
   22338:	1f 92       	push	r1
   2233a:	1f 92       	push	r1
   2233c:	cd b7       	in	r28, 0x3d	; 61
   2233e:	de b7       	in	r29, 0x3e	; 62
   22340:	1a 82       	std	Y+2, r1	; 0x02
   22342:	10 92 18 2c 	sts	0x2C18, r1	; 0x802c18 <udi_cdc_nb_comm_enabled>
   22346:	8a 81       	ldd	r24, Y+2	; 0x02
   22348:	88 2f       	mov	r24, r24
   2234a:	90 e0       	ldi	r25, 0x00	; 0
   2234c:	88 0f       	add	r24, r24
   2234e:	99 1f       	adc	r25, r25
   22350:	84 5f       	subi	r24, 0xF4	; 244
   22352:	93 4d       	sbci	r25, 0xD3	; 211
   22354:	fc 01       	movw	r30, r24
   22356:	10 82       	st	Z, r1
   22358:	11 82       	std	Z+1, r1	; 0x01
   2235a:	8a 81       	ldd	r24, Y+2	; 0x02
   2235c:	88 2f       	mov	r24, r24
   2235e:	90 e0       	ldi	r25, 0x00	; 0
   22360:	88 0f       	add	r24, r24
   22362:	99 1f       	adc	r25, r25
   22364:	9c 01       	movw	r18, r24
   22366:	22 0f       	add	r18, r18
   22368:	33 1f       	adc	r19, r19
   2236a:	22 0f       	add	r18, r18
   2236c:	33 1f       	adc	r19, r19
   2236e:	82 0f       	add	r24, r18
   22370:	93 1f       	adc	r25, r19
   22372:	82 5f       	subi	r24, 0xF2	; 242
   22374:	93 4d       	sbci	r25, 0xD3	; 211
   22376:	21 ea       	ldi	r18, 0xA1	; 161
   22378:	fc 01       	movw	r30, r24
   2237a:	20 83       	st	Z, r18
   2237c:	8a 81       	ldd	r24, Y+2	; 0x02
   2237e:	88 2f       	mov	r24, r24
   22380:	90 e0       	ldi	r25, 0x00	; 0
   22382:	88 0f       	add	r24, r24
   22384:	99 1f       	adc	r25, r25
   22386:	9c 01       	movw	r18, r24
   22388:	22 0f       	add	r18, r18
   2238a:	33 1f       	adc	r19, r19
   2238c:	22 0f       	add	r18, r18
   2238e:	33 1f       	adc	r19, r19
   22390:	82 0f       	add	r24, r18
   22392:	93 1f       	adc	r25, r19
   22394:	81 5f       	subi	r24, 0xF1	; 241
   22396:	93 4d       	sbci	r25, 0xD3	; 211
   22398:	20 e2       	ldi	r18, 0x20	; 32
   2239a:	fc 01       	movw	r30, r24
   2239c:	20 83       	st	Z, r18
   2239e:	8a 81       	ldd	r24, Y+2	; 0x02
   223a0:	88 2f       	mov	r24, r24
   223a2:	90 e0       	ldi	r25, 0x00	; 0
   223a4:	88 0f       	add	r24, r24
   223a6:	99 1f       	adc	r25, r25
   223a8:	9c 01       	movw	r18, r24
   223aa:	22 0f       	add	r18, r18
   223ac:	33 1f       	adc	r19, r19
   223ae:	22 0f       	add	r18, r18
   223b0:	33 1f       	adc	r19, r19
   223b2:	82 0f       	add	r24, r18
   223b4:	93 1f       	adc	r25, r19
   223b6:	80 5f       	subi	r24, 0xF0	; 240
   223b8:	93 4d       	sbci	r25, 0xD3	; 211
   223ba:	fc 01       	movw	r30, r24
   223bc:	10 82       	st	Z, r1
   223be:	11 82       	std	Z+1, r1	; 0x01
   223c0:	8a 81       	ldd	r24, Y+2	; 0x02
   223c2:	88 2f       	mov	r24, r24
   223c4:	90 e0       	ldi	r25, 0x00	; 0
   223c6:	89 2b       	or	r24, r25
   223c8:	11 f4       	brne	.+4      	; 0x223ce <udi_cdc_comm_enable+0x9a>
   223ca:	19 82       	std	Y+1, r1	; 0x01
   223cc:	02 c0       	rjmp	.+4      	; 0x223d2 <udi_cdc_comm_enable+0x9e>
   223ce:	19 82       	std	Y+1, r1	; 0x01
   223d0:	00 00       	nop
   223d2:	8a 81       	ldd	r24, Y+2	; 0x02
   223d4:	88 2f       	mov	r24, r24
   223d6:	90 e0       	ldi	r25, 0x00	; 0
   223d8:	29 81       	ldd	r18, Y+1	; 0x01
   223da:	22 2f       	mov	r18, r18
   223dc:	30 e0       	ldi	r19, 0x00	; 0
   223de:	88 0f       	add	r24, r24
   223e0:	99 1f       	adc	r25, r25
   223e2:	ac 01       	movw	r20, r24
   223e4:	44 0f       	add	r20, r20
   223e6:	55 1f       	adc	r21, r21
   223e8:	44 0f       	add	r20, r20
   223ea:	55 1f       	adc	r21, r21
   223ec:	84 0f       	add	r24, r20
   223ee:	95 1f       	adc	r25, r21
   223f0:	8e 5e       	subi	r24, 0xEE	; 238
   223f2:	93 4d       	sbci	r25, 0xD3	; 211
   223f4:	fc 01       	movw	r30, r24
   223f6:	20 83       	st	Z, r18
   223f8:	31 83       	std	Z+1, r19	; 0x01
   223fa:	8a 81       	ldd	r24, Y+2	; 0x02
   223fc:	88 2f       	mov	r24, r24
   223fe:	90 e0       	ldi	r25, 0x00	; 0
   22400:	88 0f       	add	r24, r24
   22402:	99 1f       	adc	r25, r25
   22404:	9c 01       	movw	r18, r24
   22406:	22 0f       	add	r18, r18
   22408:	33 1f       	adc	r19, r19
   2240a:	22 0f       	add	r18, r18
   2240c:	33 1f       	adc	r19, r19
   2240e:	82 0f       	add	r24, r18
   22410:	93 1f       	adc	r25, r19
   22412:	8c 5e       	subi	r24, 0xEC	; 236
   22414:	93 4d       	sbci	r25, 0xD3	; 211
   22416:	22 e0       	ldi	r18, 0x02	; 2
   22418:	30 e0       	ldi	r19, 0x00	; 0
   2241a:	fc 01       	movw	r30, r24
   2241c:	20 83       	st	Z, r18
   2241e:	31 83       	std	Z+1, r19	; 0x01
   22420:	8a 81       	ldd	r24, Y+2	; 0x02
   22422:	88 2f       	mov	r24, r24
   22424:	90 e0       	ldi	r25, 0x00	; 0
   22426:	88 0f       	add	r24, r24
   22428:	99 1f       	adc	r25, r25
   2242a:	9c 01       	movw	r18, r24
   2242c:	22 0f       	add	r18, r18
   2242e:	33 1f       	adc	r19, r19
   22430:	22 0f       	add	r18, r18
   22432:	33 1f       	adc	r19, r19
   22434:	82 0f       	add	r24, r18
   22436:	93 1f       	adc	r25, r19
   22438:	8a 5e       	subi	r24, 0xEA	; 234
   2243a:	93 4d       	sbci	r25, 0xD3	; 211
   2243c:	fc 01       	movw	r30, r24
   2243e:	10 82       	st	Z, r1
   22440:	11 82       	std	Z+1, r1	; 0x01
   22442:	8a 81       	ldd	r24, Y+2	; 0x02
   22444:	28 2f       	mov	r18, r24
   22446:	30 e0       	ldi	r19, 0x00	; 0
   22448:	c9 01       	movw	r24, r18
   2244a:	88 0f       	add	r24, r24
   2244c:	99 1f       	adc	r25, r25
   2244e:	88 0f       	add	r24, r24
   22450:	99 1f       	adc	r25, r25
   22452:	88 0f       	add	r24, r24
   22454:	99 1f       	adc	r25, r25
   22456:	82 1b       	sub	r24, r18
   22458:	93 0b       	sbc	r25, r19
   2245a:	9c 01       	movw	r18, r24
   2245c:	2c 5f       	subi	r18, 0xFC	; 252
   2245e:	33 4d       	sbci	r19, 0xD3	; 211
   22460:	80 e0       	ldi	r24, 0x00	; 0
   22462:	92 ec       	ldi	r25, 0xC2	; 194
   22464:	a1 e0       	ldi	r26, 0x01	; 1
   22466:	b0 e0       	ldi	r27, 0x00	; 0
   22468:	f9 01       	movw	r30, r18
   2246a:	80 83       	st	Z, r24
   2246c:	91 83       	std	Z+1, r25	; 0x01
   2246e:	a2 83       	std	Z+2, r26	; 0x02
   22470:	b3 83       	std	Z+3, r27	; 0x03
   22472:	8a 81       	ldd	r24, Y+2	; 0x02
   22474:	28 2f       	mov	r18, r24
   22476:	30 e0       	ldi	r19, 0x00	; 0
   22478:	c9 01       	movw	r24, r18
   2247a:	88 0f       	add	r24, r24
   2247c:	99 1f       	adc	r25, r25
   2247e:	88 0f       	add	r24, r24
   22480:	99 1f       	adc	r25, r25
   22482:	88 0f       	add	r24, r24
   22484:	99 1f       	adc	r25, r25
   22486:	82 1b       	sub	r24, r18
   22488:	93 0b       	sbc	r25, r19
   2248a:	88 5f       	subi	r24, 0xF8	; 248
   2248c:	93 4d       	sbci	r25, 0xD3	; 211
   2248e:	fc 01       	movw	r30, r24
   22490:	10 82       	st	Z, r1
   22492:	8a 81       	ldd	r24, Y+2	; 0x02
   22494:	28 2f       	mov	r18, r24
   22496:	30 e0       	ldi	r19, 0x00	; 0
   22498:	c9 01       	movw	r24, r18
   2249a:	88 0f       	add	r24, r24
   2249c:	99 1f       	adc	r25, r25
   2249e:	88 0f       	add	r24, r24
   224a0:	99 1f       	adc	r25, r25
   224a2:	88 0f       	add	r24, r24
   224a4:	99 1f       	adc	r25, r25
   224a6:	82 1b       	sub	r24, r18
   224a8:	93 0b       	sbc	r25, r19
   224aa:	87 5f       	subi	r24, 0xF7	; 247
   224ac:	93 4d       	sbci	r25, 0xD3	; 211
   224ae:	fc 01       	movw	r30, r24
   224b0:	10 82       	st	Z, r1
   224b2:	8a 81       	ldd	r24, Y+2	; 0x02
   224b4:	28 2f       	mov	r18, r24
   224b6:	30 e0       	ldi	r19, 0x00	; 0
   224b8:	c9 01       	movw	r24, r18
   224ba:	88 0f       	add	r24, r24
   224bc:	99 1f       	adc	r25, r25
   224be:	88 0f       	add	r24, r24
   224c0:	99 1f       	adc	r25, r25
   224c2:	88 0f       	add	r24, r24
   224c4:	99 1f       	adc	r25, r25
   224c6:	82 1b       	sub	r24, r18
   224c8:	93 0b       	sbc	r25, r19
   224ca:	86 5f       	subi	r24, 0xF6	; 246
   224cc:	93 4d       	sbci	r25, 0xD3	; 211
   224ce:	28 e0       	ldi	r18, 0x08	; 8
   224d0:	fc 01       	movw	r30, r24
   224d2:	20 83       	st	Z, r18
   224d4:	8a 81       	ldd	r24, Y+2	; 0x02
   224d6:	28 2f       	mov	r18, r24
   224d8:	30 e0       	ldi	r19, 0x00	; 0
   224da:	c9 01       	movw	r24, r18
   224dc:	88 0f       	add	r24, r24
   224de:	99 1f       	adc	r25, r25
   224e0:	88 0f       	add	r24, r24
   224e2:	99 1f       	adc	r25, r25
   224e4:	88 0f       	add	r24, r24
   224e6:	99 1f       	adc	r25, r25
   224e8:	82 1b       	sub	r24, r18
   224ea:	93 0b       	sbc	r25, r19
   224ec:	8c 5f       	subi	r24, 0xFC	; 252
   224ee:	93 4d       	sbci	r25, 0xD3	; 211
   224f0:	bc 01       	movw	r22, r24
   224f2:	8a 81       	ldd	r24, Y+2	; 0x02
   224f4:	0e 94 7d 43 	call	0x86fa	; 0x86fa <usb_callback_config>
   224f8:	0e 94 68 43 	call	0x86d0	; 0x86d0 <usb_callback_cdc_enable>
   224fc:	98 2f       	mov	r25, r24
   224fe:	81 e0       	ldi	r24, 0x01	; 1
   22500:	89 27       	eor	r24, r25
   22502:	88 23       	and	r24, r24
   22504:	11 f0       	breq	.+4      	; 0x2250a <udi_cdc_comm_enable+0x1d6>
   22506:	80 e0       	ldi	r24, 0x00	; 0
   22508:	06 c0       	rjmp	.+12     	; 0x22516 <udi_cdc_comm_enable+0x1e2>
   2250a:	80 91 18 2c 	lds	r24, 0x2C18	; 0x802c18 <udi_cdc_nb_comm_enabled>
   2250e:	8f 5f       	subi	r24, 0xFF	; 255
   22510:	80 93 18 2c 	sts	0x2C18, r24	; 0x802c18 <udi_cdc_nb_comm_enabled>
   22514:	81 e0       	ldi	r24, 0x01	; 1
   22516:	0f 90       	pop	r0
   22518:	0f 90       	pop	r0
   2251a:	df 91       	pop	r29
   2251c:	cf 91       	pop	r28
   2251e:	08 95       	ret

00022520 <udi_cdc_data_enable>:
   22520:	cf 93       	push	r28
   22522:	df 93       	push	r29
   22524:	1f 92       	push	r1
   22526:	cd b7       	in	r28, 0x3d	; 61
   22528:	de b7       	in	r29, 0x3e	; 62
   2252a:	19 82       	std	Y+1, r1	; 0x01
   2252c:	10 92 19 2c 	sts	0x2C19, r1	; 0x802c19 <udi_cdc_nb_data_enabled>
   22530:	89 81       	ldd	r24, Y+1	; 0x01
   22532:	88 2f       	mov	r24, r24
   22534:	90 e0       	ldi	r25, 0x00	; 0
   22536:	85 5d       	subi	r24, 0xD5	; 213
   22538:	9e 4c       	sbci	r25, 0xCE	; 206
   2253a:	fc 01       	movw	r30, r24
   2253c:	10 82       	st	Z, r1
   2253e:	89 81       	ldd	r24, Y+1	; 0x01
   22540:	88 2f       	mov	r24, r24
   22542:	90 e0       	ldi	r25, 0x00	; 0
   22544:	84 5d       	subi	r24, 0xD4	; 212
   22546:	9e 4c       	sbci	r25, 0xCE	; 206
   22548:	fc 01       	movw	r30, r24
   2254a:	10 82       	st	Z, r1
   2254c:	89 81       	ldd	r24, Y+1	; 0x01
   2254e:	88 2f       	mov	r24, r24
   22550:	90 e0       	ldi	r25, 0x00	; 0
   22552:	88 5d       	subi	r24, 0xD8	; 216
   22554:	9e 4c       	sbci	r25, 0xCE	; 206
   22556:	fc 01       	movw	r30, r24
   22558:	10 82       	st	Z, r1
   2255a:	89 81       	ldd	r24, Y+1	; 0x01
   2255c:	88 2f       	mov	r24, r24
   2255e:	90 e0       	ldi	r25, 0x00	; 0
   22560:	88 0f       	add	r24, r24
   22562:	99 1f       	adc	r25, r25
   22564:	88 0f       	add	r24, r24
   22566:	99 1f       	adc	r25, r25
   22568:	8c 5d       	subi	r24, 0xDC	; 220
   2256a:	9e 4c       	sbci	r25, 0xCE	; 206
   2256c:	fc 01       	movw	r30, r24
   2256e:	10 82       	st	Z, r1
   22570:	11 82       	std	Z+1, r1	; 0x01
   22572:	89 81       	ldd	r24, Y+1	; 0x01
   22574:	88 2f       	mov	r24, r24
   22576:	90 e0       	ldi	r25, 0x00	; 0
   22578:	88 0f       	add	r24, r24
   2257a:	99 1f       	adc	r25, r25
   2257c:	88 0f       	add	r24, r24
   2257e:	99 1f       	adc	r25, r25
   22580:	8a 5d       	subi	r24, 0xDA	; 218
   22582:	9e 4c       	sbci	r25, 0xCE	; 206
   22584:	fc 01       	movw	r30, r24
   22586:	10 82       	st	Z, r1
   22588:	11 82       	std	Z+1, r1	; 0x01
   2258a:	89 81       	ldd	r24, Y+1	; 0x01
   2258c:	88 2f       	mov	r24, r24
   2258e:	90 e0       	ldi	r25, 0x00	; 0
   22590:	88 0f       	add	r24, r24
   22592:	99 1f       	adc	r25, r25
   22594:	87 5d       	subi	r24, 0xD7	; 215
   22596:	9e 4c       	sbci	r25, 0xCE	; 206
   22598:	fc 01       	movw	r30, r24
   2259a:	10 82       	st	Z, r1
   2259c:	11 82       	std	Z+1, r1	; 0x01
   2259e:	89 81       	ldd	r24, Y+1	; 0x01
   225a0:	c6 d2       	rcall	.+1420   	; 0x22b2e <udi_cdc_tx_send>
   225a2:	89 81       	ldd	r24, Y+1	; 0x01
   225a4:	88 2f       	mov	r24, r24
   225a6:	90 e0       	ldi	r25, 0x00	; 0
   225a8:	8d 55       	subi	r24, 0x5D	; 93
   225aa:	91 4d       	sbci	r25, 0xD1	; 209
   225ac:	fc 01       	movw	r30, r24
   225ae:	10 82       	st	Z, r1
   225b0:	89 81       	ldd	r24, Y+1	; 0x01
   225b2:	88 2f       	mov	r24, r24
   225b4:	90 e0       	ldi	r25, 0x00	; 0
   225b6:	80 56       	subi	r24, 0x60	; 96
   225b8:	91 4d       	sbci	r25, 0xD1	; 209
   225ba:	fc 01       	movw	r30, r24
   225bc:	10 82       	st	Z, r1
   225be:	89 81       	ldd	r24, Y+1	; 0x01
   225c0:	88 2f       	mov	r24, r24
   225c2:	90 e0       	ldi	r25, 0x00	; 0
   225c4:	88 0f       	add	r24, r24
   225c6:	99 1f       	adc	r25, r25
   225c8:	88 0f       	add	r24, r24
   225ca:	99 1f       	adc	r25, r25
   225cc:	84 56       	subi	r24, 0x64	; 100
   225ce:	91 4d       	sbci	r25, 0xD1	; 209
   225d0:	fc 01       	movw	r30, r24
   225d2:	10 82       	st	Z, r1
   225d4:	11 82       	std	Z+1, r1	; 0x01
   225d6:	89 81       	ldd	r24, Y+1	; 0x01
   225d8:	88 2f       	mov	r24, r24
   225da:	90 e0       	ldi	r25, 0x00	; 0
   225dc:	88 0f       	add	r24, r24
   225de:	99 1f       	adc	r25, r25
   225e0:	88 0f       	add	r24, r24
   225e2:	99 1f       	adc	r25, r25
   225e4:	82 56       	subi	r24, 0x62	; 98
   225e6:	91 4d       	sbci	r25, 0xD1	; 209
   225e8:	fc 01       	movw	r30, r24
   225ea:	10 82       	st	Z, r1
   225ec:	11 82       	std	Z+1, r1	; 0x01
   225ee:	89 81       	ldd	r24, Y+1	; 0x01
   225f0:	88 2f       	mov	r24, r24
   225f2:	90 e0       	ldi	r25, 0x00	; 0
   225f4:	88 0f       	add	r24, r24
   225f6:	99 1f       	adc	r25, r25
   225f8:	8f 55       	subi	r24, 0x5F	; 95
   225fa:	91 4d       	sbci	r25, 0xD1	; 209
   225fc:	fc 01       	movw	r30, r24
   225fe:	10 82       	st	Z, r1
   22600:	11 82       	std	Z+1, r1	; 0x01
   22602:	89 81       	ldd	r24, Y+1	; 0x01
   22604:	27 d1       	rcall	.+590    	; 0x22854 <udi_cdc_rx_start>
   22606:	98 2f       	mov	r25, r24
   22608:	81 e0       	ldi	r24, 0x01	; 1
   2260a:	89 27       	eor	r24, r25
   2260c:	88 23       	and	r24, r24
   2260e:	11 f0       	breq	.+4      	; 0x22614 <udi_cdc_data_enable+0xf4>
   22610:	80 e0       	ldi	r24, 0x00	; 0
   22612:	0d c0       	rjmp	.+26     	; 0x2262e <udi_cdc_data_enable+0x10e>
   22614:	80 91 19 2c 	lds	r24, 0x2C19	; 0x802c19 <udi_cdc_nb_data_enabled>
   22618:	8f 5f       	subi	r24, 0xFF	; 255
   2261a:	80 93 19 2c 	sts	0x2C19, r24	; 0x802c19 <udi_cdc_nb_data_enabled>
   2261e:	80 91 19 2c 	lds	r24, 0x2C19	; 0x802c19 <udi_cdc_nb_data_enabled>
   22622:	81 30       	cpi	r24, 0x01	; 1
   22624:	19 f4       	brne	.+6      	; 0x2262c <udi_cdc_data_enable+0x10c>
   22626:	81 e0       	ldi	r24, 0x01	; 1
   22628:	80 93 1a 2c 	sts	0x2C1A, r24	; 0x802c1a <udi_cdc_data_running>
   2262c:	81 e0       	ldi	r24, 0x01	; 1
   2262e:	0f 90       	pop	r0
   22630:	df 91       	pop	r29
   22632:	cf 91       	pop	r28
   22634:	08 95       	ret

00022636 <udi_cdc_comm_disable>:
   22636:	cf 93       	push	r28
   22638:	df 93       	push	r29
   2263a:	cd b7       	in	r28, 0x3d	; 61
   2263c:	de b7       	in	r29, 0x3e	; 62
   2263e:	80 91 18 2c 	lds	r24, 0x2C18	; 0x802c18 <udi_cdc_nb_comm_enabled>
   22642:	81 50       	subi	r24, 0x01	; 1
   22644:	80 93 18 2c 	sts	0x2C18, r24	; 0x802c18 <udi_cdc_nb_comm_enabled>
   22648:	00 00       	nop
   2264a:	df 91       	pop	r29
   2264c:	cf 91       	pop	r28
   2264e:	08 95       	ret

00022650 <udi_cdc_data_disable>:
   22650:	cf 93       	push	r28
   22652:	df 93       	push	r29
   22654:	1f 92       	push	r1
   22656:	cd b7       	in	r28, 0x3d	; 61
   22658:	de b7       	in	r29, 0x3e	; 62
   2265a:	80 91 19 2c 	lds	r24, 0x2C19	; 0x802c19 <udi_cdc_nb_data_enabled>
   2265e:	81 50       	subi	r24, 0x01	; 1
   22660:	80 93 19 2c 	sts	0x2C19, r24	; 0x802c19 <udi_cdc_nb_data_enabled>
   22664:	80 91 19 2c 	lds	r24, 0x2C19	; 0x802c19 <udi_cdc_nb_data_enabled>
   22668:	89 83       	std	Y+1, r24	; 0x01
   2266a:	0e 94 73 43 	call	0x86e6	; 0x86e6 <usb_callback_cdc_disable>
   2266e:	10 92 1a 2c 	sts	0x2C1A, r1	; 0x802c1a <udi_cdc_data_running>
   22672:	00 00       	nop
   22674:	0f 90       	pop	r0
   22676:	df 91       	pop	r29
   22678:	cf 91       	pop	r28
   2267a:	08 95       	ret

0002267c <udi_cdc_comm_setup>:
   2267c:	cf 93       	push	r28
   2267e:	df 93       	push	r29
   22680:	1f 92       	push	r1
   22682:	cd b7       	in	r28, 0x3d	; 61
   22684:	de b7       	in	r29, 0x3e	; 62
   22686:	b3 d0       	rcall	.+358    	; 0x227ee <udi_cdc_setup_to_port>
   22688:	89 83       	std	Y+1, r24	; 0x01
   2268a:	80 91 4b 31 	lds	r24, 0x314B	; 0x80314b <udd_g_ctrlreq>
   2268e:	88 23       	and	r24, r24
   22690:	84 f5       	brge	.+96     	; 0x226f2 <udi_cdc_comm_setup+0x76>
   22692:	80 91 4b 31 	lds	r24, 0x314B	; 0x80314b <udd_g_ctrlreq>
   22696:	88 2f       	mov	r24, r24
   22698:	90 e0       	ldi	r25, 0x00	; 0
   2269a:	80 76       	andi	r24, 0x60	; 96
   2269c:	99 27       	eor	r25, r25
   2269e:	80 97       	sbiw	r24, 0x20	; 32
   226a0:	41 f5       	brne	.+80     	; 0x226f2 <udi_cdc_comm_setup+0x76>
   226a2:	80 91 4c 31 	lds	r24, 0x314C	; 0x80314c <udd_g_ctrlreq+0x1>
   226a6:	88 2f       	mov	r24, r24
   226a8:	90 e0       	ldi	r25, 0x00	; 0
   226aa:	81 97       	sbiw	r24, 0x21	; 33
   226ac:	11 f5       	brne	.+68     	; 0x226f2 <udi_cdc_comm_setup+0x76>
   226ae:	80 91 51 31 	lds	r24, 0x3151	; 0x803151 <udd_g_ctrlreq+0x6>
   226b2:	90 91 52 31 	lds	r25, 0x3152	; 0x803152 <udd_g_ctrlreq+0x7>
   226b6:	07 97       	sbiw	r24, 0x07	; 7
   226b8:	11 f0       	breq	.+4      	; 0x226be <udi_cdc_comm_setup+0x42>
   226ba:	80 e0       	ldi	r24, 0x00	; 0
   226bc:	79 c0       	rjmp	.+242    	; 0x227b0 <udi_cdc_comm_setup+0x134>
   226be:	89 81       	ldd	r24, Y+1	; 0x01
   226c0:	28 2f       	mov	r18, r24
   226c2:	30 e0       	ldi	r19, 0x00	; 0
   226c4:	c9 01       	movw	r24, r18
   226c6:	88 0f       	add	r24, r24
   226c8:	99 1f       	adc	r25, r25
   226ca:	88 0f       	add	r24, r24
   226cc:	99 1f       	adc	r25, r25
   226ce:	88 0f       	add	r24, r24
   226d0:	99 1f       	adc	r25, r25
   226d2:	82 1b       	sub	r24, r18
   226d4:	93 0b       	sbc	r25, r19
   226d6:	8c 5f       	subi	r24, 0xFC	; 252
   226d8:	93 4d       	sbci	r25, 0xD3	; 211
   226da:	80 93 53 31 	sts	0x3153, r24	; 0x803153 <udd_g_ctrlreq+0x8>
   226de:	90 93 54 31 	sts	0x3154, r25	; 0x803154 <udd_g_ctrlreq+0x9>
   226e2:	87 e0       	ldi	r24, 0x07	; 7
   226e4:	90 e0       	ldi	r25, 0x00	; 0
   226e6:	80 93 55 31 	sts	0x3155, r24	; 0x803155 <udd_g_ctrlreq+0xa>
   226ea:	90 93 56 31 	sts	0x3156, r25	; 0x803156 <udd_g_ctrlreq+0xb>
   226ee:	81 e0       	ldi	r24, 0x01	; 1
   226f0:	5f c0       	rjmp	.+190    	; 0x227b0 <udi_cdc_comm_setup+0x134>
   226f2:	80 91 4b 31 	lds	r24, 0x314B	; 0x80314b <udd_g_ctrlreq>
   226f6:	88 23       	and	r24, r24
   226f8:	0c f4       	brge	.+2      	; 0x226fc <udi_cdc_comm_setup+0x80>
   226fa:	59 c0       	rjmp	.+178    	; 0x227ae <udi_cdc_comm_setup+0x132>
   226fc:	80 91 4b 31 	lds	r24, 0x314B	; 0x80314b <udd_g_ctrlreq>
   22700:	88 2f       	mov	r24, r24
   22702:	90 e0       	ldi	r25, 0x00	; 0
   22704:	80 76       	andi	r24, 0x60	; 96
   22706:	99 27       	eor	r25, r25
   22708:	80 97       	sbiw	r24, 0x20	; 32
   2270a:	09 f0       	breq	.+2      	; 0x2270e <udi_cdc_comm_setup+0x92>
   2270c:	50 c0       	rjmp	.+160    	; 0x227ae <udi_cdc_comm_setup+0x132>
   2270e:	80 91 4c 31 	lds	r24, 0x314C	; 0x80314c <udd_g_ctrlreq+0x1>
   22712:	88 2f       	mov	r24, r24
   22714:	90 e0       	ldi	r25, 0x00	; 0
   22716:	80 32       	cpi	r24, 0x20	; 32
   22718:	91 05       	cpc	r25, r1
   2271a:	19 f0       	breq	.+6      	; 0x22722 <udi_cdc_comm_setup+0xa6>
   2271c:	82 97       	sbiw	r24, 0x22	; 34
   2271e:	49 f1       	breq	.+82     	; 0x22772 <udi_cdc_comm_setup+0xf6>
   22720:	46 c0       	rjmp	.+140    	; 0x227ae <udi_cdc_comm_setup+0x132>
   22722:	80 91 51 31 	lds	r24, 0x3151	; 0x803151 <udd_g_ctrlreq+0x6>
   22726:	90 91 52 31 	lds	r25, 0x3152	; 0x803152 <udd_g_ctrlreq+0x7>
   2272a:	07 97       	sbiw	r24, 0x07	; 7
   2272c:	11 f0       	breq	.+4      	; 0x22732 <udi_cdc_comm_setup+0xb6>
   2272e:	80 e0       	ldi	r24, 0x00	; 0
   22730:	3f c0       	rjmp	.+126    	; 0x227b0 <udi_cdc_comm_setup+0x134>
   22732:	81 e7       	ldi	r24, 0x71	; 113
   22734:	91 e0       	ldi	r25, 0x01	; 1
   22736:	80 93 57 31 	sts	0x3157, r24	; 0x803157 <udd_g_ctrlreq+0xc>
   2273a:	90 93 58 31 	sts	0x3158, r25	; 0x803158 <udd_g_ctrlreq+0xd>
   2273e:	89 81       	ldd	r24, Y+1	; 0x01
   22740:	28 2f       	mov	r18, r24
   22742:	30 e0       	ldi	r19, 0x00	; 0
   22744:	c9 01       	movw	r24, r18
   22746:	88 0f       	add	r24, r24
   22748:	99 1f       	adc	r25, r25
   2274a:	88 0f       	add	r24, r24
   2274c:	99 1f       	adc	r25, r25
   2274e:	88 0f       	add	r24, r24
   22750:	99 1f       	adc	r25, r25
   22752:	82 1b       	sub	r24, r18
   22754:	93 0b       	sbc	r25, r19
   22756:	8c 5f       	subi	r24, 0xFC	; 252
   22758:	93 4d       	sbci	r25, 0xD3	; 211
   2275a:	80 93 53 31 	sts	0x3153, r24	; 0x803153 <udd_g_ctrlreq+0x8>
   2275e:	90 93 54 31 	sts	0x3154, r25	; 0x803154 <udd_g_ctrlreq+0x9>
   22762:	87 e0       	ldi	r24, 0x07	; 7
   22764:	90 e0       	ldi	r25, 0x00	; 0
   22766:	80 93 55 31 	sts	0x3155, r24	; 0x803155 <udd_g_ctrlreq+0xa>
   2276a:	90 93 56 31 	sts	0x3156, r25	; 0x803156 <udd_g_ctrlreq+0xb>
   2276e:	81 e0       	ldi	r24, 0x01	; 1
   22770:	1f c0       	rjmp	.+62     	; 0x227b0 <udi_cdc_comm_setup+0x134>
   22772:	80 91 4d 31 	lds	r24, 0x314D	; 0x80314d <udd_g_ctrlreq+0x2>
   22776:	90 91 4e 31 	lds	r25, 0x314E	; 0x80314e <udd_g_ctrlreq+0x3>
   2277a:	81 70       	andi	r24, 0x01	; 1
   2277c:	99 27       	eor	r25, r25
   2277e:	21 e0       	ldi	r18, 0x01	; 1
   22780:	89 2b       	or	r24, r25
   22782:	09 f4       	brne	.+2      	; 0x22786 <udi_cdc_comm_setup+0x10a>
   22784:	20 e0       	ldi	r18, 0x00	; 0
   22786:	62 2f       	mov	r22, r18
   22788:	89 81       	ldd	r24, Y+1	; 0x01
   2278a:	0e 94 8c 43 	call	0x8718	; 0x8718 <usb_callback_cdc_set_dtr>
   2278e:	80 91 4d 31 	lds	r24, 0x314D	; 0x80314d <udd_g_ctrlreq+0x2>
   22792:	90 91 4e 31 	lds	r25, 0x314E	; 0x80314e <udd_g_ctrlreq+0x3>
   22796:	82 70       	andi	r24, 0x02	; 2
   22798:	99 27       	eor	r25, r25
   2279a:	21 e0       	ldi	r18, 0x01	; 1
   2279c:	89 2b       	or	r24, r25
   2279e:	09 f4       	brne	.+2      	; 0x227a2 <udi_cdc_comm_setup+0x126>
   227a0:	20 e0       	ldi	r18, 0x00	; 0
   227a2:	62 2f       	mov	r22, r18
   227a4:	89 81       	ldd	r24, Y+1	; 0x01
   227a6:	0e 94 9a 43 	call	0x8734	; 0x8734 <usb_callback_cdc_set_rts>
   227aa:	81 e0       	ldi	r24, 0x01	; 1
   227ac:	01 c0       	rjmp	.+2      	; 0x227b0 <udi_cdc_comm_setup+0x134>
   227ae:	80 e0       	ldi	r24, 0x00	; 0
   227b0:	0f 90       	pop	r0
   227b2:	df 91       	pop	r29
   227b4:	cf 91       	pop	r28
   227b6:	08 95       	ret

000227b8 <udi_cdc_data_setup>:
   227b8:	cf 93       	push	r28
   227ba:	df 93       	push	r29
   227bc:	cd b7       	in	r28, 0x3d	; 61
   227be:	de b7       	in	r29, 0x3e	; 62
   227c0:	80 e0       	ldi	r24, 0x00	; 0
   227c2:	df 91       	pop	r29
   227c4:	cf 91       	pop	r28
   227c6:	08 95       	ret

000227c8 <udi_cdc_getsetting>:
   227c8:	cf 93       	push	r28
   227ca:	df 93       	push	r29
   227cc:	cd b7       	in	r28, 0x3d	; 61
   227ce:	de b7       	in	r29, 0x3e	; 62
   227d0:	80 e0       	ldi	r24, 0x00	; 0
   227d2:	df 91       	pop	r29
   227d4:	cf 91       	pop	r28
   227d6:	08 95       	ret

000227d8 <udi_cdc_data_sof_notify>:
   227d8:	cf 93       	push	r28
   227da:	df 93       	push	r29
   227dc:	cd b7       	in	r28, 0x3d	; 61
   227de:	de b7       	in	r29, 0x3e	; 62
   227e0:	80 91 2d 31 	lds	r24, 0x312D	; 0x80312d <port_notify.4989>
   227e4:	a4 d1       	rcall	.+840    	; 0x22b2e <udi_cdc_tx_send>
   227e6:	00 00       	nop
   227e8:	df 91       	pop	r29
   227ea:	cf 91       	pop	r28
   227ec:	08 95       	ret

000227ee <udi_cdc_setup_to_port>:
   227ee:	cf 93       	push	r28
   227f0:	df 93       	push	r29
   227f2:	1f 92       	push	r1
   227f4:	cd b7       	in	r28, 0x3d	; 61
   227f6:	de b7       	in	r29, 0x3e	; 62
   227f8:	80 91 4f 31 	lds	r24, 0x314F	; 0x80314f <udd_g_ctrlreq+0x4>
   227fc:	90 91 50 31 	lds	r25, 0x3150	; 0x803150 <udd_g_ctrlreq+0x5>
   22800:	99 27       	eor	r25, r25
   22802:	89 2b       	or	r24, r25
   22804:	11 f4       	brne	.+4      	; 0x2280a <udi_cdc_setup_to_port+0x1c>
   22806:	19 82       	std	Y+1, r1	; 0x01
   22808:	02 c0       	rjmp	.+4      	; 0x2280e <udi_cdc_setup_to_port+0x20>
   2280a:	19 82       	std	Y+1, r1	; 0x01
   2280c:	00 00       	nop
   2280e:	89 81       	ldd	r24, Y+1	; 0x01
   22810:	0f 90       	pop	r0
   22812:	df 91       	pop	r29
   22814:	cf 91       	pop	r28
   22816:	08 95       	ret

00022818 <udi_cdc_line_coding_received>:
   22818:	cf 93       	push	r28
   2281a:	df 93       	push	r29
   2281c:	1f 92       	push	r1
   2281e:	cd b7       	in	r28, 0x3d	; 61
   22820:	de b7       	in	r29, 0x3e	; 62
   22822:	e5 df       	rcall	.-54     	; 0x227ee <udi_cdc_setup_to_port>
   22824:	89 83       	std	Y+1, r24	; 0x01
   22826:	89 81       	ldd	r24, Y+1	; 0x01
   22828:	28 2f       	mov	r18, r24
   2282a:	30 e0       	ldi	r19, 0x00	; 0
   2282c:	c9 01       	movw	r24, r18
   2282e:	88 0f       	add	r24, r24
   22830:	99 1f       	adc	r25, r25
   22832:	88 0f       	add	r24, r24
   22834:	99 1f       	adc	r25, r25
   22836:	88 0f       	add	r24, r24
   22838:	99 1f       	adc	r25, r25
   2283a:	82 1b       	sub	r24, r18
   2283c:	93 0b       	sbc	r25, r19
   2283e:	8c 5f       	subi	r24, 0xFC	; 252
   22840:	93 4d       	sbci	r25, 0xD3	; 211
   22842:	bc 01       	movw	r22, r24
   22844:	89 81       	ldd	r24, Y+1	; 0x01
   22846:	0e 94 7d 43 	call	0x86fa	; 0x86fa <usb_callback_config>
   2284a:	00 00       	nop
   2284c:	0f 90       	pop	r0
   2284e:	df 91       	pop	r29
   22850:	cf 91       	pop	r28
   22852:	08 95       	ret

00022854 <udi_cdc_rx_start>:
   22854:	0f 93       	push	r16
   22856:	1f 93       	push	r17
   22858:	cf 93       	push	r28
   2285a:	df 93       	push	r29
   2285c:	00 d0       	rcall	.+0      	; 0x2285e <udi_cdc_rx_start+0xa>
   2285e:	1f 92       	push	r1
   22860:	cd b7       	in	r28, 0x3d	; 61
   22862:	de b7       	in	r29, 0x3e	; 62
   22864:	8c 83       	std	Y+4, r24	; 0x04
   22866:	1c 82       	std	Y+4, r1	; 0x04
   22868:	45 dd       	rcall	.-1398   	; 0x222f4 <cpu_irq_save>
   2286a:	8a 83       	std	Y+2, r24	; 0x02
   2286c:	8c 81       	ldd	r24, Y+4	; 0x04
   2286e:	88 2f       	mov	r24, r24
   22870:	90 e0       	ldi	r25, 0x00	; 0
   22872:	80 56       	subi	r24, 0x60	; 96
   22874:	91 4d       	sbci	r25, 0xD1	; 209
   22876:	fc 01       	movw	r30, r24
   22878:	80 81       	ld	r24, Z
   2287a:	8b 83       	std	Y+3, r24	; 0x03
   2287c:	8c 81       	ldd	r24, Y+4	; 0x04
   2287e:	88 2f       	mov	r24, r24
   22880:	90 e0       	ldi	r25, 0x00	; 0
   22882:	8d 55       	subi	r24, 0x5D	; 93
   22884:	91 4d       	sbci	r25, 0xD1	; 209
   22886:	fc 01       	movw	r30, r24
   22888:	80 81       	ld	r24, Z
   2288a:	88 23       	and	r24, r24
   2288c:	f1 f4       	brne	.+60     	; 0x228ca <udi_cdc_rx_start+0x76>
   2288e:	8c 81       	ldd	r24, Y+4	; 0x04
   22890:	88 2f       	mov	r24, r24
   22892:	90 e0       	ldi	r25, 0x00	; 0
   22894:	88 0f       	add	r24, r24
   22896:	99 1f       	adc	r25, r25
   22898:	8f 55       	subi	r24, 0x5F	; 95
   2289a:	91 4d       	sbci	r25, 0xD1	; 209
   2289c:	fc 01       	movw	r30, r24
   2289e:	20 81       	ld	r18, Z
   228a0:	31 81       	ldd	r19, Z+1	; 0x01
   228a2:	8c 81       	ldd	r24, Y+4	; 0x04
   228a4:	48 2f       	mov	r20, r24
   228a6:	50 e0       	ldi	r21, 0x00	; 0
   228a8:	8b 81       	ldd	r24, Y+3	; 0x03
   228aa:	88 2f       	mov	r24, r24
   228ac:	90 e0       	ldi	r25, 0x00	; 0
   228ae:	44 0f       	add	r20, r20
   228b0:	55 1f       	adc	r21, r21
   228b2:	84 0f       	add	r24, r20
   228b4:	95 1f       	adc	r25, r21
   228b6:	88 0f       	add	r24, r24
   228b8:	99 1f       	adc	r25, r25
   228ba:	84 56       	subi	r24, 0x64	; 100
   228bc:	91 4d       	sbci	r25, 0xD1	; 209
   228be:	fc 01       	movw	r30, r24
   228c0:	80 81       	ld	r24, Z
   228c2:	91 81       	ldd	r25, Z+1	; 0x01
   228c4:	28 17       	cp	r18, r24
   228c6:	39 07       	cpc	r19, r25
   228c8:	20 f4       	brcc	.+8      	; 0x228d2 <udi_cdc_rx_start+0x7e>
   228ca:	8a 81       	ldd	r24, Y+2	; 0x02
   228cc:	23 dd       	rcall	.-1466   	; 0x22314 <cpu_irq_restore>
   228ce:	80 e0       	ldi	r24, 0x00	; 0
   228d0:	5b c0       	rjmp	.+182    	; 0x22988 <udi_cdc_rx_start+0x134>
   228d2:	8c 81       	ldd	r24, Y+4	; 0x04
   228d4:	88 2f       	mov	r24, r24
   228d6:	90 e0       	ldi	r25, 0x00	; 0
   228d8:	88 0f       	add	r24, r24
   228da:	99 1f       	adc	r25, r25
   228dc:	8f 55       	subi	r24, 0x5F	; 95
   228de:	91 4d       	sbci	r25, 0xD1	; 209
   228e0:	fc 01       	movw	r30, r24
   228e2:	10 82       	st	Z, r1
   228e4:	11 82       	std	Z+1, r1	; 0x01
   228e6:	8c 81       	ldd	r24, Y+4	; 0x04
   228e8:	88 2f       	mov	r24, r24
   228ea:	90 e0       	ldi	r25, 0x00	; 0
   228ec:	21 e0       	ldi	r18, 0x01	; 1
   228ee:	3b 81       	ldd	r19, Y+3	; 0x03
   228f0:	33 23       	and	r19, r19
   228f2:	09 f0       	breq	.+2      	; 0x228f6 <udi_cdc_rx_start+0xa2>
   228f4:	20 e0       	ldi	r18, 0x00	; 0
   228f6:	80 56       	subi	r24, 0x60	; 96
   228f8:	91 4d       	sbci	r25, 0xD1	; 209
   228fa:	fc 01       	movw	r30, r24
   228fc:	20 83       	st	Z, r18
   228fe:	8c 81       	ldd	r24, Y+4	; 0x04
   22900:	88 2f       	mov	r24, r24
   22902:	90 e0       	ldi	r25, 0x00	; 0
   22904:	8d 55       	subi	r24, 0x5D	; 93
   22906:	91 4d       	sbci	r25, 0xD1	; 209
   22908:	21 e0       	ldi	r18, 0x01	; 1
   2290a:	fc 01       	movw	r30, r24
   2290c:	20 83       	st	Z, r18
   2290e:	8a 81       	ldd	r24, Y+2	; 0x02
   22910:	01 dd       	rcall	.-1534   	; 0x22314 <cpu_irq_restore>
   22912:	8c 81       	ldd	r24, Y+4	; 0x04
   22914:	91 d2       	rcall	.+1314   	; 0x22e38 <udi_cdc_multi_is_rx_ready>
   22916:	88 23       	and	r24, r24
   22918:	19 f0       	breq	.+6      	; 0x22920 <udi_cdc_rx_start+0xcc>
   2291a:	8c 81       	ldd	r24, Y+4	; 0x04
   2291c:	0e 94 a8 43 	call	0x8750	; 0x8750 <usb_callback_rx_notify>
   22920:	8c 81       	ldd	r24, Y+4	; 0x04
   22922:	88 2f       	mov	r24, r24
   22924:	90 e0       	ldi	r25, 0x00	; 0
   22926:	89 2b       	or	r24, r25
   22928:	19 f4       	brne	.+6      	; 0x22930 <udi_cdc_rx_start+0xdc>
   2292a:	82 e0       	ldi	r24, 0x02	; 2
   2292c:	89 83       	std	Y+1, r24	; 0x01
   2292e:	03 c0       	rjmp	.+6      	; 0x22936 <udi_cdc_rx_start+0xe2>
   22930:	82 e0       	ldi	r24, 0x02	; 2
   22932:	89 83       	std	Y+1, r24	; 0x01
   22934:	00 00       	nop
   22936:	8c 81       	ldd	r24, Y+4	; 0x04
   22938:	68 2f       	mov	r22, r24
   2293a:	70 e0       	ldi	r23, 0x00	; 0
   2293c:	8b 81       	ldd	r24, Y+3	; 0x03
   2293e:	48 2f       	mov	r20, r24
   22940:	50 e0       	ldi	r21, 0x00	; 0
   22942:	80 e4       	ldi	r24, 0x40	; 64
   22944:	91 e0       	ldi	r25, 0x01	; 1
   22946:	48 9f       	mul	r20, r24
   22948:	90 01       	movw	r18, r0
   2294a:	49 9f       	mul	r20, r25
   2294c:	30 0d       	add	r19, r0
   2294e:	58 9f       	mul	r21, r24
   22950:	30 0d       	add	r19, r0
   22952:	11 24       	eor	r1, r1
   22954:	cb 01       	movw	r24, r22
   22956:	96 95       	lsr	r25
   22958:	98 2f       	mov	r25, r24
   2295a:	88 27       	eor	r24, r24
   2295c:	97 95       	ror	r25
   2295e:	87 95       	ror	r24
   22960:	ac 01       	movw	r20, r24
   22962:	44 0f       	add	r20, r20
   22964:	55 1f       	adc	r21, r21
   22966:	44 0f       	add	r20, r20
   22968:	55 1f       	adc	r21, r21
   2296a:	84 0f       	add	r24, r20
   2296c:	95 1f       	adc	r25, r21
   2296e:	82 0f       	add	r24, r18
   22970:	93 1f       	adc	r25, r19
   22972:	84 5e       	subi	r24, 0xE4	; 228
   22974:	93 4d       	sbci	r25, 0xD3	; 211
   22976:	05 e7       	ldi	r16, 0x75	; 117
   22978:	11 e0       	ldi	r17, 0x01	; 1
   2297a:	20 e4       	ldi	r18, 0x40	; 64
   2297c:	31 e0       	ldi	r19, 0x01	; 1
   2297e:	ac 01       	movw	r20, r24
   22980:	61 e0       	ldi	r22, 0x01	; 1
   22982:	89 81       	ldd	r24, Y+1	; 0x01
   22984:	0e 94 3b bb 	call	0x17676	; 0x17676 <udd_ep_run>
   22988:	24 96       	adiw	r28, 0x04	; 4
   2298a:	cd bf       	out	0x3d, r28	; 61
   2298c:	de bf       	out	0x3e, r29	; 62
   2298e:	df 91       	pop	r29
   22990:	cf 91       	pop	r28
   22992:	1f 91       	pop	r17
   22994:	0f 91       	pop	r16
   22996:	08 95       	ret

00022998 <udi_cdc_data_received>:
   22998:	0f 93       	push	r16
   2299a:	1f 93       	push	r17
   2299c:	cf 93       	push	r28
   2299e:	df 93       	push	r29
   229a0:	00 d0       	rcall	.+0      	; 0x229a2 <udi_cdc_data_received+0xa>
   229a2:	00 d0       	rcall	.+0      	; 0x229a4 <udi_cdc_data_received+0xc>
   229a4:	cd b7       	in	r28, 0x3d	; 61
   229a6:	de b7       	in	r29, 0x3e	; 62
   229a8:	8b 83       	std	Y+3, r24	; 0x03
   229aa:	6c 83       	std	Y+4, r22	; 0x04
   229ac:	7d 83       	std	Y+5, r23	; 0x05
   229ae:	4e 83       	std	Y+6, r20	; 0x06
   229b0:	8e 81       	ldd	r24, Y+6	; 0x06
   229b2:	88 2f       	mov	r24, r24
   229b4:	90 e0       	ldi	r25, 0x00	; 0
   229b6:	02 97       	sbiw	r24, 0x02	; 2
   229b8:	11 f4       	brne	.+4      	; 0x229be <udi_cdc_data_received+0x26>
   229ba:	19 82       	std	Y+1, r1	; 0x01
   229bc:	02 c0       	rjmp	.+4      	; 0x229c2 <udi_cdc_data_received+0x2a>
   229be:	19 82       	std	Y+1, r1	; 0x01
   229c0:	00 00       	nop
   229c2:	8b 81       	ldd	r24, Y+3	; 0x03
   229c4:	88 23       	and	r24, r24
   229c6:	09 f0       	breq	.+2      	; 0x229ca <udi_cdc_data_received+0x32>
   229c8:	57 c0       	rjmp	.+174    	; 0x22a78 <udi_cdc_data_received+0xe0>
   229ca:	89 81       	ldd	r24, Y+1	; 0x01
   229cc:	88 2f       	mov	r24, r24
   229ce:	90 e0       	ldi	r25, 0x00	; 0
   229d0:	80 56       	subi	r24, 0x60	; 96
   229d2:	91 4d       	sbci	r25, 0xD1	; 209
   229d4:	fc 01       	movw	r30, r24
   229d6:	90 81       	ld	r25, Z
   229d8:	81 e0       	ldi	r24, 0x01	; 1
   229da:	99 23       	and	r25, r25
   229dc:	09 f0       	breq	.+2      	; 0x229e0 <udi_cdc_data_received+0x48>
   229de:	80 e0       	ldi	r24, 0x00	; 0
   229e0:	8a 83       	std	Y+2, r24	; 0x02
   229e2:	8c 81       	ldd	r24, Y+4	; 0x04
   229e4:	9d 81       	ldd	r25, Y+5	; 0x05
   229e6:	89 2b       	or	r24, r25
   229e8:	51 f5       	brne	.+84     	; 0x22a3e <udi_cdc_data_received+0xa6>
   229ea:	89 81       	ldd	r24, Y+1	; 0x01
   229ec:	68 2f       	mov	r22, r24
   229ee:	70 e0       	ldi	r23, 0x00	; 0
   229f0:	8a 81       	ldd	r24, Y+2	; 0x02
   229f2:	48 2f       	mov	r20, r24
   229f4:	50 e0       	ldi	r21, 0x00	; 0
   229f6:	80 e4       	ldi	r24, 0x40	; 64
   229f8:	91 e0       	ldi	r25, 0x01	; 1
   229fa:	48 9f       	mul	r20, r24
   229fc:	90 01       	movw	r18, r0
   229fe:	49 9f       	mul	r20, r25
   22a00:	30 0d       	add	r19, r0
   22a02:	58 9f       	mul	r21, r24
   22a04:	30 0d       	add	r19, r0
   22a06:	11 24       	eor	r1, r1
   22a08:	cb 01       	movw	r24, r22
   22a0a:	96 95       	lsr	r25
   22a0c:	98 2f       	mov	r25, r24
   22a0e:	88 27       	eor	r24, r24
   22a10:	97 95       	ror	r25
   22a12:	87 95       	ror	r24
   22a14:	ac 01       	movw	r20, r24
   22a16:	44 0f       	add	r20, r20
   22a18:	55 1f       	adc	r21, r21
   22a1a:	44 0f       	add	r20, r20
   22a1c:	55 1f       	adc	r21, r21
   22a1e:	84 0f       	add	r24, r20
   22a20:	95 1f       	adc	r25, r21
   22a22:	82 0f       	add	r24, r18
   22a24:	93 1f       	adc	r25, r19
   22a26:	84 5e       	subi	r24, 0xE4	; 228
   22a28:	93 4d       	sbci	r25, 0xD3	; 211
   22a2a:	05 e7       	ldi	r16, 0x75	; 117
   22a2c:	11 e0       	ldi	r17, 0x01	; 1
   22a2e:	20 e4       	ldi	r18, 0x40	; 64
   22a30:	31 e0       	ldi	r19, 0x01	; 1
   22a32:	ac 01       	movw	r20, r24
   22a34:	61 e0       	ldi	r22, 0x01	; 1
   22a36:	8e 81       	ldd	r24, Y+6	; 0x06
   22a38:	0e 94 3b bb 	call	0x17676	; 0x17676 <udd_ep_run>
   22a3c:	1e c0       	rjmp	.+60     	; 0x22a7a <udi_cdc_data_received+0xe2>
   22a3e:	89 81       	ldd	r24, Y+1	; 0x01
   22a40:	28 2f       	mov	r18, r24
   22a42:	30 e0       	ldi	r19, 0x00	; 0
   22a44:	8a 81       	ldd	r24, Y+2	; 0x02
   22a46:	88 2f       	mov	r24, r24
   22a48:	90 e0       	ldi	r25, 0x00	; 0
   22a4a:	22 0f       	add	r18, r18
   22a4c:	33 1f       	adc	r19, r19
   22a4e:	82 0f       	add	r24, r18
   22a50:	93 1f       	adc	r25, r19
   22a52:	88 0f       	add	r24, r24
   22a54:	99 1f       	adc	r25, r25
   22a56:	84 56       	subi	r24, 0x64	; 100
   22a58:	91 4d       	sbci	r25, 0xD1	; 209
   22a5a:	2c 81       	ldd	r18, Y+4	; 0x04
   22a5c:	3d 81       	ldd	r19, Y+5	; 0x05
   22a5e:	fc 01       	movw	r30, r24
   22a60:	20 83       	st	Z, r18
   22a62:	31 83       	std	Z+1, r19	; 0x01
   22a64:	89 81       	ldd	r24, Y+1	; 0x01
   22a66:	88 2f       	mov	r24, r24
   22a68:	90 e0       	ldi	r25, 0x00	; 0
   22a6a:	8d 55       	subi	r24, 0x5D	; 93
   22a6c:	91 4d       	sbci	r25, 0xD1	; 209
   22a6e:	fc 01       	movw	r30, r24
   22a70:	10 82       	st	Z, r1
   22a72:	89 81       	ldd	r24, Y+1	; 0x01
   22a74:	ef de       	rcall	.-546    	; 0x22854 <udi_cdc_rx_start>
   22a76:	01 c0       	rjmp	.+2      	; 0x22a7a <udi_cdc_data_received+0xe2>
   22a78:	00 00       	nop
   22a7a:	26 96       	adiw	r28, 0x06	; 6
   22a7c:	cd bf       	out	0x3d, r28	; 61
   22a7e:	de bf       	out	0x3e, r29	; 62
   22a80:	df 91       	pop	r29
   22a82:	cf 91       	pop	r28
   22a84:	1f 91       	pop	r17
   22a86:	0f 91       	pop	r16
   22a88:	08 95       	ret

00022a8a <udi_cdc_data_sent>:
   22a8a:	cf 93       	push	r28
   22a8c:	df 93       	push	r29
   22a8e:	cd b7       	in	r28, 0x3d	; 61
   22a90:	de b7       	in	r29, 0x3e	; 62
   22a92:	25 97       	sbiw	r28, 0x05	; 5
   22a94:	cd bf       	out	0x3d, r28	; 61
   22a96:	de bf       	out	0x3e, r29	; 62
   22a98:	8a 83       	std	Y+2, r24	; 0x02
   22a9a:	6b 83       	std	Y+3, r22	; 0x03
   22a9c:	7c 83       	std	Y+4, r23	; 0x04
   22a9e:	4d 83       	std	Y+5, r20	; 0x05
   22aa0:	8d 81       	ldd	r24, Y+5	; 0x05
   22aa2:	88 2f       	mov	r24, r24
   22aa4:	90 e0       	ldi	r25, 0x00	; 0
   22aa6:	81 38       	cpi	r24, 0x81	; 129
   22aa8:	91 05       	cpc	r25, r1
   22aaa:	11 f4       	brne	.+4      	; 0x22ab0 <udi_cdc_data_sent+0x26>
   22aac:	19 82       	std	Y+1, r1	; 0x01
   22aae:	02 c0       	rjmp	.+4      	; 0x22ab4 <udi_cdc_data_sent+0x2a>
   22ab0:	19 82       	std	Y+1, r1	; 0x01
   22ab2:	00 00       	nop
   22ab4:	8a 81       	ldd	r24, Y+2	; 0x02
   22ab6:	88 23       	and	r24, r24
   22ab8:	99 f5       	brne	.+102    	; 0x22b20 <udi_cdc_data_sent+0x96>
   22aba:	89 81       	ldd	r24, Y+1	; 0x01
   22abc:	28 2f       	mov	r18, r24
   22abe:	30 e0       	ldi	r19, 0x00	; 0
   22ac0:	89 81       	ldd	r24, Y+1	; 0x01
   22ac2:	88 2f       	mov	r24, r24
   22ac4:	90 e0       	ldi	r25, 0x00	; 0
   22ac6:	88 5d       	subi	r24, 0xD8	; 216
   22ac8:	9e 4c       	sbci	r25, 0xCE	; 206
   22aca:	fc 01       	movw	r30, r24
   22acc:	90 81       	ld	r25, Z
   22ace:	81 e0       	ldi	r24, 0x01	; 1
   22ad0:	99 23       	and	r25, r25
   22ad2:	09 f0       	breq	.+2      	; 0x22ad6 <udi_cdc_data_sent+0x4c>
   22ad4:	80 e0       	ldi	r24, 0x00	; 0
   22ad6:	88 2f       	mov	r24, r24
   22ad8:	90 e0       	ldi	r25, 0x00	; 0
   22ada:	22 0f       	add	r18, r18
   22adc:	33 1f       	adc	r19, r19
   22ade:	82 0f       	add	r24, r18
   22ae0:	93 1f       	adc	r25, r19
   22ae2:	88 0f       	add	r24, r24
   22ae4:	99 1f       	adc	r25, r25
   22ae6:	8c 5d       	subi	r24, 0xDC	; 220
   22ae8:	9e 4c       	sbci	r25, 0xCE	; 206
   22aea:	fc 01       	movw	r30, r24
   22aec:	10 82       	st	Z, r1
   22aee:	11 82       	std	Z+1, r1	; 0x01
   22af0:	89 81       	ldd	r24, Y+1	; 0x01
   22af2:	88 2f       	mov	r24, r24
   22af4:	90 e0       	ldi	r25, 0x00	; 0
   22af6:	84 5d       	subi	r24, 0xD4	; 212
   22af8:	9e 4c       	sbci	r25, 0xCE	; 206
   22afa:	fc 01       	movw	r30, r24
   22afc:	10 82       	st	Z, r1
   22afe:	89 81       	ldd	r24, Y+1	; 0x01
   22b00:	88 2f       	mov	r24, r24
   22b02:	90 e0       	ldi	r25, 0x00	; 0
   22b04:	85 5d       	subi	r24, 0xD5	; 213
   22b06:	9e 4c       	sbci	r25, 0xCE	; 206
   22b08:	fc 01       	movw	r30, r24
   22b0a:	10 82       	st	Z, r1
   22b0c:	8b 81       	ldd	r24, Y+3	; 0x03
   22b0e:	9c 81       	ldd	r25, Y+4	; 0x04
   22b10:	89 2b       	or	r24, r25
   22b12:	19 f0       	breq	.+6      	; 0x22b1a <udi_cdc_data_sent+0x90>
   22b14:	89 81       	ldd	r24, Y+1	; 0x01
   22b16:	0e 94 b6 43 	call	0x876c	; 0x876c <usb_callback_tx_empty_notify>
   22b1a:	89 81       	ldd	r24, Y+1	; 0x01
   22b1c:	08 d0       	rcall	.+16     	; 0x22b2e <udi_cdc_tx_send>
   22b1e:	01 c0       	rjmp	.+2      	; 0x22b22 <udi_cdc_data_sent+0x98>
   22b20:	00 00       	nop
   22b22:	25 96       	adiw	r28, 0x05	; 5
   22b24:	cd bf       	out	0x3d, r28	; 61
   22b26:	de bf       	out	0x3e, r29	; 62
   22b28:	df 91       	pop	r29
   22b2a:	cf 91       	pop	r28
   22b2c:	08 95       	ret

00022b2e <udi_cdc_tx_send>:
   22b2e:	0f 93       	push	r16
   22b30:	1f 93       	push	r17
   22b32:	cf 93       	push	r28
   22b34:	df 93       	push	r29
   22b36:	cd b7       	in	r28, 0x3d	; 61
   22b38:	de b7       	in	r29, 0x3e	; 62
   22b3a:	25 97       	sbiw	r28, 0x05	; 5
   22b3c:	cd bf       	out	0x3d, r28	; 61
   22b3e:	de bf       	out	0x3e, r29	; 62
   22b40:	8d 83       	std	Y+5, r24	; 0x05
   22b42:	1d 82       	std	Y+5, r1	; 0x05
   22b44:	8d 81       	ldd	r24, Y+5	; 0x05
   22b46:	88 2f       	mov	r24, r24
   22b48:	90 e0       	ldi	r25, 0x00	; 0
   22b4a:	85 5d       	subi	r24, 0xD5	; 213
   22b4c:	9e 4c       	sbci	r25, 0xCE	; 206
   22b4e:	fc 01       	movw	r30, r24
   22b50:	80 81       	ld	r24, Z
   22b52:	88 23       	and	r24, r24
   22b54:	09 f0       	breq	.+2      	; 0x22b58 <udi_cdc_tx_send+0x2a>
   22b56:	1d c1       	rjmp	.+570    	; 0x22d92 <udi_cdc_tx_send+0x264>
   22b58:	0e 94 05 ba 	call	0x1740a	; 0x1740a <udd_is_high_speed>
   22b5c:	88 23       	and	r24, r24
   22b5e:	81 f0       	breq	.+32     	; 0x22b80 <udi_cdc_tx_send+0x52>
   22b60:	8d 81       	ldd	r24, Y+5	; 0x05
   22b62:	88 2f       	mov	r24, r24
   22b64:	90 e0       	ldi	r25, 0x00	; 0
   22b66:	88 0f       	add	r24, r24
   22b68:	99 1f       	adc	r25, r25
   22b6a:	87 5d       	subi	r24, 0xD7	; 215
   22b6c:	9e 4c       	sbci	r25, 0xCE	; 206
   22b6e:	fc 01       	movw	r30, r24
   22b70:	00 81       	ld	r16, Z
   22b72:	11 81       	ldd	r17, Z+1	; 0x01
   22b74:	0e 94 33 ba 	call	0x17466	; 0x17466 <udd_get_micro_frame_number>
   22b78:	08 17       	cp	r16, r24
   22b7a:	19 07       	cpc	r17, r25
   22b7c:	89 f4       	brne	.+34     	; 0x22ba0 <udi_cdc_tx_send+0x72>
   22b7e:	0c c1       	rjmp	.+536    	; 0x22d98 <udi_cdc_tx_send+0x26a>
   22b80:	8d 81       	ldd	r24, Y+5	; 0x05
   22b82:	88 2f       	mov	r24, r24
   22b84:	90 e0       	ldi	r25, 0x00	; 0
   22b86:	88 0f       	add	r24, r24
   22b88:	99 1f       	adc	r25, r25
   22b8a:	87 5d       	subi	r24, 0xD7	; 215
   22b8c:	9e 4c       	sbci	r25, 0xCE	; 206
   22b8e:	fc 01       	movw	r30, r24
   22b90:	00 81       	ld	r16, Z
   22b92:	11 81       	ldd	r17, Z+1	; 0x01
   22b94:	0e 94 28 ba 	call	0x17450	; 0x17450 <udd_get_frame_number>
   22b98:	08 17       	cp	r16, r24
   22b9a:	19 07       	cpc	r17, r25
   22b9c:	09 f4       	brne	.+2      	; 0x22ba0 <udi_cdc_tx_send+0x72>
   22b9e:	fb c0       	rjmp	.+502    	; 0x22d96 <udi_cdc_tx_send+0x268>
   22ba0:	a9 db       	rcall	.-2222   	; 0x222f4 <cpu_irq_save>
   22ba2:	8b 83       	std	Y+3, r24	; 0x03
   22ba4:	8d 81       	ldd	r24, Y+5	; 0x05
   22ba6:	88 2f       	mov	r24, r24
   22ba8:	90 e0       	ldi	r25, 0x00	; 0
   22baa:	88 5d       	subi	r24, 0xD8	; 216
   22bac:	9e 4c       	sbci	r25, 0xCE	; 206
   22bae:	fc 01       	movw	r30, r24
   22bb0:	80 81       	ld	r24, Z
   22bb2:	89 83       	std	Y+1, r24	; 0x01
   22bb4:	8d 81       	ldd	r24, Y+5	; 0x05
   22bb6:	28 2f       	mov	r18, r24
   22bb8:	30 e0       	ldi	r19, 0x00	; 0
   22bba:	89 81       	ldd	r24, Y+1	; 0x01
   22bbc:	88 2f       	mov	r24, r24
   22bbe:	90 e0       	ldi	r25, 0x00	; 0
   22bc0:	22 0f       	add	r18, r18
   22bc2:	33 1f       	adc	r19, r19
   22bc4:	82 0f       	add	r24, r18
   22bc6:	93 1f       	adc	r25, r19
   22bc8:	88 0f       	add	r24, r24
   22bca:	99 1f       	adc	r25, r25
   22bcc:	8c 5d       	subi	r24, 0xDC	; 220
   22bce:	9e 4c       	sbci	r25, 0xCE	; 206
   22bd0:	fc 01       	movw	r30, r24
   22bd2:	80 81       	ld	r24, Z
   22bd4:	91 81       	ldd	r25, Z+1	; 0x01
   22bd6:	89 2b       	or	r24, r25
   22bd8:	29 f5       	brne	.+74     	; 0x22c24 <udi_cdc_tx_send+0xf6>
   22bda:	80 91 2e 31 	lds	r24, 0x312E	; 0x80312e <sof_zlp_counter.5059>
   22bde:	90 91 2f 31 	lds	r25, 0x312F	; 0x80312f <sof_zlp_counter.5059+0x1>
   22be2:	01 96       	adiw	r24, 0x01	; 1
   22be4:	80 93 2e 31 	sts	0x312E, r24	; 0x80312e <sof_zlp_counter.5059>
   22be8:	90 93 2f 31 	sts	0x312F, r25	; 0x80312f <sof_zlp_counter.5059+0x1>
   22bec:	0e 94 05 ba 	call	0x1740a	; 0x1740a <udd_is_high_speed>
   22bf0:	98 2f       	mov	r25, r24
   22bf2:	81 e0       	ldi	r24, 0x01	; 1
   22bf4:	89 27       	eor	r24, r25
   22bf6:	88 23       	and	r24, r24
   22bf8:	39 f0       	breq	.+14     	; 0x22c08 <udi_cdc_tx_send+0xda>
   22bfa:	80 91 2e 31 	lds	r24, 0x312E	; 0x80312e <sof_zlp_counter.5059>
   22bfe:	90 91 2f 31 	lds	r25, 0x312F	; 0x80312f <sof_zlp_counter.5059+0x1>
   22c02:	84 36       	cpi	r24, 0x64	; 100
   22c04:	91 05       	cpc	r25, r1
   22c06:	58 f0       	brcs	.+22     	; 0x22c1e <udi_cdc_tx_send+0xf0>
   22c08:	0e 94 05 ba 	call	0x1740a	; 0x1740a <udd_is_high_speed>
   22c0c:	88 23       	and	r24, r24
   22c0e:	51 f0       	breq	.+20     	; 0x22c24 <udi_cdc_tx_send+0xf6>
   22c10:	80 91 2e 31 	lds	r24, 0x312E	; 0x80312e <sof_zlp_counter.5059>
   22c14:	90 91 2f 31 	lds	r25, 0x312F	; 0x80312f <sof_zlp_counter.5059+0x1>
   22c18:	80 32       	cpi	r24, 0x20	; 32
   22c1a:	93 40       	sbci	r25, 0x03	; 3
   22c1c:	18 f4       	brcc	.+6      	; 0x22c24 <udi_cdc_tx_send+0xf6>
   22c1e:	8b 81       	ldd	r24, Y+3	; 0x03
   22c20:	79 db       	rcall	.-2318   	; 0x22314 <cpu_irq_restore>
   22c22:	ba c0       	rjmp	.+372    	; 0x22d98 <udi_cdc_tx_send+0x26a>
   22c24:	10 92 2e 31 	sts	0x312E, r1	; 0x80312e <sof_zlp_counter.5059>
   22c28:	10 92 2f 31 	sts	0x312F, r1	; 0x80312f <sof_zlp_counter.5059+0x1>
   22c2c:	8d 81       	ldd	r24, Y+5	; 0x05
   22c2e:	88 2f       	mov	r24, r24
   22c30:	90 e0       	ldi	r25, 0x00	; 0
   22c32:	84 5d       	subi	r24, 0xD4	; 212
   22c34:	9e 4c       	sbci	r25, 0xCE	; 206
   22c36:	fc 01       	movw	r30, r24
   22c38:	90 81       	ld	r25, Z
   22c3a:	81 e0       	ldi	r24, 0x01	; 1
   22c3c:	89 27       	eor	r24, r25
   22c3e:	88 23       	and	r24, r24
   22c40:	69 f0       	breq	.+26     	; 0x22c5c <udi_cdc_tx_send+0x12e>
   22c42:	8d 81       	ldd	r24, Y+5	; 0x05
   22c44:	88 2f       	mov	r24, r24
   22c46:	90 e0       	ldi	r25, 0x00	; 0
   22c48:	21 e0       	ldi	r18, 0x01	; 1
   22c4a:	39 81       	ldd	r19, Y+1	; 0x01
   22c4c:	33 23       	and	r19, r19
   22c4e:	09 f0       	breq	.+2      	; 0x22c52 <udi_cdc_tx_send+0x124>
   22c50:	20 e0       	ldi	r18, 0x00	; 0
   22c52:	88 5d       	subi	r24, 0xD8	; 216
   22c54:	9e 4c       	sbci	r25, 0xCE	; 206
   22c56:	fc 01       	movw	r30, r24
   22c58:	20 83       	st	Z, r18
   22c5a:	06 c0       	rjmp	.+12     	; 0x22c68 <udi_cdc_tx_send+0x13a>
   22c5c:	81 e0       	ldi	r24, 0x01	; 1
   22c5e:	99 81       	ldd	r25, Y+1	; 0x01
   22c60:	99 23       	and	r25, r25
   22c62:	09 f0       	breq	.+2      	; 0x22c66 <udi_cdc_tx_send+0x138>
   22c64:	80 e0       	ldi	r24, 0x00	; 0
   22c66:	89 83       	std	Y+1, r24	; 0x01
   22c68:	8d 81       	ldd	r24, Y+5	; 0x05
   22c6a:	88 2f       	mov	r24, r24
   22c6c:	90 e0       	ldi	r25, 0x00	; 0
   22c6e:	85 5d       	subi	r24, 0xD5	; 213
   22c70:	9e 4c       	sbci	r25, 0xCE	; 206
   22c72:	21 e0       	ldi	r18, 0x01	; 1
   22c74:	fc 01       	movw	r30, r24
   22c76:	20 83       	st	Z, r18
   22c78:	8b 81       	ldd	r24, Y+3	; 0x03
   22c7a:	4c db       	rcall	.-2408   	; 0x22314 <cpu_irq_restore>
   22c7c:	8d 81       	ldd	r24, Y+5	; 0x05
   22c7e:	28 2f       	mov	r18, r24
   22c80:	30 e0       	ldi	r19, 0x00	; 0
   22c82:	89 81       	ldd	r24, Y+1	; 0x01
   22c84:	88 2f       	mov	r24, r24
   22c86:	90 e0       	ldi	r25, 0x00	; 0
   22c88:	22 0f       	add	r18, r18
   22c8a:	33 1f       	adc	r19, r19
   22c8c:	82 0f       	add	r24, r18
   22c8e:	93 1f       	adc	r25, r19
   22c90:	88 0f       	add	r24, r24
   22c92:	99 1f       	adc	r25, r25
   22c94:	8c 5d       	subi	r24, 0xDC	; 220
   22c96:	9e 4c       	sbci	r25, 0xCE	; 206
   22c98:	fc 01       	movw	r30, r24
   22c9a:	80 81       	ld	r24, Z
   22c9c:	91 81       	ldd	r25, Z+1	; 0x01
   22c9e:	21 e0       	ldi	r18, 0x01	; 1
   22ca0:	80 34       	cpi	r24, 0x40	; 64
   22ca2:	91 40       	sbci	r25, 0x01	; 1
   22ca4:	09 f4       	brne	.+2      	; 0x22ca8 <udi_cdc_tx_send+0x17a>
   22ca6:	20 e0       	ldi	r18, 0x00	; 0
   22ca8:	2c 83       	std	Y+4, r18	; 0x04
   22caa:	8c 81       	ldd	r24, Y+4	; 0x04
   22cac:	88 23       	and	r24, r24
   22cae:	11 f1       	breq	.+68     	; 0x22cf4 <udi_cdc_tx_send+0x1c6>
   22cb0:	0e 94 05 ba 	call	0x1740a	; 0x1740a <udd_is_high_speed>
   22cb4:	88 23       	and	r24, r24
   22cb6:	79 f0       	breq	.+30     	; 0x22cd6 <udi_cdc_tx_send+0x1a8>
   22cb8:	8d 81       	ldd	r24, Y+5	; 0x05
   22cba:	08 2f       	mov	r16, r24
   22cbc:	10 e0       	ldi	r17, 0x00	; 0
   22cbe:	0e 94 33 ba 	call	0x17466	; 0x17466 <udd_get_micro_frame_number>
   22cc2:	9c 01       	movw	r18, r24
   22cc4:	c8 01       	movw	r24, r16
   22cc6:	88 0f       	add	r24, r24
   22cc8:	99 1f       	adc	r25, r25
   22cca:	87 5d       	subi	r24, 0xD7	; 215
   22ccc:	9e 4c       	sbci	r25, 0xCE	; 206
   22cce:	fc 01       	movw	r30, r24
   22cd0:	20 83       	st	Z, r18
   22cd2:	31 83       	std	Z+1, r19	; 0x01
   22cd4:	19 c0       	rjmp	.+50     	; 0x22d08 <udi_cdc_tx_send+0x1da>
   22cd6:	8d 81       	ldd	r24, Y+5	; 0x05
   22cd8:	08 2f       	mov	r16, r24
   22cda:	10 e0       	ldi	r17, 0x00	; 0
   22cdc:	0e 94 28 ba 	call	0x17450	; 0x17450 <udd_get_frame_number>
   22ce0:	9c 01       	movw	r18, r24
   22ce2:	c8 01       	movw	r24, r16
   22ce4:	88 0f       	add	r24, r24
   22ce6:	99 1f       	adc	r25, r25
   22ce8:	87 5d       	subi	r24, 0xD7	; 215
   22cea:	9e 4c       	sbci	r25, 0xCE	; 206
   22cec:	fc 01       	movw	r30, r24
   22cee:	20 83       	st	Z, r18
   22cf0:	31 83       	std	Z+1, r19	; 0x01
   22cf2:	0a c0       	rjmp	.+20     	; 0x22d08 <udi_cdc_tx_send+0x1da>
   22cf4:	8d 81       	ldd	r24, Y+5	; 0x05
   22cf6:	88 2f       	mov	r24, r24
   22cf8:	90 e0       	ldi	r25, 0x00	; 0
   22cfa:	88 0f       	add	r24, r24
   22cfc:	99 1f       	adc	r25, r25
   22cfe:	87 5d       	subi	r24, 0xD7	; 215
   22d00:	9e 4c       	sbci	r25, 0xCE	; 206
   22d02:	fc 01       	movw	r30, r24
   22d04:	10 82       	st	Z, r1
   22d06:	11 82       	std	Z+1, r1	; 0x01
   22d08:	8d 81       	ldd	r24, Y+5	; 0x05
   22d0a:	88 2f       	mov	r24, r24
   22d0c:	90 e0       	ldi	r25, 0x00	; 0
   22d0e:	89 2b       	or	r24, r25
   22d10:	19 f4       	brne	.+6      	; 0x22d18 <udi_cdc_tx_send+0x1ea>
   22d12:	81 e8       	ldi	r24, 0x81	; 129
   22d14:	8a 83       	std	Y+2, r24	; 0x02
   22d16:	03 c0       	rjmp	.+6      	; 0x22d1e <udi_cdc_tx_send+0x1f0>
   22d18:	81 e8       	ldi	r24, 0x81	; 129
   22d1a:	8a 83       	std	Y+2, r24	; 0x02
   22d1c:	00 00       	nop
   22d1e:	8d 81       	ldd	r24, Y+5	; 0x05
   22d20:	28 2f       	mov	r18, r24
   22d22:	30 e0       	ldi	r19, 0x00	; 0
   22d24:	89 81       	ldd	r24, Y+1	; 0x01
   22d26:	88 2f       	mov	r24, r24
   22d28:	90 e0       	ldi	r25, 0x00	; 0
   22d2a:	22 0f       	add	r18, r18
   22d2c:	33 1f       	adc	r19, r19
   22d2e:	82 0f       	add	r24, r18
   22d30:	93 1f       	adc	r25, r19
   22d32:	88 0f       	add	r24, r24
   22d34:	99 1f       	adc	r25, r25
   22d36:	8c 5d       	subi	r24, 0xDC	; 220
   22d38:	9e 4c       	sbci	r25, 0xCE	; 206
   22d3a:	fc 01       	movw	r30, r24
   22d3c:	60 81       	ld	r22, Z
   22d3e:	71 81       	ldd	r23, Z+1	; 0x01
   22d40:	8d 81       	ldd	r24, Y+5	; 0x05
   22d42:	e8 2f       	mov	r30, r24
   22d44:	f0 e0       	ldi	r31, 0x00	; 0
   22d46:	89 81       	ldd	r24, Y+1	; 0x01
   22d48:	48 2f       	mov	r20, r24
   22d4a:	50 e0       	ldi	r21, 0x00	; 0
   22d4c:	80 e4       	ldi	r24, 0x40	; 64
   22d4e:	91 e0       	ldi	r25, 0x01	; 1
   22d50:	48 9f       	mul	r20, r24
   22d52:	90 01       	movw	r18, r0
   22d54:	49 9f       	mul	r20, r25
   22d56:	30 0d       	add	r19, r0
   22d58:	58 9f       	mul	r21, r24
   22d5a:	30 0d       	add	r19, r0
   22d5c:	11 24       	eor	r1, r1
   22d5e:	cf 01       	movw	r24, r30
   22d60:	96 95       	lsr	r25
   22d62:	98 2f       	mov	r25, r24
   22d64:	88 27       	eor	r24, r24
   22d66:	97 95       	ror	r25
   22d68:	87 95       	ror	r24
   22d6a:	ac 01       	movw	r20, r24
   22d6c:	44 0f       	add	r20, r20
   22d6e:	55 1f       	adc	r21, r21
   22d70:	44 0f       	add	r20, r20
   22d72:	55 1f       	adc	r21, r21
   22d74:	84 0f       	add	r24, r20
   22d76:	95 1f       	adc	r25, r21
   22d78:	82 0f       	add	r24, r18
   22d7a:	93 1f       	adc	r25, r19
   22d7c:	8c 55       	subi	r24, 0x5C	; 92
   22d7e:	91 4d       	sbci	r25, 0xD1	; 209
   22d80:	07 e7       	ldi	r16, 0x77	; 119
   22d82:	11 e0       	ldi	r17, 0x01	; 1
   22d84:	9b 01       	movw	r18, r22
   22d86:	ac 01       	movw	r20, r24
   22d88:	6c 81       	ldd	r22, Y+4	; 0x04
   22d8a:	8a 81       	ldd	r24, Y+2	; 0x02
   22d8c:	0e 94 3b bb 	call	0x17676	; 0x17676 <udd_ep_run>
   22d90:	03 c0       	rjmp	.+6      	; 0x22d98 <udi_cdc_tx_send+0x26a>
   22d92:	00 00       	nop
   22d94:	01 c0       	rjmp	.+2      	; 0x22d98 <udi_cdc_tx_send+0x26a>
   22d96:	00 00       	nop
   22d98:	25 96       	adiw	r28, 0x05	; 5
   22d9a:	cd bf       	out	0x3d, r28	; 61
   22d9c:	de bf       	out	0x3e, r29	; 62
   22d9e:	df 91       	pop	r29
   22da0:	cf 91       	pop	r28
   22da2:	1f 91       	pop	r17
   22da4:	0f 91       	pop	r16
   22da6:	08 95       	ret

00022da8 <udi_cdc_multi_get_nb_received_data>:
   22da8:	cf 93       	push	r28
   22daa:	df 93       	push	r29
   22dac:	00 d0       	rcall	.+0      	; 0x22dae <udi_cdc_multi_get_nb_received_data+0x6>
   22dae:	00 d0       	rcall	.+0      	; 0x22db0 <udi_cdc_multi_get_nb_received_data+0x8>
   22db0:	cd b7       	in	r28, 0x3d	; 61
   22db2:	de b7       	in	r29, 0x3e	; 62
   22db4:	8e 83       	std	Y+6, r24	; 0x06
   22db6:	1e 82       	std	Y+6, r1	; 0x06
   22db8:	9d da       	rcall	.-2758   	; 0x222f4 <cpu_irq_save>
   22dba:	89 83       	std	Y+1, r24	; 0x01
   22dbc:	8e 81       	ldd	r24, Y+6	; 0x06
   22dbe:	88 2f       	mov	r24, r24
   22dc0:	90 e0       	ldi	r25, 0x00	; 0
   22dc2:	88 0f       	add	r24, r24
   22dc4:	99 1f       	adc	r25, r25
   22dc6:	8f 55       	subi	r24, 0x5F	; 95
   22dc8:	91 4d       	sbci	r25, 0xD1	; 209
   22dca:	fc 01       	movw	r30, r24
   22dcc:	80 81       	ld	r24, Z
   22dce:	91 81       	ldd	r25, Z+1	; 0x01
   22dd0:	8a 83       	std	Y+2, r24	; 0x02
   22dd2:	9b 83       	std	Y+3, r25	; 0x03
   22dd4:	8e 81       	ldd	r24, Y+6	; 0x06
   22dd6:	28 2f       	mov	r18, r24
   22dd8:	30 e0       	ldi	r19, 0x00	; 0
   22dda:	8e 81       	ldd	r24, Y+6	; 0x06
   22ddc:	88 2f       	mov	r24, r24
   22dde:	90 e0       	ldi	r25, 0x00	; 0
   22de0:	80 56       	subi	r24, 0x60	; 96
   22de2:	91 4d       	sbci	r25, 0xD1	; 209
   22de4:	fc 01       	movw	r30, r24
   22de6:	80 81       	ld	r24, Z
   22de8:	88 2f       	mov	r24, r24
   22dea:	90 e0       	ldi	r25, 0x00	; 0
   22dec:	22 0f       	add	r18, r18
   22dee:	33 1f       	adc	r19, r19
   22df0:	82 0f       	add	r24, r18
   22df2:	93 1f       	adc	r25, r19
   22df4:	88 0f       	add	r24, r24
   22df6:	99 1f       	adc	r25, r25
   22df8:	84 56       	subi	r24, 0x64	; 100
   22dfa:	91 4d       	sbci	r25, 0xD1	; 209
   22dfc:	fc 01       	movw	r30, r24
   22dfe:	20 81       	ld	r18, Z
   22e00:	31 81       	ldd	r19, Z+1	; 0x01
   22e02:	8a 81       	ldd	r24, Y+2	; 0x02
   22e04:	9b 81       	ldd	r25, Y+3	; 0x03
   22e06:	a9 01       	movw	r20, r18
   22e08:	48 1b       	sub	r20, r24
   22e0a:	59 0b       	sbc	r21, r25
   22e0c:	ca 01       	movw	r24, r20
   22e0e:	8c 83       	std	Y+4, r24	; 0x04
   22e10:	9d 83       	std	Y+5, r25	; 0x05
   22e12:	89 81       	ldd	r24, Y+1	; 0x01
   22e14:	7f da       	rcall	.-2818   	; 0x22314 <cpu_irq_restore>
   22e16:	8c 81       	ldd	r24, Y+4	; 0x04
   22e18:	9d 81       	ldd	r25, Y+5	; 0x05
   22e1a:	26 96       	adiw	r28, 0x06	; 6
   22e1c:	cd bf       	out	0x3d, r28	; 61
   22e1e:	de bf       	out	0x3e, r29	; 62
   22e20:	df 91       	pop	r29
   22e22:	cf 91       	pop	r28
   22e24:	08 95       	ret

00022e26 <udi_cdc_get_nb_received_data>:
   22e26:	cf 93       	push	r28
   22e28:	df 93       	push	r29
   22e2a:	cd b7       	in	r28, 0x3d	; 61
   22e2c:	de b7       	in	r29, 0x3e	; 62
   22e2e:	80 e0       	ldi	r24, 0x00	; 0
   22e30:	bb df       	rcall	.-138    	; 0x22da8 <udi_cdc_multi_get_nb_received_data>
   22e32:	df 91       	pop	r29
   22e34:	cf 91       	pop	r28
   22e36:	08 95       	ret

00022e38 <udi_cdc_multi_is_rx_ready>:
   22e38:	cf 93       	push	r28
   22e3a:	df 93       	push	r29
   22e3c:	1f 92       	push	r1
   22e3e:	cd b7       	in	r28, 0x3d	; 61
   22e40:	de b7       	in	r29, 0x3e	; 62
   22e42:	89 83       	std	Y+1, r24	; 0x01
   22e44:	89 81       	ldd	r24, Y+1	; 0x01
   22e46:	b0 df       	rcall	.-160    	; 0x22da8 <udi_cdc_multi_get_nb_received_data>
   22e48:	21 e0       	ldi	r18, 0x01	; 1
   22e4a:	89 2b       	or	r24, r25
   22e4c:	09 f4       	brne	.+2      	; 0x22e50 <udi_cdc_multi_is_rx_ready+0x18>
   22e4e:	20 e0       	ldi	r18, 0x00	; 0
   22e50:	82 2f       	mov	r24, r18
   22e52:	0f 90       	pop	r0
   22e54:	df 91       	pop	r29
   22e56:	cf 91       	pop	r28
   22e58:	08 95       	ret

00022e5a <udi_cdc_multi_getc>:
   22e5a:	cf 93       	push	r28
   22e5c:	df 93       	push	r29
   22e5e:	cd b7       	in	r28, 0x3d	; 61
   22e60:	de b7       	in	r29, 0x3e	; 62
   22e62:	29 97       	sbiw	r28, 0x09	; 9
   22e64:	cd bf       	out	0x3d, r28	; 61
   22e66:	de bf       	out	0x3e, r29	; 62
   22e68:	89 87       	std	Y+9, r24	; 0x09
   22e6a:	19 82       	std	Y+1, r1	; 0x01
   22e6c:	1a 82       	std	Y+2, r1	; 0x02
   22e6e:	19 86       	std	Y+9, r1	; 0x09
   22e70:	89 85       	ldd	r24, Y+9	; 0x09
   22e72:	28 2f       	mov	r18, r24
   22e74:	30 e0       	ldi	r19, 0x00	; 0
   22e76:	c9 01       	movw	r24, r18
   22e78:	88 0f       	add	r24, r24
   22e7a:	99 1f       	adc	r25, r25
   22e7c:	88 0f       	add	r24, r24
   22e7e:	99 1f       	adc	r25, r25
   22e80:	88 0f       	add	r24, r24
   22e82:	99 1f       	adc	r25, r25
   22e84:	82 1b       	sub	r24, r18
   22e86:	93 0b       	sbc	r25, r19
   22e88:	86 5f       	subi	r24, 0xF6	; 246
   22e8a:	93 4d       	sbci	r25, 0xD3	; 211
   22e8c:	fc 01       	movw	r30, r24
   22e8e:	90 81       	ld	r25, Z
   22e90:	81 e0       	ldi	r24, 0x01	; 1
   22e92:	99 30       	cpi	r25, 0x09	; 9
   22e94:	09 f0       	breq	.+2      	; 0x22e98 <udi_cdc_multi_getc+0x3e>
   22e96:	80 e0       	ldi	r24, 0x00	; 0
   22e98:	8b 83       	std	Y+3, r24	; 0x03
   22e9a:	2c da       	rcall	.-2984   	; 0x222f4 <cpu_irq_save>
   22e9c:	8c 83       	std	Y+4, r24	; 0x04
   22e9e:	89 85       	ldd	r24, Y+9	; 0x09
   22ea0:	88 2f       	mov	r24, r24
   22ea2:	90 e0       	ldi	r25, 0x00	; 0
   22ea4:	88 0f       	add	r24, r24
   22ea6:	99 1f       	adc	r25, r25
   22ea8:	8f 55       	subi	r24, 0x5F	; 95
   22eaa:	91 4d       	sbci	r25, 0xD1	; 209
   22eac:	fc 01       	movw	r30, r24
   22eae:	80 81       	ld	r24, Z
   22eb0:	91 81       	ldd	r25, Z+1	; 0x01
   22eb2:	8d 83       	std	Y+5, r24	; 0x05
   22eb4:	9e 83       	std	Y+6, r25	; 0x06
   22eb6:	89 85       	ldd	r24, Y+9	; 0x09
   22eb8:	88 2f       	mov	r24, r24
   22eba:	90 e0       	ldi	r25, 0x00	; 0
   22ebc:	80 56       	subi	r24, 0x60	; 96
   22ebe:	91 4d       	sbci	r25, 0xD1	; 209
   22ec0:	fc 01       	movw	r30, r24
   22ec2:	80 81       	ld	r24, Z
   22ec4:	8f 83       	std	Y+7, r24	; 0x07
   22ec6:	89 85       	ldd	r24, Y+9	; 0x09
   22ec8:	28 2f       	mov	r18, r24
   22eca:	30 e0       	ldi	r19, 0x00	; 0
   22ecc:	8f 81       	ldd	r24, Y+7	; 0x07
   22ece:	88 2f       	mov	r24, r24
   22ed0:	90 e0       	ldi	r25, 0x00	; 0
   22ed2:	22 0f       	add	r18, r18
   22ed4:	33 1f       	adc	r19, r19
   22ed6:	82 0f       	add	r24, r18
   22ed8:	93 1f       	adc	r25, r19
   22eda:	88 0f       	add	r24, r24
   22edc:	99 1f       	adc	r25, r25
   22ede:	84 56       	subi	r24, 0x64	; 100
   22ee0:	91 4d       	sbci	r25, 0xD1	; 209
   22ee2:	fc 01       	movw	r30, r24
   22ee4:	20 81       	ld	r18, Z
   22ee6:	31 81       	ldd	r19, Z+1	; 0x01
   22ee8:	41 e0       	ldi	r20, 0x01	; 1
   22eea:	8d 81       	ldd	r24, Y+5	; 0x05
   22eec:	9e 81       	ldd	r25, Y+6	; 0x06
   22eee:	82 17       	cp	r24, r18
   22ef0:	93 07       	cpc	r25, r19
   22ef2:	08 f4       	brcc	.+2      	; 0x22ef6 <udi_cdc_multi_getc+0x9c>
   22ef4:	40 e0       	ldi	r20, 0x00	; 0
   22ef6:	48 87       	std	Y+8, r20	; 0x08
   22ef8:	8c 81       	ldd	r24, Y+4	; 0x04
   22efa:	0c da       	rcall	.-3048   	; 0x22314 <cpu_irq_restore>
   22efc:	88 85       	ldd	r24, Y+8	; 0x08
   22efe:	88 23       	and	r24, r24
   22f00:	49 f0       	breq	.+18     	; 0x22f14 <udi_cdc_multi_getc+0xba>
   22f02:	90 91 1a 2c 	lds	r25, 0x2C1A	; 0x802c1a <udi_cdc_data_running>
   22f06:	81 e0       	ldi	r24, 0x01	; 1
   22f08:	89 27       	eor	r24, r25
   22f0a:	88 23       	and	r24, r24
   22f0c:	31 f2       	breq	.-116    	; 0x22e9a <udi_cdc_multi_getc+0x40>
   22f0e:	80 e0       	ldi	r24, 0x00	; 0
   22f10:	90 e0       	ldi	r25, 0x00	; 0
   22f12:	4b c0       	rjmp	.+150    	; 0x22faa <udi_cdc_multi_getc+0x150>
   22f14:	89 85       	ldd	r24, Y+9	; 0x09
   22f16:	68 2f       	mov	r22, r24
   22f18:	70 e0       	ldi	r23, 0x00	; 0
   22f1a:	8f 81       	ldd	r24, Y+7	; 0x07
   22f1c:	48 2f       	mov	r20, r24
   22f1e:	50 e0       	ldi	r21, 0x00	; 0
   22f20:	80 e4       	ldi	r24, 0x40	; 64
   22f22:	91 e0       	ldi	r25, 0x01	; 1
   22f24:	48 9f       	mul	r20, r24
   22f26:	90 01       	movw	r18, r0
   22f28:	49 9f       	mul	r20, r25
   22f2a:	30 0d       	add	r19, r0
   22f2c:	58 9f       	mul	r21, r24
   22f2e:	30 0d       	add	r19, r0
   22f30:	11 24       	eor	r1, r1
   22f32:	cb 01       	movw	r24, r22
   22f34:	96 95       	lsr	r25
   22f36:	98 2f       	mov	r25, r24
   22f38:	88 27       	eor	r24, r24
   22f3a:	97 95       	ror	r25
   22f3c:	87 95       	ror	r24
   22f3e:	ac 01       	movw	r20, r24
   22f40:	44 0f       	add	r20, r20
   22f42:	55 1f       	adc	r21, r21
   22f44:	44 0f       	add	r20, r20
   22f46:	55 1f       	adc	r21, r21
   22f48:	84 0f       	add	r24, r20
   22f4a:	95 1f       	adc	r25, r21
   22f4c:	28 0f       	add	r18, r24
   22f4e:	39 1f       	adc	r19, r25
   22f50:	8d 81       	ldd	r24, Y+5	; 0x05
   22f52:	9e 81       	ldd	r25, Y+6	; 0x06
   22f54:	82 0f       	add	r24, r18
   22f56:	93 1f       	adc	r25, r19
   22f58:	84 5e       	subi	r24, 0xE4	; 228
   22f5a:	93 4d       	sbci	r25, 0xD3	; 211
   22f5c:	fc 01       	movw	r30, r24
   22f5e:	80 81       	ld	r24, Z
   22f60:	88 2f       	mov	r24, r24
   22f62:	90 e0       	ldi	r25, 0x00	; 0
   22f64:	29 81       	ldd	r18, Y+1	; 0x01
   22f66:	3a 81       	ldd	r19, Y+2	; 0x02
   22f68:	82 2b       	or	r24, r18
   22f6a:	93 2b       	or	r25, r19
   22f6c:	89 83       	std	Y+1, r24	; 0x01
   22f6e:	9a 83       	std	Y+2, r25	; 0x02
   22f70:	89 85       	ldd	r24, Y+9	; 0x09
   22f72:	88 2f       	mov	r24, r24
   22f74:	90 e0       	ldi	r25, 0x00	; 0
   22f76:	2d 81       	ldd	r18, Y+5	; 0x05
   22f78:	3e 81       	ldd	r19, Y+6	; 0x06
   22f7a:	2f 5f       	subi	r18, 0xFF	; 255
   22f7c:	3f 4f       	sbci	r19, 0xFF	; 255
   22f7e:	88 0f       	add	r24, r24
   22f80:	99 1f       	adc	r25, r25
   22f82:	8f 55       	subi	r24, 0x5F	; 95
   22f84:	91 4d       	sbci	r25, 0xD1	; 209
   22f86:	fc 01       	movw	r30, r24
   22f88:	20 83       	st	Z, r18
   22f8a:	31 83       	std	Z+1, r19	; 0x01
   22f8c:	89 85       	ldd	r24, Y+9	; 0x09
   22f8e:	62 dc       	rcall	.-1852   	; 0x22854 <udi_cdc_rx_start>
   22f90:	8b 81       	ldd	r24, Y+3	; 0x03
   22f92:	88 23       	and	r24, r24
   22f94:	41 f0       	breq	.+16     	; 0x22fa6 <udi_cdc_multi_getc+0x14c>
   22f96:	1b 82       	std	Y+3, r1	; 0x03
   22f98:	89 81       	ldd	r24, Y+1	; 0x01
   22f9a:	9a 81       	ldd	r25, Y+2	; 0x02
   22f9c:	98 2f       	mov	r25, r24
   22f9e:	88 27       	eor	r24, r24
   22fa0:	89 83       	std	Y+1, r24	; 0x01
   22fa2:	9a 83       	std	Y+2, r25	; 0x02
   22fa4:	7a cf       	rjmp	.-268    	; 0x22e9a <udi_cdc_multi_getc+0x40>
   22fa6:	89 81       	ldd	r24, Y+1	; 0x01
   22fa8:	9a 81       	ldd	r25, Y+2	; 0x02
   22faa:	29 96       	adiw	r28, 0x09	; 9
   22fac:	cd bf       	out	0x3d, r28	; 61
   22fae:	de bf       	out	0x3e, r29	; 62
   22fb0:	df 91       	pop	r29
   22fb2:	cf 91       	pop	r28
   22fb4:	08 95       	ret

00022fb6 <udi_cdc_getc>:
   22fb6:	cf 93       	push	r28
   22fb8:	df 93       	push	r29
   22fba:	cd b7       	in	r28, 0x3d	; 61
   22fbc:	de b7       	in	r29, 0x3e	; 62
   22fbe:	80 e0       	ldi	r24, 0x00	; 0
   22fc0:	4c df       	rcall	.-360    	; 0x22e5a <udi_cdc_multi_getc>
   22fc2:	df 91       	pop	r29
   22fc4:	cf 91       	pop	r28
   22fc6:	08 95       	ret

00022fc8 <udi_cdc_multi_read_no_polling>:
   22fc8:	cf 93       	push	r28
   22fca:	df 93       	push	r29
   22fcc:	cd b7       	in	r28, 0x3d	; 61
   22fce:	de b7       	in	r29, 0x3e	; 62
   22fd0:	2d 97       	sbiw	r28, 0x0d	; 13
   22fd2:	cd bf       	out	0x3d, r28	; 61
   22fd4:	de bf       	out	0x3e, r29	; 62
   22fd6:	89 87       	std	Y+9, r24	; 0x09
   22fd8:	6a 87       	std	Y+10, r22	; 0x0a
   22fda:	7b 87       	std	Y+11, r23	; 0x0b
   22fdc:	4c 87       	std	Y+12, r20	; 0x0c
   22fde:	5d 87       	std	Y+13, r21	; 0x0d
   22fe0:	8a 85       	ldd	r24, Y+10	; 0x0a
   22fe2:	9b 85       	ldd	r25, Y+11	; 0x0b
   22fe4:	89 83       	std	Y+1, r24	; 0x01
   22fe6:	9a 83       	std	Y+2, r25	; 0x02
   22fe8:	19 86       	std	Y+9, r1	; 0x09
   22fea:	90 91 1a 2c 	lds	r25, 0x2C1A	; 0x802c1a <udi_cdc_data_running>
   22fee:	81 e0       	ldi	r24, 0x01	; 1
   22ff0:	89 27       	eor	r24, r25
   22ff2:	88 23       	and	r24, r24
   22ff4:	19 f0       	breq	.+6      	; 0x22ffc <udi_cdc_multi_read_no_polling+0x34>
   22ff6:	80 e0       	ldi	r24, 0x00	; 0
   22ff8:	90 e0       	ldi	r25, 0x00	; 0
   22ffa:	95 c0       	rjmp	.+298    	; 0x23126 <udi_cdc_multi_read_no_polling+0x15e>
   22ffc:	7b d9       	rcall	.-3338   	; 0x222f4 <cpu_irq_save>
   22ffe:	8b 83       	std	Y+3, r24	; 0x03
   23000:	89 85       	ldd	r24, Y+9	; 0x09
   23002:	88 2f       	mov	r24, r24
   23004:	90 e0       	ldi	r25, 0x00	; 0
   23006:	88 0f       	add	r24, r24
   23008:	99 1f       	adc	r25, r25
   2300a:	8f 55       	subi	r24, 0x5F	; 95
   2300c:	91 4d       	sbci	r25, 0xD1	; 209
   2300e:	fc 01       	movw	r30, r24
   23010:	80 81       	ld	r24, Z
   23012:	91 81       	ldd	r25, Z+1	; 0x01
   23014:	8c 83       	std	Y+4, r24	; 0x04
   23016:	9d 83       	std	Y+5, r25	; 0x05
   23018:	89 85       	ldd	r24, Y+9	; 0x09
   2301a:	88 2f       	mov	r24, r24
   2301c:	90 e0       	ldi	r25, 0x00	; 0
   2301e:	80 56       	subi	r24, 0x60	; 96
   23020:	91 4d       	sbci	r25, 0xD1	; 209
   23022:	fc 01       	movw	r30, r24
   23024:	80 81       	ld	r24, Z
   23026:	8e 83       	std	Y+6, r24	; 0x06
   23028:	89 85       	ldd	r24, Y+9	; 0x09
   2302a:	28 2f       	mov	r18, r24
   2302c:	30 e0       	ldi	r19, 0x00	; 0
   2302e:	8e 81       	ldd	r24, Y+6	; 0x06
   23030:	88 2f       	mov	r24, r24
   23032:	90 e0       	ldi	r25, 0x00	; 0
   23034:	22 0f       	add	r18, r18
   23036:	33 1f       	adc	r19, r19
   23038:	82 0f       	add	r24, r18
   2303a:	93 1f       	adc	r25, r19
   2303c:	88 0f       	add	r24, r24
   2303e:	99 1f       	adc	r25, r25
   23040:	84 56       	subi	r24, 0x64	; 100
   23042:	91 4d       	sbci	r25, 0xD1	; 209
   23044:	fc 01       	movw	r30, r24
   23046:	20 81       	ld	r18, Z
   23048:	31 81       	ldd	r19, Z+1	; 0x01
   2304a:	8c 81       	ldd	r24, Y+4	; 0x04
   2304c:	9d 81       	ldd	r25, Y+5	; 0x05
   2304e:	a9 01       	movw	r20, r18
   23050:	48 1b       	sub	r20, r24
   23052:	59 0b       	sbc	r21, r25
   23054:	ca 01       	movw	r24, r20
   23056:	8f 83       	std	Y+7, r24	; 0x07
   23058:	98 87       	std	Y+8, r25	; 0x08
   2305a:	8b 81       	ldd	r24, Y+3	; 0x03
   2305c:	5b d9       	rcall	.-3402   	; 0x22314 <cpu_irq_restore>
   2305e:	2f 81       	ldd	r18, Y+7	; 0x07
   23060:	38 85       	ldd	r19, Y+8	; 0x08
   23062:	8c 85       	ldd	r24, Y+12	; 0x0c
   23064:	9d 85       	ldd	r25, Y+13	; 0x0d
   23066:	28 17       	cp	r18, r24
   23068:	39 07       	cpc	r19, r25
   2306a:	20 f4       	brcc	.+8      	; 0x23074 <udi_cdc_multi_read_no_polling+0xac>
   2306c:	8f 81       	ldd	r24, Y+7	; 0x07
   2306e:	98 85       	ldd	r25, Y+8	; 0x08
   23070:	8c 87       	std	Y+12, r24	; 0x0c
   23072:	9d 87       	std	Y+13, r25	; 0x0d
   23074:	8c 85       	ldd	r24, Y+12	; 0x0c
   23076:	9d 85       	ldd	r25, Y+13	; 0x0d
   23078:	89 2b       	or	r24, r25
   2307a:	09 f4       	brne	.+2      	; 0x2307e <udi_cdc_multi_read_no_polling+0xb6>
   2307c:	52 c0       	rjmp	.+164    	; 0x23122 <udi_cdc_multi_read_no_polling+0x15a>
   2307e:	89 85       	ldd	r24, Y+9	; 0x09
   23080:	68 2f       	mov	r22, r24
   23082:	70 e0       	ldi	r23, 0x00	; 0
   23084:	8e 81       	ldd	r24, Y+6	; 0x06
   23086:	48 2f       	mov	r20, r24
   23088:	50 e0       	ldi	r21, 0x00	; 0
   2308a:	80 e4       	ldi	r24, 0x40	; 64
   2308c:	91 e0       	ldi	r25, 0x01	; 1
   2308e:	48 9f       	mul	r20, r24
   23090:	90 01       	movw	r18, r0
   23092:	49 9f       	mul	r20, r25
   23094:	30 0d       	add	r19, r0
   23096:	58 9f       	mul	r21, r24
   23098:	30 0d       	add	r19, r0
   2309a:	11 24       	eor	r1, r1
   2309c:	cb 01       	movw	r24, r22
   2309e:	96 95       	lsr	r25
   230a0:	98 2f       	mov	r25, r24
   230a2:	88 27       	eor	r24, r24
   230a4:	97 95       	ror	r25
   230a6:	87 95       	ror	r24
   230a8:	ac 01       	movw	r20, r24
   230aa:	44 0f       	add	r20, r20
   230ac:	55 1f       	adc	r21, r21
   230ae:	44 0f       	add	r20, r20
   230b0:	55 1f       	adc	r21, r21
   230b2:	84 0f       	add	r24, r20
   230b4:	95 1f       	adc	r25, r21
   230b6:	28 0f       	add	r18, r24
   230b8:	39 1f       	adc	r19, r25
   230ba:	8c 81       	ldd	r24, Y+4	; 0x04
   230bc:	9d 81       	ldd	r25, Y+5	; 0x05
   230be:	82 0f       	add	r24, r18
   230c0:	93 1f       	adc	r25, r19
   230c2:	9c 01       	movw	r18, r24
   230c4:	24 5e       	subi	r18, 0xE4	; 228
   230c6:	33 4d       	sbci	r19, 0xD3	; 211
   230c8:	4c 85       	ldd	r20, Y+12	; 0x0c
   230ca:	5d 85       	ldd	r21, Y+13	; 0x0d
   230cc:	89 81       	ldd	r24, Y+1	; 0x01
   230ce:	9a 81       	ldd	r25, Y+2	; 0x02
   230d0:	b9 01       	movw	r22, r18
   230d2:	0f 94 9b 32 	call	0x26536	; 0x26536 <memcpy>
   230d6:	0e d9       	rcall	.-3556   	; 0x222f4 <cpu_irq_save>
   230d8:	8b 83       	std	Y+3, r24	; 0x03
   230da:	89 85       	ldd	r24, Y+9	; 0x09
   230dc:	88 2f       	mov	r24, r24
   230de:	90 e0       	ldi	r25, 0x00	; 0
   230e0:	29 85       	ldd	r18, Y+9	; 0x09
   230e2:	22 2f       	mov	r18, r18
   230e4:	30 e0       	ldi	r19, 0x00	; 0
   230e6:	22 0f       	add	r18, r18
   230e8:	33 1f       	adc	r19, r19
   230ea:	2f 55       	subi	r18, 0x5F	; 95
   230ec:	31 4d       	sbci	r19, 0xD1	; 209
   230ee:	f9 01       	movw	r30, r18
   230f0:	40 81       	ld	r20, Z
   230f2:	51 81       	ldd	r21, Z+1	; 0x01
   230f4:	2c 85       	ldd	r18, Y+12	; 0x0c
   230f6:	3d 85       	ldd	r19, Y+13	; 0x0d
   230f8:	24 0f       	add	r18, r20
   230fa:	35 1f       	adc	r19, r21
   230fc:	88 0f       	add	r24, r24
   230fe:	99 1f       	adc	r25, r25
   23100:	8f 55       	subi	r24, 0x5F	; 95
   23102:	91 4d       	sbci	r25, 0xD1	; 209
   23104:	fc 01       	movw	r30, r24
   23106:	20 83       	st	Z, r18
   23108:	31 83       	std	Z+1, r19	; 0x01
   2310a:	8b 81       	ldd	r24, Y+3	; 0x03
   2310c:	03 d9       	rcall	.-3578   	; 0x22314 <cpu_irq_restore>
   2310e:	29 81       	ldd	r18, Y+1	; 0x01
   23110:	3a 81       	ldd	r19, Y+2	; 0x02
   23112:	8c 85       	ldd	r24, Y+12	; 0x0c
   23114:	9d 85       	ldd	r25, Y+13	; 0x0d
   23116:	82 0f       	add	r24, r18
   23118:	93 1f       	adc	r25, r19
   2311a:	89 83       	std	Y+1, r24	; 0x01
   2311c:	9a 83       	std	Y+2, r25	; 0x02
   2311e:	89 85       	ldd	r24, Y+9	; 0x09
   23120:	99 db       	rcall	.-2254   	; 0x22854 <udi_cdc_rx_start>
   23122:	8f 81       	ldd	r24, Y+7	; 0x07
   23124:	98 85       	ldd	r25, Y+8	; 0x08
   23126:	2d 96       	adiw	r28, 0x0d	; 13
   23128:	cd bf       	out	0x3d, r28	; 61
   2312a:	de bf       	out	0x3e, r29	; 62
   2312c:	df 91       	pop	r29
   2312e:	cf 91       	pop	r28
   23130:	08 95       	ret

00023132 <udi_cdc_read_no_polling>:
   23132:	cf 93       	push	r28
   23134:	df 93       	push	r29
   23136:	00 d0       	rcall	.+0      	; 0x23138 <udi_cdc_read_no_polling+0x6>
   23138:	1f 92       	push	r1
   2313a:	cd b7       	in	r28, 0x3d	; 61
   2313c:	de b7       	in	r29, 0x3e	; 62
   2313e:	89 83       	std	Y+1, r24	; 0x01
   23140:	9a 83       	std	Y+2, r25	; 0x02
   23142:	6b 83       	std	Y+3, r22	; 0x03
   23144:	7c 83       	std	Y+4, r23	; 0x04
   23146:	2b 81       	ldd	r18, Y+3	; 0x03
   23148:	3c 81       	ldd	r19, Y+4	; 0x04
   2314a:	89 81       	ldd	r24, Y+1	; 0x01
   2314c:	9a 81       	ldd	r25, Y+2	; 0x02
   2314e:	a9 01       	movw	r20, r18
   23150:	bc 01       	movw	r22, r24
   23152:	80 e0       	ldi	r24, 0x00	; 0
   23154:	39 df       	rcall	.-398    	; 0x22fc8 <udi_cdc_multi_read_no_polling>
   23156:	24 96       	adiw	r28, 0x04	; 4
   23158:	cd bf       	out	0x3d, r28	; 61
   2315a:	de bf       	out	0x3e, r29	; 62
   2315c:	df 91       	pop	r29
   2315e:	cf 91       	pop	r28
   23160:	08 95       	ret

00023162 <udi_cdc_multi_get_free_tx_buffer>:
   23162:	cf 93       	push	r28
   23164:	df 93       	push	r29
   23166:	cd b7       	in	r28, 0x3d	; 61
   23168:	de b7       	in	r29, 0x3e	; 62
   2316a:	27 97       	sbiw	r28, 0x07	; 7
   2316c:	cd bf       	out	0x3d, r28	; 61
   2316e:	de bf       	out	0x3e, r29	; 62
   23170:	8f 83       	std	Y+7, r24	; 0x07
   23172:	1f 82       	std	Y+7, r1	; 0x07
   23174:	bf d8       	rcall	.-3714   	; 0x222f4 <cpu_irq_save>
   23176:	8b 83       	std	Y+3, r24	; 0x03
   23178:	8f 81       	ldd	r24, Y+7	; 0x07
   2317a:	88 2f       	mov	r24, r24
   2317c:	90 e0       	ldi	r25, 0x00	; 0
   2317e:	88 5d       	subi	r24, 0xD8	; 216
   23180:	9e 4c       	sbci	r25, 0xCE	; 206
   23182:	fc 01       	movw	r30, r24
   23184:	80 81       	ld	r24, Z
   23186:	8c 83       	std	Y+4, r24	; 0x04
   23188:	8f 81       	ldd	r24, Y+7	; 0x07
   2318a:	28 2f       	mov	r18, r24
   2318c:	30 e0       	ldi	r19, 0x00	; 0
   2318e:	8c 81       	ldd	r24, Y+4	; 0x04
   23190:	88 2f       	mov	r24, r24
   23192:	90 e0       	ldi	r25, 0x00	; 0
   23194:	22 0f       	add	r18, r18
   23196:	33 1f       	adc	r19, r19
   23198:	82 0f       	add	r24, r18
   2319a:	93 1f       	adc	r25, r19
   2319c:	88 0f       	add	r24, r24
   2319e:	99 1f       	adc	r25, r25
   231a0:	8c 5d       	subi	r24, 0xDC	; 220
   231a2:	9e 4c       	sbci	r25, 0xCE	; 206
   231a4:	fc 01       	movw	r30, r24
   231a6:	80 81       	ld	r24, Z
   231a8:	91 81       	ldd	r25, Z+1	; 0x01
   231aa:	89 83       	std	Y+1, r24	; 0x01
   231ac:	9a 83       	std	Y+2, r25	; 0x02
   231ae:	89 81       	ldd	r24, Y+1	; 0x01
   231b0:	9a 81       	ldd	r25, Y+2	; 0x02
   231b2:	80 34       	cpi	r24, 0x40	; 64
   231b4:	91 40       	sbci	r25, 0x01	; 1
   231b6:	61 f5       	brne	.+88     	; 0x23210 <udi_cdc_multi_get_free_tx_buffer+0xae>
   231b8:	8f 81       	ldd	r24, Y+7	; 0x07
   231ba:	88 2f       	mov	r24, r24
   231bc:	90 e0       	ldi	r25, 0x00	; 0
   231be:	85 5d       	subi	r24, 0xD5	; 213
   231c0:	9e 4c       	sbci	r25, 0xCE	; 206
   231c2:	fc 01       	movw	r30, r24
   231c4:	90 81       	ld	r25, Z
   231c6:	81 e0       	ldi	r24, 0x01	; 1
   231c8:	89 27       	eor	r24, r25
   231ca:	88 23       	and	r24, r24
   231cc:	09 f1       	breq	.+66     	; 0x23210 <udi_cdc_multi_get_free_tx_buffer+0xae>
   231ce:	8f 81       	ldd	r24, Y+7	; 0x07
   231d0:	88 2f       	mov	r24, r24
   231d2:	90 e0       	ldi	r25, 0x00	; 0
   231d4:	84 5d       	subi	r24, 0xD4	; 212
   231d6:	9e 4c       	sbci	r25, 0xCE	; 206
   231d8:	fc 01       	movw	r30, r24
   231da:	90 81       	ld	r25, Z
   231dc:	81 e0       	ldi	r24, 0x01	; 1
   231de:	89 27       	eor	r24, r25
   231e0:	88 23       	and	r24, r24
   231e2:	b1 f0       	breq	.+44     	; 0x23210 <udi_cdc_multi_get_free_tx_buffer+0xae>
   231e4:	8f 81       	ldd	r24, Y+7	; 0x07
   231e6:	88 2f       	mov	r24, r24
   231e8:	90 e0       	ldi	r25, 0x00	; 0
   231ea:	84 5d       	subi	r24, 0xD4	; 212
   231ec:	9e 4c       	sbci	r25, 0xCE	; 206
   231ee:	21 e0       	ldi	r18, 0x01	; 1
   231f0:	fc 01       	movw	r30, r24
   231f2:	20 83       	st	Z, r18
   231f4:	8f 81       	ldd	r24, Y+7	; 0x07
   231f6:	88 2f       	mov	r24, r24
   231f8:	90 e0       	ldi	r25, 0x00	; 0
   231fa:	21 e0       	ldi	r18, 0x01	; 1
   231fc:	3c 81       	ldd	r19, Y+4	; 0x04
   231fe:	33 23       	and	r19, r19
   23200:	09 f0       	breq	.+2      	; 0x23204 <udi_cdc_multi_get_free_tx_buffer+0xa2>
   23202:	20 e0       	ldi	r18, 0x00	; 0
   23204:	88 5d       	subi	r24, 0xD8	; 216
   23206:	9e 4c       	sbci	r25, 0xCE	; 206
   23208:	fc 01       	movw	r30, r24
   2320a:	20 83       	st	Z, r18
   2320c:	19 82       	std	Y+1, r1	; 0x01
   2320e:	1a 82       	std	Y+2, r1	; 0x02
   23210:	20 e4       	ldi	r18, 0x40	; 64
   23212:	31 e0       	ldi	r19, 0x01	; 1
   23214:	89 81       	ldd	r24, Y+1	; 0x01
   23216:	9a 81       	ldd	r25, Y+2	; 0x02
   23218:	a9 01       	movw	r20, r18
   2321a:	48 1b       	sub	r20, r24
   2321c:	59 0b       	sbc	r21, r25
   2321e:	ca 01       	movw	r24, r20
   23220:	8d 83       	std	Y+5, r24	; 0x05
   23222:	9e 83       	std	Y+6, r25	; 0x06
   23224:	8b 81       	ldd	r24, Y+3	; 0x03
   23226:	76 d8       	rcall	.-3860   	; 0x22314 <cpu_irq_restore>
   23228:	8d 81       	ldd	r24, Y+5	; 0x05
   2322a:	9e 81       	ldd	r25, Y+6	; 0x06
   2322c:	27 96       	adiw	r28, 0x07	; 7
   2322e:	cd bf       	out	0x3d, r28	; 61
   23230:	de bf       	out	0x3e, r29	; 62
   23232:	df 91       	pop	r29
   23234:	cf 91       	pop	r28
   23236:	08 95       	ret

00023238 <udi_cdc_multi_is_tx_ready>:
   23238:	cf 93       	push	r28
   2323a:	df 93       	push	r29
   2323c:	1f 92       	push	r1
   2323e:	cd b7       	in	r28, 0x3d	; 61
   23240:	de b7       	in	r29, 0x3e	; 62
   23242:	89 83       	std	Y+1, r24	; 0x01
   23244:	89 81       	ldd	r24, Y+1	; 0x01
   23246:	8d df       	rcall	.-230    	; 0x23162 <udi_cdc_multi_get_free_tx_buffer>
   23248:	21 e0       	ldi	r18, 0x01	; 1
   2324a:	89 2b       	or	r24, r25
   2324c:	09 f4       	brne	.+2      	; 0x23250 <udi_cdc_multi_is_tx_ready+0x18>
   2324e:	20 e0       	ldi	r18, 0x00	; 0
   23250:	82 2f       	mov	r24, r18
   23252:	0f 90       	pop	r0
   23254:	df 91       	pop	r29
   23256:	cf 91       	pop	r28
   23258:	08 95       	ret

0002325a <udi_cdc_is_tx_ready>:
{
	return (udi_cdc_multi_get_free_tx_buffer(port) != 0);
}

bool udi_cdc_is_tx_ready(void)
{
   2325a:	cf 93       	push	r28
   2325c:	df 93       	push	r29
   2325e:	cd b7       	in	r28, 0x3d	; 61
   23260:	de b7       	in	r29, 0x3e	; 62
	return udi_cdc_multi_is_tx_ready(0);
   23262:	80 e0       	ldi	r24, 0x00	; 0
   23264:	e9 df       	rcall	.-46     	; 0x23238 <udi_cdc_multi_is_tx_ready>
}
   23266:	df 91       	pop	r29
   23268:	cf 91       	pop	r28
   2326a:	08 95       	ret

0002326c <udi_cdc_multi_putc>:

int udi_cdc_multi_putc(uint8_t port, int value)
{
   2326c:	cf 93       	push	r28
   2326e:	df 93       	push	r29
   23270:	cd b7       	in	r28, 0x3d	; 61
   23272:	de b7       	in	r29, 0x3e	; 62
   23274:	28 97       	sbiw	r28, 0x08	; 8
   23276:	cd bf       	out	0x3d, r28	; 61
   23278:	de bf       	out	0x3e, r29	; 62
   2327a:	8c 83       	std	Y+4, r24	; 0x04
   2327c:	6d 83       	std	Y+5, r22	; 0x05
   2327e:	7e 83       	std	Y+6, r23	; 0x06
	irqflags_t flags;
	bool b_databit_9;
	uint8_t buf_sel;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
   23280:	1c 82       	std	Y+4, r1	; 0x04
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
   23282:	8c 81       	ldd	r24, Y+4	; 0x04
   23284:	28 2f       	mov	r18, r24
   23286:	30 e0       	ldi	r19, 0x00	; 0
   23288:	c9 01       	movw	r24, r18
   2328a:	88 0f       	add	r24, r24
   2328c:	99 1f       	adc	r25, r25
   2328e:	88 0f       	add	r24, r24
   23290:	99 1f       	adc	r25, r25
   23292:	88 0f       	add	r24, r24
   23294:	99 1f       	adc	r25, r25
   23296:	82 1b       	sub	r24, r18
   23298:	93 0b       	sbc	r25, r19
   2329a:	86 5f       	subi	r24, 0xF6	; 246
   2329c:	93 4d       	sbci	r25, 0xD3	; 211
   2329e:	dc 01       	movw	r26, r24
   232a0:	9c 91       	ld	r25, X
   232a2:	81 e0       	ldi	r24, 0x01	; 1
   232a4:	99 30       	cpi	r25, 0x09	; 9
   232a6:	09 f0       	breq	.+2      	; 0x232aa <udi_cdc_multi_putc+0x3e>
   232a8:	80 e0       	ldi	r24, 0x00	; 0
   232aa:	89 83       	std	Y+1, r24	; 0x01

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
   232ac:	8c 81       	ldd	r24, Y+4	; 0x04
   232ae:	c4 df       	rcall	.-120    	; 0x23238 <udi_cdc_multi_is_tx_ready>
   232b0:	98 2f       	mov	r25, r24
   232b2:	81 e0       	ldi	r24, 0x01	; 1
   232b4:	89 27       	eor	r24, r25
   232b6:	88 23       	and	r24, r24
   232b8:	49 f0       	breq	.+18     	; 0x232cc <udi_cdc_multi_putc+0x60>
		if (!udi_cdc_data_running) {
   232ba:	90 91 1a 2c 	lds	r25, 0x2C1A	; 0x802c1a <udi_cdc_data_running>
   232be:	81 e0       	ldi	r24, 0x01	; 1
   232c0:	89 27       	eor	r24, r25
   232c2:	88 23       	and	r24, r24
   232c4:	99 f3       	breq	.-26     	; 0x232ac <udi_cdc_multi_putc+0x40>
			return false;
   232c6:	80 e0       	ldi	r24, 0x00	; 0
   232c8:	90 e0       	ldi	r25, 0x00	; 0
		}
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
   232ca:	63 c0       	rjmp	.+198    	; 0x23392 <udi_cdc_multi_putc+0x126>
   232cc:	13 d8       	rcall	.-4058   	; 0x222f4 <cpu_irq_save>
   232ce:	8a 83       	std	Y+2, r24	; 0x02
	buf_sel = udi_cdc_tx_buf_sel[port];
   232d0:	8c 81       	ldd	r24, Y+4	; 0x04
   232d2:	88 2f       	mov	r24, r24
   232d4:	90 e0       	ldi	r25, 0x00	; 0
   232d6:	88 5d       	subi	r24, 0xD8	; 216
   232d8:	9e 4c       	sbci	r25, 0xCE	; 206
   232da:	fc 01       	movw	r30, r24
   232dc:	80 81       	ld	r24, Z
   232de:	8b 83       	std	Y+3, r24	; 0x03
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
   232e0:	8c 81       	ldd	r24, Y+4	; 0x04
   232e2:	a8 2f       	mov	r26, r24
   232e4:	b0 e0       	ldi	r27, 0x00	; 0
   232e6:	8b 81       	ldd	r24, Y+3	; 0x03
   232e8:	68 2f       	mov	r22, r24
   232ea:	70 e0       	ldi	r23, 0x00	; 0
   232ec:	8c 81       	ldd	r24, Y+4	; 0x04
   232ee:	48 2f       	mov	r20, r24
   232f0:	50 e0       	ldi	r21, 0x00	; 0
   232f2:	8b 81       	ldd	r24, Y+3	; 0x03
   232f4:	88 2f       	mov	r24, r24
   232f6:	90 e0       	ldi	r25, 0x00	; 0
   232f8:	9a 01       	movw	r18, r20
   232fa:	22 0f       	add	r18, r18
   232fc:	33 1f       	adc	r19, r19
   232fe:	28 0f       	add	r18, r24
   23300:	39 1f       	adc	r19, r25
   23302:	22 0f       	add	r18, r18
   23304:	33 1f       	adc	r19, r19
   23306:	2c 5d       	subi	r18, 0xDC	; 220
   23308:	3e 4c       	sbci	r19, 0xCE	; 206
   2330a:	f9 01       	movw	r30, r18
   2330c:	20 81       	ld	r18, Z
   2330e:	31 81       	ldd	r19, Z+1	; 0x01
   23310:	f9 01       	movw	r30, r18
   23312:	31 96       	adiw	r30, 0x01	; 1
   23314:	ef 83       	std	Y+7, r30	; 0x07
   23316:	f8 87       	std	Y+8, r31	; 0x08
   23318:	44 0f       	add	r20, r20
   2331a:	55 1f       	adc	r21, r21
   2331c:	84 0f       	add	r24, r20
   2331e:	95 1f       	adc	r25, r21
   23320:	88 0f       	add	r24, r24
   23322:	99 1f       	adc	r25, r25
   23324:	8c 5d       	subi	r24, 0xDC	; 220
   23326:	9e 4c       	sbci	r25, 0xCE	; 206
   23328:	4f 81       	ldd	r20, Y+7	; 0x07
   2332a:	58 85       	ldd	r21, Y+8	; 0x08
   2332c:	fc 01       	movw	r30, r24
   2332e:	40 83       	st	Z, r20
   23330:	51 83       	std	Z+1, r21	; 0x01
   23332:	ed 81       	ldd	r30, Y+5	; 0x05
   23334:	80 e4       	ldi	r24, 0x40	; 64
   23336:	91 e0       	ldi	r25, 0x01	; 1
   23338:	68 9f       	mul	r22, r24
   2333a:	a0 01       	movw	r20, r0
   2333c:	69 9f       	mul	r22, r25
   2333e:	50 0d       	add	r21, r0
   23340:	78 9f       	mul	r23, r24
   23342:	50 0d       	add	r21, r0
   23344:	11 24       	eor	r1, r1
   23346:	cd 01       	movw	r24, r26
   23348:	96 95       	lsr	r25
   2334a:	98 2f       	mov	r25, r24
   2334c:	88 27       	eor	r24, r24
   2334e:	97 95       	ror	r25
   23350:	87 95       	ror	r24
   23352:	bc 01       	movw	r22, r24
   23354:	66 0f       	add	r22, r22
   23356:	77 1f       	adc	r23, r23
   23358:	66 0f       	add	r22, r22
   2335a:	77 1f       	adc	r23, r23
   2335c:	86 0f       	add	r24, r22
   2335e:	97 1f       	adc	r25, r23
   23360:	84 0f       	add	r24, r20
   23362:	95 1f       	adc	r25, r21
   23364:	82 0f       	add	r24, r18
   23366:	93 1f       	adc	r25, r19
   23368:	8c 55       	subi	r24, 0x5C	; 92
   2336a:	91 4d       	sbci	r25, 0xD1	; 209
   2336c:	dc 01       	movw	r26, r24
   2336e:	ec 93       	st	X, r30
	cpu_irq_restore(flags);
   23370:	8a 81       	ldd	r24, Y+2	; 0x02
   23372:	0f 94 8a 11 	call	0x22314	; 0x22314 <cpu_irq_restore>

	if (b_databit_9) {
   23376:	89 81       	ldd	r24, Y+1	; 0x01
   23378:	88 23       	and	r24, r24
   2337a:	49 f0       	breq	.+18     	; 0x2338e <udi_cdc_multi_putc+0x122>
		// Send MSB
		b_databit_9 = false;
   2337c:	19 82       	std	Y+1, r1	; 0x01
		value = value >> 8;
   2337e:	8d 81       	ldd	r24, Y+5	; 0x05
   23380:	9e 81       	ldd	r25, Y+6	; 0x06
   23382:	89 2f       	mov	r24, r25
   23384:	99 0f       	add	r25, r25
   23386:	99 0b       	sbc	r25, r25
   23388:	8d 83       	std	Y+5, r24	; 0x05
   2338a:	9e 83       	std	Y+6, r25	; 0x06
		goto udi_cdc_putc_process_one_byte;
   2338c:	8f cf       	rjmp	.-226    	; 0x232ac <udi_cdc_multi_putc+0x40>
	}
	return true;
   2338e:	81 e0       	ldi	r24, 0x01	; 1
   23390:	90 e0       	ldi	r25, 0x00	; 0
}
   23392:	28 96       	adiw	r28, 0x08	; 8
   23394:	cd bf       	out	0x3d, r28	; 61
   23396:	de bf       	out	0x3e, r29	; 62
   23398:	df 91       	pop	r29
   2339a:	cf 91       	pop	r28
   2339c:	08 95       	ret

0002339e <udi_cdc_putc>:

int udi_cdc_putc(int value)
{
   2339e:	cf 93       	push	r28
   233a0:	df 93       	push	r29
   233a2:	1f 92       	push	r1
   233a4:	1f 92       	push	r1
   233a6:	cd b7       	in	r28, 0x3d	; 61
   233a8:	de b7       	in	r29, 0x3e	; 62
   233aa:	89 83       	std	Y+1, r24	; 0x01
   233ac:	9a 83       	std	Y+2, r25	; 0x02
	return udi_cdc_multi_putc(0, value);
   233ae:	89 81       	ldd	r24, Y+1	; 0x01
   233b0:	9a 81       	ldd	r25, Y+2	; 0x02
   233b2:	bc 01       	movw	r22, r24
   233b4:	80 e0       	ldi	r24, 0x00	; 0
   233b6:	5a df       	rcall	.-332    	; 0x2326c <udi_cdc_multi_putc>
}
   233b8:	0f 90       	pop	r0
   233ba:	0f 90       	pop	r0
   233bc:	df 91       	pop	r29
   233be:	cf 91       	pop	r28
   233c0:	08 95       	ret

000233c2 <udc_get_string_serial_name>:
   233c2:	cf 93       	push	r28
   233c4:	df 93       	push	r29
   233c6:	cd b7       	in	r28, 0x3d	; 61
   233c8:	de b7       	in	r29, 0x3e	; 62
   233ca:	84 e1       	ldi	r24, 0x14	; 20
   233cc:	91 e2       	ldi	r25, 0x21	; 33
   233ce:	df 91       	pop	r29
   233d0:	cf 91       	pop	r28
   233d2:	08 95       	ret

000233d4 <udc_get_eof_conf>:
   233d4:	cf 93       	push	r28
   233d6:	df 93       	push	r29
   233d8:	cd b7       	in	r28, 0x3d	; 61
   233da:	de b7       	in	r29, 0x3e	; 62
   233dc:	80 91 36 31 	lds	r24, 0x3136	; 0x803136 <udc_ptr_conf>
   233e0:	90 91 37 31 	lds	r25, 0x3137	; 0x803137 <udc_ptr_conf+0x1>
   233e4:	fc 01       	movw	r30, r24
   233e6:	20 81       	ld	r18, Z
   233e8:	31 81       	ldd	r19, Z+1	; 0x01
   233ea:	80 91 36 31 	lds	r24, 0x3136	; 0x803136 <udc_ptr_conf>
   233ee:	90 91 37 31 	lds	r25, 0x3137	; 0x803137 <udc_ptr_conf+0x1>
   233f2:	fc 01       	movw	r30, r24
   233f4:	80 81       	ld	r24, Z
   233f6:	91 81       	ldd	r25, Z+1	; 0x01
   233f8:	fc 01       	movw	r30, r24
   233fa:	82 81       	ldd	r24, Z+2	; 0x02
   233fc:	93 81       	ldd	r25, Z+3	; 0x03
   233fe:	82 0f       	add	r24, r18
   23400:	93 1f       	adc	r25, r19
   23402:	df 91       	pop	r29
   23404:	cf 91       	pop	r28
   23406:	08 95       	ret

00023408 <udc_next_desc_in_iface>:
 * \return address of specific descriptor found
 * \return NULL if it is the end of global interface descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_next_desc_in_iface(usb_conf_desc_t
		UDC_DESC_STORAGE * desc, uint8_t desc_id)
{
   23408:	cf 93       	push	r28
   2340a:	df 93       	push	r29
   2340c:	cd b7       	in	r28, 0x3d	; 61
   2340e:	de b7       	in	r29, 0x3e	; 62
   23410:	25 97       	sbiw	r28, 0x05	; 5
   23412:	cd bf       	out	0x3d, r28	; 61
   23414:	de bf       	out	0x3e, r29	; 62
   23416:	8b 83       	std	Y+3, r24	; 0x03
   23418:	9c 83       	std	Y+4, r25	; 0x04
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
   2341a:	6d 83       	std	Y+5, r22	; 0x05
   2341c:	db df       	rcall	.-74     	; 0x233d4 <udc_get_eof_conf>
   2341e:	89 83       	std	Y+1, r24	; 0x01
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
   23420:	9a 83       	std	Y+2, r25	; 0x02
   23422:	8b 81       	ldd	r24, Y+3	; 0x03
   23424:	9c 81       	ldd	r25, Y+4	; 0x04
   23426:	fc 01       	movw	r30, r24
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   23428:	80 81       	ld	r24, Z
   2342a:	88 2f       	mov	r24, r24
   2342c:	90 e0       	ldi	r25, 0x00	; 0
   2342e:	2b 81       	ldd	r18, Y+3	; 0x03
   23430:	3c 81       	ldd	r19, Y+4	; 0x04
   23432:	82 0f       	add	r24, r18
   23434:	93 1f       	adc	r25, r19
   23436:	8b 83       	std	Y+3, r24	; 0x03
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
   23438:	9c 83       	std	Y+4, r25	; 0x04
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
   2343a:	1c c0       	rjmp	.+56     	; 0x23474 <udc_next_desc_in_iface+0x6c>
   2343c:	8b 81       	ldd	r24, Y+3	; 0x03
   2343e:	9c 81       	ldd	r25, Y+4	; 0x04
   23440:	fc 01       	movw	r30, r24
   23442:	81 81       	ldd	r24, Z+1	; 0x01
   23444:	84 30       	cpi	r24, 0x04	; 4
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
   23446:	f1 f0       	breq	.+60     	; 0x23484 <udc_next_desc_in_iface+0x7c>
   23448:	8b 81       	ldd	r24, Y+3	; 0x03
   2344a:	9c 81       	ldd	r25, Y+4	; 0x04
   2344c:	fc 01       	movw	r30, r24
   2344e:	91 81       	ldd	r25, Z+1	; 0x01
   23450:	8d 81       	ldd	r24, Y+5	; 0x05
   23452:	98 17       	cp	r25, r24
			return desc; // Specific descriptor found
   23454:	19 f4       	brne	.+6      	; 0x2345c <udc_next_desc_in_iface+0x54>
   23456:	8b 81       	ldd	r24, Y+3	; 0x03
   23458:	9c 81       	ldd	r25, Y+4	; 0x04
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
   2345a:	17 c0       	rjmp	.+46     	; 0x2348a <udc_next_desc_in_iface+0x82>
   2345c:	8b 81       	ldd	r24, Y+3	; 0x03
   2345e:	9c 81       	ldd	r25, Y+4	; 0x04
   23460:	fc 01       	movw	r30, r24
		}
		if (desc_id == desc->bDescriptorType) {
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   23462:	80 81       	ld	r24, Z
   23464:	88 2f       	mov	r24, r24
   23466:	90 e0       	ldi	r25, 0x00	; 0
   23468:	2b 81       	ldd	r18, Y+3	; 0x03
   2346a:	3c 81       	ldd	r19, Y+4	; 0x04
   2346c:	82 0f       	add	r24, r18
   2346e:	93 1f       	adc	r25, r19
   23470:	8b 83       	std	Y+3, r24	; 0x03
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
   23472:	9c 83       	std	Y+4, r25	; 0x04
   23474:	29 81       	ldd	r18, Y+1	; 0x01
   23476:	3a 81       	ldd	r19, Y+2	; 0x02
   23478:	8b 81       	ldd	r24, Y+3	; 0x03
   2347a:	9c 81       	ldd	r25, Y+4	; 0x04
   2347c:	82 17       	cp	r24, r18
   2347e:	93 07       	cpc	r25, r19
   23480:	e8 f2       	brcs	.-70     	; 0x2343c <udc_next_desc_in_iface+0x34>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
			break; // End of global interface descriptor
   23482:	01 c0       	rjmp	.+2      	; 0x23486 <udc_next_desc_in_iface+0x7e>
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
   23484:	00 00       	nop
   23486:	80 e0       	ldi	r24, 0x00	; 0
}
   23488:	90 e0       	ldi	r25, 0x00	; 0
   2348a:	25 96       	adiw	r28, 0x05	; 5
   2348c:	cd bf       	out	0x3d, r28	; 61
   2348e:	de bf       	out	0x3e, r29	; 62
   23490:	df 91       	pop	r29
   23492:	cf 91       	pop	r28
   23494:	08 95       	ret

00023496 <udc_update_iface_desc>:
 * \param setting_num   Setting number of interface to find
 *
 * \return 1 if found or 0 if not found
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
   23496:	cf 93       	push	r28
   23498:	df 93       	push	r29
   2349a:	00 d0       	rcall	.+0      	; 0x2349c <udc_update_iface_desc+0x6>
   2349c:	1f 92       	push	r1
   2349e:	cd b7       	in	r28, 0x3d	; 61
   234a0:	de b7       	in	r29, 0x3e	; 62
   234a2:	8b 83       	std	Y+3, r24	; 0x03
   234a4:	6c 83       	std	Y+4, r22	; 0x04
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
   234a6:	80 91 34 31 	lds	r24, 0x3134	; 0x803134 <udc_num_configuration>
   234aa:	88 23       	and	r24, r24
   234ac:	11 f4       	brne	.+4      	; 0x234b2 <udc_update_iface_desc+0x1c>
		return false;
   234ae:	80 e0       	ldi	r24, 0x00	; 0
   234b0:	55 c0       	rjmp	.+170    	; 0x2355c <udc_update_iface_desc+0xc6>
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   234b2:	80 91 36 31 	lds	r24, 0x3136	; 0x803136 <udc_ptr_conf>
   234b6:	90 91 37 31 	lds	r25, 0x3137	; 0x803137 <udc_ptr_conf+0x1>
   234ba:	fc 01       	movw	r30, r24
   234bc:	80 81       	ld	r24, Z
   234be:	91 81       	ldd	r25, Z+1	; 0x01
   234c0:	fc 01       	movw	r30, r24
   234c2:	94 81       	ldd	r25, Z+4	; 0x04
   234c4:	8b 81       	ldd	r24, Y+3	; 0x03
   234c6:	89 17       	cp	r24, r25
   234c8:	10 f0       	brcs	.+4      	; 0x234ce <udc_update_iface_desc+0x38>
		return false;
   234ca:	80 e0       	ldi	r24, 0x00	; 0
   234cc:	47 c0       	rjmp	.+142    	; 0x2355c <udc_update_iface_desc+0xc6>
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;
   234ce:	80 91 36 31 	lds	r24, 0x3136	; 0x803136 <udc_ptr_conf>
   234d2:	90 91 37 31 	lds	r25, 0x3137	; 0x803137 <udc_ptr_conf+0x1>
   234d6:	fc 01       	movw	r30, r24
   234d8:	80 81       	ld	r24, Z
   234da:	91 81       	ldd	r25, Z+1	; 0x01
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
		return false;
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
   234dc:	80 93 38 31 	sts	0x3138, r24	; 0x803138 <udc_ptr_iface>
   234e0:	90 93 39 31 	sts	0x3139, r25	; 0x803139 <udc_ptr_iface+0x1>
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
   234e4:	77 df       	rcall	.-274    	; 0x233d4 <udc_get_eof_conf>
   234e6:	89 83       	std	Y+1, r24	; 0x01
	while (ptr_end_desc >
   234e8:	9a 83       	std	Y+2, r25	; 0x02
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
   234ea:	2e c0       	rjmp	.+92     	; 0x23548 <udc_update_iface_desc+0xb2>
   234ec:	80 91 38 31 	lds	r24, 0x3138	; 0x803138 <udc_ptr_iface>
   234f0:	90 91 39 31 	lds	r25, 0x3139	; 0x803139 <udc_ptr_iface+0x1>
   234f4:	fc 01       	movw	r30, r24
   234f6:	81 81       	ldd	r24, Z+1	; 0x01
   234f8:	84 30       	cpi	r24, 0x04	; 4
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
   234fa:	a1 f4       	brne	.+40     	; 0x23524 <udc_update_iface_desc+0x8e>
   234fc:	80 91 38 31 	lds	r24, 0x3138	; 0x803138 <udc_ptr_iface>
   23500:	90 91 39 31 	lds	r25, 0x3139	; 0x803139 <udc_ptr_iface+0x1>
   23504:	fc 01       	movw	r30, r24
   23506:	92 81       	ldd	r25, Z+2	; 0x02
   23508:	8b 81       	ldd	r24, Y+3	; 0x03
   2350a:	98 17       	cp	r25, r24
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
   2350c:	59 f4       	brne	.+22     	; 0x23524 <udc_update_iface_desc+0x8e>
   2350e:	80 91 38 31 	lds	r24, 0x3138	; 0x803138 <udc_ptr_iface>
   23512:	90 91 39 31 	lds	r25, 0x3139	; 0x803139 <udc_ptr_iface+0x1>
   23516:	fc 01       	movw	r30, r24
	while (ptr_end_desc >
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
   23518:	93 81       	ldd	r25, Z+3	; 0x03
   2351a:	8c 81       	ldd	r24, Y+4	; 0x04
   2351c:	98 17       	cp	r25, r24
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
				return true; // Interface found
   2351e:	11 f4       	brne	.+4      	; 0x23524 <udc_update_iface_desc+0x8e>
   23520:	81 e0       	ldi	r24, 0x01	; 1
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
   23522:	1c c0       	rjmp	.+56     	; 0x2355c <udc_update_iface_desc+0xc6>
   23524:	20 91 38 31 	lds	r18, 0x3138	; 0x803138 <udc_ptr_iface>
   23528:	30 91 39 31 	lds	r19, 0x3139	; 0x803139 <udc_ptr_iface+0x1>
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
   2352c:	80 91 38 31 	lds	r24, 0x3138	; 0x803138 <udc_ptr_iface>
   23530:	90 91 39 31 	lds	r25, 0x3139	; 0x803139 <udc_ptr_iface+0x1>
   23534:	fc 01       	movw	r30, r24
					udc_ptr_iface->bAlternateSetting)) {
				return true; // Interface found
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
   23536:	80 81       	ld	r24, Z
   23538:	88 2f       	mov	r24, r24
   2353a:	90 e0       	ldi	r25, 0x00	; 0
   2353c:	82 0f       	add	r24, r18
   2353e:	93 1f       	adc	r25, r19
   23540:	80 93 38 31 	sts	0x3138, r24	; 0x803138 <udc_ptr_iface>
   23544:	90 93 39 31 	sts	0x3139, r25	; 0x803139 <udc_ptr_iface+0x1>
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
   23548:	80 91 38 31 	lds	r24, 0x3138	; 0x803138 <udc_ptr_iface>
   2354c:	90 91 39 31 	lds	r25, 0x3139	; 0x803139 <udc_ptr_iface+0x1>
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
   23550:	29 81       	ldd	r18, Y+1	; 0x01
   23552:	3a 81       	ldd	r19, Y+2	; 0x02
   23554:	82 17       	cp	r24, r18
   23556:	93 07       	cpc	r25, r19
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
   23558:	48 f2       	brcs	.-110    	; 0x234ec <udc_update_iface_desc+0x56>
}
   2355a:	80 e0       	ldi	r24, 0x00	; 0
   2355c:	24 96       	adiw	r28, 0x04	; 4
   2355e:	cd bf       	out	0x3d, r28	; 61
   23560:	de bf       	out	0x3e, r29	; 62
   23562:	df 91       	pop	r29
   23564:	cf 91       	pop	r28
   23566:	08 95       	ret

00023568 <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
   23568:	cf 93       	push	r28
   2356a:	df 93       	push	r29
   2356c:	cd b7       	in	r28, 0x3d	; 61
   2356e:	de b7       	in	r29, 0x3e	; 62
   23570:	25 97       	sbiw	r28, 0x05	; 5
   23572:	cd bf       	out	0x3d, r28	; 61
   23574:	de bf       	out	0x3e, r29	; 62
   23576:	8d 83       	std	Y+5, r24	; 0x05
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   23578:	60 e0       	ldi	r22, 0x00	; 0
   2357a:	8d 81       	ldd	r24, Y+5	; 0x05
   2357c:	8c df       	rcall	.-232    	; 0x23496 <udc_update_iface_desc>
   2357e:	98 2f       	mov	r25, r24
   23580:	81 e0       	ldi	r24, 0x01	; 1
   23582:	89 27       	eor	r24, r25
   23584:	88 23       	and	r24, r24
   23586:	11 f0       	breq	.+4      	; 0x2358c <udc_iface_disable+0x24>
		return false;
   23588:	80 e0       	ldi	r24, 0x00	; 0
   2358a:	44 c0       	rjmp	.+136    	; 0x23614 <udc_iface_disable+0xac>
	}

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   2358c:	80 91 36 31 	lds	r24, 0x3136	; 0x803136 <udc_ptr_conf>
   23590:	90 91 37 31 	lds	r25, 0x3137	; 0x803137 <udc_ptr_conf+0x1>
   23594:	fc 01       	movw	r30, r24
   23596:	22 81       	ldd	r18, Z+2	; 0x02
   23598:	33 81       	ldd	r19, Z+3	; 0x03
   2359a:	8d 81       	ldd	r24, Y+5	; 0x05
   2359c:	88 2f       	mov	r24, r24
   2359e:	90 e0       	ldi	r25, 0x00	; 0
   235a0:	88 0f       	add	r24, r24
   235a2:	99 1f       	adc	r25, r25
   235a4:	82 0f       	add	r24, r18
   235a6:	93 1f       	adc	r25, r19
   235a8:	fc 01       	movw	r30, r24
   235aa:	80 81       	ld	r24, Z
   235ac:	91 81       	ldd	r25, Z+1	; 0x01
   235ae:	8b 83       	std	Y+3, r24	; 0x03
   235b0:	9c 83       	std	Y+4, r25	; 0x04

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   235b2:	8b 81       	ldd	r24, Y+3	; 0x03
   235b4:	9c 81       	ldd	r25, Y+4	; 0x04
   235b6:	fc 01       	movw	r30, r24
   235b8:	86 81       	ldd	r24, Z+6	; 0x06
   235ba:	97 81       	ldd	r25, Z+7	; 0x07
   235bc:	fc 01       	movw	r30, r24
   235be:	19 95       	eicall
   235c0:	68 2f       	mov	r22, r24
   235c2:	8d 81       	ldd	r24, Y+5	; 0x05
   235c4:	68 df       	rcall	.-304    	; 0x23496 <udc_update_iface_desc>
   235c6:	98 2f       	mov	r25, r24
   235c8:	81 e0       	ldi	r24, 0x01	; 1
   235ca:	89 27       	eor	r24, r25
   235cc:	88 23       	and	r24, r24
   235ce:	11 f0       	breq	.+4      	; 0x235d4 <udc_iface_disable+0x6c>
		return false;
   235d0:	80 e0       	ldi	r24, 0x00	; 0
   235d2:	20 c0       	rjmp	.+64     	; 0x23614 <udc_iface_disable+0xac>
	}

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   235d4:	80 91 38 31 	lds	r24, 0x3138	; 0x803138 <udc_ptr_iface>
   235d8:	90 91 39 31 	lds	r25, 0x3139	; 0x803139 <udc_ptr_iface+0x1>
   235dc:	89 83       	std	Y+1, r24	; 0x01
   235de:	9a 83       	std	Y+2, r25	; 0x02
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   235e0:	89 81       	ldd	r24, Y+1	; 0x01
   235e2:	9a 81       	ldd	r25, Y+2	; 0x02
   235e4:	65 e0       	ldi	r22, 0x05	; 5
   235e6:	10 df       	rcall	.-480    	; 0x23408 <udc_next_desc_in_iface>
   235e8:	89 83       	std	Y+1, r24	; 0x01
   235ea:	9a 83       	std	Y+2, r25	; 0x02
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
   235ec:	89 81       	ldd	r24, Y+1	; 0x01
   235ee:	9a 81       	ldd	r25, Y+2	; 0x02
   235f0:	89 2b       	or	r24, r25
   235f2:	39 f0       	breq	.+14     	; 0x23602 <udc_iface_disable+0x9a>
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
   235f4:	89 81       	ldd	r24, Y+1	; 0x01
   235f6:	9a 81       	ldd	r25, Y+2	; 0x02
   235f8:	fc 01       	movw	r30, r24
   235fa:	82 81       	ldd	r24, Z+2	; 0x02
   235fc:	0e 94 a1 ba 	call	0x17542	; 0x17542 <udd_ep_free>
		}
   23600:	ef cf       	rjmp	.-34     	; 0x235e0 <udc_iface_disable+0x78>
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
				break;
   23602:	00 00       	nop
		}
	}
#endif

	// Disable interface
	udi_api->disable();
   23604:	8b 81       	ldd	r24, Y+3	; 0x03
   23606:	9c 81       	ldd	r25, Y+4	; 0x04
   23608:	fc 01       	movw	r30, r24
   2360a:	82 81       	ldd	r24, Z+2	; 0x02
   2360c:	93 81       	ldd	r25, Z+3	; 0x03
   2360e:	fc 01       	movw	r30, r24
   23610:	19 95       	eicall
	return true;
   23612:	81 e0       	ldi	r24, 0x01	; 1
}
   23614:	25 96       	adiw	r28, 0x05	; 5
   23616:	cd bf       	out	0x3d, r28	; 61
   23618:	de bf       	out	0x3e, r29	; 62
   2361a:	df 91       	pop	r29
   2361c:	cf 91       	pop	r28
   2361e:	08 95       	ret

00023620 <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
   23620:	cf 93       	push	r28
   23622:	df 93       	push	r29
   23624:	00 d0       	rcall	.+0      	; 0x23626 <udc_iface_enable+0x6>
   23626:	1f 92       	push	r1
   23628:	cd b7       	in	r28, 0x3d	; 61
   2362a:	de b7       	in	r29, 0x3e	; 62
   2362c:	8b 83       	std	Y+3, r24	; 0x03
   2362e:	6c 83       	std	Y+4, r22	; 0x04
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
   23630:	6c 81       	ldd	r22, Y+4	; 0x04
   23632:	8b 81       	ldd	r24, Y+3	; 0x03
   23634:	30 df       	rcall	.-416    	; 0x23496 <udc_update_iface_desc>
   23636:	98 2f       	mov	r25, r24
   23638:	81 e0       	ldi	r24, 0x01	; 1
   2363a:	89 27       	eor	r24, r25
   2363c:	88 23       	and	r24, r24
   2363e:	11 f0       	breq	.+4      	; 0x23644 <udc_iface_enable+0x24>
		return false;
   23640:	80 e0       	ldi	r24, 0x00	; 0
   23642:	3e c0       	rjmp	.+124    	; 0x236c0 <udc_iface_enable+0xa0>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   23644:	80 91 38 31 	lds	r24, 0x3138	; 0x803138 <udc_ptr_iface>
   23648:	90 91 39 31 	lds	r25, 0x3139	; 0x803139 <udc_ptr_iface+0x1>
   2364c:	89 83       	std	Y+1, r24	; 0x01
   2364e:	9a 83       	std	Y+2, r25	; 0x02
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   23650:	89 81       	ldd	r24, Y+1	; 0x01
   23652:	9a 81       	ldd	r25, Y+2	; 0x02
   23654:	65 e0       	ldi	r22, 0x05	; 5
   23656:	d8 de       	rcall	.-592    	; 0x23408 <udc_next_desc_in_iface>
   23658:	89 83       	std	Y+1, r24	; 0x01
   2365a:	9a 83       	std	Y+2, r25	; 0x02
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
   2365c:	89 81       	ldd	r24, Y+1	; 0x01
   2365e:	9a 81       	ldd	r25, Y+2	; 0x02
   23660:	89 2b       	or	r24, r25
   23662:	b9 f0       	breq	.+46     	; 0x23692 <udc_iface_enable+0x72>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
   23664:	89 81       	ldd	r24, Y+1	; 0x01
   23666:	9a 81       	ldd	r25, Y+2	; 0x02
   23668:	fc 01       	movw	r30, r24
   2366a:	24 81       	ldd	r18, Z+4	; 0x04
   2366c:	35 81       	ldd	r19, Z+5	; 0x05
   2366e:	89 81       	ldd	r24, Y+1	; 0x01
   23670:	9a 81       	ldd	r25, Y+2	; 0x02
   23672:	fc 01       	movw	r30, r24
   23674:	63 81       	ldd	r22, Z+3	; 0x03
   23676:	89 81       	ldd	r24, Y+1	; 0x01
   23678:	9a 81       	ldd	r25, Y+2	; 0x02
   2367a:	fc 01       	movw	r30, r24
   2367c:	82 81       	ldd	r24, Z+2	; 0x02
   2367e:	a9 01       	movw	r20, r18
   23680:	0e 94 59 ba 	call	0x174b2	; 0x174b2 <udd_ep_alloc>
   23684:	98 2f       	mov	r25, r24
   23686:	81 e0       	ldi	r24, 0x01	; 1
   23688:	89 27       	eor	r24, r25
   2368a:	88 23       	and	r24, r24
   2368c:	09 f3       	breq	.-62     	; 0x23650 <udc_iface_enable+0x30>
				ep_desc->bmAttributes,
				le16_to_cpu
				(ep_desc->wMaxPacketSize))) {
			return false;
   2368e:	80 e0       	ldi	r24, 0x00	; 0
   23690:	17 c0       	rjmp	.+46     	; 0x236c0 <udc_iface_enable+0xa0>
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
			break;
   23692:	00 00       	nop
			return false;
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
   23694:	80 91 36 31 	lds	r24, 0x3136	; 0x803136 <udc_ptr_conf>
   23698:	90 91 37 31 	lds	r25, 0x3137	; 0x803137 <udc_ptr_conf+0x1>
   2369c:	fc 01       	movw	r30, r24
   2369e:	22 81       	ldd	r18, Z+2	; 0x02
   236a0:	33 81       	ldd	r19, Z+3	; 0x03
   236a2:	8b 81       	ldd	r24, Y+3	; 0x03
   236a4:	88 2f       	mov	r24, r24
   236a6:	90 e0       	ldi	r25, 0x00	; 0
   236a8:	88 0f       	add	r24, r24
   236aa:	99 1f       	adc	r25, r25
   236ac:	82 0f       	add	r24, r18
   236ae:	93 1f       	adc	r25, r19
   236b0:	fc 01       	movw	r30, r24
   236b2:	80 81       	ld	r24, Z
   236b4:	91 81       	ldd	r25, Z+1	; 0x01
   236b6:	fc 01       	movw	r30, r24
   236b8:	80 81       	ld	r24, Z
   236ba:	91 81       	ldd	r25, Z+1	; 0x01
   236bc:	fc 01       	movw	r30, r24
   236be:	19 95       	eicall
}
   236c0:	24 96       	adiw	r28, 0x04	; 4
   236c2:	cd bf       	out	0x3d, r28	; 61
   236c4:	de bf       	out	0x3e, r29	; 62
   236c6:	df 91       	pop	r29
   236c8:	cf 91       	pop	r28
   236ca:	08 95       	ret

000236cc <udc_start>:

/*! \brief Start the USB Device stack
 */
void udc_start(void)
{
   236cc:	cf 93       	push	r28
   236ce:	df 93       	push	r29
   236d0:	cd b7       	in	r28, 0x3d	; 61
   236d2:	de b7       	in	r29, 0x3e	; 62
	udd_enable();
   236d4:	0e 94 05 b9 	call	0x1720a	; 0x1720a <udd_enable>
}
   236d8:	00 00       	nop
   236da:	df 91       	pop	r29
   236dc:	cf 91       	pop	r28
   236de:	08 95       	ret

000236e0 <udc_stop>:

/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
   236e0:	cf 93       	push	r28
   236e2:	df 93       	push	r29
   236e4:	cd b7       	in	r28, 0x3d	; 61
   236e6:	de b7       	in	r29, 0x3e	; 62
	udd_disable();
   236e8:	0e 94 99 b9 	call	0x17332	; 0x17332 <udd_disable>
	udc_reset();
}
   236ec:	04 d0       	rcall	.+8      	; 0x236f6 <udc_reset>
   236ee:	00 00       	nop
   236f0:	df 91       	pop	r29
   236f2:	cf 91       	pop	r28
   236f4:	08 95       	ret

000236f6 <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
   236f6:	cf 93       	push	r28
   236f8:	df 93       	push	r29
   236fa:	1f 92       	push	r1
   236fc:	cd b7       	in	r28, 0x3d	; 61
   236fe:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;

	if (udc_num_configuration) {
   23700:	80 91 34 31 	lds	r24, 0x3134	; 0x803134 <udc_num_configuration>
   23704:	88 23       	and	r24, r24
   23706:	99 f0       	breq	.+38     	; 0x2372e <udc_reset+0x38>
		for (iface_num = 0;
   23708:	19 82       	std	Y+1, r1	; 0x01
   2370a:	05 c0       	rjmp	.+10     	; 0x23716 <udc_reset+0x20>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
   2370c:	89 81       	ldd	r24, Y+1	; 0x01
   2370e:	2c df       	rcall	.-424    	; 0x23568 <udc_iface_disable>
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
   23710:	89 81       	ldd	r24, Y+1	; 0x01
   23712:	8f 5f       	subi	r24, 0xFF	; 255
   23714:	89 83       	std	Y+1, r24	; 0x01
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   23716:	80 91 36 31 	lds	r24, 0x3136	; 0x803136 <udc_ptr_conf>
   2371a:	90 91 37 31 	lds	r25, 0x3137	; 0x803137 <udc_ptr_conf+0x1>
   2371e:	fc 01       	movw	r30, r24
   23720:	80 81       	ld	r24, Z
   23722:	91 81       	ldd	r25, Z+1	; 0x01
   23724:	fc 01       	movw	r30, r24
   23726:	94 81       	ldd	r25, Z+4	; 0x04
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
   23728:	89 81       	ldd	r24, Y+1	; 0x01
   2372a:	89 17       	cp	r24, r25
   2372c:	78 f3       	brcs	.-34     	; 0x2370c <udc_reset+0x16>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
   2372e:	10 92 34 31 	sts	0x3134, r1	; 0x803134 <udc_num_configuration>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
   23732:	80 91 30 31 	lds	r24, 0x3130	; 0x803130 <udc_device_status>
   23736:	90 91 31 31 	lds	r25, 0x3131	; 0x803131 <udc_device_status+0x1>
   2373a:	82 70       	andi	r24, 0x02	; 2
   2373c:	99 27       	eor	r25, r25
   2373e:	89 2b       	or	r24, r25
   23740:	11 f0       	breq	.+4      	; 0x23746 <udc_reset+0x50>
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
   23742:	0e 94 60 43 	call	0x86c0	; 0x86c0 <usb_callback_remotewakeup_disable>
	}
#endif
	udc_device_status =
   23746:	10 92 30 31 	sts	0x3130, r1	; 0x803130 <udc_device_status>
   2374a:	10 92 31 31 	sts	0x3131, r1	; 0x803131 <udc_device_status+0x1>
#if (USB_DEVICE_ATTR & USB_CONFIG_ATTR_SELF_POWERED)
			CPU_TO_LE16(USB_DEV_STATUS_SELF_POWERED);
#else
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}
   2374e:	00 00       	nop
   23750:	0f 90       	pop	r0
   23752:	df 91       	pop	r29
   23754:	cf 91       	pop	r28
   23756:	08 95       	ret

00023758 <udc_sof_notify>:

void udc_sof_notify(void)
{
   23758:	cf 93       	push	r28
   2375a:	df 93       	push	r29
   2375c:	1f 92       	push	r1
   2375e:	cd b7       	in	r28, 0x3d	; 61
   23760:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;

	if (udc_num_configuration) {
   23762:	80 91 34 31 	lds	r24, 0x3134	; 0x803134 <udc_num_configuration>
   23766:	88 23       	and	r24, r24
   23768:	e9 f1       	breq	.+122    	; 0x237e4 <udc_sof_notify+0x8c>
		for (iface_num = 0;
   2376a:	19 82       	std	Y+1, r1	; 0x01
   2376c:	2f c0       	rjmp	.+94     	; 0x237cc <udc_sof_notify+0x74>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
   2376e:	80 91 36 31 	lds	r24, 0x3136	; 0x803136 <udc_ptr_conf>
   23772:	90 91 37 31 	lds	r25, 0x3137	; 0x803137 <udc_ptr_conf+0x1>
   23776:	fc 01       	movw	r30, r24
   23778:	22 81       	ldd	r18, Z+2	; 0x02
   2377a:	33 81       	ldd	r19, Z+3	; 0x03
   2377c:	89 81       	ldd	r24, Y+1	; 0x01
   2377e:	88 2f       	mov	r24, r24
   23780:	90 e0       	ldi	r25, 0x00	; 0
   23782:	88 0f       	add	r24, r24
   23784:	99 1f       	adc	r25, r25
   23786:	82 0f       	add	r24, r18
   23788:	93 1f       	adc	r25, r19
   2378a:	fc 01       	movw	r30, r24
   2378c:	80 81       	ld	r24, Z
   2378e:	91 81       	ldd	r25, Z+1	; 0x01
   23790:	fc 01       	movw	r30, r24
   23792:	80 85       	ldd	r24, Z+8	; 0x08
   23794:	91 85       	ldd	r25, Z+9	; 0x09
   23796:	89 2b       	or	r24, r25
   23798:	b1 f0       	breq	.+44     	; 0x237c6 <udc_sof_notify+0x6e>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
   2379a:	80 91 36 31 	lds	r24, 0x3136	; 0x803136 <udc_ptr_conf>
   2379e:	90 91 37 31 	lds	r25, 0x3137	; 0x803137 <udc_ptr_conf+0x1>
   237a2:	fc 01       	movw	r30, r24
   237a4:	22 81       	ldd	r18, Z+2	; 0x02
   237a6:	33 81       	ldd	r19, Z+3	; 0x03
   237a8:	89 81       	ldd	r24, Y+1	; 0x01
   237aa:	88 2f       	mov	r24, r24
   237ac:	90 e0       	ldi	r25, 0x00	; 0
   237ae:	88 0f       	add	r24, r24
   237b0:	99 1f       	adc	r25, r25
   237b2:	82 0f       	add	r24, r18
   237b4:	93 1f       	adc	r25, r19
   237b6:	fc 01       	movw	r30, r24
   237b8:	80 81       	ld	r24, Z
   237ba:	91 81       	ldd	r25, Z+1	; 0x01
   237bc:	fc 01       	movw	r30, r24
   237be:	80 85       	ldd	r24, Z+8	; 0x08
   237c0:	91 85       	ldd	r25, Z+9	; 0x09
   237c2:	fc 01       	movw	r30, r24
   237c4:	19 95       	eicall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
   237c6:	89 81       	ldd	r24, Y+1	; 0x01
   237c8:	8f 5f       	subi	r24, 0xFF	; 255
   237ca:	89 83       	std	Y+1, r24	; 0x01
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   237cc:	80 91 36 31 	lds	r24, 0x3136	; 0x803136 <udc_ptr_conf>
   237d0:	90 91 37 31 	lds	r25, 0x3137	; 0x803137 <udc_ptr_conf+0x1>
   237d4:	fc 01       	movw	r30, r24
   237d6:	80 81       	ld	r24, Z
   237d8:	91 81       	ldd	r25, Z+1	; 0x01
   237da:	fc 01       	movw	r30, r24
   237dc:	94 81       	ldd	r25, Z+4	; 0x04
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
   237de:	89 81       	ldd	r24, Y+1	; 0x01
   237e0:	89 17       	cp	r24, r25
   237e2:	28 f2       	brcs	.-118    	; 0x2376e <udc_sof_notify+0x16>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
   237e4:	00 00       	nop
   237e6:	0f 90       	pop	r0
   237e8:	df 91       	pop	r29
   237ea:	cf 91       	pop	r28
   237ec:	08 95       	ret

000237ee <udc_req_std_dev_get_status>:
 * \brief Standard device request to get device status
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
   237ee:	cf 93       	push	r28
   237f0:	df 93       	push	r29
   237f2:	cd b7       	in	r28, 0x3d	; 61
   237f4:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
   237f6:	80 91 51 31 	lds	r24, 0x3151	; 0x803151 <udd_g_ctrlreq+0x6>
   237fa:	90 91 52 31 	lds	r25, 0x3152	; 0x803152 <udd_g_ctrlreq+0x7>
   237fe:	02 97       	sbiw	r24, 0x02	; 2
   23800:	11 f0       	breq	.+4      	; 0x23806 <udc_req_std_dev_get_status+0x18>
		return false;
   23802:	80 e0       	ldi	r24, 0x00	; 0
   23804:	07 c0       	rjmp	.+14     	; 0x23814 <udc_req_std_dev_get_status+0x26>
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
   23806:	62 e0       	ldi	r22, 0x02	; 2
   23808:	70 e0       	ldi	r23, 0x00	; 0
   2380a:	80 e3       	ldi	r24, 0x30	; 48
   2380c:	91 e3       	ldi	r25, 0x31	; 49
   2380e:	0e 94 3c ba 	call	0x17478	; 0x17478 <udd_set_setup_payload>
			sizeof(udc_device_status));
	return true;
   23812:	81 e0       	ldi	r24, 0x01	; 1
}
   23814:	df 91       	pop	r29
   23816:	cf 91       	pop	r28
   23818:	08 95       	ret

0002381a <udc_req_std_ep_get_status>:
 * \brief Standard endpoint request to get endpoint status
 *
 * \return true if success
 */
static bool udc_req_std_ep_get_status(void)
{
   2381a:	cf 93       	push	r28
   2381c:	df 93       	push	r29
   2381e:	cd b7       	in	r28, 0x3d	; 61
   23820:	de b7       	in	r29, 0x3e	; 62
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
   23822:	80 91 51 31 	lds	r24, 0x3151	; 0x803151 <udd_g_ctrlreq+0x6>
   23826:	90 91 52 31 	lds	r25, 0x3152	; 0x803152 <udd_g_ctrlreq+0x7>
   2382a:	02 97       	sbiw	r24, 0x02	; 2
   2382c:	11 f0       	breq	.+4      	; 0x23832 <udc_req_std_ep_get_status+0x18>
		return false;
   2382e:	80 e0       	ldi	r24, 0x00	; 0
   23830:	13 c0       	rjmp	.+38     	; 0x23858 <udc_req_std_ep_get_status+0x3e>
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
   23832:	80 91 4f 31 	lds	r24, 0x314F	; 0x80314f <udd_g_ctrlreq+0x4>
   23836:	90 91 50 31 	lds	r25, 0x3150	; 0x803150 <udd_g_ctrlreq+0x5>
   2383a:	0e 94 b8 ba 	call	0x17570	; 0x17570 <udd_ep_is_halted>
   2383e:	88 2f       	mov	r24, r24
   23840:	90 e0       	ldi	r25, 0x00	; 0
   23842:	80 93 3a 31 	sts	0x313A, r24	; 0x80313a <udc_ep_status.4757>
   23846:	90 93 3b 31 	sts	0x313B, r25	; 0x80313b <udc_ep_status.4757+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
   2384a:	62 e0       	ldi	r22, 0x02	; 2
   2384c:	70 e0       	ldi	r23, 0x00	; 0
   2384e:	8a e3       	ldi	r24, 0x3A	; 58
   23850:	91 e3       	ldi	r25, 0x31	; 49
   23852:	0e 94 3c ba 	call	0x17478	; 0x17478 <udd_set_setup_payload>
			sizeof(udc_ep_status));
	return true;
   23856:	81 e0       	ldi	r24, 0x01	; 1
}
   23858:	df 91       	pop	r29
   2385a:	cf 91       	pop	r28
   2385c:	08 95       	ret

0002385e <udc_req_std_dev_clear_feature>:
 * \brief Standard device request to change device status
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
   2385e:	cf 93       	push	r28
   23860:	df 93       	push	r29
   23862:	cd b7       	in	r28, 0x3d	; 61
   23864:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   23866:	80 91 51 31 	lds	r24, 0x3151	; 0x803151 <udd_g_ctrlreq+0x6>
   2386a:	90 91 52 31 	lds	r25, 0x3152	; 0x803152 <udd_g_ctrlreq+0x7>
   2386e:	89 2b       	or	r24, r25
   23870:	11 f0       	breq	.+4      	; 0x23876 <udc_req_std_dev_clear_feature+0x18>
		return false;
   23872:	80 e0       	ldi	r24, 0x00	; 0
   23874:	14 c0       	rjmp	.+40     	; 0x2389e <udc_req_std_dev_clear_feature+0x40>
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
   23876:	80 91 4d 31 	lds	r24, 0x314D	; 0x80314d <udd_g_ctrlreq+0x2>
   2387a:	90 91 4e 31 	lds	r25, 0x314E	; 0x80314e <udd_g_ctrlreq+0x3>
   2387e:	01 97       	sbiw	r24, 0x01	; 1
   23880:	69 f4       	brne	.+26     	; 0x2389c <udc_req_std_dev_clear_feature+0x3e>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
   23882:	80 91 30 31 	lds	r24, 0x3130	; 0x803130 <udc_device_status>
   23886:	90 91 31 31 	lds	r25, 0x3131	; 0x803131 <udc_device_status+0x1>
   2388a:	8d 7f       	andi	r24, 0xFD	; 253
   2388c:	80 93 30 31 	sts	0x3130, r24	; 0x803130 <udc_device_status>
   23890:	90 93 31 31 	sts	0x3131, r25	; 0x803131 <udc_device_status+0x1>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
   23894:	0e 94 60 43 	call	0x86c0	; 0x86c0 <usb_callback_remotewakeup_disable>
#endif
		return true;
   23898:	81 e0       	ldi	r24, 0x01	; 1
   2389a:	01 c0       	rjmp	.+2      	; 0x2389e <udc_req_std_dev_clear_feature+0x40>
	}
	return false;
   2389c:	80 e0       	ldi	r24, 0x00	; 0
}
   2389e:	df 91       	pop	r29
   238a0:	cf 91       	pop	r28
   238a2:	08 95       	ret

000238a4 <udc_req_std_ep_clear_feature>:
 * \brief Standard endpoint request to clear endpoint feature
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
   238a4:	cf 93       	push	r28
   238a6:	df 93       	push	r29
   238a8:	cd b7       	in	r28, 0x3d	; 61
   238aa:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   238ac:	80 91 51 31 	lds	r24, 0x3151	; 0x803151 <udd_g_ctrlreq+0x6>
   238b0:	90 91 52 31 	lds	r25, 0x3152	; 0x803152 <udd_g_ctrlreq+0x7>
   238b4:	89 2b       	or	r24, r25
   238b6:	11 f0       	breq	.+4      	; 0x238bc <udc_req_std_ep_clear_feature+0x18>
		return false;
   238b8:	80 e0       	ldi	r24, 0x00	; 0
   238ba:	0e c0       	rjmp	.+28     	; 0x238d8 <udc_req_std_ep_clear_feature+0x34>
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   238bc:	80 91 4d 31 	lds	r24, 0x314D	; 0x80314d <udd_g_ctrlreq+0x2>
   238c0:	90 91 4e 31 	lds	r25, 0x314E	; 0x80314e <udd_g_ctrlreq+0x3>
   238c4:	89 2b       	or	r24, r25
   238c6:	39 f4       	brne	.+14     	; 0x238d6 <udc_req_std_ep_clear_feature+0x32>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   238c8:	80 91 4f 31 	lds	r24, 0x314F	; 0x80314f <udd_g_ctrlreq+0x4>
   238cc:	90 91 50 31 	lds	r25, 0x3150	; 0x803150 <udd_g_ctrlreq+0x5>
   238d0:	0e 94 f2 ba 	call	0x175e4	; 0x175e4 <udd_ep_clear_halt>
   238d4:	01 c0       	rjmp	.+2      	; 0x238d8 <udc_req_std_ep_clear_feature+0x34>
	}
	return false;
   238d6:	80 e0       	ldi	r24, 0x00	; 0
}
   238d8:	df 91       	pop	r29
   238da:	cf 91       	pop	r28
   238dc:	08 95       	ret

000238de <udc_req_std_dev_set_feature>:
 * \brief Standard device request to set a feature
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
   238de:	cf 93       	push	r28
   238e0:	df 93       	push	r29
   238e2:	cd b7       	in	r28, 0x3d	; 61
   238e4:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   238e6:	80 91 51 31 	lds	r24, 0x3151	; 0x803151 <udd_g_ctrlreq+0x6>
   238ea:	90 91 52 31 	lds	r25, 0x3152	; 0x803152 <udd_g_ctrlreq+0x7>
   238ee:	89 2b       	or	r24, r25
   238f0:	11 f0       	breq	.+4      	; 0x238f6 <udc_req_std_dev_set_feature+0x18>
		return false;
   238f2:	80 e0       	ldi	r24, 0x00	; 0
   238f4:	15 c0       	rjmp	.+42     	; 0x23920 <udc_req_std_dev_set_feature+0x42>
	}

	switch (udd_g_ctrlreq.req.wValue) {
   238f6:	80 91 4d 31 	lds	r24, 0x314D	; 0x80314d <udd_g_ctrlreq+0x2>
   238fa:	90 91 4e 31 	lds	r25, 0x314E	; 0x80314e <udd_g_ctrlreq+0x3>
   238fe:	01 97       	sbiw	r24, 0x01	; 1
   23900:	19 f0       	breq	.+6      	; 0x23908 <udc_req_std_dev_set_feature+0x2a>
			break;
		}
		break;
#endif
	default:
		break;
   23902:	00 00       	nop
	}
	return false;
   23904:	80 e0       	ldi	r24, 0x00	; 0
   23906:	0c c0       	rjmp	.+24     	; 0x23920 <udc_req_std_dev_set_feature+0x42>
	switch (udd_g_ctrlreq.req.wValue) {

	case USB_DEV_FEATURE_REMOTE_WAKEUP:
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		udc_device_status |= CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP);
   23908:	80 91 30 31 	lds	r24, 0x3130	; 0x803130 <udc_device_status>
   2390c:	90 91 31 31 	lds	r25, 0x3131	; 0x803131 <udc_device_status+0x1>
   23910:	82 60       	ori	r24, 0x02	; 2
   23912:	80 93 30 31 	sts	0x3130, r24	; 0x803130 <udc_device_status>
   23916:	90 93 31 31 	sts	0x3131, r25	; 0x803131 <udc_device_status+0x1>
		UDC_REMOTEWAKEUP_ENABLE();
   2391a:	0e 94 58 43 	call	0x86b0	; 0x86b0 <usb_callback_remotewakeup_enable>
		return true;
   2391e:	81 e0       	ldi	r24, 0x01	; 1
#endif
	default:
		break;
	}
	return false;
}
   23920:	df 91       	pop	r29
   23922:	cf 91       	pop	r28
   23924:	08 95       	ret

00023926 <udc_req_std_ep_set_feature>:
 *
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
   23926:	cf 93       	push	r28
   23928:	df 93       	push	r29
   2392a:	cd b7       	in	r28, 0x3d	; 61
   2392c:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   2392e:	80 91 51 31 	lds	r24, 0x3151	; 0x803151 <udd_g_ctrlreq+0x6>
   23932:	90 91 52 31 	lds	r25, 0x3152	; 0x803152 <udd_g_ctrlreq+0x7>
   23936:	89 2b       	or	r24, r25
   23938:	11 f0       	breq	.+4      	; 0x2393e <udc_req_std_ep_set_feature+0x18>
		return false;
   2393a:	80 e0       	ldi	r24, 0x00	; 0
   2393c:	14 c0       	rjmp	.+40     	; 0x23966 <udc_req_std_ep_set_feature+0x40>
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   2393e:	80 91 4d 31 	lds	r24, 0x314D	; 0x80314d <udd_g_ctrlreq+0x2>
   23942:	90 91 4e 31 	lds	r25, 0x314E	; 0x80314e <udd_g_ctrlreq+0x3>
   23946:	89 2b       	or	r24, r25
   23948:	69 f4       	brne	.+26     	; 0x23964 <udc_req_std_ep_set_feature+0x3e>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
   2394a:	80 91 4f 31 	lds	r24, 0x314F	; 0x80314f <udd_g_ctrlreq+0x4>
   2394e:	90 91 50 31 	lds	r25, 0x3150	; 0x803150 <udd_g_ctrlreq+0x5>
   23952:	0e 94 03 bc 	call	0x17806	; 0x17806 <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   23956:	80 91 4f 31 	lds	r24, 0x314F	; 0x80314f <udd_g_ctrlreq+0x4>
   2395a:	90 91 50 31 	lds	r25, 0x3150	; 0x803150 <udd_g_ctrlreq+0x5>
   2395e:	0e 94 d5 ba 	call	0x175aa	; 0x175aa <udd_ep_set_halt>
   23962:	01 c0       	rjmp	.+2      	; 0x23966 <udc_req_std_ep_set_feature+0x40>
	}
	return false;
   23964:	80 e0       	ldi	r24, 0x00	; 0
}
   23966:	df 91       	pop	r29
   23968:	cf 91       	pop	r28
   2396a:	08 95       	ret

0002396c <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
   2396c:	cf 93       	push	r28
   2396e:	df 93       	push	r29
   23970:	cd b7       	in	r28, 0x3d	; 61
   23972:	de b7       	in	r29, 0x3e	; 62
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
   23974:	80 91 4d 31 	lds	r24, 0x314D	; 0x80314d <udd_g_ctrlreq+0x2>
   23978:	90 91 4e 31 	lds	r25, 0x314E	; 0x80314e <udd_g_ctrlreq+0x3>
   2397c:	8f 77       	andi	r24, 0x7F	; 127
   2397e:	0e 94 0d ba 	call	0x1741a	; 0x1741a <udd_set_address>
}
   23982:	00 00       	nop
   23984:	df 91       	pop	r29
   23986:	cf 91       	pop	r28
   23988:	08 95       	ret

0002398a <udc_req_std_dev_set_address>:
 * \brief Standard device request to set device address
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
   2398a:	cf 93       	push	r28
   2398c:	df 93       	push	r29
   2398e:	cd b7       	in	r28, 0x3d	; 61
   23990:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   23992:	80 91 51 31 	lds	r24, 0x3151	; 0x803151 <udd_g_ctrlreq+0x6>
   23996:	90 91 52 31 	lds	r25, 0x3152	; 0x803152 <udd_g_ctrlreq+0x7>
   2399a:	89 2b       	or	r24, r25
   2399c:	11 f0       	breq	.+4      	; 0x239a2 <udc_req_std_dev_set_address+0x18>
		return false;
   2399e:	80 e0       	ldi	r24, 0x00	; 0
   239a0:	07 c0       	rjmp	.+14     	; 0x239b0 <udc_req_std_dev_set_address+0x26>
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
   239a2:	89 e8       	ldi	r24, 0x89	; 137
   239a4:	91 e0       	ldi	r25, 0x01	; 1
   239a6:	80 93 57 31 	sts	0x3157, r24	; 0x803157 <udd_g_ctrlreq+0xc>
   239aa:	90 93 58 31 	sts	0x3158, r25	; 0x803158 <udd_g_ctrlreq+0xd>
	return true;
   239ae:	81 e0       	ldi	r24, 0x01	; 1
}
   239b0:	df 91       	pop	r29
   239b2:	cf 91       	pop	r28
   239b4:	08 95       	ret

000239b6 <udc_req_std_dev_get_str_desc>:
 * \brief Standard device request to get device string descriptor
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_str_desc(void)
{
   239b6:	cf 93       	push	r28
   239b8:	df 93       	push	r29
   239ba:	00 d0       	rcall	.+0      	; 0x239bc <udc_req_std_dev_get_str_desc+0x6>
   239bc:	1f 92       	push	r1
   239be:	cd b7       	in	r28, 0x3d	; 61
   239c0:	de b7       	in	r29, 0x3e	; 62
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;
   239c2:	1c 82       	std	Y+4, r1	; 0x04

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
   239c4:	80 91 4d 31 	lds	r24, 0x314D	; 0x80314d <udd_g_ctrlreq+0x2>
   239c8:	90 91 4e 31 	lds	r25, 0x314E	; 0x80314e <udd_g_ctrlreq+0x3>
   239cc:	99 27       	eor	r25, r25
   239ce:	81 30       	cpi	r24, 0x01	; 1
   239d0:	91 05       	cpc	r25, r1
   239d2:	81 f0       	breq	.+32     	; 0x239f4 <udc_req_std_dev_get_str_desc+0x3e>
   239d4:	81 30       	cpi	r24, 0x01	; 1
   239d6:	91 05       	cpc	r25, r1
   239d8:	30 f0       	brcs	.+12     	; 0x239e6 <udc_req_std_dev_get_str_desc+0x30>
   239da:	82 30       	cpi	r24, 0x02	; 2
   239dc:	91 05       	cpc	r25, r1
   239de:	89 f0       	breq	.+34     	; 0x23a02 <udc_req_std_dev_get_str_desc+0x4c>
   239e0:	03 97       	sbiw	r24, 0x03	; 3
   239e2:	b1 f0       	breq	.+44     	; 0x23a10 <udc_req_std_dev_get_str_desc+0x5a>
   239e4:	1b c0       	rjmp	.+54     	; 0x23a1c <udc_req_std_dev_get_str_desc+0x66>
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
   239e6:	64 e0       	ldi	r22, 0x04	; 4
   239e8:	70 e0       	ldi	r23, 0x00	; 0
   239ea:	84 ec       	ldi	r24, 0xC4	; 196
   239ec:	90 e2       	ldi	r25, 0x20	; 32
   239ee:	0e 94 3c ba 	call	0x17478	; 0x17478 <udd_set_setup_payload>
				sizeof(udc_string_desc_languageid));
		break;
   239f2:	16 c0       	rjmp	.+44     	; 0x23a20 <udc_req_std_dev_get_str_desc+0x6a>

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
   239f4:	80 e1       	ldi	r24, 0x10	; 16
   239f6:	8c 83       	std	Y+4, r24	; 0x04
		str = udc_string_manufacturer_name;
   239f8:	88 ec       	ldi	r24, 0xC8	; 200
   239fa:	90 e2       	ldi	r25, 0x20	; 32
   239fc:	8a 83       	std	Y+2, r24	; 0x02
   239fe:	9b 83       	std	Y+3, r25	; 0x03
		break;
   23a00:	0f c0       	rjmp	.+30     	; 0x23a20 <udc_req_std_dev_get_str_desc+0x6a>
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
   23a02:	8c e0       	ldi	r24, 0x0C	; 12
   23a04:	8c 83       	std	Y+4, r24	; 0x04
		str = udc_string_product_name;
   23a06:	89 ed       	ldi	r24, 0xD9	; 217
   23a08:	90 e2       	ldi	r25, 0x20	; 32
   23a0a:	8a 83       	std	Y+2, r24	; 0x02
   23a0c:	9b 83       	std	Y+3, r25	; 0x03
		break;
   23a0e:	08 c0       	rjmp	.+16     	; 0x23a20 <udc_req_std_dev_get_str_desc+0x6a>
#endif
#if defined USB_DEVICE_SERIAL_NAME || defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	case 3:
		str_length = USB_DEVICE_SERIAL_NAME_SIZE;
   23a10:	81 e0       	ldi	r24, 0x01	; 1
		str = udc_get_string_serial_name();
   23a12:	8c 83       	std	Y+4, r24	; 0x04
   23a14:	d6 dc       	rcall	.-1620   	; 0x233c2 <udc_get_string_serial_name>
   23a16:	8a 83       	std	Y+2, r24	; 0x02
		break;
   23a18:	9b 83       	std	Y+3, r25	; 0x03
#ifdef UDC_GET_EXTRA_STRING
		if (UDC_GET_EXTRA_STRING()) {
			break;
		}
#endif
		return false;
   23a1a:	02 c0       	rjmp	.+4      	; 0x23a20 <udc_req_std_dev_get_str_desc+0x6a>
   23a1c:	80 e0       	ldi	r24, 0x00	; 0
	}

	if (str_length) {
   23a1e:	33 c0       	rjmp	.+102    	; 0x23a86 <udc_req_std_dev_get_str_desc+0xd0>
   23a20:	8c 81       	ldd	r24, Y+4	; 0x04
   23a22:	88 23       	and	r24, r24
		for(i = 0; i < str_length; i++) {
   23a24:	79 f1       	breq	.+94     	; 0x23a84 <udc_req_std_dev_get_str_desc+0xce>
   23a26:	19 82       	std	Y+1, r1	; 0x01
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
   23a28:	19 c0       	rjmp	.+50     	; 0x23a5c <udc_req_std_dev_get_str_desc+0xa6>
   23a2a:	89 81       	ldd	r24, Y+1	; 0x01
   23a2c:	88 2f       	mov	r24, r24
   23a2e:	90 e0       	ldi	r25, 0x00	; 0
   23a30:	29 81       	ldd	r18, Y+1	; 0x01
   23a32:	22 2f       	mov	r18, r18
   23a34:	30 e0       	ldi	r19, 0x00	; 0
   23a36:	4a 81       	ldd	r20, Y+2	; 0x02
   23a38:	5b 81       	ldd	r21, Y+3	; 0x03
   23a3a:	24 0f       	add	r18, r20
   23a3c:	35 1f       	adc	r19, r21
   23a3e:	f9 01       	movw	r30, r18
   23a40:	20 81       	ld	r18, Z
   23a42:	22 2f       	mov	r18, r18
   23a44:	30 e0       	ldi	r19, 0x00	; 0
   23a46:	01 96       	adiw	r24, 0x01	; 1
   23a48:	88 0f       	add	r24, r24
   23a4a:	99 1f       	adc	r25, r25
   23a4c:	8a 51       	subi	r24, 0x1A	; 26
   23a4e:	9f 4d       	sbci	r25, 0xDF	; 223
   23a50:	fc 01       	movw	r30, r24
   23a52:	20 83       	st	Z, r18
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
   23a54:	31 83       	std	Z+1, r19	; 0x01
   23a56:	89 81       	ldd	r24, Y+1	; 0x01
   23a58:	8f 5f       	subi	r24, 0xFF	; 255
   23a5a:	89 83       	std	Y+1, r24	; 0x01
   23a5c:	99 81       	ldd	r25, Y+1	; 0x01
   23a5e:	8c 81       	ldd	r24, Y+4	; 0x04
   23a60:	98 17       	cp	r25, r24
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
   23a62:	18 f3       	brcs	.-58     	; 0x23a2a <udc_req_std_dev_get_str_desc+0x74>
   23a64:	8c 81       	ldd	r24, Y+4	; 0x04
   23a66:	88 2f       	mov	r24, r24
   23a68:	90 e0       	ldi	r25, 0x00	; 0
   23a6a:	01 96       	adiw	r24, 0x01	; 1
   23a6c:	88 0f       	add	r24, r24
   23a6e:	80 93 e6 20 	sts	0x20E6, r24	; 0x8020e6 <udc_string_desc>
		udd_set_setup_payload(
			(uint8_t *) &udc_string_desc,
			udc_string_desc.header.bLength);
   23a72:	80 91 e6 20 	lds	r24, 0x20E6	; 0x8020e6 <udc_string_desc>
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
		udd_set_setup_payload(
   23a76:	88 2f       	mov	r24, r24
   23a78:	90 e0       	ldi	r25, 0x00	; 0
   23a7a:	bc 01       	movw	r22, r24
   23a7c:	86 ee       	ldi	r24, 0xE6	; 230
   23a7e:	90 e2       	ldi	r25, 0x20	; 32
   23a80:	0e 94 3c ba 	call	0x17478	; 0x17478 <udd_set_setup_payload>
			(uint8_t *) &udc_string_desc,
			udc_string_desc.header.bLength);
	}

	return true;
}
   23a84:	81 e0       	ldi	r24, 0x01	; 1
   23a86:	24 96       	adiw	r28, 0x04	; 4
   23a88:	cd bf       	out	0x3d, r28	; 61
   23a8a:	de bf       	out	0x3e, r29	; 62
   23a8c:	df 91       	pop	r29
   23a8e:	cf 91       	pop	r28
   23a90:	08 95       	ret

00023a92 <udc_req_std_dev_get_descriptor>:
 * \brief Standard device request to get descriptors about USB device
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_descriptor(void)
{
   23a92:	cf 93       	push	r28
   23a94:	df 93       	push	r29
   23a96:	1f 92       	push	r1
   23a98:	cd b7       	in	r28, 0x3d	; 61
   23a9a:	de b7       	in	r29, 0x3e	; 62
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
   23a9c:	80 91 4d 31 	lds	r24, 0x314D	; 0x80314d <udd_g_ctrlreq+0x2>
   23aa0:	90 91 4e 31 	lds	r25, 0x314E	; 0x80314e <udd_g_ctrlreq+0x3>
   23aa4:	89 83       	std	Y+1, r24	; 0x01

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
   23aa6:	80 91 4d 31 	lds	r24, 0x314D	; 0x80314d <udd_g_ctrlreq+0x2>
   23aaa:	90 91 4e 31 	lds	r25, 0x314E	; 0x80314e <udd_g_ctrlreq+0x3>
   23aae:	89 2f       	mov	r24, r25
   23ab0:	99 27       	eor	r25, r25
   23ab2:	82 30       	cpi	r24, 0x02	; 2
   23ab4:	91 05       	cpc	r25, r1
   23ab6:	f1 f0       	breq	.+60     	; 0x23af4 <udc_req_std_dev_get_descriptor+0x62>
   23ab8:	83 30       	cpi	r24, 0x03	; 3
   23aba:	91 05       	cpc	r25, r1
   23abc:	1c f4       	brge	.+6      	; 0x23ac4 <udc_req_std_dev_get_descriptor+0x32>
   23abe:	01 97       	sbiw	r24, 0x01	; 1
   23ac0:	49 f0       	breq	.+18     	; 0x23ad4 <udc_req_std_dev_get_descriptor+0x42>
   23ac2:	70 c0       	rjmp	.+224    	; 0x23ba4 <udc_req_std_dev_get_descriptor+0x112>
   23ac4:	83 30       	cpi	r24, 0x03	; 3
   23ac6:	91 05       	cpc	r25, r1
   23ac8:	09 f4       	brne	.+2      	; 0x23acc <udc_req_std_dev_get_descriptor+0x3a>
   23aca:	64 c0       	rjmp	.+200    	; 0x23b94 <udc_req_std_dev_get_descriptor+0x102>
   23acc:	0f 97       	sbiw	r24, 0x0f	; 15
   23ace:	09 f4       	brne	.+2      	; 0x23ad2 <udc_req_std_dev_get_descriptor+0x40>
   23ad0:	4a c0       	rjmp	.+148    	; 0x23b66 <udc_req_std_dev_get_descriptor+0xd4>
   23ad2:	68 c0       	rjmp	.+208    	; 0x23ba4 <udc_req_std_dev_get_descriptor+0x112>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
   23ad4:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_config>
   23ad8:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <udc_config+0x1>
   23adc:	fc 01       	movw	r30, r24
   23ade:	80 81       	ld	r24, Z
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
   23ae0:	28 2f       	mov	r18, r24
   23ae2:	30 e0       	ldi	r19, 0x00	; 0
				(uint8_t *) udc_config.confdev_lsfs,
   23ae4:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_config>
   23ae8:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
   23aec:	b9 01       	movw	r22, r18
   23aee:	0e 94 3c ba 	call	0x17478	; 0x17478 <udd_set_setup_payload>
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
		}
		break;
   23af2:	5b c0       	rjmp	.+182    	; 0x23baa <udc_req_std_dev_get_descriptor+0x118>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
   23af4:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_config>
   23af8:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <udc_config+0x1>
   23afc:	fc 01       	movw	r30, r24
   23afe:	91 89       	ldd	r25, Z+17	; 0x11
   23b00:	89 81       	ldd	r24, Y+1	; 0x01
   23b02:	89 17       	cp	r24, r25
   23b04:	10 f0       	brcs	.+4      	; 0x23b0a <udc_req_std_dev_get_descriptor+0x78>
					bNumConfigurations) {
				return false;
   23b06:	80 e0       	ldi	r24, 0x00	; 0
   23b08:	64 c0       	rjmp	.+200    	; 0x23bd2 <udc_req_std_dev_get_descriptor+0x140>
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
   23b0a:	20 91 c0 20 	lds	r18, 0x20C0	; 0x8020c0 <udc_config+0x2>
   23b0e:	30 91 c1 20 	lds	r19, 0x20C1	; 0x8020c1 <udc_config+0x3>
   23b12:	89 81       	ldd	r24, Y+1	; 0x01
   23b14:	88 2f       	mov	r24, r24
   23b16:	90 e0       	ldi	r25, 0x00	; 0
   23b18:	88 0f       	add	r24, r24
   23b1a:	99 1f       	adc	r25, r25
   23b1c:	88 0f       	add	r24, r24
   23b1e:	99 1f       	adc	r25, r25
   23b20:	82 0f       	add	r24, r18
   23b22:	93 1f       	adc	r25, r19
   23b24:	fc 01       	movw	r30, r24
   23b26:	80 81       	ld	r24, Z
   23b28:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
   23b2a:	fc 01       	movw	r30, r24
   23b2c:	42 81       	ldd	r20, Z+2	; 0x02
   23b2e:	53 81       	ldd	r21, Z+3	; 0x03
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
   23b30:	20 91 c0 20 	lds	r18, 0x20C0	; 0x8020c0 <udc_config+0x2>
   23b34:	30 91 c1 20 	lds	r19, 0x20C1	; 0x8020c1 <udc_config+0x3>
   23b38:	89 81       	ldd	r24, Y+1	; 0x01
   23b3a:	88 2f       	mov	r24, r24
   23b3c:	90 e0       	ldi	r25, 0x00	; 0
   23b3e:	88 0f       	add	r24, r24
   23b40:	99 1f       	adc	r25, r25
   23b42:	88 0f       	add	r24, r24
   23b44:	99 1f       	adc	r25, r25
   23b46:	82 0f       	add	r24, r18
   23b48:	93 1f       	adc	r25, r19
   23b4a:	fc 01       	movw	r30, r24
   23b4c:	80 81       	ld	r24, Z
   23b4e:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
   23b50:	ba 01       	movw	r22, r20
   23b52:	0e 94 3c ba 	call	0x17478	; 0x17478 <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
   23b56:	80 91 53 31 	lds	r24, 0x3153	; 0x803153 <udd_g_ctrlreq+0x8>
   23b5a:	90 91 54 31 	lds	r25, 0x3154	; 0x803154 <udd_g_ctrlreq+0x9>
   23b5e:	22 e0       	ldi	r18, 0x02	; 2
   23b60:	fc 01       	movw	r30, r24
   23b62:	21 83       	std	Z+1, r18	; 0x01
				USB_DT_CONFIGURATION;
		break;
   23b64:	22 c0       	rjmp	.+68     	; 0x23baa <udc_req_std_dev_get_descriptor+0x118>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
   23b66:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_config+0x4>
   23b6a:	90 91 c3 20 	lds	r25, 0x20C3	; 0x8020c3 <udc_config+0x5>
   23b6e:	89 2b       	or	r24, r25
   23b70:	11 f4       	brne	.+4      	; 0x23b76 <udc_req_std_dev_get_descriptor+0xe4>
			return false;
   23b72:	80 e0       	ldi	r24, 0x00	; 0
   23b74:	2e c0       	rjmp	.+92     	; 0x23bd2 <udc_req_std_dev_get_descriptor+0x140>
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
				udc_config.conf_bos->wTotalLength);
   23b76:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_config+0x4>
   23b7a:	90 91 c3 20 	lds	r25, 0x20C3	; 0x8020c3 <udc_config+0x5>
	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
   23b7e:	fc 01       	movw	r30, r24
   23b80:	22 81       	ldd	r18, Z+2	; 0x02
   23b82:	33 81       	ldd	r19, Z+3	; 0x03
   23b84:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_config+0x4>
   23b88:	90 91 c3 20 	lds	r25, 0x20C3	; 0x8020c3 <udc_config+0x5>
   23b8c:	b9 01       	movw	r22, r18
   23b8e:	0e 94 3c ba 	call	0x17478	; 0x17478 <udd_set_setup_payload>
				udc_config.conf_bos->wTotalLength);
		break;

	case USB_DT_STRING:
		// String descriptor requested
		if (!udc_req_std_dev_get_str_desc()) {
   23b92:	0b c0       	rjmp	.+22     	; 0x23baa <udc_req_std_dev_get_descriptor+0x118>
   23b94:	10 df       	rcall	.-480    	; 0x239b6 <udc_req_std_dev_get_str_desc>
   23b96:	98 2f       	mov	r25, r24
   23b98:	81 e0       	ldi	r24, 0x01	; 1
   23b9a:	89 27       	eor	r24, r25
   23b9c:	88 23       	and	r24, r24
			return false;
   23b9e:	21 f0       	breq	.+8      	; 0x23ba8 <udc_req_std_dev_get_descriptor+0x116>
   23ba0:	80 e0       	ldi	r24, 0x00	; 0
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
   23ba2:	17 c0       	rjmp	.+46     	; 0x23bd2 <udc_req_std_dev_get_descriptor+0x140>
   23ba4:	80 e0       	ldi	r24, 0x00	; 0
	case USB_DT_STRING:
		// String descriptor requested
		if (!udc_req_std_dev_get_str_desc()) {
			return false;
		}
		break;
   23ba6:	15 c0       	rjmp	.+42     	; 0x23bd2 <udc_req_std_dev_get_descriptor+0x140>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
   23ba8:	00 00       	nop
   23baa:	20 91 51 31 	lds	r18, 0x3151	; 0x803151 <udd_g_ctrlreq+0x6>
   23bae:	30 91 52 31 	lds	r19, 0x3152	; 0x803152 <udd_g_ctrlreq+0x7>
   23bb2:	80 91 55 31 	lds	r24, 0x3155	; 0x803155 <udd_g_ctrlreq+0xa>
   23bb6:	90 91 56 31 	lds	r25, 0x3156	; 0x803156 <udd_g_ctrlreq+0xb>
   23bba:	28 17       	cp	r18, r24
   23bbc:	39 07       	cpc	r19, r25
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
   23bbe:	40 f4       	brcc	.+16     	; 0x23bd0 <udc_req_std_dev_get_descriptor+0x13e>
   23bc0:	80 91 51 31 	lds	r24, 0x3151	; 0x803151 <udd_g_ctrlreq+0x6>
   23bc4:	90 91 52 31 	lds	r25, 0x3152	; 0x803152 <udd_g_ctrlreq+0x7>
   23bc8:	80 93 55 31 	sts	0x3155, r24	; 0x803155 <udd_g_ctrlreq+0xa>
   23bcc:	90 93 56 31 	sts	0x3156, r25	; 0x803156 <udd_g_ctrlreq+0xb>
	}
	return true;
}
   23bd0:	81 e0       	ldi	r24, 0x01	; 1
   23bd2:	0f 90       	pop	r0
   23bd4:	df 91       	pop	r29
   23bd6:	cf 91       	pop	r28
   23bd8:	08 95       	ret

00023bda <udc_req_std_dev_get_configuration>:
 * \brief Standard device request to get configuration number
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
   23bda:	cf 93       	push	r28
   23bdc:	df 93       	push	r29
   23bde:	cd b7       	in	r28, 0x3d	; 61
   23be0:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength != 1) {
   23be2:	80 91 51 31 	lds	r24, 0x3151	; 0x803151 <udd_g_ctrlreq+0x6>
   23be6:	90 91 52 31 	lds	r25, 0x3152	; 0x803152 <udd_g_ctrlreq+0x7>
   23bea:	01 97       	sbiw	r24, 0x01	; 1
   23bec:	11 f0       	breq	.+4      	; 0x23bf2 <udc_req_std_dev_get_configuration+0x18>
		return false;
   23bee:	80 e0       	ldi	r24, 0x00	; 0
   23bf0:	07 c0       	rjmp	.+14     	; 0x23c00 <udc_req_std_dev_get_configuration+0x26>
	}

	udd_set_setup_payload(&udc_num_configuration,1);
   23bf2:	61 e0       	ldi	r22, 0x01	; 1
   23bf4:	70 e0       	ldi	r23, 0x00	; 0
   23bf6:	84 e3       	ldi	r24, 0x34	; 52
   23bf8:	91 e3       	ldi	r25, 0x31	; 49
   23bfa:	0e 94 3c ba 	call	0x17478	; 0x17478 <udd_set_setup_payload>
	return true;
   23bfe:	81 e0       	ldi	r24, 0x01	; 1
}
   23c00:	df 91       	pop	r29
   23c02:	cf 91       	pop	r28
   23c04:	08 95       	ret

00023c06 <udc_req_std_dev_set_configuration>:
 * \brief Standard device request to enable a configuration
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_configuration(void)
{
   23c06:	cf 93       	push	r28
   23c08:	df 93       	push	r29
   23c0a:	1f 92       	push	r1
   23c0c:	cd b7       	in	r28, 0x3d	; 61
   23c0e:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
   23c10:	80 91 51 31 	lds	r24, 0x3151	; 0x803151 <udd_g_ctrlreq+0x6>
   23c14:	90 91 52 31 	lds	r25, 0x3152	; 0x803152 <udd_g_ctrlreq+0x7>
   23c18:	89 2b       	or	r24, r25
   23c1a:	11 f0       	breq	.+4      	; 0x23c20 <udc_req_std_dev_set_configuration+0x1a>
		return false;
   23c1c:	80 e0       	ldi	r24, 0x00	; 0
   23c1e:	56 c0       	rjmp	.+172    	; 0x23ccc <udc_req_std_dev_set_configuration+0xc6>
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
   23c20:	0e 94 1d ba 	call	0x1743a	; 0x1743a <udd_getaddress>
   23c24:	88 23       	and	r24, r24
   23c26:	11 f4       	brne	.+4      	; 0x23c2c <udc_req_std_dev_set_configuration+0x26>
		return false;
   23c28:	80 e0       	ldi	r24, 0x00	; 0
   23c2a:	50 c0       	rjmp	.+160    	; 0x23ccc <udc_req_std_dev_set_configuration+0xc6>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   23c2c:	80 91 4d 31 	lds	r24, 0x314D	; 0x80314d <udd_g_ctrlreq+0x2>
   23c30:	90 91 4e 31 	lds	r25, 0x314E	; 0x80314e <udd_g_ctrlreq+0x3>
   23c34:	9c 01       	movw	r18, r24
   23c36:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
   23c38:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_config>
   23c3c:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <udc_config+0x1>
   23c40:	fc 01       	movw	r30, r24
   23c42:	81 89       	ldd	r24, Z+17	; 0x11
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   23c44:	88 2f       	mov	r24, r24
   23c46:	90 e0       	ldi	r25, 0x00	; 0
   23c48:	82 17       	cp	r24, r18
   23c4a:	93 07       	cpc	r25, r19
   23c4c:	10 f4       	brcc	.+4      	; 0x23c52 <udc_req_std_dev_set_configuration+0x4c>
				udc_config.confdev_lsfs->bNumConfigurations) {
			return false;
   23c4e:	80 e0       	ldi	r24, 0x00	; 0
		}
	}

	// Reset current configuration
	udc_reset();
   23c50:	3d c0       	rjmp	.+122    	; 0x23ccc <udc_req_std_dev_set_configuration+0xc6>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
   23c52:	51 dd       	rcall	.-1374   	; 0x236f6 <udc_reset>
   23c54:	80 91 4d 31 	lds	r24, 0x314D	; 0x80314d <udd_g_ctrlreq+0x2>
   23c58:	90 91 4e 31 	lds	r25, 0x314E	; 0x80314e <udd_g_ctrlreq+0x3>
   23c5c:	80 93 34 31 	sts	0x3134, r24	; 0x803134 <udc_num_configuration>
	if (udc_num_configuration == 0) {
   23c60:	80 91 34 31 	lds	r24, 0x3134	; 0x803134 <udc_num_configuration>
   23c64:	88 23       	and	r24, r24
		return true; // Default empty configuration requested
   23c66:	11 f4       	brne	.+4      	; 0x23c6c <udc_req_std_dev_set_configuration+0x66>
   23c68:	81 e0       	ldi	r24, 0x01	; 1
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
   23c6a:	30 c0       	rjmp	.+96     	; 0x23ccc <udc_req_std_dev_set_configuration+0xc6>
   23c6c:	20 91 c0 20 	lds	r18, 0x20C0	; 0x8020c0 <udc_config+0x2>
   23c70:	30 91 c1 20 	lds	r19, 0x20C1	; 0x8020c1 <udc_config+0x3>
   23c74:	80 91 34 31 	lds	r24, 0x3134	; 0x803134 <udc_num_configuration>
   23c78:	88 2f       	mov	r24, r24
   23c7a:	90 e0       	ldi	r25, 0x00	; 0
   23c7c:	81 50       	subi	r24, 0x01	; 1
   23c7e:	90 4c       	sbci	r25, 0xC0	; 192
   23c80:	88 0f       	add	r24, r24
   23c82:	99 1f       	adc	r25, r25
   23c84:	88 0f       	add	r24, r24
   23c86:	99 1f       	adc	r25, r25
   23c88:	82 0f       	add	r24, r18
   23c8a:	93 1f       	adc	r25, r19
   23c8c:	80 93 36 31 	sts	0x3136, r24	; 0x803136 <udc_ptr_conf>
   23c90:	90 93 37 31 	sts	0x3137, r25	; 0x803137 <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   23c94:	19 82       	std	Y+1, r1	; 0x01
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
   23c96:	0d c0       	rjmp	.+26     	; 0x23cb2 <udc_req_std_dev_set_configuration+0xac>
   23c98:	60 e0       	ldi	r22, 0x00	; 0
   23c9a:	89 81       	ldd	r24, Y+1	; 0x01
   23c9c:	c1 dc       	rcall	.-1662   	; 0x23620 <udc_iface_enable>
   23c9e:	98 2f       	mov	r25, r24
   23ca0:	81 e0       	ldi	r24, 0x01	; 1
   23ca2:	89 27       	eor	r24, r25
   23ca4:	88 23       	and	r24, r24
			return false;
   23ca6:	11 f0       	breq	.+4      	; 0x23cac <udc_req_std_dev_set_configuration+0xa6>
   23ca8:	80 e0       	ldi	r24, 0x00	; 0
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
   23caa:	10 c0       	rjmp	.+32     	; 0x23ccc <udc_req_std_dev_set_configuration+0xc6>
   23cac:	89 81       	ldd	r24, Y+1	; 0x01
   23cae:	8f 5f       	subi	r24, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   23cb0:	89 83       	std	Y+1, r24	; 0x01
   23cb2:	80 91 36 31 	lds	r24, 0x3136	; 0x803136 <udc_ptr_conf>
   23cb6:	90 91 37 31 	lds	r25, 0x3137	; 0x803137 <udc_ptr_conf+0x1>
   23cba:	fc 01       	movw	r30, r24
   23cbc:	80 81       	ld	r24, Z
   23cbe:	91 81       	ldd	r25, Z+1	; 0x01
   23cc0:	fc 01       	movw	r30, r24
   23cc2:	94 81       	ldd	r25, Z+4	; 0x04
   23cc4:	89 81       	ldd	r24, Y+1	; 0x01
   23cc6:	89 17       	cp	r24, r25
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
			return false;
		}
	}
	return true;
   23cc8:	38 f3       	brcs	.-50     	; 0x23c98 <udc_req_std_dev_set_configuration+0x92>
}
   23cca:	81 e0       	ldi	r24, 0x01	; 1
   23ccc:	0f 90       	pop	r0
   23cce:	df 91       	pop	r29
   23cd0:	cf 91       	pop	r28
   23cd2:	08 95       	ret

00023cd4 <udc_req_std_iface_get_setting>:
 * to get the alternate setting number of an interface
 *
 * \return true if success
 */
static bool udc_req_std_iface_get_setting(void)
{
   23cd4:	cf 93       	push	r28
   23cd6:	df 93       	push	r29
   23cd8:	00 d0       	rcall	.+0      	; 0x23cda <udc_req_std_iface_get_setting+0x6>
   23cda:	cd b7       	in	r28, 0x3d	; 61
   23cdc:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
   23cde:	80 91 51 31 	lds	r24, 0x3151	; 0x803151 <udd_g_ctrlreq+0x6>
   23ce2:	90 91 52 31 	lds	r25, 0x3152	; 0x803152 <udd_g_ctrlreq+0x7>
   23ce6:	01 97       	sbiw	r24, 0x01	; 1
   23ce8:	11 f0       	breq	.+4      	; 0x23cee <udc_req_std_iface_get_setting+0x1a>
		return false; // Error in request
   23cea:	80 e0       	ldi	r24, 0x00	; 0
   23cec:	46 c0       	rjmp	.+140    	; 0x23d7a <udc_req_std_iface_get_setting+0xa6>
	}
	if (!udc_num_configuration) {
   23cee:	80 91 34 31 	lds	r24, 0x3134	; 0x803134 <udc_num_configuration>
   23cf2:	88 23       	and	r24, r24
   23cf4:	11 f4       	brne	.+4      	; 0x23cfa <udc_req_std_iface_get_setting+0x26>
		return false; // The device is not is configured state yet
   23cf6:	80 e0       	ldi	r24, 0x00	; 0
   23cf8:	40 c0       	rjmp	.+128    	; 0x23d7a <udc_req_std_iface_get_setting+0xa6>
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   23cfa:	80 91 4f 31 	lds	r24, 0x314F	; 0x80314f <udd_g_ctrlreq+0x4>
   23cfe:	90 91 50 31 	lds	r25, 0x3150	; 0x803150 <udd_g_ctrlreq+0x5>
   23d02:	89 83       	std	Y+1, r24	; 0x01
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   23d04:	80 91 36 31 	lds	r24, 0x3136	; 0x803136 <udc_ptr_conf>
   23d08:	90 91 37 31 	lds	r25, 0x3137	; 0x803137 <udc_ptr_conf+0x1>
   23d0c:	fc 01       	movw	r30, r24
   23d0e:	80 81       	ld	r24, Z
   23d10:	91 81       	ldd	r25, Z+1	; 0x01
   23d12:	fc 01       	movw	r30, r24
   23d14:	94 81       	ldd	r25, Z+4	; 0x04
   23d16:	89 81       	ldd	r24, Y+1	; 0x01
   23d18:	89 17       	cp	r24, r25
   23d1a:	10 f0       	brcs	.+4      	; 0x23d20 <udc_req_std_iface_get_setting+0x4c>
		return false;
   23d1c:	80 e0       	ldi	r24, 0x00	; 0
   23d1e:	2d c0       	rjmp	.+90     	; 0x23d7a <udc_req_std_iface_get_setting+0xa6>
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   23d20:	60 e0       	ldi	r22, 0x00	; 0
   23d22:	89 81       	ldd	r24, Y+1	; 0x01
   23d24:	b8 db       	rcall	.-2192   	; 0x23496 <udc_update_iface_desc>
   23d26:	98 2f       	mov	r25, r24
   23d28:	81 e0       	ldi	r24, 0x01	; 1
   23d2a:	89 27       	eor	r24, r25
   23d2c:	88 23       	and	r24, r24
   23d2e:	11 f0       	breq	.+4      	; 0x23d34 <udc_req_std_iface_get_setting+0x60>
		return false;
   23d30:	80 e0       	ldi	r24, 0x00	; 0
   23d32:	23 c0       	rjmp	.+70     	; 0x23d7a <udc_req_std_iface_get_setting+0xa6>
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   23d34:	80 91 36 31 	lds	r24, 0x3136	; 0x803136 <udc_ptr_conf>
   23d38:	90 91 37 31 	lds	r25, 0x3137	; 0x803137 <udc_ptr_conf+0x1>
   23d3c:	fc 01       	movw	r30, r24
   23d3e:	22 81       	ldd	r18, Z+2	; 0x02
   23d40:	33 81       	ldd	r19, Z+3	; 0x03
   23d42:	89 81       	ldd	r24, Y+1	; 0x01
   23d44:	88 2f       	mov	r24, r24
   23d46:	90 e0       	ldi	r25, 0x00	; 0
   23d48:	88 0f       	add	r24, r24
   23d4a:	99 1f       	adc	r25, r25
   23d4c:	82 0f       	add	r24, r18
   23d4e:	93 1f       	adc	r25, r19
   23d50:	fc 01       	movw	r30, r24
   23d52:	80 81       	ld	r24, Z
   23d54:	91 81       	ldd	r25, Z+1	; 0x01
   23d56:	8a 83       	std	Y+2, r24	; 0x02
   23d58:	9b 83       	std	Y+3, r25	; 0x03
	udc_iface_setting = udi_api->getsetting();
   23d5a:	8a 81       	ldd	r24, Y+2	; 0x02
   23d5c:	9b 81       	ldd	r25, Y+3	; 0x03
   23d5e:	fc 01       	movw	r30, r24
   23d60:	86 81       	ldd	r24, Z+6	; 0x06
   23d62:	97 81       	ldd	r25, Z+7	; 0x07
   23d64:	fc 01       	movw	r30, r24
   23d66:	19 95       	eicall
   23d68:	80 93 32 31 	sts	0x3132, r24	; 0x803132 <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
   23d6c:	61 e0       	ldi	r22, 0x01	; 1
   23d6e:	70 e0       	ldi	r23, 0x00	; 0
   23d70:	82 e3       	ldi	r24, 0x32	; 50
   23d72:	91 e3       	ldi	r25, 0x31	; 49
   23d74:	0e 94 3c ba 	call	0x17478	; 0x17478 <udd_set_setup_payload>
	return true;
   23d78:	81 e0       	ldi	r24, 0x01	; 1
}
   23d7a:	23 96       	adiw	r28, 0x03	; 3
   23d7c:	cd bf       	out	0x3d, r28	; 61
   23d7e:	de bf       	out	0x3e, r29	; 62
   23d80:	df 91       	pop	r29
   23d82:	cf 91       	pop	r28
   23d84:	08 95       	ret

00023d86 <udc_req_std_iface_set_setting>:
 * to set an alternate setting of an interface
 *
 * \return true if success
 */
static bool udc_req_std_iface_set_setting(void)
{
   23d86:	cf 93       	push	r28
   23d88:	df 93       	push	r29
   23d8a:	1f 92       	push	r1
   23d8c:	1f 92       	push	r1
   23d8e:	cd b7       	in	r28, 0x3d	; 61
   23d90:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
   23d92:	80 91 51 31 	lds	r24, 0x3151	; 0x803151 <udd_g_ctrlreq+0x6>
   23d96:	90 91 52 31 	lds	r25, 0x3152	; 0x803152 <udd_g_ctrlreq+0x7>
   23d9a:	89 2b       	or	r24, r25
   23d9c:	11 f0       	breq	.+4      	; 0x23da2 <udc_req_std_iface_set_setting+0x1c>
		return false; // Error in request
   23d9e:	80 e0       	ldi	r24, 0x00	; 0
   23da0:	1c c0       	rjmp	.+56     	; 0x23dda <udc_req_std_iface_set_setting+0x54>
	}
	if (!udc_num_configuration) {
   23da2:	80 91 34 31 	lds	r24, 0x3134	; 0x803134 <udc_num_configuration>
   23da6:	88 23       	and	r24, r24
   23da8:	11 f4       	brne	.+4      	; 0x23dae <udc_req_std_iface_set_setting+0x28>
		return false; // The device is not is configured state yet
   23daa:	80 e0       	ldi	r24, 0x00	; 0
   23dac:	16 c0       	rjmp	.+44     	; 0x23dda <udc_req_std_iface_set_setting+0x54>
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   23dae:	80 91 4f 31 	lds	r24, 0x314F	; 0x80314f <udd_g_ctrlreq+0x4>
   23db2:	90 91 50 31 	lds	r25, 0x3150	; 0x803150 <udd_g_ctrlreq+0x5>
   23db6:	89 83       	std	Y+1, r24	; 0x01
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
   23db8:	80 91 4d 31 	lds	r24, 0x314D	; 0x80314d <udd_g_ctrlreq+0x2>
   23dbc:	90 91 4e 31 	lds	r25, 0x314E	; 0x80314e <udd_g_ctrlreq+0x3>
   23dc0:	8a 83       	std	Y+2, r24	; 0x02

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
   23dc2:	89 81       	ldd	r24, Y+1	; 0x01
   23dc4:	d1 db       	rcall	.-2142   	; 0x23568 <udc_iface_disable>
   23dc6:	98 2f       	mov	r25, r24
   23dc8:	81 e0       	ldi	r24, 0x01	; 1
   23dca:	89 27       	eor	r24, r25
   23dcc:	88 23       	and	r24, r24
   23dce:	11 f0       	breq	.+4      	; 0x23dd4 <udc_req_std_iface_set_setting+0x4e>
		return false;
   23dd0:	80 e0       	ldi	r24, 0x00	; 0
   23dd2:	03 c0       	rjmp	.+6      	; 0x23dda <udc_req_std_iface_set_setting+0x54>
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
   23dd4:	6a 81       	ldd	r22, Y+2	; 0x02
   23dd6:	89 81       	ldd	r24, Y+1	; 0x01
   23dd8:	23 dc       	rcall	.-1978   	; 0x23620 <udc_iface_enable>
}
   23dda:	0f 90       	pop	r0
   23ddc:	0f 90       	pop	r0
   23dde:	df 91       	pop	r29
   23de0:	cf 91       	pop	r28
   23de2:	08 95       	ret

00023de4 <udc_reqstd>:
 * \brief Main routine to manage the standard USB SETUP request
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
   23de4:	cf 93       	push	r28
   23de6:	df 93       	push	r29
   23de8:	cd b7       	in	r28, 0x3d	; 61
   23dea:	de b7       	in	r29, 0x3e	; 62
	if (Udd_setup_is_in()) {
   23dec:	80 91 4b 31 	lds	r24, 0x314B	; 0x80314b <udd_g_ctrlreq>
   23df0:	88 23       	and	r24, r24
   23df2:	0c f0       	brlt	.+2      	; 0x23df6 <udc_reqstd+0x12>
   23df4:	46 c0       	rjmp	.+140    	; 0x23e82 <udc_reqstd+0x9e>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
   23df6:	80 91 51 31 	lds	r24, 0x3151	; 0x803151 <udd_g_ctrlreq+0x6>
   23dfa:	90 91 52 31 	lds	r25, 0x3152	; 0x803152 <udd_g_ctrlreq+0x7>
   23dfe:	89 2b       	or	r24, r25
   23e00:	11 f4       	brne	.+4      	; 0x23e06 <udc_reqstd+0x22>
			return false; // Error for USB host
   23e02:	80 e0       	ldi	r24, 0x00	; 0
   23e04:	8d c0       	rjmp	.+282    	; 0x23f20 <udc_reqstd+0x13c>
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   23e06:	80 91 4b 31 	lds	r24, 0x314B	; 0x80314b <udd_g_ctrlreq>
   23e0a:	88 2f       	mov	r24, r24
   23e0c:	90 e0       	ldi	r25, 0x00	; 0
   23e0e:	8f 71       	andi	r24, 0x1F	; 31
   23e10:	99 27       	eor	r25, r25
   23e12:	89 2b       	or	r24, r25
   23e14:	99 f4       	brne	.+38     	; 0x23e3c <udc_reqstd+0x58>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   23e16:	80 91 4c 31 	lds	r24, 0x314C	; 0x80314c <udd_g_ctrlreq+0x1>
   23e1a:	88 2f       	mov	r24, r24
   23e1c:	90 e0       	ldi	r25, 0x00	; 0
   23e1e:	86 30       	cpi	r24, 0x06	; 6
   23e20:	91 05       	cpc	r25, r1
   23e22:	41 f0       	breq	.+16     	; 0x23e34 <udc_reqstd+0x50>
   23e24:	88 30       	cpi	r24, 0x08	; 8
   23e26:	91 05       	cpc	r25, r1
   23e28:	39 f0       	breq	.+14     	; 0x23e38 <udc_reqstd+0x54>
   23e2a:	89 2b       	or	r24, r25
   23e2c:	09 f0       	breq	.+2      	; 0x23e30 <udc_reqstd+0x4c>
			case USB_REQ_GET_STATUS:
				return udc_req_std_dev_get_status();
   23e2e:	06 c0       	rjmp	.+12     	; 0x23e3c <udc_reqstd+0x58>
			case USB_REQ_GET_DESCRIPTOR:
				return udc_req_std_dev_get_descriptor();
   23e30:	de dc       	rcall	.-1604   	; 0x237ee <udc_req_std_dev_get_status>
   23e32:	76 c0       	rjmp	.+236    	; 0x23f20 <udc_reqstd+0x13c>
			case USB_REQ_GET_CONFIGURATION:
				return udc_req_std_dev_get_configuration();
   23e34:	2e de       	rcall	.-932    	; 0x23a92 <udc_req_std_dev_get_descriptor>
   23e36:	74 c0       	rjmp	.+232    	; 0x23f20 <udc_reqstd+0x13c>
   23e38:	d0 de       	rcall	.-608    	; 0x23bda <udc_req_std_dev_get_configuration>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   23e3a:	72 c0       	rjmp	.+228    	; 0x23f20 <udc_reqstd+0x13c>
   23e3c:	80 91 4b 31 	lds	r24, 0x314B	; 0x80314b <udd_g_ctrlreq>
   23e40:	88 2f       	mov	r24, r24
   23e42:	90 e0       	ldi	r25, 0x00	; 0
   23e44:	8f 71       	andi	r24, 0x1F	; 31
   23e46:	99 27       	eor	r25, r25
   23e48:	01 97       	sbiw	r24, 0x01	; 1
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
   23e4a:	49 f4       	brne	.+18     	; 0x23e5e <udc_reqstd+0x7a>
   23e4c:	80 91 4c 31 	lds	r24, 0x314C	; 0x80314c <udd_g_ctrlreq+0x1>
   23e50:	88 2f       	mov	r24, r24
   23e52:	90 e0       	ldi	r25, 0x00	; 0
			case USB_REQ_GET_INTERFACE:
				return udc_req_std_iface_get_setting();
			default:
				break;
   23e54:	0a 97       	sbiw	r24, 0x0a	; 10

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_GET_INTERFACE:
				return udc_req_std_iface_get_setting();
   23e56:	09 f0       	breq	.+2      	; 0x23e5a <udc_reqstd+0x76>
   23e58:	02 c0       	rjmp	.+4      	; 0x23e5e <udc_reqstd+0x7a>
   23e5a:	3c df       	rcall	.-392    	; 0x23cd4 <udc_req_std_iface_get_setting>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   23e5c:	61 c0       	rjmp	.+194    	; 0x23f20 <udc_reqstd+0x13c>
   23e5e:	80 91 4b 31 	lds	r24, 0x314B	; 0x80314b <udd_g_ctrlreq>
   23e62:	88 2f       	mov	r24, r24
   23e64:	90 e0       	ldi	r25, 0x00	; 0
   23e66:	8f 71       	andi	r24, 0x1F	; 31
   23e68:	99 27       	eor	r25, r25
   23e6a:	02 97       	sbiw	r24, 0x02	; 2
   23e6c:	09 f0       	breq	.+2      	; 0x23e70 <udc_reqstd+0x8c>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
   23e6e:	57 c0       	rjmp	.+174    	; 0x23f1e <udc_reqstd+0x13a>
   23e70:	80 91 4c 31 	lds	r24, 0x314C	; 0x80314c <udd_g_ctrlreq+0x1>
   23e74:	88 2f       	mov	r24, r24
   23e76:	90 e0       	ldi	r25, 0x00	; 0
			case USB_REQ_GET_STATUS:
				return udc_req_std_ep_get_status();
			default:
				break;
   23e78:	89 2b       	or	r24, r25
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_GET_STATUS:
				return udc_req_std_ep_get_status();
   23e7a:	09 f0       	breq	.+2      	; 0x23e7e <udc_reqstd+0x9a>
   23e7c:	50 c0       	rjmp	.+160    	; 0x23f1e <udc_reqstd+0x13a>
   23e7e:	cd dc       	rcall	.-1638   	; 0x2381a <udc_req_std_ep_get_status>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   23e80:	4f c0       	rjmp	.+158    	; 0x23f20 <udc_reqstd+0x13c>
   23e82:	80 91 4b 31 	lds	r24, 0x314B	; 0x80314b <udd_g_ctrlreq>
   23e86:	88 2f       	mov	r24, r24
   23e88:	90 e0       	ldi	r25, 0x00	; 0
   23e8a:	8f 71       	andi	r24, 0x1F	; 31
   23e8c:	99 27       	eor	r25, r25
   23e8e:	89 2b       	or	r24, r25
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   23e90:	f9 f4       	brne	.+62     	; 0x23ed0 <udc_reqstd+0xec>
   23e92:	80 91 4c 31 	lds	r24, 0x314C	; 0x80314c <udd_g_ctrlreq+0x1>
   23e96:	88 2f       	mov	r24, r24
   23e98:	90 e0       	ldi	r25, 0x00	; 0
   23e9a:	85 30       	cpi	r24, 0x05	; 5
   23e9c:	91 05       	cpc	r25, r1
   23e9e:	79 f0       	breq	.+30     	; 0x23ebe <udc_reqstd+0xda>
   23ea0:	86 30       	cpi	r24, 0x06	; 6
   23ea2:	91 05       	cpc	r25, r1
   23ea4:	34 f4       	brge	.+12     	; 0x23eb2 <udc_reqstd+0xce>
   23ea6:	81 30       	cpi	r24, 0x01	; 1
   23ea8:	91 05       	cpc	r25, r1
   23eaa:	59 f0       	breq	.+22     	; 0x23ec2 <udc_reqstd+0xde>
   23eac:	03 97       	sbiw	r24, 0x03	; 3
				return udc_req_std_dev_set_configuration();
			case USB_REQ_SET_DESCRIPTOR:
				/* Not supported (defined as optional by the USB 2.0 spec) */
				break;
			default:
				break;
   23eae:	59 f0       	breq	.+22     	; 0x23ec6 <udc_reqstd+0xe2>
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   23eb0:	0f c0       	rjmp	.+30     	; 0x23ed0 <udc_reqstd+0xec>
   23eb2:	87 30       	cpi	r24, 0x07	; 7
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
   23eb4:	91 05       	cpc	r25, r1
   23eb6:	59 f0       	breq	.+22     	; 0x23ece <udc_reqstd+0xea>
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
   23eb8:	09 97       	sbiw	r24, 0x09	; 9
   23eba:	39 f0       	breq	.+14     	; 0x23eca <udc_reqstd+0xe6>
   23ebc:	09 c0       	rjmp	.+18     	; 0x23ed0 <udc_reqstd+0xec>
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
   23ebe:	65 dd       	rcall	.-1334   	; 0x2398a <udc_req_std_dev_set_address>
   23ec0:	2f c0       	rjmp	.+94     	; 0x23f20 <udc_reqstd+0x13c>
   23ec2:	cd dc       	rcall	.-1638   	; 0x2385e <udc_req_std_dev_clear_feature>
			case USB_REQ_SET_CONFIGURATION:
				return udc_req_std_dev_set_configuration();
   23ec4:	2d c0       	rjmp	.+90     	; 0x23f20 <udc_reqstd+0x13c>
   23ec6:	0b dd       	rcall	.-1514   	; 0x238de <udc_req_std_dev_set_feature>
   23ec8:	2b c0       	rjmp	.+86     	; 0x23f20 <udc_reqstd+0x13c>
			case USB_REQ_SET_DESCRIPTOR:
				/* Not supported (defined as optional by the USB 2.0 spec) */
				break;
   23eca:	9d de       	rcall	.-710    	; 0x23c06 <udc_req_std_dev_set_configuration>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   23ecc:	29 c0       	rjmp	.+82     	; 0x23f20 <udc_reqstd+0x13c>
   23ece:	00 00       	nop
   23ed0:	80 91 4b 31 	lds	r24, 0x314B	; 0x80314b <udd_g_ctrlreq>
   23ed4:	88 2f       	mov	r24, r24
   23ed6:	90 e0       	ldi	r25, 0x00	; 0
   23ed8:	8f 71       	andi	r24, 0x1F	; 31
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
   23eda:	99 27       	eor	r25, r25
   23edc:	01 97       	sbiw	r24, 0x01	; 1
   23ede:	49 f4       	brne	.+18     	; 0x23ef2 <udc_reqstd+0x10e>
   23ee0:	80 91 4c 31 	lds	r24, 0x314C	; 0x80314c <udd_g_ctrlreq+0x1>
   23ee4:	88 2f       	mov	r24, r24
			case USB_REQ_SET_INTERFACE:
				return udc_req_std_iface_set_setting();
			default:
				break;
   23ee6:	90 e0       	ldi	r25, 0x00	; 0

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_SET_INTERFACE:
				return udc_req_std_iface_set_setting();
   23ee8:	0b 97       	sbiw	r24, 0x0b	; 11
   23eea:	09 f0       	breq	.+2      	; 0x23eee <udc_reqstd+0x10a>
   23eec:	02 c0       	rjmp	.+4      	; 0x23ef2 <udc_reqstd+0x10e>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   23eee:	4b df       	rcall	.-362    	; 0x23d86 <udc_req_std_iface_set_setting>
   23ef0:	17 c0       	rjmp	.+46     	; 0x23f20 <udc_reqstd+0x13c>
   23ef2:	80 91 4b 31 	lds	r24, 0x314B	; 0x80314b <udd_g_ctrlreq>
   23ef6:	88 2f       	mov	r24, r24
   23ef8:	90 e0       	ldi	r25, 0x00	; 0
   23efa:	8f 71       	andi	r24, 0x1F	; 31
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
   23efc:	99 27       	eor	r25, r25
   23efe:	02 97       	sbiw	r24, 0x02	; 2
   23f00:	71 f4       	brne	.+28     	; 0x23f1e <udc_reqstd+0x13a>
   23f02:	80 91 4c 31 	lds	r24, 0x314C	; 0x80314c <udd_g_ctrlreq+0x1>
   23f06:	88 2f       	mov	r24, r24
   23f08:	90 e0       	ldi	r25, 0x00	; 0
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_ep_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_ep_set_feature();
			default:
				break;
   23f0a:	81 30       	cpi	r24, 0x01	; 1
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_ep_clear_feature();
   23f0c:	91 05       	cpc	r25, r1
   23f0e:	19 f0       	breq	.+6      	; 0x23f16 <udc_reqstd+0x132>
   23f10:	03 97       	sbiw	r24, 0x03	; 3
			case USB_REQ_SET_FEATURE:
				return udc_req_std_ep_set_feature();
   23f12:	19 f0       	breq	.+6      	; 0x23f1a <udc_reqstd+0x136>
   23f14:	04 c0       	rjmp	.+8      	; 0x23f1e <udc_reqstd+0x13a>
   23f16:	c6 dc       	rcall	.-1652   	; 0x238a4 <udc_req_std_ep_clear_feature>
				break;
			}
		}
#endif
	}
	return false;
   23f18:	03 c0       	rjmp	.+6      	; 0x23f20 <udc_reqstd+0x13c>
}
   23f1a:	05 dd       	rcall	.-1526   	; 0x23926 <udc_req_std_ep_set_feature>
   23f1c:	01 c0       	rjmp	.+2      	; 0x23f20 <udc_reqstd+0x13c>
   23f1e:	80 e0       	ldi	r24, 0x00	; 0
   23f20:	df 91       	pop	r29
   23f22:	cf 91       	pop	r28
   23f24:	08 95       	ret

00023f26 <udc_req_iface>:
 * \brief Send the SETUP interface request to UDI
 *
 * \return true if the request is supported
 */
static bool udc_req_iface(void)
{
   23f26:	cf 93       	push	r28
   23f28:	df 93       	push	r29
   23f2a:	00 d0       	rcall	.+0      	; 0x23f2c <udc_req_iface+0x6>
   23f2c:	cd b7       	in	r28, 0x3d	; 61
   23f2e:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
   23f30:	80 91 34 31 	lds	r24, 0x3134	; 0x803134 <udc_num_configuration>
   23f34:	88 23       	and	r24, r24
   23f36:	11 f4       	brne	.+4      	; 0x23f3c <udc_req_iface+0x16>
		return false; // The device is not is configured state yet
   23f38:	80 e0       	ldi	r24, 0x00	; 0
   23f3a:	48 c0       	rjmp	.+144    	; 0x23fcc <udc_req_iface+0xa6>
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   23f3c:	80 91 4f 31 	lds	r24, 0x314F	; 0x80314f <udd_g_ctrlreq+0x4>
   23f40:	90 91 50 31 	lds	r25, 0x3150	; 0x803150 <udd_g_ctrlreq+0x5>
   23f44:	89 83       	std	Y+1, r24	; 0x01
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   23f46:	80 91 36 31 	lds	r24, 0x3136	; 0x803136 <udc_ptr_conf>
   23f4a:	90 91 37 31 	lds	r25, 0x3137	; 0x803137 <udc_ptr_conf+0x1>
   23f4e:	fc 01       	movw	r30, r24
   23f50:	80 81       	ld	r24, Z
   23f52:	91 81       	ldd	r25, Z+1	; 0x01
   23f54:	fc 01       	movw	r30, r24
   23f56:	94 81       	ldd	r25, Z+4	; 0x04
   23f58:	89 81       	ldd	r24, Y+1	; 0x01
   23f5a:	89 17       	cp	r24, r25
   23f5c:	10 f0       	brcs	.+4      	; 0x23f62 <udc_req_iface+0x3c>
		return false;
   23f5e:	80 e0       	ldi	r24, 0x00	; 0
   23f60:	35 c0       	rjmp	.+106    	; 0x23fcc <udc_req_iface+0xa6>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   23f62:	60 e0       	ldi	r22, 0x00	; 0
   23f64:	89 81       	ldd	r24, Y+1	; 0x01
   23f66:	97 da       	rcall	.-2770   	; 0x23496 <udc_update_iface_desc>
   23f68:	98 2f       	mov	r25, r24
   23f6a:	81 e0       	ldi	r24, 0x01	; 1
   23f6c:	89 27       	eor	r24, r25
   23f6e:	88 23       	and	r24, r24
   23f70:	11 f0       	breq	.+4      	; 0x23f76 <udc_req_iface+0x50>
		return false;
   23f72:	80 e0       	ldi	r24, 0x00	; 0
   23f74:	2b c0       	rjmp	.+86     	; 0x23fcc <udc_req_iface+0xa6>
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   23f76:	80 91 36 31 	lds	r24, 0x3136	; 0x803136 <udc_ptr_conf>
   23f7a:	90 91 37 31 	lds	r25, 0x3137	; 0x803137 <udc_ptr_conf+0x1>
   23f7e:	fc 01       	movw	r30, r24
   23f80:	22 81       	ldd	r18, Z+2	; 0x02
   23f82:	33 81       	ldd	r19, Z+3	; 0x03
   23f84:	89 81       	ldd	r24, Y+1	; 0x01
   23f86:	88 2f       	mov	r24, r24
   23f88:	90 e0       	ldi	r25, 0x00	; 0
   23f8a:	88 0f       	add	r24, r24
   23f8c:	99 1f       	adc	r25, r25
   23f8e:	82 0f       	add	r24, r18
   23f90:	93 1f       	adc	r25, r19
   23f92:	fc 01       	movw	r30, r24
   23f94:	80 81       	ld	r24, Z
   23f96:	91 81       	ldd	r25, Z+1	; 0x01
   23f98:	8a 83       	std	Y+2, r24	; 0x02
   23f9a:	9b 83       	std	Y+3, r25	; 0x03
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   23f9c:	8a 81       	ldd	r24, Y+2	; 0x02
   23f9e:	9b 81       	ldd	r25, Y+3	; 0x03
   23fa0:	fc 01       	movw	r30, r24
   23fa2:	86 81       	ldd	r24, Z+6	; 0x06
   23fa4:	97 81       	ldd	r25, Z+7	; 0x07
   23fa6:	fc 01       	movw	r30, r24
   23fa8:	19 95       	eicall
   23faa:	68 2f       	mov	r22, r24
   23fac:	89 81       	ldd	r24, Y+1	; 0x01
   23fae:	73 da       	rcall	.-2842   	; 0x23496 <udc_update_iface_desc>
   23fb0:	98 2f       	mov	r25, r24
   23fb2:	81 e0       	ldi	r24, 0x01	; 1
   23fb4:	89 27       	eor	r24, r25
   23fb6:	88 23       	and	r24, r24
   23fb8:	11 f0       	breq	.+4      	; 0x23fbe <udc_req_iface+0x98>
		return false;
   23fba:	80 e0       	ldi	r24, 0x00	; 0
   23fbc:	07 c0       	rjmp	.+14     	; 0x23fcc <udc_req_iface+0xa6>
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
   23fbe:	8a 81       	ldd	r24, Y+2	; 0x02
   23fc0:	9b 81       	ldd	r25, Y+3	; 0x03
   23fc2:	fc 01       	movw	r30, r24
   23fc4:	84 81       	ldd	r24, Z+4	; 0x04
   23fc6:	95 81       	ldd	r25, Z+5	; 0x05
   23fc8:	fc 01       	movw	r30, r24
   23fca:	19 95       	eicall
}
   23fcc:	23 96       	adiw	r28, 0x03	; 3
   23fce:	cd bf       	out	0x3d, r28	; 61
   23fd0:	de bf       	out	0x3e, r29	; 62
   23fd2:	df 91       	pop	r29
   23fd4:	cf 91       	pop	r28
   23fd6:	08 95       	ret

00023fd8 <udc_req_ep>:
 * \brief Send the SETUP interface request to UDI
 *
 * \return true if the request is supported
 */
static bool udc_req_ep(void)
{
   23fd8:	cf 93       	push	r28
   23fda:	df 93       	push	r29
   23fdc:	00 d0       	rcall	.+0      	; 0x23fde <udc_req_ep+0x6>
   23fde:	cd b7       	in	r28, 0x3d	; 61
   23fe0:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
   23fe2:	80 91 34 31 	lds	r24, 0x3134	; 0x803134 <udc_num_configuration>
   23fe6:	88 23       	and	r24, r24
   23fe8:	11 f4       	brne	.+4      	; 0x23fee <udc_req_ep+0x16>
		return false; // The device is not is configured state yet
   23fea:	80 e0       	ldi	r24, 0x00	; 0
   23fec:	46 c0       	rjmp	.+140    	; 0x2407a <udc_req_ep+0xa2>
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   23fee:	80 91 4f 31 	lds	r24, 0x314F	; 0x80314f <udd_g_ctrlreq+0x4>
   23ff2:	90 91 50 31 	lds	r25, 0x3150	; 0x803150 <udd_g_ctrlreq+0x5>
   23ff6:	89 83       	std	Y+1, r24	; 0x01
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   23ff8:	19 82       	std	Y+1, r1	; 0x01
   23ffa:	32 c0       	rjmp	.+100    	; 0x24060 <udc_req_ep+0x88>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
   23ffc:	80 91 36 31 	lds	r24, 0x3136	; 0x803136 <udc_ptr_conf>
   24000:	90 91 37 31 	lds	r25, 0x3137	; 0x803137 <udc_ptr_conf+0x1>
   24004:	fc 01       	movw	r30, r24
   24006:	22 81       	ldd	r18, Z+2	; 0x02
   24008:	33 81       	ldd	r19, Z+3	; 0x03
   2400a:	89 81       	ldd	r24, Y+1	; 0x01
   2400c:	88 2f       	mov	r24, r24
   2400e:	90 e0       	ldi	r25, 0x00	; 0
   24010:	88 0f       	add	r24, r24
   24012:	99 1f       	adc	r25, r25
   24014:	82 0f       	add	r24, r18
   24016:	93 1f       	adc	r25, r19
   24018:	fc 01       	movw	r30, r24
   2401a:	80 81       	ld	r24, Z
   2401c:	91 81       	ldd	r25, Z+1	; 0x01
   2401e:	8a 83       	std	Y+2, r24	; 0x02
   24020:	9b 83       	std	Y+3, r25	; 0x03
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   24022:	8a 81       	ldd	r24, Y+2	; 0x02
   24024:	9b 81       	ldd	r25, Y+3	; 0x03
   24026:	fc 01       	movw	r30, r24
   24028:	86 81       	ldd	r24, Z+6	; 0x06
   2402a:	97 81       	ldd	r25, Z+7	; 0x07
   2402c:	fc 01       	movw	r30, r24
   2402e:	19 95       	eicall
   24030:	68 2f       	mov	r22, r24
   24032:	89 81       	ldd	r24, Y+1	; 0x01
   24034:	30 da       	rcall	.-2976   	; 0x23496 <udc_update_iface_desc>
   24036:	98 2f       	mov	r25, r24
   24038:	81 e0       	ldi	r24, 0x01	; 1
   2403a:	89 27       	eor	r24, r25
   2403c:	88 23       	and	r24, r24
   2403e:	11 f0       	breq	.+4      	; 0x24044 <udc_req_ep+0x6c>
			return false;
   24040:	80 e0       	ldi	r24, 0x00	; 0
   24042:	1b c0       	rjmp	.+54     	; 0x2407a <udc_req_ep+0xa2>
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
   24044:	8a 81       	ldd	r24, Y+2	; 0x02
   24046:	9b 81       	ldd	r25, Y+3	; 0x03
   24048:	fc 01       	movw	r30, r24
   2404a:	84 81       	ldd	r24, Z+4	; 0x04
   2404c:	95 81       	ldd	r25, Z+5	; 0x05
   2404e:	fc 01       	movw	r30, r24
   24050:	19 95       	eicall
   24052:	88 23       	and	r24, r24
   24054:	11 f0       	breq	.+4      	; 0x2405a <udc_req_ep+0x82>
			return true;
   24056:	81 e0       	ldi	r24, 0x01	; 1
   24058:	10 c0       	rjmp	.+32     	; 0x2407a <udc_req_ep+0xa2>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
   2405a:	89 81       	ldd	r24, Y+1	; 0x01
   2405c:	8f 5f       	subi	r24, 0xFF	; 255
   2405e:	89 83       	std	Y+1, r24	; 0x01
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   24060:	80 91 36 31 	lds	r24, 0x3136	; 0x803136 <udc_ptr_conf>
   24064:	90 91 37 31 	lds	r25, 0x3137	; 0x803137 <udc_ptr_conf+0x1>
   24068:	fc 01       	movw	r30, r24
   2406a:	80 81       	ld	r24, Z
   2406c:	91 81       	ldd	r25, Z+1	; 0x01
   2406e:	fc 01       	movw	r30, r24
   24070:	94 81       	ldd	r25, Z+4	; 0x04
   24072:	89 81       	ldd	r24, Y+1	; 0x01
   24074:	89 17       	cp	r24, r25
   24076:	10 f2       	brcs	.-124    	; 0x23ffc <udc_req_ep+0x24>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
   24078:	80 e0       	ldi	r24, 0x00	; 0
}
   2407a:	23 96       	adiw	r28, 0x03	; 3
   2407c:	cd bf       	out	0x3d, r28	; 61
   2407e:	de bf       	out	0x3e, r29	; 62
   24080:	df 91       	pop	r29
   24082:	cf 91       	pop	r28
   24084:	08 95       	ret

00024086 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
   24086:	cf 93       	push	r28
   24088:	df 93       	push	r29
   2408a:	cd b7       	in	r28, 0x3d	; 61
   2408c:	de b7       	in	r29, 0x3e	; 62
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
   2408e:	10 92 55 31 	sts	0x3155, r1	; 0x803155 <udd_g_ctrlreq+0xa>
   24092:	10 92 56 31 	sts	0x3156, r1	; 0x803156 <udd_g_ctrlreq+0xb>
	udd_g_ctrlreq.callback = NULL;
   24096:	10 92 57 31 	sts	0x3157, r1	; 0x803157 <udd_g_ctrlreq+0xc>
   2409a:	10 92 58 31 	sts	0x3158, r1	; 0x803158 <udd_g_ctrlreq+0xd>
	udd_g_ctrlreq.over_under_run = NULL;
   2409e:	10 92 59 31 	sts	0x3159, r1	; 0x803159 <udd_g_ctrlreq+0xe>
   240a2:	10 92 5a 31 	sts	0x315A, r1	; 0x80315a <udd_g_ctrlreq+0xf>

	if (Udd_setup_is_in()) {
   240a6:	80 91 4b 31 	lds	r24, 0x314B	; 0x80314b <udd_g_ctrlreq>
   240aa:	88 23       	and	r24, r24
   240ac:	44 f4       	brge	.+16     	; 0x240be <udc_process_setup+0x38>
		if (udd_g_ctrlreq.req.wLength == 0) {
   240ae:	80 91 51 31 	lds	r24, 0x3151	; 0x803151 <udd_g_ctrlreq+0x6>
   240b2:	90 91 52 31 	lds	r25, 0x3152	; 0x803152 <udd_g_ctrlreq+0x7>
   240b6:	89 2b       	or	r24, r25
   240b8:	11 f4       	brne	.+4      	; 0x240be <udc_process_setup+0x38>
			return false; // Error from USB host
   240ba:	80 e0       	ldi	r24, 0x00	; 0
   240bc:	28 c0       	rjmp	.+80     	; 0x2410e <udc_process_setup+0x88>
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
   240be:	80 91 4b 31 	lds	r24, 0x314B	; 0x80314b <udd_g_ctrlreq>
   240c2:	88 2f       	mov	r24, r24
   240c4:	90 e0       	ldi	r25, 0x00	; 0
   240c6:	80 76       	andi	r24, 0x60	; 96
   240c8:	99 27       	eor	r25, r25
   240ca:	89 2b       	or	r24, r25
		if (udc_reqstd()) {
   240cc:	29 f4       	brne	.+10     	; 0x240d8 <udc_process_setup+0x52>
   240ce:	8a de       	rcall	.-748    	; 0x23de4 <udc_reqstd>
   240d0:	88 23       	and	r24, r24
			return true;
   240d2:	11 f0       	breq	.+4      	; 0x240d8 <udc_process_setup+0x52>
   240d4:	81 e0       	ldi	r24, 0x01	; 1
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
   240d6:	1b c0       	rjmp	.+54     	; 0x2410e <udc_process_setup+0x88>
   240d8:	80 91 4b 31 	lds	r24, 0x314B	; 0x80314b <udd_g_ctrlreq>
   240dc:	88 2f       	mov	r24, r24
   240de:	90 e0       	ldi	r25, 0x00	; 0
   240e0:	8f 71       	andi	r24, 0x1F	; 31
   240e2:	99 27       	eor	r25, r25
		if (udc_req_iface()) {
   240e4:	01 97       	sbiw	r24, 0x01	; 1
   240e6:	29 f4       	brne	.+10     	; 0x240f2 <udc_process_setup+0x6c>
   240e8:	1e df       	rcall	.-452    	; 0x23f26 <udc_req_iface>
   240ea:	88 23       	and	r24, r24
			return true;
   240ec:	11 f0       	breq	.+4      	; 0x240f2 <udc_process_setup+0x6c>
   240ee:	81 e0       	ldi	r24, 0x01	; 1
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
   240f0:	0e c0       	rjmp	.+28     	; 0x2410e <udc_process_setup+0x88>
   240f2:	80 91 4b 31 	lds	r24, 0x314B	; 0x80314b <udd_g_ctrlreq>
   240f6:	88 2f       	mov	r24, r24
   240f8:	90 e0       	ldi	r25, 0x00	; 0
   240fa:	8f 71       	andi	r24, 0x1F	; 31
   240fc:	99 27       	eor	r25, r25
		if (udc_req_ep()) {
   240fe:	02 97       	sbiw	r24, 0x02	; 2
   24100:	29 f4       	brne	.+10     	; 0x2410c <udc_process_setup+0x86>
   24102:	6a df       	rcall	.-300    	; 0x23fd8 <udc_req_ep>
   24104:	88 23       	and	r24, r24
			return true;
   24106:	11 f0       	breq	.+4      	; 0x2410c <udc_process_setup+0x86>
   24108:	81 e0       	ldi	r24, 0x01	; 1
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
   2410a:	01 c0       	rjmp	.+2      	; 0x2410e <udc_process_setup+0x88>
#endif
}
   2410c:	80 e0       	ldi	r24, 0x00	; 0
   2410e:	df 91       	pop	r29
   24110:	cf 91       	pop	r28
   24112:	08 95       	ret

00024114 <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
   24114:	cf 93       	push	r28
   24116:	df 93       	push	r29
   24118:	00 d0       	rcall	.+0      	; 0x2411a <_read+0x6>
   2411a:	cd b7       	in	r28, 0x3d	; 61
   2411c:	de b7       	in	r29, 0x3e	; 62
   2411e:	8a 83       	std	Y+2, r24	; 0x02
   24120:	9b 83       	std	Y+3, r25	; 0x03
	char c;
	ptr_get(stdio_base,&c);
   24122:	20 91 67 31 	lds	r18, 0x3167	; 0x803167 <ptr_get>
   24126:	30 91 68 31 	lds	r19, 0x3168	; 0x803168 <ptr_get+0x1>
   2412a:	80 91 6b 31 	lds	r24, 0x316B	; 0x80316b <stdio_base>
   2412e:	90 91 6c 31 	lds	r25, 0x316C	; 0x80316c <stdio_base+0x1>
   24132:	ae 01       	movw	r20, r28
   24134:	4f 5f       	subi	r20, 0xFF	; 255
   24136:	5f 4f       	sbci	r21, 0xFF	; 255
   24138:	ba 01       	movw	r22, r20
   2413a:	f9 01       	movw	r30, r18
   2413c:	19 95       	eicall
	return c;
   2413e:	89 81       	ldd	r24, Y+1	; 0x01
   24140:	08 2e       	mov	r0, r24
   24142:	00 0c       	add	r0, r0
   24144:	99 0b       	sbc	r25, r25
}
   24146:	23 96       	adiw	r28, 0x03	; 3
   24148:	cd bf       	out	0x3d, r28	; 61
   2414a:	de bf       	out	0x3e, r29	; 62
   2414c:	df 91       	pop	r29
   2414e:	cf 91       	pop	r28
   24150:	08 95       	ret

00024152 <stdio_usb_putchar>:
#include "stdio_usb.h"

static bool stdio_usb_interface_enable = false;

int stdio_usb_putchar (volatile void * unused, char data)
{
   24152:	cf 93       	push	r28
   24154:	df 93       	push	r29
   24156:	00 d0       	rcall	.+0      	; 0x24158 <stdio_usb_putchar+0x6>
   24158:	cd b7       	in	r28, 0x3d	; 61
   2415a:	de b7       	in	r29, 0x3e	; 62
   2415c:	89 83       	std	Y+1, r24	; 0x01
   2415e:	9a 83       	std	Y+2, r25	; 0x02
   24160:	6b 83       	std	Y+3, r22	; 0x03
	/* A negative return value should be used to indicate that data
	 * was not written, but this doesn't seem to work with GCC libc.
	 */
	if (!stdio_usb_interface_enable) {
   24162:	90 91 3c 31 	lds	r25, 0x313C	; 0x80313c <stdio_usb_interface_enable>
   24166:	81 e0       	ldi	r24, 0x01	; 1
   24168:	89 27       	eor	r24, r25
   2416a:	88 23       	and	r24, r24
   2416c:	19 f0       	breq	.+6      	; 0x24174 <stdio_usb_putchar+0x22>
		return 0;  // -1
   2416e:	80 e0       	ldi	r24, 0x00	; 0
   24170:	90 e0       	ldi	r25, 0x00	; 0
   24172:	0d c0       	rjmp	.+26     	; 0x2418e <stdio_usb_putchar+0x3c>
	}

	return udi_cdc_putc(data) ? 0 : -1;
   24174:	8b 81       	ldd	r24, Y+3	; 0x03
   24176:	08 2e       	mov	r0, r24
   24178:	00 0c       	add	r0, r0
   2417a:	99 0b       	sbc	r25, r25
   2417c:	10 d9       	rcall	.-3552   	; 0x2339e <udi_cdc_putc>
   2417e:	89 2b       	or	r24, r25
   24180:	19 f0       	breq	.+6      	; 0x24188 <stdio_usb_putchar+0x36>
   24182:	80 e0       	ldi	r24, 0x00	; 0
   24184:	90 e0       	ldi	r25, 0x00	; 0
   24186:	02 c0       	rjmp	.+4      	; 0x2418c <stdio_usb_putchar+0x3a>
   24188:	8f ef       	ldi	r24, 0xFF	; 255
   2418a:	9f ef       	ldi	r25, 0xFF	; 255
   2418c:	00 00       	nop
}
   2418e:	23 96       	adiw	r28, 0x03	; 3
   24190:	cd bf       	out	0x3d, r28	; 61
   24192:	de bf       	out	0x3e, r29	; 62
   24194:	df 91       	pop	r29
   24196:	cf 91       	pop	r28
   24198:	08 95       	ret

0002419a <stdio_usb_getchar>:

void stdio_usb_getchar (void volatile * unused, char *data)
{
   2419a:	cf 93       	push	r28
   2419c:	df 93       	push	r29
   2419e:	00 d0       	rcall	.+0      	; 0x241a0 <stdio_usb_getchar+0x6>
   241a0:	1f 92       	push	r1
   241a2:	cd b7       	in	r28, 0x3d	; 61
   241a4:	de b7       	in	r29, 0x3e	; 62
   241a6:	89 83       	std	Y+1, r24	; 0x01
   241a8:	9a 83       	std	Y+2, r25	; 0x02
   241aa:	6b 83       	std	Y+3, r22	; 0x03
   241ac:	7c 83       	std	Y+4, r23	; 0x04
	/* A negative return value should be used to indicate that data
	 * was not read, but this doesn't seem to work with GCC libc.
	 */
	if (!stdio_usb_interface_enable) {
   241ae:	90 91 3c 31 	lds	r25, 0x313C	; 0x80313c <stdio_usb_interface_enable>
   241b2:	81 e0       	ldi	r24, 0x01	; 1
   241b4:	89 27       	eor	r24, r25
   241b6:	88 23       	and	r24, r24
   241b8:	29 f0       	breq	.+10     	; 0x241c4 <stdio_usb_getchar+0x2a>
		*data = 0;  // -1
   241ba:	8b 81       	ldd	r24, Y+3	; 0x03
   241bc:	9c 81       	ldd	r25, Y+4	; 0x04
   241be:	fc 01       	movw	r30, r24
   241c0:	10 82       	st	Z, r1
		return;
   241c2:	07 c0       	rjmp	.+14     	; 0x241d2 <stdio_usb_getchar+0x38>
	}

	*data = (char)udi_cdc_getc();
   241c4:	0f 94 db 17 	call	0x22fb6	; 0x22fb6 <udi_cdc_getc>
   241c8:	28 2f       	mov	r18, r24
   241ca:	8b 81       	ldd	r24, Y+3	; 0x03
   241cc:	9c 81       	ldd	r25, Y+4	; 0x04
   241ce:	fc 01       	movw	r30, r24
   241d0:	20 83       	st	Z, r18
}
   241d2:	24 96       	adiw	r28, 0x04	; 4
   241d4:	cd bf       	out	0x3d, r28	; 61
   241d6:	de bf       	out	0x3e, r29	; 62
   241d8:	df 91       	pop	r29
   241da:	cf 91       	pop	r28
   241dc:	08 95       	ret

000241de <stdio_usb_enable>:

bool stdio_usb_enable(void)
{
   241de:	cf 93       	push	r28
   241e0:	df 93       	push	r29
   241e2:	cd b7       	in	r28, 0x3d	; 61
   241e4:	de b7       	in	r29, 0x3e	; 62
	stdio_usb_interface_enable = true;
   241e6:	81 e0       	ldi	r24, 0x01	; 1
   241e8:	80 93 3c 31 	sts	0x313C, r24	; 0x80313c <stdio_usb_interface_enable>
	return true;
   241ec:	81 e0       	ldi	r24, 0x01	; 1
}
   241ee:	df 91       	pop	r29
   241f0:	cf 91       	pop	r28
   241f2:	08 95       	ret

000241f4 <stdio_usb_disable>:

void stdio_usb_disable(void)
{
   241f4:	cf 93       	push	r28
   241f6:	df 93       	push	r29
   241f8:	cd b7       	in	r28, 0x3d	; 61
   241fa:	de b7       	in	r29, 0x3e	; 62
	stdio_usb_interface_enable = false;
   241fc:	10 92 3c 31 	sts	0x313C, r1	; 0x80313c <stdio_usb_interface_enable>
}
   24200:	00 00       	nop
   24202:	df 91       	pop	r29
   24204:	cf 91       	pop	r28
   24206:	08 95       	ret

00024208 <stdio_usb_init>:

void stdio_usb_init(void)
{
   24208:	cf 93       	push	r28
   2420a:	df 93       	push	r29
   2420c:	cd b7       	in	r28, 0x3d	; 61
   2420e:	de b7       	in	r29, 0x3e	; 62
	stdio_base = NULL;
   24210:	10 92 6b 31 	sts	0x316B, r1	; 0x80316b <stdio_base>
   24214:	10 92 6c 31 	sts	0x316C, r1	; 0x80316c <stdio_base+0x1>
	ptr_put = stdio_usb_putchar;
   24218:	8f e8       	ldi	r24, 0x8F	; 143
   2421a:	91 e0       	ldi	r25, 0x01	; 1
   2421c:	80 93 69 31 	sts	0x3169, r24	; 0x803169 <ptr_put>
   24220:	90 93 6a 31 	sts	0x316A, r25	; 0x80316a <ptr_put+0x1>
	ptr_get = stdio_usb_getchar;
   24224:	89 e7       	ldi	r24, 0x79	; 121
   24226:	91 e0       	ldi	r25, 0x01	; 1
   24228:	80 93 67 31 	sts	0x3167, r24	; 0x803167 <ptr_get>
   2422c:	90 93 68 31 	sts	0x3168, r25	; 0x803168 <ptr_get+0x1>
	udc_start ();

#if defined(__GNUC__)
# if XMEGA
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
   24230:	4d da       	rcall	.-2918   	; 0x236cc <udc_start>
   24232:	6d e7       	ldi	r22, 0x7D	; 125
   24234:	71 e0       	ldi	r23, 0x01	; 1
   24236:	85 e8       	ldi	r24, 0x85	; 133
   24238:	91 e0       	ldi	r25, 0x01	; 1
   2423a:	0f 94 e7 32 	call	0x265ce	; 0x265ce <fdevopen>
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
# endif
#endif
}
   2423e:	00 00       	nop
   24240:	df 91       	pop	r29
   24242:	cf 91       	pop	r28
   24244:	08 95       	ret

00024246 <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
   24246:	cf 93       	push	r28
   24248:	df 93       	push	r29
   2424a:	00 d0       	rcall	.+0      	; 0x2424c <_write+0x6>
   2424c:	cd b7       	in	r28, 0x3d	; 61
   2424e:	de b7       	in	r29, 0x3e	; 62
   24250:	89 83       	std	Y+1, r24	; 0x01
   24252:	6a 83       	std	Y+2, r22	; 0x02
   24254:	7b 83       	std	Y+3, r23	; 0x03
	if (ptr_put(stdio_base, c) < 0) {
   24256:	20 91 69 31 	lds	r18, 0x3169	; 0x803169 <ptr_put>
   2425a:	30 91 6a 31 	lds	r19, 0x316A	; 0x80316a <ptr_put+0x1>
   2425e:	80 91 6b 31 	lds	r24, 0x316B	; 0x80316b <stdio_base>
   24262:	90 91 6c 31 	lds	r25, 0x316C	; 0x80316c <stdio_base+0x1>
   24266:	69 81       	ldd	r22, Y+1	; 0x01
   24268:	f9 01       	movw	r30, r18
   2426a:	19 95       	eicall
   2426c:	99 23       	and	r25, r25
   2426e:	1c f4       	brge	.+6      	; 0x24276 <_write+0x30>
		return -1;
   24270:	8f ef       	ldi	r24, 0xFF	; 255
   24272:	9f ef       	ldi	r25, 0xFF	; 255
   24274:	02 c0       	rjmp	.+4      	; 0x2427a <_write+0x34>
	}
	return 1;
   24276:	81 e0       	ldi	r24, 0x01	; 1
   24278:	90 e0       	ldi	r25, 0x00	; 0
}
   2427a:	23 96       	adiw	r28, 0x03	; 3
   2427c:	cd bf       	out	0x3d, r28	; 61
   2427e:	de bf       	out	0x3e, r29	; 62
   24280:	df 91       	pop	r29
   24282:	cf 91       	pop	r28
   24284:	08 95       	ret

00024286 <nvm_wait_until_ready>:
	// Execute command
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);

	// Restore command register
	NVM.CMD = old_cmd;
}
   24286:	cf 93       	push	r28
   24288:	df 93       	push	r29
   2428a:	cd b7       	in	r28, 0x3d	; 61
   2428c:	de b7       	in	r29, 0x3e	; 62
   2428e:	80 ec       	ldi	r24, 0xC0	; 192
   24290:	91 e0       	ldi	r25, 0x01	; 1
   24292:	fc 01       	movw	r30, r24
   24294:	87 85       	ldd	r24, Z+15	; 0x0f
   24296:	88 23       	and	r24, r24
   24298:	d4 f3       	brlt	.-12     	; 0x2428e <nvm_wait_until_ready+0x8>
   2429a:	00 00       	nop
   2429c:	df 91       	pop	r29
   2429e:	cf 91       	pop	r28
   242a0:	08 95       	ret

000242a2 <nvm_exec>:
   242a2:	cf 93       	push	r28
   242a4:	df 93       	push	r29
   242a6:	cd b7       	in	r28, 0x3d	; 61
   242a8:	de b7       	in	r29, 0x3e	; 62
   242aa:	61 e0       	ldi	r22, 0x01	; 1
   242ac:	8b ec       	ldi	r24, 0xCB	; 203
   242ae:	91 e0       	ldi	r25, 0x01	; 1
   242b0:	41 d4       	rcall	.+2178   	; 0x24b34 <ccp_write_io>
   242b2:	00 00       	nop
   242b4:	df 91       	pop	r29
   242b6:	cf 91       	pop	r28
   242b8:	08 95       	ret

000242ba <nvm_issue_command>:
   242ba:	cf 93       	push	r28
   242bc:	df 93       	push	r29
   242be:	1f 92       	push	r1
   242c0:	1f 92       	push	r1
   242c2:	cd b7       	in	r28, 0x3d	; 61
   242c4:	de b7       	in	r29, 0x3e	; 62
   242c6:	8a 83       	std	Y+2, r24	; 0x02
   242c8:	80 ec       	ldi	r24, 0xC0	; 192
   242ca:	91 e0       	ldi	r25, 0x01	; 1
   242cc:	fc 01       	movw	r30, r24
   242ce:	82 85       	ldd	r24, Z+10	; 0x0a
   242d0:	89 83       	std	Y+1, r24	; 0x01
   242d2:	80 ec       	ldi	r24, 0xC0	; 192
   242d4:	91 e0       	ldi	r25, 0x01	; 1
   242d6:	2a 81       	ldd	r18, Y+2	; 0x02
   242d8:	fc 01       	movw	r30, r24
   242da:	22 87       	std	Z+10, r18	; 0x0a
   242dc:	61 e0       	ldi	r22, 0x01	; 1
   242de:	8b ec       	ldi	r24, 0xCB	; 203
   242e0:	91 e0       	ldi	r25, 0x01	; 1
   242e2:	28 d4       	rcall	.+2128   	; 0x24b34 <ccp_write_io>
   242e4:	80 ec       	ldi	r24, 0xC0	; 192
   242e6:	91 e0       	ldi	r25, 0x01	; 1
   242e8:	29 81       	ldd	r18, Y+1	; 0x01
   242ea:	fc 01       	movw	r30, r24
   242ec:	22 87       	std	Z+10, r18	; 0x0a
   242ee:	00 00       	nop
   242f0:	0f 90       	pop	r0
   242f2:	0f 90       	pop	r0
   242f4:	df 91       	pop	r29
   242f6:	cf 91       	pop	r28
   242f8:	08 95       	ret

000242fa <nvm_read_user_signature_row>:
   242fa:	cf 93       	push	r28
   242fc:	df 93       	push	r29
   242fe:	1f 92       	push	r1
   24300:	1f 92       	push	r1
   24302:	cd b7       	in	r28, 0x3d	; 61
   24304:	de b7       	in	r29, 0x3e	; 62
   24306:	89 83       	std	Y+1, r24	; 0x01
   24308:	9a 83       	std	Y+2, r25	; 0x02
   2430a:	89 81       	ldd	r24, Y+1	; 0x01
   2430c:	9a 81       	ldd	r25, Y+2	; 0x02
   2430e:	bc 01       	movw	r22, r24
   24310:	81 e0       	ldi	r24, 0x01	; 1
   24312:	06 d4       	rcall	.+2060   	; 0x24b20 <nvm_read_byte>
   24314:	0f 90       	pop	r0
   24316:	0f 90       	pop	r0
   24318:	df 91       	pop	r29
   2431a:	cf 91       	pop	r28
   2431c:	08 95       	ret

0002431e <eeprom_enable_mapping>:
   2431e:	cf 93       	push	r28
   24320:	df 93       	push	r29
   24322:	cd b7       	in	r28, 0x3d	; 61
   24324:	de b7       	in	r29, 0x3e	; 62
   24326:	8c ec       	ldi	r24, 0xCC	; 204
   24328:	91 e0       	ldi	r25, 0x01	; 1
   2432a:	2c ec       	ldi	r18, 0xCC	; 204
   2432c:	31 e0       	ldi	r19, 0x01	; 1
   2432e:	f9 01       	movw	r30, r18
   24330:	20 81       	ld	r18, Z
   24332:	28 60       	ori	r18, 0x08	; 8
   24334:	fc 01       	movw	r30, r24
   24336:	20 83       	st	Z, r18
   24338:	00 00       	nop
   2433a:	df 91       	pop	r29
   2433c:	cf 91       	pop	r28
   2433e:	08 95       	ret

00024340 <eeprom_disable_mapping>:
   24340:	cf 93       	push	r28
   24342:	df 93       	push	r29
   24344:	cd b7       	in	r28, 0x3d	; 61
   24346:	de b7       	in	r29, 0x3e	; 62
   24348:	8c ec       	ldi	r24, 0xCC	; 204
   2434a:	91 e0       	ldi	r25, 0x01	; 1
   2434c:	2c ec       	ldi	r18, 0xCC	; 204
   2434e:	31 e0       	ldi	r19, 0x01	; 1
   24350:	f9 01       	movw	r30, r18
   24352:	20 81       	ld	r18, Z
   24354:	27 7f       	andi	r18, 0xF7	; 247
   24356:	fc 01       	movw	r30, r24
   24358:	20 83       	st	Z, r18
   2435a:	00 00       	nop
   2435c:	df 91       	pop	r29
   2435e:	cf 91       	pop	r28
   24360:	08 95       	ret

00024362 <nvm_flash_read_byte>:
   24362:	cf 93       	push	r28
   24364:	df 93       	push	r29
   24366:	cd b7       	in	r28, 0x3d	; 61
   24368:	de b7       	in	r29, 0x3e	; 62
   2436a:	29 97       	sbiw	r28, 0x09	; 9
   2436c:	cd bf       	out	0x3d, r28	; 61
   2436e:	de bf       	out	0x3e, r29	; 62
   24370:	6e 83       	std	Y+6, r22	; 0x06
   24372:	7f 83       	std	Y+7, r23	; 0x07
   24374:	88 87       	std	Y+8, r24	; 0x08
   24376:	99 87       	std	Y+9, r25	; 0x09
   24378:	8e 81       	ldd	r24, Y+6	; 0x06
   2437a:	9f 81       	ldd	r25, Y+7	; 0x07
   2437c:	a8 85       	ldd	r26, Y+8	; 0x08
   2437e:	b9 85       	ldd	r27, Y+9	; 0x09
   24380:	89 83       	std	Y+1, r24	; 0x01
   24382:	9a 83       	std	Y+2, r25	; 0x02
   24384:	ab 83       	std	Y+3, r26	; 0x03
   24386:	bc 83       	std	Y+4, r27	; 0x04
   24388:	89 81       	ldd	r24, Y+1	; 0x01
   2438a:	9a 81       	ldd	r25, Y+2	; 0x02
   2438c:	ab 81       	ldd	r26, Y+3	; 0x03
   2438e:	bc 81       	ldd	r27, Y+4	; 0x04
   24390:	ab bf       	out	0x3b, r26	; 59
   24392:	fc 01       	movw	r30, r24
   24394:	87 91       	elpm	r24, Z+
   24396:	8d 83       	std	Y+5, r24	; 0x05
   24398:	8d 81       	ldd	r24, Y+5	; 0x05
   2439a:	29 96       	adiw	r28, 0x09	; 9
   2439c:	cd bf       	out	0x3d, r28	; 61
   2439e:	de bf       	out	0x3e, r29	; 62
   243a0:	df 91       	pop	r29
   243a2:	cf 91       	pop	r28
   243a4:	08 95       	ret

000243a6 <nvm_flash_read_word>:
   243a6:	cf 93       	push	r28
   243a8:	df 93       	push	r29
   243aa:	cd b7       	in	r28, 0x3d	; 61
   243ac:	de b7       	in	r29, 0x3e	; 62
   243ae:	2a 97       	sbiw	r28, 0x0a	; 10
   243b0:	cd bf       	out	0x3d, r28	; 61
   243b2:	de bf       	out	0x3e, r29	; 62
   243b4:	6f 83       	std	Y+7, r22	; 0x07
   243b6:	78 87       	std	Y+8, r23	; 0x08
   243b8:	89 87       	std	Y+9, r24	; 0x09
   243ba:	9a 87       	std	Y+10, r25	; 0x0a
   243bc:	8f 81       	ldd	r24, Y+7	; 0x07
   243be:	98 85       	ldd	r25, Y+8	; 0x08
   243c0:	a9 85       	ldd	r26, Y+9	; 0x09
   243c2:	ba 85       	ldd	r27, Y+10	; 0x0a
   243c4:	89 83       	std	Y+1, r24	; 0x01
   243c6:	9a 83       	std	Y+2, r25	; 0x02
   243c8:	ab 83       	std	Y+3, r26	; 0x03
   243ca:	bc 83       	std	Y+4, r27	; 0x04
   243cc:	89 81       	ldd	r24, Y+1	; 0x01
   243ce:	9a 81       	ldd	r25, Y+2	; 0x02
   243d0:	ab 81       	ldd	r26, Y+3	; 0x03
   243d2:	bc 81       	ldd	r27, Y+4	; 0x04
   243d4:	ab bf       	out	0x3b, r26	; 59
   243d6:	fc 01       	movw	r30, r24
   243d8:	87 91       	elpm	r24, Z+
   243da:	96 91       	elpm	r25, Z
   243dc:	8d 83       	std	Y+5, r24	; 0x05
   243de:	9e 83       	std	Y+6, r25	; 0x06
   243e0:	8d 81       	ldd	r24, Y+5	; 0x05
   243e2:	9e 81       	ldd	r25, Y+6	; 0x06
   243e4:	2a 96       	adiw	r28, 0x0a	; 10
   243e6:	cd bf       	out	0x3d, r28	; 61
   243e8:	de bf       	out	0x3e, r29	; 62
   243ea:	df 91       	pop	r29
   243ec:	cf 91       	pop	r28
   243ee:	08 95       	ret

000243f0 <nvm_flash_split_write_app_page>:
   243f0:	cf 93       	push	r28
   243f2:	df 93       	push	r29
   243f4:	00 d0       	rcall	.+0      	; 0x243f6 <nvm_flash_split_write_app_page+0x6>
   243f6:	1f 92       	push	r1
   243f8:	cd b7       	in	r28, 0x3d	; 61
   243fa:	de b7       	in	r29, 0x3e	; 62
   243fc:	69 83       	std	Y+1, r22	; 0x01
   243fe:	7a 83       	std	Y+2, r23	; 0x02
   24400:	8b 83       	std	Y+3, r24	; 0x03
   24402:	9c 83       	std	Y+4, r25	; 0x04
   24404:	40 df       	rcall	.-384    	; 0x24286 <nvm_wait_until_ready>
   24406:	89 81       	ldd	r24, Y+1	; 0x01
   24408:	9a 81       	ldd	r25, Y+2	; 0x02
   2440a:	ab 81       	ldd	r26, Y+3	; 0x03
   2440c:	bc 81       	ldd	r27, Y+4	; 0x04
   2440e:	44 e2       	ldi	r20, 0x24	; 36
   24410:	bc 01       	movw	r22, r24
   24412:	cd 01       	movw	r24, r26
   24414:	0f 94 03 3a 	call	0x27406	; 0x27406 <_etext>
   24418:	00 00       	nop
   2441a:	24 96       	adiw	r28, 0x04	; 4
   2441c:	cd bf       	out	0x3d, r28	; 61
   2441e:	de bf       	out	0x3e, r29	; 62
   24420:	df 91       	pop	r29
   24422:	cf 91       	pop	r28
   24424:	08 95       	ret

00024426 <nvm_flash_atomic_write_app_page>:
   24426:	cf 93       	push	r28
   24428:	df 93       	push	r29
   2442a:	00 d0       	rcall	.+0      	; 0x2442c <nvm_flash_atomic_write_app_page+0x6>
   2442c:	1f 92       	push	r1
   2442e:	cd b7       	in	r28, 0x3d	; 61
   24430:	de b7       	in	r29, 0x3e	; 62
   24432:	69 83       	std	Y+1, r22	; 0x01
   24434:	7a 83       	std	Y+2, r23	; 0x02
   24436:	8b 83       	std	Y+3, r24	; 0x03
   24438:	9c 83       	std	Y+4, r25	; 0x04
   2443a:	25 df       	rcall	.-438    	; 0x24286 <nvm_wait_until_ready>
   2443c:	89 81       	ldd	r24, Y+1	; 0x01
   2443e:	9a 81       	ldd	r25, Y+2	; 0x02
   24440:	ab 81       	ldd	r26, Y+3	; 0x03
   24442:	bc 81       	ldd	r27, Y+4	; 0x04
   24444:	45 e2       	ldi	r20, 0x25	; 37
   24446:	bc 01       	movw	r22, r24
   24448:	cd 01       	movw	r24, r26
   2444a:	0f 94 03 3a 	call	0x27406	; 0x27406 <_etext>
   2444e:	00 00       	nop
   24450:	24 96       	adiw	r28, 0x04	; 4
   24452:	cd bf       	out	0x3d, r28	; 61
   24454:	de bf       	out	0x3e, r29	; 62
   24456:	df 91       	pop	r29
   24458:	cf 91       	pop	r28
   2445a:	08 95       	ret

0002445c <nvm_flash_erase_user_section>:
   2445c:	cf 93       	push	r28
   2445e:	df 93       	push	r29
   24460:	cd b7       	in	r28, 0x3d	; 61
   24462:	de b7       	in	r29, 0x3e	; 62
   24464:	10 df       	rcall	.-480    	; 0x24286 <nvm_wait_until_ready>
   24466:	48 e1       	ldi	r20, 0x18	; 24
   24468:	60 e0       	ldi	r22, 0x00	; 0
   2446a:	70 e0       	ldi	r23, 0x00	; 0
   2446c:	cb 01       	movw	r24, r22
   2446e:	0f 94 03 3a 	call	0x27406	; 0x27406 <_etext>
   24472:	00 00       	nop
   24474:	df 91       	pop	r29
   24476:	cf 91       	pop	r28
   24478:	08 95       	ret

0002447a <nvm_flash_write_user_page>:
   2447a:	cf 93       	push	r28
   2447c:	df 93       	push	r29
   2447e:	cd b7       	in	r28, 0x3d	; 61
   24480:	de b7       	in	r29, 0x3e	; 62
   24482:	01 df       	rcall	.-510    	; 0x24286 <nvm_wait_until_ready>
   24484:	4a e1       	ldi	r20, 0x1A	; 26
   24486:	60 e0       	ldi	r22, 0x00	; 0
   24488:	70 e0       	ldi	r23, 0x00	; 0
   2448a:	cb 01       	movw	r24, r22
   2448c:	0f 94 03 3a 	call	0x27406	; 0x27406 <_etext>
   24490:	00 00       	nop
   24492:	df 91       	pop	r29
   24494:	cf 91       	pop	r28
   24496:	08 95       	ret

00024498 <nvm_eeprom_read_buffer>:
   24498:	cf 93       	push	r28
   2449a:	df 93       	push	r29
   2449c:	00 d0       	rcall	.+0      	; 0x2449e <nvm_eeprom_read_buffer+0x6>
   2449e:	00 d0       	rcall	.+0      	; 0x244a0 <nvm_eeprom_read_buffer+0x8>
   244a0:	cd b7       	in	r28, 0x3d	; 61
   244a2:	de b7       	in	r29, 0x3e	; 62
   244a4:	89 83       	std	Y+1, r24	; 0x01
   244a6:	9a 83       	std	Y+2, r25	; 0x02
   244a8:	6b 83       	std	Y+3, r22	; 0x03
   244aa:	7c 83       	std	Y+4, r23	; 0x04
   244ac:	4d 83       	std	Y+5, r20	; 0x05
   244ae:	5e 83       	std	Y+6, r21	; 0x06
   244b0:	ea de       	rcall	.-556    	; 0x24286 <nvm_wait_until_ready>
   244b2:	35 df       	rcall	.-406    	; 0x2431e <eeprom_enable_mapping>
   244b4:	89 81       	ldd	r24, Y+1	; 0x01
   244b6:	9a 81       	ldd	r25, Y+2	; 0x02
   244b8:	90 5f       	subi	r25, 0xF0	; 240
   244ba:	bc 01       	movw	r22, r24
   244bc:	2d 81       	ldd	r18, Y+5	; 0x05
   244be:	3e 81       	ldd	r19, Y+6	; 0x06
   244c0:	8b 81       	ldd	r24, Y+3	; 0x03
   244c2:	9c 81       	ldd	r25, Y+4	; 0x04
   244c4:	a9 01       	movw	r20, r18
   244c6:	0f 94 9b 32 	call	0x26536	; 0x26536 <memcpy>
   244ca:	3a df       	rcall	.-396    	; 0x24340 <eeprom_disable_mapping>
   244cc:	00 00       	nop
   244ce:	26 96       	adiw	r28, 0x06	; 6
   244d0:	cd bf       	out	0x3d, r28	; 61
   244d2:	de bf       	out	0x3e, r29	; 62
   244d4:	df 91       	pop	r29
   244d6:	cf 91       	pop	r28
   244d8:	08 95       	ret

000244da <nvm_eeprom_write_byte>:
   244da:	cf 93       	push	r28
   244dc:	df 93       	push	r29
   244de:	00 d0       	rcall	.+0      	; 0x244e0 <nvm_eeprom_write_byte+0x6>
   244e0:	1f 92       	push	r1
   244e2:	cd b7       	in	r28, 0x3d	; 61
   244e4:	de b7       	in	r29, 0x3e	; 62
   244e6:	8a 83       	std	Y+2, r24	; 0x02
   244e8:	9b 83       	std	Y+3, r25	; 0x03
   244ea:	6c 83       	std	Y+4, r22	; 0x04
   244ec:	80 ec       	ldi	r24, 0xC0	; 192
   244ee:	91 e0       	ldi	r25, 0x01	; 1
   244f0:	fc 01       	movw	r30, r24
   244f2:	82 85       	ldd	r24, Z+10	; 0x0a
   244f4:	89 83       	std	Y+1, r24	; 0x01
   244f6:	7f d0       	rcall	.+254    	; 0x245f6 <nvm_eeprom_flush_buffer>
   244f8:	c6 de       	rcall	.-628    	; 0x24286 <nvm_wait_until_ready>
   244fa:	8a 81       	ldd	r24, Y+2	; 0x02
   244fc:	6c 81       	ldd	r22, Y+4	; 0x04
   244fe:	94 d0       	rcall	.+296    	; 0x24628 <nvm_eeprom_load_byte_to_buffer>
   24500:	80 ec       	ldi	r24, 0xC0	; 192
   24502:	91 e0       	ldi	r25, 0x01	; 1
   24504:	fc 01       	movw	r30, r24
   24506:	12 82       	std	Z+2, r1	; 0x02
   24508:	80 ec       	ldi	r24, 0xC0	; 192
   2450a:	91 e0       	ldi	r25, 0x01	; 1
   2450c:	2a 81       	ldd	r18, Y+2	; 0x02
   2450e:	3b 81       	ldd	r19, Y+3	; 0x03
   24510:	23 2f       	mov	r18, r19
   24512:	33 27       	eor	r19, r19
   24514:	fc 01       	movw	r30, r24
   24516:	21 83       	std	Z+1, r18	; 0x01
   24518:	80 ec       	ldi	r24, 0xC0	; 192
   2451a:	91 e0       	ldi	r25, 0x01	; 1
   2451c:	2a 81       	ldd	r18, Y+2	; 0x02
   2451e:	fc 01       	movw	r30, r24
   24520:	20 83       	st	Z, r18
   24522:	80 ec       	ldi	r24, 0xC0	; 192
   24524:	91 e0       	ldi	r25, 0x01	; 1
   24526:	25 e3       	ldi	r18, 0x35	; 53
   24528:	fc 01       	movw	r30, r24
   2452a:	22 87       	std	Z+10, r18	; 0x0a
   2452c:	ba de       	rcall	.-652    	; 0x242a2 <nvm_exec>
   2452e:	80 ec       	ldi	r24, 0xC0	; 192
   24530:	91 e0       	ldi	r25, 0x01	; 1
   24532:	29 81       	ldd	r18, Y+1	; 0x01
   24534:	fc 01       	movw	r30, r24
   24536:	22 87       	std	Z+10, r18	; 0x0a
   24538:	00 00       	nop
   2453a:	24 96       	adiw	r28, 0x04	; 4
   2453c:	cd bf       	out	0x3d, r28	; 61
   2453e:	de bf       	out	0x3e, r29	; 62
   24540:	df 91       	pop	r29
   24542:	cf 91       	pop	r28
   24544:	08 95       	ret

00024546 <nvm_eeprom_erase_and_write_buffer>:
   24546:	cf 93       	push	r28
   24548:	df 93       	push	r29
   2454a:	00 d0       	rcall	.+0      	; 0x2454c <nvm_eeprom_erase_and_write_buffer+0x6>
   2454c:	00 d0       	rcall	.+0      	; 0x2454e <nvm_eeprom_erase_and_write_buffer+0x8>
   2454e:	cd b7       	in	r28, 0x3d	; 61
   24550:	de b7       	in	r29, 0x3e	; 62
   24552:	89 83       	std	Y+1, r24	; 0x01
   24554:	9a 83       	std	Y+2, r25	; 0x02
   24556:	6b 83       	std	Y+3, r22	; 0x03
   24558:	7c 83       	std	Y+4, r23	; 0x04
   2455a:	4d 83       	std	Y+5, r20	; 0x05
   2455c:	5e 83       	std	Y+6, r21	; 0x06
   2455e:	3f c0       	rjmp	.+126    	; 0x245de <nvm_eeprom_erase_and_write_buffer+0x98>
   24560:	89 81       	ldd	r24, Y+1	; 0x01
   24562:	9a 81       	ldd	r25, Y+2	; 0x02
   24564:	8f 71       	andi	r24, 0x1F	; 31
   24566:	99 27       	eor	r25, r25
   24568:	89 2b       	or	r24, r25
   2456a:	11 f5       	brne	.+68     	; 0x245b0 <nvm_eeprom_erase_and_write_buffer+0x6a>
   2456c:	8d 81       	ldd	r24, Y+5	; 0x05
   2456e:	9e 81       	ldd	r25, Y+6	; 0x06
   24570:	80 97       	sbiw	r24, 0x20	; 32
   24572:	f0 f0       	brcs	.+60     	; 0x245b0 <nvm_eeprom_erase_and_write_buffer+0x6a>
   24574:	8b 81       	ldd	r24, Y+3	; 0x03
   24576:	9c 81       	ldd	r25, Y+4	; 0x04
   24578:	6f d0       	rcall	.+222    	; 0x24658 <nvm_eeprom_load_page_to_buffer>
   2457a:	89 81       	ldd	r24, Y+1	; 0x01
   2457c:	9a 81       	ldd	r25, Y+2	; 0x02
   2457e:	96 95       	lsr	r25
   24580:	87 95       	ror	r24
   24582:	92 95       	swap	r25
   24584:	82 95       	swap	r24
   24586:	8f 70       	andi	r24, 0x0F	; 15
   24588:	89 27       	eor	r24, r25
   2458a:	9f 70       	andi	r25, 0x0F	; 15
   2458c:	89 27       	eor	r24, r25
   2458e:	87 d0       	rcall	.+270    	; 0x2469e <nvm_eeprom_atomic_write_page>
   24590:	89 81       	ldd	r24, Y+1	; 0x01
   24592:	9a 81       	ldd	r25, Y+2	; 0x02
   24594:	80 96       	adiw	r24, 0x20	; 32
   24596:	89 83       	std	Y+1, r24	; 0x01
   24598:	9a 83       	std	Y+2, r25	; 0x02
   2459a:	8b 81       	ldd	r24, Y+3	; 0x03
   2459c:	9c 81       	ldd	r25, Y+4	; 0x04
   2459e:	80 96       	adiw	r24, 0x20	; 32
   245a0:	8b 83       	std	Y+3, r24	; 0x03
   245a2:	9c 83       	std	Y+4, r25	; 0x04
   245a4:	8d 81       	ldd	r24, Y+5	; 0x05
   245a6:	9e 81       	ldd	r25, Y+6	; 0x06
   245a8:	80 97       	sbiw	r24, 0x20	; 32
   245aa:	8d 83       	std	Y+5, r24	; 0x05
   245ac:	9e 83       	std	Y+6, r25	; 0x06
   245ae:	17 c0       	rjmp	.+46     	; 0x245de <nvm_eeprom_erase_and_write_buffer+0x98>
   245b0:	8b 81       	ldd	r24, Y+3	; 0x03
   245b2:	9c 81       	ldd	r25, Y+4	; 0x04
   245b4:	fc 01       	movw	r30, r24
   245b6:	40 81       	ld	r20, Z
   245b8:	89 81       	ldd	r24, Y+1	; 0x01
   245ba:	9a 81       	ldd	r25, Y+2	; 0x02
   245bc:	9c 01       	movw	r18, r24
   245be:	2f 5f       	subi	r18, 0xFF	; 255
   245c0:	3f 4f       	sbci	r19, 0xFF	; 255
   245c2:	29 83       	std	Y+1, r18	; 0x01
   245c4:	3a 83       	std	Y+2, r19	; 0x02
   245c6:	64 2f       	mov	r22, r20
   245c8:	88 df       	rcall	.-240    	; 0x244da <nvm_eeprom_write_byte>
   245ca:	8b 81       	ldd	r24, Y+3	; 0x03
   245cc:	9c 81       	ldd	r25, Y+4	; 0x04
   245ce:	01 96       	adiw	r24, 0x01	; 1
   245d0:	8b 83       	std	Y+3, r24	; 0x03
   245d2:	9c 83       	std	Y+4, r25	; 0x04
   245d4:	8d 81       	ldd	r24, Y+5	; 0x05
   245d6:	9e 81       	ldd	r25, Y+6	; 0x06
   245d8:	01 97       	sbiw	r24, 0x01	; 1
   245da:	8d 83       	std	Y+5, r24	; 0x05
   245dc:	9e 83       	std	Y+6, r25	; 0x06
   245de:	8d 81       	ldd	r24, Y+5	; 0x05
   245e0:	9e 81       	ldd	r25, Y+6	; 0x06
   245e2:	89 2b       	or	r24, r25
   245e4:	09 f0       	breq	.+2      	; 0x245e8 <nvm_eeprom_erase_and_write_buffer+0xa2>
   245e6:	bc cf       	rjmp	.-136    	; 0x24560 <nvm_eeprom_erase_and_write_buffer+0x1a>
   245e8:	00 00       	nop
   245ea:	26 96       	adiw	r28, 0x06	; 6
   245ec:	cd bf       	out	0x3d, r28	; 61
   245ee:	de bf       	out	0x3e, r29	; 62
   245f0:	df 91       	pop	r29
   245f2:	cf 91       	pop	r28
   245f4:	08 95       	ret

000245f6 <nvm_eeprom_flush_buffer>:
   245f6:	cf 93       	push	r28
   245f8:	df 93       	push	r29
   245fa:	cd b7       	in	r28, 0x3d	; 61
   245fc:	de b7       	in	r29, 0x3e	; 62
   245fe:	43 de       	rcall	.-890    	; 0x24286 <nvm_wait_until_ready>
   24600:	80 ec       	ldi	r24, 0xC0	; 192
   24602:	91 e0       	ldi	r25, 0x01	; 1
   24604:	fc 01       	movw	r30, r24
   24606:	87 85       	ldd	r24, Z+15	; 0x0f
   24608:	88 2f       	mov	r24, r24
   2460a:	90 e0       	ldi	r25, 0x00	; 0
   2460c:	82 70       	andi	r24, 0x02	; 2
   2460e:	99 27       	eor	r25, r25
   24610:	89 2b       	or	r24, r25
   24612:	31 f0       	breq	.+12     	; 0x24620 <nvm_eeprom_flush_buffer+0x2a>
   24614:	80 ec       	ldi	r24, 0xC0	; 192
   24616:	91 e0       	ldi	r25, 0x01	; 1
   24618:	26 e3       	ldi	r18, 0x36	; 54
   2461a:	fc 01       	movw	r30, r24
   2461c:	22 87       	std	Z+10, r18	; 0x0a
   2461e:	41 de       	rcall	.-894    	; 0x242a2 <nvm_exec>
   24620:	00 00       	nop
   24622:	df 91       	pop	r29
   24624:	cf 91       	pop	r28
   24626:	08 95       	ret

00024628 <nvm_eeprom_load_byte_to_buffer>:
   24628:	cf 93       	push	r28
   2462a:	df 93       	push	r29
   2462c:	1f 92       	push	r1
   2462e:	1f 92       	push	r1
   24630:	cd b7       	in	r28, 0x3d	; 61
   24632:	de b7       	in	r29, 0x3e	; 62
   24634:	89 83       	std	Y+1, r24	; 0x01
   24636:	6a 83       	std	Y+2, r22	; 0x02
   24638:	26 de       	rcall	.-948    	; 0x24286 <nvm_wait_until_ready>
   2463a:	71 de       	rcall	.-798    	; 0x2431e <eeprom_enable_mapping>
   2463c:	89 81       	ldd	r24, Y+1	; 0x01
   2463e:	88 2f       	mov	r24, r24
   24640:	90 e0       	ldi	r25, 0x00	; 0
   24642:	90 5f       	subi	r25, 0xF0	; 240
   24644:	2a 81       	ldd	r18, Y+2	; 0x02
   24646:	fc 01       	movw	r30, r24
   24648:	20 83       	st	Z, r18
   2464a:	7a de       	rcall	.-780    	; 0x24340 <eeprom_disable_mapping>
   2464c:	00 00       	nop
   2464e:	0f 90       	pop	r0
   24650:	0f 90       	pop	r0
   24652:	df 91       	pop	r29
   24654:	cf 91       	pop	r28
   24656:	08 95       	ret

00024658 <nvm_eeprom_load_page_to_buffer>:
   24658:	cf 93       	push	r28
   2465a:	df 93       	push	r29
   2465c:	00 d0       	rcall	.+0      	; 0x2465e <nvm_eeprom_load_page_to_buffer+0x6>
   2465e:	cd b7       	in	r28, 0x3d	; 61
   24660:	de b7       	in	r29, 0x3e	; 62
   24662:	8a 83       	std	Y+2, r24	; 0x02
   24664:	9b 83       	std	Y+3, r25	; 0x03
   24666:	0f de       	rcall	.-994    	; 0x24286 <nvm_wait_until_ready>
   24668:	19 82       	std	Y+1, r1	; 0x01
   2466a:	0f c0       	rjmp	.+30     	; 0x2468a <nvm_eeprom_load_page_to_buffer+0x32>
   2466c:	8a 81       	ldd	r24, Y+2	; 0x02
   2466e:	9b 81       	ldd	r25, Y+3	; 0x03
   24670:	fc 01       	movw	r30, r24
   24672:	80 81       	ld	r24, Z
   24674:	68 2f       	mov	r22, r24
   24676:	89 81       	ldd	r24, Y+1	; 0x01
   24678:	d7 df       	rcall	.-82     	; 0x24628 <nvm_eeprom_load_byte_to_buffer>
   2467a:	8a 81       	ldd	r24, Y+2	; 0x02
   2467c:	9b 81       	ldd	r25, Y+3	; 0x03
   2467e:	01 96       	adiw	r24, 0x01	; 1
   24680:	8a 83       	std	Y+2, r24	; 0x02
   24682:	9b 83       	std	Y+3, r25	; 0x03
   24684:	89 81       	ldd	r24, Y+1	; 0x01
   24686:	8f 5f       	subi	r24, 0xFF	; 255
   24688:	89 83       	std	Y+1, r24	; 0x01
   2468a:	89 81       	ldd	r24, Y+1	; 0x01
   2468c:	80 32       	cpi	r24, 0x20	; 32
   2468e:	70 f3       	brcs	.-36     	; 0x2466c <nvm_eeprom_load_page_to_buffer+0x14>
   24690:	00 00       	nop
   24692:	23 96       	adiw	r28, 0x03	; 3
   24694:	cd bf       	out	0x3d, r28	; 61
   24696:	de bf       	out	0x3e, r29	; 62
   24698:	df 91       	pop	r29
   2469a:	cf 91       	pop	r28
   2469c:	08 95       	ret

0002469e <nvm_eeprom_atomic_write_page>:
   2469e:	cf 93       	push	r28
   246a0:	df 93       	push	r29
   246a2:	00 d0       	rcall	.+0      	; 0x246a4 <nvm_eeprom_atomic_write_page+0x6>
   246a4:	cd b7       	in	r28, 0x3d	; 61
   246a6:	de b7       	in	r29, 0x3e	; 62
   246a8:	8b 83       	std	Y+3, r24	; 0x03
   246aa:	ed dd       	rcall	.-1062   	; 0x24286 <nvm_wait_until_ready>
   246ac:	8b 81       	ldd	r24, Y+3	; 0x03
   246ae:	88 2f       	mov	r24, r24
   246b0:	90 e0       	ldi	r25, 0x00	; 0
   246b2:	88 0f       	add	r24, r24
   246b4:	99 1f       	adc	r25, r25
   246b6:	82 95       	swap	r24
   246b8:	92 95       	swap	r25
   246ba:	90 7f       	andi	r25, 0xF0	; 240
   246bc:	98 27       	eor	r25, r24
   246be:	80 7f       	andi	r24, 0xF0	; 240
   246c0:	98 27       	eor	r25, r24
   246c2:	89 83       	std	Y+1, r24	; 0x01
   246c4:	9a 83       	std	Y+2, r25	; 0x02
   246c6:	80 ec       	ldi	r24, 0xC0	; 192
   246c8:	91 e0       	ldi	r25, 0x01	; 1
   246ca:	fc 01       	movw	r30, r24
   246cc:	12 82       	std	Z+2, r1	; 0x02
   246ce:	80 ec       	ldi	r24, 0xC0	; 192
   246d0:	91 e0       	ldi	r25, 0x01	; 1
   246d2:	29 81       	ldd	r18, Y+1	; 0x01
   246d4:	3a 81       	ldd	r19, Y+2	; 0x02
   246d6:	23 2f       	mov	r18, r19
   246d8:	33 27       	eor	r19, r19
   246da:	fc 01       	movw	r30, r24
   246dc:	21 83       	std	Z+1, r18	; 0x01
   246de:	80 ec       	ldi	r24, 0xC0	; 192
   246e0:	91 e0       	ldi	r25, 0x01	; 1
   246e2:	29 81       	ldd	r18, Y+1	; 0x01
   246e4:	fc 01       	movw	r30, r24
   246e6:	20 83       	st	Z, r18
   246e8:	85 e3       	ldi	r24, 0x35	; 53
   246ea:	e7 dd       	rcall	.-1074   	; 0x242ba <nvm_issue_command>
   246ec:	00 00       	nop
   246ee:	23 96       	adiw	r28, 0x03	; 3
   246f0:	cd bf       	out	0x3d, r28	; 61
   246f2:	de bf       	out	0x3e, r29	; 62
   246f4:	df 91       	pop	r29
   246f6:	cf 91       	pop	r28
   246f8:	08 95       	ret

000246fa <nvm_flash_read_buffer>:
 * \param address	the address to where to read
 * \param buf		pointer to the data
 * \param len		the number of bytes to read
 */
void nvm_flash_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
   246fa:	cf 93       	push	r28
   246fc:	df 93       	push	r29
   246fe:	cd b7       	in	r28, 0x3d	; 61
   24700:	de b7       	in	r29, 0x3e	; 62
   24702:	2c 97       	sbiw	r28, 0x0c	; 12
   24704:	cd bf       	out	0x3d, r28	; 61
   24706:	de bf       	out	0x3e, r29	; 62
   24708:	6d 83       	std	Y+5, r22	; 0x05
   2470a:	7e 83       	std	Y+6, r23	; 0x06
   2470c:	8f 83       	std	Y+7, r24	; 0x07
   2470e:	98 87       	std	Y+8, r25	; 0x08
   24710:	49 87       	std	Y+9, r20	; 0x09
   24712:	5a 87       	std	Y+10, r21	; 0x0a
   24714:	2b 87       	std	Y+11, r18	; 0x0b
   24716:	3c 87       	std	Y+12, r19	; 0x0c
#if (FLASH_SIZE>0x10000)
	uint32_t opt_address = address;
   24718:	8d 81       	ldd	r24, Y+5	; 0x05
   2471a:	9e 81       	ldd	r25, Y+6	; 0x06
   2471c:	af 81       	ldd	r26, Y+7	; 0x07
   2471e:	b8 85       	ldd	r27, Y+8	; 0x08
   24720:	89 83       	std	Y+1, r24	; 0x01
   24722:	9a 83       	std	Y+2, r25	; 0x02
   24724:	ab 83       	std	Y+3, r26	; 0x03
#else
	uint16_t opt_address = (uint16_t)address;
#endif
	nvm_wait_until_ready();
   24726:	bc 83       	std	Y+4, r27	; 0x04
	while ( len ) {
   24728:	ae dd       	rcall	.-1188   	; 0x24286 <nvm_wait_until_ready>
		*(uint8_t*)buf = nvm_flash_read_byte(opt_address);
   2472a:	21 c0       	rjmp	.+66     	; 0x2476e <nvm_flash_read_buffer+0x74>
   2472c:	89 81       	ldd	r24, Y+1	; 0x01
   2472e:	9a 81       	ldd	r25, Y+2	; 0x02
   24730:	ab 81       	ldd	r26, Y+3	; 0x03
   24732:	bc 81       	ldd	r27, Y+4	; 0x04
   24734:	bc 01       	movw	r22, r24
   24736:	cd 01       	movw	r24, r26
   24738:	14 de       	rcall	.-984    	; 0x24362 <nvm_flash_read_byte>
   2473a:	28 2f       	mov	r18, r24
   2473c:	89 85       	ldd	r24, Y+9	; 0x09
   2473e:	9a 85       	ldd	r25, Y+10	; 0x0a
   24740:	fc 01       	movw	r30, r24
		buf=(uint8_t*)buf+1;
   24742:	20 83       	st	Z, r18
   24744:	89 85       	ldd	r24, Y+9	; 0x09
   24746:	9a 85       	ldd	r25, Y+10	; 0x0a
   24748:	01 96       	adiw	r24, 0x01	; 1
   2474a:	89 87       	std	Y+9, r24	; 0x09
		opt_address++;
   2474c:	9a 87       	std	Y+10, r25	; 0x0a
   2474e:	89 81       	ldd	r24, Y+1	; 0x01
   24750:	9a 81       	ldd	r25, Y+2	; 0x02
   24752:	ab 81       	ldd	r26, Y+3	; 0x03
   24754:	bc 81       	ldd	r27, Y+4	; 0x04
   24756:	01 96       	adiw	r24, 0x01	; 1
   24758:	a1 1d       	adc	r26, r1
   2475a:	b1 1d       	adc	r27, r1
   2475c:	89 83       	std	Y+1, r24	; 0x01
   2475e:	9a 83       	std	Y+2, r25	; 0x02
   24760:	ab 83       	std	Y+3, r26	; 0x03
		len--;
   24762:	bc 83       	std	Y+4, r27	; 0x04
   24764:	8b 85       	ldd	r24, Y+11	; 0x0b
   24766:	9c 85       	ldd	r25, Y+12	; 0x0c
   24768:	01 97       	sbiw	r24, 0x01	; 1
   2476a:	8b 87       	std	Y+11, r24	; 0x0b
	uint32_t opt_address = address;
#else
	uint16_t opt_address = (uint16_t)address;
#endif
	nvm_wait_until_ready();
	while ( len ) {
   2476c:	9c 87       	std	Y+12, r25	; 0x0c
   2476e:	8b 85       	ldd	r24, Y+11	; 0x0b
   24770:	9c 85       	ldd	r25, Y+12	; 0x0c
   24772:	89 2b       	or	r24, r25
		*(uint8_t*)buf = nvm_flash_read_byte(opt_address);
		buf=(uint8_t*)buf+1;
		opt_address++;
		len--;
	}
}
   24774:	d9 f6       	brne	.-74     	; 0x2472c <nvm_flash_read_buffer+0x32>
   24776:	00 00       	nop
   24778:	2c 96       	adiw	r28, 0x0c	; 12
   2477a:	cd bf       	out	0x3d, r28	; 61
   2477c:	de bf       	out	0x3e, r29	; 62
   2477e:	df 91       	pop	r29
   24780:	cf 91       	pop	r28
   24782:	08 95       	ret

00024784 <nvm_user_sig_read_buffer>:
 * \param address	the address to where to read
 * \param buf		pointer to the data
 * \param len		the number of bytes to read
 */
void nvm_user_sig_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
   24784:	cf 93       	push	r28
   24786:	df 93       	push	r29
   24788:	cd b7       	in	r28, 0x3d	; 61
   2478a:	de b7       	in	r29, 0x3e	; 62
   2478c:	2a 97       	sbiw	r28, 0x0a	; 10
   2478e:	cd bf       	out	0x3d, r28	; 61
   24790:	de bf       	out	0x3e, r29	; 62
   24792:	6b 83       	std	Y+3, r22	; 0x03
   24794:	7c 83       	std	Y+4, r23	; 0x04
   24796:	8d 83       	std	Y+5, r24	; 0x05
   24798:	9e 83       	std	Y+6, r25	; 0x06
   2479a:	4f 83       	std	Y+7, r20	; 0x07
   2479c:	58 87       	std	Y+8, r21	; 0x08
   2479e:	29 87       	std	Y+9, r18	; 0x09
   247a0:	3a 87       	std	Y+10, r19	; 0x0a
	uint16_t opt_address = (uint16_t)address&(FLASH_PAGE_SIZE-1);
   247a2:	8b 81       	ldd	r24, Y+3	; 0x03
   247a4:	9c 81       	ldd	r25, Y+4	; 0x04
   247a6:	91 70       	andi	r25, 0x01	; 1
   247a8:	89 83       	std	Y+1, r24	; 0x01
   247aa:	9a 83       	std	Y+2, r25	; 0x02
	while ( len ) {
   247ac:	17 c0       	rjmp	.+46     	; 0x247dc <nvm_user_sig_read_buffer+0x58>
		*(uint8_t*)buf = nvm_read_user_signature_row(opt_address);
   247ae:	89 81       	ldd	r24, Y+1	; 0x01
   247b0:	9a 81       	ldd	r25, Y+2	; 0x02
   247b2:	a3 dd       	rcall	.-1210   	; 0x242fa <nvm_read_user_signature_row>
   247b4:	28 2f       	mov	r18, r24
   247b6:	8f 81       	ldd	r24, Y+7	; 0x07
   247b8:	98 85       	ldd	r25, Y+8	; 0x08
   247ba:	fc 01       	movw	r30, r24
   247bc:	20 83       	st	Z, r18
		buf=(uint8_t*)buf+1;
   247be:	8f 81       	ldd	r24, Y+7	; 0x07
   247c0:	98 85       	ldd	r25, Y+8	; 0x08
   247c2:	01 96       	adiw	r24, 0x01	; 1
   247c4:	8f 83       	std	Y+7, r24	; 0x07
   247c6:	98 87       	std	Y+8, r25	; 0x08
		opt_address++;
   247c8:	89 81       	ldd	r24, Y+1	; 0x01
   247ca:	9a 81       	ldd	r25, Y+2	; 0x02
   247cc:	01 96       	adiw	r24, 0x01	; 1
   247ce:	89 83       	std	Y+1, r24	; 0x01
   247d0:	9a 83       	std	Y+2, r25	; 0x02
		len--;
   247d2:	89 85       	ldd	r24, Y+9	; 0x09
   247d4:	9a 85       	ldd	r25, Y+10	; 0x0a
   247d6:	01 97       	sbiw	r24, 0x01	; 1
   247d8:	89 87       	std	Y+9, r24	; 0x09
   247da:	9a 87       	std	Y+10, r25	; 0x0a
 * \param len		the number of bytes to read
 */
void nvm_user_sig_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
	uint16_t opt_address = (uint16_t)address&(FLASH_PAGE_SIZE-1);
	while ( len ) {
   247dc:	89 85       	ldd	r24, Y+9	; 0x09
   247de:	9a 85       	ldd	r25, Y+10	; 0x0a
   247e0:	89 2b       	or	r24, r25
   247e2:	29 f7       	brne	.-54     	; 0x247ae <nvm_user_sig_read_buffer+0x2a>
		*(uint8_t*)buf = nvm_read_user_signature_row(opt_address);
		buf=(uint8_t*)buf+1;
		opt_address++;
		len--;
	}
}
   247e4:	00 00       	nop
   247e6:	2a 96       	adiw	r28, 0x0a	; 10
   247e8:	cd bf       	out	0x3d, r28	; 61
   247ea:	de bf       	out	0x3e, r29	; 62
   247ec:	df 91       	pop	r29
   247ee:	cf 91       	pop	r28
   247f0:	08 95       	ret

000247f2 <nvm_user_sig_write_buffer>:
 *
 * Set b_blank_check to false if all application flash is erased before.
 */
void nvm_user_sig_write_buffer(flash_addr_t address, const void *buf,
	uint16_t len, bool b_blank_check)
{
   247f2:	0f 93       	push	r16
   247f4:	1f 93       	push	r17
   247f6:	cf 93       	push	r28
   247f8:	df 93       	push	r29
   247fa:	cd b7       	in	r28, 0x3d	; 61
   247fc:	de b7       	in	r29, 0x3e	; 62
   247fe:	60 97       	sbiw	r28, 0x10	; 16
   24800:	cd bf       	out	0x3d, r28	; 61
   24802:	de bf       	out	0x3e, r29	; 62
   24804:	68 87       	std	Y+8, r22	; 0x08
   24806:	79 87       	std	Y+9, r23	; 0x09
   24808:	8a 87       	std	Y+10, r24	; 0x0a
   2480a:	9b 87       	std	Y+11, r25	; 0x0b
   2480c:	4c 87       	std	Y+12, r20	; 0x0c
   2480e:	5d 87       	std	Y+13, r21	; 0x0d
   24810:	2e 87       	std	Y+14, r18	; 0x0e
   24812:	3f 87       	std	Y+15, r19	; 0x0f
   24814:	08 8b       	std	Y+16, r16	; 0x10
	uint16_t w_value;
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
   24816:	88 85       	ldd	r24, Y+8	; 0x08
   24818:	99 85       	ldd	r25, Y+9	; 0x09
   2481a:	8b 83       	std	Y+3, r24	; 0x03
   2481c:	9c 83       	std	Y+4, r25	; 0x04
	bool b_flag_erase = false;
   2481e:	1d 82       	std	Y+5, r1	; 0x05

	while ( len ) {
   24820:	83 c0       	rjmp	.+262    	; 0x24928 <nvm_user_sig_write_buffer+0x136>
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
   24822:	19 82       	std	Y+1, r1	; 0x01
   24824:	1a 82       	std	Y+2, r1	; 0x02
   24826:	7a c0       	rjmp	.+244    	; 0x2491c <nvm_user_sig_write_buffer+0x12a>
			if (b_blank_check) {
   24828:	88 89       	ldd	r24, Y+16	; 0x10
   2482a:	88 23       	and	r24, r24
   2482c:	d1 f0       	breq	.+52     	; 0x24862 <nvm_user_sig_write_buffer+0x70>
				// Read flash to know if the erase command is mandatory
				LSB(w_value) = nvm_read_user_signature_row(page_pos);
   2482e:	8e 01       	movw	r16, r28
   24830:	0a 5f       	subi	r16, 0xFA	; 250
   24832:	1f 4f       	sbci	r17, 0xFF	; 255
   24834:	89 81       	ldd	r24, Y+1	; 0x01
   24836:	9a 81       	ldd	r25, Y+2	; 0x02
   24838:	60 dd       	rcall	.-1344   	; 0x242fa <nvm_read_user_signature_row>
   2483a:	f8 01       	movw	r30, r16
   2483c:	80 83       	st	Z, r24
				MSB(w_value) = nvm_read_user_signature_row(page_pos+1);
   2483e:	8e 01       	movw	r16, r28
   24840:	0a 5f       	subi	r16, 0xFA	; 250
   24842:	1f 4f       	sbci	r17, 0xFF	; 255
   24844:	0f 5f       	subi	r16, 0xFF	; 255
   24846:	1f 4f       	sbci	r17, 0xFF	; 255
   24848:	89 81       	ldd	r24, Y+1	; 0x01
   2484a:	9a 81       	ldd	r25, Y+2	; 0x02
   2484c:	01 96       	adiw	r24, 0x01	; 1
   2484e:	55 dd       	rcall	.-1366   	; 0x242fa <nvm_read_user_signature_row>
   24850:	f8 01       	movw	r30, r16
   24852:	80 83       	st	Z, r24
				if (w_value!=0xFFFF) {
   24854:	8e 81       	ldd	r24, Y+6	; 0x06
   24856:	9f 81       	ldd	r25, Y+7	; 0x07
   24858:	01 96       	adiw	r24, 0x01	; 1
   2485a:	39 f0       	breq	.+14     	; 0x2486a <nvm_user_sig_write_buffer+0x78>
					b_flag_erase = true; // The page is not empty
   2485c:	81 e0       	ldi	r24, 0x01	; 1
   2485e:	8d 83       	std	Y+5, r24	; 0x05
   24860:	04 c0       	rjmp	.+8      	; 0x2486a <nvm_user_sig_write_buffer+0x78>
				}
			}else{
				w_value = 0xFFFF;
   24862:	8f ef       	ldi	r24, 0xFF	; 255
   24864:	9f ef       	ldi	r25, 0xFF	; 255
   24866:	8e 83       	std	Y+6, r24	; 0x06
   24868:	9f 83       	std	Y+7, r25	; 0x07
			}
			// Update flash buffer
			if (len) {
   2486a:	8e 85       	ldd	r24, Y+14	; 0x0e
   2486c:	9f 85       	ldd	r25, Y+15	; 0x0f
   2486e:	89 2b       	or	r24, r25
   24870:	f1 f0       	breq	.+60     	; 0x248ae <nvm_user_sig_write_buffer+0xbc>
				if (opt_address == page_pos) {
   24872:	2b 81       	ldd	r18, Y+3	; 0x03
   24874:	3c 81       	ldd	r19, Y+4	; 0x04
   24876:	89 81       	ldd	r24, Y+1	; 0x01
   24878:	9a 81       	ldd	r25, Y+2	; 0x02
   2487a:	28 17       	cp	r18, r24
   2487c:	39 07       	cpc	r19, r25
   2487e:	b9 f4       	brne	.+46     	; 0x248ae <nvm_user_sig_write_buffer+0xbc>
					// The MSB of flash word must be changed
					// because the address is even
					len--;
   24880:	8e 85       	ldd	r24, Y+14	; 0x0e
   24882:	9f 85       	ldd	r25, Y+15	; 0x0f
   24884:	01 97       	sbiw	r24, 0x01	; 1
   24886:	8e 87       	std	Y+14, r24	; 0x0e
   24888:	9f 87       	std	Y+15, r25	; 0x0f
					opt_address++;
   2488a:	8b 81       	ldd	r24, Y+3	; 0x03
   2488c:	9c 81       	ldd	r25, Y+4	; 0x04
   2488e:	01 96       	adiw	r24, 0x01	; 1
   24890:	8b 83       	std	Y+3, r24	; 0x03
   24892:	9c 83       	std	Y+4, r25	; 0x04
					LSB(w_value)=*(uint8_t*)buf;
   24894:	ce 01       	movw	r24, r28
   24896:	06 96       	adiw	r24, 0x06	; 6
   24898:	2c 85       	ldd	r18, Y+12	; 0x0c
   2489a:	3d 85       	ldd	r19, Y+13	; 0x0d
   2489c:	f9 01       	movw	r30, r18
   2489e:	20 81       	ld	r18, Z
   248a0:	fc 01       	movw	r30, r24
   248a2:	20 83       	st	Z, r18
					buf=(uint8_t*)buf+1;
   248a4:	8c 85       	ldd	r24, Y+12	; 0x0c
   248a6:	9d 85       	ldd	r25, Y+13	; 0x0d
   248a8:	01 96       	adiw	r24, 0x01	; 1
   248aa:	8c 87       	std	Y+12, r24	; 0x0c
   248ac:	9d 87       	std	Y+13, r25	; 0x0d
				}
			}
			if (len) {
   248ae:	8e 85       	ldd	r24, Y+14	; 0x0e
   248b0:	9f 85       	ldd	r25, Y+15	; 0x0f
   248b2:	89 2b       	or	r24, r25
   248b4:	11 f1       	breq	.+68     	; 0x248fa <nvm_user_sig_write_buffer+0x108>
				if (opt_address == (page_pos+1)) {
   248b6:	89 81       	ldd	r24, Y+1	; 0x01
   248b8:	9a 81       	ldd	r25, Y+2	; 0x02
   248ba:	9c 01       	movw	r18, r24
   248bc:	2f 5f       	subi	r18, 0xFF	; 255
   248be:	3f 4f       	sbci	r19, 0xFF	; 255
   248c0:	8b 81       	ldd	r24, Y+3	; 0x03
   248c2:	9c 81       	ldd	r25, Y+4	; 0x04
   248c4:	28 17       	cp	r18, r24
   248c6:	39 07       	cpc	r19, r25
   248c8:	c1 f4       	brne	.+48     	; 0x248fa <nvm_user_sig_write_buffer+0x108>
					// The LSB of flash word must be changed
					// because the user buffer is not empty
					len--;
   248ca:	8e 85       	ldd	r24, Y+14	; 0x0e
   248cc:	9f 85       	ldd	r25, Y+15	; 0x0f
   248ce:	01 97       	sbiw	r24, 0x01	; 1
   248d0:	8e 87       	std	Y+14, r24	; 0x0e
   248d2:	9f 87       	std	Y+15, r25	; 0x0f
					opt_address++;
   248d4:	8b 81       	ldd	r24, Y+3	; 0x03
   248d6:	9c 81       	ldd	r25, Y+4	; 0x04
   248d8:	01 96       	adiw	r24, 0x01	; 1
   248da:	8b 83       	std	Y+3, r24	; 0x03
   248dc:	9c 83       	std	Y+4, r25	; 0x04
					MSB(w_value)=*(uint8_t*)buf;
   248de:	ce 01       	movw	r24, r28
   248e0:	06 96       	adiw	r24, 0x06	; 6
   248e2:	01 96       	adiw	r24, 0x01	; 1
   248e4:	2c 85       	ldd	r18, Y+12	; 0x0c
   248e6:	3d 85       	ldd	r19, Y+13	; 0x0d
   248e8:	f9 01       	movw	r30, r18
   248ea:	20 81       	ld	r18, Z
   248ec:	fc 01       	movw	r30, r24
   248ee:	20 83       	st	Z, r18
					buf=(uint8_t*)buf+1;
   248f0:	8c 85       	ldd	r24, Y+12	; 0x0c
   248f2:	9d 85       	ldd	r25, Y+13	; 0x0d
   248f4:	01 96       	adiw	r24, 0x01	; 1
   248f6:	8c 87       	std	Y+12, r24	; 0x0c
   248f8:	9d 87       	std	Y+13, r25	; 0x0d
				}
			}
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_pos,w_value);
   248fa:	2e 81       	ldd	r18, Y+6	; 0x06
   248fc:	3f 81       	ldd	r19, Y+7	; 0x07
   248fe:	89 81       	ldd	r24, Y+1	; 0x01
   24900:	9a 81       	ldd	r25, Y+2	; 0x02
   24902:	cc 01       	movw	r24, r24
   24904:	a0 e0       	ldi	r26, 0x00	; 0
   24906:	b0 e0       	ldi	r27, 0x00	; 0
   24908:	a9 01       	movw	r20, r18
   2490a:	bc 01       	movw	r22, r24
   2490c:	cd 01       	movw	r24, r26
   2490e:	0f 94 12 3a 	call	0x27424	; 0x27424 <nvm_flash_load_word_to_buffer>
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
	bool b_flag_erase = false;

	while ( len ) {
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
   24912:	89 81       	ldd	r24, Y+1	; 0x01
   24914:	9a 81       	ldd	r25, Y+2	; 0x02
   24916:	02 96       	adiw	r24, 0x02	; 2
   24918:	89 83       	std	Y+1, r24	; 0x01
   2491a:	9a 83       	std	Y+2, r25	; 0x02
   2491c:	89 81       	ldd	r24, Y+1	; 0x01
   2491e:	9a 81       	ldd	r25, Y+2	; 0x02
   24920:	81 15       	cp	r24, r1
   24922:	92 40       	sbci	r25, 0x02	; 2
   24924:	08 f4       	brcc	.+2      	; 0x24928 <nvm_user_sig_write_buffer+0x136>
   24926:	80 cf       	rjmp	.-256    	; 0x24828 <nvm_user_sig_write_buffer+0x36>
	uint16_t w_value;
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
	bool b_flag_erase = false;

	while ( len ) {
   24928:	8e 85       	ldd	r24, Y+14	; 0x0e
   2492a:	9f 85       	ldd	r25, Y+15	; 0x0f
   2492c:	89 2b       	or	r24, r25
   2492e:	09 f0       	breq	.+2      	; 0x24932 <nvm_user_sig_write_buffer+0x140>
   24930:	78 cf       	rjmp	.-272    	; 0x24822 <nvm_user_sig_write_buffer+0x30>
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_pos,w_value);
		}
	}
	// Write flash buffer
	if (b_flag_erase) {
   24932:	8d 81       	ldd	r24, Y+5	; 0x05
		nvm_flash_erase_user_section();
   24934:	88 23       	and	r24, r24
   24936:	09 f0       	breq	.+2      	; 0x2493a <nvm_user_sig_write_buffer+0x148>
	}
	nvm_flash_write_user_page();
   24938:	91 dd       	rcall	.-1246   	; 0x2445c <nvm_flash_erase_user_section>
   2493a:	9f dd       	rcall	.-1218   	; 0x2447a <nvm_flash_write_user_page>
}
   2493c:	00 00       	nop
   2493e:	60 96       	adiw	r28, 0x10	; 16
   24940:	cd bf       	out	0x3d, r28	; 61
   24942:	de bf       	out	0x3e, r29	; 62
   24944:	df 91       	pop	r29
   24946:	cf 91       	pop	r28
   24948:	1f 91       	pop	r17
   2494a:	0f 91       	pop	r16
   2494c:	08 95       	ret

0002494e <nvm_flash_erase_and_write_buffer>:
 *
 * Set b_blank_check to false if all application flash is erased before.
 */
void nvm_flash_erase_and_write_buffer(flash_addr_t address, const void *buf,
	uint16_t len, bool b_blank_check)
{
   2494e:	0f 93       	push	r16
   24950:	cf 93       	push	r28
   24952:	df 93       	push	r29
   24954:	cd b7       	in	r28, 0x3d	; 61
   24956:	de b7       	in	r29, 0x3e	; 62
   24958:	66 97       	sbiw	r28, 0x16	; 22
   2495a:	cd bf       	out	0x3d, r28	; 61
   2495c:	de bf       	out	0x3e, r29	; 62
   2495e:	6e 87       	std	Y+14, r22	; 0x0e
   24960:	7f 87       	std	Y+15, r23	; 0x0f
   24962:	88 8b       	std	Y+16, r24	; 0x10
   24964:	99 8b       	std	Y+17, r25	; 0x11
   24966:	4a 8b       	std	Y+18, r20	; 0x12
   24968:	5b 8b       	std	Y+19, r21	; 0x13
   2496a:	2c 8b       	std	Y+20, r18	; 0x14
   2496c:	3d 8b       	std	Y+21, r19	; 0x15
   2496e:	0e 8b       	std	Y+22, r16	; 0x16
	uint16_t w_value;
	uint16_t page_pos;
	bool b_flag_erase;
#if (FLASH_SIZE>0x10000)
	uint32_t page_address;
	uint32_t opt_address = address;
   24970:	8e 85       	ldd	r24, Y+14	; 0x0e
   24972:	9f 85       	ldd	r25, Y+15	; 0x0f
   24974:	a8 89       	ldd	r26, Y+16	; 0x10
   24976:	b9 89       	ldd	r27, Y+17	; 0x11
   24978:	88 87       	std	Y+8, r24	; 0x08
   2497a:	99 87       	std	Y+9, r25	; 0x09
   2497c:	aa 87       	std	Y+10, r26	; 0x0a
   2497e:	bb 87       	std	Y+11, r27	; 0x0b
	uint16_t page_address;
	uint16_t opt_address = (uint16_t)address;
#endif

	// Compute the start of the page to be modified
	page_address = opt_address-(opt_address%FLASH_PAGE_SIZE);
   24980:	88 85       	ldd	r24, Y+8	; 0x08
   24982:	99 85       	ldd	r25, Y+9	; 0x09
   24984:	aa 85       	ldd	r26, Y+10	; 0x0a
   24986:	bb 85       	ldd	r27, Y+11	; 0x0b
   24988:	88 27       	eor	r24, r24
   2498a:	9e 7f       	andi	r25, 0xFE	; 254
   2498c:	8c 83       	std	Y+4, r24	; 0x04
   2498e:	9d 83       	std	Y+5, r25	; 0x05
   24990:	ae 83       	std	Y+6, r26	; 0x06
   24992:	bf 83       	std	Y+7, r27	; 0x07

	// For each page
	while ( len ) {
   24994:	b8 c0       	rjmp	.+368    	; 0x24b06 <nvm_flash_erase_and_write_buffer+0x1b8>
		b_flag_erase = false;

		nvm_wait_until_ready();
   24996:	1b 82       	std	Y+3, r1	; 0x03
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
   24998:	76 dc       	rcall	.-1812   	; 0x24286 <nvm_wait_until_ready>
   2499a:	19 82       	std	Y+1, r1	; 0x01
   2499c:	1a 82       	std	Y+2, r1	; 0x02
			if (b_blank_check) {
   2499e:	95 c0       	rjmp	.+298    	; 0x24aca <nvm_flash_erase_and_write_buffer+0x17c>
   249a0:	8e 89       	ldd	r24, Y+22	; 0x16
   249a2:	88 23       	and	r24, r24
				// Read flash to know if the erase command is mandatory
				w_value = nvm_flash_read_word(page_address);
   249a4:	81 f0       	breq	.+32     	; 0x249c6 <nvm_flash_erase_and_write_buffer+0x78>
   249a6:	8c 81       	ldd	r24, Y+4	; 0x04
   249a8:	9d 81       	ldd	r25, Y+5	; 0x05
   249aa:	ae 81       	ldd	r26, Y+6	; 0x06
   249ac:	bf 81       	ldd	r27, Y+7	; 0x07
   249ae:	bc 01       	movw	r22, r24
   249b0:	cd 01       	movw	r24, r26
   249b2:	f9 dc       	rcall	.-1550   	; 0x243a6 <nvm_flash_read_word>
   249b4:	8c 87       	std	Y+12, r24	; 0x0c
				if (w_value!=0xFFFF) {
   249b6:	9d 87       	std	Y+13, r25	; 0x0d
   249b8:	8c 85       	ldd	r24, Y+12	; 0x0c
   249ba:	9d 85       	ldd	r25, Y+13	; 0x0d
   249bc:	01 96       	adiw	r24, 0x01	; 1
					b_flag_erase = true; // The page is not empty
   249be:	39 f0       	breq	.+14     	; 0x249ce <nvm_flash_erase_and_write_buffer+0x80>
   249c0:	81 e0       	ldi	r24, 0x01	; 1
   249c2:	8b 83       	std	Y+3, r24	; 0x03
				}
			}else{
				w_value = 0xFFFF;
   249c4:	04 c0       	rjmp	.+8      	; 0x249ce <nvm_flash_erase_and_write_buffer+0x80>
   249c6:	8f ef       	ldi	r24, 0xFF	; 255
   249c8:	9f ef       	ldi	r25, 0xFF	; 255
   249ca:	8c 87       	std	Y+12, r24	; 0x0c
			}

			// Update flash buffer
			if (len) {
   249cc:	9d 87       	std	Y+13, r25	; 0x0d
   249ce:	8c 89       	ldd	r24, Y+20	; 0x14
   249d0:	9d 89       	ldd	r25, Y+21	; 0x15
   249d2:	89 2b       	or	r24, r25
				if (opt_address == page_address) {
   249d4:	51 f1       	breq	.+84     	; 0x24a2a <nvm_flash_erase_and_write_buffer+0xdc>
   249d6:	28 85       	ldd	r18, Y+8	; 0x08
   249d8:	39 85       	ldd	r19, Y+9	; 0x09
   249da:	4a 85       	ldd	r20, Y+10	; 0x0a
   249dc:	5b 85       	ldd	r21, Y+11	; 0x0b
   249de:	8c 81       	ldd	r24, Y+4	; 0x04
   249e0:	9d 81       	ldd	r25, Y+5	; 0x05
   249e2:	ae 81       	ldd	r26, Y+6	; 0x06
   249e4:	bf 81       	ldd	r27, Y+7	; 0x07
   249e6:	28 17       	cp	r18, r24
   249e8:	39 07       	cpc	r19, r25
   249ea:	4a 07       	cpc	r20, r26
   249ec:	5b 07       	cpc	r21, r27
					// The MSB of flash word must be changed
					// because the address is even
					len--;
   249ee:	e9 f4       	brne	.+58     	; 0x24a2a <nvm_flash_erase_and_write_buffer+0xdc>
   249f0:	8c 89       	ldd	r24, Y+20	; 0x14
   249f2:	9d 89       	ldd	r25, Y+21	; 0x15
   249f4:	01 97       	sbiw	r24, 0x01	; 1
   249f6:	8c 8b       	std	Y+20, r24	; 0x14
					opt_address++;
   249f8:	9d 8b       	std	Y+21, r25	; 0x15
   249fa:	88 85       	ldd	r24, Y+8	; 0x08
   249fc:	99 85       	ldd	r25, Y+9	; 0x09
   249fe:	aa 85       	ldd	r26, Y+10	; 0x0a
   24a00:	bb 85       	ldd	r27, Y+11	; 0x0b
   24a02:	01 96       	adiw	r24, 0x01	; 1
   24a04:	a1 1d       	adc	r26, r1
   24a06:	b1 1d       	adc	r27, r1
   24a08:	88 87       	std	Y+8, r24	; 0x08
   24a0a:	99 87       	std	Y+9, r25	; 0x09
   24a0c:	aa 87       	std	Y+10, r26	; 0x0a
					LSB(w_value)=*(uint8_t*)buf;
   24a0e:	bb 87       	std	Y+11, r27	; 0x0b
   24a10:	ce 01       	movw	r24, r28
   24a12:	0c 96       	adiw	r24, 0x0c	; 12
   24a14:	2a 89       	ldd	r18, Y+18	; 0x12
   24a16:	3b 89       	ldd	r19, Y+19	; 0x13
   24a18:	f9 01       	movw	r30, r18
   24a1a:	20 81       	ld	r18, Z
   24a1c:	fc 01       	movw	r30, r24
					buf=(uint8_t*)buf+1;
   24a1e:	20 83       	st	Z, r18
   24a20:	8a 89       	ldd	r24, Y+18	; 0x12
   24a22:	9b 89       	ldd	r25, Y+19	; 0x13
   24a24:	01 96       	adiw	r24, 0x01	; 1
   24a26:	8a 8b       	std	Y+18, r24	; 0x12
				}
			}
			if (len) {
   24a28:	9b 8b       	std	Y+19, r25	; 0x13
   24a2a:	8c 89       	ldd	r24, Y+20	; 0x14
   24a2c:	9d 89       	ldd	r25, Y+21	; 0x15
   24a2e:	89 2b       	or	r24, r25
				if (opt_address == (page_address+1)) {
   24a30:	89 f1       	breq	.+98     	; 0x24a94 <nvm_flash_erase_and_write_buffer+0x146>
   24a32:	8c 81       	ldd	r24, Y+4	; 0x04
   24a34:	9d 81       	ldd	r25, Y+5	; 0x05
   24a36:	ae 81       	ldd	r26, Y+6	; 0x06
   24a38:	bf 81       	ldd	r27, Y+7	; 0x07
   24a3a:	9c 01       	movw	r18, r24
   24a3c:	ad 01       	movw	r20, r26
   24a3e:	2f 5f       	subi	r18, 0xFF	; 255
   24a40:	3f 4f       	sbci	r19, 0xFF	; 255
   24a42:	4f 4f       	sbci	r20, 0xFF	; 255
   24a44:	5f 4f       	sbci	r21, 0xFF	; 255
   24a46:	88 85       	ldd	r24, Y+8	; 0x08
   24a48:	99 85       	ldd	r25, Y+9	; 0x09
   24a4a:	aa 85       	ldd	r26, Y+10	; 0x0a
   24a4c:	bb 85       	ldd	r27, Y+11	; 0x0b
   24a4e:	28 17       	cp	r18, r24
   24a50:	39 07       	cpc	r19, r25
   24a52:	4a 07       	cpc	r20, r26
   24a54:	5b 07       	cpc	r21, r27
					// The LSB of flash word must be changed
					// because the user buffer is not empty
					len--;
   24a56:	f1 f4       	brne	.+60     	; 0x24a94 <nvm_flash_erase_and_write_buffer+0x146>
   24a58:	8c 89       	ldd	r24, Y+20	; 0x14
   24a5a:	9d 89       	ldd	r25, Y+21	; 0x15
   24a5c:	01 97       	sbiw	r24, 0x01	; 1
   24a5e:	8c 8b       	std	Y+20, r24	; 0x14
					opt_address++;
   24a60:	9d 8b       	std	Y+21, r25	; 0x15
   24a62:	88 85       	ldd	r24, Y+8	; 0x08
   24a64:	99 85       	ldd	r25, Y+9	; 0x09
   24a66:	aa 85       	ldd	r26, Y+10	; 0x0a
   24a68:	bb 85       	ldd	r27, Y+11	; 0x0b
   24a6a:	01 96       	adiw	r24, 0x01	; 1
   24a6c:	a1 1d       	adc	r26, r1
   24a6e:	b1 1d       	adc	r27, r1
   24a70:	88 87       	std	Y+8, r24	; 0x08
   24a72:	99 87       	std	Y+9, r25	; 0x09
   24a74:	aa 87       	std	Y+10, r26	; 0x0a
					MSB(w_value)=*(uint8_t*)buf;
   24a76:	bb 87       	std	Y+11, r27	; 0x0b
   24a78:	ce 01       	movw	r24, r28
   24a7a:	0c 96       	adiw	r24, 0x0c	; 12
   24a7c:	01 96       	adiw	r24, 0x01	; 1
   24a7e:	2a 89       	ldd	r18, Y+18	; 0x12
   24a80:	3b 89       	ldd	r19, Y+19	; 0x13
   24a82:	f9 01       	movw	r30, r18
   24a84:	20 81       	ld	r18, Z
   24a86:	fc 01       	movw	r30, r24
					buf=(uint8_t*)buf+1;
   24a88:	20 83       	st	Z, r18
   24a8a:	8a 89       	ldd	r24, Y+18	; 0x12
   24a8c:	9b 89       	ldd	r25, Y+19	; 0x13
   24a8e:	01 96       	adiw	r24, 0x01	; 1
   24a90:	8a 8b       	std	Y+18, r24	; 0x12
				}
			}
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_address,w_value);
   24a92:	9b 8b       	std	Y+19, r25	; 0x13
   24a94:	2c 85       	ldd	r18, Y+12	; 0x0c
   24a96:	3d 85       	ldd	r19, Y+13	; 0x0d
   24a98:	8c 81       	ldd	r24, Y+4	; 0x04
   24a9a:	9d 81       	ldd	r25, Y+5	; 0x05
   24a9c:	ae 81       	ldd	r26, Y+6	; 0x06
   24a9e:	bf 81       	ldd	r27, Y+7	; 0x07
   24aa0:	a9 01       	movw	r20, r18
   24aa2:	bc 01       	movw	r22, r24
   24aa4:	cd 01       	movw	r24, r26
   24aa6:	0f 94 12 3a 	call	0x27424	; 0x27424 <nvm_flash_load_word_to_buffer>
			page_address+=2;
   24aaa:	8c 81       	ldd	r24, Y+4	; 0x04
   24aac:	9d 81       	ldd	r25, Y+5	; 0x05
   24aae:	ae 81       	ldd	r26, Y+6	; 0x06
   24ab0:	bf 81       	ldd	r27, Y+7	; 0x07
   24ab2:	02 96       	adiw	r24, 0x02	; 2
   24ab4:	a1 1d       	adc	r26, r1
   24ab6:	b1 1d       	adc	r27, r1
   24ab8:	8c 83       	std	Y+4, r24	; 0x04
   24aba:	9d 83       	std	Y+5, r25	; 0x05
   24abc:	ae 83       	std	Y+6, r26	; 0x06
	// For each page
	while ( len ) {
		b_flag_erase = false;

		nvm_wait_until_ready();
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
   24abe:	bf 83       	std	Y+7, r27	; 0x07
   24ac0:	89 81       	ldd	r24, Y+1	; 0x01
   24ac2:	9a 81       	ldd	r25, Y+2	; 0x02
   24ac4:	02 96       	adiw	r24, 0x02	; 2
   24ac6:	89 83       	std	Y+1, r24	; 0x01
   24ac8:	9a 83       	std	Y+2, r25	; 0x02
   24aca:	89 81       	ldd	r24, Y+1	; 0x01
   24acc:	9a 81       	ldd	r25, Y+2	; 0x02
   24ace:	81 15       	cp	r24, r1
   24ad0:	92 40       	sbci	r25, 0x02	; 2
   24ad2:	08 f4       	brcc	.+2      	; 0x24ad6 <nvm_flash_erase_and_write_buffer+0x188>
			nvm_flash_load_word_to_buffer(page_address,w_value);
			page_address+=2;
		}

		// Write flash buffer
		if (b_flag_erase) {
   24ad4:	65 cf       	rjmp	.-310    	; 0x249a0 <nvm_flash_erase_and_write_buffer+0x52>
   24ad6:	8b 81       	ldd	r24, Y+3	; 0x03
   24ad8:	88 23       	and	r24, r24
			nvm_flash_atomic_write_app_page(page_address-FLASH_PAGE_SIZE);
   24ada:	59 f0       	breq	.+22     	; 0x24af2 <nvm_flash_erase_and_write_buffer+0x1a4>
   24adc:	8c 81       	ldd	r24, Y+4	; 0x04
   24ade:	9d 81       	ldd	r25, Y+5	; 0x05
   24ae0:	ae 81       	ldd	r26, Y+6	; 0x06
   24ae2:	bf 81       	ldd	r27, Y+7	; 0x07
   24ae4:	92 50       	subi	r25, 0x02	; 2
   24ae6:	a1 09       	sbc	r26, r1
   24ae8:	b1 09       	sbc	r27, r1
   24aea:	bc 01       	movw	r22, r24
   24aec:	cd 01       	movw	r24, r26
   24aee:	9b dc       	rcall	.-1738   	; 0x24426 <nvm_flash_atomic_write_app_page>
		}else{
			nvm_flash_split_write_app_page(page_address-FLASH_PAGE_SIZE);
   24af0:	0a c0       	rjmp	.+20     	; 0x24b06 <nvm_flash_erase_and_write_buffer+0x1b8>
   24af2:	8c 81       	ldd	r24, Y+4	; 0x04
   24af4:	9d 81       	ldd	r25, Y+5	; 0x05
   24af6:	ae 81       	ldd	r26, Y+6	; 0x06
   24af8:	bf 81       	ldd	r27, Y+7	; 0x07
   24afa:	92 50       	subi	r25, 0x02	; 2
   24afc:	a1 09       	sbc	r26, r1
   24afe:	b1 09       	sbc	r27, r1
   24b00:	bc 01       	movw	r22, r24
   24b02:	cd 01       	movw	r24, r26

	// Compute the start of the page to be modified
	page_address = opt_address-(opt_address%FLASH_PAGE_SIZE);

	// For each page
	while ( len ) {
   24b04:	75 dc       	rcall	.-1814   	; 0x243f0 <nvm_flash_split_write_app_page>
   24b06:	8c 89       	ldd	r24, Y+20	; 0x14
   24b08:	9d 89       	ldd	r25, Y+21	; 0x15
   24b0a:	89 2b       	or	r24, r25
   24b0c:	09 f0       	breq	.+2      	; 0x24b10 <nvm_flash_erase_and_write_buffer+0x1c2>
			nvm_flash_atomic_write_app_page(page_address-FLASH_PAGE_SIZE);
		}else{
			nvm_flash_split_write_app_page(page_address-FLASH_PAGE_SIZE);
		}
	}
}
   24b0e:	43 cf       	rjmp	.-378    	; 0x24996 <nvm_flash_erase_and_write_buffer+0x48>
   24b10:	00 00       	nop
   24b12:	66 96       	adiw	r28, 0x16	; 22
   24b14:	cd bf       	out	0x3d, r28	; 61
   24b16:	de bf       	out	0x3e, r29	; 62
   24b18:	df 91       	pop	r29
   24b1a:	cf 91       	pop	r28
   24b1c:	0f 91       	pop	r16
   24b1e:	08 95       	ret

00024b20 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
   24b20:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
   24b24:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
   24b26:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
   24b28:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
   24b2c:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
   24b2e:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
   24b32:	08 95       	ret

00024b34 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
   24b34:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
   24b36:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
   24b38:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
   24b3a:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
   24b3c:	60 83       	st	Z, r22
	ret                             // Return to caller
   24b3e:	08 95       	ret

00024b40 <__subsf3>:
   24b40:	50 58       	subi	r21, 0x80	; 128

00024b42 <__addsf3>:
   24b42:	bb 27       	eor	r27, r27
   24b44:	aa 27       	eor	r26, r26
   24b46:	0e d0       	rcall	.+28     	; 0x24b64 <__addsf3x>
   24b48:	28 c2       	rjmp	.+1104   	; 0x24f9a <__fp_round>
   24b4a:	f1 d1       	rcall	.+994    	; 0x24f2e <__fp_pscA>
   24b4c:	30 f0       	brcs	.+12     	; 0x24b5a <__addsf3+0x18>
   24b4e:	f6 d1       	rcall	.+1004   	; 0x24f3c <__fp_pscB>
   24b50:	20 f0       	brcs	.+8      	; 0x24b5a <__addsf3+0x18>
   24b52:	31 f4       	brne	.+12     	; 0x24b60 <__addsf3+0x1e>
   24b54:	9f 3f       	cpi	r25, 0xFF	; 255
   24b56:	11 f4       	brne	.+4      	; 0x24b5c <__addsf3+0x1a>
   24b58:	1e f4       	brtc	.+6      	; 0x24b60 <__addsf3+0x1e>
   24b5a:	d6 c1       	rjmp	.+940    	; 0x24f08 <__fp_nan>
   24b5c:	0e f4       	brtc	.+2      	; 0x24b60 <__addsf3+0x1e>
   24b5e:	e0 95       	com	r30
   24b60:	e7 fb       	bst	r30, 7
   24b62:	cc c1       	rjmp	.+920    	; 0x24efc <__fp_inf>

00024b64 <__addsf3x>:
   24b64:	e9 2f       	mov	r30, r25
   24b66:	3b d2       	rcall	.+1142   	; 0x24fde <__fp_split3>
   24b68:	80 f3       	brcs	.-32     	; 0x24b4a <__addsf3+0x8>
   24b6a:	ba 17       	cp	r27, r26
   24b6c:	62 07       	cpc	r22, r18
   24b6e:	73 07       	cpc	r23, r19
   24b70:	84 07       	cpc	r24, r20
   24b72:	95 07       	cpc	r25, r21
   24b74:	18 f0       	brcs	.+6      	; 0x24b7c <__addsf3x+0x18>
   24b76:	71 f4       	brne	.+28     	; 0x24b94 <__addsf3x+0x30>
   24b78:	9e f5       	brtc	.+102    	; 0x24be0 <__addsf3x+0x7c>
   24b7a:	53 c2       	rjmp	.+1190   	; 0x25022 <__fp_zero>
   24b7c:	0e f4       	brtc	.+2      	; 0x24b80 <__addsf3x+0x1c>
   24b7e:	e0 95       	com	r30
   24b80:	0b 2e       	mov	r0, r27
   24b82:	ba 2f       	mov	r27, r26
   24b84:	a0 2d       	mov	r26, r0
   24b86:	0b 01       	movw	r0, r22
   24b88:	b9 01       	movw	r22, r18
   24b8a:	90 01       	movw	r18, r0
   24b8c:	0c 01       	movw	r0, r24
   24b8e:	ca 01       	movw	r24, r20
   24b90:	a0 01       	movw	r20, r0
   24b92:	11 24       	eor	r1, r1
   24b94:	ff 27       	eor	r31, r31
   24b96:	59 1b       	sub	r21, r25
   24b98:	99 f0       	breq	.+38     	; 0x24bc0 <__addsf3x+0x5c>
   24b9a:	59 3f       	cpi	r21, 0xF9	; 249
   24b9c:	50 f4       	brcc	.+20     	; 0x24bb2 <__addsf3x+0x4e>
   24b9e:	50 3e       	cpi	r21, 0xE0	; 224
   24ba0:	68 f1       	brcs	.+90     	; 0x24bfc <__addsf3x+0x98>
   24ba2:	1a 16       	cp	r1, r26
   24ba4:	f0 40       	sbci	r31, 0x00	; 0
   24ba6:	a2 2f       	mov	r26, r18
   24ba8:	23 2f       	mov	r18, r19
   24baa:	34 2f       	mov	r19, r20
   24bac:	44 27       	eor	r20, r20
   24bae:	58 5f       	subi	r21, 0xF8	; 248
   24bb0:	f3 cf       	rjmp	.-26     	; 0x24b98 <__addsf3x+0x34>
   24bb2:	46 95       	lsr	r20
   24bb4:	37 95       	ror	r19
   24bb6:	27 95       	ror	r18
   24bb8:	a7 95       	ror	r26
   24bba:	f0 40       	sbci	r31, 0x00	; 0
   24bbc:	53 95       	inc	r21
   24bbe:	c9 f7       	brne	.-14     	; 0x24bb2 <__addsf3x+0x4e>
   24bc0:	7e f4       	brtc	.+30     	; 0x24be0 <__addsf3x+0x7c>
   24bc2:	1f 16       	cp	r1, r31
   24bc4:	ba 0b       	sbc	r27, r26
   24bc6:	62 0b       	sbc	r22, r18
   24bc8:	73 0b       	sbc	r23, r19
   24bca:	84 0b       	sbc	r24, r20
   24bcc:	ba f0       	brmi	.+46     	; 0x24bfc <__addsf3x+0x98>
   24bce:	91 50       	subi	r25, 0x01	; 1
   24bd0:	a1 f0       	breq	.+40     	; 0x24bfa <__addsf3x+0x96>
   24bd2:	ff 0f       	add	r31, r31
   24bd4:	bb 1f       	adc	r27, r27
   24bd6:	66 1f       	adc	r22, r22
   24bd8:	77 1f       	adc	r23, r23
   24bda:	88 1f       	adc	r24, r24
   24bdc:	c2 f7       	brpl	.-16     	; 0x24bce <__addsf3x+0x6a>
   24bde:	0e c0       	rjmp	.+28     	; 0x24bfc <__addsf3x+0x98>
   24be0:	ba 0f       	add	r27, r26
   24be2:	62 1f       	adc	r22, r18
   24be4:	73 1f       	adc	r23, r19
   24be6:	84 1f       	adc	r24, r20
   24be8:	48 f4       	brcc	.+18     	; 0x24bfc <__addsf3x+0x98>
   24bea:	87 95       	ror	r24
   24bec:	77 95       	ror	r23
   24bee:	67 95       	ror	r22
   24bf0:	b7 95       	ror	r27
   24bf2:	f7 95       	ror	r31
   24bf4:	9e 3f       	cpi	r25, 0xFE	; 254
   24bf6:	08 f0       	brcs	.+2      	; 0x24bfa <__addsf3x+0x96>
   24bf8:	b3 cf       	rjmp	.-154    	; 0x24b60 <__addsf3+0x1e>
   24bfa:	93 95       	inc	r25
   24bfc:	88 0f       	add	r24, r24
   24bfe:	08 f0       	brcs	.+2      	; 0x24c02 <__addsf3x+0x9e>
   24c00:	99 27       	eor	r25, r25
   24c02:	ee 0f       	add	r30, r30
   24c04:	97 95       	ror	r25
   24c06:	87 95       	ror	r24
   24c08:	08 95       	ret

00024c0a <__cmpsf2>:
   24c0a:	54 d1       	rcall	.+680    	; 0x24eb4 <__fp_cmp>
   24c0c:	08 f4       	brcc	.+2      	; 0x24c10 <__cmpsf2+0x6>
   24c0e:	81 e0       	ldi	r24, 0x01	; 1
   24c10:	08 95       	ret

00024c12 <cos>:
   24c12:	9c d1       	rcall	.+824    	; 0x24f4c <__fp_rempio2>
   24c14:	e3 95       	inc	r30
   24c16:	d2 c1       	rjmp	.+932    	; 0x24fbc <__fp_sinus>

00024c18 <__divsf3>:
   24c18:	0c d0       	rcall	.+24     	; 0x24c32 <__divsf3x>
   24c1a:	bf c1       	rjmp	.+894    	; 0x24f9a <__fp_round>
   24c1c:	8f d1       	rcall	.+798    	; 0x24f3c <__fp_pscB>
   24c1e:	40 f0       	brcs	.+16     	; 0x24c30 <__divsf3+0x18>
   24c20:	86 d1       	rcall	.+780    	; 0x24f2e <__fp_pscA>
   24c22:	30 f0       	brcs	.+12     	; 0x24c30 <__divsf3+0x18>
   24c24:	21 f4       	brne	.+8      	; 0x24c2e <__divsf3+0x16>
   24c26:	5f 3f       	cpi	r21, 0xFF	; 255
   24c28:	19 f0       	breq	.+6      	; 0x24c30 <__divsf3+0x18>
   24c2a:	68 c1       	rjmp	.+720    	; 0x24efc <__fp_inf>
   24c2c:	51 11       	cpse	r21, r1
   24c2e:	fa c1       	rjmp	.+1012   	; 0x25024 <__fp_szero>
   24c30:	6b c1       	rjmp	.+726    	; 0x24f08 <__fp_nan>

00024c32 <__divsf3x>:
   24c32:	d5 d1       	rcall	.+938    	; 0x24fde <__fp_split3>
   24c34:	98 f3       	brcs	.-26     	; 0x24c1c <__divsf3+0x4>

00024c36 <__divsf3_pse>:
   24c36:	99 23       	and	r25, r25
   24c38:	c9 f3       	breq	.-14     	; 0x24c2c <__divsf3+0x14>
   24c3a:	55 23       	and	r21, r21
   24c3c:	b1 f3       	breq	.-20     	; 0x24c2a <__divsf3+0x12>
   24c3e:	95 1b       	sub	r25, r21
   24c40:	55 0b       	sbc	r21, r21
   24c42:	bb 27       	eor	r27, r27
   24c44:	aa 27       	eor	r26, r26
   24c46:	62 17       	cp	r22, r18
   24c48:	73 07       	cpc	r23, r19
   24c4a:	84 07       	cpc	r24, r20
   24c4c:	38 f0       	brcs	.+14     	; 0x24c5c <__divsf3_pse+0x26>
   24c4e:	9f 5f       	subi	r25, 0xFF	; 255
   24c50:	5f 4f       	sbci	r21, 0xFF	; 255
   24c52:	22 0f       	add	r18, r18
   24c54:	33 1f       	adc	r19, r19
   24c56:	44 1f       	adc	r20, r20
   24c58:	aa 1f       	adc	r26, r26
   24c5a:	a9 f3       	breq	.-22     	; 0x24c46 <__divsf3_pse+0x10>
   24c5c:	33 d0       	rcall	.+102    	; 0x24cc4 <__divsf3_pse+0x8e>
   24c5e:	0e 2e       	mov	r0, r30
   24c60:	3a f0       	brmi	.+14     	; 0x24c70 <__divsf3_pse+0x3a>
   24c62:	e0 e8       	ldi	r30, 0x80	; 128
   24c64:	30 d0       	rcall	.+96     	; 0x24cc6 <__divsf3_pse+0x90>
   24c66:	91 50       	subi	r25, 0x01	; 1
   24c68:	50 40       	sbci	r21, 0x00	; 0
   24c6a:	e6 95       	lsr	r30
   24c6c:	00 1c       	adc	r0, r0
   24c6e:	ca f7       	brpl	.-14     	; 0x24c62 <__divsf3_pse+0x2c>
   24c70:	29 d0       	rcall	.+82     	; 0x24cc4 <__divsf3_pse+0x8e>
   24c72:	fe 2f       	mov	r31, r30
   24c74:	27 d0       	rcall	.+78     	; 0x24cc4 <__divsf3_pse+0x8e>
   24c76:	66 0f       	add	r22, r22
   24c78:	77 1f       	adc	r23, r23
   24c7a:	88 1f       	adc	r24, r24
   24c7c:	bb 1f       	adc	r27, r27
   24c7e:	26 17       	cp	r18, r22
   24c80:	37 07       	cpc	r19, r23
   24c82:	48 07       	cpc	r20, r24
   24c84:	ab 07       	cpc	r26, r27
   24c86:	b0 e8       	ldi	r27, 0x80	; 128
   24c88:	09 f0       	breq	.+2      	; 0x24c8c <__divsf3_pse+0x56>
   24c8a:	bb 0b       	sbc	r27, r27
   24c8c:	80 2d       	mov	r24, r0
   24c8e:	bf 01       	movw	r22, r30
   24c90:	ff 27       	eor	r31, r31
   24c92:	93 58       	subi	r25, 0x83	; 131
   24c94:	5f 4f       	sbci	r21, 0xFF	; 255
   24c96:	2a f0       	brmi	.+10     	; 0x24ca2 <__divsf3_pse+0x6c>
   24c98:	9e 3f       	cpi	r25, 0xFE	; 254
   24c9a:	51 05       	cpc	r21, r1
   24c9c:	68 f0       	brcs	.+26     	; 0x24cb8 <__divsf3_pse+0x82>
   24c9e:	2e c1       	rjmp	.+604    	; 0x24efc <__fp_inf>
   24ca0:	c1 c1       	rjmp	.+898    	; 0x25024 <__fp_szero>
   24ca2:	5f 3f       	cpi	r21, 0xFF	; 255
   24ca4:	ec f3       	brlt	.-6      	; 0x24ca0 <__divsf3_pse+0x6a>
   24ca6:	98 3e       	cpi	r25, 0xE8	; 232
   24ca8:	dc f3       	brlt	.-10     	; 0x24ca0 <__divsf3_pse+0x6a>
   24caa:	86 95       	lsr	r24
   24cac:	77 95       	ror	r23
   24cae:	67 95       	ror	r22
   24cb0:	b7 95       	ror	r27
   24cb2:	f7 95       	ror	r31
   24cb4:	9f 5f       	subi	r25, 0xFF	; 255
   24cb6:	c9 f7       	brne	.-14     	; 0x24caa <__divsf3_pse+0x74>
   24cb8:	88 0f       	add	r24, r24
   24cba:	91 1d       	adc	r25, r1
   24cbc:	96 95       	lsr	r25
   24cbe:	87 95       	ror	r24
   24cc0:	97 f9       	bld	r25, 7
   24cc2:	08 95       	ret
   24cc4:	e1 e0       	ldi	r30, 0x01	; 1
   24cc6:	66 0f       	add	r22, r22
   24cc8:	77 1f       	adc	r23, r23
   24cca:	88 1f       	adc	r24, r24
   24ccc:	bb 1f       	adc	r27, r27
   24cce:	62 17       	cp	r22, r18
   24cd0:	73 07       	cpc	r23, r19
   24cd2:	84 07       	cpc	r24, r20
   24cd4:	ba 07       	cpc	r27, r26
   24cd6:	20 f0       	brcs	.+8      	; 0x24ce0 <__divsf3_pse+0xaa>
   24cd8:	62 1b       	sub	r22, r18
   24cda:	73 0b       	sbc	r23, r19
   24cdc:	84 0b       	sbc	r24, r20
   24cde:	ba 0b       	sbc	r27, r26
   24ce0:	ee 1f       	adc	r30, r30
   24ce2:	88 f7       	brcc	.-30     	; 0x24cc6 <__divsf3_pse+0x90>
   24ce4:	e0 95       	com	r30
   24ce6:	08 95       	ret

00024ce8 <__fixsfdi>:
   24ce8:	be e3       	ldi	r27, 0x3E	; 62
   24cea:	04 d0       	rcall	.+8      	; 0x24cf4 <__fixunssfdi+0x2>
   24cec:	08 f4       	brcc	.+2      	; 0x24cf0 <__fixsfdi+0x8>
   24cee:	90 e8       	ldi	r25, 0x80	; 128
   24cf0:	08 95       	ret

00024cf2 <__fixunssfdi>:
   24cf2:	bf e3       	ldi	r27, 0x3F	; 63
   24cf4:	22 27       	eor	r18, r18
   24cf6:	33 27       	eor	r19, r19
   24cf8:	a9 01       	movw	r20, r18
   24cfa:	79 d1       	rcall	.+754    	; 0x24fee <__fp_splitA>
   24cfc:	58 f1       	brcs	.+86     	; 0x24d54 <__fixunssfdi+0x62>
   24cfe:	9f 57       	subi	r25, 0x7F	; 127
   24d00:	40 f1       	brcs	.+80     	; 0x24d52 <__fixunssfdi+0x60>
   24d02:	b9 17       	cp	r27, r25
   24d04:	38 f1       	brcs	.+78     	; 0x24d54 <__fixunssfdi+0x62>
   24d06:	bf e3       	ldi	r27, 0x3F	; 63
   24d08:	b9 1b       	sub	r27, r25
   24d0a:	99 27       	eor	r25, r25
   24d0c:	b8 50       	subi	r27, 0x08	; 8
   24d0e:	3a f4       	brpl	.+14     	; 0x24d1e <__fixunssfdi+0x2c>
   24d10:	66 0f       	add	r22, r22
   24d12:	77 1f       	adc	r23, r23
   24d14:	88 1f       	adc	r24, r24
   24d16:	99 1f       	adc	r25, r25
   24d18:	b3 95       	inc	r27
   24d1a:	d2 f3       	brmi	.-12     	; 0x24d10 <__fixunssfdi+0x1e>
   24d1c:	16 c0       	rjmp	.+44     	; 0x24d4a <__fixunssfdi+0x58>
   24d1e:	b8 50       	subi	r27, 0x08	; 8
   24d20:	4a f0       	brmi	.+18     	; 0x24d34 <__fixunssfdi+0x42>
   24d22:	23 2f       	mov	r18, r19
   24d24:	34 2f       	mov	r19, r20
   24d26:	45 2f       	mov	r20, r21
   24d28:	56 2f       	mov	r21, r22
   24d2a:	67 2f       	mov	r22, r23
   24d2c:	78 2f       	mov	r23, r24
   24d2e:	88 27       	eor	r24, r24
   24d30:	b8 50       	subi	r27, 0x08	; 8
   24d32:	ba f7       	brpl	.-18     	; 0x24d22 <__fixunssfdi+0x30>
   24d34:	b8 5f       	subi	r27, 0xF8	; 248
   24d36:	49 f0       	breq	.+18     	; 0x24d4a <__fixunssfdi+0x58>
   24d38:	86 95       	lsr	r24
   24d3a:	77 95       	ror	r23
   24d3c:	67 95       	ror	r22
   24d3e:	57 95       	ror	r21
   24d40:	47 95       	ror	r20
   24d42:	37 95       	ror	r19
   24d44:	27 95       	ror	r18
   24d46:	ba 95       	dec	r27
   24d48:	b9 f7       	brne	.-18     	; 0x24d38 <__fixunssfdi+0x46>
   24d4a:	0e f4       	brtc	.+2      	; 0x24d4e <__fixunssfdi+0x5c>
   24d4c:	e0 d0       	rcall	.+448    	; 0x24f0e <__fp_negdi>
   24d4e:	88 94       	clc
   24d50:	08 95       	ret
   24d52:	88 94       	clc
   24d54:	60 e0       	ldi	r22, 0x00	; 0
   24d56:	70 e0       	ldi	r23, 0x00	; 0
   24d58:	cb 01       	movw	r24, r22
   24d5a:	08 95       	ret

00024d5c <__fixsfsi>:
   24d5c:	04 d0       	rcall	.+8      	; 0x24d66 <__fixunssfsi>
   24d5e:	68 94       	set
   24d60:	b1 11       	cpse	r27, r1
   24d62:	60 c1       	rjmp	.+704    	; 0x25024 <__fp_szero>
   24d64:	08 95       	ret

00024d66 <__fixunssfsi>:
   24d66:	43 d1       	rcall	.+646    	; 0x24fee <__fp_splitA>
   24d68:	88 f0       	brcs	.+34     	; 0x24d8c <__fixunssfsi+0x26>
   24d6a:	9f 57       	subi	r25, 0x7F	; 127
   24d6c:	90 f0       	brcs	.+36     	; 0x24d92 <__fixunssfsi+0x2c>
   24d6e:	b9 2f       	mov	r27, r25
   24d70:	99 27       	eor	r25, r25
   24d72:	b7 51       	subi	r27, 0x17	; 23
   24d74:	a0 f0       	brcs	.+40     	; 0x24d9e <__fixunssfsi+0x38>
   24d76:	d1 f0       	breq	.+52     	; 0x24dac <__fixunssfsi+0x46>
   24d78:	66 0f       	add	r22, r22
   24d7a:	77 1f       	adc	r23, r23
   24d7c:	88 1f       	adc	r24, r24
   24d7e:	99 1f       	adc	r25, r25
   24d80:	1a f0       	brmi	.+6      	; 0x24d88 <__fixunssfsi+0x22>
   24d82:	ba 95       	dec	r27
   24d84:	c9 f7       	brne	.-14     	; 0x24d78 <__fixunssfsi+0x12>
   24d86:	12 c0       	rjmp	.+36     	; 0x24dac <__fixunssfsi+0x46>
   24d88:	b1 30       	cpi	r27, 0x01	; 1
   24d8a:	81 f0       	breq	.+32     	; 0x24dac <__fixunssfsi+0x46>
   24d8c:	4a d1       	rcall	.+660    	; 0x25022 <__fp_zero>
   24d8e:	b1 e0       	ldi	r27, 0x01	; 1
   24d90:	08 95       	ret
   24d92:	47 c1       	rjmp	.+654    	; 0x25022 <__fp_zero>
   24d94:	67 2f       	mov	r22, r23
   24d96:	78 2f       	mov	r23, r24
   24d98:	88 27       	eor	r24, r24
   24d9a:	b8 5f       	subi	r27, 0xF8	; 248
   24d9c:	39 f0       	breq	.+14     	; 0x24dac <__fixunssfsi+0x46>
   24d9e:	b9 3f       	cpi	r27, 0xF9	; 249
   24da0:	cc f3       	brlt	.-14     	; 0x24d94 <__fixunssfsi+0x2e>
   24da2:	86 95       	lsr	r24
   24da4:	77 95       	ror	r23
   24da6:	67 95       	ror	r22
   24da8:	b3 95       	inc	r27
   24daa:	d9 f7       	brne	.-10     	; 0x24da2 <__fixunssfsi+0x3c>
   24dac:	3e f4       	brtc	.+14     	; 0x24dbc <__fixunssfsi+0x56>
   24dae:	90 95       	com	r25
   24db0:	80 95       	com	r24
   24db2:	70 95       	com	r23
   24db4:	61 95       	neg	r22
   24db6:	7f 4f       	sbci	r23, 0xFF	; 255
   24db8:	8f 4f       	sbci	r24, 0xFF	; 255
   24dba:	9f 4f       	sbci	r25, 0xFF	; 255
   24dbc:	08 95       	ret

00024dbe <__floatunsisf>:
   24dbe:	e8 94       	clt
   24dc0:	09 c0       	rjmp	.+18     	; 0x24dd4 <__floatsisf+0x12>

00024dc2 <__floatsisf>:
   24dc2:	97 fb       	bst	r25, 7
   24dc4:	3e f4       	brtc	.+14     	; 0x24dd4 <__floatsisf+0x12>
   24dc6:	90 95       	com	r25
   24dc8:	80 95       	com	r24
   24dca:	70 95       	com	r23
   24dcc:	61 95       	neg	r22
   24dce:	7f 4f       	sbci	r23, 0xFF	; 255
   24dd0:	8f 4f       	sbci	r24, 0xFF	; 255
   24dd2:	9f 4f       	sbci	r25, 0xFF	; 255
   24dd4:	99 23       	and	r25, r25
   24dd6:	a9 f0       	breq	.+42     	; 0x24e02 <__floatsisf+0x40>
   24dd8:	f9 2f       	mov	r31, r25
   24dda:	96 e9       	ldi	r25, 0x96	; 150
   24ddc:	bb 27       	eor	r27, r27
   24dde:	93 95       	inc	r25
   24de0:	f6 95       	lsr	r31
   24de2:	87 95       	ror	r24
   24de4:	77 95       	ror	r23
   24de6:	67 95       	ror	r22
   24de8:	b7 95       	ror	r27
   24dea:	f1 11       	cpse	r31, r1
   24dec:	f8 cf       	rjmp	.-16     	; 0x24dde <__floatsisf+0x1c>
   24dee:	fa f4       	brpl	.+62     	; 0x24e2e <__floatsisf+0x6c>
   24df0:	bb 0f       	add	r27, r27
   24df2:	11 f4       	brne	.+4      	; 0x24df8 <__floatsisf+0x36>
   24df4:	60 ff       	sbrs	r22, 0
   24df6:	1b c0       	rjmp	.+54     	; 0x24e2e <__floatsisf+0x6c>
   24df8:	6f 5f       	subi	r22, 0xFF	; 255
   24dfa:	7f 4f       	sbci	r23, 0xFF	; 255
   24dfc:	8f 4f       	sbci	r24, 0xFF	; 255
   24dfe:	9f 4f       	sbci	r25, 0xFF	; 255
   24e00:	16 c0       	rjmp	.+44     	; 0x24e2e <__floatsisf+0x6c>
   24e02:	88 23       	and	r24, r24
   24e04:	11 f0       	breq	.+4      	; 0x24e0a <__floatsisf+0x48>
   24e06:	96 e9       	ldi	r25, 0x96	; 150
   24e08:	11 c0       	rjmp	.+34     	; 0x24e2c <__floatsisf+0x6a>
   24e0a:	77 23       	and	r23, r23
   24e0c:	21 f0       	breq	.+8      	; 0x24e16 <__floatsisf+0x54>
   24e0e:	9e e8       	ldi	r25, 0x8E	; 142
   24e10:	87 2f       	mov	r24, r23
   24e12:	76 2f       	mov	r23, r22
   24e14:	05 c0       	rjmp	.+10     	; 0x24e20 <__floatsisf+0x5e>
   24e16:	66 23       	and	r22, r22
   24e18:	71 f0       	breq	.+28     	; 0x24e36 <__floatsisf+0x74>
   24e1a:	96 e8       	ldi	r25, 0x86	; 134
   24e1c:	86 2f       	mov	r24, r22
   24e1e:	70 e0       	ldi	r23, 0x00	; 0
   24e20:	60 e0       	ldi	r22, 0x00	; 0
   24e22:	2a f0       	brmi	.+10     	; 0x24e2e <__floatsisf+0x6c>
   24e24:	9a 95       	dec	r25
   24e26:	66 0f       	add	r22, r22
   24e28:	77 1f       	adc	r23, r23
   24e2a:	88 1f       	adc	r24, r24
   24e2c:	da f7       	brpl	.-10     	; 0x24e24 <__floatsisf+0x62>
   24e2e:	88 0f       	add	r24, r24
   24e30:	96 95       	lsr	r25
   24e32:	87 95       	ror	r24
   24e34:	97 f9       	bld	r25, 7
   24e36:	08 95       	ret

00024e38 <__floatundisf>:
   24e38:	e8 94       	clt

00024e3a <__fp_di2sf>:
   24e3a:	f9 2f       	mov	r31, r25
   24e3c:	96 eb       	ldi	r25, 0xB6	; 182
   24e3e:	ff 23       	and	r31, r31
   24e40:	81 f0       	breq	.+32     	; 0x24e62 <__fp_di2sf+0x28>
   24e42:	12 16       	cp	r1, r18
   24e44:	13 06       	cpc	r1, r19
   24e46:	14 06       	cpc	r1, r20
   24e48:	44 0b       	sbc	r20, r20
   24e4a:	93 95       	inc	r25
   24e4c:	f6 95       	lsr	r31
   24e4e:	87 95       	ror	r24
   24e50:	77 95       	ror	r23
   24e52:	67 95       	ror	r22
   24e54:	57 95       	ror	r21
   24e56:	40 40       	sbci	r20, 0x00	; 0
   24e58:	ff 23       	and	r31, r31
   24e5a:	b9 f7       	brne	.-18     	; 0x24e4a <__fp_di2sf+0x10>
   24e5c:	1b c0       	rjmp	.+54     	; 0x24e94 <__fp_di2sf+0x5a>
   24e5e:	99 27       	eor	r25, r25
   24e60:	08 95       	ret
   24e62:	88 23       	and	r24, r24
   24e64:	51 f4       	brne	.+20     	; 0x24e7a <__fp_di2sf+0x40>
   24e66:	98 50       	subi	r25, 0x08	; 8
   24e68:	d2 f7       	brpl	.-12     	; 0x24e5e <__fp_di2sf+0x24>
   24e6a:	87 2b       	or	r24, r23
   24e6c:	76 2f       	mov	r23, r22
   24e6e:	65 2f       	mov	r22, r21
   24e70:	54 2f       	mov	r21, r20
   24e72:	43 2f       	mov	r20, r19
   24e74:	32 2f       	mov	r19, r18
   24e76:	20 e0       	ldi	r18, 0x00	; 0
   24e78:	b1 f3       	breq	.-20     	; 0x24e66 <__fp_di2sf+0x2c>
   24e7a:	12 16       	cp	r1, r18
   24e7c:	13 06       	cpc	r1, r19
   24e7e:	14 06       	cpc	r1, r20
   24e80:	44 0b       	sbc	r20, r20
   24e82:	88 23       	and	r24, r24
   24e84:	3a f0       	brmi	.+14     	; 0x24e94 <__fp_di2sf+0x5a>
   24e86:	9a 95       	dec	r25
   24e88:	44 0f       	add	r20, r20
   24e8a:	55 1f       	adc	r21, r21
   24e8c:	66 1f       	adc	r22, r22
   24e8e:	77 1f       	adc	r23, r23
   24e90:	88 1f       	adc	r24, r24
   24e92:	ca f7       	brpl	.-14     	; 0x24e86 <__fp_di2sf+0x4c>
   24e94:	55 23       	and	r21, r21
   24e96:	4a f4       	brpl	.+18     	; 0x24eaa <__fp_di2sf+0x70>
   24e98:	44 0f       	add	r20, r20
   24e9a:	55 1f       	adc	r21, r21
   24e9c:	11 f4       	brne	.+4      	; 0x24ea2 <__fp_di2sf+0x68>
   24e9e:	60 ff       	sbrs	r22, 0
   24ea0:	04 c0       	rjmp	.+8      	; 0x24eaa <__fp_di2sf+0x70>
   24ea2:	6f 5f       	subi	r22, 0xFF	; 255
   24ea4:	7f 4f       	sbci	r23, 0xFF	; 255
   24ea6:	8f 4f       	sbci	r24, 0xFF	; 255
   24ea8:	9f 4f       	sbci	r25, 0xFF	; 255
   24eaa:	88 0f       	add	r24, r24
   24eac:	96 95       	lsr	r25
   24eae:	87 95       	ror	r24
   24eb0:	97 f9       	bld	r25, 7
   24eb2:	08 95       	ret

00024eb4 <__fp_cmp>:
   24eb4:	99 0f       	add	r25, r25
   24eb6:	00 08       	sbc	r0, r0
   24eb8:	55 0f       	add	r21, r21
   24eba:	aa 0b       	sbc	r26, r26
   24ebc:	e0 e8       	ldi	r30, 0x80	; 128
   24ebe:	fe ef       	ldi	r31, 0xFE	; 254
   24ec0:	16 16       	cp	r1, r22
   24ec2:	17 06       	cpc	r1, r23
   24ec4:	e8 07       	cpc	r30, r24
   24ec6:	f9 07       	cpc	r31, r25
   24ec8:	c0 f0       	brcs	.+48     	; 0x24efa <__fp_cmp+0x46>
   24eca:	12 16       	cp	r1, r18
   24ecc:	13 06       	cpc	r1, r19
   24ece:	e4 07       	cpc	r30, r20
   24ed0:	f5 07       	cpc	r31, r21
   24ed2:	98 f0       	brcs	.+38     	; 0x24efa <__fp_cmp+0x46>
   24ed4:	62 1b       	sub	r22, r18
   24ed6:	73 0b       	sbc	r23, r19
   24ed8:	84 0b       	sbc	r24, r20
   24eda:	95 0b       	sbc	r25, r21
   24edc:	39 f4       	brne	.+14     	; 0x24eec <__fp_cmp+0x38>
   24ede:	0a 26       	eor	r0, r26
   24ee0:	61 f0       	breq	.+24     	; 0x24efa <__fp_cmp+0x46>
   24ee2:	23 2b       	or	r18, r19
   24ee4:	24 2b       	or	r18, r20
   24ee6:	25 2b       	or	r18, r21
   24ee8:	21 f4       	brne	.+8      	; 0x24ef2 <__fp_cmp+0x3e>
   24eea:	08 95       	ret
   24eec:	0a 26       	eor	r0, r26
   24eee:	09 f4       	brne	.+2      	; 0x24ef2 <__fp_cmp+0x3e>
   24ef0:	a1 40       	sbci	r26, 0x01	; 1
   24ef2:	a6 95       	lsr	r26
   24ef4:	8f ef       	ldi	r24, 0xFF	; 255
   24ef6:	81 1d       	adc	r24, r1
   24ef8:	81 1d       	adc	r24, r1
   24efa:	08 95       	ret

00024efc <__fp_inf>:
   24efc:	97 f9       	bld	r25, 7
   24efe:	9f 67       	ori	r25, 0x7F	; 127
   24f00:	80 e8       	ldi	r24, 0x80	; 128
   24f02:	70 e0       	ldi	r23, 0x00	; 0
   24f04:	60 e0       	ldi	r22, 0x00	; 0
   24f06:	08 95       	ret

00024f08 <__fp_nan>:
   24f08:	9f ef       	ldi	r25, 0xFF	; 255
   24f0a:	80 ec       	ldi	r24, 0xC0	; 192
   24f0c:	08 95       	ret

00024f0e <__fp_negdi>:
   24f0e:	90 95       	com	r25
   24f10:	80 95       	com	r24
   24f12:	70 95       	com	r23
   24f14:	60 95       	com	r22
   24f16:	50 95       	com	r21
   24f18:	40 95       	com	r20
   24f1a:	30 95       	com	r19
   24f1c:	21 95       	neg	r18
   24f1e:	3f 4f       	sbci	r19, 0xFF	; 255
   24f20:	4f 4f       	sbci	r20, 0xFF	; 255
   24f22:	5f 4f       	sbci	r21, 0xFF	; 255
   24f24:	6f 4f       	sbci	r22, 0xFF	; 255
   24f26:	7f 4f       	sbci	r23, 0xFF	; 255
   24f28:	8f 4f       	sbci	r24, 0xFF	; 255
   24f2a:	9f 4f       	sbci	r25, 0xFF	; 255
   24f2c:	08 95       	ret

00024f2e <__fp_pscA>:
   24f2e:	00 24       	eor	r0, r0
   24f30:	0a 94       	dec	r0
   24f32:	16 16       	cp	r1, r22
   24f34:	17 06       	cpc	r1, r23
   24f36:	18 06       	cpc	r1, r24
   24f38:	09 06       	cpc	r0, r25
   24f3a:	08 95       	ret

00024f3c <__fp_pscB>:
   24f3c:	00 24       	eor	r0, r0
   24f3e:	0a 94       	dec	r0
   24f40:	12 16       	cp	r1, r18
   24f42:	13 06       	cpc	r1, r19
   24f44:	14 06       	cpc	r1, r20
   24f46:	05 06       	cpc	r0, r21
   24f48:	08 95       	ret
   24f4a:	de cf       	rjmp	.-68     	; 0x24f08 <__fp_nan>

00024f4c <__fp_rempio2>:
   24f4c:	50 d0       	rcall	.+160    	; 0x24fee <__fp_splitA>
   24f4e:	e8 f3       	brcs	.-6      	; 0x24f4a <__fp_pscB+0xe>
   24f50:	e8 94       	clt
   24f52:	e0 e0       	ldi	r30, 0x00	; 0
   24f54:	bb 27       	eor	r27, r27
   24f56:	9f 57       	subi	r25, 0x7F	; 127
   24f58:	f0 f0       	brcs	.+60     	; 0x24f96 <__fp_rempio2+0x4a>
   24f5a:	2a ed       	ldi	r18, 0xDA	; 218
   24f5c:	3f e0       	ldi	r19, 0x0F	; 15
   24f5e:	49 ec       	ldi	r20, 0xC9	; 201
   24f60:	06 c0       	rjmp	.+12     	; 0x24f6e <__fp_rempio2+0x22>
   24f62:	ee 0f       	add	r30, r30
   24f64:	bb 0f       	add	r27, r27
   24f66:	66 1f       	adc	r22, r22
   24f68:	77 1f       	adc	r23, r23
   24f6a:	88 1f       	adc	r24, r24
   24f6c:	28 f0       	brcs	.+10     	; 0x24f78 <__fp_rempio2+0x2c>
   24f6e:	b2 3a       	cpi	r27, 0xA2	; 162
   24f70:	62 07       	cpc	r22, r18
   24f72:	73 07       	cpc	r23, r19
   24f74:	84 07       	cpc	r24, r20
   24f76:	28 f0       	brcs	.+10     	; 0x24f82 <__fp_rempio2+0x36>
   24f78:	b2 5a       	subi	r27, 0xA2	; 162
   24f7a:	62 0b       	sbc	r22, r18
   24f7c:	73 0b       	sbc	r23, r19
   24f7e:	84 0b       	sbc	r24, r20
   24f80:	e3 95       	inc	r30
   24f82:	9a 95       	dec	r25
   24f84:	72 f7       	brpl	.-36     	; 0x24f62 <__fp_rempio2+0x16>
   24f86:	80 38       	cpi	r24, 0x80	; 128
   24f88:	30 f4       	brcc	.+12     	; 0x24f96 <__fp_rempio2+0x4a>
   24f8a:	9a 95       	dec	r25
   24f8c:	bb 0f       	add	r27, r27
   24f8e:	66 1f       	adc	r22, r22
   24f90:	77 1f       	adc	r23, r23
   24f92:	88 1f       	adc	r24, r24
   24f94:	d2 f7       	brpl	.-12     	; 0x24f8a <__fp_rempio2+0x3e>
   24f96:	90 48       	sbci	r25, 0x80	; 128
   24f98:	be c1       	rjmp	.+892    	; 0x25316 <__fp_mpack_finite>

00024f9a <__fp_round>:
   24f9a:	09 2e       	mov	r0, r25
   24f9c:	03 94       	inc	r0
   24f9e:	00 0c       	add	r0, r0
   24fa0:	11 f4       	brne	.+4      	; 0x24fa6 <__fp_round+0xc>
   24fa2:	88 23       	and	r24, r24
   24fa4:	52 f0       	brmi	.+20     	; 0x24fba <__fp_round+0x20>
   24fa6:	bb 0f       	add	r27, r27
   24fa8:	40 f4       	brcc	.+16     	; 0x24fba <__fp_round+0x20>
   24faa:	bf 2b       	or	r27, r31
   24fac:	11 f4       	brne	.+4      	; 0x24fb2 <__fp_round+0x18>
   24fae:	60 ff       	sbrs	r22, 0
   24fb0:	04 c0       	rjmp	.+8      	; 0x24fba <__fp_round+0x20>
   24fb2:	6f 5f       	subi	r22, 0xFF	; 255
   24fb4:	7f 4f       	sbci	r23, 0xFF	; 255
   24fb6:	8f 4f       	sbci	r24, 0xFF	; 255
   24fb8:	9f 4f       	sbci	r25, 0xFF	; 255
   24fba:	08 95       	ret

00024fbc <__fp_sinus>:
   24fbc:	ef 93       	push	r30
   24fbe:	e0 ff       	sbrs	r30, 0
   24fc0:	06 c0       	rjmp	.+12     	; 0x24fce <__fp_sinus+0x12>
   24fc2:	a2 ea       	ldi	r26, 0xA2	; 162
   24fc4:	2a ed       	ldi	r18, 0xDA	; 218
   24fc6:	3f e0       	ldi	r19, 0x0F	; 15
   24fc8:	49 ec       	ldi	r20, 0xC9	; 201
   24fca:	5f eb       	ldi	r21, 0xBF	; 191
   24fcc:	cb dd       	rcall	.-1130   	; 0x24b64 <__addsf3x>
   24fce:	e5 df       	rcall	.-54     	; 0x24f9a <__fp_round>
   24fd0:	0f 90       	pop	r0
   24fd2:	03 94       	inc	r0
   24fd4:	01 fc       	sbrc	r0, 1
   24fd6:	90 58       	subi	r25, 0x80	; 128
   24fd8:	ee e3       	ldi	r30, 0x3E	; 62
   24fda:	f2 e0       	ldi	r31, 0x02	; 2
   24fdc:	d4 c1       	rjmp	.+936    	; 0x25386 <__fp_powsodd>

00024fde <__fp_split3>:
   24fde:	57 fd       	sbrc	r21, 7
   24fe0:	90 58       	subi	r25, 0x80	; 128
   24fe2:	44 0f       	add	r20, r20
   24fe4:	55 1f       	adc	r21, r21
   24fe6:	59 f0       	breq	.+22     	; 0x24ffe <__fp_splitA+0x10>
   24fe8:	5f 3f       	cpi	r21, 0xFF	; 255
   24fea:	71 f0       	breq	.+28     	; 0x25008 <__fp_splitA+0x1a>
   24fec:	47 95       	ror	r20

00024fee <__fp_splitA>:
   24fee:	88 0f       	add	r24, r24
   24ff0:	97 fb       	bst	r25, 7
   24ff2:	99 1f       	adc	r25, r25
   24ff4:	61 f0       	breq	.+24     	; 0x2500e <__fp_splitA+0x20>
   24ff6:	9f 3f       	cpi	r25, 0xFF	; 255
   24ff8:	79 f0       	breq	.+30     	; 0x25018 <__fp_splitA+0x2a>
   24ffa:	87 95       	ror	r24
   24ffc:	08 95       	ret
   24ffe:	12 16       	cp	r1, r18
   25000:	13 06       	cpc	r1, r19
   25002:	14 06       	cpc	r1, r20
   25004:	55 1f       	adc	r21, r21
   25006:	f2 cf       	rjmp	.-28     	; 0x24fec <__fp_split3+0xe>
   25008:	46 95       	lsr	r20
   2500a:	f1 df       	rcall	.-30     	; 0x24fee <__fp_splitA>
   2500c:	08 c0       	rjmp	.+16     	; 0x2501e <__fp_splitA+0x30>
   2500e:	16 16       	cp	r1, r22
   25010:	17 06       	cpc	r1, r23
   25012:	18 06       	cpc	r1, r24
   25014:	99 1f       	adc	r25, r25
   25016:	f1 cf       	rjmp	.-30     	; 0x24ffa <__fp_splitA+0xc>
   25018:	86 95       	lsr	r24
   2501a:	71 05       	cpc	r23, r1
   2501c:	61 05       	cpc	r22, r1
   2501e:	08 94       	sec
   25020:	08 95       	ret

00025022 <__fp_zero>:
   25022:	e8 94       	clt

00025024 <__fp_szero>:
   25024:	bb 27       	eor	r27, r27
   25026:	66 27       	eor	r22, r22
   25028:	77 27       	eor	r23, r23
   2502a:	cb 01       	movw	r24, r22
   2502c:	97 f9       	bld	r25, 7
   2502e:	08 95       	ret

00025030 <__gesf2>:
   25030:	41 df       	rcall	.-382    	; 0x24eb4 <__fp_cmp>
   25032:	08 f4       	brcc	.+2      	; 0x25036 <__gesf2+0x6>
   25034:	8f ef       	ldi	r24, 0xFF	; 255
   25036:	08 95       	ret
   25038:	0e f0       	brts	.+2      	; 0x2503c <__gesf2+0xc>
   2503a:	6b c1       	rjmp	.+726    	; 0x25312 <__fp_mpack>
   2503c:	65 cf       	rjmp	.-310    	; 0x24f08 <__fp_nan>
   2503e:	68 94       	set
   25040:	5d cf       	rjmp	.-326    	; 0x24efc <__fp_inf>

00025042 <log>:
   25042:	d5 df       	rcall	.-86     	; 0x24fee <__fp_splitA>
   25044:	c8 f3       	brcs	.-14     	; 0x25038 <__gesf2+0x8>
   25046:	99 23       	and	r25, r25
   25048:	d1 f3       	breq	.-12     	; 0x2503e <__gesf2+0xe>
   2504a:	c6 f3       	brts	.-16     	; 0x2503c <__gesf2+0xc>
   2504c:	df 93       	push	r29
   2504e:	cf 93       	push	r28
   25050:	1f 93       	push	r17
   25052:	0f 93       	push	r16
   25054:	ff 92       	push	r15
   25056:	c9 2f       	mov	r28, r25
   25058:	dd 27       	eor	r29, r29
   2505a:	88 23       	and	r24, r24
   2505c:	2a f0       	brmi	.+10     	; 0x25068 <log+0x26>
   2505e:	21 97       	sbiw	r28, 0x01	; 1
   25060:	66 0f       	add	r22, r22
   25062:	77 1f       	adc	r23, r23
   25064:	88 1f       	adc	r24, r24
   25066:	da f7       	brpl	.-10     	; 0x2505e <log+0x1c>
   25068:	20 e0       	ldi	r18, 0x00	; 0
   2506a:	30 e0       	ldi	r19, 0x00	; 0
   2506c:	40 e8       	ldi	r20, 0x80	; 128
   2506e:	5f eb       	ldi	r21, 0xBF	; 191
   25070:	9f e3       	ldi	r25, 0x3F	; 63
   25072:	88 39       	cpi	r24, 0x98	; 152
   25074:	20 f0       	brcs	.+8      	; 0x2507e <log+0x3c>
   25076:	80 3e       	cpi	r24, 0xE0	; 224
   25078:	30 f0       	brcs	.+12     	; 0x25086 <log+0x44>
   2507a:	21 96       	adiw	r28, 0x01	; 1
   2507c:	8f 77       	andi	r24, 0x7F	; 127
   2507e:	61 dd       	rcall	.-1342   	; 0x24b42 <__addsf3>
   25080:	ec e5       	ldi	r30, 0x5C	; 92
   25082:	f2 e0       	ldi	r31, 0x02	; 2
   25084:	03 c0       	rjmp	.+6      	; 0x2508c <log+0x4a>
   25086:	5d dd       	rcall	.-1350   	; 0x24b42 <__addsf3>
   25088:	e9 e8       	ldi	r30, 0x89	; 137
   2508a:	f2 e0       	ldi	r31, 0x02	; 2
   2508c:	57 d1       	rcall	.+686    	; 0x2533c <__fp_powser>
   2508e:	8b 01       	movw	r16, r22
   25090:	be 01       	movw	r22, r28
   25092:	ec 01       	movw	r28, r24
   25094:	fb 2e       	mov	r15, r27
   25096:	6f 57       	subi	r22, 0x7F	; 127
   25098:	71 09       	sbc	r23, r1
   2509a:	75 95       	asr	r23
   2509c:	77 1f       	adc	r23, r23
   2509e:	88 0b       	sbc	r24, r24
   250a0:	99 0b       	sbc	r25, r25
   250a2:	8f de       	rcall	.-738    	; 0x24dc2 <__floatsisf>
   250a4:	28 e1       	ldi	r18, 0x18	; 24
   250a6:	32 e7       	ldi	r19, 0x72	; 114
   250a8:	41 e3       	ldi	r20, 0x31	; 49
   250aa:	5f e3       	ldi	r21, 0x3F	; 63
   250ac:	16 d0       	rcall	.+44     	; 0x250da <__mulsf3x>
   250ae:	af 2d       	mov	r26, r15
   250b0:	98 01       	movw	r18, r16
   250b2:	ae 01       	movw	r20, r28
   250b4:	ff 90       	pop	r15
   250b6:	0f 91       	pop	r16
   250b8:	1f 91       	pop	r17
   250ba:	cf 91       	pop	r28
   250bc:	df 91       	pop	r29
   250be:	52 dd       	rcall	.-1372   	; 0x24b64 <__addsf3x>
   250c0:	6c cf       	rjmp	.-296    	; 0x24f9a <__fp_round>

000250c2 <__mulsf3>:
   250c2:	0b d0       	rcall	.+22     	; 0x250da <__mulsf3x>
   250c4:	6a cf       	rjmp	.-300    	; 0x24f9a <__fp_round>
   250c6:	33 df       	rcall	.-410    	; 0x24f2e <__fp_pscA>
   250c8:	28 f0       	brcs	.+10     	; 0x250d4 <__mulsf3+0x12>
   250ca:	38 df       	rcall	.-400    	; 0x24f3c <__fp_pscB>
   250cc:	18 f0       	brcs	.+6      	; 0x250d4 <__mulsf3+0x12>
   250ce:	95 23       	and	r25, r21
   250d0:	09 f0       	breq	.+2      	; 0x250d4 <__mulsf3+0x12>
   250d2:	14 cf       	rjmp	.-472    	; 0x24efc <__fp_inf>
   250d4:	19 cf       	rjmp	.-462    	; 0x24f08 <__fp_nan>
   250d6:	11 24       	eor	r1, r1
   250d8:	a5 cf       	rjmp	.-182    	; 0x25024 <__fp_szero>

000250da <__mulsf3x>:
   250da:	81 df       	rcall	.-254    	; 0x24fde <__fp_split3>
   250dc:	a0 f3       	brcs	.-24     	; 0x250c6 <__mulsf3+0x4>

000250de <__mulsf3_pse>:
   250de:	95 9f       	mul	r25, r21
   250e0:	d1 f3       	breq	.-12     	; 0x250d6 <__mulsf3+0x14>
   250e2:	95 0f       	add	r25, r21
   250e4:	50 e0       	ldi	r21, 0x00	; 0
   250e6:	55 1f       	adc	r21, r21
   250e8:	62 9f       	mul	r22, r18
   250ea:	f0 01       	movw	r30, r0
   250ec:	72 9f       	mul	r23, r18
   250ee:	bb 27       	eor	r27, r27
   250f0:	f0 0d       	add	r31, r0
   250f2:	b1 1d       	adc	r27, r1
   250f4:	63 9f       	mul	r22, r19
   250f6:	aa 27       	eor	r26, r26
   250f8:	f0 0d       	add	r31, r0
   250fa:	b1 1d       	adc	r27, r1
   250fc:	aa 1f       	adc	r26, r26
   250fe:	64 9f       	mul	r22, r20
   25100:	66 27       	eor	r22, r22
   25102:	b0 0d       	add	r27, r0
   25104:	a1 1d       	adc	r26, r1
   25106:	66 1f       	adc	r22, r22
   25108:	82 9f       	mul	r24, r18
   2510a:	22 27       	eor	r18, r18
   2510c:	b0 0d       	add	r27, r0
   2510e:	a1 1d       	adc	r26, r1
   25110:	62 1f       	adc	r22, r18
   25112:	73 9f       	mul	r23, r19
   25114:	b0 0d       	add	r27, r0
   25116:	a1 1d       	adc	r26, r1
   25118:	62 1f       	adc	r22, r18
   2511a:	83 9f       	mul	r24, r19
   2511c:	a0 0d       	add	r26, r0
   2511e:	61 1d       	adc	r22, r1
   25120:	22 1f       	adc	r18, r18
   25122:	74 9f       	mul	r23, r20
   25124:	33 27       	eor	r19, r19
   25126:	a0 0d       	add	r26, r0
   25128:	61 1d       	adc	r22, r1
   2512a:	23 1f       	adc	r18, r19
   2512c:	84 9f       	mul	r24, r20
   2512e:	60 0d       	add	r22, r0
   25130:	21 1d       	adc	r18, r1
   25132:	82 2f       	mov	r24, r18
   25134:	76 2f       	mov	r23, r22
   25136:	6a 2f       	mov	r22, r26
   25138:	11 24       	eor	r1, r1
   2513a:	9f 57       	subi	r25, 0x7F	; 127
   2513c:	50 40       	sbci	r21, 0x00	; 0
   2513e:	8a f0       	brmi	.+34     	; 0x25162 <__mulsf3_pse+0x84>
   25140:	e1 f0       	breq	.+56     	; 0x2517a <__mulsf3_pse+0x9c>
   25142:	88 23       	and	r24, r24
   25144:	4a f0       	brmi	.+18     	; 0x25158 <__mulsf3_pse+0x7a>
   25146:	ee 0f       	add	r30, r30
   25148:	ff 1f       	adc	r31, r31
   2514a:	bb 1f       	adc	r27, r27
   2514c:	66 1f       	adc	r22, r22
   2514e:	77 1f       	adc	r23, r23
   25150:	88 1f       	adc	r24, r24
   25152:	91 50       	subi	r25, 0x01	; 1
   25154:	50 40       	sbci	r21, 0x00	; 0
   25156:	a9 f7       	brne	.-22     	; 0x25142 <__mulsf3_pse+0x64>
   25158:	9e 3f       	cpi	r25, 0xFE	; 254
   2515a:	51 05       	cpc	r21, r1
   2515c:	70 f0       	brcs	.+28     	; 0x2517a <__mulsf3_pse+0x9c>
   2515e:	ce ce       	rjmp	.-612    	; 0x24efc <__fp_inf>
   25160:	61 cf       	rjmp	.-318    	; 0x25024 <__fp_szero>
   25162:	5f 3f       	cpi	r21, 0xFF	; 255
   25164:	ec f3       	brlt	.-6      	; 0x25160 <__mulsf3_pse+0x82>
   25166:	98 3e       	cpi	r25, 0xE8	; 232
   25168:	dc f3       	brlt	.-10     	; 0x25160 <__mulsf3_pse+0x82>
   2516a:	86 95       	lsr	r24
   2516c:	77 95       	ror	r23
   2516e:	67 95       	ror	r22
   25170:	b7 95       	ror	r27
   25172:	f7 95       	ror	r31
   25174:	e7 95       	ror	r30
   25176:	9f 5f       	subi	r25, 0xFF	; 255
   25178:	c1 f7       	brne	.-16     	; 0x2516a <__mulsf3_pse+0x8c>
   2517a:	fe 2b       	or	r31, r30
   2517c:	88 0f       	add	r24, r24
   2517e:	91 1d       	adc	r25, r1
   25180:	96 95       	lsr	r25
   25182:	87 95       	ror	r24
   25184:	97 f9       	bld	r25, 7
   25186:	08 95       	ret

00025188 <pow>:
   25188:	fa 01       	movw	r30, r20
   2518a:	ee 0f       	add	r30, r30
   2518c:	ff 1f       	adc	r31, r31
   2518e:	30 96       	adiw	r30, 0x00	; 0
   25190:	21 05       	cpc	r18, r1
   25192:	31 05       	cpc	r19, r1
   25194:	99 f1       	breq	.+102    	; 0x251fc <pow+0x74>
   25196:	61 15       	cp	r22, r1
   25198:	71 05       	cpc	r23, r1
   2519a:	61 f4       	brne	.+24     	; 0x251b4 <pow+0x2c>
   2519c:	80 38       	cpi	r24, 0x80	; 128
   2519e:	bf e3       	ldi	r27, 0x3F	; 63
   251a0:	9b 07       	cpc	r25, r27
   251a2:	49 f1       	breq	.+82     	; 0x251f6 <pow+0x6e>
   251a4:	68 94       	set
   251a6:	90 38       	cpi	r25, 0x80	; 128
   251a8:	81 05       	cpc	r24, r1
   251aa:	61 f0       	breq	.+24     	; 0x251c4 <pow+0x3c>
   251ac:	80 38       	cpi	r24, 0x80	; 128
   251ae:	bf ef       	ldi	r27, 0xFF	; 255
   251b0:	9b 07       	cpc	r25, r27
   251b2:	41 f0       	breq	.+16     	; 0x251c4 <pow+0x3c>
   251b4:	99 23       	and	r25, r25
   251b6:	42 f5       	brpl	.+80     	; 0x25208 <pow+0x80>
   251b8:	ff 3f       	cpi	r31, 0xFF	; 255
   251ba:	e1 05       	cpc	r30, r1
   251bc:	31 05       	cpc	r19, r1
   251be:	21 05       	cpc	r18, r1
   251c0:	11 f1       	breq	.+68     	; 0x25206 <pow+0x7e>
   251c2:	e8 94       	clt
   251c4:	08 94       	sec
   251c6:	e7 95       	ror	r30
   251c8:	d9 01       	movw	r26, r18
   251ca:	aa 23       	and	r26, r26
   251cc:	29 f4       	brne	.+10     	; 0x251d8 <pow+0x50>
   251ce:	ab 2f       	mov	r26, r27
   251d0:	be 2f       	mov	r27, r30
   251d2:	f8 5f       	subi	r31, 0xF8	; 248
   251d4:	d0 f3       	brcs	.-12     	; 0x251ca <pow+0x42>
   251d6:	10 c0       	rjmp	.+32     	; 0x251f8 <pow+0x70>
   251d8:	ff 5f       	subi	r31, 0xFF	; 255
   251da:	70 f4       	brcc	.+28     	; 0x251f8 <pow+0x70>
   251dc:	a6 95       	lsr	r26
   251de:	e0 f7       	brcc	.-8      	; 0x251d8 <pow+0x50>
   251e0:	f7 39       	cpi	r31, 0x97	; 151
   251e2:	50 f0       	brcs	.+20     	; 0x251f8 <pow+0x70>
   251e4:	19 f0       	breq	.+6      	; 0x251ec <pow+0x64>
   251e6:	ff 3a       	cpi	r31, 0xAF	; 175
   251e8:	38 f4       	brcc	.+14     	; 0x251f8 <pow+0x70>
   251ea:	9f 77       	andi	r25, 0x7F	; 127
   251ec:	9f 93       	push	r25
   251ee:	0c d0       	rcall	.+24     	; 0x25208 <pow+0x80>
   251f0:	0f 90       	pop	r0
   251f2:	07 fc       	sbrc	r0, 7
   251f4:	90 58       	subi	r25, 0x80	; 128
   251f6:	08 95       	ret
   251f8:	3e f0       	brts	.+14     	; 0x25208 <pow+0x80>
   251fa:	86 ce       	rjmp	.-756    	; 0x24f08 <__fp_nan>
   251fc:	60 e0       	ldi	r22, 0x00	; 0
   251fe:	70 e0       	ldi	r23, 0x00	; 0
   25200:	80 e8       	ldi	r24, 0x80	; 128
   25202:	9f e3       	ldi	r25, 0x3F	; 63
   25204:	08 95       	ret
   25206:	4f e7       	ldi	r20, 0x7F	; 127
   25208:	9f 77       	andi	r25, 0x7F	; 127
   2520a:	5f 93       	push	r21
   2520c:	4f 93       	push	r20
   2520e:	3f 93       	push	r19
   25210:	2f 93       	push	r18
   25212:	17 df       	rcall	.-466    	; 0x25042 <log>
   25214:	2f 91       	pop	r18
   25216:	3f 91       	pop	r19
   25218:	4f 91       	pop	r20
   2521a:	5f 91       	pop	r21
   2521c:	52 df       	rcall	.-348    	; 0x250c2 <__mulsf3>
   2521e:	4d c0       	rjmp	.+154    	; 0x252ba <exp>

00025220 <sin>:
   25220:	9f 93       	push	r25
   25222:	94 de       	rcall	.-728    	; 0x24f4c <__fp_rempio2>
   25224:	0f 90       	pop	r0
   25226:	07 fc       	sbrc	r0, 7
   25228:	ee 5f       	subi	r30, 0xFE	; 254
   2522a:	c8 ce       	rjmp	.-624    	; 0x24fbc <__fp_sinus>
   2522c:	11 f4       	brne	.+4      	; 0x25232 <sin+0x12>
   2522e:	0e f4       	brtc	.+2      	; 0x25232 <sin+0x12>
   25230:	6b ce       	rjmp	.-810    	; 0x24f08 <__fp_nan>
   25232:	6f c0       	rjmp	.+222    	; 0x25312 <__fp_mpack>

00025234 <sqrt>:
   25234:	dc de       	rcall	.-584    	; 0x24fee <__fp_splitA>
   25236:	d0 f3       	brcs	.-12     	; 0x2522c <sin+0xc>
   25238:	99 23       	and	r25, r25
   2523a:	d9 f3       	breq	.-10     	; 0x25232 <sin+0x12>
   2523c:	ce f3       	brts	.-14     	; 0x25230 <sin+0x10>
   2523e:	9f 57       	subi	r25, 0x7F	; 127
   25240:	55 0b       	sbc	r21, r21
   25242:	87 ff       	sbrs	r24, 7
   25244:	74 d0       	rcall	.+232    	; 0x2532e <__fp_norm2>
   25246:	00 24       	eor	r0, r0
   25248:	a0 e6       	ldi	r26, 0x60	; 96
   2524a:	40 ea       	ldi	r20, 0xA0	; 160
   2524c:	90 01       	movw	r18, r0
   2524e:	80 58       	subi	r24, 0x80	; 128
   25250:	56 95       	lsr	r21
   25252:	97 95       	ror	r25
   25254:	28 f4       	brcc	.+10     	; 0x25260 <sqrt+0x2c>
   25256:	80 5c       	subi	r24, 0xC0	; 192
   25258:	66 0f       	add	r22, r22
   2525a:	77 1f       	adc	r23, r23
   2525c:	88 1f       	adc	r24, r24
   2525e:	20 f0       	brcs	.+8      	; 0x25268 <sqrt+0x34>
   25260:	26 17       	cp	r18, r22
   25262:	37 07       	cpc	r19, r23
   25264:	48 07       	cpc	r20, r24
   25266:	30 f4       	brcc	.+12     	; 0x25274 <sqrt+0x40>
   25268:	62 1b       	sub	r22, r18
   2526a:	73 0b       	sbc	r23, r19
   2526c:	84 0b       	sbc	r24, r20
   2526e:	20 29       	or	r18, r0
   25270:	31 29       	or	r19, r1
   25272:	4a 2b       	or	r20, r26
   25274:	a6 95       	lsr	r26
   25276:	17 94       	ror	r1
   25278:	07 94       	ror	r0
   2527a:	20 25       	eor	r18, r0
   2527c:	31 25       	eor	r19, r1
   2527e:	4a 27       	eor	r20, r26
   25280:	58 f7       	brcc	.-42     	; 0x25258 <sqrt+0x24>
   25282:	66 0f       	add	r22, r22
   25284:	77 1f       	adc	r23, r23
   25286:	88 1f       	adc	r24, r24
   25288:	20 f0       	brcs	.+8      	; 0x25292 <sqrt+0x5e>
   2528a:	26 17       	cp	r18, r22
   2528c:	37 07       	cpc	r19, r23
   2528e:	48 07       	cpc	r20, r24
   25290:	30 f4       	brcc	.+12     	; 0x2529e <sqrt+0x6a>
   25292:	62 0b       	sbc	r22, r18
   25294:	73 0b       	sbc	r23, r19
   25296:	84 0b       	sbc	r24, r20
   25298:	20 0d       	add	r18, r0
   2529a:	31 1d       	adc	r19, r1
   2529c:	41 1d       	adc	r20, r1
   2529e:	a0 95       	com	r26
   252a0:	81 f7       	brne	.-32     	; 0x25282 <sqrt+0x4e>
   252a2:	b9 01       	movw	r22, r18
   252a4:	84 2f       	mov	r24, r20
   252a6:	91 58       	subi	r25, 0x81	; 129
   252a8:	88 0f       	add	r24, r24
   252aa:	96 95       	lsr	r25
   252ac:	87 95       	ror	r24
   252ae:	08 95       	ret
   252b0:	19 f4       	brne	.+6      	; 0x252b8 <sqrt+0x84>
   252b2:	0e f0       	brts	.+2      	; 0x252b6 <sqrt+0x82>
   252b4:	23 ce       	rjmp	.-954    	; 0x24efc <__fp_inf>
   252b6:	b5 ce       	rjmp	.-662    	; 0x25022 <__fp_zero>
   252b8:	27 ce       	rjmp	.-946    	; 0x24f08 <__fp_nan>

000252ba <exp>:
   252ba:	99 de       	rcall	.-718    	; 0x24fee <__fp_splitA>
   252bc:	c8 f3       	brcs	.-14     	; 0x252b0 <sqrt+0x7c>
   252be:	96 38       	cpi	r25, 0x86	; 134
   252c0:	c0 f7       	brcc	.-16     	; 0x252b2 <sqrt+0x7e>
   252c2:	07 f8       	bld	r0, 7
   252c4:	0f 92       	push	r0
   252c6:	e8 94       	clt
   252c8:	2b e3       	ldi	r18, 0x3B	; 59
   252ca:	3a ea       	ldi	r19, 0xAA	; 170
   252cc:	48 eb       	ldi	r20, 0xB8	; 184
   252ce:	5f e7       	ldi	r21, 0x7F	; 127
   252d0:	06 df       	rcall	.-500    	; 0x250de <__mulsf3_pse>
   252d2:	0f 92       	push	r0
   252d4:	0f 92       	push	r0
   252d6:	0f 92       	push	r0
   252d8:	4d b7       	in	r20, 0x3d	; 61
   252da:	5e b7       	in	r21, 0x3e	; 62
   252dc:	0f 92       	push	r0
   252de:	a1 d0       	rcall	.+322    	; 0x25422 <modf>
   252e0:	e6 eb       	ldi	r30, 0xB6	; 182
   252e2:	f2 e0       	ldi	r31, 0x02	; 2
   252e4:	2b d0       	rcall	.+86     	; 0x2533c <__fp_powser>
   252e6:	4f 91       	pop	r20
   252e8:	5f 91       	pop	r21
   252ea:	ef 91       	pop	r30
   252ec:	ff 91       	pop	r31
   252ee:	e5 95       	asr	r30
   252f0:	ee 1f       	adc	r30, r30
   252f2:	ff 1f       	adc	r31, r31
   252f4:	49 f0       	breq	.+18     	; 0x25308 <exp+0x4e>
   252f6:	fe 57       	subi	r31, 0x7E	; 126
   252f8:	e0 68       	ori	r30, 0x80	; 128
   252fa:	44 27       	eor	r20, r20
   252fc:	ee 0f       	add	r30, r30
   252fe:	44 1f       	adc	r20, r20
   25300:	fa 95       	dec	r31
   25302:	e1 f7       	brne	.-8      	; 0x252fc <exp+0x42>
   25304:	41 95       	neg	r20
   25306:	55 0b       	sbc	r21, r21
   25308:	58 d0       	rcall	.+176    	; 0x253ba <ldexp>
   2530a:	0f 90       	pop	r0
   2530c:	07 fe       	sbrs	r0, 7
   2530e:	4c c0       	rjmp	.+152    	; 0x253a8 <inverse>
   25310:	08 95       	ret

00025312 <__fp_mpack>:
   25312:	9f 3f       	cpi	r25, 0xFF	; 255
   25314:	31 f0       	breq	.+12     	; 0x25322 <__fp_mpack_finite+0xc>

00025316 <__fp_mpack_finite>:
   25316:	91 50       	subi	r25, 0x01	; 1
   25318:	20 f4       	brcc	.+8      	; 0x25322 <__fp_mpack_finite+0xc>
   2531a:	87 95       	ror	r24
   2531c:	77 95       	ror	r23
   2531e:	67 95       	ror	r22
   25320:	b7 95       	ror	r27
   25322:	88 0f       	add	r24, r24
   25324:	91 1d       	adc	r25, r1
   25326:	96 95       	lsr	r25
   25328:	87 95       	ror	r24
   2532a:	97 f9       	bld	r25, 7
   2532c:	08 95       	ret

0002532e <__fp_norm2>:
   2532e:	91 50       	subi	r25, 0x01	; 1
   25330:	50 40       	sbci	r21, 0x00	; 0
   25332:	66 0f       	add	r22, r22
   25334:	77 1f       	adc	r23, r23
   25336:	88 1f       	adc	r24, r24
   25338:	d2 f7       	brpl	.-12     	; 0x2532e <__fp_norm2>
   2533a:	08 95       	ret

0002533c <__fp_powser>:
   2533c:	df 93       	push	r29
   2533e:	cf 93       	push	r28
   25340:	1f 93       	push	r17
   25342:	0f 93       	push	r16
   25344:	ff 92       	push	r15
   25346:	ef 92       	push	r14
   25348:	df 92       	push	r13
   2534a:	7b 01       	movw	r14, r22
   2534c:	8c 01       	movw	r16, r24
   2534e:	68 94       	set
   25350:	05 c0       	rjmp	.+10     	; 0x2535c <__fp_powser+0x20>
   25352:	da 2e       	mov	r13, r26
   25354:	ef 01       	movw	r28, r30
   25356:	c1 de       	rcall	.-638    	; 0x250da <__mulsf3x>
   25358:	fe 01       	movw	r30, r28
   2535a:	e8 94       	clt
   2535c:	a5 91       	lpm	r26, Z+
   2535e:	25 91       	lpm	r18, Z+
   25360:	35 91       	lpm	r19, Z+
   25362:	45 91       	lpm	r20, Z+
   25364:	55 91       	lpm	r21, Z+
   25366:	ae f3       	brts	.-22     	; 0x25352 <__fp_powser+0x16>
   25368:	ef 01       	movw	r28, r30
   2536a:	fc db       	rcall	.-2056   	; 0x24b64 <__addsf3x>
   2536c:	fe 01       	movw	r30, r28
   2536e:	97 01       	movw	r18, r14
   25370:	a8 01       	movw	r20, r16
   25372:	da 94       	dec	r13
   25374:	79 f7       	brne	.-34     	; 0x25354 <__fp_powser+0x18>
   25376:	df 90       	pop	r13
   25378:	ef 90       	pop	r14
   2537a:	ff 90       	pop	r15
   2537c:	0f 91       	pop	r16
   2537e:	1f 91       	pop	r17
   25380:	cf 91       	pop	r28
   25382:	df 91       	pop	r29
   25384:	08 95       	ret

00025386 <__fp_powsodd>:
   25386:	9f 93       	push	r25
   25388:	8f 93       	push	r24
   2538a:	7f 93       	push	r23
   2538c:	6f 93       	push	r22
   2538e:	ff 93       	push	r31
   25390:	ef 93       	push	r30
   25392:	9b 01       	movw	r18, r22
   25394:	ac 01       	movw	r20, r24
   25396:	95 de       	rcall	.-726    	; 0x250c2 <__mulsf3>
   25398:	ef 91       	pop	r30
   2539a:	ff 91       	pop	r31
   2539c:	cf df       	rcall	.-98     	; 0x2533c <__fp_powser>
   2539e:	2f 91       	pop	r18
   253a0:	3f 91       	pop	r19
   253a2:	4f 91       	pop	r20
   253a4:	5f 91       	pop	r21
   253a6:	8d ce       	rjmp	.-742    	; 0x250c2 <__mulsf3>

000253a8 <inverse>:
   253a8:	9b 01       	movw	r18, r22
   253aa:	ac 01       	movw	r20, r24
   253ac:	60 e0       	ldi	r22, 0x00	; 0
   253ae:	70 e0       	ldi	r23, 0x00	; 0
   253b0:	80 e8       	ldi	r24, 0x80	; 128
   253b2:	9f e3       	ldi	r25, 0x3F	; 63
   253b4:	31 cc       	rjmp	.-1950   	; 0x24c18 <__divsf3>
   253b6:	a2 cd       	rjmp	.-1212   	; 0x24efc <__fp_inf>
   253b8:	ac cf       	rjmp	.-168    	; 0x25312 <__fp_mpack>

000253ba <ldexp>:
   253ba:	19 de       	rcall	.-974    	; 0x24fee <__fp_splitA>
   253bc:	e8 f3       	brcs	.-6      	; 0x253b8 <inverse+0x10>
   253be:	99 23       	and	r25, r25
   253c0:	d9 f3       	breq	.-10     	; 0x253b8 <inverse+0x10>
   253c2:	94 0f       	add	r25, r20
   253c4:	51 1d       	adc	r21, r1
   253c6:	bb f3       	brvs	.-18     	; 0x253b6 <inverse+0xe>
   253c8:	91 50       	subi	r25, 0x01	; 1
   253ca:	50 40       	sbci	r21, 0x00	; 0
   253cc:	94 f0       	brlt	.+36     	; 0x253f2 <ldexp+0x38>
   253ce:	59 f0       	breq	.+22     	; 0x253e6 <ldexp+0x2c>
   253d0:	88 23       	and	r24, r24
   253d2:	32 f0       	brmi	.+12     	; 0x253e0 <ldexp+0x26>
   253d4:	66 0f       	add	r22, r22
   253d6:	77 1f       	adc	r23, r23
   253d8:	88 1f       	adc	r24, r24
   253da:	91 50       	subi	r25, 0x01	; 1
   253dc:	50 40       	sbci	r21, 0x00	; 0
   253de:	c1 f7       	brne	.-16     	; 0x253d0 <ldexp+0x16>
   253e0:	9e 3f       	cpi	r25, 0xFE	; 254
   253e2:	51 05       	cpc	r21, r1
   253e4:	44 f7       	brge	.-48     	; 0x253b6 <inverse+0xe>
   253e6:	88 0f       	add	r24, r24
   253e8:	91 1d       	adc	r25, r1
   253ea:	96 95       	lsr	r25
   253ec:	87 95       	ror	r24
   253ee:	97 f9       	bld	r25, 7
   253f0:	08 95       	ret
   253f2:	5f 3f       	cpi	r21, 0xFF	; 255
   253f4:	ac f0       	brlt	.+42     	; 0x25420 <ldexp+0x66>
   253f6:	98 3e       	cpi	r25, 0xE8	; 232
   253f8:	9c f0       	brlt	.+38     	; 0x25420 <ldexp+0x66>
   253fa:	bb 27       	eor	r27, r27
   253fc:	86 95       	lsr	r24
   253fe:	77 95       	ror	r23
   25400:	67 95       	ror	r22
   25402:	b7 95       	ror	r27
   25404:	08 f4       	brcc	.+2      	; 0x25408 <ldexp+0x4e>
   25406:	b1 60       	ori	r27, 0x01	; 1
   25408:	93 95       	inc	r25
   2540a:	c1 f7       	brne	.-16     	; 0x253fc <ldexp+0x42>
   2540c:	bb 0f       	add	r27, r27
   2540e:	58 f7       	brcc	.-42     	; 0x253e6 <ldexp+0x2c>
   25410:	11 f4       	brne	.+4      	; 0x25416 <ldexp+0x5c>
   25412:	60 ff       	sbrs	r22, 0
   25414:	e8 cf       	rjmp	.-48     	; 0x253e6 <ldexp+0x2c>
   25416:	6f 5f       	subi	r22, 0xFF	; 255
   25418:	7f 4f       	sbci	r23, 0xFF	; 255
   2541a:	8f 4f       	sbci	r24, 0xFF	; 255
   2541c:	9f 4f       	sbci	r25, 0xFF	; 255
   2541e:	e3 cf       	rjmp	.-58     	; 0x253e6 <ldexp+0x2c>
   25420:	01 ce       	rjmp	.-1022   	; 0x25024 <__fp_szero>

00025422 <modf>:
   25422:	fa 01       	movw	r30, r20
   25424:	dc 01       	movw	r26, r24
   25426:	aa 0f       	add	r26, r26
   25428:	bb 1f       	adc	r27, r27
   2542a:	9b 01       	movw	r18, r22
   2542c:	ac 01       	movw	r20, r24
   2542e:	bf 57       	subi	r27, 0x7F	; 127
   25430:	28 f4       	brcc	.+10     	; 0x2543c <modf+0x1a>
   25432:	22 27       	eor	r18, r18
   25434:	33 27       	eor	r19, r19
   25436:	44 27       	eor	r20, r20
   25438:	50 78       	andi	r21, 0x80	; 128
   2543a:	1f c0       	rjmp	.+62     	; 0x2547a <modf+0x58>
   2543c:	b7 51       	subi	r27, 0x17	; 23
   2543e:	88 f4       	brcc	.+34     	; 0x25462 <modf+0x40>
   25440:	ab 2f       	mov	r26, r27
   25442:	00 24       	eor	r0, r0
   25444:	46 95       	lsr	r20
   25446:	37 95       	ror	r19
   25448:	27 95       	ror	r18
   2544a:	01 1c       	adc	r0, r1
   2544c:	a3 95       	inc	r26
   2544e:	d2 f3       	brmi	.-12     	; 0x25444 <modf+0x22>
   25450:	00 20       	and	r0, r0
   25452:	69 f0       	breq	.+26     	; 0x2546e <modf+0x4c>
   25454:	22 0f       	add	r18, r18
   25456:	33 1f       	adc	r19, r19
   25458:	44 1f       	adc	r20, r20
   2545a:	b3 95       	inc	r27
   2545c:	da f3       	brmi	.-10     	; 0x25454 <modf+0x32>
   2545e:	0d d0       	rcall	.+26     	; 0x2547a <modf+0x58>
   25460:	6f cb       	rjmp	.-2338   	; 0x24b40 <__subsf3>
   25462:	61 30       	cpi	r22, 0x01	; 1
   25464:	71 05       	cpc	r23, r1
   25466:	a0 e8       	ldi	r26, 0x80	; 128
   25468:	8a 07       	cpc	r24, r26
   2546a:	b9 46       	sbci	r27, 0x69	; 105
   2546c:	30 f4       	brcc	.+12     	; 0x2547a <modf+0x58>
   2546e:	9b 01       	movw	r18, r22
   25470:	ac 01       	movw	r20, r24
   25472:	66 27       	eor	r22, r22
   25474:	77 27       	eor	r23, r23
   25476:	88 27       	eor	r24, r24
   25478:	90 78       	andi	r25, 0x80	; 128
   2547a:	30 96       	adiw	r30, 0x00	; 0
   2547c:	21 f0       	breq	.+8      	; 0x25486 <modf+0x64>
   2547e:	20 83       	st	Z, r18
   25480:	31 83       	std	Z+1, r19	; 0x01
   25482:	42 83       	std	Z+2, r20	; 0x02
   25484:	53 83       	std	Z+3, r21	; 0x03
   25486:	08 95       	ret

00025488 <vfprintf>:
   25488:	2f 92       	push	r2
   2548a:	3f 92       	push	r3
   2548c:	4f 92       	push	r4
   2548e:	5f 92       	push	r5
   25490:	6f 92       	push	r6
   25492:	7f 92       	push	r7
   25494:	8f 92       	push	r8
   25496:	9f 92       	push	r9
   25498:	af 92       	push	r10
   2549a:	bf 92       	push	r11
   2549c:	cf 92       	push	r12
   2549e:	df 92       	push	r13
   254a0:	ef 92       	push	r14
   254a2:	ff 92       	push	r15
   254a4:	0f 93       	push	r16
   254a6:	1f 93       	push	r17
   254a8:	cf 93       	push	r28
   254aa:	df 93       	push	r29
   254ac:	cd b7       	in	r28, 0x3d	; 61
   254ae:	de b7       	in	r29, 0x3e	; 62
   254b0:	60 97       	sbiw	r28, 0x10	; 16
   254b2:	cd bf       	out	0x3d, r28	; 61
   254b4:	de bf       	out	0x3e, r29	; 62
   254b6:	7c 01       	movw	r14, r24
   254b8:	1b 01       	movw	r2, r22
   254ba:	6a 01       	movw	r12, r20
   254bc:	fc 01       	movw	r30, r24
   254be:	16 82       	std	Z+6, r1	; 0x06
   254c0:	17 82       	std	Z+7, r1	; 0x07
   254c2:	83 81       	ldd	r24, Z+3	; 0x03
   254c4:	81 ff       	sbrs	r24, 1
   254c6:	2b c3       	rjmp	.+1622   	; 0x25b1e <vfprintf+0x696>
   254c8:	9e 01       	movw	r18, r28
   254ca:	2f 5f       	subi	r18, 0xFF	; 255
   254cc:	3f 4f       	sbci	r19, 0xFF	; 255
   254ce:	39 01       	movw	r6, r18
   254d0:	f7 01       	movw	r30, r14
   254d2:	93 81       	ldd	r25, Z+3	; 0x03
   254d4:	f1 01       	movw	r30, r2
   254d6:	93 fd       	sbrc	r25, 3
   254d8:	85 91       	lpm	r24, Z+
   254da:	93 ff       	sbrs	r25, 3
   254dc:	81 91       	ld	r24, Z+
   254de:	1f 01       	movw	r2, r30
   254e0:	88 23       	and	r24, r24
   254e2:	09 f4       	brne	.+2      	; 0x254e6 <vfprintf+0x5e>
   254e4:	18 c3       	rjmp	.+1584   	; 0x25b16 <vfprintf+0x68e>
   254e6:	85 32       	cpi	r24, 0x25	; 37
   254e8:	39 f4       	brne	.+14     	; 0x254f8 <vfprintf+0x70>
   254ea:	93 fd       	sbrc	r25, 3
   254ec:	85 91       	lpm	r24, Z+
   254ee:	93 ff       	sbrs	r25, 3
   254f0:	81 91       	ld	r24, Z+
   254f2:	1f 01       	movw	r2, r30
   254f4:	85 32       	cpi	r24, 0x25	; 37
   254f6:	39 f4       	brne	.+14     	; 0x25506 <vfprintf+0x7e>
   254f8:	b7 01       	movw	r22, r14
   254fa:	90 e0       	ldi	r25, 0x00	; 0
   254fc:	0f 94 31 33 	call	0x26662	; 0x26662 <fputc>
   25500:	56 01       	movw	r10, r12
   25502:	65 01       	movw	r12, r10
   25504:	e5 cf       	rjmp	.-54     	; 0x254d0 <vfprintf+0x48>
   25506:	10 e0       	ldi	r17, 0x00	; 0
   25508:	51 2c       	mov	r5, r1
   2550a:	91 2c       	mov	r9, r1
   2550c:	ff e1       	ldi	r31, 0x1F	; 31
   2550e:	f9 15       	cp	r31, r9
   25510:	d8 f0       	brcs	.+54     	; 0x25548 <vfprintf+0xc0>
   25512:	8b 32       	cpi	r24, 0x2B	; 43
   25514:	79 f0       	breq	.+30     	; 0x25534 <vfprintf+0xac>
   25516:	38 f4       	brcc	.+14     	; 0x25526 <vfprintf+0x9e>
   25518:	80 32       	cpi	r24, 0x20	; 32
   2551a:	79 f0       	breq	.+30     	; 0x2553a <vfprintf+0xb2>
   2551c:	83 32       	cpi	r24, 0x23	; 35
   2551e:	a1 f4       	brne	.+40     	; 0x25548 <vfprintf+0xc0>
   25520:	f9 2d       	mov	r31, r9
   25522:	f0 61       	ori	r31, 0x10	; 16
   25524:	2e c0       	rjmp	.+92     	; 0x25582 <vfprintf+0xfa>
   25526:	8d 32       	cpi	r24, 0x2D	; 45
   25528:	61 f0       	breq	.+24     	; 0x25542 <vfprintf+0xba>
   2552a:	80 33       	cpi	r24, 0x30	; 48
   2552c:	69 f4       	brne	.+26     	; 0x25548 <vfprintf+0xc0>
   2552e:	29 2d       	mov	r18, r9
   25530:	21 60       	ori	r18, 0x01	; 1
   25532:	2d c0       	rjmp	.+90     	; 0x2558e <vfprintf+0x106>
   25534:	39 2d       	mov	r19, r9
   25536:	32 60       	ori	r19, 0x02	; 2
   25538:	93 2e       	mov	r9, r19
   2553a:	89 2d       	mov	r24, r9
   2553c:	84 60       	ori	r24, 0x04	; 4
   2553e:	98 2e       	mov	r9, r24
   25540:	2a c0       	rjmp	.+84     	; 0x25596 <vfprintf+0x10e>
   25542:	e9 2d       	mov	r30, r9
   25544:	e8 60       	ori	r30, 0x08	; 8
   25546:	15 c0       	rjmp	.+42     	; 0x25572 <vfprintf+0xea>
   25548:	97 fc       	sbrc	r9, 7
   2554a:	2d c0       	rjmp	.+90     	; 0x255a6 <vfprintf+0x11e>
   2554c:	20 ed       	ldi	r18, 0xD0	; 208
   2554e:	28 0f       	add	r18, r24
   25550:	2a 30       	cpi	r18, 0x0A	; 10
   25552:	88 f4       	brcc	.+34     	; 0x25576 <vfprintf+0xee>
   25554:	96 fe       	sbrs	r9, 6
   25556:	06 c0       	rjmp	.+12     	; 0x25564 <vfprintf+0xdc>
   25558:	3a e0       	ldi	r19, 0x0A	; 10
   2555a:	13 9f       	mul	r17, r19
   2555c:	20 0d       	add	r18, r0
   2555e:	11 24       	eor	r1, r1
   25560:	12 2f       	mov	r17, r18
   25562:	19 c0       	rjmp	.+50     	; 0x25596 <vfprintf+0x10e>
   25564:	8a e0       	ldi	r24, 0x0A	; 10
   25566:	58 9e       	mul	r5, r24
   25568:	20 0d       	add	r18, r0
   2556a:	11 24       	eor	r1, r1
   2556c:	52 2e       	mov	r5, r18
   2556e:	e9 2d       	mov	r30, r9
   25570:	e0 62       	ori	r30, 0x20	; 32
   25572:	9e 2e       	mov	r9, r30
   25574:	10 c0       	rjmp	.+32     	; 0x25596 <vfprintf+0x10e>
   25576:	8e 32       	cpi	r24, 0x2E	; 46
   25578:	31 f4       	brne	.+12     	; 0x25586 <vfprintf+0xfe>
   2557a:	96 fc       	sbrc	r9, 6
   2557c:	cc c2       	rjmp	.+1432   	; 0x25b16 <vfprintf+0x68e>
   2557e:	f9 2d       	mov	r31, r9
   25580:	f0 64       	ori	r31, 0x40	; 64
   25582:	9f 2e       	mov	r9, r31
   25584:	08 c0       	rjmp	.+16     	; 0x25596 <vfprintf+0x10e>
   25586:	8c 36       	cpi	r24, 0x6C	; 108
   25588:	21 f4       	brne	.+8      	; 0x25592 <vfprintf+0x10a>
   2558a:	29 2d       	mov	r18, r9
   2558c:	20 68       	ori	r18, 0x80	; 128
   2558e:	92 2e       	mov	r9, r18
   25590:	02 c0       	rjmp	.+4      	; 0x25596 <vfprintf+0x10e>
   25592:	88 36       	cpi	r24, 0x68	; 104
   25594:	41 f4       	brne	.+16     	; 0x255a6 <vfprintf+0x11e>
   25596:	f1 01       	movw	r30, r2
   25598:	93 fd       	sbrc	r25, 3
   2559a:	85 91       	lpm	r24, Z+
   2559c:	93 ff       	sbrs	r25, 3
   2559e:	81 91       	ld	r24, Z+
   255a0:	1f 01       	movw	r2, r30
   255a2:	81 11       	cpse	r24, r1
   255a4:	b3 cf       	rjmp	.-154    	; 0x2550c <vfprintf+0x84>
   255a6:	9b eb       	ldi	r25, 0xBB	; 187
   255a8:	98 0f       	add	r25, r24
   255aa:	93 30       	cpi	r25, 0x03	; 3
   255ac:	20 f4       	brcc	.+8      	; 0x255b6 <vfprintf+0x12e>
   255ae:	99 2d       	mov	r25, r9
   255b0:	90 61       	ori	r25, 0x10	; 16
   255b2:	80 5e       	subi	r24, 0xE0	; 224
   255b4:	07 c0       	rjmp	.+14     	; 0x255c4 <vfprintf+0x13c>
   255b6:	9b e9       	ldi	r25, 0x9B	; 155
   255b8:	98 0f       	add	r25, r24
   255ba:	93 30       	cpi	r25, 0x03	; 3
   255bc:	08 f0       	brcs	.+2      	; 0x255c0 <vfprintf+0x138>
   255be:	59 c1       	rjmp	.+690    	; 0x25872 <vfprintf+0x3ea>
   255c0:	99 2d       	mov	r25, r9
   255c2:	9f 7e       	andi	r25, 0xEF	; 239
   255c4:	96 ff       	sbrs	r25, 6
   255c6:	16 e0       	ldi	r17, 0x06	; 6
   255c8:	9f 73       	andi	r25, 0x3F	; 63
   255ca:	99 2e       	mov	r9, r25
   255cc:	85 36       	cpi	r24, 0x65	; 101
   255ce:	19 f4       	brne	.+6      	; 0x255d6 <vfprintf+0x14e>
   255d0:	90 64       	ori	r25, 0x40	; 64
   255d2:	99 2e       	mov	r9, r25
   255d4:	08 c0       	rjmp	.+16     	; 0x255e6 <vfprintf+0x15e>
   255d6:	86 36       	cpi	r24, 0x66	; 102
   255d8:	21 f4       	brne	.+8      	; 0x255e2 <vfprintf+0x15a>
   255da:	39 2f       	mov	r19, r25
   255dc:	30 68       	ori	r19, 0x80	; 128
   255de:	93 2e       	mov	r9, r19
   255e0:	02 c0       	rjmp	.+4      	; 0x255e6 <vfprintf+0x15e>
   255e2:	11 11       	cpse	r17, r1
   255e4:	11 50       	subi	r17, 0x01	; 1
   255e6:	97 fe       	sbrs	r9, 7
   255e8:	07 c0       	rjmp	.+14     	; 0x255f8 <vfprintf+0x170>
   255ea:	1c 33       	cpi	r17, 0x3C	; 60
   255ec:	50 f4       	brcc	.+20     	; 0x25602 <vfprintf+0x17a>
   255ee:	44 24       	eor	r4, r4
   255f0:	43 94       	inc	r4
   255f2:	41 0e       	add	r4, r17
   255f4:	27 e0       	ldi	r18, 0x07	; 7
   255f6:	0b c0       	rjmp	.+22     	; 0x2560e <vfprintf+0x186>
   255f8:	18 30       	cpi	r17, 0x08	; 8
   255fa:	38 f0       	brcs	.+14     	; 0x2560a <vfprintf+0x182>
   255fc:	27 e0       	ldi	r18, 0x07	; 7
   255fe:	17 e0       	ldi	r17, 0x07	; 7
   25600:	05 c0       	rjmp	.+10     	; 0x2560c <vfprintf+0x184>
   25602:	27 e0       	ldi	r18, 0x07	; 7
   25604:	9c e3       	ldi	r25, 0x3C	; 60
   25606:	49 2e       	mov	r4, r25
   25608:	02 c0       	rjmp	.+4      	; 0x2560e <vfprintf+0x186>
   2560a:	21 2f       	mov	r18, r17
   2560c:	41 2c       	mov	r4, r1
   2560e:	56 01       	movw	r10, r12
   25610:	84 e0       	ldi	r24, 0x04	; 4
   25612:	a8 0e       	add	r10, r24
   25614:	b1 1c       	adc	r11, r1
   25616:	f6 01       	movw	r30, r12
   25618:	60 81       	ld	r22, Z
   2561a:	71 81       	ldd	r23, Z+1	; 0x01
   2561c:	82 81       	ldd	r24, Z+2	; 0x02
   2561e:	93 81       	ldd	r25, Z+3	; 0x03
   25620:	04 2d       	mov	r16, r4
   25622:	a3 01       	movw	r20, r6
   25624:	40 d6       	rcall	.+3200   	; 0x262a6 <__ftoa_engine>
   25626:	6c 01       	movw	r12, r24
   25628:	f9 81       	ldd	r31, Y+1	; 0x01
   2562a:	fc 87       	std	Y+12, r31	; 0x0c
   2562c:	f0 ff       	sbrs	r31, 0
   2562e:	02 c0       	rjmp	.+4      	; 0x25634 <vfprintf+0x1ac>
   25630:	f3 ff       	sbrs	r31, 3
   25632:	06 c0       	rjmp	.+12     	; 0x25640 <vfprintf+0x1b8>
   25634:	91 fc       	sbrc	r9, 1
   25636:	06 c0       	rjmp	.+12     	; 0x25644 <vfprintf+0x1bc>
   25638:	92 fe       	sbrs	r9, 2
   2563a:	06 c0       	rjmp	.+12     	; 0x25648 <vfprintf+0x1c0>
   2563c:	00 e2       	ldi	r16, 0x20	; 32
   2563e:	05 c0       	rjmp	.+10     	; 0x2564a <vfprintf+0x1c2>
   25640:	0d e2       	ldi	r16, 0x2D	; 45
   25642:	03 c0       	rjmp	.+6      	; 0x2564a <vfprintf+0x1c2>
   25644:	0b e2       	ldi	r16, 0x2B	; 43
   25646:	01 c0       	rjmp	.+2      	; 0x2564a <vfprintf+0x1c2>
   25648:	00 e0       	ldi	r16, 0x00	; 0
   2564a:	8c 85       	ldd	r24, Y+12	; 0x0c
   2564c:	8c 70       	andi	r24, 0x0C	; 12
   2564e:	19 f0       	breq	.+6      	; 0x25656 <vfprintf+0x1ce>
   25650:	01 11       	cpse	r16, r1
   25652:	43 c2       	rjmp	.+1158   	; 0x25ada <vfprintf+0x652>
   25654:	80 c2       	rjmp	.+1280   	; 0x25b56 <vfprintf+0x6ce>
   25656:	97 fe       	sbrs	r9, 7
   25658:	10 c0       	rjmp	.+32     	; 0x2567a <vfprintf+0x1f2>
   2565a:	4c 0c       	add	r4, r12
   2565c:	fc 85       	ldd	r31, Y+12	; 0x0c
   2565e:	f4 ff       	sbrs	r31, 4
   25660:	04 c0       	rjmp	.+8      	; 0x2566a <vfprintf+0x1e2>
   25662:	8a 81       	ldd	r24, Y+2	; 0x02
   25664:	81 33       	cpi	r24, 0x31	; 49
   25666:	09 f4       	brne	.+2      	; 0x2566a <vfprintf+0x1e2>
   25668:	4a 94       	dec	r4
   2566a:	14 14       	cp	r1, r4
   2566c:	74 f5       	brge	.+92     	; 0x256ca <vfprintf+0x242>
   2566e:	28 e0       	ldi	r18, 0x08	; 8
   25670:	24 15       	cp	r18, r4
   25672:	78 f5       	brcc	.+94     	; 0x256d2 <vfprintf+0x24a>
   25674:	88 e0       	ldi	r24, 0x08	; 8
   25676:	48 2e       	mov	r4, r24
   25678:	2c c0       	rjmp	.+88     	; 0x256d2 <vfprintf+0x24a>
   2567a:	96 fc       	sbrc	r9, 6
   2567c:	2a c0       	rjmp	.+84     	; 0x256d2 <vfprintf+0x24a>
   2567e:	81 2f       	mov	r24, r17
   25680:	90 e0       	ldi	r25, 0x00	; 0
   25682:	8c 15       	cp	r24, r12
   25684:	9d 05       	cpc	r25, r13
   25686:	9c f0       	brlt	.+38     	; 0x256ae <vfprintf+0x226>
   25688:	3c ef       	ldi	r19, 0xFC	; 252
   2568a:	c3 16       	cp	r12, r19
   2568c:	3f ef       	ldi	r19, 0xFF	; 255
   2568e:	d3 06       	cpc	r13, r19
   25690:	74 f0       	brlt	.+28     	; 0x256ae <vfprintf+0x226>
   25692:	89 2d       	mov	r24, r9
   25694:	80 68       	ori	r24, 0x80	; 128
   25696:	98 2e       	mov	r9, r24
   25698:	0a c0       	rjmp	.+20     	; 0x256ae <vfprintf+0x226>
   2569a:	e2 e0       	ldi	r30, 0x02	; 2
   2569c:	f0 e0       	ldi	r31, 0x00	; 0
   2569e:	ec 0f       	add	r30, r28
   256a0:	fd 1f       	adc	r31, r29
   256a2:	e1 0f       	add	r30, r17
   256a4:	f1 1d       	adc	r31, r1
   256a6:	80 81       	ld	r24, Z
   256a8:	80 33       	cpi	r24, 0x30	; 48
   256aa:	19 f4       	brne	.+6      	; 0x256b2 <vfprintf+0x22a>
   256ac:	11 50       	subi	r17, 0x01	; 1
   256ae:	11 11       	cpse	r17, r1
   256b0:	f4 cf       	rjmp	.-24     	; 0x2569a <vfprintf+0x212>
   256b2:	97 fe       	sbrs	r9, 7
   256b4:	0e c0       	rjmp	.+28     	; 0x256d2 <vfprintf+0x24a>
   256b6:	44 24       	eor	r4, r4
   256b8:	43 94       	inc	r4
   256ba:	41 0e       	add	r4, r17
   256bc:	81 2f       	mov	r24, r17
   256be:	90 e0       	ldi	r25, 0x00	; 0
   256c0:	c8 16       	cp	r12, r24
   256c2:	d9 06       	cpc	r13, r25
   256c4:	2c f4       	brge	.+10     	; 0x256d0 <vfprintf+0x248>
   256c6:	1c 19       	sub	r17, r12
   256c8:	04 c0       	rjmp	.+8      	; 0x256d2 <vfprintf+0x24a>
   256ca:	44 24       	eor	r4, r4
   256cc:	43 94       	inc	r4
   256ce:	01 c0       	rjmp	.+2      	; 0x256d2 <vfprintf+0x24a>
   256d0:	10 e0       	ldi	r17, 0x00	; 0
   256d2:	97 fe       	sbrs	r9, 7
   256d4:	06 c0       	rjmp	.+12     	; 0x256e2 <vfprintf+0x25a>
   256d6:	1c 14       	cp	r1, r12
   256d8:	1d 04       	cpc	r1, r13
   256da:	34 f4       	brge	.+12     	; 0x256e8 <vfprintf+0x260>
   256dc:	c6 01       	movw	r24, r12
   256de:	01 96       	adiw	r24, 0x01	; 1
   256e0:	05 c0       	rjmp	.+10     	; 0x256ec <vfprintf+0x264>
   256e2:	85 e0       	ldi	r24, 0x05	; 5
   256e4:	90 e0       	ldi	r25, 0x00	; 0
   256e6:	02 c0       	rjmp	.+4      	; 0x256ec <vfprintf+0x264>
   256e8:	81 e0       	ldi	r24, 0x01	; 1
   256ea:	90 e0       	ldi	r25, 0x00	; 0
   256ec:	01 11       	cpse	r16, r1
   256ee:	01 96       	adiw	r24, 0x01	; 1
   256f0:	11 23       	and	r17, r17
   256f2:	31 f0       	breq	.+12     	; 0x25700 <vfprintf+0x278>
   256f4:	21 2f       	mov	r18, r17
   256f6:	30 e0       	ldi	r19, 0x00	; 0
   256f8:	2f 5f       	subi	r18, 0xFF	; 255
   256fa:	3f 4f       	sbci	r19, 0xFF	; 255
   256fc:	82 0f       	add	r24, r18
   256fe:	93 1f       	adc	r25, r19
   25700:	25 2d       	mov	r18, r5
   25702:	30 e0       	ldi	r19, 0x00	; 0
   25704:	82 17       	cp	r24, r18
   25706:	93 07       	cpc	r25, r19
   25708:	14 f4       	brge	.+4      	; 0x2570e <vfprintf+0x286>
   2570a:	58 1a       	sub	r5, r24
   2570c:	01 c0       	rjmp	.+2      	; 0x25710 <vfprintf+0x288>
   2570e:	51 2c       	mov	r5, r1
   25710:	89 2d       	mov	r24, r9
   25712:	89 70       	andi	r24, 0x09	; 9
   25714:	41 f4       	brne	.+16     	; 0x25726 <vfprintf+0x29e>
   25716:	55 20       	and	r5, r5
   25718:	31 f0       	breq	.+12     	; 0x25726 <vfprintf+0x29e>
   2571a:	b7 01       	movw	r22, r14
   2571c:	80 e2       	ldi	r24, 0x20	; 32
   2571e:	90 e0       	ldi	r25, 0x00	; 0
   25720:	a0 d7       	rcall	.+3904   	; 0x26662 <fputc>
   25722:	5a 94       	dec	r5
   25724:	f8 cf       	rjmp	.-16     	; 0x25716 <vfprintf+0x28e>
   25726:	00 23       	and	r16, r16
   25728:	21 f0       	breq	.+8      	; 0x25732 <vfprintf+0x2aa>
   2572a:	b7 01       	movw	r22, r14
   2572c:	80 2f       	mov	r24, r16
   2572e:	90 e0       	ldi	r25, 0x00	; 0
   25730:	98 d7       	rcall	.+3888   	; 0x26662 <fputc>
   25732:	93 fc       	sbrc	r9, 3
   25734:	08 c0       	rjmp	.+16     	; 0x25746 <vfprintf+0x2be>
   25736:	55 20       	and	r5, r5
   25738:	31 f0       	breq	.+12     	; 0x25746 <vfprintf+0x2be>
   2573a:	b7 01       	movw	r22, r14
   2573c:	80 e3       	ldi	r24, 0x30	; 48
   2573e:	90 e0       	ldi	r25, 0x00	; 0
   25740:	90 d7       	rcall	.+3872   	; 0x26662 <fputc>
   25742:	5a 94       	dec	r5
   25744:	f8 cf       	rjmp	.-16     	; 0x25736 <vfprintf+0x2ae>
   25746:	97 fe       	sbrs	r9, 7
   25748:	4a c0       	rjmp	.+148    	; 0x257de <vfprintf+0x356>
   2574a:	46 01       	movw	r8, r12
   2574c:	d7 fe       	sbrs	r13, 7
   2574e:	02 c0       	rjmp	.+4      	; 0x25754 <vfprintf+0x2cc>
   25750:	81 2c       	mov	r8, r1
   25752:	91 2c       	mov	r9, r1
   25754:	c6 01       	movw	r24, r12
   25756:	88 19       	sub	r24, r8
   25758:	99 09       	sbc	r25, r9
   2575a:	f3 01       	movw	r30, r6
   2575c:	e8 0f       	add	r30, r24
   2575e:	f9 1f       	adc	r31, r25
   25760:	ed 87       	std	Y+13, r30	; 0x0d
   25762:	fe 87       	std	Y+14, r31	; 0x0e
   25764:	96 01       	movw	r18, r12
   25766:	24 19       	sub	r18, r4
   25768:	31 09       	sbc	r19, r1
   2576a:	2f 87       	std	Y+15, r18	; 0x0f
   2576c:	38 8b       	std	Y+16, r19	; 0x10
   2576e:	01 2f       	mov	r16, r17
   25770:	10 e0       	ldi	r17, 0x00	; 0
   25772:	11 95       	neg	r17
   25774:	01 95       	neg	r16
   25776:	11 09       	sbc	r17, r1
   25778:	3f ef       	ldi	r19, 0xFF	; 255
   2577a:	83 16       	cp	r8, r19
   2577c:	93 06       	cpc	r9, r19
   2577e:	21 f4       	brne	.+8      	; 0x25788 <vfprintf+0x300>
   25780:	b7 01       	movw	r22, r14
   25782:	8e e2       	ldi	r24, 0x2E	; 46
   25784:	90 e0       	ldi	r25, 0x00	; 0
   25786:	6d d7       	rcall	.+3802   	; 0x26662 <fputc>
   25788:	c8 14       	cp	r12, r8
   2578a:	d9 04       	cpc	r13, r9
   2578c:	4c f0       	brlt	.+18     	; 0x257a0 <vfprintf+0x318>
   2578e:	8f 85       	ldd	r24, Y+15	; 0x0f
   25790:	98 89       	ldd	r25, Y+16	; 0x10
   25792:	88 15       	cp	r24, r8
   25794:	99 05       	cpc	r25, r9
   25796:	24 f4       	brge	.+8      	; 0x257a0 <vfprintf+0x318>
   25798:	ed 85       	ldd	r30, Y+13	; 0x0d
   2579a:	fe 85       	ldd	r31, Y+14	; 0x0e
   2579c:	81 81       	ldd	r24, Z+1	; 0x01
   2579e:	01 c0       	rjmp	.+2      	; 0x257a2 <vfprintf+0x31a>
   257a0:	80 e3       	ldi	r24, 0x30	; 48
   257a2:	f1 e0       	ldi	r31, 0x01	; 1
   257a4:	8f 1a       	sub	r8, r31
   257a6:	91 08       	sbc	r9, r1
   257a8:	2d 85       	ldd	r18, Y+13	; 0x0d
   257aa:	3e 85       	ldd	r19, Y+14	; 0x0e
   257ac:	2f 5f       	subi	r18, 0xFF	; 255
   257ae:	3f 4f       	sbci	r19, 0xFF	; 255
   257b0:	2d 87       	std	Y+13, r18	; 0x0d
   257b2:	3e 87       	std	Y+14, r19	; 0x0e
   257b4:	80 16       	cp	r8, r16
   257b6:	91 06       	cpc	r9, r17
   257b8:	24 f0       	brlt	.+8      	; 0x257c2 <vfprintf+0x33a>
   257ba:	b7 01       	movw	r22, r14
   257bc:	90 e0       	ldi	r25, 0x00	; 0
   257be:	51 d7       	rcall	.+3746   	; 0x26662 <fputc>
   257c0:	db cf       	rjmp	.-74     	; 0x25778 <vfprintf+0x2f0>
   257c2:	c8 14       	cp	r12, r8
   257c4:	d9 04       	cpc	r13, r9
   257c6:	41 f4       	brne	.+16     	; 0x257d8 <vfprintf+0x350>
   257c8:	9a 81       	ldd	r25, Y+2	; 0x02
   257ca:	96 33       	cpi	r25, 0x36	; 54
   257cc:	20 f4       	brcc	.+8      	; 0x257d6 <vfprintf+0x34e>
   257ce:	95 33       	cpi	r25, 0x35	; 53
   257d0:	19 f4       	brne	.+6      	; 0x257d8 <vfprintf+0x350>
   257d2:	3c 85       	ldd	r19, Y+12	; 0x0c
   257d4:	34 ff       	sbrs	r19, 4
   257d6:	81 e3       	ldi	r24, 0x31	; 49
   257d8:	b7 01       	movw	r22, r14
   257da:	90 e0       	ldi	r25, 0x00	; 0
   257dc:	48 c0       	rjmp	.+144    	; 0x2586e <vfprintf+0x3e6>
   257de:	8a 81       	ldd	r24, Y+2	; 0x02
   257e0:	81 33       	cpi	r24, 0x31	; 49
   257e2:	19 f0       	breq	.+6      	; 0x257ea <vfprintf+0x362>
   257e4:	9c 85       	ldd	r25, Y+12	; 0x0c
   257e6:	9f 7e       	andi	r25, 0xEF	; 239
   257e8:	9c 87       	std	Y+12, r25	; 0x0c
   257ea:	b7 01       	movw	r22, r14
   257ec:	90 e0       	ldi	r25, 0x00	; 0
   257ee:	39 d7       	rcall	.+3698   	; 0x26662 <fputc>
   257f0:	11 11       	cpse	r17, r1
   257f2:	05 c0       	rjmp	.+10     	; 0x257fe <vfprintf+0x376>
   257f4:	94 fc       	sbrc	r9, 4
   257f6:	16 c0       	rjmp	.+44     	; 0x25824 <vfprintf+0x39c>
   257f8:	85 e6       	ldi	r24, 0x65	; 101
   257fa:	90 e0       	ldi	r25, 0x00	; 0
   257fc:	15 c0       	rjmp	.+42     	; 0x25828 <vfprintf+0x3a0>
   257fe:	b7 01       	movw	r22, r14
   25800:	8e e2       	ldi	r24, 0x2E	; 46
   25802:	90 e0       	ldi	r25, 0x00	; 0
   25804:	2e d7       	rcall	.+3676   	; 0x26662 <fputc>
   25806:	1e 5f       	subi	r17, 0xFE	; 254
   25808:	82 e0       	ldi	r24, 0x02	; 2
   2580a:	01 e0       	ldi	r16, 0x01	; 1
   2580c:	08 0f       	add	r16, r24
   2580e:	f3 01       	movw	r30, r6
   25810:	e8 0f       	add	r30, r24
   25812:	f1 1d       	adc	r31, r1
   25814:	80 81       	ld	r24, Z
   25816:	b7 01       	movw	r22, r14
   25818:	90 e0       	ldi	r25, 0x00	; 0
   2581a:	23 d7       	rcall	.+3654   	; 0x26662 <fputc>
   2581c:	80 2f       	mov	r24, r16
   2581e:	01 13       	cpse	r16, r17
   25820:	f4 cf       	rjmp	.-24     	; 0x2580a <vfprintf+0x382>
   25822:	e8 cf       	rjmp	.-48     	; 0x257f4 <vfprintf+0x36c>
   25824:	85 e4       	ldi	r24, 0x45	; 69
   25826:	90 e0       	ldi	r25, 0x00	; 0
   25828:	b7 01       	movw	r22, r14
   2582a:	1b d7       	rcall	.+3638   	; 0x26662 <fputc>
   2582c:	d7 fc       	sbrc	r13, 7
   2582e:	06 c0       	rjmp	.+12     	; 0x2583c <vfprintf+0x3b4>
   25830:	c1 14       	cp	r12, r1
   25832:	d1 04       	cpc	r13, r1
   25834:	41 f4       	brne	.+16     	; 0x25846 <vfprintf+0x3be>
   25836:	ec 85       	ldd	r30, Y+12	; 0x0c
   25838:	e4 ff       	sbrs	r30, 4
   2583a:	05 c0       	rjmp	.+10     	; 0x25846 <vfprintf+0x3be>
   2583c:	d1 94       	neg	r13
   2583e:	c1 94       	neg	r12
   25840:	d1 08       	sbc	r13, r1
   25842:	8d e2       	ldi	r24, 0x2D	; 45
   25844:	01 c0       	rjmp	.+2      	; 0x25848 <vfprintf+0x3c0>
   25846:	8b e2       	ldi	r24, 0x2B	; 43
   25848:	b7 01       	movw	r22, r14
   2584a:	90 e0       	ldi	r25, 0x00	; 0
   2584c:	0a d7       	rcall	.+3604   	; 0x26662 <fputc>
   2584e:	80 e3       	ldi	r24, 0x30	; 48
   25850:	2a e0       	ldi	r18, 0x0A	; 10
   25852:	c2 16       	cp	r12, r18
   25854:	d1 04       	cpc	r13, r1
   25856:	2c f0       	brlt	.+10     	; 0x25862 <vfprintf+0x3da>
   25858:	8f 5f       	subi	r24, 0xFF	; 255
   2585a:	fa e0       	ldi	r31, 0x0A	; 10
   2585c:	cf 1a       	sub	r12, r31
   2585e:	d1 08       	sbc	r13, r1
   25860:	f7 cf       	rjmp	.-18     	; 0x25850 <vfprintf+0x3c8>
   25862:	b7 01       	movw	r22, r14
   25864:	90 e0       	ldi	r25, 0x00	; 0
   25866:	fd d6       	rcall	.+3578   	; 0x26662 <fputc>
   25868:	b7 01       	movw	r22, r14
   2586a:	c6 01       	movw	r24, r12
   2586c:	c0 96       	adiw	r24, 0x30	; 48
   2586e:	f9 d6       	rcall	.+3570   	; 0x26662 <fputc>
   25870:	49 c1       	rjmp	.+658    	; 0x25b04 <vfprintf+0x67c>
   25872:	83 36       	cpi	r24, 0x63	; 99
   25874:	31 f0       	breq	.+12     	; 0x25882 <vfprintf+0x3fa>
   25876:	83 37       	cpi	r24, 0x73	; 115
   25878:	79 f0       	breq	.+30     	; 0x25898 <vfprintf+0x410>
   2587a:	83 35       	cpi	r24, 0x53	; 83
   2587c:	09 f0       	breq	.+2      	; 0x25880 <vfprintf+0x3f8>
   2587e:	52 c0       	rjmp	.+164    	; 0x25924 <vfprintf+0x49c>
   25880:	1f c0       	rjmp	.+62     	; 0x258c0 <vfprintf+0x438>
   25882:	56 01       	movw	r10, r12
   25884:	32 e0       	ldi	r19, 0x02	; 2
   25886:	a3 0e       	add	r10, r19
   25888:	b1 1c       	adc	r11, r1
   2588a:	f6 01       	movw	r30, r12
   2588c:	80 81       	ld	r24, Z
   2588e:	89 83       	std	Y+1, r24	; 0x01
   25890:	01 e0       	ldi	r16, 0x01	; 1
   25892:	10 e0       	ldi	r17, 0x00	; 0
   25894:	63 01       	movw	r12, r6
   25896:	11 c0       	rjmp	.+34     	; 0x258ba <vfprintf+0x432>
   25898:	56 01       	movw	r10, r12
   2589a:	f2 e0       	ldi	r31, 0x02	; 2
   2589c:	af 0e       	add	r10, r31
   2589e:	b1 1c       	adc	r11, r1
   258a0:	f6 01       	movw	r30, r12
   258a2:	c0 80       	ld	r12, Z
   258a4:	d1 80       	ldd	r13, Z+1	; 0x01
   258a6:	96 fe       	sbrs	r9, 6
   258a8:	03 c0       	rjmp	.+6      	; 0x258b0 <vfprintf+0x428>
   258aa:	61 2f       	mov	r22, r17
   258ac:	70 e0       	ldi	r23, 0x00	; 0
   258ae:	02 c0       	rjmp	.+4      	; 0x258b4 <vfprintf+0x42c>
   258b0:	6f ef       	ldi	r22, 0xFF	; 255
   258b2:	7f ef       	ldi	r23, 0xFF	; 255
   258b4:	c6 01       	movw	r24, r12
   258b6:	63 d6       	rcall	.+3270   	; 0x2657e <strnlen>
   258b8:	8c 01       	movw	r16, r24
   258ba:	f9 2d       	mov	r31, r9
   258bc:	ff 77       	andi	r31, 0x7F	; 127
   258be:	13 c0       	rjmp	.+38     	; 0x258e6 <vfprintf+0x45e>
   258c0:	56 01       	movw	r10, r12
   258c2:	22 e0       	ldi	r18, 0x02	; 2
   258c4:	a2 0e       	add	r10, r18
   258c6:	b1 1c       	adc	r11, r1
   258c8:	f6 01       	movw	r30, r12
   258ca:	c0 80       	ld	r12, Z
   258cc:	d1 80       	ldd	r13, Z+1	; 0x01
   258ce:	96 fe       	sbrs	r9, 6
   258d0:	03 c0       	rjmp	.+6      	; 0x258d8 <vfprintf+0x450>
   258d2:	61 2f       	mov	r22, r17
   258d4:	70 e0       	ldi	r23, 0x00	; 0
   258d6:	02 c0       	rjmp	.+4      	; 0x258dc <vfprintf+0x454>
   258d8:	6f ef       	ldi	r22, 0xFF	; 255
   258da:	7f ef       	ldi	r23, 0xFF	; 255
   258dc:	c6 01       	movw	r24, r12
   258de:	f9 d5       	rcall	.+3058   	; 0x264d2 <strnlen_P>
   258e0:	8c 01       	movw	r16, r24
   258e2:	f9 2d       	mov	r31, r9
   258e4:	f0 68       	ori	r31, 0x80	; 128
   258e6:	9f 2e       	mov	r9, r31
   258e8:	f3 fd       	sbrc	r31, 3
   258ea:	18 c0       	rjmp	.+48     	; 0x2591c <vfprintf+0x494>
   258ec:	85 2d       	mov	r24, r5
   258ee:	90 e0       	ldi	r25, 0x00	; 0
   258f0:	08 17       	cp	r16, r24
   258f2:	19 07       	cpc	r17, r25
   258f4:	98 f4       	brcc	.+38     	; 0x2591c <vfprintf+0x494>
   258f6:	b7 01       	movw	r22, r14
   258f8:	80 e2       	ldi	r24, 0x20	; 32
   258fa:	90 e0       	ldi	r25, 0x00	; 0
   258fc:	b2 d6       	rcall	.+3428   	; 0x26662 <fputc>
   258fe:	5a 94       	dec	r5
   25900:	f5 cf       	rjmp	.-22     	; 0x258ec <vfprintf+0x464>
   25902:	f6 01       	movw	r30, r12
   25904:	97 fc       	sbrc	r9, 7
   25906:	85 91       	lpm	r24, Z+
   25908:	97 fe       	sbrs	r9, 7
   2590a:	81 91       	ld	r24, Z+
   2590c:	6f 01       	movw	r12, r30
   2590e:	b7 01       	movw	r22, r14
   25910:	90 e0       	ldi	r25, 0x00	; 0
   25912:	a7 d6       	rcall	.+3406   	; 0x26662 <fputc>
   25914:	51 10       	cpse	r5, r1
   25916:	5a 94       	dec	r5
   25918:	01 50       	subi	r16, 0x01	; 1
   2591a:	11 09       	sbc	r17, r1
   2591c:	01 15       	cp	r16, r1
   2591e:	11 05       	cpc	r17, r1
   25920:	81 f7       	brne	.-32     	; 0x25902 <vfprintf+0x47a>
   25922:	f0 c0       	rjmp	.+480    	; 0x25b04 <vfprintf+0x67c>
   25924:	84 36       	cpi	r24, 0x64	; 100
   25926:	11 f0       	breq	.+4      	; 0x2592c <vfprintf+0x4a4>
   25928:	89 36       	cpi	r24, 0x69	; 105
   2592a:	59 f5       	brne	.+86     	; 0x25982 <vfprintf+0x4fa>
   2592c:	56 01       	movw	r10, r12
   2592e:	97 fe       	sbrs	r9, 7
   25930:	09 c0       	rjmp	.+18     	; 0x25944 <vfprintf+0x4bc>
   25932:	24 e0       	ldi	r18, 0x04	; 4
   25934:	a2 0e       	add	r10, r18
   25936:	b1 1c       	adc	r11, r1
   25938:	f6 01       	movw	r30, r12
   2593a:	60 81       	ld	r22, Z
   2593c:	71 81       	ldd	r23, Z+1	; 0x01
   2593e:	82 81       	ldd	r24, Z+2	; 0x02
   25940:	93 81       	ldd	r25, Z+3	; 0x03
   25942:	0a c0       	rjmp	.+20     	; 0x25958 <vfprintf+0x4d0>
   25944:	f2 e0       	ldi	r31, 0x02	; 2
   25946:	af 0e       	add	r10, r31
   25948:	b1 1c       	adc	r11, r1
   2594a:	f6 01       	movw	r30, r12
   2594c:	60 81       	ld	r22, Z
   2594e:	71 81       	ldd	r23, Z+1	; 0x01
   25950:	07 2e       	mov	r0, r23
   25952:	00 0c       	add	r0, r0
   25954:	88 0b       	sbc	r24, r24
   25956:	99 0b       	sbc	r25, r25
   25958:	f9 2d       	mov	r31, r9
   2595a:	ff 76       	andi	r31, 0x6F	; 111
   2595c:	9f 2e       	mov	r9, r31
   2595e:	97 ff       	sbrs	r25, 7
   25960:	09 c0       	rjmp	.+18     	; 0x25974 <vfprintf+0x4ec>
   25962:	90 95       	com	r25
   25964:	80 95       	com	r24
   25966:	70 95       	com	r23
   25968:	61 95       	neg	r22
   2596a:	7f 4f       	sbci	r23, 0xFF	; 255
   2596c:	8f 4f       	sbci	r24, 0xFF	; 255
   2596e:	9f 4f       	sbci	r25, 0xFF	; 255
   25970:	f0 68       	ori	r31, 0x80	; 128
   25972:	9f 2e       	mov	r9, r31
   25974:	2a e0       	ldi	r18, 0x0A	; 10
   25976:	30 e0       	ldi	r19, 0x00	; 0
   25978:	a3 01       	movw	r20, r6
   2597a:	2a d7       	rcall	.+3668   	; 0x267d0 <__ultoa_invert>
   2597c:	c8 2e       	mov	r12, r24
   2597e:	c6 18       	sub	r12, r6
   25980:	3e c0       	rjmp	.+124    	; 0x259fe <vfprintf+0x576>
   25982:	09 2d       	mov	r16, r9
   25984:	85 37       	cpi	r24, 0x75	; 117
   25986:	21 f4       	brne	.+8      	; 0x25990 <vfprintf+0x508>
   25988:	0f 7e       	andi	r16, 0xEF	; 239
   2598a:	2a e0       	ldi	r18, 0x0A	; 10
   2598c:	30 e0       	ldi	r19, 0x00	; 0
   2598e:	1d c0       	rjmp	.+58     	; 0x259ca <vfprintf+0x542>
   25990:	09 7f       	andi	r16, 0xF9	; 249
   25992:	8f 36       	cpi	r24, 0x6F	; 111
   25994:	91 f0       	breq	.+36     	; 0x259ba <vfprintf+0x532>
   25996:	18 f4       	brcc	.+6      	; 0x2599e <vfprintf+0x516>
   25998:	88 35       	cpi	r24, 0x58	; 88
   2599a:	59 f0       	breq	.+22     	; 0x259b2 <vfprintf+0x52a>
   2599c:	bc c0       	rjmp	.+376    	; 0x25b16 <vfprintf+0x68e>
   2599e:	80 37       	cpi	r24, 0x70	; 112
   259a0:	19 f0       	breq	.+6      	; 0x259a8 <vfprintf+0x520>
   259a2:	88 37       	cpi	r24, 0x78	; 120
   259a4:	11 f0       	breq	.+4      	; 0x259aa <vfprintf+0x522>
   259a6:	b7 c0       	rjmp	.+366    	; 0x25b16 <vfprintf+0x68e>
   259a8:	00 61       	ori	r16, 0x10	; 16
   259aa:	04 ff       	sbrs	r16, 4
   259ac:	09 c0       	rjmp	.+18     	; 0x259c0 <vfprintf+0x538>
   259ae:	04 60       	ori	r16, 0x04	; 4
   259b0:	07 c0       	rjmp	.+14     	; 0x259c0 <vfprintf+0x538>
   259b2:	94 fe       	sbrs	r9, 4
   259b4:	08 c0       	rjmp	.+16     	; 0x259c6 <vfprintf+0x53e>
   259b6:	06 60       	ori	r16, 0x06	; 6
   259b8:	06 c0       	rjmp	.+12     	; 0x259c6 <vfprintf+0x53e>
   259ba:	28 e0       	ldi	r18, 0x08	; 8
   259bc:	30 e0       	ldi	r19, 0x00	; 0
   259be:	05 c0       	rjmp	.+10     	; 0x259ca <vfprintf+0x542>
   259c0:	20 e1       	ldi	r18, 0x10	; 16
   259c2:	30 e0       	ldi	r19, 0x00	; 0
   259c4:	02 c0       	rjmp	.+4      	; 0x259ca <vfprintf+0x542>
   259c6:	20 e1       	ldi	r18, 0x10	; 16
   259c8:	32 e0       	ldi	r19, 0x02	; 2
   259ca:	56 01       	movw	r10, r12
   259cc:	07 ff       	sbrs	r16, 7
   259ce:	09 c0       	rjmp	.+18     	; 0x259e2 <vfprintf+0x55a>
   259d0:	84 e0       	ldi	r24, 0x04	; 4
   259d2:	a8 0e       	add	r10, r24
   259d4:	b1 1c       	adc	r11, r1
   259d6:	f6 01       	movw	r30, r12
   259d8:	60 81       	ld	r22, Z
   259da:	71 81       	ldd	r23, Z+1	; 0x01
   259dc:	82 81       	ldd	r24, Z+2	; 0x02
   259de:	93 81       	ldd	r25, Z+3	; 0x03
   259e0:	08 c0       	rjmp	.+16     	; 0x259f2 <vfprintf+0x56a>
   259e2:	f2 e0       	ldi	r31, 0x02	; 2
   259e4:	af 0e       	add	r10, r31
   259e6:	b1 1c       	adc	r11, r1
   259e8:	f6 01       	movw	r30, r12
   259ea:	60 81       	ld	r22, Z
   259ec:	71 81       	ldd	r23, Z+1	; 0x01
   259ee:	80 e0       	ldi	r24, 0x00	; 0
   259f0:	90 e0       	ldi	r25, 0x00	; 0
   259f2:	a3 01       	movw	r20, r6
   259f4:	ed d6       	rcall	.+3546   	; 0x267d0 <__ultoa_invert>
   259f6:	c8 2e       	mov	r12, r24
   259f8:	c6 18       	sub	r12, r6
   259fa:	0f 77       	andi	r16, 0x7F	; 127
   259fc:	90 2e       	mov	r9, r16
   259fe:	96 fe       	sbrs	r9, 6
   25a00:	0b c0       	rjmp	.+22     	; 0x25a18 <vfprintf+0x590>
   25a02:	09 2d       	mov	r16, r9
   25a04:	0e 7f       	andi	r16, 0xFE	; 254
   25a06:	c1 16       	cp	r12, r17
   25a08:	50 f4       	brcc	.+20     	; 0x25a1e <vfprintf+0x596>
   25a0a:	94 fe       	sbrs	r9, 4
   25a0c:	0a c0       	rjmp	.+20     	; 0x25a22 <vfprintf+0x59a>
   25a0e:	92 fc       	sbrc	r9, 2
   25a10:	08 c0       	rjmp	.+16     	; 0x25a22 <vfprintf+0x59a>
   25a12:	09 2d       	mov	r16, r9
   25a14:	0e 7e       	andi	r16, 0xEE	; 238
   25a16:	05 c0       	rjmp	.+10     	; 0x25a22 <vfprintf+0x59a>
   25a18:	dc 2c       	mov	r13, r12
   25a1a:	09 2d       	mov	r16, r9
   25a1c:	03 c0       	rjmp	.+6      	; 0x25a24 <vfprintf+0x59c>
   25a1e:	dc 2c       	mov	r13, r12
   25a20:	01 c0       	rjmp	.+2      	; 0x25a24 <vfprintf+0x59c>
   25a22:	d1 2e       	mov	r13, r17
   25a24:	04 ff       	sbrs	r16, 4
   25a26:	0d c0       	rjmp	.+26     	; 0x25a42 <vfprintf+0x5ba>
   25a28:	fe 01       	movw	r30, r28
   25a2a:	ec 0d       	add	r30, r12
   25a2c:	f1 1d       	adc	r31, r1
   25a2e:	80 81       	ld	r24, Z
   25a30:	80 33       	cpi	r24, 0x30	; 48
   25a32:	11 f4       	brne	.+4      	; 0x25a38 <vfprintf+0x5b0>
   25a34:	09 7e       	andi	r16, 0xE9	; 233
   25a36:	09 c0       	rjmp	.+18     	; 0x25a4a <vfprintf+0x5c2>
   25a38:	02 ff       	sbrs	r16, 2
   25a3a:	06 c0       	rjmp	.+12     	; 0x25a48 <vfprintf+0x5c0>
   25a3c:	d3 94       	inc	r13
   25a3e:	d3 94       	inc	r13
   25a40:	04 c0       	rjmp	.+8      	; 0x25a4a <vfprintf+0x5c2>
   25a42:	80 2f       	mov	r24, r16
   25a44:	86 78       	andi	r24, 0x86	; 134
   25a46:	09 f0       	breq	.+2      	; 0x25a4a <vfprintf+0x5c2>
   25a48:	d3 94       	inc	r13
   25a4a:	03 fd       	sbrc	r16, 3
   25a4c:	10 c0       	rjmp	.+32     	; 0x25a6e <vfprintf+0x5e6>
   25a4e:	00 ff       	sbrs	r16, 0
   25a50:	06 c0       	rjmp	.+12     	; 0x25a5e <vfprintf+0x5d6>
   25a52:	1c 2d       	mov	r17, r12
   25a54:	d5 14       	cp	r13, r5
   25a56:	78 f4       	brcc	.+30     	; 0x25a76 <vfprintf+0x5ee>
   25a58:	15 0d       	add	r17, r5
   25a5a:	1d 19       	sub	r17, r13
   25a5c:	0c c0       	rjmp	.+24     	; 0x25a76 <vfprintf+0x5ee>
   25a5e:	d5 14       	cp	r13, r5
   25a60:	50 f4       	brcc	.+20     	; 0x25a76 <vfprintf+0x5ee>
   25a62:	b7 01       	movw	r22, r14
   25a64:	80 e2       	ldi	r24, 0x20	; 32
   25a66:	90 e0       	ldi	r25, 0x00	; 0
   25a68:	fc d5       	rcall	.+3064   	; 0x26662 <fputc>
   25a6a:	d3 94       	inc	r13
   25a6c:	f8 cf       	rjmp	.-16     	; 0x25a5e <vfprintf+0x5d6>
   25a6e:	d5 14       	cp	r13, r5
   25a70:	10 f4       	brcc	.+4      	; 0x25a76 <vfprintf+0x5ee>
   25a72:	5d 18       	sub	r5, r13
   25a74:	01 c0       	rjmp	.+2      	; 0x25a78 <vfprintf+0x5f0>
   25a76:	51 2c       	mov	r5, r1
   25a78:	04 ff       	sbrs	r16, 4
   25a7a:	0f c0       	rjmp	.+30     	; 0x25a9a <vfprintf+0x612>
   25a7c:	b7 01       	movw	r22, r14
   25a7e:	80 e3       	ldi	r24, 0x30	; 48
   25a80:	90 e0       	ldi	r25, 0x00	; 0
   25a82:	ef d5       	rcall	.+3038   	; 0x26662 <fputc>
   25a84:	02 ff       	sbrs	r16, 2
   25a86:	16 c0       	rjmp	.+44     	; 0x25ab4 <vfprintf+0x62c>
   25a88:	01 fd       	sbrc	r16, 1
   25a8a:	03 c0       	rjmp	.+6      	; 0x25a92 <vfprintf+0x60a>
   25a8c:	88 e7       	ldi	r24, 0x78	; 120
   25a8e:	90 e0       	ldi	r25, 0x00	; 0
   25a90:	02 c0       	rjmp	.+4      	; 0x25a96 <vfprintf+0x60e>
   25a92:	88 e5       	ldi	r24, 0x58	; 88
   25a94:	90 e0       	ldi	r25, 0x00	; 0
   25a96:	b7 01       	movw	r22, r14
   25a98:	0c c0       	rjmp	.+24     	; 0x25ab2 <vfprintf+0x62a>
   25a9a:	80 2f       	mov	r24, r16
   25a9c:	86 78       	andi	r24, 0x86	; 134
   25a9e:	51 f0       	breq	.+20     	; 0x25ab4 <vfprintf+0x62c>
   25aa0:	01 ff       	sbrs	r16, 1
   25aa2:	02 c0       	rjmp	.+4      	; 0x25aa8 <vfprintf+0x620>
   25aa4:	8b e2       	ldi	r24, 0x2B	; 43
   25aa6:	01 c0       	rjmp	.+2      	; 0x25aaa <vfprintf+0x622>
   25aa8:	80 e2       	ldi	r24, 0x20	; 32
   25aaa:	07 fd       	sbrc	r16, 7
   25aac:	8d e2       	ldi	r24, 0x2D	; 45
   25aae:	b7 01       	movw	r22, r14
   25ab0:	90 e0       	ldi	r25, 0x00	; 0
   25ab2:	d7 d5       	rcall	.+2990   	; 0x26662 <fputc>
   25ab4:	c1 16       	cp	r12, r17
   25ab6:	30 f4       	brcc	.+12     	; 0x25ac4 <vfprintf+0x63c>
   25ab8:	b7 01       	movw	r22, r14
   25aba:	80 e3       	ldi	r24, 0x30	; 48
   25abc:	90 e0       	ldi	r25, 0x00	; 0
   25abe:	d1 d5       	rcall	.+2978   	; 0x26662 <fputc>
   25ac0:	11 50       	subi	r17, 0x01	; 1
   25ac2:	f8 cf       	rjmp	.-16     	; 0x25ab4 <vfprintf+0x62c>
   25ac4:	ca 94       	dec	r12
   25ac6:	f3 01       	movw	r30, r6
   25ac8:	ec 0d       	add	r30, r12
   25aca:	f1 1d       	adc	r31, r1
   25acc:	80 81       	ld	r24, Z
   25ace:	b7 01       	movw	r22, r14
   25ad0:	90 e0       	ldi	r25, 0x00	; 0
   25ad2:	c7 d5       	rcall	.+2958   	; 0x26662 <fputc>
   25ad4:	c1 10       	cpse	r12, r1
   25ad6:	f6 cf       	rjmp	.-20     	; 0x25ac4 <vfprintf+0x63c>
   25ad8:	15 c0       	rjmp	.+42     	; 0x25b04 <vfprintf+0x67c>
   25ada:	f4 e0       	ldi	r31, 0x04	; 4
   25adc:	f5 15       	cp	r31, r5
   25ade:	50 f5       	brcc	.+84     	; 0x25b34 <vfprintf+0x6ac>
   25ae0:	84 e0       	ldi	r24, 0x04	; 4
   25ae2:	58 1a       	sub	r5, r24
   25ae4:	93 fe       	sbrs	r9, 3
   25ae6:	1e c0       	rjmp	.+60     	; 0x25b24 <vfprintf+0x69c>
   25ae8:	01 11       	cpse	r16, r1
   25aea:	25 c0       	rjmp	.+74     	; 0x25b36 <vfprintf+0x6ae>
   25aec:	2c 85       	ldd	r18, Y+12	; 0x0c
   25aee:	23 ff       	sbrs	r18, 3
   25af0:	27 c0       	rjmp	.+78     	; 0x25b40 <vfprintf+0x6b8>
   25af2:	02 e2       	ldi	r16, 0x22	; 34
   25af4:	13 e0       	ldi	r17, 0x03	; 3
   25af6:	39 2d       	mov	r19, r9
   25af8:	30 71       	andi	r19, 0x10	; 16
   25afa:	93 2e       	mov	r9, r19
   25afc:	f8 01       	movw	r30, r16
   25afe:	84 91       	lpm	r24, Z
   25b00:	81 11       	cpse	r24, r1
   25b02:	21 c0       	rjmp	.+66     	; 0x25b46 <vfprintf+0x6be>
   25b04:	55 20       	and	r5, r5
   25b06:	09 f4       	brne	.+2      	; 0x25b0a <vfprintf+0x682>
   25b08:	fc cc       	rjmp	.-1544   	; 0x25502 <vfprintf+0x7a>
   25b0a:	b7 01       	movw	r22, r14
   25b0c:	80 e2       	ldi	r24, 0x20	; 32
   25b0e:	90 e0       	ldi	r25, 0x00	; 0
   25b10:	a8 d5       	rcall	.+2896   	; 0x26662 <fputc>
   25b12:	5a 94       	dec	r5
   25b14:	f7 cf       	rjmp	.-18     	; 0x25b04 <vfprintf+0x67c>
   25b16:	f7 01       	movw	r30, r14
   25b18:	86 81       	ldd	r24, Z+6	; 0x06
   25b1a:	97 81       	ldd	r25, Z+7	; 0x07
   25b1c:	23 c0       	rjmp	.+70     	; 0x25b64 <vfprintf+0x6dc>
   25b1e:	8f ef       	ldi	r24, 0xFF	; 255
   25b20:	9f ef       	ldi	r25, 0xFF	; 255
   25b22:	20 c0       	rjmp	.+64     	; 0x25b64 <vfprintf+0x6dc>
   25b24:	b7 01       	movw	r22, r14
   25b26:	80 e2       	ldi	r24, 0x20	; 32
   25b28:	90 e0       	ldi	r25, 0x00	; 0
   25b2a:	9b d5       	rcall	.+2870   	; 0x26662 <fputc>
   25b2c:	5a 94       	dec	r5
   25b2e:	51 10       	cpse	r5, r1
   25b30:	f9 cf       	rjmp	.-14     	; 0x25b24 <vfprintf+0x69c>
   25b32:	da cf       	rjmp	.-76     	; 0x25ae8 <vfprintf+0x660>
   25b34:	51 2c       	mov	r5, r1
   25b36:	b7 01       	movw	r22, r14
   25b38:	80 2f       	mov	r24, r16
   25b3a:	90 e0       	ldi	r25, 0x00	; 0
   25b3c:	92 d5       	rcall	.+2852   	; 0x26662 <fputc>
   25b3e:	d6 cf       	rjmp	.-84     	; 0x25aec <vfprintf+0x664>
   25b40:	06 e2       	ldi	r16, 0x26	; 38
   25b42:	13 e0       	ldi	r17, 0x03	; 3
   25b44:	d8 cf       	rjmp	.-80     	; 0x25af6 <vfprintf+0x66e>
   25b46:	91 10       	cpse	r9, r1
   25b48:	80 52       	subi	r24, 0x20	; 32
   25b4a:	b7 01       	movw	r22, r14
   25b4c:	90 e0       	ldi	r25, 0x00	; 0
   25b4e:	89 d5       	rcall	.+2834   	; 0x26662 <fputc>
   25b50:	0f 5f       	subi	r16, 0xFF	; 255
   25b52:	1f 4f       	sbci	r17, 0xFF	; 255
   25b54:	d3 cf       	rjmp	.-90     	; 0x25afc <vfprintf+0x674>
   25b56:	23 e0       	ldi	r18, 0x03	; 3
   25b58:	25 15       	cp	r18, r5
   25b5a:	10 f4       	brcc	.+4      	; 0x25b60 <vfprintf+0x6d8>
   25b5c:	83 e0       	ldi	r24, 0x03	; 3
   25b5e:	c1 cf       	rjmp	.-126    	; 0x25ae2 <vfprintf+0x65a>
   25b60:	51 2c       	mov	r5, r1
   25b62:	c4 cf       	rjmp	.-120    	; 0x25aec <vfprintf+0x664>
   25b64:	60 96       	adiw	r28, 0x10	; 16
   25b66:	cd bf       	out	0x3d, r28	; 61
   25b68:	de bf       	out	0x3e, r29	; 62
   25b6a:	df 91       	pop	r29
   25b6c:	cf 91       	pop	r28
   25b6e:	1f 91       	pop	r17
   25b70:	0f 91       	pop	r16
   25b72:	ff 90       	pop	r15
   25b74:	ef 90       	pop	r14
   25b76:	df 90       	pop	r13
   25b78:	cf 90       	pop	r12
   25b7a:	bf 90       	pop	r11
   25b7c:	af 90       	pop	r10
   25b7e:	9f 90       	pop	r9
   25b80:	8f 90       	pop	r8
   25b82:	7f 90       	pop	r7
   25b84:	6f 90       	pop	r6
   25b86:	5f 90       	pop	r5
   25b88:	4f 90       	pop	r4
   25b8a:	3f 90       	pop	r3
   25b8c:	2f 90       	pop	r2
   25b8e:	08 95       	ret

00025b90 <__mulsi3>:
   25b90:	db 01       	movw	r26, r22
   25b92:	8f 93       	push	r24
   25b94:	9f 93       	push	r25
   25b96:	87 d0       	rcall	.+270    	; 0x25ca6 <__muluhisi3>
   25b98:	bf 91       	pop	r27
   25b9a:	af 91       	pop	r26
   25b9c:	a2 9f       	mul	r26, r18
   25b9e:	80 0d       	add	r24, r0
   25ba0:	91 1d       	adc	r25, r1
   25ba2:	a3 9f       	mul	r26, r19
   25ba4:	90 0d       	add	r25, r0
   25ba6:	b2 9f       	mul	r27, r18
   25ba8:	90 0d       	add	r25, r0
   25baa:	11 24       	eor	r1, r1
   25bac:	08 95       	ret

00025bae <__udivmodhi4>:
   25bae:	aa 1b       	sub	r26, r26
   25bb0:	bb 1b       	sub	r27, r27
   25bb2:	51 e1       	ldi	r21, 0x11	; 17
   25bb4:	07 c0       	rjmp	.+14     	; 0x25bc4 <__udivmodhi4_ep>

00025bb6 <__udivmodhi4_loop>:
   25bb6:	aa 1f       	adc	r26, r26
   25bb8:	bb 1f       	adc	r27, r27
   25bba:	a6 17       	cp	r26, r22
   25bbc:	b7 07       	cpc	r27, r23
   25bbe:	10 f0       	brcs	.+4      	; 0x25bc4 <__udivmodhi4_ep>
   25bc0:	a6 1b       	sub	r26, r22
   25bc2:	b7 0b       	sbc	r27, r23

00025bc4 <__udivmodhi4_ep>:
   25bc4:	88 1f       	adc	r24, r24
   25bc6:	99 1f       	adc	r25, r25
   25bc8:	5a 95       	dec	r21
   25bca:	a9 f7       	brne	.-22     	; 0x25bb6 <__udivmodhi4_loop>
   25bcc:	80 95       	com	r24
   25bce:	90 95       	com	r25
   25bd0:	bc 01       	movw	r22, r24
   25bd2:	cd 01       	movw	r24, r26
   25bd4:	08 95       	ret

00025bd6 <__divmodhi4>:
   25bd6:	97 fb       	bst	r25, 7
   25bd8:	07 2e       	mov	r0, r23
   25bda:	16 f4       	brtc	.+4      	; 0x25be0 <__divmodhi4+0xa>
   25bdc:	00 94       	com	r0
   25bde:	06 d0       	rcall	.+12     	; 0x25bec <__divmodhi4_neg1>
   25be0:	77 fd       	sbrc	r23, 7
   25be2:	08 d0       	rcall	.+16     	; 0x25bf4 <__divmodhi4_neg2>
   25be4:	e4 df       	rcall	.-56     	; 0x25bae <__udivmodhi4>
   25be6:	07 fc       	sbrc	r0, 7
   25be8:	05 d0       	rcall	.+10     	; 0x25bf4 <__divmodhi4_neg2>
   25bea:	3e f4       	brtc	.+14     	; 0x25bfa <__divmodhi4_exit>

00025bec <__divmodhi4_neg1>:
   25bec:	90 95       	com	r25
   25bee:	81 95       	neg	r24
   25bf0:	9f 4f       	sbci	r25, 0xFF	; 255
   25bf2:	08 95       	ret

00025bf4 <__divmodhi4_neg2>:
   25bf4:	70 95       	com	r23
   25bf6:	61 95       	neg	r22
   25bf8:	7f 4f       	sbci	r23, 0xFF	; 255

00025bfa <__divmodhi4_exit>:
   25bfa:	08 95       	ret

00025bfc <__udivmodsi4>:
   25bfc:	a1 e2       	ldi	r26, 0x21	; 33
   25bfe:	1a 2e       	mov	r1, r26
   25c00:	aa 1b       	sub	r26, r26
   25c02:	bb 1b       	sub	r27, r27
   25c04:	fd 01       	movw	r30, r26
   25c06:	0d c0       	rjmp	.+26     	; 0x25c22 <__udivmodsi4_ep>

00025c08 <__udivmodsi4_loop>:
   25c08:	aa 1f       	adc	r26, r26
   25c0a:	bb 1f       	adc	r27, r27
   25c0c:	ee 1f       	adc	r30, r30
   25c0e:	ff 1f       	adc	r31, r31
   25c10:	a2 17       	cp	r26, r18
   25c12:	b3 07       	cpc	r27, r19
   25c14:	e4 07       	cpc	r30, r20
   25c16:	f5 07       	cpc	r31, r21
   25c18:	20 f0       	brcs	.+8      	; 0x25c22 <__udivmodsi4_ep>
   25c1a:	a2 1b       	sub	r26, r18
   25c1c:	b3 0b       	sbc	r27, r19
   25c1e:	e4 0b       	sbc	r30, r20
   25c20:	f5 0b       	sbc	r31, r21

00025c22 <__udivmodsi4_ep>:
   25c22:	66 1f       	adc	r22, r22
   25c24:	77 1f       	adc	r23, r23
   25c26:	88 1f       	adc	r24, r24
   25c28:	99 1f       	adc	r25, r25
   25c2a:	1a 94       	dec	r1
   25c2c:	69 f7       	brne	.-38     	; 0x25c08 <__udivmodsi4_loop>
   25c2e:	60 95       	com	r22
   25c30:	70 95       	com	r23
   25c32:	80 95       	com	r24
   25c34:	90 95       	com	r25
   25c36:	9b 01       	movw	r18, r22
   25c38:	ac 01       	movw	r20, r24
   25c3a:	bd 01       	movw	r22, r26
   25c3c:	cf 01       	movw	r24, r30
   25c3e:	08 95       	ret

00025c40 <__divmodsi4>:
   25c40:	05 2e       	mov	r0, r21
   25c42:	97 fb       	bst	r25, 7
   25c44:	16 f4       	brtc	.+4      	; 0x25c4a <__divmodsi4+0xa>
   25c46:	00 94       	com	r0
   25c48:	0f d0       	rcall	.+30     	; 0x25c68 <__negsi2>
   25c4a:	57 fd       	sbrc	r21, 7
   25c4c:	05 d0       	rcall	.+10     	; 0x25c58 <__divmodsi4_neg2>
   25c4e:	d6 df       	rcall	.-84     	; 0x25bfc <__udivmodsi4>
   25c50:	07 fc       	sbrc	r0, 7
   25c52:	02 d0       	rcall	.+4      	; 0x25c58 <__divmodsi4_neg2>
   25c54:	46 f4       	brtc	.+16     	; 0x25c66 <__divmodsi4_exit>
   25c56:	08 c0       	rjmp	.+16     	; 0x25c68 <__negsi2>

00025c58 <__divmodsi4_neg2>:
   25c58:	50 95       	com	r21
   25c5a:	40 95       	com	r20
   25c5c:	30 95       	com	r19
   25c5e:	21 95       	neg	r18
   25c60:	3f 4f       	sbci	r19, 0xFF	; 255
   25c62:	4f 4f       	sbci	r20, 0xFF	; 255
   25c64:	5f 4f       	sbci	r21, 0xFF	; 255

00025c66 <__divmodsi4_exit>:
   25c66:	08 95       	ret

00025c68 <__negsi2>:
   25c68:	90 95       	com	r25
   25c6a:	80 95       	com	r24
   25c6c:	70 95       	com	r23
   25c6e:	61 95       	neg	r22
   25c70:	7f 4f       	sbci	r23, 0xFF	; 255
   25c72:	8f 4f       	sbci	r24, 0xFF	; 255
   25c74:	9f 4f       	sbci	r25, 0xFF	; 255
   25c76:	08 95       	ret

00025c78 <__tablejump2__>:
   25c78:	ee 0f       	add	r30, r30
   25c7a:	ff 1f       	adc	r31, r31
   25c7c:	88 1f       	adc	r24, r24
   25c7e:	8b bf       	out	0x3b, r24	; 59
   25c80:	07 90       	elpm	r0, Z+
   25c82:	f6 91       	elpm	r31, Z
   25c84:	e0 2d       	mov	r30, r0
   25c86:	19 94       	eijmp

00025c88 <__umulhisi3>:
   25c88:	a2 9f       	mul	r26, r18
   25c8a:	b0 01       	movw	r22, r0
   25c8c:	b3 9f       	mul	r27, r19
   25c8e:	c0 01       	movw	r24, r0
   25c90:	a3 9f       	mul	r26, r19
   25c92:	70 0d       	add	r23, r0
   25c94:	81 1d       	adc	r24, r1
   25c96:	11 24       	eor	r1, r1
   25c98:	91 1d       	adc	r25, r1
   25c9a:	b2 9f       	mul	r27, r18
   25c9c:	70 0d       	add	r23, r0
   25c9e:	81 1d       	adc	r24, r1
   25ca0:	11 24       	eor	r1, r1
   25ca2:	91 1d       	adc	r25, r1
   25ca4:	08 95       	ret

00025ca6 <__muluhisi3>:
   25ca6:	f0 df       	rcall	.-32     	; 0x25c88 <__umulhisi3>
   25ca8:	a5 9f       	mul	r26, r21
   25caa:	90 0d       	add	r25, r0
   25cac:	b4 9f       	mul	r27, r20
   25cae:	90 0d       	add	r25, r0
   25cb0:	a4 9f       	mul	r26, r20
   25cb2:	80 0d       	add	r24, r0
   25cb4:	91 1d       	adc	r25, r1
   25cb6:	11 24       	eor	r1, r1
   25cb8:	08 95       	ret

00025cba <__muldi3>:
   25cba:	df 93       	push	r29
   25cbc:	cf 93       	push	r28
   25cbe:	1f 93       	push	r17
   25cc0:	0f 93       	push	r16
   25cc2:	9a 9d       	mul	r25, r10
   25cc4:	f0 2d       	mov	r31, r0
   25cc6:	21 9f       	mul	r18, r17
   25cc8:	f0 0d       	add	r31, r0
   25cca:	8b 9d       	mul	r24, r11
   25ccc:	f0 0d       	add	r31, r0
   25cce:	8a 9d       	mul	r24, r10
   25cd0:	e0 2d       	mov	r30, r0
   25cd2:	f1 0d       	add	r31, r1
   25cd4:	03 9f       	mul	r16, r19
   25cd6:	f0 0d       	add	r31, r0
   25cd8:	02 9f       	mul	r16, r18
   25cda:	e0 0d       	add	r30, r0
   25cdc:	f1 1d       	adc	r31, r1
   25cde:	4e 9d       	mul	r20, r14
   25ce0:	e0 0d       	add	r30, r0
   25ce2:	f1 1d       	adc	r31, r1
   25ce4:	5e 9d       	mul	r21, r14
   25ce6:	f0 0d       	add	r31, r0
   25ce8:	4f 9d       	mul	r20, r15
   25cea:	f0 0d       	add	r31, r0
   25cec:	7f 93       	push	r23
   25cee:	6f 93       	push	r22
   25cf0:	bf 92       	push	r11
   25cf2:	af 92       	push	r10
   25cf4:	5f 93       	push	r21
   25cf6:	4f 93       	push	r20
   25cf8:	d5 01       	movw	r26, r10
   25cfa:	c6 df       	rcall	.-116    	; 0x25c88 <__umulhisi3>
   25cfc:	8b 01       	movw	r16, r22
   25cfe:	ac 01       	movw	r20, r24
   25d00:	d7 01       	movw	r26, r14
   25d02:	c2 df       	rcall	.-124    	; 0x25c88 <__umulhisi3>
   25d04:	eb 01       	movw	r28, r22
   25d06:	e8 0f       	add	r30, r24
   25d08:	f9 1f       	adc	r31, r25
   25d0a:	d6 01       	movw	r26, r12
   25d0c:	1f d0       	rcall	.+62     	; 0x25d4c <__muldi3_6>
   25d0e:	2f 91       	pop	r18
   25d10:	3f 91       	pop	r19
   25d12:	d6 01       	movw	r26, r12
   25d14:	b9 df       	rcall	.-142    	; 0x25c88 <__umulhisi3>
   25d16:	c6 0f       	add	r28, r22
   25d18:	d7 1f       	adc	r29, r23
   25d1a:	e8 1f       	adc	r30, r24
   25d1c:	f9 1f       	adc	r31, r25
   25d1e:	af 91       	pop	r26
   25d20:	bf 91       	pop	r27
   25d22:	14 d0       	rcall	.+40     	; 0x25d4c <__muldi3_6>
   25d24:	2f 91       	pop	r18
   25d26:	3f 91       	pop	r19
   25d28:	af df       	rcall	.-162    	; 0x25c88 <__umulhisi3>
   25d2a:	c6 0f       	add	r28, r22
   25d2c:	d7 1f       	adc	r29, r23
   25d2e:	e8 1f       	adc	r30, r24
   25d30:	f9 1f       	adc	r31, r25
   25d32:	d6 01       	movw	r26, r12
   25d34:	a9 df       	rcall	.-174    	; 0x25c88 <__umulhisi3>
   25d36:	e6 0f       	add	r30, r22
   25d38:	f7 1f       	adc	r31, r23
   25d3a:	98 01       	movw	r18, r16
   25d3c:	be 01       	movw	r22, r28
   25d3e:	cf 01       	movw	r24, r30
   25d40:	11 24       	eor	r1, r1
   25d42:	0f 91       	pop	r16
   25d44:	1f 91       	pop	r17
   25d46:	cf 91       	pop	r28
   25d48:	df 91       	pop	r29
   25d4a:	08 95       	ret

00025d4c <__muldi3_6>:
   25d4c:	9d df       	rcall	.-198    	; 0x25c88 <__umulhisi3>
   25d4e:	46 0f       	add	r20, r22
   25d50:	57 1f       	adc	r21, r23
   25d52:	c8 1f       	adc	r28, r24
   25d54:	d9 1f       	adc	r29, r25
   25d56:	08 f4       	brcc	.+2      	; 0x25d5a <__muldi3_6+0xe>
   25d58:	31 96       	adiw	r30, 0x01	; 1
   25d5a:	08 95       	ret

00025d5c <__moddi3>:
   25d5c:	68 94       	set
   25d5e:	01 c0       	rjmp	.+2      	; 0x25d62 <__divdi3_moddi3>

00025d60 <__divdi3>:
   25d60:	e8 94       	clt

00025d62 <__divdi3_moddi3>:
   25d62:	f9 2f       	mov	r31, r25
   25d64:	f1 2b       	or	r31, r17
   25d66:	0a f0       	brmi	.+2      	; 0x25d6a <__divdi3_moddi3+0x8>
   25d68:	27 c0       	rjmp	.+78     	; 0x25db8 <__udivdi3_umoddi3>
   25d6a:	a0 e0       	ldi	r26, 0x00	; 0
   25d6c:	b0 e0       	ldi	r27, 0x00	; 0
   25d6e:	ed e8       	ldi	r30, 0x8D	; 141
   25d70:	f1 e0       	ldi	r31, 0x01	; 1
   25d72:	93 c0       	rjmp	.+294    	; 0x25e9a <__prologue_saves__+0xc>
   25d74:	09 2e       	mov	r0, r25
   25d76:	05 94       	asr	r0
   25d78:	1a f4       	brpl	.+6      	; 0x25d80 <__divdi3_moddi3+0x1e>
   25d7a:	79 d0       	rcall	.+242    	; 0x25e6e <__negdi2>
   25d7c:	11 23       	and	r17, r17
   25d7e:	92 f4       	brpl	.+36     	; 0x25da4 <__divdi3_moddi3+0x42>
   25d80:	f0 e8       	ldi	r31, 0x80	; 128
   25d82:	0f 26       	eor	r0, r31
   25d84:	ff ef       	ldi	r31, 0xFF	; 255
   25d86:	e0 94       	com	r14
   25d88:	f0 94       	com	r15
   25d8a:	00 95       	com	r16
   25d8c:	10 95       	com	r17
   25d8e:	b0 94       	com	r11
   25d90:	c0 94       	com	r12
   25d92:	d0 94       	com	r13
   25d94:	a1 94       	neg	r10
   25d96:	bf 0a       	sbc	r11, r31
   25d98:	cf 0a       	sbc	r12, r31
   25d9a:	df 0a       	sbc	r13, r31
   25d9c:	ef 0a       	sbc	r14, r31
   25d9e:	ff 0a       	sbc	r15, r31
   25da0:	0f 0b       	sbc	r16, r31
   25da2:	1f 0b       	sbc	r17, r31
   25da4:	13 d0       	rcall	.+38     	; 0x25dcc <__udivmod64>
   25da6:	07 fc       	sbrc	r0, 7
   25da8:	62 d0       	rcall	.+196    	; 0x25e6e <__negdi2>
   25daa:	cd b7       	in	r28, 0x3d	; 61
   25dac:	de b7       	in	r29, 0x3e	; 62
   25dae:	ec e0       	ldi	r30, 0x0C	; 12
   25db0:	8d c0       	rjmp	.+282    	; 0x25ecc <__epilogue_restores__+0xc>

00025db2 <__umoddi3>:
   25db2:	68 94       	set
   25db4:	01 c0       	rjmp	.+2      	; 0x25db8 <__udivdi3_umoddi3>

00025db6 <__udivdi3>:
   25db6:	e8 94       	clt

00025db8 <__udivdi3_umoddi3>:
   25db8:	8f 92       	push	r8
   25dba:	9f 92       	push	r9
   25dbc:	cf 93       	push	r28
   25dbe:	df 93       	push	r29
   25dc0:	05 d0       	rcall	.+10     	; 0x25dcc <__udivmod64>
   25dc2:	df 91       	pop	r29
   25dc4:	cf 91       	pop	r28
   25dc6:	9f 90       	pop	r9
   25dc8:	8f 90       	pop	r8
   25dca:	08 95       	ret

00025dcc <__udivmod64>:
   25dcc:	88 24       	eor	r8, r8
   25dce:	99 24       	eor	r9, r9
   25dd0:	f4 01       	movw	r30, r8
   25dd2:	e4 01       	movw	r28, r8
   25dd4:	b0 e4       	ldi	r27, 0x40	; 64
   25dd6:	9f 93       	push	r25
   25dd8:	aa 27       	eor	r26, r26
   25dda:	9a 15       	cp	r25, r10
   25ddc:	8b 04       	cpc	r8, r11
   25dde:	9c 04       	cpc	r9, r12
   25de0:	ed 05       	cpc	r30, r13
   25de2:	fe 05       	cpc	r31, r14
   25de4:	cf 05       	cpc	r28, r15
   25de6:	d0 07       	cpc	r29, r16
   25de8:	a1 07       	cpc	r26, r17
   25dea:	98 f4       	brcc	.+38     	; 0x25e12 <__udivmod64+0x46>
   25dec:	ad 2f       	mov	r26, r29
   25dee:	dc 2f       	mov	r29, r28
   25df0:	cf 2f       	mov	r28, r31
   25df2:	fe 2f       	mov	r31, r30
   25df4:	e9 2d       	mov	r30, r9
   25df6:	98 2c       	mov	r9, r8
   25df8:	89 2e       	mov	r8, r25
   25dfa:	98 2f       	mov	r25, r24
   25dfc:	87 2f       	mov	r24, r23
   25dfe:	76 2f       	mov	r23, r22
   25e00:	65 2f       	mov	r22, r21
   25e02:	54 2f       	mov	r21, r20
   25e04:	43 2f       	mov	r20, r19
   25e06:	32 2f       	mov	r19, r18
   25e08:	22 27       	eor	r18, r18
   25e0a:	b8 50       	subi	r27, 0x08	; 8
   25e0c:	31 f7       	brne	.-52     	; 0x25dda <__udivmod64+0xe>
   25e0e:	bf 91       	pop	r27
   25e10:	27 c0       	rjmp	.+78     	; 0x25e60 <__udivmod64+0x94>
   25e12:	1b 2e       	mov	r1, r27
   25e14:	bf 91       	pop	r27
   25e16:	bb 27       	eor	r27, r27
   25e18:	22 0f       	add	r18, r18
   25e1a:	33 1f       	adc	r19, r19
   25e1c:	44 1f       	adc	r20, r20
   25e1e:	55 1f       	adc	r21, r21
   25e20:	66 1f       	adc	r22, r22
   25e22:	77 1f       	adc	r23, r23
   25e24:	88 1f       	adc	r24, r24
   25e26:	99 1f       	adc	r25, r25
   25e28:	88 1c       	adc	r8, r8
   25e2a:	99 1c       	adc	r9, r9
   25e2c:	ee 1f       	adc	r30, r30
   25e2e:	ff 1f       	adc	r31, r31
   25e30:	cc 1f       	adc	r28, r28
   25e32:	dd 1f       	adc	r29, r29
   25e34:	aa 1f       	adc	r26, r26
   25e36:	bb 1f       	adc	r27, r27
   25e38:	8a 14       	cp	r8, r10
   25e3a:	9b 04       	cpc	r9, r11
   25e3c:	ec 05       	cpc	r30, r12
   25e3e:	fd 05       	cpc	r31, r13
   25e40:	ce 05       	cpc	r28, r14
   25e42:	df 05       	cpc	r29, r15
   25e44:	a0 07       	cpc	r26, r16
   25e46:	b1 07       	cpc	r27, r17
   25e48:	48 f0       	brcs	.+18     	; 0x25e5c <__udivmod64+0x90>
   25e4a:	8a 18       	sub	r8, r10
   25e4c:	9b 08       	sbc	r9, r11
   25e4e:	ec 09       	sbc	r30, r12
   25e50:	fd 09       	sbc	r31, r13
   25e52:	ce 09       	sbc	r28, r14
   25e54:	df 09       	sbc	r29, r15
   25e56:	a0 0b       	sbc	r26, r16
   25e58:	b1 0b       	sbc	r27, r17
   25e5a:	21 60       	ori	r18, 0x01	; 1
   25e5c:	1a 94       	dec	r1
   25e5e:	e1 f6       	brne	.-72     	; 0x25e18 <__udivmod64+0x4c>
   25e60:	2e f4       	brtc	.+10     	; 0x25e6c <__udivmod64+0xa0>
   25e62:	94 01       	movw	r18, r8
   25e64:	af 01       	movw	r20, r30
   25e66:	be 01       	movw	r22, r28
   25e68:	cd 01       	movw	r24, r26
   25e6a:	00 0c       	add	r0, r0
   25e6c:	08 95       	ret

00025e6e <__negdi2>:
   25e6e:	60 95       	com	r22
   25e70:	70 95       	com	r23
   25e72:	80 95       	com	r24
   25e74:	90 95       	com	r25
   25e76:	30 95       	com	r19
   25e78:	40 95       	com	r20
   25e7a:	50 95       	com	r21
   25e7c:	21 95       	neg	r18
   25e7e:	3f 4f       	sbci	r19, 0xFF	; 255
   25e80:	4f 4f       	sbci	r20, 0xFF	; 255
   25e82:	5f 4f       	sbci	r21, 0xFF	; 255
   25e84:	6f 4f       	sbci	r22, 0xFF	; 255
   25e86:	7f 4f       	sbci	r23, 0xFF	; 255
   25e88:	8f 4f       	sbci	r24, 0xFF	; 255
   25e8a:	9f 4f       	sbci	r25, 0xFF	; 255
   25e8c:	08 95       	ret

00025e8e <__prologue_saves__>:
   25e8e:	2f 92       	push	r2
   25e90:	3f 92       	push	r3
   25e92:	4f 92       	push	r4
   25e94:	5f 92       	push	r5
   25e96:	6f 92       	push	r6
   25e98:	7f 92       	push	r7
   25e9a:	8f 92       	push	r8
   25e9c:	9f 92       	push	r9
   25e9e:	af 92       	push	r10
   25ea0:	bf 92       	push	r11
   25ea2:	cf 92       	push	r12
   25ea4:	df 92       	push	r13
   25ea6:	ef 92       	push	r14
   25ea8:	ff 92       	push	r15
   25eaa:	0f 93       	push	r16
   25eac:	1f 93       	push	r17
   25eae:	cf 93       	push	r28
   25eb0:	df 93       	push	r29
   25eb2:	cd b7       	in	r28, 0x3d	; 61
   25eb4:	de b7       	in	r29, 0x3e	; 62
   25eb6:	ca 1b       	sub	r28, r26
   25eb8:	db 0b       	sbc	r29, r27
   25eba:	cd bf       	out	0x3d, r28	; 61
   25ebc:	de bf       	out	0x3e, r29	; 62
   25ebe:	19 94       	eijmp

00025ec0 <__epilogue_restores__>:
   25ec0:	2a 88       	ldd	r2, Y+18	; 0x12
   25ec2:	39 88       	ldd	r3, Y+17	; 0x11
   25ec4:	48 88       	ldd	r4, Y+16	; 0x10
   25ec6:	5f 84       	ldd	r5, Y+15	; 0x0f
   25ec8:	6e 84       	ldd	r6, Y+14	; 0x0e
   25eca:	7d 84       	ldd	r7, Y+13	; 0x0d
   25ecc:	8c 84       	ldd	r8, Y+12	; 0x0c
   25ece:	9b 84       	ldd	r9, Y+11	; 0x0b
   25ed0:	aa 84       	ldd	r10, Y+10	; 0x0a
   25ed2:	b9 84       	ldd	r11, Y+9	; 0x09
   25ed4:	c8 84       	ldd	r12, Y+8	; 0x08
   25ed6:	df 80       	ldd	r13, Y+7	; 0x07
   25ed8:	ee 80       	ldd	r14, Y+6	; 0x06
   25eda:	fd 80       	ldd	r15, Y+5	; 0x05
   25edc:	0c 81       	ldd	r16, Y+4	; 0x04
   25ede:	1b 81       	ldd	r17, Y+3	; 0x03
   25ee0:	aa 81       	ldd	r26, Y+2	; 0x02
   25ee2:	b9 81       	ldd	r27, Y+1	; 0x01
   25ee4:	ce 0f       	add	r28, r30
   25ee6:	d1 1d       	adc	r29, r1
   25ee8:	cd bf       	out	0x3d, r28	; 61
   25eea:	de bf       	out	0x3e, r29	; 62
   25eec:	ed 01       	movw	r28, r26
   25eee:	08 95       	ret

00025ef0 <__ashldi3>:
   25ef0:	0f 93       	push	r16
   25ef2:	08 30       	cpi	r16, 0x08	; 8
   25ef4:	90 f0       	brcs	.+36     	; 0x25f1a <__ashldi3+0x2a>
   25ef6:	98 2f       	mov	r25, r24
   25ef8:	87 2f       	mov	r24, r23
   25efa:	76 2f       	mov	r23, r22
   25efc:	65 2f       	mov	r22, r21
   25efe:	54 2f       	mov	r21, r20
   25f00:	43 2f       	mov	r20, r19
   25f02:	32 2f       	mov	r19, r18
   25f04:	22 27       	eor	r18, r18
   25f06:	08 50       	subi	r16, 0x08	; 8
   25f08:	f4 cf       	rjmp	.-24     	; 0x25ef2 <__ashldi3+0x2>
   25f0a:	22 0f       	add	r18, r18
   25f0c:	33 1f       	adc	r19, r19
   25f0e:	44 1f       	adc	r20, r20
   25f10:	55 1f       	adc	r21, r21
   25f12:	66 1f       	adc	r22, r22
   25f14:	77 1f       	adc	r23, r23
   25f16:	88 1f       	adc	r24, r24
   25f18:	99 1f       	adc	r25, r25
   25f1a:	0a 95       	dec	r16
   25f1c:	b2 f7       	brpl	.-20     	; 0x25f0a <__ashldi3+0x1a>
   25f1e:	0f 91       	pop	r16
   25f20:	08 95       	ret

00025f22 <__ashrdi3>:
   25f22:	97 fb       	bst	r25, 7
   25f24:	10 f8       	bld	r1, 0

00025f26 <__lshrdi3>:
   25f26:	16 94       	lsr	r1
   25f28:	00 08       	sbc	r0, r0
   25f2a:	0f 93       	push	r16
   25f2c:	08 30       	cpi	r16, 0x08	; 8
   25f2e:	98 f0       	brcs	.+38     	; 0x25f56 <__lshrdi3+0x30>
   25f30:	08 50       	subi	r16, 0x08	; 8
   25f32:	23 2f       	mov	r18, r19
   25f34:	34 2f       	mov	r19, r20
   25f36:	45 2f       	mov	r20, r21
   25f38:	56 2f       	mov	r21, r22
   25f3a:	67 2f       	mov	r22, r23
   25f3c:	78 2f       	mov	r23, r24
   25f3e:	89 2f       	mov	r24, r25
   25f40:	90 2d       	mov	r25, r0
   25f42:	f4 cf       	rjmp	.-24     	; 0x25f2c <__lshrdi3+0x6>
   25f44:	05 94       	asr	r0
   25f46:	97 95       	ror	r25
   25f48:	87 95       	ror	r24
   25f4a:	77 95       	ror	r23
   25f4c:	67 95       	ror	r22
   25f4e:	57 95       	ror	r21
   25f50:	47 95       	ror	r20
   25f52:	37 95       	ror	r19
   25f54:	27 95       	ror	r18
   25f56:	0a 95       	dec	r16
   25f58:	aa f7       	brpl	.-22     	; 0x25f44 <__lshrdi3+0x1e>
   25f5a:	0f 91       	pop	r16
   25f5c:	08 95       	ret

00025f5e <__adddi3>:
   25f5e:	2a 0d       	add	r18, r10
   25f60:	3b 1d       	adc	r19, r11
   25f62:	4c 1d       	adc	r20, r12
   25f64:	5d 1d       	adc	r21, r13
   25f66:	6e 1d       	adc	r22, r14
   25f68:	7f 1d       	adc	r23, r15
   25f6a:	80 1f       	adc	r24, r16
   25f6c:	91 1f       	adc	r25, r17
   25f6e:	08 95       	ret

00025f70 <__adddi3_s8>:
   25f70:	00 24       	eor	r0, r0
   25f72:	a7 fd       	sbrc	r26, 7
   25f74:	00 94       	com	r0
   25f76:	2a 0f       	add	r18, r26
   25f78:	30 1d       	adc	r19, r0
   25f7a:	40 1d       	adc	r20, r0
   25f7c:	50 1d       	adc	r21, r0
   25f7e:	60 1d       	adc	r22, r0
   25f80:	70 1d       	adc	r23, r0
   25f82:	80 1d       	adc	r24, r0
   25f84:	90 1d       	adc	r25, r0
   25f86:	08 95       	ret

00025f88 <__subdi3>:
   25f88:	2a 19       	sub	r18, r10
   25f8a:	3b 09       	sbc	r19, r11
   25f8c:	4c 09       	sbc	r20, r12
   25f8e:	5d 09       	sbc	r21, r13
   25f90:	6e 09       	sbc	r22, r14
   25f92:	7f 09       	sbc	r23, r15
   25f94:	80 0b       	sbc	r24, r16
   25f96:	91 0b       	sbc	r25, r17
   25f98:	08 95       	ret

00025f9a <__cmpdi2>:
   25f9a:	2a 15       	cp	r18, r10
   25f9c:	3b 05       	cpc	r19, r11
   25f9e:	4c 05       	cpc	r20, r12
   25fa0:	5d 05       	cpc	r21, r13
   25fa2:	6e 05       	cpc	r22, r14
   25fa4:	7f 05       	cpc	r23, r15
   25fa6:	80 07       	cpc	r24, r16
   25fa8:	91 07       	cpc	r25, r17
   25faa:	08 95       	ret

00025fac <__cmpdi2_s8>:
   25fac:	00 24       	eor	r0, r0
   25fae:	a7 fd       	sbrc	r26, 7
   25fb0:	00 94       	com	r0
   25fb2:	2a 17       	cp	r18, r26
   25fb4:	30 05       	cpc	r19, r0
   25fb6:	40 05       	cpc	r20, r0
   25fb8:	50 05       	cpc	r21, r0
   25fba:	60 05       	cpc	r22, r0
   25fbc:	70 05       	cpc	r23, r0
   25fbe:	80 05       	cpc	r24, r0
   25fc0:	90 05       	cpc	r25, r0
   25fc2:	08 95       	ret

00025fc4 <strtol>:
   25fc4:	3f 92       	push	r3
   25fc6:	4f 92       	push	r4
   25fc8:	5f 92       	push	r5
   25fca:	6f 92       	push	r6
   25fcc:	7f 92       	push	r7
   25fce:	8f 92       	push	r8
   25fd0:	9f 92       	push	r9
   25fd2:	af 92       	push	r10
   25fd4:	bf 92       	push	r11
   25fd6:	cf 92       	push	r12
   25fd8:	df 92       	push	r13
   25fda:	ef 92       	push	r14
   25fdc:	ff 92       	push	r15
   25fde:	0f 93       	push	r16
   25fe0:	1f 93       	push	r17
   25fe2:	cf 93       	push	r28
   25fe4:	df 93       	push	r29
   25fe6:	5c 01       	movw	r10, r24
   25fe8:	6b 01       	movw	r12, r22
   25fea:	7a 01       	movw	r14, r20
   25fec:	61 15       	cp	r22, r1
   25fee:	71 05       	cpc	r23, r1
   25ff0:	19 f0       	breq	.+6      	; 0x25ff8 <strtol+0x34>
   25ff2:	fb 01       	movw	r30, r22
   25ff4:	80 83       	st	Z, r24
   25ff6:	91 83       	std	Z+1, r25	; 0x01
   25ff8:	e1 14       	cp	r14, r1
   25ffa:	f1 04       	cpc	r15, r1
   25ffc:	29 f0       	breq	.+10     	; 0x26008 <strtol+0x44>
   25ffe:	c7 01       	movw	r24, r14
   26000:	02 97       	sbiw	r24, 0x02	; 2
   26002:	83 97       	sbiw	r24, 0x23	; 35
   26004:	08 f0       	brcs	.+2      	; 0x26008 <strtol+0x44>
   26006:	e2 c0       	rjmp	.+452    	; 0x261cc <strtol+0x208>
   26008:	e5 01       	movw	r28, r10
   2600a:	21 96       	adiw	r28, 0x01	; 1
   2600c:	f5 01       	movw	r30, r10
   2600e:	10 81       	ld	r17, Z
   26010:	81 2f       	mov	r24, r17
   26012:	90 e0       	ldi	r25, 0x00	; 0
   26014:	20 d2       	rcall	.+1088   	; 0x26456 <isspace>
   26016:	89 2b       	or	r24, r25
   26018:	11 f0       	breq	.+4      	; 0x2601e <strtol+0x5a>
   2601a:	5e 01       	movw	r10, r28
   2601c:	f5 cf       	rjmp	.-22     	; 0x26008 <strtol+0x44>
   2601e:	1d 32       	cpi	r17, 0x2D	; 45
   26020:	29 f4       	brne	.+10     	; 0x2602c <strtol+0x68>
   26022:	21 96       	adiw	r28, 0x01	; 1
   26024:	f5 01       	movw	r30, r10
   26026:	11 81       	ldd	r17, Z+1	; 0x01
   26028:	01 e0       	ldi	r16, 0x01	; 1
   2602a:	07 c0       	rjmp	.+14     	; 0x2603a <strtol+0x76>
   2602c:	1b 32       	cpi	r17, 0x2B	; 43
   2602e:	21 f4       	brne	.+8      	; 0x26038 <strtol+0x74>
   26030:	e5 01       	movw	r28, r10
   26032:	22 96       	adiw	r28, 0x02	; 2
   26034:	f5 01       	movw	r30, r10
   26036:	11 81       	ldd	r17, Z+1	; 0x01
   26038:	00 e0       	ldi	r16, 0x00	; 0
   2603a:	e1 14       	cp	r14, r1
   2603c:	f1 04       	cpc	r15, r1
   2603e:	09 f1       	breq	.+66     	; 0x26082 <strtol+0xbe>
   26040:	f0 e1       	ldi	r31, 0x10	; 16
   26042:	ef 16       	cp	r14, r31
   26044:	f1 04       	cpc	r15, r1
   26046:	29 f4       	brne	.+10     	; 0x26052 <strtol+0x8e>
   26048:	3e c0       	rjmp	.+124    	; 0x260c6 <strtol+0x102>
   2604a:	10 e3       	ldi	r17, 0x30	; 48
   2604c:	e1 14       	cp	r14, r1
   2604e:	f1 04       	cpc	r15, r1
   26050:	21 f1       	breq	.+72     	; 0x2609a <strtol+0xd6>
   26052:	28 e0       	ldi	r18, 0x08	; 8
   26054:	e2 16       	cp	r14, r18
   26056:	f1 04       	cpc	r15, r1
   26058:	01 f1       	breq	.+64     	; 0x2609a <strtol+0xd6>
   2605a:	54 f4       	brge	.+20     	; 0x26070 <strtol+0xac>
   2605c:	e2 e0       	ldi	r30, 0x02	; 2
   2605e:	ee 16       	cp	r14, r30
   26060:	f1 04       	cpc	r15, r1
   26062:	21 f5       	brne	.+72     	; 0x260ac <strtol+0xe8>
   26064:	81 2c       	mov	r8, r1
   26066:	91 2c       	mov	r9, r1
   26068:	a1 2c       	mov	r10, r1
   2606a:	b0 e4       	ldi	r27, 0x40	; 64
   2606c:	bb 2e       	mov	r11, r27
   2606e:	3d c0       	rjmp	.+122    	; 0x260ea <strtol+0x126>
   26070:	fa e0       	ldi	r31, 0x0A	; 10
   26072:	ef 16       	cp	r14, r31
   26074:	f1 04       	cpc	r15, r1
   26076:	39 f0       	breq	.+14     	; 0x26086 <strtol+0xc2>
   26078:	20 e1       	ldi	r18, 0x10	; 16
   2607a:	e2 16       	cp	r14, r18
   2607c:	f1 04       	cpc	r15, r1
   2607e:	b1 f4       	brne	.+44     	; 0x260ac <strtol+0xe8>
   26080:	2f c0       	rjmp	.+94     	; 0x260e0 <strtol+0x11c>
   26082:	10 33       	cpi	r17, 0x30	; 48
   26084:	11 f1       	breq	.+68     	; 0x260ca <strtol+0x106>
   26086:	fa e0       	ldi	r31, 0x0A	; 10
   26088:	ef 2e       	mov	r14, r31
   2608a:	f1 2c       	mov	r15, r1
   2608c:	ac ec       	ldi	r26, 0xCC	; 204
   2608e:	8a 2e       	mov	r8, r26
   26090:	98 2c       	mov	r9, r8
   26092:	a8 2c       	mov	r10, r8
   26094:	ac e0       	ldi	r26, 0x0C	; 12
   26096:	ba 2e       	mov	r11, r26
   26098:	28 c0       	rjmp	.+80     	; 0x260ea <strtol+0x126>
   2609a:	78 e0       	ldi	r23, 0x08	; 8
   2609c:	e7 2e       	mov	r14, r23
   2609e:	f1 2c       	mov	r15, r1
   260a0:	81 2c       	mov	r8, r1
   260a2:	91 2c       	mov	r9, r1
   260a4:	a1 2c       	mov	r10, r1
   260a6:	e0 e1       	ldi	r30, 0x10	; 16
   260a8:	be 2e       	mov	r11, r30
   260aa:	1f c0       	rjmp	.+62     	; 0x260ea <strtol+0x126>
   260ac:	60 e0       	ldi	r22, 0x00	; 0
   260ae:	70 e0       	ldi	r23, 0x00	; 0
   260b0:	80 e0       	ldi	r24, 0x00	; 0
   260b2:	90 e8       	ldi	r25, 0x80	; 128
   260b4:	97 01       	movw	r18, r14
   260b6:	0f 2c       	mov	r0, r15
   260b8:	00 0c       	add	r0, r0
   260ba:	44 0b       	sbc	r20, r20
   260bc:	55 0b       	sbc	r21, r21
   260be:	9e dd       	rcall	.-1220   	; 0x25bfc <__udivmodsi4>
   260c0:	49 01       	movw	r8, r18
   260c2:	5a 01       	movw	r10, r20
   260c4:	12 c0       	rjmp	.+36     	; 0x260ea <strtol+0x126>
   260c6:	10 33       	cpi	r17, 0x30	; 48
   260c8:	59 f4       	brne	.+22     	; 0x260e0 <strtol+0x11c>
   260ca:	88 81       	ld	r24, Y
   260cc:	8f 7d       	andi	r24, 0xDF	; 223
   260ce:	88 35       	cpi	r24, 0x58	; 88
   260d0:	09 f0       	breq	.+2      	; 0x260d4 <strtol+0x110>
   260d2:	bb cf       	rjmp	.-138    	; 0x2604a <strtol+0x86>
   260d4:	19 81       	ldd	r17, Y+1	; 0x01
   260d6:	22 96       	adiw	r28, 0x02	; 2
   260d8:	02 60       	ori	r16, 0x02	; 2
   260da:	80 e1       	ldi	r24, 0x10	; 16
   260dc:	e8 2e       	mov	r14, r24
   260de:	f1 2c       	mov	r15, r1
   260e0:	81 2c       	mov	r8, r1
   260e2:	91 2c       	mov	r9, r1
   260e4:	a1 2c       	mov	r10, r1
   260e6:	68 e0       	ldi	r22, 0x08	; 8
   260e8:	b6 2e       	mov	r11, r22
   260ea:	40 e0       	ldi	r20, 0x00	; 0
   260ec:	60 e0       	ldi	r22, 0x00	; 0
   260ee:	70 e0       	ldi	r23, 0x00	; 0
   260f0:	cb 01       	movw	r24, r22
   260f2:	27 01       	movw	r4, r14
   260f4:	0f 2c       	mov	r0, r15
   260f6:	00 0c       	add	r0, r0
   260f8:	66 08       	sbc	r6, r6
   260fa:	77 08       	sbc	r7, r7
   260fc:	fe 01       	movw	r30, r28
   260fe:	50 ed       	ldi	r21, 0xD0	; 208
   26100:	35 2e       	mov	r3, r21
   26102:	31 0e       	add	r3, r17
   26104:	29 e0       	ldi	r18, 0x09	; 9
   26106:	23 15       	cp	r18, r3
   26108:	70 f4       	brcc	.+28     	; 0x26126 <strtol+0x162>
   2610a:	2f eb       	ldi	r18, 0xBF	; 191
   2610c:	21 0f       	add	r18, r17
   2610e:	2a 31       	cpi	r18, 0x1A	; 26
   26110:	18 f4       	brcc	.+6      	; 0x26118 <strtol+0x154>
   26112:	39 ec       	ldi	r19, 0xC9	; 201
   26114:	33 2e       	mov	r3, r19
   26116:	06 c0       	rjmp	.+12     	; 0x26124 <strtol+0x160>
   26118:	2f e9       	ldi	r18, 0x9F	; 159
   2611a:	21 0f       	add	r18, r17
   2611c:	2a 31       	cpi	r18, 0x1A	; 26
   2611e:	10 f5       	brcc	.+68     	; 0x26164 <strtol+0x1a0>
   26120:	29 ea       	ldi	r18, 0xA9	; 169
   26122:	32 2e       	mov	r3, r18
   26124:	31 0e       	add	r3, r17
   26126:	23 2d       	mov	r18, r3
   26128:	30 e0       	ldi	r19, 0x00	; 0
   2612a:	2e 15       	cp	r18, r14
   2612c:	3f 05       	cpc	r19, r15
   2612e:	d4 f4       	brge	.+52     	; 0x26164 <strtol+0x1a0>
   26130:	47 fd       	sbrc	r20, 7
   26132:	15 c0       	rjmp	.+42     	; 0x2615e <strtol+0x19a>
   26134:	86 16       	cp	r8, r22
   26136:	97 06       	cpc	r9, r23
   26138:	a8 06       	cpc	r10, r24
   2613a:	b9 06       	cpc	r11, r25
   2613c:	68 f0       	brcs	.+26     	; 0x26158 <strtol+0x194>
   2613e:	a3 01       	movw	r20, r6
   26140:	92 01       	movw	r18, r4
   26142:	26 dd       	rcall	.-1460   	; 0x25b90 <__mulsi3>
   26144:	63 0d       	add	r22, r3
   26146:	71 1d       	adc	r23, r1
   26148:	81 1d       	adc	r24, r1
   2614a:	91 1d       	adc	r25, r1
   2614c:	61 30       	cpi	r22, 0x01	; 1
   2614e:	71 05       	cpc	r23, r1
   26150:	81 05       	cpc	r24, r1
   26152:	20 e8       	ldi	r18, 0x80	; 128
   26154:	92 07       	cpc	r25, r18
   26156:	10 f0       	brcs	.+4      	; 0x2615c <strtol+0x198>
   26158:	4f ef       	ldi	r20, 0xFF	; 255
   2615a:	01 c0       	rjmp	.+2      	; 0x2615e <strtol+0x19a>
   2615c:	41 e0       	ldi	r20, 0x01	; 1
   2615e:	21 96       	adiw	r28, 0x01	; 1
   26160:	10 81       	ld	r17, Z
   26162:	cc cf       	rjmp	.-104    	; 0x260fc <strtol+0x138>
   26164:	20 2f       	mov	r18, r16
   26166:	21 70       	andi	r18, 0x01	; 1
   26168:	c1 14       	cp	r12, r1
   2616a:	d1 04       	cpc	r13, r1
   2616c:	71 f0       	breq	.+28     	; 0x2618a <strtol+0x1c6>
   2616e:	44 23       	and	r20, r20
   26170:	29 f0       	breq	.+10     	; 0x2617c <strtol+0x1b8>
   26172:	21 97       	sbiw	r28, 0x01	; 1
   26174:	f6 01       	movw	r30, r12
   26176:	c0 83       	st	Z, r28
   26178:	d1 83       	std	Z+1, r29	; 0x01
   2617a:	07 c0       	rjmp	.+14     	; 0x2618a <strtol+0x1c6>
   2617c:	01 ff       	sbrs	r16, 1
   2617e:	19 c0       	rjmp	.+50     	; 0x261b2 <strtol+0x1ee>
   26180:	22 97       	sbiw	r28, 0x02	; 2
   26182:	f6 01       	movw	r30, r12
   26184:	c0 83       	st	Z, r28
   26186:	d1 83       	std	Z+1, r29	; 0x01
   26188:	14 c0       	rjmp	.+40     	; 0x261b2 <strtol+0x1ee>
   2618a:	47 ff       	sbrs	r20, 7
   2618c:	12 c0       	rjmp	.+36     	; 0x261b2 <strtol+0x1ee>
   2618e:	22 23       	and	r18, r18
   26190:	29 f0       	breq	.+10     	; 0x2619c <strtol+0x1d8>
   26192:	60 e0       	ldi	r22, 0x00	; 0
   26194:	70 e0       	ldi	r23, 0x00	; 0
   26196:	80 e0       	ldi	r24, 0x00	; 0
   26198:	90 e8       	ldi	r25, 0x80	; 128
   2619a:	04 c0       	rjmp	.+8      	; 0x261a4 <strtol+0x1e0>
   2619c:	6f ef       	ldi	r22, 0xFF	; 255
   2619e:	7f ef       	ldi	r23, 0xFF	; 255
   261a0:	8f ef       	ldi	r24, 0xFF	; 255
   261a2:	9f e7       	ldi	r25, 0x7F	; 127
   261a4:	22 e2       	ldi	r18, 0x22	; 34
   261a6:	30 e0       	ldi	r19, 0x00	; 0
   261a8:	20 93 73 31 	sts	0x3173, r18	; 0x803173 <errno>
   261ac:	30 93 74 31 	sts	0x3174, r19	; 0x803174 <errno+0x1>
   261b0:	09 c0       	rjmp	.+18     	; 0x261c4 <strtol+0x200>
   261b2:	22 23       	and	r18, r18
   261b4:	81 f0       	breq	.+32     	; 0x261d6 <strtol+0x212>
   261b6:	90 95       	com	r25
   261b8:	80 95       	com	r24
   261ba:	70 95       	com	r23
   261bc:	61 95       	neg	r22
   261be:	7f 4f       	sbci	r23, 0xFF	; 255
   261c0:	8f 4f       	sbci	r24, 0xFF	; 255
   261c2:	9f 4f       	sbci	r25, 0xFF	; 255
   261c4:	46 2f       	mov	r20, r22
   261c6:	37 2f       	mov	r19, r23
   261c8:	28 2f       	mov	r18, r24
   261ca:	12 c0       	rjmp	.+36     	; 0x261f0 <strtol+0x22c>
   261cc:	40 e0       	ldi	r20, 0x00	; 0
   261ce:	30 e0       	ldi	r19, 0x00	; 0
   261d0:	20 e0       	ldi	r18, 0x00	; 0
   261d2:	90 e0       	ldi	r25, 0x00	; 0
   261d4:	0d c0       	rjmp	.+26     	; 0x261f0 <strtol+0x22c>
   261d6:	97 ff       	sbrs	r25, 7
   261d8:	f5 cf       	rjmp	.-22     	; 0x261c4 <strtol+0x200>
   261da:	82 e2       	ldi	r24, 0x22	; 34
   261dc:	90 e0       	ldi	r25, 0x00	; 0
   261de:	80 93 73 31 	sts	0x3173, r24	; 0x803173 <errno>
   261e2:	90 93 74 31 	sts	0x3174, r25	; 0x803174 <errno+0x1>
   261e6:	6f ef       	ldi	r22, 0xFF	; 255
   261e8:	7f ef       	ldi	r23, 0xFF	; 255
   261ea:	8f ef       	ldi	r24, 0xFF	; 255
   261ec:	9f e7       	ldi	r25, 0x7F	; 127
   261ee:	ea cf       	rjmp	.-44     	; 0x261c4 <strtol+0x200>
   261f0:	64 2f       	mov	r22, r20
   261f2:	73 2f       	mov	r23, r19
   261f4:	82 2f       	mov	r24, r18
   261f6:	df 91       	pop	r29
   261f8:	cf 91       	pop	r28
   261fa:	1f 91       	pop	r17
   261fc:	0f 91       	pop	r16
   261fe:	ff 90       	pop	r15
   26200:	ef 90       	pop	r14
   26202:	df 90       	pop	r13
   26204:	cf 90       	pop	r12
   26206:	bf 90       	pop	r11
   26208:	af 90       	pop	r10
   2620a:	9f 90       	pop	r9
   2620c:	8f 90       	pop	r8
   2620e:	7f 90       	pop	r7
   26210:	6f 90       	pop	r6
   26212:	5f 90       	pop	r5
   26214:	4f 90       	pop	r4
   26216:	3f 90       	pop	r3
   26218:	08 95       	ret

0002621a <atof>:
   2621a:	66 27       	eor	r22, r22
   2621c:	77 27       	eor	r23, r23
   2621e:	34 c7       	rjmp	.+3688   	; 0x27088 <strtod>

00026220 <atoi>:
   26220:	fc 01       	movw	r30, r24
   26222:	88 27       	eor	r24, r24
   26224:	99 27       	eor	r25, r25
   26226:	e8 94       	clt
   26228:	21 91       	ld	r18, Z+
   2622a:	20 32       	cpi	r18, 0x20	; 32
   2622c:	e9 f3       	breq	.-6      	; 0x26228 <atoi+0x8>
   2622e:	29 30       	cpi	r18, 0x09	; 9
   26230:	10 f0       	brcs	.+4      	; 0x26236 <atoi+0x16>
   26232:	2e 30       	cpi	r18, 0x0E	; 14
   26234:	c8 f3       	brcs	.-14     	; 0x26228 <atoi+0x8>
   26236:	2b 32       	cpi	r18, 0x2B	; 43
   26238:	39 f0       	breq	.+14     	; 0x26248 <atoi+0x28>
   2623a:	2d 32       	cpi	r18, 0x2D	; 45
   2623c:	31 f4       	brne	.+12     	; 0x2624a <atoi+0x2a>
   2623e:	68 94       	set
   26240:	03 c0       	rjmp	.+6      	; 0x26248 <atoi+0x28>
   26242:	bd d1       	rcall	.+890    	; 0x265be <__mulhi_const_10>
   26244:	82 0f       	add	r24, r18
   26246:	91 1d       	adc	r25, r1
   26248:	21 91       	ld	r18, Z+
   2624a:	20 53       	subi	r18, 0x30	; 48
   2624c:	2a 30       	cpi	r18, 0x0A	; 10
   2624e:	c8 f3       	brcs	.-14     	; 0x26242 <atoi+0x22>
   26250:	1e f4       	brtc	.+6      	; 0x26258 <atoi+0x38>
   26252:	90 95       	com	r25
   26254:	81 95       	neg	r24
   26256:	9f 4f       	sbci	r25, 0xFF	; 255
   26258:	08 95       	ret

0002625a <atol>:
   2625a:	1f 93       	push	r17
   2625c:	fc 01       	movw	r30, r24
   2625e:	99 27       	eor	r25, r25
   26260:	88 27       	eor	r24, r24
   26262:	bc 01       	movw	r22, r24
   26264:	e8 94       	clt
   26266:	11 91       	ld	r17, Z+
   26268:	10 32       	cpi	r17, 0x20	; 32
   2626a:	e9 f3       	breq	.-6      	; 0x26266 <atol+0xc>
   2626c:	19 30       	cpi	r17, 0x09	; 9
   2626e:	10 f0       	brcs	.+4      	; 0x26274 <atol+0x1a>
   26270:	1e 30       	cpi	r17, 0x0E	; 14
   26272:	c8 f3       	brcs	.-14     	; 0x26266 <atol+0xc>
   26274:	1b 32       	cpi	r17, 0x2B	; 43
   26276:	49 f0       	breq	.+18     	; 0x2628a <atol+0x30>
   26278:	1d 32       	cpi	r17, 0x2D	; 45
   2627a:	41 f4       	brne	.+16     	; 0x2628c <atol+0x32>
   2627c:	68 94       	set
   2627e:	05 c0       	rjmp	.+10     	; 0x2628a <atol+0x30>
   26280:	89 d1       	rcall	.+786    	; 0x26594 <__mulsi_const_10>
   26282:	61 0f       	add	r22, r17
   26284:	71 1d       	adc	r23, r1
   26286:	81 1d       	adc	r24, r1
   26288:	91 1d       	adc	r25, r1
   2628a:	11 91       	ld	r17, Z+
   2628c:	10 53       	subi	r17, 0x30	; 48
   2628e:	1a 30       	cpi	r17, 0x0A	; 10
   26290:	b8 f3       	brcs	.-18     	; 0x26280 <atol+0x26>
   26292:	3e f4       	brtc	.+14     	; 0x262a2 <atol+0x48>
   26294:	90 95       	com	r25
   26296:	80 95       	com	r24
   26298:	70 95       	com	r23
   2629a:	61 95       	neg	r22
   2629c:	7f 4f       	sbci	r23, 0xFF	; 255
   2629e:	8f 4f       	sbci	r24, 0xFF	; 255
   262a0:	9f 4f       	sbci	r25, 0xFF	; 255
   262a2:	1f 91       	pop	r17
   262a4:	08 95       	ret

000262a6 <__ftoa_engine>:
   262a6:	28 30       	cpi	r18, 0x08	; 8
   262a8:	08 f0       	brcs	.+2      	; 0x262ac <__ftoa_engine+0x6>
   262aa:	27 e0       	ldi	r18, 0x07	; 7
   262ac:	33 27       	eor	r19, r19
   262ae:	da 01       	movw	r26, r20
   262b0:	99 0f       	add	r25, r25
   262b2:	31 1d       	adc	r19, r1
   262b4:	87 fd       	sbrc	r24, 7
   262b6:	91 60       	ori	r25, 0x01	; 1
   262b8:	00 96       	adiw	r24, 0x00	; 0
   262ba:	61 05       	cpc	r22, r1
   262bc:	71 05       	cpc	r23, r1
   262be:	39 f4       	brne	.+14     	; 0x262ce <__ftoa_engine+0x28>
   262c0:	32 60       	ori	r19, 0x02	; 2
   262c2:	2e 5f       	subi	r18, 0xFE	; 254
   262c4:	3d 93       	st	X+, r19
   262c6:	30 e3       	ldi	r19, 0x30	; 48
   262c8:	2a 95       	dec	r18
   262ca:	e1 f7       	brne	.-8      	; 0x262c4 <__ftoa_engine+0x1e>
   262cc:	08 95       	ret
   262ce:	9f 3f       	cpi	r25, 0xFF	; 255
   262d0:	30 f0       	brcs	.+12     	; 0x262de <__ftoa_engine+0x38>
   262d2:	80 38       	cpi	r24, 0x80	; 128
   262d4:	71 05       	cpc	r23, r1
   262d6:	61 05       	cpc	r22, r1
   262d8:	09 f0       	breq	.+2      	; 0x262dc <__ftoa_engine+0x36>
   262da:	3c 5f       	subi	r19, 0xFC	; 252
   262dc:	3c 5f       	subi	r19, 0xFC	; 252
   262de:	3d 93       	st	X+, r19
   262e0:	91 30       	cpi	r25, 0x01	; 1
   262e2:	08 f0       	brcs	.+2      	; 0x262e6 <__ftoa_engine+0x40>
   262e4:	80 68       	ori	r24, 0x80	; 128
   262e6:	91 1d       	adc	r25, r1
   262e8:	df 93       	push	r29
   262ea:	cf 93       	push	r28
   262ec:	1f 93       	push	r17
   262ee:	0f 93       	push	r16
   262f0:	ff 92       	push	r15
   262f2:	ef 92       	push	r14
   262f4:	19 2f       	mov	r17, r25
   262f6:	98 7f       	andi	r25, 0xF8	; 248
   262f8:	96 95       	lsr	r25
   262fa:	e9 2f       	mov	r30, r25
   262fc:	96 95       	lsr	r25
   262fe:	96 95       	lsr	r25
   26300:	e9 0f       	add	r30, r25
   26302:	ff 27       	eor	r31, r31
   26304:	ec 57       	subi	r30, 0x7C	; 124
   26306:	fc 4f       	sbci	r31, 0xFC	; 252
   26308:	99 27       	eor	r25, r25
   2630a:	33 27       	eor	r19, r19
   2630c:	ee 24       	eor	r14, r14
   2630e:	ff 24       	eor	r15, r15
   26310:	a7 01       	movw	r20, r14
   26312:	e7 01       	movw	r28, r14
   26314:	05 90       	lpm	r0, Z+
   26316:	08 94       	sec
   26318:	07 94       	ror	r0
   2631a:	28 f4       	brcc	.+10     	; 0x26326 <__ftoa_engine+0x80>
   2631c:	36 0f       	add	r19, r22
   2631e:	e7 1e       	adc	r14, r23
   26320:	f8 1e       	adc	r15, r24
   26322:	49 1f       	adc	r20, r25
   26324:	51 1d       	adc	r21, r1
   26326:	66 0f       	add	r22, r22
   26328:	77 1f       	adc	r23, r23
   2632a:	88 1f       	adc	r24, r24
   2632c:	99 1f       	adc	r25, r25
   2632e:	06 94       	lsr	r0
   26330:	a1 f7       	brne	.-24     	; 0x2631a <__ftoa_engine+0x74>
   26332:	05 90       	lpm	r0, Z+
   26334:	07 94       	ror	r0
   26336:	28 f4       	brcc	.+10     	; 0x26342 <__ftoa_engine+0x9c>
   26338:	e7 0e       	add	r14, r23
   2633a:	f8 1e       	adc	r15, r24
   2633c:	49 1f       	adc	r20, r25
   2633e:	56 1f       	adc	r21, r22
   26340:	c1 1d       	adc	r28, r1
   26342:	77 0f       	add	r23, r23
   26344:	88 1f       	adc	r24, r24
   26346:	99 1f       	adc	r25, r25
   26348:	66 1f       	adc	r22, r22
   2634a:	06 94       	lsr	r0
   2634c:	a1 f7       	brne	.-24     	; 0x26336 <__ftoa_engine+0x90>
   2634e:	05 90       	lpm	r0, Z+
   26350:	07 94       	ror	r0
   26352:	28 f4       	brcc	.+10     	; 0x2635e <__ftoa_engine+0xb8>
   26354:	f8 0e       	add	r15, r24
   26356:	49 1f       	adc	r20, r25
   26358:	56 1f       	adc	r21, r22
   2635a:	c7 1f       	adc	r28, r23
   2635c:	d1 1d       	adc	r29, r1
   2635e:	88 0f       	add	r24, r24
   26360:	99 1f       	adc	r25, r25
   26362:	66 1f       	adc	r22, r22
   26364:	77 1f       	adc	r23, r23
   26366:	06 94       	lsr	r0
   26368:	a1 f7       	brne	.-24     	; 0x26352 <__ftoa_engine+0xac>
   2636a:	05 90       	lpm	r0, Z+
   2636c:	07 94       	ror	r0
   2636e:	20 f4       	brcc	.+8      	; 0x26378 <__ftoa_engine+0xd2>
   26370:	49 0f       	add	r20, r25
   26372:	56 1f       	adc	r21, r22
   26374:	c7 1f       	adc	r28, r23
   26376:	d8 1f       	adc	r29, r24
   26378:	99 0f       	add	r25, r25
   2637a:	66 1f       	adc	r22, r22
   2637c:	77 1f       	adc	r23, r23
   2637e:	88 1f       	adc	r24, r24
   26380:	06 94       	lsr	r0
   26382:	a9 f7       	brne	.-22     	; 0x2636e <__ftoa_engine+0xc8>
   26384:	84 91       	lpm	r24, Z
   26386:	10 95       	com	r17
   26388:	17 70       	andi	r17, 0x07	; 7
   2638a:	41 f0       	breq	.+16     	; 0x2639c <__ftoa_engine+0xf6>
   2638c:	d6 95       	lsr	r29
   2638e:	c7 95       	ror	r28
   26390:	57 95       	ror	r21
   26392:	47 95       	ror	r20
   26394:	f7 94       	ror	r15
   26396:	e7 94       	ror	r14
   26398:	1a 95       	dec	r17
   2639a:	c1 f7       	brne	.-16     	; 0x2638c <__ftoa_engine+0xe6>
   2639c:	ea e2       	ldi	r30, 0x2A	; 42
   2639e:	f3 e0       	ldi	r31, 0x03	; 3
   263a0:	68 94       	set
   263a2:	15 90       	lpm	r1, Z+
   263a4:	15 91       	lpm	r17, Z+
   263a6:	35 91       	lpm	r19, Z+
   263a8:	65 91       	lpm	r22, Z+
   263aa:	95 91       	lpm	r25, Z+
   263ac:	05 90       	lpm	r0, Z+
   263ae:	7f e2       	ldi	r23, 0x2F	; 47
   263b0:	73 95       	inc	r23
   263b2:	e1 18       	sub	r14, r1
   263b4:	f1 0a       	sbc	r15, r17
   263b6:	43 0b       	sbc	r20, r19
   263b8:	56 0b       	sbc	r21, r22
   263ba:	c9 0b       	sbc	r28, r25
   263bc:	d0 09       	sbc	r29, r0
   263be:	c0 f7       	brcc	.-16     	; 0x263b0 <__ftoa_engine+0x10a>
   263c0:	e1 0c       	add	r14, r1
   263c2:	f1 1e       	adc	r15, r17
   263c4:	43 1f       	adc	r20, r19
   263c6:	56 1f       	adc	r21, r22
   263c8:	c9 1f       	adc	r28, r25
   263ca:	d0 1d       	adc	r29, r0
   263cc:	7e f4       	brtc	.+30     	; 0x263ec <__ftoa_engine+0x146>
   263ce:	70 33       	cpi	r23, 0x30	; 48
   263d0:	11 f4       	brne	.+4      	; 0x263d6 <__ftoa_engine+0x130>
   263d2:	8a 95       	dec	r24
   263d4:	e6 cf       	rjmp	.-52     	; 0x263a2 <__ftoa_engine+0xfc>
   263d6:	e8 94       	clt
   263d8:	01 50       	subi	r16, 0x01	; 1
   263da:	30 f0       	brcs	.+12     	; 0x263e8 <__ftoa_engine+0x142>
   263dc:	08 0f       	add	r16, r24
   263de:	0a f4       	brpl	.+2      	; 0x263e2 <__ftoa_engine+0x13c>
   263e0:	00 27       	eor	r16, r16
   263e2:	02 17       	cp	r16, r18
   263e4:	08 f4       	brcc	.+2      	; 0x263e8 <__ftoa_engine+0x142>
   263e6:	20 2f       	mov	r18, r16
   263e8:	23 95       	inc	r18
   263ea:	02 2f       	mov	r16, r18
   263ec:	7a 33       	cpi	r23, 0x3A	; 58
   263ee:	28 f0       	brcs	.+10     	; 0x263fa <__ftoa_engine+0x154>
   263f0:	79 e3       	ldi	r23, 0x39	; 57
   263f2:	7d 93       	st	X+, r23
   263f4:	2a 95       	dec	r18
   263f6:	e9 f7       	brne	.-6      	; 0x263f2 <__ftoa_engine+0x14c>
   263f8:	10 c0       	rjmp	.+32     	; 0x2641a <__ftoa_engine+0x174>
   263fa:	7d 93       	st	X+, r23
   263fc:	2a 95       	dec	r18
   263fe:	89 f6       	brne	.-94     	; 0x263a2 <__ftoa_engine+0xfc>
   26400:	06 94       	lsr	r0
   26402:	97 95       	ror	r25
   26404:	67 95       	ror	r22
   26406:	37 95       	ror	r19
   26408:	17 95       	ror	r17
   2640a:	17 94       	ror	r1
   2640c:	e1 18       	sub	r14, r1
   2640e:	f1 0a       	sbc	r15, r17
   26410:	43 0b       	sbc	r20, r19
   26412:	56 0b       	sbc	r21, r22
   26414:	c9 0b       	sbc	r28, r25
   26416:	d0 09       	sbc	r29, r0
   26418:	98 f0       	brcs	.+38     	; 0x26440 <__ftoa_engine+0x19a>
   2641a:	23 95       	inc	r18
   2641c:	7e 91       	ld	r23, -X
   2641e:	73 95       	inc	r23
   26420:	7a 33       	cpi	r23, 0x3A	; 58
   26422:	08 f0       	brcs	.+2      	; 0x26426 <__ftoa_engine+0x180>
   26424:	70 e3       	ldi	r23, 0x30	; 48
   26426:	7c 93       	st	X, r23
   26428:	20 13       	cpse	r18, r16
   2642a:	b8 f7       	brcc	.-18     	; 0x2641a <__ftoa_engine+0x174>
   2642c:	7e 91       	ld	r23, -X
   2642e:	70 61       	ori	r23, 0x10	; 16
   26430:	7d 93       	st	X+, r23
   26432:	30 f0       	brcs	.+12     	; 0x26440 <__ftoa_engine+0x19a>
   26434:	83 95       	inc	r24
   26436:	71 e3       	ldi	r23, 0x31	; 49
   26438:	7d 93       	st	X+, r23
   2643a:	70 e3       	ldi	r23, 0x30	; 48
   2643c:	2a 95       	dec	r18
   2643e:	e1 f7       	brne	.-8      	; 0x26438 <__ftoa_engine+0x192>
   26440:	11 24       	eor	r1, r1
   26442:	ef 90       	pop	r14
   26444:	ff 90       	pop	r15
   26446:	0f 91       	pop	r16
   26448:	1f 91       	pop	r17
   2644a:	cf 91       	pop	r28
   2644c:	df 91       	pop	r29
   2644e:	99 27       	eor	r25, r25
   26450:	87 fd       	sbrc	r24, 7
   26452:	90 95       	com	r25
   26454:	08 95       	ret

00026456 <isspace>:
   26456:	91 11       	cpse	r25, r1
   26458:	6f c7       	rjmp	.+3806   	; 0x27338 <__ctype_isfalse>
   2645a:	80 32       	cpi	r24, 0x20	; 32
   2645c:	19 f0       	breq	.+6      	; 0x26464 <isspace+0xe>
   2645e:	89 50       	subi	r24, 0x09	; 9
   26460:	85 50       	subi	r24, 0x05	; 5
   26462:	d0 f7       	brcc	.-12     	; 0x26458 <isspace+0x2>
   26464:	08 95       	ret

00026466 <strcpy_P>:
   26466:	fb 01       	movw	r30, r22
   26468:	dc 01       	movw	r26, r24
   2646a:	05 90       	lpm	r0, Z+
   2646c:	0d 92       	st	X+, r0
   2646e:	00 20       	and	r0, r0
   26470:	e1 f7       	brne	.-8      	; 0x2646a <strcpy_P+0x4>
   26472:	08 95       	ret

00026474 <__strlen_P>:
   26474:	fc 01       	movw	r30, r24
   26476:	05 90       	lpm	r0, Z+
   26478:	00 20       	and	r0, r0
   2647a:	e9 f7       	brne	.-6      	; 0x26476 <__strlen_P+0x2>
   2647c:	80 95       	com	r24
   2647e:	90 95       	com	r25
   26480:	8e 0f       	add	r24, r30
   26482:	9f 1f       	adc	r25, r31
   26484:	08 95       	ret

00026486 <strncasecmp_P>:
   26486:	fb 01       	movw	r30, r22
   26488:	dc 01       	movw	r26, r24
   2648a:	41 50       	subi	r20, 0x01	; 1
   2648c:	50 40       	sbci	r21, 0x00	; 0
   2648e:	88 f0       	brcs	.+34     	; 0x264b2 <strncasecmp_P+0x2c>
   26490:	8d 91       	ld	r24, X+
   26492:	81 34       	cpi	r24, 0x41	; 65
   26494:	1c f0       	brlt	.+6      	; 0x2649c <strncasecmp_P+0x16>
   26496:	8b 35       	cpi	r24, 0x5B	; 91
   26498:	0c f4       	brge	.+2      	; 0x2649c <strncasecmp_P+0x16>
   2649a:	80 5e       	subi	r24, 0xE0	; 224
   2649c:	65 91       	lpm	r22, Z+
   2649e:	61 34       	cpi	r22, 0x41	; 65
   264a0:	1c f0       	brlt	.+6      	; 0x264a8 <strncasecmp_P+0x22>
   264a2:	6b 35       	cpi	r22, 0x5B	; 91
   264a4:	0c f4       	brge	.+2      	; 0x264a8 <strncasecmp_P+0x22>
   264a6:	60 5e       	subi	r22, 0xE0	; 224
   264a8:	86 1b       	sub	r24, r22
   264aa:	61 11       	cpse	r22, r1
   264ac:	71 f3       	breq	.-36     	; 0x2648a <strncasecmp_P+0x4>
   264ae:	99 0b       	sbc	r25, r25
   264b0:	08 95       	ret
   264b2:	88 1b       	sub	r24, r24
   264b4:	fc cf       	rjmp	.-8      	; 0x264ae <strncasecmp_P+0x28>

000264b6 <strncmp_P>:
   264b6:	fb 01       	movw	r30, r22
   264b8:	dc 01       	movw	r26, r24
   264ba:	41 50       	subi	r20, 0x01	; 1
   264bc:	50 40       	sbci	r21, 0x00	; 0
   264be:	30 f0       	brcs	.+12     	; 0x264cc <strncmp_P+0x16>
   264c0:	8d 91       	ld	r24, X+
   264c2:	05 90       	lpm	r0, Z+
   264c4:	80 19       	sub	r24, r0
   264c6:	19 f4       	brne	.+6      	; 0x264ce <strncmp_P+0x18>
   264c8:	00 20       	and	r0, r0
   264ca:	b9 f7       	brne	.-18     	; 0x264ba <strncmp_P+0x4>
   264cc:	88 1b       	sub	r24, r24
   264ce:	99 0b       	sbc	r25, r25
   264d0:	08 95       	ret

000264d2 <strnlen_P>:
   264d2:	fc 01       	movw	r30, r24
   264d4:	05 90       	lpm	r0, Z+
   264d6:	61 50       	subi	r22, 0x01	; 1
   264d8:	70 40       	sbci	r23, 0x00	; 0
   264da:	01 10       	cpse	r0, r1
   264dc:	d8 f7       	brcc	.-10     	; 0x264d4 <strnlen_P+0x2>
   264de:	80 95       	com	r24
   264e0:	90 95       	com	r25
   264e2:	8e 0f       	add	r24, r30
   264e4:	9f 1f       	adc	r25, r31
   264e6:	08 95       	ret

000264e8 <strstr_P>:
   264e8:	fb 01       	movw	r30, r22
   264ea:	55 91       	lpm	r21, Z+
   264ec:	55 23       	and	r21, r21
   264ee:	a9 f0       	breq	.+42     	; 0x2651a <strstr_P+0x32>
   264f0:	bf 01       	movw	r22, r30
   264f2:	dc 01       	movw	r26, r24
   264f4:	4d 91       	ld	r20, X+
   264f6:	45 17       	cp	r20, r21
   264f8:	41 11       	cpse	r20, r1
   264fa:	e1 f7       	brne	.-8      	; 0x264f4 <strstr_P+0xc>
   264fc:	59 f4       	brne	.+22     	; 0x26514 <strstr_P+0x2c>
   264fe:	cd 01       	movw	r24, r26
   26500:	05 90       	lpm	r0, Z+
   26502:	00 20       	and	r0, r0
   26504:	49 f0       	breq	.+18     	; 0x26518 <strstr_P+0x30>
   26506:	4d 91       	ld	r20, X+
   26508:	40 15       	cp	r20, r0
   2650a:	41 11       	cpse	r20, r1
   2650c:	c9 f3       	breq	.-14     	; 0x26500 <strstr_P+0x18>
   2650e:	fb 01       	movw	r30, r22
   26510:	41 11       	cpse	r20, r1
   26512:	ef cf       	rjmp	.-34     	; 0x264f2 <strstr_P+0xa>
   26514:	81 e0       	ldi	r24, 0x01	; 1
   26516:	90 e0       	ldi	r25, 0x00	; 0
   26518:	01 97       	sbiw	r24, 0x01	; 1
   2651a:	08 95       	ret

0002651c <memchr>:
   2651c:	fc 01       	movw	r30, r24
   2651e:	41 50       	subi	r20, 0x01	; 1
   26520:	50 40       	sbci	r21, 0x00	; 0
   26522:	30 f0       	brcs	.+12     	; 0x26530 <memchr+0x14>
   26524:	01 90       	ld	r0, Z+
   26526:	06 16       	cp	r0, r22
   26528:	d1 f7       	brne	.-12     	; 0x2651e <memchr+0x2>
   2652a:	31 97       	sbiw	r30, 0x01	; 1
   2652c:	cf 01       	movw	r24, r30
   2652e:	08 95       	ret
   26530:	88 27       	eor	r24, r24
   26532:	99 27       	eor	r25, r25
   26534:	08 95       	ret

00026536 <memcpy>:
   26536:	fb 01       	movw	r30, r22
   26538:	dc 01       	movw	r26, r24
   2653a:	02 c0       	rjmp	.+4      	; 0x26540 <memcpy+0xa>
   2653c:	01 90       	ld	r0, Z+
   2653e:	0d 92       	st	X+, r0
   26540:	41 50       	subi	r20, 0x01	; 1
   26542:	50 40       	sbci	r21, 0x00	; 0
   26544:	d8 f7       	brcc	.-10     	; 0x2653c <memcpy+0x6>
   26546:	08 95       	ret

00026548 <memset>:
   26548:	dc 01       	movw	r26, r24
   2654a:	01 c0       	rjmp	.+2      	; 0x2654e <memset+0x6>
   2654c:	6d 93       	st	X+, r22
   2654e:	41 50       	subi	r20, 0x01	; 1
   26550:	50 40       	sbci	r21, 0x00	; 0
   26552:	e0 f7       	brcc	.-8      	; 0x2654c <memset+0x4>
   26554:	08 95       	ret

00026556 <strchr>:
   26556:	fc 01       	movw	r30, r24
   26558:	81 91       	ld	r24, Z+
   2655a:	86 17       	cp	r24, r22
   2655c:	21 f0       	breq	.+8      	; 0x26566 <strchr+0x10>
   2655e:	88 23       	and	r24, r24
   26560:	d9 f7       	brne	.-10     	; 0x26558 <strchr+0x2>
   26562:	99 27       	eor	r25, r25
   26564:	08 95       	ret
   26566:	31 97       	sbiw	r30, 0x01	; 1
   26568:	cf 01       	movw	r24, r30
   2656a:	08 95       	ret

0002656c <strlen>:
   2656c:	fc 01       	movw	r30, r24
   2656e:	01 90       	ld	r0, Z+
   26570:	00 20       	and	r0, r0
   26572:	e9 f7       	brne	.-6      	; 0x2656e <strlen+0x2>
   26574:	80 95       	com	r24
   26576:	90 95       	com	r25
   26578:	8e 0f       	add	r24, r30
   2657a:	9f 1f       	adc	r25, r31
   2657c:	08 95       	ret

0002657e <strnlen>:
   2657e:	fc 01       	movw	r30, r24
   26580:	61 50       	subi	r22, 0x01	; 1
   26582:	70 40       	sbci	r23, 0x00	; 0
   26584:	01 90       	ld	r0, Z+
   26586:	01 10       	cpse	r0, r1
   26588:	d8 f7       	brcc	.-10     	; 0x26580 <strnlen+0x2>
   2658a:	80 95       	com	r24
   2658c:	90 95       	com	r25
   2658e:	8e 0f       	add	r24, r30
   26590:	9f 1f       	adc	r25, r31
   26592:	08 95       	ret

00026594 <__mulsi_const_10>:
   26594:	59 2f       	mov	r21, r25
   26596:	48 2f       	mov	r20, r24
   26598:	37 2f       	mov	r19, r23
   2659a:	26 2f       	mov	r18, r22
   2659c:	66 0f       	add	r22, r22
   2659e:	77 1f       	adc	r23, r23
   265a0:	88 1f       	adc	r24, r24
   265a2:	99 1f       	adc	r25, r25
   265a4:	66 0f       	add	r22, r22
   265a6:	77 1f       	adc	r23, r23
   265a8:	88 1f       	adc	r24, r24
   265aa:	99 1f       	adc	r25, r25
   265ac:	62 0f       	add	r22, r18
   265ae:	73 1f       	adc	r23, r19
   265b0:	84 1f       	adc	r24, r20
   265b2:	95 1f       	adc	r25, r21
   265b4:	66 0f       	add	r22, r22
   265b6:	77 1f       	adc	r23, r23
   265b8:	88 1f       	adc	r24, r24
   265ba:	99 1f       	adc	r25, r25
   265bc:	08 95       	ret

000265be <__mulhi_const_10>:
   265be:	7a e0       	ldi	r23, 0x0A	; 10
   265c0:	97 9f       	mul	r25, r23
   265c2:	90 2d       	mov	r25, r0
   265c4:	87 9f       	mul	r24, r23
   265c6:	80 2d       	mov	r24, r0
   265c8:	91 0d       	add	r25, r1
   265ca:	11 24       	eor	r1, r1
   265cc:	08 95       	ret

000265ce <fdevopen>:
   265ce:	0f 93       	push	r16
   265d0:	1f 93       	push	r17
   265d2:	cf 93       	push	r28
   265d4:	df 93       	push	r29
   265d6:	00 97       	sbiw	r24, 0x00	; 0
   265d8:	31 f4       	brne	.+12     	; 0x265e6 <fdevopen+0x18>
   265da:	61 15       	cp	r22, r1
   265dc:	71 05       	cpc	r23, r1
   265de:	19 f4       	brne	.+6      	; 0x265e6 <fdevopen+0x18>
   265e0:	80 e0       	ldi	r24, 0x00	; 0
   265e2:	90 e0       	ldi	r25, 0x00	; 0
   265e4:	39 c0       	rjmp	.+114    	; 0x26658 <fdevopen+0x8a>
   265e6:	8b 01       	movw	r16, r22
   265e8:	ec 01       	movw	r28, r24
   265ea:	6e e0       	ldi	r22, 0x0E	; 14
   265ec:	70 e0       	ldi	r23, 0x00	; 0
   265ee:	81 e0       	ldi	r24, 0x01	; 1
   265f0:	90 e0       	ldi	r25, 0x00	; 0
   265f2:	0f d4       	rcall	.+2078   	; 0x26e12 <calloc>
   265f4:	fc 01       	movw	r30, r24
   265f6:	89 2b       	or	r24, r25
   265f8:	99 f3       	breq	.-26     	; 0x265e0 <fdevopen+0x12>
   265fa:	80 e8       	ldi	r24, 0x80	; 128
   265fc:	83 83       	std	Z+3, r24	; 0x03
   265fe:	01 15       	cp	r16, r1
   26600:	11 05       	cpc	r17, r1
   26602:	71 f0       	breq	.+28     	; 0x26620 <fdevopen+0x52>
   26604:	02 87       	std	Z+10, r16	; 0x0a
   26606:	13 87       	std	Z+11, r17	; 0x0b
   26608:	81 e8       	ldi	r24, 0x81	; 129
   2660a:	83 83       	std	Z+3, r24	; 0x03
   2660c:	80 91 6d 31 	lds	r24, 0x316D	; 0x80316d <__iob>
   26610:	90 91 6e 31 	lds	r25, 0x316E	; 0x80316e <__iob+0x1>
   26614:	89 2b       	or	r24, r25
   26616:	21 f4       	brne	.+8      	; 0x26620 <fdevopen+0x52>
   26618:	e0 93 6d 31 	sts	0x316D, r30	; 0x80316d <__iob>
   2661c:	f0 93 6e 31 	sts	0x316E, r31	; 0x80316e <__iob+0x1>
   26620:	20 97       	sbiw	r28, 0x00	; 0
   26622:	c9 f0       	breq	.+50     	; 0x26656 <fdevopen+0x88>
   26624:	c0 87       	std	Z+8, r28	; 0x08
   26626:	d1 87       	std	Z+9, r29	; 0x09
   26628:	83 81       	ldd	r24, Z+3	; 0x03
   2662a:	82 60       	ori	r24, 0x02	; 2
   2662c:	83 83       	std	Z+3, r24	; 0x03
   2662e:	80 91 6f 31 	lds	r24, 0x316F	; 0x80316f <__iob+0x2>
   26632:	90 91 70 31 	lds	r25, 0x3170	; 0x803170 <__iob+0x3>
   26636:	89 2b       	or	r24, r25
   26638:	71 f4       	brne	.+28     	; 0x26656 <fdevopen+0x88>
   2663a:	e0 93 6f 31 	sts	0x316F, r30	; 0x80316f <__iob+0x2>
   2663e:	f0 93 70 31 	sts	0x3170, r31	; 0x803170 <__iob+0x3>
   26642:	80 91 71 31 	lds	r24, 0x3171	; 0x803171 <__iob+0x4>
   26646:	90 91 72 31 	lds	r25, 0x3172	; 0x803172 <__iob+0x5>
   2664a:	89 2b       	or	r24, r25
   2664c:	21 f4       	brne	.+8      	; 0x26656 <fdevopen+0x88>
   2664e:	e0 93 71 31 	sts	0x3171, r30	; 0x803171 <__iob+0x4>
   26652:	f0 93 72 31 	sts	0x3172, r31	; 0x803172 <__iob+0x5>
   26656:	cf 01       	movw	r24, r30
   26658:	df 91       	pop	r29
   2665a:	cf 91       	pop	r28
   2665c:	1f 91       	pop	r17
   2665e:	0f 91       	pop	r16
   26660:	08 95       	ret

00026662 <fputc>:
   26662:	0f 93       	push	r16
   26664:	1f 93       	push	r17
   26666:	cf 93       	push	r28
   26668:	df 93       	push	r29
   2666a:	fb 01       	movw	r30, r22
   2666c:	23 81       	ldd	r18, Z+3	; 0x03
   2666e:	21 fd       	sbrc	r18, 1
   26670:	03 c0       	rjmp	.+6      	; 0x26678 <fputc+0x16>
   26672:	8f ef       	ldi	r24, 0xFF	; 255
   26674:	9f ef       	ldi	r25, 0xFF	; 255
   26676:	2c c0       	rjmp	.+88     	; 0x266d0 <fputc+0x6e>
   26678:	22 ff       	sbrs	r18, 2
   2667a:	16 c0       	rjmp	.+44     	; 0x266a8 <fputc+0x46>
   2667c:	46 81       	ldd	r20, Z+6	; 0x06
   2667e:	57 81       	ldd	r21, Z+7	; 0x07
   26680:	24 81       	ldd	r18, Z+4	; 0x04
   26682:	35 81       	ldd	r19, Z+5	; 0x05
   26684:	42 17       	cp	r20, r18
   26686:	53 07       	cpc	r21, r19
   26688:	44 f4       	brge	.+16     	; 0x2669a <fputc+0x38>
   2668a:	a0 81       	ld	r26, Z
   2668c:	b1 81       	ldd	r27, Z+1	; 0x01
   2668e:	9d 01       	movw	r18, r26
   26690:	2f 5f       	subi	r18, 0xFF	; 255
   26692:	3f 4f       	sbci	r19, 0xFF	; 255
   26694:	20 83       	st	Z, r18
   26696:	31 83       	std	Z+1, r19	; 0x01
   26698:	8c 93       	st	X, r24
   2669a:	26 81       	ldd	r18, Z+6	; 0x06
   2669c:	37 81       	ldd	r19, Z+7	; 0x07
   2669e:	2f 5f       	subi	r18, 0xFF	; 255
   266a0:	3f 4f       	sbci	r19, 0xFF	; 255
   266a2:	26 83       	std	Z+6, r18	; 0x06
   266a4:	37 83       	std	Z+7, r19	; 0x07
   266a6:	14 c0       	rjmp	.+40     	; 0x266d0 <fputc+0x6e>
   266a8:	8b 01       	movw	r16, r22
   266aa:	ec 01       	movw	r28, r24
   266ac:	fb 01       	movw	r30, r22
   266ae:	00 84       	ldd	r0, Z+8	; 0x08
   266b0:	f1 85       	ldd	r31, Z+9	; 0x09
   266b2:	e0 2d       	mov	r30, r0
   266b4:	19 95       	eicall
   266b6:	89 2b       	or	r24, r25
   266b8:	e1 f6       	brne	.-72     	; 0x26672 <fputc+0x10>
   266ba:	d8 01       	movw	r26, r16
   266bc:	16 96       	adiw	r26, 0x06	; 6
   266be:	8d 91       	ld	r24, X+
   266c0:	9c 91       	ld	r25, X
   266c2:	17 97       	sbiw	r26, 0x07	; 7
   266c4:	01 96       	adiw	r24, 0x01	; 1
   266c6:	16 96       	adiw	r26, 0x06	; 6
   266c8:	8d 93       	st	X+, r24
   266ca:	9c 93       	st	X, r25
   266cc:	17 97       	sbiw	r26, 0x07	; 7
   266ce:	ce 01       	movw	r24, r28
   266d0:	df 91       	pop	r29
   266d2:	cf 91       	pop	r28
   266d4:	1f 91       	pop	r17
   266d6:	0f 91       	pop	r16
   266d8:	08 95       	ret

000266da <snprintf_P>:
   266da:	0f 93       	push	r16
   266dc:	1f 93       	push	r17
   266de:	cf 93       	push	r28
   266e0:	df 93       	push	r29
   266e2:	cd b7       	in	r28, 0x3d	; 61
   266e4:	de b7       	in	r29, 0x3e	; 62
   266e6:	2e 97       	sbiw	r28, 0x0e	; 14
   266e8:	cd bf       	out	0x3d, r28	; 61
   266ea:	de bf       	out	0x3e, r29	; 62
   266ec:	0e 89       	ldd	r16, Y+22	; 0x16
   266ee:	1f 89       	ldd	r17, Y+23	; 0x17
   266f0:	88 8d       	ldd	r24, Y+24	; 0x18
   266f2:	99 8d       	ldd	r25, Y+25	; 0x19
   266f4:	2e e0       	ldi	r18, 0x0E	; 14
   266f6:	2c 83       	std	Y+4, r18	; 0x04
   266f8:	09 83       	std	Y+1, r16	; 0x01
   266fa:	1a 83       	std	Y+2, r17	; 0x02
   266fc:	97 ff       	sbrs	r25, 7
   266fe:	02 c0       	rjmp	.+4      	; 0x26704 <snprintf_P+0x2a>
   26700:	80 e0       	ldi	r24, 0x00	; 0
   26702:	90 e8       	ldi	r25, 0x80	; 128
   26704:	01 97       	sbiw	r24, 0x01	; 1
   26706:	8d 83       	std	Y+5, r24	; 0x05
   26708:	9e 83       	std	Y+6, r25	; 0x06
   2670a:	ae 01       	movw	r20, r28
   2670c:	44 5e       	subi	r20, 0xE4	; 228
   2670e:	5f 4f       	sbci	r21, 0xFF	; 255
   26710:	6a 8d       	ldd	r22, Y+26	; 0x1a
   26712:	7b 8d       	ldd	r23, Y+27	; 0x1b
   26714:	ce 01       	movw	r24, r28
   26716:	01 96       	adiw	r24, 0x01	; 1
   26718:	0f 94 44 2a 	call	0x25488	; 0x25488 <vfprintf>
   2671c:	4d 81       	ldd	r20, Y+5	; 0x05
   2671e:	5e 81       	ldd	r21, Y+6	; 0x06
   26720:	57 fd       	sbrc	r21, 7
   26722:	0a c0       	rjmp	.+20     	; 0x26738 <snprintf_P+0x5e>
   26724:	2f 81       	ldd	r18, Y+7	; 0x07
   26726:	38 85       	ldd	r19, Y+8	; 0x08
   26728:	42 17       	cp	r20, r18
   2672a:	53 07       	cpc	r21, r19
   2672c:	0c f4       	brge	.+2      	; 0x26730 <snprintf_P+0x56>
   2672e:	9a 01       	movw	r18, r20
   26730:	f8 01       	movw	r30, r16
   26732:	e2 0f       	add	r30, r18
   26734:	f3 1f       	adc	r31, r19
   26736:	10 82       	st	Z, r1
   26738:	2e 96       	adiw	r28, 0x0e	; 14
   2673a:	cd bf       	out	0x3d, r28	; 61
   2673c:	de bf       	out	0x3e, r29	; 62
   2673e:	df 91       	pop	r29
   26740:	cf 91       	pop	r28
   26742:	1f 91       	pop	r17
   26744:	0f 91       	pop	r16
   26746:	08 95       	ret

00026748 <sprintf_P>:
   26748:	0f 93       	push	r16
   2674a:	1f 93       	push	r17
   2674c:	cf 93       	push	r28
   2674e:	df 93       	push	r29
   26750:	cd b7       	in	r28, 0x3d	; 61
   26752:	de b7       	in	r29, 0x3e	; 62
   26754:	2e 97       	sbiw	r28, 0x0e	; 14
   26756:	cd bf       	out	0x3d, r28	; 61
   26758:	de bf       	out	0x3e, r29	; 62
   2675a:	0e 89       	ldd	r16, Y+22	; 0x16
   2675c:	1f 89       	ldd	r17, Y+23	; 0x17
   2675e:	8e e0       	ldi	r24, 0x0E	; 14
   26760:	8c 83       	std	Y+4, r24	; 0x04
   26762:	09 83       	std	Y+1, r16	; 0x01
   26764:	1a 83       	std	Y+2, r17	; 0x02
   26766:	8f ef       	ldi	r24, 0xFF	; 255
   26768:	9f e7       	ldi	r25, 0x7F	; 127
   2676a:	8d 83       	std	Y+5, r24	; 0x05
   2676c:	9e 83       	std	Y+6, r25	; 0x06
   2676e:	ae 01       	movw	r20, r28
   26770:	46 5e       	subi	r20, 0xE6	; 230
   26772:	5f 4f       	sbci	r21, 0xFF	; 255
   26774:	68 8d       	ldd	r22, Y+24	; 0x18
   26776:	79 8d       	ldd	r23, Y+25	; 0x19
   26778:	ce 01       	movw	r24, r28
   2677a:	01 96       	adiw	r24, 0x01	; 1
   2677c:	0f 94 44 2a 	call	0x25488	; 0x25488 <vfprintf>
   26780:	ef 81       	ldd	r30, Y+7	; 0x07
   26782:	f8 85       	ldd	r31, Y+8	; 0x08
   26784:	e0 0f       	add	r30, r16
   26786:	f1 1f       	adc	r31, r17
   26788:	10 82       	st	Z, r1
   2678a:	2e 96       	adiw	r28, 0x0e	; 14
   2678c:	cd bf       	out	0x3d, r28	; 61
   2678e:	de bf       	out	0x3e, r29	; 62
   26790:	df 91       	pop	r29
   26792:	cf 91       	pop	r28
   26794:	1f 91       	pop	r17
   26796:	0f 91       	pop	r16
   26798:	08 95       	ret

0002679a <sscanf_P>:
   2679a:	cf 93       	push	r28
   2679c:	df 93       	push	r29
   2679e:	cd b7       	in	r28, 0x3d	; 61
   267a0:	de b7       	in	r29, 0x3e	; 62
   267a2:	2e 97       	sbiw	r28, 0x0e	; 14
   267a4:	cd bf       	out	0x3d, r28	; 61
   267a6:	de bf       	out	0x3e, r29	; 62
   267a8:	8d e0       	ldi	r24, 0x0D	; 13
   267aa:	8c 83       	std	Y+4, r24	; 0x04
   267ac:	8c 89       	ldd	r24, Y+20	; 0x14
   267ae:	9d 89       	ldd	r25, Y+21	; 0x15
   267b0:	89 83       	std	Y+1, r24	; 0x01
   267b2:	9a 83       	std	Y+2, r25	; 0x02
   267b4:	ae 01       	movw	r20, r28
   267b6:	48 5e       	subi	r20, 0xE8	; 232
   267b8:	5f 4f       	sbci	r21, 0xFF	; 255
   267ba:	6e 89       	ldd	r22, Y+22	; 0x16
   267bc:	7f 89       	ldd	r23, Y+23	; 0x17
   267be:	ce 01       	movw	r24, r28
   267c0:	01 96       	adiw	r24, 0x01	; 1
   267c2:	10 d2       	rcall	.+1056   	; 0x26be4 <vfscanf>
   267c4:	2e 96       	adiw	r28, 0x0e	; 14
   267c6:	cd bf       	out	0x3d, r28	; 61
   267c8:	de bf       	out	0x3e, r29	; 62
   267ca:	df 91       	pop	r29
   267cc:	cf 91       	pop	r28
   267ce:	08 95       	ret

000267d0 <__ultoa_invert>:
   267d0:	fa 01       	movw	r30, r20
   267d2:	aa 27       	eor	r26, r26
   267d4:	28 30       	cpi	r18, 0x08	; 8
   267d6:	51 f1       	breq	.+84     	; 0x2682c <__ultoa_invert+0x5c>
   267d8:	20 31       	cpi	r18, 0x10	; 16
   267da:	81 f1       	breq	.+96     	; 0x2683c <__ultoa_invert+0x6c>
   267dc:	e8 94       	clt
   267de:	6f 93       	push	r22
   267e0:	6e 7f       	andi	r22, 0xFE	; 254
   267e2:	6e 5f       	subi	r22, 0xFE	; 254
   267e4:	7f 4f       	sbci	r23, 0xFF	; 255
   267e6:	8f 4f       	sbci	r24, 0xFF	; 255
   267e8:	9f 4f       	sbci	r25, 0xFF	; 255
   267ea:	af 4f       	sbci	r26, 0xFF	; 255
   267ec:	b1 e0       	ldi	r27, 0x01	; 1
   267ee:	3e d0       	rcall	.+124    	; 0x2686c <__ultoa_invert+0x9c>
   267f0:	b4 e0       	ldi	r27, 0x04	; 4
   267f2:	3c d0       	rcall	.+120    	; 0x2686c <__ultoa_invert+0x9c>
   267f4:	67 0f       	add	r22, r23
   267f6:	78 1f       	adc	r23, r24
   267f8:	89 1f       	adc	r24, r25
   267fa:	9a 1f       	adc	r25, r26
   267fc:	a1 1d       	adc	r26, r1
   267fe:	68 0f       	add	r22, r24
   26800:	79 1f       	adc	r23, r25
   26802:	8a 1f       	adc	r24, r26
   26804:	91 1d       	adc	r25, r1
   26806:	a1 1d       	adc	r26, r1
   26808:	6a 0f       	add	r22, r26
   2680a:	71 1d       	adc	r23, r1
   2680c:	81 1d       	adc	r24, r1
   2680e:	91 1d       	adc	r25, r1
   26810:	a1 1d       	adc	r26, r1
   26812:	20 d0       	rcall	.+64     	; 0x26854 <__ultoa_invert+0x84>
   26814:	09 f4       	brne	.+2      	; 0x26818 <__ultoa_invert+0x48>
   26816:	68 94       	set
   26818:	3f 91       	pop	r19
   2681a:	2a e0       	ldi	r18, 0x0A	; 10
   2681c:	26 9f       	mul	r18, r22
   2681e:	11 24       	eor	r1, r1
   26820:	30 19       	sub	r19, r0
   26822:	30 5d       	subi	r19, 0xD0	; 208
   26824:	31 93       	st	Z+, r19
   26826:	de f6       	brtc	.-74     	; 0x267de <__ultoa_invert+0xe>
   26828:	cf 01       	movw	r24, r30
   2682a:	08 95       	ret
   2682c:	46 2f       	mov	r20, r22
   2682e:	47 70       	andi	r20, 0x07	; 7
   26830:	40 5d       	subi	r20, 0xD0	; 208
   26832:	41 93       	st	Z+, r20
   26834:	b3 e0       	ldi	r27, 0x03	; 3
   26836:	0f d0       	rcall	.+30     	; 0x26856 <__ultoa_invert+0x86>
   26838:	c9 f7       	brne	.-14     	; 0x2682c <__ultoa_invert+0x5c>
   2683a:	f6 cf       	rjmp	.-20     	; 0x26828 <__ultoa_invert+0x58>
   2683c:	46 2f       	mov	r20, r22
   2683e:	4f 70       	andi	r20, 0x0F	; 15
   26840:	40 5d       	subi	r20, 0xD0	; 208
   26842:	4a 33       	cpi	r20, 0x3A	; 58
   26844:	18 f0       	brcs	.+6      	; 0x2684c <__ultoa_invert+0x7c>
   26846:	49 5d       	subi	r20, 0xD9	; 217
   26848:	31 fd       	sbrc	r19, 1
   2684a:	40 52       	subi	r20, 0x20	; 32
   2684c:	41 93       	st	Z+, r20
   2684e:	02 d0       	rcall	.+4      	; 0x26854 <__ultoa_invert+0x84>
   26850:	a9 f7       	brne	.-22     	; 0x2683c <__ultoa_invert+0x6c>
   26852:	ea cf       	rjmp	.-44     	; 0x26828 <__ultoa_invert+0x58>
   26854:	b4 e0       	ldi	r27, 0x04	; 4
   26856:	a6 95       	lsr	r26
   26858:	97 95       	ror	r25
   2685a:	87 95       	ror	r24
   2685c:	77 95       	ror	r23
   2685e:	67 95       	ror	r22
   26860:	ba 95       	dec	r27
   26862:	c9 f7       	brne	.-14     	; 0x26856 <__ultoa_invert+0x86>
   26864:	00 97       	sbiw	r24, 0x00	; 0
   26866:	61 05       	cpc	r22, r1
   26868:	71 05       	cpc	r23, r1
   2686a:	08 95       	ret
   2686c:	9b 01       	movw	r18, r22
   2686e:	ac 01       	movw	r20, r24
   26870:	0a 2e       	mov	r0, r26
   26872:	06 94       	lsr	r0
   26874:	57 95       	ror	r21
   26876:	47 95       	ror	r20
   26878:	37 95       	ror	r19
   2687a:	27 95       	ror	r18
   2687c:	ba 95       	dec	r27
   2687e:	c9 f7       	brne	.-14     	; 0x26872 <__ultoa_invert+0xa2>
   26880:	62 0f       	add	r22, r18
   26882:	73 1f       	adc	r23, r19
   26884:	84 1f       	adc	r24, r20
   26886:	95 1f       	adc	r25, r21
   26888:	a0 1d       	adc	r26, r0
   2688a:	08 95       	ret

0002688c <putval>:
   2688c:	20 fd       	sbrc	r18, 0
   2688e:	09 c0       	rjmp	.+18     	; 0x268a2 <putval+0x16>
   26890:	fc 01       	movw	r30, r24
   26892:	23 fd       	sbrc	r18, 3
   26894:	05 c0       	rjmp	.+10     	; 0x268a0 <putval+0x14>
   26896:	22 ff       	sbrs	r18, 2
   26898:	02 c0       	rjmp	.+4      	; 0x2689e <putval+0x12>
   2689a:	73 83       	std	Z+3, r23	; 0x03
   2689c:	62 83       	std	Z+2, r22	; 0x02
   2689e:	51 83       	std	Z+1, r21	; 0x01
   268a0:	40 83       	st	Z, r20
   268a2:	08 95       	ret

000268a4 <mulacc>:
   268a4:	44 fd       	sbrc	r20, 4
   268a6:	17 c0       	rjmp	.+46     	; 0x268d6 <mulacc+0x32>
   268a8:	46 fd       	sbrc	r20, 6
   268aa:	17 c0       	rjmp	.+46     	; 0x268da <mulacc+0x36>
   268ac:	ab 01       	movw	r20, r22
   268ae:	bc 01       	movw	r22, r24
   268b0:	da 01       	movw	r26, r20
   268b2:	fb 01       	movw	r30, r22
   268b4:	aa 0f       	add	r26, r26
   268b6:	bb 1f       	adc	r27, r27
   268b8:	ee 1f       	adc	r30, r30
   268ba:	ff 1f       	adc	r31, r31
   268bc:	10 94       	com	r1
   268be:	d1 f7       	brne	.-12     	; 0x268b4 <mulacc+0x10>
   268c0:	4a 0f       	add	r20, r26
   268c2:	5b 1f       	adc	r21, r27
   268c4:	6e 1f       	adc	r22, r30
   268c6:	7f 1f       	adc	r23, r31
   268c8:	cb 01       	movw	r24, r22
   268ca:	ba 01       	movw	r22, r20
   268cc:	66 0f       	add	r22, r22
   268ce:	77 1f       	adc	r23, r23
   268d0:	88 1f       	adc	r24, r24
   268d2:	99 1f       	adc	r25, r25
   268d4:	09 c0       	rjmp	.+18     	; 0x268e8 <mulacc+0x44>
   268d6:	33 e0       	ldi	r19, 0x03	; 3
   268d8:	01 c0       	rjmp	.+2      	; 0x268dc <mulacc+0x38>
   268da:	34 e0       	ldi	r19, 0x04	; 4
   268dc:	66 0f       	add	r22, r22
   268de:	77 1f       	adc	r23, r23
   268e0:	88 1f       	adc	r24, r24
   268e2:	99 1f       	adc	r25, r25
   268e4:	31 50       	subi	r19, 0x01	; 1
   268e6:	d1 f7       	brne	.-12     	; 0x268dc <mulacc+0x38>
   268e8:	62 0f       	add	r22, r18
   268ea:	71 1d       	adc	r23, r1
   268ec:	81 1d       	adc	r24, r1
   268ee:	91 1d       	adc	r25, r1
   268f0:	08 95       	ret

000268f2 <skip_spaces>:
   268f2:	0f 93       	push	r16
   268f4:	1f 93       	push	r17
   268f6:	cf 93       	push	r28
   268f8:	df 93       	push	r29
   268fa:	8c 01       	movw	r16, r24
   268fc:	c8 01       	movw	r24, r16
   268fe:	2a d5       	rcall	.+2644   	; 0x27354 <fgetc>
   26900:	ec 01       	movw	r28, r24
   26902:	97 fd       	sbrc	r25, 7
   26904:	06 c0       	rjmp	.+12     	; 0x26912 <skip_spaces+0x20>
   26906:	a7 dd       	rcall	.-1202   	; 0x26456 <isspace>
   26908:	89 2b       	or	r24, r25
   2690a:	c1 f7       	brne	.-16     	; 0x268fc <skip_spaces+0xa>
   2690c:	b8 01       	movw	r22, r16
   2690e:	ce 01       	movw	r24, r28
   26910:	5f d5       	rcall	.+2750   	; 0x273d0 <ungetc>
   26912:	ce 01       	movw	r24, r28
   26914:	df 91       	pop	r29
   26916:	cf 91       	pop	r28
   26918:	1f 91       	pop	r17
   2691a:	0f 91       	pop	r16
   2691c:	08 95       	ret

0002691e <conv_int>:
   2691e:	8f 92       	push	r8
   26920:	9f 92       	push	r9
   26922:	af 92       	push	r10
   26924:	bf 92       	push	r11
   26926:	ef 92       	push	r14
   26928:	ff 92       	push	r15
   2692a:	0f 93       	push	r16
   2692c:	1f 93       	push	r17
   2692e:	cf 93       	push	r28
   26930:	df 93       	push	r29
   26932:	8c 01       	movw	r16, r24
   26934:	d6 2f       	mov	r29, r22
   26936:	7a 01       	movw	r14, r20
   26938:	b2 2e       	mov	r11, r18
   2693a:	0c d5       	rcall	.+2584   	; 0x27354 <fgetc>
   2693c:	9c 01       	movw	r18, r24
   2693e:	33 27       	eor	r19, r19
   26940:	2b 32       	cpi	r18, 0x2B	; 43
   26942:	31 05       	cpc	r19, r1
   26944:	31 f0       	breq	.+12     	; 0x26952 <conv_int+0x34>
   26946:	2d 32       	cpi	r18, 0x2D	; 45
   26948:	31 05       	cpc	r19, r1
   2694a:	59 f4       	brne	.+22     	; 0x26962 <conv_int+0x44>
   2694c:	8b 2d       	mov	r24, r11
   2694e:	80 68       	ori	r24, 0x80	; 128
   26950:	b8 2e       	mov	r11, r24
   26952:	d1 50       	subi	r29, 0x01	; 1
   26954:	11 f4       	brne	.+4      	; 0x2695a <conv_int+0x3c>
   26956:	80 e0       	ldi	r24, 0x00	; 0
   26958:	61 c0       	rjmp	.+194    	; 0x26a1c <conv_int+0xfe>
   2695a:	c8 01       	movw	r24, r16
   2695c:	fb d4       	rcall	.+2550   	; 0x27354 <fgetc>
   2695e:	97 fd       	sbrc	r25, 7
   26960:	fa cf       	rjmp	.-12     	; 0x26956 <conv_int+0x38>
   26962:	cb 2d       	mov	r28, r11
   26964:	cd 7f       	andi	r28, 0xFD	; 253
   26966:	2b 2d       	mov	r18, r11
   26968:	20 73       	andi	r18, 0x30	; 48
   2696a:	f9 f4       	brne	.+62     	; 0x269aa <conv_int+0x8c>
   2696c:	80 33       	cpi	r24, 0x30	; 48
   2696e:	e9 f4       	brne	.+58     	; 0x269aa <conv_int+0x8c>
   26970:	aa 24       	eor	r10, r10
   26972:	aa 94       	dec	r10
   26974:	ad 0e       	add	r10, r29
   26976:	09 f4       	brne	.+2      	; 0x2697a <conv_int+0x5c>
   26978:	3e c0       	rjmp	.+124    	; 0x269f6 <conv_int+0xd8>
   2697a:	c8 01       	movw	r24, r16
   2697c:	eb d4       	rcall	.+2518   	; 0x27354 <fgetc>
   2697e:	97 fd       	sbrc	r25, 7
   26980:	3a c0       	rjmp	.+116    	; 0x269f6 <conv_int+0xd8>
   26982:	9c 01       	movw	r18, r24
   26984:	2f 7d       	andi	r18, 0xDF	; 223
   26986:	33 27       	eor	r19, r19
   26988:	28 35       	cpi	r18, 0x58	; 88
   2698a:	31 05       	cpc	r19, r1
   2698c:	41 f4       	brne	.+16     	; 0x2699e <conv_int+0x80>
   2698e:	c2 64       	ori	r28, 0x42	; 66
   26990:	d2 50       	subi	r29, 0x02	; 2
   26992:	89 f1       	breq	.+98     	; 0x269f6 <conv_int+0xd8>
   26994:	c8 01       	movw	r24, r16
   26996:	de d4       	rcall	.+2492   	; 0x27354 <fgetc>
   26998:	97 ff       	sbrs	r25, 7
   2699a:	07 c0       	rjmp	.+14     	; 0x269aa <conv_int+0x8c>
   2699c:	2c c0       	rjmp	.+88     	; 0x269f6 <conv_int+0xd8>
   2699e:	b6 fe       	sbrs	r11, 6
   269a0:	02 c0       	rjmp	.+4      	; 0x269a6 <conv_int+0x88>
   269a2:	c2 60       	ori	r28, 0x02	; 2
   269a4:	01 c0       	rjmp	.+2      	; 0x269a8 <conv_int+0x8a>
   269a6:	c2 61       	ori	r28, 0x12	; 18
   269a8:	da 2d       	mov	r29, r10
   269aa:	81 2c       	mov	r8, r1
   269ac:	91 2c       	mov	r9, r1
   269ae:	54 01       	movw	r10, r8
   269b0:	20 ed       	ldi	r18, 0xD0	; 208
   269b2:	28 0f       	add	r18, r24
   269b4:	28 30       	cpi	r18, 0x08	; 8
   269b6:	78 f0       	brcs	.+30     	; 0x269d6 <conv_int+0xb8>
   269b8:	c4 ff       	sbrs	r28, 4
   269ba:	03 c0       	rjmp	.+6      	; 0x269c2 <conv_int+0xa4>
   269bc:	b8 01       	movw	r22, r16
   269be:	08 d5       	rcall	.+2576   	; 0x273d0 <ungetc>
   269c0:	17 c0       	rjmp	.+46     	; 0x269f0 <conv_int+0xd2>
   269c2:	2a 30       	cpi	r18, 0x0A	; 10
   269c4:	40 f0       	brcs	.+16     	; 0x269d6 <conv_int+0xb8>
   269c6:	c6 ff       	sbrs	r28, 6
   269c8:	f9 cf       	rjmp	.-14     	; 0x269bc <conv_int+0x9e>
   269ca:	2f 7d       	andi	r18, 0xDF	; 223
   269cc:	3f ee       	ldi	r19, 0xEF	; 239
   269ce:	32 0f       	add	r19, r18
   269d0:	36 30       	cpi	r19, 0x06	; 6
   269d2:	a0 f7       	brcc	.-24     	; 0x269bc <conv_int+0x9e>
   269d4:	27 50       	subi	r18, 0x07	; 7
   269d6:	4c 2f       	mov	r20, r28
   269d8:	c5 01       	movw	r24, r10
   269da:	b4 01       	movw	r22, r8
   269dc:	63 df       	rcall	.-314    	; 0x268a4 <mulacc>
   269de:	4b 01       	movw	r8, r22
   269e0:	5c 01       	movw	r10, r24
   269e2:	c2 60       	ori	r28, 0x02	; 2
   269e4:	d1 50       	subi	r29, 0x01	; 1
   269e6:	51 f0       	breq	.+20     	; 0x269fc <conv_int+0xde>
   269e8:	c8 01       	movw	r24, r16
   269ea:	b4 d4       	rcall	.+2408   	; 0x27354 <fgetc>
   269ec:	97 ff       	sbrs	r25, 7
   269ee:	e0 cf       	rjmp	.-64     	; 0x269b0 <conv_int+0x92>
   269f0:	c1 fd       	sbrc	r28, 1
   269f2:	04 c0       	rjmp	.+8      	; 0x269fc <conv_int+0xde>
   269f4:	b0 cf       	rjmp	.-160    	; 0x26956 <conv_int+0x38>
   269f6:	81 2c       	mov	r8, r1
   269f8:	91 2c       	mov	r9, r1
   269fa:	54 01       	movw	r10, r8
   269fc:	c7 ff       	sbrs	r28, 7
   269fe:	08 c0       	rjmp	.+16     	; 0x26a10 <conv_int+0xf2>
   26a00:	b0 94       	com	r11
   26a02:	a0 94       	com	r10
   26a04:	90 94       	com	r9
   26a06:	80 94       	com	r8
   26a08:	81 1c       	adc	r8, r1
   26a0a:	91 1c       	adc	r9, r1
   26a0c:	a1 1c       	adc	r10, r1
   26a0e:	b1 1c       	adc	r11, r1
   26a10:	2c 2f       	mov	r18, r28
   26a12:	b5 01       	movw	r22, r10
   26a14:	a4 01       	movw	r20, r8
   26a16:	c7 01       	movw	r24, r14
   26a18:	39 df       	rcall	.-398    	; 0x2688c <putval>
   26a1a:	81 e0       	ldi	r24, 0x01	; 1
   26a1c:	df 91       	pop	r29
   26a1e:	cf 91       	pop	r28
   26a20:	1f 91       	pop	r17
   26a22:	0f 91       	pop	r16
   26a24:	ff 90       	pop	r15
   26a26:	ef 90       	pop	r14
   26a28:	bf 90       	pop	r11
   26a2a:	af 90       	pop	r10
   26a2c:	9f 90       	pop	r9
   26a2e:	8f 90       	pop	r8
   26a30:	08 95       	ret

00026a32 <conv_brk>:
   26a32:	5f 92       	push	r5
   26a34:	6f 92       	push	r6
   26a36:	7f 92       	push	r7
   26a38:	8f 92       	push	r8
   26a3a:	9f 92       	push	r9
   26a3c:	af 92       	push	r10
   26a3e:	bf 92       	push	r11
   26a40:	cf 92       	push	r12
   26a42:	df 92       	push	r13
   26a44:	ef 92       	push	r14
   26a46:	ff 92       	push	r15
   26a48:	0f 93       	push	r16
   26a4a:	1f 93       	push	r17
   26a4c:	cf 93       	push	r28
   26a4e:	df 93       	push	r29
   26a50:	cd b7       	in	r28, 0x3d	; 61
   26a52:	de b7       	in	r29, 0x3e	; 62
   26a54:	a0 97       	sbiw	r28, 0x20	; 32
   26a56:	cd bf       	out	0x3d, r28	; 61
   26a58:	de bf       	out	0x3e, r29	; 62
   26a5a:	5c 01       	movw	r10, r24
   26a5c:	96 2e       	mov	r9, r22
   26a5e:	7a 01       	movw	r14, r20
   26a60:	f9 01       	movw	r30, r18
   26a62:	8e 01       	movw	r16, r28
   26a64:	0f 5f       	subi	r16, 0xFF	; 255
   26a66:	1f 4f       	sbci	r17, 0xFF	; 255
   26a68:	68 01       	movw	r12, r16
   26a6a:	80 e2       	ldi	r24, 0x20	; 32
   26a6c:	d8 01       	movw	r26, r16
   26a6e:	1d 92       	st	X+, r1
   26a70:	8a 95       	dec	r24
   26a72:	e9 f7       	brne	.-6      	; 0x26a6e <conv_brk+0x3c>
   26a74:	d5 01       	movw	r26, r10
   26a76:	13 96       	adiw	r26, 0x03	; 3
   26a78:	8c 90       	ld	r8, X
   26a7a:	80 e0       	ldi	r24, 0x00	; 0
   26a7c:	90 e0       	ldi	r25, 0x00	; 0
   26a7e:	61 2c       	mov	r6, r1
   26a80:	71 2c       	mov	r7, r1
   26a82:	30 e0       	ldi	r19, 0x00	; 0
   26a84:	61 e0       	ldi	r22, 0x01	; 1
   26a86:	70 e0       	ldi	r23, 0x00	; 0
   26a88:	83 fc       	sbrc	r8, 3
   26a8a:	25 91       	lpm	r18, Z+
   26a8c:	83 fe       	sbrs	r8, 3
   26a8e:	21 91       	ld	r18, Z+
   26a90:	8f 01       	movw	r16, r30
   26a92:	52 2e       	mov	r5, r18
   26a94:	21 11       	cpse	r18, r1
   26a96:	03 c0       	rjmp	.+6      	; 0x26a9e <conv_brk+0x6c>
   26a98:	80 e0       	ldi	r24, 0x00	; 0
   26a9a:	90 e0       	ldi	r25, 0x00	; 0
   26a9c:	90 c0       	rjmp	.+288    	; 0x26bbe <conv_brk+0x18c>
   26a9e:	2e 35       	cpi	r18, 0x5E	; 94
   26aa0:	11 f4       	brne	.+4      	; 0x26aa6 <conv_brk+0x74>
   26aa2:	00 97       	sbiw	r24, 0x00	; 0
   26aa4:	51 f1       	breq	.+84     	; 0x26afa <conv_brk+0xc8>
   26aa6:	43 2f       	mov	r20, r19
   26aa8:	50 e0       	ldi	r21, 0x00	; 0
   26aaa:	48 17       	cp	r20, r24
   26aac:	59 07       	cpc	r21, r25
   26aae:	3c f4       	brge	.+14     	; 0x26abe <conv_brk+0x8c>
   26ab0:	2d 35       	cpi	r18, 0x5D	; 93
   26ab2:	59 f1       	breq	.+86     	; 0x26b0a <conv_brk+0xd8>
   26ab4:	2d 32       	cpi	r18, 0x2D	; 45
   26ab6:	19 f4       	brne	.+6      	; 0x26abe <conv_brk+0x8c>
   26ab8:	77 20       	and	r7, r7
   26aba:	09 f1       	breq	.+66     	; 0x26afe <conv_brk+0xcc>
   26abc:	03 c0       	rjmp	.+6      	; 0x26ac4 <conv_brk+0x92>
   26abe:	77 20       	and	r7, r7
   26ac0:	09 f4       	brne	.+2      	; 0x26ac4 <conv_brk+0x92>
   26ac2:	68 c0       	rjmp	.+208    	; 0x26b94 <conv_brk+0x162>
   26ac4:	45 2d       	mov	r20, r5
   26ac6:	46 95       	lsr	r20
   26ac8:	46 95       	lsr	r20
   26aca:	46 95       	lsr	r20
   26acc:	d6 01       	movw	r26, r12
   26ace:	a4 0f       	add	r26, r20
   26ad0:	b1 1d       	adc	r27, r1
   26ad2:	45 2d       	mov	r20, r5
   26ad4:	47 70       	andi	r20, 0x07	; 7
   26ad6:	8b 01       	movw	r16, r22
   26ad8:	02 c0       	rjmp	.+4      	; 0x26ade <conv_brk+0xac>
   26ada:	00 0f       	add	r16, r16
   26adc:	11 1f       	adc	r17, r17
   26ade:	4a 95       	dec	r20
   26ae0:	e2 f7       	brpl	.-8      	; 0x26ada <conv_brk+0xa8>
   26ae2:	a8 01       	movw	r20, r16
   26ae4:	5c 91       	ld	r21, X
   26ae6:	45 2b       	or	r20, r21
   26ae8:	4c 93       	st	X, r20
   26aea:	65 14       	cp	r6, r5
   26aec:	59 f0       	breq	.+22     	; 0x26b04 <conv_brk+0xd2>
   26aee:	56 14       	cp	r5, r6
   26af0:	10 f4       	brcc	.+4      	; 0x26af6 <conv_brk+0xc4>
   26af2:	53 94       	inc	r5
   26af4:	e7 cf       	rjmp	.-50     	; 0x26ac4 <conv_brk+0x92>
   26af6:	5a 94       	dec	r5
   26af8:	e5 cf       	rjmp	.-54     	; 0x26ac4 <conv_brk+0x92>
   26afa:	31 e0       	ldi	r19, 0x01	; 1
   26afc:	04 c0       	rjmp	.+8      	; 0x26b06 <conv_brk+0xd4>
   26afe:	77 24       	eor	r7, r7
   26b00:	73 94       	inc	r7
   26b02:	01 c0       	rjmp	.+2      	; 0x26b06 <conv_brk+0xd4>
   26b04:	71 2c       	mov	r7, r1
   26b06:	01 96       	adiw	r24, 0x01	; 1
   26b08:	bf cf       	rjmp	.-130    	; 0x26a88 <conv_brk+0x56>
   26b0a:	77 20       	and	r7, r7
   26b0c:	19 f0       	breq	.+6      	; 0x26b14 <conv_brk+0xe2>
   26b0e:	8e 81       	ldd	r24, Y+6	; 0x06
   26b10:	80 62       	ori	r24, 0x20	; 32
   26b12:	8e 83       	std	Y+6, r24	; 0x06
   26b14:	31 11       	cpse	r19, r1
   26b16:	03 c0       	rjmp	.+6      	; 0x26b1e <conv_brk+0xec>
   26b18:	88 24       	eor	r8, r8
   26b1a:	83 94       	inc	r8
   26b1c:	17 c0       	rjmp	.+46     	; 0x26b4c <conv_brk+0x11a>
   26b1e:	f6 01       	movw	r30, r12
   26b20:	9e 01       	movw	r18, r28
   26b22:	2f 5d       	subi	r18, 0xDF	; 223
   26b24:	3f 4f       	sbci	r19, 0xFF	; 255
   26b26:	80 81       	ld	r24, Z
   26b28:	80 95       	com	r24
   26b2a:	81 93       	st	Z+, r24
   26b2c:	2e 17       	cp	r18, r30
   26b2e:	3f 07       	cpc	r19, r31
   26b30:	d1 f7       	brne	.-12     	; 0x26b26 <conv_brk+0xf4>
   26b32:	f2 cf       	rjmp	.-28     	; 0x26b18 <conv_brk+0xe6>
   26b34:	e1 14       	cp	r14, r1
   26b36:	f1 04       	cpc	r15, r1
   26b38:	29 f0       	breq	.+10     	; 0x26b44 <conv_brk+0x112>
   26b3a:	d7 01       	movw	r26, r14
   26b3c:	8c 93       	st	X, r24
   26b3e:	f7 01       	movw	r30, r14
   26b40:	31 96       	adiw	r30, 0x01	; 1
   26b42:	7f 01       	movw	r14, r30
   26b44:	9a 94       	dec	r9
   26b46:	81 2c       	mov	r8, r1
   26b48:	99 20       	and	r9, r9
   26b4a:	e9 f0       	breq	.+58     	; 0x26b86 <conv_brk+0x154>
   26b4c:	c5 01       	movw	r24, r10
   26b4e:	02 d4       	rcall	.+2052   	; 0x27354 <fgetc>
   26b50:	97 fd       	sbrc	r25, 7
   26b52:	17 c0       	rjmp	.+46     	; 0x26b82 <conv_brk+0x150>
   26b54:	fc 01       	movw	r30, r24
   26b56:	ff 27       	eor	r31, r31
   26b58:	23 e0       	ldi	r18, 0x03	; 3
   26b5a:	f5 95       	asr	r31
   26b5c:	e7 95       	ror	r30
   26b5e:	2a 95       	dec	r18
   26b60:	e1 f7       	brne	.-8      	; 0x26b5a <conv_brk+0x128>
   26b62:	ec 0d       	add	r30, r12
   26b64:	fd 1d       	adc	r31, r13
   26b66:	20 81       	ld	r18, Z
   26b68:	30 e0       	ldi	r19, 0x00	; 0
   26b6a:	ac 01       	movw	r20, r24
   26b6c:	47 70       	andi	r20, 0x07	; 7
   26b6e:	55 27       	eor	r21, r21
   26b70:	02 c0       	rjmp	.+4      	; 0x26b76 <conv_brk+0x144>
   26b72:	35 95       	asr	r19
   26b74:	27 95       	ror	r18
   26b76:	4a 95       	dec	r20
   26b78:	e2 f7       	brpl	.-8      	; 0x26b72 <conv_brk+0x140>
   26b7a:	20 fd       	sbrc	r18, 0
   26b7c:	db cf       	rjmp	.-74     	; 0x26b34 <conv_brk+0x102>
   26b7e:	b5 01       	movw	r22, r10
   26b80:	27 d4       	rcall	.+2126   	; 0x273d0 <ungetc>
   26b82:	81 10       	cpse	r8, r1
   26b84:	89 cf       	rjmp	.-238    	; 0x26a98 <conv_brk+0x66>
   26b86:	e1 14       	cp	r14, r1
   26b88:	f1 04       	cpc	r15, r1
   26b8a:	11 f0       	breq	.+4      	; 0x26b90 <conv_brk+0x15e>
   26b8c:	d7 01       	movw	r26, r14
   26b8e:	1c 92       	st	X, r1
   26b90:	c8 01       	movw	r24, r16
   26b92:	15 c0       	rjmp	.+42     	; 0x26bbe <conv_brk+0x18c>
   26b94:	42 2f       	mov	r20, r18
   26b96:	46 95       	lsr	r20
   26b98:	46 95       	lsr	r20
   26b9a:	46 95       	lsr	r20
   26b9c:	d6 01       	movw	r26, r12
   26b9e:	a4 0f       	add	r26, r20
   26ba0:	b1 1d       	adc	r27, r1
   26ba2:	42 2f       	mov	r20, r18
   26ba4:	47 70       	andi	r20, 0x07	; 7
   26ba6:	8b 01       	movw	r16, r22
   26ba8:	02 c0       	rjmp	.+4      	; 0x26bae <conv_brk+0x17c>
   26baa:	00 0f       	add	r16, r16
   26bac:	11 1f       	adc	r17, r17
   26bae:	4a 95       	dec	r20
   26bb0:	e2 f7       	brpl	.-8      	; 0x26baa <conv_brk+0x178>
   26bb2:	a8 01       	movw	r20, r16
   26bb4:	5c 91       	ld	r21, X
   26bb6:	45 2b       	or	r20, r21
   26bb8:	4c 93       	st	X, r20
   26bba:	62 2e       	mov	r6, r18
   26bbc:	a4 cf       	rjmp	.-184    	; 0x26b06 <conv_brk+0xd4>
   26bbe:	a0 96       	adiw	r28, 0x20	; 32
   26bc0:	cd bf       	out	0x3d, r28	; 61
   26bc2:	de bf       	out	0x3e, r29	; 62
   26bc4:	df 91       	pop	r29
   26bc6:	cf 91       	pop	r28
   26bc8:	1f 91       	pop	r17
   26bca:	0f 91       	pop	r16
   26bcc:	ff 90       	pop	r15
   26bce:	ef 90       	pop	r14
   26bd0:	df 90       	pop	r13
   26bd2:	cf 90       	pop	r12
   26bd4:	bf 90       	pop	r11
   26bd6:	af 90       	pop	r10
   26bd8:	9f 90       	pop	r9
   26bda:	8f 90       	pop	r8
   26bdc:	7f 90       	pop	r7
   26bde:	6f 90       	pop	r6
   26be0:	5f 90       	pop	r5
   26be2:	08 95       	ret

00026be4 <vfscanf>:
   26be4:	5f 92       	push	r5
   26be6:	6f 92       	push	r6
   26be8:	7f 92       	push	r7
   26bea:	8f 92       	push	r8
   26bec:	9f 92       	push	r9
   26bee:	af 92       	push	r10
   26bf0:	bf 92       	push	r11
   26bf2:	cf 92       	push	r12
   26bf4:	df 92       	push	r13
   26bf6:	ef 92       	push	r14
   26bf8:	ff 92       	push	r15
   26bfa:	0f 93       	push	r16
   26bfc:	1f 93       	push	r17
   26bfe:	cf 93       	push	r28
   26c00:	df 93       	push	r29
   26c02:	6c 01       	movw	r12, r24
   26c04:	eb 01       	movw	r28, r22
   26c06:	5a 01       	movw	r10, r20
   26c08:	fc 01       	movw	r30, r24
   26c0a:	16 82       	std	Z+6, r1	; 0x06
   26c0c:	17 82       	std	Z+7, r1	; 0x07
   26c0e:	51 2c       	mov	r5, r1
   26c10:	f6 01       	movw	r30, r12
   26c12:	e3 80       	ldd	r14, Z+3	; 0x03
   26c14:	fe 01       	movw	r30, r28
   26c16:	e3 fc       	sbrc	r14, 3
   26c18:	85 91       	lpm	r24, Z+
   26c1a:	e3 fe       	sbrs	r14, 3
   26c1c:	81 91       	ld	r24, Z+
   26c1e:	18 2f       	mov	r17, r24
   26c20:	ef 01       	movw	r28, r30
   26c22:	88 23       	and	r24, r24
   26c24:	09 f4       	brne	.+2      	; 0x26c28 <vfscanf+0x44>
   26c26:	e0 c0       	rjmp	.+448    	; 0x26de8 <vfscanf+0x204>
   26c28:	90 e0       	ldi	r25, 0x00	; 0
   26c2a:	15 dc       	rcall	.-2006   	; 0x26456 <isspace>
   26c2c:	89 2b       	or	r24, r25
   26c2e:	19 f0       	breq	.+6      	; 0x26c36 <vfscanf+0x52>
   26c30:	c6 01       	movw	r24, r12
   26c32:	5f de       	rcall	.-834    	; 0x268f2 <skip_spaces>
   26c34:	ed cf       	rjmp	.-38     	; 0x26c10 <vfscanf+0x2c>
   26c36:	15 32       	cpi	r17, 0x25	; 37
   26c38:	41 f4       	brne	.+16     	; 0x26c4a <vfscanf+0x66>
   26c3a:	fe 01       	movw	r30, r28
   26c3c:	e3 fc       	sbrc	r14, 3
   26c3e:	15 91       	lpm	r17, Z+
   26c40:	e3 fe       	sbrs	r14, 3
   26c42:	11 91       	ld	r17, Z+
   26c44:	ef 01       	movw	r28, r30
   26c46:	15 32       	cpi	r17, 0x25	; 37
   26c48:	71 f4       	brne	.+28     	; 0x26c66 <vfscanf+0x82>
   26c4a:	c6 01       	movw	r24, r12
   26c4c:	83 d3       	rcall	.+1798   	; 0x27354 <fgetc>
   26c4e:	97 fd       	sbrc	r25, 7
   26c50:	c9 c0       	rjmp	.+402    	; 0x26de4 <vfscanf+0x200>
   26c52:	41 2f       	mov	r20, r17
   26c54:	50 e0       	ldi	r21, 0x00	; 0
   26c56:	9c 01       	movw	r18, r24
   26c58:	33 27       	eor	r19, r19
   26c5a:	24 17       	cp	r18, r20
   26c5c:	35 07       	cpc	r19, r21
   26c5e:	c1 f2       	breq	.-80     	; 0x26c10 <vfscanf+0x2c>
   26c60:	b6 01       	movw	r22, r12
   26c62:	b6 d3       	rcall	.+1900   	; 0x273d0 <ungetc>
   26c64:	c1 c0       	rjmp	.+386    	; 0x26de8 <vfscanf+0x204>
   26c66:	1a 32       	cpi	r17, 0x2A	; 42
   26c68:	39 f4       	brne	.+14     	; 0x26c78 <vfscanf+0x94>
   26c6a:	e3 fc       	sbrc	r14, 3
   26c6c:	15 91       	lpm	r17, Z+
   26c6e:	e3 fe       	sbrs	r14, 3
   26c70:	11 91       	ld	r17, Z+
   26c72:	ef 01       	movw	r28, r30
   26c74:	01 e0       	ldi	r16, 0x01	; 1
   26c76:	01 c0       	rjmp	.+2      	; 0x26c7a <vfscanf+0x96>
   26c78:	00 e0       	ldi	r16, 0x00	; 0
   26c7a:	f1 2c       	mov	r15, r1
   26c7c:	20 ed       	ldi	r18, 0xD0	; 208
   26c7e:	21 0f       	add	r18, r17
   26c80:	2a 30       	cpi	r18, 0x0A	; 10
   26c82:	78 f4       	brcc	.+30     	; 0x26ca2 <vfscanf+0xbe>
   26c84:	02 60       	ori	r16, 0x02	; 2
   26c86:	6f 2d       	mov	r22, r15
   26c88:	70 e0       	ldi	r23, 0x00	; 0
   26c8a:	80 e0       	ldi	r24, 0x00	; 0
   26c8c:	90 e0       	ldi	r25, 0x00	; 0
   26c8e:	40 e2       	ldi	r20, 0x20	; 32
   26c90:	09 de       	rcall	.-1006   	; 0x268a4 <mulacc>
   26c92:	f6 2e       	mov	r15, r22
   26c94:	fe 01       	movw	r30, r28
   26c96:	e3 fc       	sbrc	r14, 3
   26c98:	15 91       	lpm	r17, Z+
   26c9a:	e3 fe       	sbrs	r14, 3
   26c9c:	11 91       	ld	r17, Z+
   26c9e:	ef 01       	movw	r28, r30
   26ca0:	ed cf       	rjmp	.-38     	; 0x26c7c <vfscanf+0x98>
   26ca2:	01 ff       	sbrs	r16, 1
   26ca4:	03 c0       	rjmp	.+6      	; 0x26cac <vfscanf+0xc8>
   26ca6:	f1 10       	cpse	r15, r1
   26ca8:	03 c0       	rjmp	.+6      	; 0x26cb0 <vfscanf+0xcc>
   26caa:	9e c0       	rjmp	.+316    	; 0x26de8 <vfscanf+0x204>
   26cac:	ff 24       	eor	r15, r15
   26cae:	fa 94       	dec	r15
   26cb0:	18 36       	cpi	r17, 0x68	; 104
   26cb2:	19 f0       	breq	.+6      	; 0x26cba <vfscanf+0xd6>
   26cb4:	1c 36       	cpi	r17, 0x6C	; 108
   26cb6:	51 f0       	breq	.+20     	; 0x26ccc <vfscanf+0xe8>
   26cb8:	10 c0       	rjmp	.+32     	; 0x26cda <vfscanf+0xf6>
   26cba:	fe 01       	movw	r30, r28
   26cbc:	e3 fc       	sbrc	r14, 3
   26cbe:	15 91       	lpm	r17, Z+
   26cc0:	e3 fe       	sbrs	r14, 3
   26cc2:	11 91       	ld	r17, Z+
   26cc4:	ef 01       	movw	r28, r30
   26cc6:	18 36       	cpi	r17, 0x68	; 104
   26cc8:	41 f4       	brne	.+16     	; 0x26cda <vfscanf+0xf6>
   26cca:	08 60       	ori	r16, 0x08	; 8
   26ccc:	04 60       	ori	r16, 0x04	; 4
   26cce:	fe 01       	movw	r30, r28
   26cd0:	e3 fc       	sbrc	r14, 3
   26cd2:	15 91       	lpm	r17, Z+
   26cd4:	e3 fe       	sbrs	r14, 3
   26cd6:	11 91       	ld	r17, Z+
   26cd8:	ef 01       	movw	r28, r30
   26cda:	11 23       	and	r17, r17
   26cdc:	09 f4       	brne	.+2      	; 0x26ce0 <vfscanf+0xfc>
   26cde:	84 c0       	rjmp	.+264    	; 0x26de8 <vfscanf+0x204>
   26ce0:	61 2f       	mov	r22, r17
   26ce2:	70 e0       	ldi	r23, 0x00	; 0
   26ce4:	84 e2       	ldi	r24, 0x24	; 36
   26ce6:	94 e0       	ldi	r25, 0x04	; 4
   26ce8:	2a d3       	rcall	.+1620   	; 0x2733e <strchr_P>
   26cea:	89 2b       	or	r24, r25
   26cec:	09 f4       	brne	.+2      	; 0x26cf0 <vfscanf+0x10c>
   26cee:	7c c0       	rjmp	.+248    	; 0x26de8 <vfscanf+0x204>
   26cf0:	00 fd       	sbrc	r16, 0
   26cf2:	07 c0       	rjmp	.+14     	; 0x26d02 <vfscanf+0x11e>
   26cf4:	f5 01       	movw	r30, r10
   26cf6:	80 80       	ld	r8, Z
   26cf8:	91 80       	ldd	r9, Z+1	; 0x01
   26cfa:	c5 01       	movw	r24, r10
   26cfc:	02 96       	adiw	r24, 0x02	; 2
   26cfe:	5c 01       	movw	r10, r24
   26d00:	02 c0       	rjmp	.+4      	; 0x26d06 <vfscanf+0x122>
   26d02:	81 2c       	mov	r8, r1
   26d04:	91 2c       	mov	r9, r1
   26d06:	1e 36       	cpi	r17, 0x6E	; 110
   26d08:	49 f4       	brne	.+18     	; 0x26d1c <vfscanf+0x138>
   26d0a:	f6 01       	movw	r30, r12
   26d0c:	46 81       	ldd	r20, Z+6	; 0x06
   26d0e:	57 81       	ldd	r21, Z+7	; 0x07
   26d10:	60 e0       	ldi	r22, 0x00	; 0
   26d12:	70 e0       	ldi	r23, 0x00	; 0
   26d14:	20 2f       	mov	r18, r16
   26d16:	c4 01       	movw	r24, r8
   26d18:	b9 dd       	rcall	.-1166   	; 0x2688c <putval>
   26d1a:	7a cf       	rjmp	.-268    	; 0x26c10 <vfscanf+0x2c>
   26d1c:	13 36       	cpi	r17, 0x63	; 99
   26d1e:	a1 f4       	brne	.+40     	; 0x26d48 <vfscanf+0x164>
   26d20:	01 fd       	sbrc	r16, 1
   26d22:	02 c0       	rjmp	.+4      	; 0x26d28 <vfscanf+0x144>
   26d24:	ff 24       	eor	r15, r15
   26d26:	f3 94       	inc	r15
   26d28:	c6 01       	movw	r24, r12
   26d2a:	14 d3       	rcall	.+1576   	; 0x27354 <fgetc>
   26d2c:	97 fd       	sbrc	r25, 7
   26d2e:	5a c0       	rjmp	.+180    	; 0x26de4 <vfscanf+0x200>
   26d30:	81 14       	cp	r8, r1
   26d32:	91 04       	cpc	r9, r1
   26d34:	29 f0       	breq	.+10     	; 0x26d40 <vfscanf+0x15c>
   26d36:	f4 01       	movw	r30, r8
   26d38:	80 83       	st	Z, r24
   26d3a:	c4 01       	movw	r24, r8
   26d3c:	01 96       	adiw	r24, 0x01	; 1
   26d3e:	4c 01       	movw	r8, r24
   26d40:	fa 94       	dec	r15
   26d42:	f1 10       	cpse	r15, r1
   26d44:	f1 cf       	rjmp	.-30     	; 0x26d28 <vfscanf+0x144>
   26d46:	4a c0       	rjmp	.+148    	; 0x26ddc <vfscanf+0x1f8>
   26d48:	1b 35       	cpi	r17, 0x5B	; 91
   26d4a:	51 f4       	brne	.+20     	; 0x26d60 <vfscanf+0x17c>
   26d4c:	9e 01       	movw	r18, r28
   26d4e:	a4 01       	movw	r20, r8
   26d50:	6f 2d       	mov	r22, r15
   26d52:	c6 01       	movw	r24, r12
   26d54:	6e de       	rcall	.-804    	; 0x26a32 <conv_brk>
   26d56:	ec 01       	movw	r28, r24
   26d58:	89 2b       	or	r24, r25
   26d5a:	09 f0       	breq	.+2      	; 0x26d5e <vfscanf+0x17a>
   26d5c:	3f c0       	rjmp	.+126    	; 0x26ddc <vfscanf+0x1f8>
   26d5e:	39 c0       	rjmp	.+114    	; 0x26dd2 <vfscanf+0x1ee>
   26d60:	c6 01       	movw	r24, r12
   26d62:	c7 dd       	rcall	.-1138   	; 0x268f2 <skip_spaces>
   26d64:	97 fd       	sbrc	r25, 7
   26d66:	3e c0       	rjmp	.+124    	; 0x26de4 <vfscanf+0x200>
   26d68:	1f 36       	cpi	r17, 0x6F	; 111
   26d6a:	49 f1       	breq	.+82     	; 0x26dbe <vfscanf+0x1da>
   26d6c:	28 f4       	brcc	.+10     	; 0x26d78 <vfscanf+0x194>
   26d6e:	14 36       	cpi	r17, 0x64	; 100
   26d70:	21 f1       	breq	.+72     	; 0x26dba <vfscanf+0x1d6>
   26d72:	19 36       	cpi	r17, 0x69	; 105
   26d74:	39 f1       	breq	.+78     	; 0x26dc4 <vfscanf+0x1e0>
   26d76:	25 c0       	rjmp	.+74     	; 0x26dc2 <vfscanf+0x1de>
   26d78:	13 37       	cpi	r17, 0x73	; 115
   26d7a:	71 f0       	breq	.+28     	; 0x26d98 <vfscanf+0x1b4>
   26d7c:	15 37       	cpi	r17, 0x75	; 117
   26d7e:	e9 f0       	breq	.+58     	; 0x26dba <vfscanf+0x1d6>
   26d80:	20 c0       	rjmp	.+64     	; 0x26dc2 <vfscanf+0x1de>
   26d82:	81 14       	cp	r8, r1
   26d84:	91 04       	cpc	r9, r1
   26d86:	29 f0       	breq	.+10     	; 0x26d92 <vfscanf+0x1ae>
   26d88:	f4 01       	movw	r30, r8
   26d8a:	60 82       	st	Z, r6
   26d8c:	c4 01       	movw	r24, r8
   26d8e:	01 96       	adiw	r24, 0x01	; 1
   26d90:	4c 01       	movw	r8, r24
   26d92:	fa 94       	dec	r15
   26d94:	ff 20       	and	r15, r15
   26d96:	59 f0       	breq	.+22     	; 0x26dae <vfscanf+0x1ca>
   26d98:	c6 01       	movw	r24, r12
   26d9a:	dc d2       	rcall	.+1464   	; 0x27354 <fgetc>
   26d9c:	3c 01       	movw	r6, r24
   26d9e:	97 fd       	sbrc	r25, 7
   26da0:	06 c0       	rjmp	.+12     	; 0x26dae <vfscanf+0x1ca>
   26da2:	59 db       	rcall	.-2382   	; 0x26456 <isspace>
   26da4:	89 2b       	or	r24, r25
   26da6:	69 f3       	breq	.-38     	; 0x26d82 <vfscanf+0x19e>
   26da8:	b6 01       	movw	r22, r12
   26daa:	c3 01       	movw	r24, r6
   26dac:	11 d3       	rcall	.+1570   	; 0x273d0 <ungetc>
   26dae:	81 14       	cp	r8, r1
   26db0:	91 04       	cpc	r9, r1
   26db2:	a1 f0       	breq	.+40     	; 0x26ddc <vfscanf+0x1f8>
   26db4:	f4 01       	movw	r30, r8
   26db6:	10 82       	st	Z, r1
   26db8:	11 c0       	rjmp	.+34     	; 0x26ddc <vfscanf+0x1f8>
   26dba:	00 62       	ori	r16, 0x20	; 32
   26dbc:	03 c0       	rjmp	.+6      	; 0x26dc4 <vfscanf+0x1e0>
   26dbe:	00 61       	ori	r16, 0x10	; 16
   26dc0:	01 c0       	rjmp	.+2      	; 0x26dc4 <vfscanf+0x1e0>
   26dc2:	00 64       	ori	r16, 0x40	; 64
   26dc4:	20 2f       	mov	r18, r16
   26dc6:	a4 01       	movw	r20, r8
   26dc8:	6f 2d       	mov	r22, r15
   26dca:	c6 01       	movw	r24, r12
   26dcc:	a8 dd       	rcall	.-1200   	; 0x2691e <conv_int>
   26dce:	81 11       	cpse	r24, r1
   26dd0:	05 c0       	rjmp	.+10     	; 0x26ddc <vfscanf+0x1f8>
   26dd2:	f6 01       	movw	r30, r12
   26dd4:	83 81       	ldd	r24, Z+3	; 0x03
   26dd6:	80 73       	andi	r24, 0x30	; 48
   26dd8:	29 f4       	brne	.+10     	; 0x26de4 <vfscanf+0x200>
   26dda:	06 c0       	rjmp	.+12     	; 0x26de8 <vfscanf+0x204>
   26ddc:	00 fd       	sbrc	r16, 0
   26dde:	18 cf       	rjmp	.-464    	; 0x26c10 <vfscanf+0x2c>
   26de0:	53 94       	inc	r5
   26de2:	16 cf       	rjmp	.-468    	; 0x26c10 <vfscanf+0x2c>
   26de4:	55 20       	and	r5, r5
   26de6:	19 f0       	breq	.+6      	; 0x26dee <vfscanf+0x20a>
   26de8:	85 2d       	mov	r24, r5
   26dea:	90 e0       	ldi	r25, 0x00	; 0
   26dec:	02 c0       	rjmp	.+4      	; 0x26df2 <vfscanf+0x20e>
   26dee:	8f ef       	ldi	r24, 0xFF	; 255
   26df0:	9f ef       	ldi	r25, 0xFF	; 255
   26df2:	df 91       	pop	r29
   26df4:	cf 91       	pop	r28
   26df6:	1f 91       	pop	r17
   26df8:	0f 91       	pop	r16
   26dfa:	ff 90       	pop	r15
   26dfc:	ef 90       	pop	r14
   26dfe:	df 90       	pop	r13
   26e00:	cf 90       	pop	r12
   26e02:	bf 90       	pop	r11
   26e04:	af 90       	pop	r10
   26e06:	9f 90       	pop	r9
   26e08:	8f 90       	pop	r8
   26e0a:	7f 90       	pop	r7
   26e0c:	6f 90       	pop	r6
   26e0e:	5f 90       	pop	r5
   26e10:	08 95       	ret

00026e12 <calloc>:
   26e12:	0f 93       	push	r16
   26e14:	1f 93       	push	r17
   26e16:	cf 93       	push	r28
   26e18:	df 93       	push	r29
   26e1a:	86 9f       	mul	r24, r22
   26e1c:	80 01       	movw	r16, r0
   26e1e:	87 9f       	mul	r24, r23
   26e20:	10 0d       	add	r17, r0
   26e22:	96 9f       	mul	r25, r22
   26e24:	10 0d       	add	r17, r0
   26e26:	11 24       	eor	r1, r1
   26e28:	c8 01       	movw	r24, r16
   26e2a:	0d d0       	rcall	.+26     	; 0x26e46 <malloc>
   26e2c:	ec 01       	movw	r28, r24
   26e2e:	00 97       	sbiw	r24, 0x00	; 0
   26e30:	21 f0       	breq	.+8      	; 0x26e3a <calloc+0x28>
   26e32:	a8 01       	movw	r20, r16
   26e34:	60 e0       	ldi	r22, 0x00	; 0
   26e36:	70 e0       	ldi	r23, 0x00	; 0
   26e38:	87 db       	rcall	.-2290   	; 0x26548 <memset>
   26e3a:	ce 01       	movw	r24, r28
   26e3c:	df 91       	pop	r29
   26e3e:	cf 91       	pop	r28
   26e40:	1f 91       	pop	r17
   26e42:	0f 91       	pop	r16
   26e44:	08 95       	ret

00026e46 <malloc>:
   26e46:	0f 93       	push	r16
   26e48:	1f 93       	push	r17
   26e4a:	cf 93       	push	r28
   26e4c:	df 93       	push	r29
   26e4e:	82 30       	cpi	r24, 0x02	; 2
   26e50:	91 05       	cpc	r25, r1
   26e52:	10 f4       	brcc	.+4      	; 0x26e58 <malloc+0x12>
   26e54:	82 e0       	ldi	r24, 0x02	; 2
   26e56:	90 e0       	ldi	r25, 0x00	; 0
   26e58:	e0 91 77 31 	lds	r30, 0x3177	; 0x803177 <__flp>
   26e5c:	f0 91 78 31 	lds	r31, 0x3178	; 0x803178 <__flp+0x1>
   26e60:	20 e0       	ldi	r18, 0x00	; 0
   26e62:	30 e0       	ldi	r19, 0x00	; 0
   26e64:	a0 e0       	ldi	r26, 0x00	; 0
   26e66:	b0 e0       	ldi	r27, 0x00	; 0
   26e68:	30 97       	sbiw	r30, 0x00	; 0
   26e6a:	19 f1       	breq	.+70     	; 0x26eb2 <malloc+0x6c>
   26e6c:	40 81       	ld	r20, Z
   26e6e:	51 81       	ldd	r21, Z+1	; 0x01
   26e70:	02 81       	ldd	r16, Z+2	; 0x02
   26e72:	13 81       	ldd	r17, Z+3	; 0x03
   26e74:	48 17       	cp	r20, r24
   26e76:	59 07       	cpc	r21, r25
   26e78:	c8 f0       	brcs	.+50     	; 0x26eac <malloc+0x66>
   26e7a:	84 17       	cp	r24, r20
   26e7c:	95 07       	cpc	r25, r21
   26e7e:	69 f4       	brne	.+26     	; 0x26e9a <malloc+0x54>
   26e80:	10 97       	sbiw	r26, 0x00	; 0
   26e82:	31 f0       	breq	.+12     	; 0x26e90 <malloc+0x4a>
   26e84:	12 96       	adiw	r26, 0x02	; 2
   26e86:	0c 93       	st	X, r16
   26e88:	12 97       	sbiw	r26, 0x02	; 2
   26e8a:	13 96       	adiw	r26, 0x03	; 3
   26e8c:	1c 93       	st	X, r17
   26e8e:	27 c0       	rjmp	.+78     	; 0x26ede <malloc+0x98>
   26e90:	00 93 77 31 	sts	0x3177, r16	; 0x803177 <__flp>
   26e94:	10 93 78 31 	sts	0x3178, r17	; 0x803178 <__flp+0x1>
   26e98:	22 c0       	rjmp	.+68     	; 0x26ede <malloc+0x98>
   26e9a:	21 15       	cp	r18, r1
   26e9c:	31 05       	cpc	r19, r1
   26e9e:	19 f0       	breq	.+6      	; 0x26ea6 <malloc+0x60>
   26ea0:	42 17       	cp	r20, r18
   26ea2:	53 07       	cpc	r21, r19
   26ea4:	18 f4       	brcc	.+6      	; 0x26eac <malloc+0x66>
   26ea6:	9a 01       	movw	r18, r20
   26ea8:	bd 01       	movw	r22, r26
   26eaa:	ef 01       	movw	r28, r30
   26eac:	df 01       	movw	r26, r30
   26eae:	f8 01       	movw	r30, r16
   26eb0:	db cf       	rjmp	.-74     	; 0x26e68 <malloc+0x22>
   26eb2:	21 15       	cp	r18, r1
   26eb4:	31 05       	cpc	r19, r1
   26eb6:	f9 f0       	breq	.+62     	; 0x26ef6 <malloc+0xb0>
   26eb8:	28 1b       	sub	r18, r24
   26eba:	39 0b       	sbc	r19, r25
   26ebc:	24 30       	cpi	r18, 0x04	; 4
   26ebe:	31 05       	cpc	r19, r1
   26ec0:	80 f4       	brcc	.+32     	; 0x26ee2 <malloc+0x9c>
   26ec2:	8a 81       	ldd	r24, Y+2	; 0x02
   26ec4:	9b 81       	ldd	r25, Y+3	; 0x03
   26ec6:	61 15       	cp	r22, r1
   26ec8:	71 05       	cpc	r23, r1
   26eca:	21 f0       	breq	.+8      	; 0x26ed4 <malloc+0x8e>
   26ecc:	fb 01       	movw	r30, r22
   26ece:	82 83       	std	Z+2, r24	; 0x02
   26ed0:	93 83       	std	Z+3, r25	; 0x03
   26ed2:	04 c0       	rjmp	.+8      	; 0x26edc <malloc+0x96>
   26ed4:	80 93 77 31 	sts	0x3177, r24	; 0x803177 <__flp>
   26ed8:	90 93 78 31 	sts	0x3178, r25	; 0x803178 <__flp+0x1>
   26edc:	fe 01       	movw	r30, r28
   26ede:	32 96       	adiw	r30, 0x02	; 2
   26ee0:	44 c0       	rjmp	.+136    	; 0x26f6a <malloc+0x124>
   26ee2:	fe 01       	movw	r30, r28
   26ee4:	e2 0f       	add	r30, r18
   26ee6:	f3 1f       	adc	r31, r19
   26ee8:	81 93       	st	Z+, r24
   26eea:	91 93       	st	Z+, r25
   26eec:	22 50       	subi	r18, 0x02	; 2
   26eee:	31 09       	sbc	r19, r1
   26ef0:	28 83       	st	Y, r18
   26ef2:	39 83       	std	Y+1, r19	; 0x01
   26ef4:	3a c0       	rjmp	.+116    	; 0x26f6a <malloc+0x124>
   26ef6:	20 91 75 31 	lds	r18, 0x3175	; 0x803175 <__brkval>
   26efa:	30 91 76 31 	lds	r19, 0x3176	; 0x803176 <__brkval+0x1>
   26efe:	23 2b       	or	r18, r19
   26f00:	41 f4       	brne	.+16     	; 0x26f12 <malloc+0xcc>
   26f02:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
   26f06:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
   26f0a:	20 93 75 31 	sts	0x3175, r18	; 0x803175 <__brkval>
   26f0e:	30 93 76 31 	sts	0x3176, r19	; 0x803176 <__brkval+0x1>
   26f12:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__data_start>
   26f16:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__data_start+0x1>
   26f1a:	21 15       	cp	r18, r1
   26f1c:	31 05       	cpc	r19, r1
   26f1e:	41 f4       	brne	.+16     	; 0x26f30 <malloc+0xea>
   26f20:	2d b7       	in	r18, 0x3d	; 61
   26f22:	3e b7       	in	r19, 0x3e	; 62
   26f24:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
   26f28:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
   26f2c:	24 1b       	sub	r18, r20
   26f2e:	35 0b       	sbc	r19, r21
   26f30:	e0 91 75 31 	lds	r30, 0x3175	; 0x803175 <__brkval>
   26f34:	f0 91 76 31 	lds	r31, 0x3176	; 0x803176 <__brkval+0x1>
   26f38:	e2 17       	cp	r30, r18
   26f3a:	f3 07       	cpc	r31, r19
   26f3c:	a0 f4       	brcc	.+40     	; 0x26f66 <malloc+0x120>
   26f3e:	2e 1b       	sub	r18, r30
   26f40:	3f 0b       	sbc	r19, r31
   26f42:	28 17       	cp	r18, r24
   26f44:	39 07       	cpc	r19, r25
   26f46:	78 f0       	brcs	.+30     	; 0x26f66 <malloc+0x120>
   26f48:	ac 01       	movw	r20, r24
   26f4a:	4e 5f       	subi	r20, 0xFE	; 254
   26f4c:	5f 4f       	sbci	r21, 0xFF	; 255
   26f4e:	24 17       	cp	r18, r20
   26f50:	35 07       	cpc	r19, r21
   26f52:	48 f0       	brcs	.+18     	; 0x26f66 <malloc+0x120>
   26f54:	4e 0f       	add	r20, r30
   26f56:	5f 1f       	adc	r21, r31
   26f58:	40 93 75 31 	sts	0x3175, r20	; 0x803175 <__brkval>
   26f5c:	50 93 76 31 	sts	0x3176, r21	; 0x803176 <__brkval+0x1>
   26f60:	81 93       	st	Z+, r24
   26f62:	91 93       	st	Z+, r25
   26f64:	02 c0       	rjmp	.+4      	; 0x26f6a <malloc+0x124>
   26f66:	e0 e0       	ldi	r30, 0x00	; 0
   26f68:	f0 e0       	ldi	r31, 0x00	; 0
   26f6a:	cf 01       	movw	r24, r30
   26f6c:	df 91       	pop	r29
   26f6e:	cf 91       	pop	r28
   26f70:	1f 91       	pop	r17
   26f72:	0f 91       	pop	r16
   26f74:	08 95       	ret

00026f76 <free>:
   26f76:	cf 93       	push	r28
   26f78:	df 93       	push	r29
   26f7a:	00 97       	sbiw	r24, 0x00	; 0
   26f7c:	09 f4       	brne	.+2      	; 0x26f80 <free+0xa>
   26f7e:	81 c0       	rjmp	.+258    	; 0x27082 <free+0x10c>
   26f80:	fc 01       	movw	r30, r24
   26f82:	32 97       	sbiw	r30, 0x02	; 2
   26f84:	12 82       	std	Z+2, r1	; 0x02
   26f86:	13 82       	std	Z+3, r1	; 0x03
   26f88:	a0 91 77 31 	lds	r26, 0x3177	; 0x803177 <__flp>
   26f8c:	b0 91 78 31 	lds	r27, 0x3178	; 0x803178 <__flp+0x1>
   26f90:	10 97       	sbiw	r26, 0x00	; 0
   26f92:	81 f4       	brne	.+32     	; 0x26fb4 <free+0x3e>
   26f94:	20 81       	ld	r18, Z
   26f96:	31 81       	ldd	r19, Z+1	; 0x01
   26f98:	82 0f       	add	r24, r18
   26f9a:	93 1f       	adc	r25, r19
   26f9c:	20 91 75 31 	lds	r18, 0x3175	; 0x803175 <__brkval>
   26fa0:	30 91 76 31 	lds	r19, 0x3176	; 0x803176 <__brkval+0x1>
   26fa4:	28 17       	cp	r18, r24
   26fa6:	39 07       	cpc	r19, r25
   26fa8:	51 f5       	brne	.+84     	; 0x26ffe <free+0x88>
   26faa:	e0 93 75 31 	sts	0x3175, r30	; 0x803175 <__brkval>
   26fae:	f0 93 76 31 	sts	0x3176, r31	; 0x803176 <__brkval+0x1>
   26fb2:	67 c0       	rjmp	.+206    	; 0x27082 <free+0x10c>
   26fb4:	ed 01       	movw	r28, r26
   26fb6:	20 e0       	ldi	r18, 0x00	; 0
   26fb8:	30 e0       	ldi	r19, 0x00	; 0
   26fba:	ce 17       	cp	r28, r30
   26fbc:	df 07       	cpc	r29, r31
   26fbe:	40 f4       	brcc	.+16     	; 0x26fd0 <free+0x5a>
   26fc0:	4a 81       	ldd	r20, Y+2	; 0x02
   26fc2:	5b 81       	ldd	r21, Y+3	; 0x03
   26fc4:	9e 01       	movw	r18, r28
   26fc6:	41 15       	cp	r20, r1
   26fc8:	51 05       	cpc	r21, r1
   26fca:	f1 f0       	breq	.+60     	; 0x27008 <free+0x92>
   26fcc:	ea 01       	movw	r28, r20
   26fce:	f5 cf       	rjmp	.-22     	; 0x26fba <free+0x44>
   26fd0:	c2 83       	std	Z+2, r28	; 0x02
   26fd2:	d3 83       	std	Z+3, r29	; 0x03
   26fd4:	40 81       	ld	r20, Z
   26fd6:	51 81       	ldd	r21, Z+1	; 0x01
   26fd8:	84 0f       	add	r24, r20
   26fda:	95 1f       	adc	r25, r21
   26fdc:	c8 17       	cp	r28, r24
   26fde:	d9 07       	cpc	r29, r25
   26fe0:	59 f4       	brne	.+22     	; 0x26ff8 <free+0x82>
   26fe2:	88 81       	ld	r24, Y
   26fe4:	99 81       	ldd	r25, Y+1	; 0x01
   26fe6:	84 0f       	add	r24, r20
   26fe8:	95 1f       	adc	r25, r21
   26fea:	02 96       	adiw	r24, 0x02	; 2
   26fec:	80 83       	st	Z, r24
   26fee:	91 83       	std	Z+1, r25	; 0x01
   26ff0:	8a 81       	ldd	r24, Y+2	; 0x02
   26ff2:	9b 81       	ldd	r25, Y+3	; 0x03
   26ff4:	82 83       	std	Z+2, r24	; 0x02
   26ff6:	93 83       	std	Z+3, r25	; 0x03
   26ff8:	21 15       	cp	r18, r1
   26ffa:	31 05       	cpc	r19, r1
   26ffc:	29 f4       	brne	.+10     	; 0x27008 <free+0x92>
   26ffe:	e0 93 77 31 	sts	0x3177, r30	; 0x803177 <__flp>
   27002:	f0 93 78 31 	sts	0x3178, r31	; 0x803178 <__flp+0x1>
   27006:	3d c0       	rjmp	.+122    	; 0x27082 <free+0x10c>
   27008:	e9 01       	movw	r28, r18
   2700a:	ea 83       	std	Y+2, r30	; 0x02
   2700c:	fb 83       	std	Y+3, r31	; 0x03
   2700e:	49 91       	ld	r20, Y+
   27010:	59 91       	ld	r21, Y+
   27012:	c4 0f       	add	r28, r20
   27014:	d5 1f       	adc	r29, r21
   27016:	ec 17       	cp	r30, r28
   27018:	fd 07       	cpc	r31, r29
   2701a:	61 f4       	brne	.+24     	; 0x27034 <free+0xbe>
   2701c:	80 81       	ld	r24, Z
   2701e:	91 81       	ldd	r25, Z+1	; 0x01
   27020:	84 0f       	add	r24, r20
   27022:	95 1f       	adc	r25, r21
   27024:	02 96       	adiw	r24, 0x02	; 2
   27026:	e9 01       	movw	r28, r18
   27028:	88 83       	st	Y, r24
   2702a:	99 83       	std	Y+1, r25	; 0x01
   2702c:	82 81       	ldd	r24, Z+2	; 0x02
   2702e:	93 81       	ldd	r25, Z+3	; 0x03
   27030:	8a 83       	std	Y+2, r24	; 0x02
   27032:	9b 83       	std	Y+3, r25	; 0x03
   27034:	e0 e0       	ldi	r30, 0x00	; 0
   27036:	f0 e0       	ldi	r31, 0x00	; 0
   27038:	12 96       	adiw	r26, 0x02	; 2
   2703a:	8d 91       	ld	r24, X+
   2703c:	9c 91       	ld	r25, X
   2703e:	13 97       	sbiw	r26, 0x03	; 3
   27040:	00 97       	sbiw	r24, 0x00	; 0
   27042:	19 f0       	breq	.+6      	; 0x2704a <free+0xd4>
   27044:	fd 01       	movw	r30, r26
   27046:	dc 01       	movw	r26, r24
   27048:	f7 cf       	rjmp	.-18     	; 0x27038 <free+0xc2>
   2704a:	8d 91       	ld	r24, X+
   2704c:	9c 91       	ld	r25, X
   2704e:	11 97       	sbiw	r26, 0x01	; 1
   27050:	9d 01       	movw	r18, r26
   27052:	2e 5f       	subi	r18, 0xFE	; 254
   27054:	3f 4f       	sbci	r19, 0xFF	; 255
   27056:	82 0f       	add	r24, r18
   27058:	93 1f       	adc	r25, r19
   2705a:	20 91 75 31 	lds	r18, 0x3175	; 0x803175 <__brkval>
   2705e:	30 91 76 31 	lds	r19, 0x3176	; 0x803176 <__brkval+0x1>
   27062:	28 17       	cp	r18, r24
   27064:	39 07       	cpc	r19, r25
   27066:	69 f4       	brne	.+26     	; 0x27082 <free+0x10c>
   27068:	30 97       	sbiw	r30, 0x00	; 0
   2706a:	29 f4       	brne	.+10     	; 0x27076 <free+0x100>
   2706c:	10 92 77 31 	sts	0x3177, r1	; 0x803177 <__flp>
   27070:	10 92 78 31 	sts	0x3178, r1	; 0x803178 <__flp+0x1>
   27074:	02 c0       	rjmp	.+4      	; 0x2707a <free+0x104>
   27076:	12 82       	std	Z+2, r1	; 0x02
   27078:	13 82       	std	Z+3, r1	; 0x03
   2707a:	a0 93 75 31 	sts	0x3175, r26	; 0x803175 <__brkval>
   2707e:	b0 93 76 31 	sts	0x3176, r27	; 0x803176 <__brkval+0x1>
   27082:	df 91       	pop	r29
   27084:	cf 91       	pop	r28
   27086:	08 95       	ret

00027088 <strtod>:
   27088:	8f 92       	push	r8
   2708a:	9f 92       	push	r9
   2708c:	af 92       	push	r10
   2708e:	bf 92       	push	r11
   27090:	cf 92       	push	r12
   27092:	df 92       	push	r13
   27094:	ef 92       	push	r14
   27096:	ff 92       	push	r15
   27098:	0f 93       	push	r16
   2709a:	1f 93       	push	r17
   2709c:	cf 93       	push	r28
   2709e:	df 93       	push	r29
   270a0:	ec 01       	movw	r28, r24
   270a2:	6b 01       	movw	r12, r22
   270a4:	61 15       	cp	r22, r1
   270a6:	71 05       	cpc	r23, r1
   270a8:	19 f0       	breq	.+6      	; 0x270b0 <strtod+0x28>
   270aa:	fb 01       	movw	r30, r22
   270ac:	80 83       	st	Z, r24
   270ae:	91 83       	std	Z+1, r25	; 0x01
   270b0:	7e 01       	movw	r14, r28
   270b2:	ff ef       	ldi	r31, 0xFF	; 255
   270b4:	ef 1a       	sub	r14, r31
   270b6:	ff 0a       	sbc	r15, r31
   270b8:	08 81       	ld	r16, Y
   270ba:	80 2f       	mov	r24, r16
   270bc:	90 e0       	ldi	r25, 0x00	; 0
   270be:	cb d9       	rcall	.-3178   	; 0x26456 <isspace>
   270c0:	89 2b       	or	r24, r25
   270c2:	11 f0       	breq	.+4      	; 0x270c8 <strtod+0x40>
   270c4:	e7 01       	movw	r28, r14
   270c6:	f4 cf       	rjmp	.-24     	; 0x270b0 <strtod+0x28>
   270c8:	0d 32       	cpi	r16, 0x2D	; 45
   270ca:	39 f4       	brne	.+14     	; 0x270da <strtod+0x52>
   270cc:	7e 01       	movw	r14, r28
   270ce:	82 e0       	ldi	r24, 0x02	; 2
   270d0:	e8 0e       	add	r14, r24
   270d2:	f1 1c       	adc	r15, r1
   270d4:	09 81       	ldd	r16, Y+1	; 0x01
   270d6:	11 e0       	ldi	r17, 0x01	; 1
   270d8:	08 c0       	rjmp	.+16     	; 0x270ea <strtod+0x62>
   270da:	0b 32       	cpi	r16, 0x2B	; 43
   270dc:	29 f4       	brne	.+10     	; 0x270e8 <strtod+0x60>
   270de:	7e 01       	movw	r14, r28
   270e0:	92 e0       	ldi	r25, 0x02	; 2
   270e2:	e9 0e       	add	r14, r25
   270e4:	f1 1c       	adc	r15, r1
   270e6:	09 81       	ldd	r16, Y+1	; 0x01
   270e8:	10 e0       	ldi	r17, 0x00	; 0
   270ea:	e7 01       	movw	r28, r14
   270ec:	21 97       	sbiw	r28, 0x01	; 1
   270ee:	43 e0       	ldi	r20, 0x03	; 3
   270f0:	50 e0       	ldi	r21, 0x00	; 0
   270f2:	68 e3       	ldi	r22, 0x38	; 56
   270f4:	74 e0       	ldi	r23, 0x04	; 4
   270f6:	ce 01       	movw	r24, r28
   270f8:	c6 d9       	rcall	.-3188   	; 0x26486 <strncasecmp_P>
   270fa:	89 2b       	or	r24, r25
   270fc:	b9 f4       	brne	.+46     	; 0x2712c <strtod+0xa4>
   270fe:	23 96       	adiw	r28, 0x03	; 3
   27100:	45 e0       	ldi	r20, 0x05	; 5
   27102:	50 e0       	ldi	r21, 0x00	; 0
   27104:	63 e3       	ldi	r22, 0x33	; 51
   27106:	74 e0       	ldi	r23, 0x04	; 4
   27108:	ce 01       	movw	r24, r28
   2710a:	bd d9       	rcall	.-3206   	; 0x26486 <strncasecmp_P>
   2710c:	89 2b       	or	r24, r25
   2710e:	09 f4       	brne	.+2      	; 0x27112 <strtod+0x8a>
   27110:	25 96       	adiw	r28, 0x05	; 5
   27112:	c1 14       	cp	r12, r1
   27114:	d1 04       	cpc	r13, r1
   27116:	19 f0       	breq	.+6      	; 0x2711e <strtod+0x96>
   27118:	f6 01       	movw	r30, r12
   2711a:	c0 83       	st	Z, r28
   2711c:	d1 83       	std	Z+1, r29	; 0x01
   2711e:	11 11       	cpse	r17, r1
   27120:	f5 c0       	rjmp	.+490    	; 0x2730c <strtod+0x284>
   27122:	60 e0       	ldi	r22, 0x00	; 0
   27124:	70 e0       	ldi	r23, 0x00	; 0
   27126:	80 e8       	ldi	r24, 0x80	; 128
   27128:	9f e7       	ldi	r25, 0x7F	; 127
   2712a:	f9 c0       	rjmp	.+498    	; 0x2731e <strtod+0x296>
   2712c:	43 e0       	ldi	r20, 0x03	; 3
   2712e:	50 e0       	ldi	r21, 0x00	; 0
   27130:	60 e3       	ldi	r22, 0x30	; 48
   27132:	74 e0       	ldi	r23, 0x04	; 4
   27134:	ce 01       	movw	r24, r28
   27136:	a7 d9       	rcall	.-3250   	; 0x26486 <strncasecmp_P>
   27138:	89 2b       	or	r24, r25
   2713a:	59 f4       	brne	.+22     	; 0x27152 <strtod+0xca>
   2713c:	c1 14       	cp	r12, r1
   2713e:	d1 04       	cpc	r13, r1
   27140:	09 f4       	brne	.+2      	; 0x27144 <strtod+0xbc>
   27142:	e9 c0       	rjmp	.+466    	; 0x27316 <strtod+0x28e>
   27144:	f2 e0       	ldi	r31, 0x02	; 2
   27146:	ef 0e       	add	r14, r31
   27148:	f1 1c       	adc	r15, r1
   2714a:	f6 01       	movw	r30, r12
   2714c:	e0 82       	st	Z, r14
   2714e:	f1 82       	std	Z+1, r15	; 0x01
   27150:	e2 c0       	rjmp	.+452    	; 0x27316 <strtod+0x28e>
   27152:	20 e0       	ldi	r18, 0x00	; 0
   27154:	30 e0       	ldi	r19, 0x00	; 0
   27156:	a9 01       	movw	r20, r18
   27158:	c0 e0       	ldi	r28, 0x00	; 0
   2715a:	d0 e0       	ldi	r29, 0x00	; 0
   2715c:	f7 01       	movw	r30, r14
   2715e:	60 ed       	ldi	r22, 0xD0	; 208
   27160:	a6 2e       	mov	r10, r22
   27162:	a0 0e       	add	r10, r16
   27164:	89 e0       	ldi	r24, 0x09	; 9
   27166:	8a 15       	cp	r24, r10
   27168:	30 f1       	brcs	.+76     	; 0x271b6 <strtod+0x12e>
   2716a:	91 2f       	mov	r25, r17
   2716c:	92 60       	ori	r25, 0x02	; 2
   2716e:	b9 2e       	mov	r11, r25
   27170:	81 2f       	mov	r24, r17
   27172:	88 70       	andi	r24, 0x08	; 8
   27174:	12 ff       	sbrs	r17, 2
   27176:	04 c0       	rjmp	.+8      	; 0x27180 <strtod+0xf8>
   27178:	81 11       	cpse	r24, r1
   2717a:	24 c0       	rjmp	.+72     	; 0x271c4 <strtod+0x13c>
   2717c:	21 96       	adiw	r28, 0x01	; 1
   2717e:	22 c0       	rjmp	.+68     	; 0x271c4 <strtod+0x13c>
   27180:	81 11       	cpse	r24, r1
   27182:	21 97       	sbiw	r28, 0x01	; 1
   27184:	a5 e0       	ldi	r26, 0x05	; 5
   27186:	b0 e0       	ldi	r27, 0x00	; 0
   27188:	0f 94 53 2e 	call	0x25ca6	; 0x25ca6 <__muluhisi3>
   2718c:	dc 01       	movw	r26, r24
   2718e:	cb 01       	movw	r24, r22
   27190:	88 0f       	add	r24, r24
   27192:	99 1f       	adc	r25, r25
   27194:	aa 1f       	adc	r26, r26
   27196:	bb 1f       	adc	r27, r27
   27198:	9c 01       	movw	r18, r24
   2719a:	ad 01       	movw	r20, r26
   2719c:	2a 0d       	add	r18, r10
   2719e:	31 1d       	adc	r19, r1
   271a0:	41 1d       	adc	r20, r1
   271a2:	51 1d       	adc	r21, r1
   271a4:	28 39       	cpi	r18, 0x98	; 152
   271a6:	89 e9       	ldi	r24, 0x99	; 153
   271a8:	38 07       	cpc	r19, r24
   271aa:	48 07       	cpc	r20, r24
   271ac:	89 e1       	ldi	r24, 0x19	; 25
   271ae:	58 07       	cpc	r21, r24
   271b0:	48 f0       	brcs	.+18     	; 0x271c4 <strtod+0x13c>
   271b2:	16 60       	ori	r17, 0x06	; 6
   271b4:	06 c0       	rjmp	.+12     	; 0x271c2 <strtod+0x13a>
   271b6:	9e ef       	ldi	r25, 0xFE	; 254
   271b8:	a9 12       	cpse	r10, r25
   271ba:	0a c0       	rjmp	.+20     	; 0x271d0 <strtod+0x148>
   271bc:	13 fd       	sbrc	r17, 3
   271be:	40 c0       	rjmp	.+128    	; 0x27240 <strtod+0x1b8>
   271c0:	18 60       	ori	r17, 0x08	; 8
   271c2:	b1 2e       	mov	r11, r17
   271c4:	8f ef       	ldi	r24, 0xFF	; 255
   271c6:	e8 1a       	sub	r14, r24
   271c8:	f8 0a       	sbc	r15, r24
   271ca:	00 81       	ld	r16, Z
   271cc:	1b 2d       	mov	r17, r11
   271ce:	c6 cf       	rjmp	.-116    	; 0x2715c <strtod+0xd4>
   271d0:	80 2f       	mov	r24, r16
   271d2:	8f 7d       	andi	r24, 0xDF	; 223
   271d4:	85 34       	cpi	r24, 0x45	; 69
   271d6:	a1 f5       	brne	.+104    	; 0x27240 <strtod+0x1b8>
   271d8:	80 81       	ld	r24, Z
   271da:	8d 32       	cpi	r24, 0x2D	; 45
   271dc:	11 f4       	brne	.+4      	; 0x271e2 <strtod+0x15a>
   271de:	10 61       	ori	r17, 0x10	; 16
   271e0:	06 c0       	rjmp	.+12     	; 0x271ee <strtod+0x166>
   271e2:	8b 32       	cpi	r24, 0x2B	; 43
   271e4:	21 f0       	breq	.+8      	; 0x271ee <strtod+0x166>
   271e6:	31 96       	adiw	r30, 0x01	; 1
   271e8:	61 e0       	ldi	r22, 0x01	; 1
   271ea:	70 e0       	ldi	r23, 0x00	; 0
   271ec:	04 c0       	rjmp	.+8      	; 0x271f6 <strtod+0x16e>
   271ee:	81 81       	ldd	r24, Z+1	; 0x01
   271f0:	32 96       	adiw	r30, 0x02	; 2
   271f2:	62 e0       	ldi	r22, 0x02	; 2
   271f4:	70 e0       	ldi	r23, 0x00	; 0
   271f6:	80 53       	subi	r24, 0x30	; 48
   271f8:	8a 30       	cpi	r24, 0x0A	; 10
   271fa:	18 f0       	brcs	.+6      	; 0x27202 <strtod+0x17a>
   271fc:	e6 1b       	sub	r30, r22
   271fe:	f7 0b       	sbc	r31, r23
   27200:	1f c0       	rjmp	.+62     	; 0x27240 <strtod+0x1b8>
   27202:	60 e0       	ldi	r22, 0x00	; 0
   27204:	70 e0       	ldi	r23, 0x00	; 0
   27206:	60 38       	cpi	r22, 0x80	; 128
   27208:	9c e0       	ldi	r25, 0x0C	; 12
   2720a:	79 07       	cpc	r23, r25
   2720c:	5c f4       	brge	.+22     	; 0x27224 <strtod+0x19c>
   2720e:	db 01       	movw	r26, r22
   27210:	aa 0f       	add	r26, r26
   27212:	bb 1f       	adc	r27, r27
   27214:	aa 0f       	add	r26, r26
   27216:	bb 1f       	adc	r27, r27
   27218:	6a 0f       	add	r22, r26
   2721a:	7b 1f       	adc	r23, r27
   2721c:	66 0f       	add	r22, r22
   2721e:	77 1f       	adc	r23, r23
   27220:	68 0f       	add	r22, r24
   27222:	71 1d       	adc	r23, r1
   27224:	31 96       	adiw	r30, 0x01	; 1
   27226:	df 01       	movw	r26, r30
   27228:	11 97       	sbiw	r26, 0x01	; 1
   2722a:	8c 91       	ld	r24, X
   2722c:	80 53       	subi	r24, 0x30	; 48
   2722e:	8a 30       	cpi	r24, 0x0A	; 10
   27230:	50 f3       	brcs	.-44     	; 0x27206 <strtod+0x17e>
   27232:	14 ff       	sbrs	r17, 4
   27234:	03 c0       	rjmp	.+6      	; 0x2723c <strtod+0x1b4>
   27236:	71 95       	neg	r23
   27238:	61 95       	neg	r22
   2723a:	71 09       	sbc	r23, r1
   2723c:	c6 0f       	add	r28, r22
   2723e:	d7 1f       	adc	r29, r23
   27240:	11 ff       	sbrs	r17, 1
   27242:	08 c0       	rjmp	.+16     	; 0x27254 <strtod+0x1cc>
   27244:	c1 14       	cp	r12, r1
   27246:	d1 04       	cpc	r13, r1
   27248:	29 f0       	breq	.+10     	; 0x27254 <strtod+0x1cc>
   2724a:	cf 01       	movw	r24, r30
   2724c:	01 97       	sbiw	r24, 0x01	; 1
   2724e:	f6 01       	movw	r30, r12
   27250:	80 83       	st	Z, r24
   27252:	91 83       	std	Z+1, r25	; 0x01
   27254:	ca 01       	movw	r24, r20
   27256:	b9 01       	movw	r22, r18
   27258:	0f 94 df 26 	call	0x24dbe	; 0x24dbe <__floatunsisf>
   2725c:	21 2f       	mov	r18, r17
   2725e:	23 70       	andi	r18, 0x03	; 3
   27260:	23 30       	cpi	r18, 0x03	; 3
   27262:	19 f0       	breq	.+6      	; 0x2726a <strtod+0x1e2>
   27264:	4b 01       	movw	r8, r22
   27266:	5c 01       	movw	r10, r24
   27268:	06 c0       	rjmp	.+12     	; 0x27276 <strtod+0x1ee>
   2726a:	4b 01       	movw	r8, r22
   2726c:	5c 01       	movw	r10, r24
   2726e:	b7 fa       	bst	r11, 7
   27270:	b0 94       	com	r11
   27272:	b7 f8       	bld	r11, 7
   27274:	b0 94       	com	r11
   27276:	20 e0       	ldi	r18, 0x00	; 0
   27278:	30 e0       	ldi	r19, 0x00	; 0
   2727a:	a9 01       	movw	r20, r18
   2727c:	c5 01       	movw	r24, r10
   2727e:	b4 01       	movw	r22, r8
   27280:	0f 94 05 26 	call	0x24c0a	; 0x24c0a <__cmpsf2>
   27284:	88 23       	and	r24, r24
   27286:	09 f4       	brne	.+2      	; 0x2728a <strtod+0x202>
   27288:	3e c0       	rjmp	.+124    	; 0x27306 <strtod+0x27e>
   2728a:	d7 ff       	sbrs	r29, 7
   2728c:	06 c0       	rjmp	.+12     	; 0x2729a <strtod+0x212>
   2728e:	d1 95       	neg	r29
   27290:	c1 95       	neg	r28
   27292:	d1 09       	sbc	r29, r1
   27294:	0f e4       	ldi	r16, 0x4F	; 79
   27296:	14 e0       	ldi	r17, 0x04	; 4
   27298:	02 c0       	rjmp	.+4      	; 0x2729e <strtod+0x216>
   2729a:	07 e6       	ldi	r16, 0x67	; 103
   2729c:	14 e0       	ldi	r17, 0x04	; 4
   2729e:	68 01       	movw	r12, r16
   272a0:	f8 e1       	ldi	r31, 0x18	; 24
   272a2:	cf 1a       	sub	r12, r31
   272a4:	d1 08       	sbc	r13, r1
   272a6:	90 e2       	ldi	r25, 0x20	; 32
   272a8:	e9 2e       	mov	r14, r25
   272aa:	f1 2c       	mov	r15, r1
   272ac:	ce 15       	cp	r28, r14
   272ae:	df 05       	cpc	r29, r15
   272b0:	74 f0       	brlt	.+28     	; 0x272ce <strtod+0x246>
   272b2:	f8 01       	movw	r30, r16
   272b4:	25 91       	lpm	r18, Z+
   272b6:	35 91       	lpm	r19, Z+
   272b8:	45 91       	lpm	r20, Z+
   272ba:	54 91       	lpm	r21, Z
   272bc:	c5 01       	movw	r24, r10
   272be:	b4 01       	movw	r22, r8
   272c0:	0f 94 61 28 	call	0x250c2	; 0x250c2 <__mulsf3>
   272c4:	4b 01       	movw	r8, r22
   272c6:	5c 01       	movw	r10, r24
   272c8:	ce 19       	sub	r28, r14
   272ca:	df 09       	sbc	r29, r15
   272cc:	ef cf       	rjmp	.-34     	; 0x272ac <strtod+0x224>
   272ce:	04 50       	subi	r16, 0x04	; 4
   272d0:	11 09       	sbc	r17, r1
   272d2:	f5 94       	asr	r15
   272d4:	e7 94       	ror	r14
   272d6:	0c 15       	cp	r16, r12
   272d8:	1d 05       	cpc	r17, r13
   272da:	41 f7       	brne	.-48     	; 0x272ac <strtod+0x224>
   272dc:	8a 2d       	mov	r24, r10
   272de:	88 0f       	add	r24, r24
   272e0:	8b 2d       	mov	r24, r11
   272e2:	88 1f       	adc	r24, r24
   272e4:	8f 3f       	cpi	r24, 0xFF	; 255
   272e6:	49 f0       	breq	.+18     	; 0x272fa <strtod+0x272>
   272e8:	20 e0       	ldi	r18, 0x00	; 0
   272ea:	30 e0       	ldi	r19, 0x00	; 0
   272ec:	a9 01       	movw	r20, r18
   272ee:	c5 01       	movw	r24, r10
   272f0:	b4 01       	movw	r22, r8
   272f2:	0f 94 05 26 	call	0x24c0a	; 0x24c0a <__cmpsf2>
   272f6:	81 11       	cpse	r24, r1
   272f8:	06 c0       	rjmp	.+12     	; 0x27306 <strtod+0x27e>
   272fa:	82 e2       	ldi	r24, 0x22	; 34
   272fc:	90 e0       	ldi	r25, 0x00	; 0
   272fe:	80 93 73 31 	sts	0x3173, r24	; 0x803173 <errno>
   27302:	90 93 74 31 	sts	0x3174, r25	; 0x803174 <errno+0x1>
   27306:	c5 01       	movw	r24, r10
   27308:	b4 01       	movw	r22, r8
   2730a:	09 c0       	rjmp	.+18     	; 0x2731e <strtod+0x296>
   2730c:	60 e0       	ldi	r22, 0x00	; 0
   2730e:	70 e0       	ldi	r23, 0x00	; 0
   27310:	80 e8       	ldi	r24, 0x80	; 128
   27312:	9f ef       	ldi	r25, 0xFF	; 255
   27314:	04 c0       	rjmp	.+8      	; 0x2731e <strtod+0x296>
   27316:	60 e0       	ldi	r22, 0x00	; 0
   27318:	70 e0       	ldi	r23, 0x00	; 0
   2731a:	80 ec       	ldi	r24, 0xC0	; 192
   2731c:	9f e7       	ldi	r25, 0x7F	; 127
   2731e:	df 91       	pop	r29
   27320:	cf 91       	pop	r28
   27322:	1f 91       	pop	r17
   27324:	0f 91       	pop	r16
   27326:	ff 90       	pop	r15
   27328:	ef 90       	pop	r14
   2732a:	df 90       	pop	r13
   2732c:	cf 90       	pop	r12
   2732e:	bf 90       	pop	r11
   27330:	af 90       	pop	r10
   27332:	9f 90       	pop	r9
   27334:	8f 90       	pop	r8
   27336:	08 95       	ret

00027338 <__ctype_isfalse>:
   27338:	99 27       	eor	r25, r25
   2733a:	88 27       	eor	r24, r24

0002733c <__ctype_istrue>:
   2733c:	08 95       	ret

0002733e <strchr_P>:
   2733e:	fc 01       	movw	r30, r24
   27340:	05 90       	lpm	r0, Z+
   27342:	06 16       	cp	r0, r22
   27344:	21 f0       	breq	.+8      	; 0x2734e <strchr_P+0x10>
   27346:	00 20       	and	r0, r0
   27348:	d9 f7       	brne	.-10     	; 0x27340 <strchr_P+0x2>
   2734a:	c0 01       	movw	r24, r0
   2734c:	08 95       	ret
   2734e:	31 97       	sbiw	r30, 0x01	; 1
   27350:	cf 01       	movw	r24, r30
   27352:	08 95       	ret

00027354 <fgetc>:
   27354:	cf 93       	push	r28
   27356:	df 93       	push	r29
   27358:	ec 01       	movw	r28, r24
   2735a:	2b 81       	ldd	r18, Y+3	; 0x03
   2735c:	20 ff       	sbrs	r18, 0
   2735e:	33 c0       	rjmp	.+102    	; 0x273c6 <fgetc+0x72>
   27360:	26 ff       	sbrs	r18, 6
   27362:	0a c0       	rjmp	.+20     	; 0x27378 <fgetc+0x24>
   27364:	2f 7b       	andi	r18, 0xBF	; 191
   27366:	2b 83       	std	Y+3, r18	; 0x03
   27368:	8e 81       	ldd	r24, Y+6	; 0x06
   2736a:	9f 81       	ldd	r25, Y+7	; 0x07
   2736c:	01 96       	adiw	r24, 0x01	; 1
   2736e:	8e 83       	std	Y+6, r24	; 0x06
   27370:	9f 83       	std	Y+7, r25	; 0x07
   27372:	8a 81       	ldd	r24, Y+2	; 0x02
   27374:	90 e0       	ldi	r25, 0x00	; 0
   27376:	29 c0       	rjmp	.+82     	; 0x273ca <fgetc+0x76>
   27378:	22 ff       	sbrs	r18, 2
   2737a:	0f c0       	rjmp	.+30     	; 0x2739a <fgetc+0x46>
   2737c:	e8 81       	ld	r30, Y
   2737e:	f9 81       	ldd	r31, Y+1	; 0x01
   27380:	80 81       	ld	r24, Z
   27382:	08 2e       	mov	r0, r24
   27384:	00 0c       	add	r0, r0
   27386:	99 0b       	sbc	r25, r25
   27388:	00 97       	sbiw	r24, 0x00	; 0
   2738a:	19 f4       	brne	.+6      	; 0x27392 <fgetc+0x3e>
   2738c:	20 62       	ori	r18, 0x20	; 32
   2738e:	2b 83       	std	Y+3, r18	; 0x03
   27390:	1a c0       	rjmp	.+52     	; 0x273c6 <fgetc+0x72>
   27392:	31 96       	adiw	r30, 0x01	; 1
   27394:	e8 83       	st	Y, r30
   27396:	f9 83       	std	Y+1, r31	; 0x01
   27398:	0e c0       	rjmp	.+28     	; 0x273b6 <fgetc+0x62>
   2739a:	ea 85       	ldd	r30, Y+10	; 0x0a
   2739c:	fb 85       	ldd	r31, Y+11	; 0x0b
   2739e:	19 95       	eicall
   273a0:	97 ff       	sbrs	r25, 7
   273a2:	09 c0       	rjmp	.+18     	; 0x273b6 <fgetc+0x62>
   273a4:	2b 81       	ldd	r18, Y+3	; 0x03
   273a6:	01 96       	adiw	r24, 0x01	; 1
   273a8:	11 f0       	breq	.+4      	; 0x273ae <fgetc+0x5a>
   273aa:	80 e2       	ldi	r24, 0x20	; 32
   273ac:	01 c0       	rjmp	.+2      	; 0x273b0 <fgetc+0x5c>
   273ae:	80 e1       	ldi	r24, 0x10	; 16
   273b0:	82 2b       	or	r24, r18
   273b2:	8b 83       	std	Y+3, r24	; 0x03
   273b4:	08 c0       	rjmp	.+16     	; 0x273c6 <fgetc+0x72>
   273b6:	2e 81       	ldd	r18, Y+6	; 0x06
   273b8:	3f 81       	ldd	r19, Y+7	; 0x07
   273ba:	2f 5f       	subi	r18, 0xFF	; 255
   273bc:	3f 4f       	sbci	r19, 0xFF	; 255
   273be:	2e 83       	std	Y+6, r18	; 0x06
   273c0:	3f 83       	std	Y+7, r19	; 0x07
   273c2:	99 27       	eor	r25, r25
   273c4:	02 c0       	rjmp	.+4      	; 0x273ca <fgetc+0x76>
   273c6:	8f ef       	ldi	r24, 0xFF	; 255
   273c8:	9f ef       	ldi	r25, 0xFF	; 255
   273ca:	df 91       	pop	r29
   273cc:	cf 91       	pop	r28
   273ce:	08 95       	ret

000273d0 <ungetc>:
   273d0:	fb 01       	movw	r30, r22
   273d2:	23 81       	ldd	r18, Z+3	; 0x03
   273d4:	20 ff       	sbrs	r18, 0
   273d6:	12 c0       	rjmp	.+36     	; 0x273fc <ungetc+0x2c>
   273d8:	26 fd       	sbrc	r18, 6
   273da:	10 c0       	rjmp	.+32     	; 0x273fc <ungetc+0x2c>
   273dc:	8f 3f       	cpi	r24, 0xFF	; 255
   273de:	3f ef       	ldi	r19, 0xFF	; 255
   273e0:	93 07       	cpc	r25, r19
   273e2:	61 f0       	breq	.+24     	; 0x273fc <ungetc+0x2c>
   273e4:	82 83       	std	Z+2, r24	; 0x02
   273e6:	2f 7d       	andi	r18, 0xDF	; 223
   273e8:	20 64       	ori	r18, 0x40	; 64
   273ea:	23 83       	std	Z+3, r18	; 0x03
   273ec:	26 81       	ldd	r18, Z+6	; 0x06
   273ee:	37 81       	ldd	r19, Z+7	; 0x07
   273f0:	21 50       	subi	r18, 0x01	; 1
   273f2:	31 09       	sbc	r19, r1
   273f4:	26 83       	std	Z+6, r18	; 0x06
   273f6:	37 83       	std	Z+7, r19	; 0x07
   273f8:	99 27       	eor	r25, r25
   273fa:	08 95       	ret
   273fc:	8f ef       	ldi	r24, 0xFF	; 255
   273fe:	9f ef       	ldi	r25, 0xFF	; 255
   27400:	08 95       	ret

00027402 <_exit>:
   27402:	f8 94       	cli

00027404 <__stop_program>:
   27404:	ff cf       	rjmp	.-2      	; 0x27404 <__stop_program>

Disassembly of section .BOOT:

00027406 <nvm_common_spm>:
	/**
	 * For GCC:
	 * \param address uint32_t r22:r25
	 * \param nvm_cmd uint8_t  r20
	 */
	in r25, RAMPZ         ; Store RAMPZ. Highest address byte is ignored, so using that
   27406:	9b b7       	in	r25, 0x3b	; 59
	out RAMPZ, r24        ; Load R24 into RAMPZ
   27408:	8b bf       	out	0x3b, r24	; 59
	movw ZL, r22          ; Load R22:R23 into Z.
   2740a:	fb 01       	movw	r30, r22
	lds r24, NVM_CMD      ; Store NVM command register (r24 is no longer needed)
   2740c:	80 91 ca 01 	lds	r24, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r20      ; Load prepared command into NVM Command register.
   27410:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	ldi r23, CCP_SPM_gc   ; Prepare Protect SPM signature (r23 is no longer needed)
   27414:	7d e9       	ldi	r23, 0x9D	; 157
	sts CCP, r23          ; Enable SPM operation (this disables interrupts for 4 cycles).
   27416:	70 93 34 00 	sts	0x0034, r23	; 0x800034 <__TEXT_REGION_LENGTH__+0x700034>
	spm                   ; Self-program.
   2741a:	e8 95       	spm
	sts NVM_CMD, r24      ; Restore NVM command register
   2741c:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	out RAMPZ, r25        ; Restore RAMPZ register.
   27420:	9b bf       	out	0x3b, r25	; 59
	spm                   ; Self-program.
	sts NVM_CMD, r18      ; Restore NVM command register
	out RAMPZ, r19        ; Restore RAMPZ register.
#endif

	ret
   27422:	08 95       	ret

00027424 <nvm_flash_load_word_to_buffer>:
	 * For GCC:
	 * \param word_addr uint32_t r22:r25
	 * \param data      uint16_t r20:r21
	 */
wait_nvm:
	lds r18, NVM_STATUS
   27424:	20 91 cf 01 	lds	r18, 0x01CF	; 0x8001cf <__TEXT_REGION_LENGTH__+0x7001cf>
	sbrc r18, NVM_NVMBUSY_bp
   27428:	27 fd       	sbrc	r18, 7
	rjmp wait_nvm
   2742a:	fc cf       	rjmp	.-8      	; 0x27424 <nvm_flash_load_word_to_buffer>

	in r25, RAMPZ         ; Store RAMPZ. Highest address byte is ignored, so using that
   2742c:	9b b7       	in	r25, 0x3b	; 59
	out RAMPZ, r24        ; Load R24 into RAMPZ
   2742e:	8b bf       	out	0x3b, r24	; 59
	movw ZL, r22          ; Load R22:R23 into Z.
   27430:	fb 01       	movw	r30, r22

	lds r24, NVM_CMD      ; Store NVM command register (r24 is no longer needed)
   27432:	80 91 ca 01 	lds	r24, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	ldi r18, NVM_CMD_LOAD_FLASH_BUFFER_gc
   27436:	23 e2       	ldi	r18, 0x23	; 35
	sts NVM_CMD, r18      ; Load prepared command into NVM Command register.
   27438:	20 93 ca 01 	sts	0x01CA, r18	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>

	movw r0, r20          ; Load R20:R21 into R0:R1
   2743c:	0a 01       	movw	r0, r20
	spm                   ; Self-program.
   2743e:	e8 95       	spm

	clr r1                ; Clear R1 for GCC _zero_reg_ to function properly.
   27440:	11 24       	eor	r1, r1
	sts NVM_CMD, r24      ; Restore NVM command register
   27442:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	out RAMPZ, r25        ; Restore RAMPZ register.
   27446:	9b bf       	out	0x3b, r25	; 59

	sts NVM_CMD, r18      ; Restore NVM command register
	out RAMPZ, r19        ; Restore RAMPZ register.
#endif

	ret
   27448:	08 95       	ret
