Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 16 19:38:00 2025
| Host         : Z1R343L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s6-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: key_proc_inst/u_frequency_divider/clkout_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: led_proc_inst/freq_div_inst/clkout_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seg_proc_init/u_frequency_divider/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.049        0.000                      0                  603        0.132        0.000                      0                  603        9.500        0.000                       0                   564  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          
rst    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.602        0.000                      0                  328        0.132        0.000                      0                  328        9.500        0.000                       0                   254  
rst                                                                                                                                                             9.500        0.000                       0                   310  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk           rst                 5.049        0.000                      0                    7        0.303        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  rst                clk                      8.968        0.000                      0                  253        9.763        0.000                      0                  253  
**async_default**  rst                rst                      8.974        0.000                      0                   15        9.520        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.602ns  (required time - arrival time)
  Source:                 led_proc_inst/freq_div_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_proc_inst/freq_div_inst/clkout_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 1.731ns (39.420%)  route 2.660ns (60.580%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 24.792 - 20.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.089    led_proc_inst/freq_div_inst/clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  led_proc_inst/freq_div_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.419     5.508 r  led_proc_inst/freq_div_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.835     6.343    led_proc_inst/freq_div_inst/counter[3]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.296     6.639 r  led_proc_inst/freq_div_inst/counter[31]_i_27/O
                         net (fo=1, routed)           0.000     6.639    led_proc_inst/freq_div_inst/counter[31]_i_27_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  led_proc_inst/freq_div_inst/counter_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.189    led_proc_inst/freq_div_inst/counter_reg[31]_i_17_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  led_proc_inst/freq_div_inst/counter_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.303    led_proc_inst/freq_div_inst/counter_reg[31]_i_12_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  led_proc_inst/freq_div_inst/counter_reg[31]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    led_proc_inst/freq_div_inst/counter_reg[31]_i_4__0_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  led_proc_inst/freq_div_inst/counter_reg[31]_i_3__0/CO[3]
                         net (fo=33, routed)          1.826     9.356    led_proc_inst/freq_div_inst/counter_reg[31]_i_3__0_n_0
    SLICE_X8Y39          LUT2 (Prop_lut2_I0_O)        0.124     9.480 r  led_proc_inst/freq_div_inst/clkout_i_1__0/O
                         net (fo=1, routed)           0.000     9.480    led_proc_inst/freq_div_inst/clkout_i_1__0_n_0
    SLICE_X8Y39          FDCE                                         r  led_proc_inst/freq_div_inst/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    23.186    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.514    24.792    led_proc_inst/freq_div_inst/clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  led_proc_inst/freq_div_inst/clkout_reg/C
                         clock pessimism              0.298    25.089    
                         clock uncertainty           -0.035    25.054    
    SLICE_X8Y39          FDCE (Setup_fdce_C_D)        0.029    25.083    led_proc_inst/freq_div_inst/clkout_reg
  -------------------------------------------------------------------
                         required time                         25.083    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                 15.602    

Slack (MET) :             15.620ns  (required time - arrival time)
  Source:                 led_proc_inst/freq_div_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_proc_inst/freq_div_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.759ns (39.803%)  route 2.660ns (60.197%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 24.792 - 20.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.089    led_proc_inst/freq_div_inst/clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  led_proc_inst/freq_div_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.419     5.508 r  led_proc_inst/freq_div_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.835     6.343    led_proc_inst/freq_div_inst/counter[3]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.296     6.639 r  led_proc_inst/freq_div_inst/counter[31]_i_27/O
                         net (fo=1, routed)           0.000     6.639    led_proc_inst/freq_div_inst/counter[31]_i_27_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  led_proc_inst/freq_div_inst/counter_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.189    led_proc_inst/freq_div_inst/counter_reg[31]_i_17_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  led_proc_inst/freq_div_inst/counter_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.303    led_proc_inst/freq_div_inst/counter_reg[31]_i_12_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  led_proc_inst/freq_div_inst/counter_reg[31]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    led_proc_inst/freq_div_inst/counter_reg[31]_i_4__0_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 f  led_proc_inst/freq_div_inst/counter_reg[31]_i_3__0/CO[3]
                         net (fo=33, routed)          1.826     9.356    led_proc_inst/freq_div_inst/counter_reg[31]_i_3__0_n_0
    SLICE_X8Y39          LUT2 (Prop_lut2_I1_O)        0.152     9.508 r  led_proc_inst/freq_div_inst/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.508    led_proc_inst/freq_div_inst/p_1_in[1]
    SLICE_X8Y39          FDCE                                         r  led_proc_inst/freq_div_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    23.186    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.514    24.792    led_proc_inst/freq_div_inst/clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  led_proc_inst/freq_div_inst/counter_reg[1]/C
                         clock pessimism              0.298    25.089    
                         clock uncertainty           -0.035    25.054    
    SLICE_X8Y39          FDCE (Setup_fdce_C_D)        0.075    25.129    led_proc_inst/freq_div_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         25.129    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                 15.620    

Slack (MET) :             15.727ns  (required time - arrival time)
  Source:                 led_proc_inst/freq_div_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_proc_inst/freq_div_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.731ns (40.805%)  route 2.511ns (59.195%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 24.792 - 20.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.089    led_proc_inst/freq_div_inst/clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  led_proc_inst/freq_div_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.419     5.508 r  led_proc_inst/freq_div_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.835     6.343    led_proc_inst/freq_div_inst/counter[3]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.296     6.639 r  led_proc_inst/freq_div_inst/counter[31]_i_27/O
                         net (fo=1, routed)           0.000     6.639    led_proc_inst/freq_div_inst/counter[31]_i_27_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  led_proc_inst/freq_div_inst/counter_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.189    led_proc_inst/freq_div_inst/counter_reg[31]_i_17_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  led_proc_inst/freq_div_inst/counter_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.303    led_proc_inst/freq_div_inst/counter_reg[31]_i_12_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  led_proc_inst/freq_div_inst/counter_reg[31]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    led_proc_inst/freq_div_inst/counter_reg[31]_i_4__0_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 f  led_proc_inst/freq_div_inst/counter_reg[31]_i_3__0/CO[3]
                         net (fo=33, routed)          1.677     9.207    led_proc_inst/freq_div_inst/counter_reg[31]_i_3__0_n_0
    SLICE_X8Y40          LUT2 (Prop_lut2_I1_O)        0.124     9.331 r  led_proc_inst/freq_div_inst/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     9.331    led_proc_inst/freq_div_inst/p_1_in[4]
    SLICE_X8Y40          FDCE                                         r  led_proc_inst/freq_div_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    23.186    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.514    24.792    led_proc_inst/freq_div_inst/clk_IBUF_BUFG
    SLICE_X8Y40          FDCE                                         r  led_proc_inst/freq_div_inst/counter_reg[4]/C
                         clock pessimism              0.273    25.064    
                         clock uncertainty           -0.035    25.029    
    SLICE_X8Y40          FDCE (Setup_fdce_C_D)        0.029    25.058    led_proc_inst/freq_div_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         25.058    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                 15.727    

Slack (MET) :             15.745ns  (required time - arrival time)
  Source:                 led_proc_inst/freq_div_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_proc_inst/freq_div_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.759ns (41.193%)  route 2.511ns (58.807%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 24.792 - 20.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.089    led_proc_inst/freq_div_inst/clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  led_proc_inst/freq_div_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.419     5.508 r  led_proc_inst/freq_div_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.835     6.343    led_proc_inst/freq_div_inst/counter[3]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.296     6.639 r  led_proc_inst/freq_div_inst/counter[31]_i_27/O
                         net (fo=1, routed)           0.000     6.639    led_proc_inst/freq_div_inst/counter[31]_i_27_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  led_proc_inst/freq_div_inst/counter_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.189    led_proc_inst/freq_div_inst/counter_reg[31]_i_17_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  led_proc_inst/freq_div_inst/counter_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.303    led_proc_inst/freq_div_inst/counter_reg[31]_i_12_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  led_proc_inst/freq_div_inst/counter_reg[31]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    led_proc_inst/freq_div_inst/counter_reg[31]_i_4__0_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 f  led_proc_inst/freq_div_inst/counter_reg[31]_i_3__0/CO[3]
                         net (fo=33, routed)          1.677     9.207    led_proc_inst/freq_div_inst/counter_reg[31]_i_3__0_n_0
    SLICE_X8Y40          LUT2 (Prop_lut2_I1_O)        0.152     9.359 r  led_proc_inst/freq_div_inst/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     9.359    led_proc_inst/freq_div_inst/p_1_in[5]
    SLICE_X8Y40          FDCE                                         r  led_proc_inst/freq_div_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    23.186    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.514    24.792    led_proc_inst/freq_div_inst/clk_IBUF_BUFG
    SLICE_X8Y40          FDCE                                         r  led_proc_inst/freq_div_inst/counter_reg[5]/C
                         clock pessimism              0.273    25.064    
                         clock uncertainty           -0.035    25.029    
    SLICE_X8Y40          FDCE (Setup_fdce_C_D)        0.075    25.104    led_proc_inst/freq_div_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         25.104    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                 15.745    

Slack (MET) :             15.828ns  (required time - arrival time)
  Source:                 led_proc_inst/freq_div_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_proc_inst/freq_div_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.731ns (41.530%)  route 2.437ns (58.470%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 24.792 - 20.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.089    led_proc_inst/freq_div_inst/clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  led_proc_inst/freq_div_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.419     5.508 r  led_proc_inst/freq_div_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.835     6.343    led_proc_inst/freq_div_inst/counter[3]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.296     6.639 r  led_proc_inst/freq_div_inst/counter[31]_i_27/O
                         net (fo=1, routed)           0.000     6.639    led_proc_inst/freq_div_inst/counter[31]_i_27_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  led_proc_inst/freq_div_inst/counter_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.189    led_proc_inst/freq_div_inst/counter_reg[31]_i_17_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  led_proc_inst/freq_div_inst/counter_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.303    led_proc_inst/freq_div_inst/counter_reg[31]_i_12_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  led_proc_inst/freq_div_inst/counter_reg[31]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    led_proc_inst/freq_div_inst/counter_reg[31]_i_4__0_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 f  led_proc_inst/freq_div_inst/counter_reg[31]_i_3__0/CO[3]
                         net (fo=33, routed)          1.602     9.133    led_proc_inst/freq_div_inst/counter_reg[31]_i_3__0_n_0
    SLICE_X8Y39          LUT2 (Prop_lut2_I1_O)        0.124     9.257 r  led_proc_inst/freq_div_inst/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.257    led_proc_inst/freq_div_inst/p_1_in[2]
    SLICE_X8Y39          FDCE                                         r  led_proc_inst/freq_div_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    23.186    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.514    24.792    led_proc_inst/freq_div_inst/clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  led_proc_inst/freq_div_inst/counter_reg[2]/C
                         clock pessimism              0.298    25.089    
                         clock uncertainty           -0.035    25.054    
    SLICE_X8Y39          FDCE (Setup_fdce_C_D)        0.031    25.085    led_proc_inst/freq_div_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         25.085    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                 15.828    

Slack (MET) :             15.846ns  (required time - arrival time)
  Source:                 led_proc_inst/freq_div_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_proc_inst/freq_div_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.757ns (41.893%)  route 2.437ns (58.107%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 24.792 - 20.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.089    led_proc_inst/freq_div_inst/clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  led_proc_inst/freq_div_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.419     5.508 r  led_proc_inst/freq_div_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.835     6.343    led_proc_inst/freq_div_inst/counter[3]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.296     6.639 r  led_proc_inst/freq_div_inst/counter[31]_i_27/O
                         net (fo=1, routed)           0.000     6.639    led_proc_inst/freq_div_inst/counter[31]_i_27_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  led_proc_inst/freq_div_inst/counter_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.189    led_proc_inst/freq_div_inst/counter_reg[31]_i_17_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  led_proc_inst/freq_div_inst/counter_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.303    led_proc_inst/freq_div_inst/counter_reg[31]_i_12_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  led_proc_inst/freq_div_inst/counter_reg[31]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    led_proc_inst/freq_div_inst/counter_reg[31]_i_4__0_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 f  led_proc_inst/freq_div_inst/counter_reg[31]_i_3__0/CO[3]
                         net (fo=33, routed)          1.602     9.133    led_proc_inst/freq_div_inst/counter_reg[31]_i_3__0_n_0
    SLICE_X8Y39          LUT2 (Prop_lut2_I1_O)        0.150     9.283 r  led_proc_inst/freq_div_inst/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.283    led_proc_inst/freq_div_inst/p_1_in[3]
    SLICE_X8Y39          FDCE                                         r  led_proc_inst/freq_div_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    23.186    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.514    24.792    led_proc_inst/freq_div_inst/clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  led_proc_inst/freq_div_inst/counter_reg[3]/C
                         clock pessimism              0.298    25.089    
                         clock uncertainty           -0.035    25.054    
    SLICE_X8Y39          FDCE (Setup_fdce_C_D)        0.075    25.129    led_proc_inst/freq_div_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         25.129    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                 15.846    

Slack (MET) :             15.849ns  (required time - arrival time)
  Source:                 led_proc_inst/freq_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_proc_inst/freq_div_inst/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 2.571ns (62.344%)  route 1.553ns (37.656%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 24.794 - 20.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.089    led_proc_inst/freq_div_inst/clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  led_proc_inst/freq_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.419     5.508 r  led_proc_inst/freq_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.701     6.210    led_proc_inst/freq_div_inst/counter[1]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.041 r  led_proc_inst/freq_div_inst/counter_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.041    led_proc_inst/freq_div_inst/counter_reg[4]_i_2__0_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.155 r  led_proc_inst/freq_div_inst/counter_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.155    led_proc_inst/freq_div_inst/counter_reg[8]_i_2__0_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.269 r  led_proc_inst/freq_div_inst/counter_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    led_proc_inst/freq_div_inst/counter_reg[12]_i_2__0_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  led_proc_inst/freq_div_inst/counter_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.383    led_proc_inst/freq_div_inst/counter_reg[16]_i_2__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.497 r  led_proc_inst/freq_div_inst/counter_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.497    led_proc_inst/freq_div_inst/counter_reg[20]_i_2__0_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.611 r  led_proc_inst/freq_div_inst/counter_reg[24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.611    led_proc_inst/freq_div_inst/counter_reg[24]_i_2__0_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.725 r  led_proc_inst/freq_div_inst/counter_reg[28]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.725    led_proc_inst/freq_div_inst/counter_reg[28]_i_2__0_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.059 r  led_proc_inst/freq_div_inst/counter_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.851     8.910    led_proc_inst/freq_div_inst/counter0[30]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.303     9.213 r  led_proc_inst/freq_div_inst/counter[30]_i_1__0/O
                         net (fo=1, routed)           0.000     9.213    led_proc_inst/freq_div_inst/p_1_in[30]
    SLICE_X8Y46          FDCE                                         r  led_proc_inst/freq_div_inst/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    23.186    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.516    24.794    led_proc_inst/freq_div_inst/clk_IBUF_BUFG
    SLICE_X8Y46          FDCE                                         r  led_proc_inst/freq_div_inst/counter_reg[30]/C
                         clock pessimism              0.273    25.066    
                         clock uncertainty           -0.035    25.031    
    SLICE_X8Y46          FDCE (Setup_fdce_C_D)        0.031    25.062    led_proc_inst/freq_div_inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         25.062    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                 15.849    

Slack (MET) :             15.862ns  (required time - arrival time)
  Source:                 key_proc_inst/u_frequency_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_proc_inst/u_frequency_divider/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.731ns (41.877%)  route 2.403ns (58.123%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 24.791 - 20.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.632     5.088    key_proc_inst/u_frequency_divider/clk_IBUF_BUFG
    SLICE_X11Y38         FDCE                                         r  key_proc_inst/u_frequency_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  key_proc_inst/u_frequency_divider/counter_reg[3]/Q
                         net (fo=2, routed)           0.828     6.336    key_proc_inst/u_frequency_divider/counter[3]
    SLICE_X11Y40         LUT2 (Prop_lut2_I1_O)        0.296     6.632 r  key_proc_inst/u_frequency_divider/counter[31]_i_32/O
                         net (fo=1, routed)           0.000     6.632    key_proc_inst/u_frequency_divider/counter[31]_i_32_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.182 r  key_proc_inst/u_frequency_divider/counter_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.182    key_proc_inst/u_frequency_divider/counter_reg[31]_i_21_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  key_proc_inst/u_frequency_divider/counter_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.296    key_proc_inst/u_frequency_divider/counter_reg[31]_i_13_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  key_proc_inst/u_frequency_divider/counter_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.410    key_proc_inst/u_frequency_divider/counter_reg[31]_i_4_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 f  key_proc_inst/u_frequency_divider/counter_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.574     9.098    key_proc_inst/u_frequency_divider/counter_reg[31]_i_3_n_0
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.222 r  key_proc_inst/u_frequency_divider/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.222    key_proc_inst/u_frequency_divider/p_1_in[2]
    SLICE_X11Y38         FDCE                                         r  key_proc_inst/u_frequency_divider/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    23.186    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.513    24.791    key_proc_inst/u_frequency_divider/clk_IBUF_BUFG
    SLICE_X11Y38         FDCE                                         r  key_proc_inst/u_frequency_divider/counter_reg[2]/C
                         clock pessimism              0.298    25.088    
                         clock uncertainty           -0.035    25.053    
    SLICE_X11Y38         FDCE (Setup_fdce_C_D)        0.031    25.084    key_proc_inst/u_frequency_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         25.084    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                 15.862    

Slack (MET) :             15.864ns  (required time - arrival time)
  Source:                 key_proc_inst/u_frequency_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_proc_inst/u_frequency_divider/clkout_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.731ns (41.918%)  route 2.399ns (58.082%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 24.791 - 20.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.632     5.088    key_proc_inst/u_frequency_divider/clk_IBUF_BUFG
    SLICE_X11Y38         FDCE                                         r  key_proc_inst/u_frequency_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  key_proc_inst/u_frequency_divider/counter_reg[3]/Q
                         net (fo=2, routed)           0.828     6.336    key_proc_inst/u_frequency_divider/counter[3]
    SLICE_X11Y40         LUT2 (Prop_lut2_I1_O)        0.296     6.632 r  key_proc_inst/u_frequency_divider/counter[31]_i_32/O
                         net (fo=1, routed)           0.000     6.632    key_proc_inst/u_frequency_divider/counter[31]_i_32_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.182 r  key_proc_inst/u_frequency_divider/counter_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.182    key_proc_inst/u_frequency_divider/counter_reg[31]_i_21_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  key_proc_inst/u_frequency_divider/counter_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.296    key_proc_inst/u_frequency_divider/counter_reg[31]_i_13_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  key_proc_inst/u_frequency_divider/counter_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.410    key_proc_inst/u_frequency_divider/counter_reg[31]_i_4_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  key_proc_inst/u_frequency_divider/counter_reg[31]_i_3/CO[3]
                         net (fo=33, routed)          1.570     9.094    key_proc_inst/u_frequency_divider/counter_reg[31]_i_3_n_0
    SLICE_X11Y38         LUT2 (Prop_lut2_I0_O)        0.124     9.218 r  key_proc_inst/u_frequency_divider/clkout_i_1/O
                         net (fo=1, routed)           0.000     9.218    key_proc_inst/u_frequency_divider/clkout_i_1_n_0
    SLICE_X11Y38         FDCE                                         r  key_proc_inst/u_frequency_divider/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    23.186    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.513    24.791    key_proc_inst/u_frequency_divider/clk_IBUF_BUFG
    SLICE_X11Y38         FDCE                                         r  key_proc_inst/u_frequency_divider/clkout_reg/C
                         clock pessimism              0.298    25.088    
                         clock uncertainty           -0.035    25.053    
    SLICE_X11Y38         FDCE (Setup_fdce_C_D)        0.029    25.082    key_proc_inst/u_frequency_divider/clkout_reg
  -------------------------------------------------------------------
                         required time                         25.082    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                 15.864    

Slack (MET) :             15.899ns  (required time - arrival time)
  Source:                 led_proc_inst/freq_div_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_proc_inst/freq_div_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 1.731ns (42.660%)  route 2.327ns (57.340%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 24.794 - 20.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.089    led_proc_inst/freq_div_inst/clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  led_proc_inst/freq_div_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.419     5.508 r  led_proc_inst/freq_div_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.835     6.343    led_proc_inst/freq_div_inst/counter[3]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.296     6.639 r  led_proc_inst/freq_div_inst/counter[31]_i_27/O
                         net (fo=1, routed)           0.000     6.639    led_proc_inst/freq_div_inst/counter[31]_i_27_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  led_proc_inst/freq_div_inst/counter_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.189    led_proc_inst/freq_div_inst/counter_reg[31]_i_17_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  led_proc_inst/freq_div_inst/counter_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.303    led_proc_inst/freq_div_inst/counter_reg[31]_i_12_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  led_proc_inst/freq_div_inst/counter_reg[31]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.417    led_proc_inst/freq_div_inst/counter_reg[31]_i_4__0_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 f  led_proc_inst/freq_div_inst/counter_reg[31]_i_3__0/CO[3]
                         net (fo=33, routed)          1.492     9.023    led_proc_inst/freq_div_inst/counter_reg[31]_i_3__0_n_0
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.124     9.147 r  led_proc_inst/freq_div_inst/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.147    led_proc_inst/freq_div_inst/counter[0]_i_1__0_n_0
    SLICE_X7Y41          FDCE                                         r  led_proc_inst/freq_div_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    23.186    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.516    24.794    led_proc_inst/freq_div_inst/clk_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  led_proc_inst/freq_div_inst/counter_reg[0]/C
                         clock pessimism              0.259    25.052    
                         clock uncertainty           -0.035    25.017    
    SLICE_X7Y41          FDCE (Setup_fdce_C_D)        0.029    25.046    led_proc_inst/freq_div_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         25.046    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                 15.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rtc_proc_init/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rtc_proc_init/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.564     1.397    rtc_proc_init/clk_IBUF_BUFG
    SLICE_X7Y35          FDCE                                         r  rtc_proc_init/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.141     1.538 r  rtc_proc_init/FSM_onehot_state_reg[2]/Q
                         net (fo=1, routed)           0.087     1.625    rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[11]_0[2]
    SLICE_X6Y35          LUT5 (Prop_lut5_I4_O)        0.048     1.673 r  rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.673    rtc_proc_init/ds1302_ctrl_m0_n_7
    SLICE_X6Y35          FDCE                                         r  rtc_proc_init/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.833     1.909    rtc_proc_init/clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  rtc_proc_init/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.499     1.410    
    SLICE_X6Y35          FDCE (Hold_fdce_C_D)         0.131     1.541    rtc_proc_init/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/send_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.170%)  route 0.099ns (34.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.566     1.399    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     1.540 r  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/FSM_onehot_state_reg[9]/Q
                         net (fo=12, routed)          0.099     1.640    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/p_1_in_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I3_O)        0.045     1.685 r  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/send_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.685    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/send_data[5]_i_1_n_0
    SLICE_X2Y35          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/send_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.834     1.910    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/send_data_reg[5]/C
                         clock pessimism             -0.498     1.412    
    SLICE_X2Y35          FDCE (Hold_fdce_C_D)         0.121     1.533    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/send_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/send_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.716%)  route 0.101ns (35.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.566     1.399    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     1.540 r  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/FSM_onehot_state_reg[9]/Q
                         net (fo=12, routed)          0.101     1.642    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/p_1_in_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I3_O)        0.045     1.687 r  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/send_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.687    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/send_data[6]_i_1_n_0
    SLICE_X2Y35          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/send_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.834     1.910    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/clk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/send_data_reg[6]/C
                         clock pessimism             -0.498     1.412    
    SLICE_X2Y35          FDCE (Hold_fdce_C_D)         0.120     1.532    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/send_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/read_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rtc_proc_init/ds1302_ctrl_m0/read_second_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.987%)  route 0.125ns (47.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.567     1.400    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/read_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.541 r  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/read_data_reg[6]/Q
                         net (fo=2, routed)           0.125     1.666    rtc_proc_init/ds1302_ctrl_m0/read_data[6]
    SLICE_X5Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/read_second_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.834     1.910    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/read_second_reg[6]/C
                         clock pessimism             -0.477     1.433    
    SLICE_X5Y37          FDCE (Hold_fdce_C_D)         0.076     1.509    rtc_proc_init/ds1302_ctrl_m0/read_second_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rtc_proc_init/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rtc_proc_init/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.564     1.397    rtc_proc_init/clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  rtc_proc_init/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.164     1.561 r  rtc_proc_init/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.062     1.623    rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[11]_0[4]
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.045     1.668 r  rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.668    rtc_proc_init/ds1302_ctrl_m0_n_6
    SLICE_X7Y35          FDCE                                         r  rtc_proc_init/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.833     1.909    rtc_proc_init/clk_IBUF_BUFG
    SLICE_X7Y35          FDCE                                         r  rtc_proc_init/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.499     1.410    
    SLICE_X7Y35          FDCE (Hold_fdce_C_D)         0.091     1.501    rtc_proc_init/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rtc_proc_init/ds1302_ctrl_m0/write_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.562%)  route 0.089ns (32.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.564     1.397    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.141     1.538 r  rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[14]/Q
                         net (fo=7, routed)           0.089     1.628    rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg_n_0_[14]
    SLICE_X5Y35          LUT6 (Prop_lut6_I1_O)        0.045     1.673 r  rtc_proc_init/ds1302_ctrl_m0/write_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.673    rtc_proc_init/ds1302_ctrl_m0/write_data[2]
    SLICE_X5Y35          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/write_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.833     1.909    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X5Y35          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/write_data_reg[2]/C
                         clock pessimism             -0.499     1.410    
    SLICE_X5Y35          FDCE (Hold_fdce_C_D)         0.092     1.502    rtc_proc_init/ds1302_ctrl_m0/write_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/read_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rtc_proc_init/ds1302_ctrl_m0/read_second_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.566     1.399    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/clk_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/read_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.141     1.540 r  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/read_data_reg[7]/Q
                         net (fo=2, routed)           0.122     1.662    rtc_proc_init/ds1302_ctrl_m0/read_data[7]
    SLICE_X5Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/read_second_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.834     1.910    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/read_second_reg[7]/C
                         clock pessimism             -0.497     1.413    
    SLICE_X5Y37          FDCE (Hold_fdce_C_D)         0.078     1.491    rtc_proc_init/ds1302_ctrl_m0/read_second_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/read_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.105%)  route 0.110ns (43.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.566     1.399    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/clk_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/read_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.141     1.540 r  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/read_data_reg[5]/Q
                         net (fo=2, routed)           0.110     1.651    rtc_proc_init/ds1302_ctrl_m0/read_data[5]
    SLICE_X6Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.834     1.910    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[5]/C
                         clock pessimism             -0.497     1.413    
    SLICE_X6Y37          FDCE (Hold_fdce_C_D)         0.063     1.476    rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/read_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.566     1.399    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/clk_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/read_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.141     1.540 r  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/read_data_reg[7]/Q
                         net (fo=2, routed)           0.112     1.653    rtc_proc_init/ds1302_ctrl_m0/read_data[7]
    SLICE_X6Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.834     1.910    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[7]/C
                         clock pessimism             -0.497     1.413    
    SLICE_X6Y37          FDCE (Hold_fdce_C_D)         0.063     1.476    rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/read_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.566     1.399    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/clk_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/read_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.141     1.540 r  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/read_data_reg[0]/Q
                         net (fo=2, routed)           0.109     1.650    rtc_proc_init/ds1302_ctrl_m0/read_data[0]
    SLICE_X6Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.834     1.910    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[0]/C
                         clock pessimism             -0.497     1.413    
    SLICE_X6Y37          FDCE (Hold_fdce_C_D)         0.059     1.472    rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X12Y42   key_proc_inst/u_frequency_divider/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X12Y41   key_proc_inst/u_frequency_divider/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X12Y41   key_proc_inst/u_frequency_divider/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X12Y42   key_proc_inst/u_frequency_divider/counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X12Y42   key_proc_inst/u_frequency_divider/counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X12Y42   key_proc_inst/u_frequency_divider/counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X11Y38   key_proc_inst/u_frequency_divider/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X12Y42   key_proc_inst/u_frequency_divider/counter_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X12Y42   key_proc_inst/u_frequency_divider/counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y42   key_proc_inst/u_frequency_divider/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y41   key_proc_inst/u_frequency_divider/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y41   key_proc_inst/u_frequency_divider/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y42   key_proc_inst/u_frequency_divider/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y42   key_proc_inst/u_frequency_divider/counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y42   key_proc_inst/u_frequency_divider/counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X11Y38   key_proc_inst/u_frequency_divider/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y42   key_proc_inst/u_frequency_divider/counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y42   key_proc_inst/u_frequency_divider/counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X11Y39   key_proc_inst/u_frequency_divider/counter_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y42   key_proc_inst/u_frequency_divider/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y41   key_proc_inst/u_frequency_divider/counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y41   key_proc_inst/u_frequency_divider/counter_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y42   key_proc_inst/u_frequency_divider/counter_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y42   key_proc_inst/u_frequency_divider/counter_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y42   key_proc_inst/u_frequency_divider/counter_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X11Y38   key_proc_inst/u_frequency_divider/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y42   key_proc_inst/u_frequency_divider/counter_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y42   key_proc_inst/u_frequency_divider/counter_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y43   key_proc_inst/u_frequency_divider/counter_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  rst
  To Clock:  rst

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rst
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { rst }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I    n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  rst_IBUF_BUFG_inst/I
Low Pulse Width   Fast    LDPE/G    n/a            0.500         10.000      9.500      SLICE_X16Y40   seg_proc_init/u_seg_driver/segment_data_reg[4]/G
Low Pulse Width   Fast    LDPE/G    n/a            0.500         10.000      9.500      SLICE_X16Y40   seg_proc_init/u_seg_driver/segment_data_reg[5]/G
Low Pulse Width   Fast    LDPE/G    n/a            0.500         10.000      9.500      SLICE_X12Y38   seg_proc_init/u_seg_driver/segment_data_reg[6]/G
Low Pulse Width   Fast    LDPE/G    n/a            0.500         10.000      9.500      SLICE_X14Y38   seg_proc_init/u_seg_driver/digit_sel_reg[0]/G
Low Pulse Width   Fast    LDPE/G    n/a            0.500         10.000      9.500      SLICE_X14Y38   seg_proc_init/u_seg_driver/digit_sel_reg[1]/G
Low Pulse Width   Fast    LDPE/G    n/a            0.500         10.000      9.500      SLICE_X16Y40   seg_proc_init/u_seg_driver/segment_data_reg[0]/G
Low Pulse Width   Fast    LDPE/G    n/a            0.500         10.000      9.500      SLICE_X12Y38   seg_proc_init/u_seg_driver/segment_data_reg[1]/G
Low Pulse Width   Fast    LDPE/G    n/a            0.500         10.000      9.500      SLICE_X12Y38   seg_proc_init/u_seg_driver/segment_data_reg[2]/G
Low Pulse Width   Fast    LDPE/G    n/a            0.500         10.000      9.500      SLICE_X12Y38   seg_proc_init/u_seg_driver/segment_data_reg[3]/G
Low Pulse Width   Fast    LDPE/G    n/a            0.500         10.000      9.500      SLICE_X14Y37   seg_proc_init/u_seg_driver/digit_sel_reg[2]/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         10.000      9.500      SLICE_X8Y36    key_proc_inst/key_ctrl_inst/down_reg[0]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         10.000      9.500      SLICE_X8Y36    key_proc_inst/key_ctrl_inst/down_reg[1]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         10.000      9.500      SLICE_X8Y36    key_proc_inst/key_ctrl_inst/down_reg[2]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         10.000      9.500      SLICE_X8Y36    key_proc_inst/key_ctrl_inst/down_reg[3]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         10.000      9.500      SLICE_X11Y38   key_proc_inst/u_frequency_divider/counter_reg[1]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         10.000      9.500      SLICE_X11Y39   key_proc_inst/u_frequency_divider/counter_reg[9]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         10.000      9.500      SLICE_X8Y35    key_proc_inst/write_pulse_reg/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         10.000      9.500      SLICE_X8Y45    led_proc_inst/freq_div_inst/counter_reg[21]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         10.000      9.500      SLICE_X8Y45    led_proc_inst/freq_div_inst/counter_reg[22]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         10.000      9.500      SLICE_X8Y45    led_proc_inst/freq_div_inst/counter_reg[23]/CLR



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  rst

Setup :            0  Failing Endpoints,  Worst Slack        5.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 rtc_proc_init/ds1302_ctrl_m0/read_second_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/segment_data_reg[2]/D
                            (negative level-sensitive latch clocked by rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rst
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 1.194ns (27.087%)  route 3.214ns (72.913%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 14.582 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.089    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/read_second_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.419     5.508 r  rtc_proc_init/ds1302_ctrl_m0/read_second_reg[7]/Q
                         net (fo=4, routed)           0.756     6.264    rtc_proc_init/ds1302_ctrl_m0/read_second[7]
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.299     6.563 r  rtc_proc_init/ds1302_ctrl_m0/segment_data_reg[6]_i_6/O
                         net (fo=1, routed)           0.595     7.159    seg_proc_init/u_seg_driver/segment_data_reg[2]_i_1_3
    SLICE_X8Y37          LUT5 (Prop_lut5_I4_O)        0.150     7.309 r  seg_proc_init/u_seg_driver/segment_data_reg[6]_i_2/O
                         net (fo=7, routed)           0.765     8.074    seg_proc_init/u_seg_driver/segment_data_reg[6]_i_2_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.326     8.400 r  seg_proc_init/u_seg_driver/segment_data_reg[2]_i_1/O
                         net (fo=1, routed)           1.097     9.497    seg_proc_init/u_seg_driver/segment_data_reg[2]_i_1_n_0
    SLICE_X12Y38         LDPE                                         r  seg_proc_init/u_seg_driver/segment_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.378    11.378 f  rst_IBUF_inst/O
                         net (fo=1, routed)           1.603    12.981    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.072 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.509    14.582    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X12Y38         LDPE                                         r  seg_proc_init/u_seg_driver/segment_data_reg[2]/G  (IS_INVERTED)
                         clock pessimism              0.000    14.582    
                         clock uncertainty           -0.035    14.546    
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 rtc_proc_init/ds1302_ctrl_m0/read_second_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/segment_data_reg[5]/D
                            (negative level-sensitive latch clocked by rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rst
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.194ns (27.326%)  route 3.175ns (72.674%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 14.581 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.089    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/read_second_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.419     5.508 r  rtc_proc_init/ds1302_ctrl_m0/read_second_reg[7]/Q
                         net (fo=4, routed)           0.756     6.264    rtc_proc_init/ds1302_ctrl_m0/read_second[7]
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.299     6.563 r  rtc_proc_init/ds1302_ctrl_m0/segment_data_reg[6]_i_6/O
                         net (fo=1, routed)           0.595     7.159    seg_proc_init/u_seg_driver/segment_data_reg[2]_i_1_3
    SLICE_X8Y37          LUT5 (Prop_lut5_I4_O)        0.150     7.309 r  seg_proc_init/u_seg_driver/segment_data_reg[6]_i_2/O
                         net (fo=7, routed)           0.723     8.032    seg_proc_init/u_seg_driver/segment_data_reg[6]_i_2_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I3_O)        0.326     8.358 r  seg_proc_init/u_seg_driver/segment_data_reg[5]_i_1/O
                         net (fo=1, routed)           1.100     9.459    seg_proc_init/u_seg_driver/segment_data_reg[5]_i_1_n_0
    SLICE_X16Y40         LDPE                                         r  seg_proc_init/u_seg_driver/segment_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.378    11.378 f  rst_IBUF_inst/O
                         net (fo=1, routed)           1.603    12.981    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.072 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.508    14.581    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X16Y40         LDPE                                         r  seg_proc_init/u_seg_driver/segment_data_reg[5]/G  (IS_INVERTED)
                         clock pessimism              0.000    14.581    
                         clock uncertainty           -0.035    14.545    
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 rtc_proc_init/ds1302_ctrl_m0/read_second_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/segment_data_reg[3]/D
                            (negative level-sensitive latch clocked by rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rst
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.194ns (27.325%)  route 3.176ns (72.675%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 14.582 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.089    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/read_second_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.419     5.508 r  rtc_proc_init/ds1302_ctrl_m0/read_second_reg[7]/Q
                         net (fo=4, routed)           0.756     6.264    rtc_proc_init/ds1302_ctrl_m0/read_second[7]
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.299     6.563 r  rtc_proc_init/ds1302_ctrl_m0/segment_data_reg[6]_i_6/O
                         net (fo=1, routed)           0.595     7.159    seg_proc_init/u_seg_driver/segment_data_reg[2]_i_1_3
    SLICE_X8Y37          LUT5 (Prop_lut5_I4_O)        0.150     7.309 r  seg_proc_init/u_seg_driver/segment_data_reg[6]_i_2/O
                         net (fo=7, routed)           0.754     8.063    seg_proc_init/u_seg_driver/segment_data_reg[6]_i_2_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.326     8.389 r  seg_proc_init/u_seg_driver/segment_data_reg[3]_i_1/O
                         net (fo=1, routed)           1.070     9.459    seg_proc_init/u_seg_driver/segment_data_reg[3]_i_1_n_0
    SLICE_X12Y38         LDPE                                         r  seg_proc_init/u_seg_driver/segment_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.378    11.378 f  rst_IBUF_inst/O
                         net (fo=1, routed)           1.603    12.981    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.072 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.509    14.582    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X12Y38         LDPE                                         r  seg_proc_init/u_seg_driver/segment_data_reg[3]/G  (IS_INVERTED)
                         clock pessimism              0.000    14.582    
                         clock uncertainty           -0.035    14.546    
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 rtc_proc_init/ds1302_ctrl_m0/read_second_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/segment_data_reg[4]/D
                            (negative level-sensitive latch clocked by rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rst
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.220ns (27.998%)  route 3.138ns (72.002%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 14.581 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.089    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/read_second_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.419     5.508 r  rtc_proc_init/ds1302_ctrl_m0/read_second_reg[7]/Q
                         net (fo=4, routed)           0.756     6.264    rtc_proc_init/ds1302_ctrl_m0/read_second[7]
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.299     6.563 r  rtc_proc_init/ds1302_ctrl_m0/segment_data_reg[6]_i_6/O
                         net (fo=1, routed)           0.595     7.159    seg_proc_init/u_seg_driver/segment_data_reg[2]_i_1_3
    SLICE_X8Y37          LUT5 (Prop_lut5_I4_O)        0.150     7.309 r  seg_proc_init/u_seg_driver/segment_data_reg[6]_i_2/O
                         net (fo=7, routed)           0.765     8.074    seg_proc_init/u_seg_driver/segment_data_reg[6]_i_2_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I3_O)        0.352     8.426 r  seg_proc_init/u_seg_driver/segment_data_reg[4]_i_1/O
                         net (fo=1, routed)           1.020     9.447    seg_proc_init/u_seg_driver/segment_data_reg[4]_i_1_n_0
    SLICE_X16Y40         LDPE                                         r  seg_proc_init/u_seg_driver/segment_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.378    11.378 f  rst_IBUF_inst/O
                         net (fo=1, routed)           1.603    12.981    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.072 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.508    14.581    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X16Y40         LDPE                                         r  seg_proc_init/u_seg_driver/segment_data_reg[4]/G  (IS_INVERTED)
                         clock pessimism              0.000    14.581    
                         clock uncertainty           -0.035    14.545    
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 rtc_proc_init/ds1302_ctrl_m0/read_second_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/segment_data_reg[6]/D
                            (negative level-sensitive latch clocked by rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rst
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.220ns (28.338%)  route 3.085ns (71.662%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 14.582 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.089    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/read_second_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.419     5.508 r  rtc_proc_init/ds1302_ctrl_m0/read_second_reg[7]/Q
                         net (fo=4, routed)           0.756     6.264    rtc_proc_init/ds1302_ctrl_m0/read_second[7]
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.299     6.563 r  rtc_proc_init/ds1302_ctrl_m0/segment_data_reg[6]_i_6/O
                         net (fo=1, routed)           0.595     7.159    seg_proc_init/u_seg_driver/segment_data_reg[2]_i_1_3
    SLICE_X8Y37          LUT5 (Prop_lut5_I4_O)        0.150     7.309 r  seg_proc_init/u_seg_driver/segment_data_reg[6]_i_2/O
                         net (fo=7, routed)           0.754     8.063    seg_proc_init/u_seg_driver/segment_data_reg[6]_i_2_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.352     8.415 r  seg_proc_init/u_seg_driver/segment_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.979     9.394    seg_proc_init/u_seg_driver/segment_data_reg[6]_i_1_n_0
    SLICE_X12Y38         LDPE                                         r  seg_proc_init/u_seg_driver/segment_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.378    11.378 f  rst_IBUF_inst/O
                         net (fo=1, routed)           1.603    12.981    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.072 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.509    14.582    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X12Y38         LDPE                                         r  seg_proc_init/u_seg_driver/segment_data_reg[6]/G  (IS_INVERTED)
                         clock pessimism              0.000    14.582    
                         clock uncertainty           -0.035    14.546    
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 rtc_proc_init/ds1302_ctrl_m0/read_second_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/segment_data_reg[0]/D
                            (negative level-sensitive latch clocked by rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rst
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.966ns (22.637%)  route 3.301ns (77.363%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 14.581 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.089    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/read_second_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.419     5.508 r  rtc_proc_init/ds1302_ctrl_m0/read_second_reg[4]/Q
                         net (fo=2, routed)           0.776     6.284    rtc_proc_init/ds1302_ctrl_m0/read_second_reg[6]_0[1]
    SLICE_X6Y37          LUT5 (Prop_lut5_I1_O)        0.299     6.583 r  rtc_proc_init/ds1302_ctrl_m0/segment_data_reg[6]_i_9/O
                         net (fo=1, routed)           0.291     6.874    seg_proc_init/u_seg_driver/segment_data_reg[2]_i_1_1
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.124     6.998 r  seg_proc_init/u_seg_driver/segment_data_reg[6]_i_5/O
                         net (fo=7, routed)           1.030     8.028    seg_proc_init/u_seg_driver/segment_data_reg[6]_i_5_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I1_O)        0.124     8.152 r  seg_proc_init/u_seg_driver/segment_data_reg[0]_i_1/O
                         net (fo=1, routed)           1.205     9.356    seg_proc_init/u_seg_driver/segment_data_reg[0]_i_1_n_0
    SLICE_X16Y40         LDPE                                         r  seg_proc_init/u_seg_driver/segment_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.378    11.378 f  rst_IBUF_inst/O
                         net (fo=1, routed)           1.603    12.981    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.072 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.508    14.581    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X16Y40         LDPE                                         r  seg_proc_init/u_seg_driver/segment_data_reg[0]/G  (IS_INVERTED)
                         clock pessimism              0.000    14.581    
                         clock uncertainty           -0.035    14.545    
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 rtc_proc_init/ds1302_ctrl_m0/read_second_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/segment_data_reg[1]/D
                            (negative level-sensitive latch clocked by rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rst
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.190ns (29.358%)  route 2.863ns (70.642%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 14.582 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.089    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/read_second_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.419     5.508 r  rtc_proc_init/ds1302_ctrl_m0/read_second_reg[7]/Q
                         net (fo=4, routed)           0.756     6.264    rtc_proc_init/ds1302_ctrl_m0/read_second[7]
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.299     6.563 r  rtc_proc_init/ds1302_ctrl_m0/segment_data_reg[6]_i_6/O
                         net (fo=1, routed)           0.595     7.159    seg_proc_init/u_seg_driver/segment_data_reg[2]_i_1_3
    SLICE_X8Y37          LUT5 (Prop_lut5_I4_O)        0.150     7.309 r  seg_proc_init/u_seg_driver/segment_data_reg[6]_i_2/O
                         net (fo=7, routed)           0.723     8.032    seg_proc_init/u_seg_driver/segment_data_reg[6]_i_2_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.322     8.354 r  seg_proc_init/u_seg_driver/segment_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.788     9.142    seg_proc_init/u_seg_driver/segment_data_reg[1]_i_1_n_0
    SLICE_X12Y38         LDPE                                         r  seg_proc_init/u_seg_driver/segment_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.378    11.378 f  rst_IBUF_inst/O
                         net (fo=1, routed)           1.603    12.981    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.072 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.509    14.582    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X12Y38         LDPE                                         r  seg_proc_init/u_seg_driver/segment_data_reg[1]/G  (IS_INVERTED)
                         clock pessimism              0.000    14.582    
                         clock uncertainty           -0.035    14.546    
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                  5.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/segment_data_reg[1]/D
                            (negative level-sensitive latch clocked by rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rst
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.228ns (20.642%)  route 0.877ns (79.358%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.565     1.398    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X4Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.141     1.539 r  rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[4]/Q
                         net (fo=1, routed)           0.208     1.747    seg_proc_init/u_seg_driver/segment_data_reg[2]_i_1_0[1]
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  seg_proc_init/u_seg_driver/segment_data_reg[6]_i_5/O
                         net (fo=7, routed)           0.367     2.159    seg_proc_init/u_seg_driver/segment_data_reg[6]_i_5_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I1_O)        0.042     2.201 r  seg_proc_init/u_seg_driver/segment_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.301     2.503    seg_proc_init/u_seg_driver/segment_data_reg[1]_i_1_n_0
    SLICE_X12Y38         LDPE                                         r  seg_proc_init/u_seg_driver/segment_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)        0.000     0.000 r  
    B6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.320 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.833     2.153    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X12Y38         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[1]/G  (IS_INVERTED)
                         clock pessimism              0.000     2.153    
                         clock uncertainty            0.035     2.188    
    SLICE_X12Y38         LDPE (Hold_ldpe_G_D)         0.012     2.200    seg_proc_init/u_seg_driver/segment_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/segment_data_reg[5]/D
                            (negative level-sensitive latch clocked by rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rst
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.319ns (26.840%)  route 0.870ns (73.160%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.565     1.398    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.164     1.562 r  rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[7]/Q
                         net (fo=1, routed)           0.214     1.776    seg_proc_init/u_seg_driver/segment_data_reg[2]_i_1_0[4]
    SLICE_X8Y37          LUT5 (Prop_lut5_I1_O)        0.048     1.824 r  seg_proc_init/u_seg_driver/segment_data_reg[6]_i_2/O
                         net (fo=7, routed)           0.266     2.090    seg_proc_init/u_seg_driver/segment_data_reg[6]_i_2_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I3_O)        0.107     2.197 r  seg_proc_init/u_seg_driver/segment_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.389     2.587    seg_proc_init/u_seg_driver/segment_data_reg[5]_i_1_n_0
    SLICE_X16Y40         LDPE                                         r  seg_proc_init/u_seg_driver/segment_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)        0.000     0.000 r  
    B6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.320 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.832     2.152    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X16Y40         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[5]/G  (IS_INVERTED)
                         clock pessimism              0.000     2.152    
                         clock uncertainty            0.035     2.187    
    SLICE_X16Y40         LDPE (Hold_ldpe_G_D)         0.077     2.264    seg_proc_init/u_seg_driver/segment_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/segment_data_reg[3]/D
                            (negative level-sensitive latch clocked by rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rst
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.319ns (26.745%)  route 0.874ns (73.255%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.565     1.398    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.164     1.562 r  rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[7]/Q
                         net (fo=1, routed)           0.214     1.776    seg_proc_init/u_seg_driver/segment_data_reg[2]_i_1_0[4]
    SLICE_X8Y37          LUT5 (Prop_lut5_I1_O)        0.048     1.824 r  seg_proc_init/u_seg_driver/segment_data_reg[6]_i_2/O
                         net (fo=7, routed)           0.283     2.107    seg_proc_init/u_seg_driver/segment_data_reg[6]_i_2_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.107     2.214 r  seg_proc_init/u_seg_driver/segment_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.377     2.591    seg_proc_init/u_seg_driver/segment_data_reg[3]_i_1_n_0
    SLICE_X12Y38         LDPE                                         r  seg_proc_init/u_seg_driver/segment_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)        0.000     0.000 r  
    B6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.320 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.833     2.153    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X12Y38         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[3]/G  (IS_INVERTED)
                         clock pessimism              0.000     2.153    
                         clock uncertainty            0.035     2.188    
    SLICE_X12Y38         LDPE (Hold_ldpe_G_D)         0.077     2.265    seg_proc_init/u_seg_driver/segment_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/segment_data_reg[0]/D
                            (negative level-sensitive latch clocked by rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rst
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.319ns (26.534%)  route 0.883ns (73.466%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.565     1.398    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.164     1.562 r  rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[7]/Q
                         net (fo=1, routed)           0.214     1.776    seg_proc_init/u_seg_driver/segment_data_reg[2]_i_1_0[4]
    SLICE_X8Y37          LUT5 (Prop_lut5_I1_O)        0.048     1.824 r  seg_proc_init/u_seg_driver/segment_data_reg[6]_i_2/O
                         net (fo=7, routed)           0.206     2.030    seg_proc_init/u_seg_driver/segment_data_reg[6]_i_2_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I3_O)        0.107     2.137 r  seg_proc_init/u_seg_driver/segment_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.464     2.600    seg_proc_init/u_seg_driver/segment_data_reg[0]_i_1_n_0
    SLICE_X16Y40         LDPE                                         r  seg_proc_init/u_seg_driver/segment_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)        0.000     0.000 r  
    B6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.320 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.832     2.152    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X16Y40         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[0]/G  (IS_INVERTED)
                         clock pessimism              0.000     2.152    
                         clock uncertainty            0.035     2.187    
    SLICE_X16Y40         LDPE (Hold_ldpe_G_D)         0.077     2.264    seg_proc_init/u_seg_driver/segment_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/segment_data_reg[2]/D
                            (negative level-sensitive latch clocked by rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rst
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.231ns (19.086%)  route 0.979ns (80.914%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.565     1.398    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X4Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.141     1.539 f  rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[4]/Q
                         net (fo=1, routed)           0.208     1.747    seg_proc_init/u_seg_driver/segment_data_reg[2]_i_1_0[1]
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.045     1.792 f  seg_proc_init/u_seg_driver/segment_data_reg[6]_i_5/O
                         net (fo=7, routed)           0.366     2.159    seg_proc_init/u_seg_driver/segment_data_reg[6]_i_5_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I3_O)        0.045     2.204 r  seg_proc_init/u_seg_driver/segment_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.405     2.609    seg_proc_init/u_seg_driver/segment_data_reg[2]_i_1_n_0
    SLICE_X12Y38         LDPE                                         r  seg_proc_init/u_seg_driver/segment_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)        0.000     0.000 r  
    B6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.320 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.833     2.153    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X12Y38         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[2]/G  (IS_INVERTED)
                         clock pessimism              0.000     2.153    
                         clock uncertainty            0.035     2.188    
    SLICE_X12Y38         LDPE (Hold_ldpe_G_D)         0.073     2.261    seg_proc_init/u_seg_driver/segment_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/segment_data_reg[6]/D
                            (negative level-sensitive latch clocked by rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rst
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.319ns (26.892%)  route 0.867ns (73.108%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.565     1.398    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.164     1.562 r  rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[7]/Q
                         net (fo=1, routed)           0.214     1.776    seg_proc_init/u_seg_driver/segment_data_reg[2]_i_1_0[4]
    SLICE_X8Y37          LUT5 (Prop_lut5_I1_O)        0.048     1.824 r  seg_proc_init/u_seg_driver/segment_data_reg[6]_i_2/O
                         net (fo=7, routed)           0.283     2.107    seg_proc_init/u_seg_driver/segment_data_reg[6]_i_2_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.107     2.214 r  seg_proc_init/u_seg_driver/segment_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.370     2.584    seg_proc_init/u_seg_driver/segment_data_reg[6]_i_1_n_0
    SLICE_X12Y38         LDPE                                         r  seg_proc_init/u_seg_driver/segment_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)        0.000     0.000 r  
    B6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.320 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.833     2.153    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X12Y38         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[6]/G  (IS_INVERTED)
                         clock pessimism              0.000     2.153    
                         clock uncertainty            0.035     2.188    
    SLICE_X12Y38         LDPE (Hold_ldpe_G_D)         0.012     2.200    seg_proc_init/u_seg_driver/segment_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/segment_data_reg[4]/D
                            (negative level-sensitive latch clocked by rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rst
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.234ns (19.551%)  route 0.963ns (80.449%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.565     1.398    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X4Y37          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.141     1.539 r  rtc_proc_init/ds1302_ctrl_m0/read_minute_reg[4]/Q
                         net (fo=1, routed)           0.208     1.747    seg_proc_init/u_seg_driver/segment_data_reg[2]_i_1_0[1]
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  seg_proc_init/u_seg_driver/segment_data_reg[6]_i_5/O
                         net (fo=7, routed)           0.366     2.159    seg_proc_init/u_seg_driver/segment_data_reg[6]_i_5_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.048     2.207 r  seg_proc_init/u_seg_driver/segment_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.388     2.595    seg_proc_init/u_seg_driver/segment_data_reg[4]_i_1_n_0
    SLICE_X16Y40         LDPE                                         r  seg_proc_init/u_seg_driver/segment_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)        0.000     0.000 r  
    B6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.320 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.832     2.152    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X16Y40         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[4]/G  (IS_INVERTED)
                         clock pessimism              0.000     2.152    
                         clock uncertainty            0.035     2.187    
    SLICE_X16Y40         LDPE (Hold_ldpe_G_D)         0.011     2.198    seg_proc_init/u_seg_driver/segment_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.397    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.763ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.968ns  (required time - arrival time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/MOSI_shift_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - rst fall@10.000ns)
  Data Path Delay:        2.243ns  (logic 0.433ns (19.299%)  route 1.810ns (80.701%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        1.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.399ns = ( 21.399 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404    10.404 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887    11.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.320 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.923    12.243    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/rst_IBUF_BUFG
    SLICE_X4Y39          FDCE                                         f  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/MOSI_shift_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201    20.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607    20.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.566    21.399    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/clk_IBUF_BUFG
    SLICE_X4Y39          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/MOSI_shift_reg[0]/C
                         clock pessimism              0.000    21.399    
                         clock uncertainty           -0.035    21.364    
    SLICE_X4Y39          FDCE (Recov_fdce_C_CLR)     -0.153    21.211    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/MOSI_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         21.211    
                         arrival time                         -12.243    
  -------------------------------------------------------------------
                         slack                                  8.968    

Slack (MET) :             8.968ns  (required time - arrival time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/MOSI_shift_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - rst fall@10.000ns)
  Data Path Delay:        2.243ns  (logic 0.433ns (19.299%)  route 1.810ns (80.701%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        1.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.399ns = ( 21.399 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404    10.404 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887    11.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.320 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.923    12.243    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/rst_IBUF_BUFG
    SLICE_X4Y39          FDCE                                         f  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/MOSI_shift_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201    20.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607    20.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.566    21.399    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/clk_IBUF_BUFG
    SLICE_X4Y39          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/MOSI_shift_reg[1]/C
                         clock pessimism              0.000    21.399    
                         clock uncertainty           -0.035    21.364    
    SLICE_X4Y39          FDCE (Recov_fdce_C_CLR)     -0.153    21.211    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/MOSI_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         21.211    
                         arrival time                         -12.243    
  -------------------------------------------------------------------
                         slack                                  8.968    

Slack (MET) :             8.968ns  (required time - arrival time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/MOSI_shift_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - rst fall@10.000ns)
  Data Path Delay:        2.243ns  (logic 0.433ns (19.299%)  route 1.810ns (80.701%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        1.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.399ns = ( 21.399 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404    10.404 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887    11.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.320 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.923    12.243    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/rst_IBUF_BUFG
    SLICE_X4Y39          FDCE                                         f  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/MOSI_shift_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201    20.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607    20.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.566    21.399    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/clk_IBUF_BUFG
    SLICE_X4Y39          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/MOSI_shift_reg[6]/C
                         clock pessimism              0.000    21.399    
                         clock uncertainty           -0.035    21.364    
    SLICE_X4Y39          FDCE (Recov_fdce_C_CLR)     -0.153    21.211    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/MOSI_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         21.211    
                         arrival time                         -12.243    
  -------------------------------------------------------------------
                         slack                                  8.968    

Slack (MET) :             8.968ns  (required time - arrival time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/MOSI_shift_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - rst fall@10.000ns)
  Data Path Delay:        2.243ns  (logic 0.433ns (19.299%)  route 1.810ns (80.701%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        1.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.399ns = ( 21.399 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404    10.404 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887    11.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.320 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.923    12.243    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/rst_IBUF_BUFG
    SLICE_X4Y39          FDCE                                         f  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/MOSI_shift_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201    20.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607    20.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.566    21.399    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/clk_IBUF_BUFG
    SLICE_X4Y39          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/MOSI_shift_reg[7]/C
                         clock pessimism              0.000    21.399    
                         clock uncertainty           -0.035    21.364    
    SLICE_X4Y39          FDCE (Recov_fdce_C_CLR)     -0.153    21.211    rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/MOSI_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         21.211    
                         arrival time                         -12.243    
  -------------------------------------------------------------------
                         slack                                  8.968    

Slack (MET) :             8.969ns  (required time - arrival time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - rst fall@10.000ns)
  Data Path Delay:        2.240ns  (logic 0.433ns (19.325%)  route 1.807ns (80.675%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 21.397 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404    10.404 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887    11.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.320 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.920    12.240    rtc_proc_init/ds1302_ctrl_m0/rst_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         f  rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201    20.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607    20.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.564    21.397    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[13]/C
                         clock pessimism              0.000    21.397    
                         clock uncertainty           -0.035    21.362    
    SLICE_X4Y35          FDCE (Recov_fdce_C_CLR)     -0.153    21.209    rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[13]
  -------------------------------------------------------------------
                         required time                         21.209    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                  8.969    

Slack (MET) :             8.969ns  (required time - arrival time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - rst fall@10.000ns)
  Data Path Delay:        2.240ns  (logic 0.433ns (19.325%)  route 1.807ns (80.675%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 21.397 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404    10.404 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887    11.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.320 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.920    12.240    rtc_proc_init/ds1302_ctrl_m0/rst_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         f  rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201    20.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607    20.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.564    21.397    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[14]/C
                         clock pessimism              0.000    21.397    
                         clock uncertainty           -0.035    21.362    
    SLICE_X4Y35          FDCE (Recov_fdce_C_CLR)     -0.153    21.209    rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[14]
  -------------------------------------------------------------------
                         required time                         21.209    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                  8.969    

Slack (MET) :             8.969ns  (required time - arrival time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - rst fall@10.000ns)
  Data Path Delay:        2.240ns  (logic 0.433ns (19.325%)  route 1.807ns (80.675%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 21.397 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404    10.404 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887    11.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.320 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.920    12.240    rtc_proc_init/ds1302_ctrl_m0/rst_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         f  rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201    20.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607    20.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.564    21.397    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[15]/C
                         clock pessimism              0.000    21.397    
                         clock uncertainty           -0.035    21.362    
    SLICE_X4Y35          FDCE (Recov_fdce_C_CLR)     -0.153    21.209    rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[15]
  -------------------------------------------------------------------
                         required time                         21.209    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                  8.969    

Slack (MET) :             8.969ns  (required time - arrival time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - rst fall@10.000ns)
  Data Path Delay:        2.240ns  (logic 0.433ns (19.325%)  route 1.807ns (80.675%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 21.397 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404    10.404 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887    11.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.320 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.920    12.240    rtc_proc_init/ds1302_ctrl_m0/rst_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         f  rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201    20.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607    20.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.564    21.397    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[16]/C
                         clock pessimism              0.000    21.397    
                         clock uncertainty           -0.035    21.362    
    SLICE_X4Y35          FDCE (Recov_fdce_C_CLR)     -0.153    21.209    rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[16]
  -------------------------------------------------------------------
                         required time                         21.209    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                  8.969    

Slack (MET) :             8.969ns  (required time - arrival time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - rst fall@10.000ns)
  Data Path Delay:        2.240ns  (logic 0.433ns (19.325%)  route 1.807ns (80.675%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 21.397 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404    10.404 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887    11.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.320 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.920    12.240    rtc_proc_init/ds1302_ctrl_m0/rst_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         f  rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201    20.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607    20.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.564    21.397    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.000    21.397    
                         clock uncertainty           -0.035    21.362    
    SLICE_X4Y35          FDCE (Recov_fdce_C_CLR)     -0.153    21.209    rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         21.209    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                  8.969    

Slack (MET) :             8.969ns  (required time - arrival time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - rst fall@10.000ns)
  Data Path Delay:        2.240ns  (logic 0.433ns (19.325%)  route 1.807ns (80.675%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 21.397 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404    10.404 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887    11.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.320 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.920    12.240    rtc_proc_init/ds1302_ctrl_m0/rst_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         f  rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    G11                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.201    20.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607    20.808    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.564    21.397    rtc_proc_init/ds1302_ctrl_m0/clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.000    21.397    
                         clock uncertainty           -0.035    21.362    
    SLICE_X4Y35          FDCE (Recov_fdce_C_CLR)     -0.153    21.209    rtc_proc_init/ds1302_ctrl_m0/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         21.209    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                  8.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.763ns  (arrival time - required time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_frequency_divider/counter_reg[18]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk rise@0.000ns - rst fall@10.000ns)
  Data Path Delay:        1.646ns  (logic 0.242ns (14.726%)  route 1.403ns (85.274%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        1.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.216    10.216 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.774    10.991    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.017 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.629    11.646    seg_proc_init/u_frequency_divider/rst_IBUF_BUFG
    SLICE_X6Y44          FDCE                                         f  seg_proc_init/u_frequency_divider/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.838     1.914    seg_proc_init/u_frequency_divider/clk_IBUF_BUFG
    SLICE_X6Y44          FDCE                                         r  seg_proc_init/u_frequency_divider/counter_reg[18]/C
                         clock pessimism              0.000     1.914    
                         clock uncertainty            0.035     1.950    
    SLICE_X6Y44          FDCE (Remov_fdce_C_CLR)     -0.067     1.883    seg_proc_init/u_frequency_divider/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                          11.646    
  -------------------------------------------------------------------
                         slack                                  9.763    

Slack (MET) :             9.763ns  (arrival time - required time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_frequency_divider/counter_reg[19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk rise@0.000ns - rst fall@10.000ns)
  Data Path Delay:        1.646ns  (logic 0.242ns (14.726%)  route 1.403ns (85.274%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        1.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.216    10.216 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.774    10.991    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.017 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.629    11.646    seg_proc_init/u_frequency_divider/rst_IBUF_BUFG
    SLICE_X6Y44          FDCE                                         f  seg_proc_init/u_frequency_divider/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.838     1.914    seg_proc_init/u_frequency_divider/clk_IBUF_BUFG
    SLICE_X6Y44          FDCE                                         r  seg_proc_init/u_frequency_divider/counter_reg[19]/C
                         clock pessimism              0.000     1.914    
                         clock uncertainty            0.035     1.950    
    SLICE_X6Y44          FDCE (Remov_fdce_C_CLR)     -0.067     1.883    seg_proc_init/u_frequency_divider/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                          11.646    
  -------------------------------------------------------------------
                         slack                                  9.763    

Slack (MET) :             9.763ns  (arrival time - required time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_frequency_divider/counter_reg[20]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk rise@0.000ns - rst fall@10.000ns)
  Data Path Delay:        1.646ns  (logic 0.242ns (14.726%)  route 1.403ns (85.274%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        1.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.216    10.216 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.774    10.991    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.017 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.629    11.646    seg_proc_init/u_frequency_divider/rst_IBUF_BUFG
    SLICE_X6Y44          FDCE                                         f  seg_proc_init/u_frequency_divider/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.838     1.914    seg_proc_init/u_frequency_divider/clk_IBUF_BUFG
    SLICE_X6Y44          FDCE                                         r  seg_proc_init/u_frequency_divider/counter_reg[20]/C
                         clock pessimism              0.000     1.914    
                         clock uncertainty            0.035     1.950    
    SLICE_X6Y44          FDCE (Remov_fdce_C_CLR)     -0.067     1.883    seg_proc_init/u_frequency_divider/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                          11.646    
  -------------------------------------------------------------------
                         slack                                  9.763    

Slack (MET) :             9.763ns  (arrival time - required time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_frequency_divider/counter_reg[21]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk rise@0.000ns - rst fall@10.000ns)
  Data Path Delay:        1.646ns  (logic 0.242ns (14.726%)  route 1.403ns (85.274%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        1.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.216    10.216 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.774    10.991    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.017 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.629    11.646    seg_proc_init/u_frequency_divider/rst_IBUF_BUFG
    SLICE_X6Y44          FDCE                                         f  seg_proc_init/u_frequency_divider/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.838     1.914    seg_proc_init/u_frequency_divider/clk_IBUF_BUFG
    SLICE_X6Y44          FDCE                                         r  seg_proc_init/u_frequency_divider/counter_reg[21]/C
                         clock pessimism              0.000     1.914    
                         clock uncertainty            0.035     1.950    
    SLICE_X6Y44          FDCE (Remov_fdce_C_CLR)     -0.067     1.883    seg_proc_init/u_frequency_divider/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                          11.646    
  -------------------------------------------------------------------
                         slack                                  9.763    

Slack (MET) :             9.763ns  (arrival time - required time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_frequency_divider/counter_reg[23]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk rise@0.000ns - rst fall@10.000ns)
  Data Path Delay:        1.646ns  (logic 0.242ns (14.726%)  route 1.403ns (85.274%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        1.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.216    10.216 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.774    10.991    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.017 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.629    11.646    seg_proc_init/u_frequency_divider/rst_IBUF_BUFG
    SLICE_X6Y45          FDCE                                         f  seg_proc_init/u_frequency_divider/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.838     1.914    seg_proc_init/u_frequency_divider/clk_IBUF_BUFG
    SLICE_X6Y45          FDCE                                         r  seg_proc_init/u_frequency_divider/counter_reg[23]/C
                         clock pessimism              0.000     1.914    
                         clock uncertainty            0.035     1.950    
    SLICE_X6Y45          FDCE (Remov_fdce_C_CLR)     -0.067     1.883    seg_proc_init/u_frequency_divider/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                          11.646    
  -------------------------------------------------------------------
                         slack                                  9.763    

Slack (MET) :             9.763ns  (arrival time - required time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_frequency_divider/counter_reg[24]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk rise@0.000ns - rst fall@10.000ns)
  Data Path Delay:        1.646ns  (logic 0.242ns (14.726%)  route 1.403ns (85.274%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        1.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.216    10.216 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.774    10.991    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.017 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.629    11.646    seg_proc_init/u_frequency_divider/rst_IBUF_BUFG
    SLICE_X6Y45          FDCE                                         f  seg_proc_init/u_frequency_divider/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.838     1.914    seg_proc_init/u_frequency_divider/clk_IBUF_BUFG
    SLICE_X6Y45          FDCE                                         r  seg_proc_init/u_frequency_divider/counter_reg[24]/C
                         clock pessimism              0.000     1.914    
                         clock uncertainty            0.035     1.950    
    SLICE_X6Y45          FDCE (Remov_fdce_C_CLR)     -0.067     1.883    seg_proc_init/u_frequency_divider/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                          11.646    
  -------------------------------------------------------------------
                         slack                                  9.763    

Slack (MET) :             9.774ns  (arrival time - required time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_frequency_divider/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk rise@0.000ns - rst fall@10.000ns)
  Data Path Delay:        1.655ns  (logic 0.242ns (14.642%)  route 1.413ns (85.358%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        1.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.216    10.216 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.774    10.991    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.017 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.639    11.655    seg_proc_init/u_frequency_divider/rst_IBUF_BUFG
    SLICE_X6Y42          FDCE                                         f  seg_proc_init/u_frequency_divider/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.837     1.913    seg_proc_init/u_frequency_divider/clk_IBUF_BUFG
    SLICE_X6Y42          FDCE                                         r  seg_proc_init/u_frequency_divider/counter_reg[0]/C
                         clock pessimism              0.000     1.913    
                         clock uncertainty            0.035     1.949    
    SLICE_X6Y42          FDCE (Remov_fdce_C_CLR)     -0.067     1.882    seg_proc_init/u_frequency_divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                          11.655    
  -------------------------------------------------------------------
                         slack                                  9.774    

Slack (MET) :             9.774ns  (arrival time - required time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_frequency_divider/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk rise@0.000ns - rst fall@10.000ns)
  Data Path Delay:        1.656ns  (logic 0.242ns (14.633%)  route 1.414ns (85.367%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        1.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.216    10.216 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.774    10.991    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.017 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.640    11.656    seg_proc_init/u_frequency_divider/rst_IBUF_BUFG
    SLICE_X6Y43          FDCE                                         f  seg_proc_init/u_frequency_divider/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.838     1.914    seg_proc_init/u_frequency_divider/clk_IBUF_BUFG
    SLICE_X6Y43          FDCE                                         r  seg_proc_init/u_frequency_divider/counter_reg[10]/C
                         clock pessimism              0.000     1.914    
                         clock uncertainty            0.035     1.950    
    SLICE_X6Y43          FDCE (Remov_fdce_C_CLR)     -0.067     1.883    seg_proc_init/u_frequency_divider/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                          11.656    
  -------------------------------------------------------------------
                         slack                                  9.774    

Slack (MET) :             9.774ns  (arrival time - required time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_frequency_divider/counter_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk rise@0.000ns - rst fall@10.000ns)
  Data Path Delay:        1.655ns  (logic 0.242ns (14.642%)  route 1.413ns (85.358%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        1.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.216    10.216 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.774    10.991    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.017 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.639    11.655    seg_proc_init/u_frequency_divider/rst_IBUF_BUFG
    SLICE_X6Y42          FDCE                                         f  seg_proc_init/u_frequency_divider/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.837     1.913    seg_proc_init/u_frequency_divider/clk_IBUF_BUFG
    SLICE_X6Y42          FDCE                                         r  seg_proc_init/u_frequency_divider/counter_reg[11]/C
                         clock pessimism              0.000     1.913    
                         clock uncertainty            0.035     1.949    
    SLICE_X6Y42          FDCE (Remov_fdce_C_CLR)     -0.067     1.882    seg_proc_init/u_frequency_divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                          11.655    
  -------------------------------------------------------------------
                         slack                                  9.774    

Slack (MET) :             9.774ns  (arrival time - required time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_frequency_divider/counter_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk rise@0.000ns - rst fall@10.000ns)
  Data Path Delay:        1.655ns  (logic 0.242ns (14.642%)  route 1.413ns (85.358%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        1.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.216    10.216 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.774    10.991    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.017 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.639    11.655    seg_proc_init/u_frequency_divider/rst_IBUF_BUFG
    SLICE_X6Y42          FDCE                                         f  seg_proc_init/u_frequency_divider/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.837     1.913    seg_proc_init/u_frequency_divider/clk_IBUF_BUFG
    SLICE_X6Y42          FDCE                                         r  seg_proc_init/u_frequency_divider/counter_reg[12]/C
                         clock pessimism              0.000     1.913    
                         clock uncertainty            0.035     1.949    
    SLICE_X6Y42          FDCE (Remov_fdce_C_CLR)     -0.067     1.882    seg_proc_init/u_frequency_divider/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                          11.655    
  -------------------------------------------------------------------
                         slack                                  9.774    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst
  To Clock:  rst

Setup :            0  Failing Endpoints,  Worst Slack        8.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.974ns  (required time - arrival time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/segment_data_reg[1]/PRE
                            (recovery check against falling-edge clock rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst rise@20.000ns - rst fall@10.000ns)
  Data Path Delay:        5.217ns  (logic 1.544ns (29.601%)  route 3.672ns (70.399%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        4.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 24.582 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.448    11.448 f  rst_IBUF_inst/O
                         net (fo=1, routed)           1.844    13.292    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.388 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.828    15.217    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X12Y38         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)       20.000    20.000 r  
    B6                                                0.000    20.000 r  rst (IN)
                         net (fo=0)                   0.000    20.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.378    21.378 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.603    22.981    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.072 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.509    24.582    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X12Y38         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[1]/G  (IS_INVERTED)
                         clock pessimism              0.000    24.582    
                         clock uncertainty           -0.035    24.546    
    SLICE_X12Y38         LDPE (Recov_ldpe_G_PRE)     -0.356    24.190    seg_proc_init/u_seg_driver/segment_data_reg[1]
  -------------------------------------------------------------------
                         required time                         24.190    
                         arrival time                         -15.217    
  -------------------------------------------------------------------
                         slack                                  8.974    

Slack (MET) :             8.974ns  (required time - arrival time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/segment_data_reg[2]/PRE
                            (recovery check against falling-edge clock rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst rise@20.000ns - rst fall@10.000ns)
  Data Path Delay:        5.217ns  (logic 1.544ns (29.601%)  route 3.672ns (70.399%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        4.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 24.582 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.448    11.448 f  rst_IBUF_inst/O
                         net (fo=1, routed)           1.844    13.292    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.388 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.828    15.217    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X12Y38         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)       20.000    20.000 r  
    B6                                                0.000    20.000 r  rst (IN)
                         net (fo=0)                   0.000    20.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.378    21.378 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.603    22.981    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.072 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.509    24.582    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X12Y38         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[2]/G  (IS_INVERTED)
                         clock pessimism              0.000    24.582    
                         clock uncertainty           -0.035    24.546    
    SLICE_X12Y38         LDPE (Recov_ldpe_G_PRE)     -0.356    24.190    seg_proc_init/u_seg_driver/segment_data_reg[2]
  -------------------------------------------------------------------
                         required time                         24.190    
                         arrival time                         -15.217    
  -------------------------------------------------------------------
                         slack                                  8.974    

Slack (MET) :             8.974ns  (required time - arrival time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/segment_data_reg[3]/PRE
                            (recovery check against falling-edge clock rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst rise@20.000ns - rst fall@10.000ns)
  Data Path Delay:        5.217ns  (logic 1.544ns (29.601%)  route 3.672ns (70.399%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        4.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 24.582 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.448    11.448 f  rst_IBUF_inst/O
                         net (fo=1, routed)           1.844    13.292    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.388 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.828    15.217    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X12Y38         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)       20.000    20.000 r  
    B6                                                0.000    20.000 r  rst (IN)
                         net (fo=0)                   0.000    20.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.378    21.378 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.603    22.981    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.072 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.509    24.582    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X12Y38         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[3]/G  (IS_INVERTED)
                         clock pessimism              0.000    24.582    
                         clock uncertainty           -0.035    24.546    
    SLICE_X12Y38         LDPE (Recov_ldpe_G_PRE)     -0.356    24.190    seg_proc_init/u_seg_driver/segment_data_reg[3]
  -------------------------------------------------------------------
                         required time                         24.190    
                         arrival time                         -15.217    
  -------------------------------------------------------------------
                         slack                                  8.974    

Slack (MET) :             8.974ns  (required time - arrival time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/segment_data_reg[6]/PRE
                            (recovery check against falling-edge clock rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst rise@20.000ns - rst fall@10.000ns)
  Data Path Delay:        5.217ns  (logic 1.544ns (29.601%)  route 3.672ns (70.399%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        4.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 24.582 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.448    11.448 f  rst_IBUF_inst/O
                         net (fo=1, routed)           1.844    13.292    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.388 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.828    15.217    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X12Y38         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)       20.000    20.000 r  
    B6                                                0.000    20.000 r  rst (IN)
                         net (fo=0)                   0.000    20.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.378    21.378 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.603    22.981    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.072 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.509    24.582    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X12Y38         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[6]/G  (IS_INVERTED)
                         clock pessimism              0.000    24.582    
                         clock uncertainty           -0.035    24.546    
    SLICE_X12Y38         LDPE (Recov_ldpe_G_PRE)     -0.356    24.190    seg_proc_init/u_seg_driver/segment_data_reg[6]
  -------------------------------------------------------------------
                         required time                         24.190    
                         arrival time                         -15.217    
  -------------------------------------------------------------------
                         slack                                  8.974    

Slack (MET) :             8.974ns  (required time - arrival time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/segment_data_reg[0]/PRE
                            (recovery check against falling-edge clock rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst rise@20.000ns - rst fall@10.000ns)
  Data Path Delay:        5.216ns  (logic 1.544ns (29.607%)  route 3.671ns (70.393%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        4.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 24.581 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.448    11.448 f  rst_IBUF_inst/O
                         net (fo=1, routed)           1.844    13.292    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.388 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.827    15.216    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X16Y40         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)       20.000    20.000 r  
    B6                                                0.000    20.000 r  rst (IN)
                         net (fo=0)                   0.000    20.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.378    21.378 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.603    22.981    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.072 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.508    24.581    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X16Y40         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[0]/G  (IS_INVERTED)
                         clock pessimism              0.000    24.581    
                         clock uncertainty           -0.035    24.545    
    SLICE_X16Y40         LDPE (Recov_ldpe_G_PRE)     -0.356    24.189    seg_proc_init/u_seg_driver/segment_data_reg[0]
  -------------------------------------------------------------------
                         required time                         24.189    
                         arrival time                         -15.216    
  -------------------------------------------------------------------
                         slack                                  8.974    

Slack (MET) :             8.974ns  (required time - arrival time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/segment_data_reg[4]/PRE
                            (recovery check against falling-edge clock rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst rise@20.000ns - rst fall@10.000ns)
  Data Path Delay:        5.216ns  (logic 1.544ns (29.607%)  route 3.671ns (70.393%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        4.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 24.581 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.448    11.448 f  rst_IBUF_inst/O
                         net (fo=1, routed)           1.844    13.292    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.388 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.827    15.216    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X16Y40         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)       20.000    20.000 r  
    B6                                                0.000    20.000 r  rst (IN)
                         net (fo=0)                   0.000    20.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.378    21.378 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.603    22.981    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.072 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.508    24.581    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X16Y40         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[4]/G  (IS_INVERTED)
                         clock pessimism              0.000    24.581    
                         clock uncertainty           -0.035    24.545    
    SLICE_X16Y40         LDPE (Recov_ldpe_G_PRE)     -0.356    24.189    seg_proc_init/u_seg_driver/segment_data_reg[4]
  -------------------------------------------------------------------
                         required time                         24.189    
                         arrival time                         -15.216    
  -------------------------------------------------------------------
                         slack                                  8.974    

Slack (MET) :             8.974ns  (required time - arrival time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/segment_data_reg[5]/PRE
                            (recovery check against falling-edge clock rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst rise@20.000ns - rst fall@10.000ns)
  Data Path Delay:        5.216ns  (logic 1.544ns (29.607%)  route 3.671ns (70.393%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        4.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 24.581 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.448    11.448 f  rst_IBUF_inst/O
                         net (fo=1, routed)           1.844    13.292    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.388 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.827    15.216    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X16Y40         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)       20.000    20.000 r  
    B6                                                0.000    20.000 r  rst (IN)
                         net (fo=0)                   0.000    20.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.378    21.378 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.603    22.981    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.072 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.508    24.581    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X16Y40         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[5]/G  (IS_INVERTED)
                         clock pessimism              0.000    24.581    
                         clock uncertainty           -0.035    24.545    
    SLICE_X16Y40         LDPE (Recov_ldpe_G_PRE)     -0.356    24.189    seg_proc_init/u_seg_driver/segment_data_reg[5]
  -------------------------------------------------------------------
                         required time                         24.189    
                         arrival time                         -15.216    
  -------------------------------------------------------------------
                         slack                                  8.974    

Slack (MET) :             8.978ns  (required time - arrival time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/digit_sel_reg[0]/PRE
                            (recovery check against falling-edge clock rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst rise@20.000ns - rst fall@10.000ns)
  Data Path Delay:        5.212ns  (logic 1.544ns (29.626%)  route 3.668ns (70.374%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        4.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 24.582 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.448    11.448 f  rst_IBUF_inst/O
                         net (fo=1, routed)           1.844    13.292    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.388 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.824    15.212    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X14Y38         LDPE                                         f  seg_proc_init/u_seg_driver/digit_sel_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)       20.000    20.000 r  
    B6                                                0.000    20.000 r  rst (IN)
                         net (fo=0)                   0.000    20.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.378    21.378 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.603    22.981    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.072 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.509    24.582    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X14Y38         LDPE                                         f  seg_proc_init/u_seg_driver/digit_sel_reg[0]/G  (IS_INVERTED)
                         clock pessimism              0.000    24.582    
                         clock uncertainty           -0.035    24.546    
    SLICE_X14Y38         LDPE (Recov_ldpe_G_PRE)     -0.356    24.190    seg_proc_init/u_seg_driver/digit_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         24.190    
                         arrival time                         -15.212    
  -------------------------------------------------------------------
                         slack                                  8.978    

Slack (MET) :             8.978ns  (required time - arrival time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/digit_sel_reg[1]/PRE
                            (recovery check against falling-edge clock rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst rise@20.000ns - rst fall@10.000ns)
  Data Path Delay:        5.212ns  (logic 1.544ns (29.626%)  route 3.668ns (70.374%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        4.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 24.582 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.448    11.448 f  rst_IBUF_inst/O
                         net (fo=1, routed)           1.844    13.292    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.388 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.824    15.212    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X14Y38         LDPE                                         f  seg_proc_init/u_seg_driver/digit_sel_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)       20.000    20.000 r  
    B6                                                0.000    20.000 r  rst (IN)
                         net (fo=0)                   0.000    20.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.378    21.378 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.603    22.981    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.072 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.509    24.582    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X14Y38         LDPE                                         f  seg_proc_init/u_seg_driver/digit_sel_reg[1]/G  (IS_INVERTED)
                         clock pessimism              0.000    24.582    
                         clock uncertainty           -0.035    24.546    
    SLICE_X14Y38         LDPE (Recov_ldpe_G_PRE)     -0.356    24.190    seg_proc_init/u_seg_driver/digit_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         24.190    
                         arrival time                         -15.212    
  -------------------------------------------------------------------
                         slack                                  8.978    

Slack (MET) :             8.978ns  (required time - arrival time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/digit_sel_reg[2]/PRE
                            (recovery check against falling-edge clock rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst rise@20.000ns - rst fall@10.000ns)
  Data Path Delay:        5.211ns  (logic 1.544ns (29.631%)  route 3.667ns (70.369%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        4.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 24.581 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.448    11.448 f  rst_IBUF_inst/O
                         net (fo=1, routed)           1.844    13.292    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.388 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.823    15.211    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X14Y37         LDPE                                         f  seg_proc_init/u_seg_driver/digit_sel_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)       20.000    20.000 r  
    B6                                                0.000    20.000 r  rst (IN)
                         net (fo=0)                   0.000    20.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         1.378    21.378 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.603    22.981    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.072 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         1.508    24.581    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X14Y37         LDPE                                         f  seg_proc_init/u_seg_driver/digit_sel_reg[2]/G  (IS_INVERTED)
                         clock pessimism              0.000    24.581    
                         clock uncertainty           -0.035    24.545    
    SLICE_X14Y37         LDPE (Recov_ldpe_G_PRE)     -0.356    24.189    seg_proc_init/u_seg_driver/digit_sel_reg[2]
  -------------------------------------------------------------------
                         required time                         24.189    
                         arrival time                         -15.211    
  -------------------------------------------------------------------
                         slack                                  8.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.520ns  (arrival time - required time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/digit_sel_reg[0]/PRE
                            (removal check against falling-edge clock rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (rst rise@0.000ns - rst fall@10.000ns)
  Data Path Delay:        1.641ns  (logic 0.242ns (14.771%)  route 1.398ns (85.229%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.216    10.216 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.774    10.991    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.017 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.624    11.641    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X14Y38         LDPE                                         f  seg_proc_init/u_seg_driver/digit_sel_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)        0.000     0.000 r  
    B6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.320 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.833     2.153    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X14Y38         LDPE                                         f  seg_proc_init/u_seg_driver/digit_sel_reg[0]/G  (IS_INVERTED)
                         clock pessimism              0.000     2.153    
                         clock uncertainty            0.035     2.188    
    SLICE_X14Y38         LDPE (Remov_ldpe_G_PRE)     -0.067     2.121    seg_proc_init/u_seg_driver/digit_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                          11.641    
  -------------------------------------------------------------------
                         slack                                  9.520    

Slack (MET) :             9.520ns  (arrival time - required time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/digit_sel_reg[1]/PRE
                            (removal check against falling-edge clock rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (rst rise@0.000ns - rst fall@10.000ns)
  Data Path Delay:        1.641ns  (logic 0.242ns (14.771%)  route 1.398ns (85.229%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.216    10.216 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.774    10.991    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.017 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.624    11.641    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X14Y38         LDPE                                         f  seg_proc_init/u_seg_driver/digit_sel_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)        0.000     0.000 r  
    B6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.320 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.833     2.153    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X14Y38         LDPE                                         f  seg_proc_init/u_seg_driver/digit_sel_reg[1]/G  (IS_INVERTED)
                         clock pessimism              0.000     2.153    
                         clock uncertainty            0.035     2.188    
    SLICE_X14Y38         LDPE (Remov_ldpe_G_PRE)     -0.067     2.121    seg_proc_init/u_seg_driver/digit_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                          11.641    
  -------------------------------------------------------------------
                         slack                                  9.520    

Slack (MET) :             9.521ns  (arrival time - required time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/digit_sel_reg[2]/PRE
                            (removal check against falling-edge clock rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (rst rise@0.000ns - rst fall@10.000ns)
  Data Path Delay:        1.640ns  (logic 0.242ns (14.780%)  route 1.397ns (85.220%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.216    10.216 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.774    10.991    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.017 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.623    11.640    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X14Y37         LDPE                                         f  seg_proc_init/u_seg_driver/digit_sel_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)        0.000     0.000 r  
    B6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.320 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.831     2.151    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X14Y37         LDPE                                         f  seg_proc_init/u_seg_driver/digit_sel_reg[2]/G  (IS_INVERTED)
                         clock pessimism              0.000     2.151    
                         clock uncertainty            0.035     2.186    
    SLICE_X14Y37         LDPE (Remov_ldpe_G_PRE)     -0.067     2.119    seg_proc_init/u_seg_driver/digit_sel_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                          11.640    
  -------------------------------------------------------------------
                         slack                                  9.521    

Slack (MET) :             9.521ns  (arrival time - required time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/digit_sel_reg[3]/PRE
                            (removal check against falling-edge clock rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (rst rise@0.000ns - rst fall@10.000ns)
  Data Path Delay:        1.640ns  (logic 0.242ns (14.780%)  route 1.397ns (85.220%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.216    10.216 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.774    10.991    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.017 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.623    11.640    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X14Y37         LDPE                                         f  seg_proc_init/u_seg_driver/digit_sel_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)        0.000     0.000 r  
    B6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.320 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.831     2.151    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X14Y37         LDPE                                         f  seg_proc_init/u_seg_driver/digit_sel_reg[3]/G  (IS_INVERTED)
                         clock pessimism              0.000     2.151    
                         clock uncertainty            0.035     2.186    
    SLICE_X14Y37         LDPE (Remov_ldpe_G_PRE)     -0.067     2.119    seg_proc_init/u_seg_driver/digit_sel_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                          11.640    
  -------------------------------------------------------------------
                         slack                                  9.521    

Slack (MET) :             9.521ns  (arrival time - required time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/digit_sel_reg[4]/PRE
                            (removal check against falling-edge clock rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (rst rise@0.000ns - rst fall@10.000ns)
  Data Path Delay:        1.640ns  (logic 0.242ns (14.780%)  route 1.397ns (85.220%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.216    10.216 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.774    10.991    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.017 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.623    11.640    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X10Y36         LDPE                                         f  seg_proc_init/u_seg_driver/digit_sel_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)        0.000     0.000 r  
    B6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.320 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.831     2.151    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X10Y36         LDPE                                         f  seg_proc_init/u_seg_driver/digit_sel_reg[4]/G  (IS_INVERTED)
                         clock pessimism              0.000     2.151    
                         clock uncertainty            0.035     2.186    
    SLICE_X10Y36         LDPE (Remov_ldpe_G_PRE)     -0.067     2.119    seg_proc_init/u_seg_driver/digit_sel_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                          11.640    
  -------------------------------------------------------------------
                         slack                                  9.521    

Slack (MET) :             9.521ns  (arrival time - required time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/digit_sel_reg[5]/PRE
                            (removal check against falling-edge clock rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (rst rise@0.000ns - rst fall@10.000ns)
  Data Path Delay:        1.640ns  (logic 0.242ns (14.780%)  route 1.397ns (85.220%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.216    10.216 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.774    10.991    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.017 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.623    11.640    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X10Y36         LDPE                                         f  seg_proc_init/u_seg_driver/digit_sel_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)        0.000     0.000 r  
    B6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.320 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.831     2.151    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X10Y36         LDPE                                         f  seg_proc_init/u_seg_driver/digit_sel_reg[5]/G  (IS_INVERTED)
                         clock pessimism              0.000     2.151    
                         clock uncertainty            0.035     2.186    
    SLICE_X10Y36         LDPE (Remov_ldpe_G_PRE)     -0.067     2.119    seg_proc_init/u_seg_driver/digit_sel_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                          11.640    
  -------------------------------------------------------------------
                         slack                                  9.521    

Slack (MET) :             9.521ns  (arrival time - required time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/digit_sel_reg[6]/PRE
                            (removal check against falling-edge clock rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (rst rise@0.000ns - rst fall@10.000ns)
  Data Path Delay:        1.640ns  (logic 0.242ns (14.780%)  route 1.397ns (85.220%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.216    10.216 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.774    10.991    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.017 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.623    11.640    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X10Y36         LDPE                                         f  seg_proc_init/u_seg_driver/digit_sel_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)        0.000     0.000 r  
    B6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.320 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.831     2.151    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X10Y36         LDPE                                         f  seg_proc_init/u_seg_driver/digit_sel_reg[6]/G  (IS_INVERTED)
                         clock pessimism              0.000     2.151    
                         clock uncertainty            0.035     2.186    
    SLICE_X10Y36         LDPE (Remov_ldpe_G_PRE)     -0.067     2.119    seg_proc_init/u_seg_driver/digit_sel_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                          11.640    
  -------------------------------------------------------------------
                         slack                                  9.521    

Slack (MET) :             9.521ns  (arrival time - required time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/digit_sel_reg[7]/PRE
                            (removal check against falling-edge clock rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (rst rise@0.000ns - rst fall@10.000ns)
  Data Path Delay:        1.640ns  (logic 0.242ns (14.780%)  route 1.397ns (85.220%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.216    10.216 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.774    10.991    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.017 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.623    11.640    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X10Y36         LDPE                                         f  seg_proc_init/u_seg_driver/digit_sel_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)        0.000     0.000 r  
    B6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.320 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.831     2.151    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X10Y36         LDPE                                         f  seg_proc_init/u_seg_driver/digit_sel_reg[7]/G  (IS_INVERTED)
                         clock pessimism              0.000     2.151    
                         clock uncertainty            0.035     2.186    
    SLICE_X10Y36         LDPE (Remov_ldpe_G_PRE)     -0.067     2.119    seg_proc_init/u_seg_driver/digit_sel_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                          11.640    
  -------------------------------------------------------------------
                         slack                                  9.521    

Slack (MET) :             9.545ns  (arrival time - required time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/segment_data_reg[0]/PRE
                            (removal check against falling-edge clock rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (rst rise@0.000ns - rst fall@10.000ns)
  Data Path Delay:        1.644ns  (logic 0.242ns (14.741%)  route 1.402ns (85.259%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.216    10.216 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.774    10.991    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.017 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.627    11.644    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X16Y40         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)        0.000     0.000 r  
    B6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.320 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.832     2.152    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X16Y40         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[0]/G  (IS_INVERTED)
                         clock pessimism              0.000     2.152    
                         clock uncertainty            0.035     2.187    
    SLICE_X16Y40         LDPE (Remov_ldpe_G_PRE)     -0.088     2.099    seg_proc_init/u_seg_driver/segment_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                          11.644    
  -------------------------------------------------------------------
                         slack                                  9.545    

Slack (MET) :             9.545ns  (arrival time - required time)
  Source:                 rst
                            (clock source 'rst'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_proc_init/u_seg_driver/segment_data_reg[1]/PRE
                            (removal check against falling-edge clock rst  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (rst rise@0.000ns - rst fall@10.000ns)
  Data Path Delay:        1.645ns  (logic 0.242ns (14.732%)  route 1.403ns (85.268%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst fall edge)       10.000    10.000 f  
    B6                                                0.000    10.000 f  rst (IN)
                         net (fo=0)                   0.000    10.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.216    10.216 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.774    10.991    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.017 f  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.628    11.645    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X12Y38         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rst rise edge)        0.000     0.000 r  
    B6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    B6                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.291    rst_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.320 r  rst_IBUF_BUFG_inst/O
                         net (fo=309, routed)         0.833     2.153    seg_proc_init/u_seg_driver/rst_IBUF_BUFG
    SLICE_X12Y38         LDPE                                         f  seg_proc_init/u_seg_driver/segment_data_reg[1]/G  (IS_INVERTED)
                         clock pessimism              0.000     2.153    
                         clock uncertainty            0.035     2.188    
    SLICE_X12Y38         LDPE (Remov_ldpe_G_PRE)     -0.088     2.100    seg_proc_init/u_seg_driver/segment_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                          11.645    
  -------------------------------------------------------------------
                         slack                                  9.545    





