
State Machine - |sdram_controller_test|sdram_controller:u0|state
Name state.READ_FIN state.READ_START state.WRIT_ACK state.WRIT_FIN state.WRIT_START state.IDLE state.INIT_FIN state.INIT_START state.READ_ACK 
state.INIT_START 0 0 0 0 0 0 0 0 0 
state.INIT_FIN 0 0 0 0 0 0 1 1 0 
state.IDLE 0 0 0 0 0 1 0 1 0 
state.WRIT_START 0 0 0 0 1 0 0 1 0 
state.WRIT_FIN 0 0 0 1 0 0 0 1 0 
state.WRIT_ACK 0 0 1 0 0 0 0 1 0 
state.READ_START 0 1 0 0 0 0 0 1 0 
state.READ_FIN 1 0 0 0 0 0 0 1 0 
state.READ_ACK 0 0 0 0 0 0 0 1 1 

State Machine - |sdram_controller_test|sdram_controller:u0|sdram_read:sdram_read|state
Name state.READ_FIN state.READ_READING state.READ_CAS2_NOP state.READ_CAS1_NOP state.READ_READ state.READ_NOP1 state.READ_ACT state.IDLE 
state.IDLE 0 0 0 0 0 0 0 0 
state.READ_ACT 0 0 0 0 0 0 1 1 
state.READ_NOP1 0 0 0 0 0 1 0 1 
state.READ_READ 0 0 0 0 1 0 0 1 
state.READ_CAS1_NOP 0 0 0 1 0 0 0 1 
state.READ_CAS2_NOP 0 0 1 0 0 0 0 1 
state.READ_READING 0 1 0 0 0 0 0 1 
state.READ_FIN 1 0 0 0 0 0 0 1 

State Machine - |sdram_controller_test|sdram_controller:u0|sdram_write:sdram_write|state
Name state.WRIT_FIN state.WRIT_NOP2 state.WRIT_WRITING state.WRIT_WRITE state.WRIT_NOP1 state.WRIT_ACT state.000 
state.000 0 0 0 0 0 0 0 
state.WRIT_ACT 0 0 0 0 0 1 1 
state.WRIT_NOP1 0 0 0 0 1 0 1 
state.WRIT_WRITE 0 0 0 1 0 0 1 
state.WRIT_WRITING 0 0 1 0 0 0 1 
state.WRIT_NOP2 0 1 0 0 0 0 1 
state.WRIT_FIN 1 0 0 0 0 0 1 

State Machine - |sdram_controller_test|sdram_controller:u0|sdram_initialize:sdram_init|state
Name state.INIT_FIN state.INIT_NOP3 state.INIT_LOAD state.INIT_NOP2 state.INIT_REF state.INIT_PRE state.INIT_NOP1 state.000 
state.000 0 0 0 0 0 0 0 0 
state.INIT_NOP1 0 0 0 0 0 0 1 1 
state.INIT_PRE 0 0 0 0 0 1 0 1 
state.INIT_REF 0 0 0 0 1 0 0 1 
state.INIT_NOP2 0 0 0 1 0 0 0 1 
state.INIT_LOAD 0 0 1 0 0 0 0 1 
state.INIT_NOP3 0 1 0 0 0 0 0 1 
state.INIT_FIN 1 0 0 0 0 0 0 1 
