Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Sep  2 17:30:02 2023
| Host         : LAPTOP-1GE83082 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file convolution_timing_summary_routed.rpt -pb convolution_timing_summary_routed.pb -rpx convolution_timing_summary_routed.rpx -warn_on_violation
| Design       : convolution
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.666        0.000                      0                  436        0.168        0.000                      0                  436        3.500        0.000                       0                   182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               3.666        0.000                      0                  436        0.168        0.000                      0                  436        3.500        0.000                       0                   182  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        3.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 fsm0/counter_kernel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm0/FSM_sequential_r_st_present_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.990ns (46.642%)  route 2.277ns (53.358%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.753     4.976    fsm0/clk_IBUF_BUFG
    SLICE_X39Y2          FDRE                                         r  fsm0/counter_kernel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.456     5.432 f  fsm0/counter_kernel_reg[3]/Q
                         net (fo=3, routed)           0.953     6.385    fsm0/counter_kernel_reg_n_0_[3]
    SLICE_X38Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.509 r  fsm0/w_st_next2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.509    fsm0/w_st_next2_carry_i_8_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.022 r  fsm0/w_st_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.022    fsm0/w_st_next2_carry_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  fsm0/w_st_next2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.139    fsm0/w_st_next2_carry__0_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  fsm0/w_st_next2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.256    fsm0/w_st_next2_carry__1_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.485 f  fsm0/w_st_next2_carry__2/CO[2]
                         net (fo=2, routed)           0.728     8.213    fsm0/w_st_next20_in
    SLICE_X43Y7          LUT2 (Prop_lut2_I0_O)        0.310     8.523 f  fsm0/FSM_sequential_r_st_present[0]_i_3/O
                         net (fo=1, routed)           0.595     9.119    fsm0/FSM_sequential_r_st_present[0]_i_3_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.243 r  fsm0/FSM_sequential_r_st_present[0]_i_1/O
                         net (fo=1, routed)           0.000     9.243    fsm0/w_st_next[0]
    SLICE_X43Y8          FDCE                                         r  fsm0/FSM_sequential_r_st_present_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.575    12.458    fsm0/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  fsm0/FSM_sequential_r_st_present_reg[0]/C
                         clock pessimism              0.455    12.913    
                         clock uncertainty           -0.035    12.878    
    SLICE_X43Y8          FDCE (Setup_fdce_C_D)        0.031    12.909    fsm0/FSM_sequential_r_st_present_reg[0]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  3.666    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 fsm0/FSM_sequential_r_st_present_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm0/counter_img_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.580ns (16.072%)  route 3.029ns (83.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 12.457 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.753     4.976    fsm0/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  fsm0/FSM_sequential_r_st_present_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.456     5.432 f  fsm0/FSM_sequential_r_st_present_reg[1]/Q
                         net (fo=13, routed)          0.832     6.264    fsm0/r_st_present[1]
    SLICE_X43Y7          LUT3 (Prop_lut3_I2_O)        0.124     6.388 r  fsm0/counter_out[31]_i_1/O
                         net (fo=63, routed)          2.196     8.585    fsm0/counter_out[31]_i_1_n_0
    SLICE_X40Y10         FDRE                                         r  fsm0/counter_img_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.574    12.457    fsm0/clk_IBUF_BUFG
    SLICE_X40Y10         FDRE                                         r  fsm0/counter_img_reg[21]/C
                         clock pessimism              0.493    12.950    
                         clock uncertainty           -0.035    12.915    
    SLICE_X40Y10         FDRE (Setup_fdre_C_R)       -0.429    12.486    fsm0/counter_img_reg[21]
  -------------------------------------------------------------------
                         required time                         12.486    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 fsm0/FSM_sequential_r_st_present_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm0/counter_img_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.580ns (16.072%)  route 3.029ns (83.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 12.457 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.753     4.976    fsm0/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  fsm0/FSM_sequential_r_st_present_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.456     5.432 f  fsm0/FSM_sequential_r_st_present_reg[1]/Q
                         net (fo=13, routed)          0.832     6.264    fsm0/r_st_present[1]
    SLICE_X43Y7          LUT3 (Prop_lut3_I2_O)        0.124     6.388 r  fsm0/counter_out[31]_i_1/O
                         net (fo=63, routed)          2.196     8.585    fsm0/counter_out[31]_i_1_n_0
    SLICE_X40Y10         FDRE                                         r  fsm0/counter_img_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.574    12.457    fsm0/clk_IBUF_BUFG
    SLICE_X40Y10         FDRE                                         r  fsm0/counter_img_reg[22]/C
                         clock pessimism              0.493    12.950    
                         clock uncertainty           -0.035    12.915    
    SLICE_X40Y10         FDRE (Setup_fdre_C_R)       -0.429    12.486    fsm0/counter_img_reg[22]
  -------------------------------------------------------------------
                         required time                         12.486    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 fsm0/FSM_sequential_r_st_present_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm0/counter_img_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.580ns (16.072%)  route 3.029ns (83.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 12.457 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.753     4.976    fsm0/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  fsm0/FSM_sequential_r_st_present_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.456     5.432 f  fsm0/FSM_sequential_r_st_present_reg[1]/Q
                         net (fo=13, routed)          0.832     6.264    fsm0/r_st_present[1]
    SLICE_X43Y7          LUT3 (Prop_lut3_I2_O)        0.124     6.388 r  fsm0/counter_out[31]_i_1/O
                         net (fo=63, routed)          2.196     8.585    fsm0/counter_out[31]_i_1_n_0
    SLICE_X40Y10         FDRE                                         r  fsm0/counter_img_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.574    12.457    fsm0/clk_IBUF_BUFG
    SLICE_X40Y10         FDRE                                         r  fsm0/counter_img_reg[23]/C
                         clock pessimism              0.493    12.950    
                         clock uncertainty           -0.035    12.915    
    SLICE_X40Y10         FDRE (Setup_fdre_C_R)       -0.429    12.486    fsm0/counter_img_reg[23]
  -------------------------------------------------------------------
                         required time                         12.486    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 fsm0/FSM_sequential_r_st_present_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm0/counter_img_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.580ns (16.072%)  route 3.029ns (83.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 12.457 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.753     4.976    fsm0/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  fsm0/FSM_sequential_r_st_present_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.456     5.432 f  fsm0/FSM_sequential_r_st_present_reg[1]/Q
                         net (fo=13, routed)          0.832     6.264    fsm0/r_st_present[1]
    SLICE_X43Y7          LUT3 (Prop_lut3_I2_O)        0.124     6.388 r  fsm0/counter_out[31]_i_1/O
                         net (fo=63, routed)          2.196     8.585    fsm0/counter_out[31]_i_1_n_0
    SLICE_X40Y10         FDRE                                         r  fsm0/counter_img_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.574    12.457    fsm0/clk_IBUF_BUFG
    SLICE_X40Y10         FDRE                                         r  fsm0/counter_img_reg[24]/C
                         clock pessimism              0.493    12.950    
                         clock uncertainty           -0.035    12.915    
    SLICE_X40Y10         FDRE (Setup_fdre_C_R)       -0.429    12.486    fsm0/counter_img_reg[24]
  -------------------------------------------------------------------
                         required time                         12.486    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 fsm0/counter_img_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm0/FSM_sequential_r_st_present_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 1.571ns (40.605%)  route 2.298ns (59.395%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    4.977ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.754     4.977    fsm0/clk_IBUF_BUFG
    SLICE_X40Y6          FDRE                                         r  fsm0/counter_img_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.456     5.433 f  fsm0/counter_img_reg[6]/Q
                         net (fo=3, routed)           1.011     6.444    fsm0/counter_img_reg_n_0_[6]
    SLICE_X41Y7          LUT2 (Prop_lut2_I0_O)        0.124     6.568 r  fsm0/w_st_next1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.568    fsm0/w_st_next1_carry_i_3_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.969 r  fsm0/w_st_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.969    fsm0/w_st_next1_carry_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  fsm0/w_st_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.083    fsm0/w_st_next1_carry__0_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  fsm0/w_st_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.197    fsm0/w_st_next1_carry__1_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  fsm0/w_st_next1_carry__2/CO[3]
                         net (fo=2, routed)           1.024     8.335    fsm0/w_st_next1_carry__2_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.459 r  fsm0/FSM_sequential_r_st_present[1]_i_4/O
                         net (fo=1, routed)           0.263     8.722    fsm0/FSM_sequential_r_st_present[1]_i_4_n_0
    SLICE_X43Y8          LUT2 (Prop_lut2_I1_O)        0.124     8.846 r  fsm0/FSM_sequential_r_st_present[1]_i_1/O
                         net (fo=1, routed)           0.000     8.846    fsm0/w_st_next[1]
    SLICE_X43Y8          FDCE                                         r  fsm0/FSM_sequential_r_st_present_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.575    12.458    fsm0/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  fsm0/FSM_sequential_r_st_present_reg[1]/C
                         clock pessimism              0.493    12.951    
                         clock uncertainty           -0.035    12.916    
    SLICE_X43Y8          FDCE (Setup_fdce_C_D)        0.031    12.947    fsm0/FSM_sequential_r_st_present_reg[1]
  -------------------------------------------------------------------
                         required time                         12.947    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 fsm0/FSM_sequential_r_st_present_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm0/counter_img_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.580ns (18.221%)  route 2.603ns (81.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 12.456 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.753     4.976    fsm0/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  fsm0/FSM_sequential_r_st_present_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.456     5.432 f  fsm0/FSM_sequential_r_st_present_reg[1]/Q
                         net (fo=13, routed)          0.832     6.264    fsm0/r_st_present[1]
    SLICE_X43Y7          LUT3 (Prop_lut3_I2_O)        0.124     6.388 r  fsm0/counter_out[31]_i_1/O
                         net (fo=63, routed)          1.771     8.159    fsm0/counter_out[31]_i_1_n_0
    SLICE_X40Y11         FDRE                                         r  fsm0/counter_img_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.573    12.456    fsm0/clk_IBUF_BUFG
    SLICE_X40Y11         FDRE                                         r  fsm0/counter_img_reg[25]/C
                         clock pessimism              0.493    12.949    
                         clock uncertainty           -0.035    12.914    
    SLICE_X40Y11         FDRE (Setup_fdre_C_R)       -0.429    12.485    fsm0/counter_img_reg[25]
  -------------------------------------------------------------------
                         required time                         12.485    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 fsm0/FSM_sequential_r_st_present_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm0/counter_img_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.580ns (18.221%)  route 2.603ns (81.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 12.456 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.753     4.976    fsm0/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  fsm0/FSM_sequential_r_st_present_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.456     5.432 f  fsm0/FSM_sequential_r_st_present_reg[1]/Q
                         net (fo=13, routed)          0.832     6.264    fsm0/r_st_present[1]
    SLICE_X43Y7          LUT3 (Prop_lut3_I2_O)        0.124     6.388 r  fsm0/counter_out[31]_i_1/O
                         net (fo=63, routed)          1.771     8.159    fsm0/counter_out[31]_i_1_n_0
    SLICE_X40Y11         FDRE                                         r  fsm0/counter_img_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.573    12.456    fsm0/clk_IBUF_BUFG
    SLICE_X40Y11         FDRE                                         r  fsm0/counter_img_reg[26]/C
                         clock pessimism              0.493    12.949    
                         clock uncertainty           -0.035    12.914    
    SLICE_X40Y11         FDRE (Setup_fdre_C_R)       -0.429    12.485    fsm0/counter_img_reg[26]
  -------------------------------------------------------------------
                         required time                         12.485    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 fsm0/FSM_sequential_r_st_present_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm0/counter_img_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.580ns (18.221%)  route 2.603ns (81.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 12.456 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.753     4.976    fsm0/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  fsm0/FSM_sequential_r_st_present_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.456     5.432 f  fsm0/FSM_sequential_r_st_present_reg[1]/Q
                         net (fo=13, routed)          0.832     6.264    fsm0/r_st_present[1]
    SLICE_X43Y7          LUT3 (Prop_lut3_I2_O)        0.124     6.388 r  fsm0/counter_out[31]_i_1/O
                         net (fo=63, routed)          1.771     8.159    fsm0/counter_out[31]_i_1_n_0
    SLICE_X40Y11         FDRE                                         r  fsm0/counter_img_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.573    12.456    fsm0/clk_IBUF_BUFG
    SLICE_X40Y11         FDRE                                         r  fsm0/counter_img_reg[27]/C
                         clock pessimism              0.493    12.949    
                         clock uncertainty           -0.035    12.914    
    SLICE_X40Y11         FDRE (Setup_fdre_C_R)       -0.429    12.485    fsm0/counter_img_reg[27]
  -------------------------------------------------------------------
                         required time                         12.485    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 fsm0/FSM_sequential_r_st_present_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm0/counter_img_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.580ns (18.221%)  route 2.603ns (81.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 12.456 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.753     4.976    fsm0/clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  fsm0/FSM_sequential_r_st_present_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.456     5.432 f  fsm0/FSM_sequential_r_st_present_reg[1]/Q
                         net (fo=13, routed)          0.832     6.264    fsm0/r_st_present[1]
    SLICE_X43Y7          LUT3 (Prop_lut3_I2_O)        0.124     6.388 r  fsm0/counter_out[31]_i_1/O
                         net (fo=63, routed)          1.771     8.159    fsm0/counter_out[31]_i_1_n_0
    SLICE_X40Y11         FDRE                                         r  fsm0/counter_img_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.573    12.456    fsm0/clk_IBUF_BUFG
    SLICE_X40Y11         FDRE                                         r  fsm0/counter_img_reg[28]/C
                         clock pessimism              0.493    12.949    
                         clock uncertainty           -0.035    12.914    
    SLICE_X40Y11         FDRE (Setup_fdre_C_R)       -0.429    12.485    fsm0/counter_img_reg[28]
  -------------------------------------------------------------------
                         required time                         12.485    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  4.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.592     1.519    pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/CLK
    SLICE_X40Y3          FDCE                                         r  pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.774    pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/D[6]
    SLICE_X40Y4          FDCE                                         r  pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.861     2.037    pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X40Y4          FDCE                                         r  pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[6]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X40Y4          FDCE (Hold_fdce_C_D)         0.071     1.606    pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 pipeline0/l1_for[2].l3_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.592     1.519    pipeline0/l1_for[2].l3_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X40Y4          FDCE                                         r  pipeline0/l1_for[2].l3_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  pipeline0/l1_for[2].l3_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[7]/Q
                         net (fo=1, routed)           0.119     1.779    pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/D[7]
    SLICE_X41Y4          FDCE                                         r  pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.861     2.037    pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/CLK
    SLICE_X41Y4          FDCE                                         r  pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[7]/C
                         clock pessimism             -0.505     1.532    
    SLICE_X41Y4          FDCE (Hold_fdce_C_D)         0.066     1.598    pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.592     1.519    pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/CLK
    SLICE_X40Y4          FDCE                                         r  pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[5]/Q
                         net (fo=1, routed)           0.121     1.780    pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/D[5]
    SLICE_X40Y4          FDCE                                         r  pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.861     2.037    pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X40Y4          FDCE                                         r  pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]/C
                         clock pessimism             -0.518     1.519    
    SLICE_X40Y4          FDCE (Hold_fdce_C_D)         0.075     1.594    pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.592     1.519    pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/CLK
    SLICE_X42Y3          FDCE                                         r  pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[4]/Q
                         net (fo=1, routed)           0.110     1.793    pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/D[4]
    SLICE_X43Y4          FDCE                                         r  pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.861     2.037    pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X43Y4          FDCE                                         r  pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[4]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X43Y4          FDCE (Hold_fdce_C_D)         0.066     1.601    pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pipeline0/l1_for[2].l3_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.486%)  route 0.123ns (46.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.592     1.519    pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X40Y4          FDCE                                         r  pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[7]/Q
                         net (fo=2, routed)           0.123     1.782    pipeline0/l1_for[2].l3_if.dff0/GEN[0].FIRST.DDF_N_1/D[7]
    SLICE_X40Y4          FDCE                                         r  pipeline0/l1_for[2].l3_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.861     2.037    pipeline0/l1_for[2].l3_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X40Y4          FDCE                                         r  pipeline0/l1_for[2].l3_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[7]/C
                         clock pessimism             -0.518     1.519    
    SLICE_X40Y4          FDCE (Hold_fdce_C_D)         0.070     1.589    pipeline0/l1_for[2].l3_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 pipeline0/l1_for[0].l1_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.591     1.518    pipeline0/l1_for[0].l1_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X39Y0          FDCE                                         r  pipeline0/l1_for[0].l1_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  pipeline0/l1_for[0].l1_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[0]/Q
                         net (fo=14, routed)          0.124     1.783    pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/D[0]
    SLICE_X39Y0          FDCE                                         r  pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.860     2.036    pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X39Y0          FDCE                                         r  pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[0]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X39Y0          FDCE (Hold_fdce_C_D)         0.066     1.584    pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 pipeline0/l1_for[0].l1_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.560%)  route 0.131ns (44.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.592     1.519    pipeline0/l1_for[0].l1_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X42Y4          FDCE                                         r  pipeline0/l1_for[0].l1_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  pipeline0/l1_for[0].l1_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[6]/Q
                         net (fo=4, routed)           0.131     1.814    pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/D[6]
    SLICE_X42Y4          FDCE                                         r  pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.861     2.037    pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X42Y4          FDCE                                         r  pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[6]/C
                         clock pessimism             -0.518     1.519    
    SLICE_X42Y4          FDCE (Hold_fdce_C_D)         0.063     1.582    pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pipeline0/l1_for[2].l3_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.107%)  route 0.134ns (44.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.592     1.519    pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X42Y4          FDCE                                         r  pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]/Q
                         net (fo=6, routed)           0.134     1.816    pipeline0/l1_for[2].l3_if.dff0/GEN[0].FIRST.DDF_N_1/D[5]
    SLICE_X40Y4          FDCE                                         r  pipeline0/l1_for[2].l3_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.861     2.037    pipeline0/l1_for[2].l3_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X40Y4          FDCE                                         r  pipeline0/l1_for[2].l3_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X40Y4          FDCE (Hold_fdce_C_D)         0.047     1.582    pipeline0/l1_for[2].l3_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 pipeline0/l1_for[2].l3_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.615%)  route 0.175ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.592     1.519    pipeline0/l1_for[2].l3_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X40Y4          FDCE                                         r  pipeline0/l1_for[2].l3_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  pipeline0/l1_for[2].l3_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]/Q
                         net (fo=1, routed)           0.175     1.835    pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/D[5]
    SLICE_X40Y4          FDCE                                         r  pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.861     2.037    pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/CLK
    SLICE_X40Y4          FDCE                                         r  pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[5]/C
                         clock pessimism             -0.518     1.519    
    SLICE_X40Y4          FDCE (Hold_fdce_C_D)         0.072     1.591    pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pipeline0/l2_for[4].dfflast/GEN[0].FIRST.DDF_N_1/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.449%)  route 0.199ns (58.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.592     1.519    pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X43Y4          FDCE                                         r  pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[4]/Q
                         net (fo=10, routed)          0.199     1.859    pipeline0/l2_for[4].dfflast/GEN[0].FIRST.DDF_N_1/D[4]
    SLICE_X38Y5          FDCE                                         r  pipeline0/l2_for[4].dfflast/GEN[0].FIRST.DDF_N_1/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.859     2.035    pipeline0/l2_for[4].dfflast/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X38Y5          FDCE                                         r  pipeline0/l2_for[4].dfflast/GEN[0].FIRST.DDF_N_1/q_reg[4]/C
                         clock pessimism             -0.482     1.553    
    SLICE_X38Y5          FDCE (Hold_fdce_C_D)         0.059     1.612    pipeline0/l2_for[4].dfflast/GEN[0].FIRST.DDF_N_1/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y8    fsm0/counter_img_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y8    fsm0/counter_img_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y8    fsm0/counter_img_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y8    fsm0/counter_img_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y9    fsm0/counter_img_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y9    fsm0/counter_img_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y9    fsm0/counter_img_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y5    fsm0/counter_img_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y9    fsm0/counter_img_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y13   fsm0/counter_out_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y13   fsm0/counter_out_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y13   fsm0/counter_out_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y8    fsm0/counter_img_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y8    fsm0/counter_img_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y8    fsm0/counter_img_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y8    fsm0/counter_img_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y8    fsm0/counter_img_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y8    fsm0/counter_img_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y8    fsm0/counter_img_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y8    fsm0/counter_img_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y8    fsm0/counter_img_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y8    fsm0/counter_img_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y8    fsm0/counter_img_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y9    fsm0/counter_img_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y9    fsm0/counter_img_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y9    fsm0/counter_img_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y9    fsm0/counter_img_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y9    fsm0/counter_img_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y9    fsm0/counter_img_reg[19]/C



