Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat May  6 14:27:01 2023
| Host         : boyer-Inspiron-16-Plus running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_fpga_impl/cva6_fpga.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.323ns  (logic 4.015ns (63.509%)  route 2.307ns (36.491%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.117ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.857     7.117    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X111Y81        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.459     7.576 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.307     9.884    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.440 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.440    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.440    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.323ns  (logic 4.015ns (63.509%)  route 2.307ns (36.491%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.117ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.857     7.117    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X111Y81        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.459     7.576 f  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.307     9.884    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.440 f  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.440    tdo
    J15                                                               f  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.440    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             8.794ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Fast Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.557ns  (logic 1.640ns (64.127%)  route 0.917ns (35.874%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -3.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 f  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.901     3.148    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X111Y81        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.182     3.330 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           0.917     4.247    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.458     5.705 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000     5.705    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  8.794    

Slack (MET) :             8.794ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Fast Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.557ns  (logic 1.640ns (64.127%)  route 0.917ns (35.874%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -3.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 f  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.901     3.148    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X111Y81        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.182     3.330 f  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           0.917     4.247    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.458     5.705 f  tdo_OBUF_inst/O
                         net (fo=0)                   0.000     5.705    tdo
    J15                                                               f  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  8.794    

Slack (MET) :             9.299ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.463ns  (logic 0.518ns (35.395%)  route 0.945ns (64.605%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.112ns = ( 107.112 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.852   107.112    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDCE (Prop_fdce_C_Q)         0.518   107.630 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           0.945   108.576    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[31]
    SLICE_X107Y70        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y70        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X107Y70        FDCE (Setup_fdce_C_D)       -0.047   117.875    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                        117.875    
                         arrival time                        -108.576    
  -------------------------------------------------------------------
                         slack                                  9.299    

Slack (MET) :             9.299ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.463ns  (logic 0.518ns (35.395%)  route 0.945ns (64.605%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.112ns = ( 107.112 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.852   107.112    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDCE (Prop_fdce_C_Q)         0.518   107.630 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           0.945   108.576    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[31]
    SLICE_X107Y70        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y70        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X107Y70        FDCE (Setup_fdce_C_D)       -0.047   117.875    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                        117.875    
                         arrival time                        -108.576    
  -------------------------------------------------------------------
                         slack                                  9.299    

Slack (MET) :             9.392ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.153ns  (logic 0.419ns (36.347%)  route 0.734ns (63.653%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.419   107.529 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/Q
                         net (fo=1, routed)           0.734   108.263    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[2]
    SLICE_X110Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X110Y72        FDCE (Setup_fdce_C_D)       -0.267   117.655    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                        117.655    
                         arrival time                        -108.263    
  -------------------------------------------------------------------
                         slack                                  9.392    

Slack (MET) :             9.392ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.153ns  (logic 0.419ns (36.347%)  route 0.734ns (63.653%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.419   107.529 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/Q
                         net (fo=1, routed)           0.734   108.263    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[2]
    SLICE_X110Y72        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X110Y72        FDCE (Setup_fdce_C_D)       -0.267   117.655    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                        117.655    
                         arrival time                        -108.263    
  -------------------------------------------------------------------
                         slack                                  9.392    

Slack (MET) :             9.492ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.054ns  (logic 0.419ns (39.742%)  route 0.635ns (60.258%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 118.530 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.419   107.529 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/Q
                         net (fo=1, routed)           0.635   108.165    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[1]
    SLICE_X110Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.675   118.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/C
                         clock pessimism              0.000   118.530    
                         clock uncertainty           -0.605   117.925    
    SLICE_X110Y69        FDCE (Setup_fdce_C_D)       -0.268   117.657    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                        117.657    
                         arrival time                        -108.165    
  -------------------------------------------------------------------
                         slack                                  9.492    

Slack (MET) :             9.492ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.054ns  (logic 0.419ns (39.742%)  route 0.635ns (60.258%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 118.530 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.419   107.529 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/Q
                         net (fo=1, routed)           0.635   108.165    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[1]
    SLICE_X110Y69        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.675   118.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/C
                         clock pessimism              0.000   118.530    
                         clock uncertainty           -0.605   117.925    
    SLICE_X110Y69        FDCE (Setup_fdce_C_D)       -0.268   117.657    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                        117.657    
                         arrival time                        -108.165    
  -------------------------------------------------------------------
                         slack                                  9.492    

Slack (MET) :             9.500ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.089ns  (logic 0.419ns (38.461%)  route 0.670ns (61.539%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.419   107.529 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, routed)           0.670   108.200    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[1]
    SLICE_X110Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X110Y72        FDCE (Setup_fdce_C_D)       -0.222   117.700    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                        117.700    
                         arrival time                        -108.200    
  -------------------------------------------------------------------
                         slack                                  9.500    

Slack (MET) :             9.500ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.089ns  (logic 0.419ns (38.461%)  route 0.670ns (61.539%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.419   107.529 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, routed)           0.670   108.200    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[1]
    SLICE_X110Y72        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X110Y72        FDCE (Setup_fdce_C_D)       -0.222   117.700    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                        117.700    
                         arrival time                        -108.200    
  -------------------------------------------------------------------
                         slack                                  9.500    

Slack (MET) :             9.515ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.078ns  (logic 0.419ns (38.860%)  route 0.659ns (61.140%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 118.530 - 120.000 ) 
    Source Clock Delay      (SCD):    7.116ns = ( 107.116 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.856   107.116    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDCE (Prop_fdce_C_Q)         0.419   107.535 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)           0.659   108.195    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[30]
    SLICE_X110Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.675   118.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000   118.530    
                         clock uncertainty           -0.605   117.925    
    SLICE_X110Y69        FDCE (Setup_fdce_C_D)       -0.215   117.710    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                        117.710    
                         arrival time                        -108.195    
  -------------------------------------------------------------------
                         slack                                  9.515    

Slack (MET) :             9.515ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.078ns  (logic 0.419ns (38.860%)  route 0.659ns (61.140%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 118.530 - 120.000 ) 
    Source Clock Delay      (SCD):    7.116ns = ( 107.116 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.856   107.116    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDCE (Prop_fdce_C_Q)         0.419   107.535 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)           0.659   108.195    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[30]
    SLICE_X110Y69        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.675   118.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000   118.530    
                         clock uncertainty           -0.605   117.925    
    SLICE_X110Y69        FDCE (Setup_fdce_C_D)       -0.215   117.710    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                        117.710    
                         arrival time                        -108.195    
  -------------------------------------------------------------------
                         slack                                  9.515    

Slack (MET) :             9.532ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.045ns  (logic 0.419ns (40.110%)  route 0.626ns (59.890%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 118.536 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y67        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.419   107.538 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, routed)           0.626   108.164    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[7]
    SLICE_X110Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.681   118.536    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/C
                         clock pessimism              0.000   118.536    
                         clock uncertainty           -0.605   117.931    
    SLICE_X110Y64        FDCE (Setup_fdce_C_D)       -0.235   117.696    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                        117.696    
                         arrival time                        -108.164    
  -------------------------------------------------------------------
                         slack                                  9.532    

Slack (MET) :             9.532ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.045ns  (logic 0.419ns (40.110%)  route 0.626ns (59.890%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 118.536 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y67        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.419   107.538 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, routed)           0.626   108.164    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[7]
    SLICE_X110Y64        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.681   118.536    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/C
                         clock pessimism              0.000   118.536    
                         clock uncertainty           -0.605   117.931    
    SLICE_X110Y64        FDCE (Setup_fdce_C_D)       -0.235   117.696    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                        117.696    
                         arrival time                        -108.164    
  -------------------------------------------------------------------
                         slack                                  9.532    

Slack (MET) :             9.554ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.174ns  (logic 0.518ns (44.141%)  route 0.656ns (55.859%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.113ns = ( 107.113 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.853   107.113    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y70        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y70        FDCE (Prop_fdce_C_Q)         0.518   107.631 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.656   108.287    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
    SLICE_X107Y70        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y70        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X107Y70        FDCE (Setup_fdce_C_D)       -0.081   117.841    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        117.841    
                         arrival time                        -108.287    
  -------------------------------------------------------------------
                         slack                                  9.554    

Slack (MET) :             9.554ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.174ns  (logic 0.518ns (44.141%)  route 0.656ns (55.859%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.113ns = ( 107.113 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.853   107.113    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y70        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y70        FDCE (Prop_fdce_C_Q)         0.518   107.631 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.656   108.287    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
    SLICE_X107Y70        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y70        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X107Y70        FDCE (Setup_fdce_C_D)       -0.081   117.841    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        117.841    
                         arrival time                        -108.287    
  -------------------------------------------------------------------
                         slack                                  9.554    

Slack (MET) :             9.558ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.035ns  (logic 0.419ns (40.475%)  route 0.616ns (59.525%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 118.536 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y67        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.419   107.538 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, routed)           0.616   108.155    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[8]
    SLICE_X110Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.681   118.536    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C
                         clock pessimism              0.000   118.536    
                         clock uncertainty           -0.605   117.931    
    SLICE_X110Y64        FDCE (Setup_fdce_C_D)       -0.218   117.713    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                        117.713    
                         arrival time                        -108.155    
  -------------------------------------------------------------------
                         slack                                  9.558    

Slack (MET) :             9.558ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.035ns  (logic 0.419ns (40.475%)  route 0.616ns (59.525%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 118.536 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y67        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.419   107.538 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, routed)           0.616   108.155    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[8]
    SLICE_X110Y64        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.681   118.536    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C
                         clock pessimism              0.000   118.536    
                         clock uncertainty           -0.605   117.931    
    SLICE_X110Y64        FDCE (Setup_fdce_C_D)       -0.218   117.713    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                        117.713    
                         arrival time                        -108.155    
  -------------------------------------------------------------------
                         slack                                  9.558    

Slack (MET) :             9.580ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.171ns  (logic 0.518ns (44.255%)  route 0.653ns (55.745%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.113ns = ( 107.113 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.853   107.113    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y70        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y70        FDCE (Prop_fdce_C_Q)         0.518   107.631 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.653   108.284    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
    SLICE_X107Y70        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y70        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X107Y70        FDCE (Setup_fdce_C_D)       -0.058   117.864    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        117.864    
                         arrival time                        -108.284    
  -------------------------------------------------------------------
                         slack                                  9.580    

Slack (MET) :             9.580ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.171ns  (logic 0.518ns (44.255%)  route 0.653ns (55.745%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.113ns = ( 107.113 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.853   107.113    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y70        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y70        FDCE (Prop_fdce_C_Q)         0.518   107.631 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.653   108.284    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
    SLICE_X107Y70        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y70        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X107Y70        FDCE (Setup_fdce_C_D)       -0.058   117.864    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        117.864    
                         arrival time                        -108.284    
  -------------------------------------------------------------------
                         slack                                  9.580    

Slack (MET) :             9.587ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.990ns  (logic 0.419ns (42.303%)  route 0.571ns (57.697%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.419   107.529 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=1, routed)           0.571   108.101    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[6]
    SLICE_X110Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X110Y72        FDCE (Setup_fdce_C_D)       -0.234   117.688    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                        117.688    
                         arrival time                        -108.101    
  -------------------------------------------------------------------
                         slack                                  9.587    

Slack (MET) :             9.587ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.990ns  (logic 0.419ns (42.303%)  route 0.571ns (57.697%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.419   107.529 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=1, routed)           0.571   108.101    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[6]
    SLICE_X110Y72        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X110Y72        FDCE (Setup_fdce_C_D)       -0.234   117.688    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                        117.688    
                         arrival time                        -108.101    
  -------------------------------------------------------------------
                         slack                                  9.587    

Slack (MET) :             9.602ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.973ns  (logic 0.419ns (43.079%)  route 0.554ns (56.921%))
  Logic Levels:           0  
  Clock Path Skew:        -8.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 118.531 - 120.000 ) 
    Source Clock Delay      (SCD):    7.121ns = ( 107.121 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.861   107.121    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65        FDCE (Prop_fdce_C_Q)         0.419   107.540 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           0.554   108.094    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[4]
    SLICE_X109Y66        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.676   118.531    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y66        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/C
                         clock pessimism              0.000   118.531    
                         clock uncertainty           -0.605   117.926    
    SLICE_X109Y66        FDCE (Setup_fdce_C_D)       -0.230   117.696    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                        117.696    
                         arrival time                        -108.094    
  -------------------------------------------------------------------
                         slack                                  9.602    

Slack (MET) :             9.602ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.973ns  (logic 0.419ns (43.079%)  route 0.554ns (56.921%))
  Logic Levels:           0  
  Clock Path Skew:        -8.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 118.531 - 120.000 ) 
    Source Clock Delay      (SCD):    7.121ns = ( 107.121 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.861   107.121    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65        FDCE (Prop_fdce_C_Q)         0.419   107.540 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           0.554   108.094    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[4]
    SLICE_X109Y66        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.676   118.531    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y66        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/C
                         clock pessimism              0.000   118.531    
                         clock uncertainty           -0.605   117.926    
    SLICE_X109Y66        FDCE (Setup_fdce_C_D)       -0.230   117.696    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                        117.696    
                         arrival time                        -108.094    
  -------------------------------------------------------------------
                         slack                                  9.602    

Slack (MET) :             9.603ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.124ns  (logic 0.518ns (46.095%)  route 0.606ns (53.905%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 118.532 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y65        FDCE (Prop_fdce_C_Q)         0.518   107.637 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.606   108.243    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[19]
    SLICE_X107Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.677   118.532    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000   118.532    
                         clock uncertainty           -0.605   117.927    
    SLICE_X107Y65        FDCE (Setup_fdce_C_D)       -0.081   117.846    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                        117.846    
                         arrival time                        -108.243    
  -------------------------------------------------------------------
                         slack                                  9.603    

Slack (MET) :             9.603ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.124ns  (logic 0.518ns (46.095%)  route 0.606ns (53.905%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 118.532 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y65        FDCE (Prop_fdce_C_Q)         0.518   107.637 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.606   108.243    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[19]
    SLICE_X107Y65        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.677   118.532    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000   118.532    
                         clock uncertainty           -0.605   117.927    
    SLICE_X107Y65        FDCE (Setup_fdce_C_D)       -0.081   117.846    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                        117.846    
                         arrival time                        -108.243    
  -------------------------------------------------------------------
                         slack                                  9.603    

Slack (MET) :             9.608ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.108ns  (logic 0.456ns (41.150%)  route 0.652ns (58.850%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 118.536 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y67        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.456   107.575 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.652   108.228    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[13]
    SLICE_X110Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.681   118.536    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000   118.536    
                         clock uncertainty           -0.605   117.931    
    SLICE_X110Y64        FDCE (Setup_fdce_C_D)       -0.095   117.836    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                        117.836    
                         arrival time                        -108.228    
  -------------------------------------------------------------------
                         slack                                  9.608    

Slack (MET) :             9.608ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.108ns  (logic 0.456ns (41.150%)  route 0.652ns (58.850%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 118.536 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y67        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.456   107.575 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.652   108.228    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[13]
    SLICE_X110Y64        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.681   118.536    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000   118.536    
                         clock uncertainty           -0.605   117.931    
    SLICE_X110Y64        FDCE (Setup_fdce_C_D)       -0.095   117.836    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                        117.836    
                         arrival time                        -108.228    
  -------------------------------------------------------------------
                         slack                                  9.608    

Slack (MET) :             9.618ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.312%)  route 0.648ns (58.688%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 118.530 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.456   107.566 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, routed)           0.648   108.214    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[5]
    SLICE_X110Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.675   118.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000   118.530    
                         clock uncertainty           -0.605   117.925    
    SLICE_X110Y69        FDCE (Setup_fdce_C_D)       -0.093   117.832    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                        117.832    
                         arrival time                        -108.214    
  -------------------------------------------------------------------
                         slack                                  9.618    

Slack (MET) :             9.618ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.312%)  route 0.648ns (58.688%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 118.530 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.456   107.566 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, routed)           0.648   108.214    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[5]
    SLICE_X110Y69        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.675   118.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000   118.530    
                         clock uncertainty           -0.605   117.925    
    SLICE_X110Y69        FDCE (Setup_fdce_C_D)       -0.093   117.832    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                        117.832    
                         arrival time                        -108.214    
  -------------------------------------------------------------------
                         slack                                  9.618    

Slack (MET) :             9.625ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.954ns  (logic 0.478ns (50.088%)  route 0.476ns (49.912%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 118.533 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y65        FDCE (Prop_fdce_C_Q)         0.478   107.597 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, routed)           0.476   108.074    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[25]
    SLICE_X107Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.678   118.533    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/C
                         clock pessimism              0.000   118.533    
                         clock uncertainty           -0.605   117.928    
    SLICE_X107Y64        FDCE (Setup_fdce_C_D)       -0.229   117.699    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]
  -------------------------------------------------------------------
                         required time                        117.699    
                         arrival time                        -108.074    
  -------------------------------------------------------------------
                         slack                                  9.625    

Slack (MET) :             9.625ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.954ns  (logic 0.478ns (50.088%)  route 0.476ns (49.912%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 118.533 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y65        FDCE (Prop_fdce_C_Q)         0.478   107.597 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, routed)           0.476   108.074    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[25]
    SLICE_X107Y64        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.678   118.533    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/C
                         clock pessimism              0.000   118.533    
                         clock uncertainty           -0.605   117.928    
    SLICE_X107Y64        FDCE (Setup_fdce_C_D)       -0.229   117.699    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]
  -------------------------------------------------------------------
                         required time                        117.699    
                         arrival time                        -108.074    
  -------------------------------------------------------------------
                         slack                                  9.625    

Slack (MET) :             9.632ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.085ns  (logic 0.456ns (42.027%)  route 0.629ns (57.973%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 118.536 - 120.000 ) 
    Source Clock Delay      (SCD):    7.121ns = ( 107.121 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.861   107.121    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65        FDCE (Prop_fdce_C_Q)         0.456   107.577 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.629   108.207    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[21]
    SLICE_X110Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.681   118.536    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000   118.536    
                         clock uncertainty           -0.605   117.931    
    SLICE_X110Y64        FDCE (Setup_fdce_C_D)       -0.093   117.838    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                        117.838    
                         arrival time                        -108.207    
  -------------------------------------------------------------------
                         slack                                  9.632    

Slack (MET) :             9.632ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.085ns  (logic 0.456ns (42.027%)  route 0.629ns (57.973%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 118.536 - 120.000 ) 
    Source Clock Delay      (SCD):    7.121ns = ( 107.121 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.861   107.121    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65        FDCE (Prop_fdce_C_Q)         0.456   107.577 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.629   108.207    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[21]
    SLICE_X110Y64        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.681   118.536    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000   118.536    
                         clock uncertainty           -0.605   117.931    
    SLICE_X110Y64        FDCE (Setup_fdce_C_D)       -0.093   117.838    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                        117.838    
                         arrival time                        -108.207    
  -------------------------------------------------------------------
                         slack                                  9.632    

Slack (MET) :             9.639ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.949ns  (logic 0.419ns (44.164%)  route 0.530ns (55.836%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 118.536 - 120.000 ) 
    Source Clock Delay      (SCD):    7.121ns = ( 107.121 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.861   107.121    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65        FDCE (Prop_fdce_C_Q)         0.419   107.540 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.530   108.070    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[24]
    SLICE_X110Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.681   118.536    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   118.536    
                         clock uncertainty           -0.605   117.931    
    SLICE_X110Y64        FDCE (Setup_fdce_C_D)       -0.222   117.709    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        117.709    
                         arrival time                        -108.070    
  -------------------------------------------------------------------
                         slack                                  9.639    

Slack (MET) :             9.639ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.949ns  (logic 0.419ns (44.164%)  route 0.530ns (55.836%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 118.536 - 120.000 ) 
    Source Clock Delay      (SCD):    7.121ns = ( 107.121 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.861   107.121    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65        FDCE (Prop_fdce_C_Q)         0.419   107.540 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.530   108.070    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[24]
    SLICE_X110Y64        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.681   118.536    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   118.536    
                         clock uncertainty           -0.605   117.931    
    SLICE_X110Y64        FDCE (Setup_fdce_C_D)       -0.222   117.709    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        117.709    
                         arrival time                        -108.070    
  -------------------------------------------------------------------
                         slack                                  9.639    

Slack (MET) :             9.663ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.099ns  (logic 0.456ns (41.499%)  route 0.643ns (58.501%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 118.530 - 120.000 ) 
    Source Clock Delay      (SCD):    7.116ns = ( 107.116 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.856   107.116    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDCE (Prop_fdce_C_Q)         0.456   107.572 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/Q
                         net (fo=1, routed)           0.643   108.215    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[1]
    SLICE_X110Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.675   118.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/C
                         clock pessimism              0.000   118.530    
                         clock uncertainty           -0.605   117.925    
    SLICE_X110Y69        FDCE (Setup_fdce_C_D)       -0.047   117.878    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                        117.878    
                         arrival time                        -108.215    
  -------------------------------------------------------------------
                         slack                                  9.663    

Slack (MET) :             9.663ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.099ns  (logic 0.456ns (41.499%)  route 0.643ns (58.501%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 118.530 - 120.000 ) 
    Source Clock Delay      (SCD):    7.116ns = ( 107.116 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.856   107.116    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDCE (Prop_fdce_C_Q)         0.456   107.572 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/Q
                         net (fo=1, routed)           0.643   108.215    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[1]
    SLICE_X110Y69        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.675   118.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/C
                         clock pessimism              0.000   118.530    
                         clock uncertainty           -0.605   117.925    
    SLICE_X110Y69        FDCE (Setup_fdce_C_D)       -0.047   117.878    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                        117.878    
                         arrival time                        -108.215    
  -------------------------------------------------------------------
                         slack                                  9.663    

Slack (MET) :             9.665ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.922ns  (logic 0.419ns (45.434%)  route 0.503ns (54.566%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 118.531 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y67        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.419   107.538 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, routed)           0.503   108.042    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[6]
    SLICE_X109Y66        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.676   118.531    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y66        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/C
                         clock pessimism              0.000   118.531    
                         clock uncertainty           -0.605   117.926    
    SLICE_X109Y66        FDCE (Setup_fdce_C_D)       -0.219   117.707    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]
  -------------------------------------------------------------------
                         required time                        117.707    
                         arrival time                        -108.042    
  -------------------------------------------------------------------
                         slack                                  9.665    

Slack (MET) :             9.665ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.922ns  (logic 0.419ns (45.434%)  route 0.503ns (54.566%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 118.531 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y67        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.419   107.538 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, routed)           0.503   108.042    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[6]
    SLICE_X109Y66        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.676   118.531    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y66        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/C
                         clock pessimism              0.000   118.531    
                         clock uncertainty           -0.605   117.926    
    SLICE_X109Y66        FDCE (Setup_fdce_C_D)       -0.219   117.707    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]
  -------------------------------------------------------------------
                         required time                        117.707    
                         arrival time                        -108.042    
  -------------------------------------------------------------------
                         slack                                  9.665    

Slack (MET) :             9.670ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.696%)  route 0.588ns (56.304%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 118.530 - 120.000 ) 
    Source Clock Delay      (SCD):    7.116ns = ( 107.116 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.856   107.116    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDCE (Prop_fdce_C_Q)         0.456   107.572 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/Q
                         net (fo=1, routed)           0.588   108.160    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[0]
    SLICE_X110Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.675   118.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/C
                         clock pessimism              0.000   118.530    
                         clock uncertainty           -0.605   117.925    
    SLICE_X110Y69        FDCE (Setup_fdce_C_D)       -0.095   117.830    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                        117.830    
                         arrival time                        -108.160    
  -------------------------------------------------------------------
                         slack                                  9.670    

Slack (MET) :             9.670ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.696%)  route 0.588ns (56.304%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 118.530 - 120.000 ) 
    Source Clock Delay      (SCD):    7.116ns = ( 107.116 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.856   107.116    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDCE (Prop_fdce_C_Q)         0.456   107.572 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/Q
                         net (fo=1, routed)           0.588   108.160    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[0]
    SLICE_X110Y69        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.675   118.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/C
                         clock pessimism              0.000   118.530    
                         clock uncertainty           -0.605   117.925    
    SLICE_X110Y69        FDCE (Setup_fdce_C_D)       -0.095   117.830    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                        117.830    
                         arrival time                        -108.160    
  -------------------------------------------------------------------
                         slack                                  9.670    

Slack (MET) :             9.674ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.279%)  route 0.623ns (57.721%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.456   107.566 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=3, routed)           0.623   108.189    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg_0
    SLICE_X112Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X112Y72        FDCE (Setup_fdce_C_D)       -0.059   117.863    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                        117.863    
                         arrival time                        -108.189    
  -------------------------------------------------------------------
                         slack                                  9.674    

Slack (MET) :             9.674ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.279%)  route 0.623ns (57.721%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.456   107.566 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=3, routed)           0.623   108.189    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg_0
    SLICE_X112Y72        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X112Y72        FDCE (Setup_fdce_C_D)       -0.059   117.863    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                        117.863    
                         arrival time                        -108.189    
  -------------------------------------------------------------------
                         slack                                  9.674    

Slack (MET) :             9.675ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.893ns  (logic 0.419ns (46.895%)  route 0.474ns (53.105%))
  Logic Levels:           0  
  Clock Path Skew:        -8.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 118.530 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y67        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.419   107.538 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)           0.474   108.013    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[28]
    SLICE_X110Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.675   118.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/C
                         clock pessimism              0.000   118.530    
                         clock uncertainty           -0.605   117.925    
    SLICE_X110Y69        FDCE (Setup_fdce_C_D)       -0.237   117.688    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                        117.688    
                         arrival time                        -108.013    
  -------------------------------------------------------------------
                         slack                                  9.675    

Slack (MET) :             9.675ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.893ns  (logic 0.419ns (46.895%)  route 0.474ns (53.105%))
  Logic Levels:           0  
  Clock Path Skew:        -8.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 118.530 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y67        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.419   107.538 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)           0.474   108.013    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[28]
    SLICE_X110Y69        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.675   118.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/C
                         clock pessimism              0.000   118.530    
                         clock uncertainty           -0.605   117.925    
    SLICE_X110Y69        FDCE (Setup_fdce_C_D)       -0.237   117.688    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                        117.688    
                         arrival time                        -108.013    
  -------------------------------------------------------------------
                         slack                                  9.675    

Slack (MET) :             9.678ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.076ns  (logic 0.456ns (42.398%)  route 0.620ns (57.602%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.456   107.566 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/Q
                         net (fo=1, routed)           0.620   108.186    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[0]
    SLICE_X110Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X110Y72        FDCE (Setup_fdce_C_D)       -0.058   117.864    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]
  -------------------------------------------------------------------
                         required time                        117.864    
                         arrival time                        -108.186    
  -------------------------------------------------------------------
                         slack                                  9.678    

Slack (MET) :             9.678ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.076ns  (logic 0.456ns (42.398%)  route 0.620ns (57.602%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.456   107.566 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/Q
                         net (fo=1, routed)           0.620   108.186    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[0]
    SLICE_X110Y72        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X110Y72        FDCE (Setup_fdce_C_D)       -0.058   117.864    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]
  -------------------------------------------------------------------
                         required time                        117.864    
                         arrival time                        -108.186    
  -------------------------------------------------------------------
                         slack                                  9.678    

Slack (MET) :             9.679ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.052ns  (logic 0.518ns (49.217%)  route 0.534ns (50.783%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 118.526 - 120.000 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/tck_IBUF_BUFG
    SLICE_X112Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.518   107.626 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=6, routed)           0.534   108.161    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg_0
    SLICE_X113Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.671   118.526    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X113Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/C
                         clock pessimism              0.000   118.526    
                         clock uncertainty           -0.605   117.921    
    SLICE_X113Y73        FDCE (Setup_fdce_C_D)       -0.081   117.840    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                        117.840    
                         arrival time                        -108.161    
  -------------------------------------------------------------------
                         slack                                  9.679    

Slack (MET) :             9.679ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.052ns  (logic 0.518ns (49.217%)  route 0.534ns (50.783%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 118.526 - 120.000 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/tck_IBUF_BUFG
    SLICE_X112Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.518   107.626 f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=6, routed)           0.534   108.161    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg_0
    SLICE_X113Y73        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.671   118.526    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X113Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/C
                         clock pessimism              0.000   118.526    
                         clock uncertainty           -0.605   117.921    
    SLICE_X113Y73        FDCE (Setup_fdce_C_D)       -0.081   117.840    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                        117.840    
                         arrival time                        -108.161    
  -------------------------------------------------------------------
                         slack                                  9.679    

Slack (MET) :             9.718ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.888ns  (logic 0.419ns (47.204%)  route 0.469ns (52.796%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 118.530 - 120.000 ) 
    Source Clock Delay      (SCD):    7.116ns = ( 107.116 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.856   107.116    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDCE (Prop_fdce_C_Q)         0.419   107.535 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=1, routed)           0.469   108.004    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[9]
    SLICE_X112Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.675   118.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C
                         clock pessimism              0.000   118.530    
                         clock uncertainty           -0.605   117.925    
    SLICE_X112Y69        FDCE (Setup_fdce_C_D)       -0.203   117.722    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]
  -------------------------------------------------------------------
                         required time                        117.722    
                         arrival time                        -108.004    
  -------------------------------------------------------------------
                         slack                                  9.718    

Slack (MET) :             9.718ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.888ns  (logic 0.419ns (47.204%)  route 0.469ns (52.796%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 118.530 - 120.000 ) 
    Source Clock Delay      (SCD):    7.116ns = ( 107.116 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.856   107.116    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDCE (Prop_fdce_C_Q)         0.419   107.535 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=1, routed)           0.469   108.004    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[9]
    SLICE_X112Y69        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.675   118.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C
                         clock pessimism              0.000   118.530    
                         clock uncertainty           -0.605   117.925    
    SLICE_X112Y69        FDCE (Setup_fdce_C_D)       -0.203   117.722    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]
  -------------------------------------------------------------------
                         required time                        117.722    
                         arrival time                        -108.004    
  -------------------------------------------------------------------
                         slack                                  9.718    

Slack (MET) :             9.724ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.001ns  (logic 0.456ns (45.547%)  route 0.545ns (54.453%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 118.531 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y67        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.456   107.575 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, routed)           0.545   108.121    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[18]
    SLICE_X109Y66        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.676   118.531    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y66        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/C
                         clock pessimism              0.000   118.531    
                         clock uncertainty           -0.605   117.926    
    SLICE_X109Y66        FDCE (Setup_fdce_C_D)       -0.081   117.845    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                        117.845    
                         arrival time                        -108.121    
  -------------------------------------------------------------------
                         slack                                  9.724    

Slack (MET) :             9.724ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        1.001ns  (logic 0.456ns (45.547%)  route 0.545ns (54.453%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 118.531 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y67        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.456   107.575 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, routed)           0.545   108.121    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[18]
    SLICE_X109Y66        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.676   118.531    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y66        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/C
                         clock pessimism              0.000   118.531    
                         clock uncertainty           -0.605   117.926    
    SLICE_X109Y66        FDCE (Setup_fdce_C_D)       -0.081   117.845    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                        117.845    
                         arrival time                        -108.121    
  -------------------------------------------------------------------
                         slack                                  9.724    

Slack (MET) :             9.746ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.996ns  (logic 0.518ns (52.002%)  route 0.478ns (47.998%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.112ns = ( 107.112 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.852   107.112    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDCE (Prop_fdce_C_Q)         0.518   107.630 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/Q
                         net (fo=1, routed)           0.478   108.109    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[4]
    SLICE_X107Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X107Y69        FDCE (Setup_fdce_C_D)       -0.067   117.855    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                        117.855    
                         arrival time                        -108.109    
  -------------------------------------------------------------------
                         slack                                  9.746    

Slack (MET) :             9.746ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.996ns  (logic 0.518ns (52.002%)  route 0.478ns (47.998%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.112ns = ( 107.112 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.852   107.112    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDCE (Prop_fdce_C_Q)         0.518   107.630 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/Q
                         net (fo=1, routed)           0.478   108.109    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[4]
    SLICE_X107Y69        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X107Y69        FDCE (Setup_fdce_C_D)       -0.067   117.855    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                        117.855    
                         arrival time                        -108.109    
  -------------------------------------------------------------------
                         slack                                  9.746    

Slack (MET) :             9.759ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.819ns  (logic 0.478ns (58.385%)  route 0.341ns (41.615%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 118.532 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y65        FDCE (Prop_fdce_C_Q)         0.478   107.597 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/Q
                         net (fo=1, routed)           0.341   107.938    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[3]
    SLICE_X107Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.677   118.532    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/C
                         clock pessimism              0.000   118.532    
                         clock uncertainty           -0.605   117.927    
    SLICE_X107Y65        FDCE (Setup_fdce_C_D)       -0.230   117.697    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                        117.697    
                         arrival time                        -107.938    
  -------------------------------------------------------------------
                         slack                                  9.759    

Slack (MET) :             9.759ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.819ns  (logic 0.478ns (58.385%)  route 0.341ns (41.615%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 118.532 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y65        FDCE (Prop_fdce_C_Q)         0.478   107.597 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/Q
                         net (fo=1, routed)           0.341   107.938    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[3]
    SLICE_X107Y65        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.677   118.532    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/C
                         clock pessimism              0.000   118.532    
                         clock uncertainty           -0.605   117.927    
    SLICE_X107Y65        FDCE (Setup_fdce_C_D)       -0.230   117.697    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                        117.697    
                         arrival time                        -107.938    
  -------------------------------------------------------------------
                         slack                                  9.759    

Slack (MET) :             9.759ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.952ns  (logic 0.456ns (47.874%)  route 0.496ns (52.126%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 118.531 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y67        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.456   107.575 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/Q
                         net (fo=1, routed)           0.496   108.072    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[12]
    SLICE_X109Y66        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.676   118.531    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y66        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/C
                         clock pessimism              0.000   118.531    
                         clock uncertainty           -0.605   117.926    
    SLICE_X109Y66        FDCE (Setup_fdce_C_D)       -0.095   117.831    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]
  -------------------------------------------------------------------
                         required time                        117.831    
                         arrival time                        -108.072    
  -------------------------------------------------------------------
                         slack                                  9.759    

Slack (MET) :             9.759ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.952ns  (logic 0.456ns (47.874%)  route 0.496ns (52.126%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 118.531 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y67        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.456   107.575 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/Q
                         net (fo=1, routed)           0.496   108.072    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[12]
    SLICE_X109Y66        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.676   118.531    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y66        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/C
                         clock pessimism              0.000   118.531    
                         clock uncertainty           -0.605   117.926    
    SLICE_X109Y66        FDCE (Setup_fdce_C_D)       -0.095   117.831    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]
  -------------------------------------------------------------------
                         required time                        117.831    
                         arrival time                        -108.072    
  -------------------------------------------------------------------
                         slack                                  9.759    

Slack (MET) :             9.759ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.955ns  (logic 0.518ns (54.238%)  route 0.437ns (45.762%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.112ns = ( 107.112 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.852   107.112    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDCE (Prop_fdce_C_Q)         0.518   107.630 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.437   108.068    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[0]
    SLICE_X107Y70        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y70        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X107Y70        FDCE (Setup_fdce_C_D)       -0.095   117.827    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                        117.827    
                         arrival time                        -108.068    
  -------------------------------------------------------------------
                         slack                                  9.759    

Slack (MET) :             9.759ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.955ns  (logic 0.518ns (54.238%)  route 0.437ns (45.762%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.112ns = ( 107.112 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.852   107.112    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y71        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDCE (Prop_fdce_C_Q)         0.518   107.630 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.437   108.068    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[0]
    SLICE_X107Y70        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y70        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X107Y70        FDCE (Setup_fdce_C_D)       -0.095   117.827    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                        117.827    
                         arrival time                        -108.068    
  -------------------------------------------------------------------
                         slack                                  9.759    

Slack (MET) :             9.764ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.806ns  (logic 0.478ns (59.305%)  route 0.328ns (40.695%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 118.532 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y65        FDCE (Prop_fdce_C_Q)         0.478   107.597 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.328   107.925    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[26]
    SLICE_X107Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.677   118.532    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000   118.532    
                         clock uncertainty           -0.605   117.927    
    SLICE_X107Y65        FDCE (Setup_fdce_C_D)       -0.238   117.689    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                        117.689    
                         arrival time                        -107.925    
  -------------------------------------------------------------------
                         slack                                  9.764    

Slack (MET) :             9.764ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.806ns  (logic 0.478ns (59.305%)  route 0.328ns (40.695%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 118.532 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y65        FDCE (Prop_fdce_C_Q)         0.478   107.597 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.328   107.925    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[26]
    SLICE_X107Y65        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.677   118.532    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000   118.532    
                         clock uncertainty           -0.605   117.927    
    SLICE_X107Y65        FDCE (Setup_fdce_C_D)       -0.238   117.689    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                        117.689    
                         arrival time                        -107.925    
  -------------------------------------------------------------------
                         slack                                  9.764    

Slack (MET) :             9.782ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.805ns  (logic 0.478ns (59.403%)  route 0.327ns (40.597%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 118.532 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y65        FDCE (Prop_fdce_C_Q)         0.478   107.597 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           0.327   107.924    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[5]
    SLICE_X107Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.677   118.532    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000   118.532    
                         clock uncertainty           -0.605   117.927    
    SLICE_X107Y65        FDCE (Setup_fdce_C_D)       -0.221   117.706    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                        117.706    
                         arrival time                        -107.924    
  -------------------------------------------------------------------
                         slack                                  9.782    

Slack (MET) :             9.782ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.805ns  (logic 0.478ns (59.403%)  route 0.327ns (40.597%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 118.532 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y65        FDCE (Prop_fdce_C_Q)         0.478   107.597 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           0.327   107.924    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[5]
    SLICE_X107Y65        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.677   118.532    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000   118.532    
                         clock uncertainty           -0.605   117.927    
    SLICE_X107Y65        FDCE (Setup_fdce_C_D)       -0.221   117.706    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                        117.706    
                         arrival time                        -107.924    
  -------------------------------------------------------------------
                         slack                                  9.782    

Slack (MET) :             9.801ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.930ns  (logic 0.456ns (49.033%)  route 0.474ns (50.967%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.456   107.566 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/Q
                         net (fo=1, routed)           0.474   108.040    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[3]
    SLICE_X110Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X110Y72        FDCE (Setup_fdce_C_D)       -0.081   117.841    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                        117.841    
                         arrival time                        -108.040    
  -------------------------------------------------------------------
                         slack                                  9.801    

Slack (MET) :             9.801ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.930ns  (logic 0.456ns (49.033%)  route 0.474ns (50.967%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.110ns = ( 107.110 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.850   107.110    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y73        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.456   107.566 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/Q
                         net (fo=1, routed)           0.474   108.040    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[3]
    SLICE_X110Y72        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y72        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X110Y72        FDCE (Setup_fdce_C_D)       -0.081   117.841    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                        117.841    
                         arrival time                        -108.040    
  -------------------------------------------------------------------
                         slack                                  9.801    

Slack (MET) :             9.806ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.939ns  (logic 0.456ns (48.555%)  route 0.483ns (51.445%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 118.531 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y67        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.456   107.575 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.483   108.059    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[20]
    SLICE_X109Y66        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.676   118.531    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y66        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000   118.531    
                         clock uncertainty           -0.605   117.926    
    SLICE_X109Y66        FDCE (Setup_fdce_C_D)       -0.061   117.865    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                        117.865    
                         arrival time                        -108.059    
  -------------------------------------------------------------------
                         slack                                  9.806    

Slack (MET) :             9.806ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.939ns  (logic 0.456ns (48.555%)  route 0.483ns (51.445%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 118.531 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y67        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDCE (Prop_fdce_C_Q)         0.456   107.575 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.483   108.059    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[20]
    SLICE_X109Y66        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.676   118.531    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y66        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000   118.531    
                         clock uncertainty           -0.605   117.926    
    SLICE_X109Y66        FDCE (Setup_fdce_C_D)       -0.061   117.865    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                        117.865    
                         arrival time                        -108.059    
  -------------------------------------------------------------------
                         slack                                  9.806    

Slack (MET) :             9.814ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.896ns  (logic 0.456ns (50.887%)  route 0.440ns (49.113%))
  Logic Levels:           0  
  Clock Path Skew:        -8.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 118.532 - 120.000 ) 
    Source Clock Delay      (SCD):    7.121ns = ( 107.121 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.861   107.121    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65        FDCE (Prop_fdce_C_Q)         0.456   107.577 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/Q
                         net (fo=1, routed)           0.440   108.018    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[15]
    SLICE_X107Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.677   118.532    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/C
                         clock pessimism              0.000   118.532    
                         clock uncertainty           -0.605   117.927    
    SLICE_X107Y65        FDCE (Setup_fdce_C_D)       -0.095   117.832    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]
  -------------------------------------------------------------------
                         required time                        117.832    
                         arrival time                        -108.018    
  -------------------------------------------------------------------
                         slack                                  9.814    

Slack (MET) :             9.814ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.896ns  (logic 0.456ns (50.887%)  route 0.440ns (49.113%))
  Logic Levels:           0  
  Clock Path Skew:        -8.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 118.532 - 120.000 ) 
    Source Clock Delay      (SCD):    7.121ns = ( 107.121 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.861   107.121    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65        FDCE (Prop_fdce_C_Q)         0.456   107.577 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/Q
                         net (fo=1, routed)           0.440   108.018    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[15]
    SLICE_X107Y65        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.677   118.532    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/C
                         clock pessimism              0.000   118.532    
                         clock uncertainty           -0.605   117.927    
    SLICE_X107Y65        FDCE (Setup_fdce_C_D)       -0.095   117.832    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]
  -------------------------------------------------------------------
                         required time                        117.832    
                         arrival time                        -108.018    
  -------------------------------------------------------------------
                         slack                                  9.814    

Slack (MET) :             9.818ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.898ns  (logic 0.456ns (50.758%)  route 0.442ns (49.242%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 118.536 - 120.000 ) 
    Source Clock Delay      (SCD):    7.121ns = ( 107.121 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.861   107.121    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65        FDCE (Prop_fdce_C_Q)         0.456   107.577 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.442   108.020    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[22]
    SLICE_X110Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.681   118.536    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C
                         clock pessimism              0.000   118.536    
                         clock uncertainty           -0.605   117.931    
    SLICE_X110Y64        FDCE (Setup_fdce_C_D)       -0.093   117.838    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                        117.838    
                         arrival time                        -108.020    
  -------------------------------------------------------------------
                         slack                                  9.818    

Slack (MET) :             9.818ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.898ns  (logic 0.456ns (50.758%)  route 0.442ns (49.242%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 118.536 - 120.000 ) 
    Source Clock Delay      (SCD):    7.121ns = ( 107.121 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.861   107.121    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65        FDCE (Prop_fdce_C_Q)         0.456   107.577 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.442   108.020    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[22]
    SLICE_X110Y64        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.681   118.536    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C
                         clock pessimism              0.000   118.536    
                         clock uncertainty           -0.605   117.931    
    SLICE_X110Y64        FDCE (Setup_fdce_C_D)       -0.093   117.838    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                        117.838    
                         arrival time                        -108.020    
  -------------------------------------------------------------------
                         slack                                  9.818    

Slack (MET) :             9.877ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.850ns  (logic 0.518ns (60.924%)  route 0.332ns (39.076%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 118.533 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y65        FDCE (Prop_fdce_C_Q)         0.518   107.637 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, routed)           0.332   107.970    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[16]
    SLICE_X107Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.678   118.533    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/C
                         clock pessimism              0.000   118.533    
                         clock uncertainty           -0.605   117.928    
    SLICE_X107Y64        FDCE (Setup_fdce_C_D)       -0.081   117.847    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                        117.847    
                         arrival time                        -107.970    
  -------------------------------------------------------------------
                         slack                                  9.877    

Slack (MET) :             9.877ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.850ns  (logic 0.518ns (60.924%)  route 0.332ns (39.076%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 118.533 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y65        FDCE (Prop_fdce_C_Q)         0.518   107.637 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, routed)           0.332   107.970    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[16]
    SLICE_X107Y64        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.678   118.533    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/C
                         clock pessimism              0.000   118.533    
                         clock uncertainty           -0.605   117.928    
    SLICE_X107Y64        FDCE (Setup_fdce_C_D)       -0.081   117.847    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                        117.847    
                         arrival time                        -107.970    
  -------------------------------------------------------------------
                         slack                                  9.877    

Slack (MET) :             9.886ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.855ns  (logic 0.518ns (60.568%)  route 0.337ns (39.432%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 118.533 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y65        FDCE (Prop_fdce_C_Q)         0.518   107.637 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.337   107.975    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[14]
    SLICE_X107Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.678   118.533    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C
                         clock pessimism              0.000   118.533    
                         clock uncertainty           -0.605   117.928    
    SLICE_X107Y64        FDCE (Setup_fdce_C_D)       -0.067   117.861    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                        117.861    
                         arrival time                        -107.975    
  -------------------------------------------------------------------
                         slack                                  9.886    

Slack (MET) :             9.886ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.855ns  (logic 0.518ns (60.568%)  route 0.337ns (39.432%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 118.533 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y65        FDCE (Prop_fdce_C_Q)         0.518   107.637 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.337   107.975    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[14]
    SLICE_X107Y64        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.678   118.533    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C
                         clock pessimism              0.000   118.533    
                         clock uncertainty           -0.605   117.928    
    SLICE_X107Y64        FDCE (Setup_fdce_C_D)       -0.067   117.861    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                        117.861    
                         arrival time                        -107.975    
  -------------------------------------------------------------------
                         slack                                  9.886    

Slack (MET) :             9.892ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.855ns  (logic 0.518ns (60.568%)  route 0.337ns (39.432%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 118.533 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y65        FDCE (Prop_fdce_C_Q)         0.518   107.637 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.337   107.975    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[17]
    SLICE_X107Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.678   118.533    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000   118.533    
                         clock uncertainty           -0.605   117.928    
    SLICE_X107Y64        FDCE (Setup_fdce_C_D)       -0.061   117.867    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                        117.867    
                         arrival time                        -107.975    
  -------------------------------------------------------------------
                         slack                                  9.892    

Slack (MET) :             9.892ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.855ns  (logic 0.518ns (60.568%)  route 0.337ns (39.432%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 118.533 - 120.000 ) 
    Source Clock Delay      (SCD):    7.119ns = ( 107.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.859   107.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y65        FDCE (Prop_fdce_C_Q)         0.518   107.637 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.337   107.975    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[17]
    SLICE_X107Y64        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.678   118.533    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000   118.533    
                         clock uncertainty           -0.605   117.928    
    SLICE_X107Y64        FDCE (Setup_fdce_C_D)       -0.061   117.867    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                        117.867    
                         arrival time                        -107.975    
  -------------------------------------------------------------------
                         slack                                  9.892    

Slack (MET) :             9.907ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.841ns  (logic 0.518ns (61.593%)  route 0.323ns (38.407%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.113ns = ( 107.113 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.853   107.113    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y70        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y70        FDCE (Prop_fdce_C_Q)         0.518   107.631 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/Q
                         net (fo=1, routed)           0.323   107.954    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[27]
    SLICE_X107Y70        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y70        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X107Y70        FDCE (Setup_fdce_C_D)       -0.061   117.861    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                        117.861    
                         arrival time                        -107.954    
  -------------------------------------------------------------------
                         slack                                  9.907    

Slack (MET) :             9.907ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.841ns  (logic 0.518ns (61.593%)  route 0.323ns (38.407%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    7.113ns = ( 107.113 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.853   107.113    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X108Y70        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y70        FDCE (Prop_fdce_C_Q)         0.518   107.631 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/Q
                         net (fo=1, routed)           0.323   107.954    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[27]
    SLICE_X107Y70        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.672   118.527    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y70        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/C
                         clock pessimism              0.000   118.527    
                         clock uncertainty           -0.605   117.922    
    SLICE_X107Y70        FDCE (Setup_fdce_C_D)       -0.061   117.861    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                        117.861    
                         arrival time                        -107.954    
  -------------------------------------------------------------------
                         slack                                  9.907    

Slack (MET) :             9.930ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.835ns  (logic 0.456ns (54.600%)  route 0.379ns (45.400%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 118.530 - 120.000 ) 
    Source Clock Delay      (SCD):    7.116ns = ( 107.116 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.856   107.116    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDCE (Prop_fdce_C_Q)         0.456   107.572 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)           0.379   107.952    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[2]
    SLICE_X110Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.675   118.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C
                         clock pessimism              0.000   118.530    
                         clock uncertainty           -0.605   117.925    
    SLICE_X110Y69        FDCE (Setup_fdce_C_D)       -0.043   117.882    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                        117.882    
                         arrival time                        -107.952    
  -------------------------------------------------------------------
                         slack                                  9.930    

Slack (MET) :             9.930ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.835ns  (logic 0.456ns (54.600%)  route 0.379ns (45.400%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 118.530 - 120.000 ) 
    Source Clock Delay      (SCD):    7.116ns = ( 107.116 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.856   107.116    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDCE (Prop_fdce_C_Q)         0.456   107.572 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)           0.379   107.952    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[2]
    SLICE_X110Y69        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.675   118.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C
                         clock pessimism              0.000   118.530    
                         clock uncertainty           -0.605   117.925    
    SLICE_X110Y69        FDCE (Setup_fdce_C_D)       -0.043   117.882    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                        117.882    
                         arrival time                        -107.952    
  -------------------------------------------------------------------
                         slack                                  9.930    

Slack (MET) :             9.959ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.793ns  (logic 0.456ns (57.520%)  route 0.337ns (42.480%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 118.536 - 120.000 ) 
    Source Clock Delay      (SCD):    7.121ns = ( 107.121 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.861   107.121    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65        FDCE (Prop_fdce_C_Q)         0.456   107.577 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.337   107.914    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[23]
    SLICE_X110Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.681   118.536    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000   118.536    
                         clock uncertainty           -0.605   117.931    
    SLICE_X110Y64        FDCE (Setup_fdce_C_D)       -0.058   117.873    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                        117.873    
                         arrival time                        -107.914    
  -------------------------------------------------------------------
                         slack                                  9.959    

Slack (MET) :             9.959ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.793ns  (logic 0.456ns (57.520%)  route 0.337ns (42.480%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 118.536 - 120.000 ) 
    Source Clock Delay      (SCD):    7.121ns = ( 107.121 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.861   107.121    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y65        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65        FDCE (Prop_fdce_C_Q)         0.456   107.577 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.337   107.914    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[23]
    SLICE_X110Y64        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.681   118.536    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y64        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000   118.536    
                         clock uncertainty           -0.605   117.931    
    SLICE_X110Y64        FDCE (Setup_fdce_C_D)       -0.058   117.873    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                        117.873    
                         arrival time                        -107.914    
  -------------------------------------------------------------------
                         slack                                  9.959    

Slack (MET) :             10.099ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.617ns  (logic 0.456ns (73.848%)  route 0.161ns (26.152%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 118.530 - 120.000 ) 
    Source Clock Delay      (SCD):    7.116ns = ( 107.116 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.856   107.116    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDCE (Prop_fdce_C_Q)         0.456   107.572 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.161   107.734    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[11]
    SLICE_X110Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.675   118.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000   118.530    
                         clock uncertainty           -0.605   117.925    
    SLICE_X110Y69        FDCE (Setup_fdce_C_D)       -0.092   117.833    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                        117.833    
                         arrival time                        -107.734    
  -------------------------------------------------------------------
                         slack                                 10.099    

Slack (MET) :             10.099ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@120.000ns - tck rise@100.000ns)
  Data Path Delay:        0.617ns  (logic 0.456ns (73.848%)  route 0.161ns (26.152%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 118.530 - 120.000 ) 
    Source Clock Delay      (SCD):    7.116ns = ( 107.116 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.605ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.856   107.116    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDCE (Prop_fdce_C_Q)         0.456   107.572 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.161   107.734    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[11]
    SLICE_X110Y69        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    120.000   120.000 r  
    K17                                               0.000   120.000 r  clk_sys (IN)
                         net (fo=0)                   0.000   120.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   121.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   114.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   116.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   116.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.675   118.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y69        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000   118.530    
                         clock uncertainty           -0.605   117.925    
    SLICE_X110Y69        FDCE (Setup_fdce_C_D)       -0.092   117.833    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                        117.833    
                         arrival time                        -107.734    
  -------------------------------------------------------------------
                         slack                                 10.099    

Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        26.508ns  (logic 4.099ns (15.463%)  route 22.409ns (84.537%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.707    -0.985    i_ariane/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X62Y84         FDCE                                         r  i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.467 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/Q
                         net (fo=12, routed)          1.252     0.785    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q[1]
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.124     0.909 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/address_tag_q[19]_i_2/O
                         net (fo=5, routed)           2.133     3.042    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][tag_valid]
    SLICE_X62Y61         LUT5 (Prop_lut5_I3_O)        0.146     3.188 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i__i_7/O
                         net (fo=20, routed)          0.990     4.178    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i__i_7_n_0
    SLICE_X60Y69         LUT3 (Prop_lut3_I1_O)        0.357     4.535 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___142_i_151/O
                         net (fo=2, routed)           0.921     5.456    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_tag[1]_163[9]
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.327     5.783 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[7]_i_20/O
                         net (fo=8, routed)           3.158     8.941    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q_reg[0]_i_3_1
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.124     9.065 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[0]_i_7/O
                         net (fo=1, routed)           0.000     9.065    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram_n_5
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.466 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.466    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.694 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_2/CO[2]
                         net (fo=2, routed)           1.178    10.872    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/CO[0]
    SLICE_X17Y46         LUT3 (Prop_lut3_I0_O)        0.313    11.185 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[0]_i_1/O
                         net (fo=4, routed)           0.465    11.650    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q_reg[1][0]
    SLICE_X18Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.774 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_6__3/O
                         net (fo=1, routed)           0.482    12.257    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_6__3_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.381 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_3__0/O
                         net (fo=5, routed)           2.219    14.600    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
    SLICE_X60Y60         LUT5 (Prop_lut5_I1_O)        0.124    14.724 f  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_14/O
                         net (fo=1, routed)           0.280    15.003    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_14_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.127 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_5/O
                         net (fo=1, routed)           0.159    15.286    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_5_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    15.410 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_3/O
                         net (fo=26, routed)          1.471    16.881    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_cache_ex[1][data_gnt]
    SLICE_X60Y82         LUT3 (Prop_lut3_I1_O)        0.124    17.005 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q[3]_i_2/O
                         net (fo=4, routed)           1.471    18.476    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_off[1]_162[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I1_O)        0.124    18.600 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___9_i_9__0/O
                         net (fo=1, routed)           1.241    19.841    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg
    SLICE_X30Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.965 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___9_i_2__0/O
                         net (fo=137, routed)         1.610    21.575    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/Mem_DP_reg_66
    SLICE_X47Y69         LUT4 (Prop_lut4_I1_O)        0.124    21.699 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___141/O
                         net (fo=159, routed)         2.358    24.058    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/evict3_out
    SLICE_X91Y79         LUT5 (Prop_lut5_I0_O)        0.117    24.175 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[2][txblock][6]_i_2/O
                         net (fo=1, routed)           0.455    24.630    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q_reg[2][txblock][6]_1
    SLICE_X91Y79         LUT5 (Prop_lut5_I3_O)        0.328    24.958 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[2][txblock][6]_i_1/O
                         net (fo=1, routed)           0.565    25.523    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr_n_247
    SLICE_X91Y79         FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.594    38.449    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X91Y79         FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/C
                         clock pessimism              0.567    39.016    
                         clock uncertainty           -0.089    38.927    
    SLICE_X91Y79         FDCE (Setup_fdce_C_D)       -0.250    38.677    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]
  -------------------------------------------------------------------
                         required time                         38.677    
                         arrival time                         -25.523    
  -------------------------------------------------------------------
                         slack                                 13.154    

Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        26.508ns  (logic 4.099ns (15.463%)  route 22.409ns (84.537%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.707    -0.985    i_ariane/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X62Y84         FDCE                                         r  i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.467 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/Q
                         net (fo=12, routed)          1.252     0.785    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q[1]
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.124     0.909 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/address_tag_q[19]_i_2/O
                         net (fo=5, routed)           2.133     3.042    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][tag_valid]
    SLICE_X62Y61         LUT5 (Prop_lut5_I3_O)        0.146     3.188 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i__i_7/O
                         net (fo=20, routed)          0.990     4.178    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i__i_7_n_0
    SLICE_X60Y69         LUT3 (Prop_lut3_I1_O)        0.357     4.535 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___142_i_151/O
                         net (fo=2, routed)           0.921     5.456    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_tag[1]_163[9]
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.327     5.783 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[7]_i_20/O
                         net (fo=8, routed)           3.158     8.941    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q_reg[0]_i_3_1
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.124     9.065 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[0]_i_7/O
                         net (fo=1, routed)           0.000     9.065    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram_n_5
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.466 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.466    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.694 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_2/CO[2]
                         net (fo=2, routed)           1.178    10.872    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/CO[0]
    SLICE_X17Y46         LUT3 (Prop_lut3_I0_O)        0.313    11.185 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[0]_i_1/O
                         net (fo=4, routed)           0.465    11.650    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q_reg[1][0]
    SLICE_X18Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.774 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_6__3/O
                         net (fo=1, routed)           0.482    12.257    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_6__3_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.381 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_3__0/O
                         net (fo=5, routed)           2.219    14.600    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
    SLICE_X60Y60         LUT5 (Prop_lut5_I1_O)        0.124    14.724 f  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_14/O
                         net (fo=1, routed)           0.280    15.003    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_14_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.127 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_5/O
                         net (fo=1, routed)           0.159    15.286    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_5_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    15.410 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_3/O
                         net (fo=26, routed)          1.471    16.881    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_cache_ex[1][data_gnt]
    SLICE_X60Y82         LUT3 (Prop_lut3_I1_O)        0.124    17.005 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q[3]_i_2/O
                         net (fo=4, routed)           1.471    18.476    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_off[1]_162[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I1_O)        0.124    18.600 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___9_i_9__0/O
                         net (fo=1, routed)           1.241    19.841    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg
    SLICE_X30Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.965 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___9_i_2__0/O
                         net (fo=137, routed)         1.610    21.575    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/Mem_DP_reg_66
    SLICE_X47Y69         LUT4 (Prop_lut4_I1_O)        0.124    21.699 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___141/O
                         net (fo=159, routed)         2.358    24.058    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/evict3_out
    SLICE_X91Y79         LUT5 (Prop_lut5_I0_O)        0.117    24.175 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[2][txblock][6]_i_2/O
                         net (fo=1, routed)           0.455    24.630    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q_reg[2][txblock][6]_1
    SLICE_X91Y79         LUT5 (Prop_lut5_I3_O)        0.328    24.958 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[2][txblock][6]_i_1/O
                         net (fo=1, routed)           0.565    25.523    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr_n_247
    SLICE_X91Y79         FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.594    38.449    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X91Y79         FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/C
                         clock pessimism              0.567    39.016    
                         clock uncertainty           -0.089    38.927    
    SLICE_X91Y79         FDCE (Setup_fdce_C_D)       -0.250    38.677    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]
  -------------------------------------------------------------------
                         required time                         38.677    
                         arrival time                         -25.523    
  -------------------------------------------------------------------
                         slack                                 13.154    

Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        26.508ns  (logic 4.099ns (15.463%)  route 22.409ns (84.537%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.707    -0.985    i_ariane/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X62Y84         FDCE                                         r  i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.467 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/Q
                         net (fo=12, routed)          1.252     0.785    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q[1]
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.124     0.909 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/address_tag_q[19]_i_2/O
                         net (fo=5, routed)           2.133     3.042    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][tag_valid]
    SLICE_X62Y61         LUT5 (Prop_lut5_I3_O)        0.146     3.188 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i__i_7/O
                         net (fo=20, routed)          0.990     4.178    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i__i_7_n_0
    SLICE_X60Y69         LUT3 (Prop_lut3_I1_O)        0.357     4.535 f  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___142_i_151/O
                         net (fo=2, routed)           0.921     5.456    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_tag[1]_163[9]
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.327     5.783 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[7]_i_20/O
                         net (fo=8, routed)           3.158     8.941    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q_reg[0]_i_3_1
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.124     9.065 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[0]_i_7/O
                         net (fo=1, routed)           0.000     9.065    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram_n_5
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.466 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.466    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.694 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_2/CO[2]
                         net (fo=2, routed)           1.178    10.872    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/CO[0]
    SLICE_X17Y46         LUT3 (Prop_lut3_I0_O)        0.313    11.185 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[0]_i_1/O
                         net (fo=4, routed)           0.465    11.650    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q_reg[1][0]
    SLICE_X18Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.774 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_6__3/O
                         net (fo=1, routed)           0.482    12.257    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_6__3_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.381 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_3__0/O
                         net (fo=5, routed)           2.219    14.600    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
    SLICE_X60Y60         LUT5 (Prop_lut5_I1_O)        0.124    14.724 f  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_14/O
                         net (fo=1, routed)           0.280    15.003    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_14_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.127 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_5/O
                         net (fo=1, routed)           0.159    15.286    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_5_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    15.410 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_3/O
                         net (fo=26, routed)          1.471    16.881    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_cache_ex[1][data_gnt]
    SLICE_X60Y82         LUT3 (Prop_lut3_I1_O)        0.124    17.005 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q[3]_i_2/O
                         net (fo=4, routed)           1.471    18.476    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_off[1]_162[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I1_O)        0.124    18.600 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___9_i_9__0/O
                         net (fo=1, routed)           1.241    19.841    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg
    SLICE_X30Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.965 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___9_i_2__0/O
                         net (fo=137, routed)         1.610    21.575    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/Mem_DP_reg_66
    SLICE_X47Y69         LUT4 (Prop_lut4_I1_O)        0.124    21.699 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___141/O
                         net (fo=159, routed)         2.358    24.058    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/evict3_out
    SLICE_X91Y79         LUT5 (Prop_lut5_I0_O)        0.117    24.175 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[2][txblock][6]_i_2/O
                         net (fo=1, routed)           0.455    24.630    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q_reg[2][txblock][6]_1
    SLICE_X91Y79         LUT5 (Prop_lut5_I3_O)        0.328    24.958 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[2][txblock][6]_i_1/O
                         net (fo=1, routed)           0.565    25.523    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr_n_247
    SLICE_X91Y79         FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.594    38.449    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X91Y79         FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/C
                         clock pessimism              0.567    39.016    
                         clock uncertainty           -0.089    38.927    
    SLICE_X91Y79         FDCE (Setup_fdce_C_D)       -0.250    38.677    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]
  -------------------------------------------------------------------
                         required time                         38.677    
                         arrival time                         -25.523    
  -------------------------------------------------------------------
                         slack                                 13.154    

Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        26.508ns  (logic 4.099ns (15.463%)  route 22.409ns (84.537%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.707    -0.985    i_ariane/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X62Y84         FDCE                                         r  i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.467 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/Q
                         net (fo=12, routed)          1.252     0.785    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q[1]
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.124     0.909 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/address_tag_q[19]_i_2/O
                         net (fo=5, routed)           2.133     3.042    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][tag_valid]
    SLICE_X62Y61         LUT5 (Prop_lut5_I3_O)        0.146     3.188 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i__i_7/O
                         net (fo=20, routed)          0.990     4.178    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i__i_7_n_0
    SLICE_X60Y69         LUT3 (Prop_lut3_I1_O)        0.357     4.535 f  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___142_i_151/O
                         net (fo=2, routed)           0.921     5.456    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_tag[1]_163[9]
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.327     5.783 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[7]_i_20/O
                         net (fo=8, routed)           3.158     8.941    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q_reg[0]_i_3_1
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.124     9.065 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[0]_i_7/O
                         net (fo=1, routed)           0.000     9.065    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram_n_5
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.466 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.466    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.694 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_2/CO[2]
                         net (fo=2, routed)           1.178    10.872    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/CO[0]
    SLICE_X17Y46         LUT3 (Prop_lut3_I0_O)        0.313    11.185 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[0]_i_1/O
                         net (fo=4, routed)           0.465    11.650    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q_reg[1][0]
    SLICE_X18Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.774 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_6__3/O
                         net (fo=1, routed)           0.482    12.257    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_6__3_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.381 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_3__0/O
                         net (fo=5, routed)           2.219    14.600    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
    SLICE_X60Y60         LUT5 (Prop_lut5_I1_O)        0.124    14.724 f  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_14/O
                         net (fo=1, routed)           0.280    15.003    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_14_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.127 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_5/O
                         net (fo=1, routed)           0.159    15.286    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_5_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    15.410 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_3/O
                         net (fo=26, routed)          1.471    16.881    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_cache_ex[1][data_gnt]
    SLICE_X60Y82         LUT3 (Prop_lut3_I1_O)        0.124    17.005 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q[3]_i_2/O
                         net (fo=4, routed)           1.471    18.476    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_off[1]_162[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I1_O)        0.124    18.600 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___9_i_9__0/O
                         net (fo=1, routed)           1.241    19.841    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg
    SLICE_X30Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.965 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___9_i_2__0/O
                         net (fo=137, routed)         1.610    21.575    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/Mem_DP_reg_66
    SLICE_X47Y69         LUT4 (Prop_lut4_I1_O)        0.124    21.699 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___141/O
                         net (fo=159, routed)         2.358    24.058    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/evict3_out
    SLICE_X91Y79         LUT5 (Prop_lut5_I0_O)        0.117    24.175 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[2][txblock][6]_i_2/O
                         net (fo=1, routed)           0.455    24.630    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q_reg[2][txblock][6]_1
    SLICE_X91Y79         LUT5 (Prop_lut5_I3_O)        0.328    24.958 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[2][txblock][6]_i_1/O
                         net (fo=1, routed)           0.565    25.523    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr_n_247
    SLICE_X91Y79         FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.594    38.449    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X91Y79         FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/C
                         clock pessimism              0.567    39.016    
                         clock uncertainty           -0.089    38.927    
    SLICE_X91Y79         FDCE (Setup_fdce_C_D)       -0.250    38.677    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]
  -------------------------------------------------------------------
                         required time                         38.677    
                         arrival time                         -25.523    
  -------------------------------------------------------------------
                         slack                                 13.154    

Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        26.508ns  (logic 4.099ns (15.463%)  route 22.409ns (84.537%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.707    -0.985    i_ariane/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X62Y84         FDCE                                         r  i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.467 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/Q
                         net (fo=12, routed)          1.252     0.785    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q[1]
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.124     0.909 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/address_tag_q[19]_i_2/O
                         net (fo=5, routed)           2.133     3.042    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][tag_valid]
    SLICE_X62Y61         LUT5 (Prop_lut5_I3_O)        0.146     3.188 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i__i_7/O
                         net (fo=20, routed)          0.990     4.178    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i__i_7_n_0
    SLICE_X60Y69         LUT3 (Prop_lut3_I1_O)        0.357     4.535 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___142_i_151/O
                         net (fo=2, routed)           0.921     5.456    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_tag[1]_163[9]
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.327     5.783 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[7]_i_20/O
                         net (fo=8, routed)           3.158     8.941    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q_reg[0]_i_3_1
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.124     9.065 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[0]_i_7/O
                         net (fo=1, routed)           0.000     9.065    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram_n_5
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.466 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.466    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.694 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_2/CO[2]
                         net (fo=2, routed)           1.178    10.872    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/CO[0]
    SLICE_X17Y46         LUT3 (Prop_lut3_I0_O)        0.313    11.185 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[0]_i_1/O
                         net (fo=4, routed)           0.465    11.650    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q_reg[1][0]
    SLICE_X18Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.774 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_6__3/O
                         net (fo=1, routed)           0.482    12.257    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_6__3_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.381 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_3__0/O
                         net (fo=5, routed)           2.219    14.600    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
    SLICE_X60Y60         LUT5 (Prop_lut5_I1_O)        0.124    14.724 f  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_14/O
                         net (fo=1, routed)           0.280    15.003    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_14_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.127 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_5/O
                         net (fo=1, routed)           0.159    15.286    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_5_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    15.410 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_3/O
                         net (fo=26, routed)          1.471    16.881    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_cache_ex[1][data_gnt]
    SLICE_X60Y82         LUT3 (Prop_lut3_I1_O)        0.124    17.005 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q[3]_i_2/O
                         net (fo=4, routed)           1.471    18.476    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_off[1]_162[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I1_O)        0.124    18.600 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___9_i_9__0/O
                         net (fo=1, routed)           1.241    19.841    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg
    SLICE_X30Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.965 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___9_i_2__0/O
                         net (fo=137, routed)         1.610    21.575    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/Mem_DP_reg_66
    SLICE_X47Y69         LUT4 (Prop_lut4_I1_O)        0.124    21.699 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___141/O
                         net (fo=159, routed)         2.358    24.058    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/evict3_out
    SLICE_X91Y79         LUT5 (Prop_lut5_I0_O)        0.117    24.175 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[2][txblock][6]_i_2/O
                         net (fo=1, routed)           0.455    24.630    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q_reg[2][txblock][6]_1
    SLICE_X91Y79         LUT5 (Prop_lut5_I3_O)        0.328    24.958 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[2][txblock][6]_i_1/O
                         net (fo=1, routed)           0.565    25.523    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr_n_247
    SLICE_X91Y79         FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.594    38.449    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X91Y79         FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/C
                         clock pessimism              0.567    39.016    
                         clock uncertainty           -0.089    38.927    
    SLICE_X91Y79         FDCE (Setup_fdce_C_D)       -0.250    38.677    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]
  -------------------------------------------------------------------
                         required time                         38.677    
                         arrival time                         -25.523    
  -------------------------------------------------------------------
                         slack                                 13.154    

Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        26.508ns  (logic 4.099ns (15.463%)  route 22.409ns (84.537%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.707    -0.985    i_ariane/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X62Y84         FDCE                                         r  i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.467 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/Q
                         net (fo=12, routed)          1.252     0.785    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q[1]
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.124     0.909 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/address_tag_q[19]_i_2/O
                         net (fo=5, routed)           2.133     3.042    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][tag_valid]
    SLICE_X62Y61         LUT5 (Prop_lut5_I3_O)        0.146     3.188 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i__i_7/O
                         net (fo=20, routed)          0.990     4.178    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i__i_7_n_0
    SLICE_X60Y69         LUT3 (Prop_lut3_I1_O)        0.357     4.535 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___142_i_151/O
                         net (fo=2, routed)           0.921     5.456    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_tag[1]_163[9]
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.327     5.783 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[7]_i_20/O
                         net (fo=8, routed)           3.158     8.941    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q_reg[0]_i_3_1
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.124     9.065 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[0]_i_7/O
                         net (fo=1, routed)           0.000     9.065    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram_n_5
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.466 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.466    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.694 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_2/CO[2]
                         net (fo=2, routed)           1.178    10.872    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/CO[0]
    SLICE_X17Y46         LUT3 (Prop_lut3_I0_O)        0.313    11.185 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[0]_i_1/O
                         net (fo=4, routed)           0.465    11.650    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q_reg[1][0]
    SLICE_X18Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.774 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_6__3/O
                         net (fo=1, routed)           0.482    12.257    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_6__3_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.381 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_3__0/O
                         net (fo=5, routed)           2.219    14.600    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
    SLICE_X60Y60         LUT5 (Prop_lut5_I1_O)        0.124    14.724 f  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_14/O
                         net (fo=1, routed)           0.280    15.003    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_14_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.127 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_5/O
                         net (fo=1, routed)           0.159    15.286    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_5_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    15.410 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_3/O
                         net (fo=26, routed)          1.471    16.881    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_cache_ex[1][data_gnt]
    SLICE_X60Y82         LUT3 (Prop_lut3_I1_O)        0.124    17.005 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q[3]_i_2/O
                         net (fo=4, routed)           1.471    18.476    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_off[1]_162[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I1_O)        0.124    18.600 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___9_i_9__0/O
                         net (fo=1, routed)           1.241    19.841    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg
    SLICE_X30Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.965 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___9_i_2__0/O
                         net (fo=137, routed)         1.610    21.575    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/Mem_DP_reg_66
    SLICE_X47Y69         LUT4 (Prop_lut4_I1_O)        0.124    21.699 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___141/O
                         net (fo=159, routed)         2.358    24.058    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/evict3_out
    SLICE_X91Y79         LUT5 (Prop_lut5_I0_O)        0.117    24.175 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[2][txblock][6]_i_2/O
                         net (fo=1, routed)           0.455    24.630    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q_reg[2][txblock][6]_1
    SLICE_X91Y79         LUT5 (Prop_lut5_I3_O)        0.328    24.958 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[2][txblock][6]_i_1/O
                         net (fo=1, routed)           0.565    25.523    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr_n_247
    SLICE_X91Y79         FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.594    38.449    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X91Y79         FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/C
                         clock pessimism              0.567    39.016    
                         clock uncertainty           -0.089    38.927    
    SLICE_X91Y79         FDCE (Setup_fdce_C_D)       -0.250    38.677    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]
  -------------------------------------------------------------------
                         required time                         38.677    
                         arrival time                         -25.523    
  -------------------------------------------------------------------
                         slack                                 13.154    

Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        26.508ns  (logic 4.099ns (15.463%)  route 22.409ns (84.537%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.707    -0.985    i_ariane/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X62Y84         FDCE                                         r  i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.467 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/Q
                         net (fo=12, routed)          1.252     0.785    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q[1]
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.124     0.909 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/address_tag_q[19]_i_2/O
                         net (fo=5, routed)           2.133     3.042    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][tag_valid]
    SLICE_X62Y61         LUT5 (Prop_lut5_I3_O)        0.146     3.188 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i__i_7/O
                         net (fo=20, routed)          0.990     4.178    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i__i_7_n_0
    SLICE_X60Y69         LUT3 (Prop_lut3_I1_O)        0.357     4.535 f  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___142_i_151/O
                         net (fo=2, routed)           0.921     5.456    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_tag[1]_163[9]
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.327     5.783 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[7]_i_20/O
                         net (fo=8, routed)           3.158     8.941    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q_reg[0]_i_3_1
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.124     9.065 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[0]_i_7/O
                         net (fo=1, routed)           0.000     9.065    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram_n_5
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.466 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.466    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.694 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_2/CO[2]
                         net (fo=2, routed)           1.178    10.872    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/CO[0]
    SLICE_X17Y46         LUT3 (Prop_lut3_I0_O)        0.313    11.185 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[0]_i_1/O
                         net (fo=4, routed)           0.465    11.650    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q_reg[1][0]
    SLICE_X18Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.774 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_6__3/O
                         net (fo=1, routed)           0.482    12.257    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_6__3_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.381 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_3__0/O
                         net (fo=5, routed)           2.219    14.600    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
    SLICE_X60Y60         LUT5 (Prop_lut5_I1_O)        0.124    14.724 f  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_14/O
                         net (fo=1, routed)           0.280    15.003    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_14_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.127 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_5/O
                         net (fo=1, routed)           0.159    15.286    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_5_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    15.410 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_3/O
                         net (fo=26, routed)          1.471    16.881    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_cache_ex[1][data_gnt]
    SLICE_X60Y82         LUT3 (Prop_lut3_I1_O)        0.124    17.005 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q[3]_i_2/O
                         net (fo=4, routed)           1.471    18.476    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_off[1]_162[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I1_O)        0.124    18.600 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___9_i_9__0/O
                         net (fo=1, routed)           1.241    19.841    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg
    SLICE_X30Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.965 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___9_i_2__0/O
                         net (fo=137, routed)         1.610    21.575    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/Mem_DP_reg_66
    SLICE_X47Y69         LUT4 (Prop_lut4_I1_O)        0.124    21.699 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___141/O
                         net (fo=159, routed)         2.358    24.058    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/evict3_out
    SLICE_X91Y79         LUT5 (Prop_lut5_I0_O)        0.117    24.175 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[2][txblock][6]_i_2/O
                         net (fo=1, routed)           0.455    24.630    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q_reg[2][txblock][6]_1
    SLICE_X91Y79         LUT5 (Prop_lut5_I3_O)        0.328    24.958 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[2][txblock][6]_i_1/O
                         net (fo=1, routed)           0.565    25.523    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr_n_247
    SLICE_X91Y79         FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.594    38.449    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X91Y79         FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/C
                         clock pessimism              0.567    39.016    
                         clock uncertainty           -0.089    38.927    
    SLICE_X91Y79         FDCE (Setup_fdce_C_D)       -0.250    38.677    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]
  -------------------------------------------------------------------
                         required time                         38.677    
                         arrival time                         -25.523    
  -------------------------------------------------------------------
                         slack                                 13.154    

Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        26.508ns  (logic 4.099ns (15.463%)  route 22.409ns (84.537%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.707    -0.985    i_ariane/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X62Y84         FDCE                                         r  i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.467 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/Q
                         net (fo=12, routed)          1.252     0.785    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q[1]
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.124     0.909 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/address_tag_q[19]_i_2/O
                         net (fo=5, routed)           2.133     3.042    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][tag_valid]
    SLICE_X62Y61         LUT5 (Prop_lut5_I3_O)        0.146     3.188 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i__i_7/O
                         net (fo=20, routed)          0.990     4.178    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i__i_7_n_0
    SLICE_X60Y69         LUT3 (Prop_lut3_I1_O)        0.357     4.535 f  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___142_i_151/O
                         net (fo=2, routed)           0.921     5.456    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_tag[1]_163[9]
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.327     5.783 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[7]_i_20/O
                         net (fo=8, routed)           3.158     8.941    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q_reg[0]_i_3_1
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.124     9.065 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[0]_i_7/O
                         net (fo=1, routed)           0.000     9.065    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram_n_5
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.466 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.466    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.694 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_2/CO[2]
                         net (fo=2, routed)           1.178    10.872    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/CO[0]
    SLICE_X17Y46         LUT3 (Prop_lut3_I0_O)        0.313    11.185 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[0]_i_1/O
                         net (fo=4, routed)           0.465    11.650    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q_reg[1][0]
    SLICE_X18Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.774 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_6__3/O
                         net (fo=1, routed)           0.482    12.257    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_6__3_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.381 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_3__0/O
                         net (fo=5, routed)           2.219    14.600    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
    SLICE_X60Y60         LUT5 (Prop_lut5_I1_O)        0.124    14.724 f  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_14/O
                         net (fo=1, routed)           0.280    15.003    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_14_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.127 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_5/O
                         net (fo=1, routed)           0.159    15.286    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_5_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    15.410 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_3/O
                         net (fo=26, routed)          1.471    16.881    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_cache_ex[1][data_gnt]
    SLICE_X60Y82         LUT3 (Prop_lut3_I1_O)        0.124    17.005 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q[3]_i_2/O
                         net (fo=4, routed)           1.471    18.476    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_off[1]_162[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I1_O)        0.124    18.600 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___9_i_9__0/O
                         net (fo=1, routed)           1.241    19.841    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg
    SLICE_X30Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.965 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___9_i_2__0/O
                         net (fo=137, routed)         1.610    21.575    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/Mem_DP_reg_66
    SLICE_X47Y69         LUT4 (Prop_lut4_I1_O)        0.124    21.699 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___141/O
                         net (fo=159, routed)         2.358    24.058    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/evict3_out
    SLICE_X91Y79         LUT5 (Prop_lut5_I0_O)        0.117    24.175 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[2][txblock][6]_i_2/O
                         net (fo=1, routed)           0.455    24.630    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q_reg[2][txblock][6]_1
    SLICE_X91Y79         LUT5 (Prop_lut5_I3_O)        0.328    24.958 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[2][txblock][6]_i_1/O
                         net (fo=1, routed)           0.565    25.523    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr_n_247
    SLICE_X91Y79         FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.594    38.449    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X91Y79         FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/C
                         clock pessimism              0.567    39.016    
                         clock uncertainty           -0.089    38.927    
    SLICE_X91Y79         FDCE (Setup_fdce_C_D)       -0.250    38.677    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]
  -------------------------------------------------------------------
                         required time                         38.677    
                         arrival time                         -25.523    
  -------------------------------------------------------------------
                         slack                                 13.154    

Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        26.508ns  (logic 4.099ns (15.463%)  route 22.409ns (84.537%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.707    -0.985    i_ariane/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X62Y84         FDCE                                         r  i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.467 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/Q
                         net (fo=12, routed)          1.252     0.785    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q[1]
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.124     0.909 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/address_tag_q[19]_i_2/O
                         net (fo=5, routed)           2.133     3.042    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][tag_valid]
    SLICE_X62Y61         LUT5 (Prop_lut5_I3_O)        0.146     3.188 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i__i_7/O
                         net (fo=20, routed)          0.990     4.178    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i__i_7_n_0
    SLICE_X60Y69         LUT3 (Prop_lut3_I1_O)        0.357     4.535 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___142_i_151/O
                         net (fo=2, routed)           0.921     5.456    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_tag[1]_163[9]
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.327     5.783 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[7]_i_20/O
                         net (fo=8, routed)           3.158     8.941    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q_reg[0]_i_3_1
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.124     9.065 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[0]_i_7/O
                         net (fo=1, routed)           0.000     9.065    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram_n_5
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.466 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.466    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.694 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_2/CO[2]
                         net (fo=2, routed)           1.178    10.872    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/CO[0]
    SLICE_X17Y46         LUT3 (Prop_lut3_I0_O)        0.313    11.185 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[0]_i_1/O
                         net (fo=4, routed)           0.465    11.650    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q_reg[1][0]
    SLICE_X18Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.774 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_6__3/O
                         net (fo=1, routed)           0.482    12.257    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_6__3_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.381 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_3__0/O
                         net (fo=5, routed)           2.219    14.600    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
    SLICE_X60Y60         LUT5 (Prop_lut5_I1_O)        0.124    14.724 f  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_14/O
                         net (fo=1, routed)           0.280    15.003    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_14_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.127 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_5/O
                         net (fo=1, routed)           0.159    15.286    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_5_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    15.410 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_3/O
                         net (fo=26, routed)          1.471    16.881    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_cache_ex[1][data_gnt]
    SLICE_X60Y82         LUT3 (Prop_lut3_I1_O)        0.124    17.005 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q[3]_i_2/O
                         net (fo=4, routed)           1.471    18.476    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_off[1]_162[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I1_O)        0.124    18.600 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___9_i_9__0/O
                         net (fo=1, routed)           1.241    19.841    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg
    SLICE_X30Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.965 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___9_i_2__0/O
                         net (fo=137, routed)         1.610    21.575    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/Mem_DP_reg_66
    SLICE_X47Y69         LUT4 (Prop_lut4_I1_O)        0.124    21.699 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___141/O
                         net (fo=159, routed)         2.358    24.058    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/evict3_out
    SLICE_X91Y79         LUT5 (Prop_lut5_I0_O)        0.117    24.175 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[2][txblock][6]_i_2/O
                         net (fo=1, routed)           0.455    24.630    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q_reg[2][txblock][6]_1
    SLICE_X91Y79         LUT5 (Prop_lut5_I3_O)        0.328    24.958 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[2][txblock][6]_i_1/O
                         net (fo=1, routed)           0.565    25.523    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr_n_247
    SLICE_X91Y79         FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.594    38.449    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X91Y79         FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/C
                         clock pessimism              0.567    39.016    
                         clock uncertainty           -0.089    38.927    
    SLICE_X91Y79         FDCE (Setup_fdce_C_D)       -0.250    38.677    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]
  -------------------------------------------------------------------
                         required time                         38.677    
                         arrival time                         -25.523    
  -------------------------------------------------------------------
                         slack                                 13.154    

Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_xlnx_clk_gen rise@40.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        26.508ns  (logic 4.099ns (15.463%)  route 22.409ns (84.537%))
  Logic Levels:           19  (CARRY4=2 LUT3=3 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.707    -0.985    i_ariane/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X62Y84         FDCE                                         r  i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDCE (Prop_fdce_C_Q)         0.518    -0.467 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]/Q
                         net (fo=12, routed)          1.252     0.785    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q[1]
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.124     0.909 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/address_tag_q[19]_i_2/O
                         net (fo=5, routed)           2.133     3.042    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][tag_valid]
    SLICE_X62Y61         LUT5 (Prop_lut5_I3_O)        0.146     3.188 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i__i_7/O
                         net (fo=20, routed)          0.990     4.178    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i__i_7_n_0
    SLICE_X60Y69         LUT3 (Prop_lut3_I1_O)        0.357     4.535 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___142_i_151/O
                         net (fo=2, routed)           0.921     5.456    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_tag[1]_163[9]
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.327     5.783 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[7]_i_20/O
                         net (fo=8, routed)           3.158     8.941    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q_reg[0]_i_3_1
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.124     9.065 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[0]_i_7/O
                         net (fo=1, routed)           0.000     9.065    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram_n_5
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.466 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.466    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.694 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q_reg[0]_i_2/CO[2]
                         net (fo=2, routed)           1.178    10.872    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/CO[0]
    SLICE_X17Y46         LUT3 (Prop_lut3_I0_O)        0.313    11.185 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/genblk1[0].i_ram/rd_hit_oh_q[0]_i_1/O
                         net (fo=4, routed)           0.465    11.650    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q_reg[1][0]
    SLICE_X18Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.774 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_6__3/O
                         net (fo=1, routed)           0.482    12.257    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_6__3_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.381 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[7].i_tag_sram/genblk1[0].i_ram/FSM_sequential_state_q[1]_i_3__0/O
                         net (fo=5, routed)           2.219    14.600    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
    SLICE_X60Y60         LUT5 (Prop_lut5_I1_O)        0.124    14.724 f  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_14/O
                         net (fo=1, routed)           0.280    15.003    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_14_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.127 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_5/O
                         net (fo=1, routed)           0.159    15.286    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_5_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    15.410 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_off_q[3]_i_3/O
                         net (fo=26, routed)          1.471    16.881    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_cache_ex[1][data_gnt]
    SLICE_X60Y82         LUT3 (Prop_lut3_I1_O)        0.124    17.005 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q[3]_i_2/O
                         net (fo=4, routed)           1.471    18.476    i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_off[1]_162[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I1_O)        0.124    18.600 r  i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___9_i_9__0/O
                         net (fo=1, routed)           1.241    19.841    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg
    SLICE_X30Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.965 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___9_i_2__0/O
                         net (fo=137, routed)         1.610    21.575    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/Mem_DP_reg_66
    SLICE_X47Y69         LUT4 (Prop_lut4_I1_O)        0.124    21.699 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___141/O
                         net (fo=159, routed)         2.358    24.058    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/evict3_out
    SLICE_X91Y79         LUT5 (Prop_lut5_I0_O)        0.117    24.175 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q[2][txblock][6]_i_2/O
                         net (fo=1, routed)           0.455    24.630    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q_reg[2][txblock][6]_1
    SLICE_X91Y79         LUT5 (Prop_lut5_I3_O)        0.328    24.958 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/wbuffer_q[2][txblock][6]_i_1/O
                         net (fo=1, routed)           0.565    25.523    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr_n_247
    SLICE_X91Y79         FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22478, routed)       1.594    38.449    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X91Y79         FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]/C
                         clock pessimism              0.567    39.016    
                         clock uncertainty           -0.089    38.927    
    SLICE_X91Y79         FDCE (Setup_fdce_C_D)       -0.250    38.677    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[2][txblock][6]
  -------------------------------------------------------------------
                         required time                         38.677    
                         arrival time                         -25.523    
  -------------------------------------------------------------------
                         slack                                 13.154    




