
WARNING: Default location for XILINX_VIVADO_HLS not found: 
WARNING: Default location for XILINX_HLS not found: 

****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

# package require struct::list
# package require struct::set
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter max_loop_limit 1000000;"
# read_vhdl [glob *.\[vV\]\[hH\]\[dD\]]
# set_property top "toplevel_gen" [current_fileset]
# auto_detect_xpm
# if {[llength [glob -nocomplain *.\[xX\]\[dD\]\[cC\]]] > 0} {
#     set CoreXDCFilesFH [open CoreXDCList.txt r]
#     set xdc_files_xci [split [read $CoreXDCFilesFH] "\n"]
#     close $CoreXDCFilesFH
#     set xdc_files_all [glob *.\[xX\]\[dD\]\[cC\]]
#     set explicit_synthesis_xdc_files {}
#     set explicit_non_synthesis_xdc_files {}
#     set xdc_files_not_from_xci [::struct::set difference $xdc_files_all $xdc_files_xci]
#     set xdc_files_source [::struct::set difference $xdc_files_not_from_xci $explicit_non_synthesis_xdc_files]
#     set xdc_files_source [::struct::set union $explicit_synthesis_xdc_files $xdc_files_source]
#     set xdc_files [read_xdc $xdc_files_source]
#     foreach xdc_file $xdc_files_xci {
#         if {[file exists $xdc_file]} {
#             lappend xdc_files [read_xdc -ref [file rootname $xdc_file] $xdc_file]
#         }
#     }
#     set_property PROCESSING_ORDER {LATE} [get_files $xdc_files]
# }
# read_edif [glob *.\[eE\]\[dD\]\[fFnN\]]
# read_checkpoint "Adder.dcp"
Command: read_checkpoint Adder.dcp
WARNING: [Vivado 12-4167] The checkpoint part 'xc7z020clg400-1' does not match the current project part 'xc7vx485tffg1157-1'.
# set_msg_config -id "Synth 8-3431" -suppress
# synth_design -keep_equivalent_registers -top "toplevel_gen" -part "xc7z020clg400-1" -flatten_hierarchy "full"
Command: synth_design -keep_equivalent_registers -top toplevel_gen -part xc7z020clg400-1 -flatten_hierarchy full
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1832
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1192.793 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/NIFPGA/programs/Vivado2021_1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (67#1) [C:/NIFPGA/programs/Vivado2021_1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/.Xil/Vivado-2080-DESKTOP-HU93AE5/realtime/Adder_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (202#1) [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/.Xil/Vivado-2080-DESKTOP-HU93AE5/realtime/Adder_stub.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1192.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1192.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1192.793 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.431 . Memory (MB): peak = 1192.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/Adder/Adder_in_context.xdc] for cell 'window/theCLIPs/Adder_CLIP0/Adder_x'
Finished Parsing XDC File [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/Adder/Adder_in_context.xdc] for cell 'window/theCLIPs/Adder_CLIP0/Adder_x'
Parsing XDC File [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc]
WARNING: [Vivado 12-180] No cells matched '*Clk40ToInterface/BlkOut.SyncIReset/c1ResetFastLclx*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:150]
WARNING: [Vivado 12-180] No cells matched '*Clk40ToInterface/BlkIn.iPushTogglex*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:151]
WARNING: [Vivado 12-180] No cells matched '*Clk40ToInterface/BlkIn.i*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:152]
WARNING: [Vivado 12-180] No cells matched '*Clk40ToInterface/BlkOut.o*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:153]
WARNING: [Vivado 12-180] No cells matched '*Clk40ToInterface/BlkOut.SyncIReset/c2ResetFe_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:154]
WARNING: [Vivado 12-180] No cells matched '*Clk40ToInterface/Blk*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:155]
WARNING: [Vivado 12-180] No cells matched '*Clk40ToInterface/Blk*_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:156]
WARNING: [Vivado 12-180] No cells matched '*Clk40ToInterface/BlkIn.iPushToggle*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:157]
WARNING: [Vivado 12-180] No cells matched '*Clk40ToInterface/BlkOut.oPushToggle0_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:158]
WARNING: [Vivado 12-180] No cells matched '*Clk40ToInterface/*oPushToggle0_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:159]
WARNING: [Vivado 12-180] No cells matched '*Clk40ToInterface/*oPushToggle1*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:160]
WARNING: [Vivado 12-180] No cells matched '*Clk40ToInterface/*iRdyPushToggle_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:161]
WARNING: [Vivado 12-180] No cells matched '*Clk40ToInterface/*iRdyPushToggle*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:162]
WARNING: [Vivado 12-180] No cells matched '*Clk40ToInterface/BlkOut.SyncIReset*c1*_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:163]
WARNING: [Vivado 12-180] No cells matched '*Clk40ToInterface/BlkOut.SyncIReset*c1*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:164]
WARNING: [Vivado 12-180] No cells matched '*Clk40ToInterface/BlkOut.SyncOReset*c1*_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:165]
WARNING: [Vivado 12-180] No cells matched '*Clk40ToInterface/BlkOut.SyncOReset*c1*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:166]
WARNING: [Vivado 12-180] No cells matched '*Clk40ToInterface/BlkOut.SyncIReset*c2*_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:167]
WARNING: [Vivado 12-180] No cells matched '*Clk40ToInterface/BlkOut.SyncIReset*c2*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:168]
WARNING: [Vivado 12-180] No cells matched '*Clk40ToInterface/BlkOut.SyncOReset*c2*_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:169]
WARNING: [Vivado 12-180] No cells matched '*Clk40ToInterface/BlkOut.SyncOReset*c2*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:170]
WARNING: [Vivado 12-180] No cells matched '*Clk40FromInterface/BlkOut.SyncIReset/c1ResetFastLclx*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:171]
WARNING: [Vivado 12-180] No cells matched '*Clk40FromInterface/BlkIn.iPushTogglex*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:172]
WARNING: [Vivado 12-180] No cells matched '*Clk40FromInterface/BlkIn.i*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:173]
WARNING: [Vivado 12-180] No cells matched '*Clk40FromInterface/BlkOut.o*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:174]
WARNING: [Vivado 12-180] No cells matched '*Clk40FromInterface/BlkOut.SyncIReset/c2ResetFe_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:175]
WARNING: [Vivado 12-180] No cells matched '*Clk40FromInterface/Blk*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:176]
WARNING: [Vivado 12-180] No cells matched '*Clk40FromInterface/Blk*_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:177]
WARNING: [Vivado 12-180] No cells matched '*Clk40FromInterface/BlkIn.iPushToggle*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:178]
WARNING: [Vivado 12-180] No cells matched '*Clk40FromInterface/BlkOut.oPushToggle0_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:179]
WARNING: [Vivado 12-180] No cells matched '*Clk40FromInterface/*oPushToggle0_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:180]
WARNING: [Vivado 12-180] No cells matched '*Clk40FromInterface/*oPushToggle1*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:181]
WARNING: [Vivado 12-180] No cells matched '*Clk40FromInterface/*iRdyPushToggle_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:182]
WARNING: [Vivado 12-180] No cells matched '*Clk40FromInterface/*iRdyPushToggle*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:183]
WARNING: [Vivado 12-180] No cells matched '*Clk40FromInterface/BlkOut.SyncIReset*c1*_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:184]
WARNING: [Vivado 12-180] No cells matched '*Clk40FromInterface/BlkOut.SyncIReset*c1*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:185]
WARNING: [Vivado 12-180] No cells matched '*Clk40FromInterface/BlkOut.SyncOReset*c1*_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:186]
WARNING: [Vivado 12-180] No cells matched '*Clk40FromInterface/BlkOut.SyncOReset*c1*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:187]
WARNING: [Vivado 12-180] No cells matched '*Clk40FromInterface/BlkOut.SyncIReset*c2*_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:188]
WARNING: [Vivado 12-180] No cells matched '*Clk40FromInterface/BlkOut.SyncIReset*c2*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:189]
WARNING: [Vivado 12-180] No cells matched '*Clk40FromInterface/BlkOut.SyncOReset*c2*_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:190]
WARNING: [Vivado 12-180] No cells matched '*Clk40FromInterface/BlkOut.SyncOReset*c2*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:191]
WARNING: [Vivado 12-180] No cells matched '*n_bushold/*ShiftRegister/SyncBusReset/*iHoldSigInx/*FDCPEx'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:192]
WARNING: [Vivado 12-180] No cells matched '*n_bushold/*ShiftRegister/SyncBusReset/*oHoldSigIn_msx/*FDCPEx'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:193]
WARNING: [Vivado 12-180] No cells matched '*n_bushold/*ShiftRegister/SyncBusReset/*oLocalSigOutx/*FDCPEx'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:194]
WARNING: [Vivado 12-180] No cells matched '*n_bushold/*ShiftRegister/SyncBusReset/*iSigOut_msx/*FDCPEx'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:195]
WARNING: [Vivado 12-180] No cells matched '*n_bushold/*ShiftRegister/SyncBusReset/*oLocalSigOutCEx/*FDCPEx'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:196]
WARNING: [Vivado 12-180] No cells matched '*DmaPortCommIfcIrqInterfacex/DoubleSyncSLx*iDlySigx/*FDCPEx'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:197]
WARNING: [Vivado 12-180] No cells matched '*DmaPortCommIfcIrqInterfacex/DoubleSyncSLx*DoubleSyncAsyncInBasex/oSig_msx/*FDCPEx'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:198]
WARNING: [Vivado 12-180] No cells matched '*DmaPortCommIfcLvFpgaIrq*bIpIrq_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:199]
WARNING: [Vivado 12-180] No cells matched '*DmaPortCommIfcLvFpgaIrq*bIpIrq*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:200]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*BusClkToReliableClkHS/BlkOut.SyncIReset/c1ResetFastLclx*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:201]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*BusClkToReliableClkHS/BlkIn.iPushTogglex*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:202]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*BusClkToReliableClkHS/BlkIn.i*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:203]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*BusClkToReliableClkHS/BlkOut.o*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:204]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*BusClkToReliableClkHS/BlkOut.SyncIReset/c2ResetFe_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:205]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*BusClkToReliableClkHS/Blk*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:206]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*BusClkToReliableClkHS/Blk*_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:207]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*BusClkToReliableClkHS/BlkIn.iPushToggle*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:208]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*BusClkToReliableClkHS/BlkOut.oPushToggle0_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:209]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*BusClkToReliableClkHS/*oPushToggle0_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:210]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*BusClkToReliableClkHS/*oPushToggle1*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:211]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*BusClkToReliableClkHS/*iRdyPushToggle_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:212]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*BusClkToReliableClkHS/*iRdyPushToggle*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:213]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*BusClkToReliableClkHS/BlkOut.SyncIReset*c1*_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:214]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*BusClkToReliableClkHS/BlkOut.SyncIReset*c1*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:215]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*BusClkToReliableClkHS/BlkOut.SyncOReset*c1*_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:216]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*BusClkToReliableClkHS/BlkOut.SyncOReset*c1*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:217]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*BusClkToReliableClkHS/BlkOut.SyncIReset*c2*_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:218]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*BusClkToReliableClkHS/BlkOut.SyncIReset*c2*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:219]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*BusClkToReliableClkHS/BlkOut.SyncOReset*c2*_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:220]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*BusClkToReliableClkHS/BlkOut.SyncOReset*c2*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:221]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*rEnableIn*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:222]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*tEnableIn_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:223]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*rEnableClear*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:224]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*tEnableClear_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:225]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*bEnableIn_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:226]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*bEnableClear_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:227]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*rDerivedClkLostLock*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:228]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*bDerivedClkLostLock_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:229]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*rGatedClkStartupErr*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:230]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*bGatedClkStartupErr_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:231]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*rEnableDeassertionErr*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:232]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*bEnableDeassertionErr_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:233]
WARNING: [Vivado 12-180] No cells matched '*DiagramResetx*rDiagramResetAssertionErr*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:234]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*bDiagramResetAssertionErr_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:235]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*tDiagramEnableOutReg*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:236]
WARNING: [Vivado 12-180] No cells matched '*ViControlx*bEnableOut_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:237]
WARNING: [Vivado 12-180] No cells matched '*DiagramResetx*BusClkToReliableClkHS/BlkOut.SyncIReset/c1ResetFastLclx*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:238]
WARNING: [Vivado 12-180] No cells matched '*DiagramResetx*BusClkToReliableClkHS/BlkIn.iPushTogglex*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:239]
WARNING: [Vivado 12-180] No cells matched '*DiagramResetx*BusClkToReliableClkHS/BlkIn.i*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:240]
WARNING: [Vivado 12-180] No cells matched '*DiagramResetx*BusClkToReliableClkHS/BlkOut.o*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:241]
WARNING: [Vivado 12-180] No cells matched '*DiagramResetx*BusClkToReliableClkHS/BlkOut.SyncIReset/c2ResetFe_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:242]
WARNING: [Vivado 12-180] No cells matched '*DiagramResetx*BusClkToReliableClkHS/Blk*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:243]
WARNING: [Vivado 12-180] No cells matched '*DiagramResetx*BusClkToReliableClkHS/Blk*_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:244]
WARNING: [Vivado 12-180] No cells matched '*DiagramResetx*BusClkToReliableClkHS/BlkIn.iPushToggle*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:245]
WARNING: [Vivado 12-180] No cells matched '*DiagramResetx*BusClkToReliableClkHS/BlkOut.oPushToggle0_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:246]
WARNING: [Vivado 12-180] No cells matched '*DiagramResetx*BusClkToReliableClkHS/*oPushToggle0_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:247]
WARNING: [Vivado 12-180] No cells matched '*DiagramResetx*BusClkToReliableClkHS/*oPushToggle1*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:248]
WARNING: [Vivado 12-180] No cells matched '*DiagramResetx*BusClkToReliableClkHS/*iRdyPushToggle_ms*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:249]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:249]
WARNING: [Vivado 12-507] No nets matched '*DiagramResetx*aDiagramResetLoc*'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:344]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'ToplevelClkVirt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:392]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:421]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:424]
WARNING: [Vivado 12-508] No pins matched 'nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_iic_0/U0/X_IIC/FILTER_I/*_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:472]
WARNING: [Vivado 12-508] No pins matched 'nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_iic_0/U0/X_IIC/*/C'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:478]
WARNING: [Vivado 12-508] No pins matched 'window/theVI/axi_iic_0*_ms_reg*/D'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:478]
INFO: [Timing 38-2] Deriving generated clocks [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:525]
Finished Parsing XDC File [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/toplevel_gen_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_gen_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplevel_gen_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1294.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  FDCE_1 => FDCE (inverted pins: C): 12 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1294.137 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1294.137 ; gain = 101.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1294.137 ; gain = 101.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IOB = TRUE for aCom1Tx_n. (constraint file  C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc, line 377).
Applied set_property IOB = TRUE for aCom2Tx_n. (constraint file  C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc, line 377).
Applied set_property IOB = TRUE for aCom1Rx_n. (constraint file  C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc, line 377).
Applied set_property IOB = TRUE for aCom2Rx_n. (constraint file  C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc, line 377).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1294.137 ; gain = 101.344
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cLedShiftRegState_reg' in module 'LedShiftReg'
INFO: [Synth 8-802] inferred FSM for state register 'bArbitrationState_reg' in module 'DmaPortCommIfcInputArbiter'
INFO: [Synth 8-802] inferred FSM for state register 'bArbitrationState_reg' in module 'DmaPortCommIfcOutputArbiter'
INFO: [Synth 8-802] inferred FSM for state register 'cShifterState_reg' in module 'NiUartTX'
INFO: [Synth 8-802] inferred FSM for state register 'cShifterState_reg' in module 'NiUartRX'
INFO: [Synth 8-802] inferred FSM for state register 'cState_reg' in module 'MyRioEnableChainSM'
INFO: [Synth 8-802] inferred FSM for state register 'cState_reg' in module 'MyRioAiLowCostConvertStateMachine'
INFO: [Synth 8-802] inferred FSM for state register 'cState_reg' in module 'MyRioSpiMaster'
INFO: [Synth 8-802] inferred FSM for state register 'cState_reg' in module 'MyRioAoEnableChainHandler'
INFO: [Synth 8-802] inferred FSM for state register 'cState_reg' in module 'MyRioAoConvertStateMachine'
INFO: [Synth 8-802] inferred FSM for state register 'cState_reg' in module 'MyRioSpiMaster__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'cState_reg' in module 'MyRioAoSpiMaster'
INFO: [Synth 8-802] inferred FSM for state register 'cState_reg' in module 'MyRioAoSpiMaster__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'ClockDomainCrossing.bPushEnState_reg' in module 'SafeBusCrossing'
INFO: [Synth 8-802] inferred FSM for state register 'EnableInBlk.rEnableInState_reg' in module 'ViControl'
INFO: [Synth 8-802] inferred FSM for state register 'ClockDomainCrossing.bPushEnState_reg' in module 'SafeBusCrossing__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'DiagramResetFSM.rDiagramResetState_reg' in module 'DiagramReset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                srclklow |                            00001 |                              000
               srclkhigh |                            00010 |                              001
                 rclklow |                            00100 |                              011
                rclkhigh |                            01000 |                              010
                rclklow2 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cLedShiftRegState_reg' using encoding 'one-hot' in module 'LedShiftReg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
         emergencyaccess |                              010 |                               01
            normalaccess |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bArbitrationState_reg' using encoding 'one-hot' in module 'DmaPortCommIfcInputArbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
         emergencyaccess |                              010 |                               01
            normalaccess |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bArbitrationState_reg' using encoding 'one-hot' in module 'DmaPortCommIfcOutputArbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          wait_for_start |                           000100 |                              000
                txen_dly |                           100000 |                              001
              shift_char |                           000010 |                              010
              parity_bit |                           010000 |                              011
               stop_bit1 |                           001000 |                              100
               stop_bit2 |                           000001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cShifterState_reg' using encoding 'one-hot' in module 'NiUartTX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          wait_for_start |                              000 |                              000
            verify_start |                              001 |                              001
                shift_en |                              010 |                              010
               ck_parity |                              011 |                              011
           wait_for_stop |                              100 |                              100
           wait_for_mark |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cShifterState_reg' using encoding 'sequential' in module 'NiUartRX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 running |                               01 |                               01
                 cleared |                               10 |                               10
                    done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cState_reg' using encoding 'sequential' in module 'MyRioEnableChainSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             acquireidle |                              000 |                              000
waitonecyclefornextchannel |                              001 |                              001
    checkpipelinechannel |                              010 |                              010
          flushpipeline1 |                              011 |                              011
          flushpipeline2 |                              100 |                              100
                 acquire |                              101 |                              101
        startspitransfer |                              110 |                              110
waitforchanneltocomplete |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cState_reg' using encoding 'sequential' in module 'MyRioAiLowCostConvertStateMachine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
            clknotactive |                             0010 |                               01
               clkactive |                             0100 |                               10
     spidatatransferdone |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cState_reg' using encoding 'one-hot' in module 'MyRioSpiMaster'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     aoinitdacstocalzero |                               00 |                               00
                    idle |                               01 |                               01
               aorunning |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cState_reg' using encoding 'sequential' in module 'MyRioAoEnableChainHandler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
waitbeforenextconversion |                              001 |                              001
                 convert |                              010 |                              010
determineiftherearemorechannels |                              011 |                              011
waitforfinalchanneltocomplete |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cState_reg' using encoding 'sequential' in module 'MyRioAoConvertStateMachine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            clknotactive |                               01 |                               01
               clkactive |                               10 |                               10
     spidatatransferdone |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cState_reg' using encoding 'sequential' in module 'MyRioSpiMaster__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        begininitroutine |                              000 |                              000
         sendinstruction |                              001 |                              010
           senddataupper |                              010 |                              011
           senddatalower |                              011 |                              100
    waitforspicompletion |                              100 |                              101
                    idle |                              101 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cState_reg' using encoding 'sequential' in module 'MyRioAoSpiMaster'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        begininitroutine |                              000 |                              000
         sendinstruction |                              001 |                              010
           senddataupper |                              010 |                              011
           senddatalower |                              011 |                              100
    waitforspicompletion |                              100 |                              101
                    idle |                              101 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cState_reg' using encoding 'sequential' in module 'MyRioAoSpiMaster__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 assert1 |                               01 |                               01
                 assert2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ClockDomainCrossing.bPushEnState_reg' using encoding 'sequential' in module 'SafeBusCrossing'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                              000
      enableindeasserted |                             0010 |                              001
 waituntilcomponentsinit |                             0100 |                              011
        enableinasserted |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'EnableInBlk.rEnableInState_reg' using encoding 'one-hot' in module 'ViControl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 assert1 |                               01 |                               01
                 assert2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ClockDomainCrossing.bPushEnState_reg' using encoding 'sequential' in module 'SafeBusCrossing__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000000001 |                             0000
waitforexternalcircuittoinit |                        000000010 |                             0001
waitforbaseclkstobecomevalid |                        000000100 |                             0010
waitforgatedbaseclkstobecomevalid |                        000001000 |                             0100
waitfordervclkstobecomevalid |                        000010000 |                             0101
waitforresetassertionduration |                        000100000 |                             0110
waitfordiagrstdeasrtpropdly |                        001000000 |                             0111
waitforhosttoassertdiagrst |                        010000000 |                             1000
waituntilderivedfromexternalshutdown |                        100000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'DiagramResetFSM.rDiagramResetState_reg' using encoding 'one-hot' in module 'DiagramReset'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1294.137 ; gain = 101.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1294.137 ; gain = 101.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1294.137 ; gain = 101.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1294.137 ; gain = 101.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance Com1RS232UART/NiUartx/U_TxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Com2RS232UART/NiUartx/U_TxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Com2RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1294.137 ; gain = 101.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4163] Replicating register \window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[7]  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1294.137 ; gain = 101.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1294.137 ; gain = 101.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1294.137 ; gain = 101.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |InchwormWithAxiBimNetlist |         1|
|2     |LabviewAxiCompleter       |         1|
|3     |Adder                     |         1|
|4     |nirioSystemTopRoboRio     |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |Adder                          |     1|
|2     |InchwormWithAxiBimNetlist_bbox |     1|
|3     |LabviewAxiCompleter_bbox       |     1|
|4     |nirioSystemTopRoboRio_bbox     |     1|
|5     |BUFG                           |     7|
|6     |CARRY4                         |    93|
|7     |LUT1                           |    49|
|8     |LUT2                           |   436|
|9     |LUT3                           |   332|
|10    |LUT4                           |   492|
|11    |LUT5                           |   266|
|12    |LUT6                           |   576|
|13    |MMCME2_ADV                     |     1|
|14    |RAMB18E1                       |     4|
|15    |FDCE                           |  1439|
|17    |FDPE                           |   153|
|18    |FDRE                           |    85|
|19    |FDSE                           |     1|
|20    |IBUF                           |    11|
|21    |IOBUF                          |     2|
|22    |OBUF                           |    34|
|23    |OBUFT                          |    10|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1294.137 ; gain = 101.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 1294.137 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1294.137 ; gain = 101.344
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [./InchwormWithAxiBimNetlist.edf]
Finished Parsing EDIF File [./InchwormWithAxiBimNetlist.edf]
Parsing EDIF File [./LabviewAxiCompleter.edf]
Finished Parsing EDIF File [./LabviewAxiCompleter.edf]
Parsing EDIF File [./nirioSystemTopRoboRio.edf]
Finished Parsing EDIF File [./nirioSystemTopRoboRio.edf]
INFO: [Project 1-454] Reading design checkpoint 'C:/NIFPGA/jobs/S6hh16F_C3T82Ds/Adder.dcp' for cell 'window/theCLIPs/Adder_CLIP0/Adder_x'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 1294.137 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 996 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:6]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:6]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:7]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:7]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:9]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:9]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:12]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:12]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:14]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:14]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:18]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:18]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:19]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:19]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:20]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:20]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:25]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:25]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:26]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:26]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:27]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:27]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot place regular IO on system monitor or XADC site [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:57]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot place regular IO on system monitor or XADC site [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:58]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:72]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:72]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:104]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:104]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:114]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:114]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:133]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:133]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:134]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:134]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:135]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:135]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:136]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:136]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:137]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:137]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:138]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:138]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:265]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:266]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:267]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:268]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:269]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:270]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:272]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:273]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:274]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:275]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:276]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:277]
WARNING: [Vivado 12-2489] -delay contains time 74.242501 which will be rounded to 74.243 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:278]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells *n_bushold/*ShiftRegister/SyncBusReset/*oLocalSigOutx/*FDCPEx -filter IS_SEQUENTIAL==true]'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:279]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-2489] -delay contains time 74.242501 which will be rounded to 74.243 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:280]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:282]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:284]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:285]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:286]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:287]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:288]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:289]
WARNING: [Vivado 12-2489] -delay contains time 24.747500 which will be rounded to 24.748 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:292]
WARNING: [Vivado 12-2489] -delay contains time 24.747500 which will be rounded to 24.748 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:293]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells *ViControlx*rDerivedClkLostLock* -filter IS_SEQUENTIAL==true]'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:294]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells *ViControlx*rGatedClkStartupErr* -filter IS_SEQUENTIAL==true]'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:295]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells *ViControlx*rEnableDeassertionErr* -filter IS_SEQUENTIAL==true]'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:296]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells *DiagramResetx*rDiagramResetAssertionErr* -filter IS_SEQUENTIAL==true]'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:297]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells *ViControlx*tDiagramEnableOutReg* -filter IS_SEQUENTIAL==true]'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:298]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:300]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:301]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:302]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:303]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:304]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:305]
WARNING: [Vivado 12-2489] -delay contains time 24.747500 which will be rounded to 24.748 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:307]
WARNING: [Vivado 12-2489] -delay contains time 24.747500 which will be rounded to 24.748 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:316]
WARNING: [Vivado 12-2489] -delay contains time 24.747500 which will be rounded to 24.748 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:317]
WARNING: [Vivado 12-2489] -delay contains time 24.747500 which will be rounded to 24.748 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:318]
WARNING: [Vivado 12-2489] -delay contains time 24.747500 which will be rounded to 24.748 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:319]
WARNING: [Vivado 12-2489] -delay contains time 24.747500 which will be rounded to 24.748 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:320]
WARNING: [Vivado 12-2489] -delay contains time 24.747500 which will be rounded to 24.748 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:321]
WARNING: [Vivado 12-2489] -delay contains time 24.747500 which will be rounded to 24.748 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:322]
WARNING: [Vivado 12-2489] -delay contains time 24.747500 which will be rounded to 24.748 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:323]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:378]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'ToplevelClkVirt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:392]
WARNING: [Vivado 12-508] No pins matched 'window/theVI/axi_iic_0*_ms_reg*/D'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:478]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [get_pins window/theVI/axi_iic_0*_ms_reg*/D]'. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:478]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-2] Deriving generated clocks [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:525]
Finished Parsing XDC File [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance window/theVI/Adder_cEn_dout/DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance window/theVI/Adder_dataInA_dout/DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance window/theVI/Adder_dataInA_dout/DoRegister.SyncRegisterVector[1].SyncRegisterRising.cSyncRegister has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance window/theVI/Adder_dataInA_dout/DoRegister.SyncRegisterVector[2].SyncRegisterRising.cSyncRegister has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance window/theVI/Adder_dataInA_dout/DoRegister.SyncRegisterVector[3].SyncRegisterRising.cSyncRegister has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance window/theVI/Adder_dataInA_dout/DoRegister.SyncRegisterVector[4].SyncRegisterRising.cSyncRegister has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance window/theVI/Adder_dataInA_dout/DoRegister.SyncRegisterVector[5].SyncRegisterRising.cSyncRegister has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance window/theVI/Adder_dataInA_dout/DoRegister.SyncRegisterVector[6].SyncRegisterRising.cSyncRegister has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance window/theVI/Adder_dataInB_dout/DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance window/theVI/Adder_dataInB_dout/DoRegister.SyncRegisterVector[1].SyncRegisterRising.cSyncRegister has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance window/theVI/Adder_dataInB_dout/DoRegister.SyncRegisterVector[2].SyncRegisterRising.cSyncRegister has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance window/theVI/Adder_dataInB_dout/DoRegister.SyncRegisterVector[3].SyncRegisterRising.cSyncRegister has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance window/theVI/Adder_dataInB_dout/DoRegister.SyncRegisterVector[4].SyncRegisterRising.cSyncRegister has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance window/theVI/Adder_dataInB_dout/DoRegister.SyncRegisterVector[5].SyncRegisterRising.cSyncRegister has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance window/theVI/Adder_dataInB_dout/DoRegister.SyncRegisterVector[6].SyncRegisterRising.cSyncRegister has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[6] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[1] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[2] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[3] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[4] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[5] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[7] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1765.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 572 instances were transformed.
  FDCE_1 => FDCE (inverted pins: C): 6 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 30 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 185 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 349 instances

Synth Design complete, checksum: 12c164f6
INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 209 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 1765.375 ; gain = 572.582
# report_utilization -file "toplevel_gen_xst.xrpt" -format xml
# report_timing_summary -setup -max_paths 100 -slack_lesser_than 0 -file "toplevel_gen_xst.twr"
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'ToplevelClkVirt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:392]
INFO: [Timing 38-35] Done setting XDC timing constraints.
# write_checkpoint -force "workerCheckpoints/synth_design.dcp"
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1765.375 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/NIFPGA/jobs/S6hh16F_C3T82Ds/workerCheckpoints/synth_design.dcp' has been generated.
# package require struct::list
# package require struct::set
# opt_design -directive "Default"
Command: opt_design -directive Default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Default
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.837 . Memory (MB): peak = 1765.375 ; gain = 0.000

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1216a35e8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1765.375 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1116693fb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.868 . Memory (MB): peak = 1823.914 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 20 cells and removed 41 cells
INFO: [Opt 31-1021] In phase Retarget, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14a4a85af

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.989 . Memory (MB): peak = 1823.914 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 118 cells
INFO: [Opt 31-1021] In phase Constant propagation, 106 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15b4cfe74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1823.914 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2267 cells
INFO: [Opt 31-1021] In phase Sweep, 41 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15b4cfe74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1823.914 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 169598a57

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1823.914 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Shift Register Optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15b4cfe74

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1823.914 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              20  |              41  |                                             55  |
|  Constant propagation         |               2  |             118  |                                            106  |
|  Sweep                        |               0  |            2267  |                                             41  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              1  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1823.914 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11bc5f980

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1823.914 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-203] Number of nets are not same before and after processing of findDistanceFromSourceAndDest. Before: 0 After: 9
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'ToplevelClkVirt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:392]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 14
Ending PowerOpt Patch Enables Task | Checksum: 11bc5f980

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1871.715 ; gain = 0.000
Ending Power Optimization Task | Checksum: 11bc5f980

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1871.715 ; gain = 47.801

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11bc5f980

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1871.715 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1871.715 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 11bc5f980

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1871.715 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1871.715 ; gain = 106.340
# write_checkpoint -force "workerCheckpoints/opt_design.dcp"
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1871.715 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/NIFPGA/jobs/S6hh16F_C3T82Ds/workerCheckpoints/opt_design.dcp' has been generated.
# package require struct::list
# package require struct::set
# set_param general.maxThreads "2"
# if { [catch {place_design -directive "Default"} error_message options] } {
#     report_utilization -file "toplevel_gen_map.xrpt" -format xml
#     return -options $options $error_message
# }
Command: place_design -directive Default
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'ToplevelClkVirt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:392]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[0]_8[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[0]_inferred_i_31.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[1]_0[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[1]_inferred_i_31.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[2]_1[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[2]_inferred_i_31.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[3]_2[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[3]_inferred_i_31.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[4]_3[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[4]_inferred_i_31.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[5]_4[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[5]_inferred_i_31.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[6]_5[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[6]_inferred_i_31.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[7]_6[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[7]_inferred_i_31.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[8]_7[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[8]_inferred_i_31.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRARDADDR[10] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/Q[6]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bRamWtAddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRARDADDR[11] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/Q[7]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bRamWtAddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRARDADDR[12] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/Q[8]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bRamWtAddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRARDADDR[13] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/Q[9]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bRamWtAddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRARDADDR[14] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/Q[10]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bRamWtAddr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRARDADDR[4] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/Q[0]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bRamWtAddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRARDADDR[5] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/Q[1]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bRamWtAddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRARDADDR[6] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/Q[2]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bRamWtAddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRARDADDR[7] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/Q[3]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bRamWtAddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRARDADDR[8] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/Q[4]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bRamWtAddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRARDADDR[9] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/Q[5]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bRamWtAddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRBWRADDR[11] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/oAddr[7]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/ProcessSm.bCommandChannel_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRBWRADDR[12] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/oAddr[8]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/ProcessSm.bCommandChannel_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRBWRADDR[13] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/oAddr[9]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/ProcessSm.bCommandChannel_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRBWRADDR[14] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/oAddr[10]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/ProcessSm.bCommandChannel_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRBWRADDR[5] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/oAddr[1]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/ProcessSm.bLinkRdOffset_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRBWRADDR[6] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/oAddr[2]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/ProcessSm.bLinkRdOffset_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRBWRADDR[7] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/oAddr[3]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/ProcessSm.bLinkRdOffset_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRBWRADDR[8] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/oAddr[4]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/ProcessSm.bLinkRdOffset_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRBWRADDR[9] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/oAddr[5]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/ProcessSm.bLinkRdOffset_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemWtAddr[6]) which is driven by a register (Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/SingleClkFifoFlagsx/BlkAddr.cWAddrx/GenFlops[6].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[4] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemWtAddr[0]) which is driven by a register (Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/SingleClkFifoFlagsx/BlkAddr.cWAddrx/GenFlops[0].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[5] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemWtAddr[1]) which is driven by a register (Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/SingleClkFifoFlagsx/BlkAddr.cWAddrx/GenFlops[1].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[6] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemWtAddr[2]) which is driven by a register (Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/SingleClkFifoFlagsx/BlkAddr.cWAddrx/GenFlops[2].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[7] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemWtAddr[3]) which is driven by a register (Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/SingleClkFifoFlagsx/BlkAddr.cWAddrx/GenFlops[3].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[8] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemWtAddr[4]) which is driven by a register (Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/SingleClkFifoFlagsx/BlkAddr.cWAddrx/GenFlops[4].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[9] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemWtAddr[5]) which is driven by a register (Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/SingleClkFifoFlagsx/BlkAddr.cWAddrx/GenFlops[5].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (Com1RS232UART/NiUartx/NiUartRegx/cDLAB_Lcl_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (Com1RS232UART/NiUartx/NiUartRegx/cFIFO_Enable_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (Com1RS232UART/NiUartx/NiUartRegx/cRxFifoResetLcl_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (UARTAxiToRegPortInt/xAccessAddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (UARTAxiToRegPortInt/xAccessAddr_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (UARTAxiToRegPortInt/xAccessAddr_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (UARTAxiToRegPortInt/xAccessAddr_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (UARTAxiToRegPortInt/xAccessAddr_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (UARTAxiToRegPortInt/xAccessAddr_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (UARTAxiToRegPortInt/xAccessAddr_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (UARTAxiToRegPortInt/xAccessAddr_reg[20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (UARTAxiToRegPortInt/xAccessAddr_reg[22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (UARTAxiToRegPortInt/xRegPortIn_reg[Rd]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 51 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Default' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1871.715 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11173c747

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1871.715 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1871.715 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'window/theVI/Adder_dataInA_dout/DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'window/theVI/Adder_dataInA_dout/DoRegister.SyncRegisterVector[1].SyncRegisterRising.cSyncRegister'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'window/theVI/Adder_dataInA_dout/DoRegister.SyncRegisterVector[2].SyncRegisterRising.cSyncRegister'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'window/theVI/Adder_dataInA_dout/DoRegister.SyncRegisterVector[3].SyncRegisterRising.cSyncRegister'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'window/theVI/Adder_dataInA_dout/DoRegister.SyncRegisterVector[4].SyncRegisterRising.cSyncRegister'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'window/theVI/Adder_dataInA_dout/DoRegister.SyncRegisterVector[5].SyncRegisterRising.cSyncRegister'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'window/theVI/Adder_dataInA_dout/DoRegister.SyncRegisterVector[6].SyncRegisterRising.cSyncRegister'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'window/theVI/Adder_dataInB_dout/DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'window/theVI/Adder_dataInB_dout/DoRegister.SyncRegisterVector[1].SyncRegisterRising.cSyncRegister'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'window/theVI/Adder_dataInB_dout/DoRegister.SyncRegisterVector[2].SyncRegisterRising.cSyncRegister'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'window/theVI/Adder_dataInB_dout/DoRegister.SyncRegisterVector[3].SyncRegisterRising.cSyncRegister'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'window/theVI/Adder_dataInB_dout/DoRegister.SyncRegisterVector[4].SyncRegisterRising.cSyncRegister'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'window/theVI/Adder_dataInB_dout/DoRegister.SyncRegisterVector[5].SyncRegisterRising.cSyncRegister'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'window/theVI/Adder_dataInB_dout/DoRegister.SyncRegisterVector[6].SyncRegisterRising.cSyncRegister'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[0]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[1]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[2]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[3]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[4]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[5]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[6]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[7]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fa139f5b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1871.715 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1061218ad

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1871.715 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1061218ad

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1871.715 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1061218ad

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1871.715 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: bbbbab72

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1871.715 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 9df3c3c8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1871.715 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 9df3c3c8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1871.715 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 432 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 180 nets or LUTs. Breaked 0 LUT, combined 180 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1871.715 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            180  |                   180  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            180  |                   180  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 22f3017ce

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1871.715 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1aa6f36ea

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1871.715 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1aa6f36ea

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1871.715 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 28424e411

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1871.715 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ca4f94aa

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1871.715 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b9cedf26

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1871.715 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16b0426a3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1871.715 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12d3817ba

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1871.715 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1aa4190ec

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1871.715 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 225072edd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1871.715 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 225072edd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1871.715 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'ToplevelClkVirt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/NIFPGA/jobs/S6hh16F_C3T82Ds/toplevel_gen.xdc:392]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17b346a24

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.547 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1038e3a93

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.667 . Memory (MB): peak = 1871.715 ; gain = 0.000
INFO: [Place 46-33] Processed net InchwormWithAxiBimx/axmReset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioATSHA204ParseResponsex/AR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net window/to_StdLogic, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: cdc765b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1871.715 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 17b346a24

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1871.715 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.547. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1abf4179e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1871.715 ; gain = 0.000

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1871.715 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1abf4179e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1871.715 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1abf4179e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1871.715 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1abf4179e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1871.715 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1abf4179e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1871.715 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1871.715 ; gain = 0.000

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1871.715 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b59cda70

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1871.715 ; gain = 0.000
Ending Placer Task | Checksum: cd1df64d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1871.715 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 51 Warnings, 22 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1871.715 ; gain = 0.000
# report_timing -sort_by group -setup -hold -file "toplevel_gen_preroute.twr"
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type min_max -sort_by group.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
# set report_name "toplevel_gen_preroute.twx"
# proc fair_compare {x operator y} {
#     if {!([string is double -strict $x] && [string is double -strict $y])} {return 0}
#     set x_double [expr [string is int $x] ? double($x) : $x]
#     set y_double [expr [string is int $y] ? double($y) : $y]
#     set x_precision [expr [string length $x_double] - [string first "." $x_double] - 1]
#     set y_precision [expr [string length $y_double] - [string first "." $y_double] - 1]
#     set min_precision [expr min($x_precision, $y_precision)]
#     return [expr [format "%.${min_precision}f" $x] $operator [format "%.${min_precision}f" $y]]
# }        
# set clock_table [dict create]
# set clocks [get_clocks]
# set timing_paths [get_timing_paths -quiet -sort_by group] 
# foreach path $timing_paths {
#     set name [get_property GROUP $path]
#     puts "Analyzing clock $name"
#     set requirement [get_property REQUIREMENT $path]
#     set slack [get_property SLACK $path]
#     set index [lsearch $clocks $name]
#     set min_period -1
#     if {$index >= 0} {
#         set clock [lindex $clocks $index]
#         set period [get_property PERIOD $clock]
#         if {[string is double -strict $period] && [string is double -strict $requirement]} {
#             if {[fair_compare $period < $requirement]} {
# # Skip insane case
#             } elseif {$slack >= 0} {
#                 set min_period 0
#             } elseif {[fair_compare $period == $requirement]} {
#                 set min_period [expr $period - $slack]
#             } else {
# # Path requirement is less than clock period, search for full path
#                 set nworst 1024
#                 set pattern [format "%.3f*" $period]
#                 set sub_paths [get_timing_paths -quiet -from [get_clocks $name] -to [get_clocks $name] -nworst $nworst -filter [format {REQUIREMENT =~ "%s"} $pattern]]
#                 if {[llength $sub_paths] > 0} {
#                     set sub_path [lindex $sub_paths 0]
#                     set slack [get_property SLACK $sub_path]
#                     set min_period [expr $period - $slack]
#                 }
#             }
#         }
#         if {$min_period >= 0} {
#             set ts_name [get_property SOURCE_PINS $clock]
#             if {$min_period > $period} {
#                 dict set clock_table $ts_name $min_period
#             } else {
#                 dict set clock_table $ts_name {PASS}
#             }
#         }
#     } else {
# # Couldn't find clock
#     }
# }
Analyzing clock EthRmiiRefClk
Analyzing clock ToplevelClkVirt
Analyzing clock PsUartClk
Analyzing clock nirioShiftClk40by180x/Clk40Shifted
Analyzing clock Clk40
Analyzing clock **default**
Analyzing clock EthRmiiTxClk
Analyzing clock EthRmiiRxClk
Analyzing clock **async_default**
# set rows [list]
# dict for {ts_name min_period} $clock_table {
#     if {$min_period eq {PASS}} {
#         lappend rows [format "%s:%s;" $ts_name $min_period]
#     } else {
#         lappend rows [format "%s:%.3f;" $ts_name $min_period]
#     }
# }
# set report [join $rows ""]
# set FH [open $report_name w]
# puts -nonewline $FH $report
# close $FH
# namespace eval ::NationalInstruments {}
# proc ::NationalInstruments::xquote string {
#     join [string map "' &apos; \\\" &quot; < &lt; > &gt; & &amp;" $string]
# }
# proc ::NationalInstruments::get_delay {startpoint endpoint use_min_delay use_slow_corner} {
#     set timing_arcs [get_timing_arcs -from $startpoint -to $endpoint]
#     if {$use_min_delay} {
#         set delay_type MIN
#     } else {
#         set delay_type MAX
#     }
#     if {$use_slow_corner} {
#         set process_corner SLOW
#     } else {
#         set process_corner FAST
#     }
# 
#     foreach timing_arc $timing_arcs {
#         set rise_delay [get_property DELAY_${process_corner}_${delay_type}_RISE $timing_arc]
#         set fall_delay [get_property DELAY_${process_corner}_${delay_type}_FALL $timing_arc]
#         if {$use_min_delay} {
#             lappend timing_arc_delays [expr min($rise_delay, $fall_delay)]
#         } else {
#             lappend timing_arc_delays [expr max($rise_delay, $fall_delay)]
#         }
#     }
# 
#     set delay [lindex $timing_arc_delays 0]
#     foreach timing_arc_delay [lrange $timing_arc_delays 1 end] {
#         if {$use_min_delay} {
#             set delay [expr min($delay, $timing_arc_delay)]
#         } else {
#             set delay [expr max($delay, $timing_arc_delay)]
#         }
#     }
# 
#     return $delay
# }
# proc ::NationalInstruments::get_fanout net {
#     return [expr [get_property FLAT_PIN_COUNT $net]-1]
# }
# proc ::NationalInstruments::is_min_delay timing_path {
#     set delay_type [get_property DELAY_TYPE $timing_path]
#     return [string equal -nocase $delay_type "min"]
# }
# proc ::NationalInstruments::is_slow_corner timing_path {
#     set process_corner [get_property CORNER $timing_path]
#     return [string equal -nocase $process_corner "Slow"]
# }
# proc ::NationalInstruments::is_port pin {
#     return [string equal -nocase [get_property CLASS $pin] "port"]
# }
# proc ::NationalInstruments::is_pin pin {
#     return [string equal -nocase [get_property CLASS $pin] "pin"] 
# }
# proc ::NationalInstruments::is_output pin {
#     return [expr {[get_property DIRECTION $pin] == "OUT"}]
# }
# proc ::NationalInstruments::report_path_element {type site name delay max_fanout is_net} {
#     set report "<PathElement>"
#     append report "<Type>[xquote $type]</Type>"
#     append report "<Site>[xquote $site]</Site>"
#     append report "<Name>[xquote $name]</Name>"
#     append report "<Delay>[xquote $delay]</Delay>"
#     if {$is_net} {
#         append report "<MaxFanout>[xquote $max_fanout]</MaxFanout>" 
#     }
#     append report "</PathElement>"
#     return $report
# }
# proc ::NationalInstruments::get_input_port_report_and_delays {input_port first_pin first_net use_min_delay use_slow_corner} {
#     set site [get_property PACKAGE_PIN $input_port]
#     set logic_pin_name [get_property NAME $input_port]
#     append logic_pin_name " (input port)"
#     set logic_delay 0
#     set report [report_path_element "input" $site $logic_pin_name $logic_delay {} false]
# 
#     set net_name [get_property NAME $first_net]
#     set max_fanout [get_fanout $first_net]
#     set net_delay [get_delay $input_port $first_pin $use_min_delay $use_slow_corner]
#     append report [report_path_element "net" $site $net_name $net_delay $max_fanout true]
#     return [list $report $logic_delay $net_delay]
# }
# proc ::NationalInstruments::get_output_port_report_and_delays {output_port input_pin_of_last_cell output_pin_of_last_cell last_net last_cell use_min_delay use_slow_corner} {
#     set site [get_property PACKAGE_PIN $output_port]
#     set logic_type [get_property REF_NAME $last_cell]
#     set logic_pin_name [get_property NAME $output_pin_of_last_cell]
#     set logic_delay [get_delay $input_pin_of_last_cell $output_pin_of_last_cell $use_min_delay $use_slow_corner]
#     set report [report_path_element $logic_type $site $logic_pin_name $logic_delay {} false]
# 
#     set net_name [get_property NAME $last_net]
#     set max_fanout [get_fanout $last_net]
#     set net_delay [get_delay $output_pin_of_last_cell $output_port $use_min_delay $use_slow_corner]
#     append report [report_path_element "net" $site $net_name $net_delay $max_fanout true]
#     return [list $report $logic_delay $net_delay]
# }
# proc ::NationalInstruments::get_logic_delay_report {cell start_pin end_pin use_min_delay use_slow_corner} {
#     set logic_type [get_property REF_NAME $cell]
#     set site [get_property LOC $cell]
#     set output_pin_name [get_property NAME $end_pin]
#     set logic_delay [get_delay $start_pin $end_pin $use_min_delay $use_slow_corner]
#     set report [report_path_element $logic_type $site $output_pin_name $logic_delay {} false]
#     return [list $report $logic_delay]
# }
# proc ::NationalInstruments::get_net_delay_report {net cell start_pin end_pin use_min_delay use_slow_corner} {
#     set site [get_property LOC $cell]
#     set net_delay [get_delay $start_pin $end_pin $use_min_delay $use_slow_corner]
#     set net_name [get_property NAME $net]
# # Calculate fanout the hard way
#     set max_fanout [get_fanout $net]
#     set report [report_path_element "net" $site $net_name $net_delay $max_fanout true]
#     return [list $report $net_delay]
# }
# proc ::NationalInstruments::get_delay_report_leading_path {leading_path_type startpoint_pin pins nets cells use_min_delay use_slow_corner} {
#     if {$leading_path_type == "from_port"} {
#         return [get_input_port_report_and_delays $startpoint_pin [lindex $pins 0] [lindex $nets 0] $use_min_delay $use_slow_corner]
#     } elseif {$leading_path_type == "from_cell_output"} {
#         lassign [get_net_delay_report [lindex $nets 0] [lindex $cells 0] [lindex $pins 0] [lindex $pins 1] $use_min_delay $use_slow_corner] net_delay_report net_delay
#         return [list $net_delay_report 0 $net_delay]
#     }
#     return [list "" 0 0]
# }
# proc ::NationalInstruments::get_delay_report_trailing_path {trailing_path_type endpoint_pin pins nets cells use_min_delay use_slow_corner} {
#     if {$trailing_path_type == "to_port"} {
#         return [get_output_port_report_and_delays $endpoint_pin [lindex $pins end-1] [lindex $pins end] [lindex $nets end] [lindex $cells end] $use_min_delay $use_slow_corner]
#     } else {
# # Add last cell as path element if the end point is not a port
#         set last_pin_name [get_property NAME [lindex $pins end]]
#         set last_logic_type [get_property REF_NAME [lindex $cells end]]
#         set last_logic_site [get_property LOC [lindex $cells end]]
#         append report [report_path_element $last_logic_type $last_logic_site $last_pin_name "0" {} false]
#         return [list $report 0 0]
#     }
# }
# proc ::NationalInstruments::get_internal_path_pins_nets_cells {leading_path_type trailing_path_type startpoint_pin pins nets cells} {
#     set internal_path_pins $pins
#     set internal_path_nets $nets
#     set internal_path_cells [lrange $cells 0 end-1]
#     if {$leading_path_type == "from_port"} {
#         set internal_path_pins $pins
#         set internal_path_nets [lrange $nets 1 end]
#     } elseif {$leading_path_type == "from_cell_output"} {
#         set internal_path_pins [lrange $pins 1 end]
#         set internal_path_nets [lrange $nets 1 end]
#         set internal_path_cells [lrange $internal_path_cells 1 end]
#     } else {
#         set internal_path_pins [linsert $pins 0 $startpoint_pin]
#     }
# 
#     if {$trailing_path_type == "to_port"} {
#         set internal_path_pins [lrange $internal_path_pins 0 end-1]
#         set internal_path_nets [lrange $internal_path_nets 0 end-1]
#     }
# 
#     return [list $internal_path_pins $internal_path_nets $internal_path_cells]
# }
# proc ::NationalInstruments::get_internal_path_report_and_delays {pins nets cells use_min_delay use_slow_corner} {
#     set total_logic_delay 0
#     set total_net_delay 0
#     set previous_net_pin [lindex $pins 0]
#     set report ""
# # Here is an assumption: pins, nets, cells are in the same order along with timing path
#     foreach {logic_pin net_pin} [lrange $pins 1 end] net $nets cell $cells {
# # Grab two pins at a time. The delay to the first pin should be 
# # through a cell (logic delay), while the delay to the second pin should be 
# # through a net (net delay).
#         lassign [get_logic_delay_report $cell $previous_net_pin $logic_pin $use_min_delay $use_slow_corner] logic_delay_report logic_delay
#         lassign [get_net_delay_report $net $cell $logic_pin $net_pin $use_min_delay $use_slow_corner] net_delay_report net_delay
#         append report $logic_delay_report $net_delay_report
#         
#         set total_logic_delay [expr $total_logic_delay + $logic_delay]
#         set total_net_delay [expr $total_net_delay + $net_delay]
#         set previous_net_pin $net_pin
#     }
#     return [list $report $total_logic_delay $total_net_delay]
# }
# proc ::NationalInstruments::report_path_elements timing_path {
#     set startpoint_pin [get_property STARTPOINT_PIN $timing_path]
#     set endpoint_pin [get_property ENDPOINT_PIN $timing_path]
#     set report "<StartPointPin>[xquote $startpoint_pin]</StartPointPin>"
#     append report "<EndPointPin>[xquote $endpoint_pin]</EndPointPin>"
# 
# # Following are objects along with timing path
#     set pins [get_pins -of_objects $timing_path -filter {IS_LEAF}]
# # Here is an assumption: The wire that passes into hierarchy share the same net.
#     set nets [get_nets -of_objects $timing_path]
#     set cells [get_cells -of_objects $timing_path -filter {IS_PRIMITIVE}]
#     if {[llength $cells] == 0} {
#         append report "<Warning>No cell found. Ignore this path.</Warning>"
#         puts "Warning: No cell found. Ignore this path."
#         return $report
#     }
#     set use_min_delay [is_min_delay $timing_path]
#     set use_slow_corner [is_slow_corner $timing_path]
#     set total_logic_delay 0
#     set total_net_delay 0
# 
# # The timing path includes three parts: leading path, internal path and trailing path.
# # If the timing path starts from a port, the leading path is from input port to the input pin of the first cell
# # If the timing path starts from an output pin, the leading path is from the output pin of the first cell to the input pin of the second cell.
# # Otherwise, the leading path contains nothing.
# # If the timing path ends with a port, the trailing path is from the input pin of last cell to output port.
# # Otherwise, the trailing path only contains the last cell.
# # Everything else belongs to the internal path. The internal path consists of multiple segments and one extra pin on the tail. 
# # Each segment consists of one cell, two pins and one net. The two pins are the input pin (net pin) and output pin (logic pin) of the cell along the timing path. 
# # The net connects to the logic pin.
# # The segment structure is: 
# # net pin -> cell -> logic pin -> net
# # The internal path structure is
# # segment 1 -> segment 2 -> ... -> segment n -> the end pin of the last net
#     set leading_path_type "none"
#     if {[is_pin $startpoint_pin] && [is_output $startpoint_pin]} {
#         set leading_path_type "from_cell_output"
#     } elseif {[is_port $startpoint_pin]} {
#         set leading_path_type "from_port"
#     }
#     set trailing_path_type "none"
#     if {[is_port $endpoint_pin]} {
#         set trailing_path_type "to_port"
#     }
#     set return_value [get_delay_report_leading_path $leading_path_type $startpoint_pin $pins $nets $cells $use_min_delay $use_slow_corner]
#     lassign $return_value leading_path_report logic_delay net_delay
#     set total_logic_delay [expr $total_logic_delay + $logic_delay]
#     set total_net_delay [expr $total_net_delay + $net_delay]
# 
#     set return_value [get_delay_report_trailing_path $trailing_path_type $endpoint_pin $pins $nets $cells $use_min_delay $use_slow_corner]
#     lassign $return_value trailing_path_report logic_delay net_delay
#     set total_logic_delay [expr $total_logic_delay + $logic_delay]
#     set total_net_delay [expr $total_net_delay + $net_delay]
# 
#     set return_value [get_internal_path_pins_nets_cells $leading_path_type $trailing_path_type $startpoint_pin $pins $nets $cells]
#     lassign $return_value internal_path_pins internal_path_nets internal_path_cells
# 
#     if {[llength $internal_path_nets] != [llength $internal_path_cells] || [llength $internal_path_pins] != 2 * [llength $internal_path_cells] + 1} {
#         append report "<Warning>The count of nets, cells and pins do not match. Ignore this path.</Warning>"
#         puts "Warning: The count of nets, cells and pins do not match. Ignore this path."
#         return $report
#     }
# 
#     lassign [get_internal_path_report_and_delays $internal_path_pins $internal_path_nets $internal_path_cells $use_min_delay $use_slow_corner] internal_path_report logic_delay net_delay
#     set total_logic_delay [expr $total_logic_delay + $logic_delay]
#     set total_net_delay [expr $total_net_delay + $net_delay]
# 
#     append report "<PathElements>"
#     append report $leading_path_report
#     append report $internal_path_report
#     append report $trailing_path_report
#     append report "</PathElements>"
#     set total_delay [get_property DATAPATH_DELAY $timing_path]
#     append report "<TotalDelay>[xquote $total_delay]</TotalDelay>"
#     append report "<TotalLogicDelay>[xquote [format "%.3f" $total_logic_delay]]</TotalLogicDelay>"
#     append report "<TotalRouteDelay>[xquote [format "%.3f" $total_net_delay]]</TotalRouteDelay>"
#     return $report
# }
# proc ::NationalInstruments::report_timing_xml {xml_file hide_hold_path} {
#     if {$hide_hold_path} {
#         set timing_paths [get_timing_paths -quiet -setup -sort_by group -slack_lesser_than 0.0]
#     } else {
#         set timing_paths [get_timing_paths -quiet -setup -hold -sort_by group -slack_lesser_than 0.0]
#     }
# 
#     if { [catch {set content [::NationalInstruments::get_timing_xml $timing_paths]} error_message] } {
#         puts $error_message
#         set content "<Error />"
#     }
#     
#     set fp [open $xml_file w]
#     puts -nonewline $fp $content
#     close $fp
# }
# proc ::NationalInstruments::get_timing_xml {timing_paths} {
# # Report header
#     set report {<?xml version="1.0" encoding="utf-8"?>}
#     append report "<ConstrainedPaths>"
#     foreach timing_path $timing_paths {
# # Path info
#         set requirement [get_property REQUIREMENT $timing_path]
#         set negative_slack [expr -[get_property SLACK $timing_path]]
#         append report "<ConstrainedPath>"
#         append report "<Requirement>[xquote $requirement]</Requirement>"
#         append report "<NegativeSlack>[xquote $negative_slack]</NegativeSlack>"
#         if {[llength [list_property $timing_path UNCERTAINTY]] > 0} {
#             set uncertainty [get_property UNCERTAINTY $timing_path]
#             append report "<ClockUncertainty>[xquote $uncertainty]</ClockUncertainty>"
#         }        
#         append report [report_path_elements $timing_path]
#         append report "</ConstrainedPath>"
#     }
#     append report "</ConstrainedPaths>"
#     return $report
# }
# ::NationalInstruments::report_timing_xml "toplevel_gen_preroute.xtwr" "false"
# report_utilization -file "toplevel_gen_map.xrpt" -format xml
# write_checkpoint -force "workerCheckpoints/place_design.dcp"
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.866 . Memory (MB): peak = 1871.715 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/NIFPGA/jobs/S6hh16F_C3T82Ds/workerCheckpoints/place_design.dcp' has been generated.
# package require struct::list
# package require struct::set
# phys_opt_design -directive "Default"
Command: phys_opt_design -directive Default
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Default
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force "workerCheckpoints/phys_opt_design.dcp"
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.925 . Memory (MB): peak = 1871.715 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/NIFPGA/jobs/S6hh16F_C3T82Ds/workerCheckpoints/phys_opt_design.dcp' has been generated.
# package require struct::list
# package require struct::set
# write_xdc -constraints invalid "unapplied_constraints.xdc"
# set_param general.maxThreads "2"
# route_design -directive "Default"
Command: route_design -directive Default
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[0]_8[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[0]_inferred_i_31.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[1]_0[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[1]_inferred_i_31.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[2]_1[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[2]_inferred_i_31.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[3]_2[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[3]_inferred_i_31.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[4]_3[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[4]_inferred_i_31.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[5]_4[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[5]_inferred_i_31.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[6]_5[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[6]_inferred_i_31.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[7]_6[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[7]_inferred_i_31.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[8]_7[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[8]_inferred_i_31.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register window/theVI/Adder_dataInA_dout/DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register window/theVI/Adder_dataInA_dout/DoRegister.SyncRegisterVector[1].SyncRegisterRising.cSyncRegister. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register window/theVI/Adder_dataInA_dout/DoRegister.SyncRegisterVector[2].SyncRegisterRising.cSyncRegister. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register window/theVI/Adder_dataInA_dout/DoRegister.SyncRegisterVector[3].SyncRegisterRising.cSyncRegister. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register window/theVI/Adder_dataInA_dout/DoRegister.SyncRegisterVector[4].SyncRegisterRising.cSyncRegister. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register window/theVI/Adder_dataInA_dout/DoRegister.SyncRegisterVector[5].SyncRegisterRising.cSyncRegister. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register window/theVI/Adder_dataInA_dout/DoRegister.SyncRegisterVector[6].SyncRegisterRising.cSyncRegister. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register window/theVI/Adder_dataInB_dout/DoRegister.SyncRegisterVector[0].SyncRegisterRising.cSyncRegister. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register window/theVI/Adder_dataInB_dout/DoRegister.SyncRegisterVector[1].SyncRegisterRising.cSyncRegister. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register window/theVI/Adder_dataInB_dout/DoRegister.SyncRegisterVector[2].SyncRegisterRising.cSyncRegister. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register window/theVI/Adder_dataInB_dout/DoRegister.SyncRegisterVector[3].SyncRegisterRising.cSyncRegister. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register window/theVI/Adder_dataInB_dout/DoRegister.SyncRegisterVector[4].SyncRegisterRising.cSyncRegister. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register window/theVI/Adder_dataInB_dout/DoRegister.SyncRegisterVector[5].SyncRegisterRising.cSyncRegister. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register window/theVI/Adder_dataInB_dout/DoRegister.SyncRegisterVector[6].SyncRegisterRising.cSyncRegister. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[1]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[2]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[3]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[4]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[5]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[6]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register window/theVI/Adder_dataOut_din/cFirstRegister_ms_reg[7]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 31 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 81f861ca ConstDB: 0 ShapeSum: 4b259483 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f4faa47a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1914.090 ; gain = 42.375
Post Restoration Checksum: NetGraph: a87124f1 NumContArr: 4c897f89 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f4faa47a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1914.090 ; gain = 42.375

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f4faa47a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1920.543 ; gain = 48.828

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f4faa47a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1920.543 ; gain = 48.828
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 234d2aa6c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1946.551 ; gain = 74.836
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.920  | TNS=0.000  | WHS=-2.280 | THS=-435.120|

Phase 2 Router Initialization | Checksum: 194280b24

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1946.758 ; gain = 75.043

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0132546 %
  Global Horizontal Routing Utilization  = 0.000422583 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 16160
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 16158
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 194280b24

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1946.758 ; gain = 75.043
Phase 3 Initial Routing | Checksum: 187808e64

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1948.125 ; gain = 76.410

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1971
 Number of Nodes with overlaps = 159
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.920  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1944841ad

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1948.125 ; gain = 76.410

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.920  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 115ce2085

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1948.125 ; gain = 76.410
Phase 4 Rip-up And Reroute | Checksum: 115ce2085

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1948.125 ; gain = 76.410

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 115ce2085

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1948.125 ; gain = 76.410

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 115ce2085

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1948.125 ; gain = 76.410
Phase 5 Delay and Skew Optimization | Checksum: 115ce2085

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1948.125 ; gain = 76.410

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: cff46e84

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1948.125 ; gain = 76.410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.920  | TNS=0.000  | WHS=-1.255 | THS=-4.633 |

Phase 6.1 Hold Fix Iter | Checksum: 238ef3bd9

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1948.125 ; gain = 76.410
Phase 6 Post Hold Fix | Checksum: 20ffe75c7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1948.125 ; gain = 76.410

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.3264 %
  Global Horizontal Routing Utilization  = 4.17351 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1583a7650

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1948.125 ; gain = 76.410

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1583a7650

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1948.125 ; gain = 76.410

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 147d4b3d9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1948.125 ; gain = 76.410

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 14b7a8759

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1948.125 ; gain = 76.410
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.920  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14b7a8759

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1948.125 ; gain = 76.410
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1948.125 ; gain = 76.410

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 1948.125 ; gain = 76.410
# report_timing -sort_by group -setup -hold -file "toplevel_gen.twr"
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type min_max -sort_by group.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
# report_pulse_width -file "toplevel_gen.pwrpt"
# set report_name "toplevel_gen.twx"
# proc fair_compare {x operator y} {
#     if {!([string is double -strict $x] && [string is double -strict $y])} {return 0}
#     set x_double [expr [string is int $x] ? double($x) : $x]
#     set y_double [expr [string is int $y] ? double($y) : $y]
#     set x_precision [expr [string length $x_double] - [string first "." $x_double] - 1]
#     set y_precision [expr [string length $y_double] - [string first "." $y_double] - 1]
#     set min_precision [expr min($x_precision, $y_precision)]
#     return [expr [format "%.${min_precision}f" $x] $operator [format "%.${min_precision}f" $y]]
# }        
# set clock_table [dict create]
# set clocks [get_clocks]
# set timing_paths [get_timing_paths -quiet -sort_by group] 
# foreach path $timing_paths {
#     set name [get_property GROUP $path]
#     puts "Analyzing clock $name"
#     set requirement [get_property REQUIREMENT $path]
#     set slack [get_property SLACK $path]
#     set index [lsearch $clocks $name]
#     set min_period -1
#     if {$index >= 0} {
#         set clock [lindex $clocks $index]
#         set period [get_property PERIOD $clock]
#         if {[string is double -strict $period] && [string is double -strict $requirement]} {
#             if {[fair_compare $period < $requirement]} {
# # Skip insane case
#             } elseif {$slack >= 0} {
#                 set min_period 0
#             } elseif {[fair_compare $period == $requirement]} {
#                 set min_period [expr $period - $slack]
#             } else {
# # Path requirement is less than clock period, search for full path
#                 set nworst 1024
#                 set pattern [format "%.3f*" $period]
#                 set sub_paths [get_timing_paths -quiet -from [get_clocks $name] -to [get_clocks $name] -nworst $nworst -filter [format {REQUIREMENT =~ "%s"} $pattern]]
#                 if {[llength $sub_paths] > 0} {
#                     set sub_path [lindex $sub_paths 0]
#                     set slack [get_property SLACK $sub_path]
#                     set min_period [expr $period - $slack]
#                 }
#             }
#         }
#         if {$min_period >= 0} {
#             set ts_name [get_property SOURCE_PINS $clock]
#             if {$min_period > $period} {
#                 dict set clock_table $ts_name $min_period
#             } else {
#                 dict set clock_table $ts_name {PASS}
#             }
#         }
#     } else {
# # Couldn't find clock
#     }
# }
Analyzing clock EthRmiiRefClk
Analyzing clock ToplevelClkVirt
Analyzing clock **async_default**
Analyzing clock PsUartClk
Analyzing clock nirioShiftClk40by180x/Clk40Shifted
Analyzing clock Clk40
Analyzing clock **default**
Analyzing clock EthRmiiRxClk
Analyzing clock EthRmiiTxClk
# set rows [list]
# dict for {ts_name min_period} $clock_table {
#     if {$min_period eq {PASS}} {
#         lappend rows [format "%s:%s;" $ts_name $min_period]
#     } else {
#         lappend rows [format "%s:%.3f;" $ts_name $min_period]
#     }
# }
# set report [join $rows ""]
# set FH [open $report_name w]
# puts -nonewline $FH $report
# close $FH
# namespace eval ::NationalInstruments {}
# proc ::NationalInstruments::xquote string {
#     join [string map "' &apos; \\\" &quot; < &lt; > &gt; & &amp;" $string]
# }
# proc ::NationalInstruments::get_delay {startpoint endpoint use_min_delay use_slow_corner} {
#     set timing_arcs [get_timing_arcs -from $startpoint -to $endpoint]
#     if {$use_min_delay} {
#         set delay_type MIN
#     } else {
#         set delay_type MAX
#     }
#     if {$use_slow_corner} {
#         set process_corner SLOW
#     } else {
#         set process_corner FAST
#     }
# 
#     foreach timing_arc $timing_arcs {
#         set rise_delay [get_property DELAY_${process_corner}_${delay_type}_RISE $timing_arc]
#         set fall_delay [get_property DELAY_${process_corner}_${delay_type}_FALL $timing_arc]
#         if {$use_min_delay} {
#             lappend timing_arc_delays [expr min($rise_delay, $fall_delay)]
#         } else {
#             lappend timing_arc_delays [expr max($rise_delay, $fall_delay)]
#         }
#     }
# 
#     set delay [lindex $timing_arc_delays 0]
#     foreach timing_arc_delay [lrange $timing_arc_delays 1 end] {
#         if {$use_min_delay} {
#             set delay [expr min($delay, $timing_arc_delay)]
#         } else {
#             set delay [expr max($delay, $timing_arc_delay)]
#         }
#     }
# 
#     return $delay
# }
# proc ::NationalInstruments::get_fanout net {
#     return [expr [get_property FLAT_PIN_COUNT $net]-1]
# }
# proc ::NationalInstruments::is_min_delay timing_path {
#     set delay_type [get_property DELAY_TYPE $timing_path]
#     return [string equal -nocase $delay_type "min"]
# }
# proc ::NationalInstruments::is_slow_corner timing_path {
#     set process_corner [get_property CORNER $timing_path]
#     return [string equal -nocase $process_corner "Slow"]
# }
# proc ::NationalInstruments::is_port pin {
#     return [string equal -nocase [get_property CLASS $pin] "port"]
# }
# proc ::NationalInstruments::is_pin pin {
#     return [string equal -nocase [get_property CLASS $pin] "pin"] 
# }
# proc ::NationalInstruments::is_output pin {
#     return [expr {[get_property DIRECTION $pin] == "OUT"}]
# }
# proc ::NationalInstruments::report_path_element {type site name delay max_fanout is_net} {
#     set report "<PathElement>"
#     append report "<Type>[xquote $type]</Type>"
#     append report "<Site>[xquote $site]</Site>"
#     append report "<Name>[xquote $name]</Name>"
#     append report "<Delay>[xquote $delay]</Delay>"
#     if {$is_net} {
#         append report "<MaxFanout>[xquote $max_fanout]</MaxFanout>" 
#     }
#     append report "</PathElement>"
#     return $report
# }
# proc ::NationalInstruments::get_input_port_report_and_delays {input_port first_pin first_net use_min_delay use_slow_corner} {
#     set site [get_property PACKAGE_PIN $input_port]
#     set logic_pin_name [get_property NAME $input_port]
#     append logic_pin_name " (input port)"
#     set logic_delay 0
#     set report [report_path_element "input" $site $logic_pin_name $logic_delay {} false]
# 
#     set net_name [get_property NAME $first_net]
#     set max_fanout [get_fanout $first_net]
#     set net_delay [get_delay $input_port $first_pin $use_min_delay $use_slow_corner]
#     append report [report_path_element "net" $site $net_name $net_delay $max_fanout true]
#     return [list $report $logic_delay $net_delay]
# }
# proc ::NationalInstruments::get_output_port_report_and_delays {output_port input_pin_of_last_cell output_pin_of_last_cell last_net last_cell use_min_delay use_slow_corner} {
#     set site [get_property PACKAGE_PIN $output_port]
#     set logic_type [get_property REF_NAME $last_cell]
#     set logic_pin_name [get_property NAME $output_pin_of_last_cell]
#     set logic_delay [get_delay $input_pin_of_last_cell $output_pin_of_last_cell $use_min_delay $use_slow_corner]
#     set report [report_path_element $logic_type $site $logic_pin_name $logic_delay {} false]
# 
#     set net_name [get_property NAME $last_net]
#     set max_fanout [get_fanout $last_net]
#     set net_delay [get_delay $output_pin_of_last_cell $output_port $use_min_delay $use_slow_corner]
#     append report [report_path_element "net" $site $net_name $net_delay $max_fanout true]
#     return [list $report $logic_delay $net_delay]
# }
# proc ::NationalInstruments::get_logic_delay_report {cell start_pin end_pin use_min_delay use_slow_corner} {
#     set logic_type [get_property REF_NAME $cell]
#     set site [get_property LOC $cell]
#     set output_pin_name [get_property NAME $end_pin]
#     set logic_delay [get_delay $start_pin $end_pin $use_min_delay $use_slow_corner]
#     set report [report_path_element $logic_type $site $output_pin_name $logic_delay {} false]
#     return [list $report $logic_delay]
# }
# proc ::NationalInstruments::get_net_delay_report {net cell start_pin end_pin use_min_delay use_slow_corner} {
#     set site [get_property LOC $cell]
#     set net_delay [get_delay $start_pin $end_pin $use_min_delay $use_slow_corner]
#     set net_name [get_property NAME $net]
# # Calculate fanout the hard way
#     set max_fanout [get_fanout $net]
#     set report [report_path_element "net" $site $net_name $net_delay $max_fanout true]
#     return [list $report $net_delay]
# }
# proc ::NationalInstruments::get_delay_report_leading_path {leading_path_type startpoint_pin pins nets cells use_min_delay use_slow_corner} {
#     if {$leading_path_type == "from_port"} {
#         return [get_input_port_report_and_delays $startpoint_pin [lindex $pins 0] [lindex $nets 0] $use_min_delay $use_slow_corner]
#     } elseif {$leading_path_type == "from_cell_output"} {
#         lassign [get_net_delay_report [lindex $nets 0] [lindex $cells 0] [lindex $pins 0] [lindex $pins 1] $use_min_delay $use_slow_corner] net_delay_report net_delay
#         return [list $net_delay_report 0 $net_delay]
#     }
#     return [list "" 0 0]
# }
# proc ::NationalInstruments::get_delay_report_trailing_path {trailing_path_type endpoint_pin pins nets cells use_min_delay use_slow_corner} {
#     if {$trailing_path_type == "to_port"} {
#         return [get_output_port_report_and_delays $endpoint_pin [lindex $pins end-1] [lindex $pins end] [lindex $nets end] [lindex $cells end] $use_min_delay $use_slow_corner]
#     } else {
# # Add last cell as path element if the end point is not a port
#         set last_pin_name [get_property NAME [lindex $pins end]]
#         set last_logic_type [get_property REF_NAME [lindex $cells end]]
#         set last_logic_site [get_property LOC [lindex $cells end]]
#         append report [report_path_element $last_logic_type $last_logic_site $last_pin_name "0" {} false]
#         return [list $report 0 0]
#     }
# }
# proc ::NationalInstruments::get_internal_path_pins_nets_cells {leading_path_type trailing_path_type startpoint_pin pins nets cells} {
#     set internal_path_pins $pins
#     set internal_path_nets $nets
#     set internal_path_cells [lrange $cells 0 end-1]
#     if {$leading_path_type == "from_port"} {
#         set internal_path_pins $pins
#         set internal_path_nets [lrange $nets 1 end]
#     } elseif {$leading_path_type == "from_cell_output"} {
#         set internal_path_pins [lrange $pins 1 end]
#         set internal_path_nets [lrange $nets 1 end]
#         set internal_path_cells [lrange $internal_path_cells 1 end]
#     } else {
#         set internal_path_pins [linsert $pins 0 $startpoint_pin]
#     }
# 
#     if {$trailing_path_type == "to_port"} {
#         set internal_path_pins [lrange $internal_path_pins 0 end-1]
#         set internal_path_nets [lrange $internal_path_nets 0 end-1]
#     }
# 
#     return [list $internal_path_pins $internal_path_nets $internal_path_cells]
# }
# proc ::NationalInstruments::get_internal_path_report_and_delays {pins nets cells use_min_delay use_slow_corner} {
#     set total_logic_delay 0
#     set total_net_delay 0
#     set previous_net_pin [lindex $pins 0]
#     set report ""
# # Here is an assumption: pins, nets, cells are in the same order along with timing path
#     foreach {logic_pin net_pin} [lrange $pins 1 end] net $nets cell $cells {
# # Grab two pins at a time. The delay to the first pin should be 
# # through a cell (logic delay), while the delay to the second pin should be 
# # through a net (net delay).
#         lassign [get_logic_delay_report $cell $previous_net_pin $logic_pin $use_min_delay $use_slow_corner] logic_delay_report logic_delay
#         lassign [get_net_delay_report $net $cell $logic_pin $net_pin $use_min_delay $use_slow_corner] net_delay_report net_delay
#         append report $logic_delay_report $net_delay_report
#         
#         set total_logic_delay [expr $total_logic_delay + $logic_delay]
#         set total_net_delay [expr $total_net_delay + $net_delay]
#         set previous_net_pin $net_pin
#     }
#     return [list $report $total_logic_delay $total_net_delay]
# }
# proc ::NationalInstruments::report_path_elements timing_path {
#     set startpoint_pin [get_property STARTPOINT_PIN $timing_path]
#     set endpoint_pin [get_property ENDPOINT_PIN $timing_path]
#     set report "<StartPointPin>[xquote $startpoint_pin]</StartPointPin>"
#     append report "<EndPointPin>[xquote $endpoint_pin]</EndPointPin>"
# 
# # Following are objects along with timing path
#     set pins [get_pins -of_objects $timing_path -filter {IS_LEAF}]
# # Here is an assumption: The wire that passes into hierarchy share the same net.
#     set nets [get_nets -of_objects $timing_path]
#     set cells [get_cells -of_objects $timing_path -filter {IS_PRIMITIVE}]
#     if {[llength $cells] == 0} {
#         append report "<Warning>No cell found. Ignore this path.</Warning>"
#         puts "Warning: No cell found. Ignore this path."
#         return $report
#     }
#     set use_min_delay [is_min_delay $timing_path]
#     set use_slow_corner [is_slow_corner $timing_path]
#     set total_logic_delay 0
#     set total_net_delay 0
# 
# # The timing path includes three parts: leading path, internal path and trailing path.
# # If the timing path starts from a port, the leading path is from input port to the input pin of the first cell
# # If the timing path starts from an output pin, the leading path is from the output pin of the first cell to the input pin of the second cell.
# # Otherwise, the leading path contains nothing.
# # If the timing path ends with a port, the trailing path is from the input pin of last cell to output port.
# # Otherwise, the trailing path only contains the last cell.
# # Everything else belongs to the internal path. The internal path consists of multiple segments and one extra pin on the tail. 
# # Each segment consists of one cell, two pins and one net. The two pins are the input pin (net pin) and output pin (logic pin) of the cell along the timing path. 
# # The net connects to the logic pin.
# # The segment structure is: 
# # net pin -> cell -> logic pin -> net
# # The internal path structure is
# # segment 1 -> segment 2 -> ... -> segment n -> the end pin of the last net
#     set leading_path_type "none"
#     if {[is_pin $startpoint_pin] && [is_output $startpoint_pin]} {
#         set leading_path_type "from_cell_output"
#     } elseif {[is_port $startpoint_pin]} {
#         set leading_path_type "from_port"
#     }
#     set trailing_path_type "none"
#     if {[is_port $endpoint_pin]} {
#         set trailing_path_type "to_port"
#     }
#     set return_value [get_delay_report_leading_path $leading_path_type $startpoint_pin $pins $nets $cells $use_min_delay $use_slow_corner]
#     lassign $return_value leading_path_report logic_delay net_delay
#     set total_logic_delay [expr $total_logic_delay + $logic_delay]
#     set total_net_delay [expr $total_net_delay + $net_delay]
# 
#     set return_value [get_delay_report_trailing_path $trailing_path_type $endpoint_pin $pins $nets $cells $use_min_delay $use_slow_corner]
#     lassign $return_value trailing_path_report logic_delay net_delay
#     set total_logic_delay [expr $total_logic_delay + $logic_delay]
#     set total_net_delay [expr $total_net_delay + $net_delay]
# 
#     set return_value [get_internal_path_pins_nets_cells $leading_path_type $trailing_path_type $startpoint_pin $pins $nets $cells]
#     lassign $return_value internal_path_pins internal_path_nets internal_path_cells
# 
#     if {[llength $internal_path_nets] != [llength $internal_path_cells] || [llength $internal_path_pins] != 2 * [llength $internal_path_cells] + 1} {
#         append report "<Warning>The count of nets, cells and pins do not match. Ignore this path.</Warning>"
#         puts "Warning: The count of nets, cells and pins do not match. Ignore this path."
#         return $report
#     }
# 
#     lassign [get_internal_path_report_and_delays $internal_path_pins $internal_path_nets $internal_path_cells $use_min_delay $use_slow_corner] internal_path_report logic_delay net_delay
#     set total_logic_delay [expr $total_logic_delay + $logic_delay]
#     set total_net_delay [expr $total_net_delay + $net_delay]
# 
#     append report "<PathElements>"
#     append report $leading_path_report
#     append report $internal_path_report
#     append report $trailing_path_report
#     append report "</PathElements>"
#     set total_delay [get_property DATAPATH_DELAY $timing_path]
#     append report "<TotalDelay>[xquote $total_delay]</TotalDelay>"
#     append report "<TotalLogicDelay>[xquote [format "%.3f" $total_logic_delay]]</TotalLogicDelay>"
#     append report "<TotalRouteDelay>[xquote [format "%.3f" $total_net_delay]]</TotalRouteDelay>"
#     return $report
# }
# proc ::NationalInstruments::report_timing_xml {xml_file hide_hold_path} {
#     if {$hide_hold_path} {
#         set timing_paths [get_timing_paths -quiet -setup -sort_by group -slack_lesser_than 0.0]
#     } else {
#         set timing_paths [get_timing_paths -quiet -setup -hold -sort_by group -slack_lesser_than 0.0]
#     }
# 
#     if { [catch {set content [::NationalInstruments::get_timing_xml $timing_paths]} error_message] } {
#         puts $error_message
#         set content "<Error />"
#     }
#     
#     set fp [open $xml_file w]
#     puts -nonewline $fp $content
#     close $fp
# }
# proc ::NationalInstruments::get_timing_xml {timing_paths} {
# # Report header
#     set report {<?xml version="1.0" encoding="utf-8"?>}
#     append report "<ConstrainedPaths>"
#     foreach timing_path $timing_paths {
# # Path info
#         set requirement [get_property REQUIREMENT $timing_path]
#         set negative_slack [expr -[get_property SLACK $timing_path]]
#         append report "<ConstrainedPath>"
#         append report "<Requirement>[xquote $requirement]</Requirement>"
#         append report "<NegativeSlack>[xquote $negative_slack]</NegativeSlack>"
#         if {[llength [list_property $timing_path UNCERTAINTY]] > 0} {
#             set uncertainty [get_property UNCERTAINTY $timing_path]
#             append report "<ClockUncertainty>[xquote $uncertainty]</ClockUncertainty>"
#         }        
#         append report [report_path_elements $timing_path]
#         append report "</ConstrainedPath>"
#     }
#     append report "</ConstrainedPaths>"
#     return $report
# }
# ::NationalInstruments::report_timing_xml "toplevel_gen.xtwr" "false"
# report_timing -setup -hold -nworst 3 -slack_lesser_than 0
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 3 -delay_type min_max -sort_by slack.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
INFO: [Timing 38-72] No paths found.
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Jul 15 04:38:49 2024
| Host         : DESKTOP-HU93AE5 running 64-bit major release  (build 9200)
| Command      : report_timing -setup -hold -nworst 3 -slack_lesser_than 0
| Design       : toplevel_gen
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Report

No timing paths found.


# write_checkpoint -force "workerCheckpoints/route_design.dcp"
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.578 ; gain = 2.453
INFO: [Common 17-1381] The checkpoint 'C:/NIFPGA/jobs/S6hh16F_C3T82Ds/workerCheckpoints/route_design.dcp' has been generated.
# package require struct::list
# package require struct::set
# set_property "BITSTREAM.STARTUP.DONE_CYCLE" "6" [current_design]
# set_property "BITSTREAM.STARTUP.GWE_CYCLE" "4" [current_design]
# set_property "BITSTREAM.CONFIG.UNUSEDPIN" "Pullnone" [current_design]
# write_bitstream -force "toplevel_gen"
Command: write_bitstream -force toplevel_gen
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/NIFPGA/programs/Vivado2021_1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[0]_8[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[0]_inferred_i_31.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[1]_0[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[1]_inferred_i_31.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[2]_1[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[2]_inferred_i_31.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[3]_2[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[3]_inferred_i_31.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[4]_3[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[4]_inferred_i_31.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[5]_4[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[5]_inferred_i_31.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[6]_5[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[6]_inferred_i_31.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[7]_6[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[7]_inferred_i_31.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[8]_7[0]. Please evaluate your design. The cells in the loop are: nirioSystemTopRoboRio_i/nirioRandomRegx/nirioRandomNumberLfsrx/RandomBits/node[8]_inferred_i_31.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRARDADDR[10] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/Q[6]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bRamWtAddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRARDADDR[11] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/Q[7]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bRamWtAddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRARDADDR[12] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/Q[8]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bRamWtAddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRARDADDR[13] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/Q[9]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bRamWtAddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRARDADDR[14] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/Q[10]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bRamWtAddr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRARDADDR[4] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/Q[0]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bRamWtAddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRARDADDR[5] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/Q[1]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bRamWtAddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRARDADDR[6] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/Q[2]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bRamWtAddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRARDADDR[7] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/Q[3]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bRamWtAddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRARDADDR[8] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/Q[4]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bRamWtAddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRARDADDR[9] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/Q[5]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.bRamWtAddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRBWRADDR[11] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/oAddr[7]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/ProcessSm.bCommandChannel_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRBWRADDR[12] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/oAddr[8]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/ProcessSm.bCommandChannel_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRBWRADDR[13] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/oAddr[9]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/ProcessSm.bCommandChannel_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRBWRADDR[14] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/oAddr[10]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/ProcessSm.bCommandChannel_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRBWRADDR[5] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/oAddr[1]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/ProcessSm.bLinkRdOffset_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRBWRADDR[6] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/oAddr[2]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/ProcessSm.bLinkRdOffset_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRBWRADDR[7] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/oAddr[3]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/ProcessSm.bLinkRdOffset_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRBWRADDR[8] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/oAddr[4]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/ProcessSm.bLinkRdOffset_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0 has an input control pin InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/iRAM_reg_0/ADDRBWRADDR[9] (net: InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/LinkStorageRam.LinkStorageRamx/InferredRamx/oAddr[5]) which is driven by a register (InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/ProcessSm.bLinkRdOffset_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemWtAddr[6]) which is driven by a register (Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/SingleClkFifoFlagsx/BlkAddr.cWAddrx/GenFlops[6].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[4] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemWtAddr[0]) which is driven by a register (Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/SingleClkFifoFlagsx/BlkAddr.cWAddrx/GenFlops[0].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[5] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemWtAddr[1]) which is driven by a register (Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/SingleClkFifoFlagsx/BlkAddr.cWAddrx/GenFlops[1].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[6] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemWtAddr[2]) which is driven by a register (Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/SingleClkFifoFlagsx/BlkAddr.cWAddrx/GenFlops[2].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[7] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemWtAddr[3]) which is driven by a register (Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/SingleClkFifoFlagsx/BlkAddr.cWAddrx/GenFlops[3].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[8] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemWtAddr[4]) which is driven by a register (Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/SingleClkFifoFlagsx/BlkAddr.cWAddrx/GenFlops[4].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[9] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemWtAddr[5]) which is driven by a register (Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/SingleClkFifoFlagsx/BlkAddr.cWAddrx/GenFlops[5].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (Com1RS232UART/NiUartx/NiUartRegx/cDLAB_Lcl_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (Com1RS232UART/NiUartx/NiUartRegx/cFIFO_Enable_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (Com1RS232UART/NiUartx/NiUartRegx/cRxFifoResetLcl_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (UARTAxiToRegPortInt/xAccessAddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (UARTAxiToRegPortInt/xAccessAddr_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (UARTAxiToRegPortInt/xAccessAddr_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (UARTAxiToRegPortInt/xAccessAddr_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (UARTAxiToRegPortInt/xAccessAddr_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (UARTAxiToRegPortInt/xAccessAddr_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (UARTAxiToRegPortInt/xAccessAddr_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (UARTAxiToRegPortInt/xAccessAddr_reg[20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (UARTAxiToRegPortInt/xAccessAddr_reg[22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: Com1RS232UART/NiUartx/U_RxFifo/RamFifoInst.SingleClkFifox/cMemRdAddr[6]) which is driven by a register (UARTAxiToRegPortInt/xRegPortIn_reg[Rd]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 277 net(s) have no routable loads. The problem bus(es) and/or net(s) are nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/DDR_Addr[14:0], nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/DDR_BankAddr[2:0], nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/DDR_CAS_n, nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/DDR_CKE, nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/DDR_CS_n, nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/DDR_Clk, nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/DDR_Clk_n, nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/DDR_DM[3:0], nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/DDR_DQS[3:0], nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/DDR_DQS_n[3:0], nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/DDR_DQ[31:0], nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/DDR_DRSTB, nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/DDR_ODT, nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/DDR_RAS_n, nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/DDR_VRN... and (the first 15 of 122 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 52 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./toplevel_gen.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2405.680 ; gain = 455.102
# set toplevelname "toplevel_gen"
# if {[catch {write_bmm -force -quiet $toplevelname\_bd.bmm }]} {}
# if {[file exists $toplevelname\_bd.bmm] == 0} {
#     set fileId [open $toplevelname\.brm "w"]
#     foreach cell [ get_cells -hier -filter {REF_NAME =~ RAMB*} ] {
#         puts $fileId $cell
#         puts $fileId [report_property -return_string  $cell LOC ]
#     }
#    close $fileId
# }


****** Xilinx Bootgen v2021.1
  **** Build date : Jun 10 2021-20:17:18
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully

# exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 15 04:39:08 2024...
