{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus II " "Info: Running Quartus II Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 19:39:23 2016 " "Info: Processing started: Mon Mar 28 19:39:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week1 -c week1 --analyze_file=\"C:\\Users\\Nick\\Documents\\EEL 4712\\Digital-Design-Labs\\Lab-7\\week1\\mux.vhd\" " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off week1 -c week1 --analyze_file=\"C:\\Users\\Nick\\Documents\\EEL 4712\\Digital-Design-Labs\\Lab-7\\week1\\mux.vhd\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"bus\";  expecting an identifier bus.vhd(11) " "Error (10500): VHDL syntax error at bus.vhd(11) near text \"bus\";  expecting an identifier" {  } { { "bus.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week1/bus.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"bus\";  expecting an identifier bus.vhd(24) " "Error (10500): VHDL syntax error at bus.vhd(24) near text \"bus\";  expecting an identifier" {  } { { "bus.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week1/bus.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"bus\";  expecting an identifier (\"bus\" is a reserved keyword), or a string literal, or \"all\", or a character datapath.vhd(48) " "Error (10500): VHDL syntax error at datapath.vhd(48) near text \"bus\";  expecting an identifier (\"bus\" is a reserved keyword), or a string literal, or \"all\", or a character" {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week1/datapath.vhd" 48 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"<=\" datapath.vhd(54) " "Error (10500): VHDL syntax error at datapath.vhd(54) near text \"port\";  expecting \"<=\"" {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week1/datapath.vhd" 54 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" datapath.vhd(58) " "Error (10500): VHDL syntax error at datapath.vhd(58) near text \";\";  expecting \"<=\"" {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week1/datapath.vhd" 58 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"bus\";  expecting an identifier (\"bus\" is a reserved keyword), or a string literal, or \"all\", or a character datapath.vhd(60) " "Error (10500): VHDL syntax error at datapath.vhd(60) near text \"bus\";  expecting an identifier (\"bus\" is a reserved keyword), or a string literal, or \"all\", or a character" {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week1/datapath.vhd" 60 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"<=\" datapath.vhd(65) " "Error (10500): VHDL syntax error at datapath.vhd(65) near text \"port\";  expecting \"<=\"" {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week1/datapath.vhd" 65 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator datapath.vhd(66) " "Error (10500): VHDL syntax error at datapath.vhd(66) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week1/datapath.vhd" 66 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator datapath.vhd(67) " "Error (10500): VHDL syntax error at datapath.vhd(67) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week1/datapath.vhd" 67 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator datapath.vhd(75) " "Error (10500): VHDL syntax error at datapath.vhd(75) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week1/datapath.vhd" 75 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \")\", or \",\" datapath.vhd(79) " "Error (10500): VHDL syntax error at datapath.vhd(79) near text \"=>\";  expecting \")\", or \",\"" {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week1/datapath.vhd" 79 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"U_ADDR_MUX\";  expecting \"<=\" datapath.vhd(82) " "Error (10500): VHDL syntax error at datapath.vhd(82) near text \"U_ADDR_MUX\";  expecting \"<=\"" {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week1/datapath.vhd" 82 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"U_AR_H\";  expecting \";\" datapath.vhd(93) " "Error (10500): VHDL syntax error at datapath.vhd(93) near text \"U_AR_H\";  expecting \";\"" {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week1/datapath.vhd" 93 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator datapath.vhd(127) " "Error (10500): VHDL syntax error at datapath.vhd(127) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week1/datapath.vhd" 127 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \")\", or \",\" datapath.vhd(258) " "Error (10500): VHDL syntax error at datapath.vhd(258) near text \"=>\";  expecting \")\", or \",\"" {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week1/datapath.vhd" 258 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator datapath.vhd(262) " "Error (10500): VHDL syntax error at datapath.vhd(262) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week1/datapath.vhd" 262 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator datapath.vhd(274) " "Error (10500): VHDL syntax error at datapath.vhd(274) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "datapath.vhd" "" { Text "C:/Users/Nick/Documents/EEL 4712/Digital-Design-Labs/Lab-7/week1/datapath.vhd" 274 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 17 s 0 s Quartus II " "Error: Quartus II Analyze Current File was unsuccessful. 17 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Error: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 28 19:39:24 2016 " "Error: Processing ended: Mon Mar 28 19:39:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
