#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Apr 14 15:37:35 2021
# Process ID: 42720
# Current directory: D:/ISE/vivado/OExp04/datapath
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7320 D:\ISE\vivado\OExp04\datapath\datapath.xpr
# Log file: D:/ISE/vivado/OExp04/datapath/vivado.log
# Journal file: D:/ISE/vivado/OExp04/datapath\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ISE/vivado/OExp04/datapath/datapath.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/datapath'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/ImmGen'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'DataPath.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
DataPath_ALU_wrapper_0_0

open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 751.230 ; gain = 83.992
update_compile_order -fileset sources_1
open_bd_design {D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/DataPath.bd}
Adding cell -- xilinx.com:user:regs:1.0 - Regs
Adding cell -- xilinx.com:ip:xlslice:1.0 - inst19_15
Adding cell -- xilinx.com:ip:xlslice:1.0 - inst24_20
Adding cell -- xilinx.com:ip:xlslice:1.0 - inst11_7
Adding cell -- xilinx.com:user:ALU_wrapper:1.0 - ALU
Adding cell -- xilinx.com:user:REG32:1.0 - PC
Adding cell -- xilinx.com:ip:xlconstant:1.1 - vcc
Adding cell -- xilinx.com:user:MUX2T1_32:1.0 - MUX2T1_32_0
Adding cell -- xilinx.com:user:MUX2T1_32:1.0 - MUX2T1_32_1
Adding cell -- xilinx.com:user:MUX2T1_32:1.0 - MUX2T1_32_2
Adding cell -- xilinx.com:user:MUX4T1_32:1.0 - MUX4T1_32_0
Adding cell -- xilinx.com:user:add_32:1.0 - add_32_0
Adding cell -- xilinx.com:user:add_32:1.0 - add_32_1
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - and_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - PC4
Adding cell -- xilinx.com:user:ImmGen:1.0 - ImmGen_0
Successfully read diagram <DataPath> from BD file <D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/DataPath.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 854.375 ; gain = 65.465
regenerate_bd_layout
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
DataPath_ALU_wrapper_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:ALU_wrapper:1.0 [get_ips  DataPath_ALU_wrapper_0_0] -log ip_upgrade.log
Upgrading 'D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/DataPath.bd'
INFO: [IP_Flow 19-1972] Upgraded DataPath_ALU_wrapper_0_0 from ALU_wrapper_v1_0 1.0 to ALU_wrapper_v1_0 1.0
Wrote  : <D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/DataPath.bd> 
Wrote  : <D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ui/bd_14ffd24f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/ISE/vivado/OExp04/datapath/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips DataPath_ALU_wrapper_0_0] -no_script -sync -force -quiet
set_property synth_checkpoint_mode None [get_files  D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/DataPath.bd]
generate_target all [get_files  D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/DataPath.bd]
WARNING: [BD 41-927] Following properties on pin /Regs/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=DataPath_clk_0 
WARNING: [BD 41-927] Following properties on pin /PC/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=DataPath_clk_0 
WARNING: [BD 41-927] Following properties on pin /PC/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
Wrote  : <D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/DataPath.bd> 
VHDL Output written to : D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/synth/DataPath.v
VHDL Output written to : D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/sim/DataPath.v
VHDL Output written to : D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/hdl/DataPath_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Regs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inst19_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inst24_20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inst11_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vcc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX2T1_32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX2T1_32_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX2T1_32_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUX4T1_32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_32_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block and_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ImmGen_0 .
Exporting to file D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/hw_handoff/DataPath.hwh
Generated Block Design Tcl file D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/hw_handoff/DataPath_bd.tcl
Generated Hardware Definition File D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/synth/DataPath.hwdef
export_ip_user_files -of_objects [get_files D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/DataPath.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/DataPath.bd] -directory D:/ISE/vivado/OExp04/datapath/datapath.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/OExp04/datapath/datapath.ip_user_files -ipstatic_source_dir D:/ISE/vivado/OExp04/datapath/datapath.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/OExp04/datapath/datapath.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/OExp04/datapath/datapath.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/OExp04/datapath/datapath.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/OExp04/datapath/datapath.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /Regs/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=DataPath_clk_0 
WARNING: [BD 41-927] Following properties on pin /PC/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=DataPath_clk_0 
WARNING: [BD 41-927] Following properties on pin /PC/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
regenerate_bd_layout
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /Regs/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=DataPath_clk_0 
WARNING: [BD 41-927] Following properties on pin /PC/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=DataPath_clk_0 
WARNING: [BD 41-927] Following properties on pin /PC/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
save_bd_design
launch_runs synth_1 -jobs 4
[Wed Apr 14 15:40:30 2021] Launched synth_1...
Run output will be captured here: D:/ISE/vivado/OExp04/datapath/datapath.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 977.348 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr 14 15:41:38 2021] Launched synth_1...
Run output will be captured here: D:/ISE/vivado/OExp04/datapath/datapath.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr 14 15:42:06 2021] Launched synth_1...
Run output will be captured here: D:/ISE/vivado/OExp04/datapath/datapath.runs/synth_1/runme.log
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr 14 15:43:35 2021] Launched synth_1...
Run output will be captured here: D:/ISE/vivado/OExp04/datapath/datapath.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tffg676-2L
INFO: [Netlist 29-17] Analyzing 282 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1629.676 ; gain = 373.883
write_edif -security_mode all D:/ISE/vivado/OExp04/datapath/datepath.edf
D:/ISE/vivado/OExp04/datapath/datepath.edf
write_edif -security_mode synth_stub D:/ISE/vivado/OExp04/datapath/datepath.v
ERROR: [Vivado 12-1386] -security_mode  only supports 'multifile' or 'all'
ERROR: [Common 17-39] 'write_edif' failed due to earlier errors.
write_edif -mode synth_stub D:/ISE/vivado/OExp04/datapath/datepath.v
ERROR: [Common 17-170] Unknown option '-mode', please type 'write_edif -help' for usage info.
write_verilog -mode synth_stub D:/ISE/vivado/OExp04/datapath/datepath.v
ERROR: [Common 17-176] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [D:/ISE/vivado/OExp04/datapath/datepath.v]
write_verilog -mode synth_stub D:/ISE/vivado/OExp04/datapath/datepath.v
D:/ISE/vivado/OExp04/datapath/datepath.v
close_project
close_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2087.559 ; gain = 2.910
create_project datapath_pack D:/ISE/vivado/OExp04/datapath_pack -part xc7k160tffg676-2L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2087.559 ; gain = 0.000
import_files -norecurse D:/ISE/vivado/OExp04/datapath/datepath.edf
import_files -norecurse D:/ISE/vivado/OExp04/datapath/datepath.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::package_project -root_dir D:/ISE/vivado/OExp04/datapath_pack/datapath -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/datapath_pack/datapath_pack.srcs/sources_1/imports/datapath/datepath.edf'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
ipx::package_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2087.559 ; gain = 0.000
ipx::unload_core d:/ISE/vivado/OExp04/datapath_pack/datapath/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/datapath_pack/datapath d:/ISE/vivado/OExp04/datapath_pack/datapath/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2087.559 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property value clk [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  d:/ISE/vivado/OExp04/datapath_pack/datapath [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath_pack/datapath'.
close_project
open_project D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-IP2CPU/scpu/OExp04-SCPU_ctrl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2087.559 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd}
Adding cell -- xilinx.com:user:SCPU_ctrl:1.0 - Controller
Adding cell -- xilinx.com:ip:xlslice:1.0 - inst6_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - inst14_12
Adding cell -- xilinx.com:ip:xlslice:1.0 - inst30
Adding cell -- xilinx.com:user:DataPath_wrapper:1.0 - DataPath_wrapper_0
Successfully read diagram <IP2CPU> from BD file <D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 2087.559 ; gain = 0.000
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /DataPath_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=IP2CPU_clk 
WARNING: [BD 41-927] Following properties on pin /DataPath_wrapper_0/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-IP2CPU/scpu/OExp04-SCPU_ctrl'.
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /DataPath_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=IP2CPU_clk 
WARNING: [BD 41-927] Following properties on pin /DataPath_wrapper_0/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
close_project
create_project OExp04-SCPU_ctrl D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl -part xc7k160tffg676-2L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
file mkdir D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new
close [ open D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v w ]
add_files D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Wed Apr 14 17:22:13 2021] Launched synth_1...
Run output will be captured here: D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2087.559 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tffg676-2L
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 2087.559 ; gain = 0.000
close [ open D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/ctrl_tb.v w ]
add_files D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/ctrl_tb.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ctrl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2458] undeclared symbol Fun, assumed default net type wire [D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/ISE/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 6044543f66ef4af7a623e0d9c89c708f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrl_tb_behav xil_defaultlib.ctrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.ctrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrl_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim/xsim.dir/ctrl_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 14 17:35:24 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 2087.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_tb_behav -key {Behavioral:sim_1:Functional:ctrl_tb} -tclbatch {ctrl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source ctrl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2087.559 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2087.559 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:43 . Memory (MB): peak = 2087.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2087.559 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ctrl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2458] undeclared symbol Fun, assumed default net type wire [D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/ISE/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 6044543f66ef4af7a623e0d9c89c708f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrl_tb_behav xil_defaultlib.ctrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.ctrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrl_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2087.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_tb_behav -key {Behavioral:sim_1:Functional:ctrl_tb} -tclbatch {ctrl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source ctrl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2087.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ctrl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2458] undeclared symbol Fun, assumed default net type wire [D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/ISE/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 6044543f66ef4af7a623e0d9c89c708f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrl_tb_behav xil_defaultlib.ctrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.ctrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_tb_behav -key {Behavioral:sim_1:Functional:ctrl_tb} -tclbatch {ctrl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source ctrl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2087.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ctrl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2458] undeclared symbol Fun, assumed default net type wire [D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/ISE/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 6044543f66ef4af7a623e0d9c89c708f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrl_tb_behav xil_defaultlib.ctrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.ctrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_tb_behav -key {Behavioral:sim_1:Functional:ctrl_tb} -tclbatch {ctrl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source ctrl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2087.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ctrl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2458] undeclared symbol Fun, assumed default net type wire [D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/ISE/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 6044543f66ef4af7a623e0d9c89c708f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrl_tb_behav xil_defaultlib.ctrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.ctrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrl_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2087.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_tb_behav -key {Behavioral:sim_1:Functional:ctrl_tb} -tclbatch {ctrl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source ctrl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2087.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ctrl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2458] undeclared symbol Fun, assumed default net type wire [D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/ISE/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 6044543f66ef4af7a623e0d9c89c708f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrl_tb_behav xil_defaultlib.ctrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.ctrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_tb_behav -key {Behavioral:sim_1:Functional:ctrl_tb} -tclbatch {ctrl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source ctrl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2087.559 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ctrl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/ISE/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 6044543f66ef4af7a623e0d9c89c708f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrl_tb_behav xil_defaultlib.ctrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.ctrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_tb_behav -key {Behavioral:sim_1:Functional:ctrl_tb} -tclbatch {ctrl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source ctrl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2087.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ctrl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/ISE/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 6044543f66ef4af7a623e0d9c89c708f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrl_tb_behav xil_defaultlib.ctrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.ctrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ctrl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_tb_behav -key {Behavioral:sim_1:Functional:ctrl_tb} -tclbatch {ctrl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source ctrl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2087.559 ; gain = 0.000
set_property top SCPU_ctrl [current_fileset]
update_compile_order -fileset sources_1
move_files -fileset sim_1 [get_files  D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/ctrl_tb.v]
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 4
[Wed Apr 14 18:24:51 2021] Launched synth_1...
Run output will be captured here: D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.runs/synth_1/runme.log
ipx::package_project -root_dir D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::package_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2087.559 ; gain = 0.000
ipx::unload_core d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:58 . Memory (MB): peak = 2087.559 ; gain = 0.000
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:01:17 . Memory (MB): peak = 2087.559 ; gain = 0.000
current_project OExp04-SCPU_ctrl
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project tmp_edit_project
close_project -delete
set_property  ip_repo_paths  d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl'.
open_project D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-IP2CPU/scpu/OExp04-SCPU_ctrl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2087.559 ; gain = 0.000
update_compile_order -fileset sources_1
current_project OExp04-SCPU_ctrl
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
close_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2087.559 ; gain = 0.000
open_bd_design {D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd}
Adding cell -- xilinx.com:user:SCPU_ctrl:1.0 - Controller
Adding cell -- xilinx.com:ip:xlslice:1.0 - inst6_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - inst14_12
Adding cell -- xilinx.com:ip:xlslice:1.0 - inst30
Adding cell -- xilinx.com:user:DataPath_wrapper:1.0 - DataPath_wrapper_0
Successfully read diagram <IP2CPU> from BD file <D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2087.559 ; gain = 0.000
set_property  ip_repo_paths  {d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath d:/ISE/vivado/OExp04/OExp04-IP2CPU/scpu/OExp04-SCPU_ctrl} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-IP2CPU/scpu/OExp04-SCPU_ctrl'.
set_property  ip_repo_paths  d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath'.
set_property  ip_repo_paths  {d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl'.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:SCPU_ctrl:1.0 [get_ips  IP2CPU_SCPU_ctrl_0_0] -log ip_upgrade.log
Upgrading 'D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd'
INFO: [IP_Flow 19-1972] Upgraded IP2CPU_SCPU_ctrl_0_0 from SCPU_ctrl_v1_0 1.0 to SCPU_ctrl_v1_0 1.0
WARNING: [IP_Flow 19-4706] Upgraded port 'MemtoReg' width 1 differs from original width 2
WARNING: [IP_Flow 19-4698] Upgrade has added port 'ALUop'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'IP2CPU_SCPU_ctrl_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IP2CPU_SCPU_ctrl_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/ISE/vivado/OExp04/OExp04-IP2CPU/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd> 
Wrote  : <D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/ui/bd_3d29809d.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/ISE/vivado/OExp04/OExp04-IP2CPU/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips IP2CPU_SCPU_ctrl_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd]
WARNING: [BD 41-927] Following properties on pin /DataPath_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=IP2CPU_clk 
WARNING: [BD 41-927] Following properties on pin /DataPath_wrapper_0/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
Wrote  : <D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd> 
VHDL Output written to : D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/synth/IP2CPU.v
VHDL Output written to : D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/sim/IP2CPU.v
VHDL Output written to : D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/hdl/IP2CPU_wrapper.v
WARNING: [IP_Flow 19-640] IP 'IP2CPU_SCPU_ctrl_0_0' does not support specified targets: Implementation. Running all supported targets by default.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inst6_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inst14_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inst30 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataPath_wrapper_0 .
Exporting to file D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/hw_handoff/IP2CPU.hwh
Generated Block Design Tcl file D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/hw_handoff/IP2CPU_bd.tcl
Generated Hardware Definition File D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/synth/IP2CPU.hwdef
export_ip_user_files -of_objects [get_files D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd] -directory D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.ip_user_files -ipstatic_source_dir D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /DataPath_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=IP2CPU_clk 
WARNING: [BD 41-927] Following properties on pin /DataPath_wrapper_0/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
ipx::package_project -root_dir D:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2 -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
ipx::package_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2087.559 ; gain = 0.000
ipx::unload_core d:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2 d:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2/src/xlslice_v1_0_1/xlslice_v1_0_vl_rfs.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2130.406 ; gain = 42.848
update_compile_order -fileset sources_1
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property value clk [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {d:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2 d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl'.
save_bd_design
Wrote  : <D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/ui/bd_3d29809d.ui> 
close_project
open_project D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp02-IP2SOC/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'CSSTE.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
CSSTE_IP2CPU_wrapper_0_0

open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2141.688 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}
Adding cell -- xilinx.com:user:SAnti_jitter:1.0 - U9
Adding cell -- xilinx.com:ip:xlslice:1.0 - BTN_OK0
Adding cell -- xilinx.com:ip:xlslice:1.0 - sw2
Adding cell -- xilinx.com:ip:xlslice:1.0 - sw8
Adding cell -- xilinx.com:user:clk_div:1.0 - U8
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - div6
Adding cell -- xilinx.com:ip:xlslice:1.0 - div9
Adding cell -- xilinx.com:ip:xlslice:1.0 - div11
Adding cell -- xilinx.com:ip:xlconcat:2.1 - div31_31
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - U2
Adding cell -- xilinx.com:ip:xlslice:1.0 - PC11_2
Adding cell -- xilinx.com:user:MIO_BUS:1.0 - U4
Adding cell -- xilinx.com:user:Counter_x:1.0 - U10
Adding cell -- xilinx.com:user:RAM_B:1.0 - U3
Adding cell -- xilinx.com:user:Multi_8CH32:1.0 - U5
Adding cell -- xilinx.com:user:SSeg7_Dev:1.0 - U6
Adding cell -- xilinx.com:user:SPIO:1.0 - U7
Adding cell -- xilinx.com:user:VGA:1.0 - U11
Adding cell -- xilinx.com:ip:xlslice:1.0 - div20
Adding cell -- xilinx.com:ip:xlslice:1.0 - div1
Adding cell -- xilinx.com:ip:xlslice:1.0 - div25
Adding cell -- xilinx.com:ip:xlslice:1.0 - sw7_5
Adding cell -- xilinx.com:ip:xlslice:1.0 - sw0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - b64_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - b2_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - PC31_2
Adding cell -- xilinx.com:user:IP2CPU_wrapper:1.0 - IP2CPU_wrapper_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_100mhz(clk) and /U11/clk_100m(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /U8/Clk_CPU(undef) and /IP2CPU_wrapper_0/clk(clk)
Successfully read diagram <CSSTE> from BD file <D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2149.566 ; gain = 7.879
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp02-IP2SOC/IP'.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:IP2CPU_wrapper:1.0 [get_ips  CSSTE_IP2CPU_wrapper_0_0] -log ip_upgrade.log
Upgrading 'D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd'
INFO: [IP_Flow 19-1972] Upgraded CSSTE_IP2CPU_wrapper_0_0 from IP2CPU_wrapper_v1_0 1.0 to IP2CPU_wrapper_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /U8/Clk_CPU(undef) and /IP2CPU_wrapper_0_upgraded_ipi/clk(clk)
Wrote  : <D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd> 
Wrote  : <D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ui/bd_a9a878b4.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/ISE/vivado/OExp02-IP2SOC/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2149.566 ; gain = 0.000
export_ip_user_files -of_objects [get_ips CSSTE_IP2CPU_wrapper_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
CRITICAL WARNING: [BD 41-1347] Reset pin /U8/rst (associated clock /U8/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1347] Reset pin /U4/rst (associated clock /U4/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U10/rst (associated clock /U10/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /U5/rst (associated clock /U5/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /IP2CPU_wrapper_0/rst (associated clock /IP2CPU_wrapper_0/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /U8/Clk_CPU.
WARNING: [BD 41-927] Following properties on pin /U9/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U8/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U4/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U6/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U6/seg_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_SSeg7_Dev_0_0_seg_clk 
WARNING: [BD 41-927] Following properties on pin /U7/led_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_SPIO_0_0_led_clk 
WARNING: [BD 41-927] Following properties on pin /U11/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U9/readn
/IP2CPU_wrapper_0/MIO_ready

Wrote  : <D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd> 
VHDL Output written to : D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.v
VHDL Output written to : D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/sim/CSSTE.v
VHDL Output written to : D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block U9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BTN_OK0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div31_31 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC11_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div25 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw7_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b64_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC31_2 .
WARNING: [IP_Flow 19-640] IP 'CSSTE_IP2CPU_wrapper_0_0' does not support specified targets: Implementation. Running all supported targets by default.
INFO: [BD 41-1029] Generation completed for the IP Integrator block IP2CPU_wrapper_0 .
Exporting to file D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE.hwh
Generated Block Design Tcl file D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE_bd.tcl
Generated Hardware Definition File D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.hwdef
generate_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2177.383 ; gain = 27.816
export_ip_user_files -of_objects [get_files D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -directory D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files -ipstatic_source_dir D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
validate_bd_design -force
CRITICAL WARNING: [BD 41-1347] Reset pin /U8/rst (associated clock /U8/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1347] Reset pin /U4/rst (associated clock /U4/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U10/rst (associated clock /U10/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /U5/rst (associated clock /U5/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /IP2CPU_wrapper_0/rst (associated clock /IP2CPU_wrapper_0/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /U8/Clk_CPU.
WARNING: [BD 41-927] Following properties on pin /U9/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U8/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U4/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U6/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U6/seg_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_SSeg7_Dev_0_0_seg_clk 
WARNING: [BD 41-927] Following properties on pin /U7/led_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_SPIO_0_0_led_clk 
WARNING: [BD 41-927] Following properties on pin /U11/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U9/readn
/IP2CPU_wrapper_0/MIO_ready

save_bd_design
Wrote  : <D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd> 
Wrote  : <D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ui/bd_a9a878b4.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'CSSTE.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U9/readn
/IP2CPU_wrapper_0/MIO_ready

VHDL Output written to : D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.v
VHDL Output written to : D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/sim/CSSTE.v
VHDL Output written to : D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block U9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BTN_OK0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div31_31 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC11_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div25 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw7_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b64_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC31_2 .
WARNING: [IP_Flow 19-640] IP 'CSSTE_IP2CPU_wrapper_0_0' does not support specified targets: Implementation. Running all supported targets by default.
INFO: [BD 41-1029] Generation completed for the IP Integrator block IP2CPU_wrapper_0 .
Exporting to file D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE.hwh
Generated Block Design Tcl file D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE_bd.tcl
Generated Hardware Definition File D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.hwdef
[Wed Apr 14 18:38:41 2021] Launched synth_1...
Run output will be captured here: D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/runme.log
[Wed Apr 14 18:38:41 2021] Launched impl_1...
Run output will be captured here: D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2219.434 ; gain = 40.352
set_property  ip_repo_paths  {d:/ISE/vivado/OExp02-IP2SOC/IP D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp02-IP2SOC/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl'.
set_property  ip_repo_paths  {d:/ISE/vivado/OExp02-IP2SOC/IP d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl D:/ISE/vivado/OExp04/datapath} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp02-IP2SOC/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:add_32:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/add_32
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:and32:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/Logic/and32/and32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/and32
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Ext_imm16:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/Ext_imm16
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:nor32:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/nor32
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:or32:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/Logic/or32/or32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/or32
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:or_bit_32:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/or_bit_32
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:SignalExt_32:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/SignalExt_32
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:srl32:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/srl32
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:xor32:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/xor32
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_32:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_5:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_64:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_8:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX4T1_32:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX4T1_5:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX8T1_8:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W
set_property  ip_repo_paths  {d:/ISE/vivado/OExp02-IP2SOC/IP d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp02-IP2SOC/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl'.
set_property  ip_repo_paths  {d:/ISE/vivado/OExp02-IP2SOC/IP D:/ISE/vivado/OExp04/datapath_pack/datapath d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp02-IP2SOC/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath_pack/datapath'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl'.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 14 18:43:15 2021] Launched synth_1...
Run output will be captured here: D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/runme.log
[Wed Apr 14 18:43:15 2021] Launched impl_1...
Run output will be captured here: D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/runme.log
set_property  ip_repo_paths  {d:/ISE/vivado/OExp02-IP2SOC/IP d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp02-IP2SOC/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl'.
set_property  ip_repo_paths  {d:/ISE/vivado/OExp02-IP2SOC/IP d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp02-IP2SOC/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath'.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 14 18:46:03 2021] Launched synth_1...
Run output will be captured here: D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/runme.log
[Wed Apr 14 18:46:03 2021] Launched impl_1...
Run output will be captured here: D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/runme.log
set_property  ip_repo_paths  {d:/ISE/vivado/OExp02-IP2SOC/IP d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp02-IP2SOC/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl'.
set_property  ip_repo_paths  d:/ISE/vivado/OExp02-IP2SOC/IP [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp02-IP2SOC/IP'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp02-IP2SOC/IP'.
regenerate_bd_layout
validate_bd_design -force
CRITICAL WARNING: [BD 41-1347] Reset pin /U8/rst (associated clock /U8/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1347] Reset pin /U4/rst (associated clock /U4/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U10/rst (associated clock /U10/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /U5/rst (associated clock /U5/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /IP2CPU_wrapper_0/rst (associated clock /IP2CPU_wrapper_0/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /U8/Clk_CPU.
WARNING: [BD 41-927] Following properties on pin /U9/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U8/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U4/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U6/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U6/seg_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_SSeg7_Dev_0_0_seg_clk 
WARNING: [BD 41-927] Following properties on pin /U7/led_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_SPIO_0_0_led_clk 
WARNING: [BD 41-927] Following properties on pin /U11/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U9/readn
/IP2CPU_wrapper_0/MIO_ready

save_bd_design
Wrote  : <D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'CSSTE.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U9/readn
/IP2CPU_wrapper_0/MIO_ready

VHDL Output written to : D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.v
VHDL Output written to : D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/sim/CSSTE.v
VHDL Output written to : D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block U9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BTN_OK0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div31_31 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC11_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div25 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw7_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b64_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC31_2 .
WARNING: [IP_Flow 19-640] IP 'CSSTE_IP2CPU_wrapper_0_0' does not support specified targets: Implementation. Running all supported targets by default.
INFO: [BD 41-1029] Generation completed for the IP Integrator block IP2CPU_wrapper_0 .
Exporting to file D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE.hwh
Generated Block Design Tcl file D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE_bd.tcl
Generated Hardware Definition File D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.hwdef
[Wed Apr 14 18:52:59 2021] Launched synth_1...
Run output will be captured here: D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/runme.log
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp02-IP2SOC/IP'.
set_property  ip_repo_paths  {d:/ISE/vivado/OExp02-IP2SOC/IP D:/ISE/vivado/OExp04/datapath/IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp02-IP2SOC/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/IP'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:add_32:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/add_32
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:and32:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/Logic/and32/and32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/and32
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Ext_imm16:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/Ext_imm16
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:nor32:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/nor32
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:or32:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/Logic/or32/or32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/or32
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:or_bit_32:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/or_bit_32
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:SignalExt_32:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/SignalExt_32
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:srl32:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/srl32
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:xor32:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/xor32
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_32:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_5:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_64:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_8:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX4T1_32:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX4T1_5:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX8T1_8:1.0'. The one found in IP location 'd:/ISE/vivado/OExp02-IP2SOC/IP/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/IP/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Apr 14 18:55:30 2021] Launched synth_1...
Run output will be captured here: D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/runme.log
open_project D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2298.223 ; gain = 0.348
update_compile_order -fileset sources_1
current_project OExp02-IP2SOC
current_project OExp04-IP2CPU
set_property  ip_repo_paths  {d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl'.
set_property  ip_repo_paths  d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  {d:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2 d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl'.
set_property  ip_repo_paths  {d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl'.
set_property  ip_repo_paths  d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  D:/ISE/vivado/OExp04/OExp04-IP2CPU/scpu_new [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-IP2CPU/scpu_new'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-IP2CPU/scpu_new'.
open_bd_design {D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd}
Adding cell -- xilinx.com:ip:xlslice:1.0 - inst6_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - inst14_12
Adding cell -- xilinx.com:ip:xlslice:1.0 - inst30
Adding cell -- xilinx.com:user:DataPath_wrapper:1.0 - DataPath_wrapper_0
Adding cell -- xilinx.com:user:SCPU_ctrl:1.0 - Controller
Successfully read diagram <IP2CPU> from BD file <D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2367.344 ; gain = 33.230
regenerate_bd_layout
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /DataPath_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=IP2CPU_clk 
WARNING: [BD 41-927] Following properties on pin /DataPath_wrapper_0/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
ipx::package_project -root_dir D:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2 -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
ipx::unload_core d:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2 d:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2367.344 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-IP2CPU/scpu_new'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2/src/xlslice_v1_0_1/xlslice_v1_0_vl_rfs.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2367.344 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property value clk [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {d:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2 d:/ISE/vivado/OExp04/OExp04-IP2CPU/scpu_new} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-IP2CPU/scpu_new'.
current_project OExp02-IP2SOC
regenerate_bd_layout
validate_bd_design -force
CRITICAL WARNING: [BD 41-1347] Reset pin /U8/rst (associated clock /U8/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1347] Reset pin /U4/rst (associated clock /U4/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U10/rst (associated clock /U10/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /U5/rst (associated clock /U5/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /IP2CPU_wrapper_0/rst (associated clock /IP2CPU_wrapper_0/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /U8/Clk_CPU.
WARNING: [BD 41-927] Following properties on pin /U9/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U8/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U4/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U6/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U6/seg_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_SSeg7_Dev_0_0_seg_clk 
WARNING: [BD 41-927] Following properties on pin /U7/led_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_SPIO_0_0_led_clk 
WARNING: [BD 41-927] Following properties on pin /U11/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U9/readn
/IP2CPU_wrapper_0/MIO_ready

current_project OExp04-IP2CPU
current_project OExp02-IP2SOC
set_property  ip_repo_paths  d:/ISE/vivado/OExp02-IP2SOC/IP [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp02-IP2SOC/IP'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp02-IP2SOC/IP'.
regenerate_bd_layout
validate_bd_design -force
CRITICAL WARNING: [BD 41-1347] Reset pin /U8/rst (associated clock /U8/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1347] Reset pin /U4/rst (associated clock /U4/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U10/rst (associated clock /U10/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /U5/rst (associated clock /U5/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /IP2CPU_wrapper_0/rst (associated clock /IP2CPU_wrapper_0/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /U8/Clk_CPU.
WARNING: [BD 41-927] Following properties on pin /U9/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U8/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U4/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U6/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_clk_0 
WARNING: [BD 41-927] Following properties on pin /U6/seg_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_SSeg7_Dev_0_0_seg_clk 
WARNING: [BD 41-927] Following properties on pin /U7/led_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CSSTE_SPIO_0_0_led_clk 
WARNING: [BD 41-927] Following properties on pin /U11/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U9/readn
/IP2CPU_wrapper_0/MIO_ready

save_bd_design
Wrote  : <D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'CSSTE.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U9/readn
/IP2CPU_wrapper_0/MIO_ready

VHDL Output written to : D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.v
VHDL Output written to : D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/sim/CSSTE.v
VHDL Output written to : D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block U9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BTN_OK0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div31_31 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC11_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div25 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw7_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b64_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC31_2 .
WARNING: [IP_Flow 19-640] IP 'CSSTE_IP2CPU_wrapper_0_0' does not support specified targets: Implementation. Running all supported targets by default.
INFO: [BD 41-1029] Generation completed for the IP Integrator block IP2CPU_wrapper_0 .
Exporting to file D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE.hwh
Generated Block Design Tcl file D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE_bd.tcl
Generated Hardware Definition File D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.hwdef
[Wed Apr 14 19:03:46 2021] Launched synth_1...
Run output will be captured here: D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/runme.log
close_project
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr 14 19:06:56 2021] Launched synth_1...
Run output will be captured here: D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.runs/synth_1/runme.log
close_project
open_project D:/ISE/vivado/OExp04/datapath/datapath.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/datapath'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/ImmGen'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2413.184 ; gain = 0.551
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr 14 19:08:14 2021] Launched synth_1...
Run output will be captured here: D:/ISE/vivado/OExp04/datapath/datapath.runs/synth_1/runme.log
ipx::package_project -root_dir D:/ISE/vivado/OExp04/datapath/datapath -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/new/ImmGen.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/new/REG32.v'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
ipx::unload_core d:/ISE/vivado/OExp04/datapath/datapath/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/datapath/datapath d:/ISE/vivado/OExp04/datapath/datapath/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/datapath'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/ImmGen'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/ISE/vivado/OExp04/datapath/datapath/src/xlslice_v1_0_1/xlslice_v1_0_vl_rfs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/ISE/vivado/OExp04/datapath/datapath/src/xlconcat_v2_1_1/xlconcat_v2_1_vl_rfs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/ISE/vivado/OExp04/datapath/datapath/src/xlconstant_v1_1_3/xlconstant_v1_1_vl_rfs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/ISE/vivado/OExp04/datapath/datapath/src/util_vector_logic_v2_0_1/util_vector_logic_v2_0_vl_rfs.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2417.492 ; gain = 1.074
update_compile_order -fileset sources_1
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property value clk [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {d:/ISE/vivado/OExp04/datapath/datapath d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/datapath d:/ISE/vivado/OExp04/datapath/ImmGen d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/new d:/ISE/vivado/OExp04/datapath/IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/datapath'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/ImmGen'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/IP'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:DataPath_wrapper:1.0'. The one found in IP location 'd:/ISE/vivado/OExp04/datapath/datapath' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/datapath
