<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="761pt" height="846pt"
 viewBox="0.00 0.00 761.00 846.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 842)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-842 757,-842 757,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 733,-8 733,-8 739,-8 745,-14 745,-20 745,-20 745,-818 745,-818 745,-824 739,-830 733,-830 733,-830 20,-830 20,-830 14,-830 8,-824 8,-818 8,-818 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="376.5" y="-814.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="376.5" y="-799.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="byte_order=little&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;init_param=0&#10;kvm_vm=Null&#10;m5ops_base=4294901760&#10;mem_mode=timing&#10;mem_ranges=0:2147483648&#10;memories=system.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=Null">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 725,-16 725,-16 731,-16 737,-22 737,-28 737,-28 737,-772 737,-772 737,-778 731,-784 725,-784 725,-784 28,-784 28,-784 22,-784 16,-778 16,-772 16,-772 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="376.5" y="-768.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="376.5" y="-753.8" font-family="Arial" font-size="14.00" fill="#000000">: MySystem</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust6"><a xlink:title="branchPred=system.cpu.branchPred&#10;checker=Null&#10;clk_domain=system.clk_domain&#10;cpu_id=&#45;1&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=4&#10;decodeToExecuteForwardDelay=1&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;dtb=system.cpu.dtb&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=4&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=4&#10;executeIssueLimit=4&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;itb=system.cpu.itb&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu.tracer&#10;wait_for_remote_gdb=false&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 717,-24 717,-24 723,-24 729,-30 729,-36 729,-36 729,-280 729,-280 729,-286 723,-292 717,-292 717,-292 36,-292 36,-292 30,-292 24,-286 24,-280 24,-280 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="376.5" y="-276.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="376.5" y="-261.8" font-family="Arial" font-size="14.00" fill="#000000">: Minor4CPU</text>
</a>
</g>
</g>
<g id="clust151" class="cluster">
<title>cluster_system_cpu_l1d</title>
<g id="a_clust151"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=16&#10;power_model=&#10;power_state=system.cpu.l1d.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu.l1d.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu.l1d.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M238,-155C238,-155 400,-155 400,-155 406,-155 412,-161 412,-167 412,-167 412,-234 412,-234 412,-240 406,-246 400,-246 400,-246 238,-246 238,-246 232,-246 226,-240 226,-234 226,-234 226,-167 226,-167 226,-161 232,-155 238,-155"/>
<text text-anchor="middle" x="319" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">l1d </text>
<text text-anchor="middle" x="319" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust157" class="cluster">
<title>cluster_system_cpu_l1i</title>
<g id="a_clust157"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=16&#10;power_model=&#10;power_state=system.cpu.l1i.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu.l1i.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu.l1i.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M44,-155C44,-155 206,-155 206,-155 212,-155 218,-161 218,-167 218,-167 218,-234 218,-234 218,-240 212,-246 206,-246 206,-246 44,-246 44,-246 38,-246 32,-240 32,-234 32,-234 32,-167 32,-167 32,-161 38,-155 44,-155"/>
<text text-anchor="middle" x="125" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">l1i </text>
<text text-anchor="middle" x="125" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust163" class="cluster">
<title>cluster_system_cpu_interrupts</title>
<g id="a_clust163"><a xlink:title="clk_domain=system.cpu.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M432,-155C432,-155 709,-155 709,-155 715,-155 721,-161 721,-167 721,-167 721,-234 721,-234 721,-240 715,-246 709,-246 709,-246 432,-246 432,-246 426,-246 420,-240 420,-234 420,-234 420,-167 420,-167 420,-161 426,-155 432,-155"/>
<text text-anchor="middle" x="570.5" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="570.5" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust167" class="cluster">
<title>cluster_system_l1_to_l2</title>
<g id="a_clust167"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.l1_to_l2.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.l1_to_l2.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M332,-300C332,-300 568,-300 568,-300 574,-300 580,-306 580,-312 580,-312 580,-379 580,-379 580,-385 574,-391 568,-391 568,-391 332,-391 332,-391 326,-391 320,-385 320,-379 320,-379 320,-312 320,-312 320,-306 326,-300 332,-300"/>
<text text-anchor="middle" x="450" y="-375.8" font-family="Arial" font-size="14.00" fill="#000000">l1_to_l2 </text>
<text text-anchor="middle" x="450" y="-360.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust170" class="cluster">
<title>cluster_system_l2cache</title>
<g id="a_clust170"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2cache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.l2cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=10&#10;tags=system.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M369,-431C369,-431 531,-431 531,-431 537,-431 543,-437 543,-443 543,-443 543,-510 543,-510 543,-516 537,-522 531,-522 531,-522 369,-522 369,-522 363,-522 357,-516 357,-510 357,-510 357,-443 357,-443 357,-437 363,-431 369,-431"/>
<text text-anchor="middle" x="450" y="-506.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="450" y="-491.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust176" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust176"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M410,-562C410,-562 646,-562 646,-562 652,-562 658,-568 658,-574 658,-574 658,-641 658,-641 658,-647 652,-653 646,-653 646,-653 410,-653 410,-653 404,-653 398,-647 398,-641 398,-641 398,-574 398,-574 398,-568 404,-562 410,-562"/>
<text text-anchor="middle" x="528" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="528" y="-622.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust179" class="cluster">
<title>cluster_system_mem_ctrl</title>
<g id="a_clust179"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_writes_per_switch=16&#10;&#10;vm=Null&#10;power_model=&#10;power_state=system.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M633,-431C633,-431 686,-431 686,-431 692,-431 698,-437 698,-443 698,-443 698,-510 698,-510 698,-516 692,-522 686,-522 686,-522 633,-522 633,-522 627,-522 621,-516 621,-510 621,-510 621,-443 621,-443 621,-437 627,-431 633,-431"/>
<text text-anchor="middle" x="659.5" y="-506.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="659.5" y="-491.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M426.5,-701.5C426.5,-701.5 493.5,-701.5 493.5,-701.5 499.5,-701.5 505.5,-707.5 505.5,-713.5 505.5,-713.5 505.5,-725.5 505.5,-725.5 505.5,-731.5 499.5,-737.5 493.5,-737.5 493.5,-737.5 426.5,-737.5 426.5,-737.5 420.5,-737.5 414.5,-731.5 414.5,-725.5 414.5,-725.5 414.5,-713.5 414.5,-713.5 414.5,-707.5 420.5,-701.5 426.5,-701.5"/>
<text text-anchor="middle" x="460" y="-715.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node15" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M418,-570.5C418,-570.5 502,-570.5 502,-570.5 508,-570.5 514,-576.5 514,-582.5 514,-582.5 514,-594.5 514,-594.5 514,-600.5 508,-606.5 502,-606.5 502,-606.5 418,-606.5 418,-606.5 412,-606.5 406,-600.5 406,-594.5 406,-594.5 406,-582.5 406,-582.5 406,-576.5 412,-570.5 418,-570.5"/>
<text text-anchor="middle" x="460" y="-584.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M460,-701.37C460,-679.78 460,-642.41 460,-616.85"/>
<polygon fill="black" stroke="black" points="463.5,-616.7 460,-606.7 456.5,-616.7 463.5,-616.7"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M143,-32.5C143,-32.5 205,-32.5 205,-32.5 211,-32.5 217,-38.5 217,-44.5 217,-44.5 217,-56.5 217,-56.5 217,-62.5 211,-68.5 205,-68.5 205,-68.5 143,-68.5 143,-68.5 137,-68.5 131,-62.5 131,-56.5 131,-56.5 131,-44.5 131,-44.5 131,-38.5 137,-32.5 143,-32.5"/>
<text text-anchor="middle" x="174" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M334.5,-32.5C334.5,-32.5 401.5,-32.5 401.5,-32.5 407.5,-32.5 413.5,-38.5 413.5,-44.5 413.5,-44.5 413.5,-56.5 413.5,-56.5 413.5,-62.5 407.5,-68.5 401.5,-68.5 401.5,-68.5 334.5,-68.5 334.5,-68.5 328.5,-68.5 322.5,-62.5 322.5,-56.5 322.5,-56.5 322.5,-44.5 322.5,-44.5 322.5,-38.5 328.5,-32.5 334.5,-32.5"/>
<text text-anchor="middle" x="368" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_l1d_cpu_side -->
<g id="node4" class="node">
<title>system_cpu_l1d_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M344.5,-163.5C344.5,-163.5 391.5,-163.5 391.5,-163.5 397.5,-163.5 403.5,-169.5 403.5,-175.5 403.5,-175.5 403.5,-187.5 403.5,-187.5 403.5,-193.5 397.5,-199.5 391.5,-199.5 391.5,-199.5 344.5,-199.5 344.5,-199.5 338.5,-199.5 332.5,-193.5 332.5,-187.5 332.5,-187.5 332.5,-175.5 332.5,-175.5 332.5,-169.5 338.5,-163.5 344.5,-163.5"/>
<text text-anchor="middle" x="368" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_l1d_cpu_side&#45;&gt;system_cpu_dcache_port -->
<g id="edge2" class="edge">
<title>system_cpu_l1d_cpu_side&#45;&gt;system_cpu_dcache_port</title>
<path fill="none" stroke="black" d="M368,-153.23C368,-127.7 368,-90.32 368,-68.7"/>
<polygon fill="black" stroke="black" points="364.5,-153.37 368,-163.37 371.5,-153.37 364.5,-153.37"/>
</g>
<!-- system_cpu_l1d_mem_side -->
<g id="node5" class="node">
<title>system_cpu_l1d_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M246,-163.5C246,-163.5 302,-163.5 302,-163.5 308,-163.5 314,-169.5 314,-175.5 314,-175.5 314,-187.5 314,-187.5 314,-193.5 308,-199.5 302,-199.5 302,-199.5 246,-199.5 246,-199.5 240,-199.5 234,-193.5 234,-187.5 234,-187.5 234,-175.5 234,-175.5 234,-169.5 240,-163.5 246,-163.5"/>
<text text-anchor="middle" x="274" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_l1i_cpu_side -->
<g id="node6" class="node">
<title>system_cpu_l1i_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M150.5,-163.5C150.5,-163.5 197.5,-163.5 197.5,-163.5 203.5,-163.5 209.5,-169.5 209.5,-175.5 209.5,-175.5 209.5,-187.5 209.5,-187.5 209.5,-193.5 203.5,-199.5 197.5,-199.5 197.5,-199.5 150.5,-199.5 150.5,-199.5 144.5,-199.5 138.5,-193.5 138.5,-187.5 138.5,-187.5 138.5,-175.5 138.5,-175.5 138.5,-169.5 144.5,-163.5 150.5,-163.5"/>
<text text-anchor="middle" x="174" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_l1i_cpu_side&#45;&gt;system_cpu_icache_port -->
<g id="edge3" class="edge">
<title>system_cpu_l1i_cpu_side&#45;&gt;system_cpu_icache_port</title>
<path fill="none" stroke="black" d="M174,-153.23C174,-127.7 174,-90.32 174,-68.7"/>
<polygon fill="black" stroke="black" points="170.5,-153.37 174,-163.37 177.5,-153.37 170.5,-153.37"/>
</g>
<!-- system_cpu_l1i_mem_side -->
<g id="node7" class="node">
<title>system_cpu_l1i_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M52,-163.5C52,-163.5 108,-163.5 108,-163.5 114,-163.5 120,-169.5 120,-175.5 120,-175.5 120,-187.5 120,-187.5 120,-193.5 114,-199.5 108,-199.5 108,-199.5 52,-199.5 52,-199.5 46,-199.5 40,-193.5 40,-187.5 40,-187.5 40,-175.5 40,-175.5 40,-169.5 46,-163.5 52,-163.5"/>
<text text-anchor="middle" x="80" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_interrupts_int_requestor -->
<g id="node8" class="node">
<title>system_cpu_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M440.5,-163.5C440.5,-163.5 511.5,-163.5 511.5,-163.5 517.5,-163.5 523.5,-169.5 523.5,-175.5 523.5,-175.5 523.5,-187.5 523.5,-187.5 523.5,-193.5 517.5,-199.5 511.5,-199.5 511.5,-199.5 440.5,-199.5 440.5,-199.5 434.5,-199.5 428.5,-193.5 428.5,-187.5 428.5,-187.5 428.5,-175.5 428.5,-175.5 428.5,-169.5 434.5,-163.5 440.5,-163.5"/>
<text text-anchor="middle" x="476" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu_interrupts_int_responder -->
<g id="node9" class="node">
<title>system_cpu_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M553.5,-163.5C553.5,-163.5 628.5,-163.5 628.5,-163.5 634.5,-163.5 640.5,-169.5 640.5,-175.5 640.5,-175.5 640.5,-187.5 640.5,-187.5 640.5,-193.5 634.5,-199.5 628.5,-199.5 628.5,-199.5 553.5,-199.5 553.5,-199.5 547.5,-199.5 541.5,-193.5 541.5,-187.5 541.5,-187.5 541.5,-175.5 541.5,-175.5 541.5,-169.5 547.5,-163.5 553.5,-163.5"/>
<text text-anchor="middle" x="591" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu_interrupts_pio -->
<g id="node10" class="node">
<title>system_cpu_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M671,-163.5C671,-163.5 701,-163.5 701,-163.5 707,-163.5 713,-169.5 713,-175.5 713,-175.5 713,-187.5 713,-187.5 713,-193.5 707,-199.5 701,-199.5 701,-199.5 671,-199.5 671,-199.5 665,-199.5 659,-193.5 659,-187.5 659,-187.5 659,-175.5 659,-175.5 659,-169.5 665,-163.5 671,-163.5"/>
<text text-anchor="middle" x="686" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_l1_to_l2_cpu_side_ports -->
<g id="node11" class="node">
<title>system_l1_to_l2_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M476,-308.5C476,-308.5 560,-308.5 560,-308.5 566,-308.5 572,-314.5 572,-320.5 572,-320.5 572,-332.5 572,-332.5 572,-338.5 566,-344.5 560,-344.5 560,-344.5 476,-344.5 476,-344.5 470,-344.5 464,-338.5 464,-332.5 464,-332.5 464,-320.5 464,-320.5 464,-314.5 470,-308.5 476,-308.5"/>
<text text-anchor="middle" x="518" y="-322.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_l1_to_l2_cpu_side_ports&#45;&gt;system_cpu_l1d_mem_side -->
<g id="edge4" class="edge">
<title>system_l1_to_l2_cpu_side_ports&#45;&gt;system_cpu_l1d_mem_side</title>
<path fill="none" stroke="black" d="M472.22,-304.99C466.5,-303.02 460.68,-301.29 455,-300 440.78,-296.78 336.02,-300.25 324,-292 292.82,-270.59 280.73,-224.72 276.33,-199.68"/>
<polygon fill="black" stroke="black" points="471.07,-308.3 481.67,-308.48 473.5,-301.73 471.07,-308.3"/>
</g>
<!-- system_l1_to_l2_cpu_side_ports&#45;&gt;system_cpu_l1i_mem_side -->
<g id="edge5" class="edge">
<title>system_l1_to_l2_cpu_side_ports&#45;&gt;system_cpu_l1i_mem_side</title>
<path fill="none" stroke="black" d="M472.48,-304.86C466.69,-302.9 460.77,-301.2 455,-300 437.32,-296.33 145.07,-301.95 130,-292 98.43,-271.16 86.51,-225.05 82.23,-199.82"/>
<polygon fill="black" stroke="black" points="471.46,-308.22 482.05,-308.37 473.87,-301.64 471.46,-308.22"/>
</g>
<!-- system_l1_to_l2_mem_side_ports -->
<g id="node12" class="node">
<title>system_l1_to_l2_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M340,-308.5C340,-308.5 434,-308.5 434,-308.5 440,-308.5 446,-314.5 446,-320.5 446,-320.5 446,-332.5 446,-332.5 446,-338.5 440,-344.5 434,-344.5 434,-344.5 340,-344.5 340,-344.5 334,-344.5 328,-338.5 328,-332.5 328,-332.5 328,-320.5 328,-320.5 328,-314.5 334,-308.5 340,-308.5"/>
<text text-anchor="middle" x="387" y="-322.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_l2cache_cpu_side -->
<g id="node13" class="node">
<title>system_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M475.5,-439.5C475.5,-439.5 522.5,-439.5 522.5,-439.5 528.5,-439.5 534.5,-445.5 534.5,-451.5 534.5,-451.5 534.5,-463.5 534.5,-463.5 534.5,-469.5 528.5,-475.5 522.5,-475.5 522.5,-475.5 475.5,-475.5 475.5,-475.5 469.5,-475.5 463.5,-469.5 463.5,-463.5 463.5,-463.5 463.5,-451.5 463.5,-451.5 463.5,-445.5 469.5,-439.5 475.5,-439.5"/>
<text text-anchor="middle" x="499" y="-453.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_l2cache_cpu_side&#45;&gt;system_l1_to_l2_mem_side_ports -->
<g id="edge6" class="edge">
<title>system_l2cache_cpu_side&#45;&gt;system_l1_to_l2_mem_side_ports</title>
<path fill="none" stroke="black" d="M477.37,-431.59C455.2,-406.05 421.29,-367 401.93,-344.7"/>
<polygon fill="black" stroke="black" points="474.93,-434.11 484.13,-439.37 480.21,-429.52 474.93,-434.11"/>
</g>
<!-- system_l2cache_mem_side -->
<g id="node14" class="node">
<title>system_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M377,-439.5C377,-439.5 433,-439.5 433,-439.5 439,-439.5 445,-445.5 445,-451.5 445,-451.5 445,-463.5 445,-463.5 445,-469.5 439,-475.5 433,-475.5 433,-475.5 377,-475.5 377,-475.5 371,-475.5 365,-469.5 365,-463.5 365,-463.5 365,-451.5 365,-451.5 365,-445.5 371,-439.5 377,-439.5"/>
<text text-anchor="middle" x="405" y="-453.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_interrupts_int_requestor -->
<g id="edge8" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M408.05,-565.8C388.28,-555.21 367.14,-540.67 353,-522 292.59,-442.27 248.15,-373.5 316,-300 331.12,-283.62 397.29,-304.12 416,-292 448.93,-270.67 465.29,-224.77 472.05,-199.7"/>
<polygon fill="black" stroke="black" points="406.51,-568.94 417,-570.39 409.7,-562.71 406.51,-568.94"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2cache_mem_side -->
<g id="edge7" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M448.66,-560.91C437.77,-535.37 421.64,-497.52 412.33,-475.7"/>
<polygon fill="black" stroke="black" points="445.55,-562.54 452.7,-570.37 451.99,-559.8 445.55,-562.54"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node16" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M544,-570.5C544,-570.5 638,-570.5 638,-570.5 644,-570.5 650,-576.5 650,-582.5 650,-582.5 650,-594.5 650,-594.5 650,-600.5 644,-606.5 638,-606.5 638,-606.5 544,-606.5 544,-606.5 538,-606.5 532,-600.5 532,-594.5 532,-594.5 532,-582.5 532,-582.5 532,-576.5 538,-570.5 544,-570.5"/>
<text text-anchor="middle" x="591" y="-584.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_int_responder -->
<g id="edge11" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M591,-570.36C591,-507.36 591,-288.29 591,-210.32"/>
<polygon fill="black" stroke="black" points="594.5,-209.87 591,-199.87 587.5,-209.87 594.5,-209.87"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_pio -->
<g id="edge10" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_pio</title>
<path fill="none" stroke="black" d="M593.22,-570.48C597.13,-541.61 605.87,-481.29 617,-431 635.08,-349.28 663.55,-254.4 677.59,-209.15"/>
<polygon fill="black" stroke="black" points="680.96,-210.1 680.6,-199.52 674.28,-208.02 680.96,-210.1"/>
</g>
<!-- system_mem_ctrl_port -->
<g id="node17" class="node">
<title>system_mem_ctrl_port</title>
<path fill="#94918b" stroke="#000000" d="M642,-439.5C642,-439.5 672,-439.5 672,-439.5 678,-439.5 684,-445.5 684,-451.5 684,-451.5 684,-463.5 684,-463.5 684,-469.5 678,-475.5 672,-475.5 672,-475.5 642,-475.5 642,-475.5 636,-475.5 630,-469.5 630,-463.5 630,-463.5 630,-451.5 630,-451.5 630,-445.5 636,-439.5 642,-439.5"/>
<text text-anchor="middle" x="657" y="-453.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrl_port -->
<g id="edge9" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrl_port</title>
<path fill="none" stroke="black" d="M599.76,-570.37C610.96,-548.49 630.44,-510.41 643.53,-484.83"/>
<polygon fill="black" stroke="black" points="646.76,-486.2 648.2,-475.7 640.53,-483.01 646.76,-486.2"/>
</g>
</g>
</svg>
