(wiring 
# Wiring file created by Allegro PCB Router v17-2-50 made 2016/03/28 at 15:56:36
 (resolution MIL 1000)
# Net A 
 (wire (path TOP 5000  13400000 7500000 13267500 7500000 13267500 7147500
     12500000 7147500 12500000 7100000))
# Net B 
 (wire (path TOP 5000  13400000 7400000 13437500 7400000 13437500 7537500
     13207500 7537500 13207500 7247500 12500000 7247500 12500000 7200000))
# Net B1 
 (wire (path TOP 5000  13100000 7200000 13100000 7162500 12132500 7162500
     12132500 7600000 12200000 7600000))
# Net B2 
 (wire (path TOP 5000  13100000 7300000 13100000 7347500 12162500 7347500
     12162500 7500000 12200000 7500000))
# Net CIN 
 (wire (path TOP 5000  12500000 7500000 12500000 7547500 13457500 7547500
     13457500 7100000 13400000 7100000))
# Net CIN2 
 (wire (path TOP 5000  13100000 7600000 13100000 7557500 12152500 7557500
     12152500 7200000 12200000 7200000))
# Net GND 
 (wire (path TOP 20000  12755000 6930000 12755000 5900000 12800000 5900000))
 (wire (path TOP 20000  12755000 6930000 12200000 6930000 12200000 7000000))
 (wire (path TOP 20000  12755000 6930000 13100000 6930000 13100000 7000000))
# Net N00342 
 (wire (path BOTTOM 5000  12800000 6200000 12800000 6247500 13400000 6247500
     13400000 7000000))
# Net N00349 
 (wire (path BOTTOM 5000  13400000 7300000 13437500 7300000 13437500 6147500
     12800000 6147500 12800000 6100000))
# Net N00364 
 (wire (path TOP 5000  12500000 7000000 12500000 7047500 13327500 7047500
     13327500 7200000 13400000 7200000))
 (wire (path BOTTOM 5000  12500000 7000000 12452500 7000000 12452500 7400000
     12500000 7400000))
# Net N00994 
 (wire (path TOP 5000  12200000 7400000 12200000 7447500 13100000 7447500
     13100000 7500000))
 (wire (path BOTTOM 5000  12200000 7400000 12200000 7300000))
# Net N01138 
 (wire (path BOTTOM 5000  12800000 6500000 12800000 7400000 13100000 7400000))
# Net N01186 
 (wire (path BOTTOM 5000  13100000 7100000 12947500 7100000 12947500 6400000
     12800000 6400000))
# Net VCC 
 (wire (path BOTTOM 20000  13400000 8500000 13330000 8500000 13330000 7600000))
 (wire (path TOP 20000  12600000 8500000 12100000 8500000))
 (wire (path TOP 20000  13000000 8500000 13400000 8500000))
 (wire (path TOP 20000  12600000 8500000 13000000 8500000))
 (wire (path BOTTOM 20000  13330000 7600000 13330000 6500000 13100000 6500000))
 (wire (path TOP 20000  13330000 7600000 13330000 7670000 12500000 7670000
     12500000 7600000))
 (wire (path TOP 20000  13330000 7600000 13400000 7600000))
   (via VIA 13330000 7600000)
# Net Z1 
 (wire (path BOTTOM 5000  12100000 8000000 12100000 7100000 12200000 7100000))
# Net Z2 
 (wire (path BOTTOM 5000  12600000 8000000 12600000 6300000 12800000 6300000))
# Net Z3 
 (wire (path BOTTOM 5000  13000000 8000000 13000000 8047500 12547500 8047500
     12547500 7300000 12500000 7300000))
# Net Z4 
 (wire (path BOTTOM 5000  13400000 8000000 13457500 8000000 13457500 6047500
     12800000 6047500 12800000 6000000))
)
