
L12_Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fc44  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005ac  0800fe18  0800fe18  00010e18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080103c4  080103c4  00012a54  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080103c4  080103c4  000113c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080103cc  080103cc  00012a54  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080103cc  080103cc  000113cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080103d0  080103d0  000113d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000a54  20000000  080103d4  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000808  20000a54  08010e28  00012a54  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000125c  08010e28  0001325c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00012a54  2**0
                  CONTENTS, READONLY
 12 .debug_info   000279fe  00000000  00000000  00012a84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000061ce  00000000  00000000  0003a482  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c60  00000000  00000000  00040650  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000150e  00000000  00000000  000422b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002db6a  00000000  00000000  000437be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002bfb6  00000000  00000000  00071328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00102d21  00000000  00000000  0009d2de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000bc  00000000  00000000  0019ffff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008554  00000000  00000000  001a00bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000091  00000000  00000000  001a8610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00000df5  00000000  00000000  001a86a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000020  00000000  00000000  001a9496  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000a54 	.word	0x20000a54
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800fdfc 	.word	0x0800fdfc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000a58 	.word	0x20000a58
 800020c:	0800fdfc 	.word	0x0800fdfc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b988 	b.w	8000ff0 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9d08      	ldr	r5, [sp, #32]
 8000cfe:	468e      	mov	lr, r1
 8000d00:	4604      	mov	r4, r0
 8000d02:	4688      	mov	r8, r1
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d14a      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d08:	428a      	cmp	r2, r1
 8000d0a:	4617      	mov	r7, r2
 8000d0c:	d962      	bls.n	8000dd4 <__udivmoddi4+0xdc>
 8000d0e:	fab2 f682 	clz	r6, r2
 8000d12:	b14e      	cbz	r6, 8000d28 <__udivmoddi4+0x30>
 8000d14:	f1c6 0320 	rsb	r3, r6, #32
 8000d18:	fa01 f806 	lsl.w	r8, r1, r6
 8000d1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d20:	40b7      	lsls	r7, r6
 8000d22:	ea43 0808 	orr.w	r8, r3, r8
 8000d26:	40b4      	lsls	r4, r6
 8000d28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d2c:	fa1f fc87 	uxth.w	ip, r7
 8000d30:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d34:	0c23      	lsrs	r3, r4, #16
 8000d36:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d3e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d909      	bls.n	8000d5a <__udivmoddi4+0x62>
 8000d46:	18fb      	adds	r3, r7, r3
 8000d48:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d4c:	f080 80ea 	bcs.w	8000f24 <__udivmoddi4+0x22c>
 8000d50:	429a      	cmp	r2, r3
 8000d52:	f240 80e7 	bls.w	8000f24 <__udivmoddi4+0x22c>
 8000d56:	3902      	subs	r1, #2
 8000d58:	443b      	add	r3, r7
 8000d5a:	1a9a      	subs	r2, r3, r2
 8000d5c:	b2a3      	uxth	r3, r4
 8000d5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d6a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d6e:	459c      	cmp	ip, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x8e>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d78:	f080 80d6 	bcs.w	8000f28 <__udivmoddi4+0x230>
 8000d7c:	459c      	cmp	ip, r3
 8000d7e:	f240 80d3 	bls.w	8000f28 <__udivmoddi4+0x230>
 8000d82:	443b      	add	r3, r7
 8000d84:	3802      	subs	r0, #2
 8000d86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d8a:	eba3 030c 	sub.w	r3, r3, ip
 8000d8e:	2100      	movs	r1, #0
 8000d90:	b11d      	cbz	r5, 8000d9a <__udivmoddi4+0xa2>
 8000d92:	40f3      	lsrs	r3, r6
 8000d94:	2200      	movs	r2, #0
 8000d96:	e9c5 3200 	strd	r3, r2, [r5]
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d905      	bls.n	8000dae <__udivmoddi4+0xb6>
 8000da2:	b10d      	cbz	r5, 8000da8 <__udivmoddi4+0xb0>
 8000da4:	e9c5 0100 	strd	r0, r1, [r5]
 8000da8:	2100      	movs	r1, #0
 8000daa:	4608      	mov	r0, r1
 8000dac:	e7f5      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000dae:	fab3 f183 	clz	r1, r3
 8000db2:	2900      	cmp	r1, #0
 8000db4:	d146      	bne.n	8000e44 <__udivmoddi4+0x14c>
 8000db6:	4573      	cmp	r3, lr
 8000db8:	d302      	bcc.n	8000dc0 <__udivmoddi4+0xc8>
 8000dba:	4282      	cmp	r2, r0
 8000dbc:	f200 8105 	bhi.w	8000fca <__udivmoddi4+0x2d2>
 8000dc0:	1a84      	subs	r4, r0, r2
 8000dc2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000dc6:	2001      	movs	r0, #1
 8000dc8:	4690      	mov	r8, r2
 8000dca:	2d00      	cmp	r5, #0
 8000dcc:	d0e5      	beq.n	8000d9a <__udivmoddi4+0xa2>
 8000dce:	e9c5 4800 	strd	r4, r8, [r5]
 8000dd2:	e7e2      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f000 8090 	beq.w	8000efa <__udivmoddi4+0x202>
 8000dda:	fab2 f682 	clz	r6, r2
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f040 80a4 	bne.w	8000f2c <__udivmoddi4+0x234>
 8000de4:	1a8a      	subs	r2, r1, r2
 8000de6:	0c03      	lsrs	r3, r0, #16
 8000de8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dec:	b280      	uxth	r0, r0
 8000dee:	b2bc      	uxth	r4, r7
 8000df0:	2101      	movs	r1, #1
 8000df2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000df6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dfe:	fb04 f20c 	mul.w	r2, r4, ip
 8000e02:	429a      	cmp	r2, r3
 8000e04:	d907      	bls.n	8000e16 <__udivmoddi4+0x11e>
 8000e06:	18fb      	adds	r3, r7, r3
 8000e08:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e0c:	d202      	bcs.n	8000e14 <__udivmoddi4+0x11c>
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	f200 80e0 	bhi.w	8000fd4 <__udivmoddi4+0x2dc>
 8000e14:	46c4      	mov	ip, r8
 8000e16:	1a9b      	subs	r3, r3, r2
 8000e18:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e1c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e20:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e24:	fb02 f404 	mul.w	r4, r2, r4
 8000e28:	429c      	cmp	r4, r3
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x144>
 8000e2c:	18fb      	adds	r3, r7, r3
 8000e2e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e32:	d202      	bcs.n	8000e3a <__udivmoddi4+0x142>
 8000e34:	429c      	cmp	r4, r3
 8000e36:	f200 80ca 	bhi.w	8000fce <__udivmoddi4+0x2d6>
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	1b1b      	subs	r3, r3, r4
 8000e3e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e42:	e7a5      	b.n	8000d90 <__udivmoddi4+0x98>
 8000e44:	f1c1 0620 	rsb	r6, r1, #32
 8000e48:	408b      	lsls	r3, r1
 8000e4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e4e:	431f      	orrs	r7, r3
 8000e50:	fa0e f401 	lsl.w	r4, lr, r1
 8000e54:	fa20 f306 	lsr.w	r3, r0, r6
 8000e58:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e5c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e60:	4323      	orrs	r3, r4
 8000e62:	fa00 f801 	lsl.w	r8, r0, r1
 8000e66:	fa1f fc87 	uxth.w	ip, r7
 8000e6a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e6e:	0c1c      	lsrs	r4, r3, #16
 8000e70:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e74:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e78:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e82:	d909      	bls.n	8000e98 <__udivmoddi4+0x1a0>
 8000e84:	193c      	adds	r4, r7, r4
 8000e86:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e8a:	f080 809c 	bcs.w	8000fc6 <__udivmoddi4+0x2ce>
 8000e8e:	45a6      	cmp	lr, r4
 8000e90:	f240 8099 	bls.w	8000fc6 <__udivmoddi4+0x2ce>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	eba4 040e 	sub.w	r4, r4, lr
 8000e9c:	fa1f fe83 	uxth.w	lr, r3
 8000ea0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ea4:	fb09 4413 	mls	r4, r9, r3, r4
 8000ea8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000eac:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eb0:	45a4      	cmp	ip, r4
 8000eb2:	d908      	bls.n	8000ec6 <__udivmoddi4+0x1ce>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000eba:	f080 8082 	bcs.w	8000fc2 <__udivmoddi4+0x2ca>
 8000ebe:	45a4      	cmp	ip, r4
 8000ec0:	d97f      	bls.n	8000fc2 <__udivmoddi4+0x2ca>
 8000ec2:	3b02      	subs	r3, #2
 8000ec4:	443c      	add	r4, r7
 8000ec6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000eca:	eba4 040c 	sub.w	r4, r4, ip
 8000ece:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ed2:	4564      	cmp	r4, ip
 8000ed4:	4673      	mov	r3, lr
 8000ed6:	46e1      	mov	r9, ip
 8000ed8:	d362      	bcc.n	8000fa0 <__udivmoddi4+0x2a8>
 8000eda:	d05f      	beq.n	8000f9c <__udivmoddi4+0x2a4>
 8000edc:	b15d      	cbz	r5, 8000ef6 <__udivmoddi4+0x1fe>
 8000ede:	ebb8 0203 	subs.w	r2, r8, r3
 8000ee2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ee6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eea:	fa22 f301 	lsr.w	r3, r2, r1
 8000eee:	431e      	orrs	r6, r3
 8000ef0:	40cc      	lsrs	r4, r1
 8000ef2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	e74f      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000efa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000efe:	0c01      	lsrs	r1, r0, #16
 8000f00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f04:	b280      	uxth	r0, r0
 8000f06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f0a:	463b      	mov	r3, r7
 8000f0c:	4638      	mov	r0, r7
 8000f0e:	463c      	mov	r4, r7
 8000f10:	46b8      	mov	r8, r7
 8000f12:	46be      	mov	lr, r7
 8000f14:	2620      	movs	r6, #32
 8000f16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f1a:	eba2 0208 	sub.w	r2, r2, r8
 8000f1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f22:	e766      	b.n	8000df2 <__udivmoddi4+0xfa>
 8000f24:	4601      	mov	r1, r0
 8000f26:	e718      	b.n	8000d5a <__udivmoddi4+0x62>
 8000f28:	4610      	mov	r0, r2
 8000f2a:	e72c      	b.n	8000d86 <__udivmoddi4+0x8e>
 8000f2c:	f1c6 0220 	rsb	r2, r6, #32
 8000f30:	fa2e f302 	lsr.w	r3, lr, r2
 8000f34:	40b7      	lsls	r7, r6
 8000f36:	40b1      	lsls	r1, r6
 8000f38:	fa20 f202 	lsr.w	r2, r0, r2
 8000f3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f40:	430a      	orrs	r2, r1
 8000f42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f46:	b2bc      	uxth	r4, r7
 8000f48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f4c:	0c11      	lsrs	r1, r2, #16
 8000f4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f52:	fb08 f904 	mul.w	r9, r8, r4
 8000f56:	40b0      	lsls	r0, r6
 8000f58:	4589      	cmp	r9, r1
 8000f5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f5e:	b280      	uxth	r0, r0
 8000f60:	d93e      	bls.n	8000fe0 <__udivmoddi4+0x2e8>
 8000f62:	1879      	adds	r1, r7, r1
 8000f64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f68:	d201      	bcs.n	8000f6e <__udivmoddi4+0x276>
 8000f6a:	4589      	cmp	r9, r1
 8000f6c:	d81f      	bhi.n	8000fae <__udivmoddi4+0x2b6>
 8000f6e:	eba1 0109 	sub.w	r1, r1, r9
 8000f72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f76:	fb09 f804 	mul.w	r8, r9, r4
 8000f7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f84:	4542      	cmp	r2, r8
 8000f86:	d229      	bcs.n	8000fdc <__udivmoddi4+0x2e4>
 8000f88:	18ba      	adds	r2, r7, r2
 8000f8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f8e:	d2c4      	bcs.n	8000f1a <__udivmoddi4+0x222>
 8000f90:	4542      	cmp	r2, r8
 8000f92:	d2c2      	bcs.n	8000f1a <__udivmoddi4+0x222>
 8000f94:	f1a9 0102 	sub.w	r1, r9, #2
 8000f98:	443a      	add	r2, r7
 8000f9a:	e7be      	b.n	8000f1a <__udivmoddi4+0x222>
 8000f9c:	45f0      	cmp	r8, lr
 8000f9e:	d29d      	bcs.n	8000edc <__udivmoddi4+0x1e4>
 8000fa0:	ebbe 0302 	subs.w	r3, lr, r2
 8000fa4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fa8:	3801      	subs	r0, #1
 8000faa:	46e1      	mov	r9, ip
 8000fac:	e796      	b.n	8000edc <__udivmoddi4+0x1e4>
 8000fae:	eba7 0909 	sub.w	r9, r7, r9
 8000fb2:	4449      	add	r1, r9
 8000fb4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fb8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fbc:	fb09 f804 	mul.w	r8, r9, r4
 8000fc0:	e7db      	b.n	8000f7a <__udivmoddi4+0x282>
 8000fc2:	4673      	mov	r3, lr
 8000fc4:	e77f      	b.n	8000ec6 <__udivmoddi4+0x1ce>
 8000fc6:	4650      	mov	r0, sl
 8000fc8:	e766      	b.n	8000e98 <__udivmoddi4+0x1a0>
 8000fca:	4608      	mov	r0, r1
 8000fcc:	e6fd      	b.n	8000dca <__udivmoddi4+0xd2>
 8000fce:	443b      	add	r3, r7
 8000fd0:	3a02      	subs	r2, #2
 8000fd2:	e733      	b.n	8000e3c <__udivmoddi4+0x144>
 8000fd4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fd8:	443b      	add	r3, r7
 8000fda:	e71c      	b.n	8000e16 <__udivmoddi4+0x11e>
 8000fdc:	4649      	mov	r1, r9
 8000fde:	e79c      	b.n	8000f1a <__udivmoddi4+0x222>
 8000fe0:	eba1 0109 	sub.w	r1, r1, r9
 8000fe4:	46c4      	mov	ip, r8
 8000fe6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fea:	fb09 f804 	mul.w	r8, r9, r4
 8000fee:	e7c4      	b.n	8000f7a <__udivmoddi4+0x282>

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <BH1750_Init>:
 *       Uses blocking mode I2C transmitting routine.
 * @param[in] hbh1750 :  BH1750 digital light sensor handler
 * @return None
 */
void BH1750_Init(BH1750_HandleTypeDef* hbh1750)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b086      	sub	sp, #24
 8000ff8:	af02      	add	r7, sp, #8
 8000ffa:	6078      	str	r0, [r7, #4]
  uint8_t command;

  command = BH1750_POWER_ON;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(hbh1750->I2C, hbh1750->Address, &command, BH1750_COMMAND_SIZE, hbh1750->Timeout);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	6818      	ldr	r0, [r3, #0]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	791b      	ldrb	r3, [r3, #4]
 8001008:	4619      	mov	r1, r3
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	689b      	ldr	r3, [r3, #8]
 800100e:	f107 020f 	add.w	r2, r7, #15
 8001012:	9300      	str	r3, [sp, #0]
 8001014:	2301      	movs	r3, #1
 8001016:	f005 fcab 	bl	8006970 <HAL_I2C_Master_Transmit>

  command = BH1750_CONTINOUS_H_RES_MODE;
 800101a:	2310      	movs	r3, #16
 800101c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(hbh1750->I2C, hbh1750->Address, &command, BH1750_COMMAND_SIZE, hbh1750->Timeout);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6818      	ldr	r0, [r3, #0]
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	791b      	ldrb	r3, [r3, #4]
 8001026:	4619      	mov	r1, r3
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	689b      	ldr	r3, [r3, #8]
 800102c:	f107 020f 	add.w	r2, r7, #15
 8001030:	9300      	str	r3, [sp, #0]
 8001032:	2301      	movs	r3, #1
 8001034:	f005 fc9c 	bl	8006970 <HAL_I2C_Master_Transmit>
}
 8001038:	bf00      	nop
 800103a:	3710      	adds	r7, #16
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}

08001040 <BH1750_ReadIlluminance_lux>:
 * @note Uses blocking mode I2C receiving routine.
 * @param[in] hbh1750 : BH1750 digital light sensor handler
 * @return Measurement result in lux [lx]
 */
float BH1750_ReadIlluminance_lux(BH1750_HandleTypeDef* hbh1750)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b086      	sub	sp, #24
 8001044:	af02      	add	r7, sp, #8
 8001046:	6078      	str	r0, [r7, #4]
  uint8_t rxarray[BH1750_DATA_SIZE];

  HAL_I2C_Master_Receive(hbh1750->I2C, hbh1750->Address, rxarray, BH1750_DATA_SIZE, hbh1750->Timeout);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6818      	ldr	r0, [r3, #0]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	791b      	ldrb	r3, [r3, #4]
 8001050:	4619      	mov	r1, r3
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	689b      	ldr	r3, [r3, #8]
 8001056:	f107 020c 	add.w	r2, r7, #12
 800105a:	9300      	str	r3, [sp, #0]
 800105c:	2302      	movs	r3, #2
 800105e:	f005 fd9f 	bl	8006ba0 <HAL_I2C_Master_Receive>
  hbh1750->Readout = ((rxarray[BH1750_DATA_MSB]<<8) | rxarray[BH1750_DATA_LSB]) / 1.2f; // @see BH1750 technical note p. 10;
 8001062:	7b3b      	ldrb	r3, [r7, #12]
 8001064:	021b      	lsls	r3, r3, #8
 8001066:	7b7a      	ldrb	r2, [r7, #13]
 8001068:	4313      	orrs	r3, r2
 800106a:	ee07 3a90 	vmov	s15, r3
 800106e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001072:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8001094 <BH1750_ReadIlluminance_lux+0x54>
 8001076:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	edc3 7a03 	vstr	s15, [r3, #12]

  return hbh1750->Readout;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	68db      	ldr	r3, [r3, #12]
 8001084:	ee07 3a90 	vmov	s15, r3
}
 8001088:	eeb0 0a67 	vmov.f32	s0, s15
 800108c:	3710      	adds	r7, #16
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	3f99999a 	.word	0x3f99999a

08001098 <BMP2_Init>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
int8_t BMP2_Init(struct bmp2_dev* dev)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b086      	sub	sp, #24
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint32_t meas_time;
  struct bmp2_config conf;

  rslt = bmp2_init(dev);
 80010a0:	6878      	ldr	r0, [r7, #4]
 80010a2:	f000 f915 	bl	80012d0 <bmp2_init>
 80010a6:	4603      	mov	r3, r0
 80010a8:	75fb      	strb	r3, [r7, #23]

  /* Always read the current settings before writing, especially when all the configuration is not modified */
  rslt = bmp2_get_config(&conf, dev);
 80010aa:	f107 0308 	add.w	r3, r7, #8
 80010ae:	6879      	ldr	r1, [r7, #4]
 80010b0:	4618      	mov	r0, r3
 80010b2:	f000 f9fa 	bl	80014aa <bmp2_get_config>
 80010b6:	4603      	mov	r3, r0
 80010b8:	75fb      	strb	r3, [r7, #23]

  /* Configuring the over-sampling mode, filter coefficient and output data rate */
  /* Overwrite the desired settings */
  conf.filter = BMP2_FILTER_COEFF_8;
 80010ba:	2303      	movs	r3, #3
 80010bc:	733b      	strb	r3, [r7, #12]
  /* Over-sampling mode is set as ultra low resolution i.e., os_pres = 1x and os_temp = 1x */
  conf.os_mode = BMP2_OS_MODE_ULTRA_LOW_POWER;
 80010be:	2300      	movs	r3, #0
 80010c0:	72fb      	strb	r3, [r7, #11]
  /* Setting the output data rate */
  conf.odr = BMP2_ODR_250_MS;
 80010c2:	2303      	movs	r3, #3
 80010c4:	72bb      	strb	r3, [r7, #10]

  rslt = bmp2_set_config(&conf, dev);
 80010c6:	f107 0308 	add.w	r3, r7, #8
 80010ca:	6879      	ldr	r1, [r7, #4]
 80010cc:	4618      	mov	r0, r3
 80010ce:	f000 fa2c 	bl	800152a <bmp2_set_config>
 80010d2:	4603      	mov	r3, r0
 80010d4:	75fb      	strb	r3, [r7, #23]

  /* Set normal power mode */
  rslt = bmp2_set_power_mode(BMP2_POWERMODE_NORMAL, &conf, dev);
 80010d6:	f107 0308 	add.w	r3, r7, #8
 80010da:	687a      	ldr	r2, [r7, #4]
 80010dc:	4619      	mov	r1, r3
 80010de:	2003      	movs	r0, #3
 80010e0:	f000 fa5e 	bl	80015a0 <bmp2_set_power_mode>
 80010e4:	4603      	mov	r3, r0
 80010e6:	75fb      	strb	r3, [r7, #23]

  /* Calculate measurement time in microseconds */
  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
 80010e8:	f107 0108 	add.w	r1, r7, #8
 80010ec:	f107 0310 	add.w	r3, r7, #16
 80010f0:	687a      	ldr	r2, [r7, #4]
 80010f2:	4618      	mov	r0, r3
 80010f4:	f000 faea 	bl	80016cc <bmp2_compute_meas_time>
 80010f8:	4603      	mov	r3, r0
 80010fa:	75fb      	strb	r3, [r7, #23]

  return rslt;
 80010fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001100:	4618      	mov	r0, r3
 8001102:	3718      	adds	r7, #24
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}

08001108 <bmp2_spi_read>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b086      	sub	sp, #24
 800110c:	af00      	add	r7, sp, #0
 800110e:	60b9      	str	r1, [r7, #8]
 8001110:	607a      	str	r2, [r7, #4]
 8001112:	603b      	str	r3, [r7, #0]
 8001114:	4603      	mov	r3, r0
 8001116:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI read routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 8001118:	2300      	movs	r3, #0
 800111a:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 800111c:	2300      	movs	r3, #0
 800111e:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8001124:	693b      	ldr	r3, [r7, #16]
 8001126:	6858      	ldr	r0, [r3, #4]
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	891b      	ldrh	r3, [r3, #8]
 800112c:	2200      	movs	r2, #0
 800112e:	4619      	mov	r1, r3
 8001130:	f005 fb68 	bl	8006804 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI , &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8001134:	693b      	ldr	r3, [r7, #16]
 8001136:	6818      	ldr	r0, [r3, #0]
 8001138:	f107 010f 	add.w	r1, r7, #15
 800113c:	2305      	movs	r3, #5
 800113e:	2201      	movs	r2, #1
 8001140:	f007 fb27 	bl	8008792 <HAL_SPI_Transmit>
 8001144:	4603      	mov	r3, r0
 8001146:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Receive( hbmp2->SPI,  reg_data, length,            BMP2_TIMEOUT);
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	6818      	ldr	r0, [r3, #0]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	b29a      	uxth	r2, r3
 8001150:	2305      	movs	r3, #5
 8001152:	68b9      	ldr	r1, [r7, #8]
 8001154:	f007 fc93 	bl	8008a7e <HAL_SPI_Receive>
 8001158:	4603      	mov	r3, r0
 800115a:	461a      	mov	r2, r3
 800115c:	7dbb      	ldrb	r3, [r7, #22]
 800115e:	4413      	add	r3, r2
 8001160:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	6858      	ldr	r0, [r3, #4]
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	891b      	ldrh	r3, [r3, #8]
 800116a:	2201      	movs	r2, #1
 800116c:	4619      	mov	r1, r3
 800116e:	f005 fb49 	bl	8006804 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 8001172:	7dbb      	ldrb	r3, [r7, #22]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <bmp2_spi_read+0x74>
    iError = -1;
 8001178:	23ff      	movs	r3, #255	@ 0xff
 800117a:	75fb      	strb	r3, [r7, #23]

  return iError;
 800117c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001180:	4618      	mov	r0, r3
 8001182:	3718      	adds	r7, #24
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}

08001188 <bmp2_spi_write>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b086      	sub	sp, #24
 800118c:	af00      	add	r7, sp, #0
 800118e:	60b9      	str	r1, [r7, #8]
 8001190:	607a      	str	r2, [r7, #4]
 8001192:	603b      	str	r3, [r7, #0]
 8001194:	4603      	mov	r3, r0
 8001196:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI write routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 8001198:	2300      	movs	r3, #0
 800119a:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 800119c:	2300      	movs	r3, #0
 800119e:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	6858      	ldr	r0, [r3, #4]
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	891b      	ldrh	r3, [r3, #8]
 80011ac:	2200      	movs	r2, #0
 80011ae:	4619      	mov	r1, r3
 80011b0:	f005 fb28 	bl	8006804 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI, &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	6818      	ldr	r0, [r3, #0]
 80011b8:	f107 010f 	add.w	r1, r7, #15
 80011bc:	2305      	movs	r3, #5
 80011be:	2201      	movs	r2, #1
 80011c0:	f007 fae7 	bl	8008792 <HAL_SPI_Transmit>
 80011c4:	4603      	mov	r3, r0
 80011c6:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Transmit(hbmp2->SPI, (uint8_t*)reg_data, length,   BMP2_TIMEOUT);
 80011c8:	693b      	ldr	r3, [r7, #16]
 80011ca:	6818      	ldr	r0, [r3, #0]
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	b29a      	uxth	r2, r3
 80011d0:	2305      	movs	r3, #5
 80011d2:	68b9      	ldr	r1, [r7, #8]
 80011d4:	f007 fadd 	bl	8008792 <HAL_SPI_Transmit>
 80011d8:	4603      	mov	r3, r0
 80011da:	461a      	mov	r2, r3
 80011dc:	7dbb      	ldrb	r3, [r7, #22]
 80011de:	4413      	add	r3, r2
 80011e0:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	6858      	ldr	r0, [r3, #4]
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	891b      	ldrh	r3, [r3, #8]
 80011ea:	2201      	movs	r2, #1
 80011ec:	4619      	mov	r1, r3
 80011ee:	f005 fb09 	bl	8006804 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 80011f2:	7dbb      	ldrb	r3, [r7, #22]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <bmp2_spi_write+0x74>
    iError = -1;
 80011f8:	23ff      	movs	r3, #255	@ 0xff
 80011fa:	75fb      	strb	r3, [r7, #23]

  return iError;
 80011fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001200:	4618      	mov	r0, r3
 8001202:	3718      	adds	r7, #24
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}

08001208 <bmp2_delay_us>:
 *  @param[in] intf_ptr   : Interface pointer
 *
 *  @return void.
 */
void bmp2_delay_us(uint32_t period_us, void *intf_ptr)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	6039      	str	r1, [r7, #0]
  UNUSED(intf_ptr);
  HAL_Delay(period_us / 1000uL);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4a05      	ldr	r2, [pc, #20]	@ (800122c <bmp2_delay_us+0x24>)
 8001216:	fba2 2303 	umull	r2, r3, r2, r3
 800121a:	099b      	lsrs	r3, r3, #6
 800121c:	4618      	mov	r0, r3
 800121e:	f003 fe43 	bl	8004ea8 <HAL_Delay>
}
 8001222:	bf00      	nop
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	10624dd3 	.word	0x10624dd3

08001230 <BMP2_ReadTemperature_degC>:
 *  @param[in]  dev   : BMP2xx device structure
 *
 *  @return Temperature measurement [degC]
 */
double BMP2_ReadTemperature_degC(struct bmp2_dev *dev)
{
 8001230:	b590      	push	{r4, r7, lr}
 8001232:	b08d      	sub	sp, #52	@ 0x34
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  int8_t rslt = BMP2_E_NULL_PTR;
 8001238:	23ff      	movs	r3, #255	@ 0xff
 800123a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  struct bmp2_status status;
  struct bmp2_data comp_data;
  double temp = NAN;
 800123e:	f04f 0200 	mov.w	r2, #0
 8001242:	4b22      	ldr	r3, [pc, #136]	@ (80012cc <BMP2_ReadTemperature_degC+0x9c>)
 8001244:	e9c7 2308 	strd	r2, r3, [r7, #32]
  int8_t try = BMP2_GET_MAX_RETRY(dev);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	899b      	ldrh	r3, [r3, #12]
 800124e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  do {
    /* Read sensor status */
    rslt = bmp2_get_status(&status, dev);
 8001252:	f107 031c 	add.w	r3, r7, #28
 8001256:	6879      	ldr	r1, [r7, #4]
 8001258:	4618      	mov	r0, r3
 800125a:	f000 f975 	bl	8001548 <bmp2_get_status>
 800125e:	4603      	mov	r3, r0
 8001260:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    /* Read compensated data */
    rslt = bmp2_get_sensor_data(&comp_data, dev);
 8001264:	f107 0308 	add.w	r3, r7, #8
 8001268:	6879      	ldr	r1, [r7, #4]
 800126a:	4618      	mov	r0, r3
 800126c:	f000 f9ad 	bl	80015ca <bmp2_get_sensor_data>
 8001270:	4603      	mov	r3, r0
 8001272:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    temp = comp_data.temperature;
 8001276:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800127a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    try--;
 800127e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001282:	b2db      	uxtb	r3, r3
 8001284:	3b01      	subs	r3, #1
 8001286:	b2db      	uxtb	r3, r3
 8001288:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 800128c:	7f3b      	ldrb	r3, [r7, #28]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d003      	beq.n	800129a <BMP2_ReadTemperature_degC+0x6a>
 8001292:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001296:	2b00      	cmp	r3, #0
 8001298:	dcdb      	bgt.n	8001252 <BMP2_ReadTemperature_degC+0x22>

  /* Save reading result in sensor handler */
  BMP2_GET_TEMP(dev) = temp;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	685c      	ldr	r4, [r3, #4]
 800129e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80012a2:	f7ff fcc1 	bl	8000c28 <__aeabi_d2f>
 80012a6:	4603      	mov	r3, r0
 80012a8:	6123      	str	r3, [r4, #16]
  BMP2_GET_STATUS(dev) = rslt;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80012b2:	729a      	strb	r2, [r3, #10]

  return temp;
 80012b4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80012b8:	ec43 2b17 	vmov	d7, r2, r3
}
 80012bc:	eeb0 0a47 	vmov.f32	s0, s14
 80012c0:	eef0 0a67 	vmov.f32	s1, s15
 80012c4:	3734      	adds	r7, #52	@ 0x34
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd90      	pop	{r4, r7, pc}
 80012ca:	bf00      	nop
 80012cc:	7ff80000 	.word	0x7ff80000

080012d0 <bmp2_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp2_init(struct bmp2_dev *dev)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f000 fa49 	bl	8001770 <null_ptr_check>
 80012de:	4603      	mov	r3, r0
 80012e0:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP2_OK)
 80012e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d117      	bne.n	800131a <bmp2_init+0x4a>
    {
        rslt = bmp2_get_regs(BMP2_REG_CHIP_ID, &dev->chip_id, 1, dev);
 80012ea:	6879      	ldr	r1, [r7, #4]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2201      	movs	r2, #1
 80012f0:	20d0      	movs	r0, #208	@ 0xd0
 80012f2:	f000 f818 	bl	8001326 <bmp2_get_regs>
 80012f6:	4603      	mov	r3, r0
 80012f8:	73fb      	strb	r3, [r7, #15]

        /* Check for chip id validity */
        if (rslt == BMP2_OK)
 80012fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d10b      	bne.n	800131a <bmp2_init+0x4a>
        {
            if (dev->chip_id == BMP2_CHIP_ID)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	2b58      	cmp	r3, #88	@ 0x58
 8001308:	d105      	bne.n	8001316 <bmp2_init+0x46>
            {
                rslt = get_calib_param(dev);
 800130a:	6878      	ldr	r0, [r7, #4]
 800130c:	f000 fa7b 	bl	8001806 <get_calib_param>
 8001310:	4603      	mov	r3, r0
 8001312:	73fb      	strb	r3, [r7, #15]
 8001314:	e001      	b.n	800131a <bmp2_init+0x4a>
            }
            else
            {
                rslt = BMP2_E_DEV_NOT_FOUND;
 8001316:	23fc      	movs	r3, #252	@ 0xfc
 8001318:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 800131a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800131e:	4618      	mov	r0, r3
 8001320:	3710      	adds	r7, #16
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}

08001326 <bmp2_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp2_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 8001326:	b590      	push	{r4, r7, lr}
 8001328:	b087      	sub	sp, #28
 800132a:	af00      	add	r7, sp, #0
 800132c:	60b9      	str	r1, [r7, #8]
 800132e:	607a      	str	r2, [r7, #4]
 8001330:	603b      	str	r3, [r7, #0]
 8001332:	4603      	mov	r3, r0
 8001334:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8001336:	6838      	ldr	r0, [r7, #0]
 8001338:	f000 fa1a 	bl	8001770 <null_ptr_check>
 800133c:	4603      	mov	r3, r0
 800133e:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (reg_data != NULL))
 8001340:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d11e      	bne.n	8001386 <bmp2_get_regs+0x60>
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d01b      	beq.n	8001386 <bmp2_get_regs+0x60>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP2_SPI_INTF)
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	785b      	ldrb	r3, [r3, #1]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d103      	bne.n	800135e <bmp2_get_regs+0x38>
        {
            reg_addr = reg_addr | BMP2_SPI_RD_MASK;
 8001356:	7bfb      	ldrb	r3, [r7, #15]
 8001358:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800135c:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	68dc      	ldr	r4, [r3, #12]
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	7bf8      	ldrb	r0, [r7, #15]
 8001368:	687a      	ldr	r2, [r7, #4]
 800136a:	68b9      	ldr	r1, [r7, #8]
 800136c:	47a0      	blx	r4
 800136e:	4603      	mov	r3, r0
 8001370:	461a      	mov	r2, r3
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	721a      	strb	r2, [r3, #8]

        /* Check for communication error and mask with an internal error code */
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d004      	beq.n	800138a <bmp2_get_regs+0x64>
        {
            rslt = BMP2_E_COM_FAIL;
 8001380:	23fe      	movs	r3, #254	@ 0xfe
 8001382:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 8001384:	e001      	b.n	800138a <bmp2_get_regs+0x64>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001386:	23ff      	movs	r3, #255	@ 0xff
 8001388:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800138a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800138e:	4618      	mov	r0, r3
 8001390:	371c      	adds	r7, #28
 8001392:	46bd      	mov	sp, r7
 8001394:	bd90      	pop	{r4, r7, pc}

08001396 <bmp2_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp2_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 8001396:	b590      	push	{r4, r7, lr}
 8001398:	b08b      	sub	sp, #44	@ 0x2c
 800139a:	af00      	add	r7, sp, #0
 800139c:	60f8      	str	r0, [r7, #12]
 800139e:	60b9      	str	r1, [r7, #8]
 80013a0:	607a      	str	r2, [r7, #4]
 80013a2:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > BMP2_MAX_LEN)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2b04      	cmp	r3, #4
 80013a8:	d901      	bls.n	80013ae <bmp2_set_regs+0x18>
    {
        len = BMP2_MAX_LEN;
 80013aa:	2304      	movs	r3, #4
 80013ac:	607b      	str	r3, [r7, #4]
    }

    rslt = null_ptr_check(dev);
 80013ae:	6838      	ldr	r0, [r7, #0]
 80013b0:	f000 f9de 	bl	8001770 <null_ptr_check>
 80013b4:	4603      	mov	r3, r0
 80013b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if ((rslt == BMP2_OK) && (reg_addr != NULL) && (reg_data != NULL))
 80013ba:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d150      	bne.n	8001464 <bmp2_set_regs+0xce>
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d04d      	beq.n	8001464 <bmp2_set_regs+0xce>
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d04a      	beq.n	8001464 <bmp2_set_regs+0xce>
    {
        if (len > 0)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d043      	beq.n	800145c <bmp2_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	753b      	strb	r3, [r7, #20]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP2_SPI_INTF)
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	785b      	ldrb	r3, [r3, #1]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d114      	bne.n	800140c <bmp2_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80013e2:	2300      	movs	r3, #0
 80013e4:	77fb      	strb	r3, [r7, #31]
 80013e6:	e00d      	b.n	8001404 <bmp2_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & BMP2_SPI_WR_MASK;
 80013e8:	7ffb      	ldrb	r3, [r7, #31]
 80013ea:	68fa      	ldr	r2, [r7, #12]
 80013ec:	4413      	add	r3, r2
 80013ee:	781a      	ldrb	r2, [r3, #0]
 80013f0:	7ffb      	ldrb	r3, [r7, #31]
 80013f2:	68f9      	ldr	r1, [r7, #12]
 80013f4:	440b      	add	r3, r1
 80013f6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80013fa:	b2d2      	uxtb	r2, r2
 80013fc:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80013fe:	7ffb      	ldrb	r3, [r7, #31]
 8001400:	3301      	adds	r3, #1
 8001402:	77fb      	strb	r3, [r7, #31]
 8001404:	7ffb      	ldrb	r3, [r7, #31]
 8001406:	687a      	ldr	r2, [r7, #4]
 8001408:	429a      	cmp	r2, r3
 800140a:	d8ed      	bhi.n	80013e8 <bmp2_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2b01      	cmp	r3, #1
 8001410:	d90b      	bls.n	800142a <bmp2_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for burst write */
                interleave_data(reg_addr, temp_buff, reg_data, len);
 8001412:	f107 0114 	add.w	r1, r7, #20
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	68ba      	ldr	r2, [r7, #8]
 800141a:	68f8      	ldr	r0, [r7, #12]
 800141c:	f000 f9c8 	bl	80017b0 <interleave_data>
                temp_len = ((len * 2) - 1);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	005b      	lsls	r3, r3, #1
 8001424:	3b01      	subs	r3, #1
 8001426:	623b      	str	r3, [r7, #32]
 8001428:	e001      	b.n	800142e <bmp2_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	691c      	ldr	r4, [r3, #16]
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	7818      	ldrb	r0, [r3, #0]
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	f107 0114 	add.w	r1, r7, #20
 800143e:	6a3a      	ldr	r2, [r7, #32]
 8001440:	47a0      	blx	r4
 8001442:	4603      	mov	r3, r0
 8001444:	461a      	mov	r2, r3
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	721a      	strb	r2, [r3, #8]

            /* Check for communication error and mask with an internal error code */
            if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d00b      	beq.n	800146c <bmp2_set_regs+0xd6>
            {
                rslt = BMP2_E_COM_FAIL;
 8001454:	23fe      	movs	r3, #254	@ 0xfe
 8001456:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 800145a:	e007      	b.n	800146c <bmp2_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BMP2_E_INVALID_LEN;
 800145c:	23fd      	movs	r3, #253	@ 0xfd
 800145e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 8001462:	e003      	b.n	800146c <bmp2_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001464:	23ff      	movs	r3, #255	@ 0xff
 8001466:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800146a:	e000      	b.n	800146e <bmp2_set_regs+0xd8>
        if (len > 0)
 800146c:	bf00      	nop
    }

    return rslt;
 800146e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8001472:	4618      	mov	r0, r3
 8001474:	372c      	adds	r7, #44	@ 0x2c
 8001476:	46bd      	mov	sp, r7
 8001478:	bd90      	pop	{r4, r7, pc}

0800147a <bmp2_soft_reset>:

/*!
 * @brief This API triggers the soft-reset of the sensor.
 */
int8_t bmp2_soft_reset(struct bmp2_dev *dev)
{
 800147a:	b580      	push	{r7, lr}
 800147c:	b084      	sub	sp, #16
 800147e:	af00      	add	r7, sp, #0
 8001480:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP2_REG_SOFT_RESET;
 8001482:	23e0      	movs	r3, #224	@ 0xe0
 8001484:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP2_SOFT_RESET_CMD;
 8001486:	23b6      	movs	r3, #182	@ 0xb6
 8001488:	737b      	strb	r3, [r7, #13]

    rslt = bmp2_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 800148a:	f107 010d 	add.w	r1, r7, #13
 800148e:	f107 000e 	add.w	r0, r7, #14
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2201      	movs	r2, #1
 8001496:	f7ff ff7e 	bl	8001396 <bmp2_set_regs>
 800149a:	4603      	mov	r3, r0
 800149c:	73fb      	strb	r3, [r7, #15]

    return rslt;
 800149e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3710      	adds	r7, #16
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}

080014aa <bmp2_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp2_get_config(struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80014aa:	b580      	push	{r7, lr}
 80014ac:	b084      	sub	sp, #16
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	6078      	str	r0, [r7, #4]
 80014b2:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 80014b4:	2300      	movs	r3, #0
 80014b6:	81bb      	strh	r3, [r7, #12]

    if (conf != NULL)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d02d      	beq.n	800151a <bmp2_get_config+0x70>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 80014be:	f107 010c 	add.w	r1, r7, #12
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	2202      	movs	r2, #2
 80014c6:	20f4      	movs	r0, #244	@ 0xf4
 80014c8:	f7ff ff2d 	bl	8001326 <bmp2_get_regs>
 80014cc:	4603      	mov	r3, r0
 80014ce:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 80014d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d122      	bne.n	800151e <bmp2_get_config+0x74>
        {
            conf->os_temp = BMP2_GET_BITS(temp[0], BMP2_OS_TEMP);
 80014d8:	7b3b      	ldrb	r3, [r7, #12]
 80014da:	095b      	lsrs	r3, r3, #5
 80014dc:	b2da      	uxtb	r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP2_GET_BITS(temp[0], BMP2_OS_PRES);
 80014e2:	7b3b      	ldrb	r3, [r7, #12]
 80014e4:	109b      	asrs	r3, r3, #2
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	f003 0307 	and.w	r3, r3, #7
 80014ec:	b2da      	uxtb	r2, r3
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP2_GET_BITS(temp[1], BMP2_STANDBY_DURN);
 80014f2:	7b7b      	ldrb	r3, [r7, #13]
 80014f4:	095b      	lsrs	r3, r3, #5
 80014f6:	b2da      	uxtb	r2, r3
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP2_GET_BITS(temp[1], BMP2_FILTER);
 80014fc:	7b7b      	ldrb	r3, [r7, #13]
 80014fe:	109b      	asrs	r3, r3, #2
 8001500:	b2db      	uxtb	r3, r3
 8001502:	f003 0307 	and.w	r3, r3, #7
 8001506:	b2da      	uxtb	r2, r3
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	711a      	strb	r2, [r3, #4]
            conf->spi3w_en = BMP2_GET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE);
 800150c:	7b7b      	ldrb	r3, [r7, #13]
 800150e:	f003 0301 	and.w	r3, r3, #1
 8001512:	b2da      	uxtb	r2, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	715a      	strb	r2, [r3, #5]
 8001518:	e001      	b.n	800151e <bmp2_get_config+0x74>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800151a:	23ff      	movs	r3, #255	@ 0xff
 800151c:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800151e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001522:	4618      	mov	r0, r3
 8001524:	3710      	adds	r7, #16
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}

0800152a <bmp2_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the over-sampling mode, power mode configuration,
 * sleep duration and IIR filter coefficient.
 */
int8_t bmp2_set_config(const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 800152a:	b580      	push	{r7, lr}
 800152c:	b082      	sub	sp, #8
 800152e:	af00      	add	r7, sp, #0
 8001530:	6078      	str	r0, [r7, #4]
 8001532:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP2_POWERMODE_SLEEP, conf, dev);
 8001534:	683a      	ldr	r2, [r7, #0]
 8001536:	6879      	ldr	r1, [r7, #4]
 8001538:	2000      	movs	r0, #0
 800153a:	f000 fa0b 	bl	8001954 <conf_sensor>
 800153e:	4603      	mov	r3, r0
}
 8001540:	4618      	mov	r0, r3
 8001542:	3708      	adds	r7, #8
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}

08001548 <bmp2_get_status>:

/*!
 * @brief This API reads the status register
 */
int8_t bmp2_get_status(struct bmp2_status *status, struct bmp2_dev *dev)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp;

    if (status != NULL)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d01b      	beq.n	8001590 <bmp2_get_status+0x48>
    {
        rslt = bmp2_get_regs(BMP2_REG_STATUS, &temp, 1, dev);
 8001558:	f107 010e 	add.w	r1, r7, #14
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	2201      	movs	r2, #1
 8001560:	20f3      	movs	r0, #243	@ 0xf3
 8001562:	f7ff fee0 	bl	8001326 <bmp2_get_regs>
 8001566:	4603      	mov	r3, r0
 8001568:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 800156a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d110      	bne.n	8001594 <bmp2_get_status+0x4c>
        {
            status->measuring = BMP2_GET_BITS(temp, BMP2_STATUS_MEAS);
 8001572:	7bbb      	ldrb	r3, [r7, #14]
 8001574:	10db      	asrs	r3, r3, #3
 8001576:	b2db      	uxtb	r3, r3
 8001578:	f003 0301 	and.w	r3, r3, #1
 800157c:	b2da      	uxtb	r2, r3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	701a      	strb	r2, [r3, #0]
            status->im_update = BMP2_GET_BITS_POS_0(temp, BMP2_STATUS_IM_UPDATE);
 8001582:	7bbb      	ldrb	r3, [r7, #14]
 8001584:	f003 0301 	and.w	r3, r3, #1
 8001588:	b2da      	uxtb	r2, r3
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	705a      	strb	r2, [r3, #1]
 800158e:	e001      	b.n	8001594 <bmp2_get_status+0x4c>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001590:	23ff      	movs	r3, #255	@ 0xff
 8001592:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001594:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001598:	4618      	mov	r0, r3
 800159a:	3710      	adds	r7, #16
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}

080015a0 <bmp2_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp2_set_power_mode(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b086      	sub	sp, #24
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	4603      	mov	r3, r0
 80015a8:	60b9      	str	r1, [r7, #8]
 80015aa:	607a      	str	r2, [r7, #4]
 80015ac:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = conf_sensor(mode, conf, dev);
 80015ae:	7bfb      	ldrb	r3, [r7, #15]
 80015b0:	687a      	ldr	r2, [r7, #4]
 80015b2:	68b9      	ldr	r1, [r7, #8]
 80015b4:	4618      	mov	r0, r3
 80015b6:	f000 f9cd 	bl	8001954 <conf_sensor>
 80015ba:	4603      	mov	r3, r0
 80015bc:	75fb      	strb	r3, [r7, #23]

    return rslt;
 80015be:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	3718      	adds	r7, #24
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}

080015ca <bmp2_get_sensor_data>:
 * @brief This API reads the pressure and temperature data from the
 * sensor, compensates the data and store it in the bmp2_data structure
 * instance passed by the user.
 */
int8_t bmp2_get_sensor_data(struct bmp2_data *comp_data, struct bmp2_dev *dev)
{
 80015ca:	b580      	push	{r7, lr}
 80015cc:	b086      	sub	sp, #24
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
 80015d2:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[BMP2_P_T_LEN] = { 0 };
 80015d4:	f107 0310 	add.w	r3, r7, #16
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	809a      	strh	r2, [r3, #4]
    struct bmp2_uncomp_data uncomp_data = { 0 };
 80015de:	f107 0308 	add.w	r3, r7, #8
 80015e2:	2200      	movs	r2, #0
 80015e4:	601a      	str	r2, [r3, #0]
 80015e6:	605a      	str	r2, [r3, #4]

    if (comp_data != NULL)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d024      	beq.n	8001638 <bmp2_get_sensor_data+0x6e>
    {
        rslt = bmp2_get_regs(BMP2_REG_PRES_MSB, temp, BMP2_P_T_LEN, dev);
 80015ee:	f107 0110 	add.w	r1, r7, #16
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	2206      	movs	r2, #6
 80015f6:	20f7      	movs	r0, #247	@ 0xf7
 80015f8:	f7ff fe95 	bl	8001326 <bmp2_get_regs>
 80015fc:	4603      	mov	r3, r0
 80015fe:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8001600:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d119      	bne.n	800163c <bmp2_get_sensor_data+0x72>
        {
            /* Parse the read data from the sensor */
            rslt = parse_sensor_data(temp, &uncomp_data);
 8001608:	f107 0208 	add.w	r2, r7, #8
 800160c:	f107 0310 	add.w	r3, r7, #16
 8001610:	4611      	mov	r1, r2
 8001612:	4618      	mov	r0, r3
 8001614:	f000 fac8 	bl	8001ba8 <parse_sensor_data>
 8001618:	4603      	mov	r3, r0
 800161a:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 800161c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d10b      	bne.n	800163c <bmp2_get_sensor_data+0x72>
            {
                /* Compensate the pressure and/or temperature
                 * data from the sensor
                 */
                rslt = bmp2_compensate_data(&uncomp_data, comp_data, dev);
 8001624:	f107 0308 	add.w	r3, r7, #8
 8001628:	683a      	ldr	r2, [r7, #0]
 800162a:	6879      	ldr	r1, [r7, #4]
 800162c:	4618      	mov	r0, r3
 800162e:	f000 f80b 	bl	8001648 <bmp2_compensate_data>
 8001632:	4603      	mov	r3, r0
 8001634:	75fb      	strb	r3, [r7, #23]
 8001636:	e001      	b.n	800163c <bmp2_get_sensor_data+0x72>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001638:	23ff      	movs	r3, #255	@ 0xff
 800163a:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800163c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001640:	4618      	mov	r0, r3
 8001642:	3718      	adds	r7, #24
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}

08001648 <bmp2_compensate_data>:
 * temperature data.
 */
int8_t bmp2_compensate_data(const struct bmp2_uncomp_data *uncomp_data,
                            struct bmp2_data *comp_data,
                            struct bmp2_dev *dev)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b086      	sub	sp, #24
 800164c:	af00      	add	r7, sp, #0
 800164e:	60f8      	str	r0, [r7, #12]
 8001650:	60b9      	str	r1, [r7, #8]
 8001652:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8001654:	6878      	ldr	r0, [r7, #4]
 8001656:	f000 f88b 	bl	8001770 <null_ptr_check>
 800165a:	4603      	mov	r3, r0
 800165c:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (uncomp_data != NULL) && (comp_data != NULL))
 800165e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d129      	bne.n	80016ba <bmp2_compensate_data+0x72>
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d026      	beq.n	80016ba <bmp2_compensate_data+0x72>
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d023      	beq.n	80016ba <bmp2_compensate_data+0x72>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 8001672:	68b9      	ldr	r1, [r7, #8]
 8001674:	f04f 0200 	mov.w	r2, #0
 8001678:	f04f 0300 	mov.w	r3, #0
 800167c:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 8001680:	68b9      	ldr	r1, [r7, #8]
 8001682:	f04f 0200 	mov.w	r2, #0
 8001686:	f04f 0300 	mov.w	r3, #0
 800168a:	e9c1 2300 	strd	r2, r3, [r1]

        rslt = compensate_temperature(&comp_data->temperature, uncomp_data, dev);
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	3308      	adds	r3, #8
 8001692:	687a      	ldr	r2, [r7, #4]
 8001694:	68f9      	ldr	r1, [r7, #12]
 8001696:	4618      	mov	r0, r3
 8001698:	f000 faca 	bl	8001c30 <compensate_temperature>
 800169c:	4603      	mov	r3, r0
 800169e:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80016a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d10a      	bne.n	80016be <bmp2_compensate_data+0x76>
        {
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, dev);
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	68f9      	ldr	r1, [r7, #12]
 80016ae:	4618      	mov	r0, r3
 80016b0:	f000 fbb6 	bl	8001e20 <compensate_pressure>
 80016b4:	4603      	mov	r3, r0
 80016b6:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP2_OK)
 80016b8:	e001      	b.n	80016be <bmp2_compensate_data+0x76>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80016ba:	23ff      	movs	r3, #255	@ 0xff
 80016bc:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80016be:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3718      	adds	r7, #24
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
	...

080016cc <bmp2_compute_meas_time>:
/*!
 * @brief This API computes the measurement time in microseconds for the
 * active configuration based on standbytime(conf->odr) and over-sampling mode(conf->os_mode)
 */
int8_t bmp2_compute_meas_time(uint32_t *sampling_time, const struct bmp2_config *conf, const struct bmp2_dev *dev)
{
 80016cc:	b5b0      	push	{r4, r5, r7, lr}
 80016ce:	b092      	sub	sp, #72	@ 0x48
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	60f8      	str	r0, [r7, #12]
 80016d4:	60b9      	str	r1, [r7, #8]
 80016d6:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Array contains measurement time in microseconds */
    uint32_t measurement_time[] = { 5500, 7500, 11500, 19500, 37500 };
 80016d8:	4b23      	ldr	r3, [pc, #140]	@ (8001768 <bmp2_compute_meas_time+0x9c>)
 80016da:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 80016de:	461d      	mov	r5, r3
 80016e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016e4:	682b      	ldr	r3, [r5, #0]
 80016e6:	6023      	str	r3, [r4, #0]
    uint32_t standby_time[] = { 500, 62500, 125000, 250000, 500000, 1000000, 2000000, 4000000 };
 80016e8:	4b20      	ldr	r3, [pc, #128]	@ (800176c <bmp2_compute_meas_time+0xa0>)
 80016ea:	f107 0410 	add.w	r4, r7, #16
 80016ee:	461d      	mov	r5, r3
 80016f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016f4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80016f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    rslt = null_ptr_check(dev);
 80016fc:	6878      	ldr	r0, [r7, #4]
 80016fe:	f000 f837 	bl	8001770 <null_ptr_check>
 8001702:	4603      	mov	r3, r0
 8001704:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    if ((rslt == BMP2_OK) && (conf != NULL))
 8001708:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800170c:	2b00      	cmp	r3, #0
 800170e:	d122      	bne.n	8001756 <bmp2_compute_meas_time+0x8a>
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d01f      	beq.n	8001756 <bmp2_compute_meas_time+0x8a>
    {
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	7e1b      	ldrb	r3, [r3, #24]
 800171a:	2b03      	cmp	r3, #3
 800171c:	d111      	bne.n	8001742 <bmp2_compute_meas_time+0x76>
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode] + standby_time[conf->odr];
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	78db      	ldrb	r3, [r3, #3]
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	3348      	adds	r3, #72	@ 0x48
 8001726:	443b      	add	r3, r7
 8001728:	f853 2c18 	ldr.w	r2, [r3, #-24]
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	789b      	ldrb	r3, [r3, #2]
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	3348      	adds	r3, #72	@ 0x48
 8001734:	443b      	add	r3, r7
 8001736:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800173a:	441a      	add	r2, r3
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8001740:	e00c      	b.n	800175c <bmp2_compute_meas_time+0x90>
        }
        else
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode];
 8001742:	68bb      	ldr	r3, [r7, #8]
 8001744:	78db      	ldrb	r3, [r3, #3]
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	3348      	adds	r3, #72	@ 0x48
 800174a:	443b      	add	r3, r7
 800174c:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8001754:	e002      	b.n	800175c <bmp2_compute_meas_time+0x90>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001756:	23ff      	movs	r3, #255	@ 0xff
 8001758:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return rslt;
 800175c:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 8001760:	4618      	mov	r0, r3
 8001762:	3748      	adds	r7, #72	@ 0x48
 8001764:	46bd      	mov	sp, r7
 8001766:	bdb0      	pop	{r4, r5, r7, pc}
 8001768:	0800fe18 	.word	0x0800fe18
 800176c:	0800fe2c 	.word	0x0800fe2c

08001770 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp2_dev *dev)
{
 8001770:	b480      	push	{r7}
 8001772:	b085      	sub	sp, #20
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d00b      	beq.n	8001796 <null_ptr_check+0x26>
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	68db      	ldr	r3, [r3, #12]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d007      	beq.n	8001796 <null_ptr_check+0x26>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	691b      	ldr	r3, [r3, #16]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d003      	beq.n	8001796 <null_ptr_check+0x26>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	695b      	ldr	r3, [r3, #20]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d102      	bne.n	800179c <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP2_E_NULL_PTR;
 8001796:	23ff      	movs	r3, #255	@ 0xff
 8001798:	73fb      	strb	r3, [r7, #15]
 800179a:	e001      	b.n	80017a0 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP2_OK;
 800179c:	2300      	movs	r3, #0
 800179e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80017a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3714      	adds	r7, #20
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr

080017b0 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b087      	sub	sp, #28
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	60f8      	str	r0, [r7, #12]
 80017b8:	60b9      	str	r1, [r7, #8]
 80017ba:	607a      	str	r2, [r7, #4]
 80017bc:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 80017be:	2301      	movs	r3, #1
 80017c0:	617b      	str	r3, [r7, #20]
 80017c2:	e015      	b.n	80017f0 <interleave_data+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 80017c4:	68fa      	ldr	r2, [r7, #12]
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	441a      	add	r2, r3
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	005b      	lsls	r3, r3, #1
 80017ce:	3b01      	subs	r3, #1
 80017d0:	68b9      	ldr	r1, [r7, #8]
 80017d2:	440b      	add	r3, r1
 80017d4:	7812      	ldrb	r2, [r2, #0]
 80017d6:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 80017d8:	687a      	ldr	r2, [r7, #4]
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	441a      	add	r2, r3
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	68b9      	ldr	r1, [r7, #8]
 80017e4:	440b      	add	r3, r1
 80017e6:	7812      	ldrb	r2, [r2, #0]
 80017e8:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	3301      	adds	r3, #1
 80017ee:	617b      	str	r3, [r7, #20]
 80017f0:	697a      	ldr	r2, [r7, #20]
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	429a      	cmp	r2, r3
 80017f6:	d3e5      	bcc.n	80017c4 <interleave_data+0x14>
    }
}
 80017f8:	bf00      	nop
 80017fa:	bf00      	nop
 80017fc:	371c      	adds	r7, #28
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr

08001806 <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp2_dev *dev)
{
 8001806:	b580      	push	{r7, lr}
 8001808:	b08a      	sub	sp, #40	@ 0x28
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP2_CALIB_DATA_SIZE] = { 0 };
 800180e:	f107 030c 	add.w	r3, r7, #12
 8001812:	2200      	movs	r2, #0
 8001814:	601a      	str	r2, [r3, #0]
 8001816:	605a      	str	r2, [r3, #4]
 8001818:	609a      	str	r2, [r3, #8]
 800181a:	60da      	str	r2, [r3, #12]
 800181c:	611a      	str	r2, [r3, #16]
 800181e:	615a      	str	r2, [r3, #20]
 8001820:	761a      	strb	r2, [r3, #24]

    rslt = bmp2_get_regs(BMP2_REG_DIG_T1_LSB, temp, BMP2_CALIB_DATA_SIZE, dev);
 8001822:	f107 010c 	add.w	r1, r7, #12
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2219      	movs	r2, #25
 800182a:	2088      	movs	r0, #136	@ 0x88
 800182c:	f7ff fd7b 	bl	8001326 <bmp2_get_regs>
 8001830:	4603      	mov	r3, r0
 8001832:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (rslt == BMP2_OK)
 8001836:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800183a:	2b00      	cmp	r3, #0
 800183c:	f040 8084 	bne.w	8001948 <get_calib_param+0x142>
    {
        dev->calib_param.dig_t1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T1_MSB_POS], temp[BMP2_DIG_T1_LSB_POS]));
 8001840:	7b7b      	ldrb	r3, [r7, #13]
 8001842:	b21b      	sxth	r3, r3
 8001844:	021b      	lsls	r3, r3, #8
 8001846:	b21a      	sxth	r2, r3
 8001848:	7b3b      	ldrb	r3, [r7, #12]
 800184a:	b21b      	sxth	r3, r3
 800184c:	4313      	orrs	r3, r2
 800184e:	b21b      	sxth	r3, r3
 8001850:	b29a      	uxth	r2, r3
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	839a      	strh	r2, [r3, #28]
        dev->calib_param.dig_t2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T2_MSB_POS], temp[BMP2_DIG_T2_LSB_POS]));
 8001856:	7bfb      	ldrb	r3, [r7, #15]
 8001858:	b21b      	sxth	r3, r3
 800185a:	021b      	lsls	r3, r3, #8
 800185c:	b21a      	sxth	r2, r3
 800185e:	7bbb      	ldrb	r3, [r7, #14]
 8001860:	b21b      	sxth	r3, r3
 8001862:	4313      	orrs	r3, r2
 8001864:	b21a      	sxth	r2, r3
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	83da      	strh	r2, [r3, #30]
        dev->calib_param.dig_t3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T3_MSB_POS], temp[BMP2_DIG_T3_LSB_POS]));
 800186a:	7c7b      	ldrb	r3, [r7, #17]
 800186c:	b21b      	sxth	r3, r3
 800186e:	021b      	lsls	r3, r3, #8
 8001870:	b21a      	sxth	r2, r3
 8001872:	7c3b      	ldrb	r3, [r7, #16]
 8001874:	b21b      	sxth	r3, r3
 8001876:	4313      	orrs	r3, r2
 8001878:	b21a      	sxth	r2, r3
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	841a      	strh	r2, [r3, #32]
        dev->calib_param.dig_p1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P1_MSB_POS], temp[BMP2_DIG_P1_LSB_POS]));
 800187e:	7cfb      	ldrb	r3, [r7, #19]
 8001880:	b21b      	sxth	r3, r3
 8001882:	021b      	lsls	r3, r3, #8
 8001884:	b21a      	sxth	r2, r3
 8001886:	7cbb      	ldrb	r3, [r7, #18]
 8001888:	b21b      	sxth	r3, r3
 800188a:	4313      	orrs	r3, r2
 800188c:	b21b      	sxth	r3, r3
 800188e:	b29a      	uxth	r2, r3
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	845a      	strh	r2, [r3, #34]	@ 0x22
        dev->calib_param.dig_p2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P2_MSB_POS], temp[BMP2_DIG_P2_LSB_POS]));
 8001894:	7d7b      	ldrb	r3, [r7, #21]
 8001896:	b21b      	sxth	r3, r3
 8001898:	021b      	lsls	r3, r3, #8
 800189a:	b21a      	sxth	r2, r3
 800189c:	7d3b      	ldrb	r3, [r7, #20]
 800189e:	b21b      	sxth	r3, r3
 80018a0:	4313      	orrs	r3, r2
 80018a2:	b21a      	sxth	r2, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	849a      	strh	r2, [r3, #36]	@ 0x24
        dev->calib_param.dig_p3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P3_MSB_POS], temp[BMP2_DIG_P3_LSB_POS]));
 80018a8:	7dfb      	ldrb	r3, [r7, #23]
 80018aa:	b21b      	sxth	r3, r3
 80018ac:	021b      	lsls	r3, r3, #8
 80018ae:	b21a      	sxth	r2, r3
 80018b0:	7dbb      	ldrb	r3, [r7, #22]
 80018b2:	b21b      	sxth	r3, r3
 80018b4:	4313      	orrs	r3, r2
 80018b6:	b21a      	sxth	r2, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	84da      	strh	r2, [r3, #38]	@ 0x26
        dev->calib_param.dig_p4 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P4_MSB_POS], temp[BMP2_DIG_P4_LSB_POS]));
 80018bc:	7e7b      	ldrb	r3, [r7, #25]
 80018be:	b21b      	sxth	r3, r3
 80018c0:	021b      	lsls	r3, r3, #8
 80018c2:	b21a      	sxth	r2, r3
 80018c4:	7e3b      	ldrb	r3, [r7, #24]
 80018c6:	b21b      	sxth	r3, r3
 80018c8:	4313      	orrs	r3, r2
 80018ca:	b21a      	sxth	r2, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	851a      	strh	r2, [r3, #40]	@ 0x28
        dev->calib_param.dig_p5 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P5_MSB_POS], temp[BMP2_DIG_P5_LSB_POS]));
 80018d0:	7efb      	ldrb	r3, [r7, #27]
 80018d2:	b21b      	sxth	r3, r3
 80018d4:	021b      	lsls	r3, r3, #8
 80018d6:	b21a      	sxth	r2, r3
 80018d8:	7ebb      	ldrb	r3, [r7, #26]
 80018da:	b21b      	sxth	r3, r3
 80018dc:	4313      	orrs	r3, r2
 80018de:	b21a      	sxth	r2, r3
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        dev->calib_param.dig_p6 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P6_MSB_POS], temp[BMP2_DIG_P6_LSB_POS]));
 80018e4:	7f7b      	ldrb	r3, [r7, #29]
 80018e6:	b21b      	sxth	r3, r3
 80018e8:	021b      	lsls	r3, r3, #8
 80018ea:	b21a      	sxth	r2, r3
 80018ec:	7f3b      	ldrb	r3, [r7, #28]
 80018ee:	b21b      	sxth	r3, r3
 80018f0:	4313      	orrs	r3, r2
 80018f2:	b21a      	sxth	r2, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	859a      	strh	r2, [r3, #44]	@ 0x2c
        dev->calib_param.dig_p7 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P7_MSB_POS], temp[BMP2_DIG_P7_LSB_POS]));
 80018f8:	7ffb      	ldrb	r3, [r7, #31]
 80018fa:	b21b      	sxth	r3, r3
 80018fc:	021b      	lsls	r3, r3, #8
 80018fe:	b21a      	sxth	r2, r3
 8001900:	7fbb      	ldrb	r3, [r7, #30]
 8001902:	b21b      	sxth	r3, r3
 8001904:	4313      	orrs	r3, r2
 8001906:	b21a      	sxth	r2, r3
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	85da      	strh	r2, [r3, #46]	@ 0x2e
        dev->calib_param.dig_p8 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P8_MSB_POS], temp[BMP2_DIG_P8_LSB_POS]));
 800190c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001910:	b21b      	sxth	r3, r3
 8001912:	021b      	lsls	r3, r3, #8
 8001914:	b21a      	sxth	r2, r3
 8001916:	f897 3020 	ldrb.w	r3, [r7, #32]
 800191a:	b21b      	sxth	r3, r3
 800191c:	4313      	orrs	r3, r2
 800191e:	b21a      	sxth	r2, r3
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	861a      	strh	r2, [r3, #48]	@ 0x30
        dev->calib_param.dig_p9 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P9_MSB_POS], temp[BMP2_DIG_P9_LSB_POS]));
 8001924:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001928:	b21b      	sxth	r3, r3
 800192a:	021b      	lsls	r3, r3, #8
 800192c:	b21a      	sxth	r2, r3
 800192e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001932:	b21b      	sxth	r3, r3
 8001934:	4313      	orrs	r3, r2
 8001936:	b21a      	sxth	r2, r3
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	865a      	strh	r2, [r3, #50]	@ 0x32
        dev->calib_param.dig_p10 = (int8_t) ((uint8_t)(temp[BMP2_DIG_P10_POS]));
 800193c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001940:	b25a      	sxtb	r2, r3
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    return rslt;
 8001948:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800194c:	4618      	mov	r0, r3
 800194e:	3728      	adds	r7, #40	@ 0x28
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}

08001954 <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b086      	sub	sp, #24
 8001958:	af00      	add	r7, sp, #0
 800195a:	4603      	mov	r3, r0
 800195c:	60b9      	str	r1, [r7, #8]
 800195e:	607a      	str	r2, [r7, #4]
 8001960:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 8001962:	2300      	movs	r3, #0
 8001964:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP2_REG_CTRL_MEAS, BMP2_REG_CONFIG };
 8001966:	f24f 53f4 	movw	r3, #62964	@ 0xf5f4
 800196a:	823b      	strh	r3, [r7, #16]

    if (conf != NULL)
 800196c:	68bb      	ldr	r3, [r7, #8]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d076      	beq.n	8001a60 <conf_sensor+0x10c>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8001972:	f107 0114 	add.w	r1, r7, #20
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2202      	movs	r2, #2
 800197a:	20f4      	movs	r0, #244	@ 0xf4
 800197c:	f7ff fcd3 	bl	8001326 <bmp2_get_regs>
 8001980:	4603      	mov	r3, r0
 8001982:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8001984:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d16b      	bne.n	8001a64 <conf_sensor+0x110>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp2_soft_reset(dev);
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	f7ff fd74 	bl	800147a <bmp2_soft_reset>
 8001992:	4603      	mov	r3, r0
 8001994:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 8001996:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d162      	bne.n	8001a64 <conf_sensor+0x110>
            {
                set_os_mode(temp, conf);
 800199e:	f107 0314 	add.w	r3, r7, #20
 80019a2:	68b9      	ldr	r1, [r7, #8]
 80019a4:	4618      	mov	r0, r3
 80019a6:	f000 f863 	bl	8001a70 <set_os_mode>
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_STANDBY_DURN, conf->odr);
 80019aa:	7d7b      	ldrb	r3, [r7, #21]
 80019ac:	b25b      	sxtb	r3, r3
 80019ae:	f003 031f 	and.w	r3, r3, #31
 80019b2:	b25a      	sxtb	r2, r3
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	789b      	ldrb	r3, [r3, #2]
 80019b8:	b25b      	sxtb	r3, r3
 80019ba:	015b      	lsls	r3, r3, #5
 80019bc:	b25b      	sxtb	r3, r3
 80019be:	4313      	orrs	r3, r2
 80019c0:	b25b      	sxtb	r3, r3
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_FILTER, conf->filter);
 80019c6:	7d7b      	ldrb	r3, [r7, #21]
 80019c8:	b25b      	sxtb	r3, r3
 80019ca:	f023 031c 	bic.w	r3, r3, #28
 80019ce:	b25a      	sxtb	r2, r3
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	791b      	ldrb	r3, [r3, #4]
 80019d4:	b25b      	sxtb	r3, r3
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	b25b      	sxtb	r3, r3
 80019da:	f003 031c 	and.w	r3, r3, #28
 80019de:	b25b      	sxtb	r3, r3
 80019e0:	4313      	orrs	r3, r2
 80019e2:	b25b      	sxtb	r3, r3
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE, conf->spi3w_en);
 80019e8:	7d7b      	ldrb	r3, [r7, #21]
 80019ea:	b25b      	sxtb	r3, r3
 80019ec:	f023 0301 	bic.w	r3, r3, #1
 80019f0:	b25a      	sxtb	r2, r3
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	795b      	ldrb	r3, [r3, #5]
 80019f6:	b25b      	sxtb	r3, r3
 80019f8:	f003 0301 	and.w	r3, r3, #1
 80019fc:	b25b      	sxtb	r3, r3
 80019fe:	4313      	orrs	r3, r2
 8001a00:	b25b      	sxtb	r3, r3
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	757b      	strb	r3, [r7, #21]

                rslt = bmp2_set_regs(reg_addr, temp, 2, dev);
 8001a06:	f107 0114 	add.w	r1, r7, #20
 8001a0a:	f107 0010 	add.w	r0, r7, #16
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2202      	movs	r2, #2
 8001a12:	f7ff fcc0 	bl	8001396 <bmp2_set_regs>
 8001a16:	4603      	mov	r3, r0
 8001a18:	75fb      	strb	r3, [r7, #23]

                if ((rslt == BMP2_OK) && (mode != BMP2_POWERMODE_SLEEP))
 8001a1a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d120      	bne.n	8001a64 <conf_sensor+0x110>
 8001a22:	7bfb      	ldrb	r3, [r7, #15]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d01d      	beq.n	8001a64 <conf_sensor+0x110>
                {
                    dev->power_mode = mode;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	7bfa      	ldrb	r2, [r7, #15]
 8001a2c:	761a      	strb	r2, [r3, #24]

                    /* Write only the power mode register in a separate write */
                    temp[0] = BMP2_SET_BITS_POS_0(temp[0], BMP2_POWERMODE, mode);
 8001a2e:	7d3b      	ldrb	r3, [r7, #20]
 8001a30:	b25b      	sxtb	r3, r3
 8001a32:	f023 0303 	bic.w	r3, r3, #3
 8001a36:	b25a      	sxtb	r2, r3
 8001a38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a3c:	f003 0303 	and.w	r3, r3, #3
 8001a40:	b25b      	sxtb	r3, r3
 8001a42:	4313      	orrs	r3, r2
 8001a44:	b25b      	sxtb	r3, r3
 8001a46:	b2db      	uxtb	r3, r3
 8001a48:	753b      	strb	r3, [r7, #20]
                    rslt = bmp2_set_regs(reg_addr, temp, 1, dev);
 8001a4a:	f107 0114 	add.w	r1, r7, #20
 8001a4e:	f107 0010 	add.w	r0, r7, #16
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2201      	movs	r2, #1
 8001a56:	f7ff fc9e 	bl	8001396 <bmp2_set_regs>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	75fb      	strb	r3, [r7, #23]
 8001a5e:	e001      	b.n	8001a64 <conf_sensor+0x110>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001a60:	23ff      	movs	r3, #255	@ 0xff
 8001a62:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001a64:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3718      	adds	r7, #24
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}

08001a70 <set_os_mode>:
/*!
 *  @brief This internal API is used to set the over-sampling rate of temperature and pressure
 *  based on the over-sampling mode.
 */
static void set_os_mode(uint8_t *reg_data, const struct bmp2_config *conf)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
 8001a78:	6039      	str	r1, [r7, #0]
    switch (conf->os_mode)
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	78db      	ldrb	r3, [r3, #3]
 8001a7e:	2b04      	cmp	r3, #4
 8001a80:	f200 808b 	bhi.w	8001b9a <set_os_mode+0x12a>
 8001a84:	a201      	add	r2, pc, #4	@ (adr r2, 8001a8c <set_os_mode+0x1c>)
 8001a86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a8a:	bf00      	nop
 8001a8c:	08001aa1 	.word	0x08001aa1
 8001a90:	08001ad3 	.word	0x08001ad3
 8001a94:	08001b05 	.word	0x08001b05
 8001a98:	08001b37 	.word	0x08001b37
 8001a9c:	08001b69 	.word	0x08001b69
    {
        case BMP2_OS_MODE_ULTRA_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	b25b      	sxtb	r3, r3
 8001aa6:	f003 031f 	and.w	r3, r3, #31
 8001aaa:	b25b      	sxtb	r3, r3
 8001aac:	f043 0320 	orr.w	r3, r3, #32
 8001ab0:	b25b      	sxtb	r3, r3
 8001ab2:	b2da      	uxtb	r2, r3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_1X);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	b25b      	sxtb	r3, r3
 8001abe:	f023 031c 	bic.w	r3, r3, #28
 8001ac2:	b25b      	sxtb	r3, r3
 8001ac4:	f043 0304 	orr.w	r3, r3, #4
 8001ac8:	b25b      	sxtb	r3, r3
 8001aca:	b2da      	uxtb	r2, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	701a      	strb	r2, [r3, #0]
            break;
 8001ad0:	e064      	b.n	8001b9c <set_os_mode+0x12c>
        case BMP2_OS_MODE_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	b25b      	sxtb	r3, r3
 8001ad8:	f003 031f 	and.w	r3, r3, #31
 8001adc:	b25b      	sxtb	r3, r3
 8001ade:	f043 0320 	orr.w	r3, r3, #32
 8001ae2:	b25b      	sxtb	r3, r3
 8001ae4:	b2da      	uxtb	r2, r3
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_2X);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	b25b      	sxtb	r3, r3
 8001af0:	f023 031c 	bic.w	r3, r3, #28
 8001af4:	b25b      	sxtb	r3, r3
 8001af6:	f043 0308 	orr.w	r3, r3, #8
 8001afa:	b25b      	sxtb	r3, r3
 8001afc:	b2da      	uxtb	r2, r3
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	701a      	strb	r2, [r3, #0]
            break;
 8001b02:	e04b      	b.n	8001b9c <set_os_mode+0x12c>
        case BMP2_OS_MODE_STANDARD_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	b25b      	sxtb	r3, r3
 8001b0a:	f003 031f 	and.w	r3, r3, #31
 8001b0e:	b25b      	sxtb	r3, r3
 8001b10:	f043 0320 	orr.w	r3, r3, #32
 8001b14:	b25b      	sxtb	r3, r3
 8001b16:	b2da      	uxtb	r2, r3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_4X);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	b25b      	sxtb	r3, r3
 8001b22:	f023 031c 	bic.w	r3, r3, #28
 8001b26:	b25b      	sxtb	r3, r3
 8001b28:	f043 030c 	orr.w	r3, r3, #12
 8001b2c:	b25b      	sxtb	r3, r3
 8001b2e:	b2da      	uxtb	r2, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	701a      	strb	r2, [r3, #0]
            break;
 8001b34:	e032      	b.n	8001b9c <set_os_mode+0x12c>
        case BMP2_OS_MODE_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	b25b      	sxtb	r3, r3
 8001b3c:	f003 031f 	and.w	r3, r3, #31
 8001b40:	b25b      	sxtb	r3, r3
 8001b42:	f043 0320 	orr.w	r3, r3, #32
 8001b46:	b25b      	sxtb	r3, r3
 8001b48:	b2da      	uxtb	r2, r3
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_8X);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	b25b      	sxtb	r3, r3
 8001b54:	f023 031c 	bic.w	r3, r3, #28
 8001b58:	b25b      	sxtb	r3, r3
 8001b5a:	f043 0310 	orr.w	r3, r3, #16
 8001b5e:	b25b      	sxtb	r3, r3
 8001b60:	b2da      	uxtb	r2, r3
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	701a      	strb	r2, [r3, #0]
            break;
 8001b66:	e019      	b.n	8001b9c <set_os_mode+0x12c>
        case BMP2_OS_MODE_ULTRA_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_2X);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	b25b      	sxtb	r3, r3
 8001b6e:	f003 031f 	and.w	r3, r3, #31
 8001b72:	b25b      	sxtb	r3, r3
 8001b74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001b78:	b25b      	sxtb	r3, r3
 8001b7a:	b2da      	uxtb	r2, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_16X);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	b25b      	sxtb	r3, r3
 8001b86:	f023 031c 	bic.w	r3, r3, #28
 8001b8a:	b25b      	sxtb	r3, r3
 8001b8c:	f043 0314 	orr.w	r3, r3, #20
 8001b90:	b25b      	sxtb	r3, r3
 8001b92:	b2da      	uxtb	r2, r3
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	701a      	strb	r2, [r3, #0]
            break;
 8001b98:	e000      	b.n	8001b9c <set_os_mode+0x12c>
        default:
            break;
 8001b9a:	bf00      	nop
    }
}
 8001b9c:	bf00      	nop
 8001b9e:	370c      	adds	r7, #12
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr

08001ba8 <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure and temperature
 *  data and store it in the bmp2_uncomp_data structure instance.
 */
static int8_t parse_sensor_data(const uint8_t *reg_data, struct bmp2_uncomp_data *uncomp_data)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b086      	sub	sp, #24
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
 8001bb0:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	781b      	ldrb	r3, [r3, #0]
 8001bb6:	031b      	lsls	r3, r3, #12
 8001bb8:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	3301      	adds	r3, #1
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	011b      	lsls	r3, r3, #4
 8001bc2:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	3302      	adds	r3, #2
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	091b      	lsrs	r3, r3, #4
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001bd0:	697a      	ldr	r2, [r7, #20]
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	431a      	orrs	r2, r3
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	431a      	orrs	r2, r3
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_msb = (int32_t)reg_data[3] << 12;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	3303      	adds	r3, #3
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	031b      	lsls	r3, r3, #12
 8001be6:	617b      	str	r3, [r7, #20]
    data_lsb = (int32_t)reg_data[4] << 4;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	3304      	adds	r3, #4
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	011b      	lsls	r3, r3, #4
 8001bf0:	613b      	str	r3, [r7, #16]
    data_xlsb = (int32_t)reg_data[5] >> 4;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	3305      	adds	r3, #5
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	091b      	lsrs	r3, r3, #4
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = (int32_t)(data_msb | data_lsb | data_xlsb);
 8001bfe:	697a      	ldr	r2, [r7, #20]
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	431a      	orrs	r2, r3
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	4313      	orrs	r3, r2
 8001c08:	461a      	mov	r2, r3
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	601a      	str	r2, [r3, #0]

    rslt = st_check_boundaries((int32_t)uncomp_data->temperature, (int32_t)uncomp_data->pressure);
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	4619      	mov	r1, r3
 8001c18:	4610      	mov	r0, r2
 8001c1a:	f000 fae5 	bl	80021e8 <st_check_boundaries>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	72fb      	strb	r3, [r7, #11]

    return rslt;
 8001c22:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3718      	adds	r7, #24
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
	...

08001c30 <compensate_temperature>:
 * uncompensated temperature. This API uses double floating precision.
 */
static int8_t compensate_temperature(double *comp_temperature,
                                     const struct bmp2_uncomp_data *uncomp_data,
                                     struct bmp2_dev *dev)
{
 8001c30:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001c34:	b08c      	sub	sp, #48	@ 0x30
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	60f8      	str	r0, [r7, #12]
 8001c3a:	60b9      	str	r1, [r7, #8]
 8001c3c:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double temperature;

    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7fe fc8b 	bl	8000564 <__aeabi_i2d>
 8001c4e:	f04f 0200 	mov.w	r2, #0
 8001c52:	4b6c      	ldr	r3, [pc, #432]	@ (8001e04 <compensate_temperature+0x1d4>)
 8001c54:	f7fe fe1a 	bl	800088c <__aeabi_ddiv>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	460b      	mov	r3, r1
 8001c5c:	4614      	mov	r4, r2
 8001c5e:	461d      	mov	r5, r3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	8b9b      	ldrh	r3, [r3, #28]
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7fe fc6d 	bl	8000544 <__aeabi_ui2d>
 8001c6a:	f04f 0200 	mov.w	r2, #0
 8001c6e:	4b66      	ldr	r3, [pc, #408]	@ (8001e08 <compensate_temperature+0x1d8>)
 8001c70:	f7fe fe0c 	bl	800088c <__aeabi_ddiv>
 8001c74:	4602      	mov	r2, r0
 8001c76:	460b      	mov	r3, r1
 8001c78:	4620      	mov	r0, r4
 8001c7a:	4629      	mov	r1, r5
 8001c7c:	f7fe fb24 	bl	80002c8 <__aeabi_dsub>
 8001c80:	4602      	mov	r2, r0
 8001c82:	460b      	mov	r3, r1
 8001c84:	4614      	mov	r4, r2
 8001c86:	461d      	mov	r5, r3
           ((double) dev->calib_param.dig_t2);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7fe fc68 	bl	8000564 <__aeabi_i2d>
 8001c94:	4602      	mov	r2, r0
 8001c96:	460b      	mov	r3, r1
    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8001c98:	4620      	mov	r0, r4
 8001c9a:	4629      	mov	r1, r5
 8001c9c:	f7fe fccc 	bl	8000638 <__aeabi_dmul>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	460b      	mov	r3, r1
 8001ca4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 =
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7fe fc59 	bl	8000564 <__aeabi_i2d>
 8001cb2:	f04f 0200 	mov.w	r2, #0
 8001cb6:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8001cba:	f7fe fde7 	bl	800088c <__aeabi_ddiv>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	4614      	mov	r4, r2
 8001cc4:	461d      	mov	r5, r3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	8b9b      	ldrh	r3, [r3, #28]
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f7fe fc3a 	bl	8000544 <__aeabi_ui2d>
 8001cd0:	f04f 0200 	mov.w	r2, #0
 8001cd4:	4b4d      	ldr	r3, [pc, #308]	@ (8001e0c <compensate_temperature+0x1dc>)
 8001cd6:	f7fe fdd9 	bl	800088c <__aeabi_ddiv>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	460b      	mov	r3, r1
 8001cde:	4620      	mov	r0, r4
 8001ce0:	4629      	mov	r1, r5
 8001ce2:	f7fe faf1 	bl	80002c8 <__aeabi_dsub>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	460b      	mov	r3, r1
 8001cea:	4614      	mov	r4, r2
 8001cec:	461d      	mov	r5, r3
         (((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7fe fc36 	bl	8000564 <__aeabi_i2d>
 8001cf8:	f04f 0200 	mov.w	r2, #0
 8001cfc:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8001d00:	f7fe fdc4 	bl	800088c <__aeabi_ddiv>
 8001d04:	4602      	mov	r2, r0
 8001d06:	460b      	mov	r3, r1
 8001d08:	4690      	mov	r8, r2
 8001d0a:	4699      	mov	r9, r3
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	8b9b      	ldrh	r3, [r3, #28]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7fe fc17 	bl	8000544 <__aeabi_ui2d>
 8001d16:	f04f 0200 	mov.w	r2, #0
 8001d1a:	4b3c      	ldr	r3, [pc, #240]	@ (8001e0c <compensate_temperature+0x1dc>)
 8001d1c:	f7fe fdb6 	bl	800088c <__aeabi_ddiv>
 8001d20:	4602      	mov	r2, r0
 8001d22:	460b      	mov	r3, r1
 8001d24:	4640      	mov	r0, r8
 8001d26:	4649      	mov	r1, r9
 8001d28:	f7fe face 	bl	80002c8 <__aeabi_dsub>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	460b      	mov	r3, r1
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001d30:	4620      	mov	r0, r4
 8001d32:	4629      	mov	r1, r5
 8001d34:	f7fe fc80 	bl	8000638 <__aeabi_dmul>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	460b      	mov	r3, r1
 8001d3c:	4614      	mov	r4, r2
 8001d3e:	461d      	mov	r5, r3
        ((double) dev->calib_param.dig_t3);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7fe fc0c 	bl	8000564 <__aeabi_i2d>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	460b      	mov	r3, r1
    var2 =
 8001d50:	4620      	mov	r0, r4
 8001d52:	4629      	mov	r1, r5
 8001d54:	f7fe fc70 	bl	8000638 <__aeabi_dmul>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	460b      	mov	r3, r1
 8001d5c:	e9c7 2304 	strd	r2, r3, [r7, #16]

    dev->calib_param.t_fine = (int32_t) (var1 + var2);
 8001d60:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001d64:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d68:	f7fe fab0 	bl	80002cc <__adddf3>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	460b      	mov	r3, r1
 8001d70:	4610      	mov	r0, r2
 8001d72:	4619      	mov	r1, r3
 8001d74:	f7fe ff10 	bl	8000b98 <__aeabi_d2iz>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	639a      	str	r2, [r3, #56]	@ 0x38
    temperature = (var1 + var2) / 5120.0;
 8001d7e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001d82:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d86:	f7fe faa1 	bl	80002cc <__adddf3>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	460b      	mov	r3, r1
 8001d8e:	4610      	mov	r0, r2
 8001d90:	4619      	mov	r1, r3
 8001d92:	f04f 0200 	mov.w	r2, #0
 8001d96:	4b1e      	ldr	r3, [pc, #120]	@ (8001e10 <compensate_temperature+0x1e0>)
 8001d98:	f7fe fd78 	bl	800088c <__aeabi_ddiv>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	460b      	mov	r3, r1
 8001da0:	e9c7 2308 	strd	r2, r3, [r7, #32]

    if (temperature < BMP2_MIN_TEMP_DOUBLE)
 8001da4:	f04f 0200 	mov.w	r2, #0
 8001da8:	4b1a      	ldr	r3, [pc, #104]	@ (8001e14 <compensate_temperature+0x1e4>)
 8001daa:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001dae:	f7fe feb5 	bl	8000b1c <__aeabi_dcmplt>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d007      	beq.n	8001dc8 <compensate_temperature+0x198>
    {
        temperature = BMP2_MIN_TEMP_DOUBLE;
 8001db8:	f04f 0200 	mov.w	r2, #0
 8001dbc:	4b15      	ldr	r3, [pc, #84]	@ (8001e14 <compensate_temperature+0x1e4>)
 8001dbe:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MIN_TEMP;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if (temperature > BMP2_MAX_TEMP_DOUBLE)
 8001dc8:	f04f 0200 	mov.w	r2, #0
 8001dcc:	4b12      	ldr	r3, [pc, #72]	@ (8001e18 <compensate_temperature+0x1e8>)
 8001dce:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001dd2:	f7fe fec1 	bl	8000b58 <__aeabi_dcmpgt>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d007      	beq.n	8001dec <compensate_temperature+0x1bc>
    {
        temperature = BMP2_MAX_TEMP_DOUBLE;
 8001ddc:	f04f 0200 	mov.w	r2, #0
 8001de0:	4b0d      	ldr	r3, [pc, #52]	@ (8001e18 <compensate_temperature+0x1e8>)
 8001de2:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MAX_TEMP;
 8001de6:	2302      	movs	r3, #2
 8001de8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    (*comp_temperature) = temperature;
 8001dec:	68f9      	ldr	r1, [r7, #12]
 8001dee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001df2:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 8001df6:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3730      	adds	r7, #48	@ 0x30
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001e04:	40d00000 	.word	0x40d00000
 8001e08:	40900000 	.word	0x40900000
 8001e0c:	40c00000 	.word	0x40c00000
 8001e10:	40b40000 	.word	0x40b40000
 8001e14:	c0440000 	.word	0xc0440000
 8001e18:	40554000 	.word	0x40554000
 8001e1c:	00000000 	.word	0x00000000

08001e20 <compensate_pressure>:
 * uncompensated pressure. This API uses double floating precision.
 */
static int8_t compensate_pressure(double *comp_pressure,
                                  const struct bmp2_uncomp_data *uncomp_data,
                                  const struct bmp2_dev *dev)
{
 8001e20:	b5b0      	push	{r4, r5, r7, lr}
 8001e22:	b08c      	sub	sp, #48	@ 0x30
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double pressure = 0.0;
 8001e32:	f04f 0200 	mov.w	r2, #0
 8001e36:	f04f 0300 	mov.w	r3, #0
 8001e3a:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e42:	4618      	mov	r0, r3
 8001e44:	f7fe fb8e 	bl	8000564 <__aeabi_i2d>
 8001e48:	f04f 0200 	mov.w	r2, #0
 8001e4c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001e50:	f7fe fd1c 	bl	800088c <__aeabi_ddiv>
 8001e54:	4602      	mov	r2, r0
 8001e56:	460b      	mov	r3, r1
 8001e58:	4610      	mov	r0, r2
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	f04f 0200 	mov.w	r2, #0
 8001e60:	4bcb      	ldr	r3, [pc, #812]	@ (8002190 <compensate_pressure+0x370>)
 8001e62:	f7fe fa31 	bl	80002c8 <__aeabi_dsub>
 8001e66:	4602      	mov	r2, r0
 8001e68:	460b      	mov	r3, r1
 8001e6a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 8001e6e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e72:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e76:	f7fe fbdf 	bl	8000638 <__aeabi_dmul>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	4614      	mov	r4, r2
 8001e80:	461d      	mov	r5, r3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7fe fb6b 	bl	8000564 <__aeabi_i2d>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	460b      	mov	r3, r1
 8001e92:	4620      	mov	r0, r4
 8001e94:	4629      	mov	r1, r5
 8001e96:	f7fe fbcf 	bl	8000638 <__aeabi_dmul>
 8001e9a:	4602      	mov	r2, r0
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	4610      	mov	r0, r2
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	f04f 0200 	mov.w	r2, #0
 8001ea6:	4bbb      	ldr	r3, [pc, #748]	@ (8002194 <compensate_pressure+0x374>)
 8001ea8:	f7fe fcf0 	bl	800088c <__aeabi_ddiv>
 8001eac:	4602      	mov	r2, r0
 8001eae:	460b      	mov	r3, r1
 8001eb0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	@ 0x2a
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f7fe fb52 	bl	8000564 <__aeabi_i2d>
 8001ec0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ec4:	f7fe fbb8 	bl	8000638 <__aeabi_dmul>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	460b      	mov	r3, r1
 8001ecc:	4610      	mov	r0, r2
 8001ece:	4619      	mov	r1, r3
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	460b      	mov	r3, r1
 8001ed4:	f7fe f9fa 	bl	80002cc <__adddf3>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	460b      	mov	r3, r1
 8001edc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001ee0:	f7fe f9f4 	bl	80002cc <__adddf3>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	460b      	mov	r3, r1
 8001ee8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 8001eec:	f04f 0200 	mov.w	r2, #0
 8001ef0:	4ba9      	ldr	r3, [pc, #676]	@ (8002198 <compensate_pressure+0x378>)
 8001ef2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001ef6:	f7fe fcc9 	bl	800088c <__aeabi_ddiv>
 8001efa:	4602      	mov	r2, r0
 8001efc:	460b      	mov	r3, r1
 8001efe:	4614      	mov	r4, r2
 8001f00:	461d      	mov	r5, r3
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	@ 0x28
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7fe fb2b 	bl	8000564 <__aeabi_i2d>
 8001f0e:	f04f 0200 	mov.w	r2, #0
 8001f12:	4ba2      	ldr	r3, [pc, #648]	@ (800219c <compensate_pressure+0x37c>)
 8001f14:	f7fe fb90 	bl	8000638 <__aeabi_dmul>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	4620      	mov	r0, r4
 8001f1e:	4629      	mov	r1, r5
 8001f20:	f7fe f9d4 	bl	80002cc <__adddf3>
 8001f24:	4602      	mov	r2, r0
 8001f26:	460b      	mov	r3, r1
 8001f28:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7fe fb16 	bl	8000564 <__aeabi_i2d>
 8001f38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f3c:	f7fe fb7c 	bl	8000638 <__aeabi_dmul>
 8001f40:	4602      	mov	r2, r0
 8001f42:	460b      	mov	r3, r1
 8001f44:	4610      	mov	r0, r2
 8001f46:	4619      	mov	r1, r3
 8001f48:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f4c:	f7fe fb74 	bl	8000638 <__aeabi_dmul>
 8001f50:	4602      	mov	r2, r0
 8001f52:	460b      	mov	r3, r1
 8001f54:	4610      	mov	r0, r2
 8001f56:	4619      	mov	r1, r3
 8001f58:	f04f 0200 	mov.w	r2, #0
 8001f5c:	4b90      	ldr	r3, [pc, #576]	@ (80021a0 <compensate_pressure+0x380>)
 8001f5e:	f7fe fc95 	bl	800088c <__aeabi_ddiv>
 8001f62:	4602      	mov	r2, r0
 8001f64:	460b      	mov	r3, r1
 8001f66:	4614      	mov	r4, r2
 8001f68:	461d      	mov	r5, r3
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7fe faf7 	bl	8000564 <__aeabi_i2d>
 8001f76:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f7a:	f7fe fb5d 	bl	8000638 <__aeabi_dmul>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	460b      	mov	r3, r1
 8001f82:	4620      	mov	r0, r4
 8001f84:	4629      	mov	r1, r5
 8001f86:	f7fe f9a1 	bl	80002cc <__adddf3>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	460b      	mov	r3, r1
 8001f8e:	4610      	mov	r0, r2
 8001f90:	4619      	mov	r1, r3
 8001f92:	f04f 0200 	mov.w	r2, #0
 8001f96:	4b82      	ldr	r3, [pc, #520]	@ (80021a0 <compensate_pressure+0x380>)
 8001f98:	f7fe fc78 	bl	800088c <__aeabi_ddiv>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	460b      	mov	r3, r1
 8001fa0:	e9c7 2306 	strd	r2, r3, [r7, #24]
           524288.0;
    var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 8001fa4:	f04f 0200 	mov.w	r2, #0
 8001fa8:	4b7a      	ldr	r3, [pc, #488]	@ (8002194 <compensate_pressure+0x374>)
 8001faa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001fae:	f7fe fc6d 	bl	800088c <__aeabi_ddiv>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	460b      	mov	r3, r1
 8001fb6:	4610      	mov	r0, r2
 8001fb8:	4619      	mov	r1, r3
 8001fba:	f04f 0200 	mov.w	r2, #0
 8001fbe:	4b79      	ldr	r3, [pc, #484]	@ (80021a4 <compensate_pressure+0x384>)
 8001fc0:	f7fe f984 	bl	80002cc <__adddf3>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	4614      	mov	r4, r2
 8001fca:	461d      	mov	r5, r3
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f7fe fab7 	bl	8000544 <__aeabi_ui2d>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	460b      	mov	r3, r1
 8001fda:	4620      	mov	r0, r4
 8001fdc:	4629      	mov	r1, r5
 8001fde:	f7fe fb2b 	bl	8000638 <__aeabi_dmul>
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	460b      	mov	r3, r1
 8001fe6:	e9c7 2306 	strd	r2, r3, [r7, #24]

    if (var1 < 0 || var1 > 0)
 8001fea:	f04f 0200 	mov.w	r2, #0
 8001fee:	f04f 0300 	mov.w	r3, #0
 8001ff2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ff6:	f7fe fd91 	bl	8000b1c <__aeabi_dcmplt>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d10b      	bne.n	8002018 <compensate_pressure+0x1f8>
 8002000:	f04f 0200 	mov.w	r2, #0
 8002004:	f04f 0300 	mov.w	r3, #0
 8002008:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800200c:	f7fe fda4 	bl	8000b58 <__aeabi_dcmpgt>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	f000 80de 	beq.w	80021d4 <compensate_pressure+0x3b4>
    {
        pressure = 1048576.0 - (double)uncomp_data->pressure;
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	4618      	mov	r0, r3
 800201e:	f7fe fa91 	bl	8000544 <__aeabi_ui2d>
 8002022:	4602      	mov	r2, r0
 8002024:	460b      	mov	r3, r1
 8002026:	f04f 0000 	mov.w	r0, #0
 800202a:	495f      	ldr	r1, [pc, #380]	@ (80021a8 <compensate_pressure+0x388>)
 800202c:	f7fe f94c 	bl	80002c8 <__aeabi_dsub>
 8002030:	4602      	mov	r2, r0
 8002032:	460b      	mov	r3, r1
 8002034:	e9c7 2308 	strd	r2, r3, [r7, #32]
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8002038:	f04f 0200 	mov.w	r2, #0
 800203c:	4b5b      	ldr	r3, [pc, #364]	@ (80021ac <compensate_pressure+0x38c>)
 800203e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002042:	f7fe fc23 	bl	800088c <__aeabi_ddiv>
 8002046:	4602      	mov	r2, r0
 8002048:	460b      	mov	r3, r1
 800204a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800204e:	f7fe f93b 	bl	80002c8 <__aeabi_dsub>
 8002052:	4602      	mov	r2, r0
 8002054:	460b      	mov	r3, r1
 8002056:	4610      	mov	r0, r2
 8002058:	4619      	mov	r1, r3
 800205a:	a347      	add	r3, pc, #284	@ (adr r3, 8002178 <compensate_pressure+0x358>)
 800205c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002060:	f7fe faea 	bl	8000638 <__aeabi_dmul>
 8002064:	4602      	mov	r2, r0
 8002066:	460b      	mov	r3, r1
 8002068:	4610      	mov	r0, r2
 800206a:	4619      	mov	r1, r3
 800206c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002070:	f7fe fc0c 	bl	800088c <__aeabi_ddiv>
 8002074:	4602      	mov	r2, r0
 8002076:	460b      	mov	r3, r1
 8002078:	e9c7 2308 	strd	r2, r3, [r7, #32]
        var1 = ((double)dev->calib_param.dig_p9) * pressure * pressure / 2147483648.0;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 8002082:	4618      	mov	r0, r3
 8002084:	f7fe fa6e 	bl	8000564 <__aeabi_i2d>
 8002088:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800208c:	f7fe fad4 	bl	8000638 <__aeabi_dmul>
 8002090:	4602      	mov	r2, r0
 8002092:	460b      	mov	r3, r1
 8002094:	4610      	mov	r0, r2
 8002096:	4619      	mov	r1, r3
 8002098:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800209c:	f7fe facc 	bl	8000638 <__aeabi_dmul>
 80020a0:	4602      	mov	r2, r0
 80020a2:	460b      	mov	r3, r1
 80020a4:	4610      	mov	r0, r2
 80020a6:	4619      	mov	r1, r3
 80020a8:	f04f 0200 	mov.w	r2, #0
 80020ac:	4b40      	ldr	r3, [pc, #256]	@ (80021b0 <compensate_pressure+0x390>)
 80020ae:	f7fe fbed 	bl	800088c <__aeabi_ddiv>
 80020b2:	4602      	mov	r2, r0
 80020b4:	460b      	mov	r3, r1
 80020b6:	e9c7 2306 	strd	r2, r3, [r7, #24]
        var2 = pressure * ((double)dev->calib_param.dig_p8) / 32768.0;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7fe fa4f 	bl	8000564 <__aeabi_i2d>
 80020c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80020ca:	f7fe fab5 	bl	8000638 <__aeabi_dmul>
 80020ce:	4602      	mov	r2, r0
 80020d0:	460b      	mov	r3, r1
 80020d2:	4610      	mov	r0, r2
 80020d4:	4619      	mov	r1, r3
 80020d6:	f04f 0200 	mov.w	r2, #0
 80020da:	4b2e      	ldr	r3, [pc, #184]	@ (8002194 <compensate_pressure+0x374>)
 80020dc:	f7fe fbd6 	bl	800088c <__aeabi_ddiv>
 80020e0:	4602      	mov	r2, r0
 80020e2:	460b      	mov	r3, r1
 80020e4:	e9c7 2304 	strd	r2, r3, [r7, #16]

        pressure = pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 80020e8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80020ec:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80020f0:	f7fe f8ec 	bl	80002cc <__adddf3>
 80020f4:	4602      	mov	r2, r0
 80020f6:	460b      	mov	r3, r1
 80020f8:	4614      	mov	r4, r2
 80020fa:	461d      	mov	r5, r3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 8002102:	4618      	mov	r0, r3
 8002104:	f7fe fa2e 	bl	8000564 <__aeabi_i2d>
 8002108:	4602      	mov	r2, r0
 800210a:	460b      	mov	r3, r1
 800210c:	4620      	mov	r0, r4
 800210e:	4629      	mov	r1, r5
 8002110:	f7fe f8dc 	bl	80002cc <__adddf3>
 8002114:	4602      	mov	r2, r0
 8002116:	460b      	mov	r3, r1
 8002118:	4610      	mov	r0, r2
 800211a:	4619      	mov	r1, r3
 800211c:	f04f 0200 	mov.w	r2, #0
 8002120:	4b24      	ldr	r3, [pc, #144]	@ (80021b4 <compensate_pressure+0x394>)
 8002122:	f7fe fbb3 	bl	800088c <__aeabi_ddiv>
 8002126:	4602      	mov	r2, r0
 8002128:	460b      	mov	r3, r1
 800212a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800212e:	f7fe f8cd 	bl	80002cc <__adddf3>
 8002132:	4602      	mov	r2, r0
 8002134:	460b      	mov	r3, r1
 8002136:	e9c7 2308 	strd	r2, r3, [r7, #32]

        if (pressure < BMP2_MIN_PRES_DOUBLE)
 800213a:	a311      	add	r3, pc, #68	@ (adr r3, 8002180 <compensate_pressure+0x360>)
 800213c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002140:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002144:	f7fe fcea 	bl	8000b1c <__aeabi_dcmplt>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d007      	beq.n	800215e <compensate_pressure+0x33e>
        {
            pressure = BMP2_MIN_PRES_DOUBLE;
 800214e:	a30c      	add	r3, pc, #48	@ (adr r3, 8002180 <compensate_pressure+0x360>)
 8002150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002154:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MIN_PRES;
 8002158:	2303      	movs	r3, #3
 800215a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if (pressure > BMP2_MAX_PRES_DOUBLE)
 800215e:	a30a      	add	r3, pc, #40	@ (adr r3, 8002188 <compensate_pressure+0x368>)
 8002160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002164:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002168:	f7fe fcf6 	bl	8000b58 <__aeabi_dcmpgt>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	e022      	b.n	80021b8 <compensate_pressure+0x398>
 8002172:	bf00      	nop
 8002174:	f3af 8000 	nop.w
 8002178:	00000000 	.word	0x00000000
 800217c:	40b86a00 	.word	0x40b86a00
 8002180:	00000000 	.word	0x00000000
 8002184:	40dd4c00 	.word	0x40dd4c00
 8002188:	00000000 	.word	0x00000000
 800218c:	40fadb00 	.word	0x40fadb00
 8002190:	40ef4000 	.word	0x40ef4000
 8002194:	40e00000 	.word	0x40e00000
 8002198:	40100000 	.word	0x40100000
 800219c:	40f00000 	.word	0x40f00000
 80021a0:	41200000 	.word	0x41200000
 80021a4:	3ff00000 	.word	0x3ff00000
 80021a8:	41300000 	.word	0x41300000
 80021ac:	40b00000 	.word	0x40b00000
 80021b0:	41e00000 	.word	0x41e00000
 80021b4:	40300000 	.word	0x40300000
 80021b8:	d007      	beq.n	80021ca <compensate_pressure+0x3aa>
        {
            pressure = BMP2_MAX_PRES_DOUBLE;
 80021ba:	a309      	add	r3, pc, #36	@ (adr r3, 80021e0 <compensate_pressure+0x3c0>)
 80021bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021c0:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MAX_PRES;
 80021c4:	2304      	movs	r3, #4
 80021c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        (*comp_pressure) = pressure;
 80021ca:	68f9      	ldr	r1, [r7, #12]
 80021cc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80021d0:	e9c1 2300 	strd	r2, r3, [r1]
    }

    return rslt;
 80021d4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3730      	adds	r7, #48	@ 0x30
 80021dc:	46bd      	mov	sp, r7
 80021de:	bdb0      	pop	{r4, r5, r7, pc}
 80021e0:	00000000 	.word	0x00000000
 80021e4:	40fadb00 	.word	0x40fadb00

080021e8 <st_check_boundaries>:
/*!
 * @This internal API checks whether the uncompensated temperature and
 * uncompensated pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b085      	sub	sp, #20
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 80021f2:	2300      	movs	r3, #0
 80021f4:	73fb      	strb	r3, [r7, #15]

    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in valid range */
    if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	db03      	blt.n	8002204 <st_check_boundaries+0x1c>
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	4a1c      	ldr	r2, [pc, #112]	@ (8002270 <st_check_boundaries+0x88>)
 8002200:	4293      	cmp	r3, r2
 8002202:	dd09      	ble.n	8002218 <st_check_boundaries+0x30>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2b00      	cmp	r3, #0
 8002208:	db06      	blt.n	8002218 <st_check_boundaries+0x30>
        (utemperature >= BMP2_ST_ADC_T_MIN && utemperature <= BMP2_ST_ADC_T_MAX))
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a18      	ldr	r2, [pc, #96]	@ (8002270 <st_check_boundaries+0x88>)
 800220e:	4293      	cmp	r3, r2
 8002210:	dc02      	bgt.n	8002218 <st_check_boundaries+0x30>
    {
        rslt = BMP2_E_UNCOMP_PRESS_RANGE;
 8002212:	23fa      	movs	r3, #250	@ 0xfa
 8002214:	73fb      	strb	r3, [r7, #15]
 8002216:	e023      	b.n	8002260 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated temperature in not valid range AND uncompensated pressure in valid range */
    else if ((utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX) &&
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2b00      	cmp	r3, #0
 800221c:	db03      	blt.n	8002226 <st_check_boundaries+0x3e>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a13      	ldr	r2, [pc, #76]	@ (8002270 <st_check_boundaries+0x88>)
 8002222:	4293      	cmp	r3, r2
 8002224:	dd09      	ble.n	800223a <st_check_boundaries+0x52>
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	2b00      	cmp	r3, #0
 800222a:	db06      	blt.n	800223a <st_check_boundaries+0x52>
             (upressure >= BMP2_ST_ADC_P_MIN && upressure <= BMP2_ST_ADC_P_MAX))
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	4a10      	ldr	r2, [pc, #64]	@ (8002270 <st_check_boundaries+0x88>)
 8002230:	4293      	cmp	r3, r2
 8002232:	dc02      	bgt.n	800223a <st_check_boundaries+0x52>
    {
        rslt = BMP2_E_UNCOMP_TEMP_RANGE;
 8002234:	23fb      	movs	r3, #251	@ 0xfb
 8002236:	73fb      	strb	r3, [r7, #15]
 8002238:	e012      	b.n	8002260 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in not valid range */
    else if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	2b00      	cmp	r3, #0
 800223e:	db03      	blt.n	8002248 <st_check_boundaries+0x60>
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	4a0b      	ldr	r2, [pc, #44]	@ (8002270 <st_check_boundaries+0x88>)
 8002244:	4293      	cmp	r3, r2
 8002246:	dd09      	ble.n	800225c <st_check_boundaries+0x74>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2b00      	cmp	r3, #0
 800224c:	db03      	blt.n	8002256 <st_check_boundaries+0x6e>
             (utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX))
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a07      	ldr	r2, [pc, #28]	@ (8002270 <st_check_boundaries+0x88>)
 8002252:	4293      	cmp	r3, r2
 8002254:	dd02      	ble.n	800225c <st_check_boundaries+0x74>
    {
        rslt = BMP2_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 8002256:	23f9      	movs	r3, #249	@ 0xf9
 8002258:	73fb      	strb	r3, [r7, #15]
 800225a:	e001      	b.n	8002260 <st_check_boundaries+0x78>
    }
    else
    {
        rslt = BMP2_OK;
 800225c:	2300      	movs	r3, #0
 800225e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8002260:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002264:	4618      	mov	r0, r3
 8002266:	3714      	adds	r7, #20
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr
 8002270:	000ffff0 	.word	0x000ffff0

08002274 <BTN_DIO_Read>:
  * @brief Reads button state
  * @param[in] hbtn		: button DIO handler
  * @retval	Button state (BTN_PRESSED or BTN_RELEASED)
  */
BTN_DIO_State_TypeDef BTN_DIO_Read(const BTN_DIO_Handle_TypeDef* hbtn)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b084      	sub	sp, #16
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
	_Bool state = DIO_Read(&(hbtn->Input));
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	4618      	mov	r0, r3
 8002280:	f000 f868 	bl	8002354 <DIO_Read>
 8002284:	4603      	mov	r3, r0
 8002286:	73fb      	strb	r3, [r7, #15]
	return (hbtn->Pull == BTN_PULL_DOWN) ? state : !state;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	7a1b      	ldrb	r3, [r3, #8]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d101      	bne.n	8002294 <BTN_DIO_Read+0x20>
 8002290:	7bfb      	ldrb	r3, [r7, #15]
 8002292:	e003      	b.n	800229c <BTN_DIO_Read+0x28>
 8002294:	7bfb      	ldrb	r3, [r7, #15]
 8002296:	f083 0301 	eor.w	r3, r3, #1
 800229a:	b2db      	uxtb	r3, r3
}
 800229c:	4618      	mov	r0, r3
 800229e:	3710      	adds	r7, #16
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <BTN_DIO_EdgeDetected>:
  * @brief Detects button state change
  * @param[in/out] hbtn		: button DIO handler
  * @retval	Detected edge (BTN_NO_EDGE, BTN_PRESSED_EDGE or BTN_RELEASED_EDGE)
  */
BTN_DIO_Edge_TypeDef BTN_DIO_EdgeDetected(BTN_DIO_Handle_TypeDef* hbtn)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
	BTN_DIO_State_TypeDef state = BTN_DIO_Read(hbtn);
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f7ff ffe1 	bl	8002274 <BTN_DIO_Read>
 80022b2:	4603      	mov	r3, r0
 80022b4:	73bb      	strb	r3, [r7, #14]
	BTN_DIO_Edge_TypeDef edge = BTN_NO_EDGE;
 80022b6:	2300      	movs	r3, #0
 80022b8:	73fb      	strb	r3, [r7, #15]
	if(state == BTN_PRESSED && hbtn->PrevState == BTN_RELEASED)
 80022ba:	7bbb      	ldrb	r3, [r7, #14]
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d106      	bne.n	80022ce <BTN_DIO_EdgeDetected+0x2a>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	7a5b      	ldrb	r3, [r3, #9]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d102      	bne.n	80022ce <BTN_DIO_EdgeDetected+0x2a>
		edge = BTN_PRESSED_EDGE;
 80022c8:	2301      	movs	r3, #1
 80022ca:	73fb      	strb	r3, [r7, #15]
 80022cc:	e008      	b.n	80022e0 <BTN_DIO_EdgeDetected+0x3c>
	else if(state == BTN_RELEASED && hbtn->PrevState == BTN_PRESSED)
 80022ce:	7bbb      	ldrb	r3, [r7, #14]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d105      	bne.n	80022e0 <BTN_DIO_EdgeDetected+0x3c>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	7a5b      	ldrb	r3, [r3, #9]
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d101      	bne.n	80022e0 <BTN_DIO_EdgeDetected+0x3c>
		edge = BTN_RELEASED_EDGE;
 80022dc:	2302      	movs	r3, #2
 80022de:	73fb      	strb	r3, [r7, #15]
	hbtn->PrevState = state;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	7bba      	ldrb	r2, [r7, #14]
 80022e4:	725a      	strb	r2, [r3, #9]
	return edge;
 80022e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3710      	adds	r7, #16
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <DIO_WriteLow>:
 * @brief Resets digital output (writes '0')
 * @param[in] hdio  : Digital I/O handler
 * @retval None
 */
void DIO_WriteLow(const DIO_Handle_TypeDef* hdio)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(hdio->Port, hdio->Pin, GPIO_PIN_RESET);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6818      	ldr	r0, [r3, #0]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	889b      	ldrh	r3, [r3, #4]
 8002300:	2200      	movs	r2, #0
 8002302:	4619      	mov	r1, r3
 8002304:	f004 fa7e 	bl	8006804 <HAL_GPIO_WritePin>
}
 8002308:	bf00      	nop
 800230a:	3708      	adds	r7, #8
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}

08002310 <DIO_WriteHigh>:
 * @brief Sets digital output (writes '1')
 * @param[in] hdio  : Digital I/O handler
 * @retval None
 */
void DIO_WriteHigh(const DIO_Handle_TypeDef* hdio)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(hdio->Port, hdio->Pin, GPIO_PIN_SET);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6818      	ldr	r0, [r3, #0]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	889b      	ldrh	r3, [r3, #4]
 8002320:	2201      	movs	r2, #1
 8002322:	4619      	mov	r1, r3
 8002324:	f004 fa6e 	bl	8006804 <HAL_GPIO_WritePin>
}
 8002328:	bf00      	nop
 800232a:	3708      	adds	r7, #8
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}

08002330 <DIO_Write>:
 * @param[in] hdio  : Digital I/O handler
 * @param[in] state : Digital output state (0 or 1)
 * @retval None
 */
void DIO_Write(const DIO_Handle_TypeDef* hdio, _Bool state)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	460b      	mov	r3, r1
 800233a:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(hdio->Port, hdio->Pin, (GPIO_PinState)state);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6818      	ldr	r0, [r3, #0]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	889b      	ldrh	r3, [r3, #4]
 8002344:	78fa      	ldrb	r2, [r7, #3]
 8002346:	4619      	mov	r1, r3
 8002348:	f004 fa5c 	bl	8006804 <HAL_GPIO_WritePin>
}
 800234c:	bf00      	nop
 800234e:	3708      	adds	r7, #8
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}

08002354 <DIO_Read>:
 * @brief Reads digital input
 * @param[in] hdio  : Digital I/O handler
 * @retval Input state (0 or 1)
 */
_Bool DIO_Read(const DIO_Handle_TypeDef* hdio)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  return (_Bool)HAL_GPIO_ReadPin(hdio->Port, hdio->Pin);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	889b      	ldrh	r3, [r3, #4]
 8002364:	4619      	mov	r1, r3
 8002366:	4610      	mov	r0, r2
 8002368:	f004 fa34 	bl	80067d4 <HAL_GPIO_ReadPin>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	bf14      	ite	ne
 8002372:	2301      	movne	r3, #1
 8002374:	2300      	moveq	r3, #0
 8002376:	b2db      	uxtb	r3, r3
}
 8002378:	4618      	mov	r0, r3
 800237a:	3708      	adds	r7, #8
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}

08002380 <__disp_dio_write_data>:

/* Public function prototypes ------------------------------------------------*/

/* Private functions ---------------------------------------------------------*/
void __disp_dio_write_data(DISP_DIO_HandleTypeDef* hdisp, uint8_t data)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b084      	sub	sp, #16
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
 8002388:	460b      	mov	r3, r1
 800238a:	70fb      	strb	r3, [r7, #3]
  for(uint8_t i = 0; i < DISP_SEG_NO; i++)
 800238c:	2300      	movs	r3, #0
 800238e:	73fb      	strb	r3, [r7, #15]
 8002390:	e015      	b.n	80023be <__disp_dio_write_data+0x3e>
    DIO_Write(&(hdisp->SegmentOutput[i]), (data >> i) & 0x01);
 8002392:	7bfb      	ldrb	r3, [r7, #15]
 8002394:	3304      	adds	r3, #4
 8002396:	00db      	lsls	r3, r3, #3
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	18d0      	adds	r0, r2, r3
 800239c:	78fa      	ldrb	r2, [r7, #3]
 800239e:	7bfb      	ldrb	r3, [r7, #15]
 80023a0:	fa42 f303 	asr.w	r3, r2, r3
 80023a4:	f003 0301 	and.w	r3, r3, #1
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	bf14      	ite	ne
 80023ac:	2301      	movne	r3, #1
 80023ae:	2300      	moveq	r3, #0
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	4619      	mov	r1, r3
 80023b4:	f7ff ffbc 	bl	8002330 <DIO_Write>
  for(uint8_t i = 0; i < DISP_SEG_NO; i++)
 80023b8:	7bfb      	ldrb	r3, [r7, #15]
 80023ba:	3301      	adds	r3, #1
 80023bc:	73fb      	strb	r3, [r7, #15]
 80023be:	7bfb      	ldrb	r3, [r7, #15]
 80023c0:	2b06      	cmp	r3, #6
 80023c2:	d9e6      	bls.n	8002392 <__disp_dio_write_data+0x12>
}
 80023c4:	bf00      	nop
 80023c6:	bf00      	nop
 80023c8:	3710      	adds	r7, #16
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}

080023ce <__disp_dio_disable_all_digits>:

void __disp_dio_disable_all_digits(DISP_DIO_HandleTypeDef* hdisp)
{
 80023ce:	b580      	push	{r7, lr}
 80023d0:	b084      	sub	sp, #16
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]
  for(uint8_t i = 0; i < DISP_DIG_NO; i++)
 80023d6:	2300      	movs	r3, #0
 80023d8:	73fb      	strb	r3, [r7, #15]
 80023da:	e009      	b.n	80023f0 <__disp_dio_disable_all_digits+0x22>
    DIO_WriteLow(&(hdisp->DigitOutput[i]));
 80023dc:	7bfb      	ldrb	r3, [r7, #15]
 80023de:	00db      	lsls	r3, r3, #3
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	4413      	add	r3, r2
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7ff ff83 	bl	80022f0 <DIO_WriteLow>
  for(uint8_t i = 0; i < DISP_DIG_NO; i++)
 80023ea:	7bfb      	ldrb	r3, [r7, #15]
 80023ec:	3301      	adds	r3, #1
 80023ee:	73fb      	strb	r3, [r7, #15]
 80023f0:	7bfb      	ldrb	r3, [r7, #15]
 80023f2:	2b03      	cmp	r3, #3
 80023f4:	d9f2      	bls.n	80023dc <__disp_dio_disable_all_digits+0xe>
}
 80023f6:	bf00      	nop
 80023f8:	bf00      	nop
 80023fa:	3710      	adds	r7, #16
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}

08002400 <__disp_dio_enable_digit>:

void __disp_dio_enable_digit(DISP_DIO_HandleTypeDef* hdisp, uint8_t dig)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	460b      	mov	r3, r1
 800240a:	70fb      	strb	r3, [r7, #3]
  if(dig < DISP_DIG_NO)
 800240c:	78fb      	ldrb	r3, [r7, #3]
 800240e:	2b03      	cmp	r3, #3
 8002410:	d806      	bhi.n	8002420 <__disp_dio_enable_digit+0x20>
    DIO_WriteHigh(&(hdisp->DigitOutput[dig]));
 8002412:	78fb      	ldrb	r3, [r7, #3]
 8002414:	00db      	lsls	r3, r3, #3
 8002416:	687a      	ldr	r2, [r7, #4]
 8002418:	4413      	add	r3, r2
 800241a:	4618      	mov	r0, r3
 800241c:	f7ff ff78 	bl	8002310 <DIO_WriteHigh>
}
 8002420:	bf00      	nop
 8002422:	3708      	adds	r7, #8
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}

08002428 <__disp_dio_enable_decimal_point>:

void __disp_dio_enable_decimal_point(DISP_DIO_HandleTypeDef* hdisp)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  DIO_WriteLow(&(hdisp->DecimalPointOutput));
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	3358      	adds	r3, #88	@ 0x58
 8002434:	4618      	mov	r0, r3
 8002436:	f7ff ff5b 	bl	80022f0 <DIO_WriteLow>
}
 800243a:	bf00      	nop
 800243c:	3708      	adds	r7, #8
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}

08002442 <__disp_dio_disable_decimal_point>:

void __disp_dio_disable_decimal_point(DISP_DIO_HandleTypeDef* hdisp)
{
 8002442:	b580      	push	{r7, lr}
 8002444:	b082      	sub	sp, #8
 8002446:	af00      	add	r7, sp, #0
 8002448:	6078      	str	r0, [r7, #4]
  DIO_WriteHigh(&(hdisp->DecimalPointOutput));
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	3358      	adds	r3, #88	@ 0x58
 800244e:	4618      	mov	r0, r3
 8002450:	f7ff ff5e 	bl	8002310 <DIO_WriteHigh>
}
 8002454:	bf00      	nop
 8002456:	3708      	adds	r7, #8
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}

0800245c <__tm1637_delay_us>:

void __tm1637_delay_us(unsigned int i)
{
 800245c:	b480      	push	{r7}
 800245e:	b085      	sub	sp, #20
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  for (; i>0; i--)
 8002464:	e00c      	b.n	8002480 <__tm1637_delay_us+0x24>
  {
    for (int j = 0; j < TM1637_CYCLES_PER_1US; ++j)
 8002466:	2300      	movs	r3, #0
 8002468:	60fb      	str	r3, [r7, #12]
 800246a:	e003      	b.n	8002474 <__tm1637_delay_us+0x18>
    {
      __asm__ __volatile__("nop\n\t":::"memory");
 800246c:	bf00      	nop
    for (int j = 0; j < TM1637_CYCLES_PER_1US; ++j)
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	3301      	adds	r3, #1
 8002472:	60fb      	str	r3, [r7, #12]
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	2bd7      	cmp	r3, #215	@ 0xd7
 8002478:	ddf8      	ble.n	800246c <__tm1637_delay_us+0x10>
  for (; i>0; i--)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	3b01      	subs	r3, #1
 800247e:	607b      	str	r3, [r7, #4]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d1ef      	bne.n	8002466 <__tm1637_delay_us+0xa>
    }
  }
}
 8002486:	bf00      	nop
 8002488:	bf00      	nop
 800248a:	3714      	adds	r7, #20
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr

08002494 <__tm1637_start>:

void __tm1637_start(DISP_TM1637_HandleTypeDef* hdisp)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  DIO_WriteHigh(&(hdisp->CLK));
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	3308      	adds	r3, #8
 80024a0:	4618      	mov	r0, r3
 80024a2:	f7ff ff35 	bl	8002310 <DIO_WriteHigh>
  DIO_WriteHigh(&(hdisp->DIO));
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	4618      	mov	r0, r3
 80024aa:	f7ff ff31 	bl	8002310 <DIO_WriteHigh>
  __tm1637_delay_us(2);
 80024ae:	2002      	movs	r0, #2
 80024b0:	f7ff ffd4 	bl	800245c <__tm1637_delay_us>
  DIO_WriteLow(&(hdisp->DIO));
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	4618      	mov	r0, r3
 80024b8:	f7ff ff1a 	bl	80022f0 <DIO_WriteLow>
}
 80024bc:	bf00      	nop
 80024be:	3708      	adds	r7, #8
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <__tm1637_stop>:

void __tm1637_stop(DISP_TM1637_HandleTypeDef* hdisp)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  DIO_WriteLow(&(hdisp->CLK));
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	3308      	adds	r3, #8
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7ff ff0d 	bl	80022f0 <DIO_WriteLow>
  __tm1637_delay_us(2);
 80024d6:	2002      	movs	r0, #2
 80024d8:	f7ff ffc0 	bl	800245c <__tm1637_delay_us>
  DIO_WriteLow(&(hdisp->DIO));
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	4618      	mov	r0, r3
 80024e0:	f7ff ff06 	bl	80022f0 <DIO_WriteLow>
  __tm1637_delay_us(2);
 80024e4:	2002      	movs	r0, #2
 80024e6:	f7ff ffb9 	bl	800245c <__tm1637_delay_us>
  DIO_WriteHigh(&(hdisp->CLK));
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	3308      	adds	r3, #8
 80024ee:	4618      	mov	r0, r3
 80024f0:	f7ff ff0e 	bl	8002310 <DIO_WriteHigh>
  __tm1637_delay_us(2);
 80024f4:	2002      	movs	r0, #2
 80024f6:	f7ff ffb1 	bl	800245c <__tm1637_delay_us>
  DIO_WriteHigh(&(hdisp->DIO));
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7ff ff07 	bl	8002310 <DIO_WriteHigh>
}
 8002502:	bf00      	nop
 8002504:	3708      	adds	r7, #8
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <__tm1637_read_result>:

void __tm1637_read_result(DISP_TM1637_HandleTypeDef* hdisp)
{
 800250a:	b580      	push	{r7, lr}
 800250c:	b082      	sub	sp, #8
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
  DIO_WriteLow(&(hdisp->CLK));
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	3308      	adds	r3, #8
 8002516:	4618      	mov	r0, r3
 8002518:	f7ff feea 	bl	80022f0 <DIO_WriteLow>
  __tm1637_delay_us(5);
 800251c:	2005      	movs	r0, #5
 800251e:	f7ff ff9d 	bl	800245c <__tm1637_delay_us>
  // while (dio); // We're cheating here and not actually reading back the response.
  DIO_WriteHigh(&(hdisp->CLK));
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	3308      	adds	r3, #8
 8002526:	4618      	mov	r0, r3
 8002528:	f7ff fef2 	bl	8002310 <DIO_WriteHigh>
  __tm1637_delay_us(2);
 800252c:	2002      	movs	r0, #2
 800252e:	f7ff ff95 	bl	800245c <__tm1637_delay_us>
  DIO_WriteLow(&(hdisp->CLK));
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	3308      	adds	r3, #8
 8002536:	4618      	mov	r0, r3
 8002538:	f7ff feda 	bl	80022f0 <DIO_WriteLow>
}
 800253c:	bf00      	nop
 800253e:	3708      	adds	r7, #8
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <__tm1637_write_byte>:

void __tm1637_write_byte(DISP_TM1637_HandleTypeDef* hdisp, unsigned char b)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
 800254c:	460b      	mov	r3, r1
 800254e:	70fb      	strb	r3, [r7, #3]
  for (int i = 0; i < 8; ++i)
 8002550:	2300      	movs	r3, #0
 8002552:	60fb      	str	r3, [r7, #12]
 8002554:	e023      	b.n	800259e <__tm1637_write_byte+0x5a>
  {
    DIO_WriteLow(&(hdisp->CLK));
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	3308      	adds	r3, #8
 800255a:	4618      	mov	r0, r3
 800255c:	f7ff fec8 	bl	80022f0 <DIO_WriteLow>
    if(b & 0x01)
 8002560:	78fb      	ldrb	r3, [r7, #3]
 8002562:	f003 0301 	and.w	r3, r3, #1
 8002566:	2b00      	cmp	r3, #0
 8002568:	d004      	beq.n	8002574 <__tm1637_write_byte+0x30>
    {
      DIO_WriteHigh(&(hdisp->DIO));
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4618      	mov	r0, r3
 800256e:	f7ff fecf 	bl	8002310 <DIO_WriteHigh>
 8002572:	e003      	b.n	800257c <__tm1637_write_byte+0x38>
    }
    else
    {
      DIO_WriteLow(&(hdisp->DIO));
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	4618      	mov	r0, r3
 8002578:	f7ff feba 	bl	80022f0 <DIO_WriteLow>
    }
    __tm1637_delay_us(3);
 800257c:	2003      	movs	r0, #3
 800257e:	f7ff ff6d 	bl	800245c <__tm1637_delay_us>
    b >>= 1;
 8002582:	78fb      	ldrb	r3, [r7, #3]
 8002584:	085b      	lsrs	r3, r3, #1
 8002586:	70fb      	strb	r3, [r7, #3]
    DIO_WriteHigh(&(hdisp->CLK));
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	3308      	adds	r3, #8
 800258c:	4618      	mov	r0, r3
 800258e:	f7ff febf 	bl	8002310 <DIO_WriteHigh>
    __tm1637_delay_us(3);
 8002592:	2003      	movs	r0, #3
 8002594:	f7ff ff62 	bl	800245c <__tm1637_delay_us>
  for (int i = 0; i < 8; ++i)
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	3301      	adds	r3, #1
 800259c:	60fb      	str	r3, [r7, #12]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2b07      	cmp	r3, #7
 80025a2:	ddd8      	ble.n	8002556 <__tm1637_write_byte+0x12>
  }
}
 80025a4:	bf00      	nop
 80025a6:	bf00      	nop
 80025a8:	3710      	adds	r7, #16
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
	...

080025b0 <DISP_DIO_printDecUInt>:
 * @brief Write a non-negative decimal number on display.
 * @param[out] hdisp : Display handler
 * @param[in]  dec   : Non-negative decimal number, max. 4 digits
 */
void DISP_DIO_printDecUInt(DISP_DIO_HandleTypeDef* hdisp, uint16_t dec)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b085      	sub	sp, #20
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	460b      	mov	r3, r1
 80025ba:	807b      	strh	r3, [r7, #2]
  uint16_t div = __POWER_OF_TEN(3);
 80025bc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025c0:	81fb      	strh	r3, [r7, #14]
  for(uint8_t i = 0; i < DISP_DIG_NO; i++)
 80025c2:	2300      	movs	r3, #0
 80025c4:	737b      	strb	r3, [r7, #13]
 80025c6:	e01c      	b.n	8002602 <DISP_DIO_printDecUInt+0x52>
  {
    hdisp->DataArray[i] = dec / div;
 80025c8:	887a      	ldrh	r2, [r7, #2]
 80025ca:	89fb      	ldrh	r3, [r7, #14]
 80025cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80025d0:	b29a      	uxth	r2, r3
 80025d2:	7b7b      	ldrb	r3, [r7, #13]
 80025d4:	b2d1      	uxtb	r1, r2
 80025d6:	687a      	ldr	r2, [r7, #4]
 80025d8:	4413      	add	r3, r2
 80025da:	460a      	mov	r2, r1
 80025dc:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
    dec = dec % div;
 80025e0:	887b      	ldrh	r3, [r7, #2]
 80025e2:	89fa      	ldrh	r2, [r7, #14]
 80025e4:	fbb3 f1f2 	udiv	r1, r3, r2
 80025e8:	fb01 f202 	mul.w	r2, r1, r2
 80025ec:	1a9b      	subs	r3, r3, r2
 80025ee:	807b      	strh	r3, [r7, #2]
    div /= 10;
 80025f0:	89fb      	ldrh	r3, [r7, #14]
 80025f2:	4a09      	ldr	r2, [pc, #36]	@ (8002618 <DISP_DIO_printDecUInt+0x68>)
 80025f4:	fba2 2303 	umull	r2, r3, r2, r3
 80025f8:	08db      	lsrs	r3, r3, #3
 80025fa:	81fb      	strh	r3, [r7, #14]
  for(uint8_t i = 0; i < DISP_DIG_NO; i++)
 80025fc:	7b7b      	ldrb	r3, [r7, #13]
 80025fe:	3301      	adds	r3, #1
 8002600:	737b      	strb	r3, [r7, #13]
 8002602:	7b7b      	ldrb	r3, [r7, #13]
 8002604:	2b03      	cmp	r3, #3
 8002606:	d9df      	bls.n	80025c8 <DISP_DIO_printDecUInt+0x18>
  }
}
 8002608:	bf00      	nop
 800260a:	bf00      	nop
 800260c:	3714      	adds	r7, #20
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
 8002618:	cccccccd 	.word	0xcccccccd

0800261c <DISP_DIO_ROUTINE>:
/**
 * @brief Display refresh routine. Should be executed at least 120 times per second.
 * @param[in] hdisp : Display handler
 */
void DISP_DIO_ROUTINE(DISP_DIO_HandleTypeDef* hdisp)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  static uint8_t dig = 0;  // active digit selector

  // Disable all segments
  __disp_dio_disable_all_digits(hdisp);
 8002624:	6878      	ldr	r0, [r7, #4]
 8002626:	f7ff fed2 	bl	80023ce <__disp_dio_disable_all_digits>

  // Enable single segment
  __disp_dio_enable_digit(hdisp, dig);
 800262a:	4b1e      	ldr	r3, [pc, #120]	@ (80026a4 <DISP_DIO_ROUTINE+0x88>)
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	4619      	mov	r1, r3
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f7ff fee5 	bl	8002400 <__disp_dio_enable_digit>

  // Write to selected segment
  uint8_t idx = hdisp->DataArray[dig];
 8002636:	4b1b      	ldr	r3, [pc, #108]	@ (80026a4 <DISP_DIO_ROUTINE+0x88>)
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	461a      	mov	r2, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	4413      	add	r3, r2
 8002640:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8002644:	73fb      	strb	r3, [r7, #15]
  
  /* DECIMAL POSITIVE NUMBERS: 0000-9999 */
  if(idx < DISP_DECIMALS_NO)
 8002646:	7bfb      	ldrb	r3, [r7, #15]
 8002648:	2b09      	cmp	r3, #9
 800264a:	d807      	bhi.n	800265c <DISP_DIO_ROUTINE+0x40>
    __disp_dio_write_data(hdisp, DISP_COMMON_ANODE_MAP[idx]);
 800264c:	7bfb      	ldrb	r3, [r7, #15]
 800264e:	4a16      	ldr	r2, [pc, #88]	@ (80026a8 <DISP_DIO_ROUTINE+0x8c>)
 8002650:	5cd3      	ldrb	r3, [r2, r3]
 8002652:	4619      	mov	r1, r3
 8002654:	6878      	ldr	r0, [r7, #4]
 8002656:	f7ff fe93 	bl	8002380 <__disp_dio_write_data>
 800265a:	e004      	b.n	8002666 <DISP_DIO_ROUTINE+0x4a>
     negative decimal number handling 
     etc */
     
  /* EMPTY CHARACTER (BLANK) */
  else
    __disp_dio_write_data(hdisp, DISP_COMMON_ANODE_MAP[DISP_EMPTY_CHAR]);
 800265c:	23ff      	movs	r3, #255	@ 0xff
 800265e:	4619      	mov	r1, r3
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	f7ff fe8d 	bl	8002380 <__disp_dio_write_data>

  // Decimal point control
  if(hdisp->DecimalPoint == dig)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	f893 2064 	ldrb.w	r2, [r3, #100]	@ 0x64
 800266c:	4b0d      	ldr	r3, [pc, #52]	@ (80026a4 <DISP_DIO_ROUTINE+0x88>)
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	429a      	cmp	r2, r3
 8002672:	d103      	bne.n	800267c <DISP_DIO_ROUTINE+0x60>
    __disp_dio_enable_decimal_point(hdisp);
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	f7ff fed7 	bl	8002428 <__disp_dio_enable_decimal_point>
 800267a:	e002      	b.n	8002682 <DISP_DIO_ROUTINE+0x66>
  else
    __disp_dio_disable_decimal_point(hdisp);
 800267c:	6878      	ldr	r0, [r7, #4]
 800267e:	f7ff fee0 	bl	8002442 <__disp_dio_disable_decimal_point>

  // Select next segment
  dig = (dig < DISP_DIG_NO-1) ? (dig+1) : (0);
 8002682:	4b08      	ldr	r3, [pc, #32]	@ (80026a4 <DISP_DIO_ROUTINE+0x88>)
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	2b02      	cmp	r3, #2
 8002688:	d804      	bhi.n	8002694 <DISP_DIO_ROUTINE+0x78>
 800268a:	4b06      	ldr	r3, [pc, #24]	@ (80026a4 <DISP_DIO_ROUTINE+0x88>)
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	3301      	adds	r3, #1
 8002690:	b2db      	uxtb	r3, r3
 8002692:	e000      	b.n	8002696 <DISP_DIO_ROUTINE+0x7a>
 8002694:	2300      	movs	r3, #0
 8002696:	4a03      	ldr	r2, [pc, #12]	@ (80026a4 <DISP_DIO_ROUTINE+0x88>)
 8002698:	7013      	strb	r3, [r2, #0]
}
 800269a:	bf00      	nop
 800269c:	3710      	adds	r7, #16
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	20000a70 	.word	0x20000a70
 80026a8:	0800ff50 	.word	0x0800ff50

080026ac <DISP_TM1637_Init>:
 * @note Brighthness set to 2
 * @param[in] hdisp : Display handler
 * @return None
 */
void DISP_TM1637_Init(DISP_TM1637_HandleTypeDef* hdisp)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  DISP_TM1637_SetBrightness(hdisp, 2);
 80026b4:	2102      	movs	r1, #2
 80026b6:	6878      	ldr	r0, [r7, #4]
 80026b8:	f000 f870 	bl	800279c <DISP_TM1637_SetBrightness>
}
 80026bc:	bf00      	nop
 80026be:	3708      	adds	r7, #8
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}

080026c4 <DISP_TM1637_printDecUInt>:
 * @param[in] hdisp : Display handler
 * @param[in] dec   : Non-negative decimal number, max. 4 digits
 * @return None
 */
void DISP_TM1637_printDecUInt(DISP_TM1637_HandleTypeDef* hdisp, uint16_t dec)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b086      	sub	sp, #24
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	460b      	mov	r3, r1
 80026ce:	807b      	strh	r3, [r7, #2]
  unsigned char digitArr[4];
  for (int i = 0; i < 4; ++i)
 80026d0:	2300      	movs	r3, #0
 80026d2:	617b      	str	r3, [r7, #20]
 80026d4:	e01c      	b.n	8002710 <DISP_TM1637_printDecUInt+0x4c>
  {
    digitArr[i] = DISP_COMMON_CATHODE_MAP[dec % 10];
 80026d6:	887a      	ldrh	r2, [r7, #2]
 80026d8:	4b2e      	ldr	r3, [pc, #184]	@ (8002794 <DISP_TM1637_printDecUInt+0xd0>)
 80026da:	fba3 1302 	umull	r1, r3, r3, r2
 80026de:	08d9      	lsrs	r1, r3, #3
 80026e0:	460b      	mov	r3, r1
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	440b      	add	r3, r1
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	b29b      	uxth	r3, r3
 80026ec:	461a      	mov	r2, r3
 80026ee:	4b2a      	ldr	r3, [pc, #168]	@ (8002798 <DISP_TM1637_printDecUInt+0xd4>)
 80026f0:	5c99      	ldrb	r1, [r3, r2]
 80026f2:	f107 020c 	add.w	r2, r7, #12
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	4413      	add	r3, r2
 80026fa:	460a      	mov	r2, r1
 80026fc:	701a      	strb	r2, [r3, #0]
    dec /= 10;
 80026fe:	887b      	ldrh	r3, [r7, #2]
 8002700:	4a24      	ldr	r2, [pc, #144]	@ (8002794 <DISP_TM1637_printDecUInt+0xd0>)
 8002702:	fba2 2303 	umull	r2, r3, r2, r3
 8002706:	08db      	lsrs	r3, r3, #3
 8002708:	807b      	strh	r3, [r7, #2]
  for (int i = 0; i < 4; ++i)
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	3301      	adds	r3, #1
 800270e:	617b      	str	r3, [r7, #20]
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	2b03      	cmp	r3, #3
 8002714:	dddf      	ble.n	80026d6 <DISP_TM1637_printDecUInt+0x12>
  }
  if(hdisp->Separator == TM1637_SEP_COLON)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	7c1b      	ldrb	r3, [r3, #16]
 800271a:	2b01      	cmp	r3, #1
 800271c:	d104      	bne.n	8002728 <DISP_TM1637_printDecUInt+0x64>
  {
    digitArr[2] |= (1 << 7);
 800271e:	7bbb      	ldrb	r3, [r7, #14]
 8002720:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002724:	b2db      	uxtb	r3, r3
 8002726:	73bb      	strb	r3, [r7, #14]
  }

  __tm1637_start(hdisp);
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f7ff feb3 	bl	8002494 <__tm1637_start>
  __tm1637_write_byte(hdisp, 0x40);
 800272e:	2140      	movs	r1, #64	@ 0x40
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	f7ff ff07 	bl	8002544 <__tm1637_write_byte>
  __tm1637_read_result(hdisp);
 8002736:	6878      	ldr	r0, [r7, #4]
 8002738:	f7ff fee7 	bl	800250a <__tm1637_read_result>
  __tm1637_stop(hdisp);
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	f7ff fec1 	bl	80024c4 <__tm1637_stop>

  __tm1637_start(hdisp);
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	f7ff fea6 	bl	8002494 <__tm1637_start>
  __tm1637_write_byte(hdisp, 0xc0);
 8002748:	21c0      	movs	r1, #192	@ 0xc0
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f7ff fefa 	bl	8002544 <__tm1637_write_byte>
  __tm1637_read_result(hdisp);
 8002750:	6878      	ldr	r0, [r7, #4]
 8002752:	f7ff feda 	bl	800250a <__tm1637_read_result>

  for (int i = 0; i < 4; ++i) {
 8002756:	2300      	movs	r3, #0
 8002758:	613b      	str	r3, [r7, #16]
 800275a:	e010      	b.n	800277e <DISP_TM1637_printDecUInt+0xba>
    __tm1637_write_byte(hdisp, digitArr[3 - i]);
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	f1c3 0303 	rsb	r3, r3, #3
 8002762:	3318      	adds	r3, #24
 8002764:	443b      	add	r3, r7
 8002766:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800276a:	4619      	mov	r1, r3
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f7ff fee9 	bl	8002544 <__tm1637_write_byte>
    __tm1637_read_result(hdisp);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f7ff fec9 	bl	800250a <__tm1637_read_result>
  for (int i = 0; i < 4; ++i) {
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	3301      	adds	r3, #1
 800277c:	613b      	str	r3, [r7, #16]
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	2b03      	cmp	r3, #3
 8002782:	ddeb      	ble.n	800275c <DISP_TM1637_printDecUInt+0x98>
  }
  __tm1637_stop(hdisp);
 8002784:	6878      	ldr	r0, [r7, #4]
 8002786:	f7ff fe9d 	bl	80024c4 <__tm1637_stop>
}
 800278a:	bf00      	nop
 800278c:	3718      	adds	r7, #24
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	cccccccd 	.word	0xcccccccd
 8002798:	0800ff64 	.word	0x0800ff64

0800279c <DISP_TM1637_SetBrightness>:
 * @param[in] hdisp      : Display handler
 * @param[in] brightness : Brightness value: <0, 8>. 0 = display off.
 * @return None
 */
void DISP_TM1637_SetBrightness(DISP_TM1637_HandleTypeDef* hdisp, uint8_t brightness)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b082      	sub	sp, #8
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
 80027a4:	460b      	mov	r3, r1
 80027a6:	70fb      	strb	r3, [r7, #3]
  // Brightness command:
  // 1000 0XXX = display off
  // 1000 1BBB = display on, brightness 0-7
  // X = don't care
  // B = brightness
  __tm1637_start(hdisp);
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f7ff fe73 	bl	8002494 <__tm1637_start>
  __tm1637_write_byte(hdisp, 0x87 + brightness);
 80027ae:	78fb      	ldrb	r3, [r7, #3]
 80027b0:	3b79      	subs	r3, #121	@ 0x79
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	4619      	mov	r1, r3
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	f7ff fec4 	bl	8002544 <__tm1637_write_byte>
  __tm1637_read_result(hdisp);
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	f7ff fea4 	bl	800250a <__tm1637_read_result>
  __tm1637_stop(hdisp);
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f7ff fe7e 	bl	80024c4 <__tm1637_stop>
}
 80027c8:	bf00      	nop
 80027ca:	3708      	adds	r7, #8
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}

080027d0 <ENC_Init>:
 * @brief Rotary quadrature encoder hardware initialization.
 * @param[in] henc : Encoder handler
 * @return None
 */
void ENC_Init(ENC_Handle_TypeDef* henc)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(henc->Timer, TIM_CHANNEL_ALL);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	213c      	movs	r1, #60	@ 0x3c
 80027de:	4618      	mov	r0, r3
 80027e0:	f007 fa12 	bl	8009c08 <HAL_TIM_Encoder_Start>
}
 80027e4:	bf00      	nop
 80027e6:	3708      	adds	r7, #8
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}

080027ec <ENC_GetCounter>:
 * @brief Rotary quadrature encoder hardware counter read.
 * @param[in] henc : Encoder handler
 * @return Current counter value
 */
uint32_t ENC_GetCounter(ENC_Handle_TypeDef* henc)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b085      	sub	sp, #20
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  uint32_t cnt = henc->Counter;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	60fb      	str	r3, [r7, #12]
  henc->Counter = __HAL_TIM_GET_COUNTER(henc->Timer);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	605a      	str	r2, [r3, #4]
  henc->CounterInc = (henc->Counter > cnt);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	68fa      	ldr	r2, [r7, #12]
 800280c:	429a      	cmp	r2, r3
 800280e:	bf34      	ite	cc
 8002810:	2301      	movcc	r3, #1
 8002812:	2300      	movcs	r3, #0
 8002814:	b2da      	uxtb	r2, r3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	741a      	strb	r2, [r3, #16]
  henc->CounterDec = (henc->Counter < cnt);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	68fa      	ldr	r2, [r7, #12]
 8002820:	429a      	cmp	r2, r3
 8002822:	bf8c      	ite	hi
 8002824:	2301      	movhi	r3, #1
 8002826:	2300      	movls	r3, #0
 8002828:	b2da      	uxtb	r2, r3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	745a      	strb	r2, [r3, #17]
  return henc->Counter / henc->TicksPerStep;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685a      	ldr	r2, [r3, #4]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	695b      	ldr	r3, [r3, #20]
 8002836:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800283a:	4618      	mov	r0, r3
 800283c:	3714      	adds	r7, #20
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr

08002846 <ENC_SetCounter>:
 * @brief Rotary quadrature encoder hardware counter read.
 * @param[in] henc    : Encoder handler
 * @param[in] counter : Current counter value
 */
void ENC_SetCounter(ENC_Handle_TypeDef* henc, uint32_t counter)
{
 8002846:	b480      	push	{r7}
 8002848:	b083      	sub	sp, #12
 800284a:	af00      	add	r7, sp, #0
 800284c:	6078      	str	r0, [r7, #4]
 800284e:	6039      	str	r1, [r7, #0]
  henc->Counter = counter * henc->TicksPerStep;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	695b      	ldr	r3, [r3, #20]
 8002854:	683a      	ldr	r2, [r7, #0]
 8002856:	fb03 f202 	mul.w	r2, r3, r2
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	605a      	str	r2, [r3, #4]
  __HAL_TIM_SET_COUNTER(henc->Timer, henc->Counter);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	6852      	ldr	r2, [r2, #4]
 8002868:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800286a:	bf00      	nop
 800286c:	370c      	adds	r7, #12
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr

08002876 <__lcd_dio_delay_us>:
 * @param[in] hlcd     : LCD handler
 * @param[in] delay_us : Delay period in microseconds
 * @return None
 */
void __lcd_dio_delay_us(LCD_DIO_HandleTypeDef* hlcd, uint16_t delay_us)
{
 8002876:	b580      	push	{r7, lr}
 8002878:	b082      	sub	sp, #8
 800287a:	af00      	add	r7, sp, #0
 800287c:	6078      	str	r0, [r7, #4]
 800287e:	460b      	mov	r3, r1
 8002880:	807b      	strh	r3, [r7, #2]
  __HAL_TIM_SET_COUNTER(hlcd->Timer, 0);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	699b      	ldr	r3, [r3, #24]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2200      	movs	r2, #0
 800288a:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_TIM_Base_Start(hlcd->Timer);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	699b      	ldr	r3, [r3, #24]
 8002890:	4618      	mov	r0, r3
 8002892:	f006 fea7 	bl	80095e4 <HAL_TIM_Base_Start>
  while(__HAL_TIM_GET_COUNTER(hlcd->Timer) < delay_us);
 8002896:	bf00      	nop
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	699b      	ldr	r3, [r3, #24]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80028a0:	887b      	ldrh	r3, [r7, #2]
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d3f8      	bcc.n	8002898 <__lcd_dio_delay_us+0x22>
  HAL_TIM_Base_Stop(hlcd->Timer);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	699b      	ldr	r3, [r3, #24]
 80028aa:	4618      	mov	r0, r3
 80028ac:	f006 ff0a 	bl	80096c4 <HAL_TIM_Base_Stop>
}
 80028b0:	bf00      	nop
 80028b2:	3708      	adds	r7, #8
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <__lcd_dio_write>:
 * @param[in] data : Data byte
 * @param[in] len  : Data port size (length): 4 ( LCD_NIB )or 8 ( LCD_BYTE ) bits
 * @return None
 */
void __lcd_dio_write(LCD_DIO_HandleTypeDef* hlcd, uint8_t data, uint8_t len)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	460b      	mov	r3, r1
 80028c2:	70fb      	strb	r3, [r7, #3]
 80028c4:	4613      	mov	r3, r2
 80028c6:	70bb      	strb	r3, [r7, #2]
  DIO_WriteHigh(&(hlcd->E));
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	330c      	adds	r3, #12
 80028cc:	4618      	mov	r0, r3
 80028ce:	f7ff fd1f 	bl	8002310 <DIO_WriteHigh>

  for(uint8_t i = 0; i < len; i++)
 80028d2:	2300      	movs	r3, #0
 80028d4:	73fb      	strb	r3, [r7, #15]
 80028d6:	e015      	b.n	8002904 <__lcd_dio_write+0x4c>
    DIO_Write(&(hlcd->DATA[i]), (data >> i) & 0x01);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	7bfb      	ldrb	r3, [r7, #15]
 80028de:	00db      	lsls	r3, r3, #3
 80028e0:	18d0      	adds	r0, r2, r3
 80028e2:	78fa      	ldrb	r2, [r7, #3]
 80028e4:	7bfb      	ldrb	r3, [r7, #15]
 80028e6:	fa42 f303 	asr.w	r3, r2, r3
 80028ea:	f003 0301 	and.w	r3, r3, #1
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	bf14      	ite	ne
 80028f2:	2301      	movne	r3, #1
 80028f4:	2300      	moveq	r3, #0
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	4619      	mov	r1, r3
 80028fa:	f7ff fd19 	bl	8002330 <DIO_Write>
  for(uint8_t i = 0; i < len; i++)
 80028fe:	7bfb      	ldrb	r3, [r7, #15]
 8002900:	3301      	adds	r3, #1
 8002902:	73fb      	strb	r3, [r7, #15]
 8002904:	7bfa      	ldrb	r2, [r7, #15]
 8002906:	78bb      	ldrb	r3, [r7, #2]
 8002908:	429a      	cmp	r2, r3
 800290a:	d3e5      	bcc.n	80028d8 <__lcd_dio_write+0x20>

  DIO_WriteLow(&(hlcd->E)); // Data receive on falling edge
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	330c      	adds	r3, #12
 8002910:	4618      	mov	r0, r3
 8002912:	f7ff fced 	bl	80022f0 <DIO_WriteLow>
  __lcd_dio_delay(hlcd, 0.05);  // > 41 us
 8002916:	2132      	movs	r1, #50	@ 0x32
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	f7ff ffac 	bl	8002876 <__lcd_dio_delay_us>
}
 800291e:	bf00      	nop
 8002920:	3710      	adds	r7, #16
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}

08002926 <__lcd_dio_write_command>:
 * @param[in] hlcd    : LCD handler
 * @param[in] command : Display command @see lcd.h/Define
 * @return None
 */
void __lcd_dio_write_command(LCD_DIO_HandleTypeDef* hlcd, uint8_t command)
{
 8002926:	b580      	push	{r7, lr}
 8002928:	b082      	sub	sp, #8
 800292a:	af00      	add	r7, sp, #0
 800292c:	6078      	str	r0, [r7, #4]
 800292e:	460b      	mov	r3, r1
 8002930:	70fb      	strb	r3, [r7, #3]
  DIO_Write(&(hlcd->RS), LCD_COMMAND_REG);  // Write to command register
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	3304      	adds	r3, #4
 8002936:	2100      	movs	r1, #0
 8002938:	4618      	mov	r0, r3
 800293a:	f7ff fcf9 	bl	8002330 <DIO_Write>

  if(hlcd->Mode == LCD_4_BIT_MODE)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	7d1b      	ldrb	r3, [r3, #20]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d115      	bne.n	8002972 <__lcd_dio_write_command+0x4c>
  {
    if(hlcd->IsInitialized) // Before initialization ignore most significant nibble
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	7f1b      	ldrb	r3, [r3, #28]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d007      	beq.n	800295e <__lcd_dio_write_command+0x38>
    {
      __lcd_dio_write(hlcd, (command >> 4), LCD_NIB);
 800294e:	78fb      	ldrb	r3, [r7, #3]
 8002950:	091b      	lsrs	r3, r3, #4
 8002952:	b2db      	uxtb	r3, r3
 8002954:	2204      	movs	r2, #4
 8002956:	4619      	mov	r1, r3
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f7ff ffad 	bl	80028b8 <__lcd_dio_write>
    }
    __lcd_dio_write(hlcd, command & 0x0F, LCD_NIB);
 800295e:	78fb      	ldrb	r3, [r7, #3]
 8002960:	f003 030f 	and.w	r3, r3, #15
 8002964:	b2db      	uxtb	r3, r3
 8002966:	2204      	movs	r2, #4
 8002968:	4619      	mov	r1, r3
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f7ff ffa4 	bl	80028b8 <__lcd_dio_write>
  }
  else
  {
     __lcd_dio_write(hlcd, command, LCD_BYTE);
  }
}
 8002970:	e005      	b.n	800297e <__lcd_dio_write_command+0x58>
     __lcd_dio_write(hlcd, command, LCD_BYTE);
 8002972:	78fb      	ldrb	r3, [r7, #3]
 8002974:	2208      	movs	r2, #8
 8002976:	4619      	mov	r1, r3
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f7ff ff9d 	bl	80028b8 <__lcd_dio_write>
}
 800297e:	bf00      	nop
 8002980:	3708      	adds	r7, #8
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}

08002986 <__lcd_dio_write_data>:
 * @param[in] hlcd : LCD handler
 * @param[in] data : Display data byte
 * @return None
 */
void __lcd_dio_write_data(LCD_DIO_HandleTypeDef* hlcd, uint8_t data)
{
 8002986:	b580      	push	{r7, lr}
 8002988:	b082      	sub	sp, #8
 800298a:	af00      	add	r7, sp, #0
 800298c:	6078      	str	r0, [r7, #4]
 800298e:	460b      	mov	r3, r1
 8002990:	70fb      	strb	r3, [r7, #3]
  DIO_Write(&(hlcd->RS), LCD_DATA_REG);     // Write to data register
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	3304      	adds	r3, #4
 8002996:	2101      	movs	r1, #1
 8002998:	4618      	mov	r0, r3
 800299a:	f7ff fcc9 	bl	8002330 <DIO_Write>

  if(hlcd->Mode == LCD_4_BIT_MODE)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	7d1b      	ldrb	r3, [r3, #20]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d111      	bne.n	80029ca <__lcd_dio_write_data+0x44>
  {
    __lcd_dio_write(hlcd, data >> 4, LCD_NIB);
 80029a6:	78fb      	ldrb	r3, [r7, #3]
 80029a8:	091b      	lsrs	r3, r3, #4
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	2204      	movs	r2, #4
 80029ae:	4619      	mov	r1, r3
 80029b0:	6878      	ldr	r0, [r7, #4]
 80029b2:	f7ff ff81 	bl	80028b8 <__lcd_dio_write>
    __lcd_dio_write(hlcd, data & 0x0F, LCD_NIB);
 80029b6:	78fb      	ldrb	r3, [r7, #3]
 80029b8:	f003 030f 	and.w	r3, r3, #15
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	2204      	movs	r2, #4
 80029c0:	4619      	mov	r1, r3
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f7ff ff78 	bl	80028b8 <__lcd_dio_write>
  }
  else
  {
    __lcd_dio_write(hlcd, data, LCD_BYTE);
  }
}
 80029c8:	e005      	b.n	80029d6 <__lcd_dio_write_data+0x50>
    __lcd_dio_write(hlcd, data, LCD_BYTE);
 80029ca:	78fb      	ldrb	r3, [r7, #3]
 80029cc:	2208      	movs	r2, #8
 80029ce:	4619      	mov	r1, r3
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	f7ff ff71 	bl	80028b8 <__lcd_dio_write>
}
 80029d6:	bf00      	nop
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}

080029de <LCD_DIO_Init>:
 * @note Cursor off, Cursor increment on, No blink @see HD44780 technical note.
 * @param[in] hlcd : LCD handler
 * @return None 
 */
void LCD_DIO_Init(LCD_DIO_HandleTypeDef* hlcd)
{
 80029de:	b580      	push	{r7, lr}
 80029e0:	b082      	sub	sp, #8
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
  hlcd->IsInitialized = 0;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2200      	movs	r2, #0
 80029ea:	771a      	strb	r2, [r3, #28]

  __lcd_dio_delay(hlcd, 15.2);         // >15 ms
 80029ec:	f643 315f 	movw	r1, #15199	@ 0x3b5f
 80029f0:	6878      	ldr	r0, [r7, #4]
 80029f2:	f7ff ff40 	bl	8002876 <__lcd_dio_delay_us>

  if(hlcd->Mode == LCD_4_BIT_MODE)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	7d1b      	ldrb	r3, [r3, #20]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d120      	bne.n	8002a40 <LCD_DIO_Init+0x62>
  {
    __lcd_dio_write_command(hlcd, 0x3);  // 0011
 80029fe:	2103      	movs	r1, #3
 8002a00:	6878      	ldr	r0, [r7, #4]
 8002a02:	f7ff ff90 	bl	8002926 <__lcd_dio_write_command>
    __lcd_dio_delay(hlcd, 4.2);        // > 4.1 ms
 8002a06:	f241 0167 	movw	r1, #4199	@ 0x1067
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f7ff ff33 	bl	8002876 <__lcd_dio_delay_us>
    __lcd_dio_write_command(hlcd, 0x3);  // 0011
 8002a10:	2103      	movs	r1, #3
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f7ff ff87 	bl	8002926 <__lcd_dio_write_command>
    __lcd_dio_delay(hlcd, 0.2);        // > 0.1 ms
 8002a18:	21c8      	movs	r1, #200	@ 0xc8
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f7ff ff2b 	bl	8002876 <__lcd_dio_delay_us>
    __lcd_dio_write_command(hlcd, 0x3);  // 0011
 8002a20:	2103      	movs	r1, #3
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f7ff ff7f 	bl	8002926 <__lcd_dio_write_command>
    __lcd_dio_write_command(hlcd, 0x2);  // 0010
 8002a28:	2102      	movs	r1, #2
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f7ff ff7b 	bl	8002926 <__lcd_dio_write_command>

    hlcd->IsInitialized = 1;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2201      	movs	r2, #1
 8002a34:	771a      	strb	r2, [r3, #28]

    __lcd_dio_write_command(hlcd, LCD_FUNCTION_SET | LCD_OPT_N);
 8002a36:	2128      	movs	r1, #40	@ 0x28
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	f7ff ff74 	bl	8002926 <__lcd_dio_write_command>
 8002a3e:	e01f      	b.n	8002a80 <LCD_DIO_Init+0xa2>
  }
  else if(hlcd->Mode == LCD_8_BIT_MODE) /* TODO: test 8-bit interface */
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	7d1b      	ldrb	r3, [r3, #20]
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d11b      	bne.n	8002a80 <LCD_DIO_Init+0xa2>
  {
    __lcd_dio_write_command(hlcd, 0x30); // 0011 XXXX
 8002a48:	2130      	movs	r1, #48	@ 0x30
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f7ff ff6b 	bl	8002926 <__lcd_dio_write_command>
    __lcd_dio_delay(hlcd, 4.2);        // > 4.1 ms
 8002a50:	f241 0167 	movw	r1, #4199	@ 0x1067
 8002a54:	6878      	ldr	r0, [r7, #4]
 8002a56:	f7ff ff0e 	bl	8002876 <__lcd_dio_delay_us>
    __lcd_dio_write_command(hlcd, 0x30); // 0011 XXXX
 8002a5a:	2130      	movs	r1, #48	@ 0x30
 8002a5c:	6878      	ldr	r0, [r7, #4]
 8002a5e:	f7ff ff62 	bl	8002926 <__lcd_dio_write_command>
    __lcd_dio_delay(hlcd, 0.2);        // > 0.1 ms
 8002a62:	21c8      	movs	r1, #200	@ 0xc8
 8002a64:	6878      	ldr	r0, [r7, #4]
 8002a66:	f7ff ff06 	bl	8002876 <__lcd_dio_delay_us>
    __lcd_dio_write_command(hlcd, 0x30); // 0011 XXXX
 8002a6a:	2130      	movs	r1, #48	@ 0x30
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f7ff ff5a 	bl	8002926 <__lcd_dio_write_command>

    hlcd->IsInitialized = 1;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2201      	movs	r2, #1
 8002a76:	771a      	strb	r2, [r3, #28]

    __lcd_dio_write_command(hlcd, LCD_FUNCTION_SET | LCD_OPT_DL | LCD_OPT_N);
 8002a78:	2138      	movs	r1, #56	@ 0x38
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f7ff ff53 	bl	8002926 <__lcd_dio_write_command>
  }

  __lcd_dio_write_command(hlcd, LCD_CLEAR_DISPLAY);                      // Clear screen
 8002a80:	2101      	movs	r1, #1
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f7ff ff4f 	bl	8002926 <__lcd_dio_write_command>
  __lcd_dio_delay(hlcd, 1.6);                                            // > 1.52 ms
 8002a88:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8002a8c:	6878      	ldr	r0, [r7, #4]
 8002a8e:	f7ff fef2 	bl	8002876 <__lcd_dio_delay_us>
  __lcd_dio_write_command(hlcd, LCD_DISPLAY_ON_OFF_CONTROL | LCD_OPT_D); // LCD on, Cursor off, No blink
 8002a92:	210c      	movs	r1, #12
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f7ff ff46 	bl	8002926 <__lcd_dio_write_command>
  __lcd_dio_write_command(hlcd, LCD_ENTRY_MODE_SET | LCD_OPT_INC);       // Cursor increment on
 8002a9a:	2106      	movs	r1, #6
 8002a9c:	6878      	ldr	r0, [r7, #4]
 8002a9e:	f7ff ff42 	bl	8002926 <__lcd_dio_write_command>
}
 8002aa2:	bf00      	nop
 8002aa4:	3708      	adds	r7, #8
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}

08002aaa <LCD_DIO_printStr>:
 * @param[in] hlcd : LCD handler
 * @param[in] str  : Null-terminated string
 * @return None 
 */
void LCD_DIO_printStr(LCD_DIO_HandleTypeDef* hlcd, char* str)
{
 8002aaa:	b590      	push	{r4, r7, lr}
 8002aac:	b085      	sub	sp, #20
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	6078      	str	r0, [r7, #4]
 8002ab2:	6039      	str	r1, [r7, #0]
  for(uint8_t i = 0; i < strlen(str); i++)
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	73fb      	strb	r3, [r7, #15]
 8002ab8:	e00a      	b.n	8002ad0 <LCD_DIO_printStr+0x26>
    __lcd_dio_write_data(hlcd, str[i]);
 8002aba:	7bfb      	ldrb	r3, [r7, #15]
 8002abc:	683a      	ldr	r2, [r7, #0]
 8002abe:	4413      	add	r3, r2
 8002ac0:	781b      	ldrb	r3, [r3, #0]
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f7ff ff5e 	bl	8002986 <__lcd_dio_write_data>
  for(uint8_t i = 0; i < strlen(str); i++)
 8002aca:	7bfb      	ldrb	r3, [r7, #15]
 8002acc:	3301      	adds	r3, #1
 8002ace:	73fb      	strb	r3, [r7, #15]
 8002ad0:	7bfc      	ldrb	r4, [r7, #15]
 8002ad2:	6838      	ldr	r0, [r7, #0]
 8002ad4:	f7fd fbec 	bl	80002b0 <strlen>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	429c      	cmp	r4, r3
 8002adc:	d3ed      	bcc.n	8002aba <LCD_DIO_printStr+0x10>
}
 8002ade:	bf00      	nop
 8002ae0:	bf00      	nop
 8002ae2:	3714      	adds	r7, #20
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd90      	pop	{r4, r7, pc}

08002ae8 <LCD_DIO_SetCursor>:
 * @param[in] row  : Display row (line): 0 to N
 * @param[in] col  : Display column: 0 to 15 (16 character display) or 19 (20 character display)
 * @return None 
 */
void LCD_DIO_SetCursor(LCD_DIO_HandleTypeDef* hlcd, uint8_t row, uint8_t col)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	460b      	mov	r3, r1
 8002af2:	70fb      	strb	r3, [r7, #3]
 8002af4:	4613      	mov	r3, r2
 8002af6:	70bb      	strb	r3, [r7, #2]
  #ifdef LCD20xN
  __lcd_dio_write_command(hlcd, LCD_SET_DDRAM_ADDR + LCD_ROW_20[row] + col);
  #endif

  #ifdef LCD16xN
  __lcd_dio_write_command(hlcd, LCD_SET_DDRAM_ADDR + LCD_ROW_16[row] + col);
 8002af8:	78fb      	ldrb	r3, [r7, #3]
 8002afa:	4a07      	ldr	r2, [pc, #28]	@ (8002b18 <LCD_DIO_SetCursor+0x30>)
 8002afc:	5cd2      	ldrb	r2, [r2, r3]
 8002afe:	78bb      	ldrb	r3, [r7, #2]
 8002b00:	4413      	add	r3, r2
 8002b02:	b2db      	uxtb	r3, r3
 8002b04:	3b80      	subs	r3, #128	@ 0x80
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	4619      	mov	r1, r3
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f7ff ff0b 	bl	8002926 <__lcd_dio_write_command>
  #endif
}
 8002b10:	bf00      	nop
 8002b12:	3708      	adds	r7, #8
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	0800ff78 	.word	0x0800ff78

08002b1c <LCD_DIO_printf>:
 * @param[in] format : Text format @see http://www.cplusplus.com/reference/cstdio/printf/
 * @param[in] ...    : Variadic arguments
 * @return None
 */
void LCD_DIO_printf(LCD_DIO_HandleTypeDef* hlcd, const char* format, ...)
{
 8002b1c:	b40e      	push	{r1, r2, r3}
 8002b1e:	b580      	push	{r7, lr}
 8002b20:	b095      	sub	sp, #84	@ 0x54
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	6078      	str	r0, [r7, #4]
  char buffer[LCD_PRINTF_BUF_SIZE];
  va_list args;
  va_start(args, format);
 8002b26:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002b2a:	60fb      	str	r3, [r7, #12]
  vsprintf(buffer,format, args);
 8002b2c:	f107 0310 	add.w	r3, r7, #16
 8002b30:	68fa      	ldr	r2, [r7, #12]
 8002b32:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8002b34:	4618      	mov	r0, r3
 8002b36:	f00a fc0d 	bl	800d354 <vsiprintf>
  LCD_DIO_printStr(hlcd, buffer);
 8002b3a:	f107 0310 	add.w	r3, r7, #16
 8002b3e:	4619      	mov	r1, r3
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f7ff ffb2 	bl	8002aaa <LCD_DIO_printStr>
  va_end(args);
}
 8002b46:	bf00      	nop
 8002b48:	3754      	adds	r7, #84	@ 0x54
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002b50:	b003      	add	sp, #12
 8002b52:	4770      	bx	lr

08002b54 <LED_PWM_Init>:
  * @brief Initialize PWM LED control
  * @param[in] hled   : LED PWM handler
  * @retval None
  */
void LED_PWM_Init(LED_PWM_Handle_TypeDef* hled)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  hled->Output.Duty = (hled->ActiveState == LED_ON_HIGH) ? (hled->Output.Duty) : (100.0f - hled->Output.Duty);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	7b1b      	ldrb	r3, [r3, #12]
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d103      	bne.n	8002b6c <LED_PWM_Init+0x18>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b6a:	e006      	b.n	8002b7a <LED_PWM_Init+0x26>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b72:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8002b90 <LED_PWM_Init+0x3c>
 8002b76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_Init(&(hled->Output));
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	4618      	mov	r0, r3
 8002b84:	f000 fbb9 	bl	80032fa <PWM_Init>
}
 8002b88:	bf00      	nop
 8002b8a:	3708      	adds	r7, #8
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}
 8002b90:	42c80000 	.word	0x42c80000

08002b94 <MENU_ITEM_WriteDisplayBuffer>:
/**
 * @brief Write menu item display buffer content
 * @param[in/out] hmenuitem : Menu item handler
 */
void MENU_ITEM_WriteDisplayBuffer(MenuItem_TypeDef* hmenuitem, const char* str)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b086      	sub	sp, #24
 8002b98:	af02      	add	r7, sp, #8
 8002b9a:	6078      	str	r0, [r7, #4]
 8002b9c:	6039      	str	r1, [r7, #0]
  int pad_len = LCD_LINE_LEN - hmenuitem->DisplayStrLen;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	8a5b      	ldrh	r3, [r3, #18]
 8002ba2:	f1c3 0310 	rsb	r3, r3, #16
 8002ba6:	60fb      	str	r3, [r7, #12]
  sprintf(hmenuitem->DisplayStr, "%s%.*s", str, pad_len, __menu__padding);
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	4b05      	ldr	r3, [pc, #20]	@ (8002bc0 <MENU_ITEM_WriteDisplayBuffer+0x2c>)
 8002bac:	9300      	str	r3, [sp, #0]
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	683a      	ldr	r2, [r7, #0]
 8002bb2:	4904      	ldr	r1, [pc, #16]	@ (8002bc4 <MENU_ITEM_WriteDisplayBuffer+0x30>)
 8002bb4:	f00a fb24 	bl	800d200 <siprintf>
}
 8002bb8:	bf00      	nop
 8002bba:	3710      	adds	r7, #16
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	0800ff7c 	.word	0x0800ff7c
 8002bc4:	0800fe54 	.word	0x0800fe54

08002bc8 <__menu_ldr1_routine>:

unsigned int ADC1_ConvResults_mV[16];

/* Private variables ---------------------------------------------------------*/

MENU_ITEM_CONTRUCTOR(menu_ldr1, { menu_dout_routine(hmenuitem, &(hldr1.Output), "LDR1"); } );
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	4a03      	ldr	r2, [pc, #12]	@ (8002be0 <__menu_ldr1_routine+0x18>)
 8002bd2:	4904      	ldr	r1, [pc, #16]	@ (8002be4 <__menu_ldr1_routine+0x1c>)
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f000 f90b 	bl	8002df0 <menu_dout_routine>
 8002bda:	3708      	adds	r7, #8
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	0800fe5c 	.word	0x0800fe5c
 8002be4:	20000168 	.word	0x20000168

08002be8 <__menu_ldg1_routine>:
MENU_ITEM_CONTRUCTOR(menu_ldg1, { menu_dout_routine(hmenuitem, &(hldg1.Output), "LDG1"); } );
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b082      	sub	sp, #8
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	4a03      	ldr	r2, [pc, #12]	@ (8002c00 <__menu_ldg1_routine+0x18>)
 8002bf2:	4904      	ldr	r1, [pc, #16]	@ (8002c04 <__menu_ldg1_routine+0x1c>)
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f000 f8fb 	bl	8002df0 <menu_dout_routine>
 8002bfa:	3708      	adds	r7, #8
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	0800fe64 	.word	0x0800fe64
 8002c04:	20000150 	.word	0x20000150

08002c08 <__menu_ldb1_routine>:
MENU_ITEM_CONTRUCTOR(menu_ldb1, { menu_dout_routine(hmenuitem, &(hldb1.Output), "LDB1"); } );
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	4a03      	ldr	r2, [pc, #12]	@ (8002c20 <__menu_ldb1_routine+0x18>)
 8002c12:	4904      	ldr	r1, [pc, #16]	@ (8002c24 <__menu_ldb1_routine+0x1c>)
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	f000 f8eb 	bl	8002df0 <menu_dout_routine>
 8002c1a:	3708      	adds	r7, #8
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	0800fe6c 	.word	0x0800fe6c
 8002c24:	2000015c 	.word	0x2000015c

08002c28 <__menu_ldr2_routine>:

MENU_ITEM_CONTRUCTOR(menu_ldr2, { menu_pwm_routine(hmenuitem, &(hldr2.Output), "LDR2"); } );
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b082      	sub	sp, #8
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
 8002c30:	4a03      	ldr	r2, [pc, #12]	@ (8002c40 <__menu_ldr2_routine+0x18>)
 8002c32:	4904      	ldr	r1, [pc, #16]	@ (8002c44 <__menu_ldr2_routine+0x1c>)
 8002c34:	6878      	ldr	r0, [r7, #4]
 8002c36:	f000 f925 	bl	8002e84 <menu_pwm_routine>
 8002c3a:	3708      	adds	r7, #8
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	0800fe74 	.word	0x0800fe74
 8002c44:	20000174 	.word	0x20000174

08002c48 <__menu_ldg2_routine>:
MENU_ITEM_CONTRUCTOR(menu_ldg2, { menu_pwm_routine(hmenuitem, &(hldg2.Output), "LDG2"); } );
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
 8002c50:	4a03      	ldr	r2, [pc, #12]	@ (8002c60 <__menu_ldg2_routine+0x18>)
 8002c52:	4904      	ldr	r1, [pc, #16]	@ (8002c64 <__menu_ldg2_routine+0x1c>)
 8002c54:	6878      	ldr	r0, [r7, #4]
 8002c56:	f000 f915 	bl	8002e84 <menu_pwm_routine>
 8002c5a:	3708      	adds	r7, #8
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	0800fe7c 	.word	0x0800fe7c
 8002c64:	20000184 	.word	0x20000184

08002c68 <__menu_ldb2_routine>:
MENU_ITEM_CONTRUCTOR(menu_ldb2, { menu_pwm_routine(hmenuitem, &(hldb2.Output), "LDB2"); } );
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
 8002c70:	4a03      	ldr	r2, [pc, #12]	@ (8002c80 <__menu_ldb2_routine+0x18>)
 8002c72:	4904      	ldr	r1, [pc, #16]	@ (8002c84 <__menu_ldb2_routine+0x1c>)
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f000 f905 	bl	8002e84 <menu_pwm_routine>
 8002c7a:	3708      	adds	r7, #8
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	0800fe84 	.word	0x0800fe84
 8002c84:	20000194 	.word	0x20000194

08002c88 <__menu_ldrgb_r_routine>:

MENU_ITEM_CONTRUCTOR(menu_ldrgb_r, { menu_pwm_routine(hmenuitem, &(hldr3.Output), "LD [R]GB"); } );
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b082      	sub	sp, #8
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	4a03      	ldr	r2, [pc, #12]	@ (8002ca0 <__menu_ldrgb_r_routine+0x18>)
 8002c92:	4904      	ldr	r1, [pc, #16]	@ (8002ca4 <__menu_ldrgb_r_routine+0x1c>)
 8002c94:	6878      	ldr	r0, [r7, #4]
 8002c96:	f000 f8f5 	bl	8002e84 <menu_pwm_routine>
 8002c9a:	3708      	adds	r7, #8
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	0800fe8c 	.word	0x0800fe8c
 8002ca4:	200001a4 	.word	0x200001a4

08002ca8 <__menu_ldrgb_g_routine>:
MENU_ITEM_CONTRUCTOR(menu_ldrgb_g, { menu_pwm_routine(hmenuitem, &(hldg3.Output), "LD R[G]B"); } );
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	4a03      	ldr	r2, [pc, #12]	@ (8002cc0 <__menu_ldrgb_g_routine+0x18>)
 8002cb2:	4904      	ldr	r1, [pc, #16]	@ (8002cc4 <__menu_ldrgb_g_routine+0x1c>)
 8002cb4:	6878      	ldr	r0, [r7, #4]
 8002cb6:	f000 f8e5 	bl	8002e84 <menu_pwm_routine>
 8002cba:	3708      	adds	r7, #8
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	0800fe98 	.word	0x0800fe98
 8002cc4:	200001b4 	.word	0x200001b4

08002cc8 <__menu_ldrgb_b_routine>:
MENU_ITEM_CONTRUCTOR(menu_ldrgb_b, { menu_pwm_routine(hmenuitem, &(hldb3.Output), "LD RG[B]"); } );
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	4a03      	ldr	r2, [pc, #12]	@ (8002ce0 <__menu_ldrgb_b_routine+0x18>)
 8002cd2:	4904      	ldr	r1, [pc, #16]	@ (8002ce4 <__menu_ldrgb_b_routine+0x1c>)
 8002cd4:	6878      	ldr	r0, [r7, #4]
 8002cd6:	f000 f8d5 	bl	8002e84 <menu_pwm_routine>
 8002cda:	3708      	adds	r7, #8
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}
 8002ce0:	0800fea4 	.word	0x0800fea4
 8002ce4:	200001c4 	.word	0x200001c4

08002ce8 <__menu_enc1_routine>:

MENU_ITEM_CONTRUCTOR(menu_enc1, { menu_uint_io_routine(hmenuitem, ENC_GetCounter(&henc1), 3, "ENC", ""); } );
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af02      	add	r7, sp, #8
 8002cee:	6078      	str	r0, [r7, #4]
 8002cf0:	4806      	ldr	r0, [pc, #24]	@ (8002d0c <__menu_enc1_routine+0x24>)
 8002cf2:	f7ff fd7b 	bl	80027ec <ENC_GetCounter>
 8002cf6:	4601      	mov	r1, r0
 8002cf8:	4b05      	ldr	r3, [pc, #20]	@ (8002d10 <__menu_enc1_routine+0x28>)
 8002cfa:	9300      	str	r3, [sp, #0]
 8002cfc:	4b05      	ldr	r3, [pc, #20]	@ (8002d14 <__menu_enc1_routine+0x2c>)
 8002cfe:	2203      	movs	r2, #3
 8002d00:	6878      	ldr	r0, [r7, #4]
 8002d02:	f000 f911 	bl	8002f28 <menu_uint_io_routine>
 8002d06:	3708      	adds	r7, #8
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	200000f8 	.word	0x200000f8
 8002d10:	0800feb4 	.word	0x0800feb4
 8002d14:	0800feb0 	.word	0x0800feb0

08002d18 <__menu_ain1_routine>:

MENU_ITEM_CONTRUCTOR(menu_ain1, { menu_uint_io_routine(hmenuitem, ADC1_ConvResults_mV[0], 4, "POT1", "mV"); } );
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b084      	sub	sp, #16
 8002d1c:	af02      	add	r7, sp, #8
 8002d1e:	6078      	str	r0, [r7, #4]
 8002d20:	4b05      	ldr	r3, [pc, #20]	@ (8002d38 <__menu_ain1_routine+0x20>)
 8002d22:	6819      	ldr	r1, [r3, #0]
 8002d24:	4b05      	ldr	r3, [pc, #20]	@ (8002d3c <__menu_ain1_routine+0x24>)
 8002d26:	9300      	str	r3, [sp, #0]
 8002d28:	4b05      	ldr	r3, [pc, #20]	@ (8002d40 <__menu_ain1_routine+0x28>)
 8002d2a:	2204      	movs	r2, #4
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f000 f8fb 	bl	8002f28 <menu_uint_io_routine>
 8002d32:	3708      	adds	r7, #8
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	20000a74 	.word	0x20000a74
 8002d3c:	0800fec0 	.word	0x0800fec0
 8002d40:	0800feb8 	.word	0x0800feb8

08002d44 <__menu_ain2_routine>:
MENU_ITEM_CONTRUCTOR(menu_ain2, { menu_uint_io_routine(hmenuitem, ADC1_ConvResults_mV[1], 4, "POT2", "mV"); } );
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af02      	add	r7, sp, #8
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	4b05      	ldr	r3, [pc, #20]	@ (8002d64 <__menu_ain2_routine+0x20>)
 8002d4e:	6859      	ldr	r1, [r3, #4]
 8002d50:	4b05      	ldr	r3, [pc, #20]	@ (8002d68 <__menu_ain2_routine+0x24>)
 8002d52:	9300      	str	r3, [sp, #0]
 8002d54:	4b05      	ldr	r3, [pc, #20]	@ (8002d6c <__menu_ain2_routine+0x28>)
 8002d56:	2204      	movs	r2, #4
 8002d58:	6878      	ldr	r0, [r7, #4]
 8002d5a:	f000 f8e5 	bl	8002f28 <menu_uint_io_routine>
 8002d5e:	3708      	adds	r7, #8
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	20000a74 	.word	0x20000a74
 8002d68:	0800fec0 	.word	0x0800fec0
 8002d6c:	0800fec4 	.word	0x0800fec4

08002d70 <__menu_bmp2_routine>:

MENU_ITEM_CONTRUCTOR(menu_bmp2,   { menu_float_io_routine(hmenuitem, BMP2_GET_TEMP(&bmp2dev_1), 5, "TEMP", "degC"); } );
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
 8002d78:	4b07      	ldr	r3, [pc, #28]	@ (8002d98 <__menu_bmp2_routine+0x28>)
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002d80:	4b06      	ldr	r3, [pc, #24]	@ (8002d9c <__menu_bmp2_routine+0x2c>)
 8002d82:	4a07      	ldr	r2, [pc, #28]	@ (8002da0 <__menu_bmp2_routine+0x30>)
 8002d84:	2105      	movs	r1, #5
 8002d86:	eeb0 0a67 	vmov.f32	s0, s15
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f000 f936 	bl	8002ffc <menu_float_io_routine>
 8002d90:	3708      	adds	r7, #8
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	20000028 	.word	0x20000028
 8002d9c:	0800fecc 	.word	0x0800fecc
 8002da0:	0800fed4 	.word	0x0800fed4

08002da4 <__menu_bh1750_routine>:
MENU_ITEM_CONTRUCTOR(menu_bh1750, { menu_float_io_routine(hmenuitem, hbh1750_1.Readout, 6, "LIGHT", "lx"); } );
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b082      	sub	sp, #8
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	4b06      	ldr	r3, [pc, #24]	@ (8002dc8 <__menu_bh1750_routine+0x24>)
 8002dae:	edd3 7a03 	vldr	s15, [r3, #12]
 8002db2:	4b06      	ldr	r3, [pc, #24]	@ (8002dcc <__menu_bh1750_routine+0x28>)
 8002db4:	4a06      	ldr	r2, [pc, #24]	@ (8002dd0 <__menu_bh1750_routine+0x2c>)
 8002db6:	2106      	movs	r1, #6
 8002db8:	eeb0 0a67 	vmov.f32	s0, s15
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	f000 f91d 	bl	8002ffc <menu_float_io_routine>
 8002dc2:	3708      	adds	r7, #8
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	20000000 	.word	0x20000000
 8002dcc:	0800fedc 	.word	0x0800fedc
 8002dd0:	0800fee0 	.word	0x0800fee0

08002dd4 <__menu_aout1_routine>:

MENU_ITEM_CONTRUCTOR(menu_aout1, { menu_dac_routine(hmenuitem, DAC_CHANNEL_1, "DAC CH1"); } );
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
 8002ddc:	4a03      	ldr	r2, [pc, #12]	@ (8002dec <__menu_aout1_routine+0x18>)
 8002dde:	2100      	movs	r1, #0
 8002de0:	6878      	ldr	r0, [r7, #4]
 8002de2:	f000 f93d 	bl	8003060 <menu_dac_routine>
 8002de6:	3708      	adds	r7, #8
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	0800fee8 	.word	0x0800fee8

08002df0 <menu_dout_routine>:
 * @param[in/out] hmenuitem : Menu item structure
 * @param[in]     hled      : Digital output handler
 * @param[in]     name      : Output display name
 */
void menu_dout_routine(MenuItem_TypeDef* hmenuitem, DIO_Handle_TypeDef* hdio, const char* name)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b08c      	sub	sp, #48	@ 0x30
 8002df4:	af02      	add	r7, sp, #8
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	60b9      	str	r1, [r7, #8]
 8002dfa:	607a      	str	r2, [r7, #4]
  if(hmenu.Item == hmenuitem) // If active component
 8002dfc:	4b1c      	ldr	r3, [pc, #112]	@ (8002e70 <menu_dout_routine+0x80>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	68fa      	ldr	r2, [r7, #12]
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d111      	bne.n	8002e2a <menu_dout_routine+0x3a>
  {
    ENC_GetCounter(&henc1);
 8002e06:	481b      	ldr	r0, [pc, #108]	@ (8002e74 <menu_dout_routine+0x84>)
 8002e08:	f7ff fcf0 	bl	80027ec <ENC_GetCounter>
    if(henc1.CounterInc)
 8002e0c:	4b19      	ldr	r3, [pc, #100]	@ (8002e74 <menu_dout_routine+0x84>)
 8002e0e:	7c1b      	ldrb	r3, [r3, #16]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d003      	beq.n	8002e1c <menu_dout_routine+0x2c>
      DIO_WriteHigh(hdio);
 8002e14:	68b8      	ldr	r0, [r7, #8]
 8002e16:	f7ff fa7b 	bl	8002310 <DIO_WriteHigh>
 8002e1a:	e006      	b.n	8002e2a <menu_dout_routine+0x3a>
    else if(henc1.CounterDec)
 8002e1c:	4b15      	ldr	r3, [pc, #84]	@ (8002e74 <menu_dout_routine+0x84>)
 8002e1e:	7c5b      	ldrb	r3, [r3, #17]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d002      	beq.n	8002e2a <menu_dout_routine+0x3a>
      DIO_WriteLow(hdio);
 8002e24:	68b8      	ldr	r0, [r7, #8]
 8002e26:	f7ff fa63 	bl	80022f0 <DIO_WriteLow>
  }

  char temp_str[LCD_LINE_BUF_LEN];
  hmenuitem->DisplayStrLen = snprintf(temp_str, LCD_LINE_LEN, "%s: %s", name, DIO_Read(hdio) ? "ON" : "OFF");
 8002e2a:	68b8      	ldr	r0, [r7, #8]
 8002e2c:	f7ff fa92 	bl	8002354 <DIO_Read>
 8002e30:	4603      	mov	r3, r0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d001      	beq.n	8002e3a <menu_dout_routine+0x4a>
 8002e36:	4b10      	ldr	r3, [pc, #64]	@ (8002e78 <menu_dout_routine+0x88>)
 8002e38:	e000      	b.n	8002e3c <menu_dout_routine+0x4c>
 8002e3a:	4b10      	ldr	r3, [pc, #64]	@ (8002e7c <menu_dout_routine+0x8c>)
 8002e3c:	f107 0014 	add.w	r0, r7, #20
 8002e40:	9300      	str	r3, [sp, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	4a0e      	ldr	r2, [pc, #56]	@ (8002e80 <menu_dout_routine+0x90>)
 8002e46:	2110      	movs	r1, #16
 8002e48:	f00a f9a4 	bl	800d194 <sniprintf>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	b29a      	uxth	r2, r3
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	825a      	strh	r2, [r3, #18]
  MENU_ITEM_WriteDisplayBuffer(hmenuitem, temp_str); // Set display buffer
 8002e54:	f107 0314 	add.w	r3, r7, #20
 8002e58:	4619      	mov	r1, r3
 8002e5a:	68f8      	ldr	r0, [r7, #12]
 8002e5c:	f7ff fe9a 	bl	8002b94 <MENU_ITEM_WriteDisplayBuffer>
  hmenuitem->SerialPortStrLen = 0;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2200      	movs	r2, #0
 8002e64:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
}
 8002e68:	bf00      	nop
 8002e6a:	3728      	adds	r7, #40	@ 0x28
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	200001d4 	.word	0x200001d4
 8002e74:	200000f8 	.word	0x200000f8
 8002e78:	0800fef0 	.word	0x0800fef0
 8002e7c:	0800fef4 	.word	0x0800fef4
 8002e80:	0800fef8 	.word	0x0800fef8

08002e84 <menu_pwm_routine>:
 * @param[in/out] hmenuitem : Menu item structure
 * @param[in]     hpwm      : PWM output handler
 * @param[in]     name      : Output display name
 */
void menu_pwm_routine(MenuItem_TypeDef* hmenuitem, PWM_Handle_TypeDef* hpwm, const char* name)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b08c      	sub	sp, #48	@ 0x30
 8002e88:	af02      	add	r7, sp, #8
 8002e8a:	60f8      	str	r0, [r7, #12]
 8002e8c:	60b9      	str	r1, [r7, #8]
 8002e8e:	607a      	str	r2, [r7, #4]
  if(hmenu.Item == hmenuitem) // If active component
 8002e90:	4b21      	ldr	r3, [pc, #132]	@ (8002f18 <menu_pwm_routine+0x94>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	68fa      	ldr	r2, [r7, #12]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d11b      	bne.n	8002ed2 <menu_pwm_routine+0x4e>
  {
    if(hmenu.ItemChanged) // Reload counter if item changed
 8002e9a:	4b1f      	ldr	r3, [pc, #124]	@ (8002f18 <menu_pwm_routine+0x94>)
 8002e9c:	791b      	ldrb	r3, [r3, #4]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d00b      	beq.n	8002eba <menu_pwm_routine+0x36>
      ENC_SetCounter(&henc1, PWM_ReadDuty(hpwm));
 8002ea2:	68b8      	ldr	r0, [r7, #8]
 8002ea4:	f000 fab8 	bl	8003418 <PWM_ReadDuty>
 8002ea8:	eef0 7a40 	vmov.f32	s15, s0
 8002eac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002eb0:	ee17 1a90 	vmov	r1, s15
 8002eb4:	4819      	ldr	r0, [pc, #100]	@ (8002f1c <menu_pwm_routine+0x98>)
 8002eb6:	f7ff fcc6 	bl	8002846 <ENC_SetCounter>
    PWM_WriteDuty(hpwm, ENC_GetCounter(&henc1));
 8002eba:	4818      	ldr	r0, [pc, #96]	@ (8002f1c <menu_pwm_routine+0x98>)
 8002ebc:	f7ff fc96 	bl	80027ec <ENC_GetCounter>
 8002ec0:	ee07 0a90 	vmov	s15, r0
 8002ec4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ec8:	eeb0 0a67 	vmov.f32	s0, s15
 8002ecc:	68b8      	ldr	r0, [r7, #8]
 8002ece:	f000 fa2d 	bl	800332c <PWM_WriteDuty>
  }

  char temp_str[LCD_LINE_BUF_LEN];
  hmenuitem->DisplayStrLen = snprintf(temp_str, LCD_LINE_LEN, "%s: %3d%%", name, (int)PWM_ReadDuty(hpwm));
 8002ed2:	68b8      	ldr	r0, [r7, #8]
 8002ed4:	f000 faa0 	bl	8003418 <PWM_ReadDuty>
 8002ed8:	eef0 7a40 	vmov.f32	s15, s0
 8002edc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ee0:	ee17 3a90 	vmov	r3, s15
 8002ee4:	f107 0014 	add.w	r0, r7, #20
 8002ee8:	9300      	str	r3, [sp, #0]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	4a0c      	ldr	r2, [pc, #48]	@ (8002f20 <menu_pwm_routine+0x9c>)
 8002eee:	2110      	movs	r1, #16
 8002ef0:	f00a f950 	bl	800d194 <sniprintf>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	b29a      	uxth	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	825a      	strh	r2, [r3, #18]
  MENU_ITEM_WriteDisplayBuffer(hmenuitem, temp_str); // Set display buffer
 8002efc:	f107 0314 	add.w	r3, r7, #20
 8002f00:	4619      	mov	r1, r3
 8002f02:	68f8      	ldr	r0, [r7, #12]
 8002f04:	f7ff fe46 	bl	8002b94 <MENU_ITEM_WriteDisplayBuffer>
  hmenuitem->SerialPortStrLen = 0;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
}
 8002f10:	bf00      	nop
 8002f12:	3728      	adds	r7, #40	@ 0x28
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	200001d4 	.word	0x200001d4
 8002f1c:	200000f8 	.word	0x200000f8
 8002f20:	0800ff00 	.word	0x0800ff00
 8002f24:	00000000 	.word	0x00000000

08002f28 <menu_uint_io_routine>:

void menu_uint_io_routine(MenuItem_TypeDef* hmenuitem, unsigned int value, unsigned int len, const char* name, const char* unit)
{
 8002f28:	b590      	push	{r4, r7, lr}
 8002f2a:	b08f      	sub	sp, #60	@ 0x3c
 8002f2c:	af04      	add	r7, sp, #16
 8002f2e:	60f8      	str	r0, [r7, #12]
 8002f30:	60b9      	str	r1, [r7, #8]
 8002f32:	607a      	str	r2, [r7, #4]
 8002f34:	603b      	str	r3, [r7, #0]
  char temp_str[LCD_LINE_BUF_LEN];
  hmenuitem->DisplayStrLen = snprintf(temp_str, LCD_LINE_LEN, "%s: %*d %s", name, len, value, unit);
 8002f36:	f107 0014 	add.w	r0, r7, #20
 8002f3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f3c:	9302      	str	r3, [sp, #8]
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	9301      	str	r3, [sp, #4]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	9300      	str	r3, [sp, #0]
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	4a29      	ldr	r2, [pc, #164]	@ (8002ff0 <menu_uint_io_routine+0xc8>)
 8002f4a:	2110      	movs	r1, #16
 8002f4c:	f00a f922 	bl	800d194 <sniprintf>
 8002f50:	4603      	mov	r3, r0
 8002f52:	b29a      	uxth	r2, r3
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	825a      	strh	r2, [r3, #18]
  MENU_ITEM_WriteDisplayBuffer(hmenuitem, temp_str); // Set display buffer
 8002f58:	f107 0314 	add.w	r3, r7, #20
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	68f8      	ldr	r0, [r7, #12]
 8002f60:	f7ff fe18 	bl	8002b94 <MENU_ITEM_WriteDisplayBuffer>

  hmenuitem->SerialPortStrLen = sprintf(hmenuitem->SerialPortStr, "%03x", (int)ADC_VOLTAGE2REG(value));
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f103 0414 	add.w	r4, r3, #20
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	ee07 3a90 	vmov	s15, r3
 8002f70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f74:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8002ff4 <menu_uint_io_routine+0xcc>
 8002f78:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002f7c:	ee16 0a90 	vmov	r0, s13
 8002f80:	f7fd fb02 	bl	8000588 <__aeabi_f2d>
 8002f84:	a316      	add	r3, pc, #88	@ (adr r3, 8002fe0 <menu_uint_io_routine+0xb8>)
 8002f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f8a:	f7fd fc7f 	bl	800088c <__aeabi_ddiv>
 8002f8e:	4602      	mov	r2, r0
 8002f90:	460b      	mov	r3, r1
 8002f92:	4610      	mov	r0, r2
 8002f94:	4619      	mov	r1, r3
 8002f96:	a314      	add	r3, pc, #80	@ (adr r3, 8002fe8 <menu_uint_io_routine+0xc0>)
 8002f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f9c:	f7fd fb4c 	bl	8000638 <__aeabi_dmul>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	460b      	mov	r3, r1
 8002fa4:	4610      	mov	r0, r2
 8002fa6:	4619      	mov	r1, r3
 8002fa8:	f04f 0200 	mov.w	r2, #0
 8002fac:	f04f 0300 	mov.w	r3, #0
 8002fb0:	f7fd f98c 	bl	80002cc <__adddf3>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	460b      	mov	r3, r1
 8002fb8:	4610      	mov	r0, r2
 8002fba:	4619      	mov	r1, r3
 8002fbc:	f7fd fe14 	bl	8000be8 <__aeabi_d2uiz>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	b29b      	uxth	r3, r3
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	490c      	ldr	r1, [pc, #48]	@ (8002ff8 <menu_uint_io_routine+0xd0>)
 8002fc8:	4620      	mov	r0, r4
 8002fca:	f00a f919 	bl	800d200 <siprintf>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	b29a      	uxth	r2, r3
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
}
 8002fd8:	bf00      	nop
 8002fda:	372c      	adds	r7, #44	@ 0x2c
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd90      	pop	{r4, r7, pc}
 8002fe0:	60000000 	.word	0x60000000
 8002fe4:	400a6666 	.word	0x400a6666
 8002fe8:	00000000 	.word	0x00000000
 8002fec:	40affe00 	.word	0x40affe00
 8002ff0:	0800ff0c 	.word	0x0800ff0c
 8002ff4:	447a0000 	.word	0x447a0000
 8002ff8:	0800ff18 	.word	0x0800ff18

08002ffc <menu_float_io_routine>:

void menu_float_io_routine(MenuItem_TypeDef* hmenuitem, float value, unsigned int len, const char* name, const char* unit)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b092      	sub	sp, #72	@ 0x48
 8003000:	af06      	add	r7, sp, #24
 8003002:	6178      	str	r0, [r7, #20]
 8003004:	ed87 0a04 	vstr	s0, [r7, #16]
 8003008:	60f9      	str	r1, [r7, #12]
 800300a:	60ba      	str	r2, [r7, #8]
 800300c:	607b      	str	r3, [r7, #4]
  char temp_str[LCD_LINE_BUF_LEN];
  hmenuitem->DisplayStrLen = snprintf(temp_str, LCD_LINE_LEN, "%s: %*.2f%s", name, len, value, unit);
 800300e:	6938      	ldr	r0, [r7, #16]
 8003010:	f7fd faba 	bl	8000588 <__aeabi_f2d>
 8003014:	4602      	mov	r2, r0
 8003016:	460b      	mov	r3, r1
 8003018:	f107 001c 	add.w	r0, r7, #28
 800301c:	6879      	ldr	r1, [r7, #4]
 800301e:	9104      	str	r1, [sp, #16]
 8003020:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	9300      	str	r3, [sp, #0]
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	4a0b      	ldr	r2, [pc, #44]	@ (8003058 <menu_float_io_routine+0x5c>)
 800302c:	2110      	movs	r1, #16
 800302e:	f00a f8b1 	bl	800d194 <sniprintf>
 8003032:	4603      	mov	r3, r0
 8003034:	b29a      	uxth	r2, r3
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	825a      	strh	r2, [r3, #18]
  MENU_ITEM_WriteDisplayBuffer(hmenuitem, temp_str); // Set display buffe
 800303a:	f107 031c 	add.w	r3, r7, #28
 800303e:	4619      	mov	r1, r3
 8003040:	6978      	ldr	r0, [r7, #20]
 8003042:	f7ff fda7 	bl	8002b94 <MENU_ITEM_WriteDisplayBuffer>
  hmenuitem->SerialPortStrLen = 0;
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	2200      	movs	r2, #0
 800304a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
}
 800304e:	bf00      	nop
 8003050:	3730      	adds	r7, #48	@ 0x30
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	0800ff20 	.word	0x0800ff20
 800305c:	00000000 	.word	0x00000000

08003060 <menu_dac_routine>:

void menu_dac_routine(MenuItem_TypeDef* hmenuitem, uint32_t channel, const char* name)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b08c      	sub	sp, #48	@ 0x30
 8003064:	af02      	add	r7, sp, #8
 8003066:	60f8      	str	r0, [r7, #12]
 8003068:	60b9      	str	r1, [r7, #8]
 800306a:	607a      	str	r2, [r7, #4]
  if(hmenu.Item == hmenuitem) // If active component
 800306c:	4b46      	ldr	r3, [pc, #280]	@ (8003188 <menu_dac_routine+0x128>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	68fa      	ldr	r2, [r7, #12]
 8003072:	429a      	cmp	r2, r3
 8003074:	d14e      	bne.n	8003114 <menu_dac_routine+0xb4>
  {
    if(hmenu.ItemChanged) // Reload counter if item changed
 8003076:	4b44      	ldr	r3, [pc, #272]	@ (8003188 <menu_dac_routine+0x128>)
 8003078:	791b      	ldrb	r3, [r3, #4]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d01e      	beq.n	80030bc <menu_dac_routine+0x5c>
      ENC_SetCounter(&henc1, DAC_REG2PERCENT(HAL_DAC_GetValue(&hdac, channel)));
 800307e:	68b9      	ldr	r1, [r7, #8]
 8003080:	4842      	ldr	r0, [pc, #264]	@ (800318c <menu_dac_routine+0x12c>)
 8003082:	f002 fd75 	bl	8005b70 <HAL_DAC_GetValue>
 8003086:	ee07 0a90 	vmov	s15, r0
 800308a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800308e:	eddf 6a40 	vldr	s13, [pc, #256]	@ 8003190 <menu_dac_routine+0x130>
 8003092:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003096:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8003194 <menu_dac_routine+0x134>
 800309a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800309e:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8003198 <menu_dac_routine+0x138>
 80030a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80030a6:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 800319c <menu_dac_routine+0x13c>
 80030aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030b2:	ee17 1a90 	vmov	r1, s15
 80030b6:	483a      	ldr	r0, [pc, #232]	@ (80031a0 <menu_dac_routine+0x140>)
 80030b8:	f7ff fbc5 	bl	8002846 <ENC_SetCounter>
    HAL_DAC_SetValue(&hdac, channel, DAC_ALIGN_12B_R, DAC_PERCENT2REG(ENC_GetCounter(&henc1)));
 80030bc:	4838      	ldr	r0, [pc, #224]	@ (80031a0 <menu_dac_routine+0x140>)
 80030be:	f7ff fb95 	bl	80027ec <ENC_GetCounter>
 80030c2:	4603      	mov	r3, r0
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7fd fa3d 	bl	8000544 <__aeabi_ui2d>
 80030ca:	f04f 0200 	mov.w	r2, #0
 80030ce:	4b35      	ldr	r3, [pc, #212]	@ (80031a4 <menu_dac_routine+0x144>)
 80030d0:	f7fd fbdc 	bl	800088c <__aeabi_ddiv>
 80030d4:	4602      	mov	r2, r0
 80030d6:	460b      	mov	r3, r1
 80030d8:	4610      	mov	r0, r2
 80030da:	4619      	mov	r1, r3
 80030dc:	a328      	add	r3, pc, #160	@ (adr r3, 8003180 <menu_dac_routine+0x120>)
 80030de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030e2:	f7fd faa9 	bl	8000638 <__aeabi_dmul>
 80030e6:	4602      	mov	r2, r0
 80030e8:	460b      	mov	r3, r1
 80030ea:	4610      	mov	r0, r2
 80030ec:	4619      	mov	r1, r3
 80030ee:	f04f 0200 	mov.w	r2, #0
 80030f2:	f04f 0300 	mov.w	r3, #0
 80030f6:	f7fd f8e9 	bl	80002cc <__adddf3>
 80030fa:	4602      	mov	r2, r0
 80030fc:	460b      	mov	r3, r1
 80030fe:	4610      	mov	r0, r2
 8003100:	4619      	mov	r1, r3
 8003102:	f7fd fd71 	bl	8000be8 <__aeabi_d2uiz>
 8003106:	4603      	mov	r3, r0
 8003108:	b29b      	uxth	r3, r3
 800310a:	2200      	movs	r2, #0
 800310c:	68b9      	ldr	r1, [r7, #8]
 800310e:	481f      	ldr	r0, [pc, #124]	@ (800318c <menu_dac_routine+0x12c>)
 8003110:	f002 fcfa 	bl	8005b08 <HAL_DAC_SetValue>
  }
  char temp_str[LCD_LINE_BUF_LEN];
  hmenuitem->DisplayStrLen = snprintf(temp_str, LCD_LINE_LEN, "%s: %4dmV", name, (int)DAC_REG2VOLTAGE(HAL_DAC_GetValue(&hdac, channel)));
 8003114:	68b9      	ldr	r1, [r7, #8]
 8003116:	481d      	ldr	r0, [pc, #116]	@ (800318c <menu_dac_routine+0x12c>)
 8003118:	f002 fd2a 	bl	8005b70 <HAL_DAC_GetValue>
 800311c:	ee07 0a90 	vmov	s15, r0
 8003120:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003124:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8003190 <menu_dac_routine+0x130>
 8003128:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800312c:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 80031a8 <menu_dac_routine+0x148>
 8003130:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003134:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8003198 <menu_dac_routine+0x138>
 8003138:	ee77 7a87 	vadd.f32	s15, s15, s14
 800313c:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800319c <menu_dac_routine+0x13c>
 8003140:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003144:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003148:	ee17 3a90 	vmov	r3, s15
 800314c:	f107 0014 	add.w	r0, r7, #20
 8003150:	9300      	str	r3, [sp, #0]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4a15      	ldr	r2, [pc, #84]	@ (80031ac <menu_dac_routine+0x14c>)
 8003156:	2110      	movs	r1, #16
 8003158:	f00a f81c 	bl	800d194 <sniprintf>
 800315c:	4603      	mov	r3, r0
 800315e:	b29a      	uxth	r2, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	825a      	strh	r2, [r3, #18]
  MENU_ITEM_WriteDisplayBuffer(hmenuitem, temp_str); // Set display buffer
 8003164:	f107 0314 	add.w	r3, r7, #20
 8003168:	4619      	mov	r1, r3
 800316a:	68f8      	ldr	r0, [r7, #12]
 800316c:	f7ff fd12 	bl	8002b94 <MENU_ITEM_WriteDisplayBuffer>
  hmenuitem->SerialPortStrLen = 0;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2200      	movs	r2, #0
 8003174:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
}
 8003178:	bf00      	nop
 800317a:	3728      	adds	r7, #40	@ 0x28
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	00000000 	.word	0x00000000
 8003184:	40affe00 	.word	0x40affe00
 8003188:	200001d4 	.word	0x200001d4
 800318c:	20000b5c 	.word	0x20000b5c
 8003190:	457ff000 	.word	0x457ff000
 8003194:	42c80000 	.word	0x42c80000
 8003198:	00000000 	.word	0x00000000
 800319c:	447a0000 	.word	0x447a0000
 80031a0:	200000f8 	.word	0x200000f8
 80031a4:	40590000 	.word	0x40590000
 80031a8:	40533333 	.word	0x40533333
 80031ac:	0800ff2c 	.word	0x0800ff2c

080031b0 <MENU_Init>:
/**
 * @brief Menu initialization. Creates doubly-linked list from elements of MENU_MAIN_ARRAY.
 * @param[in/out] hmenu : Menu structure
 */
void MENU_Init(Menu_TypeDef* hmenu)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  /* Active element initialization */
  hmenu->Item = MENU_MAIN_ARRAY[0];
 80031b8:	4b29      	ldr	r3, [pc, #164]	@ (8003260 <MENU_Init+0xb0>)
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	601a      	str	r2, [r3, #0]

  /* Main menu initialization */
  for(uint8_t i = 0; i < (uint8_t)(MENU_MAIN_LEN-1); i++) //< Next item
 80031c0:	2300      	movs	r3, #0
 80031c2:	73fb      	strb	r3, [r7, #15]
 80031c4:	e00c      	b.n	80031e0 <MENU_Init+0x30>
    MENU_MAIN_ARRAY[i]->Next = MENU_MAIN_ARRAY[i+1];
 80031c6:	7bfb      	ldrb	r3, [r7, #15]
 80031c8:	1c5a      	adds	r2, r3, #1
 80031ca:	7bfb      	ldrb	r3, [r7, #15]
 80031cc:	4924      	ldr	r1, [pc, #144]	@ (8003260 <MENU_Init+0xb0>)
 80031ce:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80031d2:	4923      	ldr	r1, [pc, #140]	@ (8003260 <MENU_Init+0xb0>)
 80031d4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80031d8:	659a      	str	r2, [r3, #88]	@ 0x58
  for(uint8_t i = 0; i < (uint8_t)(MENU_MAIN_LEN-1); i++) //< Next item
 80031da:	7bfb      	ldrb	r3, [r7, #15]
 80031dc:	3301      	adds	r3, #1
 80031de:	73fb      	strb	r3, [r7, #15]
 80031e0:	7bfb      	ldrb	r3, [r7, #15]
 80031e2:	2b0d      	cmp	r3, #13
 80031e4:	d9ef      	bls.n	80031c6 <MENU_Init+0x16>
  for(uint8_t i = 1; i < (uint8_t)MENU_MAIN_LEN; i++)     //< Previous item
 80031e6:	2301      	movs	r3, #1
 80031e8:	73bb      	strb	r3, [r7, #14]
 80031ea:	e00c      	b.n	8003206 <MENU_Init+0x56>
    MENU_MAIN_ARRAY[i]->Prev = MENU_MAIN_ARRAY[i-1];
 80031ec:	7bbb      	ldrb	r3, [r7, #14]
 80031ee:	1e5a      	subs	r2, r3, #1
 80031f0:	7bbb      	ldrb	r3, [r7, #14]
 80031f2:	491b      	ldr	r1, [pc, #108]	@ (8003260 <MENU_Init+0xb0>)
 80031f4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80031f8:	4919      	ldr	r1, [pc, #100]	@ (8003260 <MENU_Init+0xb0>)
 80031fa:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80031fe:	65da      	str	r2, [r3, #92]	@ 0x5c
  for(uint8_t i = 1; i < (uint8_t)MENU_MAIN_LEN; i++)     //< Previous item
 8003200:	7bbb      	ldrb	r3, [r7, #14]
 8003202:	3301      	adds	r3, #1
 8003204:	73bb      	strb	r3, [r7, #14]
 8003206:	7bbb      	ldrb	r3, [r7, #14]
 8003208:	2b0e      	cmp	r3, #14
 800320a:	d9ef      	bls.n	80031ec <MENU_Init+0x3c>
  /* Cyclic list */
  MENU_MAIN_ARRAY[MENU_MAIN_LEN-1]->Next = MENU_MAIN_ARRAY[0]; //< Next of last is first item
 800320c:	4b14      	ldr	r3, [pc, #80]	@ (8003260 <MENU_Init+0xb0>)
 800320e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003210:	4a13      	ldr	r2, [pc, #76]	@ (8003260 <MENU_Init+0xb0>)
 8003212:	6812      	ldr	r2, [r2, #0]
 8003214:	659a      	str	r2, [r3, #88]	@ 0x58
  MENU_MAIN_ARRAY[0]->Prev = MENU_MAIN_ARRAY[MENU_MAIN_LEN-1]; //< Previous of first is last item
 8003216:	4b12      	ldr	r3, [pc, #72]	@ (8003260 <MENU_Init+0xb0>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a11      	ldr	r2, [pc, #68]	@ (8003260 <MENU_Init+0xb0>)
 800321c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800321e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* LCD set-up */
  LCD_DIO_SetCursor(hmenu->Display, 0, 0);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	2200      	movs	r2, #0
 8003226:	2100      	movs	r1, #0
 8003228:	4618      	mov	r0, r3
 800322a:	f7ff fc5d 	bl	8002ae8 <LCD_DIO_SetCursor>
  LCD_DIO_printf(hmenu->Display, "%c", LCD_MENU_CURSOR_CHAR);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	227e      	movs	r2, #126	@ 0x7e
 8003234:	490b      	ldr	r1, [pc, #44]	@ (8003264 <MENU_Init+0xb4>)
 8003236:	4618      	mov	r0, r3
 8003238:	f7ff fc70 	bl	8002b1c <LCD_DIO_printf>
  LCD_DIO_SetCursor(hmenu->Display, 1, 0);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	2200      	movs	r2, #0
 8003242:	2101      	movs	r1, #1
 8003244:	4618      	mov	r0, r3
 8003246:	f7ff fc4f 	bl	8002ae8 <LCD_DIO_SetCursor>
  LCD_DIO_printStr(hmenu->Display, " ");
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	4906      	ldr	r1, [pc, #24]	@ (8003268 <MENU_Init+0xb8>)
 8003250:	4618      	mov	r0, r3
 8003252:	f7ff fc2a 	bl	8002aaa <LCD_DIO_printStr>
}
 8003256:	bf00      	nop
 8003258:	3710      	adds	r7, #16
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	2000083c 	.word	0x2000083c
 8003264:	0800ff38 	.word	0x0800ff38
 8003268:	0800ff3c 	.word	0x0800ff3c

0800326c <MENU_ROUTINE>:
/**
 * @brief Menu routine. Calls active items routines and updates output devices.
 * @param[in/out] hmenu : Menu structure
 */
void MENU_ROUTINE(Menu_TypeDef* hmenu)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b082      	sub	sp, #8
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  MENU_CALL_ROUTINE(hmenu->Item);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	6812      	ldr	r2, [r2, #0]
 800327e:	4610      	mov	r0, r2
 8003280:	4798      	blx	r3
  MENU_CALL_ROUTINE(hmenu->Item->Next);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003288:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	6812      	ldr	r2, [r2, #0]
 800328e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003290:	4610      	mov	r0, r2
 8003292:	4798      	blx	r3

  hmenu->ItemChanged = 0;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	711a      	strb	r2, [r3, #4]

  // #1 line - active item
  LCD_DIO_SetCursor(hmenu->Display, 0, 1);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	2201      	movs	r2, #1
 80032a0:	2100      	movs	r1, #0
 80032a2:	4618      	mov	r0, r3
 80032a4:	f7ff fc20 	bl	8002ae8 <LCD_DIO_SetCursor>
  LCD_DIO_printStr(hmenu->Display, hmenu->Item->DisplayStr);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	689a      	ldr	r2, [r3, #8]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4619      	mov	r1, r3
 80032b2:	4610      	mov	r0, r2
 80032b4:	f7ff fbf9 	bl	8002aaa <LCD_DIO_printStr>

  // #1 line - next item
  LCD_DIO_SetCursor(hmenu->Display, 1, 1);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	2201      	movs	r2, #1
 80032be:	2101      	movs	r1, #1
 80032c0:	4618      	mov	r0, r3
 80032c2:	f7ff fc11 	bl	8002ae8 <LCD_DIO_SetCursor>
  LCD_DIO_printStr(hmenu->Display, hmenu->Item->Next->DisplayStr);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	689a      	ldr	r2, [r3, #8]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032d0:	4619      	mov	r1, r3
 80032d2:	4610      	mov	r0, r2
 80032d4:	f7ff fbe9 	bl	8002aaa <LCD_DIO_printStr>

  // Serial port streaming
  HAL_UART_Transmit(hmenu->SerialPort, (uint8_t*)hmenu->Item->SerialPortStr, hmenu->Item->SerialPortStrLen, 10);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6918      	ldr	r0, [r3, #16]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f103 0114 	add.w	r1, r3, #20
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 80032ec:	230a      	movs	r3, #10
 80032ee:	f007 fce5 	bl	800acbc <HAL_UART_Transmit>
}
 80032f2:	bf00      	nop
 80032f4:	3708      	adds	r7, #8
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}

080032fa <PWM_Init>:
  * @brief Initialize PWM output
  * @param[in/out] hpwm   : PWM output handler
  * @retval None
  */
void PWM_Init(PWM_Handle_TypeDef* hpwm)
{
 80032fa:	b580      	push	{r7, lr}
 80032fc:	b082      	sub	sp, #8
 80032fe:	af00      	add	r7, sp, #0
 8003300:	6078      	str	r0, [r7, #4]
  PWM_WriteDuty(hpwm, hpwm->Duty);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	edd3 7a02 	vldr	s15, [r3, #8]
 8003308:	eeb0 0a67 	vmov.f32	s0, s15
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	f000 f80d 	bl	800332c <PWM_WriteDuty>
  HAL_TIM_PWM_Start(hpwm->Timer, hpwm->Channel);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	4619      	mov	r1, r3
 800331c:	4610      	mov	r0, r2
 800331e:	f006 fad3 	bl	80098c8 <HAL_TIM_PWM_Start>
}
 8003322:	bf00      	nop
 8003324:	3708      	adds	r7, #8
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}
	...

0800332c <PWM_WriteDuty>:
  * @param[in/out] hpwm   : PWM output handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void PWM_WriteDuty(PWM_Handle_TypeDef* hpwm, float duty)
{
 800332c:	b480      	push	{r7}
 800332e:	b085      	sub	sp, #20
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	ed87 0a00 	vstr	s0, [r7]
  // Saturate duty cycle value
  if(duty < 0.0f)
 8003338:	edd7 7a00 	vldr	s15, [r7]
 800333c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003344:	d503      	bpl.n	800334e <PWM_WriteDuty+0x22>
    duty = 0.0;
 8003346:	f04f 0300 	mov.w	r3, #0
 800334a:	603b      	str	r3, [r7, #0]
 800334c:	e00a      	b.n	8003364 <PWM_WriteDuty+0x38>
  else if(duty > 100.0f)
 800334e:	edd7 7a00 	vldr	s15, [r7]
 8003352:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8003410 <PWM_WriteDuty+0xe4>
 8003356:	eef4 7ac7 	vcmpe.f32	s15, s14
 800335a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800335e:	dd01      	ble.n	8003364 <PWM_WriteDuty+0x38>
    duty = 100.0f;
 8003360:	4b2c      	ldr	r3, [pc, #176]	@ (8003414 <PWM_WriteDuty+0xe8>)
 8003362:	603b      	str	r3, [r7, #0]
  // Write duty to handle field
  hpwm->Duty = duty;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	683a      	ldr	r2, [r7, #0]
 8003368:	609a      	str	r2, [r3, #8]
  // Compute Capture/Compare Register value
  int COMPARE = (duty * (__HAL_TIM_GET_AUTORELOAD(hpwm->Timer)+1)) / 100;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003372:	3301      	adds	r3, #1
 8003374:	ee07 3a90 	vmov	s15, r3
 8003378:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800337c:	edd7 7a00 	vldr	s15, [r7]
 8003380:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003384:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8003410 <PWM_WriteDuty+0xe4>
 8003388:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800338c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003390:	ee17 3a90 	vmov	r3, s15
 8003394:	60fb      	str	r3, [r7, #12]
  // Write value to register
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d105      	bne.n	80033aa <PWM_WriteDuty+0x7e>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	68fa      	ldr	r2, [r7, #12]
 80033a6:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80033a8:	e02c      	b.n	8003404 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	2b04      	cmp	r3, #4
 80033b0:	d105      	bne.n	80033be <PWM_WriteDuty+0x92>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80033bc:	e022      	b.n	8003404 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	2b08      	cmp	r3, #8
 80033c4:	d105      	bne.n	80033d2 <PWM_WriteDuty+0xa6>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80033d0:	e018      	b.n	8003404 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	2b0c      	cmp	r3, #12
 80033d8:	d105      	bne.n	80033e6 <PWM_WriteDuty+0xba>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80033e4:	e00e      	b.n	8003404 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	2b10      	cmp	r3, #16
 80033ec:	d105      	bne.n	80033fa <PWM_WriteDuty+0xce>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6593      	str	r3, [r2, #88]	@ 0x58
}
 80033f8:	e004      	b.n	8003404 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 8003404:	bf00      	nop
 8003406:	3714      	adds	r7, #20
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr
 8003410:	42c80000 	.word	0x42c80000
 8003414:	42c80000 	.word	0x42c80000

08003418 <PWM_ReadDuty>:
  * @brief Set PWM duty cycle
  * @param[in]     hpwm   : PWM output handler
  * @retval PWM duty cycle in percents (0. - 100.)
  */
float PWM_ReadDuty(const PWM_Handle_TypeDef* hpwm)
{
 8003418:	b480      	push	{r7}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  return hpwm->Duty;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	ee07 3a90 	vmov	s15, r3
}
 8003428:	eeb0 0a67 	vmov.f32	s0, s15
 800342c:	370c      	adds	r7, #12
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr
	...

08003438 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b084      	sub	sp, #16
 800343c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800343e:	463b      	mov	r3, r7
 8003440:	2200      	movs	r2, #0
 8003442:	601a      	str	r2, [r3, #0]
 8003444:	605a      	str	r2, [r3, #4]
 8003446:	609a      	str	r2, [r3, #8]
 8003448:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800344a:	4b28      	ldr	r3, [pc, #160]	@ (80034ec <MX_ADC1_Init+0xb4>)
 800344c:	4a28      	ldr	r2, [pc, #160]	@ (80034f0 <MX_ADC1_Init+0xb8>)
 800344e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003450:	4b26      	ldr	r3, [pc, #152]	@ (80034ec <MX_ADC1_Init+0xb4>)
 8003452:	2200      	movs	r2, #0
 8003454:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003456:	4b25      	ldr	r3, [pc, #148]	@ (80034ec <MX_ADC1_Init+0xb4>)
 8003458:	2200      	movs	r2, #0
 800345a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800345c:	4b23      	ldr	r3, [pc, #140]	@ (80034ec <MX_ADC1_Init+0xb4>)
 800345e:	2201      	movs	r2, #1
 8003460:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003462:	4b22      	ldr	r3, [pc, #136]	@ (80034ec <MX_ADC1_Init+0xb4>)
 8003464:	2200      	movs	r2, #0
 8003466:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003468:	4b20      	ldr	r3, [pc, #128]	@ (80034ec <MX_ADC1_Init+0xb4>)
 800346a:	2200      	movs	r2, #0
 800346c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003470:	4b1e      	ldr	r3, [pc, #120]	@ (80034ec <MX_ADC1_Init+0xb4>)
 8003472:	2200      	movs	r2, #0
 8003474:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003476:	4b1d      	ldr	r3, [pc, #116]	@ (80034ec <MX_ADC1_Init+0xb4>)
 8003478:	4a1e      	ldr	r2, [pc, #120]	@ (80034f4 <MX_ADC1_Init+0xbc>)
 800347a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800347c:	4b1b      	ldr	r3, [pc, #108]	@ (80034ec <MX_ADC1_Init+0xb4>)
 800347e:	2200      	movs	r2, #0
 8003480:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8003482:	4b1a      	ldr	r3, [pc, #104]	@ (80034ec <MX_ADC1_Init+0xb4>)
 8003484:	2202      	movs	r2, #2
 8003486:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003488:	4b18      	ldr	r3, [pc, #96]	@ (80034ec <MX_ADC1_Init+0xb4>)
 800348a:	2201      	movs	r2, #1
 800348c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8003490:	4b16      	ldr	r3, [pc, #88]	@ (80034ec <MX_ADC1_Init+0xb4>)
 8003492:	2200      	movs	r2, #0
 8003494:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003496:	4815      	ldr	r0, [pc, #84]	@ (80034ec <MX_ADC1_Init+0xb4>)
 8003498:	f001 fd2a 	bl	8004ef0 <HAL_ADC_Init>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d001      	beq.n	80034a6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80034a2:	f000 fe45 	bl	8004130 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80034a6:	230c      	movs	r3, #12
 80034a8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80034aa:	2301      	movs	r3, #1
 80034ac:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80034ae:	2307      	movs	r3, #7
 80034b0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80034b2:	463b      	mov	r3, r7
 80034b4:	4619      	mov	r1, r3
 80034b6:	480d      	ldr	r0, [pc, #52]	@ (80034ec <MX_ADC1_Init+0xb4>)
 80034b8:	f001 fe70 	bl	800519c <HAL_ADC_ConfigChannel>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d001      	beq.n	80034c6 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80034c2:	f000 fe35 	bl	8004130 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80034c6:	2303      	movs	r3, #3
 80034c8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80034ca:	2302      	movs	r3, #2
 80034cc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80034ce:	463b      	mov	r3, r7
 80034d0:	4619      	mov	r1, r3
 80034d2:	4806      	ldr	r0, [pc, #24]	@ (80034ec <MX_ADC1_Init+0xb4>)
 80034d4:	f001 fe62 	bl	800519c <HAL_ADC_ConfigChannel>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d001      	beq.n	80034e2 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 80034de:	f000 fe27 	bl	8004130 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80034e2:	bf00      	nop
 80034e4:	3710      	adds	r7, #16
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	20000ab4 	.word	0x20000ab4
 80034f0:	40012000 	.word	0x40012000
 80034f4:	0f000001 	.word	0x0f000001

080034f8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b08a      	sub	sp, #40	@ 0x28
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003500:	f107 0314 	add.w	r3, r7, #20
 8003504:	2200      	movs	r2, #0
 8003506:	601a      	str	r2, [r3, #0]
 8003508:	605a      	str	r2, [r3, #4]
 800350a:	609a      	str	r2, [r3, #8]
 800350c:	60da      	str	r2, [r3, #12]
 800350e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a39      	ldr	r2, [pc, #228]	@ (80035fc <HAL_ADC_MspInit+0x104>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d16b      	bne.n	80035f2 <HAL_ADC_MspInit+0xfa>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800351a:	4b39      	ldr	r3, [pc, #228]	@ (8003600 <HAL_ADC_MspInit+0x108>)
 800351c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800351e:	4a38      	ldr	r2, [pc, #224]	@ (8003600 <HAL_ADC_MspInit+0x108>)
 8003520:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003524:	6453      	str	r3, [r2, #68]	@ 0x44
 8003526:	4b36      	ldr	r3, [pc, #216]	@ (8003600 <HAL_ADC_MspInit+0x108>)
 8003528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800352a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800352e:	613b      	str	r3, [r7, #16]
 8003530:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003532:	4b33      	ldr	r3, [pc, #204]	@ (8003600 <HAL_ADC_MspInit+0x108>)
 8003534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003536:	4a32      	ldr	r2, [pc, #200]	@ (8003600 <HAL_ADC_MspInit+0x108>)
 8003538:	f043 0304 	orr.w	r3, r3, #4
 800353c:	6313      	str	r3, [r2, #48]	@ 0x30
 800353e:	4b30      	ldr	r3, [pc, #192]	@ (8003600 <HAL_ADC_MspInit+0x108>)
 8003540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003542:	f003 0304 	and.w	r3, r3, #4
 8003546:	60fb      	str	r3, [r7, #12]
 8003548:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800354a:	4b2d      	ldr	r3, [pc, #180]	@ (8003600 <HAL_ADC_MspInit+0x108>)
 800354c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800354e:	4a2c      	ldr	r2, [pc, #176]	@ (8003600 <HAL_ADC_MspInit+0x108>)
 8003550:	f043 0301 	orr.w	r3, r3, #1
 8003554:	6313      	str	r3, [r2, #48]	@ 0x30
 8003556:	4b2a      	ldr	r3, [pc, #168]	@ (8003600 <HAL_ADC_MspInit+0x108>)
 8003558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800355a:	f003 0301 	and.w	r3, r3, #1
 800355e:	60bb      	str	r3, [r7, #8]
 8003560:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = POTENTIOMETER2_Pin;
 8003562:	2304      	movs	r3, #4
 8003564:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003566:	2303      	movs	r3, #3
 8003568:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800356a:	2300      	movs	r3, #0
 800356c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(POTENTIOMETER2_GPIO_Port, &GPIO_InitStruct);
 800356e:	f107 0314 	add.w	r3, r7, #20
 8003572:	4619      	mov	r1, r3
 8003574:	4823      	ldr	r0, [pc, #140]	@ (8003604 <HAL_ADC_MspInit+0x10c>)
 8003576:	f002 ff81 	bl	800647c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = POTENTIOMETER1_Pin;
 800357a:	2308      	movs	r3, #8
 800357c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800357e:	2303      	movs	r3, #3
 8003580:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003582:	2300      	movs	r3, #0
 8003584:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(POTENTIOMETER1_GPIO_Port, &GPIO_InitStruct);
 8003586:	f107 0314 	add.w	r3, r7, #20
 800358a:	4619      	mov	r1, r3
 800358c:	481e      	ldr	r0, [pc, #120]	@ (8003608 <HAL_ADC_MspInit+0x110>)
 800358e:	f002 ff75 	bl	800647c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8003592:	4b1e      	ldr	r3, [pc, #120]	@ (800360c <HAL_ADC_MspInit+0x114>)
 8003594:	4a1e      	ldr	r2, [pc, #120]	@ (8003610 <HAL_ADC_MspInit+0x118>)
 8003596:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003598:	4b1c      	ldr	r3, [pc, #112]	@ (800360c <HAL_ADC_MspInit+0x114>)
 800359a:	2200      	movs	r2, #0
 800359c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800359e:	4b1b      	ldr	r3, [pc, #108]	@ (800360c <HAL_ADC_MspInit+0x114>)
 80035a0:	2200      	movs	r2, #0
 80035a2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80035a4:	4b19      	ldr	r3, [pc, #100]	@ (800360c <HAL_ADC_MspInit+0x114>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80035aa:	4b18      	ldr	r3, [pc, #96]	@ (800360c <HAL_ADC_MspInit+0x114>)
 80035ac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80035b0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80035b2:	4b16      	ldr	r3, [pc, #88]	@ (800360c <HAL_ADC_MspInit+0x114>)
 80035b4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80035b8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80035ba:	4b14      	ldr	r3, [pc, #80]	@ (800360c <HAL_ADC_MspInit+0x114>)
 80035bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80035c0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80035c2:	4b12      	ldr	r3, [pc, #72]	@ (800360c <HAL_ADC_MspInit+0x114>)
 80035c4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80035c8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80035ca:	4b10      	ldr	r3, [pc, #64]	@ (800360c <HAL_ADC_MspInit+0x114>)
 80035cc:	2200      	movs	r2, #0
 80035ce:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80035d0:	4b0e      	ldr	r3, [pc, #56]	@ (800360c <HAL_ADC_MspInit+0x114>)
 80035d2:	2200      	movs	r2, #0
 80035d4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80035d6:	480d      	ldr	r0, [pc, #52]	@ (800360c <HAL_ADC_MspInit+0x114>)
 80035d8:	f002 fb46 	bl	8005c68 <HAL_DMA_Init>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d001      	beq.n	80035e6 <HAL_ADC_MspInit+0xee>
    {
      Error_Handler();
 80035e2:	f000 fda5 	bl	8004130 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4a08      	ldr	r2, [pc, #32]	@ (800360c <HAL_ADC_MspInit+0x114>)
 80035ea:	639a      	str	r2, [r3, #56]	@ 0x38
 80035ec:	4a07      	ldr	r2, [pc, #28]	@ (800360c <HAL_ADC_MspInit+0x114>)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80035f2:	bf00      	nop
 80035f4:	3728      	adds	r7, #40	@ 0x28
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	40012000 	.word	0x40012000
 8003600:	40023800 	.word	0x40023800
 8003604:	40020800 	.word	0x40020800
 8003608:	40020000 	.word	0x40020000
 800360c:	20000afc 	.word	0x20000afc
 8003610:	40026410 	.word	0x40026410

08003614 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800361a:	463b      	mov	r3, r7
 800361c:	2200      	movs	r2, #0
 800361e:	601a      	str	r2, [r3, #0]
 8003620:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8003622:	4b0f      	ldr	r3, [pc, #60]	@ (8003660 <MX_DAC_Init+0x4c>)
 8003624:	4a0f      	ldr	r2, [pc, #60]	@ (8003664 <MX_DAC_Init+0x50>)
 8003626:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8003628:	480d      	ldr	r0, [pc, #52]	@ (8003660 <MX_DAC_Init+0x4c>)
 800362a:	f002 f99e 	bl	800596a <HAL_DAC_Init>
 800362e:	4603      	mov	r3, r0
 8003630:	2b00      	cmp	r3, #0
 8003632:	d001      	beq.n	8003638 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8003634:	f000 fd7c 	bl	8004130 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003638:	2300      	movs	r3, #0
 800363a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800363c:	2300      	movs	r3, #0
 800363e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003640:	463b      	mov	r3, r7
 8003642:	2200      	movs	r2, #0
 8003644:	4619      	mov	r1, r3
 8003646:	4806      	ldr	r0, [pc, #24]	@ (8003660 <MX_DAC_Init+0x4c>)
 8003648:	f002 faaa 	bl	8005ba0 <HAL_DAC_ConfigChannel>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d001      	beq.n	8003656 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8003652:	f000 fd6d 	bl	8004130 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8003656:	bf00      	nop
 8003658:	3708      	adds	r7, #8
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop
 8003660:	20000b5c 	.word	0x20000b5c
 8003664:	40007400 	.word	0x40007400

08003668 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b08a      	sub	sp, #40	@ 0x28
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003670:	f107 0314 	add.w	r3, r7, #20
 8003674:	2200      	movs	r2, #0
 8003676:	601a      	str	r2, [r3, #0]
 8003678:	605a      	str	r2, [r3, #4]
 800367a:	609a      	str	r2, [r3, #8]
 800367c:	60da      	str	r2, [r3, #12]
 800367e:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a19      	ldr	r2, [pc, #100]	@ (80036ec <HAL_DAC_MspInit+0x84>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d12b      	bne.n	80036e2 <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800368a:	4b19      	ldr	r3, [pc, #100]	@ (80036f0 <HAL_DAC_MspInit+0x88>)
 800368c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800368e:	4a18      	ldr	r2, [pc, #96]	@ (80036f0 <HAL_DAC_MspInit+0x88>)
 8003690:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003694:	6413      	str	r3, [r2, #64]	@ 0x40
 8003696:	4b16      	ldr	r3, [pc, #88]	@ (80036f0 <HAL_DAC_MspInit+0x88>)
 8003698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800369a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800369e:	613b      	str	r3, [r7, #16]
 80036a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036a2:	4b13      	ldr	r3, [pc, #76]	@ (80036f0 <HAL_DAC_MspInit+0x88>)
 80036a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036a6:	4a12      	ldr	r2, [pc, #72]	@ (80036f0 <HAL_DAC_MspInit+0x88>)
 80036a8:	f043 0301 	orr.w	r3, r3, #1
 80036ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80036ae:	4b10      	ldr	r3, [pc, #64]	@ (80036f0 <HAL_DAC_MspInit+0x88>)
 80036b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036b2:	f003 0301 	and.w	r3, r3, #1
 80036b6:	60fb      	str	r3, [r7, #12]
 80036b8:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80036ba:	2310      	movs	r3, #16
 80036bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80036be:	2303      	movs	r3, #3
 80036c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036c2:	2300      	movs	r3, #0
 80036c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036c6:	f107 0314 	add.w	r3, r7, #20
 80036ca:	4619      	mov	r1, r3
 80036cc:	4809      	ldr	r0, [pc, #36]	@ (80036f4 <HAL_DAC_MspInit+0x8c>)
 80036ce:	f002 fed5 	bl	800647c <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80036d2:	2200      	movs	r2, #0
 80036d4:	2100      	movs	r1, #0
 80036d6:	2036      	movs	r0, #54	@ 0x36
 80036d8:	f002 f911 	bl	80058fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80036dc:	2036      	movs	r0, #54	@ 0x36
 80036de:	f002 f92a 	bl	8005936 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 80036e2:	bf00      	nop
 80036e4:	3728      	adds	r7, #40	@ 0x28
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop
 80036ec:	40007400 	.word	0x40007400
 80036f0:	40023800 	.word	0x40023800
 80036f4:	40020000 	.word	0x40020000

080036f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80036fe:	4b0c      	ldr	r3, [pc, #48]	@ (8003730 <MX_DMA_Init+0x38>)
 8003700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003702:	4a0b      	ldr	r2, [pc, #44]	@ (8003730 <MX_DMA_Init+0x38>)
 8003704:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003708:	6313      	str	r3, [r2, #48]	@ 0x30
 800370a:	4b09      	ldr	r3, [pc, #36]	@ (8003730 <MX_DMA_Init+0x38>)
 800370c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800370e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003712:	607b      	str	r3, [r7, #4]
 8003714:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 8003716:	2200      	movs	r2, #0
 8003718:	2101      	movs	r1, #1
 800371a:	2038      	movs	r0, #56	@ 0x38
 800371c:	f002 f8ef 	bl	80058fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003720:	2038      	movs	r0, #56	@ 0x38
 8003722:	f002 f908 	bl	8005936 <HAL_NVIC_EnableIRQ>

}
 8003726:	bf00      	nop
 8003728:	3708      	adds	r7, #8
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}
 800372e:	bf00      	nop
 8003730:	40023800 	.word	0x40023800

08003734 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b08e      	sub	sp, #56	@ 0x38
 8003738:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800373a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800373e:	2200      	movs	r2, #0
 8003740:	601a      	str	r2, [r3, #0]
 8003742:	605a      	str	r2, [r3, #4]
 8003744:	609a      	str	r2, [r3, #8]
 8003746:	60da      	str	r2, [r3, #12]
 8003748:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800374a:	4bb5      	ldr	r3, [pc, #724]	@ (8003a20 <MX_GPIO_Init+0x2ec>)
 800374c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800374e:	4ab4      	ldr	r2, [pc, #720]	@ (8003a20 <MX_GPIO_Init+0x2ec>)
 8003750:	f043 0310 	orr.w	r3, r3, #16
 8003754:	6313      	str	r3, [r2, #48]	@ 0x30
 8003756:	4bb2      	ldr	r3, [pc, #712]	@ (8003a20 <MX_GPIO_Init+0x2ec>)
 8003758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800375a:	f003 0310 	and.w	r3, r3, #16
 800375e:	623b      	str	r3, [r7, #32]
 8003760:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003762:	4baf      	ldr	r3, [pc, #700]	@ (8003a20 <MX_GPIO_Init+0x2ec>)
 8003764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003766:	4aae      	ldr	r2, [pc, #696]	@ (8003a20 <MX_GPIO_Init+0x2ec>)
 8003768:	f043 0304 	orr.w	r3, r3, #4
 800376c:	6313      	str	r3, [r2, #48]	@ 0x30
 800376e:	4bac      	ldr	r3, [pc, #688]	@ (8003a20 <MX_GPIO_Init+0x2ec>)
 8003770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003772:	f003 0304 	and.w	r3, r3, #4
 8003776:	61fb      	str	r3, [r7, #28]
 8003778:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800377a:	4ba9      	ldr	r3, [pc, #676]	@ (8003a20 <MX_GPIO_Init+0x2ec>)
 800377c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800377e:	4aa8      	ldr	r2, [pc, #672]	@ (8003a20 <MX_GPIO_Init+0x2ec>)
 8003780:	f043 0320 	orr.w	r3, r3, #32
 8003784:	6313      	str	r3, [r2, #48]	@ 0x30
 8003786:	4ba6      	ldr	r3, [pc, #664]	@ (8003a20 <MX_GPIO_Init+0x2ec>)
 8003788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800378a:	f003 0320 	and.w	r3, r3, #32
 800378e:	61bb      	str	r3, [r7, #24]
 8003790:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003792:	4ba3      	ldr	r3, [pc, #652]	@ (8003a20 <MX_GPIO_Init+0x2ec>)
 8003794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003796:	4aa2      	ldr	r2, [pc, #648]	@ (8003a20 <MX_GPIO_Init+0x2ec>)
 8003798:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800379c:	6313      	str	r3, [r2, #48]	@ 0x30
 800379e:	4ba0      	ldr	r3, [pc, #640]	@ (8003a20 <MX_GPIO_Init+0x2ec>)
 80037a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037a6:	617b      	str	r3, [r7, #20]
 80037a8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80037aa:	4b9d      	ldr	r3, [pc, #628]	@ (8003a20 <MX_GPIO_Init+0x2ec>)
 80037ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ae:	4a9c      	ldr	r2, [pc, #624]	@ (8003a20 <MX_GPIO_Init+0x2ec>)
 80037b0:	f043 0301 	orr.w	r3, r3, #1
 80037b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80037b6:	4b9a      	ldr	r3, [pc, #616]	@ (8003a20 <MX_GPIO_Init+0x2ec>)
 80037b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ba:	f003 0301 	and.w	r3, r3, #1
 80037be:	613b      	str	r3, [r7, #16]
 80037c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80037c2:	4b97      	ldr	r3, [pc, #604]	@ (8003a20 <MX_GPIO_Init+0x2ec>)
 80037c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037c6:	4a96      	ldr	r2, [pc, #600]	@ (8003a20 <MX_GPIO_Init+0x2ec>)
 80037c8:	f043 0302 	orr.w	r3, r3, #2
 80037cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80037ce:	4b94      	ldr	r3, [pc, #592]	@ (8003a20 <MX_GPIO_Init+0x2ec>)
 80037d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	60fb      	str	r3, [r7, #12]
 80037d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80037da:	4b91      	ldr	r3, [pc, #580]	@ (8003a20 <MX_GPIO_Init+0x2ec>)
 80037dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037de:	4a90      	ldr	r2, [pc, #576]	@ (8003a20 <MX_GPIO_Init+0x2ec>)
 80037e0:	f043 0308 	orr.w	r3, r3, #8
 80037e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80037e6:	4b8e      	ldr	r3, [pc, #568]	@ (8003a20 <MX_GPIO_Init+0x2ec>)
 80037e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ea:	f003 0308 	and.w	r3, r3, #8
 80037ee:	60bb      	str	r3, [r7, #8]
 80037f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80037f2:	4b8b      	ldr	r3, [pc, #556]	@ (8003a20 <MX_GPIO_Init+0x2ec>)
 80037f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037f6:	4a8a      	ldr	r2, [pc, #552]	@ (8003a20 <MX_GPIO_Init+0x2ec>)
 80037f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80037fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80037fe:	4b88      	ldr	r3, [pc, #544]	@ (8003a20 <MX_GPIO_Init+0x2ec>)
 8003800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003802:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003806:	607b      	str	r3, [r7, #4]
 8003808:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, BMP2_CS2_Pin|BMP2_CS1_Pin|DISP_E_Pin|DISP_F_Pin
 800380a:	2200      	movs	r2, #0
 800380c:	f64f 5198 	movw	r1, #64920	@ 0xfd98
 8003810:	4884      	ldr	r0, [pc, #528]	@ (8003a24 <MX_GPIO_Init+0x2f0>)
 8003812:	f002 fff7 	bl	8006804 <HAL_GPIO_WritePin>
                          |DISP_D_Pin|DISP_1_Pin|DISP_C_Pin|DISP_3_Pin
                          |DISP_B_Pin|DISP_A_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LAMP_TRIAC_Pin|LCD_D7_Pin|DISP_2_Pin|DISP_4_Pin, GPIO_PIN_RESET);
 8003816:	2200      	movs	r2, #0
 8003818:	f24d 0108 	movw	r1, #53256	@ 0xd008
 800381c:	4882      	ldr	r0, [pc, #520]	@ (8003a28 <MX_GPIO_Init+0x2f4>)
 800381e:	f002 fff1 	bl	8006804 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LCD_D4_Pin|LD3_Pin|LCD_E_Pin
 8003822:	2200      	movs	r2, #0
 8003824:	f24d 0181 	movw	r1, #53377	@ 0xd081
 8003828:	4880      	ldr	r0, [pc, #512]	@ (8003a2c <MX_GPIO_Init+0x2f8>)
 800382a:	f002 ffeb 	bl	8006804 <HAL_GPIO_WritePin>
                          |LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DISP_CLK_Pin|DISP_DIO_Pin|LCD_D6_Pin, GPIO_PIN_RESET);
 800382e:	2200      	movs	r2, #0
 8003830:	f44f 4118 	mov.w	r1, #38912	@ 0x9800
 8003834:	487e      	ldr	r0, [pc, #504]	@ (8003a30 <MX_GPIO_Init+0x2fc>)
 8003836:	f002 ffe5 	bl	8006804 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, USB_PowerSwitchOn_Pin|DISP_G_Pin|DISP_H_Pin, GPIO_PIN_RESET);
 800383a:	2200      	movs	r2, #0
 800383c:	f244 2140 	movw	r1, #16960	@ 0x4240
 8003840:	487c      	ldr	r0, [pc, #496]	@ (8003a34 <MX_GPIO_Init+0x300>)
 8003842:	f002 ffdf 	bl	8006804 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 8003846:	2200      	movs	r2, #0
 8003848:	2140      	movs	r1, #64	@ 0x40
 800384a:	487b      	ldr	r0, [pc, #492]	@ (8003a38 <MX_GPIO_Init+0x304>)
 800384c:	f002 ffda 	bl	8006804 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin, GPIO_PIN_RESET);
 8003850:	2200      	movs	r2, #0
 8003852:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003856:	4879      	ldr	r0, [pc, #484]	@ (8003a3c <MX_GPIO_Init+0x308>)
 8003858:	f002 ffd4 	bl	8006804 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BMP2_CS2_Pin BMP2_CS1_Pin */
  GPIO_InitStruct.Pin = BMP2_CS2_Pin|BMP2_CS1_Pin;
 800385c:	2318      	movs	r3, #24
 800385e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003860:	2301      	movs	r3, #1
 8003862:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003864:	2300      	movs	r3, #0
 8003866:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003868:	2300      	movs	r3, #0
 800386a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800386c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003870:	4619      	mov	r1, r3
 8003872:	486c      	ldr	r0, [pc, #432]	@ (8003a24 <MX_GPIO_Init+0x2f0>)
 8003874:	f002 fe02 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8003878:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800387c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800387e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003882:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003884:	2300      	movs	r3, #0
 8003886:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8003888:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800388c:	4619      	mov	r1, r3
 800388e:	486a      	ldr	r0, [pc, #424]	@ (8003a38 <MX_GPIO_Init+0x304>)
 8003890:	f002 fdf4 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pin : LAMP_TRIAC_Pin */
  GPIO_InitStruct.Pin = LAMP_TRIAC_Pin;
 8003894:	2308      	movs	r3, #8
 8003896:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003898:	2301      	movs	r3, #1
 800389a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800389c:	2300      	movs	r3, #0
 800389e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80038a0:	2302      	movs	r3, #2
 80038a2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LAMP_TRIAC_GPIO_Port, &GPIO_InitStruct);
 80038a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80038a8:	4619      	mov	r1, r3
 80038aa:	485f      	ldr	r0, [pc, #380]	@ (8003a28 <MX_GPIO_Init+0x2f4>)
 80038ac:	f002 fde6 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pin : LAMP_SYNC_Pin */
  GPIO_InitStruct.Pin = LAMP_SYNC_Pin;
 80038b0:	2320      	movs	r3, #32
 80038b2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80038b4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80038b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038ba:	2300      	movs	r3, #0
 80038bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(LAMP_SYNC_GPIO_Port, &GPIO_InitStruct);
 80038be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80038c2:	4619      	mov	r1, r3
 80038c4:	4858      	ldr	r0, [pc, #352]	@ (8003a28 <MX_GPIO_Init+0x2f4>)
 80038c6:	f002 fdd9 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pin : EXT1_Btn_Pin */
  GPIO_InitStruct.Pin = EXT1_Btn_Pin;
 80038ca:	2301      	movs	r3, #1
 80038cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80038ce:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80038d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80038d4:	2301      	movs	r3, #1
 80038d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(EXT1_Btn_GPIO_Port, &GPIO_InitStruct);
 80038d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80038dc:	4619      	mov	r1, r3
 80038de:	4856      	ldr	r0, [pc, #344]	@ (8003a38 <MX_GPIO_Init+0x304>)
 80038e0:	f002 fdcc 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80038e4:	2332      	movs	r3, #50	@ 0x32
 80038e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038e8:	2302      	movs	r3, #2
 80038ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038ec:	2300      	movs	r3, #0
 80038ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038f0:	2303      	movs	r3, #3
 80038f2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80038f4:	230b      	movs	r3, #11
 80038f6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80038fc:	4619      	mov	r1, r3
 80038fe:	484e      	ldr	r0, [pc, #312]	@ (8003a38 <MX_GPIO_Init+0x304>)
 8003900:	f002 fdbc 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pin : EXT2_Btn_Pin */
  GPIO_InitStruct.Pin = EXT2_Btn_Pin;
 8003904:	2308      	movs	r3, #8
 8003906:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003908:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800390c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800390e:	2302      	movs	r3, #2
 8003910:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(EXT2_Btn_GPIO_Port, &GPIO_InitStruct);
 8003912:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003916:	4619      	mov	r1, r3
 8003918:	4847      	ldr	r0, [pc, #284]	@ (8003a38 <MX_GPIO_Init+0x304>)
 800391a:	f002 fdaf 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800391e:	2386      	movs	r3, #134	@ 0x86
 8003920:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003922:	2302      	movs	r3, #2
 8003924:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003926:	2300      	movs	r3, #0
 8003928:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800392a:	2303      	movs	r3, #3
 800392c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800392e:	230b      	movs	r3, #11
 8003930:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003932:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003936:	4619      	mov	r1, r3
 8003938:	4840      	ldr	r0, [pc, #256]	@ (8003a3c <MX_GPIO_Init+0x308>)
 800393a:	f002 fd9f 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LCD_D4_Pin LD3_Pin LCD_E_Pin
                           LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LCD_D4_Pin|LD3_Pin|LCD_E_Pin
 800393e:	f24d 0381 	movw	r3, #53377	@ 0xd081
 8003942:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003944:	2301      	movs	r3, #1
 8003946:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003948:	2300      	movs	r3, #0
 800394a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800394c:	2300      	movs	r3, #0
 800394e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003950:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003954:	4619      	mov	r1, r3
 8003956:	4835      	ldr	r0, [pc, #212]	@ (8003a2c <MX_GPIO_Init+0x2f8>)
 8003958:	f002 fd90 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_D7_Pin */
  GPIO_InitStruct.Pin = LCD_D7_Pin;
 800395c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003960:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003962:	2301      	movs	r3, #1
 8003964:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003966:	2300      	movs	r3, #0
 8003968:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800396a:	2300      	movs	r3, #0
 800396c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_D7_GPIO_Port, &GPIO_InitStruct);
 800396e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003972:	4619      	mov	r1, r3
 8003974:	482c      	ldr	r0, [pc, #176]	@ (8003a28 <MX_GPIO_Init+0x2f4>)
 8003976:	f002 fd81 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pins : DISP_2_Pin DISP_4_Pin */
  GPIO_InitStruct.Pin = DISP_2_Pin|DISP_4_Pin;
 800397a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800397e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003980:	2301      	movs	r3, #1
 8003982:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003984:	2300      	movs	r3, #0
 8003986:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003988:	2303      	movs	r3, #3
 800398a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800398c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003990:	4619      	mov	r1, r3
 8003992:	4825      	ldr	r0, [pc, #148]	@ (8003a28 <MX_GPIO_Init+0x2f4>)
 8003994:	f002 fd72 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pins : DISP_E_Pin DISP_F_Pin DISP_D_Pin DISP_C_Pin
                           DISP_B_Pin DISP_A_Pin */
  GPIO_InitStruct.Pin = DISP_E_Pin|DISP_F_Pin|DISP_D_Pin|DISP_C_Pin
 8003998:	f24d 5380 	movw	r3, #54656	@ 0xd580
 800399c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DISP_B_Pin|DISP_A_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800399e:	2311      	movs	r3, #17
 80039a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80039a2:	2301      	movs	r3, #1
 80039a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039a6:	2303      	movs	r3, #3
 80039a8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80039aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80039ae:	4619      	mov	r1, r3
 80039b0:	481c      	ldr	r0, [pc, #112]	@ (8003a24 <MX_GPIO_Init+0x2f0>)
 80039b2:	f002 fd63 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pins : DISP_1_Pin DISP_3_Pin */
  GPIO_InitStruct.Pin = DISP_1_Pin|DISP_3_Pin;
 80039b6:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80039ba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039bc:	2301      	movs	r3, #1
 80039be:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039c0:	2300      	movs	r3, #0
 80039c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039c4:	2303      	movs	r3, #3
 80039c6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80039c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80039cc:	4619      	mov	r1, r3
 80039ce:	4815      	ldr	r0, [pc, #84]	@ (8003a24 <MX_GPIO_Init+0x2f0>)
 80039d0:	f002 fd54 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80039d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80039d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039da:	2302      	movs	r3, #2
 80039dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039de:	2300      	movs	r3, #0
 80039e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039e2:	2303      	movs	r3, #3
 80039e4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80039e6:	230b      	movs	r3, #11
 80039e8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80039ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80039ee:	4619      	mov	r1, r3
 80039f0:	480e      	ldr	r0, [pc, #56]	@ (8003a2c <MX_GPIO_Init+0x2f8>)
 80039f2:	f002 fd43 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pins : DISP_CLK_Pin DISP_DIO_Pin */
  GPIO_InitStruct.Pin = DISP_CLK_Pin|DISP_DIO_Pin;
 80039f6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80039fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80039fc:	2311      	movs	r3, #17
 80039fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a00:	2301      	movs	r3, #1
 8003a02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a04:	2303      	movs	r3, #3
 8003a06:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a0c:	4619      	mov	r1, r3
 8003a0e:	4808      	ldr	r0, [pc, #32]	@ (8003a30 <MX_GPIO_Init+0x2fc>)
 8003a10:	f002 fd34 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_D6_Pin */
  GPIO_InitStruct.Pin = LCD_D6_Pin;
 8003a14:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a18:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e010      	b.n	8003a40 <MX_GPIO_Init+0x30c>
 8003a1e:	bf00      	nop
 8003a20:	40023800 	.word	0x40023800
 8003a24:	40021000 	.word	0x40021000
 8003a28:	40021400 	.word	0x40021400
 8003a2c:	40020400 	.word	0x40020400
 8003a30:	40020c00 	.word	0x40020c00
 8003a34:	40021800 	.word	0x40021800
 8003a38:	40020800 	.word	0x40020800
 8003a3c:	40020000 	.word	0x40020000
 8003a40:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a42:	2300      	movs	r3, #0
 8003a44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a46:	2300      	movs	r3, #0
 8003a48:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_D6_GPIO_Port, &GPIO_InitStruct);
 8003a4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a4e:	4619      	mov	r1, r3
 8003a50:	483d      	ldr	r0, [pc, #244]	@ (8003b48 <MX_GPIO_Init+0x414>)
 8003a52:	f002 fd13 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8003a56:	2340      	movs	r3, #64	@ 0x40
 8003a58:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a62:	2300      	movs	r3, #0
 8003a64:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8003a66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a6a:	4619      	mov	r1, r3
 8003a6c:	4837      	ldr	r0, [pc, #220]	@ (8003b4c <MX_GPIO_Init+0x418>)
 8003a6e:	f002 fd05 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8003a72:	2380      	movs	r3, #128	@ 0x80
 8003a74:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a76:	2300      	movs	r3, #0
 8003a78:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8003a7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a82:	4619      	mov	r1, r3
 8003a84:	4831      	ldr	r0, [pc, #196]	@ (8003b4c <MX_GPIO_Init+0x418>)
 8003a86:	f002 fcf9 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RS_Pin */
  GPIO_InitStruct.Pin = LCD_RS_Pin;
 8003a8a:	2340      	movs	r3, #64	@ 0x40
 8003a8c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a92:	2300      	movs	r3, #0
 8003a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a96:	2300      	movs	r3, #0
 8003a98:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_RS_GPIO_Port, &GPIO_InitStruct);
 8003a9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a9e:	4619      	mov	r1, r3
 8003aa0:	482b      	ldr	r0, [pc, #172]	@ (8003b50 <MX_GPIO_Init+0x41c>)
 8003aa2:	f002 fceb 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8003aa6:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8003aaa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aac:	2302      	movs	r3, #2
 8003aae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003ab8:	230a      	movs	r3, #10
 8003aba:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003abc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003ac0:	4619      	mov	r1, r3
 8003ac2:	4824      	ldr	r0, [pc, #144]	@ (8003b54 <MX_GPIO_Init+0x420>)
 8003ac4:	f002 fcda 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8003ac8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003acc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8003ad6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003ada:	4619      	mov	r1, r3
 8003adc:	481d      	ldr	r0, [pc, #116]	@ (8003b54 <MX_GPIO_Init+0x420>)
 8003ade:	f002 fccd 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_D5_Pin */
  GPIO_InitStruct.Pin = LCD_D5_Pin;
 8003ae2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ae6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aec:	2300      	movs	r3, #0
 8003aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003af0:	2300      	movs	r3, #0
 8003af2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_D5_GPIO_Port, &GPIO_InitStruct);
 8003af4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003af8:	4619      	mov	r1, r3
 8003afa:	4816      	ldr	r0, [pc, #88]	@ (8003b54 <MX_GPIO_Init+0x420>)
 8003afc:	f002 fcbe 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pins : DISP_G_Pin DISP_H_Pin */
  GPIO_InitStruct.Pin = DISP_G_Pin|DISP_H_Pin;
 8003b00:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 8003b04:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003b06:	2311      	movs	r3, #17
 8003b08:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b0e:	2303      	movs	r3, #3
 8003b10:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003b12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003b16:	4619      	mov	r1, r3
 8003b18:	480c      	ldr	r0, [pc, #48]	@ (8003b4c <MX_GPIO_Init+0x418>)
 8003b1a:	f002 fcaf 	bl	800647c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8003b1e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8003b22:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b24:	2302      	movs	r3, #2
 8003b26:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003b30:	230b      	movs	r3, #11
 8003b32:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003b34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003b38:	4619      	mov	r1, r3
 8003b3a:	4804      	ldr	r0, [pc, #16]	@ (8003b4c <MX_GPIO_Init+0x418>)
 8003b3c:	f002 fc9e 	bl	800647c <HAL_GPIO_Init>

}
 8003b40:	bf00      	nop
 8003b42:	3738      	adds	r7, #56	@ 0x38
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	40020c00 	.word	0x40020c00
 8003b4c:	40021800 	.word	0x40021800
 8003b50:	40020800 	.word	0x40020800
 8003b54:	40020000 	.word	0x40020000

08003b58 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003b5c:	4b1b      	ldr	r3, [pc, #108]	@ (8003bcc <MX_I2C1_Init+0x74>)
 8003b5e:	4a1c      	ldr	r2, [pc, #112]	@ (8003bd0 <MX_I2C1_Init+0x78>)
 8003b60:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 8003b62:	4b1a      	ldr	r3, [pc, #104]	@ (8003bcc <MX_I2C1_Init+0x74>)
 8003b64:	4a1b      	ldr	r2, [pc, #108]	@ (8003bd4 <MX_I2C1_Init+0x7c>)
 8003b66:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003b68:	4b18      	ldr	r3, [pc, #96]	@ (8003bcc <MX_I2C1_Init+0x74>)
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003b6e:	4b17      	ldr	r3, [pc, #92]	@ (8003bcc <MX_I2C1_Init+0x74>)
 8003b70:	2201      	movs	r2, #1
 8003b72:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003b74:	4b15      	ldr	r3, [pc, #84]	@ (8003bcc <MX_I2C1_Init+0x74>)
 8003b76:	2200      	movs	r2, #0
 8003b78:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003b7a:	4b14      	ldr	r3, [pc, #80]	@ (8003bcc <MX_I2C1_Init+0x74>)
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003b80:	4b12      	ldr	r3, [pc, #72]	@ (8003bcc <MX_I2C1_Init+0x74>)
 8003b82:	2200      	movs	r2, #0
 8003b84:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003b86:	4b11      	ldr	r3, [pc, #68]	@ (8003bcc <MX_I2C1_Init+0x74>)
 8003b88:	2200      	movs	r2, #0
 8003b8a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003b8c:	4b0f      	ldr	r3, [pc, #60]	@ (8003bcc <MX_I2C1_Init+0x74>)
 8003b8e:	2200      	movs	r2, #0
 8003b90:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003b92:	480e      	ldr	r0, [pc, #56]	@ (8003bcc <MX_I2C1_Init+0x74>)
 8003b94:	f002 fe50 	bl	8006838 <HAL_I2C_Init>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d001      	beq.n	8003ba2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003b9e:	f000 fac7 	bl	8004130 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003ba2:	2100      	movs	r1, #0
 8003ba4:	4809      	ldr	r0, [pc, #36]	@ (8003bcc <MX_I2C1_Init+0x74>)
 8003ba6:	f003 fb97 	bl	80072d8 <HAL_I2CEx_ConfigAnalogFilter>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d001      	beq.n	8003bb4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003bb0:	f000 fabe 	bl	8004130 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003bb4:	2100      	movs	r1, #0
 8003bb6:	4805      	ldr	r0, [pc, #20]	@ (8003bcc <MX_I2C1_Init+0x74>)
 8003bb8:	f003 fbd9 	bl	800736e <HAL_I2CEx_ConfigDigitalFilter>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d001      	beq.n	8003bc6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003bc2:	f000 fab5 	bl	8004130 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003bc6:	bf00      	nop
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop
 8003bcc:	20000b70 	.word	0x20000b70
 8003bd0:	40005400 	.word	0x40005400
 8003bd4:	20404768 	.word	0x20404768

08003bd8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b0aa      	sub	sp, #168	@ 0xa8
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003be0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003be4:	2200      	movs	r2, #0
 8003be6:	601a      	str	r2, [r3, #0]
 8003be8:	605a      	str	r2, [r3, #4]
 8003bea:	609a      	str	r2, [r3, #8]
 8003bec:	60da      	str	r2, [r3, #12]
 8003bee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003bf0:	f107 0310 	add.w	r3, r7, #16
 8003bf4:	2284      	movs	r2, #132	@ 0x84
 8003bf6:	2100      	movs	r1, #0
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f009 fbb5 	bl	800d368 <memset>
  if(i2cHandle->Instance==I2C1)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a22      	ldr	r2, [pc, #136]	@ (8003c8c <HAL_I2C_MspInit+0xb4>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d13c      	bne.n	8003c82 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003c08:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003c0c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003c12:	f107 0310 	add.w	r3, r7, #16
 8003c16:	4618      	mov	r0, r3
 8003c18:	f004 f920 	bl	8007e5c <HAL_RCCEx_PeriphCLKConfig>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d001      	beq.n	8003c26 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003c22:	f000 fa85 	bl	8004130 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c26:	4b1a      	ldr	r3, [pc, #104]	@ (8003c90 <HAL_I2C_MspInit+0xb8>)
 8003c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c2a:	4a19      	ldr	r2, [pc, #100]	@ (8003c90 <HAL_I2C_MspInit+0xb8>)
 8003c2c:	f043 0302 	orr.w	r3, r3, #2
 8003c30:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c32:	4b17      	ldr	r3, [pc, #92]	@ (8003c90 <HAL_I2C_MspInit+0xb8>)
 8003c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c36:	f003 0302 	and.w	r3, r3, #2
 8003c3a:	60fb      	str	r3, [r7, #12]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = BH1750_SCL_Pin|BH1750_SDA_Pin;
 8003c3e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003c42:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003c46:	2312      	movs	r3, #18
 8003c48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c52:	2303      	movs	r3, #3
 8003c54:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003c58:	2304      	movs	r3, #4
 8003c5a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c5e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003c62:	4619      	mov	r1, r3
 8003c64:	480b      	ldr	r0, [pc, #44]	@ (8003c94 <HAL_I2C_MspInit+0xbc>)
 8003c66:	f002 fc09 	bl	800647c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003c6a:	4b09      	ldr	r3, [pc, #36]	@ (8003c90 <HAL_I2C_MspInit+0xb8>)
 8003c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c6e:	4a08      	ldr	r2, [pc, #32]	@ (8003c90 <HAL_I2C_MspInit+0xb8>)
 8003c70:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003c74:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c76:	4b06      	ldr	r3, [pc, #24]	@ (8003c90 <HAL_I2C_MspInit+0xb8>)
 8003c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c7a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c7e:	60bb      	str	r3, [r7, #8]
 8003c80:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003c82:	bf00      	nop
 8003c84:	37a8      	adds	r7, #168	@ 0xa8
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	bf00      	nop
 8003c8c:	40005400 	.word	0x40005400
 8003c90:	40023800 	.word	0x40023800
 8003c94:	40020400 	.word	0x40020400

08003c98 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b082      	sub	sp, #8
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  if(htim == htim_disp)
 8003ca0:	4b42      	ldr	r3, [pc, #264]	@ (8003dac <HAL_TIM_PeriodElapsedCallback+0x114>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	687a      	ldr	r2, [r7, #4]
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d103      	bne.n	8003cb2 <HAL_TIM_PeriodElapsedCallback+0x1a>
  {
    DISP_DIO_ROUTINE(&hdisp1);
 8003caa:	4841      	ldr	r0, [pc, #260]	@ (8003db0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8003cac:	f7fe fcb6 	bl	800261c <DISP_DIO_ROUTINE>

    time_ms += 50;
    if(time_ms == 1000)
      time_ms = 0;
  }
}
 8003cb0:	e077      	b.n	8003da2 <HAL_TIM_PeriodElapsedCallback+0x10a>
  else if(htim == hmenu.Timer)
 8003cb2:	4b40      	ldr	r3, [pc, #256]	@ (8003db4 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	687a      	ldr	r2, [r7, #4]
 8003cb8:	429a      	cmp	r2, r3
 8003cba:	d137      	bne.n	8003d2c <HAL_TIM_PeriodElapsedCallback+0x94>
    if(BTN_DIO_EdgeDetected(&hbtn2) == BTN_PRESSED_EDGE && hmenu.Item->Next != NULL)
 8003cbc:	483e      	ldr	r0, [pc, #248]	@ (8003db8 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8003cbe:	f7fe faf1 	bl	80022a4 <BTN_DIO_EdgeDetected>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d10c      	bne.n	8003ce2 <HAL_TIM_PeriodElapsedCallback+0x4a>
 8003cc8:	4b3a      	ldr	r3, [pc, #232]	@ (8003db4 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d007      	beq.n	8003ce2 <HAL_TIM_PeriodElapsedCallback+0x4a>
      hmenu.Item = hmenu.Item->Next;
 8003cd2:	4b38      	ldr	r3, [pc, #224]	@ (8003db4 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cd8:	4a36      	ldr	r2, [pc, #216]	@ (8003db4 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8003cda:	6013      	str	r3, [r2, #0]
      hmenu.ItemChanged = 1;
 8003cdc:	4b35      	ldr	r3, [pc, #212]	@ (8003db4 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8003cde:	2201      	movs	r2, #1
 8003ce0:	711a      	strb	r2, [r3, #4]
    if(BTN_DIO_EdgeDetected(&hbtn1) == BTN_PRESSED_EDGE && hmenu.Item->Prev != NULL)
 8003ce2:	4836      	ldr	r0, [pc, #216]	@ (8003dbc <HAL_TIM_PeriodElapsedCallback+0x124>)
 8003ce4:	f7fe fade 	bl	80022a4 <BTN_DIO_EdgeDetected>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d10c      	bne.n	8003d08 <HAL_TIM_PeriodElapsedCallback+0x70>
 8003cee:	4b31      	ldr	r3, [pc, #196]	@ (8003db4 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d007      	beq.n	8003d08 <HAL_TIM_PeriodElapsedCallback+0x70>
      hmenu.Item = hmenu.Item->Prev;
 8003cf8:	4b2e      	ldr	r3, [pc, #184]	@ (8003db4 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cfe:	4a2d      	ldr	r2, [pc, #180]	@ (8003db4 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8003d00:	6013      	str	r3, [r2, #0]
      hmenu.ItemChanged = 1;
 8003d02:	4b2c      	ldr	r3, [pc, #176]	@ (8003db4 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8003d04:	2201      	movs	r2, #1
 8003d06:	711a      	strb	r2, [r3, #4]
    MENU_ROUTINE(&hmenu);
 8003d08:	482a      	ldr	r0, [pc, #168]	@ (8003db4 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8003d0a:	f7ff faaf 	bl	800326c <MENU_ROUTINE>
    DISP_DIO_printDecUInt(&hdisp1, ADC1_ConvResults_mV[0]);
 8003d0e:	4b2c      	ldr	r3, [pc, #176]	@ (8003dc0 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	b29b      	uxth	r3, r3
 8003d14:	4619      	mov	r1, r3
 8003d16:	4826      	ldr	r0, [pc, #152]	@ (8003db0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8003d18:	f7fe fc4a 	bl	80025b0 <DISP_DIO_printDecUInt>
    DISP_TM1637_printDecUInt(&hdisp2, ADC1_ConvResults_mV[1]);
 8003d1c:	4b28      	ldr	r3, [pc, #160]	@ (8003dc0 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	b29b      	uxth	r3, r3
 8003d22:	4619      	mov	r1, r3
 8003d24:	4827      	ldr	r0, [pc, #156]	@ (8003dc4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8003d26:	f7fe fccd 	bl	80026c4 <DISP_TM1637_printDecUInt>
}
 8003d2a:	e03a      	b.n	8003da2 <HAL_TIM_PeriodElapsedCallback+0x10a>
  else if(htim == htim_inputs)
 8003d2c:	4b26      	ldr	r3, [pc, #152]	@ (8003dc8 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	687a      	ldr	r2, [r7, #4]
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d135      	bne.n	8003da2 <HAL_TIM_PeriodElapsedCallback+0x10a>
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADC1_DATA, hadc1.Init.NbrOfConversion);
 8003d36:	4b25      	ldr	r3, [pc, #148]	@ (8003dcc <HAL_TIM_PeriodElapsedCallback+0x134>)
 8003d38:	69db      	ldr	r3, [r3, #28]
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	4924      	ldr	r1, [pc, #144]	@ (8003dd0 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8003d3e:	4823      	ldr	r0, [pc, #140]	@ (8003dcc <HAL_TIM_PeriodElapsedCallback+0x134>)
 8003d40:	f001 f91a 	bl	8004f78 <HAL_ADC_Start_DMA>
    if(time_ms % 200 == 0)
 8003d44:	4b23      	ldr	r3, [pc, #140]	@ (8003dd4 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	4b23      	ldr	r3, [pc, #140]	@ (8003dd8 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8003d4a:	fb83 1302 	smull	r1, r3, r3, r2
 8003d4e:	1199      	asrs	r1, r3, #6
 8003d50:	17d3      	asrs	r3, r2, #31
 8003d52:	1acb      	subs	r3, r1, r3
 8003d54:	21c8      	movs	r1, #200	@ 0xc8
 8003d56:	fb01 f303 	mul.w	r3, r1, r3
 8003d5a:	1ad3      	subs	r3, r2, r3
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d102      	bne.n	8003d66 <HAL_TIM_PeriodElapsedCallback+0xce>
      BH1750_ReadIlluminance_lux(&hbh1750_1);
 8003d60:	481e      	ldr	r0, [pc, #120]	@ (8003ddc <HAL_TIM_PeriodElapsedCallback+0x144>)
 8003d62:	f7fd f96d 	bl	8001040 <BH1750_ReadIlluminance_lux>
    if(time_ms % 250 == 0)
 8003d66:	4b1b      	ldr	r3, [pc, #108]	@ (8003dd4 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	4b1d      	ldr	r3, [pc, #116]	@ (8003de0 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8003d6c:	fb83 1302 	smull	r1, r3, r3, r2
 8003d70:	1119      	asrs	r1, r3, #4
 8003d72:	17d3      	asrs	r3, r2, #31
 8003d74:	1acb      	subs	r3, r1, r3
 8003d76:	21fa      	movs	r1, #250	@ 0xfa
 8003d78:	fb01 f303 	mul.w	r3, r1, r3
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d102      	bne.n	8003d88 <HAL_TIM_PeriodElapsedCallback+0xf0>
      BMP2_ReadTemperature_degC(&bmp2dev_1);
 8003d82:	4818      	ldr	r0, [pc, #96]	@ (8003de4 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8003d84:	f7fd fa54 	bl	8001230 <BMP2_ReadTemperature_degC>
    time_ms += 50;
 8003d88:	4b12      	ldr	r3, [pc, #72]	@ (8003dd4 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	3332      	adds	r3, #50	@ 0x32
 8003d8e:	4a11      	ldr	r2, [pc, #68]	@ (8003dd4 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8003d90:	6013      	str	r3, [r2, #0]
    if(time_ms == 1000)
 8003d92:	4b10      	ldr	r3, [pc, #64]	@ (8003dd4 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003d9a:	d102      	bne.n	8003da2 <HAL_TIM_PeriodElapsedCallback+0x10a>
      time_ms = 0;
 8003d9c:	4b0d      	ldr	r3, [pc, #52]	@ (8003dd4 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8003d9e:	2200      	movs	r2, #0
 8003da0:	601a      	str	r2, [r3, #0]
}
 8003da2:	bf00      	nop
 8003da4:	3708      	adds	r7, #8
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	bf00      	nop
 8003dac:	2000087c 	.word	0x2000087c
 8003db0:	2000007c 	.word	0x2000007c
 8003db4:	200001d4 	.word	0x200001d4
 8003db8:	20000070 	.word	0x20000070
 8003dbc:	20000064 	.word	0x20000064
 8003dc0:	20000a74 	.word	0x20000a74
 8003dc4:	200000e4 	.word	0x200000e4
 8003dc8:	20000880 	.word	0x20000880
 8003dcc:	20000ab4 	.word	0x20000ab4
 8003dd0:	20000bcc 	.word	0x20000bcc
 8003dd4:	20000e04 	.word	0x20000e04
 8003dd8:	51eb851f 	.word	0x51eb851f
 8003ddc:	20000000 	.word	0x20000000
 8003de0:	10624dd3 	.word	0x10624dd3
 8003de4:	20000028 	.word	0x20000028

08003de8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b086      	sub	sp, #24
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  if(hadc == &hadc1)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	4a2a      	ldr	r2, [pc, #168]	@ (8003e9c <HAL_ADC_ConvCpltCallback+0xb4>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d14d      	bne.n	8003e94 <HAL_ADC_ConvCpltCallback+0xac>
  {
    for(int i = 0; i < hadc1.Init.NbrOfConversion; i++)
 8003df8:	2300      	movs	r3, #0
 8003dfa:	617b      	str	r3, [r7, #20]
 8003dfc:	e045      	b.n	8003e8a <HAL_ADC_ConvCpltCallback+0xa2>
    {
      float in_tmp = ADC_REG2VOLTAGE(ADC1_DATA[i]);
 8003dfe:	4a28      	ldr	r2, [pc, #160]	@ (8003ea0 <HAL_ADC_ConvCpltCallback+0xb8>)
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003e06:	ee07 3a90 	vmov	s15, r3
 8003e0a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003e0e:	eddf 6a25 	vldr	s13, [pc, #148]	@ 8003ea4 <HAL_ADC_ConvCpltCallback+0xbc>
 8003e12:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e16:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8003ea8 <HAL_ADC_ConvCpltCallback+0xc0>
 8003e1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e1e:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8003eac <HAL_ADC_ConvCpltCallback+0xc4>
 8003e22:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003e26:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8003eb0 <HAL_ADC_ConvCpltCallback+0xc8>
 8003e2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e2e:	edc7 7a04 	vstr	s15, [r7, #16]
      float out_tmp;
      arm_fir_f32(&fir[i], &in_tmp, &out_tmp, 1);
 8003e32:	697a      	ldr	r2, [r7, #20]
 8003e34:	4613      	mov	r3, r2
 8003e36:	005b      	lsls	r3, r3, #1
 8003e38:	4413      	add	r3, r2
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	4a1d      	ldr	r2, [pc, #116]	@ (8003eb4 <HAL_ADC_ConvCpltCallback+0xcc>)
 8003e3e:	1898      	adds	r0, r3, r2
 8003e40:	f107 020c 	add.w	r2, r7, #12
 8003e44:	f107 0110 	add.w	r1, r7, #16
 8003e48:	2301      	movs	r3, #1
 8003e4a:	f008 f9f7 	bl	800c23c <arm_fir_f32>
      if(abs(ADC1_ConvResults_mV[i] - (uint16_t)out_tmp) > 10)
 8003e4e:	4a1a      	ldr	r2, [pc, #104]	@ (8003eb8 <HAL_ADC_ConvCpltCallback+0xd0>)
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e56:	edd7 7a03 	vldr	s15, [r7, #12]
 8003e5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e5e:	ee17 2a90 	vmov	r2, s15
 8003e62:	b292      	uxth	r2, r2
 8003e64:	1a9b      	subs	r3, r3, r2
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	bfb8      	it	lt
 8003e6a:	425b      	neglt	r3, r3
 8003e6c:	2b0a      	cmp	r3, #10
 8003e6e:	dd09      	ble.n	8003e84 <HAL_ADC_ConvCpltCallback+0x9c>
        ADC1_ConvResults_mV[i] = out_tmp;
 8003e70:	edd7 7a03 	vldr	s15, [r7, #12]
 8003e74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e78:	ee17 1a90 	vmov	r1, s15
 8003e7c:	4a0e      	ldr	r2, [pc, #56]	@ (8003eb8 <HAL_ADC_ConvCpltCallback+0xd0>)
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for(int i = 0; i < hadc1.Init.NbrOfConversion; i++)
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	3301      	adds	r3, #1
 8003e88:	617b      	str	r3, [r7, #20]
 8003e8a:	4b04      	ldr	r3, [pc, #16]	@ (8003e9c <HAL_ADC_ConvCpltCallback+0xb4>)
 8003e8c:	69da      	ldr	r2, [r3, #28]
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d8b4      	bhi.n	8003dfe <HAL_ADC_ConvCpltCallback+0x16>
    }
  }
}
 8003e94:	bf00      	nop
 8003e96:	3718      	adds	r7, #24
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}
 8003e9c:	20000ab4 	.word	0x20000ab4
 8003ea0:	20000bcc 	.word	0x20000bcc
 8003ea4:	457ff000 	.word	0x457ff000
 8003ea8:	40533333 	.word	0x40533333
 8003eac:	00000000 	.word	0x00000000
 8003eb0:	447a0000 	.word	0x447a0000
 8003eb4:	20000bec 	.word	0x20000bec
 8003eb8:	20000a74 	.word	0x20000a74

08003ebc <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  if(huart == hmenu.SerialPort)
 8003ec4:	4b10      	ldr	r3, [pc, #64]	@ (8003f08 <HAL_UART_RxCpltCallback+0x4c>)
 8003ec6:	691b      	ldr	r3, [r3, #16]
 8003ec8:	687a      	ldr	r2, [r7, #4]
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d117      	bne.n	8003efe <HAL_UART_RxCpltCallback+0x42>
  {
	 int dac_value;
	 int n = sscanf((char*)RxData, "%x", &dac_value);
 8003ece:	f107 0308 	add.w	r3, r7, #8
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	490d      	ldr	r1, [pc, #52]	@ (8003f0c <HAL_UART_RxCpltCallback+0x50>)
 8003ed6:	480e      	ldr	r0, [pc, #56]	@ (8003f10 <HAL_UART_RxCpltCallback+0x54>)
 8003ed8:	f009 f9b4 	bl	800d244 <siscanf>
 8003edc:	60f8      	str	r0, [r7, #12]
	 if(n == 1)
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d105      	bne.n	8003ef0 <HAL_UART_RxCpltCallback+0x34>
		 HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	2100      	movs	r1, #0
 8003eea:	480a      	ldr	r0, [pc, #40]	@ (8003f14 <HAL_UART_RxCpltCallback+0x58>)
 8003eec:	f001 fe0c 	bl	8005b08 <HAL_DAC_SetValue>
	 HAL_UART_Receive_IT(hmenu.SerialPort, RxData, RX_DATA_LEN);
 8003ef0:	4b05      	ldr	r3, [pc, #20]	@ (8003f08 <HAL_UART_RxCpltCallback+0x4c>)
 8003ef2:	691b      	ldr	r3, [r3, #16]
 8003ef4:	2203      	movs	r2, #3
 8003ef6:	4906      	ldr	r1, [pc, #24]	@ (8003f10 <HAL_UART_RxCpltCallback+0x54>)
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f006 ff68 	bl	800adce <HAL_UART_Receive_IT>
  }
}
 8003efe:	bf00      	nop
 8003f00:	3710      	adds	r7, #16
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	bf00      	nop
 8003f08:	200001d4 	.word	0x200001d4
 8003f0c:	0800ff40 	.word	0x0800ff40
 8003f10:	20000bc4 	.word	0x20000bc4
 8003f14:	20000b5c 	.word	0x20000b5c

08003f18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b082      	sub	sp, #8
 8003f1c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003f1e:	f000 ff66 	bl	8004dee <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003f22:	f000 f897 	bl	8004054 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003f26:	f7ff fc05 	bl	8003734 <MX_GPIO_Init>
  MX_DMA_Init();
 8003f2a:	f7ff fbe5 	bl	80036f8 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8003f2e:	f000 fe9d 	bl	8004c6c <MX_USART3_UART_Init>
  MX_TIM6_Init();
 8003f32:	f000 fc55 	bl	80047e0 <MX_TIM6_Init>
  MX_I2C1_Init();
 8003f36:	f7ff fe0f 	bl	8003b58 <MX_I2C1_Init>
  MX_TIM7_Init();
 8003f3a:	f000 fc87 	bl	800484c <MX_TIM7_Init>
  MX_TIM10_Init();
 8003f3e:	f000 fcbb 	bl	80048b8 <MX_TIM10_Init>
  MX_TIM11_Init();
 8003f42:	f000 fcdd 	bl	8004900 <MX_TIM11_Init>
  MX_TIM3_Init();
 8003f46:	f000 fb69 	bl	800461c <MX_TIM3_Init>
  MX_TIM4_Init();
 8003f4a:	f000 fbbd 	bl	80046c8 <MX_TIM4_Init>
  MX_TIM2_Init();
 8003f4e:	f000 fad9 	bl	8004504 <MX_TIM2_Init>
  MX_SPI4_Init();
 8003f52:	f000 f8f3 	bl	800413c <MX_SPI4_Init>
  MX_ADC1_Init();
 8003f56:	f7ff fa6f 	bl	8003438 <MX_ADC1_Init>
  MX_DAC_Init();
 8003f5a:	f7ff fb5b 	bl	8003614 <MX_DAC_Init>
  /* USER CODE BEGIN 2 */
  arm_fir_init_f32(&fir[0], FIR_NUM_TAPS, (const float32_t*)fir_coeffs, fir_state[0], 1);
 8003f5e:	2301      	movs	r3, #1
 8003f60:	9300      	str	r3, [sp, #0]
 8003f62:	4b27      	ldr	r3, [pc, #156]	@ (8004000 <main+0xe8>)
 8003f64:	4a27      	ldr	r2, [pc, #156]	@ (8004004 <main+0xec>)
 8003f66:	2120      	movs	r1, #32
 8003f68:	4827      	ldr	r0, [pc, #156]	@ (8004008 <main+0xf0>)
 8003f6a:	f008 f959 	bl	800c220 <arm_fir_init_f32>
  arm_fir_init_f32(&fir[1], FIR_NUM_TAPS, (const float32_t*)fir_coeffs, fir_state[1], 1);
 8003f6e:	2301      	movs	r3, #1
 8003f70:	9300      	str	r3, [sp, #0]
 8003f72:	4b26      	ldr	r3, [pc, #152]	@ (800400c <main+0xf4>)
 8003f74:	4a23      	ldr	r2, [pc, #140]	@ (8004004 <main+0xec>)
 8003f76:	2120      	movs	r1, #32
 8003f78:	4825      	ldr	r0, [pc, #148]	@ (8004010 <main+0xf8>)
 8003f7a:	f008 f951 	bl	800c220 <arm_fir_init_f32>

  BH1750_Init(&hbh1750_1);
 8003f7e:	4825      	ldr	r0, [pc, #148]	@ (8004014 <main+0xfc>)
 8003f80:	f7fd f838 	bl	8000ff4 <BH1750_Init>
  BMP2_Init(&bmp2dev_1);
 8003f84:	4824      	ldr	r0, [pc, #144]	@ (8004018 <main+0x100>)
 8003f86:	f7fd f887 	bl	8001098 <BMP2_Init>

  LED_PWM_Init(&hldr2);
 8003f8a:	4824      	ldr	r0, [pc, #144]	@ (800401c <main+0x104>)
 8003f8c:	f7fe fde2 	bl	8002b54 <LED_PWM_Init>
  LED_PWM_Init(&hldg2);
 8003f90:	4823      	ldr	r0, [pc, #140]	@ (8004020 <main+0x108>)
 8003f92:	f7fe fddf 	bl	8002b54 <LED_PWM_Init>
  LED_PWM_Init(&hldb2);
 8003f96:	4823      	ldr	r0, [pc, #140]	@ (8004024 <main+0x10c>)
 8003f98:	f7fe fddc 	bl	8002b54 <LED_PWM_Init>
  LED_PWM_Init(&hldr3);
 8003f9c:	4822      	ldr	r0, [pc, #136]	@ (8004028 <main+0x110>)
 8003f9e:	f7fe fdd9 	bl	8002b54 <LED_PWM_Init>
  LED_PWM_Init(&hldg3);
 8003fa2:	4822      	ldr	r0, [pc, #136]	@ (800402c <main+0x114>)
 8003fa4:	f7fe fdd6 	bl	8002b54 <LED_PWM_Init>
  LED_PWM_Init(&hldb3);
 8003fa8:	4821      	ldr	r0, [pc, #132]	@ (8004030 <main+0x118>)
 8003faa:	f7fe fdd3 	bl	8002b54 <LED_PWM_Init>

  ENC_Init(&henc1);
 8003fae:	4821      	ldr	r0, [pc, #132]	@ (8004034 <main+0x11c>)
 8003fb0:	f7fe fc0e 	bl	80027d0 <ENC_Init>

  LCD_DIO_Init(&hlcd1);
 8003fb4:	4820      	ldr	r0, [pc, #128]	@ (8004038 <main+0x120>)
 8003fb6:	f7fe fd12 	bl	80029de <LCD_DIO_Init>
  DISP_TM1637_Init(&hdisp2);
 8003fba:	4820      	ldr	r0, [pc, #128]	@ (800403c <main+0x124>)
 8003fbc:	f7fe fb76 	bl	80026ac <DISP_TM1637_Init>

  MENU_Init(&hmenu);
 8003fc0:	481f      	ldr	r0, [pc, #124]	@ (8004040 <main+0x128>)
 8003fc2:	f7ff f8f5 	bl	80031b0 <MENU_Init>

  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8003fc6:	2100      	movs	r1, #0
 8003fc8:	481e      	ldr	r0, [pc, #120]	@ (8004044 <main+0x12c>)
 8003fca:	f001 fcf0 	bl	80059ae <HAL_DAC_Start>

  HAL_TIM_Base_Start_IT(htim_disp);
 8003fce:	4b1e      	ldr	r3, [pc, #120]	@ (8004048 <main+0x130>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f005 fb9e 	bl	8009714 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(htim_inputs);
 8003fd8:	4b1c      	ldr	r3, [pc, #112]	@ (800404c <main+0x134>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f005 fb99 	bl	8009714 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(hmenu.Timer);
 8003fe2:	4b17      	ldr	r3, [pc, #92]	@ (8004040 <main+0x128>)
 8003fe4:	68db      	ldr	r3, [r3, #12]
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f005 fb94 	bl	8009714 <HAL_TIM_Base_Start_IT>

  HAL_UART_Receive_IT(hmenu.SerialPort, RxData, RX_DATA_LEN);
 8003fec:	4b14      	ldr	r3, [pc, #80]	@ (8004040 <main+0x128>)
 8003fee:	691b      	ldr	r3, [r3, #16]
 8003ff0:	2203      	movs	r2, #3
 8003ff2:	4917      	ldr	r1, [pc, #92]	@ (8004050 <main+0x138>)
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f006 feea 	bl	800adce <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003ffa:	bf00      	nop
 8003ffc:	e7fd      	b.n	8003ffa <main+0xe2>
 8003ffe:	bf00      	nop
 8004000:	20000c04 	.word	0x20000c04
 8004004:	0800ff94 	.word	0x0800ff94
 8004008:	20000bec 	.word	0x20000bec
 800400c:	20000d04 	.word	0x20000d04
 8004010:	20000bf8 	.word	0x20000bf8
 8004014:	20000000 	.word	0x20000000
 8004018:	20000028 	.word	0x20000028
 800401c:	20000174 	.word	0x20000174
 8004020:	20000184 	.word	0x20000184
 8004024:	20000194 	.word	0x20000194
 8004028:	200001a4 	.word	0x200001a4
 800402c:	200001b4 	.word	0x200001b4
 8004030:	200001c4 	.word	0x200001c4
 8004034:	200000f8 	.word	0x200000f8
 8004038:	20000130 	.word	0x20000130
 800403c:	200000e4 	.word	0x200000e4
 8004040:	200001d4 	.word	0x200001d4
 8004044:	20000b5c 	.word	0x20000b5c
 8004048:	2000087c 	.word	0x2000087c
 800404c:	20000880 	.word	0x20000880
 8004050:	20000bc4 	.word	0x20000bc4

08004054 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b094      	sub	sp, #80	@ 0x50
 8004058:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800405a:	f107 0320 	add.w	r3, r7, #32
 800405e:	2230      	movs	r2, #48	@ 0x30
 8004060:	2100      	movs	r1, #0
 8004062:	4618      	mov	r0, r3
 8004064:	f009 f980 	bl	800d368 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004068:	f107 030c 	add.w	r3, r7, #12
 800406c:	2200      	movs	r2, #0
 800406e:	601a      	str	r2, [r3, #0]
 8004070:	605a      	str	r2, [r3, #4]
 8004072:	609a      	str	r2, [r3, #8]
 8004074:	60da      	str	r2, [r3, #12]
 8004076:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8004078:	f003 f9c6 	bl	8007408 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800407c:	4b2a      	ldr	r3, [pc, #168]	@ (8004128 <SystemClock_Config+0xd4>)
 800407e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004080:	4a29      	ldr	r2, [pc, #164]	@ (8004128 <SystemClock_Config+0xd4>)
 8004082:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004086:	6413      	str	r3, [r2, #64]	@ 0x40
 8004088:	4b27      	ldr	r3, [pc, #156]	@ (8004128 <SystemClock_Config+0xd4>)
 800408a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800408c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004090:	60bb      	str	r3, [r7, #8]
 8004092:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004094:	4b25      	ldr	r3, [pc, #148]	@ (800412c <SystemClock_Config+0xd8>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a24      	ldr	r2, [pc, #144]	@ (800412c <SystemClock_Config+0xd8>)
 800409a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800409e:	6013      	str	r3, [r2, #0]
 80040a0:	4b22      	ldr	r3, [pc, #136]	@ (800412c <SystemClock_Config+0xd8>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80040a8:	607b      	str	r3, [r7, #4]
 80040aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80040ac:	2301      	movs	r3, #1
 80040ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80040b0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80040b4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80040b6:	2302      	movs	r3, #2
 80040b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80040ba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80040be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80040c0:	2304      	movs	r3, #4
 80040c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 80040c4:	23d8      	movs	r3, #216	@ 0xd8
 80040c6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80040c8:	2302      	movs	r3, #2
 80040ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80040cc:	2303      	movs	r3, #3
 80040ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80040d0:	f107 0320 	add.w	r3, r7, #32
 80040d4:	4618      	mov	r0, r3
 80040d6:	f003 f9f7 	bl	80074c8 <HAL_RCC_OscConfig>
 80040da:	4603      	mov	r3, r0
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d001      	beq.n	80040e4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80040e0:	f000 f826 	bl	8004130 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80040e4:	f003 f9a0 	bl	8007428 <HAL_PWREx_EnableOverDrive>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d001      	beq.n	80040f2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80040ee:	f000 f81f 	bl	8004130 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80040f2:	230f      	movs	r3, #15
 80040f4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80040f6:	2302      	movs	r3, #2
 80040f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80040fa:	2300      	movs	r3, #0
 80040fc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80040fe:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8004102:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8004104:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8004108:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800410a:	f107 030c 	add.w	r3, r7, #12
 800410e:	2107      	movs	r1, #7
 8004110:	4618      	mov	r0, r3
 8004112:	f003 fc7d 	bl	8007a10 <HAL_RCC_ClockConfig>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d001      	beq.n	8004120 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 800411c:	f000 f808 	bl	8004130 <Error_Handler>
  }
}
 8004120:	bf00      	nop
 8004122:	3750      	adds	r7, #80	@ 0x50
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}
 8004128:	40023800 	.word	0x40023800
 800412c:	40007000 	.word	0x40007000

08004130 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004130:	b480      	push	{r7}
 8004132:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004134:	b672      	cpsid	i
}
 8004136:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004138:	bf00      	nop
 800413a:	e7fd      	b.n	8004138 <Error_Handler+0x8>

0800413c <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8004140:	4b1b      	ldr	r3, [pc, #108]	@ (80041b0 <MX_SPI4_Init+0x74>)
 8004142:	4a1c      	ldr	r2, [pc, #112]	@ (80041b4 <MX_SPI4_Init+0x78>)
 8004144:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8004146:	4b1a      	ldr	r3, [pc, #104]	@ (80041b0 <MX_SPI4_Init+0x74>)
 8004148:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800414c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800414e:	4b18      	ldr	r3, [pc, #96]	@ (80041b0 <MX_SPI4_Init+0x74>)
 8004150:	2200      	movs	r2, #0
 8004152:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8004154:	4b16      	ldr	r3, [pc, #88]	@ (80041b0 <MX_SPI4_Init+0x74>)
 8004156:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800415a:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800415c:	4b14      	ldr	r3, [pc, #80]	@ (80041b0 <MX_SPI4_Init+0x74>)
 800415e:	2202      	movs	r2, #2
 8004160:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004162:	4b13      	ldr	r3, [pc, #76]	@ (80041b0 <MX_SPI4_Init+0x74>)
 8004164:	2201      	movs	r2, #1
 8004166:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8004168:	4b11      	ldr	r3, [pc, #68]	@ (80041b0 <MX_SPI4_Init+0x74>)
 800416a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800416e:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004170:	4b0f      	ldr	r3, [pc, #60]	@ (80041b0 <MX_SPI4_Init+0x74>)
 8004172:	2210      	movs	r2, #16
 8004174:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004176:	4b0e      	ldr	r3, [pc, #56]	@ (80041b0 <MX_SPI4_Init+0x74>)
 8004178:	2200      	movs	r2, #0
 800417a:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800417c:	4b0c      	ldr	r3, [pc, #48]	@ (80041b0 <MX_SPI4_Init+0x74>)
 800417e:	2200      	movs	r2, #0
 8004180:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004182:	4b0b      	ldr	r3, [pc, #44]	@ (80041b0 <MX_SPI4_Init+0x74>)
 8004184:	2200      	movs	r2, #0
 8004186:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 8004188:	4b09      	ldr	r3, [pc, #36]	@ (80041b0 <MX_SPI4_Init+0x74>)
 800418a:	2207      	movs	r2, #7
 800418c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800418e:	4b08      	ldr	r3, [pc, #32]	@ (80041b0 <MX_SPI4_Init+0x74>)
 8004190:	2200      	movs	r2, #0
 8004192:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8004194:	4b06      	ldr	r3, [pc, #24]	@ (80041b0 <MX_SPI4_Init+0x74>)
 8004196:	2200      	movs	r2, #0
 8004198:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800419a:	4805      	ldr	r0, [pc, #20]	@ (80041b0 <MX_SPI4_Init+0x74>)
 800419c:	f004 fa4e 	bl	800863c <HAL_SPI_Init>
 80041a0:	4603      	mov	r3, r0
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d001      	beq.n	80041aa <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 80041a6:	f7ff ffc3 	bl	8004130 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 80041aa:	bf00      	nop
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	20000e08 	.word	0x20000e08
 80041b4:	40013400 	.word	0x40013400

080041b8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b08a      	sub	sp, #40	@ 0x28
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041c0:	f107 0314 	add.w	r3, r7, #20
 80041c4:	2200      	movs	r2, #0
 80041c6:	601a      	str	r2, [r3, #0]
 80041c8:	605a      	str	r2, [r3, #4]
 80041ca:	609a      	str	r2, [r3, #8]
 80041cc:	60da      	str	r2, [r3, #12]
 80041ce:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a17      	ldr	r2, [pc, #92]	@ (8004234 <HAL_SPI_MspInit+0x7c>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d127      	bne.n	800422a <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 80041da:	4b17      	ldr	r3, [pc, #92]	@ (8004238 <HAL_SPI_MspInit+0x80>)
 80041dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041de:	4a16      	ldr	r2, [pc, #88]	@ (8004238 <HAL_SPI_MspInit+0x80>)
 80041e0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80041e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80041e6:	4b14      	ldr	r3, [pc, #80]	@ (8004238 <HAL_SPI_MspInit+0x80>)
 80041e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80041ee:	613b      	str	r3, [r7, #16]
 80041f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80041f2:	4b11      	ldr	r3, [pc, #68]	@ (8004238 <HAL_SPI_MspInit+0x80>)
 80041f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041f6:	4a10      	ldr	r2, [pc, #64]	@ (8004238 <HAL_SPI_MspInit+0x80>)
 80041f8:	f043 0310 	orr.w	r3, r3, #16
 80041fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80041fe:	4b0e      	ldr	r3, [pc, #56]	@ (8004238 <HAL_SPI_MspInit+0x80>)
 8004200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004202:	f003 0310 	and.w	r3, r3, #16
 8004206:	60fb      	str	r3, [r7, #12]
 8004208:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = BMP2_SCK_Pin|BMP2_MISO_Pin|BMP2_MOSI_Pin;
 800420a:	2364      	movs	r3, #100	@ 0x64
 800420c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800420e:	2302      	movs	r3, #2
 8004210:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004212:	2300      	movs	r3, #0
 8004214:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004216:	2303      	movs	r3, #3
 8004218:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800421a:	2305      	movs	r3, #5
 800421c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800421e:	f107 0314 	add.w	r3, r7, #20
 8004222:	4619      	mov	r1, r3
 8004224:	4805      	ldr	r0, [pc, #20]	@ (800423c <HAL_SPI_MspInit+0x84>)
 8004226:	f002 f929 	bl	800647c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 800422a:	bf00      	nop
 800422c:	3728      	adds	r7, #40	@ 0x28
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
 8004232:	bf00      	nop
 8004234:	40013400 	.word	0x40013400
 8004238:	40023800 	.word	0x40023800
 800423c:	40021000 	.word	0x40021000

08004240 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004240:	b480      	push	{r7}
 8004242:	b083      	sub	sp, #12
 8004244:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004246:	4b0f      	ldr	r3, [pc, #60]	@ (8004284 <HAL_MspInit+0x44>)
 8004248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800424a:	4a0e      	ldr	r2, [pc, #56]	@ (8004284 <HAL_MspInit+0x44>)
 800424c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004250:	6413      	str	r3, [r2, #64]	@ 0x40
 8004252:	4b0c      	ldr	r3, [pc, #48]	@ (8004284 <HAL_MspInit+0x44>)
 8004254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004256:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800425a:	607b      	str	r3, [r7, #4]
 800425c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800425e:	4b09      	ldr	r3, [pc, #36]	@ (8004284 <HAL_MspInit+0x44>)
 8004260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004262:	4a08      	ldr	r2, [pc, #32]	@ (8004284 <HAL_MspInit+0x44>)
 8004264:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004268:	6453      	str	r3, [r2, #68]	@ 0x44
 800426a:	4b06      	ldr	r3, [pc, #24]	@ (8004284 <HAL_MspInit+0x44>)
 800426c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800426e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004272:	603b      	str	r3, [r7, #0]
 8004274:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004276:	bf00      	nop
 8004278:	370c      	adds	r7, #12
 800427a:	46bd      	mov	sp, r7
 800427c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004280:	4770      	bx	lr
 8004282:	bf00      	nop
 8004284:	40023800 	.word	0x40023800

08004288 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004288:	b480      	push	{r7}
 800428a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800428c:	bf00      	nop
 800428e:	e7fd      	b.n	800428c <NMI_Handler+0x4>

08004290 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004290:	b480      	push	{r7}
 8004292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004294:	bf00      	nop
 8004296:	e7fd      	b.n	8004294 <HardFault_Handler+0x4>

08004298 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004298:	b480      	push	{r7}
 800429a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800429c:	bf00      	nop
 800429e:	e7fd      	b.n	800429c <MemManage_Handler+0x4>

080042a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80042a0:	b480      	push	{r7}
 80042a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80042a4:	bf00      	nop
 80042a6:	e7fd      	b.n	80042a4 <BusFault_Handler+0x4>

080042a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80042a8:	b480      	push	{r7}
 80042aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80042ac:	bf00      	nop
 80042ae:	e7fd      	b.n	80042ac <UsageFault_Handler+0x4>

080042b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80042b0:	b480      	push	{r7}
 80042b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80042b4:	bf00      	nop
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr

080042be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80042be:	b480      	push	{r7}
 80042c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80042c2:	bf00      	nop
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr

080042cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80042cc:	b480      	push	{r7}
 80042ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80042d0:	bf00      	nop
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr

080042da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80042da:	b580      	push	{r7, lr}
 80042dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80042de:	f000 fdc3 	bl	8004e68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80042e2:	bf00      	nop
 80042e4:	bd80      	pop	{r7, pc}
	...

080042e8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 80042ec:	4802      	ldr	r0, [pc, #8]	@ (80042f8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80042ee:	f005 fd19 	bl	8009d24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80042f2:	bf00      	nop
 80042f4:	bd80      	pop	{r7, pc}
 80042f6:	bf00      	nop
 80042f8:	20000fec 	.word	0x20000fec

080042fc <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8004300:	4802      	ldr	r0, [pc, #8]	@ (800430c <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8004302:	f005 fd0f 	bl	8009d24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8004306:	bf00      	nop
 8004308:	bd80      	pop	{r7, pc}
 800430a:	bf00      	nop
 800430c:	20001038 	.word	0x20001038

08004310 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004314:	4802      	ldr	r0, [pc, #8]	@ (8004320 <USART3_IRQHandler+0x10>)
 8004316:	f006 fd9f 	bl	800ae58 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800431a:	bf00      	nop
 800431c:	bd80      	pop	{r7, pc}
 800431e:	bf00      	nop
 8004320:	20001084 	.word	0x20001084

08004324 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8004328:	4803      	ldr	r0, [pc, #12]	@ (8004338 <TIM6_DAC_IRQHandler+0x14>)
 800432a:	f001 fb97 	bl	8005a5c <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 800432e:	4803      	ldr	r0, [pc, #12]	@ (800433c <TIM6_DAC_IRQHandler+0x18>)
 8004330:	f005 fcf8 	bl	8009d24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004334:	bf00      	nop
 8004336:	bd80      	pop	{r7, pc}
 8004338:	20000b5c 	.word	0x20000b5c
 800433c:	20000f54 	.word	0x20000f54

08004340 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004344:	4802      	ldr	r0, [pc, #8]	@ (8004350 <DMA2_Stream0_IRQHandler+0x10>)
 8004346:	f001 fe2f 	bl	8005fa8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800434a:	bf00      	nop
 800434c:	bd80      	pop	{r7, pc}
 800434e:	bf00      	nop
 8004350:	20000afc 	.word	0x20000afc

08004354 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004354:	b480      	push	{r7}
 8004356:	af00      	add	r7, sp, #0
	return 1;
 8004358:	2301      	movs	r3, #1
}
 800435a:	4618      	mov	r0, r3
 800435c:	46bd      	mov	sp, r7
 800435e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004362:	4770      	bx	lr

08004364 <_kill>:

int _kill(int pid, int sig)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b082      	sub	sp, #8
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
 800436c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800436e:	f009 f84d 	bl	800d40c <__errno>
 8004372:	4603      	mov	r3, r0
 8004374:	2216      	movs	r2, #22
 8004376:	601a      	str	r2, [r3, #0]
	return -1;
 8004378:	f04f 33ff 	mov.w	r3, #4294967295
}
 800437c:	4618      	mov	r0, r3
 800437e:	3708      	adds	r7, #8
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}

08004384 <_exit>:

void _exit (int status)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b082      	sub	sp, #8
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800438c:	f04f 31ff 	mov.w	r1, #4294967295
 8004390:	6878      	ldr	r0, [r7, #4]
 8004392:	f7ff ffe7 	bl	8004364 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004396:	bf00      	nop
 8004398:	e7fd      	b.n	8004396 <_exit+0x12>

0800439a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800439a:	b580      	push	{r7, lr}
 800439c:	b086      	sub	sp, #24
 800439e:	af00      	add	r7, sp, #0
 80043a0:	60f8      	str	r0, [r7, #12]
 80043a2:	60b9      	str	r1, [r7, #8]
 80043a4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043a6:	2300      	movs	r3, #0
 80043a8:	617b      	str	r3, [r7, #20]
 80043aa:	e00a      	b.n	80043c2 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80043ac:	f3af 8000 	nop.w
 80043b0:	4601      	mov	r1, r0
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	1c5a      	adds	r2, r3, #1
 80043b6:	60ba      	str	r2, [r7, #8]
 80043b8:	b2ca      	uxtb	r2, r1
 80043ba:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	3301      	adds	r3, #1
 80043c0:	617b      	str	r3, [r7, #20]
 80043c2:	697a      	ldr	r2, [r7, #20]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	429a      	cmp	r2, r3
 80043c8:	dbf0      	blt.n	80043ac <_read+0x12>
	}

return len;
 80043ca:	687b      	ldr	r3, [r7, #4]
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3718      	adds	r7, #24
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}

080043d4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b086      	sub	sp, #24
 80043d8:	af00      	add	r7, sp, #0
 80043da:	60f8      	str	r0, [r7, #12]
 80043dc:	60b9      	str	r1, [r7, #8]
 80043de:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043e0:	2300      	movs	r3, #0
 80043e2:	617b      	str	r3, [r7, #20]
 80043e4:	e009      	b.n	80043fa <_write+0x26>
	{
		__io_putchar(*ptr++);
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	1c5a      	adds	r2, r3, #1
 80043ea:	60ba      	str	r2, [r7, #8]
 80043ec:	781b      	ldrb	r3, [r3, #0]
 80043ee:	4618      	mov	r0, r3
 80043f0:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	3301      	adds	r3, #1
 80043f8:	617b      	str	r3, [r7, #20]
 80043fa:	697a      	ldr	r2, [r7, #20]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	429a      	cmp	r2, r3
 8004400:	dbf1      	blt.n	80043e6 <_write+0x12>
	}
	return len;
 8004402:	687b      	ldr	r3, [r7, #4]
}
 8004404:	4618      	mov	r0, r3
 8004406:	3718      	adds	r7, #24
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}

0800440c <_close>:

int _close(int file)
{
 800440c:	b480      	push	{r7}
 800440e:	b083      	sub	sp, #12
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
	return -1;
 8004414:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004418:	4618      	mov	r0, r3
 800441a:	370c      	adds	r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr

08004424 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
 800442c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004434:	605a      	str	r2, [r3, #4]
	return 0;
 8004436:	2300      	movs	r3, #0
}
 8004438:	4618      	mov	r0, r3
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr

08004444 <_isatty>:

int _isatty(int file)
{
 8004444:	b480      	push	{r7}
 8004446:	b083      	sub	sp, #12
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
	return 1;
 800444c:	2301      	movs	r3, #1
}
 800444e:	4618      	mov	r0, r3
 8004450:	370c      	adds	r7, #12
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr

0800445a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800445a:	b480      	push	{r7}
 800445c:	b085      	sub	sp, #20
 800445e:	af00      	add	r7, sp, #0
 8004460:	60f8      	str	r0, [r7, #12]
 8004462:	60b9      	str	r1, [r7, #8]
 8004464:	607a      	str	r2, [r7, #4]
	return 0;
 8004466:	2300      	movs	r3, #0
}
 8004468:	4618      	mov	r0, r3
 800446a:	3714      	adds	r7, #20
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr

08004474 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b086      	sub	sp, #24
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800447c:	4a14      	ldr	r2, [pc, #80]	@ (80044d0 <_sbrk+0x5c>)
 800447e:	4b15      	ldr	r3, [pc, #84]	@ (80044d4 <_sbrk+0x60>)
 8004480:	1ad3      	subs	r3, r2, r3
 8004482:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004488:	4b13      	ldr	r3, [pc, #76]	@ (80044d8 <_sbrk+0x64>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d102      	bne.n	8004496 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004490:	4b11      	ldr	r3, [pc, #68]	@ (80044d8 <_sbrk+0x64>)
 8004492:	4a12      	ldr	r2, [pc, #72]	@ (80044dc <_sbrk+0x68>)
 8004494:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004496:	4b10      	ldr	r3, [pc, #64]	@ (80044d8 <_sbrk+0x64>)
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	4413      	add	r3, r2
 800449e:	693a      	ldr	r2, [r7, #16]
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d207      	bcs.n	80044b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80044a4:	f008 ffb2 	bl	800d40c <__errno>
 80044a8:	4603      	mov	r3, r0
 80044aa:	220c      	movs	r2, #12
 80044ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80044ae:	f04f 33ff 	mov.w	r3, #4294967295
 80044b2:	e009      	b.n	80044c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80044b4:	4b08      	ldr	r3, [pc, #32]	@ (80044d8 <_sbrk+0x64>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80044ba:	4b07      	ldr	r3, [pc, #28]	@ (80044d8 <_sbrk+0x64>)
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4413      	add	r3, r2
 80044c2:	4a05      	ldr	r2, [pc, #20]	@ (80044d8 <_sbrk+0x64>)
 80044c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80044c6:	68fb      	ldr	r3, [r7, #12]
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	3718      	adds	r7, #24
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}
 80044d0:	20050000 	.word	0x20050000
 80044d4:	00000400 	.word	0x00000400
 80044d8:	20000e6c 	.word	0x20000e6c
 80044dc:	20001260 	.word	0x20001260

080044e0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80044e0:	b480      	push	{r7}
 80044e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80044e4:	4b06      	ldr	r3, [pc, #24]	@ (8004500 <SystemInit+0x20>)
 80044e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044ea:	4a05      	ldr	r2, [pc, #20]	@ (8004500 <SystemInit+0x20>)
 80044ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80044f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80044f4:	bf00      	nop
 80044f6:	46bd      	mov	sp, r7
 80044f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fc:	4770      	bx	lr
 80044fe:	bf00      	nop
 8004500:	e000ed00 	.word	0xe000ed00

08004504 <MX_TIM2_Init>:
TIM_HandleTypeDef htim10;
TIM_HandleTypeDef htim11;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b08e      	sub	sp, #56	@ 0x38
 8004508:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800450a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800450e:	2200      	movs	r2, #0
 8004510:	601a      	str	r2, [r3, #0]
 8004512:	605a      	str	r2, [r3, #4]
 8004514:	609a      	str	r2, [r3, #8]
 8004516:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004518:	f107 031c 	add.w	r3, r7, #28
 800451c:	2200      	movs	r2, #0
 800451e:	601a      	str	r2, [r3, #0]
 8004520:	605a      	str	r2, [r3, #4]
 8004522:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004524:	463b      	mov	r3, r7
 8004526:	2200      	movs	r2, #0
 8004528:	601a      	str	r2, [r3, #0]
 800452a:	605a      	str	r2, [r3, #4]
 800452c:	609a      	str	r2, [r3, #8]
 800452e:	60da      	str	r2, [r3, #12]
 8004530:	611a      	str	r2, [r3, #16]
 8004532:	615a      	str	r2, [r3, #20]
 8004534:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004536:	4b38      	ldr	r3, [pc, #224]	@ (8004618 <MX_TIM2_Init+0x114>)
 8004538:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800453c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 107;
 800453e:	4b36      	ldr	r3, [pc, #216]	@ (8004618 <MX_TIM2_Init+0x114>)
 8004540:	226b      	movs	r2, #107	@ 0x6b
 8004542:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004544:	4b34      	ldr	r3, [pc, #208]	@ (8004618 <MX_TIM2_Init+0x114>)
 8004546:	2200      	movs	r2, #0
 8004548:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 800454a:	4b33      	ldr	r3, [pc, #204]	@ (8004618 <MX_TIM2_Init+0x114>)
 800454c:	2264      	movs	r2, #100	@ 0x64
 800454e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004550:	4b31      	ldr	r3, [pc, #196]	@ (8004618 <MX_TIM2_Init+0x114>)
 8004552:	2200      	movs	r2, #0
 8004554:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004556:	4b30      	ldr	r3, [pc, #192]	@ (8004618 <MX_TIM2_Init+0x114>)
 8004558:	2200      	movs	r2, #0
 800455a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800455c:	482e      	ldr	r0, [pc, #184]	@ (8004618 <MX_TIM2_Init+0x114>)
 800455e:	f004 ffe9 	bl	8009534 <HAL_TIM_Base_Init>
 8004562:	4603      	mov	r3, r0
 8004564:	2b00      	cmp	r3, #0
 8004566:	d001      	beq.n	800456c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8004568:	f7ff fde2 	bl	8004130 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800456c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004570:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004572:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004576:	4619      	mov	r1, r3
 8004578:	4827      	ldr	r0, [pc, #156]	@ (8004618 <MX_TIM2_Init+0x114>)
 800457a:	f005 fdef 	bl	800a15c <HAL_TIM_ConfigClockSource>
 800457e:	4603      	mov	r3, r0
 8004580:	2b00      	cmp	r3, #0
 8004582:	d001      	beq.n	8004588 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8004584:	f7ff fdd4 	bl	8004130 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004588:	4823      	ldr	r0, [pc, #140]	@ (8004618 <MX_TIM2_Init+0x114>)
 800458a:	f005 f93b 	bl	8009804 <HAL_TIM_PWM_Init>
 800458e:	4603      	mov	r3, r0
 8004590:	2b00      	cmp	r3, #0
 8004592:	d001      	beq.n	8004598 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8004594:	f7ff fdcc 	bl	8004130 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004598:	2300      	movs	r3, #0
 800459a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800459c:	2300      	movs	r3, #0
 800459e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80045a0:	f107 031c 	add.w	r3, r7, #28
 80045a4:	4619      	mov	r1, r3
 80045a6:	481c      	ldr	r0, [pc, #112]	@ (8004618 <MX_TIM2_Init+0x114>)
 80045a8:	f006 fa8e 	bl	800aac8 <HAL_TIMEx_MasterConfigSynchronization>
 80045ac:	4603      	mov	r3, r0
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d001      	beq.n	80045b6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80045b2:	f7ff fdbd 	bl	8004130 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80045b6:	2360      	movs	r3, #96	@ 0x60
 80045b8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80045ba:	2300      	movs	r3, #0
 80045bc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80045be:	2300      	movs	r3, #0
 80045c0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80045c2:	2300      	movs	r3, #0
 80045c4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80045c6:	463b      	mov	r3, r7
 80045c8:	2200      	movs	r2, #0
 80045ca:	4619      	mov	r1, r3
 80045cc:	4812      	ldr	r0, [pc, #72]	@ (8004618 <MX_TIM2_Init+0x114>)
 80045ce:	f005 fcb1 	bl	8009f34 <HAL_TIM_PWM_ConfigChannel>
 80045d2:	4603      	mov	r3, r0
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d001      	beq.n	80045dc <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80045d8:	f7ff fdaa 	bl	8004130 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80045dc:	463b      	mov	r3, r7
 80045de:	2208      	movs	r2, #8
 80045e0:	4619      	mov	r1, r3
 80045e2:	480d      	ldr	r0, [pc, #52]	@ (8004618 <MX_TIM2_Init+0x114>)
 80045e4:	f005 fca6 	bl	8009f34 <HAL_TIM_PWM_ConfigChannel>
 80045e8:	4603      	mov	r3, r0
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d001      	beq.n	80045f2 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80045ee:	f7ff fd9f 	bl	8004130 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80045f2:	463b      	mov	r3, r7
 80045f4:	220c      	movs	r2, #12
 80045f6:	4619      	mov	r1, r3
 80045f8:	4807      	ldr	r0, [pc, #28]	@ (8004618 <MX_TIM2_Init+0x114>)
 80045fa:	f005 fc9b 	bl	8009f34 <HAL_TIM_PWM_ConfigChannel>
 80045fe:	4603      	mov	r3, r0
 8004600:	2b00      	cmp	r3, #0
 8004602:	d001      	beq.n	8004608 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8004604:	f7ff fd94 	bl	8004130 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8004608:	4803      	ldr	r0, [pc, #12]	@ (8004618 <MX_TIM2_Init+0x114>)
 800460a:	f000 fa97 	bl	8004b3c <HAL_TIM_MspPostInit>

}
 800460e:	bf00      	nop
 8004610:	3738      	adds	r7, #56	@ 0x38
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}
 8004616:	bf00      	nop
 8004618:	20000e70 	.word	0x20000e70

0800461c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b08c      	sub	sp, #48	@ 0x30
 8004620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004622:	f107 030c 	add.w	r3, r7, #12
 8004626:	2224      	movs	r2, #36	@ 0x24
 8004628:	2100      	movs	r1, #0
 800462a:	4618      	mov	r0, r3
 800462c:	f008 fe9c 	bl	800d368 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004630:	463b      	mov	r3, r7
 8004632:	2200      	movs	r2, #0
 8004634:	601a      	str	r2, [r3, #0]
 8004636:	605a      	str	r2, [r3, #4]
 8004638:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800463a:	4b21      	ldr	r3, [pc, #132]	@ (80046c0 <MX_TIM3_Init+0xa4>)
 800463c:	4a21      	ldr	r2, [pc, #132]	@ (80046c4 <MX_TIM3_Init+0xa8>)
 800463e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8004640:	4b1f      	ldr	r3, [pc, #124]	@ (80046c0 <MX_TIM3_Init+0xa4>)
 8004642:	2200      	movs	r2, #0
 8004644:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004646:	4b1e      	ldr	r3, [pc, #120]	@ (80046c0 <MX_TIM3_Init+0xa4>)
 8004648:	2200      	movs	r2, #0
 800464a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 404;
 800464c:	4b1c      	ldr	r3, [pc, #112]	@ (80046c0 <MX_TIM3_Init+0xa4>)
 800464e:	f44f 72ca 	mov.w	r2, #404	@ 0x194
 8004652:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004654:	4b1a      	ldr	r3, [pc, #104]	@ (80046c0 <MX_TIM3_Init+0xa4>)
 8004656:	2200      	movs	r2, #0
 8004658:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800465a:	4b19      	ldr	r3, [pc, #100]	@ (80046c0 <MX_TIM3_Init+0xa4>)
 800465c:	2200      	movs	r2, #0
 800465e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004660:	2303      	movs	r3, #3
 8004662:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8004664:	2302      	movs	r3, #2
 8004666:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004668:	2301      	movs	r3, #1
 800466a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800466c:	2300      	movs	r3, #0
 800466e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8004670:	230f      	movs	r3, #15
 8004672:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8004674:	2302      	movs	r3, #2
 8004676:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004678:	2301      	movs	r3, #1
 800467a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800467c:	2300      	movs	r3, #0
 800467e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8004680:	230f      	movs	r3, #15
 8004682:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8004684:	f107 030c 	add.w	r3, r7, #12
 8004688:	4619      	mov	r1, r3
 800468a:	480d      	ldr	r0, [pc, #52]	@ (80046c0 <MX_TIM3_Init+0xa4>)
 800468c:	f005 fa16 	bl	8009abc <HAL_TIM_Encoder_Init>
 8004690:	4603      	mov	r3, r0
 8004692:	2b00      	cmp	r3, #0
 8004694:	d001      	beq.n	800469a <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8004696:	f7ff fd4b 	bl	8004130 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800469a:	2300      	movs	r3, #0
 800469c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800469e:	2300      	movs	r3, #0
 80046a0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80046a2:	463b      	mov	r3, r7
 80046a4:	4619      	mov	r1, r3
 80046a6:	4806      	ldr	r0, [pc, #24]	@ (80046c0 <MX_TIM3_Init+0xa4>)
 80046a8:	f006 fa0e 	bl	800aac8 <HAL_TIMEx_MasterConfigSynchronization>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d001      	beq.n	80046b6 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80046b2:	f7ff fd3d 	bl	8004130 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80046b6:	bf00      	nop
 80046b8:	3730      	adds	r7, #48	@ 0x30
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop
 80046c0:	20000ebc 	.word	0x20000ebc
 80046c4:	40000400 	.word	0x40000400

080046c8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b08e      	sub	sp, #56	@ 0x38
 80046cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80046ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80046d2:	2200      	movs	r2, #0
 80046d4:	601a      	str	r2, [r3, #0]
 80046d6:	605a      	str	r2, [r3, #4]
 80046d8:	609a      	str	r2, [r3, #8]
 80046da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80046dc:	f107 031c 	add.w	r3, r7, #28
 80046e0:	2200      	movs	r2, #0
 80046e2:	601a      	str	r2, [r3, #0]
 80046e4:	605a      	str	r2, [r3, #4]
 80046e6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80046e8:	463b      	mov	r3, r7
 80046ea:	2200      	movs	r2, #0
 80046ec:	601a      	str	r2, [r3, #0]
 80046ee:	605a      	str	r2, [r3, #4]
 80046f0:	609a      	str	r2, [r3, #8]
 80046f2:	60da      	str	r2, [r3, #12]
 80046f4:	611a      	str	r2, [r3, #16]
 80046f6:	615a      	str	r2, [r3, #20]
 80046f8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80046fa:	4b37      	ldr	r3, [pc, #220]	@ (80047d8 <MX_TIM4_Init+0x110>)
 80046fc:	4a37      	ldr	r2, [pc, #220]	@ (80047dc <MX_TIM4_Init+0x114>)
 80046fe:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 107;
 8004700:	4b35      	ldr	r3, [pc, #212]	@ (80047d8 <MX_TIM4_Init+0x110>)
 8004702:	226b      	movs	r2, #107	@ 0x6b
 8004704:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004706:	4b34      	ldr	r3, [pc, #208]	@ (80047d8 <MX_TIM4_Init+0x110>)
 8004708:	2200      	movs	r2, #0
 800470a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100;
 800470c:	4b32      	ldr	r3, [pc, #200]	@ (80047d8 <MX_TIM4_Init+0x110>)
 800470e:	2264      	movs	r2, #100	@ 0x64
 8004710:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004712:	4b31      	ldr	r3, [pc, #196]	@ (80047d8 <MX_TIM4_Init+0x110>)
 8004714:	2200      	movs	r2, #0
 8004716:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004718:	4b2f      	ldr	r3, [pc, #188]	@ (80047d8 <MX_TIM4_Init+0x110>)
 800471a:	2200      	movs	r2, #0
 800471c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800471e:	482e      	ldr	r0, [pc, #184]	@ (80047d8 <MX_TIM4_Init+0x110>)
 8004720:	f004 ff08 	bl	8009534 <HAL_TIM_Base_Init>
 8004724:	4603      	mov	r3, r0
 8004726:	2b00      	cmp	r3, #0
 8004728:	d001      	beq.n	800472e <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800472a:	f7ff fd01 	bl	8004130 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800472e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004732:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004734:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004738:	4619      	mov	r1, r3
 800473a:	4827      	ldr	r0, [pc, #156]	@ (80047d8 <MX_TIM4_Init+0x110>)
 800473c:	f005 fd0e 	bl	800a15c <HAL_TIM_ConfigClockSource>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	d001      	beq.n	800474a <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8004746:	f7ff fcf3 	bl	8004130 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800474a:	4823      	ldr	r0, [pc, #140]	@ (80047d8 <MX_TIM4_Init+0x110>)
 800474c:	f005 f85a 	bl	8009804 <HAL_TIM_PWM_Init>
 8004750:	4603      	mov	r3, r0
 8004752:	2b00      	cmp	r3, #0
 8004754:	d001      	beq.n	800475a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8004756:	f7ff fceb 	bl	8004130 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800475a:	2300      	movs	r3, #0
 800475c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800475e:	2300      	movs	r3, #0
 8004760:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004762:	f107 031c 	add.w	r3, r7, #28
 8004766:	4619      	mov	r1, r3
 8004768:	481b      	ldr	r0, [pc, #108]	@ (80047d8 <MX_TIM4_Init+0x110>)
 800476a:	f006 f9ad 	bl	800aac8 <HAL_TIMEx_MasterConfigSynchronization>
 800476e:	4603      	mov	r3, r0
 8004770:	2b00      	cmp	r3, #0
 8004772:	d001      	beq.n	8004778 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8004774:	f7ff fcdc 	bl	8004130 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004778:	2360      	movs	r3, #96	@ 0x60
 800477a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800477c:	2300      	movs	r3, #0
 800477e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004780:	2300      	movs	r3, #0
 8004782:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004784:	2300      	movs	r3, #0
 8004786:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004788:	463b      	mov	r3, r7
 800478a:	2200      	movs	r2, #0
 800478c:	4619      	mov	r1, r3
 800478e:	4812      	ldr	r0, [pc, #72]	@ (80047d8 <MX_TIM4_Init+0x110>)
 8004790:	f005 fbd0 	bl	8009f34 <HAL_TIM_PWM_ConfigChannel>
 8004794:	4603      	mov	r3, r0
 8004796:	2b00      	cmp	r3, #0
 8004798:	d001      	beq.n	800479e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800479a:	f7ff fcc9 	bl	8004130 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800479e:	463b      	mov	r3, r7
 80047a0:	2204      	movs	r2, #4
 80047a2:	4619      	mov	r1, r3
 80047a4:	480c      	ldr	r0, [pc, #48]	@ (80047d8 <MX_TIM4_Init+0x110>)
 80047a6:	f005 fbc5 	bl	8009f34 <HAL_TIM_PWM_ConfigChannel>
 80047aa:	4603      	mov	r3, r0
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d001      	beq.n	80047b4 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 80047b0:	f7ff fcbe 	bl	8004130 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80047b4:	463b      	mov	r3, r7
 80047b6:	2208      	movs	r2, #8
 80047b8:	4619      	mov	r1, r3
 80047ba:	4807      	ldr	r0, [pc, #28]	@ (80047d8 <MX_TIM4_Init+0x110>)
 80047bc:	f005 fbba 	bl	8009f34 <HAL_TIM_PWM_ConfigChannel>
 80047c0:	4603      	mov	r3, r0
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d001      	beq.n	80047ca <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 80047c6:	f7ff fcb3 	bl	8004130 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80047ca:	4803      	ldr	r0, [pc, #12]	@ (80047d8 <MX_TIM4_Init+0x110>)
 80047cc:	f000 f9b6 	bl	8004b3c <HAL_TIM_MspPostInit>

}
 80047d0:	bf00      	nop
 80047d2:	3738      	adds	r7, #56	@ 0x38
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}
 80047d8:	20000f08 	.word	0x20000f08
 80047dc:	40000800 	.word	0x40000800

080047e0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80047e6:	1d3b      	adds	r3, r7, #4
 80047e8:	2200      	movs	r2, #0
 80047ea:	601a      	str	r2, [r3, #0]
 80047ec:	605a      	str	r2, [r3, #4]
 80047ee:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80047f0:	4b14      	ldr	r3, [pc, #80]	@ (8004844 <MX_TIM6_Init+0x64>)
 80047f2:	4a15      	ldr	r2, [pc, #84]	@ (8004848 <MX_TIM6_Init+0x68>)
 80047f4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 107;
 80047f6:	4b13      	ldr	r3, [pc, #76]	@ (8004844 <MX_TIM6_Init+0x64>)
 80047f8:	226b      	movs	r2, #107	@ 0x6b
 80047fa:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80047fc:	4b11      	ldr	r3, [pc, #68]	@ (8004844 <MX_TIM6_Init+0x64>)
 80047fe:	2200      	movs	r2, #0
 8004800:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4999;
 8004802:	4b10      	ldr	r3, [pc, #64]	@ (8004844 <MX_TIM6_Init+0x64>)
 8004804:	f241 3287 	movw	r2, #4999	@ 0x1387
 8004808:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800480a:	4b0e      	ldr	r3, [pc, #56]	@ (8004844 <MX_TIM6_Init+0x64>)
 800480c:	2200      	movs	r2, #0
 800480e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004810:	480c      	ldr	r0, [pc, #48]	@ (8004844 <MX_TIM6_Init+0x64>)
 8004812:	f004 fe8f 	bl	8009534 <HAL_TIM_Base_Init>
 8004816:	4603      	mov	r3, r0
 8004818:	2b00      	cmp	r3, #0
 800481a:	d001      	beq.n	8004820 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800481c:	f7ff fc88 	bl	8004130 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004820:	2300      	movs	r3, #0
 8004822:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004824:	2300      	movs	r3, #0
 8004826:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004828:	1d3b      	adds	r3, r7, #4
 800482a:	4619      	mov	r1, r3
 800482c:	4805      	ldr	r0, [pc, #20]	@ (8004844 <MX_TIM6_Init+0x64>)
 800482e:	f006 f94b 	bl	800aac8 <HAL_TIMEx_MasterConfigSynchronization>
 8004832:	4603      	mov	r3, r0
 8004834:	2b00      	cmp	r3, #0
 8004836:	d001      	beq.n	800483c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8004838:	f7ff fc7a 	bl	8004130 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800483c:	bf00      	nop
 800483e:	3710      	adds	r7, #16
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}
 8004844:	20000f54 	.word	0x20000f54
 8004848:	40001000 	.word	0x40001000

0800484c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b084      	sub	sp, #16
 8004850:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004852:	1d3b      	adds	r3, r7, #4
 8004854:	2200      	movs	r2, #0
 8004856:	601a      	str	r2, [r3, #0]
 8004858:	605a      	str	r2, [r3, #4]
 800485a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800485c:	4b14      	ldr	r3, [pc, #80]	@ (80048b0 <MX_TIM7_Init+0x64>)
 800485e:	4a15      	ldr	r2, [pc, #84]	@ (80048b4 <MX_TIM7_Init+0x68>)
 8004860:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 107;
 8004862:	4b13      	ldr	r3, [pc, #76]	@ (80048b0 <MX_TIM7_Init+0x64>)
 8004864:	226b      	movs	r2, #107	@ 0x6b
 8004866:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004868:	4b11      	ldr	r3, [pc, #68]	@ (80048b0 <MX_TIM7_Init+0x64>)
 800486a:	2200      	movs	r2, #0
 800486c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 800486e:	4b10      	ldr	r3, [pc, #64]	@ (80048b0 <MX_TIM7_Init+0x64>)
 8004870:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004874:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004876:	4b0e      	ldr	r3, [pc, #56]	@ (80048b0 <MX_TIM7_Init+0x64>)
 8004878:	2200      	movs	r2, #0
 800487a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800487c:	480c      	ldr	r0, [pc, #48]	@ (80048b0 <MX_TIM7_Init+0x64>)
 800487e:	f004 fe59 	bl	8009534 <HAL_TIM_Base_Init>
 8004882:	4603      	mov	r3, r0
 8004884:	2b00      	cmp	r3, #0
 8004886:	d001      	beq.n	800488c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8004888:	f7ff fc52 	bl	8004130 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800488c:	2300      	movs	r3, #0
 800488e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004890:	2300      	movs	r3, #0
 8004892:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004894:	1d3b      	adds	r3, r7, #4
 8004896:	4619      	mov	r1, r3
 8004898:	4805      	ldr	r0, [pc, #20]	@ (80048b0 <MX_TIM7_Init+0x64>)
 800489a:	f006 f915 	bl	800aac8 <HAL_TIMEx_MasterConfigSynchronization>
 800489e:	4603      	mov	r3, r0
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d001      	beq.n	80048a8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80048a4:	f7ff fc44 	bl	8004130 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80048a8:	bf00      	nop
 80048aa:	3710      	adds	r7, #16
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}
 80048b0:	20000fa0 	.word	0x20000fa0
 80048b4:	40001400 	.word	0x40001400

080048b8 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80048bc:	4b0e      	ldr	r3, [pc, #56]	@ (80048f8 <MX_TIM10_Init+0x40>)
 80048be:	4a0f      	ldr	r2, [pc, #60]	@ (80048fc <MX_TIM10_Init+0x44>)
 80048c0:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 107;
 80048c2:	4b0d      	ldr	r3, [pc, #52]	@ (80048f8 <MX_TIM10_Init+0x40>)
 80048c4:	226b      	movs	r2, #107	@ 0x6b
 80048c6:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80048c8:	4b0b      	ldr	r3, [pc, #44]	@ (80048f8 <MX_TIM10_Init+0x40>)
 80048ca:	2200      	movs	r2, #0
 80048cc:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 49999;
 80048ce:	4b0a      	ldr	r3, [pc, #40]	@ (80048f8 <MX_TIM10_Init+0x40>)
 80048d0:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80048d4:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80048d6:	4b08      	ldr	r3, [pc, #32]	@ (80048f8 <MX_TIM10_Init+0x40>)
 80048d8:	2200      	movs	r2, #0
 80048da:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80048dc:	4b06      	ldr	r3, [pc, #24]	@ (80048f8 <MX_TIM10_Init+0x40>)
 80048de:	2200      	movs	r2, #0
 80048e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80048e2:	4805      	ldr	r0, [pc, #20]	@ (80048f8 <MX_TIM10_Init+0x40>)
 80048e4:	f004 fe26 	bl	8009534 <HAL_TIM_Base_Init>
 80048e8:	4603      	mov	r3, r0
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d001      	beq.n	80048f2 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 80048ee:	f7ff fc1f 	bl	8004130 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80048f2:	bf00      	nop
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	bf00      	nop
 80048f8:	20000fec 	.word	0x20000fec
 80048fc:	40014400 	.word	0x40014400

08004900 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8004904:	4b0e      	ldr	r3, [pc, #56]	@ (8004940 <MX_TIM11_Init+0x40>)
 8004906:	4a0f      	ldr	r2, [pc, #60]	@ (8004944 <MX_TIM11_Init+0x44>)
 8004908:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 107;
 800490a:	4b0d      	ldr	r3, [pc, #52]	@ (8004940 <MX_TIM11_Init+0x40>)
 800490c:	226b      	movs	r2, #107	@ 0x6b
 800490e:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004910:	4b0b      	ldr	r3, [pc, #44]	@ (8004940 <MX_TIM11_Init+0x40>)
 8004912:	2200      	movs	r2, #0
 8004914:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 49999;
 8004916:	4b0a      	ldr	r3, [pc, #40]	@ (8004940 <MX_TIM11_Init+0x40>)
 8004918:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 800491c:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800491e:	4b08      	ldr	r3, [pc, #32]	@ (8004940 <MX_TIM11_Init+0x40>)
 8004920:	2200      	movs	r2, #0
 8004922:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004924:	4b06      	ldr	r3, [pc, #24]	@ (8004940 <MX_TIM11_Init+0x40>)
 8004926:	2200      	movs	r2, #0
 8004928:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800492a:	4805      	ldr	r0, [pc, #20]	@ (8004940 <MX_TIM11_Init+0x40>)
 800492c:	f004 fe02 	bl	8009534 <HAL_TIM_Base_Init>
 8004930:	4603      	mov	r3, r0
 8004932:	2b00      	cmp	r3, #0
 8004934:	d001      	beq.n	800493a <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8004936:	f7ff fbfb 	bl	8004130 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800493a:	bf00      	nop
 800493c:	bd80      	pop	{r7, pc}
 800493e:	bf00      	nop
 8004940:	20001038 	.word	0x20001038
 8004944:	40014800 	.word	0x40014800

08004948 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b088      	sub	sp, #32
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004958:	d10c      	bne.n	8004974 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800495a:	4b41      	ldr	r3, [pc, #260]	@ (8004a60 <HAL_TIM_Base_MspInit+0x118>)
 800495c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800495e:	4a40      	ldr	r2, [pc, #256]	@ (8004a60 <HAL_TIM_Base_MspInit+0x118>)
 8004960:	f043 0301 	orr.w	r3, r3, #1
 8004964:	6413      	str	r3, [r2, #64]	@ 0x40
 8004966:	4b3e      	ldr	r3, [pc, #248]	@ (8004a60 <HAL_TIM_Base_MspInit+0x118>)
 8004968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800496a:	f003 0301 	and.w	r3, r3, #1
 800496e:	61fb      	str	r3, [r7, #28]
 8004970:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8004972:	e070      	b.n	8004a56 <HAL_TIM_Base_MspInit+0x10e>
  else if(tim_baseHandle->Instance==TIM4)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a3a      	ldr	r2, [pc, #232]	@ (8004a64 <HAL_TIM_Base_MspInit+0x11c>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d10c      	bne.n	8004998 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800497e:	4b38      	ldr	r3, [pc, #224]	@ (8004a60 <HAL_TIM_Base_MspInit+0x118>)
 8004980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004982:	4a37      	ldr	r2, [pc, #220]	@ (8004a60 <HAL_TIM_Base_MspInit+0x118>)
 8004984:	f043 0304 	orr.w	r3, r3, #4
 8004988:	6413      	str	r3, [r2, #64]	@ 0x40
 800498a:	4b35      	ldr	r3, [pc, #212]	@ (8004a60 <HAL_TIM_Base_MspInit+0x118>)
 800498c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800498e:	f003 0304 	and.w	r3, r3, #4
 8004992:	61bb      	str	r3, [r7, #24]
 8004994:	69bb      	ldr	r3, [r7, #24]
}
 8004996:	e05e      	b.n	8004a56 <HAL_TIM_Base_MspInit+0x10e>
  else if(tim_baseHandle->Instance==TIM6)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a32      	ldr	r2, [pc, #200]	@ (8004a68 <HAL_TIM_Base_MspInit+0x120>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d114      	bne.n	80049cc <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80049a2:	4b2f      	ldr	r3, [pc, #188]	@ (8004a60 <HAL_TIM_Base_MspInit+0x118>)
 80049a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049a6:	4a2e      	ldr	r2, [pc, #184]	@ (8004a60 <HAL_TIM_Base_MspInit+0x118>)
 80049a8:	f043 0310 	orr.w	r3, r3, #16
 80049ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80049ae:	4b2c      	ldr	r3, [pc, #176]	@ (8004a60 <HAL_TIM_Base_MspInit+0x118>)
 80049b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049b2:	f003 0310 	and.w	r3, r3, #16
 80049b6:	617b      	str	r3, [r7, #20]
 80049b8:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80049ba:	2200      	movs	r2, #0
 80049bc:	2100      	movs	r1, #0
 80049be:	2036      	movs	r0, #54	@ 0x36
 80049c0:	f000 ff9d 	bl	80058fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80049c4:	2036      	movs	r0, #54	@ 0x36
 80049c6:	f000 ffb6 	bl	8005936 <HAL_NVIC_EnableIRQ>
}
 80049ca:	e044      	b.n	8004a56 <HAL_TIM_Base_MspInit+0x10e>
  else if(tim_baseHandle->Instance==TIM7)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a26      	ldr	r2, [pc, #152]	@ (8004a6c <HAL_TIM_Base_MspInit+0x124>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d10c      	bne.n	80049f0 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80049d6:	4b22      	ldr	r3, [pc, #136]	@ (8004a60 <HAL_TIM_Base_MspInit+0x118>)
 80049d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049da:	4a21      	ldr	r2, [pc, #132]	@ (8004a60 <HAL_TIM_Base_MspInit+0x118>)
 80049dc:	f043 0320 	orr.w	r3, r3, #32
 80049e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80049e2:	4b1f      	ldr	r3, [pc, #124]	@ (8004a60 <HAL_TIM_Base_MspInit+0x118>)
 80049e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049e6:	f003 0320 	and.w	r3, r3, #32
 80049ea:	613b      	str	r3, [r7, #16]
 80049ec:	693b      	ldr	r3, [r7, #16]
}
 80049ee:	e032      	b.n	8004a56 <HAL_TIM_Base_MspInit+0x10e>
  else if(tim_baseHandle->Instance==TIM10)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a1e      	ldr	r2, [pc, #120]	@ (8004a70 <HAL_TIM_Base_MspInit+0x128>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d114      	bne.n	8004a24 <HAL_TIM_Base_MspInit+0xdc>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80049fa:	4b19      	ldr	r3, [pc, #100]	@ (8004a60 <HAL_TIM_Base_MspInit+0x118>)
 80049fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049fe:	4a18      	ldr	r2, [pc, #96]	@ (8004a60 <HAL_TIM_Base_MspInit+0x118>)
 8004a00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a04:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a06:	4b16      	ldr	r3, [pc, #88]	@ (8004a60 <HAL_TIM_Base_MspInit+0x118>)
 8004a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a0e:	60fb      	str	r3, [r7, #12]
 8004a10:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 8004a12:	2200      	movs	r2, #0
 8004a14:	2101      	movs	r1, #1
 8004a16:	2019      	movs	r0, #25
 8004a18:	f000 ff71 	bl	80058fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004a1c:	2019      	movs	r0, #25
 8004a1e:	f000 ff8a 	bl	8005936 <HAL_NVIC_EnableIRQ>
}
 8004a22:	e018      	b.n	8004a56 <HAL_TIM_Base_MspInit+0x10e>
  else if(tim_baseHandle->Instance==TIM11)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a12      	ldr	r2, [pc, #72]	@ (8004a74 <HAL_TIM_Base_MspInit+0x12c>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d113      	bne.n	8004a56 <HAL_TIM_Base_MspInit+0x10e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8004a2e:	4b0c      	ldr	r3, [pc, #48]	@ (8004a60 <HAL_TIM_Base_MspInit+0x118>)
 8004a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a32:	4a0b      	ldr	r2, [pc, #44]	@ (8004a60 <HAL_TIM_Base_MspInit+0x118>)
 8004a34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a38:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a3a:	4b09      	ldr	r3, [pc, #36]	@ (8004a60 <HAL_TIM_Base_MspInit+0x118>)
 8004a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a42:	60bb      	str	r3, [r7, #8]
 8004a44:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 8004a46:	2200      	movs	r2, #0
 8004a48:	2101      	movs	r1, #1
 8004a4a:	201a      	movs	r0, #26
 8004a4c:	f000 ff57 	bl	80058fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004a50:	201a      	movs	r0, #26
 8004a52:	f000 ff70 	bl	8005936 <HAL_NVIC_EnableIRQ>
}
 8004a56:	bf00      	nop
 8004a58:	3720      	adds	r7, #32
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}
 8004a5e:	bf00      	nop
 8004a60:	40023800 	.word	0x40023800
 8004a64:	40000800 	.word	0x40000800
 8004a68:	40001000 	.word	0x40001000
 8004a6c:	40001400 	.word	0x40001400
 8004a70:	40014400 	.word	0x40014400
 8004a74:	40014800 	.word	0x40014800

08004a78 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b08a      	sub	sp, #40	@ 0x28
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a80:	f107 0314 	add.w	r3, r7, #20
 8004a84:	2200      	movs	r2, #0
 8004a86:	601a      	str	r2, [r3, #0]
 8004a88:	605a      	str	r2, [r3, #4]
 8004a8a:	609a      	str	r2, [r3, #8]
 8004a8c:	60da      	str	r2, [r3, #12]
 8004a8e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a25      	ldr	r2, [pc, #148]	@ (8004b2c <HAL_TIM_Encoder_MspInit+0xb4>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d143      	bne.n	8004b22 <HAL_TIM_Encoder_MspInit+0xaa>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004a9a:	4b25      	ldr	r3, [pc, #148]	@ (8004b30 <HAL_TIM_Encoder_MspInit+0xb8>)
 8004a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a9e:	4a24      	ldr	r2, [pc, #144]	@ (8004b30 <HAL_TIM_Encoder_MspInit+0xb8>)
 8004aa0:	f043 0302 	orr.w	r3, r3, #2
 8004aa4:	6413      	str	r3, [r2, #64]	@ 0x40
 8004aa6:	4b22      	ldr	r3, [pc, #136]	@ (8004b30 <HAL_TIM_Encoder_MspInit+0xb8>)
 8004aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aaa:	f003 0302 	and.w	r3, r3, #2
 8004aae:	613b      	str	r3, [r7, #16]
 8004ab0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ab2:	4b1f      	ldr	r3, [pc, #124]	@ (8004b30 <HAL_TIM_Encoder_MspInit+0xb8>)
 8004ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ab6:	4a1e      	ldr	r2, [pc, #120]	@ (8004b30 <HAL_TIM_Encoder_MspInit+0xb8>)
 8004ab8:	f043 0301 	orr.w	r3, r3, #1
 8004abc:	6313      	str	r3, [r2, #48]	@ 0x30
 8004abe:	4b1c      	ldr	r3, [pc, #112]	@ (8004b30 <HAL_TIM_Encoder_MspInit+0xb8>)
 8004ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ac2:	f003 0301 	and.w	r3, r3, #1
 8004ac6:	60fb      	str	r3, [r7, #12]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004aca:	4b19      	ldr	r3, [pc, #100]	@ (8004b30 <HAL_TIM_Encoder_MspInit+0xb8>)
 8004acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ace:	4a18      	ldr	r2, [pc, #96]	@ (8004b30 <HAL_TIM_Encoder_MspInit+0xb8>)
 8004ad0:	f043 0304 	orr.w	r3, r3, #4
 8004ad4:	6313      	str	r3, [r2, #48]	@ 0x30
 8004ad6:	4b16      	ldr	r3, [pc, #88]	@ (8004b30 <HAL_TIM_Encoder_MspInit+0xb8>)
 8004ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ada:	f003 0304 	and.w	r3, r3, #4
 8004ade:	60bb      	str	r3, [r7, #8]
 8004ae0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC_CLK_Pin;
 8004ae2:	2340      	movs	r3, #64	@ 0x40
 8004ae4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ae6:	2302      	movs	r3, #2
 8004ae8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aea:	2300      	movs	r3, #0
 8004aec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004aee:	2300      	movs	r3, #0
 8004af0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004af2:	2302      	movs	r3, #2
 8004af4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ENC_CLK_GPIO_Port, &GPIO_InitStruct);
 8004af6:	f107 0314 	add.w	r3, r7, #20
 8004afa:	4619      	mov	r1, r3
 8004afc:	480d      	ldr	r0, [pc, #52]	@ (8004b34 <HAL_TIM_Encoder_MspInit+0xbc>)
 8004afe:	f001 fcbd 	bl	800647c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENC_DT_Pin;
 8004b02:	2380      	movs	r3, #128	@ 0x80
 8004b04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b06:	2302      	movs	r3, #2
 8004b08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004b12:	2302      	movs	r3, #2
 8004b14:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ENC_DT_GPIO_Port, &GPIO_InitStruct);
 8004b16:	f107 0314 	add.w	r3, r7, #20
 8004b1a:	4619      	mov	r1, r3
 8004b1c:	4806      	ldr	r0, [pc, #24]	@ (8004b38 <HAL_TIM_Encoder_MspInit+0xc0>)
 8004b1e:	f001 fcad 	bl	800647c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8004b22:	bf00      	nop
 8004b24:	3728      	adds	r7, #40	@ 0x28
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}
 8004b2a:	bf00      	nop
 8004b2c:	40000400 	.word	0x40000400
 8004b30:	40023800 	.word	0x40023800
 8004b34:	40020000 	.word	0x40020000
 8004b38:	40020800 	.word	0x40020800

08004b3c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b08c      	sub	sp, #48	@ 0x30
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b44:	f107 031c 	add.w	r3, r7, #28
 8004b48:	2200      	movs	r2, #0
 8004b4a:	601a      	str	r2, [r3, #0]
 8004b4c:	605a      	str	r2, [r3, #4]
 8004b4e:	609a      	str	r2, [r3, #8]
 8004b50:	60da      	str	r2, [r3, #12]
 8004b52:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b5c:	d139      	bne.n	8004bd2 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b5e:	4b3e      	ldr	r3, [pc, #248]	@ (8004c58 <HAL_TIM_MspPostInit+0x11c>)
 8004b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b62:	4a3d      	ldr	r2, [pc, #244]	@ (8004c58 <HAL_TIM_MspPostInit+0x11c>)
 8004b64:	f043 0301 	orr.w	r3, r3, #1
 8004b68:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b6a:	4b3b      	ldr	r3, [pc, #236]	@ (8004c58 <HAL_TIM_MspPostInit+0x11c>)
 8004b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b6e:	f003 0301 	and.w	r3, r3, #1
 8004b72:	61bb      	str	r3, [r7, #24]
 8004b74:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b76:	4b38      	ldr	r3, [pc, #224]	@ (8004c58 <HAL_TIM_MspPostInit+0x11c>)
 8004b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b7a:	4a37      	ldr	r2, [pc, #220]	@ (8004c58 <HAL_TIM_MspPostInit+0x11c>)
 8004b7c:	f043 0302 	orr.w	r3, r3, #2
 8004b80:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b82:	4b35      	ldr	r3, [pc, #212]	@ (8004c58 <HAL_TIM_MspPostInit+0x11c>)
 8004b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b86:	f003 0302 	and.w	r3, r3, #2
 8004b8a:	617b      	str	r3, [r7, #20]
 8004b8c:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = LED_RGB_R_Pin;
 8004b8e:	2320      	movs	r3, #32
 8004b90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b92:	2302      	movs	r3, #2
 8004b94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b96:	2300      	movs	r3, #0
 8004b98:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(LED_RGB_R_GPIO_Port, &GPIO_InitStruct);
 8004ba2:	f107 031c 	add.w	r3, r7, #28
 8004ba6:	4619      	mov	r1, r3
 8004ba8:	482c      	ldr	r0, [pc, #176]	@ (8004c5c <HAL_TIM_MspPostInit+0x120>)
 8004baa:	f001 fc67 	bl	800647c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LED_RGB_G_Pin|LED_RGB_B_Pin;
 8004bae:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004bb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bb4:	2302      	movs	r3, #2
 8004bb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004bc4:	f107 031c 	add.w	r3, r7, #28
 8004bc8:	4619      	mov	r1, r3
 8004bca:	4825      	ldr	r0, [pc, #148]	@ (8004c60 <HAL_TIM_MspPostInit+0x124>)
 8004bcc:	f001 fc56 	bl	800647c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8004bd0:	e03d      	b.n	8004c4e <HAL_TIM_MspPostInit+0x112>
  else if(timHandle->Instance==TIM4)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a23      	ldr	r2, [pc, #140]	@ (8004c64 <HAL_TIM_MspPostInit+0x128>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d138      	bne.n	8004c4e <HAL_TIM_MspPostInit+0x112>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004bdc:	4b1e      	ldr	r3, [pc, #120]	@ (8004c58 <HAL_TIM_MspPostInit+0x11c>)
 8004bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004be0:	4a1d      	ldr	r2, [pc, #116]	@ (8004c58 <HAL_TIM_MspPostInit+0x11c>)
 8004be2:	f043 0308 	orr.w	r3, r3, #8
 8004be6:	6313      	str	r3, [r2, #48]	@ 0x30
 8004be8:	4b1b      	ldr	r3, [pc, #108]	@ (8004c58 <HAL_TIM_MspPostInit+0x11c>)
 8004bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bec:	f003 0308 	and.w	r3, r3, #8
 8004bf0:	613b      	str	r3, [r7, #16]
 8004bf2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bf4:	4b18      	ldr	r3, [pc, #96]	@ (8004c58 <HAL_TIM_MspPostInit+0x11c>)
 8004bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bf8:	4a17      	ldr	r2, [pc, #92]	@ (8004c58 <HAL_TIM_MspPostInit+0x11c>)
 8004bfa:	f043 0302 	orr.w	r3, r3, #2
 8004bfe:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c00:	4b15      	ldr	r3, [pc, #84]	@ (8004c58 <HAL_TIM_MspPostInit+0x11c>)
 8004c02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c04:	f003 0302 	and.w	r3, r3, #2
 8004c08:	60fb      	str	r3, [r7, #12]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LD4_Pin|LD6_Pin;
 8004c0c:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8004c10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c12:	2302      	movs	r3, #2
 8004c14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c16:	2300      	movs	r3, #0
 8004c18:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004c1e:	2302      	movs	r3, #2
 8004c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004c22:	f107 031c 	add.w	r3, r7, #28
 8004c26:	4619      	mov	r1, r3
 8004c28:	480f      	ldr	r0, [pc, #60]	@ (8004c68 <HAL_TIM_MspPostInit+0x12c>)
 8004c2a:	f001 fc27 	bl	800647c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LD5_Pin;
 8004c2e:	2340      	movs	r3, #64	@ 0x40
 8004c30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c32:	2302      	movs	r3, #2
 8004c34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c36:	2300      	movs	r3, #0
 8004c38:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004c3e:	2302      	movs	r3, #2
 8004c40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(LD5_GPIO_Port, &GPIO_InitStruct);
 8004c42:	f107 031c 	add.w	r3, r7, #28
 8004c46:	4619      	mov	r1, r3
 8004c48:	4805      	ldr	r0, [pc, #20]	@ (8004c60 <HAL_TIM_MspPostInit+0x124>)
 8004c4a:	f001 fc17 	bl	800647c <HAL_GPIO_Init>
}
 8004c4e:	bf00      	nop
 8004c50:	3730      	adds	r7, #48	@ 0x30
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	bf00      	nop
 8004c58:	40023800 	.word	0x40023800
 8004c5c:	40020000 	.word	0x40020000
 8004c60:	40020400 	.word	0x40020400
 8004c64:	40000800 	.word	0x40000800
 8004c68:	40020c00 	.word	0x40020c00

08004c6c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004c70:	4b14      	ldr	r3, [pc, #80]	@ (8004cc4 <MX_USART3_UART_Init+0x58>)
 8004c72:	4a15      	ldr	r2, [pc, #84]	@ (8004cc8 <MX_USART3_UART_Init+0x5c>)
 8004c74:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8004c76:	4b13      	ldr	r3, [pc, #76]	@ (8004cc4 <MX_USART3_UART_Init+0x58>)
 8004c78:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004c7c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004c7e:	4b11      	ldr	r3, [pc, #68]	@ (8004cc4 <MX_USART3_UART_Init+0x58>)
 8004c80:	2200      	movs	r2, #0
 8004c82:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004c84:	4b0f      	ldr	r3, [pc, #60]	@ (8004cc4 <MX_USART3_UART_Init+0x58>)
 8004c86:	2200      	movs	r2, #0
 8004c88:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8004cc4 <MX_USART3_UART_Init+0x58>)
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004c90:	4b0c      	ldr	r3, [pc, #48]	@ (8004cc4 <MX_USART3_UART_Init+0x58>)
 8004c92:	220c      	movs	r2, #12
 8004c94:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004c96:	4b0b      	ldr	r3, [pc, #44]	@ (8004cc4 <MX_USART3_UART_Init+0x58>)
 8004c98:	2200      	movs	r2, #0
 8004c9a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004c9c:	4b09      	ldr	r3, [pc, #36]	@ (8004cc4 <MX_USART3_UART_Init+0x58>)
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004ca2:	4b08      	ldr	r3, [pc, #32]	@ (8004cc4 <MX_USART3_UART_Init+0x58>)
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004ca8:	4b06      	ldr	r3, [pc, #24]	@ (8004cc4 <MX_USART3_UART_Init+0x58>)
 8004caa:	2200      	movs	r2, #0
 8004cac:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004cae:	4805      	ldr	r0, [pc, #20]	@ (8004cc4 <MX_USART3_UART_Init+0x58>)
 8004cb0:	f005 ffb6 	bl	800ac20 <HAL_UART_Init>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d001      	beq.n	8004cbe <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8004cba:	f7ff fa39 	bl	8004130 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004cbe:	bf00      	nop
 8004cc0:	bd80      	pop	{r7, pc}
 8004cc2:	bf00      	nop
 8004cc4:	20001084 	.word	0x20001084
 8004cc8:	40004800 	.word	0x40004800

08004ccc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b0aa      	sub	sp, #168	@ 0xa8
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cd4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8004cd8:	2200      	movs	r2, #0
 8004cda:	601a      	str	r2, [r3, #0]
 8004cdc:	605a      	str	r2, [r3, #4]
 8004cde:	609a      	str	r2, [r3, #8]
 8004ce0:	60da      	str	r2, [r3, #12]
 8004ce2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004ce4:	f107 0310 	add.w	r3, r7, #16
 8004ce8:	2284      	movs	r2, #132	@ 0x84
 8004cea:	2100      	movs	r1, #0
 8004cec:	4618      	mov	r0, r3
 8004cee:	f008 fb3b 	bl	800d368 <memset>
  if(uartHandle->Instance==USART3)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a26      	ldr	r2, [pc, #152]	@ (8004d90 <HAL_UART_MspInit+0xc4>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d144      	bne.n	8004d86 <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004cfc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004d00:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_SYSCLK;
 8004d02:	2310      	movs	r3, #16
 8004d04:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004d06:	f107 0310 	add.w	r3, r7, #16
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	f003 f8a6 	bl	8007e5c <HAL_RCCEx_PeriphCLKConfig>
 8004d10:	4603      	mov	r3, r0
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d001      	beq.n	8004d1a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004d16:	f7ff fa0b 	bl	8004130 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8004d1a:	4b1e      	ldr	r3, [pc, #120]	@ (8004d94 <HAL_UART_MspInit+0xc8>)
 8004d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d1e:	4a1d      	ldr	r2, [pc, #116]	@ (8004d94 <HAL_UART_MspInit+0xc8>)
 8004d20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d24:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d26:	4b1b      	ldr	r3, [pc, #108]	@ (8004d94 <HAL_UART_MspInit+0xc8>)
 8004d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d2e:	60fb      	str	r3, [r7, #12]
 8004d30:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004d32:	4b18      	ldr	r3, [pc, #96]	@ (8004d94 <HAL_UART_MspInit+0xc8>)
 8004d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d36:	4a17      	ldr	r2, [pc, #92]	@ (8004d94 <HAL_UART_MspInit+0xc8>)
 8004d38:	f043 0308 	orr.w	r3, r3, #8
 8004d3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d3e:	4b15      	ldr	r3, [pc, #84]	@ (8004d94 <HAL_UART_MspInit+0xc8>)
 8004d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d42:	f003 0308 	and.w	r3, r3, #8
 8004d46:	60bb      	str	r3, [r7, #8]
 8004d48:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8004d4a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004d4e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d52:	2302      	movs	r3, #2
 8004d54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d58:	2300      	movs	r3, #0
 8004d5a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d5e:	2303      	movs	r3, #3
 8004d60:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004d64:	2307      	movs	r3, #7
 8004d66:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004d6a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8004d6e:	4619      	mov	r1, r3
 8004d70:	4809      	ldr	r0, [pc, #36]	@ (8004d98 <HAL_UART_MspInit+0xcc>)
 8004d72:	f001 fb83 	bl	800647c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8004d76:	2200      	movs	r2, #0
 8004d78:	2100      	movs	r1, #0
 8004d7a:	2027      	movs	r0, #39	@ 0x27
 8004d7c:	f000 fdbf 	bl	80058fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004d80:	2027      	movs	r0, #39	@ 0x27
 8004d82:	f000 fdd8 	bl	8005936 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004d86:	bf00      	nop
 8004d88:	37a8      	adds	r7, #168	@ 0xa8
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bd80      	pop	{r7, pc}
 8004d8e:	bf00      	nop
 8004d90:	40004800 	.word	0x40004800
 8004d94:	40023800 	.word	0x40023800
 8004d98:	40020c00 	.word	0x40020c00

08004d9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004d9c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004dd4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004da0:	480d      	ldr	r0, [pc, #52]	@ (8004dd8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004da2:	490e      	ldr	r1, [pc, #56]	@ (8004ddc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004da4:	4a0e      	ldr	r2, [pc, #56]	@ (8004de0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004da6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004da8:	e002      	b.n	8004db0 <LoopCopyDataInit>

08004daa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004daa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004dac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004dae:	3304      	adds	r3, #4

08004db0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004db0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004db2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004db4:	d3f9      	bcc.n	8004daa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004db6:	4a0b      	ldr	r2, [pc, #44]	@ (8004de4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004db8:	4c0b      	ldr	r4, [pc, #44]	@ (8004de8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004dba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004dbc:	e001      	b.n	8004dc2 <LoopFillZerobss>

08004dbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004dbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004dc0:	3204      	adds	r2, #4

08004dc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004dc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004dc4:	d3fb      	bcc.n	8004dbe <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004dc6:	f7ff fb8b 	bl	80044e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004dca:	f008 fb25 	bl	800d418 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004dce:	f7ff f8a3 	bl	8003f18 <main>
  bx  lr    
 8004dd2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004dd4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8004dd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004ddc:	20000a54 	.word	0x20000a54
  ldr r2, =_sidata
 8004de0:	080103d4 	.word	0x080103d4
  ldr r2, =_sbss
 8004de4:	20000a54 	.word	0x20000a54
  ldr r4, =_ebss
 8004de8:	2000125c 	.word	0x2000125c

08004dec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004dec:	e7fe      	b.n	8004dec <ADC_IRQHandler>

08004dee <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004dee:	b580      	push	{r7, lr}
 8004df0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004df2:	2003      	movs	r0, #3
 8004df4:	f000 fd78 	bl	80058e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004df8:	2000      	movs	r0, #0
 8004dfa:	f000 f805 	bl	8004e08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004dfe:	f7ff fa1f 	bl	8004240 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004e02:	2300      	movs	r3, #0
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	bd80      	pop	{r7, pc}

08004e08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b082      	sub	sp, #8
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004e10:	4b12      	ldr	r3, [pc, #72]	@ (8004e5c <HAL_InitTick+0x54>)
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	4b12      	ldr	r3, [pc, #72]	@ (8004e60 <HAL_InitTick+0x58>)
 8004e16:	781b      	ldrb	r3, [r3, #0]
 8004e18:	4619      	mov	r1, r3
 8004e1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004e1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e26:	4618      	mov	r0, r3
 8004e28:	f000 fd93 	bl	8005952 <HAL_SYSTICK_Config>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d001      	beq.n	8004e36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e00e      	b.n	8004e54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2b0f      	cmp	r3, #15
 8004e3a:	d80a      	bhi.n	8004e52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	6879      	ldr	r1, [r7, #4]
 8004e40:	f04f 30ff 	mov.w	r0, #4294967295
 8004e44:	f000 fd5b 	bl	80058fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004e48:	4a06      	ldr	r2, [pc, #24]	@ (8004e64 <HAL_InitTick+0x5c>)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	e000      	b.n	8004e54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3708      	adds	r7, #8
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}
 8004e5c:	20000878 	.word	0x20000878
 8004e60:	20000888 	.word	0x20000888
 8004e64:	20000884 	.word	0x20000884

08004e68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004e6c:	4b06      	ldr	r3, [pc, #24]	@ (8004e88 <HAL_IncTick+0x20>)
 8004e6e:	781b      	ldrb	r3, [r3, #0]
 8004e70:	461a      	mov	r2, r3
 8004e72:	4b06      	ldr	r3, [pc, #24]	@ (8004e8c <HAL_IncTick+0x24>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4413      	add	r3, r2
 8004e78:	4a04      	ldr	r2, [pc, #16]	@ (8004e8c <HAL_IncTick+0x24>)
 8004e7a:	6013      	str	r3, [r2, #0]
}
 8004e7c:	bf00      	nop
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr
 8004e86:	bf00      	nop
 8004e88:	20000888 	.word	0x20000888
 8004e8c:	2000110c 	.word	0x2000110c

08004e90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004e90:	b480      	push	{r7}
 8004e92:	af00      	add	r7, sp, #0
  return uwTick;
 8004e94:	4b03      	ldr	r3, [pc, #12]	@ (8004ea4 <HAL_GetTick+0x14>)
 8004e96:	681b      	ldr	r3, [r3, #0]
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea0:	4770      	bx	lr
 8004ea2:	bf00      	nop
 8004ea4:	2000110c 	.word	0x2000110c

08004ea8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b084      	sub	sp, #16
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004eb0:	f7ff ffee 	bl	8004e90 <HAL_GetTick>
 8004eb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ec0:	d005      	beq.n	8004ece <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8004eec <HAL_Delay+0x44>)
 8004ec4:	781b      	ldrb	r3, [r3, #0]
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	4413      	add	r3, r2
 8004ecc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004ece:	bf00      	nop
 8004ed0:	f7ff ffde 	bl	8004e90 <HAL_GetTick>
 8004ed4:	4602      	mov	r2, r0
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	1ad3      	subs	r3, r2, r3
 8004eda:	68fa      	ldr	r2, [r7, #12]
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d8f7      	bhi.n	8004ed0 <HAL_Delay+0x28>
  {
  }
}
 8004ee0:	bf00      	nop
 8004ee2:	bf00      	nop
 8004ee4:	3710      	adds	r7, #16
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}
 8004eea:	bf00      	nop
 8004eec:	20000888 	.word	0x20000888

08004ef0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b084      	sub	sp, #16
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ef8:	2300      	movs	r3, #0
 8004efa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d101      	bne.n	8004f06 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e031      	b.n	8004f6a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d109      	bne.n	8004f22 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004f0e:	6878      	ldr	r0, [r7, #4]
 8004f10:	f7fe faf2 	bl	80034f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2200      	movs	r2, #0
 8004f18:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f26:	f003 0310 	and.w	r3, r3, #16
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d116      	bne.n	8004f5c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004f32:	4b10      	ldr	r3, [pc, #64]	@ (8004f74 <HAL_ADC_Init+0x84>)
 8004f34:	4013      	ands	r3, r2
 8004f36:	f043 0202 	orr.w	r2, r3, #2
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	f000 fa86 	bl	8005450 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f4e:	f023 0303 	bic.w	r3, r3, #3
 8004f52:	f043 0201 	orr.w	r2, r3, #1
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	641a      	str	r2, [r3, #64]	@ 0x40
 8004f5a:	e001      	b.n	8004f60 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2200      	movs	r2, #0
 8004f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	3710      	adds	r7, #16
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}
 8004f72:	bf00      	nop
 8004f74:	ffffeefd 	.word	0xffffeefd

08004f78 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b086      	sub	sp, #24
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	60f8      	str	r0, [r7, #12]
 8004f80:	60b9      	str	r1, [r7, #8]
 8004f82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f84:	2300      	movs	r3, #0
 8004f86:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t counter = 0;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f92:	2b01      	cmp	r3, #1
 8004f94:	d101      	bne.n	8004f9a <HAL_ADC_Start_DMA+0x22>
 8004f96:	2302      	movs	r3, #2
 8004f98:	e0d6      	b.n	8005148 <HAL_ADC_Start_DMA+0x1d0>
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	f003 0301 	and.w	r3, r3, #1
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	d018      	beq.n	8004fe2 <HAL_ADC_Start_DMA+0x6a>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	689a      	ldr	r2, [r3, #8]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f042 0201 	orr.w	r2, r2, #1
 8004fbe:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8004fc0:	4b63      	ldr	r3, [pc, #396]	@ (8005150 <HAL_ADC_Start_DMA+0x1d8>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a63      	ldr	r2, [pc, #396]	@ (8005154 <HAL_ADC_Start_DMA+0x1dc>)
 8004fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8004fca:	0c9a      	lsrs	r2, r3, #18
 8004fcc:	4613      	mov	r3, r2
 8004fce:	005b      	lsls	r3, r3, #1
 8004fd0:	4413      	add	r3, r2
 8004fd2:	613b      	str	r3, [r7, #16]
    while(counter != 0)
 8004fd4:	e002      	b.n	8004fdc <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	3b01      	subs	r3, #1
 8004fda:	613b      	str	r3, [r7, #16]
    while(counter != 0)
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d1f9      	bne.n	8004fd6 <HAL_ADC_Start_DMA+0x5e>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	689b      	ldr	r3, [r3, #8]
 8004fe8:	f003 0301 	and.w	r3, r3, #1
 8004fec:	2b01      	cmp	r3, #1
 8004fee:	f040 809e 	bne.w	800512e <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004ff6:	4b58      	ldr	r3, [pc, #352]	@ (8005158 <HAL_ADC_Start_DMA+0x1e0>)
 8004ff8:	4013      	ands	r3, r2
 8004ffa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800500c:	2b00      	cmp	r3, #0
 800500e:	d007      	beq.n	8005020 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005014:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005018:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005024:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005028:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800502c:	d106      	bne.n	800503c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005032:	f023 0206 	bic.w	r2, r3, #6
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	645a      	str	r2, [r3, #68]	@ 0x44
 800503a:	e002      	b.n	8005042 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2200      	movs	r2, #0
 8005040:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2200      	movs	r2, #0
 8005046:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800504e:	4a43      	ldr	r2, [pc, #268]	@ (800515c <HAL_ADC_Start_DMA+0x1e4>)
 8005050:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005056:	4a42      	ldr	r2, [pc, #264]	@ (8005160 <HAL_ADC_Start_DMA+0x1e8>)
 8005058:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800505e:	4a41      	ldr	r2, [pc, #260]	@ (8005164 <HAL_ADC_Start_DMA+0x1ec>)
 8005060:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800506a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	685a      	ldr	r2, [r3, #4]
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800507a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	689a      	ldr	r2, [r3, #8]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800508a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	334c      	adds	r3, #76	@ 0x4c
 8005096:	4619      	mov	r1, r3
 8005098:	68ba      	ldr	r2, [r7, #8]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	f000 fe92 	bl	8005dc4 <HAL_DMA_Start_IT>
 80050a0:	4603      	mov	r3, r0
 80050a2:	75fb      	strb	r3, [r7, #23]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80050a4:	4b30      	ldr	r3, [pc, #192]	@ (8005168 <HAL_ADC_Start_DMA+0x1f0>)
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	f003 031f 	and.w	r3, r3, #31
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d10f      	bne.n	80050d0 <HAL_ADC_Start_DMA+0x158>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d143      	bne.n	8005146 <HAL_ADC_Start_DMA+0x1ce>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	689a      	ldr	r2, [r3, #8]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80050cc:	609a      	str	r2, [r3, #8]
 80050ce:	e03a      	b.n	8005146 <HAL_ADC_Start_DMA+0x1ce>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a25      	ldr	r2, [pc, #148]	@ (800516c <HAL_ADC_Start_DMA+0x1f4>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d10e      	bne.n	80050f8 <HAL_ADC_Start_DMA+0x180>
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d107      	bne.n	80050f8 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	689a      	ldr	r2, [r3, #8]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80050f6:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80050f8:	4b1b      	ldr	r3, [pc, #108]	@ (8005168 <HAL_ADC_Start_DMA+0x1f0>)
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	f003 0310 	and.w	r3, r3, #16
 8005100:	2b00      	cmp	r3, #0
 8005102:	d120      	bne.n	8005146 <HAL_ADC_Start_DMA+0x1ce>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a19      	ldr	r2, [pc, #100]	@ (8005170 <HAL_ADC_Start_DMA+0x1f8>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d11b      	bne.n	8005146 <HAL_ADC_Start_DMA+0x1ce>
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005118:	2b00      	cmp	r3, #0
 800511a:	d114      	bne.n	8005146 <HAL_ADC_Start_DMA+0x1ce>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	689a      	ldr	r2, [r3, #8]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800512a:	609a      	str	r2, [r3, #8]
 800512c:	e00b      	b.n	8005146 <HAL_ADC_Start_DMA+0x1ce>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005132:	f043 0210 	orr.w	r2, r3, #16
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800513e:	f043 0201 	orr.w	r2, r3, #1
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return status;
 8005146:	7dfb      	ldrb	r3, [r7, #23]
}
 8005148:	4618      	mov	r0, r3
 800514a:	3718      	adds	r7, #24
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}
 8005150:	20000878 	.word	0x20000878
 8005154:	431bde83 	.word	0x431bde83
 8005158:	fffff8fe 	.word	0xfffff8fe
 800515c:	08005645 	.word	0x08005645
 8005160:	080056ff 	.word	0x080056ff
 8005164:	0800571b 	.word	0x0800571b
 8005168:	40012300 	.word	0x40012300
 800516c:	40012000 	.word	0x40012000
 8005170:	40012200 	.word	0x40012200

08005174 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005174:	b480      	push	{r7}
 8005176:	b083      	sub	sp, #12
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800517c:	bf00      	nop
 800517e:	370c      	adds	r7, #12
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr

08005188 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005188:	b480      	push	{r7}
 800518a:	b083      	sub	sp, #12
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005190:	bf00      	nop
 8005192:	370c      	adds	r7, #12
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr

0800519c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800519c:	b480      	push	{r7}
 800519e:	b085      	sub	sp, #20
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
 80051a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80051a6:	2300      	movs	r3, #0
 80051a8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d101      	bne.n	80051b8 <HAL_ADC_ConfigChannel+0x1c>
 80051b4:	2302      	movs	r3, #2
 80051b6:	e13a      	b.n	800542e <HAL_ADC_ConfigChannel+0x292>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2201      	movs	r2, #1
 80051bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	2b09      	cmp	r3, #9
 80051c6:	d93a      	bls.n	800523e <HAL_ADC_ConfigChannel+0xa2>
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80051d0:	d035      	beq.n	800523e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	68d9      	ldr	r1, [r3, #12]
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	b29b      	uxth	r3, r3
 80051de:	461a      	mov	r2, r3
 80051e0:	4613      	mov	r3, r2
 80051e2:	005b      	lsls	r3, r3, #1
 80051e4:	4413      	add	r3, r2
 80051e6:	3b1e      	subs	r3, #30
 80051e8:	2207      	movs	r2, #7
 80051ea:	fa02 f303 	lsl.w	r3, r2, r3
 80051ee:	43da      	mvns	r2, r3
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	400a      	ands	r2, r1
 80051f6:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a8f      	ldr	r2, [pc, #572]	@ (800543c <HAL_ADC_ConfigChannel+0x2a0>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d10a      	bne.n	8005218 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	68d9      	ldr	r1, [r3, #12]
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	061a      	lsls	r2, r3, #24
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	430a      	orrs	r2, r1
 8005214:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005216:	e039      	b.n	800528c <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	68d9      	ldr	r1, [r3, #12]
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	689a      	ldr	r2, [r3, #8]
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	b29b      	uxth	r3, r3
 8005228:	4618      	mov	r0, r3
 800522a:	4603      	mov	r3, r0
 800522c:	005b      	lsls	r3, r3, #1
 800522e:	4403      	add	r3, r0
 8005230:	3b1e      	subs	r3, #30
 8005232:	409a      	lsls	r2, r3
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	430a      	orrs	r2, r1
 800523a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800523c:	e026      	b.n	800528c <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	6919      	ldr	r1, [r3, #16]
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	b29b      	uxth	r3, r3
 800524a:	461a      	mov	r2, r3
 800524c:	4613      	mov	r3, r2
 800524e:	005b      	lsls	r3, r3, #1
 8005250:	4413      	add	r3, r2
 8005252:	f003 031f 	and.w	r3, r3, #31
 8005256:	2207      	movs	r2, #7
 8005258:	fa02 f303 	lsl.w	r3, r2, r3
 800525c:	43da      	mvns	r2, r3
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	400a      	ands	r2, r1
 8005264:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	6919      	ldr	r1, [r3, #16]
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	689a      	ldr	r2, [r3, #8]
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	b29b      	uxth	r3, r3
 8005276:	4618      	mov	r0, r3
 8005278:	4603      	mov	r3, r0
 800527a:	005b      	lsls	r3, r3, #1
 800527c:	4403      	add	r3, r0
 800527e:	f003 031f 	and.w	r3, r3, #31
 8005282:	409a      	lsls	r2, r3
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	430a      	orrs	r2, r1
 800528a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	2b06      	cmp	r3, #6
 8005292:	d824      	bhi.n	80052de <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	685a      	ldr	r2, [r3, #4]
 800529e:	4613      	mov	r3, r2
 80052a0:	009b      	lsls	r3, r3, #2
 80052a2:	4413      	add	r3, r2
 80052a4:	3b05      	subs	r3, #5
 80052a6:	221f      	movs	r2, #31
 80052a8:	fa02 f303 	lsl.w	r3, r2, r3
 80052ac:	43da      	mvns	r2, r3
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	400a      	ands	r2, r1
 80052b4:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	b29b      	uxth	r3, r3
 80052c2:	4618      	mov	r0, r3
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	685a      	ldr	r2, [r3, #4]
 80052c8:	4613      	mov	r3, r2
 80052ca:	009b      	lsls	r3, r3, #2
 80052cc:	4413      	add	r3, r2
 80052ce:	3b05      	subs	r3, #5
 80052d0:	fa00 f203 	lsl.w	r2, r0, r3
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	430a      	orrs	r2, r1
 80052da:	635a      	str	r2, [r3, #52]	@ 0x34
 80052dc:	e04c      	b.n	8005378 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	2b0c      	cmp	r3, #12
 80052e4:	d824      	bhi.n	8005330 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	685a      	ldr	r2, [r3, #4]
 80052f0:	4613      	mov	r3, r2
 80052f2:	009b      	lsls	r3, r3, #2
 80052f4:	4413      	add	r3, r2
 80052f6:	3b23      	subs	r3, #35	@ 0x23
 80052f8:	221f      	movs	r2, #31
 80052fa:	fa02 f303 	lsl.w	r3, r2, r3
 80052fe:	43da      	mvns	r2, r3
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	400a      	ands	r2, r1
 8005306:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	b29b      	uxth	r3, r3
 8005314:	4618      	mov	r0, r3
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	685a      	ldr	r2, [r3, #4]
 800531a:	4613      	mov	r3, r2
 800531c:	009b      	lsls	r3, r3, #2
 800531e:	4413      	add	r3, r2
 8005320:	3b23      	subs	r3, #35	@ 0x23
 8005322:	fa00 f203 	lsl.w	r2, r0, r3
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	430a      	orrs	r2, r1
 800532c:	631a      	str	r2, [r3, #48]	@ 0x30
 800532e:	e023      	b.n	8005378 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	685a      	ldr	r2, [r3, #4]
 800533a:	4613      	mov	r3, r2
 800533c:	009b      	lsls	r3, r3, #2
 800533e:	4413      	add	r3, r2
 8005340:	3b41      	subs	r3, #65	@ 0x41
 8005342:	221f      	movs	r2, #31
 8005344:	fa02 f303 	lsl.w	r3, r2, r3
 8005348:	43da      	mvns	r2, r3
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	400a      	ands	r2, r1
 8005350:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	b29b      	uxth	r3, r3
 800535e:	4618      	mov	r0, r3
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	685a      	ldr	r2, [r3, #4]
 8005364:	4613      	mov	r3, r2
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	4413      	add	r3, r2
 800536a:	3b41      	subs	r3, #65	@ 0x41
 800536c:	fa00 f203 	lsl.w	r2, r0, r3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	430a      	orrs	r2, r1
 8005376:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a30      	ldr	r2, [pc, #192]	@ (8005440 <HAL_ADC_ConfigChannel+0x2a4>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d10a      	bne.n	8005398 <HAL_ADC_ConfigChannel+0x1fc>
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800538a:	d105      	bne.n	8005398 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 800538c:	4b2d      	ldr	r3, [pc, #180]	@ (8005444 <HAL_ADC_ConfigChannel+0x2a8>)
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	4a2c      	ldr	r2, [pc, #176]	@ (8005444 <HAL_ADC_ConfigChannel+0x2a8>)
 8005392:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8005396:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a28      	ldr	r2, [pc, #160]	@ (8005440 <HAL_ADC_ConfigChannel+0x2a4>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d10f      	bne.n	80053c2 <HAL_ADC_ConfigChannel+0x226>
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	2b12      	cmp	r3, #18
 80053a8:	d10b      	bne.n	80053c2 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80053aa:	4b26      	ldr	r3, [pc, #152]	@ (8005444 <HAL_ADC_ConfigChannel+0x2a8>)
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	4a25      	ldr	r2, [pc, #148]	@ (8005444 <HAL_ADC_ConfigChannel+0x2a8>)
 80053b0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80053b4:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80053b6:	4b23      	ldr	r3, [pc, #140]	@ (8005444 <HAL_ADC_ConfigChannel+0x2a8>)
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	4a22      	ldr	r2, [pc, #136]	@ (8005444 <HAL_ADC_ConfigChannel+0x2a8>)
 80053bc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80053c0:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a1e      	ldr	r2, [pc, #120]	@ (8005440 <HAL_ADC_ConfigChannel+0x2a4>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d12b      	bne.n	8005424 <HAL_ADC_ConfigChannel+0x288>
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a1a      	ldr	r2, [pc, #104]	@ (800543c <HAL_ADC_ConfigChannel+0x2a0>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d003      	beq.n	80053de <HAL_ADC_ConfigChannel+0x242>
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	2b11      	cmp	r3, #17
 80053dc:	d122      	bne.n	8005424 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80053de:	4b19      	ldr	r3, [pc, #100]	@ (8005444 <HAL_ADC_ConfigChannel+0x2a8>)
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	4a18      	ldr	r2, [pc, #96]	@ (8005444 <HAL_ADC_ConfigChannel+0x2a8>)
 80053e4:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80053e8:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80053ea:	4b16      	ldr	r3, [pc, #88]	@ (8005444 <HAL_ADC_ConfigChannel+0x2a8>)
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	4a15      	ldr	r2, [pc, #84]	@ (8005444 <HAL_ADC_ConfigChannel+0x2a8>)
 80053f0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80053f4:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a10      	ldr	r2, [pc, #64]	@ (800543c <HAL_ADC_ConfigChannel+0x2a0>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d111      	bne.n	8005424 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8005400:	4b11      	ldr	r3, [pc, #68]	@ (8005448 <HAL_ADC_ConfigChannel+0x2ac>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a11      	ldr	r2, [pc, #68]	@ (800544c <HAL_ADC_ConfigChannel+0x2b0>)
 8005406:	fba2 2303 	umull	r2, r3, r2, r3
 800540a:	0c9a      	lsrs	r2, r3, #18
 800540c:	4613      	mov	r3, r2
 800540e:	009b      	lsls	r3, r3, #2
 8005410:	4413      	add	r3, r2
 8005412:	005b      	lsls	r3, r3, #1
 8005414:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005416:	e002      	b.n	800541e <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	3b01      	subs	r3, #1
 800541c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d1f9      	bne.n	8005418 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2200      	movs	r2, #0
 8005428:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 800542c:	2300      	movs	r3, #0
}
 800542e:	4618      	mov	r0, r3
 8005430:	3714      	adds	r7, #20
 8005432:	46bd      	mov	sp, r7
 8005434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005438:	4770      	bx	lr
 800543a:	bf00      	nop
 800543c:	10000012 	.word	0x10000012
 8005440:	40012000 	.word	0x40012000
 8005444:	40012300 	.word	0x40012300
 8005448:	20000878 	.word	0x20000878
 800544c:	431bde83 	.word	0x431bde83

08005450 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005450:	b480      	push	{r7}
 8005452:	b083      	sub	sp, #12
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8005458:	4b78      	ldr	r3, [pc, #480]	@ (800563c <ADC_Init+0x1ec>)
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	4a77      	ldr	r2, [pc, #476]	@ (800563c <ADC_Init+0x1ec>)
 800545e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8005462:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8005464:	4b75      	ldr	r3, [pc, #468]	@ (800563c <ADC_Init+0x1ec>)
 8005466:	685a      	ldr	r2, [r3, #4]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	4973      	ldr	r1, [pc, #460]	@ (800563c <ADC_Init+0x1ec>)
 800546e:	4313      	orrs	r3, r2
 8005470:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	685a      	ldr	r2, [r3, #4]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005480:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	6859      	ldr	r1, [r3, #4]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	691b      	ldr	r3, [r3, #16]
 800548c:	021a      	lsls	r2, r3, #8
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	430a      	orrs	r2, r1
 8005494:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	685a      	ldr	r2, [r3, #4]
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80054a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	6859      	ldr	r1, [r3, #4]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	689a      	ldr	r2, [r3, #8]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	430a      	orrs	r2, r1
 80054b6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	689a      	ldr	r2, [r3, #8]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80054c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	6899      	ldr	r1, [r3, #8]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	68da      	ldr	r2, [r3, #12]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	430a      	orrs	r2, r1
 80054d8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054de:	4a58      	ldr	r2, [pc, #352]	@ (8005640 <ADC_Init+0x1f0>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d022      	beq.n	800552a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	689a      	ldr	r2, [r3, #8]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80054f2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	6899      	ldr	r1, [r3, #8]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	430a      	orrs	r2, r1
 8005504:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	689a      	ldr	r2, [r3, #8]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005514:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	6899      	ldr	r1, [r3, #8]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	430a      	orrs	r2, r1
 8005526:	609a      	str	r2, [r3, #8]
 8005528:	e00f      	b.n	800554a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	689a      	ldr	r2, [r3, #8]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005538:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	689a      	ldr	r2, [r3, #8]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005548:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	689a      	ldr	r2, [r3, #8]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f022 0202 	bic.w	r2, r2, #2
 8005558:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	6899      	ldr	r1, [r3, #8]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	699b      	ldr	r3, [r3, #24]
 8005564:	005a      	lsls	r2, r3, #1
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	430a      	orrs	r2, r1
 800556c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d01b      	beq.n	80055b0 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	685a      	ldr	r2, [r3, #4]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005586:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	685a      	ldr	r2, [r3, #4]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8005596:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	6859      	ldr	r1, [r3, #4]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055a2:	3b01      	subs	r3, #1
 80055a4:	035a      	lsls	r2, r3, #13
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	430a      	orrs	r2, r1
 80055ac:	605a      	str	r2, [r3, #4]
 80055ae:	e007      	b.n	80055c0 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	685a      	ldr	r2, [r3, #4]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80055be:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80055ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	69db      	ldr	r3, [r3, #28]
 80055da:	3b01      	subs	r3, #1
 80055dc:	051a      	lsls	r2, r3, #20
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	430a      	orrs	r2, r1
 80055e4:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	689a      	ldr	r2, [r3, #8]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80055f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	6899      	ldr	r1, [r3, #8]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005602:	025a      	lsls	r2, r3, #9
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	430a      	orrs	r2, r1
 800560a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	689a      	ldr	r2, [r3, #8]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800561a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	6899      	ldr	r1, [r3, #8]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	695b      	ldr	r3, [r3, #20]
 8005626:	029a      	lsls	r2, r3, #10
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	430a      	orrs	r2, r1
 800562e:	609a      	str	r2, [r3, #8]
}
 8005630:	bf00      	nop
 8005632:	370c      	adds	r7, #12
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr
 800563c:	40012300 	.word	0x40012300
 8005640:	0f000001 	.word	0x0f000001

08005644 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b084      	sub	sp, #16
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005650:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005656:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800565a:	2b00      	cmp	r3, #0
 800565c:	d13c      	bne.n	80056d8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005662:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	689b      	ldr	r3, [r3, #8]
 8005670:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005674:	2b00      	cmp	r3, #0
 8005676:	d12b      	bne.n	80056d0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800567c:	2b00      	cmp	r3, #0
 800567e:	d127      	bne.n	80056d0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005686:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800568a:	2b00      	cmp	r3, #0
 800568c:	d006      	beq.n	800569c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005698:	2b00      	cmp	r3, #0
 800569a:	d119      	bne.n	80056d0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	685a      	ldr	r2, [r3, #4]
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f022 0220 	bic.w	r2, r2, #32
 80056aa:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d105      	bne.n	80056d0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056c8:	f043 0201 	orr.w	r2, r3, #1
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80056d0:	68f8      	ldr	r0, [r7, #12]
 80056d2:	f7fe fb89 	bl	8003de8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80056d6:	e00e      	b.n	80056f6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056dc:	f003 0310 	and.w	r3, r3, #16
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d003      	beq.n	80056ec <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80056e4:	68f8      	ldr	r0, [r7, #12]
 80056e6:	f7ff fd4f 	bl	8005188 <HAL_ADC_ErrorCallback>
}
 80056ea:	e004      	b.n	80056f6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	4798      	blx	r3
}
 80056f6:	bf00      	nop
 80056f8:	3710      	adds	r7, #16
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}

080056fe <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80056fe:	b580      	push	{r7, lr}
 8005700:	b084      	sub	sp, #16
 8005702:	af00      	add	r7, sp, #0
 8005704:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800570a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800570c:	68f8      	ldr	r0, [r7, #12]
 800570e:	f7ff fd31 	bl	8005174 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005712:	bf00      	nop
 8005714:	3710      	adds	r7, #16
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}

0800571a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800571a:	b580      	push	{r7, lr}
 800571c:	b084      	sub	sp, #16
 800571e:	af00      	add	r7, sp, #0
 8005720:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005726:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2240      	movs	r2, #64	@ 0x40
 800572c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005732:	f043 0204 	orr.w	r2, r3, #4
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800573a:	68f8      	ldr	r0, [r7, #12]
 800573c:	f7ff fd24 	bl	8005188 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005740:	bf00      	nop
 8005742:	3710      	adds	r7, #16
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}

08005748 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005748:	b480      	push	{r7}
 800574a:	b085      	sub	sp, #20
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	f003 0307 	and.w	r3, r3, #7
 8005756:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005758:	4b0b      	ldr	r3, [pc, #44]	@ (8005788 <__NVIC_SetPriorityGrouping+0x40>)
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800575e:	68ba      	ldr	r2, [r7, #8]
 8005760:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005764:	4013      	ands	r3, r2
 8005766:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005770:	4b06      	ldr	r3, [pc, #24]	@ (800578c <__NVIC_SetPriorityGrouping+0x44>)
 8005772:	4313      	orrs	r3, r2
 8005774:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005776:	4a04      	ldr	r2, [pc, #16]	@ (8005788 <__NVIC_SetPriorityGrouping+0x40>)
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	60d3      	str	r3, [r2, #12]
}
 800577c:	bf00      	nop
 800577e:	3714      	adds	r7, #20
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr
 8005788:	e000ed00 	.word	0xe000ed00
 800578c:	05fa0000 	.word	0x05fa0000

08005790 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005790:	b480      	push	{r7}
 8005792:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005794:	4b04      	ldr	r3, [pc, #16]	@ (80057a8 <__NVIC_GetPriorityGrouping+0x18>)
 8005796:	68db      	ldr	r3, [r3, #12]
 8005798:	0a1b      	lsrs	r3, r3, #8
 800579a:	f003 0307 	and.w	r3, r3, #7
}
 800579e:	4618      	mov	r0, r3
 80057a0:	46bd      	mov	sp, r7
 80057a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a6:	4770      	bx	lr
 80057a8:	e000ed00 	.word	0xe000ed00

080057ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057ac:	b480      	push	{r7}
 80057ae:	b083      	sub	sp, #12
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	4603      	mov	r3, r0
 80057b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	db0b      	blt.n	80057d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80057be:	79fb      	ldrb	r3, [r7, #7]
 80057c0:	f003 021f 	and.w	r2, r3, #31
 80057c4:	4907      	ldr	r1, [pc, #28]	@ (80057e4 <__NVIC_EnableIRQ+0x38>)
 80057c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057ca:	095b      	lsrs	r3, r3, #5
 80057cc:	2001      	movs	r0, #1
 80057ce:	fa00 f202 	lsl.w	r2, r0, r2
 80057d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80057d6:	bf00      	nop
 80057d8:	370c      	adds	r7, #12
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr
 80057e2:	bf00      	nop
 80057e4:	e000e100 	.word	0xe000e100

080057e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b083      	sub	sp, #12
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	4603      	mov	r3, r0
 80057f0:	6039      	str	r1, [r7, #0]
 80057f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	db0a      	blt.n	8005812 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	b2da      	uxtb	r2, r3
 8005800:	490c      	ldr	r1, [pc, #48]	@ (8005834 <__NVIC_SetPriority+0x4c>)
 8005802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005806:	0112      	lsls	r2, r2, #4
 8005808:	b2d2      	uxtb	r2, r2
 800580a:	440b      	add	r3, r1
 800580c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005810:	e00a      	b.n	8005828 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	b2da      	uxtb	r2, r3
 8005816:	4908      	ldr	r1, [pc, #32]	@ (8005838 <__NVIC_SetPriority+0x50>)
 8005818:	79fb      	ldrb	r3, [r7, #7]
 800581a:	f003 030f 	and.w	r3, r3, #15
 800581e:	3b04      	subs	r3, #4
 8005820:	0112      	lsls	r2, r2, #4
 8005822:	b2d2      	uxtb	r2, r2
 8005824:	440b      	add	r3, r1
 8005826:	761a      	strb	r2, [r3, #24]
}
 8005828:	bf00      	nop
 800582a:	370c      	adds	r7, #12
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr
 8005834:	e000e100 	.word	0xe000e100
 8005838:	e000ed00 	.word	0xe000ed00

0800583c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800583c:	b480      	push	{r7}
 800583e:	b089      	sub	sp, #36	@ 0x24
 8005840:	af00      	add	r7, sp, #0
 8005842:	60f8      	str	r0, [r7, #12]
 8005844:	60b9      	str	r1, [r7, #8]
 8005846:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f003 0307 	and.w	r3, r3, #7
 800584e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005850:	69fb      	ldr	r3, [r7, #28]
 8005852:	f1c3 0307 	rsb	r3, r3, #7
 8005856:	2b04      	cmp	r3, #4
 8005858:	bf28      	it	cs
 800585a:	2304      	movcs	r3, #4
 800585c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800585e:	69fb      	ldr	r3, [r7, #28]
 8005860:	3304      	adds	r3, #4
 8005862:	2b06      	cmp	r3, #6
 8005864:	d902      	bls.n	800586c <NVIC_EncodePriority+0x30>
 8005866:	69fb      	ldr	r3, [r7, #28]
 8005868:	3b03      	subs	r3, #3
 800586a:	e000      	b.n	800586e <NVIC_EncodePriority+0x32>
 800586c:	2300      	movs	r3, #0
 800586e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005870:	f04f 32ff 	mov.w	r2, #4294967295
 8005874:	69bb      	ldr	r3, [r7, #24]
 8005876:	fa02 f303 	lsl.w	r3, r2, r3
 800587a:	43da      	mvns	r2, r3
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	401a      	ands	r2, r3
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005884:	f04f 31ff 	mov.w	r1, #4294967295
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	fa01 f303 	lsl.w	r3, r1, r3
 800588e:	43d9      	mvns	r1, r3
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005894:	4313      	orrs	r3, r2
         );
}
 8005896:	4618      	mov	r0, r3
 8005898:	3724      	adds	r7, #36	@ 0x24
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr
	...

080058a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b082      	sub	sp, #8
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	3b01      	subs	r3, #1
 80058b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80058b4:	d301      	bcc.n	80058ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80058b6:	2301      	movs	r3, #1
 80058b8:	e00f      	b.n	80058da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80058ba:	4a0a      	ldr	r2, [pc, #40]	@ (80058e4 <SysTick_Config+0x40>)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	3b01      	subs	r3, #1
 80058c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80058c2:	210f      	movs	r1, #15
 80058c4:	f04f 30ff 	mov.w	r0, #4294967295
 80058c8:	f7ff ff8e 	bl	80057e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80058cc:	4b05      	ldr	r3, [pc, #20]	@ (80058e4 <SysTick_Config+0x40>)
 80058ce:	2200      	movs	r2, #0
 80058d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80058d2:	4b04      	ldr	r3, [pc, #16]	@ (80058e4 <SysTick_Config+0x40>)
 80058d4:	2207      	movs	r2, #7
 80058d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80058d8:	2300      	movs	r3, #0
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3708      	adds	r7, #8
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	bf00      	nop
 80058e4:	e000e010 	.word	0xe000e010

080058e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b082      	sub	sp, #8
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f7ff ff29 	bl	8005748 <__NVIC_SetPriorityGrouping>
}
 80058f6:	bf00      	nop
 80058f8:	3708      	adds	r7, #8
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}

080058fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80058fe:	b580      	push	{r7, lr}
 8005900:	b086      	sub	sp, #24
 8005902:	af00      	add	r7, sp, #0
 8005904:	4603      	mov	r3, r0
 8005906:	60b9      	str	r1, [r7, #8]
 8005908:	607a      	str	r2, [r7, #4]
 800590a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800590c:	2300      	movs	r3, #0
 800590e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005910:	f7ff ff3e 	bl	8005790 <__NVIC_GetPriorityGrouping>
 8005914:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005916:	687a      	ldr	r2, [r7, #4]
 8005918:	68b9      	ldr	r1, [r7, #8]
 800591a:	6978      	ldr	r0, [r7, #20]
 800591c:	f7ff ff8e 	bl	800583c <NVIC_EncodePriority>
 8005920:	4602      	mov	r2, r0
 8005922:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005926:	4611      	mov	r1, r2
 8005928:	4618      	mov	r0, r3
 800592a:	f7ff ff5d 	bl	80057e8 <__NVIC_SetPriority>
}
 800592e:	bf00      	nop
 8005930:	3718      	adds	r7, #24
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}

08005936 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005936:	b580      	push	{r7, lr}
 8005938:	b082      	sub	sp, #8
 800593a:	af00      	add	r7, sp, #0
 800593c:	4603      	mov	r3, r0
 800593e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005940:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005944:	4618      	mov	r0, r3
 8005946:	f7ff ff31 	bl	80057ac <__NVIC_EnableIRQ>
}
 800594a:	bf00      	nop
 800594c:	3708      	adds	r7, #8
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}

08005952 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005952:	b580      	push	{r7, lr}
 8005954:	b082      	sub	sp, #8
 8005956:	af00      	add	r7, sp, #0
 8005958:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f7ff ffa2 	bl	80058a4 <SysTick_Config>
 8005960:	4603      	mov	r3, r0
}
 8005962:	4618      	mov	r0, r3
 8005964:	3708      	adds	r7, #8
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}

0800596a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800596a:	b580      	push	{r7, lr}
 800596c:	b082      	sub	sp, #8
 800596e:	af00      	add	r7, sp, #0
 8005970:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d101      	bne.n	800597c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	e014      	b.n	80059a6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	791b      	ldrb	r3, [r3, #4]
 8005980:	b2db      	uxtb	r3, r3
 8005982:	2b00      	cmp	r3, #0
 8005984:	d105      	bne.n	8005992 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2200      	movs	r2, #0
 800598a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f7fd fe6b 	bl	8003668 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2202      	movs	r2, #2
 8005996:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2200      	movs	r2, #0
 800599c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2201      	movs	r2, #1
 80059a2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80059a4:	2300      	movs	r3, #0
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	3708      	adds	r7, #8
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}

080059ae <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80059ae:	b480      	push	{r7}
 80059b0:	b083      	sub	sp, #12
 80059b2:	af00      	add	r7, sp, #0
 80059b4:	6078      	str	r0, [r7, #4]
 80059b6:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d101      	bne.n	80059c2 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	e046      	b.n	8005a50 <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	795b      	ldrb	r3, [r3, #5]
 80059c6:	2b01      	cmp	r3, #1
 80059c8:	d101      	bne.n	80059ce <HAL_DAC_Start+0x20>
 80059ca:	2302      	movs	r3, #2
 80059cc:	e040      	b.n	8005a50 <HAL_DAC_Start+0xa2>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2201      	movs	r2, #1
 80059d2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2202      	movs	r2, #2
 80059d8:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	6819      	ldr	r1, [r3, #0]
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	f003 0310 	and.w	r3, r3, #16
 80059e6:	2201      	movs	r2, #1
 80059e8:	409a      	lsls	r2, r3
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	430a      	orrs	r2, r1
 80059f0:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d10f      	bne.n	8005a18 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8005a02:	2b3c      	cmp	r3, #60	@ 0x3c
 8005a04:	d11d      	bne.n	8005a42 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	685a      	ldr	r2, [r3, #4]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f042 0201 	orr.w	r2, r2, #1
 8005a14:	605a      	str	r2, [r3, #4]
 8005a16:	e014      	b.n	8005a42 <HAL_DAC_Start+0x94>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	f003 0310 	and.w	r3, r3, #16
 8005a28:	213c      	movs	r1, #60	@ 0x3c
 8005a2a:	fa01 f303 	lsl.w	r3, r1, r3
 8005a2e:	429a      	cmp	r2, r3
 8005a30:	d107      	bne.n	8005a42 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	685a      	ldr	r2, [r3, #4]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f042 0202 	orr.w	r2, r2, #2
 8005a40:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2201      	movs	r2, #1
 8005a46:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005a4e:	2300      	movs	r3, #0
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	370c      	adds	r7, #12
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr

08005a5c <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b084      	sub	sp, #16
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a72:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d01d      	beq.n	8005aba <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d018      	beq.n	8005aba <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2204      	movs	r2, #4
 8005a8c:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	691b      	ldr	r3, [r3, #16]
 8005a92:	f043 0201 	orr.w	r2, r3, #1
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005aa2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681a      	ldr	r2, [r3, #0]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005ab2:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8005ab4:	6878      	ldr	r0, [r7, #4]
 8005ab6:	f000 f851 	bl	8005b5c <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d01d      	beq.n	8005b00 <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d018      	beq.n	8005b00 <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2204      	movs	r2, #4
 8005ad2:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	691b      	ldr	r3, [r3, #16]
 8005ad8:	f043 0202 	orr.w	r2, r3, #2
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8005ae8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	681a      	ldr	r2, [r3, #0]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8005af8:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8005afa:	6878      	ldr	r0, [r7, #4]
 8005afc:	f000 f8a9 	bl	8005c52 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8005b00:	bf00      	nop
 8005b02:	3710      	adds	r7, #16
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}

08005b08 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b087      	sub	sp, #28
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	60f8      	str	r0, [r7, #12]
 8005b10:	60b9      	str	r1, [r7, #8]
 8005b12:	607a      	str	r2, [r7, #4]
 8005b14:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8005b16:	2300      	movs	r3, #0
 8005b18:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d101      	bne.n	8005b24 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8005b20:	2301      	movs	r3, #1
 8005b22:	e015      	b.n	8005b50 <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d105      	bne.n	8005b3c <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005b30:	697a      	ldr	r2, [r7, #20]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	4413      	add	r3, r2
 8005b36:	3308      	adds	r3, #8
 8005b38:	617b      	str	r3, [r7, #20]
 8005b3a:	e004      	b.n	8005b46 <HAL_DAC_SetValue+0x3e>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005b3c:	697a      	ldr	r2, [r7, #20]
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	4413      	add	r3, r2
 8005b42:	3314      	adds	r3, #20
 8005b44:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005b46:	697b      	ldr	r3, [r7, #20]
 8005b48:	461a      	mov	r2, r3
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005b4e:	2300      	movs	r3, #0
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	371c      	adds	r7, #28
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b083      	sub	sp, #12
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8005b64:	bf00      	nop
 8005b66:	370c      	adds	r7, #12
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6e:	4770      	bx	lr

08005b70 <HAL_DAC_GetValue>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(const DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b085      	sub	sp, #20
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
 8005b78:	6039      	str	r1, [r7, #0]
  assert_param(hdac != NULL);

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  if (Channel == DAC_CHANNEL_1)
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d104      	bne.n	8005b8a <HAL_DAC_GetValue+0x1a>
  {
    result = hdac->Instance->DOR1;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b86:	60fb      	str	r3, [r7, #12]
 8005b88:	e003      	b.n	8005b92 <HAL_DAC_GetValue+0x22>
  }

  else
  {
    result = hdac->Instance->DOR2;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b90:	60fb      	str	r3, [r7, #12]
  }

  /* Returns the DAC channel data output register value */
  return result;
 8005b92:	68fb      	ldr	r3, [r7, #12]
}
 8005b94:	4618      	mov	r0, r3
 8005b96:	3714      	adds	r7, #20
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9e:	4770      	bx	lr

08005ba0 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b089      	sub	sp, #36	@ 0x24
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	60f8      	str	r0, [r7, #12]
 8005ba8:	60b9      	str	r1, [r7, #8]
 8005baa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005bac:	2300      	movs	r3, #0
 8005bae:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d002      	beq.n	8005bbc <HAL_DAC_ConfigChannel+0x1c>
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d101      	bne.n	8005bc0 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	e042      	b.n	8005c46 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	795b      	ldrb	r3, [r3, #5]
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d101      	bne.n	8005bcc <HAL_DAC_ConfigChannel+0x2c>
 8005bc8:	2302      	movs	r3, #2
 8005bca:	e03c      	b.n	8005c46 <HAL_DAC_ConfigChannel+0xa6>
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2202      	movs	r2, #2
 8005bd6:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	f003 0310 	and.w	r3, r3, #16
 8005be6:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8005bea:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8005bee:	43db      	mvns	r3, r3
 8005bf0:	69ba      	ldr	r2, [r7, #24]
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	681a      	ldr	r2, [r3, #0]
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f003 0310 	and.w	r3, r3, #16
 8005c08:	697a      	ldr	r2, [r7, #20]
 8005c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c0e:	69ba      	ldr	r2, [r7, #24]
 8005c10:	4313      	orrs	r3, r2
 8005c12:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	69ba      	ldr	r2, [r7, #24]
 8005c1a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	6819      	ldr	r1, [r3, #0]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	f003 0310 	and.w	r3, r3, #16
 8005c28:	22c0      	movs	r2, #192	@ 0xc0
 8005c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c2e:	43da      	mvns	r2, r3
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	400a      	ands	r2, r1
 8005c36:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2200      	movs	r2, #0
 8005c42:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8005c44:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3724      	adds	r7, #36	@ 0x24
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c50:	4770      	bx	lr

08005c52 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005c52:	b480      	push	{r7}
 8005c54:	b083      	sub	sp, #12
 8005c56:	af00      	add	r7, sp, #0
 8005c58:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8005c5a:	bf00      	nop
 8005c5c:	370c      	adds	r7, #12
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c64:	4770      	bx	lr
	...

08005c68 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b086      	sub	sp, #24
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005c70:	2300      	movs	r3, #0
 8005c72:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005c74:	f7ff f90c 	bl	8004e90 <HAL_GetTick>
 8005c78:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d101      	bne.n	8005c84 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005c80:	2301      	movs	r3, #1
 8005c82:	e099      	b.n	8005db8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2202      	movs	r2, #2
 8005c88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	681a      	ldr	r2, [r3, #0]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f022 0201 	bic.w	r2, r2, #1
 8005ca2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005ca4:	e00f      	b.n	8005cc6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005ca6:	f7ff f8f3 	bl	8004e90 <HAL_GetTick>
 8005caa:	4602      	mov	r2, r0
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	1ad3      	subs	r3, r2, r3
 8005cb0:	2b05      	cmp	r3, #5
 8005cb2:	d908      	bls.n	8005cc6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2220      	movs	r2, #32
 8005cb8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2203      	movs	r2, #3
 8005cbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8005cc2:	2303      	movs	r3, #3
 8005cc4:	e078      	b.n	8005db8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f003 0301 	and.w	r3, r3, #1
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d1e8      	bne.n	8005ca6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005cdc:	697a      	ldr	r2, [r7, #20]
 8005cde:	4b38      	ldr	r3, [pc, #224]	@ (8005dc0 <HAL_DMA_Init+0x158>)
 8005ce0:	4013      	ands	r3, r2
 8005ce2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	685a      	ldr	r2, [r3, #4]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005cf2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	691b      	ldr	r3, [r3, #16]
 8005cf8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005cfe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	699b      	ldr	r3, [r3, #24]
 8005d04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d0a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6a1b      	ldr	r3, [r3, #32]
 8005d10:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005d12:	697a      	ldr	r2, [r7, #20]
 8005d14:	4313      	orrs	r3, r2
 8005d16:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d1c:	2b04      	cmp	r3, #4
 8005d1e:	d107      	bne.n	8005d30 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	697a      	ldr	r2, [r7, #20]
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	697a      	ldr	r2, [r7, #20]
 8005d36:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	695b      	ldr	r3, [r3, #20]
 8005d3e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	f023 0307 	bic.w	r3, r3, #7
 8005d46:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d4c:	697a      	ldr	r2, [r7, #20]
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d56:	2b04      	cmp	r3, #4
 8005d58:	d117      	bne.n	8005d8a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d5e:	697a      	ldr	r2, [r7, #20]
 8005d60:	4313      	orrs	r3, r2
 8005d62:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d00e      	beq.n	8005d8a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	f000 fb09 	bl	8006384 <DMA_CheckFifoParam>
 8005d72:	4603      	mov	r3, r0
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d008      	beq.n	8005d8a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2240      	movs	r2, #64	@ 0x40
 8005d7c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2200      	movs	r2, #0
 8005d82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8005d86:	2301      	movs	r3, #1
 8005d88:	e016      	b.n	8005db8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	697a      	ldr	r2, [r7, #20]
 8005d90:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f000 fac0 	bl	8006318 <DMA_CalcBaseAndBitshift>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005da0:	223f      	movs	r2, #63	@ 0x3f
 8005da2:	409a      	lsls	r2, r3
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2200      	movs	r2, #0
 8005dac:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2201      	movs	r2, #1
 8005db2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005db6:	2300      	movs	r3, #0
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	3718      	adds	r7, #24
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}
 8005dc0:	f010803f 	.word	0xf010803f

08005dc4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b086      	sub	sp, #24
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	60f8      	str	r0, [r7, #12]
 8005dcc:	60b9      	str	r1, [r7, #8]
 8005dce:	607a      	str	r2, [r7, #4]
 8005dd0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dda:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	d101      	bne.n	8005dea <HAL_DMA_Start_IT+0x26>
 8005de6:	2302      	movs	r3, #2
 8005de8:	e048      	b.n	8005e7c <HAL_DMA_Start_IT+0xb8>
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2201      	movs	r2, #1
 8005dee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	2b01      	cmp	r3, #1
 8005dfc:	d137      	bne.n	8005e6e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2202      	movs	r2, #2
 8005e02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	68b9      	ldr	r1, [r7, #8]
 8005e12:	68f8      	ldr	r0, [r7, #12]
 8005e14:	f000 fa52 	bl	80062bc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e1c:	223f      	movs	r2, #63	@ 0x3f
 8005e1e:	409a      	lsls	r2, r3
 8005e20:	693b      	ldr	r3, [r7, #16]
 8005e22:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f042 0216 	orr.w	r2, r2, #22
 8005e32:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	695a      	ldr	r2, [r3, #20]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005e42:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d007      	beq.n	8005e5c <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f042 0208 	orr.w	r2, r2, #8
 8005e5a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f042 0201 	orr.w	r2, r2, #1
 8005e6a:	601a      	str	r2, [r3, #0]
 8005e6c:	e005      	b.n	8005e7a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	2200      	movs	r2, #0
 8005e72:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005e76:	2302      	movs	r3, #2
 8005e78:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005e7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	3718      	adds	r7, #24
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd80      	pop	{r7, pc}

08005e84 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b084      	sub	sp, #16
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e90:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005e92:	f7fe fffd 	bl	8004e90 <HAL_GetTick>
 8005e96:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005e9e:	b2db      	uxtb	r3, r3
 8005ea0:	2b02      	cmp	r3, #2
 8005ea2:	d008      	beq.n	8005eb6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2280      	movs	r2, #128	@ 0x80
 8005ea8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2200      	movs	r2, #0
 8005eae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	e052      	b.n	8005f5c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f022 0216 	bic.w	r2, r2, #22
 8005ec4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	695a      	ldr	r2, [r3, #20]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005ed4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d103      	bne.n	8005ee6 <HAL_DMA_Abort+0x62>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d007      	beq.n	8005ef6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	681a      	ldr	r2, [r3, #0]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f022 0208 	bic.w	r2, r2, #8
 8005ef4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	681a      	ldr	r2, [r3, #0]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f022 0201 	bic.w	r2, r2, #1
 8005f04:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005f06:	e013      	b.n	8005f30 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005f08:	f7fe ffc2 	bl	8004e90 <HAL_GetTick>
 8005f0c:	4602      	mov	r2, r0
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	1ad3      	subs	r3, r2, r3
 8005f12:	2b05      	cmp	r3, #5
 8005f14:	d90c      	bls.n	8005f30 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2220      	movs	r2, #32
 8005f1a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2203      	movs	r2, #3
 8005f20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2200      	movs	r2, #0
 8005f28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8005f2c:	2303      	movs	r3, #3
 8005f2e:	e015      	b.n	8005f5c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f003 0301 	and.w	r3, r3, #1
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d1e4      	bne.n	8005f08 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f42:	223f      	movs	r2, #63	@ 0x3f
 8005f44:	409a      	lsls	r2, r3
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2200      	movs	r2, #0
 8005f56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8005f5a:	2300      	movs	r3, #0
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	3710      	adds	r7, #16
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}

08005f64 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b083      	sub	sp, #12
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005f72:	b2db      	uxtb	r3, r3
 8005f74:	2b02      	cmp	r3, #2
 8005f76:	d004      	beq.n	8005f82 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2280      	movs	r2, #128	@ 0x80
 8005f7c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e00c      	b.n	8005f9c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2205      	movs	r2, #5
 8005f86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	681a      	ldr	r2, [r3, #0]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f022 0201 	bic.w	r2, r2, #1
 8005f98:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005f9a:	2300      	movs	r3, #0
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	370c      	adds	r7, #12
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr

08005fa8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b086      	sub	sp, #24
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8005fb4:	4b8e      	ldr	r3, [pc, #568]	@ (80061f0 <HAL_DMA_IRQHandler+0x248>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a8e      	ldr	r2, [pc, #568]	@ (80061f4 <HAL_DMA_IRQHandler+0x24c>)
 8005fba:	fba2 2303 	umull	r2, r3, r2, r3
 8005fbe:	0a9b      	lsrs	r3, r3, #10
 8005fc0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fc6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fd2:	2208      	movs	r2, #8
 8005fd4:	409a      	lsls	r2, r3
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	4013      	ands	r3, r2
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d01a      	beq.n	8006014 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f003 0304 	and.w	r3, r3, #4
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d013      	beq.n	8006014 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	681a      	ldr	r2, [r3, #0]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f022 0204 	bic.w	r2, r2, #4
 8005ffa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006000:	2208      	movs	r2, #8
 8006002:	409a      	lsls	r2, r3
 8006004:	693b      	ldr	r3, [r7, #16]
 8006006:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800600c:	f043 0201 	orr.w	r2, r3, #1
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006018:	2201      	movs	r2, #1
 800601a:	409a      	lsls	r2, r3
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	4013      	ands	r3, r2
 8006020:	2b00      	cmp	r3, #0
 8006022:	d012      	beq.n	800604a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	695b      	ldr	r3, [r3, #20]
 800602a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800602e:	2b00      	cmp	r3, #0
 8006030:	d00b      	beq.n	800604a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006036:	2201      	movs	r2, #1
 8006038:	409a      	lsls	r2, r3
 800603a:	693b      	ldr	r3, [r7, #16]
 800603c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006042:	f043 0202 	orr.w	r2, r3, #2
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800604e:	2204      	movs	r2, #4
 8006050:	409a      	lsls	r2, r3
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	4013      	ands	r3, r2
 8006056:	2b00      	cmp	r3, #0
 8006058:	d012      	beq.n	8006080 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f003 0302 	and.w	r3, r3, #2
 8006064:	2b00      	cmp	r3, #0
 8006066:	d00b      	beq.n	8006080 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800606c:	2204      	movs	r2, #4
 800606e:	409a      	lsls	r2, r3
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006078:	f043 0204 	orr.w	r2, r3, #4
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006084:	2210      	movs	r2, #16
 8006086:	409a      	lsls	r2, r3
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	4013      	ands	r3, r2
 800608c:	2b00      	cmp	r3, #0
 800608e:	d043      	beq.n	8006118 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f003 0308 	and.w	r3, r3, #8
 800609a:	2b00      	cmp	r3, #0
 800609c:	d03c      	beq.n	8006118 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060a2:	2210      	movs	r2, #16
 80060a4:	409a      	lsls	r2, r3
 80060a6:	693b      	ldr	r3, [r7, #16]
 80060a8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d018      	beq.n	80060ea <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d108      	bne.n	80060d8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d024      	beq.n	8006118 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	4798      	blx	r3
 80060d6:	e01f      	b.n	8006118 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d01b      	beq.n	8006118 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060e4:	6878      	ldr	r0, [r7, #4]
 80060e6:	4798      	blx	r3
 80060e8:	e016      	b.n	8006118 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d107      	bne.n	8006108 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	681a      	ldr	r2, [r3, #0]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f022 0208 	bic.w	r2, r2, #8
 8006106:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800610c:	2b00      	cmp	r3, #0
 800610e:	d003      	beq.n	8006118 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800611c:	2220      	movs	r2, #32
 800611e:	409a      	lsls	r2, r3
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	4013      	ands	r3, r2
 8006124:	2b00      	cmp	r3, #0
 8006126:	f000 808f 	beq.w	8006248 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f003 0310 	and.w	r3, r3, #16
 8006134:	2b00      	cmp	r3, #0
 8006136:	f000 8087 	beq.w	8006248 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800613e:	2220      	movs	r2, #32
 8006140:	409a      	lsls	r2, r3
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800614c:	b2db      	uxtb	r3, r3
 800614e:	2b05      	cmp	r3, #5
 8006150:	d136      	bne.n	80061c0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f022 0216 	bic.w	r2, r2, #22
 8006160:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	695a      	ldr	r2, [r3, #20]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006170:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006176:	2b00      	cmp	r3, #0
 8006178:	d103      	bne.n	8006182 <HAL_DMA_IRQHandler+0x1da>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800617e:	2b00      	cmp	r3, #0
 8006180:	d007      	beq.n	8006192 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f022 0208 	bic.w	r2, r2, #8
 8006190:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006196:	223f      	movs	r2, #63	@ 0x3f
 8006198:	409a      	lsls	r2, r3
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2201      	movs	r2, #1
 80061a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2200      	movs	r2, #0
 80061aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d07e      	beq.n	80062b4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	4798      	blx	r3
        }
        return;
 80061be:	e079      	b.n	80062b4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d01d      	beq.n	800620a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d10d      	bne.n	80061f8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d031      	beq.n	8006248 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	4798      	blx	r3
 80061ec:	e02c      	b.n	8006248 <HAL_DMA_IRQHandler+0x2a0>
 80061ee:	bf00      	nop
 80061f0:	20000878 	.word	0x20000878
 80061f4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d023      	beq.n	8006248 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	4798      	blx	r3
 8006208:	e01e      	b.n	8006248 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006214:	2b00      	cmp	r3, #0
 8006216:	d10f      	bne.n	8006238 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f022 0210 	bic.w	r2, r2, #16
 8006226:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2201      	movs	r2, #1
 800622c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2200      	movs	r2, #0
 8006234:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800623c:	2b00      	cmp	r3, #0
 800623e:	d003      	beq.n	8006248 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006244:	6878      	ldr	r0, [r7, #4]
 8006246:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800624c:	2b00      	cmp	r3, #0
 800624e:	d032      	beq.n	80062b6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006254:	f003 0301 	and.w	r3, r3, #1
 8006258:	2b00      	cmp	r3, #0
 800625a:	d022      	beq.n	80062a2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2205      	movs	r2, #5
 8006260:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f022 0201 	bic.w	r2, r2, #1
 8006272:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	3301      	adds	r3, #1
 8006278:	60bb      	str	r3, [r7, #8]
 800627a:	697a      	ldr	r2, [r7, #20]
 800627c:	429a      	cmp	r2, r3
 800627e:	d307      	bcc.n	8006290 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f003 0301 	and.w	r3, r3, #1
 800628a:	2b00      	cmp	r3, #0
 800628c:	d1f2      	bne.n	8006274 <HAL_DMA_IRQHandler+0x2cc>
 800628e:	e000      	b.n	8006292 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006290:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2201      	movs	r2, #1
 8006296:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2200      	movs	r2, #0
 800629e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d005      	beq.n	80062b6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	4798      	blx	r3
 80062b2:	e000      	b.n	80062b6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80062b4:	bf00      	nop
    }
  }
}
 80062b6:	3718      	adds	r7, #24
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bd80      	pop	{r7, pc}

080062bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80062bc:	b480      	push	{r7}
 80062be:	b085      	sub	sp, #20
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	60f8      	str	r0, [r7, #12]
 80062c4:	60b9      	str	r1, [r7, #8]
 80062c6:	607a      	str	r2, [r7, #4]
 80062c8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80062d8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	683a      	ldr	r2, [r7, #0]
 80062e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	689b      	ldr	r3, [r3, #8]
 80062e6:	2b40      	cmp	r3, #64	@ 0x40
 80062e8:	d108      	bne.n	80062fc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	687a      	ldr	r2, [r7, #4]
 80062f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	68ba      	ldr	r2, [r7, #8]
 80062f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80062fa:	e007      	b.n	800630c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	68ba      	ldr	r2, [r7, #8]
 8006302:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	687a      	ldr	r2, [r7, #4]
 800630a:	60da      	str	r2, [r3, #12]
}
 800630c:	bf00      	nop
 800630e:	3714      	adds	r7, #20
 8006310:	46bd      	mov	sp, r7
 8006312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006316:	4770      	bx	lr

08006318 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006318:	b480      	push	{r7}
 800631a:	b085      	sub	sp, #20
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	b2db      	uxtb	r3, r3
 8006326:	3b10      	subs	r3, #16
 8006328:	4a13      	ldr	r2, [pc, #76]	@ (8006378 <DMA_CalcBaseAndBitshift+0x60>)
 800632a:	fba2 2303 	umull	r2, r3, r2, r3
 800632e:	091b      	lsrs	r3, r3, #4
 8006330:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006332:	4a12      	ldr	r2, [pc, #72]	@ (800637c <DMA_CalcBaseAndBitshift+0x64>)
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	4413      	add	r3, r2
 8006338:	781b      	ldrb	r3, [r3, #0]
 800633a:	461a      	mov	r2, r3
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2b03      	cmp	r3, #3
 8006344:	d908      	bls.n	8006358 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	461a      	mov	r2, r3
 800634c:	4b0c      	ldr	r3, [pc, #48]	@ (8006380 <DMA_CalcBaseAndBitshift+0x68>)
 800634e:	4013      	ands	r3, r2
 8006350:	1d1a      	adds	r2, r3, #4
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	659a      	str	r2, [r3, #88]	@ 0x58
 8006356:	e006      	b.n	8006366 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	461a      	mov	r2, r3
 800635e:	4b08      	ldr	r3, [pc, #32]	@ (8006380 <DMA_CalcBaseAndBitshift+0x68>)
 8006360:	4013      	ands	r3, r2
 8006362:	687a      	ldr	r2, [r7, #4]
 8006364:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800636a:	4618      	mov	r0, r3
 800636c:	3714      	adds	r7, #20
 800636e:	46bd      	mov	sp, r7
 8006370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006374:	4770      	bx	lr
 8006376:	bf00      	nop
 8006378:	aaaaaaab 	.word	0xaaaaaaab
 800637c:	0801002c 	.word	0x0801002c
 8006380:	fffffc00 	.word	0xfffffc00

08006384 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006384:	b480      	push	{r7}
 8006386:	b085      	sub	sp, #20
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800638c:	2300      	movs	r3, #0
 800638e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006394:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	699b      	ldr	r3, [r3, #24]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d11f      	bne.n	80063de <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	2b03      	cmp	r3, #3
 80063a2:	d856      	bhi.n	8006452 <DMA_CheckFifoParam+0xce>
 80063a4:	a201      	add	r2, pc, #4	@ (adr r2, 80063ac <DMA_CheckFifoParam+0x28>)
 80063a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063aa:	bf00      	nop
 80063ac:	080063bd 	.word	0x080063bd
 80063b0:	080063cf 	.word	0x080063cf
 80063b4:	080063bd 	.word	0x080063bd
 80063b8:	08006453 	.word	0x08006453
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d046      	beq.n	8006456 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80063c8:	2301      	movs	r3, #1
 80063ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80063cc:	e043      	b.n	8006456 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063d2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80063d6:	d140      	bne.n	800645a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80063d8:	2301      	movs	r3, #1
 80063da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80063dc:	e03d      	b.n	800645a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	699b      	ldr	r3, [r3, #24]
 80063e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063e6:	d121      	bne.n	800642c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	2b03      	cmp	r3, #3
 80063ec:	d837      	bhi.n	800645e <DMA_CheckFifoParam+0xda>
 80063ee:	a201      	add	r2, pc, #4	@ (adr r2, 80063f4 <DMA_CheckFifoParam+0x70>)
 80063f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063f4:	08006405 	.word	0x08006405
 80063f8:	0800640b 	.word	0x0800640b
 80063fc:	08006405 	.word	0x08006405
 8006400:	0800641d 	.word	0x0800641d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	73fb      	strb	r3, [r7, #15]
      break;
 8006408:	e030      	b.n	800646c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800640e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006412:	2b00      	cmp	r3, #0
 8006414:	d025      	beq.n	8006462 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006416:	2301      	movs	r3, #1
 8006418:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800641a:	e022      	b.n	8006462 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006420:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006424:	d11f      	bne.n	8006466 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006426:	2301      	movs	r3, #1
 8006428:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800642a:	e01c      	b.n	8006466 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	2b02      	cmp	r3, #2
 8006430:	d903      	bls.n	800643a <DMA_CheckFifoParam+0xb6>
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	2b03      	cmp	r3, #3
 8006436:	d003      	beq.n	8006440 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006438:	e018      	b.n	800646c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	73fb      	strb	r3, [r7, #15]
      break;
 800643e:	e015      	b.n	800646c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006444:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006448:	2b00      	cmp	r3, #0
 800644a:	d00e      	beq.n	800646a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800644c:	2301      	movs	r3, #1
 800644e:	73fb      	strb	r3, [r7, #15]
      break;
 8006450:	e00b      	b.n	800646a <DMA_CheckFifoParam+0xe6>
      break;
 8006452:	bf00      	nop
 8006454:	e00a      	b.n	800646c <DMA_CheckFifoParam+0xe8>
      break;
 8006456:	bf00      	nop
 8006458:	e008      	b.n	800646c <DMA_CheckFifoParam+0xe8>
      break;
 800645a:	bf00      	nop
 800645c:	e006      	b.n	800646c <DMA_CheckFifoParam+0xe8>
      break;
 800645e:	bf00      	nop
 8006460:	e004      	b.n	800646c <DMA_CheckFifoParam+0xe8>
      break;
 8006462:	bf00      	nop
 8006464:	e002      	b.n	800646c <DMA_CheckFifoParam+0xe8>
      break;   
 8006466:	bf00      	nop
 8006468:	e000      	b.n	800646c <DMA_CheckFifoParam+0xe8>
      break;
 800646a:	bf00      	nop
    }
  } 
  
  return status; 
 800646c:	7bfb      	ldrb	r3, [r7, #15]
}
 800646e:	4618      	mov	r0, r3
 8006470:	3714      	adds	r7, #20
 8006472:	46bd      	mov	sp, r7
 8006474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006478:	4770      	bx	lr
 800647a:	bf00      	nop

0800647c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800647c:	b480      	push	{r7}
 800647e:	b089      	sub	sp, #36	@ 0x24
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
 8006484:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8006486:	2300      	movs	r3, #0
 8006488:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800648a:	2300      	movs	r3, #0
 800648c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800648e:	2300      	movs	r3, #0
 8006490:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8006492:	2300      	movs	r3, #0
 8006494:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8006496:	2300      	movs	r3, #0
 8006498:	61fb      	str	r3, [r7, #28]
 800649a:	e175      	b.n	8006788 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800649c:	2201      	movs	r2, #1
 800649e:	69fb      	ldr	r3, [r7, #28]
 80064a0:	fa02 f303 	lsl.w	r3, r2, r3
 80064a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	697a      	ldr	r2, [r7, #20]
 80064ac:	4013      	ands	r3, r2
 80064ae:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80064b0:	693a      	ldr	r2, [r7, #16]
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	429a      	cmp	r2, r3
 80064b6:	f040 8164 	bne.w	8006782 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	f003 0303 	and.w	r3, r3, #3
 80064c2:	2b01      	cmp	r3, #1
 80064c4:	d005      	beq.n	80064d2 <HAL_GPIO_Init+0x56>
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	685b      	ldr	r3, [r3, #4]
 80064ca:	f003 0303 	and.w	r3, r3, #3
 80064ce:	2b02      	cmp	r3, #2
 80064d0:	d130      	bne.n	8006534 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	689b      	ldr	r3, [r3, #8]
 80064d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80064d8:	69fb      	ldr	r3, [r7, #28]
 80064da:	005b      	lsls	r3, r3, #1
 80064dc:	2203      	movs	r2, #3
 80064de:	fa02 f303 	lsl.w	r3, r2, r3
 80064e2:	43db      	mvns	r3, r3
 80064e4:	69ba      	ldr	r2, [r7, #24]
 80064e6:	4013      	ands	r3, r2
 80064e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	68da      	ldr	r2, [r3, #12]
 80064ee:	69fb      	ldr	r3, [r7, #28]
 80064f0:	005b      	lsls	r3, r3, #1
 80064f2:	fa02 f303 	lsl.w	r3, r2, r3
 80064f6:	69ba      	ldr	r2, [r7, #24]
 80064f8:	4313      	orrs	r3, r2
 80064fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	69ba      	ldr	r2, [r7, #24]
 8006500:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	685b      	ldr	r3, [r3, #4]
 8006506:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006508:	2201      	movs	r2, #1
 800650a:	69fb      	ldr	r3, [r7, #28]
 800650c:	fa02 f303 	lsl.w	r3, r2, r3
 8006510:	43db      	mvns	r3, r3
 8006512:	69ba      	ldr	r2, [r7, #24]
 8006514:	4013      	ands	r3, r2
 8006516:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	091b      	lsrs	r3, r3, #4
 800651e:	f003 0201 	and.w	r2, r3, #1
 8006522:	69fb      	ldr	r3, [r7, #28]
 8006524:	fa02 f303 	lsl.w	r3, r2, r3
 8006528:	69ba      	ldr	r2, [r7, #24]
 800652a:	4313      	orrs	r3, r2
 800652c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	69ba      	ldr	r2, [r7, #24]
 8006532:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	f003 0303 	and.w	r3, r3, #3
 800653c:	2b03      	cmp	r3, #3
 800653e:	d017      	beq.n	8006570 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8006546:	69fb      	ldr	r3, [r7, #28]
 8006548:	005b      	lsls	r3, r3, #1
 800654a:	2203      	movs	r2, #3
 800654c:	fa02 f303 	lsl.w	r3, r2, r3
 8006550:	43db      	mvns	r3, r3
 8006552:	69ba      	ldr	r2, [r7, #24]
 8006554:	4013      	ands	r3, r2
 8006556:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	689a      	ldr	r2, [r3, #8]
 800655c:	69fb      	ldr	r3, [r7, #28]
 800655e:	005b      	lsls	r3, r3, #1
 8006560:	fa02 f303 	lsl.w	r3, r2, r3
 8006564:	69ba      	ldr	r2, [r7, #24]
 8006566:	4313      	orrs	r3, r2
 8006568:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	69ba      	ldr	r2, [r7, #24]
 800656e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	f003 0303 	and.w	r3, r3, #3
 8006578:	2b02      	cmp	r3, #2
 800657a:	d123      	bne.n	80065c4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800657c:	69fb      	ldr	r3, [r7, #28]
 800657e:	08da      	lsrs	r2, r3, #3
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	3208      	adds	r2, #8
 8006584:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006588:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800658a:	69fb      	ldr	r3, [r7, #28]
 800658c:	f003 0307 	and.w	r3, r3, #7
 8006590:	009b      	lsls	r3, r3, #2
 8006592:	220f      	movs	r2, #15
 8006594:	fa02 f303 	lsl.w	r3, r2, r3
 8006598:	43db      	mvns	r3, r3
 800659a:	69ba      	ldr	r2, [r7, #24]
 800659c:	4013      	ands	r3, r2
 800659e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	691a      	ldr	r2, [r3, #16]
 80065a4:	69fb      	ldr	r3, [r7, #28]
 80065a6:	f003 0307 	and.w	r3, r3, #7
 80065aa:	009b      	lsls	r3, r3, #2
 80065ac:	fa02 f303 	lsl.w	r3, r2, r3
 80065b0:	69ba      	ldr	r2, [r7, #24]
 80065b2:	4313      	orrs	r3, r2
 80065b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80065b6:	69fb      	ldr	r3, [r7, #28]
 80065b8:	08da      	lsrs	r2, r3, #3
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	3208      	adds	r2, #8
 80065be:	69b9      	ldr	r1, [r7, #24]
 80065c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80065ca:	69fb      	ldr	r3, [r7, #28]
 80065cc:	005b      	lsls	r3, r3, #1
 80065ce:	2203      	movs	r2, #3
 80065d0:	fa02 f303 	lsl.w	r3, r2, r3
 80065d4:	43db      	mvns	r3, r3
 80065d6:	69ba      	ldr	r2, [r7, #24]
 80065d8:	4013      	ands	r3, r2
 80065da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	f003 0203 	and.w	r2, r3, #3
 80065e4:	69fb      	ldr	r3, [r7, #28]
 80065e6:	005b      	lsls	r3, r3, #1
 80065e8:	fa02 f303 	lsl.w	r3, r2, r3
 80065ec:	69ba      	ldr	r2, [r7, #24]
 80065ee:	4313      	orrs	r3, r2
 80065f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	69ba      	ldr	r2, [r7, #24]
 80065f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	685b      	ldr	r3, [r3, #4]
 80065fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006600:	2b00      	cmp	r3, #0
 8006602:	f000 80be 	beq.w	8006782 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006606:	4b66      	ldr	r3, [pc, #408]	@ (80067a0 <HAL_GPIO_Init+0x324>)
 8006608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800660a:	4a65      	ldr	r2, [pc, #404]	@ (80067a0 <HAL_GPIO_Init+0x324>)
 800660c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006610:	6453      	str	r3, [r2, #68]	@ 0x44
 8006612:	4b63      	ldr	r3, [pc, #396]	@ (80067a0 <HAL_GPIO_Init+0x324>)
 8006614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006616:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800661a:	60fb      	str	r3, [r7, #12]
 800661c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800661e:	4a61      	ldr	r2, [pc, #388]	@ (80067a4 <HAL_GPIO_Init+0x328>)
 8006620:	69fb      	ldr	r3, [r7, #28]
 8006622:	089b      	lsrs	r3, r3, #2
 8006624:	3302      	adds	r3, #2
 8006626:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800662a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800662c:	69fb      	ldr	r3, [r7, #28]
 800662e:	f003 0303 	and.w	r3, r3, #3
 8006632:	009b      	lsls	r3, r3, #2
 8006634:	220f      	movs	r2, #15
 8006636:	fa02 f303 	lsl.w	r3, r2, r3
 800663a:	43db      	mvns	r3, r3
 800663c:	69ba      	ldr	r2, [r7, #24]
 800663e:	4013      	ands	r3, r2
 8006640:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	4a58      	ldr	r2, [pc, #352]	@ (80067a8 <HAL_GPIO_Init+0x32c>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d037      	beq.n	80066ba <HAL_GPIO_Init+0x23e>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	4a57      	ldr	r2, [pc, #348]	@ (80067ac <HAL_GPIO_Init+0x330>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d031      	beq.n	80066b6 <HAL_GPIO_Init+0x23a>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	4a56      	ldr	r2, [pc, #344]	@ (80067b0 <HAL_GPIO_Init+0x334>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d02b      	beq.n	80066b2 <HAL_GPIO_Init+0x236>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	4a55      	ldr	r2, [pc, #340]	@ (80067b4 <HAL_GPIO_Init+0x338>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d025      	beq.n	80066ae <HAL_GPIO_Init+0x232>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	4a54      	ldr	r2, [pc, #336]	@ (80067b8 <HAL_GPIO_Init+0x33c>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d01f      	beq.n	80066aa <HAL_GPIO_Init+0x22e>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4a53      	ldr	r2, [pc, #332]	@ (80067bc <HAL_GPIO_Init+0x340>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d019      	beq.n	80066a6 <HAL_GPIO_Init+0x22a>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	4a52      	ldr	r2, [pc, #328]	@ (80067c0 <HAL_GPIO_Init+0x344>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d013      	beq.n	80066a2 <HAL_GPIO_Init+0x226>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	4a51      	ldr	r2, [pc, #324]	@ (80067c4 <HAL_GPIO_Init+0x348>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d00d      	beq.n	800669e <HAL_GPIO_Init+0x222>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	4a50      	ldr	r2, [pc, #320]	@ (80067c8 <HAL_GPIO_Init+0x34c>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d007      	beq.n	800669a <HAL_GPIO_Init+0x21e>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	4a4f      	ldr	r2, [pc, #316]	@ (80067cc <HAL_GPIO_Init+0x350>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d101      	bne.n	8006696 <HAL_GPIO_Init+0x21a>
 8006692:	2309      	movs	r3, #9
 8006694:	e012      	b.n	80066bc <HAL_GPIO_Init+0x240>
 8006696:	230a      	movs	r3, #10
 8006698:	e010      	b.n	80066bc <HAL_GPIO_Init+0x240>
 800669a:	2308      	movs	r3, #8
 800669c:	e00e      	b.n	80066bc <HAL_GPIO_Init+0x240>
 800669e:	2307      	movs	r3, #7
 80066a0:	e00c      	b.n	80066bc <HAL_GPIO_Init+0x240>
 80066a2:	2306      	movs	r3, #6
 80066a4:	e00a      	b.n	80066bc <HAL_GPIO_Init+0x240>
 80066a6:	2305      	movs	r3, #5
 80066a8:	e008      	b.n	80066bc <HAL_GPIO_Init+0x240>
 80066aa:	2304      	movs	r3, #4
 80066ac:	e006      	b.n	80066bc <HAL_GPIO_Init+0x240>
 80066ae:	2303      	movs	r3, #3
 80066b0:	e004      	b.n	80066bc <HAL_GPIO_Init+0x240>
 80066b2:	2302      	movs	r3, #2
 80066b4:	e002      	b.n	80066bc <HAL_GPIO_Init+0x240>
 80066b6:	2301      	movs	r3, #1
 80066b8:	e000      	b.n	80066bc <HAL_GPIO_Init+0x240>
 80066ba:	2300      	movs	r3, #0
 80066bc:	69fa      	ldr	r2, [r7, #28]
 80066be:	f002 0203 	and.w	r2, r2, #3
 80066c2:	0092      	lsls	r2, r2, #2
 80066c4:	4093      	lsls	r3, r2
 80066c6:	69ba      	ldr	r2, [r7, #24]
 80066c8:	4313      	orrs	r3, r2
 80066ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80066cc:	4935      	ldr	r1, [pc, #212]	@ (80067a4 <HAL_GPIO_Init+0x328>)
 80066ce:	69fb      	ldr	r3, [r7, #28]
 80066d0:	089b      	lsrs	r3, r3, #2
 80066d2:	3302      	adds	r3, #2
 80066d4:	69ba      	ldr	r2, [r7, #24]
 80066d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80066da:	4b3d      	ldr	r3, [pc, #244]	@ (80067d0 <HAL_GPIO_Init+0x354>)
 80066dc:	689b      	ldr	r3, [r3, #8]
 80066de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	43db      	mvns	r3, r3
 80066e4:	69ba      	ldr	r2, [r7, #24]
 80066e6:	4013      	ands	r3, r2
 80066e8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	685b      	ldr	r3, [r3, #4]
 80066ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d003      	beq.n	80066fe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80066f6:	69ba      	ldr	r2, [r7, #24]
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	4313      	orrs	r3, r2
 80066fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80066fe:	4a34      	ldr	r2, [pc, #208]	@ (80067d0 <HAL_GPIO_Init+0x354>)
 8006700:	69bb      	ldr	r3, [r7, #24]
 8006702:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006704:	4b32      	ldr	r3, [pc, #200]	@ (80067d0 <HAL_GPIO_Init+0x354>)
 8006706:	68db      	ldr	r3, [r3, #12]
 8006708:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	43db      	mvns	r3, r3
 800670e:	69ba      	ldr	r2, [r7, #24]
 8006710:	4013      	ands	r3, r2
 8006712:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800671c:	2b00      	cmp	r3, #0
 800671e:	d003      	beq.n	8006728 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8006720:	69ba      	ldr	r2, [r7, #24]
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	4313      	orrs	r3, r2
 8006726:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006728:	4a29      	ldr	r2, [pc, #164]	@ (80067d0 <HAL_GPIO_Init+0x354>)
 800672a:	69bb      	ldr	r3, [r7, #24]
 800672c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800672e:	4b28      	ldr	r3, [pc, #160]	@ (80067d0 <HAL_GPIO_Init+0x354>)
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	43db      	mvns	r3, r3
 8006738:	69ba      	ldr	r2, [r7, #24]
 800673a:	4013      	ands	r3, r2
 800673c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006746:	2b00      	cmp	r3, #0
 8006748:	d003      	beq.n	8006752 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800674a:	69ba      	ldr	r2, [r7, #24]
 800674c:	693b      	ldr	r3, [r7, #16]
 800674e:	4313      	orrs	r3, r2
 8006750:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006752:	4a1f      	ldr	r2, [pc, #124]	@ (80067d0 <HAL_GPIO_Init+0x354>)
 8006754:	69bb      	ldr	r3, [r7, #24]
 8006756:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006758:	4b1d      	ldr	r3, [pc, #116]	@ (80067d0 <HAL_GPIO_Init+0x354>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800675e:	693b      	ldr	r3, [r7, #16]
 8006760:	43db      	mvns	r3, r3
 8006762:	69ba      	ldr	r2, [r7, #24]
 8006764:	4013      	ands	r3, r2
 8006766:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006770:	2b00      	cmp	r3, #0
 8006772:	d003      	beq.n	800677c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8006774:	69ba      	ldr	r2, [r7, #24]
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	4313      	orrs	r3, r2
 800677a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800677c:	4a14      	ldr	r2, [pc, #80]	@ (80067d0 <HAL_GPIO_Init+0x354>)
 800677e:	69bb      	ldr	r3, [r7, #24]
 8006780:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8006782:	69fb      	ldr	r3, [r7, #28]
 8006784:	3301      	adds	r3, #1
 8006786:	61fb      	str	r3, [r7, #28]
 8006788:	69fb      	ldr	r3, [r7, #28]
 800678a:	2b0f      	cmp	r3, #15
 800678c:	f67f ae86 	bls.w	800649c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8006790:	bf00      	nop
 8006792:	bf00      	nop
 8006794:	3724      	adds	r7, #36	@ 0x24
 8006796:	46bd      	mov	sp, r7
 8006798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679c:	4770      	bx	lr
 800679e:	bf00      	nop
 80067a0:	40023800 	.word	0x40023800
 80067a4:	40013800 	.word	0x40013800
 80067a8:	40020000 	.word	0x40020000
 80067ac:	40020400 	.word	0x40020400
 80067b0:	40020800 	.word	0x40020800
 80067b4:	40020c00 	.word	0x40020c00
 80067b8:	40021000 	.word	0x40021000
 80067bc:	40021400 	.word	0x40021400
 80067c0:	40021800 	.word	0x40021800
 80067c4:	40021c00 	.word	0x40021c00
 80067c8:	40022000 	.word	0x40022000
 80067cc:	40022400 	.word	0x40022400
 80067d0:	40013c00 	.word	0x40013c00

080067d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b085      	sub	sp, #20
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
 80067dc:	460b      	mov	r3, r1
 80067de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	691a      	ldr	r2, [r3, #16]
 80067e4:	887b      	ldrh	r3, [r7, #2]
 80067e6:	4013      	ands	r3, r2
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d002      	beq.n	80067f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80067ec:	2301      	movs	r3, #1
 80067ee:	73fb      	strb	r3, [r7, #15]
 80067f0:	e001      	b.n	80067f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80067f2:	2300      	movs	r3, #0
 80067f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80067f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	3714      	adds	r7, #20
 80067fc:	46bd      	mov	sp, r7
 80067fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006802:	4770      	bx	lr

08006804 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006804:	b480      	push	{r7}
 8006806:	b083      	sub	sp, #12
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	460b      	mov	r3, r1
 800680e:	807b      	strh	r3, [r7, #2]
 8006810:	4613      	mov	r3, r2
 8006812:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006814:	787b      	ldrb	r3, [r7, #1]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d003      	beq.n	8006822 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800681a:	887a      	ldrh	r2, [r7, #2]
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8006820:	e003      	b.n	800682a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8006822:	887b      	ldrh	r3, [r7, #2]
 8006824:	041a      	lsls	r2, r3, #16
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	619a      	str	r2, [r3, #24]
}
 800682a:	bf00      	nop
 800682c:	370c      	adds	r7, #12
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr
	...

08006838 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b082      	sub	sp, #8
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d101      	bne.n	800684a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006846:	2301      	movs	r3, #1
 8006848:	e08b      	b.n	8006962 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006850:	b2db      	uxtb	r3, r3
 8006852:	2b00      	cmp	r3, #0
 8006854:	d106      	bne.n	8006864 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2200      	movs	r2, #0
 800685a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f7fd f9ba 	bl	8003bd8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2224      	movs	r2, #36	@ 0x24
 8006868:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	681a      	ldr	r2, [r3, #0]
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f022 0201 	bic.w	r2, r2, #1
 800687a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	685a      	ldr	r2, [r3, #4]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006888:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	689a      	ldr	r2, [r3, #8]
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006898:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	68db      	ldr	r3, [r3, #12]
 800689e:	2b01      	cmp	r3, #1
 80068a0:	d107      	bne.n	80068b2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	689a      	ldr	r2, [r3, #8]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80068ae:	609a      	str	r2, [r3, #8]
 80068b0:	e006      	b.n	80068c0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	689a      	ldr	r2, [r3, #8]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80068be:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	68db      	ldr	r3, [r3, #12]
 80068c4:	2b02      	cmp	r3, #2
 80068c6:	d108      	bne.n	80068da <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	685a      	ldr	r2, [r3, #4]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80068d6:	605a      	str	r2, [r3, #4]
 80068d8:	e007      	b.n	80068ea <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	685a      	ldr	r2, [r3, #4]
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80068e8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	6859      	ldr	r1, [r3, #4]
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681a      	ldr	r2, [r3, #0]
 80068f4:	4b1d      	ldr	r3, [pc, #116]	@ (800696c <HAL_I2C_Init+0x134>)
 80068f6:	430b      	orrs	r3, r1
 80068f8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	68da      	ldr	r2, [r3, #12]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006908:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	691a      	ldr	r2, [r3, #16]
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	695b      	ldr	r3, [r3, #20]
 8006912:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	699b      	ldr	r3, [r3, #24]
 800691a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	430a      	orrs	r2, r1
 8006922:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	69d9      	ldr	r1, [r3, #28]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6a1a      	ldr	r2, [r3, #32]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	430a      	orrs	r2, r1
 8006932:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	681a      	ldr	r2, [r3, #0]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f042 0201 	orr.w	r2, r2, #1
 8006942:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2200      	movs	r2, #0
 8006948:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2220      	movs	r2, #32
 800694e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2200      	movs	r2, #0
 8006956:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2200      	movs	r2, #0
 800695c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006960:	2300      	movs	r3, #0
}
 8006962:	4618      	mov	r0, r3
 8006964:	3708      	adds	r7, #8
 8006966:	46bd      	mov	sp, r7
 8006968:	bd80      	pop	{r7, pc}
 800696a:	bf00      	nop
 800696c:	02008000 	.word	0x02008000

08006970 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b088      	sub	sp, #32
 8006974:	af02      	add	r7, sp, #8
 8006976:	60f8      	str	r0, [r7, #12]
 8006978:	607a      	str	r2, [r7, #4]
 800697a:	461a      	mov	r2, r3
 800697c:	460b      	mov	r3, r1
 800697e:	817b      	strh	r3, [r7, #10]
 8006980:	4613      	mov	r3, r2
 8006982:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800698a:	b2db      	uxtb	r3, r3
 800698c:	2b20      	cmp	r3, #32
 800698e:	f040 80fd 	bne.w	8006b8c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006998:	2b01      	cmp	r3, #1
 800699a:	d101      	bne.n	80069a0 <HAL_I2C_Master_Transmit+0x30>
 800699c:	2302      	movs	r3, #2
 800699e:	e0f6      	b.n	8006b8e <HAL_I2C_Master_Transmit+0x21e>
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	2201      	movs	r2, #1
 80069a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80069a8:	f7fe fa72 	bl	8004e90 <HAL_GetTick>
 80069ac:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	9300      	str	r3, [sp, #0]
 80069b2:	2319      	movs	r3, #25
 80069b4:	2201      	movs	r2, #1
 80069b6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80069ba:	68f8      	ldr	r0, [r7, #12]
 80069bc:	f000 fa0a 	bl	8006dd4 <I2C_WaitOnFlagUntilTimeout>
 80069c0:	4603      	mov	r3, r0
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d001      	beq.n	80069ca <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80069c6:	2301      	movs	r3, #1
 80069c8:	e0e1      	b.n	8006b8e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	2221      	movs	r2, #33	@ 0x21
 80069ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	2210      	movs	r2, #16
 80069d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	2200      	movs	r2, #0
 80069de:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	687a      	ldr	r2, [r7, #4]
 80069e4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	893a      	ldrh	r2, [r7, #8]
 80069ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	2200      	movs	r2, #0
 80069f0:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069f6:	b29b      	uxth	r3, r3
 80069f8:	2bff      	cmp	r3, #255	@ 0xff
 80069fa:	d906      	bls.n	8006a0a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	22ff      	movs	r2, #255	@ 0xff
 8006a00:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8006a02:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006a06:	617b      	str	r3, [r7, #20]
 8006a08:	e007      	b.n	8006a1a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a0e:	b29a      	uxth	r2, r3
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8006a14:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006a18:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d024      	beq.n	8006a6c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a26:	781a      	ldrb	r2, [r3, #0]
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a32:	1c5a      	adds	r2, r3, #1
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a3c:	b29b      	uxth	r3, r3
 8006a3e:	3b01      	subs	r3, #1
 8006a40:	b29a      	uxth	r2, r3
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a4a:	3b01      	subs	r3, #1
 8006a4c:	b29a      	uxth	r2, r3
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a56:	b2db      	uxtb	r3, r3
 8006a58:	3301      	adds	r3, #1
 8006a5a:	b2da      	uxtb	r2, r3
 8006a5c:	8979      	ldrh	r1, [r7, #10]
 8006a5e:	4b4e      	ldr	r3, [pc, #312]	@ (8006b98 <HAL_I2C_Master_Transmit+0x228>)
 8006a60:	9300      	str	r3, [sp, #0]
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	68f8      	ldr	r0, [r7, #12]
 8006a66:	f000 fc05 	bl	8007274 <I2C_TransferConfig>
 8006a6a:	e066      	b.n	8006b3a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a70:	b2da      	uxtb	r2, r3
 8006a72:	8979      	ldrh	r1, [r7, #10]
 8006a74:	4b48      	ldr	r3, [pc, #288]	@ (8006b98 <HAL_I2C_Master_Transmit+0x228>)
 8006a76:	9300      	str	r3, [sp, #0]
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	68f8      	ldr	r0, [r7, #12]
 8006a7c:	f000 fbfa 	bl	8007274 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8006a80:	e05b      	b.n	8006b3a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a82:	693a      	ldr	r2, [r7, #16]
 8006a84:	6a39      	ldr	r1, [r7, #32]
 8006a86:	68f8      	ldr	r0, [r7, #12]
 8006a88:	f000 f9fd 	bl	8006e86 <I2C_WaitOnTXISFlagUntilTimeout>
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d001      	beq.n	8006a96 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8006a92:	2301      	movs	r3, #1
 8006a94:	e07b      	b.n	8006b8e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a9a:	781a      	ldrb	r2, [r3, #0]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aa6:	1c5a      	adds	r2, r3, #1
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ab0:	b29b      	uxth	r3, r3
 8006ab2:	3b01      	subs	r3, #1
 8006ab4:	b29a      	uxth	r2, r3
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006abe:	3b01      	subs	r3, #1
 8006ac0:	b29a      	uxth	r2, r3
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006aca:	b29b      	uxth	r3, r3
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d034      	beq.n	8006b3a <HAL_I2C_Master_Transmit+0x1ca>
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d130      	bne.n	8006b3a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006ad8:	693b      	ldr	r3, [r7, #16]
 8006ada:	9300      	str	r3, [sp, #0]
 8006adc:	6a3b      	ldr	r3, [r7, #32]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	2180      	movs	r1, #128	@ 0x80
 8006ae2:	68f8      	ldr	r0, [r7, #12]
 8006ae4:	f000 f976 	bl	8006dd4 <I2C_WaitOnFlagUntilTimeout>
 8006ae8:	4603      	mov	r3, r0
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d001      	beq.n	8006af2 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8006aee:	2301      	movs	r3, #1
 8006af0:	e04d      	b.n	8006b8e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006af6:	b29b      	uxth	r3, r3
 8006af8:	2bff      	cmp	r3, #255	@ 0xff
 8006afa:	d90e      	bls.n	8006b1a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	22ff      	movs	r2, #255	@ 0xff
 8006b00:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b06:	b2da      	uxtb	r2, r3
 8006b08:	8979      	ldrh	r1, [r7, #10]
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	9300      	str	r3, [sp, #0]
 8006b0e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006b12:	68f8      	ldr	r0, [r7, #12]
 8006b14:	f000 fbae 	bl	8007274 <I2C_TransferConfig>
 8006b18:	e00f      	b.n	8006b3a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b1e:	b29a      	uxth	r2, r3
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b28:	b2da      	uxtb	r2, r3
 8006b2a:	8979      	ldrh	r1, [r7, #10]
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	9300      	str	r3, [sp, #0]
 8006b30:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006b34:	68f8      	ldr	r0, [r7, #12]
 8006b36:	f000 fb9d 	bl	8007274 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b3e:	b29b      	uxth	r3, r3
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d19e      	bne.n	8006a82 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b44:	693a      	ldr	r2, [r7, #16]
 8006b46:	6a39      	ldr	r1, [r7, #32]
 8006b48:	68f8      	ldr	r0, [r7, #12]
 8006b4a:	f000 f9e3 	bl	8006f14 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006b4e:	4603      	mov	r3, r0
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d001      	beq.n	8006b58 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8006b54:	2301      	movs	r3, #1
 8006b56:	e01a      	b.n	8006b8e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	2220      	movs	r2, #32
 8006b5e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	6859      	ldr	r1, [r3, #4]
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681a      	ldr	r2, [r3, #0]
 8006b6a:	4b0c      	ldr	r3, [pc, #48]	@ (8006b9c <HAL_I2C_Master_Transmit+0x22c>)
 8006b6c:	400b      	ands	r3, r1
 8006b6e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	2220      	movs	r2, #32
 8006b74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	2200      	movs	r2, #0
 8006b84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006b88:	2300      	movs	r3, #0
 8006b8a:	e000      	b.n	8006b8e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8006b8c:	2302      	movs	r3, #2
  }
}
 8006b8e:	4618      	mov	r0, r3
 8006b90:	3718      	adds	r7, #24
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bd80      	pop	{r7, pc}
 8006b96:	bf00      	nop
 8006b98:	80002000 	.word	0x80002000
 8006b9c:	fe00e800 	.word	0xfe00e800

08006ba0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b088      	sub	sp, #32
 8006ba4:	af02      	add	r7, sp, #8
 8006ba6:	60f8      	str	r0, [r7, #12]
 8006ba8:	607a      	str	r2, [r7, #4]
 8006baa:	461a      	mov	r2, r3
 8006bac:	460b      	mov	r3, r1
 8006bae:	817b      	strh	r3, [r7, #10]
 8006bb0:	4613      	mov	r3, r2
 8006bb2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bba:	b2db      	uxtb	r3, r3
 8006bbc:	2b20      	cmp	r3, #32
 8006bbe:	f040 80db 	bne.w	8006d78 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006bc8:	2b01      	cmp	r3, #1
 8006bca:	d101      	bne.n	8006bd0 <HAL_I2C_Master_Receive+0x30>
 8006bcc:	2302      	movs	r3, #2
 8006bce:	e0d4      	b.n	8006d7a <HAL_I2C_Master_Receive+0x1da>
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006bd8:	f7fe f95a 	bl	8004e90 <HAL_GetTick>
 8006bdc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006bde:	697b      	ldr	r3, [r7, #20]
 8006be0:	9300      	str	r3, [sp, #0]
 8006be2:	2319      	movs	r3, #25
 8006be4:	2201      	movs	r2, #1
 8006be6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006bea:	68f8      	ldr	r0, [r7, #12]
 8006bec:	f000 f8f2 	bl	8006dd4 <I2C_WaitOnFlagUntilTimeout>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d001      	beq.n	8006bfa <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	e0bf      	b.n	8006d7a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	2222      	movs	r2, #34	@ 0x22
 8006bfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	2210      	movs	r2, #16
 8006c06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	687a      	ldr	r2, [r7, #4]
 8006c14:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	893a      	ldrh	r2, [r7, #8]
 8006c1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	2bff      	cmp	r3, #255	@ 0xff
 8006c2a:	d90e      	bls.n	8006c4a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2201      	movs	r2, #1
 8006c30:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c36:	b2da      	uxtb	r2, r3
 8006c38:	8979      	ldrh	r1, [r7, #10]
 8006c3a:	4b52      	ldr	r3, [pc, #328]	@ (8006d84 <HAL_I2C_Master_Receive+0x1e4>)
 8006c3c:	9300      	str	r3, [sp, #0]
 8006c3e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006c42:	68f8      	ldr	r0, [r7, #12]
 8006c44:	f000 fb16 	bl	8007274 <I2C_TransferConfig>
 8006c48:	e06d      	b.n	8006d26 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c4e:	b29a      	uxth	r2, r3
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c58:	b2da      	uxtb	r2, r3
 8006c5a:	8979      	ldrh	r1, [r7, #10]
 8006c5c:	4b49      	ldr	r3, [pc, #292]	@ (8006d84 <HAL_I2C_Master_Receive+0x1e4>)
 8006c5e:	9300      	str	r3, [sp, #0]
 8006c60:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006c64:	68f8      	ldr	r0, [r7, #12]
 8006c66:	f000 fb05 	bl	8007274 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8006c6a:	e05c      	b.n	8006d26 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c6c:	697a      	ldr	r2, [r7, #20]
 8006c6e:	6a39      	ldr	r1, [r7, #32]
 8006c70:	68f8      	ldr	r0, [r7, #12]
 8006c72:	f000 f993 	bl	8006f9c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006c76:	4603      	mov	r3, r0
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d001      	beq.n	8006c80 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	e07c      	b.n	8006d7a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c8a:	b2d2      	uxtb	r2, r2
 8006c8c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c92:	1c5a      	adds	r2, r3, #1
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c9c:	3b01      	subs	r3, #1
 8006c9e:	b29a      	uxth	r2, r3
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ca8:	b29b      	uxth	r3, r3
 8006caa:	3b01      	subs	r3, #1
 8006cac:	b29a      	uxth	r2, r3
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cb6:	b29b      	uxth	r3, r3
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d034      	beq.n	8006d26 <HAL_I2C_Master_Receive+0x186>
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d130      	bne.n	8006d26 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006cc4:	697b      	ldr	r3, [r7, #20]
 8006cc6:	9300      	str	r3, [sp, #0]
 8006cc8:	6a3b      	ldr	r3, [r7, #32]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	2180      	movs	r1, #128	@ 0x80
 8006cce:	68f8      	ldr	r0, [r7, #12]
 8006cd0:	f000 f880 	bl	8006dd4 <I2C_WaitOnFlagUntilTimeout>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d001      	beq.n	8006cde <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8006cda:	2301      	movs	r3, #1
 8006cdc:	e04d      	b.n	8006d7a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ce2:	b29b      	uxth	r3, r3
 8006ce4:	2bff      	cmp	r3, #255	@ 0xff
 8006ce6:	d90e      	bls.n	8006d06 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	22ff      	movs	r2, #255	@ 0xff
 8006cec:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cf2:	b2da      	uxtb	r2, r3
 8006cf4:	8979      	ldrh	r1, [r7, #10]
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	9300      	str	r3, [sp, #0]
 8006cfa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006cfe:	68f8      	ldr	r0, [r7, #12]
 8006d00:	f000 fab8 	bl	8007274 <I2C_TransferConfig>
 8006d04:	e00f      	b.n	8006d26 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d0a:	b29a      	uxth	r2, r3
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d14:	b2da      	uxtb	r2, r3
 8006d16:	8979      	ldrh	r1, [r7, #10]
 8006d18:	2300      	movs	r3, #0
 8006d1a:	9300      	str	r3, [sp, #0]
 8006d1c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006d20:	68f8      	ldr	r0, [r7, #12]
 8006d22:	f000 faa7 	bl	8007274 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d2a:	b29b      	uxth	r3, r3
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d19d      	bne.n	8006c6c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d30:	697a      	ldr	r2, [r7, #20]
 8006d32:	6a39      	ldr	r1, [r7, #32]
 8006d34:	68f8      	ldr	r0, [r7, #12]
 8006d36:	f000 f8ed 	bl	8006f14 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d001      	beq.n	8006d44 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8006d40:	2301      	movs	r3, #1
 8006d42:	e01a      	b.n	8006d7a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	2220      	movs	r2, #32
 8006d4a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	6859      	ldr	r1, [r3, #4]
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681a      	ldr	r2, [r3, #0]
 8006d56:	4b0c      	ldr	r3, [pc, #48]	@ (8006d88 <HAL_I2C_Master_Receive+0x1e8>)
 8006d58:	400b      	ands	r3, r1
 8006d5a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2220      	movs	r2, #32
 8006d60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2200      	movs	r2, #0
 8006d68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006d74:	2300      	movs	r3, #0
 8006d76:	e000      	b.n	8006d7a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8006d78:	2302      	movs	r3, #2
  }
}
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	3718      	adds	r7, #24
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	bd80      	pop	{r7, pc}
 8006d82:	bf00      	nop
 8006d84:	80002400 	.word	0x80002400
 8006d88:	fe00e800 	.word	0xfe00e800

08006d8c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b083      	sub	sp, #12
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	699b      	ldr	r3, [r3, #24]
 8006d9a:	f003 0302 	and.w	r3, r3, #2
 8006d9e:	2b02      	cmp	r3, #2
 8006da0:	d103      	bne.n	8006daa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	2200      	movs	r2, #0
 8006da8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	699b      	ldr	r3, [r3, #24]
 8006db0:	f003 0301 	and.w	r3, r3, #1
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	d007      	beq.n	8006dc8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	699a      	ldr	r2, [r3, #24]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f042 0201 	orr.w	r2, r2, #1
 8006dc6:	619a      	str	r2, [r3, #24]
  }
}
 8006dc8:	bf00      	nop
 8006dca:	370c      	adds	r7, #12
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd2:	4770      	bx	lr

08006dd4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b084      	sub	sp, #16
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	60f8      	str	r0, [r7, #12]
 8006ddc:	60b9      	str	r1, [r7, #8]
 8006dde:	603b      	str	r3, [r7, #0]
 8006de0:	4613      	mov	r3, r2
 8006de2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006de4:	e03b      	b.n	8006e5e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006de6:	69ba      	ldr	r2, [r7, #24]
 8006de8:	6839      	ldr	r1, [r7, #0]
 8006dea:	68f8      	ldr	r0, [r7, #12]
 8006dec:	f000 f962 	bl	80070b4 <I2C_IsErrorOccurred>
 8006df0:	4603      	mov	r3, r0
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d001      	beq.n	8006dfa <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8006df6:	2301      	movs	r3, #1
 8006df8:	e041      	b.n	8006e7e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e00:	d02d      	beq.n	8006e5e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e02:	f7fe f845 	bl	8004e90 <HAL_GetTick>
 8006e06:	4602      	mov	r2, r0
 8006e08:	69bb      	ldr	r3, [r7, #24]
 8006e0a:	1ad3      	subs	r3, r2, r3
 8006e0c:	683a      	ldr	r2, [r7, #0]
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	d302      	bcc.n	8006e18 <I2C_WaitOnFlagUntilTimeout+0x44>
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d122      	bne.n	8006e5e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	699a      	ldr	r2, [r3, #24]
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	4013      	ands	r3, r2
 8006e22:	68ba      	ldr	r2, [r7, #8]
 8006e24:	429a      	cmp	r2, r3
 8006e26:	bf0c      	ite	eq
 8006e28:	2301      	moveq	r3, #1
 8006e2a:	2300      	movne	r3, #0
 8006e2c:	b2db      	uxtb	r3, r3
 8006e2e:	461a      	mov	r2, r3
 8006e30:	79fb      	ldrb	r3, [r7, #7]
 8006e32:	429a      	cmp	r2, r3
 8006e34:	d113      	bne.n	8006e5e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e3a:	f043 0220 	orr.w	r2, r3, #32
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	2220      	movs	r2, #32
 8006e46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	2200      	movs	r2, #0
 8006e56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	e00f      	b.n	8006e7e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	699a      	ldr	r2, [r3, #24]
 8006e64:	68bb      	ldr	r3, [r7, #8]
 8006e66:	4013      	ands	r3, r2
 8006e68:	68ba      	ldr	r2, [r7, #8]
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	bf0c      	ite	eq
 8006e6e:	2301      	moveq	r3, #1
 8006e70:	2300      	movne	r3, #0
 8006e72:	b2db      	uxtb	r3, r3
 8006e74:	461a      	mov	r2, r3
 8006e76:	79fb      	ldrb	r3, [r7, #7]
 8006e78:	429a      	cmp	r2, r3
 8006e7a:	d0b4      	beq.n	8006de6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e7c:	2300      	movs	r3, #0
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	3710      	adds	r7, #16
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}

08006e86 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006e86:	b580      	push	{r7, lr}
 8006e88:	b084      	sub	sp, #16
 8006e8a:	af00      	add	r7, sp, #0
 8006e8c:	60f8      	str	r0, [r7, #12]
 8006e8e:	60b9      	str	r1, [r7, #8]
 8006e90:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006e92:	e033      	b.n	8006efc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e94:	687a      	ldr	r2, [r7, #4]
 8006e96:	68b9      	ldr	r1, [r7, #8]
 8006e98:	68f8      	ldr	r0, [r7, #12]
 8006e9a:	f000 f90b 	bl	80070b4 <I2C_IsErrorOccurred>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d001      	beq.n	8006ea8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006ea4:	2301      	movs	r3, #1
 8006ea6:	e031      	b.n	8006f0c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eae:	d025      	beq.n	8006efc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006eb0:	f7fd ffee 	bl	8004e90 <HAL_GetTick>
 8006eb4:	4602      	mov	r2, r0
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	1ad3      	subs	r3, r2, r3
 8006eba:	68ba      	ldr	r2, [r7, #8]
 8006ebc:	429a      	cmp	r2, r3
 8006ebe:	d302      	bcc.n	8006ec6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d11a      	bne.n	8006efc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	699b      	ldr	r3, [r3, #24]
 8006ecc:	f003 0302 	and.w	r3, r3, #2
 8006ed0:	2b02      	cmp	r3, #2
 8006ed2:	d013      	beq.n	8006efc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ed8:	f043 0220 	orr.w	r2, r3, #32
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	2220      	movs	r2, #32
 8006ee4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	2200      	movs	r2, #0
 8006eec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006ef8:	2301      	movs	r3, #1
 8006efa:	e007      	b.n	8006f0c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	699b      	ldr	r3, [r3, #24]
 8006f02:	f003 0302 	and.w	r3, r3, #2
 8006f06:	2b02      	cmp	r3, #2
 8006f08:	d1c4      	bne.n	8006e94 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006f0a:	2300      	movs	r3, #0
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	3710      	adds	r7, #16
 8006f10:	46bd      	mov	sp, r7
 8006f12:	bd80      	pop	{r7, pc}

08006f14 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b084      	sub	sp, #16
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	60f8      	str	r0, [r7, #12]
 8006f1c:	60b9      	str	r1, [r7, #8]
 8006f1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006f20:	e02f      	b.n	8006f82 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f22:	687a      	ldr	r2, [r7, #4]
 8006f24:	68b9      	ldr	r1, [r7, #8]
 8006f26:	68f8      	ldr	r0, [r7, #12]
 8006f28:	f000 f8c4 	bl	80070b4 <I2C_IsErrorOccurred>
 8006f2c:	4603      	mov	r3, r0
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d001      	beq.n	8006f36 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006f32:	2301      	movs	r3, #1
 8006f34:	e02d      	b.n	8006f92 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f36:	f7fd ffab 	bl	8004e90 <HAL_GetTick>
 8006f3a:	4602      	mov	r2, r0
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	1ad3      	subs	r3, r2, r3
 8006f40:	68ba      	ldr	r2, [r7, #8]
 8006f42:	429a      	cmp	r2, r3
 8006f44:	d302      	bcc.n	8006f4c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d11a      	bne.n	8006f82 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	699b      	ldr	r3, [r3, #24]
 8006f52:	f003 0320 	and.w	r3, r3, #32
 8006f56:	2b20      	cmp	r3, #32
 8006f58:	d013      	beq.n	8006f82 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f5e:	f043 0220 	orr.w	r2, r3, #32
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2220      	movs	r2, #32
 8006f6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	2200      	movs	r2, #0
 8006f72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	e007      	b.n	8006f92 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	699b      	ldr	r3, [r3, #24]
 8006f88:	f003 0320 	and.w	r3, r3, #32
 8006f8c:	2b20      	cmp	r3, #32
 8006f8e:	d1c8      	bne.n	8006f22 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006f90:	2300      	movs	r3, #0
}
 8006f92:	4618      	mov	r0, r3
 8006f94:	3710      	adds	r7, #16
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}
	...

08006f9c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b086      	sub	sp, #24
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	60f8      	str	r0, [r7, #12]
 8006fa4:	60b9      	str	r1, [r7, #8]
 8006fa6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006fa8:	2300      	movs	r3, #0
 8006faa:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8006fac:	e071      	b.n	8007092 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006fae:	687a      	ldr	r2, [r7, #4]
 8006fb0:	68b9      	ldr	r1, [r7, #8]
 8006fb2:	68f8      	ldr	r0, [r7, #12]
 8006fb4:	f000 f87e 	bl	80070b4 <I2C_IsErrorOccurred>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d001      	beq.n	8006fc2 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	699b      	ldr	r3, [r3, #24]
 8006fc8:	f003 0320 	and.w	r3, r3, #32
 8006fcc:	2b20      	cmp	r3, #32
 8006fce:	d13b      	bne.n	8007048 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8006fd0:	7dfb      	ldrb	r3, [r7, #23]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d138      	bne.n	8007048 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	699b      	ldr	r3, [r3, #24]
 8006fdc:	f003 0304 	and.w	r3, r3, #4
 8006fe0:	2b04      	cmp	r3, #4
 8006fe2:	d105      	bne.n	8006ff0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d001      	beq.n	8006ff0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8006fec:	2300      	movs	r3, #0
 8006fee:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	699b      	ldr	r3, [r3, #24]
 8006ff6:	f003 0310 	and.w	r3, r3, #16
 8006ffa:	2b10      	cmp	r3, #16
 8006ffc:	d121      	bne.n	8007042 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	2210      	movs	r2, #16
 8007004:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	2204      	movs	r2, #4
 800700a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	2220      	movs	r2, #32
 8007012:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	6859      	ldr	r1, [r3, #4]
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681a      	ldr	r2, [r3, #0]
 800701e:	4b24      	ldr	r3, [pc, #144]	@ (80070b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8007020:	400b      	ands	r3, r1
 8007022:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	2220      	movs	r2, #32
 8007028:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	2200      	movs	r2, #0
 8007030:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	2200      	movs	r2, #0
 8007038:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800703c:	2301      	movs	r3, #1
 800703e:	75fb      	strb	r3, [r7, #23]
 8007040:	e002      	b.n	8007048 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2200      	movs	r2, #0
 8007046:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8007048:	f7fd ff22 	bl	8004e90 <HAL_GetTick>
 800704c:	4602      	mov	r2, r0
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	1ad3      	subs	r3, r2, r3
 8007052:	68ba      	ldr	r2, [r7, #8]
 8007054:	429a      	cmp	r2, r3
 8007056:	d302      	bcc.n	800705e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d119      	bne.n	8007092 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800705e:	7dfb      	ldrb	r3, [r7, #23]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d116      	bne.n	8007092 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	699b      	ldr	r3, [r3, #24]
 800706a:	f003 0304 	and.w	r3, r3, #4
 800706e:	2b04      	cmp	r3, #4
 8007070:	d00f      	beq.n	8007092 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007076:	f043 0220 	orr.w	r2, r3, #32
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2220      	movs	r2, #32
 8007082:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2200      	movs	r2, #0
 800708a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800708e:	2301      	movs	r3, #1
 8007090:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	699b      	ldr	r3, [r3, #24]
 8007098:	f003 0304 	and.w	r3, r3, #4
 800709c:	2b04      	cmp	r3, #4
 800709e:	d002      	beq.n	80070a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80070a0:	7dfb      	ldrb	r3, [r7, #23]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d083      	beq.n	8006fae <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80070a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	3718      	adds	r7, #24
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bd80      	pop	{r7, pc}
 80070b0:	fe00e800 	.word	0xfe00e800

080070b4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b08a      	sub	sp, #40	@ 0x28
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	60f8      	str	r0, [r7, #12]
 80070bc:	60b9      	str	r1, [r7, #8]
 80070be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80070c0:	2300      	movs	r3, #0
 80070c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	699b      	ldr	r3, [r3, #24]
 80070cc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80070ce:	2300      	movs	r3, #0
 80070d0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80070d6:	69bb      	ldr	r3, [r7, #24]
 80070d8:	f003 0310 	and.w	r3, r3, #16
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d068      	beq.n	80071b2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	2210      	movs	r2, #16
 80070e6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80070e8:	e049      	b.n	800717e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80070ea:	68bb      	ldr	r3, [r7, #8]
 80070ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070f0:	d045      	beq.n	800717e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80070f2:	f7fd fecd 	bl	8004e90 <HAL_GetTick>
 80070f6:	4602      	mov	r2, r0
 80070f8:	69fb      	ldr	r3, [r7, #28]
 80070fa:	1ad3      	subs	r3, r2, r3
 80070fc:	68ba      	ldr	r2, [r7, #8]
 80070fe:	429a      	cmp	r2, r3
 8007100:	d302      	bcc.n	8007108 <I2C_IsErrorOccurred+0x54>
 8007102:	68bb      	ldr	r3, [r7, #8]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d13a      	bne.n	800717e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007112:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800711a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	699b      	ldr	r3, [r3, #24]
 8007122:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007126:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800712a:	d121      	bne.n	8007170 <I2C_IsErrorOccurred+0xbc>
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007132:	d01d      	beq.n	8007170 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007134:	7cfb      	ldrb	r3, [r7, #19]
 8007136:	2b20      	cmp	r3, #32
 8007138:	d01a      	beq.n	8007170 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	685a      	ldr	r2, [r3, #4]
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007148:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800714a:	f7fd fea1 	bl	8004e90 <HAL_GetTick>
 800714e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007150:	e00e      	b.n	8007170 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007152:	f7fd fe9d 	bl	8004e90 <HAL_GetTick>
 8007156:	4602      	mov	r2, r0
 8007158:	69fb      	ldr	r3, [r7, #28]
 800715a:	1ad3      	subs	r3, r2, r3
 800715c:	2b19      	cmp	r3, #25
 800715e:	d907      	bls.n	8007170 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007160:	6a3b      	ldr	r3, [r7, #32]
 8007162:	f043 0320 	orr.w	r3, r3, #32
 8007166:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007168:	2301      	movs	r3, #1
 800716a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800716e:	e006      	b.n	800717e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	699b      	ldr	r3, [r3, #24]
 8007176:	f003 0320 	and.w	r3, r3, #32
 800717a:	2b20      	cmp	r3, #32
 800717c:	d1e9      	bne.n	8007152 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	699b      	ldr	r3, [r3, #24]
 8007184:	f003 0320 	and.w	r3, r3, #32
 8007188:	2b20      	cmp	r3, #32
 800718a:	d003      	beq.n	8007194 <I2C_IsErrorOccurred+0xe0>
 800718c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007190:	2b00      	cmp	r3, #0
 8007192:	d0aa      	beq.n	80070ea <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007194:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007198:	2b00      	cmp	r3, #0
 800719a:	d103      	bne.n	80071a4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	2220      	movs	r2, #32
 80071a2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80071a4:	6a3b      	ldr	r3, [r7, #32]
 80071a6:	f043 0304 	orr.w	r3, r3, #4
 80071aa:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80071ac:	2301      	movs	r3, #1
 80071ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	699b      	ldr	r3, [r3, #24]
 80071b8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80071ba:	69bb      	ldr	r3, [r7, #24]
 80071bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d00b      	beq.n	80071dc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80071c4:	6a3b      	ldr	r3, [r7, #32]
 80071c6:	f043 0301 	orr.w	r3, r3, #1
 80071ca:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80071d4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80071d6:	2301      	movs	r3, #1
 80071d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80071dc:	69bb      	ldr	r3, [r7, #24]
 80071de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d00b      	beq.n	80071fe <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80071e6:	6a3b      	ldr	r3, [r7, #32]
 80071e8:	f043 0308 	orr.w	r3, r3, #8
 80071ec:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80071f6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80071f8:	2301      	movs	r3, #1
 80071fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80071fe:	69bb      	ldr	r3, [r7, #24]
 8007200:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007204:	2b00      	cmp	r3, #0
 8007206:	d00b      	beq.n	8007220 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007208:	6a3b      	ldr	r3, [r7, #32]
 800720a:	f043 0302 	orr.w	r3, r3, #2
 800720e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007218:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800721a:	2301      	movs	r3, #1
 800721c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007220:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007224:	2b00      	cmp	r3, #0
 8007226:	d01c      	beq.n	8007262 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007228:	68f8      	ldr	r0, [r7, #12]
 800722a:	f7ff fdaf 	bl	8006d8c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	6859      	ldr	r1, [r3, #4]
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681a      	ldr	r2, [r3, #0]
 8007238:	4b0d      	ldr	r3, [pc, #52]	@ (8007270 <I2C_IsErrorOccurred+0x1bc>)
 800723a:	400b      	ands	r3, r1
 800723c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007242:	6a3b      	ldr	r3, [r7, #32]
 8007244:	431a      	orrs	r2, r3
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	2220      	movs	r2, #32
 800724e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2200      	movs	r2, #0
 8007256:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	2200      	movs	r2, #0
 800725e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007262:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007266:	4618      	mov	r0, r3
 8007268:	3728      	adds	r7, #40	@ 0x28
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}
 800726e:	bf00      	nop
 8007270:	fe00e800 	.word	0xfe00e800

08007274 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007274:	b480      	push	{r7}
 8007276:	b087      	sub	sp, #28
 8007278:	af00      	add	r7, sp, #0
 800727a:	60f8      	str	r0, [r7, #12]
 800727c:	607b      	str	r3, [r7, #4]
 800727e:	460b      	mov	r3, r1
 8007280:	817b      	strh	r3, [r7, #10]
 8007282:	4613      	mov	r3, r2
 8007284:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007286:	897b      	ldrh	r3, [r7, #10]
 8007288:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800728c:	7a7b      	ldrb	r3, [r7, #9]
 800728e:	041b      	lsls	r3, r3, #16
 8007290:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007294:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800729a:	6a3b      	ldr	r3, [r7, #32]
 800729c:	4313      	orrs	r3, r2
 800729e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80072a2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	685a      	ldr	r2, [r3, #4]
 80072aa:	6a3b      	ldr	r3, [r7, #32]
 80072ac:	0d5b      	lsrs	r3, r3, #21
 80072ae:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80072b2:	4b08      	ldr	r3, [pc, #32]	@ (80072d4 <I2C_TransferConfig+0x60>)
 80072b4:	430b      	orrs	r3, r1
 80072b6:	43db      	mvns	r3, r3
 80072b8:	ea02 0103 	and.w	r1, r2, r3
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	697a      	ldr	r2, [r7, #20]
 80072c2:	430a      	orrs	r2, r1
 80072c4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80072c6:	bf00      	nop
 80072c8:	371c      	adds	r7, #28
 80072ca:	46bd      	mov	sp, r7
 80072cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d0:	4770      	bx	lr
 80072d2:	bf00      	nop
 80072d4:	03ff63ff 	.word	0x03ff63ff

080072d8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80072d8:	b480      	push	{r7}
 80072da:	b083      	sub	sp, #12
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
 80072e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072e8:	b2db      	uxtb	r3, r3
 80072ea:	2b20      	cmp	r3, #32
 80072ec:	d138      	bne.n	8007360 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80072f4:	2b01      	cmp	r3, #1
 80072f6:	d101      	bne.n	80072fc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80072f8:	2302      	movs	r3, #2
 80072fa:	e032      	b.n	8007362 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2201      	movs	r2, #1
 8007300:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2224      	movs	r2, #36	@ 0x24
 8007308:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	681a      	ldr	r2, [r3, #0]
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f022 0201 	bic.w	r2, r2, #1
 800731a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	681a      	ldr	r2, [r3, #0]
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800732a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	6819      	ldr	r1, [r3, #0]
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	683a      	ldr	r2, [r7, #0]
 8007338:	430a      	orrs	r2, r1
 800733a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	681a      	ldr	r2, [r3, #0]
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f042 0201 	orr.w	r2, r2, #1
 800734a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2220      	movs	r2, #32
 8007350:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2200      	movs	r2, #0
 8007358:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800735c:	2300      	movs	r3, #0
 800735e:	e000      	b.n	8007362 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007360:	2302      	movs	r3, #2
  }
}
 8007362:	4618      	mov	r0, r3
 8007364:	370c      	adds	r7, #12
 8007366:	46bd      	mov	sp, r7
 8007368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736c:	4770      	bx	lr

0800736e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800736e:	b480      	push	{r7}
 8007370:	b085      	sub	sp, #20
 8007372:	af00      	add	r7, sp, #0
 8007374:	6078      	str	r0, [r7, #4]
 8007376:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800737e:	b2db      	uxtb	r3, r3
 8007380:	2b20      	cmp	r3, #32
 8007382:	d139      	bne.n	80073f8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800738a:	2b01      	cmp	r3, #1
 800738c:	d101      	bne.n	8007392 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800738e:	2302      	movs	r3, #2
 8007390:	e033      	b.n	80073fa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2201      	movs	r2, #1
 8007396:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2224      	movs	r2, #36	@ 0x24
 800739e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	681a      	ldr	r2, [r3, #0]
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f022 0201 	bic.w	r2, r2, #1
 80073b0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80073c0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	021b      	lsls	r3, r3, #8
 80073c6:	68fa      	ldr	r2, [r7, #12]
 80073c8:	4313      	orrs	r3, r2
 80073ca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	68fa      	ldr	r2, [r7, #12]
 80073d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	681a      	ldr	r2, [r3, #0]
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f042 0201 	orr.w	r2, r2, #1
 80073e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2220      	movs	r2, #32
 80073e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2200      	movs	r2, #0
 80073f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80073f4:	2300      	movs	r3, #0
 80073f6:	e000      	b.n	80073fa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80073f8:	2302      	movs	r3, #2
  }
}
 80073fa:	4618      	mov	r0, r3
 80073fc:	3714      	adds	r7, #20
 80073fe:	46bd      	mov	sp, r7
 8007400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007404:	4770      	bx	lr
	...

08007408 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007408:	b480      	push	{r7}
 800740a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800740c:	4b05      	ldr	r3, [pc, #20]	@ (8007424 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	4a04      	ldr	r2, [pc, #16]	@ (8007424 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007412:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007416:	6013      	str	r3, [r2, #0]
}
 8007418:	bf00      	nop
 800741a:	46bd      	mov	sp, r7
 800741c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007420:	4770      	bx	lr
 8007422:	bf00      	nop
 8007424:	40007000 	.word	0x40007000

08007428 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b082      	sub	sp, #8
 800742c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800742e:	2300      	movs	r3, #0
 8007430:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8007432:	4b23      	ldr	r3, [pc, #140]	@ (80074c0 <HAL_PWREx_EnableOverDrive+0x98>)
 8007434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007436:	4a22      	ldr	r2, [pc, #136]	@ (80074c0 <HAL_PWREx_EnableOverDrive+0x98>)
 8007438:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800743c:	6413      	str	r3, [r2, #64]	@ 0x40
 800743e:	4b20      	ldr	r3, [pc, #128]	@ (80074c0 <HAL_PWREx_EnableOverDrive+0x98>)
 8007440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007442:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007446:	603b      	str	r3, [r7, #0]
 8007448:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800744a:	4b1e      	ldr	r3, [pc, #120]	@ (80074c4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	4a1d      	ldr	r2, [pc, #116]	@ (80074c4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007450:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007454:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007456:	f7fd fd1b 	bl	8004e90 <HAL_GetTick>
 800745a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800745c:	e009      	b.n	8007472 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800745e:	f7fd fd17 	bl	8004e90 <HAL_GetTick>
 8007462:	4602      	mov	r2, r0
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	1ad3      	subs	r3, r2, r3
 8007468:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800746c:	d901      	bls.n	8007472 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800746e:	2303      	movs	r3, #3
 8007470:	e022      	b.n	80074b8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007472:	4b14      	ldr	r3, [pc, #80]	@ (80074c4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007474:	685b      	ldr	r3, [r3, #4]
 8007476:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800747a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800747e:	d1ee      	bne.n	800745e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8007480:	4b10      	ldr	r3, [pc, #64]	@ (80074c4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4a0f      	ldr	r2, [pc, #60]	@ (80074c4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007486:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800748a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800748c:	f7fd fd00 	bl	8004e90 <HAL_GetTick>
 8007490:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007492:	e009      	b.n	80074a8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007494:	f7fd fcfc 	bl	8004e90 <HAL_GetTick>
 8007498:	4602      	mov	r2, r0
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	1ad3      	subs	r3, r2, r3
 800749e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80074a2:	d901      	bls.n	80074a8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80074a4:	2303      	movs	r3, #3
 80074a6:	e007      	b.n	80074b8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80074a8:	4b06      	ldr	r3, [pc, #24]	@ (80074c4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074b4:	d1ee      	bne.n	8007494 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80074b6:	2300      	movs	r3, #0
}
 80074b8:	4618      	mov	r0, r3
 80074ba:	3708      	adds	r7, #8
 80074bc:	46bd      	mov	sp, r7
 80074be:	bd80      	pop	{r7, pc}
 80074c0:	40023800 	.word	0x40023800
 80074c4:	40007000 	.word	0x40007000

080074c8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b086      	sub	sp, #24
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80074d0:	2300      	movs	r3, #0
 80074d2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d101      	bne.n	80074de <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80074da:	2301      	movs	r3, #1
 80074dc:	e291      	b.n	8007a02 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f003 0301 	and.w	r3, r3, #1
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	f000 8087 	beq.w	80075fa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80074ec:	4b96      	ldr	r3, [pc, #600]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 80074ee:	689b      	ldr	r3, [r3, #8]
 80074f0:	f003 030c 	and.w	r3, r3, #12
 80074f4:	2b04      	cmp	r3, #4
 80074f6:	d00c      	beq.n	8007512 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80074f8:	4b93      	ldr	r3, [pc, #588]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 80074fa:	689b      	ldr	r3, [r3, #8]
 80074fc:	f003 030c 	and.w	r3, r3, #12
 8007500:	2b08      	cmp	r3, #8
 8007502:	d112      	bne.n	800752a <HAL_RCC_OscConfig+0x62>
 8007504:	4b90      	ldr	r3, [pc, #576]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800750c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007510:	d10b      	bne.n	800752a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007512:	4b8d      	ldr	r3, [pc, #564]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800751a:	2b00      	cmp	r3, #0
 800751c:	d06c      	beq.n	80075f8 <HAL_RCC_OscConfig+0x130>
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d168      	bne.n	80075f8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007526:	2301      	movs	r3, #1
 8007528:	e26b      	b.n	8007a02 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	685b      	ldr	r3, [r3, #4]
 800752e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007532:	d106      	bne.n	8007542 <HAL_RCC_OscConfig+0x7a>
 8007534:	4b84      	ldr	r3, [pc, #528]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4a83      	ldr	r2, [pc, #524]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 800753a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800753e:	6013      	str	r3, [r2, #0]
 8007540:	e02e      	b.n	80075a0 <HAL_RCC_OscConfig+0xd8>
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	685b      	ldr	r3, [r3, #4]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d10c      	bne.n	8007564 <HAL_RCC_OscConfig+0x9c>
 800754a:	4b7f      	ldr	r3, [pc, #508]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4a7e      	ldr	r2, [pc, #504]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 8007550:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007554:	6013      	str	r3, [r2, #0]
 8007556:	4b7c      	ldr	r3, [pc, #496]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	4a7b      	ldr	r2, [pc, #492]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 800755c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007560:	6013      	str	r3, [r2, #0]
 8007562:	e01d      	b.n	80075a0 <HAL_RCC_OscConfig+0xd8>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	685b      	ldr	r3, [r3, #4]
 8007568:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800756c:	d10c      	bne.n	8007588 <HAL_RCC_OscConfig+0xc0>
 800756e:	4b76      	ldr	r3, [pc, #472]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	4a75      	ldr	r2, [pc, #468]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 8007574:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007578:	6013      	str	r3, [r2, #0]
 800757a:	4b73      	ldr	r3, [pc, #460]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	4a72      	ldr	r2, [pc, #456]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 8007580:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007584:	6013      	str	r3, [r2, #0]
 8007586:	e00b      	b.n	80075a0 <HAL_RCC_OscConfig+0xd8>
 8007588:	4b6f      	ldr	r3, [pc, #444]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	4a6e      	ldr	r2, [pc, #440]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 800758e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007592:	6013      	str	r3, [r2, #0]
 8007594:	4b6c      	ldr	r3, [pc, #432]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	4a6b      	ldr	r2, [pc, #428]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 800759a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800759e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d013      	beq.n	80075d0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075a8:	f7fd fc72 	bl	8004e90 <HAL_GetTick>
 80075ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075ae:	e008      	b.n	80075c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80075b0:	f7fd fc6e 	bl	8004e90 <HAL_GetTick>
 80075b4:	4602      	mov	r2, r0
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	1ad3      	subs	r3, r2, r3
 80075ba:	2b64      	cmp	r3, #100	@ 0x64
 80075bc:	d901      	bls.n	80075c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80075be:	2303      	movs	r3, #3
 80075c0:	e21f      	b.n	8007a02 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075c2:	4b61      	ldr	r3, [pc, #388]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d0f0      	beq.n	80075b0 <HAL_RCC_OscConfig+0xe8>
 80075ce:	e014      	b.n	80075fa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075d0:	f7fd fc5e 	bl	8004e90 <HAL_GetTick>
 80075d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80075d6:	e008      	b.n	80075ea <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80075d8:	f7fd fc5a 	bl	8004e90 <HAL_GetTick>
 80075dc:	4602      	mov	r2, r0
 80075de:	693b      	ldr	r3, [r7, #16]
 80075e0:	1ad3      	subs	r3, r2, r3
 80075e2:	2b64      	cmp	r3, #100	@ 0x64
 80075e4:	d901      	bls.n	80075ea <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80075e6:	2303      	movs	r3, #3
 80075e8:	e20b      	b.n	8007a02 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80075ea:	4b57      	ldr	r3, [pc, #348]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d1f0      	bne.n	80075d8 <HAL_RCC_OscConfig+0x110>
 80075f6:	e000      	b.n	80075fa <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f003 0302 	and.w	r3, r3, #2
 8007602:	2b00      	cmp	r3, #0
 8007604:	d069      	beq.n	80076da <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007606:	4b50      	ldr	r3, [pc, #320]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 8007608:	689b      	ldr	r3, [r3, #8]
 800760a:	f003 030c 	and.w	r3, r3, #12
 800760e:	2b00      	cmp	r3, #0
 8007610:	d00b      	beq.n	800762a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007612:	4b4d      	ldr	r3, [pc, #308]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 8007614:	689b      	ldr	r3, [r3, #8]
 8007616:	f003 030c 	and.w	r3, r3, #12
 800761a:	2b08      	cmp	r3, #8
 800761c:	d11c      	bne.n	8007658 <HAL_RCC_OscConfig+0x190>
 800761e:	4b4a      	ldr	r3, [pc, #296]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 8007620:	685b      	ldr	r3, [r3, #4]
 8007622:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007626:	2b00      	cmp	r3, #0
 8007628:	d116      	bne.n	8007658 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800762a:	4b47      	ldr	r3, [pc, #284]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f003 0302 	and.w	r3, r3, #2
 8007632:	2b00      	cmp	r3, #0
 8007634:	d005      	beq.n	8007642 <HAL_RCC_OscConfig+0x17a>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	68db      	ldr	r3, [r3, #12]
 800763a:	2b01      	cmp	r3, #1
 800763c:	d001      	beq.n	8007642 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800763e:	2301      	movs	r3, #1
 8007640:	e1df      	b.n	8007a02 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007642:	4b41      	ldr	r3, [pc, #260]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	691b      	ldr	r3, [r3, #16]
 800764e:	00db      	lsls	r3, r3, #3
 8007650:	493d      	ldr	r1, [pc, #244]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 8007652:	4313      	orrs	r3, r2
 8007654:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007656:	e040      	b.n	80076da <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	68db      	ldr	r3, [r3, #12]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d023      	beq.n	80076a8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007660:	4b39      	ldr	r3, [pc, #228]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	4a38      	ldr	r2, [pc, #224]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 8007666:	f043 0301 	orr.w	r3, r3, #1
 800766a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800766c:	f7fd fc10 	bl	8004e90 <HAL_GetTick>
 8007670:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007672:	e008      	b.n	8007686 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007674:	f7fd fc0c 	bl	8004e90 <HAL_GetTick>
 8007678:	4602      	mov	r2, r0
 800767a:	693b      	ldr	r3, [r7, #16]
 800767c:	1ad3      	subs	r3, r2, r3
 800767e:	2b02      	cmp	r3, #2
 8007680:	d901      	bls.n	8007686 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8007682:	2303      	movs	r3, #3
 8007684:	e1bd      	b.n	8007a02 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007686:	4b30      	ldr	r3, [pc, #192]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f003 0302 	and.w	r3, r3, #2
 800768e:	2b00      	cmp	r3, #0
 8007690:	d0f0      	beq.n	8007674 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007692:	4b2d      	ldr	r3, [pc, #180]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	691b      	ldr	r3, [r3, #16]
 800769e:	00db      	lsls	r3, r3, #3
 80076a0:	4929      	ldr	r1, [pc, #164]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 80076a2:	4313      	orrs	r3, r2
 80076a4:	600b      	str	r3, [r1, #0]
 80076a6:	e018      	b.n	80076da <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80076a8:	4b27      	ldr	r3, [pc, #156]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4a26      	ldr	r2, [pc, #152]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 80076ae:	f023 0301 	bic.w	r3, r3, #1
 80076b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076b4:	f7fd fbec 	bl	8004e90 <HAL_GetTick>
 80076b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80076ba:	e008      	b.n	80076ce <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80076bc:	f7fd fbe8 	bl	8004e90 <HAL_GetTick>
 80076c0:	4602      	mov	r2, r0
 80076c2:	693b      	ldr	r3, [r7, #16]
 80076c4:	1ad3      	subs	r3, r2, r3
 80076c6:	2b02      	cmp	r3, #2
 80076c8:	d901      	bls.n	80076ce <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80076ca:	2303      	movs	r3, #3
 80076cc:	e199      	b.n	8007a02 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80076ce:	4b1e      	ldr	r3, [pc, #120]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f003 0302 	and.w	r3, r3, #2
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d1f0      	bne.n	80076bc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f003 0308 	and.w	r3, r3, #8
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d038      	beq.n	8007758 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	695b      	ldr	r3, [r3, #20]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d019      	beq.n	8007722 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80076ee:	4b16      	ldr	r3, [pc, #88]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 80076f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80076f2:	4a15      	ldr	r2, [pc, #84]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 80076f4:	f043 0301 	orr.w	r3, r3, #1
 80076f8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076fa:	f7fd fbc9 	bl	8004e90 <HAL_GetTick>
 80076fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007700:	e008      	b.n	8007714 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007702:	f7fd fbc5 	bl	8004e90 <HAL_GetTick>
 8007706:	4602      	mov	r2, r0
 8007708:	693b      	ldr	r3, [r7, #16]
 800770a:	1ad3      	subs	r3, r2, r3
 800770c:	2b02      	cmp	r3, #2
 800770e:	d901      	bls.n	8007714 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007710:	2303      	movs	r3, #3
 8007712:	e176      	b.n	8007a02 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007714:	4b0c      	ldr	r3, [pc, #48]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 8007716:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007718:	f003 0302 	and.w	r3, r3, #2
 800771c:	2b00      	cmp	r3, #0
 800771e:	d0f0      	beq.n	8007702 <HAL_RCC_OscConfig+0x23a>
 8007720:	e01a      	b.n	8007758 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007722:	4b09      	ldr	r3, [pc, #36]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 8007724:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007726:	4a08      	ldr	r2, [pc, #32]	@ (8007748 <HAL_RCC_OscConfig+0x280>)
 8007728:	f023 0301 	bic.w	r3, r3, #1
 800772c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800772e:	f7fd fbaf 	bl	8004e90 <HAL_GetTick>
 8007732:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007734:	e00a      	b.n	800774c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007736:	f7fd fbab 	bl	8004e90 <HAL_GetTick>
 800773a:	4602      	mov	r2, r0
 800773c:	693b      	ldr	r3, [r7, #16]
 800773e:	1ad3      	subs	r3, r2, r3
 8007740:	2b02      	cmp	r3, #2
 8007742:	d903      	bls.n	800774c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007744:	2303      	movs	r3, #3
 8007746:	e15c      	b.n	8007a02 <HAL_RCC_OscConfig+0x53a>
 8007748:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800774c:	4b91      	ldr	r3, [pc, #580]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 800774e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007750:	f003 0302 	and.w	r3, r3, #2
 8007754:	2b00      	cmp	r3, #0
 8007756:	d1ee      	bne.n	8007736 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f003 0304 	and.w	r3, r3, #4
 8007760:	2b00      	cmp	r3, #0
 8007762:	f000 80a4 	beq.w	80078ae <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007766:	4b8b      	ldr	r3, [pc, #556]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 8007768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800776a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800776e:	2b00      	cmp	r3, #0
 8007770:	d10d      	bne.n	800778e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8007772:	4b88      	ldr	r3, [pc, #544]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 8007774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007776:	4a87      	ldr	r2, [pc, #540]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 8007778:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800777c:	6413      	str	r3, [r2, #64]	@ 0x40
 800777e:	4b85      	ldr	r3, [pc, #532]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 8007780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007782:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007786:	60bb      	str	r3, [r7, #8]
 8007788:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800778a:	2301      	movs	r3, #1
 800778c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800778e:	4b82      	ldr	r3, [pc, #520]	@ (8007998 <HAL_RCC_OscConfig+0x4d0>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007796:	2b00      	cmp	r3, #0
 8007798:	d118      	bne.n	80077cc <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800779a:	4b7f      	ldr	r3, [pc, #508]	@ (8007998 <HAL_RCC_OscConfig+0x4d0>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	4a7e      	ldr	r2, [pc, #504]	@ (8007998 <HAL_RCC_OscConfig+0x4d0>)
 80077a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80077a6:	f7fd fb73 	bl	8004e90 <HAL_GetTick>
 80077aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80077ac:	e008      	b.n	80077c0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80077ae:	f7fd fb6f 	bl	8004e90 <HAL_GetTick>
 80077b2:	4602      	mov	r2, r0
 80077b4:	693b      	ldr	r3, [r7, #16]
 80077b6:	1ad3      	subs	r3, r2, r3
 80077b8:	2b64      	cmp	r3, #100	@ 0x64
 80077ba:	d901      	bls.n	80077c0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80077bc:	2303      	movs	r3, #3
 80077be:	e120      	b.n	8007a02 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80077c0:	4b75      	ldr	r3, [pc, #468]	@ (8007998 <HAL_RCC_OscConfig+0x4d0>)
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d0f0      	beq.n	80077ae <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	689b      	ldr	r3, [r3, #8]
 80077d0:	2b01      	cmp	r3, #1
 80077d2:	d106      	bne.n	80077e2 <HAL_RCC_OscConfig+0x31a>
 80077d4:	4b6f      	ldr	r3, [pc, #444]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 80077d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077d8:	4a6e      	ldr	r2, [pc, #440]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 80077da:	f043 0301 	orr.w	r3, r3, #1
 80077de:	6713      	str	r3, [r2, #112]	@ 0x70
 80077e0:	e02d      	b.n	800783e <HAL_RCC_OscConfig+0x376>
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	689b      	ldr	r3, [r3, #8]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d10c      	bne.n	8007804 <HAL_RCC_OscConfig+0x33c>
 80077ea:	4b6a      	ldr	r3, [pc, #424]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 80077ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077ee:	4a69      	ldr	r2, [pc, #420]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 80077f0:	f023 0301 	bic.w	r3, r3, #1
 80077f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80077f6:	4b67      	ldr	r3, [pc, #412]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 80077f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077fa:	4a66      	ldr	r2, [pc, #408]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 80077fc:	f023 0304 	bic.w	r3, r3, #4
 8007800:	6713      	str	r3, [r2, #112]	@ 0x70
 8007802:	e01c      	b.n	800783e <HAL_RCC_OscConfig+0x376>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	689b      	ldr	r3, [r3, #8]
 8007808:	2b05      	cmp	r3, #5
 800780a:	d10c      	bne.n	8007826 <HAL_RCC_OscConfig+0x35e>
 800780c:	4b61      	ldr	r3, [pc, #388]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 800780e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007810:	4a60      	ldr	r2, [pc, #384]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 8007812:	f043 0304 	orr.w	r3, r3, #4
 8007816:	6713      	str	r3, [r2, #112]	@ 0x70
 8007818:	4b5e      	ldr	r3, [pc, #376]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 800781a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800781c:	4a5d      	ldr	r2, [pc, #372]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 800781e:	f043 0301 	orr.w	r3, r3, #1
 8007822:	6713      	str	r3, [r2, #112]	@ 0x70
 8007824:	e00b      	b.n	800783e <HAL_RCC_OscConfig+0x376>
 8007826:	4b5b      	ldr	r3, [pc, #364]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 8007828:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800782a:	4a5a      	ldr	r2, [pc, #360]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 800782c:	f023 0301 	bic.w	r3, r3, #1
 8007830:	6713      	str	r3, [r2, #112]	@ 0x70
 8007832:	4b58      	ldr	r3, [pc, #352]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 8007834:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007836:	4a57      	ldr	r2, [pc, #348]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 8007838:	f023 0304 	bic.w	r3, r3, #4
 800783c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	689b      	ldr	r3, [r3, #8]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d015      	beq.n	8007872 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007846:	f7fd fb23 	bl	8004e90 <HAL_GetTick>
 800784a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800784c:	e00a      	b.n	8007864 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800784e:	f7fd fb1f 	bl	8004e90 <HAL_GetTick>
 8007852:	4602      	mov	r2, r0
 8007854:	693b      	ldr	r3, [r7, #16]
 8007856:	1ad3      	subs	r3, r2, r3
 8007858:	f241 3288 	movw	r2, #5000	@ 0x1388
 800785c:	4293      	cmp	r3, r2
 800785e:	d901      	bls.n	8007864 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8007860:	2303      	movs	r3, #3
 8007862:	e0ce      	b.n	8007a02 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007864:	4b4b      	ldr	r3, [pc, #300]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 8007866:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007868:	f003 0302 	and.w	r3, r3, #2
 800786c:	2b00      	cmp	r3, #0
 800786e:	d0ee      	beq.n	800784e <HAL_RCC_OscConfig+0x386>
 8007870:	e014      	b.n	800789c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007872:	f7fd fb0d 	bl	8004e90 <HAL_GetTick>
 8007876:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007878:	e00a      	b.n	8007890 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800787a:	f7fd fb09 	bl	8004e90 <HAL_GetTick>
 800787e:	4602      	mov	r2, r0
 8007880:	693b      	ldr	r3, [r7, #16]
 8007882:	1ad3      	subs	r3, r2, r3
 8007884:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007888:	4293      	cmp	r3, r2
 800788a:	d901      	bls.n	8007890 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800788c:	2303      	movs	r3, #3
 800788e:	e0b8      	b.n	8007a02 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007890:	4b40      	ldr	r3, [pc, #256]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 8007892:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007894:	f003 0302 	and.w	r3, r3, #2
 8007898:	2b00      	cmp	r3, #0
 800789a:	d1ee      	bne.n	800787a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800789c:	7dfb      	ldrb	r3, [r7, #23]
 800789e:	2b01      	cmp	r3, #1
 80078a0:	d105      	bne.n	80078ae <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80078a2:	4b3c      	ldr	r3, [pc, #240]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 80078a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078a6:	4a3b      	ldr	r2, [pc, #236]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 80078a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80078ac:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	699b      	ldr	r3, [r3, #24]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	f000 80a4 	beq.w	8007a00 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80078b8:	4b36      	ldr	r3, [pc, #216]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 80078ba:	689b      	ldr	r3, [r3, #8]
 80078bc:	f003 030c 	and.w	r3, r3, #12
 80078c0:	2b08      	cmp	r3, #8
 80078c2:	d06b      	beq.n	800799c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	699b      	ldr	r3, [r3, #24]
 80078c8:	2b02      	cmp	r3, #2
 80078ca:	d149      	bne.n	8007960 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80078cc:	4b31      	ldr	r3, [pc, #196]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4a30      	ldr	r2, [pc, #192]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 80078d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80078d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078d8:	f7fd fada 	bl	8004e90 <HAL_GetTick>
 80078dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078de:	e008      	b.n	80078f2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078e0:	f7fd fad6 	bl	8004e90 <HAL_GetTick>
 80078e4:	4602      	mov	r2, r0
 80078e6:	693b      	ldr	r3, [r7, #16]
 80078e8:	1ad3      	subs	r3, r2, r3
 80078ea:	2b02      	cmp	r3, #2
 80078ec:	d901      	bls.n	80078f2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80078ee:	2303      	movs	r3, #3
 80078f0:	e087      	b.n	8007a02 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078f2:	4b28      	ldr	r3, [pc, #160]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d1f0      	bne.n	80078e0 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	69da      	ldr	r2, [r3, #28]
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6a1b      	ldr	r3, [r3, #32]
 8007906:	431a      	orrs	r2, r3
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800790c:	019b      	lsls	r3, r3, #6
 800790e:	431a      	orrs	r2, r3
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007914:	085b      	lsrs	r3, r3, #1
 8007916:	3b01      	subs	r3, #1
 8007918:	041b      	lsls	r3, r3, #16
 800791a:	431a      	orrs	r2, r3
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007920:	061b      	lsls	r3, r3, #24
 8007922:	4313      	orrs	r3, r2
 8007924:	4a1b      	ldr	r2, [pc, #108]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 8007926:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800792a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800792c:	4b19      	ldr	r3, [pc, #100]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	4a18      	ldr	r2, [pc, #96]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 8007932:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007936:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007938:	f7fd faaa 	bl	8004e90 <HAL_GetTick>
 800793c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800793e:	e008      	b.n	8007952 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007940:	f7fd faa6 	bl	8004e90 <HAL_GetTick>
 8007944:	4602      	mov	r2, r0
 8007946:	693b      	ldr	r3, [r7, #16]
 8007948:	1ad3      	subs	r3, r2, r3
 800794a:	2b02      	cmp	r3, #2
 800794c:	d901      	bls.n	8007952 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800794e:	2303      	movs	r3, #3
 8007950:	e057      	b.n	8007a02 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007952:	4b10      	ldr	r3, [pc, #64]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800795a:	2b00      	cmp	r3, #0
 800795c:	d0f0      	beq.n	8007940 <HAL_RCC_OscConfig+0x478>
 800795e:	e04f      	b.n	8007a00 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007960:	4b0c      	ldr	r3, [pc, #48]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	4a0b      	ldr	r2, [pc, #44]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 8007966:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800796a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800796c:	f7fd fa90 	bl	8004e90 <HAL_GetTick>
 8007970:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007972:	e008      	b.n	8007986 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007974:	f7fd fa8c 	bl	8004e90 <HAL_GetTick>
 8007978:	4602      	mov	r2, r0
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	1ad3      	subs	r3, r2, r3
 800797e:	2b02      	cmp	r3, #2
 8007980:	d901      	bls.n	8007986 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8007982:	2303      	movs	r3, #3
 8007984:	e03d      	b.n	8007a02 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007986:	4b03      	ldr	r3, [pc, #12]	@ (8007994 <HAL_RCC_OscConfig+0x4cc>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800798e:	2b00      	cmp	r3, #0
 8007990:	d1f0      	bne.n	8007974 <HAL_RCC_OscConfig+0x4ac>
 8007992:	e035      	b.n	8007a00 <HAL_RCC_OscConfig+0x538>
 8007994:	40023800 	.word	0x40023800
 8007998:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800799c:	4b1b      	ldr	r3, [pc, #108]	@ (8007a0c <HAL_RCC_OscConfig+0x544>)
 800799e:	685b      	ldr	r3, [r3, #4]
 80079a0:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	699b      	ldr	r3, [r3, #24]
 80079a6:	2b01      	cmp	r3, #1
 80079a8:	d028      	beq.n	80079fc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80079b4:	429a      	cmp	r2, r3
 80079b6:	d121      	bne.n	80079fc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80079c2:	429a      	cmp	r2, r3
 80079c4:	d11a      	bne.n	80079fc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80079c6:	68fa      	ldr	r2, [r7, #12]
 80079c8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80079cc:	4013      	ands	r3, r2
 80079ce:	687a      	ldr	r2, [r7, #4]
 80079d0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80079d2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80079d4:	4293      	cmp	r3, r2
 80079d6:	d111      	bne.n	80079fc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079e2:	085b      	lsrs	r3, r3, #1
 80079e4:	3b01      	subs	r3, #1
 80079e6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80079e8:	429a      	cmp	r2, r3
 80079ea:	d107      	bne.n	80079fc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079f6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80079f8:	429a      	cmp	r2, r3
 80079fa:	d001      	beq.n	8007a00 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80079fc:	2301      	movs	r3, #1
 80079fe:	e000      	b.n	8007a02 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8007a00:	2300      	movs	r3, #0
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3718      	adds	r7, #24
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}
 8007a0a:	bf00      	nop
 8007a0c:	40023800 	.word	0x40023800

08007a10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b084      	sub	sp, #16
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
 8007a18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d101      	bne.n	8007a28 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007a24:	2301      	movs	r3, #1
 8007a26:	e0d0      	b.n	8007bca <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007a28:	4b6a      	ldr	r3, [pc, #424]	@ (8007bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f003 030f 	and.w	r3, r3, #15
 8007a30:	683a      	ldr	r2, [r7, #0]
 8007a32:	429a      	cmp	r2, r3
 8007a34:	d910      	bls.n	8007a58 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a36:	4b67      	ldr	r3, [pc, #412]	@ (8007bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f023 020f 	bic.w	r2, r3, #15
 8007a3e:	4965      	ldr	r1, [pc, #404]	@ (8007bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	4313      	orrs	r3, r2
 8007a44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a46:	4b63      	ldr	r3, [pc, #396]	@ (8007bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f003 030f 	and.w	r3, r3, #15
 8007a4e:	683a      	ldr	r2, [r7, #0]
 8007a50:	429a      	cmp	r2, r3
 8007a52:	d001      	beq.n	8007a58 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007a54:	2301      	movs	r3, #1
 8007a56:	e0b8      	b.n	8007bca <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f003 0302 	and.w	r3, r3, #2
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d020      	beq.n	8007aa6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f003 0304 	and.w	r3, r3, #4
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d005      	beq.n	8007a7c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007a70:	4b59      	ldr	r3, [pc, #356]	@ (8007bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8007a72:	689b      	ldr	r3, [r3, #8]
 8007a74:	4a58      	ldr	r2, [pc, #352]	@ (8007bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8007a76:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007a7a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f003 0308 	and.w	r3, r3, #8
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d005      	beq.n	8007a94 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007a88:	4b53      	ldr	r3, [pc, #332]	@ (8007bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8007a8a:	689b      	ldr	r3, [r3, #8]
 8007a8c:	4a52      	ldr	r2, [pc, #328]	@ (8007bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8007a8e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007a92:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a94:	4b50      	ldr	r3, [pc, #320]	@ (8007bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8007a96:	689b      	ldr	r3, [r3, #8]
 8007a98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	689b      	ldr	r3, [r3, #8]
 8007aa0:	494d      	ldr	r1, [pc, #308]	@ (8007bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8007aa2:	4313      	orrs	r3, r2
 8007aa4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f003 0301 	and.w	r3, r3, #1
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d040      	beq.n	8007b34 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	685b      	ldr	r3, [r3, #4]
 8007ab6:	2b01      	cmp	r3, #1
 8007ab8:	d107      	bne.n	8007aca <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007aba:	4b47      	ldr	r3, [pc, #284]	@ (8007bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d115      	bne.n	8007af2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007ac6:	2301      	movs	r3, #1
 8007ac8:	e07f      	b.n	8007bca <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	685b      	ldr	r3, [r3, #4]
 8007ace:	2b02      	cmp	r3, #2
 8007ad0:	d107      	bne.n	8007ae2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007ad2:	4b41      	ldr	r3, [pc, #260]	@ (8007bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d109      	bne.n	8007af2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	e073      	b.n	8007bca <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007ae2:	4b3d      	ldr	r3, [pc, #244]	@ (8007bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f003 0302 	and.w	r3, r3, #2
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d101      	bne.n	8007af2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007aee:	2301      	movs	r3, #1
 8007af0:	e06b      	b.n	8007bca <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007af2:	4b39      	ldr	r3, [pc, #228]	@ (8007bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8007af4:	689b      	ldr	r3, [r3, #8]
 8007af6:	f023 0203 	bic.w	r2, r3, #3
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	685b      	ldr	r3, [r3, #4]
 8007afe:	4936      	ldr	r1, [pc, #216]	@ (8007bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8007b00:	4313      	orrs	r3, r2
 8007b02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b04:	f7fd f9c4 	bl	8004e90 <HAL_GetTick>
 8007b08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b0a:	e00a      	b.n	8007b22 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007b0c:	f7fd f9c0 	bl	8004e90 <HAL_GetTick>
 8007b10:	4602      	mov	r2, r0
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	1ad3      	subs	r3, r2, r3
 8007b16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d901      	bls.n	8007b22 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8007b1e:	2303      	movs	r3, #3
 8007b20:	e053      	b.n	8007bca <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b22:	4b2d      	ldr	r3, [pc, #180]	@ (8007bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8007b24:	689b      	ldr	r3, [r3, #8]
 8007b26:	f003 020c 	and.w	r2, r3, #12
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	685b      	ldr	r3, [r3, #4]
 8007b2e:	009b      	lsls	r3, r3, #2
 8007b30:	429a      	cmp	r2, r3
 8007b32:	d1eb      	bne.n	8007b0c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007b34:	4b27      	ldr	r3, [pc, #156]	@ (8007bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f003 030f 	and.w	r3, r3, #15
 8007b3c:	683a      	ldr	r2, [r7, #0]
 8007b3e:	429a      	cmp	r2, r3
 8007b40:	d210      	bcs.n	8007b64 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b42:	4b24      	ldr	r3, [pc, #144]	@ (8007bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f023 020f 	bic.w	r2, r3, #15
 8007b4a:	4922      	ldr	r1, [pc, #136]	@ (8007bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b52:	4b20      	ldr	r3, [pc, #128]	@ (8007bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f003 030f 	and.w	r3, r3, #15
 8007b5a:	683a      	ldr	r2, [r7, #0]
 8007b5c:	429a      	cmp	r2, r3
 8007b5e:	d001      	beq.n	8007b64 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8007b60:	2301      	movs	r3, #1
 8007b62:	e032      	b.n	8007bca <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f003 0304 	and.w	r3, r3, #4
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d008      	beq.n	8007b82 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007b70:	4b19      	ldr	r3, [pc, #100]	@ (8007bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8007b72:	689b      	ldr	r3, [r3, #8]
 8007b74:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	68db      	ldr	r3, [r3, #12]
 8007b7c:	4916      	ldr	r1, [pc, #88]	@ (8007bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8007b7e:	4313      	orrs	r3, r2
 8007b80:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f003 0308 	and.w	r3, r3, #8
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d009      	beq.n	8007ba2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007b8e:	4b12      	ldr	r3, [pc, #72]	@ (8007bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8007b90:	689b      	ldr	r3, [r3, #8]
 8007b92:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	691b      	ldr	r3, [r3, #16]
 8007b9a:	00db      	lsls	r3, r3, #3
 8007b9c:	490e      	ldr	r1, [pc, #56]	@ (8007bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007ba2:	f000 f821 	bl	8007be8 <HAL_RCC_GetSysClockFreq>
 8007ba6:	4602      	mov	r2, r0
 8007ba8:	4b0b      	ldr	r3, [pc, #44]	@ (8007bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8007baa:	689b      	ldr	r3, [r3, #8]
 8007bac:	091b      	lsrs	r3, r3, #4
 8007bae:	f003 030f 	and.w	r3, r3, #15
 8007bb2:	490a      	ldr	r1, [pc, #40]	@ (8007bdc <HAL_RCC_ClockConfig+0x1cc>)
 8007bb4:	5ccb      	ldrb	r3, [r1, r3]
 8007bb6:	fa22 f303 	lsr.w	r3, r2, r3
 8007bba:	4a09      	ldr	r2, [pc, #36]	@ (8007be0 <HAL_RCC_ClockConfig+0x1d0>)
 8007bbc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007bbe:	4b09      	ldr	r3, [pc, #36]	@ (8007be4 <HAL_RCC_ClockConfig+0x1d4>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	f7fd f920 	bl	8004e08 <HAL_InitTick>

  return HAL_OK;
 8007bc8:	2300      	movs	r3, #0
}
 8007bca:	4618      	mov	r0, r3
 8007bcc:	3710      	adds	r7, #16
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}
 8007bd2:	bf00      	nop
 8007bd4:	40023c00 	.word	0x40023c00
 8007bd8:	40023800 	.word	0x40023800
 8007bdc:	08010014 	.word	0x08010014
 8007be0:	20000878 	.word	0x20000878
 8007be4:	20000884 	.word	0x20000884

08007be8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007be8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007bec:	b094      	sub	sp, #80	@ 0x50
 8007bee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	647b      	str	r3, [r7, #68]	@ 0x44
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007c00:	4b79      	ldr	r3, [pc, #484]	@ (8007de8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007c02:	689b      	ldr	r3, [r3, #8]
 8007c04:	f003 030c 	and.w	r3, r3, #12
 8007c08:	2b08      	cmp	r3, #8
 8007c0a:	d00d      	beq.n	8007c28 <HAL_RCC_GetSysClockFreq+0x40>
 8007c0c:	2b08      	cmp	r3, #8
 8007c0e:	f200 80e1 	bhi.w	8007dd4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d002      	beq.n	8007c1c <HAL_RCC_GetSysClockFreq+0x34>
 8007c16:	2b04      	cmp	r3, #4
 8007c18:	d003      	beq.n	8007c22 <HAL_RCC_GetSysClockFreq+0x3a>
 8007c1a:	e0db      	b.n	8007dd4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007c1c:	4b73      	ldr	r3, [pc, #460]	@ (8007dec <HAL_RCC_GetSysClockFreq+0x204>)
 8007c1e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007c20:	e0db      	b.n	8007dda <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007c22:	4b73      	ldr	r3, [pc, #460]	@ (8007df0 <HAL_RCC_GetSysClockFreq+0x208>)
 8007c24:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007c26:	e0d8      	b.n	8007dda <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007c28:	4b6f      	ldr	r3, [pc, #444]	@ (8007de8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007c2a:	685b      	ldr	r3, [r3, #4]
 8007c2c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007c30:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007c32:	4b6d      	ldr	r3, [pc, #436]	@ (8007de8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007c34:	685b      	ldr	r3, [r3, #4]
 8007c36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d063      	beq.n	8007d06 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007c3e:	4b6a      	ldr	r3, [pc, #424]	@ (8007de8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007c40:	685b      	ldr	r3, [r3, #4]
 8007c42:	099b      	lsrs	r3, r3, #6
 8007c44:	2200      	movs	r2, #0
 8007c46:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007c48:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8007c4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c50:	633b      	str	r3, [r7, #48]	@ 0x30
 8007c52:	2300      	movs	r3, #0
 8007c54:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c56:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007c5a:	4622      	mov	r2, r4
 8007c5c:	462b      	mov	r3, r5
 8007c5e:	f04f 0000 	mov.w	r0, #0
 8007c62:	f04f 0100 	mov.w	r1, #0
 8007c66:	0159      	lsls	r1, r3, #5
 8007c68:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007c6c:	0150      	lsls	r0, r2, #5
 8007c6e:	4602      	mov	r2, r0
 8007c70:	460b      	mov	r3, r1
 8007c72:	4621      	mov	r1, r4
 8007c74:	1a51      	subs	r1, r2, r1
 8007c76:	6139      	str	r1, [r7, #16]
 8007c78:	4629      	mov	r1, r5
 8007c7a:	eb63 0301 	sbc.w	r3, r3, r1
 8007c7e:	617b      	str	r3, [r7, #20]
 8007c80:	f04f 0200 	mov.w	r2, #0
 8007c84:	f04f 0300 	mov.w	r3, #0
 8007c88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007c8c:	4659      	mov	r1, fp
 8007c8e:	018b      	lsls	r3, r1, #6
 8007c90:	4651      	mov	r1, sl
 8007c92:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007c96:	4651      	mov	r1, sl
 8007c98:	018a      	lsls	r2, r1, #6
 8007c9a:	4651      	mov	r1, sl
 8007c9c:	ebb2 0801 	subs.w	r8, r2, r1
 8007ca0:	4659      	mov	r1, fp
 8007ca2:	eb63 0901 	sbc.w	r9, r3, r1
 8007ca6:	f04f 0200 	mov.w	r2, #0
 8007caa:	f04f 0300 	mov.w	r3, #0
 8007cae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007cb2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007cb6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007cba:	4690      	mov	r8, r2
 8007cbc:	4699      	mov	r9, r3
 8007cbe:	4623      	mov	r3, r4
 8007cc0:	eb18 0303 	adds.w	r3, r8, r3
 8007cc4:	60bb      	str	r3, [r7, #8]
 8007cc6:	462b      	mov	r3, r5
 8007cc8:	eb49 0303 	adc.w	r3, r9, r3
 8007ccc:	60fb      	str	r3, [r7, #12]
 8007cce:	f04f 0200 	mov.w	r2, #0
 8007cd2:	f04f 0300 	mov.w	r3, #0
 8007cd6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007cda:	4629      	mov	r1, r5
 8007cdc:	024b      	lsls	r3, r1, #9
 8007cde:	4621      	mov	r1, r4
 8007ce0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007ce4:	4621      	mov	r1, r4
 8007ce6:	024a      	lsls	r2, r1, #9
 8007ce8:	4610      	mov	r0, r2
 8007cea:	4619      	mov	r1, r3
 8007cec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007cee:	2200      	movs	r2, #0
 8007cf0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007cf2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007cf4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007cf8:	f7f8 ffe6 	bl	8000cc8 <__aeabi_uldivmod>
 8007cfc:	4602      	mov	r2, r0
 8007cfe:	460b      	mov	r3, r1
 8007d00:	4613      	mov	r3, r2
 8007d02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d04:	e058      	b.n	8007db8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007d06:	4b38      	ldr	r3, [pc, #224]	@ (8007de8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007d08:	685b      	ldr	r3, [r3, #4]
 8007d0a:	099b      	lsrs	r3, r3, #6
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	4618      	mov	r0, r3
 8007d10:	4611      	mov	r1, r2
 8007d12:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007d16:	623b      	str	r3, [r7, #32]
 8007d18:	2300      	movs	r3, #0
 8007d1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d1c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007d20:	4642      	mov	r2, r8
 8007d22:	464b      	mov	r3, r9
 8007d24:	f04f 0000 	mov.w	r0, #0
 8007d28:	f04f 0100 	mov.w	r1, #0
 8007d2c:	0159      	lsls	r1, r3, #5
 8007d2e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007d32:	0150      	lsls	r0, r2, #5
 8007d34:	4602      	mov	r2, r0
 8007d36:	460b      	mov	r3, r1
 8007d38:	4641      	mov	r1, r8
 8007d3a:	ebb2 0a01 	subs.w	sl, r2, r1
 8007d3e:	4649      	mov	r1, r9
 8007d40:	eb63 0b01 	sbc.w	fp, r3, r1
 8007d44:	f04f 0200 	mov.w	r2, #0
 8007d48:	f04f 0300 	mov.w	r3, #0
 8007d4c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007d50:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007d54:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007d58:	ebb2 040a 	subs.w	r4, r2, sl
 8007d5c:	eb63 050b 	sbc.w	r5, r3, fp
 8007d60:	f04f 0200 	mov.w	r2, #0
 8007d64:	f04f 0300 	mov.w	r3, #0
 8007d68:	00eb      	lsls	r3, r5, #3
 8007d6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007d6e:	00e2      	lsls	r2, r4, #3
 8007d70:	4614      	mov	r4, r2
 8007d72:	461d      	mov	r5, r3
 8007d74:	4643      	mov	r3, r8
 8007d76:	18e3      	adds	r3, r4, r3
 8007d78:	603b      	str	r3, [r7, #0]
 8007d7a:	464b      	mov	r3, r9
 8007d7c:	eb45 0303 	adc.w	r3, r5, r3
 8007d80:	607b      	str	r3, [r7, #4]
 8007d82:	f04f 0200 	mov.w	r2, #0
 8007d86:	f04f 0300 	mov.w	r3, #0
 8007d8a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007d8e:	4629      	mov	r1, r5
 8007d90:	028b      	lsls	r3, r1, #10
 8007d92:	4621      	mov	r1, r4
 8007d94:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007d98:	4621      	mov	r1, r4
 8007d9a:	028a      	lsls	r2, r1, #10
 8007d9c:	4610      	mov	r0, r2
 8007d9e:	4619      	mov	r1, r3
 8007da0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007da2:	2200      	movs	r2, #0
 8007da4:	61bb      	str	r3, [r7, #24]
 8007da6:	61fa      	str	r2, [r7, #28]
 8007da8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007dac:	f7f8 ff8c 	bl	8000cc8 <__aeabi_uldivmod>
 8007db0:	4602      	mov	r2, r0
 8007db2:	460b      	mov	r3, r1
 8007db4:	4613      	mov	r3, r2
 8007db6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007db8:	4b0b      	ldr	r3, [pc, #44]	@ (8007de8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007dba:	685b      	ldr	r3, [r3, #4]
 8007dbc:	0c1b      	lsrs	r3, r3, #16
 8007dbe:	f003 0303 	and.w	r3, r3, #3
 8007dc2:	3301      	adds	r3, #1
 8007dc4:	005b      	lsls	r3, r3, #1
 8007dc6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8007dc8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007dca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007dcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007dd0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007dd2:	e002      	b.n	8007dda <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007dd4:	4b05      	ldr	r3, [pc, #20]	@ (8007dec <HAL_RCC_GetSysClockFreq+0x204>)
 8007dd6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007dd8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007dda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007ddc:	4618      	mov	r0, r3
 8007dde:	3750      	adds	r7, #80	@ 0x50
 8007de0:	46bd      	mov	sp, r7
 8007de2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007de6:	bf00      	nop
 8007de8:	40023800 	.word	0x40023800
 8007dec:	00f42400 	.word	0x00f42400
 8007df0:	007a1200 	.word	0x007a1200

08007df4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007df4:	b480      	push	{r7}
 8007df6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007df8:	4b03      	ldr	r3, [pc, #12]	@ (8007e08 <HAL_RCC_GetHCLKFreq+0x14>)
 8007dfa:	681b      	ldr	r3, [r3, #0]
}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e04:	4770      	bx	lr
 8007e06:	bf00      	nop
 8007e08:	20000878 	.word	0x20000878

08007e0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007e10:	f7ff fff0 	bl	8007df4 <HAL_RCC_GetHCLKFreq>
 8007e14:	4602      	mov	r2, r0
 8007e16:	4b05      	ldr	r3, [pc, #20]	@ (8007e2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007e18:	689b      	ldr	r3, [r3, #8]
 8007e1a:	0a9b      	lsrs	r3, r3, #10
 8007e1c:	f003 0307 	and.w	r3, r3, #7
 8007e20:	4903      	ldr	r1, [pc, #12]	@ (8007e30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007e22:	5ccb      	ldrb	r3, [r1, r3]
 8007e24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e28:	4618      	mov	r0, r3
 8007e2a:	bd80      	pop	{r7, pc}
 8007e2c:	40023800 	.word	0x40023800
 8007e30:	08010024 	.word	0x08010024

08007e34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007e38:	f7ff ffdc 	bl	8007df4 <HAL_RCC_GetHCLKFreq>
 8007e3c:	4602      	mov	r2, r0
 8007e3e:	4b05      	ldr	r3, [pc, #20]	@ (8007e54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007e40:	689b      	ldr	r3, [r3, #8]
 8007e42:	0b5b      	lsrs	r3, r3, #13
 8007e44:	f003 0307 	and.w	r3, r3, #7
 8007e48:	4903      	ldr	r1, [pc, #12]	@ (8007e58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007e4a:	5ccb      	ldrb	r3, [r1, r3]
 8007e4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e50:	4618      	mov	r0, r3
 8007e52:	bd80      	pop	{r7, pc}
 8007e54:	40023800 	.word	0x40023800
 8007e58:	08010024 	.word	0x08010024

08007e5c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b088      	sub	sp, #32
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007e64:	2300      	movs	r3, #0
 8007e66:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8007e68:	2300      	movs	r3, #0
 8007e6a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007e70:	2300      	movs	r3, #0
 8007e72:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007e74:	2300      	movs	r3, #0
 8007e76:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f003 0301 	and.w	r3, r3, #1
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d012      	beq.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007e84:	4b69      	ldr	r3, [pc, #420]	@ (800802c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e86:	689b      	ldr	r3, [r3, #8]
 8007e88:	4a68      	ldr	r2, [pc, #416]	@ (800802c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e8a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007e8e:	6093      	str	r3, [r2, #8]
 8007e90:	4b66      	ldr	r3, [pc, #408]	@ (800802c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e92:	689a      	ldr	r2, [r3, #8]
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e98:	4964      	ldr	r1, [pc, #400]	@ (800802c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e9a:	4313      	orrs	r3, r2
 8007e9c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d101      	bne.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d017      	beq.n	8007ee6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007eb6:	4b5d      	ldr	r3, [pc, #372]	@ (800802c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007eb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007ebc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ec4:	4959      	ldr	r1, [pc, #356]	@ (800802c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ec6:	4313      	orrs	r3, r2
 8007ec8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ed0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007ed4:	d101      	bne.n	8007eda <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d101      	bne.n	8007ee6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d017      	beq.n	8007f22 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007ef2:	4b4e      	ldr	r3, [pc, #312]	@ (800802c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ef4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007ef8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f00:	494a      	ldr	r1, [pc, #296]	@ (800802c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f02:	4313      	orrs	r3, r2
 8007f04:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f0c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007f10:	d101      	bne.n	8007f16 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8007f12:	2301      	movs	r3, #1
 8007f14:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d101      	bne.n	8007f22 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8007f1e:	2301      	movs	r3, #1
 8007f20:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d001      	beq.n	8007f32 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8007f2e:	2301      	movs	r3, #1
 8007f30:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f003 0320 	and.w	r3, r3, #32
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	f000 808b 	beq.w	8008056 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007f40:	4b3a      	ldr	r3, [pc, #232]	@ (800802c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f44:	4a39      	ldr	r2, [pc, #228]	@ (800802c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f4a:	6413      	str	r3, [r2, #64]	@ 0x40
 8007f4c:	4b37      	ldr	r3, [pc, #220]	@ (800802c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f54:	60bb      	str	r3, [r7, #8]
 8007f56:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007f58:	4b35      	ldr	r3, [pc, #212]	@ (8008030 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4a34      	ldr	r2, [pc, #208]	@ (8008030 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007f5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007f62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f64:	f7fc ff94 	bl	8004e90 <HAL_GetTick>
 8007f68:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007f6a:	e008      	b.n	8007f7e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f6c:	f7fc ff90 	bl	8004e90 <HAL_GetTick>
 8007f70:	4602      	mov	r2, r0
 8007f72:	697b      	ldr	r3, [r7, #20]
 8007f74:	1ad3      	subs	r3, r2, r3
 8007f76:	2b64      	cmp	r3, #100	@ 0x64
 8007f78:	d901      	bls.n	8007f7e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8007f7a:	2303      	movs	r3, #3
 8007f7c:	e357      	b.n	800862e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007f7e:	4b2c      	ldr	r3, [pc, #176]	@ (8008030 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d0f0      	beq.n	8007f6c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007f8a:	4b28      	ldr	r3, [pc, #160]	@ (800802c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f92:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007f94:	693b      	ldr	r3, [r7, #16]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d035      	beq.n	8008006 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007fa2:	693a      	ldr	r2, [r7, #16]
 8007fa4:	429a      	cmp	r2, r3
 8007fa6:	d02e      	beq.n	8008006 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007fa8:	4b20      	ldr	r3, [pc, #128]	@ (800802c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007faa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007fb0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007fb2:	4b1e      	ldr	r3, [pc, #120]	@ (800802c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fb6:	4a1d      	ldr	r2, [pc, #116]	@ (800802c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007fbc:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007fbe:	4b1b      	ldr	r3, [pc, #108]	@ (800802c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fc2:	4a1a      	ldr	r2, [pc, #104]	@ (800802c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007fc8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007fca:	4a18      	ldr	r2, [pc, #96]	@ (800802c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fcc:	693b      	ldr	r3, [r7, #16]
 8007fce:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007fd0:	4b16      	ldr	r3, [pc, #88]	@ (800802c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fd4:	f003 0301 	and.w	r3, r3, #1
 8007fd8:	2b01      	cmp	r3, #1
 8007fda:	d114      	bne.n	8008006 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fdc:	f7fc ff58 	bl	8004e90 <HAL_GetTick>
 8007fe0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007fe2:	e00a      	b.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007fe4:	f7fc ff54 	bl	8004e90 <HAL_GetTick>
 8007fe8:	4602      	mov	r2, r0
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	1ad3      	subs	r3, r2, r3
 8007fee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d901      	bls.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8007ff6:	2303      	movs	r3, #3
 8007ff8:	e319      	b.n	800862e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ffa:	4b0c      	ldr	r3, [pc, #48]	@ (800802c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ffc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ffe:	f003 0302 	and.w	r3, r3, #2
 8008002:	2b00      	cmp	r3, #0
 8008004:	d0ee      	beq.n	8007fe4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800800a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800800e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008012:	d111      	bne.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8008014:	4b05      	ldr	r3, [pc, #20]	@ (800802c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008016:	689b      	ldr	r3, [r3, #8]
 8008018:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8008020:	4b04      	ldr	r3, [pc, #16]	@ (8008034 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008022:	400b      	ands	r3, r1
 8008024:	4901      	ldr	r1, [pc, #4]	@ (800802c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008026:	4313      	orrs	r3, r2
 8008028:	608b      	str	r3, [r1, #8]
 800802a:	e00b      	b.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800802c:	40023800 	.word	0x40023800
 8008030:	40007000 	.word	0x40007000
 8008034:	0ffffcff 	.word	0x0ffffcff
 8008038:	4baa      	ldr	r3, [pc, #680]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800803a:	689b      	ldr	r3, [r3, #8]
 800803c:	4aa9      	ldr	r2, [pc, #676]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800803e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8008042:	6093      	str	r3, [r2, #8]
 8008044:	4ba7      	ldr	r3, [pc, #668]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008046:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800804c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008050:	49a4      	ldr	r1, [pc, #656]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008052:	4313      	orrs	r3, r2
 8008054:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f003 0310 	and.w	r3, r3, #16
 800805e:	2b00      	cmp	r3, #0
 8008060:	d010      	beq.n	8008084 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008062:	4ba0      	ldr	r3, [pc, #640]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008064:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008068:	4a9e      	ldr	r2, [pc, #632]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800806a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800806e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8008072:	4b9c      	ldr	r3, [pc, #624]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008074:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800807c:	4999      	ldr	r1, [pc, #612]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800807e:	4313      	orrs	r3, r2
 8008080:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800808c:	2b00      	cmp	r3, #0
 800808e:	d00a      	beq.n	80080a6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008090:	4b94      	ldr	r3, [pc, #592]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008092:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008096:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800809e:	4991      	ldr	r1, [pc, #580]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080a0:	4313      	orrs	r3, r2
 80080a2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d00a      	beq.n	80080c8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80080b2:	4b8c      	ldr	r3, [pc, #560]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080b8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80080c0:	4988      	ldr	r1, [pc, #544]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080c2:	4313      	orrs	r3, r2
 80080c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d00a      	beq.n	80080ea <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80080d4:	4b83      	ldr	r3, [pc, #524]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080da:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80080e2:	4980      	ldr	r1, [pc, #512]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080e4:	4313      	orrs	r3, r2
 80080e6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d00a      	beq.n	800810c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80080f6:	4b7b      	ldr	r3, [pc, #492]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080fc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008104:	4977      	ldr	r1, [pc, #476]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008106:	4313      	orrs	r3, r2
 8008108:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008114:	2b00      	cmp	r3, #0
 8008116:	d00a      	beq.n	800812e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008118:	4b72      	ldr	r3, [pc, #456]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800811a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800811e:	f023 0203 	bic.w	r2, r3, #3
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008126:	496f      	ldr	r1, [pc, #444]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008128:	4313      	orrs	r3, r2
 800812a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008136:	2b00      	cmp	r3, #0
 8008138:	d00a      	beq.n	8008150 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800813a:	4b6a      	ldr	r3, [pc, #424]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800813c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008140:	f023 020c 	bic.w	r2, r3, #12
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008148:	4966      	ldr	r1, [pc, #408]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800814a:	4313      	orrs	r3, r2
 800814c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008158:	2b00      	cmp	r3, #0
 800815a:	d00a      	beq.n	8008172 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800815c:	4b61      	ldr	r3, [pc, #388]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800815e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008162:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800816a:	495e      	ldr	r1, [pc, #376]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800816c:	4313      	orrs	r3, r2
 800816e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800817a:	2b00      	cmp	r3, #0
 800817c:	d00a      	beq.n	8008194 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800817e:	4b59      	ldr	r3, [pc, #356]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008180:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008184:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800818c:	4955      	ldr	r1, [pc, #340]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800818e:	4313      	orrs	r3, r2
 8008190:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800819c:	2b00      	cmp	r3, #0
 800819e:	d00a      	beq.n	80081b6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80081a0:	4b50      	ldr	r3, [pc, #320]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081a6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081ae:	494d      	ldr	r1, [pc, #308]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081b0:	4313      	orrs	r3, r2
 80081b2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d00a      	beq.n	80081d8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80081c2:	4b48      	ldr	r3, [pc, #288]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081c8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081d0:	4944      	ldr	r1, [pc, #272]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081d2:	4313      	orrs	r3, r2
 80081d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d00a      	beq.n	80081fa <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80081e4:	4b3f      	ldr	r3, [pc, #252]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081ea:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80081f2:	493c      	ldr	r1, [pc, #240]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081f4:	4313      	orrs	r3, r2
 80081f6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008202:	2b00      	cmp	r3, #0
 8008204:	d00a      	beq.n	800821c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8008206:	4b37      	ldr	r3, [pc, #220]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008208:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800820c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008214:	4933      	ldr	r1, [pc, #204]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008216:	4313      	orrs	r3, r2
 8008218:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008224:	2b00      	cmp	r3, #0
 8008226:	d00a      	beq.n	800823e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008228:	4b2e      	ldr	r3, [pc, #184]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800822a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800822e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008236:	492b      	ldr	r1, [pc, #172]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008238:	4313      	orrs	r3, r2
 800823a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008246:	2b00      	cmp	r3, #0
 8008248:	d011      	beq.n	800826e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800824a:	4b26      	ldr	r3, [pc, #152]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800824c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008250:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008258:	4922      	ldr	r1, [pc, #136]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800825a:	4313      	orrs	r3, r2
 800825c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008264:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008268:	d101      	bne.n	800826e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800826a:	2301      	movs	r3, #1
 800826c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	f003 0308 	and.w	r3, r3, #8
 8008276:	2b00      	cmp	r3, #0
 8008278:	d001      	beq.n	800827e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800827a:	2301      	movs	r3, #1
 800827c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008286:	2b00      	cmp	r3, #0
 8008288:	d00a      	beq.n	80082a0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800828a:	4b16      	ldr	r3, [pc, #88]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800828c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008290:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008298:	4912      	ldr	r1, [pc, #72]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800829a:	4313      	orrs	r3, r2
 800829c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d00b      	beq.n	80082c4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80082ac:	4b0d      	ldr	r3, [pc, #52]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80082ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082b2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082bc:	4909      	ldr	r1, [pc, #36]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80082be:	4313      	orrs	r3, r2
 80082c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80082c4:	69fb      	ldr	r3, [r7, #28]
 80082c6:	2b01      	cmp	r3, #1
 80082c8:	d006      	beq.n	80082d8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	f000 80d9 	beq.w	800848a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80082d8:	4b02      	ldr	r3, [pc, #8]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	4a01      	ldr	r2, [pc, #4]	@ (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80082de:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80082e2:	e001      	b.n	80082e8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80082e4:	40023800 	.word	0x40023800
 80082e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082ea:	f7fc fdd1 	bl	8004e90 <HAL_GetTick>
 80082ee:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80082f0:	e008      	b.n	8008304 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80082f2:	f7fc fdcd 	bl	8004e90 <HAL_GetTick>
 80082f6:	4602      	mov	r2, r0
 80082f8:	697b      	ldr	r3, [r7, #20]
 80082fa:	1ad3      	subs	r3, r2, r3
 80082fc:	2b64      	cmp	r3, #100	@ 0x64
 80082fe:	d901      	bls.n	8008304 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008300:	2303      	movs	r3, #3
 8008302:	e194      	b.n	800862e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008304:	4b6c      	ldr	r3, [pc, #432]	@ (80084b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800830c:	2b00      	cmp	r3, #0
 800830e:	d1f0      	bne.n	80082f2 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f003 0301 	and.w	r3, r3, #1
 8008318:	2b00      	cmp	r3, #0
 800831a:	d021      	beq.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008320:	2b00      	cmp	r3, #0
 8008322:	d11d      	bne.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008324:	4b64      	ldr	r3, [pc, #400]	@ (80084b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008326:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800832a:	0c1b      	lsrs	r3, r3, #16
 800832c:	f003 0303 	and.w	r3, r3, #3
 8008330:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008332:	4b61      	ldr	r3, [pc, #388]	@ (80084b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008334:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008338:	0e1b      	lsrs	r3, r3, #24
 800833a:	f003 030f 	and.w	r3, r3, #15
 800833e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	685b      	ldr	r3, [r3, #4]
 8008344:	019a      	lsls	r2, r3, #6
 8008346:	693b      	ldr	r3, [r7, #16]
 8008348:	041b      	lsls	r3, r3, #16
 800834a:	431a      	orrs	r2, r3
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	061b      	lsls	r3, r3, #24
 8008350:	431a      	orrs	r2, r3
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	689b      	ldr	r3, [r3, #8]
 8008356:	071b      	lsls	r3, r3, #28
 8008358:	4957      	ldr	r1, [pc, #348]	@ (80084b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800835a:	4313      	orrs	r3, r2
 800835c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008368:	2b00      	cmp	r3, #0
 800836a:	d004      	beq.n	8008376 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008370:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008374:	d00a      	beq.n	800838c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800837e:	2b00      	cmp	r3, #0
 8008380:	d02e      	beq.n	80083e0 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008386:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800838a:	d129      	bne.n	80083e0 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800838c:	4b4a      	ldr	r3, [pc, #296]	@ (80084b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800838e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008392:	0c1b      	lsrs	r3, r3, #16
 8008394:	f003 0303 	and.w	r3, r3, #3
 8008398:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800839a:	4b47      	ldr	r3, [pc, #284]	@ (80084b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800839c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80083a0:	0f1b      	lsrs	r3, r3, #28
 80083a2:	f003 0307 	and.w	r3, r3, #7
 80083a6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	685b      	ldr	r3, [r3, #4]
 80083ac:	019a      	lsls	r2, r3, #6
 80083ae:	693b      	ldr	r3, [r7, #16]
 80083b0:	041b      	lsls	r3, r3, #16
 80083b2:	431a      	orrs	r2, r3
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	68db      	ldr	r3, [r3, #12]
 80083b8:	061b      	lsls	r3, r3, #24
 80083ba:	431a      	orrs	r2, r3
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	071b      	lsls	r3, r3, #28
 80083c0:	493d      	ldr	r1, [pc, #244]	@ (80084b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80083c2:	4313      	orrs	r3, r2
 80083c4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80083c8:	4b3b      	ldr	r3, [pc, #236]	@ (80084b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80083ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80083ce:	f023 021f 	bic.w	r2, r3, #31
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083d6:	3b01      	subs	r3, #1
 80083d8:	4937      	ldr	r1, [pc, #220]	@ (80084b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80083da:	4313      	orrs	r3, r2
 80083dc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d01d      	beq.n	8008428 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80083ec:	4b32      	ldr	r3, [pc, #200]	@ (80084b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80083ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80083f2:	0e1b      	lsrs	r3, r3, #24
 80083f4:	f003 030f 	and.w	r3, r3, #15
 80083f8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80083fa:	4b2f      	ldr	r3, [pc, #188]	@ (80084b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80083fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008400:	0f1b      	lsrs	r3, r3, #28
 8008402:	f003 0307 	and.w	r3, r3, #7
 8008406:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	685b      	ldr	r3, [r3, #4]
 800840c:	019a      	lsls	r2, r3, #6
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	691b      	ldr	r3, [r3, #16]
 8008412:	041b      	lsls	r3, r3, #16
 8008414:	431a      	orrs	r2, r3
 8008416:	693b      	ldr	r3, [r7, #16]
 8008418:	061b      	lsls	r3, r3, #24
 800841a:	431a      	orrs	r2, r3
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	071b      	lsls	r3, r3, #28
 8008420:	4925      	ldr	r1, [pc, #148]	@ (80084b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008422:	4313      	orrs	r3, r2
 8008424:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008430:	2b00      	cmp	r3, #0
 8008432:	d011      	beq.n	8008458 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	685b      	ldr	r3, [r3, #4]
 8008438:	019a      	lsls	r2, r3, #6
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	691b      	ldr	r3, [r3, #16]
 800843e:	041b      	lsls	r3, r3, #16
 8008440:	431a      	orrs	r2, r3
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	68db      	ldr	r3, [r3, #12]
 8008446:	061b      	lsls	r3, r3, #24
 8008448:	431a      	orrs	r2, r3
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	689b      	ldr	r3, [r3, #8]
 800844e:	071b      	lsls	r3, r3, #28
 8008450:	4919      	ldr	r1, [pc, #100]	@ (80084b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008452:	4313      	orrs	r3, r2
 8008454:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008458:	4b17      	ldr	r3, [pc, #92]	@ (80084b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	4a16      	ldr	r2, [pc, #88]	@ (80084b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800845e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008462:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008464:	f7fc fd14 	bl	8004e90 <HAL_GetTick>
 8008468:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800846a:	e008      	b.n	800847e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800846c:	f7fc fd10 	bl	8004e90 <HAL_GetTick>
 8008470:	4602      	mov	r2, r0
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	1ad3      	subs	r3, r2, r3
 8008476:	2b64      	cmp	r3, #100	@ 0x64
 8008478:	d901      	bls.n	800847e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800847a:	2303      	movs	r3, #3
 800847c:	e0d7      	b.n	800862e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800847e:	4b0e      	ldr	r3, [pc, #56]	@ (80084b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008486:	2b00      	cmp	r3, #0
 8008488:	d0f0      	beq.n	800846c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800848a:	69bb      	ldr	r3, [r7, #24]
 800848c:	2b01      	cmp	r3, #1
 800848e:	f040 80cd 	bne.w	800862c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008492:	4b09      	ldr	r3, [pc, #36]	@ (80084b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a08      	ldr	r2, [pc, #32]	@ (80084b8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008498:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800849c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800849e:	f7fc fcf7 	bl	8004e90 <HAL_GetTick>
 80084a2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80084a4:	e00a      	b.n	80084bc <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80084a6:	f7fc fcf3 	bl	8004e90 <HAL_GetTick>
 80084aa:	4602      	mov	r2, r0
 80084ac:	697b      	ldr	r3, [r7, #20]
 80084ae:	1ad3      	subs	r3, r2, r3
 80084b0:	2b64      	cmp	r3, #100	@ 0x64
 80084b2:	d903      	bls.n	80084bc <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80084b4:	2303      	movs	r3, #3
 80084b6:	e0ba      	b.n	800862e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80084b8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80084bc:	4b5e      	ldr	r3, [pc, #376]	@ (8008638 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80084c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084c8:	d0ed      	beq.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d003      	beq.n	80084de <HAL_RCCEx_PeriphCLKConfig+0x682>
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d009      	beq.n	80084f2 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d02e      	beq.n	8008548 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d12a      	bne.n	8008548 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80084f2:	4b51      	ldr	r3, [pc, #324]	@ (8008638 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80084f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084f8:	0c1b      	lsrs	r3, r3, #16
 80084fa:	f003 0303 	and.w	r3, r3, #3
 80084fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008500:	4b4d      	ldr	r3, [pc, #308]	@ (8008638 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008506:	0f1b      	lsrs	r3, r3, #28
 8008508:	f003 0307 	and.w	r3, r3, #7
 800850c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	695b      	ldr	r3, [r3, #20]
 8008512:	019a      	lsls	r2, r3, #6
 8008514:	693b      	ldr	r3, [r7, #16]
 8008516:	041b      	lsls	r3, r3, #16
 8008518:	431a      	orrs	r2, r3
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	699b      	ldr	r3, [r3, #24]
 800851e:	061b      	lsls	r3, r3, #24
 8008520:	431a      	orrs	r2, r3
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	071b      	lsls	r3, r3, #28
 8008526:	4944      	ldr	r1, [pc, #272]	@ (8008638 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008528:	4313      	orrs	r3, r2
 800852a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800852e:	4b42      	ldr	r3, [pc, #264]	@ (8008638 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008530:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008534:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800853c:	3b01      	subs	r3, #1
 800853e:	021b      	lsls	r3, r3, #8
 8008540:	493d      	ldr	r1, [pc, #244]	@ (8008638 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008542:	4313      	orrs	r3, r2
 8008544:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008550:	2b00      	cmp	r3, #0
 8008552:	d022      	beq.n	800859a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008558:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800855c:	d11d      	bne.n	800859a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800855e:	4b36      	ldr	r3, [pc, #216]	@ (8008638 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008560:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008564:	0e1b      	lsrs	r3, r3, #24
 8008566:	f003 030f 	and.w	r3, r3, #15
 800856a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800856c:	4b32      	ldr	r3, [pc, #200]	@ (8008638 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800856e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008572:	0f1b      	lsrs	r3, r3, #28
 8008574:	f003 0307 	and.w	r3, r3, #7
 8008578:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	695b      	ldr	r3, [r3, #20]
 800857e:	019a      	lsls	r2, r3, #6
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	6a1b      	ldr	r3, [r3, #32]
 8008584:	041b      	lsls	r3, r3, #16
 8008586:	431a      	orrs	r2, r3
 8008588:	693b      	ldr	r3, [r7, #16]
 800858a:	061b      	lsls	r3, r3, #24
 800858c:	431a      	orrs	r2, r3
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	071b      	lsls	r3, r3, #28
 8008592:	4929      	ldr	r1, [pc, #164]	@ (8008638 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008594:	4313      	orrs	r3, r2
 8008596:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f003 0308 	and.w	r3, r3, #8
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d028      	beq.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80085a6:	4b24      	ldr	r3, [pc, #144]	@ (8008638 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085ac:	0e1b      	lsrs	r3, r3, #24
 80085ae:	f003 030f 	and.w	r3, r3, #15
 80085b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80085b4:	4b20      	ldr	r3, [pc, #128]	@ (8008638 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085ba:	0c1b      	lsrs	r3, r3, #16
 80085bc:	f003 0303 	and.w	r3, r3, #3
 80085c0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	695b      	ldr	r3, [r3, #20]
 80085c6:	019a      	lsls	r2, r3, #6
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	041b      	lsls	r3, r3, #16
 80085cc:	431a      	orrs	r2, r3
 80085ce:	693b      	ldr	r3, [r7, #16]
 80085d0:	061b      	lsls	r3, r3, #24
 80085d2:	431a      	orrs	r2, r3
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	69db      	ldr	r3, [r3, #28]
 80085d8:	071b      	lsls	r3, r3, #28
 80085da:	4917      	ldr	r1, [pc, #92]	@ (8008638 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085dc:	4313      	orrs	r3, r2
 80085de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80085e2:	4b15      	ldr	r3, [pc, #84]	@ (8008638 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80085e8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085f0:	4911      	ldr	r1, [pc, #68]	@ (8008638 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085f2:	4313      	orrs	r3, r2
 80085f4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80085f8:	4b0f      	ldr	r3, [pc, #60]	@ (8008638 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4a0e      	ldr	r2, [pc, #56]	@ (8008638 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008602:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008604:	f7fc fc44 	bl	8004e90 <HAL_GetTick>
 8008608:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800860a:	e008      	b.n	800861e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800860c:	f7fc fc40 	bl	8004e90 <HAL_GetTick>
 8008610:	4602      	mov	r2, r0
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	1ad3      	subs	r3, r2, r3
 8008616:	2b64      	cmp	r3, #100	@ 0x64
 8008618:	d901      	bls.n	800861e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800861a:	2303      	movs	r3, #3
 800861c:	e007      	b.n	800862e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800861e:	4b06      	ldr	r3, [pc, #24]	@ (8008638 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008626:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800862a:	d1ef      	bne.n	800860c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800862c:	2300      	movs	r3, #0
}
 800862e:	4618      	mov	r0, r3
 8008630:	3720      	adds	r7, #32
 8008632:	46bd      	mov	sp, r7
 8008634:	bd80      	pop	{r7, pc}
 8008636:	bf00      	nop
 8008638:	40023800 	.word	0x40023800

0800863c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b084      	sub	sp, #16
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d101      	bne.n	800864e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800864a:	2301      	movs	r3, #1
 800864c:	e09d      	b.n	800878a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008652:	2b00      	cmp	r3, #0
 8008654:	d108      	bne.n	8008668 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	685b      	ldr	r3, [r3, #4]
 800865a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800865e:	d009      	beq.n	8008674 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2200      	movs	r2, #0
 8008664:	61da      	str	r2, [r3, #28]
 8008666:	e005      	b.n	8008674 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2200      	movs	r2, #0
 800866c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2200      	movs	r2, #0
 8008672:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2200      	movs	r2, #0
 8008678:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008680:	b2db      	uxtb	r3, r3
 8008682:	2b00      	cmp	r3, #0
 8008684:	d106      	bne.n	8008694 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2200      	movs	r2, #0
 800868a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f7fb fd92 	bl	80041b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2202      	movs	r2, #2
 8008698:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	681a      	ldr	r2, [r3, #0]
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80086aa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	68db      	ldr	r3, [r3, #12]
 80086b0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80086b4:	d902      	bls.n	80086bc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80086b6:	2300      	movs	r3, #0
 80086b8:	60fb      	str	r3, [r7, #12]
 80086ba:	e002      	b.n	80086c2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80086bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80086c0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	68db      	ldr	r3, [r3, #12]
 80086c6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80086ca:	d007      	beq.n	80086dc <HAL_SPI_Init+0xa0>
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	68db      	ldr	r3, [r3, #12]
 80086d0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80086d4:	d002      	beq.n	80086dc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	2200      	movs	r2, #0
 80086da:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	685b      	ldr	r3, [r3, #4]
 80086e0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	689b      	ldr	r3, [r3, #8]
 80086e8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80086ec:	431a      	orrs	r2, r3
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	691b      	ldr	r3, [r3, #16]
 80086f2:	f003 0302 	and.w	r3, r3, #2
 80086f6:	431a      	orrs	r2, r3
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	695b      	ldr	r3, [r3, #20]
 80086fc:	f003 0301 	and.w	r3, r3, #1
 8008700:	431a      	orrs	r2, r3
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	699b      	ldr	r3, [r3, #24]
 8008706:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800870a:	431a      	orrs	r2, r3
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	69db      	ldr	r3, [r3, #28]
 8008710:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008714:	431a      	orrs	r2, r3
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6a1b      	ldr	r3, [r3, #32]
 800871a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800871e:	ea42 0103 	orr.w	r1, r2, r3
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008726:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	430a      	orrs	r2, r1
 8008730:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	699b      	ldr	r3, [r3, #24]
 8008736:	0c1b      	lsrs	r3, r3, #16
 8008738:	f003 0204 	and.w	r2, r3, #4
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008740:	f003 0310 	and.w	r3, r3, #16
 8008744:	431a      	orrs	r2, r3
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800874a:	f003 0308 	and.w	r3, r3, #8
 800874e:	431a      	orrs	r2, r3
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	68db      	ldr	r3, [r3, #12]
 8008754:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008758:	ea42 0103 	orr.w	r1, r2, r3
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	430a      	orrs	r2, r1
 8008768:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	69da      	ldr	r2, [r3, #28]
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008778:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2200      	movs	r2, #0
 800877e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2201      	movs	r2, #1
 8008784:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008788:	2300      	movs	r3, #0
}
 800878a:	4618      	mov	r0, r3
 800878c:	3710      	adds	r7, #16
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}

08008792 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008792:	b580      	push	{r7, lr}
 8008794:	b088      	sub	sp, #32
 8008796:	af00      	add	r7, sp, #0
 8008798:	60f8      	str	r0, [r7, #12]
 800879a:	60b9      	str	r1, [r7, #8]
 800879c:	603b      	str	r3, [r7, #0]
 800879e:	4613      	mov	r3, r2
 80087a0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80087a2:	f7fc fb75 	bl	8004e90 <HAL_GetTick>
 80087a6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80087a8:	88fb      	ldrh	r3, [r7, #6]
 80087aa:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80087b2:	b2db      	uxtb	r3, r3
 80087b4:	2b01      	cmp	r3, #1
 80087b6:	d001      	beq.n	80087bc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80087b8:	2302      	movs	r3, #2
 80087ba:	e15c      	b.n	8008a76 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d002      	beq.n	80087c8 <HAL_SPI_Transmit+0x36>
 80087c2:	88fb      	ldrh	r3, [r7, #6]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d101      	bne.n	80087cc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80087c8:	2301      	movs	r3, #1
 80087ca:	e154      	b.n	8008a76 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80087d2:	2b01      	cmp	r3, #1
 80087d4:	d101      	bne.n	80087da <HAL_SPI_Transmit+0x48>
 80087d6:	2302      	movs	r3, #2
 80087d8:	e14d      	b.n	8008a76 <HAL_SPI_Transmit+0x2e4>
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	2201      	movs	r2, #1
 80087de:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	2203      	movs	r2, #3
 80087e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	2200      	movs	r2, #0
 80087ee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	68ba      	ldr	r2, [r7, #8]
 80087f4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	88fa      	ldrh	r2, [r7, #6]
 80087fa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	88fa      	ldrh	r2, [r7, #6]
 8008800:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	2200      	movs	r2, #0
 8008806:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	2200      	movs	r2, #0
 800880c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	2200      	movs	r2, #0
 8008814:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	2200      	movs	r2, #0
 800881c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	2200      	movs	r2, #0
 8008822:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	689b      	ldr	r3, [r3, #8]
 8008828:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800882c:	d10f      	bne.n	800884e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	681a      	ldr	r2, [r3, #0]
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800883c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	681a      	ldr	r2, [r3, #0]
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800884c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008858:	2b40      	cmp	r3, #64	@ 0x40
 800885a:	d007      	beq.n	800886c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	681a      	ldr	r2, [r3, #0]
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800886a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	68db      	ldr	r3, [r3, #12]
 8008870:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008874:	d952      	bls.n	800891c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	685b      	ldr	r3, [r3, #4]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d002      	beq.n	8008884 <HAL_SPI_Transmit+0xf2>
 800887e:	8b7b      	ldrh	r3, [r7, #26]
 8008880:	2b01      	cmp	r3, #1
 8008882:	d145      	bne.n	8008910 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008888:	881a      	ldrh	r2, [r3, #0]
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008894:	1c9a      	adds	r2, r3, #2
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800889e:	b29b      	uxth	r3, r3
 80088a0:	3b01      	subs	r3, #1
 80088a2:	b29a      	uxth	r2, r3
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80088a8:	e032      	b.n	8008910 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	689b      	ldr	r3, [r3, #8]
 80088b0:	f003 0302 	and.w	r3, r3, #2
 80088b4:	2b02      	cmp	r3, #2
 80088b6:	d112      	bne.n	80088de <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088bc:	881a      	ldrh	r2, [r3, #0]
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088c8:	1c9a      	adds	r2, r3, #2
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80088d2:	b29b      	uxth	r3, r3
 80088d4:	3b01      	subs	r3, #1
 80088d6:	b29a      	uxth	r2, r3
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80088dc:	e018      	b.n	8008910 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80088de:	f7fc fad7 	bl	8004e90 <HAL_GetTick>
 80088e2:	4602      	mov	r2, r0
 80088e4:	69fb      	ldr	r3, [r7, #28]
 80088e6:	1ad3      	subs	r3, r2, r3
 80088e8:	683a      	ldr	r2, [r7, #0]
 80088ea:	429a      	cmp	r2, r3
 80088ec:	d803      	bhi.n	80088f6 <HAL_SPI_Transmit+0x164>
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088f4:	d102      	bne.n	80088fc <HAL_SPI_Transmit+0x16a>
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d109      	bne.n	8008910 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	2201      	movs	r2, #1
 8008900:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	2200      	movs	r2, #0
 8008908:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800890c:	2303      	movs	r3, #3
 800890e:	e0b2      	b.n	8008a76 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008914:	b29b      	uxth	r3, r3
 8008916:	2b00      	cmp	r3, #0
 8008918:	d1c7      	bne.n	80088aa <HAL_SPI_Transmit+0x118>
 800891a:	e083      	b.n	8008a24 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	685b      	ldr	r3, [r3, #4]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d002      	beq.n	800892a <HAL_SPI_Transmit+0x198>
 8008924:	8b7b      	ldrh	r3, [r7, #26]
 8008926:	2b01      	cmp	r3, #1
 8008928:	d177      	bne.n	8008a1a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800892e:	b29b      	uxth	r3, r3
 8008930:	2b01      	cmp	r3, #1
 8008932:	d912      	bls.n	800895a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008938:	881a      	ldrh	r2, [r3, #0]
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008944:	1c9a      	adds	r2, r3, #2
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800894e:	b29b      	uxth	r3, r3
 8008950:	3b02      	subs	r3, #2
 8008952:	b29a      	uxth	r2, r3
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008958:	e05f      	b.n	8008a1a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	330c      	adds	r3, #12
 8008964:	7812      	ldrb	r2, [r2, #0]
 8008966:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800896c:	1c5a      	adds	r2, r3, #1
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008976:	b29b      	uxth	r3, r3
 8008978:	3b01      	subs	r3, #1
 800897a:	b29a      	uxth	r2, r3
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008980:	e04b      	b.n	8008a1a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	689b      	ldr	r3, [r3, #8]
 8008988:	f003 0302 	and.w	r3, r3, #2
 800898c:	2b02      	cmp	r3, #2
 800898e:	d12b      	bne.n	80089e8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008994:	b29b      	uxth	r3, r3
 8008996:	2b01      	cmp	r3, #1
 8008998:	d912      	bls.n	80089c0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800899e:	881a      	ldrh	r2, [r3, #0]
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089aa:	1c9a      	adds	r2, r3, #2
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80089b4:	b29b      	uxth	r3, r3
 80089b6:	3b02      	subs	r3, #2
 80089b8:	b29a      	uxth	r2, r3
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80089be:	e02c      	b.n	8008a1a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	330c      	adds	r3, #12
 80089ca:	7812      	ldrb	r2, [r2, #0]
 80089cc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089d2:	1c5a      	adds	r2, r3, #1
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80089dc:	b29b      	uxth	r3, r3
 80089de:	3b01      	subs	r3, #1
 80089e0:	b29a      	uxth	r2, r3
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80089e6:	e018      	b.n	8008a1a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80089e8:	f7fc fa52 	bl	8004e90 <HAL_GetTick>
 80089ec:	4602      	mov	r2, r0
 80089ee:	69fb      	ldr	r3, [r7, #28]
 80089f0:	1ad3      	subs	r3, r2, r3
 80089f2:	683a      	ldr	r2, [r7, #0]
 80089f4:	429a      	cmp	r2, r3
 80089f6:	d803      	bhi.n	8008a00 <HAL_SPI_Transmit+0x26e>
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089fe:	d102      	bne.n	8008a06 <HAL_SPI_Transmit+0x274>
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d109      	bne.n	8008a1a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	2201      	movs	r2, #1
 8008a0a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	2200      	movs	r2, #0
 8008a12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008a16:	2303      	movs	r3, #3
 8008a18:	e02d      	b.n	8008a76 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a1e:	b29b      	uxth	r3, r3
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d1ae      	bne.n	8008982 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008a24:	69fa      	ldr	r2, [r7, #28]
 8008a26:	6839      	ldr	r1, [r7, #0]
 8008a28:	68f8      	ldr	r0, [r7, #12]
 8008a2a:	f000 fd19 	bl	8009460 <SPI_EndRxTxTransaction>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d002      	beq.n	8008a3a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	2220      	movs	r2, #32
 8008a38:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	689b      	ldr	r3, [r3, #8]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d10a      	bne.n	8008a58 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008a42:	2300      	movs	r3, #0
 8008a44:	617b      	str	r3, [r7, #20]
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	68db      	ldr	r3, [r3, #12]
 8008a4c:	617b      	str	r3, [r7, #20]
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	689b      	ldr	r3, [r3, #8]
 8008a54:	617b      	str	r3, [r7, #20]
 8008a56:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	2201      	movs	r2, #1
 8008a5c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	2200      	movs	r2, #0
 8008a64:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d001      	beq.n	8008a74 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8008a70:	2301      	movs	r3, #1
 8008a72:	e000      	b.n	8008a76 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8008a74:	2300      	movs	r3, #0
  }
}
 8008a76:	4618      	mov	r0, r3
 8008a78:	3720      	adds	r7, #32
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	bd80      	pop	{r7, pc}

08008a7e <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a7e:	b580      	push	{r7, lr}
 8008a80:	b088      	sub	sp, #32
 8008a82:	af02      	add	r7, sp, #8
 8008a84:	60f8      	str	r0, [r7, #12]
 8008a86:	60b9      	str	r1, [r7, #8]
 8008a88:	603b      	str	r3, [r7, #0]
 8008a8a:	4613      	mov	r3, r2
 8008a8c:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008a94:	b2db      	uxtb	r3, r3
 8008a96:	2b01      	cmp	r3, #1
 8008a98:	d001      	beq.n	8008a9e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8008a9a:	2302      	movs	r3, #2
 8008a9c:	e123      	b.n	8008ce6 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8008a9e:	68bb      	ldr	r3, [r7, #8]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d002      	beq.n	8008aaa <HAL_SPI_Receive+0x2c>
 8008aa4:	88fb      	ldrh	r3, [r7, #6]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d101      	bne.n	8008aae <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8008aaa:	2301      	movs	r3, #1
 8008aac:	e11b      	b.n	8008ce6 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	685b      	ldr	r3, [r3, #4]
 8008ab2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008ab6:	d112      	bne.n	8008ade <HAL_SPI_Receive+0x60>
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	689b      	ldr	r3, [r3, #8]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d10e      	bne.n	8008ade <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	2204      	movs	r2, #4
 8008ac4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008ac8:	88fa      	ldrh	r2, [r7, #6]
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	9300      	str	r3, [sp, #0]
 8008ace:	4613      	mov	r3, r2
 8008ad0:	68ba      	ldr	r2, [r7, #8]
 8008ad2:	68b9      	ldr	r1, [r7, #8]
 8008ad4:	68f8      	ldr	r0, [r7, #12]
 8008ad6:	f000 f90a 	bl	8008cee <HAL_SPI_TransmitReceive>
 8008ada:	4603      	mov	r3, r0
 8008adc:	e103      	b.n	8008ce6 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008ade:	f7fc f9d7 	bl	8004e90 <HAL_GetTick>
 8008ae2:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008aea:	2b01      	cmp	r3, #1
 8008aec:	d101      	bne.n	8008af2 <HAL_SPI_Receive+0x74>
 8008aee:	2302      	movs	r3, #2
 8008af0:	e0f9      	b.n	8008ce6 <HAL_SPI_Receive+0x268>
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	2201      	movs	r2, #1
 8008af6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	2204      	movs	r2, #4
 8008afe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	2200      	movs	r2, #0
 8008b06:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	68ba      	ldr	r2, [r7, #8]
 8008b0c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	88fa      	ldrh	r2, [r7, #6]
 8008b12:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	88fa      	ldrh	r2, [r7, #6]
 8008b1a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	2200      	movs	r2, #0
 8008b22:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	2200      	movs	r2, #0
 8008b28:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	2200      	movs	r2, #0
 8008b34:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	2200      	movs	r2, #0
 8008b3a:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	68db      	ldr	r3, [r3, #12]
 8008b40:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008b44:	d908      	bls.n	8008b58 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	685a      	ldr	r2, [r3, #4]
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008b54:	605a      	str	r2, [r3, #4]
 8008b56:	e007      	b.n	8008b68 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	685a      	ldr	r2, [r3, #4]
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008b66:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	689b      	ldr	r3, [r3, #8]
 8008b6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008b70:	d10f      	bne.n	8008b92 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	681a      	ldr	r2, [r3, #0]
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008b80:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	681a      	ldr	r2, [r3, #0]
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008b90:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b9c:	2b40      	cmp	r3, #64	@ 0x40
 8008b9e:	d007      	beq.n	8008bb0 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	681a      	ldr	r2, [r3, #0]
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008bae:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	68db      	ldr	r3, [r3, #12]
 8008bb4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008bb8:	d875      	bhi.n	8008ca6 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008bba:	e037      	b.n	8008c2c <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	689b      	ldr	r3, [r3, #8]
 8008bc2:	f003 0301 	and.w	r3, r3, #1
 8008bc6:	2b01      	cmp	r3, #1
 8008bc8:	d117      	bne.n	8008bfa <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	f103 020c 	add.w	r2, r3, #12
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bd6:	7812      	ldrb	r2, [r2, #0]
 8008bd8:	b2d2      	uxtb	r2, r2
 8008bda:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008be0:	1c5a      	adds	r2, r3, #1
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008bec:	b29b      	uxth	r3, r3
 8008bee:	3b01      	subs	r3, #1
 8008bf0:	b29a      	uxth	r2, r3
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8008bf8:	e018      	b.n	8008c2c <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008bfa:	f7fc f949 	bl	8004e90 <HAL_GetTick>
 8008bfe:	4602      	mov	r2, r0
 8008c00:	697b      	ldr	r3, [r7, #20]
 8008c02:	1ad3      	subs	r3, r2, r3
 8008c04:	683a      	ldr	r2, [r7, #0]
 8008c06:	429a      	cmp	r2, r3
 8008c08:	d803      	bhi.n	8008c12 <HAL_SPI_Receive+0x194>
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c10:	d102      	bne.n	8008c18 <HAL_SPI_Receive+0x19a>
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d109      	bne.n	8008c2c <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	2201      	movs	r2, #1
 8008c1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	2200      	movs	r2, #0
 8008c24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008c28:	2303      	movs	r3, #3
 8008c2a:	e05c      	b.n	8008ce6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c32:	b29b      	uxth	r3, r3
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d1c1      	bne.n	8008bbc <HAL_SPI_Receive+0x13e>
 8008c38:	e03b      	b.n	8008cb2 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	689b      	ldr	r3, [r3, #8]
 8008c40:	f003 0301 	and.w	r3, r3, #1
 8008c44:	2b01      	cmp	r3, #1
 8008c46:	d115      	bne.n	8008c74 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	68da      	ldr	r2, [r3, #12]
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c52:	b292      	uxth	r2, r2
 8008c54:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c5a:	1c9a      	adds	r2, r3, #2
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c66:	b29b      	uxth	r3, r3
 8008c68:	3b01      	subs	r3, #1
 8008c6a:	b29a      	uxth	r2, r3
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8008c72:	e018      	b.n	8008ca6 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c74:	f7fc f90c 	bl	8004e90 <HAL_GetTick>
 8008c78:	4602      	mov	r2, r0
 8008c7a:	697b      	ldr	r3, [r7, #20]
 8008c7c:	1ad3      	subs	r3, r2, r3
 8008c7e:	683a      	ldr	r2, [r7, #0]
 8008c80:	429a      	cmp	r2, r3
 8008c82:	d803      	bhi.n	8008c8c <HAL_SPI_Receive+0x20e>
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c8a:	d102      	bne.n	8008c92 <HAL_SPI_Receive+0x214>
 8008c8c:	683b      	ldr	r3, [r7, #0]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d109      	bne.n	8008ca6 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	2201      	movs	r2, #1
 8008c96:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008ca2:	2303      	movs	r3, #3
 8008ca4:	e01f      	b.n	8008ce6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008cac:	b29b      	uxth	r3, r3
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d1c3      	bne.n	8008c3a <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008cb2:	697a      	ldr	r2, [r7, #20]
 8008cb4:	6839      	ldr	r1, [r7, #0]
 8008cb6:	68f8      	ldr	r0, [r7, #12]
 8008cb8:	f000 fb56 	bl	8009368 <SPI_EndRxTransaction>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d002      	beq.n	8008cc8 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	2220      	movs	r2, #32
 8008cc6:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	2201      	movs	r2, #1
 8008ccc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d001      	beq.n	8008ce4 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8008ce0:	2301      	movs	r3, #1
 8008ce2:	e000      	b.n	8008ce6 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8008ce4:	2300      	movs	r3, #0
  }
}
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	3718      	adds	r7, #24
 8008cea:	46bd      	mov	sp, r7
 8008cec:	bd80      	pop	{r7, pc}

08008cee <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008cee:	b580      	push	{r7, lr}
 8008cf0:	b08a      	sub	sp, #40	@ 0x28
 8008cf2:	af00      	add	r7, sp, #0
 8008cf4:	60f8      	str	r0, [r7, #12]
 8008cf6:	60b9      	str	r1, [r7, #8]
 8008cf8:	607a      	str	r2, [r7, #4]
 8008cfa:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008cfc:	2301      	movs	r3, #1
 8008cfe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008d00:	f7fc f8c6 	bl	8004e90 <HAL_GetTick>
 8008d04:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008d0c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	685b      	ldr	r3, [r3, #4]
 8008d12:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008d14:	887b      	ldrh	r3, [r7, #2]
 8008d16:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8008d18:	887b      	ldrh	r3, [r7, #2]
 8008d1a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008d1c:	7ffb      	ldrb	r3, [r7, #31]
 8008d1e:	2b01      	cmp	r3, #1
 8008d20:	d00c      	beq.n	8008d3c <HAL_SPI_TransmitReceive+0x4e>
 8008d22:	69bb      	ldr	r3, [r7, #24]
 8008d24:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008d28:	d106      	bne.n	8008d38 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	689b      	ldr	r3, [r3, #8]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d102      	bne.n	8008d38 <HAL_SPI_TransmitReceive+0x4a>
 8008d32:	7ffb      	ldrb	r3, [r7, #31]
 8008d34:	2b04      	cmp	r3, #4
 8008d36:	d001      	beq.n	8008d3c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008d38:	2302      	movs	r3, #2
 8008d3a:	e1f3      	b.n	8009124 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008d3c:	68bb      	ldr	r3, [r7, #8]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d005      	beq.n	8008d4e <HAL_SPI_TransmitReceive+0x60>
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d002      	beq.n	8008d4e <HAL_SPI_TransmitReceive+0x60>
 8008d48:	887b      	ldrh	r3, [r7, #2]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d101      	bne.n	8008d52 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8008d4e:	2301      	movs	r3, #1
 8008d50:	e1e8      	b.n	8009124 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008d58:	2b01      	cmp	r3, #1
 8008d5a:	d101      	bne.n	8008d60 <HAL_SPI_TransmitReceive+0x72>
 8008d5c:	2302      	movs	r3, #2
 8008d5e:	e1e1      	b.n	8009124 <HAL_SPI_TransmitReceive+0x436>
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	2201      	movs	r2, #1
 8008d64:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008d6e:	b2db      	uxtb	r3, r3
 8008d70:	2b04      	cmp	r3, #4
 8008d72:	d003      	beq.n	8008d7c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	2205      	movs	r2, #5
 8008d78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	2200      	movs	r2, #0
 8008d80:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	687a      	ldr	r2, [r7, #4]
 8008d86:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	887a      	ldrh	r2, [r7, #2]
 8008d8c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	887a      	ldrh	r2, [r7, #2]
 8008d94:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	68ba      	ldr	r2, [r7, #8]
 8008d9c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	887a      	ldrh	r2, [r7, #2]
 8008da2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	887a      	ldrh	r2, [r7, #2]
 8008da8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	2200      	movs	r2, #0
 8008dae:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	2200      	movs	r2, #0
 8008db4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	68db      	ldr	r3, [r3, #12]
 8008dba:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008dbe:	d802      	bhi.n	8008dc6 <HAL_SPI_TransmitReceive+0xd8>
 8008dc0:	8abb      	ldrh	r3, [r7, #20]
 8008dc2:	2b01      	cmp	r3, #1
 8008dc4:	d908      	bls.n	8008dd8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	685a      	ldr	r2, [r3, #4]
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008dd4:	605a      	str	r2, [r3, #4]
 8008dd6:	e007      	b.n	8008de8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	685a      	ldr	r2, [r3, #4]
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008de6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008df2:	2b40      	cmp	r3, #64	@ 0x40
 8008df4:	d007      	beq.n	8008e06 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	681a      	ldr	r2, [r3, #0]
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008e04:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	68db      	ldr	r3, [r3, #12]
 8008e0a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008e0e:	f240 8083 	bls.w	8008f18 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	685b      	ldr	r3, [r3, #4]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d002      	beq.n	8008e20 <HAL_SPI_TransmitReceive+0x132>
 8008e1a:	8afb      	ldrh	r3, [r7, #22]
 8008e1c:	2b01      	cmp	r3, #1
 8008e1e:	d16f      	bne.n	8008f00 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e24:	881a      	ldrh	r2, [r3, #0]
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e30:	1c9a      	adds	r2, r3, #2
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e3a:	b29b      	uxth	r3, r3
 8008e3c:	3b01      	subs	r3, #1
 8008e3e:	b29a      	uxth	r2, r3
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008e44:	e05c      	b.n	8008f00 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	689b      	ldr	r3, [r3, #8]
 8008e4c:	f003 0302 	and.w	r3, r3, #2
 8008e50:	2b02      	cmp	r3, #2
 8008e52:	d11b      	bne.n	8008e8c <HAL_SPI_TransmitReceive+0x19e>
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e58:	b29b      	uxth	r3, r3
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d016      	beq.n	8008e8c <HAL_SPI_TransmitReceive+0x19e>
 8008e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e60:	2b01      	cmp	r3, #1
 8008e62:	d113      	bne.n	8008e8c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e68:	881a      	ldrh	r2, [r3, #0]
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e74:	1c9a      	adds	r2, r3, #2
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e7e:	b29b      	uxth	r3, r3
 8008e80:	3b01      	subs	r3, #1
 8008e82:	b29a      	uxth	r2, r3
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008e88:	2300      	movs	r3, #0
 8008e8a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	689b      	ldr	r3, [r3, #8]
 8008e92:	f003 0301 	and.w	r3, r3, #1
 8008e96:	2b01      	cmp	r3, #1
 8008e98:	d11c      	bne.n	8008ed4 <HAL_SPI_TransmitReceive+0x1e6>
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008ea0:	b29b      	uxth	r3, r3
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d016      	beq.n	8008ed4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	68da      	ldr	r2, [r3, #12]
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008eb0:	b292      	uxth	r2, r2
 8008eb2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008eb8:	1c9a      	adds	r2, r3, #2
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008ec4:	b29b      	uxth	r3, r3
 8008ec6:	3b01      	subs	r3, #1
 8008ec8:	b29a      	uxth	r2, r3
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008ed0:	2301      	movs	r3, #1
 8008ed2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008ed4:	f7fb ffdc 	bl	8004e90 <HAL_GetTick>
 8008ed8:	4602      	mov	r2, r0
 8008eda:	6a3b      	ldr	r3, [r7, #32]
 8008edc:	1ad3      	subs	r3, r2, r3
 8008ede:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ee0:	429a      	cmp	r2, r3
 8008ee2:	d80d      	bhi.n	8008f00 <HAL_SPI_TransmitReceive+0x212>
 8008ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008eea:	d009      	beq.n	8008f00 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	2201      	movs	r2, #1
 8008ef0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008efc:	2303      	movs	r3, #3
 8008efe:	e111      	b.n	8009124 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f04:	b29b      	uxth	r3, r3
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d19d      	bne.n	8008e46 <HAL_SPI_TransmitReceive+0x158>
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008f10:	b29b      	uxth	r3, r3
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d197      	bne.n	8008e46 <HAL_SPI_TransmitReceive+0x158>
 8008f16:	e0e5      	b.n	80090e4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	685b      	ldr	r3, [r3, #4]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d003      	beq.n	8008f28 <HAL_SPI_TransmitReceive+0x23a>
 8008f20:	8afb      	ldrh	r3, [r7, #22]
 8008f22:	2b01      	cmp	r3, #1
 8008f24:	f040 80d1 	bne.w	80090ca <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f2c:	b29b      	uxth	r3, r3
 8008f2e:	2b01      	cmp	r3, #1
 8008f30:	d912      	bls.n	8008f58 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f36:	881a      	ldrh	r2, [r3, #0]
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f42:	1c9a      	adds	r2, r3, #2
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f4c:	b29b      	uxth	r3, r3
 8008f4e:	3b02      	subs	r3, #2
 8008f50:	b29a      	uxth	r2, r3
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008f56:	e0b8      	b.n	80090ca <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	330c      	adds	r3, #12
 8008f62:	7812      	ldrb	r2, [r2, #0]
 8008f64:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f6a:	1c5a      	adds	r2, r3, #1
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f74:	b29b      	uxth	r3, r3
 8008f76:	3b01      	subs	r3, #1
 8008f78:	b29a      	uxth	r2, r3
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008f7e:	e0a4      	b.n	80090ca <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	689b      	ldr	r3, [r3, #8]
 8008f86:	f003 0302 	and.w	r3, r3, #2
 8008f8a:	2b02      	cmp	r3, #2
 8008f8c:	d134      	bne.n	8008ff8 <HAL_SPI_TransmitReceive+0x30a>
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f92:	b29b      	uxth	r3, r3
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d02f      	beq.n	8008ff8 <HAL_SPI_TransmitReceive+0x30a>
 8008f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f9a:	2b01      	cmp	r3, #1
 8008f9c:	d12c      	bne.n	8008ff8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008fa2:	b29b      	uxth	r3, r3
 8008fa4:	2b01      	cmp	r3, #1
 8008fa6:	d912      	bls.n	8008fce <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fac:	881a      	ldrh	r2, [r3, #0]
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fb8:	1c9a      	adds	r2, r3, #2
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008fc2:	b29b      	uxth	r3, r3
 8008fc4:	3b02      	subs	r3, #2
 8008fc6:	b29a      	uxth	r2, r3
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008fcc:	e012      	b.n	8008ff4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	330c      	adds	r3, #12
 8008fd8:	7812      	ldrb	r2, [r2, #0]
 8008fda:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fe0:	1c5a      	adds	r2, r3, #1
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008fea:	b29b      	uxth	r3, r3
 8008fec:	3b01      	subs	r3, #1
 8008fee:	b29a      	uxth	r2, r3
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	689b      	ldr	r3, [r3, #8]
 8008ffe:	f003 0301 	and.w	r3, r3, #1
 8009002:	2b01      	cmp	r3, #1
 8009004:	d148      	bne.n	8009098 <HAL_SPI_TransmitReceive+0x3aa>
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800900c:	b29b      	uxth	r3, r3
 800900e:	2b00      	cmp	r3, #0
 8009010:	d042      	beq.n	8009098 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009018:	b29b      	uxth	r3, r3
 800901a:	2b01      	cmp	r3, #1
 800901c:	d923      	bls.n	8009066 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	68da      	ldr	r2, [r3, #12]
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009028:	b292      	uxth	r2, r2
 800902a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009030:	1c9a      	adds	r2, r3, #2
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800903c:	b29b      	uxth	r3, r3
 800903e:	3b02      	subs	r3, #2
 8009040:	b29a      	uxth	r2, r3
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800904e:	b29b      	uxth	r3, r3
 8009050:	2b01      	cmp	r3, #1
 8009052:	d81f      	bhi.n	8009094 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	685a      	ldr	r2, [r3, #4]
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009062:	605a      	str	r2, [r3, #4]
 8009064:	e016      	b.n	8009094 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f103 020c 	add.w	r2, r3, #12
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009072:	7812      	ldrb	r2, [r2, #0]
 8009074:	b2d2      	uxtb	r2, r2
 8009076:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800907c:	1c5a      	adds	r2, r3, #1
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009088:	b29b      	uxth	r3, r3
 800908a:	3b01      	subs	r3, #1
 800908c:	b29a      	uxth	r2, r3
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009094:	2301      	movs	r3, #1
 8009096:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009098:	f7fb fefa 	bl	8004e90 <HAL_GetTick>
 800909c:	4602      	mov	r2, r0
 800909e:	6a3b      	ldr	r3, [r7, #32]
 80090a0:	1ad3      	subs	r3, r2, r3
 80090a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090a4:	429a      	cmp	r2, r3
 80090a6:	d803      	bhi.n	80090b0 <HAL_SPI_TransmitReceive+0x3c2>
 80090a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090ae:	d102      	bne.n	80090b6 <HAL_SPI_TransmitReceive+0x3c8>
 80090b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d109      	bne.n	80090ca <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	2201      	movs	r2, #1
 80090ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	2200      	movs	r2, #0
 80090c2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80090c6:	2303      	movs	r3, #3
 80090c8:	e02c      	b.n	8009124 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80090ce:	b29b      	uxth	r3, r3
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	f47f af55 	bne.w	8008f80 <HAL_SPI_TransmitReceive+0x292>
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80090dc:	b29b      	uxth	r3, r3
 80090de:	2b00      	cmp	r3, #0
 80090e0:	f47f af4e 	bne.w	8008f80 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80090e4:	6a3a      	ldr	r2, [r7, #32]
 80090e6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80090e8:	68f8      	ldr	r0, [r7, #12]
 80090ea:	f000 f9b9 	bl	8009460 <SPI_EndRxTxTransaction>
 80090ee:	4603      	mov	r3, r0
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d008      	beq.n	8009106 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	2220      	movs	r2, #32
 80090f8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	2200      	movs	r2, #0
 80090fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8009102:	2301      	movs	r3, #1
 8009104:	e00e      	b.n	8009124 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	2201      	movs	r2, #1
 800910a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	2200      	movs	r2, #0
 8009112:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800911a:	2b00      	cmp	r3, #0
 800911c:	d001      	beq.n	8009122 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800911e:	2301      	movs	r3, #1
 8009120:	e000      	b.n	8009124 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8009122:	2300      	movs	r3, #0
  }
}
 8009124:	4618      	mov	r0, r3
 8009126:	3728      	adds	r7, #40	@ 0x28
 8009128:	46bd      	mov	sp, r7
 800912a:	bd80      	pop	{r7, pc}

0800912c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b088      	sub	sp, #32
 8009130:	af00      	add	r7, sp, #0
 8009132:	60f8      	str	r0, [r7, #12]
 8009134:	60b9      	str	r1, [r7, #8]
 8009136:	603b      	str	r3, [r7, #0]
 8009138:	4613      	mov	r3, r2
 800913a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800913c:	f7fb fea8 	bl	8004e90 <HAL_GetTick>
 8009140:	4602      	mov	r2, r0
 8009142:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009144:	1a9b      	subs	r3, r3, r2
 8009146:	683a      	ldr	r2, [r7, #0]
 8009148:	4413      	add	r3, r2
 800914a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800914c:	f7fb fea0 	bl	8004e90 <HAL_GetTick>
 8009150:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009152:	4b39      	ldr	r3, [pc, #228]	@ (8009238 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	015b      	lsls	r3, r3, #5
 8009158:	0d1b      	lsrs	r3, r3, #20
 800915a:	69fa      	ldr	r2, [r7, #28]
 800915c:	fb02 f303 	mul.w	r3, r2, r3
 8009160:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009162:	e055      	b.n	8009210 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009164:	683b      	ldr	r3, [r7, #0]
 8009166:	f1b3 3fff 	cmp.w	r3, #4294967295
 800916a:	d051      	beq.n	8009210 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800916c:	f7fb fe90 	bl	8004e90 <HAL_GetTick>
 8009170:	4602      	mov	r2, r0
 8009172:	69bb      	ldr	r3, [r7, #24]
 8009174:	1ad3      	subs	r3, r2, r3
 8009176:	69fa      	ldr	r2, [r7, #28]
 8009178:	429a      	cmp	r2, r3
 800917a:	d902      	bls.n	8009182 <SPI_WaitFlagStateUntilTimeout+0x56>
 800917c:	69fb      	ldr	r3, [r7, #28]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d13d      	bne.n	80091fe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	685a      	ldr	r2, [r3, #4]
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009190:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	685b      	ldr	r3, [r3, #4]
 8009196:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800919a:	d111      	bne.n	80091c0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	689b      	ldr	r3, [r3, #8]
 80091a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80091a4:	d004      	beq.n	80091b0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	689b      	ldr	r3, [r3, #8]
 80091aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091ae:	d107      	bne.n	80091c0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	681a      	ldr	r2, [r3, #0]
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80091be:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80091c8:	d10f      	bne.n	80091ea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	681a      	ldr	r2, [r3, #0]
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80091d8:	601a      	str	r2, [r3, #0]
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	681a      	ldr	r2, [r3, #0]
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80091e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	2201      	movs	r2, #1
 80091ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	2200      	movs	r2, #0
 80091f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80091fa:	2303      	movs	r3, #3
 80091fc:	e018      	b.n	8009230 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80091fe:	697b      	ldr	r3, [r7, #20]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d102      	bne.n	800920a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8009204:	2300      	movs	r3, #0
 8009206:	61fb      	str	r3, [r7, #28]
 8009208:	e002      	b.n	8009210 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800920a:	697b      	ldr	r3, [r7, #20]
 800920c:	3b01      	subs	r3, #1
 800920e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	689a      	ldr	r2, [r3, #8]
 8009216:	68bb      	ldr	r3, [r7, #8]
 8009218:	4013      	ands	r3, r2
 800921a:	68ba      	ldr	r2, [r7, #8]
 800921c:	429a      	cmp	r2, r3
 800921e:	bf0c      	ite	eq
 8009220:	2301      	moveq	r3, #1
 8009222:	2300      	movne	r3, #0
 8009224:	b2db      	uxtb	r3, r3
 8009226:	461a      	mov	r2, r3
 8009228:	79fb      	ldrb	r3, [r7, #7]
 800922a:	429a      	cmp	r2, r3
 800922c:	d19a      	bne.n	8009164 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800922e:	2300      	movs	r3, #0
}
 8009230:	4618      	mov	r0, r3
 8009232:	3720      	adds	r7, #32
 8009234:	46bd      	mov	sp, r7
 8009236:	bd80      	pop	{r7, pc}
 8009238:	20000878 	.word	0x20000878

0800923c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b08a      	sub	sp, #40	@ 0x28
 8009240:	af00      	add	r7, sp, #0
 8009242:	60f8      	str	r0, [r7, #12]
 8009244:	60b9      	str	r1, [r7, #8]
 8009246:	607a      	str	r2, [r7, #4]
 8009248:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800924a:	2300      	movs	r3, #0
 800924c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800924e:	f7fb fe1f 	bl	8004e90 <HAL_GetTick>
 8009252:	4602      	mov	r2, r0
 8009254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009256:	1a9b      	subs	r3, r3, r2
 8009258:	683a      	ldr	r2, [r7, #0]
 800925a:	4413      	add	r3, r2
 800925c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800925e:	f7fb fe17 	bl	8004e90 <HAL_GetTick>
 8009262:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	330c      	adds	r3, #12
 800926a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800926c:	4b3d      	ldr	r3, [pc, #244]	@ (8009364 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800926e:	681a      	ldr	r2, [r3, #0]
 8009270:	4613      	mov	r3, r2
 8009272:	009b      	lsls	r3, r3, #2
 8009274:	4413      	add	r3, r2
 8009276:	00da      	lsls	r2, r3, #3
 8009278:	1ad3      	subs	r3, r2, r3
 800927a:	0d1b      	lsrs	r3, r3, #20
 800927c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800927e:	fb02 f303 	mul.w	r3, r2, r3
 8009282:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009284:	e061      	b.n	800934a <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800928c:	d107      	bne.n	800929e <SPI_WaitFifoStateUntilTimeout+0x62>
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	2b00      	cmp	r3, #0
 8009292:	d104      	bne.n	800929e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009294:	69fb      	ldr	r3, [r7, #28]
 8009296:	781b      	ldrb	r3, [r3, #0]
 8009298:	b2db      	uxtb	r3, r3
 800929a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800929c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800929e:	683b      	ldr	r3, [r7, #0]
 80092a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092a4:	d051      	beq.n	800934a <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80092a6:	f7fb fdf3 	bl	8004e90 <HAL_GetTick>
 80092aa:	4602      	mov	r2, r0
 80092ac:	6a3b      	ldr	r3, [r7, #32]
 80092ae:	1ad3      	subs	r3, r2, r3
 80092b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092b2:	429a      	cmp	r2, r3
 80092b4:	d902      	bls.n	80092bc <SPI_WaitFifoStateUntilTimeout+0x80>
 80092b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d13d      	bne.n	8009338 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	685a      	ldr	r2, [r3, #4]
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80092ca:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	685b      	ldr	r3, [r3, #4]
 80092d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80092d4:	d111      	bne.n	80092fa <SPI_WaitFifoStateUntilTimeout+0xbe>
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	689b      	ldr	r3, [r3, #8]
 80092da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80092de:	d004      	beq.n	80092ea <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	689b      	ldr	r3, [r3, #8]
 80092e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80092e8:	d107      	bne.n	80092fa <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	681a      	ldr	r2, [r3, #0]
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80092f8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009302:	d10f      	bne.n	8009324 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	681a      	ldr	r2, [r3, #0]
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009312:	601a      	str	r2, [r3, #0]
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	681a      	ldr	r2, [r3, #0]
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009322:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	2201      	movs	r2, #1
 8009328:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	2200      	movs	r2, #0
 8009330:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009334:	2303      	movs	r3, #3
 8009336:	e011      	b.n	800935c <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009338:	69bb      	ldr	r3, [r7, #24]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d102      	bne.n	8009344 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800933e:	2300      	movs	r3, #0
 8009340:	627b      	str	r3, [r7, #36]	@ 0x24
 8009342:	e002      	b.n	800934a <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8009344:	69bb      	ldr	r3, [r7, #24]
 8009346:	3b01      	subs	r3, #1
 8009348:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	689a      	ldr	r2, [r3, #8]
 8009350:	68bb      	ldr	r3, [r7, #8]
 8009352:	4013      	ands	r3, r2
 8009354:	687a      	ldr	r2, [r7, #4]
 8009356:	429a      	cmp	r2, r3
 8009358:	d195      	bne.n	8009286 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800935a:	2300      	movs	r3, #0
}
 800935c:	4618      	mov	r0, r3
 800935e:	3728      	adds	r7, #40	@ 0x28
 8009360:	46bd      	mov	sp, r7
 8009362:	bd80      	pop	{r7, pc}
 8009364:	20000878 	.word	0x20000878

08009368 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b088      	sub	sp, #32
 800936c:	af02      	add	r7, sp, #8
 800936e:	60f8      	str	r0, [r7, #12]
 8009370:	60b9      	str	r1, [r7, #8]
 8009372:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	685b      	ldr	r3, [r3, #4]
 8009378:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800937c:	d111      	bne.n	80093a2 <SPI_EndRxTransaction+0x3a>
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	689b      	ldr	r3, [r3, #8]
 8009382:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009386:	d004      	beq.n	8009392 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	689b      	ldr	r3, [r3, #8]
 800938c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009390:	d107      	bne.n	80093a2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	681a      	ldr	r2, [r3, #0]
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80093a0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	685b      	ldr	r3, [r3, #4]
 80093a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80093aa:	d112      	bne.n	80093d2 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	9300      	str	r3, [sp, #0]
 80093b0:	68bb      	ldr	r3, [r7, #8]
 80093b2:	2200      	movs	r2, #0
 80093b4:	2180      	movs	r1, #128	@ 0x80
 80093b6:	68f8      	ldr	r0, [r7, #12]
 80093b8:	f7ff feb8 	bl	800912c <SPI_WaitFlagStateUntilTimeout>
 80093bc:	4603      	mov	r3, r0
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d021      	beq.n	8009406 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80093c6:	f043 0220 	orr.w	r2, r3, #32
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80093ce:	2303      	movs	r3, #3
 80093d0:	e03d      	b.n	800944e <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80093d2:	4b21      	ldr	r3, [pc, #132]	@ (8009458 <SPI_EndRxTransaction+0xf0>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	4a21      	ldr	r2, [pc, #132]	@ (800945c <SPI_EndRxTransaction+0xf4>)
 80093d8:	fba2 2303 	umull	r2, r3, r2, r3
 80093dc:	0d5b      	lsrs	r3, r3, #21
 80093de:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80093e2:	fb02 f303 	mul.w	r3, r2, r3
 80093e6:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80093e8:	697b      	ldr	r3, [r7, #20]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d00a      	beq.n	8009404 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 80093ee:	697b      	ldr	r3, [r7, #20]
 80093f0:	3b01      	subs	r3, #1
 80093f2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	689b      	ldr	r3, [r3, #8]
 80093fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093fe:	2b80      	cmp	r3, #128	@ 0x80
 8009400:	d0f2      	beq.n	80093e8 <SPI_EndRxTransaction+0x80>
 8009402:	e000      	b.n	8009406 <SPI_EndRxTransaction+0x9e>
        break;
 8009404:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	685b      	ldr	r3, [r3, #4]
 800940a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800940e:	d11d      	bne.n	800944c <SPI_EndRxTransaction+0xe4>
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	689b      	ldr	r3, [r3, #8]
 8009414:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009418:	d004      	beq.n	8009424 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	689b      	ldr	r3, [r3, #8]
 800941e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009422:	d113      	bne.n	800944c <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	9300      	str	r3, [sp, #0]
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	2200      	movs	r2, #0
 800942c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009430:	68f8      	ldr	r0, [r7, #12]
 8009432:	f7ff ff03 	bl	800923c <SPI_WaitFifoStateUntilTimeout>
 8009436:	4603      	mov	r3, r0
 8009438:	2b00      	cmp	r3, #0
 800943a:	d007      	beq.n	800944c <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009440:	f043 0220 	orr.w	r2, r3, #32
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8009448:	2303      	movs	r3, #3
 800944a:	e000      	b.n	800944e <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 800944c:	2300      	movs	r3, #0
}
 800944e:	4618      	mov	r0, r3
 8009450:	3718      	adds	r7, #24
 8009452:	46bd      	mov	sp, r7
 8009454:	bd80      	pop	{r7, pc}
 8009456:	bf00      	nop
 8009458:	20000878 	.word	0x20000878
 800945c:	165e9f81 	.word	0x165e9f81

08009460 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b088      	sub	sp, #32
 8009464:	af02      	add	r7, sp, #8
 8009466:	60f8      	str	r0, [r7, #12]
 8009468:	60b9      	str	r1, [r7, #8]
 800946a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	9300      	str	r3, [sp, #0]
 8009470:	68bb      	ldr	r3, [r7, #8]
 8009472:	2200      	movs	r2, #0
 8009474:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8009478:	68f8      	ldr	r0, [r7, #12]
 800947a:	f7ff fedf 	bl	800923c <SPI_WaitFifoStateUntilTimeout>
 800947e:	4603      	mov	r3, r0
 8009480:	2b00      	cmp	r3, #0
 8009482:	d007      	beq.n	8009494 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009488:	f043 0220 	orr.w	r2, r3, #32
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009490:	2303      	movs	r3, #3
 8009492:	e046      	b.n	8009522 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009494:	4b25      	ldr	r3, [pc, #148]	@ (800952c <SPI_EndRxTxTransaction+0xcc>)
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	4a25      	ldr	r2, [pc, #148]	@ (8009530 <SPI_EndRxTxTransaction+0xd0>)
 800949a:	fba2 2303 	umull	r2, r3, r2, r3
 800949e:	0d5b      	lsrs	r3, r3, #21
 80094a0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80094a4:	fb02 f303 	mul.w	r3, r2, r3
 80094a8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	685b      	ldr	r3, [r3, #4]
 80094ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80094b2:	d112      	bne.n	80094da <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	9300      	str	r3, [sp, #0]
 80094b8:	68bb      	ldr	r3, [r7, #8]
 80094ba:	2200      	movs	r2, #0
 80094bc:	2180      	movs	r1, #128	@ 0x80
 80094be:	68f8      	ldr	r0, [r7, #12]
 80094c0:	f7ff fe34 	bl	800912c <SPI_WaitFlagStateUntilTimeout>
 80094c4:	4603      	mov	r3, r0
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d016      	beq.n	80094f8 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80094ce:	f043 0220 	orr.w	r2, r3, #32
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80094d6:	2303      	movs	r3, #3
 80094d8:	e023      	b.n	8009522 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80094da:	697b      	ldr	r3, [r7, #20]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d00a      	beq.n	80094f6 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80094e0:	697b      	ldr	r3, [r7, #20]
 80094e2:	3b01      	subs	r3, #1
 80094e4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	689b      	ldr	r3, [r3, #8]
 80094ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094f0:	2b80      	cmp	r3, #128	@ 0x80
 80094f2:	d0f2      	beq.n	80094da <SPI_EndRxTxTransaction+0x7a>
 80094f4:	e000      	b.n	80094f8 <SPI_EndRxTxTransaction+0x98>
        break;
 80094f6:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	9300      	str	r3, [sp, #0]
 80094fc:	68bb      	ldr	r3, [r7, #8]
 80094fe:	2200      	movs	r2, #0
 8009500:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009504:	68f8      	ldr	r0, [r7, #12]
 8009506:	f7ff fe99 	bl	800923c <SPI_WaitFifoStateUntilTimeout>
 800950a:	4603      	mov	r3, r0
 800950c:	2b00      	cmp	r3, #0
 800950e:	d007      	beq.n	8009520 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009514:	f043 0220 	orr.w	r2, r3, #32
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800951c:	2303      	movs	r3, #3
 800951e:	e000      	b.n	8009522 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8009520:	2300      	movs	r3, #0
}
 8009522:	4618      	mov	r0, r3
 8009524:	3718      	adds	r7, #24
 8009526:	46bd      	mov	sp, r7
 8009528:	bd80      	pop	{r7, pc}
 800952a:	bf00      	nop
 800952c:	20000878 	.word	0x20000878
 8009530:	165e9f81 	.word	0x165e9f81

08009534 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b082      	sub	sp, #8
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d101      	bne.n	8009546 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009542:	2301      	movs	r3, #1
 8009544:	e049      	b.n	80095da <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800954c:	b2db      	uxtb	r3, r3
 800954e:	2b00      	cmp	r3, #0
 8009550:	d106      	bne.n	8009560 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	2200      	movs	r2, #0
 8009556:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f7fb f9f4 	bl	8004948 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2202      	movs	r2, #2
 8009564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681a      	ldr	r2, [r3, #0]
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	3304      	adds	r3, #4
 8009570:	4619      	mov	r1, r3
 8009572:	4610      	mov	r0, r2
 8009574:	f000 fee4 	bl	800a340 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2201      	movs	r2, #1
 800957c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	2201      	movs	r2, #1
 8009584:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	2201      	movs	r2, #1
 800958c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	2201      	movs	r2, #1
 8009594:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2201      	movs	r2, #1
 800959c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	2201      	movs	r2, #1
 80095a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2201      	movs	r2, #1
 80095ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2201      	movs	r2, #1
 80095b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2201      	movs	r2, #1
 80095bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	2201      	movs	r2, #1
 80095c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	2201      	movs	r2, #1
 80095cc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	2201      	movs	r2, #1
 80095d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80095d8:	2300      	movs	r3, #0
}
 80095da:	4618      	mov	r0, r3
 80095dc:	3708      	adds	r7, #8
 80095de:	46bd      	mov	sp, r7
 80095e0:	bd80      	pop	{r7, pc}
	...

080095e4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80095e4:	b480      	push	{r7}
 80095e6:	b085      	sub	sp, #20
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80095f2:	b2db      	uxtb	r3, r3
 80095f4:	2b01      	cmp	r3, #1
 80095f6:	d001      	beq.n	80095fc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80095f8:	2301      	movs	r3, #1
 80095fa:	e04c      	b.n	8009696 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2202      	movs	r2, #2
 8009600:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	4a26      	ldr	r2, [pc, #152]	@ (80096a4 <HAL_TIM_Base_Start+0xc0>)
 800960a:	4293      	cmp	r3, r2
 800960c:	d022      	beq.n	8009654 <HAL_TIM_Base_Start+0x70>
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009616:	d01d      	beq.n	8009654 <HAL_TIM_Base_Start+0x70>
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	4a22      	ldr	r2, [pc, #136]	@ (80096a8 <HAL_TIM_Base_Start+0xc4>)
 800961e:	4293      	cmp	r3, r2
 8009620:	d018      	beq.n	8009654 <HAL_TIM_Base_Start+0x70>
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	4a21      	ldr	r2, [pc, #132]	@ (80096ac <HAL_TIM_Base_Start+0xc8>)
 8009628:	4293      	cmp	r3, r2
 800962a:	d013      	beq.n	8009654 <HAL_TIM_Base_Start+0x70>
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	4a1f      	ldr	r2, [pc, #124]	@ (80096b0 <HAL_TIM_Base_Start+0xcc>)
 8009632:	4293      	cmp	r3, r2
 8009634:	d00e      	beq.n	8009654 <HAL_TIM_Base_Start+0x70>
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	4a1e      	ldr	r2, [pc, #120]	@ (80096b4 <HAL_TIM_Base_Start+0xd0>)
 800963c:	4293      	cmp	r3, r2
 800963e:	d009      	beq.n	8009654 <HAL_TIM_Base_Start+0x70>
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	4a1c      	ldr	r2, [pc, #112]	@ (80096b8 <HAL_TIM_Base_Start+0xd4>)
 8009646:	4293      	cmp	r3, r2
 8009648:	d004      	beq.n	8009654 <HAL_TIM_Base_Start+0x70>
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	4a1b      	ldr	r2, [pc, #108]	@ (80096bc <HAL_TIM_Base_Start+0xd8>)
 8009650:	4293      	cmp	r3, r2
 8009652:	d115      	bne.n	8009680 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	689a      	ldr	r2, [r3, #8]
 800965a:	4b19      	ldr	r3, [pc, #100]	@ (80096c0 <HAL_TIM_Base_Start+0xdc>)
 800965c:	4013      	ands	r3, r2
 800965e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	2b06      	cmp	r3, #6
 8009664:	d015      	beq.n	8009692 <HAL_TIM_Base_Start+0xae>
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800966c:	d011      	beq.n	8009692 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	681a      	ldr	r2, [r3, #0]
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	f042 0201 	orr.w	r2, r2, #1
 800967c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800967e:	e008      	b.n	8009692 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	681a      	ldr	r2, [r3, #0]
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	f042 0201 	orr.w	r2, r2, #1
 800968e:	601a      	str	r2, [r3, #0]
 8009690:	e000      	b.n	8009694 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009692:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009694:	2300      	movs	r3, #0
}
 8009696:	4618      	mov	r0, r3
 8009698:	3714      	adds	r7, #20
 800969a:	46bd      	mov	sp, r7
 800969c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a0:	4770      	bx	lr
 80096a2:	bf00      	nop
 80096a4:	40010000 	.word	0x40010000
 80096a8:	40000400 	.word	0x40000400
 80096ac:	40000800 	.word	0x40000800
 80096b0:	40000c00 	.word	0x40000c00
 80096b4:	40010400 	.word	0x40010400
 80096b8:	40014000 	.word	0x40014000
 80096bc:	40001800 	.word	0x40001800
 80096c0:	00010007 	.word	0x00010007

080096c4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80096c4:	b480      	push	{r7}
 80096c6:	b083      	sub	sp, #12
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	6a1a      	ldr	r2, [r3, #32]
 80096d2:	4b0f      	ldr	r3, [pc, #60]	@ (8009710 <HAL_TIM_Base_Stop+0x4c>)
 80096d4:	4013      	ands	r3, r2
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d10f      	bne.n	80096fa <HAL_TIM_Base_Stop+0x36>
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	6a1a      	ldr	r2, [r3, #32]
 80096e0:	f240 4344 	movw	r3, #1092	@ 0x444
 80096e4:	4013      	ands	r3, r2
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d107      	bne.n	80096fa <HAL_TIM_Base_Stop+0x36>
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	681a      	ldr	r2, [r3, #0]
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	f022 0201 	bic.w	r2, r2, #1
 80096f8:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	2201      	movs	r2, #1
 80096fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8009702:	2300      	movs	r3, #0
}
 8009704:	4618      	mov	r0, r3
 8009706:	370c      	adds	r7, #12
 8009708:	46bd      	mov	sp, r7
 800970a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970e:	4770      	bx	lr
 8009710:	00111111 	.word	0x00111111

08009714 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009714:	b480      	push	{r7}
 8009716:	b085      	sub	sp, #20
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009722:	b2db      	uxtb	r3, r3
 8009724:	2b01      	cmp	r3, #1
 8009726:	d001      	beq.n	800972c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009728:	2301      	movs	r3, #1
 800972a:	e054      	b.n	80097d6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	2202      	movs	r2, #2
 8009730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	68da      	ldr	r2, [r3, #12]
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	f042 0201 	orr.w	r2, r2, #1
 8009742:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	4a26      	ldr	r2, [pc, #152]	@ (80097e4 <HAL_TIM_Base_Start_IT+0xd0>)
 800974a:	4293      	cmp	r3, r2
 800974c:	d022      	beq.n	8009794 <HAL_TIM_Base_Start_IT+0x80>
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009756:	d01d      	beq.n	8009794 <HAL_TIM_Base_Start_IT+0x80>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	4a22      	ldr	r2, [pc, #136]	@ (80097e8 <HAL_TIM_Base_Start_IT+0xd4>)
 800975e:	4293      	cmp	r3, r2
 8009760:	d018      	beq.n	8009794 <HAL_TIM_Base_Start_IT+0x80>
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	4a21      	ldr	r2, [pc, #132]	@ (80097ec <HAL_TIM_Base_Start_IT+0xd8>)
 8009768:	4293      	cmp	r3, r2
 800976a:	d013      	beq.n	8009794 <HAL_TIM_Base_Start_IT+0x80>
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	4a1f      	ldr	r2, [pc, #124]	@ (80097f0 <HAL_TIM_Base_Start_IT+0xdc>)
 8009772:	4293      	cmp	r3, r2
 8009774:	d00e      	beq.n	8009794 <HAL_TIM_Base_Start_IT+0x80>
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	4a1e      	ldr	r2, [pc, #120]	@ (80097f4 <HAL_TIM_Base_Start_IT+0xe0>)
 800977c:	4293      	cmp	r3, r2
 800977e:	d009      	beq.n	8009794 <HAL_TIM_Base_Start_IT+0x80>
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	4a1c      	ldr	r2, [pc, #112]	@ (80097f8 <HAL_TIM_Base_Start_IT+0xe4>)
 8009786:	4293      	cmp	r3, r2
 8009788:	d004      	beq.n	8009794 <HAL_TIM_Base_Start_IT+0x80>
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	4a1b      	ldr	r2, [pc, #108]	@ (80097fc <HAL_TIM_Base_Start_IT+0xe8>)
 8009790:	4293      	cmp	r3, r2
 8009792:	d115      	bne.n	80097c0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	689a      	ldr	r2, [r3, #8]
 800979a:	4b19      	ldr	r3, [pc, #100]	@ (8009800 <HAL_TIM_Base_Start_IT+0xec>)
 800979c:	4013      	ands	r3, r2
 800979e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	2b06      	cmp	r3, #6
 80097a4:	d015      	beq.n	80097d2 <HAL_TIM_Base_Start_IT+0xbe>
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80097ac:	d011      	beq.n	80097d2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	681a      	ldr	r2, [r3, #0]
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	f042 0201 	orr.w	r2, r2, #1
 80097bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80097be:	e008      	b.n	80097d2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	681a      	ldr	r2, [r3, #0]
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	f042 0201 	orr.w	r2, r2, #1
 80097ce:	601a      	str	r2, [r3, #0]
 80097d0:	e000      	b.n	80097d4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80097d2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80097d4:	2300      	movs	r3, #0
}
 80097d6:	4618      	mov	r0, r3
 80097d8:	3714      	adds	r7, #20
 80097da:	46bd      	mov	sp, r7
 80097dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e0:	4770      	bx	lr
 80097e2:	bf00      	nop
 80097e4:	40010000 	.word	0x40010000
 80097e8:	40000400 	.word	0x40000400
 80097ec:	40000800 	.word	0x40000800
 80097f0:	40000c00 	.word	0x40000c00
 80097f4:	40010400 	.word	0x40010400
 80097f8:	40014000 	.word	0x40014000
 80097fc:	40001800 	.word	0x40001800
 8009800:	00010007 	.word	0x00010007

08009804 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009804:	b580      	push	{r7, lr}
 8009806:	b082      	sub	sp, #8
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d101      	bne.n	8009816 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009812:	2301      	movs	r3, #1
 8009814:	e049      	b.n	80098aa <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800981c:	b2db      	uxtb	r3, r3
 800981e:	2b00      	cmp	r3, #0
 8009820:	d106      	bne.n	8009830 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	2200      	movs	r2, #0
 8009826:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800982a:	6878      	ldr	r0, [r7, #4]
 800982c:	f000 f841 	bl	80098b2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	2202      	movs	r2, #2
 8009834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681a      	ldr	r2, [r3, #0]
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	3304      	adds	r3, #4
 8009840:	4619      	mov	r1, r3
 8009842:	4610      	mov	r0, r2
 8009844:	f000 fd7c 	bl	800a340 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	2201      	movs	r2, #1
 800984c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	2201      	movs	r2, #1
 8009854:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2201      	movs	r2, #1
 800985c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	2201      	movs	r2, #1
 8009864:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	2201      	movs	r2, #1
 800986c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2201      	movs	r2, #1
 8009874:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2201      	movs	r2, #1
 800987c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2201      	movs	r2, #1
 8009884:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2201      	movs	r2, #1
 800988c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2201      	movs	r2, #1
 8009894:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2201      	movs	r2, #1
 800989c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2201      	movs	r2, #1
 80098a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80098a8:	2300      	movs	r3, #0
}
 80098aa:	4618      	mov	r0, r3
 80098ac:	3708      	adds	r7, #8
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}

080098b2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80098b2:	b480      	push	{r7}
 80098b4:	b083      	sub	sp, #12
 80098b6:	af00      	add	r7, sp, #0
 80098b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80098ba:	bf00      	nop
 80098bc:	370c      	adds	r7, #12
 80098be:	46bd      	mov	sp, r7
 80098c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c4:	4770      	bx	lr
	...

080098c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b084      	sub	sp, #16
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
 80098d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d109      	bne.n	80098ec <HAL_TIM_PWM_Start+0x24>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80098de:	b2db      	uxtb	r3, r3
 80098e0:	2b01      	cmp	r3, #1
 80098e2:	bf14      	ite	ne
 80098e4:	2301      	movne	r3, #1
 80098e6:	2300      	moveq	r3, #0
 80098e8:	b2db      	uxtb	r3, r3
 80098ea:	e03c      	b.n	8009966 <HAL_TIM_PWM_Start+0x9e>
 80098ec:	683b      	ldr	r3, [r7, #0]
 80098ee:	2b04      	cmp	r3, #4
 80098f0:	d109      	bne.n	8009906 <HAL_TIM_PWM_Start+0x3e>
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80098f8:	b2db      	uxtb	r3, r3
 80098fa:	2b01      	cmp	r3, #1
 80098fc:	bf14      	ite	ne
 80098fe:	2301      	movne	r3, #1
 8009900:	2300      	moveq	r3, #0
 8009902:	b2db      	uxtb	r3, r3
 8009904:	e02f      	b.n	8009966 <HAL_TIM_PWM_Start+0x9e>
 8009906:	683b      	ldr	r3, [r7, #0]
 8009908:	2b08      	cmp	r3, #8
 800990a:	d109      	bne.n	8009920 <HAL_TIM_PWM_Start+0x58>
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009912:	b2db      	uxtb	r3, r3
 8009914:	2b01      	cmp	r3, #1
 8009916:	bf14      	ite	ne
 8009918:	2301      	movne	r3, #1
 800991a:	2300      	moveq	r3, #0
 800991c:	b2db      	uxtb	r3, r3
 800991e:	e022      	b.n	8009966 <HAL_TIM_PWM_Start+0x9e>
 8009920:	683b      	ldr	r3, [r7, #0]
 8009922:	2b0c      	cmp	r3, #12
 8009924:	d109      	bne.n	800993a <HAL_TIM_PWM_Start+0x72>
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800992c:	b2db      	uxtb	r3, r3
 800992e:	2b01      	cmp	r3, #1
 8009930:	bf14      	ite	ne
 8009932:	2301      	movne	r3, #1
 8009934:	2300      	moveq	r3, #0
 8009936:	b2db      	uxtb	r3, r3
 8009938:	e015      	b.n	8009966 <HAL_TIM_PWM_Start+0x9e>
 800993a:	683b      	ldr	r3, [r7, #0]
 800993c:	2b10      	cmp	r3, #16
 800993e:	d109      	bne.n	8009954 <HAL_TIM_PWM_Start+0x8c>
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009946:	b2db      	uxtb	r3, r3
 8009948:	2b01      	cmp	r3, #1
 800994a:	bf14      	ite	ne
 800994c:	2301      	movne	r3, #1
 800994e:	2300      	moveq	r3, #0
 8009950:	b2db      	uxtb	r3, r3
 8009952:	e008      	b.n	8009966 <HAL_TIM_PWM_Start+0x9e>
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800995a:	b2db      	uxtb	r3, r3
 800995c:	2b01      	cmp	r3, #1
 800995e:	bf14      	ite	ne
 8009960:	2301      	movne	r3, #1
 8009962:	2300      	moveq	r3, #0
 8009964:	b2db      	uxtb	r3, r3
 8009966:	2b00      	cmp	r3, #0
 8009968:	d001      	beq.n	800996e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800996a:	2301      	movs	r3, #1
 800996c:	e092      	b.n	8009a94 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d104      	bne.n	800997e <HAL_TIM_PWM_Start+0xb6>
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2202      	movs	r2, #2
 8009978:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800997c:	e023      	b.n	80099c6 <HAL_TIM_PWM_Start+0xfe>
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	2b04      	cmp	r3, #4
 8009982:	d104      	bne.n	800998e <HAL_TIM_PWM_Start+0xc6>
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2202      	movs	r2, #2
 8009988:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800998c:	e01b      	b.n	80099c6 <HAL_TIM_PWM_Start+0xfe>
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	2b08      	cmp	r3, #8
 8009992:	d104      	bne.n	800999e <HAL_TIM_PWM_Start+0xd6>
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2202      	movs	r2, #2
 8009998:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800999c:	e013      	b.n	80099c6 <HAL_TIM_PWM_Start+0xfe>
 800999e:	683b      	ldr	r3, [r7, #0]
 80099a0:	2b0c      	cmp	r3, #12
 80099a2:	d104      	bne.n	80099ae <HAL_TIM_PWM_Start+0xe6>
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	2202      	movs	r2, #2
 80099a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80099ac:	e00b      	b.n	80099c6 <HAL_TIM_PWM_Start+0xfe>
 80099ae:	683b      	ldr	r3, [r7, #0]
 80099b0:	2b10      	cmp	r3, #16
 80099b2:	d104      	bne.n	80099be <HAL_TIM_PWM_Start+0xf6>
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2202      	movs	r2, #2
 80099b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80099bc:	e003      	b.n	80099c6 <HAL_TIM_PWM_Start+0xfe>
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	2202      	movs	r2, #2
 80099c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	2201      	movs	r2, #1
 80099cc:	6839      	ldr	r1, [r7, #0]
 80099ce:	4618      	mov	r0, r3
 80099d0:	f001 f854 	bl	800aa7c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	4a30      	ldr	r2, [pc, #192]	@ (8009a9c <HAL_TIM_PWM_Start+0x1d4>)
 80099da:	4293      	cmp	r3, r2
 80099dc:	d004      	beq.n	80099e8 <HAL_TIM_PWM_Start+0x120>
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	4a2f      	ldr	r2, [pc, #188]	@ (8009aa0 <HAL_TIM_PWM_Start+0x1d8>)
 80099e4:	4293      	cmp	r3, r2
 80099e6:	d101      	bne.n	80099ec <HAL_TIM_PWM_Start+0x124>
 80099e8:	2301      	movs	r3, #1
 80099ea:	e000      	b.n	80099ee <HAL_TIM_PWM_Start+0x126>
 80099ec:	2300      	movs	r3, #0
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d007      	beq.n	8009a02 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009a00:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	4a25      	ldr	r2, [pc, #148]	@ (8009a9c <HAL_TIM_PWM_Start+0x1d4>)
 8009a08:	4293      	cmp	r3, r2
 8009a0a:	d022      	beq.n	8009a52 <HAL_TIM_PWM_Start+0x18a>
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a14:	d01d      	beq.n	8009a52 <HAL_TIM_PWM_Start+0x18a>
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	4a22      	ldr	r2, [pc, #136]	@ (8009aa4 <HAL_TIM_PWM_Start+0x1dc>)
 8009a1c:	4293      	cmp	r3, r2
 8009a1e:	d018      	beq.n	8009a52 <HAL_TIM_PWM_Start+0x18a>
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	4a20      	ldr	r2, [pc, #128]	@ (8009aa8 <HAL_TIM_PWM_Start+0x1e0>)
 8009a26:	4293      	cmp	r3, r2
 8009a28:	d013      	beq.n	8009a52 <HAL_TIM_PWM_Start+0x18a>
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	4a1f      	ldr	r2, [pc, #124]	@ (8009aac <HAL_TIM_PWM_Start+0x1e4>)
 8009a30:	4293      	cmp	r3, r2
 8009a32:	d00e      	beq.n	8009a52 <HAL_TIM_PWM_Start+0x18a>
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	4a19      	ldr	r2, [pc, #100]	@ (8009aa0 <HAL_TIM_PWM_Start+0x1d8>)
 8009a3a:	4293      	cmp	r3, r2
 8009a3c:	d009      	beq.n	8009a52 <HAL_TIM_PWM_Start+0x18a>
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	4a1b      	ldr	r2, [pc, #108]	@ (8009ab0 <HAL_TIM_PWM_Start+0x1e8>)
 8009a44:	4293      	cmp	r3, r2
 8009a46:	d004      	beq.n	8009a52 <HAL_TIM_PWM_Start+0x18a>
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	4a19      	ldr	r2, [pc, #100]	@ (8009ab4 <HAL_TIM_PWM_Start+0x1ec>)
 8009a4e:	4293      	cmp	r3, r2
 8009a50:	d115      	bne.n	8009a7e <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	689a      	ldr	r2, [r3, #8]
 8009a58:	4b17      	ldr	r3, [pc, #92]	@ (8009ab8 <HAL_TIM_PWM_Start+0x1f0>)
 8009a5a:	4013      	ands	r3, r2
 8009a5c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	2b06      	cmp	r3, #6
 8009a62:	d015      	beq.n	8009a90 <HAL_TIM_PWM_Start+0x1c8>
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009a6a:	d011      	beq.n	8009a90 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	681a      	ldr	r2, [r3, #0]
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	f042 0201 	orr.w	r2, r2, #1
 8009a7a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a7c:	e008      	b.n	8009a90 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	681a      	ldr	r2, [r3, #0]
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	f042 0201 	orr.w	r2, r2, #1
 8009a8c:	601a      	str	r2, [r3, #0]
 8009a8e:	e000      	b.n	8009a92 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a90:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009a92:	2300      	movs	r3, #0
}
 8009a94:	4618      	mov	r0, r3
 8009a96:	3710      	adds	r7, #16
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	bd80      	pop	{r7, pc}
 8009a9c:	40010000 	.word	0x40010000
 8009aa0:	40010400 	.word	0x40010400
 8009aa4:	40000400 	.word	0x40000400
 8009aa8:	40000800 	.word	0x40000800
 8009aac:	40000c00 	.word	0x40000c00
 8009ab0:	40014000 	.word	0x40014000
 8009ab4:	40001800 	.word	0x40001800
 8009ab8:	00010007 	.word	0x00010007

08009abc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b086      	sub	sp, #24
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
 8009ac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d101      	bne.n	8009ad0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009acc:	2301      	movs	r3, #1
 8009ace:	e08f      	b.n	8009bf0 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009ad6:	b2db      	uxtb	r3, r3
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d106      	bne.n	8009aea <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2200      	movs	r2, #0
 8009ae0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009ae4:	6878      	ldr	r0, [r7, #4]
 8009ae6:	f7fa ffc7 	bl	8004a78 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	2202      	movs	r2, #2
 8009aee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	6899      	ldr	r1, [r3, #8]
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681a      	ldr	r2, [r3, #0]
 8009afc:	4b3e      	ldr	r3, [pc, #248]	@ (8009bf8 <HAL_TIM_Encoder_Init+0x13c>)
 8009afe:	400b      	ands	r3, r1
 8009b00:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681a      	ldr	r2, [r3, #0]
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	3304      	adds	r3, #4
 8009b0a:	4619      	mov	r1, r3
 8009b0c:	4610      	mov	r0, r2
 8009b0e:	f000 fc17 	bl	800a340 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	689b      	ldr	r3, [r3, #8]
 8009b18:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	699b      	ldr	r3, [r3, #24]
 8009b20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	6a1b      	ldr	r3, [r3, #32]
 8009b28:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009b2a:	683b      	ldr	r3, [r7, #0]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	697a      	ldr	r2, [r7, #20]
 8009b30:	4313      	orrs	r3, r2
 8009b32:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009b34:	693a      	ldr	r2, [r7, #16]
 8009b36:	4b31      	ldr	r3, [pc, #196]	@ (8009bfc <HAL_TIM_Encoder_Init+0x140>)
 8009b38:	4013      	ands	r3, r2
 8009b3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009b3c:	683b      	ldr	r3, [r7, #0]
 8009b3e:	689a      	ldr	r2, [r3, #8]
 8009b40:	683b      	ldr	r3, [r7, #0]
 8009b42:	699b      	ldr	r3, [r3, #24]
 8009b44:	021b      	lsls	r3, r3, #8
 8009b46:	4313      	orrs	r3, r2
 8009b48:	693a      	ldr	r2, [r7, #16]
 8009b4a:	4313      	orrs	r3, r2
 8009b4c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009b4e:	693a      	ldr	r2, [r7, #16]
 8009b50:	4b2b      	ldr	r3, [pc, #172]	@ (8009c00 <HAL_TIM_Encoder_Init+0x144>)
 8009b52:	4013      	ands	r3, r2
 8009b54:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009b56:	693a      	ldr	r2, [r7, #16]
 8009b58:	4b2a      	ldr	r3, [pc, #168]	@ (8009c04 <HAL_TIM_Encoder_Init+0x148>)
 8009b5a:	4013      	ands	r3, r2
 8009b5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009b5e:	683b      	ldr	r3, [r7, #0]
 8009b60:	68da      	ldr	r2, [r3, #12]
 8009b62:	683b      	ldr	r3, [r7, #0]
 8009b64:	69db      	ldr	r3, [r3, #28]
 8009b66:	021b      	lsls	r3, r3, #8
 8009b68:	4313      	orrs	r3, r2
 8009b6a:	693a      	ldr	r2, [r7, #16]
 8009b6c:	4313      	orrs	r3, r2
 8009b6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009b70:	683b      	ldr	r3, [r7, #0]
 8009b72:	691b      	ldr	r3, [r3, #16]
 8009b74:	011a      	lsls	r2, r3, #4
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	6a1b      	ldr	r3, [r3, #32]
 8009b7a:	031b      	lsls	r3, r3, #12
 8009b7c:	4313      	orrs	r3, r2
 8009b7e:	693a      	ldr	r2, [r7, #16]
 8009b80:	4313      	orrs	r3, r2
 8009b82:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8009b8a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8009b92:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009b94:	683b      	ldr	r3, [r7, #0]
 8009b96:	685a      	ldr	r2, [r3, #4]
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	695b      	ldr	r3, [r3, #20]
 8009b9c:	011b      	lsls	r3, r3, #4
 8009b9e:	4313      	orrs	r3, r2
 8009ba0:	68fa      	ldr	r2, [r7, #12]
 8009ba2:	4313      	orrs	r3, r2
 8009ba4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	697a      	ldr	r2, [r7, #20]
 8009bac:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	693a      	ldr	r2, [r7, #16]
 8009bb4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	68fa      	ldr	r2, [r7, #12]
 8009bbc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2201      	movs	r2, #1
 8009bc2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	2201      	movs	r2, #1
 8009bca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	2201      	movs	r2, #1
 8009bd2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	2201      	movs	r2, #1
 8009bda:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	2201      	movs	r2, #1
 8009be2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	2201      	movs	r2, #1
 8009bea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009bee:	2300      	movs	r3, #0
}
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	3718      	adds	r7, #24
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bd80      	pop	{r7, pc}
 8009bf8:	fffebff8 	.word	0xfffebff8
 8009bfc:	fffffcfc 	.word	0xfffffcfc
 8009c00:	fffff3f3 	.word	0xfffff3f3
 8009c04:	ffff0f0f 	.word	0xffff0f0f

08009c08 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b084      	sub	sp, #16
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
 8009c10:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009c18:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009c20:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009c28:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009c30:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d110      	bne.n	8009c5a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009c38:	7bfb      	ldrb	r3, [r7, #15]
 8009c3a:	2b01      	cmp	r3, #1
 8009c3c:	d102      	bne.n	8009c44 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009c3e:	7b7b      	ldrb	r3, [r7, #13]
 8009c40:	2b01      	cmp	r3, #1
 8009c42:	d001      	beq.n	8009c48 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8009c44:	2301      	movs	r3, #1
 8009c46:	e069      	b.n	8009d1c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2202      	movs	r2, #2
 8009c4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2202      	movs	r2, #2
 8009c54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009c58:	e031      	b.n	8009cbe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	2b04      	cmp	r3, #4
 8009c5e:	d110      	bne.n	8009c82 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009c60:	7bbb      	ldrb	r3, [r7, #14]
 8009c62:	2b01      	cmp	r3, #1
 8009c64:	d102      	bne.n	8009c6c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009c66:	7b3b      	ldrb	r3, [r7, #12]
 8009c68:	2b01      	cmp	r3, #1
 8009c6a:	d001      	beq.n	8009c70 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8009c6c:	2301      	movs	r3, #1
 8009c6e:	e055      	b.n	8009d1c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	2202      	movs	r2, #2
 8009c74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2202      	movs	r2, #2
 8009c7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009c80:	e01d      	b.n	8009cbe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009c82:	7bfb      	ldrb	r3, [r7, #15]
 8009c84:	2b01      	cmp	r3, #1
 8009c86:	d108      	bne.n	8009c9a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009c88:	7bbb      	ldrb	r3, [r7, #14]
 8009c8a:	2b01      	cmp	r3, #1
 8009c8c:	d105      	bne.n	8009c9a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009c8e:	7b7b      	ldrb	r3, [r7, #13]
 8009c90:	2b01      	cmp	r3, #1
 8009c92:	d102      	bne.n	8009c9a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009c94:	7b3b      	ldrb	r3, [r7, #12]
 8009c96:	2b01      	cmp	r3, #1
 8009c98:	d001      	beq.n	8009c9e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8009c9a:	2301      	movs	r3, #1
 8009c9c:	e03e      	b.n	8009d1c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	2202      	movs	r2, #2
 8009ca2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	2202      	movs	r2, #2
 8009caa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	2202      	movs	r2, #2
 8009cb2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	2202      	movs	r2, #2
 8009cba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8009cbe:	683b      	ldr	r3, [r7, #0]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d003      	beq.n	8009ccc <HAL_TIM_Encoder_Start+0xc4>
 8009cc4:	683b      	ldr	r3, [r7, #0]
 8009cc6:	2b04      	cmp	r3, #4
 8009cc8:	d008      	beq.n	8009cdc <HAL_TIM_Encoder_Start+0xd4>
 8009cca:	e00f      	b.n	8009cec <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	2201      	movs	r2, #1
 8009cd2:	2100      	movs	r1, #0
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	f000 fed1 	bl	800aa7c <TIM_CCxChannelCmd>
      break;
 8009cda:	e016      	b.n	8009d0a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	2201      	movs	r2, #1
 8009ce2:	2104      	movs	r1, #4
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	f000 fec9 	bl	800aa7c <TIM_CCxChannelCmd>
      break;
 8009cea:	e00e      	b.n	8009d0a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	2201      	movs	r2, #1
 8009cf2:	2100      	movs	r1, #0
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	f000 fec1 	bl	800aa7c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	2201      	movs	r2, #1
 8009d00:	2104      	movs	r1, #4
 8009d02:	4618      	mov	r0, r3
 8009d04:	f000 feba 	bl	800aa7c <TIM_CCxChannelCmd>
      break;
 8009d08:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	681a      	ldr	r2, [r3, #0]
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	f042 0201 	orr.w	r2, r2, #1
 8009d18:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009d1a:	2300      	movs	r3, #0
}
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	3710      	adds	r7, #16
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bd80      	pop	{r7, pc}

08009d24 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b084      	sub	sp, #16
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	68db      	ldr	r3, [r3, #12]
 8009d32:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	691b      	ldr	r3, [r3, #16]
 8009d3a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009d3c:	68bb      	ldr	r3, [r7, #8]
 8009d3e:	f003 0302 	and.w	r3, r3, #2
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d020      	beq.n	8009d88 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	f003 0302 	and.w	r3, r3, #2
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d01b      	beq.n	8009d88 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f06f 0202 	mvn.w	r2, #2
 8009d58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	2201      	movs	r2, #1
 8009d5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	699b      	ldr	r3, [r3, #24]
 8009d66:	f003 0303 	and.w	r3, r3, #3
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d003      	beq.n	8009d76 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009d6e:	6878      	ldr	r0, [r7, #4]
 8009d70:	f000 fac8 	bl	800a304 <HAL_TIM_IC_CaptureCallback>
 8009d74:	e005      	b.n	8009d82 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d76:	6878      	ldr	r0, [r7, #4]
 8009d78:	f000 faba 	bl	800a2f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	f000 facb 	bl	800a318 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	2200      	movs	r2, #0
 8009d86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009d88:	68bb      	ldr	r3, [r7, #8]
 8009d8a:	f003 0304 	and.w	r3, r3, #4
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d020      	beq.n	8009dd4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	f003 0304 	and.w	r3, r3, #4
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d01b      	beq.n	8009dd4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	f06f 0204 	mvn.w	r2, #4
 8009da4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2202      	movs	r2, #2
 8009daa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	699b      	ldr	r3, [r3, #24]
 8009db2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d003      	beq.n	8009dc2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009dba:	6878      	ldr	r0, [r7, #4]
 8009dbc:	f000 faa2 	bl	800a304 <HAL_TIM_IC_CaptureCallback>
 8009dc0:	e005      	b.n	8009dce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009dc2:	6878      	ldr	r0, [r7, #4]
 8009dc4:	f000 fa94 	bl	800a2f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009dc8:	6878      	ldr	r0, [r7, #4]
 8009dca:	f000 faa5 	bl	800a318 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009dd4:	68bb      	ldr	r3, [r7, #8]
 8009dd6:	f003 0308 	and.w	r3, r3, #8
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d020      	beq.n	8009e20 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	f003 0308 	and.w	r3, r3, #8
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d01b      	beq.n	8009e20 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	f06f 0208 	mvn.w	r2, #8
 8009df0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	2204      	movs	r2, #4
 8009df6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	69db      	ldr	r3, [r3, #28]
 8009dfe:	f003 0303 	and.w	r3, r3, #3
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d003      	beq.n	8009e0e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e06:	6878      	ldr	r0, [r7, #4]
 8009e08:	f000 fa7c 	bl	800a304 <HAL_TIM_IC_CaptureCallback>
 8009e0c:	e005      	b.n	8009e1a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e0e:	6878      	ldr	r0, [r7, #4]
 8009e10:	f000 fa6e 	bl	800a2f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e14:	6878      	ldr	r0, [r7, #4]
 8009e16:	f000 fa7f 	bl	800a318 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009e20:	68bb      	ldr	r3, [r7, #8]
 8009e22:	f003 0310 	and.w	r3, r3, #16
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d020      	beq.n	8009e6c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	f003 0310 	and.w	r3, r3, #16
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d01b      	beq.n	8009e6c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	f06f 0210 	mvn.w	r2, #16
 8009e3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	2208      	movs	r2, #8
 8009e42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	69db      	ldr	r3, [r3, #28]
 8009e4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d003      	beq.n	8009e5a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f000 fa56 	bl	800a304 <HAL_TIM_IC_CaptureCallback>
 8009e58:	e005      	b.n	8009e66 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f000 fa48 	bl	800a2f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e60:	6878      	ldr	r0, [r7, #4]
 8009e62:	f000 fa59 	bl	800a318 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	2200      	movs	r2, #0
 8009e6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009e6c:	68bb      	ldr	r3, [r7, #8]
 8009e6e:	f003 0301 	and.w	r3, r3, #1
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d00c      	beq.n	8009e90 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	f003 0301 	and.w	r3, r3, #1
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d007      	beq.n	8009e90 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	f06f 0201 	mvn.w	r2, #1
 8009e88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009e8a:	6878      	ldr	r0, [r7, #4]
 8009e8c:	f7f9 ff04 	bl	8003c98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009e90:	68bb      	ldr	r3, [r7, #8]
 8009e92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d104      	bne.n	8009ea4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009e9a:	68bb      	ldr	r3, [r7, #8]
 8009e9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d00c      	beq.n	8009ebe <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d007      	beq.n	8009ebe <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8009eb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009eb8:	6878      	ldr	r0, [r7, #4]
 8009eba:	f000 fe9d 	bl	800abf8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009ebe:	68bb      	ldr	r3, [r7, #8]
 8009ec0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d00c      	beq.n	8009ee2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d007      	beq.n	8009ee2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009eda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009edc:	6878      	ldr	r0, [r7, #4]
 8009ede:	f000 fe95 	bl	800ac0c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009ee2:	68bb      	ldr	r3, [r7, #8]
 8009ee4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d00c      	beq.n	8009f06 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d007      	beq.n	8009f06 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009efe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009f00:	6878      	ldr	r0, [r7, #4]
 8009f02:	f000 fa13 	bl	800a32c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009f06:	68bb      	ldr	r3, [r7, #8]
 8009f08:	f003 0320 	and.w	r3, r3, #32
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d00c      	beq.n	8009f2a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	f003 0320 	and.w	r3, r3, #32
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d007      	beq.n	8009f2a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	f06f 0220 	mvn.w	r2, #32
 8009f22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009f24:	6878      	ldr	r0, [r7, #4]
 8009f26:	f000 fe5d 	bl	800abe4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009f2a:	bf00      	nop
 8009f2c:	3710      	adds	r7, #16
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	bd80      	pop	{r7, pc}
	...

08009f34 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009f34:	b580      	push	{r7, lr}
 8009f36:	b086      	sub	sp, #24
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	60f8      	str	r0, [r7, #12]
 8009f3c:	60b9      	str	r1, [r7, #8]
 8009f3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009f40:	2300      	movs	r3, #0
 8009f42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009f4a:	2b01      	cmp	r3, #1
 8009f4c:	d101      	bne.n	8009f52 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009f4e:	2302      	movs	r3, #2
 8009f50:	e0ff      	b.n	800a152 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	2201      	movs	r2, #1
 8009f56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2b14      	cmp	r3, #20
 8009f5e:	f200 80f0 	bhi.w	800a142 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009f62:	a201      	add	r2, pc, #4	@ (adr r2, 8009f68 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f68:	08009fbd 	.word	0x08009fbd
 8009f6c:	0800a143 	.word	0x0800a143
 8009f70:	0800a143 	.word	0x0800a143
 8009f74:	0800a143 	.word	0x0800a143
 8009f78:	08009ffd 	.word	0x08009ffd
 8009f7c:	0800a143 	.word	0x0800a143
 8009f80:	0800a143 	.word	0x0800a143
 8009f84:	0800a143 	.word	0x0800a143
 8009f88:	0800a03f 	.word	0x0800a03f
 8009f8c:	0800a143 	.word	0x0800a143
 8009f90:	0800a143 	.word	0x0800a143
 8009f94:	0800a143 	.word	0x0800a143
 8009f98:	0800a07f 	.word	0x0800a07f
 8009f9c:	0800a143 	.word	0x0800a143
 8009fa0:	0800a143 	.word	0x0800a143
 8009fa4:	0800a143 	.word	0x0800a143
 8009fa8:	0800a0c1 	.word	0x0800a0c1
 8009fac:	0800a143 	.word	0x0800a143
 8009fb0:	0800a143 	.word	0x0800a143
 8009fb4:	0800a143 	.word	0x0800a143
 8009fb8:	0800a101 	.word	0x0800a101
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	68b9      	ldr	r1, [r7, #8]
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	f000 fa62 	bl	800a48c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	699a      	ldr	r2, [r3, #24]
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	f042 0208 	orr.w	r2, r2, #8
 8009fd6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	699a      	ldr	r2, [r3, #24]
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	f022 0204 	bic.w	r2, r2, #4
 8009fe6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	6999      	ldr	r1, [r3, #24]
 8009fee:	68bb      	ldr	r3, [r7, #8]
 8009ff0:	691a      	ldr	r2, [r3, #16]
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	430a      	orrs	r2, r1
 8009ff8:	619a      	str	r2, [r3, #24]
      break;
 8009ffa:	e0a5      	b.n	800a148 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	68b9      	ldr	r1, [r7, #8]
 800a002:	4618      	mov	r0, r3
 800a004:	f000 fab4 	bl	800a570 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	699a      	ldr	r2, [r3, #24]
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a016:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	699a      	ldr	r2, [r3, #24]
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a026:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	6999      	ldr	r1, [r3, #24]
 800a02e:	68bb      	ldr	r3, [r7, #8]
 800a030:	691b      	ldr	r3, [r3, #16]
 800a032:	021a      	lsls	r2, r3, #8
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	430a      	orrs	r2, r1
 800a03a:	619a      	str	r2, [r3, #24]
      break;
 800a03c:	e084      	b.n	800a148 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	68b9      	ldr	r1, [r7, #8]
 800a044:	4618      	mov	r0, r3
 800a046:	f000 fb0b 	bl	800a660 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	69da      	ldr	r2, [r3, #28]
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	f042 0208 	orr.w	r2, r2, #8
 800a058:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	69da      	ldr	r2, [r3, #28]
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	f022 0204 	bic.w	r2, r2, #4
 800a068:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	69d9      	ldr	r1, [r3, #28]
 800a070:	68bb      	ldr	r3, [r7, #8]
 800a072:	691a      	ldr	r2, [r3, #16]
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	430a      	orrs	r2, r1
 800a07a:	61da      	str	r2, [r3, #28]
      break;
 800a07c:	e064      	b.n	800a148 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	68b9      	ldr	r1, [r7, #8]
 800a084:	4618      	mov	r0, r3
 800a086:	f000 fb61 	bl	800a74c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	69da      	ldr	r2, [r3, #28]
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a098:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	69da      	ldr	r2, [r3, #28]
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a0a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	69d9      	ldr	r1, [r3, #28]
 800a0b0:	68bb      	ldr	r3, [r7, #8]
 800a0b2:	691b      	ldr	r3, [r3, #16]
 800a0b4:	021a      	lsls	r2, r3, #8
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	430a      	orrs	r2, r1
 800a0bc:	61da      	str	r2, [r3, #28]
      break;
 800a0be:	e043      	b.n	800a148 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	68b9      	ldr	r1, [r7, #8]
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	f000 fb98 	bl	800a7fc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	f042 0208 	orr.w	r2, r2, #8
 800a0da:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	f022 0204 	bic.w	r2, r2, #4
 800a0ea:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a0f2:	68bb      	ldr	r3, [r7, #8]
 800a0f4:	691a      	ldr	r2, [r3, #16]
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	430a      	orrs	r2, r1
 800a0fc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800a0fe:	e023      	b.n	800a148 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	68b9      	ldr	r1, [r7, #8]
 800a106:	4618      	mov	r0, r3
 800a108:	f000 fbca 	bl	800a8a0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a11a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a12a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a132:	68bb      	ldr	r3, [r7, #8]
 800a134:	691b      	ldr	r3, [r3, #16]
 800a136:	021a      	lsls	r2, r3, #8
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	430a      	orrs	r2, r1
 800a13e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800a140:	e002      	b.n	800a148 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a142:	2301      	movs	r3, #1
 800a144:	75fb      	strb	r3, [r7, #23]
      break;
 800a146:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	2200      	movs	r2, #0
 800a14c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a150:	7dfb      	ldrb	r3, [r7, #23]
}
 800a152:	4618      	mov	r0, r3
 800a154:	3718      	adds	r7, #24
 800a156:	46bd      	mov	sp, r7
 800a158:	bd80      	pop	{r7, pc}
 800a15a:	bf00      	nop

0800a15c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a15c:	b580      	push	{r7, lr}
 800a15e:	b084      	sub	sp, #16
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
 800a164:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a166:	2300      	movs	r3, #0
 800a168:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a170:	2b01      	cmp	r3, #1
 800a172:	d101      	bne.n	800a178 <HAL_TIM_ConfigClockSource+0x1c>
 800a174:	2302      	movs	r3, #2
 800a176:	e0b4      	b.n	800a2e2 <HAL_TIM_ConfigClockSource+0x186>
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	2201      	movs	r2, #1
 800a17c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	2202      	movs	r2, #2
 800a184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	689b      	ldr	r3, [r3, #8]
 800a18e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a190:	68ba      	ldr	r2, [r7, #8]
 800a192:	4b56      	ldr	r3, [pc, #344]	@ (800a2ec <HAL_TIM_ConfigClockSource+0x190>)
 800a194:	4013      	ands	r3, r2
 800a196:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a198:	68bb      	ldr	r3, [r7, #8]
 800a19a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a19e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	68ba      	ldr	r2, [r7, #8]
 800a1a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a1a8:	683b      	ldr	r3, [r7, #0]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a1b0:	d03e      	beq.n	800a230 <HAL_TIM_ConfigClockSource+0xd4>
 800a1b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a1b6:	f200 8087 	bhi.w	800a2c8 <HAL_TIM_ConfigClockSource+0x16c>
 800a1ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a1be:	f000 8086 	beq.w	800a2ce <HAL_TIM_ConfigClockSource+0x172>
 800a1c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a1c6:	d87f      	bhi.n	800a2c8 <HAL_TIM_ConfigClockSource+0x16c>
 800a1c8:	2b70      	cmp	r3, #112	@ 0x70
 800a1ca:	d01a      	beq.n	800a202 <HAL_TIM_ConfigClockSource+0xa6>
 800a1cc:	2b70      	cmp	r3, #112	@ 0x70
 800a1ce:	d87b      	bhi.n	800a2c8 <HAL_TIM_ConfigClockSource+0x16c>
 800a1d0:	2b60      	cmp	r3, #96	@ 0x60
 800a1d2:	d050      	beq.n	800a276 <HAL_TIM_ConfigClockSource+0x11a>
 800a1d4:	2b60      	cmp	r3, #96	@ 0x60
 800a1d6:	d877      	bhi.n	800a2c8 <HAL_TIM_ConfigClockSource+0x16c>
 800a1d8:	2b50      	cmp	r3, #80	@ 0x50
 800a1da:	d03c      	beq.n	800a256 <HAL_TIM_ConfigClockSource+0xfa>
 800a1dc:	2b50      	cmp	r3, #80	@ 0x50
 800a1de:	d873      	bhi.n	800a2c8 <HAL_TIM_ConfigClockSource+0x16c>
 800a1e0:	2b40      	cmp	r3, #64	@ 0x40
 800a1e2:	d058      	beq.n	800a296 <HAL_TIM_ConfigClockSource+0x13a>
 800a1e4:	2b40      	cmp	r3, #64	@ 0x40
 800a1e6:	d86f      	bhi.n	800a2c8 <HAL_TIM_ConfigClockSource+0x16c>
 800a1e8:	2b30      	cmp	r3, #48	@ 0x30
 800a1ea:	d064      	beq.n	800a2b6 <HAL_TIM_ConfigClockSource+0x15a>
 800a1ec:	2b30      	cmp	r3, #48	@ 0x30
 800a1ee:	d86b      	bhi.n	800a2c8 <HAL_TIM_ConfigClockSource+0x16c>
 800a1f0:	2b20      	cmp	r3, #32
 800a1f2:	d060      	beq.n	800a2b6 <HAL_TIM_ConfigClockSource+0x15a>
 800a1f4:	2b20      	cmp	r3, #32
 800a1f6:	d867      	bhi.n	800a2c8 <HAL_TIM_ConfigClockSource+0x16c>
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d05c      	beq.n	800a2b6 <HAL_TIM_ConfigClockSource+0x15a>
 800a1fc:	2b10      	cmp	r3, #16
 800a1fe:	d05a      	beq.n	800a2b6 <HAL_TIM_ConfigClockSource+0x15a>
 800a200:	e062      	b.n	800a2c8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a206:	683b      	ldr	r3, [r7, #0]
 800a208:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a20a:	683b      	ldr	r3, [r7, #0]
 800a20c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a20e:	683b      	ldr	r3, [r7, #0]
 800a210:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a212:	f000 fc13 	bl	800aa3c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	689b      	ldr	r3, [r3, #8]
 800a21c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a21e:	68bb      	ldr	r3, [r7, #8]
 800a220:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a224:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	68ba      	ldr	r2, [r7, #8]
 800a22c:	609a      	str	r2, [r3, #8]
      break;
 800a22e:	e04f      	b.n	800a2d0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a238:	683b      	ldr	r3, [r7, #0]
 800a23a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a23c:	683b      	ldr	r3, [r7, #0]
 800a23e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a240:	f000 fbfc 	bl	800aa3c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	689a      	ldr	r2, [r3, #8]
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a252:	609a      	str	r2, [r3, #8]
      break;
 800a254:	e03c      	b.n	800a2d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a25e:	683b      	ldr	r3, [r7, #0]
 800a260:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a262:	461a      	mov	r2, r3
 800a264:	f000 fb70 	bl	800a948 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	2150      	movs	r1, #80	@ 0x50
 800a26e:	4618      	mov	r0, r3
 800a270:	f000 fbc9 	bl	800aa06 <TIM_ITRx_SetConfig>
      break;
 800a274:	e02c      	b.n	800a2d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a27a:	683b      	ldr	r3, [r7, #0]
 800a27c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a282:	461a      	mov	r2, r3
 800a284:	f000 fb8f 	bl	800a9a6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	2160      	movs	r1, #96	@ 0x60
 800a28e:	4618      	mov	r0, r3
 800a290:	f000 fbb9 	bl	800aa06 <TIM_ITRx_SetConfig>
      break;
 800a294:	e01c      	b.n	800a2d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a29a:	683b      	ldr	r3, [r7, #0]
 800a29c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a29e:	683b      	ldr	r3, [r7, #0]
 800a2a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a2a2:	461a      	mov	r2, r3
 800a2a4:	f000 fb50 	bl	800a948 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	2140      	movs	r1, #64	@ 0x40
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	f000 fba9 	bl	800aa06 <TIM_ITRx_SetConfig>
      break;
 800a2b4:	e00c      	b.n	800a2d0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681a      	ldr	r2, [r3, #0]
 800a2ba:	683b      	ldr	r3, [r7, #0]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	4619      	mov	r1, r3
 800a2c0:	4610      	mov	r0, r2
 800a2c2:	f000 fba0 	bl	800aa06 <TIM_ITRx_SetConfig>
      break;
 800a2c6:	e003      	b.n	800a2d0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a2c8:	2301      	movs	r3, #1
 800a2ca:	73fb      	strb	r3, [r7, #15]
      break;
 800a2cc:	e000      	b.n	800a2d0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a2ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2201      	movs	r2, #1
 800a2d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2200      	movs	r2, #0
 800a2dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a2e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	3710      	adds	r7, #16
 800a2e6:	46bd      	mov	sp, r7
 800a2e8:	bd80      	pop	{r7, pc}
 800a2ea:	bf00      	nop
 800a2ec:	fffeff88 	.word	0xfffeff88

0800a2f0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a2f0:	b480      	push	{r7}
 800a2f2:	b083      	sub	sp, #12
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a2f8:	bf00      	nop
 800a2fa:	370c      	adds	r7, #12
 800a2fc:	46bd      	mov	sp, r7
 800a2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a302:	4770      	bx	lr

0800a304 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a304:	b480      	push	{r7}
 800a306:	b083      	sub	sp, #12
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a30c:	bf00      	nop
 800a30e:	370c      	adds	r7, #12
 800a310:	46bd      	mov	sp, r7
 800a312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a316:	4770      	bx	lr

0800a318 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a318:	b480      	push	{r7}
 800a31a:	b083      	sub	sp, #12
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a320:	bf00      	nop
 800a322:	370c      	adds	r7, #12
 800a324:	46bd      	mov	sp, r7
 800a326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32a:	4770      	bx	lr

0800a32c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a32c:	b480      	push	{r7}
 800a32e:	b083      	sub	sp, #12
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a334:	bf00      	nop
 800a336:	370c      	adds	r7, #12
 800a338:	46bd      	mov	sp, r7
 800a33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33e:	4770      	bx	lr

0800a340 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a340:	b480      	push	{r7}
 800a342:	b085      	sub	sp, #20
 800a344:	af00      	add	r7, sp, #0
 800a346:	6078      	str	r0, [r7, #4]
 800a348:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	4a43      	ldr	r2, [pc, #268]	@ (800a460 <TIM_Base_SetConfig+0x120>)
 800a354:	4293      	cmp	r3, r2
 800a356:	d013      	beq.n	800a380 <TIM_Base_SetConfig+0x40>
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a35e:	d00f      	beq.n	800a380 <TIM_Base_SetConfig+0x40>
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	4a40      	ldr	r2, [pc, #256]	@ (800a464 <TIM_Base_SetConfig+0x124>)
 800a364:	4293      	cmp	r3, r2
 800a366:	d00b      	beq.n	800a380 <TIM_Base_SetConfig+0x40>
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	4a3f      	ldr	r2, [pc, #252]	@ (800a468 <TIM_Base_SetConfig+0x128>)
 800a36c:	4293      	cmp	r3, r2
 800a36e:	d007      	beq.n	800a380 <TIM_Base_SetConfig+0x40>
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	4a3e      	ldr	r2, [pc, #248]	@ (800a46c <TIM_Base_SetConfig+0x12c>)
 800a374:	4293      	cmp	r3, r2
 800a376:	d003      	beq.n	800a380 <TIM_Base_SetConfig+0x40>
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	4a3d      	ldr	r2, [pc, #244]	@ (800a470 <TIM_Base_SetConfig+0x130>)
 800a37c:	4293      	cmp	r3, r2
 800a37e:	d108      	bne.n	800a392 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a386:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	685b      	ldr	r3, [r3, #4]
 800a38c:	68fa      	ldr	r2, [r7, #12]
 800a38e:	4313      	orrs	r3, r2
 800a390:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	4a32      	ldr	r2, [pc, #200]	@ (800a460 <TIM_Base_SetConfig+0x120>)
 800a396:	4293      	cmp	r3, r2
 800a398:	d02b      	beq.n	800a3f2 <TIM_Base_SetConfig+0xb2>
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a3a0:	d027      	beq.n	800a3f2 <TIM_Base_SetConfig+0xb2>
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	4a2f      	ldr	r2, [pc, #188]	@ (800a464 <TIM_Base_SetConfig+0x124>)
 800a3a6:	4293      	cmp	r3, r2
 800a3a8:	d023      	beq.n	800a3f2 <TIM_Base_SetConfig+0xb2>
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	4a2e      	ldr	r2, [pc, #184]	@ (800a468 <TIM_Base_SetConfig+0x128>)
 800a3ae:	4293      	cmp	r3, r2
 800a3b0:	d01f      	beq.n	800a3f2 <TIM_Base_SetConfig+0xb2>
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	4a2d      	ldr	r2, [pc, #180]	@ (800a46c <TIM_Base_SetConfig+0x12c>)
 800a3b6:	4293      	cmp	r3, r2
 800a3b8:	d01b      	beq.n	800a3f2 <TIM_Base_SetConfig+0xb2>
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	4a2c      	ldr	r2, [pc, #176]	@ (800a470 <TIM_Base_SetConfig+0x130>)
 800a3be:	4293      	cmp	r3, r2
 800a3c0:	d017      	beq.n	800a3f2 <TIM_Base_SetConfig+0xb2>
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	4a2b      	ldr	r2, [pc, #172]	@ (800a474 <TIM_Base_SetConfig+0x134>)
 800a3c6:	4293      	cmp	r3, r2
 800a3c8:	d013      	beq.n	800a3f2 <TIM_Base_SetConfig+0xb2>
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	4a2a      	ldr	r2, [pc, #168]	@ (800a478 <TIM_Base_SetConfig+0x138>)
 800a3ce:	4293      	cmp	r3, r2
 800a3d0:	d00f      	beq.n	800a3f2 <TIM_Base_SetConfig+0xb2>
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	4a29      	ldr	r2, [pc, #164]	@ (800a47c <TIM_Base_SetConfig+0x13c>)
 800a3d6:	4293      	cmp	r3, r2
 800a3d8:	d00b      	beq.n	800a3f2 <TIM_Base_SetConfig+0xb2>
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	4a28      	ldr	r2, [pc, #160]	@ (800a480 <TIM_Base_SetConfig+0x140>)
 800a3de:	4293      	cmp	r3, r2
 800a3e0:	d007      	beq.n	800a3f2 <TIM_Base_SetConfig+0xb2>
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	4a27      	ldr	r2, [pc, #156]	@ (800a484 <TIM_Base_SetConfig+0x144>)
 800a3e6:	4293      	cmp	r3, r2
 800a3e8:	d003      	beq.n	800a3f2 <TIM_Base_SetConfig+0xb2>
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	4a26      	ldr	r2, [pc, #152]	@ (800a488 <TIM_Base_SetConfig+0x148>)
 800a3ee:	4293      	cmp	r3, r2
 800a3f0:	d108      	bne.n	800a404 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a3f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a3fa:	683b      	ldr	r3, [r7, #0]
 800a3fc:	68db      	ldr	r3, [r3, #12]
 800a3fe:	68fa      	ldr	r2, [r7, #12]
 800a400:	4313      	orrs	r3, r2
 800a402:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a40a:	683b      	ldr	r3, [r7, #0]
 800a40c:	695b      	ldr	r3, [r3, #20]
 800a40e:	4313      	orrs	r3, r2
 800a410:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a412:	683b      	ldr	r3, [r7, #0]
 800a414:	689a      	ldr	r2, [r3, #8]
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	681a      	ldr	r2, [r3, #0]
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	4a0e      	ldr	r2, [pc, #56]	@ (800a460 <TIM_Base_SetConfig+0x120>)
 800a426:	4293      	cmp	r3, r2
 800a428:	d003      	beq.n	800a432 <TIM_Base_SetConfig+0xf2>
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	4a10      	ldr	r2, [pc, #64]	@ (800a470 <TIM_Base_SetConfig+0x130>)
 800a42e:	4293      	cmp	r3, r2
 800a430:	d103      	bne.n	800a43a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a432:	683b      	ldr	r3, [r7, #0]
 800a434:	691a      	ldr	r2, [r3, #16]
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	f043 0204 	orr.w	r2, r3, #4
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	2201      	movs	r2, #1
 800a44a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	68fa      	ldr	r2, [r7, #12]
 800a450:	601a      	str	r2, [r3, #0]
}
 800a452:	bf00      	nop
 800a454:	3714      	adds	r7, #20
 800a456:	46bd      	mov	sp, r7
 800a458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45c:	4770      	bx	lr
 800a45e:	bf00      	nop
 800a460:	40010000 	.word	0x40010000
 800a464:	40000400 	.word	0x40000400
 800a468:	40000800 	.word	0x40000800
 800a46c:	40000c00 	.word	0x40000c00
 800a470:	40010400 	.word	0x40010400
 800a474:	40014000 	.word	0x40014000
 800a478:	40014400 	.word	0x40014400
 800a47c:	40014800 	.word	0x40014800
 800a480:	40001800 	.word	0x40001800
 800a484:	40001c00 	.word	0x40001c00
 800a488:	40002000 	.word	0x40002000

0800a48c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a48c:	b480      	push	{r7}
 800a48e:	b087      	sub	sp, #28
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
 800a494:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	6a1b      	ldr	r3, [r3, #32]
 800a49a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	6a1b      	ldr	r3, [r3, #32]
 800a4a0:	f023 0201 	bic.w	r2, r3, #1
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	685b      	ldr	r3, [r3, #4]
 800a4ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	699b      	ldr	r3, [r3, #24]
 800a4b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a4b4:	68fa      	ldr	r2, [r7, #12]
 800a4b6:	4b2b      	ldr	r3, [pc, #172]	@ (800a564 <TIM_OC1_SetConfig+0xd8>)
 800a4b8:	4013      	ands	r3, r2
 800a4ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	f023 0303 	bic.w	r3, r3, #3
 800a4c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	68fa      	ldr	r2, [r7, #12]
 800a4ca:	4313      	orrs	r3, r2
 800a4cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a4ce:	697b      	ldr	r3, [r7, #20]
 800a4d0:	f023 0302 	bic.w	r3, r3, #2
 800a4d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a4d6:	683b      	ldr	r3, [r7, #0]
 800a4d8:	689b      	ldr	r3, [r3, #8]
 800a4da:	697a      	ldr	r2, [r7, #20]
 800a4dc:	4313      	orrs	r3, r2
 800a4de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	4a21      	ldr	r2, [pc, #132]	@ (800a568 <TIM_OC1_SetConfig+0xdc>)
 800a4e4:	4293      	cmp	r3, r2
 800a4e6:	d003      	beq.n	800a4f0 <TIM_OC1_SetConfig+0x64>
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	4a20      	ldr	r2, [pc, #128]	@ (800a56c <TIM_OC1_SetConfig+0xe0>)
 800a4ec:	4293      	cmp	r3, r2
 800a4ee:	d10c      	bne.n	800a50a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a4f0:	697b      	ldr	r3, [r7, #20]
 800a4f2:	f023 0308 	bic.w	r3, r3, #8
 800a4f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a4f8:	683b      	ldr	r3, [r7, #0]
 800a4fa:	68db      	ldr	r3, [r3, #12]
 800a4fc:	697a      	ldr	r2, [r7, #20]
 800a4fe:	4313      	orrs	r3, r2
 800a500:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a502:	697b      	ldr	r3, [r7, #20]
 800a504:	f023 0304 	bic.w	r3, r3, #4
 800a508:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	4a16      	ldr	r2, [pc, #88]	@ (800a568 <TIM_OC1_SetConfig+0xdc>)
 800a50e:	4293      	cmp	r3, r2
 800a510:	d003      	beq.n	800a51a <TIM_OC1_SetConfig+0x8e>
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	4a15      	ldr	r2, [pc, #84]	@ (800a56c <TIM_OC1_SetConfig+0xe0>)
 800a516:	4293      	cmp	r3, r2
 800a518:	d111      	bne.n	800a53e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a51a:	693b      	ldr	r3, [r7, #16]
 800a51c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a520:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a522:	693b      	ldr	r3, [r7, #16]
 800a524:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a528:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a52a:	683b      	ldr	r3, [r7, #0]
 800a52c:	695b      	ldr	r3, [r3, #20]
 800a52e:	693a      	ldr	r2, [r7, #16]
 800a530:	4313      	orrs	r3, r2
 800a532:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	699b      	ldr	r3, [r3, #24]
 800a538:	693a      	ldr	r2, [r7, #16]
 800a53a:	4313      	orrs	r3, r2
 800a53c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	693a      	ldr	r2, [r7, #16]
 800a542:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	68fa      	ldr	r2, [r7, #12]
 800a548:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a54a:	683b      	ldr	r3, [r7, #0]
 800a54c:	685a      	ldr	r2, [r3, #4]
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	697a      	ldr	r2, [r7, #20]
 800a556:	621a      	str	r2, [r3, #32]
}
 800a558:	bf00      	nop
 800a55a:	371c      	adds	r7, #28
 800a55c:	46bd      	mov	sp, r7
 800a55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a562:	4770      	bx	lr
 800a564:	fffeff8f 	.word	0xfffeff8f
 800a568:	40010000 	.word	0x40010000
 800a56c:	40010400 	.word	0x40010400

0800a570 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a570:	b480      	push	{r7}
 800a572:	b087      	sub	sp, #28
 800a574:	af00      	add	r7, sp, #0
 800a576:	6078      	str	r0, [r7, #4]
 800a578:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	6a1b      	ldr	r3, [r3, #32]
 800a57e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	6a1b      	ldr	r3, [r3, #32]
 800a584:	f023 0210 	bic.w	r2, r3, #16
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	685b      	ldr	r3, [r3, #4]
 800a590:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	699b      	ldr	r3, [r3, #24]
 800a596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a598:	68fa      	ldr	r2, [r7, #12]
 800a59a:	4b2e      	ldr	r3, [pc, #184]	@ (800a654 <TIM_OC2_SetConfig+0xe4>)
 800a59c:	4013      	ands	r3, r2
 800a59e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a5a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	021b      	lsls	r3, r3, #8
 800a5ae:	68fa      	ldr	r2, [r7, #12]
 800a5b0:	4313      	orrs	r3, r2
 800a5b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a5b4:	697b      	ldr	r3, [r7, #20]
 800a5b6:	f023 0320 	bic.w	r3, r3, #32
 800a5ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a5bc:	683b      	ldr	r3, [r7, #0]
 800a5be:	689b      	ldr	r3, [r3, #8]
 800a5c0:	011b      	lsls	r3, r3, #4
 800a5c2:	697a      	ldr	r2, [r7, #20]
 800a5c4:	4313      	orrs	r3, r2
 800a5c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	4a23      	ldr	r2, [pc, #140]	@ (800a658 <TIM_OC2_SetConfig+0xe8>)
 800a5cc:	4293      	cmp	r3, r2
 800a5ce:	d003      	beq.n	800a5d8 <TIM_OC2_SetConfig+0x68>
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	4a22      	ldr	r2, [pc, #136]	@ (800a65c <TIM_OC2_SetConfig+0xec>)
 800a5d4:	4293      	cmp	r3, r2
 800a5d6:	d10d      	bne.n	800a5f4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a5d8:	697b      	ldr	r3, [r7, #20]
 800a5da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a5de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a5e0:	683b      	ldr	r3, [r7, #0]
 800a5e2:	68db      	ldr	r3, [r3, #12]
 800a5e4:	011b      	lsls	r3, r3, #4
 800a5e6:	697a      	ldr	r2, [r7, #20]
 800a5e8:	4313      	orrs	r3, r2
 800a5ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a5ec:	697b      	ldr	r3, [r7, #20]
 800a5ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a5f2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	4a18      	ldr	r2, [pc, #96]	@ (800a658 <TIM_OC2_SetConfig+0xe8>)
 800a5f8:	4293      	cmp	r3, r2
 800a5fa:	d003      	beq.n	800a604 <TIM_OC2_SetConfig+0x94>
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	4a17      	ldr	r2, [pc, #92]	@ (800a65c <TIM_OC2_SetConfig+0xec>)
 800a600:	4293      	cmp	r3, r2
 800a602:	d113      	bne.n	800a62c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a604:	693b      	ldr	r3, [r7, #16]
 800a606:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a60a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a60c:	693b      	ldr	r3, [r7, #16]
 800a60e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a612:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	695b      	ldr	r3, [r3, #20]
 800a618:	009b      	lsls	r3, r3, #2
 800a61a:	693a      	ldr	r2, [r7, #16]
 800a61c:	4313      	orrs	r3, r2
 800a61e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	699b      	ldr	r3, [r3, #24]
 800a624:	009b      	lsls	r3, r3, #2
 800a626:	693a      	ldr	r2, [r7, #16]
 800a628:	4313      	orrs	r3, r2
 800a62a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	693a      	ldr	r2, [r7, #16]
 800a630:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	68fa      	ldr	r2, [r7, #12]
 800a636:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	685a      	ldr	r2, [r3, #4]
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	697a      	ldr	r2, [r7, #20]
 800a644:	621a      	str	r2, [r3, #32]
}
 800a646:	bf00      	nop
 800a648:	371c      	adds	r7, #28
 800a64a:	46bd      	mov	sp, r7
 800a64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a650:	4770      	bx	lr
 800a652:	bf00      	nop
 800a654:	feff8fff 	.word	0xfeff8fff
 800a658:	40010000 	.word	0x40010000
 800a65c:	40010400 	.word	0x40010400

0800a660 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a660:	b480      	push	{r7}
 800a662:	b087      	sub	sp, #28
 800a664:	af00      	add	r7, sp, #0
 800a666:	6078      	str	r0, [r7, #4]
 800a668:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	6a1b      	ldr	r3, [r3, #32]
 800a66e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	6a1b      	ldr	r3, [r3, #32]
 800a674:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	685b      	ldr	r3, [r3, #4]
 800a680:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	69db      	ldr	r3, [r3, #28]
 800a686:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a688:	68fa      	ldr	r2, [r7, #12]
 800a68a:	4b2d      	ldr	r3, [pc, #180]	@ (800a740 <TIM_OC3_SetConfig+0xe0>)
 800a68c:	4013      	ands	r3, r2
 800a68e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	f023 0303 	bic.w	r3, r3, #3
 800a696:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a698:	683b      	ldr	r3, [r7, #0]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	68fa      	ldr	r2, [r7, #12]
 800a69e:	4313      	orrs	r3, r2
 800a6a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a6a2:	697b      	ldr	r3, [r7, #20]
 800a6a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a6a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a6aa:	683b      	ldr	r3, [r7, #0]
 800a6ac:	689b      	ldr	r3, [r3, #8]
 800a6ae:	021b      	lsls	r3, r3, #8
 800a6b0:	697a      	ldr	r2, [r7, #20]
 800a6b2:	4313      	orrs	r3, r2
 800a6b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	4a22      	ldr	r2, [pc, #136]	@ (800a744 <TIM_OC3_SetConfig+0xe4>)
 800a6ba:	4293      	cmp	r3, r2
 800a6bc:	d003      	beq.n	800a6c6 <TIM_OC3_SetConfig+0x66>
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	4a21      	ldr	r2, [pc, #132]	@ (800a748 <TIM_OC3_SetConfig+0xe8>)
 800a6c2:	4293      	cmp	r3, r2
 800a6c4:	d10d      	bne.n	800a6e2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a6c6:	697b      	ldr	r3, [r7, #20]
 800a6c8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a6cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a6ce:	683b      	ldr	r3, [r7, #0]
 800a6d0:	68db      	ldr	r3, [r3, #12]
 800a6d2:	021b      	lsls	r3, r3, #8
 800a6d4:	697a      	ldr	r2, [r7, #20]
 800a6d6:	4313      	orrs	r3, r2
 800a6d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a6da:	697b      	ldr	r3, [r7, #20]
 800a6dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a6e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	4a17      	ldr	r2, [pc, #92]	@ (800a744 <TIM_OC3_SetConfig+0xe4>)
 800a6e6:	4293      	cmp	r3, r2
 800a6e8:	d003      	beq.n	800a6f2 <TIM_OC3_SetConfig+0x92>
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	4a16      	ldr	r2, [pc, #88]	@ (800a748 <TIM_OC3_SetConfig+0xe8>)
 800a6ee:	4293      	cmp	r3, r2
 800a6f0:	d113      	bne.n	800a71a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a6f2:	693b      	ldr	r3, [r7, #16]
 800a6f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a6f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a6fa:	693b      	ldr	r3, [r7, #16]
 800a6fc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a700:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a702:	683b      	ldr	r3, [r7, #0]
 800a704:	695b      	ldr	r3, [r3, #20]
 800a706:	011b      	lsls	r3, r3, #4
 800a708:	693a      	ldr	r2, [r7, #16]
 800a70a:	4313      	orrs	r3, r2
 800a70c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a70e:	683b      	ldr	r3, [r7, #0]
 800a710:	699b      	ldr	r3, [r3, #24]
 800a712:	011b      	lsls	r3, r3, #4
 800a714:	693a      	ldr	r2, [r7, #16]
 800a716:	4313      	orrs	r3, r2
 800a718:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	693a      	ldr	r2, [r7, #16]
 800a71e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	68fa      	ldr	r2, [r7, #12]
 800a724:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a726:	683b      	ldr	r3, [r7, #0]
 800a728:	685a      	ldr	r2, [r3, #4]
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	697a      	ldr	r2, [r7, #20]
 800a732:	621a      	str	r2, [r3, #32]
}
 800a734:	bf00      	nop
 800a736:	371c      	adds	r7, #28
 800a738:	46bd      	mov	sp, r7
 800a73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73e:	4770      	bx	lr
 800a740:	fffeff8f 	.word	0xfffeff8f
 800a744:	40010000 	.word	0x40010000
 800a748:	40010400 	.word	0x40010400

0800a74c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a74c:	b480      	push	{r7}
 800a74e:	b087      	sub	sp, #28
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]
 800a754:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	6a1b      	ldr	r3, [r3, #32]
 800a75a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	6a1b      	ldr	r3, [r3, #32]
 800a760:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	685b      	ldr	r3, [r3, #4]
 800a76c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	69db      	ldr	r3, [r3, #28]
 800a772:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a774:	68fa      	ldr	r2, [r7, #12]
 800a776:	4b1e      	ldr	r3, [pc, #120]	@ (800a7f0 <TIM_OC4_SetConfig+0xa4>)
 800a778:	4013      	ands	r3, r2
 800a77a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a782:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a784:	683b      	ldr	r3, [r7, #0]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	021b      	lsls	r3, r3, #8
 800a78a:	68fa      	ldr	r2, [r7, #12]
 800a78c:	4313      	orrs	r3, r2
 800a78e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a790:	693b      	ldr	r3, [r7, #16]
 800a792:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a796:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a798:	683b      	ldr	r3, [r7, #0]
 800a79a:	689b      	ldr	r3, [r3, #8]
 800a79c:	031b      	lsls	r3, r3, #12
 800a79e:	693a      	ldr	r2, [r7, #16]
 800a7a0:	4313      	orrs	r3, r2
 800a7a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	4a13      	ldr	r2, [pc, #76]	@ (800a7f4 <TIM_OC4_SetConfig+0xa8>)
 800a7a8:	4293      	cmp	r3, r2
 800a7aa:	d003      	beq.n	800a7b4 <TIM_OC4_SetConfig+0x68>
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	4a12      	ldr	r2, [pc, #72]	@ (800a7f8 <TIM_OC4_SetConfig+0xac>)
 800a7b0:	4293      	cmp	r3, r2
 800a7b2:	d109      	bne.n	800a7c8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a7b4:	697b      	ldr	r3, [r7, #20]
 800a7b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a7ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a7bc:	683b      	ldr	r3, [r7, #0]
 800a7be:	695b      	ldr	r3, [r3, #20]
 800a7c0:	019b      	lsls	r3, r3, #6
 800a7c2:	697a      	ldr	r2, [r7, #20]
 800a7c4:	4313      	orrs	r3, r2
 800a7c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	697a      	ldr	r2, [r7, #20]
 800a7cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	68fa      	ldr	r2, [r7, #12]
 800a7d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a7d4:	683b      	ldr	r3, [r7, #0]
 800a7d6:	685a      	ldr	r2, [r3, #4]
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	693a      	ldr	r2, [r7, #16]
 800a7e0:	621a      	str	r2, [r3, #32]
}
 800a7e2:	bf00      	nop
 800a7e4:	371c      	adds	r7, #28
 800a7e6:	46bd      	mov	sp, r7
 800a7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ec:	4770      	bx	lr
 800a7ee:	bf00      	nop
 800a7f0:	feff8fff 	.word	0xfeff8fff
 800a7f4:	40010000 	.word	0x40010000
 800a7f8:	40010400 	.word	0x40010400

0800a7fc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a7fc:	b480      	push	{r7}
 800a7fe:	b087      	sub	sp, #28
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
 800a804:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	6a1b      	ldr	r3, [r3, #32]
 800a80a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	6a1b      	ldr	r3, [r3, #32]
 800a810:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	685b      	ldr	r3, [r3, #4]
 800a81c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a824:	68fa      	ldr	r2, [r7, #12]
 800a826:	4b1b      	ldr	r3, [pc, #108]	@ (800a894 <TIM_OC5_SetConfig+0x98>)
 800a828:	4013      	ands	r3, r2
 800a82a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a82c:	683b      	ldr	r3, [r7, #0]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	68fa      	ldr	r2, [r7, #12]
 800a832:	4313      	orrs	r3, r2
 800a834:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a836:	693b      	ldr	r3, [r7, #16]
 800a838:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a83c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a83e:	683b      	ldr	r3, [r7, #0]
 800a840:	689b      	ldr	r3, [r3, #8]
 800a842:	041b      	lsls	r3, r3, #16
 800a844:	693a      	ldr	r2, [r7, #16]
 800a846:	4313      	orrs	r3, r2
 800a848:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	4a12      	ldr	r2, [pc, #72]	@ (800a898 <TIM_OC5_SetConfig+0x9c>)
 800a84e:	4293      	cmp	r3, r2
 800a850:	d003      	beq.n	800a85a <TIM_OC5_SetConfig+0x5e>
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	4a11      	ldr	r2, [pc, #68]	@ (800a89c <TIM_OC5_SetConfig+0xa0>)
 800a856:	4293      	cmp	r3, r2
 800a858:	d109      	bne.n	800a86e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a85a:	697b      	ldr	r3, [r7, #20]
 800a85c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a860:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	695b      	ldr	r3, [r3, #20]
 800a866:	021b      	lsls	r3, r3, #8
 800a868:	697a      	ldr	r2, [r7, #20]
 800a86a:	4313      	orrs	r3, r2
 800a86c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	697a      	ldr	r2, [r7, #20]
 800a872:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	68fa      	ldr	r2, [r7, #12]
 800a878:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a87a:	683b      	ldr	r3, [r7, #0]
 800a87c:	685a      	ldr	r2, [r3, #4]
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	693a      	ldr	r2, [r7, #16]
 800a886:	621a      	str	r2, [r3, #32]
}
 800a888:	bf00      	nop
 800a88a:	371c      	adds	r7, #28
 800a88c:	46bd      	mov	sp, r7
 800a88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a892:	4770      	bx	lr
 800a894:	fffeff8f 	.word	0xfffeff8f
 800a898:	40010000 	.word	0x40010000
 800a89c:	40010400 	.word	0x40010400

0800a8a0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a8a0:	b480      	push	{r7}
 800a8a2:	b087      	sub	sp, #28
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
 800a8a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	6a1b      	ldr	r3, [r3, #32]
 800a8ae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	6a1b      	ldr	r3, [r3, #32]
 800a8b4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	685b      	ldr	r3, [r3, #4]
 800a8c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a8c8:	68fa      	ldr	r2, [r7, #12]
 800a8ca:	4b1c      	ldr	r3, [pc, #112]	@ (800a93c <TIM_OC6_SetConfig+0x9c>)
 800a8cc:	4013      	ands	r3, r2
 800a8ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a8d0:	683b      	ldr	r3, [r7, #0]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	021b      	lsls	r3, r3, #8
 800a8d6:	68fa      	ldr	r2, [r7, #12]
 800a8d8:	4313      	orrs	r3, r2
 800a8da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a8dc:	693b      	ldr	r3, [r7, #16]
 800a8de:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a8e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a8e4:	683b      	ldr	r3, [r7, #0]
 800a8e6:	689b      	ldr	r3, [r3, #8]
 800a8e8:	051b      	lsls	r3, r3, #20
 800a8ea:	693a      	ldr	r2, [r7, #16]
 800a8ec:	4313      	orrs	r3, r2
 800a8ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	4a13      	ldr	r2, [pc, #76]	@ (800a940 <TIM_OC6_SetConfig+0xa0>)
 800a8f4:	4293      	cmp	r3, r2
 800a8f6:	d003      	beq.n	800a900 <TIM_OC6_SetConfig+0x60>
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	4a12      	ldr	r2, [pc, #72]	@ (800a944 <TIM_OC6_SetConfig+0xa4>)
 800a8fc:	4293      	cmp	r3, r2
 800a8fe:	d109      	bne.n	800a914 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a900:	697b      	ldr	r3, [r7, #20]
 800a902:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a906:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a908:	683b      	ldr	r3, [r7, #0]
 800a90a:	695b      	ldr	r3, [r3, #20]
 800a90c:	029b      	lsls	r3, r3, #10
 800a90e:	697a      	ldr	r2, [r7, #20]
 800a910:	4313      	orrs	r3, r2
 800a912:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	697a      	ldr	r2, [r7, #20]
 800a918:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	68fa      	ldr	r2, [r7, #12]
 800a91e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a920:	683b      	ldr	r3, [r7, #0]
 800a922:	685a      	ldr	r2, [r3, #4]
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	693a      	ldr	r2, [r7, #16]
 800a92c:	621a      	str	r2, [r3, #32]
}
 800a92e:	bf00      	nop
 800a930:	371c      	adds	r7, #28
 800a932:	46bd      	mov	sp, r7
 800a934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a938:	4770      	bx	lr
 800a93a:	bf00      	nop
 800a93c:	feff8fff 	.word	0xfeff8fff
 800a940:	40010000 	.word	0x40010000
 800a944:	40010400 	.word	0x40010400

0800a948 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a948:	b480      	push	{r7}
 800a94a:	b087      	sub	sp, #28
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	60f8      	str	r0, [r7, #12]
 800a950:	60b9      	str	r1, [r7, #8]
 800a952:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	6a1b      	ldr	r3, [r3, #32]
 800a958:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	6a1b      	ldr	r3, [r3, #32]
 800a95e:	f023 0201 	bic.w	r2, r3, #1
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	699b      	ldr	r3, [r3, #24]
 800a96a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a96c:	693b      	ldr	r3, [r7, #16]
 800a96e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a972:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	011b      	lsls	r3, r3, #4
 800a978:	693a      	ldr	r2, [r7, #16]
 800a97a:	4313      	orrs	r3, r2
 800a97c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a97e:	697b      	ldr	r3, [r7, #20]
 800a980:	f023 030a 	bic.w	r3, r3, #10
 800a984:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a986:	697a      	ldr	r2, [r7, #20]
 800a988:	68bb      	ldr	r3, [r7, #8]
 800a98a:	4313      	orrs	r3, r2
 800a98c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	693a      	ldr	r2, [r7, #16]
 800a992:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	697a      	ldr	r2, [r7, #20]
 800a998:	621a      	str	r2, [r3, #32]
}
 800a99a:	bf00      	nop
 800a99c:	371c      	adds	r7, #28
 800a99e:	46bd      	mov	sp, r7
 800a9a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a4:	4770      	bx	lr

0800a9a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a9a6:	b480      	push	{r7}
 800a9a8:	b087      	sub	sp, #28
 800a9aa:	af00      	add	r7, sp, #0
 800a9ac:	60f8      	str	r0, [r7, #12]
 800a9ae:	60b9      	str	r1, [r7, #8]
 800a9b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	6a1b      	ldr	r3, [r3, #32]
 800a9b6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	6a1b      	ldr	r3, [r3, #32]
 800a9bc:	f023 0210 	bic.w	r2, r3, #16
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	699b      	ldr	r3, [r3, #24]
 800a9c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a9ca:	693b      	ldr	r3, [r7, #16]
 800a9cc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a9d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	031b      	lsls	r3, r3, #12
 800a9d6:	693a      	ldr	r2, [r7, #16]
 800a9d8:	4313      	orrs	r3, r2
 800a9da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a9dc:	697b      	ldr	r3, [r7, #20]
 800a9de:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a9e2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a9e4:	68bb      	ldr	r3, [r7, #8]
 800a9e6:	011b      	lsls	r3, r3, #4
 800a9e8:	697a      	ldr	r2, [r7, #20]
 800a9ea:	4313      	orrs	r3, r2
 800a9ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	693a      	ldr	r2, [r7, #16]
 800a9f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	697a      	ldr	r2, [r7, #20]
 800a9f8:	621a      	str	r2, [r3, #32]
}
 800a9fa:	bf00      	nop
 800a9fc:	371c      	adds	r7, #28
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa04:	4770      	bx	lr

0800aa06 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800aa06:	b480      	push	{r7}
 800aa08:	b085      	sub	sp, #20
 800aa0a:	af00      	add	r7, sp, #0
 800aa0c:	6078      	str	r0, [r7, #4]
 800aa0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	689b      	ldr	r3, [r3, #8]
 800aa14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa1c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800aa1e:	683a      	ldr	r2, [r7, #0]
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	4313      	orrs	r3, r2
 800aa24:	f043 0307 	orr.w	r3, r3, #7
 800aa28:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	68fa      	ldr	r2, [r7, #12]
 800aa2e:	609a      	str	r2, [r3, #8]
}
 800aa30:	bf00      	nop
 800aa32:	3714      	adds	r7, #20
 800aa34:	46bd      	mov	sp, r7
 800aa36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3a:	4770      	bx	lr

0800aa3c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800aa3c:	b480      	push	{r7}
 800aa3e:	b087      	sub	sp, #28
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	60f8      	str	r0, [r7, #12]
 800aa44:	60b9      	str	r1, [r7, #8]
 800aa46:	607a      	str	r2, [r7, #4]
 800aa48:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	689b      	ldr	r3, [r3, #8]
 800aa4e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800aa50:	697b      	ldr	r3, [r7, #20]
 800aa52:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800aa56:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	021a      	lsls	r2, r3, #8
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	431a      	orrs	r2, r3
 800aa60:	68bb      	ldr	r3, [r7, #8]
 800aa62:	4313      	orrs	r3, r2
 800aa64:	697a      	ldr	r2, [r7, #20]
 800aa66:	4313      	orrs	r3, r2
 800aa68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	697a      	ldr	r2, [r7, #20]
 800aa6e:	609a      	str	r2, [r3, #8]
}
 800aa70:	bf00      	nop
 800aa72:	371c      	adds	r7, #28
 800aa74:	46bd      	mov	sp, r7
 800aa76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7a:	4770      	bx	lr

0800aa7c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800aa7c:	b480      	push	{r7}
 800aa7e:	b087      	sub	sp, #28
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	60f8      	str	r0, [r7, #12]
 800aa84:	60b9      	str	r1, [r7, #8]
 800aa86:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800aa88:	68bb      	ldr	r3, [r7, #8]
 800aa8a:	f003 031f 	and.w	r3, r3, #31
 800aa8e:	2201      	movs	r2, #1
 800aa90:	fa02 f303 	lsl.w	r3, r2, r3
 800aa94:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	6a1a      	ldr	r2, [r3, #32]
 800aa9a:	697b      	ldr	r3, [r7, #20]
 800aa9c:	43db      	mvns	r3, r3
 800aa9e:	401a      	ands	r2, r3
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	6a1a      	ldr	r2, [r3, #32]
 800aaa8:	68bb      	ldr	r3, [r7, #8]
 800aaaa:	f003 031f 	and.w	r3, r3, #31
 800aaae:	6879      	ldr	r1, [r7, #4]
 800aab0:	fa01 f303 	lsl.w	r3, r1, r3
 800aab4:	431a      	orrs	r2, r3
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	621a      	str	r2, [r3, #32]
}
 800aaba:	bf00      	nop
 800aabc:	371c      	adds	r7, #28
 800aabe:	46bd      	mov	sp, r7
 800aac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac4:	4770      	bx	lr
	...

0800aac8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800aac8:	b480      	push	{r7}
 800aaca:	b085      	sub	sp, #20
 800aacc:	af00      	add	r7, sp, #0
 800aace:	6078      	str	r0, [r7, #4]
 800aad0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800aad8:	2b01      	cmp	r3, #1
 800aada:	d101      	bne.n	800aae0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800aadc:	2302      	movs	r3, #2
 800aade:	e06d      	b.n	800abbc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	2201      	movs	r2, #1
 800aae4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	2202      	movs	r2, #2
 800aaec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	685b      	ldr	r3, [r3, #4]
 800aaf6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	689b      	ldr	r3, [r3, #8]
 800aafe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	4a30      	ldr	r2, [pc, #192]	@ (800abc8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ab06:	4293      	cmp	r3, r2
 800ab08:	d004      	beq.n	800ab14 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	4a2f      	ldr	r2, [pc, #188]	@ (800abcc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800ab10:	4293      	cmp	r3, r2
 800ab12:	d108      	bne.n	800ab26 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ab1a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ab1c:	683b      	ldr	r3, [r7, #0]
 800ab1e:	685b      	ldr	r3, [r3, #4]
 800ab20:	68fa      	ldr	r2, [r7, #12]
 800ab22:	4313      	orrs	r3, r2
 800ab24:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab2c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ab2e:	683b      	ldr	r3, [r7, #0]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	68fa      	ldr	r2, [r7, #12]
 800ab34:	4313      	orrs	r3, r2
 800ab36:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	68fa      	ldr	r2, [r7, #12]
 800ab3e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	4a20      	ldr	r2, [pc, #128]	@ (800abc8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ab46:	4293      	cmp	r3, r2
 800ab48:	d022      	beq.n	800ab90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab52:	d01d      	beq.n	800ab90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	4a1d      	ldr	r2, [pc, #116]	@ (800abd0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800ab5a:	4293      	cmp	r3, r2
 800ab5c:	d018      	beq.n	800ab90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	4a1c      	ldr	r2, [pc, #112]	@ (800abd4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800ab64:	4293      	cmp	r3, r2
 800ab66:	d013      	beq.n	800ab90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	4a1a      	ldr	r2, [pc, #104]	@ (800abd8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ab6e:	4293      	cmp	r3, r2
 800ab70:	d00e      	beq.n	800ab90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	4a15      	ldr	r2, [pc, #84]	@ (800abcc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800ab78:	4293      	cmp	r3, r2
 800ab7a:	d009      	beq.n	800ab90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	4a16      	ldr	r2, [pc, #88]	@ (800abdc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ab82:	4293      	cmp	r3, r2
 800ab84:	d004      	beq.n	800ab90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	4a15      	ldr	r2, [pc, #84]	@ (800abe0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ab8c:	4293      	cmp	r3, r2
 800ab8e:	d10c      	bne.n	800abaa <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ab90:	68bb      	ldr	r3, [r7, #8]
 800ab92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ab96:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ab98:	683b      	ldr	r3, [r7, #0]
 800ab9a:	689b      	ldr	r3, [r3, #8]
 800ab9c:	68ba      	ldr	r2, [r7, #8]
 800ab9e:	4313      	orrs	r3, r2
 800aba0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	68ba      	ldr	r2, [r7, #8]
 800aba8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	2201      	movs	r2, #1
 800abae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	2200      	movs	r2, #0
 800abb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800abba:	2300      	movs	r3, #0
}
 800abbc:	4618      	mov	r0, r3
 800abbe:	3714      	adds	r7, #20
 800abc0:	46bd      	mov	sp, r7
 800abc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc6:	4770      	bx	lr
 800abc8:	40010000 	.word	0x40010000
 800abcc:	40010400 	.word	0x40010400
 800abd0:	40000400 	.word	0x40000400
 800abd4:	40000800 	.word	0x40000800
 800abd8:	40000c00 	.word	0x40000c00
 800abdc:	40014000 	.word	0x40014000
 800abe0:	40001800 	.word	0x40001800

0800abe4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800abe4:	b480      	push	{r7}
 800abe6:	b083      	sub	sp, #12
 800abe8:	af00      	add	r7, sp, #0
 800abea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800abec:	bf00      	nop
 800abee:	370c      	adds	r7, #12
 800abf0:	46bd      	mov	sp, r7
 800abf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf6:	4770      	bx	lr

0800abf8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800abf8:	b480      	push	{r7}
 800abfa:	b083      	sub	sp, #12
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ac00:	bf00      	nop
 800ac02:	370c      	adds	r7, #12
 800ac04:	46bd      	mov	sp, r7
 800ac06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0a:	4770      	bx	lr

0800ac0c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ac0c:	b480      	push	{r7}
 800ac0e:	b083      	sub	sp, #12
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ac14:	bf00      	nop
 800ac16:	370c      	adds	r7, #12
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1e:	4770      	bx	lr

0800ac20 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	b082      	sub	sp, #8
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d101      	bne.n	800ac32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ac2e:	2301      	movs	r3, #1
 800ac30:	e040      	b.n	800acb4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d106      	bne.n	800ac48 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	2200      	movs	r2, #0
 800ac3e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ac42:	6878      	ldr	r0, [r7, #4]
 800ac44:	f7fa f842 	bl	8004ccc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	2224      	movs	r2, #36	@ 0x24
 800ac4c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	681a      	ldr	r2, [r3, #0]
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	f022 0201 	bic.w	r2, r2, #1
 800ac5c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d002      	beq.n	800ac6c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800ac66:	6878      	ldr	r0, [r7, #4]
 800ac68:	f000 fe66 	bl	800b938 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ac6c:	6878      	ldr	r0, [r7, #4]
 800ac6e:	f000 fbff 	bl	800b470 <UART_SetConfig>
 800ac72:	4603      	mov	r3, r0
 800ac74:	2b01      	cmp	r3, #1
 800ac76:	d101      	bne.n	800ac7c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800ac78:	2301      	movs	r3, #1
 800ac7a:	e01b      	b.n	800acb4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	685a      	ldr	r2, [r3, #4]
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ac8a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	689a      	ldr	r2, [r3, #8]
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ac9a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	681a      	ldr	r2, [r3, #0]
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	f042 0201 	orr.w	r2, r2, #1
 800acaa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800acac:	6878      	ldr	r0, [r7, #4]
 800acae:	f000 fee5 	bl	800ba7c <UART_CheckIdleState>
 800acb2:	4603      	mov	r3, r0
}
 800acb4:	4618      	mov	r0, r3
 800acb6:	3708      	adds	r7, #8
 800acb8:	46bd      	mov	sp, r7
 800acba:	bd80      	pop	{r7, pc}

0800acbc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	b08a      	sub	sp, #40	@ 0x28
 800acc0:	af02      	add	r7, sp, #8
 800acc2:	60f8      	str	r0, [r7, #12]
 800acc4:	60b9      	str	r1, [r7, #8]
 800acc6:	603b      	str	r3, [r7, #0]
 800acc8:	4613      	mov	r3, r2
 800acca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800acd0:	2b20      	cmp	r3, #32
 800acd2:	d177      	bne.n	800adc4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800acd4:	68bb      	ldr	r3, [r7, #8]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d002      	beq.n	800ace0 <HAL_UART_Transmit+0x24>
 800acda:	88fb      	ldrh	r3, [r7, #6]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d101      	bne.n	800ace4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800ace0:	2301      	movs	r3, #1
 800ace2:	e070      	b.n	800adc6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	2200      	movs	r2, #0
 800ace8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	2221      	movs	r2, #33	@ 0x21
 800acf0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800acf2:	f7fa f8cd 	bl	8004e90 <HAL_GetTick>
 800acf6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	88fa      	ldrh	r2, [r7, #6]
 800acfc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	88fa      	ldrh	r2, [r7, #6]
 800ad04:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	689b      	ldr	r3, [r3, #8]
 800ad0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ad10:	d108      	bne.n	800ad24 <HAL_UART_Transmit+0x68>
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	691b      	ldr	r3, [r3, #16]
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d104      	bne.n	800ad24 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ad1e:	68bb      	ldr	r3, [r7, #8]
 800ad20:	61bb      	str	r3, [r7, #24]
 800ad22:	e003      	b.n	800ad2c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800ad24:	68bb      	ldr	r3, [r7, #8]
 800ad26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ad28:	2300      	movs	r3, #0
 800ad2a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800ad2c:	e02f      	b.n	800ad8e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ad2e:	683b      	ldr	r3, [r7, #0]
 800ad30:	9300      	str	r3, [sp, #0]
 800ad32:	697b      	ldr	r3, [r7, #20]
 800ad34:	2200      	movs	r2, #0
 800ad36:	2180      	movs	r1, #128	@ 0x80
 800ad38:	68f8      	ldr	r0, [r7, #12]
 800ad3a:	f000 fef6 	bl	800bb2a <UART_WaitOnFlagUntilTimeout>
 800ad3e:	4603      	mov	r3, r0
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d004      	beq.n	800ad4e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	2220      	movs	r2, #32
 800ad48:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800ad4a:	2303      	movs	r3, #3
 800ad4c:	e03b      	b.n	800adc6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800ad4e:	69fb      	ldr	r3, [r7, #28]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d10b      	bne.n	800ad6c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ad54:	69bb      	ldr	r3, [r7, #24]
 800ad56:	881b      	ldrh	r3, [r3, #0]
 800ad58:	461a      	mov	r2, r3
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ad62:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800ad64:	69bb      	ldr	r3, [r7, #24]
 800ad66:	3302      	adds	r3, #2
 800ad68:	61bb      	str	r3, [r7, #24]
 800ad6a:	e007      	b.n	800ad7c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ad6c:	69fb      	ldr	r3, [r7, #28]
 800ad6e:	781a      	ldrb	r2, [r3, #0]
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800ad76:	69fb      	ldr	r3, [r7, #28]
 800ad78:	3301      	adds	r3, #1
 800ad7a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800ad82:	b29b      	uxth	r3, r3
 800ad84:	3b01      	subs	r3, #1
 800ad86:	b29a      	uxth	r2, r3
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800ad94:	b29b      	uxth	r3, r3
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d1c9      	bne.n	800ad2e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ad9a:	683b      	ldr	r3, [r7, #0]
 800ad9c:	9300      	str	r3, [sp, #0]
 800ad9e:	697b      	ldr	r3, [r7, #20]
 800ada0:	2200      	movs	r2, #0
 800ada2:	2140      	movs	r1, #64	@ 0x40
 800ada4:	68f8      	ldr	r0, [r7, #12]
 800ada6:	f000 fec0 	bl	800bb2a <UART_WaitOnFlagUntilTimeout>
 800adaa:	4603      	mov	r3, r0
 800adac:	2b00      	cmp	r3, #0
 800adae:	d004      	beq.n	800adba <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	2220      	movs	r2, #32
 800adb4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800adb6:	2303      	movs	r3, #3
 800adb8:	e005      	b.n	800adc6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	2220      	movs	r2, #32
 800adbe:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800adc0:	2300      	movs	r3, #0
 800adc2:	e000      	b.n	800adc6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800adc4:	2302      	movs	r3, #2
  }
}
 800adc6:	4618      	mov	r0, r3
 800adc8:	3720      	adds	r7, #32
 800adca:	46bd      	mov	sp, r7
 800adcc:	bd80      	pop	{r7, pc}

0800adce <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800adce:	b580      	push	{r7, lr}
 800add0:	b08a      	sub	sp, #40	@ 0x28
 800add2:	af00      	add	r7, sp, #0
 800add4:	60f8      	str	r0, [r7, #12]
 800add6:	60b9      	str	r1, [r7, #8]
 800add8:	4613      	mov	r3, r2
 800adda:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ade2:	2b20      	cmp	r3, #32
 800ade4:	d132      	bne.n	800ae4c <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800ade6:	68bb      	ldr	r3, [r7, #8]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d002      	beq.n	800adf2 <HAL_UART_Receive_IT+0x24>
 800adec:	88fb      	ldrh	r3, [r7, #6]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d101      	bne.n	800adf6 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800adf2:	2301      	movs	r3, #1
 800adf4:	e02b      	b.n	800ae4e <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	2200      	movs	r2, #0
 800adfa:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	685b      	ldr	r3, [r3, #4]
 800ae02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d018      	beq.n	800ae3c <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae10:	697b      	ldr	r3, [r7, #20]
 800ae12:	e853 3f00 	ldrex	r3, [r3]
 800ae16:	613b      	str	r3, [r7, #16]
   return(result);
 800ae18:	693b      	ldr	r3, [r7, #16]
 800ae1a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ae1e:	627b      	str	r3, [r7, #36]	@ 0x24
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	461a      	mov	r2, r3
 800ae26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae28:	623b      	str	r3, [r7, #32]
 800ae2a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae2c:	69f9      	ldr	r1, [r7, #28]
 800ae2e:	6a3a      	ldr	r2, [r7, #32]
 800ae30:	e841 2300 	strex	r3, r2, [r1]
 800ae34:	61bb      	str	r3, [r7, #24]
   return(result);
 800ae36:	69bb      	ldr	r3, [r7, #24]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d1e6      	bne.n	800ae0a <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800ae3c:	88fb      	ldrh	r3, [r7, #6]
 800ae3e:	461a      	mov	r2, r3
 800ae40:	68b9      	ldr	r1, [r7, #8]
 800ae42:	68f8      	ldr	r0, [r7, #12]
 800ae44:	f000 fede 	bl	800bc04 <UART_Start_Receive_IT>
 800ae48:	4603      	mov	r3, r0
 800ae4a:	e000      	b.n	800ae4e <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800ae4c:	2302      	movs	r3, #2
  }
}
 800ae4e:	4618      	mov	r0, r3
 800ae50:	3728      	adds	r7, #40	@ 0x28
 800ae52:	46bd      	mov	sp, r7
 800ae54:	bd80      	pop	{r7, pc}
	...

0800ae58 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b0ba      	sub	sp, #232	@ 0xe8
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	69db      	ldr	r3, [r3, #28]
 800ae66:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	689b      	ldr	r3, [r3, #8]
 800ae7a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ae7e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800ae82:	f640 030f 	movw	r3, #2063	@ 0x80f
 800ae86:	4013      	ands	r3, r2
 800ae88:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800ae8c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d115      	bne.n	800aec0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800ae94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ae98:	f003 0320 	and.w	r3, r3, #32
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d00f      	beq.n	800aec0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800aea0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aea4:	f003 0320 	and.w	r3, r3, #32
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d009      	beq.n	800aec0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	f000 82b1 	beq.w	800b418 <HAL_UART_IRQHandler+0x5c0>
      {
        huart->RxISR(huart);
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800aeba:	6878      	ldr	r0, [r7, #4]
 800aebc:	4798      	blx	r3
      }
      return;
 800aebe:	e2ab      	b.n	800b418 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800aec0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	f000 8117 	beq.w	800b0f8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800aeca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800aece:	f003 0301 	and.w	r3, r3, #1
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d106      	bne.n	800aee4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800aed6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800aeda:	4b85      	ldr	r3, [pc, #532]	@ (800b0f0 <HAL_UART_IRQHandler+0x298>)
 800aedc:	4013      	ands	r3, r2
 800aede:	2b00      	cmp	r3, #0
 800aee0:	f000 810a 	beq.w	800b0f8 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800aee4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aee8:	f003 0301 	and.w	r3, r3, #1
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d011      	beq.n	800af14 <HAL_UART_IRQHandler+0xbc>
 800aef0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aef4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d00b      	beq.n	800af14 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	2201      	movs	r2, #1
 800af02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800af0a:	f043 0201 	orr.w	r2, r3, #1
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800af14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800af18:	f003 0302 	and.w	r3, r3, #2
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d011      	beq.n	800af44 <HAL_UART_IRQHandler+0xec>
 800af20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800af24:	f003 0301 	and.w	r3, r3, #1
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d00b      	beq.n	800af44 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	2202      	movs	r2, #2
 800af32:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800af3a:	f043 0204 	orr.w	r2, r3, #4
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800af44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800af48:	f003 0304 	and.w	r3, r3, #4
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d011      	beq.n	800af74 <HAL_UART_IRQHandler+0x11c>
 800af50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800af54:	f003 0301 	and.w	r3, r3, #1
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d00b      	beq.n	800af74 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	2204      	movs	r2, #4
 800af62:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800af6a:	f043 0202 	orr.w	r2, r3, #2
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800af74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800af78:	f003 0308 	and.w	r3, r3, #8
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d017      	beq.n	800afb0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800af80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800af84:	f003 0320 	and.w	r3, r3, #32
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d105      	bne.n	800af98 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800af8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800af90:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800af94:	2b00      	cmp	r3, #0
 800af96:	d00b      	beq.n	800afb0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	2208      	movs	r2, #8
 800af9e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800afa6:	f043 0208 	orr.w	r2, r3, #8
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800afb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800afb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d012      	beq.n	800afe2 <HAL_UART_IRQHandler+0x18a>
 800afbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800afc0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d00c      	beq.n	800afe2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800afd0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800afd8:	f043 0220 	orr.w	r2, r3, #32
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800afe8:	2b00      	cmp	r3, #0
 800afea:	f000 8217 	beq.w	800b41c <HAL_UART_IRQHandler+0x5c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800afee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aff2:	f003 0320 	and.w	r3, r3, #32
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d00d      	beq.n	800b016 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800affa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800affe:	f003 0320 	and.w	r3, r3, #32
 800b002:	2b00      	cmp	r3, #0
 800b004:	d007      	beq.n	800b016 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d003      	beq.n	800b016 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b012:	6878      	ldr	r0, [r7, #4]
 800b014:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b01c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	689b      	ldr	r3, [r3, #8]
 800b026:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b02a:	2b40      	cmp	r3, #64	@ 0x40
 800b02c:	d005      	beq.n	800b03a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800b02e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b032:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b036:	2b00      	cmp	r3, #0
 800b038:	d04f      	beq.n	800b0da <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b03a:	6878      	ldr	r0, [r7, #4]
 800b03c:	f000 fea8 	bl	800bd90 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	689b      	ldr	r3, [r3, #8]
 800b046:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b04a:	2b40      	cmp	r3, #64	@ 0x40
 800b04c:	d141      	bne.n	800b0d2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	3308      	adds	r3, #8
 800b054:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b058:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b05c:	e853 3f00 	ldrex	r3, [r3]
 800b060:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800b064:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b068:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b06c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	3308      	adds	r3, #8
 800b076:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b07a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800b07e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b082:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800b086:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b08a:	e841 2300 	strex	r3, r2, [r1]
 800b08e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800b092:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b096:	2b00      	cmp	r3, #0
 800b098:	d1d9      	bne.n	800b04e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d013      	beq.n	800b0ca <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b0a6:	4a13      	ldr	r2, [pc, #76]	@ (800b0f4 <HAL_UART_IRQHandler+0x29c>)
 800b0a8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	f7fa ff58 	bl	8005f64 <HAL_DMA_Abort_IT>
 800b0b4:	4603      	mov	r3, r0
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d017      	beq.n	800b0ea <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b0be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b0c0:	687a      	ldr	r2, [r7, #4]
 800b0c2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800b0c4:	4610      	mov	r0, r2
 800b0c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b0c8:	e00f      	b.n	800b0ea <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b0ca:	6878      	ldr	r0, [r7, #4]
 800b0cc:	f000 f9ba 	bl	800b444 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b0d0:	e00b      	b.n	800b0ea <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b0d2:	6878      	ldr	r0, [r7, #4]
 800b0d4:	f000 f9b6 	bl	800b444 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b0d8:	e007      	b.n	800b0ea <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b0da:	6878      	ldr	r0, [r7, #4]
 800b0dc:	f000 f9b2 	bl	800b444 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800b0e8:	e198      	b.n	800b41c <HAL_UART_IRQHandler+0x5c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b0ea:	bf00      	nop
    return;
 800b0ec:	e196      	b.n	800b41c <HAL_UART_IRQHandler+0x5c4>
 800b0ee:	bf00      	nop
 800b0f0:	04000120 	.word	0x04000120
 800b0f4:	0800be59 	.word	0x0800be59

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b0fc:	2b01      	cmp	r3, #1
 800b0fe:	f040 8166 	bne.w	800b3ce <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800b102:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b106:	f003 0310 	and.w	r3, r3, #16
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	f000 815f 	beq.w	800b3ce <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800b110:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b114:	f003 0310 	and.w	r3, r3, #16
 800b118:	2b00      	cmp	r3, #0
 800b11a:	f000 8158 	beq.w	800b3ce <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	2210      	movs	r2, #16
 800b124:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	689b      	ldr	r3, [r3, #8]
 800b12c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b130:	2b40      	cmp	r3, #64	@ 0x40
 800b132:	f040 80d0 	bne.w	800b2d6 <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	685b      	ldr	r3, [r3, #4]
 800b13e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b142:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b146:	2b00      	cmp	r3, #0
 800b148:	f000 80ab 	beq.w	800b2a2 <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800b152:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b156:	429a      	cmp	r2, r3
 800b158:	f080 80a3 	bcs.w	800b2a2 <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b162:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b16a:	69db      	ldr	r3, [r3, #28]
 800b16c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b170:	f000 8086 	beq.w	800b280 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b17c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b180:	e853 3f00 	ldrex	r3, [r3]
 800b184:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b188:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b18c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b190:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	461a      	mov	r2, r3
 800b19a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b19e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b1a2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1a6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b1aa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b1ae:	e841 2300 	strex	r3, r2, [r1]
 800b1b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b1b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d1da      	bne.n	800b174 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	3308      	adds	r3, #8
 800b1c4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b1c8:	e853 3f00 	ldrex	r3, [r3]
 800b1cc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b1ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b1d0:	f023 0301 	bic.w	r3, r3, #1
 800b1d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	3308      	adds	r3, #8
 800b1de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b1e2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b1e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1e8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b1ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b1ee:	e841 2300 	strex	r3, r2, [r1]
 800b1f2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b1f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d1e1      	bne.n	800b1be <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	3308      	adds	r3, #8
 800b200:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b202:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b204:	e853 3f00 	ldrex	r3, [r3]
 800b208:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b20a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b20c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b210:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	3308      	adds	r3, #8
 800b21a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b21e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b220:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b222:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b224:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b226:	e841 2300 	strex	r3, r2, [r1]
 800b22a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b22c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d1e3      	bne.n	800b1fa <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	2220      	movs	r2, #32
 800b236:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	2200      	movs	r2, #0
 800b23e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b246:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b248:	e853 3f00 	ldrex	r3, [r3]
 800b24c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b24e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b250:	f023 0310 	bic.w	r3, r3, #16
 800b254:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	461a      	mov	r2, r3
 800b25e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b262:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b264:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b266:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b268:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b26a:	e841 2300 	strex	r3, r2, [r1]
 800b26e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b270:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b272:	2b00      	cmp	r3, #0
 800b274:	d1e4      	bne.n	800b240 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b27a:	4618      	mov	r0, r3
 800b27c:	f7fa fe02 	bl	8005e84 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	2202      	movs	r2, #2
 800b284:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800b292:	b29b      	uxth	r3, r3
 800b294:	1ad3      	subs	r3, r2, r3
 800b296:	b29b      	uxth	r3, r3
 800b298:	4619      	mov	r1, r3
 800b29a:	6878      	ldr	r0, [r7, #4]
 800b29c:	f000 f8dc 	bl	800b458 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800b2a0:	e0be      	b.n	800b420 <HAL_UART_IRQHandler+0x5c8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800b2a8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b2ac:	429a      	cmp	r2, r3
 800b2ae:	f040 80b7 	bne.w	800b420 <HAL_UART_IRQHandler+0x5c8>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b2b6:	69db      	ldr	r3, [r3, #28]
 800b2b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b2bc:	f040 80b0 	bne.w	800b420 <HAL_UART_IRQHandler+0x5c8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	2202      	movs	r2, #2
 800b2c4:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800b2cc:	4619      	mov	r1, r3
 800b2ce:	6878      	ldr	r0, [r7, #4]
 800b2d0:	f000 f8c2 	bl	800b458 <HAL_UARTEx_RxEventCallback>
      return;
 800b2d4:	e0a4      	b.n	800b420 <HAL_UART_IRQHandler+0x5c8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800b2e2:	b29b      	uxth	r3, r3
 800b2e4:	1ad3      	subs	r3, r2, r3
 800b2e6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800b2f0:	b29b      	uxth	r3, r3
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	f000 8096 	beq.w	800b424 <HAL_UART_IRQHandler+0x5cc>
          && (nb_rx_data > 0U))
 800b2f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	f000 8091 	beq.w	800b424 <HAL_UART_IRQHandler+0x5cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b30a:	e853 3f00 	ldrex	r3, [r3]
 800b30e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b310:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b312:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b316:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	461a      	mov	r2, r3
 800b320:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b324:	647b      	str	r3, [r7, #68]	@ 0x44
 800b326:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b328:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b32a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b32c:	e841 2300 	strex	r3, r2, [r1]
 800b330:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b334:	2b00      	cmp	r3, #0
 800b336:	d1e4      	bne.n	800b302 <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	3308      	adds	r3, #8
 800b33e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b342:	e853 3f00 	ldrex	r3, [r3]
 800b346:	623b      	str	r3, [r7, #32]
   return(result);
 800b348:	6a3b      	ldr	r3, [r7, #32]
 800b34a:	f023 0301 	bic.w	r3, r3, #1
 800b34e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	3308      	adds	r3, #8
 800b358:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b35c:	633a      	str	r2, [r7, #48]	@ 0x30
 800b35e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b360:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b362:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b364:	e841 2300 	strex	r3, r2, [r1]
 800b368:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b36a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d1e3      	bne.n	800b338 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	2220      	movs	r2, #32
 800b374:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	2200      	movs	r2, #0
 800b37c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	2200      	movs	r2, #0
 800b382:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b38a:	693b      	ldr	r3, [r7, #16]
 800b38c:	e853 3f00 	ldrex	r3, [r3]
 800b390:	60fb      	str	r3, [r7, #12]
   return(result);
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	f023 0310 	bic.w	r3, r3, #16
 800b398:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	461a      	mov	r2, r3
 800b3a2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b3a6:	61fb      	str	r3, [r7, #28]
 800b3a8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3aa:	69b9      	ldr	r1, [r7, #24]
 800b3ac:	69fa      	ldr	r2, [r7, #28]
 800b3ae:	e841 2300 	strex	r3, r2, [r1]
 800b3b2:	617b      	str	r3, [r7, #20]
   return(result);
 800b3b4:	697b      	ldr	r3, [r7, #20]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d1e4      	bne.n	800b384 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	2202      	movs	r2, #2
 800b3be:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b3c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b3c4:	4619      	mov	r1, r3
 800b3c6:	6878      	ldr	r0, [r7, #4]
 800b3c8:	f000 f846 	bl	800b458 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b3cc:	e02a      	b.n	800b424 <HAL_UART_IRQHandler+0x5cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800b3ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b3d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d00e      	beq.n	800b3f8 <HAL_UART_IRQHandler+0x5a0>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800b3da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b3de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d008      	beq.n	800b3f8 <HAL_UART_IRQHandler+0x5a0>
  {
    if (huart->TxISR != NULL)
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d01c      	beq.n	800b428 <HAL_UART_IRQHandler+0x5d0>
    {
      huart->TxISR(huart);
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b3f2:	6878      	ldr	r0, [r7, #4]
 800b3f4:	4798      	blx	r3
    }
    return;
 800b3f6:	e017      	b.n	800b428 <HAL_UART_IRQHandler+0x5d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b3f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b3fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b400:	2b00      	cmp	r3, #0
 800b402:	d012      	beq.n	800b42a <HAL_UART_IRQHandler+0x5d2>
 800b404:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d00c      	beq.n	800b42a <HAL_UART_IRQHandler+0x5d2>
  {
    UART_EndTransmit_IT(huart);
 800b410:	6878      	ldr	r0, [r7, #4]
 800b412:	f000 fd33 	bl	800be7c <UART_EndTransmit_IT>
    return;
 800b416:	e008      	b.n	800b42a <HAL_UART_IRQHandler+0x5d2>
      return;
 800b418:	bf00      	nop
 800b41a:	e006      	b.n	800b42a <HAL_UART_IRQHandler+0x5d2>
    return;
 800b41c:	bf00      	nop
 800b41e:	e004      	b.n	800b42a <HAL_UART_IRQHandler+0x5d2>
      return;
 800b420:	bf00      	nop
 800b422:	e002      	b.n	800b42a <HAL_UART_IRQHandler+0x5d2>
      return;
 800b424:	bf00      	nop
 800b426:	e000      	b.n	800b42a <HAL_UART_IRQHandler+0x5d2>
    return;
 800b428:	bf00      	nop
  }

}
 800b42a:	37e8      	adds	r7, #232	@ 0xe8
 800b42c:	46bd      	mov	sp, r7
 800b42e:	bd80      	pop	{r7, pc}

0800b430 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b430:	b480      	push	{r7}
 800b432:	b083      	sub	sp, #12
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800b438:	bf00      	nop
 800b43a:	370c      	adds	r7, #12
 800b43c:	46bd      	mov	sp, r7
 800b43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b442:	4770      	bx	lr

0800b444 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b444:	b480      	push	{r7}
 800b446:	b083      	sub	sp, #12
 800b448:	af00      	add	r7, sp, #0
 800b44a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b44c:	bf00      	nop
 800b44e:	370c      	adds	r7, #12
 800b450:	46bd      	mov	sp, r7
 800b452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b456:	4770      	bx	lr

0800b458 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b458:	b480      	push	{r7}
 800b45a:	b083      	sub	sp, #12
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	6078      	str	r0, [r7, #4]
 800b460:	460b      	mov	r3, r1
 800b462:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b464:	bf00      	nop
 800b466:	370c      	adds	r7, #12
 800b468:	46bd      	mov	sp, r7
 800b46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b46e:	4770      	bx	lr

0800b470 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b470:	b580      	push	{r7, lr}
 800b472:	b088      	sub	sp, #32
 800b474:	af00      	add	r7, sp, #0
 800b476:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b478:	2300      	movs	r3, #0
 800b47a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	689a      	ldr	r2, [r3, #8]
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	691b      	ldr	r3, [r3, #16]
 800b484:	431a      	orrs	r2, r3
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	695b      	ldr	r3, [r3, #20]
 800b48a:	431a      	orrs	r2, r3
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	69db      	ldr	r3, [r3, #28]
 800b490:	4313      	orrs	r3, r2
 800b492:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	681a      	ldr	r2, [r3, #0]
 800b49a:	4ba6      	ldr	r3, [pc, #664]	@ (800b734 <UART_SetConfig+0x2c4>)
 800b49c:	4013      	ands	r3, r2
 800b49e:	687a      	ldr	r2, [r7, #4]
 800b4a0:	6812      	ldr	r2, [r2, #0]
 800b4a2:	6979      	ldr	r1, [r7, #20]
 800b4a4:	430b      	orrs	r3, r1
 800b4a6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	685b      	ldr	r3, [r3, #4]
 800b4ae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	68da      	ldr	r2, [r3, #12]
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	430a      	orrs	r2, r1
 800b4bc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	699b      	ldr	r3, [r3, #24]
 800b4c2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	6a1b      	ldr	r3, [r3, #32]
 800b4c8:	697a      	ldr	r2, [r7, #20]
 800b4ca:	4313      	orrs	r3, r2
 800b4cc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	689b      	ldr	r3, [r3, #8]
 800b4d4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	697a      	ldr	r2, [r7, #20]
 800b4de:	430a      	orrs	r2, r1
 800b4e0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	4a94      	ldr	r2, [pc, #592]	@ (800b738 <UART_SetConfig+0x2c8>)
 800b4e8:	4293      	cmp	r3, r2
 800b4ea:	d120      	bne.n	800b52e <UART_SetConfig+0xbe>
 800b4ec:	4b93      	ldr	r3, [pc, #588]	@ (800b73c <UART_SetConfig+0x2cc>)
 800b4ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b4f2:	f003 0303 	and.w	r3, r3, #3
 800b4f6:	2b03      	cmp	r3, #3
 800b4f8:	d816      	bhi.n	800b528 <UART_SetConfig+0xb8>
 800b4fa:	a201      	add	r2, pc, #4	@ (adr r2, 800b500 <UART_SetConfig+0x90>)
 800b4fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b500:	0800b511 	.word	0x0800b511
 800b504:	0800b51d 	.word	0x0800b51d
 800b508:	0800b517 	.word	0x0800b517
 800b50c:	0800b523 	.word	0x0800b523
 800b510:	2301      	movs	r3, #1
 800b512:	77fb      	strb	r3, [r7, #31]
 800b514:	e150      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b516:	2302      	movs	r3, #2
 800b518:	77fb      	strb	r3, [r7, #31]
 800b51a:	e14d      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b51c:	2304      	movs	r3, #4
 800b51e:	77fb      	strb	r3, [r7, #31]
 800b520:	e14a      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b522:	2308      	movs	r3, #8
 800b524:	77fb      	strb	r3, [r7, #31]
 800b526:	e147      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b528:	2310      	movs	r3, #16
 800b52a:	77fb      	strb	r3, [r7, #31]
 800b52c:	e144      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	4a83      	ldr	r2, [pc, #524]	@ (800b740 <UART_SetConfig+0x2d0>)
 800b534:	4293      	cmp	r3, r2
 800b536:	d132      	bne.n	800b59e <UART_SetConfig+0x12e>
 800b538:	4b80      	ldr	r3, [pc, #512]	@ (800b73c <UART_SetConfig+0x2cc>)
 800b53a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b53e:	f003 030c 	and.w	r3, r3, #12
 800b542:	2b0c      	cmp	r3, #12
 800b544:	d828      	bhi.n	800b598 <UART_SetConfig+0x128>
 800b546:	a201      	add	r2, pc, #4	@ (adr r2, 800b54c <UART_SetConfig+0xdc>)
 800b548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b54c:	0800b581 	.word	0x0800b581
 800b550:	0800b599 	.word	0x0800b599
 800b554:	0800b599 	.word	0x0800b599
 800b558:	0800b599 	.word	0x0800b599
 800b55c:	0800b58d 	.word	0x0800b58d
 800b560:	0800b599 	.word	0x0800b599
 800b564:	0800b599 	.word	0x0800b599
 800b568:	0800b599 	.word	0x0800b599
 800b56c:	0800b587 	.word	0x0800b587
 800b570:	0800b599 	.word	0x0800b599
 800b574:	0800b599 	.word	0x0800b599
 800b578:	0800b599 	.word	0x0800b599
 800b57c:	0800b593 	.word	0x0800b593
 800b580:	2300      	movs	r3, #0
 800b582:	77fb      	strb	r3, [r7, #31]
 800b584:	e118      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b586:	2302      	movs	r3, #2
 800b588:	77fb      	strb	r3, [r7, #31]
 800b58a:	e115      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b58c:	2304      	movs	r3, #4
 800b58e:	77fb      	strb	r3, [r7, #31]
 800b590:	e112      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b592:	2308      	movs	r3, #8
 800b594:	77fb      	strb	r3, [r7, #31]
 800b596:	e10f      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b598:	2310      	movs	r3, #16
 800b59a:	77fb      	strb	r3, [r7, #31]
 800b59c:	e10c      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	4a68      	ldr	r2, [pc, #416]	@ (800b744 <UART_SetConfig+0x2d4>)
 800b5a4:	4293      	cmp	r3, r2
 800b5a6:	d120      	bne.n	800b5ea <UART_SetConfig+0x17a>
 800b5a8:	4b64      	ldr	r3, [pc, #400]	@ (800b73c <UART_SetConfig+0x2cc>)
 800b5aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b5ae:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b5b2:	2b30      	cmp	r3, #48	@ 0x30
 800b5b4:	d013      	beq.n	800b5de <UART_SetConfig+0x16e>
 800b5b6:	2b30      	cmp	r3, #48	@ 0x30
 800b5b8:	d814      	bhi.n	800b5e4 <UART_SetConfig+0x174>
 800b5ba:	2b20      	cmp	r3, #32
 800b5bc:	d009      	beq.n	800b5d2 <UART_SetConfig+0x162>
 800b5be:	2b20      	cmp	r3, #32
 800b5c0:	d810      	bhi.n	800b5e4 <UART_SetConfig+0x174>
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d002      	beq.n	800b5cc <UART_SetConfig+0x15c>
 800b5c6:	2b10      	cmp	r3, #16
 800b5c8:	d006      	beq.n	800b5d8 <UART_SetConfig+0x168>
 800b5ca:	e00b      	b.n	800b5e4 <UART_SetConfig+0x174>
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	77fb      	strb	r3, [r7, #31]
 800b5d0:	e0f2      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b5d2:	2302      	movs	r3, #2
 800b5d4:	77fb      	strb	r3, [r7, #31]
 800b5d6:	e0ef      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b5d8:	2304      	movs	r3, #4
 800b5da:	77fb      	strb	r3, [r7, #31]
 800b5dc:	e0ec      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b5de:	2308      	movs	r3, #8
 800b5e0:	77fb      	strb	r3, [r7, #31]
 800b5e2:	e0e9      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b5e4:	2310      	movs	r3, #16
 800b5e6:	77fb      	strb	r3, [r7, #31]
 800b5e8:	e0e6      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	4a56      	ldr	r2, [pc, #344]	@ (800b748 <UART_SetConfig+0x2d8>)
 800b5f0:	4293      	cmp	r3, r2
 800b5f2:	d120      	bne.n	800b636 <UART_SetConfig+0x1c6>
 800b5f4:	4b51      	ldr	r3, [pc, #324]	@ (800b73c <UART_SetConfig+0x2cc>)
 800b5f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b5fa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b5fe:	2bc0      	cmp	r3, #192	@ 0xc0
 800b600:	d013      	beq.n	800b62a <UART_SetConfig+0x1ba>
 800b602:	2bc0      	cmp	r3, #192	@ 0xc0
 800b604:	d814      	bhi.n	800b630 <UART_SetConfig+0x1c0>
 800b606:	2b80      	cmp	r3, #128	@ 0x80
 800b608:	d009      	beq.n	800b61e <UART_SetConfig+0x1ae>
 800b60a:	2b80      	cmp	r3, #128	@ 0x80
 800b60c:	d810      	bhi.n	800b630 <UART_SetConfig+0x1c0>
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d002      	beq.n	800b618 <UART_SetConfig+0x1a8>
 800b612:	2b40      	cmp	r3, #64	@ 0x40
 800b614:	d006      	beq.n	800b624 <UART_SetConfig+0x1b4>
 800b616:	e00b      	b.n	800b630 <UART_SetConfig+0x1c0>
 800b618:	2300      	movs	r3, #0
 800b61a:	77fb      	strb	r3, [r7, #31]
 800b61c:	e0cc      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b61e:	2302      	movs	r3, #2
 800b620:	77fb      	strb	r3, [r7, #31]
 800b622:	e0c9      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b624:	2304      	movs	r3, #4
 800b626:	77fb      	strb	r3, [r7, #31]
 800b628:	e0c6      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b62a:	2308      	movs	r3, #8
 800b62c:	77fb      	strb	r3, [r7, #31]
 800b62e:	e0c3      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b630:	2310      	movs	r3, #16
 800b632:	77fb      	strb	r3, [r7, #31]
 800b634:	e0c0      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	4a44      	ldr	r2, [pc, #272]	@ (800b74c <UART_SetConfig+0x2dc>)
 800b63c:	4293      	cmp	r3, r2
 800b63e:	d125      	bne.n	800b68c <UART_SetConfig+0x21c>
 800b640:	4b3e      	ldr	r3, [pc, #248]	@ (800b73c <UART_SetConfig+0x2cc>)
 800b642:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b646:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b64a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b64e:	d017      	beq.n	800b680 <UART_SetConfig+0x210>
 800b650:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b654:	d817      	bhi.n	800b686 <UART_SetConfig+0x216>
 800b656:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b65a:	d00b      	beq.n	800b674 <UART_SetConfig+0x204>
 800b65c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b660:	d811      	bhi.n	800b686 <UART_SetConfig+0x216>
 800b662:	2b00      	cmp	r3, #0
 800b664:	d003      	beq.n	800b66e <UART_SetConfig+0x1fe>
 800b666:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b66a:	d006      	beq.n	800b67a <UART_SetConfig+0x20a>
 800b66c:	e00b      	b.n	800b686 <UART_SetConfig+0x216>
 800b66e:	2300      	movs	r3, #0
 800b670:	77fb      	strb	r3, [r7, #31]
 800b672:	e0a1      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b674:	2302      	movs	r3, #2
 800b676:	77fb      	strb	r3, [r7, #31]
 800b678:	e09e      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b67a:	2304      	movs	r3, #4
 800b67c:	77fb      	strb	r3, [r7, #31]
 800b67e:	e09b      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b680:	2308      	movs	r3, #8
 800b682:	77fb      	strb	r3, [r7, #31]
 800b684:	e098      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b686:	2310      	movs	r3, #16
 800b688:	77fb      	strb	r3, [r7, #31]
 800b68a:	e095      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	4a2f      	ldr	r2, [pc, #188]	@ (800b750 <UART_SetConfig+0x2e0>)
 800b692:	4293      	cmp	r3, r2
 800b694:	d125      	bne.n	800b6e2 <UART_SetConfig+0x272>
 800b696:	4b29      	ldr	r3, [pc, #164]	@ (800b73c <UART_SetConfig+0x2cc>)
 800b698:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b69c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b6a0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b6a4:	d017      	beq.n	800b6d6 <UART_SetConfig+0x266>
 800b6a6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b6aa:	d817      	bhi.n	800b6dc <UART_SetConfig+0x26c>
 800b6ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b6b0:	d00b      	beq.n	800b6ca <UART_SetConfig+0x25a>
 800b6b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b6b6:	d811      	bhi.n	800b6dc <UART_SetConfig+0x26c>
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d003      	beq.n	800b6c4 <UART_SetConfig+0x254>
 800b6bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b6c0:	d006      	beq.n	800b6d0 <UART_SetConfig+0x260>
 800b6c2:	e00b      	b.n	800b6dc <UART_SetConfig+0x26c>
 800b6c4:	2301      	movs	r3, #1
 800b6c6:	77fb      	strb	r3, [r7, #31]
 800b6c8:	e076      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b6ca:	2302      	movs	r3, #2
 800b6cc:	77fb      	strb	r3, [r7, #31]
 800b6ce:	e073      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b6d0:	2304      	movs	r3, #4
 800b6d2:	77fb      	strb	r3, [r7, #31]
 800b6d4:	e070      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b6d6:	2308      	movs	r3, #8
 800b6d8:	77fb      	strb	r3, [r7, #31]
 800b6da:	e06d      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b6dc:	2310      	movs	r3, #16
 800b6de:	77fb      	strb	r3, [r7, #31]
 800b6e0:	e06a      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	4a1b      	ldr	r2, [pc, #108]	@ (800b754 <UART_SetConfig+0x2e4>)
 800b6e8:	4293      	cmp	r3, r2
 800b6ea:	d138      	bne.n	800b75e <UART_SetConfig+0x2ee>
 800b6ec:	4b13      	ldr	r3, [pc, #76]	@ (800b73c <UART_SetConfig+0x2cc>)
 800b6ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b6f2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800b6f6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b6fa:	d017      	beq.n	800b72c <UART_SetConfig+0x2bc>
 800b6fc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b700:	d82a      	bhi.n	800b758 <UART_SetConfig+0x2e8>
 800b702:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b706:	d00b      	beq.n	800b720 <UART_SetConfig+0x2b0>
 800b708:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b70c:	d824      	bhi.n	800b758 <UART_SetConfig+0x2e8>
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d003      	beq.n	800b71a <UART_SetConfig+0x2aa>
 800b712:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b716:	d006      	beq.n	800b726 <UART_SetConfig+0x2b6>
 800b718:	e01e      	b.n	800b758 <UART_SetConfig+0x2e8>
 800b71a:	2300      	movs	r3, #0
 800b71c:	77fb      	strb	r3, [r7, #31]
 800b71e:	e04b      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b720:	2302      	movs	r3, #2
 800b722:	77fb      	strb	r3, [r7, #31]
 800b724:	e048      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b726:	2304      	movs	r3, #4
 800b728:	77fb      	strb	r3, [r7, #31]
 800b72a:	e045      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b72c:	2308      	movs	r3, #8
 800b72e:	77fb      	strb	r3, [r7, #31]
 800b730:	e042      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b732:	bf00      	nop
 800b734:	efff69f3 	.word	0xefff69f3
 800b738:	40011000 	.word	0x40011000
 800b73c:	40023800 	.word	0x40023800
 800b740:	40004400 	.word	0x40004400
 800b744:	40004800 	.word	0x40004800
 800b748:	40004c00 	.word	0x40004c00
 800b74c:	40005000 	.word	0x40005000
 800b750:	40011400 	.word	0x40011400
 800b754:	40007800 	.word	0x40007800
 800b758:	2310      	movs	r3, #16
 800b75a:	77fb      	strb	r3, [r7, #31]
 800b75c:	e02c      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	4a72      	ldr	r2, [pc, #456]	@ (800b92c <UART_SetConfig+0x4bc>)
 800b764:	4293      	cmp	r3, r2
 800b766:	d125      	bne.n	800b7b4 <UART_SetConfig+0x344>
 800b768:	4b71      	ldr	r3, [pc, #452]	@ (800b930 <UART_SetConfig+0x4c0>)
 800b76a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b76e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800b772:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800b776:	d017      	beq.n	800b7a8 <UART_SetConfig+0x338>
 800b778:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800b77c:	d817      	bhi.n	800b7ae <UART_SetConfig+0x33e>
 800b77e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b782:	d00b      	beq.n	800b79c <UART_SetConfig+0x32c>
 800b784:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b788:	d811      	bhi.n	800b7ae <UART_SetConfig+0x33e>
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d003      	beq.n	800b796 <UART_SetConfig+0x326>
 800b78e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b792:	d006      	beq.n	800b7a2 <UART_SetConfig+0x332>
 800b794:	e00b      	b.n	800b7ae <UART_SetConfig+0x33e>
 800b796:	2300      	movs	r3, #0
 800b798:	77fb      	strb	r3, [r7, #31]
 800b79a:	e00d      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b79c:	2302      	movs	r3, #2
 800b79e:	77fb      	strb	r3, [r7, #31]
 800b7a0:	e00a      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b7a2:	2304      	movs	r3, #4
 800b7a4:	77fb      	strb	r3, [r7, #31]
 800b7a6:	e007      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b7a8:	2308      	movs	r3, #8
 800b7aa:	77fb      	strb	r3, [r7, #31]
 800b7ac:	e004      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b7ae:	2310      	movs	r3, #16
 800b7b0:	77fb      	strb	r3, [r7, #31]
 800b7b2:	e001      	b.n	800b7b8 <UART_SetConfig+0x348>
 800b7b4:	2310      	movs	r3, #16
 800b7b6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	69db      	ldr	r3, [r3, #28]
 800b7bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b7c0:	d15b      	bne.n	800b87a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800b7c2:	7ffb      	ldrb	r3, [r7, #31]
 800b7c4:	2b08      	cmp	r3, #8
 800b7c6:	d828      	bhi.n	800b81a <UART_SetConfig+0x3aa>
 800b7c8:	a201      	add	r2, pc, #4	@ (adr r2, 800b7d0 <UART_SetConfig+0x360>)
 800b7ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7ce:	bf00      	nop
 800b7d0:	0800b7f5 	.word	0x0800b7f5
 800b7d4:	0800b7fd 	.word	0x0800b7fd
 800b7d8:	0800b805 	.word	0x0800b805
 800b7dc:	0800b81b 	.word	0x0800b81b
 800b7e0:	0800b80b 	.word	0x0800b80b
 800b7e4:	0800b81b 	.word	0x0800b81b
 800b7e8:	0800b81b 	.word	0x0800b81b
 800b7ec:	0800b81b 	.word	0x0800b81b
 800b7f0:	0800b813 	.word	0x0800b813
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b7f4:	f7fc fb0a 	bl	8007e0c <HAL_RCC_GetPCLK1Freq>
 800b7f8:	61b8      	str	r0, [r7, #24]
        break;
 800b7fa:	e013      	b.n	800b824 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b7fc:	f7fc fb1a 	bl	8007e34 <HAL_RCC_GetPCLK2Freq>
 800b800:	61b8      	str	r0, [r7, #24]
        break;
 800b802:	e00f      	b.n	800b824 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b804:	4b4b      	ldr	r3, [pc, #300]	@ (800b934 <UART_SetConfig+0x4c4>)
 800b806:	61bb      	str	r3, [r7, #24]
        break;
 800b808:	e00c      	b.n	800b824 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b80a:	f7fc f9ed 	bl	8007be8 <HAL_RCC_GetSysClockFreq>
 800b80e:	61b8      	str	r0, [r7, #24]
        break;
 800b810:	e008      	b.n	800b824 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b812:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b816:	61bb      	str	r3, [r7, #24]
        break;
 800b818:	e004      	b.n	800b824 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800b81a:	2300      	movs	r3, #0
 800b81c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800b81e:	2301      	movs	r3, #1
 800b820:	77bb      	strb	r3, [r7, #30]
        break;
 800b822:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b824:	69bb      	ldr	r3, [r7, #24]
 800b826:	2b00      	cmp	r3, #0
 800b828:	d074      	beq.n	800b914 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800b82a:	69bb      	ldr	r3, [r7, #24]
 800b82c:	005a      	lsls	r2, r3, #1
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	685b      	ldr	r3, [r3, #4]
 800b832:	085b      	lsrs	r3, r3, #1
 800b834:	441a      	add	r2, r3
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	685b      	ldr	r3, [r3, #4]
 800b83a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b83e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b840:	693b      	ldr	r3, [r7, #16]
 800b842:	2b0f      	cmp	r3, #15
 800b844:	d916      	bls.n	800b874 <UART_SetConfig+0x404>
 800b846:	693b      	ldr	r3, [r7, #16]
 800b848:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b84c:	d212      	bcs.n	800b874 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b84e:	693b      	ldr	r3, [r7, #16]
 800b850:	b29b      	uxth	r3, r3
 800b852:	f023 030f 	bic.w	r3, r3, #15
 800b856:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b858:	693b      	ldr	r3, [r7, #16]
 800b85a:	085b      	lsrs	r3, r3, #1
 800b85c:	b29b      	uxth	r3, r3
 800b85e:	f003 0307 	and.w	r3, r3, #7
 800b862:	b29a      	uxth	r2, r3
 800b864:	89fb      	ldrh	r3, [r7, #14]
 800b866:	4313      	orrs	r3, r2
 800b868:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	89fa      	ldrh	r2, [r7, #14]
 800b870:	60da      	str	r2, [r3, #12]
 800b872:	e04f      	b.n	800b914 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800b874:	2301      	movs	r3, #1
 800b876:	77bb      	strb	r3, [r7, #30]
 800b878:	e04c      	b.n	800b914 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b87a:	7ffb      	ldrb	r3, [r7, #31]
 800b87c:	2b08      	cmp	r3, #8
 800b87e:	d828      	bhi.n	800b8d2 <UART_SetConfig+0x462>
 800b880:	a201      	add	r2, pc, #4	@ (adr r2, 800b888 <UART_SetConfig+0x418>)
 800b882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b886:	bf00      	nop
 800b888:	0800b8ad 	.word	0x0800b8ad
 800b88c:	0800b8b5 	.word	0x0800b8b5
 800b890:	0800b8bd 	.word	0x0800b8bd
 800b894:	0800b8d3 	.word	0x0800b8d3
 800b898:	0800b8c3 	.word	0x0800b8c3
 800b89c:	0800b8d3 	.word	0x0800b8d3
 800b8a0:	0800b8d3 	.word	0x0800b8d3
 800b8a4:	0800b8d3 	.word	0x0800b8d3
 800b8a8:	0800b8cb 	.word	0x0800b8cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b8ac:	f7fc faae 	bl	8007e0c <HAL_RCC_GetPCLK1Freq>
 800b8b0:	61b8      	str	r0, [r7, #24]
        break;
 800b8b2:	e013      	b.n	800b8dc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b8b4:	f7fc fabe 	bl	8007e34 <HAL_RCC_GetPCLK2Freq>
 800b8b8:	61b8      	str	r0, [r7, #24]
        break;
 800b8ba:	e00f      	b.n	800b8dc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b8bc:	4b1d      	ldr	r3, [pc, #116]	@ (800b934 <UART_SetConfig+0x4c4>)
 800b8be:	61bb      	str	r3, [r7, #24]
        break;
 800b8c0:	e00c      	b.n	800b8dc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b8c2:	f7fc f991 	bl	8007be8 <HAL_RCC_GetSysClockFreq>
 800b8c6:	61b8      	str	r0, [r7, #24]
        break;
 800b8c8:	e008      	b.n	800b8dc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b8ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b8ce:	61bb      	str	r3, [r7, #24]
        break;
 800b8d0:	e004      	b.n	800b8dc <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800b8d6:	2301      	movs	r3, #1
 800b8d8:	77bb      	strb	r3, [r7, #30]
        break;
 800b8da:	bf00      	nop
    }

    if (pclk != 0U)
 800b8dc:	69bb      	ldr	r3, [r7, #24]
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d018      	beq.n	800b914 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	685b      	ldr	r3, [r3, #4]
 800b8e6:	085a      	lsrs	r2, r3, #1
 800b8e8:	69bb      	ldr	r3, [r7, #24]
 800b8ea:	441a      	add	r2, r3
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	685b      	ldr	r3, [r3, #4]
 800b8f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8f4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b8f6:	693b      	ldr	r3, [r7, #16]
 800b8f8:	2b0f      	cmp	r3, #15
 800b8fa:	d909      	bls.n	800b910 <UART_SetConfig+0x4a0>
 800b8fc:	693b      	ldr	r3, [r7, #16]
 800b8fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b902:	d205      	bcs.n	800b910 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b904:	693b      	ldr	r3, [r7, #16]
 800b906:	b29a      	uxth	r2, r3
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	60da      	str	r2, [r3, #12]
 800b90e:	e001      	b.n	800b914 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800b910:	2301      	movs	r3, #1
 800b912:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	2200      	movs	r2, #0
 800b918:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	2200      	movs	r2, #0
 800b91e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800b920:	7fbb      	ldrb	r3, [r7, #30]
}
 800b922:	4618      	mov	r0, r3
 800b924:	3720      	adds	r7, #32
 800b926:	46bd      	mov	sp, r7
 800b928:	bd80      	pop	{r7, pc}
 800b92a:	bf00      	nop
 800b92c:	40007c00 	.word	0x40007c00
 800b930:	40023800 	.word	0x40023800
 800b934:	00f42400 	.word	0x00f42400

0800b938 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b938:	b480      	push	{r7}
 800b93a:	b083      	sub	sp, #12
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b944:	f003 0308 	and.w	r3, r3, #8
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d00a      	beq.n	800b962 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	685b      	ldr	r3, [r3, #4]
 800b952:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	430a      	orrs	r2, r1
 800b960:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b966:	f003 0301 	and.w	r3, r3, #1
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d00a      	beq.n	800b984 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	685b      	ldr	r3, [r3, #4]
 800b974:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	430a      	orrs	r2, r1
 800b982:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b988:	f003 0302 	and.w	r3, r3, #2
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d00a      	beq.n	800b9a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	685b      	ldr	r3, [r3, #4]
 800b996:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	430a      	orrs	r2, r1
 800b9a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9aa:	f003 0304 	and.w	r3, r3, #4
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d00a      	beq.n	800b9c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	685b      	ldr	r3, [r3, #4]
 800b9b8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	430a      	orrs	r2, r1
 800b9c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9cc:	f003 0310 	and.w	r3, r3, #16
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d00a      	beq.n	800b9ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	689b      	ldr	r3, [r3, #8]
 800b9da:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	430a      	orrs	r2, r1
 800b9e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9ee:	f003 0320 	and.w	r3, r3, #32
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d00a      	beq.n	800ba0c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	689b      	ldr	r3, [r3, #8]
 800b9fc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	430a      	orrs	r2, r1
 800ba0a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d01a      	beq.n	800ba4e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	685b      	ldr	r3, [r3, #4]
 800ba1e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	430a      	orrs	r2, r1
 800ba2c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ba36:	d10a      	bne.n	800ba4e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	685b      	ldr	r3, [r3, #4]
 800ba3e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	430a      	orrs	r2, r1
 800ba4c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d00a      	beq.n	800ba70 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	685b      	ldr	r3, [r3, #4]
 800ba60:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	430a      	orrs	r2, r1
 800ba6e:	605a      	str	r2, [r3, #4]
  }
}
 800ba70:	bf00      	nop
 800ba72:	370c      	adds	r7, #12
 800ba74:	46bd      	mov	sp, r7
 800ba76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7a:	4770      	bx	lr

0800ba7c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b08c      	sub	sp, #48	@ 0x30
 800ba80:	af02      	add	r7, sp, #8
 800ba82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	2200      	movs	r2, #0
 800ba88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ba8c:	f7f9 fa00 	bl	8004e90 <HAL_GetTick>
 800ba90:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	f003 0308 	and.w	r3, r3, #8
 800ba9c:	2b08      	cmp	r3, #8
 800ba9e:	d12e      	bne.n	800bafe <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800baa0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800baa4:	9300      	str	r3, [sp, #0]
 800baa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baa8:	2200      	movs	r2, #0
 800baaa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800baae:	6878      	ldr	r0, [r7, #4]
 800bab0:	f000 f83b 	bl	800bb2a <UART_WaitOnFlagUntilTimeout>
 800bab4:	4603      	mov	r3, r0
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d021      	beq.n	800bafe <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bac0:	693b      	ldr	r3, [r7, #16]
 800bac2:	e853 3f00 	ldrex	r3, [r3]
 800bac6:	60fb      	str	r3, [r7, #12]
   return(result);
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bace:	623b      	str	r3, [r7, #32]
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	461a      	mov	r2, r3
 800bad6:	6a3b      	ldr	r3, [r7, #32]
 800bad8:	61fb      	str	r3, [r7, #28]
 800bada:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800badc:	69b9      	ldr	r1, [r7, #24]
 800bade:	69fa      	ldr	r2, [r7, #28]
 800bae0:	e841 2300 	strex	r3, r2, [r1]
 800bae4:	617b      	str	r3, [r7, #20]
   return(result);
 800bae6:	697b      	ldr	r3, [r7, #20]
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d1e6      	bne.n	800baba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	2220      	movs	r2, #32
 800baf0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	2200      	movs	r2, #0
 800baf6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bafa:	2303      	movs	r3, #3
 800bafc:	e011      	b.n	800bb22 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	2220      	movs	r2, #32
 800bb02:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	2220      	movs	r2, #32
 800bb08:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	2200      	movs	r2, #0
 800bb10:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	2200      	movs	r2, #0
 800bb16:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800bb20:	2300      	movs	r3, #0
}
 800bb22:	4618      	mov	r0, r3
 800bb24:	3728      	adds	r7, #40	@ 0x28
 800bb26:	46bd      	mov	sp, r7
 800bb28:	bd80      	pop	{r7, pc}

0800bb2a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bb2a:	b580      	push	{r7, lr}
 800bb2c:	b084      	sub	sp, #16
 800bb2e:	af00      	add	r7, sp, #0
 800bb30:	60f8      	str	r0, [r7, #12]
 800bb32:	60b9      	str	r1, [r7, #8]
 800bb34:	603b      	str	r3, [r7, #0]
 800bb36:	4613      	mov	r3, r2
 800bb38:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bb3a:	e04f      	b.n	800bbdc <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bb3c:	69bb      	ldr	r3, [r7, #24]
 800bb3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb42:	d04b      	beq.n	800bbdc <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bb44:	f7f9 f9a4 	bl	8004e90 <HAL_GetTick>
 800bb48:	4602      	mov	r2, r0
 800bb4a:	683b      	ldr	r3, [r7, #0]
 800bb4c:	1ad3      	subs	r3, r2, r3
 800bb4e:	69ba      	ldr	r2, [r7, #24]
 800bb50:	429a      	cmp	r2, r3
 800bb52:	d302      	bcc.n	800bb5a <UART_WaitOnFlagUntilTimeout+0x30>
 800bb54:	69bb      	ldr	r3, [r7, #24]
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d101      	bne.n	800bb5e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800bb5a:	2303      	movs	r3, #3
 800bb5c:	e04e      	b.n	800bbfc <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	f003 0304 	and.w	r3, r3, #4
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d037      	beq.n	800bbdc <UART_WaitOnFlagUntilTimeout+0xb2>
 800bb6c:	68bb      	ldr	r3, [r7, #8]
 800bb6e:	2b80      	cmp	r3, #128	@ 0x80
 800bb70:	d034      	beq.n	800bbdc <UART_WaitOnFlagUntilTimeout+0xb2>
 800bb72:	68bb      	ldr	r3, [r7, #8]
 800bb74:	2b40      	cmp	r3, #64	@ 0x40
 800bb76:	d031      	beq.n	800bbdc <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	69db      	ldr	r3, [r3, #28]
 800bb7e:	f003 0308 	and.w	r3, r3, #8
 800bb82:	2b08      	cmp	r3, #8
 800bb84:	d110      	bne.n	800bba8 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	2208      	movs	r2, #8
 800bb8c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bb8e:	68f8      	ldr	r0, [r7, #12]
 800bb90:	f000 f8fe 	bl	800bd90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	2208      	movs	r2, #8
 800bb98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	2200      	movs	r2, #0
 800bba0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800bba4:	2301      	movs	r3, #1
 800bba6:	e029      	b.n	800bbfc <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	69db      	ldr	r3, [r3, #28]
 800bbae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bbb2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bbb6:	d111      	bne.n	800bbdc <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800bbc0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bbc2:	68f8      	ldr	r0, [r7, #12]
 800bbc4:	f000 f8e4 	bl	800bd90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	2220      	movs	r2, #32
 800bbcc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	2200      	movs	r2, #0
 800bbd4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800bbd8:	2303      	movs	r3, #3
 800bbda:	e00f      	b.n	800bbfc <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	69da      	ldr	r2, [r3, #28]
 800bbe2:	68bb      	ldr	r3, [r7, #8]
 800bbe4:	4013      	ands	r3, r2
 800bbe6:	68ba      	ldr	r2, [r7, #8]
 800bbe8:	429a      	cmp	r2, r3
 800bbea:	bf0c      	ite	eq
 800bbec:	2301      	moveq	r3, #1
 800bbee:	2300      	movne	r3, #0
 800bbf0:	b2db      	uxtb	r3, r3
 800bbf2:	461a      	mov	r2, r3
 800bbf4:	79fb      	ldrb	r3, [r7, #7]
 800bbf6:	429a      	cmp	r2, r3
 800bbf8:	d0a0      	beq.n	800bb3c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bbfa:	2300      	movs	r3, #0
}
 800bbfc:	4618      	mov	r0, r3
 800bbfe:	3710      	adds	r7, #16
 800bc00:	46bd      	mov	sp, r7
 800bc02:	bd80      	pop	{r7, pc}

0800bc04 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bc04:	b480      	push	{r7}
 800bc06:	b097      	sub	sp, #92	@ 0x5c
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	60f8      	str	r0, [r7, #12]
 800bc0c:	60b9      	str	r1, [r7, #8]
 800bc0e:	4613      	mov	r3, r2
 800bc10:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	68ba      	ldr	r2, [r7, #8]
 800bc16:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	88fa      	ldrh	r2, [r7, #6]
 800bc1c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	88fa      	ldrh	r2, [r7, #6]
 800bc24:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	2200      	movs	r2, #0
 800bc2c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	689b      	ldr	r3, [r3, #8]
 800bc32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bc36:	d10e      	bne.n	800bc56 <UART_Start_Receive_IT+0x52>
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	691b      	ldr	r3, [r3, #16]
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d105      	bne.n	800bc4c <UART_Start_Receive_IT+0x48>
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800bc46:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800bc4a:	e02d      	b.n	800bca8 <UART_Start_Receive_IT+0xa4>
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	22ff      	movs	r2, #255	@ 0xff
 800bc50:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800bc54:	e028      	b.n	800bca8 <UART_Start_Receive_IT+0xa4>
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	689b      	ldr	r3, [r3, #8]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d10d      	bne.n	800bc7a <UART_Start_Receive_IT+0x76>
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	691b      	ldr	r3, [r3, #16]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d104      	bne.n	800bc70 <UART_Start_Receive_IT+0x6c>
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	22ff      	movs	r2, #255	@ 0xff
 800bc6a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800bc6e:	e01b      	b.n	800bca8 <UART_Start_Receive_IT+0xa4>
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	227f      	movs	r2, #127	@ 0x7f
 800bc74:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800bc78:	e016      	b.n	800bca8 <UART_Start_Receive_IT+0xa4>
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	689b      	ldr	r3, [r3, #8]
 800bc7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bc82:	d10d      	bne.n	800bca0 <UART_Start_Receive_IT+0x9c>
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	691b      	ldr	r3, [r3, #16]
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d104      	bne.n	800bc96 <UART_Start_Receive_IT+0x92>
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	227f      	movs	r2, #127	@ 0x7f
 800bc90:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800bc94:	e008      	b.n	800bca8 <UART_Start_Receive_IT+0xa4>
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	223f      	movs	r2, #63	@ 0x3f
 800bc9a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800bc9e:	e003      	b.n	800bca8 <UART_Start_Receive_IT+0xa4>
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	2200      	movs	r2, #0
 800bca4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	2200      	movs	r2, #0
 800bcac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	2222      	movs	r2, #34	@ 0x22
 800bcb4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	3308      	adds	r3, #8
 800bcbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcc2:	e853 3f00 	ldrex	r3, [r3]
 800bcc6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bcc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcca:	f043 0301 	orr.w	r3, r3, #1
 800bcce:	657b      	str	r3, [r7, #84]	@ 0x54
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	3308      	adds	r3, #8
 800bcd6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bcd8:	64ba      	str	r2, [r7, #72]	@ 0x48
 800bcda:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcdc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800bcde:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bce0:	e841 2300 	strex	r3, r2, [r1]
 800bce4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800bce6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d1e5      	bne.n	800bcb8 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	689b      	ldr	r3, [r3, #8]
 800bcf0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bcf4:	d107      	bne.n	800bd06 <UART_Start_Receive_IT+0x102>
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	691b      	ldr	r3, [r3, #16]
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d103      	bne.n	800bd06 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	4a21      	ldr	r2, [pc, #132]	@ (800bd88 <UART_Start_Receive_IT+0x184>)
 800bd02:	669a      	str	r2, [r3, #104]	@ 0x68
 800bd04:	e002      	b.n	800bd0c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	4a20      	ldr	r2, [pc, #128]	@ (800bd8c <UART_Start_Receive_IT+0x188>)
 800bd0a:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	691b      	ldr	r3, [r3, #16]
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d019      	beq.n	800bd48 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd1c:	e853 3f00 	ldrex	r3, [r3]
 800bd20:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bd22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd24:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800bd28:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	461a      	mov	r2, r3
 800bd30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd32:	637b      	str	r3, [r7, #52]	@ 0x34
 800bd34:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd36:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bd38:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bd3a:	e841 2300 	strex	r3, r2, [r1]
 800bd3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800bd40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d1e6      	bne.n	800bd14 <UART_Start_Receive_IT+0x110>
 800bd46:	e018      	b.n	800bd7a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd4e:	697b      	ldr	r3, [r7, #20]
 800bd50:	e853 3f00 	ldrex	r3, [r3]
 800bd54:	613b      	str	r3, [r7, #16]
   return(result);
 800bd56:	693b      	ldr	r3, [r7, #16]
 800bd58:	f043 0320 	orr.w	r3, r3, #32
 800bd5c:	653b      	str	r3, [r7, #80]	@ 0x50
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	461a      	mov	r2, r3
 800bd64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bd66:	623b      	str	r3, [r7, #32]
 800bd68:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd6a:	69f9      	ldr	r1, [r7, #28]
 800bd6c:	6a3a      	ldr	r2, [r7, #32]
 800bd6e:	e841 2300 	strex	r3, r2, [r1]
 800bd72:	61bb      	str	r3, [r7, #24]
   return(result);
 800bd74:	69bb      	ldr	r3, [r7, #24]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d1e6      	bne.n	800bd48 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800bd7a:	2300      	movs	r3, #0
}
 800bd7c:	4618      	mov	r0, r3
 800bd7e:	375c      	adds	r7, #92	@ 0x5c
 800bd80:	46bd      	mov	sp, r7
 800bd82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd86:	4770      	bx	lr
 800bd88:	0800c079 	.word	0x0800c079
 800bd8c:	0800bed1 	.word	0x0800bed1

0800bd90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bd90:	b480      	push	{r7}
 800bd92:	b095      	sub	sp, #84	@ 0x54
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bda0:	e853 3f00 	ldrex	r3, [r3]
 800bda4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bda6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bda8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bdac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	461a      	mov	r2, r3
 800bdb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bdb6:	643b      	str	r3, [r7, #64]	@ 0x40
 800bdb8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bdbc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bdbe:	e841 2300 	strex	r3, r2, [r1]
 800bdc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bdc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d1e6      	bne.n	800bd98 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	3308      	adds	r3, #8
 800bdd0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdd2:	6a3b      	ldr	r3, [r7, #32]
 800bdd4:	e853 3f00 	ldrex	r3, [r3]
 800bdd8:	61fb      	str	r3, [r7, #28]
   return(result);
 800bdda:	69fb      	ldr	r3, [r7, #28]
 800bddc:	f023 0301 	bic.w	r3, r3, #1
 800bde0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	3308      	adds	r3, #8
 800bde8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bdea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bdec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bdf0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bdf2:	e841 2300 	strex	r3, r2, [r1]
 800bdf6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bdf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d1e5      	bne.n	800bdca <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800be02:	2b01      	cmp	r3, #1
 800be04:	d118      	bne.n	800be38 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	e853 3f00 	ldrex	r3, [r3]
 800be12:	60bb      	str	r3, [r7, #8]
   return(result);
 800be14:	68bb      	ldr	r3, [r7, #8]
 800be16:	f023 0310 	bic.w	r3, r3, #16
 800be1a:	647b      	str	r3, [r7, #68]	@ 0x44
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	461a      	mov	r2, r3
 800be22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800be24:	61bb      	str	r3, [r7, #24]
 800be26:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be28:	6979      	ldr	r1, [r7, #20]
 800be2a:	69ba      	ldr	r2, [r7, #24]
 800be2c:	e841 2300 	strex	r3, r2, [r1]
 800be30:	613b      	str	r3, [r7, #16]
   return(result);
 800be32:	693b      	ldr	r3, [r7, #16]
 800be34:	2b00      	cmp	r3, #0
 800be36:	d1e6      	bne.n	800be06 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	2220      	movs	r2, #32
 800be3c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	2200      	movs	r2, #0
 800be44:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	2200      	movs	r2, #0
 800be4a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800be4c:	bf00      	nop
 800be4e:	3754      	adds	r7, #84	@ 0x54
 800be50:	46bd      	mov	sp, r7
 800be52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be56:	4770      	bx	lr

0800be58 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800be58:	b580      	push	{r7, lr}
 800be5a:	b084      	sub	sp, #16
 800be5c:	af00      	add	r7, sp, #0
 800be5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be64:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	2200      	movs	r2, #0
 800be6a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800be6e:	68f8      	ldr	r0, [r7, #12]
 800be70:	f7ff fae8 	bl	800b444 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800be74:	bf00      	nop
 800be76:	3710      	adds	r7, #16
 800be78:	46bd      	mov	sp, r7
 800be7a:	bd80      	pop	{r7, pc}

0800be7c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800be7c:	b580      	push	{r7, lr}
 800be7e:	b088      	sub	sp, #32
 800be80:	af00      	add	r7, sp, #0
 800be82:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	e853 3f00 	ldrex	r3, [r3]
 800be90:	60bb      	str	r3, [r7, #8]
   return(result);
 800be92:	68bb      	ldr	r3, [r7, #8]
 800be94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800be98:	61fb      	str	r3, [r7, #28]
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	461a      	mov	r2, r3
 800bea0:	69fb      	ldr	r3, [r7, #28]
 800bea2:	61bb      	str	r3, [r7, #24]
 800bea4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bea6:	6979      	ldr	r1, [r7, #20]
 800bea8:	69ba      	ldr	r2, [r7, #24]
 800beaa:	e841 2300 	strex	r3, r2, [r1]
 800beae:	613b      	str	r3, [r7, #16]
   return(result);
 800beb0:	693b      	ldr	r3, [r7, #16]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d1e6      	bne.n	800be84 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	2220      	movs	r2, #32
 800beba:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	2200      	movs	r2, #0
 800bec0:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bec2:	6878      	ldr	r0, [r7, #4]
 800bec4:	f7ff fab4 	bl	800b430 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bec8:	bf00      	nop
 800beca:	3720      	adds	r7, #32
 800becc:	46bd      	mov	sp, r7
 800bece:	bd80      	pop	{r7, pc}

0800bed0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800bed0:	b580      	push	{r7, lr}
 800bed2:	b09c      	sub	sp, #112	@ 0x70
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bede:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bee8:	2b22      	cmp	r3, #34	@ 0x22
 800beea:	f040 80b9 	bne.w	800c060 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bef4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800bef8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800befc:	b2d9      	uxtb	r1, r3
 800befe:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800bf02:	b2da      	uxtb	r2, r3
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bf08:	400a      	ands	r2, r1
 800bf0a:	b2d2      	uxtb	r2, r2
 800bf0c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bf12:	1c5a      	adds	r2, r3, #1
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800bf1e:	b29b      	uxth	r3, r3
 800bf20:	3b01      	subs	r3, #1
 800bf22:	b29a      	uxth	r2, r3
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800bf30:	b29b      	uxth	r3, r3
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	f040 809c 	bne.w	800c070 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf40:	e853 3f00 	ldrex	r3, [r3]
 800bf44:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bf46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bf48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bf4c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	461a      	mov	r2, r3
 800bf54:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bf56:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bf58:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf5a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bf5c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bf5e:	e841 2300 	strex	r3, r2, [r1]
 800bf62:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bf64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d1e6      	bne.n	800bf38 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	3308      	adds	r3, #8
 800bf70:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf74:	e853 3f00 	ldrex	r3, [r3]
 800bf78:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bf7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf7c:	f023 0301 	bic.w	r3, r3, #1
 800bf80:	667b      	str	r3, [r7, #100]	@ 0x64
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	3308      	adds	r3, #8
 800bf88:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bf8a:	647a      	str	r2, [r7, #68]	@ 0x44
 800bf8c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf8e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bf90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bf92:	e841 2300 	strex	r3, r2, [r1]
 800bf96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bf98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d1e5      	bne.n	800bf6a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	2220      	movs	r2, #32
 800bfa2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	2200      	movs	r2, #0
 800bfb0:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	685b      	ldr	r3, [r3, #4]
 800bfb8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d018      	beq.n	800bff2 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfc8:	e853 3f00 	ldrex	r3, [r3]
 800bfcc:	623b      	str	r3, [r7, #32]
   return(result);
 800bfce:	6a3b      	ldr	r3, [r7, #32]
 800bfd0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bfd4:	663b      	str	r3, [r7, #96]	@ 0x60
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	461a      	mov	r2, r3
 800bfdc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bfde:	633b      	str	r3, [r7, #48]	@ 0x30
 800bfe0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfe2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bfe4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bfe6:	e841 2300 	strex	r3, r2, [r1]
 800bfea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bfec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d1e6      	bne.n	800bfc0 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bff6:	2b01      	cmp	r3, #1
 800bff8:	d12e      	bne.n	800c058 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	2200      	movs	r2, #0
 800bffe:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c006:	693b      	ldr	r3, [r7, #16]
 800c008:	e853 3f00 	ldrex	r3, [r3]
 800c00c:	60fb      	str	r3, [r7, #12]
   return(result);
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	f023 0310 	bic.w	r3, r3, #16
 800c014:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	461a      	mov	r2, r3
 800c01c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c01e:	61fb      	str	r3, [r7, #28]
 800c020:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c022:	69b9      	ldr	r1, [r7, #24]
 800c024:	69fa      	ldr	r2, [r7, #28]
 800c026:	e841 2300 	strex	r3, r2, [r1]
 800c02a:	617b      	str	r3, [r7, #20]
   return(result);
 800c02c:	697b      	ldr	r3, [r7, #20]
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d1e6      	bne.n	800c000 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	69db      	ldr	r3, [r3, #28]
 800c038:	f003 0310 	and.w	r3, r3, #16
 800c03c:	2b10      	cmp	r3, #16
 800c03e:	d103      	bne.n	800c048 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	2210      	movs	r2, #16
 800c046:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c04e:	4619      	mov	r1, r3
 800c050:	6878      	ldr	r0, [r7, #4]
 800c052:	f7ff fa01 	bl	800b458 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c056:	e00b      	b.n	800c070 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800c058:	6878      	ldr	r0, [r7, #4]
 800c05a:	f7f7 ff2f 	bl	8003ebc <HAL_UART_RxCpltCallback>
}
 800c05e:	e007      	b.n	800c070 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	699a      	ldr	r2, [r3, #24]
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	f042 0208 	orr.w	r2, r2, #8
 800c06e:	619a      	str	r2, [r3, #24]
}
 800c070:	bf00      	nop
 800c072:	3770      	adds	r7, #112	@ 0x70
 800c074:	46bd      	mov	sp, r7
 800c076:	bd80      	pop	{r7, pc}

0800c078 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800c078:	b580      	push	{r7, lr}
 800c07a:	b09c      	sub	sp, #112	@ 0x70
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c086:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c090:	2b22      	cmp	r3, #34	@ 0x22
 800c092:	f040 80b9 	bne.w	800c208 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c09c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c0a4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800c0a6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800c0aa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c0ae:	4013      	ands	r3, r2
 800c0b0:	b29a      	uxth	r2, r3
 800c0b2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c0b4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c0ba:	1c9a      	adds	r2, r3, #2
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c0c6:	b29b      	uxth	r3, r3
 800c0c8:	3b01      	subs	r3, #1
 800c0ca:	b29a      	uxth	r2, r3
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c0d8:	b29b      	uxth	r3, r3
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	f040 809c 	bne.w	800c218 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c0e8:	e853 3f00 	ldrex	r3, [r3]
 800c0ec:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c0ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c0f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c0f4:	667b      	str	r3, [r7, #100]	@ 0x64
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	461a      	mov	r2, r3
 800c0fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c0fe:	657b      	str	r3, [r7, #84]	@ 0x54
 800c100:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c102:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c104:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c106:	e841 2300 	strex	r3, r2, [r1]
 800c10a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c10c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d1e6      	bne.n	800c0e0 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	3308      	adds	r3, #8
 800c118:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c11a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c11c:	e853 3f00 	ldrex	r3, [r3]
 800c120:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c124:	f023 0301 	bic.w	r3, r3, #1
 800c128:	663b      	str	r3, [r7, #96]	@ 0x60
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	3308      	adds	r3, #8
 800c130:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c132:	643a      	str	r2, [r7, #64]	@ 0x40
 800c134:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c136:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c138:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c13a:	e841 2300 	strex	r3, r2, [r1]
 800c13e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c140:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c142:	2b00      	cmp	r3, #0
 800c144:	d1e5      	bne.n	800c112 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	2220      	movs	r2, #32
 800c14a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	2200      	movs	r2, #0
 800c152:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	2200      	movs	r2, #0
 800c158:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	685b      	ldr	r3, [r3, #4]
 800c160:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c164:	2b00      	cmp	r3, #0
 800c166:	d018      	beq.n	800c19a <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c16e:	6a3b      	ldr	r3, [r7, #32]
 800c170:	e853 3f00 	ldrex	r3, [r3]
 800c174:	61fb      	str	r3, [r7, #28]
   return(result);
 800c176:	69fb      	ldr	r3, [r7, #28]
 800c178:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c17c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	461a      	mov	r2, r3
 800c184:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c186:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c188:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c18a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c18c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c18e:	e841 2300 	strex	r3, r2, [r1]
 800c192:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c196:	2b00      	cmp	r3, #0
 800c198:	d1e6      	bne.n	800c168 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c19e:	2b01      	cmp	r3, #1
 800c1a0:	d12e      	bne.n	800c200 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	2200      	movs	r2, #0
 800c1a6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	e853 3f00 	ldrex	r3, [r3]
 800c1b4:	60bb      	str	r3, [r7, #8]
   return(result);
 800c1b6:	68bb      	ldr	r3, [r7, #8]
 800c1b8:	f023 0310 	bic.w	r3, r3, #16
 800c1bc:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	461a      	mov	r2, r3
 800c1c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c1c6:	61bb      	str	r3, [r7, #24]
 800c1c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1ca:	6979      	ldr	r1, [r7, #20]
 800c1cc:	69ba      	ldr	r2, [r7, #24]
 800c1ce:	e841 2300 	strex	r3, r2, [r1]
 800c1d2:	613b      	str	r3, [r7, #16]
   return(result);
 800c1d4:	693b      	ldr	r3, [r7, #16]
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d1e6      	bne.n	800c1a8 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	69db      	ldr	r3, [r3, #28]
 800c1e0:	f003 0310 	and.w	r3, r3, #16
 800c1e4:	2b10      	cmp	r3, #16
 800c1e6:	d103      	bne.n	800c1f0 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	2210      	movs	r2, #16
 800c1ee:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c1f6:	4619      	mov	r1, r3
 800c1f8:	6878      	ldr	r0, [r7, #4]
 800c1fa:	f7ff f92d 	bl	800b458 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c1fe:	e00b      	b.n	800c218 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800c200:	6878      	ldr	r0, [r7, #4]
 800c202:	f7f7 fe5b 	bl	8003ebc <HAL_UART_RxCpltCallback>
}
 800c206:	e007      	b.n	800c218 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	699a      	ldr	r2, [r3, #24]
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	f042 0208 	orr.w	r2, r2, #8
 800c216:	619a      	str	r2, [r3, #24]
}
 800c218:	bf00      	nop
 800c21a:	3770      	adds	r7, #112	@ 0x70
 800c21c:	46bd      	mov	sp, r7
 800c21e:	bd80      	pop	{r7, pc}

0800c220 <arm_fir_init_f32>:
 800c220:	b538      	push	{r3, r4, r5, lr}
 800c222:	9c04      	ldr	r4, [sp, #16]
 800c224:	8001      	strh	r1, [r0, #0]
 800c226:	1e65      	subs	r5, r4, #1
 800c228:	4604      	mov	r4, r0
 800c22a:	4618      	mov	r0, r3
 800c22c:	440d      	add	r5, r1
 800c22e:	60a2      	str	r2, [r4, #8]
 800c230:	2100      	movs	r1, #0
 800c232:	00aa      	lsls	r2, r5, #2
 800c234:	f001 f898 	bl	800d368 <memset>
 800c238:	6060      	str	r0, [r4, #4]
 800c23a:	bd38      	pop	{r3, r4, r5, pc}

0800c23c <arm_fir_f32>:
 800c23c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c240:	f06f 4440 	mvn.w	r4, #3221225472	@ 0xc0000000
 800c244:	ed2d 8b10 	vpush	{d8-d15}
 800c248:	f8b0 c000 	ldrh.w	ip, [r0]
 800c24c:	b08b      	sub	sp, #44	@ 0x2c
 800c24e:	f8d0 a004 	ldr.w	sl, [r0, #4]
 800c252:	4464      	add	r4, ip
 800c254:	e9cd 0303 	strd	r0, r3, [sp, #12]
 800c258:	eb0a 0584 	add.w	r5, sl, r4, lsl #2
 800c25c:	6880      	ldr	r0, [r0, #8]
 800c25e:	08db      	lsrs	r3, r3, #3
 800c260:	9000      	str	r0, [sp, #0]
 800c262:	9501      	str	r5, [sp, #4]
 800c264:	9302      	str	r3, [sp, #8]
 800c266:	f000 81f2 	beq.w	800c64e <arm_fir_f32+0x412>
 800c26a:	469e      	mov	lr, r3
 800c26c:	ea4f 03dc 	mov.w	r3, ip, lsr #3
 800c270:	f100 0720 	add.w	r7, r0, #32
 800c274:	9800      	ldr	r0, [sp, #0]
 800c276:	015c      	lsls	r4, r3, #5
 800c278:	f00c 0907 	and.w	r9, ip, #7
 800c27c:	9707      	str	r7, [sp, #28]
 800c27e:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800c282:	9405      	str	r4, [sp, #20]
 800c284:	f10a 0b1c 	add.w	fp, sl, #28
 800c288:	f8cd c020 	str.w	ip, [sp, #32]
 800c28c:	f101 0620 	add.w	r6, r1, #32
 800c290:	f8cd a024 	str.w	sl, [sp, #36]	@ 0x24
 800c294:	3520      	adds	r5, #32
 800c296:	eb07 1743 	add.w	r7, r7, r3, lsl #5
 800c29a:	f102 0420 	add.w	r4, r2, #32
 800c29e:	469c      	mov	ip, r3
 800c2a0:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800c2a4:	9006      	str	r0, [sp, #24]
 800c2a6:	4648      	mov	r0, r9
 800c2a8:	e9dd 8905 	ldrd	r8, r9, [sp, #20]
 800c2ac:	e9cd 1205 	strd	r1, r2, [sp, #20]
 800c2b0:	f856 3c20 	ldr.w	r3, [r6, #-32]
 800c2b4:	465a      	mov	r2, fp
 800c2b6:	f845 3c20 	str.w	r3, [r5, #-32]
 800c2ba:	f856 3c1c 	ldr.w	r3, [r6, #-28]
 800c2be:	f845 3c1c 	str.w	r3, [r5, #-28]
 800c2c2:	f856 3c18 	ldr.w	r3, [r6, #-24]
 800c2c6:	f845 3c18 	str.w	r3, [r5, #-24]
 800c2ca:	f856 3c14 	ldr.w	r3, [r6, #-20]
 800c2ce:	f845 3c14 	str.w	r3, [r5, #-20]
 800c2d2:	f856 3c10 	ldr.w	r3, [r6, #-16]
 800c2d6:	f845 3c10 	str.w	r3, [r5, #-16]
 800c2da:	f856 3c0c 	ldr.w	r3, [r6, #-12]
 800c2de:	f845 3c0c 	str.w	r3, [r5, #-12]
 800c2e2:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800c2e6:	f845 3c08 	str.w	r3, [r5, #-8]
 800c2ea:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c2ee:	f845 3c04 	str.w	r3, [r5, #-4]
 800c2f2:	ed1b 9a07 	vldr	s18, [fp, #-28]	@ 0xffffffe4
 800c2f6:	ed5b 0a06 	vldr	s1, [fp, #-24]	@ 0xffffffe8
 800c2fa:	ed1b 0a05 	vldr	s0, [fp, #-20]	@ 0xffffffec
 800c2fe:	ed1b 8a04 	vldr	s16, [fp, #-16]
 800c302:	ed5b 8a03 	vldr	s17, [fp, #-12]
 800c306:	ed5b 1a02 	vldr	s3, [fp, #-8]
 800c30a:	ed1b 1a01 	vldr	s2, [fp, #-4]
 800c30e:	f1bc 0f00 	cmp.w	ip, #0
 800c312:	f000 8208 	beq.w	800c726 <arm_fir_f32+0x4ea>
 800c316:	eddf 6ae3 	vldr	s13, [pc, #908]	@ 800c6a4 <arm_fir_f32+0x468>
 800c31a:	f10b 0120 	add.w	r1, fp, #32
 800c31e:	4653      	mov	r3, sl
 800c320:	eeb0 ca66 	vmov.f32	s24, s13
 800c324:	460a      	mov	r2, r1
 800c326:	eeb0 6a66 	vmov.f32	s12, s13
 800c32a:	eef0 9a66 	vmov.f32	s19, s13
 800c32e:	eeb0 aa66 	vmov.f32	s20, s13
 800c332:	eef0 aa66 	vmov.f32	s21, s13
 800c336:	eeb0 ba66 	vmov.f32	s22, s13
 800c33a:	eef0 ba66 	vmov.f32	s23, s13
 800c33e:	ed13 7a08 	vldr	s14, [r3, #-32]	@ 0xffffffe0
 800c342:	3320      	adds	r3, #32
 800c344:	ed52 4a08 	vldr	s9, [r2, #-32]	@ 0xffffffe0
 800c348:	3220      	adds	r2, #32
 800c34a:	ee67 fa09 	vmul.f32	s31, s14, s18
 800c34e:	ed53 ea0f 	vldr	s29, [r3, #-60]	@ 0xffffffc4
 800c352:	ee27 da20 	vmul.f32	s26, s14, s1
 800c356:	ed12 9a0f 	vldr	s18, [r2, #-60]	@ 0xffffffc4
 800c35a:	ee27 2a00 	vmul.f32	s4, s14, s0
 800c35e:	ed13 ea0e 	vldr	s28, [r3, #-56]	@ 0xffffffc8
 800c362:	ee27 3a08 	vmul.f32	s6, s14, s16
 800c366:	ed53 da0d 	vldr	s27, [r3, #-52]	@ 0xffffffcc
 800c36a:	ee67 3a28 	vmul.f32	s7, s14, s17
 800c36e:	ed53 ca0c 	vldr	s25, [r3, #-48]	@ 0xffffffd0
 800c372:	ee67 5a21 	vmul.f32	s11, s14, s3
 800c376:	ed53 2a0b 	vldr	s5, [r3, #-44]	@ 0xffffffd4
 800c37a:	ee27 fa01 	vmul.f32	s30, s14, s2
 800c37e:	ed13 4a0a 	vldr	s8, [r3, #-40]	@ 0xffffffd8
 800c382:	ee67 7a24 	vmul.f32	s15, s14, s9
 800c386:	ed13 5a09 	vldr	s10, [r3, #-36]	@ 0xffffffdc
 800c38a:	ee7f baab 	vadd.f32	s23, s31, s23
 800c38e:	429f      	cmp	r7, r3
 800c390:	ee6e faa0 	vmul.f32	s31, s29, s1
 800c394:	ed52 0a0e 	vldr	s1, [r2, #-56]	@ 0xffffffc8
 800c398:	ee3d ba0b 	vadd.f32	s22, s26, s22
 800c39c:	ee72 aa2a 	vadd.f32	s21, s4, s21
 800c3a0:	ee2e da80 	vmul.f32	s26, s29, s0
 800c3a4:	ee2e 2a88 	vmul.f32	s4, s29, s16
 800c3a8:	ee33 aa0a 	vadd.f32	s20, s6, s20
 800c3ac:	ee73 9aa9 	vadd.f32	s19, s7, s19
 800c3b0:	ee2e 3aa8 	vmul.f32	s6, s29, s17
 800c3b4:	ee6e 3aa1 	vmul.f32	s7, s29, s3
 800c3b8:	ee35 6a86 	vadd.f32	s12, s11, s12
 800c3bc:	ee3f ca0c 	vadd.f32	s24, s30, s24
 800c3c0:	ee6e 5a81 	vmul.f32	s11, s29, s2
 800c3c4:	ee24 faae 	vmul.f32	s30, s9, s29
 800c3c8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c3cc:	ee6e ea89 	vmul.f32	s29, s29, s18
 800c3d0:	ee2e 7a00 	vmul.f32	s14, s28, s0
 800c3d4:	ed12 0a0d 	vldr	s0, [r2, #-52]	@ 0xffffffcc
 800c3d8:	ee7f baab 	vadd.f32	s23, s31, s23
 800c3dc:	ee3d ba0b 	vadd.f32	s22, s26, s22
 800c3e0:	ee72 aa2a 	vadd.f32	s21, s4, s21
 800c3e4:	ee2e da08 	vmul.f32	s26, s28, s16
 800c3e8:	ee2e 2a28 	vmul.f32	s4, s28, s17
 800c3ec:	ee33 aa0a 	vadd.f32	s20, s6, s20
 800c3f0:	ee73 9aa9 	vadd.f32	s19, s7, s19
 800c3f4:	ee2e 3a21 	vmul.f32	s6, s28, s3
 800c3f8:	ee6e 3a01 	vmul.f32	s7, s28, s2
 800c3fc:	ee35 6a86 	vadd.f32	s12, s11, s12
 800c400:	ee3f ca0c 	vadd.f32	s24, s30, s24
 800c404:	ee64 5a8e 	vmul.f32	s11, s9, s28
 800c408:	ee29 fa0e 	vmul.f32	s30, s18, s28
 800c40c:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 800c410:	ee2e ea20 	vmul.f32	s28, s28, s1
 800c414:	ee6d 6a88 	vmul.f32	s13, s27, s16
 800c418:	ed12 8a0c 	vldr	s16, [r2, #-48]	@ 0xffffffd0
 800c41c:	ee3d ba0b 	vadd.f32	s22, s26, s22
 800c420:	ee77 ba2b 	vadd.f32	s23, s14, s23
 800c424:	ee2d daa8 	vmul.f32	s26, s27, s17
 800c428:	ee72 aa2a 	vadd.f32	s21, s4, s21
 800c42c:	ee33 aa0a 	vadd.f32	s20, s6, s20
 800c430:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 800c434:	ee2d 3a81 	vmul.f32	s6, s27, s2
 800c438:	ee73 9aa9 	vadd.f32	s19, s7, s19
 800c43c:	ee35 6a86 	vadd.f32	s12, s11, s12
 800c440:	ee64 3aad 	vmul.f32	s7, s9, s27
 800c444:	ee69 5a2d 	vmul.f32	s11, s18, s27
 800c448:	ee3f ca0c 	vadd.f32	s24, s30, s24
 800c44c:	ee7e 7a27 	vadd.f32	s15, s28, s15
 800c450:	ee20 faad 	vmul.f32	s30, s1, s27
 800c454:	ee6d da80 	vmul.f32	s27, s27, s0
 800c458:	ee6c faa8 	vmul.f32	s31, s25, s17
 800c45c:	ed52 8a0b 	vldr	s17, [r2, #-44]	@ 0xffffffd4
 800c460:	ee76 baab 	vadd.f32	s23, s13, s23
 800c464:	ee3d da0b 	vadd.f32	s26, s26, s22
 800c468:	ee72 aa2a 	vadd.f32	s21, s4, s21
 800c46c:	ee2c baa1 	vmul.f32	s22, s25, s3
 800c470:	ee2c 2a81 	vmul.f32	s4, s25, s2
 800c474:	ee33 aa0a 	vadd.f32	s20, s6, s20
 800c478:	ee73 9aa9 	vadd.f32	s19, s7, s19
 800c47c:	ee24 3aac 	vmul.f32	s6, s9, s25
 800c480:	ee69 3a2c 	vmul.f32	s7, s18, s25
 800c484:	ee35 6a86 	vadd.f32	s12, s11, s12
 800c488:	ee3f ca0c 	vadd.f32	s24, s30, s24
 800c48c:	ee60 5aac 	vmul.f32	s11, s1, s25
 800c490:	ee20 fa2c 	vmul.f32	s30, s0, s25
 800c494:	ee7d 7aa7 	vadd.f32	s15, s27, s15
 800c498:	ee6c ca88 	vmul.f32	s25, s25, s16
 800c49c:	ee62 eaa1 	vmul.f32	s29, s5, s3
 800c4a0:	ed52 1a0a 	vldr	s3, [r2, #-40]	@ 0xffffffd8
 800c4a4:	ee3b da0d 	vadd.f32	s26, s22, s26
 800c4a8:	ee7f baab 	vadd.f32	s23, s31, s23
 800c4ac:	ee22 ba81 	vmul.f32	s22, s5, s2
 800c4b0:	ee72 aa2a 	vadd.f32	s21, s4, s21
 800c4b4:	ee33 aa0a 	vadd.f32	s20, s6, s20
 800c4b8:	ee24 2aa2 	vmul.f32	s4, s9, s5
 800c4bc:	ee29 3a22 	vmul.f32	s6, s18, s5
 800c4c0:	ee73 9aa9 	vadd.f32	s19, s7, s19
 800c4c4:	ee35 6a86 	vadd.f32	s12, s11, s12
 800c4c8:	ee60 3aa2 	vmul.f32	s7, s1, s5
 800c4cc:	ee60 5a22 	vmul.f32	s11, s0, s5
 800c4d0:	ee3f ca0c 	vadd.f32	s24, s30, s24
 800c4d4:	ee7c 7aa7 	vadd.f32	s15, s25, s15
 800c4d8:	ee28 fa22 	vmul.f32	s30, s16, s5
 800c4dc:	ee62 2aa8 	vmul.f32	s5, s5, s17
 800c4e0:	ee7e faab 	vadd.f32	s31, s29, s23
 800c4e4:	ee3b ba0d 	vadd.f32	s22, s22, s26
 800c4e8:	ee64 ba01 	vmul.f32	s23, s8, s2
 800c4ec:	ed12 1a09 	vldr	s2, [r2, #-36]	@ 0xffffffdc
 800c4f0:	ee24 da84 	vmul.f32	s26, s9, s8
 800c4f4:	ee72 7aa7 	vadd.f32	s15, s5, s15
 800c4f8:	ee72 aa2a 	vadd.f32	s21, s4, s21
 800c4fc:	ee33 aa0a 	vadd.f32	s20, s6, s20
 800c500:	ee29 2a04 	vmul.f32	s4, s18, s8
 800c504:	ee20 3a84 	vmul.f32	s6, s1, s8
 800c508:	ee73 9aa9 	vadd.f32	s19, s7, s19
 800c50c:	ee35 6a86 	vadd.f32	s12, s11, s12
 800c510:	ee60 3a04 	vmul.f32	s7, s0, s8
 800c514:	ee68 5a04 	vmul.f32	s11, s16, s8
 800c518:	ee3f ca0c 	vadd.f32	s24, s30, s24
 800c51c:	ee28 7a84 	vmul.f32	s14, s17, s8
 800c520:	ee64 6a21 	vmul.f32	s13, s8, s3
 800c524:	ee33 aa0a 	vadd.f32	s20, s6, s20
 800c528:	ee73 9aa9 	vadd.f32	s19, s7, s19
 800c52c:	ee35 6a86 	vadd.f32	s12, s11, s12
 800c530:	ee37 7a0c 	vadd.f32	s14, s14, s24
 800c534:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800c538:	ee7b baaf 	vadd.f32	s23, s23, s31
 800c53c:	ee64 4a85 	vmul.f32	s9, s9, s10
 800c540:	ee3d ba0b 	vadd.f32	s22, s26, s22
 800c544:	ee29 4a05 	vmul.f32	s8, s18, s10
 800c548:	ee72 aa2a 	vadd.f32	s21, s4, s21
 800c54c:	ee60 2a85 	vmul.f32	s5, s1, s10
 800c550:	ee20 3a05 	vmul.f32	s6, s0, s10
 800c554:	ee68 3a05 	vmul.f32	s7, s16, s10
 800c558:	ee68 5a85 	vmul.f32	s11, s17, s10
 800c55c:	ee21 ca85 	vmul.f32	s24, s3, s10
 800c560:	ee65 7a01 	vmul.f32	s15, s10, s2
 800c564:	ee74 baab 	vadd.f32	s23, s9, s23
 800c568:	ee34 ba0b 	vadd.f32	s22, s8, s22
 800c56c:	ee72 aaaa 	vadd.f32	s21, s5, s21
 800c570:	ee33 aa0a 	vadd.f32	s20, s6, s20
 800c574:	ee73 9aa9 	vadd.f32	s19, s7, s19
 800c578:	ee35 6a86 	vadd.f32	s12, s11, s12
 800c57c:	ee3c ca07 	vadd.f32	s24, s24, s14
 800c580:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800c584:	f47f aedb 	bne.w	800c33e <arm_fir_f32+0x102>
 800c588:	eb0b 0208 	add.w	r2, fp, r8
 800c58c:	46cb      	mov	fp, r9
 800c58e:	b3a0      	cbz	r0, 800c5fa <arm_fir_f32+0x3be>
 800c590:	4603      	mov	r3, r0
 800c592:	ecfb 7a01 	vldmia	fp!, {s15}
 800c596:	3b01      	subs	r3, #1
 800c598:	ecf2 5a01 	vldmia	r2!, {s11}
 800c59c:	ee27 2a89 	vmul.f32	s4, s15, s18
 800c5a0:	ee67 2aa0 	vmul.f32	s5, s15, s1
 800c5a4:	ee27 3a80 	vmul.f32	s6, s15, s0
 800c5a8:	ee67 3a88 	vmul.f32	s7, s15, s16
 800c5ac:	ee27 4aa8 	vmul.f32	s8, s15, s17
 800c5b0:	ee67 4aa1 	vmul.f32	s9, s15, s3
 800c5b4:	ee21 5a27 	vmul.f32	s10, s2, s15
 800c5b8:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800c5bc:	eeb0 9a60 	vmov.f32	s18, s1
 800c5c0:	ee7b ba82 	vadd.f32	s23, s23, s4
 800c5c4:	eef0 0a40 	vmov.f32	s1, s0
 800c5c8:	ee3b ba22 	vadd.f32	s22, s22, s5
 800c5cc:	eeb0 0a48 	vmov.f32	s0, s16
 800c5d0:	ee7a aa83 	vadd.f32	s21, s21, s6
 800c5d4:	eeb0 8a68 	vmov.f32	s16, s17
 800c5d8:	ee3a aa23 	vadd.f32	s20, s20, s7
 800c5dc:	eef0 8a61 	vmov.f32	s17, s3
 800c5e0:	ee79 9a84 	vadd.f32	s19, s19, s8
 800c5e4:	eef0 1a41 	vmov.f32	s3, s2
 800c5e8:	ee36 6a24 	vadd.f32	s12, s12, s9
 800c5ec:	eeb0 1a65 	vmov.f32	s2, s11
 800c5f0:	ee3c ca05 	vadd.f32	s24, s24, s10
 800c5f4:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800c5f8:	d1cb      	bne.n	800c592 <arm_fir_f32+0x356>
 800c5fa:	f1be 0e01 	subs.w	lr, lr, #1
 800c5fe:	ed44 ba08 	vstr	s23, [r4, #-32]	@ 0xffffffe0
 800c602:	ed04 ba07 	vstr	s22, [r4, #-28]	@ 0xffffffe4
 800c606:	f106 0620 	add.w	r6, r6, #32
 800c60a:	ed44 aa06 	vstr	s21, [r4, #-24]	@ 0xffffffe8
 800c60e:	f105 0520 	add.w	r5, r5, #32
 800c612:	ed04 aa05 	vstr	s20, [r4, #-20]	@ 0xffffffec
 800c616:	468b      	mov	fp, r1
 800c618:	ed44 9a04 	vstr	s19, [r4, #-16]
 800c61c:	f104 0420 	add.w	r4, r4, #32
 800c620:	ed04 6a0b 	vstr	s12, [r4, #-44]	@ 0xffffffd4
 800c624:	ed04 ca0a 	vstr	s24, [r4, #-40]	@ 0xffffffd8
 800c628:	ed44 6a09 	vstr	s13, [r4, #-36]	@ 0xffffffdc
 800c62c:	f47f ae40 	bne.w	800c2b0 <arm_fir_f32+0x74>
 800c630:	9b02      	ldr	r3, [sp, #8]
 800c632:	9801      	ldr	r0, [sp, #4]
 800c634:	e9dd 1205 	ldrd	r1, r2, [sp, #20]
 800c638:	e9dd ca08 	ldrd	ip, sl, [sp, #32]
 800c63c:	eb01 1143 	add.w	r1, r1, r3, lsl #5
 800c640:	eb02 1243 	add.w	r2, r2, r3, lsl #5
 800c644:	eb0a 1a43 	add.w	sl, sl, r3, lsl #5
 800c648:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 800c64c:	9301      	str	r3, [sp, #4]
 800c64e:	9b04      	ldr	r3, [sp, #16]
 800c650:	f013 0607 	ands.w	r6, r3, #7
 800c654:	d02a      	beq.n	800c6ac <arm_fir_f32+0x470>
 800c656:	ea4f 0e86 	mov.w	lr, r6, lsl #2
 800c65a:	9f01      	ldr	r7, [sp, #4]
 800c65c:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800c660:	4655      	mov	r5, sl
 800c662:	f8dd 8000 	ldr.w	r8, [sp]
 800c666:	4633      	mov	r3, r6
 800c668:	4666      	mov	r6, ip
 800c66a:	469c      	mov	ip, r3
 800c66c:	f851 3b04 	ldr.w	r3, [r1], #4
 800c670:	f847 3b04 	str.w	r3, [r7], #4
 800c674:	2e00      	cmp	r6, #0
 800c676:	d06b      	beq.n	800c750 <arm_fir_f32+0x514>
 800c678:	4633      	mov	r3, r6
 800c67a:	4644      	mov	r4, r8
 800c67c:	4628      	mov	r0, r5
 800c67e:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800c6a4 <arm_fir_f32+0x468>
 800c682:	ecf0 7a01 	vldmia	r0!, {s15}
 800c686:	3b01      	subs	r3, #1
 800c688:	ecf4 6a01 	vldmia	r4!, {s13}
 800c68c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c690:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c694:	d1f5      	bne.n	800c682 <arm_fir_f32+0x446>
 800c696:	4561      	cmp	r1, ip
 800c698:	f105 0504 	add.w	r5, r5, #4
 800c69c:	eca2 7a01 	vstmia	r2!, {s14}
 800c6a0:	d1e4      	bne.n	800c66c <arm_fir_f32+0x430>
 800c6a2:	e001      	b.n	800c6a8 <arm_fir_f32+0x46c>
 800c6a4:	00000000 	.word	0x00000000
 800c6a8:	46b4      	mov	ip, r6
 800c6aa:	44f2      	add	sl, lr
 800c6ac:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c6b0:	9b03      	ldr	r3, [sp, #12]
 800c6b2:	ea5f 059c 	movs.w	r5, ip, lsr #2
 800c6b6:	685c      	ldr	r4, [r3, #4]
 800c6b8:	d01e      	beq.n	800c6f8 <arm_fir_f32+0x4bc>
 800c6ba:	f10a 0210 	add.w	r2, sl, #16
 800c6be:	f104 0310 	add.w	r3, r4, #16
 800c6c2:	4629      	mov	r1, r5
 800c6c4:	f852 0c10 	ldr.w	r0, [r2, #-16]
 800c6c8:	3901      	subs	r1, #1
 800c6ca:	f102 0210 	add.w	r2, r2, #16
 800c6ce:	f103 0310 	add.w	r3, r3, #16
 800c6d2:	f843 0c20 	str.w	r0, [r3, #-32]
 800c6d6:	f852 0c1c 	ldr.w	r0, [r2, #-28]
 800c6da:	f843 0c1c 	str.w	r0, [r3, #-28]
 800c6de:	f852 0c18 	ldr.w	r0, [r2, #-24]
 800c6e2:	f843 0c18 	str.w	r0, [r3, #-24]
 800c6e6:	f852 0c14 	ldr.w	r0, [r2, #-20]
 800c6ea:	f843 0c14 	str.w	r0, [r3, #-20]
 800c6ee:	d1e9      	bne.n	800c6c4 <arm_fir_f32+0x488>
 800c6f0:	eb0a 1a05 	add.w	sl, sl, r5, lsl #4
 800c6f4:	eb04 1405 	add.w	r4, r4, r5, lsl #4
 800c6f8:	f01c 0c03 	ands.w	ip, ip, #3
 800c6fc:	d00e      	beq.n	800c71c <arm_fir_f32+0x4e0>
 800c6fe:	f8da 3000 	ldr.w	r3, [sl]
 800c702:	f1bc 0c01 	subs.w	ip, ip, #1
 800c706:	6023      	str	r3, [r4, #0]
 800c708:	d008      	beq.n	800c71c <arm_fir_f32+0x4e0>
 800c70a:	f8da 3004 	ldr.w	r3, [sl, #4]
 800c70e:	f1bc 0f01 	cmp.w	ip, #1
 800c712:	6063      	str	r3, [r4, #4]
 800c714:	d002      	beq.n	800c71c <arm_fir_f32+0x4e0>
 800c716:	f8da 3008 	ldr.w	r3, [sl, #8]
 800c71a:	60a3      	str	r3, [r4, #8]
 800c71c:	b00b      	add	sp, #44	@ 0x2c
 800c71e:	ecbd 8b10 	vpop	{d8-d15}
 800c722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c726:	ed5f 6a21 	vldr	s13, [pc, #-132]	@ 800c6a4 <arm_fir_f32+0x468>
 800c72a:	f102 0120 	add.w	r1, r2, #32
 800c72e:	f8dd b000 	ldr.w	fp, [sp]
 800c732:	eeb0 ca66 	vmov.f32	s24, s13
 800c736:	eeb0 6a66 	vmov.f32	s12, s13
 800c73a:	eef0 9a66 	vmov.f32	s19, s13
 800c73e:	eeb0 aa66 	vmov.f32	s20, s13
 800c742:	eef0 aa66 	vmov.f32	s21, s13
 800c746:	eeb0 ba66 	vmov.f32	s22, s13
 800c74a:	eef0 ba66 	vmov.f32	s23, s13
 800c74e:	e71e      	b.n	800c58e <arm_fir_f32+0x352>
 800c750:	ed1f 7a2c 	vldr	s14, [pc, #-176]	@ 800c6a4 <arm_fir_f32+0x468>
 800c754:	4561      	cmp	r1, ip
 800c756:	f105 0504 	add.w	r5, r5, #4
 800c75a:	eca2 7a01 	vstmia	r2!, {s14}
 800c75e:	d185      	bne.n	800c66c <arm_fir_f32+0x430>
 800c760:	e7a2      	b.n	800c6a8 <arm_fir_f32+0x46c>
 800c762:	bf00      	nop

0800c764 <__cvt>:
 800c764:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c768:	ec57 6b10 	vmov	r6, r7, d0
 800c76c:	2f00      	cmp	r7, #0
 800c76e:	460c      	mov	r4, r1
 800c770:	4619      	mov	r1, r3
 800c772:	463b      	mov	r3, r7
 800c774:	bfbb      	ittet	lt
 800c776:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c77a:	461f      	movlt	r7, r3
 800c77c:	2300      	movge	r3, #0
 800c77e:	232d      	movlt	r3, #45	@ 0x2d
 800c780:	700b      	strb	r3, [r1, #0]
 800c782:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c784:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c788:	4691      	mov	r9, r2
 800c78a:	f023 0820 	bic.w	r8, r3, #32
 800c78e:	bfbc      	itt	lt
 800c790:	4632      	movlt	r2, r6
 800c792:	4616      	movlt	r6, r2
 800c794:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c798:	d005      	beq.n	800c7a6 <__cvt+0x42>
 800c79a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c79e:	d100      	bne.n	800c7a2 <__cvt+0x3e>
 800c7a0:	3401      	adds	r4, #1
 800c7a2:	2102      	movs	r1, #2
 800c7a4:	e000      	b.n	800c7a8 <__cvt+0x44>
 800c7a6:	2103      	movs	r1, #3
 800c7a8:	ab03      	add	r3, sp, #12
 800c7aa:	9301      	str	r3, [sp, #4]
 800c7ac:	ab02      	add	r3, sp, #8
 800c7ae:	9300      	str	r3, [sp, #0]
 800c7b0:	ec47 6b10 	vmov	d0, r6, r7
 800c7b4:	4653      	mov	r3, sl
 800c7b6:	4622      	mov	r2, r4
 800c7b8:	f000 fede 	bl	800d578 <_dtoa_r>
 800c7bc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c7c0:	4605      	mov	r5, r0
 800c7c2:	d119      	bne.n	800c7f8 <__cvt+0x94>
 800c7c4:	f019 0f01 	tst.w	r9, #1
 800c7c8:	d00e      	beq.n	800c7e8 <__cvt+0x84>
 800c7ca:	eb00 0904 	add.w	r9, r0, r4
 800c7ce:	2200      	movs	r2, #0
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	4630      	mov	r0, r6
 800c7d4:	4639      	mov	r1, r7
 800c7d6:	f7f4 f997 	bl	8000b08 <__aeabi_dcmpeq>
 800c7da:	b108      	cbz	r0, 800c7e0 <__cvt+0x7c>
 800c7dc:	f8cd 900c 	str.w	r9, [sp, #12]
 800c7e0:	2230      	movs	r2, #48	@ 0x30
 800c7e2:	9b03      	ldr	r3, [sp, #12]
 800c7e4:	454b      	cmp	r3, r9
 800c7e6:	d31e      	bcc.n	800c826 <__cvt+0xc2>
 800c7e8:	9b03      	ldr	r3, [sp, #12]
 800c7ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c7ec:	1b5b      	subs	r3, r3, r5
 800c7ee:	4628      	mov	r0, r5
 800c7f0:	6013      	str	r3, [r2, #0]
 800c7f2:	b004      	add	sp, #16
 800c7f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7f8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c7fc:	eb00 0904 	add.w	r9, r0, r4
 800c800:	d1e5      	bne.n	800c7ce <__cvt+0x6a>
 800c802:	7803      	ldrb	r3, [r0, #0]
 800c804:	2b30      	cmp	r3, #48	@ 0x30
 800c806:	d10a      	bne.n	800c81e <__cvt+0xba>
 800c808:	2200      	movs	r2, #0
 800c80a:	2300      	movs	r3, #0
 800c80c:	4630      	mov	r0, r6
 800c80e:	4639      	mov	r1, r7
 800c810:	f7f4 f97a 	bl	8000b08 <__aeabi_dcmpeq>
 800c814:	b918      	cbnz	r0, 800c81e <__cvt+0xba>
 800c816:	f1c4 0401 	rsb	r4, r4, #1
 800c81a:	f8ca 4000 	str.w	r4, [sl]
 800c81e:	f8da 3000 	ldr.w	r3, [sl]
 800c822:	4499      	add	r9, r3
 800c824:	e7d3      	b.n	800c7ce <__cvt+0x6a>
 800c826:	1c59      	adds	r1, r3, #1
 800c828:	9103      	str	r1, [sp, #12]
 800c82a:	701a      	strb	r2, [r3, #0]
 800c82c:	e7d9      	b.n	800c7e2 <__cvt+0x7e>

0800c82e <__exponent>:
 800c82e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c830:	2900      	cmp	r1, #0
 800c832:	bfba      	itte	lt
 800c834:	4249      	neglt	r1, r1
 800c836:	232d      	movlt	r3, #45	@ 0x2d
 800c838:	232b      	movge	r3, #43	@ 0x2b
 800c83a:	2909      	cmp	r1, #9
 800c83c:	7002      	strb	r2, [r0, #0]
 800c83e:	7043      	strb	r3, [r0, #1]
 800c840:	dd29      	ble.n	800c896 <__exponent+0x68>
 800c842:	f10d 0307 	add.w	r3, sp, #7
 800c846:	461d      	mov	r5, r3
 800c848:	270a      	movs	r7, #10
 800c84a:	461a      	mov	r2, r3
 800c84c:	fbb1 f6f7 	udiv	r6, r1, r7
 800c850:	fb07 1416 	mls	r4, r7, r6, r1
 800c854:	3430      	adds	r4, #48	@ 0x30
 800c856:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c85a:	460c      	mov	r4, r1
 800c85c:	2c63      	cmp	r4, #99	@ 0x63
 800c85e:	f103 33ff 	add.w	r3, r3, #4294967295
 800c862:	4631      	mov	r1, r6
 800c864:	dcf1      	bgt.n	800c84a <__exponent+0x1c>
 800c866:	3130      	adds	r1, #48	@ 0x30
 800c868:	1e94      	subs	r4, r2, #2
 800c86a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c86e:	1c41      	adds	r1, r0, #1
 800c870:	4623      	mov	r3, r4
 800c872:	42ab      	cmp	r3, r5
 800c874:	d30a      	bcc.n	800c88c <__exponent+0x5e>
 800c876:	f10d 0309 	add.w	r3, sp, #9
 800c87a:	1a9b      	subs	r3, r3, r2
 800c87c:	42ac      	cmp	r4, r5
 800c87e:	bf88      	it	hi
 800c880:	2300      	movhi	r3, #0
 800c882:	3302      	adds	r3, #2
 800c884:	4403      	add	r3, r0
 800c886:	1a18      	subs	r0, r3, r0
 800c888:	b003      	add	sp, #12
 800c88a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c88c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c890:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c894:	e7ed      	b.n	800c872 <__exponent+0x44>
 800c896:	2330      	movs	r3, #48	@ 0x30
 800c898:	3130      	adds	r1, #48	@ 0x30
 800c89a:	7083      	strb	r3, [r0, #2]
 800c89c:	70c1      	strb	r1, [r0, #3]
 800c89e:	1d03      	adds	r3, r0, #4
 800c8a0:	e7f1      	b.n	800c886 <__exponent+0x58>
	...

0800c8a4 <_printf_float>:
 800c8a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8a8:	b08d      	sub	sp, #52	@ 0x34
 800c8aa:	460c      	mov	r4, r1
 800c8ac:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c8b0:	4616      	mov	r6, r2
 800c8b2:	461f      	mov	r7, r3
 800c8b4:	4605      	mov	r5, r0
 800c8b6:	f000 fd5f 	bl	800d378 <_localeconv_r>
 800c8ba:	6803      	ldr	r3, [r0, #0]
 800c8bc:	9304      	str	r3, [sp, #16]
 800c8be:	4618      	mov	r0, r3
 800c8c0:	f7f3 fcf6 	bl	80002b0 <strlen>
 800c8c4:	2300      	movs	r3, #0
 800c8c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800c8c8:	f8d8 3000 	ldr.w	r3, [r8]
 800c8cc:	9005      	str	r0, [sp, #20]
 800c8ce:	3307      	adds	r3, #7
 800c8d0:	f023 0307 	bic.w	r3, r3, #7
 800c8d4:	f103 0208 	add.w	r2, r3, #8
 800c8d8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c8dc:	f8d4 b000 	ldr.w	fp, [r4]
 800c8e0:	f8c8 2000 	str.w	r2, [r8]
 800c8e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c8e8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c8ec:	9307      	str	r3, [sp, #28]
 800c8ee:	f8cd 8018 	str.w	r8, [sp, #24]
 800c8f2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c8f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c8fa:	4b9c      	ldr	r3, [pc, #624]	@ (800cb6c <_printf_float+0x2c8>)
 800c8fc:	f04f 32ff 	mov.w	r2, #4294967295
 800c900:	f7f4 f934 	bl	8000b6c <__aeabi_dcmpun>
 800c904:	bb70      	cbnz	r0, 800c964 <_printf_float+0xc0>
 800c906:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c90a:	4b98      	ldr	r3, [pc, #608]	@ (800cb6c <_printf_float+0x2c8>)
 800c90c:	f04f 32ff 	mov.w	r2, #4294967295
 800c910:	f7f4 f90e 	bl	8000b30 <__aeabi_dcmple>
 800c914:	bb30      	cbnz	r0, 800c964 <_printf_float+0xc0>
 800c916:	2200      	movs	r2, #0
 800c918:	2300      	movs	r3, #0
 800c91a:	4640      	mov	r0, r8
 800c91c:	4649      	mov	r1, r9
 800c91e:	f7f4 f8fd 	bl	8000b1c <__aeabi_dcmplt>
 800c922:	b110      	cbz	r0, 800c92a <_printf_float+0x86>
 800c924:	232d      	movs	r3, #45	@ 0x2d
 800c926:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c92a:	4a91      	ldr	r2, [pc, #580]	@ (800cb70 <_printf_float+0x2cc>)
 800c92c:	4b91      	ldr	r3, [pc, #580]	@ (800cb74 <_printf_float+0x2d0>)
 800c92e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c932:	bf8c      	ite	hi
 800c934:	4690      	movhi	r8, r2
 800c936:	4698      	movls	r8, r3
 800c938:	2303      	movs	r3, #3
 800c93a:	6123      	str	r3, [r4, #16]
 800c93c:	f02b 0304 	bic.w	r3, fp, #4
 800c940:	6023      	str	r3, [r4, #0]
 800c942:	f04f 0900 	mov.w	r9, #0
 800c946:	9700      	str	r7, [sp, #0]
 800c948:	4633      	mov	r3, r6
 800c94a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c94c:	4621      	mov	r1, r4
 800c94e:	4628      	mov	r0, r5
 800c950:	f000 f9d2 	bl	800ccf8 <_printf_common>
 800c954:	3001      	adds	r0, #1
 800c956:	f040 808d 	bne.w	800ca74 <_printf_float+0x1d0>
 800c95a:	f04f 30ff 	mov.w	r0, #4294967295
 800c95e:	b00d      	add	sp, #52	@ 0x34
 800c960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c964:	4642      	mov	r2, r8
 800c966:	464b      	mov	r3, r9
 800c968:	4640      	mov	r0, r8
 800c96a:	4649      	mov	r1, r9
 800c96c:	f7f4 f8fe 	bl	8000b6c <__aeabi_dcmpun>
 800c970:	b140      	cbz	r0, 800c984 <_printf_float+0xe0>
 800c972:	464b      	mov	r3, r9
 800c974:	2b00      	cmp	r3, #0
 800c976:	bfbc      	itt	lt
 800c978:	232d      	movlt	r3, #45	@ 0x2d
 800c97a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c97e:	4a7e      	ldr	r2, [pc, #504]	@ (800cb78 <_printf_float+0x2d4>)
 800c980:	4b7e      	ldr	r3, [pc, #504]	@ (800cb7c <_printf_float+0x2d8>)
 800c982:	e7d4      	b.n	800c92e <_printf_float+0x8a>
 800c984:	6863      	ldr	r3, [r4, #4]
 800c986:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c98a:	9206      	str	r2, [sp, #24]
 800c98c:	1c5a      	adds	r2, r3, #1
 800c98e:	d13b      	bne.n	800ca08 <_printf_float+0x164>
 800c990:	2306      	movs	r3, #6
 800c992:	6063      	str	r3, [r4, #4]
 800c994:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c998:	2300      	movs	r3, #0
 800c99a:	6022      	str	r2, [r4, #0]
 800c99c:	9303      	str	r3, [sp, #12]
 800c99e:	ab0a      	add	r3, sp, #40	@ 0x28
 800c9a0:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c9a4:	ab09      	add	r3, sp, #36	@ 0x24
 800c9a6:	9300      	str	r3, [sp, #0]
 800c9a8:	6861      	ldr	r1, [r4, #4]
 800c9aa:	ec49 8b10 	vmov	d0, r8, r9
 800c9ae:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c9b2:	4628      	mov	r0, r5
 800c9b4:	f7ff fed6 	bl	800c764 <__cvt>
 800c9b8:	9b06      	ldr	r3, [sp, #24]
 800c9ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c9bc:	2b47      	cmp	r3, #71	@ 0x47
 800c9be:	4680      	mov	r8, r0
 800c9c0:	d129      	bne.n	800ca16 <_printf_float+0x172>
 800c9c2:	1cc8      	adds	r0, r1, #3
 800c9c4:	db02      	blt.n	800c9cc <_printf_float+0x128>
 800c9c6:	6863      	ldr	r3, [r4, #4]
 800c9c8:	4299      	cmp	r1, r3
 800c9ca:	dd41      	ble.n	800ca50 <_printf_float+0x1ac>
 800c9cc:	f1aa 0a02 	sub.w	sl, sl, #2
 800c9d0:	fa5f fa8a 	uxtb.w	sl, sl
 800c9d4:	3901      	subs	r1, #1
 800c9d6:	4652      	mov	r2, sl
 800c9d8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c9dc:	9109      	str	r1, [sp, #36]	@ 0x24
 800c9de:	f7ff ff26 	bl	800c82e <__exponent>
 800c9e2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c9e4:	1813      	adds	r3, r2, r0
 800c9e6:	2a01      	cmp	r2, #1
 800c9e8:	4681      	mov	r9, r0
 800c9ea:	6123      	str	r3, [r4, #16]
 800c9ec:	dc02      	bgt.n	800c9f4 <_printf_float+0x150>
 800c9ee:	6822      	ldr	r2, [r4, #0]
 800c9f0:	07d2      	lsls	r2, r2, #31
 800c9f2:	d501      	bpl.n	800c9f8 <_printf_float+0x154>
 800c9f4:	3301      	adds	r3, #1
 800c9f6:	6123      	str	r3, [r4, #16]
 800c9f8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d0a2      	beq.n	800c946 <_printf_float+0xa2>
 800ca00:	232d      	movs	r3, #45	@ 0x2d
 800ca02:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ca06:	e79e      	b.n	800c946 <_printf_float+0xa2>
 800ca08:	9a06      	ldr	r2, [sp, #24]
 800ca0a:	2a47      	cmp	r2, #71	@ 0x47
 800ca0c:	d1c2      	bne.n	800c994 <_printf_float+0xf0>
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d1c0      	bne.n	800c994 <_printf_float+0xf0>
 800ca12:	2301      	movs	r3, #1
 800ca14:	e7bd      	b.n	800c992 <_printf_float+0xee>
 800ca16:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ca1a:	d9db      	bls.n	800c9d4 <_printf_float+0x130>
 800ca1c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ca20:	d118      	bne.n	800ca54 <_printf_float+0x1b0>
 800ca22:	2900      	cmp	r1, #0
 800ca24:	6863      	ldr	r3, [r4, #4]
 800ca26:	dd0b      	ble.n	800ca40 <_printf_float+0x19c>
 800ca28:	6121      	str	r1, [r4, #16]
 800ca2a:	b913      	cbnz	r3, 800ca32 <_printf_float+0x18e>
 800ca2c:	6822      	ldr	r2, [r4, #0]
 800ca2e:	07d0      	lsls	r0, r2, #31
 800ca30:	d502      	bpl.n	800ca38 <_printf_float+0x194>
 800ca32:	3301      	adds	r3, #1
 800ca34:	440b      	add	r3, r1
 800ca36:	6123      	str	r3, [r4, #16]
 800ca38:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ca3a:	f04f 0900 	mov.w	r9, #0
 800ca3e:	e7db      	b.n	800c9f8 <_printf_float+0x154>
 800ca40:	b913      	cbnz	r3, 800ca48 <_printf_float+0x1a4>
 800ca42:	6822      	ldr	r2, [r4, #0]
 800ca44:	07d2      	lsls	r2, r2, #31
 800ca46:	d501      	bpl.n	800ca4c <_printf_float+0x1a8>
 800ca48:	3302      	adds	r3, #2
 800ca4a:	e7f4      	b.n	800ca36 <_printf_float+0x192>
 800ca4c:	2301      	movs	r3, #1
 800ca4e:	e7f2      	b.n	800ca36 <_printf_float+0x192>
 800ca50:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ca54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca56:	4299      	cmp	r1, r3
 800ca58:	db05      	blt.n	800ca66 <_printf_float+0x1c2>
 800ca5a:	6823      	ldr	r3, [r4, #0]
 800ca5c:	6121      	str	r1, [r4, #16]
 800ca5e:	07d8      	lsls	r0, r3, #31
 800ca60:	d5ea      	bpl.n	800ca38 <_printf_float+0x194>
 800ca62:	1c4b      	adds	r3, r1, #1
 800ca64:	e7e7      	b.n	800ca36 <_printf_float+0x192>
 800ca66:	2900      	cmp	r1, #0
 800ca68:	bfd4      	ite	le
 800ca6a:	f1c1 0202 	rsble	r2, r1, #2
 800ca6e:	2201      	movgt	r2, #1
 800ca70:	4413      	add	r3, r2
 800ca72:	e7e0      	b.n	800ca36 <_printf_float+0x192>
 800ca74:	6823      	ldr	r3, [r4, #0]
 800ca76:	055a      	lsls	r2, r3, #21
 800ca78:	d407      	bmi.n	800ca8a <_printf_float+0x1e6>
 800ca7a:	6923      	ldr	r3, [r4, #16]
 800ca7c:	4642      	mov	r2, r8
 800ca7e:	4631      	mov	r1, r6
 800ca80:	4628      	mov	r0, r5
 800ca82:	47b8      	blx	r7
 800ca84:	3001      	adds	r0, #1
 800ca86:	d12b      	bne.n	800cae0 <_printf_float+0x23c>
 800ca88:	e767      	b.n	800c95a <_printf_float+0xb6>
 800ca8a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ca8e:	f240 80dd 	bls.w	800cc4c <_printf_float+0x3a8>
 800ca92:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ca96:	2200      	movs	r2, #0
 800ca98:	2300      	movs	r3, #0
 800ca9a:	f7f4 f835 	bl	8000b08 <__aeabi_dcmpeq>
 800ca9e:	2800      	cmp	r0, #0
 800caa0:	d033      	beq.n	800cb0a <_printf_float+0x266>
 800caa2:	4a37      	ldr	r2, [pc, #220]	@ (800cb80 <_printf_float+0x2dc>)
 800caa4:	2301      	movs	r3, #1
 800caa6:	4631      	mov	r1, r6
 800caa8:	4628      	mov	r0, r5
 800caaa:	47b8      	blx	r7
 800caac:	3001      	adds	r0, #1
 800caae:	f43f af54 	beq.w	800c95a <_printf_float+0xb6>
 800cab2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800cab6:	4543      	cmp	r3, r8
 800cab8:	db02      	blt.n	800cac0 <_printf_float+0x21c>
 800caba:	6823      	ldr	r3, [r4, #0]
 800cabc:	07d8      	lsls	r0, r3, #31
 800cabe:	d50f      	bpl.n	800cae0 <_printf_float+0x23c>
 800cac0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cac4:	4631      	mov	r1, r6
 800cac6:	4628      	mov	r0, r5
 800cac8:	47b8      	blx	r7
 800caca:	3001      	adds	r0, #1
 800cacc:	f43f af45 	beq.w	800c95a <_printf_float+0xb6>
 800cad0:	f04f 0900 	mov.w	r9, #0
 800cad4:	f108 38ff 	add.w	r8, r8, #4294967295
 800cad8:	f104 0a1a 	add.w	sl, r4, #26
 800cadc:	45c8      	cmp	r8, r9
 800cade:	dc09      	bgt.n	800caf4 <_printf_float+0x250>
 800cae0:	6823      	ldr	r3, [r4, #0]
 800cae2:	079b      	lsls	r3, r3, #30
 800cae4:	f100 8103 	bmi.w	800ccee <_printf_float+0x44a>
 800cae8:	68e0      	ldr	r0, [r4, #12]
 800caea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800caec:	4298      	cmp	r0, r3
 800caee:	bfb8      	it	lt
 800caf0:	4618      	movlt	r0, r3
 800caf2:	e734      	b.n	800c95e <_printf_float+0xba>
 800caf4:	2301      	movs	r3, #1
 800caf6:	4652      	mov	r2, sl
 800caf8:	4631      	mov	r1, r6
 800cafa:	4628      	mov	r0, r5
 800cafc:	47b8      	blx	r7
 800cafe:	3001      	adds	r0, #1
 800cb00:	f43f af2b 	beq.w	800c95a <_printf_float+0xb6>
 800cb04:	f109 0901 	add.w	r9, r9, #1
 800cb08:	e7e8      	b.n	800cadc <_printf_float+0x238>
 800cb0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	dc39      	bgt.n	800cb84 <_printf_float+0x2e0>
 800cb10:	4a1b      	ldr	r2, [pc, #108]	@ (800cb80 <_printf_float+0x2dc>)
 800cb12:	2301      	movs	r3, #1
 800cb14:	4631      	mov	r1, r6
 800cb16:	4628      	mov	r0, r5
 800cb18:	47b8      	blx	r7
 800cb1a:	3001      	adds	r0, #1
 800cb1c:	f43f af1d 	beq.w	800c95a <_printf_float+0xb6>
 800cb20:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800cb24:	ea59 0303 	orrs.w	r3, r9, r3
 800cb28:	d102      	bne.n	800cb30 <_printf_float+0x28c>
 800cb2a:	6823      	ldr	r3, [r4, #0]
 800cb2c:	07d9      	lsls	r1, r3, #31
 800cb2e:	d5d7      	bpl.n	800cae0 <_printf_float+0x23c>
 800cb30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb34:	4631      	mov	r1, r6
 800cb36:	4628      	mov	r0, r5
 800cb38:	47b8      	blx	r7
 800cb3a:	3001      	adds	r0, #1
 800cb3c:	f43f af0d 	beq.w	800c95a <_printf_float+0xb6>
 800cb40:	f04f 0a00 	mov.w	sl, #0
 800cb44:	f104 0b1a 	add.w	fp, r4, #26
 800cb48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb4a:	425b      	negs	r3, r3
 800cb4c:	4553      	cmp	r3, sl
 800cb4e:	dc01      	bgt.n	800cb54 <_printf_float+0x2b0>
 800cb50:	464b      	mov	r3, r9
 800cb52:	e793      	b.n	800ca7c <_printf_float+0x1d8>
 800cb54:	2301      	movs	r3, #1
 800cb56:	465a      	mov	r2, fp
 800cb58:	4631      	mov	r1, r6
 800cb5a:	4628      	mov	r0, r5
 800cb5c:	47b8      	blx	r7
 800cb5e:	3001      	adds	r0, #1
 800cb60:	f43f aefb 	beq.w	800c95a <_printf_float+0xb6>
 800cb64:	f10a 0a01 	add.w	sl, sl, #1
 800cb68:	e7ee      	b.n	800cb48 <_printf_float+0x2a4>
 800cb6a:	bf00      	nop
 800cb6c:	7fefffff 	.word	0x7fefffff
 800cb70:	08010038 	.word	0x08010038
 800cb74:	08010034 	.word	0x08010034
 800cb78:	08010040 	.word	0x08010040
 800cb7c:	0801003c 	.word	0x0801003c
 800cb80:	08010173 	.word	0x08010173
 800cb84:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cb86:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cb8a:	4553      	cmp	r3, sl
 800cb8c:	bfa8      	it	ge
 800cb8e:	4653      	movge	r3, sl
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	4699      	mov	r9, r3
 800cb94:	dc36      	bgt.n	800cc04 <_printf_float+0x360>
 800cb96:	f04f 0b00 	mov.w	fp, #0
 800cb9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cb9e:	f104 021a 	add.w	r2, r4, #26
 800cba2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cba4:	9306      	str	r3, [sp, #24]
 800cba6:	eba3 0309 	sub.w	r3, r3, r9
 800cbaa:	455b      	cmp	r3, fp
 800cbac:	dc31      	bgt.n	800cc12 <_printf_float+0x36e>
 800cbae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbb0:	459a      	cmp	sl, r3
 800cbb2:	dc3a      	bgt.n	800cc2a <_printf_float+0x386>
 800cbb4:	6823      	ldr	r3, [r4, #0]
 800cbb6:	07da      	lsls	r2, r3, #31
 800cbb8:	d437      	bmi.n	800cc2a <_printf_float+0x386>
 800cbba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbbc:	ebaa 0903 	sub.w	r9, sl, r3
 800cbc0:	9b06      	ldr	r3, [sp, #24]
 800cbc2:	ebaa 0303 	sub.w	r3, sl, r3
 800cbc6:	4599      	cmp	r9, r3
 800cbc8:	bfa8      	it	ge
 800cbca:	4699      	movge	r9, r3
 800cbcc:	f1b9 0f00 	cmp.w	r9, #0
 800cbd0:	dc33      	bgt.n	800cc3a <_printf_float+0x396>
 800cbd2:	f04f 0800 	mov.w	r8, #0
 800cbd6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cbda:	f104 0b1a 	add.w	fp, r4, #26
 800cbde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbe0:	ebaa 0303 	sub.w	r3, sl, r3
 800cbe4:	eba3 0309 	sub.w	r3, r3, r9
 800cbe8:	4543      	cmp	r3, r8
 800cbea:	f77f af79 	ble.w	800cae0 <_printf_float+0x23c>
 800cbee:	2301      	movs	r3, #1
 800cbf0:	465a      	mov	r2, fp
 800cbf2:	4631      	mov	r1, r6
 800cbf4:	4628      	mov	r0, r5
 800cbf6:	47b8      	blx	r7
 800cbf8:	3001      	adds	r0, #1
 800cbfa:	f43f aeae 	beq.w	800c95a <_printf_float+0xb6>
 800cbfe:	f108 0801 	add.w	r8, r8, #1
 800cc02:	e7ec      	b.n	800cbde <_printf_float+0x33a>
 800cc04:	4642      	mov	r2, r8
 800cc06:	4631      	mov	r1, r6
 800cc08:	4628      	mov	r0, r5
 800cc0a:	47b8      	blx	r7
 800cc0c:	3001      	adds	r0, #1
 800cc0e:	d1c2      	bne.n	800cb96 <_printf_float+0x2f2>
 800cc10:	e6a3      	b.n	800c95a <_printf_float+0xb6>
 800cc12:	2301      	movs	r3, #1
 800cc14:	4631      	mov	r1, r6
 800cc16:	4628      	mov	r0, r5
 800cc18:	9206      	str	r2, [sp, #24]
 800cc1a:	47b8      	blx	r7
 800cc1c:	3001      	adds	r0, #1
 800cc1e:	f43f ae9c 	beq.w	800c95a <_printf_float+0xb6>
 800cc22:	9a06      	ldr	r2, [sp, #24]
 800cc24:	f10b 0b01 	add.w	fp, fp, #1
 800cc28:	e7bb      	b.n	800cba2 <_printf_float+0x2fe>
 800cc2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cc2e:	4631      	mov	r1, r6
 800cc30:	4628      	mov	r0, r5
 800cc32:	47b8      	blx	r7
 800cc34:	3001      	adds	r0, #1
 800cc36:	d1c0      	bne.n	800cbba <_printf_float+0x316>
 800cc38:	e68f      	b.n	800c95a <_printf_float+0xb6>
 800cc3a:	9a06      	ldr	r2, [sp, #24]
 800cc3c:	464b      	mov	r3, r9
 800cc3e:	4442      	add	r2, r8
 800cc40:	4631      	mov	r1, r6
 800cc42:	4628      	mov	r0, r5
 800cc44:	47b8      	blx	r7
 800cc46:	3001      	adds	r0, #1
 800cc48:	d1c3      	bne.n	800cbd2 <_printf_float+0x32e>
 800cc4a:	e686      	b.n	800c95a <_printf_float+0xb6>
 800cc4c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cc50:	f1ba 0f01 	cmp.w	sl, #1
 800cc54:	dc01      	bgt.n	800cc5a <_printf_float+0x3b6>
 800cc56:	07db      	lsls	r3, r3, #31
 800cc58:	d536      	bpl.n	800ccc8 <_printf_float+0x424>
 800cc5a:	2301      	movs	r3, #1
 800cc5c:	4642      	mov	r2, r8
 800cc5e:	4631      	mov	r1, r6
 800cc60:	4628      	mov	r0, r5
 800cc62:	47b8      	blx	r7
 800cc64:	3001      	adds	r0, #1
 800cc66:	f43f ae78 	beq.w	800c95a <_printf_float+0xb6>
 800cc6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cc6e:	4631      	mov	r1, r6
 800cc70:	4628      	mov	r0, r5
 800cc72:	47b8      	blx	r7
 800cc74:	3001      	adds	r0, #1
 800cc76:	f43f ae70 	beq.w	800c95a <_printf_float+0xb6>
 800cc7a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cc7e:	2200      	movs	r2, #0
 800cc80:	2300      	movs	r3, #0
 800cc82:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cc86:	f7f3 ff3f 	bl	8000b08 <__aeabi_dcmpeq>
 800cc8a:	b9c0      	cbnz	r0, 800ccbe <_printf_float+0x41a>
 800cc8c:	4653      	mov	r3, sl
 800cc8e:	f108 0201 	add.w	r2, r8, #1
 800cc92:	4631      	mov	r1, r6
 800cc94:	4628      	mov	r0, r5
 800cc96:	47b8      	blx	r7
 800cc98:	3001      	adds	r0, #1
 800cc9a:	d10c      	bne.n	800ccb6 <_printf_float+0x412>
 800cc9c:	e65d      	b.n	800c95a <_printf_float+0xb6>
 800cc9e:	2301      	movs	r3, #1
 800cca0:	465a      	mov	r2, fp
 800cca2:	4631      	mov	r1, r6
 800cca4:	4628      	mov	r0, r5
 800cca6:	47b8      	blx	r7
 800cca8:	3001      	adds	r0, #1
 800ccaa:	f43f ae56 	beq.w	800c95a <_printf_float+0xb6>
 800ccae:	f108 0801 	add.w	r8, r8, #1
 800ccb2:	45d0      	cmp	r8, sl
 800ccb4:	dbf3      	blt.n	800cc9e <_printf_float+0x3fa>
 800ccb6:	464b      	mov	r3, r9
 800ccb8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ccbc:	e6df      	b.n	800ca7e <_printf_float+0x1da>
 800ccbe:	f04f 0800 	mov.w	r8, #0
 800ccc2:	f104 0b1a 	add.w	fp, r4, #26
 800ccc6:	e7f4      	b.n	800ccb2 <_printf_float+0x40e>
 800ccc8:	2301      	movs	r3, #1
 800ccca:	4642      	mov	r2, r8
 800cccc:	e7e1      	b.n	800cc92 <_printf_float+0x3ee>
 800ccce:	2301      	movs	r3, #1
 800ccd0:	464a      	mov	r2, r9
 800ccd2:	4631      	mov	r1, r6
 800ccd4:	4628      	mov	r0, r5
 800ccd6:	47b8      	blx	r7
 800ccd8:	3001      	adds	r0, #1
 800ccda:	f43f ae3e 	beq.w	800c95a <_printf_float+0xb6>
 800ccde:	f108 0801 	add.w	r8, r8, #1
 800cce2:	68e3      	ldr	r3, [r4, #12]
 800cce4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cce6:	1a5b      	subs	r3, r3, r1
 800cce8:	4543      	cmp	r3, r8
 800ccea:	dcf0      	bgt.n	800ccce <_printf_float+0x42a>
 800ccec:	e6fc      	b.n	800cae8 <_printf_float+0x244>
 800ccee:	f04f 0800 	mov.w	r8, #0
 800ccf2:	f104 0919 	add.w	r9, r4, #25
 800ccf6:	e7f4      	b.n	800cce2 <_printf_float+0x43e>

0800ccf8 <_printf_common>:
 800ccf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ccfc:	4616      	mov	r6, r2
 800ccfe:	4698      	mov	r8, r3
 800cd00:	688a      	ldr	r2, [r1, #8]
 800cd02:	690b      	ldr	r3, [r1, #16]
 800cd04:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cd08:	4293      	cmp	r3, r2
 800cd0a:	bfb8      	it	lt
 800cd0c:	4613      	movlt	r3, r2
 800cd0e:	6033      	str	r3, [r6, #0]
 800cd10:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cd14:	4607      	mov	r7, r0
 800cd16:	460c      	mov	r4, r1
 800cd18:	b10a      	cbz	r2, 800cd1e <_printf_common+0x26>
 800cd1a:	3301      	adds	r3, #1
 800cd1c:	6033      	str	r3, [r6, #0]
 800cd1e:	6823      	ldr	r3, [r4, #0]
 800cd20:	0699      	lsls	r1, r3, #26
 800cd22:	bf42      	ittt	mi
 800cd24:	6833      	ldrmi	r3, [r6, #0]
 800cd26:	3302      	addmi	r3, #2
 800cd28:	6033      	strmi	r3, [r6, #0]
 800cd2a:	6825      	ldr	r5, [r4, #0]
 800cd2c:	f015 0506 	ands.w	r5, r5, #6
 800cd30:	d106      	bne.n	800cd40 <_printf_common+0x48>
 800cd32:	f104 0a19 	add.w	sl, r4, #25
 800cd36:	68e3      	ldr	r3, [r4, #12]
 800cd38:	6832      	ldr	r2, [r6, #0]
 800cd3a:	1a9b      	subs	r3, r3, r2
 800cd3c:	42ab      	cmp	r3, r5
 800cd3e:	dc26      	bgt.n	800cd8e <_printf_common+0x96>
 800cd40:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cd44:	6822      	ldr	r2, [r4, #0]
 800cd46:	3b00      	subs	r3, #0
 800cd48:	bf18      	it	ne
 800cd4a:	2301      	movne	r3, #1
 800cd4c:	0692      	lsls	r2, r2, #26
 800cd4e:	d42b      	bmi.n	800cda8 <_printf_common+0xb0>
 800cd50:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cd54:	4641      	mov	r1, r8
 800cd56:	4638      	mov	r0, r7
 800cd58:	47c8      	blx	r9
 800cd5a:	3001      	adds	r0, #1
 800cd5c:	d01e      	beq.n	800cd9c <_printf_common+0xa4>
 800cd5e:	6823      	ldr	r3, [r4, #0]
 800cd60:	6922      	ldr	r2, [r4, #16]
 800cd62:	f003 0306 	and.w	r3, r3, #6
 800cd66:	2b04      	cmp	r3, #4
 800cd68:	bf02      	ittt	eq
 800cd6a:	68e5      	ldreq	r5, [r4, #12]
 800cd6c:	6833      	ldreq	r3, [r6, #0]
 800cd6e:	1aed      	subeq	r5, r5, r3
 800cd70:	68a3      	ldr	r3, [r4, #8]
 800cd72:	bf0c      	ite	eq
 800cd74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cd78:	2500      	movne	r5, #0
 800cd7a:	4293      	cmp	r3, r2
 800cd7c:	bfc4      	itt	gt
 800cd7e:	1a9b      	subgt	r3, r3, r2
 800cd80:	18ed      	addgt	r5, r5, r3
 800cd82:	2600      	movs	r6, #0
 800cd84:	341a      	adds	r4, #26
 800cd86:	42b5      	cmp	r5, r6
 800cd88:	d11a      	bne.n	800cdc0 <_printf_common+0xc8>
 800cd8a:	2000      	movs	r0, #0
 800cd8c:	e008      	b.n	800cda0 <_printf_common+0xa8>
 800cd8e:	2301      	movs	r3, #1
 800cd90:	4652      	mov	r2, sl
 800cd92:	4641      	mov	r1, r8
 800cd94:	4638      	mov	r0, r7
 800cd96:	47c8      	blx	r9
 800cd98:	3001      	adds	r0, #1
 800cd9a:	d103      	bne.n	800cda4 <_printf_common+0xac>
 800cd9c:	f04f 30ff 	mov.w	r0, #4294967295
 800cda0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cda4:	3501      	adds	r5, #1
 800cda6:	e7c6      	b.n	800cd36 <_printf_common+0x3e>
 800cda8:	18e1      	adds	r1, r4, r3
 800cdaa:	1c5a      	adds	r2, r3, #1
 800cdac:	2030      	movs	r0, #48	@ 0x30
 800cdae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cdb2:	4422      	add	r2, r4
 800cdb4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cdb8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cdbc:	3302      	adds	r3, #2
 800cdbe:	e7c7      	b.n	800cd50 <_printf_common+0x58>
 800cdc0:	2301      	movs	r3, #1
 800cdc2:	4622      	mov	r2, r4
 800cdc4:	4641      	mov	r1, r8
 800cdc6:	4638      	mov	r0, r7
 800cdc8:	47c8      	blx	r9
 800cdca:	3001      	adds	r0, #1
 800cdcc:	d0e6      	beq.n	800cd9c <_printf_common+0xa4>
 800cdce:	3601      	adds	r6, #1
 800cdd0:	e7d9      	b.n	800cd86 <_printf_common+0x8e>
	...

0800cdd4 <_printf_i>:
 800cdd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cdd8:	7e0f      	ldrb	r7, [r1, #24]
 800cdda:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cddc:	2f78      	cmp	r7, #120	@ 0x78
 800cdde:	4691      	mov	r9, r2
 800cde0:	4680      	mov	r8, r0
 800cde2:	460c      	mov	r4, r1
 800cde4:	469a      	mov	sl, r3
 800cde6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cdea:	d807      	bhi.n	800cdfc <_printf_i+0x28>
 800cdec:	2f62      	cmp	r7, #98	@ 0x62
 800cdee:	d80a      	bhi.n	800ce06 <_printf_i+0x32>
 800cdf0:	2f00      	cmp	r7, #0
 800cdf2:	f000 80d1 	beq.w	800cf98 <_printf_i+0x1c4>
 800cdf6:	2f58      	cmp	r7, #88	@ 0x58
 800cdf8:	f000 80b8 	beq.w	800cf6c <_printf_i+0x198>
 800cdfc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ce00:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ce04:	e03a      	b.n	800ce7c <_printf_i+0xa8>
 800ce06:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ce0a:	2b15      	cmp	r3, #21
 800ce0c:	d8f6      	bhi.n	800cdfc <_printf_i+0x28>
 800ce0e:	a101      	add	r1, pc, #4	@ (adr r1, 800ce14 <_printf_i+0x40>)
 800ce10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ce14:	0800ce6d 	.word	0x0800ce6d
 800ce18:	0800ce81 	.word	0x0800ce81
 800ce1c:	0800cdfd 	.word	0x0800cdfd
 800ce20:	0800cdfd 	.word	0x0800cdfd
 800ce24:	0800cdfd 	.word	0x0800cdfd
 800ce28:	0800cdfd 	.word	0x0800cdfd
 800ce2c:	0800ce81 	.word	0x0800ce81
 800ce30:	0800cdfd 	.word	0x0800cdfd
 800ce34:	0800cdfd 	.word	0x0800cdfd
 800ce38:	0800cdfd 	.word	0x0800cdfd
 800ce3c:	0800cdfd 	.word	0x0800cdfd
 800ce40:	0800cf7f 	.word	0x0800cf7f
 800ce44:	0800ceab 	.word	0x0800ceab
 800ce48:	0800cf39 	.word	0x0800cf39
 800ce4c:	0800cdfd 	.word	0x0800cdfd
 800ce50:	0800cdfd 	.word	0x0800cdfd
 800ce54:	0800cfa1 	.word	0x0800cfa1
 800ce58:	0800cdfd 	.word	0x0800cdfd
 800ce5c:	0800ceab 	.word	0x0800ceab
 800ce60:	0800cdfd 	.word	0x0800cdfd
 800ce64:	0800cdfd 	.word	0x0800cdfd
 800ce68:	0800cf41 	.word	0x0800cf41
 800ce6c:	6833      	ldr	r3, [r6, #0]
 800ce6e:	1d1a      	adds	r2, r3, #4
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	6032      	str	r2, [r6, #0]
 800ce74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ce78:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ce7c:	2301      	movs	r3, #1
 800ce7e:	e09c      	b.n	800cfba <_printf_i+0x1e6>
 800ce80:	6833      	ldr	r3, [r6, #0]
 800ce82:	6820      	ldr	r0, [r4, #0]
 800ce84:	1d19      	adds	r1, r3, #4
 800ce86:	6031      	str	r1, [r6, #0]
 800ce88:	0606      	lsls	r6, r0, #24
 800ce8a:	d501      	bpl.n	800ce90 <_printf_i+0xbc>
 800ce8c:	681d      	ldr	r5, [r3, #0]
 800ce8e:	e003      	b.n	800ce98 <_printf_i+0xc4>
 800ce90:	0645      	lsls	r5, r0, #25
 800ce92:	d5fb      	bpl.n	800ce8c <_printf_i+0xb8>
 800ce94:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ce98:	2d00      	cmp	r5, #0
 800ce9a:	da03      	bge.n	800cea4 <_printf_i+0xd0>
 800ce9c:	232d      	movs	r3, #45	@ 0x2d
 800ce9e:	426d      	negs	r5, r5
 800cea0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cea4:	4858      	ldr	r0, [pc, #352]	@ (800d008 <_printf_i+0x234>)
 800cea6:	230a      	movs	r3, #10
 800cea8:	e011      	b.n	800cece <_printf_i+0xfa>
 800ceaa:	6821      	ldr	r1, [r4, #0]
 800ceac:	6833      	ldr	r3, [r6, #0]
 800ceae:	0608      	lsls	r0, r1, #24
 800ceb0:	f853 5b04 	ldr.w	r5, [r3], #4
 800ceb4:	d402      	bmi.n	800cebc <_printf_i+0xe8>
 800ceb6:	0649      	lsls	r1, r1, #25
 800ceb8:	bf48      	it	mi
 800ceba:	b2ad      	uxthmi	r5, r5
 800cebc:	2f6f      	cmp	r7, #111	@ 0x6f
 800cebe:	4852      	ldr	r0, [pc, #328]	@ (800d008 <_printf_i+0x234>)
 800cec0:	6033      	str	r3, [r6, #0]
 800cec2:	bf14      	ite	ne
 800cec4:	230a      	movne	r3, #10
 800cec6:	2308      	moveq	r3, #8
 800cec8:	2100      	movs	r1, #0
 800ceca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cece:	6866      	ldr	r6, [r4, #4]
 800ced0:	60a6      	str	r6, [r4, #8]
 800ced2:	2e00      	cmp	r6, #0
 800ced4:	db05      	blt.n	800cee2 <_printf_i+0x10e>
 800ced6:	6821      	ldr	r1, [r4, #0]
 800ced8:	432e      	orrs	r6, r5
 800ceda:	f021 0104 	bic.w	r1, r1, #4
 800cede:	6021      	str	r1, [r4, #0]
 800cee0:	d04b      	beq.n	800cf7a <_printf_i+0x1a6>
 800cee2:	4616      	mov	r6, r2
 800cee4:	fbb5 f1f3 	udiv	r1, r5, r3
 800cee8:	fb03 5711 	mls	r7, r3, r1, r5
 800ceec:	5dc7      	ldrb	r7, [r0, r7]
 800ceee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cef2:	462f      	mov	r7, r5
 800cef4:	42bb      	cmp	r3, r7
 800cef6:	460d      	mov	r5, r1
 800cef8:	d9f4      	bls.n	800cee4 <_printf_i+0x110>
 800cefa:	2b08      	cmp	r3, #8
 800cefc:	d10b      	bne.n	800cf16 <_printf_i+0x142>
 800cefe:	6823      	ldr	r3, [r4, #0]
 800cf00:	07df      	lsls	r7, r3, #31
 800cf02:	d508      	bpl.n	800cf16 <_printf_i+0x142>
 800cf04:	6923      	ldr	r3, [r4, #16]
 800cf06:	6861      	ldr	r1, [r4, #4]
 800cf08:	4299      	cmp	r1, r3
 800cf0a:	bfde      	ittt	le
 800cf0c:	2330      	movle	r3, #48	@ 0x30
 800cf0e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cf12:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cf16:	1b92      	subs	r2, r2, r6
 800cf18:	6122      	str	r2, [r4, #16]
 800cf1a:	f8cd a000 	str.w	sl, [sp]
 800cf1e:	464b      	mov	r3, r9
 800cf20:	aa03      	add	r2, sp, #12
 800cf22:	4621      	mov	r1, r4
 800cf24:	4640      	mov	r0, r8
 800cf26:	f7ff fee7 	bl	800ccf8 <_printf_common>
 800cf2a:	3001      	adds	r0, #1
 800cf2c:	d14a      	bne.n	800cfc4 <_printf_i+0x1f0>
 800cf2e:	f04f 30ff 	mov.w	r0, #4294967295
 800cf32:	b004      	add	sp, #16
 800cf34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf38:	6823      	ldr	r3, [r4, #0]
 800cf3a:	f043 0320 	orr.w	r3, r3, #32
 800cf3e:	6023      	str	r3, [r4, #0]
 800cf40:	4832      	ldr	r0, [pc, #200]	@ (800d00c <_printf_i+0x238>)
 800cf42:	2778      	movs	r7, #120	@ 0x78
 800cf44:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cf48:	6823      	ldr	r3, [r4, #0]
 800cf4a:	6831      	ldr	r1, [r6, #0]
 800cf4c:	061f      	lsls	r7, r3, #24
 800cf4e:	f851 5b04 	ldr.w	r5, [r1], #4
 800cf52:	d402      	bmi.n	800cf5a <_printf_i+0x186>
 800cf54:	065f      	lsls	r7, r3, #25
 800cf56:	bf48      	it	mi
 800cf58:	b2ad      	uxthmi	r5, r5
 800cf5a:	6031      	str	r1, [r6, #0]
 800cf5c:	07d9      	lsls	r1, r3, #31
 800cf5e:	bf44      	itt	mi
 800cf60:	f043 0320 	orrmi.w	r3, r3, #32
 800cf64:	6023      	strmi	r3, [r4, #0]
 800cf66:	b11d      	cbz	r5, 800cf70 <_printf_i+0x19c>
 800cf68:	2310      	movs	r3, #16
 800cf6a:	e7ad      	b.n	800cec8 <_printf_i+0xf4>
 800cf6c:	4826      	ldr	r0, [pc, #152]	@ (800d008 <_printf_i+0x234>)
 800cf6e:	e7e9      	b.n	800cf44 <_printf_i+0x170>
 800cf70:	6823      	ldr	r3, [r4, #0]
 800cf72:	f023 0320 	bic.w	r3, r3, #32
 800cf76:	6023      	str	r3, [r4, #0]
 800cf78:	e7f6      	b.n	800cf68 <_printf_i+0x194>
 800cf7a:	4616      	mov	r6, r2
 800cf7c:	e7bd      	b.n	800cefa <_printf_i+0x126>
 800cf7e:	6833      	ldr	r3, [r6, #0]
 800cf80:	6825      	ldr	r5, [r4, #0]
 800cf82:	6961      	ldr	r1, [r4, #20]
 800cf84:	1d18      	adds	r0, r3, #4
 800cf86:	6030      	str	r0, [r6, #0]
 800cf88:	062e      	lsls	r6, r5, #24
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	d501      	bpl.n	800cf92 <_printf_i+0x1be>
 800cf8e:	6019      	str	r1, [r3, #0]
 800cf90:	e002      	b.n	800cf98 <_printf_i+0x1c4>
 800cf92:	0668      	lsls	r0, r5, #25
 800cf94:	d5fb      	bpl.n	800cf8e <_printf_i+0x1ba>
 800cf96:	8019      	strh	r1, [r3, #0]
 800cf98:	2300      	movs	r3, #0
 800cf9a:	6123      	str	r3, [r4, #16]
 800cf9c:	4616      	mov	r6, r2
 800cf9e:	e7bc      	b.n	800cf1a <_printf_i+0x146>
 800cfa0:	6833      	ldr	r3, [r6, #0]
 800cfa2:	1d1a      	adds	r2, r3, #4
 800cfa4:	6032      	str	r2, [r6, #0]
 800cfa6:	681e      	ldr	r6, [r3, #0]
 800cfa8:	6862      	ldr	r2, [r4, #4]
 800cfaa:	2100      	movs	r1, #0
 800cfac:	4630      	mov	r0, r6
 800cfae:	f7f3 f92f 	bl	8000210 <memchr>
 800cfb2:	b108      	cbz	r0, 800cfb8 <_printf_i+0x1e4>
 800cfb4:	1b80      	subs	r0, r0, r6
 800cfb6:	6060      	str	r0, [r4, #4]
 800cfb8:	6863      	ldr	r3, [r4, #4]
 800cfba:	6123      	str	r3, [r4, #16]
 800cfbc:	2300      	movs	r3, #0
 800cfbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cfc2:	e7aa      	b.n	800cf1a <_printf_i+0x146>
 800cfc4:	6923      	ldr	r3, [r4, #16]
 800cfc6:	4632      	mov	r2, r6
 800cfc8:	4649      	mov	r1, r9
 800cfca:	4640      	mov	r0, r8
 800cfcc:	47d0      	blx	sl
 800cfce:	3001      	adds	r0, #1
 800cfd0:	d0ad      	beq.n	800cf2e <_printf_i+0x15a>
 800cfd2:	6823      	ldr	r3, [r4, #0]
 800cfd4:	079b      	lsls	r3, r3, #30
 800cfd6:	d413      	bmi.n	800d000 <_printf_i+0x22c>
 800cfd8:	68e0      	ldr	r0, [r4, #12]
 800cfda:	9b03      	ldr	r3, [sp, #12]
 800cfdc:	4298      	cmp	r0, r3
 800cfde:	bfb8      	it	lt
 800cfe0:	4618      	movlt	r0, r3
 800cfe2:	e7a6      	b.n	800cf32 <_printf_i+0x15e>
 800cfe4:	2301      	movs	r3, #1
 800cfe6:	4632      	mov	r2, r6
 800cfe8:	4649      	mov	r1, r9
 800cfea:	4640      	mov	r0, r8
 800cfec:	47d0      	blx	sl
 800cfee:	3001      	adds	r0, #1
 800cff0:	d09d      	beq.n	800cf2e <_printf_i+0x15a>
 800cff2:	3501      	adds	r5, #1
 800cff4:	68e3      	ldr	r3, [r4, #12]
 800cff6:	9903      	ldr	r1, [sp, #12]
 800cff8:	1a5b      	subs	r3, r3, r1
 800cffa:	42ab      	cmp	r3, r5
 800cffc:	dcf2      	bgt.n	800cfe4 <_printf_i+0x210>
 800cffe:	e7eb      	b.n	800cfd8 <_printf_i+0x204>
 800d000:	2500      	movs	r5, #0
 800d002:	f104 0619 	add.w	r6, r4, #25
 800d006:	e7f5      	b.n	800cff4 <_printf_i+0x220>
 800d008:	08010044 	.word	0x08010044
 800d00c:	08010055 	.word	0x08010055

0800d010 <std>:
 800d010:	2300      	movs	r3, #0
 800d012:	b510      	push	{r4, lr}
 800d014:	4604      	mov	r4, r0
 800d016:	e9c0 3300 	strd	r3, r3, [r0]
 800d01a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d01e:	6083      	str	r3, [r0, #8]
 800d020:	8181      	strh	r1, [r0, #12]
 800d022:	6643      	str	r3, [r0, #100]	@ 0x64
 800d024:	81c2      	strh	r2, [r0, #14]
 800d026:	6183      	str	r3, [r0, #24]
 800d028:	4619      	mov	r1, r3
 800d02a:	2208      	movs	r2, #8
 800d02c:	305c      	adds	r0, #92	@ 0x5c
 800d02e:	f000 f99b 	bl	800d368 <memset>
 800d032:	4b0d      	ldr	r3, [pc, #52]	@ (800d068 <std+0x58>)
 800d034:	6263      	str	r3, [r4, #36]	@ 0x24
 800d036:	4b0d      	ldr	r3, [pc, #52]	@ (800d06c <std+0x5c>)
 800d038:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d03a:	4b0d      	ldr	r3, [pc, #52]	@ (800d070 <std+0x60>)
 800d03c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d03e:	4b0d      	ldr	r3, [pc, #52]	@ (800d074 <std+0x64>)
 800d040:	6323      	str	r3, [r4, #48]	@ 0x30
 800d042:	4b0d      	ldr	r3, [pc, #52]	@ (800d078 <std+0x68>)
 800d044:	6224      	str	r4, [r4, #32]
 800d046:	429c      	cmp	r4, r3
 800d048:	d006      	beq.n	800d058 <std+0x48>
 800d04a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d04e:	4294      	cmp	r4, r2
 800d050:	d002      	beq.n	800d058 <std+0x48>
 800d052:	33d0      	adds	r3, #208	@ 0xd0
 800d054:	429c      	cmp	r4, r3
 800d056:	d105      	bne.n	800d064 <std+0x54>
 800d058:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d05c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d060:	f000 b9fe 	b.w	800d460 <__retarget_lock_init_recursive>
 800d064:	bd10      	pop	{r4, pc}
 800d066:	bf00      	nop
 800d068:	0800d29d 	.word	0x0800d29d
 800d06c:	0800d2c3 	.word	0x0800d2c3
 800d070:	0800d2fb 	.word	0x0800d2fb
 800d074:	0800d31f 	.word	0x0800d31f
 800d078:	20001110 	.word	0x20001110

0800d07c <stdio_exit_handler>:
 800d07c:	4a02      	ldr	r2, [pc, #8]	@ (800d088 <stdio_exit_handler+0xc>)
 800d07e:	4903      	ldr	r1, [pc, #12]	@ (800d08c <stdio_exit_handler+0x10>)
 800d080:	4803      	ldr	r0, [pc, #12]	@ (800d090 <stdio_exit_handler+0x14>)
 800d082:	f000 b869 	b.w	800d158 <_fwalk_sglue>
 800d086:	bf00      	nop
 800d088:	2000088c 	.word	0x2000088c
 800d08c:	0800f401 	.word	0x0800f401
 800d090:	2000089c 	.word	0x2000089c

0800d094 <cleanup_stdio>:
 800d094:	6841      	ldr	r1, [r0, #4]
 800d096:	4b0c      	ldr	r3, [pc, #48]	@ (800d0c8 <cleanup_stdio+0x34>)
 800d098:	4299      	cmp	r1, r3
 800d09a:	b510      	push	{r4, lr}
 800d09c:	4604      	mov	r4, r0
 800d09e:	d001      	beq.n	800d0a4 <cleanup_stdio+0x10>
 800d0a0:	f002 f9ae 	bl	800f400 <_fflush_r>
 800d0a4:	68a1      	ldr	r1, [r4, #8]
 800d0a6:	4b09      	ldr	r3, [pc, #36]	@ (800d0cc <cleanup_stdio+0x38>)
 800d0a8:	4299      	cmp	r1, r3
 800d0aa:	d002      	beq.n	800d0b2 <cleanup_stdio+0x1e>
 800d0ac:	4620      	mov	r0, r4
 800d0ae:	f002 f9a7 	bl	800f400 <_fflush_r>
 800d0b2:	68e1      	ldr	r1, [r4, #12]
 800d0b4:	4b06      	ldr	r3, [pc, #24]	@ (800d0d0 <cleanup_stdio+0x3c>)
 800d0b6:	4299      	cmp	r1, r3
 800d0b8:	d004      	beq.n	800d0c4 <cleanup_stdio+0x30>
 800d0ba:	4620      	mov	r0, r4
 800d0bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d0c0:	f002 b99e 	b.w	800f400 <_fflush_r>
 800d0c4:	bd10      	pop	{r4, pc}
 800d0c6:	bf00      	nop
 800d0c8:	20001110 	.word	0x20001110
 800d0cc:	20001178 	.word	0x20001178
 800d0d0:	200011e0 	.word	0x200011e0

0800d0d4 <global_stdio_init.part.0>:
 800d0d4:	b510      	push	{r4, lr}
 800d0d6:	4b0b      	ldr	r3, [pc, #44]	@ (800d104 <global_stdio_init.part.0+0x30>)
 800d0d8:	4c0b      	ldr	r4, [pc, #44]	@ (800d108 <global_stdio_init.part.0+0x34>)
 800d0da:	4a0c      	ldr	r2, [pc, #48]	@ (800d10c <global_stdio_init.part.0+0x38>)
 800d0dc:	601a      	str	r2, [r3, #0]
 800d0de:	4620      	mov	r0, r4
 800d0e0:	2200      	movs	r2, #0
 800d0e2:	2104      	movs	r1, #4
 800d0e4:	f7ff ff94 	bl	800d010 <std>
 800d0e8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d0ec:	2201      	movs	r2, #1
 800d0ee:	2109      	movs	r1, #9
 800d0f0:	f7ff ff8e 	bl	800d010 <std>
 800d0f4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d0f8:	2202      	movs	r2, #2
 800d0fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d0fe:	2112      	movs	r1, #18
 800d100:	f7ff bf86 	b.w	800d010 <std>
 800d104:	20001248 	.word	0x20001248
 800d108:	20001110 	.word	0x20001110
 800d10c:	0800d07d 	.word	0x0800d07d

0800d110 <__sfp_lock_acquire>:
 800d110:	4801      	ldr	r0, [pc, #4]	@ (800d118 <__sfp_lock_acquire+0x8>)
 800d112:	f000 b9a6 	b.w	800d462 <__retarget_lock_acquire_recursive>
 800d116:	bf00      	nop
 800d118:	20001251 	.word	0x20001251

0800d11c <__sfp_lock_release>:
 800d11c:	4801      	ldr	r0, [pc, #4]	@ (800d124 <__sfp_lock_release+0x8>)
 800d11e:	f000 b9a1 	b.w	800d464 <__retarget_lock_release_recursive>
 800d122:	bf00      	nop
 800d124:	20001251 	.word	0x20001251

0800d128 <__sinit>:
 800d128:	b510      	push	{r4, lr}
 800d12a:	4604      	mov	r4, r0
 800d12c:	f7ff fff0 	bl	800d110 <__sfp_lock_acquire>
 800d130:	6a23      	ldr	r3, [r4, #32]
 800d132:	b11b      	cbz	r3, 800d13c <__sinit+0x14>
 800d134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d138:	f7ff bff0 	b.w	800d11c <__sfp_lock_release>
 800d13c:	4b04      	ldr	r3, [pc, #16]	@ (800d150 <__sinit+0x28>)
 800d13e:	6223      	str	r3, [r4, #32]
 800d140:	4b04      	ldr	r3, [pc, #16]	@ (800d154 <__sinit+0x2c>)
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	2b00      	cmp	r3, #0
 800d146:	d1f5      	bne.n	800d134 <__sinit+0xc>
 800d148:	f7ff ffc4 	bl	800d0d4 <global_stdio_init.part.0>
 800d14c:	e7f2      	b.n	800d134 <__sinit+0xc>
 800d14e:	bf00      	nop
 800d150:	0800d095 	.word	0x0800d095
 800d154:	20001248 	.word	0x20001248

0800d158 <_fwalk_sglue>:
 800d158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d15c:	4607      	mov	r7, r0
 800d15e:	4688      	mov	r8, r1
 800d160:	4614      	mov	r4, r2
 800d162:	2600      	movs	r6, #0
 800d164:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d168:	f1b9 0901 	subs.w	r9, r9, #1
 800d16c:	d505      	bpl.n	800d17a <_fwalk_sglue+0x22>
 800d16e:	6824      	ldr	r4, [r4, #0]
 800d170:	2c00      	cmp	r4, #0
 800d172:	d1f7      	bne.n	800d164 <_fwalk_sglue+0xc>
 800d174:	4630      	mov	r0, r6
 800d176:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d17a:	89ab      	ldrh	r3, [r5, #12]
 800d17c:	2b01      	cmp	r3, #1
 800d17e:	d907      	bls.n	800d190 <_fwalk_sglue+0x38>
 800d180:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d184:	3301      	adds	r3, #1
 800d186:	d003      	beq.n	800d190 <_fwalk_sglue+0x38>
 800d188:	4629      	mov	r1, r5
 800d18a:	4638      	mov	r0, r7
 800d18c:	47c0      	blx	r8
 800d18e:	4306      	orrs	r6, r0
 800d190:	3568      	adds	r5, #104	@ 0x68
 800d192:	e7e9      	b.n	800d168 <_fwalk_sglue+0x10>

0800d194 <sniprintf>:
 800d194:	b40c      	push	{r2, r3}
 800d196:	b530      	push	{r4, r5, lr}
 800d198:	4b18      	ldr	r3, [pc, #96]	@ (800d1fc <sniprintf+0x68>)
 800d19a:	1e0c      	subs	r4, r1, #0
 800d19c:	681d      	ldr	r5, [r3, #0]
 800d19e:	b09d      	sub	sp, #116	@ 0x74
 800d1a0:	da08      	bge.n	800d1b4 <sniprintf+0x20>
 800d1a2:	238b      	movs	r3, #139	@ 0x8b
 800d1a4:	602b      	str	r3, [r5, #0]
 800d1a6:	f04f 30ff 	mov.w	r0, #4294967295
 800d1aa:	b01d      	add	sp, #116	@ 0x74
 800d1ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d1b0:	b002      	add	sp, #8
 800d1b2:	4770      	bx	lr
 800d1b4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d1b8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d1bc:	f04f 0300 	mov.w	r3, #0
 800d1c0:	931b      	str	r3, [sp, #108]	@ 0x6c
 800d1c2:	bf14      	ite	ne
 800d1c4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d1c8:	4623      	moveq	r3, r4
 800d1ca:	9304      	str	r3, [sp, #16]
 800d1cc:	9307      	str	r3, [sp, #28]
 800d1ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d1d2:	9002      	str	r0, [sp, #8]
 800d1d4:	9006      	str	r0, [sp, #24]
 800d1d6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d1da:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d1dc:	ab21      	add	r3, sp, #132	@ 0x84
 800d1de:	a902      	add	r1, sp, #8
 800d1e0:	4628      	mov	r0, r5
 800d1e2:	9301      	str	r3, [sp, #4]
 800d1e4:	f001 fc6e 	bl	800eac4 <_svfiprintf_r>
 800d1e8:	1c43      	adds	r3, r0, #1
 800d1ea:	bfbc      	itt	lt
 800d1ec:	238b      	movlt	r3, #139	@ 0x8b
 800d1ee:	602b      	strlt	r3, [r5, #0]
 800d1f0:	2c00      	cmp	r4, #0
 800d1f2:	d0da      	beq.n	800d1aa <sniprintf+0x16>
 800d1f4:	9b02      	ldr	r3, [sp, #8]
 800d1f6:	2200      	movs	r2, #0
 800d1f8:	701a      	strb	r2, [r3, #0]
 800d1fa:	e7d6      	b.n	800d1aa <sniprintf+0x16>
 800d1fc:	20000898 	.word	0x20000898

0800d200 <siprintf>:
 800d200:	b40e      	push	{r1, r2, r3}
 800d202:	b510      	push	{r4, lr}
 800d204:	b09d      	sub	sp, #116	@ 0x74
 800d206:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d208:	9002      	str	r0, [sp, #8]
 800d20a:	9006      	str	r0, [sp, #24]
 800d20c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d210:	480a      	ldr	r0, [pc, #40]	@ (800d23c <siprintf+0x3c>)
 800d212:	9107      	str	r1, [sp, #28]
 800d214:	9104      	str	r1, [sp, #16]
 800d216:	490a      	ldr	r1, [pc, #40]	@ (800d240 <siprintf+0x40>)
 800d218:	f853 2b04 	ldr.w	r2, [r3], #4
 800d21c:	9105      	str	r1, [sp, #20]
 800d21e:	2400      	movs	r4, #0
 800d220:	a902      	add	r1, sp, #8
 800d222:	6800      	ldr	r0, [r0, #0]
 800d224:	9301      	str	r3, [sp, #4]
 800d226:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d228:	f001 fc4c 	bl	800eac4 <_svfiprintf_r>
 800d22c:	9b02      	ldr	r3, [sp, #8]
 800d22e:	701c      	strb	r4, [r3, #0]
 800d230:	b01d      	add	sp, #116	@ 0x74
 800d232:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d236:	b003      	add	sp, #12
 800d238:	4770      	bx	lr
 800d23a:	bf00      	nop
 800d23c:	20000898 	.word	0x20000898
 800d240:	ffff0208 	.word	0xffff0208

0800d244 <siscanf>:
 800d244:	b40e      	push	{r1, r2, r3}
 800d246:	b570      	push	{r4, r5, r6, lr}
 800d248:	b09d      	sub	sp, #116	@ 0x74
 800d24a:	ac21      	add	r4, sp, #132	@ 0x84
 800d24c:	2500      	movs	r5, #0
 800d24e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800d252:	f854 6b04 	ldr.w	r6, [r4], #4
 800d256:	f8ad 2014 	strh.w	r2, [sp, #20]
 800d25a:	951b      	str	r5, [sp, #108]	@ 0x6c
 800d25c:	9002      	str	r0, [sp, #8]
 800d25e:	9006      	str	r0, [sp, #24]
 800d260:	f7f3 f826 	bl	80002b0 <strlen>
 800d264:	4b0b      	ldr	r3, [pc, #44]	@ (800d294 <siscanf+0x50>)
 800d266:	9003      	str	r0, [sp, #12]
 800d268:	9007      	str	r0, [sp, #28]
 800d26a:	480b      	ldr	r0, [pc, #44]	@ (800d298 <siscanf+0x54>)
 800d26c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d26e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d272:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d276:	4632      	mov	r2, r6
 800d278:	4623      	mov	r3, r4
 800d27a:	a902      	add	r1, sp, #8
 800d27c:	6800      	ldr	r0, [r0, #0]
 800d27e:	950f      	str	r5, [sp, #60]	@ 0x3c
 800d280:	9514      	str	r5, [sp, #80]	@ 0x50
 800d282:	9401      	str	r4, [sp, #4]
 800d284:	f001 fd74 	bl	800ed70 <__ssvfiscanf_r>
 800d288:	b01d      	add	sp, #116	@ 0x74
 800d28a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d28e:	b003      	add	sp, #12
 800d290:	4770      	bx	lr
 800d292:	bf00      	nop
 800d294:	0800d2bf 	.word	0x0800d2bf
 800d298:	20000898 	.word	0x20000898

0800d29c <__sread>:
 800d29c:	b510      	push	{r4, lr}
 800d29e:	460c      	mov	r4, r1
 800d2a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2a4:	f000 f88e 	bl	800d3c4 <_read_r>
 800d2a8:	2800      	cmp	r0, #0
 800d2aa:	bfab      	itete	ge
 800d2ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d2ae:	89a3      	ldrhlt	r3, [r4, #12]
 800d2b0:	181b      	addge	r3, r3, r0
 800d2b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d2b6:	bfac      	ite	ge
 800d2b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d2ba:	81a3      	strhlt	r3, [r4, #12]
 800d2bc:	bd10      	pop	{r4, pc}

0800d2be <__seofread>:
 800d2be:	2000      	movs	r0, #0
 800d2c0:	4770      	bx	lr

0800d2c2 <__swrite>:
 800d2c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2c6:	461f      	mov	r7, r3
 800d2c8:	898b      	ldrh	r3, [r1, #12]
 800d2ca:	05db      	lsls	r3, r3, #23
 800d2cc:	4605      	mov	r5, r0
 800d2ce:	460c      	mov	r4, r1
 800d2d0:	4616      	mov	r6, r2
 800d2d2:	d505      	bpl.n	800d2e0 <__swrite+0x1e>
 800d2d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2d8:	2302      	movs	r3, #2
 800d2da:	2200      	movs	r2, #0
 800d2dc:	f000 f860 	bl	800d3a0 <_lseek_r>
 800d2e0:	89a3      	ldrh	r3, [r4, #12]
 800d2e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d2e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d2ea:	81a3      	strh	r3, [r4, #12]
 800d2ec:	4632      	mov	r2, r6
 800d2ee:	463b      	mov	r3, r7
 800d2f0:	4628      	mov	r0, r5
 800d2f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d2f6:	f000 b877 	b.w	800d3e8 <_write_r>

0800d2fa <__sseek>:
 800d2fa:	b510      	push	{r4, lr}
 800d2fc:	460c      	mov	r4, r1
 800d2fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d302:	f000 f84d 	bl	800d3a0 <_lseek_r>
 800d306:	1c43      	adds	r3, r0, #1
 800d308:	89a3      	ldrh	r3, [r4, #12]
 800d30a:	bf15      	itete	ne
 800d30c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d30e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d312:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d316:	81a3      	strheq	r3, [r4, #12]
 800d318:	bf18      	it	ne
 800d31a:	81a3      	strhne	r3, [r4, #12]
 800d31c:	bd10      	pop	{r4, pc}

0800d31e <__sclose>:
 800d31e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d322:	f000 b82d 	b.w	800d380 <_close_r>
	...

0800d328 <_vsiprintf_r>:
 800d328:	b510      	push	{r4, lr}
 800d32a:	b09a      	sub	sp, #104	@ 0x68
 800d32c:	2400      	movs	r4, #0
 800d32e:	9100      	str	r1, [sp, #0]
 800d330:	9104      	str	r1, [sp, #16]
 800d332:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d336:	9105      	str	r1, [sp, #20]
 800d338:	9102      	str	r1, [sp, #8]
 800d33a:	4905      	ldr	r1, [pc, #20]	@ (800d350 <_vsiprintf_r+0x28>)
 800d33c:	9103      	str	r1, [sp, #12]
 800d33e:	4669      	mov	r1, sp
 800d340:	9419      	str	r4, [sp, #100]	@ 0x64
 800d342:	f001 fbbf 	bl	800eac4 <_svfiprintf_r>
 800d346:	9b00      	ldr	r3, [sp, #0]
 800d348:	701c      	strb	r4, [r3, #0]
 800d34a:	b01a      	add	sp, #104	@ 0x68
 800d34c:	bd10      	pop	{r4, pc}
 800d34e:	bf00      	nop
 800d350:	ffff0208 	.word	0xffff0208

0800d354 <vsiprintf>:
 800d354:	4613      	mov	r3, r2
 800d356:	460a      	mov	r2, r1
 800d358:	4601      	mov	r1, r0
 800d35a:	4802      	ldr	r0, [pc, #8]	@ (800d364 <vsiprintf+0x10>)
 800d35c:	6800      	ldr	r0, [r0, #0]
 800d35e:	f7ff bfe3 	b.w	800d328 <_vsiprintf_r>
 800d362:	bf00      	nop
 800d364:	20000898 	.word	0x20000898

0800d368 <memset>:
 800d368:	4402      	add	r2, r0
 800d36a:	4603      	mov	r3, r0
 800d36c:	4293      	cmp	r3, r2
 800d36e:	d100      	bne.n	800d372 <memset+0xa>
 800d370:	4770      	bx	lr
 800d372:	f803 1b01 	strb.w	r1, [r3], #1
 800d376:	e7f9      	b.n	800d36c <memset+0x4>

0800d378 <_localeconv_r>:
 800d378:	4800      	ldr	r0, [pc, #0]	@ (800d37c <_localeconv_r+0x4>)
 800d37a:	4770      	bx	lr
 800d37c:	200009d8 	.word	0x200009d8

0800d380 <_close_r>:
 800d380:	b538      	push	{r3, r4, r5, lr}
 800d382:	4d06      	ldr	r5, [pc, #24]	@ (800d39c <_close_r+0x1c>)
 800d384:	2300      	movs	r3, #0
 800d386:	4604      	mov	r4, r0
 800d388:	4608      	mov	r0, r1
 800d38a:	602b      	str	r3, [r5, #0]
 800d38c:	f7f7 f83e 	bl	800440c <_close>
 800d390:	1c43      	adds	r3, r0, #1
 800d392:	d102      	bne.n	800d39a <_close_r+0x1a>
 800d394:	682b      	ldr	r3, [r5, #0]
 800d396:	b103      	cbz	r3, 800d39a <_close_r+0x1a>
 800d398:	6023      	str	r3, [r4, #0]
 800d39a:	bd38      	pop	{r3, r4, r5, pc}
 800d39c:	2000124c 	.word	0x2000124c

0800d3a0 <_lseek_r>:
 800d3a0:	b538      	push	{r3, r4, r5, lr}
 800d3a2:	4d07      	ldr	r5, [pc, #28]	@ (800d3c0 <_lseek_r+0x20>)
 800d3a4:	4604      	mov	r4, r0
 800d3a6:	4608      	mov	r0, r1
 800d3a8:	4611      	mov	r1, r2
 800d3aa:	2200      	movs	r2, #0
 800d3ac:	602a      	str	r2, [r5, #0]
 800d3ae:	461a      	mov	r2, r3
 800d3b0:	f7f7 f853 	bl	800445a <_lseek>
 800d3b4:	1c43      	adds	r3, r0, #1
 800d3b6:	d102      	bne.n	800d3be <_lseek_r+0x1e>
 800d3b8:	682b      	ldr	r3, [r5, #0]
 800d3ba:	b103      	cbz	r3, 800d3be <_lseek_r+0x1e>
 800d3bc:	6023      	str	r3, [r4, #0]
 800d3be:	bd38      	pop	{r3, r4, r5, pc}
 800d3c0:	2000124c 	.word	0x2000124c

0800d3c4 <_read_r>:
 800d3c4:	b538      	push	{r3, r4, r5, lr}
 800d3c6:	4d07      	ldr	r5, [pc, #28]	@ (800d3e4 <_read_r+0x20>)
 800d3c8:	4604      	mov	r4, r0
 800d3ca:	4608      	mov	r0, r1
 800d3cc:	4611      	mov	r1, r2
 800d3ce:	2200      	movs	r2, #0
 800d3d0:	602a      	str	r2, [r5, #0]
 800d3d2:	461a      	mov	r2, r3
 800d3d4:	f7f6 ffe1 	bl	800439a <_read>
 800d3d8:	1c43      	adds	r3, r0, #1
 800d3da:	d102      	bne.n	800d3e2 <_read_r+0x1e>
 800d3dc:	682b      	ldr	r3, [r5, #0]
 800d3de:	b103      	cbz	r3, 800d3e2 <_read_r+0x1e>
 800d3e0:	6023      	str	r3, [r4, #0]
 800d3e2:	bd38      	pop	{r3, r4, r5, pc}
 800d3e4:	2000124c 	.word	0x2000124c

0800d3e8 <_write_r>:
 800d3e8:	b538      	push	{r3, r4, r5, lr}
 800d3ea:	4d07      	ldr	r5, [pc, #28]	@ (800d408 <_write_r+0x20>)
 800d3ec:	4604      	mov	r4, r0
 800d3ee:	4608      	mov	r0, r1
 800d3f0:	4611      	mov	r1, r2
 800d3f2:	2200      	movs	r2, #0
 800d3f4:	602a      	str	r2, [r5, #0]
 800d3f6:	461a      	mov	r2, r3
 800d3f8:	f7f6 ffec 	bl	80043d4 <_write>
 800d3fc:	1c43      	adds	r3, r0, #1
 800d3fe:	d102      	bne.n	800d406 <_write_r+0x1e>
 800d400:	682b      	ldr	r3, [r5, #0]
 800d402:	b103      	cbz	r3, 800d406 <_write_r+0x1e>
 800d404:	6023      	str	r3, [r4, #0]
 800d406:	bd38      	pop	{r3, r4, r5, pc}
 800d408:	2000124c 	.word	0x2000124c

0800d40c <__errno>:
 800d40c:	4b01      	ldr	r3, [pc, #4]	@ (800d414 <__errno+0x8>)
 800d40e:	6818      	ldr	r0, [r3, #0]
 800d410:	4770      	bx	lr
 800d412:	bf00      	nop
 800d414:	20000898 	.word	0x20000898

0800d418 <__libc_init_array>:
 800d418:	b570      	push	{r4, r5, r6, lr}
 800d41a:	4d0d      	ldr	r5, [pc, #52]	@ (800d450 <__libc_init_array+0x38>)
 800d41c:	4c0d      	ldr	r4, [pc, #52]	@ (800d454 <__libc_init_array+0x3c>)
 800d41e:	1b64      	subs	r4, r4, r5
 800d420:	10a4      	asrs	r4, r4, #2
 800d422:	2600      	movs	r6, #0
 800d424:	42a6      	cmp	r6, r4
 800d426:	d109      	bne.n	800d43c <__libc_init_array+0x24>
 800d428:	4d0b      	ldr	r5, [pc, #44]	@ (800d458 <__libc_init_array+0x40>)
 800d42a:	4c0c      	ldr	r4, [pc, #48]	@ (800d45c <__libc_init_array+0x44>)
 800d42c:	f002 fce6 	bl	800fdfc <_init>
 800d430:	1b64      	subs	r4, r4, r5
 800d432:	10a4      	asrs	r4, r4, #2
 800d434:	2600      	movs	r6, #0
 800d436:	42a6      	cmp	r6, r4
 800d438:	d105      	bne.n	800d446 <__libc_init_array+0x2e>
 800d43a:	bd70      	pop	{r4, r5, r6, pc}
 800d43c:	f855 3b04 	ldr.w	r3, [r5], #4
 800d440:	4798      	blx	r3
 800d442:	3601      	adds	r6, #1
 800d444:	e7ee      	b.n	800d424 <__libc_init_array+0xc>
 800d446:	f855 3b04 	ldr.w	r3, [r5], #4
 800d44a:	4798      	blx	r3
 800d44c:	3601      	adds	r6, #1
 800d44e:	e7f2      	b.n	800d436 <__libc_init_array+0x1e>
 800d450:	080103cc 	.word	0x080103cc
 800d454:	080103cc 	.word	0x080103cc
 800d458:	080103cc 	.word	0x080103cc
 800d45c:	080103d0 	.word	0x080103d0

0800d460 <__retarget_lock_init_recursive>:
 800d460:	4770      	bx	lr

0800d462 <__retarget_lock_acquire_recursive>:
 800d462:	4770      	bx	lr

0800d464 <__retarget_lock_release_recursive>:
 800d464:	4770      	bx	lr

0800d466 <quorem>:
 800d466:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d46a:	6903      	ldr	r3, [r0, #16]
 800d46c:	690c      	ldr	r4, [r1, #16]
 800d46e:	42a3      	cmp	r3, r4
 800d470:	4607      	mov	r7, r0
 800d472:	db7e      	blt.n	800d572 <quorem+0x10c>
 800d474:	3c01      	subs	r4, #1
 800d476:	f101 0814 	add.w	r8, r1, #20
 800d47a:	00a3      	lsls	r3, r4, #2
 800d47c:	f100 0514 	add.w	r5, r0, #20
 800d480:	9300      	str	r3, [sp, #0]
 800d482:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d486:	9301      	str	r3, [sp, #4]
 800d488:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d48c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d490:	3301      	adds	r3, #1
 800d492:	429a      	cmp	r2, r3
 800d494:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d498:	fbb2 f6f3 	udiv	r6, r2, r3
 800d49c:	d32e      	bcc.n	800d4fc <quorem+0x96>
 800d49e:	f04f 0a00 	mov.w	sl, #0
 800d4a2:	46c4      	mov	ip, r8
 800d4a4:	46ae      	mov	lr, r5
 800d4a6:	46d3      	mov	fp, sl
 800d4a8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d4ac:	b298      	uxth	r0, r3
 800d4ae:	fb06 a000 	mla	r0, r6, r0, sl
 800d4b2:	0c02      	lsrs	r2, r0, #16
 800d4b4:	0c1b      	lsrs	r3, r3, #16
 800d4b6:	fb06 2303 	mla	r3, r6, r3, r2
 800d4ba:	f8de 2000 	ldr.w	r2, [lr]
 800d4be:	b280      	uxth	r0, r0
 800d4c0:	b292      	uxth	r2, r2
 800d4c2:	1a12      	subs	r2, r2, r0
 800d4c4:	445a      	add	r2, fp
 800d4c6:	f8de 0000 	ldr.w	r0, [lr]
 800d4ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d4ce:	b29b      	uxth	r3, r3
 800d4d0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d4d4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d4d8:	b292      	uxth	r2, r2
 800d4da:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d4de:	45e1      	cmp	r9, ip
 800d4e0:	f84e 2b04 	str.w	r2, [lr], #4
 800d4e4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d4e8:	d2de      	bcs.n	800d4a8 <quorem+0x42>
 800d4ea:	9b00      	ldr	r3, [sp, #0]
 800d4ec:	58eb      	ldr	r3, [r5, r3]
 800d4ee:	b92b      	cbnz	r3, 800d4fc <quorem+0x96>
 800d4f0:	9b01      	ldr	r3, [sp, #4]
 800d4f2:	3b04      	subs	r3, #4
 800d4f4:	429d      	cmp	r5, r3
 800d4f6:	461a      	mov	r2, r3
 800d4f8:	d32f      	bcc.n	800d55a <quorem+0xf4>
 800d4fa:	613c      	str	r4, [r7, #16]
 800d4fc:	4638      	mov	r0, r7
 800d4fe:	f001 f97d 	bl	800e7fc <__mcmp>
 800d502:	2800      	cmp	r0, #0
 800d504:	db25      	blt.n	800d552 <quorem+0xec>
 800d506:	4629      	mov	r1, r5
 800d508:	2000      	movs	r0, #0
 800d50a:	f858 2b04 	ldr.w	r2, [r8], #4
 800d50e:	f8d1 c000 	ldr.w	ip, [r1]
 800d512:	fa1f fe82 	uxth.w	lr, r2
 800d516:	fa1f f38c 	uxth.w	r3, ip
 800d51a:	eba3 030e 	sub.w	r3, r3, lr
 800d51e:	4403      	add	r3, r0
 800d520:	0c12      	lsrs	r2, r2, #16
 800d522:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d526:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d52a:	b29b      	uxth	r3, r3
 800d52c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d530:	45c1      	cmp	r9, r8
 800d532:	f841 3b04 	str.w	r3, [r1], #4
 800d536:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d53a:	d2e6      	bcs.n	800d50a <quorem+0xa4>
 800d53c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d540:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d544:	b922      	cbnz	r2, 800d550 <quorem+0xea>
 800d546:	3b04      	subs	r3, #4
 800d548:	429d      	cmp	r5, r3
 800d54a:	461a      	mov	r2, r3
 800d54c:	d30b      	bcc.n	800d566 <quorem+0x100>
 800d54e:	613c      	str	r4, [r7, #16]
 800d550:	3601      	adds	r6, #1
 800d552:	4630      	mov	r0, r6
 800d554:	b003      	add	sp, #12
 800d556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d55a:	6812      	ldr	r2, [r2, #0]
 800d55c:	3b04      	subs	r3, #4
 800d55e:	2a00      	cmp	r2, #0
 800d560:	d1cb      	bne.n	800d4fa <quorem+0x94>
 800d562:	3c01      	subs	r4, #1
 800d564:	e7c6      	b.n	800d4f4 <quorem+0x8e>
 800d566:	6812      	ldr	r2, [r2, #0]
 800d568:	3b04      	subs	r3, #4
 800d56a:	2a00      	cmp	r2, #0
 800d56c:	d1ef      	bne.n	800d54e <quorem+0xe8>
 800d56e:	3c01      	subs	r4, #1
 800d570:	e7ea      	b.n	800d548 <quorem+0xe2>
 800d572:	2000      	movs	r0, #0
 800d574:	e7ee      	b.n	800d554 <quorem+0xee>
	...

0800d578 <_dtoa_r>:
 800d578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d57c:	69c7      	ldr	r7, [r0, #28]
 800d57e:	b097      	sub	sp, #92	@ 0x5c
 800d580:	ed8d 0b04 	vstr	d0, [sp, #16]
 800d584:	ec55 4b10 	vmov	r4, r5, d0
 800d588:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800d58a:	9107      	str	r1, [sp, #28]
 800d58c:	4681      	mov	r9, r0
 800d58e:	920c      	str	r2, [sp, #48]	@ 0x30
 800d590:	9311      	str	r3, [sp, #68]	@ 0x44
 800d592:	b97f      	cbnz	r7, 800d5b4 <_dtoa_r+0x3c>
 800d594:	2010      	movs	r0, #16
 800d596:	f000 fe09 	bl	800e1ac <malloc>
 800d59a:	4602      	mov	r2, r0
 800d59c:	f8c9 001c 	str.w	r0, [r9, #28]
 800d5a0:	b920      	cbnz	r0, 800d5ac <_dtoa_r+0x34>
 800d5a2:	4ba9      	ldr	r3, [pc, #676]	@ (800d848 <_dtoa_r+0x2d0>)
 800d5a4:	21ef      	movs	r1, #239	@ 0xef
 800d5a6:	48a9      	ldr	r0, [pc, #676]	@ (800d84c <_dtoa_r+0x2d4>)
 800d5a8:	f001 fffe 	bl	800f5a8 <__assert_func>
 800d5ac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d5b0:	6007      	str	r7, [r0, #0]
 800d5b2:	60c7      	str	r7, [r0, #12]
 800d5b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d5b8:	6819      	ldr	r1, [r3, #0]
 800d5ba:	b159      	cbz	r1, 800d5d4 <_dtoa_r+0x5c>
 800d5bc:	685a      	ldr	r2, [r3, #4]
 800d5be:	604a      	str	r2, [r1, #4]
 800d5c0:	2301      	movs	r3, #1
 800d5c2:	4093      	lsls	r3, r2
 800d5c4:	608b      	str	r3, [r1, #8]
 800d5c6:	4648      	mov	r0, r9
 800d5c8:	f000 fee6 	bl	800e398 <_Bfree>
 800d5cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d5d0:	2200      	movs	r2, #0
 800d5d2:	601a      	str	r2, [r3, #0]
 800d5d4:	1e2b      	subs	r3, r5, #0
 800d5d6:	bfb9      	ittee	lt
 800d5d8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d5dc:	9305      	strlt	r3, [sp, #20]
 800d5de:	2300      	movge	r3, #0
 800d5e0:	6033      	strge	r3, [r6, #0]
 800d5e2:	9f05      	ldr	r7, [sp, #20]
 800d5e4:	4b9a      	ldr	r3, [pc, #616]	@ (800d850 <_dtoa_r+0x2d8>)
 800d5e6:	bfbc      	itt	lt
 800d5e8:	2201      	movlt	r2, #1
 800d5ea:	6032      	strlt	r2, [r6, #0]
 800d5ec:	43bb      	bics	r3, r7
 800d5ee:	d112      	bne.n	800d616 <_dtoa_r+0x9e>
 800d5f0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d5f2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d5f6:	6013      	str	r3, [r2, #0]
 800d5f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d5fc:	4323      	orrs	r3, r4
 800d5fe:	f000 855a 	beq.w	800e0b6 <_dtoa_r+0xb3e>
 800d602:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d604:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800d864 <_dtoa_r+0x2ec>
 800d608:	2b00      	cmp	r3, #0
 800d60a:	f000 855c 	beq.w	800e0c6 <_dtoa_r+0xb4e>
 800d60e:	f10a 0303 	add.w	r3, sl, #3
 800d612:	f000 bd56 	b.w	800e0c2 <_dtoa_r+0xb4a>
 800d616:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d61a:	2200      	movs	r2, #0
 800d61c:	ec51 0b17 	vmov	r0, r1, d7
 800d620:	2300      	movs	r3, #0
 800d622:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800d626:	f7f3 fa6f 	bl	8000b08 <__aeabi_dcmpeq>
 800d62a:	4680      	mov	r8, r0
 800d62c:	b158      	cbz	r0, 800d646 <_dtoa_r+0xce>
 800d62e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d630:	2301      	movs	r3, #1
 800d632:	6013      	str	r3, [r2, #0]
 800d634:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d636:	b113      	cbz	r3, 800d63e <_dtoa_r+0xc6>
 800d638:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d63a:	4b86      	ldr	r3, [pc, #536]	@ (800d854 <_dtoa_r+0x2dc>)
 800d63c:	6013      	str	r3, [r2, #0]
 800d63e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800d868 <_dtoa_r+0x2f0>
 800d642:	f000 bd40 	b.w	800e0c6 <_dtoa_r+0xb4e>
 800d646:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800d64a:	aa14      	add	r2, sp, #80	@ 0x50
 800d64c:	a915      	add	r1, sp, #84	@ 0x54
 800d64e:	4648      	mov	r0, r9
 800d650:	f001 f984 	bl	800e95c <__d2b>
 800d654:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d658:	9002      	str	r0, [sp, #8]
 800d65a:	2e00      	cmp	r6, #0
 800d65c:	d078      	beq.n	800d750 <_dtoa_r+0x1d8>
 800d65e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d660:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800d664:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d668:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d66c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d670:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d674:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d678:	4619      	mov	r1, r3
 800d67a:	2200      	movs	r2, #0
 800d67c:	4b76      	ldr	r3, [pc, #472]	@ (800d858 <_dtoa_r+0x2e0>)
 800d67e:	f7f2 fe23 	bl	80002c8 <__aeabi_dsub>
 800d682:	a36b      	add	r3, pc, #428	@ (adr r3, 800d830 <_dtoa_r+0x2b8>)
 800d684:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d688:	f7f2 ffd6 	bl	8000638 <__aeabi_dmul>
 800d68c:	a36a      	add	r3, pc, #424	@ (adr r3, 800d838 <_dtoa_r+0x2c0>)
 800d68e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d692:	f7f2 fe1b 	bl	80002cc <__adddf3>
 800d696:	4604      	mov	r4, r0
 800d698:	4630      	mov	r0, r6
 800d69a:	460d      	mov	r5, r1
 800d69c:	f7f2 ff62 	bl	8000564 <__aeabi_i2d>
 800d6a0:	a367      	add	r3, pc, #412	@ (adr r3, 800d840 <_dtoa_r+0x2c8>)
 800d6a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6a6:	f7f2 ffc7 	bl	8000638 <__aeabi_dmul>
 800d6aa:	4602      	mov	r2, r0
 800d6ac:	460b      	mov	r3, r1
 800d6ae:	4620      	mov	r0, r4
 800d6b0:	4629      	mov	r1, r5
 800d6b2:	f7f2 fe0b 	bl	80002cc <__adddf3>
 800d6b6:	4604      	mov	r4, r0
 800d6b8:	460d      	mov	r5, r1
 800d6ba:	f7f3 fa6d 	bl	8000b98 <__aeabi_d2iz>
 800d6be:	2200      	movs	r2, #0
 800d6c0:	4607      	mov	r7, r0
 800d6c2:	2300      	movs	r3, #0
 800d6c4:	4620      	mov	r0, r4
 800d6c6:	4629      	mov	r1, r5
 800d6c8:	f7f3 fa28 	bl	8000b1c <__aeabi_dcmplt>
 800d6cc:	b140      	cbz	r0, 800d6e0 <_dtoa_r+0x168>
 800d6ce:	4638      	mov	r0, r7
 800d6d0:	f7f2 ff48 	bl	8000564 <__aeabi_i2d>
 800d6d4:	4622      	mov	r2, r4
 800d6d6:	462b      	mov	r3, r5
 800d6d8:	f7f3 fa16 	bl	8000b08 <__aeabi_dcmpeq>
 800d6dc:	b900      	cbnz	r0, 800d6e0 <_dtoa_r+0x168>
 800d6de:	3f01      	subs	r7, #1
 800d6e0:	2f16      	cmp	r7, #22
 800d6e2:	d852      	bhi.n	800d78a <_dtoa_r+0x212>
 800d6e4:	4b5d      	ldr	r3, [pc, #372]	@ (800d85c <_dtoa_r+0x2e4>)
 800d6e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d6ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d6f2:	f7f3 fa13 	bl	8000b1c <__aeabi_dcmplt>
 800d6f6:	2800      	cmp	r0, #0
 800d6f8:	d049      	beq.n	800d78e <_dtoa_r+0x216>
 800d6fa:	3f01      	subs	r7, #1
 800d6fc:	2300      	movs	r3, #0
 800d6fe:	9310      	str	r3, [sp, #64]	@ 0x40
 800d700:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d702:	1b9b      	subs	r3, r3, r6
 800d704:	1e5a      	subs	r2, r3, #1
 800d706:	bf45      	ittet	mi
 800d708:	f1c3 0301 	rsbmi	r3, r3, #1
 800d70c:	9300      	strmi	r3, [sp, #0]
 800d70e:	2300      	movpl	r3, #0
 800d710:	2300      	movmi	r3, #0
 800d712:	9206      	str	r2, [sp, #24]
 800d714:	bf54      	ite	pl
 800d716:	9300      	strpl	r3, [sp, #0]
 800d718:	9306      	strmi	r3, [sp, #24]
 800d71a:	2f00      	cmp	r7, #0
 800d71c:	db39      	blt.n	800d792 <_dtoa_r+0x21a>
 800d71e:	9b06      	ldr	r3, [sp, #24]
 800d720:	970d      	str	r7, [sp, #52]	@ 0x34
 800d722:	443b      	add	r3, r7
 800d724:	9306      	str	r3, [sp, #24]
 800d726:	2300      	movs	r3, #0
 800d728:	9308      	str	r3, [sp, #32]
 800d72a:	9b07      	ldr	r3, [sp, #28]
 800d72c:	2b09      	cmp	r3, #9
 800d72e:	d863      	bhi.n	800d7f8 <_dtoa_r+0x280>
 800d730:	2b05      	cmp	r3, #5
 800d732:	bfc4      	itt	gt
 800d734:	3b04      	subgt	r3, #4
 800d736:	9307      	strgt	r3, [sp, #28]
 800d738:	9b07      	ldr	r3, [sp, #28]
 800d73a:	f1a3 0302 	sub.w	r3, r3, #2
 800d73e:	bfcc      	ite	gt
 800d740:	2400      	movgt	r4, #0
 800d742:	2401      	movle	r4, #1
 800d744:	2b03      	cmp	r3, #3
 800d746:	d863      	bhi.n	800d810 <_dtoa_r+0x298>
 800d748:	e8df f003 	tbb	[pc, r3]
 800d74c:	2b375452 	.word	0x2b375452
 800d750:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d754:	441e      	add	r6, r3
 800d756:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d75a:	2b20      	cmp	r3, #32
 800d75c:	bfc1      	itttt	gt
 800d75e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d762:	409f      	lslgt	r7, r3
 800d764:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d768:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d76c:	bfd6      	itet	le
 800d76e:	f1c3 0320 	rsble	r3, r3, #32
 800d772:	ea47 0003 	orrgt.w	r0, r7, r3
 800d776:	fa04 f003 	lslle.w	r0, r4, r3
 800d77a:	f7f2 fee3 	bl	8000544 <__aeabi_ui2d>
 800d77e:	2201      	movs	r2, #1
 800d780:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d784:	3e01      	subs	r6, #1
 800d786:	9212      	str	r2, [sp, #72]	@ 0x48
 800d788:	e776      	b.n	800d678 <_dtoa_r+0x100>
 800d78a:	2301      	movs	r3, #1
 800d78c:	e7b7      	b.n	800d6fe <_dtoa_r+0x186>
 800d78e:	9010      	str	r0, [sp, #64]	@ 0x40
 800d790:	e7b6      	b.n	800d700 <_dtoa_r+0x188>
 800d792:	9b00      	ldr	r3, [sp, #0]
 800d794:	1bdb      	subs	r3, r3, r7
 800d796:	9300      	str	r3, [sp, #0]
 800d798:	427b      	negs	r3, r7
 800d79a:	9308      	str	r3, [sp, #32]
 800d79c:	2300      	movs	r3, #0
 800d79e:	930d      	str	r3, [sp, #52]	@ 0x34
 800d7a0:	e7c3      	b.n	800d72a <_dtoa_r+0x1b2>
 800d7a2:	2301      	movs	r3, #1
 800d7a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d7a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d7a8:	eb07 0b03 	add.w	fp, r7, r3
 800d7ac:	f10b 0301 	add.w	r3, fp, #1
 800d7b0:	2b01      	cmp	r3, #1
 800d7b2:	9303      	str	r3, [sp, #12]
 800d7b4:	bfb8      	it	lt
 800d7b6:	2301      	movlt	r3, #1
 800d7b8:	e006      	b.n	800d7c8 <_dtoa_r+0x250>
 800d7ba:	2301      	movs	r3, #1
 800d7bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800d7be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	dd28      	ble.n	800d816 <_dtoa_r+0x29e>
 800d7c4:	469b      	mov	fp, r3
 800d7c6:	9303      	str	r3, [sp, #12]
 800d7c8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800d7cc:	2100      	movs	r1, #0
 800d7ce:	2204      	movs	r2, #4
 800d7d0:	f102 0514 	add.w	r5, r2, #20
 800d7d4:	429d      	cmp	r5, r3
 800d7d6:	d926      	bls.n	800d826 <_dtoa_r+0x2ae>
 800d7d8:	6041      	str	r1, [r0, #4]
 800d7da:	4648      	mov	r0, r9
 800d7dc:	f000 fd9c 	bl	800e318 <_Balloc>
 800d7e0:	4682      	mov	sl, r0
 800d7e2:	2800      	cmp	r0, #0
 800d7e4:	d142      	bne.n	800d86c <_dtoa_r+0x2f4>
 800d7e6:	4b1e      	ldr	r3, [pc, #120]	@ (800d860 <_dtoa_r+0x2e8>)
 800d7e8:	4602      	mov	r2, r0
 800d7ea:	f240 11af 	movw	r1, #431	@ 0x1af
 800d7ee:	e6da      	b.n	800d5a6 <_dtoa_r+0x2e>
 800d7f0:	2300      	movs	r3, #0
 800d7f2:	e7e3      	b.n	800d7bc <_dtoa_r+0x244>
 800d7f4:	2300      	movs	r3, #0
 800d7f6:	e7d5      	b.n	800d7a4 <_dtoa_r+0x22c>
 800d7f8:	2401      	movs	r4, #1
 800d7fa:	2300      	movs	r3, #0
 800d7fc:	9307      	str	r3, [sp, #28]
 800d7fe:	9409      	str	r4, [sp, #36]	@ 0x24
 800d800:	f04f 3bff 	mov.w	fp, #4294967295
 800d804:	2200      	movs	r2, #0
 800d806:	f8cd b00c 	str.w	fp, [sp, #12]
 800d80a:	2312      	movs	r3, #18
 800d80c:	920c      	str	r2, [sp, #48]	@ 0x30
 800d80e:	e7db      	b.n	800d7c8 <_dtoa_r+0x250>
 800d810:	2301      	movs	r3, #1
 800d812:	9309      	str	r3, [sp, #36]	@ 0x24
 800d814:	e7f4      	b.n	800d800 <_dtoa_r+0x288>
 800d816:	f04f 0b01 	mov.w	fp, #1
 800d81a:	f8cd b00c 	str.w	fp, [sp, #12]
 800d81e:	465b      	mov	r3, fp
 800d820:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800d824:	e7d0      	b.n	800d7c8 <_dtoa_r+0x250>
 800d826:	3101      	adds	r1, #1
 800d828:	0052      	lsls	r2, r2, #1
 800d82a:	e7d1      	b.n	800d7d0 <_dtoa_r+0x258>
 800d82c:	f3af 8000 	nop.w
 800d830:	636f4361 	.word	0x636f4361
 800d834:	3fd287a7 	.word	0x3fd287a7
 800d838:	8b60c8b3 	.word	0x8b60c8b3
 800d83c:	3fc68a28 	.word	0x3fc68a28
 800d840:	509f79fb 	.word	0x509f79fb
 800d844:	3fd34413 	.word	0x3fd34413
 800d848:	08010073 	.word	0x08010073
 800d84c:	0801008a 	.word	0x0801008a
 800d850:	7ff00000 	.word	0x7ff00000
 800d854:	08010174 	.word	0x08010174
 800d858:	3ff80000 	.word	0x3ff80000
 800d85c:	080101f8 	.word	0x080101f8
 800d860:	080100e2 	.word	0x080100e2
 800d864:	0801006f 	.word	0x0801006f
 800d868:	08010173 	.word	0x08010173
 800d86c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d870:	6018      	str	r0, [r3, #0]
 800d872:	9b03      	ldr	r3, [sp, #12]
 800d874:	2b0e      	cmp	r3, #14
 800d876:	f200 80a1 	bhi.w	800d9bc <_dtoa_r+0x444>
 800d87a:	2c00      	cmp	r4, #0
 800d87c:	f000 809e 	beq.w	800d9bc <_dtoa_r+0x444>
 800d880:	2f00      	cmp	r7, #0
 800d882:	dd33      	ble.n	800d8ec <_dtoa_r+0x374>
 800d884:	4b9c      	ldr	r3, [pc, #624]	@ (800daf8 <_dtoa_r+0x580>)
 800d886:	f007 020f 	and.w	r2, r7, #15
 800d88a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d88e:	ed93 7b00 	vldr	d7, [r3]
 800d892:	05f8      	lsls	r0, r7, #23
 800d894:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800d898:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d89c:	d516      	bpl.n	800d8cc <_dtoa_r+0x354>
 800d89e:	4b97      	ldr	r3, [pc, #604]	@ (800dafc <_dtoa_r+0x584>)
 800d8a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d8a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d8a8:	f7f2 fff0 	bl	800088c <__aeabi_ddiv>
 800d8ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d8b0:	f004 040f 	and.w	r4, r4, #15
 800d8b4:	2603      	movs	r6, #3
 800d8b6:	4d91      	ldr	r5, [pc, #580]	@ (800dafc <_dtoa_r+0x584>)
 800d8b8:	b954      	cbnz	r4, 800d8d0 <_dtoa_r+0x358>
 800d8ba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d8be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d8c2:	f7f2 ffe3 	bl	800088c <__aeabi_ddiv>
 800d8c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d8ca:	e028      	b.n	800d91e <_dtoa_r+0x3a6>
 800d8cc:	2602      	movs	r6, #2
 800d8ce:	e7f2      	b.n	800d8b6 <_dtoa_r+0x33e>
 800d8d0:	07e1      	lsls	r1, r4, #31
 800d8d2:	d508      	bpl.n	800d8e6 <_dtoa_r+0x36e>
 800d8d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d8d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d8dc:	f7f2 feac 	bl	8000638 <__aeabi_dmul>
 800d8e0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d8e4:	3601      	adds	r6, #1
 800d8e6:	1064      	asrs	r4, r4, #1
 800d8e8:	3508      	adds	r5, #8
 800d8ea:	e7e5      	b.n	800d8b8 <_dtoa_r+0x340>
 800d8ec:	f000 80af 	beq.w	800da4e <_dtoa_r+0x4d6>
 800d8f0:	427c      	negs	r4, r7
 800d8f2:	4b81      	ldr	r3, [pc, #516]	@ (800daf8 <_dtoa_r+0x580>)
 800d8f4:	4d81      	ldr	r5, [pc, #516]	@ (800dafc <_dtoa_r+0x584>)
 800d8f6:	f004 020f 	and.w	r2, r4, #15
 800d8fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d8fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d902:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d906:	f7f2 fe97 	bl	8000638 <__aeabi_dmul>
 800d90a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d90e:	1124      	asrs	r4, r4, #4
 800d910:	2300      	movs	r3, #0
 800d912:	2602      	movs	r6, #2
 800d914:	2c00      	cmp	r4, #0
 800d916:	f040 808f 	bne.w	800da38 <_dtoa_r+0x4c0>
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d1d3      	bne.n	800d8c6 <_dtoa_r+0x34e>
 800d91e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d920:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d924:	2b00      	cmp	r3, #0
 800d926:	f000 8094 	beq.w	800da52 <_dtoa_r+0x4da>
 800d92a:	4b75      	ldr	r3, [pc, #468]	@ (800db00 <_dtoa_r+0x588>)
 800d92c:	2200      	movs	r2, #0
 800d92e:	4620      	mov	r0, r4
 800d930:	4629      	mov	r1, r5
 800d932:	f7f3 f8f3 	bl	8000b1c <__aeabi_dcmplt>
 800d936:	2800      	cmp	r0, #0
 800d938:	f000 808b 	beq.w	800da52 <_dtoa_r+0x4da>
 800d93c:	9b03      	ldr	r3, [sp, #12]
 800d93e:	2b00      	cmp	r3, #0
 800d940:	f000 8087 	beq.w	800da52 <_dtoa_r+0x4da>
 800d944:	f1bb 0f00 	cmp.w	fp, #0
 800d948:	dd34      	ble.n	800d9b4 <_dtoa_r+0x43c>
 800d94a:	4620      	mov	r0, r4
 800d94c:	4b6d      	ldr	r3, [pc, #436]	@ (800db04 <_dtoa_r+0x58c>)
 800d94e:	2200      	movs	r2, #0
 800d950:	4629      	mov	r1, r5
 800d952:	f7f2 fe71 	bl	8000638 <__aeabi_dmul>
 800d956:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d95a:	f107 38ff 	add.w	r8, r7, #4294967295
 800d95e:	3601      	adds	r6, #1
 800d960:	465c      	mov	r4, fp
 800d962:	4630      	mov	r0, r6
 800d964:	f7f2 fdfe 	bl	8000564 <__aeabi_i2d>
 800d968:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d96c:	f7f2 fe64 	bl	8000638 <__aeabi_dmul>
 800d970:	4b65      	ldr	r3, [pc, #404]	@ (800db08 <_dtoa_r+0x590>)
 800d972:	2200      	movs	r2, #0
 800d974:	f7f2 fcaa 	bl	80002cc <__adddf3>
 800d978:	4605      	mov	r5, r0
 800d97a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d97e:	2c00      	cmp	r4, #0
 800d980:	d16a      	bne.n	800da58 <_dtoa_r+0x4e0>
 800d982:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d986:	4b61      	ldr	r3, [pc, #388]	@ (800db0c <_dtoa_r+0x594>)
 800d988:	2200      	movs	r2, #0
 800d98a:	f7f2 fc9d 	bl	80002c8 <__aeabi_dsub>
 800d98e:	4602      	mov	r2, r0
 800d990:	460b      	mov	r3, r1
 800d992:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d996:	462a      	mov	r2, r5
 800d998:	4633      	mov	r3, r6
 800d99a:	f7f3 f8dd 	bl	8000b58 <__aeabi_dcmpgt>
 800d99e:	2800      	cmp	r0, #0
 800d9a0:	f040 8298 	bne.w	800ded4 <_dtoa_r+0x95c>
 800d9a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d9a8:	462a      	mov	r2, r5
 800d9aa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d9ae:	f7f3 f8b5 	bl	8000b1c <__aeabi_dcmplt>
 800d9b2:	bb38      	cbnz	r0, 800da04 <_dtoa_r+0x48c>
 800d9b4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800d9b8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d9bc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	f2c0 8157 	blt.w	800dc72 <_dtoa_r+0x6fa>
 800d9c4:	2f0e      	cmp	r7, #14
 800d9c6:	f300 8154 	bgt.w	800dc72 <_dtoa_r+0x6fa>
 800d9ca:	4b4b      	ldr	r3, [pc, #300]	@ (800daf8 <_dtoa_r+0x580>)
 800d9cc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d9d0:	ed93 7b00 	vldr	d7, [r3]
 800d9d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	ed8d 7b00 	vstr	d7, [sp]
 800d9dc:	f280 80e5 	bge.w	800dbaa <_dtoa_r+0x632>
 800d9e0:	9b03      	ldr	r3, [sp, #12]
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	f300 80e1 	bgt.w	800dbaa <_dtoa_r+0x632>
 800d9e8:	d10c      	bne.n	800da04 <_dtoa_r+0x48c>
 800d9ea:	4b48      	ldr	r3, [pc, #288]	@ (800db0c <_dtoa_r+0x594>)
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	ec51 0b17 	vmov	r0, r1, d7
 800d9f2:	f7f2 fe21 	bl	8000638 <__aeabi_dmul>
 800d9f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d9fa:	f7f3 f8a3 	bl	8000b44 <__aeabi_dcmpge>
 800d9fe:	2800      	cmp	r0, #0
 800da00:	f000 8266 	beq.w	800ded0 <_dtoa_r+0x958>
 800da04:	2400      	movs	r4, #0
 800da06:	4625      	mov	r5, r4
 800da08:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800da0a:	4656      	mov	r6, sl
 800da0c:	ea6f 0803 	mvn.w	r8, r3
 800da10:	2700      	movs	r7, #0
 800da12:	4621      	mov	r1, r4
 800da14:	4648      	mov	r0, r9
 800da16:	f000 fcbf 	bl	800e398 <_Bfree>
 800da1a:	2d00      	cmp	r5, #0
 800da1c:	f000 80bd 	beq.w	800db9a <_dtoa_r+0x622>
 800da20:	b12f      	cbz	r7, 800da2e <_dtoa_r+0x4b6>
 800da22:	42af      	cmp	r7, r5
 800da24:	d003      	beq.n	800da2e <_dtoa_r+0x4b6>
 800da26:	4639      	mov	r1, r7
 800da28:	4648      	mov	r0, r9
 800da2a:	f000 fcb5 	bl	800e398 <_Bfree>
 800da2e:	4629      	mov	r1, r5
 800da30:	4648      	mov	r0, r9
 800da32:	f000 fcb1 	bl	800e398 <_Bfree>
 800da36:	e0b0      	b.n	800db9a <_dtoa_r+0x622>
 800da38:	07e2      	lsls	r2, r4, #31
 800da3a:	d505      	bpl.n	800da48 <_dtoa_r+0x4d0>
 800da3c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800da40:	f7f2 fdfa 	bl	8000638 <__aeabi_dmul>
 800da44:	3601      	adds	r6, #1
 800da46:	2301      	movs	r3, #1
 800da48:	1064      	asrs	r4, r4, #1
 800da4a:	3508      	adds	r5, #8
 800da4c:	e762      	b.n	800d914 <_dtoa_r+0x39c>
 800da4e:	2602      	movs	r6, #2
 800da50:	e765      	b.n	800d91e <_dtoa_r+0x3a6>
 800da52:	9c03      	ldr	r4, [sp, #12]
 800da54:	46b8      	mov	r8, r7
 800da56:	e784      	b.n	800d962 <_dtoa_r+0x3ea>
 800da58:	4b27      	ldr	r3, [pc, #156]	@ (800daf8 <_dtoa_r+0x580>)
 800da5a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800da5c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800da60:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800da64:	4454      	add	r4, sl
 800da66:	2900      	cmp	r1, #0
 800da68:	d054      	beq.n	800db14 <_dtoa_r+0x59c>
 800da6a:	4929      	ldr	r1, [pc, #164]	@ (800db10 <_dtoa_r+0x598>)
 800da6c:	2000      	movs	r0, #0
 800da6e:	f7f2 ff0d 	bl	800088c <__aeabi_ddiv>
 800da72:	4633      	mov	r3, r6
 800da74:	462a      	mov	r2, r5
 800da76:	f7f2 fc27 	bl	80002c8 <__aeabi_dsub>
 800da7a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800da7e:	4656      	mov	r6, sl
 800da80:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800da84:	f7f3 f888 	bl	8000b98 <__aeabi_d2iz>
 800da88:	4605      	mov	r5, r0
 800da8a:	f7f2 fd6b 	bl	8000564 <__aeabi_i2d>
 800da8e:	4602      	mov	r2, r0
 800da90:	460b      	mov	r3, r1
 800da92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800da96:	f7f2 fc17 	bl	80002c8 <__aeabi_dsub>
 800da9a:	3530      	adds	r5, #48	@ 0x30
 800da9c:	4602      	mov	r2, r0
 800da9e:	460b      	mov	r3, r1
 800daa0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800daa4:	f806 5b01 	strb.w	r5, [r6], #1
 800daa8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800daac:	f7f3 f836 	bl	8000b1c <__aeabi_dcmplt>
 800dab0:	2800      	cmp	r0, #0
 800dab2:	d172      	bne.n	800db9a <_dtoa_r+0x622>
 800dab4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dab8:	4911      	ldr	r1, [pc, #68]	@ (800db00 <_dtoa_r+0x588>)
 800daba:	2000      	movs	r0, #0
 800dabc:	f7f2 fc04 	bl	80002c8 <__aeabi_dsub>
 800dac0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dac4:	f7f3 f82a 	bl	8000b1c <__aeabi_dcmplt>
 800dac8:	2800      	cmp	r0, #0
 800daca:	f040 80b4 	bne.w	800dc36 <_dtoa_r+0x6be>
 800dace:	42a6      	cmp	r6, r4
 800dad0:	f43f af70 	beq.w	800d9b4 <_dtoa_r+0x43c>
 800dad4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800dad8:	4b0a      	ldr	r3, [pc, #40]	@ (800db04 <_dtoa_r+0x58c>)
 800dada:	2200      	movs	r2, #0
 800dadc:	f7f2 fdac 	bl	8000638 <__aeabi_dmul>
 800dae0:	4b08      	ldr	r3, [pc, #32]	@ (800db04 <_dtoa_r+0x58c>)
 800dae2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dae6:	2200      	movs	r2, #0
 800dae8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800daec:	f7f2 fda4 	bl	8000638 <__aeabi_dmul>
 800daf0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800daf4:	e7c4      	b.n	800da80 <_dtoa_r+0x508>
 800daf6:	bf00      	nop
 800daf8:	080101f8 	.word	0x080101f8
 800dafc:	080101d0 	.word	0x080101d0
 800db00:	3ff00000 	.word	0x3ff00000
 800db04:	40240000 	.word	0x40240000
 800db08:	401c0000 	.word	0x401c0000
 800db0c:	40140000 	.word	0x40140000
 800db10:	3fe00000 	.word	0x3fe00000
 800db14:	4631      	mov	r1, r6
 800db16:	4628      	mov	r0, r5
 800db18:	f7f2 fd8e 	bl	8000638 <__aeabi_dmul>
 800db1c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800db20:	9413      	str	r4, [sp, #76]	@ 0x4c
 800db22:	4656      	mov	r6, sl
 800db24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800db28:	f7f3 f836 	bl	8000b98 <__aeabi_d2iz>
 800db2c:	4605      	mov	r5, r0
 800db2e:	f7f2 fd19 	bl	8000564 <__aeabi_i2d>
 800db32:	4602      	mov	r2, r0
 800db34:	460b      	mov	r3, r1
 800db36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800db3a:	f7f2 fbc5 	bl	80002c8 <__aeabi_dsub>
 800db3e:	3530      	adds	r5, #48	@ 0x30
 800db40:	f806 5b01 	strb.w	r5, [r6], #1
 800db44:	4602      	mov	r2, r0
 800db46:	460b      	mov	r3, r1
 800db48:	42a6      	cmp	r6, r4
 800db4a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800db4e:	f04f 0200 	mov.w	r2, #0
 800db52:	d124      	bne.n	800db9e <_dtoa_r+0x626>
 800db54:	4baf      	ldr	r3, [pc, #700]	@ (800de14 <_dtoa_r+0x89c>)
 800db56:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800db5a:	f7f2 fbb7 	bl	80002cc <__adddf3>
 800db5e:	4602      	mov	r2, r0
 800db60:	460b      	mov	r3, r1
 800db62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800db66:	f7f2 fff7 	bl	8000b58 <__aeabi_dcmpgt>
 800db6a:	2800      	cmp	r0, #0
 800db6c:	d163      	bne.n	800dc36 <_dtoa_r+0x6be>
 800db6e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800db72:	49a8      	ldr	r1, [pc, #672]	@ (800de14 <_dtoa_r+0x89c>)
 800db74:	2000      	movs	r0, #0
 800db76:	f7f2 fba7 	bl	80002c8 <__aeabi_dsub>
 800db7a:	4602      	mov	r2, r0
 800db7c:	460b      	mov	r3, r1
 800db7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800db82:	f7f2 ffcb 	bl	8000b1c <__aeabi_dcmplt>
 800db86:	2800      	cmp	r0, #0
 800db88:	f43f af14 	beq.w	800d9b4 <_dtoa_r+0x43c>
 800db8c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800db8e:	1e73      	subs	r3, r6, #1
 800db90:	9313      	str	r3, [sp, #76]	@ 0x4c
 800db92:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800db96:	2b30      	cmp	r3, #48	@ 0x30
 800db98:	d0f8      	beq.n	800db8c <_dtoa_r+0x614>
 800db9a:	4647      	mov	r7, r8
 800db9c:	e03b      	b.n	800dc16 <_dtoa_r+0x69e>
 800db9e:	4b9e      	ldr	r3, [pc, #632]	@ (800de18 <_dtoa_r+0x8a0>)
 800dba0:	f7f2 fd4a 	bl	8000638 <__aeabi_dmul>
 800dba4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dba8:	e7bc      	b.n	800db24 <_dtoa_r+0x5ac>
 800dbaa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800dbae:	4656      	mov	r6, sl
 800dbb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dbb4:	4620      	mov	r0, r4
 800dbb6:	4629      	mov	r1, r5
 800dbb8:	f7f2 fe68 	bl	800088c <__aeabi_ddiv>
 800dbbc:	f7f2 ffec 	bl	8000b98 <__aeabi_d2iz>
 800dbc0:	4680      	mov	r8, r0
 800dbc2:	f7f2 fccf 	bl	8000564 <__aeabi_i2d>
 800dbc6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dbca:	f7f2 fd35 	bl	8000638 <__aeabi_dmul>
 800dbce:	4602      	mov	r2, r0
 800dbd0:	460b      	mov	r3, r1
 800dbd2:	4620      	mov	r0, r4
 800dbd4:	4629      	mov	r1, r5
 800dbd6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800dbda:	f7f2 fb75 	bl	80002c8 <__aeabi_dsub>
 800dbde:	f806 4b01 	strb.w	r4, [r6], #1
 800dbe2:	9d03      	ldr	r5, [sp, #12]
 800dbe4:	eba6 040a 	sub.w	r4, r6, sl
 800dbe8:	42a5      	cmp	r5, r4
 800dbea:	4602      	mov	r2, r0
 800dbec:	460b      	mov	r3, r1
 800dbee:	d133      	bne.n	800dc58 <_dtoa_r+0x6e0>
 800dbf0:	f7f2 fb6c 	bl	80002cc <__adddf3>
 800dbf4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dbf8:	4604      	mov	r4, r0
 800dbfa:	460d      	mov	r5, r1
 800dbfc:	f7f2 ffac 	bl	8000b58 <__aeabi_dcmpgt>
 800dc00:	b9c0      	cbnz	r0, 800dc34 <_dtoa_r+0x6bc>
 800dc02:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dc06:	4620      	mov	r0, r4
 800dc08:	4629      	mov	r1, r5
 800dc0a:	f7f2 ff7d 	bl	8000b08 <__aeabi_dcmpeq>
 800dc0e:	b110      	cbz	r0, 800dc16 <_dtoa_r+0x69e>
 800dc10:	f018 0f01 	tst.w	r8, #1
 800dc14:	d10e      	bne.n	800dc34 <_dtoa_r+0x6bc>
 800dc16:	9902      	ldr	r1, [sp, #8]
 800dc18:	4648      	mov	r0, r9
 800dc1a:	f000 fbbd 	bl	800e398 <_Bfree>
 800dc1e:	2300      	movs	r3, #0
 800dc20:	7033      	strb	r3, [r6, #0]
 800dc22:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800dc24:	3701      	adds	r7, #1
 800dc26:	601f      	str	r7, [r3, #0]
 800dc28:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	f000 824b 	beq.w	800e0c6 <_dtoa_r+0xb4e>
 800dc30:	601e      	str	r6, [r3, #0]
 800dc32:	e248      	b.n	800e0c6 <_dtoa_r+0xb4e>
 800dc34:	46b8      	mov	r8, r7
 800dc36:	4633      	mov	r3, r6
 800dc38:	461e      	mov	r6, r3
 800dc3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dc3e:	2a39      	cmp	r2, #57	@ 0x39
 800dc40:	d106      	bne.n	800dc50 <_dtoa_r+0x6d8>
 800dc42:	459a      	cmp	sl, r3
 800dc44:	d1f8      	bne.n	800dc38 <_dtoa_r+0x6c0>
 800dc46:	2230      	movs	r2, #48	@ 0x30
 800dc48:	f108 0801 	add.w	r8, r8, #1
 800dc4c:	f88a 2000 	strb.w	r2, [sl]
 800dc50:	781a      	ldrb	r2, [r3, #0]
 800dc52:	3201      	adds	r2, #1
 800dc54:	701a      	strb	r2, [r3, #0]
 800dc56:	e7a0      	b.n	800db9a <_dtoa_r+0x622>
 800dc58:	4b6f      	ldr	r3, [pc, #444]	@ (800de18 <_dtoa_r+0x8a0>)
 800dc5a:	2200      	movs	r2, #0
 800dc5c:	f7f2 fcec 	bl	8000638 <__aeabi_dmul>
 800dc60:	2200      	movs	r2, #0
 800dc62:	2300      	movs	r3, #0
 800dc64:	4604      	mov	r4, r0
 800dc66:	460d      	mov	r5, r1
 800dc68:	f7f2 ff4e 	bl	8000b08 <__aeabi_dcmpeq>
 800dc6c:	2800      	cmp	r0, #0
 800dc6e:	d09f      	beq.n	800dbb0 <_dtoa_r+0x638>
 800dc70:	e7d1      	b.n	800dc16 <_dtoa_r+0x69e>
 800dc72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dc74:	2a00      	cmp	r2, #0
 800dc76:	f000 80ea 	beq.w	800de4e <_dtoa_r+0x8d6>
 800dc7a:	9a07      	ldr	r2, [sp, #28]
 800dc7c:	2a01      	cmp	r2, #1
 800dc7e:	f300 80cd 	bgt.w	800de1c <_dtoa_r+0x8a4>
 800dc82:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800dc84:	2a00      	cmp	r2, #0
 800dc86:	f000 80c1 	beq.w	800de0c <_dtoa_r+0x894>
 800dc8a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800dc8e:	9c08      	ldr	r4, [sp, #32]
 800dc90:	9e00      	ldr	r6, [sp, #0]
 800dc92:	9a00      	ldr	r2, [sp, #0]
 800dc94:	441a      	add	r2, r3
 800dc96:	9200      	str	r2, [sp, #0]
 800dc98:	9a06      	ldr	r2, [sp, #24]
 800dc9a:	2101      	movs	r1, #1
 800dc9c:	441a      	add	r2, r3
 800dc9e:	4648      	mov	r0, r9
 800dca0:	9206      	str	r2, [sp, #24]
 800dca2:	f000 fc2d 	bl	800e500 <__i2b>
 800dca6:	4605      	mov	r5, r0
 800dca8:	b166      	cbz	r6, 800dcc4 <_dtoa_r+0x74c>
 800dcaa:	9b06      	ldr	r3, [sp, #24]
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	dd09      	ble.n	800dcc4 <_dtoa_r+0x74c>
 800dcb0:	42b3      	cmp	r3, r6
 800dcb2:	9a00      	ldr	r2, [sp, #0]
 800dcb4:	bfa8      	it	ge
 800dcb6:	4633      	movge	r3, r6
 800dcb8:	1ad2      	subs	r2, r2, r3
 800dcba:	9200      	str	r2, [sp, #0]
 800dcbc:	9a06      	ldr	r2, [sp, #24]
 800dcbe:	1af6      	subs	r6, r6, r3
 800dcc0:	1ad3      	subs	r3, r2, r3
 800dcc2:	9306      	str	r3, [sp, #24]
 800dcc4:	9b08      	ldr	r3, [sp, #32]
 800dcc6:	b30b      	cbz	r3, 800dd0c <_dtoa_r+0x794>
 800dcc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	f000 80c6 	beq.w	800de5c <_dtoa_r+0x8e4>
 800dcd0:	2c00      	cmp	r4, #0
 800dcd2:	f000 80c0 	beq.w	800de56 <_dtoa_r+0x8de>
 800dcd6:	4629      	mov	r1, r5
 800dcd8:	4622      	mov	r2, r4
 800dcda:	4648      	mov	r0, r9
 800dcdc:	f000 fcc8 	bl	800e670 <__pow5mult>
 800dce0:	9a02      	ldr	r2, [sp, #8]
 800dce2:	4601      	mov	r1, r0
 800dce4:	4605      	mov	r5, r0
 800dce6:	4648      	mov	r0, r9
 800dce8:	f000 fc20 	bl	800e52c <__multiply>
 800dcec:	9902      	ldr	r1, [sp, #8]
 800dcee:	4680      	mov	r8, r0
 800dcf0:	4648      	mov	r0, r9
 800dcf2:	f000 fb51 	bl	800e398 <_Bfree>
 800dcf6:	9b08      	ldr	r3, [sp, #32]
 800dcf8:	1b1b      	subs	r3, r3, r4
 800dcfa:	9308      	str	r3, [sp, #32]
 800dcfc:	f000 80b1 	beq.w	800de62 <_dtoa_r+0x8ea>
 800dd00:	9a08      	ldr	r2, [sp, #32]
 800dd02:	4641      	mov	r1, r8
 800dd04:	4648      	mov	r0, r9
 800dd06:	f000 fcb3 	bl	800e670 <__pow5mult>
 800dd0a:	9002      	str	r0, [sp, #8]
 800dd0c:	2101      	movs	r1, #1
 800dd0e:	4648      	mov	r0, r9
 800dd10:	f000 fbf6 	bl	800e500 <__i2b>
 800dd14:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dd16:	4604      	mov	r4, r0
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	f000 81d8 	beq.w	800e0ce <_dtoa_r+0xb56>
 800dd1e:	461a      	mov	r2, r3
 800dd20:	4601      	mov	r1, r0
 800dd22:	4648      	mov	r0, r9
 800dd24:	f000 fca4 	bl	800e670 <__pow5mult>
 800dd28:	9b07      	ldr	r3, [sp, #28]
 800dd2a:	2b01      	cmp	r3, #1
 800dd2c:	4604      	mov	r4, r0
 800dd2e:	f300 809f 	bgt.w	800de70 <_dtoa_r+0x8f8>
 800dd32:	9b04      	ldr	r3, [sp, #16]
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	f040 8097 	bne.w	800de68 <_dtoa_r+0x8f0>
 800dd3a:	9b05      	ldr	r3, [sp, #20]
 800dd3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	f040 8093 	bne.w	800de6c <_dtoa_r+0x8f4>
 800dd46:	9b05      	ldr	r3, [sp, #20]
 800dd48:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800dd4c:	0d1b      	lsrs	r3, r3, #20
 800dd4e:	051b      	lsls	r3, r3, #20
 800dd50:	b133      	cbz	r3, 800dd60 <_dtoa_r+0x7e8>
 800dd52:	9b00      	ldr	r3, [sp, #0]
 800dd54:	3301      	adds	r3, #1
 800dd56:	9300      	str	r3, [sp, #0]
 800dd58:	9b06      	ldr	r3, [sp, #24]
 800dd5a:	3301      	adds	r3, #1
 800dd5c:	9306      	str	r3, [sp, #24]
 800dd5e:	2301      	movs	r3, #1
 800dd60:	9308      	str	r3, [sp, #32]
 800dd62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	f000 81b8 	beq.w	800e0da <_dtoa_r+0xb62>
 800dd6a:	6923      	ldr	r3, [r4, #16]
 800dd6c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dd70:	6918      	ldr	r0, [r3, #16]
 800dd72:	f000 fb79 	bl	800e468 <__hi0bits>
 800dd76:	f1c0 0020 	rsb	r0, r0, #32
 800dd7a:	9b06      	ldr	r3, [sp, #24]
 800dd7c:	4418      	add	r0, r3
 800dd7e:	f010 001f 	ands.w	r0, r0, #31
 800dd82:	f000 8082 	beq.w	800de8a <_dtoa_r+0x912>
 800dd86:	f1c0 0320 	rsb	r3, r0, #32
 800dd8a:	2b04      	cmp	r3, #4
 800dd8c:	dd73      	ble.n	800de76 <_dtoa_r+0x8fe>
 800dd8e:	9b00      	ldr	r3, [sp, #0]
 800dd90:	f1c0 001c 	rsb	r0, r0, #28
 800dd94:	4403      	add	r3, r0
 800dd96:	9300      	str	r3, [sp, #0]
 800dd98:	9b06      	ldr	r3, [sp, #24]
 800dd9a:	4403      	add	r3, r0
 800dd9c:	4406      	add	r6, r0
 800dd9e:	9306      	str	r3, [sp, #24]
 800dda0:	9b00      	ldr	r3, [sp, #0]
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	dd05      	ble.n	800ddb2 <_dtoa_r+0x83a>
 800dda6:	9902      	ldr	r1, [sp, #8]
 800dda8:	461a      	mov	r2, r3
 800ddaa:	4648      	mov	r0, r9
 800ddac:	f000 fcba 	bl	800e724 <__lshift>
 800ddb0:	9002      	str	r0, [sp, #8]
 800ddb2:	9b06      	ldr	r3, [sp, #24]
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	dd05      	ble.n	800ddc4 <_dtoa_r+0x84c>
 800ddb8:	4621      	mov	r1, r4
 800ddba:	461a      	mov	r2, r3
 800ddbc:	4648      	mov	r0, r9
 800ddbe:	f000 fcb1 	bl	800e724 <__lshift>
 800ddc2:	4604      	mov	r4, r0
 800ddc4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d061      	beq.n	800de8e <_dtoa_r+0x916>
 800ddca:	9802      	ldr	r0, [sp, #8]
 800ddcc:	4621      	mov	r1, r4
 800ddce:	f000 fd15 	bl	800e7fc <__mcmp>
 800ddd2:	2800      	cmp	r0, #0
 800ddd4:	da5b      	bge.n	800de8e <_dtoa_r+0x916>
 800ddd6:	2300      	movs	r3, #0
 800ddd8:	9902      	ldr	r1, [sp, #8]
 800ddda:	220a      	movs	r2, #10
 800dddc:	4648      	mov	r0, r9
 800ddde:	f000 fafd 	bl	800e3dc <__multadd>
 800dde2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dde4:	9002      	str	r0, [sp, #8]
 800dde6:	f107 38ff 	add.w	r8, r7, #4294967295
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	f000 8177 	beq.w	800e0de <_dtoa_r+0xb66>
 800ddf0:	4629      	mov	r1, r5
 800ddf2:	2300      	movs	r3, #0
 800ddf4:	220a      	movs	r2, #10
 800ddf6:	4648      	mov	r0, r9
 800ddf8:	f000 faf0 	bl	800e3dc <__multadd>
 800ddfc:	f1bb 0f00 	cmp.w	fp, #0
 800de00:	4605      	mov	r5, r0
 800de02:	dc6f      	bgt.n	800dee4 <_dtoa_r+0x96c>
 800de04:	9b07      	ldr	r3, [sp, #28]
 800de06:	2b02      	cmp	r3, #2
 800de08:	dc49      	bgt.n	800de9e <_dtoa_r+0x926>
 800de0a:	e06b      	b.n	800dee4 <_dtoa_r+0x96c>
 800de0c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800de0e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800de12:	e73c      	b.n	800dc8e <_dtoa_r+0x716>
 800de14:	3fe00000 	.word	0x3fe00000
 800de18:	40240000 	.word	0x40240000
 800de1c:	9b03      	ldr	r3, [sp, #12]
 800de1e:	1e5c      	subs	r4, r3, #1
 800de20:	9b08      	ldr	r3, [sp, #32]
 800de22:	42a3      	cmp	r3, r4
 800de24:	db09      	blt.n	800de3a <_dtoa_r+0x8c2>
 800de26:	1b1c      	subs	r4, r3, r4
 800de28:	9b03      	ldr	r3, [sp, #12]
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	f6bf af30 	bge.w	800dc90 <_dtoa_r+0x718>
 800de30:	9b00      	ldr	r3, [sp, #0]
 800de32:	9a03      	ldr	r2, [sp, #12]
 800de34:	1a9e      	subs	r6, r3, r2
 800de36:	2300      	movs	r3, #0
 800de38:	e72b      	b.n	800dc92 <_dtoa_r+0x71a>
 800de3a:	9b08      	ldr	r3, [sp, #32]
 800de3c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800de3e:	9408      	str	r4, [sp, #32]
 800de40:	1ae3      	subs	r3, r4, r3
 800de42:	441a      	add	r2, r3
 800de44:	9e00      	ldr	r6, [sp, #0]
 800de46:	9b03      	ldr	r3, [sp, #12]
 800de48:	920d      	str	r2, [sp, #52]	@ 0x34
 800de4a:	2400      	movs	r4, #0
 800de4c:	e721      	b.n	800dc92 <_dtoa_r+0x71a>
 800de4e:	9c08      	ldr	r4, [sp, #32]
 800de50:	9e00      	ldr	r6, [sp, #0]
 800de52:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800de54:	e728      	b.n	800dca8 <_dtoa_r+0x730>
 800de56:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800de5a:	e751      	b.n	800dd00 <_dtoa_r+0x788>
 800de5c:	9a08      	ldr	r2, [sp, #32]
 800de5e:	9902      	ldr	r1, [sp, #8]
 800de60:	e750      	b.n	800dd04 <_dtoa_r+0x78c>
 800de62:	f8cd 8008 	str.w	r8, [sp, #8]
 800de66:	e751      	b.n	800dd0c <_dtoa_r+0x794>
 800de68:	2300      	movs	r3, #0
 800de6a:	e779      	b.n	800dd60 <_dtoa_r+0x7e8>
 800de6c:	9b04      	ldr	r3, [sp, #16]
 800de6e:	e777      	b.n	800dd60 <_dtoa_r+0x7e8>
 800de70:	2300      	movs	r3, #0
 800de72:	9308      	str	r3, [sp, #32]
 800de74:	e779      	b.n	800dd6a <_dtoa_r+0x7f2>
 800de76:	d093      	beq.n	800dda0 <_dtoa_r+0x828>
 800de78:	9a00      	ldr	r2, [sp, #0]
 800de7a:	331c      	adds	r3, #28
 800de7c:	441a      	add	r2, r3
 800de7e:	9200      	str	r2, [sp, #0]
 800de80:	9a06      	ldr	r2, [sp, #24]
 800de82:	441a      	add	r2, r3
 800de84:	441e      	add	r6, r3
 800de86:	9206      	str	r2, [sp, #24]
 800de88:	e78a      	b.n	800dda0 <_dtoa_r+0x828>
 800de8a:	4603      	mov	r3, r0
 800de8c:	e7f4      	b.n	800de78 <_dtoa_r+0x900>
 800de8e:	9b03      	ldr	r3, [sp, #12]
 800de90:	2b00      	cmp	r3, #0
 800de92:	46b8      	mov	r8, r7
 800de94:	dc20      	bgt.n	800ded8 <_dtoa_r+0x960>
 800de96:	469b      	mov	fp, r3
 800de98:	9b07      	ldr	r3, [sp, #28]
 800de9a:	2b02      	cmp	r3, #2
 800de9c:	dd1e      	ble.n	800dedc <_dtoa_r+0x964>
 800de9e:	f1bb 0f00 	cmp.w	fp, #0
 800dea2:	f47f adb1 	bne.w	800da08 <_dtoa_r+0x490>
 800dea6:	4621      	mov	r1, r4
 800dea8:	465b      	mov	r3, fp
 800deaa:	2205      	movs	r2, #5
 800deac:	4648      	mov	r0, r9
 800deae:	f000 fa95 	bl	800e3dc <__multadd>
 800deb2:	4601      	mov	r1, r0
 800deb4:	4604      	mov	r4, r0
 800deb6:	9802      	ldr	r0, [sp, #8]
 800deb8:	f000 fca0 	bl	800e7fc <__mcmp>
 800debc:	2800      	cmp	r0, #0
 800debe:	f77f ada3 	ble.w	800da08 <_dtoa_r+0x490>
 800dec2:	4656      	mov	r6, sl
 800dec4:	2331      	movs	r3, #49	@ 0x31
 800dec6:	f806 3b01 	strb.w	r3, [r6], #1
 800deca:	f108 0801 	add.w	r8, r8, #1
 800dece:	e59f      	b.n	800da10 <_dtoa_r+0x498>
 800ded0:	9c03      	ldr	r4, [sp, #12]
 800ded2:	46b8      	mov	r8, r7
 800ded4:	4625      	mov	r5, r4
 800ded6:	e7f4      	b.n	800dec2 <_dtoa_r+0x94a>
 800ded8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800dedc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dede:	2b00      	cmp	r3, #0
 800dee0:	f000 8101 	beq.w	800e0e6 <_dtoa_r+0xb6e>
 800dee4:	2e00      	cmp	r6, #0
 800dee6:	dd05      	ble.n	800def4 <_dtoa_r+0x97c>
 800dee8:	4629      	mov	r1, r5
 800deea:	4632      	mov	r2, r6
 800deec:	4648      	mov	r0, r9
 800deee:	f000 fc19 	bl	800e724 <__lshift>
 800def2:	4605      	mov	r5, r0
 800def4:	9b08      	ldr	r3, [sp, #32]
 800def6:	2b00      	cmp	r3, #0
 800def8:	d05c      	beq.n	800dfb4 <_dtoa_r+0xa3c>
 800defa:	6869      	ldr	r1, [r5, #4]
 800defc:	4648      	mov	r0, r9
 800defe:	f000 fa0b 	bl	800e318 <_Balloc>
 800df02:	4606      	mov	r6, r0
 800df04:	b928      	cbnz	r0, 800df12 <_dtoa_r+0x99a>
 800df06:	4b82      	ldr	r3, [pc, #520]	@ (800e110 <_dtoa_r+0xb98>)
 800df08:	4602      	mov	r2, r0
 800df0a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800df0e:	f7ff bb4a 	b.w	800d5a6 <_dtoa_r+0x2e>
 800df12:	692a      	ldr	r2, [r5, #16]
 800df14:	3202      	adds	r2, #2
 800df16:	0092      	lsls	r2, r2, #2
 800df18:	f105 010c 	add.w	r1, r5, #12
 800df1c:	300c      	adds	r0, #12
 800df1e:	f001 fb35 	bl	800f58c <memcpy>
 800df22:	2201      	movs	r2, #1
 800df24:	4631      	mov	r1, r6
 800df26:	4648      	mov	r0, r9
 800df28:	f000 fbfc 	bl	800e724 <__lshift>
 800df2c:	f10a 0301 	add.w	r3, sl, #1
 800df30:	9300      	str	r3, [sp, #0]
 800df32:	eb0a 030b 	add.w	r3, sl, fp
 800df36:	9308      	str	r3, [sp, #32]
 800df38:	9b04      	ldr	r3, [sp, #16]
 800df3a:	f003 0301 	and.w	r3, r3, #1
 800df3e:	462f      	mov	r7, r5
 800df40:	9306      	str	r3, [sp, #24]
 800df42:	4605      	mov	r5, r0
 800df44:	9b00      	ldr	r3, [sp, #0]
 800df46:	9802      	ldr	r0, [sp, #8]
 800df48:	4621      	mov	r1, r4
 800df4a:	f103 3bff 	add.w	fp, r3, #4294967295
 800df4e:	f7ff fa8a 	bl	800d466 <quorem>
 800df52:	4603      	mov	r3, r0
 800df54:	3330      	adds	r3, #48	@ 0x30
 800df56:	9003      	str	r0, [sp, #12]
 800df58:	4639      	mov	r1, r7
 800df5a:	9802      	ldr	r0, [sp, #8]
 800df5c:	9309      	str	r3, [sp, #36]	@ 0x24
 800df5e:	f000 fc4d 	bl	800e7fc <__mcmp>
 800df62:	462a      	mov	r2, r5
 800df64:	9004      	str	r0, [sp, #16]
 800df66:	4621      	mov	r1, r4
 800df68:	4648      	mov	r0, r9
 800df6a:	f000 fc63 	bl	800e834 <__mdiff>
 800df6e:	68c2      	ldr	r2, [r0, #12]
 800df70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df72:	4606      	mov	r6, r0
 800df74:	bb02      	cbnz	r2, 800dfb8 <_dtoa_r+0xa40>
 800df76:	4601      	mov	r1, r0
 800df78:	9802      	ldr	r0, [sp, #8]
 800df7a:	f000 fc3f 	bl	800e7fc <__mcmp>
 800df7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df80:	4602      	mov	r2, r0
 800df82:	4631      	mov	r1, r6
 800df84:	4648      	mov	r0, r9
 800df86:	920c      	str	r2, [sp, #48]	@ 0x30
 800df88:	9309      	str	r3, [sp, #36]	@ 0x24
 800df8a:	f000 fa05 	bl	800e398 <_Bfree>
 800df8e:	9b07      	ldr	r3, [sp, #28]
 800df90:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800df92:	9e00      	ldr	r6, [sp, #0]
 800df94:	ea42 0103 	orr.w	r1, r2, r3
 800df98:	9b06      	ldr	r3, [sp, #24]
 800df9a:	4319      	orrs	r1, r3
 800df9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df9e:	d10d      	bne.n	800dfbc <_dtoa_r+0xa44>
 800dfa0:	2b39      	cmp	r3, #57	@ 0x39
 800dfa2:	d027      	beq.n	800dff4 <_dtoa_r+0xa7c>
 800dfa4:	9a04      	ldr	r2, [sp, #16]
 800dfa6:	2a00      	cmp	r2, #0
 800dfa8:	dd01      	ble.n	800dfae <_dtoa_r+0xa36>
 800dfaa:	9b03      	ldr	r3, [sp, #12]
 800dfac:	3331      	adds	r3, #49	@ 0x31
 800dfae:	f88b 3000 	strb.w	r3, [fp]
 800dfb2:	e52e      	b.n	800da12 <_dtoa_r+0x49a>
 800dfb4:	4628      	mov	r0, r5
 800dfb6:	e7b9      	b.n	800df2c <_dtoa_r+0x9b4>
 800dfb8:	2201      	movs	r2, #1
 800dfba:	e7e2      	b.n	800df82 <_dtoa_r+0xa0a>
 800dfbc:	9904      	ldr	r1, [sp, #16]
 800dfbe:	2900      	cmp	r1, #0
 800dfc0:	db04      	blt.n	800dfcc <_dtoa_r+0xa54>
 800dfc2:	9807      	ldr	r0, [sp, #28]
 800dfc4:	4301      	orrs	r1, r0
 800dfc6:	9806      	ldr	r0, [sp, #24]
 800dfc8:	4301      	orrs	r1, r0
 800dfca:	d120      	bne.n	800e00e <_dtoa_r+0xa96>
 800dfcc:	2a00      	cmp	r2, #0
 800dfce:	ddee      	ble.n	800dfae <_dtoa_r+0xa36>
 800dfd0:	9902      	ldr	r1, [sp, #8]
 800dfd2:	9300      	str	r3, [sp, #0]
 800dfd4:	2201      	movs	r2, #1
 800dfd6:	4648      	mov	r0, r9
 800dfd8:	f000 fba4 	bl	800e724 <__lshift>
 800dfdc:	4621      	mov	r1, r4
 800dfde:	9002      	str	r0, [sp, #8]
 800dfe0:	f000 fc0c 	bl	800e7fc <__mcmp>
 800dfe4:	2800      	cmp	r0, #0
 800dfe6:	9b00      	ldr	r3, [sp, #0]
 800dfe8:	dc02      	bgt.n	800dff0 <_dtoa_r+0xa78>
 800dfea:	d1e0      	bne.n	800dfae <_dtoa_r+0xa36>
 800dfec:	07da      	lsls	r2, r3, #31
 800dfee:	d5de      	bpl.n	800dfae <_dtoa_r+0xa36>
 800dff0:	2b39      	cmp	r3, #57	@ 0x39
 800dff2:	d1da      	bne.n	800dfaa <_dtoa_r+0xa32>
 800dff4:	2339      	movs	r3, #57	@ 0x39
 800dff6:	f88b 3000 	strb.w	r3, [fp]
 800dffa:	4633      	mov	r3, r6
 800dffc:	461e      	mov	r6, r3
 800dffe:	3b01      	subs	r3, #1
 800e000:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e004:	2a39      	cmp	r2, #57	@ 0x39
 800e006:	d04e      	beq.n	800e0a6 <_dtoa_r+0xb2e>
 800e008:	3201      	adds	r2, #1
 800e00a:	701a      	strb	r2, [r3, #0]
 800e00c:	e501      	b.n	800da12 <_dtoa_r+0x49a>
 800e00e:	2a00      	cmp	r2, #0
 800e010:	dd03      	ble.n	800e01a <_dtoa_r+0xaa2>
 800e012:	2b39      	cmp	r3, #57	@ 0x39
 800e014:	d0ee      	beq.n	800dff4 <_dtoa_r+0xa7c>
 800e016:	3301      	adds	r3, #1
 800e018:	e7c9      	b.n	800dfae <_dtoa_r+0xa36>
 800e01a:	9a00      	ldr	r2, [sp, #0]
 800e01c:	9908      	ldr	r1, [sp, #32]
 800e01e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e022:	428a      	cmp	r2, r1
 800e024:	d028      	beq.n	800e078 <_dtoa_r+0xb00>
 800e026:	9902      	ldr	r1, [sp, #8]
 800e028:	2300      	movs	r3, #0
 800e02a:	220a      	movs	r2, #10
 800e02c:	4648      	mov	r0, r9
 800e02e:	f000 f9d5 	bl	800e3dc <__multadd>
 800e032:	42af      	cmp	r7, r5
 800e034:	9002      	str	r0, [sp, #8]
 800e036:	f04f 0300 	mov.w	r3, #0
 800e03a:	f04f 020a 	mov.w	r2, #10
 800e03e:	4639      	mov	r1, r7
 800e040:	4648      	mov	r0, r9
 800e042:	d107      	bne.n	800e054 <_dtoa_r+0xadc>
 800e044:	f000 f9ca 	bl	800e3dc <__multadd>
 800e048:	4607      	mov	r7, r0
 800e04a:	4605      	mov	r5, r0
 800e04c:	9b00      	ldr	r3, [sp, #0]
 800e04e:	3301      	adds	r3, #1
 800e050:	9300      	str	r3, [sp, #0]
 800e052:	e777      	b.n	800df44 <_dtoa_r+0x9cc>
 800e054:	f000 f9c2 	bl	800e3dc <__multadd>
 800e058:	4629      	mov	r1, r5
 800e05a:	4607      	mov	r7, r0
 800e05c:	2300      	movs	r3, #0
 800e05e:	220a      	movs	r2, #10
 800e060:	4648      	mov	r0, r9
 800e062:	f000 f9bb 	bl	800e3dc <__multadd>
 800e066:	4605      	mov	r5, r0
 800e068:	e7f0      	b.n	800e04c <_dtoa_r+0xad4>
 800e06a:	f1bb 0f00 	cmp.w	fp, #0
 800e06e:	bfcc      	ite	gt
 800e070:	465e      	movgt	r6, fp
 800e072:	2601      	movle	r6, #1
 800e074:	4456      	add	r6, sl
 800e076:	2700      	movs	r7, #0
 800e078:	9902      	ldr	r1, [sp, #8]
 800e07a:	9300      	str	r3, [sp, #0]
 800e07c:	2201      	movs	r2, #1
 800e07e:	4648      	mov	r0, r9
 800e080:	f000 fb50 	bl	800e724 <__lshift>
 800e084:	4621      	mov	r1, r4
 800e086:	9002      	str	r0, [sp, #8]
 800e088:	f000 fbb8 	bl	800e7fc <__mcmp>
 800e08c:	2800      	cmp	r0, #0
 800e08e:	dcb4      	bgt.n	800dffa <_dtoa_r+0xa82>
 800e090:	d102      	bne.n	800e098 <_dtoa_r+0xb20>
 800e092:	9b00      	ldr	r3, [sp, #0]
 800e094:	07db      	lsls	r3, r3, #31
 800e096:	d4b0      	bmi.n	800dffa <_dtoa_r+0xa82>
 800e098:	4633      	mov	r3, r6
 800e09a:	461e      	mov	r6, r3
 800e09c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e0a0:	2a30      	cmp	r2, #48	@ 0x30
 800e0a2:	d0fa      	beq.n	800e09a <_dtoa_r+0xb22>
 800e0a4:	e4b5      	b.n	800da12 <_dtoa_r+0x49a>
 800e0a6:	459a      	cmp	sl, r3
 800e0a8:	d1a8      	bne.n	800dffc <_dtoa_r+0xa84>
 800e0aa:	2331      	movs	r3, #49	@ 0x31
 800e0ac:	f108 0801 	add.w	r8, r8, #1
 800e0b0:	f88a 3000 	strb.w	r3, [sl]
 800e0b4:	e4ad      	b.n	800da12 <_dtoa_r+0x49a>
 800e0b6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e0b8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800e114 <_dtoa_r+0xb9c>
 800e0bc:	b11b      	cbz	r3, 800e0c6 <_dtoa_r+0xb4e>
 800e0be:	f10a 0308 	add.w	r3, sl, #8
 800e0c2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e0c4:	6013      	str	r3, [r2, #0]
 800e0c6:	4650      	mov	r0, sl
 800e0c8:	b017      	add	sp, #92	@ 0x5c
 800e0ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0ce:	9b07      	ldr	r3, [sp, #28]
 800e0d0:	2b01      	cmp	r3, #1
 800e0d2:	f77f ae2e 	ble.w	800dd32 <_dtoa_r+0x7ba>
 800e0d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e0d8:	9308      	str	r3, [sp, #32]
 800e0da:	2001      	movs	r0, #1
 800e0dc:	e64d      	b.n	800dd7a <_dtoa_r+0x802>
 800e0de:	f1bb 0f00 	cmp.w	fp, #0
 800e0e2:	f77f aed9 	ble.w	800de98 <_dtoa_r+0x920>
 800e0e6:	4656      	mov	r6, sl
 800e0e8:	9802      	ldr	r0, [sp, #8]
 800e0ea:	4621      	mov	r1, r4
 800e0ec:	f7ff f9bb 	bl	800d466 <quorem>
 800e0f0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e0f4:	f806 3b01 	strb.w	r3, [r6], #1
 800e0f8:	eba6 020a 	sub.w	r2, r6, sl
 800e0fc:	4593      	cmp	fp, r2
 800e0fe:	ddb4      	ble.n	800e06a <_dtoa_r+0xaf2>
 800e100:	9902      	ldr	r1, [sp, #8]
 800e102:	2300      	movs	r3, #0
 800e104:	220a      	movs	r2, #10
 800e106:	4648      	mov	r0, r9
 800e108:	f000 f968 	bl	800e3dc <__multadd>
 800e10c:	9002      	str	r0, [sp, #8]
 800e10e:	e7eb      	b.n	800e0e8 <_dtoa_r+0xb70>
 800e110:	080100e2 	.word	0x080100e2
 800e114:	08010066 	.word	0x08010066

0800e118 <_free_r>:
 800e118:	b538      	push	{r3, r4, r5, lr}
 800e11a:	4605      	mov	r5, r0
 800e11c:	2900      	cmp	r1, #0
 800e11e:	d041      	beq.n	800e1a4 <_free_r+0x8c>
 800e120:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e124:	1f0c      	subs	r4, r1, #4
 800e126:	2b00      	cmp	r3, #0
 800e128:	bfb8      	it	lt
 800e12a:	18e4      	addlt	r4, r4, r3
 800e12c:	f000 f8e8 	bl	800e300 <__malloc_lock>
 800e130:	4a1d      	ldr	r2, [pc, #116]	@ (800e1a8 <_free_r+0x90>)
 800e132:	6813      	ldr	r3, [r2, #0]
 800e134:	b933      	cbnz	r3, 800e144 <_free_r+0x2c>
 800e136:	6063      	str	r3, [r4, #4]
 800e138:	6014      	str	r4, [r2, #0]
 800e13a:	4628      	mov	r0, r5
 800e13c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e140:	f000 b8e4 	b.w	800e30c <__malloc_unlock>
 800e144:	42a3      	cmp	r3, r4
 800e146:	d908      	bls.n	800e15a <_free_r+0x42>
 800e148:	6820      	ldr	r0, [r4, #0]
 800e14a:	1821      	adds	r1, r4, r0
 800e14c:	428b      	cmp	r3, r1
 800e14e:	bf01      	itttt	eq
 800e150:	6819      	ldreq	r1, [r3, #0]
 800e152:	685b      	ldreq	r3, [r3, #4]
 800e154:	1809      	addeq	r1, r1, r0
 800e156:	6021      	streq	r1, [r4, #0]
 800e158:	e7ed      	b.n	800e136 <_free_r+0x1e>
 800e15a:	461a      	mov	r2, r3
 800e15c:	685b      	ldr	r3, [r3, #4]
 800e15e:	b10b      	cbz	r3, 800e164 <_free_r+0x4c>
 800e160:	42a3      	cmp	r3, r4
 800e162:	d9fa      	bls.n	800e15a <_free_r+0x42>
 800e164:	6811      	ldr	r1, [r2, #0]
 800e166:	1850      	adds	r0, r2, r1
 800e168:	42a0      	cmp	r0, r4
 800e16a:	d10b      	bne.n	800e184 <_free_r+0x6c>
 800e16c:	6820      	ldr	r0, [r4, #0]
 800e16e:	4401      	add	r1, r0
 800e170:	1850      	adds	r0, r2, r1
 800e172:	4283      	cmp	r3, r0
 800e174:	6011      	str	r1, [r2, #0]
 800e176:	d1e0      	bne.n	800e13a <_free_r+0x22>
 800e178:	6818      	ldr	r0, [r3, #0]
 800e17a:	685b      	ldr	r3, [r3, #4]
 800e17c:	6053      	str	r3, [r2, #4]
 800e17e:	4408      	add	r0, r1
 800e180:	6010      	str	r0, [r2, #0]
 800e182:	e7da      	b.n	800e13a <_free_r+0x22>
 800e184:	d902      	bls.n	800e18c <_free_r+0x74>
 800e186:	230c      	movs	r3, #12
 800e188:	602b      	str	r3, [r5, #0]
 800e18a:	e7d6      	b.n	800e13a <_free_r+0x22>
 800e18c:	6820      	ldr	r0, [r4, #0]
 800e18e:	1821      	adds	r1, r4, r0
 800e190:	428b      	cmp	r3, r1
 800e192:	bf04      	itt	eq
 800e194:	6819      	ldreq	r1, [r3, #0]
 800e196:	685b      	ldreq	r3, [r3, #4]
 800e198:	6063      	str	r3, [r4, #4]
 800e19a:	bf04      	itt	eq
 800e19c:	1809      	addeq	r1, r1, r0
 800e19e:	6021      	streq	r1, [r4, #0]
 800e1a0:	6054      	str	r4, [r2, #4]
 800e1a2:	e7ca      	b.n	800e13a <_free_r+0x22>
 800e1a4:	bd38      	pop	{r3, r4, r5, pc}
 800e1a6:	bf00      	nop
 800e1a8:	20001258 	.word	0x20001258

0800e1ac <malloc>:
 800e1ac:	4b02      	ldr	r3, [pc, #8]	@ (800e1b8 <malloc+0xc>)
 800e1ae:	4601      	mov	r1, r0
 800e1b0:	6818      	ldr	r0, [r3, #0]
 800e1b2:	f000 b825 	b.w	800e200 <_malloc_r>
 800e1b6:	bf00      	nop
 800e1b8:	20000898 	.word	0x20000898

0800e1bc <sbrk_aligned>:
 800e1bc:	b570      	push	{r4, r5, r6, lr}
 800e1be:	4e0f      	ldr	r6, [pc, #60]	@ (800e1fc <sbrk_aligned+0x40>)
 800e1c0:	460c      	mov	r4, r1
 800e1c2:	6831      	ldr	r1, [r6, #0]
 800e1c4:	4605      	mov	r5, r0
 800e1c6:	b911      	cbnz	r1, 800e1ce <sbrk_aligned+0x12>
 800e1c8:	f001 f9d0 	bl	800f56c <_sbrk_r>
 800e1cc:	6030      	str	r0, [r6, #0]
 800e1ce:	4621      	mov	r1, r4
 800e1d0:	4628      	mov	r0, r5
 800e1d2:	f001 f9cb 	bl	800f56c <_sbrk_r>
 800e1d6:	1c43      	adds	r3, r0, #1
 800e1d8:	d103      	bne.n	800e1e2 <sbrk_aligned+0x26>
 800e1da:	f04f 34ff 	mov.w	r4, #4294967295
 800e1de:	4620      	mov	r0, r4
 800e1e0:	bd70      	pop	{r4, r5, r6, pc}
 800e1e2:	1cc4      	adds	r4, r0, #3
 800e1e4:	f024 0403 	bic.w	r4, r4, #3
 800e1e8:	42a0      	cmp	r0, r4
 800e1ea:	d0f8      	beq.n	800e1de <sbrk_aligned+0x22>
 800e1ec:	1a21      	subs	r1, r4, r0
 800e1ee:	4628      	mov	r0, r5
 800e1f0:	f001 f9bc 	bl	800f56c <_sbrk_r>
 800e1f4:	3001      	adds	r0, #1
 800e1f6:	d1f2      	bne.n	800e1de <sbrk_aligned+0x22>
 800e1f8:	e7ef      	b.n	800e1da <sbrk_aligned+0x1e>
 800e1fa:	bf00      	nop
 800e1fc:	20001254 	.word	0x20001254

0800e200 <_malloc_r>:
 800e200:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e204:	1ccd      	adds	r5, r1, #3
 800e206:	f025 0503 	bic.w	r5, r5, #3
 800e20a:	3508      	adds	r5, #8
 800e20c:	2d0c      	cmp	r5, #12
 800e20e:	bf38      	it	cc
 800e210:	250c      	movcc	r5, #12
 800e212:	2d00      	cmp	r5, #0
 800e214:	4606      	mov	r6, r0
 800e216:	db01      	blt.n	800e21c <_malloc_r+0x1c>
 800e218:	42a9      	cmp	r1, r5
 800e21a:	d904      	bls.n	800e226 <_malloc_r+0x26>
 800e21c:	230c      	movs	r3, #12
 800e21e:	6033      	str	r3, [r6, #0]
 800e220:	2000      	movs	r0, #0
 800e222:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e226:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e2fc <_malloc_r+0xfc>
 800e22a:	f000 f869 	bl	800e300 <__malloc_lock>
 800e22e:	f8d8 3000 	ldr.w	r3, [r8]
 800e232:	461c      	mov	r4, r3
 800e234:	bb44      	cbnz	r4, 800e288 <_malloc_r+0x88>
 800e236:	4629      	mov	r1, r5
 800e238:	4630      	mov	r0, r6
 800e23a:	f7ff ffbf 	bl	800e1bc <sbrk_aligned>
 800e23e:	1c43      	adds	r3, r0, #1
 800e240:	4604      	mov	r4, r0
 800e242:	d158      	bne.n	800e2f6 <_malloc_r+0xf6>
 800e244:	f8d8 4000 	ldr.w	r4, [r8]
 800e248:	4627      	mov	r7, r4
 800e24a:	2f00      	cmp	r7, #0
 800e24c:	d143      	bne.n	800e2d6 <_malloc_r+0xd6>
 800e24e:	2c00      	cmp	r4, #0
 800e250:	d04b      	beq.n	800e2ea <_malloc_r+0xea>
 800e252:	6823      	ldr	r3, [r4, #0]
 800e254:	4639      	mov	r1, r7
 800e256:	4630      	mov	r0, r6
 800e258:	eb04 0903 	add.w	r9, r4, r3
 800e25c:	f001 f986 	bl	800f56c <_sbrk_r>
 800e260:	4581      	cmp	r9, r0
 800e262:	d142      	bne.n	800e2ea <_malloc_r+0xea>
 800e264:	6821      	ldr	r1, [r4, #0]
 800e266:	1a6d      	subs	r5, r5, r1
 800e268:	4629      	mov	r1, r5
 800e26a:	4630      	mov	r0, r6
 800e26c:	f7ff ffa6 	bl	800e1bc <sbrk_aligned>
 800e270:	3001      	adds	r0, #1
 800e272:	d03a      	beq.n	800e2ea <_malloc_r+0xea>
 800e274:	6823      	ldr	r3, [r4, #0]
 800e276:	442b      	add	r3, r5
 800e278:	6023      	str	r3, [r4, #0]
 800e27a:	f8d8 3000 	ldr.w	r3, [r8]
 800e27e:	685a      	ldr	r2, [r3, #4]
 800e280:	bb62      	cbnz	r2, 800e2dc <_malloc_r+0xdc>
 800e282:	f8c8 7000 	str.w	r7, [r8]
 800e286:	e00f      	b.n	800e2a8 <_malloc_r+0xa8>
 800e288:	6822      	ldr	r2, [r4, #0]
 800e28a:	1b52      	subs	r2, r2, r5
 800e28c:	d420      	bmi.n	800e2d0 <_malloc_r+0xd0>
 800e28e:	2a0b      	cmp	r2, #11
 800e290:	d917      	bls.n	800e2c2 <_malloc_r+0xc2>
 800e292:	1961      	adds	r1, r4, r5
 800e294:	42a3      	cmp	r3, r4
 800e296:	6025      	str	r5, [r4, #0]
 800e298:	bf18      	it	ne
 800e29a:	6059      	strne	r1, [r3, #4]
 800e29c:	6863      	ldr	r3, [r4, #4]
 800e29e:	bf08      	it	eq
 800e2a0:	f8c8 1000 	streq.w	r1, [r8]
 800e2a4:	5162      	str	r2, [r4, r5]
 800e2a6:	604b      	str	r3, [r1, #4]
 800e2a8:	4630      	mov	r0, r6
 800e2aa:	f000 f82f 	bl	800e30c <__malloc_unlock>
 800e2ae:	f104 000b 	add.w	r0, r4, #11
 800e2b2:	1d23      	adds	r3, r4, #4
 800e2b4:	f020 0007 	bic.w	r0, r0, #7
 800e2b8:	1ac2      	subs	r2, r0, r3
 800e2ba:	bf1c      	itt	ne
 800e2bc:	1a1b      	subne	r3, r3, r0
 800e2be:	50a3      	strne	r3, [r4, r2]
 800e2c0:	e7af      	b.n	800e222 <_malloc_r+0x22>
 800e2c2:	6862      	ldr	r2, [r4, #4]
 800e2c4:	42a3      	cmp	r3, r4
 800e2c6:	bf0c      	ite	eq
 800e2c8:	f8c8 2000 	streq.w	r2, [r8]
 800e2cc:	605a      	strne	r2, [r3, #4]
 800e2ce:	e7eb      	b.n	800e2a8 <_malloc_r+0xa8>
 800e2d0:	4623      	mov	r3, r4
 800e2d2:	6864      	ldr	r4, [r4, #4]
 800e2d4:	e7ae      	b.n	800e234 <_malloc_r+0x34>
 800e2d6:	463c      	mov	r4, r7
 800e2d8:	687f      	ldr	r7, [r7, #4]
 800e2da:	e7b6      	b.n	800e24a <_malloc_r+0x4a>
 800e2dc:	461a      	mov	r2, r3
 800e2de:	685b      	ldr	r3, [r3, #4]
 800e2e0:	42a3      	cmp	r3, r4
 800e2e2:	d1fb      	bne.n	800e2dc <_malloc_r+0xdc>
 800e2e4:	2300      	movs	r3, #0
 800e2e6:	6053      	str	r3, [r2, #4]
 800e2e8:	e7de      	b.n	800e2a8 <_malloc_r+0xa8>
 800e2ea:	230c      	movs	r3, #12
 800e2ec:	6033      	str	r3, [r6, #0]
 800e2ee:	4630      	mov	r0, r6
 800e2f0:	f000 f80c 	bl	800e30c <__malloc_unlock>
 800e2f4:	e794      	b.n	800e220 <_malloc_r+0x20>
 800e2f6:	6005      	str	r5, [r0, #0]
 800e2f8:	e7d6      	b.n	800e2a8 <_malloc_r+0xa8>
 800e2fa:	bf00      	nop
 800e2fc:	20001258 	.word	0x20001258

0800e300 <__malloc_lock>:
 800e300:	4801      	ldr	r0, [pc, #4]	@ (800e308 <__malloc_lock+0x8>)
 800e302:	f7ff b8ae 	b.w	800d462 <__retarget_lock_acquire_recursive>
 800e306:	bf00      	nop
 800e308:	20001250 	.word	0x20001250

0800e30c <__malloc_unlock>:
 800e30c:	4801      	ldr	r0, [pc, #4]	@ (800e314 <__malloc_unlock+0x8>)
 800e30e:	f7ff b8a9 	b.w	800d464 <__retarget_lock_release_recursive>
 800e312:	bf00      	nop
 800e314:	20001250 	.word	0x20001250

0800e318 <_Balloc>:
 800e318:	b570      	push	{r4, r5, r6, lr}
 800e31a:	69c6      	ldr	r6, [r0, #28]
 800e31c:	4604      	mov	r4, r0
 800e31e:	460d      	mov	r5, r1
 800e320:	b976      	cbnz	r6, 800e340 <_Balloc+0x28>
 800e322:	2010      	movs	r0, #16
 800e324:	f7ff ff42 	bl	800e1ac <malloc>
 800e328:	4602      	mov	r2, r0
 800e32a:	61e0      	str	r0, [r4, #28]
 800e32c:	b920      	cbnz	r0, 800e338 <_Balloc+0x20>
 800e32e:	4b18      	ldr	r3, [pc, #96]	@ (800e390 <_Balloc+0x78>)
 800e330:	4818      	ldr	r0, [pc, #96]	@ (800e394 <_Balloc+0x7c>)
 800e332:	216b      	movs	r1, #107	@ 0x6b
 800e334:	f001 f938 	bl	800f5a8 <__assert_func>
 800e338:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e33c:	6006      	str	r6, [r0, #0]
 800e33e:	60c6      	str	r6, [r0, #12]
 800e340:	69e6      	ldr	r6, [r4, #28]
 800e342:	68f3      	ldr	r3, [r6, #12]
 800e344:	b183      	cbz	r3, 800e368 <_Balloc+0x50>
 800e346:	69e3      	ldr	r3, [r4, #28]
 800e348:	68db      	ldr	r3, [r3, #12]
 800e34a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e34e:	b9b8      	cbnz	r0, 800e380 <_Balloc+0x68>
 800e350:	2101      	movs	r1, #1
 800e352:	fa01 f605 	lsl.w	r6, r1, r5
 800e356:	1d72      	adds	r2, r6, #5
 800e358:	0092      	lsls	r2, r2, #2
 800e35a:	4620      	mov	r0, r4
 800e35c:	f001 f942 	bl	800f5e4 <_calloc_r>
 800e360:	b160      	cbz	r0, 800e37c <_Balloc+0x64>
 800e362:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e366:	e00e      	b.n	800e386 <_Balloc+0x6e>
 800e368:	2221      	movs	r2, #33	@ 0x21
 800e36a:	2104      	movs	r1, #4
 800e36c:	4620      	mov	r0, r4
 800e36e:	f001 f939 	bl	800f5e4 <_calloc_r>
 800e372:	69e3      	ldr	r3, [r4, #28]
 800e374:	60f0      	str	r0, [r6, #12]
 800e376:	68db      	ldr	r3, [r3, #12]
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d1e4      	bne.n	800e346 <_Balloc+0x2e>
 800e37c:	2000      	movs	r0, #0
 800e37e:	bd70      	pop	{r4, r5, r6, pc}
 800e380:	6802      	ldr	r2, [r0, #0]
 800e382:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e386:	2300      	movs	r3, #0
 800e388:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e38c:	e7f7      	b.n	800e37e <_Balloc+0x66>
 800e38e:	bf00      	nop
 800e390:	08010073 	.word	0x08010073
 800e394:	080100f3 	.word	0x080100f3

0800e398 <_Bfree>:
 800e398:	b570      	push	{r4, r5, r6, lr}
 800e39a:	69c6      	ldr	r6, [r0, #28]
 800e39c:	4605      	mov	r5, r0
 800e39e:	460c      	mov	r4, r1
 800e3a0:	b976      	cbnz	r6, 800e3c0 <_Bfree+0x28>
 800e3a2:	2010      	movs	r0, #16
 800e3a4:	f7ff ff02 	bl	800e1ac <malloc>
 800e3a8:	4602      	mov	r2, r0
 800e3aa:	61e8      	str	r0, [r5, #28]
 800e3ac:	b920      	cbnz	r0, 800e3b8 <_Bfree+0x20>
 800e3ae:	4b09      	ldr	r3, [pc, #36]	@ (800e3d4 <_Bfree+0x3c>)
 800e3b0:	4809      	ldr	r0, [pc, #36]	@ (800e3d8 <_Bfree+0x40>)
 800e3b2:	218f      	movs	r1, #143	@ 0x8f
 800e3b4:	f001 f8f8 	bl	800f5a8 <__assert_func>
 800e3b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e3bc:	6006      	str	r6, [r0, #0]
 800e3be:	60c6      	str	r6, [r0, #12]
 800e3c0:	b13c      	cbz	r4, 800e3d2 <_Bfree+0x3a>
 800e3c2:	69eb      	ldr	r3, [r5, #28]
 800e3c4:	6862      	ldr	r2, [r4, #4]
 800e3c6:	68db      	ldr	r3, [r3, #12]
 800e3c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e3cc:	6021      	str	r1, [r4, #0]
 800e3ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e3d2:	bd70      	pop	{r4, r5, r6, pc}
 800e3d4:	08010073 	.word	0x08010073
 800e3d8:	080100f3 	.word	0x080100f3

0800e3dc <__multadd>:
 800e3dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e3e0:	690d      	ldr	r5, [r1, #16]
 800e3e2:	4607      	mov	r7, r0
 800e3e4:	460c      	mov	r4, r1
 800e3e6:	461e      	mov	r6, r3
 800e3e8:	f101 0c14 	add.w	ip, r1, #20
 800e3ec:	2000      	movs	r0, #0
 800e3ee:	f8dc 3000 	ldr.w	r3, [ip]
 800e3f2:	b299      	uxth	r1, r3
 800e3f4:	fb02 6101 	mla	r1, r2, r1, r6
 800e3f8:	0c1e      	lsrs	r6, r3, #16
 800e3fa:	0c0b      	lsrs	r3, r1, #16
 800e3fc:	fb02 3306 	mla	r3, r2, r6, r3
 800e400:	b289      	uxth	r1, r1
 800e402:	3001      	adds	r0, #1
 800e404:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e408:	4285      	cmp	r5, r0
 800e40a:	f84c 1b04 	str.w	r1, [ip], #4
 800e40e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e412:	dcec      	bgt.n	800e3ee <__multadd+0x12>
 800e414:	b30e      	cbz	r6, 800e45a <__multadd+0x7e>
 800e416:	68a3      	ldr	r3, [r4, #8]
 800e418:	42ab      	cmp	r3, r5
 800e41a:	dc19      	bgt.n	800e450 <__multadd+0x74>
 800e41c:	6861      	ldr	r1, [r4, #4]
 800e41e:	4638      	mov	r0, r7
 800e420:	3101      	adds	r1, #1
 800e422:	f7ff ff79 	bl	800e318 <_Balloc>
 800e426:	4680      	mov	r8, r0
 800e428:	b928      	cbnz	r0, 800e436 <__multadd+0x5a>
 800e42a:	4602      	mov	r2, r0
 800e42c:	4b0c      	ldr	r3, [pc, #48]	@ (800e460 <__multadd+0x84>)
 800e42e:	480d      	ldr	r0, [pc, #52]	@ (800e464 <__multadd+0x88>)
 800e430:	21ba      	movs	r1, #186	@ 0xba
 800e432:	f001 f8b9 	bl	800f5a8 <__assert_func>
 800e436:	6922      	ldr	r2, [r4, #16]
 800e438:	3202      	adds	r2, #2
 800e43a:	f104 010c 	add.w	r1, r4, #12
 800e43e:	0092      	lsls	r2, r2, #2
 800e440:	300c      	adds	r0, #12
 800e442:	f001 f8a3 	bl	800f58c <memcpy>
 800e446:	4621      	mov	r1, r4
 800e448:	4638      	mov	r0, r7
 800e44a:	f7ff ffa5 	bl	800e398 <_Bfree>
 800e44e:	4644      	mov	r4, r8
 800e450:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e454:	3501      	adds	r5, #1
 800e456:	615e      	str	r6, [r3, #20]
 800e458:	6125      	str	r5, [r4, #16]
 800e45a:	4620      	mov	r0, r4
 800e45c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e460:	080100e2 	.word	0x080100e2
 800e464:	080100f3 	.word	0x080100f3

0800e468 <__hi0bits>:
 800e468:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e46c:	4603      	mov	r3, r0
 800e46e:	bf36      	itet	cc
 800e470:	0403      	lslcc	r3, r0, #16
 800e472:	2000      	movcs	r0, #0
 800e474:	2010      	movcc	r0, #16
 800e476:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e47a:	bf3c      	itt	cc
 800e47c:	021b      	lslcc	r3, r3, #8
 800e47e:	3008      	addcc	r0, #8
 800e480:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e484:	bf3c      	itt	cc
 800e486:	011b      	lslcc	r3, r3, #4
 800e488:	3004      	addcc	r0, #4
 800e48a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e48e:	bf3c      	itt	cc
 800e490:	009b      	lslcc	r3, r3, #2
 800e492:	3002      	addcc	r0, #2
 800e494:	2b00      	cmp	r3, #0
 800e496:	db05      	blt.n	800e4a4 <__hi0bits+0x3c>
 800e498:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e49c:	f100 0001 	add.w	r0, r0, #1
 800e4a0:	bf08      	it	eq
 800e4a2:	2020      	moveq	r0, #32
 800e4a4:	4770      	bx	lr

0800e4a6 <__lo0bits>:
 800e4a6:	6803      	ldr	r3, [r0, #0]
 800e4a8:	4602      	mov	r2, r0
 800e4aa:	f013 0007 	ands.w	r0, r3, #7
 800e4ae:	d00b      	beq.n	800e4c8 <__lo0bits+0x22>
 800e4b0:	07d9      	lsls	r1, r3, #31
 800e4b2:	d421      	bmi.n	800e4f8 <__lo0bits+0x52>
 800e4b4:	0798      	lsls	r0, r3, #30
 800e4b6:	bf49      	itett	mi
 800e4b8:	085b      	lsrmi	r3, r3, #1
 800e4ba:	089b      	lsrpl	r3, r3, #2
 800e4bc:	2001      	movmi	r0, #1
 800e4be:	6013      	strmi	r3, [r2, #0]
 800e4c0:	bf5c      	itt	pl
 800e4c2:	6013      	strpl	r3, [r2, #0]
 800e4c4:	2002      	movpl	r0, #2
 800e4c6:	4770      	bx	lr
 800e4c8:	b299      	uxth	r1, r3
 800e4ca:	b909      	cbnz	r1, 800e4d0 <__lo0bits+0x2a>
 800e4cc:	0c1b      	lsrs	r3, r3, #16
 800e4ce:	2010      	movs	r0, #16
 800e4d0:	b2d9      	uxtb	r1, r3
 800e4d2:	b909      	cbnz	r1, 800e4d8 <__lo0bits+0x32>
 800e4d4:	3008      	adds	r0, #8
 800e4d6:	0a1b      	lsrs	r3, r3, #8
 800e4d8:	0719      	lsls	r1, r3, #28
 800e4da:	bf04      	itt	eq
 800e4dc:	091b      	lsreq	r3, r3, #4
 800e4de:	3004      	addeq	r0, #4
 800e4e0:	0799      	lsls	r1, r3, #30
 800e4e2:	bf04      	itt	eq
 800e4e4:	089b      	lsreq	r3, r3, #2
 800e4e6:	3002      	addeq	r0, #2
 800e4e8:	07d9      	lsls	r1, r3, #31
 800e4ea:	d403      	bmi.n	800e4f4 <__lo0bits+0x4e>
 800e4ec:	085b      	lsrs	r3, r3, #1
 800e4ee:	f100 0001 	add.w	r0, r0, #1
 800e4f2:	d003      	beq.n	800e4fc <__lo0bits+0x56>
 800e4f4:	6013      	str	r3, [r2, #0]
 800e4f6:	4770      	bx	lr
 800e4f8:	2000      	movs	r0, #0
 800e4fa:	4770      	bx	lr
 800e4fc:	2020      	movs	r0, #32
 800e4fe:	4770      	bx	lr

0800e500 <__i2b>:
 800e500:	b510      	push	{r4, lr}
 800e502:	460c      	mov	r4, r1
 800e504:	2101      	movs	r1, #1
 800e506:	f7ff ff07 	bl	800e318 <_Balloc>
 800e50a:	4602      	mov	r2, r0
 800e50c:	b928      	cbnz	r0, 800e51a <__i2b+0x1a>
 800e50e:	4b05      	ldr	r3, [pc, #20]	@ (800e524 <__i2b+0x24>)
 800e510:	4805      	ldr	r0, [pc, #20]	@ (800e528 <__i2b+0x28>)
 800e512:	f240 1145 	movw	r1, #325	@ 0x145
 800e516:	f001 f847 	bl	800f5a8 <__assert_func>
 800e51a:	2301      	movs	r3, #1
 800e51c:	6144      	str	r4, [r0, #20]
 800e51e:	6103      	str	r3, [r0, #16]
 800e520:	bd10      	pop	{r4, pc}
 800e522:	bf00      	nop
 800e524:	080100e2 	.word	0x080100e2
 800e528:	080100f3 	.word	0x080100f3

0800e52c <__multiply>:
 800e52c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e530:	4617      	mov	r7, r2
 800e532:	690a      	ldr	r2, [r1, #16]
 800e534:	693b      	ldr	r3, [r7, #16]
 800e536:	429a      	cmp	r2, r3
 800e538:	bfa8      	it	ge
 800e53a:	463b      	movge	r3, r7
 800e53c:	4689      	mov	r9, r1
 800e53e:	bfa4      	itt	ge
 800e540:	460f      	movge	r7, r1
 800e542:	4699      	movge	r9, r3
 800e544:	693d      	ldr	r5, [r7, #16]
 800e546:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e54a:	68bb      	ldr	r3, [r7, #8]
 800e54c:	6879      	ldr	r1, [r7, #4]
 800e54e:	eb05 060a 	add.w	r6, r5, sl
 800e552:	42b3      	cmp	r3, r6
 800e554:	b085      	sub	sp, #20
 800e556:	bfb8      	it	lt
 800e558:	3101      	addlt	r1, #1
 800e55a:	f7ff fedd 	bl	800e318 <_Balloc>
 800e55e:	b930      	cbnz	r0, 800e56e <__multiply+0x42>
 800e560:	4602      	mov	r2, r0
 800e562:	4b41      	ldr	r3, [pc, #260]	@ (800e668 <__multiply+0x13c>)
 800e564:	4841      	ldr	r0, [pc, #260]	@ (800e66c <__multiply+0x140>)
 800e566:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e56a:	f001 f81d 	bl	800f5a8 <__assert_func>
 800e56e:	f100 0414 	add.w	r4, r0, #20
 800e572:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e576:	4623      	mov	r3, r4
 800e578:	2200      	movs	r2, #0
 800e57a:	4573      	cmp	r3, lr
 800e57c:	d320      	bcc.n	800e5c0 <__multiply+0x94>
 800e57e:	f107 0814 	add.w	r8, r7, #20
 800e582:	f109 0114 	add.w	r1, r9, #20
 800e586:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e58a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e58e:	9302      	str	r3, [sp, #8]
 800e590:	1beb      	subs	r3, r5, r7
 800e592:	3b15      	subs	r3, #21
 800e594:	f023 0303 	bic.w	r3, r3, #3
 800e598:	3304      	adds	r3, #4
 800e59a:	3715      	adds	r7, #21
 800e59c:	42bd      	cmp	r5, r7
 800e59e:	bf38      	it	cc
 800e5a0:	2304      	movcc	r3, #4
 800e5a2:	9301      	str	r3, [sp, #4]
 800e5a4:	9b02      	ldr	r3, [sp, #8]
 800e5a6:	9103      	str	r1, [sp, #12]
 800e5a8:	428b      	cmp	r3, r1
 800e5aa:	d80c      	bhi.n	800e5c6 <__multiply+0x9a>
 800e5ac:	2e00      	cmp	r6, #0
 800e5ae:	dd03      	ble.n	800e5b8 <__multiply+0x8c>
 800e5b0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d055      	beq.n	800e664 <__multiply+0x138>
 800e5b8:	6106      	str	r6, [r0, #16]
 800e5ba:	b005      	add	sp, #20
 800e5bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5c0:	f843 2b04 	str.w	r2, [r3], #4
 800e5c4:	e7d9      	b.n	800e57a <__multiply+0x4e>
 800e5c6:	f8b1 a000 	ldrh.w	sl, [r1]
 800e5ca:	f1ba 0f00 	cmp.w	sl, #0
 800e5ce:	d01f      	beq.n	800e610 <__multiply+0xe4>
 800e5d0:	46c4      	mov	ip, r8
 800e5d2:	46a1      	mov	r9, r4
 800e5d4:	2700      	movs	r7, #0
 800e5d6:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e5da:	f8d9 3000 	ldr.w	r3, [r9]
 800e5de:	fa1f fb82 	uxth.w	fp, r2
 800e5e2:	b29b      	uxth	r3, r3
 800e5e4:	fb0a 330b 	mla	r3, sl, fp, r3
 800e5e8:	443b      	add	r3, r7
 800e5ea:	f8d9 7000 	ldr.w	r7, [r9]
 800e5ee:	0c12      	lsrs	r2, r2, #16
 800e5f0:	0c3f      	lsrs	r7, r7, #16
 800e5f2:	fb0a 7202 	mla	r2, sl, r2, r7
 800e5f6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e5fa:	b29b      	uxth	r3, r3
 800e5fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e600:	4565      	cmp	r5, ip
 800e602:	f849 3b04 	str.w	r3, [r9], #4
 800e606:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e60a:	d8e4      	bhi.n	800e5d6 <__multiply+0xaa>
 800e60c:	9b01      	ldr	r3, [sp, #4]
 800e60e:	50e7      	str	r7, [r4, r3]
 800e610:	9b03      	ldr	r3, [sp, #12]
 800e612:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e616:	3104      	adds	r1, #4
 800e618:	f1b9 0f00 	cmp.w	r9, #0
 800e61c:	d020      	beq.n	800e660 <__multiply+0x134>
 800e61e:	6823      	ldr	r3, [r4, #0]
 800e620:	4647      	mov	r7, r8
 800e622:	46a4      	mov	ip, r4
 800e624:	f04f 0a00 	mov.w	sl, #0
 800e628:	f8b7 b000 	ldrh.w	fp, [r7]
 800e62c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e630:	fb09 220b 	mla	r2, r9, fp, r2
 800e634:	4452      	add	r2, sl
 800e636:	b29b      	uxth	r3, r3
 800e638:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e63c:	f84c 3b04 	str.w	r3, [ip], #4
 800e640:	f857 3b04 	ldr.w	r3, [r7], #4
 800e644:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e648:	f8bc 3000 	ldrh.w	r3, [ip]
 800e64c:	fb09 330a 	mla	r3, r9, sl, r3
 800e650:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e654:	42bd      	cmp	r5, r7
 800e656:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e65a:	d8e5      	bhi.n	800e628 <__multiply+0xfc>
 800e65c:	9a01      	ldr	r2, [sp, #4]
 800e65e:	50a3      	str	r3, [r4, r2]
 800e660:	3404      	adds	r4, #4
 800e662:	e79f      	b.n	800e5a4 <__multiply+0x78>
 800e664:	3e01      	subs	r6, #1
 800e666:	e7a1      	b.n	800e5ac <__multiply+0x80>
 800e668:	080100e2 	.word	0x080100e2
 800e66c:	080100f3 	.word	0x080100f3

0800e670 <__pow5mult>:
 800e670:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e674:	4615      	mov	r5, r2
 800e676:	f012 0203 	ands.w	r2, r2, #3
 800e67a:	4607      	mov	r7, r0
 800e67c:	460e      	mov	r6, r1
 800e67e:	d007      	beq.n	800e690 <__pow5mult+0x20>
 800e680:	4c25      	ldr	r4, [pc, #148]	@ (800e718 <__pow5mult+0xa8>)
 800e682:	3a01      	subs	r2, #1
 800e684:	2300      	movs	r3, #0
 800e686:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e68a:	f7ff fea7 	bl	800e3dc <__multadd>
 800e68e:	4606      	mov	r6, r0
 800e690:	10ad      	asrs	r5, r5, #2
 800e692:	d03d      	beq.n	800e710 <__pow5mult+0xa0>
 800e694:	69fc      	ldr	r4, [r7, #28]
 800e696:	b97c      	cbnz	r4, 800e6b8 <__pow5mult+0x48>
 800e698:	2010      	movs	r0, #16
 800e69a:	f7ff fd87 	bl	800e1ac <malloc>
 800e69e:	4602      	mov	r2, r0
 800e6a0:	61f8      	str	r0, [r7, #28]
 800e6a2:	b928      	cbnz	r0, 800e6b0 <__pow5mult+0x40>
 800e6a4:	4b1d      	ldr	r3, [pc, #116]	@ (800e71c <__pow5mult+0xac>)
 800e6a6:	481e      	ldr	r0, [pc, #120]	@ (800e720 <__pow5mult+0xb0>)
 800e6a8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e6ac:	f000 ff7c 	bl	800f5a8 <__assert_func>
 800e6b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e6b4:	6004      	str	r4, [r0, #0]
 800e6b6:	60c4      	str	r4, [r0, #12]
 800e6b8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e6bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e6c0:	b94c      	cbnz	r4, 800e6d6 <__pow5mult+0x66>
 800e6c2:	f240 2171 	movw	r1, #625	@ 0x271
 800e6c6:	4638      	mov	r0, r7
 800e6c8:	f7ff ff1a 	bl	800e500 <__i2b>
 800e6cc:	2300      	movs	r3, #0
 800e6ce:	f8c8 0008 	str.w	r0, [r8, #8]
 800e6d2:	4604      	mov	r4, r0
 800e6d4:	6003      	str	r3, [r0, #0]
 800e6d6:	f04f 0900 	mov.w	r9, #0
 800e6da:	07eb      	lsls	r3, r5, #31
 800e6dc:	d50a      	bpl.n	800e6f4 <__pow5mult+0x84>
 800e6de:	4631      	mov	r1, r6
 800e6e0:	4622      	mov	r2, r4
 800e6e2:	4638      	mov	r0, r7
 800e6e4:	f7ff ff22 	bl	800e52c <__multiply>
 800e6e8:	4631      	mov	r1, r6
 800e6ea:	4680      	mov	r8, r0
 800e6ec:	4638      	mov	r0, r7
 800e6ee:	f7ff fe53 	bl	800e398 <_Bfree>
 800e6f2:	4646      	mov	r6, r8
 800e6f4:	106d      	asrs	r5, r5, #1
 800e6f6:	d00b      	beq.n	800e710 <__pow5mult+0xa0>
 800e6f8:	6820      	ldr	r0, [r4, #0]
 800e6fa:	b938      	cbnz	r0, 800e70c <__pow5mult+0x9c>
 800e6fc:	4622      	mov	r2, r4
 800e6fe:	4621      	mov	r1, r4
 800e700:	4638      	mov	r0, r7
 800e702:	f7ff ff13 	bl	800e52c <__multiply>
 800e706:	6020      	str	r0, [r4, #0]
 800e708:	f8c0 9000 	str.w	r9, [r0]
 800e70c:	4604      	mov	r4, r0
 800e70e:	e7e4      	b.n	800e6da <__pow5mult+0x6a>
 800e710:	4630      	mov	r0, r6
 800e712:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e716:	bf00      	nop
 800e718:	080101c0 	.word	0x080101c0
 800e71c:	08010073 	.word	0x08010073
 800e720:	080100f3 	.word	0x080100f3

0800e724 <__lshift>:
 800e724:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e728:	460c      	mov	r4, r1
 800e72a:	6849      	ldr	r1, [r1, #4]
 800e72c:	6923      	ldr	r3, [r4, #16]
 800e72e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e732:	68a3      	ldr	r3, [r4, #8]
 800e734:	4607      	mov	r7, r0
 800e736:	4691      	mov	r9, r2
 800e738:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e73c:	f108 0601 	add.w	r6, r8, #1
 800e740:	42b3      	cmp	r3, r6
 800e742:	db0b      	blt.n	800e75c <__lshift+0x38>
 800e744:	4638      	mov	r0, r7
 800e746:	f7ff fde7 	bl	800e318 <_Balloc>
 800e74a:	4605      	mov	r5, r0
 800e74c:	b948      	cbnz	r0, 800e762 <__lshift+0x3e>
 800e74e:	4602      	mov	r2, r0
 800e750:	4b28      	ldr	r3, [pc, #160]	@ (800e7f4 <__lshift+0xd0>)
 800e752:	4829      	ldr	r0, [pc, #164]	@ (800e7f8 <__lshift+0xd4>)
 800e754:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e758:	f000 ff26 	bl	800f5a8 <__assert_func>
 800e75c:	3101      	adds	r1, #1
 800e75e:	005b      	lsls	r3, r3, #1
 800e760:	e7ee      	b.n	800e740 <__lshift+0x1c>
 800e762:	2300      	movs	r3, #0
 800e764:	f100 0114 	add.w	r1, r0, #20
 800e768:	f100 0210 	add.w	r2, r0, #16
 800e76c:	4618      	mov	r0, r3
 800e76e:	4553      	cmp	r3, sl
 800e770:	db33      	blt.n	800e7da <__lshift+0xb6>
 800e772:	6920      	ldr	r0, [r4, #16]
 800e774:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e778:	f104 0314 	add.w	r3, r4, #20
 800e77c:	f019 091f 	ands.w	r9, r9, #31
 800e780:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e784:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e788:	d02b      	beq.n	800e7e2 <__lshift+0xbe>
 800e78a:	f1c9 0e20 	rsb	lr, r9, #32
 800e78e:	468a      	mov	sl, r1
 800e790:	2200      	movs	r2, #0
 800e792:	6818      	ldr	r0, [r3, #0]
 800e794:	fa00 f009 	lsl.w	r0, r0, r9
 800e798:	4310      	orrs	r0, r2
 800e79a:	f84a 0b04 	str.w	r0, [sl], #4
 800e79e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e7a2:	459c      	cmp	ip, r3
 800e7a4:	fa22 f20e 	lsr.w	r2, r2, lr
 800e7a8:	d8f3      	bhi.n	800e792 <__lshift+0x6e>
 800e7aa:	ebac 0304 	sub.w	r3, ip, r4
 800e7ae:	3b15      	subs	r3, #21
 800e7b0:	f023 0303 	bic.w	r3, r3, #3
 800e7b4:	3304      	adds	r3, #4
 800e7b6:	f104 0015 	add.w	r0, r4, #21
 800e7ba:	4560      	cmp	r0, ip
 800e7bc:	bf88      	it	hi
 800e7be:	2304      	movhi	r3, #4
 800e7c0:	50ca      	str	r2, [r1, r3]
 800e7c2:	b10a      	cbz	r2, 800e7c8 <__lshift+0xa4>
 800e7c4:	f108 0602 	add.w	r6, r8, #2
 800e7c8:	3e01      	subs	r6, #1
 800e7ca:	4638      	mov	r0, r7
 800e7cc:	612e      	str	r6, [r5, #16]
 800e7ce:	4621      	mov	r1, r4
 800e7d0:	f7ff fde2 	bl	800e398 <_Bfree>
 800e7d4:	4628      	mov	r0, r5
 800e7d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7da:	f842 0f04 	str.w	r0, [r2, #4]!
 800e7de:	3301      	adds	r3, #1
 800e7e0:	e7c5      	b.n	800e76e <__lshift+0x4a>
 800e7e2:	3904      	subs	r1, #4
 800e7e4:	f853 2b04 	ldr.w	r2, [r3], #4
 800e7e8:	f841 2f04 	str.w	r2, [r1, #4]!
 800e7ec:	459c      	cmp	ip, r3
 800e7ee:	d8f9      	bhi.n	800e7e4 <__lshift+0xc0>
 800e7f0:	e7ea      	b.n	800e7c8 <__lshift+0xa4>
 800e7f2:	bf00      	nop
 800e7f4:	080100e2 	.word	0x080100e2
 800e7f8:	080100f3 	.word	0x080100f3

0800e7fc <__mcmp>:
 800e7fc:	690a      	ldr	r2, [r1, #16]
 800e7fe:	4603      	mov	r3, r0
 800e800:	6900      	ldr	r0, [r0, #16]
 800e802:	1a80      	subs	r0, r0, r2
 800e804:	b530      	push	{r4, r5, lr}
 800e806:	d10e      	bne.n	800e826 <__mcmp+0x2a>
 800e808:	3314      	adds	r3, #20
 800e80a:	3114      	adds	r1, #20
 800e80c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e810:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e814:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e818:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e81c:	4295      	cmp	r5, r2
 800e81e:	d003      	beq.n	800e828 <__mcmp+0x2c>
 800e820:	d205      	bcs.n	800e82e <__mcmp+0x32>
 800e822:	f04f 30ff 	mov.w	r0, #4294967295
 800e826:	bd30      	pop	{r4, r5, pc}
 800e828:	42a3      	cmp	r3, r4
 800e82a:	d3f3      	bcc.n	800e814 <__mcmp+0x18>
 800e82c:	e7fb      	b.n	800e826 <__mcmp+0x2a>
 800e82e:	2001      	movs	r0, #1
 800e830:	e7f9      	b.n	800e826 <__mcmp+0x2a>
	...

0800e834 <__mdiff>:
 800e834:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e838:	4689      	mov	r9, r1
 800e83a:	4606      	mov	r6, r0
 800e83c:	4611      	mov	r1, r2
 800e83e:	4648      	mov	r0, r9
 800e840:	4614      	mov	r4, r2
 800e842:	f7ff ffdb 	bl	800e7fc <__mcmp>
 800e846:	1e05      	subs	r5, r0, #0
 800e848:	d112      	bne.n	800e870 <__mdiff+0x3c>
 800e84a:	4629      	mov	r1, r5
 800e84c:	4630      	mov	r0, r6
 800e84e:	f7ff fd63 	bl	800e318 <_Balloc>
 800e852:	4602      	mov	r2, r0
 800e854:	b928      	cbnz	r0, 800e862 <__mdiff+0x2e>
 800e856:	4b3f      	ldr	r3, [pc, #252]	@ (800e954 <__mdiff+0x120>)
 800e858:	f240 2137 	movw	r1, #567	@ 0x237
 800e85c:	483e      	ldr	r0, [pc, #248]	@ (800e958 <__mdiff+0x124>)
 800e85e:	f000 fea3 	bl	800f5a8 <__assert_func>
 800e862:	2301      	movs	r3, #1
 800e864:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e868:	4610      	mov	r0, r2
 800e86a:	b003      	add	sp, #12
 800e86c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e870:	bfbc      	itt	lt
 800e872:	464b      	movlt	r3, r9
 800e874:	46a1      	movlt	r9, r4
 800e876:	4630      	mov	r0, r6
 800e878:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e87c:	bfba      	itte	lt
 800e87e:	461c      	movlt	r4, r3
 800e880:	2501      	movlt	r5, #1
 800e882:	2500      	movge	r5, #0
 800e884:	f7ff fd48 	bl	800e318 <_Balloc>
 800e888:	4602      	mov	r2, r0
 800e88a:	b918      	cbnz	r0, 800e894 <__mdiff+0x60>
 800e88c:	4b31      	ldr	r3, [pc, #196]	@ (800e954 <__mdiff+0x120>)
 800e88e:	f240 2145 	movw	r1, #581	@ 0x245
 800e892:	e7e3      	b.n	800e85c <__mdiff+0x28>
 800e894:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e898:	6926      	ldr	r6, [r4, #16]
 800e89a:	60c5      	str	r5, [r0, #12]
 800e89c:	f109 0310 	add.w	r3, r9, #16
 800e8a0:	f109 0514 	add.w	r5, r9, #20
 800e8a4:	f104 0e14 	add.w	lr, r4, #20
 800e8a8:	f100 0b14 	add.w	fp, r0, #20
 800e8ac:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e8b0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e8b4:	9301      	str	r3, [sp, #4]
 800e8b6:	46d9      	mov	r9, fp
 800e8b8:	f04f 0c00 	mov.w	ip, #0
 800e8bc:	9b01      	ldr	r3, [sp, #4]
 800e8be:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e8c2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e8c6:	9301      	str	r3, [sp, #4]
 800e8c8:	fa1f f38a 	uxth.w	r3, sl
 800e8cc:	4619      	mov	r1, r3
 800e8ce:	b283      	uxth	r3, r0
 800e8d0:	1acb      	subs	r3, r1, r3
 800e8d2:	0c00      	lsrs	r0, r0, #16
 800e8d4:	4463      	add	r3, ip
 800e8d6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e8da:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e8de:	b29b      	uxth	r3, r3
 800e8e0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e8e4:	4576      	cmp	r6, lr
 800e8e6:	f849 3b04 	str.w	r3, [r9], #4
 800e8ea:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e8ee:	d8e5      	bhi.n	800e8bc <__mdiff+0x88>
 800e8f0:	1b33      	subs	r3, r6, r4
 800e8f2:	3b15      	subs	r3, #21
 800e8f4:	f023 0303 	bic.w	r3, r3, #3
 800e8f8:	3415      	adds	r4, #21
 800e8fa:	3304      	adds	r3, #4
 800e8fc:	42a6      	cmp	r6, r4
 800e8fe:	bf38      	it	cc
 800e900:	2304      	movcc	r3, #4
 800e902:	441d      	add	r5, r3
 800e904:	445b      	add	r3, fp
 800e906:	461e      	mov	r6, r3
 800e908:	462c      	mov	r4, r5
 800e90a:	4544      	cmp	r4, r8
 800e90c:	d30e      	bcc.n	800e92c <__mdiff+0xf8>
 800e90e:	f108 0103 	add.w	r1, r8, #3
 800e912:	1b49      	subs	r1, r1, r5
 800e914:	f021 0103 	bic.w	r1, r1, #3
 800e918:	3d03      	subs	r5, #3
 800e91a:	45a8      	cmp	r8, r5
 800e91c:	bf38      	it	cc
 800e91e:	2100      	movcc	r1, #0
 800e920:	440b      	add	r3, r1
 800e922:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e926:	b191      	cbz	r1, 800e94e <__mdiff+0x11a>
 800e928:	6117      	str	r7, [r2, #16]
 800e92a:	e79d      	b.n	800e868 <__mdiff+0x34>
 800e92c:	f854 1b04 	ldr.w	r1, [r4], #4
 800e930:	46e6      	mov	lr, ip
 800e932:	0c08      	lsrs	r0, r1, #16
 800e934:	fa1c fc81 	uxtah	ip, ip, r1
 800e938:	4471      	add	r1, lr
 800e93a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e93e:	b289      	uxth	r1, r1
 800e940:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e944:	f846 1b04 	str.w	r1, [r6], #4
 800e948:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e94c:	e7dd      	b.n	800e90a <__mdiff+0xd6>
 800e94e:	3f01      	subs	r7, #1
 800e950:	e7e7      	b.n	800e922 <__mdiff+0xee>
 800e952:	bf00      	nop
 800e954:	080100e2 	.word	0x080100e2
 800e958:	080100f3 	.word	0x080100f3

0800e95c <__d2b>:
 800e95c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e960:	460f      	mov	r7, r1
 800e962:	2101      	movs	r1, #1
 800e964:	ec59 8b10 	vmov	r8, r9, d0
 800e968:	4616      	mov	r6, r2
 800e96a:	f7ff fcd5 	bl	800e318 <_Balloc>
 800e96e:	4604      	mov	r4, r0
 800e970:	b930      	cbnz	r0, 800e980 <__d2b+0x24>
 800e972:	4602      	mov	r2, r0
 800e974:	4b23      	ldr	r3, [pc, #140]	@ (800ea04 <__d2b+0xa8>)
 800e976:	4824      	ldr	r0, [pc, #144]	@ (800ea08 <__d2b+0xac>)
 800e978:	f240 310f 	movw	r1, #783	@ 0x30f
 800e97c:	f000 fe14 	bl	800f5a8 <__assert_func>
 800e980:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e984:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e988:	b10d      	cbz	r5, 800e98e <__d2b+0x32>
 800e98a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e98e:	9301      	str	r3, [sp, #4]
 800e990:	f1b8 0300 	subs.w	r3, r8, #0
 800e994:	d023      	beq.n	800e9de <__d2b+0x82>
 800e996:	4668      	mov	r0, sp
 800e998:	9300      	str	r3, [sp, #0]
 800e99a:	f7ff fd84 	bl	800e4a6 <__lo0bits>
 800e99e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e9a2:	b1d0      	cbz	r0, 800e9da <__d2b+0x7e>
 800e9a4:	f1c0 0320 	rsb	r3, r0, #32
 800e9a8:	fa02 f303 	lsl.w	r3, r2, r3
 800e9ac:	430b      	orrs	r3, r1
 800e9ae:	40c2      	lsrs	r2, r0
 800e9b0:	6163      	str	r3, [r4, #20]
 800e9b2:	9201      	str	r2, [sp, #4]
 800e9b4:	9b01      	ldr	r3, [sp, #4]
 800e9b6:	61a3      	str	r3, [r4, #24]
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	bf0c      	ite	eq
 800e9bc:	2201      	moveq	r2, #1
 800e9be:	2202      	movne	r2, #2
 800e9c0:	6122      	str	r2, [r4, #16]
 800e9c2:	b1a5      	cbz	r5, 800e9ee <__d2b+0x92>
 800e9c4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e9c8:	4405      	add	r5, r0
 800e9ca:	603d      	str	r5, [r7, #0]
 800e9cc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e9d0:	6030      	str	r0, [r6, #0]
 800e9d2:	4620      	mov	r0, r4
 800e9d4:	b003      	add	sp, #12
 800e9d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e9da:	6161      	str	r1, [r4, #20]
 800e9dc:	e7ea      	b.n	800e9b4 <__d2b+0x58>
 800e9de:	a801      	add	r0, sp, #4
 800e9e0:	f7ff fd61 	bl	800e4a6 <__lo0bits>
 800e9e4:	9b01      	ldr	r3, [sp, #4]
 800e9e6:	6163      	str	r3, [r4, #20]
 800e9e8:	3020      	adds	r0, #32
 800e9ea:	2201      	movs	r2, #1
 800e9ec:	e7e8      	b.n	800e9c0 <__d2b+0x64>
 800e9ee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e9f2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e9f6:	6038      	str	r0, [r7, #0]
 800e9f8:	6918      	ldr	r0, [r3, #16]
 800e9fa:	f7ff fd35 	bl	800e468 <__hi0bits>
 800e9fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ea02:	e7e5      	b.n	800e9d0 <__d2b+0x74>
 800ea04:	080100e2 	.word	0x080100e2
 800ea08:	080100f3 	.word	0x080100f3

0800ea0c <__ssputs_r>:
 800ea0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ea10:	688e      	ldr	r6, [r1, #8]
 800ea12:	461f      	mov	r7, r3
 800ea14:	42be      	cmp	r6, r7
 800ea16:	680b      	ldr	r3, [r1, #0]
 800ea18:	4682      	mov	sl, r0
 800ea1a:	460c      	mov	r4, r1
 800ea1c:	4690      	mov	r8, r2
 800ea1e:	d82d      	bhi.n	800ea7c <__ssputs_r+0x70>
 800ea20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ea24:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ea28:	d026      	beq.n	800ea78 <__ssputs_r+0x6c>
 800ea2a:	6965      	ldr	r5, [r4, #20]
 800ea2c:	6909      	ldr	r1, [r1, #16]
 800ea2e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ea32:	eba3 0901 	sub.w	r9, r3, r1
 800ea36:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ea3a:	1c7b      	adds	r3, r7, #1
 800ea3c:	444b      	add	r3, r9
 800ea3e:	106d      	asrs	r5, r5, #1
 800ea40:	429d      	cmp	r5, r3
 800ea42:	bf38      	it	cc
 800ea44:	461d      	movcc	r5, r3
 800ea46:	0553      	lsls	r3, r2, #21
 800ea48:	d527      	bpl.n	800ea9a <__ssputs_r+0x8e>
 800ea4a:	4629      	mov	r1, r5
 800ea4c:	f7ff fbd8 	bl	800e200 <_malloc_r>
 800ea50:	4606      	mov	r6, r0
 800ea52:	b360      	cbz	r0, 800eaae <__ssputs_r+0xa2>
 800ea54:	6921      	ldr	r1, [r4, #16]
 800ea56:	464a      	mov	r2, r9
 800ea58:	f000 fd98 	bl	800f58c <memcpy>
 800ea5c:	89a3      	ldrh	r3, [r4, #12]
 800ea5e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ea62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ea66:	81a3      	strh	r3, [r4, #12]
 800ea68:	6126      	str	r6, [r4, #16]
 800ea6a:	6165      	str	r5, [r4, #20]
 800ea6c:	444e      	add	r6, r9
 800ea6e:	eba5 0509 	sub.w	r5, r5, r9
 800ea72:	6026      	str	r6, [r4, #0]
 800ea74:	60a5      	str	r5, [r4, #8]
 800ea76:	463e      	mov	r6, r7
 800ea78:	42be      	cmp	r6, r7
 800ea7a:	d900      	bls.n	800ea7e <__ssputs_r+0x72>
 800ea7c:	463e      	mov	r6, r7
 800ea7e:	6820      	ldr	r0, [r4, #0]
 800ea80:	4632      	mov	r2, r6
 800ea82:	4641      	mov	r1, r8
 800ea84:	f000 fd57 	bl	800f536 <memmove>
 800ea88:	68a3      	ldr	r3, [r4, #8]
 800ea8a:	1b9b      	subs	r3, r3, r6
 800ea8c:	60a3      	str	r3, [r4, #8]
 800ea8e:	6823      	ldr	r3, [r4, #0]
 800ea90:	4433      	add	r3, r6
 800ea92:	6023      	str	r3, [r4, #0]
 800ea94:	2000      	movs	r0, #0
 800ea96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea9a:	462a      	mov	r2, r5
 800ea9c:	f000 fdc8 	bl	800f630 <_realloc_r>
 800eaa0:	4606      	mov	r6, r0
 800eaa2:	2800      	cmp	r0, #0
 800eaa4:	d1e0      	bne.n	800ea68 <__ssputs_r+0x5c>
 800eaa6:	6921      	ldr	r1, [r4, #16]
 800eaa8:	4650      	mov	r0, sl
 800eaaa:	f7ff fb35 	bl	800e118 <_free_r>
 800eaae:	230c      	movs	r3, #12
 800eab0:	f8ca 3000 	str.w	r3, [sl]
 800eab4:	89a3      	ldrh	r3, [r4, #12]
 800eab6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eaba:	81a3      	strh	r3, [r4, #12]
 800eabc:	f04f 30ff 	mov.w	r0, #4294967295
 800eac0:	e7e9      	b.n	800ea96 <__ssputs_r+0x8a>
	...

0800eac4 <_svfiprintf_r>:
 800eac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eac8:	4698      	mov	r8, r3
 800eaca:	898b      	ldrh	r3, [r1, #12]
 800eacc:	061b      	lsls	r3, r3, #24
 800eace:	b09d      	sub	sp, #116	@ 0x74
 800ead0:	4607      	mov	r7, r0
 800ead2:	460d      	mov	r5, r1
 800ead4:	4614      	mov	r4, r2
 800ead6:	d510      	bpl.n	800eafa <_svfiprintf_r+0x36>
 800ead8:	690b      	ldr	r3, [r1, #16]
 800eada:	b973      	cbnz	r3, 800eafa <_svfiprintf_r+0x36>
 800eadc:	2140      	movs	r1, #64	@ 0x40
 800eade:	f7ff fb8f 	bl	800e200 <_malloc_r>
 800eae2:	6028      	str	r0, [r5, #0]
 800eae4:	6128      	str	r0, [r5, #16]
 800eae6:	b930      	cbnz	r0, 800eaf6 <_svfiprintf_r+0x32>
 800eae8:	230c      	movs	r3, #12
 800eaea:	603b      	str	r3, [r7, #0]
 800eaec:	f04f 30ff 	mov.w	r0, #4294967295
 800eaf0:	b01d      	add	sp, #116	@ 0x74
 800eaf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eaf6:	2340      	movs	r3, #64	@ 0x40
 800eaf8:	616b      	str	r3, [r5, #20]
 800eafa:	2300      	movs	r3, #0
 800eafc:	9309      	str	r3, [sp, #36]	@ 0x24
 800eafe:	2320      	movs	r3, #32
 800eb00:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800eb04:	f8cd 800c 	str.w	r8, [sp, #12]
 800eb08:	2330      	movs	r3, #48	@ 0x30
 800eb0a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800eca8 <_svfiprintf_r+0x1e4>
 800eb0e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800eb12:	f04f 0901 	mov.w	r9, #1
 800eb16:	4623      	mov	r3, r4
 800eb18:	469a      	mov	sl, r3
 800eb1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eb1e:	b10a      	cbz	r2, 800eb24 <_svfiprintf_r+0x60>
 800eb20:	2a25      	cmp	r2, #37	@ 0x25
 800eb22:	d1f9      	bne.n	800eb18 <_svfiprintf_r+0x54>
 800eb24:	ebba 0b04 	subs.w	fp, sl, r4
 800eb28:	d00b      	beq.n	800eb42 <_svfiprintf_r+0x7e>
 800eb2a:	465b      	mov	r3, fp
 800eb2c:	4622      	mov	r2, r4
 800eb2e:	4629      	mov	r1, r5
 800eb30:	4638      	mov	r0, r7
 800eb32:	f7ff ff6b 	bl	800ea0c <__ssputs_r>
 800eb36:	3001      	adds	r0, #1
 800eb38:	f000 80a7 	beq.w	800ec8a <_svfiprintf_r+0x1c6>
 800eb3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eb3e:	445a      	add	r2, fp
 800eb40:	9209      	str	r2, [sp, #36]	@ 0x24
 800eb42:	f89a 3000 	ldrb.w	r3, [sl]
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	f000 809f 	beq.w	800ec8a <_svfiprintf_r+0x1c6>
 800eb4c:	2300      	movs	r3, #0
 800eb4e:	f04f 32ff 	mov.w	r2, #4294967295
 800eb52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eb56:	f10a 0a01 	add.w	sl, sl, #1
 800eb5a:	9304      	str	r3, [sp, #16]
 800eb5c:	9307      	str	r3, [sp, #28]
 800eb5e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800eb62:	931a      	str	r3, [sp, #104]	@ 0x68
 800eb64:	4654      	mov	r4, sl
 800eb66:	2205      	movs	r2, #5
 800eb68:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb6c:	484e      	ldr	r0, [pc, #312]	@ (800eca8 <_svfiprintf_r+0x1e4>)
 800eb6e:	f7f1 fb4f 	bl	8000210 <memchr>
 800eb72:	9a04      	ldr	r2, [sp, #16]
 800eb74:	b9d8      	cbnz	r0, 800ebae <_svfiprintf_r+0xea>
 800eb76:	06d0      	lsls	r0, r2, #27
 800eb78:	bf44      	itt	mi
 800eb7a:	2320      	movmi	r3, #32
 800eb7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eb80:	0711      	lsls	r1, r2, #28
 800eb82:	bf44      	itt	mi
 800eb84:	232b      	movmi	r3, #43	@ 0x2b
 800eb86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eb8a:	f89a 3000 	ldrb.w	r3, [sl]
 800eb8e:	2b2a      	cmp	r3, #42	@ 0x2a
 800eb90:	d015      	beq.n	800ebbe <_svfiprintf_r+0xfa>
 800eb92:	9a07      	ldr	r2, [sp, #28]
 800eb94:	4654      	mov	r4, sl
 800eb96:	2000      	movs	r0, #0
 800eb98:	f04f 0c0a 	mov.w	ip, #10
 800eb9c:	4621      	mov	r1, r4
 800eb9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eba2:	3b30      	subs	r3, #48	@ 0x30
 800eba4:	2b09      	cmp	r3, #9
 800eba6:	d94b      	bls.n	800ec40 <_svfiprintf_r+0x17c>
 800eba8:	b1b0      	cbz	r0, 800ebd8 <_svfiprintf_r+0x114>
 800ebaa:	9207      	str	r2, [sp, #28]
 800ebac:	e014      	b.n	800ebd8 <_svfiprintf_r+0x114>
 800ebae:	eba0 0308 	sub.w	r3, r0, r8
 800ebb2:	fa09 f303 	lsl.w	r3, r9, r3
 800ebb6:	4313      	orrs	r3, r2
 800ebb8:	9304      	str	r3, [sp, #16]
 800ebba:	46a2      	mov	sl, r4
 800ebbc:	e7d2      	b.n	800eb64 <_svfiprintf_r+0xa0>
 800ebbe:	9b03      	ldr	r3, [sp, #12]
 800ebc0:	1d19      	adds	r1, r3, #4
 800ebc2:	681b      	ldr	r3, [r3, #0]
 800ebc4:	9103      	str	r1, [sp, #12]
 800ebc6:	2b00      	cmp	r3, #0
 800ebc8:	bfbb      	ittet	lt
 800ebca:	425b      	neglt	r3, r3
 800ebcc:	f042 0202 	orrlt.w	r2, r2, #2
 800ebd0:	9307      	strge	r3, [sp, #28]
 800ebd2:	9307      	strlt	r3, [sp, #28]
 800ebd4:	bfb8      	it	lt
 800ebd6:	9204      	strlt	r2, [sp, #16]
 800ebd8:	7823      	ldrb	r3, [r4, #0]
 800ebda:	2b2e      	cmp	r3, #46	@ 0x2e
 800ebdc:	d10a      	bne.n	800ebf4 <_svfiprintf_r+0x130>
 800ebde:	7863      	ldrb	r3, [r4, #1]
 800ebe0:	2b2a      	cmp	r3, #42	@ 0x2a
 800ebe2:	d132      	bne.n	800ec4a <_svfiprintf_r+0x186>
 800ebe4:	9b03      	ldr	r3, [sp, #12]
 800ebe6:	1d1a      	adds	r2, r3, #4
 800ebe8:	681b      	ldr	r3, [r3, #0]
 800ebea:	9203      	str	r2, [sp, #12]
 800ebec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ebf0:	3402      	adds	r4, #2
 800ebf2:	9305      	str	r3, [sp, #20]
 800ebf4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ecb8 <_svfiprintf_r+0x1f4>
 800ebf8:	7821      	ldrb	r1, [r4, #0]
 800ebfa:	2203      	movs	r2, #3
 800ebfc:	4650      	mov	r0, sl
 800ebfe:	f7f1 fb07 	bl	8000210 <memchr>
 800ec02:	b138      	cbz	r0, 800ec14 <_svfiprintf_r+0x150>
 800ec04:	9b04      	ldr	r3, [sp, #16]
 800ec06:	eba0 000a 	sub.w	r0, r0, sl
 800ec0a:	2240      	movs	r2, #64	@ 0x40
 800ec0c:	4082      	lsls	r2, r0
 800ec0e:	4313      	orrs	r3, r2
 800ec10:	3401      	adds	r4, #1
 800ec12:	9304      	str	r3, [sp, #16]
 800ec14:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ec18:	4824      	ldr	r0, [pc, #144]	@ (800ecac <_svfiprintf_r+0x1e8>)
 800ec1a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ec1e:	2206      	movs	r2, #6
 800ec20:	f7f1 faf6 	bl	8000210 <memchr>
 800ec24:	2800      	cmp	r0, #0
 800ec26:	d036      	beq.n	800ec96 <_svfiprintf_r+0x1d2>
 800ec28:	4b21      	ldr	r3, [pc, #132]	@ (800ecb0 <_svfiprintf_r+0x1ec>)
 800ec2a:	bb1b      	cbnz	r3, 800ec74 <_svfiprintf_r+0x1b0>
 800ec2c:	9b03      	ldr	r3, [sp, #12]
 800ec2e:	3307      	adds	r3, #7
 800ec30:	f023 0307 	bic.w	r3, r3, #7
 800ec34:	3308      	adds	r3, #8
 800ec36:	9303      	str	r3, [sp, #12]
 800ec38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ec3a:	4433      	add	r3, r6
 800ec3c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec3e:	e76a      	b.n	800eb16 <_svfiprintf_r+0x52>
 800ec40:	fb0c 3202 	mla	r2, ip, r2, r3
 800ec44:	460c      	mov	r4, r1
 800ec46:	2001      	movs	r0, #1
 800ec48:	e7a8      	b.n	800eb9c <_svfiprintf_r+0xd8>
 800ec4a:	2300      	movs	r3, #0
 800ec4c:	3401      	adds	r4, #1
 800ec4e:	9305      	str	r3, [sp, #20]
 800ec50:	4619      	mov	r1, r3
 800ec52:	f04f 0c0a 	mov.w	ip, #10
 800ec56:	4620      	mov	r0, r4
 800ec58:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ec5c:	3a30      	subs	r2, #48	@ 0x30
 800ec5e:	2a09      	cmp	r2, #9
 800ec60:	d903      	bls.n	800ec6a <_svfiprintf_r+0x1a6>
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d0c6      	beq.n	800ebf4 <_svfiprintf_r+0x130>
 800ec66:	9105      	str	r1, [sp, #20]
 800ec68:	e7c4      	b.n	800ebf4 <_svfiprintf_r+0x130>
 800ec6a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ec6e:	4604      	mov	r4, r0
 800ec70:	2301      	movs	r3, #1
 800ec72:	e7f0      	b.n	800ec56 <_svfiprintf_r+0x192>
 800ec74:	ab03      	add	r3, sp, #12
 800ec76:	9300      	str	r3, [sp, #0]
 800ec78:	462a      	mov	r2, r5
 800ec7a:	4b0e      	ldr	r3, [pc, #56]	@ (800ecb4 <_svfiprintf_r+0x1f0>)
 800ec7c:	a904      	add	r1, sp, #16
 800ec7e:	4638      	mov	r0, r7
 800ec80:	f7fd fe10 	bl	800c8a4 <_printf_float>
 800ec84:	1c42      	adds	r2, r0, #1
 800ec86:	4606      	mov	r6, r0
 800ec88:	d1d6      	bne.n	800ec38 <_svfiprintf_r+0x174>
 800ec8a:	89ab      	ldrh	r3, [r5, #12]
 800ec8c:	065b      	lsls	r3, r3, #25
 800ec8e:	f53f af2d 	bmi.w	800eaec <_svfiprintf_r+0x28>
 800ec92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ec94:	e72c      	b.n	800eaf0 <_svfiprintf_r+0x2c>
 800ec96:	ab03      	add	r3, sp, #12
 800ec98:	9300      	str	r3, [sp, #0]
 800ec9a:	462a      	mov	r2, r5
 800ec9c:	4b05      	ldr	r3, [pc, #20]	@ (800ecb4 <_svfiprintf_r+0x1f0>)
 800ec9e:	a904      	add	r1, sp, #16
 800eca0:	4638      	mov	r0, r7
 800eca2:	f7fe f897 	bl	800cdd4 <_printf_i>
 800eca6:	e7ed      	b.n	800ec84 <_svfiprintf_r+0x1c0>
 800eca8:	0801014c 	.word	0x0801014c
 800ecac:	08010156 	.word	0x08010156
 800ecb0:	0800c8a5 	.word	0x0800c8a5
 800ecb4:	0800ea0d 	.word	0x0800ea0d
 800ecb8:	08010152 	.word	0x08010152

0800ecbc <_sungetc_r>:
 800ecbc:	b538      	push	{r3, r4, r5, lr}
 800ecbe:	1c4b      	adds	r3, r1, #1
 800ecc0:	4614      	mov	r4, r2
 800ecc2:	d103      	bne.n	800eccc <_sungetc_r+0x10>
 800ecc4:	f04f 35ff 	mov.w	r5, #4294967295
 800ecc8:	4628      	mov	r0, r5
 800ecca:	bd38      	pop	{r3, r4, r5, pc}
 800eccc:	8993      	ldrh	r3, [r2, #12]
 800ecce:	f023 0320 	bic.w	r3, r3, #32
 800ecd2:	8193      	strh	r3, [r2, #12]
 800ecd4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ecd6:	6852      	ldr	r2, [r2, #4]
 800ecd8:	b2cd      	uxtb	r5, r1
 800ecda:	b18b      	cbz	r3, 800ed00 <_sungetc_r+0x44>
 800ecdc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800ecde:	4293      	cmp	r3, r2
 800ece0:	dd08      	ble.n	800ecf4 <_sungetc_r+0x38>
 800ece2:	6823      	ldr	r3, [r4, #0]
 800ece4:	1e5a      	subs	r2, r3, #1
 800ece6:	6022      	str	r2, [r4, #0]
 800ece8:	f803 5c01 	strb.w	r5, [r3, #-1]
 800ecec:	6863      	ldr	r3, [r4, #4]
 800ecee:	3301      	adds	r3, #1
 800ecf0:	6063      	str	r3, [r4, #4]
 800ecf2:	e7e9      	b.n	800ecc8 <_sungetc_r+0xc>
 800ecf4:	4621      	mov	r1, r4
 800ecf6:	f000 fbe4 	bl	800f4c2 <__submore>
 800ecfa:	2800      	cmp	r0, #0
 800ecfc:	d0f1      	beq.n	800ece2 <_sungetc_r+0x26>
 800ecfe:	e7e1      	b.n	800ecc4 <_sungetc_r+0x8>
 800ed00:	6921      	ldr	r1, [r4, #16]
 800ed02:	6823      	ldr	r3, [r4, #0]
 800ed04:	b151      	cbz	r1, 800ed1c <_sungetc_r+0x60>
 800ed06:	4299      	cmp	r1, r3
 800ed08:	d208      	bcs.n	800ed1c <_sungetc_r+0x60>
 800ed0a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800ed0e:	42a9      	cmp	r1, r5
 800ed10:	d104      	bne.n	800ed1c <_sungetc_r+0x60>
 800ed12:	3b01      	subs	r3, #1
 800ed14:	3201      	adds	r2, #1
 800ed16:	6023      	str	r3, [r4, #0]
 800ed18:	6062      	str	r2, [r4, #4]
 800ed1a:	e7d5      	b.n	800ecc8 <_sungetc_r+0xc>
 800ed1c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800ed20:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ed24:	6363      	str	r3, [r4, #52]	@ 0x34
 800ed26:	2303      	movs	r3, #3
 800ed28:	63a3      	str	r3, [r4, #56]	@ 0x38
 800ed2a:	4623      	mov	r3, r4
 800ed2c:	f803 5f46 	strb.w	r5, [r3, #70]!
 800ed30:	6023      	str	r3, [r4, #0]
 800ed32:	2301      	movs	r3, #1
 800ed34:	e7dc      	b.n	800ecf0 <_sungetc_r+0x34>

0800ed36 <__ssrefill_r>:
 800ed36:	b510      	push	{r4, lr}
 800ed38:	460c      	mov	r4, r1
 800ed3a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800ed3c:	b169      	cbz	r1, 800ed5a <__ssrefill_r+0x24>
 800ed3e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ed42:	4299      	cmp	r1, r3
 800ed44:	d001      	beq.n	800ed4a <__ssrefill_r+0x14>
 800ed46:	f7ff f9e7 	bl	800e118 <_free_r>
 800ed4a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ed4c:	6063      	str	r3, [r4, #4]
 800ed4e:	2000      	movs	r0, #0
 800ed50:	6360      	str	r0, [r4, #52]	@ 0x34
 800ed52:	b113      	cbz	r3, 800ed5a <__ssrefill_r+0x24>
 800ed54:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800ed56:	6023      	str	r3, [r4, #0]
 800ed58:	bd10      	pop	{r4, pc}
 800ed5a:	6923      	ldr	r3, [r4, #16]
 800ed5c:	6023      	str	r3, [r4, #0]
 800ed5e:	2300      	movs	r3, #0
 800ed60:	6063      	str	r3, [r4, #4]
 800ed62:	89a3      	ldrh	r3, [r4, #12]
 800ed64:	f043 0320 	orr.w	r3, r3, #32
 800ed68:	81a3      	strh	r3, [r4, #12]
 800ed6a:	f04f 30ff 	mov.w	r0, #4294967295
 800ed6e:	e7f3      	b.n	800ed58 <__ssrefill_r+0x22>

0800ed70 <__ssvfiscanf_r>:
 800ed70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed74:	460c      	mov	r4, r1
 800ed76:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800ed7a:	2100      	movs	r1, #0
 800ed7c:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800ed80:	49a6      	ldr	r1, [pc, #664]	@ (800f01c <__ssvfiscanf_r+0x2ac>)
 800ed82:	91a0      	str	r1, [sp, #640]	@ 0x280
 800ed84:	f10d 0804 	add.w	r8, sp, #4
 800ed88:	49a5      	ldr	r1, [pc, #660]	@ (800f020 <__ssvfiscanf_r+0x2b0>)
 800ed8a:	4fa6      	ldr	r7, [pc, #664]	@ (800f024 <__ssvfiscanf_r+0x2b4>)
 800ed8c:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800ed90:	4606      	mov	r6, r0
 800ed92:	91a1      	str	r1, [sp, #644]	@ 0x284
 800ed94:	9300      	str	r3, [sp, #0]
 800ed96:	f892 9000 	ldrb.w	r9, [r2]
 800ed9a:	f1b9 0f00 	cmp.w	r9, #0
 800ed9e:	f000 8158 	beq.w	800f052 <__ssvfiscanf_r+0x2e2>
 800eda2:	f817 3009 	ldrb.w	r3, [r7, r9]
 800eda6:	f013 0308 	ands.w	r3, r3, #8
 800edaa:	f102 0501 	add.w	r5, r2, #1
 800edae:	d019      	beq.n	800ede4 <__ssvfiscanf_r+0x74>
 800edb0:	6863      	ldr	r3, [r4, #4]
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	dd0f      	ble.n	800edd6 <__ssvfiscanf_r+0x66>
 800edb6:	6823      	ldr	r3, [r4, #0]
 800edb8:	781a      	ldrb	r2, [r3, #0]
 800edba:	5cba      	ldrb	r2, [r7, r2]
 800edbc:	0712      	lsls	r2, r2, #28
 800edbe:	d401      	bmi.n	800edc4 <__ssvfiscanf_r+0x54>
 800edc0:	462a      	mov	r2, r5
 800edc2:	e7e8      	b.n	800ed96 <__ssvfiscanf_r+0x26>
 800edc4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800edc6:	3201      	adds	r2, #1
 800edc8:	9245      	str	r2, [sp, #276]	@ 0x114
 800edca:	6862      	ldr	r2, [r4, #4]
 800edcc:	3301      	adds	r3, #1
 800edce:	3a01      	subs	r2, #1
 800edd0:	6062      	str	r2, [r4, #4]
 800edd2:	6023      	str	r3, [r4, #0]
 800edd4:	e7ec      	b.n	800edb0 <__ssvfiscanf_r+0x40>
 800edd6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800edd8:	4621      	mov	r1, r4
 800edda:	4630      	mov	r0, r6
 800eddc:	4798      	blx	r3
 800edde:	2800      	cmp	r0, #0
 800ede0:	d0e9      	beq.n	800edb6 <__ssvfiscanf_r+0x46>
 800ede2:	e7ed      	b.n	800edc0 <__ssvfiscanf_r+0x50>
 800ede4:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800ede8:	f040 8085 	bne.w	800eef6 <__ssvfiscanf_r+0x186>
 800edec:	9341      	str	r3, [sp, #260]	@ 0x104
 800edee:	9343      	str	r3, [sp, #268]	@ 0x10c
 800edf0:	7853      	ldrb	r3, [r2, #1]
 800edf2:	2b2a      	cmp	r3, #42	@ 0x2a
 800edf4:	bf02      	ittt	eq
 800edf6:	2310      	moveq	r3, #16
 800edf8:	1c95      	addeq	r5, r2, #2
 800edfa:	9341      	streq	r3, [sp, #260]	@ 0x104
 800edfc:	220a      	movs	r2, #10
 800edfe:	46aa      	mov	sl, r5
 800ee00:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800ee04:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800ee08:	2b09      	cmp	r3, #9
 800ee0a:	d91e      	bls.n	800ee4a <__ssvfiscanf_r+0xda>
 800ee0c:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800f028 <__ssvfiscanf_r+0x2b8>
 800ee10:	2203      	movs	r2, #3
 800ee12:	4658      	mov	r0, fp
 800ee14:	f7f1 f9fc 	bl	8000210 <memchr>
 800ee18:	b138      	cbz	r0, 800ee2a <__ssvfiscanf_r+0xba>
 800ee1a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800ee1c:	eba0 000b 	sub.w	r0, r0, fp
 800ee20:	2301      	movs	r3, #1
 800ee22:	4083      	lsls	r3, r0
 800ee24:	4313      	orrs	r3, r2
 800ee26:	9341      	str	r3, [sp, #260]	@ 0x104
 800ee28:	4655      	mov	r5, sl
 800ee2a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ee2e:	2b78      	cmp	r3, #120	@ 0x78
 800ee30:	d806      	bhi.n	800ee40 <__ssvfiscanf_r+0xd0>
 800ee32:	2b57      	cmp	r3, #87	@ 0x57
 800ee34:	d810      	bhi.n	800ee58 <__ssvfiscanf_r+0xe8>
 800ee36:	2b25      	cmp	r3, #37	@ 0x25
 800ee38:	d05d      	beq.n	800eef6 <__ssvfiscanf_r+0x186>
 800ee3a:	d857      	bhi.n	800eeec <__ssvfiscanf_r+0x17c>
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	d075      	beq.n	800ef2c <__ssvfiscanf_r+0x1bc>
 800ee40:	2303      	movs	r3, #3
 800ee42:	9347      	str	r3, [sp, #284]	@ 0x11c
 800ee44:	230a      	movs	r3, #10
 800ee46:	9342      	str	r3, [sp, #264]	@ 0x108
 800ee48:	e088      	b.n	800ef5c <__ssvfiscanf_r+0x1ec>
 800ee4a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800ee4c:	fb02 1103 	mla	r1, r2, r3, r1
 800ee50:	3930      	subs	r1, #48	@ 0x30
 800ee52:	9143      	str	r1, [sp, #268]	@ 0x10c
 800ee54:	4655      	mov	r5, sl
 800ee56:	e7d2      	b.n	800edfe <__ssvfiscanf_r+0x8e>
 800ee58:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800ee5c:	2a20      	cmp	r2, #32
 800ee5e:	d8ef      	bhi.n	800ee40 <__ssvfiscanf_r+0xd0>
 800ee60:	a101      	add	r1, pc, #4	@ (adr r1, 800ee68 <__ssvfiscanf_r+0xf8>)
 800ee62:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ee66:	bf00      	nop
 800ee68:	0800ef3b 	.word	0x0800ef3b
 800ee6c:	0800ee41 	.word	0x0800ee41
 800ee70:	0800ee41 	.word	0x0800ee41
 800ee74:	0800ef95 	.word	0x0800ef95
 800ee78:	0800ee41 	.word	0x0800ee41
 800ee7c:	0800ee41 	.word	0x0800ee41
 800ee80:	0800ee41 	.word	0x0800ee41
 800ee84:	0800ee41 	.word	0x0800ee41
 800ee88:	0800ee41 	.word	0x0800ee41
 800ee8c:	0800ee41 	.word	0x0800ee41
 800ee90:	0800ee41 	.word	0x0800ee41
 800ee94:	0800efab 	.word	0x0800efab
 800ee98:	0800ef91 	.word	0x0800ef91
 800ee9c:	0800eef3 	.word	0x0800eef3
 800eea0:	0800eef3 	.word	0x0800eef3
 800eea4:	0800eef3 	.word	0x0800eef3
 800eea8:	0800ee41 	.word	0x0800ee41
 800eeac:	0800ef4d 	.word	0x0800ef4d
 800eeb0:	0800ee41 	.word	0x0800ee41
 800eeb4:	0800ee41 	.word	0x0800ee41
 800eeb8:	0800ee41 	.word	0x0800ee41
 800eebc:	0800ee41 	.word	0x0800ee41
 800eec0:	0800efbb 	.word	0x0800efbb
 800eec4:	0800ef55 	.word	0x0800ef55
 800eec8:	0800ef33 	.word	0x0800ef33
 800eecc:	0800ee41 	.word	0x0800ee41
 800eed0:	0800ee41 	.word	0x0800ee41
 800eed4:	0800efb7 	.word	0x0800efb7
 800eed8:	0800ee41 	.word	0x0800ee41
 800eedc:	0800ef91 	.word	0x0800ef91
 800eee0:	0800ee41 	.word	0x0800ee41
 800eee4:	0800ee41 	.word	0x0800ee41
 800eee8:	0800ef3b 	.word	0x0800ef3b
 800eeec:	3b45      	subs	r3, #69	@ 0x45
 800eeee:	2b02      	cmp	r3, #2
 800eef0:	d8a6      	bhi.n	800ee40 <__ssvfiscanf_r+0xd0>
 800eef2:	2305      	movs	r3, #5
 800eef4:	e031      	b.n	800ef5a <__ssvfiscanf_r+0x1ea>
 800eef6:	6863      	ldr	r3, [r4, #4]
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	dd0d      	ble.n	800ef18 <__ssvfiscanf_r+0x1a8>
 800eefc:	6823      	ldr	r3, [r4, #0]
 800eefe:	781a      	ldrb	r2, [r3, #0]
 800ef00:	454a      	cmp	r2, r9
 800ef02:	f040 80a6 	bne.w	800f052 <__ssvfiscanf_r+0x2e2>
 800ef06:	3301      	adds	r3, #1
 800ef08:	6862      	ldr	r2, [r4, #4]
 800ef0a:	6023      	str	r3, [r4, #0]
 800ef0c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800ef0e:	3a01      	subs	r2, #1
 800ef10:	3301      	adds	r3, #1
 800ef12:	6062      	str	r2, [r4, #4]
 800ef14:	9345      	str	r3, [sp, #276]	@ 0x114
 800ef16:	e753      	b.n	800edc0 <__ssvfiscanf_r+0x50>
 800ef18:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800ef1a:	4621      	mov	r1, r4
 800ef1c:	4630      	mov	r0, r6
 800ef1e:	4798      	blx	r3
 800ef20:	2800      	cmp	r0, #0
 800ef22:	d0eb      	beq.n	800eefc <__ssvfiscanf_r+0x18c>
 800ef24:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800ef26:	2800      	cmp	r0, #0
 800ef28:	f040 808b 	bne.w	800f042 <__ssvfiscanf_r+0x2d2>
 800ef2c:	f04f 30ff 	mov.w	r0, #4294967295
 800ef30:	e08b      	b.n	800f04a <__ssvfiscanf_r+0x2da>
 800ef32:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800ef34:	f042 0220 	orr.w	r2, r2, #32
 800ef38:	9241      	str	r2, [sp, #260]	@ 0x104
 800ef3a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800ef3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ef40:	9241      	str	r2, [sp, #260]	@ 0x104
 800ef42:	2210      	movs	r2, #16
 800ef44:	2b6e      	cmp	r3, #110	@ 0x6e
 800ef46:	9242      	str	r2, [sp, #264]	@ 0x108
 800ef48:	d902      	bls.n	800ef50 <__ssvfiscanf_r+0x1e0>
 800ef4a:	e005      	b.n	800ef58 <__ssvfiscanf_r+0x1e8>
 800ef4c:	2300      	movs	r3, #0
 800ef4e:	9342      	str	r3, [sp, #264]	@ 0x108
 800ef50:	2303      	movs	r3, #3
 800ef52:	e002      	b.n	800ef5a <__ssvfiscanf_r+0x1ea>
 800ef54:	2308      	movs	r3, #8
 800ef56:	9342      	str	r3, [sp, #264]	@ 0x108
 800ef58:	2304      	movs	r3, #4
 800ef5a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800ef5c:	6863      	ldr	r3, [r4, #4]
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	dd39      	ble.n	800efd6 <__ssvfiscanf_r+0x266>
 800ef62:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800ef64:	0659      	lsls	r1, r3, #25
 800ef66:	d404      	bmi.n	800ef72 <__ssvfiscanf_r+0x202>
 800ef68:	6823      	ldr	r3, [r4, #0]
 800ef6a:	781a      	ldrb	r2, [r3, #0]
 800ef6c:	5cba      	ldrb	r2, [r7, r2]
 800ef6e:	0712      	lsls	r2, r2, #28
 800ef70:	d438      	bmi.n	800efe4 <__ssvfiscanf_r+0x274>
 800ef72:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800ef74:	2b02      	cmp	r3, #2
 800ef76:	dc47      	bgt.n	800f008 <__ssvfiscanf_r+0x298>
 800ef78:	466b      	mov	r3, sp
 800ef7a:	4622      	mov	r2, r4
 800ef7c:	a941      	add	r1, sp, #260	@ 0x104
 800ef7e:	4630      	mov	r0, r6
 800ef80:	f000 f86c 	bl	800f05c <_scanf_chars>
 800ef84:	2801      	cmp	r0, #1
 800ef86:	d064      	beq.n	800f052 <__ssvfiscanf_r+0x2e2>
 800ef88:	2802      	cmp	r0, #2
 800ef8a:	f47f af19 	bne.w	800edc0 <__ssvfiscanf_r+0x50>
 800ef8e:	e7c9      	b.n	800ef24 <__ssvfiscanf_r+0x1b4>
 800ef90:	220a      	movs	r2, #10
 800ef92:	e7d7      	b.n	800ef44 <__ssvfiscanf_r+0x1d4>
 800ef94:	4629      	mov	r1, r5
 800ef96:	4640      	mov	r0, r8
 800ef98:	f000 fa5a 	bl	800f450 <__sccl>
 800ef9c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800ef9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800efa2:	9341      	str	r3, [sp, #260]	@ 0x104
 800efa4:	4605      	mov	r5, r0
 800efa6:	2301      	movs	r3, #1
 800efa8:	e7d7      	b.n	800ef5a <__ssvfiscanf_r+0x1ea>
 800efaa:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800efac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800efb0:	9341      	str	r3, [sp, #260]	@ 0x104
 800efb2:	2300      	movs	r3, #0
 800efb4:	e7d1      	b.n	800ef5a <__ssvfiscanf_r+0x1ea>
 800efb6:	2302      	movs	r3, #2
 800efb8:	e7cf      	b.n	800ef5a <__ssvfiscanf_r+0x1ea>
 800efba:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800efbc:	06c3      	lsls	r3, r0, #27
 800efbe:	f53f aeff 	bmi.w	800edc0 <__ssvfiscanf_r+0x50>
 800efc2:	9b00      	ldr	r3, [sp, #0]
 800efc4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800efc6:	1d19      	adds	r1, r3, #4
 800efc8:	9100      	str	r1, [sp, #0]
 800efca:	681b      	ldr	r3, [r3, #0]
 800efcc:	07c0      	lsls	r0, r0, #31
 800efce:	bf4c      	ite	mi
 800efd0:	801a      	strhmi	r2, [r3, #0]
 800efd2:	601a      	strpl	r2, [r3, #0]
 800efd4:	e6f4      	b.n	800edc0 <__ssvfiscanf_r+0x50>
 800efd6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800efd8:	4621      	mov	r1, r4
 800efda:	4630      	mov	r0, r6
 800efdc:	4798      	blx	r3
 800efde:	2800      	cmp	r0, #0
 800efe0:	d0bf      	beq.n	800ef62 <__ssvfiscanf_r+0x1f2>
 800efe2:	e79f      	b.n	800ef24 <__ssvfiscanf_r+0x1b4>
 800efe4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800efe6:	3201      	adds	r2, #1
 800efe8:	9245      	str	r2, [sp, #276]	@ 0x114
 800efea:	6862      	ldr	r2, [r4, #4]
 800efec:	3a01      	subs	r2, #1
 800efee:	2a00      	cmp	r2, #0
 800eff0:	6062      	str	r2, [r4, #4]
 800eff2:	dd02      	ble.n	800effa <__ssvfiscanf_r+0x28a>
 800eff4:	3301      	adds	r3, #1
 800eff6:	6023      	str	r3, [r4, #0]
 800eff8:	e7b6      	b.n	800ef68 <__ssvfiscanf_r+0x1f8>
 800effa:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800effc:	4621      	mov	r1, r4
 800effe:	4630      	mov	r0, r6
 800f000:	4798      	blx	r3
 800f002:	2800      	cmp	r0, #0
 800f004:	d0b0      	beq.n	800ef68 <__ssvfiscanf_r+0x1f8>
 800f006:	e78d      	b.n	800ef24 <__ssvfiscanf_r+0x1b4>
 800f008:	2b04      	cmp	r3, #4
 800f00a:	dc0f      	bgt.n	800f02c <__ssvfiscanf_r+0x2bc>
 800f00c:	466b      	mov	r3, sp
 800f00e:	4622      	mov	r2, r4
 800f010:	a941      	add	r1, sp, #260	@ 0x104
 800f012:	4630      	mov	r0, r6
 800f014:	f000 f87c 	bl	800f110 <_scanf_i>
 800f018:	e7b4      	b.n	800ef84 <__ssvfiscanf_r+0x214>
 800f01a:	bf00      	nop
 800f01c:	0800ecbd 	.word	0x0800ecbd
 800f020:	0800ed37 	.word	0x0800ed37
 800f024:	080102c1 	.word	0x080102c1
 800f028:	08010152 	.word	0x08010152
 800f02c:	4b0a      	ldr	r3, [pc, #40]	@ (800f058 <__ssvfiscanf_r+0x2e8>)
 800f02e:	2b00      	cmp	r3, #0
 800f030:	f43f aec6 	beq.w	800edc0 <__ssvfiscanf_r+0x50>
 800f034:	466b      	mov	r3, sp
 800f036:	4622      	mov	r2, r4
 800f038:	a941      	add	r1, sp, #260	@ 0x104
 800f03a:	4630      	mov	r0, r6
 800f03c:	f3af 8000 	nop.w
 800f040:	e7a0      	b.n	800ef84 <__ssvfiscanf_r+0x214>
 800f042:	89a3      	ldrh	r3, [r4, #12]
 800f044:	065b      	lsls	r3, r3, #25
 800f046:	f53f af71 	bmi.w	800ef2c <__ssvfiscanf_r+0x1bc>
 800f04a:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800f04e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f052:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800f054:	e7f9      	b.n	800f04a <__ssvfiscanf_r+0x2da>
 800f056:	bf00      	nop
 800f058:	00000000 	.word	0x00000000

0800f05c <_scanf_chars>:
 800f05c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f060:	4615      	mov	r5, r2
 800f062:	688a      	ldr	r2, [r1, #8]
 800f064:	4680      	mov	r8, r0
 800f066:	460c      	mov	r4, r1
 800f068:	b932      	cbnz	r2, 800f078 <_scanf_chars+0x1c>
 800f06a:	698a      	ldr	r2, [r1, #24]
 800f06c:	2a00      	cmp	r2, #0
 800f06e:	bf14      	ite	ne
 800f070:	f04f 32ff 	movne.w	r2, #4294967295
 800f074:	2201      	moveq	r2, #1
 800f076:	608a      	str	r2, [r1, #8]
 800f078:	6822      	ldr	r2, [r4, #0]
 800f07a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800f10c <_scanf_chars+0xb0>
 800f07e:	06d1      	lsls	r1, r2, #27
 800f080:	bf5f      	itttt	pl
 800f082:	681a      	ldrpl	r2, [r3, #0]
 800f084:	1d11      	addpl	r1, r2, #4
 800f086:	6019      	strpl	r1, [r3, #0]
 800f088:	6816      	ldrpl	r6, [r2, #0]
 800f08a:	2700      	movs	r7, #0
 800f08c:	69a0      	ldr	r0, [r4, #24]
 800f08e:	b188      	cbz	r0, 800f0b4 <_scanf_chars+0x58>
 800f090:	2801      	cmp	r0, #1
 800f092:	d107      	bne.n	800f0a4 <_scanf_chars+0x48>
 800f094:	682b      	ldr	r3, [r5, #0]
 800f096:	781a      	ldrb	r2, [r3, #0]
 800f098:	6963      	ldr	r3, [r4, #20]
 800f09a:	5c9b      	ldrb	r3, [r3, r2]
 800f09c:	b953      	cbnz	r3, 800f0b4 <_scanf_chars+0x58>
 800f09e:	2f00      	cmp	r7, #0
 800f0a0:	d031      	beq.n	800f106 <_scanf_chars+0xaa>
 800f0a2:	e022      	b.n	800f0ea <_scanf_chars+0x8e>
 800f0a4:	2802      	cmp	r0, #2
 800f0a6:	d120      	bne.n	800f0ea <_scanf_chars+0x8e>
 800f0a8:	682b      	ldr	r3, [r5, #0]
 800f0aa:	781b      	ldrb	r3, [r3, #0]
 800f0ac:	f819 3003 	ldrb.w	r3, [r9, r3]
 800f0b0:	071b      	lsls	r3, r3, #28
 800f0b2:	d41a      	bmi.n	800f0ea <_scanf_chars+0x8e>
 800f0b4:	6823      	ldr	r3, [r4, #0]
 800f0b6:	06da      	lsls	r2, r3, #27
 800f0b8:	bf5e      	ittt	pl
 800f0ba:	682b      	ldrpl	r3, [r5, #0]
 800f0bc:	781b      	ldrbpl	r3, [r3, #0]
 800f0be:	f806 3b01 	strbpl.w	r3, [r6], #1
 800f0c2:	682a      	ldr	r2, [r5, #0]
 800f0c4:	686b      	ldr	r3, [r5, #4]
 800f0c6:	3201      	adds	r2, #1
 800f0c8:	602a      	str	r2, [r5, #0]
 800f0ca:	68a2      	ldr	r2, [r4, #8]
 800f0cc:	3b01      	subs	r3, #1
 800f0ce:	3a01      	subs	r2, #1
 800f0d0:	606b      	str	r3, [r5, #4]
 800f0d2:	3701      	adds	r7, #1
 800f0d4:	60a2      	str	r2, [r4, #8]
 800f0d6:	b142      	cbz	r2, 800f0ea <_scanf_chars+0x8e>
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	dcd7      	bgt.n	800f08c <_scanf_chars+0x30>
 800f0dc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800f0e0:	4629      	mov	r1, r5
 800f0e2:	4640      	mov	r0, r8
 800f0e4:	4798      	blx	r3
 800f0e6:	2800      	cmp	r0, #0
 800f0e8:	d0d0      	beq.n	800f08c <_scanf_chars+0x30>
 800f0ea:	6823      	ldr	r3, [r4, #0]
 800f0ec:	f013 0310 	ands.w	r3, r3, #16
 800f0f0:	d105      	bne.n	800f0fe <_scanf_chars+0xa2>
 800f0f2:	68e2      	ldr	r2, [r4, #12]
 800f0f4:	3201      	adds	r2, #1
 800f0f6:	60e2      	str	r2, [r4, #12]
 800f0f8:	69a2      	ldr	r2, [r4, #24]
 800f0fa:	b102      	cbz	r2, 800f0fe <_scanf_chars+0xa2>
 800f0fc:	7033      	strb	r3, [r6, #0]
 800f0fe:	6923      	ldr	r3, [r4, #16]
 800f100:	443b      	add	r3, r7
 800f102:	6123      	str	r3, [r4, #16]
 800f104:	2000      	movs	r0, #0
 800f106:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f10a:	bf00      	nop
 800f10c:	080102c1 	.word	0x080102c1

0800f110 <_scanf_i>:
 800f110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f114:	4698      	mov	r8, r3
 800f116:	4b74      	ldr	r3, [pc, #464]	@ (800f2e8 <_scanf_i+0x1d8>)
 800f118:	460c      	mov	r4, r1
 800f11a:	4682      	mov	sl, r0
 800f11c:	4616      	mov	r6, r2
 800f11e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f122:	b087      	sub	sp, #28
 800f124:	ab03      	add	r3, sp, #12
 800f126:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f12a:	4b70      	ldr	r3, [pc, #448]	@ (800f2ec <_scanf_i+0x1dc>)
 800f12c:	69a1      	ldr	r1, [r4, #24]
 800f12e:	4a70      	ldr	r2, [pc, #448]	@ (800f2f0 <_scanf_i+0x1e0>)
 800f130:	2903      	cmp	r1, #3
 800f132:	bf08      	it	eq
 800f134:	461a      	moveq	r2, r3
 800f136:	68a3      	ldr	r3, [r4, #8]
 800f138:	9201      	str	r2, [sp, #4]
 800f13a:	1e5a      	subs	r2, r3, #1
 800f13c:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800f140:	bf88      	it	hi
 800f142:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800f146:	4627      	mov	r7, r4
 800f148:	bf82      	ittt	hi
 800f14a:	eb03 0905 	addhi.w	r9, r3, r5
 800f14e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800f152:	60a3      	strhi	r3, [r4, #8]
 800f154:	f857 3b1c 	ldr.w	r3, [r7], #28
 800f158:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800f15c:	bf98      	it	ls
 800f15e:	f04f 0900 	movls.w	r9, #0
 800f162:	6023      	str	r3, [r4, #0]
 800f164:	463d      	mov	r5, r7
 800f166:	f04f 0b00 	mov.w	fp, #0
 800f16a:	6831      	ldr	r1, [r6, #0]
 800f16c:	ab03      	add	r3, sp, #12
 800f16e:	7809      	ldrb	r1, [r1, #0]
 800f170:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800f174:	2202      	movs	r2, #2
 800f176:	f7f1 f84b 	bl	8000210 <memchr>
 800f17a:	b328      	cbz	r0, 800f1c8 <_scanf_i+0xb8>
 800f17c:	f1bb 0f01 	cmp.w	fp, #1
 800f180:	d159      	bne.n	800f236 <_scanf_i+0x126>
 800f182:	6862      	ldr	r2, [r4, #4]
 800f184:	b92a      	cbnz	r2, 800f192 <_scanf_i+0x82>
 800f186:	6822      	ldr	r2, [r4, #0]
 800f188:	2108      	movs	r1, #8
 800f18a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800f18e:	6061      	str	r1, [r4, #4]
 800f190:	6022      	str	r2, [r4, #0]
 800f192:	6822      	ldr	r2, [r4, #0]
 800f194:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800f198:	6022      	str	r2, [r4, #0]
 800f19a:	68a2      	ldr	r2, [r4, #8]
 800f19c:	1e51      	subs	r1, r2, #1
 800f19e:	60a1      	str	r1, [r4, #8]
 800f1a0:	b192      	cbz	r2, 800f1c8 <_scanf_i+0xb8>
 800f1a2:	6832      	ldr	r2, [r6, #0]
 800f1a4:	1c51      	adds	r1, r2, #1
 800f1a6:	6031      	str	r1, [r6, #0]
 800f1a8:	7812      	ldrb	r2, [r2, #0]
 800f1aa:	f805 2b01 	strb.w	r2, [r5], #1
 800f1ae:	6872      	ldr	r2, [r6, #4]
 800f1b0:	3a01      	subs	r2, #1
 800f1b2:	2a00      	cmp	r2, #0
 800f1b4:	6072      	str	r2, [r6, #4]
 800f1b6:	dc07      	bgt.n	800f1c8 <_scanf_i+0xb8>
 800f1b8:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800f1bc:	4631      	mov	r1, r6
 800f1be:	4650      	mov	r0, sl
 800f1c0:	4790      	blx	r2
 800f1c2:	2800      	cmp	r0, #0
 800f1c4:	f040 8085 	bne.w	800f2d2 <_scanf_i+0x1c2>
 800f1c8:	f10b 0b01 	add.w	fp, fp, #1
 800f1cc:	f1bb 0f03 	cmp.w	fp, #3
 800f1d0:	d1cb      	bne.n	800f16a <_scanf_i+0x5a>
 800f1d2:	6863      	ldr	r3, [r4, #4]
 800f1d4:	b90b      	cbnz	r3, 800f1da <_scanf_i+0xca>
 800f1d6:	230a      	movs	r3, #10
 800f1d8:	6063      	str	r3, [r4, #4]
 800f1da:	6863      	ldr	r3, [r4, #4]
 800f1dc:	4945      	ldr	r1, [pc, #276]	@ (800f2f4 <_scanf_i+0x1e4>)
 800f1de:	6960      	ldr	r0, [r4, #20]
 800f1e0:	1ac9      	subs	r1, r1, r3
 800f1e2:	f000 f935 	bl	800f450 <__sccl>
 800f1e6:	f04f 0b00 	mov.w	fp, #0
 800f1ea:	68a3      	ldr	r3, [r4, #8]
 800f1ec:	6822      	ldr	r2, [r4, #0]
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	d03d      	beq.n	800f26e <_scanf_i+0x15e>
 800f1f2:	6831      	ldr	r1, [r6, #0]
 800f1f4:	6960      	ldr	r0, [r4, #20]
 800f1f6:	f891 c000 	ldrb.w	ip, [r1]
 800f1fa:	f810 000c 	ldrb.w	r0, [r0, ip]
 800f1fe:	2800      	cmp	r0, #0
 800f200:	d035      	beq.n	800f26e <_scanf_i+0x15e>
 800f202:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800f206:	d124      	bne.n	800f252 <_scanf_i+0x142>
 800f208:	0510      	lsls	r0, r2, #20
 800f20a:	d522      	bpl.n	800f252 <_scanf_i+0x142>
 800f20c:	f10b 0b01 	add.w	fp, fp, #1
 800f210:	f1b9 0f00 	cmp.w	r9, #0
 800f214:	d003      	beq.n	800f21e <_scanf_i+0x10e>
 800f216:	3301      	adds	r3, #1
 800f218:	f109 39ff 	add.w	r9, r9, #4294967295
 800f21c:	60a3      	str	r3, [r4, #8]
 800f21e:	6873      	ldr	r3, [r6, #4]
 800f220:	3b01      	subs	r3, #1
 800f222:	2b00      	cmp	r3, #0
 800f224:	6073      	str	r3, [r6, #4]
 800f226:	dd1b      	ble.n	800f260 <_scanf_i+0x150>
 800f228:	6833      	ldr	r3, [r6, #0]
 800f22a:	3301      	adds	r3, #1
 800f22c:	6033      	str	r3, [r6, #0]
 800f22e:	68a3      	ldr	r3, [r4, #8]
 800f230:	3b01      	subs	r3, #1
 800f232:	60a3      	str	r3, [r4, #8]
 800f234:	e7d9      	b.n	800f1ea <_scanf_i+0xda>
 800f236:	f1bb 0f02 	cmp.w	fp, #2
 800f23a:	d1ae      	bne.n	800f19a <_scanf_i+0x8a>
 800f23c:	6822      	ldr	r2, [r4, #0]
 800f23e:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800f242:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800f246:	d1c4      	bne.n	800f1d2 <_scanf_i+0xc2>
 800f248:	2110      	movs	r1, #16
 800f24a:	6061      	str	r1, [r4, #4]
 800f24c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800f250:	e7a2      	b.n	800f198 <_scanf_i+0x88>
 800f252:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800f256:	6022      	str	r2, [r4, #0]
 800f258:	780b      	ldrb	r3, [r1, #0]
 800f25a:	f805 3b01 	strb.w	r3, [r5], #1
 800f25e:	e7de      	b.n	800f21e <_scanf_i+0x10e>
 800f260:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800f264:	4631      	mov	r1, r6
 800f266:	4650      	mov	r0, sl
 800f268:	4798      	blx	r3
 800f26a:	2800      	cmp	r0, #0
 800f26c:	d0df      	beq.n	800f22e <_scanf_i+0x11e>
 800f26e:	6823      	ldr	r3, [r4, #0]
 800f270:	05d9      	lsls	r1, r3, #23
 800f272:	d50d      	bpl.n	800f290 <_scanf_i+0x180>
 800f274:	42bd      	cmp	r5, r7
 800f276:	d909      	bls.n	800f28c <_scanf_i+0x17c>
 800f278:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800f27c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f280:	4632      	mov	r2, r6
 800f282:	4650      	mov	r0, sl
 800f284:	4798      	blx	r3
 800f286:	f105 39ff 	add.w	r9, r5, #4294967295
 800f28a:	464d      	mov	r5, r9
 800f28c:	42bd      	cmp	r5, r7
 800f28e:	d028      	beq.n	800f2e2 <_scanf_i+0x1d2>
 800f290:	6822      	ldr	r2, [r4, #0]
 800f292:	f012 0210 	ands.w	r2, r2, #16
 800f296:	d113      	bne.n	800f2c0 <_scanf_i+0x1b0>
 800f298:	702a      	strb	r2, [r5, #0]
 800f29a:	6863      	ldr	r3, [r4, #4]
 800f29c:	9e01      	ldr	r6, [sp, #4]
 800f29e:	4639      	mov	r1, r7
 800f2a0:	4650      	mov	r0, sl
 800f2a2:	47b0      	blx	r6
 800f2a4:	f8d8 3000 	ldr.w	r3, [r8]
 800f2a8:	6821      	ldr	r1, [r4, #0]
 800f2aa:	1d1a      	adds	r2, r3, #4
 800f2ac:	f8c8 2000 	str.w	r2, [r8]
 800f2b0:	f011 0f20 	tst.w	r1, #32
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	d00f      	beq.n	800f2d8 <_scanf_i+0x1c8>
 800f2b8:	6018      	str	r0, [r3, #0]
 800f2ba:	68e3      	ldr	r3, [r4, #12]
 800f2bc:	3301      	adds	r3, #1
 800f2be:	60e3      	str	r3, [r4, #12]
 800f2c0:	6923      	ldr	r3, [r4, #16]
 800f2c2:	1bed      	subs	r5, r5, r7
 800f2c4:	445d      	add	r5, fp
 800f2c6:	442b      	add	r3, r5
 800f2c8:	6123      	str	r3, [r4, #16]
 800f2ca:	2000      	movs	r0, #0
 800f2cc:	b007      	add	sp, #28
 800f2ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2d2:	f04f 0b00 	mov.w	fp, #0
 800f2d6:	e7ca      	b.n	800f26e <_scanf_i+0x15e>
 800f2d8:	07ca      	lsls	r2, r1, #31
 800f2da:	bf4c      	ite	mi
 800f2dc:	8018      	strhmi	r0, [r3, #0]
 800f2de:	6018      	strpl	r0, [r3, #0]
 800f2e0:	e7eb      	b.n	800f2ba <_scanf_i+0x1aa>
 800f2e2:	2001      	movs	r0, #1
 800f2e4:	e7f2      	b.n	800f2cc <_scanf_i+0x1bc>
 800f2e6:	bf00      	nop
 800f2e8:	0800ff44 	.word	0x0800ff44
 800f2ec:	0800f781 	.word	0x0800f781
 800f2f0:	0800f861 	.word	0x0800f861
 800f2f4:	0801016d 	.word	0x0801016d

0800f2f8 <__sflush_r>:
 800f2f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f2fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f300:	0716      	lsls	r6, r2, #28
 800f302:	4605      	mov	r5, r0
 800f304:	460c      	mov	r4, r1
 800f306:	d454      	bmi.n	800f3b2 <__sflush_r+0xba>
 800f308:	684b      	ldr	r3, [r1, #4]
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	dc02      	bgt.n	800f314 <__sflush_r+0x1c>
 800f30e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f310:	2b00      	cmp	r3, #0
 800f312:	dd48      	ble.n	800f3a6 <__sflush_r+0xae>
 800f314:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f316:	2e00      	cmp	r6, #0
 800f318:	d045      	beq.n	800f3a6 <__sflush_r+0xae>
 800f31a:	2300      	movs	r3, #0
 800f31c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f320:	682f      	ldr	r7, [r5, #0]
 800f322:	6a21      	ldr	r1, [r4, #32]
 800f324:	602b      	str	r3, [r5, #0]
 800f326:	d030      	beq.n	800f38a <__sflush_r+0x92>
 800f328:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f32a:	89a3      	ldrh	r3, [r4, #12]
 800f32c:	0759      	lsls	r1, r3, #29
 800f32e:	d505      	bpl.n	800f33c <__sflush_r+0x44>
 800f330:	6863      	ldr	r3, [r4, #4]
 800f332:	1ad2      	subs	r2, r2, r3
 800f334:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f336:	b10b      	cbz	r3, 800f33c <__sflush_r+0x44>
 800f338:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f33a:	1ad2      	subs	r2, r2, r3
 800f33c:	2300      	movs	r3, #0
 800f33e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f340:	6a21      	ldr	r1, [r4, #32]
 800f342:	4628      	mov	r0, r5
 800f344:	47b0      	blx	r6
 800f346:	1c43      	adds	r3, r0, #1
 800f348:	89a3      	ldrh	r3, [r4, #12]
 800f34a:	d106      	bne.n	800f35a <__sflush_r+0x62>
 800f34c:	6829      	ldr	r1, [r5, #0]
 800f34e:	291d      	cmp	r1, #29
 800f350:	d82b      	bhi.n	800f3aa <__sflush_r+0xb2>
 800f352:	4a2a      	ldr	r2, [pc, #168]	@ (800f3fc <__sflush_r+0x104>)
 800f354:	40ca      	lsrs	r2, r1
 800f356:	07d6      	lsls	r6, r2, #31
 800f358:	d527      	bpl.n	800f3aa <__sflush_r+0xb2>
 800f35a:	2200      	movs	r2, #0
 800f35c:	6062      	str	r2, [r4, #4]
 800f35e:	04d9      	lsls	r1, r3, #19
 800f360:	6922      	ldr	r2, [r4, #16]
 800f362:	6022      	str	r2, [r4, #0]
 800f364:	d504      	bpl.n	800f370 <__sflush_r+0x78>
 800f366:	1c42      	adds	r2, r0, #1
 800f368:	d101      	bne.n	800f36e <__sflush_r+0x76>
 800f36a:	682b      	ldr	r3, [r5, #0]
 800f36c:	b903      	cbnz	r3, 800f370 <__sflush_r+0x78>
 800f36e:	6560      	str	r0, [r4, #84]	@ 0x54
 800f370:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f372:	602f      	str	r7, [r5, #0]
 800f374:	b1b9      	cbz	r1, 800f3a6 <__sflush_r+0xae>
 800f376:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f37a:	4299      	cmp	r1, r3
 800f37c:	d002      	beq.n	800f384 <__sflush_r+0x8c>
 800f37e:	4628      	mov	r0, r5
 800f380:	f7fe feca 	bl	800e118 <_free_r>
 800f384:	2300      	movs	r3, #0
 800f386:	6363      	str	r3, [r4, #52]	@ 0x34
 800f388:	e00d      	b.n	800f3a6 <__sflush_r+0xae>
 800f38a:	2301      	movs	r3, #1
 800f38c:	4628      	mov	r0, r5
 800f38e:	47b0      	blx	r6
 800f390:	4602      	mov	r2, r0
 800f392:	1c50      	adds	r0, r2, #1
 800f394:	d1c9      	bne.n	800f32a <__sflush_r+0x32>
 800f396:	682b      	ldr	r3, [r5, #0]
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d0c6      	beq.n	800f32a <__sflush_r+0x32>
 800f39c:	2b1d      	cmp	r3, #29
 800f39e:	d001      	beq.n	800f3a4 <__sflush_r+0xac>
 800f3a0:	2b16      	cmp	r3, #22
 800f3a2:	d11e      	bne.n	800f3e2 <__sflush_r+0xea>
 800f3a4:	602f      	str	r7, [r5, #0]
 800f3a6:	2000      	movs	r0, #0
 800f3a8:	e022      	b.n	800f3f0 <__sflush_r+0xf8>
 800f3aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f3ae:	b21b      	sxth	r3, r3
 800f3b0:	e01b      	b.n	800f3ea <__sflush_r+0xf2>
 800f3b2:	690f      	ldr	r7, [r1, #16]
 800f3b4:	2f00      	cmp	r7, #0
 800f3b6:	d0f6      	beq.n	800f3a6 <__sflush_r+0xae>
 800f3b8:	0793      	lsls	r3, r2, #30
 800f3ba:	680e      	ldr	r6, [r1, #0]
 800f3bc:	bf08      	it	eq
 800f3be:	694b      	ldreq	r3, [r1, #20]
 800f3c0:	600f      	str	r7, [r1, #0]
 800f3c2:	bf18      	it	ne
 800f3c4:	2300      	movne	r3, #0
 800f3c6:	eba6 0807 	sub.w	r8, r6, r7
 800f3ca:	608b      	str	r3, [r1, #8]
 800f3cc:	f1b8 0f00 	cmp.w	r8, #0
 800f3d0:	dde9      	ble.n	800f3a6 <__sflush_r+0xae>
 800f3d2:	6a21      	ldr	r1, [r4, #32]
 800f3d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f3d6:	4643      	mov	r3, r8
 800f3d8:	463a      	mov	r2, r7
 800f3da:	4628      	mov	r0, r5
 800f3dc:	47b0      	blx	r6
 800f3de:	2800      	cmp	r0, #0
 800f3e0:	dc08      	bgt.n	800f3f4 <__sflush_r+0xfc>
 800f3e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f3e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f3ea:	81a3      	strh	r3, [r4, #12]
 800f3ec:	f04f 30ff 	mov.w	r0, #4294967295
 800f3f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3f4:	4407      	add	r7, r0
 800f3f6:	eba8 0800 	sub.w	r8, r8, r0
 800f3fa:	e7e7      	b.n	800f3cc <__sflush_r+0xd4>
 800f3fc:	20400001 	.word	0x20400001

0800f400 <_fflush_r>:
 800f400:	b538      	push	{r3, r4, r5, lr}
 800f402:	690b      	ldr	r3, [r1, #16]
 800f404:	4605      	mov	r5, r0
 800f406:	460c      	mov	r4, r1
 800f408:	b913      	cbnz	r3, 800f410 <_fflush_r+0x10>
 800f40a:	2500      	movs	r5, #0
 800f40c:	4628      	mov	r0, r5
 800f40e:	bd38      	pop	{r3, r4, r5, pc}
 800f410:	b118      	cbz	r0, 800f41a <_fflush_r+0x1a>
 800f412:	6a03      	ldr	r3, [r0, #32]
 800f414:	b90b      	cbnz	r3, 800f41a <_fflush_r+0x1a>
 800f416:	f7fd fe87 	bl	800d128 <__sinit>
 800f41a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f41e:	2b00      	cmp	r3, #0
 800f420:	d0f3      	beq.n	800f40a <_fflush_r+0xa>
 800f422:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f424:	07d0      	lsls	r0, r2, #31
 800f426:	d404      	bmi.n	800f432 <_fflush_r+0x32>
 800f428:	0599      	lsls	r1, r3, #22
 800f42a:	d402      	bmi.n	800f432 <_fflush_r+0x32>
 800f42c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f42e:	f7fe f818 	bl	800d462 <__retarget_lock_acquire_recursive>
 800f432:	4628      	mov	r0, r5
 800f434:	4621      	mov	r1, r4
 800f436:	f7ff ff5f 	bl	800f2f8 <__sflush_r>
 800f43a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f43c:	07da      	lsls	r2, r3, #31
 800f43e:	4605      	mov	r5, r0
 800f440:	d4e4      	bmi.n	800f40c <_fflush_r+0xc>
 800f442:	89a3      	ldrh	r3, [r4, #12]
 800f444:	059b      	lsls	r3, r3, #22
 800f446:	d4e1      	bmi.n	800f40c <_fflush_r+0xc>
 800f448:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f44a:	f7fe f80b 	bl	800d464 <__retarget_lock_release_recursive>
 800f44e:	e7dd      	b.n	800f40c <_fflush_r+0xc>

0800f450 <__sccl>:
 800f450:	b570      	push	{r4, r5, r6, lr}
 800f452:	780b      	ldrb	r3, [r1, #0]
 800f454:	4604      	mov	r4, r0
 800f456:	2b5e      	cmp	r3, #94	@ 0x5e
 800f458:	bf0b      	itete	eq
 800f45a:	784b      	ldrbeq	r3, [r1, #1]
 800f45c:	1c4a      	addne	r2, r1, #1
 800f45e:	1c8a      	addeq	r2, r1, #2
 800f460:	2100      	movne	r1, #0
 800f462:	bf08      	it	eq
 800f464:	2101      	moveq	r1, #1
 800f466:	3801      	subs	r0, #1
 800f468:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800f46c:	f800 1f01 	strb.w	r1, [r0, #1]!
 800f470:	42a8      	cmp	r0, r5
 800f472:	d1fb      	bne.n	800f46c <__sccl+0x1c>
 800f474:	b90b      	cbnz	r3, 800f47a <__sccl+0x2a>
 800f476:	1e50      	subs	r0, r2, #1
 800f478:	bd70      	pop	{r4, r5, r6, pc}
 800f47a:	f081 0101 	eor.w	r1, r1, #1
 800f47e:	54e1      	strb	r1, [r4, r3]
 800f480:	4610      	mov	r0, r2
 800f482:	4602      	mov	r2, r0
 800f484:	f812 5b01 	ldrb.w	r5, [r2], #1
 800f488:	2d2d      	cmp	r5, #45	@ 0x2d
 800f48a:	d005      	beq.n	800f498 <__sccl+0x48>
 800f48c:	2d5d      	cmp	r5, #93	@ 0x5d
 800f48e:	d016      	beq.n	800f4be <__sccl+0x6e>
 800f490:	2d00      	cmp	r5, #0
 800f492:	d0f1      	beq.n	800f478 <__sccl+0x28>
 800f494:	462b      	mov	r3, r5
 800f496:	e7f2      	b.n	800f47e <__sccl+0x2e>
 800f498:	7846      	ldrb	r6, [r0, #1]
 800f49a:	2e5d      	cmp	r6, #93	@ 0x5d
 800f49c:	d0fa      	beq.n	800f494 <__sccl+0x44>
 800f49e:	42b3      	cmp	r3, r6
 800f4a0:	dcf8      	bgt.n	800f494 <__sccl+0x44>
 800f4a2:	3002      	adds	r0, #2
 800f4a4:	461a      	mov	r2, r3
 800f4a6:	3201      	adds	r2, #1
 800f4a8:	4296      	cmp	r6, r2
 800f4aa:	54a1      	strb	r1, [r4, r2]
 800f4ac:	dcfb      	bgt.n	800f4a6 <__sccl+0x56>
 800f4ae:	1af2      	subs	r2, r6, r3
 800f4b0:	3a01      	subs	r2, #1
 800f4b2:	1c5d      	adds	r5, r3, #1
 800f4b4:	42b3      	cmp	r3, r6
 800f4b6:	bfa8      	it	ge
 800f4b8:	2200      	movge	r2, #0
 800f4ba:	18ab      	adds	r3, r5, r2
 800f4bc:	e7e1      	b.n	800f482 <__sccl+0x32>
 800f4be:	4610      	mov	r0, r2
 800f4c0:	e7da      	b.n	800f478 <__sccl+0x28>

0800f4c2 <__submore>:
 800f4c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f4c6:	460c      	mov	r4, r1
 800f4c8:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800f4ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f4ce:	4299      	cmp	r1, r3
 800f4d0:	d11d      	bne.n	800f50e <__submore+0x4c>
 800f4d2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800f4d6:	f7fe fe93 	bl	800e200 <_malloc_r>
 800f4da:	b918      	cbnz	r0, 800f4e4 <__submore+0x22>
 800f4dc:	f04f 30ff 	mov.w	r0, #4294967295
 800f4e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f4e8:	63a3      	str	r3, [r4, #56]	@ 0x38
 800f4ea:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800f4ee:	6360      	str	r0, [r4, #52]	@ 0x34
 800f4f0:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800f4f4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800f4f8:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800f4fc:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800f500:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800f504:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800f508:	6020      	str	r0, [r4, #0]
 800f50a:	2000      	movs	r0, #0
 800f50c:	e7e8      	b.n	800f4e0 <__submore+0x1e>
 800f50e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800f510:	0077      	lsls	r7, r6, #1
 800f512:	463a      	mov	r2, r7
 800f514:	f000 f88c 	bl	800f630 <_realloc_r>
 800f518:	4605      	mov	r5, r0
 800f51a:	2800      	cmp	r0, #0
 800f51c:	d0de      	beq.n	800f4dc <__submore+0x1a>
 800f51e:	eb00 0806 	add.w	r8, r0, r6
 800f522:	4601      	mov	r1, r0
 800f524:	4632      	mov	r2, r6
 800f526:	4640      	mov	r0, r8
 800f528:	f000 f830 	bl	800f58c <memcpy>
 800f52c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800f530:	f8c4 8000 	str.w	r8, [r4]
 800f534:	e7e9      	b.n	800f50a <__submore+0x48>

0800f536 <memmove>:
 800f536:	4288      	cmp	r0, r1
 800f538:	b510      	push	{r4, lr}
 800f53a:	eb01 0402 	add.w	r4, r1, r2
 800f53e:	d902      	bls.n	800f546 <memmove+0x10>
 800f540:	4284      	cmp	r4, r0
 800f542:	4623      	mov	r3, r4
 800f544:	d807      	bhi.n	800f556 <memmove+0x20>
 800f546:	1e43      	subs	r3, r0, #1
 800f548:	42a1      	cmp	r1, r4
 800f54a:	d008      	beq.n	800f55e <memmove+0x28>
 800f54c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f550:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f554:	e7f8      	b.n	800f548 <memmove+0x12>
 800f556:	4402      	add	r2, r0
 800f558:	4601      	mov	r1, r0
 800f55a:	428a      	cmp	r2, r1
 800f55c:	d100      	bne.n	800f560 <memmove+0x2a>
 800f55e:	bd10      	pop	{r4, pc}
 800f560:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f564:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f568:	e7f7      	b.n	800f55a <memmove+0x24>
	...

0800f56c <_sbrk_r>:
 800f56c:	b538      	push	{r3, r4, r5, lr}
 800f56e:	4d06      	ldr	r5, [pc, #24]	@ (800f588 <_sbrk_r+0x1c>)
 800f570:	2300      	movs	r3, #0
 800f572:	4604      	mov	r4, r0
 800f574:	4608      	mov	r0, r1
 800f576:	602b      	str	r3, [r5, #0]
 800f578:	f7f4 ff7c 	bl	8004474 <_sbrk>
 800f57c:	1c43      	adds	r3, r0, #1
 800f57e:	d102      	bne.n	800f586 <_sbrk_r+0x1a>
 800f580:	682b      	ldr	r3, [r5, #0]
 800f582:	b103      	cbz	r3, 800f586 <_sbrk_r+0x1a>
 800f584:	6023      	str	r3, [r4, #0]
 800f586:	bd38      	pop	{r3, r4, r5, pc}
 800f588:	2000124c 	.word	0x2000124c

0800f58c <memcpy>:
 800f58c:	440a      	add	r2, r1
 800f58e:	4291      	cmp	r1, r2
 800f590:	f100 33ff 	add.w	r3, r0, #4294967295
 800f594:	d100      	bne.n	800f598 <memcpy+0xc>
 800f596:	4770      	bx	lr
 800f598:	b510      	push	{r4, lr}
 800f59a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f59e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f5a2:	4291      	cmp	r1, r2
 800f5a4:	d1f9      	bne.n	800f59a <memcpy+0xe>
 800f5a6:	bd10      	pop	{r4, pc}

0800f5a8 <__assert_func>:
 800f5a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f5aa:	4614      	mov	r4, r2
 800f5ac:	461a      	mov	r2, r3
 800f5ae:	4b09      	ldr	r3, [pc, #36]	@ (800f5d4 <__assert_func+0x2c>)
 800f5b0:	681b      	ldr	r3, [r3, #0]
 800f5b2:	4605      	mov	r5, r0
 800f5b4:	68d8      	ldr	r0, [r3, #12]
 800f5b6:	b14c      	cbz	r4, 800f5cc <__assert_func+0x24>
 800f5b8:	4b07      	ldr	r3, [pc, #28]	@ (800f5d8 <__assert_func+0x30>)
 800f5ba:	9100      	str	r1, [sp, #0]
 800f5bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f5c0:	4906      	ldr	r1, [pc, #24]	@ (800f5dc <__assert_func+0x34>)
 800f5c2:	462b      	mov	r3, r5
 800f5c4:	f000 f95c 	bl	800f880 <fiprintf>
 800f5c8:	f000 f96c 	bl	800f8a4 <abort>
 800f5cc:	4b04      	ldr	r3, [pc, #16]	@ (800f5e0 <__assert_func+0x38>)
 800f5ce:	461c      	mov	r4, r3
 800f5d0:	e7f3      	b.n	800f5ba <__assert_func+0x12>
 800f5d2:	bf00      	nop
 800f5d4:	20000898 	.word	0x20000898
 800f5d8:	08010182 	.word	0x08010182
 800f5dc:	0801018f 	.word	0x0801018f
 800f5e0:	080101bd 	.word	0x080101bd

0800f5e4 <_calloc_r>:
 800f5e4:	b570      	push	{r4, r5, r6, lr}
 800f5e6:	fba1 5402 	umull	r5, r4, r1, r2
 800f5ea:	b934      	cbnz	r4, 800f5fa <_calloc_r+0x16>
 800f5ec:	4629      	mov	r1, r5
 800f5ee:	f7fe fe07 	bl	800e200 <_malloc_r>
 800f5f2:	4606      	mov	r6, r0
 800f5f4:	b928      	cbnz	r0, 800f602 <_calloc_r+0x1e>
 800f5f6:	4630      	mov	r0, r6
 800f5f8:	bd70      	pop	{r4, r5, r6, pc}
 800f5fa:	220c      	movs	r2, #12
 800f5fc:	6002      	str	r2, [r0, #0]
 800f5fe:	2600      	movs	r6, #0
 800f600:	e7f9      	b.n	800f5f6 <_calloc_r+0x12>
 800f602:	462a      	mov	r2, r5
 800f604:	4621      	mov	r1, r4
 800f606:	f7fd feaf 	bl	800d368 <memset>
 800f60a:	e7f4      	b.n	800f5f6 <_calloc_r+0x12>

0800f60c <__ascii_mbtowc>:
 800f60c:	b082      	sub	sp, #8
 800f60e:	b901      	cbnz	r1, 800f612 <__ascii_mbtowc+0x6>
 800f610:	a901      	add	r1, sp, #4
 800f612:	b142      	cbz	r2, 800f626 <__ascii_mbtowc+0x1a>
 800f614:	b14b      	cbz	r3, 800f62a <__ascii_mbtowc+0x1e>
 800f616:	7813      	ldrb	r3, [r2, #0]
 800f618:	600b      	str	r3, [r1, #0]
 800f61a:	7812      	ldrb	r2, [r2, #0]
 800f61c:	1e10      	subs	r0, r2, #0
 800f61e:	bf18      	it	ne
 800f620:	2001      	movne	r0, #1
 800f622:	b002      	add	sp, #8
 800f624:	4770      	bx	lr
 800f626:	4610      	mov	r0, r2
 800f628:	e7fb      	b.n	800f622 <__ascii_mbtowc+0x16>
 800f62a:	f06f 0001 	mvn.w	r0, #1
 800f62e:	e7f8      	b.n	800f622 <__ascii_mbtowc+0x16>

0800f630 <_realloc_r>:
 800f630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f634:	4607      	mov	r7, r0
 800f636:	4614      	mov	r4, r2
 800f638:	460d      	mov	r5, r1
 800f63a:	b921      	cbnz	r1, 800f646 <_realloc_r+0x16>
 800f63c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f640:	4611      	mov	r1, r2
 800f642:	f7fe bddd 	b.w	800e200 <_malloc_r>
 800f646:	b92a      	cbnz	r2, 800f654 <_realloc_r+0x24>
 800f648:	f7fe fd66 	bl	800e118 <_free_r>
 800f64c:	4625      	mov	r5, r4
 800f64e:	4628      	mov	r0, r5
 800f650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f654:	f000 f92d 	bl	800f8b2 <_malloc_usable_size_r>
 800f658:	4284      	cmp	r4, r0
 800f65a:	4606      	mov	r6, r0
 800f65c:	d802      	bhi.n	800f664 <_realloc_r+0x34>
 800f65e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f662:	d8f4      	bhi.n	800f64e <_realloc_r+0x1e>
 800f664:	4621      	mov	r1, r4
 800f666:	4638      	mov	r0, r7
 800f668:	f7fe fdca 	bl	800e200 <_malloc_r>
 800f66c:	4680      	mov	r8, r0
 800f66e:	b908      	cbnz	r0, 800f674 <_realloc_r+0x44>
 800f670:	4645      	mov	r5, r8
 800f672:	e7ec      	b.n	800f64e <_realloc_r+0x1e>
 800f674:	42b4      	cmp	r4, r6
 800f676:	4622      	mov	r2, r4
 800f678:	4629      	mov	r1, r5
 800f67a:	bf28      	it	cs
 800f67c:	4632      	movcs	r2, r6
 800f67e:	f7ff ff85 	bl	800f58c <memcpy>
 800f682:	4629      	mov	r1, r5
 800f684:	4638      	mov	r0, r7
 800f686:	f7fe fd47 	bl	800e118 <_free_r>
 800f68a:	e7f1      	b.n	800f670 <_realloc_r+0x40>

0800f68c <_strtol_l.isra.0>:
 800f68c:	2b24      	cmp	r3, #36	@ 0x24
 800f68e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f692:	4686      	mov	lr, r0
 800f694:	4690      	mov	r8, r2
 800f696:	d801      	bhi.n	800f69c <_strtol_l.isra.0+0x10>
 800f698:	2b01      	cmp	r3, #1
 800f69a:	d106      	bne.n	800f6aa <_strtol_l.isra.0+0x1e>
 800f69c:	f7fd feb6 	bl	800d40c <__errno>
 800f6a0:	2316      	movs	r3, #22
 800f6a2:	6003      	str	r3, [r0, #0]
 800f6a4:	2000      	movs	r0, #0
 800f6a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f6aa:	4834      	ldr	r0, [pc, #208]	@ (800f77c <_strtol_l.isra.0+0xf0>)
 800f6ac:	460d      	mov	r5, r1
 800f6ae:	462a      	mov	r2, r5
 800f6b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f6b4:	5d06      	ldrb	r6, [r0, r4]
 800f6b6:	f016 0608 	ands.w	r6, r6, #8
 800f6ba:	d1f8      	bne.n	800f6ae <_strtol_l.isra.0+0x22>
 800f6bc:	2c2d      	cmp	r4, #45	@ 0x2d
 800f6be:	d110      	bne.n	800f6e2 <_strtol_l.isra.0+0x56>
 800f6c0:	782c      	ldrb	r4, [r5, #0]
 800f6c2:	2601      	movs	r6, #1
 800f6c4:	1c95      	adds	r5, r2, #2
 800f6c6:	f033 0210 	bics.w	r2, r3, #16
 800f6ca:	d115      	bne.n	800f6f8 <_strtol_l.isra.0+0x6c>
 800f6cc:	2c30      	cmp	r4, #48	@ 0x30
 800f6ce:	d10d      	bne.n	800f6ec <_strtol_l.isra.0+0x60>
 800f6d0:	782a      	ldrb	r2, [r5, #0]
 800f6d2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f6d6:	2a58      	cmp	r2, #88	@ 0x58
 800f6d8:	d108      	bne.n	800f6ec <_strtol_l.isra.0+0x60>
 800f6da:	786c      	ldrb	r4, [r5, #1]
 800f6dc:	3502      	adds	r5, #2
 800f6de:	2310      	movs	r3, #16
 800f6e0:	e00a      	b.n	800f6f8 <_strtol_l.isra.0+0x6c>
 800f6e2:	2c2b      	cmp	r4, #43	@ 0x2b
 800f6e4:	bf04      	itt	eq
 800f6e6:	782c      	ldrbeq	r4, [r5, #0]
 800f6e8:	1c95      	addeq	r5, r2, #2
 800f6ea:	e7ec      	b.n	800f6c6 <_strtol_l.isra.0+0x3a>
 800f6ec:	2b00      	cmp	r3, #0
 800f6ee:	d1f6      	bne.n	800f6de <_strtol_l.isra.0+0x52>
 800f6f0:	2c30      	cmp	r4, #48	@ 0x30
 800f6f2:	bf14      	ite	ne
 800f6f4:	230a      	movne	r3, #10
 800f6f6:	2308      	moveq	r3, #8
 800f6f8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800f6fc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800f700:	2200      	movs	r2, #0
 800f702:	fbbc f9f3 	udiv	r9, ip, r3
 800f706:	4610      	mov	r0, r2
 800f708:	fb03 ca19 	mls	sl, r3, r9, ip
 800f70c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800f710:	2f09      	cmp	r7, #9
 800f712:	d80f      	bhi.n	800f734 <_strtol_l.isra.0+0xa8>
 800f714:	463c      	mov	r4, r7
 800f716:	42a3      	cmp	r3, r4
 800f718:	dd1b      	ble.n	800f752 <_strtol_l.isra.0+0xc6>
 800f71a:	1c57      	adds	r7, r2, #1
 800f71c:	d007      	beq.n	800f72e <_strtol_l.isra.0+0xa2>
 800f71e:	4581      	cmp	r9, r0
 800f720:	d314      	bcc.n	800f74c <_strtol_l.isra.0+0xc0>
 800f722:	d101      	bne.n	800f728 <_strtol_l.isra.0+0x9c>
 800f724:	45a2      	cmp	sl, r4
 800f726:	db11      	blt.n	800f74c <_strtol_l.isra.0+0xc0>
 800f728:	fb00 4003 	mla	r0, r0, r3, r4
 800f72c:	2201      	movs	r2, #1
 800f72e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f732:	e7eb      	b.n	800f70c <_strtol_l.isra.0+0x80>
 800f734:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800f738:	2f19      	cmp	r7, #25
 800f73a:	d801      	bhi.n	800f740 <_strtol_l.isra.0+0xb4>
 800f73c:	3c37      	subs	r4, #55	@ 0x37
 800f73e:	e7ea      	b.n	800f716 <_strtol_l.isra.0+0x8a>
 800f740:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800f744:	2f19      	cmp	r7, #25
 800f746:	d804      	bhi.n	800f752 <_strtol_l.isra.0+0xc6>
 800f748:	3c57      	subs	r4, #87	@ 0x57
 800f74a:	e7e4      	b.n	800f716 <_strtol_l.isra.0+0x8a>
 800f74c:	f04f 32ff 	mov.w	r2, #4294967295
 800f750:	e7ed      	b.n	800f72e <_strtol_l.isra.0+0xa2>
 800f752:	1c53      	adds	r3, r2, #1
 800f754:	d108      	bne.n	800f768 <_strtol_l.isra.0+0xdc>
 800f756:	2322      	movs	r3, #34	@ 0x22
 800f758:	f8ce 3000 	str.w	r3, [lr]
 800f75c:	4660      	mov	r0, ip
 800f75e:	f1b8 0f00 	cmp.w	r8, #0
 800f762:	d0a0      	beq.n	800f6a6 <_strtol_l.isra.0+0x1a>
 800f764:	1e69      	subs	r1, r5, #1
 800f766:	e006      	b.n	800f776 <_strtol_l.isra.0+0xea>
 800f768:	b106      	cbz	r6, 800f76c <_strtol_l.isra.0+0xe0>
 800f76a:	4240      	negs	r0, r0
 800f76c:	f1b8 0f00 	cmp.w	r8, #0
 800f770:	d099      	beq.n	800f6a6 <_strtol_l.isra.0+0x1a>
 800f772:	2a00      	cmp	r2, #0
 800f774:	d1f6      	bne.n	800f764 <_strtol_l.isra.0+0xd8>
 800f776:	f8c8 1000 	str.w	r1, [r8]
 800f77a:	e794      	b.n	800f6a6 <_strtol_l.isra.0+0x1a>
 800f77c:	080102c1 	.word	0x080102c1

0800f780 <_strtol_r>:
 800f780:	f7ff bf84 	b.w	800f68c <_strtol_l.isra.0>

0800f784 <_strtoul_l.isra.0>:
 800f784:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f788:	4e34      	ldr	r6, [pc, #208]	@ (800f85c <_strtoul_l.isra.0+0xd8>)
 800f78a:	4686      	mov	lr, r0
 800f78c:	460d      	mov	r5, r1
 800f78e:	4628      	mov	r0, r5
 800f790:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f794:	5d37      	ldrb	r7, [r6, r4]
 800f796:	f017 0708 	ands.w	r7, r7, #8
 800f79a:	d1f8      	bne.n	800f78e <_strtoul_l.isra.0+0xa>
 800f79c:	2c2d      	cmp	r4, #45	@ 0x2d
 800f79e:	d110      	bne.n	800f7c2 <_strtoul_l.isra.0+0x3e>
 800f7a0:	782c      	ldrb	r4, [r5, #0]
 800f7a2:	2701      	movs	r7, #1
 800f7a4:	1c85      	adds	r5, r0, #2
 800f7a6:	f033 0010 	bics.w	r0, r3, #16
 800f7aa:	d115      	bne.n	800f7d8 <_strtoul_l.isra.0+0x54>
 800f7ac:	2c30      	cmp	r4, #48	@ 0x30
 800f7ae:	d10d      	bne.n	800f7cc <_strtoul_l.isra.0+0x48>
 800f7b0:	7828      	ldrb	r0, [r5, #0]
 800f7b2:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800f7b6:	2858      	cmp	r0, #88	@ 0x58
 800f7b8:	d108      	bne.n	800f7cc <_strtoul_l.isra.0+0x48>
 800f7ba:	786c      	ldrb	r4, [r5, #1]
 800f7bc:	3502      	adds	r5, #2
 800f7be:	2310      	movs	r3, #16
 800f7c0:	e00a      	b.n	800f7d8 <_strtoul_l.isra.0+0x54>
 800f7c2:	2c2b      	cmp	r4, #43	@ 0x2b
 800f7c4:	bf04      	itt	eq
 800f7c6:	782c      	ldrbeq	r4, [r5, #0]
 800f7c8:	1c85      	addeq	r5, r0, #2
 800f7ca:	e7ec      	b.n	800f7a6 <_strtoul_l.isra.0+0x22>
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d1f6      	bne.n	800f7be <_strtoul_l.isra.0+0x3a>
 800f7d0:	2c30      	cmp	r4, #48	@ 0x30
 800f7d2:	bf14      	ite	ne
 800f7d4:	230a      	movne	r3, #10
 800f7d6:	2308      	moveq	r3, #8
 800f7d8:	f04f 38ff 	mov.w	r8, #4294967295
 800f7dc:	2600      	movs	r6, #0
 800f7de:	fbb8 f8f3 	udiv	r8, r8, r3
 800f7e2:	fb03 f908 	mul.w	r9, r3, r8
 800f7e6:	ea6f 0909 	mvn.w	r9, r9
 800f7ea:	4630      	mov	r0, r6
 800f7ec:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800f7f0:	f1bc 0f09 	cmp.w	ip, #9
 800f7f4:	d810      	bhi.n	800f818 <_strtoul_l.isra.0+0x94>
 800f7f6:	4664      	mov	r4, ip
 800f7f8:	42a3      	cmp	r3, r4
 800f7fa:	dd1e      	ble.n	800f83a <_strtoul_l.isra.0+0xb6>
 800f7fc:	f1b6 3fff 	cmp.w	r6, #4294967295
 800f800:	d007      	beq.n	800f812 <_strtoul_l.isra.0+0x8e>
 800f802:	4580      	cmp	r8, r0
 800f804:	d316      	bcc.n	800f834 <_strtoul_l.isra.0+0xb0>
 800f806:	d101      	bne.n	800f80c <_strtoul_l.isra.0+0x88>
 800f808:	45a1      	cmp	r9, r4
 800f80a:	db13      	blt.n	800f834 <_strtoul_l.isra.0+0xb0>
 800f80c:	fb00 4003 	mla	r0, r0, r3, r4
 800f810:	2601      	movs	r6, #1
 800f812:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f816:	e7e9      	b.n	800f7ec <_strtoul_l.isra.0+0x68>
 800f818:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800f81c:	f1bc 0f19 	cmp.w	ip, #25
 800f820:	d801      	bhi.n	800f826 <_strtoul_l.isra.0+0xa2>
 800f822:	3c37      	subs	r4, #55	@ 0x37
 800f824:	e7e8      	b.n	800f7f8 <_strtoul_l.isra.0+0x74>
 800f826:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800f82a:	f1bc 0f19 	cmp.w	ip, #25
 800f82e:	d804      	bhi.n	800f83a <_strtoul_l.isra.0+0xb6>
 800f830:	3c57      	subs	r4, #87	@ 0x57
 800f832:	e7e1      	b.n	800f7f8 <_strtoul_l.isra.0+0x74>
 800f834:	f04f 36ff 	mov.w	r6, #4294967295
 800f838:	e7eb      	b.n	800f812 <_strtoul_l.isra.0+0x8e>
 800f83a:	1c73      	adds	r3, r6, #1
 800f83c:	d106      	bne.n	800f84c <_strtoul_l.isra.0+0xc8>
 800f83e:	2322      	movs	r3, #34	@ 0x22
 800f840:	f8ce 3000 	str.w	r3, [lr]
 800f844:	4630      	mov	r0, r6
 800f846:	b932      	cbnz	r2, 800f856 <_strtoul_l.isra.0+0xd2>
 800f848:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f84c:	b107      	cbz	r7, 800f850 <_strtoul_l.isra.0+0xcc>
 800f84e:	4240      	negs	r0, r0
 800f850:	2a00      	cmp	r2, #0
 800f852:	d0f9      	beq.n	800f848 <_strtoul_l.isra.0+0xc4>
 800f854:	b106      	cbz	r6, 800f858 <_strtoul_l.isra.0+0xd4>
 800f856:	1e69      	subs	r1, r5, #1
 800f858:	6011      	str	r1, [r2, #0]
 800f85a:	e7f5      	b.n	800f848 <_strtoul_l.isra.0+0xc4>
 800f85c:	080102c1 	.word	0x080102c1

0800f860 <_strtoul_r>:
 800f860:	f7ff bf90 	b.w	800f784 <_strtoul_l.isra.0>

0800f864 <__ascii_wctomb>:
 800f864:	4603      	mov	r3, r0
 800f866:	4608      	mov	r0, r1
 800f868:	b141      	cbz	r1, 800f87c <__ascii_wctomb+0x18>
 800f86a:	2aff      	cmp	r2, #255	@ 0xff
 800f86c:	d904      	bls.n	800f878 <__ascii_wctomb+0x14>
 800f86e:	228a      	movs	r2, #138	@ 0x8a
 800f870:	601a      	str	r2, [r3, #0]
 800f872:	f04f 30ff 	mov.w	r0, #4294967295
 800f876:	4770      	bx	lr
 800f878:	700a      	strb	r2, [r1, #0]
 800f87a:	2001      	movs	r0, #1
 800f87c:	4770      	bx	lr
	...

0800f880 <fiprintf>:
 800f880:	b40e      	push	{r1, r2, r3}
 800f882:	b503      	push	{r0, r1, lr}
 800f884:	4601      	mov	r1, r0
 800f886:	ab03      	add	r3, sp, #12
 800f888:	4805      	ldr	r0, [pc, #20]	@ (800f8a0 <fiprintf+0x20>)
 800f88a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f88e:	6800      	ldr	r0, [r0, #0]
 800f890:	9301      	str	r3, [sp, #4]
 800f892:	f000 f83f 	bl	800f914 <_vfiprintf_r>
 800f896:	b002      	add	sp, #8
 800f898:	f85d eb04 	ldr.w	lr, [sp], #4
 800f89c:	b003      	add	sp, #12
 800f89e:	4770      	bx	lr
 800f8a0:	20000898 	.word	0x20000898

0800f8a4 <abort>:
 800f8a4:	b508      	push	{r3, lr}
 800f8a6:	2006      	movs	r0, #6
 800f8a8:	f000 fa08 	bl	800fcbc <raise>
 800f8ac:	2001      	movs	r0, #1
 800f8ae:	f7f4 fd69 	bl	8004384 <_exit>

0800f8b2 <_malloc_usable_size_r>:
 800f8b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f8b6:	1f18      	subs	r0, r3, #4
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	bfbc      	itt	lt
 800f8bc:	580b      	ldrlt	r3, [r1, r0]
 800f8be:	18c0      	addlt	r0, r0, r3
 800f8c0:	4770      	bx	lr

0800f8c2 <__sfputc_r>:
 800f8c2:	6893      	ldr	r3, [r2, #8]
 800f8c4:	3b01      	subs	r3, #1
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	b410      	push	{r4}
 800f8ca:	6093      	str	r3, [r2, #8]
 800f8cc:	da08      	bge.n	800f8e0 <__sfputc_r+0x1e>
 800f8ce:	6994      	ldr	r4, [r2, #24]
 800f8d0:	42a3      	cmp	r3, r4
 800f8d2:	db01      	blt.n	800f8d8 <__sfputc_r+0x16>
 800f8d4:	290a      	cmp	r1, #10
 800f8d6:	d103      	bne.n	800f8e0 <__sfputc_r+0x1e>
 800f8d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f8dc:	f000 b932 	b.w	800fb44 <__swbuf_r>
 800f8e0:	6813      	ldr	r3, [r2, #0]
 800f8e2:	1c58      	adds	r0, r3, #1
 800f8e4:	6010      	str	r0, [r2, #0]
 800f8e6:	7019      	strb	r1, [r3, #0]
 800f8e8:	4608      	mov	r0, r1
 800f8ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f8ee:	4770      	bx	lr

0800f8f0 <__sfputs_r>:
 800f8f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8f2:	4606      	mov	r6, r0
 800f8f4:	460f      	mov	r7, r1
 800f8f6:	4614      	mov	r4, r2
 800f8f8:	18d5      	adds	r5, r2, r3
 800f8fa:	42ac      	cmp	r4, r5
 800f8fc:	d101      	bne.n	800f902 <__sfputs_r+0x12>
 800f8fe:	2000      	movs	r0, #0
 800f900:	e007      	b.n	800f912 <__sfputs_r+0x22>
 800f902:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f906:	463a      	mov	r2, r7
 800f908:	4630      	mov	r0, r6
 800f90a:	f7ff ffda 	bl	800f8c2 <__sfputc_r>
 800f90e:	1c43      	adds	r3, r0, #1
 800f910:	d1f3      	bne.n	800f8fa <__sfputs_r+0xa>
 800f912:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f914 <_vfiprintf_r>:
 800f914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f918:	460d      	mov	r5, r1
 800f91a:	b09d      	sub	sp, #116	@ 0x74
 800f91c:	4614      	mov	r4, r2
 800f91e:	4698      	mov	r8, r3
 800f920:	4606      	mov	r6, r0
 800f922:	b118      	cbz	r0, 800f92c <_vfiprintf_r+0x18>
 800f924:	6a03      	ldr	r3, [r0, #32]
 800f926:	b90b      	cbnz	r3, 800f92c <_vfiprintf_r+0x18>
 800f928:	f7fd fbfe 	bl	800d128 <__sinit>
 800f92c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f92e:	07d9      	lsls	r1, r3, #31
 800f930:	d405      	bmi.n	800f93e <_vfiprintf_r+0x2a>
 800f932:	89ab      	ldrh	r3, [r5, #12]
 800f934:	059a      	lsls	r2, r3, #22
 800f936:	d402      	bmi.n	800f93e <_vfiprintf_r+0x2a>
 800f938:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f93a:	f7fd fd92 	bl	800d462 <__retarget_lock_acquire_recursive>
 800f93e:	89ab      	ldrh	r3, [r5, #12]
 800f940:	071b      	lsls	r3, r3, #28
 800f942:	d501      	bpl.n	800f948 <_vfiprintf_r+0x34>
 800f944:	692b      	ldr	r3, [r5, #16]
 800f946:	b99b      	cbnz	r3, 800f970 <_vfiprintf_r+0x5c>
 800f948:	4629      	mov	r1, r5
 800f94a:	4630      	mov	r0, r6
 800f94c:	f000 f938 	bl	800fbc0 <__swsetup_r>
 800f950:	b170      	cbz	r0, 800f970 <_vfiprintf_r+0x5c>
 800f952:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f954:	07dc      	lsls	r4, r3, #31
 800f956:	d504      	bpl.n	800f962 <_vfiprintf_r+0x4e>
 800f958:	f04f 30ff 	mov.w	r0, #4294967295
 800f95c:	b01d      	add	sp, #116	@ 0x74
 800f95e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f962:	89ab      	ldrh	r3, [r5, #12]
 800f964:	0598      	lsls	r0, r3, #22
 800f966:	d4f7      	bmi.n	800f958 <_vfiprintf_r+0x44>
 800f968:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f96a:	f7fd fd7b 	bl	800d464 <__retarget_lock_release_recursive>
 800f96e:	e7f3      	b.n	800f958 <_vfiprintf_r+0x44>
 800f970:	2300      	movs	r3, #0
 800f972:	9309      	str	r3, [sp, #36]	@ 0x24
 800f974:	2320      	movs	r3, #32
 800f976:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f97a:	f8cd 800c 	str.w	r8, [sp, #12]
 800f97e:	2330      	movs	r3, #48	@ 0x30
 800f980:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800fb30 <_vfiprintf_r+0x21c>
 800f984:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f988:	f04f 0901 	mov.w	r9, #1
 800f98c:	4623      	mov	r3, r4
 800f98e:	469a      	mov	sl, r3
 800f990:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f994:	b10a      	cbz	r2, 800f99a <_vfiprintf_r+0x86>
 800f996:	2a25      	cmp	r2, #37	@ 0x25
 800f998:	d1f9      	bne.n	800f98e <_vfiprintf_r+0x7a>
 800f99a:	ebba 0b04 	subs.w	fp, sl, r4
 800f99e:	d00b      	beq.n	800f9b8 <_vfiprintf_r+0xa4>
 800f9a0:	465b      	mov	r3, fp
 800f9a2:	4622      	mov	r2, r4
 800f9a4:	4629      	mov	r1, r5
 800f9a6:	4630      	mov	r0, r6
 800f9a8:	f7ff ffa2 	bl	800f8f0 <__sfputs_r>
 800f9ac:	3001      	adds	r0, #1
 800f9ae:	f000 80a7 	beq.w	800fb00 <_vfiprintf_r+0x1ec>
 800f9b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f9b4:	445a      	add	r2, fp
 800f9b6:	9209      	str	r2, [sp, #36]	@ 0x24
 800f9b8:	f89a 3000 	ldrb.w	r3, [sl]
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	f000 809f 	beq.w	800fb00 <_vfiprintf_r+0x1ec>
 800f9c2:	2300      	movs	r3, #0
 800f9c4:	f04f 32ff 	mov.w	r2, #4294967295
 800f9c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f9cc:	f10a 0a01 	add.w	sl, sl, #1
 800f9d0:	9304      	str	r3, [sp, #16]
 800f9d2:	9307      	str	r3, [sp, #28]
 800f9d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f9d8:	931a      	str	r3, [sp, #104]	@ 0x68
 800f9da:	4654      	mov	r4, sl
 800f9dc:	2205      	movs	r2, #5
 800f9de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f9e2:	4853      	ldr	r0, [pc, #332]	@ (800fb30 <_vfiprintf_r+0x21c>)
 800f9e4:	f7f0 fc14 	bl	8000210 <memchr>
 800f9e8:	9a04      	ldr	r2, [sp, #16]
 800f9ea:	b9d8      	cbnz	r0, 800fa24 <_vfiprintf_r+0x110>
 800f9ec:	06d1      	lsls	r1, r2, #27
 800f9ee:	bf44      	itt	mi
 800f9f0:	2320      	movmi	r3, #32
 800f9f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f9f6:	0713      	lsls	r3, r2, #28
 800f9f8:	bf44      	itt	mi
 800f9fa:	232b      	movmi	r3, #43	@ 0x2b
 800f9fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fa00:	f89a 3000 	ldrb.w	r3, [sl]
 800fa04:	2b2a      	cmp	r3, #42	@ 0x2a
 800fa06:	d015      	beq.n	800fa34 <_vfiprintf_r+0x120>
 800fa08:	9a07      	ldr	r2, [sp, #28]
 800fa0a:	4654      	mov	r4, sl
 800fa0c:	2000      	movs	r0, #0
 800fa0e:	f04f 0c0a 	mov.w	ip, #10
 800fa12:	4621      	mov	r1, r4
 800fa14:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fa18:	3b30      	subs	r3, #48	@ 0x30
 800fa1a:	2b09      	cmp	r3, #9
 800fa1c:	d94b      	bls.n	800fab6 <_vfiprintf_r+0x1a2>
 800fa1e:	b1b0      	cbz	r0, 800fa4e <_vfiprintf_r+0x13a>
 800fa20:	9207      	str	r2, [sp, #28]
 800fa22:	e014      	b.n	800fa4e <_vfiprintf_r+0x13a>
 800fa24:	eba0 0308 	sub.w	r3, r0, r8
 800fa28:	fa09 f303 	lsl.w	r3, r9, r3
 800fa2c:	4313      	orrs	r3, r2
 800fa2e:	9304      	str	r3, [sp, #16]
 800fa30:	46a2      	mov	sl, r4
 800fa32:	e7d2      	b.n	800f9da <_vfiprintf_r+0xc6>
 800fa34:	9b03      	ldr	r3, [sp, #12]
 800fa36:	1d19      	adds	r1, r3, #4
 800fa38:	681b      	ldr	r3, [r3, #0]
 800fa3a:	9103      	str	r1, [sp, #12]
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	bfbb      	ittet	lt
 800fa40:	425b      	neglt	r3, r3
 800fa42:	f042 0202 	orrlt.w	r2, r2, #2
 800fa46:	9307      	strge	r3, [sp, #28]
 800fa48:	9307      	strlt	r3, [sp, #28]
 800fa4a:	bfb8      	it	lt
 800fa4c:	9204      	strlt	r2, [sp, #16]
 800fa4e:	7823      	ldrb	r3, [r4, #0]
 800fa50:	2b2e      	cmp	r3, #46	@ 0x2e
 800fa52:	d10a      	bne.n	800fa6a <_vfiprintf_r+0x156>
 800fa54:	7863      	ldrb	r3, [r4, #1]
 800fa56:	2b2a      	cmp	r3, #42	@ 0x2a
 800fa58:	d132      	bne.n	800fac0 <_vfiprintf_r+0x1ac>
 800fa5a:	9b03      	ldr	r3, [sp, #12]
 800fa5c:	1d1a      	adds	r2, r3, #4
 800fa5e:	681b      	ldr	r3, [r3, #0]
 800fa60:	9203      	str	r2, [sp, #12]
 800fa62:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fa66:	3402      	adds	r4, #2
 800fa68:	9305      	str	r3, [sp, #20]
 800fa6a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800fb40 <_vfiprintf_r+0x22c>
 800fa6e:	7821      	ldrb	r1, [r4, #0]
 800fa70:	2203      	movs	r2, #3
 800fa72:	4650      	mov	r0, sl
 800fa74:	f7f0 fbcc 	bl	8000210 <memchr>
 800fa78:	b138      	cbz	r0, 800fa8a <_vfiprintf_r+0x176>
 800fa7a:	9b04      	ldr	r3, [sp, #16]
 800fa7c:	eba0 000a 	sub.w	r0, r0, sl
 800fa80:	2240      	movs	r2, #64	@ 0x40
 800fa82:	4082      	lsls	r2, r0
 800fa84:	4313      	orrs	r3, r2
 800fa86:	3401      	adds	r4, #1
 800fa88:	9304      	str	r3, [sp, #16]
 800fa8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa8e:	4829      	ldr	r0, [pc, #164]	@ (800fb34 <_vfiprintf_r+0x220>)
 800fa90:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fa94:	2206      	movs	r2, #6
 800fa96:	f7f0 fbbb 	bl	8000210 <memchr>
 800fa9a:	2800      	cmp	r0, #0
 800fa9c:	d03f      	beq.n	800fb1e <_vfiprintf_r+0x20a>
 800fa9e:	4b26      	ldr	r3, [pc, #152]	@ (800fb38 <_vfiprintf_r+0x224>)
 800faa0:	bb1b      	cbnz	r3, 800faea <_vfiprintf_r+0x1d6>
 800faa2:	9b03      	ldr	r3, [sp, #12]
 800faa4:	3307      	adds	r3, #7
 800faa6:	f023 0307 	bic.w	r3, r3, #7
 800faaa:	3308      	adds	r3, #8
 800faac:	9303      	str	r3, [sp, #12]
 800faae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fab0:	443b      	add	r3, r7
 800fab2:	9309      	str	r3, [sp, #36]	@ 0x24
 800fab4:	e76a      	b.n	800f98c <_vfiprintf_r+0x78>
 800fab6:	fb0c 3202 	mla	r2, ip, r2, r3
 800faba:	460c      	mov	r4, r1
 800fabc:	2001      	movs	r0, #1
 800fabe:	e7a8      	b.n	800fa12 <_vfiprintf_r+0xfe>
 800fac0:	2300      	movs	r3, #0
 800fac2:	3401      	adds	r4, #1
 800fac4:	9305      	str	r3, [sp, #20]
 800fac6:	4619      	mov	r1, r3
 800fac8:	f04f 0c0a 	mov.w	ip, #10
 800facc:	4620      	mov	r0, r4
 800face:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fad2:	3a30      	subs	r2, #48	@ 0x30
 800fad4:	2a09      	cmp	r2, #9
 800fad6:	d903      	bls.n	800fae0 <_vfiprintf_r+0x1cc>
 800fad8:	2b00      	cmp	r3, #0
 800fada:	d0c6      	beq.n	800fa6a <_vfiprintf_r+0x156>
 800fadc:	9105      	str	r1, [sp, #20]
 800fade:	e7c4      	b.n	800fa6a <_vfiprintf_r+0x156>
 800fae0:	fb0c 2101 	mla	r1, ip, r1, r2
 800fae4:	4604      	mov	r4, r0
 800fae6:	2301      	movs	r3, #1
 800fae8:	e7f0      	b.n	800facc <_vfiprintf_r+0x1b8>
 800faea:	ab03      	add	r3, sp, #12
 800faec:	9300      	str	r3, [sp, #0]
 800faee:	462a      	mov	r2, r5
 800faf0:	4b12      	ldr	r3, [pc, #72]	@ (800fb3c <_vfiprintf_r+0x228>)
 800faf2:	a904      	add	r1, sp, #16
 800faf4:	4630      	mov	r0, r6
 800faf6:	f7fc fed5 	bl	800c8a4 <_printf_float>
 800fafa:	4607      	mov	r7, r0
 800fafc:	1c78      	adds	r0, r7, #1
 800fafe:	d1d6      	bne.n	800faae <_vfiprintf_r+0x19a>
 800fb00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fb02:	07d9      	lsls	r1, r3, #31
 800fb04:	d405      	bmi.n	800fb12 <_vfiprintf_r+0x1fe>
 800fb06:	89ab      	ldrh	r3, [r5, #12]
 800fb08:	059a      	lsls	r2, r3, #22
 800fb0a:	d402      	bmi.n	800fb12 <_vfiprintf_r+0x1fe>
 800fb0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fb0e:	f7fd fca9 	bl	800d464 <__retarget_lock_release_recursive>
 800fb12:	89ab      	ldrh	r3, [r5, #12]
 800fb14:	065b      	lsls	r3, r3, #25
 800fb16:	f53f af1f 	bmi.w	800f958 <_vfiprintf_r+0x44>
 800fb1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fb1c:	e71e      	b.n	800f95c <_vfiprintf_r+0x48>
 800fb1e:	ab03      	add	r3, sp, #12
 800fb20:	9300      	str	r3, [sp, #0]
 800fb22:	462a      	mov	r2, r5
 800fb24:	4b05      	ldr	r3, [pc, #20]	@ (800fb3c <_vfiprintf_r+0x228>)
 800fb26:	a904      	add	r1, sp, #16
 800fb28:	4630      	mov	r0, r6
 800fb2a:	f7fd f953 	bl	800cdd4 <_printf_i>
 800fb2e:	e7e4      	b.n	800fafa <_vfiprintf_r+0x1e6>
 800fb30:	0801014c 	.word	0x0801014c
 800fb34:	08010156 	.word	0x08010156
 800fb38:	0800c8a5 	.word	0x0800c8a5
 800fb3c:	0800f8f1 	.word	0x0800f8f1
 800fb40:	08010152 	.word	0x08010152

0800fb44 <__swbuf_r>:
 800fb44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb46:	460e      	mov	r6, r1
 800fb48:	4614      	mov	r4, r2
 800fb4a:	4605      	mov	r5, r0
 800fb4c:	b118      	cbz	r0, 800fb56 <__swbuf_r+0x12>
 800fb4e:	6a03      	ldr	r3, [r0, #32]
 800fb50:	b90b      	cbnz	r3, 800fb56 <__swbuf_r+0x12>
 800fb52:	f7fd fae9 	bl	800d128 <__sinit>
 800fb56:	69a3      	ldr	r3, [r4, #24]
 800fb58:	60a3      	str	r3, [r4, #8]
 800fb5a:	89a3      	ldrh	r3, [r4, #12]
 800fb5c:	071a      	lsls	r2, r3, #28
 800fb5e:	d501      	bpl.n	800fb64 <__swbuf_r+0x20>
 800fb60:	6923      	ldr	r3, [r4, #16]
 800fb62:	b943      	cbnz	r3, 800fb76 <__swbuf_r+0x32>
 800fb64:	4621      	mov	r1, r4
 800fb66:	4628      	mov	r0, r5
 800fb68:	f000 f82a 	bl	800fbc0 <__swsetup_r>
 800fb6c:	b118      	cbz	r0, 800fb76 <__swbuf_r+0x32>
 800fb6e:	f04f 37ff 	mov.w	r7, #4294967295
 800fb72:	4638      	mov	r0, r7
 800fb74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fb76:	6823      	ldr	r3, [r4, #0]
 800fb78:	6922      	ldr	r2, [r4, #16]
 800fb7a:	1a98      	subs	r0, r3, r2
 800fb7c:	6963      	ldr	r3, [r4, #20]
 800fb7e:	b2f6      	uxtb	r6, r6
 800fb80:	4283      	cmp	r3, r0
 800fb82:	4637      	mov	r7, r6
 800fb84:	dc05      	bgt.n	800fb92 <__swbuf_r+0x4e>
 800fb86:	4621      	mov	r1, r4
 800fb88:	4628      	mov	r0, r5
 800fb8a:	f7ff fc39 	bl	800f400 <_fflush_r>
 800fb8e:	2800      	cmp	r0, #0
 800fb90:	d1ed      	bne.n	800fb6e <__swbuf_r+0x2a>
 800fb92:	68a3      	ldr	r3, [r4, #8]
 800fb94:	3b01      	subs	r3, #1
 800fb96:	60a3      	str	r3, [r4, #8]
 800fb98:	6823      	ldr	r3, [r4, #0]
 800fb9a:	1c5a      	adds	r2, r3, #1
 800fb9c:	6022      	str	r2, [r4, #0]
 800fb9e:	701e      	strb	r6, [r3, #0]
 800fba0:	6962      	ldr	r2, [r4, #20]
 800fba2:	1c43      	adds	r3, r0, #1
 800fba4:	429a      	cmp	r2, r3
 800fba6:	d004      	beq.n	800fbb2 <__swbuf_r+0x6e>
 800fba8:	89a3      	ldrh	r3, [r4, #12]
 800fbaa:	07db      	lsls	r3, r3, #31
 800fbac:	d5e1      	bpl.n	800fb72 <__swbuf_r+0x2e>
 800fbae:	2e0a      	cmp	r6, #10
 800fbb0:	d1df      	bne.n	800fb72 <__swbuf_r+0x2e>
 800fbb2:	4621      	mov	r1, r4
 800fbb4:	4628      	mov	r0, r5
 800fbb6:	f7ff fc23 	bl	800f400 <_fflush_r>
 800fbba:	2800      	cmp	r0, #0
 800fbbc:	d0d9      	beq.n	800fb72 <__swbuf_r+0x2e>
 800fbbe:	e7d6      	b.n	800fb6e <__swbuf_r+0x2a>

0800fbc0 <__swsetup_r>:
 800fbc0:	b538      	push	{r3, r4, r5, lr}
 800fbc2:	4b29      	ldr	r3, [pc, #164]	@ (800fc68 <__swsetup_r+0xa8>)
 800fbc4:	4605      	mov	r5, r0
 800fbc6:	6818      	ldr	r0, [r3, #0]
 800fbc8:	460c      	mov	r4, r1
 800fbca:	b118      	cbz	r0, 800fbd4 <__swsetup_r+0x14>
 800fbcc:	6a03      	ldr	r3, [r0, #32]
 800fbce:	b90b      	cbnz	r3, 800fbd4 <__swsetup_r+0x14>
 800fbd0:	f7fd faaa 	bl	800d128 <__sinit>
 800fbd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fbd8:	0719      	lsls	r1, r3, #28
 800fbda:	d422      	bmi.n	800fc22 <__swsetup_r+0x62>
 800fbdc:	06da      	lsls	r2, r3, #27
 800fbde:	d407      	bmi.n	800fbf0 <__swsetup_r+0x30>
 800fbe0:	2209      	movs	r2, #9
 800fbe2:	602a      	str	r2, [r5, #0]
 800fbe4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fbe8:	81a3      	strh	r3, [r4, #12]
 800fbea:	f04f 30ff 	mov.w	r0, #4294967295
 800fbee:	e033      	b.n	800fc58 <__swsetup_r+0x98>
 800fbf0:	0758      	lsls	r0, r3, #29
 800fbf2:	d512      	bpl.n	800fc1a <__swsetup_r+0x5a>
 800fbf4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fbf6:	b141      	cbz	r1, 800fc0a <__swsetup_r+0x4a>
 800fbf8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fbfc:	4299      	cmp	r1, r3
 800fbfe:	d002      	beq.n	800fc06 <__swsetup_r+0x46>
 800fc00:	4628      	mov	r0, r5
 800fc02:	f7fe fa89 	bl	800e118 <_free_r>
 800fc06:	2300      	movs	r3, #0
 800fc08:	6363      	str	r3, [r4, #52]	@ 0x34
 800fc0a:	89a3      	ldrh	r3, [r4, #12]
 800fc0c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fc10:	81a3      	strh	r3, [r4, #12]
 800fc12:	2300      	movs	r3, #0
 800fc14:	6063      	str	r3, [r4, #4]
 800fc16:	6923      	ldr	r3, [r4, #16]
 800fc18:	6023      	str	r3, [r4, #0]
 800fc1a:	89a3      	ldrh	r3, [r4, #12]
 800fc1c:	f043 0308 	orr.w	r3, r3, #8
 800fc20:	81a3      	strh	r3, [r4, #12]
 800fc22:	6923      	ldr	r3, [r4, #16]
 800fc24:	b94b      	cbnz	r3, 800fc3a <__swsetup_r+0x7a>
 800fc26:	89a3      	ldrh	r3, [r4, #12]
 800fc28:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fc2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fc30:	d003      	beq.n	800fc3a <__swsetup_r+0x7a>
 800fc32:	4621      	mov	r1, r4
 800fc34:	4628      	mov	r0, r5
 800fc36:	f000 f883 	bl	800fd40 <__smakebuf_r>
 800fc3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc3e:	f013 0201 	ands.w	r2, r3, #1
 800fc42:	d00a      	beq.n	800fc5a <__swsetup_r+0x9a>
 800fc44:	2200      	movs	r2, #0
 800fc46:	60a2      	str	r2, [r4, #8]
 800fc48:	6962      	ldr	r2, [r4, #20]
 800fc4a:	4252      	negs	r2, r2
 800fc4c:	61a2      	str	r2, [r4, #24]
 800fc4e:	6922      	ldr	r2, [r4, #16]
 800fc50:	b942      	cbnz	r2, 800fc64 <__swsetup_r+0xa4>
 800fc52:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fc56:	d1c5      	bne.n	800fbe4 <__swsetup_r+0x24>
 800fc58:	bd38      	pop	{r3, r4, r5, pc}
 800fc5a:	0799      	lsls	r1, r3, #30
 800fc5c:	bf58      	it	pl
 800fc5e:	6962      	ldrpl	r2, [r4, #20]
 800fc60:	60a2      	str	r2, [r4, #8]
 800fc62:	e7f4      	b.n	800fc4e <__swsetup_r+0x8e>
 800fc64:	2000      	movs	r0, #0
 800fc66:	e7f7      	b.n	800fc58 <__swsetup_r+0x98>
 800fc68:	20000898 	.word	0x20000898

0800fc6c <_raise_r>:
 800fc6c:	291f      	cmp	r1, #31
 800fc6e:	b538      	push	{r3, r4, r5, lr}
 800fc70:	4605      	mov	r5, r0
 800fc72:	460c      	mov	r4, r1
 800fc74:	d904      	bls.n	800fc80 <_raise_r+0x14>
 800fc76:	2316      	movs	r3, #22
 800fc78:	6003      	str	r3, [r0, #0]
 800fc7a:	f04f 30ff 	mov.w	r0, #4294967295
 800fc7e:	bd38      	pop	{r3, r4, r5, pc}
 800fc80:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fc82:	b112      	cbz	r2, 800fc8a <_raise_r+0x1e>
 800fc84:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fc88:	b94b      	cbnz	r3, 800fc9e <_raise_r+0x32>
 800fc8a:	4628      	mov	r0, r5
 800fc8c:	f000 f830 	bl	800fcf0 <_getpid_r>
 800fc90:	4622      	mov	r2, r4
 800fc92:	4601      	mov	r1, r0
 800fc94:	4628      	mov	r0, r5
 800fc96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fc9a:	f000 b817 	b.w	800fccc <_kill_r>
 800fc9e:	2b01      	cmp	r3, #1
 800fca0:	d00a      	beq.n	800fcb8 <_raise_r+0x4c>
 800fca2:	1c59      	adds	r1, r3, #1
 800fca4:	d103      	bne.n	800fcae <_raise_r+0x42>
 800fca6:	2316      	movs	r3, #22
 800fca8:	6003      	str	r3, [r0, #0]
 800fcaa:	2001      	movs	r0, #1
 800fcac:	e7e7      	b.n	800fc7e <_raise_r+0x12>
 800fcae:	2100      	movs	r1, #0
 800fcb0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fcb4:	4620      	mov	r0, r4
 800fcb6:	4798      	blx	r3
 800fcb8:	2000      	movs	r0, #0
 800fcba:	e7e0      	b.n	800fc7e <_raise_r+0x12>

0800fcbc <raise>:
 800fcbc:	4b02      	ldr	r3, [pc, #8]	@ (800fcc8 <raise+0xc>)
 800fcbe:	4601      	mov	r1, r0
 800fcc0:	6818      	ldr	r0, [r3, #0]
 800fcc2:	f7ff bfd3 	b.w	800fc6c <_raise_r>
 800fcc6:	bf00      	nop
 800fcc8:	20000898 	.word	0x20000898

0800fccc <_kill_r>:
 800fccc:	b538      	push	{r3, r4, r5, lr}
 800fcce:	4d07      	ldr	r5, [pc, #28]	@ (800fcec <_kill_r+0x20>)
 800fcd0:	2300      	movs	r3, #0
 800fcd2:	4604      	mov	r4, r0
 800fcd4:	4608      	mov	r0, r1
 800fcd6:	4611      	mov	r1, r2
 800fcd8:	602b      	str	r3, [r5, #0]
 800fcda:	f7f4 fb43 	bl	8004364 <_kill>
 800fcde:	1c43      	adds	r3, r0, #1
 800fce0:	d102      	bne.n	800fce8 <_kill_r+0x1c>
 800fce2:	682b      	ldr	r3, [r5, #0]
 800fce4:	b103      	cbz	r3, 800fce8 <_kill_r+0x1c>
 800fce6:	6023      	str	r3, [r4, #0]
 800fce8:	bd38      	pop	{r3, r4, r5, pc}
 800fcea:	bf00      	nop
 800fcec:	2000124c 	.word	0x2000124c

0800fcf0 <_getpid_r>:
 800fcf0:	f7f4 bb30 	b.w	8004354 <_getpid>

0800fcf4 <__swhatbuf_r>:
 800fcf4:	b570      	push	{r4, r5, r6, lr}
 800fcf6:	460c      	mov	r4, r1
 800fcf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fcfc:	2900      	cmp	r1, #0
 800fcfe:	b096      	sub	sp, #88	@ 0x58
 800fd00:	4615      	mov	r5, r2
 800fd02:	461e      	mov	r6, r3
 800fd04:	da0d      	bge.n	800fd22 <__swhatbuf_r+0x2e>
 800fd06:	89a3      	ldrh	r3, [r4, #12]
 800fd08:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fd0c:	f04f 0100 	mov.w	r1, #0
 800fd10:	bf14      	ite	ne
 800fd12:	2340      	movne	r3, #64	@ 0x40
 800fd14:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fd18:	2000      	movs	r0, #0
 800fd1a:	6031      	str	r1, [r6, #0]
 800fd1c:	602b      	str	r3, [r5, #0]
 800fd1e:	b016      	add	sp, #88	@ 0x58
 800fd20:	bd70      	pop	{r4, r5, r6, pc}
 800fd22:	466a      	mov	r2, sp
 800fd24:	f000 f848 	bl	800fdb8 <_fstat_r>
 800fd28:	2800      	cmp	r0, #0
 800fd2a:	dbec      	blt.n	800fd06 <__swhatbuf_r+0x12>
 800fd2c:	9901      	ldr	r1, [sp, #4]
 800fd2e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fd32:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fd36:	4259      	negs	r1, r3
 800fd38:	4159      	adcs	r1, r3
 800fd3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fd3e:	e7eb      	b.n	800fd18 <__swhatbuf_r+0x24>

0800fd40 <__smakebuf_r>:
 800fd40:	898b      	ldrh	r3, [r1, #12]
 800fd42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fd44:	079d      	lsls	r5, r3, #30
 800fd46:	4606      	mov	r6, r0
 800fd48:	460c      	mov	r4, r1
 800fd4a:	d507      	bpl.n	800fd5c <__smakebuf_r+0x1c>
 800fd4c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fd50:	6023      	str	r3, [r4, #0]
 800fd52:	6123      	str	r3, [r4, #16]
 800fd54:	2301      	movs	r3, #1
 800fd56:	6163      	str	r3, [r4, #20]
 800fd58:	b003      	add	sp, #12
 800fd5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fd5c:	ab01      	add	r3, sp, #4
 800fd5e:	466a      	mov	r2, sp
 800fd60:	f7ff ffc8 	bl	800fcf4 <__swhatbuf_r>
 800fd64:	9f00      	ldr	r7, [sp, #0]
 800fd66:	4605      	mov	r5, r0
 800fd68:	4639      	mov	r1, r7
 800fd6a:	4630      	mov	r0, r6
 800fd6c:	f7fe fa48 	bl	800e200 <_malloc_r>
 800fd70:	b948      	cbnz	r0, 800fd86 <__smakebuf_r+0x46>
 800fd72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fd76:	059a      	lsls	r2, r3, #22
 800fd78:	d4ee      	bmi.n	800fd58 <__smakebuf_r+0x18>
 800fd7a:	f023 0303 	bic.w	r3, r3, #3
 800fd7e:	f043 0302 	orr.w	r3, r3, #2
 800fd82:	81a3      	strh	r3, [r4, #12]
 800fd84:	e7e2      	b.n	800fd4c <__smakebuf_r+0xc>
 800fd86:	89a3      	ldrh	r3, [r4, #12]
 800fd88:	6020      	str	r0, [r4, #0]
 800fd8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fd8e:	81a3      	strh	r3, [r4, #12]
 800fd90:	9b01      	ldr	r3, [sp, #4]
 800fd92:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fd96:	b15b      	cbz	r3, 800fdb0 <__smakebuf_r+0x70>
 800fd98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fd9c:	4630      	mov	r0, r6
 800fd9e:	f000 f81d 	bl	800fddc <_isatty_r>
 800fda2:	b128      	cbz	r0, 800fdb0 <__smakebuf_r+0x70>
 800fda4:	89a3      	ldrh	r3, [r4, #12]
 800fda6:	f023 0303 	bic.w	r3, r3, #3
 800fdaa:	f043 0301 	orr.w	r3, r3, #1
 800fdae:	81a3      	strh	r3, [r4, #12]
 800fdb0:	89a3      	ldrh	r3, [r4, #12]
 800fdb2:	431d      	orrs	r5, r3
 800fdb4:	81a5      	strh	r5, [r4, #12]
 800fdb6:	e7cf      	b.n	800fd58 <__smakebuf_r+0x18>

0800fdb8 <_fstat_r>:
 800fdb8:	b538      	push	{r3, r4, r5, lr}
 800fdba:	4d07      	ldr	r5, [pc, #28]	@ (800fdd8 <_fstat_r+0x20>)
 800fdbc:	2300      	movs	r3, #0
 800fdbe:	4604      	mov	r4, r0
 800fdc0:	4608      	mov	r0, r1
 800fdc2:	4611      	mov	r1, r2
 800fdc4:	602b      	str	r3, [r5, #0]
 800fdc6:	f7f4 fb2d 	bl	8004424 <_fstat>
 800fdca:	1c43      	adds	r3, r0, #1
 800fdcc:	d102      	bne.n	800fdd4 <_fstat_r+0x1c>
 800fdce:	682b      	ldr	r3, [r5, #0]
 800fdd0:	b103      	cbz	r3, 800fdd4 <_fstat_r+0x1c>
 800fdd2:	6023      	str	r3, [r4, #0]
 800fdd4:	bd38      	pop	{r3, r4, r5, pc}
 800fdd6:	bf00      	nop
 800fdd8:	2000124c 	.word	0x2000124c

0800fddc <_isatty_r>:
 800fddc:	b538      	push	{r3, r4, r5, lr}
 800fdde:	4d06      	ldr	r5, [pc, #24]	@ (800fdf8 <_isatty_r+0x1c>)
 800fde0:	2300      	movs	r3, #0
 800fde2:	4604      	mov	r4, r0
 800fde4:	4608      	mov	r0, r1
 800fde6:	602b      	str	r3, [r5, #0]
 800fde8:	f7f4 fb2c 	bl	8004444 <_isatty>
 800fdec:	1c43      	adds	r3, r0, #1
 800fdee:	d102      	bne.n	800fdf6 <_isatty_r+0x1a>
 800fdf0:	682b      	ldr	r3, [r5, #0]
 800fdf2:	b103      	cbz	r3, 800fdf6 <_isatty_r+0x1a>
 800fdf4:	6023      	str	r3, [r4, #0]
 800fdf6:	bd38      	pop	{r3, r4, r5, pc}
 800fdf8:	2000124c 	.word	0x2000124c

0800fdfc <_init>:
 800fdfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fdfe:	bf00      	nop
 800fe00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fe02:	bc08      	pop	{r3}
 800fe04:	469e      	mov	lr, r3
 800fe06:	4770      	bx	lr

0800fe08 <_fini>:
 800fe08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe0a:	bf00      	nop
 800fe0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fe0e:	bc08      	pop	{r3}
 800fe10:	469e      	mov	lr, r3
 800fe12:	4770      	bx	lr
