// Seed: 2347772146
module module_0 (
    output tri id_0,
    input tri1 id_1,
    output tri0 id_2,
    input tri id_3,
    input supply1 id_4,
    output tri id_5,
    output uwire id_6
);
  assign id_2 = 1;
  assign id_5 = 1 && 1;
  assign id_6 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    input  wor   id_1,
    output wire  id_2,
    output logic id_3,
    input  tri   id_4
);
  wor id_6;
  initial id_3 <= 1;
  assign id_2 = {1 - id_6, id_6 - id_6};
  module_0(
      id_2, id_0, id_2, id_1, id_0, id_2, id_2
  );
  wire id_7;
endmodule
