// Verilog netlist produced by program LSE 
// Netlist written on Wed Nov 26 00:17:01 2025
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/2025.1/ip/lfmxo4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v"
// file 1 "c:/lscc/radiant/2025.1/ip/lfmxo4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v"
// file 2 "c:/lscc/radiant/2025.1/ip/common/adder/rtl/lscc_adder.v"
// file 3 "c:/lscc/radiant/2025.1/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 4 "c:/lscc/radiant/2025.1/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 5 "c:/lscc/radiant/2025.1/ip/common/counter/rtl/lscc_cntr.v"
// file 6 "c:/lscc/radiant/2025.1/ip/common/fifo/rtl/lscc_fifo.v"
// file 7 "c:/lscc/radiant/2025.1/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 8 "c:/lscc/radiant/2025.1/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 9 "c:/lscc/radiant/2025.1/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 10 "c:/lscc/radiant/2025.1/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 11 "c:/lscc/radiant/2025.1/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 12 "c:/lscc/radiant/2025.1/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 13 "c:/lscc/radiant/2025.1/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 14 "c:/lscc/radiant/2025.1/ip/common/rom/rtl/lscc_rom.v"
// file 15 "c:/lscc/radiant/2025.1/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 16 "c:/lscc/radiant/2025.1/ip/pmi/pmi_add.v"
// file 17 "c:/lscc/radiant/2025.1/ip/pmi/pmi_addsub.v"
// file 18 "c:/lscc/radiant/2025.1/ip/pmi/pmi_complex_mult.v"
// file 19 "c:/lscc/radiant/2025.1/ip/pmi/pmi_counter.v"
// file 20 "c:/lscc/radiant/2025.1/ip/pmi/pmi_dsp.v"
// file 21 "c:/lscc/radiant/2025.1/ip/pmi/pmi_fifo.v"
// file 22 "c:/lscc/radiant/2025.1/ip/pmi/pmi_fifo_dc.v"
// file 23 "c:/lscc/radiant/2025.1/ip/pmi/pmi_mac.v"
// file 24 "c:/lscc/radiant/2025.1/ip/pmi/pmi_mult.v"
// file 25 "c:/lscc/radiant/2025.1/ip/pmi/pmi_multaddsub.v"
// file 26 "c:/lscc/radiant/2025.1/ip/pmi/pmi_multaddsubsum.v"
// file 27 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp.v"
// file 28 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp_be.v"
// file 29 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq.v"
// file 30 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq_be.v"
// file 31 "c:/lscc/radiant/2025.1/ip/pmi/pmi_rom.v"
// file 32 "c:/lscc/radiant/2025.1/ip/pmi/pmi_sub.v"
// file 33 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 34 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 35 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 36 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 37 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 38 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 39 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 40 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ib.v"
// file 41 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 42 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 43 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 44 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ob.v"
// file 45 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 46 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 47 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 48 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/rgb.v"
// file 49 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 50 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 51 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/legacy.v"

//
// Verilog Description of module AsyncFIFO
// module wrapper written out since it is a black-box. 
//

//

module AsyncFIFO (wr_clk_i, rd_clk_i, rst_i, rp_rst_i, wr_en_i, rd_en_i, 
            wr_data_i, full_o, empty_o, rd_data_o) /* synthesis ORIG_MODULE_NAME="AsyncFIFO", LATTICE_IP_GENERATED="1", cpe_box=1 */ ;
    input wr_clk_i;
    input rd_clk_i;
    input rst_i;
    input rp_rst_i;
    input wr_en_i;
    input rd_en_i;
    input [15:0]wr_data_i;
    output full_o;
    output empty_o;
    output [15:0]rd_data_o;
    
    
    
endmodule
