# 
# Synthesis run script generated by Vivado
# 

set_param xicom.use_bs_reader 1
debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7z020clg484-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir /media/huutan86/Data/source_code/ECE527/testing_code/demo_3/demo_3.cache/wt [current_project]
set_property parent.project_path /media/huutan86/Data/source_code/ECE527/testing_code/demo_3/demo_3.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
add_files /media/huutan86/Data/source_code/ECE527/testing_code/demo_3/demo_3.srcs/sources_1/bd/hw_platform/hw_platform.bd
set_property used_in_implementation false [get_files -all /media/huutan86/Data/source_code/ECE527/testing_code/demo_3/demo_3.srcs/sources_1/bd/hw_platform/ip/hw_platform_processing_system7_0_0/hw_platform_processing_system7_0_0.xdc]
set_property used_in_implementation false [get_files -all /media/huutan86/Data/source_code/ECE527/testing_code/demo_3/demo_3.srcs/sources_1/bd/hw_platform/ip/hw_platform_axi_gpio_0_0/hw_platform_axi_gpio_0_0_board.xdc]
set_property used_in_implementation false [get_files -all /media/huutan86/Data/source_code/ECE527/testing_code/demo_3/demo_3.srcs/sources_1/bd/hw_platform/ip/hw_platform_axi_gpio_0_0/hw_platform_axi_gpio_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /media/huutan86/Data/source_code/ECE527/testing_code/demo_3/demo_3.srcs/sources_1/bd/hw_platform/ip/hw_platform_axi_gpio_0_0/hw_platform_axi_gpio_0_0.xdc]
set_property used_in_implementation false [get_files -all /media/huutan86/Data/source_code/ECE527/testing_code/demo_3/demo_3.srcs/sources_1/bd/hw_platform/ip/hw_platform_rst_processing_system7_0_100M_0/hw_platform_rst_processing_system7_0_100M_0_board.xdc]
set_property used_in_implementation false [get_files -all /media/huutan86/Data/source_code/ECE527/testing_code/demo_3/demo_3.srcs/sources_1/bd/hw_platform/ip/hw_platform_rst_processing_system7_0_100M_0/hw_platform_rst_processing_system7_0_100M_0.xdc]
set_property used_in_implementation false [get_files -all /media/huutan86/Data/source_code/ECE527/testing_code/demo_3/demo_3.srcs/sources_1/bd/hw_platform/ip/hw_platform_rst_processing_system7_0_100M_0/hw_platform_rst_processing_system7_0_100M_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /media/huutan86/Data/source_code/ECE527/testing_code/demo_3/demo_3.srcs/sources_1/bd/hw_platform/ip/hw_platform_xbar_0/hw_platform_xbar_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /media/huutan86/Data/source_code/ECE527/testing_code/demo_3/demo_3.srcs/sources_1/bd/hw_platform/ip/hw_platform_auto_pc_0/hw_platform_auto_pc_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /media/huutan86/Data/source_code/ECE527/testing_code/demo_3/demo_3.srcs/sources_1/bd/hw_platform/ip/hw_platform_auto_pc_1/hw_platform_auto_pc_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /media/huutan86/Data/source_code/ECE527/testing_code/demo_3/demo_3.srcs/sources_1/bd/hw_platform/hw_platform_ooc.xdc]
set_property is_locked true [get_files /media/huutan86/Data/source_code/ECE527/testing_code/demo_3/demo_3.srcs/sources_1/bd/hw_platform/hw_platform.bd]

read_verilog -library xil_defaultlib /media/huutan86/Data/source_code/ECE527/testing_code/demo_3/demo_3.srcs/sources_1/imports/hdl/hw_platform_wrapper.v
read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
synth_design -top hw_platform_wrapper -part xc7z020clg484-1
write_checkpoint -noxdef hw_platform_wrapper.dcp
catch { report_utilization -file hw_platform_wrapper_utilization_synth.rpt -pb hw_platform_wrapper_utilization_synth.pb }
