Search.setIndex({"docnames": ["DIAGRAM_IMPROVEMENTS_COMPLETE", "DOCUMENTATION_GUIDE", "README", "design_document", "hld", "implementation_update", "index", "scml_compliance_fixes", "scml_compliance_report", "systemc_design", "testplan", "vdk_integration_readiness"], "filenames": ["DIAGRAM_IMPROVEMENTS_COMPLETE.md", "DOCUMENTATION_GUIDE.md", "README.md", "design_document.md", "hld.md", "implementation_update.md", "index.rst", "scml_compliance_fixes.md", "scml_compliance_report.md", "systemc_design.md", "testplan.md", "vdk_integration_readiness.md"], "titles": ["Mermaid Diagram Improvements - Complete \u2705", "Keraunos PCIe Tile Documentation Guide", "Documentation Build Instructions", "Keraunos PCIE Tile SystemC/TLM2.0 Design Document", "Keraunos PCIe Tile - High-Level Design", "Implementation Update Summary", "Keraunos PCIe Tile Documentation", "SCML Compliance Fixes", "SCML Compliance Report", "Keraunos PCIE Tile SystemC/TLM2.0 Design Document", "Keraunos PCIE Tile SystemC/TLM2.0 Testplan", "VDK Integration Readiness"], "terms": {"date": [0, 1, 3, 4, 5, 6, 8, 9, 10], "februari": [0, 1, 3, 4, 6, 9], "2026": [0, 1, 3, 4, 6, 9], "made": 0, "larger": 0, "build": 0, "success": [0, 1, 3, 9, 10], "0": [0, 1, 4, 5, 6, 7, 8], "9": [0, 5, 6, 8], "warn": 0, "problem": [0, 3, 9], "nest": 0, "squar": 0, "bracket": 0, "node": 0, "label": 0, "caus": [0, 3, 9], "pars": 0, "nocp1": 0, "decod": [0, 3, 4, 9, 11], "br": 0, "bit": [0, 4, 5, 11], "63": [0, 3, 4, 5, 9], "60": [0, 3, 4, 5, 8, 9], "tlba0": 0, "app": [0, 3, 4, 9], "in0": [0, 3, 4, 9, 10], "16mb": [0, 3, 9], "page": [0, 3, 4, 5, 6, 9], "instanc": [0, 3, 4, 9], "index": [0, 1, 2, 4, 6, 7], "19": [0, 3, 9, 10], "14": [0, 5, 6], "addr": [0, 3, 4, 7, 9, 10], "52": [0, 3, 9, 11], "12": [0, 4, 5, 6], "inst": 0, "total": [0, 3, 5, 9, 11], "11": [0, 5, 6], "remov": 0, "across": [0, 1, 3, 9, 10], "initi": [0, 5, 11], "mermaid_init_j": [0, 9], "startonload": [0, 9], "true": [0, 3, 7, 9, 10], "theme": [0, 2, 9], "default": [0, 3, 9, 10], "securitylevel": 0, "loos": [0, 3, 9], "flowchart": [0, 9], "usemaxwidth": [0, 9], "htmllabel": [0, 9], "curv": [0, 9], "basi": [0, 9], "nodespac": 0, "70": [0, 10], "from": [0, 1, 2, 4, 5, 6, 7, 8, 11], "50": [0, 3, 5, 9, 10], "rankspac": 0, "pad": 0, "20": [0, 3, 9, 10], "ad": [0, 10], "fontsiz": 0, "set": [0, 4, 10], "base": [0, 4, 5, 11], "themevari": 0, "16px": 0, "primarycolor": 0, "e1f5ff": 0, "primarytextcolor": 0, "000": 0, "primarybordercolor": 0, "3498db": 0, "linecolor": 0, "2c3e50": 0, "secondarycolor": 0, "fff4e1": 0, "tertiarycolor": 0, "ffe1f5": 0, "kei": [0, 8, 10], "more": [0, 3, 9, 10], "space": [0, 1, 4, 5, 11], "between": [0, 1, 3, 4, 6, 9, 10, 11], "wa": 0, "vertic": 0, "rank": 0, "color": [0, 1], "better": [0, 3, 8, 9], "readabl": 0, "contain": [0, 1, 2], "text": [0, 1, 9], "align": [0, 3, 8, 9], "center": 0, "margin": 0, "30px": 0, "auto": [0, 7], "20px": 0, "25px": 0, "15px": 0, "max": [0, 10], "width": [0, 3, 4, 9, 10], "1400px": 0, "border": 0, "2px": 0, "solid": [0, 8], "thicker": 0, "svg": 0, "100": [0, 1, 3, 4, 6, 8, 9, 10], "min": [0, 10], "800px": 0, "ensur": [0, 3, 9, 10], "minimum": 0, "height": 0, "import": [0, 3, 9, 10], "forc": [0, 3, 9], "overrid": [0, 3, 9], "nodelabel": 0, "edgelabel": 0, "weight": 0, "500": [0, 3, 9], "subgraph": 0, "titl": 0, "cluster": [0, 3, 9], "18px": 0, "even": [0, 3, 9], "bold": 0, "special": [0, 3, 5, 7, 9], "treatment": 0, "extra": 0, "larg": [0, 3, 4, 9, 10], "complex": [0, 3, 9], "block": [0, 1, 6, 11], "1200px": 0, "element": 0, "14px": 0, "29": [0, 10], "aspect": [0, 3, 9], "67": [0, 10], "none": 0, "guarante": [0, 3, 9], "40": [0, 3, 5, 9, 10], "thick": 0, "1px": 0, "small": [0, 3, 9, 10], "hard": 0, "read": [0, 3, 4, 7, 8, 9], "cramp": 0, "modern": 0, "displai": 0, "No": [0, 3, 8, 9, 11], "enforc": [0, 3, 9], "spaciou": 0, "layout": [0, 1, 3, 5, 9], "70px": 0, "comfort": 0, "profession": 0, "blue": 0, "contrast": 0, "type": [0, 4, 10], "graph": 0, "tb": [0, 3, 9], "enlarg": 0, "4": [0, 1, 6], "flow": [0, 1, 5, 6], "sequencediagram": 0, "outbound": [0, 6, 11], "config": [0, 5, 6, 11], "msi": [0, 5, 6, 11], "7": [0, 1, 5, 6], "cii": [0, 5, 11], "8": [0, 1, 5, 6, 7], "lr": 0, "10": [0, 1, 5, 6, 11], "state": [0, 1, 4, 10], "machin": [0, 1, 4], "statediagram": 0, "v2": [0, 3, 9], "td": 0, "reset": [0, 1, 6, 11], "hierarchi": [0, 1, 5], "13": [0, 5, 6], "isol": [0, 5, 11], "sequenc": [0, 1, 5, 11], "known": [0, 1, 6, 10], "issu": [0, 5, 10], "15": [0, 1, 3, 4, 5, 6, 7, 9], "test": [0, 6], "distribut": [0, 3, 5, 9], "pie": 0, "breakdown": [0, 1], "cd": [0, 1, 3, 9], "localdev": [0, 1, 3, 9], "pdroi": [0, 1, 3, 9], "keraunos_pcie_workspac": [0, 1, 3, 9], "doc": [0, 1, 2, 3, 4, 5, 9], "rm": 0, "rf": 0, "_build": [0, 1, 2, 9], "html": [0, 2], "sphinx": [0, 1, 6], "open": [0, 1, 2, 9], "firefox": [0, 1], "hld": [0, 1], "Or": [0, 2], "start": [0, 3, 9], "web": [0, 2], "server": 0, "python3": [0, 1, 2], "m": [0, 1, 2], "http": 0, "8000": [0, 1], "Then": [0, 1], "localhost": [0, 1], "navig": [0, 3, 9], "see": [0, 3, 9, 10], "largest": 0, "scroll": 0, "should": [0, 3, 9, 10], "now": [0, 3, 5, 9, 10], "paramet": [0, 3, 9], "variabl": [0, 3, 9], "constraint": 0, "style": [0, 3, 8, 9], "md": [0, 1, 2, 3, 4, 5, 8, 9], "semant": [0, 3, 9], "onli": [0, 1, 4, 10], "correct": [0, 3, 7, 8, 9, 10], "The": [0, 1, 3, 4, 6, 8, 9, 10, 11], "work": [0, 6, 7, 10, 11], "chrome": [0, 1], "chromium": 0, "safari": 0, "edg": [0, 10], "support": [0, 5, 7, 8], "other": [0, 3, 4, 9, 10], "result": [0, 1, 4, 6, 10], "time": [0, 10, 11], "second": [0, 3, 9, 10], "expect": [0, 3, 9, 10], "exclud": [0, 3, 9], "render": [0, 2], "ye": [0, 3, 9, 11], "If": [0, 1, 3, 4, 9], "you": [0, 1, 3, 7, 9], "want": 0, "edit": 0, "make": [0, 3], "1000px": 0, "includ": [0, 1, 2, 3, 4, 5, 8, 9, 11], "friendli": [0, 1], "don": [0, 3, 9, 10, 11], "t": [0, 3, 9, 10, 11], "break": [0, 3, 9, 11], "document": [0, 7, 8, 10, 11], "access": [0, 5, 7, 8, 11], "updat": [0, 3, 4, 7, 8, 9, 10, 11], "direct": [0, 3, 4, 7, 9, 10], "link": [0, 3, 9, 10], "version": [1, 4, 5, 6, 10], "statu": [1, 5, 6, 8], "thi": [1, 2, 3, 4, 6, 7, 8, 9, 10, 11], "directori": [1, 2, 9], "complet": [1, 5], "tlm2": [1, 4, 5, 6, 7, 8], "implement": [1, 4, 6], "mermaid": [1, 9], "enhanc": 1, "visual": [1, 9], "architectur": [1, 6, 11], "modul": [1, 5, 6, 10, 11], "descript": [1, 3, 6, 9], "interfac": [1, 6, 7, 8], "spec": [1, 3, 9, 10], "data": [1, 6, 7], "systemc_design": 1, "detail": [1, 5, 6], "low": [1, 3, 4, 6, 9], "class": [1, 4, 7, 8, 10], "api": [1, 7, 8], "specif": [1, 5, 6, 7, 8, 11], "verif": [1, 3, 4, 8, 9, 10], "testplan": [1, 6], "76": [1, 4, 6, 10], "case": [1, 4, 6, 11], "traceabl": [1, 6], "matrix": [1, 6], "analysi": [1, 3, 9, 10], "251": [1, 4, 6, 10], "assert": [1, 3, 4, 6, 9, 10], "failur": [1, 3, 4, 6, 9, 10], "function": [1, 4, 6, 7, 8], "i": [1, 3, 7, 8, 9, 10, 11], "avail": [1, 3, 9, 10, 11], "your": [1, 2, 3, 9], "googl": 1, "xdg": 1, "serv": [1, 3, 9, 11], "top": [1, 6], "clock": [1, 6, 11], "fulli": [1, 8, 10, 11], "address": [1, 5, 6, 7, 11], "map": [1, 5, 6, 11], "rout": [1, 6, 7, 8], "tabl": [1, 4, 5, 6, 7, 11], "configur": [1, 2, 6, 8, 11], "limit": [1, 6, 10], "find": [1, 3, 6, 9, 10], "workaround": 1, "sidebar": 1, "all": [1, 2, 4, 5, 7, 8, 11], "search": [1, 6], "full": [1, 3, 4, 8, 9], "cross": 1, "refer": [1, 5, 6, 11], "relat": 1, "expand": [1, 5], "toc": 1, "each": [1, 3, 8, 9, 10], "need": [1, 3, 7, 8, 9, 11], "rebuild": 1, "b": [1, 2, 5, 6], "5": [1, 6], "instal": [1, 2], "myst": [1, 2, 9], "parser": [1, 2, 9], "sphinxcontrib": [1, 2, 9], "conf": [1, 2], "py": [1, 2], "rst": [1, 2], "land": 1, "_static": 1, "css": 1, "follow": [1, 3, 8, 9, 10, 11], "intermedi": 1, "debug": [1, 7, 8, 10], "ar": [1, 3, 4, 5, 7, 8, 9, 10, 11], "report": [1, 3, 9, 10], "procedur": 1, "log": [1, 3, 9, 11], "memori": [1, 4, 7, 11], "leak": [1, 3, 9], "fix": [1, 3, 5, 9, 10], "compat": [1, 8, 10], "note": [1, 7, 8, 10, 11], "scml": [1, 5], "complianc": [1, 5], "check": [1, 3, 9], "develop": 1, "phase": [1, 3, 5, 9], "focu": 1, "final": [1, 10], "properti": 1, "valu": [1, 3, 4, 7, 9, 10], "project": 1, "format": [1, 2, 4, 10], "count": [1, 3, 9], "1300": 1, "line": [1, 3, 9], "5100": 1, "2700": 1, "home": 1, "path": [1, 6, 11], "6": [1, 5, 6, 11], "strategi": [1, 6], "summari": [1, 6], "tlm": [1, 3, 7, 8, 9, 10, 11], "socket": 1, "scml2": [1, 5, 7, 8, 10, 11], "model": [1, 4, 5, 6, 11], "callback": [1, 4, 7, 8], "end": [1, 3, 5, 6, 7, 8, 9], "us": [1, 4, 8, 10, 11], "respons": [1, 4], "size": [1, 3, 4, 9], "improv": [1, 3, 9, 11], "code": [1, 7, 8], "print": 1, "For": [1, 8], "question": 1, "about": 1, "review": [1, 4, 5], "individu": [1, 3, 8, 9, 10], "chang": [1, 3, 4, 9], "tool": [1, 8], "product": [1, 3, 9, 11], "readi": [1, 3, 5, 9], "markdown": [2, 9], "file": [2, 4, 11], "folder": 2, "requir": [2, 4, 5, 6, 8, 10], "python": 2, "packag": [2, 3, 9], "pip": [2, 9], "rtd": 2, "r": [2, 3, 9], "txt": 2, "after": [2, 3, 5, 9, 10, 11], "browser": [2, 9], "main": [2, 3, 9, 11], "sourc": [2, 3, 9], "gener": [2, 5, 6, 11], "output": [2, 4, 10], "creat": [2, 3, 7, 8, 9, 10, 11], "have": [2, 3, 5, 9, 10], "been": [2, 3, 5, 9, 10], "convert": [2, 3, 9, 10], "interact": [2, 9, 10], "author": [3, 9, 10], "team": [3, 9, 10], "v0": [3, 9, 10], "023": [3, 9, 10], "e126": [3, 9, 10], "elimin": [3, 9, 10], "fastbuild": [3, 9, 10], "pass": [3, 4, 9, 10], "rate": [3, 9, 10], "e2": [3, 9, 10], "zero": [3, 9], "throughout": [3, 9, 10], "proper": [3, 8, 9, 10, 11], "persist": [3, 9, 10], "lt": [3, 8, 9], "compliant": [3, 9], "met": [3, 9], "major": [3, 4, 5, 9], "feb": [3, 9], "hierarch": [3, 9], "bind": [3, 7, 8, 9, 11], "while": [3, 9], "maintain": [3, 9, 10], "equival": [3, 9, 10], "describ": [3, 4, 9, 10], "focus": [3, 9], "lookasid": [3, 6, 9], "buffer": [3, 6, 9, 10], "synopsi": [3, 9, 10], "librari": [3, 8, 9, 10], "provid": [3, 4, 6, 7, 8, 9, 10], "suitabl": [3, 9], "cover": [3, 6, 9, 10], "methodologi": [3, 9], "ieee": [3, 9], "1666": [3, 9], "2011": [3, 9], "osci": [3, 9], "pci": [3, 9, 10], "express": [3, 9, 10], "30": [3, 9, 10], "achiev": [3, 7, 8, 9], "encount": [3, 9], "when": [3, 9, 10, 11], "sc_export": [3, 9], "bound": [3, 8, 9, 10], "keranous_pcie_tiletest_modelundertest": [3, 9], "msi_relai": [3, 9], "simple_initiator_socket_0_export_0": [3, 9], "root": [3, 9], "automat": [3, 4, 5, 7, 8, 9], "instrument": [3, 9, 10], "collect": [3, 9, 10], "had": [3, 9], "sub": [3, 9, 10], "tri": [3, 9], "monitor": [3, 9], "option": [3, 9], "exist": [3, 8, 9, 11], "chosen": [3, 9], "preserv": [3, 4, 9, 10], "keraunospcietil": [3, 5, 9, 10, 11], "nocpcieswitch": [3, 9, 11], "tlb_app_inbound_port": 3, "initiator_socket": [3, 7, 8, 9, 11], "noc_io_initi": [3, 9], "pcie_controller_target": [3, 4, 9, 10], "tlm_target_socket": [3, 8, 9], "nocioswitch": [3, 9, 11], "msi_relay_port": 3, "tlm_initiator_socket": [3, 7, 8], "noc_n_initi": [3, 4, 9, 10], "inbound_socket": [3, 7, 8, 9], "translated_socket": [3, 7, 8, 9], "noc_n_target": [3, 4, 9, 10], "smn_n_target": [3, 4, 9, 10], "smn_n_initi": [3, 4, 9, 10], "pcie_controller_initi": [3, 4, 9, 10], "NO": [3, 9, 10], "smnioswitch": [3, 9, 11], "msirelayunit": [3, 7, 9], "innov": [3, 9], "via": [3, 4, 7, 8, 9], "std": [3, 4, 9], "instead": [3, 4, 8, 9], "signatur": [3, 9], "transportcallback": [3, 9], "void": [3, 7, 9, 10], "tlm_generic_payload": [3, 8, 9, 10, 11], "payload": [3, 9], "sc_core": [3, 4, 7, 8, 9, 10], "sc_time": [3, 9], "In": [3, 8, 9, 11], "constructor": [3, 7, 8, 9, 11], "wire_compon": [3, 9], "noc_pcie_switch_": [3, 9], "set_tlb_app_inbound0_output": [3, 9], "d": [3, 9], "tlb_app_in0_": [3, 9], "process_inbound_traff": [3, 9], "back": [3, 9, 10], "set_translated_output": [3, 9], "noc_io_switch_": [3, 9], "route_from_tlb": [3, 9], "overhead": [3, 9], "inlin": [3, 9], "compil": [3, 9], "safe": [3, 9], "flexibl": [3, 9], "can": [3, 8, 9, 10, 11], "runtim": [3, 9], "delai": [3, 9], "except": [3, 9, 10], "16": [3, 4, 6, 7, 8, 9], "unique_ptr": [3, 4, 9], "keraunos_pcie_til": [3, 4, 9, 11], "h": [3, 4, 8, 9, 11], "public": [3, 7, 8, 9], "protect": [3, 7, 9], "smn_io_switch_": [3, 9], "tlb_sys_in0_": [3, 9], "tlb_app_in1_": [3, 9], "tlb_sys_out0_": [3, 9], "tlb_app_out0_": [3, 9], "tlb_app_out1_": [3, 9], "msi_relay_": [3, 9], "siiblock": [3, 4, 9, 10], "sii_block_": [3, 9, 10], "configregblock": [3, 9, 10], "config_reg_": [3, 9], "clockresetcontrol": [3, 9], "clock_reset_ctrl_": [3, 9], "pllcgm": [3, 9], "pll_cgm_": [3, 9], "pciephi": [3, 9], "pcie_phy_": [3, 9], "construct": [3, 9], "make_uniqu": [3, 9], "sc_module_nam": [3, 7, 8, 9], "name": [3, 4, 7, 8, 9], "thrown": [3, 9], "clean": [3, 9, 10], "destruct": [3, 9], "destructor": [3, 9], "trivial": [3, 9], "everyth": [3, 9], "manual": [3, 7, 8, 9], "delet": [3, 9], "cleanup": [3, 4, 9], "resourc": [3, 4, 9], "doubl": [3, 9], "prevent": [3, 9, 10], "clear": [3, 4, 5, 9, 10], "show": [3, 8, 9], "exclus": [3, 9], "less": [3, 9], "uint8_t": [3, 7, 8, 9, 10], "privat": [3, 9], "config_memory_": [3, 9], "64kb": [3, 4, 9, 11], "config_memori": [3, 9], "64": [3, 4, 5, 7, 8, 9, 11], "1024": [3, 7, 8, 9], "system_ready_offset": [3, 9], "process_apb_access": [3, 9], "tran": [3, 8, 9, 10], "uint32_t": [3, 7, 8, 9, 10], "offset": [3, 4, 7, 9, 10], "get_address": [3, 9], "data_ptr": [3, 9], "get_data_ptr": [3, 9], "get_command": [3, 9], "tlm_read_command": [3, 9], "get_data_length": [3, 9], "subscript": [3, 9], "write": [3, 4, 7, 8, 9], "els": [3, 9], "set_response_statu": [3, 9], "tlm_ok_respons": [3, 9, 10], "4kb": [3, 4, 9, 10], "verifi": [3, 4, 5, 7, 9, 10, 11], "per": [3, 4, 9, 10], "vz_scmlref": [3, 8, 9], "debugg": [3, 9], "inspect": [3, 9], "everi": [3, 9], "ha": [3, 9, 10, 11], "route_from_pci": [3, 9], "propag": [3, 4, 9, 10, 11], "through": [3, 9], "chain": [3, 9], "add": [3, 8, 9, 11], "sc_n": [3, 9], "tlb_app_inbound0_": [3, 9], "wait": [3, 4, 9, 10], "call": [3, 9, 10], "anywher": [3, 9], "pure": [3, 8, 9], "synchron": [3, 9, 10], "quantum": [3, 7, 8, 9], "boundari": [3, 4, 9], "accumul": [3, 9, 10], "without": [3, 9, 10], "trade": [3, 9], "accuraci": [3, 9], "speed": [3, 9, 10], "100x": [3, 9], "faster": [3, 9], "possibl": [3, 9, 10], "principl": [3, 9], "const": [3, 9, 10], "everywher": [3, 9], "noexcept": [3, 9], "non": [3, 4, 9, 11], "throw": [3, 9], "keyword": [3, 9], "virtual": [3, 5, 9, 11], "nodiscard": [3, 9], "getter": [3, 9, 10], "constexpr": [3, 9], "evalu": [3, 8, 9], "hint": [3, 9], "hot": [3, 4, 9, 10], "constant": [3, 9], "befor": [3, 9, 10], "dereferenc": [3, 9], "grace": [3, 9, 10], "fallback": [3, 9], "unavail": [3, 9], "qualiti": [3, 9], "metric": [3, 9, 10], "overflow": [3, 9, 10], "crash": [3, 9], "comprehens": [3, 4, 5, 6, 9, 10, 11], "enabl": [3, 4, 5, 7, 9], "header": [3, 4, 9, 10], "keraunos_pcie_common": [3, 9], "enum": [3, 9], "keraunos_pcie_tlb_common": [3, 9], "keraunos_pcie_inbound_tlb": [3, 9], "keraunos_pcie_outbound_tlb": [3, 9], "keraunos_pcie_noc_pcie_switch": [3, 9, 11], "keraunos_pcie_noc_io_switch": [3, 9, 11], "keraunos_pcie_smn_io_switch": [3, 9, 11], "keraunos_pcie_msi_relai": [3, 8, 9], "keraunos_pcie_config_reg": [3, 9], "keraunos_pcie_sii": [3, 9], "keraunos_pcie_clock_reset": [3, 9], "keraunos_pcie_pll_cgm": [3, 9], "keraunos_pcie_phi": [3, 9], "src": [3, 4, 9, 11], "correspond": [3, 9], "cpp": [3, 8, 9, 11], "backup": [3, 9], "backup_origin": [3, 9, 10], "41": [3, 9, 10], "har": [3, 9], "tlm_util": [3, 9], "simple_target_socket": [3, 9], "noc_n_target_b_transport": [3, 9], "route_from_noc": [3, 9], "expos": [3, 9, 10], "cb": [3, 9], "setter": [3, 9, 10], "togeth": [3, 9], "lambda": [3, 9], "process_msi_input": [3, 9, 10], "invoc": [3, 9], "return": [3, 7, 9, 10], "defens": [3, 9], "program": [3, 9], "locat": [3, 5, 9], "process_method": [3, 9], "set_msi_relay_output": [3, 9], "segment": [3, 9], "fault": [3, 9, 10], "robust": [3, 9], "against": [3, 8, 9], "easier": [3, 9], "point": [3, 8, 9, 11], "degrad": [3, 9], "dispatch": [3, 9], "static": [3, 9], "dynam": [3, 9, 10], "same": [3, 4, 7, 9, 10], "fast": [3, 9], "benchmark": [3, 9, 10], "potenti": [3, 9], "cach": [3, 9], "local": [3, 9], "than": [3, 9], "scenario": [3, 9, 11], "send": [3, 9, 10], "read32": [3, 9], "0x0000000001234567": [3, 9], "ok": [3, 9], "receiv": [3, 4, 9, 11], "pcie_controller_target_b_transport": [3, 9], "axaddr": [3, 5, 9], "route_bit": [3, 9], "0xf": [3, 4, 9, 10], "extract": [3, 7, 9], "app0": [3, 9], "invok": [3, 9], "dure": [3, 5, 9], "calculate_index": [3, 9], "iatu_addr": [3, 9], "entries_": [3, 7, 9], "valid": [3, 4, 7, 9], "uint64_t": [3, 7, 8, 9, 10], "page_mask": [3, 4, 9], "set_address": [3, 9], "translated_output_": [3, 9], "forward": [3, 4, 5, 9], "noc_n_output_": [3, 9], "To": [3, 7, 8, 9], "subsystem": [3, 9], "within": [3, 9, 10], "grendel": [3, 9], "sop": [3, 9], "gen6": [3, 9], "x4": [3, 9], "ip": [3, 5, 9, 10], "come": [3, 9, 10], "chiplet": [3, 9, 10], "go": [3, 9], "deliveri": [3, 9, 10], "network": [3, 4, 5, 6, 9], "serd": [3, 5, 9], "faithfulli": [3, 9], "": [3, 8, 9, 10], "effici": [3, 9], "modular": [3, 9], "separ": [3, 9], "concern": [3, 9], "well": [3, 9], "defin": [3, 9, 10, 11], "struct": [3, 9], "bool": [3, 9, 10], "sc_dt": [3, 8, 9], "sc_bv": [3, 9], "256": [3, 5, 9, 10], "attr": [3, 4, 7, 9, 10], "255": [3, 9], "attribut": [3, 9, 10], "indic": [3, 4, 9], "decerr": [3, 4, 9, 10], "encod": [3, 9, 10], "qo": [3, 9], "etc": [3, 8, 9], "occupi": [3, 9], "byte": [3, 4, 9], "511": [3, 9], "iatu": [3, 9, 10], "thei": [3, 9], "three": [3, 4, 9, 10], "primari": [3, 9], "remap": [3, 9], "physic": [3, 9, 10], "attach": [3, 9], "cacheabl": [3, 9], "secur": [3, 9], "appropri": [3, 4, 8, 9], "host": [3, 9, 10], "tensixneo": [3, 9], "ethernet": [3, 9], "dram": [3, 9], "8gb": [3, 9], "region": [3, 9, 10], "512gb": [3, 9], "port": [3, 5, 8, 9, 10, 11], "detect": [3, 4, 5, 9, 11], "calcul": [3, 9], "first": [3, 9, 10], "stage": [3, 9], "bar": [3, 9], "place": [3, 9], "0x0": [3, 4, 9, 10], "0x1": [3, 4, 9], "0x4": [3, 4, 9, 10], "bar2": [3, 9, 10], "0x8": [3, 4, 9, 10], "0x9": [3, 4, 9, 10], "bypass": [3, 4, 8, 9], "request": [3, 4, 9, 10, 11], "directli": [3, 9, 10], "inject": [3, 9], "activ": [3, 4, 9, 10], "16kb": [3, 9, 11], "1mb": [3, 9], "0x3f": [3, 4, 9], "51": [3, 9], "determin": [3, 4, 9], "which": [3, 9, 10, 11], "pa": [3, 9], "upper": [3, 4, 9], "38": [3, 9, 10], "lower": [3, 9], "input": [3, 4, 9], "b0": [3, 9, 10], "alwai": [3, 9], "00": [3, 9], "translated_addr": [3, 4, 9], "invalid_address_decerr": [3, 9], "fals": [3, 4, 7, 9, 10], "miss": [3, 8, 9], "combin": [3, 9, 10], "0xfffffffffc000ull": [3, 9], "0x3fff": [3, 9], "to_uint": [3, 7, 9], "0xe000_0000_0000_1000": [3, 9], "0x4xxx_xxxx_xxxx_xxxx": [3, 9], "done": [3, 9], "0x0000_0000_0000_0000": [3, 9], "0x000": [3, 9], "tlb_sys_in0": [3, 9], "configure_entri": [3, 9, 10], "0x4000_0000_0000_1000": [3, 9], "look": [3, 9], "0x0000_0000_0000_1000": [3, 9], "typic": [3, 9, 10], "0x1000": [3, 8, 9], "0x2000": [3, 9, 10], "8kb": [3, 9], "also": [3, 9, 10], "processor": [3, 9, 10], "0x1800_0000": [3, 9], "pf0": [3, 9], "pf": [3, 9], "disabl": [3, 9], "mask": [3, 4, 7, 9], "0x1804_0000": [3, 9], "allow": [3, 9, 10], "multipl": [3, 5, 9], "differ": [3, 9, 10], "smc": [3, 9, 10], "under": [3, 9, 10], "0x1804_4000": [3, 9], "reserv": [3, 4, 9], "programm": [3, 9], "system_readi": [3, 4, 9, 10], "e": [3, 9, 10, 11], "g": [3, 9, 10, 11], "0x1800_1000": [3, 9], "32": [3, 4, 7, 8, 9, 10, 11], "tensix": [3, 9], "1gb": [3, 9], "24": [3, 9, 10], "23": [3, 9, 10], "28": [3, 9, 10], "qosid": [3, 9], "servic": [3, 9], "id": [3, 9, 10], "wrong": [3, 9], "27": [3, 9, 10], "rest": [3, 9], "0xffffff000000ull": [3, 9], "0xffffff": [3, 9], "0x0000_0000_0100_0000": [3, 9], "0x0xxx_xxxx_xxxx_xxxx": [3, 9], "0x0000_0000_1000_0000": [3, 9], "0x01": [3, 9], "tlb_app_in0_0": [3, 9], "0x0000_0000_1100_0000": [3, 9], "0x010": [3, 9, 10], "comput": [3, 9], "128": [3, 9], "assign": [3, 5, 9], "priorit": [3, 9], "mimir": [3, 9, 10], "one": [3, 9, 10], "mai": [3, 7, 9, 11], "remain": [3, 5, 9], "alloc": [3, 9], "mac": [3, 9], "dma": [3, 4, 9, 10], "engin": [3, 9], "addit": [3, 9], "custom": [3, 7, 8, 9, 10], "acceler": [3, 9], "o": [3, 9], "peripher": [3, 9], "good": [3, 8, 9], "granular": [3, 9, 10], "variou": [3, 9, 10], "mark": [3, 9], "quasar": [3, 9], "third": [3, 9], "fourth": [3, 9], "4gb": [3, 9], "four": [3, 9], "balanc": [3, 9], "0x0100_0000": [3, 9], "tensix_entri": [3, 9], "0x0000_0010_0000_0000": [3, 9], "0x0000_0020_0000_0000": [3, 9], "uniqu": [3, 9, 10], "18": [3, 5, 6, 9], "0xfffffe00000000ul": [3, 9], "0x1ffffffffull": [3, 9], "0x1000_0000_0000_0000": [3, 9], "0x1xxx_xxxx_xxxx_xxxx": [3, 9], "0x00": [3, 9, 10], "tlb_app_in1": [3, 9], "deploi": [3, 9], "transfer": [3, 9], "veri": [3, 9], "dataset": [3, 9], "bulk": [3, 9], "bandwidth": [3, 9], "minim": [3, 9], "eager": [3, 9], "mode": [3, 9], "util": [3, 9], "an": [3, 8, 9, 10], "altern": [3, 10], "exce": [3, 9, 10], "capac": [3, 9, 10], "devic": [3, 4, 5, 9], "gpu": [3, 9], "stream": [3, 9], "reduc": [3, 9], "sequenti": [3, 9, 10], "extens": 3, "frame": [3, 9], "maximum": [3, 9], "16gb": [3, 9], "32gb": [3, 9, 10], "mimir_entri": [3, 9], "0x0000_0002_0000_0000": [3, 9], "comparison": [3, 9], "singl": [3, 9, 10], "arriv": [3, 10], "transport": [3, 7, 8, 9, 11], "tlm_sync_enum": [3, 8, 9], "b_transport": [3, 7, 8, 9, 11], "tlm_decerr_respons": [3, 9, 10], "tlm_complet": [3, 9], "tlp": [3, 9, 10], "sideband": [3, 9], "real": [3, 9, 10, 11], "would": [3, 8, 9], "new_tran": [3, 9], "copi": [3, 9], "get_response_statu": [3, 9], "set_dmi_allow": [3, 9], "is_dmi_allow": [3, 9], "0x0000_0000_0000_0": [3, 9], "0x0000_0010": [3, 9], "0x0000_0010_0100_0000": [3, 9], "0x0000_0": [3, 9], "0000": [3, 9], "section": [3, 6, 8, 9], "msi_entri": [3, 9], "mismatch": [3, 9], "occur": [3, 9, 10], "immedi": [3, 9, 10, 11], "cannot": [3, 9, 10, 11], "firewal": [3, 9], "filter": [3, 9, 10], "restrict": [3, 9], "unauthor": [3, 9], "attempt": [3, 9, 10], "sent": [3, 9, 10], "two": [3, 9], "bu": [3, 4, 5, 9], "what": [3, 9], "designwar": [3, 9], "normal": [3, 9, 10], "mechan": [3, 5, 8, 9, 10], "soc": [3, 9, 10], "essenti": [3, 9], "0x0000_xxxx": [3, 9], "0x0038_xxxx": [3, 9], "0x0030_xxxx": [3, 9], "0x0010_xxxx": [3, 9], "pre": [3, 9], "establish": [3, 9], "latenc": [3, 9, 10], "diagnost": [3, 9], "regular": [3, 9], "core": [3, 4, 8, 9, 10], "256tb": [3, 9], "drop": [3, 9, 10], "modifi": [3, 4, 9], "beyond": [3, 9], "48": [3, 9], "0xffffffffffff0000ull": [3, 9], "0xffff": [3, 7, 9], "firmwar": [3, 5, 9], "0x0000_1234": [3, 9], "dbi_attribut": [3, 9], "tlb_sys_out0": [3, 9], "init": [3, 9], "doesn": [3, 9, 10], "match": [3, 9, 10, 11], "ani": [3, 9], "abov": [3, 9], "16tb": [3, 9], "44": [3, 9, 10], "43": [3, 9, 10], "1ull": [3, 9], "0xfffff00000000000ull": [3, 9], "0xfffffffffffull": [3, 9], "memory_attribut": [3, 9], "tlb_app_out0": [3, 9], "proce": [3, 9], "msb": [3, 9], "outgo": [3, 9], "47": [3, 9, 10], "0x0038_5678": [3, 9], "0x0038_0000_0000_0000": [3, 9], "tlb_app_out1": [3, 9], "outbound_socket": 3, "todo": [3, 9], "0x0000_0000_0000_1234": [3, 9], "0x0038_0000_0000_5678": [3, 9], "1kb": [3, 9], "dbi_entri": [3, 9], "central": [3, 9], "catch": [3, 9], "downstream": [3, 9], "store": [3, 9], "messag": [3, 4, 6, 9, 10], "upstream": [3, 9], "msixtableentri": [3, 9], "95": [3, 4, 9, 10, 11], "96": [3, 4, 9], "vector": [3, 4, 6, 7, 9], "msi_receiv": [3, 7, 8, 9, 10], "written": [3, 9, 10], "setip": [3, 7, 9], "successfulli": [3, 9, 10], "perspect": [3, 9], "continu": [3, 9], "msix_en": [3, 7, 9, 10], "global": [3, 9], "msix_mask": [3, 7, 9, 10], "msix_tabl": [3, 9], "msix_pba": [3, 7, 8, 9, 10], "condit": [3, 9, 10], "0x0000": [3, 4, 8, 9, 10], "4b": [3, 9], "w": [3, 9], "window": [3, 9], "0x0004": [3, 4, 8, 9], "msi_outstand": [3, 7, 8, 9, 10], "outstand": [3, 9, 11], "16b": [3, 4, 9], "msix_table0": [3, 9], "0x2010": [3, 9], "msix_table1": [3, 9], "0x20f0": [3, 9], "msix_table15": [3, 9], "csr": [3, 8, 9, 10, 11], "sy": [3, 4, 9], "destin": [3, 4, 9], "app1": [3, 9], "0x2": [3, 9, 10], "0x3": [3, 9, 10], "sys0": [3, 9], "0x5": [3, 9, 10], "0x7": [3, 9], "0xa": [3, 9, 10], "0xd": [3, 9, 10], "0xe": [3, 4, 9], "reg": [3, 4, 5, 7, 8, 9, 10, 11], "59": [3, 9, 10], "128b": [3, 9, 10], "isolate_req": [3, 4, 9, 10], "convers": [3, 9, 11], "split": [3, 9], "comment": [3, 9], "0x18800000": [3, 4, 9, 10], "0x188fffff": [3, 9], "0x18900000": [3, 9, 10], "0x189fffff": [3, 9], "0x18a00000": [3, 9, 10], "0x18bfffff": [3, 9], "2mb": [3, 9], "0x18c00000": [3, 9], "0x18dfffff": [3, 9], "0x18e00000": [3, 9], "0x18ffffff": [3, 9], "timeout": [3, 4, 5, 9], "0x18000000": [3, 4, 9, 10], "0x1803ffff": [3, 9], "256kb": [3, 9], "0x18040000": [3, 9, 10], "0x1804ffff": [3, 9], "0x18050000": [3, 9], "0x1805ffff": [3, 9], "0x18080000": [3, 9, 10], "0x180bffff": [3, 9], "ahb0": [3, 9], "0x180c0000": [3, 9, 10], "0x180fffff": [3, 9], "apb0": [3, 9], "0x18100000": [3, 9, 10], "0x181fffff": [3, 9], "demux": [3, 9], "0x18200000": [3, 4, 9], "0x183fffff": [3, 9], "0x18400000": [3, 9], "0x184fffff": [3, 9], "0x18500000": [3, 9], "0x187fffff": [3, 9], "3mb": [3, 9], "ahb": [3, 4, 5, 9], "intercept": [3, 4, 9], "It": [3, 9], "number": [3, 4, 5, 9], "tracker": [3, 9], "plic": [3, 9], "axi": [3, 4, 8, 9], "modif": [3, 9], "cii_hv": [3, 9], "cii_hdr_typ": [3, 9], "0x04": [3, 9, 10], "cii_hdr_addr": [3, 9], "cii_tracking_process": [3, 9, 10], "cii_modified_": [3, 9], "00100b": [3, 9], "reg_index": [3, 9], "cfg_modified_": [3, 9], "cfg_modified_update_process": [3, 9, 10], "reset_n": [3, 9, 10], "cfg_modified_sync_": [3, 9], "config_int": [3, 9], "rw1c": [3, 4, 9, 10], "where": [3, 9], "wrote": [3, 9], "cii_clear_": [3, 9], "or_reduc": [3, 9], "effect": [3, 9, 10], "0x04000": [3, 9], "w1c": [3, 9], "0x0008": [3, 4, 9], "dev": [3, 4, 9, 10], "ep": [3, 4, 9, 10], "rp": [3, 4, 9], "drive": [3, 9], "device_typ": [3, 9], "app_bus_num": [3, 9, 10], "app_dev_num": [3, 9, 10], "were": [3, 9], "400mhz": [3, 9], "1ghz": [3, 9], "cdc": [3, 9, 10], "cdc_apb_to_pci": [3, 9], "core_control_pcie_": [3, 9], "core_control_axi_": [3, 9], "bus_dev_num_pcie_": [3, 9], "bus_dev_num_axi_": [3, 9], "device_type_mask": [3, 9], "0xff": [3, 9], "cdc_pcie_to_apb": [3, 9, 10], "cfg_modifi": [3, 4, 9, 10], "cfg_modified_reg_": [3, 9], "metast": [3, 9, 10], "insert": [3, 9], "right": [3, 9], "specifi": [3, 9], "deassert": [3, 9, 10], "config_upd": [3, 4, 9, 10], "handler": [3, 7, 8, 9, 10], "connect_compon": [3, 9, 11], "reconfigur": [3, 9, 10], "sii_config_int_handl": [3, 9], "read_sii_reg": [3, 9], "cfg_modified_offset": [3, 9], "cfg_subbus_num_reg": [3, 9], "handle_subbus_chang": [3, 9], "write_sii_reg": [3, 9], "pcie_core_clk": [3, 4, 9, 10], "axi_clk": [3, 4, 9, 10], "sys_int": [3, 9], "legaci": [3, 9, 10], "apb_socket": [3, 9], "target_socket": [3, 7, 8, 9, 11], "protocol": [3, 9], "amba": [3, 9], "tlm2_gp_target_adapt": [3, 7, 8, 9, 11], "adapt": [3, 5, 8, 9, 11], "sensit": [3, 7, 9], "core_control_write_callback": [3, 9], "cfg_modified_write_callback": [3, 9], "bus_dev_num_write_callback": [3, 9], "0x0fff": [3, 9], "0x1fff": [3, 9], "0x2fff": [3, 9], "0x3000": [3, 9], "0x6fff": [3, 9], "0x7000": [3, 9], "0x7fff": [3, 9], "0x0fff8": [3, 9], "clr": [3, 9], "0x0fffc": [3, 9], "o_pcie_outbound_app_en": [3, 9], "o_pcie_inbound_app_en": [3, 9], "until": [3, 9, 10], "reprogram": [3, 9, 10], "cold": [3, 4, 5, 9], "affect": [3, 4, 8, 9, 11], "warm": [3, 4, 5, 9], "frequenc": [3, 9, 10], "ghz": [3, 9, 10], "mhz": [3, 9, 10], "65": [3, 9, 10], "400": [3, 9], "600": [3, 9], "pcie_sii_reset_ctrl": [3, 9, 10], "pcie_reset_ctrl": [3, 9, 10], "fw": [3, 9, 10], "force_to_ref_clk_n": [3, 9, 10], "ref": [3, 9, 10], "cycl": [3, 9, 10], "cold_reset_n": [3, 4, 9, 10], "warm_reset_n": [3, 4, 9, 10], "pcie_clock": [3, 9, 10], "ref_clock": [3, 9, 10], "170": [3, 9, 10], "pll_lock": [3, 9, 10], "poll": [3, 9], "cgm_pll_lock": [3, 9], "lane": [3, 5, 9], "gbp": [3, 9], "revers": [3, 5, 9], "download": [3, 5, 9], "phy_readi": [3, 9, 10], "flr": [3, 4, 9, 10], "ra": [3, 4, 9, 10, 11], "user": [3, 9], "transport_dbg": [3, 7, 9, 11], "get_direct_mem_ptr": [3, 7, 9, 11], "dmi": [3, 7, 8, 9], "sc_in": [3, 9], "pcie_outbound_app_en": [3, 4, 9, 10], "pcie_inbound_app_en": [3, 4, 9, 10], "timeout_read": [3, 9], "sc_out": [3, 9], "timeout_writ": [3, 9], "input_addr": [3, 9], "get_entri": [3, 9], "0xffffffffffffffff": [3, 9], "stateless": [3, 9], "One": [3, 9], "sc_thread": [3, 7, 9], "msi_thrower_process": [3, 7, 9], "bitfield": [3, 7, 8, 9, 11], "becaus": [3, 9, 10], "config_socket": [3, 7, 8, 9], "reason": [3, 9], "built": [3, 7, 8, 9], "watchpoint": [3, 7, 8, 9, 11], "passthrough": [3, 4, 7, 8, 9, 10, 11], "transform": [3, 9], "like": [3, 9], "next": [3, 4, 9], "just": [3, 9], "keeper": [3, 7, 8, 9], "accord": [3, 9], "accept": [3, 7, 8, 9, 11], "howev": [3, 8, 9], "choic": [3, 9], "begin_req": [3, 9], "end_req": [3, 9], "begin_resp": [3, 9], "end_resp": [3, 9], "carri": [3, 9], "act": [3, 4, 9], "factori": [3, 9], "creation": [3, 9], "avoid": [3, 9], "satur": [3, 9], "footprint": [3, 9], "Not": [3, 4, 8, 9, 10], "batch": [3, 9], "extend": [3, 4, 9], "later": [3, 9], "must": [3, 9, 10], "function_level_reset": [3, 4, 9], "hot_reset_request": [3, 4, 9], "noc_timeout": [3, 4, 9], "lifetim": [3, 9], "componentnam": [3, 9], "NOT": [3, 9, 10], "simpl": [3, 9], "process_input": [3, 9], "set_output_callback": [3, 9], "set_control": [3, 9], "val": [3, 9], "get_statu": [3, 9], "output_callback_": [3, 9], "stack": [3, 9], "own": [3, 9], "tlb_memory_": [3, 7, 8, 9], "msix_table_": [3, 7, 9], "uint16_t": [3, 9], "msix_pba_": [3, 7, 9], "order": [3, 9, 10], "partial": [3, 9, 11], "set_noc_n_output": [3, 9], "loopback": [3, 9], "set_msi_relay_cfg_output": [3, 9], "process_csr_access": [3, 9, 10], "set_sii_config_output": [3, 9], "set_tlb_sys_in0_cfg_output": [3, 9], "process_config_access": [3, 9, 10], "size_t": [3, 9], "set_tlb_app_in0_cfg_output": [3, 9], "set_tlb_app_inbound1_output": [3, 9], "captur": [3, 9, 10], "member": [3, 9], "loop": [3, 9], "configcompon": [3, 9], "memory_": [3, 9], "size_in_byt": [3, 9], "len": [3, 9], "get_siz": [3, 9], "tlm_write_command": [3, 9], "sc_main": [3, 9], "registr": [3, 8, 9], "elabor": [3, 9], "end_of_elabor": [3, 9], "exit": [3, 9], "tlb_app_0": [3, 9], "unwind": [3, 9], "happen": [3, 9], "isolate_req_": [3, 9, 10], "pcie_inbound_enable_": [3, 9], "tlm_address_error_respons": [3, 4, 9], "is_read": [3, 9], "is_status_register_access": [3, 9], "reinterpret_cast": [3, 9], "get_status_reg_valu": [3, 9], "nocpcierout": [3, 9], "route_address": [3, 9], "tlb_app_1": [3, 9], "tlb_app_inbound1_": [3, 9], "bypass_app": [3, 9], "noc_io_": [3, 9], "tlm_incomplete_respons": [3, 9], "get": [3, 9], "kb": [3, 9], "mb": [3, 9], "gb": [3, 9], "decerr_region_start": [3, 9], "decerr_region_end": [3, 9], "unmap": [3, 9, 10], "timeout_sign": [3, 9], "incomplet": [3, 9], "further": [3, 9], "system_ready_": [3, 9], "pcie_outbound_app_enable_": [3, 9], "pcie_inbound_app_enable_": [3, 9], "live": [3, 9], "get_system_readi": [3, 9], "both": [3, 5, 9, 10], "either": [3, 9], "v": [3, 9, 10], "2024": [3, 9], "03": [3, 9], "bundl": [3, 9], "gcc": [3, 9], "pctsh": [3, 9], "pct": [3, 9], "keranous_pcie_tile_import": [3, 9], "tcl": [3, 9], "keranous_pcie_tile_build": [3, 9], "libso": [3, 9], "f": [3, 9], "libkeranous_pcie_til": [3, 9], "so": [3, 9, 10], "share": [3, 9], "__up2__": [3, 9], "artifact": [3, 9], "increment": [3, 9, 10], "unittest": [3, 4, 9], "makefil": [3, 9], "keranous_pcie_til": [3, 9], "linux": [3, 9], "fail": [3, 9, 10], "my_compon": [3, 9], "ifndef": [3, 9], "my_component_h": [3, 9], "mycompon": [3, 9], "process_transact": [3, 9], "output_cb_": [3, 9], "endif": [3, 9], "nullptr": [3, 9], "here": [3, 9], "my_component_": [3, 9], "rule": [3, 9], "symptom": [3, 9], "hang": [3, 9, 10, 11], "temporari": [3, 9], "vcd": [3, 9], "trace": [3, 9, 10, 11], "flag": [3, 4, 9, 10], "vp": [3, 9], "explor": [3, 9], "launch": [3, 9], "vpexplor": [3, 9], "vpconfig": [3, 9], "vpcfg": [3, 9], "gdb": [3, 9], "snps_sls_vp_scml2_logging_verbos": [3, 9], "speedup": [3, 9], "int": [3, 9], "argc": [3, 9], "char": [3, 9], "argv": [3, 9], "fewer": [3, 9], "tlm_global_quantum": [3, 9], "sc_u": [3, 9], "microsecond": [3, 9], "dut": [3, 4, 9, 10], "sc_start": [3, 9], "accur": [3, 5, 9, 10], "slower": [3, 9], "nanosecond": [3, 9], "instantli": [3, 9], "realist": [3, 9], "2n": [3, 9], "keranous_pcie_tiletest": [3, 4, 6, 9], "cc": [3, 4, 6, 9], "scml2_begin_test": [3, 9], "scml2_test": [3, 9], "testmynewfeatur": [3, 9], "scml2_end_test": [3, 9], "write32": [3, 9], "0x18210000": [3, 4, 9, 10], "0x12345678": [3, 9], "read_val": [3, 9], "scml2_assert_that": [3, 9], "succe": [3, 9, 10], "proxi": [3, 9], "configure_tlb": [3, 9], "tlb_base": [3, 9], "phys_addr": [3, 9], "entry_offset": [3, 9], "0xfffff": [3, 9], "0xffffffff": [3, 9], "0x100": [3, 9], "0x80000000000": [3, 9], "myplatform": [3, 9], "pcie_til": [3, 9], "simplemem": [3, 9], "noc_memori": [3, 9], "smn_memori": [3, 9], "sc_ctor": [3, 9], "0x100000000": [3, 9, 10], "0x10000000": [3, 9, 10], "256mb": [3, 9], "cold_reset_sign": [3, 9], "warm_reset_sign": [3, 9], "strong": [3, 9], "comp_": [3, 9], "tlbs_": [3, 9], "msi_bas": [3, 9], "0x18100000ull": [3, 9], "set_valu": [3, 9], "value_": [3, 9], "bug": [3, 9], "status_": [3, 9], "clariti": [3, 9], "static_cast": [3, 9], "explicit": [3, 9], "closur": [3, 9], "creator": [3, 9], "746": [3, 9], "keranous_pcie_tiletesthar": [3, 4, 9], "keraunos_pcie_tile_testplan": [3, 4, 5, 9], "plan": [3, 4, 6, 9], "1723": [3, 9], "teste2e_inbound_pcieread_tlbapp0_nocn": [3, 9, 10], "teste2e_inbound_pciewrite_tlbapp1_nocn": [3, 9, 10], "teste2e_inbound_pcie_tlbsys_smnn": [3, 9, 10], "teste2e_inbound_pciebypassapp": [3, 9, 10], "teste2e_inbound_pciebypasssi": [3, 9, 10], "teste2e_outbound_nocn_tlbappout0_pci": [3, 9, 10], "teste2e_outbound_smnn_tlbsysout0_pci": [3, 9, 10], "teste2e_outbound_nocn_tlbappout1_pciedbi": [3, 9, 10], "teste2e_config_smntotlb": [3, 9, 10], "teste2e_config_smntosii": [3, 9, 10], "teste2e_config_smntomsirelai": [3, 9, 10], "teste2e_msi_generation_tonocn": [3, 9, 10], "teste2e_msi_downstreaminput_process": [3, 9, 10], "teste2e_msix_multiplevector": [3, 9, 10], "teste2e_statusregister_read_route0x": [3, 9, 10], "teste2e_statusregister_disabledaccess": [3, 9, 10], "teste2e_isolation_globalblock": [3, 9, 10], "teste2e_isolation_configaccessallow": [3, 9, 10], "teste2e_error_invalidtlbentri": [3, 9, 10], "teste2e_error_addressdecodeerror": [3, 9, 10], "concurr": [3, 9], "teste2e_concurrent_inboundoutbound": [3, 9, 10], "teste2e_concurrent_multipletlb": [3, 9, 10], "teste2e_reset_coldresetsequ": [3, 9, 10], "teste2e_reset_warmresetsequ": [3, 9, 10], "teste2e_flow_pciememoryread_complet": [3, 9, 10], "teste2e_flow_pciememorywrite_complet": [3, 9, 10], "teste2e_flow_nocmemoryread_topci": [3, 9, 10], "teste2e_flow_smnconfigwrite_pciedbi": [3, 9, 10], "teste2e_refactor_functioncallbackchain": [3, 9, 10], "teste2e_refactor_nointernalsockets_e126check": [3, 9, 10], "critic": [3, 5, 9, 10], "teste2e_system_bootsequ": [3, 9, 10], "teste2e_system_errorrecoveri": [3, 9, 10], "oct": [3, 9], "2025": [3, 5, 8, 9, 10], "22": [3, 9, 10], "35": [3, 9, 10], "copyright": [3, 9], "1996": [3, 9], "2022": [3, 9], "contributor": [3, 9], "suit": [3, 9, 11], "finish": [3, 9], "34": [3, 9, 10], "prove": [3, 9], "confirm": [3, 9, 10], "cold_reset_n_sign": [3, 9], "helper": [3, 9, 10], "configure_tlb_entry_via_smn": [3, 9], "send_pcie_read": [3, 9], "read_data": [3, 9], "send_pcie_writ": [3, 9], "write_data": [3, 9], "exercis": [3, 4, 9, 10], "trigger": [3, 7, 9, 10], "statement": [3, 9, 10], "branch": [3, 9, 10], "stai": [3, 9, 10], "math": [3, 9], "old": [3, 9], "noc_pcie_switch": [3, 9], "noc_io_switch": [3, 9], "noc_n_port": [3, 9], "set_noc_io_output": [3, 9], "set_output": [3, 9], "unchang": [3, 9, 10], "binari": [3, 9], "impact": [3, 8, 9, 11], "mitig": [3, 9], "basic": [3, 9], "scoreboard": [3, 9, 10], "reusabl": [3, 9], "independ": [3, 9, 10], "off": [3, 9], "still": [3, 9, 10], "counter": [3, 9, 10, 11], "capabl": [3, 9], "These": [3, 9, 10], "acquisit": [3, 9], "uniniti": [3, 9], "face": [3, 9], "try": [3, 9], "consid": [3, 8, 9], "keep": [3, 7, 9], "templat": [3, 9], "keraunos_pcie_external_interfac": [3, 9], "5000": [3, 9], "namespac": [3, 9], "64b": [3, 9], "0x4000": [3, 9, 10], "0x8000": [3, 9], "0x18003fff": [3, 9], "0x8fff": [3, 9], "bank": [3, 9, 10], "advanc": [3, 8, 9, 10], "endpoint": [3, 9], "chip": [3, 4, 6, 9], "releas": [4, 6, 10], "systemc": [4, 5, 6, 8, 11], "connect": [4, 5], "manag": [4, 6], "integr": [4, 6, 8], "fabric": [4, 6], "traffic": [4, 11], "domain": [4, 5], "tlb": [4, 5, 6, 8, 11], "x": [4, 6, 7, 8, 11], "handl": [4, 6, 7, 8, 11], "track": [4, 5, 6, 11], "regist": [4, 5, 6], "infrastructur": [4, 6, 8], "definit": 4, "error": 4, "pba": [4, 10, 11], "pend": 4, "arrai": [4, 10], "transact": [4, 5, 7, 8, 11], "bridg": [4, 6], "interconnect": [4, 5, 6], "c": [4, 6, 10], "intern": [4, 5, 11], "compon": [4, 6], "perform": [4, 6, 11], "simplic": 4, "commun": [4, 10, 11], "raii": 4, "smart": 4, "pointer": 4, "plane": 4, "sc_signal": [4, 10], "applic": 4, "in1": [4, 10], "io": [4, 5, 6, 11], "31": [4, 10], "algorithm": [4, 10], "page_shift": 4, "entri": [4, 7, 8, 11], "axus": 4, "127": 4, "97": 4, "apb": [4, 5, 7, 8], "core_control": [4, 10], "rw": 4, "bitmask": [4, 10], "bus_dev_num": 4, "0x18101000": [4, 10], "0x18102000": 4, "phy": [4, 6, 11], "0x18103000": 4, "0x18220000": 4, "0x18230000": 4, "0x18240000": 4, "0x18250000": 4, "0x18260000": 4, "out0": 4, "0x18270000": 4, "0x18280000": 4, "out1": 4, "pcie_controller_reset_n": 4, "target": [4, 8, 10], "pcie_cii_hv": 4, "pcie_cii_hdr_typ": 4, "pcie_cii_hdr_addr": 4, "pcie_flr_request": 4, "pcie_hot_reset": 4, "pcie_ras_error": 4, "pcie_dma_complet": 4, "pcie_misc_int": 4, "miscellan": 4, "pcie_app_bus_num": 4, "pcie_app_dev_num": 4, "pcie_device_typ": [4, 10], "pcie_sys_int": [4, 10], "ras_error": 4, "dma_complet": 4, "controller_misc_int": 4, "misc": [4, 10], "rel": 4, "resolv": [4, 10], "sc_zero_tim": [4, 10], "recoveri": 4, "imposs": 4, "doe": [4, 8, 10], "restor": [4, 10], "process": [4, 5, 7, 11], "method": [4, 8, 10, 11], "testabl": 4, "featur": [4, 8, 10], "invalid": 4, "keraunos_pcie_tile_hld": 4, "keraunos_pcie_tile_systemc_design_docu": [4, 5, 9], "upon": 4, "01": [5, 8, 10], "xx": [5, 8, 10], "kerauno": [5, 7, 11], "pcie": [5, 7], "newli": 5, "noc": [5, 6, 11], "smn": [5, 6, 11], "system": [5, 6], "sii": [5, 6, 11], "inform": [5, 10], "pll": [5, 6, 11], "cgm": [5, 6, 11], "high": [5, 6], "abstract": [5, 11], "n": 5, "interrupt": [5, 6, 7, 11], "behavior": [5, 8], "lock": 5, "signal": [5, 6], "scope": 5, "list": 5, "usag": [5, 10, 11], "object": [5, 11], "appendix": [5, 6], "A": [5, 6], "checklist": 5, "relai": [5, 6, 11], "unit": [5, 6, 11], "oper": 5, "purpos": 5, "coverag": [5, 6, 7, 8], "goal": [5, 6], "regress": [5, 6], "week": 5, "gate": [5, 10], "structur": [5, 7, 11], "vdk_integration_readi": 5, "vdk": [5, 10], "assess": 5, "identifi": 5, "execut": [5, 6], "begin": 5, "prepar": 5, "1": 6, "welcom": 6, "sophist": 6, "control": [6, 8], "level": 6, "diagram": [6, 9], "3": 6, "switch": 6, "translat": [6, 7, 8, 11], "inbound": [6, 11], "power": 6, "introduct": 6, "2": 6, "setup": 6, "instruct": 6, "content": 6, "refactor": [6, 8], "new": [6, 10], "approach": [6, 8], "consider": 6, "depend": 6, "guid": 6, "migrat": [6, 8], "origin": [6, 10], "futur": 6, "lesson": 6, "learn": 6, "best": [6, 8, 11], "practic": [6, 8, 11], "acronym": 6, "abbrevi": 6, "environ": 6, "extern": [6, 11], "17": 6, "tile": [7, 11], "current": [7, 8, 10, 11], "tlbsysin0": [7, 8], "sc_modul": [7, 8], "config_adapter_": 7, "tlb_memori": [7, 8], "register_b_transport": [7, 8, 11], "config_adapt": [7, 8], "logic": [7, 8, 10], "register_transport_dbg": [7, 11], "register_get_direct_mem_ptr": [7, 11], "appli": [7, 10], "tlbappin0": 7, "tlbappin1": 7, "tlbsysout0": 7, "tlbappout0": 7, "tlbappout1": 7, "csr_apb_socket": [7, 8], "msi_apb_socket": 7, "csr_memory_": [7, 8], "csr_adapter_": 7, "msi_adapter_": 7, "num_vector": 7, "num_vectors_": 7, "msi_outstanding_": 7, "csr_memori": [7, 8], "csr_b_transport": [7, 8], "msi_b_transport": 7, "csr_adapt": [7, 8], "msi_adapt": 7, "thrower": [7, 10], "sinc": 7, "set_write_callback": 7, "msi_receiver_offset": 7, "memory_callback_bas": [7, 8], "msi_receiver_write_callback": 7, "msi_receiver_reg_": 7, "msi_outstanding_reg_": 7, "msix_pba_reg_": 7, "msix_table_addr_reg_": 7, "msix_table_data_reg_": 7, "msix_table_mask_bit_": 7, "old_valu": 7, "new_valu": 7, "msi_outstanding_read_callback": 7, "msix_pba_read_callback": 7, "msi_outstanding_offset": 7, "msix_pba_offset": 7, "reg_callback_bas": 7, "set_read_callback": 7, "table_offset": 7, "msix_table_base_offset": 7, "msix_table_entry_s": 7, "msix_table_addr": 7, "msix_table_data": 7, "msix_table_mask": 7, "vector_index": 7, "set_pba_bit": 7, "benefit": [7, 8], "simplifi": [7, 8], "tempor": [7, 8, 11], "decoupl": [7, 8, 11], "06": 8, "sp1": 8, "analyz": 8, "sever": 8, "area": 8, "overal": [8, 11], "correctli": [8, 10, 11], "inherit": 8, "sc_has_process": 8, "macro": 8, "evid": 8, "guidelin": 8, "though": 8, "properli": [8, 11], "port_adapt": 8, "madapt": 8, "msi_receiver_reg": 8, "msi_outstanding_reg": 8, "msix_pba_reg": 8, "msix_table_reg": 8, "msi_axi_socket": 8, "mappable_if": 8, "router": 8, "inclus": 8, "replac": [8, 9, 10], "field": 8, "categori": [8, 10], "score": 8, "demonstr": 8, "understand": 8, "mani": 8, "convent": 8, "leverag": 8, "strength": 8, "weak": 8, "myst_pars": 9, "myst_enable_extens": 9, "colon_f": 9, "fenc": 9, "deflist": 9, "fieldlist": 9, "html_admonit": 9, "admonit": 9, "html_imag": 9, "imag": 9, "linkifi": 9, "url": 9, "smartquot": 9, "quot": 9, "tasklist": 9, "task": 9, "mermaid_vers": 9, "latest": 9, "stabl": 9, "diagrammarginx": 9, "diagrammargini": 9, "html_theme": 9, "sphinx_rtd_them": 9, "alabast": 9, "pydata_sphinx_them": 9, "quickstart": 9, "beauti": 9, "intra": 10, "design": 10, "saniti": 10, "testalwayssucce": 10, "framework": 10, "mgmt": 10, "21": 10, "bidirect": 10, "25": 10, "26": 10, "33": 10, "teste2e_msix_completemsixinterruptflow": 10, "teste2e_error_timeouthandl": 10, "36": 10, "teste2e_cdc_axitopcieclock": 10, "37": 10, "teste2e_perf_maximumthroughput": 10, "burst": 10, "teste2e_stress_addressspacesweep": 10, "39": 10, "teste2e_stress_tlbentryexhaust": 10, "reconfig": 10, "teste2e_power_isolationmodeentryexit": 10, "teste2e_system_shutdownsequ": 10, "42": 10, "testdirected_switch_routedecodeerror": 10, "004": 10, "testdirected_switch_inboundenableg": 10, "perman": 10, "run": [10, 11], "last": 10, "testdirected_switch_nociodecerrregion": 10, "45": 10, "testdirected_switch_bypasspathrout": 10, "harmless": 10, "46": 10, "002": 10, "testdirected_switch_smnioalltarget": 10, "testdirected_configreg_statusreadback": 10, "readback": 10, "testdirected_configreg_isolationclearsal": 10, "49": 10, "testdirected_inboundtlb_invalidentri": 10, "testdirected_inboundtlb_validentryverifi": 10, "testdirected_inboundtlb_multipleentryindex": 10, "tc_inbound_si": 10, "testdirected_inboundtlb_allthreetyp": 10, "sysin0": 10, "appin0": 10, "appin1": 10, "53": 10, "testdirected_inboundtlb_app0_allinst": 10, "54": 10, "testdirected_outboundtlb_sysout0_all16entri": 10, "55": 10, "testdirected_outboundtlb_highaddressrout": 10, "out": 10, "56": 10, "testdirected_outboundtlb_appout1_rout": 10, "57": 10, "testdirected_msirelay_receiverinput": 10, "58": 10, "testdirected_msirelay_multivectorconfig": 10, "testdirected_sii_busdevnumberoutput": 10, "testdirected_sii_ciiconfigupd": 10, "sticki": 10, "event": 10, "61": 10, "tc_external_noc": 10, "testdirected_signal_interruptforward": 10, "62": 10, "testdirected_reset_coldrestoresdefault": 10, "unaffect": 10, "testdirected_reset_warmpreservesconfig": 10, "testdirected_tlbconfig_allbanksaccess": 10, "testdirected_integration_bidirectionalverifi": 10, "rapid": 10, "txn": 10, "66": 10, "tc_msi_relay_012": 10, "testdirected_msirelay_interruptoutput": 10, "spuriou": 10, "tc_msi_relay_013": 10, "testdirected_msirelay_pendingbitarrai": 10, "68": 10, "tc_msi_relay_014": 10, "testdirected_msirelay_globalmaskcontrol": 10, "69": 10, "tc_sii_004": 10, "testdirected_sii_ciiinterruptclear": 10, "tc_sii_005": 10, "testdirected_sii_ciiedgecas": 10, "0x05": 10, "0x080": 10, "0x400": 10, "hv": 10, "posit": 10, "71": 10, "tc_sii_006": 10, "testdirected_sii_resetclearsconfigupd": 10, "lifecycl": 10, "re": 10, "72": 10, "tc_sii_007": 10, "testdirected_sii_devicetypeandsysint": 10, "73": 10, "testdirected_switch_statusregroute0xf": 10, "ident": 10, "74": 10, "testdirected_switch_statusregwritereject": 10, "reject": 10, "treat": 10, "75": [10, 11], "tc_switch_noc_pcie_007": 10, "testdirected_switch_badcommandrespons": 10, "stabil": 10, "tc_inbound_tlb_006": 10, "testdirected_inboundtlb_pageboundari": 10, "0x3ffc": 10, "0x7ffc": 10, "fit": 10, "strip": 10, "delta": 10, "techniqu": 10, "set_isolate_req": 10, "mean": 10, "recov": 10, "softwar": [10, 11], "absorb": 10, "sc_method": 10, "signal_update_process": 10, "never": 10, "msix_enable_": 10, "013": 10, "014": 10, "checker": 10, "compar": 10, "golden": 10, "progress": 10, "simul": [10, 11], "kernel": 10, "uvm": 10, "random": 10, "constrain": 10, "driven": 10, "hole": 10, "step": 10, "0x123": 10, "0xe0000000": 10, "0xe0001234": 10, "0x1234": 10, "0x10001234": 10, "0xabc": 10, "0xab": 10, "0b00": 10, "0x20000000": 10, "select": 10, "instanti": [10, 11], "0x30000000": 10, "0x123456": 10, "0x30123456": 10, "0x4000000000": 10, "0x5000000000": 10, "0x123456789": 10, "0x5123456789": 10, "world": 10, "0x00000000": 10, "dbi_attr": 10, "0x00001234": 10, "0x00380000": 10, "0x00381234": 10, "0x100000000000": 10, "0x100000001234": 10, "0x000000001234": 10, "0x200000000000": 10, "0x123456789abc": 10, "0x2123456789abc": 10, "0x00003800": 10, "0x0005": 10, "0xfee00000": 10, "axi4": 10, "lite": 10, "0x000a": 10, "ignor": 10, "0x0001": 10, "0x0002": 10, "reach": 10, "travel": 10, "interfer": 10, "respond": 10, "resum": 10, "hung": [10, 11], "slverr": 10, "0x004": 10, "repeat": 10, "10n": 10, "period": 10, "toggl": 10, "1n": 10, "entir": 10, "drain": 10, "corrupt": 10, "0x80000000": 10, "0x0000000001000000": 10, "0x80001000000": 10, "0x1000000000000000": 10, "0x4000000000000000": 10, "0x8000000000000000": 10, "0x9000000000000000": 10, "0xa000000000000": 10, "0x10001000000000": 10, "0x9000000000": 10, "0x90000000": 10, "0x80001000": 10, "unmask": 10, "appear": 10, "0xe000000000000000": 10, "noc_n": 10, "smn_n": 10, "pcie_control": 10, "conflict": 10, "reiniti": 10, "0x0123456789abc": 10, "intact": 10, "retri": 10, "stall": 10, "0x80002000": 10, "0x5678": 10, "vector_0": 10, "deliv": 10, "lost": 10, "mix": 10, "unexpect": 10, "atom": 10, "flight": 10, "up": 10, "toler": 10, "recover": 10, "least": 10, "onc": [10, 11], "90": 10, "85": 10, "tlbstimulusgener": 10, "generate_tlb_test": 10, "tlb_type": 10, "entry_index": 10, "generate_address_range_test": 10, "generate_error_test": 10, "tlbmonitor": 10, "monitor_transact": 10, "check_transl": 10, "check_axus": 10, "tlbreferencemodel": 10, "lookup": 10, "tlbentri": 10, "builder": 10, "collector": 10, "length": 10, "seed": 10, "reproduc": 10, "verbos": 10, "checkpoint": 10, "save": 10, "autom": 10, "nightli": 10, "indirectli": 10, "prioriti": 10, "By": 10, "p0": 10, "p1": 10, "conv": 10, "gen": 10, "seq": 10, "rev": 10, "legend": 10, "gap": 10, "mostli": 11, "standard": 11, "some": 11, "inbound_target_port": 11, "placehold": 11, "actual": 11, "becom": 11, "rang": 11, "declar": 11, "timestamp": 11, "threshold": 11, "exceed": 11, "could": 11, "testbench": 11, "mock": 11, "wrapper": 11, "estim": 11, "action": 11, "short": 11, "term": 11, "long": 11, "optim": 11, "sound": 11, "blocker": 11}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"mermaid": [0, 2], "diagram": [0, 1, 2, 4], "improv": 0, "complet": [0, 3, 4, 9, 10, 11], "chang": [0, 7], "appli": [0, 3, 9], "1": [0, 1, 3, 4, 5, 7, 8, 9, 10, 11], "fix": [0, 7, 8, 11], "all": [0, 3, 9, 10], "syntax": 0, "error": [0, 3, 9, 10, 11], "section": [0, 1, 5, 10], "3": [0, 1, 3, 4, 5, 7, 8, 9, 10, 11], "system": [0, 3, 4, 9, 10], "architectur": [0, 3, 4, 9, 10], "5": [0, 3, 4, 5, 8, 9, 10, 11], "2": [0, 1, 3, 4, 5, 7, 8, 9, 10, 11], "tlb": [0, 3, 7, 9, 10], "configur": [0, 3, 4, 5, 7, 9, 10], "6": [0, 3, 4, 8, 9, 10], "inbound": [0, 3, 4, 9, 10], "address": [0, 3, 4, 9, 10], "rout": [0, 3, 4, 5, 9, 10, 11], "increas": 0, "size": [0, 10], "font": 0, "A": [0, 3, 9, 10], "conf": [0, 9], "py": [0, 9], "b": [0, 3, 9, 10], "css": 0, "enhanc": [0, 3, 7, 8, 9, 11], "_static": 0, "custom": [0, 1], "befor": [0, 11], "v": 0, "after": [0, 7], "comparison": 0, "visual": 0, "impact": 0, "16": [0, 10], "statu": [0, 3, 4, 9, 10, 11], "rebuild": 0, "command": [0, 3, 9], "clean": 0, "recommend": [0, 2, 3, 7, 8, 9, 11], "increment": 0, "view": [0, 1, 2], "technic": 0, "detail": [0, 3, 4, 9], "file": [0, 1, 3, 5, 7, 8, 9], "modifi": 0, "browser": [0, 1], "compat": [0, 3, 9], "summari": [0, 3, 4, 5, 7, 8, 9, 10, 11], "statist": [0, 3, 5, 9], "next": [0, 5], "step": [0, 5, 11], "option": [0, 1, 7], "further": 0, "print": 0, "pdf": 0, "optim": [0, 3, 9], "kerauno": [1, 3, 4, 6, 8, 9, 10], "pcie": [1, 3, 4, 6, 8, 9, 10, 11], "tile": [1, 3, 4, 5, 6, 8, 9, 10], "document": [1, 2, 3, 4, 5, 6, 9], "guid": [1, 3, 7, 9], "overview": [1, 3, 4, 6, 9], "structur": [1, 2, 3, 6, 8, 9, 10], "main": 1, "gener": [1, 3, 4, 9, 10], "html": [1, 9], "local": [1, 10], "web": 1, "python": 1, "http": 1, "server": 1, "direct": 1, "access": [1, 3, 4, 9, 10], "kei": [1, 3, 4, 5, 6, 9], "featur": [1, 3, 5, 6, 9], "interact": 1, "comprehens": 1, "coverag": [1, 3, 4, 9, 10, 11], "navig": 1, "build": [1, 2, 3, 9], "prerequisit": [1, 2, 3, 9], "organ": [1, 3, 4, 9], "exclud": 1, "content": [1, 3, 9, 10], "inform": [1, 3, 4, 6, 9], "quick": [1, 6], "link": [1, 6], "page": [1, 10], "high": [1, 3, 4, 8, 9, 10, 11], "level": [1, 3, 4, 5, 9, 10, 11], "design": [1, 3, 4, 5, 6, 9], "systemc": [1, 3, 9, 10], "test": [1, 3, 4, 5, 7, 9, 10, 11], "plan": [1, 5, 10], "style": 1, "support": [1, 3, 9, 10, 11], "updat": [1, 5], "instruct": [2, 9], "us": [2, 3, 7, 9], "make": [2, 9], "sphinx": [2, 9], "directli": 2, "tlm2": [3, 9, 10, 11], "0": [3, 9, 10, 11], "implement": [3, 5, 7, 8, 9, 10, 11], "tabl": [3, 9, 10], "introduct": [3, 4, 9, 10], "purpos": [3, 4, 9, 10], "scope": [3, 4, 9, 10], "refer": [3, 4, 8, 9, 10], "4": [3, 4, 5, 7, 8, 9, 10, 11], "version": [3, 9], "refactor": [3, 9, 10], "new": [3, 5, 9], "why": [3, 9], "wa": [3, 9], "necessari": [3, 9], "pattern": [3, 9], "origin": [3, 9], "socket": [3, 4, 7, 8, 9, 10, 11], "base": [3, 9, 10], "function": [3, 9, 10, 11], "callback": [3, 9, 10], "commun": [3, 9], "type": [3, 9], "definit": [3, 9], "set": [3, 9], "up": [3, 9], "wire": [3, 9], "compon": [3, 5, 9, 10, 11], "benefit": [3, 9], "smart": [3, 9], "pointer": [3, 9], "memori": [3, 8, 9, 10], "manag": [3, 5, 9, 10], "scml2": [3, 9], "integr": [3, 5, 7, 9, 10, 11], "tempor": [3, 9], "decoupl": [3, 9], "7": [3, 4, 8, 9, 10], "modern": [3, 9], "c": [3, 9], "best": [3, 9], "practic": [3, 9], "8": [3, 4, 8, 9, 10], "9": [3, 4, 9, 10], "10": [3, 4, 9, 10], "null": [3, 9], "safeti": [3, 9], "11": [3, 4, 9, 10], "perform": [3, 9, 10], "characterist": [3, 9], "12": [3, 9, 10], "code": [3, 4, 9, 10], "exampl": [3, 9], "transact": [3, 9, 10], "path": [3, 4, 9, 10], "context": [3, 9], "model": [3, 8, 9, 10], "object": [3, 7, 8, 9, 10], "overal": [3, 9], "hierarchi": [3, 4, 9], "data": [3, 4, 9, 10], "flow": [3, 4, 9, 10], "traffic": [3, 9, 10], "outbound": [3, 4, 9, 10], "msi": [3, 4, 7, 8, 9, 10], "common": [3, 9], "tlbentri": [3, 9], "case": [3, 5, 9, 10], "tlbsysin0": [3, 9, 10], "tlbappin0": [3, 9, 10], "applic": [3, 9, 10], "bar0": [3, 9, 10], "tlbappin1": [3, 9, 10], "bar4": [3, 9, 10], "translat": [3, 4, 9, 10], "axus": [3, 9, 10], "field": [3, 9, 10], "format": [3, 9], "initi": [3, 7, 8, 9, 10], "handl": [3, 9, 10], "tlbsysout0": [3, 9, 10], "tlbappout0": [3, 9, 10], "tlbappout1": [3, 9, 10], "dbi": [3, 9, 10], "relai": [3, 4, 7, 8, 9, 10], "unit": [3, 4, 8, 9, 10], "x": [3, 9, 10], "entri": [3, 9, 10], "pend": [3, 9, 10], "bit": [3, 9, 10], "arrai": [3, 9], "pba": [3, 9], "thrower": [3, 9], "logic": [3, 9, 11], "regist": [3, 7, 8, 9, 10, 11], "map": [3, 4, 9, 10], "intra": [3, 5, 9], "fabric": [3, 5, 9, 10], "switch": [3, 4, 5, 9, 10, 11], "noc": [3, 4, 9, 10], "io": [3, 9, 10], "smn": [3, 4, 9, 10], "interfac": [3, 4, 5, 9, 10, 11], "sii": [3, 4, 9, 10], "block": [3, 4, 5, 9, 10], "oper": [3, 9, 10], "cii": [3, 4, 9, 10], "track": [3, 9, 10], "clock": [3, 4, 5, 9, 10], "domain": [3, 9, 10], "cross": [3, 9, 10], "interrupt": [3, 4, 9, 10], "specif": [3, 4, 9, 10], "isol": [3, 4, 9, 10], "behavior": [3, 9, 10], "reset": [3, 4, 5, 9, 10], "control": [3, 4, 5, 9, 10, 11], "modul": [3, 4, 8, 9], "sequenc": [3, 4, 9, 10], "pll": [3, 9, 10], "cgm": [3, 9, 10], "lock": [3, 9, 10], "phy": [3, 5, 9, 10], "extern": [3, 4, 5, 9, 10], "n": [3, 9, 10], "top": [3, 4, 5, 9, 10, 11], "intern": [3, 9, 10], "connect": [3, 9, 11], "axi4": [3, 9], "target": [3, 9, 11], "apb": [3, 9, 10], "lite": [3, 9], "signal": [3, 4, 9, 10, 11], "lookup": [3, 9], "method": [3, 9], "algorithm": [3, 9], "invalid": [3, 9, 10], "out": [3, 9], "rang": [3, 9, 10], "index": [3, 9, 10], "state": [3, 9], "machin": [3, 9], "thread": [3, 9], "approach": [3, 9], "abstract": [3, 9], "usag": [3, 8, 9], "select": [3, 9], "rational": [3, 9], "complianc": [3, 7, 8, 9, 11], "consider": [3, 9], "simul": [3, 9], "opportun": [3, 9], "scalabl": [3, 9], "depend": [3, 9], "requir": [3, 7, 9, 11], "softwar": [3, 9], "hardwar": [3, 9], "class": [3, 9], "relationship": [3, 9], "onli": [3, 9], "sc_modul": [3, 9], "ownership": [3, 9], "tree": [3, 9], "storag": [3, 9], "lifecycl": [3, 9], "process": [3, 9, 10], "decis": [3, 9], "strategi": [3, 4, 9, 10], "layer": [3, 9], "respons": [3, 9, 10], "output": [3, 9], "run": [3, 9], "auto": [3, 9], "ad": [3, 5, 9], "debug": [3, 9, 11], "troubleshoot": [3, 9], "issu": [3, 8, 9, 11], "solut": [3, 9], "tool": [3, 9, 10], "tune": [3, 9], "time": [3, 9], "annot": [3, 9], "develop": [3, 9], "vdk": [3, 9, 11], "platform": [3, 9], "instanti": [3, 9], "raii": [3, 9], "alreadi": [3, 9], "standard": [3, 9], "17": [3, 9, 10], "infrastructur": [3, 5, 9, 10], "framework": [3, 9], "categori": [3, 9], "33": [3, 9], "execut": [3, 8, 9, 10, 11], "result": [3, 9], "api": [3, 9], "goal": [3, 9, 10], "migrat": [3, 9], "from": [3, 9, 10], "For": [3, 7, 9], "familiar": [3, 9], "backward": [3, 9], "note": [3, 9], "13": [3, 9, 10], "known": [3, 4, 9], "limit": [3, 4, 9], "futur": [3, 9], "work": [3, 9], "current": [3, 9], "14": [3, 9, 10], "lesson": [3, 9], "learn": [3, 9], "similar": [3, 9], "project": [3, 9], "appendix": [3, 9, 10], "list": [3, 9], "scml": [3, 7, 8, 9, 11], "space": [3, 9, 10], "config": [3, 4, 9, 10], "acronym": [3, 9], "abbrevi": [3, 9], "term": [4, 8], "principl": 4, "descript": 4, "lookasid": 4, "buffer": 4, "effect": 4, "tlm": 4, "find": 4, "suit": [4, 10], "metric": 4, "relat": 4, "sourc": 4, "appendic": 5, "verif": 6, "add": 7, "port": 7, "adapt": 7, "includ": 7, "keraunos_pcie_inbound_tlb": 7, "h": 7, "src": 7, "cpp": 7, "csr": 7, "keraunos_pcie_msi_relai": 7, "consid": 7, "critic": [7, 8, 11], "must": [7, 8, 11], "better": 7, "report": 8, "analysi": 8, "compliant": 8, "partial": 8, "aspect": 8, "non": [8, 10], "NOT": 8, "header": 8, "namespac": 8, "medium": [8, 11], "prioriti": [8, 11], "low": [8, 10], "immedi": 8, "action": 8, "long": 8, "scorecard": 8, "conclus": [8, 11], "setup": 9, "instal": 9, "extens": 9, "altern": 9, "testplan": 10, "traceabl": 10, "matrix": 10, "environ": 10, "testbench": 10, "methodologi": 10, "phase": 10, "tc_inbound_sys_001": 10, "basic": 10, "tc_inbound_sys_002": 10, "detect": 10, "tc_inbound_sys_003": 10, "calcul": 10, "tc_inbound_sys_004": 10, "boundari": 10, "tc_inbound_sys_005": 10, "tc_inbound_sys_006": 10, "readi": [10, 11], "bypass": 10, "tc_inbound_app0_001": 10, "tc_inbound_app0_002": 10, "multipl": 10, "instanc": 10, "tc_inbound_app0_003": 10, "16mb": 10, "tc_inbound_app0_004": 10, "cacheabl": 10, "qosid": 10, "tc_inbound_app1_001": 10, "tc_inbound_app1_002": 10, "8gb": 10, "tc_inbound_app1_003": 10, "dram": 10, "tc_outbound_sys_001": 10, "tc_outbound_sys_002": 10, "64kb": 10, "tc_outbound_sys_003": 10, "tc_outbound_app0_001": 10, "256tb": 10, "tc_outbound_app0_002": 10, "check": 10, "tc_outbound_app0_003": 10, "16tb": 10, "tc_outbound_app1_001": 10, "tc_outbound_app1_002": 10, "tc_msi_relay_001": 10, "receiv": 10, "write": 10, "tc_msi_relay_002": 10, "tc_msi_relay_003": 10, "outstand": 10, "count": 10, "tc_msi_relay_004": 10, "tc_msi_relay_005": 10, "enabl": 10, "tc_msi_relay_006": 10, "global": 10, "mask": 10, "tc_msi_relay_007": 10, "vector": 10, "tc_msi_relay_008": 10, "tc_msi_relay_009": 10, "tc_msi_relay_010": 10, "setip": 10, "tc_msi_relay_011": 10, "tc_integration_001": 10, "via": 10, "tc_integration_002": 10, "through": 10, "tc_integration_003": 10, "concurr": 10, "tc_integration_004": 10, "round": 10, "trip": 10, "tc_switch_noc_pcie_001": 10, "axaddr": 10, "63": 10, "60": 10, "tc_switch_noc_pcie_002": 10, "special": 10, "tc_switch_noc_pcie_003": 10, "tc_switch_noc_pcie_004": 10, "tc_switch_noc_pcie_005": 10, "tc_switch_noc_pcie_006": 10, "convers": 10, "64": 10, "52": 10, "tc_switch_noc_io_001": 10, "resourc": 10, "tc_switch_noc_io_002": 10, "tc_switch_noc_io_003": 10, "51": 10, "48": 10, "tc_switch_noc_io_004": 10, "timeout": [10, 11], "tc_switch_smn_io_001": 10, "tc_switch_smn_io_002": 10, "serd": 10, "tc_switch_smn_io_003": 10, "tc_switch_smn_io_004": 10, "tc_sii_001": 10, "tc_sii_002": 10, "tc_sii_003": 10, "bu": 10, "devic": 10, "number": 10, "assign": 10, "tc_config_reg_001": 10, "tc_config_reg_002": 10, "tc_config_reg_003": 10, "tc_config_reg_004": 10, "tc_clock_reset_001": 10, "tc_clock_reset_002": 10, "tc_clock_reset_003": 10, "cold": 10, "tc_clock_reset_004": 10, "warm": 10, "tc_clock_reset_005": 10, "tc_pll_cgm_001": 10, "tc_pll_cgm_002": 10, "tc_phy_001": 10, "tc_phy_002": 10, "ahb": 10, "firmwar": 10, "download": 10, "tc_phy_003": 10, "lane": 10, "revers": 10, "tc_external_noc_001": 10, "forward": 10, "tc_external_smn_001": 10, "15": 10, "full": 10, "tc_top_level_001": 10, "tc_top_level_002": 10, "end": 10, "tc_top_level_003": 10, "tc_top_level_004": 10, "tc_top_level_005": 10, "tc_e2e_inbound_001": 10, "read": 10, "app0": 10, "tc_e2e_inbound_002": 10, "app1": 10, "tc_e2e_inbound_003": 10, "sy": 10, "tc_e2e_inbound_004": 10, "app": 10, "tc_e2e_inbound_005": 10, "tc_e2e_outbound_001": 10, "out0": 10, "tc_e2e_outbound_002": 10, "tc_e2e_outbound_003": 10, "out1": 10, "tc_e2e_config_001": 10, "tc_e2e_config_002": 10, "tc_e2e_config_003": 10, "tc_e2e_msi_001": 10, "tc_e2e_msi_002": 10, "downstream": 10, "input": 10, "tc_e2e_status_001": 10, "0xe": 10, "tc_e2e_status_002": 10, "disabl": 10, "tc_e2e_isolation_001": 10, "tc_e2e_isolation_002": 10, "dure": 10, "multi": 10, "tc_e2e_concurrent_001": 10, "simultan": 10, "tc_e2e_concurrent_002": 10, "tc_e2e_reset_001": 10, "tc_e2e_reset_002": 10, "tc_e2e_flow_001": 10, "tc_e2e_flow_002": 10, "tc_e2e_flow_003": 10, "tc_e2e_flow_004": 10, "inject": [10, 11], "recoveri": 10, "tc_e2e_error_001": 10, "tc_e2e_error_002": 10, "tc_e2e_error_003": 10, "decod": 10, "tc_e2e_msix_001": 10, "tc_e2e_msix_002": 10, "tc_e2e_cdc_001": 10, "axi": 10, "stress": 10, "tc_e2e_perf_001": 10, "maximum": 10, "throughput": 10, "tc_e2e_stress_001": 10, "sweep": 10, "tc_e2e_stress_002": 10, "exhaust": 10, "power": 10, "tc_e2e_power_001": 10, "mode": 10, "exit": 10, "scenario": 10, "tc_e2e_system_001": 10, "boot": 10, "tc_e2e_system_002": 10, "shutdown": 10, "tc_e2e_system_003": 10, "valid": [10, 11], "tc_e2e_refactor_001": 10, "chain": 10, "tc_e2e_refactor_002": 10, "No": 10, "remain": 10, "stimulu": 10, "monitor": 10, "util": 10, "18": 10, "regress": 10, "criteria": 10, "continu": 10, "keranous_pcie_tiletest": 10, "cc": 10, "week": 10, "assess": 11, "strength": 11, "accuraci": 11, "registr": 11, "miss": 11, "incomplet": 11, "nice": 11, "have": 11, "dmi": 11, "quantum": 11, "keeper": 11, "checklist": 11, "dai": 11}, "envversion": {"sphinx.domains.c": 2, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 8, "sphinx.domains.index": 1, "sphinx.domains.javascript": 2, "sphinx.domains.math": 2, "sphinx.domains.python": 3, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 57}, "alltitles": {"Mermaid Diagram Improvements - Complete \u2705": [[0, "mermaid-diagram-improvements-complete"]], "Changes Applied": [[0, "changes-applied"]], "1. Fixed All Mermaid Syntax Errors": [[0, "fixed-all-mermaid-syntax-errors"]], "Section 3.1 - Complete System Architecture": [[0, "section-3-1-complete-system-architecture"]], "Section 5.2 - TLB Configuration": [[0, "section-5-2-tlb-configuration"]], "Section 6.1 - Inbound Address Routing": [[0, "section-6-1-inbound-address-routing"]], "2. Increased Diagram Size and Font Size": [[0, "increased-diagram-size-and-font-size"]], "A. Mermaid Configuration (conf.py)": [[0, "a-mermaid-configuration-conf-py"]], "B. CSS Enhancements (_static/custom.css)": [[0, "b-css-enhancements-static-custom-css"]], "Before vs After Comparison": [[0, "before-vs-after-comparison"]], "Font Sizes": [[0, "font-sizes"]], "Diagram Sizes": [[0, "diagram-sizes"]], "Visual Impact": [[0, "visual-impact"]], "All 16 Mermaid Diagrams Status": [[0, "all-16-mermaid-diagrams-status"]], "Rebuild Commands": [[0, "rebuild-commands"]], "Clean Rebuild (Recommended)": [[0, "clean-rebuild-recommended"]], "Incremental Rebuild": [[0, "incremental-rebuild"]], "View the Improvements": [[0, "view-the-improvements"]], "Technical Details": [[0, "technical-details"]], "Files Modified": [[0, "files-modified"]], "Browser Compatibility": [[0, "browser-compatibility"]], "Summary Statistics": [[0, "summary-statistics"]], "Next Steps (Optional)": [[0, "next-steps-optional"]], "Further Customization": [[0, "further-customization"]], "Print/PDF Optimization": [[0, "print-pdf-optimization"]], "Keraunos PCIe Tile Documentation Guide": [[1, "keraunos-pcie-tile-documentation-guide"]], "Overview": [[1, "overview"], [6, "overview"]], "Documentation Structure": [[1, "documentation-structure"], [6, "documentation-structure"]], "Main Documents": [[1, "main-documents"]], "Generated HTML": [[1, "generated-html"]], "Viewing the Documentation": [[1, "viewing-the-documentation"], [2, "viewing-the-documentation"]], "Option 1: Local Web Browser": [[1, "option-1-local-web-browser"]], "Option 2: Python HTTP Server": [[1, "option-2-python-http-server"]], "Option 3: Direct File Access": [[1, "option-3-direct-file-access"]], "Key Features": [[1, "key-features"], [6, "key-features"]], "Interactive Diagrams": [[1, "interactive-diagrams"]], "Comprehensive Coverage": [[1, "comprehensive-coverage"]], "Navigation": [[1, "navigation"]], "Building the Documentation": [[1, "building-the-documentation"], [2, "building-the-documentation"]], "Prerequisites": [[1, "prerequisites"], [2, "prerequisites"]], "Document Organization": [[1, "document-organization"]], "Excluded Content": [[1, "excluded-content"]], "Document Information": [[1, "document-information"], [6, "document-information"]], "Quick Links": [[1, "quick-links"], [6, "quick-links"]], "Main Documentation Pages": [[1, "main-documentation-pages"]], "Key Sections": [[1, "key-sections"]], "High-Level Design": [[1, "high-level-design"]], "SystemC Design": [[1, "systemc-design"]], "Test Plan": [[1, "test-plan"]], "Styling and Customization": [[1, "styling-and-customization"]], "Support and Updates": [[1, "support-and-updates"]], "Documentation Build Instructions": [[2, "documentation-build-instructions"]], "Using Make (recommended):": [[2, "using-make-recommended"]], "Using Sphinx directly:": [[2, "using-sphinx-directly"]], "Structure": [[2, "structure"]], "Mermaid Diagrams": [[2, "mermaid-diagrams"]], "Keraunos PCIE Tile SystemC/TLM2.0 Design Document": [[3, "keraunos-pcie-tile-systemc-tlm2-0-design-document"], [9, "keraunos-pcie-tile-systemc-tlm2-0-design-document"]], "\u2b50 Key Implementation Features": [[3, "key-implementation-features"], [9, "key-implementation-features"]], "Table of Contents": [[3, "table-of-contents"], [9, "table-of-contents"], [10, "table-of-contents"]], "1. Introduction": [[3, "introduction"], [9, "introduction"], [10, "introduction"], [4, "introduction"]], "1.1 Purpose": [[3, "purpose"], [9, "purpose"], [10, "purpose"], [4, "purpose"]], "1.2 Scope": [[3, "scope"], [9, "scope"], [10, "scope"], [4, "scope"]], "1.3 References": [[3, "references"], [9, "references"]], "1.4 Implementation Version": [[3, "implementation-version"], [9, "implementation-version"]], "1.5 Refactored Architecture Overview \u2b50 NEW": [[3, "refactored-architecture-overview-new"], [9, "refactored-architecture-overview-new"]], "1.5.1 Why Refactoring Was Necessary": [[3, "why-refactoring-was-necessary"], [9, "why-refactoring-was-necessary"]], "1.5.2 Refactored Architecture Pattern": [[3, "refactored-architecture-pattern"], [9, "refactored-architecture-pattern"]], "Original Design (Socket-Based):": [[3, "original-design-socket-based"], [9, "original-design-socket-based"]], "Refactored Design (Function-Based):": [[3, "refactored-design-function-based"], [9, "refactored-design-function-based"]], "1.5.3 Function Callback Communication Pattern": [[3, "function-callback-communication-pattern"], [9, "function-callback-communication-pattern"]], "Callback Type Definition:": [[3, "callback-type-definition"], [9, "callback-type-definition"]], "Setting Up Callbacks (Wire Components):": [[3, "setting-up-callbacks-wire-components"], [9, "setting-up-callbacks-wire-components"]], "Benefits of Function Callbacks:": [[3, "benefits-of-function-callbacks"], [9, "benefits-of-function-callbacks"]], "1.5.4 Smart Pointer Memory Management": [[3, "smart-pointer-memory-management"], [9, "smart-pointer-memory-management"]], "1.5.5 SCML2 Memory Integration": [[3, "scml2-memory-integration"], [9, "scml2-memory-integration"]], "1.5.6 Temporal Decoupling Support": [[3, "temporal-decoupling-support"], [9, "temporal-decoupling-support"]], "1.5.7 Modern C++ Best Practices Applied": [[3, "modern-c-best-practices-applied"], [9, "modern-c-best-practices-applied"]], "1.5.8 File Organization": [[3, "file-organization"], [9, "file-organization"]], "1.5.9 Component Communication Pattern": [[3, "component-communication-pattern"], [9, "component-communication-pattern"]], "1.5.10 Null Safety Pattern": [[3, "null-safety-pattern"], [9, "null-safety-pattern"]], "1.5.11 Performance Characteristics": [[3, "performance-characteristics"], [9, "performance-characteristics"]], "1.5.12 Code Example - Complete Transaction Path": [[3, "code-example-complete-transaction-path"], [9, "code-example-complete-transaction-path"]], "2. System Overview": [[3, "system-overview"], [9, "system-overview"]], "2.1 Keraunos PCIE Tile Context": [[3, "keraunos-pcie-tile-context"], [9, "keraunos-pcie-tile-context"]], "2.2 Modeled Components": [[3, "modeled-components"], [9, "modeled-components"]], "2.3 Design Objectives": [[3, "design-objectives"], [9, "design-objectives"]], "3. Architecture": [[3, "architecture"], [9, "architecture"]], "3.1 Overall Structure": [[3, "overall-structure"], [9, "overall-structure"]], "3.2 Component Hierarchy": [[3, "component-hierarchy"], [9, "component-hierarchy"]], "3.3 Data Flow": [[3, "data-flow"], [9, "data-flow"]], "Inbound Traffic Flow": [[3, "inbound-traffic-flow"], [9, "inbound-traffic-flow"]], "Outbound Traffic Flow": [[3, "outbound-traffic-flow"], [9, "outbound-traffic-flow"]], "MSI Flow": [[3, "msi-flow"], [9, "msi-flow"]], "4. Component Design": [[3, "component-design"], [9, "component-design"]], "4.1 TLB Common Structures": [[3, "tlb-common-structures"], [9, "tlb-common-structures"]], "4.1.1 TlbEntry Structure": [[3, "tlbentry-structure"], [9, "tlbentry-structure"]], "4.2 Inbound TLB Design": [[3, "inbound-tlb-design"], [9, "inbound-tlb-design"]], "4.2.1 Overview and Use Cases": [[3, "overview-and-use-cases"], [9, "overview-and-use-cases"]], "4.2.2 TLBSysIn0 - System Management Inbound TLB": [[3, "tlbsysin0-system-management-inbound-tlb"], [9, "tlbsysin0-system-management-inbound-tlb"]], "4.2.3 TLBAppIn0 - Application Inbound TLB (BAR0/1)": [[3, "tlbappin0-application-inbound-tlb-bar0-1"], [9, "tlbappin0-application-inbound-tlb-bar0-1"]], "4.2.4 TLBAppIn1 - Application Inbound TLB (BAR4/5)": [[3, "tlbappin1-application-inbound-tlb-bar4-5"], [9, "tlbappin1-application-inbound-tlb-bar4-5"]], "4.2.5 Inbound TLB Translation Flow": [[3, "inbound-tlb-translation-flow"], [9, "inbound-tlb-translation-flow"]], "4.2.6 Address Translation Examples": [[3, "address-translation-examples"], [9, "address-translation-examples"]], "4.2.7 AxUSER Field Format": [[3, "axuser-field-format"], [9, "axuser-field-format"]], "4.2.8 Configuration and Initialization": [[3, "configuration-and-initialization"], [9, "configuration-and-initialization"]], "4.2.9 Error Handling": [[3, "error-handling"], [9, "error-handling"]], "4.2.10 Integration with System": [[3, "integration-with-system"], [9, "integration-with-system"]], "4.3 Outbound TLB Design": [[3, "outbound-tlb-design"], [9, "outbound-tlb-design"]], "4.3.1 Overview and Use Cases": [[3, "id1"], [9, "id1"]], "4.3.2 TLBSysOut0 - System Management Outbound TLB": [[3, "tlbsysout0-system-management-outbound-tlb"], [9, "tlbsysout0-system-management-outbound-tlb"]], "4.3.3 TLBAppOut0 - Application Outbound TLB (High Address)": [[3, "tlbappout0-application-outbound-tlb-high-address"], [9, "tlbappout0-application-outbound-tlb-high-address"]], "4.3.4 TLBAppOut1 - Application Outbound TLB (DBI Access)": [[3, "tlbappout1-application-outbound-tlb-dbi-access"], [9, "tlbappout1-application-outbound-tlb-dbi-access"]], "4.3.5 Outbound TLB Translation Flow": [[3, "outbound-tlb-translation-flow"], [9, "outbound-tlb-translation-flow"]], "4.3.6 Address Translation Examples": [[3, "id2"], [9, "id2"]], "4.3.7 Configuration and Initialization": [[3, "id3"], [9, "id3"]], "4.3.8 Error Handling": [[3, "id4"], [9, "id4"]], "4.3.9 Integration with System": [[3, "id5"], [9, "id5"]], "4.4 MSI Relay Unit Design": [[3, "msi-relay-unit-design"], [9, "msi-relay-unit-design"]], "4.4.1 Overview": [[3, "overview"], [9, "overview"]], "4.4.2 Architecture": [[3, "id6"], [9, "id6"]], "4.4.3 MSI-X Table Entry": [[3, "msi-x-table-entry"], [9, "msi-x-table-entry"]], "4.4.4 Pending Bit Array (PBA)": [[3, "pending-bit-array-pba"], [9, "pending-bit-array-pba"]], "4.4.5 MSI Thrower Logic": [[3, "msi-thrower-logic"], [9, "msi-thrower-logic"]], "4.4.6 Register Map": [[3, "register-map"], [9, "register-map"]], "4.5 Intra-Tile Fabric Switch Design": [[3, "intra-tile-fabric-switch-design"], [9, "intra-tile-fabric-switch-design"]], "4.5.1 NOC-PCIE Switch": [[3, "noc-pcie-switch"], [9, "noc-pcie-switch"]], "4.5.2 NOC-IO Switch": [[3, "noc-io-switch"], [9, "noc-io-switch"]], "4.5.3 SMN-IO Switch": [[3, "smn-io-switch"], [9, "smn-io-switch"]], "4.6 System Information Interface (SII) Block": [[3, "system-information-interface-sii-block"], [9, "system-information-interface-sii-block"]], "4.6.1 Overview": [[3, "id7"], [9, "id7"]], "4.6.2 Architecture and Operation": [[3, "architecture-and-operation"], [9, "architecture-and-operation"]], "4.6.3 CII Tracking Implementation": [[3, "cii-tracking-implementation"], [9, "cii-tracking-implementation"]], "4.6.4 Register Map": [[3, "id8"], [9, "id8"]], "4.6.5 Clock Domain Crossing": [[3, "clock-domain-crossing"], [9, "clock-domain-crossing"]], "4.6.6 Interrupt Generation and Routing": [[3, "interrupt-generation-and-routing"], [9, "interrupt-generation-and-routing"]], "4.6.7 Interface Specification": [[3, "interface-specification"], [9, "interface-specification"]], "4.6.8 Implementation Details": [[3, "implementation-details"], [9, "implementation-details"]], "4.7 Configuration Register Block": [[3, "configuration-register-block"], [9, "configuration-register-block"]], "4.7.1 Overview": [[3, "id9"], [9, "id9"]], "4.7.2 Status Registers": [[3, "status-registers"], [9, "status-registers"]], "4.7.3 Isolation Behavior": [[3, "isolation-behavior"], [9, "isolation-behavior"]], "4.8 Clock & Reset Control Module": [[3, "clock-reset-control-module"], [9, "clock-reset-control-module"]], "4.8.1 Overview": [[3, "id10"], [9, "id10"]], "4.8.2 Clock Domains": [[3, "clock-domains"], [9, "clock-domains"]], "4.8.3 Reset Sequence": [[3, "reset-sequence"], [9, "reset-sequence"]], "4.8.4 Interface": [[3, "interface"], [9, "interface"]], "4.9 PLL/CGM (Clock Generation Module)": [[3, "pll-cgm-clock-generation-module"], [9, "pll-cgm-clock-generation-module"]], "4.9.1 Overview": [[3, "id11"], [9, "id11"]], "4.9.2 PLL Lock": [[3, "pll-lock"], [9, "pll-lock"]], "4.9.3 Interface": [[3, "id12"], [9, "id12"]], "4.10 PCIE PHY Model": [[3, "pcie-phy-model"], [9, "pcie-phy-model"]], "4.10.1 Overview": [[3, "id13"], [9, "id13"]], "4.10.2 Features": [[3, "features"], [9, "features"]], "4.10.3 Interface": [[3, "id14"], [9, "id14"]], "4.11 External Interface Modules": [[3, "external-interface-modules"], [9, "external-interface-modules"]], "4.11.1 NOC-N Interface": [[3, "noc-n-interface"], [9, "noc-n-interface"]], "4.11.2 SMN-N Interface": [[3, "smn-n-interface"], [9, "smn-n-interface"]], "4.12 Top-Level Keraunos PCIE Tile Module": [[3, "top-level-keraunos-pcie-tile-module"], [9, "top-level-keraunos-pcie-tile-module"]], "4.12.1 Overview": [[3, "id15"], [9, "id15"]], "4.12.2 External Interfaces": [[3, "external-interfaces"], [9, "external-interfaces"]], "4.12.3 Internal Connections": [[3, "internal-connections"], [9, "internal-connections"]], "5. Interface Specifications": [[3, "interface-specifications"], [9, "interface-specifications"]], "5.1 TLM2.0 Interfaces": [[3, "tlm2-0-interfaces"], [9, "tlm2-0-interfaces"]], "5.1.1 AXI4 Target Socket (Inbound TLBs)": [[3, "axi4-target-socket-inbound-tlbs"], [9, "axi4-target-socket-inbound-tlbs"]], "5.1.2 AXI4 Initiator Socket (All TLBs)": [[3, "axi4-initiator-socket-all-tlbs"], [9, "axi4-initiator-socket-all-tlbs"]], "5.1.3 APB Target Socket (Configuration)": [[3, "apb-target-socket-configuration"], [9, "apb-target-socket-configuration"]], "5.1.4 AXI4-Lite Initiator Socket (MSI Relay)": [[3, "axi4-lite-initiator-socket-msi-relay"], [9, "axi4-lite-initiator-socket-msi-relay"]], "5.2 SystemC Signals": [[3, "systemc-signals"], [9, "systemc-signals"]], "5.2.1 Control Signals": [[3, "control-signals"], [9, "control-signals"]], "5.3 Address Translation Interfaces": [[3, "address-translation-interfaces"], [9, "address-translation-interfaces"]], "5.3.1 TLB Lookup Methods": [[3, "tlb-lookup-methods"], [9, "tlb-lookup-methods"]], "5.3.2 Configuration Methods": [[3, "configuration-methods"], [9, "configuration-methods"]], "6. Implementation Details": [[3, "id16"], [9, "id16"]], "6.1 Address Translation Algorithms": [[3, "address-translation-algorithms"], [9, "address-translation-algorithms"]], "6.1.1 Inbound Translation (TLBSysIn0)": [[3, "inbound-translation-tlbsysin0"], [9, "inbound-translation-tlbsysin0"]], "6.1.2 Outbound Translation (TLBAppOut0)": [[3, "outbound-translation-tlbappout0"], [9, "outbound-translation-tlbappout0"]], "6.2 Error Handling": [[3, "id17"], [9, "id17"]], "6.2.1 Invalid TLB Entry": [[3, "invalid-tlb-entry"], [9, "invalid-tlb-entry"]], "6.2.2 Out-of-Range Index": [[3, "out-of-range-index"], [9, "out-of-range-index"]], "6.3 MSI Relay Unit State Machine": [[3, "msi-relay-unit-state-machine"], [9, "msi-relay-unit-state-machine"]], "6.4 Threading Model": [[3, "threading-model"], [9, "threading-model"]], "6.5 Memory Modeling": [[3, "memory-modeling"], [9, "memory-modeling"]], "7. Modeling Approach": [[3, "modeling-approach"], [9, "modeling-approach"]], "7.1 Abstraction Level": [[3, "abstraction-level"], [9, "abstraction-level"]], "7.2 SCML2 Usage": [[3, "scml2-usage"], [9, "scml2-usage"]], "7.2.1 Socket Type Selection Rationale": [[3, "socket-type-selection-rationale"], [9, "socket-type-selection-rationale"]], "7.3 TLM2.0 Compliance": [[3, "tlm2-0-compliance"], [9, "tlm2-0-compliance"]], "7.4 Design Patterns": [[3, "design-patterns"], [9, "design-patterns"]], "8. Performance Considerations": [[3, "performance-considerations"], [9, "performance-considerations"]], "8.1 Simulation Performance": [[3, "simulation-performance"], [9, "simulation-performance"]], "8.2 Optimization Opportunities": [[3, "optimization-opportunities"], [9, "optimization-opportunities"]], "8.3 Scalability": [[3, "scalability"], [9, "scalability"]], "9. Dependencies and Requirements": [[3, "dependencies-and-requirements"], [9, "dependencies-and-requirements"]], "9.1 Software Dependencies": [[3, "software-dependencies"], [9, "software-dependencies"]], "9.2 Hardware Dependencies": [[3, "hardware-dependencies"], [9, "hardware-dependencies"]], "9.3 Integration Requirements": [[3, "integration-requirements"], [9, "integration-requirements"]], "9. Detailed Implementation Architecture": [[3, "detailed-implementation-architecture"], [9, "detailed-implementation-architecture"]], "9.1 Class Hierarchy and Relationships": [[3, "class-hierarchy-and-relationships"], [9, "class-hierarchy-and-relationships"]], "Top-Level Module (Only sc_module):": [[3, "top-level-module-only-sc-module"], [9, "top-level-module-only-sc-module"]], "Internal Component Pattern:": [[3, "internal-component-pattern"], [9, "internal-component-pattern"]], "9.2 Communication Architecture": [[3, "communication-architecture"], [9, "communication-architecture"]], "Transaction Flow Pattern:": [[3, "transaction-flow-pattern"], [9, "transaction-flow-pattern"]], "9.3 Memory Management Architecture": [[3, "memory-management-architecture"], [9, "memory-management-architecture"]], "Smart Pointer Ownership Tree:": [[3, "smart-pointer-ownership-tree"], [9, "smart-pointer-ownership-tree"]], "9.4 Callback Wiring Implementation": [[3, "callback-wiring-implementation"], [9, "callback-wiring-implementation"]], "Complete Wiring Example:": [[3, "complete-wiring-example"], [9, "complete-wiring-example"]], "9.5 SCML2 Memory Usage Pattern": [[3, "scml2-memory-usage-pattern"], [9, "scml2-memory-usage-pattern"]], "Configuration Storage Implementation:": [[3, "configuration-storage-implementation"], [9, "configuration-storage-implementation"]], "9.6 Component Lifecycle": [[3, "component-lifecycle"], [9, "component-lifecycle"]], "Initialization Sequence:": [[3, "initialization-sequence"], [9, "initialization-sequence"]], "9.7 Transaction Processing Flow": [[3, "transaction-processing-flow"], [9, "transaction-processing-flow"]], "Inbound PCIe Transaction Example:": [[3, "inbound-pcie-transaction-example"], [9, "inbound-pcie-transaction-example"]], "9.8 Routing Decision Implementation": [[3, "routing-decision-implementation"], [9, "routing-decision-implementation"]], "NOC-PCIE Switch Routing Logic:": [[3, "noc-pcie-switch-routing-logic"], [9, "noc-pcie-switch-routing-logic"]], "9.9 TLB Translation Implementation": [[3, "tlb-translation-implementation"], [9, "tlb-translation-implementation"]], "Translation Algorithm:": [[3, "translation-algorithm"], [9, "translation-algorithm"]], "9.10 Error Handling Strategy": [[3, "error-handling-strategy"], [9, "error-handling-strategy"]], "Layered Error Response:": [[3, "layered-error-response"], [9, "layered-error-response"]], "9.11 Configuration Register Implementation": [[3, "configuration-register-implementation"], [9, "configuration-register-implementation"]], "Register Access Pattern:": [[3, "register-access-pattern"], [9, "register-access-pattern"]], "10. Implementation Guide": [[3, "implementation-guide"], [9, "implementation-guide"]], "10.1 Building the Design": [[3, "building-the-design"], [9, "building-the-design"]], "Prerequisites:": [[3, "prerequisites"], [9, "prerequisites"]], "Build Commands:": [[3, "build-commands"], [9, "build-commands"]], "Build Output:": [[3, "build-output"], [9, "build-output"]], "10.2 Running Tests": [[3, "running-tests"], [9, "running-tests"]], "Unit Tests (Auto-Generated):": [[3, "unit-tests-auto-generated"], [9, "unit-tests-auto-generated"]], "Test Coverage:": [[3, "test-coverage"], [9, "test-coverage"]], "10.3 Adding New Components": [[3, "adding-new-components"], [9, "adding-new-components"]], "Pattern for C++ Class Components:": [[3, "pattern-for-c-class-components"], [9, "pattern-for-c-class-components"]], "10.4 Debugging and Troubleshooting": [[3, "debugging-and-troubleshooting"], [9, "debugging-and-troubleshooting"]], "Common Issues and Solutions:": [[3, "common-issues-and-solutions"], [9, "common-issues-and-solutions"]], "Debug Tools:": [[3, "debug-tools"], [9, "debug-tools"]], "10.5 Performance Tuning": [[3, "performance-tuning"], [9, "performance-tuning"]], "Temporal Decoupling Configuration:": [[3, "temporal-decoupling-configuration"], [9, "temporal-decoupling-configuration"]], "Adding Timing Annotations:": [[3, "adding-timing-annotations"], [9, "adding-timing-annotations"]], "10.6 Test Development Guide": [[3, "test-development-guide"], [9, "test-development-guide"]], "Adding New Test Cases:": [[3, "adding-new-test-cases"], [9, "adding-new-test-cases"]], "10.7 Configuration Management": [[3, "configuration-management"], [9, "configuration-management"]], "TLB Configuration Example:": [[3, "tlb-configuration-example"], [9, "tlb-configuration-example"]], "10.8 Integration with VDK Platform": [[3, "integration-with-vdk-platform"], [9, "integration-with-vdk-platform"]], "Module Instantiation in Platform:": [[3, "module-instantiation-in-platform"], [9, "module-instantiation-in-platform"]], "10.9 Memory Management Best Practices": [[3, "memory-management-best-practices"], [9, "memory-management-best-practices"]], "RAII Pattern (Already Applied):": [[3, "raii-pattern-already-applied"], [9, "raii-pattern-already-applied"]], "10.10 Coding Standards Applied": [[3, "coding-standards-applied"], [9, "coding-standards-applied"]], "Modern C++17 Features Used:": [[3, "modern-c-17-features-used"], [9, "modern-c-17-features-used"]], "11. Test Infrastructure": [[3, "test-infrastructure"], [9, "test-infrastructure"]], "11.1 Test Framework Overview": [[3, "test-framework-overview"], [9, "test-framework-overview"]], "11.2 Test Categories (33 Tests)": [[3, "test-categories-33-tests"], [9, "test-categories-33-tests"]], "11.3 Test Execution Results": [[3, "test-execution-results"], [9, "test-execution-results"]], "11.4 Test API Examples": [[3, "test-api-examples"], [9, "test-api-examples"]], "11.5 Coverage Goals": [[3, "coverage-goals"], [9, "coverage-goals"]], "12. Migration from Original Design": [[3, "migration-from-original-design"], [9, "migration-from-original-design"]], "12.1 For Developers Familiar with Original": [[3, "for-developers-familiar-with-original"], [9, "for-developers-familiar-with-original"]], "12.2 API Migration Guide": [[3, "api-migration-guide"], [9, "api-migration-guide"]], "12.3 Backward Compatibility Notes": [[3, "backward-compatibility-notes"], [9, "backward-compatibility-notes"]], "13. Known Limitations and Future Work": [[3, "known-limitations-and-future-work"], [9, "known-limitations-and-future-work"]], "13.1 Current Limitations": [[3, "current-limitations"], [9, "current-limitations"]], "13.2 Future Enhancements": [[3, "future-enhancements"], [9, "future-enhancements"]], "14. Lessons Learned and Best Practices": [[3, "lessons-learned-and-best-practices"], [9, "lessons-learned-and-best-practices"]], "14.1 Architecture Decisions": [[3, "architecture-decisions"], [9, "architecture-decisions"]], "14.2 Design Patterns Applied": [[3, "design-patterns-applied"], [9, "design-patterns-applied"]], "14.3 Recommendations for Similar Projects": [[3, "recommendations-for-similar-projects"], [9, "recommendations-for-similar-projects"]], "Appendix A: Implemented Components Summary": [[3, "appendix-a-implemented-components-summary"], [9, "appendix-a-implemented-components-summary"]], "A.1 Complete Component List": [[3, "a-1-complete-component-list"], [9, "a-1-complete-component-list"]], "A.2 Component Statistics": [[3, "a-2-component-statistics"], [9, "a-2-component-statistics"]], "A.3 SCML Compliance": [[3, "a-3-scml-compliance"], [9, "a-3-scml-compliance"]], "Appendix B: Address Map Summary": [[3, "appendix-b-address-map-summary"], [9, "appendix-b-address-map-summary"]], "B.1 TLB Configuration Space": [[3, "b-1-tlb-configuration-space"], [9, "b-1-tlb-configuration-space"]], "B.2 MSI Relay Unit Address Map": [[3, "b-2-msi-relay-unit-address-map"], [9, "b-2-msi-relay-unit-address-map"]], "B.3 SII Block Address Map": [[3, "b-3-sii-block-address-map"], [9, "b-3-sii-block-address-map"]], "B.4 Config Register Block Address Map": [[3, "b-4-config-register-block-address-map"], [9, "b-4-config-register-block-address-map"]], "B.5 SMN-IO Switch Address Map": [[3, "b-5-smn-io-switch-address-map"], [9, "b-5-smn-io-switch-address-map"]], "B.6 NOC-IO Switch Address Map": [[3, "b-6-noc-io-switch-address-map"], [9, "b-6-noc-io-switch-address-map"]], "B.7 NOC-PCIE Switch Routing Map": [[3, "b-7-noc-pcie-switch-routing-map"], [9, "b-7-noc-pcie-switch-routing-map"]], "Appendix C: Acronyms and Abbreviations": [[3, "appendix-c-acronyms-and-abbreviations"], [9, "appendix-c-acronyms-and-abbreviations"]], "Implementation Update Summary": [[5, "implementation-update-summary"], [5, "id1"]], "Summary": [[5, "summary"]], "New Components Documented": [[5, "new-components-documented"]], "1. Intra-Tile Fabric Switches": [[5, "intra-tile-fabric-switches"]], "2. Configuration & Control Blocks": [[5, "configuration-control-blocks"]], "3. Clock & Reset Infrastructure": [[5, "clock-reset-infrastructure"]], "4. PHY & External Interfaces": [[5, "phy-external-interfaces"]], "5. Top-Level Integration": [[5, "top-level-integration"], [11, "top-level-integration"]], "Design Document Updates": [[5, "design-document-updates"]], "New Sections Added:": [[5, "new-sections-added"]], "Updated Sections:": [[5, "updated-sections"], [5, "id2"]], "New Appendices:": [[5, "new-appendices"]], "Test Plan Updates": [[5, "test-plan-updates"]], "New Test Sections Added:": [[5, "new-test-sections-added"]], "Test Case Summary:": [[5, "test-case-summary"]], "Key Features Documented": [[5, "key-features-documented"]], "Switch Routing": [[5, "switch-routing"]], "Configuration Management": [[5, "configuration-management"]], "Clock & Reset": [[5, "clock-reset"]], "Integration": [[5, "integration"]], "Documentation Statistics": [[5, "documentation-statistics"]], "Design Document:": [[5, "design-document"], [5, "id3"]], "Test Plan:": [[5, "test-plan"], [5, "id4"]], "Files Updated": [[5, "files-updated"]], "New Documentation:": [[5, "new-documentation"]], "Next Steps": [[5, "next-steps"]], "Keraunos PCIe Tile Documentation": [[6, "keraunos-pcie-tile-documentation"]], "Design Documentation": [[6, null]], "Verification Documentation": [[6, null]], "SCML Compliance Fixes": [[7, "scml-compliance-fixes"]], "SCML Compliance Fixes - Implementation Guide": [[7, "scml-compliance-fixes-implementation-guide"]], "Fix 1: Add Port Adapter for TLB Configuration Socket": [[7, "fix-1-add-port-adapter-for-tlb-configuration-socket"]], "File: include/keraunos_pcie_inbound_tlb.h": [[7, "file-include-keraunos-pcie-inbound-tlb-h"], [7, "id3"]], "File: src/keraunos_pcie_inbound_tlb.cpp": [[7, "file-src-keraunos-pcie-inbound-tlb-cpp"]], "Fix 2: Add Port Adapter for MSI Relay CSR Socket": [[7, "fix-2-add-port-adapter-for-msi-relay-csr-socket"]], "File: include/keraunos_pcie_msi_relay.h": [[7, "file-include-keraunos-pcie-msi-relay-h"], [7, "id1"]], "File: src/keraunos_pcie_msi_relay.cpp": [[7, "file-src-keraunos-pcie-msi-relay-cpp"], [7, "id2"]], "Fix 3: Use SCML Register Objects for MSI Relay (Optional Enhancement)": [[7, "fix-3-use-scml-register-objects-for-msi-relay-optional-enhancement"]], "Fix 4: Consider SCML Initiator Sockets (Optional)": [[7, "fix-4-consider-scml-initiator-sockets-optional"]], "Summary of Required Changes": [[7, "summary-of-required-changes"]], "Critical (Must Fix for SCML Compliance)": [[7, "critical-must-fix-for-scml-compliance"]], "Recommended (For Better SCML Integration)": [[7, "recommended-for-better-scml-integration"]], "Testing After Fixes": [[7, "testing-after-fixes"]], "SCML Compliance Report": [[8, "scml-compliance-report"]], "SCML Compliance Report for Keraunos PCIE Tile Implementation": [[8, "scml-compliance-report-for-keraunos-pcie-tile-implementation"]], "Executive Summary": [[8, "executive-summary"], [11, "executive-summary"]], "Compliance Analysis": [[8, "compliance-analysis"]], "1. Module Structure \u2705 COMPLIANT": [[8, "module-structure-compliant"]], "2. Socket Usage \u26a0\ufe0f PARTIALLY COMPLIANT": [[8, "socket-usage-partially-compliant"]], "\u2705 Compliant Aspects:": [[8, "compliant-aspects"]], "\u274c Non-Compliant Aspects:": [[8, "non-compliant-aspects"]], "3. Memory Object Usage \u274c NON-COMPLIANT": [[8, "memory-object-usage-non-compliant"]], "4. MSI Relay Unit Memory \u274c NON-COMPLIANT": [[8, "msi-relay-unit-memory-non-compliant"]], "5. Register Modeling \u274c NOT IMPLEMENTED": [[8, "register-modeling-not-implemented"]], "6. Initiator Socket Usage \u26a0\ufe0f PARTIALLY COMPLIANT": [[8, "initiator-socket-usage-partially-compliant"]], "7. Header Files \u2705 COMPLIANT": [[8, "header-files-compliant"]], "8. Namespace Usage \u2705 COMPLIANT": [[8, "namespace-usage-compliant"]], "Summary of Issues": [[8, "summary-of-issues"]], "Critical Issues (Must Fix)": [[8, "critical-issues-must-fix"]], "Medium Priority Issues": [[8, "medium-priority-issues"]], "Low Priority Issues": [[8, "low-priority-issues"]], "Compliance Recommendations": [[8, "compliance-recommendations"]], "Immediate Actions (High Priority)": [[8, "immediate-actions-high-priority"]], "Medium-Term Actions": [[8, "medium-term-actions"]], "Long-Term Enhancements": [[8, "long-term-enhancements"]], "Compliance Scorecard": [[8, "compliance-scorecard"]], "Conclusion": [[8, "conclusion"]], "References": [[8, "references"]], "Sphinx Setup Instructions": [[9, "sphinx-setup-instructions"]], "1. Install Required Extensions": [[9, "install-required-extensions"]], "2. Configure conf.py": [[9, "configure-conf-py"]], "3. Build HTML Documentation": [[9, "build-html-documentation"]], "4. Alternative: Use make": [[9, "alternative-use-make"]], "Keraunos PCIE Tile SystemC/TLM2.0 Testplan": [[10, "keraunos-pcie-tile-systemc-tlm2-0-testplan"]], "1.3 Test Objectives": [[10, "test-objectives"]], "1.4 References": [[10, "references"]], "1.5 Test Traceability Matrix": [[10, "test-traceability-matrix"]], "2. Test Environment": [[10, "test-environment"]], "2.1 Testbench Structure": [[10, "testbench-structure"]], "2.2 Test Components": [[10, "test-components"]], "2.3 Test Tools": [[10, "test-tools"]], "3. Test Strategy": [[10, "test-strategy"]], "3.1 Test Levels": [[10, "test-levels"]], "3.2 Test Methodology": [[10, "test-methodology"]], "3.3 Test Phases": [[10, "test-phases"]], "4. Inbound TLB Test Cases": [[10, "inbound-tlb-test-cases"]], "4.1 TLBSysIn0 Test Cases": [[10, "tlbsysin0-test-cases"]], "TC_INBOUND_SYS_001: Basic Address Translation": [[10, "tc-inbound-sys-001-basic-address-translation"]], "TC_INBOUND_SYS_002: Invalid Entry Detection": [[10, "tc-inbound-sys-002-invalid-entry-detection"]], "TC_INBOUND_SYS_003: Index Calculation": [[10, "tc-inbound-sys-003-index-calculation"]], "TC_INBOUND_SYS_004: Page Boundary Crossing": [[10, "tc-inbound-sys-004-page-boundary-crossing"]], "TC_INBOUND_SYS_005: AxUSER Field Mapping": [[10, "tc-inbound-sys-005-axuser-field-mapping"]], "TC_INBOUND_SYS_006: System Ready Bypass": [[10, "tc-inbound-sys-006-system-ready-bypass"]], "4.2 TLBAppIn0 Test Cases": [[10, "tlbappin0-test-cases"]], "TC_INBOUND_APP0_001: BAR0/1 Translation": [[10, "tc-inbound-app0-001-bar0-1-translation"]], "TC_INBOUND_APP0_002: Multiple Instance Support": [[10, "tc-inbound-app0-002-multiple-instance-support"]], "TC_INBOUND_APP0_003: 16MB Page Size": [[10, "tc-inbound-app0-003-16mb-page-size"]], "TC_INBOUND_APP0_004: Non-Cacheable and QoSID": [[10, "tc-inbound-app0-004-non-cacheable-and-qosid"]], "4.3 TLBAppIn1 Test Cases": [[10, "tlbappin1-test-cases"]], "TC_INBOUND_APP1_001: BAR4/5 Translation": [[10, "tc-inbound-app1-001-bar4-5-translation"]], "TC_INBOUND_APP1_002: 8GB Page Size": [[10, "tc-inbound-app1-002-8gb-page-size"]], "TC_INBOUND_APP1_003: DRAM Mapping": [[10, "tc-inbound-app1-003-dram-mapping"]], "5. Outbound TLB Test Cases": [[10, "outbound-tlb-test-cases"]], "5.1 TLBSysOut0 Test Cases": [[10, "tlbsysout0-test-cases"]], "TC_OUTBOUND_SYS_001: DBI Access Translation": [[10, "tc-outbound-sys-001-dbi-access-translation"]], "TC_OUTBOUND_SYS_002: 64KB Page Size": [[10, "tc-outbound-sys-002-64kb-page-size"]], "TC_OUTBOUND_SYS_003: All 16 Entries": [[10, "tc-outbound-sys-003-all-16-entries"]], "5.2 TLBAppOut0 Test Cases": [[10, "tlbappout0-test-cases"]], "TC_OUTBOUND_APP0_001: High Address Translation (>=256TB)": [[10, "tc-outbound-app0-001-high-address-translation-256tb"]], "TC_OUTBOUND_APP0_002: Address Range Check": [[10, "tc-outbound-app0-002-address-range-check"]], "TC_OUTBOUND_APP0_003: 16TB Page Size": [[10, "tc-outbound-app0-003-16tb-page-size"]], "5.3 TLBAppOut1 Test Cases": [[10, "tlbappout1-test-cases"]], "TC_OUTBOUND_APP1_001: Low Address Translation (<256TB)": [[10, "tc-outbound-app1-001-low-address-translation-256tb"]], "TC_OUTBOUND_APP1_002: DBI Access from Application": [[10, "tc-outbound-app1-002-dbi-access-from-application"]], "6. MSI Relay Unit Test Cases": [[10, "msi-relay-unit-test-cases"]], "6.1 Register Access Tests": [[10, "register-access-tests"]], "TC_MSI_RELAY_001: MSI Receiver Write": [[10, "tc-msi-relay-001-msi-receiver-write"]], "TC_MSI_RELAY_002: MSI-X Table Configuration": [[10, "tc-msi-relay-002-msi-x-table-configuration"]], "TC_MSI_RELAY_003: Outstanding Count": [[10, "tc-msi-relay-003-outstanding-count"]], "6.2 MSI Generation Tests": [[10, "msi-generation-tests"]], "TC_MSI_RELAY_004: Basic MSI Generation": [[10, "tc-msi-relay-004-basic-msi-generation"]], "TC_MSI_RELAY_005: MSI-X Enable Control": [[10, "tc-msi-relay-005-msi-x-enable-control"]], "TC_MSI_RELAY_006: Global Mask Control": [[10, "tc-msi-relay-006-global-mask-control"]], "TC_MSI_RELAY_007: Vector Mask Control": [[10, "tc-msi-relay-007-vector-mask-control"]], "TC_MSI_RELAY_008: Invalid Entry Handling": [[10, "tc-msi-relay-008-invalid-entry-handling"]], "TC_MSI_RELAY_009: Multiple Pending Interrupts": [[10, "tc-msi-relay-009-multiple-pending-interrupts"]], "TC_MSI_RELAY_010: SetIP Signal": [[10, "tc-msi-relay-010-setip-signal"]], "TC_MSI_RELAY_011: All 16 Vectors": [[10, "tc-msi-relay-011-all-16-vectors"]], "7. Integration Test Cases": [[10, "integration-test-cases"]], "7.1 TLB + MSI Relay Integration": [[10, "tlb-msi-relay-integration"]], "TC_INTEGRATION_001: MSI-X Table Access via TLB": [[10, "tc-integration-001-msi-x-table-access-via-tlb"]], "TC_INTEGRATION_002: MSI Generation Through Fabric": [[10, "tc-integration-002-msi-generation-through-fabric"]], "7.2 Multiple TLB Integration": [[10, "multiple-tlb-integration"]], "TC_INTEGRATION_003: Concurrent TLB Operations": [[10, "tc-integration-003-concurrent-tlb-operations"]], "TC_INTEGRATION_004: Outbound + Inbound Round Trip": [[10, "tc-integration-004-outbound-inbound-round-trip"]], "8. Switch Test Cases": [[10, "switch-test-cases"]], "8.1 NOC-PCIE Switch Test Cases": [[10, "noc-pcie-switch-test-cases"]], "TC_SWITCH_NOC_PCIE_001: Address Routing Based on AxADDR[63:60]": [[10, "tc-switch-noc-pcie-001-address-routing-based-on-axaddr-63-60"]], "TC_SWITCH_NOC_PCIE_002: Status Register Special Routing": [[10, "tc-switch-noc-pcie-002-status-register-special-routing"]], "TC_SWITCH_NOC_PCIE_003: Isolation Support": [[10, "tc-switch-noc-pcie-003-isolation-support"]], "TC_SWITCH_NOC_PCIE_004: Inbound Enable Control": [[10, "tc-switch-noc-pcie-004-inbound-enable-control"]], "TC_SWITCH_NOC_PCIE_005: Bypass Path Routing": [[10, "tc-switch-noc-pcie-005-bypass-path-routing"]], "TC_SWITCH_NOC_PCIE_006: Address Conversion (64-bit to 52-bit)": [[10, "tc-switch-noc-pcie-006-address-conversion-64-bit-to-52-bit"]], "8.2 NOC-IO Switch Test Cases": [[10, "noc-io-switch-test-cases"]], "TC_SWITCH_NOC_IO_001: Local Resource Routing": [[10, "tc-switch-noc-io-001-local-resource-routing"]], "TC_SWITCH_NOC_IO_002: External NOC Routing": [[10, "tc-switch-noc-io-002-external-noc-routing"]], "TC_SWITCH_NOC_IO_003: High Address Routing (AxADDR[51:48])": [[10, "tc-switch-noc-io-003-high-address-routing-axaddr-51-48"]], "TC_SWITCH_NOC_IO_004: Timeout Detection": [[10, "tc-switch-noc-io-004-timeout-detection"]], "8.3 SMN-IO Switch Test Cases": [[10, "smn-io-switch-test-cases"]], "TC_SWITCH_SMN_IO_001: Address-Based Routing": [[10, "tc-switch-smn-io-001-address-based-routing"]], "TC_SWITCH_SMN_IO_002: SerDes Routing": [[10, "tc-switch-smn-io-002-serdes-routing"]], "TC_SWITCH_SMN_IO_003: External SMN Routing": [[10, "tc-switch-smn-io-003-external-smn-routing"]], "TC_SWITCH_SMN_IO_004: Timeout Detection": [[10, "tc-switch-smn-io-004-timeout-detection"]], "9. SII Block Test Cases": [[10, "sii-block-test-cases"]], "9.1 Register Access Tests": [[10, "id1"]], "TC_SII_001: Configuration Register Access": [[10, "tc-sii-001-configuration-register-access"]], "TC_SII_002: CII Tracking": [[10, "tc-sii-002-cii-tracking"]], "TC_SII_003: Bus/Device Number Assignment": [[10, "tc-sii-003-bus-device-number-assignment"]], "10. Config Register Block Test Cases": [[10, "config-register-block-test-cases"]], "10.1 Register Access Tests": [[10, "id2"]], "TC_CONFIG_REG_001: TLB Configuration Space Access": [[10, "tc-config-reg-001-tlb-configuration-space-access"]], "TC_CONFIG_REG_002: System Ready Register": [[10, "tc-config-reg-002-system-ready-register"]], "TC_CONFIG_REG_003: PCIE Enable Registers": [[10, "tc-config-reg-003-pcie-enable-registers"]], "TC_CONFIG_REG_004: Isolation Behavior": [[10, "tc-config-reg-004-isolation-behavior"]], "11. Clock & Reset Test Cases": [[10, "clock-reset-test-cases"]], "11.1 Clock Generation Tests": [[10, "clock-generation-tests"]], "TC_CLOCK_RESET_001: Reference Clock Generation": [[10, "tc-clock-reset-001-reference-clock-generation"]], "TC_CLOCK_RESET_002: PCIE Clock Generation": [[10, "tc-clock-reset-002-pcie-clock-generation"]], "11.2 Reset Sequence Tests": [[10, "reset-sequence-tests"]], "TC_CLOCK_RESET_003: Cold Reset Sequence": [[10, "tc-clock-reset-003-cold-reset-sequence"]], "TC_CLOCK_RESET_004: Warm Reset Sequence": [[10, "tc-clock-reset-004-warm-reset-sequence"]], "TC_CLOCK_RESET_005: Isolation Behavior": [[10, "tc-clock-reset-005-isolation-behavior"]], "12. PLL/CGM Test Cases": [[10, "pll-cgm-test-cases"]], "12.1 PLL Lock Tests": [[10, "pll-lock-tests"]], "TC_PLL_CGM_001: PLL Lock Sequence": [[10, "tc-pll-cgm-001-pll-lock-sequence"]], "TC_PLL_CGM_002: PLL Configuration": [[10, "tc-pll-cgm-002-pll-configuration"]], "13. PCIE PHY Test Cases": [[10, "pcie-phy-test-cases"]], "13.1 PHY Configuration Tests": [[10, "phy-configuration-tests"]], "TC_PHY_001: APB Configuration Access": [[10, "tc-phy-001-apb-configuration-access"]], "TC_PHY_002: AHB Firmware Download": [[10, "tc-phy-002-ahb-firmware-download"]], "TC_PHY_003: Lane Reversal Support": [[10, "tc-phy-003-lane-reversal-support"]], "14. External Interface Test Cases": [[10, "external-interface-test-cases"]], "14.1 NOC-N Interface Tests": [[10, "noc-n-interface-tests"]], "TC_EXTERNAL_NOC_001: Transaction Forwarding": [[10, "tc-external-noc-001-transaction-forwarding"]], "14.2 SMN-N Interface Tests": [[10, "smn-n-interface-tests"]], "TC_EXTERNAL_SMN_001: Transaction Forwarding": [[10, "tc-external-smn-001-transaction-forwarding"]], "15. Top-Level Integration Test Cases": [[10, "top-level-integration-test-cases"]], "15.1 Full Tile Integration": [[10, "full-tile-integration"]], "TC_TOP_LEVEL_001: Complete Reset Sequence": [[10, "tc-top-level-001-complete-reset-sequence"]], "TC_TOP_LEVEL_002: End-to-End Transaction Flow": [[10, "tc-top-level-002-end-to-end-transaction-flow"]], "TC_TOP_LEVEL_003: MSI End-to-End Flow": [[10, "tc-top-level-003-msi-end-to-end-flow"]], "TC_TOP_LEVEL_004: Isolation Sequence": [[10, "tc-top-level-004-isolation-sequence"]], "TC_TOP_LEVEL_005: Multiple Clock Domain Operation": [[10, "tc-top-level-005-multiple-clock-domain-operation"]], "16. End-to-End Test Cases": [[10, "end-to-end-test-cases"]], "16.1 Inbound Data Paths (PCIe \u2192 NOC/SMN)": [[10, "inbound-data-paths-pcie-noc-smn"]], "TC_E2E_INBOUND_001: PCIe Read \u2192 TLB App0 \u2192 NOC-N": [[10, "tc-e2e-inbound-001-pcie-read-tlb-app0-noc-n"]], "TC_E2E_INBOUND_002: PCIe Write \u2192 TLB App1 \u2192 NOC-N": [[10, "tc-e2e-inbound-002-pcie-write-tlb-app1-noc-n"]], "TC_E2E_INBOUND_003: PCIe \u2192 TLB Sys \u2192 SMN-N": [[10, "tc-e2e-inbound-003-pcie-tlb-sys-smn-n"]], "TC_E2E_INBOUND_004: PCIe Bypass App Path": [[10, "tc-e2e-inbound-004-pcie-bypass-app-path"]], "TC_E2E_INBOUND_005: PCIe Bypass Sys Path": [[10, "tc-e2e-inbound-005-pcie-bypass-sys-path"]], "16.2 Outbound Data Paths (NOC/SMN \u2192 PCIe)": [[10, "outbound-data-paths-noc-smn-pcie"]], "TC_E2E_OUTBOUND_001: NOC-N \u2192 TLB App Out0 \u2192 PCIe": [[10, "tc-e2e-outbound-001-noc-n-tlb-app-out0-pcie"]], "TC_E2E_OUTBOUND_002: SMN-N \u2192 TLB Sys Out0 \u2192 PCIe": [[10, "tc-e2e-outbound-002-smn-n-tlb-sys-out0-pcie"]], "TC_E2E_OUTBOUND_003: NOC-N \u2192 TLB App Out1 \u2192 PCIe DBI": [[10, "tc-e2e-outbound-003-noc-n-tlb-app-out1-pcie-dbi"]], "16.3 Configuration Paths (SMN \u2192 TLB/SII/MSI Config)": [[10, "configuration-paths-smn-tlb-sii-msi-config"]], "TC_E2E_CONFIG_001: SMN-N \u2192 TLB Config": [[10, "tc-e2e-config-001-smn-n-tlb-config"]], "TC_E2E_CONFIG_002: SMN-N \u2192 SII Config": [[10, "tc-e2e-config-002-smn-n-sii-config"]], "TC_E2E_CONFIG_003: SMN-N \u2192 MSI Relay Config": [[10, "tc-e2e-config-003-smn-n-msi-relay-config"]], "16.4 MSI Interrupt Flows": [[10, "msi-interrupt-flows"]], "TC_E2E_MSI_001: MSI Generation \u2192 NOC-N": [[10, "tc-e2e-msi-001-msi-generation-noc-n"]], "TC_E2E_MSI_002: Downstream MSI Input \u2192 Processing": [[10, "tc-e2e-msi-002-downstream-msi-input-processing"]], "16.5 Status Register Access": [[10, "status-register-access"]], "TC_E2E_STATUS_001: Status Register Read (Route 0xE)": [[10, "tc-e2e-status-001-status-register-read-route-0xe"]], "TC_E2E_STATUS_002: Status Register Disabled Access": [[10, "tc-e2e-status-002-status-register-disabled-access"]], "16.6 Isolation and Error Handling": [[10, "isolation-and-error-handling"]], "TC_E2E_ISOLATION_001: Global Isolation": [[10, "tc-e2e-isolation-001-global-isolation"]], "TC_E2E_ISOLATION_002: Config Access During Isolation": [[10, "tc-e2e-isolation-002-config-access-during-isolation"]], "16.7 Multi-Path Concurrent Traffic": [[10, "multi-path-concurrent-traffic"]], "TC_E2E_CONCURRENT_001: Simultaneous Inbound + Outbound": [[10, "tc-e2e-concurrent-001-simultaneous-inbound-outbound"]], "TC_E2E_CONCURRENT_002: Multiple TLB Simultaneous Access": [[10, "tc-e2e-concurrent-002-multiple-tlb-simultaneous-access"]], "16.8 Reset and Initialization Sequences": [[10, "reset-and-initialization-sequences"]], "TC_E2E_RESET_001: Cold Reset Sequence": [[10, "tc-e2e-reset-001-cold-reset-sequence"]], "TC_E2E_RESET_002: Warm Reset Sequence": [[10, "tc-e2e-reset-002-warm-reset-sequence"]], "16.9 Complete Transaction Flows": [[10, "complete-transaction-flows"]], "TC_E2E_FLOW_001: PCIe Memory Read \u2192 NOC \u2192 Memory \u2192 Response": [[10, "tc-e2e-flow-001-pcie-memory-read-noc-memory-response"]], "TC_E2E_FLOW_002: PCIe Memory Write \u2192 NOC \u2192 Memory \u2192 Completion": [[10, "tc-e2e-flow-002-pcie-memory-write-noc-memory-completion"]], "TC_E2E_FLOW_003: NOC Memory Read \u2192 PCIe Controller": [[10, "tc-e2e-flow-003-noc-memory-read-pcie-controller"]], "TC_E2E_FLOW_004: SMN Config Write \u2192 PCIe DBI": [[10, "tc-e2e-flow-004-smn-config-write-pcie-dbi"]], "16.10 Error Injection and Recovery": [[10, "error-injection-and-recovery"]], "TC_E2E_ERROR_001: Invalid TLB Entry": [[10, "tc-e2e-error-001-invalid-tlb-entry"]], "TC_E2E_ERROR_002: Timeout Handling": [[10, "tc-e2e-error-002-timeout-handling"]], "TC_E2E_ERROR_003: Address Decode Error": [[10, "tc-e2e-error-003-address-decode-error"]], "16.11 MSI-X End-to-End Flow": [[10, "msi-x-end-to-end-flow"]], "TC_E2E_MSIX_001: Complete MSI-X Interrupt Flow": [[10, "tc-e2e-msix-001-complete-msi-x-interrupt-flow"]], "TC_E2E_MSIX_002: Multiple Vector Interrupts": [[10, "tc-e2e-msix-002-multiple-vector-interrupts"]], "16.12 Clock Domain Crossing": [[10, "clock-domain-crossing"]], "TC_E2E_CDC_001: AXI Clock \u2192 PCIe Clock": [[10, "tc-e2e-cdc-001-axi-clock-pcie-clock"]], "16.13 Performance and Stress Tests": [[10, "performance-and-stress-tests"]], "TC_E2E_PERF_001: Maximum Throughput Test": [[10, "tc-e2e-perf-001-maximum-throughput-test"]], "TC_E2E_STRESS_001: Address Space Sweep": [[10, "tc-e2e-stress-001-address-space-sweep"]], "TC_E2E_STRESS_002: TLB Entry Exhaustion": [[10, "tc-e2e-stress-002-tlb-entry-exhaustion"]], "16.14 Power Management": [[10, "power-management"]], "TC_E2E_POWER_001: Isolation Mode Entry/Exit": [[10, "tc-e2e-power-001-isolation-mode-entry-exit"]], "16.15 System Integration Scenarios": [[10, "system-integration-scenarios"]], "TC_E2E_SYSTEM_001: Boot Sequence": [[10, "tc-e2e-system-001-boot-sequence"]], "TC_E2E_SYSTEM_002: Shutdown Sequence": [[10, "tc-e2e-system-002-shutdown-sequence"]], "TC_E2E_SYSTEM_003: Error Recovery Scenario": [[10, "tc-e2e-system-003-error-recovery-scenario"]], "16.16 Refactored Architecture Validation": [[10, "refactored-architecture-validation"]], "TC_E2E_REFACTOR_001: Function Callback Chain": [[10, "tc-e2e-refactor-001-function-callback-chain"]], "TC_E2E_REFACTOR_002: No Internal Sockets Remain": [[10, "tc-e2e-refactor-002-no-internal-sockets-remain"]], "17. Coverage Goals": [[10, "coverage-goals"]], "16. Coverage Goals": [[10, "id3"]], "16.1 Functional Coverage": [[10, "functional-coverage"]], "TLB Coverage": [[10, "tlb-coverage"]], "MSI Relay Coverage": [[10, "msi-relay-coverage"]], "Switch Coverage": [[10, "switch-coverage"]], "SII Coverage": [[10, "sii-coverage"]], "Config Register Coverage": [[10, "config-register-coverage"]], "Clock/Reset Coverage": [[10, "clock-reset-coverage"]], "PHY Coverage": [[10, "phy-coverage"]], "16.2 Code Coverage": [[10, "code-coverage"]], "16.3 Specification Coverage": [[10, "specification-coverage"]], "17. Test Infrastructure": [[10, "test-infrastructure"]], "9.1 Testbench Components": [[10, "testbench-components"]], "Stimulus Generator": [[10, "stimulus-generator"]], "Monitor": [[10, "monitor"]], "Reference Model": [[10, "reference-model"]], "9.2 Test Utilities": [[10, "test-utilities"]], "9.3 Test Configuration": [[10, "test-configuration"]], "18. Regression Testing": [[10, "regression-testing"]], "10.1 Regression Suite": [[10, "regression-suite"]], "10.2 Regression Criteria": [[10, "regression-criteria"]], "10.3 Continuous Integration": [[10, "continuous-integration"]], "Appendix A: Unit/Integration Test Case Summary (Sections 4-15)": [[10, "appendix-a-unit-integration-test-case-summary-sections-4-15"]], "Appendix A.2: End-to-End Test Case Summary (Section 16) \u2014 Implemented in Keranous_pcie_tileTest.cc": [[10, "appendix-a-2-end-to-end-test-case-summary-section-16-implemented-in-keranous-pcie-tiletest-cc"]], "Appendix B: Test Execution Plan": [[10, "appendix-b-test-execution-plan"]], "Phase 1: Unit Tests (Weeks 1-3)": [[10, "phase-1-unit-tests-weeks-1-3"]], "Phase 2: Functional Tests (Weeks 4-5)": [[10, "phase-2-functional-tests-weeks-4-5"]], "Phase 3: Integration Tests (Weeks 6-7)": [[10, "phase-3-integration-tests-weeks-6-7"]], "Phase 4: System Tests (Week 8)": [[10, "phase-4-system-tests-week-8"]], "Phase 5: Regression (Week 9)": [[10, "phase-5-regression-week-9"]], "VDK Integration Readiness": [[11, "vdk-integration-readiness"]], "VDK Integration Readiness Assessment": [[11, "vdk-integration-readiness-assessment"]], "\u2705 Strengths (Ready for VDK)": [[11, "strengths-ready-for-vdk"]], "1. SCML Compliance": [[11, "scml-compliance"]], "2. TLM2.0 Compliance": [[11, "tlm2-0-compliance"]], "3. Register Accuracy": [[11, "register-accuracy"]], "4. Functional Completeness": [[11, "functional-completeness"]], "\u26a0\ufe0f Critical Issues (Must Fix Before VDK)": [[11, "critical-issues-must-fix-before-vdk"]], "1. Switch Target Socket Registration \u274c CRITICAL": [[11, "switch-target-socket-registration-critical"]], "2. Missing PCIe Controller Interface \u274c CRITICAL": [[11, "missing-pcie-controller-interface-critical"]], "3. Incomplete Switch Routing Logic \u26a0\ufe0f HIGH PRIORITY": [[11, "incomplete-switch-routing-logic-high-priority"]], "4. Missing Timeout Implementation \u26a0\ufe0f MEDIUM PRIORITY": [[11, "missing-timeout-implementation-medium-priority"]], "5. Incomplete Signal Connections \u26a0\ufe0f MEDIUM PRIORITY": [[11, "incomplete-signal-connections-medium-priority"]], "\ud83d\udccb Recommended Enhancements (Nice to Have)": [[11, "recommended-enhancements-nice-to-have"]], "1. DMI Support": [[11, "dmi-support"]], "2. Quantum Keeper": [[11, "quantum-keeper"]], "3. Coverage Support": [[11, "coverage-support"]], "4. Debug Support": [[11, "debug-support"]], "5. Error Injection": [[11, "error-injection"]], "\ud83d\udd27 Required Fixes Checklist": [[11, "required-fixes-checklist"]], "Before VDK Integration:": [[11, "before-vdk-integration"]], "\ud83d\udcca Component Status": [[11, "component-status"]], "\ud83d\ude80 Integration Steps": [[11, "integration-steps"]], "Step 1: Fix Critical Issues (1-2 days)": [[11, "step-1-fix-critical-issues-1-2-days"]], "Step 2: Testing (2-3 days)": [[11, "step-2-testing-2-3-days"]], "Step 3: VDK Integration (1-2 days)": [[11, "step-3-vdk-integration-1-2-days"]], "Step 4: Validation (2-3 days)": [[11, "step-4-validation-2-3-days"]], "\ud83d\udcdd Recommendations": [[11, "recommendations"]], "\u2705 Conclusion": [[11, "conclusion"]], "Keraunos PCIe Tile - High-Level Design": [[4, "keraunos-pcie-tile-high-level-design"]], "1.3 Key Terms": [[4, "key-terms"]], "2. Architecture Overview": [[4, "architecture-overview"]], "2.1 Top-Level Architecture": [[4, "top-level-architecture"]], "2.2 Design Principles": [[4, "design-principles"]], "3. Detailed Block Diagram": [[4, "detailed-block-diagram"]], "3.1 Complete System Architecture": [[4, "complete-system-architecture"]], "4. Data Flow Paths": [[4, "data-flow-paths"]], "4.1 Inbound Data Flow (PCIe \u2192 NOC)": [[4, "inbound-data-flow-pcie-noc"]], "4.2 Outbound Data Flow (NOC \u2192 PCIe)": [[4, "outbound-data-flow-noc-pcie"]], "4.3 Configuration Access Flow (SMN \u2192 Config)": [[4, "configuration-access-flow-smn-config"]], "4.4 MSI Generation Flow": [[4, "msi-generation-flow"]], "4.5 CII Interrupt Flow": [[4, "cii-interrupt-flow"]], "5. Module Descriptions": [[4, "module-descriptions"]], "5.1 NOC-PCIE Switch": [[4, "noc-pcie-switch"]], "5.2 Translation Lookaside Buffers": [[4, "translation-lookaside-buffers"]], "5.3 MSI Relay Unit": [[4, "msi-relay-unit"]], "5.4 System Information Interface (SII)": [[4, "system-information-interface-sii"]], "6. Address Map": [[4, "address-map"]], "6.1 Inbound Address Routing": [[4, "inbound-address-routing"]], "6.2 Configuration Address Map": [[4, "configuration-address-map"]], "7. Clock and Reset Strategy": [[4, "clock-and-reset-strategy"]], "7.1 Reset Hierarchy": [[4, "reset-hierarchy"]], "7.2 Reset Effects": [[4, "reset-effects"]], "7.3 Isolation Sequence": [[4, "isolation-sequence"]], "8. Interface Specifications": [[4, "interface-specifications"]], "8.1 External TLM Sockets": [[4, "external-tlm-sockets"]], "8.2 Control and Status Signals": [[4, "control-and-status-signals"]], "9. Known Limitations and Findings": [[4, "known-limitations-and-findings"]], "9.1 Architecture Limitations": [[4, "architecture-limitations"]], "9.2 Documented Findings": [[4, "documented-findings"]], "10. Test Coverage Summary": [[4, "test-coverage-summary"]], "10.1 Test Suite Overview": [[4, "test-suite-overview"]], "10.2 Coverage Metrics": [[4, "coverage-metrics"]], "11. References": [[4, "references"]], "11.1 Related Documentation": [[4, "related-documentation"]], "11.2 Source Code Organization": [[4, "source-code-organization"]]}, "indexentries": {}})