abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 1039866085
maxLevel = 4
n849 is replaced by n393 with estimated error 0
error = 0
area = 2736
delay = 69.4
#gates = 1119
output circuit appNtk/c7552_1_0_2736_69.4.blif
time = 32342512 us
--------------- round 2 ---------------
seed = 987902126
maxLevel = 4
n770 is replaced by n516 with estimated error 2e-05
error = 2e-05
area = 2719
delay = 69.4
#gates = 1112
output circuit appNtk/c7552_2_2e-05_2719_69.4.blif
time = 62224595 us
--------------- round 3 ---------------
seed = 1792890143
maxLevel = 4
n850 is replaced by n426 with estimated error 3e-05
error = 3e-05
area = 2710
delay = 69.4
#gates = 1108
output circuit appNtk/c7552_3_3e-05_2710_69.4.blif
time = 87118956 us
--------------- round 4 ---------------
seed = 134222211
maxLevel = 4
n772 is replaced by one with estimated error 3e-05
error = 3e-05
area = 2705
delay = 69.4
#gates = 1106
output circuit appNtk/c7552_4_3e-05_2705_69.4.blif
time = 113927677 us
--------------- round 5 ---------------
seed = 2618732102
maxLevel = 4
n852 is replaced by n457 with estimated error 6e-05
error = 6e-05
area = 2703
delay = 69.4
#gates = 1105
output circuit appNtk/c7552_5_6e-05_2703_69.4.blif
time = 160012431 us
--------------- round 6 ---------------
seed = 2888114287
maxLevel = 4
n688 is replaced by n697 with estimated error 4e-05
error = 4e-05
area = 2701
delay = 69.4
#gates = 1104
output circuit appNtk/c7552_6_4e-05_2701_69.4.blif
time = 184894501 us
--------------- round 7 ---------------
seed = 220794192
maxLevel = 4
n854 is replaced by n684 with estimated error 9e-05
error = 9e-05
area = 2696
delay = 69.4
#gates = 1102
output circuit appNtk/c7552_7_9e-05_2696_69.4.blif
time = 210404045 us
--------------- round 8 ---------------
seed = 2660541958
maxLevel = 4
n695 is replaced by n945 with estimated error 0.00012
error = 0.00012
area = 2689
delay = 69.4
#gates = 1099
output circuit appNtk/c7552_8_0.00012_2689_69.4.blif
time = 239743087 us
--------------- round 9 ---------------
seed = 1586640948
maxLevel = 4
n1169 is replaced by one with estimated error 0.00015
error = 0.00015
area = 2680
delay = 69.4
#gates = 1096
output circuit appNtk/c7552_9_0.00015_2680_69.4.blif
time = 263091310 us
--------------- round 10 ---------------
seed = 2438660874
maxLevel = 4
n822 is replaced by n405 with estimated error 0.00014
error = 0.00014
area = 2674
delay = 69.4
#gates = 1094
output circuit appNtk/c7552_10_0.00014_2674_69.4.blif
time = 283701269 us
--------------- round 11 ---------------
seed = 963073818
maxLevel = 4
n825 is replaced by n676 with estimated error 0.00027
error = 0.00027
area = 2666
delay = 69.4
#gates = 1091
output circuit appNtk/c7552_11_0.00027_2666_69.4.blif
time = 304907370 us
--------------- round 12 ---------------
seed = 1811960390
maxLevel = 4
n827 is replaced by n458 with estimated error 0.0002
error = 0.0002
area = 2659
delay = 69.4
#gates = 1088
output circuit appNtk/c7552_12_0.0002_2659_69.4.blif
time = 324185273 us
--------------- round 13 ---------------
seed = 4044848188
maxLevel = 4
n1391 is replaced by n494 with estimated error 0.00027
error = 0.00027
area = 2656
delay = 69.4
#gates = 1086
output circuit appNtk/c7552_13_0.00027_2656_69.4.blif
time = 345779029 us
--------------- round 14 ---------------
seed = 164409220
maxLevel = 4
n1335 is replaced by n1230 with estimated error 0.00023
error = 0.00023
area = 2653
delay = 69.4
#gates = 1084
output circuit appNtk/c7552_14_0.00023_2653_69.4.blif
time = 374754553 us
--------------- round 15 ---------------
seed = 969552594
maxLevel = 4
n1136 is replaced by n1144 with estimated error 0.00034
error = 0.00034
area = 2650
delay = 69.4
#gates = 1083
output circuit appNtk/c7552_15_0.00034_2650_69.4.blif
time = 403198215 us
--------------- round 16 ---------------
seed = 556376930
maxLevel = 4
n1187 is replaced by n593 with estimated error 0.00032
error = 0.00032
area = 2648
delay = 69.4
#gates = 1082
output circuit appNtk/c7552_16_0.00032_2648_69.4.blif
time = 430716750 us
--------------- round 17 ---------------
seed = 2516237244
maxLevel = 4
n819 is replaced by n953 with estimated error 0.0003
error = 0.0003
area = 2644
delay = 69.4
#gates = 1081
output circuit appNtk/c7552_17_0.0003_2644_69.4.blif
time = 458769920 us
--------------- round 18 ---------------
seed = 1652527580
maxLevel = 4
n820 is replaced by n789 with estimated error 0.00026
error = 0.00026
area = 2641
delay = 69.4
#gates = 1080
output circuit appNtk/c7552_18_0.00026_2641_69.4.blif
time = 484456114 us
--------------- round 19 ---------------
seed = 625622606
maxLevel = 4
n851 is replaced by n687 with estimated error 0.00028
error = 0.00028
area = 2638
delay = 69.4
#gates = 1078
output circuit appNtk/c7552_19_0.00028_2638_69.4.blif
time = 515950434 us
--------------- round 20 ---------------
seed = 3738075965
maxLevel = 4
n823 is replaced by n868 with estimated error 0.00028
error = 0.00028
area = 2636
delay = 69.4
#gates = 1077
output circuit appNtk/c7552_20_0.00028_2636_69.4.blif
time = 538367579 us
--------------- round 21 ---------------
seed = 580644279
maxLevel = 4
n868 is replaced by zero with estimated error 0.00032
error = 0.00032
area = 2634
delay = 69.4
#gates = 1076
output circuit appNtk/c7552_21_0.00032_2634_69.4.blif
time = 560424309 us
--------------- round 22 ---------------
seed = 3419468757
maxLevel = 4
n828 is replaced by n401 with estimated error 0.00041
error = 0.00041
area = 2631
delay = 69.4
#gates = 1075
output circuit appNtk/c7552_22_0.00041_2631_69.4.blif
time = 582694418 us
--------------- round 23 ---------------
seed = 1446213986
maxLevel = 4
n829 is replaced by n809 with estimated error 0.00063
error = 0.00063
area = 2627
delay = 69.4
#gates = 1074
output circuit appNtk/c7552_23_0.00063_2627_69.4.blif
time = 605442422 us
--------------- round 24 ---------------
seed = 4126534400
maxLevel = 4
n871 is replaced by n1105 with inverter with estimated error 0.00057
error = 0.00057
area = 2624
delay = 69.4
#gates = 1073
output circuit appNtk/c7552_24_0.00057_2624_69.4.blif
time = 628193419 us
--------------- round 25 ---------------
seed = 2892474681
maxLevel = 4
n855 is replaced by n681 with estimated error 0.00068
error = 0.00068
area = 2620
delay = 69.4
#gates = 1072
output circuit appNtk/c7552_25_0.00068_2620_69.4.blif
time = 651589218 us
--------------- round 26 ---------------
seed = 625429118
maxLevel = 4
n808 is replaced by n667 with estimated error 0.00071
error = 0.00071
area = 2617
delay = 69.4
#gates = 1071
output circuit appNtk/c7552_26_0.00071_2617_69.4.blif
time = 673899851 us
--------------- round 27 ---------------
seed = 2884776499
maxLevel = 4
n809 is replaced by n642 with estimated error 0.00093
error = 0.00093
area = 2614
delay = 69.4
#gates = 1070
output circuit appNtk/c7552_27_0.00093_2614_69.4.blif
time = 696484142 us
--------------- round 28 ---------------
seed = 3346611915
maxLevel = 4
exceed error bound
