{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615821852521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615821852522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 15 12:24:12 2021 " "Processing started: Mon Mar 15 12:24:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615821852522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615821852522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFT -c FFT " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFT -c FFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615821852522 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615821853037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615821853037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x X computeMatrix.sv(3) " "Verilog HDL Declaration information at computeMatrix.sv(3): object \"x\" differs only in case from object \"X\" in the same scope" {  } { { "computeMatrix.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/computeMatrix.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615821865852 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" divbyN.sv(14) " "Verilog HDL syntax error at divbyN.sv(14) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "divbyN.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/divbyN.sv" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1615821865853 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier divbyN.sv(18) " "Verilog HDL syntax error at divbyN.sv(18) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "divbyN.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/divbyN.sv" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1615821865853 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" divbyN.sv(27) " "Verilog HDL syntax error at divbyN.sv(27) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "divbyN.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/divbyN.sv" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1615821865853 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "divbyN divbyN.sv(3) " "Ignored design unit \"divbyN\" at divbyN.sv(3) due to previous errors" {  } { { "divbyN.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/divbyN.sv" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1615821865853 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" FFT.sv(23) " "Verilog HDL syntax error at FFT.sv(23) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FFT.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/FFT.sv" 23 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1615821865854 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier FFT.sv(23) " "Verilog HDL syntax error at FFT.sv(23) near text: \")\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FFT.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/FFT.sv" 23 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1615821865854 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" FFT.sv(28) " "Verilog HDL syntax error at FFT.sv(28) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FFT.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/FFT.sv" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1615821865854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x X FFT.sv(11) " "Verilog HDL Declaration information at FFT.sv(11): object \"x\" differs only in case from object \"X\" in the same scope" {  } { { "FFT.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/FFT.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615821865854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "xe Xe FFT.sv(14) " "Verilog HDL Declaration information at FFT.sv(14): object \"xe\" differs only in case from object \"Xe\" in the same scope" {  } { { "FFT.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/FFT.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615821865854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "xo Xo FFT.sv(14) " "Verilog HDL Declaration information at FFT.sv(14): object \"xo\" differs only in case from object \"Xo\" in the same scope" {  } { { "FFT.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/FFT.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615821865854 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FFT FFT.sv(10) " "Ignored design unit \"FFT\" at FFT.sv(10) due to previous errors" {  } { { "FFT.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/FFT.sv" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1615821865854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x X FFT.sv(35) " "Verilog HDL Declaration information at FFT.sv(35): object \"x\" differs only in case from object \"X\" in the same scope" {  } { { "FFT.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/FFT.sv" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615821865854 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "iFFT FFT.sv(34) " "Ignored design unit \"iFFT\" at FFT.sv(34) due to previous errors" {  } { { "FFT.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/FFT.sv" 34 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1615821865854 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" FFT.sv(55) " "Verilog HDL syntax error at FFT.sv(55) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FFT.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/FFT.sv" 55 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1615821865854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x X FFT.sv(52) " "Verilog HDL Declaration information at FFT.sv(52): object \"x\" differs only in case from object \"X\" in the same scope" {  } { { "FFT.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/FFT.sv" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615821865855 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "RecursiveFFT FFT.sv(49) " "Ignored design unit \"RecursiveFFT\" at FFT.sv(49) due to previous errors" {  } { { "FFT.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/FFT.sv" 49 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1615821865855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.sv 0 0 " "Found 0 design units, including 0 entities, in source file fft.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615821865855 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "swap swap.sv(1) " "Verilog HDL error at swap.sv(1): module \"swap\" cannot be declared more than once" {  } { { "swap.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/swap.sv" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1615821865856 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "swap swap.sv(1) " "HDL info at swap.sv(1): see declaration for object \"swap\"" {  } { { "swap.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/swap.sv" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615821865857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swap.sv 0 0 " "Found 0 design units, including 0 entities, in source file swap.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615821865857 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "invN invN.sv(1) " "Verilog HDL error at invN.sv(1): module \"invN\" cannot be declared more than once" {  } { { "invN.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/invN.sv" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1615821865858 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "invN invN.sv(1) " "HDL info at invN.sv(1): see declaration for object \"invN\"" {  } { { "invN.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/invN.sv" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615821865858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invn.sv 0 0 " "Found 0 design units, including 0 entities, in source file invn.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615821865858 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "butterfly butterfly.sv(1) " "Verilog HDL error at butterfly.sv(1): module \"butterfly\" cannot be declared more than once" {  } { { "butterfly.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/butterfly.sv" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1615821865860 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "butterfly butterfly.sv(1) " "HDL info at butterfly.sv(1): see declaration for object \"butterfly\"" {  } { { "butterfly.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/butterfly.sv" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615821865860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterfly.sv 0 0 " "Found 0 design units, including 0 entities, in source file butterfly.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615821865860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x X computeMatrix.sv(3) " "Verilog HDL Declaration information at computeMatrix.sv(3): object \"x\" differs only in case from object \"X\" in the same scope" {  } { { "computeMatrix.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/computeMatrix.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615821865861 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "computeMatrix computeMatrix.sv(1) " "Verilog HDL error at computeMatrix.sv(1): module \"computeMatrix\" cannot be declared more than once" {  } { { "computeMatrix.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/computeMatrix.sv" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1615821865861 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "computeMatrix computeMatrix.sv(1) " "HDL info at computeMatrix.sv(1): see declaration for object \"computeMatrix\"" {  } { { "computeMatrix.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/computeMatrix.sv" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615821865861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computematrix.sv 0 0 " "Found 0 design units, including 0 entities, in source file computematrix.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615821865861 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "invN invN.sv(1) " "Verilog HDL error at invN.sv(1): module \"invN\" cannot be declared more than once" {  } { { "invN.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/invN.sv" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1615821865863 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "invN invN.sv(1) " "HDL info at invN.sv(1): see declaration for object \"invN\"" {  } { { "invN.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/invN.sv" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615821865863 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" divbyN.sv(14) " "Verilog HDL syntax error at divbyN.sv(14) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "divbyN.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/divbyN.sv" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1615821865863 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier divbyN.sv(18) " "Verilog HDL syntax error at divbyN.sv(18) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "divbyN.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/divbyN.sv" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1615821865863 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" divbyN.sv(27) " "Verilog HDL syntax error at divbyN.sv(27) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "divbyN.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/divbyN.sv" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1615821865863 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "divbyN divbyN.sv(3) " "Ignored design unit \"divbyN\" at divbyN.sv(3) due to previous errors" {  } { { "divbyN.sv" "" { Text "C:/Users/Jeff/Documents/GitHub/FFT/verilog/divbyN.sv" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1615821865863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divbyn.sv 0 0 " "Found 0 design units, including 0 entities, in source file divbyn.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615821865864 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jeff/Documents/GitHub/FFT/verilog/output_files/FFT.map.smsg " "Generated suppressed messages file C:/Users/Jeff/Documents/GitHub/FFT/verilog/output_files/FFT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615821865890 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615821865990 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 15 12:24:25 2021 " "Processing ended: Mon Mar 15 12:24:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615821865990 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615821865990 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615821865990 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615821865990 ""}
