

================================================================
== Vivado HLS Report for 'conv_2d_large_cl'
================================================================
* Date:           Tue Mar  2 23:01:26 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.231|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  731628|  1526604|  731628|  1526604|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+------+------+------+------+---------+
        |                                 |                      |   Latency   |   Interval  | Pipeline|
        |             Instance            |        Module        |  min |  max |  min |  max |   Type  |
        +---------------------------------+----------------------+------+------+------+------+---------+
        |grp_dense_large_rf_gt_ni_fu_132  |dense_large_rf_gt_ni  |  4163|  8771|  4163|  8771|   none  |
        |grp_im2col_2d_cl_fu_142          |im2col_2d_cl          |   113|   209|   113|   209|   none  |
        +---------------------------------+----------------------+------+------+------+------+---------+

        * Loop: 
        +---------------+--------+---------+----------------+-----------+-----------+------+----------+
        |               |      Latency     |    Iteration   |  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max   |     Latency    |  achieved |   target  | Count| Pipelined|
        +---------------+--------+---------+----------------+-----------+-----------+------+----------+
        |- HeightLoop   |  731627|  1526603| 56279 ~ 117431 |          -|          -|    13|    no    |
        | + WidthLoop   |   56277|   117429|   4329 ~ 9033  |          -|          -|    13|    no    |
        |  ++ FiltLoop  |      48|       48|               3|          -|          -|    16|    no    |
        +---------------+--------+---------+----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    111|
|FIFO             |        -|      -|      -|      -|
|Instance         |        1|      1|    480|   1075|
|Memory           |        0|      -|     56|     11|
|Multiplexer      |        -|      -|      -|    170|
|Register         |        -|      -|     92|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        1|      1|    628|   1367|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      1|      2|      9|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------+----------------------+---------+-------+-----+-----+
    |grp_dense_large_rf_gt_ni_fu_132  |dense_large_rf_gt_ni  |        1|      1|  356|  723|
    |grp_im2col_2d_cl_fu_142          |im2col_2d_cl          |        0|      0|  124|  352|
    +---------------------------------+----------------------+---------+-------+-----+-----+
    |Total                            |                      |        1|      1|  480| 1075|
    +---------------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+-----------------------------+---------+----+----+------+-----+------+-------------+
    |     Memory     |            Module           | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-----------------------------+---------+----+----+------+-----+------+-------------+
    |data_col_V_U    |conv_2d_large_cl_data_col_V  |        0|  28|   7|    32|   14|     1|          448|
    |res_V_assign_U  |dense_large_rf_gt_ni_acc_V   |        0|  28|   4|    16|   14|     1|          224|
    +----------------+-----------------------------+---------+----+----+------+-----+------+-------------+
    |Total           |                             |        0|  56|  11|    48|   28|     2|          672|
    +----------------+-----------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_8_fu_165_p2       |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_177_p2       |     +    |      0|  0|  13|           4|           1|
    |k_1_fu_205_p2       |     +    |      0|  0|  15|           5|           1|
    |next_mul_fu_153_p2  |     +    |      0|  0|  12|          12|           8|
    |tmp1_fu_211_p2      |     +    |      0|  0|  15|           9|           9|
    |tmp_84_fu_220_p2    |     +    |      0|  0|  12|          12|          12|
    |tmp_83_fu_199_p2    |   icmp   |      0|  0|  11|           5|           6|
    |tmp_fu_159_p2       |   icmp   |      0|  0|   9|           4|           3|
    |tmp_s_fu_171_p2     |   icmp   |      0|  0|   9|           4|           3|
    |ap_block_state1     |    or    |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 111|          60|          45|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  47|         10|    1|         10|
    |ap_done                |   9|          2|    1|          2|
    |data_col_V_address0    |  15|          3|    5|         15|
    |data_col_V_ce0         |  15|          3|    1|          3|
    |data_col_V_we0         |   9|          2|    1|          2|
    |i_reg_85               |   9|          2|    4|          8|
    |j_reg_109              |   9|          2|    4|          8|
    |k_reg_121              |   9|          2|    5|         10|
    |phi_mul_reg_97         |   9|          2|   12|         24|
    |res_V_assign_address0  |  15|          3|    4|         12|
    |res_V_assign_ce0       |  15|          3|    1|          3|
    |res_V_assign_we0       |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 170|         36|   40|         99|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   9|   0|    9|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |grp_dense_large_rf_gt_ni_fu_132_ap_start_reg  |   1|   0|    1|          0|
    |grp_im2col_2d_cl_fu_142_ap_start_reg          |   1|   0|    1|          0|
    |i_8_reg_243                                   |   4|   0|    4|          0|
    |i_reg_85                                      |   4|   0|    4|          0|
    |j_1_reg_251                                   |   4|   0|    4|          0|
    |j_reg_109                                     |   4|   0|    4|          0|
    |k_1_reg_264                                   |   5|   0|    5|          0|
    |k_reg_121                                     |   5|   0|    5|          0|
    |next_mul_reg_235                              |  12|   0|   12|          0|
    |phi_mul_reg_97                                |  12|   0|   12|          0|
    |res_V_assign_load_reg_279                     |  14|   0|   14|          0|
    |tmp_128_cast_cast_reg_256                     |   4|   0|    9|          5|
    |tmp_84_reg_269                                |  12|   0|   12|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |  92|   0|   97|          5|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------+-----+-----+------------+------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | conv_2d_large_cl | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | conv_2d_large_cl | return value |
|ap_start         |  in |    1| ap_ctrl_hs | conv_2d_large_cl | return value |
|ap_done          | out |    1| ap_ctrl_hs | conv_2d_large_cl | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | conv_2d_large_cl | return value |
|ap_idle          | out |    1| ap_ctrl_hs | conv_2d_large_cl | return value |
|ap_ready         | out |    1| ap_ctrl_hs | conv_2d_large_cl | return value |
|data_V_address0  | out |   11|  ap_memory |      data_V      |     array    |
|data_V_ce0       | out |    1|  ap_memory |      data_V      |     array    |
|data_V_q0        |  in |   14|  ap_memory |      data_V      |     array    |
|res_V_address0   | out |   12|  ap_memory |       res_V      |     array    |
|res_V_ce0        | out |    1|  ap_memory |       res_V      |     array    |
|res_V_we0        | out |    1|  ap_memory |       res_V      |     array    |
|res_V_d0         | out |   14|  ap_memory |       res_V      |     array    |
+-----------------+-----+-----+------------+------------------+--------------+

