{
    "code": "module TopModule (\n    input  logic [2:0] in,   // 3-bit input vector, unsigned representation\n    output logic [1:0] out   // 2-bit output, unsigned representation\n);\n\nalways @(*) begin\n    case (in)\n        3'b000: out = 2'b00;\n        3'b001: out = 2'b01;\n        3'b010: out = 2'b01;\n        3'b011: out = 2'b10;\n        3'b100: out = 2'b01;\n        3'b101: out = 2'b10;\n        3'b110: out = 2'b10;\n        3'b111: out = 2'b11;\n        default: out = 2'b00; // Handle unexpected cases\n    endcase\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}