{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"merge"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"merge.B0"
          , "children":
          [
            {
              "type":"inst"
              , "id":17
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":205
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_start"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":18
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":205
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_end"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":19
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":205
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"b_start"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":20
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":205
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"b_end"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":60
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":61
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"8"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"merge.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"merge.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":21
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":18
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced non-aligned cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"2"
                  , "Latency":"141"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":22
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":18
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced non-aligned cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"2"
                  , "Latency":"141"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":23
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":19
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced non-aligned cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"144"
                  , "Latency":"141"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":24
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":19
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced non-aligned cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"144"
                  , "Latency":"141"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":62
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":82
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"63"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":63
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"287"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"287"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"merge.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"3"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":7
          , "name":"merge.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":8
          , "name":"merge.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":9
          , "name":"merge.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":25
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":18
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced non-aligned cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"2"
                  , "Latency":"141"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":26
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":18
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced non-aligned cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"2"
                  , "Latency":"141"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":27
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":19
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced non-aligned cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"144"
                  , "Latency":"141"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":28
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":19
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced non-aligned cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"144"
                  , "Latency":"141"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":64
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":82
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"65"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":65
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"287"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"287"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":10
          , "name":"merge.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":29
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":18
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced non-aligned cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"2"
                  , "Latency":"141"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":30
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":18
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced non-aligned cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"2"
                  , "Latency":"141"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":31
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":19
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced non-aligned cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"144"
                  , "Latency":"141"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":32
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":19
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced non-aligned cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"144"
                  , "Latency":"141"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":66
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":82
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"67"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":67
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"287"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"287"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":11
          , "name":"merge.B8"
          , "children":
          [
            {
              "type":"inst"
              , "id":33
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":31
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"ab_rows_local"
                  , "Start Cycle":"3"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":34
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":31
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"ab_rows_local"
                  , "Start Cycle":"3"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":35
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":32
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"ab_cols_local"
                  , "Start Cycle":"8"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":36
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":32
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"ab_cols_local"
                  , "Start Cycle":"8"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":37
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":31
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"ab_rows_local"
                  , "Start Cycle":"3"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":38
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":31
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"ab_rows_local"
                  , "Start Cycle":"3"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":39
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":32
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"ab_cols_local"
                  , "Start Cycle":"8"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":40
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":32
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"ab_cols_local"
                  , "Start Cycle":"8"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":68
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":139
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"69"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":69
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"16"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"16"
              , "II":"0"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":12
          , "name":"merge.B9"
          , "children":
          [
            {
              "type":"inst"
              , "id":41
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":31
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"ab_rows_local"
                  , "Start Cycle":"1"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":42
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":147
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"ab_rows_local"
                  , "Start Cycle":"1"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":43
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":32
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"ab_cols_local"
                  , "Start Cycle":"6"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":44
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":32
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"ab_cols_local"
                  , "Start Cycle":"6"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":45
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":155
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"ab_cols_local"
                  , "Start Cycle":"11"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":46
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":154
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"18"
                  , "Latency":"32"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":47
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":143
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"50"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":70
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":71
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"52"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"52"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":13
          , "name":"merge.B10"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":14
          , "name":"merge.B11"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":15
          , "name":"merge.B12"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":16
          , "name":"merge.B13"
          , "children":
          [
            {
              "type":"inst"
              , "id":48
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":213
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_end"
                  , "Start Cycle":"1"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":49
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":214
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"b_end"
                  , "Start Cycle":"1"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":50
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":228
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_start"
                  , "Start Cycle":"1"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":51
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":229
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"b_start"
                  , "Start Cycle":"1"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":52
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":239
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_end"
                  , "Start Cycle":"5"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":53
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":239
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_start"
                  , "Start Cycle":"5"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":54
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":240
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"b_end"
                  , "Start Cycle":"6"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":55
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":240
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"b_start"
                  , "Start Cycle":"6"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":56
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":252
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"15"
                  , "Latency":"134"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":57
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":253
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"15"
                  , "Latency":"134"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":58
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":252
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"ab_rows_local"
                  , "Start Cycle":"150"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":59
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/merge_path.cl"
                    , "line":253
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"ab_cols_local"
                  , "Start Cycle":"150"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":72
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":73
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"155"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"155"
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":74
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":75
              , "name":"a_start"
              , "debug":
              [
                [
                  {
                    "filename":"merge_path.cl"
                    , "line":203
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"4 bytes"
                  , "Implemented size":"4 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"1 word"
                  , "Number of replicates":"1"
                  , "Number of private copies":"8"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups"
                    }
                    , {
                      "type":"text"
                      , "text":"Running memory at 2x clock to support more concurrent ports"
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":80
              , "name":"a_end"
              , "debug":
              [
                [
                  {
                    "filename":"merge_path.cl"
                    , "line":203
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"4 bytes"
                  , "Implemented size":"4 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"1 word"
                  , "Number of replicates":"1"
                  , "Number of private copies":"8"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups"
                    }
                    , {
                      "type":"text"
                      , "text":"Running memory at 2x clock to support more concurrent ports"
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":85
              , "name":"b_start"
              , "debug":
              [
                [
                  {
                    "filename":"merge_path.cl"
                    , "line":203
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"4 bytes"
                  , "Implemented size":"4 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"1 word"
                  , "Number of replicates":"1"
                  , "Number of private copies":"8"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups"
                    }
                    , {
                      "type":"text"
                      , "text":"Running memory at 2x clock to support more concurrent ports"
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":90
              , "name":"b_end"
              , "debug":
              [
                [
                  {
                    "filename":"merge_path.cl"
                    , "line":203
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"4 bytes"
                  , "Implemented size":"4 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"1 word"
                  , "Number of replicates":"1"
                  , "Number of private copies":"8"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups"
                    }
                    , {
                      "type":"text"
                      , "text":"Running memory at 2x clock to support more concurrent ports"
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":95
              , "name":"ab_cols_local"
              , "debug":
              [
                [
                  {
                    "filename":"merge_path.cl"
                    , "line":200
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"1024 bytes"
                  , "Implemented size":"7168 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"256 words"
                  , "Number of replicates":"7"
                  , "Number of private copies":"8"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups"
                    }
                    , {
                      "type":"text"
                      , "text":"For each bank, 7 replicates were created to efficiently support multiple accesses"
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":105
              , "name":"ab_rows_local"
              , "debug":
              [
                [
                  {
                    "filename":"merge_path.cl"
                    , "line":201
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"1024 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"256 words"
                  , "Number of replicates":"2"
                  , "Number of private copies":"8"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"For each replicate, 8 private copies were created to efficiently support multiple simultaneous workgroups"
                    }
                    , {
                      "type":"text"
                      , "text":"For each bank, 2 replicates were created to efficiently support multiple accesses"
                    }
                    , {
                      "type":"text"
                      , "text":"Running memory at 2x clock to support more concurrent ports"
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":114
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"1"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":75
      , "to":53
    }
    , {
      "from":17
      , "to":75
    }
    , {
      "from":50
      , "to":75
    }
    , {
      "from":80
      , "to":52
    }
    , {
      "from":18
      , "to":80
    }
    , {
      "from":48
      , "to":80
    }
    , {
      "from":85
      , "to":55
    }
    , {
      "from":19
      , "to":85
    }
    , {
      "from":51
      , "to":85
    }
    , {
      "from":90
      , "to":54
    }
    , {
      "from":20
      , "to":90
    }
    , {
      "from":49
      , "to":90
    }
    , {
      "from":95
      , "to":35
    }
    , {
      "from":95
      , "to":36
    }
    , {
      "from":95
      , "to":39
    }
    , {
      "from":95
      , "to":40
    }
    , {
      "from":95
      , "to":43
    }
    , {
      "from":95
      , "to":44
    }
    , {
      "from":95
      , "to":45
    }
    , {
      "from":59
      , "to":95
    }
    , {
      "from":105
      , "to":33
    }
    , {
      "from":105
      , "to":34
    }
    , {
      "from":105
      , "to":37
    }
    , {
      "from":105
      , "to":38
    }
    , {
      "from":105
      , "to":41
    }
    , {
      "from":105
      , "to":42
    }
    , {
      "from":58
      , "to":105
    }
    , {
      "from":17
      , "to":61
    }
    , {
      "from":18
      , "to":61
    }
    , {
      "from":19
      , "to":61
    }
    , {
      "from":20
      , "to":61
    }
    , {
      "from":61
      , "to":4
    }
    , {
      "from":63
      , "to":62
    }
    , {
      "from":4
      , "to":62
    }
    , {
      "from":21
      , "to":63
    }
    , {
      "from":22
      , "to":63
    }
    , {
      "from":23
      , "to":63
    }
    , {
      "from":24
      , "to":63
    }
    , {
      "from":61
      , "to":6
    }
    , {
      "from":6
      , "to":7
    }
    , {
      "from":6
      , "to":8
    }
    , {
      "from":65
      , "to":64
    }
    , {
      "from":8
      , "to":64
    }
    , {
      "from":25
      , "to":65
    }
    , {
      "from":26
      , "to":65
    }
    , {
      "from":27
      , "to":65
    }
    , {
      "from":28
      , "to":65
    }
    , {
      "from":67
      , "to":66
    }
    , {
      "from":7
      , "to":66
    }
    , {
      "from":29
      , "to":67
    }
    , {
      "from":30
      , "to":67
    }
    , {
      "from":31
      , "to":67
    }
    , {
      "from":32
      , "to":67
    }
    , {
      "from":69
      , "to":68
    }
    , {
      "from":73
      , "to":68
    }
    , {
      "from":35
      , "to":69
    }
    , {
      "from":36
      , "to":69
    }
    , {
      "from":39
      , "to":69
    }
    , {
      "from":40
      , "to":69
    }
    , {
      "from":69
      , "to":70
    }
    , {
      "from":45
      , "to":71
    }
    , {
      "from":46
      , "to":71
    }
    , {
      "from":47
      , "to":71
    }
    , {
      "from":63
      , "to":13
    }
    , {
      "from":65
      , "to":14
    }
    , {
      "from":67
      , "to":15
    }
    , {
      "from":15
      , "to":72
    }
    , {
      "from":14
      , "to":72
    }
    , {
      "from":13
      , "to":72
    }
    , {
      "from":48
      , "to":73
    }
    , {
      "from":49
      , "to":73
    }
    , {
      "from":50
      , "to":73
    }
    , {
      "from":51
      , "to":73
    }
    , {
      "from":52
      , "to":73
    }
    , {
      "from":53
      , "to":73
    }
    , {
      "from":54
      , "to":73
    }
    , {
      "from":55
      , "to":73
    }
    , {
      "from":56
      , "to":73
    }
    , {
      "from":57
      , "to":73
    }
    , {
      "from":58
      , "to":73
    }
    , {
      "from":59
      , "to":73
    }
    , {
      "from":60
      , "to":17
    }
    , {
      "from":60
      , "to":18
    }
    , {
      "from":60
      , "to":19
    }
    , {
      "from":60
      , "to":20
    }
    , {
      "from":62
      , "to":21
    }
    , {
      "from":62
      , "to":22
    }
    , {
      "from":21
      , "to":23
    }
    , {
      "from":22
      , "to":23
    }
    , {
      "from":21
      , "to":24
    }
    , {
      "from":22
      , "to":24
    }
    , {
      "from":64
      , "to":25
    }
    , {
      "from":64
      , "to":26
    }
    , {
      "from":25
      , "to":27
    }
    , {
      "from":26
      , "to":27
    }
    , {
      "from":25
      , "to":28
    }
    , {
      "from":26
      , "to":28
    }
    , {
      "from":66
      , "to":29
    }
    , {
      "from":66
      , "to":30
    }
    , {
      "from":29
      , "to":31
    }
    , {
      "from":30
      , "to":31
    }
    , {
      "from":29
      , "to":32
    }
    , {
      "from":30
      , "to":32
    }
    , {
      "from":68
      , "to":33
    }
    , {
      "from":68
      , "to":34
    }
    , {
      "from":33
      , "to":35
    }
    , {
      "from":34
      , "to":35
    }
    , {
      "from":33
      , "to":36
    }
    , {
      "from":34
      , "to":36
    }
    , {
      "from":68
      , "to":37
    }
    , {
      "from":68
      , "to":38
    }
    , {
      "from":37
      , "to":39
    }
    , {
      "from":38
      , "to":39
    }
    , {
      "from":37
      , "to":40
    }
    , {
      "from":38
      , "to":40
    }
    , {
      "from":70
      , "to":41
    }
    , {
      "from":70
      , "to":42
    }
    , {
      "from":41
      , "to":43
    }
    , {
      "from":42
      , "to":43
    }
    , {
      "from":41
      , "to":44
    }
    , {
      "from":42
      , "to":44
    }
    , {
      "from":41
      , "to":45
    }
    , {
      "from":42
      , "to":45
    }
    , {
      "from":43
      , "to":45
    }
    , {
      "from":44
      , "to":45
    }
    , {
      "from":45
      , "to":46
    }
    , {
      "from":45
      , "to":47
    }
    , {
      "from":46
      , "to":47
    }
    , {
      "from":72
      , "to":48
    }
    , {
      "from":72
      , "to":49
    }
    , {
      "from":72
      , "to":50
    }
    , {
      "from":72
      , "to":51
    }
    , {
      "from":48
      , "to":52
    }
    , {
      "from":49
      , "to":52
    }
    , {
      "from":50
      , "to":52
    }
    , {
      "from":51
      , "to":52
    }
    , {
      "from":48
      , "to":53
    }
    , {
      "from":49
      , "to":53
    }
    , {
      "from":50
      , "to":53
    }
    , {
      "from":51
      , "to":53
    }
    , {
      "from":48
      , "to":54
    }
    , {
      "from":49
      , "to":54
    }
    , {
      "from":50
      , "to":54
    }
    , {
      "from":51
      , "to":54
    }
    , {
      "from":48
      , "to":55
    }
    , {
      "from":49
      , "to":55
    }
    , {
      "from":50
      , "to":55
    }
    , {
      "from":51
      , "to":55
    }
    , {
      "from":52
      , "to":56
    }
    , {
      "from":53
      , "to":56
    }
    , {
      "from":54
      , "to":56
    }
    , {
      "from":55
      , "to":56
    }
    , {
      "from":52
      , "to":57
    }
    , {
      "from":53
      , "to":57
    }
    , {
      "from":54
      , "to":57
    }
    , {
      "from":55
      , "to":57
    }
    , {
      "from":52
      , "to":58
    }
    , {
      "from":53
      , "to":58
    }
    , {
      "from":54
      , "to":58
    }
    , {
      "from":55
      , "to":58
    }
    , {
      "from":56
      , "to":58
    }
    , {
      "from":52
      , "to":59
    }
    , {
      "from":53
      , "to":59
    }
    , {
      "from":54
      , "to":59
    }
    , {
      "from":55
      , "to":59
    }
    , {
      "from":57
      , "to":59
    }
    , {
      "from":114
      , "to":25
    }
    , {
      "from":114
      , "to":26
    }
    , {
      "from":114
      , "to":31
    }
    , {
      "from":114
      , "to":32
    }
    , {
      "from":114
      , "to":27
    }
    , {
      "from":114
      , "to":30
    }
    , {
      "from":114
      , "to":21
    }
    , {
      "from":114
      , "to":56
    }
    , {
      "from":114
      , "to":28
    }
    , {
      "from":114
      , "to":29
    }
    , {
      "from":47
      , "to":114
    }
    , {
      "from":114
      , "to":22
    }
    , {
      "from":46
      , "to":114
    }
    , {
      "from":114
      , "to":24
    }
    , {
      "from":114
      , "to":23
    }
    , {
      "from":114
      , "to":57
    }
  ]
}
