v 20081231 1
C 8500 30700 0 0 0 title-E.sym
C 9100 62900 1 0 0 in-1.sym
{
T 9100 63200 5 10 0 0 0 0 1
device=INPUT
T 9100 63200 5 10 1 1 0 0 1
refdes=q1
}
C 9100 62400 1 0 0 in-1.sym
{
T 9100 62700 5 10 0 0 0 0 1
device=INPUT
T 9100 62700 5 10 1 1 0 0 1
refdes=nq1
}
C 9100 61900 1 0 0 in-1.sym
{
T 9100 62200 5 10 1 1 0 0 1
refdes=q2
T 9100 62200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 61400 1 0 0 in-1.sym
{
T 9100 61700 5 10 0 0 0 0 1
device=INPUT
T 9100 61700 5 10 1 1 0 0 1
refdes=nq2
}
C 9100 60900 1 0 0 in-1.sym
{
T 9100 61200 5 10 1 1 0 0 1
refdes=q3
T 9100 61200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 60400 1 0 0 in-1.sym
{
T 9100 60700 5 10 0 0 0 0 1
device=INPUT
T 9100 60700 5 10 1 1 0 0 1
refdes=nq3
}
C 9100 59900 1 0 0 in-1.sym
{
T 9100 60200 5 10 1 1 0 0 1
refdes=q4
T 9100 60200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 59400 1 0 0 in-1.sym
{
T 9100 59700 5 10 0 0 0 0 1
device=INPUT
T 9100 59700 5 10 1 1 0 0 1
refdes=nq4
}
C 9100 58900 1 0 0 in-1.sym
{
T 9100 59200 5 10 1 1 0 0 1
refdes=q5
T 9100 59200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 58400 1 0 0 in-1.sym
{
T 9100 58700 5 10 0 0 0 0 1
device=INPUT
T 9100 58700 5 10 1 1 0 0 1
refdes=nq5
}
C 9100 57900 1 0 0 in-1.sym
{
T 9100 58200 5 10 1 1 0 0 1
refdes=q6
T 9100 58200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 57400 1 0 0 in-1.sym
{
T 9100 57700 5 10 0 0 0 0 1
device=INPUT
T 9100 57700 5 10 1 1 0 0 1
refdes=nq6
}
C 9100 56900 1 0 0 in-1.sym
{
T 9100 57200 5 10 1 1 0 0 1
refdes=q7
T 9100 57200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 56400 1 0 0 in-1.sym
{
T 9100 56700 5 10 0 0 0 0 1
device=INPUT
T 9100 56700 5 10 1 1 0 0 1
refdes=nq7
}
C 9100 55900 1 0 0 in-1.sym
{
T 9100 56200 5 10 1 1 0 0 1
refdes=q8
T 9100 56200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 55400 1 0 0 in-1.sym
{
T 9100 55700 5 10 0 0 0 0 1
device=INPUT
T 9100 55700 5 10 1 1 0 0 1
refdes=nq8
}
C 9100 54900 1 0 0 in-1.sym
{
T 9100 55200 5 10 1 1 0 0 1
refdes=q9
T 9100 55200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 54400 1 0 0 in-1.sym
{
T 9100 54700 5 10 0 0 0 0 1
device=INPUT
T 9100 54700 5 10 1 1 0 0 1
refdes=nq9
}
C 9100 53900 1 0 0 in-1.sym
{
T 9100 54200 5 10 1 1 0 0 1
refdes=q10
T 9100 54200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 53400 1 0 0 in-1.sym
{
T 9100 53700 5 10 0 0 0 0 1
device=INPUT
T 9100 53700 5 10 1 1 0 0 1
refdes=nq10
}
C 9100 52900 1 0 0 in-1.sym
{
T 9100 53200 5 10 1 1 0 0 1
refdes=q11
T 9100 53200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 52400 1 0 0 in-1.sym
{
T 9100 52700 5 10 0 0 0 0 1
device=INPUT
T 9100 52700 5 10 1 1 0 0 1
refdes=nq11
}
C 9100 51900 1 0 0 in-1.sym
{
T 9100 52200 5 10 1 1 0 0 1
refdes=q12
T 9100 52200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 51400 1 0 0 in-1.sym
{
T 9100 51700 5 10 0 0 0 0 1
device=INPUT
T 9100 51700 5 10 1 1 0 0 1
refdes=nq12
}
C 9100 50900 1 0 0 in-1.sym
{
T 9100 51200 5 10 1 1 0 0 1
refdes=q13
T 9100 51200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 50400 1 0 0 in-1.sym
{
T 9100 50700 5 10 0 0 0 0 1
device=INPUT
T 9100 50700 5 10 1 1 0 0 1
refdes=nq13
}
C 9100 49900 1 0 0 in-1.sym
{
T 9100 50200 5 10 1 1 0 0 1
refdes=q14
T 9100 50200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 49400 1 0 0 in-1.sym
{
T 9100 49700 5 10 0 0 0 0 1
device=INPUT
T 9100 49700 5 10 1 1 0 0 1
refdes=nq14
}
C 9100 48900 1 0 0 in-1.sym
{
T 9100 49200 5 10 1 1 0 0 1
refdes=q15
T 9100 49200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 48400 1 0 0 in-1.sym
{
T 9100 48700 5 10 0 0 0 0 1
device=INPUT
T 9100 48700 5 10 1 1 0 0 1
refdes=nq15
}
C 9100 47900 1 0 0 in-1.sym
{
T 9100 48200 5 10 1 1 0 0 1
refdes=q16
T 9100 48200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 47400 1 0 0 in-1.sym
{
T 9100 47700 5 10 0 0 0 0 1
device=INPUT
T 9100 47700 5 10 1 1 0 0 1
refdes=nq16
}
C 9100 46900 1 0 0 in-1.sym
{
T 9100 47200 5 10 1 1 0 0 1
refdes=q17
T 9100 47200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 46400 1 0 0 in-1.sym
{
T 9100 46700 5 10 0 0 0 0 1
device=INPUT
T 9100 46700 5 10 1 1 0 0 1
refdes=nq17
}
C 9100 45900 1 0 0 in-1.sym
{
T 9100 46200 5 10 1 1 0 0 1
refdes=q18
T 9100 46200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 45400 1 0 0 in-1.sym
{
T 9100 45700 5 10 0 0 0 0 1
device=INPUT
T 9100 45700 5 10 1 1 0 0 1
refdes=nq18
}
C 9100 44900 1 0 0 in-1.sym
{
T 9100 45200 5 10 1 1 0 0 1
refdes=q19
T 9100 45200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 44400 1 0 0 in-1.sym
{
T 9100 44700 5 10 0 0 0 0 1
device=INPUT
T 9100 44700 5 10 1 1 0 0 1
refdes=nq19
}
C 9100 43900 1 0 0 in-1.sym
{
T 9100 44200 5 10 1 1 0 0 1
refdes=q20
T 9100 44200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 43400 1 0 0 in-1.sym
{
T 9100 43700 5 10 0 0 0 0 1
device=INPUT
T 9100 43700 5 10 1 1 0 0 1
refdes=nq20
}
C 9100 42900 1 0 0 in-1.sym
{
T 9100 43200 5 10 1 1 0 0 1
refdes=q21
T 9100 43200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 42400 1 0 0 in-1.sym
{
T 9100 42700 5 10 0 0 0 0 1
device=INPUT
T 9100 42700 5 10 1 1 0 0 1
refdes=nq21
}
C 9100 41900 1 0 0 in-1.sym
{
T 9100 42200 5 10 1 1 0 0 1
refdes=q22
T 9100 42200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 41400 1 0 0 in-1.sym
{
T 9100 41700 5 10 0 0 0 0 1
device=INPUT
T 9100 41700 5 10 1 1 0 0 1
refdes=nq22
}
C 9100 40900 1 0 0 in-1.sym
{
T 9100 41200 5 10 1 1 0 0 1
refdes=q23
T 9100 41200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 40400 1 0 0 in-1.sym
{
T 9100 40700 5 10 0 0 0 0 1
device=INPUT
T 9100 40700 5 10 1 1 0 0 1
refdes=nq23
}
C 9100 39900 1 0 0 in-1.sym
{
T 9100 40200 5 10 1 1 0 0 1
refdes=q24
T 9100 40200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 39400 1 0 0 in-1.sym
{
T 9100 39700 5 10 0 0 0 0 1
device=INPUT
T 9100 39700 5 10 1 1 0 0 1
refdes=nq24
}
C 9100 38900 1 0 0 in-1.sym
{
T 9100 39200 5 10 1 1 0 0 1
refdes=q25
T 9100 39200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 38400 1 0 0 in-1.sym
{
T 9100 38700 5 10 0 0 0 0 1
device=INPUT
T 9100 38700 5 10 1 1 0 0 1
refdes=nq25
}
C 9100 37900 1 0 0 in-1.sym
{
T 9100 38200 5 10 1 1 0 0 1
refdes=q26
T 9100 38200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 37400 1 0 0 in-1.sym
{
T 9100 37700 5 10 0 0 0 0 1
device=INPUT
T 9100 37700 5 10 1 1 0 0 1
refdes=nq26
}
C 9100 36900 1 0 0 in-1.sym
{
T 9100 37200 5 10 1 1 0 0 1
refdes=q27
T 9100 37200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 36400 1 0 0 in-1.sym
{
T 9100 36700 5 10 0 0 0 0 1
device=INPUT
T 9100 36700 5 10 1 1 0 0 1
refdes=nq27
}
C 9100 35900 1 0 0 in-1.sym
{
T 9100 36200 5 10 1 1 0 0 1
refdes=q28
T 9100 36200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 35400 1 0 0 in-1.sym
{
T 9100 35700 5 10 0 0 0 0 1
device=INPUT
T 9100 35700 5 10 1 1 0 0 1
refdes=nq28
}
C 9100 34900 1 0 0 in-1.sym
{
T 9100 35200 5 10 1 1 0 0 1
refdes=q29
T 9100 35200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 34400 1 0 0 in-1.sym
{
T 9100 34700 5 10 0 0 0 0 1
device=INPUT
T 9100 34700 5 10 1 1 0 0 1
refdes=nq29
}
C 9100 33900 1 0 0 in-1.sym
{
T 9100 34200 5 10 1 1 0 0 1
refdes=q30
T 9100 34200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 33400 1 0 0 in-1.sym
{
T 9100 33700 5 10 0 0 0 0 1
device=INPUT
T 9100 33700 5 10 1 1 0 0 1
refdes=nq30
}
C 9100 32900 1 0 0 in-1.sym
{
T 9100 33200 5 10 1 1 0 0 1
refdes=q31
T 9100 33200 5 10 0 0 0 0 1
device=INPUT
}
C 9100 32400 1 0 0 in-1.sym
{
T 9100 32700 5 10 0 0 0 0 1
device=INPUT
T 9100 32700 5 10 1 1 0 0 1
refdes=nq31
}
C 60700 62900 1 0 0 in-1.sym
{
T 60700 63200 5 10 1 1 0 0 1
refdes=q32
T 60700 63200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 62400 1 0 0 in-1.sym
{
T 60700 62700 5 10 0 0 0 0 1
device=INPUT
T 60700 62700 5 10 1 1 0 0 1
refdes=nq32
}
C 60700 61900 1 0 0 in-1.sym
{
T 60700 62200 5 10 1 1 0 0 1
refdes=q33
T 60700 62200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 61400 1 0 0 in-1.sym
{
T 60700 61700 5 10 0 0 0 0 1
device=INPUT
T 60700 61700 5 10 1 1 0 0 1
refdes=nq33
}
C 60700 60900 1 0 0 in-1.sym
{
T 60700 61200 5 10 1 1 0 0 1
refdes=q34
T 60700 61200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 60400 1 0 0 in-1.sym
{
T 60700 60700 5 10 0 0 0 0 1
device=INPUT
T 60700 60700 5 10 1 1 0 0 1
refdes=nq34
}
C 60700 59900 1 0 0 in-1.sym
{
T 60700 60200 5 10 1 1 0 0 1
refdes=q35
T 60700 60200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 59400 1 0 0 in-1.sym
{
T 60700 59700 5 10 0 0 0 0 1
device=INPUT
T 60700 59700 5 10 1 1 0 0 1
refdes=nq35
}
C 60700 58900 1 0 0 in-1.sym
{
T 60700 59200 5 10 1 1 0 0 1
refdes=q36
T 60700 59200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 58400 1 0 0 in-1.sym
{
T 60700 58700 5 10 0 0 0 0 1
device=INPUT
T 60700 58700 5 10 1 1 0 0 1
refdes=nq36
}
C 60700 57900 1 0 0 in-1.sym
{
T 60700 58200 5 10 1 1 0 0 1
refdes=q37
T 60700 58200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 57400 1 0 0 in-1.sym
{
T 60700 57700 5 10 0 0 0 0 1
device=INPUT
T 60700 57700 5 10 1 1 0 0 1
refdes=nq37
}
C 60700 56900 1 0 0 in-1.sym
{
T 60700 57200 5 10 1 1 0 0 1
refdes=q38
T 60700 57200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 56400 1 0 0 in-1.sym
{
T 60700 56700 5 10 0 0 0 0 1
device=INPUT
T 60700 56700 5 10 1 1 0 0 1
refdes=nq38
}
C 60700 55900 1 0 0 in-1.sym
{
T 60700 56200 5 10 1 1 0 0 1
refdes=q39
T 60700 56200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 55400 1 0 0 in-1.sym
{
T 60700 55700 5 10 0 0 0 0 1
device=INPUT
T 60700 55700 5 10 1 1 0 0 1
refdes=nq39
}
C 60700 54900 1 0 0 in-1.sym
{
T 60700 55200 5 10 1 1 0 0 1
refdes=q40
T 60700 55200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 54400 1 0 0 in-1.sym
{
T 60700 54700 5 10 0 0 0 0 1
device=INPUT
T 60700 54700 5 10 1 1 0 0 1
refdes=nq40
}
C 60700 53900 1 0 0 in-1.sym
{
T 60700 54200 5 10 1 1 0 0 1
refdes=q41
T 60700 54200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 53400 1 0 0 in-1.sym
{
T 60700 53700 5 10 0 0 0 0 1
device=INPUT
T 60700 53700 5 10 1 1 0 0 1
refdes=nq41
}
C 60700 52900 1 0 0 in-1.sym
{
T 60700 53200 5 10 1 1 0 0 1
refdes=q42
T 60700 53200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 52400 1 0 0 in-1.sym
{
T 60700 52700 5 10 0 0 0 0 1
device=INPUT
T 60700 52700 5 10 1 1 0 0 1
refdes=nq42
}
C 60700 51900 1 0 0 in-1.sym
{
T 60700 52200 5 10 1 1 0 0 1
refdes=q43
T 60700 52200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 51400 1 0 0 in-1.sym
{
T 60700 51700 5 10 0 0 0 0 1
device=INPUT
T 60700 51700 5 10 1 1 0 0 1
refdes=nq43
}
C 60700 50900 1 0 0 in-1.sym
{
T 60700 51200 5 10 1 1 0 0 1
refdes=q44
T 60700 51200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 50400 1 0 0 in-1.sym
{
T 60700 50700 5 10 0 0 0 0 1
device=INPUT
T 60700 50700 5 10 1 1 0 0 1
refdes=nq44
}
C 60700 49900 1 0 0 in-1.sym
{
T 60700 50200 5 10 1 1 0 0 1
refdes=q45
T 60700 50200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 49400 1 0 0 in-1.sym
{
T 60700 49700 5 10 0 0 0 0 1
device=INPUT
T 60700 49700 5 10 1 1 0 0 1
refdes=nq45
}
C 60700 48900 1 0 0 in-1.sym
{
T 60700 49200 5 10 1 1 0 0 1
refdes=q46
T 60700 49200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 48400 1 0 0 in-1.sym
{
T 60700 48700 5 10 0 0 0 0 1
device=INPUT
T 60700 48700 5 10 1 1 0 0 1
refdes=nq46
}
C 60700 47900 1 0 0 in-1.sym
{
T 60700 48200 5 10 1 1 0 0 1
refdes=q47
T 60700 48200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 47400 1 0 0 in-1.sym
{
T 60700 47700 5 10 0 0 0 0 1
device=INPUT
T 60700 47700 5 10 1 1 0 0 1
refdes=nq47
}
C 60700 46900 1 0 0 in-1.sym
{
T 60700 47200 5 10 1 1 0 0 1
refdes=q48
T 60700 47200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 46400 1 0 0 in-1.sym
{
T 60700 46700 5 10 0 0 0 0 1
device=INPUT
T 60700 46700 5 10 1 1 0 0 1
refdes=nq48
}
C 60700 45900 1 0 0 in-1.sym
{
T 60700 46200 5 10 1 1 0 0 1
refdes=q49
T 60700 46200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 45400 1 0 0 in-1.sym
{
T 60700 45700 5 10 0 0 0 0 1
device=INPUT
T 60700 45700 5 10 1 1 0 0 1
refdes=nq49
}
C 60700 44900 1 0 0 in-1.sym
{
T 60700 45200 5 10 1 1 0 0 1
refdes=q50
T 60700 45200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 44400 1 0 0 in-1.sym
{
T 60700 44700 5 10 0 0 0 0 1
device=INPUT
T 60700 44700 5 10 1 1 0 0 1
refdes=nq50
}
C 60700 43900 1 0 0 in-1.sym
{
T 60700 44200 5 10 1 1 0 0 1
refdes=q51
T 60700 44200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 43400 1 0 0 in-1.sym
{
T 60700 43700 5 10 0 0 0 0 1
device=INPUT
T 60700 43700 5 10 1 1 0 0 1
refdes=nq51
}
C 60700 42900 1 0 0 in-1.sym
{
T 60700 43200 5 10 1 1 0 0 1
refdes=q52
T 60700 43200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 42400 1 0 0 in-1.sym
{
T 60700 42700 5 10 0 0 0 0 1
device=INPUT
T 60700 42700 5 10 1 1 0 0 1
refdes=nq52
}
C 60700 41900 1 0 0 in-1.sym
{
T 60700 42200 5 10 1 1 0 0 1
refdes=q53
T 60700 42200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 41400 1 0 0 in-1.sym
{
T 60700 41700 5 10 0 0 0 0 1
device=INPUT
T 60700 41700 5 10 1 1 0 0 1
refdes=nq53
}
C 60700 40900 1 0 0 in-1.sym
{
T 60700 41200 5 10 1 1 0 0 1
refdes=q54
T 60700 41200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 40400 1 0 0 in-1.sym
{
T 60700 40700 5 10 0 0 0 0 1
device=INPUT
T 60700 40700 5 10 1 1 0 0 1
refdes=nq54
}
C 60700 39900 1 0 0 in-1.sym
{
T 60700 40200 5 10 1 1 0 0 1
refdes=q55
T 60700 40200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 39400 1 0 0 in-1.sym
{
T 60700 39700 5 10 0 0 0 0 1
device=INPUT
T 60700 39700 5 10 1 1 0 0 1
refdes=nq55
}
C 60700 38900 1 0 0 in-1.sym
{
T 60700 39200 5 10 1 1 0 0 1
refdes=q56
T 60700 39200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 38400 1 0 0 in-1.sym
{
T 60700 38700 5 10 0 0 0 0 1
device=INPUT
T 60700 38700 5 10 1 1 0 0 1
refdes=nq56
}
C 60700 37900 1 0 0 in-1.sym
{
T 60700 38200 5 10 1 1 0 0 1
refdes=q57
T 60700 38200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 37400 1 0 0 in-1.sym
{
T 60700 37700 5 10 0 0 0 0 1
device=INPUT
T 60700 37700 5 10 1 1 0 0 1
refdes=nq57
}
C 60700 36900 1 0 0 in-1.sym
{
T 60700 37200 5 10 1 1 0 0 1
refdes=q58
T 60700 37200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 36400 1 0 0 in-1.sym
{
T 60700 36700 5 10 0 0 0 0 1
device=INPUT
T 60700 36700 5 10 1 1 0 0 1
refdes=nq58
}
C 60700 35900 1 0 0 in-1.sym
{
T 60700 36200 5 10 1 1 0 0 1
refdes=q59
T 60700 36200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 35400 1 0 0 in-1.sym
{
T 60700 35700 5 10 0 0 0 0 1
device=INPUT
T 60700 35700 5 10 1 1 0 0 1
refdes=nq59
}
C 60700 34900 1 0 0 in-1.sym
{
T 60700 35200 5 10 1 1 0 0 1
refdes=q60
T 60700 35200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 34400 1 0 0 in-1.sym
{
T 60700 34700 5 10 0 0 0 0 1
device=INPUT
T 60700 34700 5 10 1 1 0 0 1
refdes=nq60
}
C 60700 33900 1 0 0 in-1.sym
{
T 60700 34200 5 10 1 1 0 0 1
refdes=q61
T 60700 34200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 33400 1 0 0 in-1.sym
{
T 60700 33700 5 10 0 0 0 0 1
device=INPUT
T 60700 33700 5 10 1 1 0 0 1
refdes=nq61
}
C 60700 32900 1 0 0 in-1.sym
{
T 60700 33200 5 10 1 1 0 0 1
refdes=q62
T 60700 33200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 32400 1 0 0 in-1.sym
{
T 60700 32700 5 10 0 0 0 0 1
device=INPUT
T 60700 32700 5 10 1 1 0 0 1
refdes=nq62
}
C 23900 46100 1 0 0 2i_nand.sym
{
T 25175 47395 5 10 1 1 0 0 1
refdes=S1
T 24175 47490 5 10 0 1 0 0 1
device=none
}
C 60100 30800 0 0 0 title-E.sym
N 61300 63000 62800 63000 4
N 62800 63000 62800 64900 4
N 63000 57700 63000 64200 4
N 63200 57100 63200 62000 4
N 63600 59700 63600 61000 4
N 63800 56400 63800 60500 4
N 64000 55800 64000 60000 4
N 64400 59000 64400 61000 4
N 64600 53800 64600 59000 4
N 64800 53200 64800 58000 4
N 65200 57000 65200 58400 4
N 65400 51200 65400 56500 4
N 65600 50600 65600 56000 4
N 66000 55000 66000 62300 4
N 66200 47300 66200 55100 4
N 66400 46700 66400 54000 4
N 66800 53000 66800 54500 4
N 67000 44700 67000 52500 4
N 67200 44100 67200 52000 4
N 67600 49300 67600 51000 4
N 67800 43400 67800 52500 4
N 68000 42800 68000 50000 4
N 68400 49000 68400 51900 4
N 68800 37600 68800 48000 4
N 61300 62500 63000 62500 4
N 61300 62000 63200 62000 4
N 69200 47000 69200 63600 4
N 69400 34300 69400 48600 4
N 69600 33700 69600 46000 4
N 70000 40200 70000 45000 4
N 70200 31700 70200 44500 4
N 70400 31100 70400 44000 4
N 70800 43000 70800 48000 4
N 71000 30400 71000 42500 4
N 71200 29800 71200 42000 4
N 71600 41000 71600 41500 4
N 71800 29100 71800 40500 4
N 72000 28500 72000 40000 4
N 72400 36300 72400 39000 4
N 72600 27800 72600 46000 4
N 72800 27200 72800 38000 4
N 73200 37000 73200 38900 4
N 73400 26500 73400 36500 4
N 73600 25900 73600 36000 4
N 74000 35000 74000 45400 4
N 74200 25200 74200 35600 4
N 74400 24600 74400 34000 4
N 74800 33000 74800 35000 4
N 75000 32500 75000 33000 4
N 61300 61000 63600 61000 4
N 61300 60500 63800 60500 4
N 61300 60000 64000 60000 4
N 61300 59000 64400 59000 4
N 61300 58500 64600 58500 4
N 61300 58000 64800 58000 4
N 61300 57000 65200 57000 4
N 61300 56500 65400 56500 4
N 61300 56000 65600 56000 4
N 61300 55000 66000 55000 4
N 61300 54500 66200 54500 4
N 61300 54000 66400 54000 4
N 61300 53000 66800 53000 4
N 61300 52500 67000 52500 4
N 61300 52000 67200 52000 4
N 61300 51000 67600 51000 4
N 61300 50500 67800 50500 4
N 61300 50000 68000 50000 4
N 61300 49000 68400 49000 4
N 61300 48500 68600 48500 4
N 61300 48000 68800 48000 4
N 61300 47000 69200 47000 4
N 61300 46500 69400 46500 4
N 61300 46000 69600 46000 4
N 61300 45000 70000 45000 4
N 61300 44500 70200 44500 4
N 61300 44000 70400 44000 4
N 61300 43000 70800 43000 4
N 61300 42500 71000 42500 4
N 61300 42000 71200 42000 4
N 61300 41000 71600 41000 4
N 61300 40500 71800 40500 4
N 61300 40000 72000 40000 4
N 61300 39000 72400 39000 4
N 61300 38500 72600 38500 4
N 61300 38000 72800 38000 4
N 61300 37000 73200 37000 4
N 61300 36500 73400 36500 4
N 61300 36000 73600 36000 4
N 61300 35000 74000 35000 4
N 61300 34500 74200 34500 4
N 61300 34000 74400 34000 4
N 61300 33000 74800 33000 4
N 61300 32500 75000 32500 4
N 11300 62500 11300 87000 4
N 11900 61000 11900 63500 4
N 12700 59000 12700 61500 4
N 13100 58000 13100 62200 4
N 13300 57500 13300 60200 4
N 13500 57000 13500 59600 4
N 14100 55500 14100 67300 4
N 14300 55000 14300 55700 4
N 14700 54000 14700 58300 4
N 14900 53500 14900 55000 4
N 15100 53000 15100 54400 4
N 15500 52000 15500 57000 4
N 15700 51500 15700 53700 4
N 15900 51000 15900 53100 4
N 16300 50000 16300 51800 4
N 16500 49500 16500 51000 4
N 16700 49000 16700 50400 4
N 17300 43200 17300 65700 4
N 9700 62500 11300 62500 4
N 9700 61500 11700 61500 4
N 17500 42600 17500 47000 4
N 17900 46000 17900 49100 4
N 18100 41900 18100 45500 4
N 18300 41300 18300 45000 4
N 18700 44000 18700 47800 4
N 18900 43500 18900 45800 4
N 19100 43000 19100 43900 4
N 19500 42000 19500 45200 4
N 19700 36700 19700 41500 4
N 19900 36100 19900 41000 4
N 20300 40000 20300 46500 4
N 20500 35400 20500 40600 4
N 20700 34800 20700 39000 4
N 21100 38000 21100 38700 4
N 21300 32800 21300 37500 4
N 21500 32200 21500 37000 4
N 21900 36000 21900 40000 4
N 22100 31500 22100 38000 4
N 22300 30900 22300 35000 4
N 22700 34000 22700 37400 4
N 22900 33500 22900 34100 4
N 23100 33000 23100 33500 4
N 9700 61000 11900 61000 4
N 9700 59500 12500 59500 4
N 9700 59000 12700 59000 4
N 9700 58000 13100 58000 4
N 9700 57500 13300 57500 4
N 9700 57000 13500 57000 4
N 9700 55500 14100 55500 4
N 9700 55000 14300 55000 4
N 9700 53500 14900 53500 4
N 9700 54000 14700 54000 4
N 9700 53000 15100 53000 4
N 9700 52000 15500 52000 4
N 9700 51500 15700 51500 4
N 9700 51000 15900 51000 4
N 9700 50000 16300 50000 4
N 9700 49500 16500 49500 4
N 9700 49000 16700 49000 4
N 9700 47500 17300 47500 4
N 9700 47000 17500 47000 4
N 9700 46000 17900 46000 4
N 9700 45500 18100 45500 4
N 9700 45000 18300 45000 4
N 9700 44000 18700 44000 4
N 9700 43500 18900 43500 4
N 9700 43000 19100 43000 4
N 9700 42000 19500 42000 4
N 9700 41500 19700 41500 4
N 9700 41000 19900 41000 4
N 9700 40000 20300 40000 4
N 9700 39500 20500 39500 4
N 9700 39000 20700 39000 4
N 9700 38000 21100 38000 4
N 9700 37500 21300 37500 4
N 9700 37000 21500 37000 4
N 9700 36000 21900 36000 4
N 9700 35500 22100 35500 4
N 9700 35000 22300 35000 4
N 9700 34000 22700 34000 4
N 9700 33500 22900 33500 4
N 9700 33000 23100 33000 4
C 23900 56600 1 0 0 2i_nand.sym
{
T 25175 57895 5 10 1 1 0 0 1
refdes=S2
T 24175 57990 5 10 0 1 0 0 1
device=none
}
C 23900 47400 1 0 0 2i_nand.sym
{
T 25175 48695 5 10 1 1 0 0 1
refdes=S3
T 24175 48790 5 10 0 1 0 0 1
device=none
}
C 23900 60500 1 0 0 2i_nand.sym
{
T 25175 61795 5 10 1 1 0 0 1
refdes=S4
T 24175 61890 5 10 0 1 0 0 1
device=none
}
C 23900 61800 1 0 0 2i_nand.sym
{
T 25175 63095 5 10 1 1 0 0 1
refdes=S5
T 24175 63190 5 10 0 1 0 0 1
device=none
}
C 23900 57900 1 0 0 2i_nand.sym
{
T 25175 59195 5 10 1 1 0 0 1
refdes=S6
T 24175 59290 5 10 0 1 0 0 1
device=none
}
C 23900 51400 1 0 0 2i_nand.sym
{
T 25175 52695 5 10 1 1 0 0 1
refdes=S7
T 24175 52790 5 10 0 1 0 0 1
device=none
}
C 23900 52700 1 0 0 2i_nand.sym
{
T 25175 53995 5 10 1 1 0 0 1
refdes=S8
T 24175 54090 5 10 0 1 0 0 1
device=none
}
C 23900 50000 1 0 0 2i_nand.sym
{
T 25175 51295 5 10 1 1 0 0 1
refdes=S9
T 24175 51390 5 10 0 1 0 0 1
device=none
}
C 23900 63100 1 0 0 2i_nand.sym
{
T 25175 64395 5 10 1 1 0 0 1
refdes=S10
T 24175 64490 5 10 0 1 0 0 1
device=none
T 23900 63100 5 10 0 0 0 0 1
source=nand.sch
}
C 23900 48700 1 0 0 2i_nand.sym
{
T 25175 49995 5 10 1 1 0 0 1
refdes=S11
T 24175 50090 5 10 0 1 0 0 1
device=none
}
C 23900 59200 1 0 0 2i_nand.sym
{
T 25175 60495 5 10 1 1 0 0 1
refdes=S12
T 24175 60590 5 10 0 1 0 0 1
device=none
}
C 23900 44800 1 0 0 2i_nand.sym
{
T 25175 46095 5 10 1 1 0 0 1
refdes=S13
T 24175 46190 5 10 0 1 0 0 1
device=none
}
C 23900 43500 1 0 0 2i_nand.sym
{
T 25175 44795 5 10 1 1 0 0 1
refdes=S14
T 24175 44890 5 10 0 1 0 0 1
device=none
}
C 23900 39600 1 0 0 2i_nand.sym
{
T 25175 40895 5 10 1 1 0 0 1
refdes=S15
T 24175 40990 5 10 0 1 0 0 1
device=none
}
C 23900 38300 1 0 0 2i_nand.sym
{
T 25175 39595 5 10 1 1 0 0 1
refdes=S16
T 24175 39690 5 10 0 1 0 0 1
device=none
}
C 23900 55300 1 0 0 2i_nand.sym
{
T 25175 56595 5 10 1 1 0 0 1
refdes=S17
T 24175 56690 5 10 0 1 0 0 1
device=none
}
C 23900 37000 1 0 0 2i_nand.sym
{
T 25175 38295 5 10 1 1 0 0 1
refdes=S18
T 24175 38390 5 10 0 1 0 0 1
device=none
}
C 23900 42200 1 0 0 2i_nand.sym
{
T 25175 43495 5 10 1 1 0 0 1
refdes=S19
T 24175 43590 5 10 0 1 0 0 1
device=none
}
C 23900 54000 1 0 0 2i_nand.sym
{
T 25175 55295 5 10 1 1 0 0 1
refdes=S20
T 24175 55390 5 10 0 1 0 0 1
device=none
}
C 23900 40900 1 0 0 2i_nand.sym
{
T 25175 42195 5 10 1 1 0 0 1
refdes=S21
T 24175 42290 5 10 0 1 0 0 1
device=none
}
C 76100 63200 1 0 0 2i_nand.sym
{
T 77375 64495 5 10 1 1 0 0 1
refdes=S22
T 76375 64590 5 10 0 1 0 0 1
device=none
}
C 76100 61900 1 0 0 2i_nand.sym
{
T 77375 63195 5 10 1 1 0 0 1
refdes=S23
T 76375 63290 5 10 0 1 0 0 1
device=none
}
C 76100 35900 1 0 0 2i_nand.sym
{
T 77375 37195 5 10 1 1 0 0 1
refdes=S24
T 76375 37290 5 10 0 1 0 0 1
device=none
}
C 76100 48900 1 0 0 2i_nand.sym
{
T 77375 50195 5 10 1 1 0 0 1
refdes=S25
T 76375 50290 5 10 0 1 0 0 1
device=none
}
C 76100 60600 1 0 0 2i_nand.sym
{
T 77375 61895 5 10 1 1 0 0 1
refdes=S26
T 76375 61990 5 10 0 1 0 0 1
device=none
}
C 76100 58000 1 0 0 2i_nand.sym
{
T 77375 59295 5 10 1 1 0 0 1
refdes=S27
T 76375 59390 5 10 0 1 0 0 1
device=none
}
C 76100 54100 1 0 0 2i_nand.sym
{
T 77375 55395 5 10 1 1 0 0 1
refdes=S28
T 76375 55490 5 10 0 1 0 0 1
device=none
}
C 23900 35700 1 0 0 2i_nand.sym
{
T 25175 36995 5 10 1 1 0 0 1
refdes=S29
T 24175 37090 5 10 0 1 0 0 1
device=none
}
C 76100 51500 1 0 0 2i_nand.sym
{
T 77375 52795 5 10 1 1 0 0 1
refdes=S30
T 76375 52890 5 10 0 1 0 0 1
device=none
}
C 76100 59300 1 0 0 2i_nand.sym
{
T 77375 60595 5 10 1 1 0 0 1
refdes=S31
T 76375 60690 5 10 0 1 0 0 1
device=none
}
C 76100 47600 1 0 0 2i_nand.sym
{
T 77375 48895 5 10 1 1 0 0 1
refdes=S32
T 76375 48990 5 10 0 1 0 0 1
device=none
}
C 76100 39800 1 0 0 2i_nand.sym
{
T 77375 41095 5 10 1 1 0 0 1
refdes=S33
T 76375 41190 5 10 0 1 0 0 1
device=none
}
C 23900 34400 1 0 0 2i_nand.sym
{
T 25175 35695 5 10 1 1 0 0 1
refdes=S34
T 24175 35790 5 10 0 1 0 0 1
device=none
}
C 76100 41100 1 0 0 2i_nand.sym
{
T 77375 42395 5 10 1 1 0 0 1
refdes=S35
T 76375 42490 5 10 0 1 0 0 1
device=none
}
C 76100 45000 1 0 0 2i_nand.sym
{
T 77375 46295 5 10 1 1 0 0 1
refdes=S36
T 76375 46390 5 10 0 1 0 0 1
device=none
}
C 76100 38500 1 0 0 2i_nand.sym
{
T 77375 39795 5 10 1 1 0 0 1
refdes=S37
T 76375 39890 5 10 0 1 0 0 1
device=none
}
C 23900 33100 1 0 0 2i_nand.sym
{
T 25175 34395 5 10 1 1 0 0 1
refdes=S38
T 24175 34490 5 10 0 1 0 0 1
device=none
}
C 76100 34600 1 0 0 2i_nand.sym
{
T 77375 35895 5 10 1 1 0 0 1
refdes=S39
T 76375 35990 5 10 0 1 0 0 1
device=none
}
C 23900 30500 1 0 0 2i_nand.sym
{
T 25175 31795 5 10 1 1 0 0 1
refdes=S40
T 24175 31890 5 10 0 1 0 0 1
device=none
}
C 76100 56700 1 0 0 2i_nand.sym
{
T 77375 57995 5 10 1 1 0 0 1
refdes=S41
T 76375 58090 5 10 0 1 0 0 1
device=none
}
C 23900 31800 1 0 0 2i_nand.sym
{
T 25175 33095 5 10 1 1 0 0 1
refdes=S42
T 24175 33190 5 10 0 1 0 0 1
device=none
}
N 76200 64200 63000 64200 4
N 76200 63600 69200 63600 4
N 24000 47100 17300 47100 4
N 24000 46500 20300 46500 4
N 76200 62900 63000 62900 4
N 76200 62300 66000 62300 4
N 76200 36900 69400 36900 4
N 76200 36300 72400 36300 4
N 24000 57600 14100 57600 4
N 24000 57000 15500 57000 4
N 24000 48400 17300 48400 4
N 24000 47800 18700 47800 4
N 24000 40600 20500 40600 4
N 21900 40000 24000 40000 4
N 76200 61600 63000 61600 4
N 76200 61000 64400 61000 4
N 76200 49900 66200 49900 4
N 76200 49300 67600 49300 4
N 76200 48600 69400 48600 4
N 76200 48000 70800 48000 4
N 76200 46000 72600 46000 4
N 76200 45400 74000 45400 4
N 24000 62800 12500 62800 4
N 24000 62200 13100 62200 4
N 24000 58900 14100 58900 4
N 24000 58300 14700 58300 4
N 24000 52400 15700 52400 4
N 24000 51800 16300 51800 4
N 76200 60300 63000 60300 4
N 76200 59700 63600 59700 4
N 76200 59000 64600 59000 4
N 76200 58400 65200 58400 4
N 76200 55100 66200 55100 4
N 76200 54500 66800 54500 4
N 76200 52500 67800 52500 4
N 76200 51900 68400 51900 4
N 24000 49700 17300 49700 4
N 24000 49100 17900 49100 4
N 24000 45800 18900 45800 4
N 24000 45200 19500 45200 4
N 76200 40800 69400 40800 4
N 76200 40200 70000 40200 4
N 76200 42100 71000 42100 4
N 76200 41500 71600 41500 4
N 76200 39500 72600 39500 4
N 76200 38900 73200 38900 4
N 24000 39300 20500 39300 4
N 24000 38700 21100 38700 4
N 24000 38000 22100 38000 4
N 24000 37400 22700 37400 4
N 76200 35600 74200 35600 4
N 76200 35000 74800 35000 4
N 24000 64100 11700 64100 4
N 24000 63500 11900 63500 4
N 24000 61500 12700 61500 4
N 24000 60900 12500 60900 4
N 13300 60200 24000 60200 4
N 24000 59600 13500 59600 4
N 24000 56300 14100 56300 4
N 24000 55700 14300 55700 4
N 24000 55000 14900 55000 4
N 24000 54400 15100 54400 4
N 24000 53700 15700 53700 4
N 24000 53100 15900 53100 4
N 24000 51000 16500 51000 4
N 24000 50400 16700 50400 4
N 24000 43200 17300 43200 4
N 24000 42600 17500 42600 4
N 24000 41900 18100 41900 4
N 24000 41300 18300 41300 4
N 24000 44500 18900 44500 4
N 24000 43900 19100 43900 4
N 19700 36700 24000 36700 4
N 24000 36100 19900 36100 4
N 24000 35400 20500 35400 4
N 24000 34800 20700 34800 4
N 24000 32800 21300 32800 4
N 24000 32200 21500 32200 4
N 24000 31500 22100 31500 4
N 24000 30900 22300 30900 4
N 24000 34100 22900 34100 4
N 24000 33500 23100 33500 4
N 76200 57700 63000 57700 4
N 76200 57100 63200 57100 4
C 76100 32000 1 0 0 2i_nand.sym
{
T 77375 33295 5 10 1 1 0 0 1
refdes=S50
T 76375 33390 5 10 0 1 0 0 1
device=none
}
C 76100 55400 1 0 0 2i_nand.sym
{
T 77375 56695 5 10 1 1 0 0 1
refdes=S42
T 76375 56790 5 10 0 1 0 0 1
device=none
}
C 76100 52800 1 0 0 2i_nand.sym
{
T 77375 54095 5 10 1 1 0 0 1
refdes=S43
T 76375 54190 5 10 0 1 0 0 1
device=none
}
C 76100 37200 1 0 0 2i_nand.sym
{
T 77375 38495 5 10 1 1 0 0 1
refdes=S44
T 76375 38590 5 10 0 1 0 0 1
device=none
}
C 76100 50200 1 0 0 2i_nand.sym
{
T 77375 51495 5 10 1 1 0 0 1
refdes=S45
T 76375 51590 5 10 0 1 0 0 1
device=none
}
C 76100 46300 1 0 0 2i_nand.sym
{
T 77375 47595 5 10 1 1 0 0 1
refdes=S46
T 76375 47690 5 10 0 1 0 0 1
device=none
}
C 76100 43700 1 0 0 2i_nand.sym
{
T 77375 44995 5 10 1 1 0 0 1
refdes=S47
T 76375 45090 5 10 0 1 0 0 1
device=none
}
C 76100 42400 1 0 0 2i_nand.sym
{
T 77375 43695 5 10 1 1 0 0 1
refdes=S48
T 76375 43790 5 10 0 1 0 0 1
device=none
}
C 76100 33300 1 0 0 2i_nand.sym
{
T 77375 34595 5 10 1 1 0 0 1
refdes=S49
T 76375 34690 5 10 0 1 0 0 1
device=none
}
N 76200 56400 63800 56400 4
N 76200 55800 64000 55800 4
N 76200 53800 64600 53800 4
N 76200 53200 64800 53200 4
N 76200 51200 65400 51200 4
N 76200 50600 65600 50600 4
N 76200 47300 66200 47300 4
N 76200 46700 66400 46700 4
N 67000 44700 76200 44700 4
N 76200 44100 67200 44100 4
N 76200 43400 67800 43400 4
N 76200 42800 68000 42800 4
N 76200 38200 68600 38200 4
N 76200 37600 68800 37600 4
C 76100 30700 1 0 0 2i_nand.sym
{
T 77375 31995 5 10 1 1 0 0 1
refdes=S51
T 76375 32090 5 10 0 1 0 0 1
device=none
}
C 76100 29400 1 0 0 2i_nand.sym
{
T 77375 30695 5 10 1 1 0 0 1
refdes=S52
T 76375 30790 5 10 0 1 0 0 1
device=none
}
C 76100 28100 1 0 0 2i_nand.sym
{
T 77375 29395 5 10 1 1 0 0 1
refdes=S53
T 76375 29490 5 10 0 1 0 0 1
device=none
}
C 76100 26800 1 0 0 2i_nand.sym
{
T 77375 28095 5 10 1 1 0 0 1
refdes=S54
T 76375 28190 5 10 0 1 0 0 1
device=none
}
C 76100 25500 1 0 0 2i_nand.sym
{
T 77375 26795 5 10 1 1 0 0 1
refdes=S55
T 76375 26890 5 10 0 1 0 0 1
device=none
}
C 76100 24200 1 0 0 2i_nand.sym
{
T 77375 25495 5 10 1 1 0 0 1
refdes=S56
T 76375 25590 5 10 0 1 0 0 1
device=none
}
N 76200 34300 69400 34300 4
N 76200 33700 69600 33700 4
N 75200 32000 75200 32400 4
C 60700 31900 1 0 0 in-1.sym
{
T 60700 32200 5 10 1 1 0 0 1
refdes=q63
T 60700 32200 5 10 0 0 0 0 1
device=INPUT
}
C 60700 31400 1 0 0 in-1.sym
{
T 60700 31700 5 10 0 0 0 0 1
device=INPUT
T 60700 31700 5 10 1 1 0 0 1
refdes=nq63
}
N 61300 32000 75200 32000 4
N 76200 32400 75200 32400 4
N 76200 33000 75000 33000 4
N 76200 31700 70200 31700 4
N 76200 31100 70400 31100 4
N 76200 30400 71000 30400 4
N 76200 29800 71200 29800 4
N 76200 29100 71800 29100 4
N 76200 28500 72000 28500 4
N 76200 27800 72600 27800 4
N 76200 27200 72800 27200 4
N 76200 26500 73400 26500 4
N 76200 25900 73600 25900 4
N 76200 25200 74200 25200 4
N 76200 24600 74400 24600 4
C 84700 64700 1 0 0 2i_nand.sym
{
T 85975 65995 5 10 1 1 0 0 1
refdes=S57
T 84975 66090 5 10 0 1 0 0 1
device=none
}
C 90300 72100 1 0 0 2i_nand.sym
{
T 91575 73395 5 10 1 1 0 0 1
refdes=S58
T 90575 73490 5 10 0 1 0 0 1
device=none
}
N 77800 64000 78000 64000 4
N 78000 64000 78000 65100 4
N 78000 65100 84800 65100 4
N 84800 65700 17300 65700 4
C 84700 66100 1 0 0 4i_nand.sym
{
T 85975 67695 5 10 1 1 0 0 1
refdes=S59
T 85675 66090 5 10 0 1 0 0 1
device=none
}
N 77800 62700 78200 62700 4
N 78200 62700 78200 66700 4
N 78200 66700 84800 66700 4
N 77800 36700 78400 36700 4
N 78400 36700 78400 66400 4
N 78400 66400 84800 66400 4
N 25600 46900 25800 46900 4
N 25800 46900 25800 67000 4
N 25800 67000 84800 67000 4
N 14100 67300 84800 67300 4
C 92400 66700 1 0 0 out-1.sym
{
T 92400 67000 5 10 0 0 0 0 1
device=OUTPUT
T 92400 67000 5 10 1 1 0 0 1
refdes=4sb
}
C 92400 65400 1 0 0 out-1.sym
{
T 92400 65700 5 10 0 0 0 0 1
device=OUTPUT
T 92400 65700 5 10 1 1 0 0 1
refdes=5sb
}
N 86400 65500 92400 65500 4
N 86400 66800 92400 66800 4
C 92400 64800 1 0 0 out-1.sym
{
T 92400 65100 5 10 0 0 0 0 1
device=OUTPUT
T 92400 65100 5 10 1 1 0 0 1
refdes=6sb
}
N 62800 64900 92400 64900 4
C 84600 67700 1 0 0 8i_nand.sym
{
T 86075 70495 5 10 1 1 0 0 1
refdes=S60
T 85675 67790 5 10 0 1 0 0 1
device=none
}
C 84600 70500 1 0 0 8i_nand.sym
{
T 86075 73295 5 10 1 1 0 0 1
refdes=S61
T 85675 70590 5 10 0 1 0 0 1
device=none
}
N 80200 40600 80200 74600 4
N 77800 61400 78600 61400 4
N 78600 61400 78600 69000 4
N 78600 69000 84800 69000 4
N 78800 49700 78800 68700 4
N 78800 68700 84800 68700 4
N 77800 49700 78800 49700 4
N 79000 48400 79000 68400 4
N 79000 68400 84800 68400 4
N 77800 48400 79000 48400 4
N 79200 45800 79200 68100 4
N 79200 68100 84800 68100 4
N 77800 45800 79200 45800 4
N 12500 59500 12500 70200 4
N 27200 49500 27200 71800 4
N 26800 58700 26800 72400 4
N 28200 61300 28200 86400 4
N 28000 63900 28000 86700 4
N 27800 37800 27800 70900 4
N 27600 39100 27600 71200 4
N 30600 31300 30600 82400 4
N 30400 32600 30400 82700 4
N 30200 35200 30200 83000 4
N 30000 36500 30000 83300 4
N 29800 44300 29800 83600 4
N 29600 41700 29600 83900 4
N 30800 33900 30800 82100 4
N 25600 57400 26000 57400 4
N 26000 57400 26000 69900 4
N 26200 48200 26200 69600 4
N 26400 40400 26400 69300 4
N 25600 48200 26200 48200 4
N 25600 40400 26400 40400 4
N 26000 69900 84800 69900 4
N 26200 69600 84800 69600 4
N 26400 69300 84800 69300 4
N 12500 70200 84800 70200 4
N 27000 72100 84800 72100 4
N 26800 72400 84800 72400 4
N 26600 72700 84800 72700 4
N 27200 71800 84800 71800 4
N 27400 71500 84800 71500 4
N 27600 71200 84800 71200 4
N 27800 70900 84800 70900 4
N 11700 61500 11700 73000 4
N 11700 73000 84800 73000 4
N 25600 62600 26600 62600 4
N 26600 62600 26600 72700 4
N 25600 58700 26800 58700 4
N 27000 52200 27000 72100 4
N 25600 52200 27000 52200 4
N 25600 49500 27200 49500 4
N 27400 45600 27400 71500 4
N 25600 45600 27400 45600 4
N 25600 39100 27600 39100 4
N 25600 37800 27800 37800 4
C 84600 73300 1 0 0 8i_nand.sym
{
T 86075 76095 5 10 1 1 0 0 1
refdes=S62
T 85675 73390 5 10 0 1 0 0 1
device=none
}
N 77800 60100 79400 60100 4
N 79400 60100 79400 75800 4
N 84800 75800 79400 75800 4
N 79600 58800 79600 75500 4
N 84800 75500 79600 75500 4
N 77800 58800 79600 58800 4
N 84800 75200 79800 75200 4
N 79800 54900 79800 75200 4
N 77800 54900 79800 54900 4
N 84800 74900 80000 74900 4
N 80000 52300 80000 74900 4
N 77800 52300 80000 52300 4
N 84800 74600 80200 74600 4
N 77800 40600 80200 40600 4
N 84800 74300 80400 74300 4
N 80400 41900 80400 74300 4
N 77800 41900 80400 41900 4
N 84800 74000 80600 74000 4
N 80600 39300 80600 74000 4
N 77800 39300 80600 39300 4
N 84800 73700 80800 73700 4
N 80800 35400 80800 73700 4
N 77800 35400 80800 35400 4
N 86400 68800 88100 68800 4
N 89100 68800 89400 68800 4
C 92400 68700 1 0 0 out-1.sym
{
T 92400 69000 5 10 0 0 0 0 1
device=OUTPUT
T 92400 69000 5 10 1 1 0 0 1
refdes=3sb
}
N 90400 68800 92400 68800 4
N 88900 71600 89500 71600 4
N 89500 74400 88900 74400 4
C 92400 72800 1 0 0 out-1.sym
{
T 92400 73100 5 10 0 0 0 0 1
device=OUTPUT
T 92400 73100 5 10 1 1 0 0 1
refdes=2sb
}
N 87900 71600 86400 71600 4
N 86400 74400 87900 74400 4
N 89500 71600 89500 72500 4
N 89500 72500 90400 72500 4
N 90400 73100 89500 73100 4
N 89500 73100 89500 74400 4
N 92000 72900 92400 72900 4
C 88100 68500 1 0 0 inverter.sym
{
T 127495 136695 5 10 0 1 0 0 1
device=none
T 88495 68495 5 10 1 1 0 0 1
refdes=SI1
T 89195 68595 5 10 0 1 0 0 1
device=none
}
C 89400 68500 1 0 0 inverter.sym
{
T 128795 136695 5 10 0 1 0 0 1
device=none
T 89795 68495 5 10 1 1 0 0 1
refdes=SI2
T 90495 68595 5 10 0 1 0 0 1
device=none
}
C 87900 71300 1 0 0 inverter.sym
{
T 127295 139495 5 10 0 1 0 0 1
device=none
T 88295 71295 5 10 1 1 0 0 1
refdes=SI3
T 88995 71395 5 10 0 1 0 0 1
device=none
}
C 87900 74100 1 0 0 inverter.sym
{
T 127295 142295 5 10 0 1 0 0 1
device=none
T 88295 74095 5 10 1 1 0 0 1
refdes=SI4
T 88995 74195 5 10 0 1 0 0 1
device=none
}
C 84600 76100 1 0 0 8i_nand.sym
{
T 86075 78895 5 10 1 1 0 0 1
refdes=S63
T 85675 76190 5 10 0 1 0 0 1
device=none
}
C 84600 78900 1 0 0 8i_nand.sym
{
T 86075 81695 5 10 1 1 0 0 1
refdes=S64
T 85675 78990 5 10 0 1 0 0 1
device=none
}
C 84600 81700 1 0 0 8i_nand.sym
{
T 86075 84495 5 10 1 1 0 0 1
refdes=S65
T 85675 81790 5 10 0 1 0 0 1
device=none
}
C 84600 84500 1 0 0 8i_nand.sym
{
T 86075 87295 5 10 1 1 0 0 1
refdes=S66
T 85675 84590 5 10 0 1 0 0 1
device=none
}
N 84800 87000 11300 87000 4
N 25600 63900 28000 63900 4
N 25600 61300 28200 61300 4
N 25600 60000 28400 60000 4
N 25600 56100 28600 56100 4
N 25600 54800 28800 54800 4
N 25600 53500 29000 53500 4
N 25600 50800 29200 50800 4
N 84800 86700 28000 86700 4
N 84800 86400 28200 86400 4
N 84800 86100 28400 86100 4
N 84800 85800 28600 85800 4
N 84800 85500 28800 85500 4
N 84800 85200 29000 85200 4
N 84800 84900 29200 84900 4
N 28400 60000 28400 86100 4
N 28600 56100 28600 85800 4
N 28800 54800 28800 85500 4
N 29000 53500 29000 85200 4
N 29200 50800 29200 84900 4
N 29400 43000 29400 84200 4
N 29400 84200 84800 84200 4
N 84800 82100 30800 82100 4
N 84800 82400 30600 82400 4
N 84800 82700 30400 82700 4
N 84800 83000 30200 83000 4
N 84800 83300 30000 83300 4
N 84800 83600 29800 83600 4
N 84800 83900 29600 83900 4
N 25600 43000 29400 43000 4
N 25600 41700 29600 41700 4
N 25600 44300 29800 44300 4
N 25600 36500 30000 36500 4
N 25600 35200 30200 35200 4
N 25600 32600 30400 32600 4
N 25600 31300 30600 31300 4
N 25600 33900 30800 33900 4
N 81200 56200 81200 81100 4
N 81400 53600 81400 80800 4
N 81600 51000 81600 80500 4
N 81800 47100 81800 80200 4
N 82000 44500 82000 79900 4
N 82200 43200 82200 79600 4
N 82400 38000 82400 79300 4
N 82600 34100 82600 78600 4
N 82800 31500 82800 78300 4
N 83000 30200 83000 78000 4
N 83200 28900 83200 77700 4
N 83400 27600 83400 77400 4
N 83600 26300 83600 77100 4
N 83800 25000 83800 76800 4
N 84000 32800 84000 76500 4
N 81000 57500 81000 81400 4
N 84800 81400 81000 81400 4
N 81200 81100 84800 81100 4
N 84800 80800 81400 80800 4
N 81600 80500 84800 80500 4
N 84800 80200 81800 80200 4
N 82000 79900 84800 79900 4
N 82200 79600 84800 79600 4
N 82400 79300 84800 79300 4
N 84000 76500 84800 76500 4
N 84800 76800 83800 76800 4
N 84800 77100 83600 77100 4
N 84800 77400 83400 77400 4
N 83200 77700 84800 77700 4
N 84800 78000 83000 78000 4
N 82800 78300 84800 78300 4
N 84800 78600 82600 78600 4
N 77800 57500 81000 57500 4
N 77800 56200 81200 56200 4
N 77800 53600 81400 53600 4
N 77800 51000 81600 51000 4
N 77800 47100 81800 47100 4
N 77800 44500 82000 44500 4
N 77800 43200 82200 43200 4
N 77800 38000 82400 38000 4
N 77800 34100 82600 34100 4
N 77800 31500 82800 31500 4
N 77800 30200 83000 30200 4
N 77800 28900 83200 28900 4
N 77800 27600 83400 27600 4
N 77800 26300 83600 26300 4
N 77800 25000 83800 25000 4
N 77800 32800 84000 32800 4
C 87000 76900 1 0 0 inverter.sym
{
T 126395 145095 5 10 0 1 0 0 1
device=none
T 87395 76895 5 10 1 1 0 0 1
refdes=SI5
T 88095 76995 5 10 0 1 0 0 1
device=none
}
C 87000 79700 1 0 0 inverter.sym
{
T 126395 147895 5 10 0 1 0 0 1
device=none
T 87395 79695 5 10 1 1 0 0 1
refdes=SI6
T 88095 79795 5 10 0 1 0 0 1
device=none
}
C 87000 82500 1 0 0 inverter.sym
{
T 126395 150695 5 10 0 1 0 0 1
device=none
T 87395 82495 5 10 1 1 0 0 1
refdes=SI7
T 88095 82595 5 10 0 1 0 0 1
device=none
}
C 87000 85300 1 0 0 inverter.sym
{
T 126395 153495 5 10 0 1 0 0 1
device=none
T 87395 85295 5 10 1 1 0 0 1
refdes=SI8
T 88095 85395 5 10 0 1 0 0 1
device=none
}
N 86400 85600 87000 85600 4
N 87000 82800 86400 82800 4
N 86400 80000 87000 80000 4
N 87000 77200 86400 77200 4
C 88900 80700 1 0 0 4i_nand.sym
{
T 90175 82295 5 10 1 1 0 0 1
refdes=S67
T 89875 80690 5 10 0 1 0 0 1
device=none
}
N 88000 77200 88800 77200 4
N 88800 77200 88800 81000 4
N 88800 81000 89000 81000 4
N 89000 81300 88600 81300 4
N 88600 81300 88600 80000 4
N 88600 80000 88000 80000 4
N 89000 81600 88600 81600 4
N 88600 81600 88600 82800 4
N 88600 82800 88000 82800 4
N 89000 81900 88800 81900 4
N 88800 81900 88800 85600 4
N 88800 85600 88000 85600 4
C 92400 81300 1 0 0 out-1.sym
{
T 92400 81600 5 10 0 0 0 0 1
device=OUTPUT
T 92400 81600 5 10 1 1 0 0 1
refdes=1sb
}
N 92400 81400 90600 81400 4
N 68600 48500 68600 38200 4
N 23600 64600 24800 64600 4
N 24800 63200 24800 63300 4
N 24800 63300 23600 63300 4
N 24800 64600 24800 64500 4
N 24800 61900 24800 62000 4
N 24800 62000 23600 62000 4
N 24800 60600 24800 60700 4
N 24800 60700 23600 60700 4
N 24800 59300 24800 59400 4
N 24800 59400 23600 59400 4
N 24800 58000 24800 58100 4
N 24800 58100 23600 58100 4
N 24800 56700 24800 56800 4
N 24800 56800 23600 56800 4
N 24800 55400 24800 55500 4
N 24800 55500 23600 55500 4
N 24800 54100 24800 54200 4
N 24800 54200 23600 54200 4
N 24800 52800 24800 52900 4
N 24800 52900 23600 52900 4
N 24800 51400 24800 51500 4
N 24800 51500 23600 51500 4
N 24800 50100 24800 50200 4
N 24800 50200 23600 50200 4
N 24800 48800 24800 48900 4
N 24800 48900 23600 48900 4
N 24800 47500 24800 47600 4
N 24800 47600 23600 47600 4
N 24800 46200 24800 46300 4
N 24800 46300 23600 46300 4
N 24800 44900 24800 45000 4
N 24800 45000 23600 45000 4
N 24800 43600 24800 43700 4
N 24800 43700 23600 43700 4
N 24800 42300 24800 42400 4
N 24800 42400 23600 42400 4
N 24800 41000 24800 41100 4
N 24800 41100 23600 41100 4
N 24800 39700 24800 39800 4
N 24800 39800 23600 39800 4
N 24800 38400 24800 38500 4
N 24800 38500 23600 38500 4
N 24800 37100 24800 37200 4
N 24800 37200 23600 37200 4
N 24800 35800 24800 35900 4
N 24800 35900 23600 35900 4
N 24800 34500 24800 34600 4
N 24800 34600 23600 34600 4
N 24800 33200 24800 33300 4
N 24800 33300 23600 33300 4
N 24800 31900 24800 32000 4
N 24800 32000 23600 32000 4
N 23600 23600 23600 64600 4
N 77000 34700 77000 34800 4
N 77000 34800 75800 34800 4
N 77000 36000 77000 36100 4
N 77000 36100 75800 36100 4
N 77000 37300 77000 37400 4
N 77000 37400 75800 37400 4
N 77000 38600 77000 38700 4
N 77000 38700 75800 38700 4
N 77000 39900 77000 40000 4
N 77000 40000 75800 40000 4
N 77000 41200 77000 41300 4
N 77000 41300 75800 41300 4
N 77000 42500 77000 42600 4
N 77000 42600 75800 42600 4
N 77000 43800 77000 43900 4
N 77000 43900 75800 43900 4
N 77000 45100 77000 45200 4
N 77000 45200 75800 45200 4
N 77000 46400 77000 46500 4
N 77000 46500 75800 46500 4
N 77000 47700 77000 47800 4
N 77000 47800 75800 47800 4
N 77000 49000 77000 49100 4
N 77000 49100 75800 49100 4
N 77000 50300 77000 50400 4
N 77000 50400 75800 50400 4
N 77000 51600 77000 51700 4
N 77000 51700 75800 51700 4
N 77000 52900 77000 53000 4
N 77000 53000 75800 53000 4
N 77000 54200 77000 54300 4
N 77000 54300 75800 54300 4
N 77000 55500 77000 55600 4
N 77000 55600 75800 55600 4
N 77000 56800 77000 56900 4
N 77000 56900 75800 56900 4
N 77000 58100 77000 58200 4
N 77000 58200 75800 58200 4
N 77000 59400 77000 59500 4
N 77000 59500 75800 59500 4
N 75800 64700 77000 64700 4
N 77000 64700 77000 64600 4
N 77000 63300 77000 63400 4
N 77000 63400 75800 63400 4
N 77000 62000 77000 62100 4
N 77000 62100 75800 62100 4
N 77000 60700 77000 60800 4
N 77000 60800 75800 60800 4
N 77000 33400 77000 33500 4
N 77000 33500 75800 33500 4
N 77000 32100 77000 32200 4
N 77000 32200 75800 32200 4
N 77000 30800 77000 30900 4
N 77000 30900 75800 30900 4
N 77000 29500 77000 29600 4
N 77000 29600 75800 29600 4
N 77000 28200 77000 28300 4
N 77000 28300 75800 28300 4
N 77000 26900 77000 27000 4
N 77000 27000 75800 27000 4
N 77000 25600 77000 25700 4
N 77000 25700 75800 25700 4
N 85600 87400 85600 87500 4
N 85600 84600 85600 84700 4
N 85600 81800 85600 81900 4
N 85600 79000 85600 79100 4
N 85600 76200 85600 76300 4
N 85600 73400 85600 73500 4
N 85600 70600 85600 70700 4
N 75800 67900 85600 67900 4
N 85600 67800 85600 67900 4
N 75800 66200 85600 66200 4
N 85600 66100 85600 66200 4
N 88700 70700 88700 69200 4
N 75800 70700 90000 70700 4
N 90000 70700 90000 69200 4
N 75800 73500 91200 73500 4
N 88500 72000 88500 73500 4
N 75800 76300 88500 76300 4
N 88500 76300 88500 74800 4
N 75800 79100 87600 79100 4
N 87600 79100 87600 77600 4
N 75800 81900 87600 81900 4
N 87600 81900 87600 80400 4
N 87600 84700 87600 83200 4
N 75800 84700 89800 84700 4
N 89800 84700 89800 82400 4
N 75800 87500 87600 87500 4
N 87600 87500 87600 86000 4
C 44600 24200 1 270 0 in-1.sym
{
T 44900 24200 5 10 0 0 270 0 1
device=INPUT
T 44900 24200 5 10 1 1 270 0 1
refdes=Vdd
}
C 9700 62900 1 0 0 resistor-1.sym
{
T 10000 63300 5 10 0 0 0 0 1
device=RESISTOR
T 9900 63200 5 10 1 1 0 0 1
refdes=R1
T 9700 62900 5 10 0 0 0 0 1
value=10Meg
}
C 9700 60400 1 0 0 resistor-1.sym
{
T 10000 60800 5 10 0 0 0 0 1
device=RESISTOR
T 9900 60700 5 10 1 1 0 0 1
refdes=R2
T 9700 60400 5 10 0 1 0 0 1
value=10Meg
}
C 9700 59900 1 0 0 resistor-1.sym
{
T 10000 60300 5 10 0 0 0 0 1
device=RESISTOR
T 9900 60200 5 10 1 1 0 0 1
refdes=R3
T 9700 59900 5 10 0 1 0 0 1
value=10Meg
}
C 9700 58400 1 0 0 resistor-1.sym
{
T 10000 58800 5 10 0 0 0 0 1
device=RESISTOR
T 9900 58700 5 10 1 1 0 0 1
refdes=R4
T 9700 58400 5 10 0 1 0 0 1
value=10Meg
}
C 9700 56400 1 0 0 resistor-1.sym
{
T 10000 56800 5 10 0 0 0 0 1
device=RESISTOR
T 9900 56700 5 10 1 1 0 0 1
refdes=R5
T 9700 56400 5 10 0 1 0 0 1
value=10Meg
}
C 9700 55900 1 0 0 resistor-1.sym
{
T 10000 56300 5 10 0 0 0 0 1
device=RESISTOR
T 9900 56200 5 10 1 1 0 0 1
refdes=R6
T 9700 55900 5 10 0 1 0 0 1
value=10Meg
}
C 9700 54400 1 0 0 resistor-1.sym
{
T 10000 54800 5 10 0 0 0 0 1
device=RESISTOR
T 9900 54700 5 10 1 1 0 0 1
refdes=R7
T 9700 54400 5 10 0 1 0 0 1
value=10Meg
}
C 9700 52400 1 0 0 resistor-1.sym
{
T 10000 52800 5 10 0 0 0 0 1
device=RESISTOR
T 9900 52700 5 10 1 1 0 0 1
refdes=R8
T 9700 52400 5 10 0 1 0 0 1
value=10Meg
}
C 9700 50400 1 0 0 resistor-1.sym
{
T 10000 50800 5 10 0 0 0 0 1
device=RESISTOR
T 9900 50700 5 10 1 1 0 0 1
refdes=R9
T 9700 50400 5 10 0 1 0 0 1
value=10Meg
}
C 9700 48400 1 0 0 resistor-1.sym
{
T 10000 48800 5 10 0 0 0 0 1
device=RESISTOR
T 9900 48700 5 10 1 1 0 0 1
refdes=R10
T 9700 48400 5 10 0 1 0 0 1
value=10Meg
}
C 9700 47900 1 0 0 resistor-1.sym
{
T 10000 48300 5 10 0 0 0 0 1
device=RESISTOR
T 9900 48200 5 10 1 1 0 0 1
refdes=R11
T 9700 47900 5 10 0 1 0 0 1
value=10Meg
}
C 9700 46400 1 0 0 resistor-1.sym
{
T 10000 46800 5 10 0 0 0 0 1
device=RESISTOR
T 9900 46700 5 10 1 1 0 0 1
refdes=R12
T 9700 46400 5 10 0 1 0 0 1
value=10Meg
}
C 9700 44400 1 0 0 resistor-1.sym
{
T 10000 44800 5 10 0 0 0 0 1
device=RESISTOR
T 9900 44700 5 10 1 1 0 0 1
refdes=R13
T 9700 44400 5 10 0 1 0 0 1
value=10Meg
}
C 9700 42400 1 0 0 resistor-1.sym
{
T 10000 42800 5 10 0 0 0 0 1
device=RESISTOR
T 9900 42700 5 10 1 1 0 0 1
refdes=R14
T 9700 42400 5 10 0 1 0 0 1
value=10Meg
}
C 9700 40400 1 0 0 resistor-1.sym
{
T 10000 40800 5 10 0 0 0 0 1
device=RESISTOR
T 9900 40700 5 10 1 1 0 0 1
refdes=R15
T 9700 40400 5 10 0 1 0 0 1
value=10Meg
}
C 9700 38400 1 0 0 resistor-1.sym
{
T 10000 38800 5 10 0 0 0 0 1
device=RESISTOR
T 9900 38700 5 10 1 1 0 0 1
refdes=R16
T 9700 38400 5 10 0 1 0 0 1
value=10Meg
}
C 9700 36400 1 0 0 resistor-1.sym
{
T 10000 36800 5 10 0 0 0 0 1
device=RESISTOR
T 9900 36700 5 10 1 1 0 0 1
refdes=R17
T 9700 36400 5 10 0 1 0 0 1
value=10Meg
}
C 9700 34400 1 0 0 resistor-1.sym
{
T 10000 34800 5 10 0 0 0 0 1
device=RESISTOR
T 9900 34700 5 10 1 1 0 0 1
refdes=R18
T 9700 34400 5 10 0 1 0 0 1
value=10Meg
}
C 9700 32400 1 0 0 resistor-1.sym
{
T 10000 32800 5 10 0 0 0 0 1
device=RESISTOR
T 9900 32700 5 10 1 1 0 0 1
refdes=R19
T 9700 32400 5 10 0 1 0 0 1
value=10Meg
}
C 61300 61400 1 0 0 resistor-1.sym
{
T 61600 61800 5 10 0 0 0 0 1
device=RESISTOR
T 61500 61700 5 10 1 1 0 0 1
refdes=R20
T 61300 61400 5 10 0 1 0 0 1
value=10Meg
}
C 61300 59400 1 0 0 resistor-1.sym
{
T 61600 59800 5 10 0 0 0 0 1
device=RESISTOR
T 61500 59700 5 10 1 1 0 0 1
refdes=R21
T 61300 59400 5 10 0 1 0 0 1
value=10Meg
}
C 61300 57400 1 0 0 resistor-1.sym
{
T 61600 57800 5 10 0 0 0 0 1
device=RESISTOR
T 61500 57700 5 10 1 1 0 0 1
refdes=R22
T 61300 57400 5 10 0 1 0 0 1
value=10Meg
}
C 61300 55400 1 0 0 resistor-1.sym
{
T 61600 55800 5 10 0 0 0 0 1
device=RESISTOR
T 61500 55700 5 10 1 1 0 0 1
refdes=R23
T 61300 55400 5 10 0 1 0 0 1
value=10Meg
}
C 61300 53400 1 0 0 resistor-1.sym
{
T 61600 53800 5 10 0 0 0 0 1
device=RESISTOR
T 61500 53700 5 10 1 1 0 0 1
refdes=R24
T 61300 53400 5 10 0 1 0 0 1
value=10Meg
}
C 61300 51400 1 0 0 resistor-1.sym
{
T 61600 51800 5 10 0 0 0 0 1
device=RESISTOR
T 61500 51700 5 10 1 1 0 0 1
refdes=R25
T 61300 51400 5 10 0 1 0 0 1
value=10Meg
}
C 61300 49400 1 0 0 resistor-1.sym
{
T 61600 49800 5 10 0 0 0 0 1
device=RESISTOR
T 61500 49700 5 10 1 1 0 0 1
refdes=R26
T 61300 49400 5 10 0 1 0 0 1
value=10Meg
}
C 61300 47400 1 0 0 resistor-1.sym
{
T 61600 47800 5 10 0 0 0 0 1
device=RESISTOR
T 61500 47700 5 10 1 1 0 0 1
refdes=R27
T 61300 47400 5 10 0 1 0 0 1
value=10Meg
}
C 61300 45400 1 0 0 resistor-1.sym
{
T 61600 45800 5 10 0 0 0 0 1
device=RESISTOR
T 61500 45700 5 10 1 1 0 0 1
refdes=R28
T 61300 45400 5 10 0 1 0 0 1
value=10Meg
}
C 61300 43400 1 0 0 resistor-1.sym
{
T 61600 43800 5 10 0 0 0 0 1
device=RESISTOR
T 61500 43700 5 10 1 1 0 0 1
refdes=R29
T 61300 43400 5 10 0 1 0 0 1
value=10Meg
}
C 61300 41400 1 0 0 resistor-1.sym
{
T 61600 41800 5 10 0 0 0 0 1
device=RESISTOR
T 61500 41700 5 10 1 1 0 0 1
refdes=R30
T 61300 41400 5 10 0 1 0 0 1
value=10Meg
}
C 61300 39400 1 0 0 resistor-1.sym
{
T 61600 39800 5 10 0 0 0 0 1
device=RESISTOR
T 61500 39700 5 10 1 1 0 0 1
refdes=R31
T 61300 39400 5 10 0 1 0 0 1
value=10Meg
}
C 61300 37400 1 0 0 resistor-1.sym
{
T 61600 37800 5 10 0 0 0 0 1
device=RESISTOR
T 61500 37700 5 10 1 1 0 0 1
refdes=R32
T 61300 37400 5 10 0 1 0 0 1
value=10Meg
}
C 61300 35400 1 0 0 resistor-1.sym
{
T 61600 35800 5 10 0 0 0 0 1
device=RESISTOR
T 61500 35700 5 10 1 1 0 0 1
refdes=R33
T 61300 35400 5 10 0 1 0 0 1
value=10Meg
}
C 61300 33400 1 0 0 resistor-1.sym
{
T 61600 33800 5 10 0 0 0 0 1
device=RESISTOR
T 61500 33700 5 10 1 1 0 0 1
refdes=R34
T 61300 33400 5 10 0 1 0 0 1
value=10Meg
}
C 61300 31400 1 0 0 resistor-1.sym
{
T 61600 31800 5 10 0 0 0 0 1
device=RESISTOR
T 61500 31700 5 10 1 1 0 0 1
refdes=R35
T 61300 31400 5 10 0 1 0 0 1
value=10Meg
}
N 23600 23600 75800 23600 4
N 75800 23600 75800 87500 4
C 9700 61900 1 0 0 resistor-1.sym
{
T 10000 62300 5 10 0 0 0 0 1
device=RESISTOR
T 9900 62200 5 10 1 1 0 0 1
refdes=R36
T 9700 61900 5 10 0 1 0 0 1
value=10Meg
}
C 10900 62900 1 90 0 gnd-1.sym
C 10900 61900 1 90 0 gnd-1.sym
C 10900 60400 1 90 0 gnd-1.sym
C 10900 59900 1 90 0 gnd-1.sym
C 10900 58400 1 90 0 gnd-1.sym
C 10900 56400 1 90 0 gnd-1.sym
C 10900 55900 1 90 0 gnd-1.sym
C 10900 54400 1 90 0 gnd-1.sym
C 10900 52400 1 90 0 gnd-1.sym
C 10900 50400 1 90 0 gnd-1.sym
C 10900 48400 1 90 0 gnd-1.sym
C 10900 47900 1 90 0 gnd-1.sym
C 10900 46400 1 90 0 gnd-1.sym
C 10900 44400 1 90 0 gnd-1.sym
C 10900 42400 1 90 0 gnd-1.sym
C 10900 40400 1 90 0 gnd-1.sym
C 10900 38400 1 90 0 gnd-1.sym
C 10900 36400 1 90 0 gnd-1.sym
C 10900 34400 1 90 0 gnd-1.sym
C 10900 32400 1 90 0 gnd-1.sym
C 62500 61400 1 90 0 gnd-1.sym
C 62500 59400 1 90 0 gnd-1.sym
C 62500 57400 1 90 0 gnd-1.sym
C 62500 55400 1 90 0 gnd-1.sym
C 62500 53400 1 90 0 gnd-1.sym
C 62500 51400 1 90 0 gnd-1.sym
C 62500 49400 1 90 0 gnd-1.sym
C 62500 47400 1 90 0 gnd-1.sym
C 62500 45400 1 90 0 gnd-1.sym
C 62500 43400 1 90 0 gnd-1.sym
C 62500 41400 1 90 0 gnd-1.sym
C 62500 39400 1 90 0 gnd-1.sym
C 62500 37400 1 90 0 gnd-1.sym
C 62500 35400 1 90 0 gnd-1.sym
C 62500 33400 1 90 0 gnd-1.sym
C 62500 31400 1 90 0 gnd-1.sym
