
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 9)  (130 537)  (130 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (131 537)  (131 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (17 5)  (185 533)  (185 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (1 11)  (205 538)  (205 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g0_6 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_6 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (4 6)  (250 535)  (250 535)  routing T_5_33.span4_vert_14 <X> T_5_33.lc_trk_g0_6
 (4 7)  (250 534)  (250 534)  routing T_5_33.span4_vert_14 <X> T_5_33.lc_trk_g0_6
 (6 7)  (252 534)  (252 534)  routing T_5_33.span4_vert_14 <X> T_5_33.lc_trk_g0_6
 (7 7)  (253 534)  (253 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_14 lc_trk_g0_6


IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (17 4)  (293 532)  (293 532)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_1 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (5 8)  (359 536)  (359 536)  routing T_7_33.span4_horz_r_9 <X> T_7_33.lc_trk_g1_1
 (7 8)  (361 536)  (361 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (362 536)  (362 536)  routing T_7_33.span4_horz_r_9 <X> T_7_33.lc_trk_g1_1
 (17 9)  (347 537)  (347 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 2)  (401 531)  (401 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (5 6)  (413 535)  (413 535)  routing T_8_33.span12_vert_7 <X> T_8_33.lc_trk_g0_7
 (7 6)  (415 535)  (415 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_7 lc_trk_g0_7
 (8 6)  (416 535)  (416 535)  routing T_8_33.span12_vert_7 <X> T_8_33.lc_trk_g0_7
 (8 7)  (416 534)  (416 534)  routing T_8_33.span12_vert_7 <X> T_8_33.lc_trk_g0_7
 (14 7)  (432 534)  (432 534)  routing T_8_33.span4_horz_l_14 <X> T_8_33.span4_horz_r_2
 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0

 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g0_7 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (12 11)  (430 538)  (430 538)  routing T_8_33.lc_trk_g0_7 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (11 2)  (471 531)  (471 531)  routing T_9_33.span4_vert_7 <X> T_9_33.span4_horz_l_13
 (12 2)  (472 531)  (472 531)  routing T_9_33.span4_vert_7 <X> T_9_33.span4_horz_l_13
 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (16 9)  (550 537)  (550 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0

 (14 7)  (636 534)  (636 534)  routing T_12_33.span4_horz_l_14 <X> T_12_33.span4_horz_r_2


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (6 4)  (834 532)  (834 532)  routing T_16_33.span12_vert_21 <X> T_16_33.lc_trk_g0_5
 (7 4)  (835 532)  (835 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_21 lc_trk_g0_5
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (8 5)  (836 533)  (836 533)  routing T_16_33.span12_vert_21 <X> T_16_33.lc_trk_g0_5
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g0_5 <X> T_16_33.wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (14 7)  (852 534)  (852 534)  routing T_16_33.span4_horz_l_14 <X> T_16_33.span4_horz_r_2


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (14 4)  (910 532)  (910 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (4 15)  (890 542)  (890 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (5 15)  (891 542)  (891 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (7 15)  (893 542)  (893 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (12 10)  (1016 539)  (1016 539)  routing T_19_33.lc_trk_g1_4 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1017 539)  (1017 539)  routing T_19_33.lc_trk_g1_4 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (998 540)  (998 540)  routing T_19_33.span4_vert_36 <X> T_19_33.lc_trk_g1_4
 (5 13)  (999 541)  (999 541)  routing T_19_33.span4_vert_36 <X> T_19_33.lc_trk_g1_4
 (6 13)  (1000 541)  (1000 541)  routing T_19_33.span4_vert_36 <X> T_19_33.lc_trk_g1_4
 (7 13)  (1001 541)  (1001 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_36 lc_trk_g1_4
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (4 2)  (1052 531)  (1052 531)  routing T_20_33.span4_vert_10 <X> T_20_33.lc_trk_g0_2
 (4 3)  (1052 530)  (1052 530)  routing T_20_33.span4_vert_10 <X> T_20_33.lc_trk_g0_2
 (6 3)  (1054 530)  (1054 530)  routing T_20_33.span4_vert_10 <X> T_20_33.lc_trk_g0_2
 (7 3)  (1055 530)  (1055 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g0_2 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (5 6)  (1053 535)  (1053 535)  routing T_20_33.span4_vert_39 <X> T_20_33.lc_trk_g0_7
 (6 6)  (1054 535)  (1054 535)  routing T_20_33.span4_vert_39 <X> T_20_33.lc_trk_g0_7
 (7 6)  (1055 535)  (1055 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_39 lc_trk_g0_7
 (8 6)  (1056 535)  (1056 535)  routing T_20_33.span4_vert_39 <X> T_20_33.lc_trk_g0_7
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g0_7 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g0_7 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_3 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g1_3 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (5 10)  (1323 539)  (1323 539)  routing T_25_33.span4_vert_19 <X> T_25_33.lc_trk_g1_3
 (6 10)  (1324 539)  (1324 539)  routing T_25_33.span4_vert_19 <X> T_25_33.lc_trk_g1_3
 (7 10)  (1325 539)  (1325 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3


IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0



IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_5 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_5 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (6 12)  (1420 540)  (1420 540)  routing T_27_33.span4_vert_13 <X> T_27_33.lc_trk_g1_5
 (7 12)  (1421 540)  (1421 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_13 lc_trk_g1_5
 (8 12)  (1422 540)  (1422 540)  routing T_27_33.span4_vert_13 <X> T_27_33.lc_trk_g1_5
 (8 13)  (1422 541)  (1422 541)  routing T_27_33.span4_vert_13 <X> T_27_33.lc_trk_g1_5


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (5 2)  (1473 531)  (1473 531)  routing T_28_33.span4_vert_19 <X> T_28_33.lc_trk_g0_3
 (6 2)  (1474 531)  (1474 531)  routing T_28_33.span4_vert_19 <X> T_28_33.lc_trk_g0_3
 (7 2)  (1475 531)  (1475 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_19 lc_trk_g0_3
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g0_3 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (4 1)  (1526 529)  (1526 529)  routing T_29_33.span4_vert_24 <X> T_29_33.lc_trk_g0_0
 (5 1)  (1527 529)  (1527 529)  routing T_29_33.span4_vert_24 <X> T_29_33.lc_trk_g0_0
 (6 1)  (1528 529)  (1528 529)  routing T_29_33.span4_vert_24 <X> T_29_33.lc_trk_g0_0
 (7 1)  (1529 529)  (1529 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_24 lc_trk_g0_0
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (4 8)  (1526 536)  (1526 536)  routing T_29_33.span4_vert_40 <X> T_29_33.lc_trk_g1_0
 (4 9)  (1526 537)  (1526 537)  routing T_29_33.span4_vert_40 <X> T_29_33.lc_trk_g1_0
 (5 9)  (1527 537)  (1527 537)  routing T_29_33.span4_vert_40 <X> T_29_33.lc_trk_g1_0
 (6 9)  (1528 537)  (1528 537)  routing T_29_33.span4_vert_40 <X> T_29_33.lc_trk_g1_0
 (7 9)  (1529 537)  (1529 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_40 lc_trk_g1_0
 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_0 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 1)  (1569 529)  (1569 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0



IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (5 4)  (1635 532)  (1635 532)  routing T_31_33.span4_vert_29 <X> T_31_33.lc_trk_g0_5
 (6 4)  (1636 532)  (1636 532)  routing T_31_33.span4_vert_29 <X> T_31_33.lc_trk_g0_5
 (7 4)  (1637 532)  (1637 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_29 lc_trk_g0_5
 (12 4)  (1652 532)  (1652 532)  routing T_31_33.lc_trk_g1_1 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (8 5)  (1638 533)  (1638 533)  routing T_31_33.span4_vert_29 <X> T_31_33.lc_trk_g0_5
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (5 8)  (1635 536)  (1635 536)  routing T_31_33.span4_vert_41 <X> T_31_33.lc_trk_g1_1
 (6 8)  (1636 536)  (1636 536)  routing T_31_33.span4_vert_41 <X> T_31_33.lc_trk_g1_1
 (7 8)  (1637 536)  (1637 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_41 lc_trk_g1_1
 (8 8)  (1638 536)  (1638 536)  routing T_31_33.span4_vert_41 <X> T_31_33.lc_trk_g1_1
 (8 9)  (1638 537)  (1638 537)  routing T_31_33.span4_vert_41 <X> T_31_33.lc_trk_g1_1
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g0_5 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_9_32

 (19 7)  (457 519)  (457 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_19_32

 (9 3)  (991 515)  (991 515)  routing T_19_32.sp4_v_b_5 <X> T_19_32.sp4_v_t_36
 (10 3)  (992 515)  (992 515)  routing T_19_32.sp4_v_b_5 <X> T_19_32.sp4_v_t_36


LogicTile_20_32

 (11 2)  (1047 514)  (1047 514)  routing T_20_32.sp4_v_b_11 <X> T_20_32.sp4_v_t_39
 (12 3)  (1048 515)  (1048 515)  routing T_20_32.sp4_v_b_11 <X> T_20_32.sp4_v_t_39


LogicTile_29_32

 (11 6)  (1521 518)  (1521 518)  routing T_29_32.sp4_v_b_2 <X> T_29_32.sp4_v_t_40
 (12 7)  (1522 519)  (1522 519)  routing T_29_32.sp4_v_b_2 <X> T_29_32.sp4_v_t_40


LogicTile_31_32

 (9 7)  (1627 519)  (1627 519)  routing T_31_32.sp4_v_b_4 <X> T_31_32.sp4_v_t_41


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_16_31

 (3 4)  (819 500)  (819 500)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0
 (3 5)  (819 501)  (819 501)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0
 (3 14)  (819 510)  (819 510)  routing T_16_31.sp12_v_b_1 <X> T_16_31.sp12_v_t_22


LogicTile_24_31

 (2 8)  (1254 504)  (1254 504)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_27_31

 (11 5)  (1413 501)  (1413 501)  routing T_27_31.sp4_h_l_44 <X> T_27_31.sp4_h_r_5
 (13 5)  (1415 501)  (1415 501)  routing T_27_31.sp4_h_l_44 <X> T_27_31.sp4_h_r_5


LogicTile_29_31

 (4 2)  (1514 498)  (1514 498)  routing T_29_31.sp4_v_b_0 <X> T_29_31.sp4_v_t_37


LogicTile_31_31

 (12 7)  (1630 503)  (1630 503)  routing T_31_31.sp4_h_l_40 <X> T_31_31.sp4_v_t_40


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g0_6 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g0_6 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (4 7)  (1730 503)  (1730 503)  routing T_33_31.span4_vert_b_6 <X> T_33_31.lc_trk_g0_6
 (5 7)  (1731 503)  (1731 503)  routing T_33_31.span4_vert_b_6 <X> T_33_31.lc_trk_g0_6
 (7 7)  (1733 503)  (1733 503)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 489)  (0 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 5)  (75 485)  (75 485)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_h_r_0


LogicTile_5_30

 (4 6)  (238 486)  (238 486)  routing T_5_30.sp4_h_r_9 <X> T_5_30.sp4_v_t_38
 (6 6)  (240 486)  (240 486)  routing T_5_30.sp4_h_r_9 <X> T_5_30.sp4_v_t_38
 (5 7)  (239 487)  (239 487)  routing T_5_30.sp4_h_r_9 <X> T_5_30.sp4_v_t_38


LogicTile_6_30

 (3 5)  (291 485)  (291 485)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_h_r_0
 (2 8)  (290 488)  (290 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_8_30

 (2 8)  (398 488)  (398 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_30

 (3 3)  (495 483)  (495 483)  routing T_10_30.sp12_v_b_0 <X> T_10_30.sp12_h_l_23
 (2 12)  (494 492)  (494 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_30

 (11 5)  (557 485)  (557 485)  routing T_11_30.sp4_h_l_44 <X> T_11_30.sp4_h_r_5
 (13 5)  (559 485)  (559 485)  routing T_11_30.sp4_h_l_44 <X> T_11_30.sp4_h_r_5


LogicTile_13_30

 (11 4)  (665 484)  (665 484)  routing T_13_30.sp4_h_l_46 <X> T_13_30.sp4_v_b_5
 (13 4)  (667 484)  (667 484)  routing T_13_30.sp4_h_l_46 <X> T_13_30.sp4_v_b_5
 (12 5)  (666 485)  (666 485)  routing T_13_30.sp4_h_l_46 <X> T_13_30.sp4_v_b_5


LogicTile_14_30

 (3 1)  (711 481)  (711 481)  routing T_14_30.sp12_h_l_23 <X> T_14_30.sp12_v_b_0
 (2 8)  (710 488)  (710 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_30

 (6 8)  (768 488)  (768 488)  routing T_15_30.sp4_h_r_1 <X> T_15_30.sp4_v_b_6
 (11 12)  (773 492)  (773 492)  routing T_15_30.sp4_h_l_40 <X> T_15_30.sp4_v_b_11
 (13 12)  (775 492)  (775 492)  routing T_15_30.sp4_h_l_40 <X> T_15_30.sp4_v_b_11
 (12 13)  (774 493)  (774 493)  routing T_15_30.sp4_h_l_40 <X> T_15_30.sp4_v_b_11


LogicTile_16_30

 (3 0)  (819 480)  (819 480)  routing T_16_30.sp12_h_r_0 <X> T_16_30.sp12_v_b_0
 (3 1)  (819 481)  (819 481)  routing T_16_30.sp12_h_r_0 <X> T_16_30.sp12_v_b_0
 (2 12)  (818 492)  (818 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (19 13)  (835 493)  (835 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_30

 (4 4)  (878 484)  (878 484)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_3
 (6 4)  (880 484)  (880 484)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_3
 (5 5)  (879 485)  (879 485)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_3


LogicTile_18_30

 (3 1)  (931 481)  (931 481)  routing T_18_30.sp12_h_l_23 <X> T_18_30.sp12_v_b_0


LogicTile_19_30

 (11 4)  (993 484)  (993 484)  routing T_19_30.sp4_h_l_46 <X> T_19_30.sp4_v_b_5
 (13 4)  (995 484)  (995 484)  routing T_19_30.sp4_h_l_46 <X> T_19_30.sp4_v_b_5
 (12 5)  (994 485)  (994 485)  routing T_19_30.sp4_h_l_46 <X> T_19_30.sp4_v_b_5


LogicTile_21_30

 (5 8)  (1095 488)  (1095 488)  routing T_21_30.sp4_v_b_6 <X> T_21_30.sp4_h_r_6
 (6 9)  (1096 489)  (1096 489)  routing T_21_30.sp4_v_b_6 <X> T_21_30.sp4_h_r_6


LogicTile_22_30

 (3 0)  (1147 480)  (1147 480)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0
 (3 1)  (1147 481)  (1147 481)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0


RAM_Tile_25_30

 (5 11)  (1311 491)  (1311 491)  routing T_25_30.sp4_h_l_43 <X> T_25_30.sp4_v_t_43


LogicTile_26_30

 (3 0)  (1351 480)  (1351 480)  routing T_26_30.sp12_h_r_0 <X> T_26_30.sp12_v_b_0
 (3 1)  (1351 481)  (1351 481)  routing T_26_30.sp12_h_r_0 <X> T_26_30.sp12_v_b_0


LogicTile_27_30

 (4 2)  (1406 482)  (1406 482)  routing T_27_30.sp4_v_b_0 <X> T_27_30.sp4_v_t_37


LogicTile_28_30

 (3 2)  (1459 482)  (1459 482)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (3 3)  (1459 483)  (1459 483)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (4 10)  (1460 490)  (1460 490)  routing T_28_30.sp4_v_b_10 <X> T_28_30.sp4_v_t_43
 (6 10)  (1462 490)  (1462 490)  routing T_28_30.sp4_v_b_10 <X> T_28_30.sp4_v_t_43


LogicTile_30_30

 (3 0)  (1567 480)  (1567 480)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0
 (3 1)  (1567 481)  (1567 481)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 488)  (1742 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 489)  (1743 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_4_29

 (3 0)  (183 464)  (183 464)  routing T_4_29.sp12_v_t_23 <X> T_4_29.sp12_v_b_0


LogicTile_14_29

 (3 0)  (711 464)  (711 464)  routing T_14_29.sp12_h_r_0 <X> T_14_29.sp12_v_b_0
 (3 1)  (711 465)  (711 465)  routing T_14_29.sp12_h_r_0 <X> T_14_29.sp12_v_b_0


LogicTile_17_29

 (8 1)  (882 465)  (882 465)  routing T_17_29.sp4_h_r_1 <X> T_17_29.sp4_v_b_1


LogicTile_18_29

 (19 13)  (947 477)  (947 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_20_29

 (9 15)  (1045 479)  (1045 479)  routing T_20_29.sp4_v_b_10 <X> T_20_29.sp4_v_t_47


LogicTile_26_29

 (3 0)  (1351 464)  (1351 464)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_v_b_0
 (3 1)  (1351 465)  (1351 465)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_v_b_0
 (3 2)  (1351 466)  (1351 466)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23
 (3 3)  (1351 467)  (1351 467)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_v_b_0
 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23
 (3 3)  (1567 467)  (1567 467)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 473)  (1742 473)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 473)  (1743 473)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0



LogicTile_18_28

 (3 4)  (931 452)  (931 452)  routing T_18_28.sp12_v_b_0 <X> T_18_28.sp12_h_r_0
 (3 5)  (931 453)  (931 453)  routing T_18_28.sp12_v_b_0 <X> T_18_28.sp12_h_r_0


LogicTile_19_28

 (11 6)  (993 454)  (993 454)  routing T_19_28.sp4_v_b_2 <X> T_19_28.sp4_v_t_40
 (12 7)  (994 455)  (994 455)  routing T_19_28.sp4_v_b_2 <X> T_19_28.sp4_v_t_40


LogicTile_20_28

 (11 14)  (1047 462)  (1047 462)  routing T_20_28.sp4_v_b_8 <X> T_20_28.sp4_v_t_46
 (12 15)  (1048 463)  (1048 463)  routing T_20_28.sp4_v_b_8 <X> T_20_28.sp4_v_t_46


LogicTile_26_28

 (2 8)  (1350 456)  (1350 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_28_28

 (2 12)  (1458 460)  (1458 460)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_28

 (11 2)  (1521 450)  (1521 450)  routing T_29_28.sp4_h_l_44 <X> T_29_28.sp4_v_t_39


LogicTile_31_28

 (5 0)  (1623 448)  (1623 448)  routing T_31_28.sp4_v_b_0 <X> T_31_28.sp4_h_r_0
 (6 1)  (1624 449)  (1624 449)  routing T_31_28.sp4_v_b_0 <X> T_31_28.sp4_h_r_0
 (10 7)  (1628 455)  (1628 455)  routing T_31_28.sp4_h_l_46 <X> T_31_28.sp4_v_t_41


LogicTile_32_28

 (3 0)  (1675 448)  (1675 448)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0
 (3 1)  (1675 449)  (1675 449)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (11 6)  (1737 454)  (1737 454)  routing T_33_28.span4_horz_13 <X> T_33_28.span4_vert_t_14
 (12 6)  (1738 454)  (1738 454)  routing T_33_28.span4_horz_13 <X> T_33_28.span4_vert_t_14
 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (5 4)  (12 436)  (12 436)  routing T_0_27.span4_horz_45 <X> T_0_27.lc_trk_g0_5
 (6 4)  (11 436)  (11 436)  routing T_0_27.span4_horz_45 <X> T_0_27.lc_trk_g0_5
 (7 4)  (10 436)  (10 436)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_45 lc_trk_g0_5
 (8 4)  (9 436)  (9 436)  routing T_0_27.span4_horz_45 <X> T_0_27.lc_trk_g0_5
 (6 5)  (11 437)  (11 437)  routing T_0_27.span12_horz_12 <X> T_0_27.lc_trk_g0_4
 (7 5)  (10 437)  (10 437)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_12 lc_trk_g0_4
 (8 5)  (9 437)  (9 437)  routing T_0_27.span4_horz_45 <X> T_0_27.lc_trk_g0_5
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 442)  (7 442)  routing T_0_27.lc_trk_g0_4 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g0_5 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_1_27

 (13 11)  (31 443)  (31 443)  routing T_1_27.sp4_v_b_3 <X> T_1_27.sp4_h_l_45


LogicTile_3_27

 (3 0)  (129 432)  (129 432)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_v_b_0
 (3 4)  (129 436)  (129 436)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_h_r_0


LogicTile_4_27

 (3 1)  (183 433)  (183 433)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_v_b_0


LogicTile_6_27

 (3 3)  (291 435)  (291 435)  routing T_6_27.sp12_v_b_0 <X> T_6_27.sp12_h_l_23


LogicTile_7_27

 (3 0)  (345 432)  (345 432)  routing T_7_27.sp12_v_t_23 <X> T_7_27.sp12_v_b_0


LogicTile_11_27

 (2 8)  (548 440)  (548 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_14_27

 (4 12)  (712 444)  (712 444)  routing T_14_27.sp4_h_l_44 <X> T_14_27.sp4_v_b_9
 (5 13)  (713 445)  (713 445)  routing T_14_27.sp4_h_l_44 <X> T_14_27.sp4_v_b_9


LogicTile_18_27

 (3 0)  (931 432)  (931 432)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0
 (3 1)  (931 433)  (931 433)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0


LogicTile_20_27

 (3 4)  (1039 436)  (1039 436)  routing T_20_27.sp12_v_b_0 <X> T_20_27.sp12_h_r_0
 (3 5)  (1039 437)  (1039 437)  routing T_20_27.sp12_v_b_0 <X> T_20_27.sp12_h_r_0


LogicTile_22_27

 (3 0)  (1147 432)  (1147 432)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0
 (3 1)  (1147 433)  (1147 433)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0


LogicTile_26_27

 (3 0)  (1351 432)  (1351 432)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0
 (3 1)  (1351 433)  (1351 433)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0
 (2 4)  (1350 436)  (1350 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_29_27

 (6 2)  (1516 434)  (1516 434)  routing T_29_27.sp4_h_l_42 <X> T_29_27.sp4_v_t_37


LogicTile_30_27

 (3 2)  (1567 434)  (1567 434)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23
 (3 3)  (1567 435)  (1567 435)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 440)  (1742 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 441)  (1743 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_1_26

 (19 3)  (37 419)  (37 419)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_9_26

 (3 14)  (441 430)  (441 430)  routing T_9_26.sp12_v_b_1 <X> T_9_26.sp12_v_t_22


LogicTile_13_26

 (13 4)  (667 420)  (667 420)  routing T_13_26.sp4_v_t_40 <X> T_13_26.sp4_v_b_5


LogicTile_15_26

 (6 12)  (768 428)  (768 428)  routing T_15_26.sp4_v_t_43 <X> T_15_26.sp4_v_b_9
 (12 12)  (774 428)  (774 428)  routing T_15_26.sp4_v_t_46 <X> T_15_26.sp4_h_r_11
 (13 12)  (775 428)  (775 428)  routing T_15_26.sp4_v_t_46 <X> T_15_26.sp4_v_b_11
 (5 13)  (767 429)  (767 429)  routing T_15_26.sp4_v_t_43 <X> T_15_26.sp4_v_b_9


LogicTile_17_26

 (5 4)  (879 420)  (879 420)  routing T_17_26.sp4_v_t_38 <X> T_17_26.sp4_h_r_3


LogicTile_18_26

 (22 8)  (950 424)  (950 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (951 424)  (951 424)  routing T_18_26.sp4_h_r_27 <X> T_18_26.lc_trk_g2_3
 (24 8)  (952 424)  (952 424)  routing T_18_26.sp4_h_r_27 <X> T_18_26.lc_trk_g2_3
 (28 8)  (956 424)  (956 424)  routing T_18_26.lc_trk_g2_3 <X> T_18_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 424)  (957 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 424)  (959 424)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 424)  (960 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 424)  (961 424)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 424)  (962 424)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 424)  (964 424)  LC_4 Logic Functioning bit
 (37 8)  (965 424)  (965 424)  LC_4 Logic Functioning bit
 (38 8)  (966 424)  (966 424)  LC_4 Logic Functioning bit
 (39 8)  (967 424)  (967 424)  LC_4 Logic Functioning bit
 (40 8)  (968 424)  (968 424)  LC_4 Logic Functioning bit
 (42 8)  (970 424)  (970 424)  LC_4 Logic Functioning bit
 (47 8)  (975 424)  (975 424)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (16 9)  (944 425)  (944 425)  routing T_18_26.sp12_v_b_8 <X> T_18_26.lc_trk_g2_0
 (17 9)  (945 425)  (945 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (21 9)  (949 425)  (949 425)  routing T_18_26.sp4_h_r_27 <X> T_18_26.lc_trk_g2_3
 (22 9)  (950 425)  (950 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (954 425)  (954 425)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 425)  (956 425)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 425)  (957 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 425)  (958 425)  routing T_18_26.lc_trk_g2_3 <X> T_18_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 425)  (959 425)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (37 9)  (965 425)  (965 425)  LC_4 Logic Functioning bit
 (39 9)  (967 425)  (967 425)  LC_4 Logic Functioning bit
 (40 9)  (968 425)  (968 425)  LC_4 Logic Functioning bit
 (42 9)  (970 425)  (970 425)  LC_4 Logic Functioning bit
 (27 12)  (955 428)  (955 428)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 428)  (956 428)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 428)  (957 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 428)  (958 428)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 428)  (959 428)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 428)  (960 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 428)  (961 428)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 428)  (962 428)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_6/in_3
 (38 12)  (966 428)  (966 428)  LC_6 Logic Functioning bit
 (39 12)  (967 428)  (967 428)  LC_6 Logic Functioning bit
 (43 12)  (971 428)  (971 428)  LC_6 Logic Functioning bit
 (26 13)  (954 429)  (954 429)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 429)  (956 429)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 429)  (957 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 429)  (959 429)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 429)  (960 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (961 429)  (961 429)  routing T_18_26.lc_trk_g2_0 <X> T_18_26.input_2_6
 (38 13)  (966 429)  (966 429)  LC_6 Logic Functioning bit
 (43 13)  (971 429)  (971 429)  LC_6 Logic Functioning bit
 (46 13)  (974 429)  (974 429)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (25 14)  (953 430)  (953 430)  routing T_18_26.sp4_h_r_46 <X> T_18_26.lc_trk_g3_6
 (14 15)  (942 431)  (942 431)  routing T_18_26.sp4_r_v_b_44 <X> T_18_26.lc_trk_g3_4
 (17 15)  (945 431)  (945 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (950 431)  (950 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (951 431)  (951 431)  routing T_18_26.sp4_h_r_46 <X> T_18_26.lc_trk_g3_6
 (24 15)  (952 431)  (952 431)  routing T_18_26.sp4_h_r_46 <X> T_18_26.lc_trk_g3_6
 (25 15)  (953 431)  (953 431)  routing T_18_26.sp4_h_r_46 <X> T_18_26.lc_trk_g3_6


LogicTile_19_26

 (12 0)  (994 416)  (994 416)  routing T_19_26.sp4_h_l_46 <X> T_19_26.sp4_h_r_2
 (25 0)  (1007 416)  (1007 416)  routing T_19_26.sp4_v_b_10 <X> T_19_26.lc_trk_g0_2
 (13 1)  (995 417)  (995 417)  routing T_19_26.sp4_h_l_46 <X> T_19_26.sp4_h_r_2
 (22 1)  (1004 417)  (1004 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1005 417)  (1005 417)  routing T_19_26.sp4_v_b_10 <X> T_19_26.lc_trk_g0_2
 (25 1)  (1007 417)  (1007 417)  routing T_19_26.sp4_v_b_10 <X> T_19_26.lc_trk_g0_2
 (29 2)  (1011 418)  (1011 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 418)  (1014 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 418)  (1016 418)  routing T_19_26.lc_trk_g1_3 <X> T_19_26.wire_logic_cluster/lc_1/in_3
 (40 2)  (1022 418)  (1022 418)  LC_1 Logic Functioning bit
 (41 2)  (1023 418)  (1023 418)  LC_1 Logic Functioning bit
 (42 2)  (1024 418)  (1024 418)  LC_1 Logic Functioning bit
 (43 2)  (1025 418)  (1025 418)  LC_1 Logic Functioning bit
 (47 2)  (1029 418)  (1029 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (1008 419)  (1008 419)  routing T_19_26.lc_trk_g1_2 <X> T_19_26.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 419)  (1009 419)  routing T_19_26.lc_trk_g1_2 <X> T_19_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 419)  (1011 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 419)  (1012 419)  routing T_19_26.lc_trk_g0_2 <X> T_19_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 419)  (1013 419)  routing T_19_26.lc_trk_g1_3 <X> T_19_26.wire_logic_cluster/lc_1/in_3
 (37 3)  (1019 419)  (1019 419)  LC_1 Logic Functioning bit
 (39 3)  (1021 419)  (1021 419)  LC_1 Logic Functioning bit
 (40 3)  (1022 419)  (1022 419)  LC_1 Logic Functioning bit
 (41 3)  (1023 419)  (1023 419)  LC_1 Logic Functioning bit
 (42 3)  (1024 419)  (1024 419)  LC_1 Logic Functioning bit
 (43 3)  (1025 419)  (1025 419)  LC_1 Logic Functioning bit
 (13 4)  (995 420)  (995 420)  routing T_19_26.sp4_v_t_40 <X> T_19_26.sp4_v_b_5
 (22 4)  (1004 420)  (1004 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (22 5)  (1004 421)  (1004 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1005 421)  (1005 421)  routing T_19_26.sp4_h_r_2 <X> T_19_26.lc_trk_g1_2
 (24 5)  (1006 421)  (1006 421)  routing T_19_26.sp4_h_r_2 <X> T_19_26.lc_trk_g1_2
 (25 5)  (1007 421)  (1007 421)  routing T_19_26.sp4_h_r_2 <X> T_19_26.lc_trk_g1_2
 (13 12)  (995 428)  (995 428)  routing T_19_26.sp4_h_l_46 <X> T_19_26.sp4_v_b_11
 (22 12)  (1004 428)  (1004 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1005 428)  (1005 428)  routing T_19_26.sp4_h_r_27 <X> T_19_26.lc_trk_g3_3
 (24 12)  (1006 428)  (1006 428)  routing T_19_26.sp4_h_r_27 <X> T_19_26.lc_trk_g3_3
 (12 13)  (994 429)  (994 429)  routing T_19_26.sp4_h_l_46 <X> T_19_26.sp4_v_b_11
 (21 13)  (1003 429)  (1003 429)  routing T_19_26.sp4_h_r_27 <X> T_19_26.lc_trk_g3_3
 (26 14)  (1008 430)  (1008 430)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_7/in_0
 (29 14)  (1011 430)  (1011 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 430)  (1014 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 430)  (1015 430)  routing T_19_26.lc_trk_g3_3 <X> T_19_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 430)  (1016 430)  routing T_19_26.lc_trk_g3_3 <X> T_19_26.wire_logic_cluster/lc_7/in_3
 (39 14)  (1021 430)  (1021 430)  LC_7 Logic Functioning bit
 (42 14)  (1024 430)  (1024 430)  LC_7 Logic Functioning bit
 (15 15)  (997 431)  (997 431)  routing T_19_26.sp4_v_t_33 <X> T_19_26.lc_trk_g3_4
 (16 15)  (998 431)  (998 431)  routing T_19_26.sp4_v_t_33 <X> T_19_26.lc_trk_g3_4
 (17 15)  (999 431)  (999 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (27 15)  (1009 431)  (1009 431)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 431)  (1010 431)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 431)  (1011 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 431)  (1012 431)  routing T_19_26.lc_trk_g0_2 <X> T_19_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 431)  (1013 431)  routing T_19_26.lc_trk_g3_3 <X> T_19_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 431)  (1014 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (1016 431)  (1016 431)  routing T_19_26.lc_trk_g1_2 <X> T_19_26.input_2_7
 (35 15)  (1017 431)  (1017 431)  routing T_19_26.lc_trk_g1_2 <X> T_19_26.input_2_7
 (38 15)  (1020 431)  (1020 431)  LC_7 Logic Functioning bit
 (42 15)  (1024 431)  (1024 431)  LC_7 Logic Functioning bit
 (43 15)  (1025 431)  (1025 431)  LC_7 Logic Functioning bit
 (53 15)  (1035 431)  (1035 431)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_20_26

 (5 6)  (1041 422)  (1041 422)  routing T_20_26.sp4_v_b_3 <X> T_20_26.sp4_h_l_38


LogicTile_21_26

 (6 10)  (1096 426)  (1096 426)  routing T_21_26.sp4_h_l_36 <X> T_21_26.sp4_v_t_43


LogicTile_24_26

 (2 4)  (1254 420)  (1254 420)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


RAM_Tile_25_26

 (2 14)  (1308 430)  (1308 430)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_27_26

 (6 2)  (1408 418)  (1408 418)  routing T_27_26.sp4_h_l_42 <X> T_27_26.sp4_v_t_37


LogicTile_28_26

 (8 15)  (1464 431)  (1464 431)  routing T_28_26.sp4_h_l_47 <X> T_28_26.sp4_v_t_47


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 409)  (0 409)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25

 (3 1)  (291 401)  (291 401)  routing T_6_25.sp12_h_l_23 <X> T_6_25.sp12_v_b_0


LogicTile_7_25



RAM_Tile_8_25

 (3 0)  (399 400)  (399 400)  routing T_8_25.sp12_v_t_23 <X> T_8_25.sp12_v_b_0
 (3 5)  (399 405)  (399 405)  routing T_8_25.sp12_h_l_23 <X> T_8_25.sp12_h_r_0


LogicTile_9_25



LogicTile_10_25

 (19 15)  (511 415)  (511 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_11_25



LogicTile_12_25



LogicTile_13_25

 (4 4)  (658 404)  (658 404)  routing T_13_25.sp4_h_l_38 <X> T_13_25.sp4_v_b_3
 (5 5)  (659 405)  (659 405)  routing T_13_25.sp4_h_l_38 <X> T_13_25.sp4_v_b_3


LogicTile_14_25



LogicTile_15_25

 (5 13)  (767 413)  (767 413)  routing T_15_25.sp4_h_r_9 <X> T_15_25.sp4_v_b_9


LogicTile_16_25

 (2 8)  (818 408)  (818 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_25

 (4 12)  (878 412)  (878 412)  routing T_17_25.sp4_v_t_36 <X> T_17_25.sp4_v_b_9
 (6 12)  (880 412)  (880 412)  routing T_17_25.sp4_v_t_36 <X> T_17_25.sp4_v_b_9


LogicTile_18_25

 (3 0)  (931 400)  (931 400)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (3 1)  (931 401)  (931 401)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (26 6)  (954 406)  (954 406)  routing T_18_25.lc_trk_g1_4 <X> T_18_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 406)  (955 406)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 406)  (956 406)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 406)  (957 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 406)  (958 406)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 406)  (960 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 406)  (961 406)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 406)  (962 406)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 406)  (963 406)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.input_2_3
 (38 6)  (966 406)  (966 406)  LC_3 Logic Functioning bit
 (43 6)  (971 406)  (971 406)  LC_3 Logic Functioning bit
 (14 7)  (942 407)  (942 407)  routing T_18_25.sp12_h_r_20 <X> T_18_25.lc_trk_g1_4
 (16 7)  (944 407)  (944 407)  routing T_18_25.sp12_h_r_20 <X> T_18_25.lc_trk_g1_4
 (17 7)  (945 407)  (945 407)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (27 7)  (955 407)  (955 407)  routing T_18_25.lc_trk_g1_4 <X> T_18_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 407)  (957 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 407)  (958 407)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 407)  (959 407)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 407)  (960 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (961 407)  (961 407)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.input_2_3
 (34 7)  (962 407)  (962 407)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.input_2_3
 (35 7)  (963 407)  (963 407)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.input_2_3
 (38 7)  (966 407)  (966 407)  LC_3 Logic Functioning bit
 (39 7)  (967 407)  (967 407)  LC_3 Logic Functioning bit
 (42 7)  (970 407)  (970 407)  LC_3 Logic Functioning bit
 (43 7)  (971 407)  (971 407)  LC_3 Logic Functioning bit
 (53 7)  (981 407)  (981 407)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (2 12)  (930 412)  (930 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (22 12)  (950 412)  (950 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (951 412)  (951 412)  routing T_18_25.sp12_v_b_11 <X> T_18_25.lc_trk_g3_3
 (22 14)  (950 414)  (950 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (22 15)  (950 415)  (950 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_19_25

 (15 5)  (997 405)  (997 405)  routing T_19_25.sp4_v_t_5 <X> T_19_25.lc_trk_g1_0
 (16 5)  (998 405)  (998 405)  routing T_19_25.sp4_v_t_5 <X> T_19_25.lc_trk_g1_0
 (17 5)  (999 405)  (999 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 6)  (1004 406)  (1004 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1005 406)  (1005 406)  routing T_19_25.sp4_v_b_23 <X> T_19_25.lc_trk_g1_7
 (24 6)  (1006 406)  (1006 406)  routing T_19_25.sp4_v_b_23 <X> T_19_25.lc_trk_g1_7
 (22 7)  (1004 407)  (1004 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1005 407)  (1005 407)  routing T_19_25.sp4_v_b_22 <X> T_19_25.lc_trk_g1_6
 (24 7)  (1006 407)  (1006 407)  routing T_19_25.sp4_v_b_22 <X> T_19_25.lc_trk_g1_6
 (21 12)  (1003 412)  (1003 412)  routing T_19_25.sp4_h_r_35 <X> T_19_25.lc_trk_g3_3
 (22 12)  (1004 412)  (1004 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1005 412)  (1005 412)  routing T_19_25.sp4_h_r_35 <X> T_19_25.lc_trk_g3_3
 (24 12)  (1006 412)  (1006 412)  routing T_19_25.sp4_h_r_35 <X> T_19_25.lc_trk_g3_3
 (27 12)  (1009 412)  (1009 412)  routing T_19_25.lc_trk_g1_0 <X> T_19_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 412)  (1011 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 412)  (1013 412)  routing T_19_25.lc_trk_g1_6 <X> T_19_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 412)  (1014 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 412)  (1016 412)  routing T_19_25.lc_trk_g1_6 <X> T_19_25.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 412)  (1017 412)  routing T_19_25.lc_trk_g1_7 <X> T_19_25.input_2_6
 (37 12)  (1019 412)  (1019 412)  LC_6 Logic Functioning bit
 (39 12)  (1021 412)  (1021 412)  LC_6 Logic Functioning bit
 (43 12)  (1025 412)  (1025 412)  LC_6 Logic Functioning bit
 (26 13)  (1008 413)  (1008 413)  routing T_19_25.lc_trk_g3_3 <X> T_19_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 413)  (1009 413)  routing T_19_25.lc_trk_g3_3 <X> T_19_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 413)  (1010 413)  routing T_19_25.lc_trk_g3_3 <X> T_19_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 413)  (1011 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 413)  (1013 413)  routing T_19_25.lc_trk_g1_6 <X> T_19_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 413)  (1014 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (1016 413)  (1016 413)  routing T_19_25.lc_trk_g1_7 <X> T_19_25.input_2_6
 (35 13)  (1017 413)  (1017 413)  routing T_19_25.lc_trk_g1_7 <X> T_19_25.input_2_6
 (37 13)  (1019 413)  (1019 413)  LC_6 Logic Functioning bit
 (41 13)  (1023 413)  (1023 413)  LC_6 Logic Functioning bit
 (43 13)  (1025 413)  (1025 413)  LC_6 Logic Functioning bit
 (53 13)  (1035 413)  (1035 413)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (5 15)  (987 415)  (987 415)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_t_44


LogicTile_20_25

 (19 3)  (1055 403)  (1055 403)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25

 (3 0)  (1567 400)  (1567 400)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_v_b_0
 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23


LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24

 (3 6)  (399 390)  (399 390)  routing T_8_24.sp12_h_r_0 <X> T_8_24.sp12_v_t_23
 (3 7)  (399 391)  (399 391)  routing T_8_24.sp12_h_r_0 <X> T_8_24.sp12_v_t_23


LogicTile_9_24



LogicTile_10_24



LogicTile_11_24

 (7 14)  (553 398)  (553 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_12_24

 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_14_24

 (27 0)  (735 384)  (735 384)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 384)  (736 384)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 384)  (737 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 384)  (738 384)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 384)  (739 384)  routing T_14_24.lc_trk_g2_5 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 384)  (740 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 384)  (741 384)  routing T_14_24.lc_trk_g2_5 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (40 0)  (748 384)  (748 384)  LC_0 Logic Functioning bit
 (41 0)  (749 384)  (749 384)  LC_0 Logic Functioning bit
 (42 0)  (750 384)  (750 384)  LC_0 Logic Functioning bit
 (47 0)  (755 384)  (755 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (730 385)  (730 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (733 385)  (733 385)  routing T_14_24.sp4_r_v_b_33 <X> T_14_24.lc_trk_g0_2
 (26 1)  (734 385)  (734 385)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 385)  (735 385)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 385)  (736 385)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 385)  (737 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 385)  (740 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (743 385)  (743 385)  routing T_14_24.lc_trk_g0_2 <X> T_14_24.input_2_0
 (37 1)  (745 385)  (745 385)  LC_0 Logic Functioning bit
 (40 1)  (748 385)  (748 385)  LC_0 Logic Functioning bit
 (41 1)  (749 385)  (749 385)  LC_0 Logic Functioning bit
 (42 1)  (750 385)  (750 385)  LC_0 Logic Functioning bit
 (43 1)  (751 385)  (751 385)  LC_0 Logic Functioning bit
 (28 4)  (736 388)  (736 388)  routing T_14_24.lc_trk_g2_1 <X> T_14_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 388)  (737 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 388)  (739 388)  routing T_14_24.lc_trk_g2_5 <X> T_14_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 388)  (740 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 388)  (741 388)  routing T_14_24.lc_trk_g2_5 <X> T_14_24.wire_logic_cluster/lc_2/in_3
 (40 4)  (748 388)  (748 388)  LC_2 Logic Functioning bit
 (42 4)  (750 388)  (750 388)  LC_2 Logic Functioning bit
 (47 4)  (755 388)  (755 388)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (734 389)  (734 389)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 389)  (735 389)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 389)  (736 389)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 389)  (737 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (40 5)  (748 389)  (748 389)  LC_2 Logic Functioning bit
 (41 5)  (749 389)  (749 389)  LC_2 Logic Functioning bit
 (42 5)  (750 389)  (750 389)  LC_2 Logic Functioning bit
 (43 5)  (751 389)  (751 389)  LC_2 Logic Functioning bit
 (17 8)  (725 392)  (725 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (726 393)  (726 393)  routing T_14_24.sp4_r_v_b_33 <X> T_14_24.lc_trk_g2_1
 (16 10)  (724 394)  (724 394)  routing T_14_24.sp4_v_b_37 <X> T_14_24.lc_trk_g2_5
 (17 10)  (725 394)  (725 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 394)  (726 394)  routing T_14_24.sp4_v_b_37 <X> T_14_24.lc_trk_g2_5
 (18 11)  (726 395)  (726 395)  routing T_14_24.sp4_v_b_37 <X> T_14_24.lc_trk_g2_5
 (22 12)  (730 396)  (730 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (731 396)  (731 396)  routing T_14_24.sp12_v_b_11 <X> T_14_24.lc_trk_g3_3
 (15 15)  (723 399)  (723 399)  routing T_14_24.sp4_v_t_33 <X> T_14_24.lc_trk_g3_4
 (16 15)  (724 399)  (724 399)  routing T_14_24.sp4_v_t_33 <X> T_14_24.lc_trk_g3_4
 (17 15)  (725 399)  (725 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24

 (3 5)  (1147 389)  (1147 389)  routing T_22_24.sp12_h_l_23 <X> T_22_24.sp12_h_r_0


LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24

 (2 4)  (1458 388)  (1458 388)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_29_24



LogicTile_30_24



LogicTile_31_24

 (6 2)  (1624 386)  (1624 386)  routing T_31_24.sp4_h_l_42 <X> T_31_24.sp4_v_t_37


LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_3_23

 (3 0)  (129 368)  (129 368)  routing T_3_23.sp12_v_t_23 <X> T_3_23.sp12_v_b_0


LogicTile_4_23

 (3 0)  (183 368)  (183 368)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_v_b_0


LogicTile_6_23

 (3 4)  (291 372)  (291 372)  routing T_6_23.sp12_v_t_23 <X> T_6_23.sp12_h_r_0
 (19 13)  (307 381)  (307 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_8_23

 (19 15)  (415 383)  (415 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_9_23

 (8 9)  (446 377)  (446 377)  routing T_9_23.sp4_h_l_36 <X> T_9_23.sp4_v_b_7
 (9 9)  (447 377)  (447 377)  routing T_9_23.sp4_h_l_36 <X> T_9_23.sp4_v_b_7
 (10 9)  (448 377)  (448 377)  routing T_9_23.sp4_h_l_36 <X> T_9_23.sp4_v_b_7


LogicTile_11_23

 (3 0)  (549 368)  (549 368)  routing T_11_23.sp12_v_t_23 <X> T_11_23.sp12_v_b_0
 (4 12)  (550 380)  (550 380)  routing T_11_23.sp4_h_l_38 <X> T_11_23.sp4_v_b_9
 (6 12)  (552 380)  (552 380)  routing T_11_23.sp4_h_l_38 <X> T_11_23.sp4_v_b_9
 (5 13)  (551 381)  (551 381)  routing T_11_23.sp4_h_l_38 <X> T_11_23.sp4_v_b_9


LogicTile_14_23

 (4 2)  (712 370)  (712 370)  routing T_14_23.sp4_v_b_0 <X> T_14_23.sp4_v_t_37


LogicTile_16_23

 (26 0)  (842 368)  (842 368)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 368)  (844 368)  routing T_16_23.lc_trk_g2_1 <X> T_16_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 368)  (845 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 368)  (848 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 368)  (849 368)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 368)  (850 368)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (41 0)  (857 368)  (857 368)  LC_0 Logic Functioning bit
 (43 0)  (859 368)  (859 368)  LC_0 Logic Functioning bit
 (52 0)  (868 368)  (868 368)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (842 369)  (842 369)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 369)  (843 369)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 369)  (844 369)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 369)  (845 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 369)  (847 369)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (17 8)  (833 376)  (833 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (834 377)  (834 377)  routing T_16_23.sp4_r_v_b_33 <X> T_16_23.lc_trk_g2_1
 (22 13)  (838 381)  (838 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 381)  (841 381)  routing T_16_23.sp4_r_v_b_42 <X> T_16_23.lc_trk_g3_2
 (22 14)  (838 382)  (838 382)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (839 382)  (839 382)  routing T_16_23.sp12_v_t_12 <X> T_16_23.lc_trk_g3_7


LogicTile_22_23

 (3 0)  (1147 368)  (1147 368)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_b_0
 (3 1)  (1147 369)  (1147 369)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_b_0


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 361)  (0 361)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_6_22

 (3 1)  (291 353)  (291 353)  routing T_6_22.sp12_h_l_23 <X> T_6_22.sp12_v_b_0


RAM_Tile_8_22

 (2 8)  (398 360)  (398 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (3 8)  (399 360)  (399 360)  routing T_8_22.sp12_h_r_1 <X> T_8_22.sp12_v_b_1
 (3 9)  (399 361)  (399 361)  routing T_8_22.sp12_h_r_1 <X> T_8_22.sp12_v_b_1


LogicTile_10_22

 (2 12)  (494 364)  (494 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_22

 (0 2)  (546 354)  (546 354)  routing T_11_22.glb_netwk_7 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (1 2)  (547 354)  (547 354)  routing T_11_22.glb_netwk_7 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (2 2)  (548 354)  (548 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (546 355)  (546 355)  routing T_11_22.glb_netwk_7 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (4 4)  (550 356)  (550 356)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_3
 (6 4)  (552 356)  (552 356)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_3
 (5 5)  (551 357)  (551 357)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_3
 (15 7)  (561 359)  (561 359)  routing T_11_22.sp4_v_t_9 <X> T_11_22.lc_trk_g1_4
 (16 7)  (562 359)  (562 359)  routing T_11_22.sp4_v_t_9 <X> T_11_22.lc_trk_g1_4
 (17 7)  (563 359)  (563 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (17 9)  (563 361)  (563 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 12)  (568 364)  (568 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 14)  (572 366)  (572 366)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 366)  (573 366)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 366)  (574 366)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 366)  (575 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 366)  (578 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 366)  (579 366)  routing T_11_22.lc_trk_g2_0 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (41 14)  (587 366)  (587 366)  LC_7 Logic Functioning bit
 (43 14)  (589 366)  (589 366)  LC_7 Logic Functioning bit
 (45 14)  (591 366)  (591 366)  LC_7 Logic Functioning bit
 (46 14)  (592 366)  (592 366)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (47 14)  (593 366)  (593 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (27 15)  (573 367)  (573 367)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 367)  (575 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 367)  (576 367)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (51 15)  (597 367)  (597 367)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_22

 (3 5)  (603 357)  (603 357)  routing T_12_22.sp12_h_l_23 <X> T_12_22.sp12_h_r_0
 (19 6)  (619 358)  (619 358)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_13_22

 (11 1)  (665 353)  (665 353)  routing T_13_22.sp4_h_l_43 <X> T_13_22.sp4_h_r_2
 (13 1)  (667 353)  (667 353)  routing T_13_22.sp4_h_l_43 <X> T_13_22.sp4_h_r_2
 (11 8)  (665 360)  (665 360)  routing T_13_22.sp4_v_t_40 <X> T_13_22.sp4_v_b_8
 (12 9)  (666 361)  (666 361)  routing T_13_22.sp4_v_t_40 <X> T_13_22.sp4_v_b_8
 (13 12)  (667 364)  (667 364)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_11
 (12 13)  (666 365)  (666 365)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_11


LogicTile_15_22

 (11 4)  (773 356)  (773 356)  routing T_15_22.sp4_v_t_44 <X> T_15_22.sp4_v_b_5
 (13 4)  (775 356)  (775 356)  routing T_15_22.sp4_v_t_44 <X> T_15_22.sp4_v_b_5
 (13 12)  (775 364)  (775 364)  routing T_15_22.sp4_v_t_46 <X> T_15_22.sp4_v_b_11


LogicTile_16_22

 (2 0)  (818 352)  (818 352)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (26 2)  (842 354)  (842 354)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (37 2)  (853 354)  (853 354)  LC_1 Logic Functioning bit
 (39 2)  (855 354)  (855 354)  LC_1 Logic Functioning bit
 (40 2)  (856 354)  (856 354)  LC_1 Logic Functioning bit
 (42 2)  (858 354)  (858 354)  LC_1 Logic Functioning bit
 (52 2)  (868 354)  (868 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (842 355)  (842 355)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 355)  (843 355)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 355)  (844 355)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 355)  (845 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 355)  (852 355)  LC_1 Logic Functioning bit
 (38 3)  (854 355)  (854 355)  LC_1 Logic Functioning bit
 (41 3)  (857 355)  (857 355)  LC_1 Logic Functioning bit
 (43 3)  (859 355)  (859 355)  LC_1 Logic Functioning bit
 (22 15)  (838 367)  (838 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 367)  (841 367)  routing T_16_22.sp4_r_v_b_46 <X> T_16_22.lc_trk_g3_6


LogicTile_17_22

 (10 11)  (884 363)  (884 363)  routing T_17_22.sp4_h_l_39 <X> T_17_22.sp4_v_t_42


LogicTile_19_22

 (10 15)  (992 367)  (992 367)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_t_47


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_6_21

 (25 2)  (313 338)  (313 338)  routing T_6_21.sp4_h_r_14 <X> T_6_21.lc_trk_g0_6
 (22 3)  (310 339)  (310 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (311 339)  (311 339)  routing T_6_21.sp4_h_r_14 <X> T_6_21.lc_trk_g0_6
 (24 3)  (312 339)  (312 339)  routing T_6_21.sp4_h_r_14 <X> T_6_21.lc_trk_g0_6
 (26 12)  (314 348)  (314 348)  routing T_6_21.lc_trk_g0_6 <X> T_6_21.wire_logic_cluster/lc_6/in_0
 (37 12)  (325 348)  (325 348)  LC_6 Logic Functioning bit
 (39 12)  (327 348)  (327 348)  LC_6 Logic Functioning bit
 (40 12)  (328 348)  (328 348)  LC_6 Logic Functioning bit
 (42 12)  (330 348)  (330 348)  LC_6 Logic Functioning bit
 (52 12)  (340 348)  (340 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (314 349)  (314 349)  routing T_6_21.lc_trk_g0_6 <X> T_6_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 349)  (317 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (324 349)  (324 349)  LC_6 Logic Functioning bit
 (38 13)  (326 349)  (326 349)  LC_6 Logic Functioning bit
 (41 13)  (329 349)  (329 349)  LC_6 Logic Functioning bit
 (43 13)  (331 349)  (331 349)  LC_6 Logic Functioning bit


LogicTile_9_21

 (5 6)  (443 342)  (443 342)  routing T_9_21.sp4_v_b_3 <X> T_9_21.sp4_h_l_38


LogicTile_13_21

 (6 8)  (660 344)  (660 344)  routing T_13_21.sp4_v_t_38 <X> T_13_21.sp4_v_b_6
 (5 9)  (659 345)  (659 345)  routing T_13_21.sp4_v_t_38 <X> T_13_21.sp4_v_b_6


LogicTile_15_21

 (4 12)  (766 348)  (766 348)  routing T_15_21.sp4_v_t_44 <X> T_15_21.sp4_v_b_9


LogicTile_17_21

 (11 8)  (885 344)  (885 344)  routing T_17_21.sp4_h_r_3 <X> T_17_21.sp4_v_b_8
 (11 14)  (885 350)  (885 350)  routing T_17_21.sp4_v_b_3 <X> T_17_21.sp4_v_t_46
 (13 14)  (887 350)  (887 350)  routing T_17_21.sp4_v_b_3 <X> T_17_21.sp4_v_t_46


LogicTile_18_21

 (3 0)  (931 336)  (931 336)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0
 (3 1)  (931 337)  (931 337)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0
 (19 15)  (947 351)  (947 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_21

 (3 0)  (1039 336)  (1039 336)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (3 1)  (1039 337)  (1039 337)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0


LogicTile_22_21

 (3 0)  (1147 336)  (1147 336)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_v_b_0
 (3 1)  (1147 337)  (1147 337)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_v_b_0


LogicTile_28_21

 (3 2)  (1459 338)  (1459 338)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23
 (3 3)  (1459 339)  (1459 339)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_v_t_23 <X> T_30_21.sp12_h_l_23


LogicTile_32_21

 (3 0)  (1675 336)  (1675 336)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_v_b_0
 (3 1)  (1675 337)  (1675 337)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_v_b_0
 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 338)  (1743 338)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 344)  (1742 344)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 328)  (1 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_2_20

 (3 5)  (75 325)  (75 325)  routing T_2_20.sp12_h_l_23 <X> T_2_20.sp12_h_r_0


LogicTile_10_20

 (2 12)  (494 332)  (494 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_20

 (4 8)  (550 328)  (550 328)  routing T_11_20.sp4_v_t_43 <X> T_11_20.sp4_v_b_6


LogicTile_13_20

 (11 4)  (665 324)  (665 324)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_5
 (13 4)  (667 324)  (667 324)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_5
 (12 5)  (666 325)  (666 325)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_5


LogicTile_14_20

 (3 1)  (711 321)  (711 321)  routing T_14_20.sp12_h_l_23 <X> T_14_20.sp12_v_b_0


LogicTile_17_20

 (8 1)  (882 321)  (882 321)  routing T_17_20.sp4_h_r_1 <X> T_17_20.sp4_v_b_1


LogicTile_18_20

 (3 0)  (931 320)  (931 320)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (19 13)  (947 333)  (947 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (19 8)  (1583 328)  (1583 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_9_19

 (4 4)  (442 308)  (442 308)  routing T_9_19.sp4_v_t_42 <X> T_9_19.sp4_v_b_3
 (6 4)  (444 308)  (444 308)  routing T_9_19.sp4_v_t_42 <X> T_9_19.sp4_v_b_3


LogicTile_11_19

 (11 4)  (557 308)  (557 308)  routing T_11_19.sp4_v_t_44 <X> T_11_19.sp4_v_b_5
 (13 4)  (559 308)  (559 308)  routing T_11_19.sp4_v_t_44 <X> T_11_19.sp4_v_b_5


LogicTile_13_19

 (27 10)  (681 314)  (681 314)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 314)  (682 314)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 314)  (684 314)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 314)  (685 314)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 314)  (687 314)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 314)  (688 314)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 314)  (691 314)  LC_5 Logic Functioning bit
 (39 10)  (693 314)  (693 314)  LC_5 Logic Functioning bit
 (41 10)  (695 314)  (695 314)  LC_5 Logic Functioning bit
 (43 10)  (697 314)  (697 314)  LC_5 Logic Functioning bit
 (30 11)  (684 315)  (684 315)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (37 11)  (691 315)  (691 315)  LC_5 Logic Functioning bit
 (39 11)  (693 315)  (693 315)  LC_5 Logic Functioning bit
 (41 11)  (695 315)  (695 315)  LC_5 Logic Functioning bit
 (43 11)  (697 315)  (697 315)  LC_5 Logic Functioning bit
 (48 11)  (702 315)  (702 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 14)  (669 318)  (669 318)  routing T_13_19.sp4_v_t_32 <X> T_13_19.lc_trk_g3_5
 (16 14)  (670 318)  (670 318)  routing T_13_19.sp4_v_t_32 <X> T_13_19.lc_trk_g3_5
 (17 14)  (671 318)  (671 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (676 318)  (676 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_14_19

 (4 2)  (712 306)  (712 306)  routing T_14_19.sp4_v_b_4 <X> T_14_19.sp4_v_t_37
 (6 2)  (714 306)  (714 306)  routing T_14_19.sp4_v_b_4 <X> T_14_19.sp4_v_t_37
 (19 10)  (727 314)  (727 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_17_19

 (8 1)  (882 305)  (882 305)  routing T_17_19.sp4_h_r_1 <X> T_17_19.sp4_v_b_1


LogicTile_18_19

 (3 0)  (931 304)  (931 304)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (3 1)  (931 305)  (931 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (19 13)  (947 317)  (947 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_19

 (5 5)  (987 309)  (987 309)  routing T_19_19.sp4_h_r_3 <X> T_19_19.sp4_v_b_3


LogicTile_20_19

 (19 15)  (1055 319)  (1055 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (17 5)  (0 293)  (0 293)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_4_18

 (3 5)  (183 293)  (183 293)  routing T_4_18.sp12_h_l_23 <X> T_4_18.sp12_h_r_0


LogicTile_6_18

 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0


LogicTile_10_18

 (3 6)  (495 294)  (495 294)  routing T_10_18.sp12_v_b_0 <X> T_10_18.sp12_v_t_23


LogicTile_11_18

 (5 5)  (551 293)  (551 293)  routing T_11_18.sp4_h_r_3 <X> T_11_18.sp4_v_b_3
 (13 9)  (559 297)  (559 297)  routing T_11_18.sp4_v_t_38 <X> T_11_18.sp4_h_r_8


LogicTile_12_18

 (11 10)  (611 298)  (611 298)  routing T_12_18.sp4_v_b_0 <X> T_12_18.sp4_v_t_45
 (13 10)  (613 298)  (613 298)  routing T_12_18.sp4_v_b_0 <X> T_12_18.sp4_v_t_45
 (19 15)  (619 303)  (619 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_13_18

 (11 0)  (665 288)  (665 288)  routing T_13_18.sp4_v_t_46 <X> T_13_18.sp4_v_b_2
 (12 1)  (666 289)  (666 289)  routing T_13_18.sp4_v_t_46 <X> T_13_18.sp4_v_b_2
 (15 2)  (669 290)  (669 290)  routing T_13_18.top_op_5 <X> T_13_18.lc_trk_g0_5
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (672 291)  (672 291)  routing T_13_18.top_op_5 <X> T_13_18.lc_trk_g0_5
 (28 4)  (682 292)  (682 292)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 292)  (685 292)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (38 4)  (692 292)  (692 292)  LC_2 Logic Functioning bit
 (41 4)  (695 292)  (695 292)  LC_2 Logic Functioning bit
 (43 4)  (697 292)  (697 292)  LC_2 Logic Functioning bit
 (53 4)  (707 292)  (707 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 293)  (681 293)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 293)  (682 293)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 293)  (684 293)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 293)  (686 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (687 293)  (687 293)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.input_2_2
 (40 5)  (694 293)  (694 293)  LC_2 Logic Functioning bit
 (42 5)  (696 293)  (696 293)  LC_2 Logic Functioning bit
 (14 8)  (668 296)  (668 296)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g2_0
 (22 8)  (676 296)  (676 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (677 296)  (677 296)  routing T_13_18.sp4_v_t_30 <X> T_13_18.lc_trk_g2_3
 (24 8)  (678 296)  (678 296)  routing T_13_18.sp4_v_t_30 <X> T_13_18.lc_trk_g2_3
 (15 9)  (669 297)  (669 297)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g2_0
 (16 9)  (670 297)  (670 297)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g2_0
 (17 9)  (671 297)  (671 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (677 300)  (677 300)  routing T_13_18.sp12_v_b_11 <X> T_13_18.lc_trk_g3_3


LogicTile_14_18

 (2 12)  (710 300)  (710 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_18

 (11 0)  (773 288)  (773 288)  routing T_15_18.sp4_h_l_45 <X> T_15_18.sp4_v_b_2
 (13 0)  (775 288)  (775 288)  routing T_15_18.sp4_h_l_45 <X> T_15_18.sp4_v_b_2
 (12 1)  (774 289)  (774 289)  routing T_15_18.sp4_h_l_45 <X> T_15_18.sp4_v_b_2
 (13 4)  (775 292)  (775 292)  routing T_15_18.sp4_v_t_40 <X> T_15_18.sp4_v_b_5
 (13 12)  (775 300)  (775 300)  routing T_15_18.sp4_v_t_46 <X> T_15_18.sp4_v_b_11


LogicTile_17_18

 (8 1)  (882 289)  (882 289)  routing T_17_18.sp4_h_r_1 <X> T_17_18.sp4_v_b_1
 (11 4)  (885 292)  (885 292)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_v_b_5
 (13 4)  (887 292)  (887 292)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_v_b_5
 (12 5)  (886 293)  (886 293)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_v_b_5


LogicTile_18_18

 (3 1)  (931 289)  (931 289)  routing T_18_18.sp12_h_l_23 <X> T_18_18.sp12_v_b_0
 (19 2)  (947 290)  (947 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 8)  (947 296)  (947 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 13)  (947 301)  (947 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_22_18

 (3 2)  (1147 290)  (1147 290)  routing T_22_18.sp12_v_t_23 <X> T_22_18.sp12_h_l_23


LogicTile_26_18

 (3 0)  (1351 288)  (1351 288)  routing T_26_18.sp12_v_t_23 <X> T_26_18.sp12_v_b_0


LogicTile_30_18

 (3 2)  (1567 290)  (1567 290)  routing T_30_18.sp12_v_t_23 <X> T_30_18.sp12_h_l_23


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 1)  (0 273)  (0 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (5 4)  (12 276)  (12 276)  routing T_0_17.span4_vert_b_13 <X> T_0_17.lc_trk_g0_5
 (7 4)  (10 276)  (10 276)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 276)  (9 276)  routing T_0_17.span4_vert_b_13 <X> T_0_17.lc_trk_g0_5
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g0_5 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (16 8)  (1 280)  (1 280)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_2_17

 (3 5)  (75 277)  (75 277)  routing T_2_17.sp12_h_l_23 <X> T_2_17.sp12_h_r_0


LogicTile_4_17

 (3 4)  (183 276)  (183 276)  routing T_4_17.sp12_v_t_23 <X> T_4_17.sp12_h_r_0


LogicTile_9_17

 (4 6)  (442 278)  (442 278)  routing T_9_17.sp4_h_r_3 <X> T_9_17.sp4_v_t_38
 (5 7)  (443 279)  (443 279)  routing T_9_17.sp4_h_r_3 <X> T_9_17.sp4_v_t_38


LogicTile_10_17

 (2 4)  (494 276)  (494 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_12_17

 (14 0)  (614 272)  (614 272)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g0_0
 (3 1)  (603 273)  (603 273)  routing T_12_17.sp12_h_l_23 <X> T_12_17.sp12_v_b_0
 (14 1)  (614 273)  (614 273)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g0_0
 (15 1)  (615 273)  (615 273)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g0_0
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 3)  (615 275)  (615 275)  routing T_12_17.bot_op_4 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (0 4)  (600 276)  (600 276)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (1 4)  (601 276)  (601 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (601 277)  (601 277)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (3 6)  (603 278)  (603 278)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_v_t_23
 (14 6)  (614 278)  (614 278)  routing T_12_17.bnr_op_4 <X> T_12_17.lc_trk_g1_4
 (26 6)  (626 278)  (626 278)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 278)  (631 278)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (37 6)  (637 278)  (637 278)  LC_3 Logic Functioning bit
 (38 6)  (638 278)  (638 278)  LC_3 Logic Functioning bit
 (39 6)  (639 278)  (639 278)  LC_3 Logic Functioning bit
 (40 6)  (640 278)  (640 278)  LC_3 Logic Functioning bit
 (41 6)  (641 278)  (641 278)  LC_3 Logic Functioning bit
 (42 6)  (642 278)  (642 278)  LC_3 Logic Functioning bit
 (43 6)  (643 278)  (643 278)  LC_3 Logic Functioning bit
 (45 6)  (645 278)  (645 278)  LC_3 Logic Functioning bit
 (3 7)  (603 279)  (603 279)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_v_t_23
 (14 7)  (614 279)  (614 279)  routing T_12_17.bnr_op_4 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (27 7)  (627 279)  (627 279)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (637 279)  (637 279)  LC_3 Logic Functioning bit
 (39 7)  (639 279)  (639 279)  LC_3 Logic Functioning bit
 (40 7)  (640 279)  (640 279)  LC_3 Logic Functioning bit
 (41 7)  (641 279)  (641 279)  LC_3 Logic Functioning bit
 (42 7)  (642 279)  (642 279)  LC_3 Logic Functioning bit
 (43 7)  (643 279)  (643 279)  LC_3 Logic Functioning bit
 (44 7)  (644 279)  (644 279)  LC_3 Logic Functioning bit
 (47 7)  (647 279)  (647 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (25 8)  (625 280)  (625 280)  routing T_12_17.rgt_op_2 <X> T_12_17.lc_trk_g2_2
 (22 9)  (622 281)  (622 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 281)  (624 281)  routing T_12_17.rgt_op_2 <X> T_12_17.lc_trk_g2_2
 (2 12)  (602 284)  (602 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (0 14)  (600 286)  (600 286)  routing T_12_17.glb_netwk_4 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_17

 (8 1)  (662 273)  (662 273)  routing T_13_17.sp4_h_l_42 <X> T_13_17.sp4_v_b_1
 (9 1)  (663 273)  (663 273)  routing T_13_17.sp4_h_l_42 <X> T_13_17.sp4_v_b_1
 (10 1)  (664 273)  (664 273)  routing T_13_17.sp4_h_l_42 <X> T_13_17.sp4_v_b_1
 (15 2)  (669 274)  (669 274)  routing T_13_17.bot_op_5 <X> T_13_17.lc_trk_g0_5
 (17 2)  (671 274)  (671 274)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (675 274)  (675 274)  routing T_13_17.sp4_v_b_15 <X> T_13_17.lc_trk_g0_7
 (22 2)  (676 274)  (676 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (677 274)  (677 274)  routing T_13_17.sp4_v_b_15 <X> T_13_17.lc_trk_g0_7
 (26 2)  (680 274)  (680 274)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 274)  (689 274)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.input_2_1
 (41 2)  (695 274)  (695 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 3)  (675 275)  (675 275)  routing T_13_17.sp4_v_b_15 <X> T_13_17.lc_trk_g0_7
 (27 3)  (681 275)  (681 275)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 275)  (682 275)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 275)  (684 275)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 275)  (686 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (689 275)  (689 275)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.input_2_1
 (39 3)  (693 275)  (693 275)  LC_1 Logic Functioning bit
 (40 3)  (694 275)  (694 275)  LC_1 Logic Functioning bit
 (42 3)  (696 275)  (696 275)  LC_1 Logic Functioning bit
 (21 4)  (675 276)  (675 276)  routing T_13_17.sp4_h_r_11 <X> T_13_17.lc_trk_g1_3
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (677 276)  (677 276)  routing T_13_17.sp4_h_r_11 <X> T_13_17.lc_trk_g1_3
 (24 4)  (678 276)  (678 276)  routing T_13_17.sp4_h_r_11 <X> T_13_17.lc_trk_g1_3
 (26 4)  (680 276)  (680 276)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (31 4)  (685 276)  (685 276)  routing T_13_17.lc_trk_g0_5 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (38 4)  (692 276)  (692 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (5 5)  (659 277)  (659 277)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_b_3
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (37 5)  (691 277)  (691 277)  LC_2 Logic Functioning bit
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (39 5)  (693 277)  (693 277)  LC_2 Logic Functioning bit
 (40 5)  (694 277)  (694 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (1 6)  (655 278)  (655 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (655 279)  (655 279)  routing T_13_17.glb_netwk_4 <X> T_13_17.glb2local_0
 (25 8)  (679 280)  (679 280)  routing T_13_17.sp4_v_t_23 <X> T_13_17.lc_trk_g2_2
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (677 281)  (677 281)  routing T_13_17.sp4_v_t_23 <X> T_13_17.lc_trk_g2_2
 (25 9)  (679 281)  (679 281)  routing T_13_17.sp4_v_t_23 <X> T_13_17.lc_trk_g2_2
 (13 13)  (667 285)  (667 285)  routing T_13_17.sp4_v_t_43 <X> T_13_17.sp4_h_r_11
 (16 15)  (670 287)  (670 287)  routing T_13_17.sp12_v_b_12 <X> T_13_17.lc_trk_g3_4
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_14_17

 (26 0)  (734 272)  (734 272)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 272)  (736 272)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 272)  (738 272)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 272)  (739 272)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 272)  (741 272)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 272)  (742 272)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (38 0)  (746 272)  (746 272)  LC_0 Logic Functioning bit
 (41 0)  (749 272)  (749 272)  LC_0 Logic Functioning bit
 (43 0)  (751 272)  (751 272)  LC_0 Logic Functioning bit
 (27 1)  (735 273)  (735 273)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 273)  (738 273)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 273)  (739 273)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (40 1)  (748 273)  (748 273)  LC_0 Logic Functioning bit
 (42 1)  (750 273)  (750 273)  LC_0 Logic Functioning bit
 (16 6)  (724 278)  (724 278)  routing T_14_17.sp4_v_b_13 <X> T_14_17.lc_trk_g1_5
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (726 278)  (726 278)  routing T_14_17.sp4_v_b_13 <X> T_14_17.lc_trk_g1_5
 (18 7)  (726 279)  (726 279)  routing T_14_17.sp4_v_b_13 <X> T_14_17.lc_trk_g1_5
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (19 15)  (727 287)  (727 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (730 287)  (730 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_15_17

 (12 5)  (774 277)  (774 277)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_v_b_5
 (11 8)  (773 280)  (773 280)  routing T_15_17.sp4_h_r_3 <X> T_15_17.sp4_v_b_8
 (4 12)  (766 284)  (766 284)  routing T_15_17.sp4_v_t_44 <X> T_15_17.sp4_v_b_9
 (13 12)  (775 284)  (775 284)  routing T_15_17.sp4_h_l_46 <X> T_15_17.sp4_v_b_11
 (10 13)  (772 285)  (772 285)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_v_b_10
 (12 13)  (774 285)  (774 285)  routing T_15_17.sp4_h_l_46 <X> T_15_17.sp4_v_b_11


LogicTile_16_17

 (2 0)  (818 272)  (818 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 5)  (819 277)  (819 277)  routing T_16_17.sp12_h_l_23 <X> T_16_17.sp12_h_r_0
 (19 15)  (835 287)  (835 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_17

 (5 7)  (879 279)  (879 279)  routing T_17_17.sp4_h_l_38 <X> T_17_17.sp4_v_t_38
 (13 8)  (887 280)  (887 280)  routing T_17_17.sp4_v_t_45 <X> T_17_17.sp4_v_b_8


LogicTile_18_17

 (5 13)  (933 285)  (933 285)  routing T_18_17.sp4_h_r_9 <X> T_18_17.sp4_v_b_9


LogicTile_22_17

 (2 4)  (1146 276)  (1146 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (4 15)  (1148 287)  (1148 287)  routing T_22_17.sp4_v_b_4 <X> T_22_17.sp4_h_l_44


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23


RAM_Tile_25_17

 (9 12)  (1315 284)  (1315 284)  routing T_25_17.sp4_h_l_42 <X> T_25_17.sp4_h_r_10
 (10 12)  (1316 284)  (1316 284)  routing T_25_17.sp4_h_l_42 <X> T_25_17.sp4_h_r_10


LogicTile_26_17

 (12 1)  (1360 273)  (1360 273)  routing T_26_17.sp4_h_r_2 <X> T_26_17.sp4_v_b_2
 (3 2)  (1351 274)  (1351 274)  routing T_26_17.sp12_v_t_23 <X> T_26_17.sp12_h_l_23


LogicTile_29_17

 (4 9)  (1514 281)  (1514 281)  routing T_29_17.sp4_h_l_47 <X> T_29_17.sp4_h_r_6
 (6 9)  (1516 281)  (1516 281)  routing T_29_17.sp4_h_l_47 <X> T_29_17.sp4_h_r_6


LogicTile_30_17

 (12 2)  (1576 274)  (1576 274)  routing T_30_17.sp4_v_t_45 <X> T_30_17.sp4_h_l_39
 (11 3)  (1575 275)  (1575 275)  routing T_30_17.sp4_v_t_45 <X> T_30_17.sp4_h_l_39
 (13 3)  (1577 275)  (1577 275)  routing T_30_17.sp4_v_t_45 <X> T_30_17.sp4_h_l_39


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0

 (13 13)  (1739 285)  (1739 285)  routing T_33_17.span4_horz_43 <X> T_33_17.span4_vert_b_3


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 1)  (0 257)  (0 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (11 2)  (6 258)  (6 258)  routing T_0_16.span4_horz_7 <X> T_0_16.span4_vert_t_13
 (12 2)  (5 258)  (5 258)  routing T_0_16.span4_horz_7 <X> T_0_16.span4_vert_t_13
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (12 10)  (5 266)  (5 266)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (6 13)  (11 269)  (11 269)  routing T_0_16.span12_horz_12 <X> T_0_16.lc_trk_g1_4
 (7 13)  (10 269)  (10 269)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_12 lc_trk_g1_4
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_1_16

 (3 14)  (21 270)  (21 270)  routing T_1_16.sp12_h_r_1 <X> T_1_16.sp12_v_t_22
 (3 15)  (21 271)  (21 271)  routing T_1_16.sp12_h_r_1 <X> T_1_16.sp12_v_t_22


LogicTile_4_16

 (8 10)  (188 266)  (188 266)  routing T_4_16.sp4_h_r_11 <X> T_4_16.sp4_h_l_42
 (10 10)  (190 266)  (190 266)  routing T_4_16.sp4_h_r_11 <X> T_4_16.sp4_h_l_42


LogicTile_6_16

 (3 2)  (291 258)  (291 258)  routing T_6_16.sp12_h_r_0 <X> T_6_16.sp12_h_l_23
 (3 3)  (291 259)  (291 259)  routing T_6_16.sp12_h_r_0 <X> T_6_16.sp12_h_l_23


RAM_Tile_8_16

 (19 8)  (415 264)  (415 264)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_t_16 sp4_v_t_8
 (11 15)  (407 271)  (407 271)  routing T_8_16.sp4_h_r_3 <X> T_8_16.sp4_h_l_46
 (13 15)  (409 271)  (409 271)  routing T_8_16.sp4_h_r_3 <X> T_8_16.sp4_h_l_46


LogicTile_9_16

 (17 3)  (455 259)  (455 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (1 6)  (439 262)  (439 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (439 263)  (439 263)  routing T_9_16.glb_netwk_4 <X> T_9_16.glb2local_0
 (31 12)  (469 268)  (469 268)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 268)  (470 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 268)  (471 268)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 268)  (472 268)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (478 268)  (478 268)  LC_6 Logic Functioning bit
 (41 12)  (479 268)  (479 268)  LC_6 Logic Functioning bit
 (42 12)  (480 268)  (480 268)  LC_6 Logic Functioning bit
 (43 12)  (481 268)  (481 268)  LC_6 Logic Functioning bit
 (46 12)  (484 268)  (484 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (31 13)  (469 269)  (469 269)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (40 13)  (478 269)  (478 269)  LC_6 Logic Functioning bit
 (41 13)  (479 269)  (479 269)  LC_6 Logic Functioning bit
 (42 13)  (480 269)  (480 269)  LC_6 Logic Functioning bit
 (43 13)  (481 269)  (481 269)  LC_6 Logic Functioning bit
 (25 14)  (463 270)  (463 270)  routing T_9_16.sp4_v_b_38 <X> T_9_16.lc_trk_g3_6
 (31 14)  (469 270)  (469 270)  routing T_9_16.lc_trk_g0_4 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 270)  (470 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 270)  (474 270)  LC_7 Logic Functioning bit
 (37 14)  (475 270)  (475 270)  LC_7 Logic Functioning bit
 (38 14)  (476 270)  (476 270)  LC_7 Logic Functioning bit
 (39 14)  (477 270)  (477 270)  LC_7 Logic Functioning bit
 (42 14)  (480 270)  (480 270)  LC_7 Logic Functioning bit
 (43 14)  (481 270)  (481 270)  LC_7 Logic Functioning bit
 (50 14)  (488 270)  (488 270)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (460 271)  (460 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (461 271)  (461 271)  routing T_9_16.sp4_v_b_38 <X> T_9_16.lc_trk_g3_6
 (25 15)  (463 271)  (463 271)  routing T_9_16.sp4_v_b_38 <X> T_9_16.lc_trk_g3_6
 (36 15)  (474 271)  (474 271)  LC_7 Logic Functioning bit
 (37 15)  (475 271)  (475 271)  LC_7 Logic Functioning bit
 (38 15)  (476 271)  (476 271)  LC_7 Logic Functioning bit
 (39 15)  (477 271)  (477 271)  LC_7 Logic Functioning bit
 (42 15)  (480 271)  (480 271)  LC_7 Logic Functioning bit
 (43 15)  (481 271)  (481 271)  LC_7 Logic Functioning bit
 (46 15)  (484 271)  (484 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_10_16

 (2 12)  (494 268)  (494 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_16

 (0 2)  (546 258)  (546 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (1 2)  (547 258)  (547 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 260)  (579 260)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 260)  (580 260)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 260)  (582 260)  LC_2 Logic Functioning bit
 (37 4)  (583 260)  (583 260)  LC_2 Logic Functioning bit
 (38 4)  (584 260)  (584 260)  LC_2 Logic Functioning bit
 (39 4)  (585 260)  (585 260)  LC_2 Logic Functioning bit
 (45 4)  (591 260)  (591 260)  LC_2 Logic Functioning bit
 (8 5)  (554 261)  (554 261)  routing T_11_16.sp4_h_l_41 <X> T_11_16.sp4_v_b_4
 (9 5)  (555 261)  (555 261)  routing T_11_16.sp4_h_l_41 <X> T_11_16.sp4_v_b_4
 (36 5)  (582 261)  (582 261)  LC_2 Logic Functioning bit
 (37 5)  (583 261)  (583 261)  LC_2 Logic Functioning bit
 (38 5)  (584 261)  (584 261)  LC_2 Logic Functioning bit
 (39 5)  (585 261)  (585 261)  LC_2 Logic Functioning bit
 (44 5)  (590 261)  (590 261)  LC_2 Logic Functioning bit
 (4 8)  (550 264)  (550 264)  routing T_11_16.sp4_v_t_43 <X> T_11_16.sp4_v_b_6
 (15 13)  (561 269)  (561 269)  routing T_11_16.sp4_v_t_29 <X> T_11_16.lc_trk_g3_0
 (16 13)  (562 269)  (562 269)  routing T_11_16.sp4_v_t_29 <X> T_11_16.lc_trk_g3_0
 (17 13)  (563 269)  (563 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (0 14)  (546 270)  (546 270)  routing T_11_16.glb_netwk_4 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_16

 (3 0)  (603 256)  (603 256)  routing T_12_16.sp12_h_r_0 <X> T_12_16.sp12_v_b_0
 (21 0)  (621 256)  (621 256)  routing T_12_16.wire_logic_cluster/lc_3/out <X> T_12_16.lc_trk_g0_3
 (22 0)  (622 256)  (622 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (37 0)  (637 256)  (637 256)  LC_0 Logic Functioning bit
 (38 0)  (638 256)  (638 256)  LC_0 Logic Functioning bit
 (39 0)  (639 256)  (639 256)  LC_0 Logic Functioning bit
 (45 0)  (645 256)  (645 256)  LC_0 Logic Functioning bit
 (3 1)  (603 257)  (603 257)  routing T_12_16.sp12_h_r_0 <X> T_12_16.sp12_v_b_0
 (12 1)  (612 257)  (612 257)  routing T_12_16.sp4_h_r_2 <X> T_12_16.sp4_v_b_2
 (31 1)  (631 257)  (631 257)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (37 1)  (637 257)  (637 257)  LC_0 Logic Functioning bit
 (38 1)  (638 257)  (638 257)  LC_0 Logic Functioning bit
 (39 1)  (639 257)  (639 257)  LC_0 Logic Functioning bit
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 258)  (614 258)  routing T_12_16.wire_logic_cluster/lc_4/out <X> T_12_16.lc_trk_g0_4
 (17 3)  (617 259)  (617 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (624 260)  (624 260)  routing T_12_16.bot_op_3 <X> T_12_16.lc_trk_g1_3
 (25 4)  (625 260)  (625 260)  routing T_12_16.lft_op_2 <X> T_12_16.lc_trk_g1_2
 (26 4)  (626 260)  (626 260)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 260)  (628 260)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 260)  (633 260)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 260)  (634 260)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 260)  (635 260)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.input_2_2
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (38 4)  (638 260)  (638 260)  LC_2 Logic Functioning bit
 (41 4)  (641 260)  (641 260)  LC_2 Logic Functioning bit
 (45 4)  (645 260)  (645 260)  LC_2 Logic Functioning bit
 (22 5)  (622 261)  (622 261)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (624 261)  (624 261)  routing T_12_16.lft_op_2 <X> T_12_16.lc_trk_g1_2
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 261)  (631 261)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 261)  (632 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (633 261)  (633 261)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.input_2_2
 (36 5)  (636 261)  (636 261)  LC_2 Logic Functioning bit
 (37 5)  (637 261)  (637 261)  LC_2 Logic Functioning bit
 (38 5)  (638 261)  (638 261)  LC_2 Logic Functioning bit
 (39 5)  (639 261)  (639 261)  LC_2 Logic Functioning bit
 (40 5)  (640 261)  (640 261)  LC_2 Logic Functioning bit
 (17 6)  (617 262)  (617 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 262)  (618 262)  routing T_12_16.wire_logic_cluster/lc_5/out <X> T_12_16.lc_trk_g1_5
 (21 6)  (621 262)  (621 262)  routing T_12_16.wire_logic_cluster/lc_7/out <X> T_12_16.lc_trk_g1_7
 (22 6)  (622 262)  (622 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (38 6)  (638 262)  (638 262)  LC_3 Logic Functioning bit
 (41 6)  (641 262)  (641 262)  LC_3 Logic Functioning bit
 (45 6)  (645 262)  (645 262)  LC_3 Logic Functioning bit
 (26 7)  (626 263)  (626 263)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 263)  (627 263)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 263)  (628 263)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 263)  (629 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 263)  (632 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (633 263)  (633 263)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.input_2_3
 (39 7)  (639 263)  (639 263)  LC_3 Logic Functioning bit
 (40 7)  (640 263)  (640 263)  LC_3 Logic Functioning bit
 (14 8)  (614 264)  (614 264)  routing T_12_16.wire_logic_cluster/lc_0/out <X> T_12_16.lc_trk_g2_0
 (17 8)  (617 264)  (617 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (27 8)  (627 264)  (627 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 264)  (628 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 264)  (630 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 264)  (633 264)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 264)  (634 264)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 264)  (635 264)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.input_2_4
 (41 8)  (641 264)  (641 264)  LC_4 Logic Functioning bit
 (42 8)  (642 264)  (642 264)  LC_4 Logic Functioning bit
 (43 8)  (643 264)  (643 264)  LC_4 Logic Functioning bit
 (45 8)  (645 264)  (645 264)  LC_4 Logic Functioning bit
 (17 9)  (617 265)  (617 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (626 265)  (626 265)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 265)  (627 265)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 265)  (631 265)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 265)  (632 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (634 265)  (634 265)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.input_2_4
 (42 9)  (642 265)  (642 265)  LC_4 Logic Functioning bit
 (43 9)  (643 265)  (643 265)  LC_4 Logic Functioning bit
 (44 9)  (644 265)  (644 265)  LC_4 Logic Functioning bit
 (14 10)  (614 266)  (614 266)  routing T_12_16.rgt_op_4 <X> T_12_16.lc_trk_g2_4
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 266)  (633 266)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 266)  (636 266)  LC_5 Logic Functioning bit
 (37 10)  (637 266)  (637 266)  LC_5 Logic Functioning bit
 (38 10)  (638 266)  (638 266)  LC_5 Logic Functioning bit
 (39 10)  (639 266)  (639 266)  LC_5 Logic Functioning bit
 (45 10)  (645 266)  (645 266)  LC_5 Logic Functioning bit
 (15 11)  (615 267)  (615 267)  routing T_12_16.rgt_op_4 <X> T_12_16.lc_trk_g2_4
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (36 11)  (636 267)  (636 267)  LC_5 Logic Functioning bit
 (37 11)  (637 267)  (637 267)  LC_5 Logic Functioning bit
 (38 11)  (638 267)  (638 267)  LC_5 Logic Functioning bit
 (39 11)  (639 267)  (639 267)  LC_5 Logic Functioning bit
 (25 12)  (625 268)  (625 268)  routing T_12_16.wire_logic_cluster/lc_2/out <X> T_12_16.lc_trk_g3_2
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 268)  (634 268)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 268)  (636 268)  LC_6 Logic Functioning bit
 (37 12)  (637 268)  (637 268)  LC_6 Logic Functioning bit
 (38 12)  (638 268)  (638 268)  LC_6 Logic Functioning bit
 (39 12)  (639 268)  (639 268)  LC_6 Logic Functioning bit
 (45 12)  (645 268)  (645 268)  LC_6 Logic Functioning bit
 (22 13)  (622 269)  (622 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (631 269)  (631 269)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 269)  (636 269)  LC_6 Logic Functioning bit
 (37 13)  (637 269)  (637 269)  LC_6 Logic Functioning bit
 (38 13)  (638 269)  (638 269)  LC_6 Logic Functioning bit
 (39 13)  (639 269)  (639 269)  LC_6 Logic Functioning bit
 (44 13)  (644 269)  (644 269)  LC_6 Logic Functioning bit
 (48 13)  (648 269)  (648 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (653 269)  (653 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (600 270)  (600 270)  routing T_12_16.glb_netwk_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 270)  (614 270)  routing T_12_16.rgt_op_4 <X> T_12_16.lc_trk_g3_4
 (27 14)  (627 270)  (627 270)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 270)  (630 270)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 270)  (633 270)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 270)  (636 270)  LC_7 Logic Functioning bit
 (37 14)  (637 270)  (637 270)  LC_7 Logic Functioning bit
 (38 14)  (638 270)  (638 270)  LC_7 Logic Functioning bit
 (39 14)  (639 270)  (639 270)  LC_7 Logic Functioning bit
 (43 14)  (643 270)  (643 270)  LC_7 Logic Functioning bit
 (45 14)  (645 270)  (645 270)  LC_7 Logic Functioning bit
 (48 14)  (648 270)  (648 270)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (15 15)  (615 271)  (615 271)  routing T_12_16.rgt_op_4 <X> T_12_16.lc_trk_g3_4
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (626 271)  (626 271)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 271)  (627 271)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 271)  (628 271)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 271)  (629 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 271)  (630 271)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 271)  (632 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (633 271)  (633 271)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.input_2_7
 (36 15)  (636 271)  (636 271)  LC_7 Logic Functioning bit
 (37 15)  (637 271)  (637 271)  LC_7 Logic Functioning bit
 (38 15)  (638 271)  (638 271)  LC_7 Logic Functioning bit
 (39 15)  (639 271)  (639 271)  LC_7 Logic Functioning bit
 (41 15)  (641 271)  (641 271)  LC_7 Logic Functioning bit
 (43 15)  (643 271)  (643 271)  LC_7 Logic Functioning bit
 (44 15)  (644 271)  (644 271)  LC_7 Logic Functioning bit


LogicTile_13_16

 (9 1)  (663 257)  (663 257)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_v_b_1
 (10 1)  (664 257)  (664 257)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_v_b_1
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 258)  (668 258)  routing T_13_16.lft_op_4 <X> T_13_16.lc_trk_g0_4
 (16 2)  (670 258)  (670 258)  routing T_13_16.sp4_v_b_13 <X> T_13_16.lc_trk_g0_5
 (17 2)  (671 258)  (671 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (672 258)  (672 258)  routing T_13_16.sp4_v_b_13 <X> T_13_16.lc_trk_g0_5
 (27 2)  (681 258)  (681 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 258)  (682 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 258)  (684 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 258)  (687 258)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 258)  (688 258)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (37 2)  (691 258)  (691 258)  LC_1 Logic Functioning bit
 (38 2)  (692 258)  (692 258)  LC_1 Logic Functioning bit
 (41 2)  (695 258)  (695 258)  LC_1 Logic Functioning bit
 (42 2)  (696 258)  (696 258)  LC_1 Logic Functioning bit
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (15 3)  (669 259)  (669 259)  routing T_13_16.lft_op_4 <X> T_13_16.lc_trk_g0_4
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (672 259)  (672 259)  routing T_13_16.sp4_v_b_13 <X> T_13_16.lc_trk_g0_5
 (26 3)  (680 259)  (680 259)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 259)  (682 259)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 259)  (684 259)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 259)  (686 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (687 259)  (687 259)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.input_2_1
 (34 3)  (688 259)  (688 259)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.input_2_1
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (37 3)  (691 259)  (691 259)  LC_1 Logic Functioning bit
 (38 3)  (692 259)  (692 259)  LC_1 Logic Functioning bit
 (41 3)  (695 259)  (695 259)  LC_1 Logic Functioning bit
 (43 3)  (697 259)  (697 259)  LC_1 Logic Functioning bit
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 260)  (678 260)  routing T_13_16.bot_op_3 <X> T_13_16.lc_trk_g1_3
 (27 4)  (681 260)  (681 260)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 260)  (682 260)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 260)  (688 260)  routing T_13_16.lc_trk_g1_0 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (38 4)  (692 260)  (692 260)  LC_2 Logic Functioning bit
 (40 4)  (694 260)  (694 260)  LC_2 Logic Functioning bit
 (43 4)  (697 260)  (697 260)  LC_2 Logic Functioning bit
 (45 4)  (699 260)  (699 260)  LC_2 Logic Functioning bit
 (50 4)  (704 260)  (704 260)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (671 261)  (671 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (680 261)  (680 261)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 261)  (681 261)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 261)  (684 261)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 261)  (690 261)  LC_2 Logic Functioning bit
 (38 5)  (692 261)  (692 261)  LC_2 Logic Functioning bit
 (41 5)  (695 261)  (695 261)  LC_2 Logic Functioning bit
 (43 5)  (697 261)  (697 261)  LC_2 Logic Functioning bit
 (15 6)  (669 262)  (669 262)  routing T_13_16.lft_op_5 <X> T_13_16.lc_trk_g1_5
 (17 6)  (671 262)  (671 262)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 262)  (672 262)  routing T_13_16.lft_op_5 <X> T_13_16.lc_trk_g1_5
 (25 6)  (679 262)  (679 262)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g1_6
 (22 7)  (676 263)  (676 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (677 263)  (677 263)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g1_6
 (25 7)  (679 263)  (679 263)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g1_6
 (21 8)  (675 264)  (675 264)  routing T_13_16.sp4_h_r_43 <X> T_13_16.lc_trk_g2_3
 (22 8)  (676 264)  (676 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (677 264)  (677 264)  routing T_13_16.sp4_h_r_43 <X> T_13_16.lc_trk_g2_3
 (24 8)  (678 264)  (678 264)  routing T_13_16.sp4_h_r_43 <X> T_13_16.lc_trk_g2_3
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 264)  (684 264)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 264)  (687 264)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 264)  (688 264)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (40 8)  (694 264)  (694 264)  LC_4 Logic Functioning bit
 (42 8)  (696 264)  (696 264)  LC_4 Logic Functioning bit
 (21 9)  (675 265)  (675 265)  routing T_13_16.sp4_h_r_43 <X> T_13_16.lc_trk_g2_3
 (31 9)  (685 265)  (685 265)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (40 9)  (694 265)  (694 265)  LC_4 Logic Functioning bit
 (42 9)  (696 265)  (696 265)  LC_4 Logic Functioning bit
 (26 10)  (680 266)  (680 266)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 266)  (681 266)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 266)  (684 266)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 266)  (685 266)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 266)  (690 266)  LC_5 Logic Functioning bit
 (38 10)  (692 266)  (692 266)  LC_5 Logic Functioning bit
 (41 10)  (695 266)  (695 266)  LC_5 Logic Functioning bit
 (43 10)  (697 266)  (697 266)  LC_5 Logic Functioning bit
 (50 10)  (704 266)  (704 266)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (680 267)  (680 267)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 267)  (681 267)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 267)  (690 267)  LC_5 Logic Functioning bit
 (38 11)  (692 267)  (692 267)  LC_5 Logic Functioning bit
 (39 11)  (693 267)  (693 267)  LC_5 Logic Functioning bit
 (41 11)  (695 267)  (695 267)  LC_5 Logic Functioning bit
 (43 11)  (697 267)  (697 267)  LC_5 Logic Functioning bit
 (13 12)  (667 268)  (667 268)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_v_b_11
 (14 12)  (668 268)  (668 268)  routing T_13_16.sp12_v_b_0 <X> T_13_16.lc_trk_g3_0
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (679 268)  (679 268)  routing T_13_16.wire_logic_cluster/lc_2/out <X> T_13_16.lc_trk_g3_2
 (12 13)  (666 269)  (666 269)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_v_b_11
 (14 13)  (668 269)  (668 269)  routing T_13_16.sp12_v_b_0 <X> T_13_16.lc_trk_g3_0
 (15 13)  (669 269)  (669 269)  routing T_13_16.sp12_v_b_0 <X> T_13_16.lc_trk_g3_0
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (18 13)  (672 269)  (672 269)  routing T_13_16.sp4_r_v_b_41 <X> T_13_16.lc_trk_g3_1
 (22 13)  (676 269)  (676 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (654 270)  (654 270)  routing T_13_16.glb_netwk_4 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (676 270)  (676 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (675 271)  (675 271)  routing T_13_16.sp4_r_v_b_47 <X> T_13_16.lc_trk_g3_7


LogicTile_14_16

 (22 0)  (730 256)  (730 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (731 256)  (731 256)  routing T_14_16.sp4_h_r_3 <X> T_14_16.lc_trk_g0_3
 (24 0)  (732 256)  (732 256)  routing T_14_16.sp4_h_r_3 <X> T_14_16.lc_trk_g0_3
 (25 0)  (733 256)  (733 256)  routing T_14_16.sp12_h_r_2 <X> T_14_16.lc_trk_g0_2
 (26 0)  (734 256)  (734 256)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 256)  (736 256)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 256)  (741 256)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 256)  (742 256)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 256)  (743 256)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.input_2_0
 (39 0)  (747 256)  (747 256)  LC_0 Logic Functioning bit
 (40 0)  (748 256)  (748 256)  LC_0 Logic Functioning bit
 (42 0)  (750 256)  (750 256)  LC_0 Logic Functioning bit
 (47 0)  (755 256)  (755 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (722 257)  (722 257)  routing T_14_16.sp4_r_v_b_35 <X> T_14_16.lc_trk_g0_0
 (17 1)  (725 257)  (725 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (729 257)  (729 257)  routing T_14_16.sp4_h_r_3 <X> T_14_16.lc_trk_g0_3
 (22 1)  (730 257)  (730 257)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (732 257)  (732 257)  routing T_14_16.sp12_h_r_2 <X> T_14_16.lc_trk_g0_2
 (25 1)  (733 257)  (733 257)  routing T_14_16.sp12_h_r_2 <X> T_14_16.lc_trk_g0_2
 (27 1)  (735 257)  (735 257)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 257)  (736 257)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 257)  (739 257)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (742 257)  (742 257)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.input_2_0
 (35 1)  (743 257)  (743 257)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.input_2_0
 (37 1)  (745 257)  (745 257)  LC_0 Logic Functioning bit
 (39 1)  (747 257)  (747 257)  LC_0 Logic Functioning bit
 (40 1)  (748 257)  (748 257)  LC_0 Logic Functioning bit
 (42 1)  (750 257)  (750 257)  LC_0 Logic Functioning bit
 (27 2)  (735 258)  (735 258)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 258)  (738 258)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 258)  (742 258)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (26 3)  (734 259)  (734 259)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 259)  (735 259)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 259)  (736 259)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 259)  (739 259)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 259)  (745 259)  LC_1 Logic Functioning bit
 (39 3)  (747 259)  (747 259)  LC_1 Logic Functioning bit
 (21 4)  (729 260)  (729 260)  routing T_14_16.wire_logic_cluster/lc_3/out <X> T_14_16.lc_trk_g1_3
 (22 4)  (730 260)  (730 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (735 260)  (735 260)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 260)  (739 260)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 260)  (741 260)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 260)  (742 260)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (39 4)  (747 260)  (747 260)  LC_2 Logic Functioning bit
 (40 4)  (748 260)  (748 260)  LC_2 Logic Functioning bit
 (47 4)  (755 260)  (755 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (758 260)  (758 260)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (712 261)  (712 261)  routing T_14_16.sp4_v_t_47 <X> T_14_16.sp4_h_r_3
 (14 5)  (722 261)  (722 261)  routing T_14_16.top_op_0 <X> T_14_16.lc_trk_g1_0
 (15 5)  (723 261)  (723 261)  routing T_14_16.top_op_0 <X> T_14_16.lc_trk_g1_0
 (17 5)  (725 261)  (725 261)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (734 261)  (734 261)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (38 5)  (746 261)  (746 261)  LC_2 Logic Functioning bit
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (729 262)  (729 262)  routing T_14_16.sp4_v_b_7 <X> T_14_16.lc_trk_g1_7
 (22 6)  (730 262)  (730 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (731 262)  (731 262)  routing T_14_16.sp4_v_b_7 <X> T_14_16.lc_trk_g1_7
 (27 6)  (735 262)  (735 262)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 262)  (738 262)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 262)  (739 262)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 262)  (742 262)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (18 7)  (726 263)  (726 263)  routing T_14_16.sp4_r_v_b_29 <X> T_14_16.lc_trk_g1_5
 (26 7)  (734 263)  (734 263)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 263)  (735 263)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 263)  (736 263)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 263)  (739 263)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (40 7)  (748 263)  (748 263)  LC_3 Logic Functioning bit
 (42 7)  (750 263)  (750 263)  LC_3 Logic Functioning bit
 (14 8)  (722 264)  (722 264)  routing T_14_16.sp4_v_b_24 <X> T_14_16.lc_trk_g2_0
 (15 8)  (723 264)  (723 264)  routing T_14_16.tnl_op_1 <X> T_14_16.lc_trk_g2_1
 (17 8)  (725 264)  (725 264)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (734 264)  (734 264)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 264)  (736 264)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 264)  (738 264)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 264)  (741 264)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 264)  (743 264)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.input_2_4
 (37 8)  (745 264)  (745 264)  LC_4 Logic Functioning bit
 (40 8)  (748 264)  (748 264)  LC_4 Logic Functioning bit
 (42 8)  (750 264)  (750 264)  LC_4 Logic Functioning bit
 (47 8)  (755 264)  (755 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (16 9)  (724 265)  (724 265)  routing T_14_16.sp4_v_b_24 <X> T_14_16.lc_trk_g2_0
 (17 9)  (725 265)  (725 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (726 265)  (726 265)  routing T_14_16.tnl_op_1 <X> T_14_16.lc_trk_g2_1
 (27 9)  (735 265)  (735 265)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 265)  (736 265)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 265)  (739 265)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 265)  (740 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (742 265)  (742 265)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.input_2_4
 (35 9)  (743 265)  (743 265)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.input_2_4
 (37 9)  (745 265)  (745 265)  LC_4 Logic Functioning bit
 (39 9)  (747 265)  (747 265)  LC_4 Logic Functioning bit
 (40 9)  (748 265)  (748 265)  LC_4 Logic Functioning bit
 (42 9)  (750 265)  (750 265)  LC_4 Logic Functioning bit
 (5 10)  (713 266)  (713 266)  routing T_14_16.sp4_v_b_6 <X> T_14_16.sp4_h_l_43
 (15 10)  (723 266)  (723 266)  routing T_14_16.sp4_v_t_32 <X> T_14_16.lc_trk_g2_5
 (16 10)  (724 266)  (724 266)  routing T_14_16.sp4_v_t_32 <X> T_14_16.lc_trk_g2_5
 (17 10)  (725 266)  (725 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 266)  (741 266)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 266)  (744 266)  LC_5 Logic Functioning bit
 (37 10)  (745 266)  (745 266)  LC_5 Logic Functioning bit
 (38 10)  (746 266)  (746 266)  LC_5 Logic Functioning bit
 (39 10)  (747 266)  (747 266)  LC_5 Logic Functioning bit
 (47 10)  (755 266)  (755 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (734 267)  (734 267)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (27 12)  (735 268)  (735 268)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 268)  (736 268)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 268)  (738 268)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (39 12)  (747 268)  (747 268)  LC_6 Logic Functioning bit
 (40 12)  (748 268)  (748 268)  LC_6 Logic Functioning bit
 (47 12)  (755 268)  (755 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (758 268)  (758 268)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (731 269)  (731 269)  routing T_14_16.sp12_v_t_9 <X> T_14_16.lc_trk_g3_2
 (26 13)  (734 269)  (734 269)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 269)  (735 269)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (41 13)  (749 269)  (749 269)  LC_6 Logic Functioning bit
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_15_16

 (21 0)  (783 256)  (783 256)  routing T_15_16.wire_logic_cluster/lc_3/out <X> T_15_16.lc_trk_g0_3
 (22 0)  (784 256)  (784 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 6)  (777 262)  (777 262)  routing T_15_16.sp4_v_b_21 <X> T_15_16.lc_trk_g1_5
 (16 6)  (778 262)  (778 262)  routing T_15_16.sp4_v_b_21 <X> T_15_16.lc_trk_g1_5
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (789 262)  (789 262)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 262)  (792 262)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 262)  (793 262)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 262)  (795 262)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 262)  (796 262)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 262)  (799 262)  LC_3 Logic Functioning bit
 (39 6)  (801 262)  (801 262)  LC_3 Logic Functioning bit
 (40 6)  (802 262)  (802 262)  LC_3 Logic Functioning bit
 (41 6)  (803 262)  (803 262)  LC_3 Logic Functioning bit
 (42 6)  (804 262)  (804 262)  LC_3 Logic Functioning bit
 (43 6)  (805 262)  (805 262)  LC_3 Logic Functioning bit
 (45 6)  (807 262)  (807 262)  LC_3 Logic Functioning bit
 (37 7)  (799 263)  (799 263)  LC_3 Logic Functioning bit
 (39 7)  (801 263)  (801 263)  LC_3 Logic Functioning bit
 (40 7)  (802 263)  (802 263)  LC_3 Logic Functioning bit
 (41 7)  (803 263)  (803 263)  LC_3 Logic Functioning bit
 (42 7)  (804 263)  (804 263)  LC_3 Logic Functioning bit
 (43 7)  (805 263)  (805 263)  LC_3 Logic Functioning bit
 (28 8)  (790 264)  (790 264)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 264)  (792 264)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (799 264)  (799 264)  LC_4 Logic Functioning bit
 (39 8)  (801 264)  (801 264)  LC_4 Logic Functioning bit
 (52 8)  (814 264)  (814 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (31 9)  (793 265)  (793 265)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 265)  (799 265)  LC_4 Logic Functioning bit
 (39 9)  (801 265)  (801 265)  LC_4 Logic Functioning bit
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 266)  (780 266)  routing T_15_16.wire_logic_cluster/lc_5/out <X> T_15_16.lc_trk_g2_5
 (36 10)  (798 266)  (798 266)  LC_5 Logic Functioning bit
 (38 10)  (800 266)  (800 266)  LC_5 Logic Functioning bit
 (41 10)  (803 266)  (803 266)  LC_5 Logic Functioning bit
 (43 10)  (805 266)  (805 266)  LC_5 Logic Functioning bit
 (45 10)  (807 266)  (807 266)  LC_5 Logic Functioning bit
 (26 11)  (788 267)  (788 267)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (37 11)  (799 267)  (799 267)  LC_5 Logic Functioning bit
 (39 11)  (801 267)  (801 267)  LC_5 Logic Functioning bit
 (40 11)  (802 267)  (802 267)  LC_5 Logic Functioning bit
 (42 11)  (804 267)  (804 267)  LC_5 Logic Functioning bit
 (0 14)  (762 270)  (762 270)  routing T_15_16.glb_netwk_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (778 270)  (778 270)  routing T_15_16.sp4_v_t_16 <X> T_15_16.lc_trk_g3_5
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (780 270)  (780 270)  routing T_15_16.sp4_v_t_16 <X> T_15_16.lc_trk_g3_5


LogicTile_16_16

 (3 0)  (819 256)  (819 256)  routing T_16_16.sp12_h_r_0 <X> T_16_16.sp12_v_b_0
 (3 1)  (819 257)  (819 257)  routing T_16_16.sp12_h_r_0 <X> T_16_16.sp12_v_b_0
 (13 3)  (829 259)  (829 259)  routing T_16_16.sp4_v_b_9 <X> T_16_16.sp4_h_l_39
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 268)  (850 268)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (856 268)  (856 268)  LC_6 Logic Functioning bit
 (41 12)  (857 268)  (857 268)  LC_6 Logic Functioning bit
 (42 12)  (858 268)  (858 268)  LC_6 Logic Functioning bit
 (43 12)  (859 268)  (859 268)  LC_6 Logic Functioning bit
 (48 12)  (864 268)  (864 268)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (40 13)  (856 269)  (856 269)  LC_6 Logic Functioning bit
 (41 13)  (857 269)  (857 269)  LC_6 Logic Functioning bit
 (42 13)  (858 269)  (858 269)  LC_6 Logic Functioning bit
 (43 13)  (859 269)  (859 269)  LC_6 Logic Functioning bit


LogicTile_17_16

 (9 1)  (883 257)  (883 257)  routing T_17_16.sp4_v_t_36 <X> T_17_16.sp4_v_b_1
 (0 2)  (874 258)  (874 258)  routing T_17_16.glb_netwk_7 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 2)  (875 258)  (875 258)  routing T_17_16.glb_netwk_7 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (874 259)  (874 259)  routing T_17_16.glb_netwk_7 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 4)  (875 260)  (875 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (897 260)  (897 260)  routing T_17_16.sp4_h_r_3 <X> T_17_16.lc_trk_g1_3
 (24 4)  (898 260)  (898 260)  routing T_17_16.sp4_h_r_3 <X> T_17_16.lc_trk_g1_3
 (0 5)  (874 261)  (874 261)  routing T_17_16.glb_netwk_3 <X> T_17_16.wire_logic_cluster/lc_7/cen
 (5 5)  (879 261)  (879 261)  routing T_17_16.sp4_h_r_3 <X> T_17_16.sp4_v_b_3
 (21 5)  (895 261)  (895 261)  routing T_17_16.sp4_h_r_3 <X> T_17_16.lc_trk_g1_3
 (26 6)  (900 262)  (900 262)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 262)  (901 262)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 262)  (902 262)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 262)  (904 262)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 262)  (908 262)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 262)  (910 262)  LC_3 Logic Functioning bit
 (38 6)  (912 262)  (912 262)  LC_3 Logic Functioning bit
 (45 6)  (919 262)  (919 262)  LC_3 Logic Functioning bit
 (51 6)  (925 262)  (925 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (900 263)  (900 263)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 263)  (902 263)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 263)  (905 263)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 263)  (910 263)  LC_3 Logic Functioning bit
 (37 7)  (911 263)  (911 263)  LC_3 Logic Functioning bit
 (38 7)  (912 263)  (912 263)  LC_3 Logic Functioning bit
 (39 7)  (913 263)  (913 263)  LC_3 Logic Functioning bit
 (41 7)  (915 263)  (915 263)  LC_3 Logic Functioning bit
 (43 7)  (917 263)  (917 263)  LC_3 Logic Functioning bit
 (22 10)  (896 266)  (896 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (895 267)  (895 267)  routing T_17_16.sp4_r_v_b_39 <X> T_17_16.lc_trk_g2_7
 (0 14)  (874 270)  (874 270)  routing T_17_16.glb_netwk_4 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (891 270)  (891 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (892 271)  (892 271)  routing T_17_16.sp4_r_v_b_45 <X> T_17_16.lc_trk_g3_5


LogicTile_18_16

 (3 7)  (931 263)  (931 263)  routing T_18_16.sp12_h_l_23 <X> T_18_16.sp12_v_t_23


LogicTile_20_16

 (3 1)  (1039 257)  (1039 257)  routing T_20_16.sp12_h_l_23 <X> T_20_16.sp12_v_b_0


LogicTile_21_16

 (6 7)  (1096 263)  (1096 263)  routing T_21_16.sp4_h_r_3 <X> T_21_16.sp4_h_l_38


LogicTile_22_16

 (19 4)  (1163 260)  (1163 260)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (3 5)  (1147 261)  (1147 261)  routing T_22_16.sp12_h_l_23 <X> T_22_16.sp12_h_r_0
 (19 6)  (1163 262)  (1163 262)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (19 10)  (1163 266)  (1163 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (19 15)  (1163 271)  (1163 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_26_16

 (3 1)  (1351 257)  (1351 257)  routing T_26_16.sp12_h_l_23 <X> T_26_16.sp12_v_b_0


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23
 (3 3)  (1459 259)  (1459 259)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23
 (2 4)  (1458 260)  (1458 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_31_16

 (8 9)  (1626 265)  (1626 265)  routing T_31_16.sp4_h_l_42 <X> T_31_16.sp4_v_b_7
 (9 9)  (1627 265)  (1627 265)  routing T_31_16.sp4_h_l_42 <X> T_31_16.sp4_v_b_7


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_v_t_23 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 2)  (1743 258)  (1743 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (14 4)  (1740 260)  (1740 260)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (15 4)  (1741 260)  (1741 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (1741 261)  (1741 261)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (5 6)  (1731 262)  (1731 262)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (7 6)  (1733 262)  (1733 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 263)  (1734 263)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_3_15

 (3 4)  (129 244)  (129 244)  routing T_3_15.sp12_v_t_23 <X> T_3_15.sp12_h_r_0


LogicTile_4_15

 (3 4)  (183 244)  (183 244)  routing T_4_15.sp12_v_t_23 <X> T_4_15.sp12_h_r_0


LogicTile_7_15

 (3 4)  (345 244)  (345 244)  routing T_7_15.sp12_v_t_23 <X> T_7_15.sp12_h_r_0
 (19 13)  (361 253)  (361 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_9_15

 (17 3)  (455 243)  (455 243)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (2 4)  (440 244)  (440 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (452 244)  (452 244)  routing T_9_15.sp4_h_l_5 <X> T_9_15.lc_trk_g1_0
 (14 5)  (452 245)  (452 245)  routing T_9_15.sp4_h_l_5 <X> T_9_15.lc_trk_g1_0
 (15 5)  (453 245)  (453 245)  routing T_9_15.sp4_h_l_5 <X> T_9_15.lc_trk_g1_0
 (16 5)  (454 245)  (454 245)  routing T_9_15.sp4_h_l_5 <X> T_9_15.lc_trk_g1_0
 (17 5)  (455 245)  (455 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (1 6)  (439 246)  (439 246)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_1 glb2local_0
 (15 6)  (453 246)  (453 246)  routing T_9_15.sp4_h_r_13 <X> T_9_15.lc_trk_g1_5
 (16 6)  (454 246)  (454 246)  routing T_9_15.sp4_h_r_13 <X> T_9_15.lc_trk_g1_5
 (17 6)  (455 246)  (455 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (456 246)  (456 246)  routing T_9_15.sp4_h_r_13 <X> T_9_15.lc_trk_g1_5
 (0 7)  (438 247)  (438 247)  routing T_9_15.glb_netwk_1 <X> T_9_15.glb2local_0
 (15 7)  (453 247)  (453 247)  routing T_9_15.bot_op_4 <X> T_9_15.lc_trk_g1_4
 (17 7)  (455 247)  (455 247)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 14)  (464 254)  (464 254)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 254)  (465 254)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 254)  (467 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 254)  (468 254)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 254)  (469 254)  routing T_9_15.lc_trk_g0_4 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 254)  (470 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 254)  (474 254)  LC_7 Logic Functioning bit
 (37 14)  (475 254)  (475 254)  LC_7 Logic Functioning bit
 (38 14)  (476 254)  (476 254)  LC_7 Logic Functioning bit
 (39 14)  (477 254)  (477 254)  LC_7 Logic Functioning bit
 (40 14)  (478 254)  (478 254)  LC_7 Logic Functioning bit
 (41 14)  (479 254)  (479 254)  LC_7 Logic Functioning bit
 (42 14)  (480 254)  (480 254)  LC_7 Logic Functioning bit
 (43 14)  (481 254)  (481 254)  LC_7 Logic Functioning bit
 (27 15)  (465 255)  (465 255)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 255)  (467 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (470 255)  (470 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (472 255)  (472 255)  routing T_9_15.lc_trk_g1_0 <X> T_9_15.input_2_7
 (36 15)  (474 255)  (474 255)  LC_7 Logic Functioning bit
 (37 15)  (475 255)  (475 255)  LC_7 Logic Functioning bit
 (38 15)  (476 255)  (476 255)  LC_7 Logic Functioning bit
 (39 15)  (477 255)  (477 255)  LC_7 Logic Functioning bit
 (41 15)  (479 255)  (479 255)  LC_7 Logic Functioning bit
 (42 15)  (480 255)  (480 255)  LC_7 Logic Functioning bit
 (43 15)  (481 255)  (481 255)  LC_7 Logic Functioning bit


LogicTile_10_15

 (8 1)  (500 241)  (500 241)  routing T_10_15.sp4_h_l_36 <X> T_10_15.sp4_v_b_1
 (9 1)  (501 241)  (501 241)  routing T_10_15.sp4_h_l_36 <X> T_10_15.sp4_v_b_1
 (0 2)  (492 242)  (492 242)  routing T_10_15.glb_netwk_6 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (1 2)  (493 242)  (493 242)  routing T_10_15.glb_netwk_6 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 2)  (494 242)  (494 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (513 242)  (513 242)  routing T_10_15.lft_op_7 <X> T_10_15.lc_trk_g0_7
 (22 2)  (514 242)  (514 242)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (516 242)  (516 242)  routing T_10_15.lft_op_7 <X> T_10_15.lc_trk_g0_7
 (27 4)  (519 244)  (519 244)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 244)  (520 244)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 244)  (521 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 244)  (523 244)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 244)  (524 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (528 244)  (528 244)  LC_2 Logic Functioning bit
 (38 4)  (530 244)  (530 244)  LC_2 Logic Functioning bit
 (41 4)  (533 244)  (533 244)  LC_2 Logic Functioning bit
 (43 4)  (535 244)  (535 244)  LC_2 Logic Functioning bit
 (45 4)  (537 244)  (537 244)  LC_2 Logic Functioning bit
 (53 4)  (545 244)  (545 244)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (518 245)  (518 245)  routing T_10_15.lc_trk_g2_2 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 245)  (520 245)  routing T_10_15.lc_trk_g2_2 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 245)  (521 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 245)  (522 245)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 245)  (523 245)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (41 5)  (533 245)  (533 245)  LC_2 Logic Functioning bit
 (43 5)  (535 245)  (535 245)  LC_2 Logic Functioning bit
 (48 5)  (540 245)  (540 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (25 8)  (517 248)  (517 248)  routing T_10_15.wire_logic_cluster/lc_2/out <X> T_10_15.lc_trk_g2_2
 (22 9)  (514 249)  (514 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (17 10)  (509 250)  (509 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (517 250)  (517 250)  routing T_10_15.wire_logic_cluster/lc_6/out <X> T_10_15.lc_trk_g2_6
 (18 11)  (510 251)  (510 251)  routing T_10_15.sp4_r_v_b_37 <X> T_10_15.lc_trk_g2_5
 (22 11)  (514 251)  (514 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (25 12)  (517 252)  (517 252)  routing T_10_15.rgt_op_2 <X> T_10_15.lc_trk_g3_2
 (26 12)  (518 252)  (518 252)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 252)  (520 252)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 252)  (521 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 252)  (522 252)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 252)  (523 252)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 252)  (524 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 252)  (528 252)  LC_6 Logic Functioning bit
 (38 12)  (530 252)  (530 252)  LC_6 Logic Functioning bit
 (41 12)  (533 252)  (533 252)  LC_6 Logic Functioning bit
 (43 12)  (535 252)  (535 252)  LC_6 Logic Functioning bit
 (45 12)  (537 252)  (537 252)  LC_6 Logic Functioning bit
 (47 12)  (539 252)  (539 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (514 253)  (514 253)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (516 253)  (516 253)  routing T_10_15.rgt_op_2 <X> T_10_15.lc_trk_g3_2
 (26 13)  (518 253)  (518 253)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 253)  (520 253)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 253)  (521 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 253)  (523 253)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 253)  (528 253)  LC_6 Logic Functioning bit
 (37 13)  (529 253)  (529 253)  LC_6 Logic Functioning bit
 (38 13)  (530 253)  (530 253)  LC_6 Logic Functioning bit
 (39 13)  (531 253)  (531 253)  LC_6 Logic Functioning bit
 (41 13)  (533 253)  (533 253)  LC_6 Logic Functioning bit
 (43 13)  (535 253)  (535 253)  LC_6 Logic Functioning bit
 (44 13)  (536 253)  (536 253)  LC_6 Logic Functioning bit
 (0 14)  (492 254)  (492 254)  routing T_10_15.glb_netwk_4 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 254)  (493 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_11_15

 (17 0)  (563 240)  (563 240)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (564 240)  (564 240)  routing T_11_15.bnr_op_1 <X> T_11_15.lc_trk_g0_1
 (22 0)  (568 240)  (568 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 240)  (570 240)  routing T_11_15.bot_op_3 <X> T_11_15.lc_trk_g0_3
 (18 1)  (564 241)  (564 241)  routing T_11_15.bnr_op_1 <X> T_11_15.lc_trk_g0_1
 (22 1)  (568 241)  (568 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (570 241)  (570 241)  routing T_11_15.top_op_2 <X> T_11_15.lc_trk_g0_2
 (25 1)  (571 241)  (571 241)  routing T_11_15.top_op_2 <X> T_11_15.lc_trk_g0_2
 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (572 242)  (572 242)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 242)  (574 242)  routing T_11_15.lc_trk_g2_0 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 242)  (575 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 242)  (578 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (581 242)  (581 242)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.input_2_1
 (37 2)  (583 242)  (583 242)  LC_1 Logic Functioning bit
 (38 2)  (584 242)  (584 242)  LC_1 Logic Functioning bit
 (39 2)  (585 242)  (585 242)  LC_1 Logic Functioning bit
 (40 2)  (586 242)  (586 242)  LC_1 Logic Functioning bit
 (41 2)  (587 242)  (587 242)  LC_1 Logic Functioning bit
 (42 2)  (588 242)  (588 242)  LC_1 Logic Functioning bit
 (43 2)  (589 242)  (589 242)  LC_1 Logic Functioning bit
 (22 3)  (568 243)  (568 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (570 243)  (570 243)  routing T_11_15.bot_op_6 <X> T_11_15.lc_trk_g0_6
 (26 3)  (572 243)  (572 243)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 243)  (573 243)  routing T_11_15.lc_trk_g1_6 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 243)  (575 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 243)  (577 243)  routing T_11_15.lc_trk_g0_2 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 243)  (578 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (579 243)  (579 243)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.input_2_1
 (34 3)  (580 243)  (580 243)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.input_2_1
 (35 3)  (581 243)  (581 243)  routing T_11_15.lc_trk_g3_6 <X> T_11_15.input_2_1
 (36 3)  (582 243)  (582 243)  LC_1 Logic Functioning bit
 (37 3)  (583 243)  (583 243)  LC_1 Logic Functioning bit
 (38 3)  (584 243)  (584 243)  LC_1 Logic Functioning bit
 (39 3)  (585 243)  (585 243)  LC_1 Logic Functioning bit
 (40 3)  (586 243)  (586 243)  LC_1 Logic Functioning bit
 (41 3)  (587 243)  (587 243)  LC_1 Logic Functioning bit
 (42 3)  (588 243)  (588 243)  LC_1 Logic Functioning bit
 (43 3)  (589 243)  (589 243)  LC_1 Logic Functioning bit
 (14 4)  (560 244)  (560 244)  routing T_11_15.bnr_op_0 <X> T_11_15.lc_trk_g1_0
 (29 4)  (575 244)  (575 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 244)  (578 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 244)  (580 244)  routing T_11_15.lc_trk_g1_0 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 244)  (582 244)  LC_2 Logic Functioning bit
 (37 4)  (583 244)  (583 244)  LC_2 Logic Functioning bit
 (39 4)  (585 244)  (585 244)  LC_2 Logic Functioning bit
 (40 4)  (586 244)  (586 244)  LC_2 Logic Functioning bit
 (41 4)  (587 244)  (587 244)  LC_2 Logic Functioning bit
 (42 4)  (588 244)  (588 244)  LC_2 Logic Functioning bit
 (43 4)  (589 244)  (589 244)  LC_2 Logic Functioning bit
 (48 4)  (594 244)  (594 244)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (596 244)  (596 244)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (551 245)  (551 245)  routing T_11_15.sp4_h_r_3 <X> T_11_15.sp4_v_b_3
 (14 5)  (560 245)  (560 245)  routing T_11_15.bnr_op_0 <X> T_11_15.lc_trk_g1_0
 (17 5)  (563 245)  (563 245)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (36 5)  (582 245)  (582 245)  LC_2 Logic Functioning bit
 (37 5)  (583 245)  (583 245)  LC_2 Logic Functioning bit
 (39 5)  (585 245)  (585 245)  LC_2 Logic Functioning bit
 (40 5)  (586 245)  (586 245)  LC_2 Logic Functioning bit
 (41 5)  (587 245)  (587 245)  LC_2 Logic Functioning bit
 (42 5)  (588 245)  (588 245)  LC_2 Logic Functioning bit
 (43 5)  (589 245)  (589 245)  LC_2 Logic Functioning bit
 (15 6)  (561 246)  (561 246)  routing T_11_15.bot_op_5 <X> T_11_15.lc_trk_g1_5
 (17 6)  (563 246)  (563 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (571 246)  (571 246)  routing T_11_15.bnr_op_6 <X> T_11_15.lc_trk_g1_6
 (22 7)  (568 247)  (568 247)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (571 247)  (571 247)  routing T_11_15.bnr_op_6 <X> T_11_15.lc_trk_g1_6
 (2 8)  (548 248)  (548 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (560 248)  (560 248)  routing T_11_15.bnl_op_0 <X> T_11_15.lc_trk_g2_0
 (14 9)  (560 249)  (560 249)  routing T_11_15.bnl_op_0 <X> T_11_15.lc_trk_g2_0
 (17 9)  (563 249)  (563 249)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 10)  (567 250)  (567 250)  routing T_11_15.wire_logic_cluster/lc_7/out <X> T_11_15.lc_trk_g2_7
 (22 10)  (568 250)  (568 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (0 14)  (546 254)  (546 254)  routing T_11_15.glb_netwk_4 <X> T_11_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 254)  (547 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (572 254)  (572 254)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 254)  (573 254)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 254)  (575 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 254)  (576 254)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 254)  (577 254)  routing T_11_15.lc_trk_g0_6 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 254)  (578 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 254)  (582 254)  LC_7 Logic Functioning bit
 (38 14)  (584 254)  (584 254)  LC_7 Logic Functioning bit
 (40 14)  (586 254)  (586 254)  LC_7 Logic Functioning bit
 (41 14)  (587 254)  (587 254)  LC_7 Logic Functioning bit
 (43 14)  (589 254)  (589 254)  LC_7 Logic Functioning bit
 (45 14)  (591 254)  (591 254)  LC_7 Logic Functioning bit
 (47 14)  (593 254)  (593 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (22 15)  (568 255)  (568 255)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (570 255)  (570 255)  routing T_11_15.tnr_op_6 <X> T_11_15.lc_trk_g3_6
 (26 15)  (572 255)  (572 255)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 255)  (574 255)  routing T_11_15.lc_trk_g2_7 <X> T_11_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 255)  (575 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 255)  (577 255)  routing T_11_15.lc_trk_g0_6 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 255)  (578 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (581 255)  (581 255)  routing T_11_15.lc_trk_g0_3 <X> T_11_15.input_2_7
 (37 15)  (583 255)  (583 255)  LC_7 Logic Functioning bit
 (39 15)  (585 255)  (585 255)  LC_7 Logic Functioning bit
 (40 15)  (586 255)  (586 255)  LC_7 Logic Functioning bit


LogicTile_12_15

 (8 1)  (608 241)  (608 241)  routing T_12_15.sp4_h_l_42 <X> T_12_15.sp4_v_b_1
 (9 1)  (609 241)  (609 241)  routing T_12_15.sp4_h_l_42 <X> T_12_15.sp4_v_b_1
 (10 1)  (610 241)  (610 241)  routing T_12_15.sp4_h_l_42 <X> T_12_15.sp4_v_b_1
 (14 1)  (614 241)  (614 241)  routing T_12_15.top_op_0 <X> T_12_15.lc_trk_g0_0
 (15 1)  (615 241)  (615 241)  routing T_12_15.top_op_0 <X> T_12_15.lc_trk_g0_0
 (17 1)  (617 241)  (617 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (4 3)  (604 243)  (604 243)  routing T_12_15.sp4_v_b_7 <X> T_12_15.sp4_h_l_37
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 244)  (624 244)  routing T_12_15.top_op_3 <X> T_12_15.lc_trk_g1_3
 (21 5)  (621 245)  (621 245)  routing T_12_15.top_op_3 <X> T_12_15.lc_trk_g1_3
 (12 6)  (612 246)  (612 246)  routing T_12_15.sp4_v_b_5 <X> T_12_15.sp4_h_l_40
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 246)  (634 246)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (40 6)  (640 246)  (640 246)  LC_3 Logic Functioning bit
 (42 6)  (642 246)  (642 246)  LC_3 Logic Functioning bit
 (31 7)  (631 247)  (631 247)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (40 7)  (640 247)  (640 247)  LC_3 Logic Functioning bit
 (42 7)  (642 247)  (642 247)  LC_3 Logic Functioning bit


LogicTile_13_15

 (16 2)  (670 242)  (670 242)  routing T_13_15.sp4_v_b_5 <X> T_13_15.lc_trk_g0_5
 (17 2)  (671 242)  (671 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (672 242)  (672 242)  routing T_13_15.sp4_v_b_5 <X> T_13_15.lc_trk_g0_5
 (25 2)  (679 242)  (679 242)  routing T_13_15.sp4_h_r_14 <X> T_13_15.lc_trk_g0_6
 (26 2)  (680 242)  (680 242)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 242)  (685 242)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (41 2)  (695 242)  (695 242)  LC_1 Logic Functioning bit
 (43 2)  (697 242)  (697 242)  LC_1 Logic Functioning bit
 (48 2)  (702 242)  (702 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (22 3)  (676 243)  (676 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (677 243)  (677 243)  routing T_13_15.sp4_h_r_14 <X> T_13_15.lc_trk_g0_6
 (24 3)  (678 243)  (678 243)  routing T_13_15.sp4_h_r_14 <X> T_13_15.lc_trk_g0_6
 (26 3)  (680 243)  (680 243)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 243)  (681 243)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 243)  (682 243)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 243)  (684 243)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 243)  (685 243)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (677 244)  (677 244)  routing T_13_15.sp12_h_l_16 <X> T_13_15.lc_trk_g1_3
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 244)  (684 244)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 244)  (685 244)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 244)  (687 244)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (38 4)  (692 244)  (692 244)  LC_2 Logic Functioning bit
 (9 5)  (663 245)  (663 245)  routing T_13_15.sp4_v_t_45 <X> T_13_15.sp4_v_b_4
 (10 5)  (664 245)  (664 245)  routing T_13_15.sp4_v_t_45 <X> T_13_15.sp4_v_b_4
 (21 5)  (675 245)  (675 245)  routing T_13_15.sp12_h_l_16 <X> T_13_15.lc_trk_g1_3
 (28 5)  (682 245)  (682 245)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 245)  (690 245)  LC_2 Logic Functioning bit
 (38 5)  (692 245)  (692 245)  LC_2 Logic Functioning bit
 (40 5)  (694 245)  (694 245)  LC_2 Logic Functioning bit
 (42 5)  (696 245)  (696 245)  LC_2 Logic Functioning bit
 (28 6)  (682 246)  (682 246)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 246)  (684 246)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 246)  (685 246)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 246)  (687 246)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 246)  (690 246)  LC_3 Logic Functioning bit
 (37 6)  (691 246)  (691 246)  LC_3 Logic Functioning bit
 (38 6)  (692 246)  (692 246)  LC_3 Logic Functioning bit
 (39 6)  (693 246)  (693 246)  LC_3 Logic Functioning bit
 (40 6)  (694 246)  (694 246)  LC_3 Logic Functioning bit
 (41 6)  (695 246)  (695 246)  LC_3 Logic Functioning bit
 (42 6)  (696 246)  (696 246)  LC_3 Logic Functioning bit
 (43 6)  (697 246)  (697 246)  LC_3 Logic Functioning bit
 (50 6)  (704 246)  (704 246)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (669 247)  (669 247)  routing T_13_15.bot_op_4 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (677 247)  (677 247)  routing T_13_15.sp4_v_b_22 <X> T_13_15.lc_trk_g1_6
 (24 7)  (678 247)  (678 247)  routing T_13_15.sp4_v_b_22 <X> T_13_15.lc_trk_g1_6
 (27 7)  (681 247)  (681 247)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 247)  (682 247)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 247)  (685 247)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 247)  (690 247)  LC_3 Logic Functioning bit
 (37 7)  (691 247)  (691 247)  LC_3 Logic Functioning bit
 (38 7)  (692 247)  (692 247)  LC_3 Logic Functioning bit
 (39 7)  (693 247)  (693 247)  LC_3 Logic Functioning bit
 (40 7)  (694 247)  (694 247)  LC_3 Logic Functioning bit
 (41 7)  (695 247)  (695 247)  LC_3 Logic Functioning bit
 (43 7)  (697 247)  (697 247)  LC_3 Logic Functioning bit
 (25 8)  (679 248)  (679 248)  routing T_13_15.sp12_v_t_1 <X> T_13_15.lc_trk_g2_2
 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (676 249)  (676 249)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (678 249)  (678 249)  routing T_13_15.sp12_v_t_1 <X> T_13_15.lc_trk_g2_2
 (25 9)  (679 249)  (679 249)  routing T_13_15.sp12_v_t_1 <X> T_13_15.lc_trk_g2_2
 (14 10)  (668 250)  (668 250)  routing T_13_15.sp4_v_b_36 <X> T_13_15.lc_trk_g2_4
 (16 10)  (670 250)  (670 250)  routing T_13_15.sp12_v_t_10 <X> T_13_15.lc_trk_g2_5
 (17 10)  (671 250)  (671 250)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (14 11)  (668 251)  (668 251)  routing T_13_15.sp4_v_b_36 <X> T_13_15.lc_trk_g2_4
 (16 11)  (670 251)  (670 251)  routing T_13_15.sp4_v_b_36 <X> T_13_15.lc_trk_g2_4
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (14 12)  (668 252)  (668 252)  routing T_13_15.sp12_v_b_0 <X> T_13_15.lc_trk_g3_0
 (27 12)  (681 252)  (681 252)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 252)  (685 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 252)  (688 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (38 12)  (692 252)  (692 252)  LC_6 Logic Functioning bit
 (41 12)  (695 252)  (695 252)  LC_6 Logic Functioning bit
 (43 12)  (697 252)  (697 252)  LC_6 Logic Functioning bit
 (14 13)  (668 253)  (668 253)  routing T_13_15.sp12_v_b_0 <X> T_13_15.lc_trk_g3_0
 (15 13)  (669 253)  (669 253)  routing T_13_15.sp12_v_b_0 <X> T_13_15.lc_trk_g3_0
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (26 13)  (680 253)  (680 253)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 253)  (681 253)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 253)  (684 253)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 253)  (690 253)  LC_6 Logic Functioning bit
 (38 13)  (692 253)  (692 253)  LC_6 Logic Functioning bit
 (40 13)  (694 253)  (694 253)  LC_6 Logic Functioning bit
 (42 13)  (696 253)  (696 253)  LC_6 Logic Functioning bit
 (46 13)  (700 253)  (700 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (678 255)  (678 255)  routing T_13_15.tnl_op_6 <X> T_13_15.lc_trk_g3_6
 (25 15)  (679 255)  (679 255)  routing T_13_15.tnl_op_6 <X> T_13_15.lc_trk_g3_6


LogicTile_14_15

 (14 0)  (722 240)  (722 240)  routing T_14_15.bnr_op_0 <X> T_14_15.lc_trk_g0_0
 (17 0)  (725 240)  (725 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (730 240)  (730 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (731 240)  (731 240)  routing T_14_15.sp4_v_b_19 <X> T_14_15.lc_trk_g0_3
 (24 0)  (732 240)  (732 240)  routing T_14_15.sp4_v_b_19 <X> T_14_15.lc_trk_g0_3
 (14 1)  (722 241)  (722 241)  routing T_14_15.bnr_op_0 <X> T_14_15.lc_trk_g0_0
 (17 1)  (725 241)  (725 241)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (726 241)  (726 241)  routing T_14_15.sp4_r_v_b_34 <X> T_14_15.lc_trk_g0_1
 (15 3)  (723 243)  (723 243)  routing T_14_15.sp4_v_t_9 <X> T_14_15.lc_trk_g0_4
 (16 3)  (724 243)  (724 243)  routing T_14_15.sp4_v_t_9 <X> T_14_15.lc_trk_g0_4
 (17 3)  (725 243)  (725 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (14 4)  (722 244)  (722 244)  routing T_14_15.sp4_v_b_8 <X> T_14_15.lc_trk_g1_0
 (17 4)  (725 244)  (725 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (14 5)  (722 245)  (722 245)  routing T_14_15.sp4_v_b_8 <X> T_14_15.lc_trk_g1_0
 (16 5)  (724 245)  (724 245)  routing T_14_15.sp4_v_b_8 <X> T_14_15.lc_trk_g1_0
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 246)  (741 246)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 246)  (745 246)  LC_3 Logic Functioning bit
 (39 6)  (747 246)  (747 246)  LC_3 Logic Functioning bit
 (9 7)  (717 247)  (717 247)  routing T_14_15.sp4_v_b_8 <X> T_14_15.sp4_v_t_41
 (10 7)  (718 247)  (718 247)  routing T_14_15.sp4_v_b_8 <X> T_14_15.sp4_v_t_41
 (31 7)  (739 247)  (739 247)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 247)  (745 247)  LC_3 Logic Functioning bit
 (39 7)  (747 247)  (747 247)  LC_3 Logic Functioning bit
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (41 8)  (749 248)  (749 248)  LC_4 Logic Functioning bit
 (43 8)  (751 248)  (751 248)  LC_4 Logic Functioning bit
 (50 8)  (758 248)  (758 248)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (735 249)  (735 249)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 249)  (739 249)  routing T_14_15.lc_trk_g0_3 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (43 9)  (751 249)  (751 249)  LC_4 Logic Functioning bit
 (27 10)  (735 250)  (735 250)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 250)  (739 250)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (38 10)  (746 250)  (746 250)  LC_5 Logic Functioning bit
 (41 10)  (749 250)  (749 250)  LC_5 Logic Functioning bit
 (43 10)  (751 250)  (751 250)  LC_5 Logic Functioning bit
 (27 11)  (735 251)  (735 251)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 251)  (738 251)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (36 11)  (744 251)  (744 251)  LC_5 Logic Functioning bit
 (38 11)  (746 251)  (746 251)  LC_5 Logic Functioning bit
 (46 11)  (754 251)  (754 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (4 12)  (712 252)  (712 252)  routing T_14_15.sp4_h_l_44 <X> T_14_15.sp4_v_b_9
 (21 12)  (729 252)  (729 252)  routing T_14_15.rgt_op_3 <X> T_14_15.lc_trk_g3_3
 (22 12)  (730 252)  (730 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 252)  (732 252)  routing T_14_15.rgt_op_3 <X> T_14_15.lc_trk_g3_3
 (25 12)  (733 252)  (733 252)  routing T_14_15.sp4_v_b_26 <X> T_14_15.lc_trk_g3_2
 (27 12)  (735 252)  (735 252)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 252)  (736 252)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (5 13)  (713 253)  (713 253)  routing T_14_15.sp4_h_l_44 <X> T_14_15.sp4_v_b_9
 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (731 253)  (731 253)  routing T_14_15.sp4_v_b_26 <X> T_14_15.lc_trk_g3_2
 (27 13)  (735 253)  (735 253)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 253)  (737 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 253)  (738 253)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 253)  (739 253)  routing T_14_15.lc_trk_g0_3 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (40 13)  (748 253)  (748 253)  LC_6 Logic Functioning bit
 (42 13)  (750 253)  (750 253)  LC_6 Logic Functioning bit
 (8 15)  (716 255)  (716 255)  routing T_14_15.sp4_h_r_10 <X> T_14_15.sp4_v_t_47
 (9 15)  (717 255)  (717 255)  routing T_14_15.sp4_h_r_10 <X> T_14_15.sp4_v_t_47


LogicTile_15_15

 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (784 243)  (784 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 243)  (786 243)  routing T_15_15.bot_op_6 <X> T_15_15.lc_trk_g0_6
 (5 6)  (767 246)  (767 246)  routing T_15_15.sp4_h_r_0 <X> T_15_15.sp4_h_l_38
 (22 6)  (784 246)  (784 246)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (786 246)  (786 246)  routing T_15_15.bot_op_7 <X> T_15_15.lc_trk_g1_7
 (25 6)  (787 246)  (787 246)  routing T_15_15.sp4_v_t_3 <X> T_15_15.lc_trk_g1_6
 (26 6)  (788 246)  (788 246)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 246)  (789 246)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 246)  (792 246)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 246)  (793 246)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 246)  (798 246)  LC_3 Logic Functioning bit
 (37 6)  (799 246)  (799 246)  LC_3 Logic Functioning bit
 (39 6)  (801 246)  (801 246)  LC_3 Logic Functioning bit
 (40 6)  (802 246)  (802 246)  LC_3 Logic Functioning bit
 (41 6)  (803 246)  (803 246)  LC_3 Logic Functioning bit
 (42 6)  (804 246)  (804 246)  LC_3 Logic Functioning bit
 (43 6)  (805 246)  (805 246)  LC_3 Logic Functioning bit
 (45 6)  (807 246)  (807 246)  LC_3 Logic Functioning bit
 (4 7)  (766 247)  (766 247)  routing T_15_15.sp4_h_r_0 <X> T_15_15.sp4_h_l_38
 (22 7)  (784 247)  (784 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (785 247)  (785 247)  routing T_15_15.sp4_v_t_3 <X> T_15_15.lc_trk_g1_6
 (25 7)  (787 247)  (787 247)  routing T_15_15.sp4_v_t_3 <X> T_15_15.lc_trk_g1_6
 (26 7)  (788 247)  (788 247)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 247)  (789 247)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 247)  (792 247)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 247)  (793 247)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 247)  (794 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (795 247)  (795 247)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.input_2_3
 (34 7)  (796 247)  (796 247)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.input_2_3
 (35 7)  (797 247)  (797 247)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.input_2_3
 (36 7)  (798 247)  (798 247)  LC_3 Logic Functioning bit
 (37 7)  (799 247)  (799 247)  LC_3 Logic Functioning bit
 (39 7)  (801 247)  (801 247)  LC_3 Logic Functioning bit
 (40 7)  (802 247)  (802 247)  LC_3 Logic Functioning bit
 (42 7)  (804 247)  (804 247)  LC_3 Logic Functioning bit
 (43 7)  (805 247)  (805 247)  LC_3 Logic Functioning bit
 (47 7)  (809 247)  (809 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (810 247)  (810 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (22 13)  (784 253)  (784 253)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (785 253)  (785 253)  routing T_15_15.sp12_v_t_9 <X> T_15_15.lc_trk_g3_2
 (0 14)  (762 254)  (762 254)  routing T_15_15.glb_netwk_4 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_15

 (0 0)  (816 240)  (816 240)  Negative Clock bit

 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (816 243)  (816 243)  routing T_16_15.glb_netwk_1 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 4)  (817 244)  (817 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (816 245)  (816 245)  routing T_16_15.glb_netwk_3 <X> T_16_15.wire_logic_cluster/lc_7/cen
 (5 5)  (821 245)  (821 245)  routing T_16_15.sp4_h_r_3 <X> T_16_15.sp4_v_b_3
 (14 6)  (830 246)  (830 246)  routing T_16_15.sp4_h_l_9 <X> T_16_15.lc_trk_g1_4
 (14 7)  (830 247)  (830 247)  routing T_16_15.sp4_h_l_9 <X> T_16_15.lc_trk_g1_4
 (15 7)  (831 247)  (831 247)  routing T_16_15.sp4_h_l_9 <X> T_16_15.lc_trk_g1_4
 (16 7)  (832 247)  (832 247)  routing T_16_15.sp4_h_l_9 <X> T_16_15.lc_trk_g1_4
 (17 7)  (833 247)  (833 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (27 8)  (843 248)  (843 248)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 248)  (844 248)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 248)  (847 248)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 248)  (850 248)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 248)  (852 248)  LC_4 Logic Functioning bit
 (38 8)  (854 248)  (854 248)  LC_4 Logic Functioning bit
 (45 8)  (861 248)  (861 248)  LC_4 Logic Functioning bit
 (8 9)  (824 249)  (824 249)  routing T_16_15.sp4_h_l_36 <X> T_16_15.sp4_v_b_7
 (9 9)  (825 249)  (825 249)  routing T_16_15.sp4_h_l_36 <X> T_16_15.sp4_v_b_7
 (10 9)  (826 249)  (826 249)  routing T_16_15.sp4_h_l_36 <X> T_16_15.sp4_v_b_7
 (26 9)  (842 249)  (842 249)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 249)  (843 249)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 249)  (844 249)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (852 249)  (852 249)  LC_4 Logic Functioning bit
 (37 9)  (853 249)  (853 249)  LC_4 Logic Functioning bit
 (38 9)  (854 249)  (854 249)  LC_4 Logic Functioning bit
 (39 9)  (855 249)  (855 249)  LC_4 Logic Functioning bit
 (40 9)  (856 249)  (856 249)  LC_4 Logic Functioning bit
 (42 9)  (858 249)  (858 249)  LC_4 Logic Functioning bit
 (48 9)  (864 249)  (864 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 12)  (830 252)  (830 252)  routing T_16_15.sp4_h_l_21 <X> T_16_15.lc_trk_g3_0
 (21 12)  (837 252)  (837 252)  routing T_16_15.sp12_v_t_0 <X> T_16_15.lc_trk_g3_3
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (840 252)  (840 252)  routing T_16_15.sp12_v_t_0 <X> T_16_15.lc_trk_g3_3
 (15 13)  (831 253)  (831 253)  routing T_16_15.sp4_h_l_21 <X> T_16_15.lc_trk_g3_0
 (16 13)  (832 253)  (832 253)  routing T_16_15.sp4_h_l_21 <X> T_16_15.lc_trk_g3_0
 (17 13)  (833 253)  (833 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (837 253)  (837 253)  routing T_16_15.sp12_v_t_0 <X> T_16_15.lc_trk_g3_3
 (0 14)  (816 254)  (816 254)  routing T_16_15.glb_netwk_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_15

 (0 0)  (874 240)  (874 240)  Negative Clock bit

 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (21 2)  (895 242)  (895 242)  routing T_17_15.sp12_h_l_4 <X> T_17_15.lc_trk_g0_7
 (22 2)  (896 242)  (896 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (898 242)  (898 242)  routing T_17_15.sp12_h_l_4 <X> T_17_15.lc_trk_g0_7
 (25 2)  (899 242)  (899 242)  routing T_17_15.sp4_v_t_3 <X> T_17_15.lc_trk_g0_6
 (0 3)  (874 243)  (874 243)  routing T_17_15.glb_netwk_1 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (21 3)  (895 243)  (895 243)  routing T_17_15.sp12_h_l_4 <X> T_17_15.lc_trk_g0_7
 (22 3)  (896 243)  (896 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (897 243)  (897 243)  routing T_17_15.sp4_v_t_3 <X> T_17_15.lc_trk_g0_6
 (25 3)  (899 243)  (899 243)  routing T_17_15.sp4_v_t_3 <X> T_17_15.lc_trk_g0_6
 (1 4)  (875 244)  (875 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 245)  (874 245)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (22 6)  (896 246)  (896 246)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (897 246)  (897 246)  routing T_17_15.sp12_h_l_12 <X> T_17_15.lc_trk_g1_7
 (6 8)  (880 248)  (880 248)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_b_6
 (26 8)  (900 248)  (900 248)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 248)  (902 248)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 248)  (903 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 248)  (904 248)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 248)  (905 248)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (910 248)  (910 248)  LC_4 Logic Functioning bit
 (37 8)  (911 248)  (911 248)  LC_4 Logic Functioning bit
 (38 8)  (912 248)  (912 248)  LC_4 Logic Functioning bit
 (39 8)  (913 248)  (913 248)  LC_4 Logic Functioning bit
 (41 8)  (915 248)  (915 248)  LC_4 Logic Functioning bit
 (43 8)  (917 248)  (917 248)  LC_4 Logic Functioning bit
 (45 8)  (919 248)  (919 248)  LC_4 Logic Functioning bit
 (46 8)  (920 248)  (920 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (900 249)  (900 249)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 249)  (903 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 249)  (905 249)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (37 9)  (911 249)  (911 249)  LC_4 Logic Functioning bit
 (39 9)  (913 249)  (913 249)  LC_4 Logic Functioning bit
 (15 10)  (889 250)  (889 250)  routing T_17_15.sp4_h_r_45 <X> T_17_15.lc_trk_g2_5
 (16 10)  (890 250)  (890 250)  routing T_17_15.sp4_h_r_45 <X> T_17_15.lc_trk_g2_5
 (17 10)  (891 250)  (891 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (892 250)  (892 250)  routing T_17_15.sp4_h_r_45 <X> T_17_15.lc_trk_g2_5
 (18 11)  (892 251)  (892 251)  routing T_17_15.sp4_h_r_45 <X> T_17_15.lc_trk_g2_5
 (4 12)  (878 252)  (878 252)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_v_b_9
 (6 12)  (880 252)  (880 252)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_v_b_9
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 254)  (888 254)  routing T_17_15.sp4_v_b_36 <X> T_17_15.lc_trk_g3_4
 (26 14)  (900 254)  (900 254)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (31 14)  (905 254)  (905 254)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 254)  (906 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 254)  (908 254)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 254)  (909 254)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.input_2_7
 (36 14)  (910 254)  (910 254)  LC_7 Logic Functioning bit
 (37 14)  (911 254)  (911 254)  LC_7 Logic Functioning bit
 (38 14)  (912 254)  (912 254)  LC_7 Logic Functioning bit
 (41 14)  (915 254)  (915 254)  LC_7 Logic Functioning bit
 (45 14)  (919 254)  (919 254)  LC_7 Logic Functioning bit
 (14 15)  (888 255)  (888 255)  routing T_17_15.sp4_v_b_36 <X> T_17_15.lc_trk_g3_4
 (16 15)  (890 255)  (890 255)  routing T_17_15.sp4_v_b_36 <X> T_17_15.lc_trk_g3_4
 (17 15)  (891 255)  (891 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (27 15)  (901 255)  (901 255)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 255)  (902 255)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 255)  (903 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 255)  (905 255)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 255)  (906 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (907 255)  (907 255)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.input_2_7
 (36 15)  (910 255)  (910 255)  LC_7 Logic Functioning bit
 (37 15)  (911 255)  (911 255)  LC_7 Logic Functioning bit
 (39 15)  (913 255)  (913 255)  LC_7 Logic Functioning bit
 (40 15)  (914 255)  (914 255)  LC_7 Logic Functioning bit
 (46 15)  (920 255)  (920 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_15

 (3 0)  (931 240)  (931 240)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_b_0
 (13 0)  (941 240)  (941 240)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_v_b_2
 (3 1)  (931 241)  (931 241)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_b_0
 (19 2)  (947 242)  (947 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 4)  (947 244)  (947 244)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (12 10)  (940 250)  (940 250)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_h_l_45
 (11 11)  (939 251)  (939 251)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_h_l_45
 (13 11)  (941 251)  (941 251)  routing T_18_15.sp4_v_t_39 <X> T_18_15.sp4_h_l_45
 (19 13)  (947 253)  (947 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_15

 (5 14)  (987 254)  (987 254)  routing T_19_15.sp4_v_t_38 <X> T_19_15.sp4_h_l_44
 (4 15)  (986 255)  (986 255)  routing T_19_15.sp4_v_t_38 <X> T_19_15.sp4_h_l_44
 (6 15)  (988 255)  (988 255)  routing T_19_15.sp4_v_t_38 <X> T_19_15.sp4_h_l_44


LogicTile_20_15

 (3 7)  (1039 247)  (1039 247)  routing T_20_15.sp12_h_l_23 <X> T_20_15.sp12_v_t_23
 (3 15)  (1039 255)  (1039 255)  routing T_20_15.sp12_h_l_22 <X> T_20_15.sp12_v_t_22


LogicTile_22_15

 (3 2)  (1147 242)  (1147 242)  routing T_22_15.sp12_h_r_0 <X> T_22_15.sp12_h_l_23
 (3 3)  (1147 243)  (1147 243)  routing T_22_15.sp12_h_r_0 <X> T_22_15.sp12_h_l_23


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_v_t_23 <X> T_26_15.sp12_h_l_23


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23
 (3 3)  (1567 243)  (1567 243)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 248)  (1742 248)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 249)  (1742 249)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_9_14

 (17 0)  (455 224)  (455 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 224)  (456 224)  routing T_9_14.wire_logic_cluster/lc_1/out <X> T_9_14.lc_trk_g0_1
 (0 2)  (438 226)  (438 226)  routing T_9_14.glb_netwk_6 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (1 2)  (439 226)  (439 226)  routing T_9_14.glb_netwk_6 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (2 2)  (440 226)  (440 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (459 226)  (459 226)  routing T_9_14.bnr_op_7 <X> T_9_14.lc_trk_g0_7
 (22 2)  (460 226)  (460 226)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (464 226)  (464 226)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 226)  (465 226)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 226)  (467 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 226)  (468 226)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 226)  (469 226)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 226)  (470 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 226)  (471 226)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 226)  (472 226)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (475 226)  (475 226)  LC_1 Logic Functioning bit
 (42 2)  (480 226)  (480 226)  LC_1 Logic Functioning bit
 (45 2)  (483 226)  (483 226)  LC_1 Logic Functioning bit
 (47 2)  (485 226)  (485 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (17 3)  (455 227)  (455 227)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 3)  (459 227)  (459 227)  routing T_9_14.bnr_op_7 <X> T_9_14.lc_trk_g0_7
 (26 3)  (464 227)  (464 227)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 227)  (467 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 227)  (468 227)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 227)  (470 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (475 227)  (475 227)  LC_1 Logic Functioning bit
 (40 3)  (478 227)  (478 227)  LC_1 Logic Functioning bit
 (42 3)  (480 227)  (480 227)  LC_1 Logic Functioning bit
 (1 6)  (439 230)  (439 230)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_1 glb2local_0
 (21 6)  (459 230)  (459 230)  routing T_9_14.sp12_h_l_4 <X> T_9_14.lc_trk_g1_7
 (22 6)  (460 230)  (460 230)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (462 230)  (462 230)  routing T_9_14.sp12_h_l_4 <X> T_9_14.lc_trk_g1_7
 (0 7)  (438 231)  (438 231)  routing T_9_14.glb_netwk_1 <X> T_9_14.glb2local_0
 (21 7)  (459 231)  (459 231)  routing T_9_14.sp12_h_l_4 <X> T_9_14.lc_trk_g1_7
 (14 8)  (452 232)  (452 232)  routing T_9_14.sp4_h_l_21 <X> T_9_14.lc_trk_g2_0
 (21 8)  (459 232)  (459 232)  routing T_9_14.sp4_v_t_22 <X> T_9_14.lc_trk_g2_3
 (22 8)  (460 232)  (460 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (461 232)  (461 232)  routing T_9_14.sp4_v_t_22 <X> T_9_14.lc_trk_g2_3
 (28 8)  (466 232)  (466 232)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 232)  (467 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 232)  (468 232)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 232)  (470 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 232)  (471 232)  routing T_9_14.lc_trk_g2_3 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 232)  (473 232)  routing T_9_14.lc_trk_g0_4 <X> T_9_14.input_2_4
 (41 8)  (479 232)  (479 232)  LC_4 Logic Functioning bit
 (42 8)  (480 232)  (480 232)  LC_4 Logic Functioning bit
 (43 8)  (481 232)  (481 232)  LC_4 Logic Functioning bit
 (45 8)  (483 232)  (483 232)  LC_4 Logic Functioning bit
 (51 8)  (489 232)  (489 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (453 233)  (453 233)  routing T_9_14.sp4_h_l_21 <X> T_9_14.lc_trk_g2_0
 (16 9)  (454 233)  (454 233)  routing T_9_14.sp4_h_l_21 <X> T_9_14.lc_trk_g2_0
 (17 9)  (455 233)  (455 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (459 233)  (459 233)  routing T_9_14.sp4_v_t_22 <X> T_9_14.lc_trk_g2_3
 (28 9)  (466 233)  (466 233)  routing T_9_14.lc_trk_g2_0 <X> T_9_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 233)  (467 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 233)  (468 233)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 233)  (469 233)  routing T_9_14.lc_trk_g2_3 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 233)  (470 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (40 9)  (478 233)  (478 233)  LC_4 Logic Functioning bit
 (41 9)  (479 233)  (479 233)  LC_4 Logic Functioning bit
 (42 9)  (480 233)  (480 233)  LC_4 Logic Functioning bit
 (43 9)  (481 233)  (481 233)  LC_4 Logic Functioning bit
 (46 9)  (484 233)  (484 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (22 10)  (460 234)  (460 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (461 234)  (461 234)  routing T_9_14.sp4_h_r_31 <X> T_9_14.lc_trk_g2_7
 (24 10)  (462 234)  (462 234)  routing T_9_14.sp4_h_r_31 <X> T_9_14.lc_trk_g2_7
 (21 11)  (459 235)  (459 235)  routing T_9_14.sp4_h_r_31 <X> T_9_14.lc_trk_g2_7
 (0 14)  (438 238)  (438 238)  routing T_9_14.glb_netwk_4 <X> T_9_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 238)  (439 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (441 238)  (441 238)  routing T_9_14.sp12_h_r_1 <X> T_9_14.sp12_v_t_22
 (15 14)  (453 238)  (453 238)  routing T_9_14.rgt_op_5 <X> T_9_14.lc_trk_g3_5
 (17 14)  (455 238)  (455 238)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (456 238)  (456 238)  routing T_9_14.rgt_op_5 <X> T_9_14.lc_trk_g3_5
 (3 15)  (441 239)  (441 239)  routing T_9_14.sp12_h_r_1 <X> T_9_14.sp12_v_t_22


LogicTile_10_14

 (17 0)  (509 224)  (509 224)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (510 224)  (510 224)  routing T_10_14.bnr_op_1 <X> T_10_14.lc_trk_g0_1
 (26 0)  (518 224)  (518 224)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (36 0)  (528 224)  (528 224)  LC_0 Logic Functioning bit
 (38 0)  (530 224)  (530 224)  LC_0 Logic Functioning bit
 (41 0)  (533 224)  (533 224)  LC_0 Logic Functioning bit
 (43 0)  (535 224)  (535 224)  LC_0 Logic Functioning bit
 (45 0)  (537 224)  (537 224)  LC_0 Logic Functioning bit
 (46 0)  (538 224)  (538 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (16 1)  (508 225)  (508 225)  routing T_10_14.sp12_h_r_8 <X> T_10_14.lc_trk_g0_0
 (17 1)  (509 225)  (509 225)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (18 1)  (510 225)  (510 225)  routing T_10_14.bnr_op_1 <X> T_10_14.lc_trk_g0_1
 (22 1)  (514 225)  (514 225)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (515 225)  (515 225)  routing T_10_14.sp12_h_r_10 <X> T_10_14.lc_trk_g0_2
 (26 1)  (518 225)  (518 225)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 225)  (519 225)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 225)  (520 225)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 225)  (521 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (529 225)  (529 225)  LC_0 Logic Functioning bit
 (39 1)  (531 225)  (531 225)  LC_0 Logic Functioning bit
 (40 1)  (532 225)  (532 225)  LC_0 Logic Functioning bit
 (42 1)  (534 225)  (534 225)  LC_0 Logic Functioning bit
 (44 1)  (536 225)  (536 225)  LC_0 Logic Functioning bit
 (0 2)  (492 226)  (492 226)  routing T_10_14.glb_netwk_6 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (1 2)  (493 226)  (493 226)  routing T_10_14.glb_netwk_6 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (494 226)  (494 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 4)  (507 228)  (507 228)  routing T_10_14.lft_op_1 <X> T_10_14.lc_trk_g1_1
 (17 4)  (509 228)  (509 228)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (510 228)  (510 228)  routing T_10_14.lft_op_1 <X> T_10_14.lc_trk_g1_1
 (29 4)  (521 228)  (521 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 228)  (523 228)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 228)  (524 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 228)  (525 228)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 228)  (526 228)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 228)  (528 228)  LC_2 Logic Functioning bit
 (43 4)  (535 228)  (535 228)  LC_2 Logic Functioning bit
 (45 4)  (537 228)  (537 228)  LC_2 Logic Functioning bit
 (27 5)  (519 229)  (519 229)  routing T_10_14.lc_trk_g1_1 <X> T_10_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 229)  (521 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 229)  (524 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (528 229)  (528 229)  LC_2 Logic Functioning bit
 (38 5)  (530 229)  (530 229)  LC_2 Logic Functioning bit
 (43 5)  (535 229)  (535 229)  LC_2 Logic Functioning bit
 (44 5)  (536 229)  (536 229)  LC_2 Logic Functioning bit
 (14 8)  (506 232)  (506 232)  routing T_10_14.wire_logic_cluster/lc_0/out <X> T_10_14.lc_trk_g2_0
 (15 8)  (507 232)  (507 232)  routing T_10_14.sp4_h_r_41 <X> T_10_14.lc_trk_g2_1
 (16 8)  (508 232)  (508 232)  routing T_10_14.sp4_h_r_41 <X> T_10_14.lc_trk_g2_1
 (17 8)  (509 232)  (509 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (510 232)  (510 232)  routing T_10_14.sp4_h_r_41 <X> T_10_14.lc_trk_g2_1
 (27 8)  (519 232)  (519 232)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 232)  (520 232)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 232)  (521 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 232)  (522 232)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 232)  (524 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 232)  (525 232)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 232)  (526 232)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 232)  (527 232)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.input_2_4
 (36 8)  (528 232)  (528 232)  LC_4 Logic Functioning bit
 (38 8)  (530 232)  (530 232)  LC_4 Logic Functioning bit
 (41 8)  (533 232)  (533 232)  LC_4 Logic Functioning bit
 (42 8)  (534 232)  (534 232)  LC_4 Logic Functioning bit
 (43 8)  (535 232)  (535 232)  LC_4 Logic Functioning bit
 (45 8)  (537 232)  (537 232)  LC_4 Logic Functioning bit
 (46 8)  (538 232)  (538 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (544 232)  (544 232)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (17 9)  (509 233)  (509 233)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (510 233)  (510 233)  routing T_10_14.sp4_h_r_41 <X> T_10_14.lc_trk_g2_1
 (26 9)  (518 233)  (518 233)  routing T_10_14.lc_trk_g0_2 <X> T_10_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 233)  (521 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 233)  (523 233)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 233)  (524 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (525 233)  (525 233)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.input_2_4
 (36 9)  (528 233)  (528 233)  LC_4 Logic Functioning bit
 (37 9)  (529 233)  (529 233)  LC_4 Logic Functioning bit
 (39 9)  (531 233)  (531 233)  LC_4 Logic Functioning bit
 (40 9)  (532 233)  (532 233)  LC_4 Logic Functioning bit
 (42 9)  (534 233)  (534 233)  LC_4 Logic Functioning bit
 (43 9)  (535 233)  (535 233)  LC_4 Logic Functioning bit
 (44 9)  (536 233)  (536 233)  LC_4 Logic Functioning bit
 (14 10)  (506 234)  (506 234)  routing T_10_14.wire_logic_cluster/lc_4/out <X> T_10_14.lc_trk_g2_4
 (26 10)  (518 234)  (518 234)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 234)  (519 234)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 234)  (520 234)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 234)  (521 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 234)  (522 234)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 234)  (524 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 234)  (525 234)  routing T_10_14.lc_trk_g2_0 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 234)  (528 234)  LC_5 Logic Functioning bit
 (37 10)  (529 234)  (529 234)  LC_5 Logic Functioning bit
 (38 10)  (530 234)  (530 234)  LC_5 Logic Functioning bit
 (39 10)  (531 234)  (531 234)  LC_5 Logic Functioning bit
 (40 10)  (532 234)  (532 234)  LC_5 Logic Functioning bit
 (42 10)  (534 234)  (534 234)  LC_5 Logic Functioning bit
 (43 10)  (535 234)  (535 234)  LC_5 Logic Functioning bit
 (17 11)  (509 235)  (509 235)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (26 11)  (518 235)  (518 235)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 235)  (519 235)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 235)  (520 235)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 235)  (521 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 235)  (524 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (525 235)  (525 235)  routing T_10_14.lc_trk_g2_1 <X> T_10_14.input_2_5
 (36 11)  (528 235)  (528 235)  LC_5 Logic Functioning bit
 (37 11)  (529 235)  (529 235)  LC_5 Logic Functioning bit
 (38 11)  (530 235)  (530 235)  LC_5 Logic Functioning bit
 (39 11)  (531 235)  (531 235)  LC_5 Logic Functioning bit
 (40 11)  (532 235)  (532 235)  LC_5 Logic Functioning bit
 (41 11)  (533 235)  (533 235)  LC_5 Logic Functioning bit
 (42 11)  (534 235)  (534 235)  LC_5 Logic Functioning bit
 (43 11)  (535 235)  (535 235)  LC_5 Logic Functioning bit
 (25 12)  (517 236)  (517 236)  routing T_10_14.wire_logic_cluster/lc_2/out <X> T_10_14.lc_trk_g3_2
 (22 13)  (514 237)  (514 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (492 238)  (492 238)  routing T_10_14.glb_netwk_4 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 238)  (493 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 238)  (506 238)  routing T_10_14.bnl_op_4 <X> T_10_14.lc_trk_g3_4
 (15 14)  (507 238)  (507 238)  routing T_10_14.sp4_h_r_45 <X> T_10_14.lc_trk_g3_5
 (16 14)  (508 238)  (508 238)  routing T_10_14.sp4_h_r_45 <X> T_10_14.lc_trk_g3_5
 (17 14)  (509 238)  (509 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (510 238)  (510 238)  routing T_10_14.sp4_h_r_45 <X> T_10_14.lc_trk_g3_5
 (22 14)  (514 238)  (514 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (517 238)  (517 238)  routing T_10_14.sp4_h_r_38 <X> T_10_14.lc_trk_g3_6
 (14 15)  (506 239)  (506 239)  routing T_10_14.bnl_op_4 <X> T_10_14.lc_trk_g3_4
 (17 15)  (509 239)  (509 239)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (510 239)  (510 239)  routing T_10_14.sp4_h_r_45 <X> T_10_14.lc_trk_g3_5
 (22 15)  (514 239)  (514 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (515 239)  (515 239)  routing T_10_14.sp4_h_r_38 <X> T_10_14.lc_trk_g3_6
 (24 15)  (516 239)  (516 239)  routing T_10_14.sp4_h_r_38 <X> T_10_14.lc_trk_g3_6


LogicTile_11_14

 (12 0)  (558 224)  (558 224)  routing T_11_14.sp4_v_b_2 <X> T_11_14.sp4_h_r_2
 (17 0)  (563 224)  (563 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (568 224)  (568 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (11 1)  (557 225)  (557 225)  routing T_11_14.sp4_v_b_2 <X> T_11_14.sp4_h_r_2
 (4 2)  (550 226)  (550 226)  routing T_11_14.sp4_h_r_6 <X> T_11_14.sp4_v_t_37
 (6 2)  (552 226)  (552 226)  routing T_11_14.sp4_h_r_6 <X> T_11_14.sp4_v_t_37
 (27 2)  (573 226)  (573 226)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 226)  (575 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 226)  (576 226)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 226)  (578 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 226)  (580 226)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 226)  (582 226)  LC_1 Logic Functioning bit
 (38 2)  (584 226)  (584 226)  LC_1 Logic Functioning bit
 (40 2)  (586 226)  (586 226)  LC_1 Logic Functioning bit
 (47 2)  (593 226)  (593 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (5 3)  (551 227)  (551 227)  routing T_11_14.sp4_h_r_6 <X> T_11_14.sp4_v_t_37
 (17 3)  (563 227)  (563 227)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (568 227)  (568 227)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (569 227)  (569 227)  routing T_11_14.sp12_h_r_14 <X> T_11_14.lc_trk_g0_6
 (26 3)  (572 227)  (572 227)  routing T_11_14.lc_trk_g0_3 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 227)  (575 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 227)  (576 227)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 227)  (577 227)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 227)  (578 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (582 227)  (582 227)  LC_1 Logic Functioning bit
 (38 3)  (584 227)  (584 227)  LC_1 Logic Functioning bit
 (15 4)  (561 228)  (561 228)  routing T_11_14.sp4_h_r_1 <X> T_11_14.lc_trk_g1_1
 (16 4)  (562 228)  (562 228)  routing T_11_14.sp4_h_r_1 <X> T_11_14.lc_trk_g1_1
 (17 4)  (563 228)  (563 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (568 228)  (568 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (569 228)  (569 228)  routing T_11_14.sp4_h_r_3 <X> T_11_14.lc_trk_g1_3
 (24 4)  (570 228)  (570 228)  routing T_11_14.sp4_h_r_3 <X> T_11_14.lc_trk_g1_3
 (26 4)  (572 228)  (572 228)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 228)  (573 228)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 228)  (574 228)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 228)  (575 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 228)  (578 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 228)  (579 228)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 228)  (580 228)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (40 4)  (586 228)  (586 228)  LC_2 Logic Functioning bit
 (42 4)  (588 228)  (588 228)  LC_2 Logic Functioning bit
 (18 5)  (564 229)  (564 229)  routing T_11_14.sp4_h_r_1 <X> T_11_14.lc_trk_g1_1
 (21 5)  (567 229)  (567 229)  routing T_11_14.sp4_h_r_3 <X> T_11_14.lc_trk_g1_3
 (27 5)  (573 229)  (573 229)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 229)  (575 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 229)  (577 229)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (1 6)  (547 230)  (547 230)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_1 glb2local_0
 (9 6)  (555 230)  (555 230)  routing T_11_14.sp4_h_r_1 <X> T_11_14.sp4_h_l_41
 (10 6)  (556 230)  (556 230)  routing T_11_14.sp4_h_r_1 <X> T_11_14.sp4_h_l_41
 (15 6)  (561 230)  (561 230)  routing T_11_14.lft_op_5 <X> T_11_14.lc_trk_g1_5
 (17 6)  (563 230)  (563 230)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (564 230)  (564 230)  routing T_11_14.lft_op_5 <X> T_11_14.lc_trk_g1_5
 (22 6)  (568 230)  (568 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (28 6)  (574 230)  (574 230)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 230)  (575 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 230)  (576 230)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 230)  (577 230)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 230)  (578 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 230)  (582 230)  LC_3 Logic Functioning bit
 (37 6)  (583 230)  (583 230)  LC_3 Logic Functioning bit
 (38 6)  (584 230)  (584 230)  LC_3 Logic Functioning bit
 (39 6)  (585 230)  (585 230)  LC_3 Logic Functioning bit
 (40 6)  (586 230)  (586 230)  LC_3 Logic Functioning bit
 (42 6)  (588 230)  (588 230)  LC_3 Logic Functioning bit
 (0 7)  (546 231)  (546 231)  routing T_11_14.glb_netwk_1 <X> T_11_14.glb2local_0
 (4 7)  (550 231)  (550 231)  routing T_11_14.sp4_h_r_7 <X> T_11_14.sp4_h_l_38
 (6 7)  (552 231)  (552 231)  routing T_11_14.sp4_h_r_7 <X> T_11_14.sp4_h_l_38
 (21 7)  (567 231)  (567 231)  routing T_11_14.sp4_r_v_b_31 <X> T_11_14.lc_trk_g1_7
 (28 7)  (574 231)  (574 231)  routing T_11_14.lc_trk_g2_1 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 231)  (575 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 231)  (577 231)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 231)  (582 231)  LC_3 Logic Functioning bit
 (37 7)  (583 231)  (583 231)  LC_3 Logic Functioning bit
 (38 7)  (584 231)  (584 231)  LC_3 Logic Functioning bit
 (39 7)  (585 231)  (585 231)  LC_3 Logic Functioning bit
 (14 8)  (560 232)  (560 232)  routing T_11_14.rgt_op_0 <X> T_11_14.lc_trk_g2_0
 (15 8)  (561 232)  (561 232)  routing T_11_14.rgt_op_1 <X> T_11_14.lc_trk_g2_1
 (17 8)  (563 232)  (563 232)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (564 232)  (564 232)  routing T_11_14.rgt_op_1 <X> T_11_14.lc_trk_g2_1
 (27 8)  (573 232)  (573 232)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 232)  (574 232)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 232)  (575 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 232)  (578 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 232)  (579 232)  routing T_11_14.lc_trk_g2_1 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 232)  (583 232)  LC_4 Logic Functioning bit
 (39 8)  (585 232)  (585 232)  LC_4 Logic Functioning bit
 (41 8)  (587 232)  (587 232)  LC_4 Logic Functioning bit
 (43 8)  (589 232)  (589 232)  LC_4 Logic Functioning bit
 (15 9)  (561 233)  (561 233)  routing T_11_14.rgt_op_0 <X> T_11_14.lc_trk_g2_0
 (17 9)  (563 233)  (563 233)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (28 9)  (574 233)  (574 233)  routing T_11_14.lc_trk_g2_0 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 233)  (575 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 233)  (576 233)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (36 9)  (582 233)  (582 233)  LC_4 Logic Functioning bit
 (37 9)  (583 233)  (583 233)  LC_4 Logic Functioning bit
 (38 9)  (584 233)  (584 233)  LC_4 Logic Functioning bit
 (39 9)  (585 233)  (585 233)  LC_4 Logic Functioning bit
 (40 9)  (586 233)  (586 233)  LC_4 Logic Functioning bit
 (41 9)  (587 233)  (587 233)  LC_4 Logic Functioning bit
 (42 9)  (588 233)  (588 233)  LC_4 Logic Functioning bit
 (43 9)  (589 233)  (589 233)  LC_4 Logic Functioning bit
 (8 10)  (554 234)  (554 234)  routing T_11_14.sp4_h_r_7 <X> T_11_14.sp4_h_l_42
 (12 10)  (558 234)  (558 234)  routing T_11_14.sp4_h_r_5 <X> T_11_14.sp4_h_l_45
 (27 10)  (573 234)  (573 234)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 234)  (574 234)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 234)  (575 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 234)  (576 234)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 234)  (578 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 234)  (580 234)  routing T_11_14.lc_trk_g1_1 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 234)  (582 234)  LC_5 Logic Functioning bit
 (37 10)  (583 234)  (583 234)  LC_5 Logic Functioning bit
 (39 10)  (585 234)  (585 234)  LC_5 Logic Functioning bit
 (40 10)  (586 234)  (586 234)  LC_5 Logic Functioning bit
 (42 10)  (588 234)  (588 234)  LC_5 Logic Functioning bit
 (43 10)  (589 234)  (589 234)  LC_5 Logic Functioning bit
 (50 10)  (596 234)  (596 234)  Cascade bit: LH_LC05_inmux02_5

 (13 11)  (559 235)  (559 235)  routing T_11_14.sp4_h_r_5 <X> T_11_14.sp4_h_l_45
 (17 11)  (563 235)  (563 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (573 235)  (573 235)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 235)  (574 235)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 235)  (575 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (582 235)  (582 235)  LC_5 Logic Functioning bit
 (37 11)  (583 235)  (583 235)  LC_5 Logic Functioning bit
 (41 11)  (587 235)  (587 235)  LC_5 Logic Functioning bit
 (42 11)  (588 235)  (588 235)  LC_5 Logic Functioning bit
 (43 11)  (589 235)  (589 235)  LC_5 Logic Functioning bit
 (11 12)  (557 236)  (557 236)  routing T_11_14.sp4_v_t_38 <X> T_11_14.sp4_v_b_11
 (13 12)  (559 236)  (559 236)  routing T_11_14.sp4_v_t_38 <X> T_11_14.sp4_v_b_11
 (14 12)  (560 236)  (560 236)  routing T_11_14.sp4_h_l_21 <X> T_11_14.lc_trk_g3_0
 (26 12)  (572 236)  (572 236)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 236)  (573 236)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 236)  (574 236)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 236)  (575 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 236)  (578 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 236)  (579 236)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 236)  (580 236)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 236)  (581 236)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.input_2_6
 (37 12)  (583 236)  (583 236)  LC_6 Logic Functioning bit
 (40 12)  (586 236)  (586 236)  LC_6 Logic Functioning bit
 (42 12)  (588 236)  (588 236)  LC_6 Logic Functioning bit
 (15 13)  (561 237)  (561 237)  routing T_11_14.sp4_h_l_21 <X> T_11_14.lc_trk_g3_0
 (16 13)  (562 237)  (562 237)  routing T_11_14.sp4_h_l_21 <X> T_11_14.lc_trk_g3_0
 (17 13)  (563 237)  (563 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (568 237)  (568 237)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (570 237)  (570 237)  routing T_11_14.tnl_op_2 <X> T_11_14.lc_trk_g3_2
 (25 13)  (571 237)  (571 237)  routing T_11_14.tnl_op_2 <X> T_11_14.lc_trk_g3_2
 (26 13)  (572 237)  (572 237)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 237)  (575 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 237)  (576 237)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 237)  (578 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (15 14)  (561 238)  (561 238)  routing T_11_14.sp4_h_l_16 <X> T_11_14.lc_trk_g3_5
 (16 14)  (562 238)  (562 238)  routing T_11_14.sp4_h_l_16 <X> T_11_14.lc_trk_g3_5
 (17 14)  (563 238)  (563 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (18 15)  (564 239)  (564 239)  routing T_11_14.sp4_h_l_16 <X> T_11_14.lc_trk_g3_5


LogicTile_12_14

 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 224)  (633 224)  routing T_12_14.lc_trk_g2_1 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 224)  (636 224)  LC_0 Logic Functioning bit
 (37 0)  (637 224)  (637 224)  LC_0 Logic Functioning bit
 (38 0)  (638 224)  (638 224)  LC_0 Logic Functioning bit
 (39 0)  (639 224)  (639 224)  LC_0 Logic Functioning bit
 (45 0)  (645 224)  (645 224)  LC_0 Logic Functioning bit
 (46 0)  (646 224)  (646 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (636 225)  (636 225)  LC_0 Logic Functioning bit
 (37 1)  (637 225)  (637 225)  LC_0 Logic Functioning bit
 (38 1)  (638 225)  (638 225)  LC_0 Logic Functioning bit
 (39 1)  (639 225)  (639 225)  LC_0 Logic Functioning bit
 (44 1)  (644 225)  (644 225)  LC_0 Logic Functioning bit
 (48 1)  (648 225)  (648 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (631 226)  (631 226)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 226)  (633 226)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (37 2)  (637 226)  (637 226)  LC_1 Logic Functioning bit
 (38 2)  (638 226)  (638 226)  LC_1 Logic Functioning bit
 (39 2)  (639 226)  (639 226)  LC_1 Logic Functioning bit
 (45 2)  (645 226)  (645 226)  LC_1 Logic Functioning bit
 (46 2)  (646 226)  (646 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (5 3)  (605 227)  (605 227)  routing T_12_14.sp4_h_l_37 <X> T_12_14.sp4_v_t_37
 (22 3)  (622 227)  (622 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (623 227)  (623 227)  routing T_12_14.sp4_h_r_6 <X> T_12_14.lc_trk_g0_6
 (24 3)  (624 227)  (624 227)  routing T_12_14.sp4_h_r_6 <X> T_12_14.lc_trk_g0_6
 (25 3)  (625 227)  (625 227)  routing T_12_14.sp4_h_r_6 <X> T_12_14.lc_trk_g0_6
 (36 3)  (636 227)  (636 227)  LC_1 Logic Functioning bit
 (37 3)  (637 227)  (637 227)  LC_1 Logic Functioning bit
 (38 3)  (638 227)  (638 227)  LC_1 Logic Functioning bit
 (39 3)  (639 227)  (639 227)  LC_1 Logic Functioning bit
 (44 3)  (644 227)  (644 227)  LC_1 Logic Functioning bit
 (48 3)  (648 227)  (648 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (25 4)  (625 228)  (625 228)  routing T_12_14.lft_op_2 <X> T_12_14.lc_trk_g1_2
 (27 4)  (627 228)  (627 228)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 228)  (633 228)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 228)  (634 228)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 228)  (635 228)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.input_2_2
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (37 4)  (637 228)  (637 228)  LC_2 Logic Functioning bit
 (39 4)  (639 228)  (639 228)  LC_2 Logic Functioning bit
 (43 4)  (643 228)  (643 228)  LC_2 Logic Functioning bit
 (45 4)  (645 228)  (645 228)  LC_2 Logic Functioning bit
 (22 5)  (622 229)  (622 229)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (624 229)  (624 229)  routing T_12_14.lft_op_2 <X> T_12_14.lc_trk_g1_2
 (27 5)  (627 229)  (627 229)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 229)  (628 229)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 229)  (629 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 229)  (630 229)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 229)  (631 229)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 229)  (632 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (635 229)  (635 229)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.input_2_2
 (36 5)  (636 229)  (636 229)  LC_2 Logic Functioning bit
 (37 5)  (637 229)  (637 229)  LC_2 Logic Functioning bit
 (42 5)  (642 229)  (642 229)  LC_2 Logic Functioning bit
 (43 5)  (643 229)  (643 229)  LC_2 Logic Functioning bit
 (53 5)  (653 229)  (653 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (2 6)  (602 230)  (602 230)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (22 6)  (622 230)  (622 230)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (624 230)  (624 230)  routing T_12_14.bot_op_7 <X> T_12_14.lc_trk_g1_7
 (17 8)  (617 232)  (617 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 232)  (618 232)  routing T_12_14.wire_logic_cluster/lc_1/out <X> T_12_14.lc_trk_g2_1
 (21 10)  (621 234)  (621 234)  routing T_12_14.wire_logic_cluster/lc_7/out <X> T_12_14.lc_trk_g2_7
 (22 10)  (622 234)  (622 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (14 11)  (614 235)  (614 235)  routing T_12_14.sp4_r_v_b_36 <X> T_12_14.lc_trk_g2_4
 (17 11)  (617 235)  (617 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (622 235)  (622 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (623 235)  (623 235)  routing T_12_14.sp4_h_r_30 <X> T_12_14.lc_trk_g2_6
 (24 11)  (624 235)  (624 235)  routing T_12_14.sp4_h_r_30 <X> T_12_14.lc_trk_g2_6
 (25 11)  (625 235)  (625 235)  routing T_12_14.sp4_h_r_30 <X> T_12_14.lc_trk_g2_6
 (14 12)  (614 236)  (614 236)  routing T_12_14.sp4_h_r_40 <X> T_12_14.lc_trk_g3_0
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (618 236)  (618 236)  routing T_12_14.bnl_op_1 <X> T_12_14.lc_trk_g3_1
 (25 12)  (625 236)  (625 236)  routing T_12_14.wire_logic_cluster/lc_2/out <X> T_12_14.lc_trk_g3_2
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 236)  (633 236)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 236)  (634 236)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 236)  (636 236)  LC_6 Logic Functioning bit
 (37 12)  (637 236)  (637 236)  LC_6 Logic Functioning bit
 (38 12)  (638 236)  (638 236)  LC_6 Logic Functioning bit
 (39 12)  (639 236)  (639 236)  LC_6 Logic Functioning bit
 (45 12)  (645 236)  (645 236)  LC_6 Logic Functioning bit
 (14 13)  (614 237)  (614 237)  routing T_12_14.sp4_h_r_40 <X> T_12_14.lc_trk_g3_0
 (15 13)  (615 237)  (615 237)  routing T_12_14.sp4_h_r_40 <X> T_12_14.lc_trk_g3_0
 (16 13)  (616 237)  (616 237)  routing T_12_14.sp4_h_r_40 <X> T_12_14.lc_trk_g3_0
 (17 13)  (617 237)  (617 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (618 237)  (618 237)  routing T_12_14.bnl_op_1 <X> T_12_14.lc_trk_g3_1
 (22 13)  (622 237)  (622 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (36 13)  (636 237)  (636 237)  LC_6 Logic Functioning bit
 (37 13)  (637 237)  (637 237)  LC_6 Logic Functioning bit
 (38 13)  (638 237)  (638 237)  LC_6 Logic Functioning bit
 (39 13)  (639 237)  (639 237)  LC_6 Logic Functioning bit
 (44 13)  (644 237)  (644 237)  LC_6 Logic Functioning bit
 (46 13)  (646 237)  (646 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (600 238)  (600 238)  routing T_12_14.glb_netwk_4 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 238)  (601 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (626 238)  (626 238)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 238)  (628 238)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 238)  (630 238)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 238)  (631 238)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 238)  (634 238)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 238)  (637 238)  LC_7 Logic Functioning bit
 (39 14)  (639 238)  (639 238)  LC_7 Logic Functioning bit
 (41 14)  (641 238)  (641 238)  LC_7 Logic Functioning bit
 (43 14)  (643 238)  (643 238)  LC_7 Logic Functioning bit
 (45 14)  (645 238)  (645 238)  LC_7 Logic Functioning bit
 (47 14)  (647 238)  (647 238)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (26 15)  (626 239)  (626 239)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 239)  (628 239)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 239)  (629 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 239)  (630 239)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 239)  (631 239)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (37 15)  (637 239)  (637 239)  LC_7 Logic Functioning bit
 (39 15)  (639 239)  (639 239)  LC_7 Logic Functioning bit
 (40 15)  (640 239)  (640 239)  LC_7 Logic Functioning bit
 (42 15)  (642 239)  (642 239)  LC_7 Logic Functioning bit


LogicTile_13_14

 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (678 224)  (678 224)  routing T_13_14.bot_op_3 <X> T_13_14.lc_trk_g0_3
 (26 0)  (680 224)  (680 224)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 224)  (682 224)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 224)  (684 224)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 224)  (685 224)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 224)  (688 224)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (26 1)  (680 225)  (680 225)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 225)  (682 225)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 225)  (684 225)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 225)  (685 225)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (37 1)  (691 225)  (691 225)  LC_0 Logic Functioning bit
 (39 1)  (693 225)  (693 225)  LC_0 Logic Functioning bit
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (676 226)  (676 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (677 226)  (677 226)  routing T_13_14.sp4_v_b_23 <X> T_13_14.lc_trk_g0_7
 (24 2)  (678 226)  (678 226)  routing T_13_14.sp4_v_b_23 <X> T_13_14.lc_trk_g0_7
 (25 2)  (679 226)  (679 226)  routing T_13_14.bnr_op_6 <X> T_13_14.lc_trk_g0_6
 (27 2)  (681 226)  (681 226)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 226)  (685 226)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 226)  (688 226)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (42 2)  (696 226)  (696 226)  LC_1 Logic Functioning bit
 (50 2)  (704 226)  (704 226)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (662 227)  (662 227)  routing T_13_14.sp4_h_r_7 <X> T_13_14.sp4_v_t_36
 (9 3)  (663 227)  (663 227)  routing T_13_14.sp4_h_r_7 <X> T_13_14.sp4_v_t_36
 (10 3)  (664 227)  (664 227)  routing T_13_14.sp4_h_r_7 <X> T_13_14.sp4_v_t_36
 (15 3)  (669 227)  (669 227)  routing T_13_14.bot_op_4 <X> T_13_14.lc_trk_g0_4
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (676 227)  (676 227)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (679 227)  (679 227)  routing T_13_14.bnr_op_6 <X> T_13_14.lc_trk_g0_6
 (27 3)  (681 227)  (681 227)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 227)  (684 227)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 227)  (685 227)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (21 4)  (675 228)  (675 228)  routing T_13_14.bnr_op_3 <X> T_13_14.lc_trk_g1_3
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (680 228)  (680 228)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 228)  (682 228)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 228)  (684 228)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 228)  (687 228)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (37 4)  (691 228)  (691 228)  LC_2 Logic Functioning bit
 (41 4)  (695 228)  (695 228)  LC_2 Logic Functioning bit
 (42 4)  (696 228)  (696 228)  LC_2 Logic Functioning bit
 (43 4)  (697 228)  (697 228)  LC_2 Logic Functioning bit
 (50 4)  (704 228)  (704 228)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (665 229)  (665 229)  routing T_13_14.sp4_h_l_40 <X> T_13_14.sp4_h_r_5
 (15 5)  (669 229)  (669 229)  routing T_13_14.sp4_v_t_5 <X> T_13_14.lc_trk_g1_0
 (16 5)  (670 229)  (670 229)  routing T_13_14.sp4_v_t_5 <X> T_13_14.lc_trk_g1_0
 (17 5)  (671 229)  (671 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (675 229)  (675 229)  routing T_13_14.bnr_op_3 <X> T_13_14.lc_trk_g1_3
 (26 5)  (680 229)  (680 229)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 229)  (682 229)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 229)  (685 229)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 229)  (690 229)  LC_2 Logic Functioning bit
 (37 5)  (691 229)  (691 229)  LC_2 Logic Functioning bit
 (42 5)  (696 229)  (696 229)  LC_2 Logic Functioning bit
 (43 5)  (697 229)  (697 229)  LC_2 Logic Functioning bit
 (14 6)  (668 230)  (668 230)  routing T_13_14.wire_logic_cluster/lc_4/out <X> T_13_14.lc_trk_g1_4
 (17 6)  (671 230)  (671 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (676 230)  (676 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (677 230)  (677 230)  routing T_13_14.sp4_h_r_7 <X> T_13_14.lc_trk_g1_7
 (24 6)  (678 230)  (678 230)  routing T_13_14.sp4_h_r_7 <X> T_13_14.lc_trk_g1_7
 (28 6)  (682 230)  (682 230)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 230)  (684 230)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 230)  (685 230)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 230)  (690 230)  LC_3 Logic Functioning bit
 (37 6)  (691 230)  (691 230)  LC_3 Logic Functioning bit
 (42 6)  (696 230)  (696 230)  LC_3 Logic Functioning bit
 (43 6)  (697 230)  (697 230)  LC_3 Logic Functioning bit
 (50 6)  (704 230)  (704 230)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (671 231)  (671 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (672 231)  (672 231)  routing T_13_14.sp4_r_v_b_29 <X> T_13_14.lc_trk_g1_5
 (21 7)  (675 231)  (675 231)  routing T_13_14.sp4_h_r_7 <X> T_13_14.lc_trk_g1_7
 (22 7)  (676 231)  (676 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (679 231)  (679 231)  routing T_13_14.sp4_r_v_b_30 <X> T_13_14.lc_trk_g1_6
 (27 7)  (681 231)  (681 231)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 231)  (690 231)  LC_3 Logic Functioning bit
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (41 7)  (695 231)  (695 231)  LC_3 Logic Functioning bit
 (42 7)  (696 231)  (696 231)  LC_3 Logic Functioning bit
 (43 7)  (697 231)  (697 231)  LC_3 Logic Functioning bit
 (14 8)  (668 232)  (668 232)  routing T_13_14.sp4_h_l_21 <X> T_13_14.lc_trk_g2_0
 (22 8)  (676 232)  (676 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 232)  (685 232)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 232)  (688 232)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 232)  (690 232)  LC_4 Logic Functioning bit
 (38 8)  (692 232)  (692 232)  LC_4 Logic Functioning bit
 (39 8)  (693 232)  (693 232)  LC_4 Logic Functioning bit
 (40 8)  (694 232)  (694 232)  LC_4 Logic Functioning bit
 (45 8)  (699 232)  (699 232)  LC_4 Logic Functioning bit
 (46 8)  (700 232)  (700 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (704 232)  (704 232)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (707 232)  (707 232)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (15 9)  (669 233)  (669 233)  routing T_13_14.sp4_h_l_21 <X> T_13_14.lc_trk_g2_0
 (16 9)  (670 233)  (670 233)  routing T_13_14.sp4_h_l_21 <X> T_13_14.lc_trk_g2_0
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (30 9)  (684 233)  (684 233)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 233)  (690 233)  LC_4 Logic Functioning bit
 (38 9)  (692 233)  (692 233)  LC_4 Logic Functioning bit
 (39 9)  (693 233)  (693 233)  LC_4 Logic Functioning bit
 (40 9)  (694 233)  (694 233)  LC_4 Logic Functioning bit
 (46 9)  (700 233)  (700 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (702 233)  (702 233)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (705 233)  (705 233)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (671 234)  (671 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 234)  (672 234)  routing T_13_14.wire_logic_cluster/lc_5/out <X> T_13_14.lc_trk_g2_5
 (22 10)  (676 234)  (676 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (679 234)  (679 234)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g2_6
 (27 10)  (681 234)  (681 234)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 234)  (684 234)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 234)  (685 234)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (15 11)  (669 235)  (669 235)  routing T_13_14.tnr_op_4 <X> T_13_14.lc_trk_g2_4
 (17 11)  (671 235)  (671 235)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (21 11)  (675 235)  (675 235)  routing T_13_14.sp4_r_v_b_39 <X> T_13_14.lc_trk_g2_7
 (22 11)  (676 235)  (676 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (677 235)  (677 235)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g2_6
 (25 11)  (679 235)  (679 235)  routing T_13_14.sp4_v_b_38 <X> T_13_14.lc_trk_g2_6
 (27 11)  (681 235)  (681 235)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 235)  (685 235)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (40 11)  (694 235)  (694 235)  LC_5 Logic Functioning bit
 (41 11)  (695 235)  (695 235)  LC_5 Logic Functioning bit
 (42 11)  (696 235)  (696 235)  LC_5 Logic Functioning bit
 (43 11)  (697 235)  (697 235)  LC_5 Logic Functioning bit
 (16 12)  (670 236)  (670 236)  routing T_13_14.sp4_v_t_12 <X> T_13_14.lc_trk_g3_1
 (17 12)  (671 236)  (671 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (672 236)  (672 236)  routing T_13_14.sp4_v_t_12 <X> T_13_14.lc_trk_g3_1
 (21 12)  (675 236)  (675 236)  routing T_13_14.sp12_v_t_0 <X> T_13_14.lc_trk_g3_3
 (22 12)  (676 236)  (676 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (678 236)  (678 236)  routing T_13_14.sp12_v_t_0 <X> T_13_14.lc_trk_g3_3
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 236)  (684 236)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 236)  (685 236)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 236)  (688 236)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 236)  (690 236)  LC_6 Logic Functioning bit
 (38 12)  (692 236)  (692 236)  LC_6 Logic Functioning bit
 (41 12)  (695 236)  (695 236)  LC_6 Logic Functioning bit
 (43 12)  (697 236)  (697 236)  LC_6 Logic Functioning bit
 (21 13)  (675 237)  (675 237)  routing T_13_14.sp12_v_t_0 <X> T_13_14.lc_trk_g3_3
 (27 13)  (681 237)  (681 237)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 237)  (682 237)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 237)  (684 237)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 237)  (690 237)  LC_6 Logic Functioning bit
 (38 13)  (692 237)  (692 237)  LC_6 Logic Functioning bit
 (40 13)  (694 237)  (694 237)  LC_6 Logic Functioning bit
 (42 13)  (696 237)  (696 237)  LC_6 Logic Functioning bit
 (26 14)  (680 238)  (680 238)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 238)  (681 238)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 238)  (682 238)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 238)  (687 238)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 238)  (690 238)  LC_7 Logic Functioning bit
 (37 14)  (691 238)  (691 238)  LC_7 Logic Functioning bit
 (39 14)  (693 238)  (693 238)  LC_7 Logic Functioning bit
 (43 14)  (697 238)  (697 238)  LC_7 Logic Functioning bit
 (50 14)  (704 238)  (704 238)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (705 238)  (705 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (27 15)  (681 239)  (681 239)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 239)  (683 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 239)  (684 239)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 239)  (690 239)  LC_7 Logic Functioning bit
 (37 15)  (691 239)  (691 239)  LC_7 Logic Functioning bit
 (42 15)  (696 239)  (696 239)  LC_7 Logic Functioning bit
 (43 15)  (697 239)  (697 239)  LC_7 Logic Functioning bit


LogicTile_14_14

 (14 0)  (722 224)  (722 224)  routing T_14_14.sp4_h_l_5 <X> T_14_14.lc_trk_g0_0
 (15 0)  (723 224)  (723 224)  routing T_14_14.sp4_v_b_17 <X> T_14_14.lc_trk_g0_1
 (16 0)  (724 224)  (724 224)  routing T_14_14.sp4_v_b_17 <X> T_14_14.lc_trk_g0_1
 (17 0)  (725 224)  (725 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (730 224)  (730 224)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 224)  (732 224)  routing T_14_14.bot_op_3 <X> T_14_14.lc_trk_g0_3
 (25 0)  (733 224)  (733 224)  routing T_14_14.sp4_v_b_2 <X> T_14_14.lc_trk_g0_2
 (26 0)  (734 224)  (734 224)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 224)  (736 224)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 224)  (738 224)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (37 0)  (745 224)  (745 224)  LC_0 Logic Functioning bit
 (38 0)  (746 224)  (746 224)  LC_0 Logic Functioning bit
 (39 0)  (747 224)  (747 224)  LC_0 Logic Functioning bit
 (40 0)  (748 224)  (748 224)  LC_0 Logic Functioning bit
 (41 0)  (749 224)  (749 224)  LC_0 Logic Functioning bit
 (42 0)  (750 224)  (750 224)  LC_0 Logic Functioning bit
 (43 0)  (751 224)  (751 224)  LC_0 Logic Functioning bit
 (45 0)  (753 224)  (753 224)  LC_0 Logic Functioning bit
 (14 1)  (722 225)  (722 225)  routing T_14_14.sp4_h_l_5 <X> T_14_14.lc_trk_g0_0
 (15 1)  (723 225)  (723 225)  routing T_14_14.sp4_h_l_5 <X> T_14_14.lc_trk_g0_0
 (16 1)  (724 225)  (724 225)  routing T_14_14.sp4_h_l_5 <X> T_14_14.lc_trk_g0_0
 (17 1)  (725 225)  (725 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (730 225)  (730 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (731 225)  (731 225)  routing T_14_14.sp4_v_b_2 <X> T_14_14.lc_trk_g0_2
 (26 1)  (734 225)  (734 225)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 225)  (735 225)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 225)  (736 225)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 225)  (739 225)  routing T_14_14.lc_trk_g0_3 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 225)  (740 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (742 225)  (742 225)  routing T_14_14.lc_trk_g1_1 <X> T_14_14.input_2_0
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (37 1)  (745 225)  (745 225)  LC_0 Logic Functioning bit
 (38 1)  (746 225)  (746 225)  LC_0 Logic Functioning bit
 (39 1)  (747 225)  (747 225)  LC_0 Logic Functioning bit
 (40 1)  (748 225)  (748 225)  LC_0 Logic Functioning bit
 (41 1)  (749 225)  (749 225)  LC_0 Logic Functioning bit
 (43 1)  (751 225)  (751 225)  LC_0 Logic Functioning bit
 (48 1)  (756 225)  (756 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (759 225)  (759 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (712 226)  (712 226)  routing T_14_14.sp4_v_b_4 <X> T_14_14.sp4_v_t_37
 (6 2)  (714 226)  (714 226)  routing T_14_14.sp4_v_b_4 <X> T_14_14.sp4_v_t_37
 (14 2)  (722 226)  (722 226)  routing T_14_14.wire_logic_cluster/lc_4/out <X> T_14_14.lc_trk_g0_4
 (25 2)  (733 226)  (733 226)  routing T_14_14.sp4_v_t_3 <X> T_14_14.lc_trk_g0_6
 (27 2)  (735 226)  (735 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 226)  (736 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 226)  (738 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 226)  (739 226)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (37 2)  (745 226)  (745 226)  LC_1 Logic Functioning bit
 (38 2)  (746 226)  (746 226)  LC_1 Logic Functioning bit
 (39 2)  (747 226)  (747 226)  LC_1 Logic Functioning bit
 (40 2)  (748 226)  (748 226)  LC_1 Logic Functioning bit
 (41 2)  (749 226)  (749 226)  LC_1 Logic Functioning bit
 (42 2)  (750 226)  (750 226)  LC_1 Logic Functioning bit
 (43 2)  (751 226)  (751 226)  LC_1 Logic Functioning bit
 (45 2)  (753 226)  (753 226)  LC_1 Logic Functioning bit
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (730 227)  (730 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (731 227)  (731 227)  routing T_14_14.sp4_v_t_3 <X> T_14_14.lc_trk_g0_6
 (25 3)  (733 227)  (733 227)  routing T_14_14.sp4_v_t_3 <X> T_14_14.lc_trk_g0_6
 (26 3)  (734 227)  (734 227)  routing T_14_14.lc_trk_g0_3 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 227)  (738 227)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 227)  (739 227)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 227)  (744 227)  LC_1 Logic Functioning bit
 (37 3)  (745 227)  (745 227)  LC_1 Logic Functioning bit
 (38 3)  (746 227)  (746 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (40 3)  (748 227)  (748 227)  LC_1 Logic Functioning bit
 (42 3)  (750 227)  (750 227)  LC_1 Logic Functioning bit
 (48 3)  (756 227)  (756 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (759 227)  (759 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (709 228)  (709 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (16 4)  (724 228)  (724 228)  routing T_14_14.sp12_h_l_14 <X> T_14_14.lc_trk_g1_1
 (17 4)  (725 228)  (725 228)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (26 4)  (734 228)  (734 228)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 228)  (735 228)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 228)  (738 228)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (37 4)  (745 228)  (745 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (39 4)  (747 228)  (747 228)  LC_2 Logic Functioning bit
 (40 4)  (748 228)  (748 228)  LC_2 Logic Functioning bit
 (41 4)  (749 228)  (749 228)  LC_2 Logic Functioning bit
 (42 4)  (750 228)  (750 228)  LC_2 Logic Functioning bit
 (43 4)  (751 228)  (751 228)  LC_2 Logic Functioning bit
 (45 4)  (753 228)  (753 228)  LC_2 Logic Functioning bit
 (46 4)  (754 228)  (754 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (760 228)  (760 228)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (709 229)  (709 229)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (18 5)  (726 229)  (726 229)  routing T_14_14.sp12_h_l_14 <X> T_14_14.lc_trk_g1_1
 (26 5)  (734 229)  (734 229)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 229)  (735 229)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 229)  (736 229)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 229)  (738 229)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 229)  (739 229)  routing T_14_14.lc_trk_g0_3 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 229)  (740 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (741 229)  (741 229)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.input_2_2
 (34 5)  (742 229)  (742 229)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.input_2_2
 (36 5)  (744 229)  (744 229)  LC_2 Logic Functioning bit
 (37 5)  (745 229)  (745 229)  LC_2 Logic Functioning bit
 (38 5)  (746 229)  (746 229)  LC_2 Logic Functioning bit
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (41 5)  (749 229)  (749 229)  LC_2 Logic Functioning bit
 (42 5)  (750 229)  (750 229)  LC_2 Logic Functioning bit
 (43 5)  (751 229)  (751 229)  LC_2 Logic Functioning bit
 (16 6)  (724 230)  (724 230)  routing T_14_14.sp12_h_l_18 <X> T_14_14.lc_trk_g1_5
 (17 6)  (725 230)  (725 230)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (15 7)  (723 231)  (723 231)  routing T_14_14.sp4_v_t_9 <X> T_14_14.lc_trk_g1_4
 (16 7)  (724 231)  (724 231)  routing T_14_14.sp4_v_t_9 <X> T_14_14.lc_trk_g1_4
 (17 7)  (725 231)  (725 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (726 231)  (726 231)  routing T_14_14.sp12_h_l_18 <X> T_14_14.lc_trk_g1_5
 (22 7)  (730 231)  (730 231)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 231)  (732 231)  routing T_14_14.top_op_6 <X> T_14_14.lc_trk_g1_6
 (25 7)  (733 231)  (733 231)  routing T_14_14.top_op_6 <X> T_14_14.lc_trk_g1_6
 (14 8)  (722 232)  (722 232)  routing T_14_14.sp4_h_r_40 <X> T_14_14.lc_trk_g2_0
 (27 8)  (735 232)  (735 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 232)  (736 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 232)  (738 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 232)  (741 232)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 232)  (742 232)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (48 8)  (756 232)  (756 232)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (14 9)  (722 233)  (722 233)  routing T_14_14.sp4_h_r_40 <X> T_14_14.lc_trk_g2_0
 (15 9)  (723 233)  (723 233)  routing T_14_14.sp4_h_r_40 <X> T_14_14.lc_trk_g2_0
 (16 9)  (724 233)  (724 233)  routing T_14_14.sp4_h_r_40 <X> T_14_14.lc_trk_g2_0
 (17 9)  (725 233)  (725 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (28 9)  (736 233)  (736 233)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 233)  (737 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 233)  (739 233)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 233)  (740 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (43 9)  (751 233)  (751 233)  LC_4 Logic Functioning bit
 (5 10)  (713 234)  (713 234)  routing T_14_14.sp4_v_b_6 <X> T_14_14.sp4_h_l_43
 (15 10)  (723 234)  (723 234)  routing T_14_14.rgt_op_5 <X> T_14_14.lc_trk_g2_5
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 234)  (726 234)  routing T_14_14.rgt_op_5 <X> T_14_14.lc_trk_g2_5
 (21 10)  (729 234)  (729 234)  routing T_14_14.sp4_h_r_39 <X> T_14_14.lc_trk_g2_7
 (22 10)  (730 234)  (730 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (731 234)  (731 234)  routing T_14_14.sp4_h_r_39 <X> T_14_14.lc_trk_g2_7
 (24 10)  (732 234)  (732 234)  routing T_14_14.sp4_h_r_39 <X> T_14_14.lc_trk_g2_7
 (31 10)  (739 234)  (739 234)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 234)  (742 234)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 234)  (744 234)  LC_5 Logic Functioning bit
 (37 10)  (745 234)  (745 234)  LC_5 Logic Functioning bit
 (48 10)  (756 234)  (756 234)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (758 234)  (758 234)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (730 235)  (730 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (36 11)  (744 235)  (744 235)  LC_5 Logic Functioning bit
 (37 11)  (745 235)  (745 235)  LC_5 Logic Functioning bit
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (733 236)  (733 236)  routing T_14_14.sp4_h_r_42 <X> T_14_14.lc_trk_g3_2
 (26 12)  (734 236)  (734 236)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 236)  (741 236)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 236)  (742 236)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (5 13)  (713 237)  (713 237)  routing T_14_14.sp4_h_r_9 <X> T_14_14.sp4_v_b_9
 (14 13)  (722 237)  (722 237)  routing T_14_14.sp4_r_v_b_40 <X> T_14_14.lc_trk_g3_0
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (730 237)  (730 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (731 237)  (731 237)  routing T_14_14.sp4_h_r_42 <X> T_14_14.lc_trk_g3_2
 (24 13)  (732 237)  (732 237)  routing T_14_14.sp4_h_r_42 <X> T_14_14.lc_trk_g3_2
 (25 13)  (733 237)  (733 237)  routing T_14_14.sp4_h_r_42 <X> T_14_14.lc_trk_g3_2
 (26 13)  (734 237)  (734 237)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 237)  (736 237)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 237)  (737 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 237)  (744 237)  LC_6 Logic Functioning bit
 (38 13)  (746 237)  (746 237)  LC_6 Logic Functioning bit
 (14 14)  (722 238)  (722 238)  routing T_14_14.sp4_h_r_36 <X> T_14_14.lc_trk_g3_4
 (22 14)  (730 238)  (730 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (734 238)  (734 238)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 238)  (735 238)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 238)  (737 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 238)  (738 238)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 238)  (739 238)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (743 238)  (743 238)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.input_2_7
 (36 14)  (744 238)  (744 238)  LC_7 Logic Functioning bit
 (43 14)  (751 238)  (751 238)  LC_7 Logic Functioning bit
 (46 14)  (754 238)  (754 238)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (15 15)  (723 239)  (723 239)  routing T_14_14.sp4_h_r_36 <X> T_14_14.lc_trk_g3_4
 (16 15)  (724 239)  (724 239)  routing T_14_14.sp4_h_r_36 <X> T_14_14.lc_trk_g3_4
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (729 239)  (729 239)  routing T_14_14.sp4_r_v_b_47 <X> T_14_14.lc_trk_g3_7
 (27 15)  (735 239)  (735 239)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 239)  (737 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 239)  (740 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (741 239)  (741 239)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.input_2_7
 (35 15)  (743 239)  (743 239)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.input_2_7
 (36 15)  (744 239)  (744 239)  LC_7 Logic Functioning bit
 (37 15)  (745 239)  (745 239)  LC_7 Logic Functioning bit
 (38 15)  (746 239)  (746 239)  LC_7 Logic Functioning bit
 (42 15)  (750 239)  (750 239)  LC_7 Logic Functioning bit


LogicTile_15_14

 (4 0)  (766 224)  (766 224)  routing T_15_14.sp4_h_l_37 <X> T_15_14.sp4_v_b_0
 (14 0)  (776 224)  (776 224)  routing T_15_14.lft_op_0 <X> T_15_14.lc_trk_g0_0
 (15 0)  (777 224)  (777 224)  routing T_15_14.lft_op_1 <X> T_15_14.lc_trk_g0_1
 (17 0)  (779 224)  (779 224)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 224)  (780 224)  routing T_15_14.lft_op_1 <X> T_15_14.lc_trk_g0_1
 (26 0)  (788 224)  (788 224)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 224)  (790 224)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 224)  (792 224)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 224)  (795 224)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 224)  (796 224)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 224)  (798 224)  LC_0 Logic Functioning bit
 (37 0)  (799 224)  (799 224)  LC_0 Logic Functioning bit
 (38 0)  (800 224)  (800 224)  LC_0 Logic Functioning bit
 (39 0)  (801 224)  (801 224)  LC_0 Logic Functioning bit
 (41 0)  (803 224)  (803 224)  LC_0 Logic Functioning bit
 (43 0)  (805 224)  (805 224)  LC_0 Logic Functioning bit
 (45 0)  (807 224)  (807 224)  LC_0 Logic Functioning bit
 (5 1)  (767 225)  (767 225)  routing T_15_14.sp4_h_l_37 <X> T_15_14.sp4_v_b_0
 (15 1)  (777 225)  (777 225)  routing T_15_14.lft_op_0 <X> T_15_14.lc_trk_g0_0
 (17 1)  (779 225)  (779 225)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (784 225)  (784 225)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 225)  (786 225)  routing T_15_14.bot_op_2 <X> T_15_14.lc_trk_g0_2
 (28 1)  (790 225)  (790 225)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 225)  (791 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 225)  (792 225)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 225)  (794 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (795 225)  (795 225)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.input_2_0
 (35 1)  (797 225)  (797 225)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.input_2_0
 (37 1)  (799 225)  (799 225)  LC_0 Logic Functioning bit
 (38 1)  (800 225)  (800 225)  LC_0 Logic Functioning bit
 (39 1)  (801 225)  (801 225)  LC_0 Logic Functioning bit
 (48 1)  (810 225)  (810 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (813 225)  (813 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (815 225)  (815 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (776 227)  (776 227)  routing T_15_14.sp4_h_r_4 <X> T_15_14.lc_trk_g0_4
 (15 3)  (777 227)  (777 227)  routing T_15_14.sp4_h_r_4 <X> T_15_14.lc_trk_g0_4
 (16 3)  (778 227)  (778 227)  routing T_15_14.sp4_h_r_4 <X> T_15_14.lc_trk_g0_4
 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (784 227)  (784 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 227)  (786 227)  routing T_15_14.bot_op_6 <X> T_15_14.lc_trk_g0_6
 (8 4)  (770 228)  (770 228)  routing T_15_14.sp4_v_b_10 <X> T_15_14.sp4_h_r_4
 (9 4)  (771 228)  (771 228)  routing T_15_14.sp4_v_b_10 <X> T_15_14.sp4_h_r_4
 (10 4)  (772 228)  (772 228)  routing T_15_14.sp4_v_b_10 <X> T_15_14.sp4_h_r_4
 (15 4)  (777 228)  (777 228)  routing T_15_14.bot_op_1 <X> T_15_14.lc_trk_g1_1
 (17 4)  (779 228)  (779 228)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 228)  (786 228)  routing T_15_14.top_op_3 <X> T_15_14.lc_trk_g1_3
 (25 4)  (787 228)  (787 228)  routing T_15_14.lft_op_2 <X> T_15_14.lc_trk_g1_2
 (28 4)  (790 228)  (790 228)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 228)  (792 228)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 228)  (795 228)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 228)  (796 228)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (46 4)  (808 228)  (808 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (777 229)  (777 229)  routing T_15_14.bot_op_0 <X> T_15_14.lc_trk_g1_0
 (17 5)  (779 229)  (779 229)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (783 229)  (783 229)  routing T_15_14.top_op_3 <X> T_15_14.lc_trk_g1_3
 (22 5)  (784 229)  (784 229)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 229)  (786 229)  routing T_15_14.lft_op_2 <X> T_15_14.lc_trk_g1_2
 (26 5)  (788 229)  (788 229)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 229)  (789 229)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 229)  (791 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 229)  (792 229)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (41 5)  (803 229)  (803 229)  LC_2 Logic Functioning bit
 (43 5)  (805 229)  (805 229)  LC_2 Logic Functioning bit
 (15 6)  (777 230)  (777 230)  routing T_15_14.bot_op_5 <X> T_15_14.lc_trk_g1_5
 (17 6)  (779 230)  (779 230)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (784 230)  (784 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (787 230)  (787 230)  routing T_15_14.sp4_v_t_3 <X> T_15_14.lc_trk_g1_6
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 230)  (795 230)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (4 7)  (766 231)  (766 231)  routing T_15_14.sp4_v_b_10 <X> T_15_14.sp4_h_l_38
 (15 7)  (777 231)  (777 231)  routing T_15_14.bot_op_4 <X> T_15_14.lc_trk_g1_4
 (17 7)  (779 231)  (779 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (783 231)  (783 231)  routing T_15_14.sp4_r_v_b_31 <X> T_15_14.lc_trk_g1_7
 (22 7)  (784 231)  (784 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (785 231)  (785 231)  routing T_15_14.sp4_v_t_3 <X> T_15_14.lc_trk_g1_6
 (25 7)  (787 231)  (787 231)  routing T_15_14.sp4_v_t_3 <X> T_15_14.lc_trk_g1_6
 (29 7)  (791 231)  (791 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 231)  (794 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (796 231)  (796 231)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.input_2_3
 (35 7)  (797 231)  (797 231)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.input_2_3
 (41 7)  (803 231)  (803 231)  LC_3 Logic Functioning bit
 (53 7)  (815 231)  (815 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (776 232)  (776 232)  routing T_15_14.sp4_h_l_21 <X> T_15_14.lc_trk_g2_0
 (26 8)  (788 232)  (788 232)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 232)  (790 232)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 232)  (792 232)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (36 8)  (798 232)  (798 232)  LC_4 Logic Functioning bit
 (37 8)  (799 232)  (799 232)  LC_4 Logic Functioning bit
 (38 8)  (800 232)  (800 232)  LC_4 Logic Functioning bit
 (39 8)  (801 232)  (801 232)  LC_4 Logic Functioning bit
 (40 8)  (802 232)  (802 232)  LC_4 Logic Functioning bit
 (41 8)  (803 232)  (803 232)  LC_4 Logic Functioning bit
 (42 8)  (804 232)  (804 232)  LC_4 Logic Functioning bit
 (43 8)  (805 232)  (805 232)  LC_4 Logic Functioning bit
 (15 9)  (777 233)  (777 233)  routing T_15_14.sp4_h_l_21 <X> T_15_14.lc_trk_g2_0
 (16 9)  (778 233)  (778 233)  routing T_15_14.sp4_h_l_21 <X> T_15_14.lc_trk_g2_0
 (17 9)  (779 233)  (779 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (784 233)  (784 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (787 233)  (787 233)  routing T_15_14.sp4_r_v_b_34 <X> T_15_14.lc_trk_g2_2
 (27 9)  (789 233)  (789 233)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 233)  (790 233)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 233)  (791 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (799 233)  (799 233)  LC_4 Logic Functioning bit
 (39 9)  (801 233)  (801 233)  LC_4 Logic Functioning bit
 (40 9)  (802 233)  (802 233)  LC_4 Logic Functioning bit
 (42 9)  (804 233)  (804 233)  LC_4 Logic Functioning bit
 (12 10)  (774 234)  (774 234)  routing T_15_14.sp4_h_r_5 <X> T_15_14.sp4_h_l_45
 (17 10)  (779 234)  (779 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (784 234)  (784 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (785 234)  (785 234)  routing T_15_14.sp4_v_b_47 <X> T_15_14.lc_trk_g2_7
 (24 10)  (786 234)  (786 234)  routing T_15_14.sp4_v_b_47 <X> T_15_14.lc_trk_g2_7
 (26 10)  (788 234)  (788 234)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 234)  (791 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 234)  (792 234)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 234)  (793 234)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 234)  (796 234)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 234)  (798 234)  LC_5 Logic Functioning bit
 (43 10)  (805 234)  (805 234)  LC_5 Logic Functioning bit
 (50 10)  (812 234)  (812 234)  Cascade bit: LH_LC05_inmux02_5

 (13 11)  (775 235)  (775 235)  routing T_15_14.sp4_h_r_5 <X> T_15_14.sp4_h_l_45
 (16 11)  (778 235)  (778 235)  routing T_15_14.sp12_v_b_12 <X> T_15_14.lc_trk_g2_4
 (17 11)  (779 235)  (779 235)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (26 11)  (788 235)  (788 235)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 235)  (789 235)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 235)  (791 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 235)  (793 235)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (37 11)  (799 235)  (799 235)  LC_5 Logic Functioning bit
 (42 11)  (804 235)  (804 235)  LC_5 Logic Functioning bit
 (43 11)  (805 235)  (805 235)  LC_5 Logic Functioning bit
 (14 12)  (776 236)  (776 236)  routing T_15_14.wire_logic_cluster/lc_0/out <X> T_15_14.lc_trk_g3_0
 (27 12)  (789 236)  (789 236)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 236)  (792 236)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 236)  (796 236)  routing T_15_14.lc_trk_g1_0 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 236)  (799 236)  LC_6 Logic Functioning bit
 (39 12)  (801 236)  (801 236)  LC_6 Logic Functioning bit
 (40 12)  (802 236)  (802 236)  LC_6 Logic Functioning bit
 (41 12)  (803 236)  (803 236)  LC_6 Logic Functioning bit
 (42 12)  (804 236)  (804 236)  LC_6 Logic Functioning bit
 (17 13)  (779 237)  (779 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (27 13)  (789 237)  (789 237)  routing T_15_14.lc_trk_g1_1 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 237)  (791 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 237)  (794 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (797 237)  (797 237)  routing T_15_14.lc_trk_g0_2 <X> T_15_14.input_2_6
 (37 13)  (799 237)  (799 237)  LC_6 Logic Functioning bit
 (38 13)  (800 237)  (800 237)  LC_6 Logic Functioning bit
 (39 13)  (801 237)  (801 237)  LC_6 Logic Functioning bit
 (40 13)  (802 237)  (802 237)  LC_6 Logic Functioning bit
 (41 13)  (803 237)  (803 237)  LC_6 Logic Functioning bit
 (42 13)  (804 237)  (804 237)  LC_6 Logic Functioning bit
 (16 14)  (778 238)  (778 238)  routing T_15_14.sp4_v_t_16 <X> T_15_14.lc_trk_g3_5
 (17 14)  (779 238)  (779 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (780 238)  (780 238)  routing T_15_14.sp4_v_t_16 <X> T_15_14.lc_trk_g3_5
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 238)  (792 238)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 238)  (793 238)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 238)  (796 238)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (40 14)  (802 238)  (802 238)  LC_7 Logic Functioning bit
 (42 14)  (804 238)  (804 238)  LC_7 Logic Functioning bit
 (30 15)  (792 239)  (792 239)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (40 15)  (802 239)  (802 239)  LC_7 Logic Functioning bit
 (42 15)  (804 239)  (804 239)  LC_7 Logic Functioning bit


LogicTile_16_14

 (0 0)  (816 224)  (816 224)  Negative Clock bit

 (17 0)  (833 224)  (833 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 0)  (841 224)  (841 224)  routing T_16_14.sp4_v_b_2 <X> T_16_14.lc_trk_g0_2
 (26 0)  (842 224)  (842 224)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 224)  (845 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 224)  (848 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 224)  (849 224)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 224)  (850 224)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 224)  (852 224)  LC_0 Logic Functioning bit
 (38 0)  (854 224)  (854 224)  LC_0 Logic Functioning bit
 (41 0)  (857 224)  (857 224)  LC_0 Logic Functioning bit
 (43 0)  (859 224)  (859 224)  LC_0 Logic Functioning bit
 (45 0)  (861 224)  (861 224)  LC_0 Logic Functioning bit
 (46 0)  (862 224)  (862 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (838 225)  (838 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (839 225)  (839 225)  routing T_16_14.sp4_v_b_2 <X> T_16_14.lc_trk_g0_2
 (27 1)  (843 225)  (843 225)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 225)  (844 225)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 225)  (845 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 225)  (847 225)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 225)  (853 225)  LC_0 Logic Functioning bit
 (39 1)  (855 225)  (855 225)  LC_0 Logic Functioning bit
 (41 1)  (857 225)  (857 225)  LC_0 Logic Functioning bit
 (43 1)  (859 225)  (859 225)  LC_0 Logic Functioning bit
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (816 227)  (816 227)  routing T_16_14.glb_netwk_1 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 4)  (817 228)  (817 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (816 229)  (816 229)  routing T_16_14.glb_netwk_3 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (27 6)  (843 230)  (843 230)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 230)  (844 230)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 230)  (845 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 230)  (848 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 230)  (852 230)  LC_3 Logic Functioning bit
 (38 6)  (854 230)  (854 230)  LC_3 Logic Functioning bit
 (45 6)  (861 230)  (861 230)  LC_3 Logic Functioning bit
 (48 6)  (864 230)  (864 230)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (26 7)  (842 231)  (842 231)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 231)  (843 231)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 231)  (844 231)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 231)  (846 231)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 231)  (847 231)  routing T_16_14.lc_trk_g0_2 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 231)  (852 231)  LC_3 Logic Functioning bit
 (37 7)  (853 231)  (853 231)  LC_3 Logic Functioning bit
 (38 7)  (854 231)  (854 231)  LC_3 Logic Functioning bit
 (39 7)  (855 231)  (855 231)  LC_3 Logic Functioning bit
 (41 7)  (857 231)  (857 231)  LC_3 Logic Functioning bit
 (43 7)  (859 231)  (859 231)  LC_3 Logic Functioning bit
 (12 8)  (828 232)  (828 232)  routing T_16_14.sp4_v_b_2 <X> T_16_14.sp4_h_r_8
 (11 9)  (827 233)  (827 233)  routing T_16_14.sp4_v_b_2 <X> T_16_14.sp4_h_r_8
 (13 9)  (829 233)  (829 233)  routing T_16_14.sp4_v_b_2 <X> T_16_14.sp4_h_r_8
 (22 12)  (838 236)  (838 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (22 13)  (838 237)  (838 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 237)  (841 237)  routing T_16_14.sp4_r_v_b_42 <X> T_16_14.lc_trk_g3_2
 (0 14)  (816 238)  (816 238)  routing T_16_14.glb_netwk_4 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 238)  (817 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 238)  (833 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (834 239)  (834 239)  routing T_16_14.sp4_r_v_b_45 <X> T_16_14.lc_trk_g3_5


LogicTile_17_14

 (11 0)  (885 224)  (885 224)  routing T_17_14.sp4_h_l_45 <X> T_17_14.sp4_v_b_2
 (13 0)  (887 224)  (887 224)  routing T_17_14.sp4_h_l_45 <X> T_17_14.sp4_v_b_2
 (22 0)  (896 224)  (896 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (897 224)  (897 224)  routing T_17_14.sp4_v_b_19 <X> T_17_14.lc_trk_g0_3
 (24 0)  (898 224)  (898 224)  routing T_17_14.sp4_v_b_19 <X> T_17_14.lc_trk_g0_3
 (28 0)  (902 224)  (902 224)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 224)  (903 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 224)  (904 224)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 224)  (905 224)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 224)  (907 224)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 224)  (908 224)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 224)  (910 224)  LC_0 Logic Functioning bit
 (37 0)  (911 224)  (911 224)  LC_0 Logic Functioning bit
 (38 0)  (912 224)  (912 224)  LC_0 Logic Functioning bit
 (39 0)  (913 224)  (913 224)  LC_0 Logic Functioning bit
 (41 0)  (915 224)  (915 224)  LC_0 Logic Functioning bit
 (43 0)  (917 224)  (917 224)  LC_0 Logic Functioning bit
 (45 0)  (919 224)  (919 224)  LC_0 Logic Functioning bit
 (48 0)  (922 224)  (922 224)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (12 1)  (886 225)  (886 225)  routing T_17_14.sp4_h_l_45 <X> T_17_14.sp4_v_b_2
 (26 1)  (900 225)  (900 225)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 225)  (901 225)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 225)  (902 225)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 225)  (903 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 225)  (904 225)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (37 1)  (911 225)  (911 225)  LC_0 Logic Functioning bit
 (39 1)  (913 225)  (913 225)  LC_0 Logic Functioning bit
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (14 3)  (888 227)  (888 227)  routing T_17_14.sp4_r_v_b_28 <X> T_17_14.lc_trk_g0_4
 (17 3)  (891 227)  (891 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (4 4)  (878 228)  (878 228)  routing T_17_14.sp4_h_l_44 <X> T_17_14.sp4_v_b_3
 (6 4)  (880 228)  (880 228)  routing T_17_14.sp4_h_l_44 <X> T_17_14.sp4_v_b_3
 (0 5)  (874 229)  (874 229)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (5 5)  (879 229)  (879 229)  routing T_17_14.sp4_h_l_44 <X> T_17_14.sp4_v_b_3
 (15 6)  (889 230)  (889 230)  routing T_17_14.sp4_h_r_21 <X> T_17_14.lc_trk_g1_5
 (16 6)  (890 230)  (890 230)  routing T_17_14.sp4_h_r_21 <X> T_17_14.lc_trk_g1_5
 (17 6)  (891 230)  (891 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (892 230)  (892 230)  routing T_17_14.sp4_h_r_21 <X> T_17_14.lc_trk_g1_5
 (18 7)  (892 231)  (892 231)  routing T_17_14.sp4_h_r_21 <X> T_17_14.lc_trk_g1_5
 (11 8)  (885 232)  (885 232)  routing T_17_14.sp4_v_t_40 <X> T_17_14.sp4_v_b_8
 (26 8)  (900 232)  (900 232)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 232)  (902 232)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 232)  (903 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 232)  (904 232)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 232)  (905 232)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 232)  (906 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 232)  (907 232)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 232)  (910 232)  LC_4 Logic Functioning bit
 (38 8)  (912 232)  (912 232)  LC_4 Logic Functioning bit
 (45 8)  (919 232)  (919 232)  LC_4 Logic Functioning bit
 (4 9)  (878 233)  (878 233)  routing T_17_14.sp4_v_t_36 <X> T_17_14.sp4_h_r_6
 (12 9)  (886 233)  (886 233)  routing T_17_14.sp4_v_t_40 <X> T_17_14.sp4_v_b_8
 (29 9)  (903 233)  (903 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 233)  (904 233)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 233)  (910 233)  LC_4 Logic Functioning bit
 (37 9)  (911 233)  (911 233)  LC_4 Logic Functioning bit
 (38 9)  (912 233)  (912 233)  LC_4 Logic Functioning bit
 (39 9)  (913 233)  (913 233)  LC_4 Logic Functioning bit
 (40 9)  (914 233)  (914 233)  LC_4 Logic Functioning bit
 (42 9)  (916 233)  (916 233)  LC_4 Logic Functioning bit
 (52 9)  (926 233)  (926 233)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (9 10)  (883 234)  (883 234)  routing T_17_14.sp4_v_b_7 <X> T_17_14.sp4_h_l_42
 (15 10)  (889 234)  (889 234)  routing T_17_14.sp4_v_t_32 <X> T_17_14.lc_trk_g2_5
 (16 10)  (890 234)  (890 234)  routing T_17_14.sp4_v_t_32 <X> T_17_14.lc_trk_g2_5
 (17 10)  (891 234)  (891 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (896 234)  (896 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (895 237)  (895 237)  routing T_17_14.sp4_r_v_b_43 <X> T_17_14.lc_trk_g3_3
 (0 14)  (874 238)  (874 238)  routing T_17_14.glb_netwk_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (905 238)  (905 238)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 238)  (908 238)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 238)  (909 238)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.input_2_7
 (36 14)  (910 238)  (910 238)  LC_7 Logic Functioning bit
 (37 14)  (911 238)  (911 238)  LC_7 Logic Functioning bit
 (38 14)  (912 238)  (912 238)  LC_7 Logic Functioning bit
 (41 14)  (915 238)  (915 238)  LC_7 Logic Functioning bit
 (45 14)  (919 238)  (919 238)  LC_7 Logic Functioning bit
 (14 15)  (888 239)  (888 239)  routing T_17_14.sp4_r_v_b_44 <X> T_17_14.lc_trk_g3_4
 (17 15)  (891 239)  (891 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (900 239)  (900 239)  routing T_17_14.lc_trk_g0_3 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 239)  (903 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (906 239)  (906 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (907 239)  (907 239)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.input_2_7
 (35 15)  (909 239)  (909 239)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.input_2_7
 (36 15)  (910 239)  (910 239)  LC_7 Logic Functioning bit
 (37 15)  (911 239)  (911 239)  LC_7 Logic Functioning bit
 (39 15)  (913 239)  (913 239)  LC_7 Logic Functioning bit
 (40 15)  (914 239)  (914 239)  LC_7 Logic Functioning bit
 (48 15)  (922 239)  (922 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_14

 (21 0)  (949 224)  (949 224)  routing T_18_14.sp4_h_r_19 <X> T_18_14.lc_trk_g0_3
 (22 0)  (950 224)  (950 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (951 224)  (951 224)  routing T_18_14.sp4_h_r_19 <X> T_18_14.lc_trk_g0_3
 (24 0)  (952 224)  (952 224)  routing T_18_14.sp4_h_r_19 <X> T_18_14.lc_trk_g0_3
 (28 0)  (956 224)  (956 224)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 224)  (957 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 224)  (958 224)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 224)  (960 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (964 224)  (964 224)  LC_0 Logic Functioning bit
 (37 0)  (965 224)  (965 224)  LC_0 Logic Functioning bit
 (38 0)  (966 224)  (966 224)  LC_0 Logic Functioning bit
 (39 0)  (967 224)  (967 224)  LC_0 Logic Functioning bit
 (41 0)  (969 224)  (969 224)  LC_0 Logic Functioning bit
 (43 0)  (971 224)  (971 224)  LC_0 Logic Functioning bit
 (45 0)  (973 224)  (973 224)  LC_0 Logic Functioning bit
 (48 0)  (976 224)  (976 224)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (21 1)  (949 225)  (949 225)  routing T_18_14.sp4_h_r_19 <X> T_18_14.lc_trk_g0_3
 (26 1)  (954 225)  (954 225)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 225)  (955 225)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 225)  (956 225)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 225)  (957 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 225)  (958 225)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 225)  (959 225)  routing T_18_14.lc_trk_g0_3 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (37 1)  (965 225)  (965 225)  LC_0 Logic Functioning bit
 (39 1)  (967 225)  (967 225)  LC_0 Logic Functioning bit
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_7 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 229)  (928 229)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (22 10)  (950 234)  (950 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (951 234)  (951 234)  routing T_18_14.sp12_v_b_23 <X> T_18_14.lc_trk_g2_7
 (21 11)  (949 235)  (949 235)  routing T_18_14.sp12_v_b_23 <X> T_18_14.lc_trk_g2_7
 (21 12)  (949 236)  (949 236)  routing T_18_14.sp12_v_t_0 <X> T_18_14.lc_trk_g3_3
 (22 12)  (950 236)  (950 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (952 236)  (952 236)  routing T_18_14.sp12_v_t_0 <X> T_18_14.lc_trk_g3_3
 (21 13)  (949 237)  (949 237)  routing T_18_14.sp12_v_t_0 <X> T_18_14.lc_trk_g3_3
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_14

 (19 6)  (1055 230)  (1055 230)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_26_14

 (14 0)  (1362 224)  (1362 224)  routing T_26_14.sp12_h_r_0 <X> T_26_14.lc_trk_g0_0
 (14 1)  (1362 225)  (1362 225)  routing T_26_14.sp12_h_r_0 <X> T_26_14.lc_trk_g0_0
 (15 1)  (1363 225)  (1363 225)  routing T_26_14.sp12_h_r_0 <X> T_26_14.lc_trk_g0_0
 (17 1)  (1365 225)  (1365 225)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (0 2)  (1348 226)  (1348 226)  routing T_26_14.glb_netwk_7 <X> T_26_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 226)  (1349 226)  routing T_26_14.glb_netwk_7 <X> T_26_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 226)  (1350 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (29 2)  (1377 226)  (1377 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1379 226)  (1379 226)  routing T_26_14.lc_trk_g3_7 <X> T_26_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1380 226)  (1380 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1381 226)  (1381 226)  routing T_26_14.lc_trk_g3_7 <X> T_26_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (1382 226)  (1382 226)  routing T_26_14.lc_trk_g3_7 <X> T_26_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (1384 226)  (1384 226)  LC_1 Logic Functioning bit
 (38 2)  (1386 226)  (1386 226)  LC_1 Logic Functioning bit
 (41 2)  (1389 226)  (1389 226)  LC_1 Logic Functioning bit
 (43 2)  (1391 226)  (1391 226)  LC_1 Logic Functioning bit
 (45 2)  (1393 226)  (1393 226)  LC_1 Logic Functioning bit
 (52 2)  (1400 226)  (1400 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (1348 227)  (1348 227)  routing T_26_14.glb_netwk_7 <X> T_26_14.wire_logic_cluster/lc_7/clk
 (27 3)  (1375 227)  (1375 227)  routing T_26_14.lc_trk_g3_0 <X> T_26_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (1376 227)  (1376 227)  routing T_26_14.lc_trk_g3_0 <X> T_26_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1377 227)  (1377 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1379 227)  (1379 227)  routing T_26_14.lc_trk_g3_7 <X> T_26_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (1385 227)  (1385 227)  LC_1 Logic Functioning bit
 (39 3)  (1387 227)  (1387 227)  LC_1 Logic Functioning bit
 (41 3)  (1389 227)  (1389 227)  LC_1 Logic Functioning bit
 (43 3)  (1391 227)  (1391 227)  LC_1 Logic Functioning bit
 (1 4)  (1349 228)  (1349 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1348 229)  (1348 229)  routing T_26_14.glb_netwk_3 <X> T_26_14.wire_logic_cluster/lc_7/cen
 (16 13)  (1364 237)  (1364 237)  routing T_26_14.sp12_v_b_8 <X> T_26_14.lc_trk_g3_0
 (17 13)  (1365 237)  (1365 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (1348 238)  (1348 238)  routing T_26_14.glb_netwk_4 <X> T_26_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1349 238)  (1349 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1369 238)  (1369 238)  routing T_26_14.sp4_v_t_26 <X> T_26_14.lc_trk_g3_7
 (22 14)  (1370 238)  (1370 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1371 238)  (1371 238)  routing T_26_14.sp4_v_t_26 <X> T_26_14.lc_trk_g3_7
 (21 15)  (1369 239)  (1369 239)  routing T_26_14.sp4_v_t_26 <X> T_26_14.lc_trk_g3_7


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 233)  (1743 233)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_6_13

 (3 4)  (291 212)  (291 212)  routing T_6_13.sp12_v_t_23 <X> T_6_13.sp12_h_r_0


RAM_Tile_8_13

 (10 0)  (406 208)  (406 208)  routing T_8_13.sp4_v_t_45 <X> T_8_13.sp4_h_r_1
 (3 4)  (399 212)  (399 212)  routing T_8_13.sp12_v_t_23 <X> T_8_13.sp12_h_r_0


LogicTile_9_13

 (14 3)  (452 211)  (452 211)  routing T_9_13.top_op_4 <X> T_9_13.lc_trk_g0_4
 (15 3)  (453 211)  (453 211)  routing T_9_13.top_op_4 <X> T_9_13.lc_trk_g0_4
 (17 3)  (455 211)  (455 211)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 7)  (460 215)  (460 215)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (462 215)  (462 215)  routing T_9_13.bot_op_6 <X> T_9_13.lc_trk_g1_6
 (27 8)  (465 216)  (465 216)  routing T_9_13.lc_trk_g1_6 <X> T_9_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 216)  (467 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 216)  (468 216)  routing T_9_13.lc_trk_g1_6 <X> T_9_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 216)  (469 216)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 216)  (470 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 216)  (471 216)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 216)  (474 216)  LC_4 Logic Functioning bit
 (37 8)  (475 216)  (475 216)  LC_4 Logic Functioning bit
 (38 8)  (476 216)  (476 216)  LC_4 Logic Functioning bit
 (39 8)  (477 216)  (477 216)  LC_4 Logic Functioning bit
 (40 8)  (478 216)  (478 216)  LC_4 Logic Functioning bit
 (42 8)  (480 216)  (480 216)  LC_4 Logic Functioning bit
 (22 9)  (460 217)  (460 217)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (462 217)  (462 217)  routing T_9_13.tnr_op_2 <X> T_9_13.lc_trk_g2_2
 (30 9)  (468 217)  (468 217)  routing T_9_13.lc_trk_g1_6 <X> T_9_13.wire_logic_cluster/lc_4/in_1
 (36 9)  (474 217)  (474 217)  LC_4 Logic Functioning bit
 (37 9)  (475 217)  (475 217)  LC_4 Logic Functioning bit
 (38 9)  (476 217)  (476 217)  LC_4 Logic Functioning bit
 (39 9)  (477 217)  (477 217)  LC_4 Logic Functioning bit
 (40 9)  (478 217)  (478 217)  LC_4 Logic Functioning bit
 (42 9)  (480 217)  (480 217)  LC_4 Logic Functioning bit
 (15 10)  (453 218)  (453 218)  routing T_9_13.tnr_op_5 <X> T_9_13.lc_trk_g2_5
 (17 10)  (455 218)  (455 218)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (10 12)  (448 220)  (448 220)  routing T_9_13.sp4_v_t_40 <X> T_9_13.sp4_h_r_10
 (26 14)  (464 222)  (464 222)  routing T_9_13.lc_trk_g1_6 <X> T_9_13.wire_logic_cluster/lc_7/in_0
 (28 14)  (466 222)  (466 222)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 222)  (467 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 222)  (469 222)  routing T_9_13.lc_trk_g0_4 <X> T_9_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 222)  (470 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (473 222)  (473 222)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.input_2_7
 (36 14)  (474 222)  (474 222)  LC_7 Logic Functioning bit
 (40 14)  (478 222)  (478 222)  LC_7 Logic Functioning bit
 (42 14)  (480 222)  (480 222)  LC_7 Logic Functioning bit
 (43 14)  (481 222)  (481 222)  LC_7 Logic Functioning bit
 (51 14)  (489 222)  (489 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (464 223)  (464 223)  routing T_9_13.lc_trk_g1_6 <X> T_9_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 223)  (465 223)  routing T_9_13.lc_trk_g1_6 <X> T_9_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 223)  (467 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 223)  (468 223)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 223)  (470 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (471 223)  (471 223)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.input_2_7
 (36 15)  (474 223)  (474 223)  LC_7 Logic Functioning bit
 (38 15)  (476 223)  (476 223)  LC_7 Logic Functioning bit
 (40 15)  (478 223)  (478 223)  LC_7 Logic Functioning bit
 (41 15)  (479 223)  (479 223)  LC_7 Logic Functioning bit
 (42 15)  (480 223)  (480 223)  LC_7 Logic Functioning bit
 (43 15)  (481 223)  (481 223)  LC_7 Logic Functioning bit


LogicTile_10_13

 (0 2)  (492 210)  (492 210)  routing T_10_13.glb_netwk_6 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (1 2)  (493 210)  (493 210)  routing T_10_13.glb_netwk_6 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (494 210)  (494 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (506 211)  (506 211)  routing T_10_13.sp4_r_v_b_28 <X> T_10_13.lc_trk_g0_4
 (17 3)  (509 211)  (509 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (15 6)  (507 214)  (507 214)  routing T_10_13.top_op_5 <X> T_10_13.lc_trk_g1_5
 (17 6)  (509 214)  (509 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (510 215)  (510 215)  routing T_10_13.top_op_5 <X> T_10_13.lc_trk_g1_5
 (21 10)  (513 218)  (513 218)  routing T_10_13.wire_logic_cluster/lc_7/out <X> T_10_13.lc_trk_g2_7
 (22 10)  (514 218)  (514 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (0 14)  (492 222)  (492 222)  routing T_10_13.glb_netwk_4 <X> T_10_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 222)  (493 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (518 222)  (518 222)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 222)  (521 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 222)  (522 222)  routing T_10_13.lc_trk_g0_4 <X> T_10_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 222)  (523 222)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 222)  (524 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 222)  (526 222)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 222)  (527 222)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.input_2_7
 (37 14)  (529 222)  (529 222)  LC_7 Logic Functioning bit
 (45 14)  (537 222)  (537 222)  LC_7 Logic Functioning bit
 (15 15)  (507 223)  (507 223)  routing T_10_13.sp4_v_t_33 <X> T_10_13.lc_trk_g3_4
 (16 15)  (508 223)  (508 223)  routing T_10_13.sp4_v_t_33 <X> T_10_13.lc_trk_g3_4
 (17 15)  (509 223)  (509 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (19 15)  (511 223)  (511 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (27 15)  (519 223)  (519 223)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 223)  (520 223)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 223)  (521 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (524 223)  (524 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (525 223)  (525 223)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.input_2_7
 (35 15)  (527 223)  (527 223)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.input_2_7
 (36 15)  (528 223)  (528 223)  LC_7 Logic Functioning bit
 (37 15)  (529 223)  (529 223)  LC_7 Logic Functioning bit
 (39 15)  (531 223)  (531 223)  LC_7 Logic Functioning bit
 (52 15)  (544 223)  (544 223)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_11_13

 (0 0)  (546 208)  (546 208)  Negative Clock bit

 (26 0)  (572 208)  (572 208)  routing T_11_13.lc_trk_g0_6 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 208)  (574 208)  routing T_11_13.lc_trk_g2_1 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 208)  (575 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 208)  (580 208)  routing T_11_13.lc_trk_g1_0 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 208)  (581 208)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.input_2_0
 (36 0)  (582 208)  (582 208)  LC_0 Logic Functioning bit
 (37 0)  (583 208)  (583 208)  LC_0 Logic Functioning bit
 (39 0)  (585 208)  (585 208)  LC_0 Logic Functioning bit
 (43 0)  (589 208)  (589 208)  LC_0 Logic Functioning bit
 (45 0)  (591 208)  (591 208)  LC_0 Logic Functioning bit
 (26 1)  (572 209)  (572 209)  routing T_11_13.lc_trk_g0_6 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 209)  (575 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 209)  (578 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (579 209)  (579 209)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.input_2_0
 (37 1)  (583 209)  (583 209)  LC_0 Logic Functioning bit
 (39 1)  (585 209)  (585 209)  LC_0 Logic Functioning bit
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (573 210)  (573 210)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 210)  (575 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 210)  (576 210)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 210)  (577 210)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 210)  (578 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 210)  (579 210)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 210)  (580 210)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (40 2)  (586 210)  (586 210)  LC_1 Logic Functioning bit
 (42 2)  (588 210)  (588 210)  LC_1 Logic Functioning bit
 (0 3)  (546 211)  (546 211)  routing T_11_13.glb_netwk_1 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (22 3)  (568 211)  (568 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (569 211)  (569 211)  routing T_11_13.sp4_v_b_22 <X> T_11_13.lc_trk_g0_6
 (24 3)  (570 211)  (570 211)  routing T_11_13.sp4_v_b_22 <X> T_11_13.lc_trk_g0_6
 (26 3)  (572 211)  (572 211)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 211)  (573 211)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 211)  (574 211)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 211)  (575 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 211)  (576 211)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (14 4)  (560 212)  (560 212)  routing T_11_13.wire_logic_cluster/lc_0/out <X> T_11_13.lc_trk_g1_0
 (17 5)  (563 213)  (563 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 6)  (567 214)  (567 214)  routing T_11_13.lft_op_7 <X> T_11_13.lc_trk_g1_7
 (22 6)  (568 214)  (568 214)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (570 214)  (570 214)  routing T_11_13.lft_op_7 <X> T_11_13.lc_trk_g1_7
 (15 8)  (561 216)  (561 216)  routing T_11_13.sp4_v_t_28 <X> T_11_13.lc_trk_g2_1
 (16 8)  (562 216)  (562 216)  routing T_11_13.sp4_v_t_28 <X> T_11_13.lc_trk_g2_1
 (17 8)  (563 216)  (563 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (14 11)  (560 219)  (560 219)  routing T_11_13.sp4_h_l_17 <X> T_11_13.lc_trk_g2_4
 (15 11)  (561 219)  (561 219)  routing T_11_13.sp4_h_l_17 <X> T_11_13.lc_trk_g2_4
 (16 11)  (562 219)  (562 219)  routing T_11_13.sp4_h_l_17 <X> T_11_13.lc_trk_g2_4
 (17 11)  (563 219)  (563 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (25 12)  (571 220)  (571 220)  routing T_11_13.sp4_h_r_34 <X> T_11_13.lc_trk_g3_2
 (22 13)  (568 221)  (568 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (569 221)  (569 221)  routing T_11_13.sp4_h_r_34 <X> T_11_13.lc_trk_g3_2
 (24 13)  (570 221)  (570 221)  routing T_11_13.sp4_h_r_34 <X> T_11_13.lc_trk_g3_2
 (0 14)  (546 222)  (546 222)  routing T_11_13.glb_netwk_4 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 222)  (547 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (561 222)  (561 222)  routing T_11_13.sp4_v_t_32 <X> T_11_13.lc_trk_g3_5
 (16 14)  (562 222)  (562 222)  routing T_11_13.sp4_v_t_32 <X> T_11_13.lc_trk_g3_5
 (17 14)  (563 222)  (563 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_12_13

 (9 0)  (609 208)  (609 208)  routing T_12_13.sp4_v_t_36 <X> T_12_13.sp4_h_r_1
 (14 0)  (614 208)  (614 208)  routing T_12_13.lft_op_0 <X> T_12_13.lc_trk_g0_0
 (27 0)  (627 208)  (627 208)  routing T_12_13.lc_trk_g1_0 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 208)  (631 208)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 208)  (633 208)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (38 0)  (638 208)  (638 208)  LC_0 Logic Functioning bit
 (8 1)  (608 209)  (608 209)  routing T_12_13.sp4_h_l_36 <X> T_12_13.sp4_v_b_1
 (9 1)  (609 209)  (609 209)  routing T_12_13.sp4_h_l_36 <X> T_12_13.sp4_v_b_1
 (15 1)  (615 209)  (615 209)  routing T_12_13.lft_op_0 <X> T_12_13.lc_trk_g0_0
 (17 1)  (617 209)  (617 209)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (626 209)  (626 209)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 209)  (628 209)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 209)  (629 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 209)  (632 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (634 209)  (634 209)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.input_2_0
 (38 1)  (638 209)  (638 209)  LC_0 Logic Functioning bit
 (39 1)  (639 209)  (639 209)  LC_0 Logic Functioning bit
 (0 2)  (600 210)  (600 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (1 2)  (601 210)  (601 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 210)  (614 210)  routing T_12_13.wire_logic_cluster/lc_4/out <X> T_12_13.lc_trk_g0_4
 (15 2)  (615 210)  (615 210)  routing T_12_13.bot_op_5 <X> T_12_13.lc_trk_g0_5
 (17 2)  (617 210)  (617 210)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (621 210)  (621 210)  routing T_12_13.bnr_op_7 <X> T_12_13.lc_trk_g0_7
 (22 2)  (622 210)  (622 210)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (626 210)  (626 210)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 210)  (627 210)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 210)  (629 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 210)  (630 210)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 210)  (631 210)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 210)  (633 210)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 210)  (636 210)  LC_1 Logic Functioning bit
 (37 2)  (637 210)  (637 210)  LC_1 Logic Functioning bit
 (42 2)  (642 210)  (642 210)  LC_1 Logic Functioning bit
 (43 2)  (643 210)  (643 210)  LC_1 Logic Functioning bit
 (50 2)  (650 210)  (650 210)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (617 211)  (617 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (621 211)  (621 211)  routing T_12_13.bnr_op_7 <X> T_12_13.lc_trk_g0_7
 (26 3)  (626 211)  (626 211)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 211)  (627 211)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 211)  (629 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 211)  (636 211)  LC_1 Logic Functioning bit
 (37 3)  (637 211)  (637 211)  LC_1 Logic Functioning bit
 (40 3)  (640 211)  (640 211)  LC_1 Logic Functioning bit
 (42 3)  (642 211)  (642 211)  LC_1 Logic Functioning bit
 (43 3)  (643 211)  (643 211)  LC_1 Logic Functioning bit
 (14 4)  (614 212)  (614 212)  routing T_12_13.sp4_v_b_8 <X> T_12_13.lc_trk_g1_0
 (17 4)  (617 212)  (617 212)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (618 212)  (618 212)  routing T_12_13.bnr_op_1 <X> T_12_13.lc_trk_g1_1
 (25 4)  (625 212)  (625 212)  routing T_12_13.sp4_h_r_10 <X> T_12_13.lc_trk_g1_2
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 212)  (630 212)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 212)  (634 212)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 212)  (635 212)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.input_2_2
 (36 4)  (636 212)  (636 212)  LC_2 Logic Functioning bit
 (14 5)  (614 213)  (614 213)  routing T_12_13.sp4_v_b_8 <X> T_12_13.lc_trk_g1_0
 (16 5)  (616 213)  (616 213)  routing T_12_13.sp4_v_b_8 <X> T_12_13.lc_trk_g1_0
 (17 5)  (617 213)  (617 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (18 5)  (618 213)  (618 213)  routing T_12_13.bnr_op_1 <X> T_12_13.lc_trk_g1_1
 (22 5)  (622 213)  (622 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (623 213)  (623 213)  routing T_12_13.sp4_h_r_10 <X> T_12_13.lc_trk_g1_2
 (24 5)  (624 213)  (624 213)  routing T_12_13.sp4_h_r_10 <X> T_12_13.lc_trk_g1_2
 (27 5)  (627 213)  (627 213)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 213)  (628 213)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 213)  (629 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 213)  (631 213)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 213)  (632 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (633 213)  (633 213)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.input_2_2
 (35 5)  (635 213)  (635 213)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.input_2_2
 (17 6)  (617 214)  (617 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (29 6)  (629 214)  (629 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 214)  (631 214)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 214)  (633 214)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 214)  (634 214)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 214)  (636 214)  LC_3 Logic Functioning bit
 (37 6)  (637 214)  (637 214)  LC_3 Logic Functioning bit
 (38 6)  (638 214)  (638 214)  LC_3 Logic Functioning bit
 (42 6)  (642 214)  (642 214)  LC_3 Logic Functioning bit
 (43 6)  (643 214)  (643 214)  LC_3 Logic Functioning bit
 (50 6)  (650 214)  (650 214)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (614 215)  (614 215)  routing T_12_13.sp4_h_r_4 <X> T_12_13.lc_trk_g1_4
 (15 7)  (615 215)  (615 215)  routing T_12_13.sp4_h_r_4 <X> T_12_13.lc_trk_g1_4
 (16 7)  (616 215)  (616 215)  routing T_12_13.sp4_h_r_4 <X> T_12_13.lc_trk_g1_4
 (17 7)  (617 215)  (617 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (618 215)  (618 215)  routing T_12_13.sp4_r_v_b_29 <X> T_12_13.lc_trk_g1_5
 (22 7)  (622 215)  (622 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (623 215)  (623 215)  routing T_12_13.sp4_h_r_6 <X> T_12_13.lc_trk_g1_6
 (24 7)  (624 215)  (624 215)  routing T_12_13.sp4_h_r_6 <X> T_12_13.lc_trk_g1_6
 (25 7)  (625 215)  (625 215)  routing T_12_13.sp4_h_r_6 <X> T_12_13.lc_trk_g1_6
 (26 7)  (626 215)  (626 215)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 215)  (627 215)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 215)  (629 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 215)  (631 215)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 215)  (636 215)  LC_3 Logic Functioning bit
 (37 7)  (637 215)  (637 215)  LC_3 Logic Functioning bit
 (42 7)  (642 215)  (642 215)  LC_3 Logic Functioning bit
 (43 7)  (643 215)  (643 215)  LC_3 Logic Functioning bit
 (17 8)  (617 216)  (617 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 216)  (618 216)  routing T_12_13.wire_logic_cluster/lc_1/out <X> T_12_13.lc_trk_g2_1
 (26 8)  (626 216)  (626 216)  routing T_12_13.lc_trk_g0_4 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 216)  (630 216)  routing T_12_13.lc_trk_g0_7 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 216)  (633 216)  routing T_12_13.lc_trk_g2_1 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 216)  (636 216)  LC_4 Logic Functioning bit
 (37 8)  (637 216)  (637 216)  LC_4 Logic Functioning bit
 (43 8)  (643 216)  (643 216)  LC_4 Logic Functioning bit
 (45 8)  (645 216)  (645 216)  LC_4 Logic Functioning bit
 (50 8)  (650 216)  (650 216)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (622 217)  (622 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (623 217)  (623 217)  routing T_12_13.sp4_v_b_42 <X> T_12_13.lc_trk_g2_2
 (24 9)  (624 217)  (624 217)  routing T_12_13.sp4_v_b_42 <X> T_12_13.lc_trk_g2_2
 (29 9)  (629 217)  (629 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 217)  (630 217)  routing T_12_13.lc_trk_g0_7 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 217)  (636 217)  LC_4 Logic Functioning bit
 (37 9)  (637 217)  (637 217)  LC_4 Logic Functioning bit
 (40 9)  (640 217)  (640 217)  LC_4 Logic Functioning bit
 (42 9)  (642 217)  (642 217)  LC_4 Logic Functioning bit
 (43 9)  (643 217)  (643 217)  LC_4 Logic Functioning bit
 (53 9)  (653 217)  (653 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (614 218)  (614 218)  routing T_12_13.rgt_op_4 <X> T_12_13.lc_trk_g2_4
 (17 10)  (617 218)  (617 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 218)  (618 218)  routing T_12_13.wire_logic_cluster/lc_5/out <X> T_12_13.lc_trk_g2_5
 (26 10)  (626 218)  (626 218)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 218)  (627 218)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 218)  (629 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 218)  (630 218)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 218)  (631 218)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 218)  (633 218)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (15 11)  (615 219)  (615 219)  routing T_12_13.rgt_op_4 <X> T_12_13.lc_trk_g2_4
 (17 11)  (617 219)  (617 219)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (622 219)  (622 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (626 219)  (626 219)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 219)  (627 219)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 219)  (628 219)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 219)  (629 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (40 11)  (640 219)  (640 219)  LC_5 Logic Functioning bit
 (42 11)  (642 219)  (642 219)  LC_5 Logic Functioning bit
 (52 11)  (652 219)  (652 219)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (4 12)  (604 220)  (604 220)  routing T_12_13.sp4_v_t_36 <X> T_12_13.sp4_v_b_9
 (6 12)  (606 220)  (606 220)  routing T_12_13.sp4_v_t_36 <X> T_12_13.sp4_v_b_9
 (15 12)  (615 220)  (615 220)  routing T_12_13.sp4_h_r_41 <X> T_12_13.lc_trk_g3_1
 (16 12)  (616 220)  (616 220)  routing T_12_13.sp4_h_r_41 <X> T_12_13.lc_trk_g3_1
 (17 12)  (617 220)  (617 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (618 220)  (618 220)  routing T_12_13.sp4_h_r_41 <X> T_12_13.lc_trk_g3_1
 (27 12)  (627 220)  (627 220)  routing T_12_13.lc_trk_g1_0 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 220)  (631 220)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 220)  (634 220)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (42 12)  (642 220)  (642 220)  LC_6 Logic Functioning bit
 (50 12)  (650 220)  (650 220)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (608 221)  (608 221)  routing T_12_13.sp4_h_r_10 <X> T_12_13.sp4_v_b_10
 (18 13)  (618 221)  (618 221)  routing T_12_13.sp4_h_r_41 <X> T_12_13.lc_trk_g3_1
 (42 13)  (642 221)  (642 221)  LC_6 Logic Functioning bit
 (0 14)  (600 222)  (600 222)  routing T_12_13.glb_netwk_4 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 222)  (601 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (621 222)  (621 222)  routing T_12_13.sp4_v_t_26 <X> T_12_13.lc_trk_g3_7
 (22 14)  (622 222)  (622 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (623 222)  (623 222)  routing T_12_13.sp4_v_t_26 <X> T_12_13.lc_trk_g3_7
 (25 14)  (625 222)  (625 222)  routing T_12_13.sp4_v_b_38 <X> T_12_13.lc_trk_g3_6
 (26 14)  (626 222)  (626 222)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 222)  (627 222)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 222)  (629 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 222)  (630 222)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 222)  (631 222)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 222)  (632 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 222)  (633 222)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 222)  (636 222)  LC_7 Logic Functioning bit
 (37 14)  (637 222)  (637 222)  LC_7 Logic Functioning bit
 (42 14)  (642 222)  (642 222)  LC_7 Logic Functioning bit
 (43 14)  (643 222)  (643 222)  LC_7 Logic Functioning bit
 (50 14)  (650 222)  (650 222)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (621 223)  (621 223)  routing T_12_13.sp4_v_t_26 <X> T_12_13.lc_trk_g3_7
 (22 15)  (622 223)  (622 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (623 223)  (623 223)  routing T_12_13.sp4_v_b_38 <X> T_12_13.lc_trk_g3_6
 (25 15)  (625 223)  (625 223)  routing T_12_13.sp4_v_b_38 <X> T_12_13.lc_trk_g3_6
 (26 15)  (626 223)  (626 223)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 223)  (627 223)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 223)  (629 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (36 15)  (636 223)  (636 223)  LC_7 Logic Functioning bit
 (37 15)  (637 223)  (637 223)  LC_7 Logic Functioning bit
 (40 15)  (640 223)  (640 223)  LC_7 Logic Functioning bit
 (42 15)  (642 223)  (642 223)  LC_7 Logic Functioning bit
 (43 15)  (643 223)  (643 223)  LC_7 Logic Functioning bit


LogicTile_13_13

 (17 0)  (671 208)  (671 208)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 208)  (672 208)  routing T_13_13.wire_logic_cluster/lc_1/out <X> T_13_13.lc_trk_g0_1
 (21 0)  (675 208)  (675 208)  routing T_13_13.sp4_v_b_11 <X> T_13_13.lc_trk_g0_3
 (22 0)  (676 208)  (676 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (677 208)  (677 208)  routing T_13_13.sp4_v_b_11 <X> T_13_13.lc_trk_g0_3
 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 208)  (684 208)  routing T_13_13.lc_trk_g0_5 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 208)  (687 208)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 208)  (688 208)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 208)  (689 208)  routing T_13_13.lc_trk_g0_4 <X> T_13_13.input_2_0
 (36 0)  (690 208)  (690 208)  LC_0 Logic Functioning bit
 (37 0)  (691 208)  (691 208)  LC_0 Logic Functioning bit
 (38 0)  (692 208)  (692 208)  LC_0 Logic Functioning bit
 (39 0)  (693 208)  (693 208)  LC_0 Logic Functioning bit
 (40 0)  (694 208)  (694 208)  LC_0 Logic Functioning bit
 (41 0)  (695 208)  (695 208)  LC_0 Logic Functioning bit
 (42 0)  (696 208)  (696 208)  LC_0 Logic Functioning bit
 (43 0)  (697 208)  (697 208)  LC_0 Logic Functioning bit
 (15 1)  (669 209)  (669 209)  routing T_13_13.sp4_v_t_5 <X> T_13_13.lc_trk_g0_0
 (16 1)  (670 209)  (670 209)  routing T_13_13.sp4_v_t_5 <X> T_13_13.lc_trk_g0_0
 (17 1)  (671 209)  (671 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (675 209)  (675 209)  routing T_13_13.sp4_v_b_11 <X> T_13_13.lc_trk_g0_3
 (27 1)  (681 209)  (681 209)  routing T_13_13.lc_trk_g1_1 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 209)  (683 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 209)  (685 209)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 209)  (686 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (690 209)  (690 209)  LC_0 Logic Functioning bit
 (37 1)  (691 209)  (691 209)  LC_0 Logic Functioning bit
 (38 1)  (692 209)  (692 209)  LC_0 Logic Functioning bit
 (39 1)  (693 209)  (693 209)  LC_0 Logic Functioning bit
 (40 1)  (694 209)  (694 209)  LC_0 Logic Functioning bit
 (41 1)  (695 209)  (695 209)  LC_0 Logic Functioning bit
 (43 1)  (697 209)  (697 209)  LC_0 Logic Functioning bit
 (0 2)  (654 210)  (654 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (655 210)  (655 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (671 210)  (671 210)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (672 210)  (672 210)  routing T_13_13.bnr_op_5 <X> T_13_13.lc_trk_g0_5
 (25 2)  (679 210)  (679 210)  routing T_13_13.wire_logic_cluster/lc_6/out <X> T_13_13.lc_trk_g0_6
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 210)  (687 210)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 210)  (690 210)  LC_1 Logic Functioning bit
 (39 2)  (693 210)  (693 210)  LC_1 Logic Functioning bit
 (40 2)  (694 210)  (694 210)  LC_1 Logic Functioning bit
 (41 2)  (695 210)  (695 210)  LC_1 Logic Functioning bit
 (43 2)  (697 210)  (697 210)  LC_1 Logic Functioning bit
 (45 2)  (699 210)  (699 210)  LC_1 Logic Functioning bit
 (47 2)  (701 210)  (701 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (704 210)  (704 210)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (669 211)  (669 211)  routing T_13_13.bot_op_4 <X> T_13_13.lc_trk_g0_4
 (17 3)  (671 211)  (671 211)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (672 211)  (672 211)  routing T_13_13.bnr_op_5 <X> T_13_13.lc_trk_g0_5
 (22 3)  (676 211)  (676 211)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (29 3)  (683 211)  (683 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 211)  (685 211)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 211)  (691 211)  LC_1 Logic Functioning bit
 (39 3)  (693 211)  (693 211)  LC_1 Logic Functioning bit
 (40 3)  (694 211)  (694 211)  LC_1 Logic Functioning bit
 (41 3)  (695 211)  (695 211)  LC_1 Logic Functioning bit
 (42 3)  (696 211)  (696 211)  LC_1 Logic Functioning bit
 (44 3)  (698 211)  (698 211)  LC_1 Logic Functioning bit
 (4 4)  (658 212)  (658 212)  routing T_13_13.sp4_h_l_38 <X> T_13_13.sp4_v_b_3
 (10 4)  (664 212)  (664 212)  routing T_13_13.sp4_v_t_46 <X> T_13_13.sp4_h_r_4
 (15 4)  (669 212)  (669 212)  routing T_13_13.bot_op_1 <X> T_13_13.lc_trk_g1_1
 (17 4)  (671 212)  (671 212)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (681 212)  (681 212)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 212)  (682 212)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 212)  (685 212)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 212)  (688 212)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 212)  (690 212)  LC_2 Logic Functioning bit
 (37 4)  (691 212)  (691 212)  LC_2 Logic Functioning bit
 (38 4)  (692 212)  (692 212)  LC_2 Logic Functioning bit
 (39 4)  (693 212)  (693 212)  LC_2 Logic Functioning bit
 (40 4)  (694 212)  (694 212)  LC_2 Logic Functioning bit
 (42 4)  (696 212)  (696 212)  LC_2 Logic Functioning bit
 (5 5)  (659 213)  (659 213)  routing T_13_13.sp4_h_l_38 <X> T_13_13.sp4_v_b_3
 (17 5)  (671 213)  (671 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (680 213)  (680 213)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 213)  (682 213)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 213)  (683 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 213)  (690 213)  LC_2 Logic Functioning bit
 (37 5)  (691 213)  (691 213)  LC_2 Logic Functioning bit
 (38 5)  (692 213)  (692 213)  LC_2 Logic Functioning bit
 (39 5)  (693 213)  (693 213)  LC_2 Logic Functioning bit
 (53 5)  (707 213)  (707 213)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (9 6)  (663 214)  (663 214)  routing T_13_13.sp4_h_r_1 <X> T_13_13.sp4_h_l_41
 (10 6)  (664 214)  (664 214)  routing T_13_13.sp4_h_r_1 <X> T_13_13.sp4_h_l_41
 (14 6)  (668 214)  (668 214)  routing T_13_13.wire_logic_cluster/lc_4/out <X> T_13_13.lc_trk_g1_4
 (15 6)  (669 214)  (669 214)  routing T_13_13.lft_op_5 <X> T_13_13.lc_trk_g1_5
 (17 6)  (671 214)  (671 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 214)  (672 214)  routing T_13_13.lft_op_5 <X> T_13_13.lc_trk_g1_5
 (28 6)  (682 214)  (682 214)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 214)  (684 214)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 214)  (685 214)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 214)  (690 214)  LC_3 Logic Functioning bit
 (37 6)  (691 214)  (691 214)  LC_3 Logic Functioning bit
 (38 6)  (692 214)  (692 214)  LC_3 Logic Functioning bit
 (39 6)  (693 214)  (693 214)  LC_3 Logic Functioning bit
 (41 6)  (695 214)  (695 214)  LC_3 Logic Functioning bit
 (43 6)  (697 214)  (697 214)  LC_3 Logic Functioning bit
 (17 7)  (671 215)  (671 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (676 215)  (676 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 7)  (681 215)  (681 215)  routing T_13_13.lc_trk_g1_0 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 215)  (683 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 215)  (685 215)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 215)  (686 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 215)  (689 215)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.input_2_3
 (36 7)  (690 215)  (690 215)  LC_3 Logic Functioning bit
 (37 7)  (691 215)  (691 215)  LC_3 Logic Functioning bit
 (38 7)  (692 215)  (692 215)  LC_3 Logic Functioning bit
 (39 7)  (693 215)  (693 215)  LC_3 Logic Functioning bit
 (40 7)  (694 215)  (694 215)  LC_3 Logic Functioning bit
 (42 7)  (696 215)  (696 215)  LC_3 Logic Functioning bit
 (43 7)  (697 215)  (697 215)  LC_3 Logic Functioning bit
 (6 8)  (660 216)  (660 216)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_v_b_6
 (21 8)  (675 216)  (675 216)  routing T_13_13.rgt_op_3 <X> T_13_13.lc_trk_g2_3
 (22 8)  (676 216)  (676 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 216)  (678 216)  routing T_13_13.rgt_op_3 <X> T_13_13.lc_trk_g2_3
 (27 8)  (681 216)  (681 216)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 216)  (683 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 216)  (684 216)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 216)  (687 216)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 216)  (690 216)  LC_4 Logic Functioning bit
 (37 8)  (691 216)  (691 216)  LC_4 Logic Functioning bit
 (38 8)  (692 216)  (692 216)  LC_4 Logic Functioning bit
 (39 8)  (693 216)  (693 216)  LC_4 Logic Functioning bit
 (40 8)  (694 216)  (694 216)  LC_4 Logic Functioning bit
 (42 8)  (696 216)  (696 216)  LC_4 Logic Functioning bit
 (51 8)  (705 216)  (705 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (5 9)  (659 217)  (659 217)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_v_b_6
 (22 9)  (676 217)  (676 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (677 217)  (677 217)  routing T_13_13.sp4_h_l_15 <X> T_13_13.lc_trk_g2_2
 (24 9)  (678 217)  (678 217)  routing T_13_13.sp4_h_l_15 <X> T_13_13.lc_trk_g2_2
 (25 9)  (679 217)  (679 217)  routing T_13_13.sp4_h_l_15 <X> T_13_13.lc_trk_g2_2
 (30 9)  (684 217)  (684 217)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 217)  (685 217)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 217)  (690 217)  LC_4 Logic Functioning bit
 (37 9)  (691 217)  (691 217)  LC_4 Logic Functioning bit
 (38 9)  (692 217)  (692 217)  LC_4 Logic Functioning bit
 (39 9)  (693 217)  (693 217)  LC_4 Logic Functioning bit
 (40 9)  (694 217)  (694 217)  LC_4 Logic Functioning bit
 (42 9)  (696 217)  (696 217)  LC_4 Logic Functioning bit
 (52 9)  (706 217)  (706 217)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (21 10)  (675 218)  (675 218)  routing T_13_13.sp4_v_t_18 <X> T_13_13.lc_trk_g2_7
 (22 10)  (676 218)  (676 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (677 218)  (677 218)  routing T_13_13.sp4_v_t_18 <X> T_13_13.lc_trk_g2_7
 (26 10)  (680 218)  (680 218)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 218)  (682 218)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 218)  (688 218)  routing T_13_13.lc_trk_g1_1 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (38 10)  (692 218)  (692 218)  LC_5 Logic Functioning bit
 (50 10)  (704 218)  (704 218)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (668 219)  (668 219)  routing T_13_13.sp4_h_l_17 <X> T_13_13.lc_trk_g2_4
 (15 11)  (669 219)  (669 219)  routing T_13_13.sp4_h_l_17 <X> T_13_13.lc_trk_g2_4
 (16 11)  (670 219)  (670 219)  routing T_13_13.sp4_h_l_17 <X> T_13_13.lc_trk_g2_4
 (17 11)  (671 219)  (671 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (680 219)  (680 219)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 219)  (681 219)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 219)  (682 219)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 219)  (683 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 219)  (684 219)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (40 11)  (694 219)  (694 219)  LC_5 Logic Functioning bit
 (25 12)  (679 220)  (679 220)  routing T_13_13.wire_logic_cluster/lc_2/out <X> T_13_13.lc_trk_g3_2
 (26 12)  (680 220)  (680 220)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 220)  (682 220)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 220)  (683 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 220)  (684 220)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 220)  (687 220)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 220)  (690 220)  LC_6 Logic Functioning bit
 (37 12)  (691 220)  (691 220)  LC_6 Logic Functioning bit
 (41 12)  (695 220)  (695 220)  LC_6 Logic Functioning bit
 (42 12)  (696 220)  (696 220)  LC_6 Logic Functioning bit
 (43 12)  (697 220)  (697 220)  LC_6 Logic Functioning bit
 (50 12)  (704 220)  (704 220)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (668 221)  (668 221)  routing T_13_13.sp4_r_v_b_40 <X> T_13_13.lc_trk_g3_0
 (17 13)  (671 221)  (671 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (676 221)  (676 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (682 221)  (682 221)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 221)  (683 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 221)  (684 221)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 221)  (685 221)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 221)  (690 221)  LC_6 Logic Functioning bit
 (37 13)  (691 221)  (691 221)  LC_6 Logic Functioning bit
 (42 13)  (696 221)  (696 221)  LC_6 Logic Functioning bit
 (43 13)  (697 221)  (697 221)  LC_6 Logic Functioning bit
 (0 14)  (654 222)  (654 222)  routing T_13_13.glb_netwk_4 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 222)  (655 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (28 14)  (682 222)  (682 222)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 222)  (683 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 222)  (684 222)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 222)  (685 222)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 222)  (686 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 222)  (688 222)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (39 14)  (693 222)  (693 222)  LC_7 Logic Functioning bit
 (40 14)  (694 222)  (694 222)  LC_7 Logic Functioning bit
 (50 14)  (704 222)  (704 222)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (676 223)  (676 223)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (678 223)  (678 223)  routing T_13_13.tnr_op_6 <X> T_13_13.lc_trk_g3_6
 (27 15)  (681 223)  (681 223)  routing T_13_13.lc_trk_g1_0 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 223)  (683 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (41 15)  (695 223)  (695 223)  LC_7 Logic Functioning bit
 (52 15)  (706 223)  (706 223)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_14_13

 (21 0)  (729 208)  (729 208)  routing T_14_13.bnr_op_3 <X> T_14_13.lc_trk_g0_3
 (22 0)  (730 208)  (730 208)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (735 208)  (735 208)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 208)  (736 208)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 208)  (739 208)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 208)  (742 208)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (38 0)  (746 208)  (746 208)  LC_0 Logic Functioning bit
 (48 0)  (756 208)  (756 208)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (21 1)  (729 209)  (729 209)  routing T_14_13.bnr_op_3 <X> T_14_13.lc_trk_g0_3
 (22 1)  (730 209)  (730 209)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 209)  (732 209)  routing T_14_13.bot_op_2 <X> T_14_13.lc_trk_g0_2
 (27 1)  (735 209)  (735 209)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 209)  (736 209)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 209)  (737 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 209)  (738 209)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 209)  (740 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (742 209)  (742 209)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.input_2_0
 (35 1)  (743 209)  (743 209)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.input_2_0
 (36 1)  (744 209)  (744 209)  LC_0 Logic Functioning bit
 (38 1)  (746 209)  (746 209)  LC_0 Logic Functioning bit
 (11 2)  (719 210)  (719 210)  routing T_14_13.sp4_v_b_6 <X> T_14_13.sp4_v_t_39
 (13 2)  (721 210)  (721 210)  routing T_14_13.sp4_v_b_6 <X> T_14_13.sp4_v_t_39
 (14 2)  (722 210)  (722 210)  routing T_14_13.bnr_op_4 <X> T_14_13.lc_trk_g0_4
 (21 2)  (729 210)  (729 210)  routing T_14_13.bnr_op_7 <X> T_14_13.lc_trk_g0_7
 (22 2)  (730 210)  (730 210)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (733 210)  (733 210)  routing T_14_13.sp4_v_b_6 <X> T_14_13.lc_trk_g0_6
 (26 2)  (734 210)  (734 210)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 210)  (736 210)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 210)  (738 210)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 210)  (741 210)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 210)  (742 210)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (40 2)  (748 210)  (748 210)  LC_1 Logic Functioning bit
 (14 3)  (722 211)  (722 211)  routing T_14_13.bnr_op_4 <X> T_14_13.lc_trk_g0_4
 (17 3)  (725 211)  (725 211)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (729 211)  (729 211)  routing T_14_13.bnr_op_7 <X> T_14_13.lc_trk_g0_7
 (22 3)  (730 211)  (730 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (731 211)  (731 211)  routing T_14_13.sp4_v_b_6 <X> T_14_13.lc_trk_g0_6
 (26 3)  (734 211)  (734 211)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 211)  (735 211)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 211)  (736 211)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 211)  (739 211)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 211)  (740 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (743 211)  (743 211)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.input_2_1
 (47 3)  (755 211)  (755 211)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (756 211)  (756 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (729 212)  (729 212)  routing T_14_13.sp4_v_b_3 <X> T_14_13.lc_trk_g1_3
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (731 212)  (731 212)  routing T_14_13.sp4_v_b_3 <X> T_14_13.lc_trk_g1_3
 (25 4)  (733 212)  (733 212)  routing T_14_13.bnr_op_2 <X> T_14_13.lc_trk_g1_2
 (28 4)  (736 212)  (736 212)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 212)  (738 212)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 212)  (739 212)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 212)  (742 212)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 212)  (744 212)  LC_2 Logic Functioning bit
 (37 4)  (745 212)  (745 212)  LC_2 Logic Functioning bit
 (38 4)  (746 212)  (746 212)  LC_2 Logic Functioning bit
 (39 4)  (747 212)  (747 212)  LC_2 Logic Functioning bit
 (42 4)  (750 212)  (750 212)  LC_2 Logic Functioning bit
 (43 4)  (751 212)  (751 212)  LC_2 Logic Functioning bit
 (50 4)  (758 212)  (758 212)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (730 213)  (730 213)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (733 213)  (733 213)  routing T_14_13.bnr_op_2 <X> T_14_13.lc_trk_g1_2
 (26 5)  (734 213)  (734 213)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 213)  (735 213)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 213)  (736 213)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 213)  (737 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 213)  (744 213)  LC_2 Logic Functioning bit
 (37 5)  (745 213)  (745 213)  LC_2 Logic Functioning bit
 (38 5)  (746 213)  (746 213)  LC_2 Logic Functioning bit
 (39 5)  (747 213)  (747 213)  LC_2 Logic Functioning bit
 (41 5)  (749 213)  (749 213)  LC_2 Logic Functioning bit
 (42 5)  (750 213)  (750 213)  LC_2 Logic Functioning bit
 (43 5)  (751 213)  (751 213)  LC_2 Logic Functioning bit
 (14 6)  (722 214)  (722 214)  routing T_14_13.wire_logic_cluster/lc_4/out <X> T_14_13.lc_trk_g1_4
 (17 6)  (725 214)  (725 214)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (726 214)  (726 214)  routing T_14_13.bnr_op_5 <X> T_14_13.lc_trk_g1_5
 (25 6)  (733 214)  (733 214)  routing T_14_13.bnr_op_6 <X> T_14_13.lc_trk_g1_6
 (26 6)  (734 214)  (734 214)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 214)  (735 214)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 214)  (738 214)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 214)  (739 214)  routing T_14_13.lc_trk_g0_4 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (743 214)  (743 214)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.input_2_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (37 6)  (745 214)  (745 214)  LC_3 Logic Functioning bit
 (38 6)  (746 214)  (746 214)  LC_3 Logic Functioning bit
 (39 6)  (747 214)  (747 214)  LC_3 Logic Functioning bit
 (41 6)  (749 214)  (749 214)  LC_3 Logic Functioning bit
 (42 6)  (750 214)  (750 214)  LC_3 Logic Functioning bit
 (43 6)  (751 214)  (751 214)  LC_3 Logic Functioning bit
 (51 6)  (759 214)  (759 214)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (17 7)  (725 215)  (725 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (726 215)  (726 215)  routing T_14_13.bnr_op_5 <X> T_14_13.lc_trk_g1_5
 (22 7)  (730 215)  (730 215)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (733 215)  (733 215)  routing T_14_13.bnr_op_6 <X> T_14_13.lc_trk_g1_6
 (26 7)  (734 215)  (734 215)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 215)  (735 215)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 215)  (740 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (743 215)  (743 215)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.input_2_3
 (36 7)  (744 215)  (744 215)  LC_3 Logic Functioning bit
 (37 7)  (745 215)  (745 215)  LC_3 Logic Functioning bit
 (38 7)  (746 215)  (746 215)  LC_3 Logic Functioning bit
 (39 7)  (747 215)  (747 215)  LC_3 Logic Functioning bit
 (40 7)  (748 215)  (748 215)  LC_3 Logic Functioning bit
 (41 7)  (749 215)  (749 215)  LC_3 Logic Functioning bit
 (42 7)  (750 215)  (750 215)  LC_3 Logic Functioning bit
 (43 7)  (751 215)  (751 215)  LC_3 Logic Functioning bit
 (48 7)  (756 215)  (756 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (759 215)  (759 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (2 8)  (710 216)  (710 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 8)  (725 216)  (725 216)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 216)  (726 216)  routing T_14_13.bnl_op_1 <X> T_14_13.lc_trk_g2_1
 (26 8)  (734 216)  (734 216)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 216)  (739 216)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 216)  (741 216)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 216)  (742 216)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (50 8)  (758 216)  (758 216)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (723 217)  (723 217)  routing T_14_13.tnr_op_0 <X> T_14_13.lc_trk_g2_0
 (17 9)  (725 217)  (725 217)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (726 217)  (726 217)  routing T_14_13.bnl_op_1 <X> T_14_13.lc_trk_g2_1
 (26 9)  (734 217)  (734 217)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 217)  (737 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 217)  (738 217)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 217)  (739 217)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (40 9)  (748 217)  (748 217)  LC_4 Logic Functioning bit
 (48 9)  (756 217)  (756 217)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (722 218)  (722 218)  routing T_14_13.bnl_op_4 <X> T_14_13.lc_trk_g2_4
 (17 10)  (725 218)  (725 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 218)  (726 218)  routing T_14_13.wire_logic_cluster/lc_5/out <X> T_14_13.lc_trk_g2_5
 (26 10)  (734 218)  (734 218)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 218)  (736 218)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 218)  (738 218)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 218)  (739 218)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (14 11)  (722 219)  (722 219)  routing T_14_13.bnl_op_4 <X> T_14_13.lc_trk_g2_4
 (17 11)  (725 219)  (725 219)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (26 11)  (734 219)  (734 219)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 219)  (735 219)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 219)  (736 219)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 219)  (737 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 219)  (739 219)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 219)  (740 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (743 219)  (743 219)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.input_2_5
 (43 11)  (751 219)  (751 219)  LC_5 Logic Functioning bit
 (15 12)  (723 220)  (723 220)  routing T_14_13.sp4_h_r_25 <X> T_14_13.lc_trk_g3_1
 (16 12)  (724 220)  (724 220)  routing T_14_13.sp4_h_r_25 <X> T_14_13.lc_trk_g3_1
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (729 220)  (729 220)  routing T_14_13.wire_logic_cluster/lc_3/out <X> T_14_13.lc_trk_g3_3
 (22 12)  (730 220)  (730 220)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (735 220)  (735 220)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 220)  (741 220)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (37 12)  (745 220)  (745 220)  LC_6 Logic Functioning bit
 (38 12)  (746 220)  (746 220)  LC_6 Logic Functioning bit
 (39 12)  (747 220)  (747 220)  LC_6 Logic Functioning bit
 (41 12)  (749 220)  (749 220)  LC_6 Logic Functioning bit
 (43 12)  (751 220)  (751 220)  LC_6 Logic Functioning bit
 (46 12)  (754 220)  (754 220)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (759 220)  (759 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (726 221)  (726 221)  routing T_14_13.sp4_h_r_25 <X> T_14_13.lc_trk_g3_1
 (22 13)  (730 221)  (730 221)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (732 221)  (732 221)  routing T_14_13.tnr_op_2 <X> T_14_13.lc_trk_g3_2
 (30 13)  (738 221)  (738 221)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 221)  (744 221)  LC_6 Logic Functioning bit
 (37 13)  (745 221)  (745 221)  LC_6 Logic Functioning bit
 (38 13)  (746 221)  (746 221)  LC_6 Logic Functioning bit
 (39 13)  (747 221)  (747 221)  LC_6 Logic Functioning bit
 (41 13)  (749 221)  (749 221)  LC_6 Logic Functioning bit
 (43 13)  (751 221)  (751 221)  LC_6 Logic Functioning bit
 (25 14)  (733 222)  (733 222)  routing T_14_13.wire_logic_cluster/lc_6/out <X> T_14_13.lc_trk_g3_6
 (28 14)  (736 222)  (736 222)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 222)  (744 222)  LC_7 Logic Functioning bit
 (37 14)  (745 222)  (745 222)  LC_7 Logic Functioning bit
 (38 14)  (746 222)  (746 222)  LC_7 Logic Functioning bit
 (39 14)  (747 222)  (747 222)  LC_7 Logic Functioning bit
 (46 14)  (754 222)  (754 222)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (758 222)  (758 222)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (759 222)  (759 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (730 223)  (730 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (734 223)  (734 223)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 223)  (737 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 223)  (739 223)  routing T_14_13.lc_trk_g0_2 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 223)  (744 223)  LC_7 Logic Functioning bit
 (37 15)  (745 223)  (745 223)  LC_7 Logic Functioning bit
 (38 15)  (746 223)  (746 223)  LC_7 Logic Functioning bit
 (39 15)  (747 223)  (747 223)  LC_7 Logic Functioning bit
 (41 15)  (749 223)  (749 223)  LC_7 Logic Functioning bit


LogicTile_15_13

 (11 0)  (773 208)  (773 208)  routing T_15_13.sp4_v_t_46 <X> T_15_13.sp4_v_b_2
 (27 0)  (789 208)  (789 208)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 208)  (790 208)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 208)  (798 208)  LC_0 Logic Functioning bit
 (37 0)  (799 208)  (799 208)  LC_0 Logic Functioning bit
 (38 0)  (800 208)  (800 208)  LC_0 Logic Functioning bit
 (39 0)  (801 208)  (801 208)  LC_0 Logic Functioning bit
 (44 0)  (806 208)  (806 208)  LC_0 Logic Functioning bit
 (45 0)  (807 208)  (807 208)  LC_0 Logic Functioning bit
 (12 1)  (774 209)  (774 209)  routing T_15_13.sp4_v_t_46 <X> T_15_13.sp4_v_b_2
 (40 1)  (802 209)  (802 209)  LC_0 Logic Functioning bit
 (41 1)  (803 209)  (803 209)  LC_0 Logic Functioning bit
 (42 1)  (804 209)  (804 209)  LC_0 Logic Functioning bit
 (43 1)  (805 209)  (805 209)  LC_0 Logic Functioning bit
 (45 1)  (807 209)  (807 209)  LC_0 Logic Functioning bit
 (50 1)  (812 209)  (812 209)  Carry_In_Mux bit 

 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (789 210)  (789 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 210)  (790 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 210)  (798 210)  LC_1 Logic Functioning bit
 (37 2)  (799 210)  (799 210)  LC_1 Logic Functioning bit
 (38 2)  (800 210)  (800 210)  LC_1 Logic Functioning bit
 (39 2)  (801 210)  (801 210)  LC_1 Logic Functioning bit
 (44 2)  (806 210)  (806 210)  LC_1 Logic Functioning bit
 (45 2)  (807 210)  (807 210)  LC_1 Logic Functioning bit
 (0 3)  (762 211)  (762 211)  routing T_15_13.glb_netwk_1 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (13 3)  (775 211)  (775 211)  routing T_15_13.sp4_v_b_9 <X> T_15_13.sp4_h_l_39
 (40 3)  (802 211)  (802 211)  LC_1 Logic Functioning bit
 (41 3)  (803 211)  (803 211)  LC_1 Logic Functioning bit
 (42 3)  (804 211)  (804 211)  LC_1 Logic Functioning bit
 (43 3)  (805 211)  (805 211)  LC_1 Logic Functioning bit
 (45 3)  (807 211)  (807 211)  LC_1 Logic Functioning bit
 (21 4)  (783 212)  (783 212)  routing T_15_13.wire_logic_cluster/lc_3/out <X> T_15_13.lc_trk_g1_3
 (22 4)  (784 212)  (784 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 212)  (787 212)  routing T_15_13.wire_logic_cluster/lc_2/out <X> T_15_13.lc_trk_g1_2
 (27 4)  (789 212)  (789 212)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (37 4)  (799 212)  (799 212)  LC_2 Logic Functioning bit
 (38 4)  (800 212)  (800 212)  LC_2 Logic Functioning bit
 (39 4)  (801 212)  (801 212)  LC_2 Logic Functioning bit
 (44 4)  (806 212)  (806 212)  LC_2 Logic Functioning bit
 (45 4)  (807 212)  (807 212)  LC_2 Logic Functioning bit
 (22 5)  (784 213)  (784 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 213)  (792 213)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (40 5)  (802 213)  (802 213)  LC_2 Logic Functioning bit
 (41 5)  (803 213)  (803 213)  LC_2 Logic Functioning bit
 (42 5)  (804 213)  (804 213)  LC_2 Logic Functioning bit
 (43 5)  (805 213)  (805 213)  LC_2 Logic Functioning bit
 (45 5)  (807 213)  (807 213)  LC_2 Logic Functioning bit
 (8 6)  (770 214)  (770 214)  routing T_15_13.sp4_v_t_47 <X> T_15_13.sp4_h_l_41
 (9 6)  (771 214)  (771 214)  routing T_15_13.sp4_v_t_47 <X> T_15_13.sp4_h_l_41
 (10 6)  (772 214)  (772 214)  routing T_15_13.sp4_v_t_47 <X> T_15_13.sp4_h_l_41
 (17 6)  (779 214)  (779 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 214)  (780 214)  routing T_15_13.wire_logic_cluster/lc_5/out <X> T_15_13.lc_trk_g1_5
 (21 6)  (783 214)  (783 214)  routing T_15_13.wire_logic_cluster/lc_7/out <X> T_15_13.lc_trk_g1_7
 (22 6)  (784 214)  (784 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 214)  (787 214)  routing T_15_13.wire_logic_cluster/lc_6/out <X> T_15_13.lc_trk_g1_6
 (27 6)  (789 214)  (789 214)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (37 6)  (799 214)  (799 214)  LC_3 Logic Functioning bit
 (38 6)  (800 214)  (800 214)  LC_3 Logic Functioning bit
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (44 6)  (806 214)  (806 214)  LC_3 Logic Functioning bit
 (45 6)  (807 214)  (807 214)  LC_3 Logic Functioning bit
 (22 7)  (784 215)  (784 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 215)  (792 215)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (802 215)  (802 215)  LC_3 Logic Functioning bit
 (41 7)  (803 215)  (803 215)  LC_3 Logic Functioning bit
 (42 7)  (804 215)  (804 215)  LC_3 Logic Functioning bit
 (43 7)  (805 215)  (805 215)  LC_3 Logic Functioning bit
 (45 7)  (807 215)  (807 215)  LC_3 Logic Functioning bit
 (51 7)  (813 215)  (813 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (789 216)  (789 216)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 216)  (790 216)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 216)  (792 216)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 216)  (798 216)  LC_4 Logic Functioning bit
 (37 8)  (799 216)  (799 216)  LC_4 Logic Functioning bit
 (38 8)  (800 216)  (800 216)  LC_4 Logic Functioning bit
 (39 8)  (801 216)  (801 216)  LC_4 Logic Functioning bit
 (44 8)  (806 216)  (806 216)  LC_4 Logic Functioning bit
 (45 8)  (807 216)  (807 216)  LC_4 Logic Functioning bit
 (40 9)  (802 217)  (802 217)  LC_4 Logic Functioning bit
 (41 9)  (803 217)  (803 217)  LC_4 Logic Functioning bit
 (42 9)  (804 217)  (804 217)  LC_4 Logic Functioning bit
 (43 9)  (805 217)  (805 217)  LC_4 Logic Functioning bit
 (45 9)  (807 217)  (807 217)  LC_4 Logic Functioning bit
 (27 10)  (789 218)  (789 218)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 218)  (791 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 218)  (792 218)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 218)  (798 218)  LC_5 Logic Functioning bit
 (37 10)  (799 218)  (799 218)  LC_5 Logic Functioning bit
 (38 10)  (800 218)  (800 218)  LC_5 Logic Functioning bit
 (39 10)  (801 218)  (801 218)  LC_5 Logic Functioning bit
 (44 10)  (806 218)  (806 218)  LC_5 Logic Functioning bit
 (45 10)  (807 218)  (807 218)  LC_5 Logic Functioning bit
 (40 11)  (802 219)  (802 219)  LC_5 Logic Functioning bit
 (41 11)  (803 219)  (803 219)  LC_5 Logic Functioning bit
 (42 11)  (804 219)  (804 219)  LC_5 Logic Functioning bit
 (43 11)  (805 219)  (805 219)  LC_5 Logic Functioning bit
 (45 11)  (807 219)  (807 219)  LC_5 Logic Functioning bit
 (14 12)  (776 220)  (776 220)  routing T_15_13.wire_logic_cluster/lc_0/out <X> T_15_13.lc_trk_g3_0
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 220)  (780 220)  routing T_15_13.wire_logic_cluster/lc_1/out <X> T_15_13.lc_trk_g3_1
 (27 12)  (789 220)  (789 220)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 220)  (792 220)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 220)  (798 220)  LC_6 Logic Functioning bit
 (37 12)  (799 220)  (799 220)  LC_6 Logic Functioning bit
 (38 12)  (800 220)  (800 220)  LC_6 Logic Functioning bit
 (39 12)  (801 220)  (801 220)  LC_6 Logic Functioning bit
 (44 12)  (806 220)  (806 220)  LC_6 Logic Functioning bit
 (45 12)  (807 220)  (807 220)  LC_6 Logic Functioning bit
 (17 13)  (779 221)  (779 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (792 221)  (792 221)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (40 13)  (802 221)  (802 221)  LC_6 Logic Functioning bit
 (41 13)  (803 221)  (803 221)  LC_6 Logic Functioning bit
 (42 13)  (804 221)  (804 221)  LC_6 Logic Functioning bit
 (43 13)  (805 221)  (805 221)  LC_6 Logic Functioning bit
 (45 13)  (807 221)  (807 221)  LC_6 Logic Functioning bit
 (0 14)  (762 222)  (762 222)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 222)  (763 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 222)  (776 222)  routing T_15_13.wire_logic_cluster/lc_4/out <X> T_15_13.lc_trk_g3_4
 (15 14)  (777 222)  (777 222)  routing T_15_13.sp4_h_r_45 <X> T_15_13.lc_trk_g3_5
 (16 14)  (778 222)  (778 222)  routing T_15_13.sp4_h_r_45 <X> T_15_13.lc_trk_g3_5
 (17 14)  (779 222)  (779 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (780 222)  (780 222)  routing T_15_13.sp4_h_r_45 <X> T_15_13.lc_trk_g3_5
 (27 14)  (789 222)  (789 222)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 222)  (791 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 222)  (792 222)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (799 222)  (799 222)  LC_7 Logic Functioning bit
 (39 14)  (801 222)  (801 222)  LC_7 Logic Functioning bit
 (41 14)  (803 222)  (803 222)  LC_7 Logic Functioning bit
 (43 14)  (805 222)  (805 222)  LC_7 Logic Functioning bit
 (45 14)  (807 222)  (807 222)  LC_7 Logic Functioning bit
 (52 14)  (814 222)  (814 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (762 223)  (762 223)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 223)  (763 223)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (17 15)  (779 223)  (779 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (780 223)  (780 223)  routing T_15_13.sp4_h_r_45 <X> T_15_13.lc_trk_g3_5
 (30 15)  (792 223)  (792 223)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (37 15)  (799 223)  (799 223)  LC_7 Logic Functioning bit
 (39 15)  (801 223)  (801 223)  LC_7 Logic Functioning bit
 (41 15)  (803 223)  (803 223)  LC_7 Logic Functioning bit
 (43 15)  (805 223)  (805 223)  LC_7 Logic Functioning bit
 (45 15)  (807 223)  (807 223)  LC_7 Logic Functioning bit


LogicTile_16_13

 (27 0)  (843 208)  (843 208)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 208)  (844 208)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 208)  (845 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 208)  (846 208)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 208)  (847 208)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 208)  (852 208)  LC_0 Logic Functioning bit
 (37 0)  (853 208)  (853 208)  LC_0 Logic Functioning bit
 (38 0)  (854 208)  (854 208)  LC_0 Logic Functioning bit
 (39 0)  (855 208)  (855 208)  LC_0 Logic Functioning bit
 (41 0)  (857 208)  (857 208)  LC_0 Logic Functioning bit
 (43 0)  (859 208)  (859 208)  LC_0 Logic Functioning bit
 (45 0)  (861 208)  (861 208)  LC_0 Logic Functioning bit
 (48 0)  (864 208)  (864 208)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (838 209)  (838 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (841 209)  (841 209)  routing T_16_13.sp4_r_v_b_33 <X> T_16_13.lc_trk_g0_2
 (26 1)  (842 209)  (842 209)  routing T_16_13.lc_trk_g0_2 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 209)  (845 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 209)  (847 209)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 209)  (853 209)  LC_0 Logic Functioning bit
 (39 1)  (855 209)  (855 209)  LC_0 Logic Functioning bit
 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_7 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_7 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (19 2)  (835 210)  (835 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (21 2)  (837 210)  (837 210)  routing T_16_13.sp4_v_b_15 <X> T_16_13.lc_trk_g0_7
 (22 2)  (838 210)  (838 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (839 210)  (839 210)  routing T_16_13.sp4_v_b_15 <X> T_16_13.lc_trk_g0_7
 (0 3)  (816 211)  (816 211)  routing T_16_13.glb_netwk_7 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (21 3)  (837 211)  (837 211)  routing T_16_13.sp4_v_b_15 <X> T_16_13.lc_trk_g0_7
 (1 4)  (817 212)  (817 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (19 4)  (835 212)  (835 212)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (0 5)  (816 213)  (816 213)  routing T_16_13.glb_netwk_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (12 10)  (828 218)  (828 218)  routing T_16_13.sp4_v_t_39 <X> T_16_13.sp4_h_l_45
 (26 10)  (842 218)  (842 218)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 218)  (845 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 218)  (847 218)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 218)  (848 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 218)  (849 218)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 218)  (852 218)  LC_5 Logic Functioning bit
 (38 10)  (854 218)  (854 218)  LC_5 Logic Functioning bit
 (45 10)  (861 218)  (861 218)  LC_5 Logic Functioning bit
 (11 11)  (827 219)  (827 219)  routing T_16_13.sp4_v_t_39 <X> T_16_13.sp4_h_l_45
 (13 11)  (829 219)  (829 219)  routing T_16_13.sp4_v_t_39 <X> T_16_13.sp4_h_l_45
 (14 11)  (830 219)  (830 219)  routing T_16_13.sp4_r_v_b_36 <X> T_16_13.lc_trk_g2_4
 (17 11)  (833 219)  (833 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (27 11)  (843 219)  (843 219)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 219)  (844 219)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 219)  (845 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 219)  (846 219)  routing T_16_13.lc_trk_g0_2 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (36 11)  (852 219)  (852 219)  LC_5 Logic Functioning bit
 (37 11)  (853 219)  (853 219)  LC_5 Logic Functioning bit
 (38 11)  (854 219)  (854 219)  LC_5 Logic Functioning bit
 (39 11)  (855 219)  (855 219)  LC_5 Logic Functioning bit
 (41 11)  (857 219)  (857 219)  LC_5 Logic Functioning bit
 (43 11)  (859 219)  (859 219)  LC_5 Logic Functioning bit
 (52 11)  (868 219)  (868 219)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (0 14)  (816 222)  (816 222)  routing T_16_13.glb_netwk_4 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 222)  (817 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 222)  (830 222)  routing T_16_13.sp4_h_r_36 <X> T_16_13.lc_trk_g3_4
 (15 15)  (831 223)  (831 223)  routing T_16_13.sp4_h_r_36 <X> T_16_13.lc_trk_g3_4
 (16 15)  (832 223)  (832 223)  routing T_16_13.sp4_h_r_36 <X> T_16_13.lc_trk_g3_4
 (17 15)  (833 223)  (833 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_17_13

 (8 2)  (882 210)  (882 210)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_h_l_36
 (21 2)  (895 210)  (895 210)  routing T_17_13.sp4_v_b_15 <X> T_17_13.lc_trk_g0_7
 (22 2)  (896 210)  (896 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (897 210)  (897 210)  routing T_17_13.sp4_v_b_15 <X> T_17_13.lc_trk_g0_7
 (21 3)  (895 211)  (895 211)  routing T_17_13.sp4_v_b_15 <X> T_17_13.lc_trk_g0_7
 (6 4)  (880 212)  (880 212)  routing T_17_13.sp4_h_r_10 <X> T_17_13.sp4_v_b_3
 (26 8)  (900 216)  (900 216)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 216)  (902 216)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 216)  (903 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 216)  (904 216)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 216)  (905 216)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 216)  (906 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (910 216)  (910 216)  LC_4 Logic Functioning bit
 (38 8)  (912 216)  (912 216)  LC_4 Logic Functioning bit
 (41 8)  (915 216)  (915 216)  LC_4 Logic Functioning bit
 (43 8)  (917 216)  (917 216)  LC_4 Logic Functioning bit
 (26 9)  (900 217)  (900 217)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 217)  (901 217)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 217)  (902 217)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 217)  (903 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 217)  (904 217)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 217)  (905 217)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (37 9)  (911 217)  (911 217)  LC_4 Logic Functioning bit
 (39 9)  (913 217)  (913 217)  LC_4 Logic Functioning bit
 (41 9)  (915 217)  (915 217)  LC_4 Logic Functioning bit
 (43 9)  (917 217)  (917 217)  LC_4 Logic Functioning bit
 (22 10)  (896 218)  (896 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (8 11)  (882 219)  (882 219)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_v_t_42
 (9 11)  (883 219)  (883 219)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_v_t_42
 (10 11)  (884 219)  (884 219)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_v_t_42
 (21 11)  (895 219)  (895 219)  routing T_17_13.sp4_r_v_b_39 <X> T_17_13.lc_trk_g2_7
 (4 12)  (878 220)  (878 220)  routing T_17_13.sp4_h_l_44 <X> T_17_13.sp4_v_b_9
 (5 13)  (879 221)  (879 221)  routing T_17_13.sp4_h_l_44 <X> T_17_13.sp4_v_b_9
 (8 13)  (882 221)  (882 221)  routing T_17_13.sp4_h_l_41 <X> T_17_13.sp4_v_b_10
 (9 13)  (883 221)  (883 221)  routing T_17_13.sp4_h_l_41 <X> T_17_13.sp4_v_b_10
 (10 13)  (884 221)  (884 221)  routing T_17_13.sp4_h_l_41 <X> T_17_13.sp4_v_b_10
 (21 14)  (895 222)  (895 222)  routing T_17_13.sp4_v_t_18 <X> T_17_13.lc_trk_g3_7
 (22 14)  (896 222)  (896 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (897 222)  (897 222)  routing T_17_13.sp4_v_t_18 <X> T_17_13.lc_trk_g3_7


LogicTile_18_13

 (0 0)  (928 208)  (928 208)  Negative Clock bit

 (14 0)  (942 208)  (942 208)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g0_0
 (25 0)  (953 208)  (953 208)  routing T_18_13.sp4_h_r_10 <X> T_18_13.lc_trk_g0_2
 (14 1)  (942 209)  (942 209)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g0_0
 (15 1)  (943 209)  (943 209)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g0_0
 (17 1)  (945 209)  (945 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (22 1)  (950 209)  (950 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (951 209)  (951 209)  routing T_18_13.sp4_h_r_10 <X> T_18_13.lc_trk_g0_2
 (24 1)  (952 209)  (952 209)  routing T_18_13.sp4_h_r_10 <X> T_18_13.lc_trk_g0_2
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (29 2)  (957 210)  (957 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 210)  (958 210)  routing T_18_13.lc_trk_g0_6 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 210)  (960 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 210)  (964 210)  LC_1 Logic Functioning bit
 (38 2)  (966 210)  (966 210)  LC_1 Logic Functioning bit
 (45 2)  (973 210)  (973 210)  LC_1 Logic Functioning bit
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_1 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (22 3)  (950 211)  (950 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (951 211)  (951 211)  routing T_18_13.sp4_h_r_6 <X> T_18_13.lc_trk_g0_6
 (24 3)  (952 211)  (952 211)  routing T_18_13.sp4_h_r_6 <X> T_18_13.lc_trk_g0_6
 (25 3)  (953 211)  (953 211)  routing T_18_13.sp4_h_r_6 <X> T_18_13.lc_trk_g0_6
 (27 3)  (955 211)  (955 211)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 211)  (957 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 211)  (958 211)  routing T_18_13.lc_trk_g0_6 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 211)  (959 211)  routing T_18_13.lc_trk_g0_2 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 211)  (964 211)  LC_1 Logic Functioning bit
 (37 3)  (965 211)  (965 211)  LC_1 Logic Functioning bit
 (38 3)  (966 211)  (966 211)  LC_1 Logic Functioning bit
 (39 3)  (967 211)  (967 211)  LC_1 Logic Functioning bit
 (41 3)  (969 211)  (969 211)  LC_1 Logic Functioning bit
 (43 3)  (971 211)  (971 211)  LC_1 Logic Functioning bit
 (51 3)  (979 211)  (979 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (942 212)  (942 212)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (17 4)  (945 212)  (945 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 4)  (954 212)  (954 212)  routing T_18_13.lc_trk_g0_6 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 212)  (955 212)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 212)  (957 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 212)  (959 212)  routing T_18_13.lc_trk_g1_4 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 212)  (960 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 212)  (962 212)  routing T_18_13.lc_trk_g1_4 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 212)  (964 212)  LC_2 Logic Functioning bit
 (37 4)  (965 212)  (965 212)  LC_2 Logic Functioning bit
 (38 4)  (966 212)  (966 212)  LC_2 Logic Functioning bit
 (39 4)  (967 212)  (967 212)  LC_2 Logic Functioning bit
 (41 4)  (969 212)  (969 212)  LC_2 Logic Functioning bit
 (43 4)  (971 212)  (971 212)  LC_2 Logic Functioning bit
 (45 4)  (973 212)  (973 212)  LC_2 Logic Functioning bit
 (0 5)  (928 213)  (928 213)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (14 5)  (942 213)  (942 213)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (15 5)  (943 213)  (943 213)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (26 5)  (954 213)  (954 213)  routing T_18_13.lc_trk_g0_6 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 213)  (957 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (965 213)  (965 213)  LC_2 Logic Functioning bit
 (39 5)  (967 213)  (967 213)  LC_2 Logic Functioning bit
 (26 6)  (954 214)  (954 214)  routing T_18_13.lc_trk_g1_4 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 214)  (957 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 214)  (960 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 214)  (962 214)  routing T_18_13.lc_trk_g1_1 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 214)  (964 214)  LC_3 Logic Functioning bit
 (37 6)  (965 214)  (965 214)  LC_3 Logic Functioning bit
 (38 6)  (966 214)  (966 214)  LC_3 Logic Functioning bit
 (39 6)  (967 214)  (967 214)  LC_3 Logic Functioning bit
 (41 6)  (969 214)  (969 214)  LC_3 Logic Functioning bit
 (43 6)  (971 214)  (971 214)  LC_3 Logic Functioning bit
 (45 6)  (973 214)  (973 214)  LC_3 Logic Functioning bit
 (14 7)  (942 215)  (942 215)  routing T_18_13.sp4_h_r_4 <X> T_18_13.lc_trk_g1_4
 (15 7)  (943 215)  (943 215)  routing T_18_13.sp4_h_r_4 <X> T_18_13.lc_trk_g1_4
 (16 7)  (944 215)  (944 215)  routing T_18_13.sp4_h_r_4 <X> T_18_13.lc_trk_g1_4
 (17 7)  (945 215)  (945 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (27 7)  (955 215)  (955 215)  routing T_18_13.lc_trk_g1_4 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 215)  (957 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (965 215)  (965 215)  LC_3 Logic Functioning bit
 (39 7)  (967 215)  (967 215)  LC_3 Logic Functioning bit
 (48 7)  (976 215)  (976 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 10)  (932 218)  (932 218)  routing T_18_13.sp4_h_r_6 <X> T_18_13.sp4_v_t_43
 (26 10)  (954 218)  (954 218)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (957 218)  (957 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 218)  (959 218)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 218)  (960 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 218)  (961 218)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 218)  (962 218)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 218)  (964 218)  LC_5 Logic Functioning bit
 (38 10)  (966 218)  (966 218)  LC_5 Logic Functioning bit
 (45 10)  (973 218)  (973 218)  LC_5 Logic Functioning bit
 (5 11)  (933 219)  (933 219)  routing T_18_13.sp4_h_r_6 <X> T_18_13.sp4_v_t_43
 (27 11)  (955 219)  (955 219)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 219)  (956 219)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 219)  (957 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 219)  (959 219)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 219)  (964 219)  LC_5 Logic Functioning bit
 (37 11)  (965 219)  (965 219)  LC_5 Logic Functioning bit
 (38 11)  (966 219)  (966 219)  LC_5 Logic Functioning bit
 (39 11)  (967 219)  (967 219)  LC_5 Logic Functioning bit
 (40 11)  (968 219)  (968 219)  LC_5 Logic Functioning bit
 (42 11)  (970 219)  (970 219)  LC_5 Logic Functioning bit
 (19 13)  (947 221)  (947 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (928 222)  (928 222)  routing T_18_13.glb_netwk_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (950 222)  (950 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (951 222)  (951 222)  routing T_18_13.sp12_v_t_12 <X> T_18_13.lc_trk_g3_7
 (16 15)  (944 223)  (944 223)  routing T_18_13.sp12_v_b_12 <X> T_18_13.lc_trk_g3_4
 (17 15)  (945 223)  (945 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_19_13

 (15 0)  (997 208)  (997 208)  routing T_19_13.sp4_h_l_4 <X> T_19_13.lc_trk_g0_1
 (16 0)  (998 208)  (998 208)  routing T_19_13.sp4_h_l_4 <X> T_19_13.lc_trk_g0_1
 (17 0)  (999 208)  (999 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1000 208)  (1000 208)  routing T_19_13.sp4_h_l_4 <X> T_19_13.lc_trk_g0_1
 (21 0)  (1003 208)  (1003 208)  routing T_19_13.sp12_h_r_3 <X> T_19_13.lc_trk_g0_3
 (22 0)  (1004 208)  (1004 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1006 208)  (1006 208)  routing T_19_13.sp12_h_r_3 <X> T_19_13.lc_trk_g0_3
 (18 1)  (1000 209)  (1000 209)  routing T_19_13.sp4_h_l_4 <X> T_19_13.lc_trk_g0_1
 (21 1)  (1003 209)  (1003 209)  routing T_19_13.sp12_h_r_3 <X> T_19_13.lc_trk_g0_3
 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_7 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (1 2)  (983 210)  (983 210)  routing T_19_13.glb_netwk_7 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (1009 210)  (1009 210)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 210)  (1011 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 210)  (1013 210)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 210)  (1014 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 210)  (1016 210)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 210)  (1018 210)  LC_1 Logic Functioning bit
 (38 2)  (1020 210)  (1020 210)  LC_1 Logic Functioning bit
 (45 2)  (1027 210)  (1027 210)  LC_1 Logic Functioning bit
 (0 3)  (982 211)  (982 211)  routing T_19_13.glb_netwk_7 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (22 3)  (1004 211)  (1004 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1007 211)  (1007 211)  routing T_19_13.sp4_r_v_b_30 <X> T_19_13.lc_trk_g0_6
 (26 3)  (1008 211)  (1008 211)  routing T_19_13.lc_trk_g0_3 <X> T_19_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 211)  (1011 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 211)  (1012 211)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 211)  (1013 211)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 211)  (1018 211)  LC_1 Logic Functioning bit
 (37 3)  (1019 211)  (1019 211)  LC_1 Logic Functioning bit
 (38 3)  (1020 211)  (1020 211)  LC_1 Logic Functioning bit
 (39 3)  (1021 211)  (1021 211)  LC_1 Logic Functioning bit
 (41 3)  (1023 211)  (1023 211)  LC_1 Logic Functioning bit
 (43 3)  (1025 211)  (1025 211)  LC_1 Logic Functioning bit
 (47 3)  (1029 211)  (1029 211)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (983 212)  (983 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 212)  (1003 212)  routing T_19_13.sp4_h_r_19 <X> T_19_13.lc_trk_g1_3
 (22 4)  (1004 212)  (1004 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1005 212)  (1005 212)  routing T_19_13.sp4_h_r_19 <X> T_19_13.lc_trk_g1_3
 (24 4)  (1006 212)  (1006 212)  routing T_19_13.sp4_h_r_19 <X> T_19_13.lc_trk_g1_3
 (0 5)  (982 213)  (982 213)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (21 5)  (1003 213)  (1003 213)  routing T_19_13.sp4_h_r_19 <X> T_19_13.lc_trk_g1_3
 (21 6)  (1003 214)  (1003 214)  routing T_19_13.sp4_h_l_10 <X> T_19_13.lc_trk_g1_7
 (22 6)  (1004 214)  (1004 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1005 214)  (1005 214)  routing T_19_13.sp4_h_l_10 <X> T_19_13.lc_trk_g1_7
 (24 6)  (1006 214)  (1006 214)  routing T_19_13.sp4_h_l_10 <X> T_19_13.lc_trk_g1_7
 (31 6)  (1013 214)  (1013 214)  routing T_19_13.lc_trk_g0_6 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 214)  (1014 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 214)  (1018 214)  LC_3 Logic Functioning bit
 (38 6)  (1020 214)  (1020 214)  LC_3 Logic Functioning bit
 (39 6)  (1021 214)  (1021 214)  LC_3 Logic Functioning bit
 (43 6)  (1025 214)  (1025 214)  LC_3 Logic Functioning bit
 (45 6)  (1027 214)  (1027 214)  LC_3 Logic Functioning bit
 (21 7)  (1003 215)  (1003 215)  routing T_19_13.sp4_h_l_10 <X> T_19_13.lc_trk_g1_7
 (29 7)  (1011 215)  (1011 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 215)  (1013 215)  routing T_19_13.lc_trk_g0_6 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 215)  (1014 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1017 215)  (1017 215)  routing T_19_13.lc_trk_g0_3 <X> T_19_13.input_2_3
 (37 7)  (1019 215)  (1019 215)  LC_3 Logic Functioning bit
 (38 7)  (1020 215)  (1020 215)  LC_3 Logic Functioning bit
 (39 7)  (1021 215)  (1021 215)  LC_3 Logic Functioning bit
 (42 7)  (1024 215)  (1024 215)  LC_3 Logic Functioning bit
 (48 7)  (1030 215)  (1030 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (0 14)  (982 222)  (982 222)  routing T_19_13.glb_netwk_4 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_13

 (3 13)  (1039 221)  (1039 221)  routing T_20_13.sp12_h_l_22 <X> T_20_13.sp12_h_r_1


LogicTile_22_13

 (8 6)  (1152 214)  (1152 214)  routing T_22_13.sp4_v_t_41 <X> T_22_13.sp4_h_l_41
 (9 6)  (1153 214)  (1153 214)  routing T_22_13.sp4_v_t_41 <X> T_22_13.sp4_h_l_41
 (5 10)  (1149 218)  (1149 218)  routing T_22_13.sp4_v_t_43 <X> T_22_13.sp4_h_l_43
 (6 11)  (1150 219)  (1150 219)  routing T_22_13.sp4_v_t_43 <X> T_22_13.sp4_h_l_43
 (8 14)  (1152 222)  (1152 222)  routing T_22_13.sp4_v_t_47 <X> T_22_13.sp4_h_l_47
 (9 14)  (1153 222)  (1153 222)  routing T_22_13.sp4_v_t_47 <X> T_22_13.sp4_h_l_47


LogicTile_30_13

 (3 2)  (1567 210)  (1567 210)  routing T_30_13.sp12_v_t_23 <X> T_30_13.sp12_h_l_23


LogicTile_32_13

 (3 9)  (1675 217)  (1675 217)  routing T_32_13.sp12_h_l_22 <X> T_32_13.sp12_v_b_1


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (17 5)  (0 197)  (0 197)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_4_12

 (3 5)  (183 197)  (183 197)  routing T_4_12.sp12_h_l_23 <X> T_4_12.sp12_h_r_0


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0


LogicTile_7_12

 (12 4)  (354 196)  (354 196)  routing T_7_12.sp4_v_b_5 <X> T_7_12.sp4_h_r_5
 (11 5)  (353 197)  (353 197)  routing T_7_12.sp4_v_b_5 <X> T_7_12.sp4_h_r_5


LogicTile_9_12

 (0 2)  (438 194)  (438 194)  routing T_9_12.glb_netwk_6 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (1 2)  (439 194)  (439 194)  routing T_9_12.glb_netwk_6 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (2 2)  (440 194)  (440 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 6)  (463 198)  (463 198)  routing T_9_12.wire_logic_cluster/lc_6/out <X> T_9_12.lc_trk_g1_6
 (22 7)  (460 199)  (460 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (14 11)  (452 203)  (452 203)  routing T_9_12.sp4_r_v_b_36 <X> T_9_12.lc_trk_g2_4
 (17 11)  (455 203)  (455 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 12)  (464 204)  (464 204)  routing T_9_12.lc_trk_g2_4 <X> T_9_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 204)  (465 204)  routing T_9_12.lc_trk_g1_6 <X> T_9_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 204)  (467 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 204)  (468 204)  routing T_9_12.lc_trk_g1_6 <X> T_9_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 204)  (469 204)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 204)  (470 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 204)  (471 204)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 204)  (472 204)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 204)  (473 204)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.input_2_6
 (39 12)  (477 204)  (477 204)  LC_6 Logic Functioning bit
 (40 12)  (478 204)  (478 204)  LC_6 Logic Functioning bit
 (41 12)  (479 204)  (479 204)  LC_6 Logic Functioning bit
 (43 12)  (481 204)  (481 204)  LC_6 Logic Functioning bit
 (45 12)  (483 204)  (483 204)  LC_6 Logic Functioning bit
 (28 13)  (466 205)  (466 205)  routing T_9_12.lc_trk_g2_4 <X> T_9_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 205)  (467 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 205)  (468 205)  routing T_9_12.lc_trk_g1_6 <X> T_9_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 205)  (469 205)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 205)  (470 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (471 205)  (471 205)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.input_2_6
 (34 13)  (472 205)  (472 205)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.input_2_6
 (38 13)  (476 205)  (476 205)  LC_6 Logic Functioning bit
 (41 13)  (479 205)  (479 205)  LC_6 Logic Functioning bit
 (43 13)  (481 205)  (481 205)  LC_6 Logic Functioning bit
 (0 14)  (438 206)  (438 206)  routing T_9_12.glb_netwk_4 <X> T_9_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 206)  (439 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (453 206)  (453 206)  routing T_9_12.sp4_h_l_16 <X> T_9_12.lc_trk_g3_5
 (16 14)  (454 206)  (454 206)  routing T_9_12.sp4_h_l_16 <X> T_9_12.lc_trk_g3_5
 (17 14)  (455 206)  (455 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (18 15)  (456 207)  (456 207)  routing T_9_12.sp4_h_l_16 <X> T_9_12.lc_trk_g3_5
 (22 15)  (460 207)  (460 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (461 207)  (461 207)  routing T_9_12.sp4_h_r_30 <X> T_9_12.lc_trk_g3_6
 (24 15)  (462 207)  (462 207)  routing T_9_12.sp4_h_r_30 <X> T_9_12.lc_trk_g3_6
 (25 15)  (463 207)  (463 207)  routing T_9_12.sp4_h_r_30 <X> T_9_12.lc_trk_g3_6


LogicTile_11_12

 (17 0)  (563 192)  (563 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 192)  (564 192)  routing T_11_12.wire_logic_cluster/lc_1/out <X> T_11_12.lc_trk_g0_1
 (27 0)  (573 192)  (573 192)  routing T_11_12.lc_trk_g1_0 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 192)  (575 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 192)  (578 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 192)  (579 192)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 192)  (582 192)  LC_0 Logic Functioning bit
 (37 0)  (583 192)  (583 192)  LC_0 Logic Functioning bit
 (38 0)  (584 192)  (584 192)  LC_0 Logic Functioning bit
 (39 0)  (585 192)  (585 192)  LC_0 Logic Functioning bit
 (14 1)  (560 193)  (560 193)  routing T_11_12.sp4_h_r_0 <X> T_11_12.lc_trk_g0_0
 (15 1)  (561 193)  (561 193)  routing T_11_12.sp4_h_r_0 <X> T_11_12.lc_trk_g0_0
 (16 1)  (562 193)  (562 193)  routing T_11_12.sp4_h_r_0 <X> T_11_12.lc_trk_g0_0
 (17 1)  (563 193)  (563 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (29 1)  (575 193)  (575 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 193)  (577 193)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 193)  (578 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (579 193)  (579 193)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.input_2_0
 (34 1)  (580 193)  (580 193)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.input_2_0
 (35 1)  (581 193)  (581 193)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.input_2_0
 (36 1)  (582 193)  (582 193)  LC_0 Logic Functioning bit
 (37 1)  (583 193)  (583 193)  LC_0 Logic Functioning bit
 (38 1)  (584 193)  (584 193)  LC_0 Logic Functioning bit
 (39 1)  (585 193)  (585 193)  LC_0 Logic Functioning bit
 (41 1)  (587 193)  (587 193)  LC_0 Logic Functioning bit
 (0 2)  (546 194)  (546 194)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (1 2)  (547 194)  (547 194)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 2)  (548 194)  (548 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (573 194)  (573 194)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 194)  (574 194)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 194)  (575 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 194)  (576 194)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 194)  (577 194)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 194)  (578 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 194)  (579 194)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 194)  (583 194)  LC_1 Logic Functioning bit
 (38 2)  (584 194)  (584 194)  LC_1 Logic Functioning bit
 (41 2)  (587 194)  (587 194)  LC_1 Logic Functioning bit
 (42 2)  (588 194)  (588 194)  LC_1 Logic Functioning bit
 (43 2)  (589 194)  (589 194)  LC_1 Logic Functioning bit
 (45 2)  (591 194)  (591 194)  LC_1 Logic Functioning bit
 (46 2)  (592 194)  (592 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (594 194)  (594 194)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (596 194)  (596 194)  Cascade bit: LH_LC01_inmux02_5

 (29 3)  (575 195)  (575 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 195)  (576 195)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 195)  (577 195)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 195)  (583 195)  LC_1 Logic Functioning bit
 (39 3)  (585 195)  (585 195)  LC_1 Logic Functioning bit
 (40 3)  (586 195)  (586 195)  LC_1 Logic Functioning bit
 (42 3)  (588 195)  (588 195)  LC_1 Logic Functioning bit
 (43 3)  (589 195)  (589 195)  LC_1 Logic Functioning bit
 (44 3)  (590 195)  (590 195)  LC_1 Logic Functioning bit
 (14 4)  (560 196)  (560 196)  routing T_11_12.sp4_h_l_5 <X> T_11_12.lc_trk_g1_0
 (14 5)  (560 197)  (560 197)  routing T_11_12.sp4_h_l_5 <X> T_11_12.lc_trk_g1_0
 (15 5)  (561 197)  (561 197)  routing T_11_12.sp4_h_l_5 <X> T_11_12.lc_trk_g1_0
 (16 5)  (562 197)  (562 197)  routing T_11_12.sp4_h_l_5 <X> T_11_12.lc_trk_g1_0
 (17 5)  (563 197)  (563 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (29 6)  (575 198)  (575 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 198)  (578 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 198)  (579 198)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 198)  (580 198)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (41 6)  (587 198)  (587 198)  LC_3 Logic Functioning bit
 (42 6)  (588 198)  (588 198)  LC_3 Logic Functioning bit
 (43 6)  (589 198)  (589 198)  LC_3 Logic Functioning bit
 (26 7)  (572 199)  (572 199)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 199)  (573 199)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 199)  (574 199)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 199)  (575 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 199)  (577 199)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 199)  (578 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (580 199)  (580 199)  routing T_11_12.lc_trk_g1_0 <X> T_11_12.input_2_3
 (40 7)  (586 199)  (586 199)  LC_3 Logic Functioning bit
 (42 7)  (588 199)  (588 199)  LC_3 Logic Functioning bit
 (21 8)  (567 200)  (567 200)  routing T_11_12.rgt_op_3 <X> T_11_12.lc_trk_g2_3
 (22 8)  (568 200)  (568 200)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (570 200)  (570 200)  routing T_11_12.rgt_op_3 <X> T_11_12.lc_trk_g2_3
 (5 10)  (551 202)  (551 202)  routing T_11_12.sp4_v_t_43 <X> T_11_12.sp4_h_l_43
 (25 10)  (571 202)  (571 202)  routing T_11_12.sp4_v_b_38 <X> T_11_12.lc_trk_g2_6
 (6 11)  (552 203)  (552 203)  routing T_11_12.sp4_v_t_43 <X> T_11_12.sp4_h_l_43
 (22 11)  (568 203)  (568 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (569 203)  (569 203)  routing T_11_12.sp4_v_b_38 <X> T_11_12.lc_trk_g2_6
 (25 11)  (571 203)  (571 203)  routing T_11_12.sp4_v_b_38 <X> T_11_12.lc_trk_g2_6
 (21 12)  (567 204)  (567 204)  routing T_11_12.sp4_h_r_35 <X> T_11_12.lc_trk_g3_3
 (22 12)  (568 204)  (568 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (569 204)  (569 204)  routing T_11_12.sp4_h_r_35 <X> T_11_12.lc_trk_g3_3
 (24 12)  (570 204)  (570 204)  routing T_11_12.sp4_h_r_35 <X> T_11_12.lc_trk_g3_3
 (25 12)  (571 204)  (571 204)  routing T_11_12.rgt_op_2 <X> T_11_12.lc_trk_g3_2
 (22 13)  (568 205)  (568 205)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (570 205)  (570 205)  routing T_11_12.rgt_op_2 <X> T_11_12.lc_trk_g3_2
 (0 14)  (546 206)  (546 206)  routing T_11_12.glb_netwk_4 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 206)  (547 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (568 206)  (568 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_12_12

 (13 0)  (613 192)  (613 192)  routing T_12_12.sp4_v_t_39 <X> T_12_12.sp4_v_b_2
 (15 0)  (615 192)  (615 192)  routing T_12_12.sp4_h_r_1 <X> T_12_12.lc_trk_g0_1
 (16 0)  (616 192)  (616 192)  routing T_12_12.sp4_h_r_1 <X> T_12_12.lc_trk_g0_1
 (17 0)  (617 192)  (617 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (25 0)  (625 192)  (625 192)  routing T_12_12.sp4_h_r_10 <X> T_12_12.lc_trk_g0_2
 (29 0)  (629 192)  (629 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 192)  (630 192)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 192)  (631 192)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 192)  (632 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 192)  (633 192)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 192)  (636 192)  LC_0 Logic Functioning bit
 (37 0)  (637 192)  (637 192)  LC_0 Logic Functioning bit
 (38 0)  (638 192)  (638 192)  LC_0 Logic Functioning bit
 (39 0)  (639 192)  (639 192)  LC_0 Logic Functioning bit
 (41 0)  (641 192)  (641 192)  LC_0 Logic Functioning bit
 (43 0)  (643 192)  (643 192)  LC_0 Logic Functioning bit
 (52 0)  (652 192)  (652 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (18 1)  (618 193)  (618 193)  routing T_12_12.sp4_h_r_1 <X> T_12_12.lc_trk_g0_1
 (22 1)  (622 193)  (622 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (623 193)  (623 193)  routing T_12_12.sp4_h_r_10 <X> T_12_12.lc_trk_g0_2
 (24 1)  (624 193)  (624 193)  routing T_12_12.sp4_h_r_10 <X> T_12_12.lc_trk_g0_2
 (30 1)  (630 193)  (630 193)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 193)  (631 193)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 193)  (636 193)  LC_0 Logic Functioning bit
 (37 1)  (637 193)  (637 193)  LC_0 Logic Functioning bit
 (38 1)  (638 193)  (638 193)  LC_0 Logic Functioning bit
 (39 1)  (639 193)  (639 193)  LC_0 Logic Functioning bit
 (41 1)  (641 193)  (641 193)  LC_0 Logic Functioning bit
 (43 1)  (643 193)  (643 193)  LC_0 Logic Functioning bit
 (17 2)  (617 194)  (617 194)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (618 194)  (618 194)  routing T_12_12.bnr_op_5 <X> T_12_12.lc_trk_g0_5
 (22 2)  (622 194)  (622 194)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (25 2)  (625 194)  (625 194)  routing T_12_12.sp4_h_l_11 <X> T_12_12.lc_trk_g0_6
 (26 2)  (626 194)  (626 194)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 194)  (634 194)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 194)  (636 194)  LC_1 Logic Functioning bit
 (37 2)  (637 194)  (637 194)  LC_1 Logic Functioning bit
 (38 2)  (638 194)  (638 194)  LC_1 Logic Functioning bit
 (39 2)  (639 194)  (639 194)  LC_1 Logic Functioning bit
 (41 2)  (641 194)  (641 194)  LC_1 Logic Functioning bit
 (43 2)  (643 194)  (643 194)  LC_1 Logic Functioning bit
 (8 3)  (608 195)  (608 195)  routing T_12_12.sp4_h_r_7 <X> T_12_12.sp4_v_t_36
 (9 3)  (609 195)  (609 195)  routing T_12_12.sp4_h_r_7 <X> T_12_12.sp4_v_t_36
 (10 3)  (610 195)  (610 195)  routing T_12_12.sp4_h_r_7 <X> T_12_12.sp4_v_t_36
 (15 3)  (615 195)  (615 195)  routing T_12_12.sp4_v_t_9 <X> T_12_12.lc_trk_g0_4
 (16 3)  (616 195)  (616 195)  routing T_12_12.sp4_v_t_9 <X> T_12_12.lc_trk_g0_4
 (17 3)  (617 195)  (617 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (618 195)  (618 195)  routing T_12_12.bnr_op_5 <X> T_12_12.lc_trk_g0_5
 (22 3)  (622 195)  (622 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (623 195)  (623 195)  routing T_12_12.sp4_h_l_11 <X> T_12_12.lc_trk_g0_6
 (24 3)  (624 195)  (624 195)  routing T_12_12.sp4_h_l_11 <X> T_12_12.lc_trk_g0_6
 (25 3)  (625 195)  (625 195)  routing T_12_12.sp4_h_l_11 <X> T_12_12.lc_trk_g0_6
 (26 3)  (626 195)  (626 195)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 195)  (629 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 195)  (631 195)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 195)  (636 195)  LC_1 Logic Functioning bit
 (37 3)  (637 195)  (637 195)  LC_1 Logic Functioning bit
 (38 3)  (638 195)  (638 195)  LC_1 Logic Functioning bit
 (39 3)  (639 195)  (639 195)  LC_1 Logic Functioning bit
 (40 3)  (640 195)  (640 195)  LC_1 Logic Functioning bit
 (42 3)  (642 195)  (642 195)  LC_1 Logic Functioning bit
 (47 3)  (647 195)  (647 195)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 4)  (621 196)  (621 196)  routing T_12_12.lft_op_3 <X> T_12_12.lc_trk_g1_3
 (22 4)  (622 196)  (622 196)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 196)  (624 196)  routing T_12_12.lft_op_3 <X> T_12_12.lc_trk_g1_3
 (26 4)  (626 196)  (626 196)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 196)  (627 196)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 196)  (629 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 196)  (630 196)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 196)  (632 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 196)  (634 196)  routing T_12_12.lc_trk_g1_0 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (15 5)  (615 197)  (615 197)  routing T_12_12.bot_op_0 <X> T_12_12.lc_trk_g1_0
 (17 5)  (617 197)  (617 197)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (28 5)  (628 197)  (628 197)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 197)  (629 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 197)  (630 197)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 197)  (632 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (633 197)  (633 197)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.input_2_2
 (34 5)  (634 197)  (634 197)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.input_2_2
 (37 5)  (637 197)  (637 197)  LC_2 Logic Functioning bit
 (4 6)  (604 198)  (604 198)  routing T_12_12.sp4_h_r_3 <X> T_12_12.sp4_v_t_38
 (14 6)  (614 198)  (614 198)  routing T_12_12.sp4_h_l_1 <X> T_12_12.lc_trk_g1_4
 (15 6)  (615 198)  (615 198)  routing T_12_12.top_op_5 <X> T_12_12.lc_trk_g1_5
 (17 6)  (617 198)  (617 198)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (627 198)  (627 198)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 198)  (628 198)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 198)  (629 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 198)  (631 198)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 198)  (634 198)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (5 7)  (605 199)  (605 199)  routing T_12_12.sp4_h_r_3 <X> T_12_12.sp4_v_t_38
 (15 7)  (615 199)  (615 199)  routing T_12_12.sp4_h_l_1 <X> T_12_12.lc_trk_g1_4
 (16 7)  (616 199)  (616 199)  routing T_12_12.sp4_h_l_1 <X> T_12_12.lc_trk_g1_4
 (17 7)  (617 199)  (617 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (618 199)  (618 199)  routing T_12_12.top_op_5 <X> T_12_12.lc_trk_g1_5
 (22 7)  (622 199)  (622 199)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (623 199)  (623 199)  routing T_12_12.sp12_h_r_14 <X> T_12_12.lc_trk_g1_6
 (27 7)  (627 199)  (627 199)  routing T_12_12.lc_trk_g1_0 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 199)  (629 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 199)  (630 199)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (37 7)  (637 199)  (637 199)  LC_3 Logic Functioning bit
 (39 7)  (639 199)  (639 199)  LC_3 Logic Functioning bit
 (2 8)  (602 200)  (602 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (25 8)  (625 200)  (625 200)  routing T_12_12.wire_logic_cluster/lc_2/out <X> T_12_12.lc_trk_g2_2
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 200)  (634 200)  routing T_12_12.lc_trk_g1_0 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 200)  (636 200)  LC_4 Logic Functioning bit
 (38 8)  (638 200)  (638 200)  LC_4 Logic Functioning bit
 (39 8)  (639 200)  (639 200)  LC_4 Logic Functioning bit
 (41 8)  (641 200)  (641 200)  LC_4 Logic Functioning bit
 (43 8)  (643 200)  (643 200)  LC_4 Logic Functioning bit
 (46 8)  (646 200)  (646 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (622 201)  (622 201)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (626 201)  (626 201)  routing T_12_12.lc_trk_g0_2 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 201)  (629 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 201)  (632 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (633 201)  (633 201)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.input_2_4
 (34 9)  (634 201)  (634 201)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.input_2_4
 (37 9)  (637 201)  (637 201)  LC_4 Logic Functioning bit
 (38 9)  (638 201)  (638 201)  LC_4 Logic Functioning bit
 (39 9)  (639 201)  (639 201)  LC_4 Logic Functioning bit
 (41 9)  (641 201)  (641 201)  LC_4 Logic Functioning bit
 (42 9)  (642 201)  (642 201)  LC_4 Logic Functioning bit
 (14 10)  (614 202)  (614 202)  routing T_12_12.rgt_op_4 <X> T_12_12.lc_trk_g2_4
 (21 10)  (621 202)  (621 202)  routing T_12_12.rgt_op_7 <X> T_12_12.lc_trk_g2_7
 (22 10)  (622 202)  (622 202)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 202)  (624 202)  routing T_12_12.rgt_op_7 <X> T_12_12.lc_trk_g2_7
 (26 10)  (626 202)  (626 202)  routing T_12_12.lc_trk_g0_5 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 202)  (629 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 202)  (630 202)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 202)  (631 202)  routing T_12_12.lc_trk_g0_4 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (635 202)  (635 202)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.input_2_5
 (8 11)  (608 203)  (608 203)  routing T_12_12.sp4_h_r_1 <X> T_12_12.sp4_v_t_42
 (9 11)  (609 203)  (609 203)  routing T_12_12.sp4_h_r_1 <X> T_12_12.sp4_v_t_42
 (10 11)  (610 203)  (610 203)  routing T_12_12.sp4_h_r_1 <X> T_12_12.sp4_v_t_42
 (15 11)  (615 203)  (615 203)  routing T_12_12.rgt_op_4 <X> T_12_12.lc_trk_g2_4
 (17 11)  (617 203)  (617 203)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (29 11)  (629 203)  (629 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 203)  (630 203)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 203)  (632 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (634 203)  (634 203)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.input_2_5
 (39 11)  (639 203)  (639 203)  LC_5 Logic Functioning bit
 (1 12)  (601 204)  (601 204)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (15 12)  (615 204)  (615 204)  routing T_12_12.rgt_op_1 <X> T_12_12.lc_trk_g3_1
 (17 12)  (617 204)  (617 204)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 204)  (618 204)  routing T_12_12.rgt_op_1 <X> T_12_12.lc_trk_g3_1
 (22 12)  (622 204)  (622 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 204)  (623 204)  routing T_12_12.sp4_h_r_27 <X> T_12_12.lc_trk_g3_3
 (24 12)  (624 204)  (624 204)  routing T_12_12.sp4_h_r_27 <X> T_12_12.lc_trk_g3_3
 (27 12)  (627 204)  (627 204)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 204)  (628 204)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 204)  (629 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 204)  (630 204)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 204)  (631 204)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 204)  (632 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 204)  (633 204)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 204)  (634 204)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 204)  (636 204)  LC_6 Logic Functioning bit
 (41 12)  (641 204)  (641 204)  LC_6 Logic Functioning bit
 (43 12)  (643 204)  (643 204)  LC_6 Logic Functioning bit
 (50 12)  (650 204)  (650 204)  Cascade bit: LH_LC06_inmux02_5

 (1 13)  (601 205)  (601 205)  routing T_12_12.glb_netwk_4 <X> T_12_12.glb2local_3
 (21 13)  (621 205)  (621 205)  routing T_12_12.sp4_h_r_27 <X> T_12_12.lc_trk_g3_3
 (26 13)  (626 205)  (626 205)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 205)  (628 205)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 205)  (629 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 205)  (630 205)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 205)  (636 205)  LC_6 Logic Functioning bit
 (40 13)  (640 205)  (640 205)  LC_6 Logic Functioning bit
 (42 13)  (642 205)  (642 205)  LC_6 Logic Functioning bit
 (43 13)  (643 205)  (643 205)  LC_6 Logic Functioning bit
 (25 14)  (625 206)  (625 206)  routing T_12_12.rgt_op_6 <X> T_12_12.lc_trk_g3_6
 (27 14)  (627 206)  (627 206)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 206)  (628 206)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 206)  (629 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 206)  (631 206)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 206)  (632 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 206)  (634 206)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 206)  (636 206)  LC_7 Logic Functioning bit
 (37 14)  (637 206)  (637 206)  LC_7 Logic Functioning bit
 (42 14)  (642 206)  (642 206)  LC_7 Logic Functioning bit
 (43 14)  (643 206)  (643 206)  LC_7 Logic Functioning bit
 (50 14)  (650 206)  (650 206)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (615 207)  (615 207)  routing T_12_12.tnr_op_4 <X> T_12_12.lc_trk_g3_4
 (17 15)  (617 207)  (617 207)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (622 207)  (622 207)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (624 207)  (624 207)  routing T_12_12.rgt_op_6 <X> T_12_12.lc_trk_g3_6
 (29 15)  (629 207)  (629 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (636 207)  (636 207)  LC_7 Logic Functioning bit
 (37 15)  (637 207)  (637 207)  LC_7 Logic Functioning bit
 (39 15)  (639 207)  (639 207)  LC_7 Logic Functioning bit
 (42 15)  (642 207)  (642 207)  LC_7 Logic Functioning bit
 (43 15)  (643 207)  (643 207)  LC_7 Logic Functioning bit


LogicTile_13_12

 (5 0)  (659 192)  (659 192)  routing T_13_12.sp4_v_t_37 <X> T_13_12.sp4_h_r_0
 (22 0)  (676 192)  (676 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (677 192)  (677 192)  routing T_13_12.sp4_v_b_19 <X> T_13_12.lc_trk_g0_3
 (24 0)  (678 192)  (678 192)  routing T_13_12.sp4_v_b_19 <X> T_13_12.lc_trk_g0_3
 (25 0)  (679 192)  (679 192)  routing T_13_12.sp4_h_l_7 <X> T_13_12.lc_trk_g0_2
 (26 0)  (680 192)  (680 192)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 192)  (685 192)  routing T_13_12.lc_trk_g2_5 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 192)  (687 192)  routing T_13_12.lc_trk_g2_5 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 192)  (689 192)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.input_2_0
 (36 0)  (690 192)  (690 192)  LC_0 Logic Functioning bit
 (37 0)  (691 192)  (691 192)  LC_0 Logic Functioning bit
 (38 0)  (692 192)  (692 192)  LC_0 Logic Functioning bit
 (39 0)  (693 192)  (693 192)  LC_0 Logic Functioning bit
 (40 0)  (694 192)  (694 192)  LC_0 Logic Functioning bit
 (42 0)  (696 192)  (696 192)  LC_0 Logic Functioning bit
 (43 0)  (697 192)  (697 192)  LC_0 Logic Functioning bit
 (22 1)  (676 193)  (676 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (677 193)  (677 193)  routing T_13_12.sp4_h_l_7 <X> T_13_12.lc_trk_g0_2
 (24 1)  (678 193)  (678 193)  routing T_13_12.sp4_h_l_7 <X> T_13_12.lc_trk_g0_2
 (25 1)  (679 193)  (679 193)  routing T_13_12.sp4_h_l_7 <X> T_13_12.lc_trk_g0_2
 (27 1)  (681 193)  (681 193)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 193)  (682 193)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 193)  (683 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 193)  (684 193)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 193)  (686 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (690 193)  (690 193)  LC_0 Logic Functioning bit
 (37 1)  (691 193)  (691 193)  LC_0 Logic Functioning bit
 (39 1)  (693 193)  (693 193)  LC_0 Logic Functioning bit
 (40 1)  (694 193)  (694 193)  LC_0 Logic Functioning bit
 (42 1)  (696 193)  (696 193)  LC_0 Logic Functioning bit
 (43 1)  (697 193)  (697 193)  LC_0 Logic Functioning bit
 (0 2)  (654 194)  (654 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (1 2)  (655 194)  (655 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 194)  (668 194)  routing T_13_12.bnr_op_4 <X> T_13_12.lc_trk_g0_4
 (16 2)  (670 194)  (670 194)  routing T_13_12.sp4_v_b_5 <X> T_13_12.lc_trk_g0_5
 (17 2)  (671 194)  (671 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (672 194)  (672 194)  routing T_13_12.sp4_v_b_5 <X> T_13_12.lc_trk_g0_5
 (25 2)  (679 194)  (679 194)  routing T_13_12.sp4_h_r_14 <X> T_13_12.lc_trk_g0_6
 (26 2)  (680 194)  (680 194)  routing T_13_12.lc_trk_g0_5 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 194)  (688 194)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (38 2)  (692 194)  (692 194)  LC_1 Logic Functioning bit
 (39 2)  (693 194)  (693 194)  LC_1 Logic Functioning bit
 (45 2)  (699 194)  (699 194)  LC_1 Logic Functioning bit
 (46 2)  (700 194)  (700 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (704 194)  (704 194)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (706 194)  (706 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (668 195)  (668 195)  routing T_13_12.bnr_op_4 <X> T_13_12.lc_trk_g0_4
 (17 3)  (671 195)  (671 195)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (676 195)  (676 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (677 195)  (677 195)  routing T_13_12.sp4_h_r_14 <X> T_13_12.lc_trk_g0_6
 (24 3)  (678 195)  (678 195)  routing T_13_12.sp4_h_r_14 <X> T_13_12.lc_trk_g0_6
 (29 3)  (683 195)  (683 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 195)  (684 195)  routing T_13_12.lc_trk_g0_2 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 195)  (685 195)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (38 3)  (692 195)  (692 195)  LC_1 Logic Functioning bit
 (39 3)  (693 195)  (693 195)  LC_1 Logic Functioning bit
 (40 3)  (694 195)  (694 195)  LC_1 Logic Functioning bit
 (41 3)  (695 195)  (695 195)  LC_1 Logic Functioning bit
 (42 3)  (696 195)  (696 195)  LC_1 Logic Functioning bit
 (43 3)  (697 195)  (697 195)  LC_1 Logic Functioning bit
 (52 3)  (706 195)  (706 195)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (0 4)  (654 196)  (654 196)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_7/cen
 (1 4)  (655 196)  (655 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (9 4)  (663 196)  (663 196)  routing T_13_12.sp4_v_t_41 <X> T_13_12.sp4_h_r_4
 (21 4)  (675 196)  (675 196)  routing T_13_12.wire_logic_cluster/lc_3/out <X> T_13_12.lc_trk_g1_3
 (22 4)  (676 196)  (676 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (0 5)  (654 197)  (654 197)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_7/cen
 (1 5)  (655 197)  (655 197)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_7/cen
 (15 6)  (669 198)  (669 198)  routing T_13_12.bot_op_5 <X> T_13_12.lc_trk_g1_5
 (17 6)  (671 198)  (671 198)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (675 198)  (675 198)  routing T_13_12.wire_logic_cluster/lc_7/out <X> T_13_12.lc_trk_g1_7
 (22 6)  (676 198)  (676 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 198)  (679 198)  routing T_13_12.wire_logic_cluster/lc_6/out <X> T_13_12.lc_trk_g1_6
 (28 6)  (682 198)  (682 198)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 198)  (683 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 198)  (685 198)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 198)  (686 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 198)  (687 198)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 198)  (688 198)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 198)  (689 198)  routing T_13_12.lc_trk_g2_5 <X> T_13_12.input_2_3
 (36 6)  (690 198)  (690 198)  LC_3 Logic Functioning bit
 (37 6)  (691 198)  (691 198)  LC_3 Logic Functioning bit
 (38 6)  (692 198)  (692 198)  LC_3 Logic Functioning bit
 (39 6)  (693 198)  (693 198)  LC_3 Logic Functioning bit
 (40 6)  (694 198)  (694 198)  LC_3 Logic Functioning bit
 (41 6)  (695 198)  (695 198)  LC_3 Logic Functioning bit
 (42 6)  (696 198)  (696 198)  LC_3 Logic Functioning bit
 (43 6)  (697 198)  (697 198)  LC_3 Logic Functioning bit
 (46 6)  (700 198)  (700 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (676 199)  (676 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (680 199)  (680 199)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 199)  (683 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 199)  (684 199)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 199)  (686 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (687 199)  (687 199)  routing T_13_12.lc_trk_g2_5 <X> T_13_12.input_2_3
 (36 7)  (690 199)  (690 199)  LC_3 Logic Functioning bit
 (37 7)  (691 199)  (691 199)  LC_3 Logic Functioning bit
 (38 7)  (692 199)  (692 199)  LC_3 Logic Functioning bit
 (41 7)  (695 199)  (695 199)  LC_3 Logic Functioning bit
 (43 7)  (697 199)  (697 199)  LC_3 Logic Functioning bit
 (14 8)  (668 200)  (668 200)  routing T_13_12.sp4_h_l_21 <X> T_13_12.lc_trk_g2_0
 (17 8)  (671 200)  (671 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (680 200)  (680 200)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 200)  (681 200)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 200)  (682 200)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 200)  (683 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 200)  (690 200)  LC_4 Logic Functioning bit
 (38 8)  (692 200)  (692 200)  LC_4 Logic Functioning bit
 (41 8)  (695 200)  (695 200)  LC_4 Logic Functioning bit
 (45 8)  (699 200)  (699 200)  LC_4 Logic Functioning bit
 (46 8)  (700 200)  (700 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (704 200)  (704 200)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (705 200)  (705 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (706 200)  (706 200)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (669 201)  (669 201)  routing T_13_12.sp4_h_l_21 <X> T_13_12.lc_trk_g2_0
 (16 9)  (670 201)  (670 201)  routing T_13_12.sp4_h_l_21 <X> T_13_12.lc_trk_g2_0
 (17 9)  (671 201)  (671 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (672 201)  (672 201)  routing T_13_12.sp4_r_v_b_33 <X> T_13_12.lc_trk_g2_1
 (22 9)  (676 201)  (676 201)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (678 201)  (678 201)  routing T_13_12.tnr_op_2 <X> T_13_12.lc_trk_g2_2
 (26 9)  (680 201)  (680 201)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 201)  (681 201)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 201)  (683 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 201)  (684 201)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 201)  (685 201)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 201)  (691 201)  LC_4 Logic Functioning bit
 (38 9)  (692 201)  (692 201)  LC_4 Logic Functioning bit
 (41 9)  (695 201)  (695 201)  LC_4 Logic Functioning bit
 (46 9)  (700 201)  (700 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (707 201)  (707 201)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (668 202)  (668 202)  routing T_13_12.wire_logic_cluster/lc_4/out <X> T_13_12.lc_trk_g2_4
 (15 10)  (669 202)  (669 202)  routing T_13_12.sp4_h_l_24 <X> T_13_12.lc_trk_g2_5
 (16 10)  (670 202)  (670 202)  routing T_13_12.sp4_h_l_24 <X> T_13_12.lc_trk_g2_5
 (17 10)  (671 202)  (671 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (672 202)  (672 202)  routing T_13_12.sp4_h_l_24 <X> T_13_12.lc_trk_g2_5
 (27 10)  (681 202)  (681 202)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 202)  (682 202)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 202)  (683 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 202)  (685 202)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 202)  (686 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 202)  (688 202)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 202)  (689 202)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.input_2_5
 (36 10)  (690 202)  (690 202)  LC_5 Logic Functioning bit
 (37 10)  (691 202)  (691 202)  LC_5 Logic Functioning bit
 (38 10)  (692 202)  (692 202)  LC_5 Logic Functioning bit
 (39 10)  (693 202)  (693 202)  LC_5 Logic Functioning bit
 (40 10)  (694 202)  (694 202)  LC_5 Logic Functioning bit
 (41 10)  (695 202)  (695 202)  LC_5 Logic Functioning bit
 (42 10)  (696 202)  (696 202)  LC_5 Logic Functioning bit
 (17 11)  (671 203)  (671 203)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (28 11)  (682 203)  (682 203)  routing T_13_12.lc_trk_g2_1 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 203)  (683 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 203)  (686 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (688 203)  (688 203)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.input_2_5
 (35 11)  (689 203)  (689 203)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.input_2_5
 (36 11)  (690 203)  (690 203)  LC_5 Logic Functioning bit
 (38 11)  (692 203)  (692 203)  LC_5 Logic Functioning bit
 (39 11)  (693 203)  (693 203)  LC_5 Logic Functioning bit
 (40 11)  (694 203)  (694 203)  LC_5 Logic Functioning bit
 (41 11)  (695 203)  (695 203)  LC_5 Logic Functioning bit
 (43 11)  (697 203)  (697 203)  LC_5 Logic Functioning bit
 (46 11)  (700 203)  (700 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (707 203)  (707 203)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (669 204)  (669 204)  routing T_13_12.sp4_v_t_28 <X> T_13_12.lc_trk_g3_1
 (16 12)  (670 204)  (670 204)  routing T_13_12.sp4_v_t_28 <X> T_13_12.lc_trk_g3_1
 (17 12)  (671 204)  (671 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (676 204)  (676 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (679 204)  (679 204)  routing T_13_12.sp4_h_r_34 <X> T_13_12.lc_trk_g3_2
 (26 12)  (680 204)  (680 204)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 204)  (681 204)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 204)  (682 204)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 204)  (684 204)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 204)  (685 204)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 204)  (687 204)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 204)  (688 204)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 204)  (689 204)  routing T_13_12.lc_trk_g0_6 <X> T_13_12.input_2_6
 (40 12)  (694 204)  (694 204)  LC_6 Logic Functioning bit
 (21 13)  (675 205)  (675 205)  routing T_13_12.sp4_r_v_b_43 <X> T_13_12.lc_trk_g3_3
 (22 13)  (676 205)  (676 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (677 205)  (677 205)  routing T_13_12.sp4_h_r_34 <X> T_13_12.lc_trk_g3_2
 (24 13)  (678 205)  (678 205)  routing T_13_12.sp4_h_r_34 <X> T_13_12.lc_trk_g3_2
 (28 13)  (682 205)  (682 205)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 205)  (683 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 205)  (684 205)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 205)  (686 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (689 205)  (689 205)  routing T_13_12.lc_trk_g0_6 <X> T_13_12.input_2_6
 (4 14)  (658 206)  (658 206)  routing T_13_12.sp4_h_r_9 <X> T_13_12.sp4_v_t_44
 (12 14)  (666 206)  (666 206)  routing T_13_12.sp4_v_t_40 <X> T_13_12.sp4_h_l_46
 (15 14)  (669 206)  (669 206)  routing T_13_12.tnl_op_5 <X> T_13_12.lc_trk_g3_5
 (17 14)  (671 206)  (671 206)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (675 206)  (675 206)  routing T_13_12.sp4_v_t_26 <X> T_13_12.lc_trk_g3_7
 (22 14)  (676 206)  (676 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (677 206)  (677 206)  routing T_13_12.sp4_v_t_26 <X> T_13_12.lc_trk_g3_7
 (28 14)  (682 206)  (682 206)  routing T_13_12.lc_trk_g2_0 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 206)  (683 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 206)  (685 206)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 206)  (687 206)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 206)  (688 206)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 206)  (690 206)  LC_7 Logic Functioning bit
 (37 14)  (691 206)  (691 206)  LC_7 Logic Functioning bit
 (43 14)  (697 206)  (697 206)  LC_7 Logic Functioning bit
 (50 14)  (704 206)  (704 206)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (659 207)  (659 207)  routing T_13_12.sp4_h_r_9 <X> T_13_12.sp4_v_t_44
 (11 15)  (665 207)  (665 207)  routing T_13_12.sp4_v_t_40 <X> T_13_12.sp4_h_l_46
 (13 15)  (667 207)  (667 207)  routing T_13_12.sp4_v_t_40 <X> T_13_12.sp4_h_l_46
 (17 15)  (671 207)  (671 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (672 207)  (672 207)  routing T_13_12.tnl_op_5 <X> T_13_12.lc_trk_g3_5
 (21 15)  (675 207)  (675 207)  routing T_13_12.sp4_v_t_26 <X> T_13_12.lc_trk_g3_7
 (22 15)  (676 207)  (676 207)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (678 207)  (678 207)  routing T_13_12.tnr_op_6 <X> T_13_12.lc_trk_g3_6
 (31 15)  (685 207)  (685 207)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 207)  (690 207)  LC_7 Logic Functioning bit
 (37 15)  (691 207)  (691 207)  LC_7 Logic Functioning bit
 (43 15)  (697 207)  (697 207)  LC_7 Logic Functioning bit


LogicTile_14_12

 (10 0)  (718 192)  (718 192)  routing T_14_12.sp4_v_t_45 <X> T_14_12.sp4_h_r_1
 (15 0)  (723 192)  (723 192)  routing T_14_12.lft_op_1 <X> T_14_12.lc_trk_g0_1
 (17 0)  (725 192)  (725 192)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 192)  (726 192)  routing T_14_12.lft_op_1 <X> T_14_12.lc_trk_g0_1
 (22 0)  (730 192)  (730 192)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (732 192)  (732 192)  routing T_14_12.top_op_3 <X> T_14_12.lc_trk_g0_3
 (25 0)  (733 192)  (733 192)  routing T_14_12.sp4_v_b_10 <X> T_14_12.lc_trk_g0_2
 (21 1)  (729 193)  (729 193)  routing T_14_12.top_op_3 <X> T_14_12.lc_trk_g0_3
 (22 1)  (730 193)  (730 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (731 193)  (731 193)  routing T_14_12.sp4_v_b_10 <X> T_14_12.lc_trk_g0_2
 (25 1)  (733 193)  (733 193)  routing T_14_12.sp4_v_b_10 <X> T_14_12.lc_trk_g0_2
 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (1 2)  (709 194)  (709 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 194)  (722 194)  routing T_14_12.lft_op_4 <X> T_14_12.lc_trk_g0_4
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 194)  (738 194)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 194)  (739 194)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 194)  (741 194)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 194)  (743 194)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.input_2_1
 (40 2)  (748 194)  (748 194)  LC_1 Logic Functioning bit
 (45 2)  (753 194)  (753 194)  LC_1 Logic Functioning bit
 (52 2)  (760 194)  (760 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (15 3)  (723 195)  (723 195)  routing T_14_12.lft_op_4 <X> T_14_12.lc_trk_g0_4
 (17 3)  (725 195)  (725 195)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (734 195)  (734 195)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 195)  (736 195)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 195)  (737 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 195)  (740 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (742 195)  (742 195)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.input_2_1
 (35 3)  (743 195)  (743 195)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.input_2_1
 (47 3)  (755 195)  (755 195)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (709 196)  (709 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (711 196)  (711 196)  routing T_14_12.sp12_v_t_23 <X> T_14_12.sp12_h_r_0
 (15 4)  (723 196)  (723 196)  routing T_14_12.top_op_1 <X> T_14_12.lc_trk_g1_1
 (17 4)  (725 196)  (725 196)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (29 4)  (737 196)  (737 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 196)  (741 196)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 196)  (744 196)  LC_2 Logic Functioning bit
 (38 4)  (746 196)  (746 196)  LC_2 Logic Functioning bit
 (1 5)  (709 197)  (709 197)  routing T_14_12.lc_trk_g0_2 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (18 5)  (726 197)  (726 197)  routing T_14_12.top_op_1 <X> T_14_12.lc_trk_g1_1
 (27 5)  (735 197)  (735 197)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 197)  (736 197)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 197)  (737 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 197)  (739 197)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (5 6)  (713 198)  (713 198)  routing T_14_12.sp4_v_t_44 <X> T_14_12.sp4_h_l_38
 (11 6)  (719 198)  (719 198)  routing T_14_12.sp4_h_r_11 <X> T_14_12.sp4_v_t_40
 (12 6)  (720 198)  (720 198)  routing T_14_12.sp4_v_t_46 <X> T_14_12.sp4_h_l_40
 (13 6)  (721 198)  (721 198)  routing T_14_12.sp4_h_r_11 <X> T_14_12.sp4_v_t_40
 (29 6)  (737 198)  (737 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 198)  (738 198)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 198)  (739 198)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 198)  (741 198)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 198)  (742 198)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 198)  (744 198)  LC_3 Logic Functioning bit
 (38 6)  (746 198)  (746 198)  LC_3 Logic Functioning bit
 (39 6)  (747 198)  (747 198)  LC_3 Logic Functioning bit
 (41 6)  (749 198)  (749 198)  LC_3 Logic Functioning bit
 (42 6)  (750 198)  (750 198)  LC_3 Logic Functioning bit
 (43 6)  (751 198)  (751 198)  LC_3 Logic Functioning bit
 (4 7)  (712 199)  (712 199)  routing T_14_12.sp4_v_t_44 <X> T_14_12.sp4_h_l_38
 (6 7)  (714 199)  (714 199)  routing T_14_12.sp4_v_t_44 <X> T_14_12.sp4_h_l_38
 (11 7)  (719 199)  (719 199)  routing T_14_12.sp4_v_t_46 <X> T_14_12.sp4_h_l_40
 (12 7)  (720 199)  (720 199)  routing T_14_12.sp4_h_r_11 <X> T_14_12.sp4_v_t_40
 (13 7)  (721 199)  (721 199)  routing T_14_12.sp4_v_t_46 <X> T_14_12.sp4_h_l_40
 (22 7)  (730 199)  (730 199)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 199)  (732 199)  routing T_14_12.top_op_6 <X> T_14_12.lc_trk_g1_6
 (25 7)  (733 199)  (733 199)  routing T_14_12.top_op_6 <X> T_14_12.lc_trk_g1_6
 (26 7)  (734 199)  (734 199)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 199)  (736 199)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 199)  (737 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 199)  (739 199)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 199)  (740 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (741 199)  (741 199)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.input_2_3
 (34 7)  (742 199)  (742 199)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.input_2_3
 (35 7)  (743 199)  (743 199)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.input_2_3
 (36 7)  (744 199)  (744 199)  LC_3 Logic Functioning bit
 (37 7)  (745 199)  (745 199)  LC_3 Logic Functioning bit
 (38 7)  (746 199)  (746 199)  LC_3 Logic Functioning bit
 (39 7)  (747 199)  (747 199)  LC_3 Logic Functioning bit
 (42 7)  (750 199)  (750 199)  LC_3 Logic Functioning bit
 (43 7)  (751 199)  (751 199)  LC_3 Logic Functioning bit
 (51 7)  (759 199)  (759 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (729 200)  (729 200)  routing T_14_12.rgt_op_3 <X> T_14_12.lc_trk_g2_3
 (22 8)  (730 200)  (730 200)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (732 200)  (732 200)  routing T_14_12.rgt_op_3 <X> T_14_12.lc_trk_g2_3
 (25 8)  (733 200)  (733 200)  routing T_14_12.rgt_op_2 <X> T_14_12.lc_trk_g2_2
 (26 8)  (734 200)  (734 200)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 200)  (737 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 200)  (741 200)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 200)  (744 200)  LC_4 Logic Functioning bit
 (38 8)  (746 200)  (746 200)  LC_4 Logic Functioning bit
 (41 8)  (749 200)  (749 200)  LC_4 Logic Functioning bit
 (43 8)  (751 200)  (751 200)  LC_4 Logic Functioning bit
 (4 9)  (712 201)  (712 201)  routing T_14_12.sp4_v_t_36 <X> T_14_12.sp4_h_r_6
 (22 9)  (730 201)  (730 201)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 201)  (732 201)  routing T_14_12.rgt_op_2 <X> T_14_12.lc_trk_g2_2
 (29 9)  (737 201)  (737 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 201)  (739 201)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 201)  (740 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (741 201)  (741 201)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.input_2_4
 (35 9)  (743 201)  (743 201)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.input_2_4
 (36 9)  (744 201)  (744 201)  LC_4 Logic Functioning bit
 (37 9)  (745 201)  (745 201)  LC_4 Logic Functioning bit
 (38 9)  (746 201)  (746 201)  LC_4 Logic Functioning bit
 (39 9)  (747 201)  (747 201)  LC_4 Logic Functioning bit
 (41 9)  (749 201)  (749 201)  LC_4 Logic Functioning bit
 (42 9)  (750 201)  (750 201)  LC_4 Logic Functioning bit
 (53 9)  (761 201)  (761 201)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (6 10)  (714 202)  (714 202)  routing T_14_12.sp4_v_b_3 <X> T_14_12.sp4_v_t_43
 (15 10)  (723 202)  (723 202)  routing T_14_12.sp4_h_r_45 <X> T_14_12.lc_trk_g2_5
 (16 10)  (724 202)  (724 202)  routing T_14_12.sp4_h_r_45 <X> T_14_12.lc_trk_g2_5
 (17 10)  (725 202)  (725 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (726 202)  (726 202)  routing T_14_12.sp4_h_r_45 <X> T_14_12.lc_trk_g2_5
 (27 10)  (735 202)  (735 202)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 202)  (736 202)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 202)  (737 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 202)  (738 202)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 202)  (740 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 202)  (741 202)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 202)  (744 202)  LC_5 Logic Functioning bit
 (38 10)  (746 202)  (746 202)  LC_5 Logic Functioning bit
 (5 11)  (713 203)  (713 203)  routing T_14_12.sp4_v_b_3 <X> T_14_12.sp4_v_t_43
 (8 11)  (716 203)  (716 203)  routing T_14_12.sp4_h_l_42 <X> T_14_12.sp4_v_t_42
 (14 11)  (722 203)  (722 203)  routing T_14_12.tnl_op_4 <X> T_14_12.lc_trk_g2_4
 (15 11)  (723 203)  (723 203)  routing T_14_12.tnl_op_4 <X> T_14_12.lc_trk_g2_4
 (17 11)  (725 203)  (725 203)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (726 203)  (726 203)  routing T_14_12.sp4_h_r_45 <X> T_14_12.lc_trk_g2_5
 (26 11)  (734 203)  (734 203)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 203)  (736 203)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 203)  (737 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 203)  (739 203)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 203)  (744 203)  LC_5 Logic Functioning bit
 (37 11)  (745 203)  (745 203)  LC_5 Logic Functioning bit
 (38 11)  (746 203)  (746 203)  LC_5 Logic Functioning bit
 (39 11)  (747 203)  (747 203)  LC_5 Logic Functioning bit
 (41 11)  (749 203)  (749 203)  LC_5 Logic Functioning bit
 (43 11)  (751 203)  (751 203)  LC_5 Logic Functioning bit
 (9 12)  (717 204)  (717 204)  routing T_14_12.sp4_v_t_47 <X> T_14_12.sp4_h_r_10
 (17 12)  (725 204)  (725 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 204)  (726 204)  routing T_14_12.wire_logic_cluster/lc_1/out <X> T_14_12.lc_trk_g3_1
 (25 12)  (733 204)  (733 204)  routing T_14_12.rgt_op_2 <X> T_14_12.lc_trk_g3_2
 (26 12)  (734 204)  (734 204)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 204)  (736 204)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (743 204)  (743 204)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.input_2_6
 (8 13)  (716 205)  (716 205)  routing T_14_12.sp4_h_l_47 <X> T_14_12.sp4_v_b_10
 (9 13)  (717 205)  (717 205)  routing T_14_12.sp4_h_l_47 <X> T_14_12.sp4_v_b_10
 (22 13)  (730 205)  (730 205)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 205)  (732 205)  routing T_14_12.rgt_op_2 <X> T_14_12.lc_trk_g3_2
 (29 13)  (737 205)  (737 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 205)  (738 205)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 205)  (739 205)  routing T_14_12.lc_trk_g0_3 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 205)  (740 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (741 205)  (741 205)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.input_2_6
 (34 13)  (742 205)  (742 205)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.input_2_6
 (35 13)  (743 205)  (743 205)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.input_2_6
 (43 13)  (751 205)  (751 205)  LC_6 Logic Functioning bit
 (0 14)  (708 206)  (708 206)  routing T_14_12.glb_netwk_4 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 206)  (709 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 206)  (723 206)  routing T_14_12.sp4_v_t_32 <X> T_14_12.lc_trk_g3_5
 (16 14)  (724 206)  (724 206)  routing T_14_12.sp4_v_t_32 <X> T_14_12.lc_trk_g3_5
 (17 14)  (725 206)  (725 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (730 206)  (730 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (731 206)  (731 206)  routing T_14_12.sp4_h_r_31 <X> T_14_12.lc_trk_g3_7
 (24 14)  (732 206)  (732 206)  routing T_14_12.sp4_h_r_31 <X> T_14_12.lc_trk_g3_7
 (26 14)  (734 206)  (734 206)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 206)  (735 206)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 206)  (736 206)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 206)  (737 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 206)  (742 206)  routing T_14_12.lc_trk_g1_1 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 206)  (744 206)  LC_7 Logic Functioning bit
 (37 14)  (745 206)  (745 206)  LC_7 Logic Functioning bit
 (38 14)  (746 206)  (746 206)  LC_7 Logic Functioning bit
 (39 14)  (747 206)  (747 206)  LC_7 Logic Functioning bit
 (40 14)  (748 206)  (748 206)  LC_7 Logic Functioning bit
 (42 14)  (750 206)  (750 206)  LC_7 Logic Functioning bit
 (43 14)  (751 206)  (751 206)  LC_7 Logic Functioning bit
 (50 14)  (758 206)  (758 206)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (729 207)  (729 207)  routing T_14_12.sp4_h_r_31 <X> T_14_12.lc_trk_g3_7
 (28 15)  (736 207)  (736 207)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 207)  (737 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 207)  (744 207)  LC_7 Logic Functioning bit
 (37 15)  (745 207)  (745 207)  LC_7 Logic Functioning bit
 (39 15)  (747 207)  (747 207)  LC_7 Logic Functioning bit
 (40 15)  (748 207)  (748 207)  LC_7 Logic Functioning bit
 (42 15)  (750 207)  (750 207)  LC_7 Logic Functioning bit
 (43 15)  (751 207)  (751 207)  LC_7 Logic Functioning bit
 (51 15)  (759 207)  (759 207)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_12

 (10 0)  (772 192)  (772 192)  routing T_15_12.sp4_v_t_45 <X> T_15_12.sp4_h_r_1
 (27 0)  (789 192)  (789 192)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 192)  (790 192)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (806 192)  (806 192)  LC_0 Logic Functioning bit
 (30 1)  (792 193)  (792 193)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (50 1)  (812 193)  (812 193)  Carry_In_Mux bit 

 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (770 194)  (770 194)  routing T_15_12.sp4_h_r_1 <X> T_15_12.sp4_h_l_36
 (28 2)  (790 194)  (790 194)  routing T_15_12.lc_trk_g2_0 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 194)  (791 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 194)  (798 194)  LC_1 Logic Functioning bit
 (37 2)  (799 194)  (799 194)  LC_1 Logic Functioning bit
 (38 2)  (800 194)  (800 194)  LC_1 Logic Functioning bit
 (39 2)  (801 194)  (801 194)  LC_1 Logic Functioning bit
 (44 2)  (806 194)  (806 194)  LC_1 Logic Functioning bit
 (40 3)  (802 195)  (802 195)  LC_1 Logic Functioning bit
 (41 3)  (803 195)  (803 195)  LC_1 Logic Functioning bit
 (42 3)  (804 195)  (804 195)  LC_1 Logic Functioning bit
 (43 3)  (805 195)  (805 195)  LC_1 Logic Functioning bit
 (46 3)  (808 195)  (808 195)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (0 4)  (762 196)  (762 196)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (1 4)  (763 196)  (763 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (4 4)  (766 196)  (766 196)  routing T_15_12.sp4_h_l_44 <X> T_15_12.sp4_v_b_3
 (6 4)  (768 196)  (768 196)  routing T_15_12.sp4_h_l_44 <X> T_15_12.sp4_v_b_3
 (21 4)  (783 196)  (783 196)  routing T_15_12.wire_logic_cluster/lc_3/out <X> T_15_12.lc_trk_g1_3
 (22 4)  (784 196)  (784 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 196)  (787 196)  routing T_15_12.wire_logic_cluster/lc_2/out <X> T_15_12.lc_trk_g1_2
 (26 4)  (788 196)  (788 196)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 196)  (789 196)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (799 196)  (799 196)  LC_2 Logic Functioning bit
 (39 4)  (801 196)  (801 196)  LC_2 Logic Functioning bit
 (44 4)  (806 196)  (806 196)  LC_2 Logic Functioning bit
 (45 4)  (807 196)  (807 196)  LC_2 Logic Functioning bit
 (1 5)  (763 197)  (763 197)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (5 5)  (767 197)  (767 197)  routing T_15_12.sp4_h_l_44 <X> T_15_12.sp4_v_b_3
 (22 5)  (784 197)  (784 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (788 197)  (788 197)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 197)  (790 197)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 197)  (791 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 197)  (792 197)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (41 5)  (803 197)  (803 197)  LC_2 Logic Functioning bit
 (43 5)  (805 197)  (805 197)  LC_2 Logic Functioning bit
 (47 5)  (809 197)  (809 197)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (810 197)  (810 197)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (813 197)  (813 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 6)  (773 198)  (773 198)  routing T_15_12.sp4_h_l_37 <X> T_15_12.sp4_v_t_40
 (17 6)  (779 198)  (779 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 198)  (780 198)  routing T_15_12.wire_logic_cluster/lc_5/out <X> T_15_12.lc_trk_g1_5
 (21 6)  (783 198)  (783 198)  routing T_15_12.wire_logic_cluster/lc_7/out <X> T_15_12.lc_trk_g1_7
 (22 6)  (784 198)  (784 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 198)  (787 198)  routing T_15_12.wire_logic_cluster/lc_6/out <X> T_15_12.lc_trk_g1_6
 (26 6)  (788 198)  (788 198)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 198)  (789 198)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 198)  (791 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (799 198)  (799 198)  LC_3 Logic Functioning bit
 (39 6)  (801 198)  (801 198)  LC_3 Logic Functioning bit
 (44 6)  (806 198)  (806 198)  LC_3 Logic Functioning bit
 (45 6)  (807 198)  (807 198)  LC_3 Logic Functioning bit
 (46 6)  (808 198)  (808 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (784 199)  (784 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (788 199)  (788 199)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 199)  (789 199)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 199)  (790 199)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 199)  (791 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 199)  (792 199)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (41 7)  (803 199)  (803 199)  LC_3 Logic Functioning bit
 (43 7)  (805 199)  (805 199)  LC_3 Logic Functioning bit
 (47 7)  (809 199)  (809 199)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (813 199)  (813 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (776 200)  (776 200)  routing T_15_12.sp4_h_l_21 <X> T_15_12.lc_trk_g2_0
 (25 8)  (787 200)  (787 200)  routing T_15_12.sp4_h_r_34 <X> T_15_12.lc_trk_g2_2
 (26 8)  (788 200)  (788 200)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 200)  (789 200)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 200)  (790 200)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 200)  (791 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 200)  (792 200)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 200)  (794 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (799 200)  (799 200)  LC_4 Logic Functioning bit
 (39 8)  (801 200)  (801 200)  LC_4 Logic Functioning bit
 (44 8)  (806 200)  (806 200)  LC_4 Logic Functioning bit
 (45 8)  (807 200)  (807 200)  LC_4 Logic Functioning bit
 (15 9)  (777 201)  (777 201)  routing T_15_12.sp4_h_l_21 <X> T_15_12.lc_trk_g2_0
 (16 9)  (778 201)  (778 201)  routing T_15_12.sp4_h_l_21 <X> T_15_12.lc_trk_g2_0
 (17 9)  (779 201)  (779 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (784 201)  (784 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 201)  (785 201)  routing T_15_12.sp4_h_r_34 <X> T_15_12.lc_trk_g2_2
 (24 9)  (786 201)  (786 201)  routing T_15_12.sp4_h_r_34 <X> T_15_12.lc_trk_g2_2
 (26 9)  (788 201)  (788 201)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 201)  (790 201)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 201)  (791 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (41 9)  (803 201)  (803 201)  LC_4 Logic Functioning bit
 (43 9)  (805 201)  (805 201)  LC_4 Logic Functioning bit
 (12 10)  (774 202)  (774 202)  routing T_15_12.sp4_v_t_45 <X> T_15_12.sp4_h_l_45
 (25 10)  (787 202)  (787 202)  routing T_15_12.sp4_h_r_46 <X> T_15_12.lc_trk_g2_6
 (26 10)  (788 202)  (788 202)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 202)  (789 202)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 202)  (791 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 202)  (792 202)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (799 202)  (799 202)  LC_5 Logic Functioning bit
 (39 10)  (801 202)  (801 202)  LC_5 Logic Functioning bit
 (44 10)  (806 202)  (806 202)  LC_5 Logic Functioning bit
 (45 10)  (807 202)  (807 202)  LC_5 Logic Functioning bit
 (11 11)  (773 203)  (773 203)  routing T_15_12.sp4_v_t_45 <X> T_15_12.sp4_h_l_45
 (22 11)  (784 203)  (784 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (785 203)  (785 203)  routing T_15_12.sp4_h_r_46 <X> T_15_12.lc_trk_g2_6
 (24 11)  (786 203)  (786 203)  routing T_15_12.sp4_h_r_46 <X> T_15_12.lc_trk_g2_6
 (25 11)  (787 203)  (787 203)  routing T_15_12.sp4_h_r_46 <X> T_15_12.lc_trk_g2_6
 (26 11)  (788 203)  (788 203)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 203)  (789 203)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 203)  (790 203)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 203)  (791 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (41 11)  (803 203)  (803 203)  LC_5 Logic Functioning bit
 (43 11)  (805 203)  (805 203)  LC_5 Logic Functioning bit
 (25 12)  (787 204)  (787 204)  routing T_15_12.sp4_h_r_42 <X> T_15_12.lc_trk_g3_2
 (26 12)  (788 204)  (788 204)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 204)  (789 204)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 204)  (791 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 204)  (792 204)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (799 204)  (799 204)  LC_6 Logic Functioning bit
 (39 12)  (801 204)  (801 204)  LC_6 Logic Functioning bit
 (44 12)  (806 204)  (806 204)  LC_6 Logic Functioning bit
 (45 12)  (807 204)  (807 204)  LC_6 Logic Functioning bit
 (22 13)  (784 205)  (784 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (785 205)  (785 205)  routing T_15_12.sp4_h_r_42 <X> T_15_12.lc_trk_g3_2
 (24 13)  (786 205)  (786 205)  routing T_15_12.sp4_h_r_42 <X> T_15_12.lc_trk_g3_2
 (25 13)  (787 205)  (787 205)  routing T_15_12.sp4_h_r_42 <X> T_15_12.lc_trk_g3_2
 (26 13)  (788 205)  (788 205)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 205)  (790 205)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 205)  (791 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 205)  (792 205)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (41 13)  (803 205)  (803 205)  LC_6 Logic Functioning bit
 (43 13)  (805 205)  (805 205)  LC_6 Logic Functioning bit
 (8 14)  (770 206)  (770 206)  routing T_15_12.sp4_h_r_2 <X> T_15_12.sp4_h_l_47
 (10 14)  (772 206)  (772 206)  routing T_15_12.sp4_h_r_2 <X> T_15_12.sp4_h_l_47
 (12 14)  (774 206)  (774 206)  routing T_15_12.sp4_v_t_46 <X> T_15_12.sp4_h_l_46
 (14 14)  (776 206)  (776 206)  routing T_15_12.wire_logic_cluster/lc_4/out <X> T_15_12.lc_trk_g3_4
 (25 14)  (787 206)  (787 206)  routing T_15_12.sp4_h_r_46 <X> T_15_12.lc_trk_g3_6
 (26 14)  (788 206)  (788 206)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 206)  (789 206)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 206)  (791 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 206)  (792 206)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 206)  (794 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (799 206)  (799 206)  LC_7 Logic Functioning bit
 (39 14)  (801 206)  (801 206)  LC_7 Logic Functioning bit
 (45 14)  (807 206)  (807 206)  LC_7 Logic Functioning bit
 (11 15)  (773 207)  (773 207)  routing T_15_12.sp4_v_t_46 <X> T_15_12.sp4_h_l_46
 (17 15)  (779 207)  (779 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (784 207)  (784 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (785 207)  (785 207)  routing T_15_12.sp4_h_r_46 <X> T_15_12.lc_trk_g3_6
 (24 15)  (786 207)  (786 207)  routing T_15_12.sp4_h_r_46 <X> T_15_12.lc_trk_g3_6
 (25 15)  (787 207)  (787 207)  routing T_15_12.sp4_h_r_46 <X> T_15_12.lc_trk_g3_6
 (26 15)  (788 207)  (788 207)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 207)  (789 207)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 207)  (790 207)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 207)  (791 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 207)  (792 207)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (41 15)  (803 207)  (803 207)  LC_7 Logic Functioning bit
 (43 15)  (805 207)  (805 207)  LC_7 Logic Functioning bit


LogicTile_16_12

 (22 0)  (838 192)  (838 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (27 0)  (843 192)  (843 192)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 192)  (844 192)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 192)  (845 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 192)  (848 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 192)  (849 192)  routing T_16_12.lc_trk_g2_1 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (40 0)  (856 192)  (856 192)  LC_0 Logic Functioning bit
 (42 0)  (858 192)  (858 192)  LC_0 Logic Functioning bit
 (53 0)  (869 192)  (869 192)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (21 1)  (837 193)  (837 193)  routing T_16_12.sp4_r_v_b_32 <X> T_16_12.lc_trk_g0_3
 (22 1)  (838 193)  (838 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (30 1)  (846 193)  (846 193)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (40 1)  (856 193)  (856 193)  LC_0 Logic Functioning bit
 (42 1)  (858 193)  (858 193)  LC_0 Logic Functioning bit
 (48 1)  (864 193)  (864 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (869 193)  (869 193)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (14 2)  (830 194)  (830 194)  routing T_16_12.sp12_h_l_3 <X> T_16_12.lc_trk_g0_4
 (28 2)  (844 194)  (844 194)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 194)  (846 194)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 194)  (847 194)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 194)  (849 194)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 194)  (850 194)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 194)  (852 194)  LC_1 Logic Functioning bit
 (37 2)  (853 194)  (853 194)  LC_1 Logic Functioning bit
 (38 2)  (854 194)  (854 194)  LC_1 Logic Functioning bit
 (39 2)  (855 194)  (855 194)  LC_1 Logic Functioning bit
 (41 2)  (857 194)  (857 194)  LC_1 Logic Functioning bit
 (43 2)  (859 194)  (859 194)  LC_1 Logic Functioning bit
 (14 3)  (830 195)  (830 195)  routing T_16_12.sp12_h_l_3 <X> T_16_12.lc_trk_g0_4
 (15 3)  (831 195)  (831 195)  routing T_16_12.sp12_h_l_3 <X> T_16_12.lc_trk_g0_4
 (17 3)  (833 195)  (833 195)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (26 3)  (842 195)  (842 195)  routing T_16_12.lc_trk_g0_3 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 195)  (845 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (853 195)  (853 195)  LC_1 Logic Functioning bit
 (39 3)  (855 195)  (855 195)  LC_1 Logic Functioning bit
 (21 4)  (837 196)  (837 196)  routing T_16_12.lft_op_3 <X> T_16_12.lc_trk_g1_3
 (22 4)  (838 196)  (838 196)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 196)  (840 196)  routing T_16_12.lft_op_3 <X> T_16_12.lc_trk_g1_3
 (25 4)  (841 196)  (841 196)  routing T_16_12.lft_op_2 <X> T_16_12.lc_trk_g1_2
 (32 4)  (848 196)  (848 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 196)  (849 196)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 196)  (850 196)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 196)  (853 196)  LC_2 Logic Functioning bit
 (39 4)  (855 196)  (855 196)  LC_2 Logic Functioning bit
 (42 4)  (858 196)  (858 196)  LC_2 Logic Functioning bit
 (43 4)  (859 196)  (859 196)  LC_2 Logic Functioning bit
 (50 4)  (866 196)  (866 196)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (838 197)  (838 197)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 197)  (840 197)  routing T_16_12.lft_op_2 <X> T_16_12.lc_trk_g1_2
 (26 5)  (842 197)  (842 197)  routing T_16_12.lc_trk_g0_2 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 197)  (845 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 197)  (852 197)  LC_2 Logic Functioning bit
 (38 5)  (854 197)  (854 197)  LC_2 Logic Functioning bit
 (42 5)  (858 197)  (858 197)  LC_2 Logic Functioning bit
 (43 5)  (859 197)  (859 197)  LC_2 Logic Functioning bit
 (28 6)  (844 198)  (844 198)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 198)  (845 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 198)  (846 198)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 198)  (847 198)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 198)  (848 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 198)  (849 198)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 198)  (851 198)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.input_2_3
 (37 6)  (853 198)  (853 198)  LC_3 Logic Functioning bit
 (38 6)  (854 198)  (854 198)  LC_3 Logic Functioning bit
 (39 6)  (855 198)  (855 198)  LC_3 Logic Functioning bit
 (40 6)  (856 198)  (856 198)  LC_3 Logic Functioning bit
 (41 6)  (857 198)  (857 198)  LC_3 Logic Functioning bit
 (27 7)  (843 199)  (843 199)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 199)  (844 199)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 199)  (845 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 199)  (846 199)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 199)  (848 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (849 199)  (849 199)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.input_2_3
 (36 7)  (852 199)  (852 199)  LC_3 Logic Functioning bit
 (38 7)  (854 199)  (854 199)  LC_3 Logic Functioning bit
 (39 7)  (855 199)  (855 199)  LC_3 Logic Functioning bit
 (40 7)  (856 199)  (856 199)  LC_3 Logic Functioning bit
 (41 7)  (857 199)  (857 199)  LC_3 Logic Functioning bit
 (43 7)  (859 199)  (859 199)  LC_3 Logic Functioning bit
 (15 8)  (831 200)  (831 200)  routing T_16_12.sp4_h_r_25 <X> T_16_12.lc_trk_g2_1
 (16 8)  (832 200)  (832 200)  routing T_16_12.sp4_h_r_25 <X> T_16_12.lc_trk_g2_1
 (17 8)  (833 200)  (833 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (842 200)  (842 200)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 200)  (844 200)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 200)  (845 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 200)  (846 200)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 200)  (848 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 200)  (849 200)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 200)  (850 200)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 200)  (851 200)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.input_2_4
 (37 8)  (853 200)  (853 200)  LC_4 Logic Functioning bit
 (39 8)  (855 200)  (855 200)  LC_4 Logic Functioning bit
 (41 8)  (857 200)  (857 200)  LC_4 Logic Functioning bit
 (18 9)  (834 201)  (834 201)  routing T_16_12.sp4_h_r_25 <X> T_16_12.lc_trk_g2_1
 (26 9)  (842 201)  (842 201)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 201)  (844 201)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 201)  (845 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 201)  (848 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (849 201)  (849 201)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.input_2_4
 (37 9)  (853 201)  (853 201)  LC_4 Logic Functioning bit
 (39 9)  (855 201)  (855 201)  LC_4 Logic Functioning bit
 (15 10)  (831 202)  (831 202)  routing T_16_12.sp4_h_l_24 <X> T_16_12.lc_trk_g2_5
 (16 10)  (832 202)  (832 202)  routing T_16_12.sp4_h_l_24 <X> T_16_12.lc_trk_g2_5
 (17 10)  (833 202)  (833 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (834 202)  (834 202)  routing T_16_12.sp4_h_l_24 <X> T_16_12.lc_trk_g2_5
 (29 10)  (845 202)  (845 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 202)  (846 202)  routing T_16_12.lc_trk_g0_4 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 202)  (848 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (39 10)  (855 202)  (855 202)  LC_5 Logic Functioning bit
 (40 10)  (856 202)  (856 202)  LC_5 Logic Functioning bit
 (42 10)  (858 202)  (858 202)  LC_5 Logic Functioning bit
 (8 11)  (824 203)  (824 203)  routing T_16_12.sp4_h_l_42 <X> T_16_12.sp4_v_t_42
 (14 11)  (830 203)  (830 203)  routing T_16_12.sp4_r_v_b_36 <X> T_16_12.lc_trk_g2_4
 (17 11)  (833 203)  (833 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (838 203)  (838 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (844 203)  (844 203)  routing T_16_12.lc_trk_g2_1 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 203)  (845 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 203)  (847 203)  routing T_16_12.lc_trk_g0_2 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 203)  (848 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (849 203)  (849 203)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.input_2_5
 (34 11)  (850 203)  (850 203)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.input_2_5
 (35 11)  (851 203)  (851 203)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.input_2_5
 (39 11)  (855 203)  (855 203)  LC_5 Logic Functioning bit
 (42 11)  (858 203)  (858 203)  LC_5 Logic Functioning bit
 (14 12)  (830 204)  (830 204)  routing T_16_12.wire_logic_cluster/lc_0/out <X> T_16_12.lc_trk_g3_0
 (25 12)  (841 204)  (841 204)  routing T_16_12.sp4_h_r_34 <X> T_16_12.lc_trk_g3_2
 (17 13)  (833 205)  (833 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (838 205)  (838 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (839 205)  (839 205)  routing T_16_12.sp4_h_r_34 <X> T_16_12.lc_trk_g3_2
 (24 13)  (840 205)  (840 205)  routing T_16_12.sp4_h_r_34 <X> T_16_12.lc_trk_g3_2
 (15 14)  (831 206)  (831 206)  routing T_16_12.sp4_v_t_32 <X> T_16_12.lc_trk_g3_5
 (16 14)  (832 206)  (832 206)  routing T_16_12.sp4_v_t_32 <X> T_16_12.lc_trk_g3_5
 (17 14)  (833 206)  (833 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (32 14)  (848 206)  (848 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 206)  (850 206)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 206)  (852 206)  LC_7 Logic Functioning bit
 (37 14)  (853 206)  (853 206)  LC_7 Logic Functioning bit
 (38 14)  (854 206)  (854 206)  LC_7 Logic Functioning bit
 (39 14)  (855 206)  (855 206)  LC_7 Logic Functioning bit
 (40 14)  (856 206)  (856 206)  LC_7 Logic Functioning bit
 (42 14)  (858 206)  (858 206)  LC_7 Logic Functioning bit
 (48 14)  (864 206)  (864 206)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (53 14)  (869 206)  (869 206)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (8 15)  (824 207)  (824 207)  routing T_16_12.sp4_h_l_47 <X> T_16_12.sp4_v_t_47
 (26 15)  (842 207)  (842 207)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 207)  (843 207)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 207)  (845 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 207)  (847 207)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 207)  (852 207)  LC_7 Logic Functioning bit
 (37 15)  (853 207)  (853 207)  LC_7 Logic Functioning bit
 (38 15)  (854 207)  (854 207)  LC_7 Logic Functioning bit
 (39 15)  (855 207)  (855 207)  LC_7 Logic Functioning bit
 (41 15)  (857 207)  (857 207)  LC_7 Logic Functioning bit
 (43 15)  (859 207)  (859 207)  LC_7 Logic Functioning bit


LogicTile_17_12

 (12 0)  (886 192)  (886 192)  routing T_17_12.sp4_v_b_8 <X> T_17_12.sp4_h_r_2
 (21 0)  (895 192)  (895 192)  routing T_17_12.lft_op_3 <X> T_17_12.lc_trk_g0_3
 (22 0)  (896 192)  (896 192)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (898 192)  (898 192)  routing T_17_12.lft_op_3 <X> T_17_12.lc_trk_g0_3
 (11 1)  (885 193)  (885 193)  routing T_17_12.sp4_v_b_8 <X> T_17_12.sp4_h_r_2
 (13 1)  (887 193)  (887 193)  routing T_17_12.sp4_v_b_8 <X> T_17_12.sp4_h_r_2
 (22 1)  (896 193)  (896 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 193)  (897 193)  routing T_17_12.sp4_h_r_2 <X> T_17_12.lc_trk_g0_2
 (24 1)  (898 193)  (898 193)  routing T_17_12.sp4_h_r_2 <X> T_17_12.lc_trk_g0_2
 (25 1)  (899 193)  (899 193)  routing T_17_12.sp4_h_r_2 <X> T_17_12.lc_trk_g0_2
 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (878 194)  (878 194)  routing T_17_12.sp4_v_b_4 <X> T_17_12.sp4_v_t_37
 (6 2)  (880 194)  (880 194)  routing T_17_12.sp4_v_b_4 <X> T_17_12.sp4_v_t_37
 (22 2)  (896 194)  (896 194)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (897 194)  (897 194)  routing T_17_12.sp12_h_r_23 <X> T_17_12.lc_trk_g0_7
 (15 3)  (889 195)  (889 195)  routing T_17_12.sp4_v_t_9 <X> T_17_12.lc_trk_g0_4
 (16 3)  (890 195)  (890 195)  routing T_17_12.sp4_v_t_9 <X> T_17_12.lc_trk_g0_4
 (17 3)  (891 195)  (891 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (895 195)  (895 195)  routing T_17_12.sp12_h_r_23 <X> T_17_12.lc_trk_g0_7
 (1 4)  (875 196)  (875 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (26 4)  (900 196)  (900 196)  routing T_17_12.lc_trk_g0_4 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 196)  (903 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 196)  (904 196)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 196)  (906 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 196)  (907 196)  routing T_17_12.lc_trk_g2_3 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 196)  (910 196)  LC_2 Logic Functioning bit
 (38 4)  (912 196)  (912 196)  LC_2 Logic Functioning bit
 (41 4)  (915 196)  (915 196)  LC_2 Logic Functioning bit
 (43 4)  (917 196)  (917 196)  LC_2 Logic Functioning bit
 (1 5)  (875 197)  (875 197)  routing T_17_12.lc_trk_g0_2 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (29 5)  (903 197)  (903 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 197)  (904 197)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 197)  (905 197)  routing T_17_12.lc_trk_g2_3 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 197)  (910 197)  LC_2 Logic Functioning bit
 (38 5)  (912 197)  (912 197)  LC_2 Logic Functioning bit
 (40 5)  (914 197)  (914 197)  LC_2 Logic Functioning bit
 (42 5)  (916 197)  (916 197)  LC_2 Logic Functioning bit
 (14 6)  (888 198)  (888 198)  routing T_17_12.lft_op_4 <X> T_17_12.lc_trk_g1_4
 (28 6)  (902 198)  (902 198)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 198)  (903 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 198)  (904 198)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 198)  (906 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 198)  (907 198)  routing T_17_12.lc_trk_g2_2 <X> T_17_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 198)  (910 198)  LC_3 Logic Functioning bit
 (37 6)  (911 198)  (911 198)  LC_3 Logic Functioning bit
 (39 6)  (913 198)  (913 198)  LC_3 Logic Functioning bit
 (43 6)  (917 198)  (917 198)  LC_3 Logic Functioning bit
 (50 6)  (924 198)  (924 198)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (889 199)  (889 199)  routing T_17_12.lft_op_4 <X> T_17_12.lc_trk_g1_4
 (17 7)  (891 199)  (891 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (900 199)  (900 199)  routing T_17_12.lc_trk_g2_3 <X> T_17_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 199)  (902 199)  routing T_17_12.lc_trk_g2_3 <X> T_17_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 199)  (903 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 199)  (905 199)  routing T_17_12.lc_trk_g2_2 <X> T_17_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 199)  (910 199)  LC_3 Logic Functioning bit
 (37 7)  (911 199)  (911 199)  LC_3 Logic Functioning bit
 (42 7)  (916 199)  (916 199)  LC_3 Logic Functioning bit
 (43 7)  (917 199)  (917 199)  LC_3 Logic Functioning bit
 (21 8)  (895 200)  (895 200)  routing T_17_12.sp4_h_r_43 <X> T_17_12.lc_trk_g2_3
 (22 8)  (896 200)  (896 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (897 200)  (897 200)  routing T_17_12.sp4_h_r_43 <X> T_17_12.lc_trk_g2_3
 (24 8)  (898 200)  (898 200)  routing T_17_12.sp4_h_r_43 <X> T_17_12.lc_trk_g2_3
 (29 8)  (903 200)  (903 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 200)  (905 200)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 200)  (906 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 200)  (908 200)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 200)  (910 200)  LC_4 Logic Functioning bit
 (38 8)  (912 200)  (912 200)  LC_4 Logic Functioning bit
 (39 8)  (913 200)  (913 200)  LC_4 Logic Functioning bit
 (43 8)  (917 200)  (917 200)  LC_4 Logic Functioning bit
 (45 8)  (919 200)  (919 200)  LC_4 Logic Functioning bit
 (50 8)  (924 200)  (924 200)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (885 201)  (885 201)  routing T_17_12.sp4_h_l_37 <X> T_17_12.sp4_h_r_8
 (13 9)  (887 201)  (887 201)  routing T_17_12.sp4_h_l_37 <X> T_17_12.sp4_h_r_8
 (21 9)  (895 201)  (895 201)  routing T_17_12.sp4_h_r_43 <X> T_17_12.lc_trk_g2_3
 (22 9)  (896 201)  (896 201)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (898 201)  (898 201)  routing T_17_12.tnr_op_2 <X> T_17_12.lc_trk_g2_2
 (30 9)  (904 201)  (904 201)  routing T_17_12.lc_trk_g0_3 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 201)  (910 201)  LC_4 Logic Functioning bit
 (38 9)  (912 201)  (912 201)  LC_4 Logic Functioning bit
 (39 9)  (913 201)  (913 201)  LC_4 Logic Functioning bit
 (43 9)  (917 201)  (917 201)  LC_4 Logic Functioning bit
 (52 9)  (926 201)  (926 201)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (888 202)  (888 202)  routing T_17_12.sp4_v_b_36 <X> T_17_12.lc_trk_g2_4
 (14 11)  (888 203)  (888 203)  routing T_17_12.sp4_v_b_36 <X> T_17_12.lc_trk_g2_4
 (16 11)  (890 203)  (890 203)  routing T_17_12.sp4_v_b_36 <X> T_17_12.lc_trk_g2_4
 (17 11)  (891 203)  (891 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (8 13)  (882 205)  (882 205)  routing T_17_12.sp4_h_l_41 <X> T_17_12.sp4_v_b_10
 (9 13)  (883 205)  (883 205)  routing T_17_12.sp4_h_l_41 <X> T_17_12.sp4_v_b_10
 (10 13)  (884 205)  (884 205)  routing T_17_12.sp4_h_l_41 <X> T_17_12.sp4_v_b_10
 (0 14)  (874 206)  (874 206)  routing T_17_12.glb_netwk_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 15)  (878 207)  (878 207)  routing T_17_12.sp4_v_b_4 <X> T_17_12.sp4_h_l_44


LogicTile_18_12

 (26 0)  (954 192)  (954 192)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 192)  (955 192)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 192)  (956 192)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 192)  (957 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 192)  (958 192)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 192)  (959 192)  routing T_18_12.lc_trk_g0_5 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 192)  (960 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (963 192)  (963 192)  routing T_18_12.lc_trk_g1_5 <X> T_18_12.input_2_0
 (36 0)  (964 192)  (964 192)  LC_0 Logic Functioning bit
 (38 0)  (966 192)  (966 192)  LC_0 Logic Functioning bit
 (39 0)  (967 192)  (967 192)  LC_0 Logic Functioning bit
 (41 0)  (969 192)  (969 192)  LC_0 Logic Functioning bit
 (43 0)  (971 192)  (971 192)  LC_0 Logic Functioning bit
 (28 1)  (956 193)  (956 193)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 193)  (957 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 193)  (960 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (962 193)  (962 193)  routing T_18_12.lc_trk_g1_5 <X> T_18_12.input_2_0
 (36 1)  (964 193)  (964 193)  LC_0 Logic Functioning bit
 (38 1)  (966 193)  (966 193)  LC_0 Logic Functioning bit
 (43 1)  (971 193)  (971 193)  LC_0 Logic Functioning bit
 (15 2)  (943 194)  (943 194)  routing T_18_12.top_op_5 <X> T_18_12.lc_trk_g0_5
 (17 2)  (945 194)  (945 194)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (946 195)  (946 195)  routing T_18_12.top_op_5 <X> T_18_12.lc_trk_g0_5
 (8 5)  (936 197)  (936 197)  routing T_18_12.sp4_h_l_47 <X> T_18_12.sp4_v_b_4
 (9 5)  (937 197)  (937 197)  routing T_18_12.sp4_h_l_47 <X> T_18_12.sp4_v_b_4
 (10 5)  (938 197)  (938 197)  routing T_18_12.sp4_h_l_47 <X> T_18_12.sp4_v_b_4
 (15 6)  (943 198)  (943 198)  routing T_18_12.sp4_h_r_21 <X> T_18_12.lc_trk_g1_5
 (16 6)  (944 198)  (944 198)  routing T_18_12.sp4_h_r_21 <X> T_18_12.lc_trk_g1_5
 (17 6)  (945 198)  (945 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (946 198)  (946 198)  routing T_18_12.sp4_h_r_21 <X> T_18_12.lc_trk_g1_5
 (18 7)  (946 199)  (946 199)  routing T_18_12.sp4_h_r_21 <X> T_18_12.lc_trk_g1_5
 (4 8)  (932 200)  (932 200)  routing T_18_12.sp4_h_l_43 <X> T_18_12.sp4_v_b_6
 (5 9)  (933 201)  (933 201)  routing T_18_12.sp4_h_l_43 <X> T_18_12.sp4_v_b_6
 (8 9)  (936 201)  (936 201)  routing T_18_12.sp4_h_l_36 <X> T_18_12.sp4_v_b_7
 (9 9)  (937 201)  (937 201)  routing T_18_12.sp4_h_l_36 <X> T_18_12.sp4_v_b_7
 (10 9)  (938 201)  (938 201)  routing T_18_12.sp4_h_l_36 <X> T_18_12.sp4_v_b_7
 (14 11)  (942 203)  (942 203)  routing T_18_12.sp4_r_v_b_36 <X> T_18_12.lc_trk_g2_4
 (17 11)  (945 203)  (945 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (14 15)  (942 207)  (942 207)  routing T_18_12.tnl_op_4 <X> T_18_12.lc_trk_g3_4
 (15 15)  (943 207)  (943 207)  routing T_18_12.tnl_op_4 <X> T_18_12.lc_trk_g3_4
 (17 15)  (945 207)  (945 207)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


LogicTile_31_12

 (4 1)  (1622 193)  (1622 193)  routing T_31_12.sp4_v_t_42 <X> T_31_12.sp4_h_r_0


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 199)  (1739 199)  routing T_33_12.span4_horz_13 <X> T_33_12.span4_vert_b_2
 (14 7)  (1740 199)  (1740 199)  routing T_33_12.span4_horz_13 <X> T_33_12.span4_vert_b_2


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 178)  (0 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 185)  (1 185)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_3_11

 (3 4)  (129 180)  (129 180)  routing T_3_11.sp12_v_t_23 <X> T_3_11.sp12_h_r_0


LogicTile_4_11

 (3 4)  (183 180)  (183 180)  routing T_4_11.sp12_v_t_23 <X> T_4_11.sp12_h_r_0


LogicTile_6_11

 (2 8)  (290 184)  (290 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_8_11

 (2 0)  (398 176)  (398 176)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16
 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_h_l_23 <X> T_8_11.sp12_h_r_0


LogicTile_9_11

 (11 5)  (449 181)  (449 181)  routing T_9_11.sp4_h_l_44 <X> T_9_11.sp4_h_r_5
 (13 5)  (451 181)  (451 181)  routing T_9_11.sp4_h_l_44 <X> T_9_11.sp4_h_r_5


LogicTile_10_11

 (9 0)  (501 176)  (501 176)  routing T_10_11.sp4_v_t_36 <X> T_10_11.sp4_h_r_1


LogicTile_11_11

 (3 4)  (549 180)  (549 180)  routing T_11_11.sp12_v_t_23 <X> T_11_11.sp12_h_r_0
 (11 12)  (557 188)  (557 188)  routing T_11_11.sp4_h_r_6 <X> T_11_11.sp4_v_b_11
 (10 15)  (556 191)  (556 191)  routing T_11_11.sp4_h_l_40 <X> T_11_11.sp4_v_t_47


LogicTile_12_11

 (22 0)  (622 176)  (622 176)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (623 176)  (623 176)  routing T_12_11.sp12_h_l_16 <X> T_12_11.lc_trk_g0_3
 (29 0)  (629 176)  (629 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 176)  (631 176)  routing T_12_11.lc_trk_g0_7 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 176)  (632 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (637 176)  (637 176)  LC_0 Logic Functioning bit
 (39 0)  (639 176)  (639 176)  LC_0 Logic Functioning bit
 (40 0)  (640 176)  (640 176)  LC_0 Logic Functioning bit
 (42 0)  (642 176)  (642 176)  LC_0 Logic Functioning bit
 (45 0)  (645 176)  (645 176)  LC_0 Logic Functioning bit
 (21 1)  (621 177)  (621 177)  routing T_12_11.sp12_h_l_16 <X> T_12_11.lc_trk_g0_3
 (27 1)  (627 177)  (627 177)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 177)  (628 177)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 177)  (629 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 177)  (630 177)  routing T_12_11.lc_trk_g0_3 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 177)  (631 177)  routing T_12_11.lc_trk_g0_7 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 177)  (636 177)  LC_0 Logic Functioning bit
 (38 1)  (638 177)  (638 177)  LC_0 Logic Functioning bit
 (40 1)  (640 177)  (640 177)  LC_0 Logic Functioning bit
 (42 1)  (642 177)  (642 177)  LC_0 Logic Functioning bit
 (46 1)  (646 177)  (646 177)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (647 177)  (647 177)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (651 177)  (651 177)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (600 178)  (600 178)  routing T_12_11.glb_netwk_6 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (1 2)  (601 178)  (601 178)  routing T_12_11.glb_netwk_6 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (2 2)  (602 178)  (602 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (621 178)  (621 178)  routing T_12_11.sp4_v_b_15 <X> T_12_11.lc_trk_g0_7
 (22 2)  (622 178)  (622 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (623 178)  (623 178)  routing T_12_11.sp4_v_b_15 <X> T_12_11.lc_trk_g0_7
 (21 3)  (621 179)  (621 179)  routing T_12_11.sp4_v_b_15 <X> T_12_11.lc_trk_g0_7
 (0 4)  (600 180)  (600 180)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_7/cen
 (1 4)  (601 180)  (601 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (600 181)  (600 181)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_7/cen
 (1 5)  (601 181)  (601 181)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_7/cen
 (16 12)  (616 188)  (616 188)  routing T_12_11.sp4_v_t_12 <X> T_12_11.lc_trk_g3_1
 (17 12)  (617 188)  (617 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (618 188)  (618 188)  routing T_12_11.sp4_v_t_12 <X> T_12_11.lc_trk_g3_1
 (22 12)  (622 188)  (622 188)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (623 188)  (623 188)  routing T_12_11.sp12_v_b_19 <X> T_12_11.lc_trk_g3_3
 (21 13)  (621 189)  (621 189)  routing T_12_11.sp12_v_b_19 <X> T_12_11.lc_trk_g3_3
 (0 14)  (600 190)  (600 190)  routing T_12_11.glb_netwk_4 <X> T_12_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 190)  (601 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_11

 (0 2)  (654 178)  (654 178)  routing T_13_11.glb_netwk_6 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (1 2)  (655 178)  (655 178)  routing T_13_11.glb_netwk_6 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (2 2)  (656 178)  (656 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 178)  (668 178)  routing T_13_11.wire_logic_cluster/lc_4/out <X> T_13_11.lc_trk_g0_4
 (21 2)  (675 178)  (675 178)  routing T_13_11.wire_logic_cluster/lc_7/out <X> T_13_11.lc_trk_g0_7
 (22 2)  (676 178)  (676 178)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (17 3)  (671 179)  (671 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (676 179)  (676 179)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (678 179)  (678 179)  routing T_13_11.top_op_6 <X> T_13_11.lc_trk_g0_6
 (25 3)  (679 179)  (679 179)  routing T_13_11.top_op_6 <X> T_13_11.lc_trk_g0_6
 (27 4)  (681 180)  (681 180)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 180)  (683 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 180)  (684 180)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 180)  (685 180)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 180)  (686 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 180)  (687 180)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 180)  (690 180)  LC_2 Logic Functioning bit
 (38 4)  (692 180)  (692 180)  LC_2 Logic Functioning bit
 (41 4)  (695 180)  (695 180)  LC_2 Logic Functioning bit
 (43 4)  (697 180)  (697 180)  LC_2 Logic Functioning bit
 (27 5)  (681 181)  (681 181)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 181)  (682 181)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 181)  (683 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 181)  (684 181)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 181)  (690 181)  LC_2 Logic Functioning bit
 (38 5)  (692 181)  (692 181)  LC_2 Logic Functioning bit
 (40 5)  (694 181)  (694 181)  LC_2 Logic Functioning bit
 (42 5)  (696 181)  (696 181)  LC_2 Logic Functioning bit
 (46 5)  (700 181)  (700 181)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (3 6)  (657 182)  (657 182)  routing T_13_11.sp12_h_r_0 <X> T_13_11.sp12_v_t_23
 (14 6)  (668 182)  (668 182)  routing T_13_11.sp12_h_l_3 <X> T_13_11.lc_trk_g1_4
 (17 6)  (671 182)  (671 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 182)  (672 182)  routing T_13_11.wire_logic_cluster/lc_5/out <X> T_13_11.lc_trk_g1_5
 (3 7)  (657 183)  (657 183)  routing T_13_11.sp12_h_r_0 <X> T_13_11.sp12_v_t_23
 (14 7)  (668 183)  (668 183)  routing T_13_11.sp12_h_l_3 <X> T_13_11.lc_trk_g1_4
 (15 7)  (669 183)  (669 183)  routing T_13_11.sp12_h_l_3 <X> T_13_11.lc_trk_g1_4
 (17 7)  (671 183)  (671 183)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (676 183)  (676 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (21 8)  (675 184)  (675 184)  routing T_13_11.sp4_h_r_35 <X> T_13_11.lc_trk_g2_3
 (22 8)  (676 184)  (676 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (677 184)  (677 184)  routing T_13_11.sp4_h_r_35 <X> T_13_11.lc_trk_g2_3
 (24 8)  (678 184)  (678 184)  routing T_13_11.sp4_h_r_35 <X> T_13_11.lc_trk_g2_3
 (26 8)  (680 184)  (680 184)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 184)  (681 184)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 184)  (682 184)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 184)  (683 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 184)  (685 184)  routing T_13_11.lc_trk_g2_7 <X> T_13_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 184)  (686 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 184)  (687 184)  routing T_13_11.lc_trk_g2_7 <X> T_13_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 184)  (689 184)  routing T_13_11.lc_trk_g0_4 <X> T_13_11.input_2_4
 (36 8)  (690 184)  (690 184)  LC_4 Logic Functioning bit
 (38 8)  (692 184)  (692 184)  LC_4 Logic Functioning bit
 (42 8)  (696 184)  (696 184)  LC_4 Logic Functioning bit
 (43 8)  (697 184)  (697 184)  LC_4 Logic Functioning bit
 (45 8)  (699 184)  (699 184)  LC_4 Logic Functioning bit
 (46 8)  (700 184)  (700 184)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (701 184)  (701 184)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (705 184)  (705 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (706 184)  (706 184)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (27 9)  (681 185)  (681 185)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 185)  (682 185)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 185)  (683 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 185)  (684 185)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 185)  (685 185)  routing T_13_11.lc_trk_g2_7 <X> T_13_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 185)  (686 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (696 185)  (696 185)  LC_4 Logic Functioning bit
 (43 9)  (697 185)  (697 185)  LC_4 Logic Functioning bit
 (46 9)  (700 185)  (700 185)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (707 185)  (707 185)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (8 10)  (662 186)  (662 186)  routing T_13_11.sp4_h_r_11 <X> T_13_11.sp4_h_l_42
 (10 10)  (664 186)  (664 186)  routing T_13_11.sp4_h_r_11 <X> T_13_11.sp4_h_l_42
 (15 10)  (669 186)  (669 186)  routing T_13_11.sp4_v_t_32 <X> T_13_11.lc_trk_g2_5
 (16 10)  (670 186)  (670 186)  routing T_13_11.sp4_v_t_32 <X> T_13_11.lc_trk_g2_5
 (17 10)  (671 186)  (671 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (676 186)  (676 186)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (678 186)  (678 186)  routing T_13_11.tnl_op_7 <X> T_13_11.lc_trk_g2_7
 (26 10)  (680 186)  (680 186)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 186)  (683 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 186)  (684 186)  routing T_13_11.lc_trk_g0_4 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 186)  (685 186)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 186)  (686 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 186)  (688 186)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 186)  (689 186)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.input_2_5
 (37 10)  (691 186)  (691 186)  LC_5 Logic Functioning bit
 (39 10)  (693 186)  (693 186)  LC_5 Logic Functioning bit
 (40 10)  (694 186)  (694 186)  LC_5 Logic Functioning bit
 (45 10)  (699 186)  (699 186)  LC_5 Logic Functioning bit
 (52 10)  (706 186)  (706 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (53 10)  (707 186)  (707 186)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (8 11)  (662 187)  (662 187)  routing T_13_11.sp4_h_l_42 <X> T_13_11.sp4_v_t_42
 (21 11)  (675 187)  (675 187)  routing T_13_11.tnl_op_7 <X> T_13_11.lc_trk_g2_7
 (27 11)  (681 187)  (681 187)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 187)  (682 187)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 187)  (683 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 187)  (686 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (688 187)  (688 187)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.input_2_5
 (37 11)  (691 187)  (691 187)  LC_5 Logic Functioning bit
 (38 11)  (692 187)  (692 187)  LC_5 Logic Functioning bit
 (39 11)  (693 187)  (693 187)  LC_5 Logic Functioning bit
 (41 11)  (695 187)  (695 187)  LC_5 Logic Functioning bit
 (17 12)  (671 188)  (671 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (675 188)  (675 188)  routing T_13_11.sp4_v_t_14 <X> T_13_11.lc_trk_g3_3
 (22 12)  (676 188)  (676 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (677 188)  (677 188)  routing T_13_11.sp4_v_t_14 <X> T_13_11.lc_trk_g3_3
 (22 13)  (676 189)  (676 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (679 189)  (679 189)  routing T_13_11.sp4_r_v_b_42 <X> T_13_11.lc_trk_g3_2
 (0 14)  (654 190)  (654 190)  routing T_13_11.glb_netwk_4 <X> T_13_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 190)  (655 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 190)  (668 190)  routing T_13_11.sp4_h_r_36 <X> T_13_11.lc_trk_g3_4
 (15 14)  (669 190)  (669 190)  routing T_13_11.tnl_op_5 <X> T_13_11.lc_trk_g3_5
 (17 14)  (671 190)  (671 190)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (26 14)  (680 190)  (680 190)  routing T_13_11.lc_trk_g0_7 <X> T_13_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 190)  (681 190)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 190)  (682 190)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 190)  (683 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 190)  (685 190)  routing T_13_11.lc_trk_g0_6 <X> T_13_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 190)  (686 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (691 190)  (691 190)  LC_7 Logic Functioning bit
 (38 14)  (692 190)  (692 190)  LC_7 Logic Functioning bit
 (41 14)  (695 190)  (695 190)  LC_7 Logic Functioning bit
 (43 14)  (697 190)  (697 190)  LC_7 Logic Functioning bit
 (45 14)  (699 190)  (699 190)  LC_7 Logic Functioning bit
 (46 14)  (700 190)  (700 190)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (10 15)  (664 191)  (664 191)  routing T_13_11.sp4_h_l_40 <X> T_13_11.sp4_v_t_47
 (15 15)  (669 191)  (669 191)  routing T_13_11.sp4_h_r_36 <X> T_13_11.lc_trk_g3_4
 (16 15)  (670 191)  (670 191)  routing T_13_11.sp4_h_r_36 <X> T_13_11.lc_trk_g3_4
 (17 15)  (671 191)  (671 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (672 191)  (672 191)  routing T_13_11.tnl_op_5 <X> T_13_11.lc_trk_g3_5
 (26 15)  (680 191)  (680 191)  routing T_13_11.lc_trk_g0_7 <X> T_13_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 191)  (683 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 191)  (684 191)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 191)  (685 191)  routing T_13_11.lc_trk_g0_6 <X> T_13_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 191)  (686 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (687 191)  (687 191)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.input_2_7
 (35 15)  (689 191)  (689 191)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.input_2_7
 (37 15)  (691 191)  (691 191)  LC_7 Logic Functioning bit
 (39 15)  (693 191)  (693 191)  LC_7 Logic Functioning bit
 (40 15)  (694 191)  (694 191)  LC_7 Logic Functioning bit
 (42 15)  (696 191)  (696 191)  LC_7 Logic Functioning bit
 (44 15)  (698 191)  (698 191)  LC_7 Logic Functioning bit


LogicTile_14_11

 (4 1)  (712 177)  (712 177)  routing T_14_11.sp4_v_t_42 <X> T_14_11.sp4_h_r_0
 (0 2)  (708 178)  (708 178)  routing T_14_11.glb_netwk_6 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (1 2)  (709 178)  (709 178)  routing T_14_11.glb_netwk_6 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (2 2)  (710 178)  (710 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (2 4)  (710 180)  (710 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (12 4)  (720 180)  (720 180)  routing T_14_11.sp4_v_t_40 <X> T_14_11.sp4_h_r_5
 (19 4)  (727 180)  (727 180)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (25 4)  (733 180)  (733 180)  routing T_14_11.wire_logic_cluster/lc_2/out <X> T_14_11.lc_trk_g1_2
 (28 4)  (736 180)  (736 180)  routing T_14_11.lc_trk_g2_3 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 180)  (737 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 180)  (740 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 180)  (741 180)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 180)  (742 180)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (41 4)  (749 180)  (749 180)  LC_2 Logic Functioning bit
 (43 4)  (751 180)  (751 180)  LC_2 Logic Functioning bit
 (22 5)  (730 181)  (730 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 181)  (738 181)  routing T_14_11.lc_trk_g2_3 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 181)  (739 181)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (41 5)  (749 181)  (749 181)  LC_2 Logic Functioning bit
 (43 5)  (751 181)  (751 181)  LC_2 Logic Functioning bit
 (21 6)  (729 182)  (729 182)  routing T_14_11.wire_logic_cluster/lc_7/out <X> T_14_11.lc_trk_g1_7
 (22 6)  (730 182)  (730 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (734 182)  (734 182)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 182)  (735 182)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 182)  (737 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 182)  (738 182)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 182)  (740 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 182)  (741 182)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 182)  (742 182)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 182)  (744 182)  LC_3 Logic Functioning bit
 (46 6)  (754 182)  (754 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (758 182)  (758 182)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (735 183)  (735 183)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 183)  (736 183)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 183)  (737 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 183)  (738 183)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 183)  (744 183)  LC_3 Logic Functioning bit
 (37 7)  (745 183)  (745 183)  LC_3 Logic Functioning bit
 (42 7)  (750 183)  (750 183)  LC_3 Logic Functioning bit
 (9 8)  (717 184)  (717 184)  routing T_14_11.sp4_v_t_42 <X> T_14_11.sp4_h_r_7
 (22 8)  (730 184)  (730 184)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (732 184)  (732 184)  routing T_14_11.tnr_op_3 <X> T_14_11.lc_trk_g2_3
 (26 8)  (734 184)  (734 184)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 184)  (735 184)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 184)  (736 184)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 184)  (737 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 184)  (738 184)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 184)  (740 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 184)  (741 184)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 184)  (742 184)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 184)  (744 184)  LC_4 Logic Functioning bit
 (38 8)  (746 184)  (746 184)  LC_4 Logic Functioning bit
 (41 8)  (749 184)  (749 184)  LC_4 Logic Functioning bit
 (43 8)  (751 184)  (751 184)  LC_4 Logic Functioning bit
 (22 9)  (730 185)  (730 185)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (731 185)  (731 185)  routing T_14_11.sp12_v_t_9 <X> T_14_11.lc_trk_g2_2
 (26 9)  (734 185)  (734 185)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 185)  (736 185)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 185)  (737 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 185)  (744 185)  LC_4 Logic Functioning bit
 (37 9)  (745 185)  (745 185)  LC_4 Logic Functioning bit
 (38 9)  (746 185)  (746 185)  LC_4 Logic Functioning bit
 (39 9)  (747 185)  (747 185)  LC_4 Logic Functioning bit
 (40 9)  (748 185)  (748 185)  LC_4 Logic Functioning bit
 (42 9)  (750 185)  (750 185)  LC_4 Logic Functioning bit
 (25 10)  (733 186)  (733 186)  routing T_14_11.wire_logic_cluster/lc_6/out <X> T_14_11.lc_trk_g2_6
 (12 11)  (720 187)  (720 187)  routing T_14_11.sp4_h_l_45 <X> T_14_11.sp4_v_t_45
 (22 11)  (730 187)  (730 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (722 188)  (722 188)  routing T_14_11.sp4_v_t_21 <X> T_14_11.lc_trk_g3_0
 (15 12)  (723 188)  (723 188)  routing T_14_11.tnl_op_1 <X> T_14_11.lc_trk_g3_1
 (17 12)  (725 188)  (725 188)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (26 12)  (734 188)  (734 188)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 188)  (735 188)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 188)  (737 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 188)  (739 188)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 188)  (740 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 188)  (741 188)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 188)  (742 188)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (14 13)  (722 189)  (722 189)  routing T_14_11.sp4_v_t_21 <X> T_14_11.lc_trk_g3_0
 (16 13)  (724 189)  (724 189)  routing T_14_11.sp4_v_t_21 <X> T_14_11.lc_trk_g3_0
 (17 13)  (725 189)  (725 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (726 189)  (726 189)  routing T_14_11.tnl_op_1 <X> T_14_11.lc_trk_g3_1
 (22 13)  (730 189)  (730 189)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (732 189)  (732 189)  routing T_14_11.tnr_op_2 <X> T_14_11.lc_trk_g3_2
 (26 13)  (734 189)  (734 189)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 189)  (735 189)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 189)  (737 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 189)  (738 189)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 189)  (740 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (741 189)  (741 189)  routing T_14_11.lc_trk_g2_2 <X> T_14_11.input_2_6
 (35 13)  (743 189)  (743 189)  routing T_14_11.lc_trk_g2_2 <X> T_14_11.input_2_6
 (38 13)  (746 189)  (746 189)  LC_6 Logic Functioning bit
 (0 14)  (708 190)  (708 190)  routing T_14_11.glb_netwk_4 <X> T_14_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 190)  (709 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (739 190)  (739 190)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 190)  (740 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 190)  (742 190)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 190)  (744 190)  LC_7 Logic Functioning bit
 (37 14)  (745 190)  (745 190)  LC_7 Logic Functioning bit
 (38 14)  (746 190)  (746 190)  LC_7 Logic Functioning bit
 (39 14)  (747 190)  (747 190)  LC_7 Logic Functioning bit
 (42 14)  (750 190)  (750 190)  LC_7 Logic Functioning bit
 (43 14)  (751 190)  (751 190)  LC_7 Logic Functioning bit
 (45 14)  (753 190)  (753 190)  LC_7 Logic Functioning bit
 (50 14)  (758 190)  (758 190)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (722 191)  (722 191)  routing T_14_11.tnl_op_4 <X> T_14_11.lc_trk_g3_4
 (15 15)  (723 191)  (723 191)  routing T_14_11.tnl_op_4 <X> T_14_11.lc_trk_g3_4
 (17 15)  (725 191)  (725 191)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (31 15)  (739 191)  (739 191)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 191)  (744 191)  LC_7 Logic Functioning bit
 (37 15)  (745 191)  (745 191)  LC_7 Logic Functioning bit
 (38 15)  (746 191)  (746 191)  LC_7 Logic Functioning bit
 (39 15)  (747 191)  (747 191)  LC_7 Logic Functioning bit
 (42 15)  (750 191)  (750 191)  LC_7 Logic Functioning bit
 (43 15)  (751 191)  (751 191)  LC_7 Logic Functioning bit
 (51 15)  (759 191)  (759 191)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (761 191)  (761 191)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_11

 (4 0)  (766 176)  (766 176)  routing T_15_11.sp4_h_l_37 <X> T_15_11.sp4_v_b_0
 (5 1)  (767 177)  (767 177)  routing T_15_11.sp4_h_l_37 <X> T_15_11.sp4_v_b_0
 (17 1)  (779 177)  (779 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (0 2)  (762 178)  (762 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (1 2)  (763 178)  (763 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (762 180)  (762 180)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_7/cen
 (1 4)  (763 180)  (763 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (763 181)  (763 181)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_7/cen
 (26 6)  (788 182)  (788 182)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 182)  (789 182)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 182)  (790 182)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 182)  (791 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 182)  (792 182)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 182)  (793 182)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 182)  (794 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 182)  (795 182)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 182)  (798 182)  LC_3 Logic Functioning bit
 (38 6)  (800 182)  (800 182)  LC_3 Logic Functioning bit
 (39 6)  (801 182)  (801 182)  LC_3 Logic Functioning bit
 (41 6)  (803 182)  (803 182)  LC_3 Logic Functioning bit
 (43 6)  (805 182)  (805 182)  LC_3 Logic Functioning bit
 (27 7)  (789 183)  (789 183)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 183)  (790 183)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 183)  (791 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 183)  (794 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (795 183)  (795 183)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.input_2_3
 (34 7)  (796 183)  (796 183)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.input_2_3
 (37 7)  (799 183)  (799 183)  LC_3 Logic Functioning bit
 (39 7)  (801 183)  (801 183)  LC_3 Logic Functioning bit
 (42 7)  (804 183)  (804 183)  LC_3 Logic Functioning bit
 (15 8)  (777 184)  (777 184)  routing T_15_11.sp4_h_r_33 <X> T_15_11.lc_trk_g2_1
 (16 8)  (778 184)  (778 184)  routing T_15_11.sp4_h_r_33 <X> T_15_11.lc_trk_g2_1
 (17 8)  (779 184)  (779 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 184)  (780 184)  routing T_15_11.sp4_h_r_33 <X> T_15_11.lc_trk_g2_1
 (25 8)  (787 184)  (787 184)  routing T_15_11.rgt_op_2 <X> T_15_11.lc_trk_g2_2
 (28 8)  (790 184)  (790 184)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 184)  (791 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 184)  (792 184)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 184)  (794 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 184)  (795 184)  routing T_15_11.lc_trk_g2_1 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 184)  (799 184)  LC_4 Logic Functioning bit
 (42 8)  (804 184)  (804 184)  LC_4 Logic Functioning bit
 (45 8)  (807 184)  (807 184)  LC_4 Logic Functioning bit
 (48 8)  (810 184)  (810 184)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (812 184)  (812 184)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (773 185)  (773 185)  routing T_15_11.sp4_h_l_37 <X> T_15_11.sp4_h_r_8
 (13 9)  (775 185)  (775 185)  routing T_15_11.sp4_h_l_37 <X> T_15_11.sp4_h_r_8
 (15 9)  (777 185)  (777 185)  routing T_15_11.tnr_op_0 <X> T_15_11.lc_trk_g2_0
 (17 9)  (779 185)  (779 185)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (784 185)  (784 185)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (786 185)  (786 185)  routing T_15_11.rgt_op_2 <X> T_15_11.lc_trk_g2_2
 (28 9)  (790 185)  (790 185)  routing T_15_11.lc_trk_g2_0 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 185)  (791 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 185)  (792 185)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 185)  (798 185)  LC_4 Logic Functioning bit
 (38 9)  (800 185)  (800 185)  LC_4 Logic Functioning bit
 (14 10)  (776 186)  (776 186)  routing T_15_11.sp4_h_r_44 <X> T_15_11.lc_trk_g2_4
 (16 10)  (778 186)  (778 186)  routing T_15_11.sp4_v_b_37 <X> T_15_11.lc_trk_g2_5
 (17 10)  (779 186)  (779 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 186)  (780 186)  routing T_15_11.sp4_v_b_37 <X> T_15_11.lc_trk_g2_5
 (21 10)  (783 186)  (783 186)  routing T_15_11.rgt_op_7 <X> T_15_11.lc_trk_g2_7
 (22 10)  (784 186)  (784 186)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (786 186)  (786 186)  routing T_15_11.rgt_op_7 <X> T_15_11.lc_trk_g2_7
 (27 10)  (789 186)  (789 186)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 186)  (790 186)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 186)  (791 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 186)  (793 186)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 186)  (794 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 186)  (795 186)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 186)  (796 186)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 186)  (798 186)  LC_5 Logic Functioning bit
 (38 10)  (800 186)  (800 186)  LC_5 Logic Functioning bit
 (41 10)  (803 186)  (803 186)  LC_5 Logic Functioning bit
 (43 10)  (805 186)  (805 186)  LC_5 Logic Functioning bit
 (14 11)  (776 187)  (776 187)  routing T_15_11.sp4_h_r_44 <X> T_15_11.lc_trk_g2_4
 (15 11)  (777 187)  (777 187)  routing T_15_11.sp4_h_r_44 <X> T_15_11.lc_trk_g2_4
 (16 11)  (778 187)  (778 187)  routing T_15_11.sp4_h_r_44 <X> T_15_11.lc_trk_g2_4
 (17 11)  (779 187)  (779 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (780 187)  (780 187)  routing T_15_11.sp4_v_b_37 <X> T_15_11.lc_trk_g2_5
 (26 11)  (788 187)  (788 187)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 187)  (789 187)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 187)  (790 187)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 187)  (791 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 187)  (798 187)  LC_5 Logic Functioning bit
 (38 11)  (800 187)  (800 187)  LC_5 Logic Functioning bit
 (40 11)  (802 187)  (802 187)  LC_5 Logic Functioning bit
 (42 11)  (804 187)  (804 187)  LC_5 Logic Functioning bit
 (14 12)  (776 188)  (776 188)  routing T_15_11.sp4_h_l_21 <X> T_15_11.lc_trk_g3_0
 (17 12)  (779 188)  (779 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (784 188)  (784 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (787 188)  (787 188)  routing T_15_11.sp4_v_b_26 <X> T_15_11.lc_trk_g3_2
 (28 12)  (790 188)  (790 188)  routing T_15_11.lc_trk_g2_5 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 188)  (791 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 188)  (792 188)  routing T_15_11.lc_trk_g2_5 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 188)  (794 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 188)  (795 188)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 188)  (796 188)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 188)  (798 188)  LC_6 Logic Functioning bit
 (37 12)  (799 188)  (799 188)  LC_6 Logic Functioning bit
 (43 12)  (805 188)  (805 188)  LC_6 Logic Functioning bit
 (50 12)  (812 188)  (812 188)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (777 189)  (777 189)  routing T_15_11.sp4_h_l_21 <X> T_15_11.lc_trk_g3_0
 (16 13)  (778 189)  (778 189)  routing T_15_11.sp4_h_l_21 <X> T_15_11.lc_trk_g3_0
 (17 13)  (779 189)  (779 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (780 189)  (780 189)  routing T_15_11.sp4_r_v_b_41 <X> T_15_11.lc_trk_g3_1
 (21 13)  (783 189)  (783 189)  routing T_15_11.sp4_r_v_b_43 <X> T_15_11.lc_trk_g3_3
 (22 13)  (784 189)  (784 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (785 189)  (785 189)  routing T_15_11.sp4_v_b_26 <X> T_15_11.lc_trk_g3_2
 (26 13)  (788 189)  (788 189)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 189)  (789 189)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 189)  (790 189)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 189)  (791 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (798 189)  (798 189)  LC_6 Logic Functioning bit
 (37 13)  (799 189)  (799 189)  LC_6 Logic Functioning bit
 (40 13)  (802 189)  (802 189)  LC_6 Logic Functioning bit
 (42 13)  (804 189)  (804 189)  LC_6 Logic Functioning bit
 (43 13)  (805 189)  (805 189)  LC_6 Logic Functioning bit
 (0 14)  (762 190)  (762 190)  routing T_15_11.glb_netwk_4 <X> T_15_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 190)  (763 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (774 190)  (774 190)  routing T_15_11.sp4_v_t_40 <X> T_15_11.sp4_h_l_46
 (16 14)  (778 190)  (778 190)  routing T_15_11.sp4_v_b_37 <X> T_15_11.lc_trk_g3_5
 (17 14)  (779 190)  (779 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 190)  (780 190)  routing T_15_11.sp4_v_b_37 <X> T_15_11.lc_trk_g3_5
 (26 14)  (788 190)  (788 190)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 190)  (791 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 190)  (794 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 190)  (795 190)  routing T_15_11.lc_trk_g2_0 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (41 14)  (803 190)  (803 190)  LC_7 Logic Functioning bit
 (42 14)  (804 190)  (804 190)  LC_7 Logic Functioning bit
 (43 14)  (805 190)  (805 190)  LC_7 Logic Functioning bit
 (45 14)  (807 190)  (807 190)  LC_7 Logic Functioning bit
 (50 14)  (812 190)  (812 190)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (814 190)  (814 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (11 15)  (773 191)  (773 191)  routing T_15_11.sp4_v_t_40 <X> T_15_11.sp4_h_l_46
 (13 15)  (775 191)  (775 191)  routing T_15_11.sp4_v_t_40 <X> T_15_11.sp4_h_l_46
 (14 15)  (776 191)  (776 191)  routing T_15_11.sp4_h_l_17 <X> T_15_11.lc_trk_g3_4
 (15 15)  (777 191)  (777 191)  routing T_15_11.sp4_h_l_17 <X> T_15_11.lc_trk_g3_4
 (16 15)  (778 191)  (778 191)  routing T_15_11.sp4_h_l_17 <X> T_15_11.lc_trk_g3_4
 (17 15)  (779 191)  (779 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (780 191)  (780 191)  routing T_15_11.sp4_v_b_37 <X> T_15_11.lc_trk_g3_5
 (26 15)  (788 191)  (788 191)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 191)  (790 191)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 191)  (791 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (43 15)  (805 191)  (805 191)  LC_7 Logic Functioning bit


LogicTile_16_11

 (28 0)  (844 176)  (844 176)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 176)  (845 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 176)  (846 176)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 176)  (848 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 176)  (849 176)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 176)  (850 176)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 176)  (851 176)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.input_2_0
 (36 0)  (852 176)  (852 176)  LC_0 Logic Functioning bit
 (38 0)  (854 176)  (854 176)  LC_0 Logic Functioning bit
 (39 0)  (855 176)  (855 176)  LC_0 Logic Functioning bit
 (41 0)  (857 176)  (857 176)  LC_0 Logic Functioning bit
 (43 0)  (859 176)  (859 176)  LC_0 Logic Functioning bit
 (4 1)  (820 177)  (820 177)  routing T_16_11.sp4_v_t_42 <X> T_16_11.sp4_h_r_0
 (14 1)  (830 177)  (830 177)  routing T_16_11.sp4_h_r_0 <X> T_16_11.lc_trk_g0_0
 (15 1)  (831 177)  (831 177)  routing T_16_11.sp4_h_r_0 <X> T_16_11.lc_trk_g0_0
 (16 1)  (832 177)  (832 177)  routing T_16_11.sp4_h_r_0 <X> T_16_11.lc_trk_g0_0
 (17 1)  (833 177)  (833 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (29 1)  (845 177)  (845 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 177)  (846 177)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 177)  (847 177)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 177)  (848 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (850 177)  (850 177)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.input_2_0
 (37 1)  (853 177)  (853 177)  LC_0 Logic Functioning bit
 (39 1)  (855 177)  (855 177)  LC_0 Logic Functioning bit
 (42 1)  (858 177)  (858 177)  LC_0 Logic Functioning bit
 (15 2)  (831 178)  (831 178)  routing T_16_11.top_op_5 <X> T_16_11.lc_trk_g0_5
 (17 2)  (833 178)  (833 178)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (5 3)  (821 179)  (821 179)  routing T_16_11.sp4_h_l_37 <X> T_16_11.sp4_v_t_37
 (17 3)  (833 179)  (833 179)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (834 179)  (834 179)  routing T_16_11.top_op_5 <X> T_16_11.lc_trk_g0_5
 (21 4)  (837 180)  (837 180)  routing T_16_11.wire_logic_cluster/lc_3/out <X> T_16_11.lc_trk_g1_3
 (22 4)  (838 180)  (838 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (842 180)  (842 180)  routing T_16_11.lc_trk_g0_4 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (31 4)  (847 180)  (847 180)  routing T_16_11.lc_trk_g0_5 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 180)  (848 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 180)  (852 180)  LC_2 Logic Functioning bit
 (37 4)  (853 180)  (853 180)  LC_2 Logic Functioning bit
 (38 4)  (854 180)  (854 180)  LC_2 Logic Functioning bit
 (39 4)  (855 180)  (855 180)  LC_2 Logic Functioning bit
 (41 4)  (857 180)  (857 180)  LC_2 Logic Functioning bit
 (43 4)  (859 180)  (859 180)  LC_2 Logic Functioning bit
 (53 4)  (869 180)  (869 180)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (29 5)  (845 181)  (845 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 181)  (852 181)  LC_2 Logic Functioning bit
 (37 5)  (853 181)  (853 181)  LC_2 Logic Functioning bit
 (38 5)  (854 181)  (854 181)  LC_2 Logic Functioning bit
 (39 5)  (855 181)  (855 181)  LC_2 Logic Functioning bit
 (40 5)  (856 181)  (856 181)  LC_2 Logic Functioning bit
 (42 5)  (858 181)  (858 181)  LC_2 Logic Functioning bit
 (1 6)  (817 182)  (817 182)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (15 6)  (831 182)  (831 182)  routing T_16_11.sp4_h_r_21 <X> T_16_11.lc_trk_g1_5
 (16 6)  (832 182)  (832 182)  routing T_16_11.sp4_h_r_21 <X> T_16_11.lc_trk_g1_5
 (17 6)  (833 182)  (833 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (834 182)  (834 182)  routing T_16_11.sp4_h_r_21 <X> T_16_11.lc_trk_g1_5
 (26 6)  (842 182)  (842 182)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 182)  (844 182)  routing T_16_11.lc_trk_g2_0 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 182)  (845 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 182)  (847 182)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 182)  (848 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 182)  (849 182)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 182)  (850 182)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 182)  (852 182)  LC_3 Logic Functioning bit
 (38 6)  (854 182)  (854 182)  LC_3 Logic Functioning bit
 (41 6)  (857 182)  (857 182)  LC_3 Logic Functioning bit
 (43 6)  (859 182)  (859 182)  LC_3 Logic Functioning bit
 (1 7)  (817 183)  (817 183)  routing T_16_11.glb_netwk_4 <X> T_16_11.glb2local_0
 (18 7)  (834 183)  (834 183)  routing T_16_11.sp4_h_r_21 <X> T_16_11.lc_trk_g1_5
 (26 7)  (842 183)  (842 183)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 183)  (844 183)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 183)  (845 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (37 7)  (853 183)  (853 183)  LC_3 Logic Functioning bit
 (39 7)  (855 183)  (855 183)  LC_3 Logic Functioning bit
 (5 8)  (821 184)  (821 184)  routing T_16_11.sp4_v_b_6 <X> T_16_11.sp4_h_r_6
 (22 8)  (838 184)  (838 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (842 184)  (842 184)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 184)  (844 184)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 184)  (845 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 184)  (846 184)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 184)  (848 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 184)  (849 184)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 184)  (852 184)  LC_4 Logic Functioning bit
 (37 8)  (853 184)  (853 184)  LC_4 Logic Functioning bit
 (43 8)  (859 184)  (859 184)  LC_4 Logic Functioning bit
 (50 8)  (866 184)  (866 184)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (822 185)  (822 185)  routing T_16_11.sp4_v_b_6 <X> T_16_11.sp4_h_r_6
 (14 9)  (830 185)  (830 185)  routing T_16_11.sp4_h_r_24 <X> T_16_11.lc_trk_g2_0
 (15 9)  (831 185)  (831 185)  routing T_16_11.sp4_h_r_24 <X> T_16_11.lc_trk_g2_0
 (16 9)  (832 185)  (832 185)  routing T_16_11.sp4_h_r_24 <X> T_16_11.lc_trk_g2_0
 (17 9)  (833 185)  (833 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (837 185)  (837 185)  routing T_16_11.sp4_r_v_b_35 <X> T_16_11.lc_trk_g2_3
 (28 9)  (844 185)  (844 185)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 185)  (845 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 185)  (847 185)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 185)  (853 185)  LC_4 Logic Functioning bit
 (15 10)  (831 186)  (831 186)  routing T_16_11.sp4_h_r_45 <X> T_16_11.lc_trk_g2_5
 (16 10)  (832 186)  (832 186)  routing T_16_11.sp4_h_r_45 <X> T_16_11.lc_trk_g2_5
 (17 10)  (833 186)  (833 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (834 186)  (834 186)  routing T_16_11.sp4_h_r_45 <X> T_16_11.lc_trk_g2_5
 (22 10)  (838 186)  (838 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (14 11)  (830 187)  (830 187)  routing T_16_11.sp4_r_v_b_36 <X> T_16_11.lc_trk_g2_4
 (17 11)  (833 187)  (833 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (834 187)  (834 187)  routing T_16_11.sp4_h_r_45 <X> T_16_11.lc_trk_g2_5
 (21 11)  (837 187)  (837 187)  routing T_16_11.sp4_r_v_b_39 <X> T_16_11.lc_trk_g2_7
 (25 12)  (841 188)  (841 188)  routing T_16_11.sp4_h_r_34 <X> T_16_11.lc_trk_g3_2
 (26 12)  (842 188)  (842 188)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 188)  (844 188)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 188)  (845 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 188)  (846 188)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 188)  (848 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 188)  (849 188)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 188)  (852 188)  LC_6 Logic Functioning bit
 (37 12)  (853 188)  (853 188)  LC_6 Logic Functioning bit
 (38 12)  (854 188)  (854 188)  LC_6 Logic Functioning bit
 (39 12)  (855 188)  (855 188)  LC_6 Logic Functioning bit
 (40 12)  (856 188)  (856 188)  LC_6 Logic Functioning bit
 (41 12)  (857 188)  (857 188)  LC_6 Logic Functioning bit
 (43 12)  (859 188)  (859 188)  LC_6 Logic Functioning bit
 (22 13)  (838 189)  (838 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (839 189)  (839 189)  routing T_16_11.sp4_h_r_34 <X> T_16_11.lc_trk_g3_2
 (24 13)  (840 189)  (840 189)  routing T_16_11.sp4_h_r_34 <X> T_16_11.lc_trk_g3_2
 (28 13)  (844 189)  (844 189)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 189)  (845 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 189)  (847 189)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 189)  (848 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (850 189)  (850 189)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.input_2_6
 (35 13)  (851 189)  (851 189)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.input_2_6
 (37 13)  (853 189)  (853 189)  LC_6 Logic Functioning bit
 (38 13)  (854 189)  (854 189)  LC_6 Logic Functioning bit
 (39 13)  (855 189)  (855 189)  LC_6 Logic Functioning bit
 (40 13)  (856 189)  (856 189)  LC_6 Logic Functioning bit
 (41 13)  (857 189)  (857 189)  LC_6 Logic Functioning bit
 (5 14)  (821 190)  (821 190)  routing T_16_11.sp4_v_t_38 <X> T_16_11.sp4_h_l_44
 (15 14)  (831 190)  (831 190)  routing T_16_11.sp4_h_l_16 <X> T_16_11.lc_trk_g3_5
 (16 14)  (832 190)  (832 190)  routing T_16_11.sp4_h_l_16 <X> T_16_11.lc_trk_g3_5
 (17 14)  (833 190)  (833 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (31 14)  (847 190)  (847 190)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 190)  (848 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 190)  (850 190)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 190)  (851 190)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.input_2_7
 (42 14)  (858 190)  (858 190)  LC_7 Logic Functioning bit
 (43 14)  (859 190)  (859 190)  LC_7 Logic Functioning bit
 (4 15)  (820 191)  (820 191)  routing T_16_11.sp4_v_t_38 <X> T_16_11.sp4_h_l_44
 (6 15)  (822 191)  (822 191)  routing T_16_11.sp4_v_t_38 <X> T_16_11.sp4_h_l_44
 (18 15)  (834 191)  (834 191)  routing T_16_11.sp4_h_l_16 <X> T_16_11.lc_trk_g3_5
 (32 15)  (848 191)  (848 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (849 191)  (849 191)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.input_2_7
 (35 15)  (851 191)  (851 191)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.input_2_7
 (42 15)  (858 191)  (858 191)  LC_7 Logic Functioning bit
 (43 15)  (859 191)  (859 191)  LC_7 Logic Functioning bit


LogicTile_17_11

 (21 0)  (895 176)  (895 176)  routing T_17_11.sp4_h_r_19 <X> T_17_11.lc_trk_g0_3
 (22 0)  (896 176)  (896 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (897 176)  (897 176)  routing T_17_11.sp4_h_r_19 <X> T_17_11.lc_trk_g0_3
 (24 0)  (898 176)  (898 176)  routing T_17_11.sp4_h_r_19 <X> T_17_11.lc_trk_g0_3
 (25 0)  (899 176)  (899 176)  routing T_17_11.lft_op_2 <X> T_17_11.lc_trk_g0_2
 (26 0)  (900 176)  (900 176)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 176)  (902 176)  routing T_17_11.lc_trk_g2_1 <X> T_17_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 176)  (903 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 176)  (906 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 176)  (908 176)  routing T_17_11.lc_trk_g1_0 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 176)  (909 176)  routing T_17_11.lc_trk_g2_4 <X> T_17_11.input_2_0
 (38 0)  (912 176)  (912 176)  LC_0 Logic Functioning bit
 (39 0)  (913 176)  (913 176)  LC_0 Logic Functioning bit
 (41 0)  (915 176)  (915 176)  LC_0 Logic Functioning bit
 (45 0)  (919 176)  (919 176)  LC_0 Logic Functioning bit
 (16 1)  (890 177)  (890 177)  routing T_17_11.sp12_h_r_8 <X> T_17_11.lc_trk_g0_0
 (17 1)  (891 177)  (891 177)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (895 177)  (895 177)  routing T_17_11.sp4_h_r_19 <X> T_17_11.lc_trk_g0_3
 (22 1)  (896 177)  (896 177)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (898 177)  (898 177)  routing T_17_11.lft_op_2 <X> T_17_11.lc_trk_g0_2
 (26 1)  (900 177)  (900 177)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 177)  (901 177)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 177)  (903 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 177)  (906 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (907 177)  (907 177)  routing T_17_11.lc_trk_g2_4 <X> T_17_11.input_2_0
 (38 1)  (912 177)  (912 177)  LC_0 Logic Functioning bit
 (52 1)  (926 177)  (926 177)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (1 2)  (875 178)  (875 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (895 178)  (895 178)  routing T_17_11.sp4_v_b_15 <X> T_17_11.lc_trk_g0_7
 (22 2)  (896 178)  (896 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (897 178)  (897 178)  routing T_17_11.sp4_v_b_15 <X> T_17_11.lc_trk_g0_7
 (25 2)  (899 178)  (899 178)  routing T_17_11.lft_op_6 <X> T_17_11.lc_trk_g0_6
 (28 2)  (902 178)  (902 178)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 178)  (903 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 178)  (905 178)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 178)  (906 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 178)  (907 178)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 178)  (909 178)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.input_2_1
 (42 2)  (916 178)  (916 178)  LC_1 Logic Functioning bit
 (45 2)  (919 178)  (919 178)  LC_1 Logic Functioning bit
 (47 2)  (921 178)  (921 178)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (10 3)  (884 179)  (884 179)  routing T_17_11.sp4_h_l_45 <X> T_17_11.sp4_v_t_36
 (21 3)  (895 179)  (895 179)  routing T_17_11.sp4_v_b_15 <X> T_17_11.lc_trk_g0_7
 (22 3)  (896 179)  (896 179)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (898 179)  (898 179)  routing T_17_11.lft_op_6 <X> T_17_11.lc_trk_g0_6
 (26 3)  (900 179)  (900 179)  routing T_17_11.lc_trk_g2_3 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 179)  (902 179)  routing T_17_11.lc_trk_g2_3 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 179)  (903 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 179)  (904 179)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 179)  (905 179)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 179)  (906 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (907 179)  (907 179)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.input_2_1
 (35 3)  (909 179)  (909 179)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.input_2_1
 (1 4)  (875 180)  (875 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (888 180)  (888 180)  routing T_17_11.lft_op_0 <X> T_17_11.lc_trk_g1_0
 (21 4)  (895 180)  (895 180)  routing T_17_11.lft_op_3 <X> T_17_11.lc_trk_g1_3
 (22 4)  (896 180)  (896 180)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (898 180)  (898 180)  routing T_17_11.lft_op_3 <X> T_17_11.lc_trk_g1_3
 (26 4)  (900 180)  (900 180)  routing T_17_11.lc_trk_g0_6 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 180)  (901 180)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 180)  (903 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 180)  (904 180)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 180)  (906 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 180)  (907 180)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 180)  (908 180)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 180)  (910 180)  LC_2 Logic Functioning bit
 (38 4)  (912 180)  (912 180)  LC_2 Logic Functioning bit
 (41 4)  (915 180)  (915 180)  LC_2 Logic Functioning bit
 (43 4)  (917 180)  (917 180)  LC_2 Logic Functioning bit
 (45 4)  (919 180)  (919 180)  LC_2 Logic Functioning bit
 (51 4)  (925 180)  (925 180)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (875 181)  (875 181)  routing T_17_11.lc_trk_g0_2 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (15 5)  (889 181)  (889 181)  routing T_17_11.lft_op_0 <X> T_17_11.lc_trk_g1_0
 (17 5)  (891 181)  (891 181)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (900 181)  (900 181)  routing T_17_11.lc_trk_g0_6 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 181)  (903 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 181)  (905 181)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 181)  (911 181)  LC_2 Logic Functioning bit
 (39 5)  (913 181)  (913 181)  LC_2 Logic Functioning bit
 (41 5)  (915 181)  (915 181)  LC_2 Logic Functioning bit
 (43 5)  (917 181)  (917 181)  LC_2 Logic Functioning bit
 (14 6)  (888 182)  (888 182)  routing T_17_11.lft_op_4 <X> T_17_11.lc_trk_g1_4
 (21 6)  (895 182)  (895 182)  routing T_17_11.lft_op_7 <X> T_17_11.lc_trk_g1_7
 (22 6)  (896 182)  (896 182)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (898 182)  (898 182)  routing T_17_11.lft_op_7 <X> T_17_11.lc_trk_g1_7
 (25 6)  (899 182)  (899 182)  routing T_17_11.sp12_h_l_5 <X> T_17_11.lc_trk_g1_6
 (27 6)  (901 182)  (901 182)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 182)  (903 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 182)  (904 182)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 182)  (906 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 182)  (907 182)  routing T_17_11.lc_trk_g2_0 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 182)  (909 182)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.input_2_3
 (37 6)  (911 182)  (911 182)  LC_3 Logic Functioning bit
 (39 6)  (913 182)  (913 182)  LC_3 Logic Functioning bit
 (45 6)  (919 182)  (919 182)  LC_3 Logic Functioning bit
 (52 6)  (926 182)  (926 182)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (889 183)  (889 183)  routing T_17_11.lft_op_4 <X> T_17_11.lc_trk_g1_4
 (17 7)  (891 183)  (891 183)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (896 183)  (896 183)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (898 183)  (898 183)  routing T_17_11.sp12_h_l_5 <X> T_17_11.lc_trk_g1_6
 (25 7)  (899 183)  (899 183)  routing T_17_11.sp12_h_l_5 <X> T_17_11.lc_trk_g1_6
 (27 7)  (901 183)  (901 183)  routing T_17_11.lc_trk_g3_0 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 183)  (902 183)  routing T_17_11.lc_trk_g3_0 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 183)  (903 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 183)  (904 183)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 183)  (906 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (907 183)  (907 183)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.input_2_3
 (34 7)  (908 183)  (908 183)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.input_2_3
 (36 7)  (910 183)  (910 183)  LC_3 Logic Functioning bit
 (43 7)  (917 183)  (917 183)  LC_3 Logic Functioning bit
 (16 8)  (890 184)  (890 184)  routing T_17_11.sp12_v_t_14 <X> T_17_11.lc_trk_g2_1
 (17 8)  (891 184)  (891 184)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (22 8)  (896 184)  (896 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (899 184)  (899 184)  routing T_17_11.sp4_h_r_42 <X> T_17_11.lc_trk_g2_2
 (15 9)  (889 185)  (889 185)  routing T_17_11.tnr_op_0 <X> T_17_11.lc_trk_g2_0
 (17 9)  (891 185)  (891 185)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (892 185)  (892 185)  routing T_17_11.sp12_v_t_14 <X> T_17_11.lc_trk_g2_1
 (22 9)  (896 185)  (896 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (897 185)  (897 185)  routing T_17_11.sp4_h_r_42 <X> T_17_11.lc_trk_g2_2
 (24 9)  (898 185)  (898 185)  routing T_17_11.sp4_h_r_42 <X> T_17_11.lc_trk_g2_2
 (25 9)  (899 185)  (899 185)  routing T_17_11.sp4_h_r_42 <X> T_17_11.lc_trk_g2_2
 (17 10)  (891 186)  (891 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (895 186)  (895 186)  routing T_17_11.sp4_v_t_26 <X> T_17_11.lc_trk_g2_7
 (22 10)  (896 186)  (896 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (897 186)  (897 186)  routing T_17_11.sp4_v_t_26 <X> T_17_11.lc_trk_g2_7
 (25 10)  (899 186)  (899 186)  routing T_17_11.sp4_v_b_38 <X> T_17_11.lc_trk_g2_6
 (8 11)  (882 187)  (882 187)  routing T_17_11.sp4_h_l_42 <X> T_17_11.sp4_v_t_42
 (15 11)  (889 187)  (889 187)  routing T_17_11.sp4_v_t_33 <X> T_17_11.lc_trk_g2_4
 (16 11)  (890 187)  (890 187)  routing T_17_11.sp4_v_t_33 <X> T_17_11.lc_trk_g2_4
 (17 11)  (891 187)  (891 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (892 187)  (892 187)  routing T_17_11.sp4_r_v_b_37 <X> T_17_11.lc_trk_g2_5
 (21 11)  (895 187)  (895 187)  routing T_17_11.sp4_v_t_26 <X> T_17_11.lc_trk_g2_7
 (22 11)  (896 187)  (896 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (897 187)  (897 187)  routing T_17_11.sp4_v_b_38 <X> T_17_11.lc_trk_g2_6
 (25 11)  (899 187)  (899 187)  routing T_17_11.sp4_v_b_38 <X> T_17_11.lc_trk_g2_6
 (29 12)  (903 188)  (903 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 188)  (904 188)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 188)  (905 188)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 188)  (906 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 188)  (908 188)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 188)  (910 188)  LC_6 Logic Functioning bit
 (37 12)  (911 188)  (911 188)  LC_6 Logic Functioning bit
 (43 12)  (917 188)  (917 188)  LC_6 Logic Functioning bit
 (45 12)  (919 188)  (919 188)  LC_6 Logic Functioning bit
 (52 12)  (926 188)  (926 188)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (888 189)  (888 189)  routing T_17_11.tnl_op_0 <X> T_17_11.lc_trk_g3_0
 (15 13)  (889 189)  (889 189)  routing T_17_11.tnl_op_0 <X> T_17_11.lc_trk_g3_0
 (17 13)  (891 189)  (891 189)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (896 189)  (896 189)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (898 189)  (898 189)  routing T_17_11.tnl_op_2 <X> T_17_11.lc_trk_g3_2
 (25 13)  (899 189)  (899 189)  routing T_17_11.tnl_op_2 <X> T_17_11.lc_trk_g3_2
 (29 13)  (903 189)  (903 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 189)  (904 189)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 189)  (905 189)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 189)  (906 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (908 189)  (908 189)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.input_2_6
 (35 13)  (909 189)  (909 189)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.input_2_6
 (36 13)  (910 189)  (910 189)  LC_6 Logic Functioning bit
 (0 14)  (874 190)  (874 190)  routing T_17_11.glb_netwk_4 <X> T_17_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 190)  (875 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (879 190)  (879 190)  routing T_17_11.sp4_v_t_38 <X> T_17_11.sp4_h_l_44
 (26 14)  (900 190)  (900 190)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 190)  (903 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 190)  (906 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 190)  (908 190)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 190)  (910 190)  LC_7 Logic Functioning bit
 (45 14)  (919 190)  (919 190)  LC_7 Logic Functioning bit
 (52 14)  (926 190)  (926 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (4 15)  (878 191)  (878 191)  routing T_17_11.sp4_v_t_38 <X> T_17_11.sp4_h_l_44
 (6 15)  (880 191)  (880 191)  routing T_17_11.sp4_v_t_38 <X> T_17_11.sp4_h_l_44
 (14 15)  (888 191)  (888 191)  routing T_17_11.sp4_r_v_b_44 <X> T_17_11.lc_trk_g3_4
 (17 15)  (891 191)  (891 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (28 15)  (902 191)  (902 191)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 191)  (903 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 191)  (905 191)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 191)  (906 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (909 191)  (909 191)  routing T_17_11.lc_trk_g0_3 <X> T_17_11.input_2_7
 (36 15)  (910 191)  (910 191)  LC_7 Logic Functioning bit
 (37 15)  (911 191)  (911 191)  LC_7 Logic Functioning bit
 (39 15)  (913 191)  (913 191)  LC_7 Logic Functioning bit


LogicTile_18_11

 (11 12)  (939 188)  (939 188)  routing T_18_11.sp4_h_l_40 <X> T_18_11.sp4_v_b_11
 (13 12)  (941 188)  (941 188)  routing T_18_11.sp4_h_l_40 <X> T_18_11.sp4_v_b_11
 (12 13)  (940 189)  (940 189)  routing T_18_11.sp4_h_l_40 <X> T_18_11.sp4_v_b_11
 (8 14)  (936 190)  (936 190)  routing T_18_11.sp4_v_t_47 <X> T_18_11.sp4_h_l_47
 (9 14)  (937 190)  (937 190)  routing T_18_11.sp4_v_t_47 <X> T_18_11.sp4_h_l_47


LogicTile_19_11

 (10 3)  (992 179)  (992 179)  routing T_19_11.sp4_h_l_45 <X> T_19_11.sp4_v_t_36
 (3 5)  (985 181)  (985 181)  routing T_19_11.sp12_h_l_23 <X> T_19_11.sp12_h_r_0


LogicTile_24_11

 (3 9)  (1255 185)  (1255 185)  routing T_24_11.sp12_h_l_22 <X> T_24_11.sp12_v_b_1


LogicTile_26_11

 (3 10)  (1351 186)  (1351 186)  routing T_26_11.sp12_v_t_22 <X> T_26_11.sp12_h_l_22


LogicTile_31_11

 (3 1)  (1621 177)  (1621 177)  routing T_31_11.sp12_h_l_23 <X> T_31_11.sp12_v_b_0


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_6_10

 (3 4)  (291 164)  (291 164)  routing T_6_10.sp12_v_t_23 <X> T_6_10.sp12_h_r_0


RAM_Tile_8_10

 (3 12)  (399 172)  (399 172)  routing T_8_10.sp12_v_t_22 <X> T_8_10.sp12_h_r_1


LogicTile_12_10

 (16 0)  (616 160)  (616 160)  routing T_12_10.sp12_h_r_9 <X> T_12_10.lc_trk_g0_1
 (17 0)  (617 160)  (617 160)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (29 0)  (629 160)  (629 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 160)  (631 160)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 160)  (632 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 160)  (633 160)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 160)  (634 160)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (40 0)  (640 160)  (640 160)  LC_0 Logic Functioning bit
 (42 0)  (642 160)  (642 160)  LC_0 Logic Functioning bit
 (51 0)  (651 160)  (651 160)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (40 1)  (640 161)  (640 161)  LC_0 Logic Functioning bit
 (42 1)  (642 161)  (642 161)  LC_0 Logic Functioning bit
 (15 15)  (615 175)  (615 175)  routing T_12_10.tnr_op_4 <X> T_12_10.lc_trk_g3_4
 (17 15)  (617 175)  (617 175)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_13_10

 (4 6)  (658 166)  (658 166)  routing T_13_10.sp4_h_r_9 <X> T_13_10.sp4_v_t_38
 (6 6)  (660 166)  (660 166)  routing T_13_10.sp4_h_r_9 <X> T_13_10.sp4_v_t_38
 (5 7)  (659 167)  (659 167)  routing T_13_10.sp4_h_r_9 <X> T_13_10.sp4_v_t_38
 (12 8)  (666 168)  (666 168)  routing T_13_10.sp4_v_t_45 <X> T_13_10.sp4_h_r_8


LogicTile_14_10

 (22 4)  (730 164)  (730 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (729 165)  (729 165)  routing T_14_10.sp4_r_v_b_27 <X> T_14_10.lc_trk_g1_3
 (19 6)  (727 166)  (727 166)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 6)  (729 166)  (729 166)  routing T_14_10.sp4_h_l_2 <X> T_14_10.lc_trk_g1_7
 (22 6)  (730 166)  (730 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (731 166)  (731 166)  routing T_14_10.sp4_h_l_2 <X> T_14_10.lc_trk_g1_7
 (24 6)  (732 166)  (732 166)  routing T_14_10.sp4_h_l_2 <X> T_14_10.lc_trk_g1_7
 (26 6)  (734 166)  (734 166)  routing T_14_10.lc_trk_g3_4 <X> T_14_10.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 166)  (735 166)  routing T_14_10.lc_trk_g1_3 <X> T_14_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 166)  (737 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 166)  (739 166)  routing T_14_10.lc_trk_g1_7 <X> T_14_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 166)  (740 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 166)  (742 166)  routing T_14_10.lc_trk_g1_7 <X> T_14_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 166)  (744 166)  LC_3 Logic Functioning bit
 (38 6)  (746 166)  (746 166)  LC_3 Logic Functioning bit
 (41 6)  (749 166)  (749 166)  LC_3 Logic Functioning bit
 (43 6)  (751 166)  (751 166)  LC_3 Logic Functioning bit
 (27 7)  (735 167)  (735 167)  routing T_14_10.lc_trk_g3_4 <X> T_14_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 167)  (736 167)  routing T_14_10.lc_trk_g3_4 <X> T_14_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 167)  (737 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 167)  (738 167)  routing T_14_10.lc_trk_g1_3 <X> T_14_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 167)  (739 167)  routing T_14_10.lc_trk_g1_7 <X> T_14_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 167)  (744 167)  LC_3 Logic Functioning bit
 (38 7)  (746 167)  (746 167)  LC_3 Logic Functioning bit
 (40 7)  (748 167)  (748 167)  LC_3 Logic Functioning bit
 (42 7)  (750 167)  (750 167)  LC_3 Logic Functioning bit
 (2 8)  (710 168)  (710 168)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 15)  (722 175)  (722 175)  routing T_14_10.sp12_v_b_20 <X> T_14_10.lc_trk_g3_4
 (16 15)  (724 175)  (724 175)  routing T_14_10.sp12_v_b_20 <X> T_14_10.lc_trk_g3_4
 (17 15)  (725 175)  (725 175)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_15_10

 (16 2)  (778 162)  (778 162)  routing T_15_10.sp4_v_b_13 <X> T_15_10.lc_trk_g0_5
 (17 2)  (779 162)  (779 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (780 162)  (780 162)  routing T_15_10.sp4_v_b_13 <X> T_15_10.lc_trk_g0_5
 (25 2)  (787 162)  (787 162)  routing T_15_10.sp4_h_l_11 <X> T_15_10.lc_trk_g0_6
 (18 3)  (780 163)  (780 163)  routing T_15_10.sp4_v_b_13 <X> T_15_10.lc_trk_g0_5
 (22 3)  (784 163)  (784 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (785 163)  (785 163)  routing T_15_10.sp4_h_l_11 <X> T_15_10.lc_trk_g0_6
 (24 3)  (786 163)  (786 163)  routing T_15_10.sp4_h_l_11 <X> T_15_10.lc_trk_g0_6
 (25 3)  (787 163)  (787 163)  routing T_15_10.sp4_h_l_11 <X> T_15_10.lc_trk_g0_6
 (21 4)  (783 164)  (783 164)  routing T_15_10.lft_op_3 <X> T_15_10.lc_trk_g1_3
 (22 4)  (784 164)  (784 164)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 164)  (786 164)  routing T_15_10.lft_op_3 <X> T_15_10.lc_trk_g1_3
 (5 5)  (767 165)  (767 165)  routing T_15_10.sp4_h_r_3 <X> T_15_10.sp4_v_b_3
 (26 10)  (788 170)  (788 170)  routing T_15_10.lc_trk_g0_5 <X> T_15_10.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 170)  (789 170)  routing T_15_10.lc_trk_g1_3 <X> T_15_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 170)  (791 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 170)  (793 170)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 170)  (794 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 170)  (798 170)  LC_5 Logic Functioning bit
 (38 10)  (800 170)  (800 170)  LC_5 Logic Functioning bit
 (39 10)  (801 170)  (801 170)  LC_5 Logic Functioning bit
 (41 10)  (803 170)  (803 170)  LC_5 Logic Functioning bit
 (43 10)  (805 170)  (805 170)  LC_5 Logic Functioning bit
 (29 11)  (791 171)  (791 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 171)  (792 171)  routing T_15_10.lc_trk_g1_3 <X> T_15_10.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 171)  (793 171)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 171)  (794 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (795 171)  (795 171)  routing T_15_10.lc_trk_g3_0 <X> T_15_10.input_2_5
 (34 11)  (796 171)  (796 171)  routing T_15_10.lc_trk_g3_0 <X> T_15_10.input_2_5
 (36 11)  (798 171)  (798 171)  LC_5 Logic Functioning bit
 (38 11)  (800 171)  (800 171)  LC_5 Logic Functioning bit
 (43 11)  (805 171)  (805 171)  LC_5 Logic Functioning bit
 (14 12)  (776 172)  (776 172)  routing T_15_10.sp4_h_l_21 <X> T_15_10.lc_trk_g3_0
 (15 13)  (777 173)  (777 173)  routing T_15_10.sp4_h_l_21 <X> T_15_10.lc_trk_g3_0
 (16 13)  (778 173)  (778 173)  routing T_15_10.sp4_h_l_21 <X> T_15_10.lc_trk_g3_0
 (17 13)  (779 173)  (779 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0


LogicTile_16_10

 (22 1)  (838 161)  (838 161)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 161)  (840 161)  routing T_16_10.top_op_2 <X> T_16_10.lc_trk_g0_2
 (25 1)  (841 161)  (841 161)  routing T_16_10.top_op_2 <X> T_16_10.lc_trk_g0_2
 (0 2)  (816 162)  (816 162)  routing T_16_10.glb_netwk_6 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (1 2)  (817 162)  (817 162)  routing T_16_10.glb_netwk_6 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (2 2)  (818 162)  (818 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (838 162)  (838 162)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (840 162)  (840 162)  routing T_16_10.top_op_7 <X> T_16_10.lc_trk_g0_7
 (21 3)  (837 163)  (837 163)  routing T_16_10.top_op_7 <X> T_16_10.lc_trk_g0_7
 (1 4)  (817 164)  (817 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (817 165)  (817 165)  routing T_16_10.lc_trk_g0_2 <X> T_16_10.wire_logic_cluster/lc_7/cen
 (15 6)  (831 166)  (831 166)  routing T_16_10.lft_op_5 <X> T_16_10.lc_trk_g1_5
 (17 6)  (833 166)  (833 166)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 166)  (834 166)  routing T_16_10.lft_op_5 <X> T_16_10.lc_trk_g1_5
 (19 6)  (835 166)  (835 166)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (15 13)  (831 173)  (831 173)  routing T_16_10.sp4_v_t_29 <X> T_16_10.lc_trk_g3_0
 (16 13)  (832 173)  (832 173)  routing T_16_10.sp4_v_t_29 <X> T_16_10.lc_trk_g3_0
 (17 13)  (833 173)  (833 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (0 14)  (816 174)  (816 174)  routing T_16_10.glb_netwk_4 <X> T_16_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 174)  (817 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 174)  (831 174)  routing T_16_10.sp4_h_l_24 <X> T_16_10.lc_trk_g3_5
 (16 14)  (832 174)  (832 174)  routing T_16_10.sp4_h_l_24 <X> T_16_10.lc_trk_g3_5
 (17 14)  (833 174)  (833 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (834 174)  (834 174)  routing T_16_10.sp4_h_l_24 <X> T_16_10.lc_trk_g3_5
 (26 14)  (842 174)  (842 174)  routing T_16_10.lc_trk_g0_7 <X> T_16_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 174)  (843 174)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 174)  (844 174)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 174)  (845 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 174)  (846 174)  routing T_16_10.lc_trk_g3_5 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 174)  (847 174)  routing T_16_10.lc_trk_g1_5 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 174)  (848 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 174)  (850 174)  routing T_16_10.lc_trk_g1_5 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (38 14)  (854 174)  (854 174)  LC_7 Logic Functioning bit
 (39 14)  (855 174)  (855 174)  LC_7 Logic Functioning bit
 (41 14)  (857 174)  (857 174)  LC_7 Logic Functioning bit
 (45 14)  (861 174)  (861 174)  LC_7 Logic Functioning bit
 (26 15)  (842 175)  (842 175)  routing T_16_10.lc_trk_g0_7 <X> T_16_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 175)  (845 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (848 175)  (848 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (849 175)  (849 175)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.input_2_7
 (34 15)  (850 175)  (850 175)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.input_2_7
 (38 15)  (854 175)  (854 175)  LC_7 Logic Functioning bit
 (46 15)  (862 175)  (862 175)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_10

 (0 2)  (874 162)  (874 162)  routing T_17_10.glb_netwk_6 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (1 2)  (875 162)  (875 162)  routing T_17_10.glb_netwk_6 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (2 2)  (876 162)  (876 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (879 162)  (879 162)  routing T_17_10.sp4_v_t_37 <X> T_17_10.sp4_h_l_37
 (12 2)  (886 162)  (886 162)  routing T_17_10.sp4_v_t_39 <X> T_17_10.sp4_h_l_39
 (6 3)  (880 163)  (880 163)  routing T_17_10.sp4_v_t_37 <X> T_17_10.sp4_h_l_37
 (9 3)  (883 163)  (883 163)  routing T_17_10.sp4_v_b_5 <X> T_17_10.sp4_v_t_36
 (10 3)  (884 163)  (884 163)  routing T_17_10.sp4_v_b_5 <X> T_17_10.sp4_v_t_36
 (11 3)  (885 163)  (885 163)  routing T_17_10.sp4_v_t_39 <X> T_17_10.sp4_h_l_39
 (0 4)  (874 164)  (874 164)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_7/cen
 (1 4)  (875 164)  (875 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 165)  (875 165)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_7/cen
 (6 8)  (880 168)  (880 168)  routing T_17_10.sp4_v_t_38 <X> T_17_10.sp4_v_b_6
 (15 8)  (889 168)  (889 168)  routing T_17_10.sp4_v_t_28 <X> T_17_10.lc_trk_g2_1
 (16 8)  (890 168)  (890 168)  routing T_17_10.sp4_v_t_28 <X> T_17_10.lc_trk_g2_1
 (17 8)  (891 168)  (891 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (5 9)  (879 169)  (879 169)  routing T_17_10.sp4_v_t_38 <X> T_17_10.sp4_v_b_6
 (22 9)  (896 169)  (896 169)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (898 169)  (898 169)  routing T_17_10.tnl_op_2 <X> T_17_10.lc_trk_g2_2
 (25 9)  (899 169)  (899 169)  routing T_17_10.tnl_op_2 <X> T_17_10.lc_trk_g2_2
 (22 10)  (896 170)  (896 170)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (898 170)  (898 170)  routing T_17_10.tnl_op_7 <X> T_17_10.lc_trk_g2_7
 (21 11)  (895 171)  (895 171)  routing T_17_10.tnl_op_7 <X> T_17_10.lc_trk_g2_7
 (3 12)  (877 172)  (877 172)  routing T_17_10.sp12_v_t_22 <X> T_17_10.sp12_h_r_1
 (21 12)  (895 172)  (895 172)  routing T_17_10.sp4_h_r_35 <X> T_17_10.lc_trk_g3_3
 (22 12)  (896 172)  (896 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (897 172)  (897 172)  routing T_17_10.sp4_h_r_35 <X> T_17_10.lc_trk_g3_3
 (24 12)  (898 172)  (898 172)  routing T_17_10.sp4_h_r_35 <X> T_17_10.lc_trk_g3_3
 (0 14)  (874 174)  (874 174)  routing T_17_10.glb_netwk_4 <X> T_17_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 174)  (875 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (896 174)  (896 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (897 174)  (897 174)  routing T_17_10.sp4_v_b_47 <X> T_17_10.lc_trk_g3_7
 (24 14)  (898 174)  (898 174)  routing T_17_10.sp4_v_b_47 <X> T_17_10.lc_trk_g3_7
 (26 14)  (900 174)  (900 174)  routing T_17_10.lc_trk_g2_7 <X> T_17_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 174)  (901 174)  routing T_17_10.lc_trk_g3_3 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 174)  (902 174)  routing T_17_10.lc_trk_g3_3 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 174)  (903 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 174)  (905 174)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 174)  (906 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 174)  (907 174)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 174)  (908 174)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_7/in_3
 (38 14)  (912 174)  (912 174)  LC_7 Logic Functioning bit
 (39 14)  (913 174)  (913 174)  LC_7 Logic Functioning bit
 (41 14)  (915 174)  (915 174)  LC_7 Logic Functioning bit
 (45 14)  (919 174)  (919 174)  LC_7 Logic Functioning bit
 (52 14)  (926 174)  (926 174)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (900 175)  (900 175)  routing T_17_10.lc_trk_g2_7 <X> T_17_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 175)  (902 175)  routing T_17_10.lc_trk_g2_7 <X> T_17_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 175)  (903 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 175)  (904 175)  routing T_17_10.lc_trk_g3_3 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 175)  (905 175)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 175)  (906 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (907 175)  (907 175)  routing T_17_10.lc_trk_g2_1 <X> T_17_10.input_2_7
 (38 15)  (912 175)  (912 175)  LC_7 Logic Functioning bit


LogicTile_18_10

 (0 2)  (928 162)  (928 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (1 2)  (929 162)  (929 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 10)  (942 170)  (942 170)  routing T_18_10.sp4_v_t_17 <X> T_18_10.lc_trk_g2_4
 (16 11)  (944 171)  (944 171)  routing T_18_10.sp4_v_t_17 <X> T_18_10.lc_trk_g2_4
 (17 11)  (945 171)  (945 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (0 14)  (928 174)  (928 174)  routing T_18_10.glb_netwk_4 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 174)  (929 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (940 174)  (940 174)  routing T_18_10.sp4_v_t_46 <X> T_18_10.sp4_h_l_46
 (31 14)  (959 174)  (959 174)  routing T_18_10.lc_trk_g2_4 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 174)  (960 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 174)  (961 174)  routing T_18_10.lc_trk_g2_4 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 174)  (964 174)  LC_7 Logic Functioning bit
 (37 14)  (965 174)  (965 174)  LC_7 Logic Functioning bit
 (38 14)  (966 174)  (966 174)  LC_7 Logic Functioning bit
 (39 14)  (967 174)  (967 174)  LC_7 Logic Functioning bit
 (45 14)  (973 174)  (973 174)  LC_7 Logic Functioning bit
 (11 15)  (939 175)  (939 175)  routing T_18_10.sp4_v_t_46 <X> T_18_10.sp4_h_l_46
 (36 15)  (964 175)  (964 175)  LC_7 Logic Functioning bit
 (37 15)  (965 175)  (965 175)  LC_7 Logic Functioning bit
 (38 15)  (966 175)  (966 175)  LC_7 Logic Functioning bit
 (39 15)  (967 175)  (967 175)  LC_7 Logic Functioning bit
 (44 15)  (972 175)  (972 175)  LC_7 Logic Functioning bit
 (46 15)  (974 175)  (974 175)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_19_10

 (12 14)  (994 174)  (994 174)  routing T_19_10.sp4_v_t_46 <X> T_19_10.sp4_h_l_46
 (11 15)  (993 175)  (993 175)  routing T_19_10.sp4_v_t_46 <X> T_19_10.sp4_h_l_46


LogicTile_21_10

 (5 8)  (1095 168)  (1095 168)  routing T_21_10.sp4_h_l_38 <X> T_21_10.sp4_h_r_6
 (4 9)  (1094 169)  (1094 169)  routing T_21_10.sp4_h_l_38 <X> T_21_10.sp4_h_r_6


RAM_Tile_25_10

 (4 8)  (1310 168)  (1310 168)  routing T_25_10.sp4_h_l_43 <X> T_25_10.sp4_v_b_6
 (5 9)  (1311 169)  (1311 169)  routing T_25_10.sp4_h_l_43 <X> T_25_10.sp4_v_b_6


LogicTile_29_10

 (3 9)  (1513 169)  (1513 169)  routing T_29_10.sp12_h_l_22 <X> T_29_10.sp12_v_b_1


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (4 10)  (1730 170)  (1730 170)  routing T_33_10.span4_vert_b_10 <X> T_33_10.lc_trk_g1_2
 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_2 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (5 11)  (1731 171)  (1731 171)  routing T_33_10.span4_vert_b_10 <X> T_33_10.lc_trk_g1_2
 (7 11)  (1733 171)  (1733 171)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g1_2 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9

 (7 8)  (445 152)  (445 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (445 157)  (445 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (445 159)  (445 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_9

 (7 13)  (499 157)  (499 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_9

 (7 8)  (553 152)  (553 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (36 8)  (690 152)  (690 152)  LC_4 Logic Functioning bit
 (37 8)  (691 152)  (691 152)  LC_4 Logic Functioning bit
 (38 8)  (692 152)  (692 152)  LC_4 Logic Functioning bit
 (39 8)  (693 152)  (693 152)  LC_4 Logic Functioning bit
 (40 8)  (694 152)  (694 152)  LC_4 Logic Functioning bit
 (41 8)  (695 152)  (695 152)  LC_4 Logic Functioning bit
 (42 8)  (696 152)  (696 152)  LC_4 Logic Functioning bit
 (43 8)  (697 152)  (697 152)  LC_4 Logic Functioning bit
 (51 8)  (705 152)  (705 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (706 152)  (706 152)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (36 9)  (690 153)  (690 153)  LC_4 Logic Functioning bit
 (37 9)  (691 153)  (691 153)  LC_4 Logic Functioning bit
 (38 9)  (692 153)  (692 153)  LC_4 Logic Functioning bit
 (39 9)  (693 153)  (693 153)  LC_4 Logic Functioning bit
 (40 9)  (694 153)  (694 153)  LC_4 Logic Functioning bit
 (41 9)  (695 153)  (695 153)  LC_4 Logic Functioning bit
 (42 9)  (696 153)  (696 153)  LC_4 Logic Functioning bit
 (43 9)  (697 153)  (697 153)  LC_4 Logic Functioning bit
 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 8)  (769 152)  (769 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (7 8)  (823 152)  (823 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (823 158)  (823 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (7 8)  (881 152)  (881 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (881 158)  (881 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (0 2)  (928 146)  (928 146)  routing T_18_9.glb_netwk_6 <X> T_18_9.wire_logic_cluster/lc_7/clk
 (1 2)  (929 146)  (929 146)  routing T_18_9.glb_netwk_6 <X> T_18_9.wire_logic_cluster/lc_7/clk
 (2 2)  (930 146)  (930 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 6)  (960 150)  (960 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 150)  (961 150)  routing T_18_9.lc_trk_g3_3 <X> T_18_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 150)  (962 150)  routing T_18_9.lc_trk_g3_3 <X> T_18_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 150)  (964 150)  LC_3 Logic Functioning bit
 (37 6)  (965 150)  (965 150)  LC_3 Logic Functioning bit
 (38 6)  (966 150)  (966 150)  LC_3 Logic Functioning bit
 (39 6)  (967 150)  (967 150)  LC_3 Logic Functioning bit
 (45 6)  (973 150)  (973 150)  LC_3 Logic Functioning bit
 (52 6)  (980 150)  (980 150)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (31 7)  (959 151)  (959 151)  routing T_18_9.lc_trk_g3_3 <X> T_18_9.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 151)  (964 151)  LC_3 Logic Functioning bit
 (37 7)  (965 151)  (965 151)  LC_3 Logic Functioning bit
 (38 7)  (966 151)  (966 151)  LC_3 Logic Functioning bit
 (39 7)  (967 151)  (967 151)  LC_3 Logic Functioning bit
 (44 7)  (972 151)  (972 151)  LC_3 Logic Functioning bit
 (7 8)  (935 152)  (935 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (22 12)  (950 156)  (950 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (951 156)  (951 156)  routing T_18_9.sp4_v_t_30 <X> T_18_9.lc_trk_g3_3
 (24 12)  (952 156)  (952 156)  routing T_18_9.sp4_v_t_30 <X> T_18_9.lc_trk_g3_3
 (32 12)  (960 156)  (960 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 156)  (961 156)  routing T_18_9.lc_trk_g3_2 <X> T_18_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 156)  (962 156)  routing T_18_9.lc_trk_g3_2 <X> T_18_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 156)  (964 156)  LC_6 Logic Functioning bit
 (37 12)  (965 156)  (965 156)  LC_6 Logic Functioning bit
 (38 12)  (966 156)  (966 156)  LC_6 Logic Functioning bit
 (39 12)  (967 156)  (967 156)  LC_6 Logic Functioning bit
 (45 12)  (973 156)  (973 156)  LC_6 Logic Functioning bit
 (47 12)  (975 156)  (975 156)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (22 13)  (950 157)  (950 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (951 157)  (951 157)  routing T_18_9.sp4_v_b_42 <X> T_18_9.lc_trk_g3_2
 (24 13)  (952 157)  (952 157)  routing T_18_9.sp4_v_b_42 <X> T_18_9.lc_trk_g3_2
 (31 13)  (959 157)  (959 157)  routing T_18_9.lc_trk_g3_2 <X> T_18_9.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 157)  (964 157)  LC_6 Logic Functioning bit
 (37 13)  (965 157)  (965 157)  LC_6 Logic Functioning bit
 (38 13)  (966 157)  (966 157)  LC_6 Logic Functioning bit
 (39 13)  (967 157)  (967 157)  LC_6 Logic Functioning bit
 (44 13)  (972 157)  (972 157)  LC_6 Logic Functioning bit
 (0 14)  (928 158)  (928 158)  routing T_18_9.glb_netwk_4 <X> T_18_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 158)  (929 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 14)  (935 158)  (935 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (8 3)  (990 147)  (990 147)  routing T_19_9.sp4_h_r_1 <X> T_19_9.sp4_v_t_36
 (9 3)  (991 147)  (991 147)  routing T_19_9.sp4_h_r_1 <X> T_19_9.sp4_v_t_36
 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (989 158)  (989 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_20_9

 (19 13)  (1055 157)  (1055 157)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9

 (7 10)  (1355 154)  (1355 154)  Column buffer control bit: LH_colbuf_cntl_3

 (2 12)  (1350 156)  (1350 156)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (7 13)  (1355 157)  (1355 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1355 158)  (1355 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9

 (11 4)  (1521 148)  (1521 148)  routing T_29_9.sp4_h_l_46 <X> T_29_9.sp4_v_b_5
 (13 4)  (1523 148)  (1523 148)  routing T_29_9.sp4_h_l_46 <X> T_29_9.sp4_v_b_5
 (12 5)  (1522 149)  (1522 149)  routing T_29_9.sp4_h_l_46 <X> T_29_9.sp4_v_b_5


LogicTile_30_9



LogicTile_31_9



LogicTile_32_9

 (3 2)  (1675 146)  (1675 146)  routing T_32_9.sp12_v_t_23 <X> T_32_9.sp12_h_l_23
 (19 5)  (1691 149)  (1691 149)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8

 (13 6)  (355 134)  (355 134)  routing T_7_8.sp4_v_b_5 <X> T_7_8.sp4_v_t_40
 (7 15)  (349 143)  (349 143)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8

 (9 13)  (555 141)  (555 141)  routing T_11_8.sp4_v_t_39 <X> T_11_8.sp4_v_b_10
 (10 13)  (556 141)  (556 141)  routing T_11_8.sp4_v_t_39 <X> T_11_8.sp4_v_b_10


LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8

 (8 1)  (882 129)  (882 129)  routing T_17_8.sp4_v_t_47 <X> T_17_8.sp4_v_b_1
 (10 1)  (884 129)  (884 129)  routing T_17_8.sp4_v_t_47 <X> T_17_8.sp4_v_b_1
 (0 2)  (874 130)  (874 130)  routing T_17_8.glb_netwk_6 <X> T_17_8.wire_logic_cluster/lc_7/clk
 (1 2)  (875 130)  (875 130)  routing T_17_8.glb_netwk_6 <X> T_17_8.wire_logic_cluster/lc_7/clk
 (2 2)  (876 130)  (876 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (885 130)  (885 130)  routing T_17_8.sp4_v_b_11 <X> T_17_8.sp4_v_t_39
 (12 3)  (886 131)  (886 131)  routing T_17_8.sp4_v_b_11 <X> T_17_8.sp4_v_t_39
 (31 4)  (905 132)  (905 132)  routing T_17_8.lc_trk_g3_6 <X> T_17_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 132)  (906 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 132)  (907 132)  routing T_17_8.lc_trk_g3_6 <X> T_17_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 132)  (908 132)  routing T_17_8.lc_trk_g3_6 <X> T_17_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 132)  (910 132)  LC_2 Logic Functioning bit
 (37 4)  (911 132)  (911 132)  LC_2 Logic Functioning bit
 (38 4)  (912 132)  (912 132)  LC_2 Logic Functioning bit
 (39 4)  (913 132)  (913 132)  LC_2 Logic Functioning bit
 (45 4)  (919 132)  (919 132)  LC_2 Logic Functioning bit
 (46 4)  (920 132)  (920 132)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (31 5)  (905 133)  (905 133)  routing T_17_8.lc_trk_g3_6 <X> T_17_8.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 133)  (910 133)  LC_2 Logic Functioning bit
 (37 5)  (911 133)  (911 133)  LC_2 Logic Functioning bit
 (38 5)  (912 133)  (912 133)  LC_2 Logic Functioning bit
 (39 5)  (913 133)  (913 133)  LC_2 Logic Functioning bit
 (44 5)  (918 133)  (918 133)  LC_2 Logic Functioning bit
 (9 7)  (883 135)  (883 135)  routing T_17_8.sp4_v_b_8 <X> T_17_8.sp4_v_t_41
 (10 7)  (884 135)  (884 135)  routing T_17_8.sp4_v_b_8 <X> T_17_8.sp4_v_t_41
 (7 13)  (881 141)  (881 141)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (874 142)  (874 142)  routing T_17_8.glb_netwk_4 <X> T_17_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 142)  (875 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (899 142)  (899 142)  routing T_17_8.sp4_v_b_30 <X> T_17_8.lc_trk_g3_6
 (7 15)  (881 143)  (881 143)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (896 143)  (896 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (897 143)  (897 143)  routing T_17_8.sp4_v_b_30 <X> T_17_8.lc_trk_g3_6


LogicTile_18_8

 (6 0)  (934 128)  (934 128)  routing T_18_8.sp4_v_t_44 <X> T_18_8.sp4_v_b_0
 (5 1)  (933 129)  (933 129)  routing T_18_8.sp4_v_t_44 <X> T_18_8.sp4_v_b_0
 (3 12)  (931 140)  (931 140)  routing T_18_8.sp12_v_t_22 <X> T_18_8.sp12_h_r_1


LogicTile_19_8



LogicTile_20_8

 (5 0)  (1041 128)  (1041 128)  routing T_20_8.sp4_h_l_44 <X> T_20_8.sp4_h_r_0
 (4 1)  (1040 129)  (1040 129)  routing T_20_8.sp4_h_l_44 <X> T_20_8.sp4_h_r_0


LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8

 (4 8)  (1256 136)  (1256 136)  routing T_24_8.sp4_h_l_37 <X> T_24_8.sp4_v_b_6
 (6 8)  (1258 136)  (1258 136)  routing T_24_8.sp4_h_l_37 <X> T_24_8.sp4_v_b_6
 (5 9)  (1257 137)  (1257 137)  routing T_24_8.sp4_h_l_37 <X> T_24_8.sp4_v_b_6


RAM_Tile_25_8

 (2 6)  (1308 134)  (1308 134)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_l_13 sp4_h_r_19


LogicTile_26_8



LogicTile_27_8



LogicTile_28_8

 (4 8)  (1460 136)  (1460 136)  routing T_28_8.sp4_h_l_43 <X> T_28_8.sp4_v_b_6
 (5 9)  (1461 137)  (1461 137)  routing T_28_8.sp4_h_l_43 <X> T_28_8.sp4_v_b_6


LogicTile_29_8

 (19 11)  (1529 139)  (1529 139)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_30_8



LogicTile_31_8

 (19 2)  (1637 130)  (1637 130)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_7_7

 (26 0)  (368 112)  (368 112)  routing T_7_7.lc_trk_g0_4 <X> T_7_7.wire_logic_cluster/lc_0/in_0
 (37 0)  (379 112)  (379 112)  LC_0 Logic Functioning bit
 (39 0)  (381 112)  (381 112)  LC_0 Logic Functioning bit
 (40 0)  (382 112)  (382 112)  LC_0 Logic Functioning bit
 (42 0)  (384 112)  (384 112)  LC_0 Logic Functioning bit
 (53 0)  (395 112)  (395 112)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (29 1)  (371 113)  (371 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (378 113)  (378 113)  LC_0 Logic Functioning bit
 (38 1)  (380 113)  (380 113)  LC_0 Logic Functioning bit
 (41 1)  (383 113)  (383 113)  LC_0 Logic Functioning bit
 (43 1)  (385 113)  (385 113)  LC_0 Logic Functioning bit
 (17 3)  (359 115)  (359 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (342 118)  (342 118)  routing T_7_7.glb_netwk_6 <X> T_7_7.glb2local_0
 (1 6)  (343 118)  (343 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (343 119)  (343 119)  routing T_7_7.glb_netwk_6 <X> T_7_7.glb2local_0


LogicTile_11_7

 (11 0)  (557 112)  (557 112)  routing T_11_7.sp4_v_t_46 <X> T_11_7.sp4_v_b_2
 (12 1)  (558 113)  (558 113)  routing T_11_7.sp4_v_t_46 <X> T_11_7.sp4_v_b_2


LogicTile_18_7

 (9 0)  (937 112)  (937 112)  routing T_18_7.sp4_v_t_36 <X> T_18_7.sp4_h_r_1


LogicTile_22_7

 (8 1)  (1152 113)  (1152 113)  routing T_22_7.sp4_h_l_36 <X> T_22_7.sp4_v_b_1
 (9 1)  (1153 113)  (1153 113)  routing T_22_7.sp4_h_l_36 <X> T_22_7.sp4_v_b_1


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 105)  (1 105)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_4_6

 (3 5)  (183 101)  (183 101)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_h_r_0


LogicTile_10_6

 (3 5)  (495 101)  (495 101)  routing T_10_6.sp12_h_l_23 <X> T_10_6.sp12_h_r_0


LogicTile_12_6

 (19 10)  (619 106)  (619 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_14_6

 (2 0)  (710 96)  (710 96)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_15_6

 (3 12)  (765 108)  (765 108)  routing T_15_6.sp12_v_t_22 <X> T_15_6.sp12_h_r_1
 (11 12)  (773 108)  (773 108)  routing T_15_6.sp4_v_t_38 <X> T_15_6.sp4_v_b_11
 (13 12)  (775 108)  (775 108)  routing T_15_6.sp4_v_t_38 <X> T_15_6.sp4_v_b_11


LogicTile_16_6

 (3 7)  (819 103)  (819 103)  routing T_16_6.sp12_h_l_23 <X> T_16_6.sp12_v_t_23


LogicTile_17_6

 (12 7)  (886 103)  (886 103)  routing T_17_6.sp4_h_l_40 <X> T_17_6.sp4_v_t_40
 (3 12)  (877 108)  (877 108)  routing T_17_6.sp12_v_t_22 <X> T_17_6.sp12_h_r_1


RAM_Tile_25_6

 (11 0)  (1317 96)  (1317 96)  routing T_25_6.sp4_v_t_43 <X> T_25_6.sp4_v_b_2
 (13 0)  (1319 96)  (1319 96)  routing T_25_6.sp4_v_t_43 <X> T_25_6.sp4_v_b_2


LogicTile_26_6

 (2 14)  (1350 110)  (1350 110)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_6

 (19 5)  (1529 101)  (1529 101)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (4 9)  (1514 105)  (1514 105)  routing T_29_6.sp4_h_l_47 <X> T_29_6.sp4_h_r_6
 (6 9)  (1516 105)  (1516 105)  routing T_29_6.sp4_h_l_47 <X> T_29_6.sp4_h_r_6
 (3 15)  (1513 111)  (1513 111)  routing T_29_6.sp12_h_l_22 <X> T_29_6.sp12_v_t_22


LogicTile_32_6

 (12 4)  (1684 100)  (1684 100)  routing T_32_6.sp4_v_t_40 <X> T_32_6.sp4_h_r_5


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (6 4)  (1732 100)  (1732 100)  routing T_33_6.span4_horz_5 <X> T_33_6.lc_trk_g0_5
 (7 4)  (1733 100)  (1733 100)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_5 lc_trk_g0_5
 (8 4)  (1734 100)  (1734 100)  routing T_33_6.span4_horz_5 <X> T_33_6.lc_trk_g0_5
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_5 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g1_5 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g0_5 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 108)  (1731 108)  routing T_33_6.span4_vert_b_13 <X> T_33_6.lc_trk_g1_5
 (7 12)  (1733 108)  (1733 108)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 108)  (1734 108)  routing T_33_6.span4_vert_b_13 <X> T_33_6.lc_trk_g1_5
 (13 13)  (1739 109)  (1739 109)  routing T_33_6.span4_horz_43 <X> T_33_6.span4_vert_b_3
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 5)  (0 85)  (0 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 88)  (1 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_2_5

 (3 5)  (75 85)  (75 85)  routing T_2_5.sp12_h_l_23 <X> T_2_5.sp12_h_r_0


LogicTile_4_5

 (3 5)  (183 85)  (183 85)  routing T_4_5.sp12_h_l_23 <X> T_4_5.sp12_h_r_0


LogicTile_14_5

 (3 7)  (711 87)  (711 87)  routing T_14_5.sp12_h_l_23 <X> T_14_5.sp12_v_t_23


LogicTile_16_5

 (3 7)  (819 87)  (819 87)  routing T_16_5.sp12_h_l_23 <X> T_16_5.sp12_v_t_23


LogicTile_17_5

 (3 4)  (877 84)  (877 84)  routing T_17_5.sp12_v_t_23 <X> T_17_5.sp12_h_r_0
 (3 12)  (877 92)  (877 92)  routing T_17_5.sp12_v_t_22 <X> T_17_5.sp12_h_r_1


LogicTile_26_5

 (19 10)  (1367 90)  (1367 90)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_27_5

 (2 12)  (1404 92)  (1404 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_5

 (2 14)  (1458 94)  (1458 94)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_5

 (10 4)  (1520 84)  (1520 84)  routing T_29_5.sp4_v_t_46 <X> T_29_5.sp4_h_r_4
 (11 8)  (1521 88)  (1521 88)  routing T_29_5.sp4_v_t_40 <X> T_29_5.sp4_v_b_8
 (12 9)  (1522 89)  (1522 89)  routing T_29_5.sp4_v_t_40 <X> T_29_5.sp4_v_b_8


LogicTile_30_5

 (8 8)  (1572 88)  (1572 88)  routing T_30_5.sp4_h_l_46 <X> T_30_5.sp4_h_r_7
 (10 8)  (1574 88)  (1574 88)  routing T_30_5.sp4_h_l_46 <X> T_30_5.sp4_h_r_7


LogicTile_31_5

 (12 0)  (1630 80)  (1630 80)  routing T_31_5.sp4_v_t_39 <X> T_31_5.sp4_h_r_2
 (4 9)  (1622 89)  (1622 89)  routing T_31_5.sp4_h_l_47 <X> T_31_5.sp4_h_r_6
 (6 9)  (1624 89)  (1624 89)  routing T_31_5.sp4_h_l_47 <X> T_31_5.sp4_h_r_6


IO_Tile_33_5

 (5 0)  (1731 80)  (1731 80)  routing T_33_5.span4_horz_41 <X> T_33_5.lc_trk_g0_1
 (6 0)  (1732 80)  (1732 80)  routing T_33_5.span4_horz_41 <X> T_33_5.lc_trk_g0_1
 (7 0)  (1733 80)  (1733 80)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_41 lc_trk_g0_1
 (8 0)  (1734 80)  (1734 80)  routing T_33_5.span4_horz_41 <X> T_33_5.lc_trk_g0_1
 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (8 1)  (1734 81)  (1734 81)  routing T_33_5.span4_horz_41 <X> T_33_5.lc_trk_g0_1
 (12 2)  (1738 82)  (1738 82)  routing T_33_5.span4_horz_31 <X> T_33_5.span4_vert_t_13
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 93)  (1739 93)  routing T_33_5.span4_horz_19 <X> T_33_5.span4_vert_b_3
 (14 13)  (1740 93)  (1740 93)  routing T_33_5.span4_horz_19 <X> T_33_5.span4_vert_b_3
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (6 14)  (1732 94)  (1732 94)  routing T_33_5.span4_horz_15 <X> T_33_5.lc_trk_g1_7
 (7 14)  (1733 94)  (1733 94)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_15 lc_trk_g1_7
 (8 14)  (1734 94)  (1734 94)  routing T_33_5.span4_horz_15 <X> T_33_5.lc_trk_g1_7
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit
 (8 15)  (1734 95)  (1734 95)  routing T_33_5.span4_horz_15 <X> T_33_5.lc_trk_g1_7


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 72)  (1 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_2_4

 (3 5)  (75 69)  (75 69)  routing T_2_4.sp12_h_l_23 <X> T_2_4.sp12_h_r_0


LogicTile_4_4

 (3 5)  (183 69)  (183 69)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_h_r_0
 (8 5)  (188 69)  (188 69)  routing T_4_4.sp4_h_r_4 <X> T_4_4.sp4_v_b_4


LogicTile_7_4

 (11 6)  (353 70)  (353 70)  routing T_7_4.sp4_v_b_9 <X> T_7_4.sp4_v_t_40
 (13 6)  (355 70)  (355 70)  routing T_7_4.sp4_v_b_9 <X> T_7_4.sp4_v_t_40


RAM_Tile_8_4

 (8 6)  (404 70)  (404 70)  routing T_8_4.sp4_v_t_41 <X> T_8_4.sp4_h_l_41
 (9 6)  (405 70)  (405 70)  routing T_8_4.sp4_v_t_41 <X> T_8_4.sp4_h_l_41


LogicTile_11_4

 (4 8)  (550 72)  (550 72)  routing T_11_4.sp4_v_t_47 <X> T_11_4.sp4_v_b_6
 (6 8)  (552 72)  (552 72)  routing T_11_4.sp4_v_t_47 <X> T_11_4.sp4_v_b_6


LogicTile_12_4

 (3 0)  (603 64)  (603 64)  routing T_12_4.sp12_v_t_23 <X> T_12_4.sp12_v_b_0


LogicTile_14_4

 (3 7)  (711 71)  (711 71)  routing T_14_4.sp12_h_l_23 <X> T_14_4.sp12_v_t_23
 (2 12)  (710 76)  (710 76)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_4

 (9 1)  (883 65)  (883 65)  routing T_17_4.sp4_v_t_36 <X> T_17_4.sp4_v_b_1
 (11 10)  (885 74)  (885 74)  routing T_17_4.sp4_v_b_5 <X> T_17_4.sp4_v_t_45
 (12 11)  (886 75)  (886 75)  routing T_17_4.sp4_v_b_5 <X> T_17_4.sp4_v_t_45
 (12 15)  (886 79)  (886 79)  routing T_17_4.sp4_h_l_46 <X> T_17_4.sp4_v_t_46


LogicTile_18_4

 (4 0)  (932 64)  (932 64)  routing T_18_4.sp4_v_t_37 <X> T_18_4.sp4_v_b_0


LogicTile_20_4

 (3 4)  (1039 68)  (1039 68)  routing T_20_4.sp12_v_t_23 <X> T_20_4.sp12_h_r_0


LogicTile_24_4

 (4 8)  (1256 72)  (1256 72)  routing T_24_4.sp4_v_t_43 <X> T_24_4.sp4_v_b_6


LogicTile_28_4

 (2 8)  (1458 72)  (1458 72)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (6 12)  (1462 76)  (1462 76)  routing T_28_4.sp4_v_t_43 <X> T_28_4.sp4_v_b_9
 (5 13)  (1461 77)  (1461 77)  routing T_28_4.sp4_v_t_43 <X> T_28_4.sp4_v_b_9


LogicTile_31_4

 (5 0)  (1623 64)  (1623 64)  routing T_31_4.sp4_h_l_44 <X> T_31_4.sp4_h_r_0
 (4 1)  (1622 65)  (1622 65)  routing T_31_4.sp4_h_l_44 <X> T_31_4.sp4_h_r_0


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 66)  (1731 66)  routing T_33_4.span4_vert_b_11 <X> T_33_4.lc_trk_g0_3
 (7 2)  (1733 66)  (1733 66)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 66)  (1734 66)  routing T_33_4.span4_vert_b_11 <X> T_33_4.lc_trk_g0_3
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 71)  (1739 71)  routing T_33_4.span4_horz_13 <X> T_33_4.span4_vert_b_2
 (14 7)  (1740 71)  (1740 71)  routing T_33_4.span4_horz_13 <X> T_33_4.span4_vert_b_2
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g0_3 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 76)  (1731 76)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g1_5
 (7 12)  (1733 76)  (1733 76)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (1734 77)  (1734 77)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g1_5
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_11_3

 (11 4)  (557 52)  (557 52)  routing T_11_3.sp4_v_t_39 <X> T_11_3.sp4_v_b_5
 (12 5)  (558 53)  (558 53)  routing T_11_3.sp4_v_t_39 <X> T_11_3.sp4_v_b_5


LogicTile_12_3

 (8 1)  (608 49)  (608 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (10 1)  (610 49)  (610 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1


LogicTile_22_3

 (9 1)  (1153 49)  (1153 49)  routing T_22_3.sp4_v_t_36 <X> T_22_3.sp4_v_b_1


LogicTile_29_3

 (12 4)  (1522 52)  (1522 52)  routing T_29_3.sp4_v_t_40 <X> T_29_3.sp4_h_r_5


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (4 8)  (1730 56)  (1730 56)  routing T_33_3.span4_horz_40 <X> T_33_3.lc_trk_g1_0
 (4 9)  (1730 57)  (1730 57)  routing T_33_3.span4_horz_40 <X> T_33_3.lc_trk_g1_0
 (5 9)  (1731 57)  (1731 57)  routing T_33_3.span4_horz_40 <X> T_33_3.lc_trk_g1_0
 (6 9)  (1732 57)  (1732 57)  routing T_33_3.span4_horz_40 <X> T_33_3.lc_trk_g1_0
 (7 9)  (1733 57)  (1733 57)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_40 lc_trk_g1_0
 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_0 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_15_2

 (11 0)  (773 32)  (773 32)  routing T_15_2.sp4_v_t_46 <X> T_15_2.sp4_v_b_2
 (12 1)  (774 33)  (774 33)  routing T_15_2.sp4_v_t_46 <X> T_15_2.sp4_v_b_2


RAM_Tile_25_2

 (9 13)  (1315 45)  (1315 45)  routing T_25_2.sp4_v_t_39 <X> T_25_2.sp4_v_b_10
 (10 13)  (1316 45)  (1316 45)  routing T_25_2.sp4_v_t_39 <X> T_25_2.sp4_v_b_10


LogicTile_26_2

 (4 5)  (1352 37)  (1352 37)  routing T_26_2.sp4_v_t_47 <X> T_26_2.sp4_h_r_3


LogicTile_30_2

 (5 8)  (1569 40)  (1569 40)  routing T_30_2.sp4_h_l_38 <X> T_30_2.sp4_h_r_6
 (4 9)  (1568 41)  (1568 41)  routing T_30_2.sp4_h_l_38 <X> T_30_2.sp4_h_r_6


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g0_6 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g0_6 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (5 6)  (1731 38)  (1731 38)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g0_7
 (7 6)  (1733 38)  (1733 38)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 38)  (1734 38)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g0_7
 (4 7)  (1730 39)  (1730 39)  routing T_33_2.span4_horz_30 <X> T_33_2.lc_trk_g0_6
 (5 7)  (1731 39)  (1731 39)  routing T_33_2.span4_horz_30 <X> T_33_2.lc_trk_g0_6
 (6 7)  (1732 39)  (1732 39)  routing T_33_2.span4_horz_30 <X> T_33_2.lc_trk_g0_6
 (7 7)  (1733 39)  (1733 39)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_30 lc_trk_g0_6
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_13_1

 (3 4)  (657 20)  (657 20)  routing T_13_1.sp12_v_t_23 <X> T_13_1.sp12_h_r_0


LogicTile_17_1

 (2 0)  (876 16)  (876 16)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 4)  (877 20)  (877 20)  routing T_17_1.sp12_v_t_23 <X> T_17_1.sp12_h_r_0


LogicTile_20_1

 (13 4)  (1049 20)  (1049 20)  routing T_20_1.sp4_h_l_40 <X> T_20_1.sp4_v_b_5
 (12 5)  (1048 21)  (1048 21)  routing T_20_1.sp4_h_l_40 <X> T_20_1.sp4_v_b_5


LogicTile_27_1

 (2 12)  (1404 28)  (1404 28)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_1

 (12 8)  (1522 24)  (1522 24)  routing T_29_1.sp4_v_t_45 <X> T_29_1.sp4_h_r_8


LogicTile_30_1

 (8 8)  (1572 24)  (1572 24)  routing T_30_1.sp4_h_l_46 <X> T_30_1.sp4_h_r_7
 (10 8)  (1574 24)  (1574 24)  routing T_30_1.sp4_h_l_46 <X> T_30_1.sp4_h_r_7


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (12 2)  (1738 18)  (1738 18)  routing T_33_1.span4_horz_31 <X> T_33_1.span4_vert_t_13
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_5 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g1_5 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (12 10)  (1738 26)  (1738 26)  routing T_33_1.lc_trk_g1_6 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g1_6 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g1_6 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 28)  (1731 28)  routing T_33_1.span4_horz_45 <X> T_33_1.lc_trk_g1_5
 (6 12)  (1732 28)  (1732 28)  routing T_33_1.span4_horz_45 <X> T_33_1.lc_trk_g1_5
 (7 12)  (1733 28)  (1733 28)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_45 lc_trk_g1_5
 (8 12)  (1734 28)  (1734 28)  routing T_33_1.span4_horz_45 <X> T_33_1.lc_trk_g1_5
 (8 13)  (1734 29)  (1734 29)  routing T_33_1.span4_horz_45 <X> T_33_1.lc_trk_g1_5
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (4 14)  (1730 30)  (1730 30)  routing T_33_1.span4_vert_b_14 <X> T_33_1.lc_trk_g1_6
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit
 (5 15)  (1731 31)  (1731 31)  routing T_33_1.span4_vert_b_14 <X> T_33_1.lc_trk_g1_6
 (7 15)  (1733 31)  (1733 31)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (5 0)  (197 15)  (197 15)  routing T_4_0.span4_vert_41 <X> T_4_0.lc_trk_g0_1
 (6 0)  (198 15)  (198 15)  routing T_4_0.span4_vert_41 <X> T_4_0.lc_trk_g0_1
 (7 0)  (199 15)  (199 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_41 lc_trk_g0_1
 (8 0)  (200 15)  (200 15)  routing T_4_0.span4_vert_41 <X> T_4_0.lc_trk_g0_1
 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (8 1)  (200 14)  (200 14)  routing T_4_0.span4_vert_41 <X> T_4_0.lc_trk_g0_1
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0



IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (0 11)  (365 5)  (365 5)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_44
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (12 4)  (430 11)  (430 11)  routing T_8_0.lc_trk_g1_7 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (431 11)  (431 11)  routing T_8_0.lc_trk_g1_7 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (12 5)  (430 10)  (430 10)  routing T_8_0.lc_trk_g1_7 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (5 14)  (413 0)  (413 0)  routing T_8_0.span4_horz_r_7 <X> T_8_0.lc_trk_g1_7
 (7 14)  (415 0)  (415 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (8 15)  (416 1)  (416 1)  routing T_8_0.span4_horz_r_7 <X> T_8_0.lc_trk_g1_7


IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (5 4)  (563 11)  (563 11)  routing T_11_0.span4_vert_29 <X> T_11_0.lc_trk_g0_5
 (6 4)  (564 11)  (564 11)  routing T_11_0.span4_vert_29 <X> T_11_0.lc_trk_g0_5
 (7 4)  (565 11)  (565 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_29 lc_trk_g0_5
 (8 5)  (566 10)  (566 10)  routing T_11_0.span4_vert_29 <X> T_11_0.lc_trk_g0_5
 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (13 10)  (581 4)  (581 4)  routing T_11_0.lc_trk_g0_5 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (580 3)  (580 3)  routing T_11_0.span4_vert_43 <X> T_11_0.span4_horz_l_15
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (13 1)  (635 14)  (635 14)  routing T_12_0.span4_vert_25 <X> T_12_0.span4_horz_r_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (12 4)  (634 11)  (634 11)  routing T_12_0.lc_trk_g1_3 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (12 5)  (634 10)  (634 10)  routing T_12_0.lc_trk_g1_3 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (5 6)  (617 8)  (617 8)  routing T_12_0.span12_vert_7 <X> T_12_0.lc_trk_g0_7
 (7 6)  (619 8)  (619 8)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_7 lc_trk_g0_7
 (8 6)  (620 8)  (620 8)  routing T_12_0.span12_vert_7 <X> T_12_0.lc_trk_g0_7
 (8 7)  (620 9)  (620 9)  routing T_12_0.span12_vert_7 <X> T_12_0.lc_trk_g0_7
 (6 10)  (618 4)  (618 4)  routing T_12_0.span12_vert_19 <X> T_12_0.lc_trk_g1_3
 (7 10)  (619 4)  (619 4)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_19 lc_trk_g1_3
 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (8 11)  (620 5)  (620 5)  routing T_12_0.span12_vert_19 <X> T_12_0.lc_trk_g1_3
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0

 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (6 6)  (780 8)  (780 8)  routing T_15_0.span4_vert_15 <X> T_15_0.lc_trk_g0_7
 (7 6)  (781 8)  (781 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_15 lc_trk_g0_7
 (8 6)  (782 8)  (782 8)  routing T_15_0.span4_vert_15 <X> T_15_0.lc_trk_g0_7
 (8 7)  (782 9)  (782 9)  routing T_15_0.span4_vert_15 <X> T_15_0.lc_trk_g0_7
 (13 10)  (797 4)  (797 4)  routing T_15_0.lc_trk_g0_7 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (12 11)  (796 5)  (796 5)  routing T_15_0.lc_trk_g0_7 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (4 2)  (832 12)  (832 12)  routing T_16_0.span4_horz_r_10 <X> T_16_0.lc_trk_g0_2
 (5 3)  (833 13)  (833 13)  routing T_16_0.span4_horz_r_10 <X> T_16_0.lc_trk_g0_2
 (7 3)  (835 13)  (835 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g0_2 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (0 3)  (897 13)  (897 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (4 4)  (890 11)  (890 11)  routing T_17_0.span4_vert_36 <X> T_17_0.lc_trk_g0_4
 (13 4)  (909 11)  (909 11)  routing T_17_0.lc_trk_g0_4 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (5 5)  (891 10)  (891 10)  routing T_17_0.span4_vert_36 <X> T_17_0.lc_trk_g0_4
 (6 5)  (892 10)  (892 10)  routing T_17_0.span4_vert_36 <X> T_17_0.lc_trk_g0_4
 (7 5)  (893 10)  (893 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_36 lc_trk_g0_4
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0

 (12 6)  (962 8)  (962 8)  routing T_18_0.span4_vert_37 <X> T_18_0.span4_horz_l_14


IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (6 4)  (1054 11)  (1054 11)  routing T_20_0.span4_vert_5 <X> T_20_0.lc_trk_g0_5
 (7 4)  (1055 11)  (1055 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_5 lc_trk_g0_5
 (8 4)  (1056 11)  (1056 11)  routing T_20_0.span4_vert_5 <X> T_20_0.lc_trk_g0_5
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g0_5 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0



IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (5 0)  (1161 15)  (1161 15)  routing T_22_0.span4_vert_25 <X> T_22_0.lc_trk_g0_1
 (6 0)  (1162 15)  (1162 15)  routing T_22_0.span4_vert_25 <X> T_22_0.lc_trk_g0_1
 (7 0)  (1163 15)  (1163 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_25 lc_trk_g0_1
 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (8 1)  (1164 14)  (1164 14)  routing T_22_0.span4_vert_25 <X> T_22_0.lc_trk_g0_1
 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (5 2)  (1269 12)  (1269 12)  routing T_24_0.span4_vert_43 <X> T_24_0.lc_trk_g0_3
 (6 2)  (1270 12)  (1270 12)  routing T_24_0.span4_vert_43 <X> T_24_0.lc_trk_g0_3
 (7 2)  (1271 12)  (1271 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (1272 12)  (1272 12)  routing T_24_0.span4_vert_43 <X> T_24_0.lc_trk_g0_3
 (8 3)  (1272 13)  (1272 13)  routing T_24_0.span4_vert_43 <X> T_24_0.lc_trk_g0_3
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_5 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g1_5 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (12 11)  (1286 5)  (1286 5)  routing T_24_0.lc_trk_g0_3 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (1270 3)  (1270 3)  routing T_24_0.span12_vert_21 <X> T_24_0.lc_trk_g1_5
 (7 12)  (1271 3)  (1271 3)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_21 lc_trk_g1_5
 (8 13)  (1272 2)  (1272 2)  routing T_24_0.span12_vert_21 <X> T_24_0.lc_trk_g1_5
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (12 4)  (1340 11)  (1340 11)  routing T_25_0.lc_trk_g1_7 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1341 11)  (1341 11)  routing T_25_0.lc_trk_g1_7 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (12 5)  (1340 10)  (1340 10)  routing T_25_0.lc_trk_g1_7 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0

 (5 14)  (1323 0)  (1323 0)  routing T_25_0.span4_vert_23 <X> T_25_0.lc_trk_g1_7
 (6 14)  (1324 0)  (1324 0)  routing T_25_0.span4_vert_23 <X> T_25_0.lc_trk_g1_7
 (7 14)  (1325 0)  (1325 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_23 lc_trk_g1_7


IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (4 4)  (1472 11)  (1472 11)  routing T_28_0.span4_vert_44 <X> T_28_0.lc_trk_g0_4
 (13 4)  (1491 11)  (1491 11)  routing T_28_0.lc_trk_g0_4 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (4 5)  (1472 10)  (1472 10)  routing T_28_0.span4_vert_44 <X> T_28_0.lc_trk_g0_4
 (5 5)  (1473 10)  (1473 10)  routing T_28_0.span4_vert_44 <X> T_28_0.lc_trk_g0_4
 (6 5)  (1474 10)  (1474 10)  routing T_28_0.span4_vert_44 <X> T_28_0.lc_trk_g0_4
 (7 5)  (1475 10)  (1475 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_44 lc_trk_g0_4
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0



IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


