// Seed: 1615758992
module module_0 (
    output id_0,
    input id_1,
    output reg id_2,
    input reg id_3,
    output id_4
);
  initial begin
    id_2 <= id_3;
    id_4 <= id_1;
  end
endmodule
