Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Nov 23 14:43:30 2021
| Host         : c5b5 running 64-bit major release  (build 9200)
| Command      : report_methodology -file lab4_wrapper_methodology_drc_routed.rpt -pb lab4_wrapper_methodology_drc_routed.pb -rpx lab4_wrapper_methodology_drc_routed.rpx
| Design       : lab4_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 20
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-2  | Critical Warning | Invalid primary clock source pin                   | 1          |
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-18 | Warning          | Missing input or output delay                      | 18         |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Critical Warning
Invalid primary clock source pin  
A primary clock lab4_i/gen_fun_top_0/U0/clk is created on an inappropriate pin lab4_i/gen_fun_top_0/U0/clk. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock lab4_i/gen_fun_top_0/U0/clk is defined downstream of clock clk and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on enable relative to clock(s) lab4_i/gen_fun_top_0/U0/clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) lab4_i/gen_fun_top_0/U0/clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sdata1 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on select_in[0] relative to clock(s) lab4_i/gen_fun_top_0/U0/clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on select_in[1] relative to clock(s) lab4_i/gen_fun_top_0/U0/clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on D1 relative to clock(s) lab4_i/gen_fun_top_0/U0/clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on clk_out relative to clock(s) lab4_i/gen_fun_top_0/U0/clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on leds[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on leds[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on leds[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on leds[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on leds[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on leds[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on leds[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on leds[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on ncs relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on nsync relative to clock(s) lab4_i/gen_fun_top_0/U0/clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on sclk relative to clock(s) clk_fpga_0
Related violations: <none>


