$date
	Wed Feb  4 20:03:59 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_counter $end
$var wire 32 ! count [31:0] $end
$var reg 1 " aresetn $end
$var reg 1 # clk $end
$var reg 1 $ en $end
$var reg 1 % load $end
$var reg 32 & loaddata [31:0] $end
$var reg 1 ' updwn $end
$scope module dut $end
$var wire 1 " aresetn $end
$var wire 1 # clk $end
$var wire 1 $ en $end
$var wire 1 % load $end
$var wire 32 ( loaddata [31:0] $end
$var wire 1 ' updwn $end
$var reg 32 ) count [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
1'
b0 &
0%
0$
0#
0"
b0 !
$end
#5
1#
#10
0#
1"
#15
1#
#20
0#
b1010 &
b1010 (
1%
#25
b1010 !
b1010 )
1#
#30
0#
0%
#35
1#
#40
0#
1$
#45
b1011 !
b1011 )
1#
#50
0#
#55
b1100 !
b1100 )
1#
#60
0#
#65
b1101 !
b1101 )
1#
#70
0#
#75
b1110 !
b1110 )
1#
#80
0#
#85
b1111 !
b1111 )
1#
#90
0#
0'
#95
b1110 !
b1110 )
1#
#100
0#
#105
b1101 !
b1101 )
1#
#110
0#
#115
b1100 !
b1100 )
1#
#120
0#
#125
b1011 !
b1011 )
1#
#130
0#
#135
b1010 !
b1010 )
1#
#140
0#
0$
#145
1#
#150
0#
#155
1#
#160
0#
b11111111 &
b11111111 (
1%
#165
b11111111 !
b11111111 )
1#
#170
0#
1'
1$
0%
#175
b100000000 !
b100000000 )
1#
#180
0#
#185
b100000001 !
b100000001 )
1#
#190
0#
#195
b100000010 !
b100000010 )
1#
#200
0#
