// Seed: 922834365
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input tri0 id_4,
    output id_5,
    input logic id_6
);
  supply1 id_7;
  logic   id_8;
  assign id_7 = id_4;
  assign id_3 = 1;
  assign id_7[1] = 1'b0;
  type_15(
      id_2
  );
endmodule
