
/root/projects/compiled/non_crypto/stripped/intel_lmbench.git_lat_fcntl_38652508_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	f500b510 			; <UNDEFINED> instruction: 0xf500b510
   4:	68605480 	stmdavs	r0!, {r7, sl, ip, lr}^
   8:	db012800 	blle	0x4a010
   c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  10:	280068a0 	stmdacs	r0, {r5, r7, fp, sp, lr}
  14:	f7ffdb01 			; <UNDEFINED> instruction: 0xf7ffdb01
  18:	6820fffe 	stmdavs	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  1c:	33fff04f 	mvnscc	pc, #79	; 0x4f
  20:	3301e9c4 	movwcc	lr, #6596	; 0x19c4
  24:	2300b910 	movwcs	fp, #2320	; 0x910
  28:	bd106023 	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
  2c:	f7ff2109 			; <UNDEFINED> instruction: 0xf7ff2109
  30:	2200fffe 	andcs	pc, r0, #1016	; 0x3f8
  34:	46116820 	ldrmi	r6, [r1], -r0, lsr #16
  38:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  3c:	60232300 	eorvs	r2, r3, r0, lsl #6
  40:	bf00bd10 	svclt	0x0000bd10
  44:	b510bb60 	ldrlt	fp, [r0, #-2912]	; 0xfffff4a0
  48:	5480f501 	strpl	pc, [r0], #1281	; 0x501
  4c:	28006860 	stmdacs	r0, {r5, r6, fp, sp, lr}
  50:	68a0da15 	stmiavs	r0!, {r0, r2, r4, r9, fp, ip, lr, pc}
  54:	da082800 	ble	0x20a05c
  58:	f04f6820 			; <UNDEFINED> instruction: 0xf04f6820
  5c:	e9c433ff 	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
  60:	b9903301 	ldmiblt	r0, {r0, r8, r9, ip, sp}
  64:	60232300 	eorvs	r2, r3, r0, lsl #6
  68:	f7ffbd10 			; <UNDEFINED> instruction: 0xf7ffbd10
  6c:	6820fffe 	stmdavs	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  70:	33fff04f 	mvnscc	pc, #79	; 0x4f
  74:	3301e9c4 	movwcc	lr, #6596	; 0x19c4
  78:	d0f32800 	rscsle	r2, r3, r0, lsl #16
  7c:	f7ffe005 			; <UNDEFINED> instruction: 0xf7ffe005
  80:	68a0fffe 	stmiavs	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  84:	dbe72800 	blle	0xff9ca08c
  88:	2109e7ef 	smlattcs	r9, pc, r7, lr
  8c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  90:	68202200 	stmdavs	r0!, {r9, sp}
  94:	f7ff4611 			; <UNDEFINED> instruction: 0xf7ff4611
  98:	2300fffe 	movwcs	pc, #4094	; 0xffe	; <UNPREDICTABLE>
  9c:	bd106023 	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
  a0:	bf004770 	svclt	0x00004770
  a4:	e92d4a8c 	push	{r2, r3, r7, r9, fp, lr}
  a8:	460541f0 			; <UNDEFINED> instruction: 0x460541f0
  ac:	447a4b8b 	ldrbtmi	r4, [sl], #-2955	; 0xfffff475
  b0:	5d1cf5ad 	cfldr32pl	mvfx15, [ip, #-692]	; 0xfffffd4c
  b4:	f505b08a 			; <UNDEFINED> instruction: 0xf505b08a
  b8:	f50d5480 			; <UNDEFINED> instruction: 0xf50d5480
  bc:	2700511c 	smladcs	r0, ip, r1, r5
  c0:	312458d3 	ldrdcc	r5, [r4, -r3]!
  c4:	600b681b 	andvs	r6, fp, fp, lsl r8
  c8:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
  cc:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  d0:	f44f4b83 			; <UNDEFINED> instruction: 0xf44f4b83
  d4:	21016200 	mrscs	r6, R9_usr
  d8:	447b9000 	ldrbtmi	r9, [fp], #-0
  dc:	18ae4628 	stmiane	lr!, {r3, r5, r9, sl, lr}
  e0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  e4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  e8:	f44f4b7e 			; <UNDEFINED> instruction: 0xf44f4b7e
  ec:	21016200 	mrscs	r6, R9_usr
  f0:	9000447b 	andls	r4, r0, fp, ror r4
  f4:	f7ff4630 			; <UNDEFINED> instruction: 0xf7ff4630
  f8:	f04ffffe 			; <UNDEFINED> instruction: 0xf04ffffe
  fc:	462833ff 			; <UNDEFINED> instruction: 0x462833ff
 100:	7300e9c4 	movwvc	lr, #2500	; 0x9c4
 104:	f7ff60a3 			; <UNDEFINED> instruction: 0xf7ff60a3
 108:	4630fffe 	shsub8mi	pc, r0, lr	; <UNPREDICTABLE>
 10c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 110:	72dbf44f 	sbcsvc	pc, fp, #1325400064	; 0x4f000000
 114:	46282142 	strtmi	r2, [r8], -r2, asr #2
 118:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 11c:	30016060 	andcc	r6, r1, r0, rrx
 120:	80d2f000 	sbcshi	pc, r2, r0
 124:	72dbf44f 	sbcsvc	pc, fp, #1325400064	; 0x4f000000
 128:	46302142 	ldrtmi	r2, [r0], -r2, asr #2
 12c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 130:	300160a0 	andcc	r6, r1, r0, lsr #1
 134:	80c8f000 	sbchi	pc, r8, r0
 138:	4d6b4628 	stclmi	6, cr4, [fp, #-160]!	; 0xffffff60
 13c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 140:	447d4630 	ldrbtmi	r4, [sp], #-1584	; 0xfffff9d0
 144:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 148:	f242a905 	vmla.i8	d26, d2, d5
 14c:	68607210 	stmdavs	r0!, {r4, r9, ip, sp, lr}^
 150:	0801f04f 	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
 154:	f7ff9103 			; <UNDEFINED> instruction: 0xf7ff9103
 158:	9903fffe 	stmdbls	r3, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 15c:	7210f242 	andsvc	pc, r0, #536870916	; 0x20000004
 160:	f10568a0 			; <UNDEFINED> instruction: 0xf10568a0
 164:	f7ff0610 			; <UNDEFINED> instruction: 0xf7ff0610
 168:	e9c5fffe 	stmib	r5, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
 16c:	f8c58700 			; <UNDEFINED> instruction: 0xf8c58700
 170:	f04f8008 			; <UNDEFINED> instruction: 0xf04f8008
 174:	e8950c02 	ldm	r5, {r1, sl, fp}
 178:	e886000f 	stm	r6, {r0, r1, r2, r3}
 17c:	6860000f 	stmdavs	r0!, {r0, r1, r2, r3}^
 180:	2107462a 	tstcs	r7, sl, lsr #12
 184:	c010f8a5 	andsgt	pc, r0, r5, lsr #17
 188:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 18c:	f0003001 			; <UNDEFINED> instruction: 0xf0003001
 190:	68a08094 	stmiavs	r0!, {r2, r4, r7, pc}
 194:	2107462a 	tstcs	r7, sl, lsr #12
 198:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 19c:	f0003001 			; <UNDEFINED> instruction: 0xf0003001
 1a0:	f7ff8085 			; <UNDEFINED> instruction: 0xf7ff8085
 1a4:	4642fffe 			; <UNDEFINED> instruction: 0x4642fffe
 1a8:	f7ff4639 			; <UNDEFINED> instruction: 0xf7ff4639
 1ac:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
 1b0:	1c43fffe 	mcrrne	15, 15, pc, r3, cr14	; <UNPREDICTABLE>
 1b4:	d0726020 	rsbsle	r6, r2, r0, lsr #32
 1b8:	d1392800 	teqle	r9, r0, lsl #16
 1bc:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1c0:	46414642 	strbmi	r4, [r1], -r2, asr #12
 1c4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1c8:	68a0e014 	stmiavs	r0!, {r2, r4, sp, lr, pc}
 1cc:	2107462a 	tstcs	r7, sl, lsr #12
 1d0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1d4:	d03d3001 	eorsle	r3, sp, r1
 1d8:	463268a0 	ldrtmi	r6, [r2], -r0, lsr #17
 1dc:	f7ff2106 			; <UNDEFINED> instruction: 0xf7ff2106
 1e0:	3001fffe 	strdcc	pc, [r1], -lr
 1e4:	6860d049 	stmdavs	r0!, {r0, r3, r6, ip, lr, pc}^
 1e8:	2107462a 	tstcs	r7, sl, lsr #12
 1ec:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1f0:	d04a3001 	suble	r3, sl, r1
 1f4:	46326860 	ldrtmi	r6, [r2], -r0, ror #16
 1f8:	f7ff2106 			; <UNDEFINED> instruction: 0xf7ff2106
 1fc:	3001fffe 	strdcc	pc, [r1], -lr
 200:	483ad1e3 	ldmdami	sl!, {r0, r1, r5, r6, r7, r8, ip, lr, pc}
 204:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
 208:	6860fffe 	stmdavs	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
 20c:	da282800 	ble	0xa0a214
 210:	280068a0 	stmdacs	r0, {r5, r7, fp, sp, lr}
 214:	f7ffdb01 			; <UNDEFINED> instruction: 0xf7ffdb01
 218:	6820fffe 	stmdavs	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 21c:	33fff04f 	mvnscc	pc, #79	; 0x4f
 220:	3301e9c4 	movwcc	lr, #6596	; 0x19c4
 224:	2300bb00 	movwcs	fp, #2816	; 0xb00
 228:	60232001 	eorvs	r2, r3, r1
 22c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 230:	f50d4a2f 			; <UNDEFINED> instruction: 0xf50d4a2f
 234:	4b29511c 	blmi	0xa546ac
 238:	447a3124 	ldrbtmi	r3, [sl], #-292	; 0xfffffedc
 23c:	681a58d3 	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
 240:	405a680b 	subsmi	r6, sl, fp, lsl #16
 244:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
 248:	f50dd127 			; <UNDEFINED> instruction: 0xf50dd127
 24c:	b00a5d1c 	andlt	r5, sl, ip, lsl sp
 250:	81f0e8bd 	ldrhhi	lr, [r0, #141]!	; 0x8d
 254:	44784827 	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
 258:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 25c:	28006860 	stmdacs	r0, {r5, r6, fp, sp, lr}
 260:	f7ffdbd6 			; <UNDEFINED> instruction: 0xf7ffdbd6
 264:	e7d3fffe 			; <UNDEFINED> instruction: 0xe7d3fffe
 268:	f7ff2109 			; <UNDEFINED> instruction: 0xf7ff2109
 26c:	2200fffe 	andcs	pc, r0, #1016	; 0x3f8
 270:	46116820 	ldrmi	r6, [r1], -r0, lsr #16
 274:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 278:	481fe7d5 	ldmdami	pc, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
 27c:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
 280:	6860fffe 	stmdavs	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
 284:	dbc32800 	blle	0xff0ca28c
 288:	481ce7eb 	ldmdami	ip, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
 28c:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
 290:	6860fffe 	stmdavs	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
 294:	dbbb2800 	blle	0xfeeca29c
 298:	f7ffe7e3 			; <UNDEFINED> instruction: 0xf7ffe7e3
 29c:	4818fffe 	ldmdami	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 2a0:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
 2a4:	4640fffe 			; <UNDEFINED> instruction: 0x4640fffe
 2a8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 2ac:	44784815 	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
 2b0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 2b4:	f7ff4640 			; <UNDEFINED> instruction: 0xf7ff4640
 2b8:	4813fffe 	ldmdami	r3, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 2bc:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
 2c0:	4640fffe 			; <UNDEFINED> instruction: 0x4640fffe
 2c4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 2c8:	44784810 	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
 2cc:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 2d0:	f7ff2001 			; <UNDEFINED> instruction: 0xf7ff2001
 2d4:	bf00fffe 	svclt	0x0000fffe
 2d8:	00000226 	andeq	r0, r0, r6, lsr #4
 2dc:	00000000 	andeq	r0, r0, r0
 2e0:	00000202 	andeq	r0, r0, r2, lsl #4
 2e4:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 2e8:	000001a2 	andeq	r0, r0, r2, lsr #3
 2ec:	000000e4 	andeq	r0, r0, r4, ror #1
 2f0:	000000b2 	strheq	r0, [r0], -r2
 2f4:	0000009a 	muleq	r0, sl, r0
 2f8:	00000078 	andeq	r0, r0, r8, ror r0
 2fc:	0000006c 	andeq	r0, r0, ip, rrx
 300:	0000005c 	andeq	r0, r0, ip, asr r0
 304:	00000052 	andeq	r0, r0, r2, asr r0
 308:	00000048 	andeq	r0, r0, r8, asr #32
 30c:	0000003e 	andeq	r0, r0, lr, lsr r0
 310:	4770b100 	ldrbmi	fp, [r0, -r0, lsl #2]!
 314:	e6c54608 	strb	r4, [r5], r8, lsl #12
 318:	4605b5f8 			; <UNDEFINED> instruction: 0x4605b5f8
 31c:	f5014e2f 			; <UNDEFINED> instruction: 0xf5014e2f
 320:	447e5480 	ldrbtmi	r5, [lr], #-1152	; 0xfffffb80
 324:	0710f106 	ldreq	pc, [r0, -r6, lsl #2]
 328:	d0332d00 	eorsle	r2, r3, r0, lsl #26
 32c:	46326860 	ldrtmi	r6, [r2], -r0, ror #16
 330:	f7ff2107 			; <UNDEFINED> instruction: 0xf7ff2107
 334:	3001fffe 	strdcc	pc, [r1], -lr
 338:	68a0d02d 	stmiavs	r0!, {r0, r2, r3, r5, ip, lr, pc}
 33c:	2106463a 	tstcs	r6, sl, lsr r6
 340:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 344:	d0413001 	suble	r3, r1, r1
 348:	463268a0 	ldrtmi	r6, [r2], -r0, lsr #17
 34c:	f7ff2107 			; <UNDEFINED> instruction: 0xf7ff2107
 350:	3001fffe 	strdcc	pc, [r1], -lr
 354:	6860d032 	stmdavs	r0!, {r1, r4, r5, ip, lr, pc}^
 358:	2106463a 	tstcs	r6, sl, lsr r6
 35c:	f7ff3d01 			; <UNDEFINED> instruction: 0xf7ff3d01
 360:	3001fffe 	strdcc	pc, [r1], -lr
 364:	481ed1e0 	ldmdami	lr, {r5, r6, r7, r8, ip, lr, pc}
 368:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
 36c:	6860fffe 	stmdavs	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
 370:	da172800 	ble	0x5ca378
 374:	280068a0 	stmdacs	r0, {r5, r7, fp, sp, lr}
 378:	f7ffdb01 			; <UNDEFINED> instruction: 0xf7ffdb01
 37c:	6820fffe 	stmdavs	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 380:	33fff04f 	mvnscc	pc, #79	; 0x4f
 384:	3301e9c4 	movwcc	lr, #6596	; 0x19c4
 388:	2300b978 	movwcs	fp, #2424	; 0x978
 38c:	60232001 	eorvs	r2, r3, r1
 390:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 394:	4813bdf8 	ldmdami	r3, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
 398:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
 39c:	6860fffe 	stmdavs	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
 3a0:	dbe72800 	blle	0xff9ca3a8
 3a4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 3a8:	2109e7e4 	smlattcs	r9, r4, r7, lr
 3ac:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 3b0:	68202200 	stmdavs	r0!, {r9, sp}
 3b4:	f7ff4611 			; <UNDEFINED> instruction: 0xf7ff4611
 3b8:	e7e6fffe 			; <UNDEFINED> instruction: 0xe7e6fffe
 3bc:	4478480a 	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
 3c0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 3c4:	28006860 	stmdacs	r0, {r5, r6, fp, sp, lr}
 3c8:	e7ebdbd4 	ubfx	sp, r4, #23, #12
 3cc:	44784807 	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
 3d0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 3d4:	28006860 	stmdacs	r0, {r5, r6, fp, sp, lr}
 3d8:	e7e3dbcc 	strb	sp, [r3, ip, asr #23]!
 3dc:	000000b6 	strheq	r0, [r0], -r6
 3e0:	00000074 	andeq	r0, r0, r4, ror r0
 3e4:	00000048 	andeq	r0, r0, r8, asr #32
 3e8:	00000026 	andeq	r0, r0, r6, lsr #32
 3ec:	0000001a 	andeq	r0, r0, sl, lsl r0
 3f0:	f500b5f8 			; <UNDEFINED> instruction: 0xf500b5f8
 3f4:	4e1a5480 	cfmv32ahmi	mvfx5, mvax10
 3f8:	21074605 	tstcs	r7, r5, lsl #12
 3fc:	6860447e 	stmdavs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}^
 400:	f7ff4632 			; <UNDEFINED> instruction: 0xf7ff4632
 404:	3001fffe 	strdcc	pc, [r1], -lr
 408:	f106d017 			; <UNDEFINED> instruction: 0xf106d017
 40c:	68a00710 	stmiavs	r0!, {r4, r8, r9, sl}
 410:	2106463a 	tstcs	r6, sl, lsr r6
 414:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 418:	d01e3001 	andsle	r3, lr, r1
 41c:	463268a0 	ldrtmi	r6, [r2], -r0, lsr #17
 420:	f7ff2107 			; <UNDEFINED> instruction: 0xf7ff2107
 424:	3001fffe 	strdcc	pc, [r1], -lr
 428:	6860d014 	stmdavs	r0!, {r2, r4, ip, lr, pc}^
 42c:	2106463a 	tstcs	r6, sl, lsr r6
 430:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 434:	d00a3001 	andle	r3, sl, r1
 438:	480abdf8 	stmdami	sl, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
 43c:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
 440:	4628fffe 	qsub8mi	pc, r8, lr	; <UNPREDICTABLE>
 444:	fddcf7ff 	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
 448:	f7ff2001 			; <UNDEFINED> instruction: 0xf7ff2001
 44c:	4806fffe 	stmdami	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 450:	e7f44478 			; <UNDEFINED> instruction: 0xe7f44478
 454:	44784805 	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
 458:	4805e7f1 	stmdami	r5, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
 45c:	e7ee4478 			; <UNDEFINED> instruction: 0xe7ee4478
 460:	00000060 	andeq	r0, r0, r0, rrx
 464:	00000024 	andeq	r0, r0, r4, lsr #32
 468:	00000014 	andeq	r0, r0, r4, lsl r0
 46c:	00000012 	andeq	r0, r0, r2, lsl r0
 470:	00000010 	andeq	r0, r0, r0, lsl r0
 474:	f500b5f8 			; <UNDEFINED> instruction: 0xf500b5f8
 478:	4e1a5480 	cfmv32ahmi	mvfx5, mvax10
 47c:	21064605 	tstcs	r6, r5, lsl #12
 480:	6860447e 	stmdavs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}^
 484:	0710f106 	ldreq	pc, [r0, -r6, lsl #2]
 488:	f7ff463a 			; <UNDEFINED> instruction: 0xf7ff463a
 48c:	3001fffe 	strdcc	pc, [r1], -lr
 490:	68a0d015 	stmiavs	r0!, {r0, r2, r4, ip, lr, pc}
 494:	21074632 	tstcs	r7, r2, lsr r6
 498:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 49c:	d01e3001 	andsle	r3, lr, r1
 4a0:	463a68a0 	ldrtmi	r6, [sl], -r0, lsr #17
 4a4:	f7ff2106 			; <UNDEFINED> instruction: 0xf7ff2106
 4a8:	3001fffe 	strdcc	pc, [r1], -lr
 4ac:	6860d014 	stmdavs	r0!, {r2, r4, ip, lr, pc}^
 4b0:	21074632 	tstcs	r7, r2, lsr r6
 4b4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 4b8:	d00a3001 	andle	r3, sl, r1
 4bc:	480abdf8 	stmdami	sl, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
 4c0:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
 4c4:	4628fffe 	qsub8mi	pc, r8, lr	; <UNPREDICTABLE>
 4c8:	fd9af7ff 	ldc2	7, cr15, [sl, #1020]	; 0x3fc
 4cc:	f7ff2001 			; <UNDEFINED> instruction: 0xf7ff2001
 4d0:	4806fffe 	stmdami	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 4d4:	e7f44478 			; <UNDEFINED> instruction: 0xe7f44478
 4d8:	44784805 	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
 4dc:	4805e7f1 	stmdami	r5, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
 4e0:	e7ee4478 			; <UNDEFINED> instruction: 0xe7ee4478
 4e4:	00000060 	andeq	r0, r0, r0, rrx
 4e8:	00000024 	andeq	r0, r0, r4, lsr #32
 4ec:	00000014 	andeq	r0, r0, r4, lsl r0
 4f0:	00000012 	andeq	r0, r0, r2, lsl r0
 4f4:	00000010 	andeq	r0, r0, r0, lsl r0

Disassembly of section .text.startup:

00000000 <.text.startup>:
   0:	e92d4a48 	push	{r3, r6, r9, fp, lr}
   4:	460c4ff0 			; <UNDEFINED> instruction: 0x460c4ff0
   8:	447a4b47 	ldrbtmi	r4, [sl], #-2887	; 0xfffff4b9
   c:	5d81f5ad 	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
  10:	4e46b083 	cdpmi	0, 4, cr11, cr6, cr3, {4}
  14:	5181f50d 	orrpl	pc, r1, sp, lsl #10
  18:	b114f8df 			; <UNDEFINED> instruction: 0xb114f8df
  1c:	310458d3 	ldrdcc	r5, [r4, -r3]
  20:	f04f4605 			; <UNDEFINED> instruction: 0xf04f4605
  24:	681b090b 	ldmdavs	fp, {r0, r1, r3, r8, fp}
  28:	f04f600b 			; <UNDEFINED> instruction: 0xf04f600b
  2c:	4b410300 	blmi	0x1040c34
  30:	0800f04f 	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
  34:	44fb447e 	ldrbtmi	r4, [fp], #1150	; 0x47e
  38:	f8df2701 			; <UNDEFINED> instruction: 0xf8df2701
  3c:	447ba0fc 	ldrbtmi	sl, [fp], #-252	; 0xffffff04
  40:	44fa9305 	ldrbtmi	r9, [sl], #773	; 0x305
  44:	46214632 			; <UNDEFINED> instruction: 0x46214632
  48:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
  4c:	1c43fffe 	mcrrne	15, 15, pc, r3, cr14	; <UNPREDICTABLE>
  50:	2850d011 	ldmdacs	r0, {r0, r4, ip, lr, pc}^
  54:	2857d053 	ldmdacs	r7, {r0, r1, r4, r6, ip, lr, pc}^
  58:	284ed047 	stmdacs	lr, {r0, r1, r2, r6, ip, lr, pc}^
  5c:	465ad03b 			; <UNDEFINED> instruction: 0x465ad03b
  60:	46284621 	strtmi	r4, [r8], -r1, lsr #12
  64:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  68:	46214632 			; <UNDEFINED> instruction: 0x46214632
  6c:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
  70:	1c43fffe 	mcrrne	15, 15, pc, r3, cr14	; <UNPREDICTABLE>
  74:	a90ad1ed 	stmdbge	sl, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
  78:	a8062400 	stmdage	r6, {sl, sp}
  7c:	9008f8cd 	andls	pc, r8, sp, asr #17
  80:	46239003 	strtmi	r9, [r3], -r3
  84:	8004f8cd 	andhi	pc, r4, sp, asr #17
  88:	4a2c9700 	bmi	0xb25c90
  8c:	4ff0f8c1 	svcmi	0x00f0f8c1
  90:	447a482b 	ldrbtmi	r4, [sl], #-2091	; 0xfffff7d5
  94:	4478492b 	ldrbtmi	r4, [r8], #-2347	; 0xfffff6d5
  98:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
  9c:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
  a0:	1802fffe 	stmdane	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  a4:	eb414828 	bl	0x105214c
  a8:	44780301 	ldrbtmi	r0, [r8], #-769	; 0xfffffcff
  ac:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  b0:	4b1d4a26 	blmi	0x752950
  b4:	5181f50d 	orrpl	pc, r1, sp, lsl #10
  b8:	3104447a 	tstcc	r4, sl, ror r4
  bc:	681a58d3 	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
  c0:	405a680b 	subsmi	r6, sl, fp, lsl #16
  c4:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
  c8:	4620d129 	strtmi	sp, [r0], -r9, lsr #2
  cc:	5d81f50d 	cfstr32pl	mvfx15, [r1, #52]	; 0x34
  d0:	e8bdb003 	pop	{r0, r1, ip, sp, pc}
  d4:	4b1e8ff0 	blmi	0x7a409c
  d8:	2100220a 	tstcs	r0, sl, lsl #4
  dc:	3003f85a 	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
  e0:	f7ff6818 			; <UNDEFINED> instruction: 0xf7ff6818
  e4:	4681fffe 			; <UNDEFINED> instruction: 0x4681fffe
  e8:	4b19e7ac 	blmi	0x679fa0
  ec:	2100220a 	tstcs	r0, sl, lsl #4
  f0:	3003f85a 	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
  f4:	f7ff6818 			; <UNDEFINED> instruction: 0xf7ff6818
  f8:	4680fffe 			; <UNDEFINED> instruction: 0x4680fffe
  fc:	4b14e7a2 	blmi	0x539f8c
 100:	2100220a 	tstcs	r0, sl, lsl #4
 104:	3003f85a 	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
 108:	f7ff6818 			; <UNDEFINED> instruction: 0xf7ff6818
 10c:	1e07fffe 	mcrne	15, 0, pc, cr7, cr14, {7}	; <UNPREDICTABLE>
 110:	9a05dc98 	bls	0x177378
 114:	46284621 	strtmi	r4, [r8], -r1, lsr #12
 118:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 11c:	f7ffe792 			; <UNDEFINED> instruction: 0xf7ffe792
 120:	bf00fffe 	svclt	0x0000fffe
 124:	00000116 	andeq	r0, r0, r6, lsl r1
 128:	00000000 	andeq	r0, r0, r0
 12c:	000000f4 	strdeq	r0, [r0], -r4
 130:	000000f6 	strdeq	r0, [r0], -r6
 134:	000000f2 	strdeq	r0, [r0], -r2
 138:	000000f2 	strdeq	r0, [r0], -r2
 13c:	000000a6 	andeq	r0, r0, r6, lsr #1
 140:	000000a6 	andeq	r0, r0, r6, lsr #1
 144:	000000a8 	andeq	r0, r0, r8, lsr #1
 148:	0000009a 	muleq	r0, sl, r0
 14c:	00000090 	muleq	r0, r0, r0
 150:	00000000 	andeq	r0, r0, r0
