Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Apr 24 05:54:10 2025
| Host         : DESKTOP-MN1CKLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file aes_128_overlay_wrapper_timing_summary_routed.rpt -rpx aes_128_overlay_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : aes_128_overlay_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.417        0.000                      0                 9118        0.018        0.000                      0                 9118        4.020        0.000                       0                  5305  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.417        0.000                      0                 9118        0.018        0.000                      0                 9118        4.020        0.000                       0                  5305  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_1/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/state_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 2.702ns (42.687%)  route 3.628ns (57.313%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.697     2.991    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_1/s00_axi_aclk
    RAMB18_X2Y10         RAMB18E1                                     r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_1/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     5.445 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_1/out_reg/DOADO[4]
                         net (fo=4, routed)           1.189     6.635    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_1/k4a[20]
    SLICE_X35Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.759 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_1/out_1[20]_i_1__2/O
                         net (fo=2, routed)           2.439     9.197    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/t1/t2/s4/key[4]
    SLICE_X55Y5          LUT6 (Prop_lut6_I4_O)        0.124     9.321 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/t1/t2/s4/state_out[20]_i_1__2/O
                         net (fo=1, routed)           0.000     9.321    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/p_0_out[20]
    SLICE_X55Y5          FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/state_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.553    12.733    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/s00_axi_aclk
    SLICE_X55Y5          FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/state_out_reg[20]/C
                         clock pessimism              0.129    12.861    
                         clock uncertainty           -0.154    12.707    
    SLICE_X55Y5          FDRE (Setup_fdre_C_D)        0.031    12.738    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/state_out_reg[20]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_1/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/state_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 2.935ns (46.840%)  route 3.331ns (53.160%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.697     2.991    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_1/s00_axi_aclk
    RAMB18_X2Y10         RAMB18E1                                     r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_1/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     5.445 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_1/out_reg/DOADO[4]
                         net (fo=4, routed)           1.189     6.635    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_1/k4a[20]
    SLICE_X35Y25         LUT2 (Prop_lut2_I1_O)        0.149     6.784 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_1/out_1[52]_i_1__2/O
                         net (fo=2, routed)           2.142     8.925    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/t0/t2/s4/key[4]
    SLICE_X54Y13         LUT6 (Prop_lut6_I4_O)        0.332     9.257 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/t0/t2/s4/state_out[52]_i_1__2/O
                         net (fo=1, routed)           0.000     9.257    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/p_0_out[52]
    SLICE_X54Y13         FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/state_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.548    12.727    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/s00_axi_aclk
    SLICE_X54Y13         FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/state_out_reg[52]/C
                         clock pessimism              0.129    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X54Y13         FDRE (Setup_fdre_C_D)        0.081    12.783    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/state_out_reg[52]
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  3.526    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_1/out_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/state_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 2.935ns (47.985%)  route 3.181ns (52.015%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.759     3.053    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_1/s00_axi_aclk
    RAMB18_X3Y13         RAMB18E1                                     r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_1/out_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     5.507 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_1/out_reg/DOBDO[6]
                         net (fo=4, routed)           1.223     6.730    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_1/k4a[30]
    SLICE_X59Y29         LUT2 (Prop_lut2_I1_O)        0.154     6.884 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_1/out_1[62]_i_1__3/O
                         net (fo=2, routed)           1.959     8.843    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/t3/t0/s4/key[14]
    SLICE_X90Y19         LUT6 (Prop_lut6_I3_O)        0.327     9.170 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/t3/t0/s4/state_out[62]_i_1__3/O
                         net (fo=1, routed)           0.000     9.170    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/p_0_out[62]
    SLICE_X90Y19         FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/state_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.611    12.790    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/s00_axi_aclk
    SLICE_X90Y19         FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/state_out_reg[62]/C
                         clock pessimism              0.230    13.020    
                         clock uncertainty           -0.154    12.866    
    SLICE_X90Y19         FDRE (Setup_fdre_C_D)        0.079    12.945    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/state_out_reg[62]
  -------------------------------------------------------------------
                         required time                         12.945    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_1/out_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/state_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 2.702ns (44.176%)  route 3.414ns (55.824%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 12.793 - 10.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.759     3.053    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_1/s00_axi_aclk
    RAMB18_X3Y13         RAMB18E1                                     r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_1/out_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     5.507 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_1/out_reg/DOBDO[6]
                         net (fo=4, routed)           1.223     6.730    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_1/k4a[30]
    SLICE_X59Y29         LUT2 (Prop_lut2_I1_O)        0.124     6.854 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_1/out_1[30]_i_1__3/O
                         net (fo=2, routed)           2.192     9.046    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/t0/t0/s4/key[6]
    SLICE_X104Y21        LUT6 (Prop_lut6_I4_O)        0.124     9.170 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/t0/t0/s4/state_out[30]_i_1__3/O
                         net (fo=1, routed)           0.000     9.170    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/p_0_out[30]
    SLICE_X104Y21        FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/state_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.614    12.793    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/s00_axi_aclk
    SLICE_X104Y21        FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/state_out_reg[30]/C
                         clock pessimism              0.230    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X104Y21        FDRE (Setup_fdre_C_D)        0.077    12.946    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/state_out_reg[30]
  -------------------------------------------------------------------
                         required time                         12.946    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_3/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/out_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 2.578ns (44.246%)  route 3.249ns (55.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.822     3.116    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_3/s00_axi_aclk
    RAMB18_X4Y22         RAMB18E1                                     r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_3/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     5.570 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_3/out_reg/DOADO[2]
                         net (fo=4, routed)           1.161     6.732    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_3/k4a[2]
    SLICE_X91Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.856 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_3/out_1[2]_i_1__5/O
                         net (fo=2, routed)           2.088     8.943    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/key[2]
    SLICE_X63Y61         FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/out_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.537    12.716    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/s00_axi_aclk
    SLICE_X63Y61         FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/out_1_reg[2]/C
                         clock pessimism              0.229    12.945    
                         clock uncertainty           -0.154    12.791    
    SLICE_X63Y61         FDRE (Setup_fdre_C_D)       -0.067    12.724    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/out_1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  3.781    

Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 aes_128_overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/slv_reg3_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 1.550ns (27.403%)  route 4.106ns (72.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.737     3.031    aes_128_overlay_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.457 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=12, routed)          3.592     8.049    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/s00_axi_wstrb[0]
    SLICE_X41Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.515     8.687    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X41Y69         FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/slv_reg3_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.468    12.647    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y69         FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/slv_reg3_reg[7]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X41Y69         FDRE (Setup_fdre_C_CE)      -0.205    12.517    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/slv_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         12.517    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  3.830    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_1/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/state_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 2.702ns (44.715%)  route 3.341ns (55.285%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 12.793 - 10.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.762     3.056    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_1/s00_axi_aclk
    RAMB18_X3Y13         RAMB18E1                                     r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_1/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     5.510 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_1/out_reg/DOADO[6]
                         net (fo=4, routed)           0.821     6.331    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_1/k4a[22]
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.455 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_1/out_1[22]_i_1__3/O
                         net (fo=2, routed)           2.520     8.975    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/t1/t2/s4/key[6]
    SLICE_X104Y21        LUT6 (Prop_lut6_I4_O)        0.124     9.099 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/t1/t2/s4/state_out[22]_i_1__3/O
                         net (fo=1, routed)           0.000     9.099    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/p_0_out[22]
    SLICE_X104Y21        FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/state_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.614    12.793    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/s00_axi_aclk
    SLICE_X104Y21        FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/state_out_reg[22]/C
                         clock pessimism              0.230    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X104Y21        FDRE (Setup_fdre_C_D)        0.081    12.950    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/state_out_reg[22]
  -------------------------------------------------------------------
                         required time                         12.950    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_1/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r8/state_out_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 2.938ns (48.633%)  route 3.103ns (51.367%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 12.778 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.742     3.036    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_1/s00_axi_aclk
    RAMB18_X3Y26         RAMB18E1                                     r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_1/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     5.490 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_1/out_reg/DOADO[3]
                         net (fo=4, routed)           1.070     6.560    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_1/k4a[19]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.153     6.713 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_1/out_1[83]_i_1__6/O
                         net (fo=2, routed)           2.033     8.747    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r8/t3/t2/s4/key[3]
    SLICE_X90Y84         LUT6 (Prop_lut6_I3_O)        0.331     9.078 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r8/t3/t2/s4/state_out[83]_i_1__6/O
                         net (fo=1, routed)           0.000     9.078    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r8/p_0_out[83]
    SLICE_X90Y84         FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r8/state_out_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.599    12.778    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r8/s00_axi_aclk
    SLICE_X90Y84         FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r8/state_out_reg[83]/C
                         clock pessimism              0.229    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X90Y84         FDRE (Setup_fdre_C_D)        0.079    12.932    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r8/state_out_reg[83]
  -------------------------------------------------------------------
                         required time                         12.932    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_3/out_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/state_out_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 2.935ns (48.700%)  route 3.092ns (51.300%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.759     3.053    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_3/s00_axi_aclk
    RAMB18_X3Y12         RAMB18E1                                     r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_3/out_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     5.507 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_3/out_reg/DOBDO[5]
                         net (fo=4, routed)           1.173     6.680    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_3/k4a[13]
    SLICE_X59Y32         LUT2 (Prop_lut2_I1_O)        0.154     6.834 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_3/out_1[77]_i_1__3/O
                         net (fo=2, routed)           1.919     8.753    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/t0/t2/s4/key[13]
    SLICE_X90Y26         LUT6 (Prop_lut6_I4_O)        0.327     9.080 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/t0/t2/s4/state_out[77]_i_1__3/O
                         net (fo=1, routed)           0.000     9.080    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/p_0_out[77]
    SLICE_X90Y26         FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/state_out_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.607    12.786    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/s00_axi_aclk
    SLICE_X90Y26         FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/state_out_reg[77]/C
                         clock pessimism              0.230    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X90Y26         FDRE (Setup_fdre_C_D)        0.077    12.939    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/state_out_reg[77]
  -------------------------------------------------------------------
                         required time                         12.939    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_1/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/state_out_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 2.935ns (49.658%)  route 2.975ns (50.342%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.697     2.991    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_1/s00_axi_aclk
    RAMB18_X2Y10         RAMB18E1                                     r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_1/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     5.445 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_1/out_reg/DOADO[4]
                         net (fo=4, routed)           1.184     6.630    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_1/k4a[20]
    SLICE_X35Y25         LUT2 (Prop_lut2_I1_O)        0.154     6.784 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a4/S4_0/S_1/out_1[84]_i_1__2/O
                         net (fo=2, routed)           1.791     8.575    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/t3/t2/s4/key[4]
    SLICE_X54Y23         LUT6 (Prop_lut6_I3_O)        0.327     8.902 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/t3/t2/s4/state_out[84]_i_1__2/O
                         net (fo=1, routed)           0.000     8.902    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/p_0_out[84]
    SLICE_X54Y23         FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/state_out_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        1.538    12.717    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/s00_axi_aclk
    SLICE_X54Y23         FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/state_out_reg[84]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X54Y23         FDRE (Setup_fdre_C_D)        0.079    12.771    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/state_out_reg[84]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  3.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.841%)  route 0.146ns (47.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.656     0.992    aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.146     1.302    aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y99         SRL16E                                       r  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.844     1.210    aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a6/out_1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_1/out_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.164ns (31.463%)  route 0.357ns (68.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.613     0.949    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a6/s00_axi_aclk
    SLICE_X90Y49         FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a6/out_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y49         FDRE (Prop_fdre_C_Q)         0.164     1.113 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a6/out_1_reg[15]/Q
                         net (fo=2, routed)           0.357     1.470    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_1/out_1_reg[23][7]
    RAMB18_X4Y21         RAMB18E1                                     r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_1/out_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.918     1.284    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_1/s00_axi_aclk
    RAMB18_X4Y21         RAMB18E1                                     r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_1/out_reg/CLKARDCLK
                         clock pessimism             -0.030     1.254    
    RAMB18_X4Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.437    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_1/out_reg
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.841%)  route 0.146ns (47.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.656     0.992    aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.146     1.302    aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y99         SRL16E                                       r  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.844     1.210    aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a6/out_1_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/k0a_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.857%)  route 0.242ns (63.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.591     0.927    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a6/s00_axi_aclk
    SLICE_X89Y48         FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a6/out_1_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y48         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a6/out_1_reg[112]/Q
                         net (fo=4, routed)           0.242     1.309    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/out_1_reg[127]_1[48]
    SLICE_X88Y52         FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/k0a_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.854     1.220    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/s00_axi_aclk
    SLICE_X88Y52         FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/k0a_reg[16]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X88Y52         FDRE (Hold_fdre_C_D)         0.070     1.260    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/k0a_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/s0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t3/t0/s0/out_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.374%)  route 0.150ns (51.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.548     0.884    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/s00_axi_aclk
    SLICE_X33Y71         FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/s0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/s0_reg[29]/Q
                         net (fo=2, routed)           0.150     1.175    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t3/t0/s0/Q[13]
    RAMB18_X2Y29         RAMB18E1                                     r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t3/t0/s0/out_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.852     1.218    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t3/t0/s0/s00_axi_aclk
    RAMB18_X2Y29         RAMB18E1                                     r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t3/t0/s0/out_reg/CLKARDCLK
                         clock pessimism             -0.281     0.937    
    RAMB18_X2Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.120    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t3/t0/s0/out_reg
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r6/state_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r7/t3/t0/s0/out_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.141ns (25.687%)  route 0.408ns (74.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.612     0.947    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r6/s00_axi_aclk
    SLICE_X105Y39        FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r6/state_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y39        FDRE (Prop_fdre_C_Q)         0.141     1.089 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r6/state_out_reg[25]/Q
                         net (fo=2, routed)           0.408     1.496    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r7/t3/t0/s0/state_in[9]
    RAMB18_X5Y22         RAMB18E1                                     r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r7/t3/t0/s0/out_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.920     1.286    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r7/t3/t0/s0/s00_axi_aclk
    RAMB18_X5Y22         RAMB18E1                                     r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r7/t3/t0/s0/out_reg/CLKARDCLK
                         clock pessimism             -0.030     1.256    
    RAMB18_X5Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.439    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r7/t3/t0/s0/out_reg
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r6/state_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r7/t3/t0/s4/out_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.141ns (25.687%)  route 0.408ns (74.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.612     0.947    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r6/s00_axi_aclk
    SLICE_X105Y39        FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r6/state_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y39        FDRE (Prop_fdre_C_Q)         0.141     1.089 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r6/state_out_reg[25]/Q
                         net (fo=2, routed)           0.408     1.496    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r7/t3/t0/s4/state_in[9]
    RAMB18_X5Y23         RAMB18E1                                     r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r7/t3/t0/s4/out_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.920     1.286    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r7/t3/t0/s4/s00_axi_aclk
    RAMB18_X5Y23         RAMB18E1                                     r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r7/t3/t0/s4/out_reg/CLKARDCLK
                         clock pessimism             -0.030     1.256    
    RAMB18_X5Y23         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.439    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r7/t3/t0/s4/out_reg
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a9/out_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a10/k3a_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.213ns (49.130%)  route 0.221ns (50.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.544     0.880    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a9/s00_axi_aclk
    SLICE_X50Y80         FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a9/out_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a9/out_1_reg[14]/Q
                         net (fo=2, routed)           0.221     1.264    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a9/Q[14]
    SLICE_X47Y81         LUT4 (Prop_lut4_I3_O)        0.049     1.313 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a9/k3a[14]_i_1__8/O
                         net (fo=1, routed)           0.000     1.313    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a10/v3[14]
    SLICE_X47Y81         FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a10/k3a_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.815     1.181    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a10/s00_axi_aclk
    SLICE_X47Y81         FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a10/k3a_reg[14]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X47Y81         FDRE (Hold_fdre_C_D)         0.107     1.253    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a10/k3a_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a6/out_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_3/out_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.851%)  route 0.385ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.613     0.949    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a6/s00_axi_aclk
    SLICE_X90Y47         FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a6/out_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y47         FDRE (Prop_fdre_C_Q)         0.164     1.113 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a6/out_1_reg[0]/Q
                         net (fo=2, routed)           0.385     1.498    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_3/out_1_reg[31][0]
    RAMB18_X4Y22         RAMB18E1                                     r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_3/out_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.918     1.284    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_3/s00_axi_aclk
    RAMB18_X4Y22         RAMB18E1                                     r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_3/out_reg/CLKBWRCLK
                         clock pessimism             -0.030     1.254    
    RAMB18_X4Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.437    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a7/S4_0/S_3/out_reg
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a9/out_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a10/S4_0/S_3/out_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.992%)  route 0.159ns (53.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.572     0.908    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a9/s00_axi_aclk
    SLICE_X55Y84         FDRE                                         r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a9/out_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a9/out_1_reg[7]/Q
                         net (fo=2, routed)           0.159     1.208    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a10/S4_0/S_3/out_1[7]
    RAMB18_X3Y32         RAMB18E1                                     r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a10/S4_0/S_3/out_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    aes_128_overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  aes_128_overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5305, routed)        0.878     1.244    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a10/S4_0/S_3/s00_axi_aclk
    RAMB18_X3Y32         RAMB18E1                                     r  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a10/S4_0/S_3/out_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.961    
    RAMB18_X3Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.144    aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/a10/S4_0/S_3/out_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { aes_128_overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t2/t0/s4/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r1/t2/t0/s4/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y15  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t1/t2/s4/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y15  aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r2/t1/t2/s4/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y8   aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r3/t1/t0/s4/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y8   aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r3/t1/t0/s4/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y7   aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/t0/t2/s4/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y7   aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r4/t0/t2/s4/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y8   aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/t0/t0/s4/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y8   aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r5/t0/t0/s4/out_reg/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y82  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y82  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y82  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y82  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y82  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y82  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y82  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y82  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y82  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y82  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y83  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y84  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y83  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y83  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y83  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y82  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y82  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y82  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y83  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y83  aes_128_overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK



