Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Nov 15 16:37:05 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_loopback_timing_summary_routed.rpt -pb uart_loopback_timing_summary_routed.pb -rpx uart_loopback_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_loopback
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.431        0.000                      0                   73        0.212        0.000                      0                   73        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.431        0.000                      0                   73        0.212        0.000                      0                   73        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.431ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.890ns (24.784%)  route 2.701ns (75.216%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.613     5.134    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y70          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.518     5.652 r  U_uart/U_baudrate_generator/r_counter_reg[0]/Q
                         net (fo=10, routed)          1.162     6.814    U_uart/U_baudrate_generator/r_counter[0]
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124     6.938 r  U_uart/U_baudrate_generator/r_counter[9]_i_2/O
                         net (fo=2, routed)           0.840     7.778    U_uart/U_baudrate_generator/r_counter[9]_i_2_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I2_O)        0.124     7.902 r  U_uart/U_baudrate_generator/r_counter[8]_i_2/O
                         net (fo=8, routed)           0.699     8.601    U_uart/U_baudrate_generator/r_counter[8]_i_2_n_0
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.124     8.725 r  U_uart/U_baudrate_generator/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.725    U_uart/U_baudrate_generator/r_counter_0[7]
    SLICE_X2Y71          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.497    14.838    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y71          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[7]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.081    15.156    U_uart/U_baudrate_generator/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  6.431    

Slack (MET) :             6.434ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.890ns (24.833%)  route 2.694ns (75.167%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.613     5.134    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y70          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.518     5.652 r  U_uart/U_baudrate_generator/r_counter_reg[0]/Q
                         net (fo=10, routed)          1.162     6.814    U_uart/U_baudrate_generator/r_counter[0]
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124     6.938 r  U_uart/U_baudrate_generator/r_counter[9]_i_2/O
                         net (fo=2, routed)           0.840     7.778    U_uart/U_baudrate_generator/r_counter[9]_i_2_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I2_O)        0.124     7.902 r  U_uart/U_baudrate_generator/r_counter[8]_i_2/O
                         net (fo=8, routed)           0.692     8.594    U_uart/U_baudrate_generator/r_counter[8]_i_2_n_0
    SLICE_X2Y71          LUT3 (Prop_lut3_I0_O)        0.124     8.718 r  U_uart/U_baudrate_generator/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     8.718    U_uart/U_baudrate_generator/r_counter_0[5]
    SLICE_X2Y71          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.497    14.838    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y71          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[5]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.077    15.152    U_uart/U_baudrate_generator/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  6.434    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.916ns (25.325%)  route 2.701ns (74.675%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.613     5.134    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y70          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.518     5.652 r  U_uart/U_baudrate_generator/r_counter_reg[0]/Q
                         net (fo=10, routed)          1.162     6.814    U_uart/U_baudrate_generator/r_counter[0]
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124     6.938 r  U_uart/U_baudrate_generator/r_counter[9]_i_2/O
                         net (fo=2, routed)           0.840     7.778    U_uart/U_baudrate_generator/r_counter[9]_i_2_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I2_O)        0.124     7.902 r  U_uart/U_baudrate_generator/r_counter[8]_i_2/O
                         net (fo=8, routed)           0.699     8.601    U_uart/U_baudrate_generator/r_counter[8]_i_2_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I0_O)        0.150     8.751 r  U_uart/U_baudrate_generator/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.751    U_uart/U_baudrate_generator/r_counter_0[8]
    SLICE_X2Y71          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.497    14.838    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y71          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[8]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.118    15.193    U_uart/U_baudrate_generator/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.916ns (25.375%)  route 2.694ns (74.625%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.613     5.134    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y70          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.518     5.652 r  U_uart/U_baudrate_generator/r_counter_reg[0]/Q
                         net (fo=10, routed)          1.162     6.814    U_uart/U_baudrate_generator/r_counter[0]
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124     6.938 r  U_uart/U_baudrate_generator/r_counter[9]_i_2/O
                         net (fo=2, routed)           0.840     7.778    U_uart/U_baudrate_generator/r_counter[9]_i_2_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I2_O)        0.124     7.902 r  U_uart/U_baudrate_generator/r_counter[8]_i_2/O
                         net (fo=8, routed)           0.692     8.594    U_uart/U_baudrate_generator/r_counter[8]_i_2_n_0
    SLICE_X2Y71          LUT3 (Prop_lut3_I0_O)        0.150     8.744 r  U_uart/U_baudrate_generator/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.744    U_uart/U_baudrate_generator/r_counter_0[6]
    SLICE_X2Y71          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.497    14.838    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y71          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[6]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.118    15.193    U_uart/U_baudrate_generator/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.635ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.890ns (26.670%)  route 2.447ns (73.330%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.613     5.134    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y70          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.518     5.652 r  U_uart/U_baudrate_generator/r_counter_reg[0]/Q
                         net (fo=10, routed)          1.162     6.814    U_uart/U_baudrate_generator/r_counter[0]
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124     6.938 r  U_uart/U_baudrate_generator/r_counter[9]_i_2/O
                         net (fo=2, routed)           0.840     7.778    U_uart/U_baudrate_generator/r_counter[9]_i_2_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I2_O)        0.124     7.902 r  U_uart/U_baudrate_generator/r_counter[8]_i_2/O
                         net (fo=8, routed)           0.445     8.347    U_uart/U_baudrate_generator/r_counter[8]_i_2_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I0_O)        0.124     8.471 r  U_uart/U_baudrate_generator/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.471    U_uart/U_baudrate_generator/r_counter_0[4]
    SLICE_X3Y71          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.497    14.838    U_uart/U_baudrate_generator/CLK
    SLICE_X3Y71          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[4]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X3Y71          FDCE (Setup_fdce_C_D)        0.031    15.106    U_uart/U_baudrate_generator/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -8.471    
  -------------------------------------------------------------------
                         slack                                  6.635    

Slack (MET) :             6.637ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.890ns (26.702%)  route 2.443ns (73.298%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.613     5.134    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y70          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.518     5.652 r  U_uart/U_baudrate_generator/r_counter_reg[0]/Q
                         net (fo=10, routed)          1.162     6.814    U_uart/U_baudrate_generator/r_counter[0]
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124     6.938 r  U_uart/U_baudrate_generator/r_counter[9]_i_2/O
                         net (fo=2, routed)           0.840     7.778    U_uart/U_baudrate_generator/r_counter[9]_i_2_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I2_O)        0.124     7.902 r  U_uart/U_baudrate_generator/r_counter[8]_i_2/O
                         net (fo=8, routed)           0.441     8.343    U_uart/U_baudrate_generator/r_counter[8]_i_2_n_0
    SLICE_X3Y71          LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  U_uart/U_baudrate_generator/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.467    U_uart/U_baudrate_generator/r_counter_0[2]
    SLICE_X3Y71          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.497    14.838    U_uart/U_baudrate_generator/CLK
    SLICE_X3Y71          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[2]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X3Y71          FDCE (Setup_fdce_C_D)        0.029    15.104    U_uart/U_baudrate_generator/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  6.637    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.884ns (26.570%)  route 2.443ns (73.430%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.613     5.134    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y70          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.518     5.652 r  U_uart/U_baudrate_generator/r_counter_reg[0]/Q
                         net (fo=10, routed)          1.162     6.814    U_uart/U_baudrate_generator/r_counter[0]
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124     6.938 r  U_uart/U_baudrate_generator/r_counter[9]_i_2/O
                         net (fo=2, routed)           0.840     7.778    U_uart/U_baudrate_generator/r_counter[9]_i_2_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I2_O)        0.124     7.902 r  U_uart/U_baudrate_generator/r_counter[8]_i_2/O
                         net (fo=8, routed)           0.441     8.343    U_uart/U_baudrate_generator/r_counter[8]_i_2_n_0
    SLICE_X3Y71          LUT5 (Prop_lut5_I0_O)        0.118     8.461 r  U_uart/U_baudrate_generator/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     8.461    U_uart/U_baudrate_generator/r_counter_0[3]
    SLICE_X3Y71          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.497    14.838    U_uart/U_baudrate_generator/CLK
    SLICE_X3Y71          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[3]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X3Y71          FDCE (Setup_fdce_C_D)        0.075    15.150    U_uart/U_baudrate_generator/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.890ns (27.631%)  route 2.331ns (72.369%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.613     5.134    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y70          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.518     5.652 r  U_uart/U_baudrate_generator/r_counter_reg[0]/Q
                         net (fo=10, routed)          1.162     6.814    U_uart/U_baudrate_generator/r_counter[0]
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.124     6.938 r  U_uart/U_baudrate_generator/r_counter[9]_i_2/O
                         net (fo=2, routed)           0.840     7.778    U_uart/U_baudrate_generator/r_counter[9]_i_2_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I2_O)        0.124     7.902 r  U_uart/U_baudrate_generator/r_counter[8]_i_2/O
                         net (fo=8, routed)           0.329     8.231    U_uart/U_baudrate_generator/r_counter[8]_i_2_n_0
    SLICE_X3Y71          LUT3 (Prop_lut3_I0_O)        0.124     8.355 r  U_uart/U_baudrate_generator/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.355    U_uart/U_baudrate_generator/r_counter_0[1]
    SLICE_X3Y71          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.497    14.838    U_uart/U_baudrate_generator/CLK
    SLICE_X3Y71          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[1]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X3Y71          FDCE (Setup_fdce_C_D)        0.031    15.106    U_uart/U_baudrate_generator/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/bit_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 1.123ns (36.751%)  route 1.933ns (63.249%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.613     5.134    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y70          FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.518     5.652 r  U_uart/U_baudrate_generator/r_tick_reg/Q
                         net (fo=10, routed)          0.820     6.472    U_uart/U_transmitter/w_tick
    SLICE_X3Y58          LUT5 (Prop_lut5_I0_O)        0.124     6.596 r  U_uart/U_transmitter/FSM_sequential_state[1]_i_3/O
                         net (fo=5, routed)           0.833     7.430    U_uart/U_transmitter/FSM_sequential_state[1]_i_3_n_0
    SLICE_X0Y58          LUT4 (Prop_lut4_I0_O)        0.154     7.584 r  U_uart/U_transmitter/bit_count_reg[2]_i_2/O
                         net (fo=2, routed)           0.279     7.863    U_uart/U_transmitter/bit_count_next
    SLICE_X0Y58          LUT3 (Prop_lut3_I1_O)        0.327     8.190 r  U_uart/U_transmitter/bit_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.190    U_uart/U_transmitter/bit_count_reg[0]_i_1_n_0
    SLICE_X0Y58          FDCE                                         r  U_uart/U_transmitter/bit_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508    14.849    U_uart/U_transmitter/CLK
    SLICE_X0Y58          FDCE                                         r  U_uart/U_transmitter/bit_count_reg_reg[0]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X0Y58          FDCE (Setup_fdce_C_D)        0.029    15.115    U_uart/U_transmitter/bit_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  6.925    

Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 U_uart/U_reciever/br_tick_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_reciever/rx_data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.842ns (30.299%)  route 1.937ns (69.701%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.145    U_uart/U_reciever/CLK
    SLICE_X3Y60          FDCE                                         r  U_uart/U_reciever/br_tick_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  U_uart/U_reciever/br_tick_count_reg_reg[1]/Q
                         net (fo=3, routed)           0.836     6.400    U_uart/U_reciever/br_tick_count_reg[1]
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.299     6.699 f  U_uart/U_reciever/rx_data_reg[7]_i_2/O
                         net (fo=4, routed)           0.465     7.164    U_uart/U_reciever/rx_data_reg[7]_i_2_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I0_O)        0.124     7.288 r  U_uart/U_reciever/rx_data_reg[7]_i_1/O
                         net (fo=11, routed)          0.636     7.924    U_uart/U_reciever/rx_data_next
    SLICE_X3Y56          FDCE                                         r  U_uart/U_reciever/rx_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.509    14.850    U_uart/U_reciever/CLK
    SLICE_X3Y56          FDCE                                         r  U_uart/U_reciever/rx_data_reg_reg[0]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y56          FDCE (Setup_fdce_C_CE)      -0.205    14.882    U_uart/U_reciever/rx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                  6.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.014%)  route 0.139ns (39.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y71          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  U_uart/U_baudrate_generator/r_counter_reg[9]/Q
                         net (fo=4, routed)           0.139     1.769    U_uart/U_baudrate_generator/r_counter[9]
    SLICE_X2Y70          LUT5 (Prop_lut5_I4_O)        0.045     1.814 r  U_uart/U_baudrate_generator/r_tick_i_1/O
                         net (fo=1, routed)           0.000     1.814    U_uart/U_baudrate_generator/r_tick
    SLICE_X2Y70          FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.852     1.980    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y70          FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y70          FDCE (Hold_fdce_C_D)         0.121     1.602    U_uart/U_baudrate_generator/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 U_uart/U_reciever/br_tick_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_reciever/br_tick_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.779%)  route 0.085ns (27.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.474    U_uart/U_reciever/CLK
    SLICE_X3Y60          FDCE                                         r  U_uart/U_reciever/br_tick_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  U_uart/U_reciever/br_tick_count_reg_reg[1]/Q
                         net (fo=3, routed)           0.085     1.687    U_uart/U_reciever/br_tick_count_reg[1]
    SLICE_X3Y60          LUT6 (Prop_lut6_I3_O)        0.099     1.786 r  U_uart/U_reciever/br_tick_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.786    U_uart/U_reciever/br_tick_count_next[2]
    SLICE_X3Y60          FDCE                                         r  U_uart/U_reciever/br_tick_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.861     1.989    U_uart/U_reciever/CLK
    SLICE_X3Y60          FDCE                                         r  U_uart/U_reciever/br_tick_count_reg_reg[2]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X3Y60          FDCE (Hold_fdce_C_D)         0.092     1.566    U_uart/U_reciever/br_tick_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_uart/U_transmitter/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tick_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.009%)  route 0.158ns (45.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.592     1.475    U_uart/U_transmitter/CLK
    SLICE_X1Y58          FDCE                                         r  U_uart/U_transmitter/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_uart/U_transmitter/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.158     1.775    U_uart/U_transmitter/state[0]
    SLICE_X3Y58          LUT6 (Prop_lut6_I4_O)        0.045     1.820 r  U_uart/U_transmitter/tick_count_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.820    U_uart/U_transmitter/tick_count_reg[3]_i_2_n_0
    SLICE_X3Y58          FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.862     1.990    U_uart/U_transmitter/CLK
    SLICE_X3Y58          FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[3]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X3Y58          FDCE (Hold_fdce_C_D)         0.092     1.583    U_uart/U_transmitter/tick_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.320%)  route 0.144ns (43.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    U_uart/U_baudrate_generator/CLK
    SLICE_X3Y71          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_uart/U_baudrate_generator/r_counter_reg[2]/Q
                         net (fo=8, routed)           0.144     1.751    U_uart/U_baudrate_generator/r_counter[2]
    SLICE_X3Y71          LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  U_uart/U_baudrate_generator/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.796    U_uart/U_baudrate_generator/r_counter_0[4]
    SLICE_X3Y71          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.851     1.979    U_uart/U_baudrate_generator/CLK
    SLICE_X3Y71          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[4]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X3Y71          FDCE (Hold_fdce_C_D)         0.092     1.558    U_uart/U_baudrate_generator/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_uart/U_reciever/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_reciever/rx_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.246ns (68.080%)  route 0.115ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.592     1.475    U_uart/U_reciever/CLK
    SLICE_X2Y59          FDCE                                         r  U_uart/U_reciever/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDCE (Prop_fdce_C_Q)         0.148     1.623 r  U_uart/U_reciever/FSM_sequential_state_reg[1]/Q
                         net (fo=10, routed)          0.115     1.739    U_uart/U_reciever/state_0[1]
    SLICE_X2Y59          LUT6 (Prop_lut6_I3_O)        0.098     1.837 r  U_uart/U_reciever/rx_done_reg_i_1/O
                         net (fo=1, routed)           0.000     1.837    U_uart/U_reciever/rx_done_reg_i_1_n_0
    SLICE_X2Y59          FDCE                                         r  U_uart/U_reciever/rx_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.862     1.990    U_uart/U_reciever/CLK
    SLICE_X2Y59          FDCE                                         r  U_uart/U_reciever/rx_done_reg_reg/C
                         clock pessimism             -0.515     1.475    
    SLICE_X2Y59          FDCE (Hold_fdce_C_D)         0.121     1.596    U_uart/U_reciever/rx_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_uart/U_reciever/rx_data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_temp_data_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.213ns (58.601%)  route 0.150ns (41.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    U_uart/U_reciever/CLK
    SLICE_X2Y56          FDCE                                         r  U_uart/U_reciever/rx_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  U_uart/U_reciever/rx_data_reg_reg[4]/Q
                         net (fo=3, routed)           0.150     1.791    U_uart/U_transmitter/Q[4]
    SLICE_X1Y56          LUT3 (Prop_lut3_I2_O)        0.049     1.840 r  U_uart/U_transmitter/tx_temp_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.840    U_uart/U_transmitter/tx_temp_data_next[4]
    SLICE_X1Y56          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.991    U_uart/U_transmitter/CLK
    SLICE_X1Y56          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[4]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y56          FDCE (Hold_fdce_C_D)         0.107     1.599    U_uart/U_transmitter/tx_temp_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_uart/U_reciever/rx_data_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_temp_data_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.552%)  route 0.148ns (41.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.593     1.476    U_uart/U_reciever/CLK
    SLICE_X2Y56          FDCE                                         r  U_uart/U_reciever/rx_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  U_uart/U_reciever/rx_data_reg_reg[5]/Q
                         net (fo=3, routed)           0.148     1.788    U_uart/U_transmitter/Q[5]
    SLICE_X1Y56          LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  U_uart/U_transmitter/tx_temp_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.833    U_uart/U_transmitter/tx_temp_data_next[5]
    SLICE_X1Y56          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     1.991    U_uart/U_transmitter/CLK
    SLICE_X1Y56          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[5]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y56          FDCE (Hold_fdce_C_D)         0.092     1.584    U_uart/U_transmitter/tx_temp_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_uart/U_reciever/br_tick_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_reciever/br_tick_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.474    U_uart/U_reciever/CLK
    SLICE_X2Y60          FDCE                                         r  U_uart/U_reciever/br_tick_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U_uart/U_reciever/br_tick_count_reg_reg[3]/Q
                         net (fo=4, routed)           0.175     1.813    U_uart/U_reciever/br_tick_count_reg[3]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.045     1.858 r  U_uart/U_reciever/br_tick_count_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.858    U_uart/U_reciever/br_tick_count_next[3]
    SLICE_X2Y60          FDCE                                         r  U_uart/U_reciever/br_tick_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.861     1.989    U_uart/U_reciever/CLK
    SLICE_X2Y60          FDCE                                         r  U_uart/U_reciever/br_tick_count_reg_reg[3]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X2Y60          FDCE (Hold_fdce_C_D)         0.120     1.594    U_uart/U_reciever/br_tick_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.583     1.466    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y71          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDCE (Prop_fdce_C_Q)         0.148     1.614 r  U_uart/U_baudrate_generator/r_counter_reg[8]/Q
                         net (fo=5, routed)           0.138     1.753    U_uart/U_baudrate_generator/r_counter[8]
    SLICE_X2Y71          LUT6 (Prop_lut6_I3_O)        0.099     1.852 r  U_uart/U_baudrate_generator/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.852    U_uart/U_baudrate_generator/r_counter_0[9]
    SLICE_X2Y71          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.851     1.979    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y71          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[9]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X2Y71          FDCE (Hold_fdce_C_D)         0.121     1.587    U_uart/U_baudrate_generator/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_uart/U_transmitter/bit_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/bit_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.693%)  route 0.174ns (48.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.592     1.475    U_uart/U_transmitter/CLK
    SLICE_X0Y58          FDCE                                         r  U_uart/U_transmitter/bit_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_uart/U_transmitter/bit_count_reg_reg[0]/Q
                         net (fo=5, routed)           0.174     1.790    U_uart/U_transmitter/sel0[0]
    SLICE_X0Y58          LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  U_uart/U_transmitter/bit_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.835    U_uart/U_transmitter/bit_count_reg[1]_i_1_n_0
    SLICE_X0Y58          FDCE                                         r  U_uart/U_transmitter/bit_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.862     1.990    U_uart/U_transmitter/CLK
    SLICE_X0Y58          FDCE                                         r  U_uart/U_transmitter/bit_count_reg_reg[1]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X0Y58          FDCE (Hold_fdce_C_D)         0.092     1.567    U_uart/U_transmitter/bit_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70    U_uart/U_baudrate_generator/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y71    U_uart/U_baudrate_generator/r_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y71    U_uart/U_baudrate_generator/r_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y71    U_uart/U_baudrate_generator/r_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y71    U_uart/U_baudrate_generator/r_counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71    U_uart/U_baudrate_generator/r_counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71    U_uart/U_baudrate_generator/r_counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71    U_uart/U_baudrate_generator/r_counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71    U_uart/U_baudrate_generator/r_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71    U_uart/U_baudrate_generator/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71    U_uart/U_baudrate_generator/r_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71    U_uart/U_baudrate_generator/r_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71    U_uart/U_baudrate_generator/r_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    U_uart/U_baudrate_generator/r_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    U_uart/U_baudrate_generator/r_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    U_uart/U_baudrate_generator/r_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    U_uart/U_baudrate_generator/r_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    U_uart/U_baudrate_generator/r_counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y59    U_uart/U_reciever/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    U_uart/U_baudrate_generator/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    U_uart/U_baudrate_generator/r_tick_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58    U_uart/U_reciever/bit_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58    U_uart/U_reciever/bit_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y58    U_uart/U_reciever/bit_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56    U_uart/U_reciever/rx_data_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56    U_uart/U_reciever/rx_data_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56    U_uart/U_reciever/rx_data_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56    U_uart/U_reciever/rx_data_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56    U_uart/U_reciever/rx_data_reg_reg[4]/C



