set ::env(PROJECT_NAME) rv_core_ibex
set ::env(DESIGN_TOP) rv_core_ibex
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/opentitan/ip/rv_core_ibex/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/opentitan/ip/rv_core_ibex/rtl/rv_core_ibex.sv
set ::env(CLOCK_COUNT) 3
set ::env(DOMAIN) digital_design
