add_ndr -name M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -generate_via -width_multiplier {M2 4 M3 4 M4 4 M5 4} -spacing_multiplier {M2 3 M3 3 M4 3 M5 3}
setAttribute -net porst -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net va -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net vb -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net vbg -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net VSS -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net vc -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net l17 -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net l18 -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net l19 -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net l20 -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net amp/vg -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net amp/vq -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net amp/vx -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net BGR_Core/vbneg -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net BGR_Core/l6 -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net BGR_Core/l7 -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net BGR_Core/l8 -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net BGR_Core/l10 -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net BGR_Core/l11 -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net BGR_Core/l1 -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net BGR_Core/l2 -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net BGR_Core/l4 -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net BGR_Core/l5 -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net BGR_Core/l12 -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net BGR_Core/R6/l -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net BGR_Core/R7/l -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net BGR_Core/R8/l -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net BGR_Core/R10/l -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net BGR_Core/R11/l -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net BGR_Core/R3/l -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net BGR_Core/R1/l -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net BGR_Core/R2/l -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net BGR_Core/R4/l -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net BGR_Core/R5/l -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net BGR_Core/R12/l -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net R17/l -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net R18/l -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net R19/l -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net R20/l -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
setAttribute -net VDD -non_default_rule M2W4xS3x_M3W4xS3x_M4W4xS3x_M5W4xS3x -bottom_preferred_routing_layer 2 -preferred_routing_layer_effort high
