

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_289_1'
================================================================
* Date:           Fri Nov 25 21:03:32 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.66 ns|  1.474 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  33.315 ns|  33.315 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_289_1  |        3|        3|         2|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.47>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%map_V = alloca i32 1"   --->   Operation 6 'alloca' 'map_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%map_V_1 = alloca i32 1"   --->   Operation 7 'alloca' 'map_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%map_V_2 = alloca i32 1"   --->   Operation 8 'alloca' 'map_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sub_ln291_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %sub_ln291"   --->   Operation 9 'read' 'sub_ln291_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:289]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str1"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.44ns)   --->   "%icmp_ln289 = icmp_eq  i2 %i_1, i2 3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:289]   --->   Operation 14 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.54ns)   --->   "%add_ln289 = add i2 %i_1, i2 1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:289]   --->   Operation 16 'add' 'add_ln289' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %icmp_ln289, void %for.inc.split, void %VITIS_LOOP_296_2.exitStub" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:289]   --->   Operation 17 'br' 'br_ln289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln291 = zext i2 %i_1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:291]   --->   Operation 18 'zext' 'zext_ln291' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%add_ln291 = add i4 %sub_ln291_read, i4 %zext_ln291" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:291]   --->   Operation 19 'add' 'add_ln291' <Predicate = (!icmp_ln289)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln291_1 = zext i4 %add_ln291" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:291]   --->   Operation 20 'zext' 'zext_ln291_1' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mapComp_addr = getelementptr i2 %mapComp, i32 0, i32 %zext_ln291_1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:291]   --->   Operation 21 'getelementptr' 'mapComp_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.67ns)   --->   "%map_V_3 = load i4 %mapComp_addr" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:291]   --->   Operation 22 'load' 'map_V_3' <Predicate = (!icmp_ln289)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 12> <ROM>
ST_1 : Operation 23 [1/1] (0.44ns)   --->   "%switch_ln291 = switch i2 %i_1, void %arrayidx29.case.2, i2 0, void %for.inc.split.arrayidx29.exit_crit_edge, i2 1, void %for.inc.split.arrayidx29.exit_crit_edge6" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:291]   --->   Operation 23 'switch' 'switch_ln291' <Predicate = (!icmp_ln289)> <Delay = 0.44>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln289 = store i2 %add_ln289, i2 %i" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:289]   --->   Operation 24 'store' 'store_ln289' <Predicate = (!icmp_ln289)> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln289 = br void %for.inc" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:289]   --->   Operation 25 'br' 'br_ln289' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%map_V_load = load i5 %map_V"   --->   Operation 35 'load' 'map_V_load' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%map_V_1_load = load i5 %map_V_1"   --->   Operation 36 'load' 'map_V_1_load' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%map_V_2_load = load i5 %map_V_2"   --->   Operation 37 'load' 'map_V_2_load' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %map_V_2_out, i5 %map_V_2_load"   --->   Operation 38 'write' 'write_ln0' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %map_V_1_out, i5 %map_V_1_load"   --->   Operation 39 'write' 'write_ln0' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %map_V_out, i5 %map_V_load"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln289)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln287 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:287]   --->   Operation 26 'specloopname' 'specloopname_ln287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (0.67ns)   --->   "%map_V_3 = load i4 %mapComp_addr" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:291]   --->   Operation 27 'load' 'map_V_3' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 12> <ROM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%map_V_3_cast = zext i2 %map_V_3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:291]   --->   Operation 28 'zext' 'map_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln291 = store i5 %map_V_3_cast, i5 %map_V_1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:291]   --->   Operation 29 'store' 'store_ln291' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx29.exit" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:291]   --->   Operation 30 'br' 'br_ln291' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln291 = store i5 %map_V_3_cast, i5 %map_V_2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:291]   --->   Operation 31 'store' 'store_ln291' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx29.exit" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:291]   --->   Operation 32 'br' 'br_ln291' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln291 = store i5 %map_V_3_cast, i5 %map_V" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:291]   --->   Operation 33 'store' 'store_ln291' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln291 = br void %arrayidx29.exit" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:291]   --->   Operation 34 'br' 'br_ln291' <Predicate = (i_1 != 0 & i_1 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln291]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ map_V_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ map_V_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ map_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mapComp]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 010]
map_V                 (alloca           ) [ 011]
map_V_1               (alloca           ) [ 011]
map_V_2               (alloca           ) [ 011]
sub_ln291_read        (read             ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
i_1                   (load             ) [ 011]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln289            (icmp             ) [ 010]
speclooptripcount_ln0 (speclooptripcount) [ 000]
add_ln289             (add              ) [ 000]
br_ln289              (br               ) [ 000]
zext_ln291            (zext             ) [ 000]
add_ln291             (add              ) [ 000]
zext_ln291_1          (zext             ) [ 000]
mapComp_addr          (getelementptr    ) [ 011]
switch_ln291          (switch           ) [ 000]
store_ln289           (store            ) [ 000]
br_ln289              (br               ) [ 000]
specloopname_ln287    (specloopname     ) [ 000]
map_V_3               (load             ) [ 000]
map_V_3_cast          (zext             ) [ 000]
store_ln291           (store            ) [ 000]
br_ln291              (br               ) [ 000]
store_ln291           (store            ) [ 000]
br_ln291              (br               ) [ 000]
store_ln291           (store            ) [ 000]
br_ln291              (br               ) [ 000]
map_V_load            (load             ) [ 000]
map_V_1_load          (load             ) [ 000]
map_V_2_load          (load             ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln291">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln291"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="map_V_2_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_V_2_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="map_V_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_V_1_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="map_V_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_V_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mapComp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapComp"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i5P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="map_V_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="map_V/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="map_V_1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="map_V_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="map_V_2_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="map_V_2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sub_ln291_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="4" slack="0"/>
<pin id="56" dir="0" index="1" bw="4" slack="0"/>
<pin id="57" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln291_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln0_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="5" slack="0"/>
<pin id="63" dir="0" index="2" bw="5" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="write_ln0_write_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="5" slack="0"/>
<pin id="70" dir="0" index="2" bw="5" slack="0"/>
<pin id="71" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln0_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="5" slack="0"/>
<pin id="77" dir="0" index="2" bw="5" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="mapComp_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="2" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="4" slack="0"/>
<pin id="85" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mapComp_addr/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="map_V_3/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln0_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="2" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_1_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="2" slack="0"/>
<pin id="101" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="icmp_ln289_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="2" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln289_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="2" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln289/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln291_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_ln291_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="2" slack="0"/>
<pin id="121" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln291/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln291_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291_1/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln289_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="2" slack="0"/>
<pin id="131" dir="0" index="1" bw="2" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln289/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="map_V_3_cast_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="0"/>
<pin id="136" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="map_V_3_cast/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln291_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="5" slack="1"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln291/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln291_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="0" index="1" bw="5" slack="1"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln291/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln291_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="0"/>
<pin id="150" dir="0" index="1" bw="5" slack="1"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln291/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="map_V_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="0"/>
<pin id="155" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="map_V_load/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="map_V_1_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="0"/>
<pin id="159" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="map_V_1_load/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="map_V_2_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="0"/>
<pin id="163" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="map_V_2_load/1 "/>
</bind>
</comp>

<comp id="165" class="1005" name="i_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="172" class="1005" name="map_V_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="map_V "/>
</bind>
</comp>

<comp id="178" class="1005" name="map_V_1_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="0"/>
<pin id="180" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="map_V_1 "/>
</bind>
</comp>

<comp id="184" class="1005" name="map_V_2_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="map_V_2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="i_1_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="1"/>
<pin id="192" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="197" class="1005" name="mapComp_addr_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="1"/>
<pin id="199" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="mapComp_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="36" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="99" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="99" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="54" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="114" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="118" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="133"><net_src comp="108" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="88" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="134" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="134" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="153" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="160"><net_src comp="157" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="164"><net_src comp="161" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="168"><net_src comp="38" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="170"><net_src comp="165" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="171"><net_src comp="165" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="175"><net_src comp="42" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="181"><net_src comp="46" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="187"><net_src comp="50" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="193"><net_src comp="99" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="81" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="88" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: map_V_2_out | {1 }
	Port: map_V_1_out | {1 }
	Port: map_V_out | {1 }
 - Input state : 
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_289_1 : sub_ln291 | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_289_1 : mapComp | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln289 : 2
		add_ln289 : 2
		br_ln289 : 3
		zext_ln291 : 2
		add_ln291 : 3
		zext_ln291_1 : 4
		mapComp_addr : 5
		map_V_3 : 6
		switch_ln291 : 2
		store_ln289 : 3
		map_V_load : 1
		map_V_1_load : 1
		map_V_2_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		map_V_3_cast : 1
		store_ln291 : 2
		store_ln291 : 2
		store_ln291 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln289_fu_108     |    0    |    9    |
|          |      add_ln291_fu_118     |    0    |    12   |
|----------|---------------------------|---------|---------|
|   icmp   |     icmp_ln289_fu_102     |    0    |    8    |
|----------|---------------------------|---------|---------|
|   read   | sub_ln291_read_read_fu_54 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   write_ln0_write_fu_60   |    0    |    0    |
|   write  |   write_ln0_write_fu_67   |    0    |    0    |
|          |   write_ln0_write_fu_74   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln291_fu_114     |    0    |    0    |
|   zext   |    zext_ln291_1_fu_124    |    0    |    0    |
|          |    map_V_3_cast_fu_134    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    29   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     i_1_reg_190    |    2   |
|      i_reg_165     |    2   |
|mapComp_addr_reg_197|    4   |
|   map_V_1_reg_178  |    5   |
|   map_V_2_reg_184  |    5   |
|    map_V_reg_172   |    5   |
+--------------------+--------+
|        Total       |   23   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_88 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  0.427  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   29   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   23   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   23   |   38   |
+-----------+--------+--------+--------+
