#Build: Synplify Pro (R) T-2022.09M-SP2-1, Build 179R, Jun 27 2023
#install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
#OS: Linux 
#Hostname: homework

# Thu Mar  6 15:18:24 2025

#Implementation: synthesis


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21.3
Hostname: homework
max virtual memory: unlimited (bytes)
max user processes: 126748
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys HDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21.3
Hostname: homework
max virtual memory: unlimited (bytes)
max user processes: 126748
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys VHDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148

@N|Running in 64-bit mode
@N|stack limit increased to max
@N:"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":11:7:11:17|Top entity is set to DMMainPorts.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/IBufP1.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/IBufP2.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/IBufP3.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/PPSCount.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/SpiDac.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.
@N: CD895 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/VariableClockDivider.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/ClockDivider.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ltc244x_types.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartRxFifoExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartTxFifoExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/CGraphDMTypes.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd'.
@N: CD895 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":337:18:337:31|Setting attribute syn_ramstyle to "no_rw_check" on shared variable dacsetpoints_i
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd'.
VHDL syntax check successful!
@N: CD231 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 138MB)


Process completed successfully.
# Thu Mar  6 15:18:25 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21.3
Hostname: homework
max virtual memory: unlimited (bytes)
max user processes: 126748
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Verilog Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v" (library work)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/CCC_0/EvalSandbox_MSS_CCC_0_FCCC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v" (library work)
@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":4:13:4:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":14:13:14:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":27:13:27:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":43:13:43:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":55:13:55:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":67:13:67:25|User defined pragma syn_black_box detected

@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v" (library work)
@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v":496:13:496:25|User defined pragma syn_black_box detected

@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/FCCC_C0/FCCC_C0.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalBoardSandbox/EvalBoardSandbox.v" (library work)
@N|stack limit increased to max
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Process completed successfully.
# Thu Mar  6 15:18:25 2025

###########################################################]
###########################################################[
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v" (library work)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/CCC_0/EvalSandbox_MSS_CCC_0_FCCC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v" (library work)
@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":4:13:4:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":14:13:14:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":27:13:27:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":43:13:43:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":55:13:55:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":67:13:67:25|User defined pragma syn_black_box detected

@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v" (library work)
@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v":496:13:496:25|User defined pragma syn_black_box detected

@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/FCCC_C0/FCCC_C0.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalBoardSandbox/EvalBoardSandbox.v" (library work)
@N|stack limit increased to max
Verilog syntax check successful!
@N: CG775 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":31:7:31:14|Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N: CG364 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v":376:7:376:9|Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N: CG364 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v":372:7:372:9|Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N: CG364 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v":362:7:362:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N: CG364 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v":729:7:729:9|Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
Finished optimization stage 1 on CCC (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/CCC_0/EvalSandbox_MSS_CCC_0_FCCC.v":5:7:5:32|Synthesizing module EvalSandbox_MSS_CCC_0_FCCC in library work.
Running optimization stage 1 on EvalSandbox_MSS_CCC_0_FCCC .......
Finished optimization stage 1 on EvalSandbox_MSS_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v":30:7:30:23|Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 1 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b0
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0011
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000000
	SL2=16'b0000000000000000
	SL3=16'b0000000000000000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1_layer0
@W: CG360 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":244:12:244:20|Removing wire IA_PRDATA, as there is no assignment to it.
Running optimization stage 1 on CoreAPB3_Z1_layer0 .......
Finished optimization stage 1 on CoreAPB3_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":23:7:23:16|Synthesizing module CoreResetP in library work.

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000000
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000000
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z2_layer0
Running optimization stage 1 on CoreResetP_Z2_layer0 .......
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1613:4:1613:9|Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1581:4:1581:9|Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1549:4:1549:9|Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1517:4:1517:9|Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1485:4:1485:9|Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1365:4:1365:9|Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1300:4:1300:9|Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1235:4:1235:9|Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1170:4:1170:9|Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.
@W: CL177 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1388:4:1388:9|Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL190 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1433:4:1433:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1433:4:1433:9|Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1433:4:1433:9|Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on CoreResetP_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v":5:7:5:13|Synthesizing module MSS_010 in library work.
Running optimization stage 1 on MSS_010 .......
Finished optimization stage 1 on MSS_010 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.v":9:7:9:25|Synthesizing module EvalSandbox_MSS_MSS in library work.
Running optimization stage 1 on EvalSandbox_MSS_MSS .......
Finished optimization stage 1 on EvalSandbox_MSS_MSS (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":51:7:51:24|Synthesizing module RCOSC_25_50MHZ_FAB in library work.
Running optimization stage 1 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 1 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":11:7:11:20|Synthesizing module RCOSC_25_50MHZ in library work.
Running optimization stage 1 on RCOSC_25_50MHZ .......
Finished optimization stage 1 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":5:7:5:34|Synthesizing module EvalSandbox_MSS_FABOSC_0_OSC in library work.
Running optimization stage 1 on EvalSandbox_MSS_FABOSC_0_OSC .......
@W: CL318 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":15:7:15:24|*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":17:7:17:20|*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":18:7:18:20|*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":19:7:19:16|*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":20:7:20:16|*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on EvalSandbox_MSS_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
@N: CG364 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v":720:7:720:14|Synthesizing module SYSRESET in library work.
Running optimization stage 1 on SYSRESET .......
Finished optimization stage 1 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v":9:7:9:21|Synthesizing module EvalSandbox_MSS in library work.
Running optimization stage 1 on EvalSandbox_MSS .......
Finished optimization stage 1 on EvalSandbox_MSS (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v":268:7:268:11|Synthesizing module INBUF in library work.
Running optimization stage 1 on INBUF .......
Finished optimization stage 1 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v":5:7:5:28|Synthesizing module FCCC_C0_FCCC_C0_0_FCCC in library work.
Running optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC .......
Finished optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/FCCC_C0/FCCC_C0.v":139:7:139:13|Synthesizing module FCCC_C0 in library work.
Running optimization stage 1 on FCCC_C0 .......
Finished optimization stage 1 on FCCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalBoardSandbox/EvalBoardSandbox.v":9:7:9:22|Synthesizing module EvalBoardSandbox in library work.
@N: CG794 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalBoardSandbox/EvalBoardSandbox.v":189:12:189:24|Using module DMMainPorts from library work
Running optimization stage 1 on EvalBoardSandbox .......
Finished optimization stage 1 on EvalBoardSandbox (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on EvalBoardSandbox .......
Finished optimization stage 2 on EvalBoardSandbox (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on FCCC_C0 .......
Finished optimization stage 2 on FCCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC .......
Finished optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on INBUF .......
Finished optimization stage 2 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on EvalSandbox_MSS .......
Finished optimization stage 2 on EvalSandbox_MSS (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on SYSRESET .......
Finished optimization stage 2 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on EvalSandbox_MSS_FABOSC_0_OSC .......
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":14:7:14:9|Input XTL is unused.
Finished optimization stage 2 on EvalSandbox_MSS_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on RCOSC_25_50MHZ .......
Finished optimization stage 2 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 2 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on EvalSandbox_MSS_MSS .......
Finished optimization stage 2 on EvalSandbox_MSS_MSS (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on MSS_010 .......
Finished optimization stage 2 on MSS_010 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on CoreResetP_Z2_layer0 .......
@W: CL177 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1365:4:1365:9|Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1300:4:1300:9|Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1235:4:1235:9|Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1170:4:1170:9|Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":29:20:29:28|Input CLK_LTSSM is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":56:20:56:28|Input FPLL_LOCK is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":59:20:59:34|Input SDIF0_SPLL_LOCK is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":68:20:68:34|Input SDIF1_SPLL_LOCK is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":72:20:72:34|Input SDIF2_SPLL_LOCK is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":76:20:76:34|Input SDIF3_SPLL_LOCK is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":90:20:90:29|Input SDIF0_PSEL is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":91:20:91:31|Input SDIF0_PWRITE is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":92:20:92:31|Input SDIF0_PRDATA is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":93:20:93:29|Input SDIF1_PSEL is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":94:20:94:31|Input SDIF1_PWRITE is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":95:20:95:31|Input SDIF1_PRDATA is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":96:20:96:29|Input SDIF2_PSEL is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":97:20:97:31|Input SDIF2_PWRITE is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":98:20:98:31|Input SDIF2_PRDATA is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":99:20:99:29|Input SDIF3_PSEL is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":100:20:100:31|Input SDIF3_PWRITE is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":101:20:101:31|Input SDIF3_PRDATA is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":107:20:107:37|Input SOFT_EXT_RESET_OUT is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":108:20:108:33|Input SOFT_RESET_F2M is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":109:20:109:32|Input SOFT_M3_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":110:20:110:49|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":111:20:111:39|Input SOFT_FDDR_CORE_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":112:20:112:39|Input SOFT_SDIF0_PHY_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":113:20:113:40|Input SOFT_SDIF0_CORE_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":114:20:114:39|Input SOFT_SDIF1_PHY_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":115:20:115:40|Input SOFT_SDIF1_CORE_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":116:20:116:39|Input SOFT_SDIF2_PHY_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":117:20:117:40|Input SOFT_SDIF2_CORE_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":118:20:118:39|Input SOFT_SDIF3_PHY_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":119:20:119:40|Input SOFT_SDIF3_CORE_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":123:20:123:42|Input SOFT_SDIF0_0_CORE_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":124:20:124:42|Input SOFT_SDIF0_1_CORE_RESET is unused.
Finished optimization stage 2 on CoreResetP_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on CoreAPB3_Z1_layer0 .......
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":72:36:72:40|Input IADDR is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":73:13:73:19|Input PRESETN is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":74:13:74:16|Input PCLK is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":105:18:105:25|Input PRDATAS1 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":106:18:106:25|Input PRDATAS2 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":107:18:107:25|Input PRDATAS3 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":108:18:108:25|Input PRDATAS4 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":109:18:109:25|Input PRDATAS5 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":110:18:110:25|Input PRDATAS6 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":111:18:111:25|Input PRDATAS7 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":112:18:112:25|Input PRDATAS8 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":113:18:113:25|Input PRDATAS9 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":114:18:114:26|Input PRDATAS10 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":115:18:115:26|Input PRDATAS11 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":116:18:116:26|Input PRDATAS12 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":117:18:117:26|Input PRDATAS13 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":118:18:118:26|Input PRDATAS14 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":119:18:119:26|Input PRDATAS15 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":122:13:122:20|Input PREADYS1 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":123:13:123:20|Input PREADYS2 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":124:13:124:20|Input PREADYS3 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":125:13:125:20|Input PREADYS4 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":126:13:126:20|Input PREADYS5 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":127:13:127:20|Input PREADYS6 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":128:13:128:20|Input PREADYS7 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":129:13:129:20|Input PREADYS8 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":130:13:130:20|Input PREADYS9 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":131:13:131:21|Input PREADYS10 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":132:13:132:21|Input PREADYS11 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":133:13:133:21|Input PREADYS12 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":134:13:134:21|Input PREADYS13 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":135:13:135:21|Input PREADYS14 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":136:13:136:21|Input PREADYS15 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":139:13:139:21|Input PSLVERRS1 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":140:13:140:21|Input PSLVERRS2 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":141:13:141:21|Input PSLVERRS3 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":142:13:142:21|Input PSLVERRS4 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":143:13:143:21|Input PSLVERRS5 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":144:13:144:21|Input PSLVERRS6 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":145:13:145:21|Input PSLVERRS7 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":146:13:146:21|Input PSLVERRS8 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":147:13:147:21|Input PSLVERRS9 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":148:13:148:22|Input PSLVERRS10 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":149:13:149:22|Input PSLVERRS11 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":150:13:150:22|Input PSLVERRS12 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":151:13:151:22|Input PSLVERRS13 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":152:13:152:22|Input PSLVERRS14 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":153:13:153:22|Input PSLVERRS15 is unused.
Finished optimization stage 2 on CoreAPB3_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 2 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on EvalSandbox_MSS_CCC_0_FCCC .......
Finished optimization stage 2 on EvalSandbox_MSS_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on CCC .......
Finished optimization stage 2 on CCC (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/synwork/layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 146MB)


Process completed successfully.
# Thu Mar  6 15:18:25 2025

###########################################################]
###########################################################[
@N|stack limit increased to max
@N:"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":11:7:11:17|Top entity is set to DMMainPorts.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/IBufP1.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/IBufP2.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/IBufP3.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/PPSCount.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/SpiDac.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.
@N: CD895 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/VariableClockDivider.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/ClockDivider.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ltc244x_types.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartRxFifoExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartTxFifoExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/CGraphDMTypes.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd'.
@N: CD895 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":337:18:337:31|Setting attribute syn_ramstyle to "no_rw_check" on shared variable dacsetpoints_i
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd'.
VHDL syntax check successful!
@N: CD231 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":11:7:11:17|Synthesizing work.dmmainports.dmmain.
@W: CD326 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1149:2:1149:10|Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1242:2:1242:10|Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1335:2:1335:10|Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1432:2:1432:10|Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":522:9:522:19|Signal masterreset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":524:9:524:19|Signal buildnumber is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":527:9:527:21|Signal rambuslatch_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":545:9:545:22|Signal dacselectmaxti is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":559:9:559:20|Signal misodacbda_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":560:9:560:20|Signal misodacbdb_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":561:9:561:20|Signal misodacbdc_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":562:9:562:20|Signal misodacbdd_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":563:9:563:20|Signal misodacbde_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":564:9:564:20|Signal misodacbdf_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":578:9:578:16|Signal nldacs_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":614:9:614:26|Signal uart0rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":627:9:627:18|Signal uartrx0dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":634:9:634:26|Signal uart1rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":647:9:647:18|Signal uartrx1dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":654:9:654:26|Signal uart2rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":667:9:667:18|Signal uartrx2dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":674:9:674:26|Signal uart3rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":687:9:687:18|Signal uartrx3dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":703:9:703:22|Signal clkdacreadback is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":704:9:704:15|Signal ncsxo_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":705:9:705:15|Signal sckxo_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":706:9:706:16|Signal mosixo_i is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/PPSCount.vhd":30:7:30:19|Synthesizing work.ppscountports.ppscount.
Post processing for work.ppscountports.ppscount
Running optimization stage 1 on PPSCountPorts .......
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/PPSCount.vhd":54:65:54:65|Feedback mux created for signal PPSAccum_i[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/PPSCount.vhd":54:65:54:65|Feedback mux created for signal LastPPS. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on PPSCountPorts (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 142MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/IBufP2.vhd":30:7:30:17|Synthesizing work.ibufp2ports.ibufp2.
Post processing for work.ibufp2ports.ibufp2
Running optimization stage 1 on IBufP2Ports .......
Finished optimization stage 1 on IBufP2Ports (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 142MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartTxFifoExtClk.vhd":33:7:33:22|Synthesizing work.uarttxfifoextclk.implementation.
@N: CD233 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartTxFifoExtClk.vhd":122:15:122:16|Using sequential encoding for type states.
@N: CD604 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartTxFifoExtClk.vhd":273:5:273:18|OTHERS clause is not synthesized.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd":30:7:30:12|Synthesizing work.uarttx.behaviour.
@W: CD610 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd":96:13:96:24|Index value 0 to 15 could be out of prefix range 7 downto 0. 
Post processing for work.uarttx.behaviour
Running optimization stage 1 on UartTx .......
Finished optimization stage 1 on UartTx (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":11:7:11:16|Synthesizing work.gated_fifo.rtl.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":11:7:11:10|Synthesizing work.fifo.rtl.
Post processing for work.fifo.rtl
Running optimization stage 1 on fifo .......
@N: CL134 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Found RAM ram, depth=1024, width=8
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Feedback mux created for signal count_o[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on fifo (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Post processing for work.gated_fifo.rtl
Running optimization stage 1 on gated_fifo .......
Finished optimization stage 1 on gated_fifo (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Post processing for work.uarttxfifoextclk.implementation
Running optimization stage 1 on UartTxFifoExtClk .......
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartTxFifoExtClk.vhd":205:2:205:3|Feedback mux created for signal CurrentState[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UartTxFifoExtClk (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartRxFifoExtClk.vhd":34:7:34:22|Synthesizing work.uartrxfifoextclk.implementation.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd":34:7:34:18|Synthesizing work.uartrxextclk.implementation.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":32:7:32:15|Synthesizing work.uartrxraw.behaviour.
Post processing for work.uartrxraw.behaviour
Running optimization stage 1 on UartRxRaw .......
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":61:5:61:6|Feedback mux created for signal RReg[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":61:5:61:6|Feedback mux created for signal DataO[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UartRxRaw (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Post processing for work.uartrxextclk.implementation
Running optimization stage 1 on UartRxExtClk .......
Finished optimization stage 1 on UartRxExtClk (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Post processing for work.uartrxfifoextclk.implementation
Running optimization stage 1 on UartRxFifoExtClk .......
Finished optimization stage 1 on UartRxFifoExtClk (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/IBufP3.vhd":30:7:30:17|Synthesizing work.ibufp3ports.ibufp3.
Post processing for work.ibufp3ports.ibufp3
Running optimization stage 1 on IBufP3Ports .......
Finished optimization stage 1 on IBufP3Ports (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/ClockDivider.vhd":30:7:30:23|Synthesizing work.clockdividerports.clockdivider.
Post processing for work.clockdividerports.clockdivider
Running optimization stage 1 on ClockDividerPorts .......
Finished optimization stage 1 on ClockDividerPorts (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/VariableClockDivider.vhd":30:7:30:31|Synthesizing work.variableclockdividerports.variableclockdivider.
Post processing for work.variableclockdividerports.variableclockdivider
Running optimization stage 1 on VariableClockDividerPorts .......
Finished optimization stage 1 on VariableClockDividerPorts (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/SpiDac.vhd":21:7:21:17|Synthesizing work.spidacports.spidac.
@W: CG296 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/SpiDac.vhd":83:2:83:8|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/SpiDac.vhd":89:19:89:22|Referenced variable cpol is not in sensitivity list.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/SpiDac.vhd":59:9:59:16|Signal dacnum_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/SpiDac.vhd":67:9:67:12|Signal cpol is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/SpiDac.vhd":68:9:68:12|Signal cpha is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spidacports.spidac
Running optimization stage 1 on SpiDacPorts .......
@W: CL111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/SpiDac.vhd":86:4:86:5|All reachable assignments to nCs(0) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/SpiDac.vhd":86:4:86:5|All reachable assignments to nCs(1) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/SpiDac.vhd":86:4:86:5|All reachable assignments to nCs(2) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/SpiDac.vhd":86:4:86:5|All reachable assignments to nCs(3) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/SpiDac.vhd":86:4:86:5|All reachable assignments to DataToMosiLatched are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
Finished optimization stage 1 on SpiDacPorts (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":14:7:14:24|Synthesizing work.registerspaceports.registerspace.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":299:9:299:25|Signal uart1clkdivider_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":301:9:301:25|Signal uart2clkdivider_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:9:302:25|Signal uart3clkdivider_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":306:9:306:36|Signal monitoradcchannelreadindex_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":307:9:307:34|Signal monitoradcspiframeenable_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":325:9:325:19|Signal ux2seljmp_i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.registerspaceports.registerspace
Running optimization stage 1 on RegisterSpacePorts .......
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":147:4:147:18|Signal Uart3ClkDivider is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":145:4:145:18|Signal Uart3TxFifoData is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":142:4:142:13|Signal WriteUart3 is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":137:4:137:12|Signal ReadUart3 is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":136:4:136:17|Signal Uart3FifoReset is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":134:4:134:18|Signal Uart2ClkDivider is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":132:4:132:18|Signal Uart2TxFifoData is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":129:4:129:13|Signal WriteUart2 is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":124:4:124:12|Signal ReadUart2 is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":123:4:123:17|Signal Uart2FifoReset is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":121:4:121:18|Signal Uart1ClkDivider is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":119:4:119:18|Signal Uart1TxFifoData is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":116:4:116:13|Signal WriteUart1 is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":111:4:111:12|Signal ReadUart1 is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":110:4:110:17|Signal Uart1FifoReset is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":58:4:58:17|Signal DacBdFSetpoint is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":57:4:57:17|Signal DacBdESetpoint is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":56:4:56:17|Signal DacBdDSetpoint is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":55:4:55:17|Signal DacBdCSetpoint is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":54:4:54:17|Signal DacBdBSetpoint is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":53:4:53:17|Signal DacBdASetpoint is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":49:4:49:10|Signal Uart3OE is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":48:4:48:10|Signal Uart2OE is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":47:4:47:10|Signal Uart1OE is floating; a simulation mismatch is possible.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":387:6:387:7|Pruning unused register PowernEn_i_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":387:6:387:7|Pruning unused register DacDSetpoint_i_4(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":387:6:387:7|Pruning unused register DacCSetpoint_i_4(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":387:6:387:7|Pruning unused register DacBSetpoint_i_4(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":387:6:387:7|Pruning unused register DacASetpoint_i_5(31 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal DataOut[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal PPSCountReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal WriteUart0. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal WriteClkDac. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal Uart0FifoReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal ReadUart0. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_39[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_38[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_37[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_36[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_35[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_34[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_33[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_32[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_31[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_30[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_29[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_28[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_27[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_26[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_25[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_24[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_23[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_22[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_21[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_20[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_19[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_18[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_17[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_16[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_15[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_14[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_13[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_12[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_11[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_10[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_9[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_8[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_7[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_6[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_5[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_4[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_3[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_2[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_1[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_3_0[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_39[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_38[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_37[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_36[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_35[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_34[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_33[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_32[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_31[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_30[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_29[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_28[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_27[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_26[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_25[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_24[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_23[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_22[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_21[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_20[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_19[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_18[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_17[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_16[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_15[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_14[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_13[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_12[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_11[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_10[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_9[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_8[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_7[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_6[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_5[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_4[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_3[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_2[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_1[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_2_0[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_1_39[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_1_38[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_1_37[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_1_36[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_1_35[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_1_34[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_1_33[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Feedback mux created for signal dacsetpoints_i_5_1_32[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.

Only the first 100 messages of id 'CL282' are reported. To see all messages use 'report_messages -log /home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/synlog/EvalBoardSandbox_compiler.srr -id CL282' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL282} -count unlimited' in the Tcl shell.
@N: CL189 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Register bit DataOut(24) is always 0.
@N: CL189 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Register bit DataOut(25) is always 0.
@N: CL189 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Register bit DataOut(26) is always 0.
@N: CL189 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Register bit DataOut(27) is always 0.
@N: CL189 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Register bit DataOut(28) is always 0.
@N: CL189 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Register bit DataOut(29) is always 0.
@N: CL189 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Register bit DataOut(30) is always 0.
@N: CL189 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Register bit DataOut(31) is always 0.
@W: CL279 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Pruning register bits 31 to 24 of DataOut(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Pruning unused register HVDis2_i. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Pruning unused register PowernEnHV_i. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Pruning unused register nHVEn1_i. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on RegisterSpacePorts (CPU Time 0h:00m:06s, Memory Used current: 272MB peak: 272MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/IBufP1.vhd":30:7:30:17|Synthesizing work.ibufp1ports.ibufp1.
Post processing for work.ibufp1ports.ibufp1
Running optimization stage 1 on IBufP1Ports .......
Finished optimization stage 1 on IBufP1Ports (CPU Time 0h:00m:00s, Memory Used current: 272MB peak: 272MB)
Post processing for work.dmmainports.dmmain
Running optimization stage 1 on DMMainPorts .......
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":706:9:706:16|Signal MosiXO_i is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":705:9:705:15|Signal SckXO_i is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":704:9:704:15|Signal nCsXO_i is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":564:9:564:20|Signal MisoDacBdF_i is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":563:9:563:20|Signal MisoDacBdE_i is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":562:9:562:20|Signal MisoDacBdD_i is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":561:9:561:20|Signal MisoDacBdC_i is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":560:9:560:20|Signal MisoDacBdB_i is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":559:9:559:20|Signal MisoDacBdA_i is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":522:9:522:19|Signal MasterReset is floating; a simulation mismatch is possible.
@W: CL167 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1388:2:1388:19|Input rst of instance Uart3TxBitClockDiv is floating
@W: CL167 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1375:2:1375:17|Input rst of instance Uart3BitClockDiv is floating
@W: CL167 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1291:2:1291:19|Input rst of instance Uart2TxBitClockDiv is floating
@W: CL167 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1277:2:1277:17|Input rst of instance Uart2BitClockDiv is floating
@W: CL167 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1201:2:1201:19|Input rst of instance Uart1TxBitClockDiv is floating
@W: CL167 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1187:2:1187:17|Input rst of instance Uart1BitClockDiv is floating
@W: CL167 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1105:2:1105:19|Input rst of instance Uart0TxBitClockDiv is floating
@W: CL167 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1092:2:1092:17|Input rst of instance Uart0BitClockDiv is floating
@W: CL167 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1050:2:1050:10|Input rst of instance DMDacsF_i is floating
@W: CL167 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1050:2:1050:10|Input miso of instance DMDacsF_i is floating
@W: CL167 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1028:2:1028:10|Input rst of instance DMDacsE_i is floating
@W: CL167 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1028:2:1028:10|Input miso of instance DMDacsE_i is floating
@W: CL167 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1006:2:1006:10|Input rst of instance DMDacsD_i is floating
@W: CL167 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1006:2:1006:10|Input miso of instance DMDacsD_i is floating
@W: CL167 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":984:2:984:10|Input rst of instance DMDacsC_i is floating
@W: CL167 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":984:2:984:10|Input miso of instance DMDacsC_i is floating
@W: CL167 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":962:2:962:10|Input rst of instance DMDacsB_i is floating
@W: CL167 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":962:2:962:10|Input miso of instance DMDacsB_i is floating
@W: CL167 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":942:2:942:10|Input rst of instance DMDacsA_i is floating
@W: CL167 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":942:2:942:10|Input miso of instance DMDacsA_i is floating
@W: CL167 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Input rst of instance RegisterSpace is floating
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 0 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 1 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 2 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 3 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 4 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 5 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 6 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 7 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 8 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 9 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 10 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 11 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 12 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 13 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 14 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 15 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 16 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 17 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 18 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 19 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 20 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 21 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 22 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 23 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 24 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 25 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 26 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 27 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 28 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 29 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 30 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 31 of input buildnumber of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 0 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 1 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 2 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 3 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 4 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 5 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 6 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 7 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 8 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 9 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 10 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 11 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 12 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 13 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 14 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":795:2:795:14|Bit 15 of input clkdacreadback of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on DMMainPorts (CPU Time 0h:00m:00s, Memory Used current: 272MB peak: 272MB)
Running optimization stage 2 on IBufP1Ports .......
Finished optimization stage 2 on IBufP1Ports (CPU Time 0h:00m:00s, Memory Used current: 272MB peak: 272MB)
Running optimization stage 2 on RegisterSpacePorts_14 .......
@N: CL134 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Found RAM dacsetpoints_i_0_0, depth=40, width=24
@N: CL134 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Found RAM dacsetpoints_i_2_0, depth=40, width=24
@N: CL134 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Found RAM dacsetpoints_i_4_0, depth=40, width=24
@N: CL134 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Found RAM dacsetpoints_i_5_3, depth=960, width=24
@W: CL246 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":24:4:24:10|Input port bits 13 to 10 of address(13 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":25:4:25:9|Input port bits 31 to 24 of datain(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":35:4:35:15|Input SerialNumber is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":36:4:36:14|Input BuildNumber is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":60:4:60:17|Input DacBdAReadback is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":61:4:61:17|Input DacBdBReadback is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":62:4:62:17|Input DacBdCReadback is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":63:4:63:17|Input DacBdDReadback is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":64:4:64:17|Input DacBdEReadback is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":65:4:65:17|Input DacBdFReadback is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":67:4:67:23|Input DacTransferCompleteB is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":68:4:68:23|Input DacTransferCompleteC is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":69:4:69:23|Input DacTransferCompleteD is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":70:4:70:23|Input DacTransferCompleteE is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":71:4:71:23|Input DacTransferCompleteF is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":99:4:99:18|Input Uart0RxFifoFull is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":100:4:100:19|Input Uart0RxFifoEmpty is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":101:4:101:18|Input Uart0RxFifoData is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":102:4:102:19|Input Uart0RxFifoCount is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":104:4:104:18|Input Uart0TxFifoFull is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":105:4:105:19|Input Uart0TxFifoEmpty is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":107:4:107:19|Input Uart0TxFifoCount is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":112:4:112:18|Input Uart1RxFifoFull is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":113:4:113:19|Input Uart1RxFifoEmpty is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":114:4:114:18|Input Uart1RxFifoData is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":115:4:115:19|Input Uart1RxFifoCount is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":117:4:117:18|Input Uart1TxFifoFull is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":118:4:118:19|Input Uart1TxFifoEmpty is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":120:4:120:19|Input Uart1TxFifoCount is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":125:4:125:18|Input Uart2RxFifoFull is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":126:4:126:19|Input Uart2RxFifoEmpty is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":127:4:127:18|Input Uart2RxFifoData is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":128:4:128:19|Input Uart2RxFifoCount is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":130:4:130:18|Input Uart2TxFifoFull is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":131:4:131:19|Input Uart2TxFifoEmpty is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":133:4:133:19|Input Uart2TxFifoCount is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":138:4:138:18|Input Uart3RxFifoFull is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":139:4:139:19|Input Uart3RxFifoEmpty is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":140:4:140:18|Input Uart3RxFifoData is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":141:4:141:19|Input Uart3RxFifoCount is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":143:4:143:18|Input Uart3TxFifoFull is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":144:4:144:19|Input Uart3TxFifoEmpty is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":146:4:146:19|Input Uart3TxFifoCount is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":150:4:150:22|Input IdealTicksPerSecond is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":151:4:151:24|Input ActualTicksLastSecond is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":153:4:153:14|Input PPSDetected is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":154:4:154:23|Input ClockTicksThisSecond is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":158:4:158:17|Input ClkDacReadback is unused.
Finished optimization stage 2 on RegisterSpacePorts_14 (CPU Time 0h:00m:11s, Memory Used current: 361MB peak: 361MB)
Running optimization stage 2 on SpiDacPorts_1000_4 .......
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/SpiDac.vhd":40:2:40:9|Input WriteDac is unused.
Finished optimization stage 2 on SpiDacPorts_1000_4 (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 361MB)
Running optimization stage 2 on VariableClockDividerPorts_work_dmmainports_dmmain_0layer1 .......
@W: CL247 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/VariableClockDivider.vhd":39:2:39:10|Input port bit 7 of rst_count(7 downto 0) is unused 
Finished optimization stage 2 on VariableClockDividerPorts_work_dmmainports_dmmain_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 361MB)
Running optimization stage 2 on ClockDividerPorts_work_dmmainports_dmmain_0layer1 .......
Finished optimization stage 2 on ClockDividerPorts_work_dmmainports_dmmain_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 361MB)
Running optimization stage 2 on IBufP3Ports .......
@N: CL135 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/IBufP3.vhd":48:2:48:3|Found sequential shift O with address depth of 3 words and data bit width of 1.
Finished optimization stage 2 on IBufP3Ports (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 361MB)
Running optimization stage 2 on UartRxRaw .......
Finished optimization stage 2 on UartRxRaw (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 361MB)
Running optimization stage 2 on UartRxExtClk .......
@N: CL159 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd":37:2:37:4|Input clk is unused.
Finished optimization stage 2 on UartRxExtClk (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 361MB)
Running optimization stage 2 on UartRxFifoExtClk_10 .......
Finished optimization stage 2 on UartRxFifoExtClk_10 (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 361MB)
Running optimization stage 2 on fifo_8_10 .......
Finished optimization stage 2 on fifo_8_10 (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 361MB)
Running optimization stage 2 on gated_fifo_8_10 .......
Finished optimization stage 2 on gated_fifo_8_10 (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 361MB)
Running optimization stage 2 on UartTx .......
Finished optimization stage 2 on UartTx (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 361MB)
Running optimization stage 2 on UartTxFifoExtClk_10 .......
Finished optimization stage 2 on UartTxFifoExtClk_10 (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 361MB)
Running optimization stage 2 on IBufP2Ports .......
Finished optimization stage 2 on IBufP2Ports (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 361MB)
Running optimization stage 2 on PPSCountPorts_work_dmmainports_dmmain_0layer1 .......
Finished optimization stage 2 on PPSCountPorts_work_dmmainports_dmmain_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 364MB peak: 364MB)
Running optimization stage 2 on DMMainPorts .......
@W: CL305 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1536:4:1536:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":72:4:72:14|Input RamBusLatch is unused.
@W: CL158 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":139:4:139:12|Inout Ux1SelJmp is unused
Finished optimization stage 2 on DMMainPorts (CPU Time 0h:00m:00s, Memory Used current: 364MB peak: 364MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/synwork/layer1.duruntime



At c_vhdl Exit (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 364MB peak: 364MB)


Process completed successfully.
# Thu Mar  6 15:18:45 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21.3
Hostname: homework
max virtual memory: unlimited (bytes)
max user processes: 126748
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148

@N|Running in 64-bit mode

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: /home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/synwork/EvalBoardSandbox_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 148MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar  6 15:18:45 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/synwork/EvalBoardSandbox_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 45MB peak: 45MB)

Process took 0h:00m:20s realtime, 0h:00m:20s cputime

Process completed successfully.
# Thu Mar  6 15:18:45 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21.3
Hostname: homework
max virtual memory: unlimited (bytes)
max user processes: 126748
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 151MB peak: 151MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar  6 15:18:46 2025

###########################################################]
Premap Report

# Thu Mar  6 15:18:46 2025


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21.3
Hostname: homework
max virtual memory: unlimited (bytes)
max user processes: 126748
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Microchip Technology Pre-mapping, Version map202209actsp2, Build 145R, Built Jun 27 2023 10:02:01, @4799148


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 230MB peak: 230MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 242MB peak: 242MB)

Reading constraint file: /home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc
@L: /home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/EvalBoardSandbox_scck.rpt 
See clock summary report "/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/EvalBoardSandbox_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 259MB peak: 259MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 259MB peak: 259MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 275MB peak: 275MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 277MB peak: 277MB)

NConnInternalConnection caching is on
@W: BN132 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.WriteDacs_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart0ClkDivider_i[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Ux1SelJmp_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart0OE_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.LastWriteReq is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.LastReadReq is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/VariableClockDivider.vhd":57:2:57:3|User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[6] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/VariableClockDivider.vhd":57:2:57:3|User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[5] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/VariableClockDivider.vhd":57:2:57:3|User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[4] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/VariableClockDivider.vhd":57:2:57:3|User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[3] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/VariableClockDivider.vhd":57:2:57:3|User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[2] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/VariableClockDivider.vhd":57:2:57:3|User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[1] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/VariableClockDivider.vhd":57:2:57:3|User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/ClockDivider.vhd":55:2:55:3|User-specified initial value defined for instance DMMainPorts_1.Uart3TxBitClockDiv.ClkDiv[2:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.counter_r[10:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.waddr_r[9:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.raddr_r[9:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.empty_r is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.full_r is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":123:2:123:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.data_r[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":86:2:86:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.we_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":86:2:86:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.re_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":86:2:86:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.Last_wone_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":86:2:86:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.Last_rone_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd":59:2:59:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.UartTxUart.Busy_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd":59:2:59:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.UartTxUart.LastGo is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartTxFifoExtClk.vhd":205:2:205:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.CurrentState[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartTxFifoExtClk.vhd":205:2:205:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.NextState[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/PPSCount.vhd":54:65:54:65|User-specified initial value defined for instance DMMainPorts_1.PPSAccumulator.InvalidatePPSCount is being ignored due to limitations in architecture. 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 316MB peak: 316MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 316MB peak: 316MB)

@N: MO111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":15:7:15:24|Tristate driver RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":695:4:695:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":714:4:714:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":733:4:733:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/IBufP2.vhd":47:2:47:3|Sequential instance DMMainPorts_1.IBufPPS.Temp1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":676:4:676:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":769:4:769:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":695:4:695:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":714:4:714:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":733:4:733:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/IBufP2.vhd":47:2:47:3|Sequential instance DMMainPorts_1.IBufPPS.O is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":676:4:676:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":769:4:769:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":695:4:695:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":714:4:714:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":733:4:733:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":676:4:676:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/PPSCount.vhd":54:65:54:65|Sequential instance DMMainPorts_1.PPSAccumulator.LastPPS is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1388:4:1388:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.

Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 316MB peak: 316MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 316MB peak: 316MB)

@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_1[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_2[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_3[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_4[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_5[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_6[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_7[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_8[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_9[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_10[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_11[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_12[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_13[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_14[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_15[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_16[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_17[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_18[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_19[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_20[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_21[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_22[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_23[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_24[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_25[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_26[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_27[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_28[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_29[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_30[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_31[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_32[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_33[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_34[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_35[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_36[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_37[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_38[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_1_39[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_1[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_2[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_3[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_4[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_5[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_6[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_7[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_8[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_9[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_10[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_11[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_12[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_13[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_14[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_15[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_16[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_17[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_18[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_19[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_20[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_21[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_22[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_23[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_24[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_25[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_26[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_27[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_28[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_29[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_30[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_31[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_32[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_33[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_34[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_35[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_36[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_37[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_38[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_2_39[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_3_1[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_3_2[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_3_3[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_3_4[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_3_5[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_3_6[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_3_7[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_3_8[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_3_9[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_3_10[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_3_11[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_3_12[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_3_13[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_3_14[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_3_15[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_3_16[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_3_17[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_3_18[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_3_19[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_3_20[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_3_21[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance dacsetpoints_i_0_3_22[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/synlog/EvalBoardSandbox_premap.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartTxFifoExtClk.vhd":192:1:192:7|Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_3(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartTxFifoExtClk.vhd":192:1:192:7|Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_2(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartTxFifoExtClk.vhd":192:1:192:7|Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_1(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartTxFifoExtClk.vhd":192:1:192:7|Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_0(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1118:2:1118:10|Removing instance RS422_Rx0 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1214:2:1214:10|Removing instance RS422_Rx1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1308:2:1308:10|Removing instance RS422_Rx2 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1405:2:1405:10|Removing instance RS433_Rx3 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1477:2:1477:15|Removing instance PPSAccumulator (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":766:4:766:17|Removing instance GenRamAddrBus\.11\.IBUF_RamAddr_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":766:4:766:17|Removing instance GenRamAddrBus\.10\.IBUF_RamAddr_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":766:4:766:17|Removing instance GenRamAddrBus\.13\.IBUF_RamAddr_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":766:4:766:17|Removing instance GenRamAddrBus\.12\.IBUF_RamAddr_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":776:4:776:17|Removing instance GenRamDataBus\.27\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":776:4:776:17|Removing instance GenRamDataBus\.28\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":776:4:776:17|Removing instance GenRamDataBus\.25\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":776:4:776:17|Removing instance GenRamDataBus\.24\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":776:4:776:17|Removing instance GenRamDataBus\.26\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":776:4:776:17|Removing instance GenRamDataBus\.29\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":776:4:776:17|Removing instance GenRamDataBus\.31\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":776:4:776:17|Removing instance GenRamDataBus\.30\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":962:2:962:10|Removing instance DMDacsB_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":984:2:984:10|Removing instance DMDacsC_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1006:2:1006:10|Removing instance DMDacsD_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1028:2:1028:10|Removing instance DMDacsE_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1050:2:1050:10|Removing instance DMDacsF_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1474:2:1474:8|Removing instance IBufPPS (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartRxFifoExtClk.vhd":156:1:156:8|Removing instance UartFifo (in view: work.UartRxFifoExtClk_10_3(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1116:2:1116:9|Removing instance IBufRxd0 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartRxFifoExtClk.vhd":156:1:156:8|Removing instance UartFifo (in view: work.UartRxFifoExtClk_10_2(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1212:2:1212:9|Removing instance IBufRxd1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartRxFifoExtClk.vhd":156:1:156:8|Removing instance UartFifo (in view: work.UartRxFifoExtClk_10_1(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1304:2:1304:9|Removing instance IBufRxd2 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartRxFifoExtClk.vhd":156:1:156:8|Removing instance UartFifo (in view: work.UartRxFifoExtClk_10_0(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1401:2:1401:9|Removing instance IBufRxd3 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartRxFifoExtClk.vhd":147:1:147:12|Removing instance ClkSyncWrite (in view: work.UartRxFifoExtClk_10_3(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":63:1:63:6|Removing instance fifo_i (in view: work.gated_fifo_8_10_1_1(rtl)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartRxFifoExtClk.vhd":147:1:147:12|Removing instance ClkSyncWrite (in view: work.UartRxFifoExtClk_10_2(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":63:1:63:6|Removing instance fifo_i (in view: work.gated_fifo_8_10_1_3(rtl)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartRxFifoExtClk.vhd":147:1:147:12|Removing instance ClkSyncWrite (in view: work.UartRxFifoExtClk_10_1(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":63:1:63:6|Removing instance fifo_i (in view: work.gated_fifo_8_10_1_5(rtl)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartRxFifoExtClk.vhd":147:1:147:12|Removing instance ClkSyncWrite (in view: work.UartRxFifoExtClk_10_0(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartRxFifoExtClk.vhd":133:1:133:4|Removing instance Uart (in view: work.UartRxFifoExtClk_10_3(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartRxFifoExtClk.vhd":133:1:133:4|Removing instance Uart (in view: work.UartRxFifoExtClk_10_2(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartRxFifoExtClk.vhd":133:1:133:4|Removing instance Uart (in view: work.UartRxFifoExtClk_10_1(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/UartRxFifoExtClk.vhd":133:1:133:4|Removing instance Uart (in view: work.UartRxFifoExtClk_10_0(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd":88:1:88:4|Removing instance Uart (in view: work.UartRxExtClk_0(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd":88:1:88:4|Removing instance Uart (in view: work.UartRxExtClk_1(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd":88:1:88:4|Removing instance Uart (in view: work.UartRxExtClk_2(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd":88:1:88:4|Removing instance Uart (in view: work.UartRxExtClk_3(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd":79:1:79:10|Removing instance ClkSyncRxd (in view: work.UartRxExtClk_0(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd":79:1:79:10|Removing instance ClkSyncRxd (in view: work.UartRxExtClk_1(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd":79:1:79:10|Removing instance ClkSyncRxd (in view: work.UartRxExtClk_2(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd":79:1:79:10|Removing instance ClkSyncRxd (in view: work.UartRxExtClk_3(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":63:1:63:6|Removing instance fifo_i (in view: work.gated_fifo_8_10_0(rtl)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":942:2:942:10|Removing instance DMDacsA_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: FX1184 |Applying syn_allowed_resources blockrams=21 on top level netlist EvalBoardSandbox 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 329MB peak: 329MB)

@W: MT688 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":9:0:9:0|No path from master pin (-source) to source of clock EvalSandbox_MSS_0/CCC_0/GL0 due to black box EvalSandbox_MSS_0.CCC_0.CCC_INST 
@W: MT688 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":10:0:10:0|No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL0 due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST 
@W: MT688 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":11:0:11:0|No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL1 due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST 


Clock Summary
******************

          Start                                                                                 Requested     Requested     Clock                         Clock                     Clock
Level     Clock                                                                                 Frequency     Period        Type                          Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       CLK0_PAD                                                                              51.0 MHz      19.608        declared                      default_clkgroup          0    
1 .         FCCC_C0_0/FCCC_C0_0/GL1                                                             102.0 MHz     9.804         generated (from CLK0_PAD)     default_clkgroup          318  
1 .         FCCC_C0_0/FCCC_C0_0/GL0                                                             102.0 MHz     9.804         generated (from CLK0_PAD)     default_clkgroup          0    
2 ..          EvalSandbox_MSS_0/CCC_0/GL0                                                       102.0 MHz     9.804         generated (from CLK0_PAD)     default_clkgroup          36   
                                                                                                                                                                                         
0 -       EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT                                    50.0 MHz      20.000        declared                      default_clkgroup          15   
                                                                                                                                                                                         
0 -       ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock              100.0 MHz     10.000        inferred                      Inferred_clkgroup_0_1     9    
                                                                                                                                                                                         
0 -       ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock              100.0 MHz     10.000        inferred                      Inferred_clkgroup_0_3     9    
                                                                                                                                                                                         
0 -       ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock              100.0 MHz     10.000        inferred                      Inferred_clkgroup_0_5     9    
                                                                                                                                                                                         
0 -       ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock              100.0 MHz     10.000        inferred                      Inferred_clkgroup_0_7     9    
                                                                                                                                                                                         
0 -       VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0|clko_i_inferred_clock     100.0 MHz     10.000        inferred                      Inferred_clkgroup_0_2     4    
                                                                                                                                                                                         
0 -       VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1|clko_i_inferred_clock     100.0 MHz     10.000        inferred                      Inferred_clkgroup_0_4     4    
                                                                                                                                                                                         
0 -       VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2|clko_i_inferred_clock     100.0 MHz     10.000        inferred                      Inferred_clkgroup_0_6     4    
                                                                                                                                                                                         
0 -       VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3|clko_i_inferred_clock     100.0 MHz     10.000        inferred                      Inferred_clkgroup_0_8     4    
=========================================================================================================================================================================================



Clock Load Summary
***********************

                                                                                      Clock     Source                                                                 Clock Pin                                                           Non-clock Pin     Non-clock Pin                                                        
Clock                                                                                 Load      Pin                                                                    Seq Example                                                         Seq Example       Comb Example                                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK0_PAD                                                                              0         CLK0_PAD(port)                                                         -                                                                   -                 FCCC_C0_0.FCCC_C0_0.CLK0_PAD_INST.I(IBUF)                            
FCCC_C0_0/FCCC_C0_0/GL1                                                               318       FCCC_C0_0.FCCC_C0_0.CCC_INST.GL1(CCC)                                  DMMainPorts_1.RS433_Tx3.StartTx.C                                   -                 FCCC_C0_0.FCCC_C0_0.GL1_INST.I(BUFG)                                 
FCCC_C0_0/FCCC_C0_0/GL0                                                               0         FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)                                  -                                                                   -                 FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)                                 
EvalSandbox_MSS_0/CCC_0/GL0                                                           36        EvalSandbox_MSS_0.CCC_0.CCC_INST.GL0(CCC)                              EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CLK_BASE     -                 EvalSandbox_MSS_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                                                                                  
EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT                                    15        EvalSandbox_MSS_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     EvalSandbox_MSS_0.CORERESETP_0.release_sdif0_core.C                 -                 EvalSandbox_MSS_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
                                                                                                                                                                                                                                                                                                                                  
ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock              9         DMMainPorts_1.Uart3TxBitClockDiv.div_i.Q[0](dffe)                      DMMainPorts_1.RS433_Tx3.UartTxUart.LastGo.C                         -                 -                                                                    
                                                                                                                                                                                                                                                                                                                                  
ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock              9         DMMainPorts_1.Uart2TxBitClockDiv.div_i.Q[0](dffe)                      DMMainPorts_1.RS422_Tx2.UartTxUart.LastGo.C                         -                 -                                                                    
                                                                                                                                                                                                                                                                                                                                  
ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock              9         DMMainPorts_1.Uart1TxBitClockDiv.div_i.Q[0](dffe)                      DMMainPorts_1.RS422_Tx1.UartTxUart.LastGo.C                         -                 -                                                                    
                                                                                                                                                                                                                                                                                                                                  
ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock              9         DMMainPorts_1.Uart0TxBitClockDiv.div_i.Q[0](dffe)                      DMMainPorts_1.RS422_Tx0.UartTxUart.LastGo.C                         -                 -                                                                    
                                                                                                                                                                                                                                                                                                                                  
VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0|clko_i_inferred_clock     4         DMMainPorts_1.Uart3BitClockDiv.clko_i.Q[0](dff)                        DMMainPorts_1.Uart3TxBitClockDiv.ClkDiv[2:0].C                      -                 -                                                                    
                                                                                                                                                                                                                                                                                                                                  
VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1|clko_i_inferred_clock     4         DMMainPorts_1.Uart2BitClockDiv.clko_i.Q[0](dff)                        DMMainPorts_1.Uart2TxBitClockDiv.ClkDiv[2:0].C                      -                 -                                                                    
                                                                                                                                                                                                                                                                                                                                  
VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2|clko_i_inferred_clock     4         DMMainPorts_1.Uart1BitClockDiv.clko_i.Q[0](dff)                        DMMainPorts_1.Uart1TxBitClockDiv.ClkDiv[2:0].C                      -                 -                                                                    
                                                                                                                                                                                                                                                                                                                                  
VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3|clko_i_inferred_clock     4         DMMainPorts_1.Uart0BitClockDiv.clko_i.Q[0](dffe)                       DMMainPorts_1.Uart0TxBitClockDiv.ClkDiv[2:0].C                      -                 -                                                                    
==================================================================================================================================================================================================================================================================================================================================

@W: MT530 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/IBufP2.vhd":47:2:47:3|Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock which controls 9 sequential elements including DMMainPorts_1.RS433_Tx3.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/ClockDivider.vhd":55:2:55:3|Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0|clko_i_inferred_clock which controls 4 sequential elements including DMMainPorts_1.Uart3TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/IBufP2.vhd":47:2:47:3|Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock which controls 9 sequential elements including DMMainPorts_1.RS422_Tx2.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/ClockDivider.vhd":55:2:55:3|Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1|clko_i_inferred_clock which controls 4 sequential elements including DMMainPorts_1.Uart2TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/IBufP2.vhd":47:2:47:3|Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock which controls 9 sequential elements including DMMainPorts_1.RS422_Tx1.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/ClockDivider.vhd":55:2:55:3|Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2|clko_i_inferred_clock which controls 4 sequential elements including DMMainPorts_1.Uart1TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/IBufP2.vhd":47:2:47:3|Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock which controls 9 sequential elements including DMMainPorts_1.RS422_Tx0.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/ClockDivider.vhd":55:2:55:3|Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3|clko_i_inferred_clock which controls 4 sequential elements including DMMainPorts_1.Uart0TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/EvalBoardSandbox.sap.

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 329MB peak: 329MB)

Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z2_layer0(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 329MB peak: 329MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/EvalBoardSandbox_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 329MB peak: 329MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 329MB peak: 329MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Thu Mar  6 15:18:50 2025

###########################################################]
Map & Optimize Report

# Thu Mar  6 15:18:50 2025


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21.3
Hostname: homework
max virtual memory: unlimited (bytes)
max user processes: 126748
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 145R, Built Jun 27 2023 10:02:01, @4799148


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 230MB peak: 230MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 242MB peak: 242MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 242MB peak: 242MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 242MB peak: 242MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 242MB peak: 242MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 298MB peak: 298MB)

@N: MO111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":15:7:15:24|Tristate driver RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@W: BN132 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":946:4:946:9|Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":946:4:946:9|Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":929:4:929:9|Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Removing sequential instance fifo_i.waddr_r[9:0] (in view: work.gated_fifo_8_10(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Removing sequential instance fifo_i.raddr_r[9:0] (in view: work.gated_fifo_8_10(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: BN114 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v":450:9:450:20|Removing instance EvalSandbox_MSS_0.SYSRESET_POR (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v":338:0:338:11|Removing instance EvalSandbox_MSS_0.CORERESETP_0 (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance PPSCountReset (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance WriteClkDac (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Removing sequential instance ReadUart0 (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: BN132 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/VariableClockDivider.vhd":57:2:57:3|Removing sequential instance DMMainPorts_1.Uart3BitClockDiv.clko_i because it is equivalent to instance DMMainPorts_1.Uart2BitClockDiv.clko_i. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/VariableClockDivider.vhd":74:16:74:25|Removing user instance DMMainPorts_1.Uart3BitClockDiv.clko_i_0 because it is equivalent to instance DMMainPorts_1.Uart2BitClockDiv.clko_i_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/VariableClockDivider.vhd":57:2:57:3|Removing sequential instance DMMainPorts_1.Uart2BitClockDiv.clko_i because it is equivalent to instance DMMainPorts_1.Uart1BitClockDiv.clko_i. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/VariableClockDivider.vhd":74:16:74:25|Removing user instance DMMainPorts_1.Uart2BitClockDiv.clko_i_0 because it is equivalent to instance DMMainPorts_1.Uart1BitClockDiv.clko_i_0. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 303MB peak: 303MB)

@N: MO231 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/VariableClockDivider.vhd":57:2:57:3|Found counter in view:work.DMMainPorts(dmmain) instance Uart0BitClockDiv.ClkDiv[6:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|Property "block_ram" or "no_rw_check" found for RAM dacsetpoints_i_5_3[23:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":374:4:374:5|RAM dacsetpoints_i_5_3[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.raddr_r[9:0] 
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.UartTxFifoExtClk_10_2(implementation) instance UartTxFifo.fifo_i.counter_r[10:0]  
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.UartTxFifoExtClk_10_1(implementation) instance UartTxFifo.fifo_i.counter_r[10:0]  
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.UartTxFifoExtClk_10_0(implementation) instance UartTxFifo.fifo_i.counter_r[10:0]  

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 305MB peak: 305MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 342MB peak: 342MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 342MB peak: 342MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 342MB peak: 342MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 342MB peak: 342MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 342MB peak: 342MB)


Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 342MB peak: 342MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 342MB peak: 342MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:08s		     0.32ns		 282 /       241
   2		0h:00m:08s		     0.32ns		 275 /       241
   3		0h:00m:08s		     0.40ns		 275 /       241
@N: FP130 |Promoting Net DMMainPorts_1.Uart0FifoReset_arst on CLKINT  I_173 
@N: FP130 |Promoting Net DMMainPorts_1.UartTxClk3 on CLKINT  I_174 
@N: FP130 |Promoting Net DMMainPorts_1.UartTxClk2 on CLKINT  I_175 
@N: FP130 |Promoting Net DMMainPorts_1.UartTxClk1 on CLKINT  I_176 
@N: FP130 |Promoting Net DMMainPorts_1.UartTxClk0 on CLKINT  I_177 
@N: FP130 |Promoting Net DMMainPorts_1.UartClk3 on CLKINT  I_178 
@N: FP130 |Promoting Net DMMainPorts_1.UartClk2 on CLKINT  I_179 
@N: FP130 |Promoting Net DMMainPorts_1.UartClk1 on CLKINT  I_180 
@N: FP130 |Promoting Net DMMainPorts_1.UartClk0 on CLKINT  I_181 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 342MB peak: 342MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 342MB peak: 342MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 342MB peak: 342MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 342MB peak: 342MB)


Start Writing Netlists (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 342MB peak: 342MB)

Writing Analyst data base /home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/synwork/EvalBoardSandbox_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 342MB peak: 342MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 342MB peak: 342MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 342MB peak: 342MB)


Start final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 342MB peak: 342MB)

@W: MT246 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v":23:36:23:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock CLK0_PAD with period 19.61ns 
@N: MT615 |Found clock FCCC_C0_0/FCCC_C0_0/GL0 with period 9.80ns 
@N: MT615 |Found clock FCCC_C0_0/FCCC_C0_0/GL1 with period 9.80ns 
@N: MT615 |Found clock EvalSandbox_MSS_0/CCC_0/GL0 with period 9.80ns 
@W: MT420 |Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart3TxBitClockDiv.div_i_2.
@W: MT420 |Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart3BitClockDiv.clko_i_2.
@W: MT420 |Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart2TxBitClockDiv.div_i_1.
@W: MT420 |Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart2BitClockDiv.clko_i_1.
@W: MT420 |Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart1TxBitClockDiv.div_i_0.
@W: MT420 |Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart1BitClockDiv.clko_i_0.
@W: MT420 |Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart0TxBitClockDiv.div_i.
@W: MT420 |Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart0BitClockDiv.clko_i.


##### START OF TIMING REPORT #####[
# Timing report written on Thu Mar  6 15:19:04 2025
#


Top view:               EvalBoardSandbox
Requested Frequency:    51.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.401

                                                                                      Requested     Estimated     Requested     Estimated               Clock                         Clock                
Starting Clock                                                                        Frequency     Frequency     Period        Period        Slack     Type                          Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK0_PAD                                                                              51.0 MHz      NA            19.608        NA            NA        declared                      default_clkgroup     
ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock              100.0 MHz     264.6 MHz     10.000        3.780         6.220     inferred                      Inferred_clkgroup_0_1
ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock              100.0 MHz     264.6 MHz     10.000        3.780         6.220     inferred                      Inferred_clkgroup_0_3
ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock              100.0 MHz     264.6 MHz     10.000        3.780         6.220     inferred                      Inferred_clkgroup_0_5
ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock              100.0 MHz     255.0 MHz     10.000        3.921         6.079     inferred                      Inferred_clkgroup_0_7
EvalSandbox_MSS_0/CCC_0/GL0                                                           102.0 MHz     119.0 MHz     9.804         8.403         1.401     generated (from CLK0_PAD)     default_clkgroup     
FCCC_C0_0/FCCC_C0_0/GL0                                                               102.0 MHz     NA            9.804         NA            NA        generated (from CLK0_PAD)     default_clkgroup     
FCCC_C0_0/FCCC_C0_0/GL1                                                               102.0 MHz     170.5 MHz     9.804         5.864         4.790     generated (from CLK0_PAD)     default_clkgroup     
VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0|clko_i_inferred_clock     100.0 MHz     528.1 MHz     10.000        1.894         8.106     inferred                      Inferred_clkgroup_0_2
VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1|clko_i_inferred_clock     100.0 MHz     528.1 MHz     10.000        1.894         8.106     inferred                      Inferred_clkgroup_0_4
VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2|clko_i_inferred_clock     100.0 MHz     528.1 MHz     10.000        1.894         8.106     inferred                      Inferred_clkgroup_0_6
VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3|clko_i_inferred_clock     100.0 MHz     528.1 MHz     10.000        1.894         8.106     inferred                      Inferred_clkgroup_0_8
===========================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform
@W: MT548 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":7:0:7:0|Source for clock EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT not found in netlist.





Clock Relationships
*******************

Clocks                                                                                                                                                                |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                           Ending                                                                             |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_0/FCCC_C0_0/GL1                                                            FCCC_C0_0/FCCC_C0_0/GL1                                                            |  9.804       4.790  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_0/FCCC_C0_0/GL1                                                            EvalSandbox_MSS_0/CCC_0/GL0                                                        |  9.804       4.819  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_0/FCCC_C0_0/GL1                                                            ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_0/FCCC_C0_0/GL1                                                            ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_0/FCCC_C0_0/GL1                                                            ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_0/FCCC_C0_0/GL1                                                            ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
EvalSandbox_MSS_0/CCC_0/GL0                                                        FCCC_C0_0/FCCC_C0_0/GL1                                                            |  9.804       3.940  |  No paths    -      |  No paths    -      |  No paths    -    
EvalSandbox_MSS_0/CCC_0/GL0                                                        EvalSandbox_MSS_0/CCC_0/GL0                                                        |  9.804       1.401  |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock           FCCC_C0_0/FCCC_C0_0/GL1                                                            |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock           ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock           |  10.000      6.220  |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0|clko_i_inferred_clock  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0|clko_i_inferred_clock  |  10.000      8.106  |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock           FCCC_C0_0/FCCC_C0_0/GL1                                                            |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock           ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock           |  10.000      6.220  |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1|clko_i_inferred_clock  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1|clko_i_inferred_clock  |  10.000      8.106  |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock           FCCC_C0_0/FCCC_C0_0/GL1                                                            |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock           ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock           |  10.000      6.220  |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2|clko_i_inferred_clock  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2|clko_i_inferred_clock  |  10.000      8.106  |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock           FCCC_C0_0/FCCC_C0_0/GL1                                                            |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock           ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock           |  10.000      6.079  |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3|clko_i_inferred_clock  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3|clko_i_inferred_clock  |  10.000      8.106  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                                                           Arrival          
Instance                                         Reference                                                                    Type     Pin     Net                  Time        Slack
                                                 Clock                                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.RS433_Tx3.UartTxUart.BitCnt[3]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.220
DMMainPorts_1.RS433_Tx3.UartTxUart.BitCnt[1]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.241
DMMainPorts_1.RS433_Tx3.UartTxUart.BitCnt[2]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.342
DMMainPorts_1.RS433_Tx3.UartTxUart.BitCnt[0]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.427
DMMainPorts_1.RS433_Tx3.IBufStartTx.O            ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
DMMainPorts_1.RS433_Tx3.UartTxUart.Busy_i        ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
DMMainPorts_1.RS433_Tx3.UartTxUart.LastGo        ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
DMMainPorts_1.RS433_Tx3.IBufStartTx.Temp1        ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
=====================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                                                       Required          
Instance                                         Reference                                                                    Type     Pin     Net              Time         Slack
                                                 Clock                                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.RS433_Tx3.UartTxUart.BitCnt[0]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock     SLE      D       BitCnt_7[0]      9.745        6.220
DMMainPorts_1.RS433_Tx3.UartTxUart.BitCnt[1]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock     SLE      D       BitCnt_7[1]      9.745        6.220
DMMainPorts_1.RS433_Tx3.UartTxUart.BitCnt[2]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock     SLE      D       BitCnt_7[2]      9.745        6.259
DMMainPorts_1.RS433_Tx3.UartTxUart.BitCnt[3]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock     SLE      D       BitCnt_7[3]      9.745        6.460
DMMainPorts_1.RS433_Tx3.UartTxUart.Busy_i        ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock     SLE      D       Busy_i_1         9.745        6.715
DMMainPorts_1.RS433_Tx3.UartTxUart.TxD           ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock     SLE      D       TxD_3            9.745        7.043
DMMainPorts_1.RS433_Tx3.UartTxUart.LastGo        ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock     SLE      EN      un1_busy_i_2     9.662        8.329
DMMainPorts_1.RS433_Tx3.UartTxUart.LastGo        ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock     SLE      D       StartTx_i        9.745        8.912
DMMainPorts_1.RS433_Tx3.IBufStartTx.O            ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock     SLE      D       Temp1            9.745        9.409
==================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.220

    Number of logic level(s):                3
    Starting point:                          DMMainPorts_1.RS433_Tx3.UartTxUart.BitCnt[3] / Q
    Ending point:                            DMMainPorts_1.RS433_Tx3.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.RS433_Tx3.UartTxUart.BitCnt[3]             SLE      Q        Out     0.108     0.108 f     -         
BitCnt[3]                                                Net      -        -       0.977     -           8         
DMMainPorts_1.RS433_Tx3.UartTxUart.txd16                 CFG4     B        In      -         1.085 f     -         
DMMainPorts_1.RS433_Tx3.UartTxUart.txd16                 CFG4     Y        Out     0.164     1.249 f     -         
txd16                                                    Net      -        -       0.855     -           5         
DMMainPorts_1.RS433_Tx3.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.104 f     -         
DMMainPorts_1.RS433_Tx3.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.327 r     -         
BitCnt_0_sqmuxa_1                                        Net      -        -       0.745     -           3         
DMMainPorts_1.RS433_Tx3.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.073 r     -         
DMMainPorts_1.RS433_Tx3.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.276 r     -         
BitCnt_7[0]                                              Net      -        -       0.248     -           1         
DMMainPorts_1.RS433_Tx3.UartTxUart.BitCnt[0]             SLE      D        In      -         3.524 r     -         
===================================================================================================================
Total path delay (propagation time + setup) of 3.780 is 0.954(25.2%) logic and 2.826(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                                                           Arrival          
Instance                                         Reference                                                                    Type     Pin     Net                  Time        Slack
                                                 Clock                                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.RS422_Tx2.UartTxUart.BitCnt[3]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.220
DMMainPorts_1.RS422_Tx2.UartTxUart.BitCnt[1]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.241
DMMainPorts_1.RS422_Tx2.UartTxUart.BitCnt[2]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.342
DMMainPorts_1.RS422_Tx2.UartTxUart.BitCnt[0]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.427
DMMainPorts_1.RS422_Tx2.IBufStartTx.O            ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
DMMainPorts_1.RS422_Tx2.UartTxUart.Busy_i        ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
DMMainPorts_1.RS422_Tx2.UartTxUart.LastGo        ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
DMMainPorts_1.RS422_Tx2.IBufStartTx.Temp1        ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
=====================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                                                       Required          
Instance                                         Reference                                                                    Type     Pin     Net              Time         Slack
                                                 Clock                                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.RS422_Tx2.UartTxUart.BitCnt[0]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock     SLE      D       BitCnt_7[0]      9.745        6.220
DMMainPorts_1.RS422_Tx2.UartTxUart.BitCnt[1]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock     SLE      D       BitCnt_7[1]      9.745        6.220
DMMainPorts_1.RS422_Tx2.UartTxUart.BitCnt[2]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock     SLE      D       BitCnt_7[2]      9.745        6.259
DMMainPorts_1.RS422_Tx2.UartTxUart.BitCnt[3]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock     SLE      D       BitCnt_7[3]      9.745        6.460
DMMainPorts_1.RS422_Tx2.UartTxUart.Busy_i        ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock     SLE      D       Busy_i_1         9.745        6.715
DMMainPorts_1.RS422_Tx2.UartTxUart.TxD           ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock     SLE      D       TxD_3            9.745        7.043
DMMainPorts_1.RS422_Tx2.UartTxUart.LastGo        ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock     SLE      EN      un1_busy_i_1     9.662        8.329
DMMainPorts_1.RS422_Tx2.UartTxUart.LastGo        ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock     SLE      D       StartTx_i        9.745        8.912
DMMainPorts_1.RS422_Tx2.IBufStartTx.O            ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock     SLE      D       Temp1            9.745        9.409
==================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.220

    Number of logic level(s):                3
    Starting point:                          DMMainPorts_1.RS422_Tx2.UartTxUart.BitCnt[3] / Q
    Ending point:                            DMMainPorts_1.RS422_Tx2.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.RS422_Tx2.UartTxUart.BitCnt[3]             SLE      Q        Out     0.108     0.108 f     -         
BitCnt[3]                                                Net      -        -       0.977     -           8         
DMMainPorts_1.RS422_Tx2.UartTxUart.txd16                 CFG4     B        In      -         1.085 f     -         
DMMainPorts_1.RS422_Tx2.UartTxUart.txd16                 CFG4     Y        Out     0.164     1.249 f     -         
txd16                                                    Net      -        -       0.855     -           5         
DMMainPorts_1.RS422_Tx2.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.104 f     -         
DMMainPorts_1.RS422_Tx2.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.327 r     -         
BitCnt_0_sqmuxa_1                                        Net      -        -       0.745     -           3         
DMMainPorts_1.RS422_Tx2.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.073 r     -         
DMMainPorts_1.RS422_Tx2.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.276 r     -         
BitCnt_7[0]                                              Net      -        -       0.248     -           1         
DMMainPorts_1.RS422_Tx2.UartTxUart.BitCnt[0]             SLE      D        In      -         3.524 r     -         
===================================================================================================================
Total path delay (propagation time + setup) of 3.780 is 0.954(25.2%) logic and 2.826(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                                                           Arrival          
Instance                                         Reference                                                                    Type     Pin     Net                  Time        Slack
                                                 Clock                                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.RS422_Tx1.UartTxUart.BitCnt[3]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.220
DMMainPorts_1.RS422_Tx1.UartTxUart.BitCnt[1]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.241
DMMainPorts_1.RS422_Tx1.UartTxUart.BitCnt[2]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.342
DMMainPorts_1.RS422_Tx1.UartTxUart.BitCnt[0]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.427
DMMainPorts_1.RS422_Tx1.IBufStartTx.O            ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
DMMainPorts_1.RS422_Tx1.UartTxUart.Busy_i        ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
DMMainPorts_1.RS422_Tx1.UartTxUart.LastGo        ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
DMMainPorts_1.RS422_Tx1.IBufStartTx.Temp1        ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
=====================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                                                       Required          
Instance                                         Reference                                                                    Type     Pin     Net              Time         Slack
                                                 Clock                                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.RS422_Tx1.UartTxUart.BitCnt[0]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock     SLE      D       BitCnt_7[0]      9.745        6.220
DMMainPorts_1.RS422_Tx1.UartTxUart.BitCnt[1]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock     SLE      D       BitCnt_7[1]      9.745        6.220
DMMainPorts_1.RS422_Tx1.UartTxUart.BitCnt[2]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock     SLE      D       BitCnt_7[2]      9.745        6.259
DMMainPorts_1.RS422_Tx1.UartTxUart.BitCnt[3]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock     SLE      D       BitCnt_7[3]      9.745        6.460
DMMainPorts_1.RS422_Tx1.UartTxUart.Busy_i        ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock     SLE      D       Busy_i_1         9.745        6.715
DMMainPorts_1.RS422_Tx1.UartTxUart.TxD           ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock     SLE      D       TxD_3            9.745        7.043
DMMainPorts_1.RS422_Tx1.UartTxUart.LastGo        ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock     SLE      EN      un1_busy_i_0     9.662        8.329
DMMainPorts_1.RS422_Tx1.UartTxUart.LastGo        ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock     SLE      D       StartTx_i        9.745        8.912
DMMainPorts_1.RS422_Tx1.IBufStartTx.O            ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock     SLE      D       Temp1            9.745        9.409
==================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.220

    Number of logic level(s):                3
    Starting point:                          DMMainPorts_1.RS422_Tx1.UartTxUart.BitCnt[3] / Q
    Ending point:                            DMMainPorts_1.RS422_Tx1.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.RS422_Tx1.UartTxUart.BitCnt[3]             SLE      Q        Out     0.108     0.108 f     -         
BitCnt[3]                                                Net      -        -       0.977     -           8         
DMMainPorts_1.RS422_Tx1.UartTxUart.txd16                 CFG4     B        In      -         1.085 f     -         
DMMainPorts_1.RS422_Tx1.UartTxUart.txd16                 CFG4     Y        Out     0.164     1.249 f     -         
txd16                                                    Net      -        -       0.855     -           5         
DMMainPorts_1.RS422_Tx1.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.104 f     -         
DMMainPorts_1.RS422_Tx1.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.327 r     -         
BitCnt_0_sqmuxa_1                                        Net      -        -       0.745     -           3         
DMMainPorts_1.RS422_Tx1.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.073 r     -         
DMMainPorts_1.RS422_Tx1.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.276 r     -         
BitCnt_7[0]                                              Net      -        -       0.248     -           1         
DMMainPorts_1.RS422_Tx1.UartTxUart.BitCnt[0]             SLE      D        In      -         3.524 r     -         
===================================================================================================================
Total path delay (propagation time + setup) of 3.780 is 0.954(25.2%) logic and 2.826(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                                                           Arrival          
Instance                                         Reference                                                                    Type     Pin     Net                  Time        Slack
                                                 Clock                                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.RS422_Tx0.UartTxUart.BitCnt[1]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.079
DMMainPorts_1.RS422_Tx0.UartTxUart.BitCnt[3]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.135
DMMainPorts_1.RS422_Tx0.UartTxUart.BitCnt[2]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.343
DMMainPorts_1.RS422_Tx0.UartTxUart.BitCnt[0]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.386
DMMainPorts_1.RS422_Tx0.IBufStartTx.O            ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
DMMainPorts_1.RS422_Tx0.UartTxUart.Busy_i        ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
DMMainPorts_1.RS422_Tx0.UartTxUart.LastGo        ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
DMMainPorts_1.RS422_Tx0.IBufStartTx.Temp1        ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
=====================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                                                      Required          
Instance                                         Reference                                                                    Type     Pin     Net             Time         Slack
                                                 Clock                                                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.RS422_Tx0.UartTxUart.BitCnt[0]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock     SLE      D       BitCnt_7[0]     9.745        6.079
DMMainPorts_1.RS422_Tx0.UartTxUart.BitCnt[1]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock     SLE      D       BitCnt_7[1]     9.745        6.079
DMMainPorts_1.RS422_Tx0.UartTxUart.BitCnt[2]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock     SLE      D       BitCnt_7[2]     9.745        6.118
DMMainPorts_1.RS422_Tx0.UartTxUart.BitCnt[3]     ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock     SLE      D       BitCnt_7[3]     9.745        6.240
DMMainPorts_1.RS422_Tx0.UartTxUart.TxD           ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock     SLE      D       TxD_3_iv_i      9.745        7.005
DMMainPorts_1.RS422_Tx0.UartTxUart.Busy_i        ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock     SLE      D       Busy_i_1        9.745        7.036
DMMainPorts_1.RS422_Tx0.UartTxUart.LastGo        ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock     SLE      EN      un1_busy_i      9.662        8.329
DMMainPorts_1.RS422_Tx0.UartTxUart.LastGo        ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock     SLE      D       StartTx_i       9.745        8.912
DMMainPorts_1.RS422_Tx0.IBufStartTx.O            ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock     SLE      D       Temp1           9.745        9.409
=================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          DMMainPorts_1.RS422_Tx0.UartTxUart.BitCnt[1] / Q
    Ending point:                            DMMainPorts_1.RS422_Tx0.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.RS422_Tx0.UartTxUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                                Net      -        -       0.977     -           8         
DMMainPorts_1.RS422_Tx0.UartTxUart.txd16                 CFG4     D        In      -         1.064 r     -         
DMMainPorts_1.RS422_Tx0.UartTxUart.txd16                 CFG4     Y        Out     0.326     1.391 f     -         
txd16                                                    Net      -        -       0.855     -           5         
DMMainPorts_1.RS422_Tx0.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
DMMainPorts_1.RS422_Tx0.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                        Net      -        -       0.745     -           3         
DMMainPorts_1.RS422_Tx0.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
DMMainPorts_1.RS422_Tx0.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                              Net      -        -       0.248     -           1         
DMMainPorts_1.RS422_Tx0.UartTxUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
===================================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: EvalSandbox_MSS_0/CCC_0/GL0
====================================



Starting Points with Worst Slack
********************************

                                                           Starting                                                                                                             Arrival          
Instance                                                   Reference                       Type        Pin                 Net                                                  Time        Slack
                                                           Clock                                                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_ADDR[15]      AMBA_SLAVE_0_PADDRS_net_0[15]                        3.614       1.401
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_SEL           EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx     3.524       1.427
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_ADDR[14]      AMBA_SLAVE_0_PADDRS_net_0[14]                        3.688       1.514
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_ADDR[13]      AMBA_SLAVE_0_PADDRS_net_0[13]                        3.682       1.620
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_ADDR[12]      AMBA_SLAVE_0_PADDRS_net_0[12]                        3.713       1.714
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_ADDR[8]       AMBA_SLAVE_0_PADDRS_net_0[8]                         3.983       5.317
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_WDATA[7]      EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[7]            3.918       5.382
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_WDATA[17]     EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[17]           3.918       5.382
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_WDATA[3]      EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[3]            3.878       5.422
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_WDATA[19]     EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[19]           3.851       5.449
=================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                                                              Required          
Instance                                                   Reference                       Type        Pin                 Net                                   Time         Slack
                                                           Clock                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_READY         DMMainPorts_1_RamBusAck_i_m_i         8.275        1.401
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[3]      DMMainPorts_1_RamBusDataOut_m[3]      9.273        2.460
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[4]      DMMainPorts_1_RamBusDataOut_m[4]      9.339        2.526
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[9]      DMMainPorts_1_RamBusDataOut_m[9]      9.404        2.591
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[23]     DMMainPorts_1_RamBusDataOut_m[23]     9.416        2.603
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[0]      DMMainPorts_1_RamBusDataOut_m[0]      9.432        2.619
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[13]     DMMainPorts_1_RamBusDataOut_m[13]     9.459        2.646
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[16]     DMMainPorts_1_RamBusDataOut_m[16]     9.467        2.654
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[11]     DMMainPorts_1_RamBusDataOut_m[11]     9.471        2.658
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[6]      DMMainPorts_1_RamBusDataOut_m[6]      9.472        2.659
===================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.804
    - Setup time:                            1.529
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.275

    - Propagation time:                      6.874
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.401

    Number of logic level(s):                3
    Starting point:                          EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[15]
    Ending point:                            EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST / F_HM0_READY
    The start point is clocked by            EvalSandbox_MSS_0/CCC_0/GL0 [rising] (rise=0.000 fall=4.902 period=9.804) on pin CLK_BASE
    The end   point is clocked by            EvalSandbox_MSS_0/CCC_0/GL0 [rising] (rise=0.000 fall=4.902 period=9.804) on pin CLK_BASE

Instance / Net                                                                Pin                Pin               Arrival     No. of    
Name                                                              Type        Name               Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST            MSS_010     F_HM0_ADDR[15]     Out     3.614     3.614 r     -         
AMBA_SLAVE_0_PADDRS_net_0[15]                                     Net         -                  -       0.248     -           1         
EvalSandbox_MSS_0.CoreAPB3_0.iPSELS_1_0[0]                        CFG2        A                  In      -         3.862 r     -         
EvalSandbox_MSS_0.CoreAPB3_0.iPSELS_1_0[0]                        CFG2        Y                  Out     0.100     3.963 f     -         
iPSELS_1[0]                                                       Net         -                  -       0.248     -           1         
EvalSandbox_MSS_0.CoreAPB3_0.iPSELS[0]                            CFG4        B                  In      -         4.211 f     -         
EvalSandbox_MSS_0.CoreAPB3_0.iPSELS[0]                            CFG4        Y                  Out     0.164     4.376 f     -         
EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0                             Net         -                  -       1.233     -           26        
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST_RNO_23     CFG3        B                  In      -         5.609 f     -         
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST_RNO_23     CFG3        Y                  Out     0.148     5.757 r     -         
DMMainPorts_1_RamBusAck_i_m_i                                     Net         -                  -       1.117     -           1         
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST            MSS_010     F_HM0_READY        In      -         6.874 r     -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 8.403 is 5.556(66.1%) logic and 2.847(33.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FCCC_C0_0/FCCC_C0_0/GL1
====================================



Starting Points with Worst Slack
********************************

                                                                          Starting                                                                                                      Arrival          
Instance                                                                  Reference                   Type        Pin            Net                                                    Time        Slack
                                                                          Clock                                                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.RegisterSpace.Uart0FifoReset_rep                            FCCC_C0_0/FCCC_C0_0/GL1     SLE         Q              Uart0FifoReset_rep                                     0.108       4.790
DMMainPorts_1.RegisterSpace.dacsetpoints_i_5_3_dacsetpoints_i_5_3_0_0     FCCC_C0_0/FCCC_C0_0/GL1     RAM1K18     A_DOUT[3]      dacsetpoints_i_5_3_dacsetpoints_i_5_3_0_0_NEWA[3]      2.263       4.819
DMMainPorts_1.RegisterSpace.dacsetpoints_i_5_3_dacsetpoints_i_5_3_0_0     FCCC_C0_0/FCCC_C0_0/GL1     RAM1K18     A_DOUT[4]      dacsetpoints_i_5_3_dacsetpoints_i_5_3_0_0_NEWA[4]      2.263       4.885
DMMainPorts_1.RegisterSpace.dacsetpoints_i_5_3_dacsetpoints_i_5_3_0_0     FCCC_C0_0/FCCC_C0_0/GL1     RAM1K18     A_DOUT[9]      dacsetpoints_i_5_3_dacsetpoints_i_5_3_0_0_NEWA[9]      2.263       4.950
DMMainPorts_1.RegisterSpace.dacsetpoints_i_5_3_dacsetpoints_i_5_3_0_1     FCCC_C0_0/FCCC_C0_0/GL1     RAM1K18     A_DOUT[5]      dacsetpoints_i_5_3_dacsetpoints_i_5_3_0_1_NEWA[5]      2.263       4.962
DMMainPorts_1.RegisterSpace.dacsetpoints_i_5_3_dacsetpoints_i_5_3_0_0     FCCC_C0_0/FCCC_C0_0/GL1     RAM1K18     A_DOUT[0]      dacsetpoints_i_5_3_dacsetpoints_i_5_3_0_0_NEWA[0]      2.263       4.978
DMMainPorts_1.RegisterSpace.dacsetpoints_i_5_3_dacsetpoints_i_5_3_0_0     FCCC_C0_0/FCCC_C0_0/GL1     RAM1K18     A_DOUT[13]     dacsetpoints_i_5_3_dacsetpoints_i_5_3_0_0_NEWA[13]     2.263       5.005
DMMainPorts_1.RegisterSpace.dacsetpoints_i_5_3_dacsetpoints_i_5_3_0_0     FCCC_C0_0/FCCC_C0_0/GL1     RAM1K18     A_DOUT[16]     dacsetpoints_i_5_3_dacsetpoints_i_5_3_0_0_NEWA[16]     2.263       5.013
DMMainPorts_1.RegisterSpace.dacsetpoints_i_5_3_dacsetpoints_i_5_3_0_0     FCCC_C0_0/FCCC_C0_0/GL1     RAM1K18     A_DOUT[11]     dacsetpoints_i_5_3_dacsetpoints_i_5_3_0_0_NEWA[11]     2.263       5.017
DMMainPorts_1.RegisterSpace.dacsetpoints_i_5_3_dacsetpoints_i_5_3_0_0     FCCC_C0_0/FCCC_C0_0/GL1     RAM1K18     A_DOUT[6]      dacsetpoints_i_5_3_dacsetpoints_i_5_3_0_0_NEWA[6]      2.263       5.018
=========================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                               Required          
Instance                                                   Reference                   Type     Pin     Net                       Time         Slack
                                                           Clock                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.RS422_Tx0.UartTxFifo.Last_rone_i             FCCC_C0_0/FCCC_C0_0/GL1     SLE      ALn     Uart0FifoReset_arst_i     9.804        4.790
DMMainPorts_1.RS422_Tx0.UartTxFifo.Last_wone_i             FCCC_C0_0/FCCC_C0_0/GL1     SLE      ALn     Uart0FifoReset_arst_i     9.804        4.790
DMMainPorts_1.RS422_Tx0.NextState[0]                       FCCC_C0_0/FCCC_C0_0/GL1     SLE      ALn     Uart0FifoReset_arst_i     9.804        4.790
DMMainPorts_1.RS422_Tx0.NextState[1]                       FCCC_C0_0/FCCC_C0_0/GL1     SLE      ALn     Uart0FifoReset_arst_i     9.804        4.790
DMMainPorts_1.RS422_Tx0.ReadStrobe                         FCCC_C0_0/FCCC_C0_0/GL1     SLE      ALn     Uart0FifoReset_arst_i     9.804        4.790
DMMainPorts_1.RS422_Tx0.StartTx                            FCCC_C0_0/FCCC_C0_0/GL1     SLE      ALn     Uart0FifoReset_arst_i     9.804        4.790
DMMainPorts_1.RS422_Tx0.UartTxFifo.fifo_i.counter_r[0]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      ALn     Uart0FifoReset_arst_i     9.804        4.790
DMMainPorts_1.RS422_Tx0.UartTxFifo.fifo_i.counter_r[1]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      ALn     Uart0FifoReset_arst_i     9.804        4.790
DMMainPorts_1.RS422_Tx0.UartTxFifo.fifo_i.counter_r[2]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      ALn     Uart0FifoReset_arst_i     9.804        4.790
DMMainPorts_1.RS422_Tx0.UartTxFifo.fifo_i.counter_r[3]     FCCC_C0_0/FCCC_C0_0/GL1     SLE      ALn     Uart0FifoReset_arst_i     9.804        4.790
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.804
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.804

    - Propagation time:                      5.014
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.790

    Number of logic level(s):                2
    Starting point:                          DMMainPorts_1.RegisterSpace.Uart0FifoReset_rep / Q
    Ending point:                            DMMainPorts_1.RS422_Tx0.UartTxFifo.Last_rone_i / ALn
    The start point is clocked by            FCCC_C0_0/FCCC_C0_0/GL1 [rising] (rise=0.000 fall=4.902 period=9.804) on pin CLK
    The end   point is clocked by            FCCC_C0_0/FCCC_C0_0/GL1 [rising] (rise=0.000 fall=4.902 period=9.804) on pin CLK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                         Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.RegisterSpace.Uart0FifoReset_rep               SLE        Q        Out     0.108     0.108 f     -         
Uart0FifoReset_rep                                           Net        -        -       1.830     -           1         
DMMainPorts_1.RegisterSpace.Uart0FifoReset_rep_RNI4V9B       CLKINT     A        In      -         1.938 f     -         
DMMainPorts_1.RegisterSpace.Uart0FifoReset_rep_RNI4V9B       CLKINT     Y        Out     0.375     2.314 f     -         
Uart0FifoReset_arst                                          Net        -        -       1.450     -           1         
DMMainPorts_1.RegisterSpace.Uart0FifoReset_rep_RNI4V9B_0     CFG1       A        In      -         3.764 f     -         
DMMainPorts_1.RegisterSpace.Uart0FifoReset_rep_RNI4V9B_0     CFG1       Y        Out     0.100     3.864 r     -         
Uart0FifoReset_arst_i                                        Net        -        -       1.150     -           49        
DMMainPorts_1.RS422_Tx0.UartTxFifo.Last_rone_i               SLE        ALn      In      -         5.014 r     -         
=========================================================================================================================
Total path delay (propagation time + setup) of 5.014 is 0.584(11.6%) logic and 4.430(88.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0|clko_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                                                             Arrival          
Instance                                       Reference                                                                             Type     Pin     Net           Time        Slack
                                               Clock                                                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.Uart3TxBitClockDiv.div_i         VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0|clko_i_inferred_clock     SLE      Q       div_i_i       0.108       8.106
DMMainPorts_1.Uart3TxBitClockDiv.ClkDiv[1]     VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0|clko_i_inferred_clock     SLE      Q       ClkDiv[1]     0.108       8.316
DMMainPorts_1.Uart3TxBitClockDiv.ClkDiv[0]     VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0|clko_i_inferred_clock     SLE      Q       CO0           0.108       8.348
DMMainPorts_1.Uart3TxBitClockDiv.ClkDiv[2]     VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0|clko_i_inferred_clock     SLE      Q       ClkDiv[2]     0.108       8.665
=====================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                                                   Required          
Instance                                       Reference                                                                             Type     Pin     Net                 Time         Slack
                                               Clock                                                                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.Uart3TxBitClockDiv.div_i         VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0|clko_i_inferred_clock     SLE      D       N_12_i              9.745        8.106
DMMainPorts_1.Uart3TxBitClockDiv.ClkDiv[2]     VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0|clko_i_inferred_clock     SLE      D       ClkDiv_RNO_2[2]     9.745        8.348
DMMainPorts_1.Uart3TxBitClockDiv.ClkDiv[1]     VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0|clko_i_inferred_clock     SLE      D       ClkDiv_RNO_2[1]     9.745        8.473
DMMainPorts_1.Uart3TxBitClockDiv.ClkDiv[0]     VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0|clko_i_inferred_clock     SLE      D       CO0_i               9.745        8.473
============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      1.638
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.106

    Number of logic level(s):                1
    Starting point:                          DMMainPorts_1.Uart3TxBitClockDiv.div_i / Q
    Ending point:                            DMMainPorts_1.Uart3TxBitClockDiv.div_i / D
    The start point is clocked by            VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                           Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
DMMainPorts_1.Uart3TxBitClockDiv.div_i         SLE      Q        Out     0.108     0.108 f     -         
div_i_i                                        Net      -        -       1.117     -           2         
DMMainPorts_1.Uart3TxBitClockDiv.div_i_RNO     CFG4     B        In      -         1.225 f     -         
DMMainPorts_1.Uart3TxBitClockDiv.div_i_RNO     CFG4     Y        Out     0.165     1.390 r     -         
N_12_i                                         Net      -        -       0.248     -           1         
DMMainPorts_1.Uart3TxBitClockDiv.div_i         SLE      D        In      -         1.638 r     -         
=========================================================================================================
Total path delay (propagation time + setup) of 1.894 is 0.528(27.9%) logic and 1.366(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1|clko_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                                                             Arrival          
Instance                                       Reference                                                                             Type     Pin     Net           Time        Slack
                                               Clock                                                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.Uart2TxBitClockDiv.div_i         VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1|clko_i_inferred_clock     SLE      Q       div_i_i       0.108       8.106
DMMainPorts_1.Uart2TxBitClockDiv.ClkDiv[1]     VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1|clko_i_inferred_clock     SLE      Q       ClkDiv[1]     0.108       8.316
DMMainPorts_1.Uart2TxBitClockDiv.ClkDiv[0]     VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1|clko_i_inferred_clock     SLE      Q       CO0_0         0.108       8.348
DMMainPorts_1.Uart2TxBitClockDiv.ClkDiv[2]     VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1|clko_i_inferred_clock     SLE      Q       ClkDiv[2]     0.108       8.665
=====================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                                                   Required          
Instance                                       Reference                                                                             Type     Pin     Net                 Time         Slack
                                               Clock                                                                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.Uart2TxBitClockDiv.div_i         VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1|clko_i_inferred_clock     SLE      D       N_13_i              9.745        8.106
DMMainPorts_1.Uart2TxBitClockDiv.ClkDiv[2]     VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1|clko_i_inferred_clock     SLE      D       ClkDiv_RNO_1[2]     9.745        8.348
DMMainPorts_1.Uart2TxBitClockDiv.ClkDiv[1]     VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1|clko_i_inferred_clock     SLE      D       ClkDiv_RNO_1[1]     9.745        8.473
DMMainPorts_1.Uart2TxBitClockDiv.ClkDiv[0]     VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1|clko_i_inferred_clock     SLE      D       CO0_0_i             9.745        8.473
============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      1.638
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.106

    Number of logic level(s):                1
    Starting point:                          DMMainPorts_1.Uart2TxBitClockDiv.div_i / Q
    Ending point:                            DMMainPorts_1.Uart2TxBitClockDiv.div_i / D
    The start point is clocked by            VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                           Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
DMMainPorts_1.Uart2TxBitClockDiv.div_i         SLE      Q        Out     0.108     0.108 f     -         
div_i_i                                        Net      -        -       1.117     -           2         
DMMainPorts_1.Uart2TxBitClockDiv.div_i_RNO     CFG4     B        In      -         1.225 f     -         
DMMainPorts_1.Uart2TxBitClockDiv.div_i_RNO     CFG4     Y        Out     0.165     1.390 r     -         
N_13_i                                         Net      -        -       0.248     -           1         
DMMainPorts_1.Uart2TxBitClockDiv.div_i         SLE      D        In      -         1.638 r     -         
=========================================================================================================
Total path delay (propagation time + setup) of 1.894 is 0.528(27.9%) logic and 1.366(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2|clko_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                                                             Arrival          
Instance                                       Reference                                                                             Type     Pin     Net           Time        Slack
                                               Clock                                                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.Uart1TxBitClockDiv.div_i         VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2|clko_i_inferred_clock     SLE      Q       div_i_i       0.108       8.106
DMMainPorts_1.Uart1TxBitClockDiv.ClkDiv[1]     VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2|clko_i_inferred_clock     SLE      Q       ClkDiv[1]     0.108       8.316
DMMainPorts_1.Uart1TxBitClockDiv.ClkDiv[0]     VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2|clko_i_inferred_clock     SLE      Q       CO0_1         0.108       8.348
DMMainPorts_1.Uart1TxBitClockDiv.ClkDiv[2]     VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2|clko_i_inferred_clock     SLE      Q       ClkDiv[2]     0.108       8.665
=====================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                                                   Required          
Instance                                       Reference                                                                             Type     Pin     Net                 Time         Slack
                                               Clock                                                                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.Uart1TxBitClockDiv.div_i         VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2|clko_i_inferred_clock     SLE      D       N_14_i              9.745        8.106
DMMainPorts_1.Uart1TxBitClockDiv.ClkDiv[2]     VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2|clko_i_inferred_clock     SLE      D       ClkDiv_RNO_0[2]     9.745        8.348
DMMainPorts_1.Uart1TxBitClockDiv.ClkDiv[1]     VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2|clko_i_inferred_clock     SLE      D       ClkDiv_RNO_0[1]     9.745        8.473
DMMainPorts_1.Uart1TxBitClockDiv.ClkDiv[0]     VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2|clko_i_inferred_clock     SLE      D       CO0_1_i             9.745        8.473
============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      1.638
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.106

    Number of logic level(s):                1
    Starting point:                          DMMainPorts_1.Uart1TxBitClockDiv.div_i / Q
    Ending point:                            DMMainPorts_1.Uart1TxBitClockDiv.div_i / D
    The start point is clocked by            VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                           Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
DMMainPorts_1.Uart1TxBitClockDiv.div_i         SLE      Q        Out     0.108     0.108 f     -         
div_i_i                                        Net      -        -       1.117     -           2         
DMMainPorts_1.Uart1TxBitClockDiv.div_i_RNO     CFG4     B        In      -         1.225 f     -         
DMMainPorts_1.Uart1TxBitClockDiv.div_i_RNO     CFG4     Y        Out     0.165     1.390 r     -         
N_14_i                                         Net      -        -       0.248     -           1         
DMMainPorts_1.Uart1TxBitClockDiv.div_i         SLE      D        In      -         1.638 r     -         
=========================================================================================================
Total path delay (propagation time + setup) of 1.894 is 0.528(27.9%) logic and 1.366(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3|clko_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                                                             Arrival          
Instance                                       Reference                                                                             Type     Pin     Net           Time        Slack
                                               Clock                                                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.Uart0TxBitClockDiv.div_i         VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3|clko_i_inferred_clock     SLE      Q       div_i_i       0.108       8.106
DMMainPorts_1.Uart0TxBitClockDiv.ClkDiv[1]     VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3|clko_i_inferred_clock     SLE      Q       ClkDiv[1]     0.108       8.316
DMMainPorts_1.Uart0TxBitClockDiv.ClkDiv[0]     VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3|clko_i_inferred_clock     SLE      Q       CO0_2         0.108       8.348
DMMainPorts_1.Uart0TxBitClockDiv.ClkDiv[2]     VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3|clko_i_inferred_clock     SLE      Q       ClkDiv[2]     0.108       8.665
=====================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                                                 Required          
Instance                                       Reference                                                                             Type     Pin     Net               Time         Slack
                                               Clock                                                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.Uart0TxBitClockDiv.div_i         VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3|clko_i_inferred_clock     SLE      D       N_15_i            9.745        8.106
DMMainPorts_1.Uart0TxBitClockDiv.ClkDiv[2]     VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3|clko_i_inferred_clock     SLE      D       ClkDiv_RNO[2]     9.745        8.348
DMMainPorts_1.Uart0TxBitClockDiv.ClkDiv[1]     VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3|clko_i_inferred_clock     SLE      D       ClkDiv_RNO[1]     9.745        8.473
DMMainPorts_1.Uart0TxBitClockDiv.ClkDiv[0]     VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3|clko_i_inferred_clock     SLE      D       CO0_2_i           9.745        8.473
==========================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      1.638
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.106

    Number of logic level(s):                1
    Starting point:                          DMMainPorts_1.Uart0TxBitClockDiv.div_i / Q
    Ending point:                            DMMainPorts_1.Uart0TxBitClockDiv.div_i / D
    The start point is clocked by            VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                           Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
DMMainPorts_1.Uart0TxBitClockDiv.div_i         SLE      Q        Out     0.108     0.108 f     -         
div_i_i                                        Net      -        -       1.117     -           2         
DMMainPorts_1.Uart0TxBitClockDiv.div_i_RNO     CFG4     B        In      -         1.225 f     -         
DMMainPorts_1.Uart0TxBitClockDiv.div_i_RNO     CFG4     Y        Out     0.165     1.390 r     -         
N_15_i                                         Net      -        -       0.248     -           1         
DMMainPorts_1.Uart0TxBitClockDiv.div_i         SLE      D        In      -         1.638 r     -         
=========================================================================================================
Total path delay (propagation time + setup) of 1.894 is 0.528(27.9%) logic and 1.366(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":12:0:12:0|Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.ddr_settled EvalSandbox_MSS_0.CORERESETP_0.count_ddr_enable EvalSandbox_MSS_0.CORERESETP_0.release_sdif*_core EvalSandbox_MSS_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":13:0:13:0|Timing constraint (from [get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":14:0:14:0|Timing constraint (from [get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { EvalSandbox_MSS_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":15:0:15:0|Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PSEL EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PWRITE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PRDATA[*] EvalSandbox_MSS_0.CORERESETP_0.SOFT_EXT_RESET_OUT EvalSandbox_MSS_0.CORERESETP_0.SOFT_RESET_F2M EvalSandbox_MSS_0.CORERESETP_0.SOFT_M3_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_FDDR_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":16:0:16:0|Timing constraint (through [get_pins { EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":17:0:17:0|Timing constraint (through [get_pins { EvalSandbox_MSS_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
None

Finished final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 342MB peak: 342MB)


Finished timing report (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 342MB peak: 342MB)

---------------------------------------
Resource Usage Report for EvalBoardSandbox 

Mapping to part: m2s010vf400std
Cell usage:
CCC             2 uses
CLKINT          12 uses
MSS_010         1 use
CFG1           13 uses
CFG2           62 uses
CFG3           83 uses
CFG4           65 uses

Carry cells:
ARI1            81 uses - used for arithmetic functions
ARI1            5 uses - used for Wide-Mux implementation
Total ARI1      86 uses


Sequential Cells: 
SLE            277 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 50
I/O primitives: 45
INBUF          1 use
OUTBUF         44 uses


Global Clock Buffers: 12

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 3 of 21 (14%)

Total LUTs:    309

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 108; LUTs = 108;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  277 + 0 + 108 + 0 = 385;
Total number of LUTs after P&R:  309 + 0 + 108 + 0 = 417;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 342MB peak: 342MB)

Process took 0h:00m:13s realtime, 0h:00m:13s cputime
# Thu Mar  6 15:19:04 2025

###########################################################]
