// Generated by CIRCT firtool-1.62.0
module non_restoring_divider(
  input         clock,
                reset,
  output        io_dividend_ready,
  input         io_dividend_valid,
  input  [31:0] io_dividend_bits,
  output        io_divisor_ready,
  input         io_divisor_valid,
  input  [31:0] io_divisor_bits,
  input         io_quotient_ready,
  output        io_quotient_valid,
  output [31:0] io_quotient_bits,
  input         io_remainder_ready,
  output        io_remainder_valid,
  output [31:0] io_remainder_bits
);

  reg [33:0] valid_reg;
  always @(posedge clock) begin
    if (reset)
      valid_reg <= 34'h0;
    else
      valid_reg <= {2'h0, io_dividend_valid & io_divisor_valid, valid_reg[31:1]};
  end // always @(posedge)
  assign io_dividend_ready = 1'h1;
  assign io_divisor_ready = 1'h1;
  assign io_quotient_valid = valid_reg[32];
  assign io_quotient_bits = 32'h0;
  assign io_remainder_valid = valid_reg[32];
  assign io_remainder_bits = 32'h0;
endmodule

