
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.451850                       # Number of seconds simulated
sim_ticks                                451850102000                       # Number of ticks simulated
final_tick                               951850570000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 373039                       # Simulator instruction rate (inst/s)
host_op_rate                                   373039                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               56185974                       # Simulator tick rate (ticks/s)
host_mem_usage                                2203440                       # Number of bytes of host memory used
host_seconds                                  8042.04                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        28480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     45622592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45651072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        28480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     44937984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        44937984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       712853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              713298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        702156                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             702156                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        63030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    100968422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             101031452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        63030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            63030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        99453301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             99453301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        99453301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        63030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    100968422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            200484753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      713298                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     702156                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    713298                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   702156                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   45651072                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                44937984                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             45651072                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             44937984                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               46364                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               47559                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               47448                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               45217                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               42543                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               41984                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               41533                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               43437                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               46031                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               47031                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              47143                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              45661                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              43123                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              42184                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              42215                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              43825                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               45417                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               46847                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               46729                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               44908                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               42494                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               41307                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               40700                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               42444                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               45484                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               46602                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              46422                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              45117                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              42943                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              41618                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              40889                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              42235                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  451836400000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                713298                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               702156                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  203251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  184535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  170732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  154770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                    9873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   30257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   30526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   30529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   30529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   30529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   30529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   30529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   30529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   30529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  30529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  30529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        97466                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.330351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   642.200755                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   568.466037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65         9896     10.15%     10.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129         4820      4.95%     15.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193         3143      3.22%     18.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257         4025      4.13%     22.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321         2155      2.21%     24.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         1945      2.00%     26.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449         1788      1.83%     28.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513         3035      3.11%     31.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577         1512      1.55%     33.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641         2139      2.19%     35.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705         3859      3.96%     39.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769         6800      6.98%     46.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833         1083      1.11%     47.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897          773      0.79%     48.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961          708      0.73%     48.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025         2133      2.19%     51.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089          674      0.69%     51.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153          652      0.67%     52.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217          771      0.79%     53.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281         7052      7.24%     60.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         1475      1.51%     62.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409         1646      1.69%     63.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473        18688     19.17%     82.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537        15684     16.09%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601          496      0.51%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665          165      0.17%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729           16      0.02%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793           84      0.09%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857           17      0.02%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921            8      0.01%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985           10      0.01%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049           38      0.04%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113           12      0.01%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177           11      0.01%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241            7      0.01%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305           40      0.04%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369            6      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433            6      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497            4      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561           16      0.02%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625            4      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689            1      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753            6      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817           10      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881            1      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945            2      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073            3      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137            1      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201            2      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265            3      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329            4      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457            1      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521            2      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585            3      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713            2      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841            1      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969            2      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033            1      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097            4      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545            2      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121            3      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        97466                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                  27776874500                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             35868750750                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 3566490000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                4525386250                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     38941.47                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                   6344.31                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                50285.79                       # Average memory access latency
system.mem_ctrls.avgRdBW                       101.03                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        99.45                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW               101.03                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                99.45                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         1.57                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.08                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.68                       # Average write queue length over time
system.mem_ctrls.readRowHits                   669167                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  648809                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.40                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     319216.59                       # Average gap between requests
system.membus.throughput                    200484753                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq               50927                       # Transaction distribution
system.membus.trans_dist::ReadResp              50927                       # Transaction distribution
system.membus.trans_dist::Writeback            702156                       # Transaction distribution
system.membus.trans_dist::ReadExReq            662371                       # Transaction distribution
system.membus.trans_dist::ReadExResp           662371                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2128752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2128752                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     90589056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            90589056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               90589056                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          3516351000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3380257250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       226360988                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    171361543                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      5011646                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    162465744                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       132642591                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     81.643421                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         6544985                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          588                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            465145180                       # DTB read hits
system.switch_cpus.dtb.read_misses             144767                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        465289947                       # DTB read accesses
system.switch_cpus.dtb.write_hits           125084945                       # DTB write hits
system.switch_cpus.dtb.write_misses            145395                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       125230340                       # DTB write accesses
system.switch_cpus.dtb.data_hits            590230125                       # DTB hits
system.switch_cpus.dtb.data_misses             290162                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        590520287                       # DTB accesses
system.switch_cpus.itb.fetch_hits           260271857                       # ITB hits
system.switch_cpus.itb.fetch_misses              1092                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       260272949                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  525                       # Number of system calls
system.switch_cpus.numCycles                903700204                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    263158952                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2191197543                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           226360988                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    139187576                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             393869773                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        23320142                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      206250005                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          431                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         7004                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          111                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         260271857                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1878663                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    881537436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.485655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.323709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        487667663     55.32%     55.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         45031136      5.11%     60.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         51375793      5.83%     66.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         19678812      2.23%     68.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         32336296      3.67%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         21243067      2.41%     74.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         16016022      1.82%     76.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         12787442      1.45%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        195401205     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    881537436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.250482                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.424695                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        304545839                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     168101841                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         327844380                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      63020933                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       18024442                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     45900745                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        226746                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2178995258                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        479476                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       18024442                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        309587085                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        46120097                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     13584707                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         385138795                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     109082309                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2168755155                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2508                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       47828304                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      57675872                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1806504888                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3177455837                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1798043590                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1379412247                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1686180541                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        120324271                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1089439                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       139949                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         240298088                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    474434870                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    127118122                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     25163525                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      8715863                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2122840617                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       278873                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2081466637                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1336297                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    120178770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     72422331                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1562                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    881537436                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.361178                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.664812                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    128143402     14.54%     14.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    154214532     17.49%     32.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    223387130     25.34%     57.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    176387516     20.01%     77.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    102545775     11.63%     89.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     54762721      6.21%     95.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     30273575      3.43%     98.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      8905138      1.01%     99.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      2917647      0.33%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    881537436                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1445064      3.81%      3.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      3.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          2544      0.01%      3.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     15583802     41.11%     44.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     44.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     44.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     44.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     44.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     44.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     44.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     44.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     44.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     44.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     44.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     44.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     44.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     44.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     44.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     44.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     44.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     44.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     44.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     44.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     44.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     44.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       17026652     44.92%     89.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3849111     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          232      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     963155474     46.27%     46.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1462218      0.07%     46.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     46.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    266894133     12.82%     59.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     15364010      0.74%     59.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     11343798      0.54%     60.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    230051272     11.05%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          114      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    467507559     22.46%     93.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    125687827      6.04%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2081466637                       # Type of FU issued
system.switch_cpus.iq.rate                   2.303271                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            37907173                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018212                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3428227044                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1371352084                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1259308002                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1655487134                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    871958194                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    808748097                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1277592121                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       841781457                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     29711296                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     32108386                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        51323                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        12023                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      4867264                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       135069                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       251983                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       18024442                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         8696056                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1140287                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2140560258                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      6591401                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     474434870                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    127118122                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       139938                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         509143                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         48266                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        12023                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      2025569                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2838675                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      4864244                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2075507160                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     465290082                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      5959475                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              17440768                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            590520424                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        208516151                       # Number of branches executed
system.switch_cpus.iew.exec_stores          125230342                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.296677                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2070925589                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2068056099                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1441340239                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1967821153                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.288432                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.732455                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    123289115                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       277311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4784928                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    863512994                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.335936                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.527983                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    219158316     25.38%     25.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    221044405     25.60%     50.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    156853244     18.16%     69.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     66935850      7.75%     76.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     42112312      4.88%     81.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     30906519      3.58%     85.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     19261958      2.23%     87.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     14924268      1.73%     89.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     92316122     10.69%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    863512994                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2017110886                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2017110886                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              564577318                       # Number of memory references committed
system.switch_cpus.commit.loads             442326460                       # Number of loads committed
system.switch_cpus.commit.membars              138393                       # Number of memory barriers committed
system.switch_cpus.commit.branches          197944349                       # Number of branches committed
system.switch_cpus.commit.fp_insts          791595074                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1461337968                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      6376513                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      92316122                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           2911492444                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4298889636                       # The number of ROB writes
system.switch_cpus.timesIdled                  198305                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                22162768                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.451850                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.451850                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.213123                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.213123                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2022252563                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       993643376                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1048132162                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        749903599                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1225182                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         276900                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1                 0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2                 0                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1                  0                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2                  0                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                          0                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                 1903700524                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2                    0                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3         742299.499902                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          742299.499902                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1677.560000                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    713318                       # number of replacements
system.l2.tags.tagsinuse                 32349.581007                       # Cycle average of tags in use
system.l2.tags.total_refs                     2769048                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    746061                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.711557                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    21289.142842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    53.455107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 10933.773948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         73.209109                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.649693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.001631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.333672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.002234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987231                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data      1993411                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1993411                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1459123                       # number of Writeback hits
system.l2.Writeback_hits::total               1459123                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       255249                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                255249                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data       2248660                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2248660                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data      2248660                       # number of overall hits
system.l2.overall_hits::total                 2248660                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          445                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        50482                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 50927                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       662371                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              662371                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          445                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       712853                       # number of demand (read+write) misses
system.l2.demand_misses::total                 713298                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          445                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       712853                       # number of overall misses
system.l2.overall_misses::total                713298                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     36064250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   3799295000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3835359250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  58264126000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   58264126000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     36064250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  62063421000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      62099485250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     36064250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  62063421000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     62099485250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          445                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      2043893                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2044338                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1459123                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1459123                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       917620                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            917620                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          445                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2961513                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2961958                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          445                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2961513                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2961958                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.024699                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.024911                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.721836                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.721836                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.240706                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.240820                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.240706                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.240820                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 81043.258427                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 75260.389842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 75310.920533                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 87962.978452                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87962.978452                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 81043.258427                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 87063.421210                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87059.665455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 81043.258427                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 87063.421210                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87059.665455                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               702156                       # number of writebacks
system.l2.writebacks::total                    702156                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          445                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        50482                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            50927                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       662371                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         662371                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       712853                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            713298                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       712853                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           713298                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     30961750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   3219694000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3250655750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  50661719000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  50661719000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     30961750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  53881413000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  53912374750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     30961750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  53881413000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  53912374750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.024699                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.024911                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.721836                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.721836                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.240706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.240820                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.240706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.240820                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 69576.966292                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 63779.049958                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 63829.712137                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 76485.412254                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76485.412254                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 69576.966292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 75585.587772                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75581.839217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 69576.966292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 75585.587772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75581.839217                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   626201439                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            2044338                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2044338                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1459123                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           917620                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          917620                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7382149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7383039                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        28480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    282920704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          282949184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             282949184                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         3669663500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            771250                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4612573000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         1903701131                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 6558850.678010                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  6558850.678010                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg      52.818200                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements               281                       # number of replacements
system.cpu.icache.tags.tagsinuse           880.431804                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1260160282                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1206                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1044909.023217                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   272.162371                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   608.269433                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.265784                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.594013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.859797                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    260271212                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       260271212                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    260271212                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        260271212                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    260271212                       # number of overall hits
system.cpu.icache.overall_hits::total       260271212                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          640                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           640                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          640                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            640                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          640                       # number of overall misses
system.cpu.icache.overall_misses::total           640                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     50064000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50064000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     50064000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50064000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     50064000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50064000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    260271852                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    260271852                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    260271852                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    260271852                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    260271852                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    260271852                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst        78225                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        78225                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst        78225                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        78225                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst        78225                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        78225                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1027                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.055556                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          195                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          195                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          195                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          195                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          195                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          195                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          445                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          445                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          445                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          445                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          445                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          445                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     36514750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36514750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     36514750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36514750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     36514750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36514750                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 82055.617978                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82055.617978                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 82055.617978                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82055.617978                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 82055.617978                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82055.617978                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3         1903701139                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3 14049228.707354                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  14049228.707354                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      52.818200                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           2961513                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           549468851                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2962537                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            185.472401                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1018.431041                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     5.568959                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.994562                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.005438                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    428879811                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       428879811                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    116183091                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      116183091                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       138173                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       138173                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       138393                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       138393                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    545062902                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        545062902                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    545062902                       # number of overall hits
system.cpu.dcache.overall_hits::total       545062902                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      6240016                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6240016                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      5929371                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5929371                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          220                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          220                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     12169387                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12169387                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     12169387                       # number of overall misses
system.cpu.dcache.overall_misses::total      12169387                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  56656843000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  56656843000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 381047204769                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 381047204769                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      3065000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      3065000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 437704047769                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 437704047769                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 437704047769                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 437704047769                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    435119827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    435119827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    122112462                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    122112462                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       138393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       138393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       138393                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       138393                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    557232289                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    557232289                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    557232289                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    557232289                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.014341                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014341                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.048557                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048557                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.001590                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001590                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.021839                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021839                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.021839                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021839                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  9079.598995                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9079.598995                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 64264.355320                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64264.355320                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 13931.818182                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13931.818182                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 35967.633190                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35967.633190                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 35967.633190                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35967.633190                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     25167734                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3223                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            232781                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              39                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   108.117647                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    82.641026                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1459123                       # number of writebacks
system.cpu.dcache.writebacks::total           1459123                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      4196237                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4196237                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      5011751                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5011751                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          106                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      9207988                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      9207988                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      9207988                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      9207988                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2043779                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2043779                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       917620                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       917620                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          114                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          114                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2961399                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2961399                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2961399                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2961399                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  16150356500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16150356500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  60472202969                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  60472202969                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1772500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1772500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  76622559469                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  76622559469                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  76622559469                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  76622559469                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.007515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000824                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000824                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.005314                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005314                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.005314                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005314                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  7902.202978                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  7902.202978                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 65901.138782                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65901.138782                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 15548.245614                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15548.245614                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 25873.770967                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25873.770967                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 25873.770967                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25873.770967                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
