============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Timmy
   Run Date =   Sat Jul 27 21:00:18 2024

   Run on =     DESKTOP-A28VB3Q
============================================================
RUN-1002 : start command "open_project responder.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../responder.v
HDL-1007 : analyze verilog file ../../Sel_module.v
HDL-1007 : analyze verilog file ../../Timer_module.v
HDL-1007 : analyze verilog file ../../Buzzer_module.v
HDL-1007 : analyze verilog file ../../Digitron_NumDisplay.v
HDL-1007 : analyze verilog file ../../key_filter.v
HDL-1007 : analyze verilog file ../../../../1 run_led/run_led/led8_module.v
HDL-1007 : analyze verilog file ../../countdown_module.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/responder_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model responder
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "CLK_dup_1" drives clk pins.
SYN-4024 : Net "Set_Time_dup_1" drives clk pins.
SYN-4024 : Net "U2/CLK1" drives clk pins.
SYN-4024 : Net "U4/W_DigitronCS_Out_n" drives clk pins.
SYN-4024 : Net "U4/SingleNum_b_n4" drives clk pins.
SYN-4024 : Net "U7/TimerH_Set_b2[3]" drives clk pins.
SYN-4024 : Net "U7/temp_time_b[4]" drives clk pins.
SYN-4024 : Net "U7/temp_time_b[1]" drives clk pins.
SYN-4024 : Net "U7/temp_time_b3[3]" drives clk pins.
SYN-4024 : Net "U7/temp_time_b3[0]" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net Set_Time_dup_1 as clock net
SYN-4025 : Tag rtl::Net U2/CLK1 as clock net
SYN-4025 : Tag rtl::Net U4/SingleNum_b_n4 as clock net
SYN-4025 : Tag rtl::Net U4/W_DigitronCS_Out_n as clock net
SYN-4025 : Tag rtl::Net U7/TimerH_Set_b2[3] as clock net
SYN-4025 : Tag rtl::Net U7/temp_time_b3[0] as clock net
SYN-4025 : Tag rtl::Net U7/temp_time_b3[3] as clock net
SYN-4025 : Tag rtl::Net U7/temp_time_b[1] as clock net
SYN-4025 : Tag rtl::Net U7/temp_time_b[4] as clock net
SYN-4026 : Tagged 10 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2/CLK1 to drive 11 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/W_DigitronCS_Out_n to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/SingleNum_b_n4 to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U7/TimerH_Set_b2[3] to drive 2 clock pins.
SYN-4015 : Create BUFG instance for clk Net U7/temp_time_b3[0] to drive 2 clock pins.
SYN-4015 : Create BUFG instance for clk Net U7/temp_time_b3[3] to drive 2 clock pins.
SYN-4015 : Create BUFG instance for clk Net U7/temp_time_b[1] to drive 2 clock pins.
SYN-4015 : Create BUFG instance for clk Net U7/temp_time_b[4] to drive 2 clock pins.
PHY-1001 : Populate physical database on model responder.
RUN-1001 : There are total 541 instances
RUN-0007 : 248 luts, 186 seqs, 36 mslices, 20 lslices, 39 pads, 0 brams, 1 dsps
RUN-1001 : There are total 691 nets
RUN-1001 : 375 nets have 2 pins
RUN-1001 : 259 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     35      
RUN-1001 :   No   |  No   |  Yes  |     89      
RUN-1001 :   No   |  Yes  |  No   |     29      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     33      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    20   |   3   |     30     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 55
PHY-3001 : Initial placement ...
PHY-3001 : design contains 539 instances, 248 luts, 186 seqs, 56 slices, 7 macros(56 instances: 36 mslices 20 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 176221
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 539.
PHY-3001 : End clustering;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 104850, overlap = 0
PHY-3002 : Step(2): len = 75752.7, overlap = 2.25
PHY-3002 : Step(3): len = 53205.4, overlap = 2.25
PHY-3002 : Step(4): len = 43348.1, overlap = 2.25
PHY-3002 : Step(5): len = 36693.6, overlap = 2.25
PHY-3002 : Step(6): len = 33376.1, overlap = 2.25
PHY-3002 : Step(7): len = 32081.2, overlap = 2.25
PHY-3002 : Step(8): len = 29368.4, overlap = 2.25
PHY-3002 : Step(9): len = 26831.1, overlap = 2.25
PHY-3002 : Step(10): len = 26333.8, overlap = 2.25
PHY-3002 : Step(11): len = 23343.5, overlap = 2.25
PHY-3002 : Step(12): len = 21281.8, overlap = 2.25
PHY-3002 : Step(13): len = 21336, overlap = 2.25
PHY-3002 : Step(14): len = 19538.6, overlap = 2.25
PHY-3002 : Step(15): len = 18678.2, overlap = 2.25
PHY-3002 : Step(16): len = 18485, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000264211
PHY-3002 : Step(17): len = 18638.7, overlap = 0
PHY-3002 : Step(18): len = 17555.5, overlap = 0
PHY-3002 : Step(19): len = 17553.4, overlap = 0
PHY-3002 : Step(20): len = 16959, overlap = 0
PHY-3002 : Step(21): len = 16911.1, overlap = 0
PHY-3002 : Step(22): len = 16878, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007988s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(23): len = 17222.1, overlap = 0
PHY-3002 : Step(24): len = 17330.8, overlap = 0
PHY-3002 : Step(25): len = 16844.3, overlap = 0
PHY-3002 : Step(26): len = 17163.9, overlap = 0
PHY-3002 : Step(27): len = 16607.8, overlap = 0
PHY-3002 : Step(28): len = 16721.1, overlap = 0
PHY-3002 : Step(29): len = 15821.6, overlap = 0
PHY-3002 : Step(30): len = 15870.9, overlap = 0
PHY-3002 : Step(31): len = 15269.8, overlap = 0
PHY-3002 : Step(32): len = 14989.6, overlap = 0
PHY-3002 : Step(33): len = 15227.9, overlap = 0
PHY-3002 : Step(34): len = 15185.4, overlap = 0
PHY-3002 : Step(35): len = 15115.1, overlap = 0
PHY-3002 : Step(36): len = 15539.5, overlap = 0
PHY-3002 : Step(37): len = 15701.9, overlap = 0
PHY-3002 : Step(38): len = 14774.3, overlap = 0
PHY-3002 : Step(39): len = 14886.8, overlap = 0
PHY-3002 : Step(40): len = 14848.8, overlap = 0.1875
PHY-3002 : Step(41): len = 14874.8, overlap = 0.3125
PHY-3002 : Step(42): len = 14259.1, overlap = 0
PHY-3002 : Step(43): len = 13892.1, overlap = 0.625
PHY-3002 : Step(44): len = 13712.3, overlap = 0
PHY-3002 : Step(45): len = 12689.4, overlap = 3.84375
PHY-3002 : Step(46): len = 12275.9, overlap = 3.75
PHY-3002 : Step(47): len = 12369, overlap = 3.71875
PHY-3002 : Step(48): len = 11891.2, overlap = 3.96875
PHY-3002 : Step(49): len = 12047.9, overlap = 4.625
PHY-3002 : Step(50): len = 11686.9, overlap = 5.28125
PHY-3002 : Step(51): len = 11964.5, overlap = 4.84375
PHY-3002 : Step(52): len = 12188.7, overlap = 4.4375
PHY-3002 : Step(53): len = 11723.6, overlap = 6.0625
PHY-3002 : Step(54): len = 11923.9, overlap = 6.1875
PHY-3002 : Step(55): len = 11848.1, overlap = 4.90625
PHY-3002 : Step(56): len = 11786.8, overlap = 4.03125
PHY-3002 : Step(57): len = 11823.3, overlap = 1.9375
PHY-3002 : Step(58): len = 11229.1, overlap = 0.5625
PHY-3002 : Step(59): len = 11235.5, overlap = 0.59375
PHY-3002 : Step(60): len = 11277.3, overlap = 0.5625
PHY-3002 : Step(61): len = 11010.4, overlap = 0.75
PHY-3002 : Step(62): len = 11038.9, overlap = 0.84375
PHY-3002 : Step(63): len = 11040, overlap = 0.96875
PHY-3002 : Step(64): len = 10815.3, overlap = 1.125
PHY-3002 : Step(65): len = 10841.2, overlap = 0.8125
PHY-3002 : Step(66): len = 10885.3, overlap = 1.1875
PHY-3002 : Step(67): len = 10656.1, overlap = 1.09375
PHY-3002 : Step(68): len = 10693.8, overlap = 1.34375
PHY-3002 : Step(69): len = 10721.8, overlap = 1.34375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000679657
PHY-3002 : Step(70): len = 10770.1, overlap = 11.8438
PHY-3002 : Step(71): len = 10585.3, overlap = 12.0312
PHY-3002 : Step(72): len = 10585.3, overlap = 12.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00135931
PHY-3002 : Step(73): len = 10659.9, overlap = 12
PHY-3002 : Step(74): len = 10659.9, overlap = 12
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 34.50 peak overflow 2.16
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/691.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 11040, over cnt = 32(0%), over = 119, worst = 20
PHY-1001 : End global iterations;  0.034969s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 16.42, top5 = 6.87, top10 = 3.80, top15 = 2.53.
PHY-1001 : End incremental global routing;  0.089890s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (69.5%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 2403, tnet num: 689, tinst num: 539, tnode num: 3076, tedge num: 3820.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.271086s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (92.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.367946s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (89.2%)

OPT-1001 : Current memory(MB): used = 140, reserve = 111, peak = 140.
OPT-1001 : End physical optimization;  0.375178s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (104.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 248 LUT to BLE ...
SYN-4008 : Packed 248 LUT and 104 SEQ to BLE.
SYN-4003 : Packing 82 remaining SEQ's ...
SYN-4005 : Packed 67 SEQ with LUT/SLICE
SYN-4006 : 83 single LUT's are left
SYN-4006 : 15 single SEQ's are left
SYN-4011 : Packing model "responder" (AL_USER_NORMAL) with 263/370 primitive instances ...
PHY-3001 : End packing;  0.017939s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.1%)

PHY-1001 : Populate physical database on model responder.
RUN-1001 : There are total 270 instances
RUN-1001 : 109 mslices, 110 lslices, 39 pads, 0 brams, 1 dsps
RUN-1001 : There are total 603 nets
RUN-1001 : 294 nets have 2 pins
RUN-1001 : 243 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 268 instances, 219 slices, 7 macros(56 instances: 36 mslices 20 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 11208.6, Over = 19
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.59062e-05
PHY-3002 : Step(75): len = 10938.6, overlap = 18
PHY-3002 : Step(76): len = 10932.3, overlap = 18.25
PHY-3002 : Step(77): len = 10886.9, overlap = 17.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000111812
PHY-3002 : Step(78): len = 10881.7, overlap = 16
PHY-3002 : Step(79): len = 10903.4, overlap = 15.75
PHY-3002 : Step(80): len = 10950.7, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000223625
PHY-3002 : Step(81): len = 10979, overlap = 15.5
PHY-3002 : Step(82): len = 10993.9, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049894s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 17436.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0024381
PHY-3002 : Step(83): len = 15598.9, overlap = 1.75
PHY-3002 : Step(84): len = 14445.1, overlap = 3.5
PHY-3002 : Step(85): len = 13127.3, overlap = 4
PHY-3002 : Step(86): len = 11934.8, overlap = 7
PHY-3002 : Step(87): len = 11852.9, overlap = 7.75
PHY-3002 : Step(88): len = 11724.5, overlap = 7.5
PHY-3002 : Step(89): len = 11509.6, overlap = 8.25
PHY-3002 : Step(90): len = 11442, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0048762
PHY-3002 : Step(91): len = 11411.9, overlap = 7.75
PHY-3002 : Step(92): len = 11273, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00975239
PHY-3002 : Step(93): len = 11264.1, overlap = 8.75
PHY-3002 : Step(94): len = 11232.8, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005489s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 14431.9, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004347s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 17 instances has been re-located, deltaX = 5, deltaY = 18, maxDist = 3.
PHY-3001 : Final: Len = 14973.9, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 24/603.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 16408, over cnt = 42(0%), over = 69, worst = 6
PHY-1002 : len = 16848, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 17048, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 17136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.070942s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (22.0%)

PHY-1001 : Congestion index: top1 = 20.86, top5 = 10.05, top10 = 5.85, top15 = 3.90.
PHY-1001 : End incremental global routing;  0.125389s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (49.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 2147, tnet num: 601, tinst num: 268, tnode num: 2708, tedge num: 3586.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.246290s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (82.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.378847s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (70.1%)

OPT-1001 : Current memory(MB): used = 141, reserve = 112, peak = 141.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000445s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 467/603.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 17136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002611s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (598.5%)

PHY-1001 : Congestion index: top1 = 20.86, top5 = 10.05, top10 = 5.85, top15 = 3.90.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000891s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 20.517241
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.434294s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (72.0%)

RUN-1003 : finish command "place" in  2.477404s wall, 1.421875s user + 0.296875s system = 1.718750s CPU (69.4%)

RUN-1004 : used memory is 132 MB, reserved memory is 104 MB, peak memory is 142 MB
RUN-1002 : start command "export_db responder_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route phy_sim_model on"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |     on     |       off        |   *    
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 270 instances
RUN-1001 : 109 mslices, 110 lslices, 39 pads, 0 brams, 1 dsps
RUN-1001 : There are total 603 nets
RUN-1001 : 294 nets have 2 pins
RUN-1001 : 243 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 2147, tnet num: 601, tinst num: 268, tnode num: 2708, tedge num: 3586.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 109 mslices, 110 lslices, 39 pads, 0 brams, 1 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 601 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 356 clock pins, and constraint 561 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 16320, over cnt = 43(0%), over = 71, worst = 6
PHY-1002 : len = 16784, over cnt = 19(0%), over = 22, worst = 2
PHY-1002 : len = 17048, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 17088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.079710s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 20.91, top5 = 10.04, top10 = 5.81, top15 = 3.88.
PHY-1001 : End global routing;  0.130472s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (24.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 161, reserve = 133, peak = 164.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_b3[0]_syn_2 will be merged with clock U7/temp_time_b3[0]
PHY-1001 : clock net U7/temp_time_b3[3]_syn_2 will be merged with clock U7/temp_time_b3[3]
PHY-1001 : clock net U7/temp_time_b[1]_syn_2 will be merged with clock U7/temp_time_b[1]
PHY-1001 : clock net U7/temp_time_b[4]_syn_2 will be merged with clock U7/temp_time_b[4]
PHY-1001 : clock net U7/TimerH_Set_b2[3]_syn_2 will be merged with clock U7/TimerH_Set_b2[3]
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : Current memory(MB): used = 426, reserve = 401, peak = 426.
PHY-1001 : End build detailed router design. 3.853669s wall, 3.593750s user + 0.062500s system = 3.656250s CPU (94.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 1% nets.
PHY-1022 : len = 19472, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 4.016134s wall, 3.796875s user + 0.000000s system = 3.796875s CPU (94.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 19504, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.341721s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (100.6%)

PHY-1001 : Current memory(MB): used = 458, reserve = 435, peak = 458.
PHY-1001 : End phase 1; 4.368658s wall, 4.156250s user + 0.000000s system = 4.156250s CPU (95.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 83% nets.
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 83% nets.
PHY-1022 : len = 52928, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End Routed; 0.622392s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (87.9%)

PHY-1022 : len = 52928, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 458, reserve = 435, peak = 458.
PHY-1001 : End initial routed; 0.990879s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (72.5%)

PHY-1001 : Current memory(MB): used = 458, reserve = 435, peak = 458.
PHY-1001 : End phase 3; 0.990926s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (72.5%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {2.993ns, 0.000ns, 0}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 52944, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.017579s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 52944, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.017066s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 3 feed throughs used by 3 nets
PHY-1001 : End commit to database; 0.069656s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (89.7%)

PHY-1001 : Current memory(MB): used = 469, reserve = 445, peak = 469.
PHY-1001 : End phase 4; 0.238367s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (85.2%)

PHY-1003 : Routed, final wirelength = 52944
PHY-1001 : Current memory(MB): used = 469, reserve = 445, peak = 469.
PHY-1001 : End export database. 0.005953s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (262.5%)

PHY-1001 : End detail routing;  9.670652s wall, 8.843750s user + 0.109375s system = 8.953125s CPU (92.6%)

RUN-1003 : finish command "route" in  10.150966s wall, 9.203125s user + 0.109375s system = 9.312500s CPU (91.7%)

RUN-1004 : used memory is 427 MB, reserved memory is 402 MB, peak memory is 469 MB
RUN-1002 : start command "report_area -io_info -file responder_phy.area"
RUN-1001 : standard
***Report Model: responder Device: EG4S20BG256***

IO Statistics
#IO                        39
  #input                   13
  #output                  26
  #inout                    0

Utilization Statistics
#lut                      372   out of  19600    1.90%
#reg                      228   out of  19600    1.16%
#le                       387
  #lut only               159   out of    387   41.09%
  #reg only                15   out of    387    3.88%
  #lut&reg                213   out of    387   55.04%
#dsp                        1   out of     29    3.45%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       39   out of    188   20.74%
  #ireg                     4
  #oreg                    14
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       8   out of     16   50.00%

Clock Resource Statistics
Index     ClockNet                 Type               DriverType         Driver                          Fanout
#1        CLK_dup_1                GCLK               io                 CLK_syn_2.di                    115
#2        Set_Time_dup_1           GCLK               io                 Set_Time_syn_2.di               30
#3        U2/CLK1                  GCLK               mslice             U2/TimerL_b1[1]_syn_47.q0       9
#4        U4/W_DigitronCS_Out_n    GCLK               mslice             U4/reg2_syn_29.f1               7
#5        U4/SingleNum_b_n4        GCLK               lslice             U4/sel1_syn_117.f0              2
#6        U7/TimerH_Set_b2[3]      GCLK               lslice             U7/reg2_syn_363.f0              2
#7        U7/temp_time_b3[0]       GCLK               mslice             U7/temp_time_b1[0]_syn_7.fx0    2
#8        U7/temp_time_b3[3]       GCLK               mslice             U7/temp_time_b1[3]_syn_7.f1     2
#9        U7/temp_time_b[1]        GCLK               lslice             U7/temp_time_b1[2]_syn_5.f0     2
#10       U7/temp_time_b[4]        GCLK               mslice             U7/reg2_syn_366.f0              2


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
         CLK             INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      Key_In[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      IREG    
      Key_In[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      IREG    
      Key_In[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      IREG    
      Key_In[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      IREG    
        RSTn             INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      Sel_Time1          INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
      Sel_Time2          INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
      Sel_Time3          INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
      Sel_Time4          INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
      Sel_Time5          INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
      Sel_Time6          INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
      Set_Time           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
     Buzzer_Out         OUTPUT        H11        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[3]     OUTPUT         A3        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[2]     OUTPUT         A5        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[1]     OUTPUT         B6        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[0]     OUTPUT         C9        LVCMOS33           8            NONE       OREG    
   Digitron_Out[7]      OUTPUT         C8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[6]      OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[5]      OUTPUT         B5        LVCMOS33           8            NONE       NONE    
   Digitron_Out[4]      OUTPUT         A7        LVCMOS33           8            NONE       NONE    
   Digitron_Out[3]      OUTPUT         E8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[2]      OUTPUT         B8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[1]      OUTPUT         A6        LVCMOS33           8            NONE       NONE    
   Digitron_Out[0]      OUTPUT         A4        LVCMOS33           8            NONE       NONE    
     Key_Row[3]         OUTPUT        E10        LVCMOS33           8            NONE       NONE    
     Key_Row[2]         OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Key_Row[1]         OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Key_Row[0]         OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     LED_Out[3]         OUTPUT         C2        LVCMOS33           8            NONE       OREG    
     LED_Out[2]         OUTPUT         C1        LVCMOS33           8            NONE       OREG    
     LED_Out[1]         OUTPUT         E4        LVCMOS33           8            NONE       OREG    
     LED_Out[0]         OUTPUT         D3        LVCMOS33           8            NONE       OREG    
  LED_OverTime_Out      OUTPUT        F16        LVCMOS33           8            NONE       OREG    
     LED_Run[3]         OUTPUT        C15        LVCMOS33           8            NONE       OREG    
     LED_Run[2]         OUTPUT        B16        LVCMOS33           8            NONE       OREG    
     LED_Run[1]         OUTPUT        B15        LVCMOS33           8            NONE       OREG    
     LED_Run[0]         OUTPUT        B14        LVCMOS33           8            NONE       OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------+
|Instance |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------+
|top      |responder           |387    |316     |56      |246     |0       |1       |
|  U1     |Sel_module          |58     |50      |7       |35      |0       |0       |
|  U2     |Timer_module        |79     |68      |11      |46      |0       |0       |
|  U3     |Buzzer_module       |39     |21      |6       |27      |0       |0       |
|  U4     |Digitron_NumDisplay |57     |48      |9       |28      |0       |0       |
|  U5     |key_filter          |33     |20      |11      |23      |0       |0       |
|  U6     |led8_module         |46     |34      |12      |27      |0       |0       |
|  U7     |countdown_module    |75     |75      |0       |42      |0       |1       |
+-----------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       255   
    #2         2       180   
    #3         3        33   
    #4         4        15   
    #5        5-10      51   
    #6       11-50      8    
    #7       51-100     1    
  Average     2.40           

RUN-1002 : start command "write_verilog simulation/responder_phy_sim.v"
HDL-1201 : write out verilog file simulation/responder_phy_sim.v
RUN-1002 : start command "export_db responder_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 2147, tnet num: 601, tinst num: 268, tnode num: 2708, tedge num: 3586.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file responder_phy.timing -sdf simulation/responder.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 601 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 356 clock pins, and constraint 561 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 10 (10 unconstrainted).
TMR-5009 WARNING: No clock constraint on 10 clock net(s): 
		CLK_dup_1
		Set_Time_dup_1
		U2/CLK1_syn_4
		U4/SingleNum_b_n4_syn_10
		U4/W_DigitronCS_Out_n_syn_4
		U7/TimerH_Set_b2[3]_syn_2
		U7/temp_time_b3[0]_syn_2
		U7/temp_time_b3[3]_syn_2
		U7/temp_time_b[1]_syn_2
		U7/temp_time_b[4]_syn_2
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in responder_phy.timing, timing summary in responder_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf responder.sdf simulation/responder_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/responder_phy_sim_sta.v
RUN-1002 : start command "export_bid responder_inst.bid"
RUN-1002 : start command "bitgen -bit responder.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 149 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 417
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 603, pip num: 4572
BIT-1002 : Init feedthrough completely, num: 3
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 716 valid insts, and 13743 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file responder.bit.
RUN-1003 : finish command "bitgen -bit responder.bit -unused_io_status pulldown" in  2.273146s wall, 4.546875s user + 0.015625s system = 4.562500s CPU (200.7%)

RUN-1004 : used memory is 440 MB, reserved memory is 417 MB, peak memory is 587 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240727_210018.log"
