	component audio_nios is
		port (
			tri_state_bridge_flash_bridge_0_out_address_to_the_cfi_flash    : out   std_logic_vector(22 downto 0);                    -- address_to_the_cfi_flash
			tri_state_bridge_flash_bridge_0_out_tri_state_bridge_flash_data : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- tri_state_bridge_flash_data
			tri_state_bridge_flash_bridge_0_out_write_n_to_the_cfi_flash    : out   std_logic_vector(0 downto 0);                     -- write_n_to_the_cfi_flash
			tri_state_bridge_flash_bridge_0_out_select_n_to_the_cfi_flash   : out   std_logic_vector(0 downto 0);                     -- select_n_to_the_cfi_flash
			tri_state_bridge_flash_bridge_0_out_read_n_to_the_cfi_flash     : out   std_logic_vector(0 downto 0);                     -- read_n_to_the_cfi_flash
			c0_out_clk_clk                                                  : out   std_logic;                                        -- clk
			c0_001_out_clk_clk                                              : out   std_logic;                                        -- clk
			c2_out_clk_clk                                                  : out   std_logic;                                        -- clk
			sram_conduit_end_DQ                                             : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DQ
			sram_conduit_end_ADDR                                           : out   std_logic_vector(19 downto 0);                    -- ADDR
			sram_conduit_end_UB_n                                           : out   std_logic;                                        -- UB_n
			sram_conduit_end_LB_n                                           : out   std_logic;                                        -- LB_n
			sram_conduit_end_WE_n                                           : out   std_logic;                                        -- WE_n
			sram_conduit_end_CE_n                                           : out   std_logic;                                        -- CE_n
			sram_conduit_end_OE_n                                           : out   std_logic;                                        -- OE_n
			key_external_connection_export                                  : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			lcd_external_RS                                                 : out   std_logic;                                        -- RS
			lcd_external_RW                                                 : out   std_logic;                                        -- RW
			lcd_external_data                                               : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- data
			lcd_external_E                                                  : out   std_logic;                                        -- E
			sd_clk_external_connection_export                               : out   std_logic;                                        -- export
			sd_cmd_external_connection_export                               : inout std_logic                     := 'X';             -- export
			sd_dat_external_connection_export                               : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			sd_wp_n_external_connection_export                              : in    std_logic                     := 'X';             -- export
			epp_i2c_scl_external_connection_export                          : out   std_logic;                                        -- export
			epp_i2c_sda_external_connection_export                          : inout std_logic                     := 'X';             -- export
			seg7_conduit_end_export                                         : out   std_logic_vector(63 downto 0);                    -- export
			pio_0_external_connection_export                                : out   std_logic_vector(25 downto 0);                    -- export
			sw_external_connection_export                                   : in    std_logic_vector(17 downto 0) := (others => 'X'); -- export
			i2c_scl_external_connection_export                              : out   std_logic;                                        -- export
			i2c_sda_external_connection_export                              : inout std_logic                     := 'X';             -- export
			audio_conduit_end_XCK                                           : out   std_logic;                                        -- XCK
			audio_conduit_end_ADCDAT                                        : in    std_logic                     := 'X';             -- ADCDAT
			audio_conduit_end_ADCLRC                                        : in    std_logic                     := 'X';             -- ADCLRC
			audio_conduit_end_DACDAT                                        : out   std_logic;                                        -- DACDAT
			audio_conduit_end_DACLRC                                        : in    std_logic                     := 'X';             -- DACLRC
			audio_conduit_end_BCLK                                          : in    std_logic                     := 'X';             -- BCLK
			altpll_audio_areset_conduit_export                              : in    std_logic                     := 'X';             -- export
			altpll_audio_locked_conduit_export                              : out   std_logic;                                        -- export
			altpll_audio_phasedone_conduit_export                           : out   std_logic;                                        -- export
			clk_clk                                                         : in    std_logic                     := 'X';             -- clk
			reset_reset_n                                                   : in    std_logic                     := 'X';             -- reset_n
			sdram_wire_addr                                                 : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba                                                   : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n                                                : out   std_logic;                                        -- cas_n
			sdram_wire_cke                                                  : out   std_logic;                                        -- cke
			sdram_wire_cs_n                                                 : out   std_logic;                                        -- cs_n
			sdram_wire_dq                                                   : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm                                                  : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_wire_ras_n                                                : out   std_logic;                                        -- ras_n
			sdram_wire_we_n                                                 : out   std_logic;                                        -- we_n
			altpll_c3_clk                                                   : out   std_logic;                                        -- clk
			altpll_areset_conduit_export                                    : in    std_logic                     := 'X';             -- export
			altpll_locked_conduit_export                                    : out   std_logic;                                        -- export
			altpll_phasedone_conduit_export                                 : out   std_logic;                                        -- export
			altpll_c1_clk                                                   : out   std_logic                                         -- clk
		);
	end component audio_nios;

