{
    "DESIGN_NAME": "{{design_name}}",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10,

    "FP_CORE_UTIL": 50,
    "PL_TARGET_DENSITY": 0.55,

    "FP_PDN_VOFFSET": 7,
    "FP_PDN_HOFFSET": 7,
    "FP_PDN_SKIPTRIM": true,

    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",

    "SYNTH_STRATEGY": "AREA 0",
    "SYNTH_BUFFERING": 1,
    "SYNTH_SIZING": 1,
    "SYNTH_READ_BLACKBOX_LIB": 1,

    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 1,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": 1,
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 1,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": 1,

    "ROUTING_CORES": 4,

    "RUN_KLAYOUT_XOR": false,
    "RUN_KLAYOUT_DRC": false,

    "pdk::sky130*": {
        "MAX_FANOUT_CONSTRAINT": 6,
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_lp": {
            "CLOCK_PERIOD": 15
        }
    }
}
