# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Scope_Lab9.srcs/sources_1/imports/VHDL-hjælpekode/ADC_interface.vhd" \

# Do not sort compile order
nosort
