`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date: 2018/03/13 14:32:53
// Design Name:
// Module Name: ctlr_cpu
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
//////////////////////////////////////////////////////////////////////////////////

`define WORD 32  // 1word
`define WORD_ADDR_W 30  // address width 1word

`define WORD_MSB `WORD-1
`define WORD_ADDR_MSB `WORD_ADDR_W-1
/********** ã‚¢ãƒ‰ãƒ¬ã‚¹ãƒãƒƒ?½?½?**********/
`define CREG_ADDR_STATUS	 5'h0  // ã‚¹?½?½??ã‚¿ã‚¹
`define CREG_ADDR_PRE_STATUS 5'h1  // å‰ï¿½?ã‚¹?½?½??ã‚¿ã‚¹
`define CREG_ADDR_PC		 5'h2  // ãƒ—ãƒ­ã‚°ãƒ©?½?½??½?½ã‚¦ãƒ³ã‚¿
`define CREG_ADDR_EPC		 5'h3  // ä¾‹å¤–ï¿½?ãƒ­ã‚°ãƒ©?½?½??½?½ã‚¦ãƒ³ã‚¿
`define CREG_ADDR_EXP_VECTOR 5'h4  // ä¾‹å¤–ï¿½?ã‚¯ã‚¿
`define CREG_ADDR_CAUSE		 5'h5  // ä¾‹å¤–åŸ?½?½??½?½ã‚¸ã‚¹ã‚¿
`define CREG_ADDR_INT_MASK	 5'h6  // å‰²ã‚Šè¾¼ã¿ãƒã‚¹ã‚¯
`define CREG_ADDR_IRQ		 5'h7  // å‰²ã‚Šè¾¼ã¿è¦?¿½?½?// èª­ã¿å‡ºã—å°‚ç”¨é ˜åŸŸ
`define CREG_ADDR_ROM_SIZE	 5'h1d // ROMã‚µã‚¤ã‚º
`define CREG_ADDR_SPM_SIZE	 5'h1e // SPMã‚µã‚¤ã‚º
`define CREG_ADDR_CPU_INFO	 5'h1f // CPU?½?½??
/********** ãƒ“ãƒƒãƒˆï¿½??½?½?? **********/
`define CregExeModeLoc		 0	   // å®Ÿè¡Œãƒ¢ãƒ¼ãƒ‰ï¿½?ä½ç½®
`define CregIntEnableLoc	 1	   // å‰²ã‚Šè¾¼ã¿æœ‰åŠ¹ã®ä½ç½®
`define CregExpCodeLoc		 2:0   // ä¾‹å¤–ã‚³ãƒ¼ãƒ‰ï¿½?ä½ç½®
`define CregDlyFlagLoc		 3	   // ?½?½??½?½ãƒ¬ã‚¤ã‚¹ãƒ­?½?½??½?½ãƒ•ãƒ©ã‚°ã®ä½ç½®

module ctrl_cpu(
    input clk,
    input rst,
    input[4:0] creg_rd_addr,
    output reg [`WORD_MSB:0]creg_rd_data,
    output reg exe_mode,
    input [7:0]irq,
    output reg int_detect,

    input [`WORD_ADDR_MSB:0]id_pc,

    input [`WORD_ADDR_MSB:0]mem_pc,
    input mem_en,
    input mem_br_flag,
    input [1:0]mem_ctrl_op,
    input [4:0]mem_dst_addr,
    input mem_gpr_we_,
    input [2:0]mem_exp_code,
    output reg [`WORD_MSB:0]mem_out,

    input if_busy,
    input ld_hazard,
    input mem_busy,

    output if_stall,
    output id_stall,
    output ex_stall,
    output mem_stall,
    output if_flush,
    output id_flush,
    output ex_flush,
    output mem_flush,

    output reg[`WORD_ADDR_MSB:0]new_pc
    );
    reg int_en,pre_exe_mode,pre_int_en,dly_flag,br_flag;
    reg [`WORD_ADDR_MSB:0]epc,exp_vector,pre_pc;
    reg[2:0]exp_code;
    reg[7:0]mask;
    wire aa=exp_code[3];


    wire stall=if_busy|mem_busy;
    assign if_stall=stall|ld_hazard;
    assign id_stall=stall;
    assign ex_stall=stall;
    assign mem_stall=stall;

    reg flush;
    assign if_flush=stall;
    assign id_flush=stall|ld_hazard;
    assign ex_flush=stall;
    assign mem_flush=stall;

    //pipeline flush cntl
    always @ ( * ) begin
      new_pc=0;
      flush=0;
      if(mem_en)begin
        if(mem_exp_code!=0)begin//exception op
          new_pc=exp_vector;
          flush=1;
        end
        else if(mem_ctrl_op==2)begin//recovery from exception
          new_pc=epc;
          flush=1;
        end
        else if(mem_exp_code==1)begin//write to ctrl_reg
          new_pc=mem_pc;
          flush=1;
        end
      end
    end

    //detect interrupt
    always @ ( * ) begin
      if(int_en && (|(~mask & irq)) )int_detect=1;
      else int_detect=0;
    end

    //read ctrl_reg
    always @ ( * ) begin
      case(creg_rd_addr)

      `CREG_ADDR_STATUS	    :creg_rd_data={{30'b0},int_en,exe_mode};// ç¾åœ¨ã®ã‚¹?½?½??ã‚¿ã‚¹
      `CREG_ADDR_PRE_STATUS :creg_rd_data={{{30'b0},pre_int_en,pre_exe_mode}}; // å‰ï¿½?ã‚¹?½?½??ã‚¿ã‚¹
      `CREG_ADDR_PC		      :creg_rd_data={id_pc,{2'b0}};// ãƒ—ãƒ­ã‚°ãƒ©?½?½??½?½ã‚¦ãƒ³ã‚¿
      `CREG_ADDR_EPC		    :creg_rd_data={epc,1'b0,1'b0};// ä¾‹å¤–ï¿½?ãƒ­ã‚°ãƒ©?½?½??½?½ã‚¦ãƒ³ã‚¿
      `CREG_ADDR_EXP_VECTOR :creg_rd_data={{exp_vector,1'b0,1'b0}}; // ä¾‹å¤–ï¿½?ã‚¯ã‚¿
      `CREG_ADDR_CAUSE		  :creg_rd_data={{28'b0},dly_flag,exp_code};// ä¾‹å¤–åŸ?½?½??½?½ã‚¸ã‚¹ã‚¿
      `CREG_ADDR_INT_MASK	  :creg_rd_data={{24'b0},mask};// å‰²ã‚Šè¾¼ã¿ãƒã‚¹ã‚¯
      `CREG_ADDR_IRQ		    :creg_rd_data={{24'b0},irq};// å‰²ã‚Šè¾¼ã¿è¦?¿½?½?
      `CREG_ADDR_ROM_SIZE	  :creg_rd_data=$unsigned(8192);// ROMã‚µã‚¤ã‚º
      `CREG_ADDR_SPM_SIZE	  :creg_rd_data=$unsigned(8192*2);// SPMã‚µã‚¤ã‚º
      `CREG_ADDR_CPU_INFO	  :creg_rd_data=$unsigned(114514);// CPU?½?½??
      endcase
    end

    always @ (posedge clk or negedge rst) begin
      if(~rst)begin
        exe_mode<=0;//CPU_KERNEL_MODE
        int_en<=0;
        pre_exe_mode<=0;//CPU_KERNEL_MODE
        pre_int_en<=0;
        exp_code<=0;
        mask<=8'b1;
        dly_flag<=0;
        epc<=0;
        exp_vector<=0;
        pre_pc<=0;
        br_flag<=0;
      end
      else begin
        if(mem_en && ~stall)begin//update cpu status
          pre_pc<=mem_pc;
          br_flag<=mem_br_flag;
          if(mem_exp_code!=0)begin //exception
            exe_mode<=0;
            int_en<=0;
            pre_exe_mode<=exe_mode;
            pre_int_en<=int_en;
            exp_code<=mem_exp_code;
            dly_flag<=br_flag;
            epc<=pre_int_en;
          end
          else if(mem_ctrl_op==2)begin//recovery from exception
            exe_mode<=pre_exe_mode;
            int_en<=pre_int_en;
          end
          else if(mem_ctrl_op==1)begin //write cntl reg
            case(mem_dst_addr)
            `CREG_ADDR_STATUS	    :begin
              exe_mode=mem_out[0];// ç¾åœ¨ã®ã‚¹?½?½??ã‚¿ã‚¹
              int_en=mem_out[1];
            end
            `CREG_ADDR_PRE_STATUS :begin
              pre_exe_mode=mem_out[0];// å‰ï¿½?ã‚¹?½?½??ã‚¿ã‚¹
              pre_int_en=mem_out[1];
            end
            `CREG_ADDR_EPC		    :begin
              epc=mem_out[31:2];// ä¾‹å¤–ï¿½?ãƒ­ã‚°ãƒ©?½?½??½?½ã‚¦ãƒ³ã‚¿
            end
            `CREG_ADDR_EXP_VECTOR :begin
              exp_vector=mem_out[31:2];// ä¾‹å¤–ï¿½?ã‚¯ã‚¿
            end
            `CREG_ADDR_CAUSE		  :begin
              dly_flag=mem_out[3];// ä¾‹å¤–åŸ?½?½??½?½ã‚¸ã‚¹ã‚¿
              exp_code=mem_out[2:0];// ä¾‹å¤–åŸ?½?½??½?½ã‚¸ã‚¹ã‚¿
            end
            `CREG_ADDR_INT_MASK	  :begin
              mask=mem_out[7:0];// å‰²ã‚Šè¾¼ã¿ãƒã‚¹ã‚¯
            end
            endcase
          end
        end
      end
    end

endmodule
