
MasterNode_Rev2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000952c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040952c  0040952c  0001952c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009f0  20400000  00409534  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00004b5c  204009f0  00409f28  000209f0  2**3
                  ALLOC
  4 .stack        00002004  2040554c  0040ea84  000209f0  2**0
                  ALLOC
  5 .heap         00000200  20407550  00410a88  000209f0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209f0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a1e  2**0
                  CONTENTS, READONLY
  8 .debug_info   00024f21  00000000  00000000  00020a77  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00004666  00000000  00000000  00045998  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000090c8  00000000  00000000  00049ffe  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000d28  00000000  00000000  000530c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000e88  00000000  00000000  00053dee  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000e433  00000000  00000000  00054c76  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00011540  00000000  00000000  000630a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000a4b68  00000000  00000000  000745e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003254  00000000  00000000  00119154  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	50 75 40 20 6d 20 40 00 69 20 40 00 69 20 40 00     Pu@ m @.i @.i @.
  400010:	69 20 40 00 69 20 40 00 69 20 40 00 00 00 00 00     i @.i @.i @.....
	...
  40002c:	69 20 40 00 69 20 40 00 00 00 00 00 69 20 40 00     i @.i @.....i @.
  40003c:	69 20 40 00 69 20 40 00 69 20 40 00 69 20 40 00     i @.i @.i @.i @.
  40004c:	69 20 40 00 69 20 40 00 69 20 40 00 69 20 40 00     i @.i @.i @.i @.
  40005c:	69 20 40 00 69 20 40 00 00 00 00 00 c5 1e 40 00     i @.i @.......@.
  40006c:	d9 1e 40 00 ed 1e 40 00 69 20 40 00 69 20 40 00     ..@...@.i @.i @.
  40007c:	69 20 40 00 01 1f 40 00 15 1f 40 00 69 20 40 00     i @...@...@.i @.
  40008c:	69 20 40 00 69 20 40 00 69 20 40 00 69 20 40 00     i @.i @.i @.i @.
  40009c:	69 20 40 00 69 20 40 00 69 20 40 00 69 20 40 00     i @.i @.i @.i @.
  4000ac:	69 20 40 00 69 20 40 00 69 20 40 00 69 20 40 00     i @.i @.i @.i @.
  4000bc:	69 20 40 00 69 20 40 00 69 20 40 00 69 20 40 00     i @.i @.i @.i @.
  4000cc:	69 20 40 00 69 20 40 00 69 20 40 00 69 20 40 00     i @.i @.i @.i @.
  4000dc:	4d 0b 40 00 69 20 40 00 69 20 40 00 69 20 40 00     M.@.i @.i @.i @.
  4000ec:	69 20 40 00 69 20 40 00 69 20 40 00 69 20 40 00     i @.i @.i @.i @.
  4000fc:	69 20 40 00 69 20 40 00 69 20 40 00 69 20 40 00     i @.i @.i @.i @.
  40010c:	69 20 40 00 69 20 40 00 00 00 00 00 00 00 00 00     i @.i @.........
  40011c:	00 00 00 00 69 20 40 00 69 20 40 00 69 20 40 00     ....i @.i @.i @.
  40012c:	69 20 40 00 69 20 40 00 69 20 40 00 69 20 40 00     i @.i @.i @.i @.
  40013c:	69 20 40 00 69 20 40 00 69 20 40 00 69 20 40 00     i @.i @.i @.i @.
  40014c:	69 20 40 00 69 20 40 00 69 20 40 00 69 20 40 00     i @.i @.i @.i @.
  40015c:	69 20 40 00 69 20 40 00 69 20 40 00                 i @.i @.i @.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	204009f0 	.word	0x204009f0
  400184:	00000000 	.word	0x00000000
  400188:	00409534 	.word	0x00409534

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00409534 	.word	0x00409534
  4001c8:	204009f4 	.word	0x204009f4
  4001cc:	00409534 	.word	0x00409534
  4001d0:	00000000 	.word	0x00000000

004001d4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4001d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  4001d8:	b980      	cbnz	r0, 4001fc <_read+0x28>
  4001da:	460c      	mov	r4, r1
  4001dc:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  4001de:	2a00      	cmp	r2, #0
  4001e0:	dd0f      	ble.n	400202 <_read+0x2e>
  4001e2:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4001e4:	4e08      	ldr	r6, [pc, #32]	; (400208 <_read+0x34>)
  4001e6:	4d09      	ldr	r5, [pc, #36]	; (40020c <_read+0x38>)
  4001e8:	6830      	ldr	r0, [r6, #0]
  4001ea:	4621      	mov	r1, r4
  4001ec:	682b      	ldr	r3, [r5, #0]
  4001ee:	4798      	blx	r3
		ptr++;
  4001f0:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  4001f2:	42bc      	cmp	r4, r7
  4001f4:	d1f8      	bne.n	4001e8 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  4001f6:	4640      	mov	r0, r8
  4001f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4001fc:	f04f 38ff 	mov.w	r8, #4294967295
  400200:	e7f9      	b.n	4001f6 <_read+0x22>
	for (; len > 0; --len) {
  400202:	4680      	mov	r8, r0
  400204:	e7f7      	b.n	4001f6 <_read+0x22>
  400206:	bf00      	nop
  400208:	20405338 	.word	0x20405338
  40020c:	20404320 	.word	0x20404320

00400210 <circ_inc>:
#endif

/** Increment head or tail */
static void circ_inc(uint16_t *headortail, uint32_t size)
{
        (*headortail)++;
  400210:	8803      	ldrh	r3, [r0, #0]
  400212:	3301      	adds	r3, #1
  400214:	b29b      	uxth	r3, r3
        if((*headortail) >= size) {
            (*headortail) = 0;
  400216:	428b      	cmp	r3, r1
  400218:	bf28      	it	cs
  40021a:	2300      	movcs	r3, #0
  40021c:	8003      	strh	r3, [r0, #0]
  40021e:	4770      	bx	lr

00400220 <gmac_reset_tx_mem>:
 *
 * \param p_dev Pointer to GMAC driver instance.
 *
 */
static void gmac_reset_tx_mem(gmac_device_t* p_dev, gmac_quelist_t queue_idx)
{
  400220:	b5f0      	push	{r4, r5, r6, r7, lr}
	Gmac *p_hw = p_dev->p_hw;
  400222:	f8d0 e000 	ldr.w	lr, [r0]
	uint8_t *p_tx_buff = p_dev->gmac_queue_list[queue_idx].p_tx_buffer;
  400226:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  40022a:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
  40022e:	685a      	ldr	r2, [r3, #4]
	gmac_tx_descriptor_t *p_td = p_dev->gmac_queue_list[queue_idx].p_tx_dscr;
  400230:	691e      	ldr	r6, [r3, #16]
static inline void gmac_enable_transmit(Gmac* p_gmac, uint8_t uc_enable)
{
	if (uc_enable) {
		p_gmac->GMAC_NCR |= GMAC_NCR_TXEN;
	} else {
		p_gmac->GMAC_NCR &= ~GMAC_NCR_TXEN;
  400232:	f8de 4000 	ldr.w	r4, [lr]
  400236:	f024 0408 	bic.w	r4, r4, #8
  40023a:	f8ce 4000 	str.w	r4, [lr]

	/* Disable TX */
	gmac_enable_transmit(p_hw, 0);

	/* Set up the TX descriptors */
	CIRC_CLEAR(p_dev->gmac_queue_list[queue_idx].us_tx_head, p_dev->gmac_queue_list[queue_idx].us_tx_tail);
  40023e:	2400      	movs	r4, #0
  400240:	851c      	strh	r4, [r3, #40]	; 0x28
  400242:	84dc      	strh	r4, [r3, #38]	; 0x26
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_tx_list_size; ul_index++) {
  400244:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
  400246:	b1fb      	cbz	r3, 400288 <gmac_reset_tx_mem+0x68>
  400248:	4634      	mov	r4, r6
  40024a:	2300      	movs	r3, #0
		ul_address = (uint32_t) (&(p_tx_buff[ul_index * GMAC_TX_UNITSIZE]));
		p_td[ul_index].addr = ul_address;
		p_td[ul_index].status.val = GMAC_TXD_USED;
  40024c:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_tx_list_size; ul_index++) {
  400250:	eb01 0581 	add.w	r5, r1, r1, lsl #2
  400254:	eb00 00c5 	add.w	r0, r0, r5, lsl #3
		p_td[ul_index].addr = ul_address;
  400258:	f846 2033 	str.w	r2, [r6, r3, lsl #3]
		p_td[ul_index].status.val = GMAC_TXD_USED;
  40025c:	6067      	str	r7, [r4, #4]
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_tx_list_size; ul_index++) {
  40025e:	3301      	adds	r3, #1
  400260:	8c85      	ldrh	r5, [r0, #36]	; 0x24
  400262:	f202 52ee 	addw	r2, r2, #1518	; 0x5ee
  400266:	3408      	adds	r4, #8
  400268:	429d      	cmp	r5, r3
  40026a:	d8f5      	bhi.n	400258 <gmac_reset_tx_mem+0x38>
	}
	p_td[p_dev->gmac_queue_list[queue_idx].us_tx_list_size - 1].status.val =
  40026c:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
  400270:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
  400274:	f845 3c04 	str.w	r3, [r5, #-4]
			GMAC_TXD_USED | GMAC_TXD_WRAP;

	/* Set transmit buffer queue */
	if(queue_idx == GMAC_QUE_0) {
  400278:	b141      	cbz	r1, 40028c <gmac_reset_tx_mem+0x6c>
 * \param p_gmac   Pointer to the GMAC instance.
 * \param queue_idx   Index of queue, start from 1
 */
static inline void gmac_set_tx_priority_queue(Gmac* p_gmac, uint32_t ul_addr, gmac_quelist_t queue_idx)
{
    p_gmac->GMAC_TBQBAPQ[queue_idx - 1] = GMAC_TBQB_ADDR_Msk & ul_addr;
  40027a:	f026 0603 	bic.w	r6, r6, #3
  40027e:	f201 110f 	addw	r1, r1, #271	; 0x10f
  400282:	f84e 6021 	str.w	r6, [lr, r1, lsl #2]
  400286:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_tx_list_size; ul_index++) {
  400288:	2500      	movs	r5, #0
  40028a:	e7ef      	b.n	40026c <gmac_reset_tx_mem+0x4c>
	p_gmac->GMAC_TBQB = GMAC_TBQB_ADDR_Msk & ul_addr;
  40028c:	f026 0603 	bic.w	r6, r6, #3
  400290:	f8ce 601c 	str.w	r6, [lr, #28]
  400294:	bdf0      	pop	{r4, r5, r6, r7, pc}

00400296 <gmac_reset_rx_mem>:
 * \brief Disable receiver, reset registers and descriptor list.
 *
 * \param p_dev Pointer to GMAC Driver instance.
 */
static void gmac_reset_rx_mem(gmac_device_t* p_dev, gmac_quelist_t queue_idx)
{
  400296:	b5f0      	push	{r4, r5, r6, r7, lr}
	Gmac *p_hw = p_dev->p_hw;
  400298:	f8d0 e000 	ldr.w	lr, [r0]
	uint8_t *p_rx_buff = p_dev->gmac_queue_list[queue_idx].p_rx_buffer;
  40029c:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  4002a0:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
  4002a4:	689a      	ldr	r2, [r3, #8]
	gmac_rx_descriptor_t *pRd = p_dev->gmac_queue_list[queue_idx].p_rx_dscr;
  4002a6:	68de      	ldr	r6, [r3, #12]
		p_gmac->GMAC_NCR &= ~GMAC_NCR_RXEN;
  4002a8:	f8de 4000 	ldr.w	r4, [lr]
  4002ac:	f024 0404 	bic.w	r4, r4, #4
  4002b0:	f8ce 4000 	str.w	r4, [lr]

	/* Disable RX */
	gmac_enable_receive(p_hw, 0);

	/* Set up the RX descriptors */
	p_dev->gmac_queue_list[queue_idx].us_rx_idx = 0;
  4002b4:	2400      	movs	r4, #0
  4002b6:	845c      	strh	r4, [r3, #34]	; 0x22
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_rx_list_size; ul_index++) {
  4002b8:	8c1b      	ldrh	r3, [r3, #32]
  4002ba:	b313      	cbz	r3, 400302 <gmac_reset_rx_mem+0x6c>
  4002bc:	4634      	mov	r4, r6
  4002be:	2300      	movs	r3, #0
		ul_address = (uint32_t) (&(p_rx_buff[ul_index * GMAC_RX_UNITSIZE]));
		pRd[ul_index].addr.val = ul_address & GMAC_RXD_ADDR_MASK;
		pRd[ul_index].status.val = 0;
  4002c0:	461f      	mov	r7, r3
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_rx_list_size; ul_index++) {
  4002c2:	eb01 0581 	add.w	r5, r1, r1, lsl #2
  4002c6:	eb00 00c5 	add.w	r0, r0, r5, lsl #3
		pRd[ul_index].addr.val = ul_address & GMAC_RXD_ADDR_MASK;
  4002ca:	f022 0503 	bic.w	r5, r2, #3
  4002ce:	f846 5033 	str.w	r5, [r6, r3, lsl #3]
		pRd[ul_index].status.val = 0;
  4002d2:	6067      	str	r7, [r4, #4]
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_rx_list_size; ul_index++) {
  4002d4:	3301      	adds	r3, #1
  4002d6:	8c05      	ldrh	r5, [r0, #32]
  4002d8:	3280      	adds	r2, #128	; 0x80
  4002da:	3408      	adds	r4, #8
  4002dc:	429d      	cmp	r5, r3
  4002de:	d8f4      	bhi.n	4002ca <gmac_reset_rx_mem+0x34>
	}
	pRd[p_dev->gmac_queue_list[queue_idx].us_rx_list_size - 1].addr.val |= GMAC_RXD_WRAP;
  4002e0:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
  4002e4:	442b      	add	r3, r5
  4002e6:	f856 2033 	ldr.w	r2, [r6, r3, lsl #3]
  4002ea:	f042 0202 	orr.w	r2, r2, #2
  4002ee:	f846 2033 	str.w	r2, [r6, r3, lsl #3]

	/* Set receive buffer queue */
	if(queue_idx == GMAC_QUE_0) {
  4002f2:	b141      	cbz	r1, 400306 <gmac_reset_rx_mem+0x70>
 * \param p_gmac   Pointer to the GMAC instance.
 * \param queue_idx   Index of queue, start from 1
 */
static inline void gmac_set_rx_priority_queue(Gmac* p_gmac, uint32_t ul_addr, gmac_quelist_t queue_idx)
{
    p_gmac->GMAC_RBQBAPQ[queue_idx - 1] = GMAC_RBQB_ADDR_Msk & ul_addr;
  4002f4:	f026 0603 	bic.w	r6, r6, #3
  4002f8:	f201 111f 	addw	r1, r1, #287	; 0x11f
  4002fc:	f84e 6021 	str.w	r6, [lr, r1, lsl #2]
  400300:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (ul_index = 0; ul_index < p_dev->gmac_queue_list[queue_idx].us_rx_list_size; ul_index++) {
  400302:	2500      	movs	r5, #0
  400304:	e7ec      	b.n	4002e0 <gmac_reset_rx_mem+0x4a>
	p_gmac->GMAC_RBQB = GMAC_RBQB_ADDR_Msk & ul_addr;
  400306:	f026 0603 	bic.w	r6, r6, #3
  40030a:	f8ce 6018 	str.w	r6, [lr, #24]
  40030e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00400310 <gmac_dev_init>:
 * \param p_gmac_dev Pointer to the GMAC device instance.
 * \param p_opt GMAC configure options.
 */
void gmac_dev_init(Gmac* p_gmac, gmac_device_t* p_gmac_dev,
		gmac_options_t* p_opt)
{
  400310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400312:	4604      	mov	r4, r0
  400314:	460e      	mov	r6, r1
  400316:	4615      	mov	r5, r2
	p_gmac->GMAC_NCR = ul_ncr;
  400318:	2300      	movs	r3, #0
  40031a:	6003      	str	r3, [r0, #0]
	p_gmac->GMAC_IDR = ul_source;
  40031c:	f04f 33ff 	mov.w	r3, #4294967295
  400320:	62c3      	str	r3, [r0, #44]	; 0x2c
	p_gmac->GMAC_NCR |= GMAC_NCR_CLRSTAT;
  400322:	6803      	ldr	r3, [r0, #0]
  400324:	f043 0320 	orr.w	r3, r3, #32
  400328:	6003      	str	r3, [r0, #0]
	p_gmac->GMAC_RSR = ul_status;
  40032a:	230f      	movs	r3, #15
  40032c:	6203      	str	r3, [r0, #32]
	p_gmac->GMAC_TSR = ul_status;
  40032e:	f240 133f 	movw	r3, #319	; 0x13f
  400332:	6143      	str	r3, [r0, #20]
	return p_gmac->GMAC_NCFGR;
  400334:	6842      	ldr	r2, [r0, #4]
	gmac_clear_tx_status(p_gmac, GMAC_TSR_UBR | GMAC_TSR_COL | GMAC_TSR_RLE
            | GMAC_TSR_TXGO | GMAC_TSR_TFC | GMAC_TSR_TXCOMP | GMAC_TSR_HRESP );

	/* Enable the copy of data into the buffers
	   ignore broadcasts, enable Receive checksum and not copy FCS. */
	gmac_set_config(p_gmac, gmac_get_config(p_gmac) |
  400336:	4b45      	ldr	r3, [pc, #276]	; (40044c <gmac_dev_init+0x13c>)
  400338:	4313      	orrs	r3, r2
	p_gmac->GMAC_NCFGR = ul_cfg;
  40033a:	6043      	str	r3, [r0, #4]
	if (uc_enable) {
  40033c:	782b      	ldrb	r3, [r5, #0]
  40033e:	2b00      	cmp	r3, #0
  400340:	d07a      	beq.n	400438 <gmac_dev_init+0x128>
		p_gmac->GMAC_NCFGR |= GMAC_NCFGR_CAF;
  400342:	6843      	ldr	r3, [r0, #4]
  400344:	f043 0310 	orr.w	r3, r3, #16
  400348:	6043      	str	r3, [r0, #4]
	if (uc_enable) {
  40034a:	786b      	ldrb	r3, [r5, #1]
  40034c:	2b00      	cmp	r3, #0
  40034e:	d178      	bne.n	400442 <gmac_dev_init+0x132>
		p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_NBC;
  400350:	6863      	ldr	r3, [r4, #4]
  400352:	f023 0320 	bic.w	r3, r3, #32
  400356:	6063      	str	r3, [r4, #4]
	return p_gmac->GMAC_ISRPQ[queue_idx - 1];
  400358:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
  40035c:	f8d4 3404 	ldr.w	r3, [r4, #1028]	; 0x404
  400360:	f8d4 3408 	ldr.w	r3, [r4, #1032]	; 0x408
  400364:	f8d4 340c 	ldr.w	r3, [r4, #1036]	; 0x40c
  400368:	f8d4 3410 	ldr.w	r3, [r4, #1040]	; 0x410
	gs_tx_desc_null.addr = (uint32_t)0xFFFFFFFF;
  40036c:	4b38      	ldr	r3, [pc, #224]	; (400450 <gmac_dev_init+0x140>)
  40036e:	f04f 32ff 	mov.w	r2, #4294967295
  400372:	601a      	str	r2, [r3, #0]
	gs_tx_desc_null.status.val = GMAC_TXD_WRAP | GMAC_TXD_USED;
  400374:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
  400378:	605a      	str	r2, [r3, #4]
    p_gmac->GMAC_TBQBAPQ[queue_idx - 1] = GMAC_TBQB_ADDR_Msk & ul_addr;
  40037a:	f023 0303 	bic.w	r3, r3, #3
  40037e:	f8c4 3440 	str.w	r3, [r4, #1088]	; 0x440
  400382:	f8c4 3444 	str.w	r3, [r4, #1092]	; 0x444
  400386:	f8c4 3448 	str.w	r3, [r4, #1096]	; 0x448
  40038a:	f8c4 344c 	str.w	r3, [r4, #1100]	; 0x44c
  40038e:	f8c4 3450 	str.w	r3, [r4, #1104]	; 0x450
	gs_rx_desc_null.addr.val |= GMAC_RXD_WRAP;
  400392:	4b30      	ldr	r3, [pc, #192]	; (400454 <gmac_dev_init+0x144>)
  400394:	f06f 0201 	mvn.w	r2, #1
  400398:	601a      	str	r2, [r3, #0]
	gs_rx_desc_null.status.val = 0;
  40039a:	2700      	movs	r7, #0
  40039c:	605f      	str	r7, [r3, #4]
    p_gmac->GMAC_RBQBAPQ[queue_idx - 1] = GMAC_RBQB_ADDR_Msk & ul_addr;
  40039e:	f023 0303 	bic.w	r3, r3, #3
  4003a2:	f8c4 3480 	str.w	r3, [r4, #1152]	; 0x480
  4003a6:	f8c4 3484 	str.w	r3, [r4, #1156]	; 0x484
  4003aa:	f8c4 3488 	str.w	r3, [r4, #1160]	; 0x488
  4003ae:	f8c4 348c 	str.w	r3, [r4, #1164]	; 0x48c
  4003b2:	f8c4 3490 	str.w	r3, [r4, #1168]	; 0x490
	return p_gmac->GMAC_ISR;
  4003b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
	if (((uint32_t) p_dev_mm->p_rx_buffer & 0x7)
  4003b8:	4b27      	ldr	r3, [pc, #156]	; (400458 <gmac_dev_init+0x148>)
			(uint8_t *) ((uint32_t) p_dev_mm->p_rx_buffer & 0xFFFFFFF8);
  4003ba:	f023 0307 	bic.w	r3, r3, #7
	p_gmac_queue->p_rx_buffer =
  4003be:	60b3      	str	r3, [r6, #8]
			(gmac_rx_descriptor_t *) ((uint32_t) p_dev_mm->p_rx_dscr
  4003c0:	4b26      	ldr	r3, [pc, #152]	; (40045c <gmac_dev_init+0x14c>)
			& 0xFFFFFFF8);
  4003c2:	f023 0307 	bic.w	r3, r3, #7
	p_gmac_queue->p_rx_dscr =
  4003c6:	60f3      	str	r3, [r6, #12]
	p_gmac_queue->us_rx_list_size = p_dev_mm->us_rx_size;
  4003c8:	2310      	movs	r3, #16
  4003ca:	8433      	strh	r3, [r6, #32]
	if (((uint32_t) p_dev_mm->p_tx_buffer & 0x7)
  4003cc:	4b24      	ldr	r3, [pc, #144]	; (400460 <gmac_dev_init+0x150>)
			(uint8_t *) ((uint32_t) p_dev_mm->p_tx_buffer & 0xFFFFFFF8);
  4003ce:	f023 0307 	bic.w	r3, r3, #7
	p_gmac_queue->p_tx_buffer =
  4003d2:	6073      	str	r3, [r6, #4]
			(gmac_tx_descriptor_t *) ((uint32_t) p_dev_mm->p_tx_dscr
  4003d4:	4b23      	ldr	r3, [pc, #140]	; (400464 <gmac_dev_init+0x154>)
			& 0xFFFFFFF8);
  4003d6:	f023 0307 	bic.w	r3, r3, #7
	p_gmac_queue->p_tx_dscr =
  4003da:	6133      	str	r3, [r6, #16]
	p_gmac_queue->us_tx_list_size = p_dev_mm->us_tx_size;
  4003dc:	2308      	movs	r3, #8
  4003de:	84b3      	strh	r3, [r6, #36]	; 0x24
	p_gmac_queue->func_tx_cb_list = p_tx_cb;
  4003e0:	4b21      	ldr	r3, [pc, #132]	; (400468 <gmac_dev_init+0x158>)
  4003e2:	61f3      	str	r3, [r6, #28]
	gmac_reset_rx_mem(p_gmac_dev, queue_idx);
  4003e4:	4639      	mov	r1, r7
  4003e6:	4630      	mov	r0, r6
  4003e8:	4b20      	ldr	r3, [pc, #128]	; (40046c <gmac_dev_init+0x15c>)
  4003ea:	4798      	blx	r3
	gmac_reset_tx_mem(p_gmac_dev, queue_idx);
  4003ec:	4639      	mov	r1, r7
  4003ee:	4630      	mov	r0, r6
  4003f0:	4b1f      	ldr	r3, [pc, #124]	; (400470 <gmac_dev_init+0x160>)
  4003f2:	4798      	blx	r3
		p_gmac->GMAC_NCR |= GMAC_NCR_TXEN;
  4003f4:	6823      	ldr	r3, [r4, #0]
  4003f6:	f043 0308 	orr.w	r3, r3, #8
  4003fa:	6023      	str	r3, [r4, #0]
		p_gmac->GMAC_NCR |= GMAC_NCR_RXEN;
  4003fc:	6823      	ldr	r3, [r4, #0]
  4003fe:	f043 0304 	orr.w	r3, r3, #4
  400402:	6023      	str	r3, [r4, #0]
		p_gmac->GMAC_NCR |= GMAC_NCR_WESTAT;
  400404:	6823      	ldr	r3, [r4, #0]
  400406:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40040a:	6023      	str	r3, [r4, #0]
	p_gmac->GMAC_IER = ul_source;
  40040c:	f643 43f6 	movw	r3, #15606	; 0x3cf6
  400410:	62a3      	str	r3, [r4, #40]	; 0x28
	p_gmac->GMAC_SA[uc_index].GMAC_SAB = (p_mac_addr[3] << 24)
  400412:	796a      	ldrb	r2, [r5, #5]
			| (p_mac_addr[2] << 16)
  400414:	792b      	ldrb	r3, [r5, #4]
  400416:	041b      	lsls	r3, r3, #16
  400418:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
			| (p_mac_addr[0]);
  40041c:	78aa      	ldrb	r2, [r5, #2]
  40041e:	4313      	orrs	r3, r2
			| (p_mac_addr[1] << 8)
  400420:	78ea      	ldrb	r2, [r5, #3]
			| (p_mac_addr[0]);
  400422:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	p_gmac->GMAC_SA[uc_index].GMAC_SAB = (p_mac_addr[3] << 24)
  400426:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
	p_gmac->GMAC_SA[uc_index].GMAC_SAT = (p_mac_addr[5] << 8)
  40042a:	79ea      	ldrb	r2, [r5, #7]
			| (p_mac_addr[4]);
  40042c:	79ab      	ldrb	r3, [r5, #6]
  40042e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	p_gmac->GMAC_SA[uc_index].GMAC_SAT = (p_mac_addr[5] << 8)
  400432:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  400436:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_CAF;
  400438:	6843      	ldr	r3, [r0, #4]
  40043a:	f023 0310 	bic.w	r3, r3, #16
  40043e:	6043      	str	r3, [r0, #4]
  400440:	e783      	b.n	40034a <gmac_dev_init+0x3a>
		p_gmac->GMAC_NCFGR |= GMAC_NCFGR_NBC;
  400442:	6863      	ldr	r3, [r4, #4]
  400444:	f043 0320 	orr.w	r3, r3, #32
  400448:	6063      	str	r3, [r4, #4]
  40044a:	e785      	b.n	400358 <gmac_dev_init+0x48>
  40044c:	00022102 	.word	0x00022102
  400450:	20400af8 	.word	0x20400af8
  400454:	20400a90 	.word	0x20400a90
  400458:	20400b00 	.word	0x20400b00
  40045c:	20400a10 	.word	0x20400a10
  400460:	20401300 	.word	0x20401300
  400464:	20400ab8 	.word	0x20400ab8
  400468:	20400a98 	.word	0x20400a98
  40046c:	00400297 	.word	0x00400297
  400470:	00400221 	.word	0x00400221

00400474 <gmac_dev_read>:
 *
 * \return GMAC_OK if receiving frame successfully, otherwise failed.
 */
uint32_t gmac_dev_read(gmac_device_t* p_gmac_dev, gmac_quelist_t queue_idx, uint8_t* p_frame,
		uint32_t ul_frame_size, uint32_t* p_rcv_size)
{
  400474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400478:	b087      	sub	sp, #28
	uint16_t us_buffer_length;
	uint32_t tmp_ul_frame_size = 0;
	uint8_t *p_tmp_frame = 0;

	gmac_queue_t* p_gmac_queue = &p_gmac_dev->gmac_queue_list[queue_idx];
  40047a:	9102      	str	r1, [sp, #8]
	uint16_t us_tmp_idx = p_gmac_queue->us_rx_idx;
  40047c:	eb01 0481 	add.w	r4, r1, r1, lsl #2
  400480:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
  400484:	8c66      	ldrh	r6, [r4, #34]	; 0x22
  400486:	f8ad 6016 	strh.w	r6, [sp, #22]
	gmac_rx_descriptor_t *p_rx_td =
			&p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
	int8_t c_is_frame = 0;

	if (p_frame == NULL)
  40048a:	2a00      	cmp	r2, #0
  40048c:	f000 80cb 	beq.w	400626 <gmac_dev_read+0x1b2>
  400490:	468e      	mov	lr, r1
  400492:	4615      	mov	r5, r2
	gmac_rx_descriptor_t *p_rx_td =
  400494:	68e2      	ldr	r2, [r4, #12]
  400496:	eb02 04c6 	add.w	r4, r2, r6, lsl #3
		return GMAC_PARAM;

	/* Set the default return value */
	*p_rcv_size = 0;
  40049a:	f04f 0c00 	mov.w	ip, #0
  40049e:	9f10      	ldr	r7, [sp, #64]	; 0x40
  4004a0:	f8c7 c000 	str.w	ip, [r7]

	/* Process received RX descriptor */
	while ((p_rx_td->addr.val & GMAC_RXD_OWNERSHIP) == GMAC_RXD_OWNERSHIP) {
  4004a4:	f852 2036 	ldr.w	r2, [r2, r6, lsl #3]
  4004a8:	f012 0f01 	tst.w	r2, #1
  4004ac:	f000 80bd 	beq.w	40062a <gmac_dev_read+0x1b6>
  4004b0:	9501      	str	r5, [sp, #4]
  4004b2:	469b      	mov	fp, r3
  4004b4:	9103      	str	r1, [sp, #12]
  4004b6:	4605      	mov	r5, r0
			/* Skip previous fragment */
			while (us_tmp_idx != p_gmac_queue->us_rx_idx) {
				p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
				p_rx_td->addr.val &= ~(GMAC_RXD_OWNERSHIP);

				circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  4004b8:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  4004bc:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
  4004c0:	3322      	adds	r3, #34	; 0x22
  4004c2:	9300      	str	r3, [sp, #0]
  4004c4:	46e0      	mov	r8, ip
  4004c6:	46e1      	mov	r9, ip
  4004c8:	4667      	mov	r7, ip
		circ_inc(&us_tmp_idx, p_gmac_queue->us_rx_list_size);

		/* Copy data in the frame buffer */
		if (c_is_frame) {
			/* A complete turn has been made but no EOF found */
			if (us_tmp_idx == p_gmac_queue->us_rx_idx) {
  4004ca:	eb01 0681 	add.w	r6, r1, r1, lsl #2
  4004ce:	00f6      	lsls	r6, r6, #3
  4004d0:	e01c      	b.n	40050c <gmac_dev_read+0x98>
		circ_inc(&us_tmp_idx, p_gmac_queue->us_rx_list_size);
  4004d2:	19ab      	adds	r3, r5, r6
  4004d4:	8c19      	ldrh	r1, [r3, #32]
  4004d6:	f10d 0016 	add.w	r0, sp, #22
  4004da:	4b55      	ldr	r3, [pc, #340]	; (400630 <gmac_dev_read+0x1bc>)
  4004dc:	4798      	blx	r3
		if (c_is_frame) {
  4004de:	f1b8 0f00 	cmp.w	r8, #0
  4004e2:	d13a      	bne.n	40055a <gmac_dev_read+0xe6>
				return GMAC_OK;
			}
		}
		/* SOF has not been detected, skip the fragment */
		else {
			p_rx_td->addr.val &= ~(GMAC_RXD_OWNERSHIP);
  4004e4:	6823      	ldr	r3, [r4, #0]
  4004e6:	f023 0301 	bic.w	r3, r3, #1
  4004ea:	6023      	str	r3, [r4, #0]
			p_gmac_queue->us_rx_idx = us_tmp_idx;
  4004ec:	19ab      	adds	r3, r5, r6
  4004ee:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  4004f2:	845a      	strh	r2, [r3, #34]	; 0x22
		}

		/* Process the next buffer */
		p_rx_td = &p_gmac_queue->p_rx_dscr[us_tmp_idx];
  4004f4:	19ab      	adds	r3, r5, r6
  4004f6:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  4004fa:	68db      	ldr	r3, [r3, #12]
  4004fc:	eb03 04c2 	add.w	r4, r3, r2, lsl #3
	while ((p_rx_td->addr.val & GMAC_RXD_OWNERSHIP) == GMAC_RXD_OWNERSHIP) {
  400500:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  400504:	f013 0f01 	tst.w	r3, #1
  400508:	f000 8089 	beq.w	40061e <gmac_dev_read+0x1aa>
		if ((p_rx_td->status.val & GMAC_RXD_SOF) == GMAC_RXD_SOF) {
  40050c:	6863      	ldr	r3, [r4, #4]
  40050e:	f413 4f80 	tst.w	r3, #16384	; 0x4000
  400512:	d0de      	beq.n	4004d2 <gmac_dev_read+0x5e>
			while (us_tmp_idx != p_gmac_queue->us_rx_idx) {
  400514:	19ab      	adds	r3, r5, r6
  400516:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
  400518:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  40051c:	429a      	cmp	r2, r3
  40051e:	d013      	beq.n	400548 <gmac_dev_read+0xd4>
				p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
  400520:	19af      	adds	r7, r5, r6
				circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  400522:	f8df 810c 	ldr.w	r8, [pc, #268]	; 400630 <gmac_dev_read+0x1bc>
				p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
  400526:	68fa      	ldr	r2, [r7, #12]
  400528:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
				p_rx_td->addr.val &= ~(GMAC_RXD_OWNERSHIP);
  40052c:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
  400530:	f021 0101 	bic.w	r1, r1, #1
  400534:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  400538:	8c39      	ldrh	r1, [r7, #32]
  40053a:	9800      	ldr	r0, [sp, #0]
  40053c:	47c0      	blx	r8
			while (us_tmp_idx != p_gmac_queue->us_rx_idx) {
  40053e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
  400540:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  400544:	429a      	cmp	r2, r3
  400546:	d1ee      	bne.n	400526 <gmac_dev_read+0xb2>
		circ_inc(&us_tmp_idx, p_gmac_queue->us_rx_list_size);
  400548:	19ab      	adds	r3, r5, r6
  40054a:	8c19      	ldrh	r1, [r3, #32]
  40054c:	f10d 0016 	add.w	r0, sp, #22
  400550:	4b37      	ldr	r3, [pc, #220]	; (400630 <gmac_dev_read+0x1bc>)
  400552:	4798      	blx	r3
  400554:	f8dd 9004 	ldr.w	r9, [sp, #4]
  400558:	2700      	movs	r7, #0
			if (us_tmp_idx == p_gmac_queue->us_rx_idx) {
  40055a:	f8bd a016 	ldrh.w	sl, [sp, #22]
  40055e:	19ab      	adds	r3, r5, r6
  400560:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
  400562:	4553      	cmp	r3, sl
  400564:	d008      	beq.n	400578 <gmac_dev_read+0x104>
			if ((tmp_ul_frame_size + us_buffer_length) > ul_frame_size) {
  400566:	f107 0380 	add.w	r3, r7, #128	; 0x80
  40056a:	455b      	cmp	r3, fp
  40056c:	d91d      	bls.n	4005aa <gmac_dev_read+0x136>
				us_buffer_length = ul_frame_size - tmp_ul_frame_size;
  40056e:	ebab 0807 	sub.w	r8, fp, r7
  400572:	fa1f f888 	uxth.w	r8, r8
  400576:	e01a      	b.n	4005ae <gmac_dev_read+0x13a>
					p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
  400578:	9b02      	ldr	r3, [sp, #8]
  40057a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40057e:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
					circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  400582:	4c2b      	ldr	r4, [pc, #172]	; (400630 <gmac_dev_read+0x1bc>)
  400584:	9e00      	ldr	r6, [sp, #0]
					p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
  400586:	8c69      	ldrh	r1, [r5, #34]	; 0x22
  400588:	68ea      	ldr	r2, [r5, #12]
					p_rx_td->addr.val &= ~(GMAC_RXD_OWNERSHIP);
  40058a:	f852 3031 	ldr.w	r3, [r2, r1, lsl #3]
  40058e:	f023 0301 	bic.w	r3, r3, #1
  400592:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
					circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  400596:	8c29      	ldrh	r1, [r5, #32]
  400598:	4630      	mov	r0, r6
  40059a:	47a0      	blx	r4
				} while (us_tmp_idx != p_gmac_queue->us_rx_idx);
  40059c:	8c6a      	ldrh	r2, [r5, #34]	; 0x22
  40059e:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  4005a2:	429a      	cmp	r2, r3
  4005a4:	d1ef      	bne.n	400586 <gmac_dev_read+0x112>
				return GMAC_RX_ERROR;
  4005a6:	2003      	movs	r0, #3
  4005a8:	e03a      	b.n	400620 <gmac_dev_read+0x1ac>
			us_buffer_length = GMAC_RX_UNITSIZE;
  4005aa:	f04f 0880 	mov.w	r8, #128	; 0x80
					(void *)(p_rx_td->addr.val & GMAC_RXD_ADDR_MASK),
  4005ae:	6821      	ldr	r1, [r4, #0]
			memcpy(p_tmp_frame,
  4005b0:	4642      	mov	r2, r8
  4005b2:	f021 0103 	bic.w	r1, r1, #3
  4005b6:	4648      	mov	r0, r9
  4005b8:	4b1e      	ldr	r3, [pc, #120]	; (400634 <gmac_dev_read+0x1c0>)
  4005ba:	4798      	blx	r3
			p_tmp_frame += us_buffer_length;
  4005bc:	44c1      	add	r9, r8
			tmp_ul_frame_size += us_buffer_length;
  4005be:	4447      	add	r7, r8
			if ((p_rx_td->status.val & GMAC_RXD_EOF) == GMAC_RXD_EOF) {
  4005c0:	6863      	ldr	r3, [r4, #4]
  4005c2:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  4005c6:	d102      	bne.n	4005ce <gmac_dev_read+0x15a>
  4005c8:	f04f 0801 	mov.w	r8, #1
  4005cc:	e792      	b.n	4004f4 <gmac_dev_read+0x80>
				*p_rcv_size = (p_rx_td->status.val & GMAC_RXD_LEN_MASK);
  4005ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
  4005d2:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4005d4:	6013      	str	r3, [r2, #0]
				while (p_gmac_queue->us_rx_idx != us_tmp_idx) {
  4005d6:	9b03      	ldr	r3, [sp, #12]
  4005d8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4005dc:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
  4005e0:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
  4005e2:	459a      	cmp	sl, r3
  4005e4:	d014      	beq.n	400610 <gmac_dev_read+0x19c>
					p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
  4005e6:	9a02      	ldr	r2, [sp, #8]
  4005e8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4005ec:	eb05 05c2 	add.w	r5, r5, r2, lsl #3
					circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  4005f0:	4c0f      	ldr	r4, [pc, #60]	; (400630 <gmac_dev_read+0x1bc>)
					p_rx_td = &p_gmac_queue->p_rx_dscr[p_gmac_queue->us_rx_idx];
  4005f2:	68e9      	ldr	r1, [r5, #12]
					p_rx_td->addr.val &= ~(GMAC_RXD_OWNERSHIP);
  4005f4:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
  4005f8:	f022 0201 	bic.w	r2, r2, #1
  4005fc:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
					circ_inc(&p_gmac_queue->us_rx_idx, p_gmac_queue->us_rx_list_size);
  400600:	8c29      	ldrh	r1, [r5, #32]
  400602:	9800      	ldr	r0, [sp, #0]
  400604:	47a0      	blx	r4
				while (p_gmac_queue->us_rx_idx != us_tmp_idx) {
  400606:	8c6b      	ldrh	r3, [r5, #34]	; 0x22
  400608:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  40060c:	429a      	cmp	r2, r3
  40060e:	d1f0      	bne.n	4005f2 <gmac_dev_read+0x17e>
				if (tmp_ul_frame_size < *p_rcv_size) {
  400610:	9b10      	ldr	r3, [sp, #64]	; 0x40
  400612:	6818      	ldr	r0, [r3, #0]
				return GMAC_OK;
  400614:	4287      	cmp	r7, r0
  400616:	bf34      	ite	cc
  400618:	2005      	movcc	r0, #5
  40061a:	2000      	movcs	r0, #0
  40061c:	e000      	b.n	400620 <gmac_dev_read+0x1ac>
	}

	return GMAC_RX_NO_DATA;
  40061e:	2004      	movs	r0, #4
}
  400620:	b007      	add	sp, #28
  400622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return GMAC_PARAM;
  400626:	2006      	movs	r0, #6
  400628:	e7fa      	b.n	400620 <gmac_dev_read+0x1ac>
	return GMAC_RX_NO_DATA;
  40062a:	2004      	movs	r0, #4
  40062c:	e7f8      	b.n	400620 <gmac_dev_read+0x1ac>
  40062e:	bf00      	nop
  400630:	00400211 	.word	0x00400211
  400634:	00402cd9 	.word	0x00402cd9

00400638 <gmac_handler>:
 * \brief GMAC Interrupt handler.
 *
 * \param p_gmac_dev   Pointer to GMAC device instance.
 */
void gmac_handler(gmac_device_t* p_gmac_dev, gmac_quelist_t queue_idx)
{
  400638:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40063c:	b085      	sub	sp, #20
  40063e:	4607      	mov	r7, r0
  400640:	460d      	mov	r5, r1
	Gmac *p_hw = p_gmac_dev->p_hw;
  400642:	6806      	ldr	r6, [r0, #0]
	uint32_t ul_tx_status_flag;
#ifdef FREERTOS_USED
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
#endif

	gmac_queue_t* p_gmac_queue = &p_gmac_dev->gmac_queue_list[queue_idx];
  400644:	460c      	mov	r4, r1

	if(queue_idx == GMAC_QUE_0) {
  400646:	2900      	cmp	r1, #0
  400648:	d153      	bne.n	4006f2 <gmac_handler+0xba>
	return p_gmac->GMAC_ISR;
  40064a:	6a73      	ldr	r3, [r6, #36]	; 0x24
		ul_isr = gmac_get_interrupt_status(p_hw);
  40064c:	9303      	str	r3, [sp, #12]
	return p_gmac->GMAC_RSR;
  40064e:	6a33      	ldr	r3, [r6, #32]
	} else {
		ul_isr = gmac_get_priority_interrupt_status(p_hw, queue_idx);
	}
	ul_rsr = gmac_get_rx_status(p_hw);
  400650:	9302      	str	r3, [sp, #8]
	return p_gmac->GMAC_TSR;
  400652:	6973      	ldr	r3, [r6, #20]
	ul_tsr = gmac_get_tx_status(p_hw);
  400654:	9301      	str	r3, [sp, #4]
	return p_gmac->GMAC_IMR;
  400656:	6b31      	ldr	r1, [r6, #48]	; 0x30

	ul_isr &= ~(gmac_get_interrupt_mask(p_hw) | 0xF8030300);
  400658:	9b03      	ldr	r3, [sp, #12]
  40065a:	4a49      	ldr	r2, [pc, #292]	; (400780 <gmac_handler+0x148>)
  40065c:	430a      	orrs	r2, r1
  40065e:	ea23 0302 	bic.w	r3, r3, r2
  400662:	9303      	str	r3, [sp, #12]

	/* RX packet */
	if ((ul_isr & GMAC_ISR_RCOMP) || (ul_rsr & GMAC_RSR_REC)) {
  400664:	9b03      	ldr	r3, [sp, #12]
  400666:	f013 0f02 	tst.w	r3, #2
  40066a:	d103      	bne.n	400674 <gmac_handler+0x3c>
  40066c:	9b02      	ldr	r3, [sp, #8]
  40066e:	f013 0f02 	tst.w	r3, #2
  400672:	d014      	beq.n	40069e <gmac_handler+0x66>
		ul_rx_status_flag = GMAC_RSR_REC;

		/* Check OVR */
		if (ul_rsr & GMAC_RSR_RXOVR) {
  400674:	9b02      	ldr	r3, [sp, #8]
  400676:	f003 0304 	and.w	r3, r3, #4
			ul_rx_status_flag |= GMAC_RSR_RXOVR;
  40067a:	2b00      	cmp	r3, #0
  40067c:	bf0c      	ite	eq
  40067e:	2002      	moveq	r0, #2
  400680:	2006      	movne	r0, #6
		}
		/* Check BNA */
		if (ul_rsr & GMAC_RSR_BNA) {
  400682:	9b02      	ldr	r3, [sp, #8]
  400684:	f013 0f01 	tst.w	r3, #1
			ul_rx_status_flag |= GMAC_RSR_BNA;
  400688:	bf18      	it	ne
  40068a:	f040 0001 	orrne.w	r0, r0, #1
	p_gmac->GMAC_RSR = ul_status;
  40068e:	6230      	str	r0, [r6, #32]
		}
		/* Clear status */
		gmac_clear_rx_status(p_hw, ul_rx_status_flag);

		/* Invoke callbacks */
		if (p_gmac_queue->func_rx_cb) {
  400690:	eb05 0385 	add.w	r3, r5, r5, lsl #2
  400694:	eb07 03c3 	add.w	r3, r7, r3, lsl #3
  400698:	695b      	ldr	r3, [r3, #20]
  40069a:	b103      	cbz	r3, 40069e <gmac_handler+0x66>
			p_gmac_queue->func_rx_cb(ul_rx_status_flag);
  40069c:	4798      	blx	r3
		}
	}

	/* TX packet */
	if ((ul_isr & GMAC_ISR_TCOMP) || (ul_tsr & GMAC_TSR_TXCOMP)) {
  40069e:	9b03      	ldr	r3, [sp, #12]
  4006a0:	f013 0f80 	tst.w	r3, #128	; 0x80
  4006a4:	d103      	bne.n	4006ae <gmac_handler+0x76>
  4006a6:	9b01      	ldr	r3, [sp, #4]
  4006a8:	f013 0f20 	tst.w	r3, #32
  4006ac:	d065      	beq.n	40077a <gmac_handler+0x142>
		ul_tx_status_flag = GMAC_TSR_TXCOMP;

		/* Check RLE */
		if (ul_tsr & GMAC_TSR_RLE) {
  4006ae:	9b01      	ldr	r3, [sp, #4]
  4006b0:	f013 0f04 	tst.w	r3, #4
  4006b4:	d123      	bne.n	4006fe <gmac_handler+0xc6>
		ul_tx_status_flag = GMAC_TSR_TXCOMP;
  4006b6:	f04f 0920 	mov.w	r9, #32
			p_tx_cb = &p_gmac_queue->func_tx_cb_list[p_gmac_queue->us_tx_tail];
			gmac_reset_tx_mem(p_gmac_dev, queue_idx);
			gmac_enable_transmit(p_hw, 1);
		}
		/* Check COL */
		if (ul_tsr & GMAC_TSR_COL) {
  4006ba:	9b01      	ldr	r3, [sp, #4]
  4006bc:	f013 0f02 	tst.w	r3, #2
			ul_tx_status_flag |= GMAC_TSR_COL;
  4006c0:	bf18      	it	ne
  4006c2:	f049 0902 	orrne.w	r9, r9, #2
	p_gmac->GMAC_TSR = ul_status;
  4006c6:	f8c6 9014 	str.w	r9, [r6, #20]
		}

		/* Clear status */
		gmac_clear_tx_status(p_hw, ul_tx_status_flag);

		if (!CIRC_EMPTY(p_gmac_queue->us_tx_head, p_gmac_queue->us_tx_tail)) {
  4006ca:	eb05 0385 	add.w	r3, r5, r5, lsl #2
  4006ce:	eb07 03c3 	add.w	r3, r7, r3, lsl #3
  4006d2:	8cda      	ldrh	r2, [r3, #38]	; 0x26
  4006d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
  4006d6:	429a      	cmp	r2, r3
  4006d8:	d037      	beq.n	40074a <gmac_handler+0x112>
				/* Notify upper layer that a packet has been sent */
				if (*p_tx_cb) {
					(*p_tx_cb) (ul_tx_status_flag);
				}

				circ_inc(&p_gmac_queue->us_tx_tail, p_gmac_queue->us_tx_list_size);
  4006da:	1c6e      	adds	r6, r5, #1
  4006dc:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4006e0:	eb07 06c6 	add.w	r6, r7, r6, lsl #3
				p_tx_td = &p_gmac_queue->p_tx_dscr[p_gmac_queue->us_tx_tail];
  4006e4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4006e8:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
				circ_inc(&p_gmac_queue->us_tx_tail, p_gmac_queue->us_tx_list_size);
  4006ec:	f8df 8098 	ldr.w	r8, [pc, #152]	; 400788 <gmac_handler+0x150>
  4006f0:	e01c      	b.n	40072c <gmac_handler+0xf4>
	return p_gmac->GMAC_ISRPQ[queue_idx - 1];
  4006f2:	f101 03ff 	add.w	r3, r1, #255	; 0xff
  4006f6:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
		ul_isr = gmac_get_priority_interrupt_status(p_hw, queue_idx);
  4006fa:	9303      	str	r3, [sp, #12]
  4006fc:	e7a7      	b.n	40064e <gmac_handler+0x16>
			gmac_reset_tx_mem(p_gmac_dev, queue_idx);
  4006fe:	4629      	mov	r1, r5
  400700:	4638      	mov	r0, r7
  400702:	4b20      	ldr	r3, [pc, #128]	; (400784 <gmac_handler+0x14c>)
  400704:	4798      	blx	r3
		p_gmac->GMAC_NCR |= GMAC_NCR_TXEN;
  400706:	6833      	ldr	r3, [r6, #0]
  400708:	f043 0308 	orr.w	r3, r3, #8
  40070c:	6033      	str	r3, [r6, #0]
			ul_tx_status_flag = GMAC_TSR_RLE;
  40070e:	f04f 0904 	mov.w	r9, #4
  400712:	e7d2      	b.n	4006ba <gmac_handler+0x82>
				circ_inc(&p_gmac_queue->us_tx_tail, p_gmac_queue->us_tx_list_size);
  400714:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
  400716:	4630      	mov	r0, r6
  400718:	47c0      	blx	r8
			} while (CIRC_CNT(p_gmac_queue->us_tx_head, p_gmac_queue->us_tx_tail,
  40071a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
  40071c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
  40071e:	1a9b      	subs	r3, r3, r2
  400720:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
  400722:	fb93 f2f1 	sdiv	r2, r3, r1
  400726:	fb01 3312 	mls	r3, r1, r2, r3
  40072a:	b173      	cbz	r3, 40074a <gmac_handler+0x112>
				p_tx_td = &p_gmac_queue->p_tx_dscr[p_gmac_queue->us_tx_tail];
  40072c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
				p_tx_cb = &p_gmac_queue->func_tx_cb_list[p_gmac_queue->us_tx_tail];
  40072e:	69e1      	ldr	r1, [r4, #28]
				if ((p_tx_td->status.val & GMAC_TXD_USED) == 0) {
  400730:	6923      	ldr	r3, [r4, #16]
  400732:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  400736:	685b      	ldr	r3, [r3, #4]
  400738:	2b00      	cmp	r3, #0
  40073a:	da06      	bge.n	40074a <gmac_handler+0x112>
				if (*p_tx_cb) {
  40073c:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
  400740:	2b00      	cmp	r3, #0
  400742:	d0e7      	beq.n	400714 <gmac_handler+0xdc>
					(*p_tx_cb) (ul_tx_status_flag);
  400744:	4648      	mov	r0, r9
  400746:	4798      	blx	r3
  400748:	e7e4      	b.n	400714 <gmac_handler+0xdc>
							p_gmac_queue->us_tx_list_size));
		}

		/* If a wakeup has been scheduled, notify upper layer that it can
		   send other packets, and the sending will be successful. */
		if ((CIRC_SPACE(p_gmac_queue->us_tx_head, p_gmac_queue->us_tx_tail,
  40074a:	eb05 0385 	add.w	r3, r5, r5, lsl #2
  40074e:	eb07 03c3 	add.w	r3, r7, r3, lsl #3
  400752:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
  400754:	8cd9      	ldrh	r1, [r3, #38]	; 0x26
  400756:	3101      	adds	r1, #1
  400758:	1a52      	subs	r2, r2, r1
  40075a:	8c98      	ldrh	r0, [r3, #36]	; 0x24
  40075c:	fb92 f1f0 	sdiv	r1, r2, r0
  400760:	fb00 2211 	mls	r2, r0, r1, r2
				p_gmac_queue->us_tx_list_size) >= p_gmac_queue->uc_wakeup_threshold)
  400764:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
		if ((CIRC_SPACE(p_gmac_queue->us_tx_head, p_gmac_queue->us_tx_tail,
  400768:	429a      	cmp	r2, r3
  40076a:	db06      	blt.n	40077a <gmac_handler+0x142>
				&& p_gmac_queue->func_wakeup_cb) {
  40076c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  400770:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
  400774:	69ab      	ldr	r3, [r5, #24]
  400776:	b103      	cbz	r3, 40077a <gmac_handler+0x142>
			p_gmac_queue->func_wakeup_cb();
  400778:	4798      	blx	r3
		/* the complete IP stack. */
		xSemaphoreGiveFromISR(netif_notification_semaphore,
				&xHigherPriorityTaskWoken);
		portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
#endif
}
  40077a:	b005      	add	sp, #20
  40077c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400780:	f8030300 	.word	0xf8030300
  400784:	00400221 	.word	0x00400221
  400788:	00400211 	.word	0x00400211

0040078c <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  40078c:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40078e:	4b07      	ldr	r3, [pc, #28]	; (4007ac <spi_enable_clock+0x20>)
  400790:	4298      	cmp	r0, r3
  400792:	d003      	beq.n	40079c <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400794:	4b06      	ldr	r3, [pc, #24]	; (4007b0 <spi_enable_clock+0x24>)
  400796:	4298      	cmp	r0, r3
  400798:	d004      	beq.n	4007a4 <spi_enable_clock+0x18>
  40079a:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40079c:	2015      	movs	r0, #21
  40079e:	4b05      	ldr	r3, [pc, #20]	; (4007b4 <spi_enable_clock+0x28>)
  4007a0:	4798      	blx	r3
  4007a2:	bd08      	pop	{r3, pc}
  4007a4:	202a      	movs	r0, #42	; 0x2a
  4007a6:	4b03      	ldr	r3, [pc, #12]	; (4007b4 <spi_enable_clock+0x28>)
  4007a8:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4007aa:	e7f6      	b.n	40079a <spi_enable_clock+0xe>
  4007ac:	40008000 	.word	0x40008000
  4007b0:	40058000 	.word	0x40058000
  4007b4:	00402049 	.word	0x00402049

004007b8 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4007b8:	6843      	ldr	r3, [r0, #4]
  4007ba:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4007be:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4007c0:	6843      	ldr	r3, [r0, #4]
  4007c2:	0409      	lsls	r1, r1, #16
  4007c4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4007c8:	4319      	orrs	r1, r3
  4007ca:	6041      	str	r1, [r0, #4]
  4007cc:	4770      	bx	lr

004007ce <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  4007ce:	6843      	ldr	r3, [r0, #4]
  4007d0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4007d4:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  4007d6:	6843      	ldr	r3, [r0, #4]
  4007d8:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  4007dc:	6041      	str	r1, [r0, #4]
  4007de:	4770      	bx	lr

004007e0 <spi_read>:
 *
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_read(Spi *p_spi, uint16_t *us_data, uint8_t *p_pcs)
{
  4007e0:	b410      	push	{r4}
	uint32_t timeout = SPI_TIMEOUT;
	static uint32_t reg_value;

	while (!(p_spi->SPI_SR & SPI_SR_RDRF)) {
  4007e2:	f643 2399 	movw	r3, #15001	; 0x3a99
  4007e6:	6904      	ldr	r4, [r0, #16]
  4007e8:	f014 0f01 	tst.w	r4, #1
  4007ec:	d103      	bne.n	4007f6 <spi_read+0x16>
		if (!timeout--) {
  4007ee:	3b01      	subs	r3, #1
  4007f0:	d1f9      	bne.n	4007e6 <spi_read+0x6>
			return SPI_ERROR_TIMEOUT;
  4007f2:	2001      	movs	r0, #1
  4007f4:	e009      	b.n	40080a <spi_read+0x2a>
		}
	}

	reg_value = p_spi->SPI_RDR;
  4007f6:	6883      	ldr	r3, [r0, #8]
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4007f8:	6840      	ldr	r0, [r0, #4]
	if (spi_get_peripheral_select_mode(p_spi)) {
  4007fa:	f010 0f02 	tst.w	r0, #2
  4007fe:	d002      	beq.n	400806 <spi_read+0x26>
		*p_pcs = (uint8_t) ((reg_value & SPI_RDR_PCS_Msk) >> SPI_RDR_PCS_Pos);
  400800:	f3c3 4003 	ubfx	r0, r3, #16, #4
  400804:	7010      	strb	r0, [r2, #0]
	}
	*us_data = (uint16_t) (reg_value & SPI_RDR_RD_Msk);
  400806:	800b      	strh	r3, [r1, #0]

	return SPI_OK;
  400808:	2000      	movs	r0, #0
}
  40080a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40080e:	4770      	bx	lr

00400810 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400810:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400812:	f643 2499 	movw	r4, #15001	; 0x3a99
  400816:	6905      	ldr	r5, [r0, #16]
  400818:	f015 0f02 	tst.w	r5, #2
  40081c:	d103      	bne.n	400826 <spi_write+0x16>
		if (!timeout--) {
  40081e:	3c01      	subs	r4, #1
  400820:	d1f9      	bne.n	400816 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400822:	2001      	movs	r0, #1
  400824:	e00c      	b.n	400840 <spi_write+0x30>
  400826:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400828:	f014 0f02 	tst.w	r4, #2
  40082c:	d006      	beq.n	40083c <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40082e:	0412      	lsls	r2, r2, #16
  400830:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400834:	4311      	orrs	r1, r2
		if (uc_last) {
  400836:	b10b      	cbz	r3, 40083c <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400838:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40083c:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40083e:	2000      	movs	r0, #0
}
  400840:	bc30      	pop	{r4, r5}
  400842:	4770      	bx	lr

00400844 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400844:	b932      	cbnz	r2, 400854 <spi_set_clock_polarity+0x10>
  400846:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40084a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40084c:	f023 0301 	bic.w	r3, r3, #1
  400850:	6303      	str	r3, [r0, #48]	; 0x30
  400852:	4770      	bx	lr
  400854:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400858:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40085a:	f043 0301 	orr.w	r3, r3, #1
  40085e:	6303      	str	r3, [r0, #48]	; 0x30
  400860:	4770      	bx	lr

00400862 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400862:	b932      	cbnz	r2, 400872 <spi_set_clock_phase+0x10>
  400864:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400868:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40086a:	f023 0302 	bic.w	r3, r3, #2
  40086e:	6303      	str	r3, [r0, #48]	; 0x30
  400870:	4770      	bx	lr
  400872:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400876:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400878:	f043 0302 	orr.w	r3, r3, #2
  40087c:	6303      	str	r3, [r0, #48]	; 0x30
  40087e:	4770      	bx	lr

00400880 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400880:	2a04      	cmp	r2, #4
  400882:	d003      	beq.n	40088c <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400884:	b16a      	cbz	r2, 4008a2 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400886:	2a08      	cmp	r2, #8
  400888:	d016      	beq.n	4008b8 <spi_configure_cs_behavior+0x38>
  40088a:	4770      	bx	lr
  40088c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400890:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400892:	f023 0308 	bic.w	r3, r3, #8
  400896:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400898:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40089a:	f043 0304 	orr.w	r3, r3, #4
  40089e:	6303      	str	r3, [r0, #48]	; 0x30
  4008a0:	4770      	bx	lr
  4008a2:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4008a6:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4008a8:	f023 0308 	bic.w	r3, r3, #8
  4008ac:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4008ae:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4008b0:	f023 0304 	bic.w	r3, r3, #4
  4008b4:	6303      	str	r3, [r0, #48]	; 0x30
  4008b6:	4770      	bx	lr
  4008b8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4008bc:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4008be:	f043 0308 	orr.w	r3, r3, #8
  4008c2:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  4008c4:	e7e1      	b.n	40088a <spi_configure_cs_behavior+0xa>

004008c6 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4008c6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4008ca:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4008cc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4008d0:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4008d2:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4008d4:	431a      	orrs	r2, r3
  4008d6:	630a      	str	r2, [r1, #48]	; 0x30
  4008d8:	4770      	bx	lr

004008da <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider){
  4008da:	b17a      	cbz	r2, 4008fc <spi_set_baudrate_div+0x22>
{
  4008dc:	b410      	push	{r4}
  4008de:	4614      	mov	r4, r2
  4008e0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;
	}
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4008e4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4008e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4008ea:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4008ec:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4008ee:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4008f2:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4008f4:	2000      	movs	r0, #0
}
  4008f6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4008fa:	4770      	bx	lr
        return -1;
  4008fc:	f04f 30ff 	mov.w	r0, #4294967295
  400900:	4770      	bx	lr

00400902 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  400902:	b410      	push	{r4}
  400904:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  400908:	6b08      	ldr	r0, [r1, #48]	; 0x30
  40090a:	b280      	uxth	r0, r0
  40090c:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  40090e:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  400910:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  400914:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400918:	630b      	str	r3, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  40091a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40091e:	4770      	bx	lr

00400920 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400920:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400922:	010b      	lsls	r3, r1, #4
  400924:	4293      	cmp	r3, r2
  400926:	d914      	bls.n	400952 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400928:	00c9      	lsls	r1, r1, #3
  40092a:	084b      	lsrs	r3, r1, #1
  40092c:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400930:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  400934:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400936:	1e5c      	subs	r4, r3, #1
  400938:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40093c:	428c      	cmp	r4, r1
  40093e:	d901      	bls.n	400944 <usart_set_async_baudrate+0x24>
		return 1;
  400940:	2001      	movs	r0, #1
  400942:	e017      	b.n	400974 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  400944:	6841      	ldr	r1, [r0, #4]
  400946:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  40094a:	6041      	str	r1, [r0, #4]
  40094c:	e00c      	b.n	400968 <usart_set_async_baudrate+0x48>
		return 1;
  40094e:	2001      	movs	r0, #1
  400950:	e010      	b.n	400974 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400952:	0859      	lsrs	r1, r3, #1
  400954:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  400958:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  40095c:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40095e:	1e5c      	subs	r4, r3, #1
  400960:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400964:	428c      	cmp	r4, r1
  400966:	d8f2      	bhi.n	40094e <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400968:	0412      	lsls	r2, r2, #16
  40096a:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  40096e:	431a      	orrs	r2, r3
  400970:	6202      	str	r2, [r0, #32]

	return 0;
  400972:	2000      	movs	r0, #0
}
  400974:	f85d 4b04 	ldr.w	r4, [sp], #4
  400978:	4770      	bx	lr
	...

0040097c <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  40097c:	4b08      	ldr	r3, [pc, #32]	; (4009a0 <usart_reset+0x24>)
  40097e:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  400982:	2300      	movs	r3, #0
  400984:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400986:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400988:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40098a:	2388      	movs	r3, #136	; 0x88
  40098c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40098e:	2324      	movs	r3, #36	; 0x24
  400990:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  400992:	f44f 7380 	mov.w	r3, #256	; 0x100
  400996:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  400998:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  40099c:	6003      	str	r3, [r0, #0]
  40099e:	4770      	bx	lr
  4009a0:	55534100 	.word	0x55534100

004009a4 <usart_init_rs232>:
{
  4009a4:	b570      	push	{r4, r5, r6, lr}
  4009a6:	4605      	mov	r5, r0
  4009a8:	460c      	mov	r4, r1
  4009aa:	4616      	mov	r6, r2
	usart_reset(p_usart);
  4009ac:	4b0f      	ldr	r3, [pc, #60]	; (4009ec <usart_init_rs232+0x48>)
  4009ae:	4798      	blx	r3
	ul_reg_val = 0;
  4009b0:	2200      	movs	r2, #0
  4009b2:	4b0f      	ldr	r3, [pc, #60]	; (4009f0 <usart_init_rs232+0x4c>)
  4009b4:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4009b6:	b1a4      	cbz	r4, 4009e2 <usart_init_rs232+0x3e>
  4009b8:	4632      	mov	r2, r6
  4009ba:	6821      	ldr	r1, [r4, #0]
  4009bc:	4628      	mov	r0, r5
  4009be:	4b0d      	ldr	r3, [pc, #52]	; (4009f4 <usart_init_rs232+0x50>)
  4009c0:	4798      	blx	r3
  4009c2:	4602      	mov	r2, r0
  4009c4:	b978      	cbnz	r0, 4009e6 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4009c6:	6863      	ldr	r3, [r4, #4]
  4009c8:	68a1      	ldr	r1, [r4, #8]
  4009ca:	430b      	orrs	r3, r1
  4009cc:	6921      	ldr	r1, [r4, #16]
  4009ce:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4009d0:	68e1      	ldr	r1, [r4, #12]
  4009d2:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4009d4:	4906      	ldr	r1, [pc, #24]	; (4009f0 <usart_init_rs232+0x4c>)
  4009d6:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4009d8:	6869      	ldr	r1, [r5, #4]
  4009da:	430b      	orrs	r3, r1
  4009dc:	606b      	str	r3, [r5, #4]
}
  4009de:	4610      	mov	r0, r2
  4009e0:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4009e2:	2201      	movs	r2, #1
  4009e4:	e7fb      	b.n	4009de <usart_init_rs232+0x3a>
  4009e6:	2201      	movs	r2, #1
  4009e8:	e7f9      	b.n	4009de <usart_init_rs232+0x3a>
  4009ea:	bf00      	nop
  4009ec:	0040097d 	.word	0x0040097d
  4009f0:	20404270 	.word	0x20404270
  4009f4:	00400921 	.word	0x00400921

004009f8 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  4009f8:	2340      	movs	r3, #64	; 0x40
  4009fa:	6003      	str	r3, [r0, #0]
  4009fc:	4770      	bx	lr

004009fe <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  4009fe:	2310      	movs	r3, #16
  400a00:	6003      	str	r3, [r0, #0]
  400a02:	4770      	bx	lr

00400a04 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400a04:	6943      	ldr	r3, [r0, #20]
  400a06:	f013 0f02 	tst.w	r3, #2
  400a0a:	d004      	beq.n	400a16 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  400a0c:	f3c1 0108 	ubfx	r1, r1, #0, #9
  400a10:	61c1      	str	r1, [r0, #28]
	return 0;
  400a12:	2000      	movs	r0, #0
  400a14:	4770      	bx	lr
		return 1;
  400a16:	2001      	movs	r0, #1
}
  400a18:	4770      	bx	lr

00400a1a <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400a1a:	6943      	ldr	r3, [r0, #20]
  400a1c:	f013 0f01 	tst.w	r3, #1
  400a20:	d005      	beq.n	400a2e <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400a22:	6983      	ldr	r3, [r0, #24]
  400a24:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400a28:	600b      	str	r3, [r1, #0]
	return 0;
  400a2a:	2000      	movs	r0, #0
  400a2c:	4770      	bx	lr
		return 1;
  400a2e:	2001      	movs	r0, #1
}
  400a30:	4770      	bx	lr
	...

00400a34 <read_dev_gmac>:

#include "GMAC_Artnet.h"
#include "softLib/ArtNet/Art-Net.h"

uint32_t read_dev_gmac(void)
{
  400a34:	b510      	push	{r4, lr}
  400a36:	b082      	sub	sp, #8
	return gmac_dev_read(&gs_gmac_dev, GMAC_QUE_0, (uint8_t *) gs_uc_eth_buffer_rx, sizeof(gs_uc_eth_buffer_rx), &ul_frm_size_rx);
  400a38:	4b05      	ldr	r3, [pc, #20]	; (400a50 <read_dev_gmac+0x1c>)
  400a3a:	9300      	str	r3, [sp, #0]
  400a3c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
  400a40:	4a04      	ldr	r2, [pc, #16]	; (400a54 <read_dev_gmac+0x20>)
  400a42:	2100      	movs	r1, #0
  400a44:	4804      	ldr	r0, [pc, #16]	; (400a58 <read_dev_gmac+0x24>)
  400a46:	4c05      	ldr	r4, [pc, #20]	; (400a5c <read_dev_gmac+0x28>)
  400a48:	47a0      	blx	r4
}
  400a4a:	b002      	add	sp, #8
  400a4c:	bd10      	pop	{r4, pc}
  400a4e:	bf00      	nop
  400a50:	20405318 	.word	0x20405318
  400a54:	2040461c 	.word	0x2040461c
  400a58:	20404524 	.word	0x20404524
  400a5c:	00400475 	.word	0x00400475

00400a60 <init_gmac_ethernet>:
gmac_options_t gmac_option;
T_Addr p_artAddr;
T_ArtPollReply p_artPollReply_packet;

bool init_gmac_ethernet(void)
{
  400a60:	b538      	push	{r3, r4, r5, lr}
	at24mac_get_mac_address();
	#endif


	// Wait for PHY to be ready (CAT811: Max400ms)
	ul_delay = sysclk_get_cpu_hz() / 1000 / 3 * 400;
  400a62:	4a27      	ldr	r2, [pc, #156]	; (400b00 <init_gmac_ethernet+0xa0>)
  400a64:	4b27      	ldr	r3, [pc, #156]	; (400b04 <init_gmac_ethernet+0xa4>)
  400a66:	601a      	str	r2, [r3, #0]
	while (ul_delay--);
  400a68:	461a      	mov	r2, r3
  400a6a:	6813      	ldr	r3, [r2, #0]
  400a6c:	1e59      	subs	r1, r3, #1
  400a6e:	6011      	str	r1, [r2, #0]
  400a70:	2b00      	cmp	r3, #0
  400a72:	d1fa      	bne.n	400a6a <init_gmac_ethernet+0xa>

	// Enable GMAC clock
	pmc_enable_periph_clk(ID_GMAC);
  400a74:	2027      	movs	r0, #39	; 0x27
  400a76:	4b24      	ldr	r3, [pc, #144]	; (400b08 <init_gmac_ethernet+0xa8>)
  400a78:	4798      	blx	r3

	// Fill in GMAC options
	gmac_option.uc_copy_all_frame = 0;
  400a7a:	4a24      	ldr	r2, [pc, #144]	; (400b0c <init_gmac_ethernet+0xac>)
  400a7c:	2500      	movs	r5, #0
  400a7e:	7015      	strb	r5, [r2, #0]
	gmac_option.uc_no_boardcast = 0;
  400a80:	7055      	strb	r5, [r2, #1]

	memcpy(gmac_option.uc_mac_addr, gs_uc_mac_address, sizeof(gs_uc_mac_address));
  400a82:	4b23      	ldr	r3, [pc, #140]	; (400b10 <init_gmac_ethernet+0xb0>)
  400a84:	6818      	ldr	r0, [r3, #0]
  400a86:	f8c2 0002 	str.w	r0, [r2, #2]
  400a8a:	889b      	ldrh	r3, [r3, #4]
  400a8c:	80d3      	strh	r3, [r2, #6]

	gs_gmac_dev.p_hw = GMAC;
  400a8e:	4921      	ldr	r1, [pc, #132]	; (400b14 <init_gmac_ethernet+0xb4>)
  400a90:	4c21      	ldr	r4, [pc, #132]	; (400b18 <init_gmac_ethernet+0xb8>)
  400a92:	600c      	str	r4, [r1, #0]

	// Init GMAC driver structure
	gmac_dev_init(GMAC, &gs_gmac_dev, &gmac_option);
  400a94:	4620      	mov	r0, r4
  400a96:	4b21      	ldr	r3, [pc, #132]	; (400b1c <init_gmac_ethernet+0xbc>)
  400a98:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400a9a:	2280      	movs	r2, #128	; 0x80
  400a9c:	4b20      	ldr	r3, [pc, #128]	; (400b20 <init_gmac_ethernet+0xc0>)
  400a9e:	605a      	str	r2, [r3, #4]

	// Enable Interrupt
	NVIC_EnableIRQ(GMAC_IRQn);

	// Init MAC PHY driver
	if (ethernet_phy_init(GMAC, BOARD_GMAC_PHY_ADDR, sysclk_get_cpu_hz())
  400aa0:	4a20      	ldr	r2, [pc, #128]	; (400b24 <init_gmac_ethernet+0xc4>)
  400aa2:	4629      	mov	r1, r5
  400aa4:	4620      	mov	r0, r4
  400aa6:	4b20      	ldr	r3, [pc, #128]	; (400b28 <init_gmac_ethernet+0xc8>)
  400aa8:	4798      	blx	r3
  400aaa:	b9c8      	cbnz	r0, 400ae0 <init_gmac_ethernet+0x80>
		puts("PHY Initialize ERROR!\r");
		return 0;
	}

	// Auto Negotiate, work in RMII mode
	if (ethernet_phy_auto_negotiate(GMAC, BOARD_GMAC_PHY_ADDR) != GMAC_OK) {
  400aac:	2100      	movs	r1, #0
  400aae:	481a      	ldr	r0, [pc, #104]	; (400b18 <init_gmac_ethernet+0xb8>)
  400ab0:	4b1e      	ldr	r3, [pc, #120]	; (400b2c <init_gmac_ethernet+0xcc>)
  400ab2:	4798      	blx	r3
  400ab4:	b9c8      	cbnz	r0, 400aea <init_gmac_ethernet+0x8a>
		puts("Auto Negotiate ERROR!\r");
		return 0;
	}

	// Establish ethernet link
	while (ethernet_phy_set_link(GMAC, BOARD_GMAC_PHY_ADDR, 1) != GMAC_OK) {
  400ab6:	2201      	movs	r2, #1
  400ab8:	2100      	movs	r1, #0
  400aba:	4817      	ldr	r0, [pc, #92]	; (400b18 <init_gmac_ethernet+0xb8>)
  400abc:	4b1c      	ldr	r3, [pc, #112]	; (400b30 <init_gmac_ethernet+0xd0>)
  400abe:	4798      	blx	r3
  400ac0:	b9c0      	cbnz	r0, 400af4 <init_gmac_ethernet+0x94>
		puts("Set link ERROR!\r");
		return 0;
	}
	
	for(uint8_t i = 0; i<4; i++)
		p_artAddr.IP[i] = gs_uc_ip_address[i];
  400ac2:	4b1c      	ldr	r3, [pc, #112]	; (400b34 <init_gmac_ethernet+0xd4>)
  400ac4:	4a1c      	ldr	r2, [pc, #112]	; (400b38 <init_gmac_ethernet+0xd8>)
  400ac6:	7811      	ldrb	r1, [r2, #0]
  400ac8:	7019      	strb	r1, [r3, #0]
  400aca:	7851      	ldrb	r1, [r2, #1]
  400acc:	7059      	strb	r1, [r3, #1]
  400ace:	7891      	ldrb	r1, [r2, #2]
  400ad0:	7099      	strb	r1, [r3, #2]
  400ad2:	78d2      	ldrb	r2, [r2, #3]
  400ad4:	70da      	strb	r2, [r3, #3]
	
	p_artAddr.Port = 0x6391;
  400ad6:	f246 3291 	movw	r2, #25489	; 0x6391
  400ada:	809a      	strh	r2, [r3, #4]
	
	return 1;
  400adc:	2001      	movs	r0, #1
}
  400ade:	bd38      	pop	{r3, r4, r5, pc}
		puts("PHY Initialize ERROR!\r");
  400ae0:	4816      	ldr	r0, [pc, #88]	; (400b3c <init_gmac_ethernet+0xdc>)
  400ae2:	4b17      	ldr	r3, [pc, #92]	; (400b40 <init_gmac_ethernet+0xe0>)
  400ae4:	4798      	blx	r3
		return 0;
  400ae6:	4628      	mov	r0, r5
  400ae8:	bd38      	pop	{r3, r4, r5, pc}
		puts("Auto Negotiate ERROR!\r");
  400aea:	4816      	ldr	r0, [pc, #88]	; (400b44 <init_gmac_ethernet+0xe4>)
  400aec:	4b14      	ldr	r3, [pc, #80]	; (400b40 <init_gmac_ethernet+0xe0>)
  400aee:	4798      	blx	r3
		return 0;
  400af0:	2000      	movs	r0, #0
  400af2:	bd38      	pop	{r3, r4, r5, pc}
		puts("Set link ERROR!\r");
  400af4:	4814      	ldr	r0, [pc, #80]	; (400b48 <init_gmac_ethernet+0xe8>)
  400af6:	4b12      	ldr	r3, [pc, #72]	; (400b40 <init_gmac_ethernet+0xe0>)
  400af8:	4798      	blx	r3
		return 0;
  400afa:	2000      	movs	r0, #0
  400afc:	bd38      	pop	{r3, r4, r5, pc}
  400afe:	bf00      	nop
  400b00:	02625a00 	.word	0x02625a00
  400b04:	20404618 	.word	0x20404618
  400b08:	00402049 	.word	0x00402049
  400b0c:	20404c1c 	.word	0x20404c1c
  400b10:	20400018 	.word	0x20400018
  400b14:	20404524 	.word	0x20404524
  400b18:	40050000 	.word	0x40050000
  400b1c:	00400311 	.word	0x00400311
  400b20:	e000e100 	.word	0xe000e100
  400b24:	11e1a300 	.word	0x11e1a300
  400b28:	004018f5 	.word	0x004018f5
  400b2c:	004016f9 	.word	0x004016f9
  400b30:	00401605 	.word	0x00401605
  400b34:	2040531c 	.word	0x2040531c
  400b38:	20400014 	.word	0x20400014
  400b3c:	00408eb8 	.word	0x00408eb8
  400b40:	00402f45 	.word	0x00402f45
  400b44:	00408ed0 	.word	0x00408ed0
  400b48:	00408ee8 	.word	0x00408ee8

00400b4c <GMAC_Handler>:

/**
 * \brief GMAC interrupt handler.
 */
void GMAC_Handler(void)
{
  400b4c:	b508      	push	{r3, lr}
	gmac_handler(&gs_gmac_dev, GMAC_QUE_0);
  400b4e:	2100      	movs	r1, #0
  400b50:	4801      	ldr	r0, [pc, #4]	; (400b58 <GMAC_Handler+0xc>)
  400b52:	4b02      	ldr	r3, [pc, #8]	; (400b5c <GMAC_Handler+0x10>)
  400b54:	4798      	blx	r3
  400b56:	bd08      	pop	{r3, pc}
  400b58:	20404524 	.word	0x20404524
  400b5c:	00400639 	.word	0x00400639

00400b60 <compareArray>:
}

char compareArray(uint8_t a[],uint8_t b[],uint8_t size)	
{
	int i;
	for(i=0;i<size;i++){
  400b60:	b1a2      	cbz	r2, 400b8c <compareArray+0x2c>
{
  400b62:	b430      	push	{r4, r5}
  400b64:	4614      	mov	r4, r2
		if(a[i]!=b[i])
  400b66:	7802      	ldrb	r2, [r0, #0]
  400b68:	780b      	ldrb	r3, [r1, #0]
  400b6a:	429a      	cmp	r2, r3
  400b6c:	d110      	bne.n	400b90 <compareArray+0x30>
  400b6e:	1c43      	adds	r3, r0, #1
  400b70:	4420      	add	r0, r4
	for(i=0;i<size;i++){
  400b72:	4283      	cmp	r3, r0
  400b74:	d007      	beq.n	400b86 <compareArray+0x26>
		if(a[i]!=b[i])
  400b76:	f813 4b01 	ldrb.w	r4, [r3], #1
  400b7a:	f811 5f01 	ldrb.w	r5, [r1, #1]!
  400b7e:	42a5      	cmp	r5, r4
  400b80:	d0f7      	beq.n	400b72 <compareArray+0x12>
		return 1;
  400b82:	2001      	movs	r0, #1
  400b84:	e000      	b.n	400b88 <compareArray+0x28>
	}
	return 0;
  400b86:	2000      	movs	r0, #0
  400b88:	bc30      	pop	{r4, r5}
  400b8a:	4770      	bx	lr
	return 0;
  400b8c:	2000      	movs	r0, #0
  400b8e:	4770      	bx	lr
		return 1;
  400b90:	2001      	movs	r0, #1
  400b92:	e7f9      	b.n	400b88 <compareArray+0x28>

00400b94 <gmac_process_eth_packet>:
{
  400b94:	b5f0      	push	{r4, r5, r6, r7, lr}
  400b96:	b083      	sub	sp, #12
	us_pkt_format = SWAP16(p_eth->et_protlen);
  400b98:	8982      	ldrh	r2, [r0, #12]
  400b9a:	0a13      	lsrs	r3, r2, #8
  400b9c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400ba0:	b29b      	uxth	r3, r3
	if (us_pkt_format == ETH_PROT_IPV4)
  400ba2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
  400ba6:	d005      	beq.n	400bb4 <gmac_process_eth_packet+0x20>
		printf("=== Default w_pkt_format= 0x%X===\n\r", us_pkt_format);
  400ba8:	4619      	mov	r1, r3
  400baa:	4847      	ldr	r0, [pc, #284]	; (400cc8 <gmac_process_eth_packet+0x134>)
  400bac:	4b47      	ldr	r3, [pc, #284]	; (400ccc <gmac_process_eth_packet+0x138>)
  400bae:	4798      	blx	r3
}
  400bb0:	b003      	add	sp, #12
  400bb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400bb4:	4604      	mov	r4, r0
	if (p_ip_header ->ip_p == IP_PROT_UDP)
  400bb6:	7dc3      	ldrb	r3, [r0, #23]
		if (ul_size > hdr_len)
  400bb8:	2b11      	cmp	r3, #17
  400bba:	d1f9      	bne.n	400bb0 <gmac_process_eth_packet+0x1c>
  400bbc:	292a      	cmp	r1, #42	; 0x2a
  400bbe:	d9f7      	bls.n	400bb0 <gmac_process_eth_packet+0x1c>
  400bc0:	f100 0329 	add.w	r3, r0, #41	; 0x29
  400bc4:	f10d 32ff 	add.w	r2, sp, #4294967295
  400bc8:	3031      	adds	r0, #49	; 0x31
				controle[i] = p_uc_data[hdr_len+i];
  400bca:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  400bce:	f802 1f01 	strb.w	r1, [r2, #1]!
			for (i = 0; i < 8; i++)
  400bd2:	4283      	cmp	r3, r0
  400bd4:	d1f9      	bne.n	400bca <gmac_process_eth_packet+0x36>
			if (!compareArray(controle, artnet_id, 8))
  400bd6:	2208      	movs	r2, #8
  400bd8:	493d      	ldr	r1, [pc, #244]	; (400cd0 <gmac_process_eth_packet+0x13c>)
  400bda:	4668      	mov	r0, sp
  400bdc:	4b3d      	ldr	r3, [pc, #244]	; (400cd4 <gmac_process_eth_packet+0x140>)
  400bde:	4798      	blx	r3
  400be0:	2800      	cmp	r0, #0
  400be2:	d1e5      	bne.n	400bb0 <gmac_process_eth_packet+0x1c>
	switch (p_art_packet->art_OpCode)
  400be4:	8e63      	ldrh	r3, [r4, #50]	; 0x32
  400be6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
  400bea:	d006      	beq.n	400bfa <gmac_process_eth_packet+0x66>
  400bec:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
  400bf0:	d058      	beq.n	400ca4 <gmac_process_eth_packet+0x110>
		puts("Unimplemented OpCode");
  400bf2:	4839      	ldr	r0, [pc, #228]	; (400cd8 <gmac_process_eth_packet+0x144>)
  400bf4:	4b39      	ldr	r3, [pc, #228]	; (400cdc <gmac_process_eth_packet+0x148>)
  400bf6:	4798      	blx	r3
  400bf8:	e7da      	b.n	400bb0 <gmac_process_eth_packet+0x1c>
  400bfa:	f104 032a 	add.w	r3, r4, #42	; 0x2a
  400bfe:	4a38      	ldr	r2, [pc, #224]	; (400ce0 <gmac_process_eth_packet+0x14c>)
  400c00:	3432      	adds	r4, #50	; 0x32
			p_artPollReply_packet.ID[i] = p_artPoll_packet->ID[i];
  400c02:	f813 1b01 	ldrb.w	r1, [r3], #1
  400c06:	f802 1f01 	strb.w	r1, [r2, #1]!
		for (uint8_t i = 0; i<8; i++)
  400c0a:	42a3      	cmp	r3, r4
  400c0c:	d1f9      	bne.n	400c02 <gmac_process_eth_packet+0x6e>
		p_artPollReply_packet.OpCode = OpPollReply;
  400c0e:	4c35      	ldr	r4, [pc, #212]	; (400ce4 <gmac_process_eth_packet+0x150>)
  400c10:	f44f 5204 	mov.w	r2, #8448	; 0x2100
  400c14:	8122      	strh	r2, [r4, #8]
		p_artPollReply_packet.BoxAddr = p_artAddr;
  400c16:	4a34      	ldr	r2, [pc, #208]	; (400ce8 <gmac_process_eth_packet+0x154>)
  400c18:	6811      	ldr	r1, [r2, #0]
  400c1a:	f8c4 100a 	str.w	r1, [r4, #10]
  400c1e:	8892      	ldrh	r2, [r2, #4]
  400c20:	81e2      	strh	r2, [r4, #14]
		p_artPollReply_packet.VersionInfoLo = 0x01; //Version 1 of the firmware
  400c22:	2201      	movs	r2, #1
  400c24:	7462      	strb	r2, [r4, #17]
		p_artPollReply_packet.OemLo = 0xFF;
  400c26:	22ff      	movs	r2, #255	; 0xff
  400c28:	7562      	strb	r2, [r4, #21]
		p_artPollReply_packet.Status = 0b00000010;
  400c2a:	2202      	movs	r2, #2
  400c2c:	75e2      	strb	r2, [r4, #23]
		p_artPollReply_packet.EstaManLo = "S";
  400c2e:	4a2f      	ldr	r2, [pc, #188]	; (400cec <gmac_process_eth_packet+0x158>)
  400c30:	7622      	strb	r2, [r4, #24]
		p_artPollReply_packet.EstaManHi = "R";
  400c32:	4a2f      	ldr	r2, [pc, #188]	; (400cf0 <gmac_process_eth_packet+0x15c>)
  400c34:	7662      	strb	r2, [r4, #25]
		strcpy (p_artPollReply_packet.ShortName, "MstrTX");
  400c36:	4a2f      	ldr	r2, [pc, #188]	; (400cf4 <gmac_process_eth_packet+0x160>)
  400c38:	6810      	ldr	r0, [r2, #0]
  400c3a:	f8c4 001a 	str.w	r0, [r4, #26]
  400c3e:	8890      	ldrh	r0, [r2, #4]
  400c40:	7992      	ldrb	r2, [r2, #6]
  400c42:	83e0      	strh	r0, [r4, #30]
  400c44:	f884 2020 	strb.w	r2, [r4, #32]
		strcpy (p_artPollReply_packet.LongName, "Masternode for interactive theater system");
  400c48:	4d2b      	ldr	r5, [pc, #172]	; (400cf8 <gmac_process_eth_packet+0x164>)
  400c4a:	342c      	adds	r4, #44	; 0x2c
  400c4c:	f105 0720 	add.w	r7, r5, #32
  400c50:	462e      	mov	r6, r5
  400c52:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
  400c54:	6020      	str	r0, [r4, #0]
  400c56:	6061      	str	r1, [r4, #4]
  400c58:	60a2      	str	r2, [r4, #8]
  400c5a:	60e3      	str	r3, [r4, #12]
  400c5c:	4635      	mov	r5, r6
  400c5e:	3410      	adds	r4, #16
  400c60:	42be      	cmp	r6, r7
  400c62:	d1f5      	bne.n	400c50 <gmac_process_eth_packet+0xbc>
  400c64:	cd03      	ldmia	r5!, {r0, r1}
  400c66:	6020      	str	r0, [r4, #0]
  400c68:	6061      	str	r1, [r4, #4]
  400c6a:	882b      	ldrh	r3, [r5, #0]
  400c6c:	8123      	strh	r3, [r4, #8]
		p_artPollReply_packet.NumPortsLo = 0;
  400c6e:	4a1d      	ldr	r2, [pc, #116]	; (400ce4 <gmac_process_eth_packet+0x150>)
  400c70:	2300      	movs	r3, #0
  400c72:	f882 30ad 	strb.w	r3, [r2, #173]	; 0xad
		p_artPollReply_packet.GoodOutputA[0] = 0x80;
  400c76:	2380      	movs	r3, #128	; 0x80
  400c78:	f882 30b6 	strb.w	r3, [r2, #182]	; 0xb6
  400c7c:	4b1f      	ldr	r3, [pc, #124]	; (400cfc <gmac_process_eth_packet+0x168>)
  400c7e:	32c8      	adds	r2, #200	; 0xc8
  400c80:	1d98      	adds	r0, r3, #6
			p_artPollReply_packet.Mac[i] = gs_uc_mac_address[i];	
  400c82:	f813 1b01 	ldrb.w	r1, [r3], #1
  400c86:	f802 1f01 	strb.w	r1, [r2, #1]!
		for (uint8_t i = 0; i < 6; i++)
  400c8a:	4283      	cmp	r3, r0
  400c8c:	d1f9      	bne.n	400c82 <gmac_process_eth_packet+0xee>
		p_artPollReply_packet.GoodOutputB[0] = 0b11000000;
  400c8e:	4b15      	ldr	r3, [pc, #84]	; (400ce4 <gmac_process_eth_packet+0x150>)
  400c90:	22c0      	movs	r2, #192	; 0xc0
  400c92:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
		p_artPollReply_packet.Status3 = 0b010000000;
  400c96:	2280      	movs	r2, #128	; 0x80
  400c98:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
		puts("ArtPoll replied\r");
  400c9c:	4818      	ldr	r0, [pc, #96]	; (400d00 <gmac_process_eth_packet+0x16c>)
  400c9e:	4b0f      	ldr	r3, [pc, #60]	; (400cdc <gmac_process_eth_packet+0x148>)
  400ca0:	4798      	blx	r3
  400ca2:	e785      	b.n	400bb0 <gmac_process_eth_packet+0x1c>
		if (p_artDmx_packet->SubUni == 0 && p_artDmx_packet->Net == 0)
  400ca4:	8f23      	ldrh	r3, [r4, #56]	; 0x38
  400ca6:	2b00      	cmp	r3, #0
  400ca8:	d182      	bne.n	400bb0 <gmac_process_eth_packet+0x1c>
			memcpy(artnet_data_buffer, p_artDmx_packet->Data, SWAP16(p_artDmx_packet->Length)); //mempcy(dst, src, arraylength);
  400caa:	8f62      	ldrh	r2, [r4, #58]	; 0x3a
  400cac:	0213      	lsls	r3, r2, #8
  400cae:	b29b      	uxth	r3, r3
  400cb0:	ea43 2212 	orr.w	r2, r3, r2, lsr #8
  400cb4:	f104 013c 	add.w	r1, r4, #60	; 0x3c
  400cb8:	4812      	ldr	r0, [pc, #72]	; (400d04 <gmac_process_eth_packet+0x170>)
  400cba:	4b13      	ldr	r3, [pc, #76]	; (400d08 <gmac_process_eth_packet+0x174>)
  400cbc:	4798      	blx	r3
			puts("DMX saved\r");
  400cbe:	4813      	ldr	r0, [pc, #76]	; (400d0c <gmac_process_eth_packet+0x178>)
  400cc0:	4b06      	ldr	r3, [pc, #24]	; (400cdc <gmac_process_eth_packet+0x148>)
  400cc2:	4798      	blx	r3
  400cc4:	e774      	b.n	400bb0 <gmac_process_eth_packet+0x1c>
  400cc6:	bf00      	nop
  400cc8:	00408e94 	.word	0x00408e94
  400ccc:	00402cb1 	.word	0x00402cb1
  400cd0:	2040000c 	.word	0x2040000c
  400cd4:	00400b61 	.word	0x00400b61
  400cd8:	00408e7c 	.word	0x00408e7c
  400cdc:	00402f45 	.word	0x00402f45
  400ce0:	20404c23 	.word	0x20404c23
  400ce4:	20404c24 	.word	0x20404c24
  400ce8:	2040531c 	.word	0x2040531c
  400cec:	00408e24 	.word	0x00408e24
  400cf0:	00408fb4 	.word	0x00408fb4
  400cf4:	00408e28 	.word	0x00408e28
  400cf8:	00408e30 	.word	0x00408e30
  400cfc:	20400018 	.word	0x20400018
  400d00:	00408e5c 	.word	0x00408e5c
  400d04:	20404324 	.word	0x20404324
  400d08:	00402cd9 	.word	0x00402cd9
  400d0c:	00408e70 	.word	0x00408e70

00400d10 <print_address_register>:
{
	printf("STATUS\t\t = 0x%02x RX_DR=%x TX_DS=%x MAX_RT=%x RX_P_NO=%x TX_FULL=%x\r\n", status, (status & (1<<RX_DR)) ? 1 : 0, (status & (1<<TX_DS)) ? 1 : 0, (status & (1<<MAX_RT)) ? 1 : 0, (status & (1<<RX_P_NO)) ? 1 : 0, (status & (1<<TX_FULL)) ? 1 : 0);
}

static void print_address_register(const char* name, uint8_t reg, uint8_t qty)
{
  400d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400d14:	b083      	sub	sp, #12
  400d16:	af00      	add	r7, sp, #0
  400d18:	460e      	mov	r6, r1
  400d1a:	4614      	mov	r4, r2
	printf("%s\t", name);
  400d1c:	4601      	mov	r1, r0
  400d1e:	4829      	ldr	r0, [pc, #164]	; (400dc4 <print_address_register+0xb4>)
  400d20:	4b29      	ldr	r3, [pc, #164]	; (400dc8 <print_address_register+0xb8>)
  400d22:	4798      	blx	r3
	while(qty--){
  400d24:	2c00      	cmp	r4, #0
  400d26:	d045      	beq.n	400db4 <print_address_register+0xa4>
  400d28:	4434      	add	r4, r6
  400d2a:	fa5f fa84 	uxtb.w	sl, r4
		uint8_t buffer[addr_width];
  400d2e:	f8df b0a8 	ldr.w	fp, [pc, #168]	; 400dd8 <print_address_register+0xc8>
	while(qty--){
  400d32:	f8c7 d004 	str.w	sp, [r7, #4]
		uint8_t buffer[addr_width];
  400d36:	f89b 4000 	ldrb.w	r4, [fp]
  400d3a:	1de3      	adds	r3, r4, #7
  400d3c:	f023 0307 	bic.w	r3, r3, #7
  400d40:	ebad 0d03 	sub.w	sp, sp, r3
  400d44:	466d      	mov	r5, sp
		read_register(reg++, buffer, sizeof(buffer));
  400d46:	f106 0901 	add.w	r9, r6, #1
  400d4a:	fa5f f989 	uxtb.w	r9, r9
{
  400d4e:	f8c7 d000 	str.w	sp, [r7]
	uint8_t status[len+1];
  400d52:	f104 0308 	add.w	r3, r4, #8
  400d56:	f023 0307 	bic.w	r3, r3, #7
  400d5a:	ebad 0d03 	sub.w	sp, sp, r3
	status[0] = R_REGISTER | (REGISTER_MASK & reg);
  400d5e:	f006 061f 	and.w	r6, r6, #31
  400d62:	f88d 6000 	strb.w	r6, [sp]
	spi_master_transfer(&status, sizeof(status));
  400d66:	1c61      	adds	r1, r4, #1
  400d68:	4668      	mov	r0, sp
  400d6a:	4b18      	ldr	r3, [pc, #96]	; (400dcc <print_address_register+0xbc>)
  400d6c:	4798      	blx	r3
	for (uint8_t i = 0; i< len; i++)
  400d6e:	b15c      	cbz	r4, 400d88 <print_address_register+0x78>
  400d70:	f10d 0801 	add.w	r8, sp, #1
  400d74:	1e6b      	subs	r3, r5, #1
  400d76:	1e61      	subs	r1, r4, #1
  400d78:	fa55 f181 	uxtab	r1, r5, r1
		buf[i] = status[i+1];
  400d7c:	f818 2b01 	ldrb.w	r2, [r8], #1
  400d80:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint8_t i = 0; i< len; i++)
  400d84:	428b      	cmp	r3, r1
  400d86:	d1f9      	bne.n	400d7c <print_address_register+0x6c>
  400d88:	f8d7 d000 	ldr.w	sp, [r7]
		
		printf(" 0x");
  400d8c:	4810      	ldr	r0, [pc, #64]	; (400dd0 <print_address_register+0xc0>)
  400d8e:	4b0e      	ldr	r3, [pc, #56]	; (400dc8 <print_address_register+0xb8>)
  400d90:	4798      	blx	r3
		uint8_t* bufptr = buffer + sizeof(buffer);
		while(--bufptr >= buffer){
  400d92:	3c01      	subs	r4, #1
  400d94:	192c      	adds	r4, r5, r4
  400d96:	d208      	bcs.n	400daa <print_address_register+0x9a>
			printf("%02x", *bufptr);
  400d98:	f8df 8040 	ldr.w	r8, [pc, #64]	; 400ddc <print_address_register+0xcc>
  400d9c:	4e0a      	ldr	r6, [pc, #40]	; (400dc8 <print_address_register+0xb8>)
  400d9e:	f814 1901 	ldrb.w	r1, [r4], #-1
  400da2:	4640      	mov	r0, r8
  400da4:	47b0      	blx	r6
		while(--bufptr >= buffer){
  400da6:	42a5      	cmp	r5, r4
  400da8:	d9f9      	bls.n	400d9e <print_address_register+0x8e>
  400daa:	f8d7 d004 	ldr.w	sp, [r7, #4]
		read_register(reg++, buffer, sizeof(buffer));
  400dae:	464e      	mov	r6, r9
	while(qty--){
  400db0:	45d1      	cmp	r9, sl
  400db2:	d1be      	bne.n	400d32 <print_address_register+0x22>
		}
	}
	printf("\r\n");
  400db4:	4807      	ldr	r0, [pc, #28]	; (400dd4 <print_address_register+0xc4>)
  400db6:	4b04      	ldr	r3, [pc, #16]	; (400dc8 <print_address_register+0xb8>)
  400db8:	4798      	blx	r3
}
  400dba:	370c      	adds	r7, #12
  400dbc:	46bd      	mov	sp, r7
  400dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400dc2:	bf00      	nop
  400dc4:	00409030 	.word	0x00409030
  400dc8:	00402cb1 	.word	0x00402cb1
  400dcc:	00401555 	.word	0x00401555
  400dd0:	00409034 	.word	0x00409034
  400dd4:	00409004 	.word	0x00409004
  400dd8:	20405324 	.word	0x20405324
  400ddc:	00409038 	.word	0x00409038

00400de0 <writeRegister>:
{
  400de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400de2:	af00      	add	r7, sp, #0
	uint8_t p_buf[length+1];
  400de4:	1c56      	adds	r6, r2, #1
  400de6:	f102 0308 	add.w	r3, r2, #8
  400dea:	f023 0307 	bic.w	r3, r3, #7
  400dee:	ebad 0d03 	sub.w	sp, sp, r3
  400df2:	466d      	mov	r5, sp
	p_buf[0] = (W_REGISTER | (REGISTER_MASK & reg));
  400df4:	f000 001f 	and.w	r0, r0, #31
  400df8:	f040 0020 	orr.w	r0, r0, #32
  400dfc:	f88d 0000 	strb.w	r0, [sp]
	for (uint8_t i = 0; i < length; i++)
  400e00:	b152      	cbz	r2, 400e18 <writeRegister+0x38>
  400e02:	1e4b      	subs	r3, r1, #1
  400e04:	1c68      	adds	r0, r5, #1
  400e06:	3a01      	subs	r2, #1
  400e08:	fa51 f482 	uxtab	r4, r1, r2
		p_buf[i+1] = (*buf++);
  400e0c:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  400e10:	f800 2b01 	strb.w	r2, [r0], #1
	for (uint8_t i = 0; i < length; i++)
  400e14:	42a3      	cmp	r3, r4
  400e16:	d1f9      	bne.n	400e0c <writeRegister+0x2c>
	spi_master_transfer(p_buf, sizeof(p_buf));
  400e18:	4631      	mov	r1, r6
  400e1a:	4628      	mov	r0, r5
  400e1c:	4b02      	ldr	r3, [pc, #8]	; (400e28 <writeRegister+0x48>)
  400e1e:	4798      	blx	r3
}
  400e20:	7828      	ldrb	r0, [r5, #0]
  400e22:	46bd      	mov	sp, r7
  400e24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400e26:	bf00      	nop
  400e28:	00401555 	.word	0x00401555

00400e2c <nRF24_readRegister>:
{
  400e2c:	b500      	push	{lr}
  400e2e:	b083      	sub	sp, #12
	uint8_t cmd[2] = {R_REGISTER | (REGISTER_MASK & reg), 0xFF};
  400e30:	f000 001f 	and.w	r0, r0, #31
  400e34:	f88d 0004 	strb.w	r0, [sp, #4]
  400e38:	23ff      	movs	r3, #255	; 0xff
  400e3a:	f88d 3005 	strb.w	r3, [sp, #5]
	spi_master_transfer(&cmd, sizeof(cmd));
  400e3e:	2102      	movs	r1, #2
  400e40:	a801      	add	r0, sp, #4
  400e42:	4b03      	ldr	r3, [pc, #12]	; (400e50 <nRF24_readRegister+0x24>)
  400e44:	4798      	blx	r3
}
  400e46:	f89d 0005 	ldrb.w	r0, [sp, #5]
  400e4a:	b003      	add	sp, #12
  400e4c:	f85d fb04 	ldr.w	pc, [sp], #4
  400e50:	00401555 	.word	0x00401555

00400e54 <print_byte_register>:

static void print_byte_register(const char* name, uint8_t reg, uint8_t qty)
{
  400e54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400e58:	460d      	mov	r5, r1
  400e5a:	4616      	mov	r6, r2
	printf("%s\t", name);
  400e5c:	4601      	mov	r1, r0
  400e5e:	480d      	ldr	r0, [pc, #52]	; (400e94 <print_byte_register+0x40>)
  400e60:	4b0d      	ldr	r3, [pc, #52]	; (400e98 <print_byte_register+0x44>)
  400e62:	4798      	blx	r3
	while (qty--)
  400e64:	b186      	cbz	r6, 400e88 <print_byte_register+0x34>
  400e66:	442e      	add	r6, r5
  400e68:	b2f6      	uxtb	r6, r6
	{
		printf(" 0x%02x", nRF24_readRegister(reg++));
  400e6a:	f8df 9034 	ldr.w	r9, [pc, #52]	; 400ea0 <print_byte_register+0x4c>
  400e6e:	f8df 8034 	ldr.w	r8, [pc, #52]	; 400ea4 <print_byte_register+0x50>
  400e72:	4f09      	ldr	r7, [pc, #36]	; (400e98 <print_byte_register+0x44>)
  400e74:	1c6c      	adds	r4, r5, #1
  400e76:	b2e4      	uxtb	r4, r4
  400e78:	4628      	mov	r0, r5
  400e7a:	47c8      	blx	r9
  400e7c:	4601      	mov	r1, r0
  400e7e:	4640      	mov	r0, r8
  400e80:	47b8      	blx	r7
  400e82:	4625      	mov	r5, r4
	while (qty--)
  400e84:	42a6      	cmp	r6, r4
  400e86:	d1f5      	bne.n	400e74 <print_byte_register+0x20>
	}
	printf("\r\n");
  400e88:	4804      	ldr	r0, [pc, #16]	; (400e9c <print_byte_register+0x48>)
  400e8a:	4b03      	ldr	r3, [pc, #12]	; (400e98 <print_byte_register+0x44>)
  400e8c:	4798      	blx	r3
  400e8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400e92:	bf00      	nop
  400e94:	00409030 	.word	0x00409030
  400e98:	00402cb1 	.word	0x00402cb1
  400e9c:	00409004 	.word	0x00409004
  400ea0:	00400e2d 	.word	0x00400e2d
  400ea4:	00409040 	.word	0x00409040

00400ea8 <nRF24_writeRegister>:
{
  400ea8:	b500      	push	{lr}
  400eaa:	b083      	sub	sp, #12
	p_buf[0] = (W_REGISTER | (REGISTER_MASK & reg));
  400eac:	f000 001f 	and.w	r0, r0, #31
  400eb0:	f040 0020 	orr.w	r0, r0, #32
  400eb4:	f88d 0004 	strb.w	r0, [sp, #4]
	p_buf[1] = val;
  400eb8:	f88d 1005 	strb.w	r1, [sp, #5]
	spi_master_transfer(p_buf, sizeof(p_buf));
  400ebc:	2102      	movs	r1, #2
  400ebe:	a801      	add	r0, sp, #4
  400ec0:	4b03      	ldr	r3, [pc, #12]	; (400ed0 <nRF24_writeRegister+0x28>)
  400ec2:	4798      	blx	r3
}
  400ec4:	f89d 0004 	ldrb.w	r0, [sp, #4]
  400ec8:	b003      	add	sp, #12
  400eca:	f85d fb04 	ldr.w	pc, [sp], #4
  400ece:	bf00      	nop
  400ed0:	00401555 	.word	0x00401555

00400ed4 <nRF24_FlushRx>:
{
  400ed4:	b500      	push	{lr}
  400ed6:	b083      	sub	sp, #12
	cmd = FLUSH_RX;
  400ed8:	a802      	add	r0, sp, #8
  400eda:	23e2      	movs	r3, #226	; 0xe2
  400edc:	f800 3d01 	strb.w	r3, [r0, #-1]!
	spi_master_transfer(&cmd, sizeof(cmd));
  400ee0:	2101      	movs	r1, #1
  400ee2:	4b03      	ldr	r3, [pc, #12]	; (400ef0 <nRF24_FlushRx+0x1c>)
  400ee4:	4798      	blx	r3
}
  400ee6:	f89d 0007 	ldrb.w	r0, [sp, #7]
  400eea:	b003      	add	sp, #12
  400eec:	f85d fb04 	ldr.w	pc, [sp], #4
  400ef0:	00401555 	.word	0x00401555

00400ef4 <nRF24_FlushTx>:
{
  400ef4:	b500      	push	{lr}
  400ef6:	b083      	sub	sp, #12
	cmd = FLUSH_TX;
  400ef8:	a802      	add	r0, sp, #8
  400efa:	23e1      	movs	r3, #225	; 0xe1
  400efc:	f800 3d01 	strb.w	r3, [r0, #-1]!
	spi_master_transfer(&cmd, sizeof(cmd));
  400f00:	2101      	movs	r1, #1
  400f02:	4b03      	ldr	r3, [pc, #12]	; (400f10 <nRF24_FlushTx+0x1c>)
  400f04:	4798      	blx	r3
}
  400f06:	f89d 0007 	ldrb.w	r0, [sp, #7]
  400f0a:	b003      	add	sp, #12
  400f0c:	f85d fb04 	ldr.w	pc, [sp], #4
  400f10:	00401555 	.word	0x00401555

00400f14 <nRF24_getStatus>:
{
  400f14:	b500      	push	{lr}
  400f16:	b083      	sub	sp, #12
	cmd = RF24_NOP;
  400f18:	a802      	add	r0, sp, #8
  400f1a:	23ff      	movs	r3, #255	; 0xff
  400f1c:	f800 3d01 	strb.w	r3, [r0, #-1]!
	spi_master_transfer(&cmd, sizeof(cmd));
  400f20:	2101      	movs	r1, #1
  400f22:	4b03      	ldr	r3, [pc, #12]	; (400f30 <nRF24_getStatus+0x1c>)
  400f24:	4798      	blx	r3
}
  400f26:	f89d 0007 	ldrb.w	r0, [sp, #7]
  400f2a:	b003      	add	sp, #12
  400f2c:	f85d fb04 	ldr.w	pc, [sp], #4
  400f30:	00401555 	.word	0x00401555

00400f34 <nRF24_setDataRate>:
{
  400f34:	b538      	push	{r3, r4, r5, lr}
  400f36:	4605      	mov	r5, r0
	uint8_t setup = nRF24_readRegister(RF_SETUP);
  400f38:	2006      	movs	r0, #6
  400f3a:	4b0c      	ldr	r3, [pc, #48]	; (400f6c <nRF24_setDataRate+0x38>)
  400f3c:	4798      	blx	r3
	setup &= ~((1<<RF_DR));
  400f3e:	f000 04f7 	and.w	r4, r0, #247	; 0xf7
	if (speed == RF24_2MBPS) {
  400f42:	2d01      	cmp	r5, #1
  400f44:	d00b      	beq.n	400f5e <nRF24_setDataRate+0x2a>
	nRF24_writeRegister(RF_SETUP, setup);
  400f46:	4621      	mov	r1, r4
  400f48:	2006      	movs	r0, #6
  400f4a:	4b09      	ldr	r3, [pc, #36]	; (400f70 <nRF24_setDataRate+0x3c>)
  400f4c:	4798      	blx	r3
	if(nRF24_readRegister(RF_SETUP) == setup)
  400f4e:	2006      	movs	r0, #6
  400f50:	4b06      	ldr	r3, [pc, #24]	; (400f6c <nRF24_setDataRate+0x38>)
  400f52:	4798      	blx	r3
}
  400f54:	4284      	cmp	r4, r0
  400f56:	bf14      	ite	ne
  400f58:	2000      	movne	r0, #0
  400f5a:	2001      	moveq	r0, #1
  400f5c:	bd38      	pop	{r3, r4, r5, pc}
		setup |= (1<<RF_DR);
  400f5e:	f044 0408 	orr.w	r4, r4, #8
		txDelay = 65;
  400f62:	2241      	movs	r2, #65	; 0x41
  400f64:	4b03      	ldr	r3, [pc, #12]	; (400f74 <nRF24_setDataRate+0x40>)
  400f66:	601a      	str	r2, [r3, #0]
  400f68:	e7ed      	b.n	400f46 <nRF24_setDataRate+0x12>
  400f6a:	bf00      	nop
  400f6c:	00400e2d 	.word	0x00400e2d
  400f70:	00400ea9 	.word	0x00400ea9
  400f74:	20405330 	.word	0x20405330

00400f78 <getDataRate>:
{
  400f78:	b508      	push	{r3, lr}
	uint8_t dr = nRF24_readRegister(RF_SETUP) & ((1<<RF_DR_LOW) | (1<<RF_DR_HIGH));
  400f7a:	2006      	movs	r0, #6
  400f7c:	4b04      	ldr	r3, [pc, #16]	; (400f90 <getDataRate+0x18>)
  400f7e:	4798      	blx	r3
	if (dr == (1<<RF_DR_HIGH)) {
  400f80:	f000 0028 	and.w	r0, r0, #40	; 0x28
}
  400f84:	2808      	cmp	r0, #8
  400f86:	bf14      	ite	ne
  400f88:	2000      	movne	r0, #0
  400f8a:	2001      	moveq	r0, #1
  400f8c:	bd08      	pop	{r3, pc}
  400f8e:	bf00      	nop
  400f90:	00400e2d 	.word	0x00400e2d

00400f94 <nRF24_setCRCLength>:
{
  400f94:	b510      	push	{r4, lr}
  400f96:	4604      	mov	r4, r0
	uint8_t config = nRF24_readRegister(NRF_CONFIG) & ~((1<<CRCO) | (1<<EN_CRC));
  400f98:	2000      	movs	r0, #0
  400f9a:	4b07      	ldr	r3, [pc, #28]	; (400fb8 <nRF24_setCRCLength+0x24>)
  400f9c:	4798      	blx	r3
  400f9e:	f000 01f3 	and.w	r1, r0, #243	; 0xf3
	if (length == RF24_CRC_DISABLED){
  400fa2:	b12c      	cbz	r4, 400fb0 <nRF24_setCRCLength+0x1c>
	else if (length == RF24_CRC_8){
  400fa4:	2c01      	cmp	r4, #1
		config |= (1<<EN_CRC);
  400fa6:	bf0c      	ite	eq
  400fa8:	f041 0108 	orreq.w	r1, r1, #8
		config |= (1<<CRCO);
  400fac:	f041 010c 	orrne.w	r1, r1, #12
	nRF24_writeRegister(NRF_CONFIG, config);
  400fb0:	2000      	movs	r0, #0
  400fb2:	4b02      	ldr	r3, [pc, #8]	; (400fbc <nRF24_setCRCLength+0x28>)
  400fb4:	4798      	blx	r3
  400fb6:	bd10      	pop	{r4, pc}
  400fb8:	00400e2d 	.word	0x00400e2d
  400fbc:	00400ea9 	.word	0x00400ea9

00400fc0 <getCRCLength>:
{
  400fc0:	b538      	push	{r3, r4, r5, lr}
	uint8_t config = nRF24_readRegister(NRF_CONFIG) & ((1<<CRCO) | (1<<EN_CRC));
  400fc2:	2000      	movs	r0, #0
  400fc4:	4d08      	ldr	r5, [pc, #32]	; (400fe8 <getCRCLength+0x28>)
  400fc6:	47a8      	blx	r5
  400fc8:	4604      	mov	r4, r0
	uint8_t AA = nRF24_readRegister(EN_AA);
  400fca:	2001      	movs	r0, #1
  400fcc:	47a8      	blx	r5
    if (config & (1<<EN_CRC) || AA) {
  400fce:	f014 0f08 	tst.w	r4, #8
  400fd2:	d102      	bne.n	400fda <getCRCLength+0x1a>
  400fd4:	b908      	cbnz	r0, 400fda <getCRCLength+0x1a>
	rf24_crclength_e result = RF24_CRC_DISABLED;
  400fd6:	2000      	movs	r0, #0
}
  400fd8:	bd38      	pop	{r3, r4, r5, pc}
	    if (config & (1<<CRCO)) {
  400fda:	f004 0404 	and.w	r4, r4, #4
		    result = RF24_CRC_8;
  400fde:	2c00      	cmp	r4, #0
  400fe0:	bf14      	ite	ne
  400fe2:	2002      	movne	r0, #2
  400fe4:	2001      	moveq	r0, #1
  400fe6:	bd38      	pop	{r3, r4, r5, pc}
  400fe8:	00400e2d 	.word	0x00400e2d

00400fec <nRF24_setPALevel>:
{
  400fec:	b510      	push	{r4, lr}
  400fee:	4604      	mov	r4, r0
	uint8_t setup = nRF24_readRegister(RF_SETUP) & 0xF8;
  400ff0:	2006      	movs	r0, #6
  400ff2:	4b08      	ldr	r3, [pc, #32]	; (401014 <nRF24_setPALevel+0x28>)
  400ff4:	4798      	blx	r3
  400ff6:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
	if (level > 3) {
  400ffa:	2c03      	cmp	r4, #3
  400ffc:	d808      	bhi.n	401010 <nRF24_setPALevel+0x24>
		level = (level << 1) + 1;
  400ffe:	0064      	lsls	r4, r4, #1
  401000:	3401      	adds	r4, #1
  401002:	f004 04ff 	and.w	r4, r4, #255	; 0xff
	nRF24_writeRegister(RF_SETUP, setup |= level);
  401006:	4321      	orrs	r1, r4
  401008:	2006      	movs	r0, #6
  40100a:	4b03      	ldr	r3, [pc, #12]	; (401018 <nRF24_setPALevel+0x2c>)
  40100c:	4798      	blx	r3
  40100e:	bd10      	pop	{r4, pc}
		level = (RF_PA_MAX << 1) + 1;
  401010:	2407      	movs	r4, #7
  401012:	e7f8      	b.n	401006 <nRF24_setPALevel+0x1a>
  401014:	00400e2d 	.word	0x00400e2d
  401018:	00400ea9 	.word	0x00400ea9

0040101c <nRF24_getPALevel>:
{
  40101c:	b508      	push	{r3, lr}
	return (nRF24_readRegister(RF_SETUP) & (1<<(RF_PWR_LOW) | (1<<RF_PWR_HIGH))) >> 1;
  40101e:	2006      	movs	r0, #6
  401020:	4b02      	ldr	r3, [pc, #8]	; (40102c <nRF24_getPALevel+0x10>)
  401022:	4798      	blx	r3
}
  401024:	f3c0 0041 	ubfx	r0, r0, #1, #2
  401028:	bd08      	pop	{r3, pc}
  40102a:	bf00      	nop
  40102c:	00400e2d 	.word	0x00400e2d

00401030 <printDetails>:
}

void printDetails(void)
{
  401030:	b570      	push	{r4, r5, r6, lr}
  401032:	b084      	sub	sp, #16
	printf("SPI Speed\t = %ld MHz\r\n",gs_ul_spi_clock/1000000);
  401034:	4b31      	ldr	r3, [pc, #196]	; (4010fc <printDetails+0xcc>)
  401036:	6819      	ldr	r1, [r3, #0]
  401038:	4b31      	ldr	r3, [pc, #196]	; (401100 <printDetails+0xd0>)
  40103a:	fba3 3101 	umull	r3, r1, r3, r1
  40103e:	0c89      	lsrs	r1, r1, #18
  401040:	4830      	ldr	r0, [pc, #192]	; (401104 <printDetails+0xd4>)
  401042:	4d31      	ldr	r5, [pc, #196]	; (401108 <printDetails+0xd8>)
  401044:	47a8      	blx	r5
	print_status(nRF24_getStatus());
  401046:	4b31      	ldr	r3, [pc, #196]	; (40110c <printDetails+0xdc>)
  401048:	4798      	blx	r3
  40104a:	4601      	mov	r1, r0
	printf("STATUS\t\t = 0x%02x RX_DR=%x TX_DS=%x MAX_RT=%x RX_P_NO=%x TX_FULL=%x\r\n", status, (status & (1<<RX_DR)) ? 1 : 0, (status & (1<<TX_DS)) ? 1 : 0, (status & (1<<MAX_RT)) ? 1 : 0, (status & (1<<RX_P_NO)) ? 1 : 0, (status & (1<<TX_FULL)) ? 1 : 0);
  40104c:	f000 0301 	and.w	r3, r0, #1
  401050:	9302      	str	r3, [sp, #8]
  401052:	f3c0 0340 	ubfx	r3, r0, #1, #1
  401056:	9301      	str	r3, [sp, #4]
  401058:	f3c0 1300 	ubfx	r3, r0, #4, #1
  40105c:	9300      	str	r3, [sp, #0]
  40105e:	f3c0 1340 	ubfx	r3, r0, #5, #1
  401062:	f3c0 1280 	ubfx	r2, r0, #6, #1
  401066:	482a      	ldr	r0, [pc, #168]	; (401110 <printDetails+0xe0>)
  401068:	47a8      	blx	r5
	print_address_register("RX_ADDR_P0-1", RX_ADDR_P0, 2);
  40106a:	2202      	movs	r2, #2
  40106c:	210a      	movs	r1, #10
  40106e:	4829      	ldr	r0, [pc, #164]	; (401114 <printDetails+0xe4>)
  401070:	4e29      	ldr	r6, [pc, #164]	; (401118 <printDetails+0xe8>)
  401072:	47b0      	blx	r6
	print_byte_register("RX_ADDR_P2-5", RX_ADDR_P2, 4);
  401074:	2204      	movs	r2, #4
  401076:	210c      	movs	r1, #12
  401078:	4828      	ldr	r0, [pc, #160]	; (40111c <printDetails+0xec>)
  40107a:	4c29      	ldr	r4, [pc, #164]	; (401120 <printDetails+0xf0>)
  40107c:	47a0      	blx	r4
	print_address_register("TX_ADDR\t", TX_ADDR, 1);
  40107e:	2201      	movs	r2, #1
  401080:	2110      	movs	r1, #16
  401082:	4828      	ldr	r0, [pc, #160]	; (401124 <printDetails+0xf4>)
  401084:	47b0      	blx	r6

	print_byte_register("RX_PW_P0-5", RX_PW_P0, 6);
  401086:	2206      	movs	r2, #6
  401088:	2111      	movs	r1, #17
  40108a:	4827      	ldr	r0, [pc, #156]	; (401128 <printDetails+0xf8>)
  40108c:	47a0      	blx	r4
	print_byte_register("SETUP_AW", SETUP_AW, 1);
  40108e:	2201      	movs	r2, #1
  401090:	2103      	movs	r1, #3
  401092:	4826      	ldr	r0, [pc, #152]	; (40112c <printDetails+0xfc>)
  401094:	47a0      	blx	r4
	print_byte_register("EN_AA\t", EN_AA, 1);
  401096:	2201      	movs	r2, #1
  401098:	4611      	mov	r1, r2
  40109a:	4825      	ldr	r0, [pc, #148]	; (401130 <printDetails+0x100>)
  40109c:	47a0      	blx	r4
	print_byte_register("EN_RXADDR", EN_RXADDR, 1);
  40109e:	2201      	movs	r2, #1
  4010a0:	2102      	movs	r1, #2
  4010a2:	4824      	ldr	r0, [pc, #144]	; (401134 <printDetails+0x104>)
  4010a4:	47a0      	blx	r4
	print_byte_register("RF_CH\t", RF_CH, 1);
  4010a6:	2201      	movs	r2, #1
  4010a8:	2105      	movs	r1, #5
  4010aa:	4823      	ldr	r0, [pc, #140]	; (401138 <printDetails+0x108>)
  4010ac:	47a0      	blx	r4
	print_byte_register("RF_SETUP", RF_SETUP, 1);
  4010ae:	2201      	movs	r2, #1
  4010b0:	2106      	movs	r1, #6
  4010b2:	4822      	ldr	r0, [pc, #136]	; (40113c <printDetails+0x10c>)
  4010b4:	47a0      	blx	r4
	print_byte_register("CONFIG\t", NRF_CONFIG, 1);
  4010b6:	2201      	movs	r2, #1
  4010b8:	2100      	movs	r1, #0
  4010ba:	4821      	ldr	r0, [pc, #132]	; (401140 <printDetails+0x110>)
  4010bc:	47a0      	blx	r4
	print_byte_register("DYNPD/FEATURE", DYNPD, 2);
  4010be:	2202      	movs	r2, #2
  4010c0:	211c      	movs	r1, #28
  4010c2:	4820      	ldr	r0, [pc, #128]	; (401144 <printDetails+0x114>)
  4010c4:	47a0      	blx	r4
	
	printf("Data Rate\t = %s\r\n", rf24_datarate_e_str_P[getDataRate()]);
  4010c6:	4b20      	ldr	r3, [pc, #128]	; (401148 <printDetails+0x118>)
  4010c8:	4798      	blx	r3
  4010ca:	4b20      	ldr	r3, [pc, #128]	; (40114c <printDetails+0x11c>)
  4010cc:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
  4010d0:	481f      	ldr	r0, [pc, #124]	; (401150 <printDetails+0x120>)
  4010d2:	47a8      	blx	r5
	printf("Model\t\t = %s\r\n", rf24_model_e_str_P[isPVariant()]);
  4010d4:	491f      	ldr	r1, [pc, #124]	; (401154 <printDetails+0x124>)
  4010d6:	4820      	ldr	r0, [pc, #128]	; (401158 <printDetails+0x128>)
  4010d8:	47a8      	blx	r5
	printf("CRC Length\t = %s\r\n", rf24_crclength_e_str_P[getCRCLength()]);
  4010da:	4b20      	ldr	r3, [pc, #128]	; (40115c <printDetails+0x12c>)
  4010dc:	4798      	blx	r3
  4010de:	4b20      	ldr	r3, [pc, #128]	; (401160 <printDetails+0x130>)
  4010e0:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
  4010e4:	481f      	ldr	r0, [pc, #124]	; (401164 <printDetails+0x134>)
  4010e6:	47a8      	blx	r5
	printf("PA Power\t = %s\r\n", rf24_pa_dbm_e_str_P[nRF24_getPALevel()]);
  4010e8:	4b1f      	ldr	r3, [pc, #124]	; (401168 <printDetails+0x138>)
  4010ea:	4798      	blx	r3
  4010ec:	4b1f      	ldr	r3, [pc, #124]	; (40116c <printDetails+0x13c>)
  4010ee:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
  4010f2:	481f      	ldr	r0, [pc, #124]	; (401170 <printDetails+0x140>)
  4010f4:	47a8      	blx	r5
}
  4010f6:	b004      	add	sp, #16
  4010f8:	bd70      	pop	{r4, r5, r6, pc}
  4010fa:	bf00      	nop
  4010fc:	20400020 	.word	0x20400020
  401100:	431bde83 	.word	0x431bde83
  401104:	00408f00 	.word	0x00408f00
  401108:	00402cb1 	.word	0x00402cb1
  40110c:	00400f15 	.word	0x00400f15
  401110:	00408f18 	.word	0x00408f18
  401114:	00408f60 	.word	0x00408f60
  401118:	00400d11 	.word	0x00400d11
  40111c:	00408f70 	.word	0x00408f70
  401120:	00400e55 	.word	0x00400e55
  401124:	00408f80 	.word	0x00408f80
  401128:	00408f8c 	.word	0x00408f8c
  40112c:	00408f98 	.word	0x00408f98
  401130:	00408fa4 	.word	0x00408fa4
  401134:	00408fac 	.word	0x00408fac
  401138:	00408fb8 	.word	0x00408fb8
  40113c:	00408fc0 	.word	0x00408fc0
  401140:	00408fcc 	.word	0x00408fcc
  401144:	00408fd4 	.word	0x00408fd4
  401148:	00400f79 	.word	0x00400f79
  40114c:	00409088 	.word	0x00409088
  401150:	00408fe4 	.word	0x00408fe4
  401154:	00409094 	.word	0x00409094
  401158:	00408ff8 	.word	0x00408ff8
  40115c:	00400fc1 	.word	0x00400fc1
  401160:	00409064 	.word	0x00409064
  401164:	00409008 	.word	0x00409008
  401168:	0040101d 	.word	0x0040101d
  40116c:	004090c0 	.word	0x004090c0
  401170:	0040901c 	.word	0x0040901c

00401174 <nRF24_setAddressWidth>:
 * 
 * \param width address width
 *
 */
void nRF24_setAddressWidth(uint8_t width)
{
  401174:	b510      	push	{r4, lr}
	if (width -= 2){
  401176:	3802      	subs	r0, #2
  401178:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
  40117c:	d107      	bne.n	40118e <nRF24_setAddressWidth+0x1a>
		nRF24_writeRegister(SETUP_AW, width % 4);
		addr_width = (width % 4) + 2;
		} else {
		nRF24_writeRegister(SETUP_AW, 0);
  40117e:	2100      	movs	r1, #0
  401180:	2003      	movs	r0, #3
  401182:	4b08      	ldr	r3, [pc, #32]	; (4011a4 <nRF24_setAddressWidth+0x30>)
  401184:	4798      	blx	r3
		addr_width = 2;
  401186:	2202      	movs	r2, #2
  401188:	4b07      	ldr	r3, [pc, #28]	; (4011a8 <nRF24_setAddressWidth+0x34>)
  40118a:	701a      	strb	r2, [r3, #0]
  40118c:	bd10      	pop	{r4, pc}
		nRF24_writeRegister(SETUP_AW, width % 4);
  40118e:	f000 0403 	and.w	r4, r0, #3
  401192:	4621      	mov	r1, r4
  401194:	2003      	movs	r0, #3
  401196:	4b03      	ldr	r3, [pc, #12]	; (4011a4 <nRF24_setAddressWidth+0x30>)
  401198:	4798      	blx	r3
		addr_width = (width % 4) + 2;
  40119a:	1ca0      	adds	r0, r4, #2
  40119c:	4b02      	ldr	r3, [pc, #8]	; (4011a8 <nRF24_setAddressWidth+0x34>)
  40119e:	7018      	strb	r0, [r3, #0]
  4011a0:	bd10      	pop	{r4, pc}
  4011a2:	bf00      	nop
  4011a4:	00400ea9 	.word	0x00400ea9
  4011a8:	20405324 	.word	0x20405324

004011ac <toggle_features>:
/**
 * \brief toggels ACK features
 *
 */
void toggle_features(void)
{
  4011ac:	b500      	push	{lr}
  4011ae:	b083      	sub	sp, #12
	uint8_t config[2] = {ACTIVATE, 0x73};
  4011b0:	4b05      	ldr	r3, [pc, #20]	; (4011c8 <toggle_features+0x1c>)
  4011b2:	881b      	ldrh	r3, [r3, #0]
  4011b4:	a802      	add	r0, sp, #8
  4011b6:	f820 3d04 	strh.w	r3, [r0, #-4]!
	
	spi_master_transfer(config, sizeof(config));
  4011ba:	2102      	movs	r1, #2
  4011bc:	4b03      	ldr	r3, [pc, #12]	; (4011cc <toggle_features+0x20>)
  4011be:	4798      	blx	r3
}
  4011c0:	b003      	add	sp, #12
  4011c2:	f85d fb04 	ldr.w	pc, [sp], #4
  4011c6:	bf00      	nop
  4011c8:	00408efc 	.word	0x00408efc
  4011cc:	00401555 	.word	0x00401555

004011d0 <nRF24_setChannel>:
 * 
 * \param channel ferquency channel used
 *
 */
void nRF24_setChannel(uint8_t channel)
{
  4011d0:	b508      	push	{r3, lr}
	const uint8_t max_channel = 125;
	if (channel > max_channel)
  4011d2:	287d      	cmp	r0, #125	; 0x7d
		nRF24_writeRegister(RF_CH, max_channel);
  4011d4:	bf8c      	ite	hi
  4011d6:	217d      	movhi	r1, #125	; 0x7d
	else
		nRF24_writeRegister(RF_CH, channel);
  4011d8:	4601      	movls	r1, r0
  4011da:	2005      	movs	r0, #5
  4011dc:	4b01      	ldr	r3, [pc, #4]	; (4011e4 <nRF24_setChannel+0x14>)
  4011de:	4798      	blx	r3
  4011e0:	bd08      	pop	{r3, pc}
  4011e2:	bf00      	nop
  4011e4:	00400ea9 	.word	0x00400ea9

004011e8 <nRF24_powerUp>:
/**
 * \brief power up the internal logic of the nRF24 chip
 * 
 */
void nRF24_powerUp(void)
{
  4011e8:	b508      	push	{r3, lr}
	uint8_t config = nRF24_readRegister(NRF_CONFIG);
  4011ea:	2000      	movs	r0, #0
  4011ec:	4b07      	ldr	r3, [pc, #28]	; (40120c <nRF24_powerUp+0x24>)
  4011ee:	4798      	blx	r3
	
	if (!(config & (1<<PWR_UP))){
  4011f0:	f010 0f02 	tst.w	r0, #2
  4011f4:	d000      	beq.n	4011f8 <nRF24_powerUp+0x10>
  4011f6:	bd08      	pop	{r3, pc}
		nRF24_writeRegister(NRF_CONFIG, config | (1<<PWR_UP));
  4011f8:	f040 0102 	orr.w	r1, r0, #2
  4011fc:	b2c9      	uxtb	r1, r1
  4011fe:	2000      	movs	r0, #0
  401200:	4b03      	ldr	r3, [pc, #12]	; (401210 <nRF24_powerUp+0x28>)
  401202:	4798      	blx	r3
		delay_ms(5);
  401204:	4803      	ldr	r0, [pc, #12]	; (401214 <nRF24_powerUp+0x2c>)
  401206:	4b04      	ldr	r3, [pc, #16]	; (401218 <nRF24_powerUp+0x30>)
  401208:	4798      	blx	r3
	}
}
  40120a:	e7f4      	b.n	4011f6 <nRF24_powerUp+0xe>
  40120c:	00400e2d 	.word	0x00400e2d
  401210:	00400ea9 	.word	0x00400ea9
  401214:	0003dbc2 	.word	0x0003dbc2
  401218:	20400001 	.word	0x20400001

0040121c <nRF24_stopListening>:
/**
 * \brief use the nRF24 module as transmitter
 *
 */
void nRF24_stopListening(void)
{
  40121c:	b538      	push	{r3, r4, r5, lr}
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40121e:	f44f 7200 	mov.w	r2, #512	; 0x200
  401222:	4b21      	ldr	r3, [pc, #132]	; (4012a8 <nRF24_stopListening+0x8c>)
  401224:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(CE, 0);
	
	delay_us(txDelay);
  401226:	4b21      	ldr	r3, [pc, #132]	; (4012ac <nRF24_stopListening+0x90>)
  401228:	6819      	ldr	r1, [r3, #0]
  40122a:	2900      	cmp	r1, #0
  40122c:	d034      	beq.n	401298 <nRF24_stopListening+0x7c>
  40122e:	4a20      	ldr	r2, [pc, #128]	; (4012b0 <nRF24_stopListening+0x94>)
  401230:	2300      	movs	r3, #0
  401232:	4c20      	ldr	r4, [pc, #128]	; (4012b4 <nRF24_stopListening+0x98>)
  401234:	2500      	movs	r5, #0
  401236:	4820      	ldr	r0, [pc, #128]	; (4012b8 <nRF24_stopListening+0x9c>)
  401238:	fbe0 4501 	umlal	r4, r5, r0, r1
  40123c:	4620      	mov	r0, r4
  40123e:	4629      	mov	r1, r5
  401240:	4c1e      	ldr	r4, [pc, #120]	; (4012bc <nRF24_stopListening+0xa0>)
  401242:	47a0      	blx	r4
  401244:	4b1e      	ldr	r3, [pc, #120]	; (4012c0 <nRF24_stopListening+0xa4>)
  401246:	4798      	blx	r3
	if (nRF24_readRegister(FEATURE) & 1<<(EN_ACK_PAY))
  401248:	201d      	movs	r0, #29
  40124a:	4b1e      	ldr	r3, [pc, #120]	; (4012c4 <nRF24_stopListening+0xa8>)
  40124c:	4798      	blx	r3
  40124e:	f010 0f02 	tst.w	r0, #2
  401252:	d011      	beq.n	401278 <nRF24_stopListening+0x5c>
	{
		delay_us(txDelay);
  401254:	4b15      	ldr	r3, [pc, #84]	; (4012ac <nRF24_stopListening+0x90>)
  401256:	6819      	ldr	r1, [r3, #0]
  401258:	b311      	cbz	r1, 4012a0 <nRF24_stopListening+0x84>
  40125a:	4a15      	ldr	r2, [pc, #84]	; (4012b0 <nRF24_stopListening+0x94>)
  40125c:	2300      	movs	r3, #0
  40125e:	4c15      	ldr	r4, [pc, #84]	; (4012b4 <nRF24_stopListening+0x98>)
  401260:	2500      	movs	r5, #0
  401262:	4815      	ldr	r0, [pc, #84]	; (4012b8 <nRF24_stopListening+0x9c>)
  401264:	fbe0 4501 	umlal	r4, r5, r0, r1
  401268:	4620      	mov	r0, r4
  40126a:	4629      	mov	r1, r5
  40126c:	4c13      	ldr	r4, [pc, #76]	; (4012bc <nRF24_stopListening+0xa0>)
  40126e:	47a0      	blx	r4
  401270:	4b13      	ldr	r3, [pc, #76]	; (4012c0 <nRF24_stopListening+0xa4>)
  401272:	4798      	blx	r3
		nRF24_FlushTx();
  401274:	4b14      	ldr	r3, [pc, #80]	; (4012c8 <nRF24_stopListening+0xac>)
  401276:	4798      	blx	r3
	}
	nRF24_writeRegister(NRF_CONFIG, (nRF24_readRegister(NRF_CONFIG)) & ~(1<<PRIM_RX));
  401278:	2000      	movs	r0, #0
  40127a:	4d12      	ldr	r5, [pc, #72]	; (4012c4 <nRF24_stopListening+0xa8>)
  40127c:	47a8      	blx	r5
  40127e:	f000 01fe 	and.w	r1, r0, #254	; 0xfe
  401282:	2000      	movs	r0, #0
  401284:	4c11      	ldr	r4, [pc, #68]	; (4012cc <nRF24_stopListening+0xb0>)
  401286:	47a0      	blx	r4
	nRF24_writeRegister(EN_RXADDR, nRF24_readRegister(EN_RXADDR) | (1<< pipe_enable_s[0])); 
  401288:	2002      	movs	r0, #2
  40128a:	47a8      	blx	r5
  40128c:	f040 0101 	orr.w	r1, r0, #1
  401290:	b2c9      	uxtb	r1, r1
  401292:	2002      	movs	r0, #2
  401294:	47a0      	blx	r4
  401296:	bd38      	pop	{r3, r4, r5, pc}
	delay_us(txDelay);
  401298:	2033      	movs	r0, #51	; 0x33
  40129a:	4b09      	ldr	r3, [pc, #36]	; (4012c0 <nRF24_stopListening+0xa4>)
  40129c:	4798      	blx	r3
  40129e:	e7d3      	b.n	401248 <nRF24_stopListening+0x2c>
		delay_us(txDelay);
  4012a0:	2033      	movs	r0, #51	; 0x33
  4012a2:	4b07      	ldr	r3, [pc, #28]	; (4012c0 <nRF24_stopListening+0xa4>)
  4012a4:	4798      	blx	r3
  4012a6:	e7e5      	b.n	401274 <nRF24_stopListening+0x58>
  4012a8:	400e1200 	.word	0x400e1200
  4012ac:	20405330 	.word	0x20405330
  4012b0:	005a83e0 	.word	0x005a83e0
  4012b4:	005a83df 	.word	0x005a83df
  4012b8:	11e1a300 	.word	0x11e1a300
  4012bc:	00402951 	.word	0x00402951
  4012c0:	20400001 	.word	0x20400001
  4012c4:	00400e2d 	.word	0x00400e2d
  4012c8:	00400ef5 	.word	0x00400ef5
  4012cc:	00400ea9 	.word	0x00400ea9

004012d0 <nRF24_begin>:
 * address width: 32 bit / 4 bytes
 * 
 * \return 1 if nRF24 module reacts to data
 */
bool nRF24_begin(void)
{
  4012d0:	b538      	push	{r3, r4, r5, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4012d2:	4b1a      	ldr	r3, [pc, #104]	; (40133c <nRF24_begin+0x6c>)
  4012d4:	f44f 7200 	mov.w	r2, #512	; 0x200
  4012d8:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4012da:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4012de:	635a      	str	r2, [r3, #52]	; 0x34
	uint8_t setup = 0;
	ioport_set_pin_dir(CE, IOPORT_DIR_OUTPUT);//ce_pin PC9
	ioport_set_pin_level(CE, 0);
	
	nRF24_writeRegister(NRF_CONFIG, 0x0C);
  4012e0:	210c      	movs	r1, #12
  4012e2:	2000      	movs	r0, #0
  4012e4:	4c16      	ldr	r4, [pc, #88]	; (401340 <nRF24_begin+0x70>)
  4012e6:	47a0      	blx	r4
	nRF24_writeRegister(SETUP_RETR, (delay & 0xF) << ARD | (count & 0xF) <<ARC );
  4012e8:	215f      	movs	r1, #95	; 0x5f
  4012ea:	2004      	movs	r0, #4
  4012ec:	47a0      	blx	r4
	nRF24_setRetries(5, 15);
	
	nRF24_setDataRate(RF24_1MBPS);
  4012ee:	2000      	movs	r0, #0
  4012f0:	4b14      	ldr	r3, [pc, #80]	; (401344 <nRF24_begin+0x74>)
  4012f2:	4798      	blx	r3
	nRF24_setCRCLength(RF24_CRC_16);
  4012f4:	2002      	movs	r0, #2
  4012f6:	4b14      	ldr	r3, [pc, #80]	; (401348 <nRF24_begin+0x78>)
  4012f8:	4798      	blx	r3
	toggle_features();
  4012fa:	4b14      	ldr	r3, [pc, #80]	; (40134c <nRF24_begin+0x7c>)
  4012fc:	4798      	blx	r3
	
	//reset current status
	nRF24_writeRegister(NRF_STATUS, (1<<RX_DR) | (1<<TX_DS) | (1<<MAX_RT));
  4012fe:	2170      	movs	r1, #112	; 0x70
  401300:	2007      	movs	r0, #7
  401302:	47a0      	blx	r4
	
	nRF24_setChannel(76);
  401304:	204c      	movs	r0, #76	; 0x4c
  401306:	4b12      	ldr	r3, [pc, #72]	; (401350 <nRF24_begin+0x80>)
  401308:	4798      	blx	r3
	nRF24_setAddressWidth(ADDR_4bytes);
  40130a:	2004      	movs	r0, #4
  40130c:	4b11      	ldr	r3, [pc, #68]	; (401354 <nRF24_begin+0x84>)
  40130e:	4798      	blx	r3
	
	nRF24_FlushRx();
  401310:	4b11      	ldr	r3, [pc, #68]	; (401358 <nRF24_begin+0x88>)
  401312:	4798      	blx	r3
	nRF24_FlushTx();
  401314:	4b11      	ldr	r3, [pc, #68]	; (40135c <nRF24_begin+0x8c>)
  401316:	4798      	blx	r3
	
	nRF24_powerUp();
  401318:	4b11      	ldr	r3, [pc, #68]	; (401360 <nRF24_begin+0x90>)
  40131a:	4798      	blx	r3
	
	nRF24_writeRegister(NRF_CONFIG, (nRF24_readRegister(NRF_CONFIG)) & ~(1<<PRIM_RX));
  40131c:	2000      	movs	r0, #0
  40131e:	4d11      	ldr	r5, [pc, #68]	; (401364 <nRF24_begin+0x94>)
  401320:	47a8      	blx	r5
  401322:	f000 01fe 	and.w	r1, r0, #254	; 0xfe
  401326:	2000      	movs	r0, #0
  401328:	47a0      	blx	r4
	setup = nRF24_readRegister(RF_SETUP);
  40132a:	2006      	movs	r0, #6
  40132c:	47a8      	blx	r5
	
	return (setup != 0 && setup != 0xFF);
  40132e:	3801      	subs	r0, #1
  401330:	b2c0      	uxtb	r0, r0
}
  401332:	28fd      	cmp	r0, #253	; 0xfd
  401334:	bf8c      	ite	hi
  401336:	2000      	movhi	r0, #0
  401338:	2001      	movls	r0, #1
  40133a:	bd38      	pop	{r3, r4, r5, pc}
  40133c:	400e1200 	.word	0x400e1200
  401340:	00400ea9 	.word	0x00400ea9
  401344:	00400f35 	.word	0x00400f35
  401348:	00400f95 	.word	0x00400f95
  40134c:	004011ad 	.word	0x004011ad
  401350:	004011d1 	.word	0x004011d1
  401354:	00401175 	.word	0x00401175
  401358:	00400ed5 	.word	0x00400ed5
  40135c:	00400ef5 	.word	0x00400ef5
  401360:	004011e9 	.word	0x004011e9
  401364:	00400e2d 	.word	0x00400e2d

00401368 <nRF24_openWritingPipe>:
 * 
 * \param address address of the receiving module
 *
 */
void nRF24_openWritingPipe(uint64_t address)
{
  401368:	b570      	push	{r4, r5, r6, lr}
  40136a:	b082      	sub	sp, #8
  40136c:	ac02      	add	r4, sp, #8
  40136e:	e964 0102 	strd	r0, r1, [r4, #-8]!
	writeRegister(RX_ADDR_P0, (uint8_t *)(&address), addr_width);
  401372:	4e08      	ldr	r6, [pc, #32]	; (401394 <nRF24_openWritingPipe+0x2c>)
  401374:	7832      	ldrb	r2, [r6, #0]
  401376:	4621      	mov	r1, r4
  401378:	200a      	movs	r0, #10
  40137a:	4d07      	ldr	r5, [pc, #28]	; (401398 <nRF24_openWritingPipe+0x30>)
  40137c:	47a8      	blx	r5
	writeRegister(TX_ADDR, (uint8_t *)(&address), addr_width);
  40137e:	7832      	ldrb	r2, [r6, #0]
  401380:	4621      	mov	r1, r4
  401382:	2010      	movs	r0, #16
  401384:	47a8      	blx	r5
	
	nRF24_writeRegister(RX_PW_P0, payload_size);
  401386:	4b05      	ldr	r3, [pc, #20]	; (40139c <nRF24_openWritingPipe+0x34>)
  401388:	7819      	ldrb	r1, [r3, #0]
  40138a:	2011      	movs	r0, #17
  40138c:	4b04      	ldr	r3, [pc, #16]	; (4013a0 <nRF24_openWritingPipe+0x38>)
  40138e:	4798      	blx	r3
}
  401390:	b002      	add	sp, #8
  401392:	bd70      	pop	{r4, r5, r6, pc}
  401394:	20405324 	.word	0x20405324
  401398:	00400de1 	.word	0x00400de1
  40139c:	2040001e 	.word	0x2040001e
  4013a0:	00400ea9 	.word	0x00400ea9

004013a4 <nRF24_write>:
 * \param buf: pointer to the data buffer
 * \param len: length of the payload to be written
 *
 */
bool nRF24_write(const void* buf, uint8_t len)
{
  4013a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4013a6:	af00      	add	r7, sp, #0
{
  4013a8:	466e      	mov	r6, sp
	uint8_t blanklen = dynamic_payloads_enabled ? 0 : payload_size - data_len;
  4013aa:	4b24      	ldr	r3, [pc, #144]	; (40143c <nRF24_write+0x98>)
  4013ac:	781b      	ldrb	r3, [r3, #0]
  4013ae:	bb53      	cbnz	r3, 401406 <nRF24_write+0x62>
  4013b0:	4b23      	ldr	r3, [pc, #140]	; (401440 <nRF24_write+0x9c>)
  4013b2:	781b      	ldrb	r3, [r3, #0]
  4013b4:	1a5b      	subs	r3, r3, r1
  4013b6:	b2db      	uxtb	r3, r3
	uint8_t size = data_len + blanklen + 1;
  4013b8:	3101      	adds	r1, #1
  4013ba:	4419      	add	r1, r3
  4013bc:	b2c9      	uxtb	r1, r1
	uint8_t s_buff[size];
  4013be:	1dcb      	adds	r3, r1, #7
  4013c0:	f023 0307 	bic.w	r3, r3, #7
  4013c4:	ebad 0d03 	sub.w	sp, sp, r3
  4013c8:	46ee      	mov	lr, sp
	s_buff[0] = writeType;
  4013ca:	23a0      	movs	r3, #160	; 0xa0
  4013cc:	f88d 3000 	strb.w	r3, [sp]
	for (uint8_t i = 1; i< size; i++)
  4013d0:	2901      	cmp	r1, #1
  4013d2:	d90b      	bls.n	4013ec <nRF24_write+0x48>
  4013d4:	1e43      	subs	r3, r0, #1
  4013d6:	f10d 0201 	add.w	r2, sp, #1
  4013da:	1e8d      	subs	r5, r1, #2
  4013dc:	fa50 f585 	uxtab	r5, r0, r5
		s_buff[i] = current[i-1];
  4013e0:	f813 4f01 	ldrb.w	r4, [r3, #1]!
  4013e4:	f802 4b01 	strb.w	r4, [r2], #1
	for (uint8_t i = 1; i< size; i++)
  4013e8:	42ab      	cmp	r3, r5
  4013ea:	d1f9      	bne.n	4013e0 <nRF24_write+0x3c>
	spi_master_transfer(s_buff, size);
  4013ec:	4670      	mov	r0, lr
  4013ee:	4b15      	ldr	r3, [pc, #84]	; (401444 <nRF24_write+0xa0>)
  4013f0:	4798      	blx	r3
  4013f2:	46b5      	mov	sp, r6
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4013f4:	f44f 7200 	mov.w	r2, #512	; 0x200
  4013f8:	4b13      	ldr	r3, [pc, #76]	; (401448 <nRF24_write+0xa4>)
  4013fa:	631a      	str	r2, [r3, #48]	; 0x30
	while(!(nRF24_getStatus() & ((1<<TX_DS) | (1<<MAX_RT))))
  4013fc:	4c13      	ldr	r4, [pc, #76]	; (40144c <nRF24_write+0xa8>)
		delay_us(100);
  4013fe:	f241 36c2 	movw	r6, #5058	; 0x13c2
  401402:	4d13      	ldr	r5, [pc, #76]	; (401450 <nRF24_write+0xac>)
  401404:	e003      	b.n	40140e <nRF24_write+0x6a>
	uint8_t blanklen = dynamic_payloads_enabled ? 0 : payload_size - data_len;
  401406:	2300      	movs	r3, #0
  401408:	e7d6      	b.n	4013b8 <nRF24_write+0x14>
		delay_us(100);
  40140a:	4630      	mov	r0, r6
  40140c:	47a8      	blx	r5
	while(!(nRF24_getStatus() & ((1<<TX_DS) | (1<<MAX_RT))))
  40140e:	47a0      	blx	r4
  401410:	f010 0f30 	tst.w	r0, #48	; 0x30
  401414:	d0f9      	beq.n	40140a <nRF24_write+0x66>
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401416:	f44f 7200 	mov.w	r2, #512	; 0x200
  40141a:	4b0b      	ldr	r3, [pc, #44]	; (401448 <nRF24_write+0xa4>)
  40141c:	635a      	str	r2, [r3, #52]	; 0x34
	uint8_t status = nRF24_writeRegister(NRF_STATUS, (1<<RX_DR) | (1<<TX_DS) | (1<<MAX_RT));
  40141e:	2170      	movs	r1, #112	; 0x70
  401420:	2007      	movs	r0, #7
  401422:	4b0c      	ldr	r3, [pc, #48]	; (401454 <nRF24_write+0xb0>)
  401424:	4798      	blx	r3
	if(status & (1<<MAX_RT)){
  401426:	f010 0f10 	tst.w	r0, #16
  40142a:	d102      	bne.n	401432 <nRF24_write+0x8e>
	return 1;
  40142c:	2001      	movs	r0, #1
	return nRFwrite(buf, len, 0);
  40142e:	46bd      	mov	sp, r7
  401430:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		nRF24_FlushTx();
  401432:	4b09      	ldr	r3, [pc, #36]	; (401458 <nRF24_write+0xb4>)
  401434:	4798      	blx	r3
		return 0;
  401436:	2000      	movs	r0, #0
  401438:	e7f9      	b.n	40142e <nRF24_write+0x8a>
  40143a:	bf00      	nop
  40143c:	20404274 	.word	0x20404274
  401440:	2040001e 	.word	0x2040001e
  401444:	00401555 	.word	0x00401555
  401448:	400e1200 	.word	0x400e1200
  40144c:	00400f15 	.word	0x00400f15
  401450:	20400001 	.word	0x20400001
  401454:	00400ea9 	.word	0x00400ea9
  401458:	00400ef5 	.word	0x00400ef5

0040145c <spi_master_initialize>:

/**
 * \brief Initialize SPI as master.
 */
void spi_master_initialize(void)
{	
  40145c:	b570      	push	{r4, r5, r6, lr}
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40145e:	4b2c      	ldr	r3, [pc, #176]	; (401510 <spi_master_initialize+0xb4>)
  401460:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401464:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401468:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  40146c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401470:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401474:	2500      	movs	r5, #0
  401476:	f883 5315 	strb.w	r5, [r3, #789]	; 0x315
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40147a:	601a      	str	r2, [r3, #0]
	printf("Setting SPI clock #%lu ... \n\r", (unsigned long)gs_ul_spi_clock);
  40147c:	4e25      	ldr	r6, [pc, #148]	; (401514 <spi_master_initialize+0xb8>)
  40147e:	6831      	ldr	r1, [r6, #0]
  401480:	4825      	ldr	r0, [pc, #148]	; (401518 <spi_master_initialize+0xbc>)
  401482:	4b26      	ldr	r3, [pc, #152]	; (40151c <spi_master_initialize+0xc0>)
  401484:	4798      	blx	r3
	spi_set_clock_configuration(gs_ul_spi_clock);
	puts("-I- Initialize SPI as master\r");
  401486:	4826      	ldr	r0, [pc, #152]	; (401520 <spi_master_initialize+0xc4>)
  401488:	4b26      	ldr	r3, [pc, #152]	; (401524 <spi_master_initialize+0xc8>)
  40148a:	4798      	blx	r3
	
	/* Configure an SPI peripheral. */
	spi_enable_clock(SPI0);
  40148c:	4c26      	ldr	r4, [pc, #152]	; (401528 <spi_master_initialize+0xcc>)
  40148e:	4620      	mov	r0, r4
  401490:	4b26      	ldr	r3, [pc, #152]	; (40152c <spi_master_initialize+0xd0>)
  401492:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  401494:	2302      	movs	r3, #2
  401496:	6023      	str	r3, [r4, #0]
	p_spi->SPI_CR = SPI_CR_SWRST;
  401498:	2380      	movs	r3, #128	; 0x80
  40149a:	6023      	str	r3, [r4, #0]
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  40149c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  4014a0:	6023      	str	r3, [r4, #0]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4014a2:	6863      	ldr	r3, [r4, #4]
  4014a4:	f043 0301 	orr.w	r3, r3, #1
  4014a8:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4014aa:	6863      	ldr	r3, [r4, #4]
  4014ac:	f043 0310 	orr.w	r3, r3, #16
  4014b0:	6063      	str	r3, [r4, #4]
	spi_disable(SPI0);
	spi_reset(SPI0);
	spi_set_lastxfer(SPI0);
	spi_set_master_mode(SPI0);
	spi_disable_mode_fault_detect(SPI0);
	spi_set_peripheral_chip_select_value(SPI0, SPI_CHIP_PCS);
  4014b2:	210d      	movs	r1, #13
  4014b4:	4620      	mov	r0, r4
  4014b6:	4b1e      	ldr	r3, [pc, #120]	; (401530 <spi_master_initialize+0xd4>)
  4014b8:	4798      	blx	r3
	spi_configure_cs_behavior(SPI0, SPI_CHIP_SEL, SPI_CS_RISE_NO_TX);
  4014ba:	462a      	mov	r2, r5
  4014bc:	2101      	movs	r1, #1
  4014be:	4620      	mov	r0, r4
  4014c0:	4b1c      	ldr	r3, [pc, #112]	; (401534 <spi_master_initialize+0xd8>)
  4014c2:	4798      	blx	r3
	spi_set_delay_between_chip_select(SPI0, SPI_DLYBCS);
  4014c4:	2105      	movs	r1, #5
  4014c6:	4620      	mov	r0, r4
  4014c8:	4b1b      	ldr	r3, [pc, #108]	; (401538 <spi_master_initialize+0xdc>)
  4014ca:	4798      	blx	r3
	spi_set_clock_polarity(SPI0, SPI_CHIP_SEL, SPI_CLK_POLARITY);
  4014cc:	462a      	mov	r2, r5
  4014ce:	2101      	movs	r1, #1
  4014d0:	4620      	mov	r0, r4
  4014d2:	4b1a      	ldr	r3, [pc, #104]	; (40153c <spi_master_initialize+0xe0>)
  4014d4:	4798      	blx	r3
	spi_set_clock_phase(SPI0, SPI_CHIP_SEL, SPI_CLK_PHASE);
  4014d6:	2201      	movs	r2, #1
  4014d8:	4611      	mov	r1, r2
  4014da:	4620      	mov	r0, r4
  4014dc:	4b18      	ldr	r3, [pc, #96]	; (401540 <spi_master_initialize+0xe4>)
  4014de:	4798      	blx	r3
	spi_set_bits_per_transfer(SPI0, SPI_CHIP_SEL, SPI_CSR_BITS_8_BIT);
  4014e0:	462a      	mov	r2, r5
  4014e2:	2101      	movs	r1, #1
  4014e4:	4620      	mov	r0, r4
  4014e6:	4b17      	ldr	r3, [pc, #92]	; (401544 <spi_master_initialize+0xe8>)
  4014e8:	4798      	blx	r3
	spi_set_baudrate_div(SPI0, SPI_CHIP_SEL, (sysclk_get_peripheral_hz() / gs_ul_spi_clock));
  4014ea:	6833      	ldr	r3, [r6, #0]
  4014ec:	4a16      	ldr	r2, [pc, #88]	; (401548 <spi_master_initialize+0xec>)
  4014ee:	fbb2 f2f3 	udiv	r2, r2, r3
  4014f2:	b2d2      	uxtb	r2, r2
  4014f4:	2101      	movs	r1, #1
  4014f6:	4620      	mov	r0, r4
  4014f8:	4b14      	ldr	r3, [pc, #80]	; (40154c <spi_master_initialize+0xf0>)
  4014fa:	4798      	blx	r3
	spi_set_transfer_delay(SPI0, SPI_CHIP_SEL, SPI_DLYBS, SPI_DLYBCT);
  4014fc:	2308      	movs	r3, #8
  4014fe:	2220      	movs	r2, #32
  401500:	2101      	movs	r1, #1
  401502:	4620      	mov	r0, r4
  401504:	4d12      	ldr	r5, [pc, #72]	; (401550 <spi_master_initialize+0xf4>)
  401506:	47a8      	blx	r5
	p_spi->SPI_CR = SPI_CR_SPIEN;
  401508:	2301      	movs	r3, #1
  40150a:	6023      	str	r3, [r4, #0]
  40150c:	bd70      	pop	{r4, r5, r6, pc}
  40150e:	bf00      	nop
  401510:	e000e100 	.word	0xe000e100
  401514:	20400020 	.word	0x20400020
  401518:	004090d0 	.word	0x004090d0
  40151c:	00402cb1 	.word	0x00402cb1
  401520:	004090f0 	.word	0x004090f0
  401524:	00402f45 	.word	0x00402f45
  401528:	40008000 	.word	0x40008000
  40152c:	0040078d 	.word	0x0040078d
  401530:	004007b9 	.word	0x004007b9
  401534:	00400881 	.word	0x00400881
  401538:	004007cf 	.word	0x004007cf
  40153c:	00400845 	.word	0x00400845
  401540:	00400863 	.word	0x00400863
  401544:	004008c7 	.word	0x004008c7
  401548:	08f0d180 	.word	0x08f0d180
  40154c:	004008db 	.word	0x004008db
  401550:	00400903 	.word	0x00400903

00401554 <spi_master_transfer>:
 * \param size Size of the buffer.
 * 
 * \brief after function p_buf will contain the received SPI data  
 */
void spi_master_transfer(void *p_buf, uint32_t size)
{
  401554:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401558:	b083      	sub	sp, #12

	uint8_t *p_buffer;

	p_buffer = p_buf;

	for (i = 0; i < size; i++) {
  40155a:	b1d9      	cbz	r1, 401594 <spi_master_transfer+0x40>
  40155c:	4688      	mov	r8, r1
  40155e:	4605      	mov	r5, r0
  401560:	4480      	add	r8, r0
		if (i != size)
		{
			spi_write(SPI0, p_buffer[i], 0, 0);
  401562:	4c0f      	ldr	r4, [pc, #60]	; (4015a0 <spi_master_transfer+0x4c>)
  401564:	f8df 9048 	ldr.w	r9, [pc, #72]	; 4015b0 <spi_master_transfer+0x5c>
		{
			spi_write(SPI0, p_buffer[i], 0, 1);
		}
		/* Wait transfer done. */
		while ((spi_read_status(SPI0) & SPI_SR_RDRF) == 0);
		spi_read(SPI0, &data, &uc_pcs);
  401568:	4e0e      	ldr	r6, [pc, #56]	; (4015a4 <spi_master_transfer+0x50>)
  40156a:	462f      	mov	r7, r5
			spi_write(SPI0, p_buffer[i], 0, 0);
  40156c:	2300      	movs	r3, #0
  40156e:	461a      	mov	r2, r3
  401570:	7829      	ldrb	r1, [r5, #0]
  401572:	4620      	mov	r0, r4
  401574:	47c8      	blx	r9
 *
 * \return SPI status register value.
 */
static inline uint32_t spi_read_status(Spi *p_spi)
{
	return p_spi->SPI_SR;
  401576:	6923      	ldr	r3, [r4, #16]
		while ((spi_read_status(SPI0) & SPI_SR_RDRF) == 0);
  401578:	f013 0f01 	tst.w	r3, #1
  40157c:	d0fb      	beq.n	401576 <spi_master_transfer+0x22>
		spi_read(SPI0, &data, &uc_pcs);
  40157e:	f10d 0207 	add.w	r2, sp, #7
  401582:	4631      	mov	r1, r6
  401584:	4620      	mov	r0, r4
  401586:	4b08      	ldr	r3, [pc, #32]	; (4015a8 <spi_master_transfer+0x54>)
  401588:	4798      	blx	r3
		p_buffer[i] = data;
  40158a:	8833      	ldrh	r3, [r6, #0]
  40158c:	703b      	strb	r3, [r7, #0]
  40158e:	3501      	adds	r5, #1
	for (i = 0; i < size; i++) {
  401590:	4545      	cmp	r5, r8
  401592:	d1ea      	bne.n	40156a <spi_master_transfer+0x16>
	}
	delay_us(2);
  401594:	2066      	movs	r0, #102	; 0x66
  401596:	4b05      	ldr	r3, [pc, #20]	; (4015ac <spi_master_transfer+0x58>)
  401598:	4798      	blx	r3
  40159a:	b003      	add	sp, #12
  40159c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4015a0:	40008000 	.word	0x40008000
  4015a4:	20404276 	.word	0x20404276
  4015a8:	004007e1 	.word	0x004007e1
  4015ac:	20400001 	.word	0x20400001
  4015b0:	00400811 	.word	0x00400811

004015b4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4015b4:	3801      	subs	r0, #1
  4015b6:	2802      	cmp	r0, #2
  4015b8:	d815      	bhi.n	4015e6 <_write+0x32>
{
  4015ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4015be:	460e      	mov	r6, r1
  4015c0:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4015c2:	b19a      	cbz	r2, 4015ec <_write+0x38>
  4015c4:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4015c6:	f8df 8038 	ldr.w	r8, [pc, #56]	; 401600 <_write+0x4c>
  4015ca:	4f0c      	ldr	r7, [pc, #48]	; (4015fc <_write+0x48>)
  4015cc:	f8d8 0000 	ldr.w	r0, [r8]
  4015d0:	f815 1b01 	ldrb.w	r1, [r5], #1
  4015d4:	683b      	ldr	r3, [r7, #0]
  4015d6:	4798      	blx	r3
  4015d8:	2800      	cmp	r0, #0
  4015da:	db0a      	blt.n	4015f2 <_write+0x3e>
  4015dc:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4015de:	3c01      	subs	r4, #1
  4015e0:	d1f4      	bne.n	4015cc <_write+0x18>
  4015e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4015e6:	f04f 30ff 	mov.w	r0, #4294967295
  4015ea:	4770      	bx	lr
	for (; len != 0; --len) {
  4015ec:	4610      	mov	r0, r2
  4015ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4015f2:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4015f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4015fa:	bf00      	nop
  4015fc:	20405334 	.word	0x20405334
  401600:	20405338 	.word	0x20405338

00401604 <ethernet_phy_set_link>:
 *
 * Return GMAC_OK if successfully, GMAC_TIMEOUT if timeout.
 */
uint8_t ethernet_phy_set_link(Gmac *p_gmac, uint8_t uc_phy_addr,
		uint8_t uc_apply_setting_flag)
{
  401604:	b5f0      	push	{r4, r5, r6, r7, lr}
  401606:	b083      	sub	sp, #12
  401608:	4604      	mov	r4, r0
  40160a:	460f      	mov	r7, r1
  40160c:	4616      	mov	r6, r2
		p_gmac->GMAC_NCR |= GMAC_NCR_MPE;
  40160e:	6803      	ldr	r3, [r0, #0]
  401610:	f043 0310 	orr.w	r3, r3, #16
  401614:	6003      	str	r3, [r0, #0]

	gmac_enable_management(p_gmac, true);

	uc_phy_address = uc_phy_addr;

	uc_rc = gmac_phy_read(p_gmac, uc_phy_address, GMII_BMSR, &ul_stat1);
  401616:	ab01      	add	r3, sp, #4
  401618:	2201      	movs	r2, #1
  40161a:	4d36      	ldr	r5, [pc, #216]	; (4016f4 <ethernet_phy_set_link+0xf0>)
  40161c:	47a8      	blx	r5
	if (uc_rc != GMAC_OK) {
  40161e:	b958      	cbnz	r0, 401638 <ethernet_phy_set_link+0x34>
		gmac_enable_management(p_gmac, false);

		return uc_rc;
	}

	if ((ul_stat1 & GMII_LINK_STATUS) == 0) {
  401620:	9b01      	ldr	r3, [sp, #4]
  401622:	f013 0f04 	tst.w	r3, #4
  401626:	d10d      	bne.n	401644 <ethernet_phy_set_link+0x40>
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  401628:	6823      	ldr	r3, [r4, #0]
  40162a:	f023 0310 	bic.w	r3, r3, #16
  40162e:	6023      	str	r3, [r4, #0]
		/* Disable PHY management and start the GMAC transfer */
		gmac_enable_management(p_gmac, false);

		return GMAC_INVALID;
  401630:	23ff      	movs	r3, #255	; 0xff
	gmac_enable_full_duplex(p_gmac, uc_fd);

	/* Start the GMAC transfers */
	gmac_enable_management(p_gmac, false);
	return uc_rc;
}
  401632:	4618      	mov	r0, r3
  401634:	b003      	add	sp, #12
  401636:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401638:	4603      	mov	r3, r0
  40163a:	6822      	ldr	r2, [r4, #0]
  40163c:	f022 0210 	bic.w	r2, r2, #16
  401640:	6022      	str	r2, [r4, #0]
		return uc_rc;
  401642:	e7f6      	b.n	401632 <ethernet_phy_set_link+0x2e>
	if (uc_apply_setting_flag == 0) {
  401644:	b92e      	cbnz	r6, 401652 <ethernet_phy_set_link+0x4e>
  401646:	6823      	ldr	r3, [r4, #0]
  401648:	f023 0310 	bic.w	r3, r3, #16
  40164c:	6023      	str	r3, [r4, #0]
		return uc_rc;
  40164e:	4633      	mov	r3, r6
  401650:	e7ef      	b.n	401632 <ethernet_phy_set_link+0x2e>
	uc_rc = gmac_phy_read(p_gmac, uc_phy_address, GMII_PCR1, &ul_stat2);
  401652:	466b      	mov	r3, sp
  401654:	221e      	movs	r2, #30
  401656:	4639      	mov	r1, r7
  401658:	4620      	mov	r0, r4
  40165a:	4d26      	ldr	r5, [pc, #152]	; (4016f4 <ethernet_phy_set_link+0xf0>)
  40165c:	47a8      	blx	r5
	if (uc_rc != GMAC_OK) {
  40165e:	4603      	mov	r3, r0
  401660:	b950      	cbnz	r0, 401678 <ethernet_phy_set_link+0x74>
	if ((ul_stat1 & GMII_100BASE_TX_FD) && (ul_stat2 & GMII_OMI_100BASE_TX_FD)) {
  401662:	9a01      	ldr	r2, [sp, #4]
	if ((ul_stat1 & GMII_10BASE_T_FD) && (ul_stat2 & GMII_OMI_10BASE_T_FD)) {
  401664:	f412 5f80 	tst.w	r2, #4096	; 0x1000
  401668:	d00b      	beq.n	401682 <ethernet_phy_set_link+0x7e>
  40166a:	9900      	ldr	r1, [sp, #0]
  40166c:	f011 0f05 	tst.w	r1, #5
  401670:	bf0c      	ite	eq
  401672:	2101      	moveq	r1, #1
  401674:	2100      	movne	r1, #0
  401676:	e005      	b.n	401684 <ethernet_phy_set_link+0x80>
  401678:	6822      	ldr	r2, [r4, #0]
  40167a:	f022 0210 	bic.w	r2, r2, #16
  40167e:	6022      	str	r2, [r4, #0]
		return uc_rc;
  401680:	e7d7      	b.n	401632 <ethernet_phy_set_link+0x2e>
  401682:	2101      	movs	r1, #1
	if ((ul_stat1 & GMII_100BASE_TX_HD) && (ul_stat2 & GMII_OMI_100BASE_TX_HD)) {
  401684:	f412 5f00 	tst.w	r2, #8192	; 0x2000
  401688:	d003      	beq.n	401692 <ethernet_phy_set_link+0x8e>
  40168a:	9800      	ldr	r0, [sp, #0]
  40168c:	f010 0f02 	tst.w	r0, #2
  401690:	d127      	bne.n	4016e2 <ethernet_phy_set_link+0xde>
	if ((ul_stat1 & GMII_10BASE_T_HD) && (ul_stat2 & GMII_OMI_10BASE_T_HD)) {
  401692:	f412 6f00 	tst.w	r2, #2048	; 0x800
  401696:	d003      	beq.n	4016a0 <ethernet_phy_set_link+0x9c>
  401698:	9a00      	ldr	r2, [sp, #0]
  40169a:	f012 0f01 	tst.w	r2, #1
  40169e:	d111      	bne.n	4016c4 <ethernet_phy_set_link+0xc0>
	if (uc_speed) {
  4016a0:	b191      	cbz	r1, 4016c8 <ethernet_phy_set_link+0xc4>
  4016a2:	2201      	movs	r2, #1
		p_gmac->GMAC_NCFGR |= GMAC_NCFGR_SPD;
  4016a4:	6861      	ldr	r1, [r4, #4]
  4016a6:	f041 0101 	orr.w	r1, r1, #1
  4016aa:	6061      	str	r1, [r4, #4]
	if (uc_enable) {
  4016ac:	b1a2      	cbz	r2, 4016d8 <ethernet_phy_set_link+0xd4>
		p_gmac->GMAC_NCFGR |= GMAC_NCFGR_FD;
  4016ae:	6862      	ldr	r2, [r4, #4]
  4016b0:	f042 0202 	orr.w	r2, r2, #2
  4016b4:	6062      	str	r2, [r4, #4]
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  4016b6:	6822      	ldr	r2, [r4, #0]
  4016b8:	f022 0210 	bic.w	r2, r2, #16
  4016bc:	6022      	str	r2, [r4, #0]
	return uc_rc;
  4016be:	e7b8      	b.n	401632 <ethernet_phy_set_link+0x2e>
		uc_fd = false;
  4016c0:	461a      	mov	r2, r3
  4016c2:	e7ef      	b.n	4016a4 <ethernet_phy_set_link+0xa0>
		uc_fd = false;
  4016c4:	461a      	mov	r2, r3
  4016c6:	e000      	b.n	4016ca <ethernet_phy_set_link+0xc6>
	if (uc_speed) {
  4016c8:	2201      	movs	r2, #1
		p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_SPD;
  4016ca:	6861      	ldr	r1, [r4, #4]
  4016cc:	f021 0101 	bic.w	r1, r1, #1
  4016d0:	6061      	str	r1, [r4, #4]
  4016d2:	e7eb      	b.n	4016ac <ethernet_phy_set_link+0xa8>
  4016d4:	461a      	mov	r2, r3
  4016d6:	e7f8      	b.n	4016ca <ethernet_phy_set_link+0xc6>
		p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_FD;
  4016d8:	6862      	ldr	r2, [r4, #4]
  4016da:	f022 0202 	bic.w	r2, r2, #2
  4016de:	6062      	str	r2, [r4, #4]
  4016e0:	e7e9      	b.n	4016b6 <ethernet_phy_set_link+0xb2>
	if ((ul_stat1 & GMII_10BASE_T_HD) && (ul_stat2 & GMII_OMI_10BASE_T_HD)) {
  4016e2:	f412 6f00 	tst.w	r2, #2048	; 0x800
  4016e6:	d0eb      	beq.n	4016c0 <ethernet_phy_set_link+0xbc>
  4016e8:	9a00      	ldr	r2, [sp, #0]
  4016ea:	f012 0f01 	tst.w	r2, #1
  4016ee:	d1f1      	bne.n	4016d4 <ethernet_phy_set_link+0xd0>
		uc_fd = false;
  4016f0:	461a      	mov	r2, r3
  4016f2:	e7d7      	b.n	4016a4 <ethernet_phy_set_link+0xa0>
  4016f4:	00401a81 	.word	0x00401a81

004016f8 <ethernet_phy_auto_negotiate>:
 * \param uc_phy_addr PHY address.
 *
 * Return GMAC_OK if successfully, GMAC_TIMEOUT if timeout.
 */
uint8_t ethernet_phy_auto_negotiate(Gmac *p_gmac, uint8_t uc_phy_addr)
{
  4016f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4016fc:	b082      	sub	sp, #8
  4016fe:	4604      	mov	r4, r0
  401700:	460d      	mov	r5, r1
		p_gmac->GMAC_NCR |= GMAC_NCR_MPE;
  401702:	6803      	ldr	r3, [r0, #0]
  401704:	f043 0310 	orr.w	r3, r3, #16
  401708:	6003      	str	r3, [r0, #0]
	uint8_t uc_rc;

	gmac_enable_management(p_gmac, true);

	/* Set up control register */
	uc_rc = gmac_phy_read(p_gmac, uc_phy_addr, GMII_BMCR, &ul_value);
  40170a:	ab01      	add	r3, sp, #4
  40170c:	2200      	movs	r2, #0
  40170e:	4e5d      	ldr	r6, [pc, #372]	; (401884 <ethernet_phy_auto_negotiate+0x18c>)
  401710:	47b0      	blx	r6
	if (uc_rc != GMAC_OK) {
  401712:	b140      	cbz	r0, 401726 <ethernet_phy_auto_negotiate+0x2e>
  401714:	4603      	mov	r3, r0
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  401716:	6822      	ldr	r2, [r4, #0]
  401718:	f022 0210 	bic.w	r2, r2, #16
  40171c:	6022      	str	r2, [r4, #0]
	gmac_enable_transmit(GMAC, true);
	gmac_enable_receive(GMAC, true);

	gmac_enable_management(p_gmac, false);
	return uc_rc;
}
  40171e:	4618      	mov	r0, r3
  401720:	b002      	add	sp, #8
  401722:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ul_value &= ~(uint32_t)(GMII_LOOPBACK | GMII_POWER_DOWN);
  401726:	9b01      	ldr	r3, [sp, #4]
  401728:	f423 43b0 	bic.w	r3, r3, #22528	; 0x5800
	ul_value |= (uint32_t)GMII_ISOLATE; /* Electrically isolate PHY */
  40172c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  401730:	9301      	str	r3, [sp, #4]
	uc_rc = gmac_phy_write(p_gmac, uc_phy_addr, GMII_BMCR, ul_value);
  401732:	2200      	movs	r2, #0
  401734:	4629      	mov	r1, r5
  401736:	4620      	mov	r0, r4
  401738:	4e53      	ldr	r6, [pc, #332]	; (401888 <ethernet_phy_auto_negotiate+0x190>)
  40173a:	47b0      	blx	r6
	if (uc_rc != GMAC_OK) {
  40173c:	4603      	mov	r3, r0
  40173e:	b120      	cbz	r0, 40174a <ethernet_phy_auto_negotiate+0x52>
  401740:	6822      	ldr	r2, [r4, #0]
  401742:	f022 0210 	bic.w	r2, r2, #16
  401746:	6022      	str	r2, [r4, #0]
		return uc_rc;
  401748:	e7e9      	b.n	40171e <ethernet_phy_auto_negotiate+0x26>
	uc_rc = gmac_phy_write(p_gmac, uc_phy_addr, GMII_ANAR, ul_phy_anar);
  40174a:	f240 13e1 	movw	r3, #481	; 0x1e1
  40174e:	2204      	movs	r2, #4
  401750:	4629      	mov	r1, r5
  401752:	4620      	mov	r0, r4
  401754:	4e4c      	ldr	r6, [pc, #304]	; (401888 <ethernet_phy_auto_negotiate+0x190>)
  401756:	47b0      	blx	r6
	if (uc_rc != GMAC_OK) {
  401758:	4603      	mov	r3, r0
  40175a:	b120      	cbz	r0, 401766 <ethernet_phy_auto_negotiate+0x6e>
  40175c:	6822      	ldr	r2, [r4, #0]
  40175e:	f022 0210 	bic.w	r2, r2, #16
  401762:	6022      	str	r2, [r4, #0]
		return uc_rc;
  401764:	e7db      	b.n	40171e <ethernet_phy_auto_negotiate+0x26>
	uc_rc = gmac_phy_read(p_gmac, uc_phy_addr, GMII_BMCR, &ul_value);
  401766:	ab01      	add	r3, sp, #4
  401768:	2200      	movs	r2, #0
  40176a:	4629      	mov	r1, r5
  40176c:	4620      	mov	r0, r4
  40176e:	4e45      	ldr	r6, [pc, #276]	; (401884 <ethernet_phy_auto_negotiate+0x18c>)
  401770:	47b0      	blx	r6
	if (uc_rc != GMAC_OK) {
  401772:	4603      	mov	r3, r0
  401774:	b120      	cbz	r0, 401780 <ethernet_phy_auto_negotiate+0x88>
  401776:	6822      	ldr	r2, [r4, #0]
  401778:	f022 0210 	bic.w	r2, r2, #16
  40177c:	6022      	str	r2, [r4, #0]
		return uc_rc;
  40177e:	e7ce      	b.n	40171e <ethernet_phy_auto_negotiate+0x26>
	ul_value |= GMII_SPEED_SELECT | GMII_AUTONEG | GMII_DUPLEX_MODE;
  401780:	9b01      	ldr	r3, [sp, #4]
  401782:	f443 5344 	orr.w	r3, r3, #12544	; 0x3100
  401786:	9301      	str	r3, [sp, #4]
	uc_rc = gmac_phy_write(p_gmac, uc_phy_addr, GMII_BMCR, ul_value);
  401788:	2200      	movs	r2, #0
  40178a:	4629      	mov	r1, r5
  40178c:	4620      	mov	r0, r4
  40178e:	4e3e      	ldr	r6, [pc, #248]	; (401888 <ethernet_phy_auto_negotiate+0x190>)
  401790:	47b0      	blx	r6
	if (uc_rc != GMAC_OK) {
  401792:	4603      	mov	r3, r0
  401794:	b120      	cbz	r0, 4017a0 <ethernet_phy_auto_negotiate+0xa8>
  401796:	6822      	ldr	r2, [r4, #0]
  401798:	f022 0210 	bic.w	r2, r2, #16
  40179c:	6022      	str	r2, [r4, #0]
		return uc_rc;
  40179e:	e7be      	b.n	40171e <ethernet_phy_auto_negotiate+0x26>
	ul_value &= ~(uint32_t)GMII_ISOLATE;
  4017a0:	9b01      	ldr	r3, [sp, #4]
  4017a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  4017a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
  4017aa:	9301      	str	r3, [sp, #4]
	uc_rc = gmac_phy_write(p_gmac, uc_phy_addr, GMII_BMCR, ul_value);
  4017ac:	2200      	movs	r2, #0
  4017ae:	4629      	mov	r1, r5
  4017b0:	4620      	mov	r0, r4
  4017b2:	4e35      	ldr	r6, [pc, #212]	; (401888 <ethernet_phy_auto_negotiate+0x190>)
  4017b4:	47b0      	blx	r6
	if (uc_rc != GMAC_OK) {
  4017b6:	4603      	mov	r3, r0
  4017b8:	b9b0      	cbnz	r0, 4017e8 <ethernet_phy_auto_negotiate+0xf0>
  4017ba:	4e34      	ldr	r6, [pc, #208]	; (40188c <ethernet_phy_auto_negotiate+0x194>)
		uc_rc = gmac_phy_read(p_gmac, uc_phy_addr, GMII_BMSR, &ul_value);
  4017bc:	f04f 0801 	mov.w	r8, #1
  4017c0:	4f30      	ldr	r7, [pc, #192]	; (401884 <ethernet_phy_auto_negotiate+0x18c>)
  4017c2:	ab01      	add	r3, sp, #4
  4017c4:	4642      	mov	r2, r8
  4017c6:	4629      	mov	r1, r5
  4017c8:	4620      	mov	r0, r4
  4017ca:	47b8      	blx	r7
		if (uc_rc != GMAC_OK) {
  4017cc:	4603      	mov	r3, r0
  4017ce:	b980      	cbnz	r0, 4017f2 <ethernet_phy_auto_negotiate+0xfa>
		if (ul_value & GMII_AUTONEG_COMP) {
  4017d0:	9b01      	ldr	r3, [sp, #4]
  4017d2:	f013 0f20 	tst.w	r3, #32
  4017d6:	d111      	bne.n	4017fc <ethernet_phy_auto_negotiate+0x104>
			if (++ul_retry_count >= ul_retry_max) {
  4017d8:	3e01      	subs	r6, #1
  4017da:	d1f2      	bne.n	4017c2 <ethernet_phy_auto_negotiate+0xca>
  4017dc:	6823      	ldr	r3, [r4, #0]
  4017de:	f023 0310 	bic.w	r3, r3, #16
  4017e2:	6023      	str	r3, [r4, #0]
				return GMAC_TIMEOUT;
  4017e4:	2301      	movs	r3, #1
  4017e6:	e79a      	b.n	40171e <ethernet_phy_auto_negotiate+0x26>
  4017e8:	6822      	ldr	r2, [r4, #0]
  4017ea:	f022 0210 	bic.w	r2, r2, #16
  4017ee:	6022      	str	r2, [r4, #0]
		return uc_rc;
  4017f0:	e795      	b.n	40171e <ethernet_phy_auto_negotiate+0x26>
  4017f2:	6822      	ldr	r2, [r4, #0]
  4017f4:	f022 0210 	bic.w	r2, r2, #16
  4017f8:	6022      	str	r2, [r4, #0]
			return uc_rc;
  4017fa:	e790      	b.n	40171e <ethernet_phy_auto_negotiate+0x26>
	uc_rc = gmac_phy_read(p_gmac, uc_phy_addr, GMII_ANLPAR, &ul_phy_analpar);
  4017fc:	466b      	mov	r3, sp
  4017fe:	2205      	movs	r2, #5
  401800:	4629      	mov	r1, r5
  401802:	4620      	mov	r0, r4
  401804:	4d1f      	ldr	r5, [pc, #124]	; (401884 <ethernet_phy_auto_negotiate+0x18c>)
  401806:	47a8      	blx	r5
	if (uc_rc != GMAC_OK) {
  401808:	4603      	mov	r3, r0
  40180a:	b980      	cbnz	r0, 40182e <ethernet_phy_auto_negotiate+0x136>
	if ((ul_phy_anar & ul_phy_analpar) & GMII_100TX_FDX) {
  40180c:	9a00      	ldr	r2, [sp, #0]
  40180e:	f412 7f80 	tst.w	r2, #256	; 0x100
  401812:	d113      	bne.n	40183c <ethernet_phy_auto_negotiate+0x144>
	} else if ((ul_phy_anar & ul_phy_analpar) & GMII_10_FDX) {
  401814:	f012 0f40 	tst.w	r2, #64	; 0x40
  401818:	d12c      	bne.n	401874 <ethernet_phy_auto_negotiate+0x17c>
	if (uc_speed) {
  40181a:	f012 0f80 	tst.w	r2, #128	; 0x80
		uc_fd = false;
  40181e:	bf08      	it	eq
  401820:	4602      	moveq	r2, r0
  401822:	d109      	bne.n	401838 <ethernet_phy_auto_negotiate+0x140>
		p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_SPD;
  401824:	6861      	ldr	r1, [r4, #4]
  401826:	f021 0101 	bic.w	r1, r1, #1
  40182a:	6061      	str	r1, [r4, #4]
  40182c:	e00b      	b.n	401846 <ethernet_phy_auto_negotiate+0x14e>
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  40182e:	6822      	ldr	r2, [r4, #0]
  401830:	f022 0210 	bic.w	r2, r2, #16
  401834:	6022      	str	r2, [r4, #0]
		return uc_rc;
  401836:	e772      	b.n	40171e <ethernet_phy_auto_negotiate+0x26>
		uc_fd = false;
  401838:	4602      	mov	r2, r0
  40183a:	e000      	b.n	40183e <ethernet_phy_auto_negotiate+0x146>
		uc_fd = true;
  40183c:	2201      	movs	r2, #1
		p_gmac->GMAC_NCFGR |= GMAC_NCFGR_SPD;
  40183e:	6861      	ldr	r1, [r4, #4]
  401840:	f041 0101 	orr.w	r1, r1, #1
  401844:	6061      	str	r1, [r4, #4]
	if (uc_enable) {
  401846:	b1ba      	cbz	r2, 401878 <ethernet_phy_auto_negotiate+0x180>
		p_gmac->GMAC_NCFGR |= GMAC_NCFGR_FD;
  401848:	6862      	ldr	r2, [r4, #4]
  40184a:	f042 0202 	orr.w	r2, r2, #2
  40184e:	6062      	str	r2, [r4, #4]
			p_gmac->GMAC_UR |= GMAC_UR_RMII;
  401850:	68e2      	ldr	r2, [r4, #12]
  401852:	f042 0201 	orr.w	r2, r2, #1
  401856:	60e2      	str	r2, [r4, #12]
		p_gmac->GMAC_NCR |= GMAC_NCR_TXEN;
  401858:	4a0d      	ldr	r2, [pc, #52]	; (401890 <ethernet_phy_auto_negotiate+0x198>)
  40185a:	6811      	ldr	r1, [r2, #0]
  40185c:	f041 0108 	orr.w	r1, r1, #8
  401860:	6011      	str	r1, [r2, #0]
		p_gmac->GMAC_NCR |= GMAC_NCR_RXEN;
  401862:	6811      	ldr	r1, [r2, #0]
  401864:	f041 0104 	orr.w	r1, r1, #4
  401868:	6011      	str	r1, [r2, #0]
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  40186a:	6822      	ldr	r2, [r4, #0]
  40186c:	f022 0210 	bic.w	r2, r2, #16
  401870:	6022      	str	r2, [r4, #0]
	return uc_rc;
  401872:	e754      	b.n	40171e <ethernet_phy_auto_negotiate+0x26>
		uc_fd = true;
  401874:	2201      	movs	r2, #1
  401876:	e7d5      	b.n	401824 <ethernet_phy_auto_negotiate+0x12c>
		p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_FD;
  401878:	6862      	ldr	r2, [r4, #4]
  40187a:	f022 0202 	bic.w	r2, r2, #2
  40187e:	6062      	str	r2, [r4, #4]
  401880:	e7e6      	b.n	401850 <ethernet_phy_auto_negotiate+0x158>
  401882:	bf00      	nop
  401884:	00401a81 	.word	0x00401a81
  401888:	00401ae1 	.word	0x00401ae1
  40188c:	000f4240 	.word	0x000f4240
  401890:	40050000 	.word	0x40050000

00401894 <ethernet_phy_reset>:
 * \param uc_phy_addr PHY address.
 *
 * \Return GMAC_OK if successfully, GMAC_TIMEOUT if timeout.
 */
uint8_t ethernet_phy_reset(Gmac *p_gmac, uint8_t uc_phy_addr)
{
  401894:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401898:	b083      	sub	sp, #12
  40189a:	4605      	mov	r5, r0
  40189c:	4689      	mov	r9, r1
		p_gmac->GMAC_NCR |= GMAC_NCR_MPE;
  40189e:	6803      	ldr	r3, [r0, #0]
  4018a0:	f043 0310 	orr.w	r3, r3, #16
  4018a4:	6003      	str	r3, [r0, #0]
	uint32_t ul_timeout = ETH_PHY_TIMEOUT;
	uint8_t uc_rc = GMAC_TIMEOUT;

	gmac_enable_management(p_gmac, true);

	ul_bmcr = GMII_RESET;
  4018a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4018aa:	ae02      	add	r6, sp, #8
  4018ac:	f846 3d04 	str.w	r3, [r6, #-4]!
	gmac_phy_write(p_gmac, uc_phy_address, GMII_BMCR, ul_bmcr);
  4018b0:	2200      	movs	r2, #0
  4018b2:	4c0e      	ldr	r4, [pc, #56]	; (4018ec <ethernet_phy_reset+0x58>)
  4018b4:	47a0      	blx	r4
	uint32_t ul_timeout = ETH_PHY_TIMEOUT;
  4018b6:	240a      	movs	r4, #10

	do {
		gmac_phy_read(p_gmac, uc_phy_address, GMII_BMCR, &ul_bmcr);
  4018b8:	f04f 0800 	mov.w	r8, #0
  4018bc:	4f0c      	ldr	r7, [pc, #48]	; (4018f0 <ethernet_phy_reset+0x5c>)
  4018be:	4633      	mov	r3, r6
  4018c0:	4642      	mov	r2, r8
  4018c2:	4649      	mov	r1, r9
  4018c4:	4628      	mov	r0, r5
  4018c6:	47b8      	blx	r7
		ul_timeout--;
  4018c8:	3c01      	subs	r4, #1
	} while ((ul_bmcr & GMII_RESET) && ul_timeout);
  4018ca:	9b01      	ldr	r3, [sp, #4]
  4018cc:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  4018d0:	d001      	beq.n	4018d6 <ethernet_phy_reset+0x42>
  4018d2:	2c00      	cmp	r4, #0
  4018d4:	d1f3      	bne.n	4018be <ethernet_phy_reset+0x2a>
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  4018d6:	682b      	ldr	r3, [r5, #0]
  4018d8:	f023 0310 	bic.w	r3, r3, #16
  4018dc:	602b      	str	r3, [r5, #0]
	if (ul_timeout) {
		uc_rc = GMAC_OK;
	}

	return (uc_rc);
}
  4018de:	fab4 f084 	clz	r0, r4
  4018e2:	0940      	lsrs	r0, r0, #5
  4018e4:	b003      	add	sp, #12
  4018e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4018ea:	bf00      	nop
  4018ec:	00401ae1 	.word	0x00401ae1
  4018f0:	00401a81 	.word	0x00401a81

004018f4 <ethernet_phy_init>:
{
  4018f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4018f8:	b085      	sub	sp, #20
  4018fa:	4606      	mov	r6, r0
  4018fc:	4688      	mov	r8, r1
  4018fe:	4615      	mov	r5, r2
	pio_set_output(PIN_GMAC_RESET_PIO, PIN_GMAC_RESET_MASK, 1,  false, true);
  401900:	2401      	movs	r4, #1
  401902:	9400      	str	r4, [sp, #0]
  401904:	2300      	movs	r3, #0
  401906:	4622      	mov	r2, r4
  401908:	f44f 6180 	mov.w	r1, #1024	; 0x400
  40190c:	4843      	ldr	r0, [pc, #268]	; (401a1c <ethernet_phy_init+0x128>)
  40190e:	4f44      	ldr	r7, [pc, #272]	; (401a20 <ethernet_phy_init+0x12c>)
  401910:	47b8      	blx	r7
	pio_set_input(PIN_GMAC_INT_PIO, PIN_GMAC_INT_MASK, PIO_PULLUP);
  401912:	4622      	mov	r2, r4
  401914:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  401918:	4842      	ldr	r0, [pc, #264]	; (401a24 <ethernet_phy_init+0x130>)
  40191a:	4b43      	ldr	r3, [pc, #268]	; (401a28 <ethernet_phy_init+0x134>)
  40191c:	4798      	blx	r3
	pio_set_peripheral(PIN_GMAC_PIO, PIN_GMAC_PERIPH, PIN_GMAC_MASK);
  40191e:	f240 32ff 	movw	r2, #1023	; 0x3ff
  401922:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401926:	4841      	ldr	r0, [pc, #260]	; (401a2c <ethernet_phy_init+0x138>)
  401928:	4b41      	ldr	r3, [pc, #260]	; (401a30 <ethernet_phy_init+0x13c>)
  40192a:	4798      	blx	r3
	ethernet_phy_reset(GMAC,uc_phy_addr);
  40192c:	4641      	mov	r1, r8
  40192e:	4841      	ldr	r0, [pc, #260]	; (401a34 <ethernet_phy_init+0x140>)
  401930:	4b41      	ldr	r3, [pc, #260]	; (401a38 <ethernet_phy_init+0x144>)
  401932:	4798      	blx	r3
	if (ul_mck > GMAC_MCK_SPEED_240MHZ) {
  401934:	4b41      	ldr	r3, [pc, #260]	; (401a3c <ethernet_phy_init+0x148>)
  401936:	429d      	cmp	r5, r3
  401938:	d85d      	bhi.n	4019f6 <ethernet_phy_init+0x102>
	} else if (ul_mck > GMAC_MCK_SPEED_160MHZ) {
  40193a:	4b41      	ldr	r3, [pc, #260]	; (401a40 <ethernet_phy_init+0x14c>)
  40193c:	429d      	cmp	r5, r3
  40193e:	d80f      	bhi.n	401960 <ethernet_phy_init+0x6c>
	} else if (ul_mck > GMAC_MCK_SPEED_120MHZ) {
  401940:	4b40      	ldr	r3, [pc, #256]	; (401a44 <ethernet_phy_init+0x150>)
  401942:	429d      	cmp	r5, r3
  401944:	d83e      	bhi.n	4019c4 <ethernet_phy_init+0xd0>
	} else if (ul_mck > GMAC_MCK_SPEED_80MHZ) {
  401946:	4b40      	ldr	r3, [pc, #256]	; (401a48 <ethernet_phy_init+0x154>)
  401948:	429d      	cmp	r5, r3
  40194a:	d83e      	bhi.n	4019ca <ethernet_phy_init+0xd6>
	} else if (ul_mck > GMAC_MCK_SPEED_40MHZ) {
  40194c:	4b3f      	ldr	r3, [pc, #252]	; (401a4c <ethernet_phy_init+0x158>)
  40194e:	429d      	cmp	r5, r3
  401950:	d83e      	bhi.n	4019d0 <ethernet_phy_init+0xdc>
		ul_clk = GMAC_NCFGR_CLK_MCK_8;
  401952:	4b3f      	ldr	r3, [pc, #252]	; (401a50 <ethernet_phy_init+0x15c>)
  401954:	429d      	cmp	r5, r3
  401956:	bf8c      	ite	hi
  401958:	f44f 2380 	movhi.w	r3, #262144	; 0x40000
  40195c:	2300      	movls	r3, #0
  40195e:	e001      	b.n	401964 <ethernet_phy_init+0x70>
		ul_clk = GMAC_NCFGR_CLK_MCK_96;
  401960:	f44f 13a0 	mov.w	r3, #1310720	; 0x140000
	p_gmac->GMAC_NCFGR &= ~GMAC_NCFGR_CLK_Msk;
  401964:	6872      	ldr	r2, [r6, #4]
  401966:	f422 12e0 	bic.w	r2, r2, #1835008	; 0x1c0000
  40196a:	6072      	str	r2, [r6, #4]
	p_gmac->GMAC_NCFGR |= ul_clk;
  40196c:	6875      	ldr	r5, [r6, #4]
  40196e:	431d      	orrs	r5, r3
  401970:	6075      	str	r5, [r6, #4]
	uint32_t ul_value = 0;
  401972:	ab04      	add	r3, sp, #16
  401974:	2200      	movs	r2, #0
  401976:	f843 2d04 	str.w	r2, [r3, #-4]!
		p_gmac->GMAC_NCR |= GMAC_NCR_MPE;
  40197a:	6832      	ldr	r2, [r6, #0]
  40197c:	f042 0210 	orr.w	r2, r2, #16
  401980:	6032      	str	r2, [r6, #0]
	gmac_phy_read(p_gmac, uc_phy_addr, GMII_PHYID1, &ul_value);
  401982:	2202      	movs	r2, #2
  401984:	4641      	mov	r1, r8
  401986:	4630      	mov	r0, r6
  401988:	4c32      	ldr	r4, [pc, #200]	; (401a54 <ethernet_phy_init+0x160>)
  40198a:	47a0      	blx	r4
	if (ul_value != GMII_OUI_MSB) {
  40198c:	9b03      	ldr	r3, [sp, #12]
  40198e:	2b22      	cmp	r3, #34	; 0x22
  401990:	d035      	beq.n	4019fe <ethernet_phy_init+0x10a>
  401992:	4644      	mov	r4, r8
  401994:	2520      	movs	r5, #32
			gmac_phy_read(p_gmac, uc_phy_address, GMII_PHYID1, &ul_value);
  401996:	f04f 0902 	mov.w	r9, #2
  40199a:	4f2e      	ldr	r7, [pc, #184]	; (401a54 <ethernet_phy_init+0x160>)
			uc_phy_address = (uc_phy_address + 1) & 0x1F;
  40199c:	3401      	adds	r4, #1
  40199e:	f004 041f 	and.w	r4, r4, #31
			gmac_phy_read(p_gmac, uc_phy_address, GMII_PHYID1, &ul_value);
  4019a2:	ab03      	add	r3, sp, #12
  4019a4:	464a      	mov	r2, r9
  4019a6:	4621      	mov	r1, r4
  4019a8:	4630      	mov	r0, r6
  4019aa:	47b8      	blx	r7
			if (ul_value == GMII_OUI_MSB) {
  4019ac:	9b03      	ldr	r3, [sp, #12]
  4019ae:	2b22      	cmp	r3, #34	; 0x22
  4019b0:	d011      	beq.n	4019d6 <ethernet_phy_init+0xe2>
  4019b2:	1e6b      	subs	r3, r5, #1
		for (uc_cnt = uc_start_addr; uc_cnt <= ETH_PHY_MAX_ADDR; uc_cnt++) {
  4019b4:	f013 05ff 	ands.w	r5, r3, #255	; 0xff
  4019b8:	d1f0      	bne.n	40199c <ethernet_phy_init+0xa8>
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  4019ba:	6833      	ldr	r3, [r6, #0]
  4019bc:	f023 0310 	bic.w	r3, r3, #16
  4019c0:	6033      	str	r3, [r6, #0]
  4019c2:	e018      	b.n	4019f6 <ethernet_phy_init+0x102>
		ul_clk = GMAC_NCFGR_CLK_MCK_64;
  4019c4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  4019c8:	e7cc      	b.n	401964 <ethernet_phy_init+0x70>
		ul_clk = GMAC_NCFGR_CLK_MCK_48;
  4019ca:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
  4019ce:	e7c9      	b.n	401964 <ethernet_phy_init+0x70>
		ul_clk = GMAC_NCFGR_CLK_MCK_32;
  4019d0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4019d4:	e7c6      	b.n	401964 <ethernet_phy_init+0x70>
		p_gmac->GMAC_NCR &= ~GMAC_NCR_MPE;
  4019d6:	6833      	ldr	r3, [r6, #0]
  4019d8:	f023 0310 	bic.w	r3, r3, #16
  4019dc:	6033      	str	r3, [r6, #0]
		gmac_phy_read(p_gmac, uc_phy_address, GMII_BMSR, &ul_value);
  4019de:	ab03      	add	r3, sp, #12
  4019e0:	2201      	movs	r2, #1
  4019e2:	4621      	mov	r1, r4
  4019e4:	4630      	mov	r0, r6
  4019e6:	4d1b      	ldr	r5, [pc, #108]	; (401a54 <ethernet_phy_init+0x160>)
  4019e8:	47a8      	blx	r5
	if (uc_phy != uc_phy_addr) {
  4019ea:	45a0      	cmp	r8, r4
  4019ec:	d003      	beq.n	4019f6 <ethernet_phy_init+0x102>
		ethernet_phy_reset(p_gmac, uc_phy_addr);
  4019ee:	4641      	mov	r1, r8
  4019f0:	4630      	mov	r0, r6
  4019f2:	4b11      	ldr	r3, [pc, #68]	; (401a38 <ethernet_phy_init+0x144>)
  4019f4:	4798      	blx	r3
}
  4019f6:	2000      	movs	r0, #0
  4019f8:	b005      	add	sp, #20
  4019fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4019fe:	6833      	ldr	r3, [r6, #0]
  401a00:	f023 0310 	bic.w	r3, r3, #16
  401a04:	6033      	str	r3, [r6, #0]
	if (uc_rc != 0xFF) {
  401a06:	f1b8 0fff 	cmp.w	r8, #255	; 0xff
  401a0a:	d0f4      	beq.n	4019f6 <ethernet_phy_init+0x102>
		gmac_phy_read(p_gmac, uc_phy_address, GMII_BMSR, &ul_value);
  401a0c:	ab03      	add	r3, sp, #12
  401a0e:	2201      	movs	r2, #1
  401a10:	4641      	mov	r1, r8
  401a12:	4630      	mov	r0, r6
  401a14:	4c0f      	ldr	r4, [pc, #60]	; (401a54 <ethernet_phy_init+0x160>)
  401a16:	47a0      	blx	r4
  401a18:	e7ed      	b.n	4019f6 <ethernet_phy_init+0x102>
  401a1a:	bf00      	nop
  401a1c:	400e1200 	.word	0x400e1200
  401a20:	00401e45 	.word	0x00401e45
  401a24:	400e0e00 	.word	0x400e0e00
  401a28:	00401e0f 	.word	0x00401e0f
  401a2c:	400e1400 	.word	0x400e1400
  401a30:	00401d7d 	.word	0x00401d7d
  401a34:	40050000 	.word	0x40050000
  401a38:	00401895 	.word	0x00401895
  401a3c:	0e4e1c00 	.word	0x0e4e1c00
  401a40:	09896800 	.word	0x09896800
  401a44:	07270e00 	.word	0x07270e00
  401a48:	04c4b400 	.word	0x04c4b400
  401a4c:	02625a00 	.word	0x02625a00
  401a50:	01312d00 	.word	0x01312d00
  401a54:	00401a81 	.word	0x00401a81

00401a58 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401a58:	6943      	ldr	r3, [r0, #20]
  401a5a:	f013 0f02 	tst.w	r3, #2
  401a5e:	d002      	beq.n	401a66 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401a60:	61c1      	str	r1, [r0, #28]
	return 0;
  401a62:	2000      	movs	r0, #0
  401a64:	4770      	bx	lr
		return 1;
  401a66:	2001      	movs	r0, #1
}
  401a68:	4770      	bx	lr

00401a6a <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401a6a:	6943      	ldr	r3, [r0, #20]
  401a6c:	f013 0f01 	tst.w	r3, #1
  401a70:	d003      	beq.n	401a7a <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401a72:	6983      	ldr	r3, [r0, #24]
  401a74:	700b      	strb	r3, [r1, #0]
	return 0;
  401a76:	2000      	movs	r0, #0
  401a78:	4770      	bx	lr
		return 1;
  401a7a:	2001      	movs	r0, #1
}
  401a7c:	4770      	bx	lr
	...

00401a80 <gmac_phy_read>:
 *
 * \Return GMAC_OK if successfully, GMAC_TIMEOUT if timeout.
 */
uint8_t gmac_phy_read(Gmac* p_gmac, uint8_t uc_phy_address, uint8_t uc_address,
		uint32_t* p_value)
{
  401a80:	b410      	push	{r4}
  401a82:	b083      	sub	sp, #12
	while ((p_gmac->GMAC_NSR & GMAC_NSR_IDLE) == 0);
  401a84:	6884      	ldr	r4, [r0, #8]
  401a86:	f014 0f04 	tst.w	r4, #4
  401a8a:	d0fb      	beq.n	401a84 <gmac_phy_read+0x4>
			| GMAC_MAN_REGA(uc_reg_addr)
  401a8c:	0492      	lsls	r2, r2, #18
  401a8e:	f402 04f8 	and.w	r4, r2, #8126464	; 0x7c0000
			| GMAC_MAN_DATA(us_data);
  401a92:	4a11      	ldr	r2, [pc, #68]	; (401ad8 <gmac_phy_read+0x58>)
  401a94:	4322      	orrs	r2, r4
			| GMAC_MAN_PHYA(uc_phy_addr)
  401a96:	05c9      	lsls	r1, r1, #23
  401a98:	f001 6178 	and.w	r1, r1, #260046848	; 0xf800000
			| GMAC_MAN_DATA(us_data);
  401a9c:	430a      	orrs	r2, r1
	p_gmac->GMAC_MAN = GMAC_MAN_WTN(GMAC_MAN_CODE_VALUE)
  401a9e:	6342      	str	r2, [r0, #52]	; 0x34
	volatile uint32_t ul_retry_count = 0;
  401aa0:	2200      	movs	r2, #0
  401aa2:	9201      	str	r2, [sp, #4]
		if (ul_retry_count >= ul_retry) {
  401aa4:	490d      	ldr	r1, [pc, #52]	; (401adc <gmac_phy_read+0x5c>)
	return ((p_gmac->GMAC_NSR & GMAC_NSR_IDLE) > 0);
  401aa6:	6882      	ldr	r2, [r0, #8]
	while (!gmac_is_phy_idle(p_gmac)) {
  401aa8:	f012 0f04 	tst.w	r2, #4
  401aac:	d107      	bne.n	401abe <gmac_phy_read+0x3e>
		ul_retry_count++;
  401aae:	9a01      	ldr	r2, [sp, #4]
  401ab0:	3201      	adds	r2, #1
  401ab2:	9201      	str	r2, [sp, #4]
		if (ul_retry_count >= ul_retry) {
  401ab4:	9a01      	ldr	r2, [sp, #4]
  401ab6:	428a      	cmp	r2, r1
  401ab8:	d9f5      	bls.n	401aa6 <gmac_phy_read+0x26>
	gmac_maintain_phy(p_gmac, uc_phy_address, uc_address, 1, 0);

	if (gmac_phy_wait(p_gmac, MAC_PHY_RETRY_MAX) == GMAC_TIMEOUT) {
		return GMAC_TIMEOUT;
  401aba:	2001      	movs	r0, #1
  401abc:	e007      	b.n	401ace <gmac_phy_read+0x4e>
	while ((p_gmac->GMAC_NSR & GMAC_NSR_IDLE) == 0);
  401abe:	6882      	ldr	r2, [r0, #8]
  401ac0:	f012 0f04 	tst.w	r2, #4
  401ac4:	d0fb      	beq.n	401abe <gmac_phy_read+0x3e>
	return (uint16_t) (p_gmac->GMAC_MAN & GMAC_MAN_DATA_Msk);
  401ac6:	6b42      	ldr	r2, [r0, #52]	; 0x34
	}
	*p_value = gmac_get_phy_data(p_gmac);
  401ac8:	b292      	uxth	r2, r2
  401aca:	601a      	str	r2, [r3, #0]
	return GMAC_OK;
  401acc:	2000      	movs	r0, #0
}
  401ace:	b003      	add	sp, #12
  401ad0:	f85d 4b04 	ldr.w	r4, [sp], #4
  401ad4:	4770      	bx	lr
  401ad6:	bf00      	nop
  401ad8:	60020000 	.word	0x60020000
  401adc:	000f423f 	.word	0x000f423f

00401ae0 <gmac_phy_write>:
 *
 * \Return GMAC_OK if successfully, GMAC_TIMEOUT if timeout.
 */
uint8_t gmac_phy_write(Gmac* p_gmac, uint8_t uc_phy_address,
		uint8_t uc_address, uint32_t ul_value)
{
  401ae0:	b410      	push	{r4}
  401ae2:	b083      	sub	sp, #12
	while ((p_gmac->GMAC_NSR & GMAC_NSR_IDLE) == 0);
  401ae4:	6884      	ldr	r4, [r0, #8]
  401ae6:	f014 0f04 	tst.w	r4, #4
  401aea:	d0fb      	beq.n	401ae4 <gmac_phy_write+0x4>
			| GMAC_MAN_REGA(uc_reg_addr)
  401aec:	0492      	lsls	r2, r2, #18
  401aee:	f402 04f8 	and.w	r4, r2, #8126464	; 0x7c0000
			| GMAC_MAN_DATA(us_data);
  401af2:	4a0e      	ldr	r2, [pc, #56]	; (401b2c <gmac_phy_write+0x4c>)
  401af4:	4322      	orrs	r2, r4
			| GMAC_MAN_PHYA(uc_phy_addr)
  401af6:	05c9      	lsls	r1, r1, #23
  401af8:	f001 6178 	and.w	r1, r1, #260046848	; 0xf800000
			| GMAC_MAN_DATA(us_data);
  401afc:	430a      	orrs	r2, r1
  401afe:	b29b      	uxth	r3, r3
  401b00:	431a      	orrs	r2, r3
	p_gmac->GMAC_MAN = GMAC_MAN_WTN(GMAC_MAN_CODE_VALUE)
  401b02:	6342      	str	r2, [r0, #52]	; 0x34
	volatile uint32_t ul_retry_count = 0;
  401b04:	2300      	movs	r3, #0
  401b06:	9301      	str	r3, [sp, #4]
		if (ul_retry_count >= ul_retry) {
  401b08:	4a09      	ldr	r2, [pc, #36]	; (401b30 <gmac_phy_write+0x50>)
	return ((p_gmac->GMAC_NSR & GMAC_NSR_IDLE) > 0);
  401b0a:	6883      	ldr	r3, [r0, #8]
	while (!gmac_is_phy_idle(p_gmac)) {
  401b0c:	f013 0f04 	tst.w	r3, #4
  401b10:	d107      	bne.n	401b22 <gmac_phy_write+0x42>
		ul_retry_count++;
  401b12:	9b01      	ldr	r3, [sp, #4]
  401b14:	3301      	adds	r3, #1
  401b16:	9301      	str	r3, [sp, #4]
		if (ul_retry_count >= ul_retry) {
  401b18:	9b01      	ldr	r3, [sp, #4]
  401b1a:	4293      	cmp	r3, r2
  401b1c:	d9f5      	bls.n	401b0a <gmac_phy_write+0x2a>
			return GMAC_TIMEOUT;
  401b1e:	2001      	movs	r0, #1
  401b20:	e000      	b.n	401b24 <gmac_phy_write+0x44>
	return GMAC_OK;
  401b22:	2000      	movs	r0, #0

	if (gmac_phy_wait(p_gmac, MAC_PHY_RETRY_MAX) == GMAC_TIMEOUT) {
		return GMAC_TIMEOUT;
	}
	return GMAC_OK;
}
  401b24:	b003      	add	sp, #12
  401b26:	f85d 4b04 	ldr.w	r4, [sp], #4
  401b2a:	4770      	bx	lr
  401b2c:	50020000 	.word	0x50020000
  401b30:	000f423f 	.word	0x000f423f

00401b34 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401b34:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX/2);
  401b36:	4810      	ldr	r0, [pc, #64]	; (401b78 <sysclk_init+0x44>)
  401b38:	4b10      	ldr	r3, [pc, #64]	; (401b7c <sysclk_init+0x48>)
  401b3a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401b3c:	213e      	movs	r1, #62	; 0x3e
  401b3e:	2000      	movs	r0, #0
  401b40:	4b0f      	ldr	r3, [pc, #60]	; (401b80 <sysclk_init+0x4c>)
  401b42:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  401b44:	4c0f      	ldr	r4, [pc, #60]	; (401b84 <sysclk_init+0x50>)
  401b46:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  401b48:	2800      	cmp	r0, #0
  401b4a:	d0fc      	beq.n	401b46 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  401b4c:	4b0e      	ldr	r3, [pc, #56]	; (401b88 <sysclk_init+0x54>)
  401b4e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401b50:	4a0e      	ldr	r2, [pc, #56]	; (401b8c <sysclk_init+0x58>)
  401b52:	4b0f      	ldr	r3, [pc, #60]	; (401b90 <sysclk_init+0x5c>)
  401b54:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  401b56:	4c0f      	ldr	r4, [pc, #60]	; (401b94 <sysclk_init+0x60>)
  401b58:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  401b5a:	2800      	cmp	r0, #0
  401b5c:	d0fc      	beq.n	401b58 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  401b5e:	2002      	movs	r0, #2
  401b60:	4b0d      	ldr	r3, [pc, #52]	; (401b98 <sysclk_init+0x64>)
  401b62:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401b64:	2000      	movs	r0, #0
  401b66:	4b0d      	ldr	r3, [pc, #52]	; (401b9c <sysclk_init+0x68>)
  401b68:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401b6a:	4b0d      	ldr	r3, [pc, #52]	; (401ba0 <sysclk_init+0x6c>)
  401b6c:	4798      	blx	r3

	/* Set a flash wait state depending on the master clock frequency */
	system_init_flash(sysclk_get_cpu_hz() / CONFIG_SYSCLK_DIV);
  401b6e:	4802      	ldr	r0, [pc, #8]	; (401b78 <sysclk_init+0x44>)
  401b70:	4b02      	ldr	r3, [pc, #8]	; (401b7c <sysclk_init+0x48>)
  401b72:	4798      	blx	r3
  401b74:	bd10      	pop	{r4, pc}
  401b76:	bf00      	nop
  401b78:	08f0d180 	.word	0x08f0d180
  401b7c:	00402241 	.word	0x00402241
  401b80:	00401fc5 	.word	0x00401fc5
  401b84:	00402019 	.word	0x00402019
  401b88:	00402029 	.word	0x00402029
  401b8c:	20183f01 	.word	0x20183f01
  401b90:	400e0600 	.word	0x400e0600
  401b94:	00402039 	.word	0x00402039
  401b98:	00401f29 	.word	0x00401f29
  401b9c:	00401f61 	.word	0x00401f61
  401ba0:	00402135 	.word	0x00402135

00401ba4 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  401ba4:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401ba6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401baa:	4b6e      	ldr	r3, [pc, #440]	; (401d64 <board_init+0x1c0>)
  401bac:	605a      	str	r2, [r3, #4]
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401bae:	f5a3 6345 	sub.w	r3, r3, #3152	; 0xc50
  401bb2:	4a6d      	ldr	r2, [pc, #436]	; (401d68 <board_init+0x1c4>)
  401bb4:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401bb6:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
  401bba:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
  401bbc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401bc0:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  401bc4:	4b69      	ldr	r3, [pc, #420]	; (401d6c <board_init+0x1c8>)
  401bc6:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  401bca:	f022 0201 	bic.w	r2, r2, #1
  401bce:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  401bd2:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  401bd6:	f022 0201 	bic.w	r2, r2, #1
  401bda:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb 0xF":::"memory");
  401bde:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401be2:	f3bf 8f6f 	isb	sy
  401be6:	200a      	movs	r0, #10
  401be8:	4c61      	ldr	r4, [pc, #388]	; (401d70 <board_init+0x1cc>)
  401bea:	47a0      	blx	r4
  401bec:	200b      	movs	r0, #11
  401bee:	47a0      	blx	r4
  401bf0:	200c      	movs	r0, #12
  401bf2:	47a0      	blx	r4
  401bf4:	2010      	movs	r0, #16
  401bf6:	47a0      	blx	r4
  401bf8:	2011      	movs	r0, #17
  401bfa:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401bfc:	4b5d      	ldr	r3, [pc, #372]	; (401d74 <board_init+0x1d0>)
  401bfe:	f44f 7280 	mov.w	r2, #256	; 0x100
  401c02:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401c04:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401c08:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401c0a:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  401c0e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401c12:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401c14:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  401c18:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  401c1a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401c1e:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  401c20:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  401c22:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  401c26:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401c28:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  401c2c:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401c2e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401c30:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  401c34:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  401c36:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401c3a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  401c3e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  401c42:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401c46:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401c48:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401c4c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401c4e:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401c50:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401c54:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401c56:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  401c5a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401c5c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401c5e:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  401c62:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401c64:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401c66:	4844      	ldr	r0, [pc, #272]	; (401d78 <board_init+0x1d4>)
  401c68:	f8d0 1114 	ldr.w	r1, [r0, #276]	; 0x114
  401c6c:	f041 0110 	orr.w	r1, r1, #16
  401c70:	f8c0 1114 	str.w	r1, [r0, #276]	; 0x114
		base->PIO_PUDR = mask;
  401c74:	f500 20b2 	add.w	r0, r0, #364544	; 0x59000
  401c78:	2110      	movs	r1, #16
  401c7a:	6601      	str	r1, [r0, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401c7c:	f8c0 1090 	str.w	r1, [r0, #144]	; 0x90
		base->PIO_MDDR = mask;
  401c80:	6541      	str	r1, [r0, #84]	; 0x54
		base->PIO_IFDR = mask;
  401c82:	6241      	str	r1, [r0, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401c84:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  401c88:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401c8a:	430c      	orrs	r4, r1
  401c8c:	6704      	str	r4, [r0, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401c8e:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401c90:	430c      	orrs	r4, r1
  401c92:	6744      	str	r4, [r0, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401c94:	6041      	str	r1, [r0, #4]
		base->PIO_PUDR = mask;
  401c96:	2008      	movs	r0, #8
  401c98:	6618      	str	r0, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401c9a:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401c9e:	6558      	str	r0, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401ca0:	6258      	str	r0, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401ca2:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401ca6:	6f1c      	ldr	r4, [r3, #112]	; 0x70
  401ca8:	f024 0408 	bic.w	r4, r4, #8
  401cac:	671c      	str	r4, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401cae:	6f5c      	ldr	r4, [r3, #116]	; 0x74
  401cb0:	f024 0408 	bic.w	r4, r4, #8
  401cb4:	675c      	str	r4, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401cb6:	6058      	str	r0, [r3, #4]
		base->PIO_PUDR = mask;
  401cb8:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401cba:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401cbe:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401cc0:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401cc2:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401cc6:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401cc8:	f020 0010 	bic.w	r0, r0, #16
  401ccc:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401cce:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401cd0:	f020 0010 	bic.w	r0, r0, #16
  401cd4:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401cd6:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  401cd8:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
  401cdc:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401ce0:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401ce2:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401ce6:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401ce8:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401cea:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  401cee:	6f18      	ldr	r0, [r3, #112]	; 0x70
  401cf0:	4308      	orrs	r0, r1
  401cf2:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401cf4:	6f58      	ldr	r0, [r3, #116]	; 0x74
  401cf6:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
  401cfa:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401cfc:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  401cfe:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401d00:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401d04:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401d06:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401d08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  401d0c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401d0e:	4311      	orrs	r1, r2
  401d10:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401d12:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401d14:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  401d18:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401d1a:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  401d1c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401d20:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401d22:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401d26:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401d28:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401d2a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  401d2e:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401d30:	4311      	orrs	r1, r2
  401d32:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401d34:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401d36:	f421 0180 	bic.w	r1, r1, #4194304	; 0x400000
  401d3a:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401d3c:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  401d3e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401d42:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401d44:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401d48:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401d4a:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401d4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  401d50:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401d52:	4311      	orrs	r1, r2
  401d54:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401d56:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401d58:	f021 7100 	bic.w	r1, r1, #33554432	; 0x2000000
  401d5c:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401d5e:	605a      	str	r2, [r3, #4]
  401d60:	bd10      	pop	{r4, pc}
  401d62:	bf00      	nop
  401d64:	400e1850 	.word	0x400e1850
  401d68:	5a00080c 	.word	0x5a00080c
  401d6c:	e000ed00 	.word	0xe000ed00
  401d70:	00402049 	.word	0x00402049
  401d74:	400e1200 	.word	0x400e1200
  401d78:	40088000 	.word	0x40088000

00401d7c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401d7c:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401d7e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401d82:	d03a      	beq.n	401dfa <pio_set_peripheral+0x7e>
  401d84:	d813      	bhi.n	401dae <pio_set_peripheral+0x32>
  401d86:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401d8a:	d025      	beq.n	401dd8 <pio_set_peripheral+0x5c>
  401d8c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401d90:	d10a      	bne.n	401da8 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401d92:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401d94:	4313      	orrs	r3, r2
  401d96:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401d98:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401d9a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401d9c:	400b      	ands	r3, r1
  401d9e:	ea23 0302 	bic.w	r3, r3, r2
  401da2:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401da4:	6042      	str	r2, [r0, #4]
  401da6:	4770      	bx	lr
	switch (ul_type) {
  401da8:	2900      	cmp	r1, #0
  401daa:	d1fb      	bne.n	401da4 <pio_set_peripheral+0x28>
  401dac:	4770      	bx	lr
  401dae:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401db2:	d021      	beq.n	401df8 <pio_set_peripheral+0x7c>
  401db4:	d809      	bhi.n	401dca <pio_set_peripheral+0x4e>
  401db6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401dba:	d1f3      	bne.n	401da4 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401dbc:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401dbe:	4313      	orrs	r3, r2
  401dc0:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401dc2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401dc4:	4313      	orrs	r3, r2
  401dc6:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401dc8:	e7ec      	b.n	401da4 <pio_set_peripheral+0x28>
	switch (ul_type) {
  401dca:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401dce:	d013      	beq.n	401df8 <pio_set_peripheral+0x7c>
  401dd0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401dd4:	d010      	beq.n	401df8 <pio_set_peripheral+0x7c>
  401dd6:	e7e5      	b.n	401da4 <pio_set_peripheral+0x28>
{
  401dd8:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  401dda:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401ddc:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401dde:	43d3      	mvns	r3, r2
  401de0:	4021      	ands	r1, r4
  401de2:	461c      	mov	r4, r3
  401de4:	4019      	ands	r1, r3
  401de6:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401de8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401dea:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401dec:	400b      	ands	r3, r1
  401dee:	4023      	ands	r3, r4
  401df0:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  401df2:	6042      	str	r2, [r0, #4]
}
  401df4:	f85d 4b04 	ldr.w	r4, [sp], #4
  401df8:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  401dfa:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401dfc:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401dfe:	400b      	ands	r3, r1
  401e00:	ea23 0302 	bic.w	r3, r3, r2
  401e04:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401e06:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401e08:	4313      	orrs	r3, r2
  401e0a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401e0c:	e7ca      	b.n	401da4 <pio_set_peripheral+0x28>

00401e0e <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401e0e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401e10:	f012 0f01 	tst.w	r2, #1
  401e14:	d10d      	bne.n	401e32 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  401e16:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401e18:	f012 0f0a 	tst.w	r2, #10
  401e1c:	d00b      	beq.n	401e36 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  401e1e:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  401e20:	f012 0f02 	tst.w	r2, #2
  401e24:	d109      	bne.n	401e3a <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  401e26:	f012 0f08 	tst.w	r2, #8
  401e2a:	d008      	beq.n	401e3e <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  401e2c:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  401e30:	e005      	b.n	401e3e <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  401e32:	6641      	str	r1, [r0, #100]	; 0x64
  401e34:	e7f0      	b.n	401e18 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  401e36:	6241      	str	r1, [r0, #36]	; 0x24
  401e38:	e7f2      	b.n	401e20 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  401e3a:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  401e3e:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401e40:	6001      	str	r1, [r0, #0]
  401e42:	4770      	bx	lr

00401e44 <pio_set_output>:
{
  401e44:	b410      	push	{r4}
  401e46:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  401e48:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401e4a:	b94c      	cbnz	r4, 401e60 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  401e4c:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  401e4e:	b14b      	cbz	r3, 401e64 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  401e50:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  401e52:	b94a      	cbnz	r2, 401e68 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  401e54:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  401e56:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401e58:	6001      	str	r1, [r0, #0]
}
  401e5a:	f85d 4b04 	ldr.w	r4, [sp], #4
  401e5e:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  401e60:	6641      	str	r1, [r0, #100]	; 0x64
  401e62:	e7f4      	b.n	401e4e <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  401e64:	6541      	str	r1, [r0, #84]	; 0x54
  401e66:	e7f4      	b.n	401e52 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  401e68:	6301      	str	r1, [r0, #48]	; 0x30
  401e6a:	e7f4      	b.n	401e56 <pio_set_output+0x12>

00401e6c <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401e6c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401e6e:	4770      	bx	lr

00401e70 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401e70:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401e72:	4770      	bx	lr

00401e74 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401e78:	4604      	mov	r4, r0
  401e7a:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401e7c:	4b0e      	ldr	r3, [pc, #56]	; (401eb8 <pio_handler_process+0x44>)
  401e7e:	4798      	blx	r3
  401e80:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401e82:	4620      	mov	r0, r4
  401e84:	4b0d      	ldr	r3, [pc, #52]	; (401ebc <pio_handler_process+0x48>)
  401e86:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401e88:	4005      	ands	r5, r0
  401e8a:	d013      	beq.n	401eb4 <pio_handler_process+0x40>
  401e8c:	4c0c      	ldr	r4, [pc, #48]	; (401ec0 <pio_handler_process+0x4c>)
  401e8e:	f104 0660 	add.w	r6, r4, #96	; 0x60
  401e92:	e003      	b.n	401e9c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401e94:	42b4      	cmp	r4, r6
  401e96:	d00d      	beq.n	401eb4 <pio_handler_process+0x40>
  401e98:	3410      	adds	r4, #16
		while (status != 0) {
  401e9a:	b15d      	cbz	r5, 401eb4 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401e9c:	6820      	ldr	r0, [r4, #0]
  401e9e:	4540      	cmp	r0, r8
  401ea0:	d1f8      	bne.n	401e94 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401ea2:	6861      	ldr	r1, [r4, #4]
  401ea4:	4229      	tst	r1, r5
  401ea6:	d0f5      	beq.n	401e94 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401ea8:	68e3      	ldr	r3, [r4, #12]
  401eaa:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401eac:	6863      	ldr	r3, [r4, #4]
  401eae:	ea25 0503 	bic.w	r5, r5, r3
  401eb2:	e7ef      	b.n	401e94 <pio_handler_process+0x20>
  401eb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401eb8:	00401e6d 	.word	0x00401e6d
  401ebc:	00401e71 	.word	0x00401e71
  401ec0:	20404278 	.word	0x20404278

00401ec4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401ec4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401ec6:	210a      	movs	r1, #10
  401ec8:	4801      	ldr	r0, [pc, #4]	; (401ed0 <PIOA_Handler+0xc>)
  401eca:	4b02      	ldr	r3, [pc, #8]	; (401ed4 <PIOA_Handler+0x10>)
  401ecc:	4798      	blx	r3
  401ece:	bd08      	pop	{r3, pc}
  401ed0:	400e0e00 	.word	0x400e0e00
  401ed4:	00401e75 	.word	0x00401e75

00401ed8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401ed8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401eda:	210b      	movs	r1, #11
  401edc:	4801      	ldr	r0, [pc, #4]	; (401ee4 <PIOB_Handler+0xc>)
  401ede:	4b02      	ldr	r3, [pc, #8]	; (401ee8 <PIOB_Handler+0x10>)
  401ee0:	4798      	blx	r3
  401ee2:	bd08      	pop	{r3, pc}
  401ee4:	400e1000 	.word	0x400e1000
  401ee8:	00401e75 	.word	0x00401e75

00401eec <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401eec:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401eee:	210c      	movs	r1, #12
  401ef0:	4801      	ldr	r0, [pc, #4]	; (401ef8 <PIOC_Handler+0xc>)
  401ef2:	4b02      	ldr	r3, [pc, #8]	; (401efc <PIOC_Handler+0x10>)
  401ef4:	4798      	blx	r3
  401ef6:	bd08      	pop	{r3, pc}
  401ef8:	400e1200 	.word	0x400e1200
  401efc:	00401e75 	.word	0x00401e75

00401f00 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401f00:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  401f02:	2110      	movs	r1, #16
  401f04:	4801      	ldr	r0, [pc, #4]	; (401f0c <PIOD_Handler+0xc>)
  401f06:	4b02      	ldr	r3, [pc, #8]	; (401f10 <PIOD_Handler+0x10>)
  401f08:	4798      	blx	r3
  401f0a:	bd08      	pop	{r3, pc}
  401f0c:	400e1400 	.word	0x400e1400
  401f10:	00401e75 	.word	0x00401e75

00401f14 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401f14:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  401f16:	2111      	movs	r1, #17
  401f18:	4801      	ldr	r0, [pc, #4]	; (401f20 <PIOE_Handler+0xc>)
  401f1a:	4b02      	ldr	r3, [pc, #8]	; (401f24 <PIOE_Handler+0x10>)
  401f1c:	4798      	blx	r3
  401f1e:	bd08      	pop	{r3, pc}
  401f20:	400e1600 	.word	0x400e1600
  401f24:	00401e75 	.word	0x00401e75

00401f28 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  401f28:	2803      	cmp	r0, #3
  401f2a:	d011      	beq.n	401f50 <pmc_mck_set_division+0x28>
  401f2c:	2804      	cmp	r0, #4
  401f2e:	d012      	beq.n	401f56 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401f30:	2802      	cmp	r0, #2
  401f32:	bf0c      	ite	eq
  401f34:	f44f 7180 	moveq.w	r1, #256	; 0x100
  401f38:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401f3a:	4a08      	ldr	r2, [pc, #32]	; (401f5c <pmc_mck_set_division+0x34>)
  401f3c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401f3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  401f42:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  401f44:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401f46:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401f48:	f013 0f08 	tst.w	r3, #8
  401f4c:	d0fb      	beq.n	401f46 <pmc_mck_set_division+0x1e>
}
  401f4e:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401f50:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  401f54:	e7f1      	b.n	401f3a <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401f56:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  401f5a:	e7ee      	b.n	401f3a <pmc_mck_set_division+0x12>
  401f5c:	400e0600 	.word	0x400e0600

00401f60 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401f60:	4a17      	ldr	r2, [pc, #92]	; (401fc0 <pmc_switch_mck_to_pllack+0x60>)
  401f62:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401f64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401f68:	4318      	orrs	r0, r3
  401f6a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401f6c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401f6e:	f013 0f08 	tst.w	r3, #8
  401f72:	d10a      	bne.n	401f8a <pmc_switch_mck_to_pllack+0x2a>
  401f74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401f78:	4911      	ldr	r1, [pc, #68]	; (401fc0 <pmc_switch_mck_to_pllack+0x60>)
  401f7a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401f7c:	f012 0f08 	tst.w	r2, #8
  401f80:	d103      	bne.n	401f8a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401f82:	3b01      	subs	r3, #1
  401f84:	d1f9      	bne.n	401f7a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  401f86:	2001      	movs	r0, #1
  401f88:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401f8a:	4a0d      	ldr	r2, [pc, #52]	; (401fc0 <pmc_switch_mck_to_pllack+0x60>)
  401f8c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401f8e:	f023 0303 	bic.w	r3, r3, #3
  401f92:	f043 0302 	orr.w	r3, r3, #2
  401f96:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401f98:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401f9a:	f013 0f08 	tst.w	r3, #8
  401f9e:	d10a      	bne.n	401fb6 <pmc_switch_mck_to_pllack+0x56>
  401fa0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401fa4:	4906      	ldr	r1, [pc, #24]	; (401fc0 <pmc_switch_mck_to_pllack+0x60>)
  401fa6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401fa8:	f012 0f08 	tst.w	r2, #8
  401fac:	d105      	bne.n	401fba <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401fae:	3b01      	subs	r3, #1
  401fb0:	d1f9      	bne.n	401fa6 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  401fb2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401fb4:	4770      	bx	lr
	return 0;
  401fb6:	2000      	movs	r0, #0
  401fb8:	4770      	bx	lr
  401fba:	2000      	movs	r0, #0
  401fbc:	4770      	bx	lr
  401fbe:	bf00      	nop
  401fc0:	400e0600 	.word	0x400e0600

00401fc4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401fc4:	b9a0      	cbnz	r0, 401ff0 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401fc6:	480e      	ldr	r0, [pc, #56]	; (402000 <pmc_switch_mainck_to_xtal+0x3c>)
  401fc8:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401fca:	0209      	lsls	r1, r1, #8
  401fcc:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401fce:	4a0d      	ldr	r2, [pc, #52]	; (402004 <pmc_switch_mainck_to_xtal+0x40>)
  401fd0:	401a      	ands	r2, r3
  401fd2:	4b0d      	ldr	r3, [pc, #52]	; (402008 <pmc_switch_mainck_to_xtal+0x44>)
  401fd4:	4313      	orrs	r3, r2
  401fd6:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401fd8:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401fda:	4602      	mov	r2, r0
  401fdc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401fde:	f013 0f01 	tst.w	r3, #1
  401fe2:	d0fb      	beq.n	401fdc <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401fe4:	4a06      	ldr	r2, [pc, #24]	; (402000 <pmc_switch_mainck_to_xtal+0x3c>)
  401fe6:	6a11      	ldr	r1, [r2, #32]
  401fe8:	4b08      	ldr	r3, [pc, #32]	; (40200c <pmc_switch_mainck_to_xtal+0x48>)
  401fea:	430b      	orrs	r3, r1
  401fec:	6213      	str	r3, [r2, #32]
  401fee:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401ff0:	4903      	ldr	r1, [pc, #12]	; (402000 <pmc_switch_mainck_to_xtal+0x3c>)
  401ff2:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401ff4:	4a06      	ldr	r2, [pc, #24]	; (402010 <pmc_switch_mainck_to_xtal+0x4c>)
  401ff6:	401a      	ands	r2, r3
  401ff8:	4b06      	ldr	r3, [pc, #24]	; (402014 <pmc_switch_mainck_to_xtal+0x50>)
  401ffa:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401ffc:	620b      	str	r3, [r1, #32]
  401ffe:	4770      	bx	lr
  402000:	400e0600 	.word	0x400e0600
  402004:	ffc8fffc 	.word	0xffc8fffc
  402008:	00370001 	.word	0x00370001
  40200c:	01370000 	.word	0x01370000
  402010:	fec8fffc 	.word	0xfec8fffc
  402014:	01370002 	.word	0x01370002

00402018 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  402018:	4b02      	ldr	r3, [pc, #8]	; (402024 <pmc_osc_is_ready_mainck+0xc>)
  40201a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40201c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  402020:	4770      	bx	lr
  402022:	bf00      	nop
  402024:	400e0600 	.word	0x400e0600

00402028 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402028:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40202c:	4b01      	ldr	r3, [pc, #4]	; (402034 <pmc_disable_pllack+0xc>)
  40202e:	629a      	str	r2, [r3, #40]	; 0x28
  402030:	4770      	bx	lr
  402032:	bf00      	nop
  402034:	400e0600 	.word	0x400e0600

00402038 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402038:	4b02      	ldr	r3, [pc, #8]	; (402044 <pmc_is_locked_pllack+0xc>)
  40203a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40203c:	f000 0002 	and.w	r0, r0, #2
  402040:	4770      	bx	lr
  402042:	bf00      	nop
  402044:	400e0600 	.word	0x400e0600

00402048 <pmc_enable_periph_clk>:
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  402048:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  40204c:	4b05      	ldr	r3, [pc, #20]	; (402064 <pmc_enable_periph_clk+0x1c>)
  40204e:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  402052:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
  402056:	f042 2210 	orr.w	r2, r2, #268439552	; 0x10001000
	PMC->PMC_PCR = pcr;
  40205a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  40205e:	2000      	movs	r0, #0
  402060:	4770      	bx	lr
  402062:	bf00      	nop
  402064:	400e0600 	.word	0x400e0600

00402068 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402068:	e7fe      	b.n	402068 <Dummy_Handler>
	...

0040206c <Reset_Handler>:
{
  40206c:	b500      	push	{lr}
  40206e:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  402070:	4b25      	ldr	r3, [pc, #148]	; (402108 <Reset_Handler+0x9c>)
  402072:	4a26      	ldr	r2, [pc, #152]	; (40210c <Reset_Handler+0xa0>)
  402074:	429a      	cmp	r2, r3
  402076:	d010      	beq.n	40209a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  402078:	4b25      	ldr	r3, [pc, #148]	; (402110 <Reset_Handler+0xa4>)
  40207a:	4a23      	ldr	r2, [pc, #140]	; (402108 <Reset_Handler+0x9c>)
  40207c:	429a      	cmp	r2, r3
  40207e:	d20c      	bcs.n	40209a <Reset_Handler+0x2e>
  402080:	3b01      	subs	r3, #1
  402082:	1a9b      	subs	r3, r3, r2
  402084:	f023 0303 	bic.w	r3, r3, #3
  402088:	3304      	adds	r3, #4
  40208a:	4413      	add	r3, r2
  40208c:	491f      	ldr	r1, [pc, #124]	; (40210c <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40208e:	f851 0b04 	ldr.w	r0, [r1], #4
  402092:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  402096:	429a      	cmp	r2, r3
  402098:	d1f9      	bne.n	40208e <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  40209a:	4b1e      	ldr	r3, [pc, #120]	; (402114 <Reset_Handler+0xa8>)
  40209c:	4a1e      	ldr	r2, [pc, #120]	; (402118 <Reset_Handler+0xac>)
  40209e:	429a      	cmp	r2, r3
  4020a0:	d20a      	bcs.n	4020b8 <Reset_Handler+0x4c>
  4020a2:	3b01      	subs	r3, #1
  4020a4:	1a9b      	subs	r3, r3, r2
  4020a6:	f023 0303 	bic.w	r3, r3, #3
  4020aa:	3304      	adds	r3, #4
  4020ac:	4413      	add	r3, r2
                *pDest++ = 0;
  4020ae:	2100      	movs	r1, #0
  4020b0:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4020b4:	4293      	cmp	r3, r2
  4020b6:	d1fb      	bne.n	4020b0 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4020b8:	4a18      	ldr	r2, [pc, #96]	; (40211c <Reset_Handler+0xb0>)
  4020ba:	4b19      	ldr	r3, [pc, #100]	; (402120 <Reset_Handler+0xb4>)
  4020bc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4020c0:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  4020c2:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4020c6:	fab3 f383 	clz	r3, r3
  4020ca:	095b      	lsrs	r3, r3, #5
  4020cc:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4020ce:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  4020d0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4020d4:	2200      	movs	r2, #0
  4020d6:	4b13      	ldr	r3, [pc, #76]	; (402124 <Reset_Handler+0xb8>)
  4020d8:	701a      	strb	r2, [r3, #0]
	return flags;
  4020da:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4020dc:	4a12      	ldr	r2, [pc, #72]	; (402128 <Reset_Handler+0xbc>)
  4020de:	6813      	ldr	r3, [r2, #0]
  4020e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4020e4:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
  4020e6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4020ea:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4020ee:	b129      	cbz	r1, 4020fc <Reset_Handler+0x90>
		cpu_irq_enable();
  4020f0:	2201      	movs	r2, #1
  4020f2:	4b0c      	ldr	r3, [pc, #48]	; (402124 <Reset_Handler+0xb8>)
  4020f4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  4020f6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4020fa:	b662      	cpsie	i
        __libc_init_array();
  4020fc:	4b0b      	ldr	r3, [pc, #44]	; (40212c <Reset_Handler+0xc0>)
  4020fe:	4798      	blx	r3
        main();
  402100:	4b0b      	ldr	r3, [pc, #44]	; (402130 <Reset_Handler+0xc4>)
  402102:	4798      	blx	r3
  402104:	e7fe      	b.n	402104 <Reset_Handler+0x98>
  402106:	bf00      	nop
  402108:	20400000 	.word	0x20400000
  40210c:	00409534 	.word	0x00409534
  402110:	204009f0 	.word	0x204009f0
  402114:	2040554c 	.word	0x2040554c
  402118:	204009f0 	.word	0x204009f0
  40211c:	e000ed00 	.word	0xe000ed00
  402120:	00400000 	.word	0x00400000
  402124:	20400024 	.word	0x20400024
  402128:	e000ed88 	.word	0xe000ed88
  40212c:	00402c61 	.word	0x00402c61
  402130:	00402729 	.word	0x00402729

00402134 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  402134:	4b3b      	ldr	r3, [pc, #236]	; (402224 <SystemCoreClockUpdate+0xf0>)
  402136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402138:	f003 0303 	and.w	r3, r3, #3
  40213c:	2b01      	cmp	r3, #1
  40213e:	d01d      	beq.n	40217c <SystemCoreClockUpdate+0x48>
  402140:	b183      	cbz	r3, 402164 <SystemCoreClockUpdate+0x30>
  402142:	2b02      	cmp	r3, #2
  402144:	d036      	beq.n	4021b4 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402146:	4b37      	ldr	r3, [pc, #220]	; (402224 <SystemCoreClockUpdate+0xf0>)
  402148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40214a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40214e:	2b70      	cmp	r3, #112	; 0x70
  402150:	d05f      	beq.n	402212 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402152:	4b34      	ldr	r3, [pc, #208]	; (402224 <SystemCoreClockUpdate+0xf0>)
  402154:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402156:	4934      	ldr	r1, [pc, #208]	; (402228 <SystemCoreClockUpdate+0xf4>)
  402158:	f3c2 1202 	ubfx	r2, r2, #4, #3
  40215c:	680b      	ldr	r3, [r1, #0]
  40215e:	40d3      	lsrs	r3, r2
  402160:	600b      	str	r3, [r1, #0]
  402162:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402164:	4b31      	ldr	r3, [pc, #196]	; (40222c <SystemCoreClockUpdate+0xf8>)
  402166:	695b      	ldr	r3, [r3, #20]
  402168:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40216c:	bf14      	ite	ne
  40216e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402172:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  402176:	4b2c      	ldr	r3, [pc, #176]	; (402228 <SystemCoreClockUpdate+0xf4>)
  402178:	601a      	str	r2, [r3, #0]
  40217a:	e7e4      	b.n	402146 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40217c:	4b29      	ldr	r3, [pc, #164]	; (402224 <SystemCoreClockUpdate+0xf0>)
  40217e:	6a1b      	ldr	r3, [r3, #32]
  402180:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402184:	d003      	beq.n	40218e <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402186:	4a2a      	ldr	r2, [pc, #168]	; (402230 <SystemCoreClockUpdate+0xfc>)
  402188:	4b27      	ldr	r3, [pc, #156]	; (402228 <SystemCoreClockUpdate+0xf4>)
  40218a:	601a      	str	r2, [r3, #0]
  40218c:	e7db      	b.n	402146 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40218e:	4a29      	ldr	r2, [pc, #164]	; (402234 <SystemCoreClockUpdate+0x100>)
  402190:	4b25      	ldr	r3, [pc, #148]	; (402228 <SystemCoreClockUpdate+0xf4>)
  402192:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402194:	4b23      	ldr	r3, [pc, #140]	; (402224 <SystemCoreClockUpdate+0xf0>)
  402196:	6a1b      	ldr	r3, [r3, #32]
  402198:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40219c:	2b10      	cmp	r3, #16
  40219e:	d005      	beq.n	4021ac <SystemCoreClockUpdate+0x78>
  4021a0:	2b20      	cmp	r3, #32
  4021a2:	d1d0      	bne.n	402146 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4021a4:	4a22      	ldr	r2, [pc, #136]	; (402230 <SystemCoreClockUpdate+0xfc>)
  4021a6:	4b20      	ldr	r3, [pc, #128]	; (402228 <SystemCoreClockUpdate+0xf4>)
  4021a8:	601a      	str	r2, [r3, #0]
          break;
  4021aa:	e7cc      	b.n	402146 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4021ac:	4a22      	ldr	r2, [pc, #136]	; (402238 <SystemCoreClockUpdate+0x104>)
  4021ae:	4b1e      	ldr	r3, [pc, #120]	; (402228 <SystemCoreClockUpdate+0xf4>)
  4021b0:	601a      	str	r2, [r3, #0]
          break;
  4021b2:	e7c8      	b.n	402146 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4021b4:	4b1b      	ldr	r3, [pc, #108]	; (402224 <SystemCoreClockUpdate+0xf0>)
  4021b6:	6a1b      	ldr	r3, [r3, #32]
  4021b8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4021bc:	d016      	beq.n	4021ec <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4021be:	4a1c      	ldr	r2, [pc, #112]	; (402230 <SystemCoreClockUpdate+0xfc>)
  4021c0:	4b19      	ldr	r3, [pc, #100]	; (402228 <SystemCoreClockUpdate+0xf4>)
  4021c2:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4021c4:	4b17      	ldr	r3, [pc, #92]	; (402224 <SystemCoreClockUpdate+0xf0>)
  4021c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4021c8:	f003 0303 	and.w	r3, r3, #3
  4021cc:	2b02      	cmp	r3, #2
  4021ce:	d1ba      	bne.n	402146 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4021d0:	4a14      	ldr	r2, [pc, #80]	; (402224 <SystemCoreClockUpdate+0xf0>)
  4021d2:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4021d4:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4021d6:	4814      	ldr	r0, [pc, #80]	; (402228 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4021d8:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4021dc:	6803      	ldr	r3, [r0, #0]
  4021de:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4021e2:	b2d2      	uxtb	r2, r2
  4021e4:	fbb3 f3f2 	udiv	r3, r3, r2
  4021e8:	6003      	str	r3, [r0, #0]
  4021ea:	e7ac      	b.n	402146 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4021ec:	4a11      	ldr	r2, [pc, #68]	; (402234 <SystemCoreClockUpdate+0x100>)
  4021ee:	4b0e      	ldr	r3, [pc, #56]	; (402228 <SystemCoreClockUpdate+0xf4>)
  4021f0:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4021f2:	4b0c      	ldr	r3, [pc, #48]	; (402224 <SystemCoreClockUpdate+0xf0>)
  4021f4:	6a1b      	ldr	r3, [r3, #32]
  4021f6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4021fa:	2b10      	cmp	r3, #16
  4021fc:	d005      	beq.n	40220a <SystemCoreClockUpdate+0xd6>
  4021fe:	2b20      	cmp	r3, #32
  402200:	d1e0      	bne.n	4021c4 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  402202:	4a0b      	ldr	r2, [pc, #44]	; (402230 <SystemCoreClockUpdate+0xfc>)
  402204:	4b08      	ldr	r3, [pc, #32]	; (402228 <SystemCoreClockUpdate+0xf4>)
  402206:	601a      	str	r2, [r3, #0]
          break;
  402208:	e7dc      	b.n	4021c4 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40220a:	4a0b      	ldr	r2, [pc, #44]	; (402238 <SystemCoreClockUpdate+0x104>)
  40220c:	4b06      	ldr	r3, [pc, #24]	; (402228 <SystemCoreClockUpdate+0xf4>)
  40220e:	601a      	str	r2, [r3, #0]
          break;
  402210:	e7d8      	b.n	4021c4 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  402212:	4a05      	ldr	r2, [pc, #20]	; (402228 <SystemCoreClockUpdate+0xf4>)
  402214:	6813      	ldr	r3, [r2, #0]
  402216:	4909      	ldr	r1, [pc, #36]	; (40223c <SystemCoreClockUpdate+0x108>)
  402218:	fba1 1303 	umull	r1, r3, r1, r3
  40221c:	085b      	lsrs	r3, r3, #1
  40221e:	6013      	str	r3, [r2, #0]
  402220:	4770      	bx	lr
  402222:	bf00      	nop
  402224:	400e0600 	.word	0x400e0600
  402228:	20400028 	.word	0x20400028
  40222c:	400e1810 	.word	0x400e1810
  402230:	00b71b00 	.word	0x00b71b00
  402234:	003d0900 	.word	0x003d0900
  402238:	007a1200 	.word	0x007a1200
  40223c:	aaaaaaab 	.word	0xaaaaaaab

00402240 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402240:	4b16      	ldr	r3, [pc, #88]	; (40229c <system_init_flash+0x5c>)
  402242:	4298      	cmp	r0, r3
  402244:	d913      	bls.n	40226e <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  402246:	4b16      	ldr	r3, [pc, #88]	; (4022a0 <system_init_flash+0x60>)
  402248:	4298      	cmp	r0, r3
  40224a:	d915      	bls.n	402278 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  40224c:	4b15      	ldr	r3, [pc, #84]	; (4022a4 <system_init_flash+0x64>)
  40224e:	4298      	cmp	r0, r3
  402250:	d916      	bls.n	402280 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  402252:	4b15      	ldr	r3, [pc, #84]	; (4022a8 <system_init_flash+0x68>)
  402254:	4298      	cmp	r0, r3
  402256:	d917      	bls.n	402288 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  402258:	4b14      	ldr	r3, [pc, #80]	; (4022ac <system_init_flash+0x6c>)
  40225a:	4298      	cmp	r0, r3
  40225c:	d918      	bls.n	402290 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40225e:	4b14      	ldr	r3, [pc, #80]	; (4022b0 <system_init_flash+0x70>)
  402260:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402262:	bf94      	ite	ls
  402264:	4a13      	ldrls	r2, [pc, #76]	; (4022b4 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  402266:	4a14      	ldrhi	r2, [pc, #80]	; (4022b8 <system_init_flash+0x78>)
  402268:	4b14      	ldr	r3, [pc, #80]	; (4022bc <system_init_flash+0x7c>)
  40226a:	601a      	str	r2, [r3, #0]
  40226c:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40226e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402272:	4b12      	ldr	r3, [pc, #72]	; (4022bc <system_init_flash+0x7c>)
  402274:	601a      	str	r2, [r3, #0]
  402276:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402278:	4a11      	ldr	r2, [pc, #68]	; (4022c0 <system_init_flash+0x80>)
  40227a:	4b10      	ldr	r3, [pc, #64]	; (4022bc <system_init_flash+0x7c>)
  40227c:	601a      	str	r2, [r3, #0]
  40227e:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402280:	4a10      	ldr	r2, [pc, #64]	; (4022c4 <system_init_flash+0x84>)
  402282:	4b0e      	ldr	r3, [pc, #56]	; (4022bc <system_init_flash+0x7c>)
  402284:	601a      	str	r2, [r3, #0]
  402286:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402288:	4a0f      	ldr	r2, [pc, #60]	; (4022c8 <system_init_flash+0x88>)
  40228a:	4b0c      	ldr	r3, [pc, #48]	; (4022bc <system_init_flash+0x7c>)
  40228c:	601a      	str	r2, [r3, #0]
  40228e:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402290:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402294:	4b09      	ldr	r3, [pc, #36]	; (4022bc <system_init_flash+0x7c>)
  402296:	601a      	str	r2, [r3, #0]
  402298:	4770      	bx	lr
  40229a:	bf00      	nop
  40229c:	015ef3bf 	.word	0x015ef3bf
  4022a0:	02bde77f 	.word	0x02bde77f
  4022a4:	041cdb3f 	.word	0x041cdb3f
  4022a8:	057bceff 	.word	0x057bceff
  4022ac:	06dac2bf 	.word	0x06dac2bf
  4022b0:	0839b67f 	.word	0x0839b67f
  4022b4:	04000500 	.word	0x04000500
  4022b8:	04000600 	.word	0x04000600
  4022bc:	400e0c00 	.word	0x400e0c00
  4022c0:	04000100 	.word	0x04000100
  4022c4:	04000200 	.word	0x04000200
  4022c8:	04000300 	.word	0x04000300

004022cc <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4022cc:	4b0a      	ldr	r3, [pc, #40]	; (4022f8 <_sbrk+0x2c>)
  4022ce:	681b      	ldr	r3, [r3, #0]
  4022d0:	b153      	cbz	r3, 4022e8 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4022d2:	4b09      	ldr	r3, [pc, #36]	; (4022f8 <_sbrk+0x2c>)
  4022d4:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4022d6:	181a      	adds	r2, r3, r0
  4022d8:	4908      	ldr	r1, [pc, #32]	; (4022fc <_sbrk+0x30>)
  4022da:	4291      	cmp	r1, r2
  4022dc:	db08      	blt.n	4022f0 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4022de:	4610      	mov	r0, r2
  4022e0:	4a05      	ldr	r2, [pc, #20]	; (4022f8 <_sbrk+0x2c>)
  4022e2:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4022e4:	4618      	mov	r0, r3
  4022e6:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4022e8:	4a05      	ldr	r2, [pc, #20]	; (402300 <_sbrk+0x34>)
  4022ea:	4b03      	ldr	r3, [pc, #12]	; (4022f8 <_sbrk+0x2c>)
  4022ec:	601a      	str	r2, [r3, #0]
  4022ee:	e7f0      	b.n	4022d2 <_sbrk+0x6>
		return (caddr_t) -1;	
  4022f0:	f04f 30ff 	mov.w	r0, #4294967295
}
  4022f4:	4770      	bx	lr
  4022f6:	bf00      	nop
  4022f8:	204042e8 	.word	0x204042e8
  4022fc:	2045fffc 	.word	0x2045fffc
  402300:	20407750 	.word	0x20407750

00402304 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  402304:	f04f 30ff 	mov.w	r0, #4294967295
  402308:	4770      	bx	lr

0040230a <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  40230a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40230e:	604b      	str	r3, [r1, #4]

	return 0;
}
  402310:	2000      	movs	r0, #0
  402312:	4770      	bx	lr

00402314 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  402314:	2001      	movs	r0, #1
  402316:	4770      	bx	lr

00402318 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  402318:	2000      	movs	r0, #0
  40231a:	4770      	bx	lr

0040231c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  40231c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40231e:	b083      	sub	sp, #12
  402320:	4605      	mov	r5, r0
  402322:	460c      	mov	r4, r1
	uint32_t val = 0;
  402324:	2300      	movs	r3, #0
  402326:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402328:	4b2a      	ldr	r3, [pc, #168]	; (4023d4 <usart_serial_getchar+0xb8>)
  40232a:	4298      	cmp	r0, r3
  40232c:	d013      	beq.n	402356 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40232e:	4b2a      	ldr	r3, [pc, #168]	; (4023d8 <usart_serial_getchar+0xbc>)
  402330:	4298      	cmp	r0, r3
  402332:	d018      	beq.n	402366 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  402334:	4b29      	ldr	r3, [pc, #164]	; (4023dc <usart_serial_getchar+0xc0>)
  402336:	4298      	cmp	r0, r3
  402338:	d01d      	beq.n	402376 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40233a:	4b29      	ldr	r3, [pc, #164]	; (4023e0 <usart_serial_getchar+0xc4>)
  40233c:	429d      	cmp	r5, r3
  40233e:	d022      	beq.n	402386 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  402340:	4b28      	ldr	r3, [pc, #160]	; (4023e4 <usart_serial_getchar+0xc8>)
  402342:	429d      	cmp	r5, r3
  402344:	d027      	beq.n	402396 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402346:	4b28      	ldr	r3, [pc, #160]	; (4023e8 <usart_serial_getchar+0xcc>)
  402348:	429d      	cmp	r5, r3
  40234a:	d02e      	beq.n	4023aa <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40234c:	4b27      	ldr	r3, [pc, #156]	; (4023ec <usart_serial_getchar+0xd0>)
  40234e:	429d      	cmp	r5, r3
  402350:	d035      	beq.n	4023be <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  402352:	b003      	add	sp, #12
  402354:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  402356:	461f      	mov	r7, r3
  402358:	4e25      	ldr	r6, [pc, #148]	; (4023f0 <usart_serial_getchar+0xd4>)
  40235a:	4621      	mov	r1, r4
  40235c:	4638      	mov	r0, r7
  40235e:	47b0      	blx	r6
  402360:	2800      	cmp	r0, #0
  402362:	d1fa      	bne.n	40235a <usart_serial_getchar+0x3e>
  402364:	e7e9      	b.n	40233a <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  402366:	461f      	mov	r7, r3
  402368:	4e21      	ldr	r6, [pc, #132]	; (4023f0 <usart_serial_getchar+0xd4>)
  40236a:	4621      	mov	r1, r4
  40236c:	4638      	mov	r0, r7
  40236e:	47b0      	blx	r6
  402370:	2800      	cmp	r0, #0
  402372:	d1fa      	bne.n	40236a <usart_serial_getchar+0x4e>
  402374:	e7e4      	b.n	402340 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  402376:	461f      	mov	r7, r3
  402378:	4e1d      	ldr	r6, [pc, #116]	; (4023f0 <usart_serial_getchar+0xd4>)
  40237a:	4621      	mov	r1, r4
  40237c:	4638      	mov	r0, r7
  40237e:	47b0      	blx	r6
  402380:	2800      	cmp	r0, #0
  402382:	d1fa      	bne.n	40237a <usart_serial_getchar+0x5e>
  402384:	e7df      	b.n	402346 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  402386:	461f      	mov	r7, r3
  402388:	4e19      	ldr	r6, [pc, #100]	; (4023f0 <usart_serial_getchar+0xd4>)
  40238a:	4621      	mov	r1, r4
  40238c:	4638      	mov	r0, r7
  40238e:	47b0      	blx	r6
  402390:	2800      	cmp	r0, #0
  402392:	d1fa      	bne.n	40238a <usart_serial_getchar+0x6e>
  402394:	e7da      	b.n	40234c <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  402396:	461e      	mov	r6, r3
  402398:	4d16      	ldr	r5, [pc, #88]	; (4023f4 <usart_serial_getchar+0xd8>)
  40239a:	a901      	add	r1, sp, #4
  40239c:	4630      	mov	r0, r6
  40239e:	47a8      	blx	r5
  4023a0:	2800      	cmp	r0, #0
  4023a2:	d1fa      	bne.n	40239a <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  4023a4:	9b01      	ldr	r3, [sp, #4]
  4023a6:	7023      	strb	r3, [r4, #0]
  4023a8:	e7d3      	b.n	402352 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  4023aa:	461e      	mov	r6, r3
  4023ac:	4d11      	ldr	r5, [pc, #68]	; (4023f4 <usart_serial_getchar+0xd8>)
  4023ae:	a901      	add	r1, sp, #4
  4023b0:	4630      	mov	r0, r6
  4023b2:	47a8      	blx	r5
  4023b4:	2800      	cmp	r0, #0
  4023b6:	d1fa      	bne.n	4023ae <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  4023b8:	9b01      	ldr	r3, [sp, #4]
  4023ba:	7023      	strb	r3, [r4, #0]
  4023bc:	e7c9      	b.n	402352 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  4023be:	461e      	mov	r6, r3
  4023c0:	4d0c      	ldr	r5, [pc, #48]	; (4023f4 <usart_serial_getchar+0xd8>)
  4023c2:	a901      	add	r1, sp, #4
  4023c4:	4630      	mov	r0, r6
  4023c6:	47a8      	blx	r5
  4023c8:	2800      	cmp	r0, #0
  4023ca:	d1fa      	bne.n	4023c2 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  4023cc:	9b01      	ldr	r3, [sp, #4]
  4023ce:	7023      	strb	r3, [r4, #0]
}
  4023d0:	e7bf      	b.n	402352 <usart_serial_getchar+0x36>
  4023d2:	bf00      	nop
  4023d4:	400e0800 	.word	0x400e0800
  4023d8:	400e0a00 	.word	0x400e0a00
  4023dc:	400e1a00 	.word	0x400e1a00
  4023e0:	400e1c00 	.word	0x400e1c00
  4023e4:	40024000 	.word	0x40024000
  4023e8:	40028000 	.word	0x40028000
  4023ec:	4002c000 	.word	0x4002c000
  4023f0:	00401a6b 	.word	0x00401a6b
  4023f4:	00400a1b 	.word	0x00400a1b

004023f8 <usart_serial_putchar>:
{
  4023f8:	b570      	push	{r4, r5, r6, lr}
  4023fa:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4023fc:	4b2a      	ldr	r3, [pc, #168]	; (4024a8 <usart_serial_putchar+0xb0>)
  4023fe:	4298      	cmp	r0, r3
  402400:	d013      	beq.n	40242a <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  402402:	4b2a      	ldr	r3, [pc, #168]	; (4024ac <usart_serial_putchar+0xb4>)
  402404:	4298      	cmp	r0, r3
  402406:	d019      	beq.n	40243c <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  402408:	4b29      	ldr	r3, [pc, #164]	; (4024b0 <usart_serial_putchar+0xb8>)
  40240a:	4298      	cmp	r0, r3
  40240c:	d01f      	beq.n	40244e <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  40240e:	4b29      	ldr	r3, [pc, #164]	; (4024b4 <usart_serial_putchar+0xbc>)
  402410:	4298      	cmp	r0, r3
  402412:	d025      	beq.n	402460 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  402414:	4b28      	ldr	r3, [pc, #160]	; (4024b8 <usart_serial_putchar+0xc0>)
  402416:	4298      	cmp	r0, r3
  402418:	d02b      	beq.n	402472 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  40241a:	4b28      	ldr	r3, [pc, #160]	; (4024bc <usart_serial_putchar+0xc4>)
  40241c:	4298      	cmp	r0, r3
  40241e:	d031      	beq.n	402484 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  402420:	4b27      	ldr	r3, [pc, #156]	; (4024c0 <usart_serial_putchar+0xc8>)
  402422:	4298      	cmp	r0, r3
  402424:	d037      	beq.n	402496 <usart_serial_putchar+0x9e>
	return 0;
  402426:	2000      	movs	r0, #0
}
  402428:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40242a:	461e      	mov	r6, r3
  40242c:	4d25      	ldr	r5, [pc, #148]	; (4024c4 <usart_serial_putchar+0xcc>)
  40242e:	4621      	mov	r1, r4
  402430:	4630      	mov	r0, r6
  402432:	47a8      	blx	r5
  402434:	2800      	cmp	r0, #0
  402436:	d1fa      	bne.n	40242e <usart_serial_putchar+0x36>
		return 1;
  402438:	2001      	movs	r0, #1
  40243a:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40243c:	461e      	mov	r6, r3
  40243e:	4d21      	ldr	r5, [pc, #132]	; (4024c4 <usart_serial_putchar+0xcc>)
  402440:	4621      	mov	r1, r4
  402442:	4630      	mov	r0, r6
  402444:	47a8      	blx	r5
  402446:	2800      	cmp	r0, #0
  402448:	d1fa      	bne.n	402440 <usart_serial_putchar+0x48>
		return 1;
  40244a:	2001      	movs	r0, #1
  40244c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40244e:	461e      	mov	r6, r3
  402450:	4d1c      	ldr	r5, [pc, #112]	; (4024c4 <usart_serial_putchar+0xcc>)
  402452:	4621      	mov	r1, r4
  402454:	4630      	mov	r0, r6
  402456:	47a8      	blx	r5
  402458:	2800      	cmp	r0, #0
  40245a:	d1fa      	bne.n	402452 <usart_serial_putchar+0x5a>
		return 1;
  40245c:	2001      	movs	r0, #1
  40245e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402460:	461e      	mov	r6, r3
  402462:	4d18      	ldr	r5, [pc, #96]	; (4024c4 <usart_serial_putchar+0xcc>)
  402464:	4621      	mov	r1, r4
  402466:	4630      	mov	r0, r6
  402468:	47a8      	blx	r5
  40246a:	2800      	cmp	r0, #0
  40246c:	d1fa      	bne.n	402464 <usart_serial_putchar+0x6c>
		return 1;
  40246e:	2001      	movs	r0, #1
  402470:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402472:	461e      	mov	r6, r3
  402474:	4d14      	ldr	r5, [pc, #80]	; (4024c8 <usart_serial_putchar+0xd0>)
  402476:	4621      	mov	r1, r4
  402478:	4630      	mov	r0, r6
  40247a:	47a8      	blx	r5
  40247c:	2800      	cmp	r0, #0
  40247e:	d1fa      	bne.n	402476 <usart_serial_putchar+0x7e>
		return 1;
  402480:	2001      	movs	r0, #1
  402482:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402484:	461e      	mov	r6, r3
  402486:	4d10      	ldr	r5, [pc, #64]	; (4024c8 <usart_serial_putchar+0xd0>)
  402488:	4621      	mov	r1, r4
  40248a:	4630      	mov	r0, r6
  40248c:	47a8      	blx	r5
  40248e:	2800      	cmp	r0, #0
  402490:	d1fa      	bne.n	402488 <usart_serial_putchar+0x90>
		return 1;
  402492:	2001      	movs	r0, #1
  402494:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402496:	461e      	mov	r6, r3
  402498:	4d0b      	ldr	r5, [pc, #44]	; (4024c8 <usart_serial_putchar+0xd0>)
  40249a:	4621      	mov	r1, r4
  40249c:	4630      	mov	r0, r6
  40249e:	47a8      	blx	r5
  4024a0:	2800      	cmp	r0, #0
  4024a2:	d1fa      	bne.n	40249a <usart_serial_putchar+0xa2>
		return 1;
  4024a4:	2001      	movs	r0, #1
  4024a6:	bd70      	pop	{r4, r5, r6, pc}
  4024a8:	400e0800 	.word	0x400e0800
  4024ac:	400e0a00 	.word	0x400e0a00
  4024b0:	400e1a00 	.word	0x400e1a00
  4024b4:	400e1c00 	.word	0x400e1c00
  4024b8:	40024000 	.word	0x40024000
  4024bc:	40028000 	.word	0x40028000
  4024c0:	4002c000 	.word	0x4002c000
  4024c4:	00401a59 	.word	0x00401a59
  4024c8:	00400a05 	.word	0x00400a05

004024cc <fill_ArtNode>:
		return;	
	}
}

void fill_ArtNode(T_ArtNode *node)
{
  4024cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4024ce:	4604      	mov	r4, r0
	
	//fill to 0's
	memset (node, 0, sizeof(node));
  4024d0:	4603      	mov	r3, r0
  4024d2:	2200      	movs	r2, #0
  4024d4:	f843 2bd8 	str.w	r2, [r3], #216
	
	//fill data
	memcpy (node->mac, factory_mac, 6);                   // the mac address of node
  4024d8:	4a3c      	ldr	r2, [pc, #240]	; (4025cc <fill_ArtNode+0x100>)
  4024da:	6810      	ldr	r0, [r2, #0]
  4024dc:	f8c4 00d8 	str.w	r0, [r4, #216]	; 0xd8
  4024e0:	8892      	ldrh	r2, [r2, #4]
  4024e2:	809a      	strh	r2, [r3, #4]
	memcpy (node->localIp, factory_localIp, 4);           // the IP address of node
  4024e4:	4b3a      	ldr	r3, [pc, #232]	; (4025d0 <fill_ArtNode+0x104>)
  4024e6:	681b      	ldr	r3, [r3, #0]
  4024e8:	f8c4 300a 	str.w	r3, [r4, #10]
	memcpy (node->broadcastIp, factory_broadcastIp, 4);   // broadcast IP address
  4024ec:	4b39      	ldr	r3, [pc, #228]	; (4025d4 <fill_ArtNode+0x108>)
  4024ee:	681b      	ldr	r3, [r3, #0]
  4024f0:	f8c4 30cc 	str.w	r3, [r4, #204]	; 0xcc
	memcpy (node->gateway, factory_gateway, 4);           // gateway IP address
  4024f4:	4b38      	ldr	r3, [pc, #224]	; (4025d8 <fill_ArtNode+0x10c>)
  4024f6:	681b      	ldr	r3, [r3, #0]
  4024f8:	f8c4 30d0 	str.w	r3, [r4, #208]	; 0xd0
	memcpy (node->subnetMask, factory_subnetMask, 4);     // network mask (art-net use 'A' network type)
  4024fc:	4b37      	ldr	r3, [pc, #220]	; (4025dc <fill_ArtNode+0x110>)
  4024fe:	681b      	ldr	r3, [r3, #0]
  402500:	f8c4 30d4 	str.w	r3, [r4, #212]	; 0xd4
	
	sprintf((char *)node->id, "Art-Net\0"); // *** don't change never ***
  402504:	4f36      	ldr	r7, [pc, #216]	; (4025e0 <fill_ArtNode+0x114>)
  402506:	463a      	mov	r2, r7
  402508:	ca03      	ldmia	r2!, {r0, r1}
  40250a:	6020      	str	r0, [r4, #0]
  40250c:	6061      	str	r1, [r4, #4]
	sprintf((char *)node->shortname, "Control node\0");
  40250e:	f107 050c 	add.w	r5, r7, #12
  402512:	cd07      	ldmia	r5!, {r0, r1, r2}
  402514:	f8c4 001a 	str.w	r0, [r4, #26]
  402518:	f8c4 101e 	str.w	r1, [r4, #30]
  40251c:	f8c4 2022 	str.w	r2, [r4, #34]	; 0x22
  402520:	782a      	ldrb	r2, [r5, #0]
  402522:	f884 2026 	strb.w	r2, [r4, #38]	; 0x26
	sprintf((char *)node->longname, "Interactive System Master Control Node (c) Robbie Smedts\0");
  402526:	f107 061c 	add.w	r6, r7, #28
  40252a:	f104 052c 	add.w	r5, r4, #44	; 0x2c
  40252e:	374c      	adds	r7, #76	; 0x4c
  402530:	46b6      	mov	lr, r6
  402532:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
  402536:	6028      	str	r0, [r5, #0]
  402538:	6069      	str	r1, [r5, #4]
  40253a:	60aa      	str	r2, [r5, #8]
  40253c:	60eb      	str	r3, [r5, #12]
  40253e:	4676      	mov	r6, lr
  402540:	3510      	adds	r5, #16
  402542:	45be      	cmp	lr, r7
  402544:	d1f4      	bne.n	402530 <fill_ArtNode+0x64>
  402546:	ce03      	ldmia	r6!, {r0, r1}
  402548:	6028      	str	r0, [r5, #0]
  40254a:	6069      	str	r1, [r5, #4]
  40254c:	7833      	ldrb	r3, [r6, #0]
  40254e:	722b      	strb	r3, [r5, #8]
	
	memset (node->porttypes,  0x80, 4);
  402550:	f04f 3380 	mov.w	r3, #2155905152	; 0x80808080
  402554:	f8c4 30ae 	str.w	r3, [r4, #174]	; 0xae
	memset (node->goodinput,  0x08, 4);
  402558:	f04f 3308 	mov.w	r3, #134744072	; 0x8080808
  40255c:	f8c4 30b2 	str.w	r3, [r4, #178]	; 0xb2
	//memset (node->goodoutput, 0x00, 4);
	
	
	node->subH           = 0x00;        // high byte of the Node Subnet Address (This field is currently unused and set to zero. It is
  402560:	2300      	movs	r3, #0
  402562:	74a3      	strb	r3, [r4, #18]
	// provided to allow future expansion.) (art-net III)
	node->sub            = 0x00;        // low byte of the Node Subnet Address
  402564:	74e3      	strb	r3, [r4, #19]
	
	// **************************** art-net address of universes **********************************
	node->swout      [0] = 0x00;        // This array defines the 8 bit Universe address of the available output channels.
  402566:	f884 30be 	strb.w	r3, [r4, #190]	; 0xbe
	node->swout      [1] = 0x01;        // values from 0x00 to 0xFF
  40256a:	2201      	movs	r2, #1
  40256c:	f884 20bf 	strb.w	r2, [r4, #191]	; 0xbf
	node->swout      [2] = 0x02;
  402570:	2002      	movs	r0, #2
  402572:	f884 00c0 	strb.w	r0, [r4, #192]	; 0xc0
	node->swout      [3] = 0x03;
  402576:	2103      	movs	r1, #3
  402578:	f884 10c1 	strb.w	r1, [r4, #193]	; 0xc1
	
	// not implemented yet
	node->swin       [0] = 0x00;        // This array defines the 8 bit Universe address of the available input channels.
  40257c:	f884 30ba 	strb.w	r3, [r4, #186]	; 0xba
	node->swin       [1] = 0x01;        // values from 0x00 to 0xFF
  402580:	f884 20bb 	strb.w	r2, [r4, #187]	; 0xbb
	node->swin       [2] = 0x02;
  402584:	f884 00bc 	strb.w	r0, [r4, #188]	; 0xbc
	node->swin       [3] = 0x03;
  402588:	f884 10bd 	strb.w	r1, [r4, #189]	; 0xbd
	

	node->goodoutput [0] = 0x80;
  40258c:	2180      	movs	r1, #128	; 0x80
  40258e:	f884 10b6 	strb.w	r1, [r4, #182]	; 0xb6

	node->etsamanH = "S";        // The ESTA manufacturer code.
  402592:	4914      	ldr	r1, [pc, #80]	; (4025e4 <fill_ArtNode+0x118>)
  402594:	7621      	strb	r1, [r4, #24]
	node->etsamanL = "R";        // The ESTA manufacturer code.
  402596:	4914      	ldr	r1, [pc, #80]	; (4025e8 <fill_ArtNode+0x11c>)
  402598:	7661      	strb	r1, [r4, #25]
	node->localPort  = 0x1936;   // artnet UDP port is by default 6454 (0x1936)
  40259a:	f641 1136 	movw	r1, #6454	; 0x1936
  40259e:	81e1      	strh	r1, [r4, #14]
	node->verH       = 0;        // high byte of Node firmware revision number.
  4025a0:	7423      	strb	r3, [r4, #16]
	node->ver        = 1;        // low byte of Node firmware revision number.
  4025a2:	7462      	strb	r2, [r4, #17]
	node->ProVerH    = 0;        // high byte of the Art-Net protocol revision number.
  4025a4:	f884 30de 	strb.w	r3, [r4, #222]	; 0xde
	node->ProVer     = 14;       // low byte of the Art-Net protocol revision number.
  4025a8:	220e      	movs	r2, #14
  4025aa:	f884 20df 	strb.w	r2, [r4, #223]	; 0xdf
	node->oemH       = 0;        // high byte of the oem value.
  4025ae:	7523      	strb	r3, [r4, #20]
	node->oem        = 0xFF;     // low byte of the oem value. (0x00FF = developer code)
  4025b0:	22ff      	movs	r2, #255	; 0xff
  4025b2:	7562      	strb	r2, [r4, #21]
	node->ubea       = 0;        // This field contains the firmware version of the User Bios Extension Area (UBEA). 0 if not used
  4025b4:	75a3      	strb	r3, [r4, #22]
	node->status     = 0x08;
  4025b6:	2208      	movs	r2, #8
  4025b8:	75e2      	strb	r2, [r4, #23]
	node->swvideo    = 0;
  4025ba:	f884 30c2 	strb.w	r3, [r4, #194]	; 0xc2
	node->swmacro    = 0;
  4025be:	f884 30c3 	strb.w	r3, [r4, #195]	; 0xc3
	node->swremote   = 0;
  4025c2:	f884 30c4 	strb.w	r3, [r4, #196]	; 0xc4
	node->style      = 0;        // StNode style - A DMX to/from Art-Net device
  4025c6:	f884 30c5 	strb.w	r3, [r4, #197]	; 0xc5
  4025ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4025cc:	20400038 	.word	0x20400038
  4025d0:	20400034 	.word	0x20400034
  4025d4:	2040002c 	.word	0x2040002c
  4025d8:	20400030 	.word	0x20400030
  4025dc:	20400040 	.word	0x20400040
  4025e0:	00409110 	.word	0x00409110
  4025e4:	00408e24 	.word	0x00408e24
  4025e8:	00408fb4 	.word	0x00408fb4

004025ec <fill_ArtPollReply>:
}

void fill_ArtPollReply(T_ArtPollReply *poll_reply, T_ArtNode *node)
{
  4025ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4025ee:	4604      	mov	r4, r0
  4025f0:	460d      	mov	r5, r1
	//fill to 0's
	memset (poll_reply, 0, sizeof(poll_reply));
  4025f2:	2300      	movs	r3, #0
  4025f4:	6003      	str	r3, [r0, #0]
	
	//copy data from node
	memcpy (poll_reply->ID, node->id, sizeof(poll_reply->ID));
  4025f6:	680a      	ldr	r2, [r1, #0]
  4025f8:	684b      	ldr	r3, [r1, #4]
  4025fa:	6002      	str	r2, [r0, #0]
  4025fc:	6043      	str	r3, [r0, #4]
	memcpy (poll_reply->BoxAddr.IP, node->localIp, sizeof(poll_reply->BoxAddr.IP));
  4025fe:	f8d1 300a 	ldr.w	r3, [r1, #10]
  402602:	f8c0 300a 	str.w	r3, [r0, #10]
	memcpy (poll_reply->Mac, node->mac, sizeof(poll_reply->Mac));
  402606:	460b      	mov	r3, r1
  402608:	f853 2fd8 	ldr.w	r2, [r3, #216]!
  40260c:	f8c0 20c9 	str.w	r2, [r0, #201]	; 0xc9
  402610:	889b      	ldrh	r3, [r3, #4]
  402612:	f8a0 30cd 	strh.w	r3, [r0, #205]	; 0xcd
	memcpy (poll_reply->ShortName, node->shortname, sizeof(poll_reply->ShortName));
  402616:	460b      	mov	r3, r1
  402618:	f853 7f1a 	ldr.w	r7, [r3, #26]!
  40261c:	685e      	ldr	r6, [r3, #4]
  40261e:	6898      	ldr	r0, [r3, #8]
  402620:	68d9      	ldr	r1, [r3, #12]
  402622:	f8c4 701a 	str.w	r7, [r4, #26]
  402626:	f8c4 601e 	str.w	r6, [r4, #30]
  40262a:	f8c4 0022 	str.w	r0, [r4, #34]	; 0x22
  40262e:	f8c4 1026 	str.w	r1, [r4, #38]	; 0x26
  402632:	8a1b      	ldrh	r3, [r3, #16]
  402634:	8563      	strh	r3, [r4, #42]	; 0x2a
	memcpy (poll_reply->LongName, node->longname, sizeof(poll_reply->LongName));
  402636:	f105 032c 	add.w	r3, r5, #44	; 0x2c
  40263a:	f104 022c 	add.w	r2, r4, #44	; 0x2c
  40263e:	f105 016c 	add.w	r1, r5, #108	; 0x6c
  402642:	f8d3 e000 	ldr.w	lr, [r3]
  402646:	685f      	ldr	r7, [r3, #4]
  402648:	689e      	ldr	r6, [r3, #8]
  40264a:	68d8      	ldr	r0, [r3, #12]
  40264c:	f8c2 e000 	str.w	lr, [r2]
  402650:	6057      	str	r7, [r2, #4]
  402652:	6096      	str	r6, [r2, #8]
  402654:	60d0      	str	r0, [r2, #12]
  402656:	3310      	adds	r3, #16
  402658:	3210      	adds	r2, #16
  40265a:	428b      	cmp	r3, r1
  40265c:	d1f1      	bne.n	402642 <fill_ArtPollReply+0x56>
	memcpy (poll_reply->NodeReport, node->nodereport, sizeof(poll_reply->NodeReport));
  40265e:	f104 006c 	add.w	r0, r4, #108	; 0x6c
  402662:	f105 036c 	add.w	r3, r5, #108	; 0x6c
  402666:	4602      	mov	r2, r0
  402668:	f105 01ac 	add.w	r1, r5, #172	; 0xac
  40266c:	f8d3 c000 	ldr.w	ip, [r3]
  402670:	f8d3 e004 	ldr.w	lr, [r3, #4]
  402674:	689f      	ldr	r7, [r3, #8]
  402676:	68de      	ldr	r6, [r3, #12]
  402678:	f8c2 c000 	str.w	ip, [r2]
  40267c:	f8c2 e004 	str.w	lr, [r2, #4]
  402680:	6097      	str	r7, [r2, #8]
  402682:	60d6      	str	r6, [r2, #12]
  402684:	3310      	adds	r3, #16
  402686:	3210      	adds	r2, #16
  402688:	428b      	cmp	r3, r1
  40268a:	d1ef      	bne.n	40266c <fill_ArtPollReply+0x80>
	memcpy (poll_reply->PortTypes, node->porttypes, sizeof(poll_reply->PortTypes));
  40268c:	f8d5 30ae 	ldr.w	r3, [r5, #174]	; 0xae
  402690:	f8c4 30ae 	str.w	r3, [r4, #174]	; 0xae
	memcpy (poll_reply->GoodInput, node->goodinput, sizeof(poll_reply->GoodInput));
  402694:	f8d5 30b2 	ldr.w	r3, [r5, #178]	; 0xb2
  402698:	f8c4 30b2 	str.w	r3, [r4, #178]	; 0xb2
	memcpy (poll_reply->GoodOutputA, node->goodoutput, sizeof(poll_reply->GoodOutputA));
  40269c:	f8d5 30b6 	ldr.w	r3, [r5, #182]	; 0xb6
  4026a0:	f8c4 30b6 	str.w	r3, [r4, #182]	; 0xb6
	memcpy (poll_reply->SwIn, node->swin, sizeof(poll_reply->SwIn));
  4026a4:	f8d5 30ba 	ldr.w	r3, [r5, #186]	; 0xba
  4026a8:	f8c4 30ba 	str.w	r3, [r4, #186]	; 0xba
	memcpy (poll_reply->SwOut, node->swout, sizeof(poll_reply->SwOut));
  4026ac:	f8d5 30be 	ldr.w	r3, [r5, #190]	; 0xbe
  4026b0:	f8c4 30be 	str.w	r3, [r4, #190]	; 0xbe
	memcpy (poll_reply->EstaManHi, node->etsamanH, sizeof(poll_reply->EstaManHi));
  4026b4:	7e2b      	ldrb	r3, [r5, #24]
  4026b6:	781a      	ldrb	r2, [r3, #0]
  4026b8:	7e63      	ldrb	r3, [r4, #25]
  4026ba:	701a      	strb	r2, [r3, #0]
	memcpy (poll_reply->EstaManLo, node->etsamanL, sizeof(poll_reply->EstaManLo));
  4026bc:	7e6b      	ldrb	r3, [r5, #25]
  4026be:	781a      	ldrb	r2, [r3, #0]
  4026c0:	7e23      	ldrb	r3, [r4, #24]
  4026c2:	701a      	strb	r2, [r3, #0]
	
	sprintf((char *)poll_reply->NodeReport, "%i nRF output universe active.\0", node->numbports);
  4026c4:	f895 20ad 	ldrb.w	r2, [r5, #173]	; 0xad
  4026c8:	4915      	ldr	r1, [pc, #84]	; (402720 <fill_ArtPollReply+0x134>)
  4026ca:	4b16      	ldr	r3, [pc, #88]	; (402724 <fill_ArtPollReply+0x138>)
  4026cc:	4798      	blx	r3
	
	poll_reply->OpCode = 0x2100;  // ARTNET_REPLY
  4026ce:	f44f 5304 	mov.w	r3, #8448	; 0x2100
  4026d2:	8123      	strh	r3, [r4, #8]
	poll_reply->BoxAddr.Port = node->localPort;
  4026d4:	89eb      	ldrh	r3, [r5, #14]
  4026d6:	81e3      	strh	r3, [r4, #14]
	poll_reply->VersionInfoHi = node->verH;
  4026d8:	7c2b      	ldrb	r3, [r5, #16]
  4026da:	7423      	strb	r3, [r4, #16]
	poll_reply->VersionInfoLo = node->ver;
  4026dc:	7c6b      	ldrb	r3, [r5, #17]
  4026de:	7463      	strb	r3, [r4, #17]
	poll_reply->NetSwitch = node->subH;
  4026e0:	7cab      	ldrb	r3, [r5, #18]
  4026e2:	74a3      	strb	r3, [r4, #18]
	poll_reply->SubSwitch = node->sub;
  4026e4:	7ceb      	ldrb	r3, [r5, #19]
  4026e6:	74e3      	strb	r3, [r4, #19]
	poll_reply->OemHi = node->oemH;
  4026e8:	7d2b      	ldrb	r3, [r5, #20]
  4026ea:	7523      	strb	r3, [r4, #20]
	poll_reply->OemLo = node->oem;
  4026ec:	7d6b      	ldrb	r3, [r5, #21]
  4026ee:	7563      	strb	r3, [r4, #21]
	poll_reply->Status = node->status;
  4026f0:	7deb      	ldrb	r3, [r5, #23]
  4026f2:	75e3      	strb	r3, [r4, #23]
	poll_reply->NumPortsHi = node->numbportsH;
  4026f4:	f895 30ac 	ldrb.w	r3, [r5, #172]	; 0xac
  4026f8:	f884 30ac 	strb.w	r3, [r4, #172]	; 0xac
	poll_reply->NumPortsLo = node->numbports;
  4026fc:	f895 30ad 	ldrb.w	r3, [r5, #173]	; 0xad
  402700:	f884 30ad 	strb.w	r3, [r4, #173]	; 0xad
	poll_reply->SwMacro         = node->swmacro;
  402704:	f895 30c3 	ldrb.w	r3, [r5, #195]	; 0xc3
  402708:	f884 30c3 	strb.w	r3, [r4, #195]	; 0xc3
	poll_reply->SwRemote        = node->swremote;
  40270c:	f895 30c4 	ldrb.w	r3, [r5, #196]	; 0xc4
  402710:	f884 30c4 	strb.w	r3, [r4, #196]	; 0xc4
	poll_reply->Style           = node->style;
  402714:	f895 30c5 	ldrb.w	r3, [r5, #197]	; 0xc5
  402718:	f884 30c8 	strb.w	r3, [r4, #200]	; 0xc8
  40271c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40271e:	bf00      	nop
  402720:	00409168 	.word	0x00409168
  402724:	004030f5 	.word	0x004030f5

00402728 <main>:
{
  402728:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40272c:	b08a      	sub	sp, #40	; 0x28
	sysclk_init();
  40272e:	4b5c      	ldr	r3, [pc, #368]	; (4028a0 <main+0x178>)
  402730:	4798      	blx	r3
	board_init();
  402732:	4b5c      	ldr	r3, [pc, #368]	; (4028a4 <main+0x17c>)
  402734:	4798      	blx	r3
  402736:	200e      	movs	r0, #14
  402738:	4e5b      	ldr	r6, [pc, #364]	; (4028a8 <main+0x180>)
  40273a:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  40273c:	4d5b      	ldr	r5, [pc, #364]	; (4028ac <main+0x184>)
  40273e:	4b5c      	ldr	r3, [pc, #368]	; (4028b0 <main+0x188>)
  402740:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  402742:	4a5c      	ldr	r2, [pc, #368]	; (4028b4 <main+0x18c>)
  402744:	4b5c      	ldr	r3, [pc, #368]	; (4028b8 <main+0x190>)
  402746:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  402748:	4a5c      	ldr	r2, [pc, #368]	; (4028bc <main+0x194>)
  40274a:	4b5d      	ldr	r3, [pc, #372]	; (4028c0 <main+0x198>)
  40274c:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  40274e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  402752:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  402754:	23c0      	movs	r3, #192	; 0xc0
  402756:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  402758:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40275c:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  40275e:	2400      	movs	r4, #0
  402760:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402762:	9408      	str	r4, [sp, #32]
  402764:	200e      	movs	r0, #14
  402766:	47b0      	blx	r6
		usart_init_rs232(p_usart, &usart_settings,
  402768:	4a56      	ldr	r2, [pc, #344]	; (4028c4 <main+0x19c>)
  40276a:	a904      	add	r1, sp, #16
  40276c:	4628      	mov	r0, r5
  40276e:	4b56      	ldr	r3, [pc, #344]	; (4028c8 <main+0x1a0>)
  402770:	4798      	blx	r3
		usart_enable_tx(p_usart);
  402772:	4628      	mov	r0, r5
  402774:	4b55      	ldr	r3, [pc, #340]	; (4028cc <main+0x1a4>)
  402776:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402778:	4628      	mov	r0, r5
  40277a:	4b55      	ldr	r3, [pc, #340]	; (4028d0 <main+0x1a8>)
  40277c:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40277e:	4e55      	ldr	r6, [pc, #340]	; (4028d4 <main+0x1ac>)
  402780:	6833      	ldr	r3, [r6, #0]
  402782:	4621      	mov	r1, r4
  402784:	6898      	ldr	r0, [r3, #8]
  402786:	4d54      	ldr	r5, [pc, #336]	; (4028d8 <main+0x1b0>)
  402788:	47a8      	blx	r5
	setbuf(stdin, NULL);
  40278a:	6833      	ldr	r3, [r6, #0]
  40278c:	4621      	mov	r1, r4
  40278e:	6858      	ldr	r0, [r3, #4]
  402790:	47a8      	blx	r5
	puts(STRING_HEADER);
  402792:	4852      	ldr	r0, [pc, #328]	; (4028dc <main+0x1b4>)
  402794:	4b52      	ldr	r3, [pc, #328]	; (4028e0 <main+0x1b8>)
  402796:	4798      	blx	r3
	fill_ArtNode(&ArtNode);
  402798:	4c52      	ldr	r4, [pc, #328]	; (4028e4 <main+0x1bc>)
  40279a:	4620      	mov	r0, r4
  40279c:	4b52      	ldr	r3, [pc, #328]	; (4028e8 <main+0x1c0>)
  40279e:	4798      	blx	r3
	fill_ArtPollReply(&ArtPollReply, &ArtNode);	
  4027a0:	4621      	mov	r1, r4
  4027a2:	4852      	ldr	r0, [pc, #328]	; (4028ec <main+0x1c4>)
  4027a4:	4b52      	ldr	r3, [pc, #328]	; (4028f0 <main+0x1c8>)
  4027a6:	4798      	blx	r3
	if (!init_gmac_ethernet())
  4027a8:	4b52      	ldr	r3, [pc, #328]	; (4028f4 <main+0x1cc>)
  4027aa:	4798      	blx	r3
  4027ac:	b920      	cbnz	r0, 4027b8 <main+0x90>
}//end of program
  4027ae:	f04f 30ff 	mov.w	r0, #4294967295
  4027b2:	b00a      	add	sp, #40	; 0x28
  4027b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	gs_uc_mac_address[0], gs_uc_mac_address[1], gs_uc_mac_address[2],
  4027b8:	484f      	ldr	r0, [pc, #316]	; (4028f8 <main+0x1d0>)
	printf("-- MAC %x:%x:%x:%x:%x:%x\n\r",
  4027ba:	7883      	ldrb	r3, [r0, #2]
  4027bc:	7842      	ldrb	r2, [r0, #1]
  4027be:	7801      	ldrb	r1, [r0, #0]
  4027c0:	7944      	ldrb	r4, [r0, #5]
  4027c2:	9402      	str	r4, [sp, #8]
  4027c4:	7904      	ldrb	r4, [r0, #4]
  4027c6:	9401      	str	r4, [sp, #4]
  4027c8:	78c0      	ldrb	r0, [r0, #3]
  4027ca:	9000      	str	r0, [sp, #0]
  4027cc:	484b      	ldr	r0, [pc, #300]	; (4028fc <main+0x1d4>)
  4027ce:	4c4c      	ldr	r4, [pc, #304]	; (402900 <main+0x1d8>)
  4027d0:	47a0      	blx	r4
	gs_uc_ip_address[2], gs_uc_ip_address[3]);
  4027d2:	484c      	ldr	r0, [pc, #304]	; (402904 <main+0x1dc>)
	printf("-- IP  %d.%d.%d.%d\n\r", gs_uc_ip_address[0], gs_uc_ip_address[1],
  4027d4:	7883      	ldrb	r3, [r0, #2]
  4027d6:	7842      	ldrb	r2, [r0, #1]
  4027d8:	7801      	ldrb	r1, [r0, #0]
  4027da:	78c0      	ldrb	r0, [r0, #3]
  4027dc:	9000      	str	r0, [sp, #0]
  4027de:	484a      	ldr	r0, [pc, #296]	; (402908 <main+0x1e0>)
  4027e0:	47a0      	blx	r4
	puts("link detected\r");
  4027e2:	484a      	ldr	r0, [pc, #296]	; (40290c <main+0x1e4>)
  4027e4:	4b3e      	ldr	r3, [pc, #248]	; (4028e0 <main+0x1b8>)
  4027e6:	4798      	blx	r3
	spi_master_initialize();
  4027e8:	4b49      	ldr	r3, [pc, #292]	; (402910 <main+0x1e8>)
  4027ea:	4798      	blx	r3
	nRF24_begin();
  4027ec:	4b49      	ldr	r3, [pc, #292]	; (402914 <main+0x1ec>)
  4027ee:	4798      	blx	r3
	nRF24_setPALevel(RF_PA_HIGH);
  4027f0:	2002      	movs	r0, #2
  4027f2:	4b49      	ldr	r3, [pc, #292]	; (402918 <main+0x1f0>)
  4027f4:	4798      	blx	r3
	nRF24_stopListening();
  4027f6:	4b49      	ldr	r3, [pc, #292]	; (40291c <main+0x1f4>)
  4027f8:	4798      	blx	r3
	printDetails();
  4027fa:	4b49      	ldr	r3, [pc, #292]	; (402920 <main+0x1f8>)
  4027fc:	4798      	blx	r3
		if (GMAC_OK == read_dev_gmac()) {
  4027fe:	4d49      	ldr	r5, [pc, #292]	; (402924 <main+0x1fc>)
				nRF24_openWritingPipe(listeningPipes[currentNode]);
  402800:	a725      	add	r7, pc, #148	; (adr r7, 402898 <main+0x170>)
  402802:	e9d7 6700 	ldrd	r6, r7, [r7]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
  402806:	f8df 8144 	ldr.w	r8, [pc, #324]	; 40294c <main+0x224>
  40280a:	e008      	b.n	40281e <main+0xf6>
			else if(dmxValue >= 11 && dmxValue <= 20)
  40280c:	f1a3 020b 	sub.w	r2, r3, #11
  402810:	b2d2      	uxtb	r2, r2
  402812:	2a09      	cmp	r2, #9
  402814:	d91c      	bls.n	402850 <main+0x128>
			else if(dmxValue >= 101 && dmxValue <= 230)
  402816:	3b65      	subs	r3, #101	; 0x65
  402818:	b2dc      	uxtb	r4, r3
  40281a:	2c81      	cmp	r4, #129	; 0x81
  40281c:	d927      	bls.n	40286e <main+0x146>
		if (GMAC_OK == read_dev_gmac()) {
  40281e:	47a8      	blx	r5
  402820:	2800      	cmp	r0, #0
  402822:	d1fc      	bne.n	40281e <main+0xf6>
			if (ul_frm_size_rx > 0) {
  402824:	4b40      	ldr	r3, [pc, #256]	; (402928 <main+0x200>)
  402826:	6819      	ldr	r1, [r3, #0]
  402828:	2900      	cmp	r1, #0
  40282a:	d0f8      	beq.n	40281e <main+0xf6>
				gmac_process_eth_packet((uint8_t *) gs_uc_eth_buffer_rx, ul_frm_size_rx);
  40282c:	483f      	ldr	r0, [pc, #252]	; (40292c <main+0x204>)
  40282e:	4b40      	ldr	r3, [pc, #256]	; (402930 <main+0x208>)
  402830:	4798      	blx	r3
		dmxValue = artnet_data_buffer[i];
  402832:	4b40      	ldr	r3, [pc, #256]	; (402934 <main+0x20c>)
  402834:	781b      	ldrb	r3, [r3, #0]
			if(dmxValue <= 10)
  402836:	2b0a      	cmp	r3, #10
  402838:	d8e8      	bhi.n	40280c <main+0xe4>
					nRF24_openWritingPipe(listeningPipes[currentNode]);
  40283a:	4630      	mov	r0, r6
  40283c:	4639      	mov	r1, r7
  40283e:	4b3e      	ldr	r3, [pc, #248]	; (402938 <main+0x210>)
  402840:	4798      	blx	r3
					dataOut.command = 0;
  402842:	483e      	ldr	r0, [pc, #248]	; (40293c <main+0x214>)
  402844:	2300      	movs	r3, #0
  402846:	7183      	strb	r3, [r0, #6]
					nRF24_write(&dataOut, sizeof(dataOut));
  402848:	2108      	movs	r1, #8
  40284a:	4b3d      	ldr	r3, [pc, #244]	; (402940 <main+0x218>)
  40284c:	4798      	blx	r3
  40284e:	e7e6      	b.n	40281e <main+0xf6>
					nRF24_openWritingPipe(listeningPipes[currentNode]);
  402850:	4630      	mov	r0, r6
  402852:	4639      	mov	r1, r7
  402854:	4b38      	ldr	r3, [pc, #224]	; (402938 <main+0x210>)
  402856:	4798      	blx	r3
					dataOut.command = 1;
  402858:	4838      	ldr	r0, [pc, #224]	; (40293c <main+0x214>)
  40285a:	2401      	movs	r4, #1
  40285c:	7184      	strb	r4, [r0, #6]
					nRF24_write(&dataOut, sizeof(dataOut));
  40285e:	2108      	movs	r1, #8
  402860:	4b37      	ldr	r3, [pc, #220]	; (402940 <main+0x218>)
  402862:	4798      	blx	r3
					printf("Node %d read own sensor\r\n", currentNode);
  402864:	4621      	mov	r1, r4
  402866:	4837      	ldr	r0, [pc, #220]	; (402944 <main+0x21c>)
  402868:	4b25      	ldr	r3, [pc, #148]	; (402900 <main+0x1d8>)
  40286a:	4798      	blx	r3
  40286c:	e7d7      	b.n	40281e <main+0xf6>
				nRF24_openWritingPipe(listeningPipes[currentNode]);
  40286e:	4630      	mov	r0, r6
  402870:	4639      	mov	r1, r7
  402872:	4b31      	ldr	r3, [pc, #196]	; (402938 <main+0x210>)
  402874:	4798      	blx	r3
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
  402876:	ebc4 2404 	rsb	r4, r4, r4, lsl #8
  40287a:	fb88 3204 	smull	r3, r2, r8, r4
  40287e:	17e4      	asrs	r4, r4, #31
  402880:	ebc4 02e2 	rsb	r2, r4, r2, asr #3
				dataOut.datavalue = m_dmx;
  402884:	4b2d      	ldr	r3, [pc, #180]	; (40293c <main+0x214>)
  402886:	b2d2      	uxtb	r2, r2
  402888:	809a      	strh	r2, [r3, #4]
				dataOut.command = 3;
  40288a:	2103      	movs	r1, #3
  40288c:	7199      	strb	r1, [r3, #6]
				printf("connect desk to node %d for %d\r\n", currentNode, m_dmx);
  40288e:	2101      	movs	r1, #1
  402890:	482d      	ldr	r0, [pc, #180]	; (402948 <main+0x220>)
  402892:	4b1b      	ldr	r3, [pc, #108]	; (402900 <main+0x1d8>)
  402894:	4798      	blx	r3
  402896:	e7c2      	b.n	40281e <main+0xf6>
  402898:	3a3a3ab1 	.word	0x3a3a3ab1
  40289c:	00000000 	.word	0x00000000
  4028a0:	00401b35 	.word	0x00401b35
  4028a4:	00401ba5 	.word	0x00401ba5
  4028a8:	00402049 	.word	0x00402049
  4028ac:	40028000 	.word	0x40028000
  4028b0:	20405338 	.word	0x20405338
  4028b4:	004023f9 	.word	0x004023f9
  4028b8:	20405334 	.word	0x20405334
  4028bc:	0040231d 	.word	0x0040231d
  4028c0:	20404320 	.word	0x20404320
  4028c4:	08f0d180 	.word	0x08f0d180
  4028c8:	004009a5 	.word	0x004009a5
  4028cc:	004009f9 	.word	0x004009f9
  4028d0:	004009ff 	.word	0x004009ff
  4028d4:	20400044 	.word	0x20400044
  4028d8:	00402f55 	.word	0x00402f55
  4028dc:	00409188 	.word	0x00409188
  4028e0:	00402f45 	.word	0x00402f45
  4028e4:	20405350 	.word	0x20405350
  4028e8:	004024cd 	.word	0x004024cd
  4028ec:	20405434 	.word	0x20405434
  4028f0:	004025ed 	.word	0x004025ed
  4028f4:	00400a61 	.word	0x00400a61
  4028f8:	20400018 	.word	0x20400018
  4028fc:	004091dc 	.word	0x004091dc
  402900:	00402cb1 	.word	0x00402cb1
  402904:	20400014 	.word	0x20400014
  402908:	004091f8 	.word	0x004091f8
  40290c:	00409210 	.word	0x00409210
  402910:	0040145d 	.word	0x0040145d
  402914:	004012d1 	.word	0x004012d1
  402918:	00400fed 	.word	0x00400fed
  40291c:	0040121d 	.word	0x0040121d
  402920:	00401031 	.word	0x00401031
  402924:	00400a35 	.word	0x00400a35
  402928:	20405318 	.word	0x20405318
  40292c:	2040461c 	.word	0x2040461c
  402930:	00400b95 	.word	0x00400b95
  402934:	20404324 	.word	0x20404324
  402938:	00401369 	.word	0x00401369
  40293c:	20405348 	.word	0x20405348
  402940:	004013a5 	.word	0x004013a5
  402944:	00409220 	.word	0x00409220
  402948:	0040923c 	.word	0x0040923c
  40294c:	0fe03f81 	.word	0x0fe03f81

00402950 <__aeabi_uldivmod>:
  402950:	b953      	cbnz	r3, 402968 <__aeabi_uldivmod+0x18>
  402952:	b94a      	cbnz	r2, 402968 <__aeabi_uldivmod+0x18>
  402954:	2900      	cmp	r1, #0
  402956:	bf08      	it	eq
  402958:	2800      	cmpeq	r0, #0
  40295a:	bf1c      	itt	ne
  40295c:	f04f 31ff 	movne.w	r1, #4294967295
  402960:	f04f 30ff 	movne.w	r0, #4294967295
  402964:	f000 b97a 	b.w	402c5c <__aeabi_idiv0>
  402968:	f1ad 0c08 	sub.w	ip, sp, #8
  40296c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  402970:	f000 f806 	bl	402980 <__udivmoddi4>
  402974:	f8dd e004 	ldr.w	lr, [sp, #4]
  402978:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40297c:	b004      	add	sp, #16
  40297e:	4770      	bx	lr

00402980 <__udivmoddi4>:
  402980:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402984:	468c      	mov	ip, r1
  402986:	460d      	mov	r5, r1
  402988:	4604      	mov	r4, r0
  40298a:	9e08      	ldr	r6, [sp, #32]
  40298c:	2b00      	cmp	r3, #0
  40298e:	d151      	bne.n	402a34 <__udivmoddi4+0xb4>
  402990:	428a      	cmp	r2, r1
  402992:	4617      	mov	r7, r2
  402994:	d96d      	bls.n	402a72 <__udivmoddi4+0xf2>
  402996:	fab2 fe82 	clz	lr, r2
  40299a:	f1be 0f00 	cmp.w	lr, #0
  40299e:	d00b      	beq.n	4029b8 <__udivmoddi4+0x38>
  4029a0:	f1ce 0c20 	rsb	ip, lr, #32
  4029a4:	fa01 f50e 	lsl.w	r5, r1, lr
  4029a8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4029ac:	fa02 f70e 	lsl.w	r7, r2, lr
  4029b0:	ea4c 0c05 	orr.w	ip, ip, r5
  4029b4:	fa00 f40e 	lsl.w	r4, r0, lr
  4029b8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4029bc:	0c25      	lsrs	r5, r4, #16
  4029be:	fbbc f8fa 	udiv	r8, ip, sl
  4029c2:	fa1f f987 	uxth.w	r9, r7
  4029c6:	fb0a cc18 	mls	ip, sl, r8, ip
  4029ca:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4029ce:	fb08 f309 	mul.w	r3, r8, r9
  4029d2:	42ab      	cmp	r3, r5
  4029d4:	d90a      	bls.n	4029ec <__udivmoddi4+0x6c>
  4029d6:	19ed      	adds	r5, r5, r7
  4029d8:	f108 32ff 	add.w	r2, r8, #4294967295
  4029dc:	f080 8123 	bcs.w	402c26 <__udivmoddi4+0x2a6>
  4029e0:	42ab      	cmp	r3, r5
  4029e2:	f240 8120 	bls.w	402c26 <__udivmoddi4+0x2a6>
  4029e6:	f1a8 0802 	sub.w	r8, r8, #2
  4029ea:	443d      	add	r5, r7
  4029ec:	1aed      	subs	r5, r5, r3
  4029ee:	b2a4      	uxth	r4, r4
  4029f0:	fbb5 f0fa 	udiv	r0, r5, sl
  4029f4:	fb0a 5510 	mls	r5, sl, r0, r5
  4029f8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4029fc:	fb00 f909 	mul.w	r9, r0, r9
  402a00:	45a1      	cmp	r9, r4
  402a02:	d909      	bls.n	402a18 <__udivmoddi4+0x98>
  402a04:	19e4      	adds	r4, r4, r7
  402a06:	f100 33ff 	add.w	r3, r0, #4294967295
  402a0a:	f080 810a 	bcs.w	402c22 <__udivmoddi4+0x2a2>
  402a0e:	45a1      	cmp	r9, r4
  402a10:	f240 8107 	bls.w	402c22 <__udivmoddi4+0x2a2>
  402a14:	3802      	subs	r0, #2
  402a16:	443c      	add	r4, r7
  402a18:	eba4 0409 	sub.w	r4, r4, r9
  402a1c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402a20:	2100      	movs	r1, #0
  402a22:	2e00      	cmp	r6, #0
  402a24:	d061      	beq.n	402aea <__udivmoddi4+0x16a>
  402a26:	fa24 f40e 	lsr.w	r4, r4, lr
  402a2a:	2300      	movs	r3, #0
  402a2c:	6034      	str	r4, [r6, #0]
  402a2e:	6073      	str	r3, [r6, #4]
  402a30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402a34:	428b      	cmp	r3, r1
  402a36:	d907      	bls.n	402a48 <__udivmoddi4+0xc8>
  402a38:	2e00      	cmp	r6, #0
  402a3a:	d054      	beq.n	402ae6 <__udivmoddi4+0x166>
  402a3c:	2100      	movs	r1, #0
  402a3e:	e886 0021 	stmia.w	r6, {r0, r5}
  402a42:	4608      	mov	r0, r1
  402a44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402a48:	fab3 f183 	clz	r1, r3
  402a4c:	2900      	cmp	r1, #0
  402a4e:	f040 808e 	bne.w	402b6e <__udivmoddi4+0x1ee>
  402a52:	42ab      	cmp	r3, r5
  402a54:	d302      	bcc.n	402a5c <__udivmoddi4+0xdc>
  402a56:	4282      	cmp	r2, r0
  402a58:	f200 80fa 	bhi.w	402c50 <__udivmoddi4+0x2d0>
  402a5c:	1a84      	subs	r4, r0, r2
  402a5e:	eb65 0503 	sbc.w	r5, r5, r3
  402a62:	2001      	movs	r0, #1
  402a64:	46ac      	mov	ip, r5
  402a66:	2e00      	cmp	r6, #0
  402a68:	d03f      	beq.n	402aea <__udivmoddi4+0x16a>
  402a6a:	e886 1010 	stmia.w	r6, {r4, ip}
  402a6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402a72:	b912      	cbnz	r2, 402a7a <__udivmoddi4+0xfa>
  402a74:	2701      	movs	r7, #1
  402a76:	fbb7 f7f2 	udiv	r7, r7, r2
  402a7a:	fab7 fe87 	clz	lr, r7
  402a7e:	f1be 0f00 	cmp.w	lr, #0
  402a82:	d134      	bne.n	402aee <__udivmoddi4+0x16e>
  402a84:	1beb      	subs	r3, r5, r7
  402a86:	0c3a      	lsrs	r2, r7, #16
  402a88:	fa1f fc87 	uxth.w	ip, r7
  402a8c:	2101      	movs	r1, #1
  402a8e:	fbb3 f8f2 	udiv	r8, r3, r2
  402a92:	0c25      	lsrs	r5, r4, #16
  402a94:	fb02 3318 	mls	r3, r2, r8, r3
  402a98:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402a9c:	fb0c f308 	mul.w	r3, ip, r8
  402aa0:	42ab      	cmp	r3, r5
  402aa2:	d907      	bls.n	402ab4 <__udivmoddi4+0x134>
  402aa4:	19ed      	adds	r5, r5, r7
  402aa6:	f108 30ff 	add.w	r0, r8, #4294967295
  402aaa:	d202      	bcs.n	402ab2 <__udivmoddi4+0x132>
  402aac:	42ab      	cmp	r3, r5
  402aae:	f200 80d1 	bhi.w	402c54 <__udivmoddi4+0x2d4>
  402ab2:	4680      	mov	r8, r0
  402ab4:	1aed      	subs	r5, r5, r3
  402ab6:	b2a3      	uxth	r3, r4
  402ab8:	fbb5 f0f2 	udiv	r0, r5, r2
  402abc:	fb02 5510 	mls	r5, r2, r0, r5
  402ac0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  402ac4:	fb0c fc00 	mul.w	ip, ip, r0
  402ac8:	45a4      	cmp	ip, r4
  402aca:	d907      	bls.n	402adc <__udivmoddi4+0x15c>
  402acc:	19e4      	adds	r4, r4, r7
  402ace:	f100 33ff 	add.w	r3, r0, #4294967295
  402ad2:	d202      	bcs.n	402ada <__udivmoddi4+0x15a>
  402ad4:	45a4      	cmp	ip, r4
  402ad6:	f200 80b8 	bhi.w	402c4a <__udivmoddi4+0x2ca>
  402ada:	4618      	mov	r0, r3
  402adc:	eba4 040c 	sub.w	r4, r4, ip
  402ae0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402ae4:	e79d      	b.n	402a22 <__udivmoddi4+0xa2>
  402ae6:	4631      	mov	r1, r6
  402ae8:	4630      	mov	r0, r6
  402aea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402aee:	f1ce 0420 	rsb	r4, lr, #32
  402af2:	fa05 f30e 	lsl.w	r3, r5, lr
  402af6:	fa07 f70e 	lsl.w	r7, r7, lr
  402afa:	fa20 f804 	lsr.w	r8, r0, r4
  402afe:	0c3a      	lsrs	r2, r7, #16
  402b00:	fa25 f404 	lsr.w	r4, r5, r4
  402b04:	ea48 0803 	orr.w	r8, r8, r3
  402b08:	fbb4 f1f2 	udiv	r1, r4, r2
  402b0c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  402b10:	fb02 4411 	mls	r4, r2, r1, r4
  402b14:	fa1f fc87 	uxth.w	ip, r7
  402b18:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  402b1c:	fb01 f30c 	mul.w	r3, r1, ip
  402b20:	42ab      	cmp	r3, r5
  402b22:	fa00 f40e 	lsl.w	r4, r0, lr
  402b26:	d909      	bls.n	402b3c <__udivmoddi4+0x1bc>
  402b28:	19ed      	adds	r5, r5, r7
  402b2a:	f101 30ff 	add.w	r0, r1, #4294967295
  402b2e:	f080 808a 	bcs.w	402c46 <__udivmoddi4+0x2c6>
  402b32:	42ab      	cmp	r3, r5
  402b34:	f240 8087 	bls.w	402c46 <__udivmoddi4+0x2c6>
  402b38:	3902      	subs	r1, #2
  402b3a:	443d      	add	r5, r7
  402b3c:	1aeb      	subs	r3, r5, r3
  402b3e:	fa1f f588 	uxth.w	r5, r8
  402b42:	fbb3 f0f2 	udiv	r0, r3, r2
  402b46:	fb02 3310 	mls	r3, r2, r0, r3
  402b4a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402b4e:	fb00 f30c 	mul.w	r3, r0, ip
  402b52:	42ab      	cmp	r3, r5
  402b54:	d907      	bls.n	402b66 <__udivmoddi4+0x1e6>
  402b56:	19ed      	adds	r5, r5, r7
  402b58:	f100 38ff 	add.w	r8, r0, #4294967295
  402b5c:	d26f      	bcs.n	402c3e <__udivmoddi4+0x2be>
  402b5e:	42ab      	cmp	r3, r5
  402b60:	d96d      	bls.n	402c3e <__udivmoddi4+0x2be>
  402b62:	3802      	subs	r0, #2
  402b64:	443d      	add	r5, r7
  402b66:	1aeb      	subs	r3, r5, r3
  402b68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  402b6c:	e78f      	b.n	402a8e <__udivmoddi4+0x10e>
  402b6e:	f1c1 0720 	rsb	r7, r1, #32
  402b72:	fa22 f807 	lsr.w	r8, r2, r7
  402b76:	408b      	lsls	r3, r1
  402b78:	fa05 f401 	lsl.w	r4, r5, r1
  402b7c:	ea48 0303 	orr.w	r3, r8, r3
  402b80:	fa20 fe07 	lsr.w	lr, r0, r7
  402b84:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  402b88:	40fd      	lsrs	r5, r7
  402b8a:	ea4e 0e04 	orr.w	lr, lr, r4
  402b8e:	fbb5 f9fc 	udiv	r9, r5, ip
  402b92:	ea4f 441e 	mov.w	r4, lr, lsr #16
  402b96:	fb0c 5519 	mls	r5, ip, r9, r5
  402b9a:	fa1f f883 	uxth.w	r8, r3
  402b9e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  402ba2:	fb09 f408 	mul.w	r4, r9, r8
  402ba6:	42ac      	cmp	r4, r5
  402ba8:	fa02 f201 	lsl.w	r2, r2, r1
  402bac:	fa00 fa01 	lsl.w	sl, r0, r1
  402bb0:	d908      	bls.n	402bc4 <__udivmoddi4+0x244>
  402bb2:	18ed      	adds	r5, r5, r3
  402bb4:	f109 30ff 	add.w	r0, r9, #4294967295
  402bb8:	d243      	bcs.n	402c42 <__udivmoddi4+0x2c2>
  402bba:	42ac      	cmp	r4, r5
  402bbc:	d941      	bls.n	402c42 <__udivmoddi4+0x2c2>
  402bbe:	f1a9 0902 	sub.w	r9, r9, #2
  402bc2:	441d      	add	r5, r3
  402bc4:	1b2d      	subs	r5, r5, r4
  402bc6:	fa1f fe8e 	uxth.w	lr, lr
  402bca:	fbb5 f0fc 	udiv	r0, r5, ip
  402bce:	fb0c 5510 	mls	r5, ip, r0, r5
  402bd2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  402bd6:	fb00 f808 	mul.w	r8, r0, r8
  402bda:	45a0      	cmp	r8, r4
  402bdc:	d907      	bls.n	402bee <__udivmoddi4+0x26e>
  402bde:	18e4      	adds	r4, r4, r3
  402be0:	f100 35ff 	add.w	r5, r0, #4294967295
  402be4:	d229      	bcs.n	402c3a <__udivmoddi4+0x2ba>
  402be6:	45a0      	cmp	r8, r4
  402be8:	d927      	bls.n	402c3a <__udivmoddi4+0x2ba>
  402bea:	3802      	subs	r0, #2
  402bec:	441c      	add	r4, r3
  402bee:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  402bf2:	eba4 0408 	sub.w	r4, r4, r8
  402bf6:	fba0 8902 	umull	r8, r9, r0, r2
  402bfa:	454c      	cmp	r4, r9
  402bfc:	46c6      	mov	lr, r8
  402bfe:	464d      	mov	r5, r9
  402c00:	d315      	bcc.n	402c2e <__udivmoddi4+0x2ae>
  402c02:	d012      	beq.n	402c2a <__udivmoddi4+0x2aa>
  402c04:	b156      	cbz	r6, 402c1c <__udivmoddi4+0x29c>
  402c06:	ebba 030e 	subs.w	r3, sl, lr
  402c0a:	eb64 0405 	sbc.w	r4, r4, r5
  402c0e:	fa04 f707 	lsl.w	r7, r4, r7
  402c12:	40cb      	lsrs	r3, r1
  402c14:	431f      	orrs	r7, r3
  402c16:	40cc      	lsrs	r4, r1
  402c18:	6037      	str	r7, [r6, #0]
  402c1a:	6074      	str	r4, [r6, #4]
  402c1c:	2100      	movs	r1, #0
  402c1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402c22:	4618      	mov	r0, r3
  402c24:	e6f8      	b.n	402a18 <__udivmoddi4+0x98>
  402c26:	4690      	mov	r8, r2
  402c28:	e6e0      	b.n	4029ec <__udivmoddi4+0x6c>
  402c2a:	45c2      	cmp	sl, r8
  402c2c:	d2ea      	bcs.n	402c04 <__udivmoddi4+0x284>
  402c2e:	ebb8 0e02 	subs.w	lr, r8, r2
  402c32:	eb69 0503 	sbc.w	r5, r9, r3
  402c36:	3801      	subs	r0, #1
  402c38:	e7e4      	b.n	402c04 <__udivmoddi4+0x284>
  402c3a:	4628      	mov	r0, r5
  402c3c:	e7d7      	b.n	402bee <__udivmoddi4+0x26e>
  402c3e:	4640      	mov	r0, r8
  402c40:	e791      	b.n	402b66 <__udivmoddi4+0x1e6>
  402c42:	4681      	mov	r9, r0
  402c44:	e7be      	b.n	402bc4 <__udivmoddi4+0x244>
  402c46:	4601      	mov	r1, r0
  402c48:	e778      	b.n	402b3c <__udivmoddi4+0x1bc>
  402c4a:	3802      	subs	r0, #2
  402c4c:	443c      	add	r4, r7
  402c4e:	e745      	b.n	402adc <__udivmoddi4+0x15c>
  402c50:	4608      	mov	r0, r1
  402c52:	e708      	b.n	402a66 <__udivmoddi4+0xe6>
  402c54:	f1a8 0802 	sub.w	r8, r8, #2
  402c58:	443d      	add	r5, r7
  402c5a:	e72b      	b.n	402ab4 <__udivmoddi4+0x134>

00402c5c <__aeabi_idiv0>:
  402c5c:	4770      	bx	lr
  402c5e:	bf00      	nop

00402c60 <__libc_init_array>:
  402c60:	b570      	push	{r4, r5, r6, lr}
  402c62:	4e0f      	ldr	r6, [pc, #60]	; (402ca0 <__libc_init_array+0x40>)
  402c64:	4d0f      	ldr	r5, [pc, #60]	; (402ca4 <__libc_init_array+0x44>)
  402c66:	1b76      	subs	r6, r6, r5
  402c68:	10b6      	asrs	r6, r6, #2
  402c6a:	bf18      	it	ne
  402c6c:	2400      	movne	r4, #0
  402c6e:	d005      	beq.n	402c7c <__libc_init_array+0x1c>
  402c70:	3401      	adds	r4, #1
  402c72:	f855 3b04 	ldr.w	r3, [r5], #4
  402c76:	4798      	blx	r3
  402c78:	42a6      	cmp	r6, r4
  402c7a:	d1f9      	bne.n	402c70 <__libc_init_array+0x10>
  402c7c:	4e0a      	ldr	r6, [pc, #40]	; (402ca8 <__libc_init_array+0x48>)
  402c7e:	4d0b      	ldr	r5, [pc, #44]	; (402cac <__libc_init_array+0x4c>)
  402c80:	1b76      	subs	r6, r6, r5
  402c82:	f006 fc41 	bl	409508 <_init>
  402c86:	10b6      	asrs	r6, r6, #2
  402c88:	bf18      	it	ne
  402c8a:	2400      	movne	r4, #0
  402c8c:	d006      	beq.n	402c9c <__libc_init_array+0x3c>
  402c8e:	3401      	adds	r4, #1
  402c90:	f855 3b04 	ldr.w	r3, [r5], #4
  402c94:	4798      	blx	r3
  402c96:	42a6      	cmp	r6, r4
  402c98:	d1f9      	bne.n	402c8e <__libc_init_array+0x2e>
  402c9a:	bd70      	pop	{r4, r5, r6, pc}
  402c9c:	bd70      	pop	{r4, r5, r6, pc}
  402c9e:	bf00      	nop
  402ca0:	00409514 	.word	0x00409514
  402ca4:	00409514 	.word	0x00409514
  402ca8:	0040951c 	.word	0x0040951c
  402cac:	00409514 	.word	0x00409514

00402cb0 <iprintf>:
  402cb0:	b40f      	push	{r0, r1, r2, r3}
  402cb2:	b500      	push	{lr}
  402cb4:	4907      	ldr	r1, [pc, #28]	; (402cd4 <iprintf+0x24>)
  402cb6:	b083      	sub	sp, #12
  402cb8:	ab04      	add	r3, sp, #16
  402cba:	6808      	ldr	r0, [r1, #0]
  402cbc:	f853 2b04 	ldr.w	r2, [r3], #4
  402cc0:	6881      	ldr	r1, [r0, #8]
  402cc2:	9301      	str	r3, [sp, #4]
  402cc4:	f001 fd18 	bl	4046f8 <_vfiprintf_r>
  402cc8:	b003      	add	sp, #12
  402cca:	f85d eb04 	ldr.w	lr, [sp], #4
  402cce:	b004      	add	sp, #16
  402cd0:	4770      	bx	lr
  402cd2:	bf00      	nop
  402cd4:	20400044 	.word	0x20400044

00402cd8 <memcpy>:
  402cd8:	4684      	mov	ip, r0
  402cda:	ea41 0300 	orr.w	r3, r1, r0
  402cde:	f013 0303 	ands.w	r3, r3, #3
  402ce2:	d16d      	bne.n	402dc0 <memcpy+0xe8>
  402ce4:	3a40      	subs	r2, #64	; 0x40
  402ce6:	d341      	bcc.n	402d6c <memcpy+0x94>
  402ce8:	f851 3b04 	ldr.w	r3, [r1], #4
  402cec:	f840 3b04 	str.w	r3, [r0], #4
  402cf0:	f851 3b04 	ldr.w	r3, [r1], #4
  402cf4:	f840 3b04 	str.w	r3, [r0], #4
  402cf8:	f851 3b04 	ldr.w	r3, [r1], #4
  402cfc:	f840 3b04 	str.w	r3, [r0], #4
  402d00:	f851 3b04 	ldr.w	r3, [r1], #4
  402d04:	f840 3b04 	str.w	r3, [r0], #4
  402d08:	f851 3b04 	ldr.w	r3, [r1], #4
  402d0c:	f840 3b04 	str.w	r3, [r0], #4
  402d10:	f851 3b04 	ldr.w	r3, [r1], #4
  402d14:	f840 3b04 	str.w	r3, [r0], #4
  402d18:	f851 3b04 	ldr.w	r3, [r1], #4
  402d1c:	f840 3b04 	str.w	r3, [r0], #4
  402d20:	f851 3b04 	ldr.w	r3, [r1], #4
  402d24:	f840 3b04 	str.w	r3, [r0], #4
  402d28:	f851 3b04 	ldr.w	r3, [r1], #4
  402d2c:	f840 3b04 	str.w	r3, [r0], #4
  402d30:	f851 3b04 	ldr.w	r3, [r1], #4
  402d34:	f840 3b04 	str.w	r3, [r0], #4
  402d38:	f851 3b04 	ldr.w	r3, [r1], #4
  402d3c:	f840 3b04 	str.w	r3, [r0], #4
  402d40:	f851 3b04 	ldr.w	r3, [r1], #4
  402d44:	f840 3b04 	str.w	r3, [r0], #4
  402d48:	f851 3b04 	ldr.w	r3, [r1], #4
  402d4c:	f840 3b04 	str.w	r3, [r0], #4
  402d50:	f851 3b04 	ldr.w	r3, [r1], #4
  402d54:	f840 3b04 	str.w	r3, [r0], #4
  402d58:	f851 3b04 	ldr.w	r3, [r1], #4
  402d5c:	f840 3b04 	str.w	r3, [r0], #4
  402d60:	f851 3b04 	ldr.w	r3, [r1], #4
  402d64:	f840 3b04 	str.w	r3, [r0], #4
  402d68:	3a40      	subs	r2, #64	; 0x40
  402d6a:	d2bd      	bcs.n	402ce8 <memcpy+0x10>
  402d6c:	3230      	adds	r2, #48	; 0x30
  402d6e:	d311      	bcc.n	402d94 <memcpy+0xbc>
  402d70:	f851 3b04 	ldr.w	r3, [r1], #4
  402d74:	f840 3b04 	str.w	r3, [r0], #4
  402d78:	f851 3b04 	ldr.w	r3, [r1], #4
  402d7c:	f840 3b04 	str.w	r3, [r0], #4
  402d80:	f851 3b04 	ldr.w	r3, [r1], #4
  402d84:	f840 3b04 	str.w	r3, [r0], #4
  402d88:	f851 3b04 	ldr.w	r3, [r1], #4
  402d8c:	f840 3b04 	str.w	r3, [r0], #4
  402d90:	3a10      	subs	r2, #16
  402d92:	d2ed      	bcs.n	402d70 <memcpy+0x98>
  402d94:	320c      	adds	r2, #12
  402d96:	d305      	bcc.n	402da4 <memcpy+0xcc>
  402d98:	f851 3b04 	ldr.w	r3, [r1], #4
  402d9c:	f840 3b04 	str.w	r3, [r0], #4
  402da0:	3a04      	subs	r2, #4
  402da2:	d2f9      	bcs.n	402d98 <memcpy+0xc0>
  402da4:	3204      	adds	r2, #4
  402da6:	d008      	beq.n	402dba <memcpy+0xe2>
  402da8:	07d2      	lsls	r2, r2, #31
  402daa:	bf1c      	itt	ne
  402dac:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402db0:	f800 3b01 	strbne.w	r3, [r0], #1
  402db4:	d301      	bcc.n	402dba <memcpy+0xe2>
  402db6:	880b      	ldrh	r3, [r1, #0]
  402db8:	8003      	strh	r3, [r0, #0]
  402dba:	4660      	mov	r0, ip
  402dbc:	4770      	bx	lr
  402dbe:	bf00      	nop
  402dc0:	2a08      	cmp	r2, #8
  402dc2:	d313      	bcc.n	402dec <memcpy+0x114>
  402dc4:	078b      	lsls	r3, r1, #30
  402dc6:	d08d      	beq.n	402ce4 <memcpy+0xc>
  402dc8:	f010 0303 	ands.w	r3, r0, #3
  402dcc:	d08a      	beq.n	402ce4 <memcpy+0xc>
  402dce:	f1c3 0304 	rsb	r3, r3, #4
  402dd2:	1ad2      	subs	r2, r2, r3
  402dd4:	07db      	lsls	r3, r3, #31
  402dd6:	bf1c      	itt	ne
  402dd8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402ddc:	f800 3b01 	strbne.w	r3, [r0], #1
  402de0:	d380      	bcc.n	402ce4 <memcpy+0xc>
  402de2:	f831 3b02 	ldrh.w	r3, [r1], #2
  402de6:	f820 3b02 	strh.w	r3, [r0], #2
  402dea:	e77b      	b.n	402ce4 <memcpy+0xc>
  402dec:	3a04      	subs	r2, #4
  402dee:	d3d9      	bcc.n	402da4 <memcpy+0xcc>
  402df0:	3a01      	subs	r2, #1
  402df2:	f811 3b01 	ldrb.w	r3, [r1], #1
  402df6:	f800 3b01 	strb.w	r3, [r0], #1
  402dfa:	d2f9      	bcs.n	402df0 <memcpy+0x118>
  402dfc:	780b      	ldrb	r3, [r1, #0]
  402dfe:	7003      	strb	r3, [r0, #0]
  402e00:	784b      	ldrb	r3, [r1, #1]
  402e02:	7043      	strb	r3, [r0, #1]
  402e04:	788b      	ldrb	r3, [r1, #2]
  402e06:	7083      	strb	r3, [r0, #2]
  402e08:	4660      	mov	r0, ip
  402e0a:	4770      	bx	lr

00402e0c <memset>:
  402e0c:	b470      	push	{r4, r5, r6}
  402e0e:	0786      	lsls	r6, r0, #30
  402e10:	d046      	beq.n	402ea0 <memset+0x94>
  402e12:	1e54      	subs	r4, r2, #1
  402e14:	2a00      	cmp	r2, #0
  402e16:	d041      	beq.n	402e9c <memset+0x90>
  402e18:	b2ca      	uxtb	r2, r1
  402e1a:	4603      	mov	r3, r0
  402e1c:	e002      	b.n	402e24 <memset+0x18>
  402e1e:	f114 34ff 	adds.w	r4, r4, #4294967295
  402e22:	d33b      	bcc.n	402e9c <memset+0x90>
  402e24:	f803 2b01 	strb.w	r2, [r3], #1
  402e28:	079d      	lsls	r5, r3, #30
  402e2a:	d1f8      	bne.n	402e1e <memset+0x12>
  402e2c:	2c03      	cmp	r4, #3
  402e2e:	d92e      	bls.n	402e8e <memset+0x82>
  402e30:	b2cd      	uxtb	r5, r1
  402e32:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402e36:	2c0f      	cmp	r4, #15
  402e38:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402e3c:	d919      	bls.n	402e72 <memset+0x66>
  402e3e:	f103 0210 	add.w	r2, r3, #16
  402e42:	4626      	mov	r6, r4
  402e44:	3e10      	subs	r6, #16
  402e46:	2e0f      	cmp	r6, #15
  402e48:	f842 5c10 	str.w	r5, [r2, #-16]
  402e4c:	f842 5c0c 	str.w	r5, [r2, #-12]
  402e50:	f842 5c08 	str.w	r5, [r2, #-8]
  402e54:	f842 5c04 	str.w	r5, [r2, #-4]
  402e58:	f102 0210 	add.w	r2, r2, #16
  402e5c:	d8f2      	bhi.n	402e44 <memset+0x38>
  402e5e:	f1a4 0210 	sub.w	r2, r4, #16
  402e62:	f022 020f 	bic.w	r2, r2, #15
  402e66:	f004 040f 	and.w	r4, r4, #15
  402e6a:	3210      	adds	r2, #16
  402e6c:	2c03      	cmp	r4, #3
  402e6e:	4413      	add	r3, r2
  402e70:	d90d      	bls.n	402e8e <memset+0x82>
  402e72:	461e      	mov	r6, r3
  402e74:	4622      	mov	r2, r4
  402e76:	3a04      	subs	r2, #4
  402e78:	2a03      	cmp	r2, #3
  402e7a:	f846 5b04 	str.w	r5, [r6], #4
  402e7e:	d8fa      	bhi.n	402e76 <memset+0x6a>
  402e80:	1f22      	subs	r2, r4, #4
  402e82:	f022 0203 	bic.w	r2, r2, #3
  402e86:	3204      	adds	r2, #4
  402e88:	4413      	add	r3, r2
  402e8a:	f004 0403 	and.w	r4, r4, #3
  402e8e:	b12c      	cbz	r4, 402e9c <memset+0x90>
  402e90:	b2c9      	uxtb	r1, r1
  402e92:	441c      	add	r4, r3
  402e94:	f803 1b01 	strb.w	r1, [r3], #1
  402e98:	429c      	cmp	r4, r3
  402e9a:	d1fb      	bne.n	402e94 <memset+0x88>
  402e9c:	bc70      	pop	{r4, r5, r6}
  402e9e:	4770      	bx	lr
  402ea0:	4614      	mov	r4, r2
  402ea2:	4603      	mov	r3, r0
  402ea4:	e7c2      	b.n	402e2c <memset+0x20>
  402ea6:	bf00      	nop

00402ea8 <_puts_r>:
  402ea8:	b5f0      	push	{r4, r5, r6, r7, lr}
  402eaa:	4605      	mov	r5, r0
  402eac:	b089      	sub	sp, #36	; 0x24
  402eae:	4608      	mov	r0, r1
  402eb0:	460c      	mov	r4, r1
  402eb2:	f000 f945 	bl	403140 <strlen>
  402eb6:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402eb8:	4f21      	ldr	r7, [pc, #132]	; (402f40 <_puts_r+0x98>)
  402eba:	9404      	str	r4, [sp, #16]
  402ebc:	2601      	movs	r6, #1
  402ebe:	1c44      	adds	r4, r0, #1
  402ec0:	a904      	add	r1, sp, #16
  402ec2:	2202      	movs	r2, #2
  402ec4:	9403      	str	r4, [sp, #12]
  402ec6:	9005      	str	r0, [sp, #20]
  402ec8:	68ac      	ldr	r4, [r5, #8]
  402eca:	9706      	str	r7, [sp, #24]
  402ecc:	9607      	str	r6, [sp, #28]
  402ece:	9101      	str	r1, [sp, #4]
  402ed0:	9202      	str	r2, [sp, #8]
  402ed2:	b353      	cbz	r3, 402f2a <_puts_r+0x82>
  402ed4:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402ed6:	f013 0f01 	tst.w	r3, #1
  402eda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402ede:	b29a      	uxth	r2, r3
  402ee0:	d101      	bne.n	402ee6 <_puts_r+0x3e>
  402ee2:	0590      	lsls	r0, r2, #22
  402ee4:	d525      	bpl.n	402f32 <_puts_r+0x8a>
  402ee6:	0491      	lsls	r1, r2, #18
  402ee8:	d406      	bmi.n	402ef8 <_puts_r+0x50>
  402eea:	6e62      	ldr	r2, [r4, #100]	; 0x64
  402eec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402ef0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  402ef4:	81a3      	strh	r3, [r4, #12]
  402ef6:	6662      	str	r2, [r4, #100]	; 0x64
  402ef8:	4628      	mov	r0, r5
  402efa:	aa01      	add	r2, sp, #4
  402efc:	4621      	mov	r1, r4
  402efe:	f003 fdbd 	bl	406a7c <__sfvwrite_r>
  402f02:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402f04:	2800      	cmp	r0, #0
  402f06:	bf0c      	ite	eq
  402f08:	250a      	moveq	r5, #10
  402f0a:	f04f 35ff 	movne.w	r5, #4294967295
  402f0e:	07da      	lsls	r2, r3, #31
  402f10:	d402      	bmi.n	402f18 <_puts_r+0x70>
  402f12:	89a3      	ldrh	r3, [r4, #12]
  402f14:	059b      	lsls	r3, r3, #22
  402f16:	d502      	bpl.n	402f1e <_puts_r+0x76>
  402f18:	4628      	mov	r0, r5
  402f1a:	b009      	add	sp, #36	; 0x24
  402f1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402f1e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402f20:	f003 ff70 	bl	406e04 <__retarget_lock_release_recursive>
  402f24:	4628      	mov	r0, r5
  402f26:	b009      	add	sp, #36	; 0x24
  402f28:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402f2a:	4628      	mov	r0, r5
  402f2c:	f003 fb9a 	bl	406664 <__sinit>
  402f30:	e7d0      	b.n	402ed4 <_puts_r+0x2c>
  402f32:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402f34:	f003 ff64 	bl	406e00 <__retarget_lock_acquire_recursive>
  402f38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402f3c:	b29a      	uxth	r2, r3
  402f3e:	e7d2      	b.n	402ee6 <_puts_r+0x3e>
  402f40:	00409238 	.word	0x00409238

00402f44 <puts>:
  402f44:	4b02      	ldr	r3, [pc, #8]	; (402f50 <puts+0xc>)
  402f46:	4601      	mov	r1, r0
  402f48:	6818      	ldr	r0, [r3, #0]
  402f4a:	f7ff bfad 	b.w	402ea8 <_puts_r>
  402f4e:	bf00      	nop
  402f50:	20400044 	.word	0x20400044

00402f54 <setbuf>:
  402f54:	2900      	cmp	r1, #0
  402f56:	bf0c      	ite	eq
  402f58:	2202      	moveq	r2, #2
  402f5a:	2200      	movne	r2, #0
  402f5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402f60:	f000 b800 	b.w	402f64 <setvbuf>

00402f64 <setvbuf>:
  402f64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402f68:	4c61      	ldr	r4, [pc, #388]	; (4030f0 <setvbuf+0x18c>)
  402f6a:	6825      	ldr	r5, [r4, #0]
  402f6c:	b083      	sub	sp, #12
  402f6e:	4604      	mov	r4, r0
  402f70:	460f      	mov	r7, r1
  402f72:	4690      	mov	r8, r2
  402f74:	461e      	mov	r6, r3
  402f76:	b115      	cbz	r5, 402f7e <setvbuf+0x1a>
  402f78:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402f7a:	2b00      	cmp	r3, #0
  402f7c:	d064      	beq.n	403048 <setvbuf+0xe4>
  402f7e:	f1b8 0f02 	cmp.w	r8, #2
  402f82:	d006      	beq.n	402f92 <setvbuf+0x2e>
  402f84:	f1b8 0f01 	cmp.w	r8, #1
  402f88:	f200 809f 	bhi.w	4030ca <setvbuf+0x166>
  402f8c:	2e00      	cmp	r6, #0
  402f8e:	f2c0 809c 	blt.w	4030ca <setvbuf+0x166>
  402f92:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402f94:	07d8      	lsls	r0, r3, #31
  402f96:	d534      	bpl.n	403002 <setvbuf+0x9e>
  402f98:	4621      	mov	r1, r4
  402f9a:	4628      	mov	r0, r5
  402f9c:	f003 fb0a 	bl	4065b4 <_fflush_r>
  402fa0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402fa2:	b141      	cbz	r1, 402fb6 <setvbuf+0x52>
  402fa4:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402fa8:	4299      	cmp	r1, r3
  402faa:	d002      	beq.n	402fb2 <setvbuf+0x4e>
  402fac:	4628      	mov	r0, r5
  402fae:	f003 fc7f 	bl	4068b0 <_free_r>
  402fb2:	2300      	movs	r3, #0
  402fb4:	6323      	str	r3, [r4, #48]	; 0x30
  402fb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402fba:	2200      	movs	r2, #0
  402fbc:	61a2      	str	r2, [r4, #24]
  402fbe:	6062      	str	r2, [r4, #4]
  402fc0:	061a      	lsls	r2, r3, #24
  402fc2:	d43a      	bmi.n	40303a <setvbuf+0xd6>
  402fc4:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  402fc8:	f023 0303 	bic.w	r3, r3, #3
  402fcc:	f1b8 0f02 	cmp.w	r8, #2
  402fd0:	81a3      	strh	r3, [r4, #12]
  402fd2:	d01d      	beq.n	403010 <setvbuf+0xac>
  402fd4:	ab01      	add	r3, sp, #4
  402fd6:	466a      	mov	r2, sp
  402fd8:	4621      	mov	r1, r4
  402fda:	4628      	mov	r0, r5
  402fdc:	f003 ff14 	bl	406e08 <__swhatbuf_r>
  402fe0:	89a3      	ldrh	r3, [r4, #12]
  402fe2:	4318      	orrs	r0, r3
  402fe4:	81a0      	strh	r0, [r4, #12]
  402fe6:	2e00      	cmp	r6, #0
  402fe8:	d132      	bne.n	403050 <setvbuf+0xec>
  402fea:	9e00      	ldr	r6, [sp, #0]
  402fec:	4630      	mov	r0, r6
  402fee:	f003 ff83 	bl	406ef8 <malloc>
  402ff2:	4607      	mov	r7, r0
  402ff4:	2800      	cmp	r0, #0
  402ff6:	d06b      	beq.n	4030d0 <setvbuf+0x16c>
  402ff8:	89a3      	ldrh	r3, [r4, #12]
  402ffa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402ffe:	81a3      	strh	r3, [r4, #12]
  403000:	e028      	b.n	403054 <setvbuf+0xf0>
  403002:	89a3      	ldrh	r3, [r4, #12]
  403004:	0599      	lsls	r1, r3, #22
  403006:	d4c7      	bmi.n	402f98 <setvbuf+0x34>
  403008:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40300a:	f003 fef9 	bl	406e00 <__retarget_lock_acquire_recursive>
  40300e:	e7c3      	b.n	402f98 <setvbuf+0x34>
  403010:	2500      	movs	r5, #0
  403012:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403014:	2600      	movs	r6, #0
  403016:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40301a:	f043 0302 	orr.w	r3, r3, #2
  40301e:	2001      	movs	r0, #1
  403020:	60a6      	str	r6, [r4, #8]
  403022:	07ce      	lsls	r6, r1, #31
  403024:	81a3      	strh	r3, [r4, #12]
  403026:	6022      	str	r2, [r4, #0]
  403028:	6122      	str	r2, [r4, #16]
  40302a:	6160      	str	r0, [r4, #20]
  40302c:	d401      	bmi.n	403032 <setvbuf+0xce>
  40302e:	0598      	lsls	r0, r3, #22
  403030:	d53e      	bpl.n	4030b0 <setvbuf+0x14c>
  403032:	4628      	mov	r0, r5
  403034:	b003      	add	sp, #12
  403036:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40303a:	6921      	ldr	r1, [r4, #16]
  40303c:	4628      	mov	r0, r5
  40303e:	f003 fc37 	bl	4068b0 <_free_r>
  403042:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403046:	e7bd      	b.n	402fc4 <setvbuf+0x60>
  403048:	4628      	mov	r0, r5
  40304a:	f003 fb0b 	bl	406664 <__sinit>
  40304e:	e796      	b.n	402f7e <setvbuf+0x1a>
  403050:	2f00      	cmp	r7, #0
  403052:	d0cb      	beq.n	402fec <setvbuf+0x88>
  403054:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403056:	2b00      	cmp	r3, #0
  403058:	d033      	beq.n	4030c2 <setvbuf+0x15e>
  40305a:	9b00      	ldr	r3, [sp, #0]
  40305c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403060:	6027      	str	r7, [r4, #0]
  403062:	429e      	cmp	r6, r3
  403064:	bf1c      	itt	ne
  403066:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  40306a:	81a2      	strhne	r2, [r4, #12]
  40306c:	f1b8 0f01 	cmp.w	r8, #1
  403070:	bf04      	itt	eq
  403072:	f042 0201 	orreq.w	r2, r2, #1
  403076:	81a2      	strheq	r2, [r4, #12]
  403078:	b292      	uxth	r2, r2
  40307a:	f012 0308 	ands.w	r3, r2, #8
  40307e:	6127      	str	r7, [r4, #16]
  403080:	6166      	str	r6, [r4, #20]
  403082:	d00e      	beq.n	4030a2 <setvbuf+0x13e>
  403084:	07d1      	lsls	r1, r2, #31
  403086:	d51a      	bpl.n	4030be <setvbuf+0x15a>
  403088:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40308a:	4276      	negs	r6, r6
  40308c:	2300      	movs	r3, #0
  40308e:	f015 0501 	ands.w	r5, r5, #1
  403092:	61a6      	str	r6, [r4, #24]
  403094:	60a3      	str	r3, [r4, #8]
  403096:	d009      	beq.n	4030ac <setvbuf+0x148>
  403098:	2500      	movs	r5, #0
  40309a:	4628      	mov	r0, r5
  40309c:	b003      	add	sp, #12
  40309e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4030a2:	60a3      	str	r3, [r4, #8]
  4030a4:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4030a6:	f015 0501 	ands.w	r5, r5, #1
  4030aa:	d1f5      	bne.n	403098 <setvbuf+0x134>
  4030ac:	0593      	lsls	r3, r2, #22
  4030ae:	d4c0      	bmi.n	403032 <setvbuf+0xce>
  4030b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4030b2:	f003 fea7 	bl	406e04 <__retarget_lock_release_recursive>
  4030b6:	4628      	mov	r0, r5
  4030b8:	b003      	add	sp, #12
  4030ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4030be:	60a6      	str	r6, [r4, #8]
  4030c0:	e7f0      	b.n	4030a4 <setvbuf+0x140>
  4030c2:	4628      	mov	r0, r5
  4030c4:	f003 face 	bl	406664 <__sinit>
  4030c8:	e7c7      	b.n	40305a <setvbuf+0xf6>
  4030ca:	f04f 35ff 	mov.w	r5, #4294967295
  4030ce:	e7b0      	b.n	403032 <setvbuf+0xce>
  4030d0:	f8dd 9000 	ldr.w	r9, [sp]
  4030d4:	45b1      	cmp	r9, r6
  4030d6:	d004      	beq.n	4030e2 <setvbuf+0x17e>
  4030d8:	4648      	mov	r0, r9
  4030da:	f003 ff0d 	bl	406ef8 <malloc>
  4030de:	4607      	mov	r7, r0
  4030e0:	b920      	cbnz	r0, 4030ec <setvbuf+0x188>
  4030e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4030e6:	f04f 35ff 	mov.w	r5, #4294967295
  4030ea:	e792      	b.n	403012 <setvbuf+0xae>
  4030ec:	464e      	mov	r6, r9
  4030ee:	e783      	b.n	402ff8 <setvbuf+0x94>
  4030f0:	20400044 	.word	0x20400044

004030f4 <sprintf>:
  4030f4:	b40e      	push	{r1, r2, r3}
  4030f6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4030f8:	b09c      	sub	sp, #112	; 0x70
  4030fa:	ab21      	add	r3, sp, #132	; 0x84
  4030fc:	490f      	ldr	r1, [pc, #60]	; (40313c <sprintf+0x48>)
  4030fe:	f853 2b04 	ldr.w	r2, [r3], #4
  403102:	9301      	str	r3, [sp, #4]
  403104:	4605      	mov	r5, r0
  403106:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40310a:	6808      	ldr	r0, [r1, #0]
  40310c:	9502      	str	r5, [sp, #8]
  40310e:	f44f 7702 	mov.w	r7, #520	; 0x208
  403112:	f64f 76ff 	movw	r6, #65535	; 0xffff
  403116:	a902      	add	r1, sp, #8
  403118:	9506      	str	r5, [sp, #24]
  40311a:	f8ad 7014 	strh.w	r7, [sp, #20]
  40311e:	9404      	str	r4, [sp, #16]
  403120:	9407      	str	r4, [sp, #28]
  403122:	f8ad 6016 	strh.w	r6, [sp, #22]
  403126:	f000 f879 	bl	40321c <_svfprintf_r>
  40312a:	9b02      	ldr	r3, [sp, #8]
  40312c:	2200      	movs	r2, #0
  40312e:	701a      	strb	r2, [r3, #0]
  403130:	b01c      	add	sp, #112	; 0x70
  403132:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  403136:	b003      	add	sp, #12
  403138:	4770      	bx	lr
  40313a:	bf00      	nop
  40313c:	20400044 	.word	0x20400044

00403140 <strlen>:
  403140:	f890 f000 	pld	[r0]
  403144:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403148:	f020 0107 	bic.w	r1, r0, #7
  40314c:	f06f 0c00 	mvn.w	ip, #0
  403150:	f010 0407 	ands.w	r4, r0, #7
  403154:	f891 f020 	pld	[r1, #32]
  403158:	f040 8049 	bne.w	4031ee <strlen+0xae>
  40315c:	f04f 0400 	mov.w	r4, #0
  403160:	f06f 0007 	mvn.w	r0, #7
  403164:	e9d1 2300 	ldrd	r2, r3, [r1]
  403168:	f891 f040 	pld	[r1, #64]	; 0x40
  40316c:	f100 0008 	add.w	r0, r0, #8
  403170:	fa82 f24c 	uadd8	r2, r2, ip
  403174:	faa4 f28c 	sel	r2, r4, ip
  403178:	fa83 f34c 	uadd8	r3, r3, ip
  40317c:	faa2 f38c 	sel	r3, r2, ip
  403180:	bb4b      	cbnz	r3, 4031d6 <strlen+0x96>
  403182:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403186:	fa82 f24c 	uadd8	r2, r2, ip
  40318a:	f100 0008 	add.w	r0, r0, #8
  40318e:	faa4 f28c 	sel	r2, r4, ip
  403192:	fa83 f34c 	uadd8	r3, r3, ip
  403196:	faa2 f38c 	sel	r3, r2, ip
  40319a:	b9e3      	cbnz	r3, 4031d6 <strlen+0x96>
  40319c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4031a0:	fa82 f24c 	uadd8	r2, r2, ip
  4031a4:	f100 0008 	add.w	r0, r0, #8
  4031a8:	faa4 f28c 	sel	r2, r4, ip
  4031ac:	fa83 f34c 	uadd8	r3, r3, ip
  4031b0:	faa2 f38c 	sel	r3, r2, ip
  4031b4:	b97b      	cbnz	r3, 4031d6 <strlen+0x96>
  4031b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4031ba:	f101 0120 	add.w	r1, r1, #32
  4031be:	fa82 f24c 	uadd8	r2, r2, ip
  4031c2:	f100 0008 	add.w	r0, r0, #8
  4031c6:	faa4 f28c 	sel	r2, r4, ip
  4031ca:	fa83 f34c 	uadd8	r3, r3, ip
  4031ce:	faa2 f38c 	sel	r3, r2, ip
  4031d2:	2b00      	cmp	r3, #0
  4031d4:	d0c6      	beq.n	403164 <strlen+0x24>
  4031d6:	2a00      	cmp	r2, #0
  4031d8:	bf04      	itt	eq
  4031da:	3004      	addeq	r0, #4
  4031dc:	461a      	moveq	r2, r3
  4031de:	ba12      	rev	r2, r2
  4031e0:	fab2 f282 	clz	r2, r2
  4031e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4031e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4031ec:	4770      	bx	lr
  4031ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4031f2:	f004 0503 	and.w	r5, r4, #3
  4031f6:	f1c4 0000 	rsb	r0, r4, #0
  4031fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4031fe:	f014 0f04 	tst.w	r4, #4
  403202:	f891 f040 	pld	[r1, #64]	; 0x40
  403206:	fa0c f505 	lsl.w	r5, ip, r5
  40320a:	ea62 0205 	orn	r2, r2, r5
  40320e:	bf1c      	itt	ne
  403210:	ea63 0305 	ornne	r3, r3, r5
  403214:	4662      	movne	r2, ip
  403216:	f04f 0400 	mov.w	r4, #0
  40321a:	e7a9      	b.n	403170 <strlen+0x30>

0040321c <_svfprintf_r>:
  40321c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403220:	b0c3      	sub	sp, #268	; 0x10c
  403222:	460c      	mov	r4, r1
  403224:	910b      	str	r1, [sp, #44]	; 0x2c
  403226:	4692      	mov	sl, r2
  403228:	930f      	str	r3, [sp, #60]	; 0x3c
  40322a:	900c      	str	r0, [sp, #48]	; 0x30
  40322c:	f003 fdd6 	bl	406ddc <_localeconv_r>
  403230:	6803      	ldr	r3, [r0, #0]
  403232:	931a      	str	r3, [sp, #104]	; 0x68
  403234:	4618      	mov	r0, r3
  403236:	f7ff ff83 	bl	403140 <strlen>
  40323a:	89a3      	ldrh	r3, [r4, #12]
  40323c:	9019      	str	r0, [sp, #100]	; 0x64
  40323e:	0619      	lsls	r1, r3, #24
  403240:	d503      	bpl.n	40324a <_svfprintf_r+0x2e>
  403242:	6923      	ldr	r3, [r4, #16]
  403244:	2b00      	cmp	r3, #0
  403246:	f001 8003 	beq.w	404250 <_svfprintf_r+0x1034>
  40324a:	2300      	movs	r3, #0
  40324c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  403250:	9313      	str	r3, [sp, #76]	; 0x4c
  403252:	9315      	str	r3, [sp, #84]	; 0x54
  403254:	9314      	str	r3, [sp, #80]	; 0x50
  403256:	9327      	str	r3, [sp, #156]	; 0x9c
  403258:	9326      	str	r3, [sp, #152]	; 0x98
  40325a:	9318      	str	r3, [sp, #96]	; 0x60
  40325c:	931b      	str	r3, [sp, #108]	; 0x6c
  40325e:	9309      	str	r3, [sp, #36]	; 0x24
  403260:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  403264:	46c8      	mov	r8, r9
  403266:	9316      	str	r3, [sp, #88]	; 0x58
  403268:	9317      	str	r3, [sp, #92]	; 0x5c
  40326a:	f89a 3000 	ldrb.w	r3, [sl]
  40326e:	4654      	mov	r4, sl
  403270:	b1e3      	cbz	r3, 4032ac <_svfprintf_r+0x90>
  403272:	2b25      	cmp	r3, #37	; 0x25
  403274:	d102      	bne.n	40327c <_svfprintf_r+0x60>
  403276:	e019      	b.n	4032ac <_svfprintf_r+0x90>
  403278:	2b25      	cmp	r3, #37	; 0x25
  40327a:	d003      	beq.n	403284 <_svfprintf_r+0x68>
  40327c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403280:	2b00      	cmp	r3, #0
  403282:	d1f9      	bne.n	403278 <_svfprintf_r+0x5c>
  403284:	eba4 050a 	sub.w	r5, r4, sl
  403288:	b185      	cbz	r5, 4032ac <_svfprintf_r+0x90>
  40328a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40328c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40328e:	f8c8 a000 	str.w	sl, [r8]
  403292:	3301      	adds	r3, #1
  403294:	442a      	add	r2, r5
  403296:	2b07      	cmp	r3, #7
  403298:	f8c8 5004 	str.w	r5, [r8, #4]
  40329c:	9227      	str	r2, [sp, #156]	; 0x9c
  40329e:	9326      	str	r3, [sp, #152]	; 0x98
  4032a0:	dc7f      	bgt.n	4033a2 <_svfprintf_r+0x186>
  4032a2:	f108 0808 	add.w	r8, r8, #8
  4032a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4032a8:	442b      	add	r3, r5
  4032aa:	9309      	str	r3, [sp, #36]	; 0x24
  4032ac:	7823      	ldrb	r3, [r4, #0]
  4032ae:	2b00      	cmp	r3, #0
  4032b0:	d07f      	beq.n	4033b2 <_svfprintf_r+0x196>
  4032b2:	2300      	movs	r3, #0
  4032b4:	461a      	mov	r2, r3
  4032b6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4032ba:	4619      	mov	r1, r3
  4032bc:	930d      	str	r3, [sp, #52]	; 0x34
  4032be:	469b      	mov	fp, r3
  4032c0:	f04f 30ff 	mov.w	r0, #4294967295
  4032c4:	7863      	ldrb	r3, [r4, #1]
  4032c6:	900a      	str	r0, [sp, #40]	; 0x28
  4032c8:	f104 0a01 	add.w	sl, r4, #1
  4032cc:	f10a 0a01 	add.w	sl, sl, #1
  4032d0:	f1a3 0020 	sub.w	r0, r3, #32
  4032d4:	2858      	cmp	r0, #88	; 0x58
  4032d6:	f200 83c1 	bhi.w	403a5c <_svfprintf_r+0x840>
  4032da:	e8df f010 	tbh	[pc, r0, lsl #1]
  4032de:	0238      	.short	0x0238
  4032e0:	03bf03bf 	.word	0x03bf03bf
  4032e4:	03bf0240 	.word	0x03bf0240
  4032e8:	03bf03bf 	.word	0x03bf03bf
  4032ec:	03bf03bf 	.word	0x03bf03bf
  4032f0:	024503bf 	.word	0x024503bf
  4032f4:	03bf0203 	.word	0x03bf0203
  4032f8:	026b005d 	.word	0x026b005d
  4032fc:	028603bf 	.word	0x028603bf
  403300:	039d039d 	.word	0x039d039d
  403304:	039d039d 	.word	0x039d039d
  403308:	039d039d 	.word	0x039d039d
  40330c:	039d039d 	.word	0x039d039d
  403310:	03bf039d 	.word	0x03bf039d
  403314:	03bf03bf 	.word	0x03bf03bf
  403318:	03bf03bf 	.word	0x03bf03bf
  40331c:	03bf03bf 	.word	0x03bf03bf
  403320:	03bf03bf 	.word	0x03bf03bf
  403324:	033703bf 	.word	0x033703bf
  403328:	03bf0357 	.word	0x03bf0357
  40332c:	03bf0357 	.word	0x03bf0357
  403330:	03bf03bf 	.word	0x03bf03bf
  403334:	039803bf 	.word	0x039803bf
  403338:	03bf03bf 	.word	0x03bf03bf
  40333c:	03bf03ad 	.word	0x03bf03ad
  403340:	03bf03bf 	.word	0x03bf03bf
  403344:	03bf03bf 	.word	0x03bf03bf
  403348:	03bf0259 	.word	0x03bf0259
  40334c:	031e03bf 	.word	0x031e03bf
  403350:	03bf03bf 	.word	0x03bf03bf
  403354:	03bf03bf 	.word	0x03bf03bf
  403358:	03bf03bf 	.word	0x03bf03bf
  40335c:	03bf03bf 	.word	0x03bf03bf
  403360:	03bf03bf 	.word	0x03bf03bf
  403364:	02db02c6 	.word	0x02db02c6
  403368:	03570357 	.word	0x03570357
  40336c:	028b0357 	.word	0x028b0357
  403370:	03bf02db 	.word	0x03bf02db
  403374:	029003bf 	.word	0x029003bf
  403378:	029d03bf 	.word	0x029d03bf
  40337c:	02b401cc 	.word	0x02b401cc
  403380:	03bf0208 	.word	0x03bf0208
  403384:	03bf01e1 	.word	0x03bf01e1
  403388:	03bf007e 	.word	0x03bf007e
  40338c:	020d03bf 	.word	0x020d03bf
  403390:	980d      	ldr	r0, [sp, #52]	; 0x34
  403392:	930f      	str	r3, [sp, #60]	; 0x3c
  403394:	4240      	negs	r0, r0
  403396:	900d      	str	r0, [sp, #52]	; 0x34
  403398:	f04b 0b04 	orr.w	fp, fp, #4
  40339c:	f89a 3000 	ldrb.w	r3, [sl]
  4033a0:	e794      	b.n	4032cc <_svfprintf_r+0xb0>
  4033a2:	aa25      	add	r2, sp, #148	; 0x94
  4033a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4033a8:	f004 fe30 	bl	40800c <__ssprint_r>
  4033ac:	b940      	cbnz	r0, 4033c0 <_svfprintf_r+0x1a4>
  4033ae:	46c8      	mov	r8, r9
  4033b0:	e779      	b.n	4032a6 <_svfprintf_r+0x8a>
  4033b2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4033b4:	b123      	cbz	r3, 4033c0 <_svfprintf_r+0x1a4>
  4033b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4033b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033ba:	aa25      	add	r2, sp, #148	; 0x94
  4033bc:	f004 fe26 	bl	40800c <__ssprint_r>
  4033c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4033c2:	899b      	ldrh	r3, [r3, #12]
  4033c4:	f013 0f40 	tst.w	r3, #64	; 0x40
  4033c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4033ca:	bf18      	it	ne
  4033cc:	f04f 33ff 	movne.w	r3, #4294967295
  4033d0:	9309      	str	r3, [sp, #36]	; 0x24
  4033d2:	9809      	ldr	r0, [sp, #36]	; 0x24
  4033d4:	b043      	add	sp, #268	; 0x10c
  4033d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033da:	f01b 0f20 	tst.w	fp, #32
  4033de:	9311      	str	r3, [sp, #68]	; 0x44
  4033e0:	f040 81dd 	bne.w	40379e <_svfprintf_r+0x582>
  4033e4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4033e6:	f01b 0f10 	tst.w	fp, #16
  4033ea:	4613      	mov	r3, r2
  4033ec:	f040 856e 	bne.w	403ecc <_svfprintf_r+0xcb0>
  4033f0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4033f4:	f000 856a 	beq.w	403ecc <_svfprintf_r+0xcb0>
  4033f8:	8814      	ldrh	r4, [r2, #0]
  4033fa:	3204      	adds	r2, #4
  4033fc:	2500      	movs	r5, #0
  4033fe:	2301      	movs	r3, #1
  403400:	920f      	str	r2, [sp, #60]	; 0x3c
  403402:	2700      	movs	r7, #0
  403404:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403408:	990a      	ldr	r1, [sp, #40]	; 0x28
  40340a:	1c4a      	adds	r2, r1, #1
  40340c:	f000 8265 	beq.w	4038da <_svfprintf_r+0x6be>
  403410:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  403414:	9207      	str	r2, [sp, #28]
  403416:	ea54 0205 	orrs.w	r2, r4, r5
  40341a:	f040 8264 	bne.w	4038e6 <_svfprintf_r+0x6ca>
  40341e:	2900      	cmp	r1, #0
  403420:	f040 843c 	bne.w	403c9c <_svfprintf_r+0xa80>
  403424:	2b00      	cmp	r3, #0
  403426:	f040 84d7 	bne.w	403dd8 <_svfprintf_r+0xbbc>
  40342a:	f01b 0301 	ands.w	r3, fp, #1
  40342e:	930e      	str	r3, [sp, #56]	; 0x38
  403430:	f000 8604 	beq.w	40403c <_svfprintf_r+0xe20>
  403434:	ae42      	add	r6, sp, #264	; 0x108
  403436:	2330      	movs	r3, #48	; 0x30
  403438:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40343c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40343e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403440:	4293      	cmp	r3, r2
  403442:	bfb8      	it	lt
  403444:	4613      	movlt	r3, r2
  403446:	9308      	str	r3, [sp, #32]
  403448:	2300      	movs	r3, #0
  40344a:	9312      	str	r3, [sp, #72]	; 0x48
  40344c:	b117      	cbz	r7, 403454 <_svfprintf_r+0x238>
  40344e:	9b08      	ldr	r3, [sp, #32]
  403450:	3301      	adds	r3, #1
  403452:	9308      	str	r3, [sp, #32]
  403454:	9b07      	ldr	r3, [sp, #28]
  403456:	f013 0302 	ands.w	r3, r3, #2
  40345a:	9310      	str	r3, [sp, #64]	; 0x40
  40345c:	d002      	beq.n	403464 <_svfprintf_r+0x248>
  40345e:	9b08      	ldr	r3, [sp, #32]
  403460:	3302      	adds	r3, #2
  403462:	9308      	str	r3, [sp, #32]
  403464:	9b07      	ldr	r3, [sp, #28]
  403466:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40346a:	f040 830e 	bne.w	403a8a <_svfprintf_r+0x86e>
  40346e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403470:	9a08      	ldr	r2, [sp, #32]
  403472:	eba3 0b02 	sub.w	fp, r3, r2
  403476:	f1bb 0f00 	cmp.w	fp, #0
  40347a:	f340 8306 	ble.w	403a8a <_svfprintf_r+0x86e>
  40347e:	f1bb 0f10 	cmp.w	fp, #16
  403482:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403484:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403486:	dd29      	ble.n	4034dc <_svfprintf_r+0x2c0>
  403488:	4643      	mov	r3, r8
  40348a:	4621      	mov	r1, r4
  40348c:	46a8      	mov	r8, r5
  40348e:	2710      	movs	r7, #16
  403490:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403492:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403494:	e006      	b.n	4034a4 <_svfprintf_r+0x288>
  403496:	f1ab 0b10 	sub.w	fp, fp, #16
  40349a:	f1bb 0f10 	cmp.w	fp, #16
  40349e:	f103 0308 	add.w	r3, r3, #8
  4034a2:	dd18      	ble.n	4034d6 <_svfprintf_r+0x2ba>
  4034a4:	3201      	adds	r2, #1
  4034a6:	48b7      	ldr	r0, [pc, #732]	; (403784 <_svfprintf_r+0x568>)
  4034a8:	9226      	str	r2, [sp, #152]	; 0x98
  4034aa:	3110      	adds	r1, #16
  4034ac:	2a07      	cmp	r2, #7
  4034ae:	9127      	str	r1, [sp, #156]	; 0x9c
  4034b0:	e883 0081 	stmia.w	r3, {r0, r7}
  4034b4:	ddef      	ble.n	403496 <_svfprintf_r+0x27a>
  4034b6:	aa25      	add	r2, sp, #148	; 0x94
  4034b8:	4629      	mov	r1, r5
  4034ba:	4620      	mov	r0, r4
  4034bc:	f004 fda6 	bl	40800c <__ssprint_r>
  4034c0:	2800      	cmp	r0, #0
  4034c2:	f47f af7d 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  4034c6:	f1ab 0b10 	sub.w	fp, fp, #16
  4034ca:	f1bb 0f10 	cmp.w	fp, #16
  4034ce:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4034d0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4034d2:	464b      	mov	r3, r9
  4034d4:	dce6      	bgt.n	4034a4 <_svfprintf_r+0x288>
  4034d6:	4645      	mov	r5, r8
  4034d8:	460c      	mov	r4, r1
  4034da:	4698      	mov	r8, r3
  4034dc:	3201      	adds	r2, #1
  4034de:	4ba9      	ldr	r3, [pc, #676]	; (403784 <_svfprintf_r+0x568>)
  4034e0:	9226      	str	r2, [sp, #152]	; 0x98
  4034e2:	445c      	add	r4, fp
  4034e4:	2a07      	cmp	r2, #7
  4034e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4034e8:	e888 0808 	stmia.w	r8, {r3, fp}
  4034ec:	f300 8498 	bgt.w	403e20 <_svfprintf_r+0xc04>
  4034f0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4034f4:	f108 0808 	add.w	r8, r8, #8
  4034f8:	b177      	cbz	r7, 403518 <_svfprintf_r+0x2fc>
  4034fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4034fc:	3301      	adds	r3, #1
  4034fe:	3401      	adds	r4, #1
  403500:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  403504:	2201      	movs	r2, #1
  403506:	2b07      	cmp	r3, #7
  403508:	9427      	str	r4, [sp, #156]	; 0x9c
  40350a:	9326      	str	r3, [sp, #152]	; 0x98
  40350c:	e888 0006 	stmia.w	r8, {r1, r2}
  403510:	f300 83db 	bgt.w	403cca <_svfprintf_r+0xaae>
  403514:	f108 0808 	add.w	r8, r8, #8
  403518:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40351a:	b16b      	cbz	r3, 403538 <_svfprintf_r+0x31c>
  40351c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40351e:	3301      	adds	r3, #1
  403520:	3402      	adds	r4, #2
  403522:	a91e      	add	r1, sp, #120	; 0x78
  403524:	2202      	movs	r2, #2
  403526:	2b07      	cmp	r3, #7
  403528:	9427      	str	r4, [sp, #156]	; 0x9c
  40352a:	9326      	str	r3, [sp, #152]	; 0x98
  40352c:	e888 0006 	stmia.w	r8, {r1, r2}
  403530:	f300 83d6 	bgt.w	403ce0 <_svfprintf_r+0xac4>
  403534:	f108 0808 	add.w	r8, r8, #8
  403538:	2d80      	cmp	r5, #128	; 0x80
  40353a:	f000 8315 	beq.w	403b68 <_svfprintf_r+0x94c>
  40353e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403540:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403542:	1a9f      	subs	r7, r3, r2
  403544:	2f00      	cmp	r7, #0
  403546:	dd36      	ble.n	4035b6 <_svfprintf_r+0x39a>
  403548:	2f10      	cmp	r7, #16
  40354a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40354c:	4d8e      	ldr	r5, [pc, #568]	; (403788 <_svfprintf_r+0x56c>)
  40354e:	dd27      	ble.n	4035a0 <_svfprintf_r+0x384>
  403550:	4642      	mov	r2, r8
  403552:	4621      	mov	r1, r4
  403554:	46b0      	mov	r8, r6
  403556:	f04f 0b10 	mov.w	fp, #16
  40355a:	462e      	mov	r6, r5
  40355c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40355e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403560:	e004      	b.n	40356c <_svfprintf_r+0x350>
  403562:	3f10      	subs	r7, #16
  403564:	2f10      	cmp	r7, #16
  403566:	f102 0208 	add.w	r2, r2, #8
  40356a:	dd15      	ble.n	403598 <_svfprintf_r+0x37c>
  40356c:	3301      	adds	r3, #1
  40356e:	3110      	adds	r1, #16
  403570:	2b07      	cmp	r3, #7
  403572:	9127      	str	r1, [sp, #156]	; 0x9c
  403574:	9326      	str	r3, [sp, #152]	; 0x98
  403576:	e882 0840 	stmia.w	r2, {r6, fp}
  40357a:	ddf2      	ble.n	403562 <_svfprintf_r+0x346>
  40357c:	aa25      	add	r2, sp, #148	; 0x94
  40357e:	4629      	mov	r1, r5
  403580:	4620      	mov	r0, r4
  403582:	f004 fd43 	bl	40800c <__ssprint_r>
  403586:	2800      	cmp	r0, #0
  403588:	f47f af1a 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  40358c:	3f10      	subs	r7, #16
  40358e:	2f10      	cmp	r7, #16
  403590:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403592:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403594:	464a      	mov	r2, r9
  403596:	dce9      	bgt.n	40356c <_svfprintf_r+0x350>
  403598:	4635      	mov	r5, r6
  40359a:	460c      	mov	r4, r1
  40359c:	4646      	mov	r6, r8
  40359e:	4690      	mov	r8, r2
  4035a0:	3301      	adds	r3, #1
  4035a2:	443c      	add	r4, r7
  4035a4:	2b07      	cmp	r3, #7
  4035a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4035a8:	9326      	str	r3, [sp, #152]	; 0x98
  4035aa:	e888 00a0 	stmia.w	r8, {r5, r7}
  4035ae:	f300 8381 	bgt.w	403cb4 <_svfprintf_r+0xa98>
  4035b2:	f108 0808 	add.w	r8, r8, #8
  4035b6:	9b07      	ldr	r3, [sp, #28]
  4035b8:	05df      	lsls	r7, r3, #23
  4035ba:	f100 8268 	bmi.w	403a8e <_svfprintf_r+0x872>
  4035be:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4035c0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4035c2:	f8c8 6000 	str.w	r6, [r8]
  4035c6:	3301      	adds	r3, #1
  4035c8:	440c      	add	r4, r1
  4035ca:	2b07      	cmp	r3, #7
  4035cc:	9427      	str	r4, [sp, #156]	; 0x9c
  4035ce:	f8c8 1004 	str.w	r1, [r8, #4]
  4035d2:	9326      	str	r3, [sp, #152]	; 0x98
  4035d4:	f300 834d 	bgt.w	403c72 <_svfprintf_r+0xa56>
  4035d8:	f108 0808 	add.w	r8, r8, #8
  4035dc:	9b07      	ldr	r3, [sp, #28]
  4035de:	075b      	lsls	r3, r3, #29
  4035e0:	d53a      	bpl.n	403658 <_svfprintf_r+0x43c>
  4035e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4035e4:	9a08      	ldr	r2, [sp, #32]
  4035e6:	1a9d      	subs	r5, r3, r2
  4035e8:	2d00      	cmp	r5, #0
  4035ea:	dd35      	ble.n	403658 <_svfprintf_r+0x43c>
  4035ec:	2d10      	cmp	r5, #16
  4035ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4035f0:	dd20      	ble.n	403634 <_svfprintf_r+0x418>
  4035f2:	2610      	movs	r6, #16
  4035f4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4035f6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4035fa:	e004      	b.n	403606 <_svfprintf_r+0x3ea>
  4035fc:	3d10      	subs	r5, #16
  4035fe:	2d10      	cmp	r5, #16
  403600:	f108 0808 	add.w	r8, r8, #8
  403604:	dd16      	ble.n	403634 <_svfprintf_r+0x418>
  403606:	3301      	adds	r3, #1
  403608:	4a5e      	ldr	r2, [pc, #376]	; (403784 <_svfprintf_r+0x568>)
  40360a:	9326      	str	r3, [sp, #152]	; 0x98
  40360c:	3410      	adds	r4, #16
  40360e:	2b07      	cmp	r3, #7
  403610:	9427      	str	r4, [sp, #156]	; 0x9c
  403612:	e888 0044 	stmia.w	r8, {r2, r6}
  403616:	ddf1      	ble.n	4035fc <_svfprintf_r+0x3e0>
  403618:	aa25      	add	r2, sp, #148	; 0x94
  40361a:	4659      	mov	r1, fp
  40361c:	4638      	mov	r0, r7
  40361e:	f004 fcf5 	bl	40800c <__ssprint_r>
  403622:	2800      	cmp	r0, #0
  403624:	f47f aecc 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  403628:	3d10      	subs	r5, #16
  40362a:	2d10      	cmp	r5, #16
  40362c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40362e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403630:	46c8      	mov	r8, r9
  403632:	dce8      	bgt.n	403606 <_svfprintf_r+0x3ea>
  403634:	3301      	adds	r3, #1
  403636:	4a53      	ldr	r2, [pc, #332]	; (403784 <_svfprintf_r+0x568>)
  403638:	9326      	str	r3, [sp, #152]	; 0x98
  40363a:	442c      	add	r4, r5
  40363c:	2b07      	cmp	r3, #7
  40363e:	9427      	str	r4, [sp, #156]	; 0x9c
  403640:	e888 0024 	stmia.w	r8, {r2, r5}
  403644:	dd08      	ble.n	403658 <_svfprintf_r+0x43c>
  403646:	aa25      	add	r2, sp, #148	; 0x94
  403648:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40364a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40364c:	f004 fcde 	bl	40800c <__ssprint_r>
  403650:	2800      	cmp	r0, #0
  403652:	f47f aeb5 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  403656:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403658:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40365a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40365c:	9908      	ldr	r1, [sp, #32]
  40365e:	428a      	cmp	r2, r1
  403660:	bfac      	ite	ge
  403662:	189b      	addge	r3, r3, r2
  403664:	185b      	addlt	r3, r3, r1
  403666:	9309      	str	r3, [sp, #36]	; 0x24
  403668:	2c00      	cmp	r4, #0
  40366a:	f040 830d 	bne.w	403c88 <_svfprintf_r+0xa6c>
  40366e:	2300      	movs	r3, #0
  403670:	9326      	str	r3, [sp, #152]	; 0x98
  403672:	46c8      	mov	r8, r9
  403674:	e5f9      	b.n	40326a <_svfprintf_r+0x4e>
  403676:	9311      	str	r3, [sp, #68]	; 0x44
  403678:	f01b 0320 	ands.w	r3, fp, #32
  40367c:	f040 81e3 	bne.w	403a46 <_svfprintf_r+0x82a>
  403680:	f01b 0210 	ands.w	r2, fp, #16
  403684:	f040 842e 	bne.w	403ee4 <_svfprintf_r+0xcc8>
  403688:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40368c:	f000 842a 	beq.w	403ee4 <_svfprintf_r+0xcc8>
  403690:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403692:	4613      	mov	r3, r2
  403694:	460a      	mov	r2, r1
  403696:	3204      	adds	r2, #4
  403698:	880c      	ldrh	r4, [r1, #0]
  40369a:	920f      	str	r2, [sp, #60]	; 0x3c
  40369c:	2500      	movs	r5, #0
  40369e:	e6b0      	b.n	403402 <_svfprintf_r+0x1e6>
  4036a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4036a2:	9311      	str	r3, [sp, #68]	; 0x44
  4036a4:	6816      	ldr	r6, [r2, #0]
  4036a6:	2400      	movs	r4, #0
  4036a8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4036ac:	1d15      	adds	r5, r2, #4
  4036ae:	2e00      	cmp	r6, #0
  4036b0:	f000 86a7 	beq.w	404402 <_svfprintf_r+0x11e6>
  4036b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4036b6:	1c53      	adds	r3, r2, #1
  4036b8:	f000 8609 	beq.w	4042ce <_svfprintf_r+0x10b2>
  4036bc:	4621      	mov	r1, r4
  4036be:	4630      	mov	r0, r6
  4036c0:	f003 feee 	bl	4074a0 <memchr>
  4036c4:	2800      	cmp	r0, #0
  4036c6:	f000 86e1 	beq.w	40448c <_svfprintf_r+0x1270>
  4036ca:	1b83      	subs	r3, r0, r6
  4036cc:	930e      	str	r3, [sp, #56]	; 0x38
  4036ce:	940a      	str	r4, [sp, #40]	; 0x28
  4036d0:	950f      	str	r5, [sp, #60]	; 0x3c
  4036d2:	f8cd b01c 	str.w	fp, [sp, #28]
  4036d6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4036da:	9308      	str	r3, [sp, #32]
  4036dc:	9412      	str	r4, [sp, #72]	; 0x48
  4036de:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4036e2:	e6b3      	b.n	40344c <_svfprintf_r+0x230>
  4036e4:	f89a 3000 	ldrb.w	r3, [sl]
  4036e8:	2201      	movs	r2, #1
  4036ea:	212b      	movs	r1, #43	; 0x2b
  4036ec:	e5ee      	b.n	4032cc <_svfprintf_r+0xb0>
  4036ee:	f04b 0b20 	orr.w	fp, fp, #32
  4036f2:	f89a 3000 	ldrb.w	r3, [sl]
  4036f6:	e5e9      	b.n	4032cc <_svfprintf_r+0xb0>
  4036f8:	9311      	str	r3, [sp, #68]	; 0x44
  4036fa:	2a00      	cmp	r2, #0
  4036fc:	f040 8795 	bne.w	40462a <_svfprintf_r+0x140e>
  403700:	4b22      	ldr	r3, [pc, #136]	; (40378c <_svfprintf_r+0x570>)
  403702:	9318      	str	r3, [sp, #96]	; 0x60
  403704:	f01b 0f20 	tst.w	fp, #32
  403708:	f040 8111 	bne.w	40392e <_svfprintf_r+0x712>
  40370c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40370e:	f01b 0f10 	tst.w	fp, #16
  403712:	4613      	mov	r3, r2
  403714:	f040 83e1 	bne.w	403eda <_svfprintf_r+0xcbe>
  403718:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40371c:	f000 83dd 	beq.w	403eda <_svfprintf_r+0xcbe>
  403720:	3304      	adds	r3, #4
  403722:	8814      	ldrh	r4, [r2, #0]
  403724:	930f      	str	r3, [sp, #60]	; 0x3c
  403726:	2500      	movs	r5, #0
  403728:	f01b 0f01 	tst.w	fp, #1
  40372c:	f000 810c 	beq.w	403948 <_svfprintf_r+0x72c>
  403730:	ea54 0305 	orrs.w	r3, r4, r5
  403734:	f000 8108 	beq.w	403948 <_svfprintf_r+0x72c>
  403738:	2330      	movs	r3, #48	; 0x30
  40373a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40373e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  403742:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  403746:	f04b 0b02 	orr.w	fp, fp, #2
  40374a:	2302      	movs	r3, #2
  40374c:	e659      	b.n	403402 <_svfprintf_r+0x1e6>
  40374e:	f89a 3000 	ldrb.w	r3, [sl]
  403752:	2900      	cmp	r1, #0
  403754:	f47f adba 	bne.w	4032cc <_svfprintf_r+0xb0>
  403758:	2201      	movs	r2, #1
  40375a:	2120      	movs	r1, #32
  40375c:	e5b6      	b.n	4032cc <_svfprintf_r+0xb0>
  40375e:	f04b 0b01 	orr.w	fp, fp, #1
  403762:	f89a 3000 	ldrb.w	r3, [sl]
  403766:	e5b1      	b.n	4032cc <_svfprintf_r+0xb0>
  403768:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40376a:	6823      	ldr	r3, [r4, #0]
  40376c:	930d      	str	r3, [sp, #52]	; 0x34
  40376e:	4618      	mov	r0, r3
  403770:	2800      	cmp	r0, #0
  403772:	4623      	mov	r3, r4
  403774:	f103 0304 	add.w	r3, r3, #4
  403778:	f6ff ae0a 	blt.w	403390 <_svfprintf_r+0x174>
  40377c:	930f      	str	r3, [sp, #60]	; 0x3c
  40377e:	f89a 3000 	ldrb.w	r3, [sl]
  403782:	e5a3      	b.n	4032cc <_svfprintf_r+0xb0>
  403784:	004092a8 	.word	0x004092a8
  403788:	004092b8 	.word	0x004092b8
  40378c:	00409288 	.word	0x00409288
  403790:	f04b 0b10 	orr.w	fp, fp, #16
  403794:	f01b 0f20 	tst.w	fp, #32
  403798:	9311      	str	r3, [sp, #68]	; 0x44
  40379a:	f43f ae23 	beq.w	4033e4 <_svfprintf_r+0x1c8>
  40379e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4037a0:	3507      	adds	r5, #7
  4037a2:	f025 0307 	bic.w	r3, r5, #7
  4037a6:	f103 0208 	add.w	r2, r3, #8
  4037aa:	e9d3 4500 	ldrd	r4, r5, [r3]
  4037ae:	920f      	str	r2, [sp, #60]	; 0x3c
  4037b0:	2301      	movs	r3, #1
  4037b2:	e626      	b.n	403402 <_svfprintf_r+0x1e6>
  4037b4:	f89a 3000 	ldrb.w	r3, [sl]
  4037b8:	2b2a      	cmp	r3, #42	; 0x2a
  4037ba:	f10a 0401 	add.w	r4, sl, #1
  4037be:	f000 8727 	beq.w	404610 <_svfprintf_r+0x13f4>
  4037c2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4037c6:	2809      	cmp	r0, #9
  4037c8:	46a2      	mov	sl, r4
  4037ca:	f200 86ad 	bhi.w	404528 <_svfprintf_r+0x130c>
  4037ce:	2300      	movs	r3, #0
  4037d0:	461c      	mov	r4, r3
  4037d2:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4037d6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4037da:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4037de:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4037e2:	2809      	cmp	r0, #9
  4037e4:	d9f5      	bls.n	4037d2 <_svfprintf_r+0x5b6>
  4037e6:	940a      	str	r4, [sp, #40]	; 0x28
  4037e8:	e572      	b.n	4032d0 <_svfprintf_r+0xb4>
  4037ea:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4037ee:	f89a 3000 	ldrb.w	r3, [sl]
  4037f2:	e56b      	b.n	4032cc <_svfprintf_r+0xb0>
  4037f4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4037f8:	f89a 3000 	ldrb.w	r3, [sl]
  4037fc:	e566      	b.n	4032cc <_svfprintf_r+0xb0>
  4037fe:	f89a 3000 	ldrb.w	r3, [sl]
  403802:	2b6c      	cmp	r3, #108	; 0x6c
  403804:	bf03      	ittte	eq
  403806:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40380a:	f04b 0b20 	orreq.w	fp, fp, #32
  40380e:	f10a 0a01 	addeq.w	sl, sl, #1
  403812:	f04b 0b10 	orrne.w	fp, fp, #16
  403816:	e559      	b.n	4032cc <_svfprintf_r+0xb0>
  403818:	2a00      	cmp	r2, #0
  40381a:	f040 8711 	bne.w	404640 <_svfprintf_r+0x1424>
  40381e:	f01b 0f20 	tst.w	fp, #32
  403822:	f040 84f9 	bne.w	404218 <_svfprintf_r+0xffc>
  403826:	f01b 0f10 	tst.w	fp, #16
  40382a:	f040 84ac 	bne.w	404186 <_svfprintf_r+0xf6a>
  40382e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403832:	f000 84a8 	beq.w	404186 <_svfprintf_r+0xf6a>
  403836:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403838:	6813      	ldr	r3, [r2, #0]
  40383a:	3204      	adds	r2, #4
  40383c:	920f      	str	r2, [sp, #60]	; 0x3c
  40383e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  403842:	801a      	strh	r2, [r3, #0]
  403844:	e511      	b.n	40326a <_svfprintf_r+0x4e>
  403846:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403848:	4bb3      	ldr	r3, [pc, #716]	; (403b18 <_svfprintf_r+0x8fc>)
  40384a:	680c      	ldr	r4, [r1, #0]
  40384c:	9318      	str	r3, [sp, #96]	; 0x60
  40384e:	2230      	movs	r2, #48	; 0x30
  403850:	2378      	movs	r3, #120	; 0x78
  403852:	3104      	adds	r1, #4
  403854:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  403858:	9311      	str	r3, [sp, #68]	; 0x44
  40385a:	f04b 0b02 	orr.w	fp, fp, #2
  40385e:	910f      	str	r1, [sp, #60]	; 0x3c
  403860:	2500      	movs	r5, #0
  403862:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  403866:	2302      	movs	r3, #2
  403868:	e5cb      	b.n	403402 <_svfprintf_r+0x1e6>
  40386a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40386c:	9311      	str	r3, [sp, #68]	; 0x44
  40386e:	680a      	ldr	r2, [r1, #0]
  403870:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403874:	2300      	movs	r3, #0
  403876:	460a      	mov	r2, r1
  403878:	461f      	mov	r7, r3
  40387a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40387e:	3204      	adds	r2, #4
  403880:	2301      	movs	r3, #1
  403882:	9308      	str	r3, [sp, #32]
  403884:	f8cd b01c 	str.w	fp, [sp, #28]
  403888:	970a      	str	r7, [sp, #40]	; 0x28
  40388a:	9712      	str	r7, [sp, #72]	; 0x48
  40388c:	920f      	str	r2, [sp, #60]	; 0x3c
  40388e:	930e      	str	r3, [sp, #56]	; 0x38
  403890:	ae28      	add	r6, sp, #160	; 0xa0
  403892:	e5df      	b.n	403454 <_svfprintf_r+0x238>
  403894:	9311      	str	r3, [sp, #68]	; 0x44
  403896:	2a00      	cmp	r2, #0
  403898:	f040 86ea 	bne.w	404670 <_svfprintf_r+0x1454>
  40389c:	f01b 0f20 	tst.w	fp, #32
  4038a0:	d15d      	bne.n	40395e <_svfprintf_r+0x742>
  4038a2:	f01b 0f10 	tst.w	fp, #16
  4038a6:	f040 8308 	bne.w	403eba <_svfprintf_r+0xc9e>
  4038aa:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4038ae:	f000 8304 	beq.w	403eba <_svfprintf_r+0xc9e>
  4038b2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4038b4:	f9b1 4000 	ldrsh.w	r4, [r1]
  4038b8:	3104      	adds	r1, #4
  4038ba:	17e5      	asrs	r5, r4, #31
  4038bc:	4622      	mov	r2, r4
  4038be:	462b      	mov	r3, r5
  4038c0:	910f      	str	r1, [sp, #60]	; 0x3c
  4038c2:	2a00      	cmp	r2, #0
  4038c4:	f173 0300 	sbcs.w	r3, r3, #0
  4038c8:	db58      	blt.n	40397c <_svfprintf_r+0x760>
  4038ca:	990a      	ldr	r1, [sp, #40]	; 0x28
  4038cc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4038d0:	1c4a      	adds	r2, r1, #1
  4038d2:	f04f 0301 	mov.w	r3, #1
  4038d6:	f47f ad9b 	bne.w	403410 <_svfprintf_r+0x1f4>
  4038da:	ea54 0205 	orrs.w	r2, r4, r5
  4038de:	f000 81df 	beq.w	403ca0 <_svfprintf_r+0xa84>
  4038e2:	f8cd b01c 	str.w	fp, [sp, #28]
  4038e6:	2b01      	cmp	r3, #1
  4038e8:	f000 827b 	beq.w	403de2 <_svfprintf_r+0xbc6>
  4038ec:	2b02      	cmp	r3, #2
  4038ee:	f040 8206 	bne.w	403cfe <_svfprintf_r+0xae2>
  4038f2:	9818      	ldr	r0, [sp, #96]	; 0x60
  4038f4:	464e      	mov	r6, r9
  4038f6:	0923      	lsrs	r3, r4, #4
  4038f8:	f004 010f 	and.w	r1, r4, #15
  4038fc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  403900:	092a      	lsrs	r2, r5, #4
  403902:	461c      	mov	r4, r3
  403904:	4615      	mov	r5, r2
  403906:	5c43      	ldrb	r3, [r0, r1]
  403908:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40390c:	ea54 0305 	orrs.w	r3, r4, r5
  403910:	d1f1      	bne.n	4038f6 <_svfprintf_r+0x6da>
  403912:	eba9 0306 	sub.w	r3, r9, r6
  403916:	930e      	str	r3, [sp, #56]	; 0x38
  403918:	e590      	b.n	40343c <_svfprintf_r+0x220>
  40391a:	9311      	str	r3, [sp, #68]	; 0x44
  40391c:	2a00      	cmp	r2, #0
  40391e:	f040 86a3 	bne.w	404668 <_svfprintf_r+0x144c>
  403922:	4b7e      	ldr	r3, [pc, #504]	; (403b1c <_svfprintf_r+0x900>)
  403924:	9318      	str	r3, [sp, #96]	; 0x60
  403926:	f01b 0f20 	tst.w	fp, #32
  40392a:	f43f aeef 	beq.w	40370c <_svfprintf_r+0x4f0>
  40392e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403930:	3507      	adds	r5, #7
  403932:	f025 0307 	bic.w	r3, r5, #7
  403936:	f103 0208 	add.w	r2, r3, #8
  40393a:	f01b 0f01 	tst.w	fp, #1
  40393e:	920f      	str	r2, [sp, #60]	; 0x3c
  403940:	e9d3 4500 	ldrd	r4, r5, [r3]
  403944:	f47f aef4 	bne.w	403730 <_svfprintf_r+0x514>
  403948:	2302      	movs	r3, #2
  40394a:	e55a      	b.n	403402 <_svfprintf_r+0x1e6>
  40394c:	9311      	str	r3, [sp, #68]	; 0x44
  40394e:	2a00      	cmp	r2, #0
  403950:	f040 8686 	bne.w	404660 <_svfprintf_r+0x1444>
  403954:	f04b 0b10 	orr.w	fp, fp, #16
  403958:	f01b 0f20 	tst.w	fp, #32
  40395c:	d0a1      	beq.n	4038a2 <_svfprintf_r+0x686>
  40395e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403960:	3507      	adds	r5, #7
  403962:	f025 0507 	bic.w	r5, r5, #7
  403966:	e9d5 2300 	ldrd	r2, r3, [r5]
  40396a:	2a00      	cmp	r2, #0
  40396c:	f105 0108 	add.w	r1, r5, #8
  403970:	461d      	mov	r5, r3
  403972:	f173 0300 	sbcs.w	r3, r3, #0
  403976:	910f      	str	r1, [sp, #60]	; 0x3c
  403978:	4614      	mov	r4, r2
  40397a:	daa6      	bge.n	4038ca <_svfprintf_r+0x6ae>
  40397c:	272d      	movs	r7, #45	; 0x2d
  40397e:	4264      	negs	r4, r4
  403980:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403984:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403988:	2301      	movs	r3, #1
  40398a:	e53d      	b.n	403408 <_svfprintf_r+0x1ec>
  40398c:	9311      	str	r3, [sp, #68]	; 0x44
  40398e:	2a00      	cmp	r2, #0
  403990:	f040 8662 	bne.w	404658 <_svfprintf_r+0x143c>
  403994:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403996:	3507      	adds	r5, #7
  403998:	f025 0307 	bic.w	r3, r5, #7
  40399c:	f103 0208 	add.w	r2, r3, #8
  4039a0:	920f      	str	r2, [sp, #60]	; 0x3c
  4039a2:	681a      	ldr	r2, [r3, #0]
  4039a4:	9215      	str	r2, [sp, #84]	; 0x54
  4039a6:	685b      	ldr	r3, [r3, #4]
  4039a8:	9314      	str	r3, [sp, #80]	; 0x50
  4039aa:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4039ac:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4039ae:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4039b2:	4628      	mov	r0, r5
  4039b4:	4621      	mov	r1, r4
  4039b6:	f04f 32ff 	mov.w	r2, #4294967295
  4039ba:	4b59      	ldr	r3, [pc, #356]	; (403b20 <_svfprintf_r+0x904>)
  4039bc:	f005 f9f4 	bl	408da8 <__aeabi_dcmpun>
  4039c0:	2800      	cmp	r0, #0
  4039c2:	f040 834a 	bne.w	40405a <_svfprintf_r+0xe3e>
  4039c6:	4628      	mov	r0, r5
  4039c8:	4621      	mov	r1, r4
  4039ca:	f04f 32ff 	mov.w	r2, #4294967295
  4039ce:	4b54      	ldr	r3, [pc, #336]	; (403b20 <_svfprintf_r+0x904>)
  4039d0:	f005 f9cc 	bl	408d6c <__aeabi_dcmple>
  4039d4:	2800      	cmp	r0, #0
  4039d6:	f040 8340 	bne.w	40405a <_svfprintf_r+0xe3e>
  4039da:	a815      	add	r0, sp, #84	; 0x54
  4039dc:	c80d      	ldmia	r0, {r0, r2, r3}
  4039de:	9914      	ldr	r1, [sp, #80]	; 0x50
  4039e0:	f005 f9ba 	bl	408d58 <__aeabi_dcmplt>
  4039e4:	2800      	cmp	r0, #0
  4039e6:	f040 8530 	bne.w	40444a <_svfprintf_r+0x122e>
  4039ea:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4039ee:	4e4d      	ldr	r6, [pc, #308]	; (403b24 <_svfprintf_r+0x908>)
  4039f0:	4b4d      	ldr	r3, [pc, #308]	; (403b28 <_svfprintf_r+0x90c>)
  4039f2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4039f6:	9007      	str	r0, [sp, #28]
  4039f8:	9811      	ldr	r0, [sp, #68]	; 0x44
  4039fa:	2203      	movs	r2, #3
  4039fc:	2100      	movs	r1, #0
  4039fe:	9208      	str	r2, [sp, #32]
  403a00:	910a      	str	r1, [sp, #40]	; 0x28
  403a02:	2847      	cmp	r0, #71	; 0x47
  403a04:	bfd8      	it	le
  403a06:	461e      	movle	r6, r3
  403a08:	920e      	str	r2, [sp, #56]	; 0x38
  403a0a:	9112      	str	r1, [sp, #72]	; 0x48
  403a0c:	e51e      	b.n	40344c <_svfprintf_r+0x230>
  403a0e:	f04b 0b08 	orr.w	fp, fp, #8
  403a12:	f89a 3000 	ldrb.w	r3, [sl]
  403a16:	e459      	b.n	4032cc <_svfprintf_r+0xb0>
  403a18:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403a1c:	2300      	movs	r3, #0
  403a1e:	461c      	mov	r4, r3
  403a20:	f81a 3b01 	ldrb.w	r3, [sl], #1
  403a24:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403a28:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  403a2c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403a30:	2809      	cmp	r0, #9
  403a32:	d9f5      	bls.n	403a20 <_svfprintf_r+0x804>
  403a34:	940d      	str	r4, [sp, #52]	; 0x34
  403a36:	e44b      	b.n	4032d0 <_svfprintf_r+0xb4>
  403a38:	f04b 0b10 	orr.w	fp, fp, #16
  403a3c:	9311      	str	r3, [sp, #68]	; 0x44
  403a3e:	f01b 0320 	ands.w	r3, fp, #32
  403a42:	f43f ae1d 	beq.w	403680 <_svfprintf_r+0x464>
  403a46:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403a48:	3507      	adds	r5, #7
  403a4a:	f025 0307 	bic.w	r3, r5, #7
  403a4e:	f103 0208 	add.w	r2, r3, #8
  403a52:	e9d3 4500 	ldrd	r4, r5, [r3]
  403a56:	920f      	str	r2, [sp, #60]	; 0x3c
  403a58:	2300      	movs	r3, #0
  403a5a:	e4d2      	b.n	403402 <_svfprintf_r+0x1e6>
  403a5c:	9311      	str	r3, [sp, #68]	; 0x44
  403a5e:	2a00      	cmp	r2, #0
  403a60:	f040 85e7 	bne.w	404632 <_svfprintf_r+0x1416>
  403a64:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a66:	2a00      	cmp	r2, #0
  403a68:	f43f aca3 	beq.w	4033b2 <_svfprintf_r+0x196>
  403a6c:	2300      	movs	r3, #0
  403a6e:	2101      	movs	r1, #1
  403a70:	461f      	mov	r7, r3
  403a72:	9108      	str	r1, [sp, #32]
  403a74:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403a78:	f8cd b01c 	str.w	fp, [sp, #28]
  403a7c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403a80:	930a      	str	r3, [sp, #40]	; 0x28
  403a82:	9312      	str	r3, [sp, #72]	; 0x48
  403a84:	910e      	str	r1, [sp, #56]	; 0x38
  403a86:	ae28      	add	r6, sp, #160	; 0xa0
  403a88:	e4e4      	b.n	403454 <_svfprintf_r+0x238>
  403a8a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403a8c:	e534      	b.n	4034f8 <_svfprintf_r+0x2dc>
  403a8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403a90:	2b65      	cmp	r3, #101	; 0x65
  403a92:	f340 80a7 	ble.w	403be4 <_svfprintf_r+0x9c8>
  403a96:	a815      	add	r0, sp, #84	; 0x54
  403a98:	c80d      	ldmia	r0, {r0, r2, r3}
  403a9a:	9914      	ldr	r1, [sp, #80]	; 0x50
  403a9c:	f005 f952 	bl	408d44 <__aeabi_dcmpeq>
  403aa0:	2800      	cmp	r0, #0
  403aa2:	f000 8150 	beq.w	403d46 <_svfprintf_r+0xb2a>
  403aa6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403aa8:	4a20      	ldr	r2, [pc, #128]	; (403b2c <_svfprintf_r+0x910>)
  403aaa:	f8c8 2000 	str.w	r2, [r8]
  403aae:	3301      	adds	r3, #1
  403ab0:	3401      	adds	r4, #1
  403ab2:	2201      	movs	r2, #1
  403ab4:	2b07      	cmp	r3, #7
  403ab6:	9427      	str	r4, [sp, #156]	; 0x9c
  403ab8:	9326      	str	r3, [sp, #152]	; 0x98
  403aba:	f8c8 2004 	str.w	r2, [r8, #4]
  403abe:	f300 836a 	bgt.w	404196 <_svfprintf_r+0xf7a>
  403ac2:	f108 0808 	add.w	r8, r8, #8
  403ac6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403ac8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403aca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403acc:	4293      	cmp	r3, r2
  403ace:	db03      	blt.n	403ad8 <_svfprintf_r+0x8bc>
  403ad0:	9b07      	ldr	r3, [sp, #28]
  403ad2:	07dd      	lsls	r5, r3, #31
  403ad4:	f57f ad82 	bpl.w	4035dc <_svfprintf_r+0x3c0>
  403ad8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ada:	9919      	ldr	r1, [sp, #100]	; 0x64
  403adc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403ade:	f8c8 2000 	str.w	r2, [r8]
  403ae2:	3301      	adds	r3, #1
  403ae4:	440c      	add	r4, r1
  403ae6:	2b07      	cmp	r3, #7
  403ae8:	f8c8 1004 	str.w	r1, [r8, #4]
  403aec:	9427      	str	r4, [sp, #156]	; 0x9c
  403aee:	9326      	str	r3, [sp, #152]	; 0x98
  403af0:	f300 839e 	bgt.w	404230 <_svfprintf_r+0x1014>
  403af4:	f108 0808 	add.w	r8, r8, #8
  403af8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403afa:	1e5e      	subs	r6, r3, #1
  403afc:	2e00      	cmp	r6, #0
  403afe:	f77f ad6d 	ble.w	4035dc <_svfprintf_r+0x3c0>
  403b02:	2e10      	cmp	r6, #16
  403b04:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403b06:	4d0a      	ldr	r5, [pc, #40]	; (403b30 <_svfprintf_r+0x914>)
  403b08:	f340 81f5 	ble.w	403ef6 <_svfprintf_r+0xcda>
  403b0c:	4622      	mov	r2, r4
  403b0e:	2710      	movs	r7, #16
  403b10:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403b14:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403b16:	e013      	b.n	403b40 <_svfprintf_r+0x924>
  403b18:	00409288 	.word	0x00409288
  403b1c:	00409274 	.word	0x00409274
  403b20:	7fefffff 	.word	0x7fefffff
  403b24:	00409268 	.word	0x00409268
  403b28:	00409264 	.word	0x00409264
  403b2c:	004092a4 	.word	0x004092a4
  403b30:	004092b8 	.word	0x004092b8
  403b34:	f108 0808 	add.w	r8, r8, #8
  403b38:	3e10      	subs	r6, #16
  403b3a:	2e10      	cmp	r6, #16
  403b3c:	f340 81da 	ble.w	403ef4 <_svfprintf_r+0xcd8>
  403b40:	3301      	adds	r3, #1
  403b42:	3210      	adds	r2, #16
  403b44:	2b07      	cmp	r3, #7
  403b46:	9227      	str	r2, [sp, #156]	; 0x9c
  403b48:	9326      	str	r3, [sp, #152]	; 0x98
  403b4a:	e888 00a0 	stmia.w	r8, {r5, r7}
  403b4e:	ddf1      	ble.n	403b34 <_svfprintf_r+0x918>
  403b50:	aa25      	add	r2, sp, #148	; 0x94
  403b52:	4621      	mov	r1, r4
  403b54:	4658      	mov	r0, fp
  403b56:	f004 fa59 	bl	40800c <__ssprint_r>
  403b5a:	2800      	cmp	r0, #0
  403b5c:	f47f ac30 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  403b60:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403b62:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403b64:	46c8      	mov	r8, r9
  403b66:	e7e7      	b.n	403b38 <_svfprintf_r+0x91c>
  403b68:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403b6a:	9a08      	ldr	r2, [sp, #32]
  403b6c:	1a9f      	subs	r7, r3, r2
  403b6e:	2f00      	cmp	r7, #0
  403b70:	f77f ace5 	ble.w	40353e <_svfprintf_r+0x322>
  403b74:	2f10      	cmp	r7, #16
  403b76:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403b78:	4db6      	ldr	r5, [pc, #728]	; (403e54 <_svfprintf_r+0xc38>)
  403b7a:	dd27      	ble.n	403bcc <_svfprintf_r+0x9b0>
  403b7c:	4642      	mov	r2, r8
  403b7e:	4621      	mov	r1, r4
  403b80:	46b0      	mov	r8, r6
  403b82:	f04f 0b10 	mov.w	fp, #16
  403b86:	462e      	mov	r6, r5
  403b88:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403b8a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403b8c:	e004      	b.n	403b98 <_svfprintf_r+0x97c>
  403b8e:	3f10      	subs	r7, #16
  403b90:	2f10      	cmp	r7, #16
  403b92:	f102 0208 	add.w	r2, r2, #8
  403b96:	dd15      	ble.n	403bc4 <_svfprintf_r+0x9a8>
  403b98:	3301      	adds	r3, #1
  403b9a:	3110      	adds	r1, #16
  403b9c:	2b07      	cmp	r3, #7
  403b9e:	9127      	str	r1, [sp, #156]	; 0x9c
  403ba0:	9326      	str	r3, [sp, #152]	; 0x98
  403ba2:	e882 0840 	stmia.w	r2, {r6, fp}
  403ba6:	ddf2      	ble.n	403b8e <_svfprintf_r+0x972>
  403ba8:	aa25      	add	r2, sp, #148	; 0x94
  403baa:	4629      	mov	r1, r5
  403bac:	4620      	mov	r0, r4
  403bae:	f004 fa2d 	bl	40800c <__ssprint_r>
  403bb2:	2800      	cmp	r0, #0
  403bb4:	f47f ac04 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  403bb8:	3f10      	subs	r7, #16
  403bba:	2f10      	cmp	r7, #16
  403bbc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403bbe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403bc0:	464a      	mov	r2, r9
  403bc2:	dce9      	bgt.n	403b98 <_svfprintf_r+0x97c>
  403bc4:	4635      	mov	r5, r6
  403bc6:	460c      	mov	r4, r1
  403bc8:	4646      	mov	r6, r8
  403bca:	4690      	mov	r8, r2
  403bcc:	3301      	adds	r3, #1
  403bce:	443c      	add	r4, r7
  403bd0:	2b07      	cmp	r3, #7
  403bd2:	9427      	str	r4, [sp, #156]	; 0x9c
  403bd4:	9326      	str	r3, [sp, #152]	; 0x98
  403bd6:	e888 00a0 	stmia.w	r8, {r5, r7}
  403bda:	f300 8232 	bgt.w	404042 <_svfprintf_r+0xe26>
  403bde:	f108 0808 	add.w	r8, r8, #8
  403be2:	e4ac      	b.n	40353e <_svfprintf_r+0x322>
  403be4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403be6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403be8:	2b01      	cmp	r3, #1
  403bea:	f340 81fe 	ble.w	403fea <_svfprintf_r+0xdce>
  403bee:	3701      	adds	r7, #1
  403bf0:	3401      	adds	r4, #1
  403bf2:	2301      	movs	r3, #1
  403bf4:	2f07      	cmp	r7, #7
  403bf6:	9427      	str	r4, [sp, #156]	; 0x9c
  403bf8:	9726      	str	r7, [sp, #152]	; 0x98
  403bfa:	f8c8 6000 	str.w	r6, [r8]
  403bfe:	f8c8 3004 	str.w	r3, [r8, #4]
  403c02:	f300 8203 	bgt.w	40400c <_svfprintf_r+0xdf0>
  403c06:	f108 0808 	add.w	r8, r8, #8
  403c0a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403c0c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  403c0e:	f8c8 3000 	str.w	r3, [r8]
  403c12:	3701      	adds	r7, #1
  403c14:	4414      	add	r4, r2
  403c16:	2f07      	cmp	r7, #7
  403c18:	9427      	str	r4, [sp, #156]	; 0x9c
  403c1a:	9726      	str	r7, [sp, #152]	; 0x98
  403c1c:	f8c8 2004 	str.w	r2, [r8, #4]
  403c20:	f300 8200 	bgt.w	404024 <_svfprintf_r+0xe08>
  403c24:	f108 0808 	add.w	r8, r8, #8
  403c28:	a815      	add	r0, sp, #84	; 0x54
  403c2a:	c80d      	ldmia	r0, {r0, r2, r3}
  403c2c:	9914      	ldr	r1, [sp, #80]	; 0x50
  403c2e:	f005 f889 	bl	408d44 <__aeabi_dcmpeq>
  403c32:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403c34:	2800      	cmp	r0, #0
  403c36:	f040 8101 	bne.w	403e3c <_svfprintf_r+0xc20>
  403c3a:	3b01      	subs	r3, #1
  403c3c:	3701      	adds	r7, #1
  403c3e:	3601      	adds	r6, #1
  403c40:	441c      	add	r4, r3
  403c42:	2f07      	cmp	r7, #7
  403c44:	9726      	str	r7, [sp, #152]	; 0x98
  403c46:	9427      	str	r4, [sp, #156]	; 0x9c
  403c48:	f8c8 6000 	str.w	r6, [r8]
  403c4c:	f8c8 3004 	str.w	r3, [r8, #4]
  403c50:	f300 8127 	bgt.w	403ea2 <_svfprintf_r+0xc86>
  403c54:	f108 0808 	add.w	r8, r8, #8
  403c58:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  403c5a:	f8c8 2004 	str.w	r2, [r8, #4]
  403c5e:	3701      	adds	r7, #1
  403c60:	4414      	add	r4, r2
  403c62:	ab21      	add	r3, sp, #132	; 0x84
  403c64:	2f07      	cmp	r7, #7
  403c66:	9427      	str	r4, [sp, #156]	; 0x9c
  403c68:	9726      	str	r7, [sp, #152]	; 0x98
  403c6a:	f8c8 3000 	str.w	r3, [r8]
  403c6e:	f77f acb3 	ble.w	4035d8 <_svfprintf_r+0x3bc>
  403c72:	aa25      	add	r2, sp, #148	; 0x94
  403c74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403c76:	980c      	ldr	r0, [sp, #48]	; 0x30
  403c78:	f004 f9c8 	bl	40800c <__ssprint_r>
  403c7c:	2800      	cmp	r0, #0
  403c7e:	f47f ab9f 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  403c82:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403c84:	46c8      	mov	r8, r9
  403c86:	e4a9      	b.n	4035dc <_svfprintf_r+0x3c0>
  403c88:	aa25      	add	r2, sp, #148	; 0x94
  403c8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403c8c:	980c      	ldr	r0, [sp, #48]	; 0x30
  403c8e:	f004 f9bd 	bl	40800c <__ssprint_r>
  403c92:	2800      	cmp	r0, #0
  403c94:	f43f aceb 	beq.w	40366e <_svfprintf_r+0x452>
  403c98:	f7ff bb92 	b.w	4033c0 <_svfprintf_r+0x1a4>
  403c9c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403ca0:	2b01      	cmp	r3, #1
  403ca2:	f000 8134 	beq.w	403f0e <_svfprintf_r+0xcf2>
  403ca6:	2b02      	cmp	r3, #2
  403ca8:	d125      	bne.n	403cf6 <_svfprintf_r+0xada>
  403caa:	f8cd b01c 	str.w	fp, [sp, #28]
  403cae:	2400      	movs	r4, #0
  403cb0:	2500      	movs	r5, #0
  403cb2:	e61e      	b.n	4038f2 <_svfprintf_r+0x6d6>
  403cb4:	aa25      	add	r2, sp, #148	; 0x94
  403cb6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403cb8:	980c      	ldr	r0, [sp, #48]	; 0x30
  403cba:	f004 f9a7 	bl	40800c <__ssprint_r>
  403cbe:	2800      	cmp	r0, #0
  403cc0:	f47f ab7e 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  403cc4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403cc6:	46c8      	mov	r8, r9
  403cc8:	e475      	b.n	4035b6 <_svfprintf_r+0x39a>
  403cca:	aa25      	add	r2, sp, #148	; 0x94
  403ccc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403cce:	980c      	ldr	r0, [sp, #48]	; 0x30
  403cd0:	f004 f99c 	bl	40800c <__ssprint_r>
  403cd4:	2800      	cmp	r0, #0
  403cd6:	f47f ab73 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  403cda:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403cdc:	46c8      	mov	r8, r9
  403cde:	e41b      	b.n	403518 <_svfprintf_r+0x2fc>
  403ce0:	aa25      	add	r2, sp, #148	; 0x94
  403ce2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403ce4:	980c      	ldr	r0, [sp, #48]	; 0x30
  403ce6:	f004 f991 	bl	40800c <__ssprint_r>
  403cea:	2800      	cmp	r0, #0
  403cec:	f47f ab68 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  403cf0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403cf2:	46c8      	mov	r8, r9
  403cf4:	e420      	b.n	403538 <_svfprintf_r+0x31c>
  403cf6:	f8cd b01c 	str.w	fp, [sp, #28]
  403cfa:	2400      	movs	r4, #0
  403cfc:	2500      	movs	r5, #0
  403cfe:	4649      	mov	r1, r9
  403d00:	e000      	b.n	403d04 <_svfprintf_r+0xae8>
  403d02:	4631      	mov	r1, r6
  403d04:	08e2      	lsrs	r2, r4, #3
  403d06:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  403d0a:	08e8      	lsrs	r0, r5, #3
  403d0c:	f004 0307 	and.w	r3, r4, #7
  403d10:	4605      	mov	r5, r0
  403d12:	4614      	mov	r4, r2
  403d14:	3330      	adds	r3, #48	; 0x30
  403d16:	ea54 0205 	orrs.w	r2, r4, r5
  403d1a:	f801 3c01 	strb.w	r3, [r1, #-1]
  403d1e:	f101 36ff 	add.w	r6, r1, #4294967295
  403d22:	d1ee      	bne.n	403d02 <_svfprintf_r+0xae6>
  403d24:	9a07      	ldr	r2, [sp, #28]
  403d26:	07d2      	lsls	r2, r2, #31
  403d28:	f57f adf3 	bpl.w	403912 <_svfprintf_r+0x6f6>
  403d2c:	2b30      	cmp	r3, #48	; 0x30
  403d2e:	f43f adf0 	beq.w	403912 <_svfprintf_r+0x6f6>
  403d32:	3902      	subs	r1, #2
  403d34:	2330      	movs	r3, #48	; 0x30
  403d36:	f806 3c01 	strb.w	r3, [r6, #-1]
  403d3a:	eba9 0301 	sub.w	r3, r9, r1
  403d3e:	930e      	str	r3, [sp, #56]	; 0x38
  403d40:	460e      	mov	r6, r1
  403d42:	f7ff bb7b 	b.w	40343c <_svfprintf_r+0x220>
  403d46:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403d48:	2900      	cmp	r1, #0
  403d4a:	f340 822e 	ble.w	4041aa <_svfprintf_r+0xf8e>
  403d4e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403d50:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403d52:	4293      	cmp	r3, r2
  403d54:	bfa8      	it	ge
  403d56:	4613      	movge	r3, r2
  403d58:	2b00      	cmp	r3, #0
  403d5a:	461f      	mov	r7, r3
  403d5c:	dd0d      	ble.n	403d7a <_svfprintf_r+0xb5e>
  403d5e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d60:	f8c8 6000 	str.w	r6, [r8]
  403d64:	3301      	adds	r3, #1
  403d66:	443c      	add	r4, r7
  403d68:	2b07      	cmp	r3, #7
  403d6a:	9427      	str	r4, [sp, #156]	; 0x9c
  403d6c:	f8c8 7004 	str.w	r7, [r8, #4]
  403d70:	9326      	str	r3, [sp, #152]	; 0x98
  403d72:	f300 831f 	bgt.w	4043b4 <_svfprintf_r+0x1198>
  403d76:	f108 0808 	add.w	r8, r8, #8
  403d7a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403d7c:	2f00      	cmp	r7, #0
  403d7e:	bfa8      	it	ge
  403d80:	1bdb      	subge	r3, r3, r7
  403d82:	2b00      	cmp	r3, #0
  403d84:	461f      	mov	r7, r3
  403d86:	f340 80d6 	ble.w	403f36 <_svfprintf_r+0xd1a>
  403d8a:	2f10      	cmp	r7, #16
  403d8c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d8e:	4d31      	ldr	r5, [pc, #196]	; (403e54 <_svfprintf_r+0xc38>)
  403d90:	f340 81ed 	ble.w	40416e <_svfprintf_r+0xf52>
  403d94:	4642      	mov	r2, r8
  403d96:	4621      	mov	r1, r4
  403d98:	46b0      	mov	r8, r6
  403d9a:	f04f 0b10 	mov.w	fp, #16
  403d9e:	462e      	mov	r6, r5
  403da0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403da2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403da4:	e004      	b.n	403db0 <_svfprintf_r+0xb94>
  403da6:	3208      	adds	r2, #8
  403da8:	3f10      	subs	r7, #16
  403daa:	2f10      	cmp	r7, #16
  403dac:	f340 81db 	ble.w	404166 <_svfprintf_r+0xf4a>
  403db0:	3301      	adds	r3, #1
  403db2:	3110      	adds	r1, #16
  403db4:	2b07      	cmp	r3, #7
  403db6:	9127      	str	r1, [sp, #156]	; 0x9c
  403db8:	9326      	str	r3, [sp, #152]	; 0x98
  403dba:	e882 0840 	stmia.w	r2, {r6, fp}
  403dbe:	ddf2      	ble.n	403da6 <_svfprintf_r+0xb8a>
  403dc0:	aa25      	add	r2, sp, #148	; 0x94
  403dc2:	4629      	mov	r1, r5
  403dc4:	4620      	mov	r0, r4
  403dc6:	f004 f921 	bl	40800c <__ssprint_r>
  403dca:	2800      	cmp	r0, #0
  403dcc:	f47f aaf8 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  403dd0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403dd2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403dd4:	464a      	mov	r2, r9
  403dd6:	e7e7      	b.n	403da8 <_svfprintf_r+0xb8c>
  403dd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403dda:	930e      	str	r3, [sp, #56]	; 0x38
  403ddc:	464e      	mov	r6, r9
  403dde:	f7ff bb2d 	b.w	40343c <_svfprintf_r+0x220>
  403de2:	2d00      	cmp	r5, #0
  403de4:	bf08      	it	eq
  403de6:	2c0a      	cmpeq	r4, #10
  403de8:	f0c0 808f 	bcc.w	403f0a <_svfprintf_r+0xcee>
  403dec:	464e      	mov	r6, r9
  403dee:	4620      	mov	r0, r4
  403df0:	4629      	mov	r1, r5
  403df2:	220a      	movs	r2, #10
  403df4:	2300      	movs	r3, #0
  403df6:	f7fe fdab 	bl	402950 <__aeabi_uldivmod>
  403dfa:	3230      	adds	r2, #48	; 0x30
  403dfc:	f806 2d01 	strb.w	r2, [r6, #-1]!
  403e00:	4620      	mov	r0, r4
  403e02:	4629      	mov	r1, r5
  403e04:	2300      	movs	r3, #0
  403e06:	220a      	movs	r2, #10
  403e08:	f7fe fda2 	bl	402950 <__aeabi_uldivmod>
  403e0c:	4604      	mov	r4, r0
  403e0e:	460d      	mov	r5, r1
  403e10:	ea54 0305 	orrs.w	r3, r4, r5
  403e14:	d1eb      	bne.n	403dee <_svfprintf_r+0xbd2>
  403e16:	eba9 0306 	sub.w	r3, r9, r6
  403e1a:	930e      	str	r3, [sp, #56]	; 0x38
  403e1c:	f7ff bb0e 	b.w	40343c <_svfprintf_r+0x220>
  403e20:	aa25      	add	r2, sp, #148	; 0x94
  403e22:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e24:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e26:	f004 f8f1 	bl	40800c <__ssprint_r>
  403e2a:	2800      	cmp	r0, #0
  403e2c:	f47f aac8 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  403e30:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403e34:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403e36:	46c8      	mov	r8, r9
  403e38:	f7ff bb5e 	b.w	4034f8 <_svfprintf_r+0x2dc>
  403e3c:	1e5e      	subs	r6, r3, #1
  403e3e:	2e00      	cmp	r6, #0
  403e40:	f77f af0a 	ble.w	403c58 <_svfprintf_r+0xa3c>
  403e44:	2e10      	cmp	r6, #16
  403e46:	4d03      	ldr	r5, [pc, #12]	; (403e54 <_svfprintf_r+0xc38>)
  403e48:	dd22      	ble.n	403e90 <_svfprintf_r+0xc74>
  403e4a:	4622      	mov	r2, r4
  403e4c:	f04f 0b10 	mov.w	fp, #16
  403e50:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403e52:	e006      	b.n	403e62 <_svfprintf_r+0xc46>
  403e54:	004092b8 	.word	0x004092b8
  403e58:	3e10      	subs	r6, #16
  403e5a:	2e10      	cmp	r6, #16
  403e5c:	f108 0808 	add.w	r8, r8, #8
  403e60:	dd15      	ble.n	403e8e <_svfprintf_r+0xc72>
  403e62:	3701      	adds	r7, #1
  403e64:	3210      	adds	r2, #16
  403e66:	2f07      	cmp	r7, #7
  403e68:	9227      	str	r2, [sp, #156]	; 0x9c
  403e6a:	9726      	str	r7, [sp, #152]	; 0x98
  403e6c:	e888 0820 	stmia.w	r8, {r5, fp}
  403e70:	ddf2      	ble.n	403e58 <_svfprintf_r+0xc3c>
  403e72:	aa25      	add	r2, sp, #148	; 0x94
  403e74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e76:	4620      	mov	r0, r4
  403e78:	f004 f8c8 	bl	40800c <__ssprint_r>
  403e7c:	2800      	cmp	r0, #0
  403e7e:	f47f aa9f 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  403e82:	3e10      	subs	r6, #16
  403e84:	2e10      	cmp	r6, #16
  403e86:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403e88:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403e8a:	46c8      	mov	r8, r9
  403e8c:	dce9      	bgt.n	403e62 <_svfprintf_r+0xc46>
  403e8e:	4614      	mov	r4, r2
  403e90:	3701      	adds	r7, #1
  403e92:	4434      	add	r4, r6
  403e94:	2f07      	cmp	r7, #7
  403e96:	9427      	str	r4, [sp, #156]	; 0x9c
  403e98:	9726      	str	r7, [sp, #152]	; 0x98
  403e9a:	e888 0060 	stmia.w	r8, {r5, r6}
  403e9e:	f77f aed9 	ble.w	403c54 <_svfprintf_r+0xa38>
  403ea2:	aa25      	add	r2, sp, #148	; 0x94
  403ea4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403ea6:	980c      	ldr	r0, [sp, #48]	; 0x30
  403ea8:	f004 f8b0 	bl	40800c <__ssprint_r>
  403eac:	2800      	cmp	r0, #0
  403eae:	f47f aa87 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  403eb2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403eb4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403eb6:	46c8      	mov	r8, r9
  403eb8:	e6ce      	b.n	403c58 <_svfprintf_r+0xa3c>
  403eba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403ebc:	6814      	ldr	r4, [r2, #0]
  403ebe:	4613      	mov	r3, r2
  403ec0:	3304      	adds	r3, #4
  403ec2:	17e5      	asrs	r5, r4, #31
  403ec4:	930f      	str	r3, [sp, #60]	; 0x3c
  403ec6:	4622      	mov	r2, r4
  403ec8:	462b      	mov	r3, r5
  403eca:	e4fa      	b.n	4038c2 <_svfprintf_r+0x6a6>
  403ecc:	3204      	adds	r2, #4
  403ece:	681c      	ldr	r4, [r3, #0]
  403ed0:	920f      	str	r2, [sp, #60]	; 0x3c
  403ed2:	2301      	movs	r3, #1
  403ed4:	2500      	movs	r5, #0
  403ed6:	f7ff ba94 	b.w	403402 <_svfprintf_r+0x1e6>
  403eda:	681c      	ldr	r4, [r3, #0]
  403edc:	3304      	adds	r3, #4
  403ede:	930f      	str	r3, [sp, #60]	; 0x3c
  403ee0:	2500      	movs	r5, #0
  403ee2:	e421      	b.n	403728 <_svfprintf_r+0x50c>
  403ee4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403ee6:	460a      	mov	r2, r1
  403ee8:	3204      	adds	r2, #4
  403eea:	680c      	ldr	r4, [r1, #0]
  403eec:	920f      	str	r2, [sp, #60]	; 0x3c
  403eee:	2500      	movs	r5, #0
  403ef0:	f7ff ba87 	b.w	403402 <_svfprintf_r+0x1e6>
  403ef4:	4614      	mov	r4, r2
  403ef6:	3301      	adds	r3, #1
  403ef8:	4434      	add	r4, r6
  403efa:	2b07      	cmp	r3, #7
  403efc:	9427      	str	r4, [sp, #156]	; 0x9c
  403efe:	9326      	str	r3, [sp, #152]	; 0x98
  403f00:	e888 0060 	stmia.w	r8, {r5, r6}
  403f04:	f77f ab68 	ble.w	4035d8 <_svfprintf_r+0x3bc>
  403f08:	e6b3      	b.n	403c72 <_svfprintf_r+0xa56>
  403f0a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403f0e:	f8cd b01c 	str.w	fp, [sp, #28]
  403f12:	ae42      	add	r6, sp, #264	; 0x108
  403f14:	3430      	adds	r4, #48	; 0x30
  403f16:	2301      	movs	r3, #1
  403f18:	f806 4d41 	strb.w	r4, [r6, #-65]!
  403f1c:	930e      	str	r3, [sp, #56]	; 0x38
  403f1e:	f7ff ba8d 	b.w	40343c <_svfprintf_r+0x220>
  403f22:	aa25      	add	r2, sp, #148	; 0x94
  403f24:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403f26:	980c      	ldr	r0, [sp, #48]	; 0x30
  403f28:	f004 f870 	bl	40800c <__ssprint_r>
  403f2c:	2800      	cmp	r0, #0
  403f2e:	f47f aa47 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  403f32:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403f34:	46c8      	mov	r8, r9
  403f36:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403f38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403f3a:	429a      	cmp	r2, r3
  403f3c:	db44      	blt.n	403fc8 <_svfprintf_r+0xdac>
  403f3e:	9b07      	ldr	r3, [sp, #28]
  403f40:	07d9      	lsls	r1, r3, #31
  403f42:	d441      	bmi.n	403fc8 <_svfprintf_r+0xdac>
  403f44:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403f46:	9812      	ldr	r0, [sp, #72]	; 0x48
  403f48:	1a9a      	subs	r2, r3, r2
  403f4a:	1a1d      	subs	r5, r3, r0
  403f4c:	4295      	cmp	r5, r2
  403f4e:	bfa8      	it	ge
  403f50:	4615      	movge	r5, r2
  403f52:	2d00      	cmp	r5, #0
  403f54:	dd0e      	ble.n	403f74 <_svfprintf_r+0xd58>
  403f56:	9926      	ldr	r1, [sp, #152]	; 0x98
  403f58:	f8c8 5004 	str.w	r5, [r8, #4]
  403f5c:	3101      	adds	r1, #1
  403f5e:	4406      	add	r6, r0
  403f60:	442c      	add	r4, r5
  403f62:	2907      	cmp	r1, #7
  403f64:	f8c8 6000 	str.w	r6, [r8]
  403f68:	9427      	str	r4, [sp, #156]	; 0x9c
  403f6a:	9126      	str	r1, [sp, #152]	; 0x98
  403f6c:	f300 823b 	bgt.w	4043e6 <_svfprintf_r+0x11ca>
  403f70:	f108 0808 	add.w	r8, r8, #8
  403f74:	2d00      	cmp	r5, #0
  403f76:	bfac      	ite	ge
  403f78:	1b56      	subge	r6, r2, r5
  403f7a:	4616      	movlt	r6, r2
  403f7c:	2e00      	cmp	r6, #0
  403f7e:	f77f ab2d 	ble.w	4035dc <_svfprintf_r+0x3c0>
  403f82:	2e10      	cmp	r6, #16
  403f84:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403f86:	4db0      	ldr	r5, [pc, #704]	; (404248 <_svfprintf_r+0x102c>)
  403f88:	ddb5      	ble.n	403ef6 <_svfprintf_r+0xcda>
  403f8a:	4622      	mov	r2, r4
  403f8c:	2710      	movs	r7, #16
  403f8e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403f92:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403f94:	e004      	b.n	403fa0 <_svfprintf_r+0xd84>
  403f96:	f108 0808 	add.w	r8, r8, #8
  403f9a:	3e10      	subs	r6, #16
  403f9c:	2e10      	cmp	r6, #16
  403f9e:	dda9      	ble.n	403ef4 <_svfprintf_r+0xcd8>
  403fa0:	3301      	adds	r3, #1
  403fa2:	3210      	adds	r2, #16
  403fa4:	2b07      	cmp	r3, #7
  403fa6:	9227      	str	r2, [sp, #156]	; 0x9c
  403fa8:	9326      	str	r3, [sp, #152]	; 0x98
  403faa:	e888 00a0 	stmia.w	r8, {r5, r7}
  403fae:	ddf2      	ble.n	403f96 <_svfprintf_r+0xd7a>
  403fb0:	aa25      	add	r2, sp, #148	; 0x94
  403fb2:	4621      	mov	r1, r4
  403fb4:	4658      	mov	r0, fp
  403fb6:	f004 f829 	bl	40800c <__ssprint_r>
  403fba:	2800      	cmp	r0, #0
  403fbc:	f47f aa00 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  403fc0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403fc2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403fc4:	46c8      	mov	r8, r9
  403fc6:	e7e8      	b.n	403f9a <_svfprintf_r+0xd7e>
  403fc8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403fca:	9819      	ldr	r0, [sp, #100]	; 0x64
  403fcc:	991a      	ldr	r1, [sp, #104]	; 0x68
  403fce:	f8c8 1000 	str.w	r1, [r8]
  403fd2:	3301      	adds	r3, #1
  403fd4:	4404      	add	r4, r0
  403fd6:	2b07      	cmp	r3, #7
  403fd8:	9427      	str	r4, [sp, #156]	; 0x9c
  403fda:	f8c8 0004 	str.w	r0, [r8, #4]
  403fde:	9326      	str	r3, [sp, #152]	; 0x98
  403fe0:	f300 81f5 	bgt.w	4043ce <_svfprintf_r+0x11b2>
  403fe4:	f108 0808 	add.w	r8, r8, #8
  403fe8:	e7ac      	b.n	403f44 <_svfprintf_r+0xd28>
  403fea:	9b07      	ldr	r3, [sp, #28]
  403fec:	07da      	lsls	r2, r3, #31
  403fee:	f53f adfe 	bmi.w	403bee <_svfprintf_r+0x9d2>
  403ff2:	3701      	adds	r7, #1
  403ff4:	3401      	adds	r4, #1
  403ff6:	2301      	movs	r3, #1
  403ff8:	2f07      	cmp	r7, #7
  403ffa:	9427      	str	r4, [sp, #156]	; 0x9c
  403ffc:	9726      	str	r7, [sp, #152]	; 0x98
  403ffe:	f8c8 6000 	str.w	r6, [r8]
  404002:	f8c8 3004 	str.w	r3, [r8, #4]
  404006:	f77f ae25 	ble.w	403c54 <_svfprintf_r+0xa38>
  40400a:	e74a      	b.n	403ea2 <_svfprintf_r+0xc86>
  40400c:	aa25      	add	r2, sp, #148	; 0x94
  40400e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404010:	980c      	ldr	r0, [sp, #48]	; 0x30
  404012:	f003 fffb 	bl	40800c <__ssprint_r>
  404016:	2800      	cmp	r0, #0
  404018:	f47f a9d2 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  40401c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40401e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404020:	46c8      	mov	r8, r9
  404022:	e5f2      	b.n	403c0a <_svfprintf_r+0x9ee>
  404024:	aa25      	add	r2, sp, #148	; 0x94
  404026:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404028:	980c      	ldr	r0, [sp, #48]	; 0x30
  40402a:	f003 ffef 	bl	40800c <__ssprint_r>
  40402e:	2800      	cmp	r0, #0
  404030:	f47f a9c6 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  404034:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404036:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404038:	46c8      	mov	r8, r9
  40403a:	e5f5      	b.n	403c28 <_svfprintf_r+0xa0c>
  40403c:	464e      	mov	r6, r9
  40403e:	f7ff b9fd 	b.w	40343c <_svfprintf_r+0x220>
  404042:	aa25      	add	r2, sp, #148	; 0x94
  404044:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404046:	980c      	ldr	r0, [sp, #48]	; 0x30
  404048:	f003 ffe0 	bl	40800c <__ssprint_r>
  40404c:	2800      	cmp	r0, #0
  40404e:	f47f a9b7 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  404052:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404054:	46c8      	mov	r8, r9
  404056:	f7ff ba72 	b.w	40353e <_svfprintf_r+0x322>
  40405a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40405c:	4622      	mov	r2, r4
  40405e:	4620      	mov	r0, r4
  404060:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404062:	4623      	mov	r3, r4
  404064:	4621      	mov	r1, r4
  404066:	f004 fe9f 	bl	408da8 <__aeabi_dcmpun>
  40406a:	2800      	cmp	r0, #0
  40406c:	f040 8286 	bne.w	40457c <_svfprintf_r+0x1360>
  404070:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404072:	3301      	adds	r3, #1
  404074:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404076:	f023 0320 	bic.w	r3, r3, #32
  40407a:	930e      	str	r3, [sp, #56]	; 0x38
  40407c:	f000 81e2 	beq.w	404444 <_svfprintf_r+0x1228>
  404080:	2b47      	cmp	r3, #71	; 0x47
  404082:	f000 811e 	beq.w	4042c2 <_svfprintf_r+0x10a6>
  404086:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40408a:	9307      	str	r3, [sp, #28]
  40408c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40408e:	1e1f      	subs	r7, r3, #0
  404090:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404092:	9308      	str	r3, [sp, #32]
  404094:	bfbb      	ittet	lt
  404096:	463b      	movlt	r3, r7
  404098:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  40409c:	2300      	movge	r3, #0
  40409e:	232d      	movlt	r3, #45	; 0x2d
  4040a0:	9310      	str	r3, [sp, #64]	; 0x40
  4040a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4040a4:	2b66      	cmp	r3, #102	; 0x66
  4040a6:	f000 81bb 	beq.w	404420 <_svfprintf_r+0x1204>
  4040aa:	2b46      	cmp	r3, #70	; 0x46
  4040ac:	f000 80df 	beq.w	40426e <_svfprintf_r+0x1052>
  4040b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4040b2:	9a08      	ldr	r2, [sp, #32]
  4040b4:	2b45      	cmp	r3, #69	; 0x45
  4040b6:	bf0c      	ite	eq
  4040b8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  4040ba:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4040bc:	a823      	add	r0, sp, #140	; 0x8c
  4040be:	a920      	add	r1, sp, #128	; 0x80
  4040c0:	bf08      	it	eq
  4040c2:	1c5d      	addeq	r5, r3, #1
  4040c4:	9004      	str	r0, [sp, #16]
  4040c6:	9103      	str	r1, [sp, #12]
  4040c8:	a81f      	add	r0, sp, #124	; 0x7c
  4040ca:	2102      	movs	r1, #2
  4040cc:	463b      	mov	r3, r7
  4040ce:	9002      	str	r0, [sp, #8]
  4040d0:	9501      	str	r5, [sp, #4]
  4040d2:	9100      	str	r1, [sp, #0]
  4040d4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4040d6:	f001 faa3 	bl	405620 <_dtoa_r>
  4040da:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4040dc:	2b67      	cmp	r3, #103	; 0x67
  4040de:	4606      	mov	r6, r0
  4040e0:	f040 81e0 	bne.w	4044a4 <_svfprintf_r+0x1288>
  4040e4:	f01b 0f01 	tst.w	fp, #1
  4040e8:	f000 8246 	beq.w	404578 <_svfprintf_r+0x135c>
  4040ec:	1974      	adds	r4, r6, r5
  4040ee:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4040f0:	9808      	ldr	r0, [sp, #32]
  4040f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4040f4:	4639      	mov	r1, r7
  4040f6:	f004 fe25 	bl	408d44 <__aeabi_dcmpeq>
  4040fa:	2800      	cmp	r0, #0
  4040fc:	f040 8165 	bne.w	4043ca <_svfprintf_r+0x11ae>
  404100:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404102:	42a3      	cmp	r3, r4
  404104:	d206      	bcs.n	404114 <_svfprintf_r+0xef8>
  404106:	2130      	movs	r1, #48	; 0x30
  404108:	1c5a      	adds	r2, r3, #1
  40410a:	9223      	str	r2, [sp, #140]	; 0x8c
  40410c:	7019      	strb	r1, [r3, #0]
  40410e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404110:	429c      	cmp	r4, r3
  404112:	d8f9      	bhi.n	404108 <_svfprintf_r+0xeec>
  404114:	1b9b      	subs	r3, r3, r6
  404116:	9313      	str	r3, [sp, #76]	; 0x4c
  404118:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40411a:	2b47      	cmp	r3, #71	; 0x47
  40411c:	f000 80e9 	beq.w	4042f2 <_svfprintf_r+0x10d6>
  404120:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404122:	2b65      	cmp	r3, #101	; 0x65
  404124:	f340 81cd 	ble.w	4044c2 <_svfprintf_r+0x12a6>
  404128:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40412a:	2b66      	cmp	r3, #102	; 0x66
  40412c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40412e:	9312      	str	r3, [sp, #72]	; 0x48
  404130:	f000 819e 	beq.w	404470 <_svfprintf_r+0x1254>
  404134:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404136:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404138:	4619      	mov	r1, r3
  40413a:	4291      	cmp	r1, r2
  40413c:	f300 818a 	bgt.w	404454 <_svfprintf_r+0x1238>
  404140:	f01b 0f01 	tst.w	fp, #1
  404144:	f040 8213 	bne.w	40456e <_svfprintf_r+0x1352>
  404148:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40414c:	9308      	str	r3, [sp, #32]
  40414e:	2367      	movs	r3, #103	; 0x67
  404150:	920e      	str	r2, [sp, #56]	; 0x38
  404152:	9311      	str	r3, [sp, #68]	; 0x44
  404154:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404156:	2b00      	cmp	r3, #0
  404158:	f040 80c4 	bne.w	4042e4 <_svfprintf_r+0x10c8>
  40415c:	930a      	str	r3, [sp, #40]	; 0x28
  40415e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404162:	f7ff b973 	b.w	40344c <_svfprintf_r+0x230>
  404166:	4635      	mov	r5, r6
  404168:	460c      	mov	r4, r1
  40416a:	4646      	mov	r6, r8
  40416c:	4690      	mov	r8, r2
  40416e:	3301      	adds	r3, #1
  404170:	443c      	add	r4, r7
  404172:	2b07      	cmp	r3, #7
  404174:	9427      	str	r4, [sp, #156]	; 0x9c
  404176:	9326      	str	r3, [sp, #152]	; 0x98
  404178:	e888 00a0 	stmia.w	r8, {r5, r7}
  40417c:	f73f aed1 	bgt.w	403f22 <_svfprintf_r+0xd06>
  404180:	f108 0808 	add.w	r8, r8, #8
  404184:	e6d7      	b.n	403f36 <_svfprintf_r+0xd1a>
  404186:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404188:	6813      	ldr	r3, [r2, #0]
  40418a:	3204      	adds	r2, #4
  40418c:	920f      	str	r2, [sp, #60]	; 0x3c
  40418e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404190:	601a      	str	r2, [r3, #0]
  404192:	f7ff b86a 	b.w	40326a <_svfprintf_r+0x4e>
  404196:	aa25      	add	r2, sp, #148	; 0x94
  404198:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40419a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40419c:	f003 ff36 	bl	40800c <__ssprint_r>
  4041a0:	2800      	cmp	r0, #0
  4041a2:	f47f a90d 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  4041a6:	46c8      	mov	r8, r9
  4041a8:	e48d      	b.n	403ac6 <_svfprintf_r+0x8aa>
  4041aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4041ac:	4a27      	ldr	r2, [pc, #156]	; (40424c <_svfprintf_r+0x1030>)
  4041ae:	f8c8 2000 	str.w	r2, [r8]
  4041b2:	3301      	adds	r3, #1
  4041b4:	3401      	adds	r4, #1
  4041b6:	2201      	movs	r2, #1
  4041b8:	2b07      	cmp	r3, #7
  4041ba:	9427      	str	r4, [sp, #156]	; 0x9c
  4041bc:	9326      	str	r3, [sp, #152]	; 0x98
  4041be:	f8c8 2004 	str.w	r2, [r8, #4]
  4041c2:	dc72      	bgt.n	4042aa <_svfprintf_r+0x108e>
  4041c4:	f108 0808 	add.w	r8, r8, #8
  4041c8:	b929      	cbnz	r1, 4041d6 <_svfprintf_r+0xfba>
  4041ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4041cc:	b91b      	cbnz	r3, 4041d6 <_svfprintf_r+0xfba>
  4041ce:	9b07      	ldr	r3, [sp, #28]
  4041d0:	07d8      	lsls	r0, r3, #31
  4041d2:	f57f aa03 	bpl.w	4035dc <_svfprintf_r+0x3c0>
  4041d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4041d8:	9819      	ldr	r0, [sp, #100]	; 0x64
  4041da:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4041dc:	f8c8 2000 	str.w	r2, [r8]
  4041e0:	3301      	adds	r3, #1
  4041e2:	4602      	mov	r2, r0
  4041e4:	4422      	add	r2, r4
  4041e6:	2b07      	cmp	r3, #7
  4041e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4041ea:	f8c8 0004 	str.w	r0, [r8, #4]
  4041ee:	9326      	str	r3, [sp, #152]	; 0x98
  4041f0:	f300 818d 	bgt.w	40450e <_svfprintf_r+0x12f2>
  4041f4:	f108 0808 	add.w	r8, r8, #8
  4041f8:	2900      	cmp	r1, #0
  4041fa:	f2c0 8165 	blt.w	4044c8 <_svfprintf_r+0x12ac>
  4041fe:	9913      	ldr	r1, [sp, #76]	; 0x4c
  404200:	f8c8 6000 	str.w	r6, [r8]
  404204:	3301      	adds	r3, #1
  404206:	188c      	adds	r4, r1, r2
  404208:	2b07      	cmp	r3, #7
  40420a:	9427      	str	r4, [sp, #156]	; 0x9c
  40420c:	9326      	str	r3, [sp, #152]	; 0x98
  40420e:	f8c8 1004 	str.w	r1, [r8, #4]
  404212:	f77f a9e1 	ble.w	4035d8 <_svfprintf_r+0x3bc>
  404216:	e52c      	b.n	403c72 <_svfprintf_r+0xa56>
  404218:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40421a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40421c:	6813      	ldr	r3, [r2, #0]
  40421e:	17cd      	asrs	r5, r1, #31
  404220:	4608      	mov	r0, r1
  404222:	3204      	adds	r2, #4
  404224:	4629      	mov	r1, r5
  404226:	920f      	str	r2, [sp, #60]	; 0x3c
  404228:	e9c3 0100 	strd	r0, r1, [r3]
  40422c:	f7ff b81d 	b.w	40326a <_svfprintf_r+0x4e>
  404230:	aa25      	add	r2, sp, #148	; 0x94
  404232:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404234:	980c      	ldr	r0, [sp, #48]	; 0x30
  404236:	f003 fee9 	bl	40800c <__ssprint_r>
  40423a:	2800      	cmp	r0, #0
  40423c:	f47f a8c0 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  404240:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404242:	46c8      	mov	r8, r9
  404244:	e458      	b.n	403af8 <_svfprintf_r+0x8dc>
  404246:	bf00      	nop
  404248:	004092b8 	.word	0x004092b8
  40424c:	004092a4 	.word	0x004092a4
  404250:	2140      	movs	r1, #64	; 0x40
  404252:	980c      	ldr	r0, [sp, #48]	; 0x30
  404254:	f002 fe58 	bl	406f08 <_malloc_r>
  404258:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40425a:	6010      	str	r0, [r2, #0]
  40425c:	6110      	str	r0, [r2, #16]
  40425e:	2800      	cmp	r0, #0
  404260:	f000 81f2 	beq.w	404648 <_svfprintf_r+0x142c>
  404264:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404266:	2340      	movs	r3, #64	; 0x40
  404268:	6153      	str	r3, [r2, #20]
  40426a:	f7fe bfee 	b.w	40324a <_svfprintf_r+0x2e>
  40426e:	a823      	add	r0, sp, #140	; 0x8c
  404270:	a920      	add	r1, sp, #128	; 0x80
  404272:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404274:	9004      	str	r0, [sp, #16]
  404276:	9103      	str	r1, [sp, #12]
  404278:	a81f      	add	r0, sp, #124	; 0x7c
  40427a:	2103      	movs	r1, #3
  40427c:	9002      	str	r0, [sp, #8]
  40427e:	9a08      	ldr	r2, [sp, #32]
  404280:	9401      	str	r4, [sp, #4]
  404282:	463b      	mov	r3, r7
  404284:	9100      	str	r1, [sp, #0]
  404286:	980c      	ldr	r0, [sp, #48]	; 0x30
  404288:	f001 f9ca 	bl	405620 <_dtoa_r>
  40428c:	4625      	mov	r5, r4
  40428e:	4606      	mov	r6, r0
  404290:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404292:	2b46      	cmp	r3, #70	; 0x46
  404294:	eb06 0405 	add.w	r4, r6, r5
  404298:	f47f af29 	bne.w	4040ee <_svfprintf_r+0xed2>
  40429c:	7833      	ldrb	r3, [r6, #0]
  40429e:	2b30      	cmp	r3, #48	; 0x30
  4042a0:	f000 8178 	beq.w	404594 <_svfprintf_r+0x1378>
  4042a4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4042a6:	442c      	add	r4, r5
  4042a8:	e721      	b.n	4040ee <_svfprintf_r+0xed2>
  4042aa:	aa25      	add	r2, sp, #148	; 0x94
  4042ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4042ae:	980c      	ldr	r0, [sp, #48]	; 0x30
  4042b0:	f003 feac 	bl	40800c <__ssprint_r>
  4042b4:	2800      	cmp	r0, #0
  4042b6:	f47f a883 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  4042ba:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4042bc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4042be:	46c8      	mov	r8, r9
  4042c0:	e782      	b.n	4041c8 <_svfprintf_r+0xfac>
  4042c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4042c4:	2b00      	cmp	r3, #0
  4042c6:	bf08      	it	eq
  4042c8:	2301      	moveq	r3, #1
  4042ca:	930a      	str	r3, [sp, #40]	; 0x28
  4042cc:	e6db      	b.n	404086 <_svfprintf_r+0xe6a>
  4042ce:	4630      	mov	r0, r6
  4042d0:	940a      	str	r4, [sp, #40]	; 0x28
  4042d2:	f7fe ff35 	bl	403140 <strlen>
  4042d6:	950f      	str	r5, [sp, #60]	; 0x3c
  4042d8:	900e      	str	r0, [sp, #56]	; 0x38
  4042da:	f8cd b01c 	str.w	fp, [sp, #28]
  4042de:	4603      	mov	r3, r0
  4042e0:	f7ff b9f9 	b.w	4036d6 <_svfprintf_r+0x4ba>
  4042e4:	272d      	movs	r7, #45	; 0x2d
  4042e6:	2300      	movs	r3, #0
  4042e8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4042ec:	930a      	str	r3, [sp, #40]	; 0x28
  4042ee:	f7ff b8ae 	b.w	40344e <_svfprintf_r+0x232>
  4042f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4042f4:	9312      	str	r3, [sp, #72]	; 0x48
  4042f6:	461a      	mov	r2, r3
  4042f8:	3303      	adds	r3, #3
  4042fa:	db04      	blt.n	404306 <_svfprintf_r+0x10ea>
  4042fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4042fe:	4619      	mov	r1, r3
  404300:	4291      	cmp	r1, r2
  404302:	f6bf af17 	bge.w	404134 <_svfprintf_r+0xf18>
  404306:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404308:	3b02      	subs	r3, #2
  40430a:	9311      	str	r3, [sp, #68]	; 0x44
  40430c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  404310:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  404314:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404316:	3b01      	subs	r3, #1
  404318:	2b00      	cmp	r3, #0
  40431a:	931f      	str	r3, [sp, #124]	; 0x7c
  40431c:	bfbd      	ittte	lt
  40431e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  404320:	f1c3 0301 	rsblt	r3, r3, #1
  404324:	222d      	movlt	r2, #45	; 0x2d
  404326:	222b      	movge	r2, #43	; 0x2b
  404328:	2b09      	cmp	r3, #9
  40432a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40432e:	f340 8116 	ble.w	40455e <_svfprintf_r+0x1342>
  404332:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  404336:	4620      	mov	r0, r4
  404338:	4dab      	ldr	r5, [pc, #684]	; (4045e8 <_svfprintf_r+0x13cc>)
  40433a:	e000      	b.n	40433e <_svfprintf_r+0x1122>
  40433c:	4610      	mov	r0, r2
  40433e:	fb85 1203 	smull	r1, r2, r5, r3
  404342:	17d9      	asrs	r1, r3, #31
  404344:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  404348:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40434c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  404350:	3230      	adds	r2, #48	; 0x30
  404352:	2909      	cmp	r1, #9
  404354:	f800 2c01 	strb.w	r2, [r0, #-1]
  404358:	460b      	mov	r3, r1
  40435a:	f100 32ff 	add.w	r2, r0, #4294967295
  40435e:	dced      	bgt.n	40433c <_svfprintf_r+0x1120>
  404360:	3330      	adds	r3, #48	; 0x30
  404362:	3802      	subs	r0, #2
  404364:	b2d9      	uxtb	r1, r3
  404366:	4284      	cmp	r4, r0
  404368:	f802 1c01 	strb.w	r1, [r2, #-1]
  40436c:	f240 8165 	bls.w	40463a <_svfprintf_r+0x141e>
  404370:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  404374:	4613      	mov	r3, r2
  404376:	e001      	b.n	40437c <_svfprintf_r+0x1160>
  404378:	f813 1b01 	ldrb.w	r1, [r3], #1
  40437c:	f800 1b01 	strb.w	r1, [r0], #1
  404380:	42a3      	cmp	r3, r4
  404382:	d1f9      	bne.n	404378 <_svfprintf_r+0x115c>
  404384:	3301      	adds	r3, #1
  404386:	1a9b      	subs	r3, r3, r2
  404388:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  40438c:	4413      	add	r3, r2
  40438e:	aa21      	add	r2, sp, #132	; 0x84
  404390:	1a9b      	subs	r3, r3, r2
  404392:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404394:	931b      	str	r3, [sp, #108]	; 0x6c
  404396:	2a01      	cmp	r2, #1
  404398:	4413      	add	r3, r2
  40439a:	930e      	str	r3, [sp, #56]	; 0x38
  40439c:	f340 8119 	ble.w	4045d2 <_svfprintf_r+0x13b6>
  4043a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4043a2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4043a4:	4413      	add	r3, r2
  4043a6:	930e      	str	r3, [sp, #56]	; 0x38
  4043a8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4043ac:	9308      	str	r3, [sp, #32]
  4043ae:	2300      	movs	r3, #0
  4043b0:	9312      	str	r3, [sp, #72]	; 0x48
  4043b2:	e6cf      	b.n	404154 <_svfprintf_r+0xf38>
  4043b4:	aa25      	add	r2, sp, #148	; 0x94
  4043b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4043b8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4043ba:	f003 fe27 	bl	40800c <__ssprint_r>
  4043be:	2800      	cmp	r0, #0
  4043c0:	f47e affe 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  4043c4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4043c6:	46c8      	mov	r8, r9
  4043c8:	e4d7      	b.n	403d7a <_svfprintf_r+0xb5e>
  4043ca:	4623      	mov	r3, r4
  4043cc:	e6a2      	b.n	404114 <_svfprintf_r+0xef8>
  4043ce:	aa25      	add	r2, sp, #148	; 0x94
  4043d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4043d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4043d4:	f003 fe1a 	bl	40800c <__ssprint_r>
  4043d8:	2800      	cmp	r0, #0
  4043da:	f47e aff1 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  4043de:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4043e0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4043e2:	46c8      	mov	r8, r9
  4043e4:	e5ae      	b.n	403f44 <_svfprintf_r+0xd28>
  4043e6:	aa25      	add	r2, sp, #148	; 0x94
  4043e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4043ea:	980c      	ldr	r0, [sp, #48]	; 0x30
  4043ec:	f003 fe0e 	bl	40800c <__ssprint_r>
  4043f0:	2800      	cmp	r0, #0
  4043f2:	f47e afe5 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  4043f6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4043f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4043fa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4043fc:	1a9a      	subs	r2, r3, r2
  4043fe:	46c8      	mov	r8, r9
  404400:	e5b8      	b.n	403f74 <_svfprintf_r+0xd58>
  404402:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404404:	9612      	str	r6, [sp, #72]	; 0x48
  404406:	2b06      	cmp	r3, #6
  404408:	bf28      	it	cs
  40440a:	2306      	movcs	r3, #6
  40440c:	960a      	str	r6, [sp, #40]	; 0x28
  40440e:	4637      	mov	r7, r6
  404410:	9308      	str	r3, [sp, #32]
  404412:	950f      	str	r5, [sp, #60]	; 0x3c
  404414:	f8cd b01c 	str.w	fp, [sp, #28]
  404418:	930e      	str	r3, [sp, #56]	; 0x38
  40441a:	4e74      	ldr	r6, [pc, #464]	; (4045ec <_svfprintf_r+0x13d0>)
  40441c:	f7ff b816 	b.w	40344c <_svfprintf_r+0x230>
  404420:	a823      	add	r0, sp, #140	; 0x8c
  404422:	a920      	add	r1, sp, #128	; 0x80
  404424:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404426:	9004      	str	r0, [sp, #16]
  404428:	9103      	str	r1, [sp, #12]
  40442a:	a81f      	add	r0, sp, #124	; 0x7c
  40442c:	2103      	movs	r1, #3
  40442e:	9002      	str	r0, [sp, #8]
  404430:	9a08      	ldr	r2, [sp, #32]
  404432:	9501      	str	r5, [sp, #4]
  404434:	463b      	mov	r3, r7
  404436:	9100      	str	r1, [sp, #0]
  404438:	980c      	ldr	r0, [sp, #48]	; 0x30
  40443a:	f001 f8f1 	bl	405620 <_dtoa_r>
  40443e:	4606      	mov	r6, r0
  404440:	1944      	adds	r4, r0, r5
  404442:	e72b      	b.n	40429c <_svfprintf_r+0x1080>
  404444:	2306      	movs	r3, #6
  404446:	930a      	str	r3, [sp, #40]	; 0x28
  404448:	e61d      	b.n	404086 <_svfprintf_r+0xe6a>
  40444a:	272d      	movs	r7, #45	; 0x2d
  40444c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404450:	f7ff bacd 	b.w	4039ee <_svfprintf_r+0x7d2>
  404454:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404456:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404458:	4413      	add	r3, r2
  40445a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40445c:	930e      	str	r3, [sp, #56]	; 0x38
  40445e:	2a00      	cmp	r2, #0
  404460:	f340 80b0 	ble.w	4045c4 <_svfprintf_r+0x13a8>
  404464:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404468:	9308      	str	r3, [sp, #32]
  40446a:	2367      	movs	r3, #103	; 0x67
  40446c:	9311      	str	r3, [sp, #68]	; 0x44
  40446e:	e671      	b.n	404154 <_svfprintf_r+0xf38>
  404470:	2b00      	cmp	r3, #0
  404472:	f340 80c3 	ble.w	4045fc <_svfprintf_r+0x13e0>
  404476:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404478:	2a00      	cmp	r2, #0
  40447a:	f040 8099 	bne.w	4045b0 <_svfprintf_r+0x1394>
  40447e:	f01b 0f01 	tst.w	fp, #1
  404482:	f040 8095 	bne.w	4045b0 <_svfprintf_r+0x1394>
  404486:	9308      	str	r3, [sp, #32]
  404488:	930e      	str	r3, [sp, #56]	; 0x38
  40448a:	e663      	b.n	404154 <_svfprintf_r+0xf38>
  40448c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40448e:	9308      	str	r3, [sp, #32]
  404490:	930e      	str	r3, [sp, #56]	; 0x38
  404492:	900a      	str	r0, [sp, #40]	; 0x28
  404494:	950f      	str	r5, [sp, #60]	; 0x3c
  404496:	f8cd b01c 	str.w	fp, [sp, #28]
  40449a:	9012      	str	r0, [sp, #72]	; 0x48
  40449c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4044a0:	f7fe bfd4 	b.w	40344c <_svfprintf_r+0x230>
  4044a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4044a6:	2b47      	cmp	r3, #71	; 0x47
  4044a8:	f47f ae20 	bne.w	4040ec <_svfprintf_r+0xed0>
  4044ac:	f01b 0f01 	tst.w	fp, #1
  4044b0:	f47f aeee 	bne.w	404290 <_svfprintf_r+0x1074>
  4044b4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4044b6:	1b9b      	subs	r3, r3, r6
  4044b8:	9313      	str	r3, [sp, #76]	; 0x4c
  4044ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4044bc:	2b47      	cmp	r3, #71	; 0x47
  4044be:	f43f af18 	beq.w	4042f2 <_svfprintf_r+0x10d6>
  4044c2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4044c4:	9312      	str	r3, [sp, #72]	; 0x48
  4044c6:	e721      	b.n	40430c <_svfprintf_r+0x10f0>
  4044c8:	424f      	negs	r7, r1
  4044ca:	3110      	adds	r1, #16
  4044cc:	4d48      	ldr	r5, [pc, #288]	; (4045f0 <_svfprintf_r+0x13d4>)
  4044ce:	da2f      	bge.n	404530 <_svfprintf_r+0x1314>
  4044d0:	2410      	movs	r4, #16
  4044d2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4044d6:	e004      	b.n	4044e2 <_svfprintf_r+0x12c6>
  4044d8:	f108 0808 	add.w	r8, r8, #8
  4044dc:	3f10      	subs	r7, #16
  4044de:	2f10      	cmp	r7, #16
  4044e0:	dd26      	ble.n	404530 <_svfprintf_r+0x1314>
  4044e2:	3301      	adds	r3, #1
  4044e4:	3210      	adds	r2, #16
  4044e6:	2b07      	cmp	r3, #7
  4044e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4044ea:	9326      	str	r3, [sp, #152]	; 0x98
  4044ec:	f8c8 5000 	str.w	r5, [r8]
  4044f0:	f8c8 4004 	str.w	r4, [r8, #4]
  4044f4:	ddf0      	ble.n	4044d8 <_svfprintf_r+0x12bc>
  4044f6:	aa25      	add	r2, sp, #148	; 0x94
  4044f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4044fa:	4658      	mov	r0, fp
  4044fc:	f003 fd86 	bl	40800c <__ssprint_r>
  404500:	2800      	cmp	r0, #0
  404502:	f47e af5d 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  404506:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404508:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40450a:	46c8      	mov	r8, r9
  40450c:	e7e6      	b.n	4044dc <_svfprintf_r+0x12c0>
  40450e:	aa25      	add	r2, sp, #148	; 0x94
  404510:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404512:	980c      	ldr	r0, [sp, #48]	; 0x30
  404514:	f003 fd7a 	bl	40800c <__ssprint_r>
  404518:	2800      	cmp	r0, #0
  40451a:	f47e af51 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  40451e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404520:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404522:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404524:	46c8      	mov	r8, r9
  404526:	e667      	b.n	4041f8 <_svfprintf_r+0xfdc>
  404528:	2000      	movs	r0, #0
  40452a:	900a      	str	r0, [sp, #40]	; 0x28
  40452c:	f7fe bed0 	b.w	4032d0 <_svfprintf_r+0xb4>
  404530:	3301      	adds	r3, #1
  404532:	443a      	add	r2, r7
  404534:	2b07      	cmp	r3, #7
  404536:	e888 00a0 	stmia.w	r8, {r5, r7}
  40453a:	9227      	str	r2, [sp, #156]	; 0x9c
  40453c:	9326      	str	r3, [sp, #152]	; 0x98
  40453e:	f108 0808 	add.w	r8, r8, #8
  404542:	f77f ae5c 	ble.w	4041fe <_svfprintf_r+0xfe2>
  404546:	aa25      	add	r2, sp, #148	; 0x94
  404548:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40454a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40454c:	f003 fd5e 	bl	40800c <__ssprint_r>
  404550:	2800      	cmp	r0, #0
  404552:	f47e af35 	bne.w	4033c0 <_svfprintf_r+0x1a4>
  404556:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404558:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40455a:	46c8      	mov	r8, r9
  40455c:	e64f      	b.n	4041fe <_svfprintf_r+0xfe2>
  40455e:	3330      	adds	r3, #48	; 0x30
  404560:	2230      	movs	r2, #48	; 0x30
  404562:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  404566:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40456a:	ab22      	add	r3, sp, #136	; 0x88
  40456c:	e70f      	b.n	40438e <_svfprintf_r+0x1172>
  40456e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404570:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404572:	4413      	add	r3, r2
  404574:	930e      	str	r3, [sp, #56]	; 0x38
  404576:	e775      	b.n	404464 <_svfprintf_r+0x1248>
  404578:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40457a:	e5cb      	b.n	404114 <_svfprintf_r+0xef8>
  40457c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40457e:	4e1d      	ldr	r6, [pc, #116]	; (4045f4 <_svfprintf_r+0x13d8>)
  404580:	2b00      	cmp	r3, #0
  404582:	bfb6      	itet	lt
  404584:	272d      	movlt	r7, #45	; 0x2d
  404586:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40458a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40458e:	4b1a      	ldr	r3, [pc, #104]	; (4045f8 <_svfprintf_r+0x13dc>)
  404590:	f7ff ba2f 	b.w	4039f2 <_svfprintf_r+0x7d6>
  404594:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404596:	9808      	ldr	r0, [sp, #32]
  404598:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40459a:	4639      	mov	r1, r7
  40459c:	f004 fbd2 	bl	408d44 <__aeabi_dcmpeq>
  4045a0:	2800      	cmp	r0, #0
  4045a2:	f47f ae7f 	bne.w	4042a4 <_svfprintf_r+0x1088>
  4045a6:	f1c5 0501 	rsb	r5, r5, #1
  4045aa:	951f      	str	r5, [sp, #124]	; 0x7c
  4045ac:	442c      	add	r4, r5
  4045ae:	e59e      	b.n	4040ee <_svfprintf_r+0xed2>
  4045b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4045b2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4045b4:	4413      	add	r3, r2
  4045b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4045b8:	441a      	add	r2, r3
  4045ba:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4045be:	920e      	str	r2, [sp, #56]	; 0x38
  4045c0:	9308      	str	r3, [sp, #32]
  4045c2:	e5c7      	b.n	404154 <_svfprintf_r+0xf38>
  4045c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4045c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4045c8:	f1c3 0301 	rsb	r3, r3, #1
  4045cc:	441a      	add	r2, r3
  4045ce:	4613      	mov	r3, r2
  4045d0:	e7d0      	b.n	404574 <_svfprintf_r+0x1358>
  4045d2:	f01b 0301 	ands.w	r3, fp, #1
  4045d6:	9312      	str	r3, [sp, #72]	; 0x48
  4045d8:	f47f aee2 	bne.w	4043a0 <_svfprintf_r+0x1184>
  4045dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4045de:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4045e2:	9308      	str	r3, [sp, #32]
  4045e4:	e5b6      	b.n	404154 <_svfprintf_r+0xf38>
  4045e6:	bf00      	nop
  4045e8:	66666667 	.word	0x66666667
  4045ec:	0040929c 	.word	0x0040929c
  4045f0:	004092b8 	.word	0x004092b8
  4045f4:	00409270 	.word	0x00409270
  4045f8:	0040926c 	.word	0x0040926c
  4045fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4045fe:	b913      	cbnz	r3, 404606 <_svfprintf_r+0x13ea>
  404600:	f01b 0f01 	tst.w	fp, #1
  404604:	d002      	beq.n	40460c <_svfprintf_r+0x13f0>
  404606:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404608:	3301      	adds	r3, #1
  40460a:	e7d4      	b.n	4045b6 <_svfprintf_r+0x139a>
  40460c:	2301      	movs	r3, #1
  40460e:	e73a      	b.n	404486 <_svfprintf_r+0x126a>
  404610:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404612:	f89a 3001 	ldrb.w	r3, [sl, #1]
  404616:	6828      	ldr	r0, [r5, #0]
  404618:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40461c:	900a      	str	r0, [sp, #40]	; 0x28
  40461e:	4628      	mov	r0, r5
  404620:	3004      	adds	r0, #4
  404622:	46a2      	mov	sl, r4
  404624:	900f      	str	r0, [sp, #60]	; 0x3c
  404626:	f7fe be51 	b.w	4032cc <_svfprintf_r+0xb0>
  40462a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40462e:	f7ff b867 	b.w	403700 <_svfprintf_r+0x4e4>
  404632:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404636:	f7ff ba15 	b.w	403a64 <_svfprintf_r+0x848>
  40463a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40463e:	e6a6      	b.n	40438e <_svfprintf_r+0x1172>
  404640:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404644:	f7ff b8eb 	b.w	40381e <_svfprintf_r+0x602>
  404648:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40464a:	230c      	movs	r3, #12
  40464c:	6013      	str	r3, [r2, #0]
  40464e:	f04f 33ff 	mov.w	r3, #4294967295
  404652:	9309      	str	r3, [sp, #36]	; 0x24
  404654:	f7fe bebd 	b.w	4033d2 <_svfprintf_r+0x1b6>
  404658:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40465c:	f7ff b99a 	b.w	403994 <_svfprintf_r+0x778>
  404660:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404664:	f7ff b976 	b.w	403954 <_svfprintf_r+0x738>
  404668:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40466c:	f7ff b959 	b.w	403922 <_svfprintf_r+0x706>
  404670:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404674:	f7ff b912 	b.w	40389c <_svfprintf_r+0x680>

00404678 <__sprint_r.part.0>:
  404678:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40467c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40467e:	049c      	lsls	r4, r3, #18
  404680:	4693      	mov	fp, r2
  404682:	d52f      	bpl.n	4046e4 <__sprint_r.part.0+0x6c>
  404684:	6893      	ldr	r3, [r2, #8]
  404686:	6812      	ldr	r2, [r2, #0]
  404688:	b353      	cbz	r3, 4046e0 <__sprint_r.part.0+0x68>
  40468a:	460e      	mov	r6, r1
  40468c:	4607      	mov	r7, r0
  40468e:	f102 0908 	add.w	r9, r2, #8
  404692:	e919 0420 	ldmdb	r9, {r5, sl}
  404696:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40469a:	d017      	beq.n	4046cc <__sprint_r.part.0+0x54>
  40469c:	3d04      	subs	r5, #4
  40469e:	2400      	movs	r4, #0
  4046a0:	e001      	b.n	4046a6 <__sprint_r.part.0+0x2e>
  4046a2:	45a0      	cmp	r8, r4
  4046a4:	d010      	beq.n	4046c8 <__sprint_r.part.0+0x50>
  4046a6:	4632      	mov	r2, r6
  4046a8:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4046ac:	4638      	mov	r0, r7
  4046ae:	f002 f87b 	bl	4067a8 <_fputwc_r>
  4046b2:	1c43      	adds	r3, r0, #1
  4046b4:	f104 0401 	add.w	r4, r4, #1
  4046b8:	d1f3      	bne.n	4046a2 <__sprint_r.part.0+0x2a>
  4046ba:	2300      	movs	r3, #0
  4046bc:	f8cb 3008 	str.w	r3, [fp, #8]
  4046c0:	f8cb 3004 	str.w	r3, [fp, #4]
  4046c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4046c8:	f8db 3008 	ldr.w	r3, [fp, #8]
  4046cc:	f02a 0a03 	bic.w	sl, sl, #3
  4046d0:	eba3 030a 	sub.w	r3, r3, sl
  4046d4:	f8cb 3008 	str.w	r3, [fp, #8]
  4046d8:	f109 0908 	add.w	r9, r9, #8
  4046dc:	2b00      	cmp	r3, #0
  4046de:	d1d8      	bne.n	404692 <__sprint_r.part.0+0x1a>
  4046e0:	2000      	movs	r0, #0
  4046e2:	e7ea      	b.n	4046ba <__sprint_r.part.0+0x42>
  4046e4:	f002 f9ca 	bl	406a7c <__sfvwrite_r>
  4046e8:	2300      	movs	r3, #0
  4046ea:	f8cb 3008 	str.w	r3, [fp, #8]
  4046ee:	f8cb 3004 	str.w	r3, [fp, #4]
  4046f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4046f6:	bf00      	nop

004046f8 <_vfiprintf_r>:
  4046f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4046fc:	b0ad      	sub	sp, #180	; 0xb4
  4046fe:	461d      	mov	r5, r3
  404700:	468b      	mov	fp, r1
  404702:	4690      	mov	r8, r2
  404704:	9307      	str	r3, [sp, #28]
  404706:	9006      	str	r0, [sp, #24]
  404708:	b118      	cbz	r0, 404712 <_vfiprintf_r+0x1a>
  40470a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40470c:	2b00      	cmp	r3, #0
  40470e:	f000 80f3 	beq.w	4048f8 <_vfiprintf_r+0x200>
  404712:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404716:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40471a:	07df      	lsls	r7, r3, #31
  40471c:	b281      	uxth	r1, r0
  40471e:	d402      	bmi.n	404726 <_vfiprintf_r+0x2e>
  404720:	058e      	lsls	r6, r1, #22
  404722:	f140 80fc 	bpl.w	40491e <_vfiprintf_r+0x226>
  404726:	048c      	lsls	r4, r1, #18
  404728:	d40a      	bmi.n	404740 <_vfiprintf_r+0x48>
  40472a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40472e:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  404732:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  404736:	f8ab 100c 	strh.w	r1, [fp, #12]
  40473a:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  40473e:	b289      	uxth	r1, r1
  404740:	0708      	lsls	r0, r1, #28
  404742:	f140 80b3 	bpl.w	4048ac <_vfiprintf_r+0x1b4>
  404746:	f8db 3010 	ldr.w	r3, [fp, #16]
  40474a:	2b00      	cmp	r3, #0
  40474c:	f000 80ae 	beq.w	4048ac <_vfiprintf_r+0x1b4>
  404750:	f001 031a 	and.w	r3, r1, #26
  404754:	2b0a      	cmp	r3, #10
  404756:	f000 80b5 	beq.w	4048c4 <_vfiprintf_r+0x1cc>
  40475a:	2300      	movs	r3, #0
  40475c:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  404760:	930b      	str	r3, [sp, #44]	; 0x2c
  404762:	9311      	str	r3, [sp, #68]	; 0x44
  404764:	9310      	str	r3, [sp, #64]	; 0x40
  404766:	9303      	str	r3, [sp, #12]
  404768:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  40476c:	46ca      	mov	sl, r9
  40476e:	f8cd b010 	str.w	fp, [sp, #16]
  404772:	f898 3000 	ldrb.w	r3, [r8]
  404776:	4644      	mov	r4, r8
  404778:	b1fb      	cbz	r3, 4047ba <_vfiprintf_r+0xc2>
  40477a:	2b25      	cmp	r3, #37	; 0x25
  40477c:	d102      	bne.n	404784 <_vfiprintf_r+0x8c>
  40477e:	e01c      	b.n	4047ba <_vfiprintf_r+0xc2>
  404780:	2b25      	cmp	r3, #37	; 0x25
  404782:	d003      	beq.n	40478c <_vfiprintf_r+0x94>
  404784:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  404788:	2b00      	cmp	r3, #0
  40478a:	d1f9      	bne.n	404780 <_vfiprintf_r+0x88>
  40478c:	eba4 0508 	sub.w	r5, r4, r8
  404790:	b19d      	cbz	r5, 4047ba <_vfiprintf_r+0xc2>
  404792:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404794:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404796:	f8ca 8000 	str.w	r8, [sl]
  40479a:	3301      	adds	r3, #1
  40479c:	442a      	add	r2, r5
  40479e:	2b07      	cmp	r3, #7
  4047a0:	f8ca 5004 	str.w	r5, [sl, #4]
  4047a4:	9211      	str	r2, [sp, #68]	; 0x44
  4047a6:	9310      	str	r3, [sp, #64]	; 0x40
  4047a8:	dd7a      	ble.n	4048a0 <_vfiprintf_r+0x1a8>
  4047aa:	2a00      	cmp	r2, #0
  4047ac:	f040 84b0 	bne.w	405110 <_vfiprintf_r+0xa18>
  4047b0:	9b03      	ldr	r3, [sp, #12]
  4047b2:	9210      	str	r2, [sp, #64]	; 0x40
  4047b4:	442b      	add	r3, r5
  4047b6:	46ca      	mov	sl, r9
  4047b8:	9303      	str	r3, [sp, #12]
  4047ba:	7823      	ldrb	r3, [r4, #0]
  4047bc:	2b00      	cmp	r3, #0
  4047be:	f000 83e0 	beq.w	404f82 <_vfiprintf_r+0x88a>
  4047c2:	2000      	movs	r0, #0
  4047c4:	f04f 0300 	mov.w	r3, #0
  4047c8:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4047cc:	f104 0801 	add.w	r8, r4, #1
  4047d0:	7862      	ldrb	r2, [r4, #1]
  4047d2:	4605      	mov	r5, r0
  4047d4:	4606      	mov	r6, r0
  4047d6:	4603      	mov	r3, r0
  4047d8:	f04f 34ff 	mov.w	r4, #4294967295
  4047dc:	f108 0801 	add.w	r8, r8, #1
  4047e0:	f1a2 0120 	sub.w	r1, r2, #32
  4047e4:	2958      	cmp	r1, #88	; 0x58
  4047e6:	f200 82de 	bhi.w	404da6 <_vfiprintf_r+0x6ae>
  4047ea:	e8df f011 	tbh	[pc, r1, lsl #1]
  4047ee:	0221      	.short	0x0221
  4047f0:	02dc02dc 	.word	0x02dc02dc
  4047f4:	02dc0229 	.word	0x02dc0229
  4047f8:	02dc02dc 	.word	0x02dc02dc
  4047fc:	02dc02dc 	.word	0x02dc02dc
  404800:	028902dc 	.word	0x028902dc
  404804:	02dc0295 	.word	0x02dc0295
  404808:	02bd00a2 	.word	0x02bd00a2
  40480c:	019f02dc 	.word	0x019f02dc
  404810:	01a401a4 	.word	0x01a401a4
  404814:	01a401a4 	.word	0x01a401a4
  404818:	01a401a4 	.word	0x01a401a4
  40481c:	01a401a4 	.word	0x01a401a4
  404820:	02dc01a4 	.word	0x02dc01a4
  404824:	02dc02dc 	.word	0x02dc02dc
  404828:	02dc02dc 	.word	0x02dc02dc
  40482c:	02dc02dc 	.word	0x02dc02dc
  404830:	02dc02dc 	.word	0x02dc02dc
  404834:	01b202dc 	.word	0x01b202dc
  404838:	02dc02dc 	.word	0x02dc02dc
  40483c:	02dc02dc 	.word	0x02dc02dc
  404840:	02dc02dc 	.word	0x02dc02dc
  404844:	02dc02dc 	.word	0x02dc02dc
  404848:	02dc02dc 	.word	0x02dc02dc
  40484c:	02dc0197 	.word	0x02dc0197
  404850:	02dc02dc 	.word	0x02dc02dc
  404854:	02dc02dc 	.word	0x02dc02dc
  404858:	02dc019b 	.word	0x02dc019b
  40485c:	025302dc 	.word	0x025302dc
  404860:	02dc02dc 	.word	0x02dc02dc
  404864:	02dc02dc 	.word	0x02dc02dc
  404868:	02dc02dc 	.word	0x02dc02dc
  40486c:	02dc02dc 	.word	0x02dc02dc
  404870:	02dc02dc 	.word	0x02dc02dc
  404874:	021b025a 	.word	0x021b025a
  404878:	02dc02dc 	.word	0x02dc02dc
  40487c:	026e02dc 	.word	0x026e02dc
  404880:	02dc021b 	.word	0x02dc021b
  404884:	027302dc 	.word	0x027302dc
  404888:	01f502dc 	.word	0x01f502dc
  40488c:	02090182 	.word	0x02090182
  404890:	02dc02d7 	.word	0x02dc02d7
  404894:	02dc029a 	.word	0x02dc029a
  404898:	02dc00a7 	.word	0x02dc00a7
  40489c:	022e02dc 	.word	0x022e02dc
  4048a0:	f10a 0a08 	add.w	sl, sl, #8
  4048a4:	9b03      	ldr	r3, [sp, #12]
  4048a6:	442b      	add	r3, r5
  4048a8:	9303      	str	r3, [sp, #12]
  4048aa:	e786      	b.n	4047ba <_vfiprintf_r+0xc2>
  4048ac:	4659      	mov	r1, fp
  4048ae:	9806      	ldr	r0, [sp, #24]
  4048b0:	f000 fdac 	bl	40540c <__swsetup_r>
  4048b4:	bb18      	cbnz	r0, 4048fe <_vfiprintf_r+0x206>
  4048b6:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  4048ba:	f001 031a 	and.w	r3, r1, #26
  4048be:	2b0a      	cmp	r3, #10
  4048c0:	f47f af4b 	bne.w	40475a <_vfiprintf_r+0x62>
  4048c4:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4048c8:	2b00      	cmp	r3, #0
  4048ca:	f6ff af46 	blt.w	40475a <_vfiprintf_r+0x62>
  4048ce:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4048d2:	07db      	lsls	r3, r3, #31
  4048d4:	d405      	bmi.n	4048e2 <_vfiprintf_r+0x1ea>
  4048d6:	058f      	lsls	r7, r1, #22
  4048d8:	d403      	bmi.n	4048e2 <_vfiprintf_r+0x1ea>
  4048da:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4048de:	f002 fa91 	bl	406e04 <__retarget_lock_release_recursive>
  4048e2:	462b      	mov	r3, r5
  4048e4:	4642      	mov	r2, r8
  4048e6:	4659      	mov	r1, fp
  4048e8:	9806      	ldr	r0, [sp, #24]
  4048ea:	f000 fd4d 	bl	405388 <__sbprintf>
  4048ee:	9003      	str	r0, [sp, #12]
  4048f0:	9803      	ldr	r0, [sp, #12]
  4048f2:	b02d      	add	sp, #180	; 0xb4
  4048f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4048f8:	f001 feb4 	bl	406664 <__sinit>
  4048fc:	e709      	b.n	404712 <_vfiprintf_r+0x1a>
  4048fe:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404902:	07d9      	lsls	r1, r3, #31
  404904:	d404      	bmi.n	404910 <_vfiprintf_r+0x218>
  404906:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40490a:	059a      	lsls	r2, r3, #22
  40490c:	f140 84aa 	bpl.w	405264 <_vfiprintf_r+0xb6c>
  404910:	f04f 33ff 	mov.w	r3, #4294967295
  404914:	9303      	str	r3, [sp, #12]
  404916:	9803      	ldr	r0, [sp, #12]
  404918:	b02d      	add	sp, #180	; 0xb4
  40491a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40491e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404922:	f002 fa6d 	bl	406e00 <__retarget_lock_acquire_recursive>
  404926:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40492a:	b281      	uxth	r1, r0
  40492c:	e6fb      	b.n	404726 <_vfiprintf_r+0x2e>
  40492e:	4276      	negs	r6, r6
  404930:	9207      	str	r2, [sp, #28]
  404932:	f043 0304 	orr.w	r3, r3, #4
  404936:	f898 2000 	ldrb.w	r2, [r8]
  40493a:	e74f      	b.n	4047dc <_vfiprintf_r+0xe4>
  40493c:	9608      	str	r6, [sp, #32]
  40493e:	069e      	lsls	r6, r3, #26
  404940:	f100 8450 	bmi.w	4051e4 <_vfiprintf_r+0xaec>
  404944:	9907      	ldr	r1, [sp, #28]
  404946:	06dd      	lsls	r5, r3, #27
  404948:	460a      	mov	r2, r1
  40494a:	f100 83ef 	bmi.w	40512c <_vfiprintf_r+0xa34>
  40494e:	0658      	lsls	r0, r3, #25
  404950:	f140 83ec 	bpl.w	40512c <_vfiprintf_r+0xa34>
  404954:	880e      	ldrh	r6, [r1, #0]
  404956:	3104      	adds	r1, #4
  404958:	2700      	movs	r7, #0
  40495a:	2201      	movs	r2, #1
  40495c:	9107      	str	r1, [sp, #28]
  40495e:	f04f 0100 	mov.w	r1, #0
  404962:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  404966:	2500      	movs	r5, #0
  404968:	1c61      	adds	r1, r4, #1
  40496a:	f000 8116 	beq.w	404b9a <_vfiprintf_r+0x4a2>
  40496e:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  404972:	9102      	str	r1, [sp, #8]
  404974:	ea56 0107 	orrs.w	r1, r6, r7
  404978:	f040 8114 	bne.w	404ba4 <_vfiprintf_r+0x4ac>
  40497c:	2c00      	cmp	r4, #0
  40497e:	f040 835c 	bne.w	40503a <_vfiprintf_r+0x942>
  404982:	2a00      	cmp	r2, #0
  404984:	f040 83b7 	bne.w	4050f6 <_vfiprintf_r+0x9fe>
  404988:	f013 0301 	ands.w	r3, r3, #1
  40498c:	9305      	str	r3, [sp, #20]
  40498e:	f000 8457 	beq.w	405240 <_vfiprintf_r+0xb48>
  404992:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  404996:	2330      	movs	r3, #48	; 0x30
  404998:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  40499c:	9b05      	ldr	r3, [sp, #20]
  40499e:	42a3      	cmp	r3, r4
  4049a0:	bfb8      	it	lt
  4049a2:	4623      	movlt	r3, r4
  4049a4:	9301      	str	r3, [sp, #4]
  4049a6:	b10d      	cbz	r5, 4049ac <_vfiprintf_r+0x2b4>
  4049a8:	3301      	adds	r3, #1
  4049aa:	9301      	str	r3, [sp, #4]
  4049ac:	9b02      	ldr	r3, [sp, #8]
  4049ae:	f013 0302 	ands.w	r3, r3, #2
  4049b2:	9309      	str	r3, [sp, #36]	; 0x24
  4049b4:	d002      	beq.n	4049bc <_vfiprintf_r+0x2c4>
  4049b6:	9b01      	ldr	r3, [sp, #4]
  4049b8:	3302      	adds	r3, #2
  4049ba:	9301      	str	r3, [sp, #4]
  4049bc:	9b02      	ldr	r3, [sp, #8]
  4049be:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4049c2:	930a      	str	r3, [sp, #40]	; 0x28
  4049c4:	f040 8217 	bne.w	404df6 <_vfiprintf_r+0x6fe>
  4049c8:	9b08      	ldr	r3, [sp, #32]
  4049ca:	9a01      	ldr	r2, [sp, #4]
  4049cc:	1a9d      	subs	r5, r3, r2
  4049ce:	2d00      	cmp	r5, #0
  4049d0:	f340 8211 	ble.w	404df6 <_vfiprintf_r+0x6fe>
  4049d4:	2d10      	cmp	r5, #16
  4049d6:	f340 8490 	ble.w	4052fa <_vfiprintf_r+0xc02>
  4049da:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4049dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4049de:	4ec4      	ldr	r6, [pc, #784]	; (404cf0 <_vfiprintf_r+0x5f8>)
  4049e0:	46d6      	mov	lr, sl
  4049e2:	2710      	movs	r7, #16
  4049e4:	46a2      	mov	sl, r4
  4049e6:	4619      	mov	r1, r3
  4049e8:	9c06      	ldr	r4, [sp, #24]
  4049ea:	e007      	b.n	4049fc <_vfiprintf_r+0x304>
  4049ec:	f101 0c02 	add.w	ip, r1, #2
  4049f0:	f10e 0e08 	add.w	lr, lr, #8
  4049f4:	4601      	mov	r1, r0
  4049f6:	3d10      	subs	r5, #16
  4049f8:	2d10      	cmp	r5, #16
  4049fa:	dd11      	ble.n	404a20 <_vfiprintf_r+0x328>
  4049fc:	1c48      	adds	r0, r1, #1
  4049fe:	3210      	adds	r2, #16
  404a00:	2807      	cmp	r0, #7
  404a02:	9211      	str	r2, [sp, #68]	; 0x44
  404a04:	e88e 00c0 	stmia.w	lr, {r6, r7}
  404a08:	9010      	str	r0, [sp, #64]	; 0x40
  404a0a:	ddef      	ble.n	4049ec <_vfiprintf_r+0x2f4>
  404a0c:	2a00      	cmp	r2, #0
  404a0e:	f040 81e4 	bne.w	404dda <_vfiprintf_r+0x6e2>
  404a12:	3d10      	subs	r5, #16
  404a14:	2d10      	cmp	r5, #16
  404a16:	4611      	mov	r1, r2
  404a18:	f04f 0c01 	mov.w	ip, #1
  404a1c:	46ce      	mov	lr, r9
  404a1e:	dced      	bgt.n	4049fc <_vfiprintf_r+0x304>
  404a20:	4654      	mov	r4, sl
  404a22:	4661      	mov	r1, ip
  404a24:	46f2      	mov	sl, lr
  404a26:	442a      	add	r2, r5
  404a28:	2907      	cmp	r1, #7
  404a2a:	9211      	str	r2, [sp, #68]	; 0x44
  404a2c:	f8ca 6000 	str.w	r6, [sl]
  404a30:	f8ca 5004 	str.w	r5, [sl, #4]
  404a34:	9110      	str	r1, [sp, #64]	; 0x40
  404a36:	f300 82ec 	bgt.w	405012 <_vfiprintf_r+0x91a>
  404a3a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404a3e:	f10a 0a08 	add.w	sl, sl, #8
  404a42:	1c48      	adds	r0, r1, #1
  404a44:	2d00      	cmp	r5, #0
  404a46:	f040 81de 	bne.w	404e06 <_vfiprintf_r+0x70e>
  404a4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404a4c:	2b00      	cmp	r3, #0
  404a4e:	f000 81f8 	beq.w	404e42 <_vfiprintf_r+0x74a>
  404a52:	3202      	adds	r2, #2
  404a54:	a90e      	add	r1, sp, #56	; 0x38
  404a56:	2302      	movs	r3, #2
  404a58:	2807      	cmp	r0, #7
  404a5a:	9211      	str	r2, [sp, #68]	; 0x44
  404a5c:	9010      	str	r0, [sp, #64]	; 0x40
  404a5e:	e88a 000a 	stmia.w	sl, {r1, r3}
  404a62:	f340 81ea 	ble.w	404e3a <_vfiprintf_r+0x742>
  404a66:	2a00      	cmp	r2, #0
  404a68:	f040 838c 	bne.w	405184 <_vfiprintf_r+0xa8c>
  404a6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404a6e:	2b80      	cmp	r3, #128	; 0x80
  404a70:	f04f 0001 	mov.w	r0, #1
  404a74:	4611      	mov	r1, r2
  404a76:	46ca      	mov	sl, r9
  404a78:	f040 81e7 	bne.w	404e4a <_vfiprintf_r+0x752>
  404a7c:	9b08      	ldr	r3, [sp, #32]
  404a7e:	9d01      	ldr	r5, [sp, #4]
  404a80:	1b5e      	subs	r6, r3, r5
  404a82:	2e00      	cmp	r6, #0
  404a84:	f340 81e1 	ble.w	404e4a <_vfiprintf_r+0x752>
  404a88:	2e10      	cmp	r6, #16
  404a8a:	4d9a      	ldr	r5, [pc, #616]	; (404cf4 <_vfiprintf_r+0x5fc>)
  404a8c:	f340 8450 	ble.w	405330 <_vfiprintf_r+0xc38>
  404a90:	46d4      	mov	ip, sl
  404a92:	2710      	movs	r7, #16
  404a94:	46a2      	mov	sl, r4
  404a96:	9c06      	ldr	r4, [sp, #24]
  404a98:	e007      	b.n	404aaa <_vfiprintf_r+0x3b2>
  404a9a:	f101 0e02 	add.w	lr, r1, #2
  404a9e:	f10c 0c08 	add.w	ip, ip, #8
  404aa2:	4601      	mov	r1, r0
  404aa4:	3e10      	subs	r6, #16
  404aa6:	2e10      	cmp	r6, #16
  404aa8:	dd11      	ble.n	404ace <_vfiprintf_r+0x3d6>
  404aaa:	1c48      	adds	r0, r1, #1
  404aac:	3210      	adds	r2, #16
  404aae:	2807      	cmp	r0, #7
  404ab0:	9211      	str	r2, [sp, #68]	; 0x44
  404ab2:	e88c 00a0 	stmia.w	ip, {r5, r7}
  404ab6:	9010      	str	r0, [sp, #64]	; 0x40
  404ab8:	ddef      	ble.n	404a9a <_vfiprintf_r+0x3a2>
  404aba:	2a00      	cmp	r2, #0
  404abc:	f040 829d 	bne.w	404ffa <_vfiprintf_r+0x902>
  404ac0:	3e10      	subs	r6, #16
  404ac2:	2e10      	cmp	r6, #16
  404ac4:	f04f 0e01 	mov.w	lr, #1
  404ac8:	4611      	mov	r1, r2
  404aca:	46cc      	mov	ip, r9
  404acc:	dced      	bgt.n	404aaa <_vfiprintf_r+0x3b2>
  404ace:	4654      	mov	r4, sl
  404ad0:	46e2      	mov	sl, ip
  404ad2:	4432      	add	r2, r6
  404ad4:	f1be 0f07 	cmp.w	lr, #7
  404ad8:	9211      	str	r2, [sp, #68]	; 0x44
  404ada:	e88a 0060 	stmia.w	sl, {r5, r6}
  404ade:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  404ae2:	f300 8369 	bgt.w	4051b8 <_vfiprintf_r+0xac0>
  404ae6:	f10a 0a08 	add.w	sl, sl, #8
  404aea:	f10e 0001 	add.w	r0, lr, #1
  404aee:	4671      	mov	r1, lr
  404af0:	e1ab      	b.n	404e4a <_vfiprintf_r+0x752>
  404af2:	9608      	str	r6, [sp, #32]
  404af4:	f013 0220 	ands.w	r2, r3, #32
  404af8:	f040 838c 	bne.w	405214 <_vfiprintf_r+0xb1c>
  404afc:	f013 0110 	ands.w	r1, r3, #16
  404b00:	f040 831a 	bne.w	405138 <_vfiprintf_r+0xa40>
  404b04:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  404b08:	f000 8316 	beq.w	405138 <_vfiprintf_r+0xa40>
  404b0c:	9807      	ldr	r0, [sp, #28]
  404b0e:	460a      	mov	r2, r1
  404b10:	4601      	mov	r1, r0
  404b12:	3104      	adds	r1, #4
  404b14:	8806      	ldrh	r6, [r0, #0]
  404b16:	9107      	str	r1, [sp, #28]
  404b18:	2700      	movs	r7, #0
  404b1a:	e720      	b.n	40495e <_vfiprintf_r+0x266>
  404b1c:	9608      	str	r6, [sp, #32]
  404b1e:	f043 0310 	orr.w	r3, r3, #16
  404b22:	e7e7      	b.n	404af4 <_vfiprintf_r+0x3fc>
  404b24:	9608      	str	r6, [sp, #32]
  404b26:	f043 0310 	orr.w	r3, r3, #16
  404b2a:	e708      	b.n	40493e <_vfiprintf_r+0x246>
  404b2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404b30:	f898 2000 	ldrb.w	r2, [r8]
  404b34:	e652      	b.n	4047dc <_vfiprintf_r+0xe4>
  404b36:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404b3a:	2600      	movs	r6, #0
  404b3c:	f818 2b01 	ldrb.w	r2, [r8], #1
  404b40:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  404b44:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  404b48:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404b4c:	2909      	cmp	r1, #9
  404b4e:	d9f5      	bls.n	404b3c <_vfiprintf_r+0x444>
  404b50:	e646      	b.n	4047e0 <_vfiprintf_r+0xe8>
  404b52:	9608      	str	r6, [sp, #32]
  404b54:	2800      	cmp	r0, #0
  404b56:	f040 8408 	bne.w	40536a <_vfiprintf_r+0xc72>
  404b5a:	f043 0310 	orr.w	r3, r3, #16
  404b5e:	069e      	lsls	r6, r3, #26
  404b60:	f100 834c 	bmi.w	4051fc <_vfiprintf_r+0xb04>
  404b64:	06dd      	lsls	r5, r3, #27
  404b66:	f100 82f3 	bmi.w	405150 <_vfiprintf_r+0xa58>
  404b6a:	0658      	lsls	r0, r3, #25
  404b6c:	f140 82f0 	bpl.w	405150 <_vfiprintf_r+0xa58>
  404b70:	9d07      	ldr	r5, [sp, #28]
  404b72:	f9b5 6000 	ldrsh.w	r6, [r5]
  404b76:	462a      	mov	r2, r5
  404b78:	17f7      	asrs	r7, r6, #31
  404b7a:	3204      	adds	r2, #4
  404b7c:	4630      	mov	r0, r6
  404b7e:	4639      	mov	r1, r7
  404b80:	9207      	str	r2, [sp, #28]
  404b82:	2800      	cmp	r0, #0
  404b84:	f171 0200 	sbcs.w	r2, r1, #0
  404b88:	f2c0 835d 	blt.w	405246 <_vfiprintf_r+0xb4e>
  404b8c:	1c61      	adds	r1, r4, #1
  404b8e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404b92:	f04f 0201 	mov.w	r2, #1
  404b96:	f47f aeea 	bne.w	40496e <_vfiprintf_r+0x276>
  404b9a:	ea56 0107 	orrs.w	r1, r6, r7
  404b9e:	f000 824d 	beq.w	40503c <_vfiprintf_r+0x944>
  404ba2:	9302      	str	r3, [sp, #8]
  404ba4:	2a01      	cmp	r2, #1
  404ba6:	f000 828c 	beq.w	4050c2 <_vfiprintf_r+0x9ca>
  404baa:	2a02      	cmp	r2, #2
  404bac:	f040 825c 	bne.w	405068 <_vfiprintf_r+0x970>
  404bb0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404bb2:	46cb      	mov	fp, r9
  404bb4:	0933      	lsrs	r3, r6, #4
  404bb6:	f006 010f 	and.w	r1, r6, #15
  404bba:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  404bbe:	093a      	lsrs	r2, r7, #4
  404bc0:	461e      	mov	r6, r3
  404bc2:	4617      	mov	r7, r2
  404bc4:	5c43      	ldrb	r3, [r0, r1]
  404bc6:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  404bca:	ea56 0307 	orrs.w	r3, r6, r7
  404bce:	d1f1      	bne.n	404bb4 <_vfiprintf_r+0x4bc>
  404bd0:	eba9 030b 	sub.w	r3, r9, fp
  404bd4:	9305      	str	r3, [sp, #20]
  404bd6:	e6e1      	b.n	40499c <_vfiprintf_r+0x2a4>
  404bd8:	2800      	cmp	r0, #0
  404bda:	f040 83c0 	bne.w	40535e <_vfiprintf_r+0xc66>
  404bde:	0699      	lsls	r1, r3, #26
  404be0:	f100 8367 	bmi.w	4052b2 <_vfiprintf_r+0xbba>
  404be4:	06da      	lsls	r2, r3, #27
  404be6:	f100 80f1 	bmi.w	404dcc <_vfiprintf_r+0x6d4>
  404bea:	065b      	lsls	r3, r3, #25
  404bec:	f140 80ee 	bpl.w	404dcc <_vfiprintf_r+0x6d4>
  404bf0:	9a07      	ldr	r2, [sp, #28]
  404bf2:	6813      	ldr	r3, [r2, #0]
  404bf4:	3204      	adds	r2, #4
  404bf6:	9207      	str	r2, [sp, #28]
  404bf8:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  404bfc:	801a      	strh	r2, [r3, #0]
  404bfe:	e5b8      	b.n	404772 <_vfiprintf_r+0x7a>
  404c00:	9807      	ldr	r0, [sp, #28]
  404c02:	4a3d      	ldr	r2, [pc, #244]	; (404cf8 <_vfiprintf_r+0x600>)
  404c04:	9608      	str	r6, [sp, #32]
  404c06:	920b      	str	r2, [sp, #44]	; 0x2c
  404c08:	6806      	ldr	r6, [r0, #0]
  404c0a:	2278      	movs	r2, #120	; 0x78
  404c0c:	2130      	movs	r1, #48	; 0x30
  404c0e:	3004      	adds	r0, #4
  404c10:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404c14:	f043 0302 	orr.w	r3, r3, #2
  404c18:	9007      	str	r0, [sp, #28]
  404c1a:	2700      	movs	r7, #0
  404c1c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404c20:	2202      	movs	r2, #2
  404c22:	e69c      	b.n	40495e <_vfiprintf_r+0x266>
  404c24:	9608      	str	r6, [sp, #32]
  404c26:	2800      	cmp	r0, #0
  404c28:	d099      	beq.n	404b5e <_vfiprintf_r+0x466>
  404c2a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404c2e:	e796      	b.n	404b5e <_vfiprintf_r+0x466>
  404c30:	f898 2000 	ldrb.w	r2, [r8]
  404c34:	2d00      	cmp	r5, #0
  404c36:	f47f add1 	bne.w	4047dc <_vfiprintf_r+0xe4>
  404c3a:	2001      	movs	r0, #1
  404c3c:	2520      	movs	r5, #32
  404c3e:	e5cd      	b.n	4047dc <_vfiprintf_r+0xe4>
  404c40:	f043 0301 	orr.w	r3, r3, #1
  404c44:	f898 2000 	ldrb.w	r2, [r8]
  404c48:	e5c8      	b.n	4047dc <_vfiprintf_r+0xe4>
  404c4a:	9608      	str	r6, [sp, #32]
  404c4c:	2800      	cmp	r0, #0
  404c4e:	f040 8393 	bne.w	405378 <_vfiprintf_r+0xc80>
  404c52:	4929      	ldr	r1, [pc, #164]	; (404cf8 <_vfiprintf_r+0x600>)
  404c54:	910b      	str	r1, [sp, #44]	; 0x2c
  404c56:	069f      	lsls	r7, r3, #26
  404c58:	f100 82e8 	bmi.w	40522c <_vfiprintf_r+0xb34>
  404c5c:	9807      	ldr	r0, [sp, #28]
  404c5e:	06de      	lsls	r6, r3, #27
  404c60:	4601      	mov	r1, r0
  404c62:	f100 8270 	bmi.w	405146 <_vfiprintf_r+0xa4e>
  404c66:	065d      	lsls	r5, r3, #25
  404c68:	f140 826d 	bpl.w	405146 <_vfiprintf_r+0xa4e>
  404c6c:	3104      	adds	r1, #4
  404c6e:	8806      	ldrh	r6, [r0, #0]
  404c70:	9107      	str	r1, [sp, #28]
  404c72:	2700      	movs	r7, #0
  404c74:	07d8      	lsls	r0, r3, #31
  404c76:	f140 8222 	bpl.w	4050be <_vfiprintf_r+0x9c6>
  404c7a:	ea56 0107 	orrs.w	r1, r6, r7
  404c7e:	f000 821e 	beq.w	4050be <_vfiprintf_r+0x9c6>
  404c82:	2130      	movs	r1, #48	; 0x30
  404c84:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404c88:	f043 0302 	orr.w	r3, r3, #2
  404c8c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404c90:	2202      	movs	r2, #2
  404c92:	e664      	b.n	40495e <_vfiprintf_r+0x266>
  404c94:	9608      	str	r6, [sp, #32]
  404c96:	2800      	cmp	r0, #0
  404c98:	f040 836b 	bne.w	405372 <_vfiprintf_r+0xc7a>
  404c9c:	4917      	ldr	r1, [pc, #92]	; (404cfc <_vfiprintf_r+0x604>)
  404c9e:	910b      	str	r1, [sp, #44]	; 0x2c
  404ca0:	e7d9      	b.n	404c56 <_vfiprintf_r+0x55e>
  404ca2:	9907      	ldr	r1, [sp, #28]
  404ca4:	9608      	str	r6, [sp, #32]
  404ca6:	680a      	ldr	r2, [r1, #0]
  404ca8:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404cac:	f04f 0000 	mov.w	r0, #0
  404cb0:	460a      	mov	r2, r1
  404cb2:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  404cb6:	3204      	adds	r2, #4
  404cb8:	2001      	movs	r0, #1
  404cba:	9001      	str	r0, [sp, #4]
  404cbc:	9207      	str	r2, [sp, #28]
  404cbe:	9005      	str	r0, [sp, #20]
  404cc0:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  404cc4:	9302      	str	r3, [sp, #8]
  404cc6:	2400      	movs	r4, #0
  404cc8:	e670      	b.n	4049ac <_vfiprintf_r+0x2b4>
  404cca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404cce:	f898 2000 	ldrb.w	r2, [r8]
  404cd2:	e583      	b.n	4047dc <_vfiprintf_r+0xe4>
  404cd4:	f898 2000 	ldrb.w	r2, [r8]
  404cd8:	2a6c      	cmp	r2, #108	; 0x6c
  404cda:	bf03      	ittte	eq
  404cdc:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  404ce0:	f043 0320 	orreq.w	r3, r3, #32
  404ce4:	f108 0801 	addeq.w	r8, r8, #1
  404ce8:	f043 0310 	orrne.w	r3, r3, #16
  404cec:	e576      	b.n	4047dc <_vfiprintf_r+0xe4>
  404cee:	bf00      	nop
  404cf0:	004092c8 	.word	0x004092c8
  404cf4:	004092d8 	.word	0x004092d8
  404cf8:	00409288 	.word	0x00409288
  404cfc:	00409274 	.word	0x00409274
  404d00:	9907      	ldr	r1, [sp, #28]
  404d02:	680e      	ldr	r6, [r1, #0]
  404d04:	460a      	mov	r2, r1
  404d06:	2e00      	cmp	r6, #0
  404d08:	f102 0204 	add.w	r2, r2, #4
  404d0c:	f6ff ae0f 	blt.w	40492e <_vfiprintf_r+0x236>
  404d10:	9207      	str	r2, [sp, #28]
  404d12:	f898 2000 	ldrb.w	r2, [r8]
  404d16:	e561      	b.n	4047dc <_vfiprintf_r+0xe4>
  404d18:	f898 2000 	ldrb.w	r2, [r8]
  404d1c:	2001      	movs	r0, #1
  404d1e:	252b      	movs	r5, #43	; 0x2b
  404d20:	e55c      	b.n	4047dc <_vfiprintf_r+0xe4>
  404d22:	9907      	ldr	r1, [sp, #28]
  404d24:	9608      	str	r6, [sp, #32]
  404d26:	f8d1 b000 	ldr.w	fp, [r1]
  404d2a:	f04f 0200 	mov.w	r2, #0
  404d2e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404d32:	1d0e      	adds	r6, r1, #4
  404d34:	f1bb 0f00 	cmp.w	fp, #0
  404d38:	f000 82e5 	beq.w	405306 <_vfiprintf_r+0xc0e>
  404d3c:	1c67      	adds	r7, r4, #1
  404d3e:	f000 82c4 	beq.w	4052ca <_vfiprintf_r+0xbd2>
  404d42:	4622      	mov	r2, r4
  404d44:	2100      	movs	r1, #0
  404d46:	4658      	mov	r0, fp
  404d48:	9301      	str	r3, [sp, #4]
  404d4a:	f002 fba9 	bl	4074a0 <memchr>
  404d4e:	9b01      	ldr	r3, [sp, #4]
  404d50:	2800      	cmp	r0, #0
  404d52:	f000 82e5 	beq.w	405320 <_vfiprintf_r+0xc28>
  404d56:	eba0 020b 	sub.w	r2, r0, fp
  404d5a:	9205      	str	r2, [sp, #20]
  404d5c:	9607      	str	r6, [sp, #28]
  404d5e:	9302      	str	r3, [sp, #8]
  404d60:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404d64:	2400      	movs	r4, #0
  404d66:	e619      	b.n	40499c <_vfiprintf_r+0x2a4>
  404d68:	f898 2000 	ldrb.w	r2, [r8]
  404d6c:	2a2a      	cmp	r2, #42	; 0x2a
  404d6e:	f108 0701 	add.w	r7, r8, #1
  404d72:	f000 82e9 	beq.w	405348 <_vfiprintf_r+0xc50>
  404d76:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404d7a:	2909      	cmp	r1, #9
  404d7c:	46b8      	mov	r8, r7
  404d7e:	f04f 0400 	mov.w	r4, #0
  404d82:	f63f ad2d 	bhi.w	4047e0 <_vfiprintf_r+0xe8>
  404d86:	f818 2b01 	ldrb.w	r2, [r8], #1
  404d8a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404d8e:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  404d92:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404d96:	2909      	cmp	r1, #9
  404d98:	d9f5      	bls.n	404d86 <_vfiprintf_r+0x68e>
  404d9a:	e521      	b.n	4047e0 <_vfiprintf_r+0xe8>
  404d9c:	f043 0320 	orr.w	r3, r3, #32
  404da0:	f898 2000 	ldrb.w	r2, [r8]
  404da4:	e51a      	b.n	4047dc <_vfiprintf_r+0xe4>
  404da6:	9608      	str	r6, [sp, #32]
  404da8:	2800      	cmp	r0, #0
  404daa:	f040 82db 	bne.w	405364 <_vfiprintf_r+0xc6c>
  404dae:	2a00      	cmp	r2, #0
  404db0:	f000 80e7 	beq.w	404f82 <_vfiprintf_r+0x88a>
  404db4:	2101      	movs	r1, #1
  404db6:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404dba:	f04f 0200 	mov.w	r2, #0
  404dbe:	9101      	str	r1, [sp, #4]
  404dc0:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404dc4:	9105      	str	r1, [sp, #20]
  404dc6:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  404dca:	e77b      	b.n	404cc4 <_vfiprintf_r+0x5cc>
  404dcc:	9a07      	ldr	r2, [sp, #28]
  404dce:	6813      	ldr	r3, [r2, #0]
  404dd0:	3204      	adds	r2, #4
  404dd2:	9207      	str	r2, [sp, #28]
  404dd4:	9a03      	ldr	r2, [sp, #12]
  404dd6:	601a      	str	r2, [r3, #0]
  404dd8:	e4cb      	b.n	404772 <_vfiprintf_r+0x7a>
  404dda:	aa0f      	add	r2, sp, #60	; 0x3c
  404ddc:	9904      	ldr	r1, [sp, #16]
  404dde:	4620      	mov	r0, r4
  404de0:	f7ff fc4a 	bl	404678 <__sprint_r.part.0>
  404de4:	2800      	cmp	r0, #0
  404de6:	f040 8139 	bne.w	40505c <_vfiprintf_r+0x964>
  404dea:	9910      	ldr	r1, [sp, #64]	; 0x40
  404dec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404dee:	f101 0c01 	add.w	ip, r1, #1
  404df2:	46ce      	mov	lr, r9
  404df4:	e5ff      	b.n	4049f6 <_vfiprintf_r+0x2fe>
  404df6:	9910      	ldr	r1, [sp, #64]	; 0x40
  404df8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404dfa:	1c48      	adds	r0, r1, #1
  404dfc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404e00:	2d00      	cmp	r5, #0
  404e02:	f43f ae22 	beq.w	404a4a <_vfiprintf_r+0x352>
  404e06:	3201      	adds	r2, #1
  404e08:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  404e0c:	2101      	movs	r1, #1
  404e0e:	2807      	cmp	r0, #7
  404e10:	9211      	str	r2, [sp, #68]	; 0x44
  404e12:	9010      	str	r0, [sp, #64]	; 0x40
  404e14:	f8ca 5000 	str.w	r5, [sl]
  404e18:	f8ca 1004 	str.w	r1, [sl, #4]
  404e1c:	f340 8108 	ble.w	405030 <_vfiprintf_r+0x938>
  404e20:	2a00      	cmp	r2, #0
  404e22:	f040 81bc 	bne.w	40519e <_vfiprintf_r+0xaa6>
  404e26:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404e28:	2b00      	cmp	r3, #0
  404e2a:	f43f ae1f 	beq.w	404a6c <_vfiprintf_r+0x374>
  404e2e:	ab0e      	add	r3, sp, #56	; 0x38
  404e30:	2202      	movs	r2, #2
  404e32:	4608      	mov	r0, r1
  404e34:	931c      	str	r3, [sp, #112]	; 0x70
  404e36:	921d      	str	r2, [sp, #116]	; 0x74
  404e38:	46ca      	mov	sl, r9
  404e3a:	4601      	mov	r1, r0
  404e3c:	f10a 0a08 	add.w	sl, sl, #8
  404e40:	3001      	adds	r0, #1
  404e42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404e44:	2b80      	cmp	r3, #128	; 0x80
  404e46:	f43f ae19 	beq.w	404a7c <_vfiprintf_r+0x384>
  404e4a:	9b05      	ldr	r3, [sp, #20]
  404e4c:	1ae4      	subs	r4, r4, r3
  404e4e:	2c00      	cmp	r4, #0
  404e50:	dd2e      	ble.n	404eb0 <_vfiprintf_r+0x7b8>
  404e52:	2c10      	cmp	r4, #16
  404e54:	4db3      	ldr	r5, [pc, #716]	; (405124 <_vfiprintf_r+0xa2c>)
  404e56:	dd1e      	ble.n	404e96 <_vfiprintf_r+0x79e>
  404e58:	46d6      	mov	lr, sl
  404e5a:	2610      	movs	r6, #16
  404e5c:	9f06      	ldr	r7, [sp, #24]
  404e5e:	f8dd a010 	ldr.w	sl, [sp, #16]
  404e62:	e006      	b.n	404e72 <_vfiprintf_r+0x77a>
  404e64:	1c88      	adds	r0, r1, #2
  404e66:	f10e 0e08 	add.w	lr, lr, #8
  404e6a:	4619      	mov	r1, r3
  404e6c:	3c10      	subs	r4, #16
  404e6e:	2c10      	cmp	r4, #16
  404e70:	dd10      	ble.n	404e94 <_vfiprintf_r+0x79c>
  404e72:	1c4b      	adds	r3, r1, #1
  404e74:	3210      	adds	r2, #16
  404e76:	2b07      	cmp	r3, #7
  404e78:	9211      	str	r2, [sp, #68]	; 0x44
  404e7a:	e88e 0060 	stmia.w	lr, {r5, r6}
  404e7e:	9310      	str	r3, [sp, #64]	; 0x40
  404e80:	ddf0      	ble.n	404e64 <_vfiprintf_r+0x76c>
  404e82:	2a00      	cmp	r2, #0
  404e84:	d165      	bne.n	404f52 <_vfiprintf_r+0x85a>
  404e86:	3c10      	subs	r4, #16
  404e88:	2c10      	cmp	r4, #16
  404e8a:	f04f 0001 	mov.w	r0, #1
  404e8e:	4611      	mov	r1, r2
  404e90:	46ce      	mov	lr, r9
  404e92:	dcee      	bgt.n	404e72 <_vfiprintf_r+0x77a>
  404e94:	46f2      	mov	sl, lr
  404e96:	4422      	add	r2, r4
  404e98:	2807      	cmp	r0, #7
  404e9a:	9211      	str	r2, [sp, #68]	; 0x44
  404e9c:	f8ca 5000 	str.w	r5, [sl]
  404ea0:	f8ca 4004 	str.w	r4, [sl, #4]
  404ea4:	9010      	str	r0, [sp, #64]	; 0x40
  404ea6:	f300 8085 	bgt.w	404fb4 <_vfiprintf_r+0x8bc>
  404eaa:	f10a 0a08 	add.w	sl, sl, #8
  404eae:	3001      	adds	r0, #1
  404eb0:	9905      	ldr	r1, [sp, #20]
  404eb2:	f8ca b000 	str.w	fp, [sl]
  404eb6:	440a      	add	r2, r1
  404eb8:	2807      	cmp	r0, #7
  404eba:	9211      	str	r2, [sp, #68]	; 0x44
  404ebc:	f8ca 1004 	str.w	r1, [sl, #4]
  404ec0:	9010      	str	r0, [sp, #64]	; 0x40
  404ec2:	f340 8082 	ble.w	404fca <_vfiprintf_r+0x8d2>
  404ec6:	2a00      	cmp	r2, #0
  404ec8:	f040 8118 	bne.w	4050fc <_vfiprintf_r+0xa04>
  404ecc:	9b02      	ldr	r3, [sp, #8]
  404ece:	9210      	str	r2, [sp, #64]	; 0x40
  404ed0:	0758      	lsls	r0, r3, #29
  404ed2:	d535      	bpl.n	404f40 <_vfiprintf_r+0x848>
  404ed4:	9b08      	ldr	r3, [sp, #32]
  404ed6:	9901      	ldr	r1, [sp, #4]
  404ed8:	1a5c      	subs	r4, r3, r1
  404eda:	2c00      	cmp	r4, #0
  404edc:	f340 80e7 	ble.w	4050ae <_vfiprintf_r+0x9b6>
  404ee0:	46ca      	mov	sl, r9
  404ee2:	2c10      	cmp	r4, #16
  404ee4:	f340 8218 	ble.w	405318 <_vfiprintf_r+0xc20>
  404ee8:	9910      	ldr	r1, [sp, #64]	; 0x40
  404eea:	4e8f      	ldr	r6, [pc, #572]	; (405128 <_vfiprintf_r+0xa30>)
  404eec:	9f06      	ldr	r7, [sp, #24]
  404eee:	f8dd b010 	ldr.w	fp, [sp, #16]
  404ef2:	2510      	movs	r5, #16
  404ef4:	e006      	b.n	404f04 <_vfiprintf_r+0x80c>
  404ef6:	1c88      	adds	r0, r1, #2
  404ef8:	f10a 0a08 	add.w	sl, sl, #8
  404efc:	4619      	mov	r1, r3
  404efe:	3c10      	subs	r4, #16
  404f00:	2c10      	cmp	r4, #16
  404f02:	dd11      	ble.n	404f28 <_vfiprintf_r+0x830>
  404f04:	1c4b      	adds	r3, r1, #1
  404f06:	3210      	adds	r2, #16
  404f08:	2b07      	cmp	r3, #7
  404f0a:	9211      	str	r2, [sp, #68]	; 0x44
  404f0c:	f8ca 6000 	str.w	r6, [sl]
  404f10:	f8ca 5004 	str.w	r5, [sl, #4]
  404f14:	9310      	str	r3, [sp, #64]	; 0x40
  404f16:	ddee      	ble.n	404ef6 <_vfiprintf_r+0x7fe>
  404f18:	bb42      	cbnz	r2, 404f6c <_vfiprintf_r+0x874>
  404f1a:	3c10      	subs	r4, #16
  404f1c:	2c10      	cmp	r4, #16
  404f1e:	f04f 0001 	mov.w	r0, #1
  404f22:	4611      	mov	r1, r2
  404f24:	46ca      	mov	sl, r9
  404f26:	dced      	bgt.n	404f04 <_vfiprintf_r+0x80c>
  404f28:	4422      	add	r2, r4
  404f2a:	2807      	cmp	r0, #7
  404f2c:	9211      	str	r2, [sp, #68]	; 0x44
  404f2e:	f8ca 6000 	str.w	r6, [sl]
  404f32:	f8ca 4004 	str.w	r4, [sl, #4]
  404f36:	9010      	str	r0, [sp, #64]	; 0x40
  404f38:	dd51      	ble.n	404fde <_vfiprintf_r+0x8e6>
  404f3a:	2a00      	cmp	r2, #0
  404f3c:	f040 819b 	bne.w	405276 <_vfiprintf_r+0xb7e>
  404f40:	9b03      	ldr	r3, [sp, #12]
  404f42:	9a08      	ldr	r2, [sp, #32]
  404f44:	9901      	ldr	r1, [sp, #4]
  404f46:	428a      	cmp	r2, r1
  404f48:	bfac      	ite	ge
  404f4a:	189b      	addge	r3, r3, r2
  404f4c:	185b      	addlt	r3, r3, r1
  404f4e:	9303      	str	r3, [sp, #12]
  404f50:	e04e      	b.n	404ff0 <_vfiprintf_r+0x8f8>
  404f52:	aa0f      	add	r2, sp, #60	; 0x3c
  404f54:	4651      	mov	r1, sl
  404f56:	4638      	mov	r0, r7
  404f58:	f7ff fb8e 	bl	404678 <__sprint_r.part.0>
  404f5c:	2800      	cmp	r0, #0
  404f5e:	f040 813f 	bne.w	4051e0 <_vfiprintf_r+0xae8>
  404f62:	9910      	ldr	r1, [sp, #64]	; 0x40
  404f64:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404f66:	1c48      	adds	r0, r1, #1
  404f68:	46ce      	mov	lr, r9
  404f6a:	e77f      	b.n	404e6c <_vfiprintf_r+0x774>
  404f6c:	aa0f      	add	r2, sp, #60	; 0x3c
  404f6e:	4659      	mov	r1, fp
  404f70:	4638      	mov	r0, r7
  404f72:	f7ff fb81 	bl	404678 <__sprint_r.part.0>
  404f76:	b960      	cbnz	r0, 404f92 <_vfiprintf_r+0x89a>
  404f78:	9910      	ldr	r1, [sp, #64]	; 0x40
  404f7a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404f7c:	1c48      	adds	r0, r1, #1
  404f7e:	46ca      	mov	sl, r9
  404f80:	e7bd      	b.n	404efe <_vfiprintf_r+0x806>
  404f82:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404f84:	f8dd b010 	ldr.w	fp, [sp, #16]
  404f88:	2b00      	cmp	r3, #0
  404f8a:	f040 81d4 	bne.w	405336 <_vfiprintf_r+0xc3e>
  404f8e:	2300      	movs	r3, #0
  404f90:	9310      	str	r3, [sp, #64]	; 0x40
  404f92:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404f96:	f013 0f01 	tst.w	r3, #1
  404f9a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404f9e:	d102      	bne.n	404fa6 <_vfiprintf_r+0x8ae>
  404fa0:	059a      	lsls	r2, r3, #22
  404fa2:	f140 80de 	bpl.w	405162 <_vfiprintf_r+0xa6a>
  404fa6:	065b      	lsls	r3, r3, #25
  404fa8:	f53f acb2 	bmi.w	404910 <_vfiprintf_r+0x218>
  404fac:	9803      	ldr	r0, [sp, #12]
  404fae:	b02d      	add	sp, #180	; 0xb4
  404fb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404fb4:	2a00      	cmp	r2, #0
  404fb6:	f040 8106 	bne.w	4051c6 <_vfiprintf_r+0xace>
  404fba:	9a05      	ldr	r2, [sp, #20]
  404fbc:	921d      	str	r2, [sp, #116]	; 0x74
  404fbe:	2301      	movs	r3, #1
  404fc0:	9211      	str	r2, [sp, #68]	; 0x44
  404fc2:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  404fc6:	9310      	str	r3, [sp, #64]	; 0x40
  404fc8:	46ca      	mov	sl, r9
  404fca:	f10a 0a08 	add.w	sl, sl, #8
  404fce:	9b02      	ldr	r3, [sp, #8]
  404fd0:	0759      	lsls	r1, r3, #29
  404fd2:	d504      	bpl.n	404fde <_vfiprintf_r+0x8e6>
  404fd4:	9b08      	ldr	r3, [sp, #32]
  404fd6:	9901      	ldr	r1, [sp, #4]
  404fd8:	1a5c      	subs	r4, r3, r1
  404fda:	2c00      	cmp	r4, #0
  404fdc:	dc81      	bgt.n	404ee2 <_vfiprintf_r+0x7ea>
  404fde:	9b03      	ldr	r3, [sp, #12]
  404fe0:	9908      	ldr	r1, [sp, #32]
  404fe2:	9801      	ldr	r0, [sp, #4]
  404fe4:	4281      	cmp	r1, r0
  404fe6:	bfac      	ite	ge
  404fe8:	185b      	addge	r3, r3, r1
  404fea:	181b      	addlt	r3, r3, r0
  404fec:	9303      	str	r3, [sp, #12]
  404fee:	bb72      	cbnz	r2, 40504e <_vfiprintf_r+0x956>
  404ff0:	2300      	movs	r3, #0
  404ff2:	9310      	str	r3, [sp, #64]	; 0x40
  404ff4:	46ca      	mov	sl, r9
  404ff6:	f7ff bbbc 	b.w	404772 <_vfiprintf_r+0x7a>
  404ffa:	aa0f      	add	r2, sp, #60	; 0x3c
  404ffc:	9904      	ldr	r1, [sp, #16]
  404ffe:	4620      	mov	r0, r4
  405000:	f7ff fb3a 	bl	404678 <__sprint_r.part.0>
  405004:	bb50      	cbnz	r0, 40505c <_vfiprintf_r+0x964>
  405006:	9910      	ldr	r1, [sp, #64]	; 0x40
  405008:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40500a:	f101 0e01 	add.w	lr, r1, #1
  40500e:	46cc      	mov	ip, r9
  405010:	e548      	b.n	404aa4 <_vfiprintf_r+0x3ac>
  405012:	2a00      	cmp	r2, #0
  405014:	f040 8140 	bne.w	405298 <_vfiprintf_r+0xba0>
  405018:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  40501c:	2900      	cmp	r1, #0
  40501e:	f000 811b 	beq.w	405258 <_vfiprintf_r+0xb60>
  405022:	2201      	movs	r2, #1
  405024:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  405028:	4610      	mov	r0, r2
  40502a:	921d      	str	r2, [sp, #116]	; 0x74
  40502c:	911c      	str	r1, [sp, #112]	; 0x70
  40502e:	46ca      	mov	sl, r9
  405030:	4601      	mov	r1, r0
  405032:	f10a 0a08 	add.w	sl, sl, #8
  405036:	3001      	adds	r0, #1
  405038:	e507      	b.n	404a4a <_vfiprintf_r+0x352>
  40503a:	9b02      	ldr	r3, [sp, #8]
  40503c:	2a01      	cmp	r2, #1
  40503e:	f000 8098 	beq.w	405172 <_vfiprintf_r+0xa7a>
  405042:	2a02      	cmp	r2, #2
  405044:	d10d      	bne.n	405062 <_vfiprintf_r+0x96a>
  405046:	9302      	str	r3, [sp, #8]
  405048:	2600      	movs	r6, #0
  40504a:	2700      	movs	r7, #0
  40504c:	e5b0      	b.n	404bb0 <_vfiprintf_r+0x4b8>
  40504e:	aa0f      	add	r2, sp, #60	; 0x3c
  405050:	9904      	ldr	r1, [sp, #16]
  405052:	9806      	ldr	r0, [sp, #24]
  405054:	f7ff fb10 	bl	404678 <__sprint_r.part.0>
  405058:	2800      	cmp	r0, #0
  40505a:	d0c9      	beq.n	404ff0 <_vfiprintf_r+0x8f8>
  40505c:	f8dd b010 	ldr.w	fp, [sp, #16]
  405060:	e797      	b.n	404f92 <_vfiprintf_r+0x89a>
  405062:	9302      	str	r3, [sp, #8]
  405064:	2600      	movs	r6, #0
  405066:	2700      	movs	r7, #0
  405068:	4649      	mov	r1, r9
  40506a:	e000      	b.n	40506e <_vfiprintf_r+0x976>
  40506c:	4659      	mov	r1, fp
  40506e:	08f2      	lsrs	r2, r6, #3
  405070:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  405074:	08f8      	lsrs	r0, r7, #3
  405076:	f006 0307 	and.w	r3, r6, #7
  40507a:	4607      	mov	r7, r0
  40507c:	4616      	mov	r6, r2
  40507e:	3330      	adds	r3, #48	; 0x30
  405080:	ea56 0207 	orrs.w	r2, r6, r7
  405084:	f801 3c01 	strb.w	r3, [r1, #-1]
  405088:	f101 3bff 	add.w	fp, r1, #4294967295
  40508c:	d1ee      	bne.n	40506c <_vfiprintf_r+0x974>
  40508e:	9a02      	ldr	r2, [sp, #8]
  405090:	07d6      	lsls	r6, r2, #31
  405092:	f57f ad9d 	bpl.w	404bd0 <_vfiprintf_r+0x4d8>
  405096:	2b30      	cmp	r3, #48	; 0x30
  405098:	f43f ad9a 	beq.w	404bd0 <_vfiprintf_r+0x4d8>
  40509c:	3902      	subs	r1, #2
  40509e:	2330      	movs	r3, #48	; 0x30
  4050a0:	f80b 3c01 	strb.w	r3, [fp, #-1]
  4050a4:	eba9 0301 	sub.w	r3, r9, r1
  4050a8:	9305      	str	r3, [sp, #20]
  4050aa:	468b      	mov	fp, r1
  4050ac:	e476      	b.n	40499c <_vfiprintf_r+0x2a4>
  4050ae:	9b03      	ldr	r3, [sp, #12]
  4050b0:	9a08      	ldr	r2, [sp, #32]
  4050b2:	428a      	cmp	r2, r1
  4050b4:	bfac      	ite	ge
  4050b6:	189b      	addge	r3, r3, r2
  4050b8:	185b      	addlt	r3, r3, r1
  4050ba:	9303      	str	r3, [sp, #12]
  4050bc:	e798      	b.n	404ff0 <_vfiprintf_r+0x8f8>
  4050be:	2202      	movs	r2, #2
  4050c0:	e44d      	b.n	40495e <_vfiprintf_r+0x266>
  4050c2:	2f00      	cmp	r7, #0
  4050c4:	bf08      	it	eq
  4050c6:	2e0a      	cmpeq	r6, #10
  4050c8:	d352      	bcc.n	405170 <_vfiprintf_r+0xa78>
  4050ca:	46cb      	mov	fp, r9
  4050cc:	4630      	mov	r0, r6
  4050ce:	4639      	mov	r1, r7
  4050d0:	220a      	movs	r2, #10
  4050d2:	2300      	movs	r3, #0
  4050d4:	f7fd fc3c 	bl	402950 <__aeabi_uldivmod>
  4050d8:	3230      	adds	r2, #48	; 0x30
  4050da:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  4050de:	4630      	mov	r0, r6
  4050e0:	4639      	mov	r1, r7
  4050e2:	2300      	movs	r3, #0
  4050e4:	220a      	movs	r2, #10
  4050e6:	f7fd fc33 	bl	402950 <__aeabi_uldivmod>
  4050ea:	4606      	mov	r6, r0
  4050ec:	460f      	mov	r7, r1
  4050ee:	ea56 0307 	orrs.w	r3, r6, r7
  4050f2:	d1eb      	bne.n	4050cc <_vfiprintf_r+0x9d4>
  4050f4:	e56c      	b.n	404bd0 <_vfiprintf_r+0x4d8>
  4050f6:	9405      	str	r4, [sp, #20]
  4050f8:	46cb      	mov	fp, r9
  4050fa:	e44f      	b.n	40499c <_vfiprintf_r+0x2a4>
  4050fc:	aa0f      	add	r2, sp, #60	; 0x3c
  4050fe:	9904      	ldr	r1, [sp, #16]
  405100:	9806      	ldr	r0, [sp, #24]
  405102:	f7ff fab9 	bl	404678 <__sprint_r.part.0>
  405106:	2800      	cmp	r0, #0
  405108:	d1a8      	bne.n	40505c <_vfiprintf_r+0x964>
  40510a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40510c:	46ca      	mov	sl, r9
  40510e:	e75e      	b.n	404fce <_vfiprintf_r+0x8d6>
  405110:	aa0f      	add	r2, sp, #60	; 0x3c
  405112:	9904      	ldr	r1, [sp, #16]
  405114:	9806      	ldr	r0, [sp, #24]
  405116:	f7ff faaf 	bl	404678 <__sprint_r.part.0>
  40511a:	2800      	cmp	r0, #0
  40511c:	d19e      	bne.n	40505c <_vfiprintf_r+0x964>
  40511e:	46ca      	mov	sl, r9
  405120:	f7ff bbc0 	b.w	4048a4 <_vfiprintf_r+0x1ac>
  405124:	004092d8 	.word	0x004092d8
  405128:	004092c8 	.word	0x004092c8
  40512c:	3104      	adds	r1, #4
  40512e:	6816      	ldr	r6, [r2, #0]
  405130:	9107      	str	r1, [sp, #28]
  405132:	2201      	movs	r2, #1
  405134:	2700      	movs	r7, #0
  405136:	e412      	b.n	40495e <_vfiprintf_r+0x266>
  405138:	9807      	ldr	r0, [sp, #28]
  40513a:	4601      	mov	r1, r0
  40513c:	3104      	adds	r1, #4
  40513e:	6806      	ldr	r6, [r0, #0]
  405140:	9107      	str	r1, [sp, #28]
  405142:	2700      	movs	r7, #0
  405144:	e40b      	b.n	40495e <_vfiprintf_r+0x266>
  405146:	680e      	ldr	r6, [r1, #0]
  405148:	3104      	adds	r1, #4
  40514a:	9107      	str	r1, [sp, #28]
  40514c:	2700      	movs	r7, #0
  40514e:	e591      	b.n	404c74 <_vfiprintf_r+0x57c>
  405150:	9907      	ldr	r1, [sp, #28]
  405152:	680e      	ldr	r6, [r1, #0]
  405154:	460a      	mov	r2, r1
  405156:	17f7      	asrs	r7, r6, #31
  405158:	3204      	adds	r2, #4
  40515a:	9207      	str	r2, [sp, #28]
  40515c:	4630      	mov	r0, r6
  40515e:	4639      	mov	r1, r7
  405160:	e50f      	b.n	404b82 <_vfiprintf_r+0x48a>
  405162:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405166:	f001 fe4d 	bl	406e04 <__retarget_lock_release_recursive>
  40516a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40516e:	e71a      	b.n	404fa6 <_vfiprintf_r+0x8ae>
  405170:	9b02      	ldr	r3, [sp, #8]
  405172:	9302      	str	r3, [sp, #8]
  405174:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  405178:	3630      	adds	r6, #48	; 0x30
  40517a:	2301      	movs	r3, #1
  40517c:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  405180:	9305      	str	r3, [sp, #20]
  405182:	e40b      	b.n	40499c <_vfiprintf_r+0x2a4>
  405184:	aa0f      	add	r2, sp, #60	; 0x3c
  405186:	9904      	ldr	r1, [sp, #16]
  405188:	9806      	ldr	r0, [sp, #24]
  40518a:	f7ff fa75 	bl	404678 <__sprint_r.part.0>
  40518e:	2800      	cmp	r0, #0
  405190:	f47f af64 	bne.w	40505c <_vfiprintf_r+0x964>
  405194:	9910      	ldr	r1, [sp, #64]	; 0x40
  405196:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405198:	1c48      	adds	r0, r1, #1
  40519a:	46ca      	mov	sl, r9
  40519c:	e651      	b.n	404e42 <_vfiprintf_r+0x74a>
  40519e:	aa0f      	add	r2, sp, #60	; 0x3c
  4051a0:	9904      	ldr	r1, [sp, #16]
  4051a2:	9806      	ldr	r0, [sp, #24]
  4051a4:	f7ff fa68 	bl	404678 <__sprint_r.part.0>
  4051a8:	2800      	cmp	r0, #0
  4051aa:	f47f af57 	bne.w	40505c <_vfiprintf_r+0x964>
  4051ae:	9910      	ldr	r1, [sp, #64]	; 0x40
  4051b0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4051b2:	1c48      	adds	r0, r1, #1
  4051b4:	46ca      	mov	sl, r9
  4051b6:	e448      	b.n	404a4a <_vfiprintf_r+0x352>
  4051b8:	2a00      	cmp	r2, #0
  4051ba:	f040 8091 	bne.w	4052e0 <_vfiprintf_r+0xbe8>
  4051be:	2001      	movs	r0, #1
  4051c0:	4611      	mov	r1, r2
  4051c2:	46ca      	mov	sl, r9
  4051c4:	e641      	b.n	404e4a <_vfiprintf_r+0x752>
  4051c6:	aa0f      	add	r2, sp, #60	; 0x3c
  4051c8:	9904      	ldr	r1, [sp, #16]
  4051ca:	9806      	ldr	r0, [sp, #24]
  4051cc:	f7ff fa54 	bl	404678 <__sprint_r.part.0>
  4051d0:	2800      	cmp	r0, #0
  4051d2:	f47f af43 	bne.w	40505c <_vfiprintf_r+0x964>
  4051d6:	9810      	ldr	r0, [sp, #64]	; 0x40
  4051d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4051da:	3001      	adds	r0, #1
  4051dc:	46ca      	mov	sl, r9
  4051de:	e667      	b.n	404eb0 <_vfiprintf_r+0x7b8>
  4051e0:	46d3      	mov	fp, sl
  4051e2:	e6d6      	b.n	404f92 <_vfiprintf_r+0x89a>
  4051e4:	9e07      	ldr	r6, [sp, #28]
  4051e6:	3607      	adds	r6, #7
  4051e8:	f026 0207 	bic.w	r2, r6, #7
  4051ec:	f102 0108 	add.w	r1, r2, #8
  4051f0:	e9d2 6700 	ldrd	r6, r7, [r2]
  4051f4:	9107      	str	r1, [sp, #28]
  4051f6:	2201      	movs	r2, #1
  4051f8:	f7ff bbb1 	b.w	40495e <_vfiprintf_r+0x266>
  4051fc:	9e07      	ldr	r6, [sp, #28]
  4051fe:	3607      	adds	r6, #7
  405200:	f026 0607 	bic.w	r6, r6, #7
  405204:	e9d6 0100 	ldrd	r0, r1, [r6]
  405208:	f106 0208 	add.w	r2, r6, #8
  40520c:	9207      	str	r2, [sp, #28]
  40520e:	4606      	mov	r6, r0
  405210:	460f      	mov	r7, r1
  405212:	e4b6      	b.n	404b82 <_vfiprintf_r+0x48a>
  405214:	9e07      	ldr	r6, [sp, #28]
  405216:	3607      	adds	r6, #7
  405218:	f026 0207 	bic.w	r2, r6, #7
  40521c:	f102 0108 	add.w	r1, r2, #8
  405220:	e9d2 6700 	ldrd	r6, r7, [r2]
  405224:	9107      	str	r1, [sp, #28]
  405226:	2200      	movs	r2, #0
  405228:	f7ff bb99 	b.w	40495e <_vfiprintf_r+0x266>
  40522c:	9e07      	ldr	r6, [sp, #28]
  40522e:	3607      	adds	r6, #7
  405230:	f026 0107 	bic.w	r1, r6, #7
  405234:	f101 0008 	add.w	r0, r1, #8
  405238:	9007      	str	r0, [sp, #28]
  40523a:	e9d1 6700 	ldrd	r6, r7, [r1]
  40523e:	e519      	b.n	404c74 <_vfiprintf_r+0x57c>
  405240:	46cb      	mov	fp, r9
  405242:	f7ff bbab 	b.w	40499c <_vfiprintf_r+0x2a4>
  405246:	252d      	movs	r5, #45	; 0x2d
  405248:	4276      	negs	r6, r6
  40524a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  40524e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405252:	2201      	movs	r2, #1
  405254:	f7ff bb88 	b.w	404968 <_vfiprintf_r+0x270>
  405258:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40525a:	b9b3      	cbnz	r3, 40528a <_vfiprintf_r+0xb92>
  40525c:	4611      	mov	r1, r2
  40525e:	2001      	movs	r0, #1
  405260:	46ca      	mov	sl, r9
  405262:	e5f2      	b.n	404e4a <_vfiprintf_r+0x752>
  405264:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405268:	f001 fdcc 	bl	406e04 <__retarget_lock_release_recursive>
  40526c:	f04f 33ff 	mov.w	r3, #4294967295
  405270:	9303      	str	r3, [sp, #12]
  405272:	f7ff bb50 	b.w	404916 <_vfiprintf_r+0x21e>
  405276:	aa0f      	add	r2, sp, #60	; 0x3c
  405278:	9904      	ldr	r1, [sp, #16]
  40527a:	9806      	ldr	r0, [sp, #24]
  40527c:	f7ff f9fc 	bl	404678 <__sprint_r.part.0>
  405280:	2800      	cmp	r0, #0
  405282:	f47f aeeb 	bne.w	40505c <_vfiprintf_r+0x964>
  405286:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405288:	e6a9      	b.n	404fde <_vfiprintf_r+0x8e6>
  40528a:	ab0e      	add	r3, sp, #56	; 0x38
  40528c:	2202      	movs	r2, #2
  40528e:	931c      	str	r3, [sp, #112]	; 0x70
  405290:	921d      	str	r2, [sp, #116]	; 0x74
  405292:	2001      	movs	r0, #1
  405294:	46ca      	mov	sl, r9
  405296:	e5d0      	b.n	404e3a <_vfiprintf_r+0x742>
  405298:	aa0f      	add	r2, sp, #60	; 0x3c
  40529a:	9904      	ldr	r1, [sp, #16]
  40529c:	9806      	ldr	r0, [sp, #24]
  40529e:	f7ff f9eb 	bl	404678 <__sprint_r.part.0>
  4052a2:	2800      	cmp	r0, #0
  4052a4:	f47f aeda 	bne.w	40505c <_vfiprintf_r+0x964>
  4052a8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4052aa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4052ac:	1c48      	adds	r0, r1, #1
  4052ae:	46ca      	mov	sl, r9
  4052b0:	e5a4      	b.n	404dfc <_vfiprintf_r+0x704>
  4052b2:	9a07      	ldr	r2, [sp, #28]
  4052b4:	9903      	ldr	r1, [sp, #12]
  4052b6:	6813      	ldr	r3, [r2, #0]
  4052b8:	17cd      	asrs	r5, r1, #31
  4052ba:	4608      	mov	r0, r1
  4052bc:	3204      	adds	r2, #4
  4052be:	4629      	mov	r1, r5
  4052c0:	9207      	str	r2, [sp, #28]
  4052c2:	e9c3 0100 	strd	r0, r1, [r3]
  4052c6:	f7ff ba54 	b.w	404772 <_vfiprintf_r+0x7a>
  4052ca:	4658      	mov	r0, fp
  4052cc:	9607      	str	r6, [sp, #28]
  4052ce:	9302      	str	r3, [sp, #8]
  4052d0:	f7fd ff36 	bl	403140 <strlen>
  4052d4:	2400      	movs	r4, #0
  4052d6:	9005      	str	r0, [sp, #20]
  4052d8:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4052dc:	f7ff bb5e 	b.w	40499c <_vfiprintf_r+0x2a4>
  4052e0:	aa0f      	add	r2, sp, #60	; 0x3c
  4052e2:	9904      	ldr	r1, [sp, #16]
  4052e4:	9806      	ldr	r0, [sp, #24]
  4052e6:	f7ff f9c7 	bl	404678 <__sprint_r.part.0>
  4052ea:	2800      	cmp	r0, #0
  4052ec:	f47f aeb6 	bne.w	40505c <_vfiprintf_r+0x964>
  4052f0:	9910      	ldr	r1, [sp, #64]	; 0x40
  4052f2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4052f4:	1c48      	adds	r0, r1, #1
  4052f6:	46ca      	mov	sl, r9
  4052f8:	e5a7      	b.n	404e4a <_vfiprintf_r+0x752>
  4052fa:	9910      	ldr	r1, [sp, #64]	; 0x40
  4052fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4052fe:	4e20      	ldr	r6, [pc, #128]	; (405380 <_vfiprintf_r+0xc88>)
  405300:	3101      	adds	r1, #1
  405302:	f7ff bb90 	b.w	404a26 <_vfiprintf_r+0x32e>
  405306:	2c06      	cmp	r4, #6
  405308:	bf28      	it	cs
  40530a:	2406      	movcs	r4, #6
  40530c:	9405      	str	r4, [sp, #20]
  40530e:	9607      	str	r6, [sp, #28]
  405310:	9401      	str	r4, [sp, #4]
  405312:	f8df b070 	ldr.w	fp, [pc, #112]	; 405384 <_vfiprintf_r+0xc8c>
  405316:	e4d5      	b.n	404cc4 <_vfiprintf_r+0x5cc>
  405318:	9810      	ldr	r0, [sp, #64]	; 0x40
  40531a:	4e19      	ldr	r6, [pc, #100]	; (405380 <_vfiprintf_r+0xc88>)
  40531c:	3001      	adds	r0, #1
  40531e:	e603      	b.n	404f28 <_vfiprintf_r+0x830>
  405320:	9405      	str	r4, [sp, #20]
  405322:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405326:	9607      	str	r6, [sp, #28]
  405328:	9302      	str	r3, [sp, #8]
  40532a:	4604      	mov	r4, r0
  40532c:	f7ff bb36 	b.w	40499c <_vfiprintf_r+0x2a4>
  405330:	4686      	mov	lr, r0
  405332:	f7ff bbce 	b.w	404ad2 <_vfiprintf_r+0x3da>
  405336:	9806      	ldr	r0, [sp, #24]
  405338:	aa0f      	add	r2, sp, #60	; 0x3c
  40533a:	4659      	mov	r1, fp
  40533c:	f7ff f99c 	bl	404678 <__sprint_r.part.0>
  405340:	2800      	cmp	r0, #0
  405342:	f43f ae24 	beq.w	404f8e <_vfiprintf_r+0x896>
  405346:	e624      	b.n	404f92 <_vfiprintf_r+0x89a>
  405348:	9907      	ldr	r1, [sp, #28]
  40534a:	f898 2001 	ldrb.w	r2, [r8, #1]
  40534e:	680c      	ldr	r4, [r1, #0]
  405350:	3104      	adds	r1, #4
  405352:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  405356:	46b8      	mov	r8, r7
  405358:	9107      	str	r1, [sp, #28]
  40535a:	f7ff ba3f 	b.w	4047dc <_vfiprintf_r+0xe4>
  40535e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405362:	e43c      	b.n	404bde <_vfiprintf_r+0x4e6>
  405364:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405368:	e521      	b.n	404dae <_vfiprintf_r+0x6b6>
  40536a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40536e:	f7ff bbf4 	b.w	404b5a <_vfiprintf_r+0x462>
  405372:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405376:	e491      	b.n	404c9c <_vfiprintf_r+0x5a4>
  405378:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40537c:	e469      	b.n	404c52 <_vfiprintf_r+0x55a>
  40537e:	bf00      	nop
  405380:	004092c8 	.word	0x004092c8
  405384:	0040929c 	.word	0x0040929c

00405388 <__sbprintf>:
  405388:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40538c:	460c      	mov	r4, r1
  40538e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  405392:	8989      	ldrh	r1, [r1, #12]
  405394:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405396:	89e5      	ldrh	r5, [r4, #14]
  405398:	9619      	str	r6, [sp, #100]	; 0x64
  40539a:	f021 0102 	bic.w	r1, r1, #2
  40539e:	4606      	mov	r6, r0
  4053a0:	69e0      	ldr	r0, [r4, #28]
  4053a2:	f8ad 100c 	strh.w	r1, [sp, #12]
  4053a6:	4617      	mov	r7, r2
  4053a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4053ac:	6a62      	ldr	r2, [r4, #36]	; 0x24
  4053ae:	f8ad 500e 	strh.w	r5, [sp, #14]
  4053b2:	4698      	mov	r8, r3
  4053b4:	ad1a      	add	r5, sp, #104	; 0x68
  4053b6:	2300      	movs	r3, #0
  4053b8:	9007      	str	r0, [sp, #28]
  4053ba:	a816      	add	r0, sp, #88	; 0x58
  4053bc:	9209      	str	r2, [sp, #36]	; 0x24
  4053be:	9306      	str	r3, [sp, #24]
  4053c0:	9500      	str	r5, [sp, #0]
  4053c2:	9504      	str	r5, [sp, #16]
  4053c4:	9102      	str	r1, [sp, #8]
  4053c6:	9105      	str	r1, [sp, #20]
  4053c8:	f001 fd16 	bl	406df8 <__retarget_lock_init_recursive>
  4053cc:	4643      	mov	r3, r8
  4053ce:	463a      	mov	r2, r7
  4053d0:	4669      	mov	r1, sp
  4053d2:	4630      	mov	r0, r6
  4053d4:	f7ff f990 	bl	4046f8 <_vfiprintf_r>
  4053d8:	1e05      	subs	r5, r0, #0
  4053da:	db07      	blt.n	4053ec <__sbprintf+0x64>
  4053dc:	4630      	mov	r0, r6
  4053de:	4669      	mov	r1, sp
  4053e0:	f001 f8e8 	bl	4065b4 <_fflush_r>
  4053e4:	2800      	cmp	r0, #0
  4053e6:	bf18      	it	ne
  4053e8:	f04f 35ff 	movne.w	r5, #4294967295
  4053ec:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4053f0:	065b      	lsls	r3, r3, #25
  4053f2:	d503      	bpl.n	4053fc <__sbprintf+0x74>
  4053f4:	89a3      	ldrh	r3, [r4, #12]
  4053f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4053fa:	81a3      	strh	r3, [r4, #12]
  4053fc:	9816      	ldr	r0, [sp, #88]	; 0x58
  4053fe:	f001 fcfd 	bl	406dfc <__retarget_lock_close_recursive>
  405402:	4628      	mov	r0, r5
  405404:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  405408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040540c <__swsetup_r>:
  40540c:	b538      	push	{r3, r4, r5, lr}
  40540e:	4b30      	ldr	r3, [pc, #192]	; (4054d0 <__swsetup_r+0xc4>)
  405410:	681b      	ldr	r3, [r3, #0]
  405412:	4605      	mov	r5, r0
  405414:	460c      	mov	r4, r1
  405416:	b113      	cbz	r3, 40541e <__swsetup_r+0x12>
  405418:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40541a:	2a00      	cmp	r2, #0
  40541c:	d038      	beq.n	405490 <__swsetup_r+0x84>
  40541e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405422:	b293      	uxth	r3, r2
  405424:	0718      	lsls	r0, r3, #28
  405426:	d50c      	bpl.n	405442 <__swsetup_r+0x36>
  405428:	6920      	ldr	r0, [r4, #16]
  40542a:	b1a8      	cbz	r0, 405458 <__swsetup_r+0x4c>
  40542c:	f013 0201 	ands.w	r2, r3, #1
  405430:	d01e      	beq.n	405470 <__swsetup_r+0x64>
  405432:	6963      	ldr	r3, [r4, #20]
  405434:	2200      	movs	r2, #0
  405436:	425b      	negs	r3, r3
  405438:	61a3      	str	r3, [r4, #24]
  40543a:	60a2      	str	r2, [r4, #8]
  40543c:	b1f0      	cbz	r0, 40547c <__swsetup_r+0x70>
  40543e:	2000      	movs	r0, #0
  405440:	bd38      	pop	{r3, r4, r5, pc}
  405442:	06d9      	lsls	r1, r3, #27
  405444:	d53c      	bpl.n	4054c0 <__swsetup_r+0xb4>
  405446:	0758      	lsls	r0, r3, #29
  405448:	d426      	bmi.n	405498 <__swsetup_r+0x8c>
  40544a:	6920      	ldr	r0, [r4, #16]
  40544c:	f042 0308 	orr.w	r3, r2, #8
  405450:	81a3      	strh	r3, [r4, #12]
  405452:	b29b      	uxth	r3, r3
  405454:	2800      	cmp	r0, #0
  405456:	d1e9      	bne.n	40542c <__swsetup_r+0x20>
  405458:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40545c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405460:	d0e4      	beq.n	40542c <__swsetup_r+0x20>
  405462:	4628      	mov	r0, r5
  405464:	4621      	mov	r1, r4
  405466:	f001 fcfd 	bl	406e64 <__smakebuf_r>
  40546a:	89a3      	ldrh	r3, [r4, #12]
  40546c:	6920      	ldr	r0, [r4, #16]
  40546e:	e7dd      	b.n	40542c <__swsetup_r+0x20>
  405470:	0799      	lsls	r1, r3, #30
  405472:	bf58      	it	pl
  405474:	6962      	ldrpl	r2, [r4, #20]
  405476:	60a2      	str	r2, [r4, #8]
  405478:	2800      	cmp	r0, #0
  40547a:	d1e0      	bne.n	40543e <__swsetup_r+0x32>
  40547c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405480:	061a      	lsls	r2, r3, #24
  405482:	d5dd      	bpl.n	405440 <__swsetup_r+0x34>
  405484:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405488:	81a3      	strh	r3, [r4, #12]
  40548a:	f04f 30ff 	mov.w	r0, #4294967295
  40548e:	bd38      	pop	{r3, r4, r5, pc}
  405490:	4618      	mov	r0, r3
  405492:	f001 f8e7 	bl	406664 <__sinit>
  405496:	e7c2      	b.n	40541e <__swsetup_r+0x12>
  405498:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40549a:	b151      	cbz	r1, 4054b2 <__swsetup_r+0xa6>
  40549c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4054a0:	4299      	cmp	r1, r3
  4054a2:	d004      	beq.n	4054ae <__swsetup_r+0xa2>
  4054a4:	4628      	mov	r0, r5
  4054a6:	f001 fa03 	bl	4068b0 <_free_r>
  4054aa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4054ae:	2300      	movs	r3, #0
  4054b0:	6323      	str	r3, [r4, #48]	; 0x30
  4054b2:	2300      	movs	r3, #0
  4054b4:	6920      	ldr	r0, [r4, #16]
  4054b6:	6063      	str	r3, [r4, #4]
  4054b8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4054bc:	6020      	str	r0, [r4, #0]
  4054be:	e7c5      	b.n	40544c <__swsetup_r+0x40>
  4054c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4054c4:	2309      	movs	r3, #9
  4054c6:	602b      	str	r3, [r5, #0]
  4054c8:	f04f 30ff 	mov.w	r0, #4294967295
  4054cc:	81a2      	strh	r2, [r4, #12]
  4054ce:	bd38      	pop	{r3, r4, r5, pc}
  4054d0:	20400044 	.word	0x20400044

004054d4 <register_fini>:
  4054d4:	4b02      	ldr	r3, [pc, #8]	; (4054e0 <register_fini+0xc>)
  4054d6:	b113      	cbz	r3, 4054de <register_fini+0xa>
  4054d8:	4802      	ldr	r0, [pc, #8]	; (4054e4 <register_fini+0x10>)
  4054da:	f000 b805 	b.w	4054e8 <atexit>
  4054de:	4770      	bx	lr
  4054e0:	00000000 	.word	0x00000000
  4054e4:	004066d5 	.word	0x004066d5

004054e8 <atexit>:
  4054e8:	2300      	movs	r3, #0
  4054ea:	4601      	mov	r1, r0
  4054ec:	461a      	mov	r2, r3
  4054ee:	4618      	mov	r0, r3
  4054f0:	f002 beb0 	b.w	408254 <__register_exitproc>

004054f4 <quorem>:
  4054f4:	6902      	ldr	r2, [r0, #16]
  4054f6:	690b      	ldr	r3, [r1, #16]
  4054f8:	4293      	cmp	r3, r2
  4054fa:	f300 808d 	bgt.w	405618 <quorem+0x124>
  4054fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405502:	f103 38ff 	add.w	r8, r3, #4294967295
  405506:	f101 0714 	add.w	r7, r1, #20
  40550a:	f100 0b14 	add.w	fp, r0, #20
  40550e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  405512:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  405516:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40551a:	b083      	sub	sp, #12
  40551c:	3201      	adds	r2, #1
  40551e:	fbb3 f9f2 	udiv	r9, r3, r2
  405522:	eb0b 0304 	add.w	r3, fp, r4
  405526:	9400      	str	r4, [sp, #0]
  405528:	eb07 0a04 	add.w	sl, r7, r4
  40552c:	9301      	str	r3, [sp, #4]
  40552e:	f1b9 0f00 	cmp.w	r9, #0
  405532:	d039      	beq.n	4055a8 <quorem+0xb4>
  405534:	2500      	movs	r5, #0
  405536:	462e      	mov	r6, r5
  405538:	46bc      	mov	ip, r7
  40553a:	46de      	mov	lr, fp
  40553c:	f85c 4b04 	ldr.w	r4, [ip], #4
  405540:	f8de 3000 	ldr.w	r3, [lr]
  405544:	b2a2      	uxth	r2, r4
  405546:	fb09 5502 	mla	r5, r9, r2, r5
  40554a:	0c22      	lsrs	r2, r4, #16
  40554c:	0c2c      	lsrs	r4, r5, #16
  40554e:	fb09 4202 	mla	r2, r9, r2, r4
  405552:	b2ad      	uxth	r5, r5
  405554:	1b75      	subs	r5, r6, r5
  405556:	b296      	uxth	r6, r2
  405558:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  40555c:	fa15 f383 	uxtah	r3, r5, r3
  405560:	eb06 4623 	add.w	r6, r6, r3, asr #16
  405564:	b29b      	uxth	r3, r3
  405566:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40556a:	45e2      	cmp	sl, ip
  40556c:	ea4f 4512 	mov.w	r5, r2, lsr #16
  405570:	f84e 3b04 	str.w	r3, [lr], #4
  405574:	ea4f 4626 	mov.w	r6, r6, asr #16
  405578:	d2e0      	bcs.n	40553c <quorem+0x48>
  40557a:	9b00      	ldr	r3, [sp, #0]
  40557c:	f85b 3003 	ldr.w	r3, [fp, r3]
  405580:	b993      	cbnz	r3, 4055a8 <quorem+0xb4>
  405582:	9c01      	ldr	r4, [sp, #4]
  405584:	1f23      	subs	r3, r4, #4
  405586:	459b      	cmp	fp, r3
  405588:	d20c      	bcs.n	4055a4 <quorem+0xb0>
  40558a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40558e:	b94b      	cbnz	r3, 4055a4 <quorem+0xb0>
  405590:	f1a4 0308 	sub.w	r3, r4, #8
  405594:	e002      	b.n	40559c <quorem+0xa8>
  405596:	681a      	ldr	r2, [r3, #0]
  405598:	3b04      	subs	r3, #4
  40559a:	b91a      	cbnz	r2, 4055a4 <quorem+0xb0>
  40559c:	459b      	cmp	fp, r3
  40559e:	f108 38ff 	add.w	r8, r8, #4294967295
  4055a2:	d3f8      	bcc.n	405596 <quorem+0xa2>
  4055a4:	f8c0 8010 	str.w	r8, [r0, #16]
  4055a8:	4604      	mov	r4, r0
  4055aa:	f002 fa37 	bl	407a1c <__mcmp>
  4055ae:	2800      	cmp	r0, #0
  4055b0:	db2e      	blt.n	405610 <quorem+0x11c>
  4055b2:	f109 0901 	add.w	r9, r9, #1
  4055b6:	465d      	mov	r5, fp
  4055b8:	2300      	movs	r3, #0
  4055ba:	f857 1b04 	ldr.w	r1, [r7], #4
  4055be:	6828      	ldr	r0, [r5, #0]
  4055c0:	b28a      	uxth	r2, r1
  4055c2:	1a9a      	subs	r2, r3, r2
  4055c4:	0c0b      	lsrs	r3, r1, #16
  4055c6:	fa12 f280 	uxtah	r2, r2, r0
  4055ca:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4055ce:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4055d2:	b292      	uxth	r2, r2
  4055d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4055d8:	45ba      	cmp	sl, r7
  4055da:	f845 2b04 	str.w	r2, [r5], #4
  4055de:	ea4f 4323 	mov.w	r3, r3, asr #16
  4055e2:	d2ea      	bcs.n	4055ba <quorem+0xc6>
  4055e4:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4055e8:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4055ec:	b982      	cbnz	r2, 405610 <quorem+0x11c>
  4055ee:	1f1a      	subs	r2, r3, #4
  4055f0:	4593      	cmp	fp, r2
  4055f2:	d20b      	bcs.n	40560c <quorem+0x118>
  4055f4:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4055f8:	b942      	cbnz	r2, 40560c <quorem+0x118>
  4055fa:	3b08      	subs	r3, #8
  4055fc:	e002      	b.n	405604 <quorem+0x110>
  4055fe:	681a      	ldr	r2, [r3, #0]
  405600:	3b04      	subs	r3, #4
  405602:	b91a      	cbnz	r2, 40560c <quorem+0x118>
  405604:	459b      	cmp	fp, r3
  405606:	f108 38ff 	add.w	r8, r8, #4294967295
  40560a:	d3f8      	bcc.n	4055fe <quorem+0x10a>
  40560c:	f8c4 8010 	str.w	r8, [r4, #16]
  405610:	4648      	mov	r0, r9
  405612:	b003      	add	sp, #12
  405614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405618:	2000      	movs	r0, #0
  40561a:	4770      	bx	lr
  40561c:	0000      	movs	r0, r0
	...

00405620 <_dtoa_r>:
  405620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405624:	6c01      	ldr	r1, [r0, #64]	; 0x40
  405626:	b09b      	sub	sp, #108	; 0x6c
  405628:	4604      	mov	r4, r0
  40562a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40562c:	4692      	mov	sl, r2
  40562e:	469b      	mov	fp, r3
  405630:	b141      	cbz	r1, 405644 <_dtoa_r+0x24>
  405632:	6c42      	ldr	r2, [r0, #68]	; 0x44
  405634:	604a      	str	r2, [r1, #4]
  405636:	2301      	movs	r3, #1
  405638:	4093      	lsls	r3, r2
  40563a:	608b      	str	r3, [r1, #8]
  40563c:	f002 f816 	bl	40766c <_Bfree>
  405640:	2300      	movs	r3, #0
  405642:	6423      	str	r3, [r4, #64]	; 0x40
  405644:	f1bb 0f00 	cmp.w	fp, #0
  405648:	465d      	mov	r5, fp
  40564a:	db35      	blt.n	4056b8 <_dtoa_r+0x98>
  40564c:	2300      	movs	r3, #0
  40564e:	6033      	str	r3, [r6, #0]
  405650:	4b9d      	ldr	r3, [pc, #628]	; (4058c8 <_dtoa_r+0x2a8>)
  405652:	43ab      	bics	r3, r5
  405654:	d015      	beq.n	405682 <_dtoa_r+0x62>
  405656:	4650      	mov	r0, sl
  405658:	4659      	mov	r1, fp
  40565a:	2200      	movs	r2, #0
  40565c:	2300      	movs	r3, #0
  40565e:	f003 fb71 	bl	408d44 <__aeabi_dcmpeq>
  405662:	4680      	mov	r8, r0
  405664:	2800      	cmp	r0, #0
  405666:	d02d      	beq.n	4056c4 <_dtoa_r+0xa4>
  405668:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40566a:	2301      	movs	r3, #1
  40566c:	6013      	str	r3, [r2, #0]
  40566e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405670:	2b00      	cmp	r3, #0
  405672:	f000 80bd 	beq.w	4057f0 <_dtoa_r+0x1d0>
  405676:	4895      	ldr	r0, [pc, #596]	; (4058cc <_dtoa_r+0x2ac>)
  405678:	6018      	str	r0, [r3, #0]
  40567a:	3801      	subs	r0, #1
  40567c:	b01b      	add	sp, #108	; 0x6c
  40567e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405682:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405684:	f242 730f 	movw	r3, #9999	; 0x270f
  405688:	6013      	str	r3, [r2, #0]
  40568a:	f1ba 0f00 	cmp.w	sl, #0
  40568e:	d10d      	bne.n	4056ac <_dtoa_r+0x8c>
  405690:	f3c5 0513 	ubfx	r5, r5, #0, #20
  405694:	b955      	cbnz	r5, 4056ac <_dtoa_r+0x8c>
  405696:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405698:	488d      	ldr	r0, [pc, #564]	; (4058d0 <_dtoa_r+0x2b0>)
  40569a:	2b00      	cmp	r3, #0
  40569c:	d0ee      	beq.n	40567c <_dtoa_r+0x5c>
  40569e:	f100 0308 	add.w	r3, r0, #8
  4056a2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4056a4:	6013      	str	r3, [r2, #0]
  4056a6:	b01b      	add	sp, #108	; 0x6c
  4056a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056ac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4056ae:	4889      	ldr	r0, [pc, #548]	; (4058d4 <_dtoa_r+0x2b4>)
  4056b0:	2b00      	cmp	r3, #0
  4056b2:	d0e3      	beq.n	40567c <_dtoa_r+0x5c>
  4056b4:	1cc3      	adds	r3, r0, #3
  4056b6:	e7f4      	b.n	4056a2 <_dtoa_r+0x82>
  4056b8:	2301      	movs	r3, #1
  4056ba:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4056be:	6033      	str	r3, [r6, #0]
  4056c0:	46ab      	mov	fp, r5
  4056c2:	e7c5      	b.n	405650 <_dtoa_r+0x30>
  4056c4:	aa18      	add	r2, sp, #96	; 0x60
  4056c6:	ab19      	add	r3, sp, #100	; 0x64
  4056c8:	9201      	str	r2, [sp, #4]
  4056ca:	9300      	str	r3, [sp, #0]
  4056cc:	4652      	mov	r2, sl
  4056ce:	465b      	mov	r3, fp
  4056d0:	4620      	mov	r0, r4
  4056d2:	f002 fa43 	bl	407b5c <__d2b>
  4056d6:	0d2b      	lsrs	r3, r5, #20
  4056d8:	4681      	mov	r9, r0
  4056da:	d071      	beq.n	4057c0 <_dtoa_r+0x1a0>
  4056dc:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4056e0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4056e4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4056e6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4056ea:	4650      	mov	r0, sl
  4056ec:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  4056f0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4056f4:	2200      	movs	r2, #0
  4056f6:	4b78      	ldr	r3, [pc, #480]	; (4058d8 <_dtoa_r+0x2b8>)
  4056f8:	f002 ff08 	bl	40850c <__aeabi_dsub>
  4056fc:	a36c      	add	r3, pc, #432	; (adr r3, 4058b0 <_dtoa_r+0x290>)
  4056fe:	e9d3 2300 	ldrd	r2, r3, [r3]
  405702:	f003 f8b7 	bl	408874 <__aeabi_dmul>
  405706:	a36c      	add	r3, pc, #432	; (adr r3, 4058b8 <_dtoa_r+0x298>)
  405708:	e9d3 2300 	ldrd	r2, r3, [r3]
  40570c:	f002 ff00 	bl	408510 <__adddf3>
  405710:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405714:	4630      	mov	r0, r6
  405716:	f003 f847 	bl	4087a8 <__aeabi_i2d>
  40571a:	a369      	add	r3, pc, #420	; (adr r3, 4058c0 <_dtoa_r+0x2a0>)
  40571c:	e9d3 2300 	ldrd	r2, r3, [r3]
  405720:	f003 f8a8 	bl	408874 <__aeabi_dmul>
  405724:	4602      	mov	r2, r0
  405726:	460b      	mov	r3, r1
  405728:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40572c:	f002 fef0 	bl	408510 <__adddf3>
  405730:	e9cd 0104 	strd	r0, r1, [sp, #16]
  405734:	f003 fb4e 	bl	408dd4 <__aeabi_d2iz>
  405738:	2200      	movs	r2, #0
  40573a:	9002      	str	r0, [sp, #8]
  40573c:	2300      	movs	r3, #0
  40573e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405742:	f003 fb09 	bl	408d58 <__aeabi_dcmplt>
  405746:	2800      	cmp	r0, #0
  405748:	f040 8173 	bne.w	405a32 <_dtoa_r+0x412>
  40574c:	9d02      	ldr	r5, [sp, #8]
  40574e:	2d16      	cmp	r5, #22
  405750:	f200 815d 	bhi.w	405a0e <_dtoa_r+0x3ee>
  405754:	4b61      	ldr	r3, [pc, #388]	; (4058dc <_dtoa_r+0x2bc>)
  405756:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40575a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40575e:	4652      	mov	r2, sl
  405760:	465b      	mov	r3, fp
  405762:	f003 fb17 	bl	408d94 <__aeabi_dcmpgt>
  405766:	2800      	cmp	r0, #0
  405768:	f000 81c5 	beq.w	405af6 <_dtoa_r+0x4d6>
  40576c:	1e6b      	subs	r3, r5, #1
  40576e:	9302      	str	r3, [sp, #8]
  405770:	2300      	movs	r3, #0
  405772:	930e      	str	r3, [sp, #56]	; 0x38
  405774:	1bbf      	subs	r7, r7, r6
  405776:	1e7b      	subs	r3, r7, #1
  405778:	9306      	str	r3, [sp, #24]
  40577a:	f100 8154 	bmi.w	405a26 <_dtoa_r+0x406>
  40577e:	2300      	movs	r3, #0
  405780:	9308      	str	r3, [sp, #32]
  405782:	9b02      	ldr	r3, [sp, #8]
  405784:	2b00      	cmp	r3, #0
  405786:	f2c0 8145 	blt.w	405a14 <_dtoa_r+0x3f4>
  40578a:	9a06      	ldr	r2, [sp, #24]
  40578c:	930d      	str	r3, [sp, #52]	; 0x34
  40578e:	4611      	mov	r1, r2
  405790:	4419      	add	r1, r3
  405792:	2300      	movs	r3, #0
  405794:	9106      	str	r1, [sp, #24]
  405796:	930c      	str	r3, [sp, #48]	; 0x30
  405798:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40579a:	2b09      	cmp	r3, #9
  40579c:	d82a      	bhi.n	4057f4 <_dtoa_r+0x1d4>
  40579e:	2b05      	cmp	r3, #5
  4057a0:	f340 865b 	ble.w	40645a <_dtoa_r+0xe3a>
  4057a4:	3b04      	subs	r3, #4
  4057a6:	9324      	str	r3, [sp, #144]	; 0x90
  4057a8:	2500      	movs	r5, #0
  4057aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4057ac:	3b02      	subs	r3, #2
  4057ae:	2b03      	cmp	r3, #3
  4057b0:	f200 8642 	bhi.w	406438 <_dtoa_r+0xe18>
  4057b4:	e8df f013 	tbh	[pc, r3, lsl #1]
  4057b8:	02c903d4 	.word	0x02c903d4
  4057bc:	046103df 	.word	0x046103df
  4057c0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4057c2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4057c4:	443e      	add	r6, r7
  4057c6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4057ca:	2b20      	cmp	r3, #32
  4057cc:	f340 818e 	ble.w	405aec <_dtoa_r+0x4cc>
  4057d0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4057d4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4057d8:	409d      	lsls	r5, r3
  4057da:	fa2a f000 	lsr.w	r0, sl, r0
  4057de:	4328      	orrs	r0, r5
  4057e0:	f002 ffd2 	bl	408788 <__aeabi_ui2d>
  4057e4:	2301      	movs	r3, #1
  4057e6:	3e01      	subs	r6, #1
  4057e8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4057ec:	9314      	str	r3, [sp, #80]	; 0x50
  4057ee:	e781      	b.n	4056f4 <_dtoa_r+0xd4>
  4057f0:	483b      	ldr	r0, [pc, #236]	; (4058e0 <_dtoa_r+0x2c0>)
  4057f2:	e743      	b.n	40567c <_dtoa_r+0x5c>
  4057f4:	2100      	movs	r1, #0
  4057f6:	6461      	str	r1, [r4, #68]	; 0x44
  4057f8:	4620      	mov	r0, r4
  4057fa:	9125      	str	r1, [sp, #148]	; 0x94
  4057fc:	f001 ff10 	bl	407620 <_Balloc>
  405800:	f04f 33ff 	mov.w	r3, #4294967295
  405804:	930a      	str	r3, [sp, #40]	; 0x28
  405806:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405808:	930f      	str	r3, [sp, #60]	; 0x3c
  40580a:	2301      	movs	r3, #1
  40580c:	9004      	str	r0, [sp, #16]
  40580e:	6420      	str	r0, [r4, #64]	; 0x40
  405810:	9224      	str	r2, [sp, #144]	; 0x90
  405812:	930b      	str	r3, [sp, #44]	; 0x2c
  405814:	9b19      	ldr	r3, [sp, #100]	; 0x64
  405816:	2b00      	cmp	r3, #0
  405818:	f2c0 80d9 	blt.w	4059ce <_dtoa_r+0x3ae>
  40581c:	9a02      	ldr	r2, [sp, #8]
  40581e:	2a0e      	cmp	r2, #14
  405820:	f300 80d5 	bgt.w	4059ce <_dtoa_r+0x3ae>
  405824:	4b2d      	ldr	r3, [pc, #180]	; (4058dc <_dtoa_r+0x2bc>)
  405826:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40582a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40582e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  405832:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405834:	2b00      	cmp	r3, #0
  405836:	f2c0 83ba 	blt.w	405fae <_dtoa_r+0x98e>
  40583a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40583e:	4650      	mov	r0, sl
  405840:	462a      	mov	r2, r5
  405842:	4633      	mov	r3, r6
  405844:	4659      	mov	r1, fp
  405846:	f003 f93f 	bl	408ac8 <__aeabi_ddiv>
  40584a:	f003 fac3 	bl	408dd4 <__aeabi_d2iz>
  40584e:	4680      	mov	r8, r0
  405850:	f002 ffaa 	bl	4087a8 <__aeabi_i2d>
  405854:	462a      	mov	r2, r5
  405856:	4633      	mov	r3, r6
  405858:	f003 f80c 	bl	408874 <__aeabi_dmul>
  40585c:	460b      	mov	r3, r1
  40585e:	4602      	mov	r2, r0
  405860:	4659      	mov	r1, fp
  405862:	4650      	mov	r0, sl
  405864:	f002 fe52 	bl	40850c <__aeabi_dsub>
  405868:	9d04      	ldr	r5, [sp, #16]
  40586a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40586e:	702b      	strb	r3, [r5, #0]
  405870:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405872:	2b01      	cmp	r3, #1
  405874:	4606      	mov	r6, r0
  405876:	460f      	mov	r7, r1
  405878:	f105 0501 	add.w	r5, r5, #1
  40587c:	d068      	beq.n	405950 <_dtoa_r+0x330>
  40587e:	2200      	movs	r2, #0
  405880:	4b18      	ldr	r3, [pc, #96]	; (4058e4 <_dtoa_r+0x2c4>)
  405882:	f002 fff7 	bl	408874 <__aeabi_dmul>
  405886:	2200      	movs	r2, #0
  405888:	2300      	movs	r3, #0
  40588a:	4606      	mov	r6, r0
  40588c:	460f      	mov	r7, r1
  40588e:	f003 fa59 	bl	408d44 <__aeabi_dcmpeq>
  405892:	2800      	cmp	r0, #0
  405894:	f040 8088 	bne.w	4059a8 <_dtoa_r+0x388>
  405898:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40589c:	f04f 0a00 	mov.w	sl, #0
  4058a0:	f8df b040 	ldr.w	fp, [pc, #64]	; 4058e4 <_dtoa_r+0x2c4>
  4058a4:	940c      	str	r4, [sp, #48]	; 0x30
  4058a6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4058aa:	e028      	b.n	4058fe <_dtoa_r+0x2de>
  4058ac:	f3af 8000 	nop.w
  4058b0:	636f4361 	.word	0x636f4361
  4058b4:	3fd287a7 	.word	0x3fd287a7
  4058b8:	8b60c8b3 	.word	0x8b60c8b3
  4058bc:	3fc68a28 	.word	0x3fc68a28
  4058c0:	509f79fb 	.word	0x509f79fb
  4058c4:	3fd34413 	.word	0x3fd34413
  4058c8:	7ff00000 	.word	0x7ff00000
  4058cc:	004092a5 	.word	0x004092a5
  4058d0:	004092e8 	.word	0x004092e8
  4058d4:	004092f4 	.word	0x004092f4
  4058d8:	3ff80000 	.word	0x3ff80000
  4058dc:	00409330 	.word	0x00409330
  4058e0:	004092a4 	.word	0x004092a4
  4058e4:	40240000 	.word	0x40240000
  4058e8:	f002 ffc4 	bl	408874 <__aeabi_dmul>
  4058ec:	2200      	movs	r2, #0
  4058ee:	2300      	movs	r3, #0
  4058f0:	4606      	mov	r6, r0
  4058f2:	460f      	mov	r7, r1
  4058f4:	f003 fa26 	bl	408d44 <__aeabi_dcmpeq>
  4058f8:	2800      	cmp	r0, #0
  4058fa:	f040 83c1 	bne.w	406080 <_dtoa_r+0xa60>
  4058fe:	4642      	mov	r2, r8
  405900:	464b      	mov	r3, r9
  405902:	4630      	mov	r0, r6
  405904:	4639      	mov	r1, r7
  405906:	f003 f8df 	bl	408ac8 <__aeabi_ddiv>
  40590a:	f003 fa63 	bl	408dd4 <__aeabi_d2iz>
  40590e:	4604      	mov	r4, r0
  405910:	f002 ff4a 	bl	4087a8 <__aeabi_i2d>
  405914:	4642      	mov	r2, r8
  405916:	464b      	mov	r3, r9
  405918:	f002 ffac 	bl	408874 <__aeabi_dmul>
  40591c:	4602      	mov	r2, r0
  40591e:	460b      	mov	r3, r1
  405920:	4630      	mov	r0, r6
  405922:	4639      	mov	r1, r7
  405924:	f002 fdf2 	bl	40850c <__aeabi_dsub>
  405928:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40592c:	9e04      	ldr	r6, [sp, #16]
  40592e:	f805 eb01 	strb.w	lr, [r5], #1
  405932:	eba5 0e06 	sub.w	lr, r5, r6
  405936:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  405938:	45b6      	cmp	lr, r6
  40593a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40593e:	4652      	mov	r2, sl
  405940:	465b      	mov	r3, fp
  405942:	d1d1      	bne.n	4058e8 <_dtoa_r+0x2c8>
  405944:	46a0      	mov	r8, r4
  405946:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40594a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40594c:	4606      	mov	r6, r0
  40594e:	460f      	mov	r7, r1
  405950:	4632      	mov	r2, r6
  405952:	463b      	mov	r3, r7
  405954:	4630      	mov	r0, r6
  405956:	4639      	mov	r1, r7
  405958:	f002 fdda 	bl	408510 <__adddf3>
  40595c:	4606      	mov	r6, r0
  40595e:	460f      	mov	r7, r1
  405960:	4602      	mov	r2, r0
  405962:	460b      	mov	r3, r1
  405964:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405968:	f003 f9f6 	bl	408d58 <__aeabi_dcmplt>
  40596c:	b948      	cbnz	r0, 405982 <_dtoa_r+0x362>
  40596e:	4632      	mov	r2, r6
  405970:	463b      	mov	r3, r7
  405972:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405976:	f003 f9e5 	bl	408d44 <__aeabi_dcmpeq>
  40597a:	b1a8      	cbz	r0, 4059a8 <_dtoa_r+0x388>
  40597c:	f018 0f01 	tst.w	r8, #1
  405980:	d012      	beq.n	4059a8 <_dtoa_r+0x388>
  405982:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405986:	9a04      	ldr	r2, [sp, #16]
  405988:	1e6b      	subs	r3, r5, #1
  40598a:	e004      	b.n	405996 <_dtoa_r+0x376>
  40598c:	429a      	cmp	r2, r3
  40598e:	f000 8401 	beq.w	406194 <_dtoa_r+0xb74>
  405992:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  405996:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40599a:	f103 0501 	add.w	r5, r3, #1
  40599e:	d0f5      	beq.n	40598c <_dtoa_r+0x36c>
  4059a0:	f108 0801 	add.w	r8, r8, #1
  4059a4:	f883 8000 	strb.w	r8, [r3]
  4059a8:	4649      	mov	r1, r9
  4059aa:	4620      	mov	r0, r4
  4059ac:	f001 fe5e 	bl	40766c <_Bfree>
  4059b0:	2200      	movs	r2, #0
  4059b2:	9b02      	ldr	r3, [sp, #8]
  4059b4:	702a      	strb	r2, [r5, #0]
  4059b6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4059b8:	3301      	adds	r3, #1
  4059ba:	6013      	str	r3, [r2, #0]
  4059bc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4059be:	2b00      	cmp	r3, #0
  4059c0:	f000 839e 	beq.w	406100 <_dtoa_r+0xae0>
  4059c4:	9804      	ldr	r0, [sp, #16]
  4059c6:	601d      	str	r5, [r3, #0]
  4059c8:	b01b      	add	sp, #108	; 0x6c
  4059ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4059ce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4059d0:	2a00      	cmp	r2, #0
  4059d2:	d03e      	beq.n	405a52 <_dtoa_r+0x432>
  4059d4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4059d6:	2a01      	cmp	r2, #1
  4059d8:	f340 8311 	ble.w	405ffe <_dtoa_r+0x9de>
  4059dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4059de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4059e0:	1e5f      	subs	r7, r3, #1
  4059e2:	42ba      	cmp	r2, r7
  4059e4:	f2c0 838f 	blt.w	406106 <_dtoa_r+0xae6>
  4059e8:	1bd7      	subs	r7, r2, r7
  4059ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4059ec:	2b00      	cmp	r3, #0
  4059ee:	f2c0 848b 	blt.w	406308 <_dtoa_r+0xce8>
  4059f2:	9d08      	ldr	r5, [sp, #32]
  4059f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4059f6:	9a08      	ldr	r2, [sp, #32]
  4059f8:	441a      	add	r2, r3
  4059fa:	9208      	str	r2, [sp, #32]
  4059fc:	9a06      	ldr	r2, [sp, #24]
  4059fe:	2101      	movs	r1, #1
  405a00:	441a      	add	r2, r3
  405a02:	4620      	mov	r0, r4
  405a04:	9206      	str	r2, [sp, #24]
  405a06:	f001 fecb 	bl	4077a0 <__i2b>
  405a0a:	4606      	mov	r6, r0
  405a0c:	e024      	b.n	405a58 <_dtoa_r+0x438>
  405a0e:	2301      	movs	r3, #1
  405a10:	930e      	str	r3, [sp, #56]	; 0x38
  405a12:	e6af      	b.n	405774 <_dtoa_r+0x154>
  405a14:	9a08      	ldr	r2, [sp, #32]
  405a16:	9b02      	ldr	r3, [sp, #8]
  405a18:	1ad2      	subs	r2, r2, r3
  405a1a:	425b      	negs	r3, r3
  405a1c:	930c      	str	r3, [sp, #48]	; 0x30
  405a1e:	2300      	movs	r3, #0
  405a20:	9208      	str	r2, [sp, #32]
  405a22:	930d      	str	r3, [sp, #52]	; 0x34
  405a24:	e6b8      	b.n	405798 <_dtoa_r+0x178>
  405a26:	f1c7 0301 	rsb	r3, r7, #1
  405a2a:	9308      	str	r3, [sp, #32]
  405a2c:	2300      	movs	r3, #0
  405a2e:	9306      	str	r3, [sp, #24]
  405a30:	e6a7      	b.n	405782 <_dtoa_r+0x162>
  405a32:	9d02      	ldr	r5, [sp, #8]
  405a34:	4628      	mov	r0, r5
  405a36:	f002 feb7 	bl	4087a8 <__aeabi_i2d>
  405a3a:	4602      	mov	r2, r0
  405a3c:	460b      	mov	r3, r1
  405a3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405a42:	f003 f97f 	bl	408d44 <__aeabi_dcmpeq>
  405a46:	2800      	cmp	r0, #0
  405a48:	f47f ae80 	bne.w	40574c <_dtoa_r+0x12c>
  405a4c:	1e6b      	subs	r3, r5, #1
  405a4e:	9302      	str	r3, [sp, #8]
  405a50:	e67c      	b.n	40574c <_dtoa_r+0x12c>
  405a52:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405a54:	9d08      	ldr	r5, [sp, #32]
  405a56:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  405a58:	2d00      	cmp	r5, #0
  405a5a:	dd0c      	ble.n	405a76 <_dtoa_r+0x456>
  405a5c:	9906      	ldr	r1, [sp, #24]
  405a5e:	2900      	cmp	r1, #0
  405a60:	460b      	mov	r3, r1
  405a62:	dd08      	ble.n	405a76 <_dtoa_r+0x456>
  405a64:	42a9      	cmp	r1, r5
  405a66:	9a08      	ldr	r2, [sp, #32]
  405a68:	bfa8      	it	ge
  405a6a:	462b      	movge	r3, r5
  405a6c:	1ad2      	subs	r2, r2, r3
  405a6e:	1aed      	subs	r5, r5, r3
  405a70:	1acb      	subs	r3, r1, r3
  405a72:	9208      	str	r2, [sp, #32]
  405a74:	9306      	str	r3, [sp, #24]
  405a76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405a78:	b1d3      	cbz	r3, 405ab0 <_dtoa_r+0x490>
  405a7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405a7c:	2b00      	cmp	r3, #0
  405a7e:	f000 82b7 	beq.w	405ff0 <_dtoa_r+0x9d0>
  405a82:	2f00      	cmp	r7, #0
  405a84:	dd10      	ble.n	405aa8 <_dtoa_r+0x488>
  405a86:	4631      	mov	r1, r6
  405a88:	463a      	mov	r2, r7
  405a8a:	4620      	mov	r0, r4
  405a8c:	f001 ff24 	bl	4078d8 <__pow5mult>
  405a90:	464a      	mov	r2, r9
  405a92:	4601      	mov	r1, r0
  405a94:	4606      	mov	r6, r0
  405a96:	4620      	mov	r0, r4
  405a98:	f001 fe8c 	bl	4077b4 <__multiply>
  405a9c:	4649      	mov	r1, r9
  405a9e:	4680      	mov	r8, r0
  405aa0:	4620      	mov	r0, r4
  405aa2:	f001 fde3 	bl	40766c <_Bfree>
  405aa6:	46c1      	mov	r9, r8
  405aa8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405aaa:	1bda      	subs	r2, r3, r7
  405aac:	f040 82a1 	bne.w	405ff2 <_dtoa_r+0x9d2>
  405ab0:	2101      	movs	r1, #1
  405ab2:	4620      	mov	r0, r4
  405ab4:	f001 fe74 	bl	4077a0 <__i2b>
  405ab8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405aba:	2b00      	cmp	r3, #0
  405abc:	4680      	mov	r8, r0
  405abe:	dd1c      	ble.n	405afa <_dtoa_r+0x4da>
  405ac0:	4601      	mov	r1, r0
  405ac2:	461a      	mov	r2, r3
  405ac4:	4620      	mov	r0, r4
  405ac6:	f001 ff07 	bl	4078d8 <__pow5mult>
  405aca:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405acc:	2b01      	cmp	r3, #1
  405ace:	4680      	mov	r8, r0
  405ad0:	f340 8254 	ble.w	405f7c <_dtoa_r+0x95c>
  405ad4:	2300      	movs	r3, #0
  405ad6:	930c      	str	r3, [sp, #48]	; 0x30
  405ad8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405adc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  405ae0:	6918      	ldr	r0, [r3, #16]
  405ae2:	f001 fe0d 	bl	407700 <__hi0bits>
  405ae6:	f1c0 0020 	rsb	r0, r0, #32
  405aea:	e010      	b.n	405b0e <_dtoa_r+0x4ee>
  405aec:	f1c3 0520 	rsb	r5, r3, #32
  405af0:	fa0a f005 	lsl.w	r0, sl, r5
  405af4:	e674      	b.n	4057e0 <_dtoa_r+0x1c0>
  405af6:	900e      	str	r0, [sp, #56]	; 0x38
  405af8:	e63c      	b.n	405774 <_dtoa_r+0x154>
  405afa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405afc:	2b01      	cmp	r3, #1
  405afe:	f340 8287 	ble.w	406010 <_dtoa_r+0x9f0>
  405b02:	2300      	movs	r3, #0
  405b04:	930c      	str	r3, [sp, #48]	; 0x30
  405b06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405b08:	2001      	movs	r0, #1
  405b0a:	2b00      	cmp	r3, #0
  405b0c:	d1e4      	bne.n	405ad8 <_dtoa_r+0x4b8>
  405b0e:	9a06      	ldr	r2, [sp, #24]
  405b10:	4410      	add	r0, r2
  405b12:	f010 001f 	ands.w	r0, r0, #31
  405b16:	f000 80a1 	beq.w	405c5c <_dtoa_r+0x63c>
  405b1a:	f1c0 0320 	rsb	r3, r0, #32
  405b1e:	2b04      	cmp	r3, #4
  405b20:	f340 849e 	ble.w	406460 <_dtoa_r+0xe40>
  405b24:	9b08      	ldr	r3, [sp, #32]
  405b26:	f1c0 001c 	rsb	r0, r0, #28
  405b2a:	4403      	add	r3, r0
  405b2c:	9308      	str	r3, [sp, #32]
  405b2e:	4613      	mov	r3, r2
  405b30:	4403      	add	r3, r0
  405b32:	4405      	add	r5, r0
  405b34:	9306      	str	r3, [sp, #24]
  405b36:	9b08      	ldr	r3, [sp, #32]
  405b38:	2b00      	cmp	r3, #0
  405b3a:	dd05      	ble.n	405b48 <_dtoa_r+0x528>
  405b3c:	4649      	mov	r1, r9
  405b3e:	461a      	mov	r2, r3
  405b40:	4620      	mov	r0, r4
  405b42:	f001 ff19 	bl	407978 <__lshift>
  405b46:	4681      	mov	r9, r0
  405b48:	9b06      	ldr	r3, [sp, #24]
  405b4a:	2b00      	cmp	r3, #0
  405b4c:	dd05      	ble.n	405b5a <_dtoa_r+0x53a>
  405b4e:	4641      	mov	r1, r8
  405b50:	461a      	mov	r2, r3
  405b52:	4620      	mov	r0, r4
  405b54:	f001 ff10 	bl	407978 <__lshift>
  405b58:	4680      	mov	r8, r0
  405b5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405b5c:	2b00      	cmp	r3, #0
  405b5e:	f040 8086 	bne.w	405c6e <_dtoa_r+0x64e>
  405b62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405b64:	2b00      	cmp	r3, #0
  405b66:	f340 8266 	ble.w	406036 <_dtoa_r+0xa16>
  405b6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405b6c:	2b00      	cmp	r3, #0
  405b6e:	f000 8098 	beq.w	405ca2 <_dtoa_r+0x682>
  405b72:	2d00      	cmp	r5, #0
  405b74:	dd05      	ble.n	405b82 <_dtoa_r+0x562>
  405b76:	4631      	mov	r1, r6
  405b78:	462a      	mov	r2, r5
  405b7a:	4620      	mov	r0, r4
  405b7c:	f001 fefc 	bl	407978 <__lshift>
  405b80:	4606      	mov	r6, r0
  405b82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405b84:	2b00      	cmp	r3, #0
  405b86:	f040 8337 	bne.w	4061f8 <_dtoa_r+0xbd8>
  405b8a:	9606      	str	r6, [sp, #24]
  405b8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405b8e:	9a04      	ldr	r2, [sp, #16]
  405b90:	f8dd b018 	ldr.w	fp, [sp, #24]
  405b94:	3b01      	subs	r3, #1
  405b96:	18d3      	adds	r3, r2, r3
  405b98:	930b      	str	r3, [sp, #44]	; 0x2c
  405b9a:	f00a 0301 	and.w	r3, sl, #1
  405b9e:	930c      	str	r3, [sp, #48]	; 0x30
  405ba0:	4617      	mov	r7, r2
  405ba2:	46c2      	mov	sl, r8
  405ba4:	4651      	mov	r1, sl
  405ba6:	4648      	mov	r0, r9
  405ba8:	f7ff fca4 	bl	4054f4 <quorem>
  405bac:	4631      	mov	r1, r6
  405bae:	4605      	mov	r5, r0
  405bb0:	4648      	mov	r0, r9
  405bb2:	f001 ff33 	bl	407a1c <__mcmp>
  405bb6:	465a      	mov	r2, fp
  405bb8:	900a      	str	r0, [sp, #40]	; 0x28
  405bba:	4651      	mov	r1, sl
  405bbc:	4620      	mov	r0, r4
  405bbe:	f001 ff49 	bl	407a54 <__mdiff>
  405bc2:	68c2      	ldr	r2, [r0, #12]
  405bc4:	4680      	mov	r8, r0
  405bc6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405bca:	2a00      	cmp	r2, #0
  405bcc:	f040 822b 	bne.w	406026 <_dtoa_r+0xa06>
  405bd0:	4601      	mov	r1, r0
  405bd2:	4648      	mov	r0, r9
  405bd4:	9308      	str	r3, [sp, #32]
  405bd6:	f001 ff21 	bl	407a1c <__mcmp>
  405bda:	4641      	mov	r1, r8
  405bdc:	9006      	str	r0, [sp, #24]
  405bde:	4620      	mov	r0, r4
  405be0:	f001 fd44 	bl	40766c <_Bfree>
  405be4:	9a06      	ldr	r2, [sp, #24]
  405be6:	9b08      	ldr	r3, [sp, #32]
  405be8:	b932      	cbnz	r2, 405bf8 <_dtoa_r+0x5d8>
  405bea:	9924      	ldr	r1, [sp, #144]	; 0x90
  405bec:	b921      	cbnz	r1, 405bf8 <_dtoa_r+0x5d8>
  405bee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405bf0:	2a00      	cmp	r2, #0
  405bf2:	f000 83ef 	beq.w	4063d4 <_dtoa_r+0xdb4>
  405bf6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405bf8:	990a      	ldr	r1, [sp, #40]	; 0x28
  405bfa:	2900      	cmp	r1, #0
  405bfc:	f2c0 829f 	blt.w	40613e <_dtoa_r+0xb1e>
  405c00:	d105      	bne.n	405c0e <_dtoa_r+0x5ee>
  405c02:	9924      	ldr	r1, [sp, #144]	; 0x90
  405c04:	b919      	cbnz	r1, 405c0e <_dtoa_r+0x5ee>
  405c06:	990c      	ldr	r1, [sp, #48]	; 0x30
  405c08:	2900      	cmp	r1, #0
  405c0a:	f000 8298 	beq.w	40613e <_dtoa_r+0xb1e>
  405c0e:	2a00      	cmp	r2, #0
  405c10:	f300 8306 	bgt.w	406220 <_dtoa_r+0xc00>
  405c14:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405c16:	703b      	strb	r3, [r7, #0]
  405c18:	f107 0801 	add.w	r8, r7, #1
  405c1c:	4297      	cmp	r7, r2
  405c1e:	4645      	mov	r5, r8
  405c20:	f000 830c 	beq.w	40623c <_dtoa_r+0xc1c>
  405c24:	4649      	mov	r1, r9
  405c26:	2300      	movs	r3, #0
  405c28:	220a      	movs	r2, #10
  405c2a:	4620      	mov	r0, r4
  405c2c:	f001 fd28 	bl	407680 <__multadd>
  405c30:	455e      	cmp	r6, fp
  405c32:	4681      	mov	r9, r0
  405c34:	4631      	mov	r1, r6
  405c36:	f04f 0300 	mov.w	r3, #0
  405c3a:	f04f 020a 	mov.w	r2, #10
  405c3e:	4620      	mov	r0, r4
  405c40:	f000 81eb 	beq.w	40601a <_dtoa_r+0x9fa>
  405c44:	f001 fd1c 	bl	407680 <__multadd>
  405c48:	4659      	mov	r1, fp
  405c4a:	4606      	mov	r6, r0
  405c4c:	2300      	movs	r3, #0
  405c4e:	220a      	movs	r2, #10
  405c50:	4620      	mov	r0, r4
  405c52:	f001 fd15 	bl	407680 <__multadd>
  405c56:	4647      	mov	r7, r8
  405c58:	4683      	mov	fp, r0
  405c5a:	e7a3      	b.n	405ba4 <_dtoa_r+0x584>
  405c5c:	201c      	movs	r0, #28
  405c5e:	9b08      	ldr	r3, [sp, #32]
  405c60:	4403      	add	r3, r0
  405c62:	9308      	str	r3, [sp, #32]
  405c64:	9b06      	ldr	r3, [sp, #24]
  405c66:	4403      	add	r3, r0
  405c68:	4405      	add	r5, r0
  405c6a:	9306      	str	r3, [sp, #24]
  405c6c:	e763      	b.n	405b36 <_dtoa_r+0x516>
  405c6e:	4641      	mov	r1, r8
  405c70:	4648      	mov	r0, r9
  405c72:	f001 fed3 	bl	407a1c <__mcmp>
  405c76:	2800      	cmp	r0, #0
  405c78:	f6bf af73 	bge.w	405b62 <_dtoa_r+0x542>
  405c7c:	9f02      	ldr	r7, [sp, #8]
  405c7e:	4649      	mov	r1, r9
  405c80:	2300      	movs	r3, #0
  405c82:	220a      	movs	r2, #10
  405c84:	4620      	mov	r0, r4
  405c86:	3f01      	subs	r7, #1
  405c88:	9702      	str	r7, [sp, #8]
  405c8a:	f001 fcf9 	bl	407680 <__multadd>
  405c8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405c90:	4681      	mov	r9, r0
  405c92:	2b00      	cmp	r3, #0
  405c94:	f040 83b6 	bne.w	406404 <_dtoa_r+0xde4>
  405c98:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405c9a:	2b00      	cmp	r3, #0
  405c9c:	f340 83bf 	ble.w	40641e <_dtoa_r+0xdfe>
  405ca0:	930a      	str	r3, [sp, #40]	; 0x28
  405ca2:	f8dd b010 	ldr.w	fp, [sp, #16]
  405ca6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405ca8:	465d      	mov	r5, fp
  405caa:	e002      	b.n	405cb2 <_dtoa_r+0x692>
  405cac:	f001 fce8 	bl	407680 <__multadd>
  405cb0:	4681      	mov	r9, r0
  405cb2:	4641      	mov	r1, r8
  405cb4:	4648      	mov	r0, r9
  405cb6:	f7ff fc1d 	bl	4054f4 <quorem>
  405cba:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  405cbe:	f805 ab01 	strb.w	sl, [r5], #1
  405cc2:	eba5 030b 	sub.w	r3, r5, fp
  405cc6:	42bb      	cmp	r3, r7
  405cc8:	f04f 020a 	mov.w	r2, #10
  405ccc:	f04f 0300 	mov.w	r3, #0
  405cd0:	4649      	mov	r1, r9
  405cd2:	4620      	mov	r0, r4
  405cd4:	dbea      	blt.n	405cac <_dtoa_r+0x68c>
  405cd6:	9b04      	ldr	r3, [sp, #16]
  405cd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405cda:	2a01      	cmp	r2, #1
  405cdc:	bfac      	ite	ge
  405cde:	189b      	addge	r3, r3, r2
  405ce0:	3301      	addlt	r3, #1
  405ce2:	461d      	mov	r5, r3
  405ce4:	f04f 0b00 	mov.w	fp, #0
  405ce8:	4649      	mov	r1, r9
  405cea:	2201      	movs	r2, #1
  405cec:	4620      	mov	r0, r4
  405cee:	f001 fe43 	bl	407978 <__lshift>
  405cf2:	4641      	mov	r1, r8
  405cf4:	4681      	mov	r9, r0
  405cf6:	f001 fe91 	bl	407a1c <__mcmp>
  405cfa:	2800      	cmp	r0, #0
  405cfc:	f340 823d 	ble.w	40617a <_dtoa_r+0xb5a>
  405d00:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  405d04:	9904      	ldr	r1, [sp, #16]
  405d06:	1e6b      	subs	r3, r5, #1
  405d08:	e004      	b.n	405d14 <_dtoa_r+0x6f4>
  405d0a:	428b      	cmp	r3, r1
  405d0c:	f000 81ae 	beq.w	40606c <_dtoa_r+0xa4c>
  405d10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  405d14:	2a39      	cmp	r2, #57	; 0x39
  405d16:	f103 0501 	add.w	r5, r3, #1
  405d1a:	d0f6      	beq.n	405d0a <_dtoa_r+0x6ea>
  405d1c:	3201      	adds	r2, #1
  405d1e:	701a      	strb	r2, [r3, #0]
  405d20:	4641      	mov	r1, r8
  405d22:	4620      	mov	r0, r4
  405d24:	f001 fca2 	bl	40766c <_Bfree>
  405d28:	2e00      	cmp	r6, #0
  405d2a:	f43f ae3d 	beq.w	4059a8 <_dtoa_r+0x388>
  405d2e:	f1bb 0f00 	cmp.w	fp, #0
  405d32:	d005      	beq.n	405d40 <_dtoa_r+0x720>
  405d34:	45b3      	cmp	fp, r6
  405d36:	d003      	beq.n	405d40 <_dtoa_r+0x720>
  405d38:	4659      	mov	r1, fp
  405d3a:	4620      	mov	r0, r4
  405d3c:	f001 fc96 	bl	40766c <_Bfree>
  405d40:	4631      	mov	r1, r6
  405d42:	4620      	mov	r0, r4
  405d44:	f001 fc92 	bl	40766c <_Bfree>
  405d48:	e62e      	b.n	4059a8 <_dtoa_r+0x388>
  405d4a:	2300      	movs	r3, #0
  405d4c:	930b      	str	r3, [sp, #44]	; 0x2c
  405d4e:	9b02      	ldr	r3, [sp, #8]
  405d50:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405d52:	4413      	add	r3, r2
  405d54:	930f      	str	r3, [sp, #60]	; 0x3c
  405d56:	3301      	adds	r3, #1
  405d58:	2b01      	cmp	r3, #1
  405d5a:	461f      	mov	r7, r3
  405d5c:	461e      	mov	r6, r3
  405d5e:	930a      	str	r3, [sp, #40]	; 0x28
  405d60:	bfb8      	it	lt
  405d62:	2701      	movlt	r7, #1
  405d64:	2100      	movs	r1, #0
  405d66:	2f17      	cmp	r7, #23
  405d68:	6461      	str	r1, [r4, #68]	; 0x44
  405d6a:	d90a      	bls.n	405d82 <_dtoa_r+0x762>
  405d6c:	2201      	movs	r2, #1
  405d6e:	2304      	movs	r3, #4
  405d70:	005b      	lsls	r3, r3, #1
  405d72:	f103 0014 	add.w	r0, r3, #20
  405d76:	4287      	cmp	r7, r0
  405d78:	4611      	mov	r1, r2
  405d7a:	f102 0201 	add.w	r2, r2, #1
  405d7e:	d2f7      	bcs.n	405d70 <_dtoa_r+0x750>
  405d80:	6461      	str	r1, [r4, #68]	; 0x44
  405d82:	4620      	mov	r0, r4
  405d84:	f001 fc4c 	bl	407620 <_Balloc>
  405d88:	2e0e      	cmp	r6, #14
  405d8a:	9004      	str	r0, [sp, #16]
  405d8c:	6420      	str	r0, [r4, #64]	; 0x40
  405d8e:	f63f ad41 	bhi.w	405814 <_dtoa_r+0x1f4>
  405d92:	2d00      	cmp	r5, #0
  405d94:	f43f ad3e 	beq.w	405814 <_dtoa_r+0x1f4>
  405d98:	9902      	ldr	r1, [sp, #8]
  405d9a:	2900      	cmp	r1, #0
  405d9c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  405da0:	f340 8202 	ble.w	4061a8 <_dtoa_r+0xb88>
  405da4:	4bb8      	ldr	r3, [pc, #736]	; (406088 <_dtoa_r+0xa68>)
  405da6:	f001 020f 	and.w	r2, r1, #15
  405daa:	110d      	asrs	r5, r1, #4
  405dac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405db0:	06e9      	lsls	r1, r5, #27
  405db2:	e9d3 6700 	ldrd	r6, r7, [r3]
  405db6:	f140 81ae 	bpl.w	406116 <_dtoa_r+0xaf6>
  405dba:	4bb4      	ldr	r3, [pc, #720]	; (40608c <_dtoa_r+0xa6c>)
  405dbc:	4650      	mov	r0, sl
  405dbe:	4659      	mov	r1, fp
  405dc0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  405dc4:	f002 fe80 	bl	408ac8 <__aeabi_ddiv>
  405dc8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  405dcc:	f005 050f 	and.w	r5, r5, #15
  405dd0:	f04f 0a03 	mov.w	sl, #3
  405dd4:	b18d      	cbz	r5, 405dfa <_dtoa_r+0x7da>
  405dd6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40608c <_dtoa_r+0xa6c>
  405dda:	07ea      	lsls	r2, r5, #31
  405ddc:	d509      	bpl.n	405df2 <_dtoa_r+0x7d2>
  405dde:	4630      	mov	r0, r6
  405de0:	4639      	mov	r1, r7
  405de2:	e9d8 2300 	ldrd	r2, r3, [r8]
  405de6:	f002 fd45 	bl	408874 <__aeabi_dmul>
  405dea:	f10a 0a01 	add.w	sl, sl, #1
  405dee:	4606      	mov	r6, r0
  405df0:	460f      	mov	r7, r1
  405df2:	106d      	asrs	r5, r5, #1
  405df4:	f108 0808 	add.w	r8, r8, #8
  405df8:	d1ef      	bne.n	405dda <_dtoa_r+0x7ba>
  405dfa:	463b      	mov	r3, r7
  405dfc:	4632      	mov	r2, r6
  405dfe:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  405e02:	f002 fe61 	bl	408ac8 <__aeabi_ddiv>
  405e06:	4607      	mov	r7, r0
  405e08:	4688      	mov	r8, r1
  405e0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405e0c:	b143      	cbz	r3, 405e20 <_dtoa_r+0x800>
  405e0e:	2200      	movs	r2, #0
  405e10:	4b9f      	ldr	r3, [pc, #636]	; (406090 <_dtoa_r+0xa70>)
  405e12:	4638      	mov	r0, r7
  405e14:	4641      	mov	r1, r8
  405e16:	f002 ff9f 	bl	408d58 <__aeabi_dcmplt>
  405e1a:	2800      	cmp	r0, #0
  405e1c:	f040 8286 	bne.w	40632c <_dtoa_r+0xd0c>
  405e20:	4650      	mov	r0, sl
  405e22:	f002 fcc1 	bl	4087a8 <__aeabi_i2d>
  405e26:	463a      	mov	r2, r7
  405e28:	4643      	mov	r3, r8
  405e2a:	f002 fd23 	bl	408874 <__aeabi_dmul>
  405e2e:	4b99      	ldr	r3, [pc, #612]	; (406094 <_dtoa_r+0xa74>)
  405e30:	2200      	movs	r2, #0
  405e32:	f002 fb6d 	bl	408510 <__adddf3>
  405e36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405e38:	4605      	mov	r5, r0
  405e3a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405e3e:	2b00      	cmp	r3, #0
  405e40:	f000 813e 	beq.w	4060c0 <_dtoa_r+0xaa0>
  405e44:	9b02      	ldr	r3, [sp, #8]
  405e46:	9315      	str	r3, [sp, #84]	; 0x54
  405e48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405e4a:	9312      	str	r3, [sp, #72]	; 0x48
  405e4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405e4e:	2b00      	cmp	r3, #0
  405e50:	f000 81fa 	beq.w	406248 <_dtoa_r+0xc28>
  405e54:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405e56:	4b8c      	ldr	r3, [pc, #560]	; (406088 <_dtoa_r+0xa68>)
  405e58:	498f      	ldr	r1, [pc, #572]	; (406098 <_dtoa_r+0xa78>)
  405e5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405e5e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  405e62:	2000      	movs	r0, #0
  405e64:	f002 fe30 	bl	408ac8 <__aeabi_ddiv>
  405e68:	462a      	mov	r2, r5
  405e6a:	4633      	mov	r3, r6
  405e6c:	f002 fb4e 	bl	40850c <__aeabi_dsub>
  405e70:	4682      	mov	sl, r0
  405e72:	468b      	mov	fp, r1
  405e74:	4638      	mov	r0, r7
  405e76:	4641      	mov	r1, r8
  405e78:	f002 ffac 	bl	408dd4 <__aeabi_d2iz>
  405e7c:	4605      	mov	r5, r0
  405e7e:	f002 fc93 	bl	4087a8 <__aeabi_i2d>
  405e82:	4602      	mov	r2, r0
  405e84:	460b      	mov	r3, r1
  405e86:	4638      	mov	r0, r7
  405e88:	4641      	mov	r1, r8
  405e8a:	f002 fb3f 	bl	40850c <__aeabi_dsub>
  405e8e:	3530      	adds	r5, #48	; 0x30
  405e90:	fa5f f885 	uxtb.w	r8, r5
  405e94:	9d04      	ldr	r5, [sp, #16]
  405e96:	4606      	mov	r6, r0
  405e98:	460f      	mov	r7, r1
  405e9a:	f885 8000 	strb.w	r8, [r5]
  405e9e:	4602      	mov	r2, r0
  405ea0:	460b      	mov	r3, r1
  405ea2:	4650      	mov	r0, sl
  405ea4:	4659      	mov	r1, fp
  405ea6:	3501      	adds	r5, #1
  405ea8:	f002 ff74 	bl	408d94 <__aeabi_dcmpgt>
  405eac:	2800      	cmp	r0, #0
  405eae:	d154      	bne.n	405f5a <_dtoa_r+0x93a>
  405eb0:	4632      	mov	r2, r6
  405eb2:	463b      	mov	r3, r7
  405eb4:	2000      	movs	r0, #0
  405eb6:	4976      	ldr	r1, [pc, #472]	; (406090 <_dtoa_r+0xa70>)
  405eb8:	f002 fb28 	bl	40850c <__aeabi_dsub>
  405ebc:	4602      	mov	r2, r0
  405ebe:	460b      	mov	r3, r1
  405ec0:	4650      	mov	r0, sl
  405ec2:	4659      	mov	r1, fp
  405ec4:	f002 ff66 	bl	408d94 <__aeabi_dcmpgt>
  405ec8:	2800      	cmp	r0, #0
  405eca:	f040 8270 	bne.w	4063ae <_dtoa_r+0xd8e>
  405ece:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405ed0:	2a01      	cmp	r2, #1
  405ed2:	f000 8111 	beq.w	4060f8 <_dtoa_r+0xad8>
  405ed6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405ed8:	9a04      	ldr	r2, [sp, #16]
  405eda:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405ede:	4413      	add	r3, r2
  405ee0:	4699      	mov	r9, r3
  405ee2:	e00d      	b.n	405f00 <_dtoa_r+0x8e0>
  405ee4:	2000      	movs	r0, #0
  405ee6:	496a      	ldr	r1, [pc, #424]	; (406090 <_dtoa_r+0xa70>)
  405ee8:	f002 fb10 	bl	40850c <__aeabi_dsub>
  405eec:	4652      	mov	r2, sl
  405eee:	465b      	mov	r3, fp
  405ef0:	f002 ff32 	bl	408d58 <__aeabi_dcmplt>
  405ef4:	2800      	cmp	r0, #0
  405ef6:	f040 8258 	bne.w	4063aa <_dtoa_r+0xd8a>
  405efa:	454d      	cmp	r5, r9
  405efc:	f000 80fa 	beq.w	4060f4 <_dtoa_r+0xad4>
  405f00:	4650      	mov	r0, sl
  405f02:	4659      	mov	r1, fp
  405f04:	2200      	movs	r2, #0
  405f06:	4b65      	ldr	r3, [pc, #404]	; (40609c <_dtoa_r+0xa7c>)
  405f08:	f002 fcb4 	bl	408874 <__aeabi_dmul>
  405f0c:	2200      	movs	r2, #0
  405f0e:	4b63      	ldr	r3, [pc, #396]	; (40609c <_dtoa_r+0xa7c>)
  405f10:	4682      	mov	sl, r0
  405f12:	468b      	mov	fp, r1
  405f14:	4630      	mov	r0, r6
  405f16:	4639      	mov	r1, r7
  405f18:	f002 fcac 	bl	408874 <__aeabi_dmul>
  405f1c:	460f      	mov	r7, r1
  405f1e:	4606      	mov	r6, r0
  405f20:	f002 ff58 	bl	408dd4 <__aeabi_d2iz>
  405f24:	4680      	mov	r8, r0
  405f26:	f002 fc3f 	bl	4087a8 <__aeabi_i2d>
  405f2a:	4602      	mov	r2, r0
  405f2c:	460b      	mov	r3, r1
  405f2e:	4630      	mov	r0, r6
  405f30:	4639      	mov	r1, r7
  405f32:	f002 faeb 	bl	40850c <__aeabi_dsub>
  405f36:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405f3a:	fa5f f888 	uxtb.w	r8, r8
  405f3e:	4652      	mov	r2, sl
  405f40:	465b      	mov	r3, fp
  405f42:	f805 8b01 	strb.w	r8, [r5], #1
  405f46:	4606      	mov	r6, r0
  405f48:	460f      	mov	r7, r1
  405f4a:	f002 ff05 	bl	408d58 <__aeabi_dcmplt>
  405f4e:	4632      	mov	r2, r6
  405f50:	463b      	mov	r3, r7
  405f52:	2800      	cmp	r0, #0
  405f54:	d0c6      	beq.n	405ee4 <_dtoa_r+0x8c4>
  405f56:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405f5a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405f5c:	9302      	str	r3, [sp, #8]
  405f5e:	e523      	b.n	4059a8 <_dtoa_r+0x388>
  405f60:	2300      	movs	r3, #0
  405f62:	930b      	str	r3, [sp, #44]	; 0x2c
  405f64:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405f66:	2b00      	cmp	r3, #0
  405f68:	f340 80dc 	ble.w	406124 <_dtoa_r+0xb04>
  405f6c:	461f      	mov	r7, r3
  405f6e:	461e      	mov	r6, r3
  405f70:	930f      	str	r3, [sp, #60]	; 0x3c
  405f72:	930a      	str	r3, [sp, #40]	; 0x28
  405f74:	e6f6      	b.n	405d64 <_dtoa_r+0x744>
  405f76:	2301      	movs	r3, #1
  405f78:	930b      	str	r3, [sp, #44]	; 0x2c
  405f7a:	e7f3      	b.n	405f64 <_dtoa_r+0x944>
  405f7c:	f1ba 0f00 	cmp.w	sl, #0
  405f80:	f47f ada8 	bne.w	405ad4 <_dtoa_r+0x4b4>
  405f84:	f3cb 0313 	ubfx	r3, fp, #0, #20
  405f88:	2b00      	cmp	r3, #0
  405f8a:	f47f adba 	bne.w	405b02 <_dtoa_r+0x4e2>
  405f8e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  405f92:	0d3f      	lsrs	r7, r7, #20
  405f94:	053f      	lsls	r7, r7, #20
  405f96:	2f00      	cmp	r7, #0
  405f98:	f000 820d 	beq.w	4063b6 <_dtoa_r+0xd96>
  405f9c:	9b08      	ldr	r3, [sp, #32]
  405f9e:	3301      	adds	r3, #1
  405fa0:	9308      	str	r3, [sp, #32]
  405fa2:	9b06      	ldr	r3, [sp, #24]
  405fa4:	3301      	adds	r3, #1
  405fa6:	9306      	str	r3, [sp, #24]
  405fa8:	2301      	movs	r3, #1
  405faa:	930c      	str	r3, [sp, #48]	; 0x30
  405fac:	e5ab      	b.n	405b06 <_dtoa_r+0x4e6>
  405fae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405fb0:	2b00      	cmp	r3, #0
  405fb2:	f73f ac42 	bgt.w	40583a <_dtoa_r+0x21a>
  405fb6:	f040 8221 	bne.w	4063fc <_dtoa_r+0xddc>
  405fba:	2200      	movs	r2, #0
  405fbc:	4b38      	ldr	r3, [pc, #224]	; (4060a0 <_dtoa_r+0xa80>)
  405fbe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405fc2:	f002 fc57 	bl	408874 <__aeabi_dmul>
  405fc6:	4652      	mov	r2, sl
  405fc8:	465b      	mov	r3, fp
  405fca:	f002 fed9 	bl	408d80 <__aeabi_dcmpge>
  405fce:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  405fd2:	4646      	mov	r6, r8
  405fd4:	2800      	cmp	r0, #0
  405fd6:	d041      	beq.n	40605c <_dtoa_r+0xa3c>
  405fd8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405fda:	9d04      	ldr	r5, [sp, #16]
  405fdc:	43db      	mvns	r3, r3
  405fde:	9302      	str	r3, [sp, #8]
  405fe0:	4641      	mov	r1, r8
  405fe2:	4620      	mov	r0, r4
  405fe4:	f001 fb42 	bl	40766c <_Bfree>
  405fe8:	2e00      	cmp	r6, #0
  405fea:	f43f acdd 	beq.w	4059a8 <_dtoa_r+0x388>
  405fee:	e6a7      	b.n	405d40 <_dtoa_r+0x720>
  405ff0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405ff2:	4649      	mov	r1, r9
  405ff4:	4620      	mov	r0, r4
  405ff6:	f001 fc6f 	bl	4078d8 <__pow5mult>
  405ffa:	4681      	mov	r9, r0
  405ffc:	e558      	b.n	405ab0 <_dtoa_r+0x490>
  405ffe:	9a14      	ldr	r2, [sp, #80]	; 0x50
  406000:	2a00      	cmp	r2, #0
  406002:	f000 8187 	beq.w	406314 <_dtoa_r+0xcf4>
  406006:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40600a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40600c:	9d08      	ldr	r5, [sp, #32]
  40600e:	e4f2      	b.n	4059f6 <_dtoa_r+0x3d6>
  406010:	f1ba 0f00 	cmp.w	sl, #0
  406014:	f47f ad75 	bne.w	405b02 <_dtoa_r+0x4e2>
  406018:	e7b4      	b.n	405f84 <_dtoa_r+0x964>
  40601a:	f001 fb31 	bl	407680 <__multadd>
  40601e:	4647      	mov	r7, r8
  406020:	4606      	mov	r6, r0
  406022:	4683      	mov	fp, r0
  406024:	e5be      	b.n	405ba4 <_dtoa_r+0x584>
  406026:	4601      	mov	r1, r0
  406028:	4620      	mov	r0, r4
  40602a:	9306      	str	r3, [sp, #24]
  40602c:	f001 fb1e 	bl	40766c <_Bfree>
  406030:	2201      	movs	r2, #1
  406032:	9b06      	ldr	r3, [sp, #24]
  406034:	e5e0      	b.n	405bf8 <_dtoa_r+0x5d8>
  406036:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406038:	2b02      	cmp	r3, #2
  40603a:	f77f ad96 	ble.w	405b6a <_dtoa_r+0x54a>
  40603e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406040:	2b00      	cmp	r3, #0
  406042:	d1c9      	bne.n	405fd8 <_dtoa_r+0x9b8>
  406044:	4641      	mov	r1, r8
  406046:	2205      	movs	r2, #5
  406048:	4620      	mov	r0, r4
  40604a:	f001 fb19 	bl	407680 <__multadd>
  40604e:	4601      	mov	r1, r0
  406050:	4680      	mov	r8, r0
  406052:	4648      	mov	r0, r9
  406054:	f001 fce2 	bl	407a1c <__mcmp>
  406058:	2800      	cmp	r0, #0
  40605a:	ddbd      	ble.n	405fd8 <_dtoa_r+0x9b8>
  40605c:	9a02      	ldr	r2, [sp, #8]
  40605e:	9904      	ldr	r1, [sp, #16]
  406060:	2331      	movs	r3, #49	; 0x31
  406062:	3201      	adds	r2, #1
  406064:	9202      	str	r2, [sp, #8]
  406066:	700b      	strb	r3, [r1, #0]
  406068:	1c4d      	adds	r5, r1, #1
  40606a:	e7b9      	b.n	405fe0 <_dtoa_r+0x9c0>
  40606c:	9a02      	ldr	r2, [sp, #8]
  40606e:	3201      	adds	r2, #1
  406070:	9202      	str	r2, [sp, #8]
  406072:	9a04      	ldr	r2, [sp, #16]
  406074:	2331      	movs	r3, #49	; 0x31
  406076:	7013      	strb	r3, [r2, #0]
  406078:	e652      	b.n	405d20 <_dtoa_r+0x700>
  40607a:	2301      	movs	r3, #1
  40607c:	930b      	str	r3, [sp, #44]	; 0x2c
  40607e:	e666      	b.n	405d4e <_dtoa_r+0x72e>
  406080:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  406084:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  406086:	e48f      	b.n	4059a8 <_dtoa_r+0x388>
  406088:	00409330 	.word	0x00409330
  40608c:	00409308 	.word	0x00409308
  406090:	3ff00000 	.word	0x3ff00000
  406094:	401c0000 	.word	0x401c0000
  406098:	3fe00000 	.word	0x3fe00000
  40609c:	40240000 	.word	0x40240000
  4060a0:	40140000 	.word	0x40140000
  4060a4:	4650      	mov	r0, sl
  4060a6:	f002 fb7f 	bl	4087a8 <__aeabi_i2d>
  4060aa:	463a      	mov	r2, r7
  4060ac:	4643      	mov	r3, r8
  4060ae:	f002 fbe1 	bl	408874 <__aeabi_dmul>
  4060b2:	2200      	movs	r2, #0
  4060b4:	4bc1      	ldr	r3, [pc, #772]	; (4063bc <_dtoa_r+0xd9c>)
  4060b6:	f002 fa2b 	bl	408510 <__adddf3>
  4060ba:	4605      	mov	r5, r0
  4060bc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4060c0:	4641      	mov	r1, r8
  4060c2:	2200      	movs	r2, #0
  4060c4:	4bbe      	ldr	r3, [pc, #760]	; (4063c0 <_dtoa_r+0xda0>)
  4060c6:	4638      	mov	r0, r7
  4060c8:	f002 fa20 	bl	40850c <__aeabi_dsub>
  4060cc:	462a      	mov	r2, r5
  4060ce:	4633      	mov	r3, r6
  4060d0:	4682      	mov	sl, r0
  4060d2:	468b      	mov	fp, r1
  4060d4:	f002 fe5e 	bl	408d94 <__aeabi_dcmpgt>
  4060d8:	4680      	mov	r8, r0
  4060da:	2800      	cmp	r0, #0
  4060dc:	f040 8110 	bne.w	406300 <_dtoa_r+0xce0>
  4060e0:	462a      	mov	r2, r5
  4060e2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4060e6:	4650      	mov	r0, sl
  4060e8:	4659      	mov	r1, fp
  4060ea:	f002 fe35 	bl	408d58 <__aeabi_dcmplt>
  4060ee:	b118      	cbz	r0, 4060f8 <_dtoa_r+0xad8>
  4060f0:	4646      	mov	r6, r8
  4060f2:	e771      	b.n	405fd8 <_dtoa_r+0x9b8>
  4060f4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4060f8:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4060fc:	f7ff bb8a 	b.w	405814 <_dtoa_r+0x1f4>
  406100:	9804      	ldr	r0, [sp, #16]
  406102:	f7ff babb 	b.w	40567c <_dtoa_r+0x5c>
  406106:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406108:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40610a:	970c      	str	r7, [sp, #48]	; 0x30
  40610c:	1afb      	subs	r3, r7, r3
  40610e:	441a      	add	r2, r3
  406110:	920d      	str	r2, [sp, #52]	; 0x34
  406112:	2700      	movs	r7, #0
  406114:	e469      	b.n	4059ea <_dtoa_r+0x3ca>
  406116:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40611a:	f04f 0a02 	mov.w	sl, #2
  40611e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  406122:	e657      	b.n	405dd4 <_dtoa_r+0x7b4>
  406124:	2100      	movs	r1, #0
  406126:	2301      	movs	r3, #1
  406128:	6461      	str	r1, [r4, #68]	; 0x44
  40612a:	4620      	mov	r0, r4
  40612c:	9325      	str	r3, [sp, #148]	; 0x94
  40612e:	f001 fa77 	bl	407620 <_Balloc>
  406132:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406134:	9004      	str	r0, [sp, #16]
  406136:	6420      	str	r0, [r4, #64]	; 0x40
  406138:	930a      	str	r3, [sp, #40]	; 0x28
  40613a:	930f      	str	r3, [sp, #60]	; 0x3c
  40613c:	e629      	b.n	405d92 <_dtoa_r+0x772>
  40613e:	2a00      	cmp	r2, #0
  406140:	46d0      	mov	r8, sl
  406142:	f8cd b018 	str.w	fp, [sp, #24]
  406146:	469a      	mov	sl, r3
  406148:	dd11      	ble.n	40616e <_dtoa_r+0xb4e>
  40614a:	4649      	mov	r1, r9
  40614c:	2201      	movs	r2, #1
  40614e:	4620      	mov	r0, r4
  406150:	f001 fc12 	bl	407978 <__lshift>
  406154:	4641      	mov	r1, r8
  406156:	4681      	mov	r9, r0
  406158:	f001 fc60 	bl	407a1c <__mcmp>
  40615c:	2800      	cmp	r0, #0
  40615e:	f340 8146 	ble.w	4063ee <_dtoa_r+0xdce>
  406162:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  406166:	f000 8106 	beq.w	406376 <_dtoa_r+0xd56>
  40616a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40616e:	46b3      	mov	fp, r6
  406170:	f887 a000 	strb.w	sl, [r7]
  406174:	1c7d      	adds	r5, r7, #1
  406176:	9e06      	ldr	r6, [sp, #24]
  406178:	e5d2      	b.n	405d20 <_dtoa_r+0x700>
  40617a:	d104      	bne.n	406186 <_dtoa_r+0xb66>
  40617c:	f01a 0f01 	tst.w	sl, #1
  406180:	d001      	beq.n	406186 <_dtoa_r+0xb66>
  406182:	e5bd      	b.n	405d00 <_dtoa_r+0x6e0>
  406184:	4615      	mov	r5, r2
  406186:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40618a:	2b30      	cmp	r3, #48	; 0x30
  40618c:	f105 32ff 	add.w	r2, r5, #4294967295
  406190:	d0f8      	beq.n	406184 <_dtoa_r+0xb64>
  406192:	e5c5      	b.n	405d20 <_dtoa_r+0x700>
  406194:	9904      	ldr	r1, [sp, #16]
  406196:	2230      	movs	r2, #48	; 0x30
  406198:	700a      	strb	r2, [r1, #0]
  40619a:	9a02      	ldr	r2, [sp, #8]
  40619c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4061a0:	3201      	adds	r2, #1
  4061a2:	9202      	str	r2, [sp, #8]
  4061a4:	f7ff bbfc 	b.w	4059a0 <_dtoa_r+0x380>
  4061a8:	f000 80bb 	beq.w	406322 <_dtoa_r+0xd02>
  4061ac:	9b02      	ldr	r3, [sp, #8]
  4061ae:	425d      	negs	r5, r3
  4061b0:	4b84      	ldr	r3, [pc, #528]	; (4063c4 <_dtoa_r+0xda4>)
  4061b2:	f005 020f 	and.w	r2, r5, #15
  4061b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4061ba:	e9d3 2300 	ldrd	r2, r3, [r3]
  4061be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4061c2:	f002 fb57 	bl	408874 <__aeabi_dmul>
  4061c6:	112d      	asrs	r5, r5, #4
  4061c8:	4607      	mov	r7, r0
  4061ca:	4688      	mov	r8, r1
  4061cc:	f000 812c 	beq.w	406428 <_dtoa_r+0xe08>
  4061d0:	4e7d      	ldr	r6, [pc, #500]	; (4063c8 <_dtoa_r+0xda8>)
  4061d2:	f04f 0a02 	mov.w	sl, #2
  4061d6:	07eb      	lsls	r3, r5, #31
  4061d8:	d509      	bpl.n	4061ee <_dtoa_r+0xbce>
  4061da:	4638      	mov	r0, r7
  4061dc:	4641      	mov	r1, r8
  4061de:	e9d6 2300 	ldrd	r2, r3, [r6]
  4061e2:	f002 fb47 	bl	408874 <__aeabi_dmul>
  4061e6:	f10a 0a01 	add.w	sl, sl, #1
  4061ea:	4607      	mov	r7, r0
  4061ec:	4688      	mov	r8, r1
  4061ee:	106d      	asrs	r5, r5, #1
  4061f0:	f106 0608 	add.w	r6, r6, #8
  4061f4:	d1ef      	bne.n	4061d6 <_dtoa_r+0xbb6>
  4061f6:	e608      	b.n	405e0a <_dtoa_r+0x7ea>
  4061f8:	6871      	ldr	r1, [r6, #4]
  4061fa:	4620      	mov	r0, r4
  4061fc:	f001 fa10 	bl	407620 <_Balloc>
  406200:	6933      	ldr	r3, [r6, #16]
  406202:	3302      	adds	r3, #2
  406204:	009a      	lsls	r2, r3, #2
  406206:	4605      	mov	r5, r0
  406208:	f106 010c 	add.w	r1, r6, #12
  40620c:	300c      	adds	r0, #12
  40620e:	f7fc fd63 	bl	402cd8 <memcpy>
  406212:	4629      	mov	r1, r5
  406214:	2201      	movs	r2, #1
  406216:	4620      	mov	r0, r4
  406218:	f001 fbae 	bl	407978 <__lshift>
  40621c:	9006      	str	r0, [sp, #24]
  40621e:	e4b5      	b.n	405b8c <_dtoa_r+0x56c>
  406220:	2b39      	cmp	r3, #57	; 0x39
  406222:	f8cd b018 	str.w	fp, [sp, #24]
  406226:	46d0      	mov	r8, sl
  406228:	f000 80a5 	beq.w	406376 <_dtoa_r+0xd56>
  40622c:	f103 0a01 	add.w	sl, r3, #1
  406230:	46b3      	mov	fp, r6
  406232:	f887 a000 	strb.w	sl, [r7]
  406236:	1c7d      	adds	r5, r7, #1
  406238:	9e06      	ldr	r6, [sp, #24]
  40623a:	e571      	b.n	405d20 <_dtoa_r+0x700>
  40623c:	465a      	mov	r2, fp
  40623e:	46d0      	mov	r8, sl
  406240:	46b3      	mov	fp, r6
  406242:	469a      	mov	sl, r3
  406244:	4616      	mov	r6, r2
  406246:	e54f      	b.n	405ce8 <_dtoa_r+0x6c8>
  406248:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40624a:	495e      	ldr	r1, [pc, #376]	; (4063c4 <_dtoa_r+0xda4>)
  40624c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  406250:	462a      	mov	r2, r5
  406252:	4633      	mov	r3, r6
  406254:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  406258:	f002 fb0c 	bl	408874 <__aeabi_dmul>
  40625c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  406260:	4638      	mov	r0, r7
  406262:	4641      	mov	r1, r8
  406264:	f002 fdb6 	bl	408dd4 <__aeabi_d2iz>
  406268:	4605      	mov	r5, r0
  40626a:	f002 fa9d 	bl	4087a8 <__aeabi_i2d>
  40626e:	460b      	mov	r3, r1
  406270:	4602      	mov	r2, r0
  406272:	4641      	mov	r1, r8
  406274:	4638      	mov	r0, r7
  406276:	f002 f949 	bl	40850c <__aeabi_dsub>
  40627a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40627c:	460f      	mov	r7, r1
  40627e:	9904      	ldr	r1, [sp, #16]
  406280:	3530      	adds	r5, #48	; 0x30
  406282:	2b01      	cmp	r3, #1
  406284:	700d      	strb	r5, [r1, #0]
  406286:	4606      	mov	r6, r0
  406288:	f101 0501 	add.w	r5, r1, #1
  40628c:	d026      	beq.n	4062dc <_dtoa_r+0xcbc>
  40628e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406290:	9a04      	ldr	r2, [sp, #16]
  406292:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4063d0 <_dtoa_r+0xdb0>
  406296:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40629a:	4413      	add	r3, r2
  40629c:	f04f 0a00 	mov.w	sl, #0
  4062a0:	4699      	mov	r9, r3
  4062a2:	4652      	mov	r2, sl
  4062a4:	465b      	mov	r3, fp
  4062a6:	4630      	mov	r0, r6
  4062a8:	4639      	mov	r1, r7
  4062aa:	f002 fae3 	bl	408874 <__aeabi_dmul>
  4062ae:	460f      	mov	r7, r1
  4062b0:	4606      	mov	r6, r0
  4062b2:	f002 fd8f 	bl	408dd4 <__aeabi_d2iz>
  4062b6:	4680      	mov	r8, r0
  4062b8:	f002 fa76 	bl	4087a8 <__aeabi_i2d>
  4062bc:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4062c0:	4602      	mov	r2, r0
  4062c2:	460b      	mov	r3, r1
  4062c4:	4630      	mov	r0, r6
  4062c6:	4639      	mov	r1, r7
  4062c8:	f002 f920 	bl	40850c <__aeabi_dsub>
  4062cc:	f805 8b01 	strb.w	r8, [r5], #1
  4062d0:	454d      	cmp	r5, r9
  4062d2:	4606      	mov	r6, r0
  4062d4:	460f      	mov	r7, r1
  4062d6:	d1e4      	bne.n	4062a2 <_dtoa_r+0xc82>
  4062d8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4062dc:	4b3b      	ldr	r3, [pc, #236]	; (4063cc <_dtoa_r+0xdac>)
  4062de:	2200      	movs	r2, #0
  4062e0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4062e4:	f002 f914 	bl	408510 <__adddf3>
  4062e8:	4632      	mov	r2, r6
  4062ea:	463b      	mov	r3, r7
  4062ec:	f002 fd34 	bl	408d58 <__aeabi_dcmplt>
  4062f0:	2800      	cmp	r0, #0
  4062f2:	d046      	beq.n	406382 <_dtoa_r+0xd62>
  4062f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4062f6:	9302      	str	r3, [sp, #8]
  4062f8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4062fc:	f7ff bb43 	b.w	405986 <_dtoa_r+0x366>
  406300:	f04f 0800 	mov.w	r8, #0
  406304:	4646      	mov	r6, r8
  406306:	e6a9      	b.n	40605c <_dtoa_r+0xa3c>
  406308:	9b08      	ldr	r3, [sp, #32]
  40630a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40630c:	1a9d      	subs	r5, r3, r2
  40630e:	2300      	movs	r3, #0
  406310:	f7ff bb71 	b.w	4059f6 <_dtoa_r+0x3d6>
  406314:	9b18      	ldr	r3, [sp, #96]	; 0x60
  406316:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406318:	9d08      	ldr	r5, [sp, #32]
  40631a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40631e:	f7ff bb6a 	b.w	4059f6 <_dtoa_r+0x3d6>
  406322:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  406326:	f04f 0a02 	mov.w	sl, #2
  40632a:	e56e      	b.n	405e0a <_dtoa_r+0x7ea>
  40632c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40632e:	2b00      	cmp	r3, #0
  406330:	f43f aeb8 	beq.w	4060a4 <_dtoa_r+0xa84>
  406334:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406336:	2b00      	cmp	r3, #0
  406338:	f77f aede 	ble.w	4060f8 <_dtoa_r+0xad8>
  40633c:	2200      	movs	r2, #0
  40633e:	4b24      	ldr	r3, [pc, #144]	; (4063d0 <_dtoa_r+0xdb0>)
  406340:	4638      	mov	r0, r7
  406342:	4641      	mov	r1, r8
  406344:	f002 fa96 	bl	408874 <__aeabi_dmul>
  406348:	4607      	mov	r7, r0
  40634a:	4688      	mov	r8, r1
  40634c:	f10a 0001 	add.w	r0, sl, #1
  406350:	f002 fa2a 	bl	4087a8 <__aeabi_i2d>
  406354:	463a      	mov	r2, r7
  406356:	4643      	mov	r3, r8
  406358:	f002 fa8c 	bl	408874 <__aeabi_dmul>
  40635c:	2200      	movs	r2, #0
  40635e:	4b17      	ldr	r3, [pc, #92]	; (4063bc <_dtoa_r+0xd9c>)
  406360:	f002 f8d6 	bl	408510 <__adddf3>
  406364:	9a02      	ldr	r2, [sp, #8]
  406366:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406368:	9312      	str	r3, [sp, #72]	; 0x48
  40636a:	3a01      	subs	r2, #1
  40636c:	4605      	mov	r5, r0
  40636e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406372:	9215      	str	r2, [sp, #84]	; 0x54
  406374:	e56a      	b.n	405e4c <_dtoa_r+0x82c>
  406376:	2239      	movs	r2, #57	; 0x39
  406378:	46b3      	mov	fp, r6
  40637a:	703a      	strb	r2, [r7, #0]
  40637c:	9e06      	ldr	r6, [sp, #24]
  40637e:	1c7d      	adds	r5, r7, #1
  406380:	e4c0      	b.n	405d04 <_dtoa_r+0x6e4>
  406382:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  406386:	2000      	movs	r0, #0
  406388:	4910      	ldr	r1, [pc, #64]	; (4063cc <_dtoa_r+0xdac>)
  40638a:	f002 f8bf 	bl	40850c <__aeabi_dsub>
  40638e:	4632      	mov	r2, r6
  406390:	463b      	mov	r3, r7
  406392:	f002 fcff 	bl	408d94 <__aeabi_dcmpgt>
  406396:	b908      	cbnz	r0, 40639c <_dtoa_r+0xd7c>
  406398:	e6ae      	b.n	4060f8 <_dtoa_r+0xad8>
  40639a:	4615      	mov	r5, r2
  40639c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4063a0:	2b30      	cmp	r3, #48	; 0x30
  4063a2:	f105 32ff 	add.w	r2, r5, #4294967295
  4063a6:	d0f8      	beq.n	40639a <_dtoa_r+0xd7a>
  4063a8:	e5d7      	b.n	405f5a <_dtoa_r+0x93a>
  4063aa:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4063ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4063b0:	9302      	str	r3, [sp, #8]
  4063b2:	f7ff bae8 	b.w	405986 <_dtoa_r+0x366>
  4063b6:	970c      	str	r7, [sp, #48]	; 0x30
  4063b8:	f7ff bba5 	b.w	405b06 <_dtoa_r+0x4e6>
  4063bc:	401c0000 	.word	0x401c0000
  4063c0:	40140000 	.word	0x40140000
  4063c4:	00409330 	.word	0x00409330
  4063c8:	00409308 	.word	0x00409308
  4063cc:	3fe00000 	.word	0x3fe00000
  4063d0:	40240000 	.word	0x40240000
  4063d4:	2b39      	cmp	r3, #57	; 0x39
  4063d6:	f8cd b018 	str.w	fp, [sp, #24]
  4063da:	46d0      	mov	r8, sl
  4063dc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4063e0:	469a      	mov	sl, r3
  4063e2:	d0c8      	beq.n	406376 <_dtoa_r+0xd56>
  4063e4:	f1bb 0f00 	cmp.w	fp, #0
  4063e8:	f73f aebf 	bgt.w	40616a <_dtoa_r+0xb4a>
  4063ec:	e6bf      	b.n	40616e <_dtoa_r+0xb4e>
  4063ee:	f47f aebe 	bne.w	40616e <_dtoa_r+0xb4e>
  4063f2:	f01a 0f01 	tst.w	sl, #1
  4063f6:	f43f aeba 	beq.w	40616e <_dtoa_r+0xb4e>
  4063fa:	e6b2      	b.n	406162 <_dtoa_r+0xb42>
  4063fc:	f04f 0800 	mov.w	r8, #0
  406400:	4646      	mov	r6, r8
  406402:	e5e9      	b.n	405fd8 <_dtoa_r+0x9b8>
  406404:	4631      	mov	r1, r6
  406406:	2300      	movs	r3, #0
  406408:	220a      	movs	r2, #10
  40640a:	4620      	mov	r0, r4
  40640c:	f001 f938 	bl	407680 <__multadd>
  406410:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406412:	2b00      	cmp	r3, #0
  406414:	4606      	mov	r6, r0
  406416:	dd0a      	ble.n	40642e <_dtoa_r+0xe0e>
  406418:	930a      	str	r3, [sp, #40]	; 0x28
  40641a:	f7ff bbaa 	b.w	405b72 <_dtoa_r+0x552>
  40641e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406420:	2b02      	cmp	r3, #2
  406422:	dc23      	bgt.n	40646c <_dtoa_r+0xe4c>
  406424:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406426:	e43b      	b.n	405ca0 <_dtoa_r+0x680>
  406428:	f04f 0a02 	mov.w	sl, #2
  40642c:	e4ed      	b.n	405e0a <_dtoa_r+0x7ea>
  40642e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406430:	2b02      	cmp	r3, #2
  406432:	dc1b      	bgt.n	40646c <_dtoa_r+0xe4c>
  406434:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406436:	e7ef      	b.n	406418 <_dtoa_r+0xdf8>
  406438:	2500      	movs	r5, #0
  40643a:	6465      	str	r5, [r4, #68]	; 0x44
  40643c:	4629      	mov	r1, r5
  40643e:	4620      	mov	r0, r4
  406440:	f001 f8ee 	bl	407620 <_Balloc>
  406444:	f04f 33ff 	mov.w	r3, #4294967295
  406448:	930a      	str	r3, [sp, #40]	; 0x28
  40644a:	930f      	str	r3, [sp, #60]	; 0x3c
  40644c:	2301      	movs	r3, #1
  40644e:	9004      	str	r0, [sp, #16]
  406450:	9525      	str	r5, [sp, #148]	; 0x94
  406452:	6420      	str	r0, [r4, #64]	; 0x40
  406454:	930b      	str	r3, [sp, #44]	; 0x2c
  406456:	f7ff b9dd 	b.w	405814 <_dtoa_r+0x1f4>
  40645a:	2501      	movs	r5, #1
  40645c:	f7ff b9a5 	b.w	4057aa <_dtoa_r+0x18a>
  406460:	f43f ab69 	beq.w	405b36 <_dtoa_r+0x516>
  406464:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406468:	f7ff bbf9 	b.w	405c5e <_dtoa_r+0x63e>
  40646c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40646e:	930a      	str	r3, [sp, #40]	; 0x28
  406470:	e5e5      	b.n	40603e <_dtoa_r+0xa1e>
  406472:	bf00      	nop

00406474 <__sflush_r>:
  406474:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  406478:	b29a      	uxth	r2, r3
  40647a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40647e:	460d      	mov	r5, r1
  406480:	0711      	lsls	r1, r2, #28
  406482:	4680      	mov	r8, r0
  406484:	d43a      	bmi.n	4064fc <__sflush_r+0x88>
  406486:	686a      	ldr	r2, [r5, #4]
  406488:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40648c:	2a00      	cmp	r2, #0
  40648e:	81ab      	strh	r3, [r5, #12]
  406490:	dd6f      	ble.n	406572 <__sflush_r+0xfe>
  406492:	6aac      	ldr	r4, [r5, #40]	; 0x28
  406494:	2c00      	cmp	r4, #0
  406496:	d049      	beq.n	40652c <__sflush_r+0xb8>
  406498:	2200      	movs	r2, #0
  40649a:	b29b      	uxth	r3, r3
  40649c:	f8d8 6000 	ldr.w	r6, [r8]
  4064a0:	f8c8 2000 	str.w	r2, [r8]
  4064a4:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4064a8:	d067      	beq.n	40657a <__sflush_r+0x106>
  4064aa:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4064ac:	075f      	lsls	r7, r3, #29
  4064ae:	d505      	bpl.n	4064bc <__sflush_r+0x48>
  4064b0:	6869      	ldr	r1, [r5, #4]
  4064b2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4064b4:	1a52      	subs	r2, r2, r1
  4064b6:	b10b      	cbz	r3, 4064bc <__sflush_r+0x48>
  4064b8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4064ba:	1ad2      	subs	r2, r2, r3
  4064bc:	2300      	movs	r3, #0
  4064be:	69e9      	ldr	r1, [r5, #28]
  4064c0:	4640      	mov	r0, r8
  4064c2:	47a0      	blx	r4
  4064c4:	1c44      	adds	r4, r0, #1
  4064c6:	d03c      	beq.n	406542 <__sflush_r+0xce>
  4064c8:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4064cc:	692a      	ldr	r2, [r5, #16]
  4064ce:	602a      	str	r2, [r5, #0]
  4064d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4064d4:	2200      	movs	r2, #0
  4064d6:	81ab      	strh	r3, [r5, #12]
  4064d8:	04db      	lsls	r3, r3, #19
  4064da:	606a      	str	r2, [r5, #4]
  4064dc:	d447      	bmi.n	40656e <__sflush_r+0xfa>
  4064de:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4064e0:	f8c8 6000 	str.w	r6, [r8]
  4064e4:	b311      	cbz	r1, 40652c <__sflush_r+0xb8>
  4064e6:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4064ea:	4299      	cmp	r1, r3
  4064ec:	d002      	beq.n	4064f4 <__sflush_r+0x80>
  4064ee:	4640      	mov	r0, r8
  4064f0:	f000 f9de 	bl	4068b0 <_free_r>
  4064f4:	2000      	movs	r0, #0
  4064f6:	6328      	str	r0, [r5, #48]	; 0x30
  4064f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4064fc:	692e      	ldr	r6, [r5, #16]
  4064fe:	b1ae      	cbz	r6, 40652c <__sflush_r+0xb8>
  406500:	682c      	ldr	r4, [r5, #0]
  406502:	602e      	str	r6, [r5, #0]
  406504:	0791      	lsls	r1, r2, #30
  406506:	bf0c      	ite	eq
  406508:	696b      	ldreq	r3, [r5, #20]
  40650a:	2300      	movne	r3, #0
  40650c:	1ba4      	subs	r4, r4, r6
  40650e:	60ab      	str	r3, [r5, #8]
  406510:	e00a      	b.n	406528 <__sflush_r+0xb4>
  406512:	4623      	mov	r3, r4
  406514:	4632      	mov	r2, r6
  406516:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  406518:	69e9      	ldr	r1, [r5, #28]
  40651a:	4640      	mov	r0, r8
  40651c:	47b8      	blx	r7
  40651e:	2800      	cmp	r0, #0
  406520:	eba4 0400 	sub.w	r4, r4, r0
  406524:	4406      	add	r6, r0
  406526:	dd04      	ble.n	406532 <__sflush_r+0xbe>
  406528:	2c00      	cmp	r4, #0
  40652a:	dcf2      	bgt.n	406512 <__sflush_r+0x9e>
  40652c:	2000      	movs	r0, #0
  40652e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406532:	89ab      	ldrh	r3, [r5, #12]
  406534:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406538:	81ab      	strh	r3, [r5, #12]
  40653a:	f04f 30ff 	mov.w	r0, #4294967295
  40653e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406542:	f8d8 4000 	ldr.w	r4, [r8]
  406546:	2c1d      	cmp	r4, #29
  406548:	d8f3      	bhi.n	406532 <__sflush_r+0xbe>
  40654a:	4b19      	ldr	r3, [pc, #100]	; (4065b0 <__sflush_r+0x13c>)
  40654c:	40e3      	lsrs	r3, r4
  40654e:	43db      	mvns	r3, r3
  406550:	f013 0301 	ands.w	r3, r3, #1
  406554:	d1ed      	bne.n	406532 <__sflush_r+0xbe>
  406556:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40655a:	606b      	str	r3, [r5, #4]
  40655c:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  406560:	6929      	ldr	r1, [r5, #16]
  406562:	81ab      	strh	r3, [r5, #12]
  406564:	04da      	lsls	r2, r3, #19
  406566:	6029      	str	r1, [r5, #0]
  406568:	d5b9      	bpl.n	4064de <__sflush_r+0x6a>
  40656a:	2c00      	cmp	r4, #0
  40656c:	d1b7      	bne.n	4064de <__sflush_r+0x6a>
  40656e:	6528      	str	r0, [r5, #80]	; 0x50
  406570:	e7b5      	b.n	4064de <__sflush_r+0x6a>
  406572:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  406574:	2a00      	cmp	r2, #0
  406576:	dc8c      	bgt.n	406492 <__sflush_r+0x1e>
  406578:	e7d8      	b.n	40652c <__sflush_r+0xb8>
  40657a:	2301      	movs	r3, #1
  40657c:	69e9      	ldr	r1, [r5, #28]
  40657e:	4640      	mov	r0, r8
  406580:	47a0      	blx	r4
  406582:	1c43      	adds	r3, r0, #1
  406584:	4602      	mov	r2, r0
  406586:	d002      	beq.n	40658e <__sflush_r+0x11a>
  406588:	89ab      	ldrh	r3, [r5, #12]
  40658a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40658c:	e78e      	b.n	4064ac <__sflush_r+0x38>
  40658e:	f8d8 3000 	ldr.w	r3, [r8]
  406592:	2b00      	cmp	r3, #0
  406594:	d0f8      	beq.n	406588 <__sflush_r+0x114>
  406596:	2b1d      	cmp	r3, #29
  406598:	d001      	beq.n	40659e <__sflush_r+0x12a>
  40659a:	2b16      	cmp	r3, #22
  40659c:	d102      	bne.n	4065a4 <__sflush_r+0x130>
  40659e:	f8c8 6000 	str.w	r6, [r8]
  4065a2:	e7c3      	b.n	40652c <__sflush_r+0xb8>
  4065a4:	89ab      	ldrh	r3, [r5, #12]
  4065a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4065aa:	81ab      	strh	r3, [r5, #12]
  4065ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4065b0:	20400001 	.word	0x20400001

004065b4 <_fflush_r>:
  4065b4:	b538      	push	{r3, r4, r5, lr}
  4065b6:	460d      	mov	r5, r1
  4065b8:	4604      	mov	r4, r0
  4065ba:	b108      	cbz	r0, 4065c0 <_fflush_r+0xc>
  4065bc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4065be:	b1bb      	cbz	r3, 4065f0 <_fflush_r+0x3c>
  4065c0:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4065c4:	b188      	cbz	r0, 4065ea <_fflush_r+0x36>
  4065c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4065c8:	07db      	lsls	r3, r3, #31
  4065ca:	d401      	bmi.n	4065d0 <_fflush_r+0x1c>
  4065cc:	0581      	lsls	r1, r0, #22
  4065ce:	d517      	bpl.n	406600 <_fflush_r+0x4c>
  4065d0:	4620      	mov	r0, r4
  4065d2:	4629      	mov	r1, r5
  4065d4:	f7ff ff4e 	bl	406474 <__sflush_r>
  4065d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4065da:	07da      	lsls	r2, r3, #31
  4065dc:	4604      	mov	r4, r0
  4065de:	d402      	bmi.n	4065e6 <_fflush_r+0x32>
  4065e0:	89ab      	ldrh	r3, [r5, #12]
  4065e2:	059b      	lsls	r3, r3, #22
  4065e4:	d507      	bpl.n	4065f6 <_fflush_r+0x42>
  4065e6:	4620      	mov	r0, r4
  4065e8:	bd38      	pop	{r3, r4, r5, pc}
  4065ea:	4604      	mov	r4, r0
  4065ec:	4620      	mov	r0, r4
  4065ee:	bd38      	pop	{r3, r4, r5, pc}
  4065f0:	f000 f838 	bl	406664 <__sinit>
  4065f4:	e7e4      	b.n	4065c0 <_fflush_r+0xc>
  4065f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4065f8:	f000 fc04 	bl	406e04 <__retarget_lock_release_recursive>
  4065fc:	4620      	mov	r0, r4
  4065fe:	bd38      	pop	{r3, r4, r5, pc}
  406600:	6da8      	ldr	r0, [r5, #88]	; 0x58
  406602:	f000 fbfd 	bl	406e00 <__retarget_lock_acquire_recursive>
  406606:	e7e3      	b.n	4065d0 <_fflush_r+0x1c>

00406608 <_cleanup_r>:
  406608:	4901      	ldr	r1, [pc, #4]	; (406610 <_cleanup_r+0x8>)
  40660a:	f000 bbaf 	b.w	406d6c <_fwalk_reent>
  40660e:	bf00      	nop
  406610:	0040839d 	.word	0x0040839d

00406614 <std.isra.0>:
  406614:	b510      	push	{r4, lr}
  406616:	2300      	movs	r3, #0
  406618:	4604      	mov	r4, r0
  40661a:	8181      	strh	r1, [r0, #12]
  40661c:	81c2      	strh	r2, [r0, #14]
  40661e:	6003      	str	r3, [r0, #0]
  406620:	6043      	str	r3, [r0, #4]
  406622:	6083      	str	r3, [r0, #8]
  406624:	6643      	str	r3, [r0, #100]	; 0x64
  406626:	6103      	str	r3, [r0, #16]
  406628:	6143      	str	r3, [r0, #20]
  40662a:	6183      	str	r3, [r0, #24]
  40662c:	4619      	mov	r1, r3
  40662e:	2208      	movs	r2, #8
  406630:	305c      	adds	r0, #92	; 0x5c
  406632:	f7fc fbeb 	bl	402e0c <memset>
  406636:	4807      	ldr	r0, [pc, #28]	; (406654 <std.isra.0+0x40>)
  406638:	4907      	ldr	r1, [pc, #28]	; (406658 <std.isra.0+0x44>)
  40663a:	4a08      	ldr	r2, [pc, #32]	; (40665c <std.isra.0+0x48>)
  40663c:	4b08      	ldr	r3, [pc, #32]	; (406660 <std.isra.0+0x4c>)
  40663e:	6220      	str	r0, [r4, #32]
  406640:	61e4      	str	r4, [r4, #28]
  406642:	6261      	str	r1, [r4, #36]	; 0x24
  406644:	62a2      	str	r2, [r4, #40]	; 0x28
  406646:	62e3      	str	r3, [r4, #44]	; 0x2c
  406648:	f104 0058 	add.w	r0, r4, #88	; 0x58
  40664c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406650:	f000 bbd2 	b.w	406df8 <__retarget_lock_init_recursive>
  406654:	00407f85 	.word	0x00407f85
  406658:	00407fa9 	.word	0x00407fa9
  40665c:	00407fe5 	.word	0x00407fe5
  406660:	00408005 	.word	0x00408005

00406664 <__sinit>:
  406664:	b510      	push	{r4, lr}
  406666:	4604      	mov	r4, r0
  406668:	4812      	ldr	r0, [pc, #72]	; (4066b4 <__sinit+0x50>)
  40666a:	f000 fbc9 	bl	406e00 <__retarget_lock_acquire_recursive>
  40666e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  406670:	b9d2      	cbnz	r2, 4066a8 <__sinit+0x44>
  406672:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  406676:	4810      	ldr	r0, [pc, #64]	; (4066b8 <__sinit+0x54>)
  406678:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  40667c:	2103      	movs	r1, #3
  40667e:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  406682:	63e0      	str	r0, [r4, #60]	; 0x3c
  406684:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  406688:	6860      	ldr	r0, [r4, #4]
  40668a:	2104      	movs	r1, #4
  40668c:	f7ff ffc2 	bl	406614 <std.isra.0>
  406690:	2201      	movs	r2, #1
  406692:	2109      	movs	r1, #9
  406694:	68a0      	ldr	r0, [r4, #8]
  406696:	f7ff ffbd 	bl	406614 <std.isra.0>
  40669a:	2202      	movs	r2, #2
  40669c:	2112      	movs	r1, #18
  40669e:	68e0      	ldr	r0, [r4, #12]
  4066a0:	f7ff ffb8 	bl	406614 <std.isra.0>
  4066a4:	2301      	movs	r3, #1
  4066a6:	63a3      	str	r3, [r4, #56]	; 0x38
  4066a8:	4802      	ldr	r0, [pc, #8]	; (4066b4 <__sinit+0x50>)
  4066aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4066ae:	f000 bba9 	b.w	406e04 <__retarget_lock_release_recursive>
  4066b2:	bf00      	nop
  4066b4:	20405530 	.word	0x20405530
  4066b8:	00406609 	.word	0x00406609

004066bc <__sfp_lock_acquire>:
  4066bc:	4801      	ldr	r0, [pc, #4]	; (4066c4 <__sfp_lock_acquire+0x8>)
  4066be:	f000 bb9f 	b.w	406e00 <__retarget_lock_acquire_recursive>
  4066c2:	bf00      	nop
  4066c4:	20405544 	.word	0x20405544

004066c8 <__sfp_lock_release>:
  4066c8:	4801      	ldr	r0, [pc, #4]	; (4066d0 <__sfp_lock_release+0x8>)
  4066ca:	f000 bb9b 	b.w	406e04 <__retarget_lock_release_recursive>
  4066ce:	bf00      	nop
  4066d0:	20405544 	.word	0x20405544

004066d4 <__libc_fini_array>:
  4066d4:	b538      	push	{r3, r4, r5, lr}
  4066d6:	4c0a      	ldr	r4, [pc, #40]	; (406700 <__libc_fini_array+0x2c>)
  4066d8:	4d0a      	ldr	r5, [pc, #40]	; (406704 <__libc_fini_array+0x30>)
  4066da:	1b64      	subs	r4, r4, r5
  4066dc:	10a4      	asrs	r4, r4, #2
  4066de:	d00a      	beq.n	4066f6 <__libc_fini_array+0x22>
  4066e0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4066e4:	3b01      	subs	r3, #1
  4066e6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4066ea:	3c01      	subs	r4, #1
  4066ec:	f855 3904 	ldr.w	r3, [r5], #-4
  4066f0:	4798      	blx	r3
  4066f2:	2c00      	cmp	r4, #0
  4066f4:	d1f9      	bne.n	4066ea <__libc_fini_array+0x16>
  4066f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4066fa:	f002 bf0f 	b.w	40951c <_fini>
  4066fe:	bf00      	nop
  406700:	0040952c 	.word	0x0040952c
  406704:	00409528 	.word	0x00409528

00406708 <__fputwc>:
  406708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40670c:	b082      	sub	sp, #8
  40670e:	4680      	mov	r8, r0
  406710:	4689      	mov	r9, r1
  406712:	4614      	mov	r4, r2
  406714:	f000 fb54 	bl	406dc0 <__locale_mb_cur_max>
  406718:	2801      	cmp	r0, #1
  40671a:	d036      	beq.n	40678a <__fputwc+0x82>
  40671c:	464a      	mov	r2, r9
  40671e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  406722:	a901      	add	r1, sp, #4
  406724:	4640      	mov	r0, r8
  406726:	f001 fd47 	bl	4081b8 <_wcrtomb_r>
  40672a:	1c42      	adds	r2, r0, #1
  40672c:	4606      	mov	r6, r0
  40672e:	d025      	beq.n	40677c <__fputwc+0x74>
  406730:	b3a8      	cbz	r0, 40679e <__fputwc+0x96>
  406732:	f89d e004 	ldrb.w	lr, [sp, #4]
  406736:	2500      	movs	r5, #0
  406738:	f10d 0a04 	add.w	sl, sp, #4
  40673c:	e009      	b.n	406752 <__fputwc+0x4a>
  40673e:	6823      	ldr	r3, [r4, #0]
  406740:	1c5a      	adds	r2, r3, #1
  406742:	6022      	str	r2, [r4, #0]
  406744:	f883 e000 	strb.w	lr, [r3]
  406748:	3501      	adds	r5, #1
  40674a:	42b5      	cmp	r5, r6
  40674c:	d227      	bcs.n	40679e <__fputwc+0x96>
  40674e:	f815 e00a 	ldrb.w	lr, [r5, sl]
  406752:	68a3      	ldr	r3, [r4, #8]
  406754:	3b01      	subs	r3, #1
  406756:	2b00      	cmp	r3, #0
  406758:	60a3      	str	r3, [r4, #8]
  40675a:	daf0      	bge.n	40673e <__fputwc+0x36>
  40675c:	69a7      	ldr	r7, [r4, #24]
  40675e:	42bb      	cmp	r3, r7
  406760:	4671      	mov	r1, lr
  406762:	4622      	mov	r2, r4
  406764:	4640      	mov	r0, r8
  406766:	db02      	blt.n	40676e <__fputwc+0x66>
  406768:	f1be 0f0a 	cmp.w	lr, #10
  40676c:	d1e7      	bne.n	40673e <__fputwc+0x36>
  40676e:	f001 fccb 	bl	408108 <__swbuf_r>
  406772:	1c43      	adds	r3, r0, #1
  406774:	d1e8      	bne.n	406748 <__fputwc+0x40>
  406776:	b002      	add	sp, #8
  406778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40677c:	89a3      	ldrh	r3, [r4, #12]
  40677e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406782:	81a3      	strh	r3, [r4, #12]
  406784:	b002      	add	sp, #8
  406786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40678a:	f109 33ff 	add.w	r3, r9, #4294967295
  40678e:	2bfe      	cmp	r3, #254	; 0xfe
  406790:	d8c4      	bhi.n	40671c <__fputwc+0x14>
  406792:	fa5f fe89 	uxtb.w	lr, r9
  406796:	4606      	mov	r6, r0
  406798:	f88d e004 	strb.w	lr, [sp, #4]
  40679c:	e7cb      	b.n	406736 <__fputwc+0x2e>
  40679e:	4648      	mov	r0, r9
  4067a0:	b002      	add	sp, #8
  4067a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4067a6:	bf00      	nop

004067a8 <_fputwc_r>:
  4067a8:	b530      	push	{r4, r5, lr}
  4067aa:	6e53      	ldr	r3, [r2, #100]	; 0x64
  4067ac:	f013 0f01 	tst.w	r3, #1
  4067b0:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4067b4:	4614      	mov	r4, r2
  4067b6:	b083      	sub	sp, #12
  4067b8:	4605      	mov	r5, r0
  4067ba:	b29a      	uxth	r2, r3
  4067bc:	d101      	bne.n	4067c2 <_fputwc_r+0x1a>
  4067be:	0590      	lsls	r0, r2, #22
  4067c0:	d51c      	bpl.n	4067fc <_fputwc_r+0x54>
  4067c2:	0490      	lsls	r0, r2, #18
  4067c4:	d406      	bmi.n	4067d4 <_fputwc_r+0x2c>
  4067c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4067c8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4067cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4067d0:	81a3      	strh	r3, [r4, #12]
  4067d2:	6662      	str	r2, [r4, #100]	; 0x64
  4067d4:	4628      	mov	r0, r5
  4067d6:	4622      	mov	r2, r4
  4067d8:	f7ff ff96 	bl	406708 <__fputwc>
  4067dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4067de:	07da      	lsls	r2, r3, #31
  4067e0:	4605      	mov	r5, r0
  4067e2:	d402      	bmi.n	4067ea <_fputwc_r+0x42>
  4067e4:	89a3      	ldrh	r3, [r4, #12]
  4067e6:	059b      	lsls	r3, r3, #22
  4067e8:	d502      	bpl.n	4067f0 <_fputwc_r+0x48>
  4067ea:	4628      	mov	r0, r5
  4067ec:	b003      	add	sp, #12
  4067ee:	bd30      	pop	{r4, r5, pc}
  4067f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4067f2:	f000 fb07 	bl	406e04 <__retarget_lock_release_recursive>
  4067f6:	4628      	mov	r0, r5
  4067f8:	b003      	add	sp, #12
  4067fa:	bd30      	pop	{r4, r5, pc}
  4067fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4067fe:	9101      	str	r1, [sp, #4]
  406800:	f000 fafe 	bl	406e00 <__retarget_lock_acquire_recursive>
  406804:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406808:	9901      	ldr	r1, [sp, #4]
  40680a:	b29a      	uxth	r2, r3
  40680c:	e7d9      	b.n	4067c2 <_fputwc_r+0x1a>
  40680e:	bf00      	nop

00406810 <_malloc_trim_r>:
  406810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406812:	4f24      	ldr	r7, [pc, #144]	; (4068a4 <_malloc_trim_r+0x94>)
  406814:	460c      	mov	r4, r1
  406816:	4606      	mov	r6, r0
  406818:	f000 fef6 	bl	407608 <__malloc_lock>
  40681c:	68bb      	ldr	r3, [r7, #8]
  40681e:	685d      	ldr	r5, [r3, #4]
  406820:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406824:	310f      	adds	r1, #15
  406826:	f025 0503 	bic.w	r5, r5, #3
  40682a:	4429      	add	r1, r5
  40682c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406830:	f021 010f 	bic.w	r1, r1, #15
  406834:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406838:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40683c:	db07      	blt.n	40684e <_malloc_trim_r+0x3e>
  40683e:	2100      	movs	r1, #0
  406840:	4630      	mov	r0, r6
  406842:	f001 fb8d 	bl	407f60 <_sbrk_r>
  406846:	68bb      	ldr	r3, [r7, #8]
  406848:	442b      	add	r3, r5
  40684a:	4298      	cmp	r0, r3
  40684c:	d004      	beq.n	406858 <_malloc_trim_r+0x48>
  40684e:	4630      	mov	r0, r6
  406850:	f000 fee0 	bl	407614 <__malloc_unlock>
  406854:	2000      	movs	r0, #0
  406856:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406858:	4261      	negs	r1, r4
  40685a:	4630      	mov	r0, r6
  40685c:	f001 fb80 	bl	407f60 <_sbrk_r>
  406860:	3001      	adds	r0, #1
  406862:	d00d      	beq.n	406880 <_malloc_trim_r+0x70>
  406864:	4b10      	ldr	r3, [pc, #64]	; (4068a8 <_malloc_trim_r+0x98>)
  406866:	68ba      	ldr	r2, [r7, #8]
  406868:	6819      	ldr	r1, [r3, #0]
  40686a:	1b2d      	subs	r5, r5, r4
  40686c:	f045 0501 	orr.w	r5, r5, #1
  406870:	4630      	mov	r0, r6
  406872:	1b09      	subs	r1, r1, r4
  406874:	6055      	str	r5, [r2, #4]
  406876:	6019      	str	r1, [r3, #0]
  406878:	f000 fecc 	bl	407614 <__malloc_unlock>
  40687c:	2001      	movs	r0, #1
  40687e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406880:	2100      	movs	r1, #0
  406882:	4630      	mov	r0, r6
  406884:	f001 fb6c 	bl	407f60 <_sbrk_r>
  406888:	68ba      	ldr	r2, [r7, #8]
  40688a:	1a83      	subs	r3, r0, r2
  40688c:	2b0f      	cmp	r3, #15
  40688e:	ddde      	ble.n	40684e <_malloc_trim_r+0x3e>
  406890:	4c06      	ldr	r4, [pc, #24]	; (4068ac <_malloc_trim_r+0x9c>)
  406892:	4905      	ldr	r1, [pc, #20]	; (4068a8 <_malloc_trim_r+0x98>)
  406894:	6824      	ldr	r4, [r4, #0]
  406896:	f043 0301 	orr.w	r3, r3, #1
  40689a:	1b00      	subs	r0, r0, r4
  40689c:	6053      	str	r3, [r2, #4]
  40689e:	6008      	str	r0, [r1, #0]
  4068a0:	e7d5      	b.n	40684e <_malloc_trim_r+0x3e>
  4068a2:	bf00      	nop
  4068a4:	204005e0 	.word	0x204005e0
  4068a8:	204042ec 	.word	0x204042ec
  4068ac:	204009e8 	.word	0x204009e8

004068b0 <_free_r>:
  4068b0:	2900      	cmp	r1, #0
  4068b2:	d044      	beq.n	40693e <_free_r+0x8e>
  4068b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4068b8:	460d      	mov	r5, r1
  4068ba:	4680      	mov	r8, r0
  4068bc:	f000 fea4 	bl	407608 <__malloc_lock>
  4068c0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4068c4:	4969      	ldr	r1, [pc, #420]	; (406a6c <_free_r+0x1bc>)
  4068c6:	f027 0301 	bic.w	r3, r7, #1
  4068ca:	f1a5 0408 	sub.w	r4, r5, #8
  4068ce:	18e2      	adds	r2, r4, r3
  4068d0:	688e      	ldr	r6, [r1, #8]
  4068d2:	6850      	ldr	r0, [r2, #4]
  4068d4:	42b2      	cmp	r2, r6
  4068d6:	f020 0003 	bic.w	r0, r0, #3
  4068da:	d05e      	beq.n	40699a <_free_r+0xea>
  4068dc:	07fe      	lsls	r6, r7, #31
  4068de:	6050      	str	r0, [r2, #4]
  4068e0:	d40b      	bmi.n	4068fa <_free_r+0x4a>
  4068e2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4068e6:	1be4      	subs	r4, r4, r7
  4068e8:	f101 0e08 	add.w	lr, r1, #8
  4068ec:	68a5      	ldr	r5, [r4, #8]
  4068ee:	4575      	cmp	r5, lr
  4068f0:	443b      	add	r3, r7
  4068f2:	d06d      	beq.n	4069d0 <_free_r+0x120>
  4068f4:	68e7      	ldr	r7, [r4, #12]
  4068f6:	60ef      	str	r7, [r5, #12]
  4068f8:	60bd      	str	r5, [r7, #8]
  4068fa:	1815      	adds	r5, r2, r0
  4068fc:	686d      	ldr	r5, [r5, #4]
  4068fe:	07ed      	lsls	r5, r5, #31
  406900:	d53e      	bpl.n	406980 <_free_r+0xd0>
  406902:	f043 0201 	orr.w	r2, r3, #1
  406906:	6062      	str	r2, [r4, #4]
  406908:	50e3      	str	r3, [r4, r3]
  40690a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40690e:	d217      	bcs.n	406940 <_free_r+0x90>
  406910:	08db      	lsrs	r3, r3, #3
  406912:	1c58      	adds	r0, r3, #1
  406914:	109a      	asrs	r2, r3, #2
  406916:	684d      	ldr	r5, [r1, #4]
  406918:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40691c:	60a7      	str	r7, [r4, #8]
  40691e:	2301      	movs	r3, #1
  406920:	4093      	lsls	r3, r2
  406922:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  406926:	432b      	orrs	r3, r5
  406928:	3a08      	subs	r2, #8
  40692a:	60e2      	str	r2, [r4, #12]
  40692c:	604b      	str	r3, [r1, #4]
  40692e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  406932:	60fc      	str	r4, [r7, #12]
  406934:	4640      	mov	r0, r8
  406936:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40693a:	f000 be6b 	b.w	407614 <__malloc_unlock>
  40693e:	4770      	bx	lr
  406940:	0a5a      	lsrs	r2, r3, #9
  406942:	2a04      	cmp	r2, #4
  406944:	d852      	bhi.n	4069ec <_free_r+0x13c>
  406946:	099a      	lsrs	r2, r3, #6
  406948:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40694c:	00ff      	lsls	r7, r7, #3
  40694e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  406952:	19c8      	adds	r0, r1, r7
  406954:	59ca      	ldr	r2, [r1, r7]
  406956:	3808      	subs	r0, #8
  406958:	4290      	cmp	r0, r2
  40695a:	d04f      	beq.n	4069fc <_free_r+0x14c>
  40695c:	6851      	ldr	r1, [r2, #4]
  40695e:	f021 0103 	bic.w	r1, r1, #3
  406962:	428b      	cmp	r3, r1
  406964:	d232      	bcs.n	4069cc <_free_r+0x11c>
  406966:	6892      	ldr	r2, [r2, #8]
  406968:	4290      	cmp	r0, r2
  40696a:	d1f7      	bne.n	40695c <_free_r+0xac>
  40696c:	68c3      	ldr	r3, [r0, #12]
  40696e:	60a0      	str	r0, [r4, #8]
  406970:	60e3      	str	r3, [r4, #12]
  406972:	609c      	str	r4, [r3, #8]
  406974:	60c4      	str	r4, [r0, #12]
  406976:	4640      	mov	r0, r8
  406978:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40697c:	f000 be4a 	b.w	407614 <__malloc_unlock>
  406980:	6895      	ldr	r5, [r2, #8]
  406982:	4f3b      	ldr	r7, [pc, #236]	; (406a70 <_free_r+0x1c0>)
  406984:	42bd      	cmp	r5, r7
  406986:	4403      	add	r3, r0
  406988:	d040      	beq.n	406a0c <_free_r+0x15c>
  40698a:	68d0      	ldr	r0, [r2, #12]
  40698c:	60e8      	str	r0, [r5, #12]
  40698e:	f043 0201 	orr.w	r2, r3, #1
  406992:	6085      	str	r5, [r0, #8]
  406994:	6062      	str	r2, [r4, #4]
  406996:	50e3      	str	r3, [r4, r3]
  406998:	e7b7      	b.n	40690a <_free_r+0x5a>
  40699a:	07ff      	lsls	r7, r7, #31
  40699c:	4403      	add	r3, r0
  40699e:	d407      	bmi.n	4069b0 <_free_r+0x100>
  4069a0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4069a4:	1aa4      	subs	r4, r4, r2
  4069a6:	4413      	add	r3, r2
  4069a8:	68a0      	ldr	r0, [r4, #8]
  4069aa:	68e2      	ldr	r2, [r4, #12]
  4069ac:	60c2      	str	r2, [r0, #12]
  4069ae:	6090      	str	r0, [r2, #8]
  4069b0:	4a30      	ldr	r2, [pc, #192]	; (406a74 <_free_r+0x1c4>)
  4069b2:	6812      	ldr	r2, [r2, #0]
  4069b4:	f043 0001 	orr.w	r0, r3, #1
  4069b8:	4293      	cmp	r3, r2
  4069ba:	6060      	str	r0, [r4, #4]
  4069bc:	608c      	str	r4, [r1, #8]
  4069be:	d3b9      	bcc.n	406934 <_free_r+0x84>
  4069c0:	4b2d      	ldr	r3, [pc, #180]	; (406a78 <_free_r+0x1c8>)
  4069c2:	4640      	mov	r0, r8
  4069c4:	6819      	ldr	r1, [r3, #0]
  4069c6:	f7ff ff23 	bl	406810 <_malloc_trim_r>
  4069ca:	e7b3      	b.n	406934 <_free_r+0x84>
  4069cc:	4610      	mov	r0, r2
  4069ce:	e7cd      	b.n	40696c <_free_r+0xbc>
  4069d0:	1811      	adds	r1, r2, r0
  4069d2:	6849      	ldr	r1, [r1, #4]
  4069d4:	07c9      	lsls	r1, r1, #31
  4069d6:	d444      	bmi.n	406a62 <_free_r+0x1b2>
  4069d8:	6891      	ldr	r1, [r2, #8]
  4069da:	68d2      	ldr	r2, [r2, #12]
  4069dc:	60ca      	str	r2, [r1, #12]
  4069de:	4403      	add	r3, r0
  4069e0:	f043 0001 	orr.w	r0, r3, #1
  4069e4:	6091      	str	r1, [r2, #8]
  4069e6:	6060      	str	r0, [r4, #4]
  4069e8:	50e3      	str	r3, [r4, r3]
  4069ea:	e7a3      	b.n	406934 <_free_r+0x84>
  4069ec:	2a14      	cmp	r2, #20
  4069ee:	d816      	bhi.n	406a1e <_free_r+0x16e>
  4069f0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4069f4:	00ff      	lsls	r7, r7, #3
  4069f6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4069fa:	e7aa      	b.n	406952 <_free_r+0xa2>
  4069fc:	10aa      	asrs	r2, r5, #2
  4069fe:	2301      	movs	r3, #1
  406a00:	684d      	ldr	r5, [r1, #4]
  406a02:	4093      	lsls	r3, r2
  406a04:	432b      	orrs	r3, r5
  406a06:	604b      	str	r3, [r1, #4]
  406a08:	4603      	mov	r3, r0
  406a0a:	e7b0      	b.n	40696e <_free_r+0xbe>
  406a0c:	f043 0201 	orr.w	r2, r3, #1
  406a10:	614c      	str	r4, [r1, #20]
  406a12:	610c      	str	r4, [r1, #16]
  406a14:	60e5      	str	r5, [r4, #12]
  406a16:	60a5      	str	r5, [r4, #8]
  406a18:	6062      	str	r2, [r4, #4]
  406a1a:	50e3      	str	r3, [r4, r3]
  406a1c:	e78a      	b.n	406934 <_free_r+0x84>
  406a1e:	2a54      	cmp	r2, #84	; 0x54
  406a20:	d806      	bhi.n	406a30 <_free_r+0x180>
  406a22:	0b1a      	lsrs	r2, r3, #12
  406a24:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406a28:	00ff      	lsls	r7, r7, #3
  406a2a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  406a2e:	e790      	b.n	406952 <_free_r+0xa2>
  406a30:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406a34:	d806      	bhi.n	406a44 <_free_r+0x194>
  406a36:	0bda      	lsrs	r2, r3, #15
  406a38:	f102 0778 	add.w	r7, r2, #120	; 0x78
  406a3c:	00ff      	lsls	r7, r7, #3
  406a3e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  406a42:	e786      	b.n	406952 <_free_r+0xa2>
  406a44:	f240 5054 	movw	r0, #1364	; 0x554
  406a48:	4282      	cmp	r2, r0
  406a4a:	d806      	bhi.n	406a5a <_free_r+0x1aa>
  406a4c:	0c9a      	lsrs	r2, r3, #18
  406a4e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  406a52:	00ff      	lsls	r7, r7, #3
  406a54:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  406a58:	e77b      	b.n	406952 <_free_r+0xa2>
  406a5a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  406a5e:	257e      	movs	r5, #126	; 0x7e
  406a60:	e777      	b.n	406952 <_free_r+0xa2>
  406a62:	f043 0101 	orr.w	r1, r3, #1
  406a66:	6061      	str	r1, [r4, #4]
  406a68:	6013      	str	r3, [r2, #0]
  406a6a:	e763      	b.n	406934 <_free_r+0x84>
  406a6c:	204005e0 	.word	0x204005e0
  406a70:	204005e8 	.word	0x204005e8
  406a74:	204009ec 	.word	0x204009ec
  406a78:	2040431c 	.word	0x2040431c

00406a7c <__sfvwrite_r>:
  406a7c:	6893      	ldr	r3, [r2, #8]
  406a7e:	2b00      	cmp	r3, #0
  406a80:	d073      	beq.n	406b6a <__sfvwrite_r+0xee>
  406a82:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406a86:	898b      	ldrh	r3, [r1, #12]
  406a88:	b083      	sub	sp, #12
  406a8a:	460c      	mov	r4, r1
  406a8c:	0719      	lsls	r1, r3, #28
  406a8e:	9000      	str	r0, [sp, #0]
  406a90:	4616      	mov	r6, r2
  406a92:	d526      	bpl.n	406ae2 <__sfvwrite_r+0x66>
  406a94:	6922      	ldr	r2, [r4, #16]
  406a96:	b322      	cbz	r2, 406ae2 <__sfvwrite_r+0x66>
  406a98:	f013 0002 	ands.w	r0, r3, #2
  406a9c:	6835      	ldr	r5, [r6, #0]
  406a9e:	d02c      	beq.n	406afa <__sfvwrite_r+0x7e>
  406aa0:	f04f 0900 	mov.w	r9, #0
  406aa4:	4fb0      	ldr	r7, [pc, #704]	; (406d68 <__sfvwrite_r+0x2ec>)
  406aa6:	46c8      	mov	r8, r9
  406aa8:	46b2      	mov	sl, r6
  406aaa:	45b8      	cmp	r8, r7
  406aac:	4643      	mov	r3, r8
  406aae:	464a      	mov	r2, r9
  406ab0:	bf28      	it	cs
  406ab2:	463b      	movcs	r3, r7
  406ab4:	9800      	ldr	r0, [sp, #0]
  406ab6:	f1b8 0f00 	cmp.w	r8, #0
  406aba:	d050      	beq.n	406b5e <__sfvwrite_r+0xe2>
  406abc:	69e1      	ldr	r1, [r4, #28]
  406abe:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406ac0:	47b0      	blx	r6
  406ac2:	2800      	cmp	r0, #0
  406ac4:	dd58      	ble.n	406b78 <__sfvwrite_r+0xfc>
  406ac6:	f8da 3008 	ldr.w	r3, [sl, #8]
  406aca:	1a1b      	subs	r3, r3, r0
  406acc:	4481      	add	r9, r0
  406ace:	eba8 0800 	sub.w	r8, r8, r0
  406ad2:	f8ca 3008 	str.w	r3, [sl, #8]
  406ad6:	2b00      	cmp	r3, #0
  406ad8:	d1e7      	bne.n	406aaa <__sfvwrite_r+0x2e>
  406ada:	2000      	movs	r0, #0
  406adc:	b003      	add	sp, #12
  406ade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406ae2:	4621      	mov	r1, r4
  406ae4:	9800      	ldr	r0, [sp, #0]
  406ae6:	f7fe fc91 	bl	40540c <__swsetup_r>
  406aea:	2800      	cmp	r0, #0
  406aec:	f040 8133 	bne.w	406d56 <__sfvwrite_r+0x2da>
  406af0:	89a3      	ldrh	r3, [r4, #12]
  406af2:	6835      	ldr	r5, [r6, #0]
  406af4:	f013 0002 	ands.w	r0, r3, #2
  406af8:	d1d2      	bne.n	406aa0 <__sfvwrite_r+0x24>
  406afa:	f013 0901 	ands.w	r9, r3, #1
  406afe:	d145      	bne.n	406b8c <__sfvwrite_r+0x110>
  406b00:	464f      	mov	r7, r9
  406b02:	9601      	str	r6, [sp, #4]
  406b04:	b337      	cbz	r7, 406b54 <__sfvwrite_r+0xd8>
  406b06:	059a      	lsls	r2, r3, #22
  406b08:	f8d4 8008 	ldr.w	r8, [r4, #8]
  406b0c:	f140 8083 	bpl.w	406c16 <__sfvwrite_r+0x19a>
  406b10:	4547      	cmp	r7, r8
  406b12:	46c3      	mov	fp, r8
  406b14:	f0c0 80ab 	bcc.w	406c6e <__sfvwrite_r+0x1f2>
  406b18:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406b1c:	f040 80ac 	bne.w	406c78 <__sfvwrite_r+0x1fc>
  406b20:	6820      	ldr	r0, [r4, #0]
  406b22:	46ba      	mov	sl, r7
  406b24:	465a      	mov	r2, fp
  406b26:	4649      	mov	r1, r9
  406b28:	f000 fd0a 	bl	407540 <memmove>
  406b2c:	68a2      	ldr	r2, [r4, #8]
  406b2e:	6823      	ldr	r3, [r4, #0]
  406b30:	eba2 0208 	sub.w	r2, r2, r8
  406b34:	445b      	add	r3, fp
  406b36:	60a2      	str	r2, [r4, #8]
  406b38:	6023      	str	r3, [r4, #0]
  406b3a:	9a01      	ldr	r2, [sp, #4]
  406b3c:	6893      	ldr	r3, [r2, #8]
  406b3e:	eba3 030a 	sub.w	r3, r3, sl
  406b42:	44d1      	add	r9, sl
  406b44:	eba7 070a 	sub.w	r7, r7, sl
  406b48:	6093      	str	r3, [r2, #8]
  406b4a:	2b00      	cmp	r3, #0
  406b4c:	d0c5      	beq.n	406ada <__sfvwrite_r+0x5e>
  406b4e:	89a3      	ldrh	r3, [r4, #12]
  406b50:	2f00      	cmp	r7, #0
  406b52:	d1d8      	bne.n	406b06 <__sfvwrite_r+0x8a>
  406b54:	f8d5 9000 	ldr.w	r9, [r5]
  406b58:	686f      	ldr	r7, [r5, #4]
  406b5a:	3508      	adds	r5, #8
  406b5c:	e7d2      	b.n	406b04 <__sfvwrite_r+0x88>
  406b5e:	f8d5 9000 	ldr.w	r9, [r5]
  406b62:	f8d5 8004 	ldr.w	r8, [r5, #4]
  406b66:	3508      	adds	r5, #8
  406b68:	e79f      	b.n	406aaa <__sfvwrite_r+0x2e>
  406b6a:	2000      	movs	r0, #0
  406b6c:	4770      	bx	lr
  406b6e:	4621      	mov	r1, r4
  406b70:	9800      	ldr	r0, [sp, #0]
  406b72:	f7ff fd1f 	bl	4065b4 <_fflush_r>
  406b76:	b370      	cbz	r0, 406bd6 <__sfvwrite_r+0x15a>
  406b78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406b7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406b80:	f04f 30ff 	mov.w	r0, #4294967295
  406b84:	81a3      	strh	r3, [r4, #12]
  406b86:	b003      	add	sp, #12
  406b88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406b8c:	4681      	mov	r9, r0
  406b8e:	4633      	mov	r3, r6
  406b90:	464e      	mov	r6, r9
  406b92:	46a8      	mov	r8, r5
  406b94:	469a      	mov	sl, r3
  406b96:	464d      	mov	r5, r9
  406b98:	b34e      	cbz	r6, 406bee <__sfvwrite_r+0x172>
  406b9a:	b380      	cbz	r0, 406bfe <__sfvwrite_r+0x182>
  406b9c:	6820      	ldr	r0, [r4, #0]
  406b9e:	6923      	ldr	r3, [r4, #16]
  406ba0:	6962      	ldr	r2, [r4, #20]
  406ba2:	45b1      	cmp	r9, r6
  406ba4:	46cb      	mov	fp, r9
  406ba6:	bf28      	it	cs
  406ba8:	46b3      	movcs	fp, r6
  406baa:	4298      	cmp	r0, r3
  406bac:	465f      	mov	r7, fp
  406bae:	d904      	bls.n	406bba <__sfvwrite_r+0x13e>
  406bb0:	68a3      	ldr	r3, [r4, #8]
  406bb2:	4413      	add	r3, r2
  406bb4:	459b      	cmp	fp, r3
  406bb6:	f300 80a6 	bgt.w	406d06 <__sfvwrite_r+0x28a>
  406bba:	4593      	cmp	fp, r2
  406bbc:	db4b      	blt.n	406c56 <__sfvwrite_r+0x1da>
  406bbe:	4613      	mov	r3, r2
  406bc0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  406bc2:	69e1      	ldr	r1, [r4, #28]
  406bc4:	9800      	ldr	r0, [sp, #0]
  406bc6:	462a      	mov	r2, r5
  406bc8:	47b8      	blx	r7
  406bca:	1e07      	subs	r7, r0, #0
  406bcc:	ddd4      	ble.n	406b78 <__sfvwrite_r+0xfc>
  406bce:	ebb9 0907 	subs.w	r9, r9, r7
  406bd2:	d0cc      	beq.n	406b6e <__sfvwrite_r+0xf2>
  406bd4:	2001      	movs	r0, #1
  406bd6:	f8da 3008 	ldr.w	r3, [sl, #8]
  406bda:	1bdb      	subs	r3, r3, r7
  406bdc:	443d      	add	r5, r7
  406bde:	1bf6      	subs	r6, r6, r7
  406be0:	f8ca 3008 	str.w	r3, [sl, #8]
  406be4:	2b00      	cmp	r3, #0
  406be6:	f43f af78 	beq.w	406ada <__sfvwrite_r+0x5e>
  406bea:	2e00      	cmp	r6, #0
  406bec:	d1d5      	bne.n	406b9a <__sfvwrite_r+0x11e>
  406bee:	f108 0308 	add.w	r3, r8, #8
  406bf2:	e913 0060 	ldmdb	r3, {r5, r6}
  406bf6:	4698      	mov	r8, r3
  406bf8:	3308      	adds	r3, #8
  406bfa:	2e00      	cmp	r6, #0
  406bfc:	d0f9      	beq.n	406bf2 <__sfvwrite_r+0x176>
  406bfe:	4632      	mov	r2, r6
  406c00:	210a      	movs	r1, #10
  406c02:	4628      	mov	r0, r5
  406c04:	f000 fc4c 	bl	4074a0 <memchr>
  406c08:	2800      	cmp	r0, #0
  406c0a:	f000 80a1 	beq.w	406d50 <__sfvwrite_r+0x2d4>
  406c0e:	3001      	adds	r0, #1
  406c10:	eba0 0905 	sub.w	r9, r0, r5
  406c14:	e7c2      	b.n	406b9c <__sfvwrite_r+0x120>
  406c16:	6820      	ldr	r0, [r4, #0]
  406c18:	6923      	ldr	r3, [r4, #16]
  406c1a:	4298      	cmp	r0, r3
  406c1c:	d802      	bhi.n	406c24 <__sfvwrite_r+0x1a8>
  406c1e:	6963      	ldr	r3, [r4, #20]
  406c20:	429f      	cmp	r7, r3
  406c22:	d25d      	bcs.n	406ce0 <__sfvwrite_r+0x264>
  406c24:	45b8      	cmp	r8, r7
  406c26:	bf28      	it	cs
  406c28:	46b8      	movcs	r8, r7
  406c2a:	4642      	mov	r2, r8
  406c2c:	4649      	mov	r1, r9
  406c2e:	f000 fc87 	bl	407540 <memmove>
  406c32:	68a3      	ldr	r3, [r4, #8]
  406c34:	6822      	ldr	r2, [r4, #0]
  406c36:	eba3 0308 	sub.w	r3, r3, r8
  406c3a:	4442      	add	r2, r8
  406c3c:	60a3      	str	r3, [r4, #8]
  406c3e:	6022      	str	r2, [r4, #0]
  406c40:	b10b      	cbz	r3, 406c46 <__sfvwrite_r+0x1ca>
  406c42:	46c2      	mov	sl, r8
  406c44:	e779      	b.n	406b3a <__sfvwrite_r+0xbe>
  406c46:	4621      	mov	r1, r4
  406c48:	9800      	ldr	r0, [sp, #0]
  406c4a:	f7ff fcb3 	bl	4065b4 <_fflush_r>
  406c4e:	2800      	cmp	r0, #0
  406c50:	d192      	bne.n	406b78 <__sfvwrite_r+0xfc>
  406c52:	46c2      	mov	sl, r8
  406c54:	e771      	b.n	406b3a <__sfvwrite_r+0xbe>
  406c56:	465a      	mov	r2, fp
  406c58:	4629      	mov	r1, r5
  406c5a:	f000 fc71 	bl	407540 <memmove>
  406c5e:	68a2      	ldr	r2, [r4, #8]
  406c60:	6823      	ldr	r3, [r4, #0]
  406c62:	eba2 020b 	sub.w	r2, r2, fp
  406c66:	445b      	add	r3, fp
  406c68:	60a2      	str	r2, [r4, #8]
  406c6a:	6023      	str	r3, [r4, #0]
  406c6c:	e7af      	b.n	406bce <__sfvwrite_r+0x152>
  406c6e:	6820      	ldr	r0, [r4, #0]
  406c70:	46b8      	mov	r8, r7
  406c72:	46ba      	mov	sl, r7
  406c74:	46bb      	mov	fp, r7
  406c76:	e755      	b.n	406b24 <__sfvwrite_r+0xa8>
  406c78:	6962      	ldr	r2, [r4, #20]
  406c7a:	6820      	ldr	r0, [r4, #0]
  406c7c:	6921      	ldr	r1, [r4, #16]
  406c7e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  406c82:	eba0 0a01 	sub.w	sl, r0, r1
  406c86:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  406c8a:	f10a 0001 	add.w	r0, sl, #1
  406c8e:	ea4f 0868 	mov.w	r8, r8, asr #1
  406c92:	4438      	add	r0, r7
  406c94:	4540      	cmp	r0, r8
  406c96:	4642      	mov	r2, r8
  406c98:	bf84      	itt	hi
  406c9a:	4680      	movhi	r8, r0
  406c9c:	4642      	movhi	r2, r8
  406c9e:	055b      	lsls	r3, r3, #21
  406ca0:	d544      	bpl.n	406d2c <__sfvwrite_r+0x2b0>
  406ca2:	4611      	mov	r1, r2
  406ca4:	9800      	ldr	r0, [sp, #0]
  406ca6:	f000 f92f 	bl	406f08 <_malloc_r>
  406caa:	4683      	mov	fp, r0
  406cac:	2800      	cmp	r0, #0
  406cae:	d055      	beq.n	406d5c <__sfvwrite_r+0x2e0>
  406cb0:	4652      	mov	r2, sl
  406cb2:	6921      	ldr	r1, [r4, #16]
  406cb4:	f7fc f810 	bl	402cd8 <memcpy>
  406cb8:	89a3      	ldrh	r3, [r4, #12]
  406cba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  406cbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406cc2:	81a3      	strh	r3, [r4, #12]
  406cc4:	eb0b 000a 	add.w	r0, fp, sl
  406cc8:	eba8 030a 	sub.w	r3, r8, sl
  406ccc:	f8c4 b010 	str.w	fp, [r4, #16]
  406cd0:	f8c4 8014 	str.w	r8, [r4, #20]
  406cd4:	6020      	str	r0, [r4, #0]
  406cd6:	60a3      	str	r3, [r4, #8]
  406cd8:	46b8      	mov	r8, r7
  406cda:	46ba      	mov	sl, r7
  406cdc:	46bb      	mov	fp, r7
  406cde:	e721      	b.n	406b24 <__sfvwrite_r+0xa8>
  406ce0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  406ce4:	42b9      	cmp	r1, r7
  406ce6:	bf28      	it	cs
  406ce8:	4639      	movcs	r1, r7
  406cea:	464a      	mov	r2, r9
  406cec:	fb91 f1f3 	sdiv	r1, r1, r3
  406cf0:	9800      	ldr	r0, [sp, #0]
  406cf2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406cf4:	fb03 f301 	mul.w	r3, r3, r1
  406cf8:	69e1      	ldr	r1, [r4, #28]
  406cfa:	47b0      	blx	r6
  406cfc:	f1b0 0a00 	subs.w	sl, r0, #0
  406d00:	f73f af1b 	bgt.w	406b3a <__sfvwrite_r+0xbe>
  406d04:	e738      	b.n	406b78 <__sfvwrite_r+0xfc>
  406d06:	461a      	mov	r2, r3
  406d08:	4629      	mov	r1, r5
  406d0a:	9301      	str	r3, [sp, #4]
  406d0c:	f000 fc18 	bl	407540 <memmove>
  406d10:	6822      	ldr	r2, [r4, #0]
  406d12:	9b01      	ldr	r3, [sp, #4]
  406d14:	9800      	ldr	r0, [sp, #0]
  406d16:	441a      	add	r2, r3
  406d18:	6022      	str	r2, [r4, #0]
  406d1a:	4621      	mov	r1, r4
  406d1c:	f7ff fc4a 	bl	4065b4 <_fflush_r>
  406d20:	9b01      	ldr	r3, [sp, #4]
  406d22:	2800      	cmp	r0, #0
  406d24:	f47f af28 	bne.w	406b78 <__sfvwrite_r+0xfc>
  406d28:	461f      	mov	r7, r3
  406d2a:	e750      	b.n	406bce <__sfvwrite_r+0x152>
  406d2c:	9800      	ldr	r0, [sp, #0]
  406d2e:	f000 ff71 	bl	407c14 <_realloc_r>
  406d32:	4683      	mov	fp, r0
  406d34:	2800      	cmp	r0, #0
  406d36:	d1c5      	bne.n	406cc4 <__sfvwrite_r+0x248>
  406d38:	9d00      	ldr	r5, [sp, #0]
  406d3a:	6921      	ldr	r1, [r4, #16]
  406d3c:	4628      	mov	r0, r5
  406d3e:	f7ff fdb7 	bl	4068b0 <_free_r>
  406d42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406d46:	220c      	movs	r2, #12
  406d48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  406d4c:	602a      	str	r2, [r5, #0]
  406d4e:	e715      	b.n	406b7c <__sfvwrite_r+0x100>
  406d50:	f106 0901 	add.w	r9, r6, #1
  406d54:	e722      	b.n	406b9c <__sfvwrite_r+0x120>
  406d56:	f04f 30ff 	mov.w	r0, #4294967295
  406d5a:	e6bf      	b.n	406adc <__sfvwrite_r+0x60>
  406d5c:	9a00      	ldr	r2, [sp, #0]
  406d5e:	230c      	movs	r3, #12
  406d60:	6013      	str	r3, [r2, #0]
  406d62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406d66:	e709      	b.n	406b7c <__sfvwrite_r+0x100>
  406d68:	7ffffc00 	.word	0x7ffffc00

00406d6c <_fwalk_reent>:
  406d6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406d70:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  406d74:	d01f      	beq.n	406db6 <_fwalk_reent+0x4a>
  406d76:	4688      	mov	r8, r1
  406d78:	4606      	mov	r6, r0
  406d7a:	f04f 0900 	mov.w	r9, #0
  406d7e:	687d      	ldr	r5, [r7, #4]
  406d80:	68bc      	ldr	r4, [r7, #8]
  406d82:	3d01      	subs	r5, #1
  406d84:	d411      	bmi.n	406daa <_fwalk_reent+0x3e>
  406d86:	89a3      	ldrh	r3, [r4, #12]
  406d88:	2b01      	cmp	r3, #1
  406d8a:	f105 35ff 	add.w	r5, r5, #4294967295
  406d8e:	d908      	bls.n	406da2 <_fwalk_reent+0x36>
  406d90:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  406d94:	3301      	adds	r3, #1
  406d96:	4621      	mov	r1, r4
  406d98:	4630      	mov	r0, r6
  406d9a:	d002      	beq.n	406da2 <_fwalk_reent+0x36>
  406d9c:	47c0      	blx	r8
  406d9e:	ea49 0900 	orr.w	r9, r9, r0
  406da2:	1c6b      	adds	r3, r5, #1
  406da4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  406da8:	d1ed      	bne.n	406d86 <_fwalk_reent+0x1a>
  406daa:	683f      	ldr	r7, [r7, #0]
  406dac:	2f00      	cmp	r7, #0
  406dae:	d1e6      	bne.n	406d7e <_fwalk_reent+0x12>
  406db0:	4648      	mov	r0, r9
  406db2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406db6:	46b9      	mov	r9, r7
  406db8:	4648      	mov	r0, r9
  406dba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406dbe:	bf00      	nop

00406dc0 <__locale_mb_cur_max>:
  406dc0:	4b04      	ldr	r3, [pc, #16]	; (406dd4 <__locale_mb_cur_max+0x14>)
  406dc2:	4a05      	ldr	r2, [pc, #20]	; (406dd8 <__locale_mb_cur_max+0x18>)
  406dc4:	681b      	ldr	r3, [r3, #0]
  406dc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  406dc8:	2b00      	cmp	r3, #0
  406dca:	bf08      	it	eq
  406dcc:	4613      	moveq	r3, r2
  406dce:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  406dd2:	4770      	bx	lr
  406dd4:	20400044 	.word	0x20400044
  406dd8:	20400474 	.word	0x20400474

00406ddc <_localeconv_r>:
  406ddc:	4a04      	ldr	r2, [pc, #16]	; (406df0 <_localeconv_r+0x14>)
  406dde:	4b05      	ldr	r3, [pc, #20]	; (406df4 <_localeconv_r+0x18>)
  406de0:	6812      	ldr	r2, [r2, #0]
  406de2:	6b50      	ldr	r0, [r2, #52]	; 0x34
  406de4:	2800      	cmp	r0, #0
  406de6:	bf08      	it	eq
  406de8:	4618      	moveq	r0, r3
  406dea:	30f0      	adds	r0, #240	; 0xf0
  406dec:	4770      	bx	lr
  406dee:	bf00      	nop
  406df0:	20400044 	.word	0x20400044
  406df4:	20400474 	.word	0x20400474

00406df8 <__retarget_lock_init_recursive>:
  406df8:	4770      	bx	lr
  406dfa:	bf00      	nop

00406dfc <__retarget_lock_close_recursive>:
  406dfc:	4770      	bx	lr
  406dfe:	bf00      	nop

00406e00 <__retarget_lock_acquire_recursive>:
  406e00:	4770      	bx	lr
  406e02:	bf00      	nop

00406e04 <__retarget_lock_release_recursive>:
  406e04:	4770      	bx	lr
  406e06:	bf00      	nop

00406e08 <__swhatbuf_r>:
  406e08:	b570      	push	{r4, r5, r6, lr}
  406e0a:	460c      	mov	r4, r1
  406e0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406e10:	2900      	cmp	r1, #0
  406e12:	b090      	sub	sp, #64	; 0x40
  406e14:	4615      	mov	r5, r2
  406e16:	461e      	mov	r6, r3
  406e18:	db14      	blt.n	406e44 <__swhatbuf_r+0x3c>
  406e1a:	aa01      	add	r2, sp, #4
  406e1c:	f001 fb20 	bl	408460 <_fstat_r>
  406e20:	2800      	cmp	r0, #0
  406e22:	db0f      	blt.n	406e44 <__swhatbuf_r+0x3c>
  406e24:	9a02      	ldr	r2, [sp, #8]
  406e26:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  406e2a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  406e2e:	fab2 f282 	clz	r2, r2
  406e32:	0952      	lsrs	r2, r2, #5
  406e34:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406e38:	f44f 6000 	mov.w	r0, #2048	; 0x800
  406e3c:	6032      	str	r2, [r6, #0]
  406e3e:	602b      	str	r3, [r5, #0]
  406e40:	b010      	add	sp, #64	; 0x40
  406e42:	bd70      	pop	{r4, r5, r6, pc}
  406e44:	89a2      	ldrh	r2, [r4, #12]
  406e46:	2300      	movs	r3, #0
  406e48:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  406e4c:	6033      	str	r3, [r6, #0]
  406e4e:	d004      	beq.n	406e5a <__swhatbuf_r+0x52>
  406e50:	2240      	movs	r2, #64	; 0x40
  406e52:	4618      	mov	r0, r3
  406e54:	602a      	str	r2, [r5, #0]
  406e56:	b010      	add	sp, #64	; 0x40
  406e58:	bd70      	pop	{r4, r5, r6, pc}
  406e5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406e5e:	602b      	str	r3, [r5, #0]
  406e60:	b010      	add	sp, #64	; 0x40
  406e62:	bd70      	pop	{r4, r5, r6, pc}

00406e64 <__smakebuf_r>:
  406e64:	898a      	ldrh	r2, [r1, #12]
  406e66:	0792      	lsls	r2, r2, #30
  406e68:	460b      	mov	r3, r1
  406e6a:	d506      	bpl.n	406e7a <__smakebuf_r+0x16>
  406e6c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  406e70:	2101      	movs	r1, #1
  406e72:	601a      	str	r2, [r3, #0]
  406e74:	611a      	str	r2, [r3, #16]
  406e76:	6159      	str	r1, [r3, #20]
  406e78:	4770      	bx	lr
  406e7a:	b5f0      	push	{r4, r5, r6, r7, lr}
  406e7c:	b083      	sub	sp, #12
  406e7e:	ab01      	add	r3, sp, #4
  406e80:	466a      	mov	r2, sp
  406e82:	460c      	mov	r4, r1
  406e84:	4606      	mov	r6, r0
  406e86:	f7ff ffbf 	bl	406e08 <__swhatbuf_r>
  406e8a:	9900      	ldr	r1, [sp, #0]
  406e8c:	4605      	mov	r5, r0
  406e8e:	4630      	mov	r0, r6
  406e90:	f000 f83a 	bl	406f08 <_malloc_r>
  406e94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406e98:	b1d8      	cbz	r0, 406ed2 <__smakebuf_r+0x6e>
  406e9a:	9a01      	ldr	r2, [sp, #4]
  406e9c:	4f15      	ldr	r7, [pc, #84]	; (406ef4 <__smakebuf_r+0x90>)
  406e9e:	9900      	ldr	r1, [sp, #0]
  406ea0:	63f7      	str	r7, [r6, #60]	; 0x3c
  406ea2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406ea6:	81a3      	strh	r3, [r4, #12]
  406ea8:	6020      	str	r0, [r4, #0]
  406eaa:	6120      	str	r0, [r4, #16]
  406eac:	6161      	str	r1, [r4, #20]
  406eae:	b91a      	cbnz	r2, 406eb8 <__smakebuf_r+0x54>
  406eb0:	432b      	orrs	r3, r5
  406eb2:	81a3      	strh	r3, [r4, #12]
  406eb4:	b003      	add	sp, #12
  406eb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406eb8:	4630      	mov	r0, r6
  406eba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406ebe:	f001 fae3 	bl	408488 <_isatty_r>
  406ec2:	b1a0      	cbz	r0, 406eee <__smakebuf_r+0x8a>
  406ec4:	89a3      	ldrh	r3, [r4, #12]
  406ec6:	f023 0303 	bic.w	r3, r3, #3
  406eca:	f043 0301 	orr.w	r3, r3, #1
  406ece:	b21b      	sxth	r3, r3
  406ed0:	e7ee      	b.n	406eb0 <__smakebuf_r+0x4c>
  406ed2:	059a      	lsls	r2, r3, #22
  406ed4:	d4ee      	bmi.n	406eb4 <__smakebuf_r+0x50>
  406ed6:	f023 0303 	bic.w	r3, r3, #3
  406eda:	f104 0243 	add.w	r2, r4, #67	; 0x43
  406ede:	f043 0302 	orr.w	r3, r3, #2
  406ee2:	2101      	movs	r1, #1
  406ee4:	81a3      	strh	r3, [r4, #12]
  406ee6:	6022      	str	r2, [r4, #0]
  406ee8:	6122      	str	r2, [r4, #16]
  406eea:	6161      	str	r1, [r4, #20]
  406eec:	e7e2      	b.n	406eb4 <__smakebuf_r+0x50>
  406eee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406ef2:	e7dd      	b.n	406eb0 <__smakebuf_r+0x4c>
  406ef4:	00406609 	.word	0x00406609

00406ef8 <malloc>:
  406ef8:	4b02      	ldr	r3, [pc, #8]	; (406f04 <malloc+0xc>)
  406efa:	4601      	mov	r1, r0
  406efc:	6818      	ldr	r0, [r3, #0]
  406efe:	f000 b803 	b.w	406f08 <_malloc_r>
  406f02:	bf00      	nop
  406f04:	20400044 	.word	0x20400044

00406f08 <_malloc_r>:
  406f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406f0c:	f101 060b 	add.w	r6, r1, #11
  406f10:	2e16      	cmp	r6, #22
  406f12:	b083      	sub	sp, #12
  406f14:	4605      	mov	r5, r0
  406f16:	f240 809e 	bls.w	407056 <_malloc_r+0x14e>
  406f1a:	f036 0607 	bics.w	r6, r6, #7
  406f1e:	f100 80bd 	bmi.w	40709c <_malloc_r+0x194>
  406f22:	42b1      	cmp	r1, r6
  406f24:	f200 80ba 	bhi.w	40709c <_malloc_r+0x194>
  406f28:	f000 fb6e 	bl	407608 <__malloc_lock>
  406f2c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  406f30:	f0c0 8293 	bcc.w	40745a <_malloc_r+0x552>
  406f34:	0a73      	lsrs	r3, r6, #9
  406f36:	f000 80b8 	beq.w	4070aa <_malloc_r+0x1a2>
  406f3a:	2b04      	cmp	r3, #4
  406f3c:	f200 8179 	bhi.w	407232 <_malloc_r+0x32a>
  406f40:	09b3      	lsrs	r3, r6, #6
  406f42:	f103 0039 	add.w	r0, r3, #57	; 0x39
  406f46:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  406f4a:	00c3      	lsls	r3, r0, #3
  406f4c:	4fbf      	ldr	r7, [pc, #764]	; (40724c <_malloc_r+0x344>)
  406f4e:	443b      	add	r3, r7
  406f50:	f1a3 0108 	sub.w	r1, r3, #8
  406f54:	685c      	ldr	r4, [r3, #4]
  406f56:	42a1      	cmp	r1, r4
  406f58:	d106      	bne.n	406f68 <_malloc_r+0x60>
  406f5a:	e00c      	b.n	406f76 <_malloc_r+0x6e>
  406f5c:	2a00      	cmp	r2, #0
  406f5e:	f280 80aa 	bge.w	4070b6 <_malloc_r+0x1ae>
  406f62:	68e4      	ldr	r4, [r4, #12]
  406f64:	42a1      	cmp	r1, r4
  406f66:	d006      	beq.n	406f76 <_malloc_r+0x6e>
  406f68:	6863      	ldr	r3, [r4, #4]
  406f6a:	f023 0303 	bic.w	r3, r3, #3
  406f6e:	1b9a      	subs	r2, r3, r6
  406f70:	2a0f      	cmp	r2, #15
  406f72:	ddf3      	ble.n	406f5c <_malloc_r+0x54>
  406f74:	4670      	mov	r0, lr
  406f76:	693c      	ldr	r4, [r7, #16]
  406f78:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 407260 <_malloc_r+0x358>
  406f7c:	4574      	cmp	r4, lr
  406f7e:	f000 81ab 	beq.w	4072d8 <_malloc_r+0x3d0>
  406f82:	6863      	ldr	r3, [r4, #4]
  406f84:	f023 0303 	bic.w	r3, r3, #3
  406f88:	1b9a      	subs	r2, r3, r6
  406f8a:	2a0f      	cmp	r2, #15
  406f8c:	f300 8190 	bgt.w	4072b0 <_malloc_r+0x3a8>
  406f90:	2a00      	cmp	r2, #0
  406f92:	f8c7 e014 	str.w	lr, [r7, #20]
  406f96:	f8c7 e010 	str.w	lr, [r7, #16]
  406f9a:	f280 809d 	bge.w	4070d8 <_malloc_r+0x1d0>
  406f9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406fa2:	f080 8161 	bcs.w	407268 <_malloc_r+0x360>
  406fa6:	08db      	lsrs	r3, r3, #3
  406fa8:	f103 0c01 	add.w	ip, r3, #1
  406fac:	1099      	asrs	r1, r3, #2
  406fae:	687a      	ldr	r2, [r7, #4]
  406fb0:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  406fb4:	f8c4 8008 	str.w	r8, [r4, #8]
  406fb8:	2301      	movs	r3, #1
  406fba:	408b      	lsls	r3, r1
  406fbc:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  406fc0:	4313      	orrs	r3, r2
  406fc2:	3908      	subs	r1, #8
  406fc4:	60e1      	str	r1, [r4, #12]
  406fc6:	607b      	str	r3, [r7, #4]
  406fc8:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  406fcc:	f8c8 400c 	str.w	r4, [r8, #12]
  406fd0:	1082      	asrs	r2, r0, #2
  406fd2:	2401      	movs	r4, #1
  406fd4:	4094      	lsls	r4, r2
  406fd6:	429c      	cmp	r4, r3
  406fd8:	f200 808b 	bhi.w	4070f2 <_malloc_r+0x1ea>
  406fdc:	421c      	tst	r4, r3
  406fde:	d106      	bne.n	406fee <_malloc_r+0xe6>
  406fe0:	f020 0003 	bic.w	r0, r0, #3
  406fe4:	0064      	lsls	r4, r4, #1
  406fe6:	421c      	tst	r4, r3
  406fe8:	f100 0004 	add.w	r0, r0, #4
  406fec:	d0fa      	beq.n	406fe4 <_malloc_r+0xdc>
  406fee:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  406ff2:	46cc      	mov	ip, r9
  406ff4:	4680      	mov	r8, r0
  406ff6:	f8dc 300c 	ldr.w	r3, [ip, #12]
  406ffa:	459c      	cmp	ip, r3
  406ffc:	d107      	bne.n	40700e <_malloc_r+0x106>
  406ffe:	e16d      	b.n	4072dc <_malloc_r+0x3d4>
  407000:	2a00      	cmp	r2, #0
  407002:	f280 817b 	bge.w	4072fc <_malloc_r+0x3f4>
  407006:	68db      	ldr	r3, [r3, #12]
  407008:	459c      	cmp	ip, r3
  40700a:	f000 8167 	beq.w	4072dc <_malloc_r+0x3d4>
  40700e:	6859      	ldr	r1, [r3, #4]
  407010:	f021 0103 	bic.w	r1, r1, #3
  407014:	1b8a      	subs	r2, r1, r6
  407016:	2a0f      	cmp	r2, #15
  407018:	ddf2      	ble.n	407000 <_malloc_r+0xf8>
  40701a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40701e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  407022:	9300      	str	r3, [sp, #0]
  407024:	199c      	adds	r4, r3, r6
  407026:	4628      	mov	r0, r5
  407028:	f046 0601 	orr.w	r6, r6, #1
  40702c:	f042 0501 	orr.w	r5, r2, #1
  407030:	605e      	str	r6, [r3, #4]
  407032:	f8c8 c00c 	str.w	ip, [r8, #12]
  407036:	f8cc 8008 	str.w	r8, [ip, #8]
  40703a:	617c      	str	r4, [r7, #20]
  40703c:	613c      	str	r4, [r7, #16]
  40703e:	f8c4 e00c 	str.w	lr, [r4, #12]
  407042:	f8c4 e008 	str.w	lr, [r4, #8]
  407046:	6065      	str	r5, [r4, #4]
  407048:	505a      	str	r2, [r3, r1]
  40704a:	f000 fae3 	bl	407614 <__malloc_unlock>
  40704e:	9b00      	ldr	r3, [sp, #0]
  407050:	f103 0408 	add.w	r4, r3, #8
  407054:	e01e      	b.n	407094 <_malloc_r+0x18c>
  407056:	2910      	cmp	r1, #16
  407058:	d820      	bhi.n	40709c <_malloc_r+0x194>
  40705a:	f000 fad5 	bl	407608 <__malloc_lock>
  40705e:	2610      	movs	r6, #16
  407060:	2318      	movs	r3, #24
  407062:	2002      	movs	r0, #2
  407064:	4f79      	ldr	r7, [pc, #484]	; (40724c <_malloc_r+0x344>)
  407066:	443b      	add	r3, r7
  407068:	f1a3 0208 	sub.w	r2, r3, #8
  40706c:	685c      	ldr	r4, [r3, #4]
  40706e:	4294      	cmp	r4, r2
  407070:	f000 813d 	beq.w	4072ee <_malloc_r+0x3e6>
  407074:	6863      	ldr	r3, [r4, #4]
  407076:	68e1      	ldr	r1, [r4, #12]
  407078:	68a6      	ldr	r6, [r4, #8]
  40707a:	f023 0303 	bic.w	r3, r3, #3
  40707e:	4423      	add	r3, r4
  407080:	4628      	mov	r0, r5
  407082:	685a      	ldr	r2, [r3, #4]
  407084:	60f1      	str	r1, [r6, #12]
  407086:	f042 0201 	orr.w	r2, r2, #1
  40708a:	608e      	str	r6, [r1, #8]
  40708c:	605a      	str	r2, [r3, #4]
  40708e:	f000 fac1 	bl	407614 <__malloc_unlock>
  407092:	3408      	adds	r4, #8
  407094:	4620      	mov	r0, r4
  407096:	b003      	add	sp, #12
  407098:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40709c:	2400      	movs	r4, #0
  40709e:	230c      	movs	r3, #12
  4070a0:	4620      	mov	r0, r4
  4070a2:	602b      	str	r3, [r5, #0]
  4070a4:	b003      	add	sp, #12
  4070a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4070aa:	2040      	movs	r0, #64	; 0x40
  4070ac:	f44f 7300 	mov.w	r3, #512	; 0x200
  4070b0:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4070b4:	e74a      	b.n	406f4c <_malloc_r+0x44>
  4070b6:	4423      	add	r3, r4
  4070b8:	68e1      	ldr	r1, [r4, #12]
  4070ba:	685a      	ldr	r2, [r3, #4]
  4070bc:	68a6      	ldr	r6, [r4, #8]
  4070be:	f042 0201 	orr.w	r2, r2, #1
  4070c2:	60f1      	str	r1, [r6, #12]
  4070c4:	4628      	mov	r0, r5
  4070c6:	608e      	str	r6, [r1, #8]
  4070c8:	605a      	str	r2, [r3, #4]
  4070ca:	f000 faa3 	bl	407614 <__malloc_unlock>
  4070ce:	3408      	adds	r4, #8
  4070d0:	4620      	mov	r0, r4
  4070d2:	b003      	add	sp, #12
  4070d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4070d8:	4423      	add	r3, r4
  4070da:	4628      	mov	r0, r5
  4070dc:	685a      	ldr	r2, [r3, #4]
  4070de:	f042 0201 	orr.w	r2, r2, #1
  4070e2:	605a      	str	r2, [r3, #4]
  4070e4:	f000 fa96 	bl	407614 <__malloc_unlock>
  4070e8:	3408      	adds	r4, #8
  4070ea:	4620      	mov	r0, r4
  4070ec:	b003      	add	sp, #12
  4070ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4070f2:	68bc      	ldr	r4, [r7, #8]
  4070f4:	6863      	ldr	r3, [r4, #4]
  4070f6:	f023 0803 	bic.w	r8, r3, #3
  4070fa:	45b0      	cmp	r8, r6
  4070fc:	d304      	bcc.n	407108 <_malloc_r+0x200>
  4070fe:	eba8 0306 	sub.w	r3, r8, r6
  407102:	2b0f      	cmp	r3, #15
  407104:	f300 8085 	bgt.w	407212 <_malloc_r+0x30a>
  407108:	f8df 9158 	ldr.w	r9, [pc, #344]	; 407264 <_malloc_r+0x35c>
  40710c:	4b50      	ldr	r3, [pc, #320]	; (407250 <_malloc_r+0x348>)
  40710e:	f8d9 2000 	ldr.w	r2, [r9]
  407112:	681b      	ldr	r3, [r3, #0]
  407114:	3201      	adds	r2, #1
  407116:	4433      	add	r3, r6
  407118:	eb04 0a08 	add.w	sl, r4, r8
  40711c:	f000 8155 	beq.w	4073ca <_malloc_r+0x4c2>
  407120:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  407124:	330f      	adds	r3, #15
  407126:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40712a:	f02b 0b0f 	bic.w	fp, fp, #15
  40712e:	4659      	mov	r1, fp
  407130:	4628      	mov	r0, r5
  407132:	f000 ff15 	bl	407f60 <_sbrk_r>
  407136:	1c41      	adds	r1, r0, #1
  407138:	4602      	mov	r2, r0
  40713a:	f000 80fc 	beq.w	407336 <_malloc_r+0x42e>
  40713e:	4582      	cmp	sl, r0
  407140:	f200 80f7 	bhi.w	407332 <_malloc_r+0x42a>
  407144:	4b43      	ldr	r3, [pc, #268]	; (407254 <_malloc_r+0x34c>)
  407146:	6819      	ldr	r1, [r3, #0]
  407148:	4459      	add	r1, fp
  40714a:	6019      	str	r1, [r3, #0]
  40714c:	f000 814d 	beq.w	4073ea <_malloc_r+0x4e2>
  407150:	f8d9 0000 	ldr.w	r0, [r9]
  407154:	3001      	adds	r0, #1
  407156:	bf1b      	ittet	ne
  407158:	eba2 0a0a 	subne.w	sl, r2, sl
  40715c:	4451      	addne	r1, sl
  40715e:	f8c9 2000 	streq.w	r2, [r9]
  407162:	6019      	strne	r1, [r3, #0]
  407164:	f012 0107 	ands.w	r1, r2, #7
  407168:	f000 8115 	beq.w	407396 <_malloc_r+0x48e>
  40716c:	f1c1 0008 	rsb	r0, r1, #8
  407170:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  407174:	4402      	add	r2, r0
  407176:	3108      	adds	r1, #8
  407178:	eb02 090b 	add.w	r9, r2, fp
  40717c:	f3c9 090b 	ubfx	r9, r9, #0, #12
  407180:	eba1 0909 	sub.w	r9, r1, r9
  407184:	4649      	mov	r1, r9
  407186:	4628      	mov	r0, r5
  407188:	9301      	str	r3, [sp, #4]
  40718a:	9200      	str	r2, [sp, #0]
  40718c:	f000 fee8 	bl	407f60 <_sbrk_r>
  407190:	1c43      	adds	r3, r0, #1
  407192:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407196:	f000 8143 	beq.w	407420 <_malloc_r+0x518>
  40719a:	1a80      	subs	r0, r0, r2
  40719c:	4448      	add	r0, r9
  40719e:	f040 0001 	orr.w	r0, r0, #1
  4071a2:	6819      	ldr	r1, [r3, #0]
  4071a4:	60ba      	str	r2, [r7, #8]
  4071a6:	4449      	add	r1, r9
  4071a8:	42bc      	cmp	r4, r7
  4071aa:	6050      	str	r0, [r2, #4]
  4071ac:	6019      	str	r1, [r3, #0]
  4071ae:	d017      	beq.n	4071e0 <_malloc_r+0x2d8>
  4071b0:	f1b8 0f0f 	cmp.w	r8, #15
  4071b4:	f240 80fb 	bls.w	4073ae <_malloc_r+0x4a6>
  4071b8:	6860      	ldr	r0, [r4, #4]
  4071ba:	f1a8 020c 	sub.w	r2, r8, #12
  4071be:	f022 0207 	bic.w	r2, r2, #7
  4071c2:	eb04 0e02 	add.w	lr, r4, r2
  4071c6:	f000 0001 	and.w	r0, r0, #1
  4071ca:	f04f 0c05 	mov.w	ip, #5
  4071ce:	4310      	orrs	r0, r2
  4071d0:	2a0f      	cmp	r2, #15
  4071d2:	6060      	str	r0, [r4, #4]
  4071d4:	f8ce c004 	str.w	ip, [lr, #4]
  4071d8:	f8ce c008 	str.w	ip, [lr, #8]
  4071dc:	f200 8117 	bhi.w	40740e <_malloc_r+0x506>
  4071e0:	4b1d      	ldr	r3, [pc, #116]	; (407258 <_malloc_r+0x350>)
  4071e2:	68bc      	ldr	r4, [r7, #8]
  4071e4:	681a      	ldr	r2, [r3, #0]
  4071e6:	4291      	cmp	r1, r2
  4071e8:	bf88      	it	hi
  4071ea:	6019      	strhi	r1, [r3, #0]
  4071ec:	4b1b      	ldr	r3, [pc, #108]	; (40725c <_malloc_r+0x354>)
  4071ee:	681a      	ldr	r2, [r3, #0]
  4071f0:	4291      	cmp	r1, r2
  4071f2:	6862      	ldr	r2, [r4, #4]
  4071f4:	bf88      	it	hi
  4071f6:	6019      	strhi	r1, [r3, #0]
  4071f8:	f022 0203 	bic.w	r2, r2, #3
  4071fc:	4296      	cmp	r6, r2
  4071fe:	eba2 0306 	sub.w	r3, r2, r6
  407202:	d801      	bhi.n	407208 <_malloc_r+0x300>
  407204:	2b0f      	cmp	r3, #15
  407206:	dc04      	bgt.n	407212 <_malloc_r+0x30a>
  407208:	4628      	mov	r0, r5
  40720a:	f000 fa03 	bl	407614 <__malloc_unlock>
  40720e:	2400      	movs	r4, #0
  407210:	e740      	b.n	407094 <_malloc_r+0x18c>
  407212:	19a2      	adds	r2, r4, r6
  407214:	f043 0301 	orr.w	r3, r3, #1
  407218:	f046 0601 	orr.w	r6, r6, #1
  40721c:	6066      	str	r6, [r4, #4]
  40721e:	4628      	mov	r0, r5
  407220:	60ba      	str	r2, [r7, #8]
  407222:	6053      	str	r3, [r2, #4]
  407224:	f000 f9f6 	bl	407614 <__malloc_unlock>
  407228:	3408      	adds	r4, #8
  40722a:	4620      	mov	r0, r4
  40722c:	b003      	add	sp, #12
  40722e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407232:	2b14      	cmp	r3, #20
  407234:	d971      	bls.n	40731a <_malloc_r+0x412>
  407236:	2b54      	cmp	r3, #84	; 0x54
  407238:	f200 80a3 	bhi.w	407382 <_malloc_r+0x47a>
  40723c:	0b33      	lsrs	r3, r6, #12
  40723e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  407242:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  407246:	00c3      	lsls	r3, r0, #3
  407248:	e680      	b.n	406f4c <_malloc_r+0x44>
  40724a:	bf00      	nop
  40724c:	204005e0 	.word	0x204005e0
  407250:	2040431c 	.word	0x2040431c
  407254:	204042ec 	.word	0x204042ec
  407258:	20404314 	.word	0x20404314
  40725c:	20404318 	.word	0x20404318
  407260:	204005e8 	.word	0x204005e8
  407264:	204009e8 	.word	0x204009e8
  407268:	0a5a      	lsrs	r2, r3, #9
  40726a:	2a04      	cmp	r2, #4
  40726c:	d95b      	bls.n	407326 <_malloc_r+0x41e>
  40726e:	2a14      	cmp	r2, #20
  407270:	f200 80ae 	bhi.w	4073d0 <_malloc_r+0x4c8>
  407274:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  407278:	00c9      	lsls	r1, r1, #3
  40727a:	325b      	adds	r2, #91	; 0x5b
  40727c:	eb07 0c01 	add.w	ip, r7, r1
  407280:	5879      	ldr	r1, [r7, r1]
  407282:	f1ac 0c08 	sub.w	ip, ip, #8
  407286:	458c      	cmp	ip, r1
  407288:	f000 8088 	beq.w	40739c <_malloc_r+0x494>
  40728c:	684a      	ldr	r2, [r1, #4]
  40728e:	f022 0203 	bic.w	r2, r2, #3
  407292:	4293      	cmp	r3, r2
  407294:	d273      	bcs.n	40737e <_malloc_r+0x476>
  407296:	6889      	ldr	r1, [r1, #8]
  407298:	458c      	cmp	ip, r1
  40729a:	d1f7      	bne.n	40728c <_malloc_r+0x384>
  40729c:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4072a0:	687b      	ldr	r3, [r7, #4]
  4072a2:	60e2      	str	r2, [r4, #12]
  4072a4:	f8c4 c008 	str.w	ip, [r4, #8]
  4072a8:	6094      	str	r4, [r2, #8]
  4072aa:	f8cc 400c 	str.w	r4, [ip, #12]
  4072ae:	e68f      	b.n	406fd0 <_malloc_r+0xc8>
  4072b0:	19a1      	adds	r1, r4, r6
  4072b2:	f046 0c01 	orr.w	ip, r6, #1
  4072b6:	f042 0601 	orr.w	r6, r2, #1
  4072ba:	f8c4 c004 	str.w	ip, [r4, #4]
  4072be:	4628      	mov	r0, r5
  4072c0:	6179      	str	r1, [r7, #20]
  4072c2:	6139      	str	r1, [r7, #16]
  4072c4:	f8c1 e00c 	str.w	lr, [r1, #12]
  4072c8:	f8c1 e008 	str.w	lr, [r1, #8]
  4072cc:	604e      	str	r6, [r1, #4]
  4072ce:	50e2      	str	r2, [r4, r3]
  4072d0:	f000 f9a0 	bl	407614 <__malloc_unlock>
  4072d4:	3408      	adds	r4, #8
  4072d6:	e6dd      	b.n	407094 <_malloc_r+0x18c>
  4072d8:	687b      	ldr	r3, [r7, #4]
  4072da:	e679      	b.n	406fd0 <_malloc_r+0xc8>
  4072dc:	f108 0801 	add.w	r8, r8, #1
  4072e0:	f018 0f03 	tst.w	r8, #3
  4072e4:	f10c 0c08 	add.w	ip, ip, #8
  4072e8:	f47f ae85 	bne.w	406ff6 <_malloc_r+0xee>
  4072ec:	e02d      	b.n	40734a <_malloc_r+0x442>
  4072ee:	68dc      	ldr	r4, [r3, #12]
  4072f0:	42a3      	cmp	r3, r4
  4072f2:	bf08      	it	eq
  4072f4:	3002      	addeq	r0, #2
  4072f6:	f43f ae3e 	beq.w	406f76 <_malloc_r+0x6e>
  4072fa:	e6bb      	b.n	407074 <_malloc_r+0x16c>
  4072fc:	4419      	add	r1, r3
  4072fe:	461c      	mov	r4, r3
  407300:	684a      	ldr	r2, [r1, #4]
  407302:	68db      	ldr	r3, [r3, #12]
  407304:	f854 6f08 	ldr.w	r6, [r4, #8]!
  407308:	f042 0201 	orr.w	r2, r2, #1
  40730c:	604a      	str	r2, [r1, #4]
  40730e:	4628      	mov	r0, r5
  407310:	60f3      	str	r3, [r6, #12]
  407312:	609e      	str	r6, [r3, #8]
  407314:	f000 f97e 	bl	407614 <__malloc_unlock>
  407318:	e6bc      	b.n	407094 <_malloc_r+0x18c>
  40731a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40731e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  407322:	00c3      	lsls	r3, r0, #3
  407324:	e612      	b.n	406f4c <_malloc_r+0x44>
  407326:	099a      	lsrs	r2, r3, #6
  407328:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40732c:	00c9      	lsls	r1, r1, #3
  40732e:	3238      	adds	r2, #56	; 0x38
  407330:	e7a4      	b.n	40727c <_malloc_r+0x374>
  407332:	42bc      	cmp	r4, r7
  407334:	d054      	beq.n	4073e0 <_malloc_r+0x4d8>
  407336:	68bc      	ldr	r4, [r7, #8]
  407338:	6862      	ldr	r2, [r4, #4]
  40733a:	f022 0203 	bic.w	r2, r2, #3
  40733e:	e75d      	b.n	4071fc <_malloc_r+0x2f4>
  407340:	f859 3908 	ldr.w	r3, [r9], #-8
  407344:	4599      	cmp	r9, r3
  407346:	f040 8086 	bne.w	407456 <_malloc_r+0x54e>
  40734a:	f010 0f03 	tst.w	r0, #3
  40734e:	f100 30ff 	add.w	r0, r0, #4294967295
  407352:	d1f5      	bne.n	407340 <_malloc_r+0x438>
  407354:	687b      	ldr	r3, [r7, #4]
  407356:	ea23 0304 	bic.w	r3, r3, r4
  40735a:	607b      	str	r3, [r7, #4]
  40735c:	0064      	lsls	r4, r4, #1
  40735e:	429c      	cmp	r4, r3
  407360:	f63f aec7 	bhi.w	4070f2 <_malloc_r+0x1ea>
  407364:	2c00      	cmp	r4, #0
  407366:	f43f aec4 	beq.w	4070f2 <_malloc_r+0x1ea>
  40736a:	421c      	tst	r4, r3
  40736c:	4640      	mov	r0, r8
  40736e:	f47f ae3e 	bne.w	406fee <_malloc_r+0xe6>
  407372:	0064      	lsls	r4, r4, #1
  407374:	421c      	tst	r4, r3
  407376:	f100 0004 	add.w	r0, r0, #4
  40737a:	d0fa      	beq.n	407372 <_malloc_r+0x46a>
  40737c:	e637      	b.n	406fee <_malloc_r+0xe6>
  40737e:	468c      	mov	ip, r1
  407380:	e78c      	b.n	40729c <_malloc_r+0x394>
  407382:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  407386:	d815      	bhi.n	4073b4 <_malloc_r+0x4ac>
  407388:	0bf3      	lsrs	r3, r6, #15
  40738a:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40738e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  407392:	00c3      	lsls	r3, r0, #3
  407394:	e5da      	b.n	406f4c <_malloc_r+0x44>
  407396:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40739a:	e6ed      	b.n	407178 <_malloc_r+0x270>
  40739c:	687b      	ldr	r3, [r7, #4]
  40739e:	1092      	asrs	r2, r2, #2
  4073a0:	2101      	movs	r1, #1
  4073a2:	fa01 f202 	lsl.w	r2, r1, r2
  4073a6:	4313      	orrs	r3, r2
  4073a8:	607b      	str	r3, [r7, #4]
  4073aa:	4662      	mov	r2, ip
  4073ac:	e779      	b.n	4072a2 <_malloc_r+0x39a>
  4073ae:	2301      	movs	r3, #1
  4073b0:	6053      	str	r3, [r2, #4]
  4073b2:	e729      	b.n	407208 <_malloc_r+0x300>
  4073b4:	f240 5254 	movw	r2, #1364	; 0x554
  4073b8:	4293      	cmp	r3, r2
  4073ba:	d822      	bhi.n	407402 <_malloc_r+0x4fa>
  4073bc:	0cb3      	lsrs	r3, r6, #18
  4073be:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4073c2:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4073c6:	00c3      	lsls	r3, r0, #3
  4073c8:	e5c0      	b.n	406f4c <_malloc_r+0x44>
  4073ca:	f103 0b10 	add.w	fp, r3, #16
  4073ce:	e6ae      	b.n	40712e <_malloc_r+0x226>
  4073d0:	2a54      	cmp	r2, #84	; 0x54
  4073d2:	d829      	bhi.n	407428 <_malloc_r+0x520>
  4073d4:	0b1a      	lsrs	r2, r3, #12
  4073d6:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4073da:	00c9      	lsls	r1, r1, #3
  4073dc:	326e      	adds	r2, #110	; 0x6e
  4073de:	e74d      	b.n	40727c <_malloc_r+0x374>
  4073e0:	4b20      	ldr	r3, [pc, #128]	; (407464 <_malloc_r+0x55c>)
  4073e2:	6819      	ldr	r1, [r3, #0]
  4073e4:	4459      	add	r1, fp
  4073e6:	6019      	str	r1, [r3, #0]
  4073e8:	e6b2      	b.n	407150 <_malloc_r+0x248>
  4073ea:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4073ee:	2800      	cmp	r0, #0
  4073f0:	f47f aeae 	bne.w	407150 <_malloc_r+0x248>
  4073f4:	eb08 030b 	add.w	r3, r8, fp
  4073f8:	68ba      	ldr	r2, [r7, #8]
  4073fa:	f043 0301 	orr.w	r3, r3, #1
  4073fe:	6053      	str	r3, [r2, #4]
  407400:	e6ee      	b.n	4071e0 <_malloc_r+0x2d8>
  407402:	207f      	movs	r0, #127	; 0x7f
  407404:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  407408:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  40740c:	e59e      	b.n	406f4c <_malloc_r+0x44>
  40740e:	f104 0108 	add.w	r1, r4, #8
  407412:	4628      	mov	r0, r5
  407414:	9300      	str	r3, [sp, #0]
  407416:	f7ff fa4b 	bl	4068b0 <_free_r>
  40741a:	9b00      	ldr	r3, [sp, #0]
  40741c:	6819      	ldr	r1, [r3, #0]
  40741e:	e6df      	b.n	4071e0 <_malloc_r+0x2d8>
  407420:	2001      	movs	r0, #1
  407422:	f04f 0900 	mov.w	r9, #0
  407426:	e6bc      	b.n	4071a2 <_malloc_r+0x29a>
  407428:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40742c:	d805      	bhi.n	40743a <_malloc_r+0x532>
  40742e:	0bda      	lsrs	r2, r3, #15
  407430:	f102 0178 	add.w	r1, r2, #120	; 0x78
  407434:	00c9      	lsls	r1, r1, #3
  407436:	3277      	adds	r2, #119	; 0x77
  407438:	e720      	b.n	40727c <_malloc_r+0x374>
  40743a:	f240 5154 	movw	r1, #1364	; 0x554
  40743e:	428a      	cmp	r2, r1
  407440:	d805      	bhi.n	40744e <_malloc_r+0x546>
  407442:	0c9a      	lsrs	r2, r3, #18
  407444:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  407448:	00c9      	lsls	r1, r1, #3
  40744a:	327c      	adds	r2, #124	; 0x7c
  40744c:	e716      	b.n	40727c <_malloc_r+0x374>
  40744e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  407452:	227e      	movs	r2, #126	; 0x7e
  407454:	e712      	b.n	40727c <_malloc_r+0x374>
  407456:	687b      	ldr	r3, [r7, #4]
  407458:	e780      	b.n	40735c <_malloc_r+0x454>
  40745a:	08f0      	lsrs	r0, r6, #3
  40745c:	f106 0308 	add.w	r3, r6, #8
  407460:	e600      	b.n	407064 <_malloc_r+0x15c>
  407462:	bf00      	nop
  407464:	204042ec 	.word	0x204042ec

00407468 <__ascii_mbtowc>:
  407468:	b082      	sub	sp, #8
  40746a:	b149      	cbz	r1, 407480 <__ascii_mbtowc+0x18>
  40746c:	b15a      	cbz	r2, 407486 <__ascii_mbtowc+0x1e>
  40746e:	b16b      	cbz	r3, 40748c <__ascii_mbtowc+0x24>
  407470:	7813      	ldrb	r3, [r2, #0]
  407472:	600b      	str	r3, [r1, #0]
  407474:	7812      	ldrb	r2, [r2, #0]
  407476:	1c10      	adds	r0, r2, #0
  407478:	bf18      	it	ne
  40747a:	2001      	movne	r0, #1
  40747c:	b002      	add	sp, #8
  40747e:	4770      	bx	lr
  407480:	a901      	add	r1, sp, #4
  407482:	2a00      	cmp	r2, #0
  407484:	d1f3      	bne.n	40746e <__ascii_mbtowc+0x6>
  407486:	4610      	mov	r0, r2
  407488:	b002      	add	sp, #8
  40748a:	4770      	bx	lr
  40748c:	f06f 0001 	mvn.w	r0, #1
  407490:	e7f4      	b.n	40747c <__ascii_mbtowc+0x14>
  407492:	bf00      	nop
	...

004074a0 <memchr>:
  4074a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4074a4:	2a10      	cmp	r2, #16
  4074a6:	db2b      	blt.n	407500 <memchr+0x60>
  4074a8:	f010 0f07 	tst.w	r0, #7
  4074ac:	d008      	beq.n	4074c0 <memchr+0x20>
  4074ae:	f810 3b01 	ldrb.w	r3, [r0], #1
  4074b2:	3a01      	subs	r2, #1
  4074b4:	428b      	cmp	r3, r1
  4074b6:	d02d      	beq.n	407514 <memchr+0x74>
  4074b8:	f010 0f07 	tst.w	r0, #7
  4074bc:	b342      	cbz	r2, 407510 <memchr+0x70>
  4074be:	d1f6      	bne.n	4074ae <memchr+0xe>
  4074c0:	b4f0      	push	{r4, r5, r6, r7}
  4074c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4074c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4074ca:	f022 0407 	bic.w	r4, r2, #7
  4074ce:	f07f 0700 	mvns.w	r7, #0
  4074d2:	2300      	movs	r3, #0
  4074d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4074d8:	3c08      	subs	r4, #8
  4074da:	ea85 0501 	eor.w	r5, r5, r1
  4074de:	ea86 0601 	eor.w	r6, r6, r1
  4074e2:	fa85 f547 	uadd8	r5, r5, r7
  4074e6:	faa3 f587 	sel	r5, r3, r7
  4074ea:	fa86 f647 	uadd8	r6, r6, r7
  4074ee:	faa5 f687 	sel	r6, r5, r7
  4074f2:	b98e      	cbnz	r6, 407518 <memchr+0x78>
  4074f4:	d1ee      	bne.n	4074d4 <memchr+0x34>
  4074f6:	bcf0      	pop	{r4, r5, r6, r7}
  4074f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4074fc:	f002 0207 	and.w	r2, r2, #7
  407500:	b132      	cbz	r2, 407510 <memchr+0x70>
  407502:	f810 3b01 	ldrb.w	r3, [r0], #1
  407506:	3a01      	subs	r2, #1
  407508:	ea83 0301 	eor.w	r3, r3, r1
  40750c:	b113      	cbz	r3, 407514 <memchr+0x74>
  40750e:	d1f8      	bne.n	407502 <memchr+0x62>
  407510:	2000      	movs	r0, #0
  407512:	4770      	bx	lr
  407514:	3801      	subs	r0, #1
  407516:	4770      	bx	lr
  407518:	2d00      	cmp	r5, #0
  40751a:	bf06      	itte	eq
  40751c:	4635      	moveq	r5, r6
  40751e:	3803      	subeq	r0, #3
  407520:	3807      	subne	r0, #7
  407522:	f015 0f01 	tst.w	r5, #1
  407526:	d107      	bne.n	407538 <memchr+0x98>
  407528:	3001      	adds	r0, #1
  40752a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40752e:	bf02      	ittt	eq
  407530:	3001      	addeq	r0, #1
  407532:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  407536:	3001      	addeq	r0, #1
  407538:	bcf0      	pop	{r4, r5, r6, r7}
  40753a:	3801      	subs	r0, #1
  40753c:	4770      	bx	lr
  40753e:	bf00      	nop

00407540 <memmove>:
  407540:	4288      	cmp	r0, r1
  407542:	b5f0      	push	{r4, r5, r6, r7, lr}
  407544:	d90d      	bls.n	407562 <memmove+0x22>
  407546:	188b      	adds	r3, r1, r2
  407548:	4298      	cmp	r0, r3
  40754a:	d20a      	bcs.n	407562 <memmove+0x22>
  40754c:	1884      	adds	r4, r0, r2
  40754e:	2a00      	cmp	r2, #0
  407550:	d051      	beq.n	4075f6 <memmove+0xb6>
  407552:	4622      	mov	r2, r4
  407554:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  407558:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40755c:	4299      	cmp	r1, r3
  40755e:	d1f9      	bne.n	407554 <memmove+0x14>
  407560:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407562:	2a0f      	cmp	r2, #15
  407564:	d948      	bls.n	4075f8 <memmove+0xb8>
  407566:	ea41 0300 	orr.w	r3, r1, r0
  40756a:	079b      	lsls	r3, r3, #30
  40756c:	d146      	bne.n	4075fc <memmove+0xbc>
  40756e:	f100 0410 	add.w	r4, r0, #16
  407572:	f101 0310 	add.w	r3, r1, #16
  407576:	4615      	mov	r5, r2
  407578:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40757c:	f844 6c10 	str.w	r6, [r4, #-16]
  407580:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  407584:	f844 6c0c 	str.w	r6, [r4, #-12]
  407588:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40758c:	f844 6c08 	str.w	r6, [r4, #-8]
  407590:	3d10      	subs	r5, #16
  407592:	f853 6c04 	ldr.w	r6, [r3, #-4]
  407596:	f844 6c04 	str.w	r6, [r4, #-4]
  40759a:	2d0f      	cmp	r5, #15
  40759c:	f103 0310 	add.w	r3, r3, #16
  4075a0:	f104 0410 	add.w	r4, r4, #16
  4075a4:	d8e8      	bhi.n	407578 <memmove+0x38>
  4075a6:	f1a2 0310 	sub.w	r3, r2, #16
  4075aa:	f023 030f 	bic.w	r3, r3, #15
  4075ae:	f002 0e0f 	and.w	lr, r2, #15
  4075b2:	3310      	adds	r3, #16
  4075b4:	f1be 0f03 	cmp.w	lr, #3
  4075b8:	4419      	add	r1, r3
  4075ba:	4403      	add	r3, r0
  4075bc:	d921      	bls.n	407602 <memmove+0xc2>
  4075be:	1f1e      	subs	r6, r3, #4
  4075c0:	460d      	mov	r5, r1
  4075c2:	4674      	mov	r4, lr
  4075c4:	3c04      	subs	r4, #4
  4075c6:	f855 7b04 	ldr.w	r7, [r5], #4
  4075ca:	f846 7f04 	str.w	r7, [r6, #4]!
  4075ce:	2c03      	cmp	r4, #3
  4075d0:	d8f8      	bhi.n	4075c4 <memmove+0x84>
  4075d2:	f1ae 0404 	sub.w	r4, lr, #4
  4075d6:	f024 0403 	bic.w	r4, r4, #3
  4075da:	3404      	adds	r4, #4
  4075dc:	4421      	add	r1, r4
  4075de:	4423      	add	r3, r4
  4075e0:	f002 0203 	and.w	r2, r2, #3
  4075e4:	b162      	cbz	r2, 407600 <memmove+0xc0>
  4075e6:	3b01      	subs	r3, #1
  4075e8:	440a      	add	r2, r1
  4075ea:	f811 4b01 	ldrb.w	r4, [r1], #1
  4075ee:	f803 4f01 	strb.w	r4, [r3, #1]!
  4075f2:	428a      	cmp	r2, r1
  4075f4:	d1f9      	bne.n	4075ea <memmove+0xaa>
  4075f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4075f8:	4603      	mov	r3, r0
  4075fa:	e7f3      	b.n	4075e4 <memmove+0xa4>
  4075fc:	4603      	mov	r3, r0
  4075fe:	e7f2      	b.n	4075e6 <memmove+0xa6>
  407600:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407602:	4672      	mov	r2, lr
  407604:	e7ee      	b.n	4075e4 <memmove+0xa4>
  407606:	bf00      	nop

00407608 <__malloc_lock>:
  407608:	4801      	ldr	r0, [pc, #4]	; (407610 <__malloc_lock+0x8>)
  40760a:	f7ff bbf9 	b.w	406e00 <__retarget_lock_acquire_recursive>
  40760e:	bf00      	nop
  407610:	20405534 	.word	0x20405534

00407614 <__malloc_unlock>:
  407614:	4801      	ldr	r0, [pc, #4]	; (40761c <__malloc_unlock+0x8>)
  407616:	f7ff bbf5 	b.w	406e04 <__retarget_lock_release_recursive>
  40761a:	bf00      	nop
  40761c:	20405534 	.word	0x20405534

00407620 <_Balloc>:
  407620:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407622:	b570      	push	{r4, r5, r6, lr}
  407624:	4605      	mov	r5, r0
  407626:	460c      	mov	r4, r1
  407628:	b14b      	cbz	r3, 40763e <_Balloc+0x1e>
  40762a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40762e:	b180      	cbz	r0, 407652 <_Balloc+0x32>
  407630:	6802      	ldr	r2, [r0, #0]
  407632:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  407636:	2300      	movs	r3, #0
  407638:	6103      	str	r3, [r0, #16]
  40763a:	60c3      	str	r3, [r0, #12]
  40763c:	bd70      	pop	{r4, r5, r6, pc}
  40763e:	2221      	movs	r2, #33	; 0x21
  407640:	2104      	movs	r1, #4
  407642:	f000 fe69 	bl	408318 <_calloc_r>
  407646:	64e8      	str	r0, [r5, #76]	; 0x4c
  407648:	4603      	mov	r3, r0
  40764a:	2800      	cmp	r0, #0
  40764c:	d1ed      	bne.n	40762a <_Balloc+0xa>
  40764e:	2000      	movs	r0, #0
  407650:	bd70      	pop	{r4, r5, r6, pc}
  407652:	2101      	movs	r1, #1
  407654:	fa01 f604 	lsl.w	r6, r1, r4
  407658:	1d72      	adds	r2, r6, #5
  40765a:	4628      	mov	r0, r5
  40765c:	0092      	lsls	r2, r2, #2
  40765e:	f000 fe5b 	bl	408318 <_calloc_r>
  407662:	2800      	cmp	r0, #0
  407664:	d0f3      	beq.n	40764e <_Balloc+0x2e>
  407666:	6044      	str	r4, [r0, #4]
  407668:	6086      	str	r6, [r0, #8]
  40766a:	e7e4      	b.n	407636 <_Balloc+0x16>

0040766c <_Bfree>:
  40766c:	b131      	cbz	r1, 40767c <_Bfree+0x10>
  40766e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407670:	684a      	ldr	r2, [r1, #4]
  407672:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  407676:	6008      	str	r0, [r1, #0]
  407678:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40767c:	4770      	bx	lr
  40767e:	bf00      	nop

00407680 <__multadd>:
  407680:	b5f0      	push	{r4, r5, r6, r7, lr}
  407682:	690c      	ldr	r4, [r1, #16]
  407684:	b083      	sub	sp, #12
  407686:	460d      	mov	r5, r1
  407688:	4606      	mov	r6, r0
  40768a:	f101 0e14 	add.w	lr, r1, #20
  40768e:	2700      	movs	r7, #0
  407690:	f8de 0000 	ldr.w	r0, [lr]
  407694:	b281      	uxth	r1, r0
  407696:	fb02 3301 	mla	r3, r2, r1, r3
  40769a:	0c01      	lsrs	r1, r0, #16
  40769c:	0c18      	lsrs	r0, r3, #16
  40769e:	fb02 0101 	mla	r1, r2, r1, r0
  4076a2:	b29b      	uxth	r3, r3
  4076a4:	3701      	adds	r7, #1
  4076a6:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4076aa:	42bc      	cmp	r4, r7
  4076ac:	f84e 3b04 	str.w	r3, [lr], #4
  4076b0:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4076b4:	dcec      	bgt.n	407690 <__multadd+0x10>
  4076b6:	b13b      	cbz	r3, 4076c8 <__multadd+0x48>
  4076b8:	68aa      	ldr	r2, [r5, #8]
  4076ba:	4294      	cmp	r4, r2
  4076bc:	da07      	bge.n	4076ce <__multadd+0x4e>
  4076be:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4076c2:	3401      	adds	r4, #1
  4076c4:	6153      	str	r3, [r2, #20]
  4076c6:	612c      	str	r4, [r5, #16]
  4076c8:	4628      	mov	r0, r5
  4076ca:	b003      	add	sp, #12
  4076cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4076ce:	6869      	ldr	r1, [r5, #4]
  4076d0:	9301      	str	r3, [sp, #4]
  4076d2:	3101      	adds	r1, #1
  4076d4:	4630      	mov	r0, r6
  4076d6:	f7ff ffa3 	bl	407620 <_Balloc>
  4076da:	692a      	ldr	r2, [r5, #16]
  4076dc:	3202      	adds	r2, #2
  4076de:	f105 010c 	add.w	r1, r5, #12
  4076e2:	4607      	mov	r7, r0
  4076e4:	0092      	lsls	r2, r2, #2
  4076e6:	300c      	adds	r0, #12
  4076e8:	f7fb faf6 	bl	402cd8 <memcpy>
  4076ec:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4076ee:	6869      	ldr	r1, [r5, #4]
  4076f0:	9b01      	ldr	r3, [sp, #4]
  4076f2:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4076f6:	6028      	str	r0, [r5, #0]
  4076f8:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4076fc:	463d      	mov	r5, r7
  4076fe:	e7de      	b.n	4076be <__multadd+0x3e>

00407700 <__hi0bits>:
  407700:	0c02      	lsrs	r2, r0, #16
  407702:	0412      	lsls	r2, r2, #16
  407704:	4603      	mov	r3, r0
  407706:	b9b2      	cbnz	r2, 407736 <__hi0bits+0x36>
  407708:	0403      	lsls	r3, r0, #16
  40770a:	2010      	movs	r0, #16
  40770c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  407710:	bf04      	itt	eq
  407712:	021b      	lsleq	r3, r3, #8
  407714:	3008      	addeq	r0, #8
  407716:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40771a:	bf04      	itt	eq
  40771c:	011b      	lsleq	r3, r3, #4
  40771e:	3004      	addeq	r0, #4
  407720:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  407724:	bf04      	itt	eq
  407726:	009b      	lsleq	r3, r3, #2
  407728:	3002      	addeq	r0, #2
  40772a:	2b00      	cmp	r3, #0
  40772c:	db02      	blt.n	407734 <__hi0bits+0x34>
  40772e:	005b      	lsls	r3, r3, #1
  407730:	d403      	bmi.n	40773a <__hi0bits+0x3a>
  407732:	2020      	movs	r0, #32
  407734:	4770      	bx	lr
  407736:	2000      	movs	r0, #0
  407738:	e7e8      	b.n	40770c <__hi0bits+0xc>
  40773a:	3001      	adds	r0, #1
  40773c:	4770      	bx	lr
  40773e:	bf00      	nop

00407740 <__lo0bits>:
  407740:	6803      	ldr	r3, [r0, #0]
  407742:	f013 0207 	ands.w	r2, r3, #7
  407746:	4601      	mov	r1, r0
  407748:	d007      	beq.n	40775a <__lo0bits+0x1a>
  40774a:	07da      	lsls	r2, r3, #31
  40774c:	d421      	bmi.n	407792 <__lo0bits+0x52>
  40774e:	0798      	lsls	r0, r3, #30
  407750:	d421      	bmi.n	407796 <__lo0bits+0x56>
  407752:	089b      	lsrs	r3, r3, #2
  407754:	600b      	str	r3, [r1, #0]
  407756:	2002      	movs	r0, #2
  407758:	4770      	bx	lr
  40775a:	b298      	uxth	r0, r3
  40775c:	b198      	cbz	r0, 407786 <__lo0bits+0x46>
  40775e:	4610      	mov	r0, r2
  407760:	f013 0fff 	tst.w	r3, #255	; 0xff
  407764:	bf04      	itt	eq
  407766:	0a1b      	lsreq	r3, r3, #8
  407768:	3008      	addeq	r0, #8
  40776a:	071a      	lsls	r2, r3, #28
  40776c:	bf04      	itt	eq
  40776e:	091b      	lsreq	r3, r3, #4
  407770:	3004      	addeq	r0, #4
  407772:	079a      	lsls	r2, r3, #30
  407774:	bf04      	itt	eq
  407776:	089b      	lsreq	r3, r3, #2
  407778:	3002      	addeq	r0, #2
  40777a:	07da      	lsls	r2, r3, #31
  40777c:	d407      	bmi.n	40778e <__lo0bits+0x4e>
  40777e:	085b      	lsrs	r3, r3, #1
  407780:	d104      	bne.n	40778c <__lo0bits+0x4c>
  407782:	2020      	movs	r0, #32
  407784:	4770      	bx	lr
  407786:	0c1b      	lsrs	r3, r3, #16
  407788:	2010      	movs	r0, #16
  40778a:	e7e9      	b.n	407760 <__lo0bits+0x20>
  40778c:	3001      	adds	r0, #1
  40778e:	600b      	str	r3, [r1, #0]
  407790:	4770      	bx	lr
  407792:	2000      	movs	r0, #0
  407794:	4770      	bx	lr
  407796:	085b      	lsrs	r3, r3, #1
  407798:	600b      	str	r3, [r1, #0]
  40779a:	2001      	movs	r0, #1
  40779c:	4770      	bx	lr
  40779e:	bf00      	nop

004077a0 <__i2b>:
  4077a0:	b510      	push	{r4, lr}
  4077a2:	460c      	mov	r4, r1
  4077a4:	2101      	movs	r1, #1
  4077a6:	f7ff ff3b 	bl	407620 <_Balloc>
  4077aa:	2201      	movs	r2, #1
  4077ac:	6144      	str	r4, [r0, #20]
  4077ae:	6102      	str	r2, [r0, #16]
  4077b0:	bd10      	pop	{r4, pc}
  4077b2:	bf00      	nop

004077b4 <__multiply>:
  4077b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4077b8:	690c      	ldr	r4, [r1, #16]
  4077ba:	6915      	ldr	r5, [r2, #16]
  4077bc:	42ac      	cmp	r4, r5
  4077be:	b083      	sub	sp, #12
  4077c0:	468b      	mov	fp, r1
  4077c2:	4616      	mov	r6, r2
  4077c4:	da04      	bge.n	4077d0 <__multiply+0x1c>
  4077c6:	4622      	mov	r2, r4
  4077c8:	46b3      	mov	fp, r6
  4077ca:	462c      	mov	r4, r5
  4077cc:	460e      	mov	r6, r1
  4077ce:	4615      	mov	r5, r2
  4077d0:	f8db 3008 	ldr.w	r3, [fp, #8]
  4077d4:	f8db 1004 	ldr.w	r1, [fp, #4]
  4077d8:	eb04 0805 	add.w	r8, r4, r5
  4077dc:	4598      	cmp	r8, r3
  4077de:	bfc8      	it	gt
  4077e0:	3101      	addgt	r1, #1
  4077e2:	f7ff ff1d 	bl	407620 <_Balloc>
  4077e6:	f100 0914 	add.w	r9, r0, #20
  4077ea:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4077ee:	45d1      	cmp	r9, sl
  4077f0:	9000      	str	r0, [sp, #0]
  4077f2:	d205      	bcs.n	407800 <__multiply+0x4c>
  4077f4:	464b      	mov	r3, r9
  4077f6:	2100      	movs	r1, #0
  4077f8:	f843 1b04 	str.w	r1, [r3], #4
  4077fc:	459a      	cmp	sl, r3
  4077fe:	d8fb      	bhi.n	4077f8 <__multiply+0x44>
  407800:	f106 0c14 	add.w	ip, r6, #20
  407804:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  407808:	f10b 0b14 	add.w	fp, fp, #20
  40780c:	459c      	cmp	ip, r3
  40780e:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  407812:	d24c      	bcs.n	4078ae <__multiply+0xfa>
  407814:	f8cd a004 	str.w	sl, [sp, #4]
  407818:	469a      	mov	sl, r3
  40781a:	f8dc 5000 	ldr.w	r5, [ip]
  40781e:	b2af      	uxth	r7, r5
  407820:	b1ef      	cbz	r7, 40785e <__multiply+0xaa>
  407822:	2100      	movs	r1, #0
  407824:	464d      	mov	r5, r9
  407826:	465e      	mov	r6, fp
  407828:	460c      	mov	r4, r1
  40782a:	f856 2b04 	ldr.w	r2, [r6], #4
  40782e:	6828      	ldr	r0, [r5, #0]
  407830:	b293      	uxth	r3, r2
  407832:	b281      	uxth	r1, r0
  407834:	fb07 1303 	mla	r3, r7, r3, r1
  407838:	0c12      	lsrs	r2, r2, #16
  40783a:	0c01      	lsrs	r1, r0, #16
  40783c:	4423      	add	r3, r4
  40783e:	fb07 1102 	mla	r1, r7, r2, r1
  407842:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  407846:	b29b      	uxth	r3, r3
  407848:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40784c:	45b6      	cmp	lr, r6
  40784e:	f845 3b04 	str.w	r3, [r5], #4
  407852:	ea4f 4411 	mov.w	r4, r1, lsr #16
  407856:	d8e8      	bhi.n	40782a <__multiply+0x76>
  407858:	602c      	str	r4, [r5, #0]
  40785a:	f8dc 5000 	ldr.w	r5, [ip]
  40785e:	0c2d      	lsrs	r5, r5, #16
  407860:	d01d      	beq.n	40789e <__multiply+0xea>
  407862:	f8d9 3000 	ldr.w	r3, [r9]
  407866:	4648      	mov	r0, r9
  407868:	461c      	mov	r4, r3
  40786a:	4659      	mov	r1, fp
  40786c:	2200      	movs	r2, #0
  40786e:	880e      	ldrh	r6, [r1, #0]
  407870:	0c24      	lsrs	r4, r4, #16
  407872:	fb05 4406 	mla	r4, r5, r6, r4
  407876:	4422      	add	r2, r4
  407878:	b29b      	uxth	r3, r3
  40787a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40787e:	f840 3b04 	str.w	r3, [r0], #4
  407882:	f851 3b04 	ldr.w	r3, [r1], #4
  407886:	6804      	ldr	r4, [r0, #0]
  407888:	0c1b      	lsrs	r3, r3, #16
  40788a:	b2a6      	uxth	r6, r4
  40788c:	fb05 6303 	mla	r3, r5, r3, r6
  407890:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  407894:	458e      	cmp	lr, r1
  407896:	ea4f 4213 	mov.w	r2, r3, lsr #16
  40789a:	d8e8      	bhi.n	40786e <__multiply+0xba>
  40789c:	6003      	str	r3, [r0, #0]
  40789e:	f10c 0c04 	add.w	ip, ip, #4
  4078a2:	45e2      	cmp	sl, ip
  4078a4:	f109 0904 	add.w	r9, r9, #4
  4078a8:	d8b7      	bhi.n	40781a <__multiply+0x66>
  4078aa:	f8dd a004 	ldr.w	sl, [sp, #4]
  4078ae:	f1b8 0f00 	cmp.w	r8, #0
  4078b2:	dd0b      	ble.n	4078cc <__multiply+0x118>
  4078b4:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  4078b8:	f1aa 0a04 	sub.w	sl, sl, #4
  4078bc:	b11b      	cbz	r3, 4078c6 <__multiply+0x112>
  4078be:	e005      	b.n	4078cc <__multiply+0x118>
  4078c0:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4078c4:	b913      	cbnz	r3, 4078cc <__multiply+0x118>
  4078c6:	f1b8 0801 	subs.w	r8, r8, #1
  4078ca:	d1f9      	bne.n	4078c0 <__multiply+0x10c>
  4078cc:	9800      	ldr	r0, [sp, #0]
  4078ce:	f8c0 8010 	str.w	r8, [r0, #16]
  4078d2:	b003      	add	sp, #12
  4078d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004078d8 <__pow5mult>:
  4078d8:	f012 0303 	ands.w	r3, r2, #3
  4078dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4078e0:	4614      	mov	r4, r2
  4078e2:	4607      	mov	r7, r0
  4078e4:	d12e      	bne.n	407944 <__pow5mult+0x6c>
  4078e6:	460d      	mov	r5, r1
  4078e8:	10a4      	asrs	r4, r4, #2
  4078ea:	d01c      	beq.n	407926 <__pow5mult+0x4e>
  4078ec:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4078ee:	b396      	cbz	r6, 407956 <__pow5mult+0x7e>
  4078f0:	07e3      	lsls	r3, r4, #31
  4078f2:	f04f 0800 	mov.w	r8, #0
  4078f6:	d406      	bmi.n	407906 <__pow5mult+0x2e>
  4078f8:	1064      	asrs	r4, r4, #1
  4078fa:	d014      	beq.n	407926 <__pow5mult+0x4e>
  4078fc:	6830      	ldr	r0, [r6, #0]
  4078fe:	b1a8      	cbz	r0, 40792c <__pow5mult+0x54>
  407900:	4606      	mov	r6, r0
  407902:	07e3      	lsls	r3, r4, #31
  407904:	d5f8      	bpl.n	4078f8 <__pow5mult+0x20>
  407906:	4632      	mov	r2, r6
  407908:	4629      	mov	r1, r5
  40790a:	4638      	mov	r0, r7
  40790c:	f7ff ff52 	bl	4077b4 <__multiply>
  407910:	b1b5      	cbz	r5, 407940 <__pow5mult+0x68>
  407912:	686a      	ldr	r2, [r5, #4]
  407914:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407916:	1064      	asrs	r4, r4, #1
  407918:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40791c:	6029      	str	r1, [r5, #0]
  40791e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  407922:	4605      	mov	r5, r0
  407924:	d1ea      	bne.n	4078fc <__pow5mult+0x24>
  407926:	4628      	mov	r0, r5
  407928:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40792c:	4632      	mov	r2, r6
  40792e:	4631      	mov	r1, r6
  407930:	4638      	mov	r0, r7
  407932:	f7ff ff3f 	bl	4077b4 <__multiply>
  407936:	6030      	str	r0, [r6, #0]
  407938:	f8c0 8000 	str.w	r8, [r0]
  40793c:	4606      	mov	r6, r0
  40793e:	e7e0      	b.n	407902 <__pow5mult+0x2a>
  407940:	4605      	mov	r5, r0
  407942:	e7d9      	b.n	4078f8 <__pow5mult+0x20>
  407944:	1e5a      	subs	r2, r3, #1
  407946:	4d0b      	ldr	r5, [pc, #44]	; (407974 <__pow5mult+0x9c>)
  407948:	2300      	movs	r3, #0
  40794a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40794e:	f7ff fe97 	bl	407680 <__multadd>
  407952:	4605      	mov	r5, r0
  407954:	e7c8      	b.n	4078e8 <__pow5mult+0x10>
  407956:	2101      	movs	r1, #1
  407958:	4638      	mov	r0, r7
  40795a:	f7ff fe61 	bl	407620 <_Balloc>
  40795e:	f240 2171 	movw	r1, #625	; 0x271
  407962:	2201      	movs	r2, #1
  407964:	2300      	movs	r3, #0
  407966:	6141      	str	r1, [r0, #20]
  407968:	6102      	str	r2, [r0, #16]
  40796a:	4606      	mov	r6, r0
  40796c:	64b8      	str	r0, [r7, #72]	; 0x48
  40796e:	6003      	str	r3, [r0, #0]
  407970:	e7be      	b.n	4078f0 <__pow5mult+0x18>
  407972:	bf00      	nop
  407974:	004093f8 	.word	0x004093f8

00407978 <__lshift>:
  407978:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40797c:	4691      	mov	r9, r2
  40797e:	690a      	ldr	r2, [r1, #16]
  407980:	688b      	ldr	r3, [r1, #8]
  407982:	ea4f 1469 	mov.w	r4, r9, asr #5
  407986:	eb04 0802 	add.w	r8, r4, r2
  40798a:	f108 0501 	add.w	r5, r8, #1
  40798e:	429d      	cmp	r5, r3
  407990:	460e      	mov	r6, r1
  407992:	4607      	mov	r7, r0
  407994:	6849      	ldr	r1, [r1, #4]
  407996:	dd04      	ble.n	4079a2 <__lshift+0x2a>
  407998:	005b      	lsls	r3, r3, #1
  40799a:	429d      	cmp	r5, r3
  40799c:	f101 0101 	add.w	r1, r1, #1
  4079a0:	dcfa      	bgt.n	407998 <__lshift+0x20>
  4079a2:	4638      	mov	r0, r7
  4079a4:	f7ff fe3c 	bl	407620 <_Balloc>
  4079a8:	2c00      	cmp	r4, #0
  4079aa:	f100 0314 	add.w	r3, r0, #20
  4079ae:	dd06      	ble.n	4079be <__lshift+0x46>
  4079b0:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  4079b4:	2100      	movs	r1, #0
  4079b6:	f843 1b04 	str.w	r1, [r3], #4
  4079ba:	429a      	cmp	r2, r3
  4079bc:	d1fb      	bne.n	4079b6 <__lshift+0x3e>
  4079be:	6934      	ldr	r4, [r6, #16]
  4079c0:	f106 0114 	add.w	r1, r6, #20
  4079c4:	f019 091f 	ands.w	r9, r9, #31
  4079c8:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4079cc:	d01d      	beq.n	407a0a <__lshift+0x92>
  4079ce:	f1c9 0c20 	rsb	ip, r9, #32
  4079d2:	2200      	movs	r2, #0
  4079d4:	680c      	ldr	r4, [r1, #0]
  4079d6:	fa04 f409 	lsl.w	r4, r4, r9
  4079da:	4314      	orrs	r4, r2
  4079dc:	f843 4b04 	str.w	r4, [r3], #4
  4079e0:	f851 2b04 	ldr.w	r2, [r1], #4
  4079e4:	458e      	cmp	lr, r1
  4079e6:	fa22 f20c 	lsr.w	r2, r2, ip
  4079ea:	d8f3      	bhi.n	4079d4 <__lshift+0x5c>
  4079ec:	601a      	str	r2, [r3, #0]
  4079ee:	b10a      	cbz	r2, 4079f4 <__lshift+0x7c>
  4079f0:	f108 0502 	add.w	r5, r8, #2
  4079f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4079f6:	6872      	ldr	r2, [r6, #4]
  4079f8:	3d01      	subs	r5, #1
  4079fa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4079fe:	6105      	str	r5, [r0, #16]
  407a00:	6031      	str	r1, [r6, #0]
  407a02:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407a06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407a0a:	3b04      	subs	r3, #4
  407a0c:	f851 2b04 	ldr.w	r2, [r1], #4
  407a10:	f843 2f04 	str.w	r2, [r3, #4]!
  407a14:	458e      	cmp	lr, r1
  407a16:	d8f9      	bhi.n	407a0c <__lshift+0x94>
  407a18:	e7ec      	b.n	4079f4 <__lshift+0x7c>
  407a1a:	bf00      	nop

00407a1c <__mcmp>:
  407a1c:	b430      	push	{r4, r5}
  407a1e:	690b      	ldr	r3, [r1, #16]
  407a20:	4605      	mov	r5, r0
  407a22:	6900      	ldr	r0, [r0, #16]
  407a24:	1ac0      	subs	r0, r0, r3
  407a26:	d10f      	bne.n	407a48 <__mcmp+0x2c>
  407a28:	009b      	lsls	r3, r3, #2
  407a2a:	3514      	adds	r5, #20
  407a2c:	3114      	adds	r1, #20
  407a2e:	4419      	add	r1, r3
  407a30:	442b      	add	r3, r5
  407a32:	e001      	b.n	407a38 <__mcmp+0x1c>
  407a34:	429d      	cmp	r5, r3
  407a36:	d207      	bcs.n	407a48 <__mcmp+0x2c>
  407a38:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  407a3c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407a40:	4294      	cmp	r4, r2
  407a42:	d0f7      	beq.n	407a34 <__mcmp+0x18>
  407a44:	d302      	bcc.n	407a4c <__mcmp+0x30>
  407a46:	2001      	movs	r0, #1
  407a48:	bc30      	pop	{r4, r5}
  407a4a:	4770      	bx	lr
  407a4c:	f04f 30ff 	mov.w	r0, #4294967295
  407a50:	e7fa      	b.n	407a48 <__mcmp+0x2c>
  407a52:	bf00      	nop

00407a54 <__mdiff>:
  407a54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407a58:	690f      	ldr	r7, [r1, #16]
  407a5a:	460e      	mov	r6, r1
  407a5c:	6911      	ldr	r1, [r2, #16]
  407a5e:	1a7f      	subs	r7, r7, r1
  407a60:	2f00      	cmp	r7, #0
  407a62:	4690      	mov	r8, r2
  407a64:	d117      	bne.n	407a96 <__mdiff+0x42>
  407a66:	0089      	lsls	r1, r1, #2
  407a68:	f106 0514 	add.w	r5, r6, #20
  407a6c:	f102 0e14 	add.w	lr, r2, #20
  407a70:	186b      	adds	r3, r5, r1
  407a72:	4471      	add	r1, lr
  407a74:	e001      	b.n	407a7a <__mdiff+0x26>
  407a76:	429d      	cmp	r5, r3
  407a78:	d25c      	bcs.n	407b34 <__mdiff+0xe0>
  407a7a:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  407a7e:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  407a82:	42a2      	cmp	r2, r4
  407a84:	d0f7      	beq.n	407a76 <__mdiff+0x22>
  407a86:	d25e      	bcs.n	407b46 <__mdiff+0xf2>
  407a88:	4633      	mov	r3, r6
  407a8a:	462c      	mov	r4, r5
  407a8c:	4646      	mov	r6, r8
  407a8e:	4675      	mov	r5, lr
  407a90:	4698      	mov	r8, r3
  407a92:	2701      	movs	r7, #1
  407a94:	e005      	b.n	407aa2 <__mdiff+0x4e>
  407a96:	db58      	blt.n	407b4a <__mdiff+0xf6>
  407a98:	f106 0514 	add.w	r5, r6, #20
  407a9c:	f108 0414 	add.w	r4, r8, #20
  407aa0:	2700      	movs	r7, #0
  407aa2:	6871      	ldr	r1, [r6, #4]
  407aa4:	f7ff fdbc 	bl	407620 <_Balloc>
  407aa8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407aac:	6936      	ldr	r6, [r6, #16]
  407aae:	60c7      	str	r7, [r0, #12]
  407ab0:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  407ab4:	46a6      	mov	lr, r4
  407ab6:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  407aba:	f100 0414 	add.w	r4, r0, #20
  407abe:	2300      	movs	r3, #0
  407ac0:	f85e 1b04 	ldr.w	r1, [lr], #4
  407ac4:	f855 8b04 	ldr.w	r8, [r5], #4
  407ac8:	b28a      	uxth	r2, r1
  407aca:	fa13 f388 	uxtah	r3, r3, r8
  407ace:	0c09      	lsrs	r1, r1, #16
  407ad0:	1a9a      	subs	r2, r3, r2
  407ad2:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  407ad6:	eb03 4322 	add.w	r3, r3, r2, asr #16
  407ada:	b292      	uxth	r2, r2
  407adc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  407ae0:	45f4      	cmp	ip, lr
  407ae2:	f844 2b04 	str.w	r2, [r4], #4
  407ae6:	ea4f 4323 	mov.w	r3, r3, asr #16
  407aea:	d8e9      	bhi.n	407ac0 <__mdiff+0x6c>
  407aec:	42af      	cmp	r7, r5
  407aee:	d917      	bls.n	407b20 <__mdiff+0xcc>
  407af0:	46a4      	mov	ip, r4
  407af2:	46ae      	mov	lr, r5
  407af4:	f85e 2b04 	ldr.w	r2, [lr], #4
  407af8:	fa13 f382 	uxtah	r3, r3, r2
  407afc:	1419      	asrs	r1, r3, #16
  407afe:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  407b02:	b29b      	uxth	r3, r3
  407b04:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  407b08:	4577      	cmp	r7, lr
  407b0a:	f84c 2b04 	str.w	r2, [ip], #4
  407b0e:	ea4f 4321 	mov.w	r3, r1, asr #16
  407b12:	d8ef      	bhi.n	407af4 <__mdiff+0xa0>
  407b14:	43ed      	mvns	r5, r5
  407b16:	442f      	add	r7, r5
  407b18:	f027 0703 	bic.w	r7, r7, #3
  407b1c:	3704      	adds	r7, #4
  407b1e:	443c      	add	r4, r7
  407b20:	3c04      	subs	r4, #4
  407b22:	b922      	cbnz	r2, 407b2e <__mdiff+0xda>
  407b24:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  407b28:	3e01      	subs	r6, #1
  407b2a:	2b00      	cmp	r3, #0
  407b2c:	d0fa      	beq.n	407b24 <__mdiff+0xd0>
  407b2e:	6106      	str	r6, [r0, #16]
  407b30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407b34:	2100      	movs	r1, #0
  407b36:	f7ff fd73 	bl	407620 <_Balloc>
  407b3a:	2201      	movs	r2, #1
  407b3c:	2300      	movs	r3, #0
  407b3e:	6102      	str	r2, [r0, #16]
  407b40:	6143      	str	r3, [r0, #20]
  407b42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407b46:	4674      	mov	r4, lr
  407b48:	e7ab      	b.n	407aa2 <__mdiff+0x4e>
  407b4a:	4633      	mov	r3, r6
  407b4c:	f106 0414 	add.w	r4, r6, #20
  407b50:	f102 0514 	add.w	r5, r2, #20
  407b54:	4616      	mov	r6, r2
  407b56:	2701      	movs	r7, #1
  407b58:	4698      	mov	r8, r3
  407b5a:	e7a2      	b.n	407aa2 <__mdiff+0x4e>

00407b5c <__d2b>:
  407b5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407b60:	b082      	sub	sp, #8
  407b62:	2101      	movs	r1, #1
  407b64:	461c      	mov	r4, r3
  407b66:	f3c3 570a 	ubfx	r7, r3, #20, #11
  407b6a:	4615      	mov	r5, r2
  407b6c:	9e08      	ldr	r6, [sp, #32]
  407b6e:	f7ff fd57 	bl	407620 <_Balloc>
  407b72:	f3c4 0413 	ubfx	r4, r4, #0, #20
  407b76:	4680      	mov	r8, r0
  407b78:	b10f      	cbz	r7, 407b7e <__d2b+0x22>
  407b7a:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  407b7e:	9401      	str	r4, [sp, #4]
  407b80:	b31d      	cbz	r5, 407bca <__d2b+0x6e>
  407b82:	a802      	add	r0, sp, #8
  407b84:	f840 5d08 	str.w	r5, [r0, #-8]!
  407b88:	f7ff fdda 	bl	407740 <__lo0bits>
  407b8c:	2800      	cmp	r0, #0
  407b8e:	d134      	bne.n	407bfa <__d2b+0x9e>
  407b90:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407b94:	f8c8 2014 	str.w	r2, [r8, #20]
  407b98:	2b00      	cmp	r3, #0
  407b9a:	bf0c      	ite	eq
  407b9c:	2101      	moveq	r1, #1
  407b9e:	2102      	movne	r1, #2
  407ba0:	f8c8 3018 	str.w	r3, [r8, #24]
  407ba4:	f8c8 1010 	str.w	r1, [r8, #16]
  407ba8:	b9df      	cbnz	r7, 407be2 <__d2b+0x86>
  407baa:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  407bae:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  407bb2:	6030      	str	r0, [r6, #0]
  407bb4:	6918      	ldr	r0, [r3, #16]
  407bb6:	f7ff fda3 	bl	407700 <__hi0bits>
  407bba:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407bbc:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  407bc0:	6018      	str	r0, [r3, #0]
  407bc2:	4640      	mov	r0, r8
  407bc4:	b002      	add	sp, #8
  407bc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407bca:	a801      	add	r0, sp, #4
  407bcc:	f7ff fdb8 	bl	407740 <__lo0bits>
  407bd0:	9b01      	ldr	r3, [sp, #4]
  407bd2:	f8c8 3014 	str.w	r3, [r8, #20]
  407bd6:	2101      	movs	r1, #1
  407bd8:	3020      	adds	r0, #32
  407bda:	f8c8 1010 	str.w	r1, [r8, #16]
  407bde:	2f00      	cmp	r7, #0
  407be0:	d0e3      	beq.n	407baa <__d2b+0x4e>
  407be2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407be4:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  407be8:	4407      	add	r7, r0
  407bea:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  407bee:	6037      	str	r7, [r6, #0]
  407bf0:	6018      	str	r0, [r3, #0]
  407bf2:	4640      	mov	r0, r8
  407bf4:	b002      	add	sp, #8
  407bf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407bfa:	e89d 000a 	ldmia.w	sp, {r1, r3}
  407bfe:	f1c0 0220 	rsb	r2, r0, #32
  407c02:	fa03 f202 	lsl.w	r2, r3, r2
  407c06:	430a      	orrs	r2, r1
  407c08:	40c3      	lsrs	r3, r0
  407c0a:	9301      	str	r3, [sp, #4]
  407c0c:	f8c8 2014 	str.w	r2, [r8, #20]
  407c10:	e7c2      	b.n	407b98 <__d2b+0x3c>
  407c12:	bf00      	nop

00407c14 <_realloc_r>:
  407c14:	2900      	cmp	r1, #0
  407c16:	f000 8095 	beq.w	407d44 <_realloc_r+0x130>
  407c1a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407c1e:	460d      	mov	r5, r1
  407c20:	4616      	mov	r6, r2
  407c22:	b083      	sub	sp, #12
  407c24:	4680      	mov	r8, r0
  407c26:	f106 070b 	add.w	r7, r6, #11
  407c2a:	f7ff fced 	bl	407608 <__malloc_lock>
  407c2e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  407c32:	2f16      	cmp	r7, #22
  407c34:	f02e 0403 	bic.w	r4, lr, #3
  407c38:	f1a5 0908 	sub.w	r9, r5, #8
  407c3c:	d83c      	bhi.n	407cb8 <_realloc_r+0xa4>
  407c3e:	2210      	movs	r2, #16
  407c40:	4617      	mov	r7, r2
  407c42:	42be      	cmp	r6, r7
  407c44:	d83d      	bhi.n	407cc2 <_realloc_r+0xae>
  407c46:	4294      	cmp	r4, r2
  407c48:	da43      	bge.n	407cd2 <_realloc_r+0xbe>
  407c4a:	4bc4      	ldr	r3, [pc, #784]	; (407f5c <_realloc_r+0x348>)
  407c4c:	6899      	ldr	r1, [r3, #8]
  407c4e:	eb09 0004 	add.w	r0, r9, r4
  407c52:	4288      	cmp	r0, r1
  407c54:	f000 80b4 	beq.w	407dc0 <_realloc_r+0x1ac>
  407c58:	6843      	ldr	r3, [r0, #4]
  407c5a:	f023 0101 	bic.w	r1, r3, #1
  407c5e:	4401      	add	r1, r0
  407c60:	6849      	ldr	r1, [r1, #4]
  407c62:	07c9      	lsls	r1, r1, #31
  407c64:	d54c      	bpl.n	407d00 <_realloc_r+0xec>
  407c66:	f01e 0f01 	tst.w	lr, #1
  407c6a:	f000 809b 	beq.w	407da4 <_realloc_r+0x190>
  407c6e:	4631      	mov	r1, r6
  407c70:	4640      	mov	r0, r8
  407c72:	f7ff f949 	bl	406f08 <_malloc_r>
  407c76:	4606      	mov	r6, r0
  407c78:	2800      	cmp	r0, #0
  407c7a:	d03a      	beq.n	407cf2 <_realloc_r+0xde>
  407c7c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407c80:	f023 0301 	bic.w	r3, r3, #1
  407c84:	444b      	add	r3, r9
  407c86:	f1a0 0208 	sub.w	r2, r0, #8
  407c8a:	429a      	cmp	r2, r3
  407c8c:	f000 8121 	beq.w	407ed2 <_realloc_r+0x2be>
  407c90:	1f22      	subs	r2, r4, #4
  407c92:	2a24      	cmp	r2, #36	; 0x24
  407c94:	f200 8107 	bhi.w	407ea6 <_realloc_r+0x292>
  407c98:	2a13      	cmp	r2, #19
  407c9a:	f200 80db 	bhi.w	407e54 <_realloc_r+0x240>
  407c9e:	4603      	mov	r3, r0
  407ca0:	462a      	mov	r2, r5
  407ca2:	6811      	ldr	r1, [r2, #0]
  407ca4:	6019      	str	r1, [r3, #0]
  407ca6:	6851      	ldr	r1, [r2, #4]
  407ca8:	6059      	str	r1, [r3, #4]
  407caa:	6892      	ldr	r2, [r2, #8]
  407cac:	609a      	str	r2, [r3, #8]
  407cae:	4629      	mov	r1, r5
  407cb0:	4640      	mov	r0, r8
  407cb2:	f7fe fdfd 	bl	4068b0 <_free_r>
  407cb6:	e01c      	b.n	407cf2 <_realloc_r+0xde>
  407cb8:	f027 0707 	bic.w	r7, r7, #7
  407cbc:	2f00      	cmp	r7, #0
  407cbe:	463a      	mov	r2, r7
  407cc0:	dabf      	bge.n	407c42 <_realloc_r+0x2e>
  407cc2:	2600      	movs	r6, #0
  407cc4:	230c      	movs	r3, #12
  407cc6:	4630      	mov	r0, r6
  407cc8:	f8c8 3000 	str.w	r3, [r8]
  407ccc:	b003      	add	sp, #12
  407cce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407cd2:	462e      	mov	r6, r5
  407cd4:	1be3      	subs	r3, r4, r7
  407cd6:	2b0f      	cmp	r3, #15
  407cd8:	d81e      	bhi.n	407d18 <_realloc_r+0x104>
  407cda:	f8d9 3004 	ldr.w	r3, [r9, #4]
  407cde:	f003 0301 	and.w	r3, r3, #1
  407ce2:	4323      	orrs	r3, r4
  407ce4:	444c      	add	r4, r9
  407ce6:	f8c9 3004 	str.w	r3, [r9, #4]
  407cea:	6863      	ldr	r3, [r4, #4]
  407cec:	f043 0301 	orr.w	r3, r3, #1
  407cf0:	6063      	str	r3, [r4, #4]
  407cf2:	4640      	mov	r0, r8
  407cf4:	f7ff fc8e 	bl	407614 <__malloc_unlock>
  407cf8:	4630      	mov	r0, r6
  407cfa:	b003      	add	sp, #12
  407cfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407d00:	f023 0303 	bic.w	r3, r3, #3
  407d04:	18e1      	adds	r1, r4, r3
  407d06:	4291      	cmp	r1, r2
  407d08:	db1f      	blt.n	407d4a <_realloc_r+0x136>
  407d0a:	68c3      	ldr	r3, [r0, #12]
  407d0c:	6882      	ldr	r2, [r0, #8]
  407d0e:	462e      	mov	r6, r5
  407d10:	60d3      	str	r3, [r2, #12]
  407d12:	460c      	mov	r4, r1
  407d14:	609a      	str	r2, [r3, #8]
  407d16:	e7dd      	b.n	407cd4 <_realloc_r+0xc0>
  407d18:	f8d9 2004 	ldr.w	r2, [r9, #4]
  407d1c:	eb09 0107 	add.w	r1, r9, r7
  407d20:	f002 0201 	and.w	r2, r2, #1
  407d24:	444c      	add	r4, r9
  407d26:	f043 0301 	orr.w	r3, r3, #1
  407d2a:	4317      	orrs	r7, r2
  407d2c:	f8c9 7004 	str.w	r7, [r9, #4]
  407d30:	604b      	str	r3, [r1, #4]
  407d32:	6863      	ldr	r3, [r4, #4]
  407d34:	f043 0301 	orr.w	r3, r3, #1
  407d38:	3108      	adds	r1, #8
  407d3a:	6063      	str	r3, [r4, #4]
  407d3c:	4640      	mov	r0, r8
  407d3e:	f7fe fdb7 	bl	4068b0 <_free_r>
  407d42:	e7d6      	b.n	407cf2 <_realloc_r+0xde>
  407d44:	4611      	mov	r1, r2
  407d46:	f7ff b8df 	b.w	406f08 <_malloc_r>
  407d4a:	f01e 0f01 	tst.w	lr, #1
  407d4e:	d18e      	bne.n	407c6e <_realloc_r+0x5a>
  407d50:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407d54:	eba9 0a01 	sub.w	sl, r9, r1
  407d58:	f8da 1004 	ldr.w	r1, [sl, #4]
  407d5c:	f021 0103 	bic.w	r1, r1, #3
  407d60:	440b      	add	r3, r1
  407d62:	4423      	add	r3, r4
  407d64:	4293      	cmp	r3, r2
  407d66:	db25      	blt.n	407db4 <_realloc_r+0x1a0>
  407d68:	68c2      	ldr	r2, [r0, #12]
  407d6a:	6881      	ldr	r1, [r0, #8]
  407d6c:	4656      	mov	r6, sl
  407d6e:	60ca      	str	r2, [r1, #12]
  407d70:	6091      	str	r1, [r2, #8]
  407d72:	f8da 100c 	ldr.w	r1, [sl, #12]
  407d76:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407d7a:	1f22      	subs	r2, r4, #4
  407d7c:	2a24      	cmp	r2, #36	; 0x24
  407d7e:	60c1      	str	r1, [r0, #12]
  407d80:	6088      	str	r0, [r1, #8]
  407d82:	f200 8094 	bhi.w	407eae <_realloc_r+0x29a>
  407d86:	2a13      	cmp	r2, #19
  407d88:	d96f      	bls.n	407e6a <_realloc_r+0x256>
  407d8a:	6829      	ldr	r1, [r5, #0]
  407d8c:	f8ca 1008 	str.w	r1, [sl, #8]
  407d90:	6869      	ldr	r1, [r5, #4]
  407d92:	f8ca 100c 	str.w	r1, [sl, #12]
  407d96:	2a1b      	cmp	r2, #27
  407d98:	f200 80a2 	bhi.w	407ee0 <_realloc_r+0x2cc>
  407d9c:	3508      	adds	r5, #8
  407d9e:	f10a 0210 	add.w	r2, sl, #16
  407da2:	e063      	b.n	407e6c <_realloc_r+0x258>
  407da4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  407da8:	eba9 0a03 	sub.w	sl, r9, r3
  407dac:	f8da 1004 	ldr.w	r1, [sl, #4]
  407db0:	f021 0103 	bic.w	r1, r1, #3
  407db4:	1863      	adds	r3, r4, r1
  407db6:	4293      	cmp	r3, r2
  407db8:	f6ff af59 	blt.w	407c6e <_realloc_r+0x5a>
  407dbc:	4656      	mov	r6, sl
  407dbe:	e7d8      	b.n	407d72 <_realloc_r+0x15e>
  407dc0:	6841      	ldr	r1, [r0, #4]
  407dc2:	f021 0b03 	bic.w	fp, r1, #3
  407dc6:	44a3      	add	fp, r4
  407dc8:	f107 0010 	add.w	r0, r7, #16
  407dcc:	4583      	cmp	fp, r0
  407dce:	da56      	bge.n	407e7e <_realloc_r+0x26a>
  407dd0:	f01e 0f01 	tst.w	lr, #1
  407dd4:	f47f af4b 	bne.w	407c6e <_realloc_r+0x5a>
  407dd8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407ddc:	eba9 0a01 	sub.w	sl, r9, r1
  407de0:	f8da 1004 	ldr.w	r1, [sl, #4]
  407de4:	f021 0103 	bic.w	r1, r1, #3
  407de8:	448b      	add	fp, r1
  407dea:	4558      	cmp	r0, fp
  407dec:	dce2      	bgt.n	407db4 <_realloc_r+0x1a0>
  407dee:	4656      	mov	r6, sl
  407df0:	f8da 100c 	ldr.w	r1, [sl, #12]
  407df4:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407df8:	1f22      	subs	r2, r4, #4
  407dfa:	2a24      	cmp	r2, #36	; 0x24
  407dfc:	60c1      	str	r1, [r0, #12]
  407dfe:	6088      	str	r0, [r1, #8]
  407e00:	f200 808f 	bhi.w	407f22 <_realloc_r+0x30e>
  407e04:	2a13      	cmp	r2, #19
  407e06:	f240 808a 	bls.w	407f1e <_realloc_r+0x30a>
  407e0a:	6829      	ldr	r1, [r5, #0]
  407e0c:	f8ca 1008 	str.w	r1, [sl, #8]
  407e10:	6869      	ldr	r1, [r5, #4]
  407e12:	f8ca 100c 	str.w	r1, [sl, #12]
  407e16:	2a1b      	cmp	r2, #27
  407e18:	f200 808a 	bhi.w	407f30 <_realloc_r+0x31c>
  407e1c:	3508      	adds	r5, #8
  407e1e:	f10a 0210 	add.w	r2, sl, #16
  407e22:	6829      	ldr	r1, [r5, #0]
  407e24:	6011      	str	r1, [r2, #0]
  407e26:	6869      	ldr	r1, [r5, #4]
  407e28:	6051      	str	r1, [r2, #4]
  407e2a:	68a9      	ldr	r1, [r5, #8]
  407e2c:	6091      	str	r1, [r2, #8]
  407e2e:	eb0a 0107 	add.w	r1, sl, r7
  407e32:	ebab 0207 	sub.w	r2, fp, r7
  407e36:	f042 0201 	orr.w	r2, r2, #1
  407e3a:	6099      	str	r1, [r3, #8]
  407e3c:	604a      	str	r2, [r1, #4]
  407e3e:	f8da 3004 	ldr.w	r3, [sl, #4]
  407e42:	f003 0301 	and.w	r3, r3, #1
  407e46:	431f      	orrs	r7, r3
  407e48:	4640      	mov	r0, r8
  407e4a:	f8ca 7004 	str.w	r7, [sl, #4]
  407e4e:	f7ff fbe1 	bl	407614 <__malloc_unlock>
  407e52:	e751      	b.n	407cf8 <_realloc_r+0xe4>
  407e54:	682b      	ldr	r3, [r5, #0]
  407e56:	6003      	str	r3, [r0, #0]
  407e58:	686b      	ldr	r3, [r5, #4]
  407e5a:	6043      	str	r3, [r0, #4]
  407e5c:	2a1b      	cmp	r2, #27
  407e5e:	d82d      	bhi.n	407ebc <_realloc_r+0x2a8>
  407e60:	f100 0308 	add.w	r3, r0, #8
  407e64:	f105 0208 	add.w	r2, r5, #8
  407e68:	e71b      	b.n	407ca2 <_realloc_r+0x8e>
  407e6a:	4632      	mov	r2, r6
  407e6c:	6829      	ldr	r1, [r5, #0]
  407e6e:	6011      	str	r1, [r2, #0]
  407e70:	6869      	ldr	r1, [r5, #4]
  407e72:	6051      	str	r1, [r2, #4]
  407e74:	68a9      	ldr	r1, [r5, #8]
  407e76:	6091      	str	r1, [r2, #8]
  407e78:	461c      	mov	r4, r3
  407e7a:	46d1      	mov	r9, sl
  407e7c:	e72a      	b.n	407cd4 <_realloc_r+0xc0>
  407e7e:	eb09 0107 	add.w	r1, r9, r7
  407e82:	ebab 0b07 	sub.w	fp, fp, r7
  407e86:	f04b 0201 	orr.w	r2, fp, #1
  407e8a:	6099      	str	r1, [r3, #8]
  407e8c:	604a      	str	r2, [r1, #4]
  407e8e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407e92:	f003 0301 	and.w	r3, r3, #1
  407e96:	431f      	orrs	r7, r3
  407e98:	4640      	mov	r0, r8
  407e9a:	f845 7c04 	str.w	r7, [r5, #-4]
  407e9e:	f7ff fbb9 	bl	407614 <__malloc_unlock>
  407ea2:	462e      	mov	r6, r5
  407ea4:	e728      	b.n	407cf8 <_realloc_r+0xe4>
  407ea6:	4629      	mov	r1, r5
  407ea8:	f7ff fb4a 	bl	407540 <memmove>
  407eac:	e6ff      	b.n	407cae <_realloc_r+0x9a>
  407eae:	4629      	mov	r1, r5
  407eb0:	4630      	mov	r0, r6
  407eb2:	461c      	mov	r4, r3
  407eb4:	46d1      	mov	r9, sl
  407eb6:	f7ff fb43 	bl	407540 <memmove>
  407eba:	e70b      	b.n	407cd4 <_realloc_r+0xc0>
  407ebc:	68ab      	ldr	r3, [r5, #8]
  407ebe:	6083      	str	r3, [r0, #8]
  407ec0:	68eb      	ldr	r3, [r5, #12]
  407ec2:	60c3      	str	r3, [r0, #12]
  407ec4:	2a24      	cmp	r2, #36	; 0x24
  407ec6:	d017      	beq.n	407ef8 <_realloc_r+0x2e4>
  407ec8:	f100 0310 	add.w	r3, r0, #16
  407ecc:	f105 0210 	add.w	r2, r5, #16
  407ed0:	e6e7      	b.n	407ca2 <_realloc_r+0x8e>
  407ed2:	f850 3c04 	ldr.w	r3, [r0, #-4]
  407ed6:	f023 0303 	bic.w	r3, r3, #3
  407eda:	441c      	add	r4, r3
  407edc:	462e      	mov	r6, r5
  407ede:	e6f9      	b.n	407cd4 <_realloc_r+0xc0>
  407ee0:	68a9      	ldr	r1, [r5, #8]
  407ee2:	f8ca 1010 	str.w	r1, [sl, #16]
  407ee6:	68e9      	ldr	r1, [r5, #12]
  407ee8:	f8ca 1014 	str.w	r1, [sl, #20]
  407eec:	2a24      	cmp	r2, #36	; 0x24
  407eee:	d00c      	beq.n	407f0a <_realloc_r+0x2f6>
  407ef0:	3510      	adds	r5, #16
  407ef2:	f10a 0218 	add.w	r2, sl, #24
  407ef6:	e7b9      	b.n	407e6c <_realloc_r+0x258>
  407ef8:	692b      	ldr	r3, [r5, #16]
  407efa:	6103      	str	r3, [r0, #16]
  407efc:	696b      	ldr	r3, [r5, #20]
  407efe:	6143      	str	r3, [r0, #20]
  407f00:	f105 0218 	add.w	r2, r5, #24
  407f04:	f100 0318 	add.w	r3, r0, #24
  407f08:	e6cb      	b.n	407ca2 <_realloc_r+0x8e>
  407f0a:	692a      	ldr	r2, [r5, #16]
  407f0c:	f8ca 2018 	str.w	r2, [sl, #24]
  407f10:	696a      	ldr	r2, [r5, #20]
  407f12:	f8ca 201c 	str.w	r2, [sl, #28]
  407f16:	3518      	adds	r5, #24
  407f18:	f10a 0220 	add.w	r2, sl, #32
  407f1c:	e7a6      	b.n	407e6c <_realloc_r+0x258>
  407f1e:	4632      	mov	r2, r6
  407f20:	e77f      	b.n	407e22 <_realloc_r+0x20e>
  407f22:	4629      	mov	r1, r5
  407f24:	4630      	mov	r0, r6
  407f26:	9301      	str	r3, [sp, #4]
  407f28:	f7ff fb0a 	bl	407540 <memmove>
  407f2c:	9b01      	ldr	r3, [sp, #4]
  407f2e:	e77e      	b.n	407e2e <_realloc_r+0x21a>
  407f30:	68a9      	ldr	r1, [r5, #8]
  407f32:	f8ca 1010 	str.w	r1, [sl, #16]
  407f36:	68e9      	ldr	r1, [r5, #12]
  407f38:	f8ca 1014 	str.w	r1, [sl, #20]
  407f3c:	2a24      	cmp	r2, #36	; 0x24
  407f3e:	d003      	beq.n	407f48 <_realloc_r+0x334>
  407f40:	3510      	adds	r5, #16
  407f42:	f10a 0218 	add.w	r2, sl, #24
  407f46:	e76c      	b.n	407e22 <_realloc_r+0x20e>
  407f48:	692a      	ldr	r2, [r5, #16]
  407f4a:	f8ca 2018 	str.w	r2, [sl, #24]
  407f4e:	696a      	ldr	r2, [r5, #20]
  407f50:	f8ca 201c 	str.w	r2, [sl, #28]
  407f54:	3518      	adds	r5, #24
  407f56:	f10a 0220 	add.w	r2, sl, #32
  407f5a:	e762      	b.n	407e22 <_realloc_r+0x20e>
  407f5c:	204005e0 	.word	0x204005e0

00407f60 <_sbrk_r>:
  407f60:	b538      	push	{r3, r4, r5, lr}
  407f62:	4c07      	ldr	r4, [pc, #28]	; (407f80 <_sbrk_r+0x20>)
  407f64:	2300      	movs	r3, #0
  407f66:	4605      	mov	r5, r0
  407f68:	4608      	mov	r0, r1
  407f6a:	6023      	str	r3, [r4, #0]
  407f6c:	f7fa f9ae 	bl	4022cc <_sbrk>
  407f70:	1c43      	adds	r3, r0, #1
  407f72:	d000      	beq.n	407f76 <_sbrk_r+0x16>
  407f74:	bd38      	pop	{r3, r4, r5, pc}
  407f76:	6823      	ldr	r3, [r4, #0]
  407f78:	2b00      	cmp	r3, #0
  407f7a:	d0fb      	beq.n	407f74 <_sbrk_r+0x14>
  407f7c:	602b      	str	r3, [r5, #0]
  407f7e:	bd38      	pop	{r3, r4, r5, pc}
  407f80:	20405548 	.word	0x20405548

00407f84 <__sread>:
  407f84:	b510      	push	{r4, lr}
  407f86:	460c      	mov	r4, r1
  407f88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407f8c:	f000 faa4 	bl	4084d8 <_read_r>
  407f90:	2800      	cmp	r0, #0
  407f92:	db03      	blt.n	407f9c <__sread+0x18>
  407f94:	6d23      	ldr	r3, [r4, #80]	; 0x50
  407f96:	4403      	add	r3, r0
  407f98:	6523      	str	r3, [r4, #80]	; 0x50
  407f9a:	bd10      	pop	{r4, pc}
  407f9c:	89a3      	ldrh	r3, [r4, #12]
  407f9e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  407fa2:	81a3      	strh	r3, [r4, #12]
  407fa4:	bd10      	pop	{r4, pc}
  407fa6:	bf00      	nop

00407fa8 <__swrite>:
  407fa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407fac:	4616      	mov	r6, r2
  407fae:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  407fb2:	461f      	mov	r7, r3
  407fb4:	05d3      	lsls	r3, r2, #23
  407fb6:	460c      	mov	r4, r1
  407fb8:	4605      	mov	r5, r0
  407fba:	d507      	bpl.n	407fcc <__swrite+0x24>
  407fbc:	2200      	movs	r2, #0
  407fbe:	2302      	movs	r3, #2
  407fc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407fc4:	f000 fa72 	bl	4084ac <_lseek_r>
  407fc8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407fcc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407fd0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  407fd4:	81a2      	strh	r2, [r4, #12]
  407fd6:	463b      	mov	r3, r7
  407fd8:	4632      	mov	r2, r6
  407fda:	4628      	mov	r0, r5
  407fdc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407fe0:	f000 b922 	b.w	408228 <_write_r>

00407fe4 <__sseek>:
  407fe4:	b510      	push	{r4, lr}
  407fe6:	460c      	mov	r4, r1
  407fe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407fec:	f000 fa5e 	bl	4084ac <_lseek_r>
  407ff0:	89a3      	ldrh	r3, [r4, #12]
  407ff2:	1c42      	adds	r2, r0, #1
  407ff4:	bf0e      	itee	eq
  407ff6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  407ffa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  407ffe:	6520      	strne	r0, [r4, #80]	; 0x50
  408000:	81a3      	strh	r3, [r4, #12]
  408002:	bd10      	pop	{r4, pc}

00408004 <__sclose>:
  408004:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408008:	f000 b9b6 	b.w	408378 <_close_r>

0040800c <__ssprint_r>:
  40800c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408010:	6893      	ldr	r3, [r2, #8]
  408012:	b083      	sub	sp, #12
  408014:	4690      	mov	r8, r2
  408016:	2b00      	cmp	r3, #0
  408018:	d070      	beq.n	4080fc <__ssprint_r+0xf0>
  40801a:	4682      	mov	sl, r0
  40801c:	460c      	mov	r4, r1
  40801e:	6817      	ldr	r7, [r2, #0]
  408020:	688d      	ldr	r5, [r1, #8]
  408022:	6808      	ldr	r0, [r1, #0]
  408024:	e042      	b.n	4080ac <__ssprint_r+0xa0>
  408026:	89a3      	ldrh	r3, [r4, #12]
  408028:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40802c:	d02e      	beq.n	40808c <__ssprint_r+0x80>
  40802e:	6965      	ldr	r5, [r4, #20]
  408030:	6921      	ldr	r1, [r4, #16]
  408032:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  408036:	eba0 0b01 	sub.w	fp, r0, r1
  40803a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40803e:	f10b 0001 	add.w	r0, fp, #1
  408042:	106d      	asrs	r5, r5, #1
  408044:	4430      	add	r0, r6
  408046:	42a8      	cmp	r0, r5
  408048:	462a      	mov	r2, r5
  40804a:	bf84      	itt	hi
  40804c:	4605      	movhi	r5, r0
  40804e:	462a      	movhi	r2, r5
  408050:	055b      	lsls	r3, r3, #21
  408052:	d538      	bpl.n	4080c6 <__ssprint_r+0xba>
  408054:	4611      	mov	r1, r2
  408056:	4650      	mov	r0, sl
  408058:	f7fe ff56 	bl	406f08 <_malloc_r>
  40805c:	2800      	cmp	r0, #0
  40805e:	d03c      	beq.n	4080da <__ssprint_r+0xce>
  408060:	465a      	mov	r2, fp
  408062:	6921      	ldr	r1, [r4, #16]
  408064:	9001      	str	r0, [sp, #4]
  408066:	f7fa fe37 	bl	402cd8 <memcpy>
  40806a:	89a2      	ldrh	r2, [r4, #12]
  40806c:	9b01      	ldr	r3, [sp, #4]
  40806e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  408072:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  408076:	81a2      	strh	r2, [r4, #12]
  408078:	eba5 020b 	sub.w	r2, r5, fp
  40807c:	eb03 000b 	add.w	r0, r3, fp
  408080:	6165      	str	r5, [r4, #20]
  408082:	6123      	str	r3, [r4, #16]
  408084:	6020      	str	r0, [r4, #0]
  408086:	60a2      	str	r2, [r4, #8]
  408088:	4635      	mov	r5, r6
  40808a:	46b3      	mov	fp, r6
  40808c:	465a      	mov	r2, fp
  40808e:	4649      	mov	r1, r9
  408090:	f7ff fa56 	bl	407540 <memmove>
  408094:	f8d8 3008 	ldr.w	r3, [r8, #8]
  408098:	68a2      	ldr	r2, [r4, #8]
  40809a:	6820      	ldr	r0, [r4, #0]
  40809c:	1b55      	subs	r5, r2, r5
  40809e:	4458      	add	r0, fp
  4080a0:	1b9e      	subs	r6, r3, r6
  4080a2:	60a5      	str	r5, [r4, #8]
  4080a4:	6020      	str	r0, [r4, #0]
  4080a6:	f8c8 6008 	str.w	r6, [r8, #8]
  4080aa:	b33e      	cbz	r6, 4080fc <__ssprint_r+0xf0>
  4080ac:	687e      	ldr	r6, [r7, #4]
  4080ae:	463b      	mov	r3, r7
  4080b0:	3708      	adds	r7, #8
  4080b2:	2e00      	cmp	r6, #0
  4080b4:	d0fa      	beq.n	4080ac <__ssprint_r+0xa0>
  4080b6:	42ae      	cmp	r6, r5
  4080b8:	f8d3 9000 	ldr.w	r9, [r3]
  4080bc:	46ab      	mov	fp, r5
  4080be:	d2b2      	bcs.n	408026 <__ssprint_r+0x1a>
  4080c0:	4635      	mov	r5, r6
  4080c2:	46b3      	mov	fp, r6
  4080c4:	e7e2      	b.n	40808c <__ssprint_r+0x80>
  4080c6:	4650      	mov	r0, sl
  4080c8:	f7ff fda4 	bl	407c14 <_realloc_r>
  4080cc:	4603      	mov	r3, r0
  4080ce:	2800      	cmp	r0, #0
  4080d0:	d1d2      	bne.n	408078 <__ssprint_r+0x6c>
  4080d2:	6921      	ldr	r1, [r4, #16]
  4080d4:	4650      	mov	r0, sl
  4080d6:	f7fe fbeb 	bl	4068b0 <_free_r>
  4080da:	230c      	movs	r3, #12
  4080dc:	f8ca 3000 	str.w	r3, [sl]
  4080e0:	89a3      	ldrh	r3, [r4, #12]
  4080e2:	2200      	movs	r2, #0
  4080e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4080e8:	f04f 30ff 	mov.w	r0, #4294967295
  4080ec:	81a3      	strh	r3, [r4, #12]
  4080ee:	f8c8 2008 	str.w	r2, [r8, #8]
  4080f2:	f8c8 2004 	str.w	r2, [r8, #4]
  4080f6:	b003      	add	sp, #12
  4080f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4080fc:	2000      	movs	r0, #0
  4080fe:	f8c8 0004 	str.w	r0, [r8, #4]
  408102:	b003      	add	sp, #12
  408104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00408108 <__swbuf_r>:
  408108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40810a:	460d      	mov	r5, r1
  40810c:	4614      	mov	r4, r2
  40810e:	4606      	mov	r6, r0
  408110:	b110      	cbz	r0, 408118 <__swbuf_r+0x10>
  408112:	6b83      	ldr	r3, [r0, #56]	; 0x38
  408114:	2b00      	cmp	r3, #0
  408116:	d04b      	beq.n	4081b0 <__swbuf_r+0xa8>
  408118:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40811c:	69a3      	ldr	r3, [r4, #24]
  40811e:	60a3      	str	r3, [r4, #8]
  408120:	b291      	uxth	r1, r2
  408122:	0708      	lsls	r0, r1, #28
  408124:	d539      	bpl.n	40819a <__swbuf_r+0x92>
  408126:	6923      	ldr	r3, [r4, #16]
  408128:	2b00      	cmp	r3, #0
  40812a:	d036      	beq.n	40819a <__swbuf_r+0x92>
  40812c:	b2ed      	uxtb	r5, r5
  40812e:	0489      	lsls	r1, r1, #18
  408130:	462f      	mov	r7, r5
  408132:	d515      	bpl.n	408160 <__swbuf_r+0x58>
  408134:	6822      	ldr	r2, [r4, #0]
  408136:	6961      	ldr	r1, [r4, #20]
  408138:	1ad3      	subs	r3, r2, r3
  40813a:	428b      	cmp	r3, r1
  40813c:	da1c      	bge.n	408178 <__swbuf_r+0x70>
  40813e:	3301      	adds	r3, #1
  408140:	68a1      	ldr	r1, [r4, #8]
  408142:	1c50      	adds	r0, r2, #1
  408144:	3901      	subs	r1, #1
  408146:	60a1      	str	r1, [r4, #8]
  408148:	6020      	str	r0, [r4, #0]
  40814a:	7015      	strb	r5, [r2, #0]
  40814c:	6962      	ldr	r2, [r4, #20]
  40814e:	429a      	cmp	r2, r3
  408150:	d01a      	beq.n	408188 <__swbuf_r+0x80>
  408152:	89a3      	ldrh	r3, [r4, #12]
  408154:	07db      	lsls	r3, r3, #31
  408156:	d501      	bpl.n	40815c <__swbuf_r+0x54>
  408158:	2d0a      	cmp	r5, #10
  40815a:	d015      	beq.n	408188 <__swbuf_r+0x80>
  40815c:	4638      	mov	r0, r7
  40815e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408160:	6e61      	ldr	r1, [r4, #100]	; 0x64
  408162:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  408166:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40816a:	81a2      	strh	r2, [r4, #12]
  40816c:	6822      	ldr	r2, [r4, #0]
  40816e:	6661      	str	r1, [r4, #100]	; 0x64
  408170:	6961      	ldr	r1, [r4, #20]
  408172:	1ad3      	subs	r3, r2, r3
  408174:	428b      	cmp	r3, r1
  408176:	dbe2      	blt.n	40813e <__swbuf_r+0x36>
  408178:	4621      	mov	r1, r4
  40817a:	4630      	mov	r0, r6
  40817c:	f7fe fa1a 	bl	4065b4 <_fflush_r>
  408180:	b940      	cbnz	r0, 408194 <__swbuf_r+0x8c>
  408182:	6822      	ldr	r2, [r4, #0]
  408184:	2301      	movs	r3, #1
  408186:	e7db      	b.n	408140 <__swbuf_r+0x38>
  408188:	4621      	mov	r1, r4
  40818a:	4630      	mov	r0, r6
  40818c:	f7fe fa12 	bl	4065b4 <_fflush_r>
  408190:	2800      	cmp	r0, #0
  408192:	d0e3      	beq.n	40815c <__swbuf_r+0x54>
  408194:	f04f 37ff 	mov.w	r7, #4294967295
  408198:	e7e0      	b.n	40815c <__swbuf_r+0x54>
  40819a:	4621      	mov	r1, r4
  40819c:	4630      	mov	r0, r6
  40819e:	f7fd f935 	bl	40540c <__swsetup_r>
  4081a2:	2800      	cmp	r0, #0
  4081a4:	d1f6      	bne.n	408194 <__swbuf_r+0x8c>
  4081a6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4081aa:	6923      	ldr	r3, [r4, #16]
  4081ac:	b291      	uxth	r1, r2
  4081ae:	e7bd      	b.n	40812c <__swbuf_r+0x24>
  4081b0:	f7fe fa58 	bl	406664 <__sinit>
  4081b4:	e7b0      	b.n	408118 <__swbuf_r+0x10>
  4081b6:	bf00      	nop

004081b8 <_wcrtomb_r>:
  4081b8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4081ba:	4606      	mov	r6, r0
  4081bc:	b085      	sub	sp, #20
  4081be:	461f      	mov	r7, r3
  4081c0:	b189      	cbz	r1, 4081e6 <_wcrtomb_r+0x2e>
  4081c2:	4c10      	ldr	r4, [pc, #64]	; (408204 <_wcrtomb_r+0x4c>)
  4081c4:	4d10      	ldr	r5, [pc, #64]	; (408208 <_wcrtomb_r+0x50>)
  4081c6:	6824      	ldr	r4, [r4, #0]
  4081c8:	6b64      	ldr	r4, [r4, #52]	; 0x34
  4081ca:	2c00      	cmp	r4, #0
  4081cc:	bf08      	it	eq
  4081ce:	462c      	moveq	r4, r5
  4081d0:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  4081d4:	47a0      	blx	r4
  4081d6:	1c43      	adds	r3, r0, #1
  4081d8:	d103      	bne.n	4081e2 <_wcrtomb_r+0x2a>
  4081da:	2200      	movs	r2, #0
  4081dc:	238a      	movs	r3, #138	; 0x8a
  4081de:	603a      	str	r2, [r7, #0]
  4081e0:	6033      	str	r3, [r6, #0]
  4081e2:	b005      	add	sp, #20
  4081e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4081e6:	460c      	mov	r4, r1
  4081e8:	4906      	ldr	r1, [pc, #24]	; (408204 <_wcrtomb_r+0x4c>)
  4081ea:	4a07      	ldr	r2, [pc, #28]	; (408208 <_wcrtomb_r+0x50>)
  4081ec:	6809      	ldr	r1, [r1, #0]
  4081ee:	6b49      	ldr	r1, [r1, #52]	; 0x34
  4081f0:	2900      	cmp	r1, #0
  4081f2:	bf08      	it	eq
  4081f4:	4611      	moveq	r1, r2
  4081f6:	4622      	mov	r2, r4
  4081f8:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  4081fc:	a901      	add	r1, sp, #4
  4081fe:	47a0      	blx	r4
  408200:	e7e9      	b.n	4081d6 <_wcrtomb_r+0x1e>
  408202:	bf00      	nop
  408204:	20400044 	.word	0x20400044
  408208:	20400474 	.word	0x20400474

0040820c <__ascii_wctomb>:
  40820c:	b121      	cbz	r1, 408218 <__ascii_wctomb+0xc>
  40820e:	2aff      	cmp	r2, #255	; 0xff
  408210:	d804      	bhi.n	40821c <__ascii_wctomb+0x10>
  408212:	700a      	strb	r2, [r1, #0]
  408214:	2001      	movs	r0, #1
  408216:	4770      	bx	lr
  408218:	4608      	mov	r0, r1
  40821a:	4770      	bx	lr
  40821c:	238a      	movs	r3, #138	; 0x8a
  40821e:	6003      	str	r3, [r0, #0]
  408220:	f04f 30ff 	mov.w	r0, #4294967295
  408224:	4770      	bx	lr
  408226:	bf00      	nop

00408228 <_write_r>:
  408228:	b570      	push	{r4, r5, r6, lr}
  40822a:	460d      	mov	r5, r1
  40822c:	4c08      	ldr	r4, [pc, #32]	; (408250 <_write_r+0x28>)
  40822e:	4611      	mov	r1, r2
  408230:	4606      	mov	r6, r0
  408232:	461a      	mov	r2, r3
  408234:	4628      	mov	r0, r5
  408236:	2300      	movs	r3, #0
  408238:	6023      	str	r3, [r4, #0]
  40823a:	f7f9 f9bb 	bl	4015b4 <_write>
  40823e:	1c43      	adds	r3, r0, #1
  408240:	d000      	beq.n	408244 <_write_r+0x1c>
  408242:	bd70      	pop	{r4, r5, r6, pc}
  408244:	6823      	ldr	r3, [r4, #0]
  408246:	2b00      	cmp	r3, #0
  408248:	d0fb      	beq.n	408242 <_write_r+0x1a>
  40824a:	6033      	str	r3, [r6, #0]
  40824c:	bd70      	pop	{r4, r5, r6, pc}
  40824e:	bf00      	nop
  408250:	20405548 	.word	0x20405548

00408254 <__register_exitproc>:
  408254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  408258:	4d2c      	ldr	r5, [pc, #176]	; (40830c <__register_exitproc+0xb8>)
  40825a:	4606      	mov	r6, r0
  40825c:	6828      	ldr	r0, [r5, #0]
  40825e:	4698      	mov	r8, r3
  408260:	460f      	mov	r7, r1
  408262:	4691      	mov	r9, r2
  408264:	f7fe fdcc 	bl	406e00 <__retarget_lock_acquire_recursive>
  408268:	4b29      	ldr	r3, [pc, #164]	; (408310 <__register_exitproc+0xbc>)
  40826a:	681c      	ldr	r4, [r3, #0]
  40826c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  408270:	2b00      	cmp	r3, #0
  408272:	d03e      	beq.n	4082f2 <__register_exitproc+0x9e>
  408274:	685a      	ldr	r2, [r3, #4]
  408276:	2a1f      	cmp	r2, #31
  408278:	dc1c      	bgt.n	4082b4 <__register_exitproc+0x60>
  40827a:	f102 0e01 	add.w	lr, r2, #1
  40827e:	b176      	cbz	r6, 40829e <__register_exitproc+0x4a>
  408280:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  408284:	2401      	movs	r4, #1
  408286:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40828a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40828e:	4094      	lsls	r4, r2
  408290:	4320      	orrs	r0, r4
  408292:	2e02      	cmp	r6, #2
  408294:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  408298:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40829c:	d023      	beq.n	4082e6 <__register_exitproc+0x92>
  40829e:	3202      	adds	r2, #2
  4082a0:	f8c3 e004 	str.w	lr, [r3, #4]
  4082a4:	6828      	ldr	r0, [r5, #0]
  4082a6:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4082aa:	f7fe fdab 	bl	406e04 <__retarget_lock_release_recursive>
  4082ae:	2000      	movs	r0, #0
  4082b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4082b4:	4b17      	ldr	r3, [pc, #92]	; (408314 <__register_exitproc+0xc0>)
  4082b6:	b30b      	cbz	r3, 4082fc <__register_exitproc+0xa8>
  4082b8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4082bc:	f7fe fe1c 	bl	406ef8 <malloc>
  4082c0:	4603      	mov	r3, r0
  4082c2:	b1d8      	cbz	r0, 4082fc <__register_exitproc+0xa8>
  4082c4:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4082c8:	6002      	str	r2, [r0, #0]
  4082ca:	2100      	movs	r1, #0
  4082cc:	6041      	str	r1, [r0, #4]
  4082ce:	460a      	mov	r2, r1
  4082d0:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4082d4:	f04f 0e01 	mov.w	lr, #1
  4082d8:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4082dc:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4082e0:	2e00      	cmp	r6, #0
  4082e2:	d0dc      	beq.n	40829e <__register_exitproc+0x4a>
  4082e4:	e7cc      	b.n	408280 <__register_exitproc+0x2c>
  4082e6:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4082ea:	430c      	orrs	r4, r1
  4082ec:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4082f0:	e7d5      	b.n	40829e <__register_exitproc+0x4a>
  4082f2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4082f6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4082fa:	e7bb      	b.n	408274 <__register_exitproc+0x20>
  4082fc:	6828      	ldr	r0, [r5, #0]
  4082fe:	f7fe fd81 	bl	406e04 <__retarget_lock_release_recursive>
  408302:	f04f 30ff 	mov.w	r0, #4294967295
  408306:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40830a:	bf00      	nop
  40830c:	20400470 	.word	0x20400470
  408310:	00409260 	.word	0x00409260
  408314:	00406ef9 	.word	0x00406ef9

00408318 <_calloc_r>:
  408318:	b510      	push	{r4, lr}
  40831a:	fb02 f101 	mul.w	r1, r2, r1
  40831e:	f7fe fdf3 	bl	406f08 <_malloc_r>
  408322:	4604      	mov	r4, r0
  408324:	b1d8      	cbz	r0, 40835e <_calloc_r+0x46>
  408326:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40832a:	f022 0203 	bic.w	r2, r2, #3
  40832e:	3a04      	subs	r2, #4
  408330:	2a24      	cmp	r2, #36	; 0x24
  408332:	d818      	bhi.n	408366 <_calloc_r+0x4e>
  408334:	2a13      	cmp	r2, #19
  408336:	d914      	bls.n	408362 <_calloc_r+0x4a>
  408338:	2300      	movs	r3, #0
  40833a:	2a1b      	cmp	r2, #27
  40833c:	6003      	str	r3, [r0, #0]
  40833e:	6043      	str	r3, [r0, #4]
  408340:	d916      	bls.n	408370 <_calloc_r+0x58>
  408342:	2a24      	cmp	r2, #36	; 0x24
  408344:	6083      	str	r3, [r0, #8]
  408346:	60c3      	str	r3, [r0, #12]
  408348:	bf11      	iteee	ne
  40834a:	f100 0210 	addne.w	r2, r0, #16
  40834e:	6103      	streq	r3, [r0, #16]
  408350:	6143      	streq	r3, [r0, #20]
  408352:	f100 0218 	addeq.w	r2, r0, #24
  408356:	2300      	movs	r3, #0
  408358:	6013      	str	r3, [r2, #0]
  40835a:	6053      	str	r3, [r2, #4]
  40835c:	6093      	str	r3, [r2, #8]
  40835e:	4620      	mov	r0, r4
  408360:	bd10      	pop	{r4, pc}
  408362:	4602      	mov	r2, r0
  408364:	e7f7      	b.n	408356 <_calloc_r+0x3e>
  408366:	2100      	movs	r1, #0
  408368:	f7fa fd50 	bl	402e0c <memset>
  40836c:	4620      	mov	r0, r4
  40836e:	bd10      	pop	{r4, pc}
  408370:	f100 0208 	add.w	r2, r0, #8
  408374:	e7ef      	b.n	408356 <_calloc_r+0x3e>
  408376:	bf00      	nop

00408378 <_close_r>:
  408378:	b538      	push	{r3, r4, r5, lr}
  40837a:	4c07      	ldr	r4, [pc, #28]	; (408398 <_close_r+0x20>)
  40837c:	2300      	movs	r3, #0
  40837e:	4605      	mov	r5, r0
  408380:	4608      	mov	r0, r1
  408382:	6023      	str	r3, [r4, #0]
  408384:	f7f9 ffbe 	bl	402304 <_close>
  408388:	1c43      	adds	r3, r0, #1
  40838a:	d000      	beq.n	40838e <_close_r+0x16>
  40838c:	bd38      	pop	{r3, r4, r5, pc}
  40838e:	6823      	ldr	r3, [r4, #0]
  408390:	2b00      	cmp	r3, #0
  408392:	d0fb      	beq.n	40838c <_close_r+0x14>
  408394:	602b      	str	r3, [r5, #0]
  408396:	bd38      	pop	{r3, r4, r5, pc}
  408398:	20405548 	.word	0x20405548

0040839c <_fclose_r>:
  40839c:	b570      	push	{r4, r5, r6, lr}
  40839e:	b159      	cbz	r1, 4083b8 <_fclose_r+0x1c>
  4083a0:	4605      	mov	r5, r0
  4083a2:	460c      	mov	r4, r1
  4083a4:	b110      	cbz	r0, 4083ac <_fclose_r+0x10>
  4083a6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4083a8:	2b00      	cmp	r3, #0
  4083aa:	d03c      	beq.n	408426 <_fclose_r+0x8a>
  4083ac:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4083ae:	07d8      	lsls	r0, r3, #31
  4083b0:	d505      	bpl.n	4083be <_fclose_r+0x22>
  4083b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4083b6:	b92b      	cbnz	r3, 4083c4 <_fclose_r+0x28>
  4083b8:	2600      	movs	r6, #0
  4083ba:	4630      	mov	r0, r6
  4083bc:	bd70      	pop	{r4, r5, r6, pc}
  4083be:	89a3      	ldrh	r3, [r4, #12]
  4083c0:	0599      	lsls	r1, r3, #22
  4083c2:	d53c      	bpl.n	40843e <_fclose_r+0xa2>
  4083c4:	4621      	mov	r1, r4
  4083c6:	4628      	mov	r0, r5
  4083c8:	f7fe f854 	bl	406474 <__sflush_r>
  4083cc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4083ce:	4606      	mov	r6, r0
  4083d0:	b133      	cbz	r3, 4083e0 <_fclose_r+0x44>
  4083d2:	69e1      	ldr	r1, [r4, #28]
  4083d4:	4628      	mov	r0, r5
  4083d6:	4798      	blx	r3
  4083d8:	2800      	cmp	r0, #0
  4083da:	bfb8      	it	lt
  4083dc:	f04f 36ff 	movlt.w	r6, #4294967295
  4083e0:	89a3      	ldrh	r3, [r4, #12]
  4083e2:	061a      	lsls	r2, r3, #24
  4083e4:	d422      	bmi.n	40842c <_fclose_r+0x90>
  4083e6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4083e8:	b141      	cbz	r1, 4083fc <_fclose_r+0x60>
  4083ea:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4083ee:	4299      	cmp	r1, r3
  4083f0:	d002      	beq.n	4083f8 <_fclose_r+0x5c>
  4083f2:	4628      	mov	r0, r5
  4083f4:	f7fe fa5c 	bl	4068b0 <_free_r>
  4083f8:	2300      	movs	r3, #0
  4083fa:	6323      	str	r3, [r4, #48]	; 0x30
  4083fc:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4083fe:	b121      	cbz	r1, 40840a <_fclose_r+0x6e>
  408400:	4628      	mov	r0, r5
  408402:	f7fe fa55 	bl	4068b0 <_free_r>
  408406:	2300      	movs	r3, #0
  408408:	6463      	str	r3, [r4, #68]	; 0x44
  40840a:	f7fe f957 	bl	4066bc <__sfp_lock_acquire>
  40840e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  408410:	2200      	movs	r2, #0
  408412:	07db      	lsls	r3, r3, #31
  408414:	81a2      	strh	r2, [r4, #12]
  408416:	d50e      	bpl.n	408436 <_fclose_r+0x9a>
  408418:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40841a:	f7fe fcef 	bl	406dfc <__retarget_lock_close_recursive>
  40841e:	f7fe f953 	bl	4066c8 <__sfp_lock_release>
  408422:	4630      	mov	r0, r6
  408424:	bd70      	pop	{r4, r5, r6, pc}
  408426:	f7fe f91d 	bl	406664 <__sinit>
  40842a:	e7bf      	b.n	4083ac <_fclose_r+0x10>
  40842c:	6921      	ldr	r1, [r4, #16]
  40842e:	4628      	mov	r0, r5
  408430:	f7fe fa3e 	bl	4068b0 <_free_r>
  408434:	e7d7      	b.n	4083e6 <_fclose_r+0x4a>
  408436:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408438:	f7fe fce4 	bl	406e04 <__retarget_lock_release_recursive>
  40843c:	e7ec      	b.n	408418 <_fclose_r+0x7c>
  40843e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408440:	f7fe fcde 	bl	406e00 <__retarget_lock_acquire_recursive>
  408444:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408448:	2b00      	cmp	r3, #0
  40844a:	d1bb      	bne.n	4083c4 <_fclose_r+0x28>
  40844c:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40844e:	f016 0601 	ands.w	r6, r6, #1
  408452:	d1b1      	bne.n	4083b8 <_fclose_r+0x1c>
  408454:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408456:	f7fe fcd5 	bl	406e04 <__retarget_lock_release_recursive>
  40845a:	4630      	mov	r0, r6
  40845c:	bd70      	pop	{r4, r5, r6, pc}
  40845e:	bf00      	nop

00408460 <_fstat_r>:
  408460:	b538      	push	{r3, r4, r5, lr}
  408462:	460b      	mov	r3, r1
  408464:	4c07      	ldr	r4, [pc, #28]	; (408484 <_fstat_r+0x24>)
  408466:	4605      	mov	r5, r0
  408468:	4611      	mov	r1, r2
  40846a:	4618      	mov	r0, r3
  40846c:	2300      	movs	r3, #0
  40846e:	6023      	str	r3, [r4, #0]
  408470:	f7f9 ff4b 	bl	40230a <_fstat>
  408474:	1c43      	adds	r3, r0, #1
  408476:	d000      	beq.n	40847a <_fstat_r+0x1a>
  408478:	bd38      	pop	{r3, r4, r5, pc}
  40847a:	6823      	ldr	r3, [r4, #0]
  40847c:	2b00      	cmp	r3, #0
  40847e:	d0fb      	beq.n	408478 <_fstat_r+0x18>
  408480:	602b      	str	r3, [r5, #0]
  408482:	bd38      	pop	{r3, r4, r5, pc}
  408484:	20405548 	.word	0x20405548

00408488 <_isatty_r>:
  408488:	b538      	push	{r3, r4, r5, lr}
  40848a:	4c07      	ldr	r4, [pc, #28]	; (4084a8 <_isatty_r+0x20>)
  40848c:	2300      	movs	r3, #0
  40848e:	4605      	mov	r5, r0
  408490:	4608      	mov	r0, r1
  408492:	6023      	str	r3, [r4, #0]
  408494:	f7f9 ff3e 	bl	402314 <_isatty>
  408498:	1c43      	adds	r3, r0, #1
  40849a:	d000      	beq.n	40849e <_isatty_r+0x16>
  40849c:	bd38      	pop	{r3, r4, r5, pc}
  40849e:	6823      	ldr	r3, [r4, #0]
  4084a0:	2b00      	cmp	r3, #0
  4084a2:	d0fb      	beq.n	40849c <_isatty_r+0x14>
  4084a4:	602b      	str	r3, [r5, #0]
  4084a6:	bd38      	pop	{r3, r4, r5, pc}
  4084a8:	20405548 	.word	0x20405548

004084ac <_lseek_r>:
  4084ac:	b570      	push	{r4, r5, r6, lr}
  4084ae:	460d      	mov	r5, r1
  4084b0:	4c08      	ldr	r4, [pc, #32]	; (4084d4 <_lseek_r+0x28>)
  4084b2:	4611      	mov	r1, r2
  4084b4:	4606      	mov	r6, r0
  4084b6:	461a      	mov	r2, r3
  4084b8:	4628      	mov	r0, r5
  4084ba:	2300      	movs	r3, #0
  4084bc:	6023      	str	r3, [r4, #0]
  4084be:	f7f9 ff2b 	bl	402318 <_lseek>
  4084c2:	1c43      	adds	r3, r0, #1
  4084c4:	d000      	beq.n	4084c8 <_lseek_r+0x1c>
  4084c6:	bd70      	pop	{r4, r5, r6, pc}
  4084c8:	6823      	ldr	r3, [r4, #0]
  4084ca:	2b00      	cmp	r3, #0
  4084cc:	d0fb      	beq.n	4084c6 <_lseek_r+0x1a>
  4084ce:	6033      	str	r3, [r6, #0]
  4084d0:	bd70      	pop	{r4, r5, r6, pc}
  4084d2:	bf00      	nop
  4084d4:	20405548 	.word	0x20405548

004084d8 <_read_r>:
  4084d8:	b570      	push	{r4, r5, r6, lr}
  4084da:	460d      	mov	r5, r1
  4084dc:	4c08      	ldr	r4, [pc, #32]	; (408500 <_read_r+0x28>)
  4084de:	4611      	mov	r1, r2
  4084e0:	4606      	mov	r6, r0
  4084e2:	461a      	mov	r2, r3
  4084e4:	4628      	mov	r0, r5
  4084e6:	2300      	movs	r3, #0
  4084e8:	6023      	str	r3, [r4, #0]
  4084ea:	f7f7 fe73 	bl	4001d4 <_read>
  4084ee:	1c43      	adds	r3, r0, #1
  4084f0:	d000      	beq.n	4084f4 <_read_r+0x1c>
  4084f2:	bd70      	pop	{r4, r5, r6, pc}
  4084f4:	6823      	ldr	r3, [r4, #0]
  4084f6:	2b00      	cmp	r3, #0
  4084f8:	d0fb      	beq.n	4084f2 <_read_r+0x1a>
  4084fa:	6033      	str	r3, [r6, #0]
  4084fc:	bd70      	pop	{r4, r5, r6, pc}
  4084fe:	bf00      	nop
  408500:	20405548 	.word	0x20405548

00408504 <__aeabi_drsub>:
  408504:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  408508:	e002      	b.n	408510 <__adddf3>
  40850a:	bf00      	nop

0040850c <__aeabi_dsub>:
  40850c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00408510 <__adddf3>:
  408510:	b530      	push	{r4, r5, lr}
  408512:	ea4f 0441 	mov.w	r4, r1, lsl #1
  408516:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40851a:	ea94 0f05 	teq	r4, r5
  40851e:	bf08      	it	eq
  408520:	ea90 0f02 	teqeq	r0, r2
  408524:	bf1f      	itttt	ne
  408526:	ea54 0c00 	orrsne.w	ip, r4, r0
  40852a:	ea55 0c02 	orrsne.w	ip, r5, r2
  40852e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  408532:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  408536:	f000 80e2 	beq.w	4086fe <__adddf3+0x1ee>
  40853a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40853e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  408542:	bfb8      	it	lt
  408544:	426d      	neglt	r5, r5
  408546:	dd0c      	ble.n	408562 <__adddf3+0x52>
  408548:	442c      	add	r4, r5
  40854a:	ea80 0202 	eor.w	r2, r0, r2
  40854e:	ea81 0303 	eor.w	r3, r1, r3
  408552:	ea82 0000 	eor.w	r0, r2, r0
  408556:	ea83 0101 	eor.w	r1, r3, r1
  40855a:	ea80 0202 	eor.w	r2, r0, r2
  40855e:	ea81 0303 	eor.w	r3, r1, r3
  408562:	2d36      	cmp	r5, #54	; 0x36
  408564:	bf88      	it	hi
  408566:	bd30      	pophi	{r4, r5, pc}
  408568:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40856c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408570:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  408574:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  408578:	d002      	beq.n	408580 <__adddf3+0x70>
  40857a:	4240      	negs	r0, r0
  40857c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  408580:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  408584:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408588:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40858c:	d002      	beq.n	408594 <__adddf3+0x84>
  40858e:	4252      	negs	r2, r2
  408590:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  408594:	ea94 0f05 	teq	r4, r5
  408598:	f000 80a7 	beq.w	4086ea <__adddf3+0x1da>
  40859c:	f1a4 0401 	sub.w	r4, r4, #1
  4085a0:	f1d5 0e20 	rsbs	lr, r5, #32
  4085a4:	db0d      	blt.n	4085c2 <__adddf3+0xb2>
  4085a6:	fa02 fc0e 	lsl.w	ip, r2, lr
  4085aa:	fa22 f205 	lsr.w	r2, r2, r5
  4085ae:	1880      	adds	r0, r0, r2
  4085b0:	f141 0100 	adc.w	r1, r1, #0
  4085b4:	fa03 f20e 	lsl.w	r2, r3, lr
  4085b8:	1880      	adds	r0, r0, r2
  4085ba:	fa43 f305 	asr.w	r3, r3, r5
  4085be:	4159      	adcs	r1, r3
  4085c0:	e00e      	b.n	4085e0 <__adddf3+0xd0>
  4085c2:	f1a5 0520 	sub.w	r5, r5, #32
  4085c6:	f10e 0e20 	add.w	lr, lr, #32
  4085ca:	2a01      	cmp	r2, #1
  4085cc:	fa03 fc0e 	lsl.w	ip, r3, lr
  4085d0:	bf28      	it	cs
  4085d2:	f04c 0c02 	orrcs.w	ip, ip, #2
  4085d6:	fa43 f305 	asr.w	r3, r3, r5
  4085da:	18c0      	adds	r0, r0, r3
  4085dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4085e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4085e4:	d507      	bpl.n	4085f6 <__adddf3+0xe6>
  4085e6:	f04f 0e00 	mov.w	lr, #0
  4085ea:	f1dc 0c00 	rsbs	ip, ip, #0
  4085ee:	eb7e 0000 	sbcs.w	r0, lr, r0
  4085f2:	eb6e 0101 	sbc.w	r1, lr, r1
  4085f6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4085fa:	d31b      	bcc.n	408634 <__adddf3+0x124>
  4085fc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  408600:	d30c      	bcc.n	40861c <__adddf3+0x10c>
  408602:	0849      	lsrs	r1, r1, #1
  408604:	ea5f 0030 	movs.w	r0, r0, rrx
  408608:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40860c:	f104 0401 	add.w	r4, r4, #1
  408610:	ea4f 5244 	mov.w	r2, r4, lsl #21
  408614:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  408618:	f080 809a 	bcs.w	408750 <__adddf3+0x240>
  40861c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  408620:	bf08      	it	eq
  408622:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408626:	f150 0000 	adcs.w	r0, r0, #0
  40862a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40862e:	ea41 0105 	orr.w	r1, r1, r5
  408632:	bd30      	pop	{r4, r5, pc}
  408634:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  408638:	4140      	adcs	r0, r0
  40863a:	eb41 0101 	adc.w	r1, r1, r1
  40863e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408642:	f1a4 0401 	sub.w	r4, r4, #1
  408646:	d1e9      	bne.n	40861c <__adddf3+0x10c>
  408648:	f091 0f00 	teq	r1, #0
  40864c:	bf04      	itt	eq
  40864e:	4601      	moveq	r1, r0
  408650:	2000      	moveq	r0, #0
  408652:	fab1 f381 	clz	r3, r1
  408656:	bf08      	it	eq
  408658:	3320      	addeq	r3, #32
  40865a:	f1a3 030b 	sub.w	r3, r3, #11
  40865e:	f1b3 0220 	subs.w	r2, r3, #32
  408662:	da0c      	bge.n	40867e <__adddf3+0x16e>
  408664:	320c      	adds	r2, #12
  408666:	dd08      	ble.n	40867a <__adddf3+0x16a>
  408668:	f102 0c14 	add.w	ip, r2, #20
  40866c:	f1c2 020c 	rsb	r2, r2, #12
  408670:	fa01 f00c 	lsl.w	r0, r1, ip
  408674:	fa21 f102 	lsr.w	r1, r1, r2
  408678:	e00c      	b.n	408694 <__adddf3+0x184>
  40867a:	f102 0214 	add.w	r2, r2, #20
  40867e:	bfd8      	it	le
  408680:	f1c2 0c20 	rsble	ip, r2, #32
  408684:	fa01 f102 	lsl.w	r1, r1, r2
  408688:	fa20 fc0c 	lsr.w	ip, r0, ip
  40868c:	bfdc      	itt	le
  40868e:	ea41 010c 	orrle.w	r1, r1, ip
  408692:	4090      	lslle	r0, r2
  408694:	1ae4      	subs	r4, r4, r3
  408696:	bfa2      	ittt	ge
  408698:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40869c:	4329      	orrge	r1, r5
  40869e:	bd30      	popge	{r4, r5, pc}
  4086a0:	ea6f 0404 	mvn.w	r4, r4
  4086a4:	3c1f      	subs	r4, #31
  4086a6:	da1c      	bge.n	4086e2 <__adddf3+0x1d2>
  4086a8:	340c      	adds	r4, #12
  4086aa:	dc0e      	bgt.n	4086ca <__adddf3+0x1ba>
  4086ac:	f104 0414 	add.w	r4, r4, #20
  4086b0:	f1c4 0220 	rsb	r2, r4, #32
  4086b4:	fa20 f004 	lsr.w	r0, r0, r4
  4086b8:	fa01 f302 	lsl.w	r3, r1, r2
  4086bc:	ea40 0003 	orr.w	r0, r0, r3
  4086c0:	fa21 f304 	lsr.w	r3, r1, r4
  4086c4:	ea45 0103 	orr.w	r1, r5, r3
  4086c8:	bd30      	pop	{r4, r5, pc}
  4086ca:	f1c4 040c 	rsb	r4, r4, #12
  4086ce:	f1c4 0220 	rsb	r2, r4, #32
  4086d2:	fa20 f002 	lsr.w	r0, r0, r2
  4086d6:	fa01 f304 	lsl.w	r3, r1, r4
  4086da:	ea40 0003 	orr.w	r0, r0, r3
  4086de:	4629      	mov	r1, r5
  4086e0:	bd30      	pop	{r4, r5, pc}
  4086e2:	fa21 f004 	lsr.w	r0, r1, r4
  4086e6:	4629      	mov	r1, r5
  4086e8:	bd30      	pop	{r4, r5, pc}
  4086ea:	f094 0f00 	teq	r4, #0
  4086ee:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4086f2:	bf06      	itte	eq
  4086f4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4086f8:	3401      	addeq	r4, #1
  4086fa:	3d01      	subne	r5, #1
  4086fc:	e74e      	b.n	40859c <__adddf3+0x8c>
  4086fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  408702:	bf18      	it	ne
  408704:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  408708:	d029      	beq.n	40875e <__adddf3+0x24e>
  40870a:	ea94 0f05 	teq	r4, r5
  40870e:	bf08      	it	eq
  408710:	ea90 0f02 	teqeq	r0, r2
  408714:	d005      	beq.n	408722 <__adddf3+0x212>
  408716:	ea54 0c00 	orrs.w	ip, r4, r0
  40871a:	bf04      	itt	eq
  40871c:	4619      	moveq	r1, r3
  40871e:	4610      	moveq	r0, r2
  408720:	bd30      	pop	{r4, r5, pc}
  408722:	ea91 0f03 	teq	r1, r3
  408726:	bf1e      	ittt	ne
  408728:	2100      	movne	r1, #0
  40872a:	2000      	movne	r0, #0
  40872c:	bd30      	popne	{r4, r5, pc}
  40872e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  408732:	d105      	bne.n	408740 <__adddf3+0x230>
  408734:	0040      	lsls	r0, r0, #1
  408736:	4149      	adcs	r1, r1
  408738:	bf28      	it	cs
  40873a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40873e:	bd30      	pop	{r4, r5, pc}
  408740:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  408744:	bf3c      	itt	cc
  408746:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40874a:	bd30      	popcc	{r4, r5, pc}
  40874c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408750:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  408754:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  408758:	f04f 0000 	mov.w	r0, #0
  40875c:	bd30      	pop	{r4, r5, pc}
  40875e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  408762:	bf1a      	itte	ne
  408764:	4619      	movne	r1, r3
  408766:	4610      	movne	r0, r2
  408768:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40876c:	bf1c      	itt	ne
  40876e:	460b      	movne	r3, r1
  408770:	4602      	movne	r2, r0
  408772:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408776:	bf06      	itte	eq
  408778:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40877c:	ea91 0f03 	teqeq	r1, r3
  408780:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  408784:	bd30      	pop	{r4, r5, pc}
  408786:	bf00      	nop

00408788 <__aeabi_ui2d>:
  408788:	f090 0f00 	teq	r0, #0
  40878c:	bf04      	itt	eq
  40878e:	2100      	moveq	r1, #0
  408790:	4770      	bxeq	lr
  408792:	b530      	push	{r4, r5, lr}
  408794:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408798:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40879c:	f04f 0500 	mov.w	r5, #0
  4087a0:	f04f 0100 	mov.w	r1, #0
  4087a4:	e750      	b.n	408648 <__adddf3+0x138>
  4087a6:	bf00      	nop

004087a8 <__aeabi_i2d>:
  4087a8:	f090 0f00 	teq	r0, #0
  4087ac:	bf04      	itt	eq
  4087ae:	2100      	moveq	r1, #0
  4087b0:	4770      	bxeq	lr
  4087b2:	b530      	push	{r4, r5, lr}
  4087b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4087b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4087bc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4087c0:	bf48      	it	mi
  4087c2:	4240      	negmi	r0, r0
  4087c4:	f04f 0100 	mov.w	r1, #0
  4087c8:	e73e      	b.n	408648 <__adddf3+0x138>
  4087ca:	bf00      	nop

004087cc <__aeabi_f2d>:
  4087cc:	0042      	lsls	r2, r0, #1
  4087ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4087d2:	ea4f 0131 	mov.w	r1, r1, rrx
  4087d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4087da:	bf1f      	itttt	ne
  4087dc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4087e0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4087e4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4087e8:	4770      	bxne	lr
  4087ea:	f092 0f00 	teq	r2, #0
  4087ee:	bf14      	ite	ne
  4087f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4087f4:	4770      	bxeq	lr
  4087f6:	b530      	push	{r4, r5, lr}
  4087f8:	f44f 7460 	mov.w	r4, #896	; 0x380
  4087fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408800:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408804:	e720      	b.n	408648 <__adddf3+0x138>
  408806:	bf00      	nop

00408808 <__aeabi_ul2d>:
  408808:	ea50 0201 	orrs.w	r2, r0, r1
  40880c:	bf08      	it	eq
  40880e:	4770      	bxeq	lr
  408810:	b530      	push	{r4, r5, lr}
  408812:	f04f 0500 	mov.w	r5, #0
  408816:	e00a      	b.n	40882e <__aeabi_l2d+0x16>

00408818 <__aeabi_l2d>:
  408818:	ea50 0201 	orrs.w	r2, r0, r1
  40881c:	bf08      	it	eq
  40881e:	4770      	bxeq	lr
  408820:	b530      	push	{r4, r5, lr}
  408822:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  408826:	d502      	bpl.n	40882e <__aeabi_l2d+0x16>
  408828:	4240      	negs	r0, r0
  40882a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40882e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408832:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408836:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40883a:	f43f aedc 	beq.w	4085f6 <__adddf3+0xe6>
  40883e:	f04f 0203 	mov.w	r2, #3
  408842:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  408846:	bf18      	it	ne
  408848:	3203      	addne	r2, #3
  40884a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40884e:	bf18      	it	ne
  408850:	3203      	addne	r2, #3
  408852:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  408856:	f1c2 0320 	rsb	r3, r2, #32
  40885a:	fa00 fc03 	lsl.w	ip, r0, r3
  40885e:	fa20 f002 	lsr.w	r0, r0, r2
  408862:	fa01 fe03 	lsl.w	lr, r1, r3
  408866:	ea40 000e 	orr.w	r0, r0, lr
  40886a:	fa21 f102 	lsr.w	r1, r1, r2
  40886e:	4414      	add	r4, r2
  408870:	e6c1      	b.n	4085f6 <__adddf3+0xe6>
  408872:	bf00      	nop

00408874 <__aeabi_dmul>:
  408874:	b570      	push	{r4, r5, r6, lr}
  408876:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40887a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40887e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408882:	bf1d      	ittte	ne
  408884:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408888:	ea94 0f0c 	teqne	r4, ip
  40888c:	ea95 0f0c 	teqne	r5, ip
  408890:	f000 f8de 	bleq	408a50 <__aeabi_dmul+0x1dc>
  408894:	442c      	add	r4, r5
  408896:	ea81 0603 	eor.w	r6, r1, r3
  40889a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40889e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4088a2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4088a6:	bf18      	it	ne
  4088a8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4088ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4088b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4088b4:	d038      	beq.n	408928 <__aeabi_dmul+0xb4>
  4088b6:	fba0 ce02 	umull	ip, lr, r0, r2
  4088ba:	f04f 0500 	mov.w	r5, #0
  4088be:	fbe1 e502 	umlal	lr, r5, r1, r2
  4088c2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4088c6:	fbe0 e503 	umlal	lr, r5, r0, r3
  4088ca:	f04f 0600 	mov.w	r6, #0
  4088ce:	fbe1 5603 	umlal	r5, r6, r1, r3
  4088d2:	f09c 0f00 	teq	ip, #0
  4088d6:	bf18      	it	ne
  4088d8:	f04e 0e01 	orrne.w	lr, lr, #1
  4088dc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4088e0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4088e4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4088e8:	d204      	bcs.n	4088f4 <__aeabi_dmul+0x80>
  4088ea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4088ee:	416d      	adcs	r5, r5
  4088f0:	eb46 0606 	adc.w	r6, r6, r6
  4088f4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4088f8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4088fc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  408900:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  408904:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  408908:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40890c:	bf88      	it	hi
  40890e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408912:	d81e      	bhi.n	408952 <__aeabi_dmul+0xde>
  408914:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  408918:	bf08      	it	eq
  40891a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40891e:	f150 0000 	adcs.w	r0, r0, #0
  408922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408926:	bd70      	pop	{r4, r5, r6, pc}
  408928:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40892c:	ea46 0101 	orr.w	r1, r6, r1
  408930:	ea40 0002 	orr.w	r0, r0, r2
  408934:	ea81 0103 	eor.w	r1, r1, r3
  408938:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40893c:	bfc2      	ittt	gt
  40893e:	ebd4 050c 	rsbsgt	r5, r4, ip
  408942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408946:	bd70      	popgt	{r4, r5, r6, pc}
  408948:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40894c:	f04f 0e00 	mov.w	lr, #0
  408950:	3c01      	subs	r4, #1
  408952:	f300 80ab 	bgt.w	408aac <__aeabi_dmul+0x238>
  408956:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40895a:	bfde      	ittt	le
  40895c:	2000      	movle	r0, #0
  40895e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  408962:	bd70      	pople	{r4, r5, r6, pc}
  408964:	f1c4 0400 	rsb	r4, r4, #0
  408968:	3c20      	subs	r4, #32
  40896a:	da35      	bge.n	4089d8 <__aeabi_dmul+0x164>
  40896c:	340c      	adds	r4, #12
  40896e:	dc1b      	bgt.n	4089a8 <__aeabi_dmul+0x134>
  408970:	f104 0414 	add.w	r4, r4, #20
  408974:	f1c4 0520 	rsb	r5, r4, #32
  408978:	fa00 f305 	lsl.w	r3, r0, r5
  40897c:	fa20 f004 	lsr.w	r0, r0, r4
  408980:	fa01 f205 	lsl.w	r2, r1, r5
  408984:	ea40 0002 	orr.w	r0, r0, r2
  408988:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40898c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408990:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408994:	fa21 f604 	lsr.w	r6, r1, r4
  408998:	eb42 0106 	adc.w	r1, r2, r6
  40899c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4089a0:	bf08      	it	eq
  4089a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4089a6:	bd70      	pop	{r4, r5, r6, pc}
  4089a8:	f1c4 040c 	rsb	r4, r4, #12
  4089ac:	f1c4 0520 	rsb	r5, r4, #32
  4089b0:	fa00 f304 	lsl.w	r3, r0, r4
  4089b4:	fa20 f005 	lsr.w	r0, r0, r5
  4089b8:	fa01 f204 	lsl.w	r2, r1, r4
  4089bc:	ea40 0002 	orr.w	r0, r0, r2
  4089c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4089c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4089c8:	f141 0100 	adc.w	r1, r1, #0
  4089cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4089d0:	bf08      	it	eq
  4089d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4089d6:	bd70      	pop	{r4, r5, r6, pc}
  4089d8:	f1c4 0520 	rsb	r5, r4, #32
  4089dc:	fa00 f205 	lsl.w	r2, r0, r5
  4089e0:	ea4e 0e02 	orr.w	lr, lr, r2
  4089e4:	fa20 f304 	lsr.w	r3, r0, r4
  4089e8:	fa01 f205 	lsl.w	r2, r1, r5
  4089ec:	ea43 0302 	orr.w	r3, r3, r2
  4089f0:	fa21 f004 	lsr.w	r0, r1, r4
  4089f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4089f8:	fa21 f204 	lsr.w	r2, r1, r4
  4089fc:	ea20 0002 	bic.w	r0, r0, r2
  408a00:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  408a04:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408a08:	bf08      	it	eq
  408a0a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408a0e:	bd70      	pop	{r4, r5, r6, pc}
  408a10:	f094 0f00 	teq	r4, #0
  408a14:	d10f      	bne.n	408a36 <__aeabi_dmul+0x1c2>
  408a16:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  408a1a:	0040      	lsls	r0, r0, #1
  408a1c:	eb41 0101 	adc.w	r1, r1, r1
  408a20:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408a24:	bf08      	it	eq
  408a26:	3c01      	subeq	r4, #1
  408a28:	d0f7      	beq.n	408a1a <__aeabi_dmul+0x1a6>
  408a2a:	ea41 0106 	orr.w	r1, r1, r6
  408a2e:	f095 0f00 	teq	r5, #0
  408a32:	bf18      	it	ne
  408a34:	4770      	bxne	lr
  408a36:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  408a3a:	0052      	lsls	r2, r2, #1
  408a3c:	eb43 0303 	adc.w	r3, r3, r3
  408a40:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  408a44:	bf08      	it	eq
  408a46:	3d01      	subeq	r5, #1
  408a48:	d0f7      	beq.n	408a3a <__aeabi_dmul+0x1c6>
  408a4a:	ea43 0306 	orr.w	r3, r3, r6
  408a4e:	4770      	bx	lr
  408a50:	ea94 0f0c 	teq	r4, ip
  408a54:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408a58:	bf18      	it	ne
  408a5a:	ea95 0f0c 	teqne	r5, ip
  408a5e:	d00c      	beq.n	408a7a <__aeabi_dmul+0x206>
  408a60:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408a64:	bf18      	it	ne
  408a66:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408a6a:	d1d1      	bne.n	408a10 <__aeabi_dmul+0x19c>
  408a6c:	ea81 0103 	eor.w	r1, r1, r3
  408a70:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408a74:	f04f 0000 	mov.w	r0, #0
  408a78:	bd70      	pop	{r4, r5, r6, pc}
  408a7a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408a7e:	bf06      	itte	eq
  408a80:	4610      	moveq	r0, r2
  408a82:	4619      	moveq	r1, r3
  408a84:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408a88:	d019      	beq.n	408abe <__aeabi_dmul+0x24a>
  408a8a:	ea94 0f0c 	teq	r4, ip
  408a8e:	d102      	bne.n	408a96 <__aeabi_dmul+0x222>
  408a90:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  408a94:	d113      	bne.n	408abe <__aeabi_dmul+0x24a>
  408a96:	ea95 0f0c 	teq	r5, ip
  408a9a:	d105      	bne.n	408aa8 <__aeabi_dmul+0x234>
  408a9c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  408aa0:	bf1c      	itt	ne
  408aa2:	4610      	movne	r0, r2
  408aa4:	4619      	movne	r1, r3
  408aa6:	d10a      	bne.n	408abe <__aeabi_dmul+0x24a>
  408aa8:	ea81 0103 	eor.w	r1, r1, r3
  408aac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408ab0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408ab4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  408ab8:	f04f 0000 	mov.w	r0, #0
  408abc:	bd70      	pop	{r4, r5, r6, pc}
  408abe:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408ac2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  408ac6:	bd70      	pop	{r4, r5, r6, pc}

00408ac8 <__aeabi_ddiv>:
  408ac8:	b570      	push	{r4, r5, r6, lr}
  408aca:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408ace:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408ad2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408ad6:	bf1d      	ittte	ne
  408ad8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408adc:	ea94 0f0c 	teqne	r4, ip
  408ae0:	ea95 0f0c 	teqne	r5, ip
  408ae4:	f000 f8a7 	bleq	408c36 <__aeabi_ddiv+0x16e>
  408ae8:	eba4 0405 	sub.w	r4, r4, r5
  408aec:	ea81 0e03 	eor.w	lr, r1, r3
  408af0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408af4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408af8:	f000 8088 	beq.w	408c0c <__aeabi_ddiv+0x144>
  408afc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408b00:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  408b04:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  408b08:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  408b0c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  408b10:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  408b14:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  408b18:	ea4f 2600 	mov.w	r6, r0, lsl #8
  408b1c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  408b20:	429d      	cmp	r5, r3
  408b22:	bf08      	it	eq
  408b24:	4296      	cmpeq	r6, r2
  408b26:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  408b2a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  408b2e:	d202      	bcs.n	408b36 <__aeabi_ddiv+0x6e>
  408b30:	085b      	lsrs	r3, r3, #1
  408b32:	ea4f 0232 	mov.w	r2, r2, rrx
  408b36:	1ab6      	subs	r6, r6, r2
  408b38:	eb65 0503 	sbc.w	r5, r5, r3
  408b3c:	085b      	lsrs	r3, r3, #1
  408b3e:	ea4f 0232 	mov.w	r2, r2, rrx
  408b42:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  408b46:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  408b4a:	ebb6 0e02 	subs.w	lr, r6, r2
  408b4e:	eb75 0e03 	sbcs.w	lr, r5, r3
  408b52:	bf22      	ittt	cs
  408b54:	1ab6      	subcs	r6, r6, r2
  408b56:	4675      	movcs	r5, lr
  408b58:	ea40 000c 	orrcs.w	r0, r0, ip
  408b5c:	085b      	lsrs	r3, r3, #1
  408b5e:	ea4f 0232 	mov.w	r2, r2, rrx
  408b62:	ebb6 0e02 	subs.w	lr, r6, r2
  408b66:	eb75 0e03 	sbcs.w	lr, r5, r3
  408b6a:	bf22      	ittt	cs
  408b6c:	1ab6      	subcs	r6, r6, r2
  408b6e:	4675      	movcs	r5, lr
  408b70:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  408b74:	085b      	lsrs	r3, r3, #1
  408b76:	ea4f 0232 	mov.w	r2, r2, rrx
  408b7a:	ebb6 0e02 	subs.w	lr, r6, r2
  408b7e:	eb75 0e03 	sbcs.w	lr, r5, r3
  408b82:	bf22      	ittt	cs
  408b84:	1ab6      	subcs	r6, r6, r2
  408b86:	4675      	movcs	r5, lr
  408b88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  408b8c:	085b      	lsrs	r3, r3, #1
  408b8e:	ea4f 0232 	mov.w	r2, r2, rrx
  408b92:	ebb6 0e02 	subs.w	lr, r6, r2
  408b96:	eb75 0e03 	sbcs.w	lr, r5, r3
  408b9a:	bf22      	ittt	cs
  408b9c:	1ab6      	subcs	r6, r6, r2
  408b9e:	4675      	movcs	r5, lr
  408ba0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  408ba4:	ea55 0e06 	orrs.w	lr, r5, r6
  408ba8:	d018      	beq.n	408bdc <__aeabi_ddiv+0x114>
  408baa:	ea4f 1505 	mov.w	r5, r5, lsl #4
  408bae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  408bb2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  408bb6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  408bba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  408bbe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  408bc2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  408bc6:	d1c0      	bne.n	408b4a <__aeabi_ddiv+0x82>
  408bc8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408bcc:	d10b      	bne.n	408be6 <__aeabi_ddiv+0x11e>
  408bce:	ea41 0100 	orr.w	r1, r1, r0
  408bd2:	f04f 0000 	mov.w	r0, #0
  408bd6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  408bda:	e7b6      	b.n	408b4a <__aeabi_ddiv+0x82>
  408bdc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408be0:	bf04      	itt	eq
  408be2:	4301      	orreq	r1, r0
  408be4:	2000      	moveq	r0, #0
  408be6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408bea:	bf88      	it	hi
  408bec:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408bf0:	f63f aeaf 	bhi.w	408952 <__aeabi_dmul+0xde>
  408bf4:	ebb5 0c03 	subs.w	ip, r5, r3
  408bf8:	bf04      	itt	eq
  408bfa:	ebb6 0c02 	subseq.w	ip, r6, r2
  408bfe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408c02:	f150 0000 	adcs.w	r0, r0, #0
  408c06:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408c0a:	bd70      	pop	{r4, r5, r6, pc}
  408c0c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  408c10:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  408c14:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  408c18:	bfc2      	ittt	gt
  408c1a:	ebd4 050c 	rsbsgt	r5, r4, ip
  408c1e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408c22:	bd70      	popgt	{r4, r5, r6, pc}
  408c24:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408c28:	f04f 0e00 	mov.w	lr, #0
  408c2c:	3c01      	subs	r4, #1
  408c2e:	e690      	b.n	408952 <__aeabi_dmul+0xde>
  408c30:	ea45 0e06 	orr.w	lr, r5, r6
  408c34:	e68d      	b.n	408952 <__aeabi_dmul+0xde>
  408c36:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408c3a:	ea94 0f0c 	teq	r4, ip
  408c3e:	bf08      	it	eq
  408c40:	ea95 0f0c 	teqeq	r5, ip
  408c44:	f43f af3b 	beq.w	408abe <__aeabi_dmul+0x24a>
  408c48:	ea94 0f0c 	teq	r4, ip
  408c4c:	d10a      	bne.n	408c64 <__aeabi_ddiv+0x19c>
  408c4e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408c52:	f47f af34 	bne.w	408abe <__aeabi_dmul+0x24a>
  408c56:	ea95 0f0c 	teq	r5, ip
  408c5a:	f47f af25 	bne.w	408aa8 <__aeabi_dmul+0x234>
  408c5e:	4610      	mov	r0, r2
  408c60:	4619      	mov	r1, r3
  408c62:	e72c      	b.n	408abe <__aeabi_dmul+0x24a>
  408c64:	ea95 0f0c 	teq	r5, ip
  408c68:	d106      	bne.n	408c78 <__aeabi_ddiv+0x1b0>
  408c6a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408c6e:	f43f aefd 	beq.w	408a6c <__aeabi_dmul+0x1f8>
  408c72:	4610      	mov	r0, r2
  408c74:	4619      	mov	r1, r3
  408c76:	e722      	b.n	408abe <__aeabi_dmul+0x24a>
  408c78:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408c7c:	bf18      	it	ne
  408c7e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408c82:	f47f aec5 	bne.w	408a10 <__aeabi_dmul+0x19c>
  408c86:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  408c8a:	f47f af0d 	bne.w	408aa8 <__aeabi_dmul+0x234>
  408c8e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  408c92:	f47f aeeb 	bne.w	408a6c <__aeabi_dmul+0x1f8>
  408c96:	e712      	b.n	408abe <__aeabi_dmul+0x24a>

00408c98 <__gedf2>:
  408c98:	f04f 3cff 	mov.w	ip, #4294967295
  408c9c:	e006      	b.n	408cac <__cmpdf2+0x4>
  408c9e:	bf00      	nop

00408ca0 <__ledf2>:
  408ca0:	f04f 0c01 	mov.w	ip, #1
  408ca4:	e002      	b.n	408cac <__cmpdf2+0x4>
  408ca6:	bf00      	nop

00408ca8 <__cmpdf2>:
  408ca8:	f04f 0c01 	mov.w	ip, #1
  408cac:	f84d cd04 	str.w	ip, [sp, #-4]!
  408cb0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408cb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408cb8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408cbc:	bf18      	it	ne
  408cbe:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  408cc2:	d01b      	beq.n	408cfc <__cmpdf2+0x54>
  408cc4:	b001      	add	sp, #4
  408cc6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  408cca:	bf0c      	ite	eq
  408ccc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  408cd0:	ea91 0f03 	teqne	r1, r3
  408cd4:	bf02      	ittt	eq
  408cd6:	ea90 0f02 	teqeq	r0, r2
  408cda:	2000      	moveq	r0, #0
  408cdc:	4770      	bxeq	lr
  408cde:	f110 0f00 	cmn.w	r0, #0
  408ce2:	ea91 0f03 	teq	r1, r3
  408ce6:	bf58      	it	pl
  408ce8:	4299      	cmppl	r1, r3
  408cea:	bf08      	it	eq
  408cec:	4290      	cmpeq	r0, r2
  408cee:	bf2c      	ite	cs
  408cf0:	17d8      	asrcs	r0, r3, #31
  408cf2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  408cf6:	f040 0001 	orr.w	r0, r0, #1
  408cfa:	4770      	bx	lr
  408cfc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408d00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408d04:	d102      	bne.n	408d0c <__cmpdf2+0x64>
  408d06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408d0a:	d107      	bne.n	408d1c <__cmpdf2+0x74>
  408d0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408d10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408d14:	d1d6      	bne.n	408cc4 <__cmpdf2+0x1c>
  408d16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408d1a:	d0d3      	beq.n	408cc4 <__cmpdf2+0x1c>
  408d1c:	f85d 0b04 	ldr.w	r0, [sp], #4
  408d20:	4770      	bx	lr
  408d22:	bf00      	nop

00408d24 <__aeabi_cdrcmple>:
  408d24:	4684      	mov	ip, r0
  408d26:	4610      	mov	r0, r2
  408d28:	4662      	mov	r2, ip
  408d2a:	468c      	mov	ip, r1
  408d2c:	4619      	mov	r1, r3
  408d2e:	4663      	mov	r3, ip
  408d30:	e000      	b.n	408d34 <__aeabi_cdcmpeq>
  408d32:	bf00      	nop

00408d34 <__aeabi_cdcmpeq>:
  408d34:	b501      	push	{r0, lr}
  408d36:	f7ff ffb7 	bl	408ca8 <__cmpdf2>
  408d3a:	2800      	cmp	r0, #0
  408d3c:	bf48      	it	mi
  408d3e:	f110 0f00 	cmnmi.w	r0, #0
  408d42:	bd01      	pop	{r0, pc}

00408d44 <__aeabi_dcmpeq>:
  408d44:	f84d ed08 	str.w	lr, [sp, #-8]!
  408d48:	f7ff fff4 	bl	408d34 <__aeabi_cdcmpeq>
  408d4c:	bf0c      	ite	eq
  408d4e:	2001      	moveq	r0, #1
  408d50:	2000      	movne	r0, #0
  408d52:	f85d fb08 	ldr.w	pc, [sp], #8
  408d56:	bf00      	nop

00408d58 <__aeabi_dcmplt>:
  408d58:	f84d ed08 	str.w	lr, [sp, #-8]!
  408d5c:	f7ff ffea 	bl	408d34 <__aeabi_cdcmpeq>
  408d60:	bf34      	ite	cc
  408d62:	2001      	movcc	r0, #1
  408d64:	2000      	movcs	r0, #0
  408d66:	f85d fb08 	ldr.w	pc, [sp], #8
  408d6a:	bf00      	nop

00408d6c <__aeabi_dcmple>:
  408d6c:	f84d ed08 	str.w	lr, [sp, #-8]!
  408d70:	f7ff ffe0 	bl	408d34 <__aeabi_cdcmpeq>
  408d74:	bf94      	ite	ls
  408d76:	2001      	movls	r0, #1
  408d78:	2000      	movhi	r0, #0
  408d7a:	f85d fb08 	ldr.w	pc, [sp], #8
  408d7e:	bf00      	nop

00408d80 <__aeabi_dcmpge>:
  408d80:	f84d ed08 	str.w	lr, [sp, #-8]!
  408d84:	f7ff ffce 	bl	408d24 <__aeabi_cdrcmple>
  408d88:	bf94      	ite	ls
  408d8a:	2001      	movls	r0, #1
  408d8c:	2000      	movhi	r0, #0
  408d8e:	f85d fb08 	ldr.w	pc, [sp], #8
  408d92:	bf00      	nop

00408d94 <__aeabi_dcmpgt>:
  408d94:	f84d ed08 	str.w	lr, [sp, #-8]!
  408d98:	f7ff ffc4 	bl	408d24 <__aeabi_cdrcmple>
  408d9c:	bf34      	ite	cc
  408d9e:	2001      	movcc	r0, #1
  408da0:	2000      	movcs	r0, #0
  408da2:	f85d fb08 	ldr.w	pc, [sp], #8
  408da6:	bf00      	nop

00408da8 <__aeabi_dcmpun>:
  408da8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408dac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408db0:	d102      	bne.n	408db8 <__aeabi_dcmpun+0x10>
  408db2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408db6:	d10a      	bne.n	408dce <__aeabi_dcmpun+0x26>
  408db8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408dbc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408dc0:	d102      	bne.n	408dc8 <__aeabi_dcmpun+0x20>
  408dc2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408dc6:	d102      	bne.n	408dce <__aeabi_dcmpun+0x26>
  408dc8:	f04f 0000 	mov.w	r0, #0
  408dcc:	4770      	bx	lr
  408dce:	f04f 0001 	mov.w	r0, #1
  408dd2:	4770      	bx	lr

00408dd4 <__aeabi_d2iz>:
  408dd4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  408dd8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  408ddc:	d215      	bcs.n	408e0a <__aeabi_d2iz+0x36>
  408dde:	d511      	bpl.n	408e04 <__aeabi_d2iz+0x30>
  408de0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  408de4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  408de8:	d912      	bls.n	408e10 <__aeabi_d2iz+0x3c>
  408dea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  408dee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  408df2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  408df6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  408dfa:	fa23 f002 	lsr.w	r0, r3, r2
  408dfe:	bf18      	it	ne
  408e00:	4240      	negne	r0, r0
  408e02:	4770      	bx	lr
  408e04:	f04f 0000 	mov.w	r0, #0
  408e08:	4770      	bx	lr
  408e0a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  408e0e:	d105      	bne.n	408e1c <__aeabi_d2iz+0x48>
  408e10:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  408e14:	bf08      	it	eq
  408e16:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  408e1a:	4770      	bx	lr
  408e1c:	f04f 0000 	mov.w	r0, #0
  408e20:	4770      	bx	lr
  408e22:	bf00      	nop
  408e24:	00000053 	.word	0x00000053
  408e28:	7274734d 	.word	0x7274734d
  408e2c:	00005854 	.word	0x00005854
  408e30:	7473614d 	.word	0x7473614d
  408e34:	6f6e7265 	.word	0x6f6e7265
  408e38:	66206564 	.word	0x66206564
  408e3c:	6920726f 	.word	0x6920726f
  408e40:	7265746e 	.word	0x7265746e
  408e44:	69746361 	.word	0x69746361
  408e48:	74206576 	.word	0x74206576
  408e4c:	74616568 	.word	0x74616568
  408e50:	73207265 	.word	0x73207265
  408e54:	65747379 	.word	0x65747379
  408e58:	0000006d 	.word	0x0000006d
  408e5c:	50747241 	.word	0x50747241
  408e60:	206c6c6f 	.word	0x206c6c6f
  408e64:	6c706572 	.word	0x6c706572
  408e68:	0d646569 	.word	0x0d646569
  408e6c:	00000000 	.word	0x00000000
  408e70:	20584d44 	.word	0x20584d44
  408e74:	65766173 	.word	0x65766173
  408e78:	00000d64 	.word	0x00000d64
  408e7c:	6d696e55 	.word	0x6d696e55
  408e80:	6d656c70 	.word	0x6d656c70
  408e84:	65746e65 	.word	0x65746e65
  408e88:	704f2064 	.word	0x704f2064
  408e8c:	65646f43 	.word	0x65646f43
  408e90:	00000000 	.word	0x00000000
  408e94:	203d3d3d 	.word	0x203d3d3d
  408e98:	61666544 	.word	0x61666544
  408e9c:	20746c75 	.word	0x20746c75
  408ea0:	6b705f77 	.word	0x6b705f77
  408ea4:	6f665f74 	.word	0x6f665f74
  408ea8:	74616d72 	.word	0x74616d72
  408eac:	7830203d 	.word	0x7830203d
  408eb0:	3d3d5825 	.word	0x3d3d5825
  408eb4:	000d0a3d 	.word	0x000d0a3d
  408eb8:	20594850 	.word	0x20594850
  408ebc:	74696e49 	.word	0x74696e49
  408ec0:	696c6169 	.word	0x696c6169
  408ec4:	4520657a 	.word	0x4520657a
  408ec8:	524f5252 	.word	0x524f5252
  408ecc:	00000d21 	.word	0x00000d21
  408ed0:	6f747541 	.word	0x6f747541
  408ed4:	67654e20 	.word	0x67654e20
  408ed8:	6169746f 	.word	0x6169746f
  408edc:	45206574 	.word	0x45206574
  408ee0:	524f5252 	.word	0x524f5252
  408ee4:	00000d21 	.word	0x00000d21
  408ee8:	20746553 	.word	0x20746553
  408eec:	6b6e696c 	.word	0x6b6e696c
  408ef0:	52524520 	.word	0x52524520
  408ef4:	0d21524f 	.word	0x0d21524f
  408ef8:	00000000 	.word	0x00000000
  408efc:	00007350 	.word	0x00007350
  408f00:	20495053 	.word	0x20495053
  408f04:	65657053 	.word	0x65657053
  408f08:	3d200964 	.word	0x3d200964
  408f0c:	646c2520 	.word	0x646c2520
  408f10:	7a484d20 	.word	0x7a484d20
  408f14:	00000a0d 	.word	0x00000a0d
  408f18:	54415453 	.word	0x54415453
  408f1c:	09095355 	.word	0x09095355
  408f20:	30203d20 	.word	0x30203d20
  408f24:	32302578 	.word	0x32302578
  408f28:	58522078 	.word	0x58522078
  408f2c:	3d52445f 	.word	0x3d52445f
  408f30:	54207825 	.word	0x54207825
  408f34:	53445f58 	.word	0x53445f58
  408f38:	2078253d 	.word	0x2078253d
  408f3c:	5f58414d 	.word	0x5f58414d
  408f40:	253d5452 	.word	0x253d5452
  408f44:	58522078 	.word	0x58522078
  408f48:	4e5f505f 	.word	0x4e5f505f
  408f4c:	78253d4f 	.word	0x78253d4f
  408f50:	5f585420 	.word	0x5f585420
  408f54:	4c4c5546 	.word	0x4c4c5546
  408f58:	0d78253d 	.word	0x0d78253d
  408f5c:	0000000a 	.word	0x0000000a
  408f60:	415f5852 	.word	0x415f5852
  408f64:	5f524444 	.word	0x5f524444
  408f68:	312d3050 	.word	0x312d3050
  408f6c:	00000000 	.word	0x00000000
  408f70:	415f5852 	.word	0x415f5852
  408f74:	5f524444 	.word	0x5f524444
  408f78:	352d3250 	.word	0x352d3250
  408f7c:	00000000 	.word	0x00000000
  408f80:	415f5854 	.word	0x415f5854
  408f84:	09524444 	.word	0x09524444
  408f88:	00000000 	.word	0x00000000
  408f8c:	505f5852 	.word	0x505f5852
  408f90:	30505f57 	.word	0x30505f57
  408f94:	0000352d 	.word	0x0000352d
  408f98:	55544553 	.word	0x55544553
  408f9c:	57415f50 	.word	0x57415f50
  408fa0:	00000000 	.word	0x00000000
  408fa4:	415f4e45 	.word	0x415f4e45
  408fa8:	00000941 	.word	0x00000941
  408fac:	525f4e45 	.word	0x525f4e45
  408fb0:	44444158 	.word	0x44444158
  408fb4:	00000052 	.word	0x00000052
  408fb8:	435f4652 	.word	0x435f4652
  408fbc:	00000948 	.word	0x00000948
  408fc0:	535f4652 	.word	0x535f4652
  408fc4:	50555445 	.word	0x50555445
  408fc8:	00000000 	.word	0x00000000
  408fcc:	464e4f43 	.word	0x464e4f43
  408fd0:	00094749 	.word	0x00094749
  408fd4:	504e5944 	.word	0x504e5944
  408fd8:	45462f44 	.word	0x45462f44
  408fdc:	52555441 	.word	0x52555441
  408fe0:	00000045 	.word	0x00000045
  408fe4:	61746144 	.word	0x61746144
  408fe8:	74615220 	.word	0x74615220
  408fec:	3d200965 	.word	0x3d200965
  408ff0:	0d732520 	.word	0x0d732520
  408ff4:	0000000a 	.word	0x0000000a
  408ff8:	65646f4d 	.word	0x65646f4d
  408ffc:	2009096c 	.word	0x2009096c
  409000:	7325203d 	.word	0x7325203d
  409004:	00000a0d 	.word	0x00000a0d
  409008:	20435243 	.word	0x20435243
  40900c:	676e654c 	.word	0x676e654c
  409010:	20096874 	.word	0x20096874
  409014:	7325203d 	.word	0x7325203d
  409018:	00000a0d 	.word	0x00000a0d
  40901c:	50204150 	.word	0x50204150
  409020:	7265776f 	.word	0x7265776f
  409024:	203d2009 	.word	0x203d2009
  409028:	0a0d7325 	.word	0x0a0d7325
  40902c:	00000000 	.word	0x00000000
  409030:	00097325 	.word	0x00097325
  409034:	00783020 	.word	0x00783020
  409038:	78323025 	.word	0x78323025
  40903c:	00000000 	.word	0x00000000
  409040:	25783020 	.word	0x25783020
  409044:	00783230 	.word	0x00783230

00409048 <rf24_crclength_e_str_0>:
  409048:	61736944 64656c62 00000000              Disabled....

00409054 <rf24_crclength_e_str_1>:
  409054:	69622038 00007374                       8 bits..

0040905c <rf24_crclength_e_str_2>:
  40905c:	62203631 00737469                       16 bits.

00409064 <rf24_crclength_e_str_P>:
  409064:	00409048 00409054 0040905c              H.@.T.@.\.@.

00409070 <rf24_datarate_e_str_0>:
  409070:	50424d31 00000053                       1MBPS...

00409078 <rf24_datarate_e_str_1>:
  409078:	50424d32 00000053                       2MBPS...

00409080 <rf24_datarate_e_str_2>:
  409080:	4b303532 00535042                       250KBPS.

00409088 <rf24_datarate_e_str_P>:
  409088:	00409070 00409078 00409080              p.@.x.@...@.

00409094 <rf24_model_e_str_1>:
  409094:	3246526e 31304c34 0000002b              nRF24L01+...

004090a0 <rf24_pa_dbm_e_str_0>:
  4090a0:	4d5f4150 00004e49                       PA_MIN..

004090a8 <rf24_pa_dbm_e_str_1>:
  4090a8:	4c5f4150 0000574f                       PA_LOW..

004090b0 <rf24_pa_dbm_e_str_2>:
  4090b0:	485f4150 00484749                       PA_HIGH.

004090b8 <rf24_pa_dbm_e_str_3>:
  4090b8:	4d5f4150 00005841                       PA_MAX..

004090c0 <rf24_pa_dbm_e_str_P>:
  4090c0:	004090a0 004090a8 004090b0 004090b8     ..@...@...@...@.
  4090d0:	74746553 20676e69 20495053 636f6c63     Setting SPI cloc
  4090e0:	2523206b 2e20756c 0a202e2e 0000000d     k #%lu ... .....
  4090f0:	202d492d 74696e49 696c6169 5320657a     -I- Initialize S
  409100:	61204950 616d2073 72657473 0000000d     PI as master....
  409110:	2d747241 0074654e 00000000 746e6f43     Art-Net.....Cont
  409120:	206c6f72 65646f6e 00000000 65746e49     rol node....Inte
  409130:	74636172 20657669 74737953 4d206d65     ractive System M
  409140:	65747361 6f432072 6f72746e 6f4e206c     aster Control No
  409150:	28206564 52202963 6962626f 6d532065     de (c) Robbie Sm
  409160:	73746465 00000000 6e206925 6f204652     edts....%i nRF o
  409170:	75707475 6e752074 72657669 61206573     utput universe a
  409180:	76697463 00002e65 4d202d2d 65747361     ctive...-- Maste
  409190:	646f4e72 65525f65 312d3076 0d2d2d20     rNode_Rev0-1 --.
  4091a0:	202d2d0a 454d4153 582d3037 20444c50     .-- SAME70-XPLD 
  4091b0:	0a0d2d2d 43202d2d 69706d6f 3a64656c     --..-- Compiled:
  4091c0:	72704120 20352020 31323032 3a303220      Apr  5 2021 20:
  4091d0:	323a3532 2d2d2037 0000000d 4d202d2d     25:27 --....-- M
  4091e0:	25204341 78253a78 3a78253a 253a7825     AC %x:%x:%x:%x:%
  4091f0:	78253a78 00000d0a 49202d2d 25202050     x:%x....-- IP  %
  409200:	64252e64 2e64252e 0d0a6425 00000000     d.%d.%d.%d......
  409210:	6b6e696c 74656420 65746365 00000d64     link detected...
  409220:	65646f4e 20642520 64616572 6e776f20     Node %d read own
  409230:	6e657320 0d726f73 0000000a 6e6e6f63      sensor.....conn
  409240:	20746365 6b736564 206f7420 65646f6e     ect desk to node
  409250:	20642520 20726f66 0a0d6425 00000000      %d for %d......

00409260 <_global_impure_ptr>:
  409260:	20400048 00464e49 00666e69 004e414e     H.@ INF.inf.NAN.
  409270:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  409280:	46454443 00000000 33323130 37363534     CDEF....01234567
  409290:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  4092a0:	0000296c 00000030                       l)..0...

004092a8 <blanks.7223>:
  4092a8:	20202020 20202020 20202020 20202020                     

004092b8 <zeroes.7224>:
  4092b8:	30303030 30303030 30303030 30303030     0000000000000000

004092c8 <blanks.7217>:
  4092c8:	20202020 20202020 20202020 20202020                     

004092d8 <zeroes.7218>:
  4092d8:	30303030 30303030 30303030 30303030     0000000000000000
  4092e8:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  4092f8:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00409308 <__mprec_bigtens>:
  409308:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  409318:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  409328:	7f73bf3c 75154fdd                       <.s..O.u

00409330 <__mprec_tens>:
  409330:	00000000 3ff00000 00000000 40240000     .......?......$@
  409340:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  409350:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  409360:	00000000 412e8480 00000000 416312d0     .......A......cA
  409370:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  409380:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  409390:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  4093a0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  4093b0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  4093c0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  4093d0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  4093e0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  4093f0:	79d99db4 44ea7843                       ...yCx.D

004093f8 <p05.6055>:
  4093f8:	00000005 00000019 0000007d              ........}...

00409404 <_ctype_>:
  409404:	20202000 20202020 28282020 20282828     .         ((((( 
  409414:	20202020 20202020 20202020 20202020                     
  409424:	10108820 10101010 10101010 10101010      ...............
  409434:	04040410 04040404 10040404 10101010     ................
  409444:	41411010 41414141 01010101 01010101     ..AAAAAA........
  409454:	01010101 01010101 01010101 10101010     ................
  409464:	42421010 42424242 02020202 02020202     ..BBBBBB........
  409474:	02020202 02020202 02020202 10101010     ................
  409484:	00000020 00000000 00000000 00000000      ...............
	...

00409508 <_init>:
  409508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40950a:	bf00      	nop
  40950c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40950e:	bc08      	pop	{r3}
  409510:	469e      	mov	lr, r3
  409512:	4770      	bx	lr

00409514 <__init_array_start>:
  409514:	004054d5 	.word	0x004054d5

00409518 <__frame_dummy_init_array_entry>:
  409518:	0040018d                                ..@.

0040951c <_fini>:
  40951c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40951e:	bf00      	nop
  409520:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409522:	bc08      	pop	{r3}
  409524:	469e      	mov	lr, r3
  409526:	4770      	bx	lr

00409528 <__fini_array_start>:
  409528:	00400169 	.word	0x00400169

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <artnet_id>:
2040000c:	7241 2d74 654e 0074                         Art-Net.

20400014 <gs_uc_ip_address>:
20400014:	a8c0 0b00                                   ....

20400018 <gs_uc_mac_address>:
20400018:	0400 1c25 02a0                              ..%...

2040001e <payload_size>:
2040001e:	0020                                         .

20400020 <gs_ul_spi_clock>:
20400020:	4b40 004c                                   @KL.

20400024 <g_interrupt_enabled>:
20400024:	0001 0000                                   ....

20400028 <SystemCoreClock>:
20400028:	0900 003d                                   ..=.

2040002c <factory_broadcastIp>:
2040002c:	ffc0 ffff                                   ....

20400030 <factory_gateway>:
20400030:	a8c0 fa00                                   ....

20400034 <factory_localIp>:
20400034:	a8c0 0b00                                   ....

20400038 <factory_mac>:
20400038:	0400 1c25 02a0 0000                         ..%.....

20400040 <factory_subnetMask>:
20400040:	ffff 00ff                                   ....

20400044 <_impure_ptr>:
20400044:	0048 2040                                   H.@ 

20400048 <impure_data>:
20400048:	0000 0000 0334 2040 039c 2040 0404 2040     ....4.@ ..@ ..@ 
	...
204000f0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400100:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400470 <__atexit_recursive_mutex>:
20400470:	5524 2040                                   $U@ 

20400474 <__global_locale>:
20400474:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400494:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400514:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400534:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400554:	820d 0040 7469 0040 0000 0000 9404 0040     ..@.it@.......@.
20400564:	9304 0040 8f88 0040 8f88 0040 8f88 0040     ..@...@...@...@.
20400574:	8f88 0040 8f88 0040 8f88 0040 8f88 0040     ..@...@...@...@.
20400584:	8f88 0040 8f88 0040 ffff ffff ffff ffff     ..@...@.........
20400594:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204005bc:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005e0 <__malloc_av_>:
	...
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 
20400888:	0880 2040 0880 2040 0888 2040 0888 2040     ..@ ..@ ..@ ..@ 
20400898:	0890 2040 0890 2040 0898 2040 0898 2040     ..@ ..@ ..@ ..@ 
204008a8:	08a0 2040 08a0 2040 08a8 2040 08a8 2040     ..@ ..@ ..@ ..@ 
204008b8:	08b0 2040 08b0 2040 08b8 2040 08b8 2040     ..@ ..@ ..@ ..@ 
204008c8:	08c0 2040 08c0 2040 08c8 2040 08c8 2040     ..@ ..@ ..@ ..@ 
204008d8:	08d0 2040 08d0 2040 08d8 2040 08d8 2040     ..@ ..@ ..@ ..@ 
204008e8:	08e0 2040 08e0 2040 08e8 2040 08e8 2040     ..@ ..@ ..@ ..@ 
204008f8:	08f0 2040 08f0 2040 08f8 2040 08f8 2040     ..@ ..@ ..@ ..@ 
20400908:	0900 2040 0900 2040 0908 2040 0908 2040     ..@ ..@ ..@ ..@ 
20400918:	0910 2040 0910 2040 0918 2040 0918 2040     ..@ ..@ ..@ ..@ 
20400928:	0920 2040 0920 2040 0928 2040 0928 2040      .@  .@ (.@ (.@ 
20400938:	0930 2040 0930 2040 0938 2040 0938 2040     0.@ 0.@ 8.@ 8.@ 
20400948:	0940 2040 0940 2040 0948 2040 0948 2040     @.@ @.@ H.@ H.@ 
20400958:	0950 2040 0950 2040 0958 2040 0958 2040     P.@ P.@ X.@ X.@ 
20400968:	0960 2040 0960 2040 0968 2040 0968 2040     `.@ `.@ h.@ h.@ 
20400978:	0970 2040 0970 2040 0978 2040 0978 2040     p.@ p.@ x.@ x.@ 
20400988:	0980 2040 0980 2040 0988 2040 0988 2040     ..@ ..@ ..@ ..@ 
20400998:	0990 2040 0990 2040 0998 2040 0998 2040     ..@ ..@ ..@ ..@ 
204009a8:	09a0 2040 09a0 2040 09a8 2040 09a8 2040     ..@ ..@ ..@ ..@ 
204009b8:	09b0 2040 09b0 2040 09b8 2040 09b8 2040     ..@ ..@ ..@ ..@ 
204009c8:	09c0 2040 09c0 2040 09c8 2040 09c8 2040     ..@ ..@ ..@ ..@ 
204009d8:	09d0 2040 09d0 2040 09d8 2040 09d8 2040     ..@ ..@ ..@ ..@ 

204009e8 <__malloc_sbrk_base>:
204009e8:	ffff ffff                                   ....

204009ec <__malloc_trim_threshold>:
204009ec:	0000 0002                                   ....
