#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Oct  1 10:59:41 2021
# Process ID: 11468
# Current directory: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9236 C:\Users\deshr\OneDrive\Desktop\Mini Project Final\Image_Processing_Final\Image_Processing_Final.xpr
# Log file: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/vivado.log
# Journal file: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1079.723 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Image_Processing_Final' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.sim/sim_1/behav/xsim/image.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Image_Processing_Final_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.srcs/sources_1/new/Image_Processing_Final.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Image_Processing_Final
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.sim/sim_1/behav/xsim'
"xelab -wto 2044822207884c7083f0de8b3db99382 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Image_Processing_Final_behav xil_defaultlib.Image_Processing_Final xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2044822207884c7083f0de8b3db99382 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Image_Processing_Final_behav xil_defaultlib.Image_Processing_Final xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.Image_Processing_Final
Compiling module xil_defaultlib.glbl
Built simulation snapshot Image_Processing_Final_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/deshr/OneDrive/Desktop/Mini -notrace
couldn't read file "C:/Users/deshr/OneDrive/Desktop/Mini": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Oct  1 11:02:27 2021...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1079.723 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Image_Processing_Final_behav -key {Behavioral:sim_1:Functional:Image_Processing_Final} -tclbatch {Image_Processing_Final.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Image_Processing_Final.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Image_Processing_Final.inst1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1079.723 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Image_Processing_Final_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1079.723 ; gain = 0.000
reset_run blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1
[Fri Oct  1 11:02:41 2021] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.runs/blk_mem_gen_0_synth_1/runme.log
wait_on_run blk_mem_gen_0_synth_1
[Fri Oct  1 11:02:42 2021] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri Oct  1 11:02:47 2021] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri Oct  1 11:02:52 2021] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri Oct  1 11:02:57 2021] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri Oct  1 11:03:07 2021] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri Oct  1 11:03:17 2021] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri Oct  1 11:03:27 2021] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri Oct  1 11:03:37 2021] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri Oct  1 11:03:57 2021] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri Oct  1 11:04:17 2021] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri Oct  1 11:04:37 2021] Waiting for blk_mem_gen_0_synth_1 to finish...
[Fri Oct  1 11:04:57 2021] Waiting for blk_mem_gen_0_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Fri Oct  1 11:05:02 2021] Interrupt received

*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Command: synth_design -top blk_mem_gen_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8368
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1109.332 ; gain = 20.820
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_0.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 96 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 96 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 18400 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 18400 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 96 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 96 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 18400 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 18400 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 45 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 8 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     31.22204 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'c:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.gen/sources_1/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [c:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (11#1) [c:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1664.242 ; gain = 575.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 1664.242 ; gain = 575.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 1664.242 ; gain = 575.730
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1664.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.runs/blk_mem_gen_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.runs/blk_mem_gen_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1664.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1664.242 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 1664.242 ; gain = 575.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 1664.242 ; gain = 575.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.runs/blk_mem_gen_0_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 1664.242 ; gain = 575.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 1664.242 ; gain = 575.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 1664.242 ; gain = 575.730
---------------------------------------------------------------------------------
wait_on_run: Time (s): cpu = 00:00:05 ; elapsed = 00:02:21 . Memory (MB): peak = 1079.723 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_run' was cancelled
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: 

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct  1 11:06:50 2021] Launched synth_1...
Run output will be captured here: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.runs/synth_1/runme.log
[Fri Oct  1 11:06:50 2021] Launched impl_1...
Run output will be captured here: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Image_Processing_Final
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.473 ; gain = 244.980
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Image_Processing_Final' [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.srcs/sources_1/new/Image_Processing_Final.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/.Xil/Vivado-11468-DESKTOP-7OC18AB/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (1#1) [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/.Xil/Vivado-11468-DESKTOP-7OC18AB/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Image_Processing_Final' (2#1) [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.srcs/sources_1/new/Image_Processing_Final.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1629.898 ; gain = 312.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1637.207 ; gain = 319.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1637.207 ; gain = 319.715
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'inst1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1670.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 143 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1755.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 1857.211 ; gain = 539.719
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1857.211 ; gain = 777.488
file mkdir C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.srcs/constrs_1
file mkdir C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.srcs/constrs_1
file mkdir C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.srcs/constrs_1/new
file mkdir C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.srcs/constrs_1/new
file mkdir C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.srcs/constrs_1/new
file mkdir C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.srcs/constrs_1/new
file mkdir C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.srcs/constrs_1
file mkdir {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.srcs/constrs_1/new}
close [ open {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.srcs/constrs_1/new/constr1.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.srcs/constrs_1/new/constr1.xdc}}
export_ip_user_files -of_objects  [get_files {{C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.srcs/constrs_1/new/constr1.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.srcs/constrs_1/new/constr1.xdc}}
place_ports {blue[3]} J18
place_ports {blue[2]} K18
place_ports {blue[1]} L18
place_ports {blue[0]} N18
set_property IOSTANDARD LVCMOS33 [get_ports [list {blue[3]} {blue[2]} {blue[1]} {blue[0]}]]
place_ports {green[3]} D17
place_ports {green[2]} G17
place_ports {green[1]} H17
place_ports {green[0]} J17
set_property IOSTANDARD LVCMOS33 [get_ports [list {green[3]} {green[2]} {green[1]} {green[0]}]]
place_ports {red[3]} N19
place_ports {red[2]} J19
place_ports {red[1]} H19
place_ports {red[0]} G19
set_property IOSTANDARD LVCMOS33 [get_ports [list {red[3]} {red[2]} {red[1]} {red[0]}]]
place_ports {sel_module[3]} W15
place_ports {sel_module[2]} W17
place_ports {sel_module[1]} W16
place_ports {sel_module[0]} V16
set_property IOSTANDARD LVCMOS33 [get_ports [list {sel_module[3]} {sel_module[2]} {sel_module[1]} {sel_module[0]}]]
place_ports {val[7]} U1
place_ports {val[6]} W2
place_ports {val[5]} R3
place_ports {val[4]} T2
place_ports {val[3]} T3
place_ports {val[2]} V2
place_ports {val[1]} W13
place_ports {val[0]} W14
set_property IOSTANDARD LVCMOS33 [get_ports [list {val[7]} {val[6]} {val[5]} {val[4]} {val[3]} {val[2]} {val[1]} {val[0]}]]
place_ports clock W5
place_ports hsync P19
place_ports reset V17
place_ports vsync R19
set_property IOSTANDARD LVCMOS33 [get_ports [list clock]]
set_property IOSTANDARD LVCMOS33 [get_ports [list hsync]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list vsync]]
close [ open {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.srcs/constrs_1/new/cnstr1.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.srcs/constrs_1/new/cnstr1.xdc}}
set_property target_constrs_file {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.srcs/constrs_1/new/cnstr1.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Oct  1 11:16:25 2021] Launched synth_1...
Run output will be captured here: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Oct  1 11:18:19 2021] Launched impl_1...
Run output will be captured here: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct  1 11:20:14 2021] Launched impl_1...
Run output will be captured here: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2419.629 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 2419.629 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 2419.629 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2419.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2419.629 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct  1 11:22:20 2021...
