verilog work "serial_ip_serial_or_parallel_out_shift_reg.v"
verilog work "TESTBENCH1.v"
verilog work "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v"
