circuit Test : @[listlookup_test.py:64]
  module Test : @[listlookup_test.py:64]
    input clock : Clock @[rawmodule.py:100]
    input reset : UInt<1> @[rawmodule.py:101]
    output io : {flip inst : UInt<32>, ALUOP : UInt<32>, MEM_READ : UInt<32>, MEM_WRITE : UInt<32>, REG_WRITE : UInt<32>, flip a : UInt<32>, flip b : UInt<32>, flip v : UInt<32>[4], out : UInt<32>} @[listlookup_test.py:49]

    node _T_13 = add(io.a, io.b) @[listlookup_test.py:67]
    node _T_14 = sub(io.a, io.b) @[listlookup_test.py:67]
    node _T_15 = and(io.a, io.b) @[listlookup_test.py:68]
    node _T_16 = or(io.a, io.b) @[listlookup_test.py:68]
    node _T_17 = mul(io.a, io.b) @[listlookup_test.py:71]
    node _T_18 = div(io.a, io.b) @[listlookup_test.py:71]
    node _T_19 = xor(io.a, io.b) @[listlookup_test.py:72]
    node _T_20 = rem(io.a, io.b) @[listlookup_test.py:72]
    node _T_21 = eq(io.a, io.b) @[listlookup_test.py:73]
    node _T_22 = neq(io.a, io.b) @[listlookup_test.py:73]
    node _T_23 = lt(io.a, io.b) @[listlookup_test.py:74]
    node _T_24 = gt(io.a, io.b) @[listlookup_test.py:74]
    node _T_25 = and(io.inst, UInt<32>("h0fe00707f")) @[listlookup.py:52]
    node _T_26 = eq(_T_25, UInt<6>("h033")) @[listlookup.py:52]
    node _T_27 = and(io.inst, UInt<32>("h0fe00707f")) @[listlookup.py:52]
    node _T_28 = eq(_T_27, UInt<31>("h040000033")) @[listlookup.py:52]
    node _T_29 = mux(_T_28, _T_21, _T_13) @[listlookup_test.py:77]
    node _T_30 = mux(_T_26, _T_17, _T_29) @[listlookup_test.py:77]
    node _T_31 = mux(_T_28, _T_22, _T_14) @[listlookup_test.py:77]
    node _T_32 = mux(_T_26, _T_18, _T_31) @[listlookup_test.py:77]
    node _T_33 = mux(_T_28, _T_23, _T_15) @[listlookup_test.py:77]
    node _T_34 = mux(_T_26, _T_19, _T_33) @[listlookup_test.py:77]
    node _T_35 = mux(_T_28, _T_24, _T_16) @[listlookup_test.py:77]
    node _T_36 = mux(_T_26, _T_20, _T_35) @[listlookup_test.py:77]
    node _T_37 = add(UInt(0), io.v[0]) @[listlookup_test.py:82]
    node _T_38 = add(_T_37, io.v[1]) @[listlookup_test.py:82]
    node _T_39 = add(_T_38, io.v[2]) @[listlookup_test.py:82]
    node _T_40 = add(_T_39, io.v[3]) @[listlookup_test.py:82]
    node _T_41 = add(_T_30, _T_32) @[listlookup_test.py:84]
    node _T_42 = add(_T_41, _T_34) @[listlookup_test.py:84]
    node _T_43 = add(_T_42, _T_36) @[listlookup_test.py:84]
    node _T_44 = add(_T_43, _T_40) @[listlookup_test.py:84]
    io.out <= _T_44 @[listlookup_test.py:84]
    node _T_45 = and(io.inst, UInt<32>("h0fe00707f")) @[listlookup.py:52]
    node _T_46 = eq(_T_45, UInt<6>("h033")) @[listlookup.py:52]
    node _T_47 = and(io.inst, UInt<32>("h0fe00707f")) @[listlookup.py:52]
    node _T_48 = eq(_T_47, UInt<31>("h040000033")) @[listlookup.py:52]
    node _T_49 = and(io.inst, UInt<32>("h0fe00707f")) @[listlookup.py:52]
    node _T_50 = eq(_T_49, UInt<15>("h07033")) @[listlookup.py:52]
    node _T_51 = and(io.inst, UInt<32>("h0fe00707f")) @[listlookup.py:52]
    node _T_52 = eq(_T_51, UInt<15>("h06033")) @[listlookup.py:52]
    node _T_53 = and(io.inst, UInt<15>("h0707f")) @[listlookup.py:52]
    node _T_54 = eq(_T_53, UInt<14>("h02003")) @[listlookup.py:52]
    node _T_55 = and(io.inst, UInt<15>("h0707f")) @[listlookup.py:52]
    node _T_56 = eq(_T_55, UInt<14>("h02023")) @[listlookup.py:52]
    node _T_57 = mux(_T_56, UInt(0), UInt(0)) @[listlookup_test.py:86]
    node _T_58 = mux(_T_54, UInt(0), _T_57) @[listlookup_test.py:86]
    node _T_59 = mux(_T_52, UInt<2>(3), _T_58) @[listlookup_test.py:86]
    node _T_60 = mux(_T_50, UInt<2>(2), _T_59) @[listlookup_test.py:86]
    node _T_61 = mux(_T_48, UInt<1>(1), _T_60) @[listlookup_test.py:86]
    node _T_62 = mux(_T_46, UInt(0), _T_61) @[listlookup_test.py:86]
    node _T_63 = mux(_T_56, UInt(0), UInt(0)) @[listlookup_test.py:86]
    node _T_64 = mux(_T_54, UInt<1>(1), _T_63) @[listlookup_test.py:86]
    node _T_65 = mux(_T_52, UInt(0), _T_64) @[listlookup_test.py:86]
    node _T_66 = mux(_T_50, UInt(0), _T_65) @[listlookup_test.py:86]
    node _T_67 = mux(_T_48, UInt(0), _T_66) @[listlookup_test.py:86]
    node _T_68 = mux(_T_46, UInt(0), _T_67) @[listlookup_test.py:86]
    node _T_69 = mux(_T_56, UInt<1>(1), UInt(0)) @[listlookup_test.py:86]
    node _T_70 = mux(_T_54, UInt(0), _T_69) @[listlookup_test.py:86]
    node _T_71 = mux(_T_52, UInt(0), _T_70) @[listlookup_test.py:86]
    node _T_72 = mux(_T_50, UInt(0), _T_71) @[listlookup_test.py:86]
    node _T_73 = mux(_T_48, UInt(0), _T_72) @[listlookup_test.py:86]
    node _T_74 = mux(_T_46, UInt(0), _T_73) @[listlookup_test.py:86]
    node _T_75 = mux(_T_56, UInt(0), UInt(0)) @[listlookup_test.py:86]
    node _T_76 = mux(_T_54, UInt<1>(1), _T_75) @[listlookup_test.py:86]
    node _T_77 = mux(_T_52, UInt<1>(1), _T_76) @[listlookup_test.py:86]
    node _T_78 = mux(_T_50, UInt<1>(1), _T_77) @[listlookup_test.py:86]
    node _T_79 = mux(_T_48, UInt<1>(1), _T_78) @[listlookup_test.py:86]
    node _T_80 = mux(_T_46, UInt<1>(1), _T_79) @[listlookup_test.py:86]
    io.ALUOP <= _T_62 @[listlookup_test.py:88]
    io.MEM_READ <= _T_68 @[listlookup_test.py:89]
    io.MEM_WRITE <= _T_74 @[listlookup_test.py:90]
    io.REG_WRITE <= _T_80 @[listlookup_test.py:91]


