#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_0000020d78608af0 .scope module, "cpu_tb" "cpu_tb" 2 1;
 .timescale 0 0;
v0000020d7868bd00_0 .var "CLK", 0 0;
v0000020d7868aae0_0 .net "INSTRUCTION", 31 0, L_0000020d7868c0c0;  1 drivers
v0000020d7868a720_0 .net "PC", 31 0, v0000020d78604830_0;  1 drivers
v0000020d7868b8a0_0 .var "RESET", 0 0;
v0000020d7868c340_0 .net *"_ivl_0", 7 0, L_0000020d7868c020;  1 drivers
v0000020d7868ad60_0 .net *"_ivl_10", 31 0, L_0000020d7868b800;  1 drivers
v0000020d7868a7c0_0 .net *"_ivl_12", 7 0, L_0000020d7868b440;  1 drivers
L_0000020d786c0118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020d7868ae00_0 .net/2u *"_ivl_14", 31 0, L_0000020d786c0118;  1 drivers
v0000020d7868b940_0 .net *"_ivl_16", 31 0, L_0000020d7868b4e0;  1 drivers
v0000020d7868b3a0_0 .net *"_ivl_18", 7 0, L_0000020d7868c3e0;  1 drivers
L_0000020d786c0088 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000020d7868bc60_0 .net/2u *"_ivl_2", 31 0, L_0000020d786c0088;  1 drivers
v0000020d7868a860_0 .net *"_ivl_4", 31 0, L_0000020d7868c160;  1 drivers
v0000020d7868a9a0_0 .net *"_ivl_6", 7 0, L_0000020d7868c200;  1 drivers
L_0000020d786c00d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000020d7868c520_0 .net/2u *"_ivl_8", 31 0, L_0000020d786c00d0;  1 drivers
v0000020d7868bbc0 .array "instr_mem", 0 1023, 7 0;
L_0000020d7868c020 .array/port v0000020d7868bbc0, L_0000020d7868c160;
L_0000020d7868c160 .arith/sum 32, v0000020d78604830_0, L_0000020d786c0088;
L_0000020d7868c200 .array/port v0000020d7868bbc0, L_0000020d7868b800;
L_0000020d7868b800 .arith/sum 32, v0000020d78604830_0, L_0000020d786c00d0;
L_0000020d7868b440 .array/port v0000020d7868bbc0, L_0000020d7868b4e0;
L_0000020d7868b4e0 .arith/sum 32, v0000020d78604830_0, L_0000020d786c0118;
L_0000020d7868c3e0 .array/port v0000020d7868bbc0, v0000020d78604830_0;
L_0000020d7868c0c0 .delay 32 (2,2,2) L_0000020d7868c0c0/d;
L_0000020d7868c0c0/d .concat [ 8 8 8 8], L_0000020d7868c3e0, L_0000020d7868b440, L_0000020d7868c200, L_0000020d7868c020;
S_0000020d78637190 .scope module, "mycpu" "cpu" 2 38, 3 4 0, S_0000020d78608af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v0000020d78632080_0 .var "ALUOP", 2 0;
v0000020d786328a0_0 .net "ALURESULT", 7 0, v0000020d78633480_0;  1 drivers
v0000020d78632260_0 .net "CLK", 0 0, v0000020d7868bd00_0;  1 drivers
v0000020d786323a0_0 .net "IMMEDIATE", 7 0, L_0000020d7868aea0;  1 drivers
v0000020d78604970_0 .net "INSTRUCTION", 31 0, L_0000020d7868c0c0;  alias, 1 drivers
v0000020d78604e70_0 .var "OPCODE", 7 0;
v0000020d78604b50_0 .net "OPERAND2", 7 0, v0000020d78632ee0_0;  1 drivers
v0000020d78604830_0 .var "PC", 31 0;
v0000020d78604fb0_0 .var "PCreg", 31 0;
v0000020d78605050_0 .net "READREG1", 2 0, L_0000020d7868bf80;  1 drivers
v0000020d78605550_0 .net "READREG2", 2 0, L_0000020d7868c5c0;  1 drivers
v0000020d7868afe0_0 .net "REGOUT1", 7 0, v0000020d786324e0_0;  1 drivers
v0000020d7868ac20_0 .net "REGOUT2", 7 0, v0000020d786335c0_0;  1 drivers
v0000020d7868af40_0 .net "RESET", 0 0, v0000020d7868b8a0_0;  1 drivers
v0000020d7868b9e0_0 .var "WRITEENABLE", 0 0;
v0000020d7868b080_0 .net "WRITEREG", 2 0, L_0000020d7868b300;  1 drivers
v0000020d7868b620_0 .net *"_ivl_1", 7 0, L_0000020d7868bee0;  1 drivers
v0000020d7868b260_0 .net *"_ivl_11", 7 0, L_0000020d7868b1c0;  1 drivers
v0000020d7868ba80_0 .net *"_ivl_7", 7 0, L_0000020d7868aa40;  1 drivers
v0000020d7868b120_0 .var "immSelect", 0 0;
v0000020d7868be40_0 .net "negatedOp", 7 0, L_0000020d7868bda0;  1 drivers
v0000020d7868c480_0 .net "registerOp", 7 0, v0000020d78633b60_0;  1 drivers
v0000020d7868bb20_0 .var "signSelect", 0 0;
E_0000020d78607430 .event anyedge, v0000020d78604970_0;
E_0000020d786076f0 .event anyedge, v0000020d78604830_0;
L_0000020d7868bee0 .part L_0000020d7868c0c0, 8, 8;
L_0000020d7868bf80 .part L_0000020d7868bee0, 0, 3;
L_0000020d7868aea0 .part L_0000020d7868c0c0, 0, 8;
L_0000020d7868aa40 .part L_0000020d7868c0c0, 0, 8;
L_0000020d7868c5c0 .part L_0000020d7868aa40, 0, 3;
L_0000020d7868b1c0 .part L_0000020d7868c0c0, 16, 8;
L_0000020d7868b300 .part L_0000020d7868b1c0, 0, 3;
S_0000020d78625380 .scope module, "immediateMUX" "mux" 3 46, 3 159 0, S_0000020d78637190;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v0000020d78632a80_0 .net "IN1", 7 0, v0000020d78633b60_0;  alias, 1 drivers
v0000020d78633de0_0 .net "IN2", 7 0, L_0000020d7868aea0;  alias, 1 drivers
v0000020d78632ee0_0 .var "OUT", 7 0;
v0000020d78632bc0_0 .net "SELECT", 0 0, v0000020d7868b120_0;  1 drivers
E_0000020d78607570 .event anyedge, v0000020d78632bc0_0, v0000020d78633de0_0, v0000020d78632a80_0;
S_0000020d78625510 .scope module, "my_alu" "alu" 3 40, 4 6 0, S_0000020d78637190;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v0000020d78632620_0 .net "DATA1", 7 0, v0000020d786324e0_0;  alias, 1 drivers
v0000020d786330c0_0 .net "DATA2", 7 0, v0000020d78632ee0_0;  alias, 1 drivers
v0000020d78633480_0 .var "RESULT", 7 0;
v0000020d78633340_0 .net "SELECT", 2 0, v0000020d78632080_0;  1 drivers
v0000020d78632440_0 .net "addResult", 7 0, v0000020d78632f80_0;  1 drivers
v0000020d786332a0_0 .net "andResult", 7 0, v0000020d78632e40_0;  1 drivers
v0000020d78633ac0_0 .net "forwardResult", 7 0, v0000020d78631fe0_0;  1 drivers
v0000020d78633840_0 .net "orResult", 7 0, v0000020d786338e0_0;  1 drivers
E_0000020d786068b0 .event anyedge, v0000020d78633340_0, v0000020d78632ee0_0, v0000020d78633d40_0;
S_0000020d785bcad0 .scope module, "addModuleAlu" "addModule" 4 14, 5 1 0, S_0000020d78625510;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "addResult";
v0000020d78633d40_0 .net "DATA1", 7 0, v0000020d786324e0_0;  alias, 1 drivers
v0000020d78633200_0 .net "DATA2", 7 0, v0000020d78632ee0_0;  alias, 1 drivers
v0000020d78632f80_0 .var "addResult", 7 0;
E_0000020d78606bf0 .event anyedge, v0000020d78632ee0_0, v0000020d78633d40_0;
S_0000020d785bcc60 .scope module, "andModuleAlu" "andModule" 4 19, 6 1 0, S_0000020d78625510;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "andResult";
v0000020d78633160_0 .net "DATA1", 7 0, v0000020d786324e0_0;  alias, 1 drivers
v0000020d78632c60_0 .net "DATA2", 7 0, v0000020d78632ee0_0;  alias, 1 drivers
v0000020d78632e40_0 .var "andResult", 7 0;
S_0000020d786260c0 .scope module, "forwardModuleAlu" "forwardModule" 4 29, 7 1 0, S_0000020d78625510;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "forwardResult";
v0000020d78632580_0 .net "DATA1", 7 0, v0000020d786324e0_0;  alias, 1 drivers
v0000020d786333e0_0 .net "DATA2", 7 0, v0000020d78632ee0_0;  alias, 1 drivers
v0000020d78631fe0_0 .var "forwardResult", 7 0;
S_0000020d78626250 .scope module, "orModuleAlu" "orModule" 4 24, 8 1 0, S_0000020d78625510;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "orResult";
v0000020d786337a0_0 .net "DATA1", 7 0, v0000020d786324e0_0;  alias, 1 drivers
v0000020d78633020_0 .net "DATA2", 7 0, v0000020d78632ee0_0;  alias, 1 drivers
v0000020d786338e0_0 .var "orResult", 7 0;
S_0000020d785bde50 .scope module, "my_reg" "reg_file" 3 38, 9 1 0, S_0000020d78637190;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
v0000020d78632300_0 .net "CLK", 0 0, v0000020d7868bd00_0;  alias, 1 drivers
v0000020d78633ca0_0 .net "IN", 7 0, v0000020d78633480_0;  alias, 1 drivers
v0000020d78633520_0 .net "INADDRESS", 2 0, L_0000020d7868b300;  alias, 1 drivers
v0000020d786324e0_0 .var "OUT1", 7 0;
v0000020d78632120_0 .net "OUT1ADDRESS", 2 0, L_0000020d7868bf80;  alias, 1 drivers
v0000020d786335c0_0 .var "OUT2", 7 0;
v0000020d78633a20_0 .net "OUT2ADDRESS", 2 0, L_0000020d7868c5c0;  alias, 1 drivers
v0000020d78632940_0 .net "RESET", 0 0, v0000020d7868b8a0_0;  alias, 1 drivers
v0000020d78632760_0 .net "WRITE", 0 0, v0000020d7868b9e0_0;  1 drivers
v0000020d786321c0_0 .var/i "i", 31 0;
v0000020d78633660 .array "registers", 0 7, 7 0;
E_0000020d78608230 .event posedge, v0000020d78632300_0;
v0000020d78633660_0 .array/port v0000020d78633660, 0;
v0000020d78633660_1 .array/port v0000020d78633660, 1;
v0000020d78633660_2 .array/port v0000020d78633660, 2;
E_0000020d786084f0/0 .event anyedge, v0000020d78633a20_0, v0000020d78633660_0, v0000020d78633660_1, v0000020d78633660_2;
v0000020d78633660_3 .array/port v0000020d78633660, 3;
v0000020d78633660_4 .array/port v0000020d78633660, 4;
v0000020d78633660_5 .array/port v0000020d78633660, 5;
v0000020d78633660_6 .array/port v0000020d78633660, 6;
E_0000020d786084f0/1 .event anyedge, v0000020d78633660_3, v0000020d78633660_4, v0000020d78633660_5, v0000020d78633660_6;
v0000020d78633660_7 .array/port v0000020d78633660, 7;
E_0000020d786084f0/2 .event anyedge, v0000020d78633660_7;
E_0000020d786084f0 .event/or E_0000020d786084f0/0, E_0000020d786084f0/1, E_0000020d786084f0/2;
E_0000020d78607af0/0 .event anyedge, v0000020d78632120_0, v0000020d78633660_0, v0000020d78633660_1, v0000020d78633660_2;
E_0000020d78607af0/1 .event anyedge, v0000020d78633660_3, v0000020d78633660_4, v0000020d78633660_5, v0000020d78633660_6;
E_0000020d78607af0/2 .event anyedge, v0000020d78633660_7;
E_0000020d78607af0 .event/or E_0000020d78607af0/0, E_0000020d78607af0/1, E_0000020d78607af0/2;
S_0000020d785bdfe0 .scope module, "my_twosComp" "twosComp" 3 42, 3 151 0, S_0000020d78637190;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT";
L_0000020d7861d040 .functor NOT 8, v0000020d786335c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000020d786326c0_0 .net "IN", 7 0, v0000020d786335c0_0;  alias, 1 drivers
v0000020d786329e0_0 .net "OUT", 7 0, L_0000020d7868bda0;  alias, 1 drivers
v0000020d78633c00_0 .net *"_ivl_0", 7 0, L_0000020d7861d040;  1 drivers
L_0000020d786c0160 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000020d78632d00_0 .net/2u *"_ivl_2", 7 0, L_0000020d786c0160;  1 drivers
L_0000020d7868bda0 .delay 8 (1,1,1) L_0000020d7868bda0/d;
L_0000020d7868bda0/d .arith/sum 8, L_0000020d7861d040, L_0000020d786c0160;
S_0000020d78629e40 .scope module, "negationMUX" "mux" 3 44, 3 159 0, S_0000020d78637190;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v0000020d78632800_0 .net "IN1", 7 0, v0000020d786335c0_0;  alias, 1 drivers
v0000020d78632da0_0 .net "IN2", 7 0, L_0000020d7868bda0;  alias, 1 drivers
v0000020d78633b60_0 .var "OUT", 7 0;
v0000020d78633e80_0 .net "SELECT", 0 0, v0000020d7868bb20_0;  1 drivers
E_0000020d786077f0 .event anyedge, v0000020d78633e80_0, v0000020d786329e0_0, v0000020d786335c0_0;
    .scope S_0000020d785bde50;
T_0 ;
    %wait E_0000020d78607af0;
    %delay 2, 0;
    %load/vec4 v0000020d78632120_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000020d78633660, 4;
    %store/vec4 v0000020d786324e0_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000020d785bde50;
T_1 ;
    %wait E_0000020d786084f0;
    %delay 2, 0;
    %load/vec4 v0000020d78633a20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000020d78633660, 4;
    %store/vec4 v0000020d786335c0_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000020d785bde50;
T_2 ;
    %wait E_0000020d78608230;
    %load/vec4 v0000020d78632940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d786321c0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000020d786321c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000020d786321c0_0;
    %store/vec4a v0000020d78633660, 4, 0;
    %load/vec4 v0000020d786321c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020d786321c0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000020d78632760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %delay 1, 0;
    %load/vec4 v0000020d78633ca0_0;
    %load/vec4 v0000020d78633520_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000020d78633660, 4, 0;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020d785bcad0;
T_3 ;
    %wait E_0000020d78606bf0;
    %delay 2, 0;
    %load/vec4 v0000020d78633d40_0;
    %load/vec4 v0000020d78633200_0;
    %add;
    %store/vec4 v0000020d78632f80_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020d785bcc60;
T_4 ;
    %wait E_0000020d78606bf0;
    %delay 1, 0;
    %load/vec4 v0000020d78633160_0;
    %load/vec4 v0000020d78632c60_0;
    %and;
    %store/vec4 v0000020d78632e40_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000020d78626250;
T_5 ;
    %wait E_0000020d78606bf0;
    %delay 1, 0;
    %load/vec4 v0000020d786337a0_0;
    %load/vec4 v0000020d78633020_0;
    %or;
    %store/vec4 v0000020d786338e0_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000020d786260c0;
T_6 ;
    %wait E_0000020d78606bf0;
    %delay 1, 0;
    %load/vec4 v0000020d786333e0_0;
    %store/vec4 v0000020d78631fe0_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000020d78625510;
T_7 ;
    %wait E_0000020d786068b0;
    %load/vec4 v0000020d78633340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0000020d78633ac0_0;
    %store/vec4 v0000020d78633480_0, 0, 8;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0000020d78632440_0;
    %store/vec4 v0000020d78633480_0, 0, 8;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0000020d786332a0_0;
    %store/vec4 v0000020d78633480_0, 0, 8;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000020d78633840_0;
    %store/vec4 v0000020d78633480_0, 0, 8;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000020d78629e40;
T_8 ;
    %wait E_0000020d786077f0;
    %load/vec4 v0000020d78633e80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000020d78632da0_0;
    %store/vec4 v0000020d78633b60_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000020d78632800_0;
    %store/vec4 v0000020d78633b60_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000020d78625380;
T_9 ;
    %wait E_0000020d78607570;
    %load/vec4 v0000020d78632bc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0000020d78633de0_0;
    %store/vec4 v0000020d78632ee0_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000020d78632a80_0;
    %store/vec4 v0000020d78632ee0_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000020d78637190;
T_10 ;
    %wait E_0000020d78608230;
    %load/vec4 v0000020d7868af40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d78604830_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d78604fb0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %delay 1, 0;
    %load/vec4 v0000020d78604fb0_0;
    %store/vec4 v0000020d78604830_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020d78637190;
T_11 ;
    %wait E_0000020d786076f0;
    %delay 1, 0;
    %load/vec4 v0000020d78604fb0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000020d78604fb0_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000020d78637190;
T_12 ;
    %wait E_0000020d78607430;
    %load/vec4 v0000020d78604970_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0000020d78604e70_0, 0, 8;
    %delay 1, 0;
    %load/vec4 v0000020d78604e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %jmp T_12.6;
T_12.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020d78632080_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d7868b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d7868bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d7868b9e0_0, 0, 1;
    %jmp T_12.6;
T_12.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020d78632080_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d7868b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d7868bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d7868b9e0_0, 0, 1;
    %jmp T_12.6;
T_12.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020d78632080_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d7868b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d7868bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d7868b9e0_0, 0, 1;
    %jmp T_12.6;
T_12.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020d78632080_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d7868b120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d7868bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d7868b9e0_0, 0, 1;
    %jmp T_12.6;
T_12.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000020d78632080_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d7868b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d7868bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d7868b9e0_0, 0, 1;
    %jmp T_12.6;
T_12.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000020d78632080_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d7868b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d7868bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d7868b9e0_0, 0, 1;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000020d78608af0;
T_13 ;
    %vpi_call 2 30 "$readmemb", "instr_mem.mem", v0000020d7868bbc0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000020d78608af0;
T_14 ;
    %vpi_call 2 44 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020d78608af0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d7868bd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d7868b8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d7868b8a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d7868b8a0_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000020d78608af0;
T_15 ;
    %delay 4, 0;
    %load/vec4 v0000020d7868bd00_0;
    %inv;
    %store/vec4 v0000020d7868bd00_0, 0, 1;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "cpuTestbench.v";
    "cpu.v";
    "./alu.v";
    "./add/add.v";
    "./and/and.v";
    "./forward/forward.v";
    "./or/or.v";
    "./reg.v";
