Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_falu_behav xil_defaultlib.tb_falu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp16_32
Compiling module xil_defaultlib.fp32_16
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.fdiv
Compiling module xil_defaultlib.falu
Compiling module xil_defaultlib.tb_falu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_falu_behav
