(edif width_trans
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timeStamp 2023 5 1 16 20 1)
      (author "Synopsys, Inc.")
      (program "Synplify Pro" (version "I-2014.03LC , mapper maplat, Build 923R"))
     )
   )
  (external ispmach4s
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell AND2 (cellType GENERIC)
       (view prim (viewType NETLIST)
         (interface
           (port O (direction OUTPUT))
           (port I0 (direction INPUT))
           (port I1 (direction INPUT))
         )
       )
    )
    (cell DFF (cellType GENERIC)
       (view prim (viewType NETLIST)
         (interface
           (port Q (direction OUTPUT))
           (port D (direction INPUT))
           (port CLK (direction INPUT))
         )
       )
    )
    (cell IBUF (cellType GENERIC)
       (view prim (viewType NETLIST)
         (interface
           (port O (direction OUTPUT))
           (port I0 (direction INPUT))
         )
       )
    )
    (cell INV (cellType GENERIC)
       (view prim (viewType NETLIST)
         (interface
           (port O (direction OUTPUT))
           (port I0 (direction INPUT))
         )
       )
    )
    (cell OBUF (cellType GENERIC)
       (view prim (viewType NETLIST)
         (interface
           (port O (direction OUTPUT))
           (port I0 (direction INPUT))
         )
       )
    )
  )
  (library work
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell width_trans (cellType GENERIC)
       (view verilog (viewType NETLIST)
         (interface
           (port (array (rename in "in[0:0]") 1) (direction INPUT))
           (port (array (rename out "out[0:0]") 1) (direction OUTPUT))
           (port clk (direction INPUT))
         )
         (contents
          (instance (rename q_0 "q[0]") (viewRef prim (cellRef DFF (libraryRef ispmach4s)))
          )
          (instance (rename in_0 "in[0]") (viewRef prim (cellRef IBUF (libraryRef ispmach4s)))          )
          (instance clk (viewRef prim (cellRef IBUF (libraryRef ispmach4s)))          )
          (instance (rename out_0 "out[0]") (viewRef prim (cellRef OBUF (libraryRef ispmach4s)))          )
          (instance (rename q_i_0 "q_i[0]") (viewRef prim (cellRef INV (libraryRef ispmach4s)))          )
          (instance (rename outand_0 "outand[0]") (viewRef prim (cellRef AND2 (libraryRef ispmach4s)))          )
          (net (rename q_0 "q[0]") (joined
           (portRef Q (instanceRef q_0))
           (portRef I0 (instanceRef q_i_0))
          ))
          (net (rename q_i_0 "q_i[0]") (joined
           (portRef O (instanceRef q_i_0))
           (portRef I1 (instanceRef outand_0))
          ))
          (net (rename in_c_0 "in_c[0]") (joined
           (portRef O (instanceRef in_0))
           (portRef I0 (instanceRef outand_0))
           (portRef D (instanceRef q_0))
          ))
          (net (rename in_0 "in[0]") (joined
           (portRef (member in 0))
           (portRef I0 (instanceRef in_0))
          ))
          (net clk_c (joined
           (portRef O (instanceRef clk))
           (portRef CLK (instanceRef q_0))
          ))
          (net clk (joined
           (portRef clk)
           (portRef I0 (instanceRef clk))
          ))
          (net (rename out_c_0 "out_c[0]") (joined
           (portRef O (instanceRef outand_0))
           (portRef I0 (instanceRef out_0))
          ))
          (net (rename out_0 "out[0]") (joined
           (portRef O (instanceRef out_0))
           (portRef (member out 0))
          ))
         )
        (property width (integer 1))
        (property orig_inst_of (string "width_trans"))
       )
    )
  )
  (design width_trans (cellRef width_trans (libraryRef work)))
)
