/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 248 368)
	(text "ram1" (rect 111 0 131 12)(font "SansSerif" (font_size 11)))
	(text "inst" (rect 8 352 20 364)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "data[31..0]" (rect 0 0 40 12)(font "SansSerif" (font_size 8)))
		(text "data[31..0]" (rect 4 65 70 76)(font "SansSerif" (font_size 8)))
	)
	(port
		(pt 0 120)
		(input)
		(text "address[9..0]" (rect 0 0 51 12)(font "SansSerif" (font_size 8)))
		(text "address[9..0]" (rect 4 115 82 126)(font "SansSerif" (font_size 8)))
	)
	(port
		(pt 0 176)
		(input)
		(text "wren" (rect 0 0 18 12)(font "SansSerif" (font_size 8)))
		(text "wren" (rect 4 165 28 176)(font "SansSerif" (font_size 8)))
		(line (pt 0 176)(pt 85 176)(line_width 1))
	)
	(port
		(pt 0 224)
		(input)
		(text "clock" (rect 0 0 20 12)(font "SansSerif" (font_size 8)))
		(text "clock" (rect 4 215 34 226)(font "SansSerif" (font_size 8)))
	)
	(port
		(pt 0 272)
		(input)
		(text "aclr" (rect 0 0 14 12)(font "SansSerif" (font_size 8)))
		(text "aclr" (rect 4 265 28 276)(font "SansSerif" (font_size 8)))
	)
	(port
		(pt 0 320)
		(input)
		(text "rden" (rect 0 0 17 12)(font "SansSerif" (font_size 8)))
		(text "rden" (rect 4 315 28 326)(font "SansSerif" (font_size 8)))
	)
	(port
		(pt 248 72)
		(output)
		(text "q[31..0]" (rect 0 0 28 12)(font "SansSerif" (font_size 8)))
		(text "q[31..0]" (rect 219 65 267 76)(font "SansSerif" (font_size 8)))
	)
	(drawing
		(text "data" (rect 61 46 146 105)(font "SansSerif" (color 128 0 0)(font_size 9)))
		(text "datain" (rect 90 71 216 152)(font "SansSerif" (color 0 0 0)))
		(text "q" (rect 171 46 348 105)(font "SansSerif" (color 128 0 0)(font_size 9)))
		(text "dataout" (rect 136 71 314 152)(font "SansSerif" (color 0 0 0)))
		(text "address" (rect 39 96 120 205)(font "SansSerif" (color 128 0 0)(font_size 9)))
		(text "address" (rect 90 121 222 252)(font "SansSerif" (color 0 0 0)))
		(text "wren" (rect 57 146 138 305)(font "SansSerif" (color 128 0 0)(font_size 9)))
		(text "wren" (rect 90 171 204 352)(font "SansSerif" (color 0 0 0)))
		(text "clock" (rect 57 196 144 405)(font "SansSerif" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 90 221 198 452)(font "SansSerif" (color 0 0 0)))
		(text "aclr" (rect 65 246 154 505)(font "SansSerif" (color 128 0 0)(font_size 9)))
		(text "reset" (rect 90 271 210 552)(font "SansSerif" (color 0 0 0)))
		(text "rden" (rect 60 296 144 605)(font "SansSerif" (color 128 0 0)(font_size 9)))
		(text "rden" (rect 90 321 204 652)(font "SansSerif" (color 0 0 0)))
		(text " ram1 " (rect 231 351 498 712)(font "SansSerif" ))
		(line (pt 85 34)(pt 170 34)(line_width 1))
		(line (pt 170 34)(pt 170 351)(line_width 1))
		(line (pt 85 351)(pt 170 351)(line_width 1))
		(line (pt 85 34)(pt 85 351)(line_width 1))
		(line (pt 0 76)(pt 85 76)(line_width 3))
		(line (pt 86 55)(pt 86 80)(line_width 1))
		(line (pt 87 55)(pt 87 80)(line_width 1))
		(line (pt 255 76)(pt 170 76)(line_width 3))
		(line (pt 169 55)(pt 169 80)(line_width 1))
		(line (pt 168 55)(pt 168 80)(line_width 1))
		(line (pt 0 126)(pt 85 126)(line_width 3))
		(line (pt 86 105)(pt 86 130)(line_width 1))
		(line (pt 87 105)(pt 87 130)(line_width 1))
		(line (pt 86 155)(pt 86 180)(line_width 1))
		(line (pt 87 155)(pt 87 180)(line_width 1))
		(line (pt 0 226)(pt 85 226)(line_width 1))
		(line (pt 86 205)(pt 86 230)(line_width 1))
		(line (pt 87 205)(pt 87 230)(line_width 1))
		(line (pt 0 276)(pt 85 276)(line_width 1))
		(line (pt 86 255)(pt 86 280)(line_width 1))
		(line (pt 87 255)(pt 87 280)(line_width 1))
		(line (pt 0 326)(pt 85 326)(line_width 1))
		(line (pt 86 305)(pt 86 330)(line_width 1))
		(line (pt 87 305)(pt 87 330)(line_width 1))
		(line (pt 0 0)(pt 255 0)(line_width 1))
		(line (pt 255 0)(pt 255 368)(line_width 1))
		(line (pt 0 368)(pt 255 368)(line_width 1))
		(line (pt 0 0)(pt 0 368)(line_width 1))
	)
)
