
*** Running vivado
    with args -log UARTConfigTest_tier2_xbar_1_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UARTConfigTest_tier2_xbar_1_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source UARTConfigTest_tier2_xbar_1_1.tcl -notrace
create_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 263.027 ; gain = 43.242
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 387.355 ; gain = 81.512
INFO: [Synth 8-638] synthesizing module 'UARTConfigTest_tier2_xbar_1_1' [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ip/UARTConfigTest_tier2_xbar_1_1/synth/UARTConfigTest_tier2_xbar_1_1.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar' [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_crossbar_sasd' [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_decoder' [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (2#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (2#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (2#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (2#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (2#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (2#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_decoder' (3#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_decerr_slave' [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_decerr_slave' (4#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter_sasd' [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter_sasd' (5#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_splitter' [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_splitter' (6#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_splitter__parameterized0' [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_splitter__parameterized0' (6#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (7#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (7#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (7#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' (8#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (8#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_crossbar_sasd' (9#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar' (10#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'UARTConfigTest_tier2_xbar_1_1' (11#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961222_withUart16550/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ip/UARTConfigTest_tier2_xbar_1_1/synth/UARTConfigTest_tier2_xbar_1_1.v:59]
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:01:46 . Memory (MB): peak = 506.426 ; gain = 200.582
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:01:47 . Memory (MB): peak = 506.426 ; gain = 200.582
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 754.238 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:03:16 . Memory (MB): peak = 754.238 ; gain = 448.395
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:03:16 . Memory (MB): peak = 754.238 ; gain = 448.395
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:03:16 . Memory (MB): peak = 754.238 ; gain = 448.395
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:03:17 . Memory (MB): peak = 754.238 ; gain = 448.395
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:03:20 . Memory (MB): peak = 754.238 ; gain = 448.395
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:03:43 . Memory (MB): peak = 754.238 ; gain = 448.395
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:03:48 . Memory (MB): peak = 754.238 ; gain = 448.395
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:03:49 . Memory (MB): peak = 756.766 ; gain = 450.922
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:03:53 . Memory (MB): peak = 756.766 ; gain = 450.922
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:03:53 . Memory (MB): peak = 756.766 ; gain = 450.922
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:03:53 . Memory (MB): peak = 756.766 ; gain = 450.922
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:03:53 . Memory (MB): peak = 756.766 ; gain = 450.922
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:03:53 . Memory (MB): peak = 756.766 ; gain = 450.922
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:03:53 . Memory (MB): peak = 756.766 ; gain = 450.922

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |    14|
|3     |LUT3 |    45|
|4     |LUT4 |    72|
|5     |LUT5 |    64|
|6     |LUT6 |   154|
|7     |FDRE |   138|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:03:53 . Memory (MB): peak = 756.766 ; gain = 450.922
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:04:01 . Memory (MB): peak = 756.766 ; gain = 456.457
