// Seed: 3295696207
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7 = id_11;
  assign id_5 = -1'h0;
  logic id_13 = 1;
  assign id_13#(
      .id_8(-1'b0),
      .id_5(1 | 1)
  ) = id_1 == -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6,
      id_4,
      id_6,
      id_4,
      id_2,
      id_2,
      id_3,
      id_6,
      id_4,
      id_2
  );
  inout wire id_2;
  input wire id_1;
  parameter id_8 = 1 == 1;
  integer id_9;
  logic   id_10;
endmodule
