Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Apr 16 16:04:20 2022
| Host         : chris-IdeaPad-5-Pro-14ACN6 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file wave_gen_control_sets_placed.rpt
| Design       : wave_gen
| Device       : xcku035
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    49 |
|    Minimum number of control sets                        |    49 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    49 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              99 |           24 |
| No           | No                    | Yes                    |              34 |            9 |
| No           | Yes                   | No                     |             134 |           42 |
| Yes          | No                    | No                     |              43 |           14 |
| Yes          | No                    | Yes                    |              50 |            7 |
| Yes          | Yes                   | No                     |             252 |           62 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                                           Enable Signal                                           |                                                            Set/Reset Signal                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_gen_i0/clk_core_i0/inst/clk_rx |                                                                                                   | IBUF_rst_i0/O                                                                                                                         |                1 |              2 |         2.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx |                                                                                                   | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  clk_gen_i0/clk_tx                  |                                                                                                   | clk_gen_i0/int_rst                                                                                                                    |                1 |              2 |         2.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx |                                                                                                   | clk_gen_i0/int_rst                                                                                                                    |                1 |              2 |         2.00 |
|  clk_gen_i0/clk_tx                  |                                                                                                   | IBUF_rst_i0/O                                                                                                                         |                1 |              2 |         2.00 |
|  clk_gen_i0/BUFHCE_clk_samp_i0_0    |                                                                                                   | clk_gen_i0/int_rst                                                                                                                    |                1 |              2 |         2.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx | cmd_parse_i0/send_resp_type[1]_i_1_n_0                                                            | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                2 |              2 |         1.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx | resp_gen_i0/to_bcd_i0/val_d1_reg_0                                                                | cmd_parse_i0/val_d1_reg_0                                                                                                             |                1 |              2 |         2.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx | resp_gen_i0/to_bcd_i0/val_d1_reg_0                                                                | cmd_parse_i0/val_d1_reg_1                                                                                                             |                1 |              2 |         2.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx | resp_gen_i0/to_bcd_i0/val_d1_reg_0                                                                | cmd_parse_i0/val_d1_reg                                                                                                               |                1 |              2 |         2.00 |
|  clk_gen_i0/clk_tx                  | uart_tx_i0/inst/uart_tx_ctl_i0/bit_cnt[2]_i_2_n_0                                                 | uart_tx_i0/inst/uart_tx_ctl_i0/bit_cnt[2]_i_1_n_0                                                                                     |                1 |              3 |         3.00 |
|  clk_gen_i0/clk_tx                  |                                                                                                   | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx | uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]_0[0]                                                     | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                3 |              3 |         1.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx | cmd_parse_i0/FSM_sequential_state[2]_i_1_n_0                                                      | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                2 |              3 |         1.50 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx | uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_1_n_0                                              | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                1 |              3 |         3.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx | uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]_i_2_n_0                                                      | uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]_i_1_n_0                                                                                          |                1 |              3 |         3.00 |
|  clk_gen_i0/clk_tx                  | uart_tx_i0/inst/uart_tx_ctl_i0/FSM_sequential_state[1]_i_1_n_0                                    | rst_gen_i0/reset_bridge_clk_tx_i0/rst_clk_tx                                                                                          |                2 |              4 |         2.00 |
|  clk_gen_i0/clk_tx                  | uart_tx_i0/inst/uart_tx_ctl_i0/over_sample_cnt[3]_i_1_n_0                                         | rst_gen_i0/reset_bridge_clk_tx_i0/rst_clk_tx                                                                                          |                1 |              4 |         4.00 |
|  clk_gen_i0/clk_tx                  | dac_spi_i0/bit_cnt[4]_i_1_n_0                                                                     | rst_gen_i0/reset_bridge_clk_tx_i0/rst_clk_tx                                                                                          |                2 |              4 |         2.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx | uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0                                         | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                2 |              4 |         2.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx | resp_gen_i0/char_cnt                                                                              | resp_gen_i0/char_cnt[3]_i_1_n_0                                                                                                       |                3 |              4 |         1.33 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx | cmd_parse_i0/cur_cmd                                                                              | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                3 |              7 |         2.33 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx | uart_rx_i0/uart_rx_ctl_i0/p_27_in                                                                 | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                5 |              8 |         1.60 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx |                                                                                                   | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx | cmd_parse_i0/cmd_samp_ram_addr[9]_i_1_n_0                                                         | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                4 |             10 |         2.50 |
|  clk_gen_i0/clk_tx                  |                                                                                                   | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |             10 |        10.00 |
|  clk_gen_i0/BUFHCE_clk_samp_i0_0    | samp_gen_i0/samp_cnt0                                                                             | samp_gen_i0/meta_harden_samp_gen_go_i0/SR[0]                                                                                          |                3 |             10 |         3.33 |
|  clk_gen_i0/clk_tx                  | clkx_nsamp_i0/meta_harden_bus_new_i0/E[0]                                                         |                                                                                                                                       |                5 |             11 |         2.20 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx | cmd_parse_i0/E[0]                                                                                 | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                5 |             11 |         2.20 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx | cmd_parse_i0/nsamp                                                                                | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                4 |             11 |         2.75 |
|  clk_gen_i0/BUFHCE_clk_samp_i0_0    |                                                                                                   | rst_gen_i0/reset_bridge_clk_samp_i0/SR[0]                                                                                             |                3 |             12 |         4.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx | resp_gen_i0/to_bcd_i0/val_d1_reg_0                                                                | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                9 |             12 |         1.33 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx | cmd_parse_i0/send_resp_data[15]_i_1_n_0                                                           | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                6 |             16 |         2.67 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx | cmd_parse_i0/prescale_new_reg_0[0]                                                                | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                4 |             16 |         4.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx | cmd_parse_i0/speed                                                                                | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                8 |             16 |         2.00 |
|  clk_gen_i0/BUFHCE_clk_samp_i0_0    | samp_gen_i0/meta_harden_samp_gen_go_i0/E[0]                                                       | rst_gen_i0/reset_bridge_clk_samp_i0/SR[0]                                                                                             |                3 |             16 |         5.33 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx | cmd_parse_i0/cmd_samp_ram_din[15]_i_1_n_0                                                         | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                4 |             16 |         4.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx | cmd_parse_i0/speed_new_reg_0[0]                                                                   | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                5 |             16 |         3.20 |
|  clk_gen_i0/clk_tx                  | clkx_spd_i0/meta_harden_bus_new_i0/E[0]                                                           |                                                                                                                                       |                5 |             16 |         3.20 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx | cmd_parse_i0/prescale                                                                             | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                7 |             16 |         2.29 |
|  clk_gen_i0/clk_tx                  | clkx_pre_i0/meta_harden_bus_new_i0/E[0]                                                           |                                                                                                                                       |                4 |             16 |         4.00 |
|  clk_gen_i0/clk_tx                  |                                                                                                   | lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/SR[0]                                                                                 |                4 |             18 |         4.50 |
|  clk_gen_i0/clk_tx                  | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             20 |         6.67 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx | cmd_parse_i0/FSM_sequential_state_reg[2]_0[0]                                                     | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |               10 |             28 |         2.80 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]         | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                4 |             30 |         7.50 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx |                                                                                                   | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |               16 |             37 |         2.31 |
|  clk_gen_i0/clk_tx                  |                                                                                                   |                                                                                                                                       |               12 |             47 |         3.92 |
|  clk_gen_i0/clk_core_i0/inst/clk_rx |                                                                                                   |                                                                                                                                       |               18 |             52 |         2.89 |
|  clk_gen_i0/clk_tx                  |                                                                                                   | rst_gen_i0/reset_bridge_clk_tx_i0/rst_clk_tx                                                                                          |               22 |             67 |         3.05 |
+-------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


