-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--TC1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3] at FF_X22_Y6_N25
--register power-up is low

TC1_W_alu_result[3] = DFFEAS(TC1L308, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2] at FF_X22_Y6_N58
--register power-up is low

TC1_W_alu_result[2] = DFFEAS(TC1L307, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4] at FF_X22_Y7_N52
--register power-up is low

TC1_W_alu_result[4] = DFFEAS(TC1L309, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5] at FF_X22_Y7_N23
--register power-up is low

TC1_W_alu_result[5] = DFFEAS(TC1L310, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7] at FF_X21_Y7_N13
--register power-up is low

TC1_W_alu_result[7] = DFFEAS(TC1L312, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6] at FF_X22_Y7_N25
--register power-up is low

TC1_W_alu_result[6] = DFFEAS(TC1L311, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11] at FF_X22_Y7_N58
--register power-up is low

TC1_W_alu_result[11] = DFFEAS(TC1L316, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12] at FF_X21_Y7_N19
--register power-up is low

TC1_W_alu_result[12] = DFFEAS(TC1L317, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8] at FF_X21_Y7_N40
--register power-up is low

TC1_W_alu_result[8] = DFFEAS(TC1L313, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9] at FF_X22_Y7_N1
--register power-up is low

TC1_W_alu_result[9] = DFFEAS(TC1L314, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10] at FF_X22_Y7_N7
--register power-up is low

TC1_W_alu_result[10] = DFFEAS(TC1L315, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15] at FF_X21_Y6_N4
--register power-up is low

TC1_W_alu_result[15] = DFFEAS(TC1L320, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14] at FF_X19_Y6_N4
--register power-up is low

TC1_W_alu_result[14] = DFFEAS(TC1L319, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13] at FF_X21_Y7_N17
--register power-up is low

TC1_W_alu_result[13] = DFFEAS(TC1L318, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--EB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0] at FF_X1_Y3_N14
--register power-up is low

EB1_td_shift[0] = AMPP_FUNCTION(A1L5, EB1L76, !N1_clr_reg, !Q1_state[4], EB1L64);


--PD1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1] at FF_X2_Y4_N2
--register power-up is low

PD1_sr[1] = DFFEAS(PD1L62, A1L5,  ,  , PD1L17,  ,  , PD1L16,  );


--YC2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X26_Y7_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[0] = YC2_q_b[0]_PORT_B_data_out[0];

--YC2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[31] = YC2_q_b[0]_PORT_B_data_out[31];

--YC2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[30] = YC2_q_b[0]_PORT_B_data_out[30];

--YC2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[29] = YC2_q_b[0]_PORT_B_data_out[29];

--YC2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[28] = YC2_q_b[0]_PORT_B_data_out[28];

--YC2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[27] = YC2_q_b[0]_PORT_B_data_out[27];

--YC2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[26] = YC2_q_b[0]_PORT_B_data_out[26];

--YC2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[25] = YC2_q_b[0]_PORT_B_data_out[25];

--YC2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[24] = YC2_q_b[0]_PORT_B_data_out[24];

--YC2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[23] = YC2_q_b[0]_PORT_B_data_out[23];

--YC2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[22] = YC2_q_b[0]_PORT_B_data_out[22];

--YC2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[21] = YC2_q_b[0]_PORT_B_data_out[21];

--YC2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[20] = YC2_q_b[0]_PORT_B_data_out[20];

--YC2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[19] = YC2_q_b[0]_PORT_B_data_out[19];

--YC2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[18] = YC2_q_b[0]_PORT_B_data_out[18];

--YC2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[17] = YC2_q_b[0]_PORT_B_data_out[17];

--YC2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[16] = YC2_q_b[0]_PORT_B_data_out[16];

--YC2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[15] = YC2_q_b[0]_PORT_B_data_out[15];

--YC2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[14] = YC2_q_b[0]_PORT_B_data_out[14];

--YC2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[13] = YC2_q_b[0]_PORT_B_data_out[13];

--YC2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[12] = YC2_q_b[0]_PORT_B_data_out[12];

--YC2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[11] = YC2_q_b[0]_PORT_B_data_out[11];

--YC2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[10] = YC2_q_b[0]_PORT_B_data_out[10];

--YC2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[9] = YC2_q_b[0]_PORT_B_data_out[9];

--YC2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[8] = YC2_q_b[0]_PORT_B_data_out[8];

--YC2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[7] = YC2_q_b[0]_PORT_B_data_out[7];

--YC2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[6] = YC2_q_b[0]_PORT_B_data_out[6];

--YC2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[5] = YC2_q_b[0]_PORT_B_data_out[5];

--YC2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[4] = YC2_q_b[0]_PORT_B_data_out[4];

--YC2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[3] = YC2_q_b[0]_PORT_B_data_out[3];

--YC2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[2] = YC2_q_b[0]_PORT_B_data_out[2];

--YC2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X26_Y7_N0
YC2_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(TC1_D_iw[22], TC1_D_iw[23], TC1_D_iw[24], TC1_D_iw[25], TC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L23);
YC2_q_b[0]_clock_1 = GLOBAL(A1L23);
YC2_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[1] = YC2_q_b[0]_PORT_B_data_out[1];


--TC1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3] at FF_X23_Y7_N50
--register power-up is low

TC1_E_shift_rot_result[3] = DFFEAS(TC1L439, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[3],  ,  , TC1_E_new_inst);


--TC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1 at MLABCELL_X25_Y7_N12
TC1L58_adder_eqn = ( TC1_E_src1[3] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[3]) ) + ( TC1L63 );
TC1L58 = SUM(TC1L58_adder_eqn);

--TC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2 at MLABCELL_X25_Y7_N12
TC1L59_adder_eqn = ( TC1_E_src1[3] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[3]) ) + ( TC1L63 );
TC1L59 = CARRY(TC1L59_adder_eqn);


--TC1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2] at FF_X23_Y6_N14
--register power-up is low

TC1_E_shift_rot_result[2] = DFFEAS(TC1L438, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[2],  ,  , TC1_E_new_inst);


--TC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5 at MLABCELL_X25_Y7_N9
TC1L62_adder_eqn = ( TC1_E_src1[2] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[2]) ) + ( TC1L115 );
TC1L62 = SUM(TC1L62_adder_eqn);

--TC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6 at MLABCELL_X25_Y7_N9
TC1L63_adder_eqn = ( TC1_E_src1[2] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[2]) ) + ( TC1L115 );
TC1L63 = CARRY(TC1L63_adder_eqn);


--TC1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4] at FF_X23_Y7_N20
--register power-up is low

TC1_E_shift_rot_result[4] = DFFEAS(TC1L440, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[4],  ,  , TC1_E_new_inst);


--TC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9 at MLABCELL_X25_Y7_N15
TC1L66_adder_eqn = ( TC1_E_src1[4] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[4]) ) + ( TC1L59 );
TC1L66 = SUM(TC1L66_adder_eqn);

--TC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10 at MLABCELL_X25_Y7_N15
TC1L67_adder_eqn = ( TC1_E_src1[4] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[4]) ) + ( TC1L59 );
TC1L67 = CARRY(TC1L67_adder_eqn);


--TC1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5] at FF_X23_Y7_N17
--register power-up is low

TC1_E_shift_rot_result[5] = DFFEAS(TC1L441, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[5],  ,  , TC1_E_new_inst);


--TC1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5] at FF_X19_Y7_N40
--register power-up is low

TC1_E_src2[5] = DFFEAS(TC1L516, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[5],  , TC1L536, !TC1_R_src2_use_imm);


--TC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13 at MLABCELL_X25_Y7_N18
TC1L70_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[5]) ) + ( TC1_E_src1[5] ) + ( TC1L67 );
TC1L70 = SUM(TC1L70_adder_eqn);

--TC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14 at MLABCELL_X25_Y7_N18
TC1L71_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[5]) ) + ( TC1_E_src1[5] ) + ( TC1L67 );
TC1L71 = CARRY(TC1L71_adder_eqn);


--TC1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7] at FF_X23_Y7_N52
--register power-up is low

TC1_E_shift_rot_result[7] = DFFEAS(TC1L443, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[7],  ,  , TC1_E_new_inst);


--TC1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7] at FF_X19_Y7_N43
--register power-up is low

TC1_E_src2[7] = DFFEAS(TC1L520, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[7],  , TC1L536, !TC1_R_src2_use_imm);


--TC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17 at MLABCELL_X25_Y7_N24
TC1L74_adder_eqn = ( TC1_E_src1[7] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[7]) ) + ( TC1L79 );
TC1L74 = SUM(TC1L74_adder_eqn);

--TC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18 at MLABCELL_X25_Y7_N24
TC1L75_adder_eqn = ( TC1_E_src1[7] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[7]) ) + ( TC1L79 );
TC1L75 = CARRY(TC1L75_adder_eqn);


--TC1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6] at FF_X23_Y7_N13
--register power-up is low

TC1_E_shift_rot_result[6] = DFFEAS(TC1L442, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[6],  ,  , TC1_E_new_inst);


--TC1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6] at FF_X19_Y7_N49
--register power-up is low

TC1_E_src2[6] = DFFEAS(TC1L518, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[6],  , TC1L536, !TC1_R_src2_use_imm);


--TC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21 at MLABCELL_X25_Y7_N21
TC1L78_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[6]) ) + ( TC1_E_src1[6] ) + ( TC1L71 );
TC1L78 = SUM(TC1L78_adder_eqn);

--TC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22 at MLABCELL_X25_Y7_N21
TC1L79_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[6]) ) + ( TC1_E_src1[6] ) + ( TC1L71 );
TC1L79 = CARRY(TC1L79_adder_eqn);


--TC1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11] at FF_X23_Y7_N47
--register power-up is low

TC1_E_shift_rot_result[11] = DFFEAS(TC1L447, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[11],  ,  , TC1_E_new_inst);


--TC1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11] at FF_X19_Y7_N31
--register power-up is low

TC1_E_src2[11] = DFFEAS(TC1L528, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[11],  , TC1L536, !TC1_R_src2_use_imm);


--TC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25 at MLABCELL_X25_Y7_N36
TC1L82_adder_eqn = ( TC1_E_src1[11] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[11]) ) + ( TC1L99 );
TC1L82 = SUM(TC1L82_adder_eqn);

--TC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26 at MLABCELL_X25_Y7_N36
TC1L83_adder_eqn = ( TC1_E_src1[11] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[11]) ) + ( TC1L99 );
TC1L83 = CARRY(TC1L83_adder_eqn);


--TC1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12] at FF_X23_Y7_N2
--register power-up is low

TC1_E_shift_rot_result[12] = DFFEAS(TC1L448, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[12],  ,  , TC1_E_new_inst);


--TC1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12] at FF_X19_Y7_N46
--register power-up is low

TC1_E_src2[12] = DFFEAS(TC1L530, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[12],  , TC1L536, !TC1_R_src2_use_imm);


--TC1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29 at MLABCELL_X25_Y7_N39
TC1L86_adder_eqn = ( TC1_E_src1[12] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[12]) ) + ( TC1L83 );
TC1L86 = SUM(TC1L86_adder_eqn);

--TC1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30 at MLABCELL_X25_Y7_N39
TC1L87_adder_eqn = ( TC1_E_src1[12] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[12]) ) + ( TC1L83 );
TC1L87 = CARRY(TC1L87_adder_eqn);


--TC1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8] at FF_X23_Y7_N31
--register power-up is low

TC1_E_shift_rot_result[8] = DFFEAS(TC1L444, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[8],  ,  , TC1_E_new_inst);


--TC1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8] at FF_X19_Y7_N4
--register power-up is low

TC1_E_src2[8] = DFFEAS(TC1L522, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[8],  , TC1L536, !TC1_R_src2_use_imm);


--TC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33 at MLABCELL_X25_Y7_N27
TC1L90_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[8]) ) + ( TC1_E_src1[8] ) + ( TC1L75 );
TC1L90 = SUM(TC1L90_adder_eqn);

--TC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34 at MLABCELL_X25_Y7_N27
TC1L91_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[8]) ) + ( TC1_E_src1[8] ) + ( TC1L75 );
TC1L91 = CARRY(TC1L91_adder_eqn);


--TC1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9] at FF_X23_Y7_N38
--register power-up is low

TC1_E_shift_rot_result[9] = DFFEAS(TC1L445, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1L482Q,  ,  , TC1_E_new_inst);


--TC1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9] at FF_X19_Y7_N1
--register power-up is low

TC1_E_src2[9] = DFFEAS(TC1L524, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[9],  , TC1L536, !TC1_R_src2_use_imm);


--TC1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37 at MLABCELL_X25_Y7_N30
TC1L94_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[9]) ) + ( TC1L482Q ) + ( TC1L91 );
TC1L94 = SUM(TC1L94_adder_eqn);

--TC1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38 at MLABCELL_X25_Y7_N30
TC1L95_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[9]) ) + ( TC1L482Q ) + ( TC1L91 );
TC1L95 = CARRY(TC1L95_adder_eqn);


--TC1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10] at FF_X23_Y7_N41
--register power-up is low

TC1_E_shift_rot_result[10] = DFFEAS(TC1L446, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1L484Q,  ,  , TC1_E_new_inst);


--TC1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10] at FF_X19_Y7_N52
--register power-up is low

TC1_E_src2[10] = DFFEAS(TC1L526, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[10],  , TC1L536, !TC1_R_src2_use_imm);


--TC1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41 at MLABCELL_X25_Y7_N33
TC1L98_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[10]) ) + ( TC1L484Q ) + ( TC1L95 );
TC1L98 = SUM(TC1L98_adder_eqn);

--TC1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42 at MLABCELL_X25_Y7_N33
TC1L99_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[10]) ) + ( TC1L484Q ) + ( TC1L95 );
TC1L99 = CARRY(TC1L99_adder_eqn);


--TC1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15] at FF_X23_Y8_N53
--register power-up is low

TC1_E_shift_rot_result[15] = DFFEAS(TC1L451, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1L490Q,  ,  , TC1_E_new_inst);


--TC1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15] at FF_X19_Y7_N19
--register power-up is low

TC1_E_src2[15] = DFFEAS(TC1L537, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[15],  , TC1L536, !TC1_R_src2_use_imm);


--TC1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45 at MLABCELL_X25_Y7_N48
TC1L102_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[15]) ) + ( TC1_E_src1[15] ) + ( TC1L107 );
TC1L102 = SUM(TC1L102_adder_eqn);

--TC1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46 at MLABCELL_X25_Y7_N48
TC1L103_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[15]) ) + ( TC1_E_src1[15] ) + ( TC1L107 );
TC1L103 = CARRY(TC1L103_adder_eqn);


--TC1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14] at FF_X23_Y8_N23
--register power-up is low

TC1_E_shift_rot_result[14] = DFFEAS(TC1L450, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[14],  ,  , TC1_E_new_inst);


--TC1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14] at FF_X19_Y7_N34
--register power-up is low

TC1_E_src2[14] = DFFEAS(TC1L534, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[14],  , TC1L536, !TC1_R_src2_use_imm);


--TC1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49 at MLABCELL_X25_Y7_N45
TC1L106_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[14]) ) + ( TC1_E_src1[14] ) + ( TC1L111 );
TC1L106 = SUM(TC1L106_adder_eqn);

--TC1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50 at MLABCELL_X25_Y7_N45
TC1L107_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[14]) ) + ( TC1_E_src1[14] ) + ( TC1L111 );
TC1L107 = CARRY(TC1L107_adder_eqn);


--TC1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13] at FF_X23_Y8_N13
--register power-up is low

TC1_E_shift_rot_result[13] = DFFEAS(TC1L449, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[13],  ,  , TC1_E_new_inst);


--TC1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13] at FF_X19_Y7_N22
--register power-up is low

TC1_E_src2[13] = DFFEAS(TC1L532, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[13],  , TC1L536, !TC1_R_src2_use_imm);


--TC1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53 at MLABCELL_X25_Y7_N42
TC1L110_adder_eqn = ( TC1_E_src1[13] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[13]) ) + ( TC1L87 );
TC1L110 = SUM(TC1L110_adder_eqn);

--TC1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54 at MLABCELL_X25_Y7_N42
TC1L111_adder_eqn = ( TC1_E_src1[13] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[13]) ) + ( TC1L87 );
TC1L111 = CARRY(TC1L111_adder_eqn);


--TC1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st at FF_X18_Y6_N29
--register power-up is low

TC1_R_ctrl_st = DFFEAS(TC1L246, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , !TC1_D_iw[2],  );


--EB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1] at FF_X1_Y3_N20
--register power-up is low

EB1_count[1] = AMPP_FUNCTION(A1L5, EB1_count[0], !N1_clr_reg, !Q1_state[4], GND, EB1L64);


--EB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9] at FF_X4_Y3_N2
--register power-up is low

EB1_td_shift[9] = AMPP_FUNCTION(A1L5, EB1L77, !N1_clr_reg, !Q1_state[4], EB1L64);


--PD1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2] at FF_X2_Y4_N47
--register power-up is low

PD1_sr[2] = DFFEAS( , A1L5,  ,  , PD1L17, PD1L63,  , PD1L16, VCC);


--BD1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] at FF_X4_Y4_N52
--register power-up is low

BD1_break_readreg[0] = DFFEAS( , GLOBAL(A1L23),  ,  , BD1L8, ND1_jdo[0],  , BD1L9, VCC);


--LD1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] at FF_X7_Y5_N52
--register power-up is low

LD1_MonDReg[0] = DFFEAS(LD1L55, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[0],  , LD1L53, !ND1_take_action_ocimem_b);


--TC1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0] at FF_X15_Y6_N13
--register power-up is low

TC1_av_ld_byte0_data[0] = DFFEAS(HC1_src_data[0], GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L874, TC1_av_ld_byte1_data[0],  ,  , TC1L982);


--TC1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0] at FF_X22_Y6_N52
--register power-up is low

TC1_W_alu_result[0] = DFFEAS(TC1L305, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22] at FF_X17_Y5_N25
--register power-up is low

TC1_D_iw[22] = DFFEAS(TC1L638, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  , TC1L1049,  );


--TC1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23] at FF_X17_Y5_N22
--register power-up is low

TC1_D_iw[23] = DFFEAS(TC1L639, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  , TC1L1049,  );


--TC1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24] at FF_X17_Y6_N1
--register power-up is low

TC1_D_iw[24] = DFFEAS(TC1L640, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  , TC1L1049,  );


--TC1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25] at FF_X17_Y6_N4
--register power-up is low

TC1_D_iw[25] = DFFEAS(TC1L641, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  , TC1L1049,  );


--TC1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26] at FF_X17_Y6_N55
--register power-up is low

TC1_D_iw[26] = DFFEAS(TC1L642, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  , TC1L1049,  );


--TC1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12] at FF_X17_Y6_N52
--register power-up is low

TC1_D_iw[12] = DFFEAS(TC1L628, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  , TC1L1049,  );


--TC1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14] at FF_X17_Y6_N31
--register power-up is low

TC1_D_iw[14] = DFFEAS(TC1L630, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  , TC1L1049,  );


--TC1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0] at FF_X17_Y6_N28
--register power-up is low

TC1_D_iw[0] = DFFEAS(TC1L616, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  , TC1L1049,  );


--TC1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2] at FF_X17_Y6_N35
--register power-up is low

TC1_D_iw[2] = DFFEAS(TC1L618, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  , TC1L1049,  );


--TC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1 at LABCELL_X19_Y9_N3
TC1L2_adder_eqn = ( TC1_F_pc[1] ) + ( GND ) + ( TC1L7 );
TC1L2 = SUM(TC1L2_adder_eqn);

--TC1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2 at LABCELL_X19_Y9_N3
TC1L3_adder_eqn = ( TC1_F_pc[1] ) + ( GND ) + ( TC1L7 );
TC1L3 = CARRY(TC1L3_adder_eqn);


--TC1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7] at FF_X17_Y8_N40
--register power-up is low

TC1_D_iw[7] = DFFEAS(TC1L623, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  , TC1L1049,  );


--TC1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9] at FF_X17_Y6_N49
--register power-up is low

TC1_D_iw[9] = DFFEAS(TC1L625, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  , TC1L1049,  );


--TC1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1] at FF_X23_Y6_N35
--register power-up is low

TC1_E_shift_rot_result[1] = DFFEAS(TC1L437, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[1],  ,  , TC1_E_new_inst);


--TC1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8] at FF_X17_Y6_N25
--register power-up is low

TC1_D_iw[8] = DFFEAS(TC1L624, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  , TC1L1049,  );


--TC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5 at LABCELL_X19_Y9_N0
TC1L6_adder_eqn = ( TC1_F_pc[0] ) + ( VCC ) + ( !VCC );
TC1L6 = SUM(TC1L6_adder_eqn);

--TC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6 at LABCELL_X19_Y9_N0
TC1L7_adder_eqn = ( TC1_F_pc[0] ) + ( VCC ) + ( !VCC );
TC1L7 = CARRY(TC1L7_adder_eqn);


--TC1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6] at FF_X17_Y6_N43
--register power-up is low

TC1_D_iw[6] = DFFEAS(TC1L622, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  , TC1L1049,  );


--TC1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57 at MLABCELL_X25_Y7_N6
TC1L114_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[1]) ) + ( TC1_E_src1[1] ) + ( TC1L123 );
TC1L114 = SUM(TC1L114_adder_eqn);

--TC1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58 at MLABCELL_X25_Y7_N6
TC1L115_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[1]) ) + ( TC1_E_src1[1] ) + ( TC1L123 );
TC1L115 = CARRY(TC1L115_adder_eqn);


--TC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9 at LABCELL_X19_Y9_N6
TC1L10_adder_eqn = ( TC1_F_pc[2] ) + ( GND ) + ( TC1L3 );
TC1L10 = SUM(TC1L10_adder_eqn);

--TC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10 at LABCELL_X19_Y9_N6
TC1L11_adder_eqn = ( TC1_F_pc[2] ) + ( GND ) + ( TC1L3 );
TC1L11 = CARRY(TC1L11_adder_eqn);


--TC1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10] at FF_X17_Y6_N13
--register power-up is low

TC1_D_iw[10] = DFFEAS(TC1L626, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  , TC1L1049,  );


--TC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13 at LABCELL_X19_Y9_N9
TC1L14_adder_eqn = ( TC1_F_pc[3] ) + ( GND ) + ( TC1L11 );
TC1L14 = SUM(TC1L14_adder_eqn);

--TC1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14 at LABCELL_X19_Y9_N9
TC1L15_adder_eqn = ( TC1_F_pc[3] ) + ( GND ) + ( TC1L11 );
TC1L15 = CARRY(TC1L15_adder_eqn);


--TC1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17 at LABCELL_X19_Y9_N15
TC1L18_adder_eqn = ( TC1_F_pc[5] ) + ( GND ) + ( TC1L23 );
TC1L18 = SUM(TC1L18_adder_eqn);

--TC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18 at LABCELL_X19_Y9_N15
TC1L19_adder_eqn = ( TC1_F_pc[5] ) + ( GND ) + ( TC1L23 );
TC1L19 = CARRY(TC1L19_adder_eqn);


--TC1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21 at LABCELL_X19_Y9_N12
TC1L22_adder_eqn = ( TC1_F_pc[4] ) + ( GND ) + ( TC1L15 );
TC1L22 = SUM(TC1L22_adder_eqn);

--TC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22 at LABCELL_X19_Y9_N12
TC1L23_adder_eqn = ( TC1_F_pc[4] ) + ( GND ) + ( TC1L15 );
TC1L23 = CARRY(TC1L23_adder_eqn);


--TC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25 at LABCELL_X19_Y9_N27
TC1L26_adder_eqn = ( TC1_F_pc[9] ) + ( GND ) + ( TC1L43 );
TC1L26 = SUM(TC1L26_adder_eqn);

--TC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26 at LABCELL_X19_Y9_N27
TC1L27_adder_eqn = ( TC1_F_pc[9] ) + ( GND ) + ( TC1L43 );
TC1L27 = CARRY(TC1L27_adder_eqn);


--TC1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17] at FF_X16_Y5_N25
--register power-up is low

TC1_D_iw[17] = DFFEAS(TC1L633, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  , TC1L1049,  );


--TC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29 at LABCELL_X19_Y9_N30
TC1L30_adder_eqn = ( TC1_F_pc[10] ) + ( GND ) + ( TC1L27 );
TC1L30 = SUM(TC1L30_adder_eqn);

--TC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30 at LABCELL_X19_Y9_N30
TC1L31_adder_eqn = ( TC1_F_pc[10] ) + ( GND ) + ( TC1L27 );
TC1L31 = CARRY(TC1L31_adder_eqn);


--TC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33 at LABCELL_X19_Y9_N18
TC1L34_adder_eqn = ( TC1_F_pc[6] ) + ( GND ) + ( TC1L19 );
TC1L34 = SUM(TC1L34_adder_eqn);

--TC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34 at LABCELL_X19_Y9_N18
TC1L35_adder_eqn = ( TC1_F_pc[6] ) + ( GND ) + ( TC1L19 );
TC1L35 = CARRY(TC1L35_adder_eqn);


--TC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37 at LABCELL_X19_Y9_N21
TC1L38_adder_eqn = ( TC1_F_pc[7] ) + ( GND ) + ( TC1L35 );
TC1L38 = SUM(TC1L38_adder_eqn);

--TC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38 at LABCELL_X19_Y9_N21
TC1L39_adder_eqn = ( TC1_F_pc[7] ) + ( GND ) + ( TC1L35 );
TC1L39 = CARRY(TC1L39_adder_eqn);


--TC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41 at LABCELL_X19_Y9_N24
TC1L42_adder_eqn = ( TC1_F_pc[8] ) + ( GND ) + ( TC1L39 );
TC1L42 = SUM(TC1L42_adder_eqn);

--TC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42 at LABCELL_X19_Y9_N24
TC1L43_adder_eqn = ( TC1_F_pc[8] ) + ( GND ) + ( TC1L39 );
TC1L43 = CARRY(TC1L43_adder_eqn);


--TC1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16] at FF_X23_Y8_N19
--register power-up is low

TC1_E_shift_rot_result[16] = DFFEAS(TC1L452, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[16],  ,  , TC1_E_new_inst);


--TC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45 at LABCELL_X19_Y9_N39
TC1L46_adder_eqn = ( TC1_F_pc[13] ) + ( GND ) + ( TC1L51 );
TC1L46 = SUM(TC1L46_adder_eqn);


--TC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49 at LABCELL_X19_Y9_N36
TC1L50_adder_eqn = ( !TC1_F_pc[12] ) + ( GND ) + ( TC1L55 );
TC1L50 = SUM(TC1L50_adder_eqn);

--TC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50 at LABCELL_X19_Y9_N36
TC1L51_adder_eqn = ( !TC1_F_pc[12] ) + ( GND ) + ( TC1L55 );
TC1L51 = CARRY(TC1L51_adder_eqn);


--TC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53 at LABCELL_X19_Y9_N33
TC1L54_adder_eqn = ( TC1_F_pc[11] ) + ( GND ) + ( TC1L31 );
TC1L54 = SUM(TC1L54_adder_eqn);

--TC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54 at LABCELL_X19_Y9_N33
TC1L55_adder_eqn = ( TC1_F_pc[11] ) + ( GND ) + ( TC1L31 );
TC1L55 = CARRY(TC1L55_adder_eqn);


--TC1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9] at FF_X21_Y9_N37
--register power-up is low

TC1_F_pc[9] = DFFEAS(TC1L671, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10] at FF_X21_Y9_N20
--register power-up is low

TC1_F_pc[10] = DFFEAS(TC1L672, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13] at FF_X21_Y9_N28
--register power-up is low

TC1_F_pc[13] = DFFEAS(TC1L675, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11] at FF_X21_Y9_N22
--register power-up is low

TC1_F_pc[11] = DFFEAS(TC1L673, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1] at FF_X13_Y7_N37
--register power-up is low

TC1_av_ld_byte0_data[1] = DFFEAS(HC1_src_data[1], GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L874, TC1_av_ld_byte1_data[1],  ,  , TC1L982);


--TC1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1] at FF_X22_Y6_N31
--register power-up is low

TC1_W_alu_result[1] = DFFEAS(TC1L306, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2] at FF_X15_Y6_N44
--register power-up is low

TC1_av_ld_byte0_data[2] = DFFEAS(HC1_src_data[2], GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L874, TC1_av_ld_byte1_data[2],  ,  , TC1L982);


--TC1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3] at FF_X15_Y6_N37
--register power-up is low

TC1_av_ld_byte0_data[3] = DFFEAS(HC1_src_data[3], GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L874, TC1_av_ld_byte1_data[3],  ,  , TC1L982);


--TC1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4] at FF_X15_Y6_N19
--register power-up is low

TC1_av_ld_byte0_data[4] = DFFEAS(HC1_src_data[4], GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L874, TC1_av_ld_byte1_data[4],  ,  , TC1L982);


--TC1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5] at FF_X15_Y6_N1
--register power-up is low

TC1_av_ld_byte0_data[5] = DFFEAS(HC1_src_data[5], GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L874, TC1_av_ld_byte1_data[5],  ,  , TC1L982);


--TC1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6] at FF_X15_Y6_N7
--register power-up is low

TC1_av_ld_byte0_data[6] = DFFEAS(HC1_src_data[6], GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L874, TC1_av_ld_byte1_data[6],  ,  , TC1L982);


--TC1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7] at FF_X15_Y6_N49
--register power-up is low

TC1_av_ld_byte0_data[7] = DFFEAS(HC1_src_data[7], GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L874, TC1_av_ld_byte1_data[7],  ,  , TC1L982);


--EB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0] at FF_X1_Y3_N37
--register power-up is low

EB1_count[0] = AMPP_FUNCTION(A1L5, EB1L18, !N1_clr_reg, !Q1_state[4], EB1L64);


--EB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10] at FF_X1_Y3_N44
--register power-up is low

EB1_td_shift[10] = AMPP_FUNCTION(A1L5, A1L6, !N1_clr_reg, !Q1_state[4], GND, EB1L64);


--EB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8] at FF_X1_Y3_N4
--register power-up is low

EB1_count[8] = AMPP_FUNCTION(A1L5, EB1_count[7], !N1_clr_reg, !Q1_state[4], GND, EB1L64);


--PD1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3] at FF_X1_Y6_N14
--register power-up is low

PD1_sr[3] = DFFEAS(PD1L64, A1L5,  ,  , PD1L17,  ,  , PD1L16,  );


--BD1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] at FF_X2_Y6_N49
--register power-up is low

BD1_break_readreg[1] = DFFEAS( , GLOBAL(A1L23),  ,  , BD1L8, ND1_jdo[1],  , BD1L9, VCC);


--LD1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] at FF_X3_Y5_N13
--register power-up is low

LD1_MonDReg[1] = DFFEAS(LD1L57, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[1],  , LD1L53, !ND1_take_action_ocimem_b);


--XD1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0] at M10K_X5_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, LD1L166, LD1L167, , , LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, LD1L182, LD1L183, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L192;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L192;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L155, LD1L157);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L23);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[0] = XD1_q_a[0]_PORT_A_data_out[0];

--XD1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23] at M10K_X5_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, LD1L166, LD1L167, , , LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, LD1L182, LD1L183, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L192;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L192;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L155, LD1L157);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L23);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[23] = XD1_q_a[0]_PORT_A_data_out[17];

--XD1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22] at M10K_X5_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, LD1L166, LD1L167, , , LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, LD1L182, LD1L183, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L192;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L192;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L155, LD1L157);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L23);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[22] = XD1_q_a[0]_PORT_A_data_out[16];

--XD1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21] at M10K_X5_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, LD1L166, LD1L167, , , LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, LD1L182, LD1L183, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L192;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L192;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L155, LD1L157);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L23);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[21] = XD1_q_a[0]_PORT_A_data_out[15];

--XD1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20] at M10K_X5_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, LD1L166, LD1L167, , , LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, LD1L182, LD1L183, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L192;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L192;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L155, LD1L157);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L23);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[20] = XD1_q_a[0]_PORT_A_data_out[14];

--XD1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19] at M10K_X5_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, LD1L166, LD1L167, , , LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, LD1L182, LD1L183, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L192;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L192;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L155, LD1L157);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L23);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[19] = XD1_q_a[0]_PORT_A_data_out[13];

--XD1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18] at M10K_X5_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, LD1L166, LD1L167, , , LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, LD1L182, LD1L183, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L192;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L192;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L155, LD1L157);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L23);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[18] = XD1_q_a[0]_PORT_A_data_out[12];

--XD1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17] at M10K_X5_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, LD1L166, LD1L167, , , LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, LD1L182, LD1L183, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L192;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L192;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L155, LD1L157);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L23);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[17] = XD1_q_a[0]_PORT_A_data_out[11];

--XD1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16] at M10K_X5_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, LD1L166, LD1L167, , , LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, LD1L182, LD1L183, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L192;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L192;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L155, LD1L157);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L23);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[16] = XD1_q_a[0]_PORT_A_data_out[10];

--XD1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7] at M10K_X5_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, LD1L166, LD1L167, , , LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, LD1L182, LD1L183, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L192;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L192;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L155, LD1L157);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L23);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[7] = XD1_q_a[0]_PORT_A_data_out[7];

--XD1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6] at M10K_X5_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, LD1L166, LD1L167, , , LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, LD1L182, LD1L183, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L192;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L192;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L155, LD1L157);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L23);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[6] = XD1_q_a[0]_PORT_A_data_out[6];

--XD1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5] at M10K_X5_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, LD1L166, LD1L167, , , LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, LD1L182, LD1L183, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L192;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L192;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L155, LD1L157);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L23);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[5] = XD1_q_a[0]_PORT_A_data_out[5];

--XD1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4] at M10K_X5_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, LD1L166, LD1L167, , , LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, LD1L182, LD1L183, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L192;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L192;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L155, LD1L157);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L23);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[4] = XD1_q_a[0]_PORT_A_data_out[4];

--XD1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3] at M10K_X5_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, LD1L166, LD1L167, , , LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, LD1L182, LD1L183, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L192;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L192;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L155, LD1L157);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L23);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[3] = XD1_q_a[0]_PORT_A_data_out[3];

--XD1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2] at M10K_X5_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, LD1L166, LD1L167, , , LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, LD1L182, LD1L183, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L192;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L192;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L155, LD1L157);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L23);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[2] = XD1_q_a[0]_PORT_A_data_out[2];

--XD1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1] at M10K_X5_Y5_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, LD1L166, LD1L167, , , LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, LD1L182, LD1L183, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L192;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L192;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L155, LD1L157);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L23);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[1] = XD1_q_a[0]_PORT_A_data_out[1];


--TC1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4] at FF_X23_Y7_N8
--register power-up is low

TC1_E_shift_rot_cnt[4] = DFFEAS(TC1L193, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src2[4],  ,  , TC1_E_new_inst);


--TC1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3] at FF_X23_Y7_N29
--register power-up is low

TC1_E_shift_rot_cnt[3] = DFFEAS(TC1L194, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src2[3],  ,  , TC1_E_new_inst);


--TC1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2] at FF_X23_Y7_N56
--register power-up is low

TC1_E_shift_rot_cnt[2] = DFFEAS(TC1L195, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src2[2],  ,  , TC1_E_new_inst);


--TC1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1] at FF_X23_Y7_N58
--register power-up is low

TC1_E_shift_rot_cnt[1] = DFFEAS(TC1L196, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src2[1],  ,  , TC1_E_new_inst);


--TC1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0] at FF_X18_Y8_N37
--register power-up is low

TC1_E_shift_rot_cnt[0] = DFFEAS(TC1L387, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1L386,  ,  , !TC1_E_new_inst);


--ZB1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] at FF_X11_Y4_N41
--register power-up is low

ZB1_av_readdata_pre[0] = DFFEAS(ZB1L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , PB2_q_b[0],  ,  , U1_read_0);


--YD1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[0] at M10K_X5_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[0]_PORT_A_data_in = BUS(WB2L25, WB2L37);
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = !Z1L3;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = Z1L3;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = WB2_src_data[32];
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[0] = YD1_q_a[0]_PORT_A_data_out[0];

--YD1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[1] at M10K_X5_Y9_N0
YD1_q_a[0]_PORT_A_data_in = BUS(WB2L25, WB2L37);
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = !Z1L3;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = Z1L3;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = WB2_src_data[32];
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[1] = YD1_q_a[0]_PORT_A_data_out[1];


--TC1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61 at MLABCELL_X25_Y6_N39
TC1L118_adder_eqn = ( TC1_E_alu_sub ) + ( GND ) + ( TC1L127 );
TC1L118 = SUM(TC1L118_adder_eqn);


--TC1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16] at FF_X27_Y7_N16
--register power-up is low

TC1_E_src2[16] = DFFEAS(TC1L737, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L753,  );


--TC1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16] at FF_X27_Y8_N13
--register power-up is low

TC1_E_src1[16] = DFFEAS(TC1L492, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L472,  );


--TC1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1] at FF_X27_Y8_N31
--register power-up is low

TC1_E_src1[1] = DFFEAS(TC1L473, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L472,  );


--TC1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22] at FF_X27_Y7_N31
--register power-up is low

TC1_E_src2[22] = DFFEAS(TC1L743, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L753,  );


--TC1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22] at FF_X25_Y6_N44
--register power-up is low

TC1_E_src1[22] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC1_q_b[22],  , TC1L472, VCC);


--TC1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21] at FF_X27_Y7_N40
--register power-up is low

TC1_E_src2[21] = DFFEAS(TC1L742, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L753,  );


--TC1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21] at FF_X25_Y6_N47
--register power-up is low

TC1_E_src1[21] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC1_q_b[21],  , TC1L472, VCC);


--TC1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20] at FF_X27_Y7_N20
--register power-up is low

TC1_E_src2[20] = DFFEAS(TC1L741, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L753,  );


--TC1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20] at FF_X25_Y6_N50
--register power-up is low

TC1_E_src1[20] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC1_q_b[20],  , TC1L472, VCC);


--TC1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19] at FF_X27_Y7_N22
--register power-up is low

TC1_E_src2[19] = DFFEAS(TC1L740, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L753,  );


--TC1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19] at FF_X25_Y6_N53
--register power-up is low

TC1_E_src1[19] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC1_q_b[19],  , TC1L472, VCC);


--TC1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18] at FF_X27_Y7_N1
--register power-up is low

TC1_E_src2[18] = DFFEAS(TC1L739, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L753,  );


--TC1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18] at FF_X27_Y6_N1
--register power-up is low

TC1_E_src1[18] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC1_q_b[18],  , TC1L472, VCC);


--TC1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17] at FF_X27_Y7_N4
--register power-up is low

TC1_E_src2[17] = DFFEAS(TC1L738, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L753,  );


--TC1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17] at FF_X27_Y6_N59
--register power-up is low

TC1_E_src1[17] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC1_q_b[17],  , TC1L472, VCC);


--TC1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24] at FF_X27_Y7_N56
--register power-up is low

TC1_E_src2[24] = DFFEAS(TC1L745, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L753,  );


--TC1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24] at FF_X27_Y6_N52
--register power-up is low

TC1_E_src1[24] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC1_q_b[24],  , TC1L472, VCC);


--TC1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23] at FF_X27_Y7_N58
--register power-up is low

TC1_E_src2[23] = DFFEAS(TC1L744, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L753,  );


--TC1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23] at FF_X27_Y6_N46
--register power-up is low

TC1_E_src1[23] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC1_q_b[23],  , TC1L472, VCC);


--TC1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26] at FF_X27_Y7_N49
--register power-up is low

TC1_E_src2[26] = DFFEAS(TC1L747, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L753,  );


--TC1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26] at FF_X27_Y6_N16
--register power-up is low

TC1_E_src1[26] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC1_q_b[26],  , TC1L472, VCC);


--TC1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25] at FF_X27_Y7_N52
--register power-up is low

TC1_E_src2[25] = DFFEAS(TC1L746, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L753,  );


--TC1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25] at FF_X27_Y6_N8
--register power-up is low

TC1_E_src1[25] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC1_q_b[25],  , TC1L472, VCC);


--TC1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28] at FF_X27_Y7_N7
--register power-up is low

TC1_E_src2[28] = DFFEAS(TC1L749, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L753,  );


--TC1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28] at FF_X27_Y6_N29
--register power-up is low

TC1_E_src1[28] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC1_q_b[28],  , TC1L472, VCC);


--TC1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27] at FF_X27_Y7_N11
--register power-up is low

TC1_E_src2[27] = DFFEAS(TC1L748, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L753,  );


--TC1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27] at FF_X27_Y6_N26
--register power-up is low

TC1_E_src1[27] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC1_q_b[27],  , TC1L472, VCC);


--TC1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0] at FF_X24_Y7_N5
--register power-up is low

TC1_E_src1[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC1_q_b[0],  , TC1L472, VCC);


--TC1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31] at FF_X25_Y6_N56
--register power-up is low

TC1_E_src1[31] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC1_q_b[31],  , TC1L472, VCC);


--TC1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30] at FF_X27_Y7_N25
--register power-up is low

TC1_E_src2[30] = DFFEAS(TC1L751, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L753,  );


--TC1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30] at FF_X25_Y6_N59
--register power-up is low

TC1_E_src1[30] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC1_q_b[30],  , TC1L472, VCC);


--TC1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29] at FF_X27_Y7_N43
--register power-up is low

TC1_E_src2[29] = DFFEAS(TC1L750, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L753,  );


--TC1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29] at FF_X27_Y6_N11
--register power-up is low

TC1_E_src1[29] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC1_q_b[29],  , TC1L472, VCC);


--TC1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg at FF_X22_Y8_N49
--register power-up is low

TC1_W_estatus_reg = DFFEAS(TC1L812, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_E_valid_from_R, TC1_W_status_reg_pie,  ,  , TC1_R_ctrl_exception);


--TC1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0] at FF_X23_Y6_N53
--register power-up is low

TC1_E_shift_rot_result[0] = DFFEAS(TC1L436, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1L470Q,  ,  , TC1_E_new_inst);


--TC1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65 at MLABCELL_X25_Y7_N3
TC1L122_adder_eqn = ( TC1L470Q ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[0]) ) + ( TC1L131 );
TC1L122 = SUM(TC1L122_adder_eqn);

--TC1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~66 at MLABCELL_X25_Y7_N3
TC1L123_adder_eqn = ( TC1L470Q ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[0]) ) + ( TC1L131 );
TC1L123 = CARRY(TC1L123_adder_eqn);


--YD1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[22] at M10K_X5_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[22]_PORT_A_data_in = BUS(WB2L26, WB2L27);
YD1_q_a[22]_PORT_A_data_in_reg = DFFE(YD1_q_a[22]_PORT_A_data_in, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[22]_PORT_A_address_reg = DFFE(YD1_q_a[22]_PORT_A_address, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_write_enable = !Z1L3;
YD1_q_a[22]_PORT_A_write_enable_reg = DFFE(YD1_q_a[22]_PORT_A_write_enable, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_read_enable = Z1L3;
YD1_q_a[22]_PORT_A_read_enable_reg = DFFE(YD1_q_a[22]_PORT_A_read_enable, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_byte_mask = WB2_src_data[34];
YD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[22]_PORT_A_byte_mask, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_clock_0 = GLOBAL(A1L23);
YD1_q_a[22]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[22]_PORT_A_data_out = MEMORY(YD1_q_a[22]_PORT_A_data_in_reg, , YD1_q_a[22]_PORT_A_address_reg, , YD1_q_a[22]_PORT_A_write_enable_reg, YD1_q_a[22]_PORT_A_read_enable_reg, , , YD1_q_a[22]_PORT_A_byte_mask_reg, , YD1_q_a[22]_clock_0, , YD1_q_a[22]_clock_enable_0, , , , , );
YD1_q_a[22] = YD1_q_a[22]_PORT_A_data_out[0];

--YD1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[23] at M10K_X5_Y13_N0
YD1_q_a[22]_PORT_A_data_in = BUS(WB2L26, WB2L27);
YD1_q_a[22]_PORT_A_data_in_reg = DFFE(YD1_q_a[22]_PORT_A_data_in, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[22]_PORT_A_address_reg = DFFE(YD1_q_a[22]_PORT_A_address, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_write_enable = !Z1L3;
YD1_q_a[22]_PORT_A_write_enable_reg = DFFE(YD1_q_a[22]_PORT_A_write_enable, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_read_enable = Z1L3;
YD1_q_a[22]_PORT_A_read_enable_reg = DFFE(YD1_q_a[22]_PORT_A_read_enable, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_byte_mask = WB2_src_data[34];
YD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[22]_PORT_A_byte_mask, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_clock_0 = GLOBAL(A1L23);
YD1_q_a[22]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[22]_PORT_A_data_out = MEMORY(YD1_q_a[22]_PORT_A_data_in_reg, , YD1_q_a[22]_PORT_A_address_reg, , YD1_q_a[22]_PORT_A_write_enable_reg, YD1_q_a[22]_PORT_A_read_enable_reg, , , YD1_q_a[22]_PORT_A_byte_mask_reg, , YD1_q_a[22]_clock_0, , YD1_q_a[22]_clock_enable_0, , , , , );
YD1_q_a[23] = YD1_q_a[22]_PORT_A_data_out[1];


--YD1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[24] at M10K_X14_Y14_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[24]_PORT_A_data_in = BUS(WB2L28, WB2L29);
YD1_q_a[24]_PORT_A_data_in_reg = DFFE(YD1_q_a[24]_PORT_A_data_in, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[24]_PORT_A_address_reg = DFFE(YD1_q_a[24]_PORT_A_address, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_write_enable = !Z1L3;
YD1_q_a[24]_PORT_A_write_enable_reg = DFFE(YD1_q_a[24]_PORT_A_write_enable, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_read_enable = Z1L3;
YD1_q_a[24]_PORT_A_read_enable_reg = DFFE(YD1_q_a[24]_PORT_A_read_enable, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_byte_mask = WB2_src_data[35];
YD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[24]_PORT_A_byte_mask, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_clock_0 = GLOBAL(A1L23);
YD1_q_a[24]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[24]_PORT_A_data_out = MEMORY(YD1_q_a[24]_PORT_A_data_in_reg, , YD1_q_a[24]_PORT_A_address_reg, , YD1_q_a[24]_PORT_A_write_enable_reg, YD1_q_a[24]_PORT_A_read_enable_reg, , , YD1_q_a[24]_PORT_A_byte_mask_reg, , YD1_q_a[24]_clock_0, , YD1_q_a[24]_clock_enable_0, , , , , );
YD1_q_a[24] = YD1_q_a[24]_PORT_A_data_out[0];

--YD1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[25] at M10K_X14_Y14_N0
YD1_q_a[24]_PORT_A_data_in = BUS(WB2L28, WB2L29);
YD1_q_a[24]_PORT_A_data_in_reg = DFFE(YD1_q_a[24]_PORT_A_data_in, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[24]_PORT_A_address_reg = DFFE(YD1_q_a[24]_PORT_A_address, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_write_enable = !Z1L3;
YD1_q_a[24]_PORT_A_write_enable_reg = DFFE(YD1_q_a[24]_PORT_A_write_enable, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_read_enable = Z1L3;
YD1_q_a[24]_PORT_A_read_enable_reg = DFFE(YD1_q_a[24]_PORT_A_read_enable, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_byte_mask = WB2_src_data[35];
YD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[24]_PORT_A_byte_mask, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_clock_0 = GLOBAL(A1L23);
YD1_q_a[24]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[24]_PORT_A_data_out = MEMORY(YD1_q_a[24]_PORT_A_data_in_reg, , YD1_q_a[24]_PORT_A_address_reg, , YD1_q_a[24]_PORT_A_write_enable_reg, YD1_q_a[24]_PORT_A_read_enable_reg, , , YD1_q_a[24]_PORT_A_byte_mask_reg, , YD1_q_a[24]_clock_0, , YD1_q_a[24]_clock_enable_0, , , , , );
YD1_q_a[25] = YD1_q_a[24]_PORT_A_data_out[1];


--YD1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[26] at M10K_X14_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[26]_PORT_A_data_in = BUS(WB2L30, WB2L52);
YD1_q_a[26]_PORT_A_data_in_reg = DFFE(YD1_q_a[26]_PORT_A_data_in, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[26]_PORT_A_address_reg = DFFE(YD1_q_a[26]_PORT_A_address, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_write_enable = !Z1L3;
YD1_q_a[26]_PORT_A_write_enable_reg = DFFE(YD1_q_a[26]_PORT_A_write_enable, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_read_enable = Z1L3;
YD1_q_a[26]_PORT_A_read_enable_reg = DFFE(YD1_q_a[26]_PORT_A_read_enable, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_byte_mask = WB2_src_data[35];
YD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[26]_PORT_A_byte_mask, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_clock_0 = GLOBAL(A1L23);
YD1_q_a[26]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[26]_PORT_A_data_out = MEMORY(YD1_q_a[26]_PORT_A_data_in_reg, , YD1_q_a[26]_PORT_A_address_reg, , YD1_q_a[26]_PORT_A_write_enable_reg, YD1_q_a[26]_PORT_A_read_enable_reg, , , YD1_q_a[26]_PORT_A_byte_mask_reg, , YD1_q_a[26]_clock_0, , YD1_q_a[26]_clock_enable_0, , , , , );
YD1_q_a[26] = YD1_q_a[26]_PORT_A_data_out[0];

--YD1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[27] at M10K_X14_Y12_N0
YD1_q_a[26]_PORT_A_data_in = BUS(WB2L30, WB2L52);
YD1_q_a[26]_PORT_A_data_in_reg = DFFE(YD1_q_a[26]_PORT_A_data_in, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[26]_PORT_A_address_reg = DFFE(YD1_q_a[26]_PORT_A_address, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_write_enable = !Z1L3;
YD1_q_a[26]_PORT_A_write_enable_reg = DFFE(YD1_q_a[26]_PORT_A_write_enable, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_read_enable = Z1L3;
YD1_q_a[26]_PORT_A_read_enable_reg = DFFE(YD1_q_a[26]_PORT_A_read_enable, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_byte_mask = WB2_src_data[35];
YD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[26]_PORT_A_byte_mask, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_clock_0 = GLOBAL(A1L23);
YD1_q_a[26]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[26]_PORT_A_data_out = MEMORY(YD1_q_a[26]_PORT_A_data_in_reg, , YD1_q_a[26]_PORT_A_address_reg, , YD1_q_a[26]_PORT_A_write_enable_reg, YD1_q_a[26]_PORT_A_read_enable_reg, , , YD1_q_a[26]_PORT_A_byte_mask_reg, , YD1_q_a[26]_clock_0, , YD1_q_a[26]_clock_enable_0, , , , , );
YD1_q_a[27] = YD1_q_a[26]_PORT_A_data_out[1];


--YD1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[11] at M10K_X14_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[11]_PORT_A_data_in = BUS(WB2L31, WB2L32);
YD1_q_a[11]_PORT_A_data_in_reg = DFFE(YD1_q_a[11]_PORT_A_data_in, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[11]_PORT_A_address_reg = DFFE(YD1_q_a[11]_PORT_A_address, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_write_enable = !Z1L3;
YD1_q_a[11]_PORT_A_write_enable_reg = DFFE(YD1_q_a[11]_PORT_A_write_enable, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_read_enable = Z1L3;
YD1_q_a[11]_PORT_A_read_enable_reg = DFFE(YD1_q_a[11]_PORT_A_read_enable, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_byte_mask = WB2_src_data[33];
YD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[11]_PORT_A_byte_mask, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_clock_0 = GLOBAL(A1L23);
YD1_q_a[11]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[11]_PORT_A_data_out = MEMORY(YD1_q_a[11]_PORT_A_data_in_reg, , YD1_q_a[11]_PORT_A_address_reg, , YD1_q_a[11]_PORT_A_write_enable_reg, YD1_q_a[11]_PORT_A_read_enable_reg, , , YD1_q_a[11]_PORT_A_byte_mask_reg, , YD1_q_a[11]_clock_0, , YD1_q_a[11]_clock_enable_0, , , , , );
YD1_q_a[11] = YD1_q_a[11]_PORT_A_data_out[0];

--YD1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[12] at M10K_X14_Y9_N0
YD1_q_a[11]_PORT_A_data_in = BUS(WB2L31, WB2L32);
YD1_q_a[11]_PORT_A_data_in_reg = DFFE(YD1_q_a[11]_PORT_A_data_in, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[11]_PORT_A_address_reg = DFFE(YD1_q_a[11]_PORT_A_address, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_write_enable = !Z1L3;
YD1_q_a[11]_PORT_A_write_enable_reg = DFFE(YD1_q_a[11]_PORT_A_write_enable, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_read_enable = Z1L3;
YD1_q_a[11]_PORT_A_read_enable_reg = DFFE(YD1_q_a[11]_PORT_A_read_enable, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_byte_mask = WB2_src_data[33];
YD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[11]_PORT_A_byte_mask, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_clock_0 = GLOBAL(A1L23);
YD1_q_a[11]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[11]_PORT_A_data_out = MEMORY(YD1_q_a[11]_PORT_A_data_in_reg, , YD1_q_a[11]_PORT_A_address_reg, , YD1_q_a[11]_PORT_A_write_enable_reg, YD1_q_a[11]_PORT_A_read_enable_reg, , , YD1_q_a[11]_PORT_A_byte_mask_reg, , YD1_q_a[11]_clock_0, , YD1_q_a[11]_clock_enable_0, , , , , );
YD1_q_a[12] = YD1_q_a[11]_PORT_A_data_out[1];


--YD1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[13] at M10K_X26_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[13]_PORT_A_data_in = BUS(WB2L33, WB2L34);
YD1_q_a[13]_PORT_A_data_in_reg = DFFE(YD1_q_a[13]_PORT_A_data_in, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[13]_PORT_A_address_reg = DFFE(YD1_q_a[13]_PORT_A_address, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_write_enable = !Z1L3;
YD1_q_a[13]_PORT_A_write_enable_reg = DFFE(YD1_q_a[13]_PORT_A_write_enable, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_read_enable = Z1L3;
YD1_q_a[13]_PORT_A_read_enable_reg = DFFE(YD1_q_a[13]_PORT_A_read_enable, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_byte_mask = WB2_src_data[33];
YD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[13]_PORT_A_byte_mask, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_clock_0 = GLOBAL(A1L23);
YD1_q_a[13]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[13]_PORT_A_data_out = MEMORY(YD1_q_a[13]_PORT_A_data_in_reg, , YD1_q_a[13]_PORT_A_address_reg, , YD1_q_a[13]_PORT_A_write_enable_reg, YD1_q_a[13]_PORT_A_read_enable_reg, , , YD1_q_a[13]_PORT_A_byte_mask_reg, , YD1_q_a[13]_clock_0, , YD1_q_a[13]_clock_enable_0, , , , , );
YD1_q_a[13] = YD1_q_a[13]_PORT_A_data_out[0];

--YD1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[14] at M10K_X26_Y13_N0
YD1_q_a[13]_PORT_A_data_in = BUS(WB2L33, WB2L34);
YD1_q_a[13]_PORT_A_data_in_reg = DFFE(YD1_q_a[13]_PORT_A_data_in, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[13]_PORT_A_address_reg = DFFE(YD1_q_a[13]_PORT_A_address, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_write_enable = !Z1L3;
YD1_q_a[13]_PORT_A_write_enable_reg = DFFE(YD1_q_a[13]_PORT_A_write_enable, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_read_enable = Z1L3;
YD1_q_a[13]_PORT_A_read_enable_reg = DFFE(YD1_q_a[13]_PORT_A_read_enable, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_byte_mask = WB2_src_data[33];
YD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[13]_PORT_A_byte_mask, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_clock_0 = GLOBAL(A1L23);
YD1_q_a[13]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[13]_PORT_A_data_out = MEMORY(YD1_q_a[13]_PORT_A_data_in_reg, , YD1_q_a[13]_PORT_A_address_reg, , YD1_q_a[13]_PORT_A_write_enable_reg, YD1_q_a[13]_PORT_A_read_enable_reg, , , YD1_q_a[13]_PORT_A_byte_mask_reg, , YD1_q_a[13]_clock_0, , YD1_q_a[13]_clock_enable_0, , , , , );
YD1_q_a[14] = YD1_q_a[13]_PORT_A_data_out[1];


--YD1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[16] at M10K_X14_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[16]_PORT_A_data_in = BUS(WB2L36, WB2L47);
YD1_q_a[16]_PORT_A_data_in_reg = DFFE(YD1_q_a[16]_PORT_A_data_in, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[16]_PORT_A_address_reg = DFFE(YD1_q_a[16]_PORT_A_address, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_write_enable = !Z1L3;
YD1_q_a[16]_PORT_A_write_enable_reg = DFFE(YD1_q_a[16]_PORT_A_write_enable, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_read_enable = Z1L3;
YD1_q_a[16]_PORT_A_read_enable_reg = DFFE(YD1_q_a[16]_PORT_A_read_enable, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_byte_mask = WB2_src_data[34];
YD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[16]_PORT_A_byte_mask, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_clock_0 = GLOBAL(A1L23);
YD1_q_a[16]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[16]_PORT_A_data_out = MEMORY(YD1_q_a[16]_PORT_A_data_in_reg, , YD1_q_a[16]_PORT_A_address_reg, , YD1_q_a[16]_PORT_A_write_enable_reg, YD1_q_a[16]_PORT_A_read_enable_reg, , , YD1_q_a[16]_PORT_A_byte_mask_reg, , YD1_q_a[16]_clock_0, , YD1_q_a[16]_clock_enable_0, , , , , );
YD1_q_a[16] = YD1_q_a[16]_PORT_A_data_out[0];

--YD1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[17] at M10K_X14_Y13_N0
YD1_q_a[16]_PORT_A_data_in = BUS(WB2L36, WB2L47);
YD1_q_a[16]_PORT_A_data_in_reg = DFFE(YD1_q_a[16]_PORT_A_data_in, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[16]_PORT_A_address_reg = DFFE(YD1_q_a[16]_PORT_A_address, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_write_enable = !Z1L3;
YD1_q_a[16]_PORT_A_write_enable_reg = DFFE(YD1_q_a[16]_PORT_A_write_enable, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_read_enable = Z1L3;
YD1_q_a[16]_PORT_A_read_enable_reg = DFFE(YD1_q_a[16]_PORT_A_read_enable, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_byte_mask = WB2_src_data[34];
YD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[16]_PORT_A_byte_mask, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_clock_0 = GLOBAL(A1L23);
YD1_q_a[16]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[16]_PORT_A_data_out = MEMORY(YD1_q_a[16]_PORT_A_data_in_reg, , YD1_q_a[16]_PORT_A_address_reg, , YD1_q_a[16]_PORT_A_write_enable_reg, YD1_q_a[16]_PORT_A_read_enable_reg, , , YD1_q_a[16]_PORT_A_byte_mask_reg, , YD1_q_a[16]_clock_0, , YD1_q_a[16]_clock_enable_0, , , , , );
YD1_q_a[17] = YD1_q_a[16]_PORT_A_data_out[1];


--YD1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[2] at M10K_X5_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[2]_PORT_A_data_in = BUS(WB2L38, WB2L39);
YD1_q_a[2]_PORT_A_data_in_reg = DFFE(YD1_q_a[2]_PORT_A_data_in, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[2]_PORT_A_address_reg = DFFE(YD1_q_a[2]_PORT_A_address, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_write_enable = !Z1L3;
YD1_q_a[2]_PORT_A_write_enable_reg = DFFE(YD1_q_a[2]_PORT_A_write_enable, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_read_enable = Z1L3;
YD1_q_a[2]_PORT_A_read_enable_reg = DFFE(YD1_q_a[2]_PORT_A_read_enable, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_byte_mask = WB2_src_data[32];
YD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[2]_PORT_A_byte_mask, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_clock_0 = GLOBAL(A1L23);
YD1_q_a[2]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[2]_PORT_A_data_out = MEMORY(YD1_q_a[2]_PORT_A_data_in_reg, , YD1_q_a[2]_PORT_A_address_reg, , YD1_q_a[2]_PORT_A_write_enable_reg, YD1_q_a[2]_PORT_A_read_enable_reg, , , YD1_q_a[2]_PORT_A_byte_mask_reg, , YD1_q_a[2]_clock_0, , YD1_q_a[2]_clock_enable_0, , , , , );
YD1_q_a[2] = YD1_q_a[2]_PORT_A_data_out[0];

--YD1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[3] at M10K_X5_Y10_N0
YD1_q_a[2]_PORT_A_data_in = BUS(WB2L38, WB2L39);
YD1_q_a[2]_PORT_A_data_in_reg = DFFE(YD1_q_a[2]_PORT_A_data_in, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[2]_PORT_A_address_reg = DFFE(YD1_q_a[2]_PORT_A_address, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_write_enable = !Z1L3;
YD1_q_a[2]_PORT_A_write_enable_reg = DFFE(YD1_q_a[2]_PORT_A_write_enable, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_read_enable = Z1L3;
YD1_q_a[2]_PORT_A_read_enable_reg = DFFE(YD1_q_a[2]_PORT_A_read_enable, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_byte_mask = WB2_src_data[32];
YD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[2]_PORT_A_byte_mask, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_clock_0 = GLOBAL(A1L23);
YD1_q_a[2]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[2]_PORT_A_data_out = MEMORY(YD1_q_a[2]_PORT_A_data_in_reg, , YD1_q_a[2]_PORT_A_address_reg, , YD1_q_a[2]_PORT_A_write_enable_reg, YD1_q_a[2]_PORT_A_read_enable_reg, , , YD1_q_a[2]_PORT_A_byte_mask_reg, , YD1_q_a[2]_clock_0, , YD1_q_a[2]_clock_enable_0, , , , , );
YD1_q_a[3] = YD1_q_a[2]_PORT_A_data_out[1];


--YD1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[4] at M10K_X5_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[4]_PORT_A_data_in = BUS(WB2L40, WB2L41);
YD1_q_a[4]_PORT_A_data_in_reg = DFFE(YD1_q_a[4]_PORT_A_data_in, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[4]_PORT_A_address_reg = DFFE(YD1_q_a[4]_PORT_A_address, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_write_enable = !Z1L3;
YD1_q_a[4]_PORT_A_write_enable_reg = DFFE(YD1_q_a[4]_PORT_A_write_enable, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_read_enable = Z1L3;
YD1_q_a[4]_PORT_A_read_enable_reg = DFFE(YD1_q_a[4]_PORT_A_read_enable, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_byte_mask = WB2_src_data[32];
YD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[4]_PORT_A_byte_mask, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_clock_0 = GLOBAL(A1L23);
YD1_q_a[4]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[4]_PORT_A_data_out = MEMORY(YD1_q_a[4]_PORT_A_data_in_reg, , YD1_q_a[4]_PORT_A_address_reg, , YD1_q_a[4]_PORT_A_write_enable_reg, YD1_q_a[4]_PORT_A_read_enable_reg, , , YD1_q_a[4]_PORT_A_byte_mask_reg, , YD1_q_a[4]_clock_0, , YD1_q_a[4]_clock_enable_0, , , , , );
YD1_q_a[4] = YD1_q_a[4]_PORT_A_data_out[0];

--YD1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[5] at M10K_X5_Y11_N0
YD1_q_a[4]_PORT_A_data_in = BUS(WB2L40, WB2L41);
YD1_q_a[4]_PORT_A_data_in_reg = DFFE(YD1_q_a[4]_PORT_A_data_in, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[4]_PORT_A_address_reg = DFFE(YD1_q_a[4]_PORT_A_address, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_write_enable = !Z1L3;
YD1_q_a[4]_PORT_A_write_enable_reg = DFFE(YD1_q_a[4]_PORT_A_write_enable, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_read_enable = Z1L3;
YD1_q_a[4]_PORT_A_read_enable_reg = DFFE(YD1_q_a[4]_PORT_A_read_enable, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_byte_mask = WB2_src_data[32];
YD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[4]_PORT_A_byte_mask, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_clock_0 = GLOBAL(A1L23);
YD1_q_a[4]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[4]_PORT_A_data_out = MEMORY(YD1_q_a[4]_PORT_A_data_in_reg, , YD1_q_a[4]_PORT_A_address_reg, , YD1_q_a[4]_PORT_A_write_enable_reg, YD1_q_a[4]_PORT_A_read_enable_reg, , , YD1_q_a[4]_PORT_A_byte_mask_reg, , YD1_q_a[4]_clock_0, , YD1_q_a[4]_clock_enable_0, , , , , );
YD1_q_a[5] = YD1_q_a[4]_PORT_A_data_out[1];


--TC1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1] at FF_X21_Y9_N55
--register power-up is low

TC1_F_pc[1] = DFFEAS(TC1L664, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27] at FF_X17_Y6_N16
--register power-up is low

TC1_D_iw[27] = DFFEAS(TC1L643, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  , TC1L1049,  );


--TC1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28] at FF_X17_Y6_N7
--register power-up is low

TC1_D_iw[28] = DFFEAS(TC1L644, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  , TC1L1049,  );


--TC1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29] at FF_X17_Y8_N46
--register power-up is low

TC1_D_iw[29] = DFFEAS(TC1L645, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  , TC1L1049,  );


--TC1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30] at FF_X17_Y6_N46
--register power-up is low

TC1_D_iw[30] = DFFEAS(TC1L646, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  , TC1L1049,  );


--TC1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31] at FF_X17_Y8_N43
--register power-up is low

TC1_D_iw[31] = DFFEAS(TC1L647, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  , TC1L1049,  );


--YD1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[9] at M10K_X26_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[9]_PORT_A_data_in = BUS(WB2L43, WB2L35);
YD1_q_a[9]_PORT_A_data_in_reg = DFFE(YD1_q_a[9]_PORT_A_data_in, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[9]_PORT_A_address_reg = DFFE(YD1_q_a[9]_PORT_A_address, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_write_enable = !Z1L3;
YD1_q_a[9]_PORT_A_write_enable_reg = DFFE(YD1_q_a[9]_PORT_A_write_enable, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_read_enable = Z1L3;
YD1_q_a[9]_PORT_A_read_enable_reg = DFFE(YD1_q_a[9]_PORT_A_read_enable, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_byte_mask = WB2_src_data[33];
YD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[9]_PORT_A_byte_mask, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_clock_0 = GLOBAL(A1L23);
YD1_q_a[9]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[9]_PORT_A_data_out = MEMORY(YD1_q_a[9]_PORT_A_data_in_reg, , YD1_q_a[9]_PORT_A_address_reg, , YD1_q_a[9]_PORT_A_write_enable_reg, YD1_q_a[9]_PORT_A_read_enable_reg, , , YD1_q_a[9]_PORT_A_byte_mask_reg, , YD1_q_a[9]_clock_0, , YD1_q_a[9]_clock_enable_0, , , , , );
YD1_q_a[9] = YD1_q_a[9]_PORT_A_data_out[0];

--YD1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[15] at M10K_X26_Y10_N0
YD1_q_a[9]_PORT_A_data_in = BUS(WB2L43, WB2L35);
YD1_q_a[9]_PORT_A_data_in_reg = DFFE(YD1_q_a[9]_PORT_A_data_in, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[9]_PORT_A_address_reg = DFFE(YD1_q_a[9]_PORT_A_address, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_write_enable = !Z1L3;
YD1_q_a[9]_PORT_A_write_enable_reg = DFFE(YD1_q_a[9]_PORT_A_write_enable, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_read_enable = Z1L3;
YD1_q_a[9]_PORT_A_read_enable_reg = DFFE(YD1_q_a[9]_PORT_A_read_enable, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_byte_mask = WB2_src_data[33];
YD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[9]_PORT_A_byte_mask, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_clock_0 = GLOBAL(A1L23);
YD1_q_a[9]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[9]_PORT_A_data_out = MEMORY(YD1_q_a[9]_PORT_A_data_in_reg, , YD1_q_a[9]_PORT_A_address_reg, , YD1_q_a[9]_PORT_A_write_enable_reg, YD1_q_a[9]_PORT_A_read_enable_reg, , , YD1_q_a[9]_PORT_A_byte_mask_reg, , YD1_q_a[9]_clock_0, , YD1_q_a[9]_clock_enable_0, , , , , );
YD1_q_a[15] = YD1_q_a[9]_PORT_A_data_out[1];


--YD1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[8] at M10K_X26_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[8]_PORT_A_data_in = BUS(WB2L44, WB2L46);
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = !Z1L3;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = Z1L3;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = WB2_src_data[33];
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[8] = YD1_q_a[8]_PORT_A_data_out[0];

--YD1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[10] at M10K_X26_Y12_N0
YD1_q_a[8]_PORT_A_data_in = BUS(WB2L44, WB2L46);
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = !Z1L3;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = Z1L3;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = WB2_src_data[33];
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[10] = YD1_q_a[8]_PORT_A_data_out[1];


--TC1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0] at FF_X21_Y9_N58
--register power-up is low

TC1_F_pc[0] = DFFEAS(TC1L663, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--YD1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[6] at M10K_X14_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[6]_PORT_A_data_in = BUS(WB2L45, WB2L42);
YD1_q_a[6]_PORT_A_data_in_reg = DFFE(YD1_q_a[6]_PORT_A_data_in, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[6]_PORT_A_address_reg = DFFE(YD1_q_a[6]_PORT_A_address, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_write_enable = !Z1L3;
YD1_q_a[6]_PORT_A_write_enable_reg = DFFE(YD1_q_a[6]_PORT_A_write_enable, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_read_enable = Z1L3;
YD1_q_a[6]_PORT_A_read_enable_reg = DFFE(YD1_q_a[6]_PORT_A_read_enable, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_byte_mask = WB2_src_data[32];
YD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[6]_PORT_A_byte_mask, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_clock_0 = GLOBAL(A1L23);
YD1_q_a[6]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[6]_PORT_A_data_out = MEMORY(YD1_q_a[6]_PORT_A_data_in_reg, , YD1_q_a[6]_PORT_A_address_reg, , YD1_q_a[6]_PORT_A_write_enable_reg, YD1_q_a[6]_PORT_A_read_enable_reg, , , YD1_q_a[6]_PORT_A_byte_mask_reg, , YD1_q_a[6]_clock_0, , YD1_q_a[6]_clock_enable_0, , , , , );
YD1_q_a[6] = YD1_q_a[6]_PORT_A_data_out[0];

--YD1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[7] at M10K_X14_Y11_N0
YD1_q_a[6]_PORT_A_data_in = BUS(WB2L45, WB2L42);
YD1_q_a[6]_PORT_A_data_in_reg = DFFE(YD1_q_a[6]_PORT_A_data_in, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[6]_PORT_A_address_reg = DFFE(YD1_q_a[6]_PORT_A_address, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_write_enable = !Z1L3;
YD1_q_a[6]_PORT_A_write_enable_reg = DFFE(YD1_q_a[6]_PORT_A_write_enable, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_read_enable = Z1L3;
YD1_q_a[6]_PORT_A_read_enable_reg = DFFE(YD1_q_a[6]_PORT_A_read_enable, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_byte_mask = WB2_src_data[32];
YD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[6]_PORT_A_byte_mask, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_clock_0 = GLOBAL(A1L23);
YD1_q_a[6]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[6]_PORT_A_data_out = MEMORY(YD1_q_a[6]_PORT_A_data_in_reg, , YD1_q_a[6]_PORT_A_address_reg, , YD1_q_a[6]_PORT_A_write_enable_reg, YD1_q_a[6]_PORT_A_read_enable_reg, , , YD1_q_a[6]_PORT_A_byte_mask_reg, , YD1_q_a[6]_clock_0, , YD1_q_a[6]_clock_enable_0, , , , , );
YD1_q_a[7] = YD1_q_a[6]_PORT_A_data_out[1];


--TC1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2] at FF_X21_Y9_N13
--register power-up is low

TC1_F_pc[2] = DFFEAS(TC1L665, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3] at FF_X22_Y9_N49
--register power-up is low

TC1_F_pc[3] = DFFEAS(TC1L676, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid, VCC,  ,  , TC1_R_ctrl_exception);


--TC1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5] at FF_X21_Y9_N10
--register power-up is low

TC1_F_pc[5] = DFFEAS(TC1L667, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4] at FF_X21_Y9_N16
--register power-up is low

TC1_F_pc[4] = DFFEAS(TC1L666, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--YD1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[18] at M10K_X26_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[18]_PORT_A_data_in = BUS(WB2L48, WB2L49);
YD1_q_a[18]_PORT_A_data_in_reg = DFFE(YD1_q_a[18]_PORT_A_data_in, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[18]_PORT_A_address_reg = DFFE(YD1_q_a[18]_PORT_A_address, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_write_enable = !Z1L3;
YD1_q_a[18]_PORT_A_write_enable_reg = DFFE(YD1_q_a[18]_PORT_A_write_enable, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_read_enable = Z1L3;
YD1_q_a[18]_PORT_A_read_enable_reg = DFFE(YD1_q_a[18]_PORT_A_read_enable, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_byte_mask = WB2_src_data[34];
YD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[18]_PORT_A_byte_mask, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_clock_0 = GLOBAL(A1L23);
YD1_q_a[18]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[18]_PORT_A_data_out = MEMORY(YD1_q_a[18]_PORT_A_data_in_reg, , YD1_q_a[18]_PORT_A_address_reg, , YD1_q_a[18]_PORT_A_write_enable_reg, YD1_q_a[18]_PORT_A_read_enable_reg, , , YD1_q_a[18]_PORT_A_byte_mask_reg, , YD1_q_a[18]_clock_0, , YD1_q_a[18]_clock_enable_0, , , , , );
YD1_q_a[18] = YD1_q_a[18]_PORT_A_data_out[0];

--YD1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[19] at M10K_X26_Y9_N0
YD1_q_a[18]_PORT_A_data_in = BUS(WB2L48, WB2L49);
YD1_q_a[18]_PORT_A_data_in_reg = DFFE(YD1_q_a[18]_PORT_A_data_in, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[18]_PORT_A_address_reg = DFFE(YD1_q_a[18]_PORT_A_address, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_write_enable = !Z1L3;
YD1_q_a[18]_PORT_A_write_enable_reg = DFFE(YD1_q_a[18]_PORT_A_write_enable, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_read_enable = Z1L3;
YD1_q_a[18]_PORT_A_read_enable_reg = DFFE(YD1_q_a[18]_PORT_A_read_enable, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_byte_mask = WB2_src_data[34];
YD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[18]_PORT_A_byte_mask, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_clock_0 = GLOBAL(A1L23);
YD1_q_a[18]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[18]_PORT_A_data_out = MEMORY(YD1_q_a[18]_PORT_A_data_in_reg, , YD1_q_a[18]_PORT_A_address_reg, , YD1_q_a[18]_PORT_A_write_enable_reg, YD1_q_a[18]_PORT_A_read_enable_reg, , , YD1_q_a[18]_PORT_A_byte_mask_reg, , YD1_q_a[18]_clock_0, , YD1_q_a[18]_clock_enable_0, , , , , );
YD1_q_a[19] = YD1_q_a[18]_PORT_A_data_out[1];


--TC1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6] at FF_X21_Y9_N1
--register power-up is low

TC1_F_pc[6] = DFFEAS(TC1L668, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7] at FF_X21_Y9_N4
--register power-up is low

TC1_F_pc[7] = DFFEAS(TC1L669, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8] at FF_X21_Y9_N31
--register power-up is low

TC1_F_pc[8] = DFFEAS(TC1L670, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  , TC1_R_ctrl_exception,  );


--TC1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17] at FF_X23_Y8_N50
--register power-up is low

TC1_E_shift_rot_result[17] = DFFEAS(TC1L453, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1L494Q,  ,  , TC1_E_new_inst);


--YD1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[20] at M10K_X5_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[20]_PORT_A_data_in = BUS(WB2L51, WB2L50);
YD1_q_a[20]_PORT_A_data_in_reg = DFFE(YD1_q_a[20]_PORT_A_data_in, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[20]_PORT_A_address_reg = DFFE(YD1_q_a[20]_PORT_A_address, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_write_enable = !Z1L3;
YD1_q_a[20]_PORT_A_write_enable_reg = DFFE(YD1_q_a[20]_PORT_A_write_enable, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_read_enable = Z1L3;
YD1_q_a[20]_PORT_A_read_enable_reg = DFFE(YD1_q_a[20]_PORT_A_read_enable, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_byte_mask = WB2_src_data[34];
YD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[20]_PORT_A_byte_mask, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_clock_0 = GLOBAL(A1L23);
YD1_q_a[20]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[20]_PORT_A_data_out = MEMORY(YD1_q_a[20]_PORT_A_data_in_reg, , YD1_q_a[20]_PORT_A_address_reg, , YD1_q_a[20]_PORT_A_write_enable_reg, YD1_q_a[20]_PORT_A_read_enable_reg, , , YD1_q_a[20]_PORT_A_byte_mask_reg, , YD1_q_a[20]_clock_0, , YD1_q_a[20]_clock_enable_0, , , , , );
YD1_q_a[20] = YD1_q_a[20]_PORT_A_data_out[0];

--YD1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[21] at M10K_X5_Y12_N0
YD1_q_a[20]_PORT_A_data_in = BUS(WB2L51, WB2L50);
YD1_q_a[20]_PORT_A_data_in_reg = DFFE(YD1_q_a[20]_PORT_A_data_in, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[20]_PORT_A_address_reg = DFFE(YD1_q_a[20]_PORT_A_address, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_write_enable = !Z1L3;
YD1_q_a[20]_PORT_A_write_enable_reg = DFFE(YD1_q_a[20]_PORT_A_write_enable, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_read_enable = Z1L3;
YD1_q_a[20]_PORT_A_read_enable_reg = DFFE(YD1_q_a[20]_PORT_A_read_enable, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_byte_mask = WB2_src_data[34];
YD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[20]_PORT_A_byte_mask, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_clock_0 = GLOBAL(A1L23);
YD1_q_a[20]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[20]_PORT_A_data_out = MEMORY(YD1_q_a[20]_PORT_A_data_in_reg, , YD1_q_a[20]_PORT_A_address_reg, , YD1_q_a[20]_PORT_A_write_enable_reg, YD1_q_a[20]_PORT_A_read_enable_reg, , , YD1_q_a[20]_PORT_A_byte_mask_reg, , YD1_q_a[20]_clock_0, , YD1_q_a[20]_clock_enable_0, , , , , );
YD1_q_a[21] = YD1_q_a[20]_PORT_A_data_out[1];


--LD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 at LABCELL_X4_Y6_N54
LD1L2_adder_eqn = ( LD1_MonAReg[10] ) + ( VCC ) + ( LD1L8 );
LD1L2 = SUM(LD1L2_adder_eqn);


--ZB1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] at FF_X12_Y6_N26
--register power-up is low

ZB1_av_readdata_pre[1] = DFFEAS(ZB1L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , PB2_q_b[1],  ,  , U1_read_0);


--ZB1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] at FF_X11_Y4_N44
--register power-up is low

ZB1_av_readdata_pre[2] = DFFEAS(ZB1L7, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , PB2_q_b[2],  ,  , U1_read_0);


--ZB1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] at FF_X11_Y4_N26
--register power-up is low

ZB1_av_readdata_pre[3] = DFFEAS(ZB1L9, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , PB2_q_b[3],  ,  , U1_read_0);


--ZB1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] at FF_X11_Y4_N32
--register power-up is low

ZB1_av_readdata_pre[4] = DFFEAS(ZB1L11, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , PB2_q_b[4],  ,  , U1_read_0);


--ZB1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] at FF_X11_Y4_N17
--register power-up is low

ZB1_av_readdata_pre[5] = DFFEAS(ZB1L13, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , PB2_q_b[5],  ,  , U1_read_0);


--ZB1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] at FF_X11_Y4_N58
--register power-up is low

ZB1_av_readdata_pre[6] = DFFEAS(ZB1L15, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , PB2_q_b[6],  ,  , U1_read_0);


--ZB1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] at FF_X11_Y4_N5
--register power-up is low

ZB1_av_readdata_pre[7] = DFFEAS(ZB1L17, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , PB2_q_b[7],  ,  , U1_read_0);


--EB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7] at FF_X1_Y3_N16
--register power-up is low

EB1_count[7] = AMPP_FUNCTION(A1L5, EB1_count[6], !N1_clr_reg, !Q1_state[4], GND, EB1L64);


--PD1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4] at FF_X1_Y6_N47
--register power-up is low

PD1_sr[4] = DFFEAS(PD1L65, A1L5,  ,  , PD1L17,  ,  , PD1L16,  );


--BD1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] at FF_X2_Y6_N56
--register power-up is low

BD1_break_readreg[2] = DFFEAS(BD1L5, GLOBAL(A1L23),  ,  , BD1L8,  ,  , BD1L9,  );


--LD1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] at FF_X3_Y5_N22
--register power-up is low

LD1_MonDReg[2] = DFFEAS(LD1L59, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[2],  , LD1L53, !ND1_take_action_ocimem_b);


--LD1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] at FF_X4_Y6_N32
--register power-up is low

LD1_MonAReg[2] = DFFEAS(LD1L11, GLOBAL(A1L23),  ,  , ND1L72, ND1_jdo[26],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] at FF_X4_Y6_N35
--register power-up is low

LD1_MonAReg[3] = DFFEAS(LD1L15, GLOBAL(A1L23),  ,  , ND1L72, ND1_jdo[27],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] at FF_X4_Y6_N38
--register power-up is low

LD1_MonAReg[4] = DFFEAS(LD1L19, GLOBAL(A1L23),  ,  , ND1L72, ND1_jdo[28],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] at FF_X4_Y6_N40
--register power-up is low

LD1_MonAReg[5] = DFFEAS(LD1L23, GLOBAL(A1L23),  ,  , ND1L72, ND1_jdo[29],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] at FF_X4_Y6_N43
--register power-up is low

LD1_MonAReg[6] = DFFEAS(LD1L27, GLOBAL(A1L23),  ,  , ND1L72, ND1_jdo[30],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] at FF_X4_Y6_N47
--register power-up is low

LD1_MonAReg[7] = DFFEAS(LD1L31, GLOBAL(A1L23),  ,  , ND1L72, ND1_jdo[31],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] at FF_X4_Y6_N49
--register power-up is low

LD1_MonAReg[8] = DFFEAS(LD1L35, GLOBAL(A1L23),  ,  , ND1L72, ND1_jdo[32],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] at FF_X4_Y6_N52
--register power-up is low

LD1_MonAReg[9] = DFFEAS(LD1L7, GLOBAL(A1L23),  ,  , ND1L72, ND1_jdo[33],  ,  , ND1_take_action_ocimem_a);


--PB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0] at M10K_X5_Y4_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = U1L74;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[0] = PB2_q_b[0]_PORT_B_data_out[0];

--PB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7] at M10K_X5_Y4_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = U1L74;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[7] = PB2_q_b[0]_PORT_B_data_out[7];

--PB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6] at M10K_X5_Y4_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = U1L74;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[6] = PB2_q_b[0]_PORT_B_data_out[6];

--PB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5] at M10K_X5_Y4_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = U1L74;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[5] = PB2_q_b[0]_PORT_B_data_out[5];

--PB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4] at M10K_X5_Y4_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = U1L74;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[4] = PB2_q_b[0]_PORT_B_data_out[4];

--PB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3] at M10K_X5_Y4_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = U1L74;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[3] = PB2_q_b[0]_PORT_B_data_out[3];

--PB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2] at M10K_X5_Y4_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = U1L74;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[2] = PB2_q_b[0]_PORT_B_data_out[2];

--PB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1] at M10K_X5_Y4_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = U1L74;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[1] = PB2_q_b[0]_PORT_B_data_out[1];


--ZB2_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[0] at M10K_X14_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
ZB2_av_readdata_pre[0]_PORT_A_data_in = BUS(TC1_d_writedata[0], TC1_d_writedata[1]);
ZB2_av_readdata_pre[0]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[0]_PORT_A_data_in, ZB2_av_readdata_pre[0]_clock_0, , , );
ZB2_av_readdata_pre[0]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[0]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[0]_PORT_A_address, ZB2_av_readdata_pre[0]_clock_0, , , );
ZB2_av_readdata_pre[0]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[0]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[0]_PORT_A_write_enable, ZB2_av_readdata_pre[0]_clock_0, , , );
ZB2_av_readdata_pre[0]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[0]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[0]_PORT_A_read_enable, ZB2_av_readdata_pre[0]_clock_0, , , );
ZB2_av_readdata_pre[0]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[0]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[0]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[0]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[0]_PORT_A_address_reg, , ZB2_av_readdata_pre[0]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[0]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[0]_clock_0, , , , , , ZB2_av_readdata_pre[0]_clear_0, );
ZB2_av_readdata_pre[0]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[0]_PORT_A_data_out, ZB2_av_readdata_pre[0]_clock_0, ZB2_av_readdata_pre[0]_clear_0, , );
ZB2_av_readdata_pre[0] = ZB2_av_readdata_pre[0]_PORT_A_data_out_reg[0];

--ZB2_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[1] at M10K_X14_Y3_N0
ZB2_av_readdata_pre[0]_PORT_A_data_in = BUS(TC1_d_writedata[0], TC1_d_writedata[1]);
ZB2_av_readdata_pre[0]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[0]_PORT_A_data_in, ZB2_av_readdata_pre[0]_clock_0, , , );
ZB2_av_readdata_pre[0]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[0]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[0]_PORT_A_address, ZB2_av_readdata_pre[0]_clock_0, , , );
ZB2_av_readdata_pre[0]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[0]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[0]_PORT_A_write_enable, ZB2_av_readdata_pre[0]_clock_0, , , );
ZB2_av_readdata_pre[0]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[0]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[0]_PORT_A_read_enable, ZB2_av_readdata_pre[0]_clock_0, , , );
ZB2_av_readdata_pre[0]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[0]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[0]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[0]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[0]_PORT_A_address_reg, , ZB2_av_readdata_pre[0]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[0]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[0]_clock_0, , , , , , ZB2_av_readdata_pre[0]_clear_0, );
ZB2_av_readdata_pre[0]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[0]_PORT_A_data_out, ZB2_av_readdata_pre[0]_clock_0, ZB2_av_readdata_pre[0]_clear_0, , );
ZB2_av_readdata_pre[1] = ZB2_av_readdata_pre[0]_PORT_A_data_out_reg[1];


--WC1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0] at FF_X9_Y6_N13
--register power-up is low

WC1_readdata[0] = DFFEAS(AD1L8, GLOBAL(A1L23),  ,  ,  , XD1_q_a[0],  ,  , !WC1_address[8]);


--TC1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69 at MLABCELL_X25_Y6_N36
TC1L126_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_invert_arith_src_msb $ (TC1_E_src2[31])) ) + ( !TC1_E_invert_arith_src_msb $ (!TC1_E_src1[31]) ) + ( TC1L135 );
TC1L126 = SUM(TC1L126_adder_eqn);

--TC1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70 at MLABCELL_X25_Y6_N36
TC1L127_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_invert_arith_src_msb $ (TC1_E_src2[31])) ) + ( !TC1_E_invert_arith_src_msb $ (!TC1_E_src1[31]) ) + ( TC1L135 );
TC1L127 = CARRY(TC1L127_adder_eqn);


--YC1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X26_Y6_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[0] = YC1_q_b[0]_PORT_B_data_out[0];

--YC1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[31] = YC1_q_b[0]_PORT_B_data_out[31];

--YC1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[30] = YC1_q_b[0]_PORT_B_data_out[30];

--YC1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[29] = YC1_q_b[0]_PORT_B_data_out[29];

--YC1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[28] = YC1_q_b[0]_PORT_B_data_out[28];

--YC1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[27] = YC1_q_b[0]_PORT_B_data_out[27];

--YC1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[26] = YC1_q_b[0]_PORT_B_data_out[26];

--YC1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[25] = YC1_q_b[0]_PORT_B_data_out[25];

--YC1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[24] = YC1_q_b[0]_PORT_B_data_out[24];

--YC1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[23] = YC1_q_b[0]_PORT_B_data_out[23];

--YC1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[22] = YC1_q_b[0]_PORT_B_data_out[22];

--YC1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[21] = YC1_q_b[0]_PORT_B_data_out[21];

--YC1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[20] = YC1_q_b[0]_PORT_B_data_out[20];

--YC1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[19] = YC1_q_b[0]_PORT_B_data_out[19];

--YC1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[18] = YC1_q_b[0]_PORT_B_data_out[18];

--YC1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[17] = YC1_q_b[0]_PORT_B_data_out[17];

--YC1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[16] = YC1_q_b[0]_PORT_B_data_out[16];

--YC1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[15] = YC1_q_b[0]_PORT_B_data_out[15];

--YC1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[14] = YC1_q_b[0]_PORT_B_data_out[14];

--YC1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[13] = YC1_q_b[0]_PORT_B_data_out[13];

--YC1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[12] = YC1_q_b[0]_PORT_B_data_out[12];

--YC1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[11] = YC1_q_b[0]_PORT_B_data_out[11];

--YC1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[10] = YC1_q_b[0]_PORT_B_data_out[10];

--YC1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[9] = YC1_q_b[0]_PORT_B_data_out[9];

--YC1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[8] = YC1_q_b[0]_PORT_B_data_out[8];

--YC1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[7] = YC1_q_b[0]_PORT_B_data_out[7];

--YC1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[6] = YC1_q_b[0]_PORT_B_data_out[6];

--YC1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[5] = YC1_q_b[0]_PORT_B_data_out[5];

--YC1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[4] = YC1_q_b[0]_PORT_B_data_out[4];

--YC1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[3] = YC1_q_b[0]_PORT_B_data_out[3];

--YC1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[2] = YC1_q_b[0]_PORT_B_data_out[2];

--YC1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X26_Y6_N0
YC1_q_b[0]_PORT_A_data_in = BUS(TC1L819, TC1L823, TC1L824, TC1L825, TC1L826, TC1L827, TC1L828, TC1L829, TC1L830, TC1L831, TC1L832, TC1L833, TC1L834, TC1L835, TC1L836, TC1L837, TC1L838, TC1L839, TC1L840, TC1L841, TC1L842, TC1L843, TC1L844, TC1L845, TC1L846, TC1L847, TC1L848, TC1L849, TC1L850, TC1L851, TC1L852, TC1L853, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(TC1_R_dst_regnum[0], TC1_R_dst_regnum[1], TC1_R_dst_regnum[2], TC1_R_dst_regnum[3], TC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(TC1_D_iw[27], TC1_D_iw[28], TC1_D_iw[29], TC1_D_iw[30], TC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = TC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L23);
YC1_q_b[0]_clock_1 = GLOBAL(A1L23);
YC1_q_b[0]_clock_enable_0 = TC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[1] = YC1_q_b[0]_PORT_B_data_out[1];


--TC1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31] at FF_X23_Y6_N23
--register power-up is low

TC1_E_shift_rot_result[31] = DFFEAS(TC1L467, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[31],  ,  , TC1_E_new_inst);


--TC1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74 at MLABCELL_X25_Y7_N0
TC1L131_adder_eqn = ( TC1_E_alu_sub ) + ( VCC ) + ( !VCC );
TC1L131 = CARRY(TC1L131_adder_eqn);


--WC1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22] at FF_X15_Y5_N29
--register power-up is low

WC1_readdata[22] = DFFEAS(WC1L60, GLOBAL(A1L23),  ,  ,  , XD1_q_a[22],  ,  , !WC1_address[8]);


--TC1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22] at FF_X10_Y7_N50
--register power-up is low

TC1_d_writedata[22] = DFFEAS(TC1L1034, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[22],  ,  , TC1L554);


--WC1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23] at FF_X15_Y5_N10
--register power-up is low

WC1_readdata[23] = DFFEAS(WC1L62, GLOBAL(A1L23),  ,  ,  , XD1_q_a[23],  ,  , !WC1_address[8]);


--TC1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23] at FF_X10_Y7_N23
--register power-up is low

TC1_d_writedata[23] = DFFEAS(TC1L1036, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[23],  ,  , TC1L554);


--WC1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24] at FF_X8_Y5_N52
--register power-up is low

WC1_readdata[24] = DFFEAS(WC1L64, GLOBAL(A1L23),  ,  ,  , XD1_q_a[24],  ,  , !WC1_address[8]);


--WC1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25] at FF_X8_Y5_N55
--register power-up is low

WC1_readdata[25] = DFFEAS(WC1L66, GLOBAL(A1L23),  ,  ,  , XD1_q_a[25],  ,  , !WC1_address[8]);


--WC1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26] at FF_X8_Y5_N37
--register power-up is low

WC1_readdata[26] = DFFEAS(WC1L68, GLOBAL(A1L23),  ,  ,  , XD1_q_a[26],  ,  , !WC1_address[8]);


--WC1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11] at FF_X15_Y5_N5
--register power-up is low

WC1_readdata[11] = DFFEAS(WC1L38, GLOBAL(A1L23),  ,  ,  , XD1_q_a[11],  ,  , !WC1_address[8]);


--TC1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11] at FF_X18_Y7_N38
--register power-up is low

TC1_d_writedata[11] = DFFEAS(TC1L1012, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[11],  ,  , TC1L230);


--WC1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12] at FF_X8_Y5_N19
--register power-up is low

WC1_readdata[12] = DFFEAS(WC1L40, GLOBAL(A1L23),  ,  ,  , XD1_q_a[12],  ,  , !WC1_address[8]);


--TC1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12] at FF_X18_Y7_N56
--register power-up is low

TC1_d_writedata[12] = DFFEAS(TC1L1014, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[12],  ,  , TC1L230);


--WC1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13] at FF_X6_Y3_N28
--register power-up is low

WC1_readdata[13] = DFFEAS(WC1L42, GLOBAL(A1L23),  ,  ,  , XD1_q_a[13],  ,  , !WC1_address[8]);


--TC1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13] at FF_X18_Y7_N14
--register power-up is low

TC1_d_writedata[13] = DFFEAS(TC1L1016, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[13],  ,  , TC1L230);


--WC1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14] at FF_X8_Y5_N22
--register power-up is low

WC1_readdata[14] = DFFEAS(WC1L44, GLOBAL(A1L23),  ,  ,  , XD1_q_a[14],  ,  , !WC1_address[8]);


--TC1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14] at FF_X18_Y7_N8
--register power-up is low

TC1_d_writedata[14] = DFFEAS(TC1L1018, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[14],  ,  , TC1L230);


--WC1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15] at FF_X6_Y3_N46
--register power-up is low

WC1_readdata[15] = DFFEAS(WC1L46, GLOBAL(A1L23),  ,  ,  , XD1_q_a[15],  ,  , !WC1_address[8]);


--TC1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15] at FF_X18_Y7_N53
--register power-up is low

TC1_d_writedata[15] = DFFEAS(TC1L1020, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[15],  ,  , TC1L230);


--WC1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16] at FF_X8_Y5_N25
--register power-up is low

WC1_readdata[16] = DFFEAS(WC1L48, GLOBAL(A1L23),  ,  ,  , XD1_q_a[16],  ,  , !WC1_address[8]);


--TC1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16] at FF_X10_Y7_N38
--register power-up is low

TC1_d_writedata[16] = DFFEAS(TC1L1022, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[16],  ,  , TC1L554);


--WC1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1] at FF_X9_Y6_N43
--register power-up is low

WC1_readdata[1] = DFFEAS(WC1L79, GLOBAL(A1L23),  ,  ,  , XD1_q_a[1],  ,  , !WC1_address[8]);


--WC1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2] at FF_X9_Y6_N46
--register power-up is low

WC1_readdata[2] = DFFEAS(WC1L80, GLOBAL(A1L23),  ,  ,  , XD1_q_a[2],  ,  , !WC1_address[8]);


--WC1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3] at FF_X9_Y6_N2
--register power-up is low

WC1_readdata[3] = DFFEAS(WC1L81, GLOBAL(A1L23),  ,  ,  , XD1_q_a[3],  ,  , !WC1_address[8]);


--WC1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4] at FF_X15_Y5_N32
--register power-up is low

WC1_readdata[4] = DFFEAS(WC1L24, GLOBAL(A1L23),  ,  ,  , XD1_q_a[4],  ,  , !WC1_address[8]);


--WC1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5] at FF_X8_Y5_N32
--register power-up is low

WC1_readdata[5] = DFFEAS(WC1L26, GLOBAL(A1L23),  ,  ,  , XD1_q_a[5],  ,  , !WC1_address[8]);


--WC1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7] at FF_X8_Y5_N16
--register power-up is low

WC1_readdata[7] = DFFEAS(WC1L30, GLOBAL(A1L23),  ,  ,  , XD1_q_a[7],  ,  , !WC1_address[8]);


--YD1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[28] at M10K_X14_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[28]_PORT_A_data_in = BUS(WB2L53, WB2L54);
YD1_q_a[28]_PORT_A_data_in_reg = DFFE(YD1_q_a[28]_PORT_A_data_in, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[28]_PORT_A_address_reg = DFFE(YD1_q_a[28]_PORT_A_address, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_write_enable = !Z1L3;
YD1_q_a[28]_PORT_A_write_enable_reg = DFFE(YD1_q_a[28]_PORT_A_write_enable, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_read_enable = Z1L3;
YD1_q_a[28]_PORT_A_read_enable_reg = DFFE(YD1_q_a[28]_PORT_A_read_enable, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_byte_mask = WB2_src_data[35];
YD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[28]_PORT_A_byte_mask, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_clock_0 = GLOBAL(A1L23);
YD1_q_a[28]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[28]_PORT_A_data_out = MEMORY(YD1_q_a[28]_PORT_A_data_in_reg, , YD1_q_a[28]_PORT_A_address_reg, , YD1_q_a[28]_PORT_A_write_enable_reg, YD1_q_a[28]_PORT_A_read_enable_reg, , , YD1_q_a[28]_PORT_A_byte_mask_reg, , YD1_q_a[28]_clock_0, , YD1_q_a[28]_clock_enable_0, , , , , );
YD1_q_a[28] = YD1_q_a[28]_PORT_A_data_out[0];

--YD1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[29] at M10K_X14_Y10_N0
YD1_q_a[28]_PORT_A_data_in = BUS(WB2L53, WB2L54);
YD1_q_a[28]_PORT_A_data_in_reg = DFFE(YD1_q_a[28]_PORT_A_data_in, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[28]_PORT_A_address_reg = DFFE(YD1_q_a[28]_PORT_A_address, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_write_enable = !Z1L3;
YD1_q_a[28]_PORT_A_write_enable_reg = DFFE(YD1_q_a[28]_PORT_A_write_enable, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_read_enable = Z1L3;
YD1_q_a[28]_PORT_A_read_enable_reg = DFFE(YD1_q_a[28]_PORT_A_read_enable, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_byte_mask = WB2_src_data[35];
YD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[28]_PORT_A_byte_mask, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_clock_0 = GLOBAL(A1L23);
YD1_q_a[28]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[28]_PORT_A_data_out = MEMORY(YD1_q_a[28]_PORT_A_data_in_reg, , YD1_q_a[28]_PORT_A_address_reg, , YD1_q_a[28]_PORT_A_write_enable_reg, YD1_q_a[28]_PORT_A_read_enable_reg, , , YD1_q_a[28]_PORT_A_byte_mask_reg, , YD1_q_a[28]_clock_0, , YD1_q_a[28]_clock_enable_0, , , , , );
YD1_q_a[29] = YD1_q_a[28]_PORT_A_data_out[1];


--YD1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[30] at M10K_X26_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[30]_PORT_A_data_in = BUS(WB2L55, WB2L56);
YD1_q_a[30]_PORT_A_data_in_reg = DFFE(YD1_q_a[30]_PORT_A_data_in, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[30]_PORT_A_address_reg = DFFE(YD1_q_a[30]_PORT_A_address, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_write_enable = !Z1L3;
YD1_q_a[30]_PORT_A_write_enable_reg = DFFE(YD1_q_a[30]_PORT_A_write_enable, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_read_enable = Z1L3;
YD1_q_a[30]_PORT_A_read_enable_reg = DFFE(YD1_q_a[30]_PORT_A_read_enable, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_byte_mask = WB2_src_data[35];
YD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[30]_PORT_A_byte_mask, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_clock_0 = GLOBAL(A1L23);
YD1_q_a[30]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[30]_PORT_A_data_out = MEMORY(YD1_q_a[30]_PORT_A_data_in_reg, , YD1_q_a[30]_PORT_A_address_reg, , YD1_q_a[30]_PORT_A_write_enable_reg, YD1_q_a[30]_PORT_A_read_enable_reg, , , YD1_q_a[30]_PORT_A_byte_mask_reg, , YD1_q_a[30]_clock_0, , YD1_q_a[30]_clock_enable_0, , , , , );
YD1_q_a[30] = YD1_q_a[30]_PORT_A_data_out[0];

--YD1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[31] at M10K_X26_Y11_N0
YD1_q_a[30]_PORT_A_data_in = BUS(WB2L55, WB2L56);
YD1_q_a[30]_PORT_A_data_in_reg = DFFE(YD1_q_a[30]_PORT_A_data_in, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_address = BUS(WB2_src_data[38], WB2_src_data[39], WB2_src_data[40], WB2_src_data[41], WB2_src_data[42], WB2_src_data[43], WB2_src_data[44], WB2_src_data[45], WB2_src_data[46], WB2_src_data[47], WB2_src_data[48], WB2_src_data[49]);
YD1_q_a[30]_PORT_A_address_reg = DFFE(YD1_q_a[30]_PORT_A_address, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_write_enable = !Z1L3;
YD1_q_a[30]_PORT_A_write_enable_reg = DFFE(YD1_q_a[30]_PORT_A_write_enable, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_read_enable = Z1L3;
YD1_q_a[30]_PORT_A_read_enable_reg = DFFE(YD1_q_a[30]_PORT_A_read_enable, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_byte_mask = WB2_src_data[35];
YD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[30]_PORT_A_byte_mask, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_clock_0 = GLOBAL(A1L23);
YD1_q_a[30]_clock_enable_0 = !AB1_r_early_rst;
YD1_q_a[30]_PORT_A_data_out = MEMORY(YD1_q_a[30]_PORT_A_data_in_reg, , YD1_q_a[30]_PORT_A_address_reg, , YD1_q_a[30]_PORT_A_write_enable_reg, YD1_q_a[30]_PORT_A_read_enable_reg, , , YD1_q_a[30]_PORT_A_byte_mask_reg, , YD1_q_a[30]_clock_0, , YD1_q_a[30]_clock_enable_0, , , , , );
YD1_q_a[31] = YD1_q_a[30]_PORT_A_data_out[1];


--WC1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9] at FF_X8_Y5_N13
--register power-up is low

WC1_readdata[9] = DFFEAS(WC1L34, GLOBAL(A1L23),  ,  ,  , XD1_q_a[9],  ,  , !WC1_address[8]);


--TC1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9] at FF_X18_Y7_N44
--register power-up is low

TC1_d_writedata[9] = DFFEAS(TC1L1008, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[9],  ,  , TC1L230);


--WC1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8] at FF_X8_Y5_N34
--register power-up is low

WC1_readdata[8] = DFFEAS(WC1L32, GLOBAL(A1L23),  ,  ,  , XD1_q_a[8],  ,  , !WC1_address[8]);


--TC1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8] at FF_X18_Y7_N26
--register power-up is low

TC1_d_writedata[8] = DFFEAS(TC1L1006, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[8],  ,  , TC1L230);


--WC1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6] at FF_X8_Y5_N43
--register power-up is low

WC1_readdata[6] = DFFEAS(WC1L28, GLOBAL(A1L23),  ,  ,  , XD1_q_a[6],  ,  , !WC1_address[8]);


--WC1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10] at FF_X8_Y5_N46
--register power-up is low

WC1_readdata[10] = DFFEAS(WC1L36, GLOBAL(A1L23),  ,  ,  , XD1_q_a[10],  ,  , !WC1_address[8]);


--TC1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10] at FF_X18_Y7_N20
--register power-up is low

TC1_d_writedata[10] = DFFEAS(TC1L1010, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[10],  ,  , TC1L230);


--WC1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17] at FF_X8_Y5_N4
--register power-up is low

WC1_readdata[17] = DFFEAS(WC1L50, GLOBAL(A1L23),  ,  ,  , XD1_q_a[17],  ,  , !WC1_address[8]);


--TC1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17] at FF_X10_Y7_N47
--register power-up is low

TC1_d_writedata[17] = DFFEAS(TC1L1024, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[17],  ,  , TC1L554);


--WC1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18] at FF_X9_Y5_N49
--register power-up is low

WC1_readdata[18] = DFFEAS(WC1L52, GLOBAL(A1L23),  ,  ,  , XD1_q_a[18],  ,  , !WC1_address[8]);


--TC1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18] at FF_X10_Y7_N41
--register power-up is low

TC1_d_writedata[18] = DFFEAS(TC1L1026, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[18],  ,  , TC1L554);


--TC1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18] at FF_X23_Y6_N4
--register power-up is low

TC1_E_shift_rot_result[18] = DFFEAS(TC1L454, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[18],  ,  , TC1_E_new_inst);


--WC1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19] at FF_X8_Y5_N7
--register power-up is low

WC1_readdata[19] = DFFEAS(WC1L54, GLOBAL(A1L23),  ,  ,  , XD1_q_a[19],  ,  , !WC1_address[8]);


--TC1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19] at FF_X10_Y7_N20
--register power-up is low

TC1_d_writedata[19] = DFFEAS(TC1L1028, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[19],  ,  , TC1L554);


--WC1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21] at FF_X15_Y5_N40
--register power-up is low

WC1_readdata[21] = DFFEAS(WC1L58, GLOBAL(A1L23),  ,  ,  , XD1_q_a[21],  ,  , !WC1_address[8]);


--TC1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21] at FF_X10_Y7_N5
--register power-up is low

TC1_d_writedata[21] = DFFEAS(TC1L1032, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[21],  ,  , TC1L554);


--WC1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20] at FF_X9_Y5_N19
--register power-up is low

WC1_readdata[20] = DFFEAS(WC1L56, GLOBAL(A1L23),  ,  ,  , XD1_q_a[20],  ,  , !WC1_address[8]);


--TC1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20] at FF_X10_Y7_N8
--register power-up is low

TC1_d_writedata[20] = DFFEAS(TC1L1030, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[20],  ,  , TC1L554);


--PD1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17] at FF_X2_Y5_N5
--register power-up is low

PD1_sr[17] = DFFEAS(PD1L69, A1L5,  ,  , PD1L41,  ,  , PD1L40,  );


--LD1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] at FF_X4_Y6_N14
--register power-up is low

LD1_MonAReg[10] = DFFEAS(LD1L3, GLOBAL(A1L23),  ,  , ND1L72, ND1_jdo[17],  ,  , ND1_take_action_ocimem_a);


--LD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 at LABCELL_X4_Y6_N51
LD1L7_adder_eqn = ( LD1_MonAReg[9] ) + ( GND ) + ( LD1L36 );
LD1L7 = SUM(LD1L7_adder_eqn);

--LD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6 at LABCELL_X4_Y6_N51
LD1L8_adder_eqn = ( LD1_MonAReg[9] ) + ( GND ) + ( LD1L36 );
LD1L8 = CARRY(LD1L8_adder_eqn);


--ZB2_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[2] at M10K_X14_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
ZB2_av_readdata_pre[2]_PORT_A_data_in = BUS(TC1_d_writedata[2], TC1_d_writedata[3]);
ZB2_av_readdata_pre[2]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[2]_PORT_A_data_in, ZB2_av_readdata_pre[2]_clock_0, , , );
ZB2_av_readdata_pre[2]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[2]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[2]_PORT_A_address, ZB2_av_readdata_pre[2]_clock_0, , , );
ZB2_av_readdata_pre[2]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[2]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[2]_PORT_A_write_enable, ZB2_av_readdata_pre[2]_clock_0, , , );
ZB2_av_readdata_pre[2]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[2]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[2]_PORT_A_read_enable, ZB2_av_readdata_pre[2]_clock_0, , , );
ZB2_av_readdata_pre[2]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[2]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[2]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[2]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[2]_PORT_A_address_reg, , ZB2_av_readdata_pre[2]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[2]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[2]_clock_0, , , , , , ZB2_av_readdata_pre[2]_clear_0, );
ZB2_av_readdata_pre[2]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[2]_PORT_A_data_out, ZB2_av_readdata_pre[2]_clock_0, ZB2_av_readdata_pre[2]_clear_0, , );
ZB2_av_readdata_pre[2] = ZB2_av_readdata_pre[2]_PORT_A_data_out_reg[0];

--ZB2_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[3] at M10K_X14_Y4_N0
ZB2_av_readdata_pre[2]_PORT_A_data_in = BUS(TC1_d_writedata[2], TC1_d_writedata[3]);
ZB2_av_readdata_pre[2]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[2]_PORT_A_data_in, ZB2_av_readdata_pre[2]_clock_0, , , );
ZB2_av_readdata_pre[2]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[2]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[2]_PORT_A_address, ZB2_av_readdata_pre[2]_clock_0, , , );
ZB2_av_readdata_pre[2]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[2]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[2]_PORT_A_write_enable, ZB2_av_readdata_pre[2]_clock_0, , , );
ZB2_av_readdata_pre[2]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[2]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[2]_PORT_A_read_enable, ZB2_av_readdata_pre[2]_clock_0, , , );
ZB2_av_readdata_pre[2]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[2]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[2]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[2]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[2]_PORT_A_address_reg, , ZB2_av_readdata_pre[2]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[2]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[2]_clock_0, , , , , , ZB2_av_readdata_pre[2]_clear_0, );
ZB2_av_readdata_pre[2]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[2]_PORT_A_data_out, ZB2_av_readdata_pre[2]_clock_0, ZB2_av_readdata_pre[2]_clear_0, , );
ZB2_av_readdata_pre[3] = ZB2_av_readdata_pre[2]_PORT_A_data_out_reg[1];


--ZB2_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[4] at M10K_X5_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
ZB2_av_readdata_pre[4]_PORT_A_data_in = BUS(TC1_d_writedata[4], TC1_d_writedata[5]);
ZB2_av_readdata_pre[4]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[4]_PORT_A_data_in, ZB2_av_readdata_pre[4]_clock_0, , , );
ZB2_av_readdata_pre[4]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[4]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[4]_PORT_A_address, ZB2_av_readdata_pre[4]_clock_0, , , );
ZB2_av_readdata_pre[4]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[4]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[4]_PORT_A_write_enable, ZB2_av_readdata_pre[4]_clock_0, , , );
ZB2_av_readdata_pre[4]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[4]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[4]_PORT_A_read_enable, ZB2_av_readdata_pre[4]_clock_0, , , );
ZB2_av_readdata_pre[4]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[4]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[4]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[4]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[4]_PORT_A_address_reg, , ZB2_av_readdata_pre[4]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[4]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[4]_clock_0, , , , , , ZB2_av_readdata_pre[4]_clear_0, );
ZB2_av_readdata_pre[4]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[4]_PORT_A_data_out, ZB2_av_readdata_pre[4]_clock_0, ZB2_av_readdata_pre[4]_clear_0, , );
ZB2_av_readdata_pre[4] = ZB2_av_readdata_pre[4]_PORT_A_data_out_reg[0];

--ZB2_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[5] at M10K_X5_Y2_N0
ZB2_av_readdata_pre[4]_PORT_A_data_in = BUS(TC1_d_writedata[4], TC1_d_writedata[5]);
ZB2_av_readdata_pre[4]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[4]_PORT_A_data_in, ZB2_av_readdata_pre[4]_clock_0, , , );
ZB2_av_readdata_pre[4]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[4]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[4]_PORT_A_address, ZB2_av_readdata_pre[4]_clock_0, , , );
ZB2_av_readdata_pre[4]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[4]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[4]_PORT_A_write_enable, ZB2_av_readdata_pre[4]_clock_0, , , );
ZB2_av_readdata_pre[4]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[4]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[4]_PORT_A_read_enable, ZB2_av_readdata_pre[4]_clock_0, , , );
ZB2_av_readdata_pre[4]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[4]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[4]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[4]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[4]_PORT_A_address_reg, , ZB2_av_readdata_pre[4]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[4]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[4]_clock_0, , , , , , ZB2_av_readdata_pre[4]_clear_0, );
ZB2_av_readdata_pre[4]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[4]_PORT_A_data_out, ZB2_av_readdata_pre[4]_clock_0, ZB2_av_readdata_pre[4]_clear_0, , );
ZB2_av_readdata_pre[5] = ZB2_av_readdata_pre[4]_PORT_A_data_out_reg[1];


--ZB2_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[6] at M10K_X14_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
ZB2_av_readdata_pre[6]_PORT_A_data_in = BUS(TC1_d_writedata[6], TC1_d_writedata[7]);
ZB2_av_readdata_pre[6]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[6]_PORT_A_data_in, ZB2_av_readdata_pre[6]_clock_0, , , );
ZB2_av_readdata_pre[6]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[6]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[6]_PORT_A_address, ZB2_av_readdata_pre[6]_clock_0, , , );
ZB2_av_readdata_pre[6]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[6]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[6]_PORT_A_write_enable, ZB2_av_readdata_pre[6]_clock_0, , , );
ZB2_av_readdata_pre[6]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[6]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[6]_PORT_A_read_enable, ZB2_av_readdata_pre[6]_clock_0, , , );
ZB2_av_readdata_pre[6]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[6]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[6]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[6]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[6]_PORT_A_address_reg, , ZB2_av_readdata_pre[6]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[6]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[6]_clock_0, , , , , , ZB2_av_readdata_pre[6]_clear_0, );
ZB2_av_readdata_pre[6]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[6]_PORT_A_data_out, ZB2_av_readdata_pre[6]_clock_0, ZB2_av_readdata_pre[6]_clear_0, , );
ZB2_av_readdata_pre[6] = ZB2_av_readdata_pre[6]_PORT_A_data_out_reg[0];

--ZB2_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[7] at M10K_X14_Y2_N0
ZB2_av_readdata_pre[6]_PORT_A_data_in = BUS(TC1_d_writedata[6], TC1_d_writedata[7]);
ZB2_av_readdata_pre[6]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[6]_PORT_A_data_in, ZB2_av_readdata_pre[6]_clock_0, , , );
ZB2_av_readdata_pre[6]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[6]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[6]_PORT_A_address, ZB2_av_readdata_pre[6]_clock_0, , , );
ZB2_av_readdata_pre[6]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[6]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[6]_PORT_A_write_enable, ZB2_av_readdata_pre[6]_clock_0, , , );
ZB2_av_readdata_pre[6]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[6]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[6]_PORT_A_read_enable, ZB2_av_readdata_pre[6]_clock_0, , , );
ZB2_av_readdata_pre[6]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[6]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[6]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[6]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[6]_PORT_A_address_reg, , ZB2_av_readdata_pre[6]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[6]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[6]_clock_0, , , , , , ZB2_av_readdata_pre[6]_clear_0, );
ZB2_av_readdata_pre[6]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[6]_PORT_A_data_out, ZB2_av_readdata_pre[6]_clock_0, ZB2_av_readdata_pre[6]_clear_0, , );
ZB2_av_readdata_pre[7] = ZB2_av_readdata_pre[6]_PORT_A_data_out_reg[1];


--EB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0] at M10K_X5_Y3_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
EB1_rdata[0] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, EB1L26, U1L86, U1_fifo_wr, AB1_r_sync_rst, TC1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, TC1_d_writedata[1], TC1_d_writedata[2], TC1_d_writedata[3], TC1_d_writedata[4], TC1_d_writedata[5], TC1_d_writedata[6], TC1_d_writedata[7]);

--EB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7] at M10K_X5_Y3_N0
EB1_rdata[7] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, EB1L26, U1L86, U1_fifo_wr, AB1_r_sync_rst, TC1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, TC1_d_writedata[1], TC1_d_writedata[2], TC1_d_writedata[3], TC1_d_writedata[4], TC1_d_writedata[5], TC1_d_writedata[6], TC1_d_writedata[7]);

--EB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6] at M10K_X5_Y3_N0
EB1_rdata[6] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, EB1L26, U1L86, U1_fifo_wr, AB1_r_sync_rst, TC1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, TC1_d_writedata[1], TC1_d_writedata[2], TC1_d_writedata[3], TC1_d_writedata[4], TC1_d_writedata[5], TC1_d_writedata[6], TC1_d_writedata[7]);

--EB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5] at M10K_X5_Y3_N0
EB1_rdata[5] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, EB1L26, U1L86, U1_fifo_wr, AB1_r_sync_rst, TC1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, TC1_d_writedata[1], TC1_d_writedata[2], TC1_d_writedata[3], TC1_d_writedata[4], TC1_d_writedata[5], TC1_d_writedata[6], TC1_d_writedata[7]);

--EB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4] at M10K_X5_Y3_N0
EB1_rdata[4] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, EB1L26, U1L86, U1_fifo_wr, AB1_r_sync_rst, TC1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, TC1_d_writedata[1], TC1_d_writedata[2], TC1_d_writedata[3], TC1_d_writedata[4], TC1_d_writedata[5], TC1_d_writedata[6], TC1_d_writedata[7]);

--EB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3] at M10K_X5_Y3_N0
EB1_rdata[3] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, EB1L26, U1L86, U1_fifo_wr, AB1_r_sync_rst, TC1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, TC1_d_writedata[1], TC1_d_writedata[2], TC1_d_writedata[3], TC1_d_writedata[4], TC1_d_writedata[5], TC1_d_writedata[6], TC1_d_writedata[7]);

--EB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2] at M10K_X5_Y3_N0
EB1_rdata[2] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, EB1L26, U1L86, U1_fifo_wr, AB1_r_sync_rst, TC1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, TC1_d_writedata[1], TC1_d_writedata[2], TC1_d_writedata[3], TC1_d_writedata[4], TC1_d_writedata[5], TC1_d_writedata[6], TC1_d_writedata[7]);

--EB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1] at M10K_X5_Y3_N0
EB1_rdata[1] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, EB1L26, U1L86, U1_fifo_wr, AB1_r_sync_rst, TC1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, TC1_d_writedata[1], TC1_d_writedata[2], TC1_d_writedata[3], TC1_d_writedata[4], TC1_d_writedata[5], TC1_d_writedata[6], TC1_d_writedata[7]);


--EB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6] at FF_X1_Y3_N46
--register power-up is low

EB1_count[6] = AMPP_FUNCTION(A1L5, EB1L13, !N1_clr_reg, !Q1_state[4], EB1L64);


--PD1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25] at FF_X2_Y5_N59
--register power-up is low

PD1_sr[25] = DFFEAS(PD1L71, A1L5,  ,  , PD1L41,  ,  , PD1L40,  );


--PD1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5] at FF_X1_Y6_N26
--register power-up is low

PD1_sr[5] = DFFEAS(PD1L72, A1L5,  ,  , PD1L17,  ,  , PD1L16,  );


--BD1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] at FF_X2_Y6_N58
--register power-up is low

BD1_break_readreg[3] = DFFEAS( , GLOBAL(A1L23),  ,  , BD1L8, ND1_jdo[3],  , BD1L9, VCC);


--LD1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] at FF_X3_Y5_N28
--register power-up is low

LD1_MonDReg[3] = DFFEAS(LD1L61, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[3],  , LD1L53, !ND1_take_action_ocimem_b);


--LD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 at LABCELL_X4_Y6_N30
LD1L11_adder_eqn = ( LD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
LD1L11 = SUM(LD1L11_adder_eqn);

--LD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10 at LABCELL_X4_Y6_N30
LD1L12_adder_eqn = ( LD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
LD1L12 = CARRY(LD1L12_adder_eqn);


--LD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 at LABCELL_X4_Y6_N33
LD1L15_adder_eqn = ( LD1_MonAReg[3] ) + ( GND ) + ( LD1L12 );
LD1L15 = SUM(LD1L15_adder_eqn);

--LD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14 at LABCELL_X4_Y6_N33
LD1L16_adder_eqn = ( LD1_MonAReg[3] ) + ( GND ) + ( LD1L12 );
LD1L16 = CARRY(LD1L16_adder_eqn);


--LD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 at LABCELL_X4_Y6_N36
LD1L19_adder_eqn = ( LD1_MonAReg[4] ) + ( GND ) + ( LD1L16 );
LD1L19 = SUM(LD1L19_adder_eqn);

--LD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18 at LABCELL_X4_Y6_N36
LD1L20_adder_eqn = ( LD1_MonAReg[4] ) + ( GND ) + ( LD1L16 );
LD1L20 = CARRY(LD1L20_adder_eqn);


--LD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 at LABCELL_X4_Y6_N39
LD1L23_adder_eqn = ( LD1_MonAReg[5] ) + ( GND ) + ( LD1L20 );
LD1L23 = SUM(LD1L23_adder_eqn);

--LD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22 at LABCELL_X4_Y6_N39
LD1L24_adder_eqn = ( LD1_MonAReg[5] ) + ( GND ) + ( LD1L20 );
LD1L24 = CARRY(LD1L24_adder_eqn);


--LD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 at LABCELL_X4_Y6_N42
LD1L27_adder_eqn = ( LD1_MonAReg[6] ) + ( GND ) + ( LD1L24 );
LD1L27 = SUM(LD1L27_adder_eqn);

--LD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26 at LABCELL_X4_Y6_N42
LD1L28_adder_eqn = ( LD1_MonAReg[6] ) + ( GND ) + ( LD1L24 );
LD1L28 = CARRY(LD1L28_adder_eqn);


--LD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 at LABCELL_X4_Y6_N45
LD1L31_adder_eqn = ( LD1_MonAReg[7] ) + ( GND ) + ( LD1L28 );
LD1L31 = SUM(LD1L31_adder_eqn);

--LD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30 at LABCELL_X4_Y6_N45
LD1L32_adder_eqn = ( LD1_MonAReg[7] ) + ( GND ) + ( LD1L28 );
LD1L32 = CARRY(LD1L32_adder_eqn);


--LD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 at LABCELL_X4_Y6_N48
LD1L35_adder_eqn = ( LD1_MonAReg[8] ) + ( GND ) + ( LD1L32 );
LD1L35 = SUM(LD1L35_adder_eqn);

--LD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34 at LABCELL_X4_Y6_N48
LD1L36_adder_eqn = ( LD1_MonAReg[8] ) + ( GND ) + ( LD1L32 );
LD1L36 = CARRY(LD1L36_adder_eqn);


--ZB2_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[8] at M10K_X26_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
ZB2_av_readdata_pre[8]_PORT_A_data_in = BUS(TC1_d_writedata[8], TC1_d_writedata[11]);
ZB2_av_readdata_pre[8]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[8]_PORT_A_data_in, ZB2_av_readdata_pre[8]_clock_0, , , );
ZB2_av_readdata_pre[8]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[8]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[8]_PORT_A_address, ZB2_av_readdata_pre[8]_clock_0, , , );
ZB2_av_readdata_pre[8]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[8]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[8]_PORT_A_write_enable, ZB2_av_readdata_pre[8]_clock_0, , , );
ZB2_av_readdata_pre[8]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[8]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[8]_PORT_A_read_enable, ZB2_av_readdata_pre[8]_clock_0, , , );
ZB2_av_readdata_pre[8]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[8]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[8]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[8]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[8]_PORT_A_address_reg, , ZB2_av_readdata_pre[8]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[8]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[8]_clock_0, , , , , , ZB2_av_readdata_pre[8]_clear_0, );
ZB2_av_readdata_pre[8]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[8]_PORT_A_data_out, ZB2_av_readdata_pre[8]_clock_0, ZB2_av_readdata_pre[8]_clear_0, , );
ZB2_av_readdata_pre[8] = ZB2_av_readdata_pre[8]_PORT_A_data_out_reg[0];

--ZB2_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[11] at M10K_X26_Y8_N0
ZB2_av_readdata_pre[8]_PORT_A_data_in = BUS(TC1_d_writedata[8], TC1_d_writedata[11]);
ZB2_av_readdata_pre[8]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[8]_PORT_A_data_in, ZB2_av_readdata_pre[8]_clock_0, , , );
ZB2_av_readdata_pre[8]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[8]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[8]_PORT_A_address, ZB2_av_readdata_pre[8]_clock_0, , , );
ZB2_av_readdata_pre[8]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[8]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[8]_PORT_A_write_enable, ZB2_av_readdata_pre[8]_clock_0, , , );
ZB2_av_readdata_pre[8]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[8]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[8]_PORT_A_read_enable, ZB2_av_readdata_pre[8]_clock_0, , , );
ZB2_av_readdata_pre[8]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[8]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[8]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[8]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[8]_PORT_A_address_reg, , ZB2_av_readdata_pre[8]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[8]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[8]_clock_0, , , , , , ZB2_av_readdata_pre[8]_clear_0, );
ZB2_av_readdata_pre[8]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[8]_PORT_A_data_out, ZB2_av_readdata_pre[8]_clock_0, ZB2_av_readdata_pre[8]_clear_0, , );
ZB2_av_readdata_pre[11] = ZB2_av_readdata_pre[8]_PORT_A_data_out_reg[1];


--ZB1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] at FF_X11_Y5_N31
--register power-up is low

ZB1_av_readdata_pre[16] = DFFEAS(U1L30, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , RB2_counter_reg_bit[0],  ,  , U1_read_0);


--TC1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0] at FF_X16_Y6_N13
--register power-up is low

TC1_av_ld_byte3_data[0] = DFFEAS(HC1_src_data[24], GLOBAL(A1L23), !AB1_r_sync_rst,  , !TC1L982, TC1L861,  ,  , TC1_av_ld_aligning_data);


--TC1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77 at MLABCELL_X25_Y6_N33
TC1L134_adder_eqn = ( TC1_E_src1[30] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[30]) ) + ( TC1L139 );
TC1L134 = SUM(TC1L134_adder_eqn);

--TC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78 at MLABCELL_X25_Y6_N33
TC1L135_adder_eqn = ( TC1_E_src1[30] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[30]) ) + ( TC1L139 );
TC1L135 = CARRY(TC1L135_adder_eqn);


--TC1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16] at FF_X22_Y6_N14
--register power-up is low

TC1_W_alu_result[16] = DFFEAS(TC1L321, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22] at FF_X24_Y6_N14
--register power-up is low

TC1_W_alu_result[22] = DFFEAS(TC1L327, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21] at FF_X24_Y6_N17
--register power-up is low

TC1_W_alu_result[21] = DFFEAS(TC1L326, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20] at FF_X24_Y6_N11
--register power-up is low

TC1_W_alu_result[20] = DFFEAS(TC1L325, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19] at FF_X24_Y6_N53
--register power-up is low

TC1_W_alu_result[19] = DFFEAS(TC1L324, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18] at FF_X24_Y6_N49
--register power-up is low

TC1_W_alu_result[18] = DFFEAS(TC1L323, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17] at FF_X24_Y6_N8
--register power-up is low

TC1_W_alu_result[17] = DFFEAS(TC1L322, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24] at FF_X24_Y6_N32
--register power-up is low

TC1_W_alu_result[24] = DFFEAS(TC1L329, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23] at FF_X21_Y6_N8
--register power-up is low

TC1_W_alu_result[23] = DFFEAS(TC1L328, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2] at FF_X16_Y6_N56
--register power-up is low

TC1_av_ld_byte3_data[2] = DFFEAS(HC1_src_data[26], GLOBAL(A1L23), !AB1_r_sync_rst,  , !TC1L982, TC1L861,  ,  , TC1_av_ld_aligning_data);


--TC1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26] at FF_X19_Y6_N20
--register power-up is low

TC1_W_alu_result[26] = DFFEAS(TC1L331, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1] at FF_X17_Y7_N49
--register power-up is low

TC1_av_ld_byte3_data[1] = DFFEAS(HC1_src_data[25], GLOBAL(A1L23), !AB1_r_sync_rst,  , !TC1L982, TC1L861,  ,  , TC1_av_ld_aligning_data);


--TC1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25] at FF_X21_Y6_N16
--register power-up is low

TC1_W_alu_result[25] = DFFEAS(TC1L330, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4] at FF_X17_Y7_N56
--register power-up is low

TC1_av_ld_byte3_data[4] = DFFEAS(HC1_src_data[28], GLOBAL(A1L23), !AB1_r_sync_rst,  , !TC1L982, TC1L861,  ,  , TC1_av_ld_aligning_data);


--TC1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28] at FF_X22_Y6_N19
--register power-up is low

TC1_W_alu_result[28] = DFFEAS(TC1L333, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3] at FF_X17_Y7_N37
--register power-up is low

TC1_av_ld_byte3_data[3] = DFFEAS(HC1_src_data[27], GLOBAL(A1L23), !AB1_r_sync_rst,  , !TC1L982, TC1L861,  ,  , TC1_av_ld_aligning_data);


--TC1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27] at FF_X19_Y6_N41
--register power-up is low

TC1_W_alu_result[27] = DFFEAS(TC1L332, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7] at FF_X17_Y7_N7
--register power-up is low

TC1_av_ld_byte3_data[7] = DFFEAS(HC1_src_data[31], GLOBAL(A1L23), !AB1_r_sync_rst,  , !TC1L982, TC1L861,  ,  , TC1_av_ld_aligning_data);


--TC1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31] at FF_X22_Y6_N41
--register power-up is low

TC1_W_alu_result[31] = DFFEAS(TC1L336, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6] at FF_X17_Y7_N13
--register power-up is low

TC1_av_ld_byte3_data[6] = DFFEAS(HC1_src_data[30], GLOBAL(A1L23), !AB1_r_sync_rst,  , !TC1L982, TC1L861,  ,  , TC1_av_ld_aligning_data);


--TC1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30] at FF_X22_Y6_N46
--register power-up is low

TC1_W_alu_result[30] = DFFEAS(TC1L335, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5] at FF_X16_Y6_N25
--register power-up is low

TC1_av_ld_byte3_data[5] = DFFEAS(HC1_src_data[29], GLOBAL(A1L23), !AB1_r_sync_rst,  , !TC1L982, TC1L861,  ,  , TC1_av_ld_aligning_data);


--TC1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29] at FF_X22_Y6_N44
--register power-up is low

TC1_W_alu_result[29] = DFFEAS(TC1L334, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--U1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1 at LABCELL_X12_Y5_N39
U1L2_adder_eqn = ( !RB2_counter_reg_bit[4] ) + ( GND ) + ( U1L19 );
U1L2 = SUM(U1L2_adder_eqn);

--U1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2 at LABCELL_X12_Y5_N39
U1L3_adder_eqn = ( !RB2_counter_reg_bit[4] ) + ( GND ) + ( U1L19 );
U1L3 = CARRY(U1L3_adder_eqn);


--U1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5 at LABCELL_X12_Y5_N42
U1L6_adder_eqn = ( !RB2_counter_reg_bit[5] ) + ( GND ) + ( U1L3 );
U1L6 = SUM(U1L6_adder_eqn);

--U1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6 at LABCELL_X12_Y5_N42
U1L7_adder_eqn = ( !RB2_counter_reg_bit[5] ) + ( GND ) + ( U1L3 );
U1L7 = CARRY(U1L7_adder_eqn);


--U1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9 at LABCELL_X12_Y5_N45
U1L10_adder_eqn = ( !NB2_b_full ) + ( VCC ) + ( U1L7 );
U1L10 = SUM(U1L10_adder_eqn);

--U1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10 at LABCELL_X12_Y5_N45
U1L11_adder_eqn = ( !NB2_b_full ) + ( VCC ) + ( U1L7 );
U1L11 = CARRY(U1L11_adder_eqn);


--U1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13 at LABCELL_X12_Y5_N48
U1L14_adder_eqn = ( VCC ) + ( GND ) + ( U1L11 );
U1L14 = SUM(U1L14_adder_eqn);


--U1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17 at LABCELL_X12_Y5_N36
U1L18_adder_eqn = ( !RB2_counter_reg_bit[3] ) + ( GND ) + ( U1L27 );
U1L18 = SUM(U1L18_adder_eqn);

--U1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18 at LABCELL_X12_Y5_N36
U1L19_adder_eqn = ( !RB2_counter_reg_bit[3] ) + ( GND ) + ( U1L27 );
U1L19 = CARRY(U1L19_adder_eqn);


--U1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21 at LABCELL_X12_Y5_N30
U1L22_adder_eqn = ( !RB2_counter_reg_bit[0] ) + ( !RB2_counter_reg_bit[1] ) + ( !VCC );
U1L22 = SUM(U1L22_adder_eqn);

--U1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22 at LABCELL_X12_Y5_N30
U1L23_adder_eqn = ( !RB2_counter_reg_bit[0] ) + ( !RB2_counter_reg_bit[1] ) + ( !VCC );
U1L23 = CARRY(U1L23_adder_eqn);


--U1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25 at LABCELL_X12_Y5_N33
U1L26_adder_eqn = ( !RB2_counter_reg_bit[2] ) + ( GND ) + ( U1L23 );
U1L26 = SUM(U1L26_adder_eqn);

--U1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26 at LABCELL_X12_Y5_N33
U1L27_adder_eqn = ( !RB2_counter_reg_bit[2] ) + ( GND ) + ( U1L23 );
U1L27 = CARRY(U1L27_adder_eqn);


--TC1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30] at FF_X23_Y6_N58
--register power-up is low

TC1_E_shift_rot_result[30] = DFFEAS(TC1L466, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[30],  ,  , TC1_E_new_inst);


--PD1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21] at FF_X2_Y5_N41
--register power-up is low

PD1_sr[21] = DFFEAS(PD1L73, A1L5,  ,  , PD1L41,  ,  , PD1L40,  );


--PD1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20] at FF_X2_Y5_N38
--register power-up is low

PD1_sr[20] = DFFEAS(PD1L74, A1L5,  ,  , PD1L41,  ,  , PD1L40,  );


--WC1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27] at FF_X8_Y5_N58
--register power-up is low

WC1_readdata[27] = DFFEAS(WC1L70, GLOBAL(A1L23),  ,  ,  , XD1_q_a[27],  ,  , !WC1_address[8]);


--WC1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28] at FF_X9_Y5_N13
--register power-up is low

WC1_readdata[28] = DFFEAS(WC1L72, GLOBAL(A1L23),  ,  ,  , XD1_q_a[28],  ,  , !WC1_address[8]);


--WC1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29] at FF_X6_Y3_N49
--register power-up is low

WC1_readdata[29] = DFFEAS(WC1L74, GLOBAL(A1L23),  ,  ,  , XD1_q_a[29],  ,  , !WC1_address[8]);


--WC1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30] at FF_X8_Y5_N10
--register power-up is low

WC1_readdata[30] = DFFEAS(WC1L76, GLOBAL(A1L23),  ,  ,  , XD1_q_a[30],  ,  , !WC1_address[8]);


--WC1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31] at FF_X4_Y5_N50
--register power-up is low

WC1_readdata[31] = DFFEAS(WC1L78, GLOBAL(A1L23),  ,  ,  , XD1_q_a[31],  ,  , !WC1_address[8]);


--XD1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8] at M10K_X5_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, LD1L174, LD1L175, , , LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, LD1L190, LD1L191, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L192;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L192;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L156, LD1L158);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L23);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[8] = XD1_q_a[8]_PORT_A_data_out[0];

--XD1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31] at M10K_X5_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, LD1L174, LD1L175, , , LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, LD1L190, LD1L191, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L192;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L192;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L156, LD1L158);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L23);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[31] = XD1_q_a[8]_PORT_A_data_out[17];

--XD1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30] at M10K_X5_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, LD1L174, LD1L175, , , LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, LD1L190, LD1L191, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L192;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L192;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L156, LD1L158);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L23);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[30] = XD1_q_a[8]_PORT_A_data_out[16];

--XD1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29] at M10K_X5_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, LD1L174, LD1L175, , , LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, LD1L190, LD1L191, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L192;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L192;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L156, LD1L158);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L23);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[29] = XD1_q_a[8]_PORT_A_data_out[15];

--XD1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28] at M10K_X5_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, LD1L174, LD1L175, , , LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, LD1L190, LD1L191, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L192;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L192;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L156, LD1L158);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L23);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[28] = XD1_q_a[8]_PORT_A_data_out[14];

--XD1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27] at M10K_X5_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, LD1L174, LD1L175, , , LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, LD1L190, LD1L191, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L192;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L192;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L156, LD1L158);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L23);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[27] = XD1_q_a[8]_PORT_A_data_out[13];

--XD1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26] at M10K_X5_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, LD1L174, LD1L175, , , LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, LD1L190, LD1L191, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L192;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L192;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L156, LD1L158);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L23);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[26] = XD1_q_a[8]_PORT_A_data_out[12];

--XD1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25] at M10K_X5_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, LD1L174, LD1L175, , , LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, LD1L190, LD1L191, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L192;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L192;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L156, LD1L158);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L23);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[25] = XD1_q_a[8]_PORT_A_data_out[11];

--XD1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24] at M10K_X5_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, LD1L174, LD1L175, , , LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, LD1L190, LD1L191, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L192;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L192;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L156, LD1L158);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L23);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[24] = XD1_q_a[8]_PORT_A_data_out[10];

--XD1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15] at M10K_X5_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, LD1L174, LD1L175, , , LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, LD1L190, LD1L191, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L192;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L192;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L156, LD1L158);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L23);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[15] = XD1_q_a[8]_PORT_A_data_out[7];

--XD1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14] at M10K_X5_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, LD1L174, LD1L175, , , LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, LD1L190, LD1L191, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L192;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L192;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L156, LD1L158);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L23);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[14] = XD1_q_a[8]_PORT_A_data_out[6];

--XD1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13] at M10K_X5_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, LD1L174, LD1L175, , , LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, LD1L190, LD1L191, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L192;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L192;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L156, LD1L158);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L23);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[13] = XD1_q_a[8]_PORT_A_data_out[5];

--XD1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12] at M10K_X5_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, LD1L174, LD1L175, , , LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, LD1L190, LD1L191, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L192;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L192;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L156, LD1L158);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L23);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[12] = XD1_q_a[8]_PORT_A_data_out[4];

--XD1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11] at M10K_X5_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, LD1L174, LD1L175, , , LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, LD1L190, LD1L191, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L192;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L192;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L156, LD1L158);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L23);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[11] = XD1_q_a[8]_PORT_A_data_out[3];

--XD1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10] at M10K_X5_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, LD1L174, LD1L175, , , LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, LD1L190, LD1L191, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L192;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L192;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L156, LD1L158);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L23);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[10] = XD1_q_a[8]_PORT_A_data_out[2];

--XD1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9] at M10K_X5_Y5_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, LD1L174, LD1L175, , , LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, LD1L190, LD1L191, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152, LD1L153, LD1L154);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L192;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L192;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L156, LD1L158);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L23);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[9] = XD1_q_a[8]_PORT_A_data_out[1];


--ZB1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] at FF_X11_Y5_N40
--register power-up is low

ZB1_av_readdata_pre[19] = DFFEAS(U1L34, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , RB2_counter_reg_bit[3],  ,  , U1_read_0);


--ZB1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] at FF_X11_Y5_N43
--register power-up is low

ZB1_av_readdata_pre[20] = DFFEAS(U1L38, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , RB2_counter_reg_bit[4],  ,  , U1_read_0);


--ZB2_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[9] at M10K_X14_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
ZB2_av_readdata_pre[9]_PORT_A_data_in = BUS(TC1_d_writedata[9], TC1_d_writedata[12]);
ZB2_av_readdata_pre[9]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[9]_PORT_A_data_in, ZB2_av_readdata_pre[9]_clock_0, , , );
ZB2_av_readdata_pre[9]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[9]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[9]_PORT_A_address, ZB2_av_readdata_pre[9]_clock_0, , , );
ZB2_av_readdata_pre[9]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[9]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[9]_PORT_A_write_enable, ZB2_av_readdata_pre[9]_clock_0, , , );
ZB2_av_readdata_pre[9]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[9]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[9]_PORT_A_read_enable, ZB2_av_readdata_pre[9]_clock_0, , , );
ZB2_av_readdata_pre[9]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[9]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[9]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[9]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[9]_PORT_A_address_reg, , ZB2_av_readdata_pre[9]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[9]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[9]_clock_0, , , , , , ZB2_av_readdata_pre[9]_clear_0, );
ZB2_av_readdata_pre[9]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[9]_PORT_A_data_out, ZB2_av_readdata_pre[9]_clock_0, ZB2_av_readdata_pre[9]_clear_0, , );
ZB2_av_readdata_pre[9] = ZB2_av_readdata_pre[9]_PORT_A_data_out_reg[0];

--ZB2_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[12] at M10K_X14_Y8_N0
ZB2_av_readdata_pre[9]_PORT_A_data_in = BUS(TC1_d_writedata[9], TC1_d_writedata[12]);
ZB2_av_readdata_pre[9]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[9]_PORT_A_data_in, ZB2_av_readdata_pre[9]_clock_0, , , );
ZB2_av_readdata_pre[9]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[9]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[9]_PORT_A_address, ZB2_av_readdata_pre[9]_clock_0, , , );
ZB2_av_readdata_pre[9]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[9]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[9]_PORT_A_write_enable, ZB2_av_readdata_pre[9]_clock_0, , , );
ZB2_av_readdata_pre[9]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[9]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[9]_PORT_A_read_enable, ZB2_av_readdata_pre[9]_clock_0, , , );
ZB2_av_readdata_pre[9]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[9]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[9]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[9]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[9]_PORT_A_address_reg, , ZB2_av_readdata_pre[9]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[9]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[9]_clock_0, , , , , , ZB2_av_readdata_pre[9]_clear_0, );
ZB2_av_readdata_pre[9]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[9]_PORT_A_data_out, ZB2_av_readdata_pre[9]_clock_0, ZB2_av_readdata_pre[9]_clear_0, , );
ZB2_av_readdata_pre[12] = ZB2_av_readdata_pre[9]_PORT_A_data_out_reg[1];


--ZB1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] at FF_X11_Y5_N34
--register power-up is low

ZB1_av_readdata_pre[17] = DFFEAS(U1L42, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , RB2_counter_reg_bit[1],  ,  , U1_read_0);


--ZB2_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[10] at M10K_X14_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
ZB2_av_readdata_pre[10]_PORT_A_data_in = BUS(TC1_d_writedata[10], TC1_d_writedata[15]);
ZB2_av_readdata_pre[10]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[10]_PORT_A_data_in, ZB2_av_readdata_pre[10]_clock_0, , , );
ZB2_av_readdata_pre[10]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[10]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[10]_PORT_A_address, ZB2_av_readdata_pre[10]_clock_0, , , );
ZB2_av_readdata_pre[10]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[10]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[10]_PORT_A_write_enable, ZB2_av_readdata_pre[10]_clock_0, , , );
ZB2_av_readdata_pre[10]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[10]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[10]_PORT_A_read_enable, ZB2_av_readdata_pre[10]_clock_0, , , );
ZB2_av_readdata_pre[10]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[10]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[10]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[10]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[10]_PORT_A_address_reg, , ZB2_av_readdata_pre[10]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[10]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[10]_clock_0, , , , , , ZB2_av_readdata_pre[10]_clear_0, );
ZB2_av_readdata_pre[10]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[10]_PORT_A_data_out, ZB2_av_readdata_pre[10]_clock_0, ZB2_av_readdata_pre[10]_clear_0, , );
ZB2_av_readdata_pre[10] = ZB2_av_readdata_pre[10]_PORT_A_data_out_reg[0];

--ZB2_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[15] at M10K_X14_Y6_N0
ZB2_av_readdata_pre[10]_PORT_A_data_in = BUS(TC1_d_writedata[10], TC1_d_writedata[15]);
ZB2_av_readdata_pre[10]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[10]_PORT_A_data_in, ZB2_av_readdata_pre[10]_clock_0, , , );
ZB2_av_readdata_pre[10]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[10]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[10]_PORT_A_address, ZB2_av_readdata_pre[10]_clock_0, , , );
ZB2_av_readdata_pre[10]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[10]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[10]_PORT_A_write_enable, ZB2_av_readdata_pre[10]_clock_0, , , );
ZB2_av_readdata_pre[10]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[10]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[10]_PORT_A_read_enable, ZB2_av_readdata_pre[10]_clock_0, , , );
ZB2_av_readdata_pre[10]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[10]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[10]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[10]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[10]_PORT_A_address_reg, , ZB2_av_readdata_pre[10]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[10]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[10]_clock_0, , , , , , ZB2_av_readdata_pre[10]_clear_0, );
ZB2_av_readdata_pre[10]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[10]_PORT_A_data_out, ZB2_av_readdata_pre[10]_clock_0, ZB2_av_readdata_pre[10]_clear_0, , );
ZB2_av_readdata_pre[15] = ZB2_av_readdata_pre[10]_PORT_A_data_out_reg[1];


--ZB1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] at FF_X11_Y5_N37
--register power-up is low

ZB1_av_readdata_pre[18] = DFFEAS(U1L46, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , RB2_counter_reg_bit[2],  ,  , U1_read_0);


--TC1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19] at FF_X23_Y6_N1
--register power-up is low

TC1_E_shift_rot_result[19] = DFFEAS(TC1L455, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[19],  ,  , TC1_E_new_inst);


--ZB1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] at FF_X11_Y5_N49
--register power-up is low

ZB1_av_readdata_pre[22] = DFFEAS(U1L50, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , NB2_b_full,  ,  , U1_read_0);


--ZB2_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[13] at M10K_X5_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
ZB2_av_readdata_pre[13]_PORT_A_data_in = BUS(TC1_d_writedata[13], TC1_d_writedata[14]);
ZB2_av_readdata_pre[13]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[13]_PORT_A_data_in, ZB2_av_readdata_pre[13]_clock_0, , , );
ZB2_av_readdata_pre[13]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[13]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[13]_PORT_A_address, ZB2_av_readdata_pre[13]_clock_0, , , );
ZB2_av_readdata_pre[13]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[13]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[13]_PORT_A_write_enable, ZB2_av_readdata_pre[13]_clock_0, , , );
ZB2_av_readdata_pre[13]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[13]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[13]_PORT_A_read_enable, ZB2_av_readdata_pre[13]_clock_0, , , );
ZB2_av_readdata_pre[13]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[13]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[13]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[13]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[13]_PORT_A_address_reg, , ZB2_av_readdata_pre[13]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[13]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[13]_clock_0, , , , , , ZB2_av_readdata_pre[13]_clear_0, );
ZB2_av_readdata_pre[13]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[13]_PORT_A_data_out, ZB2_av_readdata_pre[13]_clock_0, ZB2_av_readdata_pre[13]_clear_0, , );
ZB2_av_readdata_pre[13] = ZB2_av_readdata_pre[13]_PORT_A_data_out_reg[0];

--ZB2_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[14] at M10K_X5_Y6_N0
ZB2_av_readdata_pre[13]_PORT_A_data_in = BUS(TC1_d_writedata[13], TC1_d_writedata[14]);
ZB2_av_readdata_pre[13]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[13]_PORT_A_data_in, ZB2_av_readdata_pre[13]_clock_0, , , );
ZB2_av_readdata_pre[13]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[13]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[13]_PORT_A_address, ZB2_av_readdata_pre[13]_clock_0, , , );
ZB2_av_readdata_pre[13]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[13]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[13]_PORT_A_write_enable, ZB2_av_readdata_pre[13]_clock_0, , , );
ZB2_av_readdata_pre[13]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[13]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[13]_PORT_A_read_enable, ZB2_av_readdata_pre[13]_clock_0, , , );
ZB2_av_readdata_pre[13]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[13]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[13]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[13]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[13]_PORT_A_address_reg, , ZB2_av_readdata_pre[13]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[13]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[13]_clock_0, , , , , , ZB2_av_readdata_pre[13]_clear_0, );
ZB2_av_readdata_pre[13]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[13]_PORT_A_data_out, ZB2_av_readdata_pre[13]_clock_0, ZB2_av_readdata_pre[13]_clear_0, , );
ZB2_av_readdata_pre[14] = ZB2_av_readdata_pre[13]_PORT_A_data_out_reg[1];


--ZB1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] at FF_X11_Y5_N46
--register power-up is low

ZB1_av_readdata_pre[21] = DFFEAS(U1L54, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , RB2_counter_reg_bit[5],  ,  , U1_read_0);


--PD1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18] at FF_X2_Y5_N8
--register power-up is low

PD1_sr[18] = DFFEAS(PD1L75, A1L5,  ,  , PD1L41,  ,  , PD1L40,  );


--BD1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] at FF_X2_Y6_N25
--register power-up is low

BD1_break_readreg[16] = DFFEAS(BD1L32, GLOBAL(A1L23),  ,  , BD1L8,  ,  , BD1L9,  );


--LD1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] at FF_X7_Y5_N35
--register power-up is low

LD1_MonDReg[16] = DFFEAS(LD1L82, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[16],  , LD1L53, !ND1_take_action_ocimem_b);


--QB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at LABCELL_X7_Y3_N30
QB2_counter_comb_bita0_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2_counter_comb_bita0 = SUM(QB2_counter_comb_bita0_adder_eqn);

--QB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at LABCELL_X7_Y3_N30
QB2L3_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2L3 = CARRY(QB2L3_adder_eqn);


--QB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at LABCELL_X7_Y3_N33
QB2_counter_comb_bita1_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( GND ) + ( QB2L3 );
QB2_counter_comb_bita1 = SUM(QB2_counter_comb_bita1_adder_eqn);

--QB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at LABCELL_X7_Y3_N33
QB2L7_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( GND ) + ( QB2L3 );
QB2L7 = CARRY(QB2L7_adder_eqn);


--QB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at LABCELL_X7_Y3_N36
QB2_counter_comb_bita2_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( GND ) + ( QB2L7 );
QB2_counter_comb_bita2 = SUM(QB2_counter_comb_bita2_adder_eqn);

--QB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at LABCELL_X7_Y3_N36
QB2L11_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( GND ) + ( QB2L7 );
QB2L11 = CARRY(QB2L11_adder_eqn);


--QB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at LABCELL_X7_Y3_N39
QB2_counter_comb_bita3_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( GND ) + ( QB2L11 );
QB2_counter_comb_bita3 = SUM(QB2_counter_comb_bita3_adder_eqn);

--QB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at LABCELL_X7_Y3_N39
QB2L15_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( GND ) + ( QB2L11 );
QB2L15 = CARRY(QB2L15_adder_eqn);


--QB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at LABCELL_X7_Y3_N42
QB2_counter_comb_bita4_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( GND ) + ( QB2L15 );
QB2_counter_comb_bita4 = SUM(QB2_counter_comb_bita4_adder_eqn);

--QB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at LABCELL_X7_Y3_N42
QB2L19_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( GND ) + ( QB2L15 );
QB2L19 = CARRY(QB2L19_adder_eqn);


--QB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at LABCELL_X7_Y3_N45
QB2_counter_comb_bita5_adder_eqn = ( QB2_counter_reg_bit[5] ) + ( GND ) + ( QB2L19 );
QB2_counter_comb_bita5 = SUM(QB2_counter_comb_bita5_adder_eqn);


--QB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X8_Y3_N30
QB1_counter_comb_bita0_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1_counter_comb_bita0 = SUM(QB1_counter_comb_bita0_adder_eqn);

--QB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X8_Y3_N30
QB1L3_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1L3 = CARRY(QB1L3_adder_eqn);


--QB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X8_Y3_N33
QB1_counter_comb_bita1_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( GND ) + ( QB1L3 );
QB1_counter_comb_bita1 = SUM(QB1_counter_comb_bita1_adder_eqn);

--QB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X8_Y3_N33
QB1L7_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( GND ) + ( QB1L3 );
QB1L7 = CARRY(QB1L7_adder_eqn);


--QB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X8_Y3_N36
QB1_counter_comb_bita2_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( GND ) + ( QB1L7 );
QB1_counter_comb_bita2 = SUM(QB1_counter_comb_bita2_adder_eqn);

--QB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X8_Y3_N36
QB1L11_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( GND ) + ( QB1L7 );
QB1L11 = CARRY(QB1L11_adder_eqn);


--QB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X8_Y3_N39
QB1_counter_comb_bita3_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( GND ) + ( QB1L11 );
QB1_counter_comb_bita3 = SUM(QB1_counter_comb_bita3_adder_eqn);

--QB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X8_Y3_N39
QB1L15_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( GND ) + ( QB1L11 );
QB1L15 = CARRY(QB1L15_adder_eqn);


--QB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X8_Y3_N42
QB1_counter_comb_bita4_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( GND ) + ( QB1L15 );
QB1_counter_comb_bita4 = SUM(QB1_counter_comb_bita4_adder_eqn);

--QB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X8_Y3_N42
QB1L19_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( GND ) + ( QB1L15 );
QB1L19 = CARRY(QB1L19_adder_eqn);


--QB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X8_Y3_N45
QB1_counter_comb_bita5_adder_eqn = ( QB1_counter_reg_bit[5] ) + ( GND ) + ( QB1L19 );
QB1_counter_comb_bita5 = SUM(QB1_counter_comb_bita5_adder_eqn);


--RB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X12_Y5_N3
RB2_counter_comb_bita1_adder_eqn = ( RB2_counter_reg_bit[1] ) + ( !U1_wr_rfifo ) + ( RB2L3 );
RB2_counter_comb_bita1 = SUM(RB2_counter_comb_bita1_adder_eqn);

--RB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X12_Y5_N3
RB2L7_adder_eqn = ( RB2_counter_reg_bit[1] ) + ( !U1_wr_rfifo ) + ( RB2L3 );
RB2L7 = CARRY(RB2L7_adder_eqn);


--RB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X12_Y5_N0
RB2_counter_comb_bita0_adder_eqn = ( RB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB2_counter_comb_bita0 = SUM(RB2_counter_comb_bita0_adder_eqn);

--RB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X12_Y5_N0
RB2L3_adder_eqn = ( RB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB2L3 = CARRY(RB2L3_adder_eqn);


--RB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X12_Y5_N15
RB2_counter_comb_bita5_adder_eqn = ( RB2_counter_reg_bit[5] ) + ( !U1_wr_rfifo ) + ( RB2L19 );
RB2_counter_comb_bita5 = SUM(RB2_counter_comb_bita5_adder_eqn);


--RB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X12_Y5_N12
RB2_counter_comb_bita4_adder_eqn = ( RB2_counter_reg_bit[4] ) + ( !U1_wr_rfifo ) + ( RB2L15 );
RB2_counter_comb_bita4 = SUM(RB2_counter_comb_bita4_adder_eqn);

--RB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X12_Y5_N12
RB2L19_adder_eqn = ( RB2_counter_reg_bit[4] ) + ( !U1_wr_rfifo ) + ( RB2L15 );
RB2L19 = CARRY(RB2L19_adder_eqn);


--RB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X12_Y5_N9
RB2_counter_comb_bita3_adder_eqn = ( RB2_counter_reg_bit[3] ) + ( !U1_wr_rfifo ) + ( RB2L11 );
RB2_counter_comb_bita3 = SUM(RB2_counter_comb_bita3_adder_eqn);

--RB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X12_Y5_N9
RB2L15_adder_eqn = ( RB2_counter_reg_bit[3] ) + ( !U1_wr_rfifo ) + ( RB2L11 );
RB2L15 = CARRY(RB2L15_adder_eqn);


--RB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X12_Y5_N6
RB2_counter_comb_bita2_adder_eqn = ( RB2_counter_reg_bit[2] ) + ( !U1_wr_rfifo ) + ( RB2L7 );
RB2_counter_comb_bita2 = SUM(RB2_counter_comb_bita2_adder_eqn);

--RB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X12_Y5_N6
RB2L11_adder_eqn = ( RB2_counter_reg_bit[2] ) + ( !U1_wr_rfifo ) + ( RB2L7 );
RB2L11 = CARRY(RB2L11_adder_eqn);


--EB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5] at FF_X1_Y3_N32
--register power-up is low

EB1_count[5] = AMPP_FUNCTION(A1L5, EB1_count[4], !N1_clr_reg, !Q1_state[4], GND, EB1L64);


--PD1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26] at FF_X2_Y5_N26
--register power-up is low

PD1_sr[26] = DFFEAS(PD1L76, A1L5,  ,  , PD1L41,  ,  , PD1L40,  );


--BD1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] at FF_X2_Y6_N29
--register power-up is low

BD1_break_readreg[24] = DFFEAS( , GLOBAL(A1L23),  ,  , BD1L8, ND1_jdo[24],  , BD1L9, VCC);


--LD1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] at FF_X3_Y5_N46
--register power-up is low

LD1_MonDReg[24] = DFFEAS(LD1L98, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[24],  , LD1L53, !ND1_take_action_ocimem_b);


--PD1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6] at FF_X1_Y6_N59
--register power-up is low

PD1_sr[6] = DFFEAS(PD1L77, A1L5,  ,  , PD1L17,  ,  , PD1L16,  );


--BD1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] at FF_X2_Y6_N23
--register power-up is low

BD1_break_readreg[4] = DFFEAS(BD1L10, GLOBAL(A1L23),  ,  , BD1L8,  ,  , BD1L9,  );


--PD1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27] at FF_X2_Y5_N29
--register power-up is low

PD1_sr[27] = DFFEAS(PD1L78, A1L5,  ,  , PD1L41,  ,  , PD1L40,  );


--PD1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28] at FF_X2_Y5_N20
--register power-up is low

PD1_sr[28] = DFFEAS(PD1L79, A1L5,  ,  , PD1L41,  ,  , PD1L40,  );


--PD1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29] at FF_X2_Y5_N23
--register power-up is low

PD1_sr[29] = DFFEAS(PD1L80, A1L5,  ,  , PD1L41,  ,  , PD1L40,  );


--PD1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30] at FF_X2_Y5_N50
--register power-up is low

PD1_sr[30] = DFFEAS(PD1L81, A1L5,  ,  , PD1L41,  ,  , PD1L40,  );


--PD1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32] at FF_X2_Y5_N32
--register power-up is low

PD1_sr[32] = DFFEAS(PD1L85, A1L5,  ,  , PD1L41,  ,  , PD1L40,  );


--QB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at MLABCELL_X6_Y4_N0
QB4_counter_comb_bita0_adder_eqn = ( QB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB4_counter_comb_bita0 = SUM(QB4_counter_comb_bita0_adder_eqn);

--QB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X6_Y4_N0
QB4L3_adder_eqn = ( QB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB4L3 = CARRY(QB4L3_adder_eqn);


--QB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at MLABCELL_X6_Y4_N3
QB4_counter_comb_bita1_adder_eqn = ( QB4_counter_reg_bit[1] ) + ( GND ) + ( QB4L3 );
QB4_counter_comb_bita1 = SUM(QB4_counter_comb_bita1_adder_eqn);

--QB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X6_Y4_N3
QB4L7_adder_eqn = ( QB4_counter_reg_bit[1] ) + ( GND ) + ( QB4L3 );
QB4L7 = CARRY(QB4L7_adder_eqn);


--QB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at MLABCELL_X6_Y4_N6
QB4_counter_comb_bita2_adder_eqn = ( QB4_counter_reg_bit[2] ) + ( GND ) + ( QB4L7 );
QB4_counter_comb_bita2 = SUM(QB4_counter_comb_bita2_adder_eqn);

--QB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X6_Y4_N6
QB4L11_adder_eqn = ( QB4_counter_reg_bit[2] ) + ( GND ) + ( QB4L7 );
QB4L11 = CARRY(QB4L11_adder_eqn);


--QB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at MLABCELL_X6_Y4_N9
QB4_counter_comb_bita3_adder_eqn = ( QB4_counter_reg_bit[3] ) + ( GND ) + ( QB4L11 );
QB4_counter_comb_bita3 = SUM(QB4_counter_comb_bita3_adder_eqn);

--QB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X6_Y4_N9
QB4L15_adder_eqn = ( QB4_counter_reg_bit[3] ) + ( GND ) + ( QB4L11 );
QB4L15 = CARRY(QB4L15_adder_eqn);


--QB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at MLABCELL_X6_Y4_N12
QB4_counter_comb_bita4_adder_eqn = ( QB4_counter_reg_bit[4] ) + ( GND ) + ( QB4L15 );
QB4_counter_comb_bita4 = SUM(QB4_counter_comb_bita4_adder_eqn);

--QB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X6_Y4_N12
QB4L19_adder_eqn = ( QB4_counter_reg_bit[4] ) + ( GND ) + ( QB4L15 );
QB4L19 = CARRY(QB4L19_adder_eqn);


--QB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at MLABCELL_X6_Y4_N15
QB4_counter_comb_bita5_adder_eqn = ( QB4_counter_reg_bit[5] ) + ( GND ) + ( QB4L19 );
QB4_counter_comb_bita5 = SUM(QB4_counter_comb_bita5_adder_eqn);


--QB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X6_Y4_N30
QB3_counter_comb_bita0_adder_eqn = ( QB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB3_counter_comb_bita0 = SUM(QB3_counter_comb_bita0_adder_eqn);

--QB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X6_Y4_N30
QB3L3_adder_eqn = ( QB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB3L3 = CARRY(QB3L3_adder_eqn);


--QB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X6_Y4_N33
QB3_counter_comb_bita1_adder_eqn = ( QB3_counter_reg_bit[1] ) + ( GND ) + ( QB3L3 );
QB3_counter_comb_bita1 = SUM(QB3_counter_comb_bita1_adder_eqn);

--QB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X6_Y4_N33
QB3L7_adder_eqn = ( QB3_counter_reg_bit[1] ) + ( GND ) + ( QB3L3 );
QB3L7 = CARRY(QB3L7_adder_eqn);


--QB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X6_Y4_N36
QB3_counter_comb_bita2_adder_eqn = ( QB3_counter_reg_bit[2] ) + ( GND ) + ( QB3L7 );
QB3_counter_comb_bita2 = SUM(QB3_counter_comb_bita2_adder_eqn);

--QB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X6_Y4_N36
QB3L11_adder_eqn = ( QB3_counter_reg_bit[2] ) + ( GND ) + ( QB3L7 );
QB3L11 = CARRY(QB3L11_adder_eqn);


--QB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X6_Y4_N39
QB3_counter_comb_bita3_adder_eqn = ( QB3_counter_reg_bit[3] ) + ( GND ) + ( QB3L11 );
QB3_counter_comb_bita3 = SUM(QB3_counter_comb_bita3_adder_eqn);

--QB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X6_Y4_N39
QB3L15_adder_eqn = ( QB3_counter_reg_bit[3] ) + ( GND ) + ( QB3L11 );
QB3L15 = CARRY(QB3L15_adder_eqn);


--QB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X6_Y4_N42
QB3_counter_comb_bita4_adder_eqn = ( QB3_counter_reg_bit[4] ) + ( GND ) + ( QB3L15 );
QB3_counter_comb_bita4 = SUM(QB3_counter_comb_bita4_adder_eqn);

--QB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X6_Y4_N42
QB3L19_adder_eqn = ( QB3_counter_reg_bit[4] ) + ( GND ) + ( QB3L15 );
QB3L19 = CARRY(QB3L19_adder_eqn);


--QB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X6_Y4_N45
QB3_counter_comb_bita5_adder_eqn = ( QB3_counter_reg_bit[5] ) + ( GND ) + ( QB3L19 );
QB3_counter_comb_bita5 = SUM(QB3_counter_comb_bita5_adder_eqn);


--U1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1 at LABCELL_X11_Y5_N30
U1L30_adder_eqn = ( !RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
U1L30 = SUM(U1L30_adder_eqn);

--U1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2 at LABCELL_X11_Y5_N30
U1L31_adder_eqn = ( !RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
U1L31 = CARRY(U1L31_adder_eqn);


--ZB2_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[16] at M10K_X5_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
ZB2_av_readdata_pre[16]_PORT_A_data_in = BUS(TC1_d_writedata[16], TC1_d_writedata[19]);
ZB2_av_readdata_pre[16]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[16]_PORT_A_data_in, ZB2_av_readdata_pre[16]_clock_0, , , );
ZB2_av_readdata_pre[16]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[16]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[16]_PORT_A_address, ZB2_av_readdata_pre[16]_clock_0, , , );
ZB2_av_readdata_pre[16]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[16]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[16]_PORT_A_write_enable, ZB2_av_readdata_pre[16]_clock_0, , , );
ZB2_av_readdata_pre[16]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[16]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[16]_PORT_A_read_enable, ZB2_av_readdata_pre[16]_clock_0, , , );
ZB2_av_readdata_pre[16]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[16]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[16]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[16]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[16]_PORT_A_address_reg, , ZB2_av_readdata_pre[16]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[16]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[16]_clock_0, , , , , , ZB2_av_readdata_pre[16]_clear_0, );
ZB2_av_readdata_pre[16]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[16]_PORT_A_data_out, ZB2_av_readdata_pre[16]_clock_0, ZB2_av_readdata_pre[16]_clear_0, , );
ZB2_av_readdata_pre[16] = ZB2_av_readdata_pre[16]_PORT_A_data_out_reg[0];

--ZB2_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[19] at M10K_X5_Y8_N0
ZB2_av_readdata_pre[16]_PORT_A_data_in = BUS(TC1_d_writedata[16], TC1_d_writedata[19]);
ZB2_av_readdata_pre[16]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[16]_PORT_A_data_in, ZB2_av_readdata_pre[16]_clock_0, , , );
ZB2_av_readdata_pre[16]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[16]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[16]_PORT_A_address, ZB2_av_readdata_pre[16]_clock_0, , , );
ZB2_av_readdata_pre[16]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[16]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[16]_PORT_A_write_enable, ZB2_av_readdata_pre[16]_clock_0, , , );
ZB2_av_readdata_pre[16]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[16]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[16]_PORT_A_read_enable, ZB2_av_readdata_pre[16]_clock_0, , , );
ZB2_av_readdata_pre[16]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[16]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[16]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[16]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[16]_PORT_A_address_reg, , ZB2_av_readdata_pre[16]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[16]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[16]_clock_0, , , , , , ZB2_av_readdata_pre[16]_clear_0, );
ZB2_av_readdata_pre[16]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[16]_PORT_A_data_out, ZB2_av_readdata_pre[16]_clock_0, ZB2_av_readdata_pre[16]_clear_0, , );
ZB2_av_readdata_pre[19] = ZB2_av_readdata_pre[16]_PORT_A_data_out_reg[1];


--TC1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81 at MLABCELL_X25_Y6_N30
TC1L138_adder_eqn = ( TC1_E_src1[29] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[29]) ) + ( TC1L187 );
TC1L138 = SUM(TC1L138_adder_eqn);

--TC1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82 at MLABCELL_X25_Y6_N30
TC1L139_adder_eqn = ( TC1_E_src1[29] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[29]) ) + ( TC1L187 );
TC1L139 = CARRY(TC1L139_adder_eqn);


--TC1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85 at MLABCELL_X25_Y7_N51
TC1L142_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[16]) ) + ( TC1_E_src1[16] ) + ( TC1L103 );
TC1L142 = SUM(TC1L142_adder_eqn);

--TC1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86 at MLABCELL_X25_Y7_N51
TC1L143_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[16]) ) + ( TC1_E_src1[16] ) + ( TC1L103 );
TC1L143 = CARRY(TC1L143_adder_eqn);


--TC1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22] at FF_X23_Y6_N40
--register power-up is low

TC1_E_shift_rot_result[22] = DFFEAS(TC1L458, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[22],  ,  , TC1_E_new_inst);


--TC1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89 at MLABCELL_X25_Y6_N9
TC1L146_adder_eqn = ( TC1_E_src1[22] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[22]) ) + ( TC1L151 );
TC1L146 = SUM(TC1L146_adder_eqn);

--TC1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90 at MLABCELL_X25_Y6_N9
TC1L147_adder_eqn = ( TC1_E_src1[22] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[22]) ) + ( TC1L151 );
TC1L147 = CARRY(TC1L147_adder_eqn);


--TC1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21] at FF_X23_Y6_N7
--register power-up is low

TC1_E_shift_rot_result[21] = DFFEAS(TC1L457, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[21],  ,  , TC1_E_new_inst);


--TC1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93 at MLABCELL_X25_Y6_N6
TC1L150_adder_eqn = ( TC1_E_src1[21] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[21]) ) + ( TC1L155 );
TC1L150 = SUM(TC1L150_adder_eqn);

--TC1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94 at MLABCELL_X25_Y6_N6
TC1L151_adder_eqn = ( TC1_E_src1[21] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[21]) ) + ( TC1L155 );
TC1L151 = CARRY(TC1L151_adder_eqn);


--TC1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20] at FF_X23_Y6_N10
--register power-up is low

TC1_E_shift_rot_result[20] = DFFEAS(TC1L456, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[20],  ,  , TC1_E_new_inst);


--TC1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97 at MLABCELL_X25_Y6_N3
TC1L154_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[20]) ) + ( TC1_E_src1[20] ) + ( TC1L159 );
TC1L154 = SUM(TC1L154_adder_eqn);

--TC1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98 at MLABCELL_X25_Y6_N3
TC1L155_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[20]) ) + ( TC1_E_src1[20] ) + ( TC1L159 );
TC1L155 = CARRY(TC1L155_adder_eqn);


--TC1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101 at MLABCELL_X25_Y6_N0
TC1L158_adder_eqn = ( TC1_E_src1[19] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[19]) ) + ( TC1L163 );
TC1L158 = SUM(TC1L158_adder_eqn);

--TC1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102 at MLABCELL_X25_Y6_N0
TC1L159_adder_eqn = ( TC1_E_src1[19] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[19]) ) + ( TC1L163 );
TC1L159 = CARRY(TC1L159_adder_eqn);


--TC1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105 at MLABCELL_X25_Y7_N57
TC1L162_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[18]) ) + ( TC1_E_src1[18] ) + ( TC1L167 );
TC1L162 = SUM(TC1L162_adder_eqn);

--TC1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106 at MLABCELL_X25_Y7_N57
TC1L163_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[18]) ) + ( TC1_E_src1[18] ) + ( TC1L167 );
TC1L163 = CARRY(TC1L163_adder_eqn);


--TC1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109 at MLABCELL_X25_Y7_N54
TC1L166_adder_eqn = ( TC1L494Q ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[17]) ) + ( TC1L143 );
TC1L166 = SUM(TC1L166_adder_eqn);

--TC1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110 at MLABCELL_X25_Y7_N54
TC1L167_adder_eqn = ( TC1L494Q ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[17]) ) + ( TC1L143 );
TC1L167 = CARRY(TC1L167_adder_eqn);


--TC1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24] at FF_X23_Y6_N26
--register power-up is low

TC1_E_shift_rot_result[24] = DFFEAS(TC1L460, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[24],  ,  , TC1_E_new_inst);


--TC1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113 at MLABCELL_X25_Y6_N15
TC1L170_adder_eqn = ( TC1_E_src1[24] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[24]) ) + ( TC1L175 );
TC1L170 = SUM(TC1L170_adder_eqn);

--TC1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114 at MLABCELL_X25_Y6_N15
TC1L171_adder_eqn = ( TC1_E_src1[24] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[24]) ) + ( TC1L175 );
TC1L171 = CARRY(TC1L171_adder_eqn);


--TC1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23] at FF_X23_Y6_N29
--register power-up is low

TC1_E_shift_rot_result[23] = DFFEAS(TC1L459, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[23],  ,  , TC1_E_new_inst);


--TC1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117 at MLABCELL_X25_Y6_N12
TC1L174_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[23]) ) + ( TC1_E_src1[23] ) + ( TC1L147 );
TC1L174 = SUM(TC1L174_adder_eqn);

--TC1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118 at MLABCELL_X25_Y6_N12
TC1L175_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[23]) ) + ( TC1_E_src1[23] ) + ( TC1L147 );
TC1L175 = CARRY(TC1L175_adder_eqn);


--TC1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26] at FF_X23_Y6_N20
--register power-up is low

TC1_E_shift_rot_result[26] = DFFEAS(TC1L462, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[26],  ,  , TC1_E_new_inst);


--TC1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121 at MLABCELL_X25_Y6_N21
TC1L178_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[26]) ) + ( TC1_E_src1[26] ) + ( TC1L183 );
TC1L178 = SUM(TC1L178_adder_eqn);

--TC1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122 at MLABCELL_X25_Y6_N21
TC1L179_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[26]) ) + ( TC1_E_src1[26] ) + ( TC1L183 );
TC1L179 = CARRY(TC1L179_adder_eqn);


--TC1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25] at FF_X23_Y6_N31
--register power-up is low

TC1_E_shift_rot_result[25] = DFFEAS(TC1L461, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[25],  ,  , TC1_E_new_inst);


--TC1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125 at MLABCELL_X25_Y6_N18
TC1L182_adder_eqn = ( TC1_E_src1[25] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[25]) ) + ( TC1L171 );
TC1L182 = SUM(TC1L182_adder_eqn);

--TC1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126 at MLABCELL_X25_Y6_N18
TC1L183_adder_eqn = ( TC1_E_src1[25] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[25]) ) + ( TC1L171 );
TC1L183 = CARRY(TC1L183_adder_eqn);


--TC1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28] at FF_X23_Y6_N55
--register power-up is low

TC1_E_shift_rot_result[28] = DFFEAS(TC1L464, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[28],  ,  , TC1_E_new_inst);


--TC1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129 at MLABCELL_X25_Y6_N27
TC1L186_adder_eqn = ( TC1_E_src1[28] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[28]) ) + ( TC1L191 );
TC1L186 = SUM(TC1L186_adder_eqn);

--TC1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130 at MLABCELL_X25_Y6_N27
TC1L187_adder_eqn = ( TC1_E_src1[28] ) + ( !TC1_E_alu_sub $ (!TC1_E_src2[28]) ) + ( TC1L191 );
TC1L187 = CARRY(TC1L187_adder_eqn);


--TC1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27] at FF_X23_Y6_N46
--register power-up is low

TC1_E_shift_rot_result[27] = DFFEAS(TC1L463, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[27],  ,  , TC1_E_new_inst);


--TC1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133 at MLABCELL_X25_Y6_N24
TC1L190_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[27]) ) + ( TC1_E_src1[27] ) + ( TC1L179 );
TC1L190 = SUM(TC1L190_adder_eqn);

--TC1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134 at MLABCELL_X25_Y6_N24
TC1L191_adder_eqn = ( !TC1_E_alu_sub $ (!TC1_E_src2[27]) ) + ( TC1_E_src1[27] ) + ( TC1L179 );
TC1L191 = CARRY(TC1L191_adder_eqn);


--TC1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29] at FF_X23_Y6_N43
--register power-up is low

TC1_E_shift_rot_result[29] = DFFEAS(TC1L465, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[29],  ,  , TC1_E_new_inst);


--RB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X10_Y5_N39
RB1_counter_comb_bita3_adder_eqn = ( RB1_counter_reg_bit[3] ) + ( !U1_fifo_wr ) + ( RB1L11 );
RB1_counter_comb_bita3 = SUM(RB1_counter_comb_bita3_adder_eqn);

--RB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X10_Y5_N39
RB1L15_adder_eqn = ( RB1_counter_reg_bit[3] ) + ( !U1_fifo_wr ) + ( RB1L11 );
RB1L15 = CARRY(RB1L15_adder_eqn);


--RB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X10_Y5_N30
RB1_counter_comb_bita0_adder_eqn = ( RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB1_counter_comb_bita0 = SUM(RB1_counter_comb_bita0_adder_eqn);

--RB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X10_Y5_N30
RB1L3_adder_eqn = ( RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB1L3 = CARRY(RB1L3_adder_eqn);


--RB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X10_Y5_N36
RB1_counter_comb_bita2_adder_eqn = ( RB1_counter_reg_bit[2] ) + ( !U1_fifo_wr ) + ( RB1L7 );
RB1_counter_comb_bita2 = SUM(RB1_counter_comb_bita2_adder_eqn);

--RB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X10_Y5_N36
RB1L11_adder_eqn = ( RB1_counter_reg_bit[2] ) + ( !U1_fifo_wr ) + ( RB1L7 );
RB1L11 = CARRY(RB1L11_adder_eqn);


--RB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X10_Y5_N33
RB1_counter_comb_bita1_adder_eqn = ( RB1_counter_reg_bit[1] ) + ( !U1_fifo_wr ) + ( RB1L3 );
RB1_counter_comb_bita1 = SUM(RB1_counter_comb_bita1_adder_eqn);

--RB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X10_Y5_N33
RB1L7_adder_eqn = ( RB1_counter_reg_bit[1] ) + ( !U1_fifo_wr ) + ( RB1L3 );
RB1L7 = CARRY(RB1L7_adder_eqn);


--RB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X10_Y5_N45
RB1_counter_comb_bita5_adder_eqn = ( RB1_counter_reg_bit[5] ) + ( !U1_fifo_wr ) + ( RB1L19 );
RB1_counter_comb_bita5 = SUM(RB1_counter_comb_bita5_adder_eqn);


--RB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X10_Y5_N42
RB1_counter_comb_bita4_adder_eqn = ( RB1_counter_reg_bit[4] ) + ( !U1_fifo_wr ) + ( RB1L15 );
RB1_counter_comb_bita4 = SUM(RB1_counter_comb_bita4_adder_eqn);

--RB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X10_Y5_N42
RB1L19_adder_eqn = ( RB1_counter_reg_bit[4] ) + ( !U1_fifo_wr ) + ( RB1L15 );
RB1L19 = CARRY(RB1L19_adder_eqn);


--LD1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] at FF_X7_Y5_N31
--register power-up is low

LD1_MonDReg[22] = DFFEAS(LD1L94, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[22],  , LD1L53, !ND1_take_action_ocimem_b);


--PD1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22] at FF_X2_Y5_N14
--register power-up is low

PD1_sr[22] = DFFEAS(PD1L87, A1L5,  ,  , PD1L41,  ,  , PD1L40,  );


--BD1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] at FF_X6_Y5_N1
--register power-up is low

BD1_break_readreg[20] = DFFEAS( , GLOBAL(A1L23),  ,  , BD1L8, ND1_jdo[20],  , BD1L9, VCC);


--LD1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] at FF_X7_Y5_N40
--register power-up is low

LD1_MonDReg[20] = DFFEAS(LD1L90, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[20],  , LD1L53, !ND1_take_action_ocimem_b);


--BD1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] at FF_X6_Y5_N4
--register power-up is low

BD1_break_readreg[19] = DFFEAS( , GLOBAL(A1L23),  ,  , BD1L8, ND1_jdo[19],  , BD1L9, VCC);


--LD1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] at FF_X7_Y5_N43
--register power-up is low

LD1_MonDReg[19] = DFFEAS(LD1L88, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[19],  , LD1L53, !ND1_take_action_ocimem_b);


--PD1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19] at FF_X2_Y5_N11
--register power-up is low

PD1_sr[19] = DFFEAS(PD1L88, A1L5,  ,  , PD1L41,  ,  , PD1L40,  );


--LD1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] at FF_X7_Y5_N49
--register power-up is low

LD1_MonDReg[23] = DFFEAS(LD1L96, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[23],  , LD1L53, !ND1_take_action_ocimem_b);


--LD1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] at FF_X7_Y5_N37
--register power-up is low

LD1_MonDReg[25] = DFFEAS(LD1L100, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[25],  , LD1L53, !ND1_take_action_ocimem_b);


--LD1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] at FF_X7_Y5_N29
--register power-up is low

LD1_MonDReg[26] = DFFEAS(LD1L103, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[26],  , LD1L53, !ND1_take_action_ocimem_b);


--LD1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] at FF_X3_Y5_N53
--register power-up is low

LD1_MonDReg[11] = DFFEAS(LD1L74, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[11],  , LD1L53, !ND1_take_action_ocimem_b);


--LD1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] at FF_X3_Y5_N8
--register power-up is low

LD1_MonDReg[13] = DFFEAS(LD1L77, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[13],  , LD1L53, !ND1_take_action_ocimem_b);


--LD1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] at FF_X3_Y5_N10
--register power-up is low

LD1_MonDReg[15] = DFFEAS(LD1L80, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[15],  , LD1L53, !ND1_take_action_ocimem_b);


--LD1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] at FF_X3_Y5_N16
--register power-up is low

LD1_MonDReg[7] = DFFEAS(LD1L67, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[7],  , LD1L53, !ND1_take_action_ocimem_b);


--LD1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] at FF_X3_Y5_N40
--register power-up is low

LD1_MonDReg[9] = DFFEAS(LD1L70, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[9],  , LD1L53, !ND1_take_action_ocimem_b);


--LD1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] at FF_X7_Y5_N19
--register power-up is low

LD1_MonDReg[6] = DFFEAS(LD1L65, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[6],  , LD1L53, !ND1_take_action_ocimem_b);


--LD1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] at FF_X3_Y5_N43
--register power-up is low

LD1_MonDReg[10] = DFFEAS(LD1L72, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[10],  , LD1L53, !ND1_take_action_ocimem_b);


--U1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5 at LABCELL_X11_Y5_N39
U1L34_adder_eqn = ( !RB1L31Q ) + ( GND ) + ( U1L47 );
U1L34 = SUM(U1L34_adder_eqn);

--U1L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~6 at LABCELL_X11_Y5_N39
U1L35_adder_eqn = ( !RB1L31Q ) + ( GND ) + ( U1L47 );
U1L35 = CARRY(U1L35_adder_eqn);


--LD1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] at FF_X3_Y5_N20
--register power-up is low

LD1_MonDReg[17] = DFFEAS(LD1L85, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[17],  , LD1L53, !ND1_take_action_ocimem_b);


--U1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9 at LABCELL_X11_Y5_N42
U1L38_adder_eqn = ( !RB1_counter_reg_bit[4] ) + ( GND ) + ( U1L35 );
U1L38 = SUM(U1L38_adder_eqn);

--U1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10 at LABCELL_X11_Y5_N42
U1L39_adder_eqn = ( !RB1_counter_reg_bit[4] ) + ( GND ) + ( U1L35 );
U1L39 = CARRY(U1L39_adder_eqn);


--U1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13 at LABCELL_X11_Y5_N33
U1L42_adder_eqn = ( !RB1L28Q ) + ( GND ) + ( U1L31 );
U1L42 = SUM(U1L42_adder_eqn);

--U1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14 at LABCELL_X11_Y5_N33
U1L43_adder_eqn = ( !RB1L28Q ) + ( GND ) + ( U1L31 );
U1L43 = CARRY(U1L43_adder_eqn);


--ZB2_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[17] at M10K_X26_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
ZB2_av_readdata_pre[17]_PORT_A_data_in = BUS(TC1_d_writedata[17], TC1_d_writedata[20]);
ZB2_av_readdata_pre[17]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[17]_PORT_A_data_in, ZB2_av_readdata_pre[17]_clock_0, , , );
ZB2_av_readdata_pre[17]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[17]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[17]_PORT_A_address, ZB2_av_readdata_pre[17]_clock_0, , , );
ZB2_av_readdata_pre[17]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[17]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[17]_PORT_A_write_enable, ZB2_av_readdata_pre[17]_clock_0, , , );
ZB2_av_readdata_pre[17]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[17]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[17]_PORT_A_read_enable, ZB2_av_readdata_pre[17]_clock_0, , , );
ZB2_av_readdata_pre[17]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[17]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[17]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[17]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[17]_PORT_A_address_reg, , ZB2_av_readdata_pre[17]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[17]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[17]_clock_0, , , , , , ZB2_av_readdata_pre[17]_clear_0, );
ZB2_av_readdata_pre[17]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[17]_PORT_A_data_out, ZB2_av_readdata_pre[17]_clock_0, ZB2_av_readdata_pre[17]_clear_0, , );
ZB2_av_readdata_pre[17] = ZB2_av_readdata_pre[17]_PORT_A_data_out_reg[0];

--ZB2_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[20] at M10K_X26_Y5_N0
ZB2_av_readdata_pre[17]_PORT_A_data_in = BUS(TC1_d_writedata[17], TC1_d_writedata[20]);
ZB2_av_readdata_pre[17]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[17]_PORT_A_data_in, ZB2_av_readdata_pre[17]_clock_0, , , );
ZB2_av_readdata_pre[17]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[17]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[17]_PORT_A_address, ZB2_av_readdata_pre[17]_clock_0, , , );
ZB2_av_readdata_pre[17]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[17]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[17]_PORT_A_write_enable, ZB2_av_readdata_pre[17]_clock_0, , , );
ZB2_av_readdata_pre[17]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[17]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[17]_PORT_A_read_enable, ZB2_av_readdata_pre[17]_clock_0, , , );
ZB2_av_readdata_pre[17]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[17]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[17]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[17]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[17]_PORT_A_address_reg, , ZB2_av_readdata_pre[17]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[17]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[17]_clock_0, , , , , , ZB2_av_readdata_pre[17]_clear_0, );
ZB2_av_readdata_pre[17]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[17]_PORT_A_data_out, ZB2_av_readdata_pre[17]_clock_0, ZB2_av_readdata_pre[17]_clear_0, , );
ZB2_av_readdata_pre[20] = ZB2_av_readdata_pre[17]_PORT_A_data_out_reg[1];


--U1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17 at LABCELL_X11_Y5_N36
U1L46_adder_eqn = ( !RB1_counter_reg_bit[2] ) + ( GND ) + ( U1L43 );
U1L46 = SUM(U1L46_adder_eqn);

--U1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18 at LABCELL_X11_Y5_N36
U1L47_adder_eqn = ( !RB1_counter_reg_bit[2] ) + ( GND ) + ( U1L43 );
U1L47 = CARRY(U1L47_adder_eqn);


--ZB2_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[18] at M10K_X14_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
ZB2_av_readdata_pre[18]_PORT_A_data_in = BUS(TC1_d_writedata[18], TC1_d_writedata[23]);
ZB2_av_readdata_pre[18]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[18]_PORT_A_data_in, ZB2_av_readdata_pre[18]_clock_0, , , );
ZB2_av_readdata_pre[18]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[18]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[18]_PORT_A_address, ZB2_av_readdata_pre[18]_clock_0, , , );
ZB2_av_readdata_pre[18]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[18]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[18]_PORT_A_write_enable, ZB2_av_readdata_pre[18]_clock_0, , , );
ZB2_av_readdata_pre[18]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[18]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[18]_PORT_A_read_enable, ZB2_av_readdata_pre[18]_clock_0, , , );
ZB2_av_readdata_pre[18]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[18]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[18]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[18]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[18]_PORT_A_address_reg, , ZB2_av_readdata_pre[18]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[18]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[18]_clock_0, , , , , , ZB2_av_readdata_pre[18]_clear_0, );
ZB2_av_readdata_pre[18]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[18]_PORT_A_data_out, ZB2_av_readdata_pre[18]_clock_0, ZB2_av_readdata_pre[18]_clear_0, , );
ZB2_av_readdata_pre[18] = ZB2_av_readdata_pre[18]_PORT_A_data_out_reg[0];

--ZB2_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[23] at M10K_X14_Y5_N0
ZB2_av_readdata_pre[18]_PORT_A_data_in = BUS(TC1_d_writedata[18], TC1_d_writedata[23]);
ZB2_av_readdata_pre[18]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[18]_PORT_A_data_in, ZB2_av_readdata_pre[18]_clock_0, , , );
ZB2_av_readdata_pre[18]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[18]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[18]_PORT_A_address, ZB2_av_readdata_pre[18]_clock_0, , , );
ZB2_av_readdata_pre[18]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[18]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[18]_PORT_A_write_enable, ZB2_av_readdata_pre[18]_clock_0, , , );
ZB2_av_readdata_pre[18]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[18]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[18]_PORT_A_read_enable, ZB2_av_readdata_pre[18]_clock_0, , , );
ZB2_av_readdata_pre[18]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[18]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[18]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[18]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[18]_PORT_A_address_reg, , ZB2_av_readdata_pre[18]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[18]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[18]_clock_0, , , , , , ZB2_av_readdata_pre[18]_clear_0, );
ZB2_av_readdata_pre[18]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[18]_PORT_A_data_out, ZB2_av_readdata_pre[18]_clock_0, ZB2_av_readdata_pre[18]_clear_0, , );
ZB2_av_readdata_pre[23] = ZB2_av_readdata_pre[18]_PORT_A_data_out_reg[1];


--LD1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] at FF_X7_Y5_N46
--register power-up is low

LD1_MonDReg[21] = DFFEAS(LD1L92, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[21],  , LD1L53, !ND1_take_action_ocimem_b);


--U1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21 at LABCELL_X11_Y5_N48
U1L50_adder_eqn = ( !NB1_b_full ) + ( VCC ) + ( U1L55 );
U1L50 = SUM(U1L50_adder_eqn);


--U1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25 at LABCELL_X11_Y5_N45
U1L54_adder_eqn = ( !RB1L34Q ) + ( GND ) + ( U1L39 );
U1L54 = SUM(U1L54_adder_eqn);

--U1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~26 at LABCELL_X11_Y5_N45
U1L55_adder_eqn = ( !RB1L34Q ) + ( GND ) + ( U1L39 );
U1L55 = CARRY(U1L55_adder_eqn);


--ZB2_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[21] at M10K_X26_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
ZB2_av_readdata_pre[21]_PORT_A_data_in = BUS(TC1_d_writedata[21], TC1_d_writedata[22]);
ZB2_av_readdata_pre[21]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[21]_PORT_A_data_in, ZB2_av_readdata_pre[21]_clock_0, , , );
ZB2_av_readdata_pre[21]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[21]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[21]_PORT_A_address, ZB2_av_readdata_pre[21]_clock_0, , , );
ZB2_av_readdata_pre[21]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[21]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[21]_PORT_A_write_enable, ZB2_av_readdata_pre[21]_clock_0, , , );
ZB2_av_readdata_pre[21]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[21]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[21]_PORT_A_read_enable, ZB2_av_readdata_pre[21]_clock_0, , , );
ZB2_av_readdata_pre[21]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[21]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[21]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[21]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[21]_PORT_A_address_reg, , ZB2_av_readdata_pre[21]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[21]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[21]_clock_0, , , , , , ZB2_av_readdata_pre[21]_clear_0, );
ZB2_av_readdata_pre[21]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[21]_PORT_A_data_out, ZB2_av_readdata_pre[21]_clock_0, ZB2_av_readdata_pre[21]_clear_0, , );
ZB2_av_readdata_pre[21] = ZB2_av_readdata_pre[21]_PORT_A_data_out_reg[0];

--ZB2_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[22] at M10K_X26_Y2_N0
ZB2_av_readdata_pre[21]_PORT_A_data_in = BUS(TC1_d_writedata[21], TC1_d_writedata[22]);
ZB2_av_readdata_pre[21]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[21]_PORT_A_data_in, ZB2_av_readdata_pre[21]_clock_0, , , );
ZB2_av_readdata_pre[21]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[21]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[21]_PORT_A_address, ZB2_av_readdata_pre[21]_clock_0, , , );
ZB2_av_readdata_pre[21]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[21]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[21]_PORT_A_write_enable, ZB2_av_readdata_pre[21]_clock_0, , , );
ZB2_av_readdata_pre[21]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[21]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[21]_PORT_A_read_enable, ZB2_av_readdata_pre[21]_clock_0, , , );
ZB2_av_readdata_pre[21]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[21]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[21]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[21]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[21]_PORT_A_address_reg, , ZB2_av_readdata_pre[21]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[21]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[21]_clock_0, , , , , , ZB2_av_readdata_pre[21]_clear_0, );
ZB2_av_readdata_pre[21]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[21]_PORT_A_data_out, ZB2_av_readdata_pre[21]_clock_0, ZB2_av_readdata_pre[21]_clear_0, , );
ZB2_av_readdata_pre[22] = ZB2_av_readdata_pre[21]_PORT_A_data_out_reg[1];


--BD1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] at FF_X2_Y6_N19
--register power-up is low

BD1_break_readreg[17] = DFFEAS(BD1L34, GLOBAL(A1L23),  ,  , BD1L8,  ,  , BD1L9,  );


--EB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8] at FF_X4_Y3_N23
--register power-up is low

EB1_td_shift[8] = AMPP_FUNCTION(A1L5, EB1L86, !N1_clr_reg, !Q1_state[4], EB1L64);


--EB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4] at FF_X1_Y3_N34
--register power-up is low

EB1_count[4] = AMPP_FUNCTION(A1L5, EB1_count[3], !N1_clr_reg, !Q1_state[4], GND, EB1L64);


--BD1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] at FF_X6_Y5_N55
--register power-up is low

BD1_break_readreg[25] = DFFEAS(BD1L44, GLOBAL(A1L23),  ,  , BD1L8,  ,  , BD1L9,  );


--BD1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] at FF_X2_Y6_N50
--register power-up is low

BD1_break_readreg[5] = DFFEAS(BD1L12, GLOBAL(A1L23),  ,  , BD1L8,  ,  , BD1L9,  );


--BD1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] at FF_X2_Y6_N53
--register power-up is low

BD1_break_readreg[26] = DFFEAS(BD1L46, GLOBAL(A1L23),  ,  , BD1L8,  ,  , BD1L9,  );


--BD1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] at FF_X2_Y6_N2
--register power-up is low

BD1_break_readreg[27] = DFFEAS( , GLOBAL(A1L23),  ,  , BD1L8, ND1_jdo[27],  , BD1L9, VCC);


--LD1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] at FF_X3_Y5_N37
--register power-up is low

LD1_MonDReg[27] = DFFEAS(LD1L105, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[27],  , LD1L53, !ND1_take_action_ocimem_b);


--BD1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] at FF_X6_Y5_N2
--register power-up is low

BD1_break_readreg[28] = DFFEAS(BD1L49, GLOBAL(A1L23),  ,  , BD1L8,  ,  , BD1L9,  );


--LD1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] at FF_X3_Y5_N49
--register power-up is low

LD1_MonDReg[28] = DFFEAS(LD1L107, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[28],  , LD1L53, !ND1_take_action_ocimem_b);


--BD1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] at FF_X2_Y6_N5
--register power-up is low

BD1_break_readreg[29] = DFFEAS( , GLOBAL(A1L23),  ,  , BD1L8, ND1_jdo[29],  , BD1L9, VCC);


--LD1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] at FF_X7_Y5_N26
--register power-up is low

LD1_MonDReg[30] = DFFEAS(LD1L111, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[30],  , LD1L53, !ND1_take_action_ocimem_b);


--BD1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] at FF_X2_Y6_N52
--register power-up is low

BD1_break_readreg[30] = DFFEAS( , GLOBAL(A1L23),  ,  , BD1L8, ND1_jdo[30],  , BD1L9, VCC);


--BD1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] at FF_X2_Y6_N20
--register power-up is low

BD1_break_readreg[31] = DFFEAS( , GLOBAL(A1L23),  ,  , BD1L8, ND1_jdo[31],  , BD1L9, VCC);


--LD1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] at FF_X3_Y5_N25
--register power-up is low

LD1_MonDReg[31] = DFFEAS(LD1L113, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[31],  , LD1L53, !ND1_take_action_ocimem_b);


--ZB2_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[24] at M10K_X14_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
ZB2_av_readdata_pre[24]_PORT_A_data_in = BUS(TC1_d_writedata[24], TC1_d_writedata[26]);
ZB2_av_readdata_pre[24]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[24]_PORT_A_data_in, ZB2_av_readdata_pre[24]_clock_0, , , );
ZB2_av_readdata_pre[24]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[24]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[24]_PORT_A_address, ZB2_av_readdata_pre[24]_clock_0, , , );
ZB2_av_readdata_pre[24]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[24]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[24]_PORT_A_write_enable, ZB2_av_readdata_pre[24]_clock_0, , , );
ZB2_av_readdata_pre[24]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[24]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[24]_PORT_A_read_enable, ZB2_av_readdata_pre[24]_clock_0, , , );
ZB2_av_readdata_pre[24]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[24]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[24]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[24]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[24]_PORT_A_address_reg, , ZB2_av_readdata_pre[24]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[24]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[24]_clock_0, , , , , , ZB2_av_readdata_pre[24]_clear_0, );
ZB2_av_readdata_pre[24]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[24]_PORT_A_data_out, ZB2_av_readdata_pre[24]_clock_0, ZB2_av_readdata_pre[24]_clear_0, , );
ZB2_av_readdata_pre[24] = ZB2_av_readdata_pre[24]_PORT_A_data_out_reg[0];

--ZB2_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[26] at M10K_X14_Y7_N0
ZB2_av_readdata_pre[24]_PORT_A_data_in = BUS(TC1_d_writedata[24], TC1_d_writedata[26]);
ZB2_av_readdata_pre[24]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[24]_PORT_A_data_in, ZB2_av_readdata_pre[24]_clock_0, , , );
ZB2_av_readdata_pre[24]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[24]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[24]_PORT_A_address, ZB2_av_readdata_pre[24]_clock_0, , , );
ZB2_av_readdata_pre[24]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[24]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[24]_PORT_A_write_enable, ZB2_av_readdata_pre[24]_clock_0, , , );
ZB2_av_readdata_pre[24]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[24]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[24]_PORT_A_read_enable, ZB2_av_readdata_pre[24]_clock_0, , , );
ZB2_av_readdata_pre[24]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[24]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[24]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[24]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[24]_PORT_A_address_reg, , ZB2_av_readdata_pre[24]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[24]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[24]_clock_0, , , , , , ZB2_av_readdata_pre[24]_clear_0, );
ZB2_av_readdata_pre[24]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[24]_PORT_A_data_out, ZB2_av_readdata_pre[24]_clock_0, ZB2_av_readdata_pre[24]_clear_0, , );
ZB2_av_readdata_pre[26] = ZB2_av_readdata_pre[24]_PORT_A_data_out_reg[1];


--ZB2_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[25] at M10K_X5_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
ZB2_av_readdata_pre[25]_PORT_A_data_in = BUS(TC1_d_writedata[25], TC1_d_writedata[28]);
ZB2_av_readdata_pre[25]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[25]_PORT_A_data_in, ZB2_av_readdata_pre[25]_clock_0, , , );
ZB2_av_readdata_pre[25]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[25]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[25]_PORT_A_address, ZB2_av_readdata_pre[25]_clock_0, , , );
ZB2_av_readdata_pre[25]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[25]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[25]_PORT_A_write_enable, ZB2_av_readdata_pre[25]_clock_0, , , );
ZB2_av_readdata_pre[25]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[25]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[25]_PORT_A_read_enable, ZB2_av_readdata_pre[25]_clock_0, , , );
ZB2_av_readdata_pre[25]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[25]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[25]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[25]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[25]_PORT_A_address_reg, , ZB2_av_readdata_pre[25]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[25]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[25]_clock_0, , , , , , ZB2_av_readdata_pre[25]_clear_0, );
ZB2_av_readdata_pre[25]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[25]_PORT_A_data_out, ZB2_av_readdata_pre[25]_clock_0, ZB2_av_readdata_pre[25]_clear_0, , );
ZB2_av_readdata_pre[25] = ZB2_av_readdata_pre[25]_PORT_A_data_out_reg[0];

--ZB2_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[28] at M10K_X5_Y7_N0
ZB2_av_readdata_pre[25]_PORT_A_data_in = BUS(TC1_d_writedata[25], TC1_d_writedata[28]);
ZB2_av_readdata_pre[25]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[25]_PORT_A_data_in, ZB2_av_readdata_pre[25]_clock_0, , , );
ZB2_av_readdata_pre[25]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[25]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[25]_PORT_A_address, ZB2_av_readdata_pre[25]_clock_0, , , );
ZB2_av_readdata_pre[25]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[25]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[25]_PORT_A_write_enable, ZB2_av_readdata_pre[25]_clock_0, , , );
ZB2_av_readdata_pre[25]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[25]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[25]_PORT_A_read_enable, ZB2_av_readdata_pre[25]_clock_0, , , );
ZB2_av_readdata_pre[25]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[25]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[25]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[25]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[25]_PORT_A_address_reg, , ZB2_av_readdata_pre[25]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[25]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[25]_clock_0, , , , , , ZB2_av_readdata_pre[25]_clear_0, );
ZB2_av_readdata_pre[25]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[25]_PORT_A_data_out, ZB2_av_readdata_pre[25]_clock_0, ZB2_av_readdata_pre[25]_clear_0, , );
ZB2_av_readdata_pre[28] = ZB2_av_readdata_pre[25]_PORT_A_data_out_reg[1];


--ZB2_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[27] at M10K_X26_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
ZB2_av_readdata_pre[27]_PORT_A_data_in = BUS(TC1_d_writedata[27], TC1_d_writedata[31]);
ZB2_av_readdata_pre[27]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[27]_PORT_A_data_in, ZB2_av_readdata_pre[27]_clock_0, , , );
ZB2_av_readdata_pre[27]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[27]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[27]_PORT_A_address, ZB2_av_readdata_pre[27]_clock_0, , , );
ZB2_av_readdata_pre[27]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[27]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[27]_PORT_A_write_enable, ZB2_av_readdata_pre[27]_clock_0, , , );
ZB2_av_readdata_pre[27]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[27]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[27]_PORT_A_read_enable, ZB2_av_readdata_pre[27]_clock_0, , , );
ZB2_av_readdata_pre[27]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[27]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[27]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[27]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[27]_PORT_A_address_reg, , ZB2_av_readdata_pre[27]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[27]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[27]_clock_0, , , , , , ZB2_av_readdata_pre[27]_clear_0, );
ZB2_av_readdata_pre[27]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[27]_PORT_A_data_out, ZB2_av_readdata_pre[27]_clock_0, ZB2_av_readdata_pre[27]_clear_0, , );
ZB2_av_readdata_pre[27] = ZB2_av_readdata_pre[27]_PORT_A_data_out_reg[0];

--ZB2_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[31] at M10K_X26_Y4_N0
ZB2_av_readdata_pre[27]_PORT_A_data_in = BUS(TC1_d_writedata[27], TC1_d_writedata[31]);
ZB2_av_readdata_pre[27]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[27]_PORT_A_data_in, ZB2_av_readdata_pre[27]_clock_0, , , );
ZB2_av_readdata_pre[27]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[27]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[27]_PORT_A_address, ZB2_av_readdata_pre[27]_clock_0, , , );
ZB2_av_readdata_pre[27]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[27]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[27]_PORT_A_write_enable, ZB2_av_readdata_pre[27]_clock_0, , , );
ZB2_av_readdata_pre[27]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[27]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[27]_PORT_A_read_enable, ZB2_av_readdata_pre[27]_clock_0, , , );
ZB2_av_readdata_pre[27]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[27]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[27]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[27]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[27]_PORT_A_address_reg, , ZB2_av_readdata_pre[27]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[27]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[27]_clock_0, , , , , , ZB2_av_readdata_pre[27]_clear_0, );
ZB2_av_readdata_pre[27]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[27]_PORT_A_data_out, ZB2_av_readdata_pre[27]_clock_0, ZB2_av_readdata_pre[27]_clear_0, , );
ZB2_av_readdata_pre[31] = ZB2_av_readdata_pre[27]_PORT_A_data_out_reg[1];


--ZB2_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[29] at M10K_X26_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
ZB2_av_readdata_pre[29]_PORT_A_data_in = BUS(TC1_d_writedata[29], TC1_d_writedata[30]);
ZB2_av_readdata_pre[29]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[29]_PORT_A_data_in, ZB2_av_readdata_pre[29]_clock_0, , , );
ZB2_av_readdata_pre[29]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[29]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[29]_PORT_A_address, ZB2_av_readdata_pre[29]_clock_0, , , );
ZB2_av_readdata_pre[29]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[29]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[29]_PORT_A_write_enable, ZB2_av_readdata_pre[29]_clock_0, , , );
ZB2_av_readdata_pre[29]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[29]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[29]_PORT_A_read_enable, ZB2_av_readdata_pre[29]_clock_0, , , );
ZB2_av_readdata_pre[29]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[29]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[29]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[29]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[29]_PORT_A_address_reg, , ZB2_av_readdata_pre[29]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[29]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[29]_clock_0, , , , , , ZB2_av_readdata_pre[29]_clear_0, );
ZB2_av_readdata_pre[29]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[29]_PORT_A_data_out, ZB2_av_readdata_pre[29]_clock_0, ZB2_av_readdata_pre[29]_clear_0, , );
ZB2_av_readdata_pre[29] = ZB2_av_readdata_pre[29]_PORT_A_data_out_reg[0];

--ZB2_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[30] at M10K_X26_Y3_N0
ZB2_av_readdata_pre[29]_PORT_A_data_in = BUS(TC1_d_writedata[29], TC1_d_writedata[30]);
ZB2_av_readdata_pre[29]_PORT_A_data_in_reg = DFFE(ZB2_av_readdata_pre[29]_PORT_A_data_in, ZB2_av_readdata_pre[29]_clock_0, , , );
ZB2_av_readdata_pre[29]_PORT_A_address = BUS(TC1_W_alu_result[2], TC1_W_alu_result[3], TC1_W_alu_result[4], TC1L775Q, TC1_W_alu_result[6], TC1_W_alu_result[7], TC1_W_alu_result[8], TC1_W_alu_result[9], TC1_W_alu_result[10], TC1_W_alu_result[11], TC1_W_alu_result[12], TC1_W_alu_result[13]);
ZB2_av_readdata_pre[29]_PORT_A_address_reg = DFFE(ZB2_av_readdata_pre[29]_PORT_A_address, ZB2_av_readdata_pre[29]_clock_0, , , );
ZB2_av_readdata_pre[29]_PORT_A_write_enable = S1L3;
ZB2_av_readdata_pre[29]_PORT_A_write_enable_reg = DFFE(ZB2_av_readdata_pre[29]_PORT_A_write_enable, ZB2_av_readdata_pre[29]_clock_0, , , );
ZB2_av_readdata_pre[29]_PORT_A_read_enable = VCC;
ZB2_av_readdata_pre[29]_PORT_A_read_enable_reg = DFFE(ZB2_av_readdata_pre[29]_PORT_A_read_enable, ZB2_av_readdata_pre[29]_clock_0, , , );
ZB2_av_readdata_pre[29]_clock_0 = GLOBAL(A1L23);
ZB2_av_readdata_pre[29]_clear_0 = AB1_r_sync_rst;
ZB2_av_readdata_pre[29]_PORT_A_data_out = MEMORY(ZB2_av_readdata_pre[29]_PORT_A_data_in_reg, , ZB2_av_readdata_pre[29]_PORT_A_address_reg, , ZB2_av_readdata_pre[29]_PORT_A_write_enable_reg, ZB2_av_readdata_pre[29]_PORT_A_read_enable_reg, , , , , ZB2_av_readdata_pre[29]_clock_0, , , , , , ZB2_av_readdata_pre[29]_clear_0, );
ZB2_av_readdata_pre[29]_PORT_A_data_out_reg = DFFE(ZB2_av_readdata_pre[29]_PORT_A_data_out, ZB2_av_readdata_pre[29]_clock_0, ZB2_av_readdata_pre[29]_clear_0, , );
ZB2_av_readdata_pre[30] = ZB2_av_readdata_pre[29]_PORT_A_data_out_reg[1];


--PD1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23] at FF_X2_Y5_N17
--register power-up is low

PD1_sr[23] = DFFEAS(PD1L91, A1L5,  ,  , PD1L41,  ,  , PD1L40,  );


--BD1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] at FF_X6_Y5_N56
--register power-up is low

BD1_break_readreg[21] = DFFEAS( , GLOBAL(A1L23),  ,  , BD1L8, ND1_jdo[21],  , BD1L9, VCC);


--BD1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] at FF_X6_Y5_N49
--register power-up is low

BD1_break_readreg[18] = DFFEAS( , GLOBAL(A1L23),  ,  , BD1L8, ND1_jdo[18],  , BD1L9, VCC);


--PD1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16] at FF_X2_Y5_N35
--register power-up is low

PD1_sr[16] = DFFEAS(PD1L92, A1L5,  ,  , PD1L41,  ,  , PD1L40,  );


--EB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3] at FF_X1_Y3_N28
--register power-up is low

EB1_count[3] = AMPP_FUNCTION(A1L5, EB1_count[2], !N1_clr_reg, !Q1_state[4], GND, EB1L64);


--PD1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24] at FF_X2_Y5_N44
--register power-up is low

PD1_sr[24] = DFFEAS(PD1L93, A1L5,  ,  , PD1L41,  ,  , PD1L40,  );


--PD1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8] at FF_X1_Y6_N38
--register power-up is low

PD1_sr[8] = DFFEAS(PD1L94, A1L5,  ,  , PD1L17,  ,  , PD1L16,  );


--BD1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] at FF_X2_Y6_N47
--register power-up is low

BD1_break_readreg[6] = DFFEAS( , GLOBAL(A1L23),  ,  , BD1L8, ND1_jdo[6],  , BD1L9, VCC);


--BD1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] at FF_X4_Y4_N31
--register power-up is low

BD1_break_readreg[22] = DFFEAS(BD1L40, GLOBAL(A1L23),  ,  , BD1L8,  ,  , BD1L9,  );


--PD1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] at FF_X1_Y6_N32
--register power-up is low

PD1_sr[14] = DFFEAS(PD1L95, A1L5,  ,  , PD1L17,  ,  , PD1L16,  );


--PD1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10] at FF_X1_Y6_N2
--register power-up is low

PD1_sr[10] = DFFEAS(PD1L98, A1L5,  ,  , PD1L17,  ,  , PD1L16,  );


--PD1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12] at FF_X1_Y6_N8
--register power-up is low

PD1_sr[12] = DFFEAS(PD1L99, A1L5,  ,  , PD1L17,  ,  , PD1L16,  );


--PD1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11] at FF_X1_Y6_N5
--register power-up is low

PD1_sr[11] = DFFEAS(PD1L100, A1L5,  ,  , PD1L17,  ,  , PD1L16,  );


--PD1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9] at FF_X1_Y6_N41
--register power-up is low

PD1_sr[9] = DFFEAS(PD1L101, A1L5,  ,  , PD1L17,  ,  , PD1L16,  );


--PD1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13] at FF_X1_Y6_N11
--register power-up is low

PD1_sr[13] = DFFEAS(PD1L102, A1L5,  ,  , PD1L17,  ,  , PD1L16,  );


--BD1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] at FF_X2_Y6_N4
--register power-up is low

BD1_break_readreg[15] = DFFEAS(BD1L30, GLOBAL(A1L23),  ,  , BD1L8,  ,  , BD1L9,  );


--EB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2] at FF_X1_Y3_N22
--register power-up is low

EB1_count[2] = AMPP_FUNCTION(A1L5, EB1_count[1], !N1_clr_reg, !Q1_state[4], GND, EB1L64);


--BD1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] at FF_X4_Y4_N16
--register power-up is low

BD1_break_readreg[23] = DFFEAS( , GLOBAL(A1L23),  ,  , BD1L8, ND1_jdo[23],  , BD1L9, VCC);


--BD1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] at FF_X2_Y6_N1
--register power-up is low

BD1_break_readreg[7] = DFFEAS(BD1L15, GLOBAL(A1L23),  ,  , BD1L8,  ,  , BD1L9,  );


--BD1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] at FF_X2_Y6_N43
--register power-up is low

BD1_break_readreg[13] = DFFEAS(BD1L26, GLOBAL(A1L23),  ,  , BD1L8,  ,  , BD1L9,  );


--BD1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] at FF_X4_Y4_N7
--register power-up is low

BD1_break_readreg[14] = DFFEAS(BD1L28, GLOBAL(A1L23),  ,  , BD1L8,  ,  , BD1L9,  );


--BD1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] at FF_X4_Y4_N40
--register power-up is low

BD1_break_readreg[9] = DFFEAS(BD1L19, GLOBAL(A1L23),  ,  , BD1L8,  ,  , BD1L9,  );


--BD1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] at FF_X2_Y6_N17
--register power-up is low

BD1_break_readreg[11] = DFFEAS(BD1L22, GLOBAL(A1L23),  ,  , BD1L8,  ,  , BD1L9,  );


--BD1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] at FF_X4_Y4_N49
--register power-up is low

BD1_break_readreg[10] = DFFEAS( , GLOBAL(A1L23),  ,  , BD1L8, ND1_jdo[10],  , BD1L9, VCC);


--BD1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] at FF_X2_Y6_N13
--register power-up is low

BD1_break_readreg[8] = DFFEAS(BD1L17, GLOBAL(A1L23),  ,  , BD1L8,  ,  , BD1L9,  );


--BD1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] at FF_X2_Y6_N46
--register power-up is low

BD1_break_readreg[12] = DFFEAS(BD1L24, GLOBAL(A1L23),  ,  , BD1L8,  ,  , BD1L9,  );


--LD1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7 at LABCELL_X4_Y6_N6
LD1L119 = ( !LD1_jtag_ram_rd_d1 & ( (!ND1_take_action_ocimem_b & (!LD1L40Q & (((LD1_MonAReg[4] & !LD1_MonAReg[3]))))) # (ND1_take_action_ocimem_b & (((ND1_jdo[32])))) ) ) # ( LD1_jtag_ram_rd_d1 & ( ((!ND1_take_action_ocimem_b & (((XD1_q_a[29])))) # (ND1_take_action_ocimem_b & (ND1_jdo[32]))) ) );


--LD1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11 at LABCELL_X4_Y6_N0
LD1L123 = ( !LD1_jtag_ram_rd_d1 & ( (!ND1_take_action_ocimem_b & (!LD1L40Q & (((!LD1_MonAReg[4] & LD1_MonAReg[3]))))) # (ND1_take_action_ocimem_b & (((ND1_jdo[21])))) ) ) # ( LD1_jtag_ram_rd_d1 & ( ((!ND1_take_action_ocimem_b & (((XD1_q_a[18])))) # (ND1_take_action_ocimem_b & (ND1_jdo[21]))) ) );


--LD1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15 at MLABCELL_X6_Y5_N30
LD1L127 = ( !LD1_jtag_ram_rd_d1 & ( (!ND1_take_action_ocimem_b & (LD1L40Q & (LD1L42Q & (!LD1L44Q)))) # (ND1_take_action_ocimem_b & ((((ND1_jdo[11]))))) ) ) # ( LD1_jtag_ram_rd_d1 & ( (((!ND1_take_action_ocimem_b & (XD1_q_a[8])) # (ND1_take_action_ocimem_b & ((ND1_jdo[11]))))) ) );


--LD1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19 at MLABCELL_X6_Y5_N12
LD1L131 = ( !LD1_jtag_ram_rd_d1 & ( (!ND1_take_action_ocimem_b & (!LD1L40Q & (((!LD1L44Q & !LD1L42Q))))) # (ND1_take_action_ocimem_b & (((ND1_jdo[8])))) ) ) # ( LD1_jtag_ram_rd_d1 & ( ((!ND1_take_action_ocimem_b & (((XD1_q_a[5])))) # (ND1_take_action_ocimem_b & (ND1_jdo[8]))) ) );


--TC1L967 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~16 at LABCELL_X17_Y5_N12
TC1L967 = ( !TC1L681 & ( (!TC1_av_ld_aligning_data & (((UB3L1 & ((YD1_q_a[23])))) # (TC1L966))) # (TC1_av_ld_aligning_data & ((((TC1L861))))) ) ) # ( TC1L681 & ( (!TC1_av_ld_aligning_data & (((UB3L1 & ((YD1_q_a[23])))) # (TC1L966))) # (TC1_av_ld_aligning_data & ((((TC1_av_ld_byte3_data[7]))))) ) );


--TC1L946 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~20 at LABCELL_X16_Y6_N18
TC1L946 = ( !TC1L681 & ( (!TC1_av_ld_aligning_data & ((((UB3L1 & YD1_q_a[18])) # (TC1L945)))) # (TC1_av_ld_aligning_data & (((TC1L861)))) ) ) # ( TC1L681 & ( (!TC1_av_ld_aligning_data & ((((UB3L1 & YD1_q_a[18])) # (TC1L945)))) # (TC1_av_ld_aligning_data & (((TC1_av_ld_byte3_data[2])))) ) );


--TC1L956 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~24 at LABCELL_X17_Y7_N18
TC1L956 = ( !TC1L681 & ( (!TC1_av_ld_aligning_data & (((UB3L1 & ((YD1_q_a[20])))) # (TC1L955))) # (TC1_av_ld_aligning_data & ((((TC1L861))))) ) ) # ( TC1L681 & ( (!TC1_av_ld_aligning_data & (((UB3L1 & ((YD1_q_a[20])))) # (TC1L955))) # (TC1_av_ld_aligning_data & ((((TC1_av_ld_byte3_data[4]))))) ) );


--TC1L951 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~28 at LABCELL_X17_Y5_N9
TC1L951 = ( !TC1L681 & ( (!TC1_av_ld_aligning_data & ((((UB3L1 & YD1_q_a[19])) # (TC1L950)))) # (TC1_av_ld_aligning_data & ((((TC1L861))))) ) ) # ( TC1L681 & ( (!TC1_av_ld_aligning_data & ((((UB3L1 & YD1_q_a[19])) # (TC1L950)))) # (TC1_av_ld_aligning_data & ((((TC1_av_ld_byte3_data[3]))))) ) );


--TC1L922 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~12 at LABCELL_X17_Y5_N0
TC1L922 = ( !TC1L681 & ( (!TC1_av_ld_aligning_data & ((((UB3L1 & YD1_q_a[15])) # (TC1L921)))) # (TC1_av_ld_aligning_data & ((((TC1L861))))) ) ) # ( TC1L681 & ( (!TC1_av_ld_aligning_data & ((((UB3L1 & YD1_q_a[15])) # (TC1L921)))) # (TC1_av_ld_aligning_data & ((((TC1_av_ld_byte2_data[7]))))) ) );


--TC1L901 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~16 at LABCELL_X16_Y6_N48
TC1L901 = ( !TC1L681 & ( (!TC1_av_ld_aligning_data & ((((YD1_q_a[10] & UB3L1)) # (TC1L900)))) # (TC1_av_ld_aligning_data & (((TC1L861)))) ) ) # ( TC1L681 & ( (!TC1_av_ld_aligning_data & ((((YD1_q_a[10] & UB3L1)) # (TC1L900)))) # (TC1_av_ld_aligning_data & (((TC1_av_ld_byte2_data[2])))) ) );


--TC1L896 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~20 at LABCELL_X17_Y5_N42
TC1L896 = ( !TC1L681 & ( (!TC1_av_ld_aligning_data & (((UB3L1 & ((YD1_q_a[9])))) # (TC1L895))) # (TC1_av_ld_aligning_data & ((((TC1L861))))) ) ) # ( TC1L681 & ( (!TC1_av_ld_aligning_data & (((UB3L1 & ((YD1_q_a[9])))) # (TC1L895))) # (TC1_av_ld_aligning_data & ((((TC1_av_ld_byte2_data[1]))))) ) );


--TC1L911 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~24 at LABCELL_X16_Y6_N42
TC1L911 = ( !TC1L681 & ( (!TC1_av_ld_aligning_data & ((((YD1_q_a[12] & UB3L1)) # (TC1L910)))) # (TC1_av_ld_aligning_data & (((TC1L861)))) ) ) # ( TC1L681 & ( (!TC1_av_ld_aligning_data & ((((YD1_q_a[12] & UB3L1)) # (TC1L910)))) # (TC1_av_ld_aligning_data & (((TC1_av_ld_byte2_data[4])))) ) );


--TC1L906 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~28 at LABCELL_X17_Y5_N36
TC1L906 = ( !TC1L681 & ( (!TC1_av_ld_aligning_data & ((((UB3L1 & YD1_q_a[11])) # (TC1L905)))) # (TC1_av_ld_aligning_data & ((((TC1L861))))) ) ) # ( TC1L681 & ( (!TC1_av_ld_aligning_data & ((((UB3L1 & YD1_q_a[11])) # (TC1L905)))) # (TC1_av_ld_aligning_data & ((((TC1_av_ld_byte2_data[3]))))) ) );


--TC1L803 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0 at LABCELL_X22_Y8_N30
TC1L803 = ( !TC1_R_ctrl_break & ( (!TC1L615 & (TC1_W_bstatus_reg)) # (TC1L615 & ((!TC1_R_ctrl_wrctl_inst & (TC1_W_bstatus_reg)) # (TC1_R_ctrl_wrctl_inst & ((!TC1_D_iw[6] & ((TC1L470Q))) # (TC1_D_iw[6] & (TC1_W_bstatus_reg)))))) ) ) # ( TC1_R_ctrl_break & ( (((TC1_W_status_reg_pie))) ) );


--TC1L891 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~32 at LABCELL_X17_Y5_N30
TC1L891 = ( !TC1L681 & ( (!TC1_av_ld_aligning_data & (((UB3L1 & ((YD1_q_a[8])))) # (TC1L890))) # (TC1_av_ld_aligning_data & ((((TC1L861))))) ) ) # ( TC1L681 & ( (!TC1_av_ld_aligning_data & (((UB3L1 & ((YD1_q_a[8])))) # (TC1L890))) # (TC1_av_ld_aligning_data & ((((TC1_av_ld_byte2_data[0]))))) ) );


--WC1L129 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0 at LABCELL_X13_Y8_N24
WC1L129 = ( !WC1_write & ( (TC1_d_write & (WB1_saved_grant[0] & (WB1_WideOr1 & (!BC1_write_accepted & !YB4_mem_used[1])))) ) ) # ( WC1_write & ( (((LD1_waitrequest))) ) );


--TC1L762 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1 at LABCELL_X19_Y7_N15
TC1L762 = ( !TC1_D_iw[14] & ( (!TC1_D_iw[13] & (!TC1_D_iw[11] & (!TC1_D_iw[16] & (TC1_D_iw[12] & TC1L569)))) ) ) # ( TC1_D_iw[14] & ( (!TC1_D_iw[13] & (!TC1_D_iw[11] & (TC1_D_iw[15] & (TC1_D_iw[12] & TC1L569)))) ) );


--EB1L52 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1 at LABCELL_X1_Y3_N54
EB1L52 = AMPP_FUNCTION(!H1_splitter_nodes_receive_0[3], !N1_virtual_ir_scan_reg, !Q1_state[3], !A1L6, !EB1_state, !Q1_state[4], !N1_irf_reg[1][0]);


--TC1L819 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31 at LABCELL_X22_Y7_N36
TC1L819 = ( !TC1_R_ctrl_rd_ctl_reg & ( (!TC1_R_ctrl_ld & (((!TC1_R_ctrl_br_cmp & ((TC1_W_alu_result[0]))) # (TC1_R_ctrl_br_cmp & (TC1_W_cmp_result))))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte0_data[0])))) ) ) # ( TC1_R_ctrl_rd_ctl_reg & ( (!TC1_R_ctrl_ld & (((!TC1_R_ctrl_br_cmp & ((TC1_W_control_rd_data[0]))) # (TC1_R_ctrl_br_cmp & (TC1_W_cmp_result))))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte0_data[0])))) ) );


--W1_data_out[0] is nios_system:u0|nios_system_leds:leds|data_out[0] at FF_X15_Y4_N25
--register power-up is low

W1_data_out[0] = DFFEAS( , GLOBAL(A1L23), ZD3_altera_reset_synchronizer_int_chain_out,  , W1L3, TC1_d_writedata[0],  ,  , VCC);


--W1_data_out[1] is nios_system:u0|nios_system_leds:leds|data_out[1] at FF_X15_Y4_N58
--register power-up is low

W1_data_out[1] = DFFEAS( , GLOBAL(A1L23), ZD3_altera_reset_synchronizer_int_chain_out,  , W1L3, TC1_d_writedata[1],  ,  , VCC);


--W1_data_out[2] is nios_system:u0|nios_system_leds:leds|data_out[2] at FF_X15_Y4_N49
--register power-up is low

W1_data_out[2] = DFFEAS(W1L8, GLOBAL(A1L23), ZD3_altera_reset_synchronizer_int_chain_out,  , W1L3,  ,  ,  ,  );


--W1_data_out[3] is nios_system:u0|nios_system_leds:leds|data_out[3] at FF_X15_Y4_N10
--register power-up is low

W1_data_out[3] = DFFEAS( , GLOBAL(A1L23), ZD3_altera_reset_synchronizer_int_chain_out,  , W1L3, TC1_d_writedata[3],  ,  , VCC);


--W1_data_out[4] is nios_system:u0|nios_system_leds:leds|data_out[4] at FF_X15_Y4_N52
--register power-up is low

W1_data_out[4] = DFFEAS( , GLOBAL(A1L23), ZD3_altera_reset_synchronizer_int_chain_out,  , W1L3, TC1_d_writedata[4],  ,  , VCC);


--W1_data_out[5] is nios_system:u0|nios_system_leds:leds|data_out[5] at FF_X15_Y4_N13
--register power-up is low

W1_data_out[5] = DFFEAS( , GLOBAL(A1L23), ZD3_altera_reset_synchronizer_int_chain_out,  , W1L3, TC1_d_writedata[5],  ,  , VCC);


--W1_data_out[6] is nios_system:u0|nios_system_leds:leds|data_out[6] at FF_X15_Y4_N7
--register power-up is low

W1_data_out[6] = DFFEAS(W1L13, GLOBAL(A1L23), ZD3_altera_reset_synchronizer_int_chain_out,  , W1L3,  ,  ,  ,  );


--W1_data_out[7] is nios_system:u0|nios_system_leds:leds|data_out[7] at FF_X15_Y4_N16
--register power-up is low

W1_data_out[7] = DFFEAS( , GLOBAL(A1L23), ZD3_altera_reset_synchronizer_int_chain_out,  , W1L3, TC1_d_writedata[7],  ,  , VCC);


--EB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo at FF_X4_Y1_N2
--register power-up is low

EB1_adapted_tdo = AMPP_FUNCTION(!A1L5, EB1L2, !N1_clr_reg);


--PD1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0] at FF_X2_Y4_N50
--register power-up is low

PD1_sr[0] = DFFEAS(PD1L61, A1L5,  ,  ,  ,  ,  ,  ,  );


--PD1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] at FF_X2_Y4_N58
--register power-up is low

PD1_ir_out[0] = DFFEAS(PD1L8, A1L5,  ,  ,  ,  ,  ,  ,  );


--PD1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] at FF_X1_Y4_N41
--register power-up is low

PD1_ir_out[1] = DFFEAS( , A1L5,  ,  ,  , RD2_dreg[0],  ,  , VCC);


--TC1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0] at FF_X11_Y7_N5
--register power-up is low

TC1_d_writedata[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[0],  ,  , VCC);


--ZD3_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X11_Y7_N23
--register power-up is low

ZD3_altera_reset_synchronizer_int_chain_out = DFFEAS(ZD3L6, GLOBAL(A1L23), key0_d3[0],  ,  ,  ,  ,  ,  );


--ZB6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1] at FF_X12_Y4_N26
--register power-up is low

ZB6_wait_latency_counter[1] = DFFEAS(ZB6L17, GLOBAL(A1L23), ZD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ZB6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0] at FF_X12_Y4_N28
--register power-up is low

ZB6_wait_latency_counter[0] = DFFEAS(ZB6L18, GLOBAL(A1L23), ZD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--YB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1] at FF_X12_Y4_N11
--register power-up is low

YB6_mem_used[1] = DFFEAS(YB6L5, GLOBAL(A1L23), ZD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--CC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0 at LABCELL_X16_Y7_N24
CC1L3 = ( !TC1_W_alu_result[7] & ( !TC1_W_alu_result[6] & ( (!TC1_W_alu_result[11] & (TC1_W_alu_result[12] & (!TC1_W_alu_result[9] & !TC1_W_alu_result[8]))) ) ) );


--CC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~1 at LABCELL_X16_Y7_N57
CC1L4 = ( !TC1_W_alu_result[14] & ( (TC1_W_alu_result[15] & (!TC1_W_alu_result[13] & !TC1_W_alu_result[10])) ) );


--W1L1 is nios_system:u0|nios_system_leds:leds|always0~0 at LABCELL_X12_Y4_N39
W1L1 = ( CC1L4 & ( !YB6_mem_used[1] & ( (!TC1L775Q & (CC1L3 & !TC1_W_alu_result[4])) ) ) );


--EB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1 at FF_X10_Y3_N13
--register power-up is low

EB1_rst1 = AMPP_FUNCTION(A1L23, EB1L43, !AB1_r_sync_rst);


--TC1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write at FF_X16_Y8_N2
--register power-up is low

TC1_d_write = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_st_stall,  ,  , VCC);


--BC1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted at FF_X16_Y8_N55
--register power-up is low

BC1_write_accepted = DFFEAS(BC1L11, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L2 is nios_system:u0|nios_system_leds:leds|always0~1 at MLABCELL_X15_Y5_N6
W1L2 = ( !BC1_write_accepted & ( (TC1_d_write & EB1_rst1) ) );


--W1L3 is nios_system:u0|nios_system_leds:leds|always0~2 at LABCELL_X12_Y4_N42
W1L3 = ( !TC1_W_alu_result[2] & ( !TC1_W_alu_result[3] & ( (!ZB6_wait_latency_counter[1] & (!ZB6_wait_latency_counter[0] & (W1L2 & W1L1))) ) ) );


--TC1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1] at FF_X11_Y9_N26
--register power-up is low

TC1_d_writedata[1] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[1],  ,  , VCC);


--TC1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2] at FF_X11_Y9_N20
--register power-up is low

TC1_d_writedata[2] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[2],  ,  , VCC);


--TC1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3] at FF_X11_Y9_N53
--register power-up is low

TC1_d_writedata[3] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[3],  ,  , VCC);


--TC1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4] at FF_X10_Y7_N29
--register power-up is low

TC1_d_writedata[4] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[4],  ,  , VCC);


--TC1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5] at FF_X10_Y7_N59
--register power-up is low

TC1_d_writedata[5] = DFFEAS(TC1L1002, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6] at FF_X10_Y7_N56
--register power-up is low

TC1_d_writedata[6] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[6],  ,  , VCC);


--TC1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7] at FF_X18_Y7_N2
--register power-up is low

TC1_d_writedata[7] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC2_q_b[7],  ,  , VCC);


--MD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 at LABCELL_X2_Y3_N36
MD1L3 = ( Q1_state[4] & ( (H1_splitter_nodes_receive_1[3] & !N1_virtual_ir_scan_reg) ) );


--PD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5 at LABCELL_X2_Y3_N57
PD1L59 = ( N1_virtual_ir_scan_reg & ( PD1_sr[0] ) ) # ( !N1_virtual_ir_scan_reg & ( (PD1_sr[0] & ((!Q1_state[3]) # (!H1_splitter_nodes_receive_1[3]))) ) );


--RD3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] at FF_X2_Y4_N14
--register power-up is low

RD3_dreg[0] = DFFEAS( , A1L5,  ,  ,  , RD3_din_s1,  ,  , VCC);


--PD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6 at LABCELL_X2_Y4_N45
PD1L60 = ( !N1_virtual_ir_scan_reg & ( RD3_dreg[0] & ( (Q1_state[3] & (!N1_irf_reg[2][1] & (H1_splitter_nodes_receive_1[3] & !N1_irf_reg[2][0]))) ) ) );


--PD1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 at FF_X1_Y5_N53
--register power-up is low

PD1_DRsize.000 = DFFEAS(PD1L2, A1L5,  ,  , MD1_virtual_state_uir,  ,  ,  ,  );


--PD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7 at LABCELL_X2_Y4_N48
PD1L61 = ( PD1_sr[1] & ( PD1L60 & ( ((!MD1L3) # (A1L6)) # (PD1_DRsize.000) ) ) ) # ( !PD1_sr[1] & ( PD1L60 & ( (!MD1L3) # ((!PD1_DRsize.000 & A1L6)) ) ) ) # ( PD1_sr[1] & ( !PD1L60 & ( (!MD1L3 & (PD1L59)) # (MD1L3 & (((A1L6) # (PD1_DRsize.000)))) ) ) ) # ( !PD1_sr[1] & ( !PD1L60 & ( (!MD1L3 & (PD1L59)) # (MD1L3 & (((!PD1_DRsize.000 & A1L6)))) ) ) );


--RD2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] at FF_X1_Y4_N20
--register power-up is low

RD2_dreg[0] = DFFEAS(RD2L4, A1L5,  ,  ,  ,  ,  ,  ,  );


--AB1_r_sync_rst is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst at FF_X6_Y6_N2
--register power-up is low

AB1_r_sync_rst = DFFEAS(AB1L1, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--ZD3_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X11_Y7_N17
--register power-up is low

ZD3_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L23), key0_d3[0],  ,  , ZD3_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--key0_d3[0] is key0_d3[0] at FF_X6_Y6_N5
--register power-up is low

key0_d3[0] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , key0_d2[0],  ,  , VCC);


--ZB6_waitrequest_reset_override is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override at FF_X12_Y4_N52
--register power-up is low

ZB6_waitrequest_reset_override = DFFEAS(ZB6L20, GLOBAL(A1L23), ZD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--TC1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read at FF_X17_Y8_N16
--register power-up is low

TC1_d_read = DFFEAS(TC1_d_read_nxt, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted at FF_X17_Y8_N7
--register power-up is low

BC1_read_accepted = DFFEAS(BC1L8, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0 at LABCELL_X16_Y7_N0
U1L68 = ( TC1_d_read & ( (EB1_rst1 & ((!BC1_read_accepted) # ((TC1_d_write & !BC1_write_accepted)))) ) ) # ( !TC1_d_read & ( (EB1_rst1 & (TC1_d_write & !BC1_write_accepted)) ) );


--ZB6L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]~0 at LABCELL_X12_Y4_N21
ZB6L16 = ( U1L68 & ( ZB6_wait_latency_counter[0] & ( (ZB6_waitrequest_reset_override & (W1L1 & ((W1L2) # (ZB6_wait_latency_counter[1])))) ) ) ) # ( U1L68 & ( !ZB6_wait_latency_counter[0] & ( (ZB6_waitrequest_reset_override & (W1L1 & ((!W1L2) # (ZB6_wait_latency_counter[1])))) ) ) );


--ZB6L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~1 at LABCELL_X12_Y4_N24
ZB6L17 = ( ZB6_wait_latency_counter[0] & ( (ZB6L16 & !ZB6_wait_latency_counter[1]) ) ) # ( !ZB6_wait_latency_counter[0] & ( (ZB6L16 & ZB6_wait_latency_counter[1]) ) );


--ZB6L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~2 at LABCELL_X12_Y4_N27
ZB6L18 = (ZB6L16 & !ZB6_wait_latency_counter[0]);


--TC1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot at FF_X22_Y6_N38
--register power-up is low

TC1_R_ctrl_shift_rot = DFFEAS(TC1L243, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic at FF_X19_Y5_N49
--register power-up is low

TC1_R_ctrl_logic = DFFEAS(TC1L227, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3] at FF_X23_Y8_N10
--register power-up is low

TC1_E_src1[3] = DFFEAS(TC1L722, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3] at FF_X24_Y7_N46
--register power-up is low

TC1_E_src2[3] = DFFEAS(TC1L757, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1] at FF_X22_Y5_N13
--register power-up is low

TC1_R_logic_op[1] = DFFEAS(TC1L296, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0] at FF_X22_Y5_N34
--register power-up is low

TC1_R_logic_op[0] = DFFEAS(TC1L295, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~0 at LABCELL_X23_Y7_N42
TC1L350 = (!TC1_E_src2[3] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[3])) # (TC1_R_logic_op[1] & ((TC1_E_src1[3]))))) # (TC1_E_src2[3] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[3])))));


--TC1L308 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~0 at LABCELL_X22_Y6_N24
TC1L308 = ( TC1L706Q & ( TC1L58 & ( TC1L398Q ) ) ) # ( !TC1L706Q & ( TC1L58 & ( (!TC1_R_ctrl_logic) # (TC1L350) ) ) ) # ( TC1L706Q & ( !TC1L58 & ( TC1L398Q ) ) ) # ( !TC1L706Q & ( !TC1L58 & ( (TC1L350 & TC1_R_ctrl_logic) ) ) );


--TC1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg at FF_X24_Y8_N28
--register power-up is low

TC1_R_ctrl_rd_ctl_reg = DFFEAS(TC1_D_op_rdctl, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp at FF_X22_Y5_N1
--register power-up is low

TC1_R_ctrl_br_cmp = DFFEAS(TC1L204, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1 at LABCELL_X24_Y6_N39
TC1L337 = ( TC1_R_ctrl_br_cmp & ( TC1_R_ctrl_rd_ctl_reg ) ) # ( !TC1_R_ctrl_br_cmp & ( TC1_R_ctrl_rd_ctl_reg ) ) # ( TC1_R_ctrl_br_cmp & ( !TC1_R_ctrl_rd_ctl_reg ) );


--TC1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2] at FF_X24_Y7_N49
--register power-up is low

TC1_E_src2[2] = DFFEAS(TC1L756, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2] at FF_X22_Y8_N16
--register power-up is low

TC1_E_src1[2] = DFFEAS(TC1L721, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~1 at LABCELL_X27_Y6_N30
TC1L349 = ( TC1_E_src1[2] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src2[2]))) ) ) # ( !TC1_E_src1[2] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src2[2])) # (TC1_R_logic_op[1] & ((TC1_E_src2[2]))) ) );


--TC1L307 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~2 at LABCELL_X22_Y6_N57
TC1L307 = ( TC1L706Q & ( TC1L349 & ( TC1_E_shift_rot_result[2] ) ) ) # ( !TC1L706Q & ( TC1L349 & ( (TC1L62) # (TC1_R_ctrl_logic) ) ) ) # ( TC1L706Q & ( !TC1L349 & ( TC1_E_shift_rot_result[2] ) ) ) # ( !TC1L706Q & ( !TC1L349 & ( (!TC1_R_ctrl_logic & TC1L62) ) ) );


--ZB6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0] at FF_X15_Y4_N34
--register power-up is low

ZB6_read_latency_shift_reg[0] = DFFEAS(ZB6L12, GLOBAL(A1L23), ZD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--YB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0] at FF_X12_Y4_N8
--register power-up is low

YB6_mem_used[0] = DFFEAS(YB6L3, GLOBAL(A1L23), ZD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ZB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 at LABCELL_X16_Y7_N21
ZB1L36 = ( TC1_d_read & ( (EB1_rst1 & !BC1_read_accepted) ) );


--CC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~2 at LABCELL_X16_Y7_N54
CC1L5 = ( !TC1L775Q & ( (CC1L3 & (!TC1_W_alu_result[4] & CC1L4)) ) );


--TB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0 at LABCELL_X12_Y4_N12
TB1L3 = ( ZB6_waitrequest_reset_override & ( YB6_mem_used[1] & ( (CC1L5 & (ZB6_wait_latency_counter[0] & !ZB6_wait_latency_counter[1])) ) ) ) # ( ZB6_waitrequest_reset_override & ( !YB6_mem_used[1] & ( (CC1L5 & (!ZB6_wait_latency_counter[1] & (!ZB6_wait_latency_counter[0] $ (!W1L2)))) ) ) );


--YB6L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X12_Y4_N9
YB6L5 = ( TB1L3 & ( (!YB6_mem_used[0] & (((YB6_mem_used[1])))) # (YB6_mem_used[0] & (!ZB6_read_latency_shift_reg[0] & ((YB6_mem_used[1]) # (ZB1L36)))) ) ) # ( !TB1L3 & ( (YB6_mem_used[1] & ((!ZB6_read_latency_shift_reg[0]) # (!YB6_mem_used[0]))) ) );


--TC1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4] at FF_X21_Y8_N52
--register power-up is low

TC1_E_src1[4] = DFFEAS(TC1L723, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4] at FF_X24_Y7_N52
--register power-up is low

TC1_E_src2[4] = DFFEAS(TC1L758, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L351 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~2 at LABCELL_X23_Y7_N21
TC1L351 = ( TC1_E_src1[4] & ( !TC1_R_logic_op[1] $ (((!TC1_E_src2[4]) # (!TC1_R_logic_op[0]))) ) ) # ( !TC1_E_src1[4] & ( (!TC1_E_src2[4] & (!TC1_R_logic_op[1] & !TC1_R_logic_op[0])) # (TC1_E_src2[4] & (TC1_R_logic_op[1])) ) );


--TC1L309 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~3 at LABCELL_X22_Y7_N51
TC1L309 = ( TC1L351 & ( TC1_E_shift_rot_result[4] & ( ((TC1_R_ctrl_logic) # (TC1L66)) # (TC1L706Q) ) ) ) # ( !TC1L351 & ( TC1_E_shift_rot_result[4] & ( ((TC1L66 & !TC1_R_ctrl_logic)) # (TC1L706Q) ) ) ) # ( TC1L351 & ( !TC1_E_shift_rot_result[4] & ( (!TC1L706Q & ((TC1_R_ctrl_logic) # (TC1L66))) ) ) ) # ( !TC1L351 & ( !TC1_E_shift_rot_result[4] & ( (!TC1L706Q & (TC1L66 & !TC1_R_ctrl_logic)) ) ) );


--TC1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5] at FF_X22_Y8_N13
--register power-up is low

TC1_E_src1[5] = DFFEAS(TC1L724, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L352 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~3 at MLABCELL_X21_Y7_N57
TC1L352 = ( TC1_E_src2[5] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[5]))) ) ) # ( !TC1_E_src2[5] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[5])) # (TC1_R_logic_op[1] & ((TC1_E_src1[5]))) ) );


--TC1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~4 at LABCELL_X22_Y7_N21
TC1L310 = ( TC1L706Q & ( TC1L70 & ( TC1_E_shift_rot_result[5] ) ) ) # ( !TC1L706Q & ( TC1L70 & ( (!TC1_R_ctrl_logic) # (TC1L352) ) ) ) # ( TC1L706Q & ( !TC1L70 & ( TC1_E_shift_rot_result[5] ) ) ) # ( !TC1L706Q & ( !TC1L70 & ( (TC1_R_ctrl_logic & TC1L352) ) ) );


--TC1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7] at FF_X21_Y8_N43
--register power-up is low

TC1_E_src1[7] = DFFEAS(TC1L726, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~4 at MLABCELL_X21_Y7_N27
TC1L354 = ( TC1_E_src2[7] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[7]))) ) ) # ( !TC1_E_src2[7] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[7])) # (TC1_R_logic_op[1] & ((TC1_E_src1[7]))) ) );


--TC1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~5 at MLABCELL_X21_Y7_N12
TC1L312 = ( TC1L74 & ( (!TC1L706Q & ((!TC1_R_ctrl_logic) # ((TC1L354)))) # (TC1L706Q & (((TC1_E_shift_rot_result[7])))) ) ) # ( !TC1L74 & ( (!TC1L706Q & (TC1_R_ctrl_logic & ((TC1L354)))) # (TC1L706Q & (((TC1_E_shift_rot_result[7])))) ) );


--TC1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6] at FF_X21_Y8_N37
--register power-up is low

TC1_E_src1[6] = DFFEAS(TC1L725, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L353 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~5 at LABCELL_X23_Y7_N33
TC1L353 = ( TC1_E_src2[6] & ( !TC1_R_logic_op[1] $ (((!TC1_E_src1[6]) # (!TC1_R_logic_op[0]))) ) ) # ( !TC1_E_src2[6] & ( (!TC1_E_src1[6] & (!TC1_R_logic_op[0] & !TC1_R_logic_op[1])) # (TC1_E_src1[6] & ((TC1_R_logic_op[1]))) ) );


--TC1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~6 at LABCELL_X22_Y7_N24
TC1L311 = ( TC1_E_shift_rot_result[6] & ( TC1L353 & ( ((TC1_R_ctrl_logic) # (TC1L706Q)) # (TC1L78) ) ) ) # ( !TC1_E_shift_rot_result[6] & ( TC1L353 & ( (!TC1L706Q & ((TC1_R_ctrl_logic) # (TC1L78))) ) ) ) # ( TC1_E_shift_rot_result[6] & ( !TC1L353 & ( ((TC1L78 & !TC1_R_ctrl_logic)) # (TC1L706Q) ) ) ) # ( !TC1_E_shift_rot_result[6] & ( !TC1L353 & ( (TC1L78 & (!TC1L706Q & !TC1_R_ctrl_logic)) ) ) );


--TC1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11] at FF_X22_Y5_N19
--register power-up is low

TC1_E_src1[11] = DFFEAS(TC1L730, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~6 at MLABCELL_X21_Y7_N54
TC1L358 = (!TC1_E_src1[11] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src2[11])) # (TC1_R_logic_op[1] & ((TC1_E_src2[11]))))) # (TC1_E_src1[11] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src2[11])))));


--TC1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~7 at LABCELL_X22_Y7_N57
TC1L316 = ( TC1L706Q & ( TC1_E_shift_rot_result[11] ) ) # ( !TC1L706Q & ( TC1_E_shift_rot_result[11] & ( (!TC1_R_ctrl_logic & (TC1L82)) # (TC1_R_ctrl_logic & ((TC1L358))) ) ) ) # ( !TC1L706Q & ( !TC1_E_shift_rot_result[11] & ( (!TC1_R_ctrl_logic & (TC1L82)) # (TC1_R_ctrl_logic & ((TC1L358))) ) ) );


--TC1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12] at FF_X21_Y8_N31
--register power-up is low

TC1_E_src1[12] = DFFEAS(TC1L731, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~7 at MLABCELL_X21_Y7_N42
TC1L359 = ( TC1_E_src2[12] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[12]))) ) ) # ( !TC1_E_src2[12] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[12])) # (TC1_R_logic_op[1] & ((TC1_E_src1[12]))) ) );


--TC1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~8 at MLABCELL_X21_Y7_N18
TC1L317 = ( TC1L86 & ( TC1_R_ctrl_logic & ( (!TC1L706Q & ((TC1L359))) # (TC1L706Q & (TC1L409Q)) ) ) ) # ( !TC1L86 & ( TC1_R_ctrl_logic & ( (!TC1L706Q & ((TC1L359))) # (TC1L706Q & (TC1L409Q)) ) ) ) # ( TC1L86 & ( !TC1_R_ctrl_logic & ( (!TC1L706Q) # (TC1L409Q) ) ) ) # ( !TC1L86 & ( !TC1_R_ctrl_logic & ( (TC1L409Q & TC1L706Q) ) ) );


--TC1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8] at FF_X21_Y8_N25
--register power-up is low

TC1_E_src1[8] = DFFEAS(TC1L727, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~8 at MLABCELL_X21_Y7_N45
TC1L355 = ( TC1_E_src1[8] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src2[8]))) ) ) # ( !TC1_E_src1[8] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src2[8])) # (TC1_R_logic_op[1] & ((TC1_E_src2[8]))) ) );


--TC1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~9 at MLABCELL_X21_Y7_N39
TC1L313 = ( TC1_E_shift_rot_result[8] & ( ((!TC1_R_ctrl_logic & (TC1L90)) # (TC1_R_ctrl_logic & ((TC1L355)))) # (TC1L706Q) ) ) # ( !TC1_E_shift_rot_result[8] & ( (!TC1L706Q & ((!TC1_R_ctrl_logic & (TC1L90)) # (TC1_R_ctrl_logic & ((TC1L355))))) ) );


--TC1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9] at FF_X23_Y8_N5
--register power-up is low

TC1_E_src1[9] = DFFEAS(TC1L728, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~9 at LABCELL_X23_Y7_N3
TC1L356 = ( TC1_E_src2[9] & ( !TC1_R_logic_op[1] $ (((!TC1L482Q) # (!TC1_R_logic_op[0]))) ) ) # ( !TC1_E_src2[9] & ( (!TC1L482Q & (!TC1_R_logic_op[0] & !TC1_R_logic_op[1])) # (TC1L482Q & ((TC1_R_logic_op[1]))) ) );


--TC1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~10 at LABCELL_X22_Y7_N0
TC1L314 = ( TC1L706Q & ( TC1L94 & ( TC1_E_shift_rot_result[9] ) ) ) # ( !TC1L706Q & ( TC1L94 & ( (!TC1_R_ctrl_logic) # (TC1L356) ) ) ) # ( TC1L706Q & ( !TC1L94 & ( TC1_E_shift_rot_result[9] ) ) ) # ( !TC1L706Q & ( !TC1L94 & ( (TC1L356 & TC1_R_ctrl_logic) ) ) );


--TC1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10] at FF_X23_Y8_N56
--register power-up is low

TC1_E_src1[10] = DFFEAS(TC1L729, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~10 at LABCELL_X23_Y8_N27
TC1L357 = ( TC1_E_src2[10] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[10]))) ) ) # ( !TC1_E_src2[10] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[10])) # (TC1_R_logic_op[1] & ((TC1_E_src1[10]))) ) );


--TC1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~11 at LABCELL_X22_Y7_N6
TC1L315 = ( TC1L706Q & ( TC1L357 & ( TC1L406Q ) ) ) # ( !TC1L706Q & ( TC1L357 & ( (TC1_R_ctrl_logic) # (TC1L98) ) ) ) # ( TC1L706Q & ( !TC1L357 & ( TC1L406Q ) ) ) # ( !TC1L706Q & ( !TC1L357 & ( (TC1L98 & !TC1_R_ctrl_logic) ) ) );


--TC1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15] at FF_X23_Y8_N34
--register power-up is low

TC1_E_src1[15] = DFFEAS(TC1L734, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~11 at LABCELL_X23_Y8_N15
TC1L362 = ( TC1L490Q & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src2[15]))) ) ) # ( !TC1L490Q & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src2[15])) # (TC1_R_logic_op[1] & ((TC1_E_src2[15]))) ) );


--TC1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~12 at MLABCELL_X21_Y6_N3
TC1L320 = ( TC1L414Q & ( TC1L362 & ( ((TC1_R_ctrl_logic) # (TC1_R_ctrl_shift_rot)) # (TC1L102) ) ) ) # ( !TC1L414Q & ( TC1L362 & ( (!TC1_R_ctrl_shift_rot & ((TC1_R_ctrl_logic) # (TC1L102))) ) ) ) # ( TC1L414Q & ( !TC1L362 & ( ((TC1L102 & !TC1_R_ctrl_logic)) # (TC1_R_ctrl_shift_rot) ) ) ) # ( !TC1L414Q & ( !TC1L362 & ( (TC1L102 & (!TC1_R_ctrl_shift_rot & !TC1_R_ctrl_logic)) ) ) );


--TC1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14] at FF_X23_Y8_N7
--register power-up is low

TC1_E_src1[14] = DFFEAS(TC1L733, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~12 at LABCELL_X23_Y8_N24
TC1L361 = ( TC1_R_logic_op[0] & ( (!TC1_R_logic_op[1] & (TC1_E_src1[14] & TC1_E_src2[14])) # (TC1_R_logic_op[1] & (!TC1_E_src1[14] $ (!TC1_E_src2[14]))) ) ) # ( !TC1_R_logic_op[0] & ( !TC1_R_logic_op[1] $ (((TC1_E_src2[14]) # (TC1_E_src1[14]))) ) );


--TC1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~13 at LABCELL_X19_Y6_N3
TC1L319 = ( TC1L706Q & ( TC1L106 & ( TC1L412Q ) ) ) # ( !TC1L706Q & ( TC1L106 & ( (!TC1_R_ctrl_logic) # (TC1L361) ) ) ) # ( TC1L706Q & ( !TC1L106 & ( TC1L412Q ) ) ) # ( !TC1L706Q & ( !TC1L106 & ( (TC1_R_ctrl_logic & TC1L361) ) ) );


--TC1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13] at FF_X23_Y8_N31
--register power-up is low

TC1_E_src1[13] = DFFEAS(TC1L732, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~13 at MLABCELL_X21_Y7_N24
TC1L360 = ( TC1_E_src1[13] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src2[13]))) ) ) # ( !TC1_E_src1[13] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src2[13])) # (TC1_R_logic_op[1] & ((TC1_E_src2[13]))) ) );


--TC1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~14 at MLABCELL_X21_Y7_N15
TC1L318 = ( TC1L360 & ( (!TC1L706Q & (((TC1L110)) # (TC1_R_ctrl_logic))) # (TC1L706Q & (((TC1_E_shift_rot_result[13])))) ) ) # ( !TC1L360 & ( (!TC1L706Q & (!TC1_R_ctrl_logic & (TC1L110))) # (TC1L706Q & (((TC1_E_shift_rot_result[13])))) ) );


--TC1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst at FF_X23_Y6_N38
--register power-up is low

TC1_E_new_inst = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_R_valid,  ,  , VCC);


--TC1L994 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0 at LABCELL_X18_Y6_N24
TC1L994 = (TC1_R_ctrl_st & TC1_E_new_inst);


--BC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0 at LABCELL_X16_Y8_N39
BC1L1 = (!TC1_d_read & !BC1_write_accepted);


--YB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1] at FF_X15_Y7_N2
--register power-up is low

YB2_mem_used[1] = DFFEAS(YB2L7, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter[1] at FF_X15_Y7_N32
--register power-up is low

ZB2_wait_latency_counter[1] = DFFEAS(ZB2L43, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter[0] at FF_X15_Y7_N14
--register power-up is low

ZB2_wait_latency_counter[0] = DFFEAS(ZB2L44, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0 at LABCELL_X16_Y7_N51
CC1L8 = ( !BC1_read_accepted & ( CC1L3 & ( (TC1_W_alu_result[4] & (CC1L4 & (TC1_d_read & !TC1L775Q))) ) ) );


--CC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~0 at LABCELL_X16_Y7_N45
CC1L10 = ( TC1_W_alu_result[11] & ( (!TC1_W_alu_result[14] & (TC1_W_alu_result[15] & (!TC1_W_alu_result[13] & !TC1_W_alu_result[12]))) # (TC1_W_alu_result[14] & (!TC1_W_alu_result[15])) ) ) # ( !TC1_W_alu_result[11] & ( (TC1_W_alu_result[14] & !TC1_W_alu_result[15]) ) );


--CC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal6~0 at LABCELL_X16_Y7_N3
CC1L6 = ( !TC1_W_alu_result[4] & ( TC1L775Q ) );


--CC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~1 at LABCELL_X16_Y7_N12
CC1L11 = ( TC1_W_alu_result[3] & ( CC1L3 & ( (CC1L4 & CC1L6) ) ) ) # ( !TC1_W_alu_result[3] & ( CC1L3 & ( (!BC1_read_accepted & (CC1L4 & (CC1L6 & TC1_d_read))) ) ) );


--XB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:inferred_ram_avalon_slave_0_agent|m0_write~0 at MLABCELL_X15_Y7_N54
XB2L1 = ( !YB2_mem_used[1] & ( !CC1L10 & ( (!CC1L8 & (!CC1L11 & (W1L2 & !CC1L5))) ) ) );


--ZB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg~0 at MLABCELL_X15_Y7_N36
ZB2L37 = ( EB1_rst1 & ( (!CC1L8 & (!CC1L11 & (!CC1L10 & !CC1L5))) ) );


--ZB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg~1 at MLABCELL_X15_Y7_N18
ZB2L38 = ( !ZB2_wait_latency_counter[1] & ( (!YB2_mem_used[1] & (ZB2L37 & (!ZB2_wait_latency_counter[0] $ (!XB2L1)))) ) );


--YB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] at FF_X11_Y7_N8
--register power-up is low

YB3_mem_used[1] = DFFEAS(YB3L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB3_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1] at FF_X11_Y7_N41
--register power-up is low

ZB3_wait_latency_counter[1] = DFFEAS(ZB3L9, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB3_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0] at FF_X11_Y7_N11
--register power-up is low

ZB3_wait_latency_counter[0] = DFFEAS(ZB3L10, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1 at LABCELL_X16_Y7_N9
CC1L9 = ( !BC1_read_accepted & ( TC1_d_read & ( (CC1L6 & (CC1L4 & (!TC1_W_alu_result[3] & CC1L3))) ) ) );


--TB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1 at LABCELL_X11_Y7_N0
TB1L4 = ( CC1L9 & ( ZB3_wait_latency_counter[0] & ( (!YB3L6Q & (!ZB3_wait_latency_counter[1] & (!W1L2 & EB1_rst1))) ) ) ) # ( CC1L9 & ( !ZB3_wait_latency_counter[0] & ( (!YB3L6Q & (!ZB3_wait_latency_counter[1] & (W1L2 & EB1_rst1))) ) ) );


--YB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[1] at FF_X11_Y7_N58
--register power-up is low

YB5_mem_used[1] = DFFEAS(YB5L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB5_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[1] at FF_X12_Y7_N29
--register power-up is low

ZB5_wait_latency_counter[1] = DFFEAS(ZB5L9, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB5_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[0] at FF_X12_Y7_N26
--register power-up is low

ZB5_wait_latency_counter[0] = DFFEAS(ZB5L10, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2 at LABCELL_X11_Y7_N27
TB1L5 = ( !ZB5_wait_latency_counter[1] & ( !YB5_mem_used[1] & ( (CC1L8 & (EB1_rst1 & (!ZB5_wait_latency_counter[0] $ (!W1L2)))) ) ) );


--TB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3 at LABCELL_X12_Y4_N30
TB1L6 = ( ZB6_waitrequest_reset_override & ( !YB6_mem_used[1] & ( (CC1L5 & (!ZB6_wait_latency_counter[1] & (!ZB6_wait_latency_counter[0] $ (!W1L2)))) ) ) );


--YB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] at FF_X12_Y6_N55
--register power-up is low

YB1_mem_used[1] = DFFEAS(YB1L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest at FF_X12_Y6_N50
--register power-up is low

U1_av_waitrequest = DFFEAS(U1L69, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal6~1 at LABCELL_X16_Y7_N18
CC1L7 = ( CC1L3 & ( (CC1L4 & (CC1L6 & TC1_W_alu_result[3])) ) );


--WB1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0] at FF_X13_Y9_N26
--register power-up is low

WB1_saved_grant[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , WB1L55, LC1L2,  ,  , VCC);


--LD1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest at FF_X13_Y8_N35
--register power-up is low

LD1_waitrequest = DFFEAS(LD1L195, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--YB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] at FF_X13_Y8_N1
--register power-up is low

YB4_mem_used[1] = DFFEAS(YB4L11, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0 at LABCELL_X18_Y9_N36
CC1L2 = ( !TC1_W_alu_result[13] & ( !TC1_W_alu_result[12] & ( (TC1_W_alu_result[15] & (!TC1_W_alu_result[14] & TC1_W_alu_result[11])) ) ) );


--TB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4 at LABCELL_X13_Y8_N9
TB1L7 = ( !YB4L13Q & ( (CC1L2 & (WB1_saved_grant[0] & !LD1_waitrequest)) ) );


--WB2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|saved_grant[0] at FF_X16_Y9_N53
--register power-up is low

WB2_saved_grant[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , WB2L58, LC2L2,  ,  , VCC);


--YB7_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] at FF_X17_Y8_N50
--register power-up is low

YB7_mem_used[1] = DFFEAS(YB7L11, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~5 at LABCELL_X16_Y7_N42
TB1L8 = ( !YB7L13Q & ( (TC1_W_alu_result[14] & (!TC1_W_alu_result[15] & (EB1_rst1 & WB2_saved_grant[0]))) ) );


--TB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0 at LABCELL_X11_Y7_N36
TB1L1 = ( YB1_mem_used[1] & ( (!TB1L7 & !TB1L8) ) ) # ( !YB1_mem_used[1] & ( (!TB1L7 & (!TB1L8 & ((!U1L70Q) # (!CC1L7)))) ) );


--TB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1 at LABCELL_X11_Y7_N42
TB1L2 = ( !TB1L6 & ( (!TB1L4 & (TB1L1 & !TB1L5)) ) );


--ZB4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] at FF_X13_Y9_N34
--register power-up is low

ZB4_read_latency_shift_reg[0] = DFFEAS(ZB4L39, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][73] at FF_X13_Y8_N17
--register power-up is low

YB4_mem[0][73] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , YB4L12, YB4L15,  ,  , VCC);


--YB4_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55] at FF_X13_Y8_N14
--register power-up is low

YB4_mem[0][55] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , YB4L12, YB4L16,  ,  , VCC);


--UB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0 at LABCELL_X13_Y8_N15
UB2L1 = (ZB4_read_latency_shift_reg[0] & ((!YB4_mem[0][55]) # (!YB4_mem[0][73])));


--ZB7_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0] at FF_X16_Y9_N43
--register power-up is low

ZB7_read_latency_shift_reg[0] = DFFEAS(ZB7L4, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB7_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73] at FF_X17_Y8_N35
--register power-up is low

YB7_mem[0][73] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , YB7L12, YB7L15,  ,  , VCC);


--YB7_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55] at FF_X17_Y8_N32
--register power-up is low

YB7_mem[0][55] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , YB7L12, YB7L16,  ,  , VCC);


--UB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_006|src0_valid~0 at LABCELL_X17_Y8_N33
UB3L1 = (ZB7_read_latency_shift_reg[0] & ((!YB7_mem[0][55]) # (!YB7_mem[0][73])));


--ZB1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] at FF_X12_Y6_N53
--register power-up is low

ZB1_read_latency_shift_reg[0] = DFFEAS(ZB1L37, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg[0] at FF_X15_Y7_N25
--register power-up is low

ZB2_read_latency_shift_reg[0] = DFFEAS(ZB2L39, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] at FF_X11_Y7_N25
--register power-up is low

ZB3_read_latency_shift_reg[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TB1L4,  ,  , VCC);


--ZB5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|read_latency_shift_reg[0] at FF_X11_Y7_N52
--register power-up is low

ZB5_read_latency_shift_reg[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TB1L5,  ,  , VCC);


--HC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0 at MLABCELL_X15_Y5_N36
HC1L2 = ( !ZB2_read_latency_shift_reg[0] & ( (!ZB5_read_latency_shift_reg[0] & (!ZB6_read_latency_shift_reg[0] & (!ZB1L35Q & !ZB3_read_latency_shift_reg[0]))) ) );


--BC1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer at FF_X16_Y8_N20
--register power-up is low

BC1_end_begintransfer = DFFEAS(BC1L6, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1 at LABCELL_X16_Y8_N21
BC1L2 = ( BC1_end_begintransfer & ( (!TC1_d_read & ((!TC1_d_write) # ((!EB1_rst1 & !BC1_write_accepted)))) ) ) # ( !BC1_end_begintransfer & ( (!TC1_d_read & ((!BC1_write_accepted) # (!TC1_d_write))) ) );


--BC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2 at LABCELL_X16_Y8_N36
BC1L3 = ( HC1L2 & ( (!BC1L2 & ((!TC1_d_read) # ((UB2L1) # (UB3L1)))) ) ) # ( !HC1L2 & ( !BC1L2 ) );


--TC1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall at LABCELL_X16_Y8_N27
TC1_E_st_stall = ( BC1L3 & ( BC1L1 & ( ((!ZB2L38 & (TC1_d_write & TB1L2))) # (TC1L994) ) ) ) # ( !BC1L3 & ( BC1L1 & ( (TC1_d_write) # (TC1L994) ) ) ) # ( BC1L3 & ( !BC1L1 & ( TC1L994 ) ) ) # ( !BC1L3 & ( !BC1L1 & ( (TC1_d_write) # (TC1L994) ) ) );


--EB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state at FF_X1_Y3_N56
--register power-up is low

EB1_state = AMPP_FUNCTION(A1L5, EB1L52, !N1_clr_reg);


--EB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid at FF_X1_Y3_N49
--register power-up is low

EB1_user_saw_rvalid = AMPP_FUNCTION(A1L5, EB1L88, !N1_clr_reg, GND);


--EB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0 at LABCELL_X1_Y3_N18
EB1L75 = AMPP_FUNCTION(!N1_irf_reg[1][0], !EB1_user_saw_rvalid, !EB1_state, !A1L6, !EB1_count[1], !EB1_td_shift[9]);


--EB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav at FF_X1_Y3_N8
--register power-up is low

EB1_tck_t_dav = AMPP_FUNCTION(A1L5, EB1L61, !N1_clr_reg);


--EB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1] at FF_X1_Y3_N25
--register power-up is low

EB1_td_shift[1] = AMPP_FUNCTION(A1L5, EB1L79, !N1_clr_reg, GND, EB1L64);


--EB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9] at FF_X1_Y3_N41
--register power-up is low

EB1_count[9] = AMPP_FUNCTION(A1L5, EB1L17, !N1_clr_reg, EB1L64);


--EB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid at FF_X7_Y4_N5
--register power-up is low

EB1_rvalid = AMPP_FUNCTION(A1L23, EB1_rvalid0, !AB1_r_sync_rst, GND);


--EB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1 at LABCELL_X1_Y3_N12
EB1L76 = AMPP_FUNCTION(!EB1L75, !EB1_state, !EB1_count[9], !EB1_rvalid, !EB1_td_shift[1], !EB1_tck_t_dav);


--EB1L64 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 at LABCELL_X2_Y2_N3
EB1L64 = AMPP_FUNCTION(!H1_splitter_nodes_receive_0[3], !N1_virtual_ir_scan_reg, !Q1_state[4], !Q1_state[3]);


--RD3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 at FF_X2_Y4_N52
--register power-up is low

RD3_din_s1 = DFFEAS( , A1L5,  ,  ,  , DD1L12Q,  ,  , VCC);


--PD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8 at LABCELL_X2_Y4_N0
PD1L62 = ( LD1_MonDReg[0] & ( PD1_sr[2] & ( ((!N1_irf_reg[2][1]) # (MD1L3)) # (BD1_break_readreg[0]) ) ) ) # ( !LD1_MonDReg[0] & ( PD1_sr[2] & ( ((BD1_break_readreg[0] & N1_irf_reg[2][1])) # (MD1L3) ) ) ) # ( LD1_MonDReg[0] & ( !PD1_sr[2] & ( (!MD1L3 & ((!N1_irf_reg[2][1]) # (BD1_break_readreg[0]))) ) ) ) # ( !LD1_MonDReg[0] & ( !PD1_sr[2] & ( (BD1_break_readreg[0] & (N1_irf_reg[2][1] & !MD1L3)) ) ) );


--PD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9 at LABCELL_X1_Y6_N48
PD1L16 = ( N1_irf_reg[2][0] & ( ((!H1_splitter_nodes_receive_1[3]) # (!Q1_state[4])) # (N1_virtual_ir_scan_reg) ) );


--PD1L17 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10 at LABCELL_X1_Y6_N51
PD1L17 = ( Q1_state[3] & ( (!N1_virtual_ir_scan_reg & H1_splitter_nodes_receive_1[3]) ) ) # ( !Q1_state[3] & ( (!N1_virtual_ir_scan_reg & (H1_splitter_nodes_receive_1[3] & Q1_state[4])) ) );


--MD1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir at LABCELL_X2_Y3_N39
MD1_virtual_state_uir = ( Q1_state[8] & ( (H1_splitter_nodes_receive_1[3] & N1_virtual_ir_scan_reg) ) );


--RD2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 at FF_X1_Y4_N28
--register power-up is low

RD2_din_s1 = DFFEAS( , A1L5,  ,  ,  , TC1_hbreak_enabled,  ,  , VCC);


--TC1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg at FF_X25_Y5_N49
--register power-up is low

TC1_R_wr_dst_reg = DFFEAS(TC1_D_wr_dst_reg, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid at FF_X19_Y5_N32
--register power-up is low

TC1_W_valid = DFFEAS(TC1L860, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren at MLABCELL_X25_Y5_N30
TC1_W_rf_wren = ( TC1_W_valid & ( (TC1_R_wr_dst_reg) # (AB1_r_sync_rst) ) ) # ( !TC1_W_valid & ( AB1_r_sync_rst ) );


--TC1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld at FF_X19_Y5_N37
--register power-up is low

TC1_R_ctrl_ld = DFFEAS(TC1L225, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result at FF_X22_Y6_N1
--register power-up is low

TC1_W_cmp_result = DFFEAS(TC1L340, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0] at FF_X24_Y7_N7
--register power-up is low

TC1_W_control_rd_data[0] = DFFEAS(TC1L343, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0] at FF_X25_Y5_N14
--register power-up is low

TC1_R_dst_regnum[0] = DFFEAS(TC1L252, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1] at FF_X25_Y5_N20
--register power-up is low

TC1_R_dst_regnum[1] = DFFEAS(TC1L254, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2] at FF_X25_Y5_N5
--register power-up is low

TC1_R_dst_regnum[2] = DFFEAS(TC1L256, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3] at FF_X25_Y5_N17
--register power-up is low

TC1_R_dst_regnum[3] = DFFEAS(TC1L258, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4] at FF_X25_Y5_N2
--register power-up is low

TC1_R_dst_regnum[4] = DFFEAS(TC1L260, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4] at FF_X6_Y6_N11
--register power-up is low

AB1_altera_reset_synchronizer_int_chain[4] = DFFEAS(AB1L12, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AB1_r_sync_rst_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1] at FF_X6_Y6_N41
--register power-up is low

AB1_r_sync_rst_chain[1] = DFFEAS(AB1L22, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AB1L1 is nios_system:u0|altera_reset_controller:rst_controller|WideOr0~0 at MLABCELL_X6_Y6_N0
AB1L1 = ( AB1_r_sync_rst & ( AB1_altera_reset_synchronizer_int_chain[4] ) ) # ( !AB1_r_sync_rst & ( AB1_altera_reset_synchronizer_int_chain[4] ) ) # ( AB1_r_sync_rst & ( !AB1_altera_reset_synchronizer_int_chain[4] & ( !AB1_r_sync_rst_chain[1] ) ) );


--ZD3_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X11_Y7_N19
--register power-up is low

ZD3_altera_reset_synchronizer_int_chain[1] = DFFEAS(ZD3L4, GLOBAL(A1L23), key0_d3[0],  ,  ,  ,  ,  ,  );


--key0_d2[0] is key0_d2[0] at FF_X6_Y6_N43
--register power-up is low

key0_d2[0] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , key0_d1[0],  ,  , VCC);


--HC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1 at LABCELL_X17_Y8_N3
HC1_WideOr1 = ( HC1L2 & ( (!UB3L1 & !UB2L1) ) );


--TC1L984 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0 at LABCELL_X18_Y8_N33
TC1L984 = ( TC1_R_ctrl_ld & ( TC1_E_new_inst ) );


--TC1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt at LABCELL_X17_Y8_N15
TC1_d_read_nxt = ( TC1_d_read & ( TC1L984 ) ) # ( !TC1_d_read & ( TC1L984 ) ) # ( TC1_d_read & ( !TC1L984 & ( HC1_WideOr1 ) ) );


--BC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0 at LABCELL_X17_Y8_N6
BC1L8 = ( BC1_read_accepted & ( TB1L2 & ( HC1_WideOr1 ) ) ) # ( !BC1_read_accepted & ( TB1L2 & ( (HC1_WideOr1 & (TC1_d_read & (ZB2L38 & EB1_rst1))) ) ) ) # ( BC1_read_accepted & ( !TB1L2 & ( HC1_WideOr1 ) ) ) # ( !BC1_read_accepted & ( !TB1L2 & ( (HC1_WideOr1 & (TC1_d_read & EB1_rst1)) ) ) );


--TC1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11] at FF_X16_Y5_N58
--register power-up is low

TC1_D_iw[11] = DFFEAS(TC1L627, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  ,  ,  );


--TC1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13] at FF_X16_Y5_N28
--register power-up is low

TC1_D_iw[13] = DFFEAS(TC1L629, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  ,  ,  );


--TC1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15] at FF_X17_Y5_N28
--register power-up is low

TC1_D_iw[15] = DFFEAS(TC1L631, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  ,  ,  );


--TC1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16] at FF_X17_Y5_N19
--register power-up is low

TC1_D_iw[16] = DFFEAS(TC1L632, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  ,  ,  );


--TC1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0 at LABCELL_X18_Y5_N27
TC1L582 = ( TC1_D_iw[15] & ( TC1_D_iw[12] & ( (TC1_D_iw[14] & (!TC1_D_iw[13] & (!TC1_D_iw[16] & !TC1_D_iw[11]))) ) ) );


--TC1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1] at FF_X16_Y5_N4
--register power-up is low

TC1_D_iw[1] = DFFEAS(TC1L617, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  ,  ,  );


--TC1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3] at FF_X17_Y6_N58
--register power-up is low

TC1_D_iw[3] = DFFEAS(TC1L619, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  ,  ,  );


--TC1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4] at FF_X16_Y5_N55
--register power-up is low

TC1_D_iw[4] = DFFEAS(TC1L620, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  ,  ,  );


--TC1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5] at FF_X16_Y5_N43
--register power-up is low

TC1_D_iw[5] = DFFEAS(TC1L621, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  ,  ,  );


--TC1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0 at LABCELL_X23_Y5_N0
TC1L569 = ( TC1_D_iw[4] & ( !TC1_D_iw[2] & ( (TC1_D_iw[5] & (!TC1_D_iw[0] & (TC1_D_iw[1] & TC1_D_iw[3]))) ) ) );


--TC1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1 at MLABCELL_X28_Y5_N3
TC1L583 = ( !TC1_D_iw[13] & ( TC1_D_iw[12] & ( (TC1_D_iw[14] & (!TC1_D_iw[15] & (TC1_D_iw[11] & !TC1_D_iw[16]))) ) ) );


--TC1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2 at LABCELL_X18_Y5_N6
TC1L584 = ( !TC1_D_iw[13] & ( TC1_D_iw[12] & ( (TC1_D_iw[14] & (!TC1_D_iw[16] & (TC1_D_iw[15] & TC1_D_iw[11]))) ) ) );


--TC1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0 at MLABCELL_X28_Y5_N6
TC1L238 = ( TC1_D_iw[12] & ( !TC1_D_iw[13] & ( (!TC1_D_iw[14] & (TC1_D_iw[15] & !TC1_D_iw[16])) ) ) );


--TC1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right at FF_X18_Y5_N40
--register power-up is low

TC1_R_ctrl_shift_rot_right = DFFEAS(TC1L241, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L439 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~0 at LABCELL_X23_Y7_N48
TC1L439 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[2])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[4])));


--TC1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0 at LABCELL_X18_Y5_N45
TC1L226 = ( TC1_D_iw[13] & ( TC1_D_iw[12] & ( (!TC1_D_iw[16] & (TC1L569 & !TC1_D_iw[11])) ) ) );


--TC1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R at FF_X19_Y5_N35
--register power-up is low

TC1_E_valid_from_R = DFFEAS(TC1L568, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br at FF_X22_Y5_N40
--register power-up is low

TC1_R_ctrl_br = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1L689,  ,  , VCC);


--TC1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid at FF_X19_Y5_N58
--register power-up is low

TC1_R_valid = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_D_valid,  ,  , VCC);


--TC1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr at FF_X25_Y5_N43
--register power-up is low

TC1_R_ctrl_retaddr = DFFEAS(TC1L235, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L735 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0 at LABCELL_X19_Y5_N54
TC1L735 = ( TC1_R_ctrl_br & ( TC1_R_ctrl_retaddr & ( (TC1_R_valid) # (TC1_E_valid_from_R) ) ) ) # ( !TC1_R_ctrl_br & ( TC1_R_ctrl_retaddr & ( TC1_R_valid ) ) ) # ( TC1_R_ctrl_br & ( !TC1_R_ctrl_retaddr & ( TC1_E_valid_from_R ) ) );


--TC1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct at FF_X19_Y5_N17
--register power-up is low

TC1_R_ctrl_jmp_direct = DFFEAS(TC1L223, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L736 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1 at LABCELL_X19_Y5_N12
TC1L736 = ( TC1_R_ctrl_jmp_direct & ( TC1_E_valid_from_R ) );


--TC1L722 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~2 at LABCELL_X23_Y8_N9
TC1L722 = ( TC1_D_iw[7] & ( (!TC1L735 & (((YC1_q_b[3])) # (TC1L736))) # (TC1L735 & (((TC1L2)))) ) ) # ( !TC1_D_iw[7] & ( (!TC1L735 & (!TC1L736 & ((YC1_q_b[3])))) # (TC1L735 & (((TC1L2)))) ) );


--TC1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm at FF_X22_Y5_N11
--register power-up is low

TC1_R_src2_use_imm = DFFEAS(TC1L761, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot at FF_X19_Y7_N55
--register power-up is low

TC1_R_ctrl_src_imm5_shift_rot = DFFEAS(TC1L245, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L759 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0 at LABCELL_X24_Y7_N9
TC1L759 = (!TC1_R_ctrl_src_imm5_shift_rot & !TC1_R_src2_use_imm);


--TC1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16 at FF_X21_Y5_N37
--register power-up is low

TC1_R_ctrl_hi_imm16 = DFFEAS(TC1L216, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero at FF_X25_Y5_N25
--register power-up is low

TC1_R_ctrl_force_src2_zero = DFFEAS(TC1L215, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L757 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~1 at LABCELL_X24_Y7_N45
TC1L757 = ( YC2_q_b[3] & ( (!TC1_R_ctrl_force_src2_zero & (!TC1_R_ctrl_hi_imm16 & ((TC1_D_iw[9]) # (TC1L759)))) ) ) # ( !YC2_q_b[3] & ( (!TC1_R_ctrl_force_src2_zero & (!TC1L759 & (TC1_D_iw[9] & !TC1_R_ctrl_hi_imm16))) ) );


--TC1L298 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0 at LABCELL_X22_Y5_N15
TC1L298 = ( TC1_D_iw[4] & ( (!TC1L569) # (TC1_D_iw[15]) ) ) # ( !TC1_D_iw[4] & ( (TC1L569 & TC1_D_iw[15]) ) );


--TC1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3 at MLABCELL_X28_Y5_N39
TC1L585 = ( !TC1_D_iw[15] & ( TC1_D_iw[14] & ( (!TC1_D_iw[16] & (!TC1_D_iw[13] & (!TC1_D_iw[11] & !TC1_D_iw[12]))) ) ) );


--TC1L570 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1 at MLABCELL_X21_Y5_N18
TC1L570 = ( TC1_D_iw[3] & ( !TC1_D_iw[5] & ( (!TC1_D_iw[0] & (!TC1_D_iw[4] & (!TC1_D_iw[1] & !TC1_D_iw[2]))) ) ) );


--TC1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2 at MLABCELL_X21_Y5_N24
TC1L571 = ( TC1_D_iw[3] & ( !TC1_D_iw[4] & ( (TC1_D_iw[1] & (!TC1_D_iw[5] & (!TC1_D_iw[0] & TC1_D_iw[2]))) ) ) );


--TC1L572 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3 at MLABCELL_X21_Y5_N33
TC1L572 = ( !TC1_D_iw[5] & ( TC1_D_iw[1] & ( (!TC1_D_iw[3] & (!TC1_D_iw[4] & (TC1_D_iw[2] & !TC1_D_iw[0]))) ) ) );


--TC1L573 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4 at LABCELL_X19_Y5_N21
TC1L573 = ( !TC1_D_iw[1] & ( !TC1_D_iw[5] & ( (TC1_D_iw[3] & (TC1_D_iw[4] & (!TC1_D_iw[2] & !TC1_D_iw[0]))) ) ) );


--TC1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5 at MLABCELL_X21_Y5_N21
TC1L574 = ( TC1_D_iw[5] & ( !TC1_D_iw[3] & ( (!TC1_D_iw[0] & (!TC1_D_iw[4] & (!TC1_D_iw[2] & !TC1_D_iw[1]))) ) ) );


--TC1L296 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0 at LABCELL_X22_Y5_N12
TC1L296 = ( TC1L298 ) # ( !TC1L298 & ( (((TC1L569 & TC1L198)) # (TC1L197)) # (TC1L201) ) );


--TC1L297 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1 at LABCELL_X22_Y6_N15
TC1L297 = ( TC1_D_iw[14] & ( (TC1_D_iw[3]) # (TC1L569) ) ) # ( !TC1_D_iw[14] & ( (!TC1L569 & TC1_D_iw[3]) ) );


--TC1L295 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1 at LABCELL_X22_Y5_N33
TC1L295 = ( TC1L569 & ( TC1L198 ) ) # ( !TC1L569 & ( TC1L198 & ( ((TC1L297) # (TC1L197)) # (TC1L201) ) ) ) # ( TC1L569 & ( !TC1L198 & ( ((TC1L297) # (TC1L197)) # (TC1L201) ) ) ) # ( !TC1L569 & ( !TC1L198 & ( ((TC1L297) # (TC1L197)) # (TC1L201) ) ) );


--TC1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub at FF_X22_Y5_N52
--register power-up is low

TC1_E_alu_sub = DFFEAS(TC1L339, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4 at MLABCELL_X28_Y5_N18
TC1L586 = ( TC1_D_iw[12] & ( !TC1_D_iw[15] & ( (TC1_D_iw[16] & (TC1_D_iw[13] & (!TC1_D_iw[14] & !TC1_D_iw[11]))) ) ) );


--TC1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl at LABCELL_X24_Y8_N27
TC1_D_op_rdctl = ( TC1L569 & ( TC1L586 ) );


--TC1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5 at MLABCELL_X28_Y5_N36
TC1L587 = ( !TC1_D_iw[14] & ( TC1_D_iw[15] & ( (!TC1_D_iw[16] & (!TC1_D_iw[13] & (!TC1_D_iw[12] & !TC1_D_iw[11]))) ) ) );


--TC1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6 at LABCELL_X24_Y8_N6
TC1L588 = ( !TC1_D_iw[14] & ( !TC1_D_iw[12] & ( (!TC1_D_iw[11] & (TC1_D_iw[16] & (TC1_D_iw[15] & !TC1_D_iw[13]))) ) ) );


--TC1L575 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6 at MLABCELL_X21_Y5_N0
TC1L575 = ( !TC1_D_iw[0] & ( TC1_D_iw[4] & ( (!TC1_D_iw[3] & (!TC1_D_iw[2] & (!TC1_D_iw[5] & !TC1_D_iw[1]))) ) ) );


--TC1L687 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0 at MLABCELL_X21_Y5_N57
TC1L687 = ( TC1_D_iw[5] & ( (!TC1_D_iw[0] & ((!TC1_D_iw[4]) # (!TC1_D_iw[3]))) ) ) # ( !TC1_D_iw[5] & ( !TC1_D_iw[0] ) );


--TC1L688 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~1 at MLABCELL_X21_Y5_N54
TC1L688 = ( TC1_D_iw[2] & ( TC1_D_iw[1] ) );


--TC1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0 at MLABCELL_X21_Y5_N48
TC1L203 = ( !TC1L574 & ( !TC1L570 & ( (!TC1L575 & (!TC1L573 & ((!TC1L688) # (!TC1L687)))) ) ) );


--TC1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1 at LABCELL_X22_Y5_N0
TC1L204 = ( TC1L569 & ( TC1L198 ) ) # ( !TC1L569 & ( TC1L198 & ( (!TC1L203) # (TC1L250) ) ) ) # ( TC1L569 & ( !TC1L198 & ( (((!TC1L203) # (TC1L588)) # (TC1L250)) # (TC1L587) ) ) ) # ( !TC1L569 & ( !TC1L198 & ( (!TC1L203) # (TC1L250) ) ) );


--TC1L438 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~1 at LABCELL_X23_Y6_N12
TC1L438 = ( TC1_E_shift_rot_result[1] & ( (!TC1_R_ctrl_shift_rot_right) # (TC1L398Q) ) ) # ( !TC1_E_shift_rot_result[1] & ( (TC1_R_ctrl_shift_rot_right & TC1L398Q) ) );


--TC1L756 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~2 at LABCELL_X24_Y7_N48
TC1L756 = ( TC1_D_iw[8] & ( (!TC1_R_ctrl_force_src2_zero & (!TC1_R_ctrl_hi_imm16 & ((!TC1L759) # (YC2_q_b[2])))) ) ) # ( !TC1_D_iw[8] & ( (!TC1_R_ctrl_force_src2_zero & (TC1L759 & (YC2_q_b[2] & !TC1_R_ctrl_hi_imm16))) ) );


--TC1L721 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~3 at LABCELL_X22_Y8_N15
TC1L721 = ( YC1_q_b[2] & ( (!TC1L735 & ((!TC1L736) # ((TC1_D_iw[6])))) # (TC1L735 & (((TC1L6)))) ) ) # ( !YC1_q_b[2] & ( (!TC1L735 & (TC1L736 & ((TC1_D_iw[6])))) # (TC1L735 & (((TC1L6)))) ) );


--ZB6L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~0 at MLABCELL_X15_Y4_N33
ZB6L12 = ( ZB1L36 & ( TB1L6 ) );


--YB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X12_Y4_N6
YB6L3 = ( YB6_mem_used[1] & ( ((ZB1L36 & TB1L6)) # (YB6_mem_used[0]) ) ) # ( !YB6_mem_used[1] & ( (!ZB1L36 & (!ZB6_read_latency_shift_reg[0] & ((YB6_mem_used[0])))) # (ZB1L36 & (((!ZB6_read_latency_shift_reg[0] & YB6_mem_used[0])) # (TB1L6))) ) );


--TC1L440 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~2 at LABCELL_X23_Y7_N18
TC1L440 = ( TC1_E_shift_rot_result[5] & ( (TC1_E_shift_rot_result[3]) # (TC1_R_ctrl_shift_rot_right) ) ) # ( !TC1_E_shift_rot_result[5] & ( (!TC1_R_ctrl_shift_rot_right & TC1_E_shift_rot_result[3]) ) );


--TC1L723 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~4 at MLABCELL_X21_Y8_N51
TC1L723 = ( YC1_q_b[4] & ( TC1_D_iw[8] & ( (!TC1L735) # (TC1L10) ) ) ) # ( !YC1_q_b[4] & ( TC1_D_iw[8] & ( (!TC1L735 & (TC1L736)) # (TC1L735 & ((TC1L10))) ) ) ) # ( YC1_q_b[4] & ( !TC1_D_iw[8] & ( (!TC1L735 & (!TC1L736)) # (TC1L735 & ((TC1L10))) ) ) ) # ( !YC1_q_b[4] & ( !TC1_D_iw[8] & ( (TC1L10 & TC1L735) ) ) );


--TC1L758 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~3 at LABCELL_X24_Y7_N51
TC1L758 = ( YC2_q_b[4] & ( (!TC1_R_ctrl_force_src2_zero & (!TC1_R_ctrl_hi_imm16 & ((TC1_D_iw[10]) # (TC1L759)))) ) ) # ( !YC2_q_b[4] & ( (!TC1_R_ctrl_force_src2_zero & (!TC1L759 & (TC1_D_iw[10] & !TC1_R_ctrl_hi_imm16))) ) );


--TC1L441 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~3 at LABCELL_X23_Y7_N15
TC1L441 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[4])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[6])));


--TC1L724 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~5 at LABCELL_X22_Y8_N12
TC1L724 = ( TC1L14 & ( ((!TC1L736 & ((YC1_q_b[5]))) # (TC1L736 & (TC1_D_iw[9]))) # (TC1L735) ) ) # ( !TC1L14 & ( (!TC1L735 & ((!TC1L736 & ((YC1_q_b[5]))) # (TC1L736 & (TC1_D_iw[9])))) ) );


--TC1L536 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~0 at LABCELL_X24_Y7_N39
TC1L536 = ( TC1_R_ctrl_src_imm5_shift_rot ) # ( !TC1_R_ctrl_src_imm5_shift_rot & ( (TC1_R_ctrl_hi_imm16) # (TC1_R_ctrl_force_src2_zero) ) );


--TC1L443 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~4 at LABCELL_X23_Y7_N51
TC1L443 = ( TC1_E_shift_rot_result[8] & ( (TC1_E_shift_rot_result[6]) # (TC1_R_ctrl_shift_rot_right) ) ) # ( !TC1_E_shift_rot_result[8] & ( (!TC1_R_ctrl_shift_rot_right & TC1_E_shift_rot_result[6]) ) );


--TC1L726 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~6 at MLABCELL_X21_Y8_N42
TC1L726 = ( YC1_q_b[7] & ( TC1_D_iw[11] & ( (!TC1L735) # (TC1L18) ) ) ) # ( !YC1_q_b[7] & ( TC1_D_iw[11] & ( (!TC1L735 & ((TC1L736))) # (TC1L735 & (TC1L18)) ) ) ) # ( YC1_q_b[7] & ( !TC1_D_iw[11] & ( (!TC1L735 & ((!TC1L736))) # (TC1L735 & (TC1L18)) ) ) ) # ( !YC1_q_b[7] & ( !TC1_D_iw[11] & ( (TC1L18 & TC1L735) ) ) );


--TC1L442 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~5 at LABCELL_X23_Y7_N12
TC1L442 = ( TC1_E_shift_rot_result[5] & ( (!TC1_R_ctrl_shift_rot_right) # (TC1_E_shift_rot_result[7]) ) ) # ( !TC1_E_shift_rot_result[5] & ( (TC1_R_ctrl_shift_rot_right & TC1_E_shift_rot_result[7]) ) );


--TC1L725 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~7 at MLABCELL_X21_Y8_N36
TC1L725 = ( YC1_q_b[6] & ( TC1_D_iw[10] & ( (!TC1L735) # (TC1L22) ) ) ) # ( !YC1_q_b[6] & ( TC1_D_iw[10] & ( (!TC1L735 & ((TC1L736))) # (TC1L735 & (TC1L22)) ) ) ) # ( YC1_q_b[6] & ( !TC1_D_iw[10] & ( (!TC1L735 & ((!TC1L736))) # (TC1L735 & (TC1L22)) ) ) ) # ( !YC1_q_b[6] & ( !TC1_D_iw[10] & ( (TC1L22 & TC1L735) ) ) );


--TC1L447 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~6 at LABCELL_X23_Y7_N45
TC1L447 = ( TC1_E_shift_rot_result[10] & ( (!TC1_R_ctrl_shift_rot_right) # (TC1_E_shift_rot_result[12]) ) ) # ( !TC1_E_shift_rot_result[10] & ( (TC1_R_ctrl_shift_rot_right & TC1_E_shift_rot_result[12]) ) );


--TC1L730 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~8 at LABCELL_X22_Y5_N18
TC1L730 = ( TC1L735 & ( YC1_q_b[11] & ( TC1L26 ) ) ) # ( !TC1L735 & ( YC1_q_b[11] & ( (!TC1L736) # (TC1_D_iw[15]) ) ) ) # ( TC1L735 & ( !YC1_q_b[11] & ( TC1L26 ) ) ) # ( !TC1L735 & ( !YC1_q_b[11] & ( (TC1L736 & TC1_D_iw[15]) ) ) );


--TC1L448 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~7 at LABCELL_X23_Y7_N0
TC1L448 = ( TC1_R_ctrl_shift_rot_right & ( TC1_E_shift_rot_result[13] ) ) # ( !TC1_R_ctrl_shift_rot_right & ( TC1_E_shift_rot_result[11] ) );


--TC1L731 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~9 at MLABCELL_X21_Y8_N30
TC1L731 = ( TC1_D_iw[16] & ( YC1_q_b[12] & ( (!TC1L735) # (TC1L30) ) ) ) # ( !TC1_D_iw[16] & ( YC1_q_b[12] & ( (!TC1L735 & ((!TC1L736))) # (TC1L735 & (TC1L30)) ) ) ) # ( TC1_D_iw[16] & ( !YC1_q_b[12] & ( (!TC1L735 & ((TC1L736))) # (TC1L735 & (TC1L30)) ) ) ) # ( !TC1_D_iw[16] & ( !YC1_q_b[12] & ( (TC1L30 & TC1L735) ) ) );


--TC1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18] at FF_X16_Y5_N49
--register power-up is low

TC1_D_iw[18] = DFFEAS(TC1L634, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  ,  ,  );


--TC1L444 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~8 at LABCELL_X23_Y7_N30
TC1L444 = ( TC1_R_ctrl_shift_rot_right & ( TC1_E_shift_rot_result[9] ) ) # ( !TC1_R_ctrl_shift_rot_right & ( TC1_E_shift_rot_result[7] ) );


--TC1L727 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~10 at MLABCELL_X21_Y8_N24
TC1L727 = ( YC1_q_b[8] & ( TC1_D_iw[12] & ( (!TC1L735) # (TC1L34) ) ) ) # ( !YC1_q_b[8] & ( TC1_D_iw[12] & ( (!TC1L735 & ((TC1L736))) # (TC1L735 & (TC1L34)) ) ) ) # ( YC1_q_b[8] & ( !TC1_D_iw[12] & ( (!TC1L735 & ((!TC1L736))) # (TC1L735 & (TC1L34)) ) ) ) # ( !YC1_q_b[8] & ( !TC1_D_iw[12] & ( (TC1L34 & TC1L735) ) ) );


--TC1L445 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~9 at LABCELL_X23_Y7_N36
TC1L445 = ( TC1_E_shift_rot_result[10] & ( (TC1_E_shift_rot_result[8]) # (TC1_R_ctrl_shift_rot_right) ) ) # ( !TC1_E_shift_rot_result[10] & ( (!TC1_R_ctrl_shift_rot_right & TC1_E_shift_rot_result[8]) ) );


--TC1L728 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~11 at LABCELL_X23_Y8_N3
TC1L728 = ( TC1_D_iw[13] & ( (!TC1L735 & (((TC1L736)) # (YC1_q_b[9]))) # (TC1L735 & (((TC1L38)))) ) ) # ( !TC1_D_iw[13] & ( (!TC1L735 & (YC1_q_b[9] & ((!TC1L736)))) # (TC1L735 & (((TC1L38)))) ) );


--TC1L446 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~10 at LABCELL_X23_Y7_N39
TC1L446 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[9])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[11])));


--TC1L729 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~12 at LABCELL_X23_Y8_N54
TC1L729 = ( TC1L736 & ( YC1_q_b[10] & ( (!TC1L735 & ((TC1_D_iw[14]))) # (TC1L735 & (TC1L42)) ) ) ) # ( !TC1L736 & ( YC1_q_b[10] & ( (!TC1L735) # (TC1L42) ) ) ) # ( TC1L736 & ( !YC1_q_b[10] & ( (!TC1L735 & ((TC1_D_iw[14]))) # (TC1L735 & (TC1L42)) ) ) ) # ( !TC1L736 & ( !YC1_q_b[10] & ( (TC1L42 & TC1L735) ) ) );


--TC1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~11 at LABCELL_X23_Y8_N51
TC1L451 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[14]))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[16]));


--TC1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19] at FF_X16_Y5_N10
--register power-up is low

TC1_D_iw[19] = DFFEAS(TC1L635, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  ,  ,  );


--TC1L734 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~13 at LABCELL_X23_Y8_N33
TC1L734 = ( TC1L46 & ( ((!TC1L736 & (YC1_q_b[15])) # (TC1L736 & ((TC1_D_iw[19])))) # (TC1L735) ) ) # ( !TC1L46 & ( (!TC1L735 & ((!TC1L736 & (YC1_q_b[15])) # (TC1L736 & ((TC1_D_iw[19]))))) ) );


--TC1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21] at FF_X16_Y5_N46
--register power-up is low

TC1_D_iw[21] = DFFEAS(TC1L637, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  ,  ,  );


--TC1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~12 at LABCELL_X23_Y8_N21
TC1L450 = ( TC1_R_ctrl_shift_rot_right & ( TC1_E_shift_rot_result[15] ) ) # ( !TC1_R_ctrl_shift_rot_right & ( TC1_E_shift_rot_result[13] ) );


--TC1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20] at FF_X16_Y5_N7
--register power-up is low

TC1_D_iw[20] = DFFEAS(TC1L636, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L680,  ,  ,  ,  );


--TC1L733 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~14 at LABCELL_X23_Y8_N6
TC1L733 = ( TC1_D_iw[18] & ( (!TC1L735 & (((YC1_q_b[14])) # (TC1L736))) # (TC1L735 & (((TC1L50)))) ) ) # ( !TC1_D_iw[18] & ( (!TC1L735 & (!TC1L736 & ((YC1_q_b[14])))) # (TC1L735 & (((TC1L50)))) ) );


--TC1L449 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~13 at LABCELL_X23_Y8_N12
TC1L449 = ( TC1_R_ctrl_shift_rot_right & ( TC1_E_shift_rot_result[14] ) ) # ( !TC1_R_ctrl_shift_rot_right & ( TC1L409Q ) );


--TC1L732 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~15 at LABCELL_X23_Y8_N30
TC1L732 = ( TC1_D_iw[17] & ( (!TC1L735 & (((YC1_q_b[13])) # (TC1L736))) # (TC1L735 & (((TC1L54)))) ) ) # ( !TC1_D_iw[17] & ( (!TC1L735 & (!TC1L736 & (YC1_q_b[13]))) # (TC1L735 & (((TC1L54)))) ) );


--TC1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0 at LABCELL_X18_Y6_N27
TC1L246 = ( TC1_D_iw[3] & ( (TC1_D_iw[0] & (!TC1_D_iw[4] & !TC1_D_iw[1])) ) ) # ( !TC1_D_iw[3] & ( (TC1_D_iw[0] & !TC1_D_iw[1]) ) );


--YB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[0] at FF_X15_Y7_N44
--register power-up is low

YB2_mem_used[0] = DFFEAS(YB2L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0 at MLABCELL_X15_Y7_N21
YB2L5 = ( ZB2_read_latency_shift_reg[0] & ( (YB2_mem_used[1] & !YB2_mem_used[0]) ) ) # ( !ZB2_read_latency_shift_reg[0] & ( YB2_mem_used[1] ) );


--BC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0 at LABCELL_X16_Y8_N30
BC1L9 = ( TC1_d_read & ( !BC1_read_accepted ) );


--YB2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1 at MLABCELL_X15_Y7_N39
YB2L6 = ( !ZB2_read_latency_shift_reg[0] & ( (YB2_mem_used[0] & BC1L9) ) );


--YB2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2 at MLABCELL_X15_Y7_N0
YB2L7 = ( YB2L5 & ( ZB2_wait_latency_counter[1] ) ) # ( YB2L5 & ( !ZB2_wait_latency_counter[1] ) ) # ( !YB2L5 & ( !ZB2_wait_latency_counter[1] & ( (YB2L6 & (ZB2L37 & (!XB2L1 $ (!ZB2_wait_latency_counter[0])))) ) ) );


--CC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~2 at LABCELL_X16_Y7_N36
CC1L12 = ( !CC1L10 & ( !CC1L11 & ( (!CC1L8 & !CC1L5) ) ) );


--ZB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter~0 at MLABCELL_X15_Y7_N30
ZB2L43 = ( ZB2_wait_latency_counter[1] & ( W1L2 & ( (U1L68 & (CC1L12 & (!YB2_mem_used[1] & !ZB2_wait_latency_counter[0]))) ) ) ) # ( !ZB2_wait_latency_counter[1] & ( W1L2 & ( (U1L68 & (CC1L12 & (!YB2_mem_used[1] & ZB2_wait_latency_counter[0]))) ) ) ) # ( ZB2_wait_latency_counter[1] & ( !W1L2 & ( (U1L68 & (CC1L12 & (!YB2_mem_used[1] & !ZB2_wait_latency_counter[0]))) ) ) );


--ZB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter~1 at MLABCELL_X15_Y7_N12
ZB2L44 = ( !ZB2_wait_latency_counter[0] & ( W1L2 & ( (U1L68 & (CC1L12 & (!YB2_mem_used[1] & ZB2_wait_latency_counter[1]))) ) ) ) # ( !ZB2_wait_latency_counter[0] & ( !W1L2 & ( (U1L68 & (CC1L12 & !YB2_mem_used[1])) ) ) );


--TB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~6 at LABCELL_X11_Y7_N12
TB1L9 = ( CC1L9 & ( ZB3_wait_latency_counter[0] & ( (!ZB3_wait_latency_counter[1] & (EB1_rst1 & ((!W1L2) # (YB3L6Q)))) ) ) ) # ( CC1L9 & ( !ZB3_wait_latency_counter[0] & ( (!YB3L6Q & (!ZB3_wait_latency_counter[1] & (W1L2 & EB1_rst1))) ) ) );


--YB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] at FF_X11_Y7_N46
--register power-up is low

YB3_mem_used[0] = DFFEAS(YB3L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X11_Y7_N6
YB3L5 = ( ZB3_read_latency_shift_reg[0] & ( (!YB3_mem_used[0] & YB3_mem_used[1]) ) ) # ( !ZB3_read_latency_shift_reg[0] & ( ((TB1L9 & YB3_mem_used[0])) # (YB3_mem_used[1]) ) );


--ZB3L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0 at LABCELL_X11_Y7_N48
ZB3L8 = ( CC1L9 & ( ZB3_wait_latency_counter[0] & ( (!YB3L6Q & (U1L68 & ((W1L2) # (ZB3_wait_latency_counter[1])))) ) ) ) # ( CC1L9 & ( !ZB3_wait_latency_counter[0] & ( (!YB3L6Q & (U1L68 & ((!W1L2) # (ZB3_wait_latency_counter[1])))) ) ) );


--ZB3L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1 at LABCELL_X11_Y7_N39
ZB3L9 = ( ZB3L8 & ( !ZB3_wait_latency_counter[0] $ (!ZB3_wait_latency_counter[1]) ) );


--ZB3L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~2 at LABCELL_X11_Y7_N9
ZB3L10 = ( ZB3L8 & ( !ZB3_wait_latency_counter[0] ) );


--TB1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~7 at LABCELL_X12_Y7_N45
TB1L10 = ( !ZB5_wait_latency_counter[1] & ( ZB5_wait_latency_counter[0] & ( (CC1L8 & (EB1_rst1 & ((!W1L2) # (YB5_mem_used[1])))) ) ) ) # ( !ZB5_wait_latency_counter[1] & ( !ZB5_wait_latency_counter[0] & ( (W1L2 & (!YB5_mem_used[1] & (CC1L8 & EB1_rst1))) ) ) );


--YB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[0] at FF_X11_Y7_N56
--register power-up is low

YB5_mem_used[0] = DFFEAS(YB5L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X11_Y7_N57
YB5L5 = ( TB1L10 & ( (!YB5_mem_used[0] & ((YB5_mem_used[1]))) # (YB5_mem_used[0] & (!ZB5_read_latency_shift_reg[0])) ) ) # ( !TB1L10 & ( (YB5_mem_used[1] & ((!YB5_mem_used[0]) # (!ZB5_read_latency_shift_reg[0]))) ) );


--ZB5L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[1]~0 at LABCELL_X12_Y7_N48
ZB5L8 = ( !YB5_mem_used[1] & ( ZB5_wait_latency_counter[0] & ( (U1L68 & (CC1L8 & ((W1L2) # (ZB5_wait_latency_counter[1])))) ) ) ) # ( !YB5_mem_used[1] & ( !ZB5_wait_latency_counter[0] & ( (U1L68 & (CC1L8 & ((!W1L2) # (ZB5_wait_latency_counter[1])))) ) ) );


--ZB5L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter~1 at LABCELL_X12_Y7_N27
ZB5L9 = ( ZB5_wait_latency_counter[0] & ( (ZB5L8 & !ZB5_wait_latency_counter[1]) ) ) # ( !ZB5_wait_latency_counter[0] & ( (ZB5L8 & ZB5_wait_latency_counter[1]) ) );


--ZB5L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter~2 at LABCELL_X12_Y7_N24
ZB5L10 = (ZB5L8 & !ZB5_wait_latency_counter[0]);


--YB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] at FF_X12_Y6_N44
--register power-up is low

YB1_mem_used[0] = DFFEAS(YB1L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X12_Y6_N54
YB1L5 = ( YB1_mem_used[1] & ( YB1_mem_used[0] & ( !ZB1_read_latency_shift_reg[0] ) ) ) # ( !YB1_mem_used[1] & ( YB1_mem_used[0] & ( (!ZB1_read_latency_shift_reg[0] & (CC1L7 & (ZB1L36 & U1L70Q))) ) ) ) # ( YB1_mem_used[1] & ( !YB1_mem_used[0] ) );


--U1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1 at LABCELL_X12_Y6_N48
U1L69 = ( CC1L7 & ( (!YB1_mem_used[1] & (U1L68 & !U1_av_waitrequest)) ) );


--TB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0 at LABCELL_X16_Y8_N48
TB1L11 = ( CC1L2 & ( TC1_d_write & ( (EB1_rst1 & ((!BC1_write_accepted) # ((!BC1_read_accepted & TC1_d_read)))) ) ) ) # ( CC1L2 & ( !TC1_d_write & ( (EB1_rst1 & (!BC1_read_accepted & TC1_d_read)) ) ) );


--LC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X13_Y9_N53
--register power-up is low

LC1_top_priority_reg[0] = DFFEAS(LC1L7, GLOBAL(A1L23), !AB1_r_sync_rst,  , LC1L6,  ,  ,  ,  );


--LC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X13_Y9_N50
--register power-up is low

LC1_top_priority_reg[1] = DFFEAS(LC1L2, GLOBAL(A1L23), !AB1_r_sync_rst,  , LC1L6,  ,  ,  ,  );


--TC1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12] at FF_X21_Y9_N49
--register power-up is low

TC1_F_pc[12] = DFFEAS(TC1L674, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_W_valid,  ,  ,  ,  );


--TC1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read at FF_X16_Y5_N38
--register power-up is low

TC1_i_read = DFFEAS(TC1L1051, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted at FF_X13_Y9_N19
--register power-up is low

BC2_read_accepted = DFFEAS(BC2L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|cp_valid~0 at LABCELL_X13_Y9_N39
AC2L1 = ( !BC2_read_accepted & ( (!TC1L1052Q & EB1_rst1) ) );


--UB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0 at LABCELL_X19_Y9_N54
UB1L1 = ( TC1_F_pc[12] & ( TC1_F_pc[13] & ( (TC1_F_pc[9] & (!TC1_F_pc[10] & (!TC1_F_pc[11] & AC2L1))) ) ) );


--LC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X13_Y9_N48
LC1L2 = ( LC1_top_priority_reg[0] & ( (TB1L11 & (!UB1L1 & LC1_top_priority_reg[1])) ) ) # ( !LC1_top_priority_reg[0] & ( TB1L11 ) );


--YB4L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0 at LABCELL_X13_Y8_N18
YB4L17 = ( !LD1_waitrequest & ( !YB4L13Q ) );


--WB1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress at FF_X13_Y9_N44
--register power-up is low

WB1_packet_in_progress = DFFEAS(WB1L4, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1] at FF_X13_Y9_N2
--register power-up is low

WB1_saved_grant[1] = DFFEAS(LC1L3, GLOBAL(A1L23), !AB1_r_sync_rst,  , WB1L55,  ,  ,  ,  );


--DC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0 at LABCELL_X19_Y9_N48
DC1L1 = ( TC1_F_pc[12] & ( (!TC1_F_pc[11] & (TC1_F_pc[13] & (TC1_F_pc[9] & !TC1_F_pc[10]))) ) );


--WB1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|WideOr1 at LABCELL_X13_Y9_N6
WB1_WideOr1 = ( WB1_saved_grant[1] & ( DC1L1 & ( ((WB1_saved_grant[0] & (U1L68 & CC1L2))) # (AC2L1) ) ) ) # ( !WB1_saved_grant[1] & ( DC1L1 & ( (WB1_saved_grant[0] & (U1L68 & CC1L2)) ) ) ) # ( WB1_saved_grant[1] & ( !DC1L1 & ( (WB1_saved_grant[0] & (U1L68 & CC1L2)) ) ) ) # ( !WB1_saved_grant[1] & ( !DC1L1 & ( (WB1_saved_grant[0] & (U1L68 & CC1L2)) ) ) );


--WB1L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0 at LABCELL_X13_Y9_N45
WB1L55 = ( WB1_WideOr1 & ( (YB4L17 & ((WB1_saved_grant[1]) # (WB1_saved_grant[0]))) ) ) # ( !WB1_WideOr1 & ( !WB1_packet_in_progress ) );


--WC1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write at FF_X13_Y8_N25
--register power-up is low

WC1_write = DFFEAS(WC1L129, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WC1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8] at FF_X10_Y9_N29
--register power-up is low

WC1_address[8] = DFFEAS(WB1_src_data[46], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access at FF_X4_Y6_N19
--register power-up is low

LD1_jtag_ram_access = DFFEAS(LD1L138, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 at LABCELL_X10_Y9_N21
LD1L194 = (LD1_jtag_ram_access & !WC1_address[8]);


--WC1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read at FF_X13_Y8_N53
--register power-up is low

WC1_read = DFFEAS(WC1L82, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready at FF_X13_Y8_N32
--register power-up is low

LD1_avalon_ociram_readdata_ready = DFFEAS(LD1L136, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 at LABCELL_X13_Y8_N33
LD1L195 = ( WC1_read & ( (!LD1_waitrequest) # ((!WC1_write & ((!LD1_avalon_ociram_readdata_ready))) # (WC1_write & (LD1L194))) ) ) # ( !WC1_read & ( (!WC1_write) # ((!LD1_waitrequest) # (LD1L194)) ) );


--YB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 at LABCELL_X13_Y9_N12
YB4L14 = ( WB1_saved_grant[1] & ( BC2_read_accepted & ( (BC1L9 & WB1_saved_grant[0]) ) ) ) # ( !WB1_saved_grant[1] & ( BC2_read_accepted & ( (BC1L9 & WB1_saved_grant[0]) ) ) ) # ( WB1_saved_grant[1] & ( !BC2_read_accepted & ( (!TC1L1052Q) # ((BC1L9 & WB1_saved_grant[0])) ) ) ) # ( !WB1_saved_grant[1] & ( !BC2_read_accepted & ( (BC1L9 & WB1_saved_grant[0]) ) ) );


--YB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] at FF_X13_Y8_N44
--register power-up is low

YB4_mem_used[0] = DFFEAS(YB4L9, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X13_Y8_N0
YB4L11 = ( YB4_mem_used[1] & ( ZB4_read_latency_shift_reg[0] & ( !YB4_mem_used[0] ) ) ) # ( YB4_mem_used[1] & ( !ZB4_read_latency_shift_reg[0] ) ) # ( !YB4_mem_used[1] & ( !ZB4_read_latency_shift_reg[0] & ( (YB4L14 & (YB4_mem_used[0] & (!LD1_waitrequest & WB1_WideOr1))) ) ) );


--CC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0 at LABCELL_X16_Y9_N27
CC1L1 = ( TC1_W_alu_result[14] & ( !TC1_W_alu_result[15] ) );


--TB1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src6_valid~0 at LABCELL_X16_Y9_N6
TB1L12 = ( BC1_write_accepted & ( EB1_rst1 & ( (!BC1_read_accepted & (CC1L1 & TC1_d_read)) ) ) ) # ( !BC1_write_accepted & ( EB1_rst1 & ( (CC1L1 & (((!BC1_read_accepted & TC1_d_read)) # (TC1_d_write))) ) ) );


--LC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X16_Y9_N37
--register power-up is low

LC2_top_priority_reg[0] = DFFEAS(LC2L7, GLOBAL(A1L23), !AB1_r_sync_rst,  , LC2L6,  ,  ,  ,  );


--LC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X16_Y9_N41
--register power-up is low

LC2_top_priority_reg[1] = DFFEAS(LC2L2, GLOBAL(A1L23), !AB1_r_sync_rst,  , LC2L6,  ,  ,  ,  );


--UB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0 at LABCELL_X19_Y9_N42
UB1L2 = ( TC1_F_pc[12] & ( TC1_F_pc[13] & ( (AC2L1 & ((!TC1_F_pc[9]) # ((TC1_F_pc[11]) # (TC1_F_pc[10])))) ) ) ) # ( !TC1_F_pc[12] & ( TC1_F_pc[13] & ( AC2L1 ) ) ) # ( TC1_F_pc[12] & ( !TC1_F_pc[13] & ( AC2L1 ) ) ) # ( !TC1_F_pc[12] & ( !TC1_F_pc[13] & ( AC2L1 ) ) );


--LC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X16_Y9_N39
LC2L2 = ( TB1L12 & ( (!LC2_top_priority_reg[0]) # ((!UB1L2 & LC2_top_priority_reg[1])) ) );


--ZB7L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0 at LABCELL_X16_Y9_N33
ZB7L3 = ( EB1_rst1 & ( !YB7L13Q ) );


--WB2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|packet_in_progress at FF_X16_Y9_N32
--register power-up is low

WB2_packet_in_progress = DFFEAS(WB2L4, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_valid~0 at LABCELL_X16_Y9_N12
WB2L57 = ( U1L68 & ( (TC1_W_alu_result[14] & (WB2_saved_grant[0] & !TC1_W_alu_result[15])) ) );


--WB2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|saved_grant[1] at FF_X16_Y9_N50
--register power-up is low

WB2_saved_grant[1] = DFFEAS(LC2L3, GLOBAL(A1L23), !AB1_r_sync_rst,  , WB2L58,  ,  ,  ,  );


--WB2L58 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|update_grant~0 at LABCELL_X16_Y9_N18
WB2L58 = ( UB1L2 & ( ZB7L3 & ( ((!WB2L57 & (!WB2_packet_in_progress)) # (WB2L57 & ((WB2_saved_grant[0])))) # (WB2_saved_grant[1]) ) ) ) # ( !UB1L2 & ( ZB7L3 & ( (!WB2L57 & (((!WB2_packet_in_progress)))) # (WB2L57 & (((WB2_saved_grant[0])) # (WB2_saved_grant[1]))) ) ) ) # ( UB1L2 & ( !ZB7L3 & ( (!WB2_saved_grant[1] & (!WB2_packet_in_progress & !WB2L57)) ) ) ) # ( !UB1L2 & ( !ZB7L3 & ( (!WB2_packet_in_progress & !WB2L57) ) ) );


--WB2_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|WideOr1 at LABCELL_X16_Y9_N0
WB2_WideOr1 = ( U1L68 & ( WB2_saved_grant[1] & ( (!CC1L1 & (AC2L1 & ((!DC1L1)))) # (CC1L1 & (((AC2L1 & !DC1L1)) # (WB2_saved_grant[0]))) ) ) ) # ( !U1L68 & ( WB2_saved_grant[1] & ( (AC2L1 & !DC1L1) ) ) ) # ( U1L68 & ( !WB2_saved_grant[1] & ( (CC1L1 & WB2_saved_grant[0]) ) ) );


--YB7L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0 at LABCELL_X16_Y9_N45
YB7L14 = ( WB2_saved_grant[1] & ( (!WB2_saved_grant[0] & (!TC1L1052Q & ((!BC2_read_accepted)))) # (WB2_saved_grant[0] & (((!TC1L1052Q & !BC2_read_accepted)) # (BC1L9))) ) ) # ( !WB2_saved_grant[1] & ( (WB2_saved_grant[0] & BC1L9) ) );


--YB7_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] at FF_X17_Y8_N20
--register power-up is low

YB7_mem_used[0] = DFFEAS(YB7L9, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB7L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X17_Y8_N48
YB7L11 = ( YB7_mem_used[1] & ( YB7_mem_used[0] & ( !ZB7_read_latency_shift_reg[0] ) ) ) # ( !YB7_mem_used[1] & ( YB7_mem_used[0] & ( (WB2_WideOr1 & (!ZB7_read_latency_shift_reg[0] & (YB7L14 & EB1_rst1))) ) ) ) # ( YB7_mem_used[1] & ( !YB7_mem_used[0] ) );


--ZB4L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 at LABCELL_X13_Y9_N33
ZB4L39 = ( YB4L17 & ( YB4L14 & ( (EB1_rst1 & WB1_WideOr1) ) ) );


--YB4_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73] at FF_X13_Y8_N38
--register power-up is low

YB4_mem[1][73] = DFFEAS(YB4L15, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 at LABCELL_X13_Y8_N36
YB4L15 = ( WB1_saved_grant[1] & ( (!YB4L13Q) # (YB4_mem[1][73]) ) ) # ( !WB1_saved_grant[1] & ( (YB4L13Q & YB4_mem[1][73]) ) );


--YB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X13_Y8_N21
YB4L12 = ( ZB4_read_latency_shift_reg[0] ) # ( !ZB4_read_latency_shift_reg[0] & ( !YB4_mem_used[0] ) );


--YB4_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][55] at FF_X13_Y8_N41
--register power-up is low

YB4_mem[1][55] = DFFEAS(YB4L16, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 at LABCELL_X13_Y8_N39
YB4L16 = ( YB4L14 & ( (!YB4L13Q) # (YB4_mem[1][55]) ) ) # ( !YB4L14 & ( (YB4L13Q & YB4_mem[1][55]) ) );


--ZB7L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~1 at LABCELL_X16_Y9_N42
ZB7L4 = ( YB7L14 & ( (ZB7L3 & WB2_WideOr1) ) );


--YB7_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73] at FF_X17_Y8_N2
--register power-up is low

YB7_mem[1][73] = DFFEAS(YB7L15, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB7L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1 at LABCELL_X17_Y8_N0
YB7L15 = ( WB2_saved_grant[1] & ( (!YB7_mem_used[1]) # (YB7_mem[1][73]) ) ) # ( !WB2_saved_grant[1] & ( (YB7_mem_used[1] & YB7_mem[1][73]) ) );


--YB7L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X17_Y8_N27
YB7L12 = ( YB7_mem_used[0] & ( ZB7_read_latency_shift_reg[0] ) ) # ( !YB7_mem_used[0] );


--YB7_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55] at FF_X17_Y8_N26
--register power-up is low

YB7_mem[1][55] = DFFEAS(YB7L16, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB7L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2 at LABCELL_X17_Y8_N24
YB7L16 = ( YB7L14 & ( (!YB7_mem_used[1]) # (YB7_mem[1][55]) ) ) # ( !YB7L14 & ( (YB7_mem_used[1] & YB7_mem[1][55]) ) );


--ZB1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 at LABCELL_X12_Y6_N51
ZB1L37 = ( CC1L7 & ( (!YB1_mem_used[1] & (U1L70Q & ZB1L36)) ) );


--ZB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg~2 at MLABCELL_X15_Y7_N24
ZB2L39 = ( !YB2_mem_used[1] & ( !ZB2_wait_latency_counter[1] & ( (ZB2L37 & (BC1L9 & (!XB2L1 $ (!ZB2_wait_latency_counter[0])))) ) ) );


--BC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0 at LABCELL_X16_Y8_N0
BC1L5 = ( TC1_d_write & ( !BC1_end_begintransfer & ( (!BC1L9 & BC1_write_accepted) ) ) ) # ( !TC1_d_write & ( !BC1_end_begintransfer & ( !BC1L9 ) ) );


--BC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1 at LABCELL_X16_Y8_N18
BC1L6 = ( TB1L2 & ( (!BC1L5 & ((!EB1_rst1) # (!ZB2L38))) ) ) # ( !TB1L2 & ( (!EB1_rst1 & !BC1L5) ) );


--TC1L823 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0 at LABCELL_X22_Y7_N42
TC1L823 = ( TC1_R_ctrl_br_cmp & ( TC1_W_alu_result[1] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte0_data[1]) ) ) ) # ( !TC1_R_ctrl_br_cmp & ( TC1_W_alu_result[1] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg)) # (TC1_R_ctrl_ld & ((TC1_av_ld_byte0_data[1]))) ) ) ) # ( TC1_R_ctrl_br_cmp & ( !TC1_W_alu_result[1] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte0_data[1]) ) ) ) # ( !TC1_R_ctrl_br_cmp & ( !TC1_W_alu_result[1] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte0_data[1]) ) ) );


--TC1L824 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1 at LABCELL_X19_Y6_N57
TC1L824 = ( TC1_R_ctrl_rd_ctl_reg & ( TC1_av_ld_byte0_data[2] & ( TC1_R_ctrl_ld ) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( TC1_av_ld_byte0_data[2] & ( ((!TC1_R_ctrl_br_cmp & TC1_W_alu_result[2])) # (TC1_R_ctrl_ld) ) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( !TC1_av_ld_byte0_data[2] & ( (!TC1_R_ctrl_br_cmp & (!TC1_R_ctrl_ld & TC1_W_alu_result[2])) ) ) );


--TC1L825 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2 at LABCELL_X16_Y8_N42
TC1L825 = ( TC1_R_ctrl_ld & ( TC1_R_ctrl_br_cmp & ( TC1_av_ld_byte0_data[3] ) ) ) # ( TC1_R_ctrl_ld & ( !TC1_R_ctrl_br_cmp & ( TC1_av_ld_byte0_data[3] ) ) ) # ( !TC1_R_ctrl_ld & ( !TC1_R_ctrl_br_cmp & ( (!TC1_R_ctrl_rd_ctl_reg & TC1_W_alu_result[3]) ) ) );


--TC1L826 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3 at LABCELL_X22_Y7_N12
TC1L826 = ( TC1_av_ld_byte0_data[4] & ( ((!TC1_R_ctrl_br_cmp & (!TC1_R_ctrl_rd_ctl_reg & TC1_W_alu_result[4]))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte0_data[4] & ( (!TC1_R_ctrl_br_cmp & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_ld & TC1_W_alu_result[4]))) ) );


--TC1L827 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4 at LABCELL_X22_Y7_N33
TC1L827 = ( TC1_R_ctrl_br_cmp & ( TC1_R_ctrl_ld & ( TC1_av_ld_byte0_data[5] ) ) ) # ( !TC1_R_ctrl_br_cmp & ( TC1_R_ctrl_ld & ( TC1_av_ld_byte0_data[5] ) ) ) # ( !TC1_R_ctrl_br_cmp & ( !TC1_R_ctrl_ld & ( (TC1_W_alu_result[5] & !TC1_R_ctrl_rd_ctl_reg) ) ) );


--TC1L828 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5 at LABCELL_X18_Y6_N6
TC1L828 = ( TC1_av_ld_byte0_data[6] & ( ((!TC1_R_ctrl_br_cmp & (TC1_W_alu_result[6] & !TC1_R_ctrl_rd_ctl_reg))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte0_data[6] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_br_cmp & (TC1_W_alu_result[6] & !TC1_R_ctrl_rd_ctl_reg))) ) );


--TC1L829 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~6 at LABCELL_X18_Y6_N9
TC1L829 = ( TC1_W_alu_result[7] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_br_cmp & ((!TC1_R_ctrl_rd_ctl_reg)))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte0_data[7])))) ) ) # ( !TC1_W_alu_result[7] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte0_data[7]) ) );


--EB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0 at LABCELL_X1_Y3_N51
EB1L51 = AMPP_FUNCTION(!H1_splitter_nodes_receive_0[3], !N1_virtual_ir_scan_reg, !Q1_state[4]);


--EB1L88 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 at LABCELL_X1_Y3_N24
EB1L88 = AMPP_FUNCTION(!EB1_state, !EB1_user_saw_rvalid, !EB1L51, !EB1_td_shift[0], !N1_irf_reg[1][0], !EB1_count[0]);


--EB1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3 at LABCELL_X4_Y3_N0
EB1L77 = AMPP_FUNCTION(!EB1_td_shift[10], !EB1_count[9], !EB1_rdata[7]);


--U1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav at FF_X11_Y5_N13
--register power-up is low

U1_t_dav = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , NB2_b_full,  ,  , VCC);


--EB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled at FF_X6_Y2_N26
--register power-up is low

EB1_write_stalled = AMPP_FUNCTION(A1L5, EB1L108, !N1_clr_reg, GND, EB1L109);


--EB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4 at LABCELL_X1_Y3_N9
EB1L78 = AMPP_FUNCTION(!N1_irf_reg[1][0], !EB1_td_shift[9], !EB1_user_saw_rvalid, !EB1_state, !EB1_count[1]);


--EB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2] at FF_X4_Y3_N17
--register power-up is low

EB1_td_shift[2] = AMPP_FUNCTION(A1L5, EB1L80, !N1_clr_reg, EB1L64);


--EB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5 at LABCELL_X4_Y3_N57
EB1L79 = AMPP_FUNCTION(!EB1L78, !EB1_td_shift[2], !EB1_write_stalled, !N1_irf_reg[1][0], !Q1_state[4], !EB1_count[9]);


--EB1L17 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0 at LABCELL_X1_Y3_N39
EB1L17 = AMPP_FUNCTION(!EB1_count[8], !A1L6, !EB1_state, !N1_irf_reg[1][0], !Q1_state[4]);


--EB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0 at FF_X7_Y4_N8
--register power-up is low

EB1_rvalid0 = AMPP_FUNCTION(A1L23, EB1L49, !AB1_r_sync_rst);


--DD1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready at FF_X9_Y6_N35
--register power-up is low

DD1_monitor_ready = DFFEAS( , GLOBAL(A1L23),  ,  ,  , DD1L11,  ,  , VCC);


--PD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11 at LABCELL_X2_Y4_N12
PD1L63 = ( MD1L3 & ( PD1_sr[3] ) ) # ( !MD1L3 & ( (!N1_irf_reg[2][1] & ((LD1_MonDReg[1]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[1])) ) );


--ND1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] at FF_X3_Y4_N25
--register power-up is low

ND1_jdo[0] = DFFEAS(ND1L8, GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] at FF_X1_Y5_N59
--register power-up is low

ND1_jdo[36] = DFFEAS( , GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe, PD1_sr[36],  ,  , VCC);


--ND1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] at FF_X1_Y5_N56
--register power-up is low

ND1_jdo[37] = DFFEAS( , GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe, PD1_sr[37],  ,  , VCC);


--ND1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] at FF_X4_Y4_N23
--register power-up is low

ND1_ir[1] = DFFEAS(ND1L5, GLOBAL(A1L23),  ,  , ND1_jxuir,  ,  ,  ,  );


--ND1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] at FF_X4_Y4_N20
--register power-up is low

ND1_ir[0] = DFFEAS( , GLOBAL(A1L23),  ,  , ND1_jxuir, N1_irf_reg[2][0],  ,  , VCC);


--ND1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe at FF_X4_Y4_N4
--register power-up is low

ND1_enable_action_strobe = DFFEAS( , GLOBAL(A1L23),  ,  ,  , ND1_update_jdo_strobe,  ,  , VCC);


--BD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~0 at LABCELL_X4_Y4_N12
BD1L8 = ( ND1_enable_action_strobe & ( (!ND1_ir[0] & ND1_ir[1]) ) );


--BD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~1 at LABCELL_X1_Y5_N54
BD1L9 = (!ND1_jdo[36] & (BD1L8 & !ND1_jdo[37]));


--ND1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] at FF_X1_Y5_N28
--register power-up is low

ND1_jdo[3] = DFFEAS(ND1L12, GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 at FF_X4_Y6_N22
--register power-up is low

LD1_jtag_ram_rd_d1 = DFFEAS( , GLOBAL(A1L23),  ,  ,  , LD1_jtag_ram_rd,  ,  , VCC);


--ND1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] at FF_X3_Y4_N32
--register power-up is low

ND1_jdo[35] = DFFEAS( , GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe, PD1_sr[35],  ,  , VCC);


--ND1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b at MLABCELL_X3_Y4_N51
ND1_take_action_ocimem_b = ( ND1_jdo[35] & ( (ND1_enable_action_strobe & (!ND1_ir[0] & !ND1_ir[1])) ) );


--LD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0 at LABCELL_X9_Y5_N15
LD1L53 = (!ND1_take_action_ocimem_b & !LD1_jtag_ram_rd_d1);


--LD1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 at FF_X4_Y6_N58
--register power-up is low

LD1_jtag_rd_d1 = DFFEAS( , GLOBAL(A1L23),  ,  ,  , LD1_jtag_rd,  ,  , VCC);


--LD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1 at MLABCELL_X3_Y4_N54
LD1L54 = ( ND1_jdo[35] & ( ((!ND1_ir[1] & (!ND1_ir[0] & ND1_enable_action_strobe))) # (LD1_jtag_rd_d1) ) ) # ( !ND1_jdo[35] & ( (LD1_jtag_rd_d1 & (((!ND1_enable_action_strobe) # (ND1_ir[0])) # (ND1_ir[1]))) ) );


--TC1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled at FF_X22_Y8_N55
--register power-up is low

TC1_hbreak_enabled = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_E_valid_from_R, TC1L1046,  ,  , VCC);


--TC1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7 at LABCELL_X19_Y5_N0
TC1L576 = ( !TC1_D_iw[4] & ( !TC1_D_iw[2] & ( (!TC1_D_iw[1] & (!TC1_D_iw[0] & (!TC1_D_iw[5] & !TC1_D_iw[3]))) ) ) );


--TC1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7 at MLABCELL_X28_Y5_N12
TC1L589 = ( !TC1_D_iw[11] & ( TC1_D_iw[12] & ( (TC1_D_iw[14] & (TC1_D_iw[16] & (TC1_D_iw[13] & TC1_D_iw[15]))) ) ) );


--TC1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8 at LABCELL_X24_Y8_N36
TC1L590 = ( TC1_D_iw[14] & ( TC1_D_iw[12] & ( (TC1_D_iw[11] & (TC1_D_iw[16] & (TC1_D_iw[15] & TC1_D_iw[13]))) ) ) );


--TC1L577 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8 at LABCELL_X23_Y5_N54
TC1L577 = ( !TC1_D_iw[4] & ( !TC1_D_iw[2] & ( (!TC1_D_iw[5] & (!TC1_D_iw[0] & (TC1_D_iw[1] & !TC1_D_iw[3]))) ) ) );


--TC1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9 at MLABCELL_X21_Y5_N30
TC1L578 = ( !TC1_D_iw[1] & ( TC1_D_iw[5] & ( (!TC1_D_iw[3] & (!TC1_D_iw[4] & (!TC1_D_iw[0] & TC1_D_iw[2]))) ) ) );


--TC1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10 at LABCELL_X23_Y5_N48
TC1L579 = ( !TC1_D_iw[4] & ( !TC1_D_iw[2] & ( (TC1_D_iw[5] & (!TC1_D_iw[0] & (TC1_D_iw[1] & TC1_D_iw[3]))) ) ) );


--TC1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0 at LABCELL_X23_Y5_N42
TC1L206 = ( !TC1L578 & ( !TC1L210 & ( (!TC1L212 & (!TC1L211 & (!TC1L579 & !TC1L577))) ) ) );


--TC1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0 at LABCELL_X23_Y5_N12
TC1L202 = ( TC1_D_iw[4] & ( TC1_D_iw[2] & ( (!TC1_D_iw[0] & (!TC1_D_iw[1])) # (TC1_D_iw[0] & (TC1_D_iw[1] & !TC1_D_iw[3])) ) ) ) # ( !TC1_D_iw[4] & ( TC1_D_iw[2] & ( (!TC1_D_iw[0] & (!TC1_D_iw[1] & ((!TC1_D_iw[5]) # (TC1_D_iw[3])))) # (TC1_D_iw[0] & (((TC1_D_iw[1])))) ) ) ) # ( TC1_D_iw[4] & ( !TC1_D_iw[2] & ( (!TC1_D_iw[0] & (!TC1_D_iw[1] & ((!TC1_D_iw[5]) # (!TC1_D_iw[3])))) # (TC1_D_iw[0] & (((TC1_D_iw[1])))) ) ) ) # ( !TC1_D_iw[4] & ( !TC1_D_iw[2] & ( (!TC1_D_iw[0] & (((!TC1_D_iw[1])))) # (TC1_D_iw[0] & (((!TC1_D_iw[5] & !TC1_D_iw[3])) # (TC1_D_iw[1]))) ) ) );


--TC1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0 at MLABCELL_X25_Y5_N54
TC1L253 = ( TC1_D_iw[18] & ( (!TC1L202) # (TC1_D_iw[23]) ) ) # ( !TC1_D_iw[18] & ( (TC1L202 & TC1_D_iw[23]) ) );


--TC1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1 at MLABCELL_X25_Y5_N18
TC1L254 = ( TC1L576 & ( TC1L206 ) ) # ( !TC1L576 & ( TC1L206 & ( (TC1L253 & ((!TC1L569) # ((!TC1L219 & !TC1L218)))) ) ) ) # ( TC1L576 & ( !TC1L206 ) );


--TC1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~2 at MLABCELL_X25_Y5_N57
TC1L259 = (!TC1L202 & ((TC1_D_iw[21]))) # (TC1L202 & (TC1_D_iw[26]));


--TC1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~3 at MLABCELL_X25_Y5_N0
TC1L260 = ( TC1L576 & ( TC1L259 ) ) # ( !TC1L576 & ( TC1L259 ) ) # ( TC1L576 & ( !TC1L259 ) ) # ( !TC1L576 & ( !TC1L259 & ( (!TC1L206) # ((TC1L569 & ((TC1L219) # (TC1L218)))) ) ) );


--TC1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~4 at MLABCELL_X25_Y5_N36
TC1L255 = ( TC1_D_iw[24] & ( (TC1_D_iw[19]) # (TC1L202) ) ) # ( !TC1_D_iw[24] & ( (!TC1L202 & TC1_D_iw[19]) ) );


--TC1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~5 at MLABCELL_X25_Y5_N3
TC1L256 = ( TC1L255 & ( TC1L576 ) ) # ( !TC1L255 & ( TC1L576 ) ) # ( TC1L255 & ( !TC1L576 ) ) # ( !TC1L255 & ( !TC1L576 & ( (!TC1L206) # ((TC1L569 & ((TC1L219) # (TC1L218)))) ) ) );


--TC1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~6 at MLABCELL_X25_Y5_N39
TC1L251 = ( TC1_D_iw[17] & ( (!TC1L202) # (TC1_D_iw[22]) ) ) # ( !TC1_D_iw[17] & ( (TC1L202 & TC1_D_iw[22]) ) );


--TC1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~7 at MLABCELL_X25_Y5_N12
TC1L252 = ( TC1L576 & ( TC1L251 ) ) # ( !TC1L576 & ( TC1L251 ) ) # ( TC1L576 & ( !TC1L251 ) ) # ( !TC1L576 & ( !TC1L251 & ( (!TC1L206) # ((TC1L569 & ((TC1L219) # (TC1L218)))) ) ) );


--TC1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~8 at MLABCELL_X25_Y5_N33
TC1L257 = ( TC1_D_iw[25] & ( (TC1L202) # (TC1_D_iw[20]) ) ) # ( !TC1_D_iw[25] & ( (TC1_D_iw[20] & !TC1L202) ) );


--TC1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~9 at MLABCELL_X25_Y5_N15
TC1L258 = ( TC1L576 & ( TC1L257 ) ) # ( !TC1L576 & ( TC1L257 ) ) # ( TC1L576 & ( !TC1L257 ) ) # ( !TC1L576 & ( !TC1L257 & ( (!TC1L206) # ((TC1L569 & ((TC1L219) # (TC1L218)))) ) ) );


--TC1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11 at MLABCELL_X21_Y5_N3
TC1L580 = ( !TC1_D_iw[4] & ( TC1_D_iw[0] & ( (!TC1_D_iw[3] & (!TC1_D_iw[2] & (!TC1_D_iw[1] & !TC1_D_iw[5]))) ) ) );


--TC1L689 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~2 at MLABCELL_X21_Y5_N6
TC1L689 = (TC1L688 & TC1L687);


--TC1L303 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0 at LABCELL_X22_Y5_N42
TC1L303 = ( !TC1L304 & ( (!TC1L580 & !TC1L689) ) );


--TC1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg at MLABCELL_X25_Y5_N48
TC1_D_wr_dst_reg = ( TC1L260 & ( TC1L254 & ( TC1L303 ) ) ) # ( !TC1L260 & ( TC1L254 & ( TC1L303 ) ) ) # ( TC1L260 & ( !TC1L254 & ( TC1L303 ) ) ) # ( !TC1L260 & ( !TC1L254 & ( (TC1L303 & (((TC1L252) # (TC1L258)) # (TC1L256))) ) ) );


--TC1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data at FF_X17_Y8_N56
--register power-up is low

TC1_av_ld_waiting_for_data = DFFEAS(TC1L985, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L985 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~1 at LABCELL_X17_Y8_N54
TC1L985 = ( TC1_av_ld_waiting_for_data & ( HC1L2 & ( (!TC1_d_read) # ((!UB2L1 & !UB3L1)) ) ) ) # ( !TC1_av_ld_waiting_for_data & ( HC1L2 & ( TC1L984 ) ) ) # ( TC1_av_ld_waiting_for_data & ( !HC1L2 & ( !TC1_d_read ) ) ) # ( !TC1_av_ld_waiting_for_data & ( !HC1L2 & ( TC1L984 ) ) );


--TC1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0 at LABCELL_X19_Y5_N45
TC1L233 = ( !TC1_D_iw[3] & ( TC1_D_iw[0] & ( (TC1_D_iw[4] & TC1_D_iw[2]) ) ) );


--TC1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data at FF_X17_Y7_N29
--register power-up is low

TC1_av_ld_aligning_data = DFFEAS(TC1L869, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1] at FF_X17_Y7_N26
--register power-up is low

TC1_av_ld_align_cycle[1] = DFFEAS(TC1L866, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0] at FF_X18_Y8_N49
--register power-up is low

TC1_av_ld_align_cycle[0] = DFFEAS(TC1L865, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0 at LABCELL_X18_Y6_N15
TC1L231 = ( TC1_D_iw[2] & ( (TC1_D_iw[3] & TC1_D_iw[0]) ) ) # ( !TC1_D_iw[2] & ( (TC1_D_iw[1] & (TC1_D_iw[3] & TC1_D_iw[0])) ) );


--TC1L868 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0 at LABCELL_X17_Y7_N45
TC1L868 = ( TC1_D_iw[4] & ( (TC1_av_ld_align_cycle[1] & TC1_av_ld_align_cycle[0]) ) ) # ( !TC1_D_iw[4] & ( (TC1_av_ld_align_cycle[1] & (!TC1_av_ld_align_cycle[0] $ (!TC1L231))) ) );


--TC1L869 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1 at LABCELL_X17_Y7_N27
TC1L869 = ( TC1L233 & ( (!TC1L868 & TC1_av_ld_aligning_data) ) ) # ( !TC1L233 & ( (!TC1_av_ld_aligning_data & (!HC1_WideOr1 & (TC1_d_read))) # (TC1_av_ld_aligning_data & (((!TC1L868)))) ) );


--TC1L564 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0 at LABCELL_X19_Y5_N24
TC1L564 = ( TC1L869 & ( TC1L985 & ( (TC1_R_ctrl_ld & ((TC1_E_new_inst) # (TC1_E_valid_from_R))) ) ) ) # ( !TC1L869 & ( TC1L985 & ( (TC1_R_ctrl_ld & ((TC1_E_new_inst) # (TC1_E_valid_from_R))) ) ) ) # ( TC1L869 & ( !TC1L985 & ( (TC1_R_ctrl_ld & (((TC1_E_valid_from_R & !TC1L233)) # (TC1_E_new_inst))) ) ) ) # ( !TC1L869 & ( !TC1L985 & ( (TC1_E_new_inst & TC1_R_ctrl_ld) ) ) );


--TC1L565 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1 at LABCELL_X23_Y7_N24
TC1L565 = ( !TC1_E_shift_rot_cnt[1] & ( (!TC1_E_shift_rot_cnt[2] & (!TC1_E_shift_rot_cnt[0] & !TC1_E_shift_rot_cnt[3])) ) );


--TC1L566 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2 at LABCELL_X23_Y7_N9
TC1L566 = ( TC1_E_new_inst & ( (TC1_E_valid_from_R & TC1L706Q) ) ) # ( !TC1_E_new_inst & ( (TC1_E_valid_from_R & (TC1L706Q & ((!TC1L565) # (TC1_E_shift_rot_cnt[4])))) ) );


--TC1L860 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0 at LABCELL_X19_Y5_N30
TC1L860 = (!TC1L564 & (!TC1L566 & (TC1_E_valid_from_R & !TC1_E_st_stall)));


--TC1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0 at LABCELL_X18_Y6_N12
TC1L224 = ( TC1_D_iw[3] & ( (TC1_D_iw[0] & (TC1_D_iw[1] & (TC1_D_iw[2] & !TC1_D_iw[4]))) ) ) # ( !TC1_D_iw[3] & ( (TC1_D_iw[0] & (TC1_D_iw[1] & TC1_D_iw[2])) ) );


--ZB3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30] at FF_X15_Y5_N58
--register power-up is low

ZB3_av_readdata_pre[30] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_W_alu_result[2],  ,  , VCC);


--HC1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0 at MLABCELL_X15_Y5_N0
HC1L40 = ( ZB3_av_readdata_pre[30] & ( ZB3_read_latency_shift_reg[0] ) );


--ZB4_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] at FF_X15_Y4_N1
--register power-up is low

ZB4_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[0],  ,  , VCC);


--ZB5_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[0] at FF_X11_Y7_N32
--register power-up is low

ZB5_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , V1_readdata[0],  ,  , VCC);


--ZB6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[0] at FF_X15_Y4_N32
--register power-up is low

ZB6_av_readdata_pre[0] = DFFEAS(W1_readdata[0], GLOBAL(A1L23), ZD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HC1_src_data[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0] at MLABCELL_X15_Y6_N12
HC1_src_data[0] = ( HC1L40 & ( YD1_q_a[0] ) ) # ( !HC1L40 & ( YD1_q_a[0] & ( ((!HC1L6) # (UB3L1)) # (HC1L7) ) ) ) # ( HC1L40 & ( !YD1_q_a[0] ) ) # ( !HC1L40 & ( !YD1_q_a[0] & ( (!HC1L6) # (HC1L7) ) ) );


--TC1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0] at FF_X17_Y5_N31
--register power-up is low

TC1_av_ld_byte1_data[0] = DFFEAS(TC1L891, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L889,  ,  ,  ,  );


--TC1L982 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0 at LABCELL_X17_Y7_N0
TC1L982 = ( TC1_av_ld_align_cycle[1] & ( (TC1_av_ld_aligning_data & (TC1_W_alu_result[1] & (TC1_W_alu_result[0] & !TC1_av_ld_align_cycle[0]))) ) ) # ( !TC1_av_ld_align_cycle[1] & ( (TC1_av_ld_aligning_data & (((TC1_W_alu_result[0] & !TC1_av_ld_align_cycle[0])) # (TC1_W_alu_result[1]))) ) );


--TC1L874 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]~0 at LABCELL_X17_Y7_N3
TC1L874 = ( TC1_av_ld_align_cycle[1] & ( (!TC1_av_ld_aligning_data) # ((TC1_W_alu_result[1] & (!TC1_av_ld_align_cycle[0] & TC1_W_alu_result[0]))) ) ) # ( !TC1_av_ld_align_cycle[1] & ( (!TC1_av_ld_aligning_data) # (((!TC1_av_ld_align_cycle[0] & TC1_W_alu_result[0])) # (TC1_W_alu_result[1])) ) );


--TC1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0] at FF_X22_Y6_N17
--register power-up is low

TC1_R_compare_op[0] = DFFEAS(TC1L297, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~14 at LABCELL_X27_Y8_N24
TC1L363 = ( TC1_R_logic_op[1] & ( (!TC1_E_src2[16] & (TC1_E_src1[16])) # (TC1_E_src2[16] & ((!TC1_E_src1[16]) # (!TC1_R_logic_op[0]))) ) ) # ( !TC1_R_logic_op[1] & ( (!TC1_E_src2[16] & (!TC1_E_src1[16] & !TC1_R_logic_op[0])) # (TC1_E_src2[16] & (TC1_E_src1[16] & TC1_R_logic_op[0])) ) );


--TC1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1] at FF_X24_Y7_N43
--register power-up is low

TC1_E_src2[1] = DFFEAS(TC1L755, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~15 at LABCELL_X27_Y8_N6
TC1L348 = ( TC1_E_src2[1] & ( TC1_R_logic_op[1] & ( (!TC1_E_src1[1]) # (!TC1_R_logic_op[0]) ) ) ) # ( !TC1_E_src2[1] & ( TC1_R_logic_op[1] & ( TC1_E_src1[1] ) ) ) # ( TC1_E_src2[1] & ( !TC1_R_logic_op[1] & ( (TC1_E_src1[1] & TC1_R_logic_op[0]) ) ) ) # ( !TC1_E_src2[1] & ( !TC1_R_logic_op[1] & ( (!TC1_E_src1[1] & !TC1_R_logic_op[0]) ) ) );


--TC1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0 at LABCELL_X22_Y6_N33
TC1L600 = (!TC1L348 & !TC1L363);


--TC1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~16 at MLABCELL_X25_Y6_N42
TC1L369 = ( TC1_R_logic_op[0] & ( (!TC1_R_logic_op[1] & (TC1_E_src2[22] & TC1_E_src1[22])) # (TC1_R_logic_op[1] & (!TC1_E_src2[22] $ (!TC1_E_src1[22]))) ) ) # ( !TC1_R_logic_op[0] & ( !TC1_R_logic_op[1] $ (((TC1_E_src1[22]) # (TC1_E_src2[22]))) ) );


--TC1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~17 at MLABCELL_X25_Y6_N45
TC1L368 = ( TC1_E_src2[21] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[21]))) ) ) # ( !TC1_E_src2[21] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[21])) # (TC1_R_logic_op[1] & ((TC1_E_src1[21]))) ) );


--TC1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~18 at MLABCELL_X25_Y6_N48
TC1L367 = (!TC1_E_src2[20] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[20])) # (TC1_R_logic_op[1] & ((TC1_E_src1[20]))))) # (TC1_E_src2[20] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[20])))));


--TC1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~19 at MLABCELL_X25_Y6_N51
TC1L366 = ( TC1_R_logic_op[0] & ( (!TC1_R_logic_op[1] & (TC1_E_src2[19] & TC1_E_src1[19])) # (TC1_R_logic_op[1] & (!TC1_E_src2[19] $ (!TC1_E_src1[19]))) ) ) # ( !TC1_R_logic_op[0] & ( !TC1_R_logic_op[1] $ (((TC1_E_src1[19]) # (TC1_E_src2[19]))) ) );


--TC1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~20 at LABCELL_X27_Y6_N33
TC1L365 = ( TC1_E_src2[18] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[18]))) ) ) # ( !TC1_E_src2[18] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[18])) # (TC1_R_logic_op[1] & ((TC1_E_src1[18]))) ) );


--TC1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~21 at LABCELL_X27_Y6_N3
TC1L364 = ( TC1_R_logic_op[1] & ( (!TC1_E_src1[17] & ((TC1_E_src2[17]))) # (TC1_E_src1[17] & ((!TC1_R_logic_op[0]) # (!TC1_E_src2[17]))) ) ) # ( !TC1_R_logic_op[1] & ( (!TC1_R_logic_op[0] & (!TC1_E_src1[17] & !TC1_E_src2[17])) # (TC1_R_logic_op[0] & (TC1_E_src1[17] & TC1_E_src2[17])) ) );


--TC1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1 at LABCELL_X24_Y6_N54
TC1L601 = ( !TC1L369 & ( !TC1L365 & ( (!TC1L368 & (!TC1L367 & (!TC1L366 & !TC1L364))) ) ) );


--TC1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2 at LABCELL_X23_Y8_N36
TC1L602 = ( TC1_E_src1[10] & ( TC1_R_logic_op[1] & ( (TC1_E_src2[10] & (TC1_R_logic_op[0] & (!TC1_E_src2[9] $ (TC1_E_src1[9])))) ) ) ) # ( !TC1_E_src1[10] & ( TC1_R_logic_op[1] & ( (!TC1_E_src2[10] & ((!TC1_E_src2[9] & (!TC1_E_src1[9])) # (TC1_E_src2[9] & (TC1_E_src1[9] & TC1_R_logic_op[0])))) ) ) ) # ( TC1_E_src1[10] & ( !TC1_R_logic_op[1] & ( (!TC1_R_logic_op[0] & (((TC1_E_src1[9])) # (TC1_E_src2[9]))) # (TC1_R_logic_op[0] & (!TC1_E_src2[10] & ((!TC1_E_src2[9]) # (!TC1_E_src1[9])))) ) ) ) # ( !TC1_E_src1[10] & ( !TC1_R_logic_op[1] & ( (!TC1_R_logic_op[0] & (TC1_E_src2[10] & ((TC1_E_src1[9]) # (TC1_E_src2[9])))) # (TC1_R_logic_op[0] & ((!TC1_E_src2[9]) # ((!TC1_E_src1[9])))) ) ) );


--TC1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3 at MLABCELL_X21_Y7_N48
TC1L603 = ( TC1_R_logic_op[1] & ( TC1_E_src2[12] & ( (TC1_E_src1[12] & (TC1_R_logic_op[0] & (!TC1_E_src1[8] $ (TC1_E_src2[8])))) ) ) ) # ( !TC1_R_logic_op[1] & ( TC1_E_src2[12] & ( (!TC1_R_logic_op[0] & (((TC1_E_src2[8]) # (TC1_E_src1[8])))) # (TC1_R_logic_op[0] & (!TC1_E_src1[12] & ((!TC1_E_src1[8]) # (!TC1_E_src2[8])))) ) ) ) # ( TC1_R_logic_op[1] & ( !TC1_E_src2[12] & ( (!TC1_E_src1[12] & ((!TC1_E_src1[8] & ((!TC1_E_src2[8]))) # (TC1_E_src1[8] & (TC1_R_logic_op[0] & TC1_E_src2[8])))) ) ) ) # ( !TC1_R_logic_op[1] & ( !TC1_E_src2[12] & ( (!TC1_R_logic_op[0] & (TC1_E_src1[12] & ((TC1_E_src2[8]) # (TC1_E_src1[8])))) # (TC1_R_logic_op[0] & (((!TC1_E_src1[8]) # (!TC1_E_src2[8])))) ) ) );


--TC1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4 at MLABCELL_X21_Y7_N6
TC1L604 = ( TC1_R_logic_op[0] & ( TC1_E_src1[4] & ( (!TC1_R_logic_op[1] & (!TC1_E_src2[4] & ((!TC1_E_src1[11]) # (!TC1_E_src2[11])))) # (TC1_R_logic_op[1] & (TC1_E_src2[4] & (!TC1_E_src1[11] $ (TC1_E_src2[11])))) ) ) ) # ( !TC1_R_logic_op[0] & ( TC1_E_src1[4] & ( (!TC1_R_logic_op[1] & ((TC1_E_src2[11]) # (TC1_E_src1[11]))) ) ) ) # ( TC1_R_logic_op[0] & ( !TC1_E_src1[4] & ( (!TC1_R_logic_op[1] & (((!TC1_E_src1[11]) # (!TC1_E_src2[11])))) # (TC1_R_logic_op[1] & (!TC1_E_src2[4] & (!TC1_E_src1[11] $ (TC1_E_src2[11])))) ) ) ) # ( !TC1_R_logic_op[0] & ( !TC1_E_src1[4] & ( (!TC1_R_logic_op[1] & (TC1_E_src2[4] & ((TC1_E_src2[11]) # (TC1_E_src1[11])))) # (TC1_R_logic_op[1] & (!TC1_E_src2[4] & (!TC1_E_src1[11] & !TC1_E_src2[11]))) ) ) );


--TC1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5 at MLABCELL_X21_Y7_N0
TC1L605 = ( TC1_E_src1[6] & ( TC1_E_src2[6] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & ((TC1_E_src2[5]) # (TC1_E_src1[5])))) # (TC1_R_logic_op[1] & (TC1_R_logic_op[0] & (!TC1_E_src1[5] $ (TC1_E_src2[5])))) ) ) ) # ( !TC1_E_src1[6] & ( TC1_E_src2[6] & ( (!TC1_R_logic_op[1] & ((!TC1_E_src1[5] & ((TC1_R_logic_op[0]) # (TC1_E_src2[5]))) # (TC1_E_src1[5] & ((!TC1_E_src2[5]) # (!TC1_R_logic_op[0]))))) ) ) ) # ( TC1_E_src1[6] & ( !TC1_E_src2[6] & ( (!TC1_R_logic_op[1] & ((!TC1_E_src1[5] & ((TC1_R_logic_op[0]) # (TC1_E_src2[5]))) # (TC1_E_src1[5] & ((!TC1_E_src2[5]) # (!TC1_R_logic_op[0]))))) ) ) ) # ( !TC1_E_src1[6] & ( !TC1_E_src2[6] & ( (!TC1_E_src1[5] & ((!TC1_R_logic_op[1] & ((TC1_R_logic_op[0]))) # (TC1_R_logic_op[1] & (!TC1_E_src2[5])))) # (TC1_E_src1[5] & (TC1_R_logic_op[0] & (!TC1_R_logic_op[1] $ (TC1_E_src2[5])))) ) ) );


--TC1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6 at LABCELL_X23_Y8_N42
TC1L606 = ( TC1_E_src1[14] & ( TC1_R_logic_op[1] & ( (TC1_R_logic_op[0] & (TC1_E_src2[14] & (!TC1L490Q $ (TC1_E_src2[15])))) ) ) ) # ( !TC1_E_src1[14] & ( TC1_R_logic_op[1] & ( (!TC1_E_src2[14] & ((!TC1L490Q & ((!TC1_E_src2[15]))) # (TC1L490Q & (TC1_R_logic_op[0] & TC1_E_src2[15])))) ) ) ) # ( TC1_E_src1[14] & ( !TC1_R_logic_op[1] & ( (!TC1_R_logic_op[0] & (((TC1_E_src2[15])) # (TC1L490Q))) # (TC1_R_logic_op[0] & (!TC1_E_src2[14] & ((!TC1L490Q) # (!TC1_E_src2[15])))) ) ) ) # ( !TC1_E_src1[14] & ( !TC1_R_logic_op[1] & ( (!TC1_R_logic_op[0] & (TC1_E_src2[14] & ((TC1_E_src2[15]) # (TC1L490Q)))) # (TC1_R_logic_op[0] & ((!TC1L490Q) # ((!TC1_E_src2[15])))) ) ) );


--TC1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7 at MLABCELL_X21_Y7_N30
TC1L607 = ( !TC1L354 & ( !TC1L360 & ( (TC1L605 & (TC1L604 & (TC1L603 & TC1L606))) ) ) );


--TC1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~8 at LABCELL_X27_Y6_N54
TC1L608 = ( TC1_R_logic_op[1] & ( TC1_R_logic_op[0] & ( (!TC1_E_src2[24] & (!TC1_E_src1[24] & (!TC1_E_src2[23] $ (TC1_E_src1[23])))) # (TC1_E_src2[24] & (TC1_E_src1[24] & (!TC1_E_src2[23] $ (TC1_E_src1[23])))) ) ) ) # ( !TC1_R_logic_op[1] & ( TC1_R_logic_op[0] & ( (!TC1_E_src2[24] & (((!TC1_E_src2[23]) # (!TC1_E_src1[23])))) # (TC1_E_src2[24] & (!TC1_E_src1[24] & ((!TC1_E_src2[23]) # (!TC1_E_src1[23])))) ) ) ) # ( TC1_R_logic_op[1] & ( !TC1_R_logic_op[0] & ( (!TC1_E_src2[24] & (!TC1_E_src1[24] & (!TC1_E_src2[23] & !TC1_E_src1[23]))) ) ) ) # ( !TC1_R_logic_op[1] & ( !TC1_R_logic_op[0] & ( (!TC1_E_src2[24] & (TC1_E_src1[24] & ((TC1_E_src1[23]) # (TC1_E_src2[23])))) # (TC1_E_src2[24] & (((TC1_E_src1[23]) # (TC1_E_src2[23])))) ) ) );


--TC1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~9 at LABCELL_X27_Y6_N48
TC1L609 = ( TC1_E_src2[26] & ( TC1_E_src2[25] & ( (!TC1_R_logic_op[1] & ((!TC1_R_logic_op[0]) # ((!TC1_E_src1[25] & !TC1_E_src1[26])))) # (TC1_R_logic_op[1] & (TC1_E_src1[25] & (TC1_R_logic_op[0] & TC1_E_src1[26]))) ) ) ) # ( !TC1_E_src2[26] & ( TC1_E_src2[25] & ( (!TC1_R_logic_op[1] & ((!TC1_R_logic_op[0] & ((TC1_E_src1[26]))) # (TC1_R_logic_op[0] & (!TC1_E_src1[25])))) # (TC1_R_logic_op[1] & (TC1_E_src1[25] & (TC1_R_logic_op[0] & !TC1_E_src1[26]))) ) ) ) # ( TC1_E_src2[26] & ( !TC1_E_src2[25] & ( (!TC1_R_logic_op[1] & ((!TC1_R_logic_op[0] & (TC1_E_src1[25])) # (TC1_R_logic_op[0] & ((!TC1_E_src1[26]))))) # (TC1_R_logic_op[1] & (!TC1_E_src1[25] & (TC1_R_logic_op[0] & TC1_E_src1[26]))) ) ) ) # ( !TC1_E_src2[26] & ( !TC1_E_src2[25] & ( (!TC1_R_logic_op[1] & (((TC1_E_src1[25] & TC1_E_src1[26])) # (TC1_R_logic_op[0]))) # (TC1_R_logic_op[1] & (!TC1_E_src1[25] & ((!TC1_E_src1[26])))) ) ) );


--TC1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~10 at LABCELL_X27_Y6_N42
TC1L610 = ( TC1_E_src1[28] & ( TC1_E_src2[27] & ( (!TC1_R_logic_op[1] & ((!TC1_R_logic_op[0]) # ((!TC1_E_src1[27] & !TC1_E_src2[28])))) # (TC1_R_logic_op[1] & (TC1_E_src1[27] & (TC1_R_logic_op[0] & TC1_E_src2[28]))) ) ) ) # ( !TC1_E_src1[28] & ( TC1_E_src2[27] & ( (!TC1_R_logic_op[1] & ((!TC1_R_logic_op[0] & ((TC1_E_src2[28]))) # (TC1_R_logic_op[0] & (!TC1_E_src1[27])))) # (TC1_R_logic_op[1] & (TC1_E_src1[27] & (TC1_R_logic_op[0] & !TC1_E_src2[28]))) ) ) ) # ( TC1_E_src1[28] & ( !TC1_E_src2[27] & ( (!TC1_E_src1[27] & (TC1_R_logic_op[0] & (!TC1_R_logic_op[1] $ (TC1_E_src2[28])))) # (TC1_E_src1[27] & (!TC1_R_logic_op[1] & ((!TC1_R_logic_op[0]) # (!TC1_E_src2[28])))) ) ) ) # ( !TC1_E_src1[28] & ( !TC1_E_src2[27] & ( (!TC1_R_logic_op[1] & (((TC1_E_src1[27] & TC1_E_src2[28])) # (TC1_R_logic_op[0]))) # (TC1_R_logic_op[1] & (!TC1_E_src1[27] & ((!TC1_E_src2[28])))) ) ) );


--TC1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0] at FF_X24_Y7_N37
--register power-up is low

TC1_E_src2[0] = DFFEAS(TC1L754, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L347 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~22 at LABCELL_X27_Y6_N39
TC1L347 = (!TC1_E_src2[0] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1L470Q)) # (TC1_R_logic_op[1] & ((TC1L470Q))))) # (TC1_E_src2[0] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1L470Q)))));


--TC1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31] at FF_X24_Y7_N19
--register power-up is low

TC1_E_src2[31] = DFFEAS(TC1L752, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~23 at MLABCELL_X25_Y6_N54
TC1L378 = (!TC1_E_src2[31] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[31])) # (TC1_R_logic_op[1] & ((TC1_E_src1[31]))))) # (TC1_E_src2[31] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[31])))));


--TC1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~24 at MLABCELL_X25_Y6_N57
TC1L377 = ( TC1_R_logic_op[0] & ( (!TC1_R_logic_op[1] & (TC1_E_src2[30] & TC1_E_src1[30])) # (TC1_R_logic_op[1] & (!TC1_E_src2[30] $ (!TC1_E_src1[30]))) ) ) # ( !TC1_R_logic_op[0] & ( !TC1_R_logic_op[1] $ (((TC1_E_src1[30]) # (TC1_E_src2[30]))) ) );


--TC1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~25 at LABCELL_X27_Y6_N9
TC1L376 = (!TC1_E_src2[29] & ((!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[29])) # (TC1_R_logic_op[1] & ((TC1_E_src1[29]))))) # (TC1_E_src2[29] & (!TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[29])))));


--TC1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~11 at LABCELL_X22_Y6_N6
TC1L611 = ( !TC1L378 & ( !TC1L350 & ( (!TC1L349 & (!TC1L376 & (!TC1L377 & !TC1L347))) ) ) );


--TC1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~12 at LABCELL_X27_Y6_N12
TC1L612 = ( TC1L608 & ( TC1L602 & ( (TC1L609 & (TC1L610 & (TC1L611 & TC1L607))) ) ) );


--TC1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1] at FF_X22_Y5_N16
--register power-up is low

TC1_R_compare_op[1] = DFFEAS(TC1L298, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0 at LABCELL_X22_Y6_N0
TC1L340 = ( TC1L612 & ( TC1L118 & ( (!TC1L600 & (((TC1_R_compare_op[1])))) # (TC1L600 & ((!TC1L601 & ((TC1_R_compare_op[1]))) # (TC1L601 & (!TC1_R_compare_op[0])))) ) ) ) # ( !TC1L612 & ( TC1L118 & ( TC1_R_compare_op[1] ) ) ) # ( TC1L612 & ( !TC1L118 & ( (!TC1L600 & (TC1_R_compare_op[0])) # (TC1L600 & ((!TC1L601 & (TC1_R_compare_op[0])) # (TC1L601 & ((!TC1_R_compare_op[1]))))) ) ) ) # ( !TC1L612 & ( !TC1L118 & ( TC1_R_compare_op[0] ) ) );


--TC1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie at FF_X22_Y8_N40
--register power-up is low

TC1_W_status_reg_pie = DFFEAS(TC1L858, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_E_valid_from_R,  ,  ,  ,  );


--TC1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0 at LABCELL_X24_Y7_N12
TC1L613 = ( !TC1_D_iw[6] & ( (!TC1_D_iw[8] & (!TC1_D_iw[9] & (!TC1_D_iw[10] & !TC1_D_iw[7]))) ) );


--TC1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0 at LABCELL_X24_Y7_N15
TC1L614 = ( TC1_D_iw[6] & ( (!TC1_D_iw[8] & (!TC1_D_iw[9] & (!TC1_D_iw[7] & !TC1_D_iw[10]))) ) );


--TC1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg at FF_X22_Y8_N32
--register power-up is low

TC1_W_bstatus_reg = DFFEAS(TC1L803, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_E_valid_from_R,  ,  ,  ,  );


--TC1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0 at LABCELL_X24_Y7_N30
TC1L615 = ( TC1_D_iw[7] & ( !TC1_D_iw[8] & ( (!TC1_D_iw[9] & !TC1_D_iw[10]) ) ) );


--TC1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0] at FF_X22_Y8_N19
--register power-up is low

TC1_W_ienable_reg[0] = DFFEAS(TC1L815, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0] at FF_X12_Y6_N37
--register power-up is low

TC1_W_ipending_reg[0] = DFFEAS(TC1L818, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0 at LABCELL_X24_Y7_N24
TC1L341 = ( !TC1_D_iw[7] & ( !TC1_D_iw[6] & ( (TC1_D_iw[8] & (!TC1_D_iw[9] & (TC1_W_ipending_reg[0] & !TC1_D_iw[10]))) ) ) );


--TC1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1 at LABCELL_X24_Y7_N54
TC1L342 = ( TC1_D_iw[6] & ( (!TC1L341 & ((!TC1L615) # (!TC1_W_ienable_reg[0]))) ) ) # ( !TC1_D_iw[6] & ( (!TC1L615 & ((!TC1L341))) # (TC1L615 & (!TC1L807Q)) ) );


--TC1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2 at LABCELL_X24_Y7_N6
TC1L343 = ( TC1L614 & ( (!TC1L613 & (TC1_W_estatus_reg)) # (TC1L613 & ((TC1_W_status_reg_pie))) ) ) # ( !TC1L614 & ( (!TC1L613 & (!TC1L342)) # (TC1L613 & ((TC1_W_status_reg_pie))) ) );


--TC1L305 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~15 at LABCELL_X22_Y6_N51
TC1L305 = ( TC1L706Q & ( TC1_E_shift_rot_result[0] ) ) # ( !TC1L706Q & ( TC1_E_shift_rot_result[0] & ( (!TC1_R_ctrl_logic & ((TC1L122))) # (TC1_R_ctrl_logic & (TC1L347)) ) ) ) # ( !TC1L706Q & ( !TC1_E_shift_rot_result[0] & ( (!TC1_R_ctrl_logic & ((TC1L122))) # (TC1_R_ctrl_logic & (TC1L347)) ) ) );


--TC1_intr_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req at LABCELL_X22_Y8_N24
TC1_intr_req = ( TC1_W_ipending_reg[0] & ( TC1_W_status_reg_pie ) );


--ZB4_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] at FF_X15_Y5_N49
--register power-up is low

ZB4_av_readdata_pre[22] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[22],  ,  , VCC);


--UB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0 at LABCELL_X13_Y8_N12
UB2L2 = ( YB4_mem[0][73] & ( (ZB4_read_latency_shift_reg[0] & YB4_mem[0][55]) ) );


--UB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_006|src1_valid~0 at LABCELL_X17_Y8_N30
UB3L2 = ( YB7_mem[0][73] & ( (ZB7_read_latency_shift_reg[0] & YB7_mem[0][55]) ) );


--TC1L638 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~0 at LABCELL_X17_Y5_N24
TC1L638 = ( !TC1_intr_req & ( (!UB3L2 & (UB2L2 & (ZB4_av_readdata_pre[22]))) # (UB3L2 & (((UB2L2 & ZB4_av_readdata_pre[22])) # (YD1_q_a[22]))) ) );


--TC1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending at FF_X9_Y6_N52
--register power-up is low

TC1_hbreak_pending = DFFEAS(TC1L1048, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DD1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break at FF_X6_Y6_N46
--register power-up is low

DD1_jtag_break = DFFEAS(DD1L4, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TC1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst at FF_X9_Y6_N58
--register power-up is low

TC1_wait_for_one_post_bret_inst = DFFEAS(TC1L1059, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L1049 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0 at LABCELL_X9_Y6_N48
TC1L1049 = ( DD1_jtag_break & ( (!TC1_hbreak_enabled & ((!TC1_wait_for_one_post_bret_inst) # (TC1_W_valid))) ) ) # ( !DD1_jtag_break & ( (!TC1_hbreak_enabled & (TC1_hbreak_pending & ((!TC1_wait_for_one_post_bret_inst) # (TC1_W_valid)))) ) );


--TC1L680 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0 at LABCELL_X16_Y5_N0
TC1L680 = ( UB3L2 & ( !TC1_i_read ) ) # ( !UB3L2 & ( (UB2L2 & !TC1_i_read) ) );


--ZB4_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] at FF_X15_Y5_N46
--register power-up is low

ZB4_av_readdata_pre[23] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[23],  ,  , VCC);


--TC1L639 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~1 at LABCELL_X17_Y5_N21
TC1L639 = ( YD1_q_a[23] & ( (!TC1_intr_req & (((UB2L2 & ZB4_av_readdata_pre[23])) # (UB3L2))) ) ) # ( !YD1_q_a[23] & ( (UB2L2 & (!TC1_intr_req & ZB4_av_readdata_pre[23])) ) );


--ZB4_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] at FF_X17_Y6_N37
--register power-up is low

ZB4_av_readdata_pre[24] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[24],  ,  , VCC);


--TC1L640 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~2 at LABCELL_X17_Y6_N0
TC1L640 = ( UB3L2 & ( (!TC1_intr_req & (((UB2L2 & ZB4_av_readdata_pre[24])) # (YD1_q_a[24]))) ) ) # ( !UB3L2 & ( (!TC1_intr_req & (UB2L2 & ZB4_av_readdata_pre[24])) ) );


--ZB4_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] at FF_X11_Y5_N16
--register power-up is low

ZB4_av_readdata_pre[25] = DFFEAS(ZB4L30, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L641 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~3 at LABCELL_X17_Y6_N3
TC1L641 = ( UB3L2 & ( (!TC1_intr_req & (((UB2L2 & ZB4_av_readdata_pre[25])) # (YD1_q_a[25]))) ) ) # ( !UB3L2 & ( (!TC1_intr_req & (UB2L2 & ZB4_av_readdata_pre[25])) ) );


--ZB4_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] at FF_X12_Y5_N58
--register power-up is low

ZB4_av_readdata_pre[26] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[26],  ,  , VCC);


--TC1L642 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~4 at LABCELL_X17_Y6_N54
TC1L642 = ( ZB4_av_readdata_pre[26] & ( (!TC1_intr_req & (((UB3L2 & YD1_q_a[26])) # (UB2L2))) ) ) # ( !ZB4_av_readdata_pre[26] & ( (UB3L2 & (!TC1_intr_req & YD1_q_a[26])) ) );


--AB1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3] at FF_X6_Y6_N50
--register power-up is low

AB1_altera_reset_synchronizer_int_chain[3] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , AB1_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--AB1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2] at FF_X6_Y6_N32
--register power-up is low

AB1_altera_reset_synchronizer_int_chain[2] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , AB1_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--AB1_r_sync_rst_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2] at FF_X6_Y6_N37
--register power-up is low

AB1_r_sync_rst_chain[2] = DFFEAS(AB1L23, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AB1L22 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~0 at MLABCELL_X6_Y6_N39
AB1L22 = (AB1_altera_reset_synchronizer_int_chain[2] & AB1_r_sync_rst_chain[2]);


--key0_d1[0] is key0_d1[0] at FF_X8_Y5_N1
--register power-up is low

key0_d1[0] = DFFEAS(A1L81, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] at FF_X15_Y5_N43
--register power-up is low

ZB4_av_readdata_pre[11] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[11],  ,  , VCC);


--TC1L279 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16]~0 at LABCELL_X17_Y6_N39
TC1L279 = (!TC1L1049 & !TC1_intr_req);


--TC1L627 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~5 at LABCELL_X16_Y5_N57
TC1L627 = ( UB2L2 & ( (!TC1L279) # (((UB3L2 & YD1_q_a[11])) # (ZB4_av_readdata_pre[11])) ) ) # ( !UB2L2 & ( (!TC1L279) # ((UB3L2 & YD1_q_a[11])) ) );


--ZB4_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] at FF_X17_Y6_N19
--register power-up is low

ZB4_av_readdata_pre[12] = DFFEAS(ZB4L15, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L628 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~6 at LABCELL_X17_Y6_N51
TC1L628 = ( UB3L2 & ( (!TC1_intr_req & (((UB2L2 & ZB4_av_readdata_pre[12])) # (YD1_q_a[12]))) ) ) # ( !UB3L2 & ( (!TC1_intr_req & (UB2L2 & ZB4_av_readdata_pre[12])) ) );


--ZB4_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] at FF_X12_Y5_N52
--register power-up is low

ZB4_av_readdata_pre[13] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[13],  ,  , VCC);


--TC1L629 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~7 at LABCELL_X16_Y5_N27
TC1L629 = ( TC1L279 & ( (!UB2L2 & (UB3L2 & (YD1_q_a[13]))) # (UB2L2 & (((UB3L2 & YD1_q_a[13])) # (ZB4_av_readdata_pre[13]))) ) ) # ( !TC1L279 );


--ZB4_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] at FF_X13_Y6_N49
--register power-up is low

ZB4_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[14],  ,  , VCC);


--TC1L630 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~8 at LABCELL_X17_Y6_N30
TC1L630 = ( UB3L2 & ( (((UB2L2 & ZB4_av_readdata_pre[14])) # (YD1_q_a[14])) # (TC1_intr_req) ) ) # ( !UB3L2 & ( ((UB2L2 & ZB4_av_readdata_pre[14])) # (TC1_intr_req) ) );


--ZB4_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] at FF_X13_Y6_N23
--register power-up is low

ZB4_av_readdata_pre[15] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[15],  ,  , VCC);


--TC1L631 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~9 at LABCELL_X17_Y5_N27
TC1L631 = ( ZB4L19Q & ( ((!TC1L279) # ((UB3L2 & YD1_q_a[15]))) # (UB2L2) ) ) # ( !ZB4L19Q & ( (!TC1L279) # ((UB3L2 & YD1_q_a[15])) ) );


--ZB4_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] at FF_X15_Y5_N13
--register power-up is low

ZB4_av_readdata_pre[16] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[16],  ,  , VCC);


--TC1L632 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~10 at LABCELL_X17_Y5_N18
TC1L632 = ( YD1_q_a[16] & ( ((!TC1L279) # ((UB2L2 & ZB4_av_readdata_pre[16]))) # (UB3L2) ) ) # ( !YD1_q_a[16] & ( (!TC1L279) # ((UB2L2 & ZB4_av_readdata_pre[16])) ) );


--TC1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~11 at LABCELL_X17_Y6_N27
TC1L616 = ( UB3L2 & ( (!TC1_intr_req & (((UB2L2 & ZB4_av_readdata_pre[0])) # (YD1_q_a[0]))) ) ) # ( !UB3L2 & ( (!TC1_intr_req & (UB2L2 & ZB4_av_readdata_pre[0])) ) );


--ZB4_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] at FF_X15_Y4_N43
--register power-up is low

ZB4_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[1],  ,  , VCC);


--TC1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~12 at LABCELL_X16_Y5_N3
TC1L617 = ( UB3L2 & ( (!TC1L279) # (((UB2L2 & ZB4_av_readdata_pre[1])) # (YD1_q_a[1])) ) ) # ( !UB3L2 & ( (!TC1L279) # ((UB2L2 & ZB4_av_readdata_pre[1])) ) );


--ZB4_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] at FF_X15_Y4_N46
--register power-up is low

ZB4_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[2],  ,  , VCC);


--TC1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~13 at LABCELL_X17_Y6_N33
TC1L618 = ( UB3L2 & ( (!TC1_intr_req & (((UB2L2 & ZB4_av_readdata_pre[2])) # (YD1_q_a[2]))) ) ) # ( !UB3L2 & ( (!TC1_intr_req & (UB2L2 & ZB4_av_readdata_pre[2])) ) );


--ZB4_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] at FF_X9_Y6_N25
--register power-up is low

ZB4_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[3],  ,  , VCC);


--TC1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~14 at LABCELL_X17_Y6_N57
TC1L619 = ( YD1_q_a[3] & ( ((!TC1L279) # ((UB2L2 & ZB4_av_readdata_pre[3]))) # (UB3L2) ) ) # ( !YD1_q_a[3] & ( (!TC1L279) # ((UB2L2 & ZB4_av_readdata_pre[3])) ) );


--ZB4_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] at FF_X15_Y5_N55
--register power-up is low

ZB4_av_readdata_pre[4] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[4],  ,  , VCC);


--TC1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~15 at LABCELL_X16_Y5_N54
TC1L620 = ( ZB4_av_readdata_pre[4] & ( (!TC1L279) # (((UB3L2 & YD1_q_a[4])) # (UB2L2)) ) ) # ( !ZB4_av_readdata_pre[4] & ( (!TC1L279) # ((UB3L2 & YD1_q_a[4])) ) );


--ZB4_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] at FF_X16_Y5_N31
--register power-up is low

ZB4_av_readdata_pre[5] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[5],  ,  , VCC);


--TC1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~16 at LABCELL_X16_Y5_N42
TC1L621 = ( YD1_q_a[5] & ( (!TC1L279) # (((ZB4_av_readdata_pre[5] & UB2L2)) # (UB3L2)) ) ) # ( !YD1_q_a[5] & ( (!TC1L279) # ((ZB4_av_readdata_pre[5] & UB2L2)) ) );


--TC1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0 at LABCELL_X18_Y5_N36
TC1L240 = ( TC1_D_iw[12] & ( ((!TC1_D_iw[16] & TC1_D_iw[11])) # (TC1_D_iw[15]) ) );


--TC1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1 at LABCELL_X18_Y5_N39
TC1L241 = ( TC1L569 & ( (TC1_D_iw[14] & (!TC1_D_iw[13] & TC1L240)) ) );


--TC1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0 at LABCELL_X19_Y5_N33
TC1L568 = ( TC1_R_valid ) # ( !TC1_R_valid & ( ((TC1_E_st_stall) # (TC1L566)) # (TC1L564) ) );


--TC1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid at FF_X16_Y5_N34
--register power-up is low

TC1_D_valid = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1L680,  ,  , VCC);


--TC1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1 at LABCELL_X23_Y5_N30
TC1L207 = ( !TC1L211 & ( (!TC1L210 & (!TC1L579 & !TC1L212)) ) );


--TC1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9 at MLABCELL_X28_Y5_N21
TC1L591 = ( TC1_D_iw[15] & ( !TC1_D_iw[12] & ( (TC1_D_iw[16] & (TC1_D_iw[13] & (!TC1_D_iw[11] & !TC1_D_iw[14]))) ) ) );


--TC1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10 at MLABCELL_X28_Y5_N30
TC1L592 = ( !TC1_D_iw[14] & ( TC1_D_iw[16] & ( (TC1_D_iw[15] & (TC1_D_iw[11] & (TC1_D_iw[13] & !TC1_D_iw[12]))) ) ) );


--TC1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11 at MLABCELL_X28_Y5_N15
TC1L593 = ( !TC1_D_iw[12] & ( TC1_D_iw[11] & ( (TC1_D_iw[14] & (TC1_D_iw[16] & (TC1_D_iw[15] & TC1_D_iw[13]))) ) ) );


--TC1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12 at MLABCELL_X28_Y5_N33
TC1L594 = ( !TC1_D_iw[16] & ( TC1_D_iw[14] & ( (TC1_D_iw[15] & (TC1_D_iw[11] & (!TC1_D_iw[12] & TC1_D_iw[13]))) ) ) );


--TC1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0 at MLABCELL_X25_Y5_N6
TC1L234 = ( TC1L236 & ( (!TC1L569 & (!TC1L576 & !TC1L577)) ) ) # ( !TC1L236 & ( (!TC1L576 & !TC1L577) ) );


--TC1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1 at MLABCELL_X25_Y5_N42
TC1L235 = ( TC1L578 & ( TC1L219 ) ) # ( !TC1L578 & ( TC1L219 & ( (!TC1L207) # ((!TC1L234) # (TC1L569)) ) ) ) # ( TC1L578 & ( !TC1L219 ) ) # ( !TC1L578 & ( !TC1L219 & ( (!TC1L207) # ((!TC1L234) # ((TC1L237 & TC1L569))) ) ) );


--TC1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0 at LABCELL_X19_Y5_N15
TC1L223 = ( !TC1_D_iw[5] & ( (!TC1_D_iw[1] & (!TC1_D_iw[2] & (!TC1_D_iw[3] & !TC1_D_iw[4]))) ) );


--ZB4_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] at FF_X24_Y8_N40
--register power-up is low

ZB4_av_readdata_pre[7] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[7],  ,  , VCC);


--TC1L623 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~17 at LABCELL_X17_Y8_N39
TC1L623 = ( !TC1_intr_req & ( UB3L2 & ( ((UB2L2 & ZB4_av_readdata_pre[7])) # (YD1_q_a[7]) ) ) ) # ( !TC1_intr_req & ( !UB3L2 & ( (UB2L2 & ZB4_av_readdata_pre[7]) ) ) );


--TC1L761 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0 at LABCELL_X22_Y5_N9
TC1L761 = ( TC1_R_valid & ( (((TC1L689) # (TC1L304)) # (TC1L762)) # (TC1L202) ) ) # ( !TC1_R_valid & ( ((TC1L304) # (TC1L762)) # (TC1L202) ) );


--TC1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0 at LABCELL_X19_Y7_N57
TC1L244 = ( !TC1_D_iw[11] & ( (!TC1_D_iw[14] & (!TC1_D_iw[16])) # (TC1_D_iw[14] & ((TC1_D_iw[15]))) ) );


--TC1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1 at LABCELL_X19_Y7_N54
TC1L245 = ( TC1L569 & ( (TC1L244 & (!TC1_D_iw[13] & TC1_D_iw[12])) ) );


--ZB4_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] at FF_X13_Y6_N1
--register power-up is low

ZB4_av_readdata_pre[9] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[9],  ,  , VCC);


--TC1L625 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~18 at LABCELL_X17_Y6_N48
TC1L625 = ( UB3L2 & ( (!TC1_intr_req & (((UB2L2 & ZB4_av_readdata_pre[9])) # (YD1_q_a[9]))) ) ) # ( !UB3L2 & ( (!TC1_intr_req & (UB2L2 & ZB4_av_readdata_pre[9])) ) );


--TC1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0 at MLABCELL_X21_Y5_N36
TC1L216 = ( !TC1_D_iw[0] & ( TC1_D_iw[2] & ( (TC1_D_iw[5] & (!TC1_D_iw[1] & ((TC1_D_iw[3]) # (TC1_D_iw[4])))) ) ) );


--TC1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0 at LABCELL_X24_Y8_N24
TC1L217 = ( !TC1L222 & ( (!TC1L221 & (!TC1L220 & (!TC1L590 & !TC1L589))) ) );


--TC1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13 at MLABCELL_X28_Y5_N24
TC1L595 = ( TC1_D_iw[13] & ( !TC1_D_iw[14] & ( (!TC1_D_iw[12] & (!TC1_D_iw[15] & (TC1_D_iw[11] & !TC1_D_iw[16]))) ) ) );


--TC1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14 at MLABCELL_X28_Y5_N0
TC1L596 = ( !TC1_D_iw[12] & ( TC1_D_iw[13] & ( (TC1_D_iw[14] & (!TC1_D_iw[15] & (!TC1_D_iw[16] & TC1_D_iw[11]))) ) ) );


--TC1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0 at MLABCELL_X28_Y5_N45
TC1L213 = ( !TC1L592 & ( (!TC1L596 & (!TC1L595 & (!TC1L593 & !TC1L591))) ) );


--TC1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15 at LABCELL_X24_Y8_N42
TC1L597 = ( !TC1_D_iw[14] & ( !TC1_D_iw[12] & ( (TC1_D_iw[11] & (!TC1_D_iw[16] & (!TC1_D_iw[15] & !TC1_D_iw[13]))) ) ) );


--TC1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16 at MLABCELL_X28_Y5_N27
TC1L598 = ( TC1_D_iw[14] & ( !TC1_D_iw[13] & ( (!TC1_D_iw[12] & (!TC1_D_iw[15] & (!TC1_D_iw[16] & TC1_D_iw[11]))) ) ) );


--TC1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1 at LABCELL_X22_Y5_N45
TC1L214 = ( TC1L598 & ( (!TC1L580 & !TC1L569) ) ) # ( !TC1L598 & ( (!TC1L580 & ((!TC1L597) # (!TC1L569))) ) );


--TC1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2 at MLABCELL_X25_Y5_N24
TC1L215 = ( TC1L214 & ( TC1L234 & ( (!TC1L207) # ((TC1L569 & ((!TC1L213) # (!TC1L217)))) ) ) ) # ( !TC1L214 & ( TC1L234 ) ) # ( TC1L214 & ( !TC1L234 ) ) # ( !TC1L214 & ( !TC1L234 ) );


--TC1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12 at MLABCELL_X21_Y5_N27
TC1L581 = ( TC1_D_iw[4] & ( !TC1_D_iw[3] & ( (TC1_D_iw[1] & (!TC1_D_iw[5] & (TC1_D_iw[2] & !TC1_D_iw[0]))) ) ) );


--TC1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0 at LABCELL_X22_Y5_N51
TC1L339 = ( TC1L200 & ( (TC1_R_valid & (((TC1L569) # (TC1L199)) # (TC1L201))) ) ) # ( !TC1L200 & ( (TC1_R_valid & ((TC1L199) # (TC1L201))) ) );


--TC1L437 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~14 at LABCELL_X23_Y6_N33
TC1L437 = ( TC1_E_shift_rot_result[0] & ( (!TC1_R_ctrl_shift_rot_right) # (TC1_E_shift_rot_result[2]) ) ) # ( !TC1_E_shift_rot_result[0] & ( (TC1_R_ctrl_shift_rot_right & TC1_E_shift_rot_result[2]) ) );


--ZB4_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] at FF_X13_Y6_N43
--register power-up is low

ZB4_av_readdata_pre[8] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[8],  ,  , VCC);


--TC1L624 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~19 at LABCELL_X17_Y6_N24
TC1L624 = ( UB3L2 & ( (!TC1_intr_req & (((UB2L2 & ZB4_av_readdata_pre[8])) # (YD1_q_a[8]))) ) ) # ( !UB3L2 & ( (!TC1_intr_req & (UB2L2 & ZB4_av_readdata_pre[8])) ) );


--ZB4_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] at FF_X15_Y6_N58
--register power-up is low

ZB4_av_readdata_pre[6] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[6],  ,  , VCC);


--TC1L622 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~20 at LABCELL_X17_Y6_N42
TC1L622 = ( ZB4_av_readdata_pre[6] & ( (!TC1_intr_req & (((UB3L2 & YD1_q_a[6])) # (UB2L2))) ) ) # ( !ZB4_av_readdata_pre[6] & ( (UB3L2 & (YD1_q_a[6] & !TC1_intr_req)) ) );


--ZB4_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] at FF_X13_Y9_N22
--register power-up is low

ZB4_av_readdata_pre[10] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[10],  ,  , VCC);


--TC1L626 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~21 at LABCELL_X17_Y6_N12
TC1L626 = ( UB3L2 & ( (!TC1_intr_req & (((UB2L2 & ZB4_av_readdata_pre[10])) # (YD1_q_a[10]))) ) ) # ( !UB3L2 & ( (!TC1_intr_req & (UB2L2 & ZB4_av_readdata_pre[10])) ) );


--TC1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3] at FF_X17_Y5_N37
--register power-up is low

TC1_av_ld_byte1_data[3] = DFFEAS(TC1L906, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L889,  ,  ,  ,  );


--TC1L833 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~7 at LABCELL_X18_Y6_N18
TC1L833 = ( TC1_R_ctrl_ld & ( TC1_av_ld_byte1_data[3] ) ) # ( !TC1_R_ctrl_ld & ( (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp & TC1_W_alu_result[11])) ) );


--ZB4_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] at FF_X15_Y5_N16
--register power-up is low

ZB4_av_readdata_pre[17] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[17],  ,  , VCC);


--TC1L633 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~22 at LABCELL_X16_Y5_N24
TC1L633 = ( TC1_intr_req ) # ( !TC1_intr_req & ( (!UB2L2 & (UB3L2 & (YD1_q_a[17]))) # (UB2L2 & (((UB3L2 & YD1_q_a[17])) # (ZB4_av_readdata_pre[17]))) ) );


--TC1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4] at FF_X16_Y6_N43
--register power-up is low

TC1_av_ld_byte1_data[4] = DFFEAS(TC1L911, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L889,  ,  ,  ,  );


--TC1L834 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~8 at LABCELL_X18_Y6_N48
TC1L834 = ( TC1_R_ctrl_ld & ( TC1_av_ld_byte1_data[4] ) ) # ( !TC1_R_ctrl_ld & ( (TC1_W_alu_result[12] & (!TC1_R_ctrl_br_cmp & !TC1_R_ctrl_rd_ctl_reg)) ) );


--ZB4_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] at FF_X15_Y5_N20
--register power-up is low

ZB4_av_readdata_pre[18] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[18],  ,  , VCC);


--TC1L634 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~23 at LABCELL_X16_Y5_N48
TC1L634 = ( UB2L2 & ( TC1_intr_req & ( TC1L1049 ) ) ) # ( !UB2L2 & ( TC1_intr_req & ( TC1L1049 ) ) ) # ( UB2L2 & ( !TC1_intr_req & ( (((YD1_q_a[18] & UB3L2)) # (TC1L1049)) # (ZB4_av_readdata_pre[18]) ) ) ) # ( !UB2L2 & ( !TC1_intr_req & ( ((YD1_q_a[18] & UB3L2)) # (TC1L1049) ) ) );


--TC1L830 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~9 at LABCELL_X18_Y6_N33
TC1L830 = ( TC1_R_ctrl_rd_ctl_reg & ( (TC1_av_ld_byte1_data[0] & TC1_R_ctrl_ld) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( (!TC1_R_ctrl_ld & (TC1_W_alu_result[8] & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte1_data[0])))) ) );


--TC1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1] at FF_X17_Y5_N43
--register power-up is low

TC1_av_ld_byte1_data[1] = DFFEAS(TC1L896, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L889,  ,  ,  ,  );


--TC1L831 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~10 at LABCELL_X24_Y6_N24
TC1L831 = ( TC1_av_ld_byte1_data[1] & ( ((!TC1_R_ctrl_rd_ctl_reg & (TC1_W_alu_result[9] & !TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte1_data[1] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (TC1_W_alu_result[9] & !TC1_R_ctrl_br_cmp))) ) );


--TC1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2] at FF_X16_Y6_N49
--register power-up is low

TC1_av_ld_byte1_data[2] = DFFEAS(TC1L901, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L889,  ,  ,  ,  );


--TC1L832 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~11 at MLABCELL_X21_Y6_N42
TC1L832 = ( TC1_R_ctrl_rd_ctl_reg & ( TC1_R_ctrl_ld & ( TC1_av_ld_byte1_data[2] ) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( TC1_R_ctrl_ld & ( TC1_av_ld_byte1_data[2] ) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( !TC1_R_ctrl_ld & ( (!TC1_R_ctrl_br_cmp & TC1_W_alu_result[10]) ) ) );


--TC1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~15 at LABCELL_X23_Y8_N18
TC1L452 = ( TC1_E_shift_rot_result[17] & ( (TC1_R_ctrl_shift_rot_right) # (TC1_E_shift_rot_result[15]) ) ) # ( !TC1_E_shift_rot_result[17] & ( (TC1_E_shift_rot_result[15] & !TC1_R_ctrl_shift_rot_right) ) );


--ZB4_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] at FF_X16_Y5_N14
--register power-up is low

ZB4_av_readdata_pre[19] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[19],  ,  , VCC);


--TC1L635 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~24 at LABCELL_X16_Y5_N9
TC1L635 = ( YD1_q_a[19] & ( (!TC1L279) # (((ZB4_av_readdata_pre[19] & UB2L2)) # (UB3L2)) ) ) # ( !YD1_q_a[19] & ( (!TC1L279) # ((ZB4_av_readdata_pre[19] & UB2L2)) ) );


--TC1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7] at FF_X17_Y5_N1
--register power-up is low

TC1_av_ld_byte1_data[7] = DFFEAS(TC1L922, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L889,  ,  ,  ,  );


--TC1L837 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~12 at LABCELL_X18_Y6_N0
TC1L837 = ( TC1_W_alu_result[15] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte1_data[7])))) ) ) # ( !TC1_W_alu_result[15] & ( (TC1_av_ld_byte1_data[7] & TC1_R_ctrl_ld) ) );


--ZB4_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] at FF_X15_Y5_N52
--register power-up is low

ZB4_av_readdata_pre[21] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[21],  ,  , VCC);


--TC1L637 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~25 at LABCELL_X16_Y5_N45
TC1L637 = ( ZB4_av_readdata_pre[21] & ( (!TC1L279) # (((UB3L2 & YD1_q_a[21])) # (UB2L2)) ) ) # ( !ZB4_av_readdata_pre[21] & ( (!TC1L279) # ((UB3L2 & YD1_q_a[21])) ) );


--ZB4_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] at FF_X16_Y5_N20
--register power-up is low

ZB4_av_readdata_pre[20] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[20],  ,  , VCC);


--TC1L636 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~26 at LABCELL_X16_Y5_N6
TC1L636 = ( YD1_q_a[20] & ( (!TC1L279) # (((ZB4_av_readdata_pre[20] & UB2L2)) # (UB3L2)) ) ) # ( !YD1_q_a[20] & ( (!TC1L279) # ((ZB4_av_readdata_pre[20] & UB2L2)) ) );


--TC1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6] at FF_X16_Y6_N37
--register power-up is low

TC1_av_ld_byte1_data[6] = DFFEAS(TC1L918, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L889,  ,  ,  ,  );


--TC1L836 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~13 at LABCELL_X18_Y6_N3
TC1L836 = ( TC1_W_alu_result[14] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte1_data[6])))) ) ) # ( !TC1_W_alu_result[14] & ( (TC1_av_ld_byte1_data[6] & TC1_R_ctrl_ld) ) );


--TC1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5] at FF_X16_Y6_N7
--register power-up is low

TC1_av_ld_byte1_data[5] = DFFEAS(TC1L915, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1L889,  ,  ,  ,  );


--TC1L835 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~14 at LABCELL_X18_Y6_N21
TC1L835 = ( TC1_R_ctrl_ld & ( TC1_av_ld_byte1_data[5] ) ) # ( !TC1_R_ctrl_ld & ( (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp & TC1_W_alu_result[13])) ) );


--CC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~3 at LABCELL_X16_Y7_N30
CC1L13 = ( BC1L9 & ( TC1L775Q & ( !CC1L10 ) ) ) # ( !BC1L9 & ( TC1L775Q & ( !CC1L10 ) ) ) # ( BC1L9 & ( !TC1L775Q & ( (!CC1L10 & ((!CC1L3) # (!CC1L4))) ) ) ) # ( !BC1L9 & ( !TC1L775Q & ( (!CC1L10 & ((!CC1L3) # ((!CC1L4) # (TC1_W_alu_result[4])))) ) ) );


--ZB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_waitrequest_generated~0 at MLABCELL_X15_Y7_N48
ZB2L34 = ( YB2_mem_used[1] & ( CC1L11 & ( (!ZB2_wait_latency_counter[1] & ZB2_wait_latency_counter[0]) ) ) ) # ( !YB2_mem_used[1] & ( CC1L11 & ( (!ZB2_wait_latency_counter[1] & ZB2_wait_latency_counter[0]) ) ) ) # ( YB2_mem_used[1] & ( !CC1L11 & ( (!ZB2_wait_latency_counter[1] & ZB2_wait_latency_counter[0]) ) ) ) # ( !YB2_mem_used[1] & ( !CC1L11 & ( (!ZB2_wait_latency_counter[1] & (!ZB2_wait_latency_counter[0] $ (((!CC1L13) # (!W1L2))))) ) ) );


--YB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3 at MLABCELL_X15_Y7_N42
YB2L3 = ( YB2_mem_used[0] & ( ZB2L34 & ( ((!ZB2_read_latency_shift_reg[0]) # ((ZB2L37 & BC1L9))) # (YB2_mem_used[1]) ) ) ) # ( !YB2_mem_used[0] & ( ZB2L34 & ( (!YB2_mem_used[1] & (ZB2L37 & BC1L9)) ) ) ) # ( YB2_mem_used[0] & ( !ZB2L34 & ( (!ZB2_read_latency_shift_reg[0]) # (YB2_mem_used[1]) ) ) );


--YB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X11_Y7_N45
YB3L3 = ( YB3_mem_used[1] & ( (YB3_mem_used[0]) # (TB1L4) ) ) # ( !YB3_mem_used[1] & ( ((!ZB3_read_latency_shift_reg[0] & YB3_mem_used[0])) # (TB1L4) ) );


--YB5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X11_Y7_N54
YB5L3 = ( YB5_mem_used[1] & ( (YB5_mem_used[0]) # (TB1L5) ) ) # ( !YB5_mem_used[1] & ( ((!ZB5_read_latency_shift_reg[0] & YB5_mem_used[0])) # (TB1L5) ) );


--YB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X12_Y6_N42
YB1L3 = ( YB1_mem_used[0] & ( ZB1_read_latency_shift_reg[0] & ( ((U1_av_waitrequest & (CC1L7 & ZB1L36))) # (YB1_mem_used[1]) ) ) ) # ( !YB1_mem_used[0] & ( ZB1_read_latency_shift_reg[0] & ( (U1_av_waitrequest & (CC1L7 & (ZB1L36 & !YB1_mem_used[1]))) ) ) ) # ( YB1_mem_used[0] & ( !ZB1_read_latency_shift_reg[0] ) ) # ( !YB1_mem_used[0] & ( !ZB1_read_latency_shift_reg[0] & ( (U1_av_waitrequest & (CC1L7 & (ZB1L36 & !YB1_mem_used[1]))) ) ) );


--LC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X13_Y9_N0
LC1L3 = ( TB1L11 & ( (LC1_top_priority_reg[1] & UB1L1) ) ) # ( !TB1L11 & ( (UB1L1 & ((!LC1_top_priority_reg[0]) # (LC1_top_priority_reg[1]))) ) );


--LC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X13_Y9_N24
LC1L6 = ( WB1_saved_grant[0] & ( WB1_packet_in_progress & ( (YB4L17 & (((WB1_saved_grant[1] & UB1L1)) # (TB1L11))) ) ) ) # ( !WB1_saved_grant[0] & ( WB1_packet_in_progress & ( (WB1_saved_grant[1] & (YB4L17 & UB1L1)) ) ) ) # ( WB1_saved_grant[0] & ( !WB1_packet_in_progress & ( (!TB1L11 & (UB1L1 & ((!WB1_saved_grant[1]) # (YB4L17)))) # (TB1L11 & (((YB4L17)))) ) ) ) # ( !WB1_saved_grant[0] & ( !WB1_packet_in_progress & ( (!UB1L1 & (((TB1L11)))) # (UB1L1 & ((!WB1_saved_grant[1]) # ((YB4L17)))) ) ) );


--TC1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception at FF_X25_Y5_N11
--register power-up is low

TC1_R_ctrl_exception = DFFEAS(TC1L208, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break at FF_X24_Y8_N1
--register power-up is low

TC1_R_ctrl_break = DFFEAS(TC1L205, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L677 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0 at MLABCELL_X21_Y9_N51
TC1L677 = ( !TC1_R_ctrl_exception & ( TC1_R_ctrl_break ) );


--TC1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br at FF_X22_Y5_N26
--register power-up is low

TC1_R_ctrl_uncond_cti_non_br = DFFEAS(TC1L248, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond at FF_X21_Y5_N34
--register power-up is low

TC1_R_ctrl_br_uncond = DFFEAS(TC1L572, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L679 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0 at LABCELL_X22_Y5_N39
TC1L679 = ( !TC1_R_ctrl_br & ( TC1_W_cmp_result & ( (!TC1_R_ctrl_uncond_cti_non_br & !TC1_R_ctrl_br_uncond) ) ) ) # ( TC1_R_ctrl_br & ( !TC1_W_cmp_result & ( (!TC1_R_ctrl_uncond_cti_non_br & !TC1_R_ctrl_br_uncond) ) ) ) # ( !TC1_R_ctrl_br & ( !TC1_W_cmp_result & ( (!TC1_R_ctrl_uncond_cti_non_br & !TC1_R_ctrl_br_uncond) ) ) );


--TC1L678 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0 at MLABCELL_X21_Y9_N45
TC1L678 = ( !TC1L679 & ( !TC1_R_ctrl_exception & ( !TC1_R_ctrl_break ) ) );


--TC1L671 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~0 at MLABCELL_X21_Y9_N36
TC1L671 = ( TC1L82 & ( ((TC1L677) # (TC1L678)) # (TC1L26) ) ) # ( !TC1L82 & ( ((TC1L26 & !TC1L678)) # (TC1L677) ) );


--TC1L672 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~1 at MLABCELL_X21_Y9_N18
TC1L672 = (!TC1L677 & ((!TC1L678 & ((TC1L30))) # (TC1L678 & (TC1L86))));


--TC1L675 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~2 at MLABCELL_X21_Y9_N27
TC1L675 = ( TC1L678 & ( TC1L677 ) ) # ( !TC1L678 & ( TC1L677 ) ) # ( TC1L678 & ( !TC1L677 & ( TC1L102 ) ) ) # ( !TC1L678 & ( !TC1L677 & ( TC1L46 ) ) );


--TC1L674 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~3 at MLABCELL_X21_Y9_N48
TC1L674 = ( TC1L50 & ( (!TC1_R_ctrl_exception & (((!TC1L106 & !TC1L679)) # (TC1_R_ctrl_break))) ) ) # ( !TC1L50 & ( (!TC1_R_ctrl_exception & (((!TC1L106) # (TC1L679)) # (TC1_R_ctrl_break))) ) );


--TC1L673 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~4 at MLABCELL_X21_Y9_N21
TC1L673 = (!TC1L677 & ((!TC1L678 & (TC1L54)) # (TC1L678 & ((TC1L110)))));


--TC1L1051 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0 at LABCELL_X16_Y5_N36
TC1L1051 = ( TC1_i_read & ( UB3L2 & ( !TC1_W_valid ) ) ) # ( !TC1_i_read & ( UB3L2 & ( !TC1_W_valid ) ) ) # ( TC1_i_read & ( !UB3L2 & ( !TC1_W_valid ) ) ) # ( !TC1_i_read & ( !UB3L2 & ( (UB2L2 & !TC1_W_valid) ) ) );


--BC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0 at LABCELL_X13_Y9_N36
BC2L2 = ( DC1L1 & ( (YB4L17 & WB1_saved_grant[1]) ) ) # ( !DC1L1 & ( (WB2_saved_grant[1] & !YB7L13Q) ) );


--BC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1 at LABCELL_X13_Y9_N18
BC2L3 = ( BC2_read_accepted & ( !UB3L2 & ( !UB2L2 ) ) ) # ( !BC2_read_accepted & ( !UB3L2 & ( (!UB2L2 & (!TC1L1052Q & (BC2L2 & EB1_rst1))) ) ) );


--WB1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[46] at LABCELL_X10_Y9_N27
WB1_src_data[46] = ( TC1_W_alu_result[10] & ( WB1_saved_grant[0] ) ) # ( !TC1_W_alu_result[10] & ( WB1_saved_grant[0] & ( (TC1_F_pc[8] & WB1_saved_grant[1]) ) ) ) # ( TC1_W_alu_result[10] & ( !WB1_saved_grant[0] & ( (TC1_F_pc[8] & WB1_saved_grant[1]) ) ) ) # ( !TC1_W_alu_result[10] & ( !WB1_saved_grant[0] & ( (TC1_F_pc[8] & WB1_saved_grant[1]) ) ) );


--ND1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 at LABCELL_X4_Y4_N0
ND1L72 = ( ND1_enable_action_strobe & ( (!ND1_ir[1] & !ND1_ir[0]) ) );


--ND1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] at FF_X3_Y4_N5
--register power-up is low

ND1_jdo[17] = DFFEAS( , GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe, PD1_sr[17],  ,  , VCC);


--ND1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] at FF_X3_Y4_N20
--register power-up is low

ND1_jdo[34] = DFFEAS(ND1L61, GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 at LABCELL_X4_Y6_N18
LD1L138 = ( LD1L2 & ( ND1L72 & ( (!ND1_jdo[34]) # ((!ND1_jdo[17]) # (ND1_jdo[35])) ) ) ) # ( !LD1L2 & ( ND1L72 & ( (ND1_jdo[34] & (!ND1_jdo[17] & !ND1_jdo[35])) ) ) );


--WC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0 at LABCELL_X13_Y8_N51
WC1L82 = ( WC1_read & ( YB4L14 & ( LD1_waitrequest ) ) ) # ( !WC1_read & ( YB4L14 & ( (WB1_WideOr1 & !YB4L13Q) ) ) ) # ( WC1_read & ( !YB4L14 & ( LD1_waitrequest ) ) );


--LD1L136 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 at LABCELL_X13_Y8_N30
LD1L136 = ( WC1_read & ( (LD1_waitrequest & ((!WC1_write & (!LD1L194)) # (WC1_write & ((LD1_avalon_ociram_readdata_ready))))) ) ) # ( !WC1_read & ( (WC1_write & (LD1_waitrequest & LD1_avalon_ociram_readdata_ready)) ) );


--YB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X13_Y8_N42
YB4L9 = ( YB4_mem_used[0] & ( ZB4_read_latency_shift_reg[0] & ( ((WB1_WideOr1 & (!LD1_waitrequest & YB4L14))) # (YB4L13Q) ) ) ) # ( !YB4_mem_used[0] & ( ZB4_read_latency_shift_reg[0] & ( (!YB4L13Q & (WB1_WideOr1 & (!LD1_waitrequest & YB4L14))) ) ) ) # ( YB4_mem_used[0] & ( !ZB4_read_latency_shift_reg[0] ) ) # ( !YB4_mem_used[0] & ( !ZB4_read_latency_shift_reg[0] & ( (!YB4L13Q & (WB1_WideOr1 & (!LD1_waitrequest & YB4L14))) ) ) );


--LC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X16_Y9_N48
LC2L3 = ( TB1L12 & ( (LC2_top_priority_reg[1] & UB1L2) ) ) # ( !TB1L12 & ( (UB1L2 & ((!LC2_top_priority_reg[0]) # (LC2_top_priority_reg[1]))) ) );


--LC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X16_Y9_N54
LC2L6 = ( UB1L2 & ( ZB7L3 & ( ((!WB2_packet_in_progress) # ((TB1L12 & WB2_saved_grant[0]))) # (WB2_saved_grant[1]) ) ) ) # ( !UB1L2 & ( ZB7L3 & ( (TB1L12 & ((!WB2_packet_in_progress) # (WB2_saved_grant[0]))) ) ) ) # ( UB1L2 & ( !ZB7L3 & ( (!WB2_saved_grant[1] & (!WB2_packet_in_progress & ((!TB1L12) # (!WB2_saved_grant[0])))) ) ) ) # ( !UB1L2 & ( !ZB7L3 & ( (TB1L12 & (!WB2_saved_grant[0] & !WB2_packet_in_progress)) ) ) );


--YB7L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X17_Y8_N18
YB7L9 = ( YB7_mem_used[0] & ( YB7L14 & ( (!ZB7_read_latency_shift_reg[0]) # (((WB2_WideOr1 & EB1_rst1)) # (YB7_mem_used[1])) ) ) ) # ( !YB7_mem_used[0] & ( YB7L14 & ( (WB2_WideOr1 & (!YB7_mem_used[1] & EB1_rst1)) ) ) ) # ( YB7_mem_used[0] & ( !YB7L14 & ( (!ZB7_read_latency_shift_reg[0]) # (YB7_mem_used[1]) ) ) );


--HC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~0 at LABCELL_X11_Y6_N27
HC1L9 = ( ZB1L35Q & ( ZB1_av_readdata_pre[1] ) ) # ( !ZB1L35Q & ( ZB1_av_readdata_pre[1] & ( (ZB2_av_readdata_pre[1] & ZB2_read_latency_shift_reg[0]) ) ) ) # ( ZB1L35Q & ( !ZB1_av_readdata_pre[1] & ( (ZB2_av_readdata_pre[1] & ZB2_read_latency_shift_reg[0]) ) ) ) # ( !ZB1L35Q & ( !ZB1_av_readdata_pre[1] & ( (ZB2_av_readdata_pre[1] & ZB2_read_latency_shift_reg[0]) ) ) );


--ZB6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[1] at FF_X15_Y4_N38
--register power-up is low

ZB6_av_readdata_pre[1] = DFFEAS(W1_readdata[1], GLOBAL(A1L23), ZD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~1 at MLABCELL_X15_Y4_N42
HC1L10 = (!ZB6_read_latency_shift_reg[0] & (UB2L1 & ((ZB4_av_readdata_pre[1])))) # (ZB6_read_latency_shift_reg[0] & (((UB2L1 & ZB4_av_readdata_pre[1])) # (ZB6_av_readdata_pre[1])));


--HC1_src_data[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1] at LABCELL_X13_Y7_N36
HC1_src_data[1] = ( HC1L10 & ( YD1_q_a[1] ) ) # ( !HC1L10 & ( YD1_q_a[1] & ( ((HC1L9) # (HC1L40)) # (UB3L1) ) ) ) # ( HC1L10 & ( !YD1_q_a[1] ) ) # ( !HC1L10 & ( !YD1_q_a[1] & ( (HC1L9) # (HC1L40) ) ) );


--TC1L306 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~16 at LABCELL_X22_Y6_N30
TC1L306 = ( TC1_E_shift_rot_result[1] & ( ((!TC1_R_ctrl_logic & ((TC1L114))) # (TC1_R_ctrl_logic & (TC1L348))) # (TC1L706Q) ) ) # ( !TC1_E_shift_rot_result[1] & ( (!TC1L706Q & ((!TC1_R_ctrl_logic & ((TC1L114))) # (TC1_R_ctrl_logic & (TC1L348)))) ) );


--HC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~2 at LABCELL_X11_Y4_N45
HC1L12 = ( ZB1L35Q & ( ((ZB2_av_readdata_pre[2] & ZB2_read_latency_shift_reg[0])) # (ZB1_av_readdata_pre[2]) ) ) # ( !ZB1L35Q & ( (ZB2_av_readdata_pre[2] & ZB2_read_latency_shift_reg[0]) ) );


--ZB6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[2] at FF_X15_Y4_N41
--register power-up is low

ZB6_av_readdata_pre[2] = DFFEAS(W1_readdata[2], GLOBAL(A1L23), ZD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~3 at MLABCELL_X15_Y4_N45
HC1L13 = ( ZB6_av_readdata_pre[2] & ( ((UB2L1 & ZB4_av_readdata_pre[2])) # (ZB6_read_latency_shift_reg[0]) ) ) # ( !ZB6_av_readdata_pre[2] & ( (UB2L1 & ZB4_av_readdata_pre[2]) ) );


--HC1_src_data[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2] at MLABCELL_X15_Y6_N42
HC1_src_data[2] = ( HC1L13 ) # ( !HC1L13 & ( (((UB3L1 & YD1_q_a[2])) # (HC1L12)) # (HC1L40) ) );


--ZB6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[3] at FF_X16_Y4_N16
--register power-up is low

ZB6_av_readdata_pre[3] = DFFEAS(W1_readdata[3], GLOBAL(A1L23), ZD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~4 at LABCELL_X11_Y4_N18
HC1L15 = ( ZB2_read_latency_shift_reg[0] & ( ZB1_av_readdata_pre[3] & ( (!ZB2_av_readdata_pre[3] & (!ZB1L35Q & ((!ZB6_av_readdata_pre[3]) # (!ZB6_read_latency_shift_reg[0])))) ) ) ) # ( !ZB2_read_latency_shift_reg[0] & ( ZB1_av_readdata_pre[3] & ( (!ZB1L35Q & ((!ZB6_av_readdata_pre[3]) # (!ZB6_read_latency_shift_reg[0]))) ) ) ) # ( ZB2_read_latency_shift_reg[0] & ( !ZB1_av_readdata_pre[3] & ( (!ZB2_av_readdata_pre[3] & ((!ZB6_av_readdata_pre[3]) # (!ZB6_read_latency_shift_reg[0]))) ) ) ) # ( !ZB2_read_latency_shift_reg[0] & ( !ZB1_av_readdata_pre[3] & ( (!ZB6_av_readdata_pre[3]) # (!ZB6_read_latency_shift_reg[0]) ) ) );


--HC1_src_data[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3] at MLABCELL_X15_Y6_N36
HC1_src_data[3] = ( UB2L1 & ( ((!HC1L15) # ((YD1_q_a[3] & UB3L1))) # (ZB4_av_readdata_pre[3]) ) ) # ( !UB2L1 & ( (!HC1L15) # ((YD1_q_a[3] & UB3L1)) ) );


--HC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~5 at LABCELL_X11_Y4_N33
HC1L17 = ( ZB1_av_readdata_pre[4] & ( ((ZB2_av_readdata_pre[4] & ZB2_read_latency_shift_reg[0])) # (ZB1L35Q) ) ) # ( !ZB1_av_readdata_pre[4] & ( (ZB2_av_readdata_pre[4] & ZB2_read_latency_shift_reg[0]) ) );


--ZB6_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[4] at FF_X12_Y4_N1
--register power-up is low

ZB6_av_readdata_pre[4] = DFFEAS(W1_readdata[4], GLOBAL(A1L23), ZD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HC1L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~6 at MLABCELL_X15_Y5_N54
HC1L18 = ( ZB4_av_readdata_pre[4] & ( ZB6_read_latency_shift_reg[0] & ( (ZB6_av_readdata_pre[4]) # (UB2L1) ) ) ) # ( !ZB4_av_readdata_pre[4] & ( ZB6_read_latency_shift_reg[0] & ( ZB6_av_readdata_pre[4] ) ) ) # ( ZB4_av_readdata_pre[4] & ( !ZB6_read_latency_shift_reg[0] & ( UB2L1 ) ) );


--HC1_src_data[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4] at MLABCELL_X15_Y6_N18
HC1_src_data[4] = ( YD1_q_a[4] & ( UB3L1 ) ) # ( !YD1_q_a[4] & ( UB3L1 & ( ((HC1L40) # (HC1L18)) # (HC1L17) ) ) ) # ( YD1_q_a[4] & ( !UB3L1 & ( ((HC1L40) # (HC1L18)) # (HC1L17) ) ) ) # ( !YD1_q_a[4] & ( !UB3L1 & ( ((HC1L40) # (HC1L18)) # (HC1L17) ) ) );


--HC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~7 at LABCELL_X11_Y4_N12
HC1L20 = ( ZB1_av_readdata_pre[5] & ( ((ZB2_av_readdata_pre[5] & ZB2_read_latency_shift_reg[0])) # (ZB1L35Q) ) ) # ( !ZB1_av_readdata_pre[5] & ( (ZB2_av_readdata_pre[5] & ZB2_read_latency_shift_reg[0]) ) );


--ZB6_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[5] at FF_X16_Y4_N34
--register power-up is low

ZB6_av_readdata_pre[5] = DFFEAS(W1_readdata[5], GLOBAL(A1L23), ZD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~8 at LABCELL_X16_Y5_N30
HC1L21 = ( ZB4_av_readdata_pre[5] & ( ZB6_av_readdata_pre[5] & ( (UB2L1) # (ZB6_read_latency_shift_reg[0]) ) ) ) # ( !ZB4_av_readdata_pre[5] & ( ZB6_av_readdata_pre[5] & ( ZB6_read_latency_shift_reg[0] ) ) ) # ( ZB4_av_readdata_pre[5] & ( !ZB6_av_readdata_pre[5] & ( UB2L1 ) ) );


--HC1_src_data[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5] at MLABCELL_X15_Y6_N0
HC1_src_data[5] = ( YD1_q_a[5] & ( UB3L1 ) ) # ( !YD1_q_a[5] & ( UB3L1 & ( ((HC1L40) # (HC1L20)) # (HC1L21) ) ) ) # ( YD1_q_a[5] & ( !UB3L1 & ( ((HC1L40) # (HC1L20)) # (HC1L21) ) ) ) # ( !YD1_q_a[5] & ( !UB3L1 & ( ((HC1L40) # (HC1L20)) # (HC1L21) ) ) );


--HC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~9 at LABCELL_X11_Y6_N9
HC1L23 = ( ZB1_av_readdata_pre[6] & ( ZB2_read_latency_shift_reg[0] & ( (ZB1L35Q) # (ZB2_av_readdata_pre[6]) ) ) ) # ( !ZB1_av_readdata_pre[6] & ( ZB2_read_latency_shift_reg[0] & ( ZB2_av_readdata_pre[6] ) ) ) # ( ZB1_av_readdata_pre[6] & ( !ZB2_read_latency_shift_reg[0] & ( ZB1L35Q ) ) );


--ZB6_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[6] at FF_X15_Y4_N19
--register power-up is low

ZB6_av_readdata_pre[6] = DFFEAS(W1_readdata[6], GLOBAL(A1L23), ZD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~10 at MLABCELL_X15_Y6_N57
HC1L24 = ( ZB4_av_readdata_pre[6] & ( ZB6_av_readdata_pre[6] & ( (UB2L1) # (ZB6_read_latency_shift_reg[0]) ) ) ) # ( !ZB4_av_readdata_pre[6] & ( ZB6_av_readdata_pre[6] & ( ZB6_read_latency_shift_reg[0] ) ) ) # ( ZB4_av_readdata_pre[6] & ( !ZB6_av_readdata_pre[6] & ( UB2L1 ) ) );


--HC1_src_data[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6] at MLABCELL_X15_Y6_N6
HC1_src_data[6] = ( YD1_q_a[6] & ( UB3L1 ) ) # ( !YD1_q_a[6] & ( UB3L1 & ( ((HC1L40) # (HC1L24)) # (HC1L23) ) ) ) # ( YD1_q_a[6] & ( !UB3L1 & ( ((HC1L40) # (HC1L24)) # (HC1L23) ) ) ) # ( !YD1_q_a[6] & ( !UB3L1 & ( ((HC1L40) # (HC1L24)) # (HC1L23) ) ) );


--ZB6_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[7] at FF_X12_Y4_N50
--register power-up is low

ZB6_av_readdata_pre[7] = DFFEAS(W1_readdata[7], GLOBAL(A1L23), ZD3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--HC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~11 at LABCELL_X11_Y4_N51
HC1L26 = ( !ZB2_read_latency_shift_reg[0] & ( ZB2_av_readdata_pre[7] & ( (!ZB1_av_readdata_pre[7] & ((!ZB6_read_latency_shift_reg[0]) # ((!ZB6_av_readdata_pre[7])))) # (ZB1_av_readdata_pre[7] & (!ZB1L35Q & ((!ZB6_read_latency_shift_reg[0]) # (!ZB6_av_readdata_pre[7])))) ) ) ) # ( ZB2_read_latency_shift_reg[0] & ( !ZB2_av_readdata_pre[7] & ( (!ZB1_av_readdata_pre[7] & ((!ZB6_read_latency_shift_reg[0]) # ((!ZB6_av_readdata_pre[7])))) # (ZB1_av_readdata_pre[7] & (!ZB1L35Q & ((!ZB6_read_latency_shift_reg[0]) # (!ZB6_av_readdata_pre[7])))) ) ) ) # ( !ZB2_read_latency_shift_reg[0] & ( !ZB2_av_readdata_pre[7] & ( (!ZB1_av_readdata_pre[7] & ((!ZB6_read_latency_shift_reg[0]) # ((!ZB6_av_readdata_pre[7])))) # (ZB1_av_readdata_pre[7] & (!ZB1L35Q & ((!ZB6_read_latency_shift_reg[0]) # (!ZB6_av_readdata_pre[7])))) ) ) );


--HC1_src_data[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7] at MLABCELL_X15_Y6_N48
HC1_src_data[7] = ( UB3L1 & ( (!HC1L26) # (((ZB4_av_readdata_pre[7] & UB2L1)) # (YD1_q_a[7])) ) ) # ( !UB3L1 & ( (!HC1L26) # ((ZB4_av_readdata_pre[7] & UB2L1)) ) );


--U1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val at FF_X7_Y4_N28
--register power-up is low

U1_r_val = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , U1L86,  ,  , VCC);


--EB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1 at FF_X7_Y4_N23
--register power-up is low

EB1_r_ena1 = AMPP_FUNCTION(A1L23, EB1L48, !AB1_r_sync_rst);


--EB1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0 at LABCELL_X7_Y4_N51
EB1L26 = AMPP_FUNCTION(!EB1_r_ena1, !U1_r_val);


--NB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X11_Y5_N7
--register power-up is low

NB2_b_full = DFFEAS(NB2L6, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EB1L108 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 at MLABCELL_X6_Y2_N6
EB1L108 = AMPP_FUNCTION(!EB1_tck_t_dav, !EB1_td_shift[10], !A1L6, !EB1_write_stalled);


--EB1L109 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 at LABCELL_X1_Y3_N0
EB1L109 = AMPP_FUNCTION(!N1_irf_reg[1][0], !N1_virtual_ir_scan_reg, !Q1_state[4], !EB1_state, !EB1_count[1], !H1_splitter_nodes_receive_0[3]);


--EB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3] at FF_X4_Y3_N38
--register power-up is low

EB1_td_shift[3] = AMPP_FUNCTION(A1L5, EB1L81, !N1_clr_reg, EB1L64);


--EB1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6 at LABCELL_X4_Y3_N15
EB1L80 = AMPP_FUNCTION(!EB1L78, !EB1_td_shift[3], !Q1_state[4], !EB1_count[9], !EB1_rdata[0], !N1_irf_reg[1][0]);


--EB1L48 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 at LABCELL_X7_Y4_N21
EB1L48 = AMPP_FUNCTION(!EB1_rvalid0, !U1_r_val, !EB1_r_ena1);


--EB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req at FF_X6_Y2_N1
--register power-up is low

EB1_read_req = AMPP_FUNCTION(A1L5, EB1_td_shift[9], !N1_clr_reg, GND, EB1L109);


--EB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1 at FF_X7_Y4_N11
--register power-up is low

EB1_read1 = AMPP_FUNCTION(A1L23, EB1_read, !AB1_r_sync_rst, GND);


--EB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2 at FF_X7_Y4_N20
--register power-up is low

EB1_read2 = AMPP_FUNCTION(A1L23, EB1_read1, !AB1_r_sync_rst, GND);


--EB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2 at FF_X7_Y4_N35
--register power-up is low

EB1_rst2 = AMPP_FUNCTION(A1L23, EB1L45, !AB1_r_sync_rst);


--EB1L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 at LABCELL_X7_Y4_N6
EB1L49 = AMPP_FUNCTION(!EB1_read2, !EB1_read1, !EB1_rst2, !EB1_read_req, !EB1_user_saw_rvalid, !EB1L48);


--ND1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a at LABCELL_X4_Y4_N54
ND1_take_action_ocimem_a = ( ND1_enable_action_strobe & ( !ND1_ir[0] & ( (!ND1_ir[1] & (ND1_jdo[34] & !ND1_jdo[35])) ) ) );


--ND1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] at FF_X4_Y5_N56
--register power-up is low

ND1_jdo[25] = DFFEAS(ND1L49, GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--WC1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0] at FF_X8_Y6_N1
--register power-up is low

WC1_writedata[0] = DFFEAS(WB1L22, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WC1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0] at FF_X10_Y6_N26
--register power-up is low

WC1_address[0] = DFFEAS(WB1_src_data[38], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WC1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2] at FF_X13_Y8_N8
--register power-up is low

WC1_address[2] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , WB1_src_data[40],  ,  , VCC);


--WC1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1] at FF_X9_Y6_N11
--register power-up is low

WC1_address[1] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , WB1_src_data[39],  ,  , VCC);


--WC1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7] at FF_X10_Y9_N1
--register power-up is low

WC1_address[7] = DFFEAS(WB1_src_data[45], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WC1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6] at FF_X10_Y9_N32
--register power-up is low

WC1_address[6] = DFFEAS(WB1_src_data[44], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WC1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5] at FF_X10_Y9_N49
--register power-up is low

WC1_address[5] = DFFEAS(WB1_src_data[43], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WC1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4] at FF_X10_Y9_N58
--register power-up is low

WC1_address[4] = DFFEAS(WB1_src_data[42], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WC1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3] at FF_X12_Y9_N16
--register power-up is low

WC1_address[3] = DFFEAS(WB1_src_data[41], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AD1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 at LABCELL_X10_Y9_N12
AD1L1 = ( WC1_address[8] & ( !WC1_address[3] & ( (!WC1_address[7] & (!WC1_address[5] & (!WC1_address[4] & !WC1_address[6]))) ) ) );


--WC1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess at FF_X9_Y6_N41
--register power-up is low

WC1_debugaccess = DFFEAS(WB1L23, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 at LABCELL_X9_Y6_N30
AD1L13 = ( WC1_write & ( !WC1_address[0] & ( (!WC1_address[2] & (!WC1_address[1] & (AD1L1 & WC1_debugaccess))) ) ) );


--DD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 at LABCELL_X7_Y5_N12
DD1L11 = ( ND1_jdo[25] & ( (!ND1_take_action_ocimem_a & (((AD1L13 & WC1_writedata[0])) # (DD1L12Q))) ) ) # ( !ND1_jdo[25] & ( ((AD1L13 & WC1_writedata[0])) # (DD1L12Q) ) );


--PD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12 at LABCELL_X1_Y6_N12
PD1L64 = ( PD1_sr[4] & ( BD1_break_readreg[2] & ( ((LD1_MonDReg[2]) # (MD1L3)) # (N1_irf_reg[2][1]) ) ) ) # ( !PD1_sr[4] & ( BD1_break_readreg[2] & ( (!MD1L3 & ((LD1_MonDReg[2]) # (N1_irf_reg[2][1]))) ) ) ) # ( PD1_sr[4] & ( !BD1_break_readreg[2] & ( ((!N1_irf_reg[2][1] & LD1_MonDReg[2])) # (MD1L3) ) ) ) # ( !PD1_sr[4] & ( !BD1_break_readreg[2] & ( (!N1_irf_reg[2][1] & (!MD1L3 & LD1_MonDReg[2])) ) ) );


--ND1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] at FF_X3_Y6_N50
--register power-up is low

ND1_jdo[1] = DFFEAS( , GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe, PD1_sr[1],  ,  , VCC);


--ND1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] at FF_X1_Y5_N31
--register power-up is low

ND1_jdo[4] = DFFEAS( , GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe, PD1_sr[4],  ,  , VCC);


--ND1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe at FF_X4_Y4_N29
--register power-up is low

ND1_update_jdo_strobe = DFFEAS(ND1L78, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--PD1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36] at FF_X1_Y5_N38
--register power-up is low

PD1_sr[36] = DFFEAS(PD1L66, A1L5,  ,  , PD1L58,  ,  ,  ,  );


--PD1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37] at FF_X1_Y5_N41
--register power-up is low

PD1_sr[37] = DFFEAS(PD1L67, A1L5,  ,  , PD1L58,  ,  ,  ,  );


--ND1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir at FF_X4_Y4_N43
--register power-up is low

ND1_jxuir = DFFEAS(ND1L66, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr at FF_X2_Y6_N7
--register power-up is low

LD1_jtag_ram_wr = DFFEAS(LD1L143, GLOBAL(A1L23),  ,  , !ND1L73,  ,  ,  ,  );


--LD1L192 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 at LABCELL_X9_Y6_N9
LD1L192 = ( WC1_debugaccess & ( (!LD1_jtag_ram_access & (!WC1_address[8] & (WC1_write))) # (LD1_jtag_ram_access & (((LD1_jtag_ram_wr)))) ) ) # ( !WC1_debugaccess & ( (LD1_jtag_ram_wr & LD1_jtag_ram_access) ) );


--AB1_r_early_rst is nios_system:u0|altera_reset_controller:rst_controller|r_early_rst at FF_X6_Y6_N52
--register power-up is low

AB1_r_early_rst = DFFEAS(AB1L13, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req at LABCELL_X11_Y5_N27
LD1_ociram_reset_req = ( LD1_jtag_ram_access ) # ( !LD1_jtag_ram_access & ( !AB1_r_early_rst ) );


--LD1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 at LABCELL_X7_Y7_N15
LD1L160 = ( WC1_writedata[0] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[0]) ) ) # ( !WC1_writedata[0] & ( (LD1_jtag_ram_access & LD1_MonDReg[0]) ) );


--LD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 at LABCELL_X10_Y6_N9
LD1L147 = ( LD1_jtag_ram_access & ( WC1_address[0] & ( LD1L40Q ) ) ) # ( !LD1_jtag_ram_access & ( WC1_address[0] ) ) # ( LD1_jtag_ram_access & ( !WC1_address[0] & ( LD1L40Q ) ) );


--LD1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 at LABCELL_X7_Y5_N21
LD1L148 = (!LD1_jtag_ram_access & (WC1_address[1])) # (LD1_jtag_ram_access & ((LD1L42Q)));


--LD1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 at MLABCELL_X6_Y5_N57
LD1L149 = ( WC1_address[2] & ( (!LD1_jtag_ram_access) # (LD1L44Q) ) ) # ( !WC1_address[2] & ( (LD1L44Q & LD1_jtag_ram_access) ) );


--LD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 at LABCELL_X10_Y9_N3
LD1L150 = ( LD1_MonAReg[5] & ( (LD1_jtag_ram_access) # (WC1_address[3]) ) ) # ( !LD1_MonAReg[5] & ( (WC1_address[3] & !LD1_jtag_ram_access) ) );


--LD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 at LABCELL_X10_Y6_N48
LD1L151 = ( LD1_jtag_ram_access & ( WC1_address[4] & ( LD1_MonAReg[6] ) ) ) # ( !LD1_jtag_ram_access & ( WC1_address[4] ) ) # ( LD1_jtag_ram_access & ( !WC1_address[4] & ( LD1_MonAReg[6] ) ) );


--LD1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 at LABCELL_X4_Y6_N15
LD1L152 = ( LD1_jtag_ram_access & ( LD1_MonAReg[7] ) ) # ( !LD1_jtag_ram_access & ( WC1_address[5] ) );


--LD1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 at LABCELL_X10_Y9_N45
LD1L153 = ( WC1_address[6] & ( (!LD1_jtag_ram_access) # (LD1_MonAReg[8]) ) ) # ( !WC1_address[6] & ( (LD1_MonAReg[8] & LD1_jtag_ram_access) ) );


--LD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 at MLABCELL_X6_Y5_N3
LD1L154 = ( WC1_address[7] & ( (!LD1_jtag_ram_access) # (LD1_MonAReg[9]) ) ) # ( !WC1_address[7] & ( (LD1_MonAReg[9] & LD1_jtag_ram_access) ) );


--WC1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0] at FF_X13_Y8_N56
--register power-up is low

WC1_byteenable[0] = DFFEAS(WB1_src_data[32], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 at LABCELL_X13_Y8_N57
LD1L155 = (LD1_jtag_ram_access) # (WC1_byteenable[0]);


--LD1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd at FF_X3_Y6_N7
--register power-up is low

LD1_jtag_ram_rd = DFFEAS(LD1L141, GLOBAL(A1L23),  ,  , !ND1_take_action_ocimem_b,  ,  ,  ,  );


--PD1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35] at FF_X1_Y4_N26
--register power-up is low

PD1_sr[35] = DFFEAS(PD1L68, A1L5,  ,  ,  ,  ,  ,  ,  );


--LD1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd at FF_X3_Y4_N13
--register power-up is low

LD1_jtag_rd = DFFEAS( , GLOBAL(A1L23),  ,  , !ND1_take_action_ocimem_b, ND1L73,  ,  , VCC);


--TC1L1046 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0 at LABCELL_X22_Y8_N57
TC1L1046 = ( TC1_R_ctrl_break & ( TC1L598 ) ) # ( !TC1_R_ctrl_break & ( TC1L598 & ( (!TC1L569 & TC1_hbreak_enabled) ) ) ) # ( TC1_R_ctrl_break & ( !TC1L598 ) ) # ( !TC1_R_ctrl_break & ( !TC1L598 & ( TC1_hbreak_enabled ) ) );


--TC1L866 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0 at LABCELL_X17_Y7_N24
TC1L866 = ( TC1_av_ld_align_cycle[0] & ( (!TC1_av_ld_align_cycle[1] & ((!TC1_d_read) # (HC1_WideOr1))) ) ) # ( !TC1_av_ld_align_cycle[0] & ( (TC1_av_ld_align_cycle[1] & ((!TC1_d_read) # (HC1_WideOr1))) ) );


--TC1L865 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1 at LABCELL_X18_Y8_N48
TC1L865 = ( !TC1_av_ld_align_cycle[0] & ( HC1_WideOr1 ) ) # ( !TC1_av_ld_align_cycle[0] & ( !HC1_WideOr1 & ( !TC1_d_read ) ) );


--TC1L193 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0 at LABCELL_X23_Y7_N6
TC1L193 = !TC1L565 $ (!TC1_E_shift_rot_cnt[4]);


--TC1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1 at LABCELL_X23_Y7_N27
TC1L194 = ( TC1_E_shift_rot_cnt[1] & ( TC1_E_shift_rot_cnt[3] ) ) # ( !TC1_E_shift_rot_cnt[1] & ( !TC1_E_shift_rot_cnt[3] $ (((TC1_E_shift_rot_cnt[0]) # (TC1_E_shift_rot_cnt[2]))) ) );


--TC1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2 at LABCELL_X23_Y7_N54
TC1L195 = ( TC1_E_shift_rot_cnt[1] & ( TC1_E_shift_rot_cnt[2] ) ) # ( !TC1_E_shift_rot_cnt[1] & ( !TC1_E_shift_rot_cnt[0] $ (TC1_E_shift_rot_cnt[2]) ) );


--TC1L196 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3 at LABCELL_X23_Y7_N57
TC1L196 = !TC1_E_shift_rot_cnt[0] $ (TC1_E_shift_rot_cnt[1]);


--U1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF at FF_X13_Y6_N41
--register power-up is low

U1_ien_AF = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L79, TC1_d_writedata[0],  ,  , VCC);


--U1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0 at FF_X12_Y6_N23
--register power-up is low

U1_read_0 = DFFEAS(U1L75, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_readdata[0] is nios_system:u0|nios_system_key1:key1|readdata[0] at FF_X11_Y7_N34
--register power-up is low

V1_readdata[0] = DFFEAS(V1_read_mux_out, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_readdata[0] is nios_system:u0|nios_system_leds:leds|readdata[0] at MLABCELL_X15_Y4_N30
W1_readdata[0] = ( !TC1_W_alu_result[3] & ( (W1_data_out[0] & !TC1_W_alu_result[2]) ) );


--Z1L2 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0 at LABCELL_X16_Y9_N51
Z1L2 = ( TC1_d_write & ( (!BC1_write_accepted & (!YB7L13Q & WB2_saved_grant[0])) ) );


--Z1L3 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~1 at LABCELL_X16_Y9_N15
Z1L3 = ( WB2_saved_grant[1] & ( (!Z1L2) # ((!WB2L57 & !UB1L2)) ) ) # ( !WB2_saved_grant[1] & ( (!Z1L2) # (!WB2L57) ) );


--WB2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~0 at LABCELL_X11_Y9_N42
WB2L25 = ( WB2_saved_grant[0] & ( TC1_d_writedata[0] ) );


--WB2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[38] at LABCELL_X11_Y9_N12
WB2_src_data[38] = ( TC1_W_alu_result[2] & ( ((TC1_F_pc[0] & WB2_saved_grant[1])) # (WB2_saved_grant[0]) ) ) # ( !TC1_W_alu_result[2] & ( (TC1_F_pc[0] & WB2_saved_grant[1]) ) );


--WB2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[39] at LABCELL_X11_Y9_N6
WB2_src_data[39] = (!WB2_saved_grant[0] & (((TC1_F_pc[1] & WB2_saved_grant[1])))) # (WB2_saved_grant[0] & (((TC1_F_pc[1] & WB2_saved_grant[1])) # (TC1_W_alu_result[3])));


--WB2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[40] at LABCELL_X11_Y9_N0
WB2_src_data[40] = ( TC1_F_pc[2] & ( ((WB2_saved_grant[0] & TC1_W_alu_result[4])) # (WB2_saved_grant[1]) ) ) # ( !TC1_F_pc[2] & ( (WB2_saved_grant[0] & TC1_W_alu_result[4]) ) );


--WB2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[41] at LABCELL_X12_Y9_N18
WB2_src_data[41] = ( TC1_F_pc[3] & ( ((WB2_saved_grant[0] & TC1L775Q)) # (WB2_saved_grant[1]) ) ) # ( !TC1_F_pc[3] & ( (WB2_saved_grant[0] & TC1L775Q) ) );


--WB2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[42] at LABCELL_X10_Y9_N42
WB2_src_data[42] = ( WB2_saved_grant[0] & ( ((TC1_F_pc[4] & WB2_saved_grant[1])) # (TC1_W_alu_result[6]) ) ) # ( !WB2_saved_grant[0] & ( (TC1_F_pc[4] & WB2_saved_grant[1]) ) );


--WB2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[43] at LABCELL_X10_Y9_N51
WB2_src_data[43] = ( WB2_saved_grant[0] & ( ((TC1_F_pc[5] & WB2_saved_grant[1])) # (TC1_W_alu_result[7]) ) ) # ( !WB2_saved_grant[0] & ( (TC1_F_pc[5] & WB2_saved_grant[1]) ) );


--WB2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[44] at LABCELL_X10_Y9_N33
WB2_src_data[44] = ( WB2_saved_grant[0] & ( ((TC1_F_pc[6] & WB2_saved_grant[1])) # (TC1_W_alu_result[8]) ) ) # ( !WB2_saved_grant[0] & ( (TC1_F_pc[6] & WB2_saved_grant[1]) ) );


--WB2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[45] at LABCELL_X10_Y9_N18
WB2_src_data[45] = ( WB2_saved_grant[0] & ( ((TC1_F_pc[7] & WB2_saved_grant[1])) # (TC1_W_alu_result[9]) ) ) # ( !WB2_saved_grant[0] & ( (TC1_F_pc[7] & WB2_saved_grant[1]) ) );


--WB2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[46] at LABCELL_X10_Y9_N39
WB2_src_data[46] = ( TC1_F_pc[8] & ( ((WB2_saved_grant[0] & TC1_W_alu_result[10])) # (WB2_saved_grant[1]) ) ) # ( !TC1_F_pc[8] & ( (WB2_saved_grant[0] & TC1_W_alu_result[10]) ) );


--WB2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[47] at LABCELL_X12_Y9_N51
WB2_src_data[47] = ( TC1_F_pc[9] & ( ((WB2_saved_grant[0] & TC1_W_alu_result[11])) # (WB2_saved_grant[1]) ) ) # ( !TC1_F_pc[9] & ( (WB2_saved_grant[0] & TC1_W_alu_result[11]) ) );


--WB2_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[48] at LABCELL_X17_Y9_N12
WB2_src_data[48] = ( TC1_W_alu_result[12] & ( TC1_F_pc[10] & ( (WB2_saved_grant[1]) # (WB2_saved_grant[0]) ) ) ) # ( !TC1_W_alu_result[12] & ( TC1_F_pc[10] & ( WB2_saved_grant[1] ) ) ) # ( TC1_W_alu_result[12] & ( !TC1_F_pc[10] & ( WB2_saved_grant[0] ) ) );


--WB2_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[49] at LABCELL_X11_Y9_N27
WB2_src_data[49] = ( TC1_W_alu_result[13] & ( ((TC1_F_pc[11] & WB2_saved_grant[1])) # (WB2_saved_grant[0]) ) ) # ( !TC1_W_alu_result[13] & ( (TC1_F_pc[11] & WB2_saved_grant[1]) ) );


--TC1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0] at FF_X18_Y7_N10
--register power-up is low

TC1_d_byteenable[0] = DFFEAS(TC1L382, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[32] at LABCELL_X11_Y9_N57
WB2_src_data[32] = ( WB2_saved_grant[0] & ( (WB2_saved_grant[1]) # (TC1_d_byteenable[0]) ) ) # ( !WB2_saved_grant[0] & ( WB2_saved_grant[1] ) );


--TC1L681 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0 at LABCELL_X17_Y7_N42
TC1L681 = ( TC1_W_alu_result[1] & ( (!TC1_av_ld_align_cycle[1]) # ((!TC1_av_ld_align_cycle[0] & TC1_W_alu_result[0])) ) ) # ( !TC1_W_alu_result[1] & ( (!TC1_av_ld_align_cycle[1] & (!TC1_av_ld_align_cycle[0] & TC1_W_alu_result[0])) ) );


--ZB1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] at FF_X12_Y6_N4
--register power-up is low

ZB1_av_readdata_pre[8] = DFFEAS(U1L65, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed at FF_X18_Y6_N14
--register power-up is low

TC1_R_ctrl_ld_signed = DFFEAS(TC1L224, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L861 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0 at LABCELL_X18_Y6_N45
TC1L861 = ( TC1_R_ctrl_ld_signed & ( (!TC1_D_iw[4] & ((!TC1L231 & (TC1_av_ld_byte0_data[7])) # (TC1L231 & ((TC1_av_ld_byte1_data[7]))))) # (TC1_D_iw[4] & (((TC1_av_ld_byte0_data[7])))) ) );


--TC1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0] at FF_X17_Y5_N50
--register power-up is low

TC1_av_ld_byte2_data[0] = DFFEAS(TC1L939, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L889 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0 at LABCELL_X18_Y6_N36
TC1L889 = ( TC1L231 & ( (TC1_D_iw[4]) # (TC1L874) ) ) # ( !TC1L231 );


--TC1L737 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~0 at LABCELL_X27_Y7_N15
TC1L737 = ( TC1_D_iw[21] & ( TC1_R_ctrl_hi_imm16 & ( TC1_D_iw[6] ) ) ) # ( !TC1_D_iw[21] & ( TC1_R_ctrl_hi_imm16 & ( TC1_D_iw[6] ) ) ) # ( TC1_D_iw[21] & ( !TC1_R_ctrl_hi_imm16 & ( (YC2_q_b[16]) # (TC1_R_src2_use_imm) ) ) ) # ( !TC1_D_iw[21] & ( !TC1_R_ctrl_hi_imm16 & ( (!TC1_R_src2_use_imm & YC2_q_b[16]) ) ) );


--TC1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16 at FF_X22_Y5_N7
--register power-up is low

TC1_R_ctrl_unsigned_lo_imm16 = DFFEAS(TC1L249, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L753 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1 at LABCELL_X24_Y7_N57
TC1L753 = ( TC1_R_ctrl_force_src2_zero ) # ( !TC1_R_ctrl_force_src2_zero & ( TC1_R_ctrl_unsigned_lo_imm16 ) );


--TC1L472 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]~0 at LABCELL_X22_Y8_N9
TC1L472 = ( TC1L736 ) # ( !TC1L736 & ( TC1L735 ) );


--TC1L755 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4 at LABCELL_X24_Y7_N42
TC1L755 = ( YC2_q_b[1] & ( (!TC1_R_ctrl_force_src2_zero & (!TC1_R_ctrl_hi_imm16 & ((TC1_D_iw[7]) # (TC1L759)))) ) ) # ( !YC2_q_b[1] & ( (!TC1_R_ctrl_force_src2_zero & (!TC1L759 & (!TC1_R_ctrl_hi_imm16 & TC1_D_iw[7]))) ) );


--TC1L743 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~2 at LABCELL_X27_Y7_N30
TC1L743 = ( TC1_D_iw[21] & ( TC1_R_ctrl_hi_imm16 & ( TC1_D_iw[12] ) ) ) # ( !TC1_D_iw[21] & ( TC1_R_ctrl_hi_imm16 & ( TC1_D_iw[12] ) ) ) # ( TC1_D_iw[21] & ( !TC1_R_ctrl_hi_imm16 & ( (TC1_R_src2_use_imm) # (YC2_q_b[22]) ) ) ) # ( !TC1_D_iw[21] & ( !TC1_R_ctrl_hi_imm16 & ( (YC2_q_b[22] & !TC1_R_src2_use_imm) ) ) );


--TC1L742 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~3 at LABCELL_X27_Y7_N39
TC1L742 = ( YC2_q_b[21] & ( TC1_R_ctrl_hi_imm16 & ( TC1_D_iw[11] ) ) ) # ( !YC2_q_b[21] & ( TC1_R_ctrl_hi_imm16 & ( TC1_D_iw[11] ) ) ) # ( YC2_q_b[21] & ( !TC1_R_ctrl_hi_imm16 & ( (!TC1_R_src2_use_imm) # (TC1_D_iw[21]) ) ) ) # ( !YC2_q_b[21] & ( !TC1_R_ctrl_hi_imm16 & ( (TC1_R_src2_use_imm & TC1_D_iw[21]) ) ) );


--TC1L741 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~4 at LABCELL_X27_Y7_N18
TC1L741 = ( YC2_q_b[20] & ( (!TC1_R_ctrl_hi_imm16 & (((!TC1_R_src2_use_imm)) # (TC1_D_iw[21]))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[10])))) ) ) # ( !YC2_q_b[20] & ( (!TC1_R_ctrl_hi_imm16 & (TC1_D_iw[21] & (TC1_R_src2_use_imm))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[10])))) ) );


--TC1L740 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~5 at LABCELL_X27_Y7_N21
TC1L740 = ( TC1_R_ctrl_hi_imm16 & ( TC1_D_iw[9] ) ) # ( !TC1_R_ctrl_hi_imm16 & ( (!TC1_R_src2_use_imm & ((YC2_q_b[19]))) # (TC1_R_src2_use_imm & (TC1_D_iw[21])) ) );


--TC1L739 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~6 at LABCELL_X27_Y7_N0
TC1L739 = ( TC1_R_ctrl_hi_imm16 & ( TC1_D_iw[8] ) ) # ( !TC1_R_ctrl_hi_imm16 & ( (!TC1_R_src2_use_imm & ((YC2_q_b[18]))) # (TC1_R_src2_use_imm & (TC1_D_iw[21])) ) );


--TC1L738 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~7 at LABCELL_X27_Y7_N3
TC1L738 = ( TC1_D_iw[7] & ( ((!TC1_R_src2_use_imm & ((YC2_q_b[17]))) # (TC1_R_src2_use_imm & (TC1_D_iw[21]))) # (TC1_R_ctrl_hi_imm16) ) ) # ( !TC1_D_iw[7] & ( (!TC1_R_ctrl_hi_imm16 & ((!TC1_R_src2_use_imm & ((YC2_q_b[17]))) # (TC1_R_src2_use_imm & (TC1_D_iw[21])))) ) );


--TC1L745 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~8 at LABCELL_X27_Y7_N54
TC1L745 = ( TC1_D_iw[14] & ( ((!TC1_R_src2_use_imm & ((YC2_q_b[24]))) # (TC1_R_src2_use_imm & (TC1_D_iw[21]))) # (TC1_R_ctrl_hi_imm16) ) ) # ( !TC1_D_iw[14] & ( (!TC1_R_ctrl_hi_imm16 & ((!TC1_R_src2_use_imm & ((YC2_q_b[24]))) # (TC1_R_src2_use_imm & (TC1_D_iw[21])))) ) );


--TC1L744 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~9 at LABCELL_X27_Y7_N57
TC1L744 = ( TC1_D_iw[13] & ( ((!TC1_R_src2_use_imm & ((YC2_q_b[23]))) # (TC1_R_src2_use_imm & (TC1_D_iw[21]))) # (TC1_R_ctrl_hi_imm16) ) ) # ( !TC1_D_iw[13] & ( (!TC1_R_ctrl_hi_imm16 & ((!TC1_R_src2_use_imm & ((YC2_q_b[23]))) # (TC1_R_src2_use_imm & (TC1_D_iw[21])))) ) );


--TC1L747 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~10 at LABCELL_X27_Y7_N48
TC1L747 = ( YC2_q_b[26] & ( (!TC1_R_ctrl_hi_imm16 & ((!TC1_R_src2_use_imm) # ((TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[16])))) ) ) # ( !YC2_q_b[26] & ( (!TC1_R_ctrl_hi_imm16 & (TC1_R_src2_use_imm & ((TC1_D_iw[21])))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[16])))) ) );


--TC1L746 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~11 at LABCELL_X27_Y7_N51
TC1L746 = ( TC1_D_iw[21] & ( (!TC1_R_ctrl_hi_imm16 & (((YC2_q_b[25])) # (TC1_R_src2_use_imm))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[15])))) ) ) # ( !TC1_D_iw[21] & ( (!TC1_R_ctrl_hi_imm16 & (!TC1_R_src2_use_imm & (YC2_q_b[25]))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[15])))) ) );


--TC1L749 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~12 at LABCELL_X27_Y7_N6
TC1L749 = ( YC2_q_b[28] & ( (!TC1_R_ctrl_hi_imm16 & (((!TC1_R_src2_use_imm)) # (TC1_D_iw[21]))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[18])))) ) ) # ( !YC2_q_b[28] & ( (!TC1_R_ctrl_hi_imm16 & (TC1_D_iw[21] & ((TC1_R_src2_use_imm)))) # (TC1_R_ctrl_hi_imm16 & (((TC1_D_iw[18])))) ) );


--TC1L748 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~13 at LABCELL_X27_Y7_N9
TC1L748 = ( TC1_D_iw[17] & ( ((!TC1_R_src2_use_imm & ((YC2_q_b[27]))) # (TC1_R_src2_use_imm & (TC1_D_iw[21]))) # (TC1_R_ctrl_hi_imm16) ) ) # ( !TC1_D_iw[17] & ( (!TC1_R_ctrl_hi_imm16 & ((!TC1_R_src2_use_imm & ((YC2_q_b[27]))) # (TC1_R_src2_use_imm & (TC1_D_iw[21])))) ) );


--TC1L754 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5 at LABCELL_X24_Y7_N36
TC1L754 = ( TC1_D_iw[6] & ( (!TC1_R_ctrl_force_src2_zero & (!TC1_R_ctrl_hi_imm16 & ((!TC1L759) # (YC2_q_b[0])))) ) ) # ( !TC1_D_iw[6] & ( (!TC1_R_ctrl_force_src2_zero & (!TC1_R_ctrl_hi_imm16 & (TC1L759 & YC2_q_b[0]))) ) );


--TC1L752 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~14 at LABCELL_X24_Y7_N18
TC1L752 = ( !TC1L753 & ( TC1_D_iw[21] & ( ((TC1_R_ctrl_hi_imm16) # (TC1_R_src2_use_imm)) # (YC2_q_b[31]) ) ) ) # ( !TC1L753 & ( !TC1_D_iw[21] & ( (YC2_q_b[31] & (!TC1_R_src2_use_imm & !TC1_R_ctrl_hi_imm16)) ) ) );


--TC1L751 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~15 at LABCELL_X27_Y7_N24
TC1L751 = ( TC1_R_src2_use_imm & ( TC1_D_iw[21] & ( (!TC1_R_ctrl_hi_imm16) # (TC1_D_iw[20]) ) ) ) # ( !TC1_R_src2_use_imm & ( TC1_D_iw[21] & ( (!TC1_R_ctrl_hi_imm16 & (YC2_q_b[30])) # (TC1_R_ctrl_hi_imm16 & ((TC1_D_iw[20]))) ) ) ) # ( TC1_R_src2_use_imm & ( !TC1_D_iw[21] & ( (TC1_D_iw[20] & TC1_R_ctrl_hi_imm16) ) ) ) # ( !TC1_R_src2_use_imm & ( !TC1_D_iw[21] & ( (!TC1_R_ctrl_hi_imm16 & (YC2_q_b[30])) # (TC1_R_ctrl_hi_imm16 & ((TC1_D_iw[20]))) ) ) );


--TC1L750 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~16 at LABCELL_X27_Y7_N42
TC1L750 = ( YC2_q_b[29] & ( TC1_D_iw[19] & ( ((!TC1_R_src2_use_imm) # (TC1_R_ctrl_hi_imm16)) # (TC1_D_iw[21]) ) ) ) # ( !YC2_q_b[29] & ( TC1_D_iw[19] & ( ((TC1_D_iw[21] & TC1_R_src2_use_imm)) # (TC1_R_ctrl_hi_imm16) ) ) ) # ( YC2_q_b[29] & ( !TC1_D_iw[19] & ( (!TC1_R_ctrl_hi_imm16 & ((!TC1_R_src2_use_imm) # (TC1_D_iw[21]))) ) ) ) # ( !YC2_q_b[29] & ( !TC1_D_iw[19] & ( (TC1_D_iw[21] & (!TC1_R_ctrl_hi_imm16 & TC1_R_src2_use_imm)) ) ) );


--TC1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst at FF_X22_Y8_N2
--register power-up is low

TC1_R_ctrl_wrctl_inst = DFFEAS(TC1_D_op_wrctl, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L856 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0 at LABCELL_X24_Y7_N0
TC1L856 = ( TC1_W_status_reg_pie & ( ((!TC1_R_ctrl_wrctl_inst) # (!TC1L613)) # (TC1_E_src1[0]) ) ) # ( !TC1_W_status_reg_pie & ( (TC1_E_src1[0] & (TC1_R_ctrl_wrctl_inst & TC1L613)) ) );


--TC1L857 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1 at LABCELL_X22_Y8_N42
TC1L857 = ( TC1_W_estatus_reg & ( TC1L598 & ( (!TC1L569 & (((TC1L856)))) # (TC1L569 & (((TC1_W_bstatus_reg)) # (TC1L597))) ) ) ) # ( !TC1_W_estatus_reg & ( TC1L598 & ( (!TC1L569 & (((TC1L856)))) # (TC1L569 & (!TC1L597 & ((TC1_W_bstatus_reg)))) ) ) ) # ( TC1_W_estatus_reg & ( !TC1L598 & ( ((TC1L597 & TC1L569)) # (TC1L856) ) ) ) # ( !TC1_W_estatus_reg & ( !TC1L598 & ( (TC1L856 & ((!TC1L597) # (!TC1L569))) ) ) );


--TC1L858 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~2 at LABCELL_X22_Y8_N39
TC1L858 = ( !TC1_R_ctrl_break & ( TC1L857 & ( !TC1_R_ctrl_exception ) ) );


--TC1L812 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0 at LABCELL_X22_Y8_N48
TC1L812 = ( TC1_W_estatus_reg & ( TC1L614 & ( (!TC1_R_ctrl_wrctl_inst) # (TC1L470Q) ) ) ) # ( !TC1_W_estatus_reg & ( TC1L614 & ( (TC1_R_ctrl_wrctl_inst & TC1L470Q) ) ) ) # ( TC1_W_estatus_reg & ( !TC1L614 ) );


--TC1L815 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]~0 at LABCELL_X22_Y8_N18
TC1L815 = ( TC1_W_ienable_reg[0] & ( TC1L615 & ( ((!TC1_D_iw[6]) # ((!TC1_R_ctrl_wrctl_inst) # (!TC1_E_valid_from_R))) # (TC1L470Q) ) ) ) # ( !TC1_W_ienable_reg[0] & ( TC1L615 & ( (TC1L470Q & (TC1_D_iw[6] & (TC1_R_ctrl_wrctl_inst & TC1_E_valid_from_R))) ) ) ) # ( TC1_W_ienable_reg[0] & ( !TC1L615 ) );


--AD1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] at FF_X8_Y6_N19
--register power-up is low

AD1_oci_ienable[0] = DFFEAS(AD1L5, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L12,  ,  ,  ,  );


--U1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE at FF_X10_Y5_N16
--register power-up is low

U1_fifo_AE = DFFEAS(U1L58, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE at FF_X13_Y6_N32
--register power-up is low

U1_ien_AE = DFFEAS(U1L80, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L79,  ,  ,  ,  );


--U1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9] at LABCELL_X12_Y6_N27
U1_av_readdata[9] = ( U1_fifo_AE & ( U1_ien_AE ) );


--U1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq at FF_X12_Y6_N40
--register power-up is low

U1_pause_irq = DFFEAS(U1L84, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF at FF_X12_Y5_N25
--register power-up is low

U1_fifo_AF = DFFEAS(U1L60, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L65 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0 at LABCELL_X12_Y6_N3
U1L65 = ( U1_ien_AF & ( (U1_pause_irq) # (U1_fifo_AF) ) );


--TC1L818 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]~0 at LABCELL_X12_Y6_N36
TC1L818 = ( TC1_W_ienable_reg[0] & ( (!AD1_oci_ienable[0] & ((U1_av_readdata[9]) # (U1L65))) ) );


--TC1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical at FF_X18_Y5_N49
--register power-up is low

TC1_R_ctrl_shift_logical = DFFEAS(TC1L239, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right at FF_X18_Y5_N19
--register power-up is low

TC1_R_ctrl_rot_right = DFFEAS(TC1_R_ctrl_rot_right_nxt, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L392 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0 at LABCELL_X23_Y6_N48
TC1L392 = ( TC1_E_shift_rot_result[0] & ( (!TC1_R_ctrl_shift_logical & ((TC1_R_ctrl_rot_right) # (TC1_E_shift_rot_result[31]))) ) ) # ( !TC1_E_shift_rot_result[0] & ( (!TC1_R_ctrl_shift_logical & (TC1_E_shift_rot_result[31] & !TC1_R_ctrl_rot_right)) ) );


--TC1L436 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~16 at LABCELL_X23_Y6_N51
TC1L436 = ( TC1_E_shift_rot_result[1] & ( (TC1_R_ctrl_shift_rot_right) # (TC1L392) ) ) # ( !TC1_E_shift_rot_result[1] & ( (TC1L392 & !TC1_R_ctrl_shift_rot_right) ) );


--WB2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~1 at LABCELL_X10_Y7_N15
WB2L26 = ( WB2_saved_grant[0] & ( TC1_d_writedata[22] ) );


--TC1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2] at FF_X18_Y6_N55
--register power-up is low

TC1_d_byteenable[2] = DFFEAS(TC1L380, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[34] at LABCELL_X12_Y9_N57
WB2_src_data[34] = ( TC1_d_byteenable[2] & ( (WB2_saved_grant[0]) # (WB2_saved_grant[1]) ) ) # ( !TC1_d_byteenable[2] & ( WB2_saved_grant[1] ) );


--TC1L1048 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0 at LABCELL_X9_Y6_N51
TC1L1048 = ( TC1L1049 & ( (!TC1_hbreak_enabled) # (!TC1_hbreak_pending) ) ) # ( !TC1L1049 & ( (!TC1_hbreak_enabled & TC1_hbreak_pending) ) );


--ND1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] at FF_X1_Y5_N25
--register power-up is low

ND1_jdo[21] = DFFEAS(ND1L41, GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] at FF_X1_Y5_N32
--register power-up is low

ND1_jdo[20] = DFFEAS(ND1L39, GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--DD1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset at FF_X6_Y6_N17
--register power-up is low

DD1_break_on_reset = DFFEAS(DD1L2, GLOBAL(A1L23),  ,  , ND1_take_action_ocimem_a,  ,  ,  ,  );


--RD1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] at FF_X9_Y4_N29
--register power-up is low

RD1_dreg[0] = DFFEAS(RD1L5, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--DD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 at MLABCELL_X6_Y6_N45
DD1L4 = ( DD1_jtag_break & ( DD1_break_on_reset & ( (!ND1_take_action_ocimem_a) # ((!ND1_jdo[20]) # (ND1_jdo[21])) ) ) ) # ( !DD1_jtag_break & ( DD1_break_on_reset & ( (!ND1_take_action_ocimem_a & ((RD1_dreg[0]))) # (ND1_take_action_ocimem_a & (ND1_jdo[21])) ) ) ) # ( DD1_jtag_break & ( !DD1_break_on_reset & ( (!ND1_take_action_ocimem_a & (((!RD1_dreg[0])))) # (ND1_take_action_ocimem_a & (((!ND1_jdo[20])) # (ND1_jdo[21]))) ) ) ) # ( !DD1_jtag_break & ( !DD1_break_on_reset & ( (ND1_take_action_ocimem_a & ND1_jdo[21]) ) ) );


--AD1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode at FF_X9_Y6_N55
--register power-up is low

AD1_oci_single_step_mode = DFFEAS(AD1L11, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L1059 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0 at LABCELL_X9_Y6_N57
TC1L1059 = ( TC1L680 & ( (TC1_hbreak_enabled & AD1_oci_single_step_mode) ) ) # ( !TC1L680 & ( (AD1_oci_single_step_mode & ((TC1_wait_for_one_post_bret_inst) # (TC1_hbreak_enabled))) ) );


--WB2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~2 at LABCELL_X13_Y10_N12
WB2L27 = ( WB2_saved_grant[0] & ( TC1_d_writedata[23] ) );


--TC1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24] at FF_X18_Y7_N5
--register power-up is low

TC1_d_writedata[24] = DFFEAS(TC1L555, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~3 at LABCELL_X13_Y10_N42
WB2L28 = ( TC1_d_writedata[24] & ( WB2_saved_grant[0] ) );


--TC1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3] at FF_X18_Y7_N31
--register power-up is low

TC1_d_byteenable[3] = DFFEAS(TC1L381, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[35] at LABCELL_X12_Y9_N36
WB2_src_data[35] = ((WB2_saved_grant[0] & TC1_d_byteenable[3])) # (WB2_saved_grant[1]);


--TC1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25] at FF_X18_Y7_N29
--register power-up is low

TC1_d_writedata[25] = DFFEAS(TC1L556, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~4 at MLABCELL_X15_Y11_N12
WB2L29 = ( TC1_d_writedata[25] & ( WB2_saved_grant[0] ) );


--TC1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26] at FF_X18_Y7_N47
--register power-up is low

TC1_d_writedata[26] = DFFEAS(TC1L557, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~5 at LABCELL_X13_Y10_N3
WB2L30 = ( TC1_d_writedata[26] & ( WB2_saved_grant[0] ) );


--AB1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1] at FF_X6_Y6_N23
--register power-up is low

AB1_altera_reset_synchronizer_int_chain[1] = DFFEAS(AB1L8, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AB1_r_sync_rst_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3] at FF_X6_Y6_N35
--register power-up is low

AB1_r_sync_rst_chain[3] = DFFEAS(AB1L21, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AB1L23 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~1 at MLABCELL_X6_Y6_N36
AB1L23 = ( AB1_r_sync_rst_chain[3] & ( AB1_altera_reset_synchronizer_int_chain[2] ) );


--WB2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~6 at MLABCELL_X15_Y9_N0
WB2L31 = ( TC1_d_writedata[11] & ( WB2_saved_grant[0] ) );


--TC1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1] at FF_X18_Y7_N34
--register power-up is low

TC1_d_byteenable[1] = DFFEAS(TC1L379, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[33] at LABCELL_X12_Y9_N39
WB2_src_data[33] = ( TC1_d_byteenable[1] & ( (WB2_saved_grant[1]) # (WB2_saved_grant[0]) ) ) # ( !TC1_d_byteenable[1] & ( WB2_saved_grant[1] ) );


--WB2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~7 at MLABCELL_X15_Y9_N45
WB2L32 = ( TC1_d_writedata[12] & ( WB2_saved_grant[0] ) );


--WB2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~8 at LABCELL_X16_Y10_N36
WB2L33 = ( TC1_d_writedata[13] & ( WB2_saved_grant[0] ) );


--WB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~9 at LABCELL_X11_Y9_N9
WB2L34 = ( TC1_d_writedata[14] & ( WB2_saved_grant[0] ) );


--WB2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~10 at LABCELL_X16_Y10_N45
WB2L35 = ( TC1_d_writedata[15] & ( WB2_saved_grant[0] ) );


--WB2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~11 at LABCELL_X13_Y10_N9
WB2L36 = ( WB2_saved_grant[0] & ( TC1_d_writedata[16] ) );


--WB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~12 at LABCELL_X11_Y9_N21
WB2L37 = ( WB2_saved_grant[0] & ( TC1_d_writedata[1] ) );


--WB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~13 at LABCELL_X11_Y9_N15
WB2L38 = ( TC1_d_writedata[2] & ( WB2_saved_grant[0] ) );


--WB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~14 at LABCELL_X11_Y9_N39
WB2L39 = ( WB2_saved_grant[0] & ( TC1_d_writedata[3] ) );


--WB2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~15 at LABCELL_X10_Y7_N0
WB2L40 = (WB2_saved_grant[0] & TC1_d_writedata[4]);


--WB2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~16 at LABCELL_X10_Y7_N9
WB2L41 = (WB2_saved_grant[0] & TC1_d_writedata[5]);


--TC1L664 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~5 at MLABCELL_X21_Y9_N54
TC1L664 = (!TC1L677 & ((!TC1L678 & ((TC1L2))) # (TC1L678 & (TC1L58))));


--WB2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~17 at LABCELL_X18_Y7_N0
WB2L42 = ( WB2_saved_grant[0] & ( TC1_d_writedata[7] ) );


--ZB4_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] at FF_X22_Y7_N38
--register power-up is low

ZB4_av_readdata_pre[27] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[27],  ,  , VCC);


--TC1L643 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27 at LABCELL_X17_Y6_N15
TC1L643 = ( UB3L2 & ( (!TC1_intr_req & (((UB2L2 & ZB4_av_readdata_pre[27])) # (YD1_q_a[27]))) ) ) # ( !UB3L2 & ( (!TC1_intr_req & (UB2L2 & ZB4_av_readdata_pre[27])) ) );


--ZB4_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] at FF_X18_Y8_N43
--register power-up is low

ZB4_av_readdata_pre[28] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[28],  ,  , VCC);


--TC1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28 at LABCELL_X17_Y6_N6
TC1L644 = ( ZB4_av_readdata_pre[28] & ( UB2L2 & ( !TC1_intr_req ) ) ) # ( !ZB4_av_readdata_pre[28] & ( UB2L2 & ( (!TC1_intr_req & (YD1_q_a[28] & UB3L2)) ) ) ) # ( ZB4_av_readdata_pre[28] & ( !UB2L2 & ( (!TC1_intr_req & (YD1_q_a[28] & UB3L2)) ) ) ) # ( !ZB4_av_readdata_pre[28] & ( !UB2L2 & ( (!TC1_intr_req & (YD1_q_a[28] & UB3L2)) ) ) );


--ZB4_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] at FF_X24_Y8_N10
--register power-up is low

ZB4_av_readdata_pre[29] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[29],  ,  , VCC);


--TC1L645 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29 at LABCELL_X17_Y8_N45
TC1L645 = ( ZB4_av_readdata_pre[29] & ( (!TC1_intr_req & (((UB3L2 & YD1_q_a[29])) # (UB2L2))) ) ) # ( !ZB4_av_readdata_pre[29] & ( (UB3L2 & (YD1_q_a[29] & !TC1_intr_req)) ) );


--ZB4_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] at FF_X10_Y5_N7
--register power-up is low

ZB4_av_readdata_pre[30] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[30],  ,  , VCC);


--TC1L646 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30 at LABCELL_X17_Y6_N45
TC1L646 = ( !TC1_intr_req & ( (!UB3L2 & (UB2L2 & (ZB4_av_readdata_pre[30]))) # (UB3L2 & (((UB2L2 & ZB4_av_readdata_pre[30])) # (YD1_q_a[30]))) ) );


--ZB4_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] at FF_X12_Y5_N28
--register power-up is low

ZB4_av_readdata_pre[31] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[31],  ,  , VCC);


--TC1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31 at LABCELL_X17_Y8_N42
TC1L647 = ( ZB4_av_readdata_pre[31] & ( (!TC1_intr_req & (((UB3L2 & YD1_q_a[31])) # (UB2L2))) ) ) # ( !ZB4_av_readdata_pre[31] & ( (UB3L2 & (!TC1_intr_req & YD1_q_a[31])) ) );


--WB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~18 at MLABCELL_X15_Y10_N51
WB2L43 = ( WB2_saved_grant[0] & ( TC1_d_writedata[9] ) );


--WB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~19 at LABCELL_X13_Y10_N24
WB2L44 = ( TC1_d_writedata[8] & ( WB2_saved_grant[0] ) );


--TC1L663 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~6 at MLABCELL_X21_Y9_N57
TC1L663 = (!TC1L677 & ((!TC1L678 & ((TC1L6))) # (TC1L678 & (TC1L62))));


--WB2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~20 at LABCELL_X10_Y7_N42
WB2L45 = (WB2_saved_grant[0] & TC1_d_writedata[6]);


--TC1L665 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~7 at MLABCELL_X21_Y9_N12
TC1L665 = ( TC1L10 & ( (!TC1L677 & ((!TC1L678) # (TC1L66))) ) ) # ( !TC1L10 & ( (!TC1L677 & (TC1L678 & TC1L66)) ) );


--WB2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~21 at MLABCELL_X15_Y9_N42
WB2L46 = ( TC1_d_writedata[10] & ( WB2_saved_grant[0] ) );


--TC1L676 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~8 at LABCELL_X22_Y9_N48
TC1L676 = ( TC1L70 & ( ((TC1L678) # (TC1L14)) # (TC1L677) ) ) # ( !TC1L70 & ( ((TC1L14 & !TC1L678)) # (TC1L677) ) );


--TC1L667 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~9 at MLABCELL_X21_Y9_N9
TC1L667 = ( TC1L18 & ( (!TC1L677 & ((!TC1L678) # (TC1L74))) ) ) # ( !TC1L18 & ( (!TC1L677 & (TC1L678 & TC1L74)) ) );


--TC1L666 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~10 at MLABCELL_X21_Y9_N15
TC1L666 = ( TC1L22 & ( (!TC1L677 & ((!TC1L678) # (TC1L78))) ) ) # ( !TC1L22 & ( (!TC1L677 & (TC1L678 & TC1L78)) ) );


--TC1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3] at FF_X17_Y5_N10
--register power-up is low

TC1_av_ld_byte2_data[3] = DFFEAS(TC1L951, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~22 at LABCELL_X11_Y9_N30
WB2L47 = ( TC1_d_writedata[17] & ( WB2_saved_grant[0] ) );


--ZB1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] at FF_X13_Y6_N29
--register power-up is low

ZB1_av_readdata_pre[12] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , NB2_b_non_empty,  ,  , VCC);


--TC1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4] at FF_X17_Y7_N19
--register power-up is low

TC1_av_ld_byte2_data[4] = DFFEAS(TC1L956, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~23 at LABCELL_X11_Y9_N3
WB2L48 = ( TC1_d_writedata[18] & ( WB2_saved_grant[0] ) );


--TC1L668 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~11 at MLABCELL_X21_Y9_N0
TC1L668 = (!TC1L677 & ((!TC1L678 & (TC1L34)) # (TC1L678 & ((TC1L90)))));


--ZB1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] at FF_X12_Y6_N28
--register power-up is low

ZB1_av_readdata_pre[9] = DFFEAS(U1_av_readdata[9], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1] at FF_X17_Y5_N56
--register power-up is low

TC1_av_ld_byte2_data[1] = DFFEAS(TC1L942, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L669 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~12 at MLABCELL_X21_Y9_N3
TC1L669 = ( TC1L38 & ( (!TC1L677 & ((!TC1L678) # (TC1L94))) ) ) # ( !TC1L38 & ( (!TC1L677 & (TC1L678 & TC1L94)) ) );


--ZB1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] at FF_X12_Y6_N10
--register power-up is low

ZB1_av_readdata_pre[10] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , U1_ac,  ,  , VCC);


--TC1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2] at FF_X16_Y6_N20
--register power-up is low

TC1_av_ld_byte2_data[2] = DFFEAS(TC1L946, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L670 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~13 at MLABCELL_X21_Y9_N30
TC1L670 = ( TC1L42 & ( TC1L98 & ( !TC1L677 ) ) ) # ( !TC1L42 & ( TC1L98 & ( (TC1L678 & !TC1L677) ) ) ) # ( TC1L42 & ( !TC1L98 & ( (!TC1L678 & !TC1L677) ) ) );


--TC1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~17 at LABCELL_X23_Y8_N48
TC1L453 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[16])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[18])));


--WB2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~24 at LABCELL_X11_Y9_N48
WB2L49 = (TC1_d_writedata[19] & WB2_saved_grant[0]);


--ZB1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] at FF_X13_Y6_N20
--register power-up is low

ZB1_av_readdata_pre[15] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , U1_rvalid,  ,  , VCC);


--TC1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7] at FF_X17_Y5_N13
--register power-up is low

TC1_av_ld_byte2_data[7] = DFFEAS(TC1L967, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~25 at LABCELL_X10_Y7_N30
WB2L50 = ( WB2_saved_grant[0] & ( TC1_d_writedata[21] ) );


--WB2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~26 at LABCELL_X13_Y10_N33
WB2L51 = ( TC1_d_writedata[20] & ( WB2_saved_grant[0] ) );


--ZB1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] at FF_X13_Y6_N56
--register power-up is low

ZB1_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , U1_woverflow,  ,  , VCC);


--TC1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6] at FF_X16_Y6_N1
--register power-up is low

TC1_av_ld_byte2_data[6] = DFFEAS(TC1L963, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L918 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~0 at LABCELL_X16_Y6_N36
TC1L918 = ( UB3L1 & ( TC1_av_ld_aligning_data & ( (!TC1L681 & (TC1L861)) # (TC1L681 & ((!TC1L920))) ) ) ) # ( !UB3L1 & ( TC1_av_ld_aligning_data & ( (!TC1L681 & (TC1L861)) # (TC1L681 & ((!TC1L920))) ) ) ) # ( UB3L1 & ( !TC1_av_ld_aligning_data & ( (!TC1L920) # (YD1_q_a[14]) ) ) ) # ( !UB3L1 & ( !TC1_av_ld_aligning_data & ( !TC1L920 ) ) );


--ZB1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] at FF_X10_Y5_N4
--register power-up is low

ZB1_av_readdata_pre[13] = DFFEAS(ZB1L23, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5] at FF_X16_Y6_N5
--register power-up is low

TC1_av_ld_byte2_data[5] = DFFEAS(TC1L960, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L915 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~1 at LABCELL_X16_Y6_N6
TC1L915 = ( TC1L861 & ( TC1_av_ld_aligning_data & ( (!TC1L917) # (!TC1L681) ) ) ) # ( !TC1L861 & ( TC1_av_ld_aligning_data & ( (!TC1L917 & TC1L681) ) ) ) # ( TC1L861 & ( !TC1_av_ld_aligning_data & ( (!TC1L917) # ((YD1_q_a[13] & UB3L1)) ) ) ) # ( !TC1L861 & ( !TC1_av_ld_aligning_data & ( (!TC1L917) # ((YD1_q_a[13] & UB3L1)) ) ) );


--TC1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2 at MLABCELL_X25_Y5_N9
TC1L208 = ( TC1L206 & ( (TC1L569 & ((TC1L209) # (TC1L219))) ) ) # ( !TC1L206 );


--TC1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0 at LABCELL_X24_Y8_N0
TC1L205 = ( !TC1_D_iw[14] & ( TC1L569 & ( (!TC1_D_iw[12] & (TC1_D_iw[16] & (TC1_D_iw[15] & TC1_D_iw[13]))) ) ) );


--TC1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0 at MLABCELL_X28_Y5_N42
TC1L247 = ( !TC1L594 & ( (!TC1L596 & !TC1L595) ) );


--TC1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1 at LABCELL_X22_Y5_N24
TC1L248 = ( TC1L569 & ( TC1L597 ) ) # ( !TC1L569 & ( TC1L597 & ( TC1L223 ) ) ) # ( TC1L569 & ( !TC1L597 & ( ((!TC1L247) # (TC1L223)) # (TC1L598) ) ) ) # ( !TC1L569 & ( !TC1L597 & ( TC1L223 ) ) );


--PD1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34] at FF_X3_Y4_N44
--register power-up is low

PD1_sr[34] = DFFEAS(PD1L70, A1L5,  ,  , PD1L41,  ,  ,  ,  );


--W1_readdata[1] is nios_system:u0|nios_system_leds:leds|readdata[1] at MLABCELL_X15_Y4_N36
W1_readdata[1] = ( W1_data_out[1] & ( (!TC1_W_alu_result[3] & !TC1_W_alu_result[2]) ) );


--W1_readdata[2] is nios_system:u0|nios_system_leds:leds|readdata[2] at MLABCELL_X15_Y4_N39
W1_readdata[2] = ( !TC1_W_alu_result[2] & ( (!TC1_W_alu_result[3] & W1_data_out[2]) ) );


--W1_readdata[3] is nios_system:u0|nios_system_leds:leds|readdata[3] at LABCELL_X16_Y4_N15
W1_readdata[3] = ( !TC1_W_alu_result[3] & ( W1_data_out[3] & ( !TC1_W_alu_result[2] ) ) );


--W1_readdata[4] is nios_system:u0|nios_system_leds:leds|readdata[4] at LABCELL_X12_Y4_N0
W1_readdata[4] = ( !TC1_W_alu_result[2] & ( !TC1_W_alu_result[3] & ( W1_data_out[4] ) ) );


--W1_readdata[5] is nios_system:u0|nios_system_leds:leds|readdata[5] at LABCELL_X16_Y4_N33
W1_readdata[5] = ( W1_data_out[5] & ( !TC1_W_alu_result[2] & ( !TC1_W_alu_result[3] ) ) );


--W1_readdata[6] is nios_system:u0|nios_system_leds:leds|readdata[6] at MLABCELL_X15_Y4_N18
W1_readdata[6] = ( !TC1_W_alu_result[2] & ( (!TC1_W_alu_result[3] & W1_data_out[6]) ) );


--W1_readdata[7] is nios_system:u0|nios_system_leds:leds|readdata[7] at LABCELL_X12_Y4_N48
W1_readdata[7] = ( !TC1_W_alu_result[3] & ( (W1_data_out[7] & !TC1_W_alu_result[2]) ) );


--U1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr at FF_X10_Y5_N2
--register power-up is low

U1_fifo_wr = DFFEAS(U1L77, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X10_Y5_N19
--register power-up is low

NB1_b_non_empty = DFFEAS(NB1L8, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L86 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0 at LABCELL_X7_Y4_N0
U1L86 = ( NB1_b_non_empty & ( !EB1_rvalid0 & ( (!U1_r_val) # (!EB1_r_ena1) ) ) );


--QB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X7_Y3_N31
--register power-up is low

QB2_counter_reg_bit[0] = DFFEAS(QB2_counter_comb_bita0, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X7_Y3_N34
--register power-up is low

QB2_counter_reg_bit[1] = DFFEAS(QB2_counter_comb_bita1, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X7_Y3_N37
--register power-up is low

QB2_counter_reg_bit[2] = DFFEAS(QB2_counter_comb_bita2, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X7_Y3_N40
--register power-up is low

QB2_counter_reg_bit[3] = DFFEAS(QB2_counter_comb_bita3, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X7_Y3_N43
--register power-up is low

QB2_counter_reg_bit[4] = DFFEAS(QB2_counter_comb_bita4, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X7_Y3_N46
--register power-up is low

QB2_counter_reg_bit[5] = DFFEAS(QB2_counter_comb_bita5, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--QB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X8_Y3_N31
--register power-up is low

QB1_counter_reg_bit[0] = DFFEAS(QB1_counter_comb_bita0, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L86,  ,  ,  ,  );


--QB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X8_Y3_N34
--register power-up is low

QB1_counter_reg_bit[1] = DFFEAS(QB1_counter_comb_bita1, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L86,  ,  ,  ,  );


--QB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X8_Y3_N37
--register power-up is low

QB1_counter_reg_bit[2] = DFFEAS(QB1_counter_comb_bita2, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L86,  ,  ,  ,  );


--QB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X8_Y3_N40
--register power-up is low

QB1_counter_reg_bit[3] = DFFEAS(QB1_counter_comb_bita3, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L86,  ,  ,  ,  );


--QB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X8_Y3_N43
--register power-up is low

QB1_counter_reg_bit[4] = DFFEAS(QB1_counter_comb_bita4, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L86,  ,  ,  ,  );


--QB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X8_Y3_N46
--register power-up is low

QB1_counter_reg_bit[5] = DFFEAS(QB1_counter_comb_bita5, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L86,  ,  ,  ,  );


--NB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X11_Y5_N55
--register power-up is low

NB2_b_non_empty = DFFEAS(NB2L8, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0 at LABCELL_X10_Y3_N42
U1L73 = ( !U1L70Q & ( !TC1_W_alu_result[2] ) );


--U1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1 at LABCELL_X12_Y6_N12
U1L74 = ( U1L73 & ( (ZB1L36 & (CC1L7 & (NB2_b_non_empty & !YB1_mem_used[1]))) ) );


--RB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X12_Y5_N5
--register power-up is low

RB2_counter_reg_bit[1] = DFFEAS(RB2_counter_comb_bita1, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X12_Y5_N2
--register power-up is low

RB2_counter_reg_bit[0] = DFFEAS(RB2_counter_comb_bita0, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--EB1L57Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 at FF_X7_Y4_N41
--register power-up is low

EB1L57Q = AMPP_FUNCTION(A1L23, EB1L56, !AB1_r_sync_rst);


--RB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X12_Y5_N17
--register power-up is low

RB2_counter_reg_bit[5] = DFFEAS(RB2_counter_comb_bita5, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X12_Y5_N14
--register power-up is low

RB2_counter_reg_bit[4] = DFFEAS(RB2_counter_comb_bita4, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X12_Y5_N11
--register power-up is low

RB2_counter_reg_bit[3] = DFFEAS(RB2_counter_comb_bita3, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X12_Y5_N7
--register power-up is low

RB2_counter_reg_bit[2] = DFFEAS(RB2_counter_comb_bita2, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--NB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X11_Y5_N0
NB2L5 = ( RB2_counter_reg_bit[4] & ( (RB2_counter_reg_bit[5] & (NB2_b_non_empty & (RB2_counter_reg_bit[2] & RB2_counter_reg_bit[3]))) ) );


--NB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X11_Y5_N6
NB2L6 = ( NB2_b_full & ( !U1L74 ) ) # ( !NB2_b_full & ( !U1L74 & ( (RB2_counter_reg_bit[1] & (EB1L57Q & (RB2_counter_reg_bit[0] & NB2L5))) ) ) );


--EB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4] at FF_X4_Y3_N31
--register power-up is low

EB1_td_shift[4] = AMPP_FUNCTION(A1L5, EB1L82, !N1_clr_reg, EB1L64);


--EB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7 at LABCELL_X4_Y3_N36
EB1L81 = AMPP_FUNCTION(!EB1L78, !EB1_rdata[1], !EB1_count[9], !Q1_state[4], !EB1_td_shift[4]);


--EB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read at FF_X6_Y2_N58
--register power-up is low

EB1_read = AMPP_FUNCTION(A1L5, EB1L41, !N1_clr_reg, EB1L109);


--WB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~0 at MLABCELL_X8_Y6_N0
WB1L22 = ( WB1_saved_grant[0] & ( TC1_d_writedata[0] ) );


--WB1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[38] at LABCELL_X10_Y6_N24
WB1_src_data[38] = ( WB1_saved_grant[1] & ( TC1_W_alu_result[2] & ( (WB1_saved_grant[0]) # (TC1_F_pc[0]) ) ) ) # ( !WB1_saved_grant[1] & ( TC1_W_alu_result[2] & ( WB1_saved_grant[0] ) ) ) # ( WB1_saved_grant[1] & ( !TC1_W_alu_result[2] & ( TC1_F_pc[0] ) ) );


--WB1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[40] at LABCELL_X13_Y9_N3
WB1_src_data[40] = ( WB1_saved_grant[0] & ( ((TC1_F_pc[2] & WB1_saved_grant[1])) # (TC1_W_alu_result[4]) ) ) # ( !WB1_saved_grant[0] & ( (TC1_F_pc[2] & WB1_saved_grant[1]) ) );


--WB1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[39] at LABCELL_X10_Y9_N54
WB1_src_data[39] = ( TC1_W_alu_result[3] & ( ((WB1_saved_grant[1] & TC1_F_pc[1])) # (WB1_saved_grant[0]) ) ) # ( !TC1_W_alu_result[3] & ( (WB1_saved_grant[1] & TC1_F_pc[1]) ) );


--WB1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[45] at LABCELL_X10_Y9_N0
WB1_src_data[45] = ( WB1_saved_grant[1] & ( ((WB1_saved_grant[0] & TC1_W_alu_result[9])) # (TC1_F_pc[7]) ) ) # ( !WB1_saved_grant[1] & ( (WB1_saved_grant[0] & TC1_W_alu_result[9]) ) );


--WB1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[44] at LABCELL_X10_Y9_N30
WB1_src_data[44] = ( WB1_saved_grant[1] & ( ((TC1_W_alu_result[8] & WB1_saved_grant[0])) # (TC1_F_pc[6]) ) ) # ( !WB1_saved_grant[1] & ( (TC1_W_alu_result[8] & WB1_saved_grant[0]) ) );


--WB1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[43] at LABCELL_X10_Y9_N48
WB1_src_data[43] = ( WB1_saved_grant[1] & ( ((TC1_W_alu_result[7] & WB1_saved_grant[0])) # (TC1_F_pc[5]) ) ) # ( !WB1_saved_grant[1] & ( (TC1_W_alu_result[7] & WB1_saved_grant[0]) ) );


--WB1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[42] at LABCELL_X10_Y9_N57
WB1_src_data[42] = (!WB1_saved_grant[0] & (WB1_saved_grant[1] & (TC1_F_pc[4]))) # (WB1_saved_grant[0] & (((WB1_saved_grant[1] & TC1_F_pc[4])) # (TC1_W_alu_result[6])));


--WB1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[41] at LABCELL_X12_Y9_N15
WB1_src_data[41] = ( WB1_saved_grant[1] & ( TC1_F_pc[3] ) ) # ( !WB1_saved_grant[1] & ( TC1_F_pc[3] & ( (TC1L775Q & WB1_saved_grant[0]) ) ) ) # ( WB1_saved_grant[1] & ( !TC1_F_pc[3] & ( (TC1L775Q & WB1_saved_grant[0]) ) ) ) # ( !WB1_saved_grant[1] & ( !TC1_F_pc[3] & ( (TC1L775Q & WB1_saved_grant[0]) ) ) );


--WB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~1 at LABCELL_X9_Y6_N39
WB1L23 = ( TC1_hbreak_enabled & ( WB1_saved_grant[0] ) );


--PD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13 at LABCELL_X1_Y6_N45
PD1L65 = ( LD1_MonDReg[3] & ( PD1_sr[5] & ( (!N1_irf_reg[2][1]) # ((MD1L3) # (BD1_break_readreg[3])) ) ) ) # ( !LD1_MonDReg[3] & ( PD1_sr[5] & ( ((N1_irf_reg[2][1] & BD1_break_readreg[3])) # (MD1L3) ) ) ) # ( LD1_MonDReg[3] & ( !PD1_sr[5] & ( (!MD1L3 & ((!N1_irf_reg[2][1]) # (BD1_break_readreg[3]))) ) ) ) # ( !LD1_MonDReg[3] & ( !PD1_sr[5] & ( (N1_irf_reg[2][1] & (BD1_break_readreg[3] & !MD1L3)) ) ) );


--ND1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] at FF_X1_Y5_N26
--register power-up is low

ND1_jdo[2] = DFFEAS( , GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe, PD1_sr[2],  ,  , VCC);


--ND1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] at FF_X1_Y5_N34
--register power-up is low

ND1_jdo[5] = DFFEAS(ND1L15, GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--WC1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1] at FF_X11_Y6_N13
--register power-up is low

WC1_writedata[1] = DFFEAS(WB1L24, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L161 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 at LABCELL_X7_Y6_N15
LD1L161 = ( LD1_MonDReg[1] & ( WC1_writedata[1] ) ) # ( !LD1_MonDReg[1] & ( WC1_writedata[1] & ( !LD1_jtag_ram_access ) ) ) # ( LD1_MonDReg[1] & ( !WC1_writedata[1] & ( LD1_jtag_ram_access ) ) );


--ND1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr at FF_X8_Y4_N40
--register power-up is low

ND1_sync2_udr = DFFEAS(ND1L68, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--RD4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] at FF_X7_Y2_N26
--register power-up is low

RD4_dreg[0] = DFFEAS(RD4L4, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--ND1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 at LABCELL_X4_Y4_N27
ND1L78 = ( RD4_dreg[0] & ( !ND1_sync2_udr ) );


--PD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14 at LABCELL_X1_Y5_N36
PD1L66 = ( H1_splitter_nodes_receive_1[3] & ( (!N1_virtual_ir_scan_reg & (Q1_state[4] & PD1_sr[37])) ) );


--PD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15 at LABCELL_X2_Y3_N48
PD1L58 = ( N1_irf_reg[2][0] & ( Q1_state[3] & ( (H1_splitter_nodes_receive_1[3] & (!N1_virtual_ir_scan_reg & ((!N1_irf_reg[2][1]) # (Q1_state[4])))) ) ) ) # ( !N1_irf_reg[2][0] & ( Q1_state[3] & ( (H1_splitter_nodes_receive_1[3] & (!N1_virtual_ir_scan_reg & ((Q1_state[4]) # (N1_irf_reg[2][1])))) ) ) ) # ( N1_irf_reg[2][0] & ( !Q1_state[3] & ( (Q1_state[4] & (H1_splitter_nodes_receive_1[3] & !N1_virtual_ir_scan_reg)) ) ) ) # ( !N1_irf_reg[2][0] & ( !Q1_state[3] & ( (Q1_state[4] & (H1_splitter_nodes_receive_1[3] & !N1_virtual_ir_scan_reg)) ) ) );


--PD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16 at LABCELL_X1_Y5_N39
PD1L67 = ( A1L6 & ( (!N1_virtual_ir_scan_reg & (H1_splitter_nodes_receive_1[3] & Q1_state[4])) ) );


--ND1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir at FF_X2_Y4_N7
--register power-up is low

ND1_sync2_uir = DFFEAS(ND1L70, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--RD5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] at FF_X2_Y3_N53
--register power-up is low

RD5_dreg[0] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , RD5_din_s1,  ,  , VCC);


--ND1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 at LABCELL_X4_Y4_N42
ND1L66 = ( !ND1_sync2_uir & ( RD5_dreg[0] ) );


--LD1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 at LABCELL_X2_Y6_N6
LD1L143 = ( LD1L2 & ( ND1_take_action_ocimem_b ) );


--ND1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 at MLABCELL_X3_Y4_N57
ND1L73 = ( !ND1_jdo[35] & ( (!ND1_ir[1] & (!ND1_ir[0] & ND1_enable_action_strobe)) ) );


--ZD2_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X6_Y6_N8
--register power-up is low

ZD2_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L23),  ,  ,  , ZD2_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--AB1L13 is nios_system:u0|altera_reset_controller:rst_controller|always2~0 at MLABCELL_X6_Y6_N51
AB1L13 = ( AB1_r_sync_rst_chain[2] & ( ZD2_altera_reset_synchronizer_int_chain_out ) ) # ( !AB1_r_sync_rst_chain[2] );


--ND1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] at FF_X1_Y5_N29
--register power-up is low

ND1_jdo[26] = DFFEAS( , GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe, PD1_sr[26],  ,  , VCC);


--ND1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] at FF_X3_Y5_N31
--register power-up is low

ND1_jdo[27] = DFFEAS(ND1L52, GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] at FF_X1_Y5_N7
--register power-up is low

ND1_jdo[28] = DFFEAS(ND1L54, GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] at FF_X1_Y5_N1
--register power-up is low

ND1_jdo[29] = DFFEAS( , GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe, PD1_sr[29],  ,  , VCC);


--ND1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] at FF_X1_Y5_N10
--register power-up is low

ND1_jdo[30] = DFFEAS( , GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe, PD1_sr[30],  ,  , VCC);


--ND1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] at FF_X1_Y5_N35
--register power-up is low

ND1_jdo[31] = DFFEAS( , GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe, PD1_sr[31],  ,  , VCC);


--ND1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] at FF_X3_Y4_N50
--register power-up is low

ND1_jdo[32] = DFFEAS( , GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe, PD1_sr[32],  ,  , VCC);


--ND1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] at FF_X3_Y4_N38
--register power-up is low

ND1_jdo[33] = DFFEAS( , GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe, PD1_sr[33],  ,  , VCC);


--WB1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[32] at LABCELL_X13_Y8_N54
WB1_src_data[32] = ( WB1_saved_grant[1] ) # ( !WB1_saved_grant[1] & ( (WB1_saved_grant[0] & TC1_d_byteenable[0]) ) );


--LD1L141 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 at MLABCELL_X3_Y6_N6
LD1L141 = ( LD1L2 & ( ND1L73 & ( (!ND1_jdo[34]) # (!ND1_jdo[17]) ) ) ) # ( !LD1L2 & ( ND1L73 & ( (ND1_jdo[34] & !ND1_jdo[17]) ) ) );


--MD1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr at LABCELL_X2_Y3_N30
MD1_virtual_state_cdr = ( Q1_state[3] & ( (H1_splitter_nodes_receive_1[3] & !N1_virtual_ir_scan_reg) ) );


--PD1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 at FF_X1_Y5_N49
--register power-up is low

PD1_DRsize.100 = DFFEAS( , A1L5,  ,  , MD1_virtual_state_uir, PD1L5,  ,  , VCC);


--PD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17 at LABCELL_X1_Y4_N24
PD1L68 = ( PD1_DRsize.100 & ( (!MD1L3 & (PD1L103)) # (MD1L3 & ((A1L6))) ) ) # ( !PD1_DRsize.100 & ( (!MD1L3 & ((PD1L103))) # (MD1L3 & (PD1L56Q)) ) );


--U1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0 at LABCELL_X12_Y6_N33
U1L79 = ( !YB1_mem_used[1] & ( CC1L7 & ( (W1L2 & (!U1L70Q & TC1_W_alu_result[2])) ) ) );


--U1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo at LABCELL_X11_Y5_N3
U1_wr_rfifo = (EB1L57Q & !NB2_b_full);


--EB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0] at FF_X6_Y2_N38
--register power-up is low

EB1_wdata[0] = AMPP_FUNCTION(A1L5, EB1L91, !N1_clr_reg, EB1L109);


--QB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X6_Y4_N1
--register power-up is low

QB4_counter_reg_bit[0] = DFFEAS(QB4_counter_comb_bita0, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X6_Y4_N4
--register power-up is low

QB4_counter_reg_bit[1] = DFFEAS(QB4_counter_comb_bita1, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X6_Y4_N7
--register power-up is low

QB4_counter_reg_bit[2] = DFFEAS(QB4_counter_comb_bita2, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X6_Y4_N10
--register power-up is low

QB4_counter_reg_bit[3] = DFFEAS(QB4_counter_comb_bita3, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X6_Y4_N13
--register power-up is low

QB4_counter_reg_bit[4] = DFFEAS(QB4_counter_comb_bita4, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X6_Y4_N16
--register power-up is low

QB4_counter_reg_bit[5] = DFFEAS(QB4_counter_comb_bita5, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--QB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X6_Y4_N31
--register power-up is low

QB3_counter_reg_bit[0] = DFFEAS(QB3_counter_comb_bita0, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L74,  ,  ,  ,  );


--QB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X6_Y4_N34
--register power-up is low

QB3_counter_reg_bit[1] = DFFEAS(QB3_counter_comb_bita1, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L74,  ,  ,  ,  );


--QB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X6_Y4_N37
--register power-up is low

QB3_counter_reg_bit[2] = DFFEAS(QB3_counter_comb_bita2, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L74,  ,  ,  ,  );


--QB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X6_Y4_N40
--register power-up is low

QB3_counter_reg_bit[3] = DFFEAS(QB3_counter_comb_bita3, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L74,  ,  ,  ,  );


--QB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X6_Y4_N43
--register power-up is low

QB3_counter_reg_bit[4] = DFFEAS(QB3_counter_comb_bita4, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L74,  ,  ,  ,  );


--QB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X6_Y4_N46
--register power-up is low

QB3_counter_reg_bit[5] = DFFEAS(QB3_counter_comb_bita5, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L74,  ,  ,  ,  );


--U1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2 at LABCELL_X12_Y6_N21
U1L75 = ( U1L73 & ( (ZB1L36 & (CC1L7 & !YB1_mem_used[1])) ) );


--S1L2 is nios_system:u0|raminfr:inferred_ram|RAM~45 at MLABCELL_X15_Y7_N9
S1L2 = ( !ZB2_wait_latency_counter[1] & ( (!ZB2_wait_latency_counter[0] & !AB1_r_sync_rst) ) );


--S1L3 is nios_system:u0|raminfr:inferred_ram|RAM~46 at MLABCELL_X15_Y7_N6
S1L3 = ( S1L2 & ( (W1L2 & (!CC1L11 & (CC1L13 & !YB2_mem_used[1]))) ) );


--AD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 at LABCELL_X9_Y6_N3
AD1L2 = ( !WC1_address[2] & ( (!WC1_address[1] & AD1L1) ) );


--DD1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error at FF_X9_Y6_N23
--register power-up is low

DD1_monitor_error = DFFEAS(DD1L6, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 at LABCELL_X9_Y6_N12
AD1L8 = ( AD1_oci_ienable[0] & ( (AD1L2 & (!WC1_address[0] & DD1_monitor_error)) ) ) # ( !AD1_oci_ienable[0] & ( (AD1L2 & ((DD1_monitor_error) # (WC1_address[0]))) ) );


--key0_d3[1] is key0_d3[1] at FF_X12_Y4_N55
--register power-up is low

key0_d3[1] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , key0_d2[1],  ,  , VCC);


--V1_read_mux_out is nios_system:u0|nios_system_key1:key1|read_mux_out at LABCELL_X11_Y7_N33
V1_read_mux_out = ( !TC1_W_alu_result[2] & ( (!TC1_W_alu_result[3] & key0_d3[1]) ) );


--TC1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1 at LABCELL_X18_Y6_N51
TC1L232 = ( TC1L231 & ( !TC1_D_iw[4] ) );


--TC1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0 at LABCELL_X23_Y5_N33
TC1L229 = ( TC1_D_iw[0] & ( (!TC1_D_iw[3] & ((TC1_D_iw[1]) # (TC1_D_iw[2]))) ) );


--TC1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1 at LABCELL_X18_Y6_N57
TC1L230 = ( TC1L229 & ( TC1_D_iw[4] ) ) # ( !TC1L229 );


--TC1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0 at LABCELL_X18_Y7_N9
TC1L382 = ( TC1L232 & ( (!TC1L230) # (!TC1L114) ) ) # ( !TC1L232 & ( ((!TC1L122 & !TC1L114)) # (TC1L230) ) );


--TC1L939 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~0 at LABCELL_X17_Y5_N48
TC1L939 = ( TC1L861 & ( YD1_q_a[16] & ( (!TC1L941) # ((!TC1_av_ld_aligning_data & ((UB3L1))) # (TC1_av_ld_aligning_data & (!TC1L681))) ) ) ) # ( !TC1L861 & ( YD1_q_a[16] & ( (!TC1L941 & (((!TC1_av_ld_aligning_data)) # (TC1L681))) # (TC1L941 & (((UB3L1 & !TC1_av_ld_aligning_data)))) ) ) ) # ( TC1L861 & ( !YD1_q_a[16] & ( (!TC1L941) # ((!TC1L681 & TC1_av_ld_aligning_data)) ) ) ) # ( !TC1L861 & ( !YD1_q_a[16] & ( (!TC1L941 & ((!TC1_av_ld_aligning_data) # (TC1L681))) ) ) );


--TC1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb at FF_X22_Y5_N49
--register power-up is low

TC1_E_invert_arith_src_msb = DFFEAS(TC1L346, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L838 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~15 at MLABCELL_X21_Y6_N39
TC1L838 = ( TC1_R_ctrl_br_cmp & ( TC1_W_alu_result[16] & ( (TC1L928Q & TC1_R_ctrl_ld) ) ) ) # ( !TC1_R_ctrl_br_cmp & ( TC1_W_alu_result[16] & ( (!TC1_R_ctrl_ld & ((!TC1_R_ctrl_rd_ctl_reg))) # (TC1_R_ctrl_ld & (TC1L928Q)) ) ) ) # ( TC1_R_ctrl_br_cmp & ( !TC1_W_alu_result[16] & ( (TC1L928Q & TC1_R_ctrl_ld) ) ) ) # ( !TC1_R_ctrl_br_cmp & ( !TC1_W_alu_result[16] & ( (TC1L928Q & TC1_R_ctrl_ld) ) ) );


--TC1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0 at LABCELL_X22_Y5_N6
TC1L249 = ( TC1L250 ) # ( !TC1L250 & ( (TC1L228) # (TC1L762) ) );


--TC1L844 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~16 at LABCELL_X24_Y6_N27
TC1L844 = ( TC1_W_alu_result[22] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte2_data[6])))) ) ) # ( !TC1_W_alu_result[22] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte2_data[6]) ) );


--TC1L843 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~17 at LABCELL_X24_Y6_N42
TC1L843 = ( TC1_W_alu_result[21] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & ((!TC1_R_ctrl_br_cmp)))) # (TC1_R_ctrl_ld & (((TC1L936Q)))) ) ) # ( !TC1_W_alu_result[21] & ( (TC1_R_ctrl_ld & TC1L936Q) ) );


--TC1L842 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~18 at LABCELL_X24_Y6_N0
TC1L842 = ( TC1_W_alu_result[20] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & ((!TC1_R_ctrl_br_cmp)))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte2_data[4])))) ) ) # ( !TC1_W_alu_result[20] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte2_data[4]) ) );


--TC1L841 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~19 at LABCELL_X24_Y6_N18
TC1L841 = ( TC1_W_alu_result[19] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & ((!TC1_R_ctrl_br_cmp)))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte2_data[3])))) ) ) # ( !TC1_W_alu_result[19] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte2_data[3]) ) );


--TC1L840 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~20 at LABCELL_X24_Y6_N3
TC1L840 = ( TC1L932Q & ( ((!TC1_R_ctrl_rd_ctl_reg & (TC1_W_alu_result[18] & !TC1_R_ctrl_br_cmp))) # (TC1_R_ctrl_ld) ) ) # ( !TC1L932Q & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & (TC1_W_alu_result[18] & !TC1_R_ctrl_br_cmp))) ) );


--TC1L839 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~21 at LABCELL_X24_Y6_N45
TC1L839 = ( TC1_W_alu_result[17] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & ((!TC1_R_ctrl_br_cmp)))) # (TC1_R_ctrl_ld & (((TC1L930Q)))) ) ) # ( !TC1_W_alu_result[17] & ( (TC1_R_ctrl_ld & TC1L930Q) ) );


--TC1L846 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~22 at LABCELL_X24_Y6_N21
TC1L846 = ( TC1_W_alu_result[24] & ( (!TC1_R_ctrl_ld & (!TC1_R_ctrl_rd_ctl_reg & ((!TC1_R_ctrl_br_cmp)))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte3_data[0])))) ) ) # ( !TC1_W_alu_result[24] & ( (TC1_R_ctrl_ld & TC1_av_ld_byte3_data[0]) ) );


--TC1L845 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~23 at MLABCELL_X21_Y6_N33
TC1L845 = ( TC1_R_ctrl_br_cmp & ( TC1_W_alu_result[23] & ( (TC1_av_ld_byte2_data[7] & TC1_R_ctrl_ld) ) ) ) # ( !TC1_R_ctrl_br_cmp & ( TC1_W_alu_result[23] & ( (!TC1_R_ctrl_ld & ((!TC1_R_ctrl_rd_ctl_reg))) # (TC1_R_ctrl_ld & (TC1_av_ld_byte2_data[7])) ) ) ) # ( TC1_R_ctrl_br_cmp & ( !TC1_W_alu_result[23] & ( (TC1_av_ld_byte2_data[7] & TC1_R_ctrl_ld) ) ) ) # ( !TC1_R_ctrl_br_cmp & ( !TC1_W_alu_result[23] & ( (TC1_av_ld_byte2_data[7] & TC1_R_ctrl_ld) ) ) );


--TC1L848 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~24 at LABCELL_X19_Y6_N15
TC1L848 = ( TC1_R_ctrl_rd_ctl_reg & ( TC1_R_ctrl_br_cmp & ( (TC1L975Q & TC1_R_ctrl_ld) ) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( TC1_R_ctrl_br_cmp & ( (TC1L975Q & TC1_R_ctrl_ld) ) ) ) # ( TC1_R_ctrl_rd_ctl_reg & ( !TC1_R_ctrl_br_cmp & ( (TC1L975Q & TC1_R_ctrl_ld) ) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( !TC1_R_ctrl_br_cmp & ( (!TC1_R_ctrl_ld & (TC1_W_alu_result[26])) # (TC1_R_ctrl_ld & ((TC1L975Q))) ) ) );


--TC1L847 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~25 at LABCELL_X19_Y6_N45
TC1L847 = ( TC1_av_ld_byte3_data[1] & ( ((!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp & TC1_W_alu_result[25]))) # (TC1_R_ctrl_ld) ) ) # ( !TC1_av_ld_byte3_data[1] & ( (!TC1_R_ctrl_rd_ctl_reg & (!TC1_R_ctrl_br_cmp & (!TC1_R_ctrl_ld & TC1_W_alu_result[25]))) ) );


--TC1L850 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~26 at MLABCELL_X21_Y6_N24
TC1L850 = ( TC1_R_ctrl_rd_ctl_reg & ( TC1L978Q & ( TC1_R_ctrl_ld ) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( TC1L978Q & ( ((TC1_W_alu_result[28] & !TC1_R_ctrl_br_cmp)) # (TC1_R_ctrl_ld) ) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( !TC1L978Q & ( (TC1_W_alu_result[28] & (!TC1_R_ctrl_ld & !TC1_R_ctrl_br_cmp)) ) ) );


--TC1L849 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~27 at LABCELL_X19_Y6_N51
TC1L849 = ( TC1_R_ctrl_rd_ctl_reg & ( TC1_R_ctrl_br_cmp & ( (TC1_av_ld_byte3_data[3] & TC1_R_ctrl_ld) ) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( TC1_R_ctrl_br_cmp & ( (TC1_av_ld_byte3_data[3] & TC1_R_ctrl_ld) ) ) ) # ( TC1_R_ctrl_rd_ctl_reg & ( !TC1_R_ctrl_br_cmp & ( (TC1_av_ld_byte3_data[3] & TC1_R_ctrl_ld) ) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( !TC1_R_ctrl_br_cmp & ( (!TC1_R_ctrl_ld & ((TC1_W_alu_result[27]))) # (TC1_R_ctrl_ld & (TC1_av_ld_byte3_data[3])) ) ) );


--TC1L853 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~28 at MLABCELL_X21_Y6_N54
TC1L853 = ( TC1_R_ctrl_br_cmp & ( TC1_av_ld_byte3_data[7] & ( TC1_R_ctrl_ld ) ) ) # ( !TC1_R_ctrl_br_cmp & ( TC1_av_ld_byte3_data[7] & ( ((TC1_W_alu_result[31] & !TC1_R_ctrl_rd_ctl_reg)) # (TC1_R_ctrl_ld) ) ) ) # ( !TC1_R_ctrl_br_cmp & ( !TC1_av_ld_byte3_data[7] & ( (TC1_W_alu_result[31] & (!TC1_R_ctrl_ld & !TC1_R_ctrl_rd_ctl_reg)) ) ) );


--TC1L852 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~29 at MLABCELL_X21_Y6_N51
TC1L852 = ( TC1_R_ctrl_rd_ctl_reg & ( (TC1_av_ld_byte3_data[6] & TC1_R_ctrl_ld) ) ) # ( !TC1_R_ctrl_rd_ctl_reg & ( (!TC1_R_ctrl_ld & (TC1_W_alu_result[30] & ((!TC1_R_ctrl_br_cmp)))) # (TC1_R_ctrl_ld & (((TC1_av_ld_byte3_data[6])))) ) );


--TC1L851 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~30 at MLABCELL_X21_Y6_N18
TC1L851 = ( TC1_W_alu_result[29] & ( TC1_av_ld_byte3_data[5] & ( ((!TC1_R_ctrl_br_cmp & !TC1_R_ctrl_rd_ctl_reg)) # (TC1_R_ctrl_ld) ) ) ) # ( !TC1_W_alu_result[29] & ( TC1_av_ld_byte3_data[5] & ( TC1_R_ctrl_ld ) ) ) # ( TC1_W_alu_result[29] & ( !TC1_av_ld_byte3_data[5] & ( (!TC1_R_ctrl_br_cmp & (!TC1_R_ctrl_ld & !TC1_R_ctrl_rd_ctl_reg)) ) ) );


--TC1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~17 at LABCELL_X24_Y8_N30
TC1L599 = ( TC1_D_iw[14] & ( TC1_D_iw[12] & ( (!TC1_D_iw[11] & (TC1_D_iw[16] & (!TC1_D_iw[15] & TC1_D_iw[13]))) ) ) );


--TC1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl at LABCELL_X22_Y8_N0
TC1_D_op_wrctl = ( TC1L569 & ( TC1L599 ) );


--AD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 at LABCELL_X9_Y6_N27
AD1L12 = ( WC1_write & ( WC1_address[0] & ( (AD1L1 & (WC1_debugaccess & (!WC1_address[1] & !WC1_address[2]))) ) ) );


--NB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X10_Y5_N25
--register power-up is low

NB1_b_full = DFFEAS(NB1L4, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X10_Y5_N41
--register power-up is low

RB1_counter_reg_bit[3] = DFFEAS(RB1_counter_comb_bita3, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X10_Y5_N31
--register power-up is low

RB1_counter_reg_bit[0] = DFFEAS(RB1_counter_comb_bita0, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X10_Y5_N37
--register power-up is low

RB1_counter_reg_bit[2] = DFFEAS(RB1_counter_comb_bita2, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X10_Y5_N35
--register power-up is low

RB1_counter_reg_bit[1] = DFFEAS(RB1_counter_comb_bita1, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--U1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0 at LABCELL_X10_Y5_N12
U1L57 = ( RB1_counter_reg_bit[3] & ( ((RB1_counter_reg_bit[2]) # (RB1_counter_reg_bit[1])) # (RB1_counter_reg_bit[0]) ) );


--RB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X10_Y5_N47
--register power-up is low

RB1_counter_reg_bit[5] = DFFEAS(RB1_counter_comb_bita5, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X10_Y5_N43
--register power-up is low

RB1_counter_reg_bit[4] = DFFEAS(RB1_counter_comb_bita4, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--U1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1 at LABCELL_X10_Y5_N15
U1L58 = ( !NB1_b_full & ( (!U1L57 & (!RB1_counter_reg_bit[5] & !RB1_counter_reg_bit[4])) ) );


--EB1L59Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 at FF_X7_Y4_N56
--register power-up is low

EB1L59Q = AMPP_FUNCTION(A1L23, EB1L58, !AB1_r_sync_rst);


--U1L84 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0 at LABCELL_X12_Y6_N39
U1L84 = ( U1_read_0 & ( (NB2_b_non_empty & EB1L59Q) ) ) # ( !U1_read_0 & ( ((NB2_b_non_empty & EB1L59Q)) # (U1_pause_irq) ) );


--U1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0 at LABCELL_X12_Y5_N18
U1L59 = ( RB2_counter_reg_bit[0] & ( U1L22 & ( U1L18 ) ) ) # ( !RB2_counter_reg_bit[0] & ( U1L22 & ( U1L18 ) ) ) # ( RB2_counter_reg_bit[0] & ( !U1L22 & ( U1L18 ) ) ) # ( !RB2_counter_reg_bit[0] & ( !U1L22 & ( (U1L18 & U1L26) ) ) );


--U1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1 at LABCELL_X12_Y5_N24
U1L60 = ( !U1L10 & ( !U1L2 & ( (!U1L14 & (!U1L6 & !U1L59)) ) ) );


--TC1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~1 at LABCELL_X18_Y5_N48
TC1L239 = ( TC1L582 & ( TC1L584 & ( TC1L569 ) ) ) # ( !TC1L582 & ( TC1L584 & ( TC1L569 ) ) ) # ( TC1L582 & ( !TC1L584 & ( TC1L569 ) ) ) # ( !TC1L582 & ( !TC1L584 & ( (TC1L569 & TC1L238) ) ) );


--TC1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt at LABCELL_X18_Y5_N18
TC1_R_ctrl_rot_right_nxt = ( TC1L569 & ( TC1L583 ) );


--TC1L467 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~18 at LABCELL_X23_Y6_N21
TC1L467 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[30]))) # (TC1_R_ctrl_shift_rot_right & (TC1L392));


--AD1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] at FF_X8_Y6_N40
--register power-up is low

AD1_oci_ienable[31] = DFFEAS(AD1L7, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L12,  ,  ,  ,  );


--AD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~1 at LABCELL_X9_Y6_N15
AD1L9 = ( AD1_oci_ienable[31] & ( (AD1L2 & WC1_address[0]) ) );


--TC1L554 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0 at LABCELL_X18_Y6_N42
TC1L554 = ( TC1L229 & ( TC1_D_iw[4] ) ) # ( !TC1L229 & ( (!TC1L231) # (TC1_D_iw[4]) ) );


--TC1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~1 at LABCELL_X18_Y6_N54
TC1L380 = ( TC1L232 & ( (!TC1L230) # (TC1L114) ) ) # ( !TC1L232 & ( ((!TC1L122 & TC1L114)) # (TC1L230) ) );


--ND1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] at FF_X4_Y5_N17
--register power-up is low

ND1_jdo[19] = DFFEAS( , GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe, PD1_sr[19],  ,  , VCC);


--ND1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] at FF_X1_Y5_N44
--register power-up is low

ND1_jdo[18] = DFFEAS( , GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe, PD1_sr[18],  ,  , VCC);


--DD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 at MLABCELL_X6_Y6_N15
DD1L2 = ((!ND1_jdo[18] & DD1_break_on_reset)) # (ND1_jdo[19]);


--RD1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 at FF_X9_Y4_N8
--register power-up is low

RD1_din_s1 = DFFEAS(RD1L2, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WC1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3] at FF_X6_Y5_N22
--register power-up is low

WC1_writedata[3] = DFFEAS(WB1L25, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 at LABCELL_X9_Y6_N54
AD1L11 = ( AD1L13 & ( WC1_writedata[3] ) ) # ( !AD1L13 & ( AD1_oci_single_step_mode ) );


--TC1L555 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1 at LABCELL_X18_Y7_N3
TC1L555 = ( TC1L232 & ( (!TC1L230 & ((YC2_q_b[0]))) # (TC1L230 & (YC2_q_b[8])) ) ) # ( !TC1L232 & ( (!TC1L230 & ((YC2_q_b[0]))) # (TC1L230 & (YC2_q_b[24])) ) );


--TC1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~2 at LABCELL_X18_Y7_N30
TC1L381 = ( TC1L122 & ( (!TC1L230 $ (!TC1L232)) # (TC1L114) ) ) # ( !TC1L122 & ( (!TC1L230 & (TC1L232)) # (TC1L230 & ((!TC1L232) # (TC1L114))) ) );


--TC1L556 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2 at LABCELL_X18_Y7_N27
TC1L556 = ( YC2_q_b[9] & ( (!TC1L230 & (YC2_q_b[1])) # (TC1L230 & (((YC2_q_b[25]) # (TC1L232)))) ) ) # ( !YC2_q_b[9] & ( (!TC1L230 & (YC2_q_b[1])) # (TC1L230 & (((!TC1L232 & YC2_q_b[25])))) ) );


--TC1L557 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3 at LABCELL_X18_Y7_N45
TC1L557 = ( TC1L232 & ( (!TC1L230 & (YC2_q_b[2])) # (TC1L230 & ((YC2_q_b[10]))) ) ) # ( !TC1L232 & ( (!TC1L230 & (YC2_q_b[2])) # (TC1L230 & ((YC2_q_b[26]))) ) );


--AB1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0] at FF_X6_Y6_N20
--register power-up is low

AB1_altera_reset_synchronizer_int_chain[0] = DFFEAS(AB1L6, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TC1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~3 at LABCELL_X18_Y7_N33
TC1L379 = ( TC1L114 & ( !TC1L230 $ (!TC1L232) ) ) # ( !TC1L114 & ( ((TC1L122) # (TC1L232)) # (TC1L230) ) );


--WC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0 at LABCELL_X9_Y6_N42
WC1L79 = ( AD1_oci_ienable[31] & ( (AD1L2 & ((DD1_monitor_ready) # (WC1_address[0]))) ) ) # ( !AD1_oci_ienable[31] & ( (AD1L2 & (!WC1_address[0] & DD1_monitor_ready)) ) );


--DD1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go at FF_X9_Y6_N19
--register power-up is low

DD1_monitor_go = DFFEAS(DD1L9, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WC1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1 at LABCELL_X9_Y6_N45
WC1L80 = ( AD1_oci_ienable[31] & ( (AD1L2 & ((DD1_monitor_go) # (WC1_address[0]))) ) ) # ( !AD1_oci_ienable[31] & ( (AD1L2 & (!WC1_address[0] & DD1_monitor_go)) ) );


--WC1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2 at LABCELL_X9_Y6_N0
WC1L81 = ( WC1_address[0] & ( (AD1_oci_ienable[31] & AD1L2) ) ) # ( !WC1_address[0] & ( (AD1_oci_single_step_mode & AD1L2) ) );


--TC1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27] at FF_X18_Y7_N23
--register power-up is low

TC1_d_writedata[27] = DFFEAS(TC1L558, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~27 at LABCELL_X13_Y10_N39
WB2L52 = ( TC1_d_writedata[27] & ( WB2_saved_grant[0] ) );


--TC1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28] at FF_X18_Y7_N41
--register power-up is low

TC1_d_writedata[28] = DFFEAS(TC1L559, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~28 at LABCELL_X13_Y10_N57
WB2L53 = ( WB2_saved_grant[0] & ( TC1_d_writedata[28] ) );


--TC1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29] at FF_X18_Y7_N59
--register power-up is low

TC1_d_writedata[29] = DFFEAS(TC1L560, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~29 at LABCELL_X13_Y10_N48
WB2L54 = ( TC1_d_writedata[29] & ( WB2_saved_grant[0] ) );


--TC1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30] at FF_X18_Y7_N17
--register power-up is low

TC1_d_writedata[30] = DFFEAS(TC1L561, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~30 at MLABCELL_X15_Y11_N42
WB2L55 = ( WB2_saved_grant[0] & ( TC1_d_writedata[30] ) );


--TC1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31] at FF_X18_Y7_N50
--register power-up is low

TC1_d_writedata[31] = DFFEAS(TC1L562, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~31 at LABCELL_X16_Y9_N24
WB2L56 = ( TC1_d_writedata[31] & ( WB2_saved_grant[0] ) );


--TC1L942 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~1 at LABCELL_X17_Y5_N54
TC1L942 = ( TC1L861 & ( YD1_q_a[17] & ( (!TC1L944) # ((!TC1_av_ld_aligning_data & (UB3L1)) # (TC1_av_ld_aligning_data & ((!TC1L681)))) ) ) ) # ( !TC1L861 & ( YD1_q_a[17] & ( (!TC1L944 & (((!TC1_av_ld_aligning_data) # (TC1L681)))) # (TC1L944 & (UB3L1 & ((!TC1_av_ld_aligning_data)))) ) ) ) # ( TC1L861 & ( !YD1_q_a[17] & ( (!TC1L944) # ((!TC1L681 & TC1_av_ld_aligning_data)) ) ) ) # ( !TC1L861 & ( !YD1_q_a[17] & ( (!TC1L944 & ((!TC1_av_ld_aligning_data) # (TC1L681))) ) ) );


--U1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac at FF_X12_Y6_N2
--register power-up is low

U1_ac = DFFEAS(U1L62, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~19 at LABCELL_X23_Y6_N3
TC1L454 = ( TC1_E_shift_rot_result[17] & ( (!TC1_R_ctrl_shift_rot_right) # (TC1_E_shift_rot_result[19]) ) ) # ( !TC1_E_shift_rot_result[17] & ( (TC1_E_shift_rot_result[19] & TC1_R_ctrl_shift_rot_right) ) );


--U1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid at FF_X12_Y6_N19
--register power-up is low

U1_rvalid = DFFEAS(U1L89, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow at FF_X10_Y5_N52
--register power-up is low

U1_woverflow = DFFEAS(U1L94, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L963 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~2 at LABCELL_X16_Y6_N0
TC1L963 = ( YD1_q_a[22] & ( TC1L965 & ( (!TC1_av_ld_aligning_data & (((UB3L1)))) # (TC1_av_ld_aligning_data & (TC1L861 & (!TC1L681))) ) ) ) # ( !YD1_q_a[22] & ( TC1L965 & ( (TC1_av_ld_aligning_data & (TC1L861 & !TC1L681)) ) ) ) # ( YD1_q_a[22] & ( !TC1L965 & ( (!TC1_av_ld_aligning_data) # ((TC1L681) # (TC1L861)) ) ) ) # ( !YD1_q_a[22] & ( !TC1L965 & ( (!TC1_av_ld_aligning_data) # ((TC1L681) # (TC1L861)) ) ) );


--TC1L960 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~3 at LABCELL_X16_Y6_N3
TC1L960 = ( YD1_q_a[21] & ( TC1L962 & ( (!TC1_av_ld_aligning_data & (((UB3L1)))) # (TC1_av_ld_aligning_data & (TC1L861 & ((!TC1L681)))) ) ) ) # ( !YD1_q_a[21] & ( TC1L962 & ( (TC1_av_ld_aligning_data & (TC1L861 & !TC1L681)) ) ) ) # ( YD1_q_a[21] & ( !TC1L962 & ( (!TC1_av_ld_aligning_data) # ((TC1L681) # (TC1L861)) ) ) ) # ( !YD1_q_a[21] & ( !TC1L962 & ( (!TC1_av_ld_aligning_data) # ((TC1L681) # (TC1L861)) ) ) );


--PD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18 at LABCELL_X2_Y5_N3
PD1L69 = ( BD1_break_readreg[16] & ( (!MD1L3 & (((N1_irf_reg[2][1])) # (LD1_MonDReg[16]))) # (MD1L3 & (((PD1_sr[18])))) ) ) # ( !BD1_break_readreg[16] & ( (!MD1L3 & (LD1_MonDReg[16] & (!N1_irf_reg[2][1]))) # (MD1L3 & (((PD1_sr[18])))) ) );


--PD1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~19 at LABCELL_X2_Y3_N33
PD1L40 = ( !N1_irf_reg[2][1] & ( (N1_irf_reg[2][0] & ((!H1_splitter_nodes_receive_1[3]) # ((!Q1_state[4]) # (N1_virtual_ir_scan_reg)))) ) );


--PD1L41 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~20 at LABCELL_X2_Y3_N24
PD1L41 = ( H1_splitter_nodes_receive_1[3] & ( !N1_virtual_ir_scan_reg & ( ((Q1_state[3] & ((!N1_irf_reg[2][0]) # (!N1_irf_reg[2][1])))) # (Q1_state[4]) ) ) );


--PD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 at LABCELL_X1_Y5_N3
PD1L5 = (!N1_irf_reg[2][1] & !N1_irf_reg[2][0]);


--PD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~21 at MLABCELL_X3_Y4_N42
PD1L70 = ( DD1L7Q & ( (!MD1L3 & (PD1L5)) # (MD1L3 & ((PD1_sr[35]))) ) ) # ( !DD1L7Q & ( (MD1L3 & PD1_sr[35]) ) );


--EB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1] at FF_X6_Y3_N55
--register power-up is low

EB1_wdata[1] = AMPP_FUNCTION(A1L5, EB1L94, !N1_clr_reg, EB1L93);


--EB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2] at FF_X6_Y3_N59
--register power-up is low

EB1_wdata[2] = AMPP_FUNCTION(A1L5, EB1L96, !N1_clr_reg, EB1L93);


--EB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3] at FF_X6_Y3_N1
--register power-up is low

EB1_wdata[3] = AMPP_FUNCTION(A1L5, EB1L98, !N1_clr_reg, EB1L93);


--EB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4] at FF_X6_Y3_N5
--register power-up is low

EB1_wdata[4] = AMPP_FUNCTION(A1L5, EB1_td_shift[8], !N1_clr_reg, GND, EB1L93);


--EB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5] at FF_X6_Y3_N20
--register power-up is low

EB1_wdata[5] = AMPP_FUNCTION(A1L5, EB1_td_shift[9], !N1_clr_reg, GND, EB1L93);


--EB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6] at FF_X6_Y3_N23
--register power-up is low

EB1_wdata[6] = AMPP_FUNCTION(A1L5, EB1_td_shift[10], !N1_clr_reg, GND, EB1L93);


--EB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7] at FF_X6_Y2_N34
--register power-up is low

EB1_wdata[7] = AMPP_FUNCTION(A1L5, EB1L103, !N1_clr_reg, EB1L93);


--U1L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|always2~0 at LABCELL_X12_Y6_N6
U1L63 = ( !U1L70Q & ( !BC1_write_accepted & ( (TC1_d_write & (CC1L7 & (EB1_rst1 & !YB1_mem_used[1]))) ) ) );


--U1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0 at LABCELL_X10_Y5_N0
U1L77 = ( !TC1_W_alu_result[2] & ( (!NB1_b_full & U1L63) ) );


--NB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X10_Y5_N21
NB1L6 = ( !RB1_counter_reg_bit[1] & ( (!RB1_counter_reg_bit[4] & (!RB1_counter_reg_bit[5] & !RB1_counter_reg_bit[2])) ) );


--NB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1 at LABCELL_X10_Y5_N54
NB1L7 = ( NB1L6 & ( U1L86 & ( (!RB1_counter_reg_bit[3] & RB1_counter_reg_bit[0]) ) ) );


--NB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2 at LABCELL_X10_Y5_N18
NB1L8 = ( NB1_b_full ) # ( !NB1_b_full & ( ((!NB1L7 & NB1_b_non_empty)) # (U1_fifo_wr) ) );


--NB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X11_Y5_N18
NB2L1 = ( !RB2_counter_reg_bit[5] & ( !RB2_counter_reg_bit[4] & ( (!EB1L57Q) # (NB2_b_full) ) ) );


--NB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1 at LABCELL_X11_Y5_N24
NB2L2 = ( NB2L1 & ( (!RB2_counter_reg_bit[1] & (!RB2_counter_reg_bit[2] & (RB2_counter_reg_bit[0] & !RB2_counter_reg_bit[3]))) ) );


--NB2L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X11_Y5_N54
NB2L8 = ( NB2_b_non_empty & ( U1L74 & ( (!NB2L2) # (NB2_b_full) ) ) ) # ( !NB2_b_non_empty & ( U1L74 & ( (NB2_b_full) # (EB1L57Q) ) ) ) # ( NB2_b_non_empty & ( !U1L74 ) ) # ( !NB2_b_non_empty & ( !U1L74 & ( (NB2_b_full) # (EB1L57Q) ) ) );


--NB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2 at LABCELL_X12_Y5_N54
NB2L3 = ( CC1L7 & ( YB1_mem_used[1] & ( U1_wr_rfifo ) ) ) # ( !CC1L7 & ( YB1_mem_used[1] & ( U1_wr_rfifo ) ) ) # ( CC1L7 & ( !YB1_mem_used[1] & ( !U1_wr_rfifo $ (((!NB2_b_non_empty) # ((!ZB1L36) # (!U1L73)))) ) ) ) # ( !CC1L7 & ( !YB1_mem_used[1] & ( U1_wr_rfifo ) ) );


--EB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1 at FF_X7_Y4_N59
--register power-up is low

EB1_write1 = AMPP_FUNCTION(A1L23, EB1_write, !AB1_r_sync_rst, GND);


--EB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2 at FF_X7_Y4_N16
--register power-up is low

EB1_write2 = AMPP_FUNCTION(A1L23, EB1_write1, !AB1_r_sync_rst, GND);


--EB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0 at LABCELL_X7_Y4_N15
EB1L3 = AMPP_FUNCTION(!EB1_write1, !EB1_write2);


--EB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid at FF_X6_Y2_N16
--register power-up is low

EB1_write_valid = AMPP_FUNCTION(A1L5, EB1L111, !N1_clr_reg, EB1L109);


--EB1L56 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0 at LABCELL_X7_Y4_N39
EB1L56 = AMPP_FUNCTION(!U1_t_dav, !EB1L3, !EB1_write_valid, !EB1_write_stalled, !EB1L57Q, !EB1_rst2);


--EB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5] at FF_X4_Y3_N50
--register power-up is low

EB1_td_shift[5] = AMPP_FUNCTION(A1L5, EB1L83, !N1_clr_reg, EB1L64);


--EB1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8 at LABCELL_X4_Y3_N30
EB1L82 = AMPP_FUNCTION(!EB1_td_shift[5], !EB1L78, !EB1_count[9], !Q1_state[4], !EB1_rdata[2]);


--PD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22 at LABCELL_X2_Y5_N57
PD1L71 = ( MD1L3 & ( BD1_break_readreg[24] & ( PD1_sr[26] ) ) ) # ( !MD1L3 & ( BD1_break_readreg[24] & ( (LD1_MonDReg[24]) # (N1_irf_reg[2][1]) ) ) ) # ( MD1L3 & ( !BD1_break_readreg[24] & ( PD1_sr[26] ) ) ) # ( !MD1L3 & ( !BD1_break_readreg[24] & ( (!N1_irf_reg[2][1] & LD1_MonDReg[24]) ) ) );


--LD1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] at FF_X2_Y6_N37
--register power-up is low

LD1_MonDReg[4] = DFFEAS(LD1L115, GLOBAL(A1L23),  ,  , LD1L54,  ,  ,  ,  );


--PD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23 at LABCELL_X1_Y6_N24
PD1L72 = ( LD1_MonDReg[4] & ( PD1_sr[6] & ( (!N1_irf_reg[2][1]) # ((BD1_break_readreg[4]) # (MD1L3)) ) ) ) # ( !LD1_MonDReg[4] & ( PD1_sr[6] & ( ((N1_irf_reg[2][1] & BD1_break_readreg[4])) # (MD1L3) ) ) ) # ( LD1_MonDReg[4] & ( !PD1_sr[6] & ( (!MD1L3 & ((!N1_irf_reg[2][1]) # (BD1_break_readreg[4]))) ) ) ) # ( !LD1_MonDReg[4] & ( !PD1_sr[6] & ( (N1_irf_reg[2][1] & (!MD1L3 & BD1_break_readreg[4])) ) ) );


--ND1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] at FF_X1_Y5_N8
--register power-up is low

ND1_jdo[6] = DFFEAS( , GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe, PD1_sr[6],  ,  , VCC);


--WC1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2] at FF_X8_Y7_N17
--register power-up is low

WC1_writedata[2] = DFFEAS(WB1L26, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 at LABCELL_X7_Y7_N6
LD1L162 = ( LD1_MonDReg[2] & ( (LD1_jtag_ram_access) # (WC1_writedata[2]) ) ) # ( !LD1_MonDReg[2] & ( (WC1_writedata[2] & !LD1_jtag_ram_access) ) );


--WB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~2 at LABCELL_X11_Y6_N12
WB1L24 = ( WB1_saved_grant[0] & ( TC1_d_writedata[1] ) );


--RD4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 at FF_X2_Y2_N2
--register power-up is low

RD4_din_s1 = DFFEAS(MD1L4, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--RD5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 at FF_X2_Y3_N29
--register power-up is low

RD5_din_s1 = DFFEAS( , GLOBAL(A1L23),  ,  ,  , MD1_virtual_state_uir,  ,  , VCC);


--ZD2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X6_Y3_N13
--register power-up is low

ZD2_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , ZD2_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--PD1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] at FF_X2_Y4_N41
--register power-up is low

PD1_sr[31] = DFFEAS(PD1L50, A1L5,  ,  ,  ,  ,  ,  ,  );


--PD1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] at FF_X3_Y4_N47
--register power-up is low

PD1_sr[33] = DFFEAS(PD1L86, A1L5,  ,  , PD1L41,  ,  ,  ,  );


--DD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 at LABCELL_X9_Y6_N21
DD1L6 = ( WC1_writedata[1] & ( (!ND1_take_action_ocimem_a & (((DD1_monitor_error) # (AD1L13)))) # (ND1_take_action_ocimem_a & (!ND1_jdo[25] & ((DD1_monitor_error) # (AD1L13)))) ) ) # ( !WC1_writedata[1] & ( (DD1_monitor_error & ((!ND1_take_action_ocimem_a) # (!ND1_jdo[25]))) ) );


--key0_d2[1] is key0_d2[1] at FF_X12_Y4_N59
--register power-up is low

key0_d2[1] = DFFEAS(A1L86, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--HC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[24]~12 at LABCELL_X13_Y6_N12
HC1L28 = ( ZB2_read_latency_shift_reg[0] & ( !HC1L40 & ( !ZB2_av_readdata_pre[24] ) ) ) # ( !ZB2_read_latency_shift_reg[0] & ( !HC1L40 ) );


--HC1_src_data[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[24] at LABCELL_X16_Y6_N12
HC1_src_data[24] = ( ZB4_av_readdata_pre[24] & ( (!HC1L28) # (((YD1_q_a[24] & UB3L1)) # (UB2L1)) ) ) # ( !ZB4_av_readdata_pre[24] & ( (!HC1L28) # ((YD1_q_a[24] & UB3L1)) ) );


--TC1L345 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0 at LABCELL_X22_Y5_N54
TC1L345 = ( !TC1L569 & ( TC1L585 & ( (!TC1L570 & !TC1L571) ) ) ) # ( TC1L569 & ( !TC1L585 & ( (!TC1L570 & (!TC1L571 & !TC1L587)) ) ) ) # ( !TC1L569 & ( !TC1L585 & ( (!TC1L570 & !TC1L571) ) ) );


--TC1L346 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1 at LABCELL_X22_Y5_N48
TC1L346 = ( TC1L575 & ( TC1_R_valid ) ) # ( !TC1L575 & ( (TC1_R_valid & ((!TC1L345) # (TC1L581))) ) );


--TC1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~17 at LABCELL_X22_Y6_N12
TC1L321 = ( TC1_R_ctrl_logic & ( (!TC1L706Q & ((TC1L363))) # (TC1L706Q & (TC1_E_shift_rot_result[16])) ) ) # ( !TC1_R_ctrl_logic & ( (!TC1L706Q & ((TC1L142))) # (TC1L706Q & (TC1_E_shift_rot_result[16])) ) );


--TC1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~18 at LABCELL_X24_Y6_N12
TC1L327 = ( TC1_E_shift_rot_result[22] & ( ((!TC1_R_ctrl_logic & (TC1L146)) # (TC1_R_ctrl_logic & ((TC1L369)))) # (TC1L706Q) ) ) # ( !TC1_E_shift_rot_result[22] & ( (!TC1L706Q & ((!TC1_R_ctrl_logic & (TC1L146)) # (TC1_R_ctrl_logic & ((TC1L369))))) ) );


--TC1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~19 at LABCELL_X24_Y6_N15
TC1L326 = ( TC1_E_shift_rot_result[21] & ( ((!TC1_R_ctrl_logic & (TC1L150)) # (TC1_R_ctrl_logic & ((TC1L368)))) # (TC1L706Q) ) ) # ( !TC1_E_shift_rot_result[21] & ( (!TC1L706Q & ((!TC1_R_ctrl_logic & (TC1L150)) # (TC1_R_ctrl_logic & ((TC1L368))))) ) );


--TC1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~20 at LABCELL_X24_Y6_N9
TC1L325 = ( TC1L154 & ( (!TC1L706Q & ((!TC1_R_ctrl_logic) # ((TC1L367)))) # (TC1L706Q & (((TC1_E_shift_rot_result[20])))) ) ) # ( !TC1L154 & ( (!TC1L706Q & (TC1_R_ctrl_logic & (TC1L367))) # (TC1L706Q & (((TC1_E_shift_rot_result[20])))) ) );


--TC1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~21 at LABCELL_X24_Y6_N51
TC1L324 = ( TC1L366 & ( (!TC1L706Q & (((TC1L158)) # (TC1_R_ctrl_logic))) # (TC1L706Q & (((TC1_E_shift_rot_result[19])))) ) ) # ( !TC1L366 & ( (!TC1L706Q & (!TC1_R_ctrl_logic & ((TC1L158)))) # (TC1L706Q & (((TC1_E_shift_rot_result[19])))) ) );


--TC1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~22 at LABCELL_X24_Y6_N48
TC1L323 = ( TC1_E_shift_rot_result[18] & ( ((!TC1_R_ctrl_logic & ((TC1L162))) # (TC1_R_ctrl_logic & (TC1L365))) # (TC1L706Q) ) ) # ( !TC1_E_shift_rot_result[18] & ( (!TC1L706Q & ((!TC1_R_ctrl_logic & ((TC1L162))) # (TC1_R_ctrl_logic & (TC1L365)))) ) );


--TC1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~23 at LABCELL_X24_Y6_N6
TC1L322 = ( TC1L364 & ( (!TC1L706Q & (((TC1L166)) # (TC1_R_ctrl_logic))) # (TC1L706Q & (((TC1_E_shift_rot_result[17])))) ) ) # ( !TC1L364 & ( (!TC1L706Q & (!TC1_R_ctrl_logic & (TC1L166))) # (TC1L706Q & (((TC1_E_shift_rot_result[17])))) ) );


--TC1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~26 at LABCELL_X27_Y6_N18
TC1L371 = ( TC1_R_logic_op[0] & ( (!TC1_R_logic_op[1] & (TC1_E_src2[24] & TC1_E_src1[24])) # (TC1_R_logic_op[1] & (!TC1_E_src2[24] $ (!TC1_E_src1[24]))) ) ) # ( !TC1_R_logic_op[0] & ( !TC1_R_logic_op[1] $ (((TC1_E_src1[24]) # (TC1_E_src2[24]))) ) );


--TC1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~24 at LABCELL_X24_Y6_N30
TC1L329 = ( TC1L706Q & ( TC1L371 & ( TC1L426Q ) ) ) # ( !TC1L706Q & ( TC1L371 & ( (TC1_R_ctrl_logic) # (TC1L170) ) ) ) # ( TC1L706Q & ( !TC1L371 & ( TC1L426Q ) ) ) # ( !TC1L706Q & ( !TC1L371 & ( (TC1L170 & !TC1_R_ctrl_logic) ) ) );


--TC1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~27 at LABCELL_X27_Y6_N21
TC1L370 = ( TC1_R_logic_op[0] & ( (!TC1_R_logic_op[1] & (TC1_E_src1[23] & TC1_E_src2[23])) # (TC1_R_logic_op[1] & (!TC1_E_src1[23] $ (!TC1_E_src2[23]))) ) ) # ( !TC1_R_logic_op[0] & ( !TC1_R_logic_op[1] $ (((TC1_E_src2[23]) # (TC1_E_src1[23]))) ) );


--TC1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~25 at MLABCELL_X21_Y6_N6
TC1L328 = ( TC1_R_ctrl_shift_rot & ( TC1L424Q ) ) # ( !TC1_R_ctrl_shift_rot & ( TC1L424Q & ( (!TC1_R_ctrl_logic & (TC1L174)) # (TC1_R_ctrl_logic & ((TC1L370))) ) ) ) # ( !TC1_R_ctrl_shift_rot & ( !TC1L424Q & ( (!TC1_R_ctrl_logic & (TC1L174)) # (TC1_R_ctrl_logic & ((TC1L370))) ) ) );


--HC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[26]~13 at LABCELL_X13_Y5_N36
HC1L32 = ( !ZB2_av_readdata_pre[26] & ( ZB2_read_latency_shift_reg[0] & ( !HC1L40 ) ) ) # ( ZB2_av_readdata_pre[26] & ( !ZB2_read_latency_shift_reg[0] & ( !HC1L40 ) ) ) # ( !ZB2_av_readdata_pre[26] & ( !ZB2_read_latency_shift_reg[0] & ( !HC1L40 ) ) );


--HC1_src_data[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[26] at LABCELL_X16_Y6_N54
HC1_src_data[26] = ( UB3L1 & ( ((!HC1L32) # ((ZB4_av_readdata_pre[26] & UB2L1))) # (YD1_q_a[26]) ) ) # ( !UB3L1 & ( (!HC1L32) # ((ZB4_av_readdata_pre[26] & UB2L1)) ) );


--TC1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~28 at LABCELL_X27_Y6_N36
TC1L373 = ( TC1_E_src1[26] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src2[26]))) ) ) # ( !TC1_E_src1[26] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src2[26])) # (TC1_R_logic_op[1] & ((TC1_E_src2[26]))) ) );


--TC1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~26 at LABCELL_X19_Y6_N18
TC1L331 = ( TC1_E_shift_rot_result[26] & ( TC1_R_ctrl_logic & ( (TC1L706Q) # (TC1L373) ) ) ) # ( !TC1_E_shift_rot_result[26] & ( TC1_R_ctrl_logic & ( (TC1L373 & !TC1L706Q) ) ) ) # ( TC1_E_shift_rot_result[26] & ( !TC1_R_ctrl_logic & ( (TC1L706Q) # (TC1L178) ) ) ) # ( !TC1_E_shift_rot_result[26] & ( !TC1_R_ctrl_logic & ( (TC1L178 & !TC1L706Q) ) ) );


--HC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[25]~14 at LABCELL_X13_Y5_N6
HC1L30 = ( !ZB2_av_readdata_pre[25] & ( ZB2_read_latency_shift_reg[0] & ( !HC1L40 ) ) ) # ( ZB2_av_readdata_pre[25] & ( !ZB2_read_latency_shift_reg[0] & ( !HC1L40 ) ) ) # ( !ZB2_av_readdata_pre[25] & ( !ZB2_read_latency_shift_reg[0] & ( !HC1L40 ) ) );


--HC1_src_data[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[25] at LABCELL_X17_Y7_N48
HC1_src_data[25] = ( ZB4_av_readdata_pre[25] & ( ((!HC1L30) # ((UB3L1 & YD1_q_a[25]))) # (UB2L1) ) ) # ( !ZB4_av_readdata_pre[25] & ( (!HC1L30) # ((UB3L1 & YD1_q_a[25])) ) );


--TC1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~29 at LABCELL_X27_Y6_N6
TC1L372 = ( TC1_E_src2[25] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[25]))) ) ) # ( !TC1_E_src2[25] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[25])) # (TC1_R_logic_op[1] & ((TC1_E_src1[25]))) ) );


--TC1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~27 at MLABCELL_X21_Y6_N15
TC1L330 = ( TC1L182 & ( TC1_E_shift_rot_result[25] & ( ((!TC1_R_ctrl_logic) # (TC1_R_ctrl_shift_rot)) # (TC1L372) ) ) ) # ( !TC1L182 & ( TC1_E_shift_rot_result[25] & ( ((TC1L372 & TC1_R_ctrl_logic)) # (TC1_R_ctrl_shift_rot) ) ) ) # ( TC1L182 & ( !TC1_E_shift_rot_result[25] & ( (!TC1_R_ctrl_shift_rot & ((!TC1_R_ctrl_logic) # (TC1L372))) ) ) ) # ( !TC1L182 & ( !TC1_E_shift_rot_result[25] & ( (TC1L372 & (TC1_R_ctrl_logic & !TC1_R_ctrl_shift_rot)) ) ) );


--HC1_src_data[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[28] at LABCELL_X17_Y7_N54
HC1_src_data[28] = ( ZB2_av_readdata_pre[28] & ( ZB4_av_readdata_pre[28] & ( (((YD1_q_a[28] & UB3L1)) # (ZB2_read_latency_shift_reg[0])) # (UB2L1) ) ) ) # ( !ZB2_av_readdata_pre[28] & ( ZB4_av_readdata_pre[28] & ( ((YD1_q_a[28] & UB3L1)) # (UB2L1) ) ) ) # ( ZB2_av_readdata_pre[28] & ( !ZB4_av_readdata_pre[28] & ( ((YD1_q_a[28] & UB3L1)) # (ZB2_read_latency_shift_reg[0]) ) ) ) # ( !ZB2_av_readdata_pre[28] & ( !ZB4_av_readdata_pre[28] & ( (YD1_q_a[28] & UB3L1) ) ) );


--TC1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~30 at LABCELL_X27_Y6_N27
TC1L375 = ( TC1_R_logic_op[0] & ( (!TC1_R_logic_op[1] & (TC1_E_src2[28] & TC1_E_src1[28])) # (TC1_R_logic_op[1] & (!TC1_E_src2[28] $ (!TC1_E_src1[28]))) ) ) # ( !TC1_R_logic_op[0] & ( !TC1_R_logic_op[1] $ (((TC1_E_src1[28]) # (TC1_E_src2[28]))) ) );


--TC1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~28 at LABCELL_X22_Y6_N18
TC1L333 = ( TC1L706Q & ( TC1_E_shift_rot_result[28] ) ) # ( !TC1L706Q & ( TC1_E_shift_rot_result[28] & ( (!TC1_R_ctrl_logic & (TC1L186)) # (TC1_R_ctrl_logic & ((TC1L375))) ) ) ) # ( !TC1L706Q & ( !TC1_E_shift_rot_result[28] & ( (!TC1_R_ctrl_logic & (TC1L186)) # (TC1_R_ctrl_logic & ((TC1L375))) ) ) );


--HC1_src_data[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[27] at LABCELL_X17_Y7_N36
HC1_src_data[27] = ( UB2L1 & ( ZB2_av_readdata_pre[27] & ( (((UB3L1 & YD1_q_a[27])) # (ZB4_av_readdata_pre[27])) # (ZB2_read_latency_shift_reg[0]) ) ) ) # ( !UB2L1 & ( ZB2_av_readdata_pre[27] & ( ((UB3L1 & YD1_q_a[27])) # (ZB2_read_latency_shift_reg[0]) ) ) ) # ( UB2L1 & ( !ZB2_av_readdata_pre[27] & ( ((UB3L1 & YD1_q_a[27])) # (ZB4_av_readdata_pre[27]) ) ) ) # ( !UB2L1 & ( !ZB2_av_readdata_pre[27] & ( (UB3L1 & YD1_q_a[27]) ) ) );


--TC1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~31 at LABCELL_X27_Y6_N24
TC1L374 = ( TC1_E_src2[27] & ( !TC1_R_logic_op[1] $ (((!TC1_R_logic_op[0]) # (!TC1_E_src1[27]))) ) ) # ( !TC1_E_src2[27] & ( (!TC1_R_logic_op[1] & (!TC1_R_logic_op[0] & !TC1_E_src1[27])) # (TC1_R_logic_op[1] & ((TC1_E_src1[27]))) ) );


--TC1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~29 at LABCELL_X19_Y6_N39
TC1L332 = ( TC1L706Q & ( TC1_E_shift_rot_result[27] ) ) # ( !TC1L706Q & ( TC1_E_shift_rot_result[27] & ( (!TC1_R_ctrl_logic & ((TC1L190))) # (TC1_R_ctrl_logic & (TC1L374)) ) ) ) # ( !TC1L706Q & ( !TC1_E_shift_rot_result[27] & ( (!TC1_R_ctrl_logic & ((TC1L190))) # (TC1_R_ctrl_logic & (TC1L374)) ) ) );


--HC1_src_data[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[31] at LABCELL_X17_Y7_N6
HC1_src_data[31] = ( YD1_q_a[31] & ( ZB2_av_readdata_pre[31] & ( (((UB2L1 & ZB4_av_readdata_pre[31])) # (ZB2_read_latency_shift_reg[0])) # (UB3L1) ) ) ) # ( !YD1_q_a[31] & ( ZB2_av_readdata_pre[31] & ( ((UB2L1 & ZB4_av_readdata_pre[31])) # (ZB2_read_latency_shift_reg[0]) ) ) ) # ( YD1_q_a[31] & ( !ZB2_av_readdata_pre[31] & ( ((UB2L1 & ZB4_av_readdata_pre[31])) # (UB3L1) ) ) ) # ( !YD1_q_a[31] & ( !ZB2_av_readdata_pre[31] & ( (UB2L1 & ZB4_av_readdata_pre[31]) ) ) );


--TC1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~30 at LABCELL_X22_Y6_N39
TC1L336 = ( TC1L435Q & ( ((!TC1_R_ctrl_logic & (TC1L126)) # (TC1_R_ctrl_logic & ((TC1L378)))) # (TC1L706Q) ) ) # ( !TC1L435Q & ( (!TC1L706Q & ((!TC1_R_ctrl_logic & (TC1L126)) # (TC1_R_ctrl_logic & ((TC1L378))))) ) );


--HC1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[30]~15 at LABCELL_X17_Y7_N33
HC1L38 = ( ZB2_read_latency_shift_reg[0] & ( (!HC1L40 & !ZB2_av_readdata_pre[30]) ) ) # ( !ZB2_read_latency_shift_reg[0] & ( !HC1L40 ) );


--HC1_src_data[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[30] at LABCELL_X17_Y7_N12
HC1_src_data[30] = ( HC1L38 & ( (!UB3L1 & (ZB4_av_readdata_pre[30] & (UB2L1))) # (UB3L1 & (((ZB4_av_readdata_pre[30] & UB2L1)) # (YD1_q_a[30]))) ) ) # ( !HC1L38 );


--TC1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~31 at LABCELL_X22_Y6_N45
TC1L335 = ( TC1L134 & ( (!TC1L706Q & ((!TC1_R_ctrl_logic) # ((TC1L377)))) # (TC1L706Q & (((TC1_E_shift_rot_result[30])))) ) ) # ( !TC1L134 & ( (!TC1L706Q & (TC1_R_ctrl_logic & ((TC1L377)))) # (TC1L706Q & (((TC1_E_shift_rot_result[30])))) ) );


--HC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[29]~16 at LABCELL_X13_Y5_N15
HC1L36 = ( ZB2_av_readdata_pre[29] & ( !HC1L40 & ( !ZB2_read_latency_shift_reg[0] ) ) ) # ( !ZB2_av_readdata_pre[29] & ( !HC1L40 ) );


--HC1_src_data[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[29] at LABCELL_X16_Y6_N24
HC1_src_data[29] = ( UB3L1 & ( ((!HC1L36) # ((ZB4_av_readdata_pre[29] & UB2L1))) # (YD1_q_a[29]) ) ) # ( !UB3L1 & ( (!HC1L36) # ((ZB4_av_readdata_pre[29] & UB2L1)) ) );


--TC1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~32 at LABCELL_X22_Y6_N42
TC1L334 = ( TC1L376 & ( (!TC1L706Q & (((TC1L138)) # (TC1_R_ctrl_logic))) # (TC1L706Q & (((TC1_E_shift_rot_result[29])))) ) ) # ( !TC1L376 & ( (!TC1L706Q & (!TC1_R_ctrl_logic & ((TC1L138)))) # (TC1L706Q & (((TC1_E_shift_rot_result[29])))) ) );


--NB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X10_Y5_N9
NB1L3 = ( RB1_counter_reg_bit[4] & ( RB1_counter_reg_bit[3] & ( (U1_fifo_wr & (RB1_counter_reg_bit[5] & NB1_b_non_empty)) ) ) );


--NB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X10_Y5_N24
NB1L4 = ( NB1_b_full & ( !U1L86 ) ) # ( !NB1_b_full & ( !U1L86 & ( (RB1_counter_reg_bit[1] & (NB1L3 & (RB1_counter_reg_bit[0] & RB1_counter_reg_bit[2]))) ) ) );


--NB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X7_Y4_N24
NB1L1 = ( NB1_b_non_empty & ( EB1_rvalid0 & ( U1_fifo_wr ) ) ) # ( !NB1_b_non_empty & ( EB1_rvalid0 & ( U1_fifo_wr ) ) ) # ( NB1_b_non_empty & ( !EB1_rvalid0 & ( !U1_fifo_wr $ (((EB1_r_ena1 & U1_r_val))) ) ) ) # ( !NB1_b_non_empty & ( !EB1_rvalid0 & ( U1_fifo_wr ) ) );


--EB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1 at FF_X7_Y4_N38
--register power-up is low

EB1_jupdate1 = AMPP_FUNCTION(A1L23, EB1_jupdate, !AB1_r_sync_rst, GND);


--EB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2 at FF_X7_Y4_N13
--register power-up is low

EB1_jupdate2 = AMPP_FUNCTION(A1L23, EB1_jupdate1, !AB1_r_sync_rst, GND);


--EB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1 at LABCELL_X7_Y4_N12
EB1L4 = AMPP_FUNCTION(!EB1_jupdate2, !EB1_jupdate1);


--EB1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0 at LABCELL_X7_Y4_N54
EB1L58 = AMPP_FUNCTION(!U1_t_dav, !EB1L3, !EB1_rst2, !EB1_write_valid, !EB1_write_stalled, !EB1L4);


--TC1L466 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~20 at LABCELL_X23_Y6_N57
TC1L466 = ( TC1L435Q & ( (TC1_E_shift_rot_result[29]) # (TC1_R_ctrl_shift_rot_right) ) ) # ( !TC1L435Q & ( (!TC1_R_ctrl_shift_rot_right & TC1_E_shift_rot_result[29]) ) );


--WC1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22] at FF_X10_Y9_N38
--register power-up is low

WC1_writedata[22] = DFFEAS(WB1L27, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3 at LABCELL_X10_Y9_N9
LD1L182 = ( LD1_MonDReg[22] & ( (WC1_writedata[22]) # (LD1_jtag_ram_access) ) ) # ( !LD1_MonDReg[22] & ( (!LD1_jtag_ram_access & WC1_writedata[22]) ) );


--WC1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2] at FF_X12_Y9_N11
--register power-up is low

WC1_byteenable[2] = DFFEAS(WB1_src_data[34], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L157 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 at LABCELL_X12_Y9_N6
LD1L157 = ( WC1_byteenable[2] ) # ( !WC1_byteenable[2] & ( LD1_jtag_ram_access ) );


--PD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24 at LABCELL_X2_Y5_N39
PD1L73 = ( LD1_MonDReg[20] & ( (!MD1L3 & ((!N1_irf_reg[2][1]) # ((BD1_break_readreg[20])))) # (MD1L3 & (((PD1_sr[22])))) ) ) # ( !LD1_MonDReg[20] & ( (!MD1L3 & (N1_irf_reg[2][1] & ((BD1_break_readreg[20])))) # (MD1L3 & (((PD1_sr[22])))) ) );


--PD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25 at LABCELL_X2_Y5_N36
PD1L74 = ( PD1_sr[21] & ( ((!N1_irf_reg[2][1] & ((LD1_MonDReg[19]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[19]))) # (MD1L3) ) ) # ( !PD1_sr[21] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & ((LD1_MonDReg[19]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[19])))) ) );


--WB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~3 at MLABCELL_X6_Y5_N21
WB1L25 = ( TC1_d_writedata[3] & ( WB1_saved_grant[0] ) );


--WC1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23] at FF_X7_Y5_N17
--register power-up is low

WC1_writedata[23] = DFFEAS(WB1L28, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4 at LABCELL_X7_Y5_N9
LD1L183 = ( WC1_writedata[23] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[23]) ) ) # ( !WC1_writedata[23] & ( (LD1_MonDReg[23] & LD1_jtag_ram_access) ) );


--WC1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24] at FF_X12_Y9_N25
--register power-up is low

WC1_writedata[24] = DFFEAS(WB1L29, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L184 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5 at LABCELL_X9_Y5_N30
LD1L184 = ( WC1_writedata[24] & ( LD1_MonDReg[24] ) ) # ( !WC1_writedata[24] & ( LD1_MonDReg[24] & ( LD1_jtag_ram_access ) ) ) # ( WC1_writedata[24] & ( !LD1_MonDReg[24] & ( !LD1_jtag_ram_access ) ) );


--WC1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3] at FF_X12_Y9_N35
--register power-up is low

WC1_byteenable[3] = DFFEAS(WB1_src_data[35], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 at LABCELL_X12_Y9_N30
LD1L158 = ( WC1_byteenable[3] ) # ( !WC1_byteenable[3] & ( LD1_jtag_ram_access ) );


--WC1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25] at FF_X10_Y9_N7
--register power-up is low

WC1_writedata[25] = DFFEAS(WB1L30, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L185 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6 at LABCELL_X12_Y9_N48
LD1L185 = ( WC1_writedata[25] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[25]) ) ) # ( !WC1_writedata[25] & ( (LD1_jtag_ram_access & LD1_MonDReg[25]) ) );


--WC1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26] at FF_X12_Y9_N28
--register power-up is low

WC1_writedata[26] = DFFEAS(WB1L31, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7 at LABCELL_X11_Y9_N54
LD1L186 = ( WC1_writedata[26] & ( (!LD1_jtag_ram_access) # (LD1L102Q) ) ) # ( !WC1_writedata[26] & ( (LD1L102Q & LD1_jtag_ram_access) ) );


--ZD1_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X6_Y6_N26
--register power-up is low

ZD1_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L23), !AB1L14,  ,  , ZD1_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--WC1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11] at FF_X9_Y7_N4
--register power-up is low

WC1_writedata[11] = DFFEAS(WB1L32, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~8 at LABCELL_X7_Y7_N51
LD1L171 = ( LD1_MonDReg[11] & ( (WC1_writedata[11]) # (LD1_jtag_ram_access) ) ) # ( !LD1_MonDReg[11] & ( (!LD1_jtag_ram_access & WC1_writedata[11]) ) );


--WC1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1] at FF_X12_Y9_N2
--register power-up is low

WC1_byteenable[1] = DFFEAS(WB1_src_data[33], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 at LABCELL_X12_Y9_N3
LD1L156 = ( LD1_jtag_ram_access ) # ( !LD1_jtag_ram_access & ( WC1_byteenable[1] ) );


--LD1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] at FF_X2_Y6_N40
--register power-up is low

LD1_MonDReg[12] = DFFEAS(LD1L116, GLOBAL(A1L23),  ,  , LD1L54,  ,  ,  ,  );


--WC1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12] at FF_X6_Y5_N26
--register power-up is low

WC1_writedata[12] = DFFEAS(WB1L33, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L172 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~9 at MLABCELL_X6_Y5_N6
LD1L172 = ( WC1_writedata[12] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[12]) ) ) # ( !WC1_writedata[12] & ( (LD1_jtag_ram_access & LD1_MonDReg[12]) ) );


--WC1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13] at FF_X8_Y7_N43
--register power-up is low

WC1_writedata[13] = DFFEAS(WB1L34, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L173 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10 at LABCELL_X2_Y4_N33
LD1L173 = ( LD1_MonDReg[13] & ( (LD1_jtag_ram_access) # (WC1_writedata[13]) ) ) # ( !LD1_MonDReg[13] & ( (WC1_writedata[13] & !LD1_jtag_ram_access) ) );


--LD1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] at FF_X2_Y6_N31
--register power-up is low

LD1_MonDReg[14] = DFFEAS(LD1L117, GLOBAL(A1L23),  ,  , !ND1L73,  ,  ,  ,  );


--WC1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14] at FF_X6_Y5_N20
--register power-up is low

WC1_writedata[14] = DFFEAS(WB1L35, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11 at MLABCELL_X6_Y5_N9
LD1L174 = ( WC1_writedata[14] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[14]) ) ) # ( !WC1_writedata[14] & ( (LD1_jtag_ram_access & LD1_MonDReg[14]) ) );


--WC1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15] at FF_X6_Y5_N29
--register power-up is low

WC1_writedata[15] = DFFEAS(WB1L36, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12 at MLABCELL_X6_Y5_N48
LD1L175 = (!LD1_jtag_ram_access & ((WC1_writedata[15]))) # (LD1_jtag_ram_access & (LD1_MonDReg[15]));


--WC1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16] at FF_X8_Y7_N52
--register power-up is low

WC1_writedata[16] = DFFEAS(WB1L37, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L176 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~13 at LABCELL_X7_Y5_N0
LD1L176 = ( LD1_MonDReg[16] & ( (WC1_writedata[16]) # (LD1_jtag_ram_access) ) ) # ( !LD1_MonDReg[16] & ( (!LD1_jtag_ram_access & WC1_writedata[16]) ) );


--ND1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] at FF_X4_Y5_N35
--register power-up is low

ND1_jdo[23] = DFFEAS(ND1L45, GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--DD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 at LABCELL_X9_Y6_N18
DD1L9 = ( ND1_jdo[23] & ( ((!Q1_state[1] & DD1_monitor_go)) # (ND1_take_action_ocimem_a) ) ) # ( !ND1_jdo[23] & ( (!Q1_state[1] & DD1_monitor_go) ) );


--LD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~14 at MLABCELL_X6_Y5_N51
LD1L163 = ( WC1_writedata[3] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[3]) ) ) # ( !WC1_writedata[3] & ( (LD1_jtag_ram_access & LD1_MonDReg[3]) ) );


--WC1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4] at FF_X8_Y7_N20
--register power-up is low

WC1_writedata[4] = DFFEAS(WB1L38, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L164 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~15 at MLABCELL_X8_Y7_N21
LD1L164 = ( WC1_writedata[4] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[4]) ) ) # ( !WC1_writedata[4] & ( (LD1_MonDReg[4] & LD1_jtag_ram_access) ) );


--LD1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] at FF_X6_Y5_N13
--register power-up is low

LD1_MonDReg[5] = DFFEAS(LD1L131, GLOBAL(A1L23),  ,  , LD1L54,  ,  ,  ,  );


--WC1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5] at FF_X10_Y6_N43
--register power-up is low

WC1_writedata[5] = DFFEAS(WB1L39, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L165 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16 at LABCELL_X9_Y5_N39
LD1L165 = ( WC1_writedata[5] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[5]) ) ) # ( !WC1_writedata[5] & ( (LD1_MonDReg[5] & LD1_jtag_ram_access) ) );


--WC1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7] at FF_X8_Y7_N25
--register power-up is low

WC1_writedata[7] = DFFEAS(WB1L40, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~17 at LABCELL_X7_Y6_N45
LD1L167 = ( WC1_writedata[7] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[7]) ) ) # ( !WC1_writedata[7] & ( (LD1_MonDReg[7] & LD1_jtag_ram_access) ) );


--TC1L558 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4 at LABCELL_X18_Y7_N21
TC1L558 = ( TC1L232 & ( (!TC1L230 & (YC2_q_b[3])) # (TC1L230 & ((YC2_q_b[11]))) ) ) # ( !TC1L232 & ( (!TC1L230 & ((YC2_q_b[3]))) # (TC1L230 & (YC2_q_b[27])) ) );


--TC1L559 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5 at LABCELL_X18_Y7_N39
TC1L559 = ( YC2_q_b[12] & ( (!TC1L230 & (((YC2_q_b[4])))) # (TC1L230 & (((TC1L232)) # (YC2_q_b[28]))) ) ) # ( !YC2_q_b[12] & ( (!TC1L230 & (((YC2_q_b[4])))) # (TC1L230 & (YC2_q_b[28] & (!TC1L232))) ) );


--TC1L560 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6 at LABCELL_X18_Y7_N57
TC1L560 = ( YC2_q_b[13] & ( (!TC1L230 & (((YC2_q_b[5])))) # (TC1L230 & (((TC1L232)) # (YC2_q_b[29]))) ) ) # ( !YC2_q_b[13] & ( (!TC1L230 & (((YC2_q_b[5])))) # (TC1L230 & (YC2_q_b[29] & (!TC1L232))) ) );


--TC1L561 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7 at LABCELL_X18_Y7_N15
TC1L561 = ( TC1L232 & ( (!TC1L230 & ((YC2_q_b[6]))) # (TC1L230 & (YC2_q_b[14])) ) ) # ( !TC1L232 & ( (!TC1L230 & (YC2_q_b[6])) # (TC1L230 & ((YC2_q_b[30]))) ) );


--TC1L562 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8 at LABCELL_X18_Y7_N48
TC1L562 = ( TC1L232 & ( (!TC1L230 & (YC2_q_b[7])) # (TC1L230 & ((YC2_q_b[15]))) ) ) # ( !TC1L232 & ( (!TC1L230 & (YC2_q_b[7])) # (TC1L230 & ((YC2_q_b[31]))) ) );


--WC1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9] at FF_X13_Y9_N55
--register power-up is low

WC1_writedata[9] = DFFEAS(WB1L41, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L169 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~18 at MLABCELL_X8_Y7_N33
LD1L169 = ( LD1_jtag_ram_access & ( WC1_writedata[9] & ( LD1_MonDReg[9] ) ) ) # ( !LD1_jtag_ram_access & ( WC1_writedata[9] ) ) # ( LD1_jtag_ram_access & ( !WC1_writedata[9] & ( LD1_MonDReg[9] ) ) );


--LD1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] at FF_X6_Y5_N31
--register power-up is low

LD1_MonDReg[8] = DFFEAS(LD1L127, GLOBAL(A1L23),  ,  , LD1L54,  ,  ,  ,  );


--WC1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8] at FF_X12_Y9_N44
--register power-up is low

WC1_writedata[8] = DFFEAS(WB1L42, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L168 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19 at LABCELL_X12_Y9_N45
LD1L168 = ( LD1_jtag_ram_access & ( LD1_MonDReg[8] ) ) # ( !LD1_jtag_ram_access & ( WC1_writedata[8] ) );


--WC1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6] at FF_X8_Y6_N10
--register power-up is low

WC1_writedata[6] = DFFEAS(WB1L43, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~20 at LABCELL_X2_Y4_N24
LD1L166 = ( WC1_writedata[6] & ( LD1_MonDReg[6] ) ) # ( !WC1_writedata[6] & ( LD1_MonDReg[6] & ( LD1_jtag_ram_access ) ) ) # ( WC1_writedata[6] & ( !LD1_MonDReg[6] & ( !LD1_jtag_ram_access ) ) );


--WC1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10] at FF_X8_Y7_N2
--register power-up is low

WC1_writedata[10] = DFFEAS(WB1L44, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~21 at MLABCELL_X8_Y7_N3
LD1L170 = (!LD1_jtag_ram_access & ((WC1_writedata[10]))) # (LD1_jtag_ram_access & (LD1_MonDReg[10]));


--WC1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17] at FF_X3_Y5_N5
--register power-up is low

WC1_writedata[17] = DFFEAS(WB1L45, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L177 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~22 at MLABCELL_X3_Y5_N0
LD1L177 = ( LD1L84Q & ( (WC1_writedata[17]) # (LD1_jtag_ram_access) ) ) # ( !LD1L84Q & ( (!LD1_jtag_ram_access & WC1_writedata[17]) ) );


--LD1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] at FF_X4_Y6_N1
--register power-up is low

LD1_MonDReg[18] = DFFEAS(LD1L123, GLOBAL(A1L23),  ,  , LD1L54,  ,  ,  ,  );


--WC1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18] at FF_X8_Y7_N55
--register power-up is low

WC1_writedata[18] = DFFEAS(WB1L46, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~23 at MLABCELL_X8_Y7_N57
LD1L178 = ( LD1_MonDReg[18] & ( (LD1_jtag_ram_access) # (WC1_writedata[18]) ) ) # ( !LD1_MonDReg[18] & ( (WC1_writedata[18] & !LD1_jtag_ram_access) ) );


--U1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0 at LABCELL_X12_Y6_N0
U1L62 = ( U1L79 & ( (((!TC1_d_writedata[10] & U1_ac)) # (EB1L59Q)) # (EB1L57Q) ) ) # ( !U1L79 & ( ((U1_ac) # (EB1L59Q)) # (EB1L57Q) ) );


--TC1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~21 at LABCELL_X23_Y6_N0
TC1L455 = ( TC1_E_shift_rot_result[18] & ( (!TC1_R_ctrl_shift_rot_right) # (TC1_E_shift_rot_result[20]) ) ) # ( !TC1_E_shift_rot_result[18] & ( (TC1_R_ctrl_shift_rot_right & TC1_E_shift_rot_result[20]) ) );


--WC1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19] at FF_X8_Y8_N49
--register power-up is low

WC1_writedata[19] = DFFEAS(WB1L47, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~24 at LABCELL_X7_Y5_N3
LD1L179 = ( WC1_writedata[19] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[19]) ) ) # ( !WC1_writedata[19] & ( (LD1_jtag_ram_access & LD1_MonDReg[19]) ) );


--U1L89 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0 at LABCELL_X12_Y6_N18
U1L89 = ( NB2_b_non_empty & ( (U1_rvalid) # (U1L75) ) ) # ( !NB2_b_non_empty & ( (!U1L75 & U1_rvalid) ) );


--WC1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21] at FF_X6_Y5_N41
--register power-up is low

WC1_writedata[21] = DFFEAS(WB1L48, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L181 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~25 at MLABCELL_X6_Y5_N36
LD1L181 = ( WC1_writedata[21] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[21]) ) ) # ( !WC1_writedata[21] & ( (LD1_jtag_ram_access & LD1_MonDReg[21]) ) );


--WC1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20] at FF_X9_Y6_N7
--register power-up is low

WC1_writedata[20] = DFFEAS(WB1L49, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L180 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~26 at LABCELL_X4_Y5_N27
LD1L180 = ( WC1_writedata[20] & ( LD1_MonDReg[20] ) ) # ( !WC1_writedata[20] & ( LD1_MonDReg[20] & ( LD1_jtag_ram_access ) ) ) # ( WC1_writedata[20] & ( !LD1_MonDReg[20] & ( !LD1_jtag_ram_access ) ) );


--U1L94 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0 at LABCELL_X10_Y5_N51
U1L94 = ( U1_woverflow & ( TC1_W_alu_result[2] ) ) # ( U1_woverflow & ( !TC1_W_alu_result[2] & ( (!U1L63) # (NB1_b_full) ) ) ) # ( !U1_woverflow & ( !TC1_W_alu_result[2] & ( (U1L63 & NB1_b_full) ) ) );


--PD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26 at LABCELL_X2_Y5_N6
PD1L75 = ( LD1_MonDReg[17] & ( (!MD1L3 & ((!N1_irf_reg[2][1]) # ((BD1_break_readreg[17])))) # (MD1L3 & (((PD1_sr[19])))) ) ) # ( !LD1_MonDReg[17] & ( (!MD1L3 & (N1_irf_reg[2][1] & (BD1_break_readreg[17]))) # (MD1L3 & (((PD1_sr[19])))) ) );


--ND1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] at FF_X1_Y5_N11
--register power-up is low

ND1_jdo[16] = DFFEAS(ND1L34, GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--EB1L93 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 at LABCELL_X1_Y3_N3
EB1L93 = AMPP_FUNCTION(!N1_irf_reg[1][0], !N1_virtual_ir_scan_reg, !EB1_state, !Q1_state[4], !EB1_count[8], !H1_splitter_nodes_receive_0[3]);


--EB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6] at FF_X4_Y3_N47
--register power-up is low

EB1_td_shift[6] = AMPP_FUNCTION(A1L5, EB1L84, !N1_clr_reg, EB1L64);


--EB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7] at FF_X4_Y3_N26
--register power-up is low

EB1_td_shift[7] = AMPP_FUNCTION(A1L5, EB1L85, !N1_clr_reg, EB1L64);


--EB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write at FF_X6_Y3_N34
--register power-up is low

EB1_write = AMPP_FUNCTION(A1L5, EB1L112, !N1_clr_reg, GND, EB1L93);


--EB1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9 at LABCELL_X4_Y3_N48
EB1L83 = AMPP_FUNCTION(!EB1L78, !N1_irf_reg[1][0], !EB1_count[9], !Q1_state[4], !EB1_rdata[3], !EB1_td_shift[6]);


--PD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27 at LABCELL_X2_Y5_N24
PD1L76 = ( BD1_break_readreg[25] & ( (!MD1L3 & (((LD1_MonDReg[25])) # (N1_irf_reg[2][1]))) # (MD1L3 & (((PD1_sr[27])))) ) ) # ( !BD1_break_readreg[25] & ( (!MD1L3 & (!N1_irf_reg[2][1] & ((LD1_MonDReg[25])))) # (MD1L3 & (((PD1_sr[27])))) ) );


--ND1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] at FF_X4_Y5_N8
--register power-up is low

ND1_jdo[24] = DFFEAS(ND1L47, GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--PD1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7] at FF_X1_Y4_N23
--register power-up is low

PD1_sr[7] = DFFEAS(PD1L21, A1L5,  ,  ,  ,  ,  ,  ,  );


--PD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28 at LABCELL_X1_Y6_N57
PD1L77 = ( BD1_break_readreg[5] & ( LD1_MonDReg[5] & ( (!MD1L3) # (PD1_sr[7]) ) ) ) # ( !BD1_break_readreg[5] & ( LD1_MonDReg[5] & ( (!MD1L3 & (!N1_irf_reg[2][1])) # (MD1L3 & ((PD1_sr[7]))) ) ) ) # ( BD1_break_readreg[5] & ( !LD1_MonDReg[5] & ( (!MD1L3 & (N1_irf_reg[2][1])) # (MD1L3 & ((PD1_sr[7]))) ) ) ) # ( !BD1_break_readreg[5] & ( !LD1_MonDReg[5] & ( (PD1_sr[7] & MD1L3) ) ) );


--ND1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] at FF_X1_Y5_N2
--register power-up is low

ND1_jdo[7] = DFFEAS(ND1L18, GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2 at LABCELL_X4_Y6_N24
LD1L114 = ( LD1L40Q & ( (!LD1_MonAReg[3] & (!LD1_jtag_ram_rd_d1 & !LD1_MonAReg[4])) ) );


--LD1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3 at LABCELL_X2_Y6_N36
LD1L115 = ( ND1_jdo[7] & ( (((LD1_jtag_ram_rd_d1 & XD1_q_a[4])) # (ND1_take_action_ocimem_b)) # (LD1L114) ) ) # ( !ND1_jdo[7] & ( (!ND1_take_action_ocimem_b & (((LD1_jtag_ram_rd_d1 & XD1_q_a[4])) # (LD1L114))) ) );


--WB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~4 at MLABCELL_X8_Y7_N15
WB1L26 = ( TC1_d_writedata[2] & ( WB1_saved_grant[0] ) );


--MD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 at LABCELL_X2_Y2_N0
MD1L4 = ( Q1_state[8] & ( (H1_splitter_nodes_receive_1[3] & !N1_virtual_ir_scan_reg) ) );


--ZD2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X6_Y3_N14
--register power-up is low

ZD2_altera_reset_synchronizer_int_chain[1] = DFFEAS(ZD2L5, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--PD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29 at LABCELL_X2_Y5_N27
PD1L78 = ( PD1_sr[28] & ( ((!N1_irf_reg[2][1] & ((LD1_MonDReg[26]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[26]))) # (MD1L3) ) ) # ( !PD1_sr[28] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & ((LD1_MonDReg[26]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[26])))) ) );


--PD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30 at LABCELL_X2_Y5_N18
PD1L79 = ( LD1_MonDReg[27] & ( (!MD1L3 & ((!N1_irf_reg[2][1]) # ((BD1_break_readreg[27])))) # (MD1L3 & (((PD1_sr[29])))) ) ) # ( !LD1_MonDReg[27] & ( (!MD1L3 & (N1_irf_reg[2][1] & ((BD1_break_readreg[27])))) # (MD1L3 & (((PD1_sr[29])))) ) );


--PD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31 at LABCELL_X2_Y5_N21
PD1L80 = ( PD1_sr[30] & ( ((!N1_irf_reg[2][1] & ((LD1_MonDReg[28]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[28]))) # (MD1L3) ) ) # ( !PD1_sr[30] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & ((LD1_MonDReg[28]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[28])))) ) );


--LD1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] at FF_X4_Y6_N7
--register power-up is low

LD1_MonDReg[29] = DFFEAS(LD1L119, GLOBAL(A1L23),  ,  , LD1L54,  ,  ,  ,  );


--PD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32 at LABCELL_X2_Y5_N48
PD1L81 = ( MD1L3 & ( LD1_MonDReg[29] & ( PD1_sr[31] ) ) ) # ( !MD1L3 & ( LD1_MonDReg[29] & ( (!N1_irf_reg[2][1]) # (BD1_break_readreg[29]) ) ) ) # ( MD1L3 & ( !LD1_MonDReg[29] & ( PD1_sr[31] ) ) ) # ( !MD1L3 & ( !LD1_MonDReg[29] & ( (N1_irf_reg[2][1] & BD1_break_readreg[29]) ) ) );


--PD1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~33 at LABCELL_X2_Y3_N42
PD1L42 = ( N1_irf_reg[2][1] & ( (!N1_irf_reg[2][0] & (!N1_virtual_ir_scan_reg & (Q1_state[3] & H1_splitter_nodes_receive_1[3]))) ) ) # ( !N1_irf_reg[2][1] & ( (!N1_virtual_ir_scan_reg & (Q1_state[3] & H1_splitter_nodes_receive_1[3])) ) );


--PD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34 at LABCELL_X2_Y3_N54
PD1L82 = ( N1_irf_reg[2][1] & ( BD1_break_readreg[30] ) ) # ( !N1_irf_reg[2][1] & ( LD1L110Q ) );


--PD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35 at LABCELL_X2_Y3_N45
PD1L83 = ( Q1_state[3] & ( (!N1_irf_reg[2][0] & (!N1_virtual_ir_scan_reg & H1_splitter_nodes_receive_1[3])) ) );


--PD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36 at LABCELL_X2_Y3_N12
PD1L84 = ( PD1_sr[31] & ( PD1_sr[32] & ( (!PD1L42) # (((PD1L82 & PD1L83)) # (MD1L3)) ) ) ) # ( !PD1_sr[31] & ( PD1_sr[32] & ( ((PD1L82 & PD1L83)) # (MD1L3) ) ) ) # ( PD1_sr[31] & ( !PD1_sr[32] & ( (!MD1L3 & ((!PD1L42) # ((PD1L82 & PD1L83)))) ) ) ) # ( !PD1_sr[31] & ( !PD1_sr[32] & ( (PD1L82 & (!MD1L3 & PD1L83)) ) ) );


--PD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37 at LABCELL_X2_Y5_N30
PD1L85 = ( BD1_break_readreg[31] & ( (!MD1L3 & (((LD1_MonDReg[31])) # (N1_irf_reg[2][1]))) # (MD1L3 & (((PD1_sr[33])))) ) ) # ( !BD1_break_readreg[31] & ( (!MD1L3 & (!N1_irf_reg[2][1] & ((LD1_MonDReg[31])))) # (MD1L3 & (((PD1_sr[33])))) ) );


--DD1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch at FF_X7_Y5_N7
--register power-up is low

DD1_resetlatch = DFFEAS(DD1L14, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--PD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38 at MLABCELL_X3_Y4_N45
PD1L86 = ( PD1_sr[34] & ( ((PD1L5 & DD1_resetlatch)) # (MD1L3) ) ) # ( !PD1_sr[34] & ( (!MD1L3 & (PD1L5 & DD1_resetlatch)) ) );


--key0_d1[1] is key0_d1[1] at FF_X12_Y4_N17
--register power-up is low

key0_d1[1] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , A1L93,  ,  , VCC);


--TC1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~22 at LABCELL_X23_Y6_N39
TC1L458 = (!TC1_R_ctrl_shift_rot_right & ((TC1L421Q))) # (TC1_R_ctrl_shift_rot_right & (TC1L424Q));


--TC1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~23 at LABCELL_X23_Y6_N6
TC1L457 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[20])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[22])));


--TC1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~24 at LABCELL_X23_Y6_N9
TC1L456 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[19]))) # (TC1_R_ctrl_shift_rot_right & (TC1L421Q));


--TC1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~25 at LABCELL_X23_Y6_N24
TC1L460 = (!TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[23])) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[25])));


--TC1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~26 at LABCELL_X23_Y6_N27
TC1L459 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[22]))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[24]));


--TC1L462 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~27 at LABCELL_X23_Y6_N18
TC1L462 = (!TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[25]))) # (TC1_R_ctrl_shift_rot_right & (TC1_E_shift_rot_result[27]));


--TC1L461 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~28 at LABCELL_X23_Y6_N30
TC1L461 = ( TC1_E_shift_rot_result[24] & ( (!TC1_R_ctrl_shift_rot_right) # (TC1_E_shift_rot_result[26]) ) ) # ( !TC1_E_shift_rot_result[24] & ( (TC1_R_ctrl_shift_rot_right & TC1_E_shift_rot_result[26]) ) );


--TC1L464 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~29 at LABCELL_X23_Y6_N54
TC1L464 = ( TC1_E_shift_rot_result[27] & ( (!TC1_R_ctrl_shift_rot_right) # (TC1_E_shift_rot_result[29]) ) ) # ( !TC1_E_shift_rot_result[27] & ( (TC1_R_ctrl_shift_rot_right & TC1_E_shift_rot_result[29]) ) );


--TC1L463 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~30 at LABCELL_X23_Y6_N45
TC1L463 = ( TC1_E_shift_rot_result[26] & ( (!TC1_R_ctrl_shift_rot_right) # (TC1L431Q) ) ) # ( !TC1_E_shift_rot_result[26] & ( (TC1L431Q & TC1_R_ctrl_shift_rot_right) ) );


--TC1L465 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~31 at LABCELL_X23_Y6_N42
TC1L465 = (!TC1_R_ctrl_shift_rot_right & (TC1L431Q)) # (TC1_R_ctrl_shift_rot_right & ((TC1_E_shift_rot_result[30])));


--EB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate at FF_X7_Y2_N34
--register power-up is low

EB1_jupdate = AMPP_FUNCTION(!A1L5, EB1L24, !N1_clr_reg);


--WB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~5 at LABCELL_X10_Y9_N36
WB1L27 = ( WB1_saved_grant[0] & ( TC1_d_writedata[22] ) );


--WB1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[34] at LABCELL_X12_Y9_N9
WB1_src_data[34] = ( TC1_d_byteenable[2] & ( (WB1_saved_grant[0]) # (WB1_saved_grant[1]) ) ) # ( !TC1_d_byteenable[2] & ( WB1_saved_grant[1] ) );


--PD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39 at LABCELL_X2_Y5_N12
PD1L87 = ( PD1_sr[23] & ( ((!N1_irf_reg[2][1] & (LD1_MonDReg[21])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[21])))) # (MD1L3) ) ) # ( !PD1_sr[23] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & (LD1_MonDReg[21])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[21]))))) ) );


--ND1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] at FF_X3_Y4_N11
--register power-up is low

ND1_jdo[22] = DFFEAS(ND1L43, GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--PD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40 at LABCELL_X2_Y5_N9
PD1L88 = ( LD1_MonDReg[18] & ( (!MD1L3 & ((!N1_irf_reg[2][1]) # ((BD1_break_readreg[18])))) # (MD1L3 & (((PD1_sr[20])))) ) ) # ( !LD1_MonDReg[18] & ( (!MD1L3 & (N1_irf_reg[2][1] & (BD1_break_readreg[18]))) # (MD1L3 & (((PD1_sr[20])))) ) );


--WB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~6 at LABCELL_X7_Y5_N15
WB1L28 = ( TC1_d_writedata[23] & ( WB1_saved_grant[0] ) );


--WB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~7 at LABCELL_X12_Y9_N24
WB1L29 = (WB1_saved_grant[0] & TC1_d_writedata[24]);


--WB1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[35] at LABCELL_X12_Y9_N33
WB1_src_data[35] = ((TC1_d_byteenable[3] & WB1_saved_grant[0])) # (WB1_saved_grant[1]);


--WB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~8 at LABCELL_X10_Y9_N6
WB1L30 = ( WB1_saved_grant[0] & ( TC1_d_writedata[25] ) );


--WB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~9 at LABCELL_X12_Y9_N27
WB1L31 = ( TC1_d_writedata[26] & ( WB1_saved_grant[0] ) );


--ZD1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X6_Y6_N59
--register power-up is low

ZD1_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L23), !AB1L14,  ,  , ZD1_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--DD1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest at FF_X6_Y6_N14
--register power-up is low

DD1_resetrequest = DFFEAS( , GLOBAL(A1L23),  ,  , ND1_take_action_ocimem_a, ND1_jdo[22],  ,  , VCC);


--AB1L14 is nios_system:u0|altera_reset_controller:rst_controller|merged_reset~0 at MLABCELL_X6_Y6_N12
AB1L14 = (!key0_d3[0]) # (DD1_resetrequest);


--ND1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] at FF_X3_Y5_N35
--register power-up is low

ND1_jdo[14] = DFFEAS(ND1L31, GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--WB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~10 at LABCELL_X9_Y7_N3
WB1L32 = ( WB1_saved_grant[0] & ( TC1_d_writedata[11] ) );


--WB1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[33] at LABCELL_X12_Y9_N0
WB1_src_data[33] = ( WB1_saved_grant[0] & ( (WB1_saved_grant[1]) # (TC1_d_byteenable[1]) ) ) # ( !WB1_saved_grant[0] & ( WB1_saved_grant[1] ) );


--ND1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] at FF_X1_Y5_N13
--register power-up is low

ND1_jdo[15] = DFFEAS( , GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe, PD1_sr[15],  ,  , VCC);


--LD1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4 at LABCELL_X2_Y6_N39
LD1L116 = ( XD1_q_a[12] & ( (!ND1_take_action_ocimem_b & (((LD1_jtag_ram_rd_d1)) # (LD1L114))) # (ND1_take_action_ocimem_b & (((ND1_jdo[15])))) ) ) # ( !XD1_q_a[12] & ( (!ND1_take_action_ocimem_b & (LD1L114)) # (ND1_take_action_ocimem_b & ((ND1_jdo[15]))) ) );


--WB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~11 at MLABCELL_X6_Y5_N24
WB1L33 = ( TC1_d_writedata[12] & ( WB1_saved_grant[0] ) );


--WB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~12 at MLABCELL_X8_Y7_N42
WB1L34 = ( WB1_saved_grant[0] & ( TC1_d_writedata[13] ) );


--LD1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5 at LABCELL_X2_Y6_N30
LD1L117 = ( LD1_jtag_rd_d1 & ( LD1_jtag_ram_rd_d1 & ( (!ND1_take_action_ocimem_b & (XD1_q_a[14])) # (ND1_take_action_ocimem_b & ((ND1_jdo[17]))) ) ) ) # ( !LD1_jtag_rd_d1 & ( LD1_jtag_ram_rd_d1 & ( (!ND1_take_action_ocimem_b & ((LD1L118))) # (ND1_take_action_ocimem_b & (ND1_jdo[17])) ) ) ) # ( LD1_jtag_rd_d1 & ( !LD1_jtag_ram_rd_d1 & ( (!ND1_take_action_ocimem_b & ((LD1L118))) # (ND1_take_action_ocimem_b & (ND1_jdo[17])) ) ) ) # ( !LD1_jtag_rd_d1 & ( !LD1_jtag_ram_rd_d1 & ( (!ND1_take_action_ocimem_b & ((LD1L118))) # (ND1_take_action_ocimem_b & (ND1_jdo[17])) ) ) );


--WB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~13 at MLABCELL_X6_Y5_N18
WB1L35 = ( TC1_d_writedata[14] & ( WB1_saved_grant[0] ) );


--WB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~14 at MLABCELL_X6_Y5_N27
WB1L36 = ( TC1_d_writedata[15] & ( WB1_saved_grant[0] ) );


--WB1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~15 at MLABCELL_X8_Y7_N51
WB1L37 = ( TC1_d_writedata[16] & ( WB1_saved_grant[0] ) );


--WB1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~16 at MLABCELL_X8_Y7_N18
WB1L38 = ( WB1_saved_grant[0] & ( TC1_d_writedata[4] ) );


--ND1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] at FF_X1_Y5_N17
--register power-up is low

ND1_jdo[8] = DFFEAS( , GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe, PD1_sr[8],  ,  , VCC);


--WB1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~17 at LABCELL_X10_Y6_N42
WB1L39 = ( WB1_saved_grant[0] & ( TC1_d_writedata[5] ) );


--ND1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] at FF_X1_Y5_N58
--register power-up is low

ND1_jdo[10] = DFFEAS(ND1L23, GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--WB1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~18 at MLABCELL_X8_Y7_N24
WB1L40 = ( WB1_saved_grant[0] & ( TC1_d_writedata[7] ) );


--WC1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27] at FF_X6_Y5_N47
--register power-up is low

WC1_writedata[27] = DFFEAS(WB1L50, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27 at MLABCELL_X6_Y5_N42
LD1L187 = (!LD1_jtag_ram_access & ((WC1_writedata[27]))) # (LD1_jtag_ram_access & (LD1_MonDReg[27]));


--WC1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28] at FF_X8_Y7_N41
--register power-up is low

WC1_writedata[28] = DFFEAS(WB1L51, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L188 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28 at MLABCELL_X8_Y7_N36
LD1L188 = ( WC1_writedata[28] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[28]) ) ) # ( !WC1_writedata[28] & ( (LD1_jtag_ram_access & LD1_MonDReg[28]) ) );


--WC1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29] at FF_X8_Y7_N11
--register power-up is low

WC1_writedata[29] = DFFEAS(WB1L52, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L189 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29 at MLABCELL_X8_Y7_N6
LD1L189 = ( WC1_writedata[29] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[29]) ) ) # ( !WC1_writedata[29] & ( (LD1_MonDReg[29] & LD1_jtag_ram_access) ) );


--WC1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30] at FF_X7_Y5_N59
--register power-up is low

WC1_writedata[30] = DFFEAS(WB1L53, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30 at LABCELL_X7_Y5_N54
LD1L190 = ( LD1_jtag_ram_access & ( LD1_MonDReg[30] ) ) # ( !LD1_jtag_ram_access & ( WC1_writedata[30] ) );


--WC1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31] at FF_X3_Y5_N56
--register power-up is low

WC1_writedata[31] = DFFEAS(WB1L54, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31 at MLABCELL_X3_Y5_N57
LD1L191 = ( LD1_jtag_ram_access & ( LD1_MonDReg[31] ) ) # ( !LD1_jtag_ram_access & ( WC1_writedata[31] ) );


--ND1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] at FF_X1_Y5_N14
--register power-up is low

ND1_jdo[12] = DFFEAS(ND1L27, GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--WB1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~19 at LABCELL_X13_Y9_N54
WB1L41 = ( TC1_d_writedata[9] & ( WB1_saved_grant[0] ) );


--ND1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] at FF_X1_Y5_N43
--register power-up is low

ND1_jdo[11] = DFFEAS(ND1L25, GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--WB1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~20 at LABCELL_X12_Y9_N42
WB1L42 = ( WB1_saved_grant[0] & ( TC1_d_writedata[8] ) );


--ND1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] at FF_X1_Y5_N16
--register power-up is low

ND1_jdo[9] = DFFEAS(ND1L21, GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--WB1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~21 at MLABCELL_X8_Y6_N9
WB1L43 = ( WB1_saved_grant[0] & ( TC1_d_writedata[6] ) );


--ND1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] at FF_X1_Y5_N46
--register power-up is low

ND1_jdo[13] = DFFEAS(ND1L29, GLOBAL(A1L23),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--WB1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~22 at MLABCELL_X8_Y7_N0
WB1L44 = ( TC1_d_writedata[10] & ( WB1_saved_grant[0] ) );


--WB1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~23 at MLABCELL_X3_Y5_N3
WB1L45 = ( TC1_d_writedata[17] & ( WB1_saved_grant[0] ) );


--WB1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~24 at MLABCELL_X8_Y7_N54
WB1L46 = ( WB1_saved_grant[0] & ( TC1_d_writedata[18] ) );


--WB1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~25 at MLABCELL_X8_Y8_N48
WB1L47 = ( WB1_saved_grant[0] & ( TC1_d_writedata[19] ) );


--WB1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~26 at MLABCELL_X6_Y5_N39
WB1L48 = (TC1_d_writedata[21] & WB1_saved_grant[0]);


--WB1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~27 at LABCELL_X9_Y6_N6
WB1L49 = (TC1_d_writedata[20] & WB1_saved_grant[0]);


--EB1L84 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10 at LABCELL_X4_Y3_N45
EB1L84 = AMPP_FUNCTION(!EB1L78, !N1_irf_reg[1][0], !EB1_rdata[4], !EB1_count[9], !Q1_state[4], !EB1_td_shift[7]);


--EB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11 at LABCELL_X4_Y3_N24
EB1L85 = AMPP_FUNCTION(!EB1_count[9], !EB1L78, !EB1_rdata[5], !Q1_state[4], !EB1_td_shift[8]);


--EB1L86 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12 at LABCELL_X4_Y3_N21
EB1L86 = AMPP_FUNCTION(!EB1_count[9], !EB1_td_shift[9], !EB1_rdata[6]);


--PD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41 at LABCELL_X1_Y6_N33
PD1L89 = ( BD1_break_readreg[6] & ( (LD1_MonDReg[6]) # (N1_irf_reg[2][1]) ) ) # ( !BD1_break_readreg[6] & ( (!N1_irf_reg[2][1] & LD1_MonDReg[6]) ) );


--PD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42 at LABCELL_X1_Y6_N18
PD1L90 = ( MD1_virtual_state_cdr & ( MD1L3 & ( PD1_sr[8] ) ) ) # ( !MD1_virtual_state_cdr & ( MD1L3 & ( PD1_sr[8] ) ) ) # ( MD1_virtual_state_cdr & ( !MD1L3 & ( (PD1L89 & !N1_irf_reg[2][0]) ) ) ) # ( !MD1_virtual_state_cdr & ( !MD1L3 & ( PD1_sr[7] ) ) );


--DD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 at LABCELL_X7_Y5_N6
DD1L14 = ( ND1_take_action_ocimem_a & ( (!ND1_jdo[24] & DD1_resetlatch) ) ) # ( !ND1_take_action_ocimem_a & ( (DD1_resetlatch) # (RD1_dreg[0]) ) );


--EB1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0 at LABCELL_X2_Y2_N54
EB1L23 = AMPP_FUNCTION(!H1_splitter_nodes_receive_0[3], !EB1_jupdate, !N1_irf_reg[1][0], !N1_virtual_ir_scan_reg, !Q1_state[8]);


--PD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43 at LABCELL_X2_Y5_N15
PD1L91 = ( BD1_break_readreg[22] & ( (!MD1L3 & (((LD1_MonDReg[22])) # (N1_irf_reg[2][1]))) # (MD1L3 & (((PD1_sr[24])))) ) ) # ( !BD1_break_readreg[22] & ( (!MD1L3 & (!N1_irf_reg[2][1] & ((LD1_MonDReg[22])))) # (MD1L3 & (((PD1_sr[24])))) ) );


--ZD1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X6_Y6_N56
--register power-up is low

ZD1_altera_reset_synchronizer_int_chain[1] = DFFEAS(ZD1L4, GLOBAL(A1L23), !AB1L14,  ,  ,  ,  ,  ,  );


--PD1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15] at FF_X1_Y4_N44
--register power-up is low

PD1_sr[15] = DFFEAS(PD1L97, A1L5,  ,  ,  ,  ,  ,  ,  );


--WB1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~28 at MLABCELL_X6_Y5_N45
WB1L50 = ( TC1_d_writedata[27] & ( WB1_saved_grant[0] ) );


--WB1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~29 at MLABCELL_X8_Y7_N39
WB1L51 = ( TC1_d_writedata[28] & ( WB1_saved_grant[0] ) );


--WB1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~30 at MLABCELL_X8_Y7_N9
WB1L52 = ( TC1_d_writedata[29] & ( WB1_saved_grant[0] ) );


--WB1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~31 at LABCELL_X7_Y5_N57
WB1L53 = ( TC1_d_writedata[30] & ( WB1_saved_grant[0] ) );


--WB1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~32 at MLABCELL_X3_Y5_N54
WB1L54 = ( TC1_d_writedata[31] & ( WB1_saved_grant[0] ) );


--PD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44 at LABCELL_X2_Y5_N33
PD1L92 = ( PD1_sr[17] & ( ((!N1_irf_reg[2][1] & ((LD1_MonDReg[15]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[15]))) # (MD1L3) ) ) # ( !PD1_sr[17] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & ((LD1_MonDReg[15]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[15])))) ) );


--PD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45 at LABCELL_X2_Y5_N42
PD1L93 = ( N1_irf_reg[2][1] & ( LD1_MonDReg[23] & ( (!MD1L3 & ((BD1_break_readreg[23]))) # (MD1L3 & (PD1_sr[25])) ) ) ) # ( !N1_irf_reg[2][1] & ( LD1_MonDReg[23] & ( (!MD1L3) # (PD1_sr[25]) ) ) ) # ( N1_irf_reg[2][1] & ( !LD1_MonDReg[23] & ( (!MD1L3 & ((BD1_break_readreg[23]))) # (MD1L3 & (PD1_sr[25])) ) ) ) # ( !N1_irf_reg[2][1] & ( !LD1_MonDReg[23] & ( (MD1L3 & PD1_sr[25]) ) ) );


--PD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46 at LABCELL_X1_Y6_N36
PD1L94 = ( PD1_sr[9] & ( ((!N1_irf_reg[2][1] & (LD1_MonDReg[7])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[7])))) # (MD1L3) ) ) # ( !PD1_sr[9] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & (LD1_MonDReg[7])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[7]))))) ) );


--PD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47 at LABCELL_X1_Y6_N30
PD1L95 = ( BD1_break_readreg[13] & ( (!MD1L3 & (((LD1_MonDReg[13])) # (N1_irf_reg[2][1]))) # (MD1L3 & (((PD1_sr[15])))) ) ) # ( !BD1_break_readreg[13] & ( (!MD1L3 & (!N1_irf_reg[2][1] & ((LD1_MonDReg[13])))) # (MD1L3 & (((PD1_sr[15])))) ) );


--PD1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 at FF_X1_Y5_N19
--register power-up is low

PD1_DRsize.010 = DFFEAS(PD1L43, A1L5,  ,  , MD1_virtual_state_uir,  ,  ,  ,  );


--PD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48 at LABCELL_X2_Y3_N18
PD1L96 = ( N1_irf_reg[2][0] & ( LD1_MonDReg[14] & ( (!MD1_virtual_state_cdr & PD1_sr[15]) ) ) ) # ( !N1_irf_reg[2][0] & ( LD1_MonDReg[14] & ( (!MD1_virtual_state_cdr & (((PD1_sr[15])))) # (MD1_virtual_state_cdr & (((!N1_irf_reg[2][1])) # (BD1_break_readreg[14]))) ) ) ) # ( N1_irf_reg[2][0] & ( !LD1_MonDReg[14] & ( (!MD1_virtual_state_cdr & PD1_sr[15]) ) ) ) # ( !N1_irf_reg[2][0] & ( !LD1_MonDReg[14] & ( (!MD1_virtual_state_cdr & (((PD1_sr[15])))) # (MD1_virtual_state_cdr & (BD1_break_readreg[14] & ((N1_irf_reg[2][1])))) ) ) );


--PD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49 at LABCELL_X1_Y4_N42
PD1L97 = ( MD1L3 & ( (!PD1_DRsize.010 & ((PD1_sr[16]))) # (PD1_DRsize.010 & (A1L6)) ) ) # ( !MD1L3 & ( PD1L96 ) );


--PD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50 at LABCELL_X1_Y6_N0
PD1L98 = ( PD1_sr[11] & ( ((!N1_irf_reg[2][1] & (LD1_MonDReg[9])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[9])))) # (MD1L3) ) ) # ( !PD1_sr[11] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & (LD1_MonDReg[9])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[9]))))) ) );


--PD1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51 at LABCELL_X1_Y6_N6
PD1L99 = ( PD1_sr[13] & ( ((!N1_irf_reg[2][1] & ((LD1_MonDReg[11]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[11]))) # (MD1L3) ) ) # ( !PD1_sr[13] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & ((LD1_MonDReg[11]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[11])))) ) );


--PD1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52 at LABCELL_X1_Y6_N3
PD1L100 = ( PD1_sr[12] & ( ((!N1_irf_reg[2][1] & ((LD1_MonDReg[10]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[10]))) # (MD1L3) ) ) # ( !PD1_sr[12] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & ((LD1_MonDReg[10]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[10])))) ) );


--PD1L101 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53 at LABCELL_X1_Y6_N39
PD1L101 = ( PD1_sr[10] & ( ((!N1_irf_reg[2][1] & (LD1_MonDReg[8])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[8])))) # (MD1L3) ) ) # ( !PD1_sr[10] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & (LD1_MonDReg[8])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[8]))))) ) );


--PD1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54 at LABCELL_X1_Y6_N9
PD1L102 = ( BD1_break_readreg[12] & ( (!MD1L3 & (((LD1_MonDReg[12])) # (N1_irf_reg[2][1]))) # (MD1L3 & (((PD1_sr[14])))) ) ) # ( !BD1_break_readreg[12] & ( (!MD1L3 & (!N1_irf_reg[2][1] & ((LD1_MonDReg[12])))) # (MD1L3 & (((PD1_sr[14])))) ) );


--PD1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~55 at LABCELL_X1_Y5_N18
PD1L43 = ( N1_irf_reg[2][0] & ( N1_irf_reg[2][1] ) );


--TC1L890 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~2 at LABCELL_X13_Y6_N42
TC1L890 = ( ZB4_av_readdata_pre[8] & ( ZB1L35Q & ( (((ZB2_read_latency_shift_reg[0] & ZB2_av_readdata_pre[8])) # (ZB1_av_readdata_pre[8])) # (UB2L1) ) ) ) # ( !ZB4_av_readdata_pre[8] & ( ZB1L35Q & ( ((ZB2_read_latency_shift_reg[0] & ZB2_av_readdata_pre[8])) # (ZB1_av_readdata_pre[8]) ) ) ) # ( ZB4_av_readdata_pre[8] & ( !ZB1L35Q & ( ((ZB2_read_latency_shift_reg[0] & ZB2_av_readdata_pre[8])) # (UB2L1) ) ) ) # ( !ZB4_av_readdata_pre[8] & ( !ZB1L35Q & ( (ZB2_read_latency_shift_reg[0] & ZB2_av_readdata_pre[8]) ) ) );


--TC1L905 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~3 at MLABCELL_X15_Y5_N42
TC1L905 = ( ZB4_av_readdata_pre[11] & ( ZB2_av_readdata_pre[11] & ( (((ZB3_av_readdata_pre[30] & ZB3_read_latency_shift_reg[0])) # (ZB2_read_latency_shift_reg[0])) # (UB2L1) ) ) ) # ( !ZB4_av_readdata_pre[11] & ( ZB2_av_readdata_pre[11] & ( ((ZB3_av_readdata_pre[30] & ZB3_read_latency_shift_reg[0])) # (ZB2_read_latency_shift_reg[0]) ) ) ) # ( ZB4_av_readdata_pre[11] & ( !ZB2_av_readdata_pre[11] & ( ((ZB3_av_readdata_pre[30] & ZB3_read_latency_shift_reg[0])) # (UB2L1) ) ) ) # ( !ZB4_av_readdata_pre[11] & ( !ZB2_av_readdata_pre[11] & ( (ZB3_av_readdata_pre[30] & ZB3_read_latency_shift_reg[0]) ) ) );


--TC1L910 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~4 at LABCELL_X13_Y6_N27
TC1L910 = ( ZB1_av_readdata_pre[12] & ( ZB1L35Q ) ) # ( !ZB1_av_readdata_pre[12] & ( ZB1L35Q & ( (!UB2L1 & (ZB2_av_readdata_pre[12] & ((ZB2_read_latency_shift_reg[0])))) # (UB2L1 & (((ZB2_av_readdata_pre[12] & ZB2_read_latency_shift_reg[0])) # (ZB4_av_readdata_pre[12]))) ) ) ) # ( ZB1_av_readdata_pre[12] & ( !ZB1L35Q & ( (!UB2L1 & (ZB2_av_readdata_pre[12] & ((ZB2_read_latency_shift_reg[0])))) # (UB2L1 & (((ZB2_av_readdata_pre[12] & ZB2_read_latency_shift_reg[0])) # (ZB4_av_readdata_pre[12]))) ) ) ) # ( !ZB1_av_readdata_pre[12] & ( !ZB1L35Q & ( (!UB2L1 & (ZB2_av_readdata_pre[12] & ((ZB2_read_latency_shift_reg[0])))) # (UB2L1 & (((ZB2_av_readdata_pre[12] & ZB2_read_latency_shift_reg[0])) # (ZB4_av_readdata_pre[12]))) ) ) );


--TC1L895 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~5 at LABCELL_X13_Y6_N0
TC1L895 = ( ZB4_av_readdata_pre[9] & ( ZB1L35Q & ( (((ZB2_read_latency_shift_reg[0] & ZB2_av_readdata_pre[9])) # (ZB1_av_readdata_pre[9])) # (UB2L1) ) ) ) # ( !ZB4_av_readdata_pre[9] & ( ZB1L35Q & ( ((ZB2_read_latency_shift_reg[0] & ZB2_av_readdata_pre[9])) # (ZB1_av_readdata_pre[9]) ) ) ) # ( ZB4_av_readdata_pre[9] & ( !ZB1L35Q & ( ((ZB2_read_latency_shift_reg[0] & ZB2_av_readdata_pre[9])) # (UB2L1) ) ) ) # ( !ZB4_av_readdata_pre[9] & ( !ZB1L35Q & ( (ZB2_read_latency_shift_reg[0] & ZB2_av_readdata_pre[9]) ) ) );


--TC1L900 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~6 at LABCELL_X13_Y6_N9
TC1L900 = ( ZB2_av_readdata_pre[10] & ( ZB1L35Q & ( (((UB2L1 & ZB4_av_readdata_pre[10])) # (ZB1_av_readdata_pre[10])) # (ZB2_read_latency_shift_reg[0]) ) ) ) # ( !ZB2_av_readdata_pre[10] & ( ZB1L35Q & ( ((UB2L1 & ZB4_av_readdata_pre[10])) # (ZB1_av_readdata_pre[10]) ) ) ) # ( ZB2_av_readdata_pre[10] & ( !ZB1L35Q & ( ((UB2L1 & ZB4_av_readdata_pre[10])) # (ZB2_read_latency_shift_reg[0]) ) ) ) # ( !ZB2_av_readdata_pre[10] & ( !ZB1L35Q & ( (UB2L1 & ZB4_av_readdata_pre[10]) ) ) );


--TC1L921 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~7 at LABCELL_X13_Y6_N18
TC1L921 = ( ZB1_av_readdata_pre[15] & ( ZB1L35Q ) ) # ( !ZB1_av_readdata_pre[15] & ( ZB1L35Q & ( (!ZB4_av_readdata_pre[15] & (ZB2_av_readdata_pre[15] & (ZB2_read_latency_shift_reg[0]))) # (ZB4_av_readdata_pre[15] & (((ZB2_av_readdata_pre[15] & ZB2_read_latency_shift_reg[0])) # (UB2L1))) ) ) ) # ( ZB1_av_readdata_pre[15] & ( !ZB1L35Q & ( (!ZB4_av_readdata_pre[15] & (ZB2_av_readdata_pre[15] & (ZB2_read_latency_shift_reg[0]))) # (ZB4_av_readdata_pre[15] & (((ZB2_av_readdata_pre[15] & ZB2_read_latency_shift_reg[0])) # (UB2L1))) ) ) ) # ( !ZB1_av_readdata_pre[15] & ( !ZB1L35Q & ( (!ZB4_av_readdata_pre[15] & (ZB2_av_readdata_pre[15] & (ZB2_read_latency_shift_reg[0]))) # (ZB4_av_readdata_pre[15] & (((ZB2_av_readdata_pre[15] & ZB2_read_latency_shift_reg[0])) # (UB2L1))) ) ) );


--TC1L919 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~8 at LABCELL_X13_Y6_N48
TC1L919 = ( ZB4_av_readdata_pre[14] & ( ZB3_read_latency_shift_reg[0] & ( (!ZB3_av_readdata_pre[30] & (!UB2L1 & ((!ZB2_read_latency_shift_reg[0]) # (!ZB2_av_readdata_pre[14])))) ) ) ) # ( !ZB4_av_readdata_pre[14] & ( ZB3_read_latency_shift_reg[0] & ( (!ZB3_av_readdata_pre[30] & ((!ZB2_read_latency_shift_reg[0]) # (!ZB2_av_readdata_pre[14]))) ) ) ) # ( ZB4_av_readdata_pre[14] & ( !ZB3_read_latency_shift_reg[0] & ( (!UB2L1 & ((!ZB2_read_latency_shift_reg[0]) # (!ZB2_av_readdata_pre[14]))) ) ) ) # ( !ZB4_av_readdata_pre[14] & ( !ZB3_read_latency_shift_reg[0] & ( (!ZB2_read_latency_shift_reg[0]) # (!ZB2_av_readdata_pre[14]) ) ) );


--TC1L920 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~9 at LABCELL_X13_Y6_N54
TC1L920 = ( ZB1_av_readdata_pre[14] & ( ZB1L35Q & ( (!TC1_av_ld_byte2_data[6] & TC1_av_ld_aligning_data) ) ) ) # ( !ZB1_av_readdata_pre[14] & ( ZB1L35Q & ( (!TC1_av_ld_aligning_data & ((TC1L919))) # (TC1_av_ld_aligning_data & (!TC1_av_ld_byte2_data[6])) ) ) ) # ( ZB1_av_readdata_pre[14] & ( !ZB1L35Q & ( (!TC1_av_ld_aligning_data & ((TC1L919))) # (TC1_av_ld_aligning_data & (!TC1_av_ld_byte2_data[6])) ) ) ) # ( !ZB1_av_readdata_pre[14] & ( !ZB1L35Q & ( (!TC1_av_ld_aligning_data & ((TC1L919))) # (TC1_av_ld_aligning_data & (!TC1_av_ld_byte2_data[6])) ) ) );


--TC1L916 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~10 at LABCELL_X13_Y6_N39
TC1L916 = ( ZB2_av_readdata_pre[13] & ( ZB3_read_latency_shift_reg[0] & ( (!ZB2_read_latency_shift_reg[0] & (!ZB3_av_readdata_pre[30] & ((!UB2L1) # (!ZB4_av_readdata_pre[13])))) ) ) ) # ( !ZB2_av_readdata_pre[13] & ( ZB3_read_latency_shift_reg[0] & ( (!ZB3_av_readdata_pre[30] & ((!UB2L1) # (!ZB4_av_readdata_pre[13]))) ) ) ) # ( ZB2_av_readdata_pre[13] & ( !ZB3_read_latency_shift_reg[0] & ( (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[13]))) ) ) ) # ( !ZB2_av_readdata_pre[13] & ( !ZB3_read_latency_shift_reg[0] & ( (!UB2L1) # (!ZB4_av_readdata_pre[13]) ) ) );


--TC1L917 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~11 at LABCELL_X16_Y6_N30
TC1L917 = ( ZB1_av_readdata_pre[13] & ( (!TC1_av_ld_aligning_data & (!ZB1L35Q & (TC1L916))) # (TC1_av_ld_aligning_data & (((!TC1_av_ld_byte2_data[5])))) ) ) # ( !ZB1_av_readdata_pre[13] & ( (!TC1_av_ld_aligning_data & (TC1L916)) # (TC1_av_ld_aligning_data & ((!TC1_av_ld_byte2_data[5]))) ) );


--PD1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56 at LABCELL_X1_Y4_N39
PD1L103 = ( RD2_dreg[0] & ( (!MD1_virtual_state_cdr & (((PD1_sr[35])))) # (MD1_virtual_state_cdr & ((!N1_irf_reg[2][0] & (!N1_irf_reg[2][1])) # (N1_irf_reg[2][0] & (N1_irf_reg[2][1] & PD1_sr[35])))) ) ) # ( !RD2_dreg[0] & ( (PD1_sr[35] & ((!MD1_virtual_state_cdr) # ((N1_irf_reg[2][0] & N1_irf_reg[2][1])))) ) );


--TC1L940 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~4 at MLABCELL_X15_Y5_N12
TC1L940 = ( ZB4_av_readdata_pre[16] & ( ZB2_av_readdata_pre[16] & ( (!ZB2_read_latency_shift_reg[0] & (!UB2L1 & ((!ZB3_read_latency_shift_reg[0]) # (!ZB3_av_readdata_pre[30])))) ) ) ) # ( !ZB4_av_readdata_pre[16] & ( ZB2_av_readdata_pre[16] & ( (!ZB2_read_latency_shift_reg[0] & ((!ZB3_read_latency_shift_reg[0]) # (!ZB3_av_readdata_pre[30]))) ) ) ) # ( ZB4_av_readdata_pre[16] & ( !ZB2_av_readdata_pre[16] & ( (!UB2L1 & ((!ZB3_read_latency_shift_reg[0]) # (!ZB3_av_readdata_pre[30]))) ) ) ) # ( !ZB4_av_readdata_pre[16] & ( !ZB2_av_readdata_pre[16] & ( (!ZB3_read_latency_shift_reg[0]) # (!ZB3_av_readdata_pre[30]) ) ) );


--TC1L941 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~5 at LABCELL_X13_Y7_N45
TC1L941 = ( ZB1L35Q & ( TC1_av_ld_byte3_data[0] & ( (TC1L940 & (!ZB1_av_readdata_pre[16] & !TC1_av_ld_aligning_data)) ) ) ) # ( !ZB1L35Q & ( TC1_av_ld_byte3_data[0] & ( (TC1L940 & !TC1_av_ld_aligning_data) ) ) ) # ( ZB1L35Q & ( !TC1_av_ld_byte3_data[0] & ( ((TC1L940 & !ZB1_av_readdata_pre[16])) # (TC1_av_ld_aligning_data) ) ) ) # ( !ZB1L35Q & ( !TC1_av_ld_byte3_data[0] & ( (TC1_av_ld_aligning_data) # (TC1L940) ) ) );


--TC1L950 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~6 at LABCELL_X16_Y5_N12
TC1L950 = ( ZB4_av_readdata_pre[19] & ( ZB2_read_latency_shift_reg[0] & ( (((ZB1_av_readdata_pre[19] & ZB1L35Q)) # (ZB2_av_readdata_pre[19])) # (UB2L1) ) ) ) # ( !ZB4_av_readdata_pre[19] & ( ZB2_read_latency_shift_reg[0] & ( ((ZB1_av_readdata_pre[19] & ZB1L35Q)) # (ZB2_av_readdata_pre[19]) ) ) ) # ( ZB4_av_readdata_pre[19] & ( !ZB2_read_latency_shift_reg[0] & ( ((ZB1_av_readdata_pre[19] & ZB1L35Q)) # (UB2L1) ) ) ) # ( !ZB4_av_readdata_pre[19] & ( !ZB2_read_latency_shift_reg[0] & ( (ZB1_av_readdata_pre[19] & ZB1L35Q) ) ) );


--TC1L955 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~7 at LABCELL_X16_Y5_N18
TC1L955 = ( ZB4_av_readdata_pre[20] & ( ZB2_read_latency_shift_reg[0] & ( (((ZB1_av_readdata_pre[20] & ZB1L35Q)) # (UB2L1)) # (ZB2_av_readdata_pre[20]) ) ) ) # ( !ZB4_av_readdata_pre[20] & ( ZB2_read_latency_shift_reg[0] & ( ((ZB1_av_readdata_pre[20] & ZB1L35Q)) # (ZB2_av_readdata_pre[20]) ) ) ) # ( ZB4_av_readdata_pre[20] & ( !ZB2_read_latency_shift_reg[0] & ( ((ZB1_av_readdata_pre[20] & ZB1L35Q)) # (UB2L1) ) ) ) # ( !ZB4_av_readdata_pre[20] & ( !ZB2_read_latency_shift_reg[0] & ( (ZB1_av_readdata_pre[20] & ZB1L35Q) ) ) );


--TC1L943 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~8 at MLABCELL_X15_Y5_N15
TC1L943 = ( ZB4_av_readdata_pre[17] & ( ZB2_av_readdata_pre[17] & ( (!ZB2_read_latency_shift_reg[0] & (!UB2L1 & ((!ZB3_read_latency_shift_reg[0]) # (!ZB3_av_readdata_pre[30])))) ) ) ) # ( !ZB4_av_readdata_pre[17] & ( ZB2_av_readdata_pre[17] & ( (!ZB2_read_latency_shift_reg[0] & ((!ZB3_read_latency_shift_reg[0]) # (!ZB3_av_readdata_pre[30]))) ) ) ) # ( ZB4_av_readdata_pre[17] & ( !ZB2_av_readdata_pre[17] & ( (!UB2L1 & ((!ZB3_read_latency_shift_reg[0]) # (!ZB3_av_readdata_pre[30]))) ) ) ) # ( !ZB4_av_readdata_pre[17] & ( !ZB2_av_readdata_pre[17] & ( (!ZB3_read_latency_shift_reg[0]) # (!ZB3_av_readdata_pre[30]) ) ) );


--TC1L944 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~9 at LABCELL_X17_Y7_N30
TC1L944 = ( TC1L943 & ( (!TC1_av_ld_aligning_data & ((!ZB1_av_readdata_pre[17]) # ((!ZB1L35Q)))) # (TC1_av_ld_aligning_data & (((!TC1_av_ld_byte3_data[1])))) ) ) # ( !TC1L943 & ( (!TC1_av_ld_byte3_data[1] & TC1_av_ld_aligning_data) ) );


--TC1L945 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~10 at MLABCELL_X15_Y5_N18
TC1L945 = ( ZB4_av_readdata_pre[18] & ( ZB1_av_readdata_pre[18] & ( (((ZB2_av_readdata_pre[18] & ZB2_read_latency_shift_reg[0])) # (UB2L1)) # (ZB1L35Q) ) ) ) # ( !ZB4_av_readdata_pre[18] & ( ZB1_av_readdata_pre[18] & ( ((ZB2_av_readdata_pre[18] & ZB2_read_latency_shift_reg[0])) # (ZB1L35Q) ) ) ) # ( ZB4_av_readdata_pre[18] & ( !ZB1_av_readdata_pre[18] & ( ((ZB2_av_readdata_pre[18] & ZB2_read_latency_shift_reg[0])) # (UB2L1) ) ) ) # ( !ZB4_av_readdata_pre[18] & ( !ZB1_av_readdata_pre[18] & ( (ZB2_av_readdata_pre[18] & ZB2_read_latency_shift_reg[0]) ) ) );


--TC1L966 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~11 at MLABCELL_X15_Y5_N45
TC1L966 = ( ZB4_av_readdata_pre[23] & ( ZB2_av_readdata_pre[23] & ( (((ZB3_av_readdata_pre[30] & ZB3_read_latency_shift_reg[0])) # (ZB2_read_latency_shift_reg[0])) # (UB2L1) ) ) ) # ( !ZB4_av_readdata_pre[23] & ( ZB2_av_readdata_pre[23] & ( ((ZB3_av_readdata_pre[30] & ZB3_read_latency_shift_reg[0])) # (ZB2_read_latency_shift_reg[0]) ) ) ) # ( ZB4_av_readdata_pre[23] & ( !ZB2_av_readdata_pre[23] & ( ((ZB3_av_readdata_pre[30] & ZB3_read_latency_shift_reg[0])) # (UB2L1) ) ) ) # ( !ZB4_av_readdata_pre[23] & ( !ZB2_av_readdata_pre[23] & ( (ZB3_av_readdata_pre[30] & ZB3_read_latency_shift_reg[0]) ) ) );


--TC1L964 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~12 at MLABCELL_X15_Y5_N48
TC1L964 = ( ZB4_av_readdata_pre[22] & ( ZB2_av_readdata_pre[22] & ( (!ZB2_read_latency_shift_reg[0] & (!UB2L1 & ((!ZB3_av_readdata_pre[30]) # (!ZB3_read_latency_shift_reg[0])))) ) ) ) # ( !ZB4_av_readdata_pre[22] & ( ZB2_av_readdata_pre[22] & ( (!ZB2_read_latency_shift_reg[0] & ((!ZB3_av_readdata_pre[30]) # (!ZB3_read_latency_shift_reg[0]))) ) ) ) # ( ZB4_av_readdata_pre[22] & ( !ZB2_av_readdata_pre[22] & ( (!UB2L1 & ((!ZB3_av_readdata_pre[30]) # (!ZB3_read_latency_shift_reg[0]))) ) ) ) # ( !ZB4_av_readdata_pre[22] & ( !ZB2_av_readdata_pre[22] & ( (!ZB3_av_readdata_pre[30]) # (!ZB3_read_latency_shift_reg[0]) ) ) );


--TC1L965 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~13 at MLABCELL_X15_Y5_N24
TC1L965 = ( TC1L964 & ( (!TC1_av_ld_aligning_data & ((!ZB1L35Q) # ((!ZB1_av_readdata_pre[22])))) # (TC1_av_ld_aligning_data & (((!TC1_av_ld_byte3_data[6])))) ) ) # ( !TC1L964 & ( (TC1_av_ld_aligning_data & !TC1_av_ld_byte3_data[6]) ) );


--TC1L961 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~14 at MLABCELL_X15_Y5_N51
TC1L961 = ( ZB4_av_readdata_pre[21] & ( ZB2_av_readdata_pre[21] & ( (!ZB2_read_latency_shift_reg[0] & (!UB2L1 & ((!ZB3_av_readdata_pre[30]) # (!ZB3_read_latency_shift_reg[0])))) ) ) ) # ( !ZB4_av_readdata_pre[21] & ( ZB2_av_readdata_pre[21] & ( (!ZB2_read_latency_shift_reg[0] & ((!ZB3_av_readdata_pre[30]) # (!ZB3_read_latency_shift_reg[0]))) ) ) ) # ( ZB4_av_readdata_pre[21] & ( !ZB2_av_readdata_pre[21] & ( (!UB2L1 & ((!ZB3_av_readdata_pre[30]) # (!ZB3_read_latency_shift_reg[0]))) ) ) ) # ( !ZB4_av_readdata_pre[21] & ( !ZB2_av_readdata_pre[21] & ( (!ZB3_av_readdata_pre[30]) # (!ZB3_read_latency_shift_reg[0]) ) ) );


--TC1L962 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~15 at LABCELL_X16_Y6_N33
TC1L962 = ( TC1L961 & ( (!TC1_av_ld_aligning_data & ((!ZB1L35Q) # ((!ZB1_av_readdata_pre[21])))) # (TC1_av_ld_aligning_data & (((!TC1_av_ld_byte3_data[5])))) ) ) # ( !TC1L961 & ( (TC1_av_ld_aligning_data & !TC1_av_ld_byte3_data[5]) ) );


--LD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6 at LABCELL_X4_Y6_N27
LD1L118 = ( LD1_jtag_rd_d1 & ( (!LD1_MonAReg[3] & (!LD1_MonAReg[2] $ (LD1_MonAReg[4]))) ) ) # ( !LD1_jtag_rd_d1 & ( LD1_MonDReg[14] ) );


--HC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~17 at MLABCELL_X15_Y4_N0
HC1L6 = ( ZB4_av_readdata_pre[0] & ( ZB6_av_readdata_pre[0] & ( (!UB2L1 & (!ZB6_read_latency_shift_reg[0] & ((!ZB2_av_readdata_pre[0]) # (!ZB2_read_latency_shift_reg[0])))) ) ) ) # ( !ZB4_av_readdata_pre[0] & ( ZB6_av_readdata_pre[0] & ( (!ZB6_read_latency_shift_reg[0] & ((!ZB2_av_readdata_pre[0]) # (!ZB2_read_latency_shift_reg[0]))) ) ) ) # ( ZB4_av_readdata_pre[0] & ( !ZB6_av_readdata_pre[0] & ( (!UB2L1 & ((!ZB2_av_readdata_pre[0]) # (!ZB2_read_latency_shift_reg[0]))) ) ) ) # ( !ZB4_av_readdata_pre[0] & ( !ZB6_av_readdata_pre[0] & ( (!ZB2_av_readdata_pre[0]) # (!ZB2_read_latency_shift_reg[0]) ) ) );


--HC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~18 at LABCELL_X11_Y7_N30
HC1L7 = ( ZB1L35Q & ( ((ZB5_read_latency_shift_reg[0] & ZB5_av_readdata_pre[0])) # (ZB1_av_readdata_pre[0]) ) ) # ( !ZB1L35Q & ( (ZB5_read_latency_shift_reg[0] & ZB5_av_readdata_pre[0]) ) );


--TC1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3 at MLABCELL_X28_Y5_N48
TC1L209 = ( TC1_D_iw[14] & ( TC1_D_iw[15] & ( (TC1_D_iw[16] & (TC1_D_iw[11] & (!TC1_D_iw[12] & TC1_D_iw[13]))) ) ) ) # ( TC1_D_iw[14] & ( !TC1_D_iw[15] & ( (TC1_D_iw[16] & (!TC1_D_iw[12] & TC1_D_iw[13])) ) ) ) # ( !TC1_D_iw[14] & ( !TC1_D_iw[15] & ( (TC1_D_iw[16] & (TC1_D_iw[13] & ((!TC1_D_iw[12]) # (TC1_D_iw[11])))) ) ) );


--TC1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0 at MLABCELL_X21_Y5_N15
TC1L199 = ( TC1_D_iw[2] & ( (!TC1_D_iw[3] & (!TC1_D_iw[0] & (TC1_D_iw[1] & TC1_D_iw[4]))) ) ) # ( !TC1_D_iw[2] & ( (!TC1_D_iw[3] & (!TC1_D_iw[0] & (!TC1_D_iw[1] & TC1_D_iw[4]))) ) );


--TC1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1 at LABCELL_X19_Y7_N24
TC1L200 = ( TC1_D_iw[14] & ( TC1_D_iw[16] & ( (!TC1_D_iw[12] & (!TC1_D_iw[13] & (!TC1_D_iw[15] $ (TC1_D_iw[11])))) ) ) ) # ( !TC1_D_iw[14] & ( TC1_D_iw[16] & ( (!TC1_D_iw[12] & (TC1_D_iw[15] & (!TC1_D_iw[13] & !TC1_D_iw[11]))) ) ) ) # ( TC1_D_iw[14] & ( !TC1_D_iw[16] & ( (!TC1_D_iw[12] & (!TC1_D_iw[15] & (!TC1_D_iw[13] & !TC1_D_iw[11]))) ) ) ) # ( !TC1_D_iw[14] & ( !TC1_D_iw[16] & ( (!TC1_D_iw[12] & (TC1_D_iw[15] & (!TC1_D_iw[13] & !TC1_D_iw[11]))) ) ) );


--TC1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2 at LABCELL_X18_Y5_N12
TC1L236 = ( TC1_D_iw[13] & ( !TC1_D_iw[12] & ( (TC1_D_iw[14] & (!TC1_D_iw[15] $ (!TC1_D_iw[16]))) ) ) );


--TC1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3 at MLABCELL_X28_Y5_N51
TC1L237 = ( TC1_D_iw[15] & ( TC1_D_iw[14] & ( (TC1_D_iw[16] & (TC1_D_iw[11] & (TC1_D_iw[13] & !TC1_D_iw[12]))) ) ) ) # ( TC1_D_iw[15] & ( !TC1_D_iw[14] & ( (TC1_D_iw[16] & (TC1_D_iw[13] & !TC1_D_iw[12])) ) ) ) # ( !TC1_D_iw[15] & ( !TC1_D_iw[14] & ( (TC1_D_iw[16] & (TC1_D_iw[13] & ((!TC1_D_iw[12]) # (TC1_D_iw[11])))) ) ) );


--TC1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0 at LABCELL_X19_Y5_N36
TC1L225 = ( TC1_D_iw[3] & ( TC1_D_iw[2] & ( (TC1_D_iw[1] & (TC1_D_iw[0] & !TC1_D_iw[4])) ) ) ) # ( !TC1_D_iw[3] & ( TC1_D_iw[2] & ( (TC1_D_iw[1] & TC1_D_iw[0]) ) ) ) # ( TC1_D_iw[3] & ( !TC1_D_iw[2] & ( (TC1_D_iw[1] & (TC1_D_iw[0] & !TC1_D_iw[4])) ) ) ) # ( !TC1_D_iw[3] & ( !TC1_D_iw[2] & ( (TC1_D_iw[1] & (TC1_D_iw[0] & !TC1_D_iw[4])) ) ) );


--TC1L304 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~1 at MLABCELL_X21_Y5_N9
TC1L304 = ( TC1_D_iw[0] & ( (TC1_D_iw[2] & (!TC1_D_iw[1] & ((!TC1_D_iw[3]) # (!TC1_D_iw[4])))) ) );


--TC1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4 at LABCELL_X23_Y5_N24
TC1L210 = ( TC1_D_iw[4] & ( TC1_D_iw[2] & ( (!TC1_D_iw[5] & (TC1_D_iw[0] & TC1_D_iw[3])) ) ) ) # ( !TC1_D_iw[4] & ( !TC1_D_iw[2] & ( (TC1_D_iw[5] & ((!TC1_D_iw[0] & (TC1_D_iw[1] & !TC1_D_iw[3])) # (TC1_D_iw[0] & (!TC1_D_iw[1])))) ) ) );


--TC1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5 at LABCELL_X23_Y5_N6
TC1L211 = ( TC1_D_iw[4] & ( !TC1_D_iw[2] & ( (!TC1_D_iw[5] & (!TC1_D_iw[0] $ (!TC1_D_iw[1]))) ) ) ) # ( !TC1_D_iw[4] & ( !TC1_D_iw[2] & ( (!TC1_D_iw[5] & (TC1_D_iw[3] & (!TC1_D_iw[0] $ (!TC1_D_iw[1])))) ) ) );


--TC1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6 at LABCELL_X23_Y5_N36
TC1L212 = ( TC1_D_iw[4] & ( TC1_D_iw[2] & ( (TC1_D_iw[5] & (TC1_D_iw[3] & ((TC1_D_iw[1]) # (TC1_D_iw[0])))) ) ) ) # ( TC1_D_iw[4] & ( !TC1_D_iw[2] & ( (TC1_D_iw[5] & (!TC1_D_iw[1] & ((TC1_D_iw[3]) # (TC1_D_iw[0])))) ) ) );


--TC1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1 at LABCELL_X18_Y5_N30
TC1L218 = ( TC1_D_iw[13] & ( TC1_D_iw[12] & ( (!TC1_D_iw[14] & (TC1_D_iw[16] & (!TC1_D_iw[15] & TC1_D_iw[11]))) ) ) ) # ( TC1_D_iw[13] & ( !TC1_D_iw[12] & ( (TC1_D_iw[16] & (!TC1_D_iw[15] & ((!TC1_D_iw[14]) # (!TC1_D_iw[11])))) ) ) );


--TC1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2 at MLABCELL_X28_Y5_N54
TC1L219 = ( TC1_D_iw[14] & ( TC1_D_iw[11] & ( (!TC1_D_iw[13] & ((!TC1_D_iw[15] & (TC1_D_iw[12] & TC1_D_iw[16])) # (TC1_D_iw[15] & (!TC1_D_iw[12] & !TC1_D_iw[16])))) # (TC1_D_iw[13] & (((TC1_D_iw[12])))) ) ) ) # ( !TC1_D_iw[14] & ( TC1_D_iw[11] & ( (!TC1_D_iw[16] & ((!TC1_D_iw[12] & ((TC1_D_iw[15]))) # (TC1_D_iw[12] & (TC1_D_iw[13])))) # (TC1_D_iw[16] & ((!TC1_D_iw[15] & (!TC1_D_iw[13])) # (TC1_D_iw[15] & ((TC1_D_iw[12]))))) ) ) ) # ( TC1_D_iw[14] & ( !TC1_D_iw[11] & ( (!TC1_D_iw[15] & (!TC1_D_iw[13] & (TC1_D_iw[12]))) # (TC1_D_iw[15] & (TC1_D_iw[16] & ((!TC1_D_iw[12]) # (TC1_D_iw[13])))) ) ) ) # ( !TC1_D_iw[14] & ( !TC1_D_iw[11] & ( (!TC1_D_iw[12] & (!TC1_D_iw[16] & (!TC1_D_iw[13] $ (TC1_D_iw[15])))) # (TC1_D_iw[12] & (!TC1_D_iw[13] & ((TC1_D_iw[16])))) ) ) );


--TC1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3 at LABCELL_X24_Y8_N12
TC1L220 = ( TC1_D_iw[14] & ( TC1_D_iw[12] & ( (TC1_D_iw[16] & (!TC1_D_iw[15] & !TC1_D_iw[13])) ) ) ) # ( !TC1_D_iw[14] & ( TC1_D_iw[12] & ( (TC1_D_iw[16] & (!TC1_D_iw[15] & !TC1_D_iw[13])) ) ) ) # ( TC1_D_iw[14] & ( !TC1_D_iw[12] & ( (TC1_D_iw[11] & (!TC1_D_iw[16] & (TC1_D_iw[15] & !TC1_D_iw[13]))) ) ) ) # ( !TC1_D_iw[14] & ( !TC1_D_iw[12] & ( (TC1_D_iw[11] & (TC1_D_iw[16] & (!TC1_D_iw[15] & !TC1_D_iw[13]))) ) ) );


--TC1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4 at LABCELL_X24_Y8_N18
TC1L221 = ( TC1_D_iw[14] & ( TC1_D_iw[12] & ( (!TC1_D_iw[16] & (!TC1_D_iw[15] & (!TC1_D_iw[11] $ (TC1_D_iw[13])))) ) ) ) # ( !TC1_D_iw[14] & ( !TC1_D_iw[12] & ( (!TC1_D_iw[16] & (!TC1_D_iw[15] $ (((TC1_D_iw[13]) # (TC1_D_iw[11]))))) ) ) );


--TC1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5 at LABCELL_X24_Y8_N48
TC1L222 = ( TC1_D_iw[14] & ( TC1_D_iw[12] & ( (TC1_D_iw[11] & (TC1_D_iw[16] & (!TC1_D_iw[15] & TC1_D_iw[13]))) ) ) ) # ( !TC1_D_iw[14] & ( TC1_D_iw[12] & ( (TC1_D_iw[16] & (TC1_D_iw[15] & ((!TC1_D_iw[13]) # (TC1_D_iw[11])))) ) ) ) # ( TC1_D_iw[14] & ( !TC1_D_iw[12] & ( (!TC1_D_iw[11] & (TC1_D_iw[16] & TC1_D_iw[15])) ) ) );


--TC1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~1 at LABCELL_X23_Y5_N18
TC1L250 = ( TC1_D_iw[4] & ( !TC1_D_iw[2] & ( (TC1_D_iw[5] & (!TC1_D_iw[0] & (!TC1_D_iw[1] & !TC1_D_iw[3]))) ) ) ) # ( !TC1_D_iw[4] & ( !TC1_D_iw[2] & ( (TC1_D_iw[5] & (!TC1_D_iw[0] & (!TC1_D_iw[1] & TC1_D_iw[3]))) ) ) );


--TC1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0 at MLABCELL_X21_Y5_N42
TC1L197 = ( !TC1_D_iw[0] & ( TC1_D_iw[2] & ( (TC1_D_iw[1] & ((!TC1_D_iw[4] & ((!TC1_D_iw[3]))) # (TC1_D_iw[4] & (!TC1_D_iw[5] & TC1_D_iw[3])))) ) ) ) # ( !TC1_D_iw[0] & ( !TC1_D_iw[2] & ( (!TC1_D_iw[1] & ((!TC1_D_iw[5] & (TC1_D_iw[4] & TC1_D_iw[3])) # (TC1_D_iw[5] & (!TC1_D_iw[4] & !TC1_D_iw[3])))) ) ) );


--TC1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2 at MLABCELL_X21_Y5_N12
TC1L201 = ( TC1_D_iw[2] & ( (TC1_D_iw[3] & (!TC1_D_iw[0] & (!TC1_D_iw[4] & TC1_D_iw[1]))) ) ) # ( !TC1_D_iw[2] & ( (TC1_D_iw[3] & (!TC1_D_iw[0] & (!TC1_D_iw[4] & !TC1_D_iw[1]))) ) );


--TC1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1 at LABCELL_X24_Y8_N54
TC1L198 = ( TC1_D_iw[14] & ( !TC1_D_iw[12] & ( (!TC1_D_iw[11] & (!TC1_D_iw[13] & ((!TC1_D_iw[16]) # (!TC1_D_iw[15])))) ) ) ) # ( !TC1_D_iw[14] & ( !TC1_D_iw[12] & ( (!TC1_D_iw[11] & (TC1_D_iw[16] & (!TC1_D_iw[15] & !TC1_D_iw[13]))) ) ) );


--TC1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1 at LABCELL_X19_Y5_N48
TC1L227 = ( TC1_D_iw[3] & ( TC1L226 ) ) # ( !TC1_D_iw[3] & ( TC1L226 ) ) # ( TC1_D_iw[3] & ( !TC1L226 & ( (!TC1_D_iw[1] & (TC1_D_iw[2] & !TC1_D_iw[0])) ) ) ) # ( !TC1_D_iw[3] & ( !TC1L226 & ( (!TC1_D_iw[1] & (TC1_D_iw[2] & (TC1_D_iw[4] & !TC1_D_iw[0]))) ) ) );


--TC1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2 at LABCELL_X19_Y5_N6
TC1L228 = ( TC1_D_iw[4] & ( TC1_D_iw[2] & ( (!TC1_D_iw[1] & (!TC1_D_iw[0] & !TC1_D_iw[5])) ) ) ) # ( !TC1_D_iw[4] & ( TC1_D_iw[2] & ( (!TC1_D_iw[1] & (!TC1_D_iw[0] & (!TC1_D_iw[5] & TC1_D_iw[3]))) ) ) );


--TC1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0 at LABCELL_X19_Y7_N6
TC1L242 = ( TC1_D_iw[15] & ( TC1_D_iw[11] & ( (!TC1_D_iw[13] & (TC1_D_iw[12] & ((!TC1_D_iw[16]) # (TC1_D_iw[14])))) ) ) ) # ( !TC1_D_iw[15] & ( TC1_D_iw[11] & ( (!TC1_D_iw[13] & (TC1_D_iw[12] & !TC1_D_iw[16])) ) ) ) # ( TC1_D_iw[15] & ( !TC1_D_iw[11] & ( (!TC1_D_iw[13] & (TC1_D_iw[12] & ((!TC1_D_iw[16]) # (TC1_D_iw[14])))) ) ) ) # ( !TC1_D_iw[15] & ( !TC1_D_iw[11] & ( (!TC1_D_iw[13] & (!TC1_D_iw[14] & (TC1_D_iw[12] & !TC1_D_iw[16]))) ) ) );


--TC1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1 at LABCELL_X22_Y6_N36
TC1L243 = ( TC1L569 & ( TC1L242 ) );


--BC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0 at LABCELL_X16_Y8_N54
BC1L11 = ( BC1_write_accepted & ( TB1L2 & ( !BC1L3 ) ) ) # ( !BC1_write_accepted & ( TB1L2 & ( (!BC1L3 & (TC1_d_write & (ZB2L38 & EB1_rst1))) ) ) ) # ( BC1_write_accepted & ( !TB1L2 & ( !BC1L3 ) ) ) # ( !BC1_write_accepted & ( !TB1L2 & ( (!BC1L3 & (TC1_d_write & EB1_rst1)) ) ) );


--EB1L61 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 at LABCELL_X1_Y3_N6
EB1L61 = AMPP_FUNCTION(!U1_t_dav);


--AB1L12 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0 at MLABCELL_X6_Y6_N9
AB1L12 = ( !AB1_altera_reset_synchronizer_int_chain[3] );


--LC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X13_Y9_N51
LC1L7 = !LC1L3;


--WB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress~0 at LABCELL_X13_Y9_N42
WB1L4 = !WB1L55;


--LC2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X16_Y9_N36
LC2L7 = ( !LC2L3 );


--WB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|packet_in_progress~0 at LABCELL_X16_Y9_N30
WB2L4 = ( !WB2L58 );


--AD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0 at MLABCELL_X8_Y6_N18
AD1L5 = ( !WC1_writedata[0] );


--ZB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 at LABCELL_X10_Y5_N3
ZB1L23 = !NB1_b_full;


--EB1L40 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0 at LABCELL_X7_Y4_N45
EB1L40 = AMPP_FUNCTION(!EB1_read);


--EB1L112 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0 at LABCELL_X7_Y3_N15
EB1L112 = AMPP_FUNCTION(!EB1_write);


--ZD2L4 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 at MLABCELL_X6_Y3_N39
ZD2L4 = GND;


--A1L137 is ~GND at LABCELL_X1_Y2_N36
A1L137 = GND;


--EB1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell at LABCELL_X1_Y3_N36
EB1L18 = AMPP_FUNCTION(!EB1_count[9]);


--TC1L386 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell at LABCELL_X19_Y6_N30
TC1L386 = ( !TC1_E_shift_rot_cnt[0] );


--LD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell at LABCELL_X4_Y6_N12
LD1L3 = !LD1L2;


--A1L7 is altera_internal_jtag~TDO at JTAG_X0_Y2_N3
A1L7 = EQUATION NOT SUPPORTED;

--A1L8 is altera_internal_jtag~TMSUTAP at JTAG_X0_Y2_N3
A1L8 = EQUATION NOT SUPPORTED;

--A1L5 is altera_internal_jtag~TCKUTAP at JTAG_X0_Y2_N3
A1L5 = EQUATION NOT SUPPORTED;

--A1L6 is altera_internal_jtag~TDIUTAP at JTAG_X0_Y2_N3
A1L6 = EQUATION NOT SUPPORTED;


--Q1_state[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1] at FF_X4_Y2_N41
--register power-up is low

Q1_state[1] = AMPP_FUNCTION(A1L5, Q1L22, A1L8, GND);


--Q1_state[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] at FF_X4_Y2_N44
--register power-up is low

Q1_state[4] = AMPP_FUNCTION(A1L5, Q1L25, A1L8, GND);


--Q1_state[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6] at FF_X4_Y2_N28
--register power-up is low

Q1_state[6] = AMPP_FUNCTION(A1L5, Q1L10, A1L8);


--Q1_state[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] at FF_X4_Y2_N29
--register power-up is low

Q1_state[11] = AMPP_FUNCTION(A1L5, Q1L31, A1L8, GND);


--Q1_state[13] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] at FF_X3_Y1_N14
--register power-up is low

Q1_state[13] = AMPP_FUNCTION(A1L5, Q1L18, A1L8);


--N1_irsr_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] at FF_X2_Y2_N37
--register power-up is low

N1_irsr_reg[0] = AMPP_FUNCTION(A1L5, N1L79, N1_irsr_reg[1], !N1_clr_reg, !Q1_state[3], N1L68);


--N1_irsr_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] at FF_X2_Y2_N8
--register power-up is low

N1_irsr_reg[1] = AMPP_FUNCTION(A1L5, N1L81, N1_irsr_reg[2], !N1_clr_reg, !Q1_state[3], N1L68);


--Q1_tms_cnt[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] at FF_X3_Y3_N41
--register power-up is low

Q1_tms_cnt[2] = AMPP_FUNCTION(A1L5, Q1L40, !A1L8, GND);


--Q1_tms_cnt[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] at FF_X3_Y3_N56
--register power-up is low

Q1_tms_cnt[1] = AMPP_FUNCTION(A1L5, Q1L42, !A1L8, GND);


--P1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~8 at LABCELL_X4_Y2_N18
P1L28 = AMPP_FUNCTION(!P1_word_counter[0], !P1_clear_signal, !A1L6, !P1_word_counter[1], !Q1_state[4], !P1_word_counter[4], !P1_word_counter[2]);


--N1L75 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 at LABCELL_X2_Y2_N48
N1L75 = AMPP_FUNCTION(!ZD2L4, !N1_virtual_ir_scan_reg, !ZD2L4, !A1L6, !Q1_state[3], !N1_irsr_reg[6], !Q1_state[4]);


--N1_tdo is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo at FF_X1_Y2_N50
--register power-up is low

N1_tdo = AMPP_FUNCTION(!A1L5, N1L145);


--H1_splitter_nodes_receive_0[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3] at FF_X1_Y1_N38
--register power-up is low

H1_splitter_nodes_receive_0[3] = AMPP_FUNCTION(A1L5, N1L116, !N1_clr_reg, N1L117);


--N1_virtual_ir_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg at FF_X3_Y3_N14
--register power-up is low

N1_virtual_ir_scan_reg = AMPP_FUNCTION(A1L5, N1L22, Q1_state[0], N1L147);


--N1_clr_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg at FF_X3_Y3_N35
--register power-up is low

N1_clr_reg = AMPP_FUNCTION(A1L5, N1L2);


--Q1_state[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] at FF_X3_Y3_N26
--register power-up is low

Q1_state[0] = AMPP_FUNCTION(A1L5, Q1L21, GND);


--Q1_state[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] at FF_X3_Y3_N29
--register power-up is low

Q1_state[2] = AMPP_FUNCTION(A1L5, Q1L23);


--Q1_state[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] at FF_X1_Y1_N20
--register power-up is low

Q1_state[3] = AMPP_FUNCTION(A1L5, Q1L24);


--Q1_state[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] at FF_X4_Y2_N14
--register power-up is low

Q1_state[5] = AMPP_FUNCTION(A1L5, Q1L26);


--Q1_state[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] at FF_X4_Y2_N47
--register power-up is low

Q1_state[7] = AMPP_FUNCTION(A1L5, Q1L28);


--Q1_state[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] at FF_X2_Y2_N35
--register power-up is low

Q1_state[8] = AMPP_FUNCTION(A1L5, Q1L29, GND);


--Q1_state[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9] at FF_X3_Y3_N44
--register power-up is low

Q1_state[9] = AMPP_FUNCTION(A1L5, N1L114);


--Q1_state[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] at FF_X3_Y3_N53
--register power-up is low

Q1_state[10] = AMPP_FUNCTION(A1L5, Q1L30);


--Q1_state[12] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] at FF_X3_Y3_N8
--register power-up is low

Q1_state[12] = AMPP_FUNCTION(A1L5, Q1L32);


--Q1_state[14] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] at FF_X2_Y2_N14
--register power-up is low

Q1_state[14] = AMPP_FUNCTION(A1L5, Q1L34, GND);


--Q1_state[15] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] at FF_X2_Y2_N44
--register power-up is low

Q1_state[15] = AMPP_FUNCTION(A1L5, N1L147, GND);


--N1_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] at FF_X1_Y1_N17
--register power-up is low

N1_irf_reg[1][0] = AMPP_FUNCTION(A1L5, N1L55, !N1_clr_reg, GND);


--H1_splitter_nodes_receive_1[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3] at FF_X1_Y1_N56
--register power-up is low

H1_splitter_nodes_receive_1[3] = AMPP_FUNCTION(A1L5, N1L118, !N1_clr_reg, N1L117);


--N1_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] at FF_X2_Y3_N2
--register power-up is low

N1_irf_reg[2][0] = AMPP_FUNCTION(A1L5, N1L61, !N1_clr_reg, N1L59);


--N1_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] at FF_X2_Y3_N5
--register power-up is low

N1_irf_reg[2][1] = AMPP_FUNCTION(A1L5, N1L62, !N1_clr_reg, N1L59);


--N1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 at LABCELL_X4_Y2_N42
N1L26 = AMPP_FUNCTION(!Q1_state[3], !Q1_state[4]);


--N1_virtual_ir_tdo_sel_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] at FF_X2_Y1_N38
--register power-up is low

N1_virtual_ir_tdo_sel_reg[1] = AMPP_FUNCTION(A1L5, N1_irsr_reg[6], !N1_clr_reg, GND, N1L120);


--N1_virtual_ir_tdo_sel_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] at FF_X2_Y1_N56
--register power-up is low

N1_virtual_ir_tdo_sel_reg[0] = AMPP_FUNCTION(A1L5, N1_irsr_reg[5], !N1_clr_reg, GND, N1L120);


--N1L138 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 at LABCELL_X2_Y1_N54
N1L138 = AMPP_FUNCTION(!N1_irsr_reg[0], !EB1_adapted_tdo, !N1_virtual_ir_tdo_sel_reg[1], !N1_virtual_ir_tdo_sel_reg[0], !N1_virtual_ir_scan_reg);


--N1_irsr_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] at FF_X2_Y1_N52
--register power-up is low

N1_irsr_reg[2] = AMPP_FUNCTION(A1L5, N1L80, !N1_clr_reg, N1L68);


--N1_irsr_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] at FF_X2_Y2_N50
--register power-up is low

N1_irsr_reg[6] = AMPP_FUNCTION(A1L5, N1L75, !N1_clr_reg);


--N1_irsr_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] at FF_X1_Y1_N49
--register power-up is low

N1_irsr_reg[5] = AMPP_FUNCTION(A1L5, N1L73, !N1_clr_reg, GND);


--N1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal11~0 at LABCELL_X2_Y1_N18
N1L24 = AMPP_FUNCTION(!N1_irsr_reg[5], !N1_irsr_reg[6]);


--P1_WORD_SR[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] at FF_X3_Y2_N49
--register power-up is low

P1_WORD_SR[0] = AMPP_FUNCTION(A1L5, P1L22, P1L17);


--N1L139 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 at LABCELL_X1_Y1_N6
N1L139 = AMPP_FUNCTION(!N1_irsr_reg[1], !N1L24, !N1_irsr_reg[0], !N1_virtual_ir_scan_reg, !P1_WORD_SR[0], !N1L69Q);


--N1L140 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 at LABCELL_X2_Y1_N36
N1L140 = AMPP_FUNCTION(!N1_virtual_ir_tdo_sel_reg[1], !N1_virtual_ir_scan_reg, !N1_irsr_reg[5], !PD1_sr[0], !N1_irsr_reg[6], !EB1_adapted_tdo);


--N1_tdo_bypass_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg at FF_X2_Y2_N32
--register power-up is low

N1_tdo_bypass_reg = AMPP_FUNCTION(A1L5, N1L137, GND);


--N1_hub_minor_ver_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] at FF_X1_Y2_N14
--register power-up is low

N1_hub_minor_ver_reg[0] = AMPP_FUNCTION(A1L5, N1L32, N1L26);


--N1_design_hash_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] at FF_X1_Y2_N2
--register power-up is low

N1_design_hash_reg[0] = AMPP_FUNCTION(A1L5, N1L13, N1L9);


--N1L141 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 at LABCELL_X1_Y2_N21
N1L141 = AMPP_FUNCTION(!N1_hub_minor_ver_reg[0], !N1_design_hash_reg[0], !N1_irsr_reg[0]);


--N1L142 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 at LABCELL_X2_Y2_N24
N1L142 = AMPP_FUNCTION(!N1_irsr_reg[2], !N1_irsr_reg[1]);


--N1L143 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 at LABCELL_X1_Y1_N0
N1L143 = AMPP_FUNCTION(!N1_irsr_reg[5], !N1_virtual_ir_scan_reg, !N1L69Q, !N1_irsr_reg[6], !N1_irsr_reg[0], !N1_irsr_reg[1]);


--N1L144 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 at LABCELL_X2_Y2_N30
N1L144 = AMPP_FUNCTION(!Q1_state[8], !N1L141, !N1L142, !N1L143, !N1_tdo_bypass_reg, !N1L26);


--N1L145 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 at LABCELL_X1_Y2_N48
N1L145 = AMPP_FUNCTION(!N1L139, !N1L138, !N1L144, !N1L140, !N1L26);


--N1_hub_mode_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] at FF_X1_Y1_N5
--register power-up is low

N1_hub_mode_reg[1] = AMPP_FUNCTION(A1L5, N1L39, !N1_clr_reg, GND);


--N1L115 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0 at LABCELL_X1_Y1_N21
N1L115 = AMPP_FUNCTION(!Q1_state[2], !N1_hub_mode_reg[1], !A1L8);


--N1L116 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1 at LABCELL_X1_Y1_N36
N1L116 = AMPP_FUNCTION(!N1L115, !N1_irsr_reg[6], !A1L8, !Q1_state[4], !A1L6, !N1_irsr_reg[5]);


--N1_virtual_dr_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg at FF_X3_Y3_N2
--register power-up is low

N1_virtual_dr_scan_reg = AMPP_FUNCTION(A1L5, N1L21, Q1_state[0], N1L147);


--N1L117 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2 at LABCELL_X1_Y1_N30
N1L117 = AMPP_FUNCTION(!N1_virtual_dr_scan_reg, !Q1_state[4], !A1L8, !N1_virtual_ir_scan_reg, !Q1_state[2], !Q1_state[15]);


--N1_jtag_ir_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] at FF_X3_Y1_N55
--register power-up is low

N1_jtag_ir_reg[1] = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[2], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] at FF_X3_Y1_N37
--register power-up is low

N1_jtag_ir_reg[4] = AMPP_FUNCTION(A1L5, N1L93, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] at FF_X3_Y1_N19
--register power-up is low

N1_jtag_ir_reg[3] = AMPP_FUNCTION(A1L5, N1L91, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] at FF_X3_Y1_N28
--register power-up is low

N1_jtag_ir_reg[2] = AMPP_FUNCTION(A1L5, N1L89, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] at FF_X3_Y1_N10
--register power-up is low

N1_jtag_ir_reg[0] = AMPP_FUNCTION(A1L5, N1L86, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] at FF_X3_Y1_N53
--register power-up is low

N1_jtag_ir_reg[9] = AMPP_FUNCTION(A1L5, A1L6, Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] at FF_X3_Y1_N50
--register power-up is low

N1_jtag_ir_reg[8] = AMPP_FUNCTION(A1L5, N1L100, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] at FF_X3_Y1_N46
--register power-up is low

N1_jtag_ir_reg[7] = AMPP_FUNCTION(A1L5, N1L98, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] at FF_X3_Y1_N43
--register power-up is low

N1_jtag_ir_reg[6] = AMPP_FUNCTION(A1L5, N1L96, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] at FF_X3_Y1_N5
--register power-up is low

N1_jtag_ir_reg[5] = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[6], Q1_state[0], GND, Q1_state[11]);


--N1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0 at MLABCELL_X3_Y1_N3
N1L20 = AMPP_FUNCTION(!N1_jtag_ir_reg[5], !N1_jtag_ir_reg[9], !N1_jtag_ir_reg[7], !N1_jtag_ir_reg[6], !N1_jtag_ir_reg[8]);


--N1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal1~0 at MLABCELL_X3_Y3_N12
N1L22 = AMPP_FUNCTION(!N1_jtag_ir_reg[2], !N1_jtag_ir_reg[3], !N1_jtag_ir_reg[0], !N1_jtag_ir_reg[4], !N1_jtag_ir_reg[1], !N1L20);


--N1L147 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 at MLABCELL_X3_Y3_N18
N1L147 = AMPP_FUNCTION(!Q1_state[14], !A1L8, !Q1_state[12]);


--N1_hub_mode_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] at FF_X1_Y4_N49
--register power-up is low

N1_hub_mode_reg[2] = AMPP_FUNCTION(A1L5, N1L43, N1_virtual_ir_scan_reg);


--N1L2 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 at MLABCELL_X3_Y3_N33
N1L2 = AMPP_FUNCTION(!N1_hub_mode_reg[2], !Q1_state[1]);


--Q1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0 at MLABCELL_X3_Y3_N39
Q1L21 = AMPP_FUNCTION(!Q1_state[9], !A1L8, !Q1_tms_cnt[2], !Q1_state[0]);


--Q1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1 at MLABCELL_X3_Y3_N45
Q1L22 = AMPP_FUNCTION(!Q1_state[8], !Q1_state[15], !Q1_state[1], !Q1_state[0]);


--Q1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~2 at MLABCELL_X3_Y3_N27
Q1L23 = AMPP_FUNCTION(!Q1_state[8], !Q1_state[15], !A1L8, !Q1_state[1]);


--Q1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~3 at LABCELL_X1_Y1_N18
Q1L24 = AMPP_FUNCTION(!Q1_state[2], !A1L8);


--Q1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~4 at LABCELL_X4_Y2_N57
Q1L25 = AMPP_FUNCTION(!Q1_state[7], !Q1_state[4], !Q1_state[3]);


--Q1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~5 at LABCELL_X4_Y2_N12
Q1L26 = AMPP_FUNCTION(!A1L8, !Q1_state[3], !Q1_state[4]);


--Q1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~6 at LABCELL_X4_Y2_N24
Q1L27 = AMPP_FUNCTION(!Q1_state[5], !Q1_state[6]);


--Q1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~7 at LABCELL_X4_Y2_N45
Q1L28 = AMPP_FUNCTION(!A1L8, !Q1_state[6]);


--Q1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8 at LABCELL_X4_Y2_N51
Q1L29 = AMPP_FUNCTION(!A1L8, !Q1_state[7], !Q1_state[5]);


--N1L114 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 at MLABCELL_X3_Y3_N42
N1L114 = AMPP_FUNCTION(!A1L8, !Q1_state[2]);


--Q1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~9 at MLABCELL_X3_Y3_N51
Q1L30 = AMPP_FUNCTION(!A1L8, !Q1_state[9]);


--Q1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~10 at MLABCELL_X3_Y3_N21
Q1L31 = AMPP_FUNCTION(!Q1_state[14], !Q1_state[11], !Q1_state[10]);


--Q1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~11 at MLABCELL_X3_Y3_N6
Q1L32 = AMPP_FUNCTION(!A1L8, !Q1_state[11], !Q1_state[10]);


--Q1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~12 at MLABCELL_X3_Y3_N30
Q1L33 = AMPP_FUNCTION(!Q1_state[13], !Q1_state[12]);


--Q1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~13 at MLABCELL_X3_Y3_N9
Q1L34 = AMPP_FUNCTION(!A1L8, !Q1_state[13]);


--N1_shadow_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] at FF_X1_Y1_N53
--register power-up is low

N1_shadow_irf_reg[1][0] = AMPP_FUNCTION(A1L5, N1L126, !N1_clr_reg, GND);


--N1L53 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 at LABCELL_X2_Y1_N15
N1L53 = AMPP_FUNCTION(!N1_irsr_reg[1], !N1_irsr_reg[5], !N1_shadow_irf_reg[1][0], !N1_hub_mode_reg[1], !N1_irsr_reg[0], !N1L69Q);


--N1L129 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 at LABCELL_X4_Y2_N15
N1L129 = AMPP_FUNCTION(!Q1_state[3], !A1L8, !Q1_state[5], !N1_virtual_ir_scan_reg, !Q1_state[7]);


--N1L54 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 at LABCELL_X2_Y1_N6
N1L54 = AMPP_FUNCTION(!N1_irf_reg[1][0], !N1_shadow_irf_reg[1][0], !N1L69Q, !N1_irsr_reg[5], !N1_hub_mode_reg[1], !N1_irsr_reg[1]);


--N1L55 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 at LABCELL_X2_Y1_N24
N1L55 = AMPP_FUNCTION(!N1_irf_reg[1][0], !N1L53, !N1_irsr_reg[6], !N1L54, !N1_irsr_reg[0], !N1L129);


--N1L118 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3 at LABCELL_X1_Y1_N54
N1L118 = AMPP_FUNCTION(!N1L115, !N1_irsr_reg[6], !A1L8, !Q1_state[4], !A1L6, !N1_irsr_reg[5]);


--N1_shadow_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] at FF_X2_Y3_N7
--register power-up is low

N1_shadow_irf_reg[2][0] = AMPP_FUNCTION(A1L5, N1L132, !N1_clr_reg, N1L130);


--N1L61 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 at LABCELL_X2_Y3_N0
N1L61 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !N1_shadow_irf_reg[2][0], !N1_irsr_reg[0]);


--Q1L35 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~14 at LABCELL_X4_Y2_N54
Q1L35 = AMPP_FUNCTION(!Q1_state[7], !Q1_state[5]);


--N1L58 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 at LABCELL_X1_Y1_N51
N1L58 = AMPP_FUNCTION(!N1L69Q, !N1_irsr_reg[5], !N1_irsr_reg[6], !N1_hub_mode_reg[1], !N1_irsr_reg[0], !N1_irsr_reg[1]);


--N1L59 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 at LABCELL_X4_Y2_N30
N1L59 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[3], !A1L8, !Q1L35, !N1L58);


--N1_shadow_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] at FF_X2_Y3_N11
--register power-up is low

N1_shadow_irf_reg[2][1] = AMPP_FUNCTION(A1L5, N1L133, !N1_clr_reg, N1L130);


--N1L62 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 at LABCELL_X2_Y3_N3
N1L62 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !N1_shadow_irf_reg[2][1], !N1_irsr_reg[1]);


--N1_hub_mode_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] at FF_X2_Y1_N32
--register power-up is low

N1_hub_mode_reg[0] = AMPP_FUNCTION(A1L5, N1L44, !N1_clr_reg, N1L120);


--N1_irsr_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] at FF_X2_Y2_N40
--register power-up is low

N1_irsr_reg[4] = AMPP_FUNCTION(A1L5, N1L82, !N1_clr_reg, N1L68);


--N1L79 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 at LABCELL_X2_Y2_N36
N1L79 = AMPP_FUNCTION(!N1_irf_reg[1][0], !N1_irsr_reg[4], !N1_irsr_reg[6], !PD1_ir_out[0], !N1_hub_mode_reg[0]);


--N1_irsr_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] at FF_X2_Y2_N10
--register power-up is low

N1_irsr_reg[3] = AMPP_FUNCTION(A1L5, N1L83, !N1_clr_reg, N1L68);


--N1L67 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 at LABCELL_X2_Y1_N3
N1L67 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_irsr_reg[5], !N1_hub_mode_reg[0], !N1_irsr_reg[4], !N1_irsr_reg[3]);


--N1L68 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 at LABCELL_X2_Y2_N42
N1L68 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_ir_scan_reg, !N1L67, !Q1_state[4]);


--N1L120 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 at LABCELL_X4_Y2_N48
N1L120 = AMPP_FUNCTION(!A1L8, !N1_virtual_ir_scan_reg, !Q1_state[5], !Q1_state[7]);


--N1L80 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 at LABCELL_X2_Y1_N51
N1L80 = AMPP_FUNCTION(!N1_irsr_reg[3], !Q1_state[3]);


--N1L81 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 at LABCELL_X2_Y2_N6
N1L81 = AMPP_FUNCTION(!PD1_ir_out[1], !N1_irsr_reg[4], !N1_irsr_reg[6], !N1_hub_mode_reg[0]);


--N1L73 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 at LABCELL_X1_Y1_N15
N1L73 = AMPP_FUNCTION(!N1_irsr_reg[5], !N1_irsr_reg[6], !N1_virtual_ir_scan_reg, !Q1_state[4], !Q1_state[3]);


--P1_WORD_SR[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1] at FF_X3_Y2_N43
--register power-up is low

P1_WORD_SR[1] = AMPP_FUNCTION(A1L5, P1L24, P1L17);


--P1_clear_signal is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal at LABCELL_X2_Y2_N15
P1_clear_signal = AMPP_FUNCTION(!Q1_state[8], !N1_virtual_ir_scan_reg);


--P1_word_counter[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] at FF_X3_Y2_N40
--register power-up is low

P1_word_counter[3] = AMPP_FUNCTION(A1L5, P1L10, GND, P1L7);


--P1_word_counter[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] at FF_X3_Y2_N22
--register power-up is low

P1_word_counter[4] = AMPP_FUNCTION(A1L5, P1L11, GND, P1L7);


--P1_word_counter[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] at FF_X3_Y2_N5
--register power-up is low

P1_word_counter[1] = AMPP_FUNCTION(A1L5, P1L12, GND, P1L7);


--P1_word_counter[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] at FF_X3_Y2_N8
--register power-up is low

P1_word_counter[0] = AMPP_FUNCTION(A1L5, P1L13, GND, P1L7);


--P1_word_counter[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] at FF_X3_Y2_N29
--register power-up is low

P1_word_counter[2] = AMPP_FUNCTION(A1L5, P1L14, GND, P1L7);


--P1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~0 at MLABCELL_X3_Y2_N0
P1L21 = AMPP_FUNCTION(!P1L9Q, !P1_word_counter[1], !P1_word_counter[2], !P1_word_counter[0]);


--P1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1 at MLABCELL_X3_Y2_N48
P1L22 = AMPP_FUNCTION(!P1_word_counter[3], !P1_clear_signal, !P1_WORD_SR[1], !P1L21, !Q1_state[4]);


--P1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2 at LABCELL_X4_Y2_N3
P1L17 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[4], !Q1_state[8], !Q1_state[3], !N1_virtual_dr_scan_reg);


--N1L137 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 at LABCELL_X2_Y2_N27
N1L137 = AMPP_FUNCTION(!Q1_state[4], !A1L6, !N1_tdo_bypass_reg);


--N1_hub_minor_ver_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] at FF_X1_Y2_N34
--register power-up is low

N1_hub_minor_ver_reg[1] = AMPP_FUNCTION(A1L5, N1L33, N1L26);


--N1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 at LABCELL_X1_Y2_N12
N1L32 = AMPP_FUNCTION(!N1_hub_minor_ver_reg[1], !Q1_state[3]);


--N1L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 at LABCELL_X2_Y1_N48
N1L4 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_dr_scan_reg);


--N1_mixer_addr_reg_internal[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] at FF_X3_Y2_N32
--register power-up is low

N1_mixer_addr_reg_internal[2] = AMPP_FUNCTION(A1L5, N1L109, GND, N1L105);


--N1_mixer_addr_reg_internal[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] at FF_X3_Y2_N14
--register power-up is low

N1_mixer_addr_reg_internal[3] = AMPP_FUNCTION(A1L5, N1L110, GND, N1L105);


--N1_mixer_addr_reg_internal[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] at FF_X3_Y2_N59
--register power-up is low

N1_mixer_addr_reg_internal[4] = AMPP_FUNCTION(A1L5, N1L111, GND, N1L105);


--N1_mixer_addr_reg_internal[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] at FF_X3_Y2_N35
--register power-up is low

N1_mixer_addr_reg_internal[0] = AMPP_FUNCTION(A1L5, N1L112, GND, N1L105);


--N1_mixer_addr_reg_internal[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] at FF_X3_Y2_N17
--register power-up is low

N1_mixer_addr_reg_internal[1] = AMPP_FUNCTION(A1L5, N1L113, GND, N1L105);


--N1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 at MLABCELL_X3_Y2_N12
N1L8 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[1]);


--N1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 at MLABCELL_X3_Y2_N15
N1L12 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[2]);


--N1_design_hash_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] at FF_X1_Y2_N4
--register power-up is low

N1_design_hash_reg[1] = AMPP_FUNCTION(A1L5, N1L15, N1L9);


--H1_sldfabric_ident_writedata[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0] at FF_X1_Y4_N7
--register power-up is low

H1_sldfabric_ident_writedata[0] = AMPP_FUNCTION(A1L5, H1L7, H1L6);


--N1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 at LABCELL_X1_Y2_N0
N1L13 = AMPP_FUNCTION(!N1L8, !N1L4, !N1L12, !H1_sldfabric_ident_writedata[0], !N1_design_hash_reg[1]);


--N1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 at LABCELL_X2_Y1_N21
N1L9 = AMPP_FUNCTION(!Q1_state[4], !Q1_state[3], !N1_virtual_dr_scan_reg);


--N1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 at LABCELL_X1_Y1_N24
N1L39 = AMPP_FUNCTION(!N1L69Q, !N1L24, !N1_hub_mode_reg[1], !N1L120, !N1_irsr_reg[0], !N1_irsr_reg[1]);


--N1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1 at MLABCELL_X3_Y3_N0
N1L21 = AMPP_FUNCTION(!N1_jtag_ir_reg[2], !N1_jtag_ir_reg[3], !N1_jtag_ir_reg[0], !N1_jtag_ir_reg[4], !N1_jtag_ir_reg[1], !N1L20);


--N1_reset_ena_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg at FF_X4_Y2_N49
--register power-up is low

N1_reset_ena_reg = AMPP_FUNCTION(A1L5, N1L120);


--N1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 at LABCELL_X1_Y1_N12
N1L41 = AMPP_FUNCTION(!N1_irsr_reg[5], !N1_irsr_reg[6], !N1_irsr_reg[1], !N1L69Q);


--N1L42 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 at LABCELL_X2_Y4_N21
N1L42 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !N1_hub_mode_reg[2], !N1L41, !N1_irsr_reg[0], !N1_reset_ena_reg);


--Q1_tms_cnt[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] at FF_X4_Y2_N53
--register power-up is low

Q1_tms_cnt[0] = AMPP_FUNCTION(A1L5, Q1L41, GND);


--Q1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0 at MLABCELL_X3_Y3_N54
Q1L40 = AMPP_FUNCTION(!Q1_tms_cnt[2], !Q1_tms_cnt[0], !Q1_tms_cnt[1]);


--N1L123 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 at LABCELL_X2_Y1_N33
N1L123 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_mode_reg[1]);


--N1L124 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 at LABCELL_X2_Y1_N0
N1L124 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_irsr_reg[5], !N1_hub_mode_reg[1], !Q1_state[3]);


--N1L125 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 at LABCELL_X2_Y1_N57
N1L125 = AMPP_FUNCTION(!N1_irsr_reg[0], !Q1_state[3], !N1_irf_reg[1][0]);


--N1L126 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 at LABCELL_X2_Y1_N42
N1L126 = AMPP_FUNCTION(!N1L124, !N1_virtual_ir_scan_reg, !N1L123, !N1L125, !N1_shadow_irf_reg[1][0], !Q1L29);


--N1L132 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 at LABCELL_X2_Y3_N6
N1L132 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[0], !N1_irf_reg[2][0]);


--N1L130 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 at LABCELL_X4_Y2_N36
N1L130 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !N1_irsr_reg[6], !N1_hub_mode_reg[1], !Q1_state[3], !Q1L35, !A1L8);


--N1L133 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 at LABCELL_X2_Y3_N9
N1L133 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[1], !N1_irf_reg[2][1]);


--N1L44 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 at LABCELL_X2_Y1_N30
N1L44 = AMPP_FUNCTION(!N1_irsr_reg[0], !N1L69Q, !N1_irsr_reg[1], !N1_irsr_reg[6], !N1_irsr_reg[5]);


--N1L82 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 at LABCELL_X2_Y2_N39
N1L82 = AMPP_FUNCTION(!N1_irsr_reg[5], !Q1_state[3]);


--N1L83 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 at LABCELL_X2_Y2_N9
N1L83 = AMPP_FUNCTION(!N1_irsr_reg[4], !Q1_state[3]);


--P1_WORD_SR[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] at FF_X4_Y2_N7
--register power-up is low

P1_WORD_SR[2] = AMPP_FUNCTION(A1L5, P1L27, P1L17);


--P1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~3 at MLABCELL_X3_Y2_N6
P1L23 = AMPP_FUNCTION(!P1L9Q, !P1_word_counter[0]);


--P1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~4 at MLABCELL_X3_Y2_N42
P1L24 = AMPP_FUNCTION(!P1_WORD_SR[2], !P1L23, !P1_clear_signal, !P1_word_counter[1], !P1_word_counter[2], !Q1_state[4]);


--P1L10 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~0 at MLABCELL_X3_Y2_N36
P1L10 = AMPP_FUNCTION(!P1_word_counter[2], !P1_clear_signal, !P1_word_counter[3], !P1_word_counter[1], !P1L9Q, !P1_word_counter[0]);


--P1L7 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~1 at LABCELL_X4_Y2_N33
P1L7 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[3], !Q1_state[8], !Q1_state[4], !N1_virtual_dr_scan_reg);


--P1L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~2 at MLABCELL_X3_Y2_N18
P1L11 = AMPP_FUNCTION(!P1_word_counter[2], !P1_word_counter[0], !P1_word_counter[3], !P1_word_counter[1], !P1L9Q, !P1_clear_signal);


--P1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~3 at MLABCELL_X3_Y2_N9
P1L12 = AMPP_FUNCTION(!P1_word_counter[1], !P1_word_counter[0], !P1_clear_signal);


--P1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~4 at MLABCELL_X3_Y2_N24
P1L13 = AMPP_FUNCTION(!P1_word_counter[2], !P1_word_counter[0], !P1_word_counter[3], !P1_word_counter[1], !P1L9Q, !P1_clear_signal);


--P1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~5 at MLABCELL_X3_Y2_N51
P1L14 = AMPP_FUNCTION(!P1_clear_signal, !P1_word_counter[0], !P1_word_counter[2], !P1_word_counter[1]);


--N1_hub_minor_ver_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] at FF_X1_Y2_N55
--register power-up is low

N1_hub_minor_ver_reg[2] = AMPP_FUNCTION(A1L5, N1L34, N1L26);


--N1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 at LABCELL_X1_Y2_N33
N1L33 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_minor_ver_reg[2]);


--N1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal8~0 at LABCELL_X1_Y2_N27
N1L23 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[1]);


--N1L109 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 at LABCELL_X2_Y2_N18
N1L109 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[2], !P1_clear_signal, !N1L23);


--N1L105 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 at LABCELL_X2_Y2_N45
N1L105 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_ir_scan_reg, !N1_virtual_dr_scan_reg, !Q1_state[8]);


--N1L110 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 at LABCELL_X2_Y2_N21
N1L110 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[2], !P1_clear_signal, !N1L23, !N1_mixer_addr_reg_internal[3]);


--N1L111 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 at MLABCELL_X3_Y2_N54
N1L111 = AMPP_FUNCTION(!N1L23, !P1_clear_signal, !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[3]);


--N1L112 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 at MLABCELL_X3_Y2_N57
N1L112 = AMPP_FUNCTION(!P1_clear_signal, !N1_mixer_addr_reg_internal[0]);


--N1L113 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 at LABCELL_X1_Y2_N18
N1L113 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !P1_clear_signal, !N1_mixer_addr_reg_internal[1]);


--N1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 at MLABCELL_X3_Y2_N30
N1L14 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[3]);


--N1_design_hash_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] at FF_X1_Y2_N7
--register power-up is low

N1_design_hash_reg[2] = AMPP_FUNCTION(A1L5, N1L17, N1L9);


--H1_sldfabric_ident_writedata[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1] at FF_X1_Y4_N5
--register power-up is low

H1_sldfabric_ident_writedata[1] = AMPP_FUNCTION(A1L5, H1L9, H1L6);


--N1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 at LABCELL_X1_Y2_N3
N1L15 = AMPP_FUNCTION(!N1L8, !N1L4, !N1L14, !N1_design_hash_reg[2], !H1_sldfabric_ident_writedata[1]);


--N1_identity_contrib_shift_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] at FF_X1_Y1_N11
--register power-up is low

N1_identity_contrib_shift_reg[0] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[1], GND, N1L47);


--H1L6 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0 at LABCELL_X1_Y4_N33
H1L6 = AMPP_FUNCTION(!Q1_state[8], !N1L41, !N1_irsr_reg[0], !Q1_state[4], !N1_virtual_dr_scan_reg);


--Q1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 at MLABCELL_X3_Y3_N48
Q1L41 = AMPP_FUNCTION(!A1L8, !Q1_tms_cnt[0]);


--Q1L42 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2 at MLABCELL_X3_Y3_N36
Q1L42 = AMPP_FUNCTION(!Q1_tms_cnt[0], !Q1_tms_cnt[1]);


--P1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5 at LABCELL_X4_Y2_N0
P1L25 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[4], !P1_word_counter[2], !Q1_state[8], !P1_word_counter[1]);


--P1_WORD_SR[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] at FF_X4_Y2_N19
--register power-up is low

P1_WORD_SR[3] = AMPP_FUNCTION(A1L5, P1L28, P1L17);


--P1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~6 at MLABCELL_X3_Y2_N3
P1L26 = AMPP_FUNCTION(!P1L9Q, !P1_word_counter[2], !P1_word_counter[1], !P1_word_counter[3]);


--P1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~7 at LABCELL_X4_Y2_N6
P1L27 = AMPP_FUNCTION(!P1L25, !P1_WORD_SR[3], !P1_word_counter[0], !P1_clear_signal, !P1L26, !Q1_state[4]);


--N1_hub_minor_ver_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] at FF_X1_Y2_N58
--register power-up is low

N1_hub_minor_ver_reg[3] = AMPP_FUNCTION(A1L5, N1L35, N1L26);


--N1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 at LABCELL_X1_Y2_N54
N1L34 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_minor_ver_reg[3]);


--N1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 at LABCELL_X2_Y2_N12
N1L16 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[3]);


--N1_design_hash_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] at FF_X1_Y2_N10
--register power-up is low

N1_design_hash_reg[3] = AMPP_FUNCTION(A1L5, N1L19, N1L9);


--H1_sldfabric_ident_writedata[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2] at FF_X1_Y4_N14
--register power-up is low

H1_sldfabric_ident_writedata[2] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[2], GND, H1L6);


--N1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 at LABCELL_X1_Y2_N6
N1L17 = AMPP_FUNCTION(!N1L8, !N1L4, !H1_sldfabric_ident_writedata[2], !N1_design_hash_reg[3], !N1L16);


--N1_identity_contrib_shift_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] at FF_X1_Y1_N46
--register power-up is low

N1_identity_contrib_shift_reg[1] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[2], GND, N1L47);


--N1L47 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 at LABCELL_X1_Y1_N42
N1L47 = AMPP_FUNCTION(!N1_irsr_reg[1], !N1L24, !N1_irsr_reg[0], !Q1_state[4], !N1_virtual_dr_scan_reg, !N1L69Q);


--N1L35 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 at LABCELL_X1_Y2_N57
N1L35 = AMPP_FUNCTION(!Q1_state[3], !A1L6);


--N1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 at MLABCELL_X3_Y2_N33
N1L18 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[2]);


--H1_sldfabric_ident_writedata[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3] at FF_X1_Y4_N58
--register power-up is low

H1_sldfabric_ident_writedata[3] = AMPP_FUNCTION(A1L5, H1L12, H1L6);


--N1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 at LABCELL_X1_Y2_N9
N1L19 = AMPP_FUNCTION(!N1L8, !N1L4, !A1L6, !H1_sldfabric_ident_writedata[3], !N1L18);


--N1_identity_contrib_shift_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] at FF_X1_Y1_N28
--register power-up is low

N1_identity_contrib_shift_reg[2] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[3], GND, N1L47);


--N1_identity_contrib_shift_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] at FF_X1_Y1_N35
--register power-up is low

N1_identity_contrib_shift_reg[3] = AMPP_FUNCTION(A1L5, A1L6, GND, N1L47);


--N1L89 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 at MLABCELL_X3_Y1_N27
N1L89 = AMPP_FUNCTION(!N1_jtag_ir_reg[3]);


--N1L86 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 at MLABCELL_X3_Y1_N9
N1L86 = AMPP_FUNCTION(!N1_jtag_ir_reg[1]);






--KEY[2] is KEY[2] at PIN_W15
KEY[2] = INPUT();



--KEY[3] is KEY[3] at PIN_Y16
KEY[3] = INPUT();



--SW[0] is SW[0] at PIN_AB12
SW[0] = INPUT();



--SW[1] is SW[1] at PIN_AC12
SW[1] = INPUT();



--SW[2] is SW[2] at PIN_AF9
SW[2] = INPUT();



--SW[3] is SW[3] at PIN_AF10
SW[3] = INPUT();



--SW[4] is SW[4] at PIN_AD11
SW[4] = INPUT();



--SW[5] is SW[5] at PIN_AD12
SW[5] = INPUT();



--SW[6] is SW[6] at PIN_AE11
SW[6] = INPUT();



--SW[7] is SW[7] at PIN_AC9
SW[7] = INPUT();



--SW[8] is SW[8] at PIN_AD10
SW[8] = INPUT();



--SW[9] is SW[9] at PIN_AE12
SW[9] = INPUT();


--A1L100 is LEDR[0]~output at IOOBUF_X52_Y0_N2
A1L100 = OUTPUT_BUFFER.O(.I(W1_data_out[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[0] is LEDR[0] at PIN_V16
LEDR[0] = OUTPUT();


--A1L102 is LEDR[1]~output at IOOBUF_X52_Y0_N19
A1L102 = OUTPUT_BUFFER.O(.I(W1_data_out[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[1] is LEDR[1] at PIN_W16
LEDR[1] = OUTPUT();


--A1L104 is LEDR[2]~output at IOOBUF_X60_Y0_N2
A1L104 = OUTPUT_BUFFER.O(.I(W1_data_out[2]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[2] is LEDR[2] at PIN_V17
LEDR[2] = OUTPUT();


--A1L106 is LEDR[3]~output at IOOBUF_X80_Y0_N2
A1L106 = OUTPUT_BUFFER.O(.I(W1_data_out[3]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[3] is LEDR[3] at PIN_V18
LEDR[3] = OUTPUT();


--A1L108 is LEDR[4]~output at IOOBUF_X60_Y0_N19
A1L108 = OUTPUT_BUFFER.O(.I(W1_data_out[4]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[4] is LEDR[4] at PIN_W17
LEDR[4] = OUTPUT();


--A1L110 is LEDR[5]~output at IOOBUF_X80_Y0_N19
A1L110 = OUTPUT_BUFFER.O(.I(W1_data_out[5]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[5] is LEDR[5] at PIN_W19
LEDR[5] = OUTPUT();


--A1L112 is LEDR[6]~output at IOOBUF_X84_Y0_N2
A1L112 = OUTPUT_BUFFER.O(.I(W1_data_out[6]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[6] is LEDR[6] at PIN_Y19
LEDR[6] = OUTPUT();


--A1L114 is LEDR[7]~output at IOOBUF_X89_Y6_N5
A1L114 = OUTPUT_BUFFER.O(.I(W1_data_out[7]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[7] is LEDR[7] at PIN_W20
LEDR[7] = OUTPUT();


--A1L25 is GPIO0~output at IOOBUF_X20_Y81_N53
A1L25 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--GPIO0 is GPIO0 at PIN_C4
GPIO0 = OUTPUT();


--A1L22 is CLOCK_50~input at IOIBUF_X32_Y0_N1
A1L22 = INPUT_BUFFER(.I(CLOCK_50), );


--CLOCK_50 is CLOCK_50 at PIN_AF14
CLOCK_50 = INPUT();


--A1L91 is KEY[0]~input at IOIBUF_X36_Y0_N1
A1L91 = INPUT_BUFFER(.I(KEY[0]), );


--KEY[0] is KEY[0] at PIN_AA14
KEY[0] = INPUT();


--A1L93 is KEY[1]~input at IOIBUF_X36_Y0_N18
A1L93 = INPUT_BUFFER(.I(KEY[1]), );


--KEY[1] is KEY[1] at PIN_AA15
KEY[1] = INPUT();










--A1L23 is CLOCK_50~inputCLKENA0 at CLKCTRL_G6
A1L23 = cyclonev_clkena(.INCLK = A1L22) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--EB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder at LABCELL_X4_Y1_N0
EB1L2 = AMPP_FUNCTION(!EB1_td_shift[0]);


--TC1L1006 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]~feeder at LABCELL_X18_Y7_N24
TC1L1006 = ( YC2_q_b[0] );


--TC1L1022 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]~feeder at LABCELL_X10_Y7_N36
TC1L1022 = YC2_q_b[0];


--TC1L1008 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]~feeder at LABCELL_X18_Y7_N42
TC1L1008 = YC2_q_b[1];


--TC1L1024 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]~feeder at LABCELL_X10_Y7_N45
TC1L1024 = ( YC2_q_b[1] );


--TC1L1010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]~feeder at LABCELL_X18_Y7_N18
TC1L1010 = ( YC2_q_b[2] );


--TC1L1026 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]~feeder at LABCELL_X10_Y7_N39
TC1L1026 = YC2_q_b[2];


--TC1L1012 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]~feeder at LABCELL_X18_Y7_N36
TC1L1012 = ( YC2_q_b[3] );


--TC1L1028 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]~feeder at LABCELL_X10_Y7_N18
TC1L1028 = YC2_q_b[3];


--TC1L1030 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]~feeder at LABCELL_X10_Y7_N6
TC1L1030 = YC2_q_b[4];


--TC1L1014 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]~feeder at LABCELL_X18_Y7_N54
TC1L1014 = YC2_q_b[4];


--TC1L1016 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]~feeder at LABCELL_X18_Y7_N12
TC1L1016 = YC2_q_b[5];


--TC1L1032 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]~feeder at LABCELL_X10_Y7_N3
TC1L1032 = ( YC2_q_b[5] );


--TC1L1002 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5]~feeder at LABCELL_X10_Y7_N57
TC1L1002 = ( YC2_q_b[5] );


--TC1L1018 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]~feeder at LABCELL_X18_Y7_N6
TC1L1018 = ( YC2_q_b[6] );


--TC1L1034 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]~feeder at LABCELL_X10_Y7_N48
TC1L1034 = YC2_q_b[6];


--TC1L1020 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]~feeder at LABCELL_X18_Y7_N51
TC1L1020 = YC2_q_b[7];


--TC1L1036 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]~feeder at LABCELL_X10_Y7_N21
TC1L1036 = ( YC2_q_b[7] );


--TC1L518 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]~feeder at LABCELL_X19_Y7_N48
TC1L518 = TC1_D_iw[12];


--TC1L522 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]~feeder at LABCELL_X19_Y7_N3
TC1L522 = ( TC1_D_iw[14] );


--TC1L528 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]~feeder at LABCELL_X19_Y7_N30
TC1L528 = ( TC1_D_iw[17] );


--EB1L111 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder at MLABCELL_X6_Y2_N15
EB1L111 = AMPP_FUNCTION(!EB1_td_shift[10]);


--ND1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder at LABCELL_X1_Y5_N27
ND1L12 = ( PD1_sr[3] );


--TC1L492 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16]~feeder at LABCELL_X27_Y8_N12
TC1L492 = ( YC1_q_b[16] );


--TC1L473 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]~feeder at LABCELL_X27_Y8_N30
TC1L473 = ( YC1_q_b[1] );


--ZB4L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]~feeder at LABCELL_X11_Y5_N15
ZB4L30 = ( WC1_readdata[25] );


--ZB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]~feeder at LABCELL_X17_Y6_N18
ZB4L15 = ( WC1_readdata[12] );


--ND1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder at LABCELL_X4_Y5_N54
ND1L49 = ( PD1_sr[25] );


--ND1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder at LABCELL_X1_Y5_N33
ND1L15 = PD1_sr[5];


--ND1L41 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder at LABCELL_X1_Y5_N24
ND1L41 = PD1_sr[21];


--ND1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder at LABCELL_X1_Y5_N30
ND1L39 = PD1_sr[20];


--EB1L13 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder at LABCELL_X1_Y3_N45
EB1L13 = AMPP_FUNCTION(!EB1_count[5]);


--ND1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder at MLABCELL_X3_Y5_N30
ND1L52 = ( PD1_sr[27] );


--ND1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder at LABCELL_X1_Y5_N6
ND1L54 = ( PD1_sr[28] );


--ND1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder at MLABCELL_X3_Y4_N9
ND1L43 = ( PD1_sr[22] );


--ND1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder at LABCELL_X4_Y5_N33
ND1L45 = ( PD1_sr[23] );


--ND1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder at LABCELL_X1_Y5_N9
ND1L34 = ( PD1_sr[16] );


--ND1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder at LABCELL_X4_Y5_N6
ND1L47 = ( PD1_sr[24] );


--ND1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder at MLABCELL_X3_Y5_N33
ND1L31 = ( PD1_sr[14] );


--ND1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder at LABCELL_X1_Y5_N57
ND1L23 = PD1_sr[10];


--ND1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder at LABCELL_X1_Y5_N12
ND1L27 = ( PD1_sr[12] );


--ND1L25 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder at LABCELL_X1_Y5_N42
ND1L25 = PD1_sr[11];


--ND1L21 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder at LABCELL_X1_Y5_N15
ND1L21 = PD1_sr[9];


--ND1L29 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder at LABCELL_X1_Y5_N45
ND1L29 = ( PD1_sr[13] );


--ND1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder at MLABCELL_X3_Y4_N24
ND1L8 = ( PD1_sr[0] );


--EB1L45 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2~feeder at LABCELL_X7_Y4_N33
EB1L45 = AMPP_FUNCTION(!EB1_rst1);


--U1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~feeder at LABCELL_X13_Y6_N30
U1L80 = ( TC1_d_writedata[1] );


--W1L8 is nios_system:u0|nios_system_leds:leds|data_out[2]~feeder at MLABCELL_X15_Y4_N48
W1L8 = ( TC1_d_writedata[2] );


--W1L13 is nios_system:u0|nios_system_leds:leds|data_out[6]~feeder at MLABCELL_X15_Y4_N6
W1L13 = ( TC1_d_writedata[6] );


--PD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder at LABCELL_X2_Y4_N57
PD1L8 = ( RD3_dreg[0] );


--RD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~feeder at LABCELL_X9_Y4_N6
RD1L2 = ( AB1_r_sync_rst );


--ZD3L6 is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder at LABCELL_X11_Y7_N21
ZD3L6 = ( ZD3_altera_reset_synchronizer_int_chain[0] );


--RD2L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]~feeder at LABCELL_X1_Y4_N18
RD2L4 = ( RD2_din_s1 );


--TC1L516 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]~feeder at LABCELL_X19_Y7_N39
TC1L516 = ( TC1_D_iw[11] );


--TC1L520 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]~feeder at LABCELL_X19_Y7_N42
TC1L520 = TC1_D_iw[13];


--TC1L524 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]~feeder at LABCELL_X19_Y7_N0
TC1L524 = TC1_D_iw[15];


--TC1L526 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]~feeder at LABCELL_X19_Y7_N51
TC1L526 = ( TC1_D_iw[16] );


--TC1L530 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]~feeder at LABCELL_X19_Y7_N45
TC1L530 = ( TC1_D_iw[18] );


--TC1L532 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]~feeder at LABCELL_X19_Y7_N21
TC1L532 = TC1_D_iw[19];


--TC1L537 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~feeder at LABCELL_X19_Y7_N18
TC1L537 = TC1_D_iw[21];


--TC1L534 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]~feeder at LABCELL_X19_Y7_N33
TC1L534 = ( TC1_D_iw[20] );


--LD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder at LABCELL_X7_Y5_N51
LD1L55 = ( ND1_jdo[3] );


--TC1L387 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~feeder at LABCELL_X18_Y8_N36
TC1L387 = ( TC1_E_src2[0] );


--AB1L21 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]~feeder at MLABCELL_X6_Y6_N33
AB1L21 = ( AB1_altera_reset_synchronizer_int_chain[2] );


--BD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]~feeder at LABCELL_X2_Y6_N18
BD1L34 = ( ND1_jdo[17] );


--LD1L113 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder at MLABCELL_X3_Y5_N24
LD1L113 = ( ND1_jdo[34] );


--BD1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder at MLABCELL_X6_Y5_N54
BD1L44 = ( ND1_jdo[25] );


--LD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder at LABCELL_X7_Y5_N30
LD1L94 = ND1_jdo[25];


--BD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~feeder at LABCELL_X2_Y6_N21
BD1L10 = ( ND1_jdo[4] );


--LD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~feeder at MLABCELL_X3_Y5_N12
LD1L57 = ND1_jdo[4];


--ZB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder at LABCELL_X11_Y4_N39
ZB1L3 = ( U1_ien_AF );


--ZB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder at LABCELL_X12_Y6_N24
ZB1L5 = U1_ien_AE;


--LD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder at MLABCELL_X3_Y5_N18
LD1L85 = ND1_jdo[20];


--ND1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder at MLABCELL_X3_Y4_N18
ND1L61 = ( PD1_sr[34] );


--BD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~feeder at LABCELL_X2_Y6_N54
BD1L5 = ( ND1_jdo[2] );


--BD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]~feeder at LABCELL_X2_Y6_N48
BD1L12 = ND1_jdo[5];


--LD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder at MLABCELL_X3_Y5_N21
LD1L59 = ND1_jdo[5];


--ND1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder at MLABCELL_X8_Y4_N39
ND1L68 = ( RD4_dreg[0] );


--ND1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder at LABCELL_X2_Y4_N6
ND1L70 = ( RD5_dreg[0] );


--BD1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder at LABCELL_X2_Y6_N51
BD1L46 = ( ND1_jdo[26] );


--LD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder at LABCELL_X7_Y5_N48
LD1L96 = ( ND1_jdo[26] );


--LD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder at MLABCELL_X3_Y5_N45
LD1L98 = ( ND1_jdo[27] );


--LD1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder at LABCELL_X7_Y5_N36
LD1L100 = ND1_jdo[28];


--BD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]~feeder at MLABCELL_X6_Y5_N0
BD1L49 = ND1_jdo[28];


--LD1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder at LABCELL_X7_Y5_N27
LD1L103 = ND1_jdo[29];


--LD1L105 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder at MLABCELL_X3_Y5_N36
LD1L105 = ND1_jdo[30];


--LD1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder at MLABCELL_X3_Y5_N48
LD1L107 = ND1_jdo[31];


--LD1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder at LABCELL_X7_Y5_N24
LD1L111 = ND1_jdo[33];


--WC1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder at LABCELL_X9_Y5_N48
WC1L52 = AD1L9;


--WC1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder at LABCELL_X9_Y5_N18
WC1L56 = AD1L9;


--WC1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder at LABCELL_X9_Y5_N12
WC1L72 = AD1L9;


--WC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder at MLABCELL_X6_Y3_N45
WC1L46 = ( AD1L9 );


--WC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder at MLABCELL_X6_Y3_N27
WC1L42 = ( AD1L9 );


--WC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder at MLABCELL_X6_Y3_N48
WC1L74 = ( AD1L9 );


--WC1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder at MLABCELL_X8_Y5_N36
WC1L68 = ( AD1L9 );


--WC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder at MLABCELL_X8_Y5_N57
WC1L70 = AD1L9;


--WC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder at MLABCELL_X8_Y5_N54
WC1L66 = AD1L9;


--WC1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder at MLABCELL_X8_Y5_N42
WC1L28 = AD1L9;


--WC1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder at MLABCELL_X8_Y5_N45
WC1L36 = AD1L9;


--WC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder at MLABCELL_X8_Y5_N3
WC1L50 = ( AD1L9 );


--WC1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder at MLABCELL_X8_Y5_N9
WC1L76 = AD1L9;


--WC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder at MLABCELL_X8_Y5_N6
WC1L54 = AD1L9;


--WC1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder at MLABCELL_X8_Y5_N18
WC1L40 = AD1L9;


--WC1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder at MLABCELL_X8_Y5_N21
WC1L44 = AD1L9;


--WC1L48 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder at MLABCELL_X8_Y5_N24
WC1L48 = ( AD1L9 );


--WC1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder at MLABCELL_X8_Y5_N51
WC1L64 = ( AD1L9 );


--WC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder at MLABCELL_X8_Y5_N15
WC1L30 = AD1L9;


--WC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder at MLABCELL_X8_Y5_N12
WC1L34 = AD1L9;


--WC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder at MLABCELL_X8_Y5_N30
WC1L26 = AD1L9;


--WC1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder at MLABCELL_X8_Y5_N33
WC1L32 = AD1L9;


--WC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder at LABCELL_X4_Y5_N48
WC1L78 = ( AD1L9 );


--WC1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder at MLABCELL_X15_Y5_N30
WC1L24 = AD1L9;


--WC1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder at MLABCELL_X15_Y5_N27
WC1L60 = AD1L9;


--WC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder at MLABCELL_X15_Y5_N3
WC1L38 = AD1L9;


--WC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder at MLABCELL_X15_Y5_N39
WC1L58 = AD1L9;


--WC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder at MLABCELL_X15_Y5_N9
WC1L62 = AD1L9;


--LD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder at LABCELL_X7_Y5_N33
LD1L82 = ND1_jdo[19];


--LD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder at MLABCELL_X3_Y5_N9
LD1L80 = ( ND1_jdo[18] );


--RD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]~feeder at LABCELL_X9_Y4_N27
RD1L5 = ( RD1_din_s1 );


--AB1L8 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]~feeder at MLABCELL_X6_Y6_N21
AB1L8 = ( AB1_altera_reset_synchronizer_int_chain[0] );


--EB1L94 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder at MLABCELL_X6_Y3_N54
EB1L94 = AMPP_FUNCTION(!EB1_td_shift[5]);


--LD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder at MLABCELL_X3_Y5_N27
LD1L61 = ND1_jdo[6];


--RD4L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]~feeder at LABCELL_X7_Y2_N24
RD4L4 = ( RD4_din_s1 );


--AB1L6 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]~feeder at MLABCELL_X6_Y6_N18
AB1L6 = ( ZD1_altera_reset_synchronizer_int_chain_out );


--LD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder at LABCELL_X7_Y5_N39
LD1L90 = ND1_jdo[23];


--LD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder at MLABCELL_X3_Y5_N6
LD1L77 = ND1_jdo[16];


--BD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder at LABCELL_X2_Y6_N24
BD1L32 = ( ND1_jdo[16] );


--EB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder at MLABCELL_X6_Y3_N57
EB1L96 = AMPP_FUNCTION(!EB1_td_shift[6]);


--EB1L98 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder at MLABCELL_X6_Y3_N0
EB1L98 = AMPP_FUNCTION(!EB1_td_shift[7]);


--LD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder at LABCELL_X7_Y5_N45
LD1L92 = ND1_jdo[24];


--ND1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder at LABCELL_X1_Y5_N0
ND1L18 = ( PD1_sr[7] );


--BD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]~feeder at LABCELL_X2_Y6_N0
BD1L15 = ( ND1_jdo[7] );


--PD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder at LABCELL_X2_Y4_N39
PD1L50 = PD1L84;


--A1L86 is key0_d2[1]~feeder at LABCELL_X12_Y4_N57
A1L86 = ( key0_d1[1] );


--BD1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder at LABCELL_X4_Y4_N30
BD1L40 = ( ND1_jdo[22] );


--LD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder at LABCELL_X7_Y5_N42
LD1L88 = ( ND1_jdo[22] );


--LD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder at MLABCELL_X3_Y5_N51
LD1L74 = ( ND1_jdo[14] );


--BD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]~feeder at LABCELL_X4_Y4_N6
BD1L28 = ( ND1_jdo[14] );


--BD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~feeder at LABCELL_X2_Y6_N3
BD1L30 = ND1_jdo[15];


--BD1L17 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~feeder at LABCELL_X2_Y6_N12
BD1L17 = ( ND1_jdo[8] );


--LD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder at MLABCELL_X3_Y5_N15
LD1L67 = ND1_jdo[10];


--LD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~feeder at MLABCELL_X3_Y5_N39
LD1L70 = ND1_jdo[12];


--BD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]~feeder at LABCELL_X2_Y6_N45
BD1L24 = ND1_jdo[12];


--BD1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder at LABCELL_X2_Y6_N15
BD1L22 = ( ND1_jdo[11] );


--LD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder at LABCELL_X7_Y5_N18
LD1L65 = ND1_jdo[9];


--BD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder at LABCELL_X4_Y4_N39
BD1L19 = ( ND1_jdo[9] );


--BD1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~feeder at LABCELL_X2_Y6_N42
BD1L26 = ( ND1_jdo[13] );


--LD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder at MLABCELL_X3_Y5_N42
LD1L72 = ( ND1_jdo[13] );


--PD1L21 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder at LABCELL_X1_Y4_N21
PD1L21 = PD1L90;


--EB1L24 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder at LABCELL_X7_Y2_N33
EB1L24 = AMPP_FUNCTION(!EB1L23);


--EB1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~feeder at MLABCELL_X6_Y2_N57
EB1L41 = AMPP_FUNCTION(!EB1L40);


--ZD2L5 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at MLABCELL_X6_Y3_N12
ZD2L5 = ( ZD2L4 );


--ZB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder at LABCELL_X11_Y4_N42
ZB1L7 = ( A1L137 );


--ZB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder at LABCELL_X11_Y4_N24
ZB1L9 = ( A1L137 );


--ZB1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder at LABCELL_X11_Y4_N15
ZB1L13 = ( A1L137 );


--ZB1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder at LABCELL_X11_Y4_N3
ZB1L17 = ( A1L137 );


--ZB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder at LABCELL_X11_Y4_N57
ZB1L15 = ( A1L137 );


--ZB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder at LABCELL_X11_Y4_N30
ZB1L11 = ( A1L137 );


--EB1L103 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder at MLABCELL_X6_Y2_N33
EB1L103 = AMPP_FUNCTION(!A1L6);


--EB1L91 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder at MLABCELL_X6_Y2_N36
EB1L91 = AMPP_FUNCTION(!A1L6);


--ND1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder at LABCELL_X4_Y4_N21
ND1L5 = ( N1_irf_reg[2][1] );


--N1L91 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder at MLABCELL_X3_Y1_N18
N1L91 = AMPP_FUNCTION(!N1_jtag_ir_reg[4]);


--N1L100 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder at MLABCELL_X3_Y1_N48
N1L100 = AMPP_FUNCTION(!N1_jtag_ir_reg[9]);


--N1L98 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder at MLABCELL_X3_Y1_N45
N1L98 = AMPP_FUNCTION(!N1_jtag_ir_reg[8]);


--N1L96 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder at MLABCELL_X3_Y1_N42
N1L96 = AMPP_FUNCTION(!N1_jtag_ir_reg[7]);


--N1L93 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder at MLABCELL_X3_Y1_N36
N1L93 = AMPP_FUNCTION(!N1_jtag_ir_reg[5]);


--Q1L10 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]~feeder at LABCELL_X4_Y2_N27
Q1L10 = AMPP_FUNCTION(!Q1L27);


--Q1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]~feeder at MLABCELL_X3_Y1_N12
Q1L18 = AMPP_FUNCTION(!Q1L33);


--N1L43 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder at LABCELL_X1_Y4_N48
N1L43 = AMPP_FUNCTION(!N1L42);


--H1L7 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~feeder at LABCELL_X1_Y4_N6
H1L7 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[0]);


--H1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]~feeder at LABCELL_X1_Y4_N3
H1L9 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[1]);


--H1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]~feeder at LABCELL_X1_Y4_N57
H1L12 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[3]);


--A1L81 is key0_d1[0]~feeder at MLABCELL_X8_Y5_N0
A1L81 = ( A1L91 );


--EB1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder at LABCELL_X10_Y3_N12
EB1L43 = AMPP_FUNCTION();


--PD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder at LABCELL_X1_Y5_N51
PD1L2 = VCC;


--ZB6L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override~feeder at LABCELL_X12_Y4_N51
ZB6L20 = VCC;


--ZD3L4 is nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X11_Y7_N18
ZD3L4 = VCC;


--AD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder at MLABCELL_X8_Y6_N39
AD1L7 = VCC;


--ZD1L4 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at MLABCELL_X6_Y6_N54
ZD1L4 = VCC;


--TC1L775Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5]~DUPLICATE at FF_X22_Y7_N22
--register power-up is low

TC1L775Q = DFFEAS(TC1L310, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , TC1L337,  );


--TC1L398Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]~DUPLICATE at FF_X23_Y7_N49
--register power-up is low

TC1L398Q = DFFEAS(TC1L439, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[3],  ,  , TC1_E_new_inst);


--TC1L409Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]~DUPLICATE at FF_X23_Y7_N1
--register power-up is low

TC1L409Q = DFFEAS(TC1L448, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[12],  ,  , TC1_E_new_inst);


--TC1L406Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]~DUPLICATE at FF_X23_Y7_N40
--register power-up is low

TC1L406Q = DFFEAS(TC1L446, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1L484Q,  ,  , TC1_E_new_inst);


--TC1L414Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]~DUPLICATE at FF_X23_Y8_N52
--register power-up is low

TC1L414Q = DFFEAS(TC1L451, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1L490Q,  ,  , TC1_E_new_inst);


--TC1L412Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]~DUPLICATE at FF_X23_Y8_N22
--register power-up is low

TC1L412Q = DFFEAS(TC1L450, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[14],  ,  , TC1_E_new_inst);


--TC1L494Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]~DUPLICATE at FF_X27_Y6_N58
--register power-up is low

TC1L494Q = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC1_q_b[17],  , TC1L472, VCC);


--TC1L470Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]~DUPLICATE at FF_X24_Y7_N4
--register power-up is low

TC1L470Q = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , YC1_q_b[0],  , TC1L472, VCC);


--LD1L40Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE at FF_X4_Y6_N31
--register power-up is low

LD1L40Q = DFFEAS(LD1L11, GLOBAL(A1L23),  ,  , ND1L72, ND1_jdo[26],  ,  , ND1_take_action_ocimem_a);


--LD1L42Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE at FF_X4_Y6_N34
--register power-up is low

LD1L42Q = DFFEAS(LD1L15, GLOBAL(A1L23),  ,  , ND1L72, ND1_jdo[27],  ,  , ND1_take_action_ocimem_a);


--LD1L44Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE at FF_X4_Y6_N37
--register power-up is low

LD1L44Q = DFFEAS(LD1L19, GLOBAL(A1L23),  ,  , ND1L72, ND1_jdo[28],  ,  , ND1_take_action_ocimem_a);


--TC1L435Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]~DUPLICATE at FF_X23_Y6_N22
--register power-up is low

TC1L435Q = DFFEAS(TC1L467, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[31],  ,  , TC1_E_new_inst);


--TC1L975Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]~DUPLICATE at FF_X16_Y6_N55
--register power-up is low

TC1L975Q = DFFEAS(HC1_src_data[26], GLOBAL(A1L23), !AB1_r_sync_rst,  , !TC1L982, TC1L861,  ,  , TC1_av_ld_aligning_data);


--TC1L978Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]~DUPLICATE at FF_X17_Y7_N55
--register power-up is low

TC1L978Q = DFFEAS(HC1_src_data[28], GLOBAL(A1L23), !AB1_r_sync_rst,  , !TC1L982, TC1L861,  ,  , TC1_av_ld_aligning_data);


--TC1L421Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]~DUPLICATE at FF_X23_Y6_N8
--register power-up is low

TC1L421Q = DFFEAS(TC1L457, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[21],  ,  , TC1_E_new_inst);


--TC1L426Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]~DUPLICATE at FF_X23_Y6_N25
--register power-up is low

TC1L426Q = DFFEAS(TC1L460, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[24],  ,  , TC1_E_new_inst);


--TC1L424Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]~DUPLICATE at FF_X23_Y6_N28
--register power-up is low

TC1L424Q = DFFEAS(TC1L459, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[23],  ,  , TC1_E_new_inst);


--TC1L431Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]~DUPLICATE at FF_X23_Y6_N56
--register power-up is low

TC1L431Q = DFFEAS(TC1L464, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , TC1_E_src1[28],  ,  , TC1_E_new_inst);


--LD1L102Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~DUPLICATE at FF_X7_Y5_N28
--register power-up is low

LD1L102Q = DFFEAS(LD1L103, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[26],  , LD1L53, !ND1_take_action_ocimem_b);


--LD1L84Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~DUPLICATE at FF_X3_Y5_N19
--register power-up is low

LD1L84Q = DFFEAS(LD1L85, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[17],  , LD1L53, !ND1_take_action_ocimem_b);


--LD1L110Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~DUPLICATE at FF_X7_Y5_N25
--register power-up is low

LD1L110Q = DFFEAS(LD1L111, GLOBAL(A1L23),  ,  , LD1L54, XD1_q_a[30],  , LD1L53, !ND1_take_action_ocimem_b);


--TC1L706Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot~DUPLICATE at FF_X22_Y6_N37
--register power-up is low

TC1L706Q = DFFEAS(TC1L243, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L482Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9]~DUPLICATE at FF_X23_Y8_N4
--register power-up is low

TC1L482Q = DFFEAS(TC1L728, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L484Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10]~DUPLICATE at FF_X23_Y8_N55
--register power-up is low

TC1L484Q = DFFEAS(TC1L729, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L490Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15]~DUPLICATE at FF_X23_Y8_N35
--register power-up is low

TC1L490Q = DFFEAS(TC1L734, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB3L6Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X11_Y7_N7
--register power-up is low

YB3L6Q = DFFEAS(YB3L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L70Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~DUPLICATE at FF_X12_Y6_N49
--register power-up is low

U1L70Q = DFFEAS(U1L69, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4L13Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X13_Y8_N2
--register power-up is low

YB4L13Q = DFFEAS(YB4L11, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB7L13Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X17_Y8_N49
--register power-up is low

YB7L13Q = DFFEAS(YB7L11, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L35Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X12_Y6_N52
--register power-up is low

ZB1L35Q = DFFEAS(ZB1L37, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L1052Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read~DUPLICATE at FF_X16_Y5_N37
--register power-up is low

TC1L1052Q = DFFEAS(TC1L1051, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DD1L12Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~DUPLICATE at FF_X9_Y6_N34
--register power-up is low

DD1L12Q = DFFEAS( , GLOBAL(A1L23),  ,  ,  , DD1L11,  ,  , VCC);


--TC1L807Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg~DUPLICATE at FF_X22_Y8_N31
--register power-up is low

TC1L807Q = DFFEAS(TC1L803, GLOBAL(A1L23), !AB1_r_sync_rst,  , TC1_E_valid_from_R,  ,  ,  ,  );


--ZB4L19Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]~DUPLICATE at FF_X13_Y6_N22
--register power-up is low

ZB4L19Q = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , WC1_readdata[15],  ,  , VCC);


--PD1L56Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~DUPLICATE at FF_X1_Y5_N37
--register power-up is low

PD1L56Q = DFFEAS(PD1L66, A1L5,  ,  , PD1L58,  ,  ,  ,  );


--TC1L928Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]~DUPLICATE at FF_X17_Y5_N49
--register power-up is low

TC1L928Q = DFFEAS(TC1L939, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L930Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]~DUPLICATE at FF_X17_Y5_N55
--register power-up is low

TC1L930Q = DFFEAS(TC1L942, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L932Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]~DUPLICATE at FF_X16_Y6_N19
--register power-up is low

TC1L932Q = DFFEAS(TC1L946, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L936Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]~DUPLICATE at FF_X16_Y6_N4
--register power-up is low

TC1L936Q = DFFEAS(TC1L960, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DD1L7Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~DUPLICATE at FF_X9_Y6_N22
--register power-up is low

DD1L7Q = DFFEAS(DD1L6, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--RB1L31Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE at FF_X10_Y5_N40
--register power-up is low

RB1L31Q = DFFEAS(RB1_counter_comb_bita3, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1L28Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE at FF_X10_Y5_N34
--register power-up is low

RB1L28Q = DFFEAS(RB1_counter_comb_bita1, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1L34Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE at FF_X10_Y5_N46
--register power-up is low

RB1L34Q = DFFEAS(RB1_counter_comb_bita5, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--N1L69Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE at FF_X2_Y1_N53
--register power-up is low

N1L69Q = AMPP_FUNCTION(A1L5, N1L80, !N1_clr_reg, N1L68);


--P1L9Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE at FF_X3_Y2_N23
--register power-up is low

P1L9Q = AMPP_FUNCTION(A1L5, P1L11, GND, P1L7);


