// Seed: 2193704941
module module_0 (
    input id_0,
    input logic id_1,
    input reg id_2,
    output logic id_3,
    output reg id_4
);
  assign id_3 = 1;
  type_10(
      1, id_0, 1 == 1
  ); type_11(
      (1'b0 * 1'b0 + 1 || id_1), 1'b0 ^ {1, "" - id_1} - id_0, 1, id_0, 1
  );
  logic id_5;
  initial begin
    if (1'h0) begin
      id_4 <= id_2;
    end else SystemTFIdentifier(1);
    id_4 = 1'b0;
  end
endmodule
