.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000001110000000010
000100001000010000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000001110000000000
000100001000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000010000000000000
000111110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000010000000000010
000001010000000000
000000000000000000
000000000000000001
000000000000000110
000000000000011100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000111010000001000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000001000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000100010
000000110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 11 0
000010000000000000
000100110000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000001
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000001010000
000010000000000000
000011110000000001
000000000000000001
000000000000000000

.io_tile 12 0
000000000000000000
000100000000000000
010000000000000000
100000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
010000000000000000
000000000000000000
100000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000001010000000000000000000000000000
000000010000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000001
000000000000000000000000000000000000000000000010100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000010
000000000100000000
000000000100100000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000

.logic_tile 8 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 5
010000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000100000
000000000000000000000000001001000000101001010001000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000110000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000010
000100000000000000
000000000000000000
000001110000000001
000001010000000010
000000001000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
100000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 2 7
100000000000000000000110000001000001001001000100000000
000000000000000000000000000000101101001001000001000000
101000000000000000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000010000100100000000
000000000000000000000000000000101101010000100000000001
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000001111100000000000000100000000
000000000000000000000000001011000000101001010010000000
010000000000000000000000000000000000000000000000000000
010000000000001101000000000000000000000000000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
111000000000001101000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000101
010000000000000000000000000001000000000010000000000100

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000000000001100000100000101000001
000000000000000000000000000000000000000000000001000101
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000010
000100000000000000
000000000000000000
000000000000011001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000011010000000000
000011111000000001
000000000000000010
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000100010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
100000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000001000000010100000000000000000000000000000
100000000000001011000000000000000000000000000000000000
110000000000000000000000001111001100010101010000000000
010000000000000000000000001101011001101011100000000000
000000000000000000000010101011101000010000000100000000
000000000000000000000000001001011101100100000000000000
000000000000000000000110111111001101001000000100000000
000000001000000000000010000011011011001000010000000000
000000000000001000000000000000011010001111110000000000
000000000000000101000000000000011101001111110001000000
000000000000000000000000001011000000111111110000000001
000000000000000111000000001101100000000000000001100000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 2 8
100000000000000000000010110000011000000011000000000000
000000000000000000000110100000001101000011000000000000
101000000000000001100000001011101000001100000010000000
100000000000000000000000000001011011001000000000000010
010000000000000000000010011001001101010100000000000000
110000000000000000000010001111111010100000000000000000
000000000000000101000000000000000001000000100100000000
000000000000000000100000000000001000000000000000000000
000000000000000000000110011000001000101000000000000000
000000000000000000000010000101010000010100000000000000
000000000000001000000000000111100000001001000000000000
000000001000000001000000000000101101001001000000000000
000010000000000000000000000000011001110000000000000000
000001000000000000000000000000001100110000000000000000
110000000000000011100110000000000000000000000000000000
110000000000000000000100000000000000000000000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000001000000010100011111101100110000100000000
000000000000001111000100000001011000010110000000000000
111000000000001000000010100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000010100011011011011111110010000000
000000000000001111000000001001011010001100000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100110001011000000101111010000000000
000000000000000000000000001001001001111111110000000000
000000000000000000000000000001011011011100000000000110
000000000000000000000000000011101011000011000001000000
000000000000000000000000000000001101110111010000000000
000000000000000000000000001001001001111011100000000000

.logic_tile 5 8
000000000000001000000000001101001100000000000000000000
000000000000001001000000001111010000000001010000000000
111000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110010100000001000000000000000000000000000000000000000
110001000000000101000000000000000000000000000000000000
000000000000000101100000001000000000000000000100000000
000000000000001001000000000101000000000010000000000001
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100001100001111001110010000000
000000000000000000000000000001001010101001010000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 6 8
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
111000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000101100010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000110000000000000
000000000000000000000000000001001011001001000010000100
010000000000000000000011100000000000000000000000000000
110000000000000000000110000000000000000000000000000000
000000000000100000000000001000001110110001010100000000
000000000001000000000000001111001001110010100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001100000000000010110000000000000000000000000000

.logic_tile 8 8
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101100010110100000000000
000000000000000000000000000001010000111101010010000100

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000001000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000001100000000000000000000001010000011110100000000
000000000000000000000000000000000000000011110000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
100000000000000000000000000101100000000000001000000000
000000000000000101000000000000000000000000000000001000
101000000000011000000000000111100001000000001000000000
100000000000100111000010100000101011000000000000000000
110000000000000000000000001111001000010010100100000000
010000000000000000000000001001101000101000010000000000
000000000000001001100110010000011010110000000000000000
000000000000000001000010000000011111110000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000011100101000000101001010000000000
000000001010000000000000000000011011110011110100000000
000000000000000000000000000000001111110011110000000000
000000000000000000000000010000000001001111000000000000
000000000000000000000010000000001011001111000000000000
010000000000000000000010011001011001000001110100000000
010000000000000000000010011101011010000011010000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
111000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001010000000110001101111011000111110000000000
110000000000000000000000000111101011101011110000000000
000000000000001011100111111000000000000000000100000000
000000000000001111000011001001000000000010000000000000
000000000000000000000000010101111000101001010000000000
000000000000000000000010001011000000000010100000000000
000000000000000000000000000001001010111101010010000000
000000000000000000000000000000010000111101010000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000110100001001111001000000000000000
000000000000000101000000000011101011000000000010000001
111010000000000101100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000001001000000000000
010000000000000000000000000001001100000110000000000000
000000000000000000000111000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000010100000000000000000001101101100010100000000000001
000001000000000000000000000001100000000000000010000000
000000000000001101100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000000000011101101000000101001010100000000
100000001110000111000000001001100000000000000000000000
010000000000000000000010100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000001010000000000000000000001100000000000000000000
010000000000100000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000101000000000111100001100000010100000000
000000000000001001100010110000101111100000010000000000
111000000000101000000110001000011110010100000110000010
000000000001010001000010111111010000101000000000000100
110000000000000000000010110001001110101001010000000000
010000000000000000000110001001010000010101010000000000
000010000000000000000010111001111101001011000000000000
000001000000000000000110001101011001001111000000000000
000000000000000000000110110111001101000001110000000000
000000000000000000000011100001111011000000100000000000
000010100000001000000000011000011110000001010100000100
000000000000001101000010101111010000000010100000000000
000000000000000000000110111111101110100000010000000000
000000000000000000000010101001011111100000100000000000
110001000000001000000010010101011100000010010000000000
010000000000001011000011011101111101000001010000000000

.logic_tile 8 9
000000000000000000000110000001000000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000000000011100000010001100001000000001000000000
000000000000000101100010000000101000000000000000000000
010000000000000000000011100001101000001100110100000000
110000000000000000000010101011000000110011001000000000
000000000000000001100000000000000000001111000100000000
000000000000000000000000000000001001001111000000000000
000000000000000000000000010001001011000100000000000000
000000000000000000000010001011111000000000000000000000
000000000000000000000000000111000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000001100000001001011000001100110100000000
000000000000000000100000001001100000110011001000000000
010000000000001000000000001111011000010111110000000000
110000000000000001000000000111010000010110100010100000

.logic_tile 9 9
000000000000000000000000010000000001000000001000000000
000000000000000000000011100000001000000000000000001000
111000000000001000000110000000000001000000001000000000
000000000000000001000000000000001001000000000000000000
010000000000000000000000001000001000001000011100000000
010000000000000000000000001011001101000100100000000000
000000000000000000000000000011101000000001010100000000
000000000000000000000000001011100000101000000000000000
000000000000000000000110010000000001001111000100000000
000000000000000000000010000000001000001111000000000000
000010100000000011100000010000011101111100110000000000
000000000000000000100010000000011100111100110010000000
000000000000000000000000001011011000011111110000000000
000000000000000000000000000001111101111111110000000010
110000000000000011100000001011111000000001010100000000
110000000000000000100000001001100000101000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001110000000000000
000000010000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000000000011110000100000100000001
000000000000001111000000000000010000000000000010000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
010000000000000000000100000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000111010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
111000000000001101000000000000000001110110110100000000
000000000000000111000000001001001000111001110011000100
010000000000000000000000000101100000000000000000000000
010000000000000000000000000000000000000001000000000000
000000000000000111000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000010000100
000000000000000000000000000000001010001111000010000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000101000000000111100000000000000100000000
000000000000000000100010100000100000000001000010000000
111000000000000000000000000000000000000000100100000000
000000000000001101000000000000001000000000000010000000
010000000000000000000000000011100000000000000000000000
010000000000000000000010110000000000000001000000000000
000000000000000101000010100101100000000000000100000000
000000000000000000100110110000100000000001000010000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000101100000000000000001000000100100000000
000000000000000000000000000000001011000000000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000010000000000000000000010000011010000100000100000000
000001000000000000000010100000000000000000000010000000

.logic_tile 6 10
000000000000001101000000000001101010000000000000000000
000000000000001001100010110001011010000001000000000000
111000000000000001100000000000000000000000000000000000
100000000000100000100000001011000000000010000000000000
110000000000001001100000000001101010111101010010000000
010000001010001001100010110001011010111100110010000000
000000100000000001100111000101011010000000000000000000
000000000000000000100100001101001010000001000000000000
000000000000000000000110010000000000000010000011100100
000000000000000000000111110000000000000000000001000000
000000000000000000000000001101001000000110100000000100
000000000000000000000000000001011010000011000001000000
000000100000000000000000011001001111111111110100000000
000000000010000000000010001111011011110110100000000000
000000000000000000000110000101011010000000100000000000
000000000000000000000000001101001010000000000000000000

.logic_tile 7 10
000000000000000000000000010000001110000100000100000000
000000000000000000000010010000010000000000000000000000
111000000000000000000000000000001100000100000100000000
000000000000001111000000000000000000000000000000000000
010000001110001000000010000000000001000000100100000000
110000000000000001000000000000001101000000000000000000
000000000000000000000000001000001000001110100000000000
000000000000000000000000000111011010001101010000000000
000000000000000000000000000000000001000000100100000000
000000000000001111000011110000001100000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000000000000000010000011110000100000100000000
000000000000000000000011100000010000000000000000000000
010000000000001000000000000011000000000000000100000000
010000000000000001000011110000100000000001000000000000

.logic_tile 8 10
000010000000000000000000000000000001000000001000000000
000001000000000000000000000000001110000000000000001000
001000000000000000000110000000000001000000001000000000
000000000000100000000000000000001001000000000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000001011000000110011000100000000
000000000001000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000111100000010110100100000000
000000000000000000000000000000000000010110100100000000
000000001110000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010000000000010001100000001000011110001100110100000000
110000000000100000000000001001000000110011000100000000

.logic_tile 9 10
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010001010000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000111100000000011100000010110100000000000
110000000000000000000000000000100000010110100000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000001000000000011000000000000000000100000000
000000000000000001000010000101000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001000000001010000000011
000000000000000000000000000000010000000001010001100000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
101100000000000000
000000000000000000
001000000000100000
000100000000100100
000000000000001100
000000000000001100
000001010000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001101000000000010100001

.ramb_tile 3 11
010001000000000000000000000000000000000000
001010110000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000010000010

.logic_tile 5 11
000000000000000000000011100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000111000111110101011010111100010100000000
100000000000000000100111010000111110111100010000000000
010000000000001000000110001001000000101001010100000000
010000000000011001000111101101101011110110110000000000
000000000000000000000110000111101111000000000000100000
000000000000000000000100001111101111010000000000000000
000000000000000000000000001001101010101000010100000000
000000000000000000000000001001001011110100010000000000
000000000000000000000111001101000000101001010100000000
000000000000000111000100001001100000000000000000000000
000000000000000001100000011101000000101001010100000000
000000000000000111100010101101101011110110110000000000
110000000000000000000110100101011001101000010100000000
010000000000000000000010100101111101110100010000000000

.logic_tile 6 11
000000000000000000000010100101100000000000000100000000
000000000000000000000000000000000000000001000000000001
111000000000001101000010100101111000000110100000000000
000000000000011011100100000101001001001111110000000000
010000000000000000000111000000000000000000100100000000
110000000000000101000000000000001100000000000000000000
000000000000000011100111000000011100000100000000000000
000000000000001101100100000000000000000000000000000000
000000000000001000000011100011000000000000000100000101
000000000000000101000100000000100000000001000000000000
000000000000001000000000001000000000000000000100000100
000000000000001001000000001001000000000010000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000101
000000000000000000000000000101100000000000000100000001
000000000000000000000000000000100000000001000000000001

.logic_tile 7 11
000000000000000000000000010011000001000110000000000100
000000100000001111000010100000001111000110000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110110000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000000111000000001001001000000011110000000000
000000000000000000000000001011011101100011110000000000
000001000000000101000010100000001010000011110000000000
000010000000000000100100000000010000000011110000000000
000010100000000000000010000000001110000100000100000000
000000000000000000000100000000000000000000000000000010
000000000000000001100111000000000000000000000100000000
000000000000000000100000001101000000000010000000100000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000110000101100000000000000000000000
000010100000000000000100000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000111000000000000000000000000000000000010
010000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000001011101110101000000000000000
000000000000000000000010011111010000000010100000000001
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000111011101100000000000000000
010000000000000000000000000000101111100000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100000000000001100000100000110000000
000000000000000000100000000000010000000000000100000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000100000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000001000000000000000000100000000
000000000000100000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000001010000010010
000000001000110000
001100000000000000
000001010000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001100
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000001100000010110100100000000
001000000000000000000011000000000000010110100010000000
111000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
011000100000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
001000000000000000000000000000001010001111000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000001100000001000000000000000000100000000
111000000000000000000000000001000000000010000010000000

.ramt_tile 3 12
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000111000000010000000000000000000000000000
001000000000000000000011010000000000000000000000000000
111000000000001000000111001001101100010110110000000000
000000000000000111000100001001001000100010110010000000
110000000000000000000000010000000000000000000000000000
011000000000000000000011110000000000000000000000000000
000000000000000000000000001001011110101111000001000000
001000000000001111000000000101111011001111000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101000010100000000000000000000000000000
000000000000000000000000000000001110000100000110000000
001000000000000000000000000000010000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000001000000110101000000000000000000100000100
001000000000000101000000000111000000000010000000000000

.logic_tile 5 12
010000000000000000000000000111000000000000000110000010
001000000000000000000000000000100000000001000001000000
111000000000000111100000010000000000000000000000000000
000000000000000000100010010000000000000000000000000000
010010000000000000000011100000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000000000000000000000110000011100000000000000000000000
001000000000000000000100000000000000000001000000000000
000000100000100000000000000000011100000100000100000100
001000000011010000000000000000010000000000000000000010
000000000000000000000110100000001110000100000100000100
001000000000000101000000000000000000000000000000000001
000000000000000101100000010000011000000100000100000000
001000000000000000000010100000000000000000000000000001
000000000000000000000000000001111010000010100000000000
001000000000000000000000000000110000000010100000000000

.logic_tile 6 12
010010000001000000000000000000000000000000000000000000
001001000010000101000000000000000000000000000000000000
111000000000000101000110100101100000000000000100000000
000000000000000101000000000000000000000001000000000010
110000000000100000000000000000000000000000100100000001
011000000000010000000000000000001110000000000000000010
000000000000000111000000001001011001000000000000000000
001000000000000000000000001001001000000000100000000001
000000000000000000000000011000000000000000000100000000
001000000000000000000011100111000000000010000000000000
000000000000000000000000000000000000000000100100000000
001000000000000101000000000000001111000000000000000000
000000000010000101000000000000011000000011000010000000
001000000000000000000010100000001000000011000000000000
000010000000000101000000000000011100000100000100000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000001000000110110000000000000000100100000000
001000000000001111000011010000001001000000000010000000
001000001110010000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
010000000000001000000011100000000000000000000000000000
111000000000000111000000000000000000000000000000000000
000000000000000000000111111011011111111011010010000001
001000000000000000000110001011001111111111110000100000
000000000000001000000000000101100000000000000100000000
001000000000001001000000000000100000000001000000000000
000000000100000000000110000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
001000000000001101000000000000000000000001000000000000
000000000000000001100000010001011010000110100000000000
001000000000000000100010011001011110001111110000000000

.logic_tile 8 12
010000000000000000000000011011001011110111110100000000
001000000001000000000010011101111110101011111001000000
111000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010100000011000000000110000000000
111000000000000000000111110000001001000000110000000100
000000000000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000001010001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000110000111100000000000000000000000000000000000
011000000010000000100000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000001000000100100000000
001000000000000000000000000000001101000000000001000000
001000001100100001100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
000000000000000000000000010000011010000100000110000000
001000000000000000000010000000010000000000000000000000
000000000000000000000000000000011000000100000100000000
001000000000000000000000000000000000000000000010000000
000000000000000000000000000011000000000000000100000000
001000000000000000000000000000000000000001000000000010

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
001000000000000000000000000000000000000000000010000100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000001010100000010
000000001100000000
000010000100000000
000001010100000001
000000000100000010
000000000100110000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001100000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000101000000000000000100000000
001000000000100000000011100000100000000001000000000000
111000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000010101100000000000000100000000
011000001000000000000011110000100000000001000000000000
000000000000001000000000010000000000000000000000000000
001000000000001001000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001010000000000000000000

.logic_tile 5 13
010000000000000000000110000101011110011001010100000000
001000000000001101000110110001001001100101010000000000
111000000000000000000110101001001001101001110100000001
000000000000000000000000001001011110100110110000000000
110000000000001101000000011000000000000000000000000000
111000000000000101100010100111000000000010000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011101001000000000010000000000000
000001000000000000000000010111101010011101000100000100
001010100000000000000011000000011000011101000000000000
000000000000000000000000010000000001010000100000000000
001000000000000000000011010111001011100000010010000000
000000000000001000000010101111001000010111100000000000
001000000000000101000000001011011001001011100000000010
000000000000000101000000000011001010000110100000000000
001000000000000101000000001001101110001111110000000000

.logic_tile 6 13
010000000000000000000110001101000001100000010000000001
001000000000000000000111101111001001000000000010000000
111000000000000101000111001000000000000000000100000000
000000000000000101000110100111000000000010000000000101
010000000000000011100111101001000001001001000000000000
111000000000000111000100001111101001101001010000000000
000000000000001000000010010000000001000000100100000000
001000000000000011000011010000001000000000000001000100
000000000000000001000000000101111000000000000010000001
001000000000100000000000000101111111010000000000000000
000000000000000000000000000111101000000000000010000001
001000000001010000000000000011111010100000000000000000
000000000000000000000110101101011011110111110010000000
001000000000000000000000001001001011111111110000100010
000000000000000000000110000000011000000100000100000101
001000000000000001000100000000000000000000000000000000

.logic_tile 7 13
010000001100000000000000010011101010000001010000000000
001000000000000101000010011011110000000000000000100000
001000000000000111000111100001100000000000000100000000
000000000000000101000000000000000000000001000000000000
010000000000100011100000010000000000000000100100000000
011000000001011001000010100000001000000000000000000000
000000000000000101100011111101101011000000000000000000
001000000000000000000010101111101000000000100000100000
000000000000000000000000000000011000000100000100000000
001000000000000000000011000000010000000000000000000000
000000000000000000000010000111100000000000000100000000
001000000000000000000000000000100000000001000000000000
000000000000000000000110001101101011001111110000000000
001000000000000000000100000111101010001001010010000000
000000000000000011100111010000001110000100000000000000
001000000000000000100110010000010000000000000000000000

.logic_tile 8 13
010000000000001000000000000000011110000100000100000000
001000000000001001000010100000010000000000000001000000
001000000000001111100000000001100000001001000000000000
000000000000000111000000000101001101010110100000100010
010000000000001000000000000000000000000000000000000000
011000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000101000000000010000000000000
000000000000000000000110000001100000000000000100000000
001000000000000000000100000000000000000001000000000000
000000000000000000000000000111100000000000000000000000
001000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000001000000000010000000000000
000000000000000000000111110000000000000000000000000000
001000000000000000000110010000000000000000000000000000

.logic_tile 9 13
010000000110000000000000000000000000000000000000000000
001000001000010000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000011111001111110100000000
111000000000000000000000000000001111001111110000000100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000001111000010100000000000000000000000000000
111000000000000111100100000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000101111100000000
000000000100000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000111100000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
111000000000000111100010101101011101001011100000000000
000000000000000000000111100001011101010111100000000000
010000000000000001100110000111111010111111100100000000
010000000000000000100100001111111110101111010000000010
000000000000000001100110010101011000010111100000000000
000000001110000000100111111011111000000111010000000000
000000000000000000000110100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000001000000111000000000000000000000000000000
000000000000000101000110100000000000000000000000000000
000000000000000001100110001001111011111111100100000000
000000000000000000000000000011111011101111010000000010
010000000000000000000000010000000000000000000000000000
110000000000000000000011010000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000001100000000000000100000001
000000000000100111000000000000100000000001000000000000
111000000000000000000110000000001010000100000100000000
000000000000000101000100000000010000000000000000000000
110000000000000001100110000000000000000000100110000000
010000000000000000100100000000001010000000000000000000
000000000000000001100000010001000000000000000110000000
000000000000000000100010010000000000000001000000000000
000000000000000000000000011111011011011110100000000000
000000000000000000000010100101011000101110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111000000000000000100000001
000000000000000101000011100000100000000001000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000100000000001000000000000

.logic_tile 6 14
000001000000001101100111010011101011010111100000000000
000000100000000101000010100001101110001011100000000000
111000000000000000000000000111011010000000000000000000
000000000000000000000010101001101011100000000001100000
110000000000000000000111010101001010000000000000000000
010000000000000101000011001101011111100000000000000000
000000000000000101000000010001001001010110100000000000
000000000000000000000010100001011011100001010000100000
000000000000000000000000000001011010000010100010000000
000000000000000000000010110000010000000010100000000000
000011100000000000000010000101001111000000000000000000
000000000000000000000000001101111101010000000000100000
000000000000000000000010000001001011000000000000000010
000000000000000000000000001111111001000100000000000100
000000000000000101000111100000011110000100000100000001
000000000000000000100100000000010000000000000000000000

.logic_tile 7 14
000000000000001000000010101101011101001011100000000000
000000000000000101000000000011011001101011010000000000
111001000000000111100000010001111101010110000000000000
000000000000000000000011011011111110111111000000000000
010000000000001000000111100000000000000000000000000000
110000000000000011000000000000000000000000000000000000
000000000100001001100000001111001110110111110100000001
000000000000001111100000000001101001101011110000000000
000000000000001000000010101101011111001111110000000000
000000000000000001000000000111011001001001010010000000
000000001010000101000010111001001100110111110110000000
000000000000000101000110010101001001010111110000000000
000000100000100001100111101111011101010110110000000000
000000000001010000000010111001101101100010110010000000
010000000000100101000000000000000000000000000000000000
110000000000001101100010100000000000000000000000000000

.logic_tile 8 14
000000000100000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000000001000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000111000111000000011010000100000101000000
110000000000000000100100000000000000000000000000100000
000000000000000000000000001111011110010111100000000000
000000000000000101000010101011101111001011100000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000110001000000000000000000100000000
000000000000000000000100001101000000000010000000100100
000000000000000000000110000011111000000110100000000000
000000000000000000000110000001101111001111110000000000
000000000000000001000000001101001111010111100000000000
000000000000100000000000001011011100000111010000000000

.logic_tile 9 14
000000000000000000000110110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000000000111111010010111110100000000
010000000000000000000000000000010000010111110000000010
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000011111100100000000
000000000000000000000000000111001001101111010000000100
000000000000001000000000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
010000000000101000000000000000000000000000000000000000
010000000001010111000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000011010000000000
000011111000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000110000000
000000000000000000000000000000100000000001000000000000

.logic_tile 5 15
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000010000000
111000000000000000000000000000011100000100000100100000
000000000000000000000000000000010000000000000000000000
110000000000000000000000000101100000000000000000000000
110000000000000000000000000000100000000001000000000000
000000000000000000000111010101100000000000000110000000
000000000000000000000010010000100000000001000000000000
000000000000000000000011000000000000000000000100000000
000000000000000001000010000011000000000010000010000000
000000000001000000000000000000000001000000100100000000
000000000000100000000010000000001111000000000000000000
000000000000000000000010001000000000000000000000000000
000000000000000000000100001111000000000010000000000000
000000000000000000000010100011000000000000000100000000
000000000000000000000010000000100000000001000000100000

.logic_tile 6 15
000001000000101000000000000101100000000000000100000000
000010100001011011000000000000100000000001000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
110000000000000000000000001001000000000010000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000001100000000000010000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000001000000000000000000000001000000000000
000001001110100000000011001000000000000000000100000000
000010000001000000000000000011000000000010000000000010
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 7 15
000000000000000000000111010000000001000000100100000000
000000000000000000000111110000001011000000000000000000
111000000000000000000111001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
010000000000000000000000000000001000000100000100000000
010000000000000000000000000000010000000000000000000000
000000000000000111100111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000011000011100001101000100100000
000000000000000000000010000001001001001110000000000001
111000000000001000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
110000000001011101100000011111111100100100000000000000
110000000000100101000010101111101101111100000000000000
000000000000000000000110001101101100111001110100000000
000000000000000000000000000011111011110100010010000000
000000000001010000000000010011101111001000010100000000
000000000000000000000011100101011111011110110000000001
000000000000000011100000000001011001101101010100000000
000000000000000000100000000000111100101101010010000000
000000000000000000000111111101011100000101010110000000
000000000000000000000011101101001101001001010000000000
000000000000000000000111000000011111000011000000000000
000000000000000000000111100000011111000011000000000000

.logic_tile 9 15
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000111000000010
000100001000000000
000000000000000000
000000000000010001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000000111000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001000000000101100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000011110000100000110000000
000000000000000000100000000000000000000000000000100000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000011100000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000111000000000
000000001000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000011110000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
010000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
000000000000000000
000000000000000000
100001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000011110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 i_sck$SB_IO_IN_$glb_clk
.sym 4 lvds_clock_buf
.sym 7 r_counter[0]_$glb_clk
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 640 lvds_rx_09_inst.r_state_if[0]
.sym 748 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 749 w_rx_09_fifo_data[0]
.sym 750 w_rx_09_fifo_data[1]
.sym 751 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 752 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 824 io_pmod[7]$SB_IO_OUT
.sym 830 r_counter[0]
.sym 852 r_counter[0]
.sym 860 r_counter[0]
.sym 899 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 917 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 919 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 937 w_lvds_rx_09_d1
.sym 940 lvds_clock
.sym 941 w_lvds_rx_09_d1
.sym 944 lvds_clock
.sym 970 lvds_clock
.sym 979 $PACKER_VCC_NET
.sym 1031 $PACKER_VCC_NET
.sym 1055 $PACKER_VCC_NET
.sym 1114 $PACKER_VCC_NET
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_buf
.sym 1199 $PACKER_VCC_NET
.sym 1269 w_lvds_rx_09_d0
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1313 $PACKER_VCC_NET
.sym 1344 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 2546 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 2671 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 2675 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 2774 io_pmod[7]$SB_IO_OUT
.sym 2777 io_pmod[5]$SB_IO_OUT
.sym 2780 io_pmod[6]$SB_IO_OUT
.sym 2829 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 2833 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 2905 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 2906 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 2907 lvds_clock_buf
.sym 2909 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 2910 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 2911 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 2912 lvds_rx_09_inst.r_state_if[1]
.sym 2913 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 2914 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 2915 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 2922 io_pmod[6]$SB_IO_OUT
.sym 2937 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 2949 w_lvds_rx_09_d0
.sym 2964 w_lvds_rx_09_d1
.sym 2966 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 2969 lvds_rx_09_inst.r_state_if[0]
.sym 2977 lvds_rx_09_inst.r_state_if[0]
.sym 2980 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 2981 lvds_rx_09_inst.r_state_if[1]
.sym 2982 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 2986 w_lvds_rx_09_d0
.sym 3007 lvds_rx_09_inst.r_state_if[0]
.sym 3008 w_lvds_rx_09_d0
.sym 3009 w_lvds_rx_09_d1
.sym 3010 lvds_rx_09_inst.r_state_if[1]
.sym 3013 lvds_rx_09_inst.r_state_if[0]
.sym 3014 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3015 lvds_rx_09_inst.r_state_if[1]
.sym 3016 w_lvds_rx_09_d1
.sym 3019 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3020 w_lvds_rx_09_d0
.sym 3021 lvds_rx_09_inst.r_state_if[0]
.sym 3022 lvds_rx_09_inst.r_state_if[1]
.sym 3027 lvds_rx_09_inst.r_state_if[1]
.sym 3028 lvds_rx_09_inst.r_state_if[0]
.sym 3031 lvds_rx_09_inst.r_state_if[0]
.sym 3032 lvds_rx_09_inst.r_state_if[1]
.sym 3041 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 3042 lvds_clock_buf
.sym 3043 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3046 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3047 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 3048 lvds_rx_09_inst.r_phase_count[0]
.sym 3049 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 3050 lvds_rx_09_inst.r_phase_count[1]
.sym 3051 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 3065 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 3067 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 3105 r_counter[0]
.sym 3133 r_counter[0]
.sym 3177 i_glob_clock$SB_IO_IN_$glb_clk
.sym 3180 w_load
.sym 3192 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3205 w_rx_data[0]
.sym 3209 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3239 $PACKER_VCC_NET
.sym 3297 $PACKER_VCC_NET
.sym 3321 w_rx_data[0]
.sym 3341 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 3347 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 3449 w_tx_data_smi[0]
.sym 3454 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 3456 w_tx_data_smi[1]
.sym 3466 w_rx_data[0]
.sym 3601 w_tx_data_smi[1]
.sym 4014 o_shdn_tx_lna$SB_IO_OUT
.sym 4535 spi_if_ins.w_rx_data[0]
.sym 4919 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 5060 io_pmod[5]$SB_IO_OUT
.sym 5061 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5075 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 5076 w_rx_09_fifo_data[0]
.sym 5079 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5085 w_rx_09_fifo_data[1]
.sym 5091 io_pmod[5]$SB_IO_OUT
.sym 5092 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5109 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5110 w_rx_09_fifo_data[0]
.sym 5126 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5127 w_rx_09_fifo_data[1]
.sym 5136 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 5137 lvds_clock_buf
.sym 5138 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5147 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 5166 io_pmod[5]$SB_IO_OUT
.sym 5174 $PACKER_VCC_NET
.sym 5182 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 5183 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 5185 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 5190 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 5191 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 5193 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 5198 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 5199 lvds_rx_09_inst.r_state_if[1]
.sym 5200 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 5209 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5211 lvds_rx_09_inst.r_state_if[0]
.sym 5215 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 5216 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 5219 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 5220 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 5221 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 5222 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 5225 lvds_rx_09_inst.r_state_if[0]
.sym 5226 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 5227 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 5228 lvds_rx_09_inst.r_state_if[1]
.sym 5233 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 5237 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 5240 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 5244 lvds_rx_09_inst.r_state_if[0]
.sym 5245 lvds_rx_09_inst.r_state_if[1]
.sym 5251 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 5252 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 5259 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 5260 lvds_clock_buf
.sym 5261 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5293 w_load
.sym 5303 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 5307 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5309 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 5315 lvds_rx_09_inst.r_phase_count[0]
.sym 5316 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 5317 lvds_rx_09_inst.r_phase_count[1]
.sym 5318 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 5321 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 5329 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 5333 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5334 $PACKER_VCC_NET
.sym 5335 $nextpnr_ICESTORM_LC_0$O
.sym 5337 lvds_rx_09_inst.r_phase_count[0]
.sym 5341 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5343 $PACKER_VCC_NET
.sym 5344 lvds_rx_09_inst.r_phase_count[1]
.sym 5348 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 5349 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 5350 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 5351 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5356 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 5357 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 5360 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 5368 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5369 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 5374 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 5378 lvds_rx_09_inst.r_phase_count[1]
.sym 5379 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 5380 lvds_rx_09_inst.r_phase_count[0]
.sym 5381 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 5382 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 5383 lvds_clock_buf
.sym 5384 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5400 $PACKER_VCC_NET
.sym 5401 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 5410 w_cs[2]
.sym 5412 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 5428 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 5430 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 5457 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 5468 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 5505 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 5506 r_counter[0]_$glb_clk
.sym 5507 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 5522 w_fetch
.sym 5524 w_load
.sym 5526 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 5538 w_rx_data[0]
.sym 5551 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 5572 spi_if_ins.w_rx_data[0]
.sym 5626 spi_if_ins.w_rx_data[0]
.sym 5628 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 5629 r_counter[0]_$glb_clk
.sym 5647 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 5666 w_rx_data[0]
.sym 5674 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 5677 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 5680 w_cs[2]
.sym 5701 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 5706 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 5737 w_cs[2]
.sym 5747 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 5751 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 5752 r_counter[0]_$glb_clk
.sym 5753 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 5766 w_tx_data_smi[0]
.sym 5770 io_ctrl_ins.o_pmod[0]
.sym 5771 w_rx_data[0]
.sym 5899 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 6008 spi_if_ins.w_rx_data[0]
.sym 6020 o_shdn_tx_lna$SB_IO_OUT
.sym 6143 o_led1$SB_IO_OUT
.sym 6262 o_ldo_2v8_en$SB_IO_OUT
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6305 o_shdn_tx_lna$SB_IO_OUT
.sym 6487 $PACKER_GND_NET
.sym 6975 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 7019 io_pmod[5]$SB_IO_OUT
.sym 7026 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 7029 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 7070 spi_if_ins.state_if[1]
.sym 7073 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 7075 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 7076 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 7077 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 7134 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 7174 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 7175 spi_if_ins.state_if[0]
.sym 7176 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 7177 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 7217 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 7220 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 7221 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 7225 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 7234 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 7235 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 7275 w_fetch
.sym 7276 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 7280 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 7320 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 7327 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 7339 w_fetch
.sym 7383 o_led0$SB_IO_OUT
.sym 7419 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 7425 $PACKER_VCC_NET
.sym 7427 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 7433 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 7435 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 7438 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 7479 io_ctrl_ins.mixer_en_state_SB_LUT4_I0_O[3]
.sym 7481 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 7483 io_ctrl_ins.o_pmod[0]
.sym 7485 io_ctrl_ins.o_pmod[2]
.sym 7520 w_load
.sym 7525 o_led0$SB_IO_OUT
.sym 7538 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 7580 io_ctrl_ins.rf_pin_state[0]
.sym 7582 io_ctrl_ins.rf_pin_state[1]
.sym 7587 io_ctrl_ins.rf_pin_state[2]
.sym 7623 io_ctrl_ins.pmod_dir_state[0]
.sym 7631 w_cs[2]
.sym 7632 w_rx_data[7]
.sym 7644 io_ctrl_ins.o_pmod[2]
.sym 7683 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 7684 w_tx_data_io[2]
.sym 7685 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 7688 w_tx_data_io[1]
.sym 7729 w_rx_data[1]
.sym 7733 w_rx_data[0]
.sym 7791 o_led1$SB_IO_OUT
.sym 7826 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 7828 w_rx_data[0]
.sym 7829 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 7832 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 7835 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 7840 o_ldo_2v8_en$SB_IO_OUT
.sym 7841 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 7845 io_ctrl_ins.led1_state_SB_DFFE_Q_E
.sym 7889 o_shdn_rx_lna$SB_IO_OUT
.sym 7893 o_ldo_2v8_en$SB_IO_OUT
.sym 7936 io_ctrl_ins.led1_state_SB_DFFE_Q_E
.sym 7945 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 8093 $PACKER_GND_NET
.sym 8113 $PACKER_GND_NET
.sym 8252 $PACKER_GND_NET
.sym 8288 $PACKER_GND_NET
.sym 8416 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 8418 $PACKER_GND_NET
.sym 8800 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 8927 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 8940 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 8942 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 8943 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9013 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9017 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9018 r_counter[0]_$glb_clk
.sym 9019 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9020 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 9023 w_tx_data_sys
.sym 9026 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 9036 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9038 io_pmod[7]$SB_IO_OUT
.sym 9042 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9061 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 9064 spi_if_ins.state_if[0]
.sym 9065 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9068 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9072 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9073 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9076 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9077 spi_if_ins.state_if[1]
.sym 9082 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9084 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 9094 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 9095 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9096 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9097 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 9112 spi_if_ins.state_if[0]
.sym 9113 spi_if_ins.state_if[1]
.sym 9114 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9115 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9124 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9125 spi_if_ins.state_if[1]
.sym 9126 spi_if_ins.state_if[0]
.sym 9130 spi_if_ins.state_if[1]
.sym 9131 spi_if_ins.state_if[0]
.sym 9132 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9133 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9136 spi_if_ins.state_if[0]
.sym 9138 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9139 spi_if_ins.state_if[1]
.sym 9140 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9141 r_counter[0]_$glb_clk
.sym 9143 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 9145 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 9146 spi_if_ins.r_tx_byte[6]
.sym 9148 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 9174 w_tx_data_sys_SB_DFFE_Q_E
.sym 9184 spi_if_ins.state_if[1]
.sym 9189 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9191 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 9195 spi_if_ins.state_if[0]
.sym 9196 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9197 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9198 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9199 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 9202 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 9211 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9213 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9229 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9230 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9231 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 9232 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9235 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 9241 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 9242 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9244 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9248 spi_if_ins.state_if[1]
.sym 9250 spi_if_ins.state_if[0]
.sym 9263 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9264 r_counter[0]_$glb_clk
.sym 9265 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9266 spi_if_ins.r_tx_byte[0]
.sym 9267 spi_if_ins.r_tx_byte[2]
.sym 9268 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 9269 spi_if_ins.r_tx_byte[3]
.sym 9270 spi_if_ins.r_tx_byte[7]
.sym 9271 spi_if_ins.r_tx_byte[5]
.sym 9272 spi_if_ins.r_tx_byte[1]
.sym 9273 spi_if_ins.r_tx_byte[4]
.sym 9292 w_tx_data_smi[1]
.sym 9293 o_led0$SB_IO_OUT
.sym 9296 w_tx_data_io[5]
.sym 9297 w_tx_data_io[7]
.sym 9309 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 9310 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9311 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9312 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9319 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 9320 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9346 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9348 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9353 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 9378 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9386 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 9387 r_counter[0]_$glb_clk
.sym 9388 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9390 r_tx_data[2]
.sym 9391 r_tx_data[7]
.sym 9392 w_tx_data_sys_SB_DFFE_Q_E
.sym 9393 r_tx_data[1]
.sym 9394 r_tx_data[4]
.sym 9395 r_tx_data[5]
.sym 9396 r_tx_data[3]
.sym 9401 $PACKER_VCC_NET
.sym 9402 spi_if_ins.r_tx_byte[1]
.sym 9405 w_fetch
.sym 9406 spi_if_ins.r_tx_byte[4]
.sym 9414 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 9420 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 9452 w_rx_data[0]
.sym 9457 io_ctrl_ins.led1_state_SB_DFFE_Q_E
.sym 9506 w_rx_data[0]
.sym 9509 io_ctrl_ins.led1_state_SB_DFFE_Q_E
.sym 9510 r_counter[0]_$glb_clk
.sym 9512 w_rx_data[7]
.sym 9515 io_ctrl_ins.led1_state_SB_DFFE_Q_E
.sym 9516 w_rx_data[2]
.sym 9517 w_rx_data[6]
.sym 9518 w_rx_data[5]
.sym 9519 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 9526 w_tx_data_io[4]
.sym 9529 spi_if_ins.w_rx_data[0]
.sym 9539 w_tx_data_io[3]
.sym 9540 w_tx_data_io[2]
.sym 9544 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 9554 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 9555 w_fetch
.sym 9557 io_ctrl_ins.pmod_dir_state[0]
.sym 9560 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 9563 w_cs[2]
.sym 9565 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 9569 io_ctrl_ins.mixer_en_state
.sym 9571 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 9580 w_rx_data[0]
.sym 9581 w_rx_data[2]
.sym 9584 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 9592 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 9593 io_ctrl_ins.pmod_dir_state[0]
.sym 9594 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 9595 io_ctrl_ins.mixer_en_state
.sym 9604 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 9605 w_fetch
.sym 9606 w_cs[2]
.sym 9607 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 9619 w_rx_data[0]
.sym 9628 w_rx_data[2]
.sym 9632 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 9633 r_counter[0]_$glb_clk
.sym 9635 io_ctrl_ins.mixer_en_state
.sym 9636 o_shdn_tx_lna$SB_IO_OUT
.sym 9637 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 9638 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 9639 o_shdn_rx_lna$SB_IO_OUT
.sym 9640 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 9641 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[2]
.sym 9642 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 9649 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 9651 io_ctrl_ins.mixer_en_state_SB_LUT4_I0_O[3]
.sym 9653 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 9654 w_rx_data[7]
.sym 9657 spi_if_ins.w_rx_data[5]
.sym 9660 w_tx_data_io[1]
.sym 9662 io_ctrl_ins.o_pmod[1]
.sym 9663 w_rx_data[2]
.sym 9665 w_rx_data[6]
.sym 9678 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 9686 w_rx_data[0]
.sym 9688 w_rx_data[2]
.sym 9690 w_rx_data[1]
.sym 9710 w_rx_data[0]
.sym 9722 w_rx_data[1]
.sym 9753 w_rx_data[2]
.sym 9755 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 9756 r_counter[0]_$glb_clk
.sym 9758 io_ctrl_ins.rf_mode[1]
.sym 9759 io_ctrl_ins.debug_mode[1]
.sym 9760 io_ctrl_ins.rf_mode[2]
.sym 9761 io_ctrl_ins.rf_mode[0]
.sym 9762 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 9764 io_ctrl_ins.debug_mode[0]
.sym 9765 w_rx_data[1]
.sym 9770 io_ctrl_ins.led1_state_SB_DFFE_Q_E
.sym 9774 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 9775 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 9776 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 9784 io_ctrl_ins.o_pmod[4]
.sym 9786 o_shdn_rx_lna$SB_IO_OUT
.sym 9800 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 9801 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 9804 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 9805 io_ctrl_ins.o_pmod[2]
.sym 9806 o_led1$SB_IO_OUT
.sym 9808 o_shdn_tx_lna$SB_IO_OUT
.sym 9810 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 9812 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 9813 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 9814 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 9818 io_ctrl_ins.rf_mode[0]
.sym 9819 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 9821 io_ctrl_ins.pmod_dir_state[2]
.sym 9822 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 9824 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 9826 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 9829 o_ldo_2v8_en$SB_IO_OUT
.sym 9838 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 9839 o_shdn_tx_lna$SB_IO_OUT
.sym 9840 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 9841 io_ctrl_ins.pmod_dir_state[2]
.sym 9844 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 9845 o_ldo_2v8_en$SB_IO_OUT
.sym 9846 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 9847 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 9850 io_ctrl_ins.rf_mode[0]
.sym 9851 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 9852 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 9853 io_ctrl_ins.o_pmod[2]
.sym 9868 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 9869 o_led1$SB_IO_OUT
.sym 9870 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 9871 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 9878 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 9879 r_counter[0]_$glb_clk
.sym 9880 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 9881 io_ctrl_ins.o_pmod[7]
.sym 9882 io_ctrl_ins.o_pmod[1]
.sym 9883 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 9884 io_ctrl_ins.o_pmod[6]
.sym 9885 io_ctrl_ins.o_pmod[5]
.sym 9886 io_ctrl_ins.o_pmod[3]
.sym 9887 io_ctrl_ins.pmod_dir_state[2]
.sym 9888 io_ctrl_ins.o_pmod[4]
.sym 9893 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 9895 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 9896 io_ctrl_ins.rf_mode[0]
.sym 9904 io_ctrl_ins.rf_mode[2]
.sym 9933 io_ctrl_ins.led1_state_SB_DFFE_Q_E
.sym 9937 w_rx_data[1]
.sym 9998 w_rx_data[1]
.sym 10001 io_ctrl_ins.led1_state_SB_DFFE_Q_E
.sym 10002 r_counter[0]_$glb_clk
.sym 10019 io_ctrl_ins.o_pmod[6]
.sym 10056 io_ctrl_ins.led1_state_SB_DFFE_Q_E
.sym 10058 o_shdn_rx_lna$SB_IO_OUT
.sym 10074 w_rx_data[2]
.sym 10097 o_shdn_rx_lna$SB_IO_OUT
.sym 10123 w_rx_data[2]
.sym 10124 io_ctrl_ins.led1_state_SB_DFFE_Q_E
.sym 10125 r_counter[0]_$glb_clk
.sym 10156 w_rx_data[2]
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10192 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 $PACKER_GND_NET
.sym 10204 $PACKER_GND_NET
.sym 10211 $PACKER_GND_NET
.sym 10219 $PACKER_GND_NET
.sym 10258 $PACKER_GND_NET
.sym 10413 $PACKER_GND_NET
.sym 10546 $PACKER_GND_NET
.sym 11005 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 11038 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 11040 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11129 spi_if_ins.r_tx_data_valid
.sym 11151 io_pmod[6]$SB_IO_OUT
.sym 11157 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 11160 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 11163 w_tx_data_io[6]
.sym 11169 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 11174 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11177 spi_if_ins.state_if[1]
.sym 11181 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 11182 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 11188 spi_if_ins.state_if[0]
.sym 11196 w_tx_data_sys_SB_DFFE_Q_E
.sym 11200 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11202 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11203 spi_if_ins.state_if[1]
.sym 11205 spi_if_ins.state_if[0]
.sym 11220 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 11238 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 11239 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11240 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 11248 w_tx_data_sys_SB_DFFE_Q_E
.sym 11249 r_counter[0]_$glb_clk
.sym 11252 r_tx_data[6]
.sym 11257 spi_if_ins.r_tx_byte[7]
.sym 11262 w_rx_data[7]
.sym 11277 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11278 w_tx_data_sys
.sym 11283 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11292 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 11295 spi_if_ins.state_if[0]
.sym 11297 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11307 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11308 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 11310 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11316 spi_if_ins.state_if[1]
.sym 11317 r_tx_data[6]
.sym 11325 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 11326 spi_if_ins.state_if[0]
.sym 11327 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11328 spi_if_ins.state_if[1]
.sym 11337 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 11339 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 11344 r_tx_data[6]
.sym 11355 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11356 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11358 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 11371 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11372 r_counter[0]_$glb_clk
.sym 11374 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 11375 spi_if_ins.r_tx_byte[6]
.sym 11376 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 11377 w_tx_data_sys_SB_LUT4_I0_I2[0]
.sym 11378 $PACKER_VCC_NET
.sym 11379 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11380 r_tx_data[0]
.sym 11381 w_tx_data_sys_SB_LUT4_I0_I2[2]
.sym 11386 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11388 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11398 w_tx_data_io[0]
.sym 11399 w_tx_data_smi[0]
.sym 11401 spi_if_ins.w_rx_data[4]
.sym 11406 w_rx_data[2]
.sym 11416 r_tx_data[2]
.sym 11417 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11419 r_tx_data[1]
.sym 11425 r_tx_data[7]
.sym 11428 r_tx_data[4]
.sym 11429 r_tx_data[5]
.sym 11430 r_tx_data[3]
.sym 11436 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11445 r_tx_data[0]
.sym 11449 r_tx_data[0]
.sym 11456 r_tx_data[2]
.sym 11461 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11467 r_tx_data[3]
.sym 11475 r_tx_data[7]
.sym 11480 r_tx_data[5]
.sym 11484 r_tx_data[1]
.sym 11493 r_tx_data[4]
.sym 11494 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11495 r_counter[0]_$glb_clk
.sym 11497 w_ioc[3]
.sym 11498 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 11499 w_cs[0]
.sym 11500 spi_if_ins.r_tx_byte[7]
.sym 11501 w_ioc[0]
.sym 11502 w_ioc[2]
.sym 11503 w_ioc[1]
.sym 11504 w_ioc[4]
.sym 11509 spi_if_ins.r_tx_byte[0]
.sym 11511 spi_if_ins.r_tx_byte[5]
.sym 11513 spi_if_ins.r_tx_byte[2]
.sym 11517 spi_if_ins.r_tx_byte[3]
.sym 11520 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 11521 w_cs[1]
.sym 11525 $PACKER_VCC_NET
.sym 11526 w_ioc[1]
.sym 11527 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11530 spi_if_ins.spi.r_rx_byte[6]
.sym 11540 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11541 w_tx_data_io[7]
.sym 11543 w_tx_data_io[1]
.sym 11544 w_tx_data_smi[1]
.sym 11545 w_tx_data_io[4]
.sym 11546 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 11548 w_tx_data_io[5]
.sym 11549 w_tx_data_sys_SB_LUT4_I0_I2[0]
.sym 11553 w_tx_data_sys_SB_LUT4_I0_I2[2]
.sym 11558 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 11561 w_tx_data_io[3]
.sym 11562 w_tx_data_io[2]
.sym 11563 w_fetch
.sym 11564 w_cs[0]
.sym 11568 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 11569 w_ioc[4]
.sym 11578 w_tx_data_sys_SB_LUT4_I0_I2[0]
.sym 11579 w_tx_data_io[2]
.sym 11580 w_tx_data_sys_SB_LUT4_I0_I2[2]
.sym 11583 w_tx_data_sys_SB_LUT4_I0_I2[2]
.sym 11584 w_tx_data_io[7]
.sym 11585 w_tx_data_sys_SB_LUT4_I0_I2[0]
.sym 11589 w_cs[0]
.sym 11590 w_ioc[4]
.sym 11591 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 11592 w_fetch
.sym 11595 w_tx_data_smi[1]
.sym 11596 w_tx_data_io[1]
.sym 11597 w_tx_data_sys_SB_LUT4_I0_I2[0]
.sym 11598 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 11601 w_tx_data_io[4]
.sym 11602 w_tx_data_sys_SB_LUT4_I0_I2[0]
.sym 11607 w_tx_data_sys_SB_LUT4_I0_I2[2]
.sym 11608 w_tx_data_io[5]
.sym 11609 w_tx_data_sys_SB_LUT4_I0_I2[0]
.sym 11613 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 11614 w_tx_data_sys_SB_LUT4_I0_I2[0]
.sym 11615 w_tx_data_io[3]
.sym 11616 w_tx_data_smi[1]
.sym 11617 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11618 i_glob_clock$SB_IO_IN_$glb_clk
.sym 11619 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 11621 spi_if_ins.w_rx_data[6]
.sym 11622 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11623 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 11624 spi_if_ins.w_rx_data[3]
.sym 11625 spi_if_ins.w_rx_data[1]
.sym 11626 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 11627 spi_if_ins.w_rx_data[2]
.sym 11639 w_tx_data_io[1]
.sym 11644 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 11645 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[2]
.sym 11646 w_fetch
.sym 11647 w_load
.sym 11648 w_ioc[0]
.sym 11650 w_ioc[2]
.sym 11651 o_shdn_tx_lna$SB_IO_OUT
.sym 11655 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 11666 spi_if_ins.w_rx_data[5]
.sym 11667 w_ioc[1]
.sym 11672 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11676 w_ioc[4]
.sym 11681 io_ctrl_ins.led1_state_SB_DFFE_Q_E
.sym 11684 spi_if_ins.w_rx_data[2]
.sym 11686 spi_if_ins.w_rx_data[6]
.sym 11687 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11695 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11713 io_ctrl_ins.led1_state_SB_DFFE_Q_E
.sym 11721 spi_if_ins.w_rx_data[2]
.sym 11727 spi_if_ins.w_rx_data[6]
.sym 11733 spi_if_ins.w_rx_data[5]
.sym 11737 w_ioc[1]
.sym 11739 w_ioc[4]
.sym 11740 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11741 r_counter[0]_$glb_clk
.sym 11743 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 11744 w_rx_data[4]
.sym 11745 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 11746 w_rx_data[1]
.sym 11747 io_ctrl_ins.led1_state_SB_DFFE_Q_E
.sym 11748 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 11749 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 11750 w_rx_data[3]
.sym 11756 w_tx_data_io[7]
.sym 11759 w_tx_data_io[5]
.sym 11765 o_led0$SB_IO_OUT
.sym 11772 io_ctrl_ins.rf_mode[1]
.sym 11773 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 11774 w_rx_data[6]
.sym 11776 w_rx_data[5]
.sym 11777 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 11778 w_rx_data[4]
.sym 11784 io_ctrl_ins.rf_mode[1]
.sym 11786 io_ctrl_ins.rf_mode[2]
.sym 11787 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 11791 io_ctrl_ins.rf_pin_state[2]
.sym 11792 io_ctrl_ins.rf_pin_state[0]
.sym 11793 io_ctrl_ins.debug_mode[1]
.sym 11794 io_ctrl_ins.rf_pin_state[1]
.sym 11798 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 11802 io_ctrl_ins.o_pmod[1]
.sym 11806 io_ctrl_ins.o_pmod[4]
.sym 11808 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 11811 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 11812 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 11813 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 11817 io_ctrl_ins.rf_mode[1]
.sym 11818 io_ctrl_ins.rf_pin_state[0]
.sym 11819 io_ctrl_ins.rf_mode[2]
.sym 11820 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 11823 io_ctrl_ins.rf_pin_state[2]
.sym 11824 io_ctrl_ins.rf_mode[1]
.sym 11825 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 11826 io_ctrl_ins.rf_mode[2]
.sym 11829 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 11835 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 11842 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 11843 io_ctrl_ins.rf_mode[1]
.sym 11844 io_ctrl_ins.rf_pin_state[1]
.sym 11847 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 11849 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 11853 io_ctrl_ins.o_pmod[4]
.sym 11854 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 11855 io_ctrl_ins.rf_mode[2]
.sym 11856 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 11859 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 11860 io_ctrl_ins.o_pmod[1]
.sym 11861 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 11862 io_ctrl_ins.debug_mode[1]
.sym 11863 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 11864 r_counter[0]_$glb_clk
.sym 11866 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 11867 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 11868 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 11869 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 11870 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 11871 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 11872 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 11873 io_ctrl_ins.pmod_dir_state[0]
.sym 11880 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 11886 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11892 w_rx_data[1]
.sym 11894 io_ctrl_ins.debug_mode[0]
.sym 11895 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 11898 w_rx_data[2]
.sym 11900 w_rx_data[3]
.sym 11907 w_rx_data[2]
.sym 11911 o_shdn_rx_lna$SB_IO_OUT
.sym 11914 w_rx_data[3]
.sym 11916 w_rx_data[4]
.sym 11918 w_rx_data[1]
.sym 11920 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 11921 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 11925 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 11931 io_ctrl_ins.pmod_dir_state[1]
.sym 11933 w_rx_data[0]
.sym 11941 w_rx_data[3]
.sym 11949 w_rx_data[1]
.sym 11954 w_rx_data[4]
.sym 11959 w_rx_data[2]
.sym 11964 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 11965 io_ctrl_ins.pmod_dir_state[1]
.sym 11966 o_shdn_rx_lna$SB_IO_OUT
.sym 11967 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 11977 w_rx_data[0]
.sym 11983 w_rx_data[1]
.sym 11986 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 11987 r_counter[0]_$glb_clk
.sym 11989 io_ctrl_ins.pmod_dir_state[1]
.sym 11991 io_ctrl_ins.pmod_dir_state[6]
.sym 11993 io_ctrl_ins.pmod_dir_state[4]
.sym 11994 io_ctrl_ins.pmod_dir_state[5]
.sym 11995 io_ctrl_ins.pmod_dir_state[7]
.sym 11996 io_ctrl_ins.pmod_dir_state[3]
.sym 12004 i_config[1]$SB_IO_IN
.sym 12005 w_tx_data_io[3]
.sym 12044 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 12045 w_rx_data[6]
.sym 12046 w_rx_data[5]
.sym 12048 w_rx_data[4]
.sym 12049 w_rx_data[7]
.sym 12052 w_rx_data[1]
.sym 12057 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 12060 w_rx_data[3]
.sym 12061 io_ctrl_ins.pmod_dir_state[2]
.sym 12064 w_rx_data[7]
.sym 12072 w_rx_data[1]
.sym 12076 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 12082 w_rx_data[6]
.sym 12087 w_rx_data[5]
.sym 12095 w_rx_data[3]
.sym 12099 io_ctrl_ins.pmod_dir_state[2]
.sym 12106 w_rx_data[4]
.sym 12109 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 12110 r_counter[0]_$glb_clk
.sym 12119 io_ctrl_ins.pmod_dir_state[2]
.sym 12124 io_ctrl_ins.o_pmod[7]
.sym 12134 io_ctrl_ins.o_pmod[5]
.sym 12143 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 12313 $PACKER_GND_NET
.sym 12327 $PACKER_GND_NET
.sym 12367 i_sck$SB_IO_IN
.sym 12485 $PACKER_GND_NET
.sym 12883 $PACKER_GND_NET
.sym 12900 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13020 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13026 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13146 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13149 o_miso_$_TBUF__Y_E
.sym 13172 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13191 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13235 r_counter[0]_$glb_clk
.sym 13238 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 13240 int_miso
.sym 13272 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 13278 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13291 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13296 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13318 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13357 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13358 r_counter[0]_$glb_clk
.sym 13359 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13360 w_cs[3]
.sym 13361 w_cs[1]
.sym 13362 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 13363 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 13364 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 13365 w_cs[2]
.sym 13366 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 13367 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 13371 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 13395 w_cs[1]
.sym 13403 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13405 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13408 w_tx_data_io[6]
.sym 13412 w_tx_data_sys_SB_LUT4_I0_I2[0]
.sym 13421 spi_if_ins.r_tx_byte[7]
.sym 13440 w_tx_data_io[6]
.sym 13441 w_tx_data_sys_SB_LUT4_I0_I2[0]
.sym 13472 spi_if_ins.r_tx_byte[7]
.sym 13480 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13481 i_glob_clock$SB_IO_IN_$glb_clk
.sym 13482 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13483 spi_if_ins.spi.r_tx_byte[5]
.sym 13484 spi_if_ins.spi.r_tx_byte[0]
.sym 13485 spi_if_ins.spi.r_tx_byte[4]
.sym 13486 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 13487 spi_if_ins.spi.r_tx_byte[1]
.sym 13489 spi_if_ins.spi.r_tx_byte[3]
.sym 13490 spi_if_ins.spi.r_tx_byte[2]
.sym 13504 w_cs[1]
.sym 13507 spi_if_ins.spi.r_tx_byte[7]
.sym 13509 spi_if_ins.w_rx_data[6]
.sym 13511 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13513 w_cs[2]
.sym 13516 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 13518 i_mosi$SB_IO_IN
.sym 13524 w_cs[3]
.sym 13525 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 13526 w_cs[0]
.sym 13529 w_cs[2]
.sym 13532 w_cs[3]
.sym 13533 w_cs[1]
.sym 13534 w_cs[0]
.sym 13537 w_cs[2]
.sym 13539 w_tx_data_sys
.sym 13542 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13543 spi_if_ins.r_tx_byte[6]
.sym 13550 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13555 w_tx_data_sys_SB_LUT4_I0_I2[2]
.sym 13557 w_cs[3]
.sym 13558 w_cs[2]
.sym 13559 w_cs[1]
.sym 13560 w_cs[0]
.sym 13563 spi_if_ins.r_tx_byte[6]
.sym 13569 w_cs[3]
.sym 13570 w_cs[2]
.sym 13571 w_cs[1]
.sym 13572 w_cs[0]
.sym 13575 w_cs[0]
.sym 13576 w_cs[1]
.sym 13577 w_cs[3]
.sym 13578 w_cs[2]
.sym 13587 w_cs[2]
.sym 13588 w_cs[1]
.sym 13589 w_cs[3]
.sym 13590 w_cs[0]
.sym 13593 w_tx_data_sys_SB_LUT4_I0_I2[2]
.sym 13594 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 13595 w_tx_data_sys
.sym 13596 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13599 w_cs[0]
.sym 13600 w_cs[1]
.sym 13601 w_cs[3]
.sym 13602 w_cs[2]
.sym 13603 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13604 i_glob_clock$SB_IO_IN_$glb_clk
.sym 13606 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13609 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13610 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 13611 spi_if_ins.spi.r_tx_byte[6]
.sym 13612 spi_if_ins.spi.r_tx_byte[7]
.sym 13614 $PACKER_VCC_NET
.sym 13618 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 13624 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13625 w_tx_data_io[6]
.sym 13630 w_ioc[0]
.sym 13632 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13636 w_ioc[4]
.sym 13637 o_miso_$_TBUF__Y_E
.sym 13638 w_ioc[3]
.sym 13639 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13640 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 13650 w_tx_data_sys_SB_LUT4_I0_I2[0]
.sym 13651 w_tx_data_io[0]
.sym 13652 spi_if_ins.w_rx_data[1]
.sym 13654 spi_if_ins.w_rx_data[2]
.sym 13655 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13658 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13659 spi_if_ins.w_rx_data[3]
.sym 13660 w_tx_data_smi[0]
.sym 13662 spi_if_ins.w_rx_data[4]
.sym 13663 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13666 spi_if_ins.w_rx_data[0]
.sym 13667 spi_if_ins.r_tx_byte[7]
.sym 13681 spi_if_ins.w_rx_data[3]
.sym 13686 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13687 w_tx_data_smi[0]
.sym 13688 w_tx_data_sys_SB_LUT4_I0_I2[0]
.sym 13689 w_tx_data_io[0]
.sym 13694 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13701 spi_if_ins.r_tx_byte[7]
.sym 13705 spi_if_ins.w_rx_data[0]
.sym 13710 spi_if_ins.w_rx_data[2]
.sym 13719 spi_if_ins.w_rx_data[1]
.sym 13723 spi_if_ins.w_rx_data[4]
.sym 13726 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13727 r_counter[0]_$glb_clk
.sym 13729 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 13732 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 13733 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 13735 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 13736 io_ctrl_ins.mixer_en_state_SB_LUT4_I0_O[2]
.sym 13754 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 13757 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 13758 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 13761 spi_if_ins.w_rx_data[4]
.sym 13762 w_ioc[1]
.sym 13763 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 13764 w_ioc[4]
.sym 13770 w_ioc[3]
.sym 13774 w_ioc[0]
.sym 13775 w_ioc[2]
.sym 13777 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 13783 spi_if_ins.spi.r_rx_byte[6]
.sym 13788 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13790 spi_if_ins.spi.r_rx_byte[2]
.sym 13795 spi_if_ins.spi.r_rx_byte[7]
.sym 13796 spi_if_ins.spi.r_rx_byte[1]
.sym 13799 spi_if_ins.spi.r_rx_byte[3]
.sym 13810 spi_if_ins.spi.r_rx_byte[6]
.sym 13817 spi_if_ins.spi.r_rx_byte[7]
.sym 13821 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 13822 w_ioc[3]
.sym 13823 w_ioc[2]
.sym 13824 w_ioc[0]
.sym 13827 spi_if_ins.spi.r_rx_byte[3]
.sym 13835 spi_if_ins.spi.r_rx_byte[1]
.sym 13841 w_ioc[3]
.sym 13842 w_ioc[2]
.sym 13848 spi_if_ins.spi.r_rx_byte[2]
.sym 13849 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13850 r_counter[0]_$glb_clk
.sym 13852 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 13853 spi_if_ins.spi.r_rx_byte[7]
.sym 13854 spi_if_ins.spi.r_rx_byte[1]
.sym 13855 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 13856 spi_if_ins.spi.r_rx_byte[2]
.sym 13857 spi_if_ins.spi.r_rx_byte[3]
.sym 13858 i_button_SB_LUT4_I1_O[0]
.sym 13859 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 13866 io_ctrl_ins.debug_mode[0]
.sym 13867 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 13871 io_ctrl_ins.o_pmod[0]
.sym 13874 w_tx_data_io[0]
.sym 13875 spi_if_ins.w_rx_data[4]
.sym 13876 io_ctrl_ins.led1_state_SB_DFFE_Q_E
.sym 13878 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 13879 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 13882 w_rx_data[3]
.sym 13883 w_cs[1]
.sym 13886 w_rx_data[4]
.sym 13895 w_ioc[2]
.sym 13896 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 13897 spi_if_ins.w_rx_data[3]
.sym 13898 spi_if_ins.w_rx_data[1]
.sym 13899 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 13900 w_load
.sym 13901 w_ioc[0]
.sym 13902 w_cs[1]
.sym 13904 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13905 w_ioc[1]
.sym 13907 w_fetch
.sym 13908 w_ioc[4]
.sym 13910 w_ioc[3]
.sym 13920 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 13921 spi_if_ins.w_rx_data[4]
.sym 13924 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 13926 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 13927 w_ioc[0]
.sym 13928 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 13932 spi_if_ins.w_rx_data[4]
.sym 13938 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 13939 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 13940 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 13946 spi_if_ins.w_rx_data[1]
.sym 13950 w_cs[1]
.sym 13951 w_fetch
.sym 13952 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 13953 w_load
.sym 13956 w_ioc[3]
.sym 13957 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 13958 w_ioc[0]
.sym 13959 w_ioc[2]
.sym 13962 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 13963 w_ioc[0]
.sym 13964 w_ioc[4]
.sym 13965 w_ioc[1]
.sym 13971 spi_if_ins.w_rx_data[3]
.sym 13972 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13973 r_counter[0]_$glb_clk
.sym 13975 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 13976 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[3]
.sym 13978 w_tx_data_io[4]
.sym 13979 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 13980 w_tx_data_io[3]
.sym 13981 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 13987 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 13988 i_button_SB_LUT4_I1_O[0]
.sym 13991 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 13997 spi_if_ins.spi.r_rx_byte[6]
.sym 13999 w_rx_data[7]
.sym 14000 io_ctrl_ins.pmod_dir_state[7]
.sym 14002 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 14005 io_ctrl_ins.pmod_dir_state[0]
.sym 14016 io_ctrl_ins.rf_mode[1]
.sym 14017 io_ctrl_ins.debug_mode[1]
.sym 14018 io_ctrl_ins.rf_mode[2]
.sym 14019 w_fetch
.sym 14022 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 14024 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 14026 w_load
.sym 14027 w_fetch
.sym 14029 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 14030 io_ctrl_ins.debug_mode[0]
.sym 14034 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 14039 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 14043 w_cs[1]
.sym 14045 io_ctrl_ins.o_pmod[3]
.sym 14047 w_rx_data[0]
.sym 14049 io_ctrl_ins.rf_mode[1]
.sym 14050 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 14051 io_ctrl_ins.o_pmod[3]
.sym 14052 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 14055 w_fetch
.sym 14056 w_cs[1]
.sym 14057 w_load
.sym 14058 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 14061 w_fetch
.sym 14062 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 14063 w_cs[1]
.sym 14064 w_load
.sym 14067 io_ctrl_ins.debug_mode[1]
.sym 14068 io_ctrl_ins.rf_mode[1]
.sym 14069 io_ctrl_ins.debug_mode[0]
.sym 14070 io_ctrl_ins.rf_mode[2]
.sym 14074 io_ctrl_ins.debug_mode[1]
.sym 14076 io_ctrl_ins.debug_mode[0]
.sym 14079 w_load
.sym 14080 w_fetch
.sym 14081 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 14082 w_cs[1]
.sym 14085 w_cs[1]
.sym 14086 w_fetch
.sym 14087 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 14088 w_load
.sym 14094 w_rx_data[0]
.sym 14095 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 14096 r_counter[0]_$glb_clk
.sym 14098 io_ctrl_ins.rf_pin_state[5]
.sym 14099 io_ctrl_ins.rf_pin_state[3]
.sym 14100 io_ctrl_ins.rf_pin_state[4]
.sym 14102 io_ctrl_ins.rf_pin_state[7]
.sym 14104 io_ctrl_ins.rf_pin_state[6]
.sym 14110 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[2]
.sym 14111 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 14121 i_config[0]$SB_IO_IN
.sym 14139 w_rx_data[5]
.sym 14145 w_rx_data[6]
.sym 14153 w_rx_data[1]
.sym 14154 w_rx_data[3]
.sym 14158 w_rx_data[4]
.sym 14159 w_rx_data[7]
.sym 14166 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 14173 w_rx_data[1]
.sym 14184 w_rx_data[6]
.sym 14199 w_rx_data[4]
.sym 14203 w_rx_data[5]
.sym 14208 w_rx_data[7]
.sym 14217 w_rx_data[3]
.sym 14218 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 14219 r_counter[0]_$glb_clk
.sym 14233 w_rx_data[6]
.sym 14235 io_ctrl_ins.rf_mode[1]
.sym 14236 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 14237 w_rx_data[5]
.sym 14239 o_tr_vc1$SB_IO_OUT
.sym 14242 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 14244 o_led1$SB_IO_OUT
.sym 14263 w_rx_data[2]
.sym 14264 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 14339 w_rx_data[2]
.sym 14341 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 14342 r_counter[0]_$glb_clk
.sym 14354 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 14386 o_ldo_2v8_en$SB_IO_OUT
.sym 14392 o_ldo_2v8_en$SB_IO_OUT
.sym 14412 o_ldo_2v8_en$SB_IO_OUT
.sym 14418 i_sck$SB_IO_IN
.sym 14419 $PACKER_GND_NET
.sym 14428 $PACKER_GND_NET
.sym 14440 i_sck$SB_IO_IN
.sym 14465 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 14878 $PACKER_GND_NET
.sym 15114 o_miso_$_TBUF__Y_E
.sym 15127 i_ss$SB_IO_IN
.sym 15128 i_sck$SB_IO_IN
.sym 15229 spi_if_ins.spi.SCKr[0]
.sym 15233 w_cs[1]
.sym 15244 io_pmod[5]$SB_IO_OUT
.sym 15348 spi_if_ins.spi.SCKr[1]
.sym 15350 spi_if_ins.spi.SCKr[2]
.sym 15353 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15369 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15371 $PACKER_VCC_NET
.sym 15372 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15375 $PACKER_GND_NET
.sym 15377 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15381 spi_if_ins.w_rx_data[5]
.sym 15388 spi_if_ins.r_tx_data_valid
.sym 15390 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 15397 i_ss$SB_IO_IN
.sym 15398 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15412 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15417 spi_if_ins.r_tx_byte[7]
.sym 15426 spi_if_ins.r_tx_data_valid
.sym 15428 i_ss$SB_IO_IN
.sym 15438 spi_if_ins.r_tx_byte[7]
.sym 15440 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 15441 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15466 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15467 r_counter[0]_$glb_clk
.sym 15471 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15472 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15473 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 15474 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 15475 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 15476 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15483 i_mosi$SB_IO_IN
.sym 15485 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15486 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15489 int_miso
.sym 15494 i_ss$SB_IO_IN
.sym 15503 spi_if_ins.spi.r_tx_byte[6]
.sym 15510 spi_if_ins.spi.r_tx_byte[6]
.sym 15511 spi_if_ins.spi.r_tx_byte[0]
.sym 15512 spi_if_ins.spi.r_tx_byte[4]
.sym 15514 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 15516 spi_if_ins.spi.r_tx_byte[3]
.sym 15517 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 15520 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 15521 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 15524 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 15525 spi_if_ins.spi.r_tx_byte[2]
.sym 15528 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 15529 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15530 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15532 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 15536 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15537 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15538 spi_if_ins.spi.r_tx_byte[7]
.sym 15540 spi_if_ins.w_rx_data[6]
.sym 15541 spi_if_ins.w_rx_data[5]
.sym 15544 spi_if_ins.w_rx_data[6]
.sym 15545 spi_if_ins.w_rx_data[5]
.sym 15549 spi_if_ins.w_rx_data[6]
.sym 15552 spi_if_ins.w_rx_data[5]
.sym 15555 spi_if_ins.spi.r_tx_byte[4]
.sym 15556 spi_if_ins.spi.r_tx_byte[0]
.sym 15558 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15561 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 15562 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 15563 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 15564 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 15567 spi_if_ins.spi.r_tx_byte[6]
.sym 15568 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15569 spi_if_ins.spi.r_tx_byte[2]
.sym 15570 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15573 spi_if_ins.w_rx_data[6]
.sym 15576 spi_if_ins.w_rx_data[5]
.sym 15579 spi_if_ins.spi.r_tx_byte[3]
.sym 15580 spi_if_ins.spi.r_tx_byte[7]
.sym 15581 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15582 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15585 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 15586 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 15587 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15588 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 15589 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 15590 r_counter[0]_$glb_clk
.sym 15591 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15594 spi_if_ins.spi.r_rx_bit_count[2]
.sym 15597 spi_if_ins.spi.r_rx_bit_count[0]
.sym 15599 spi_if_ins.spi.r_rx_bit_count[1]
.sym 15609 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15620 i_ss$SB_IO_IN
.sym 15635 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15637 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15641 spi_if_ins.spi.r_tx_byte[5]
.sym 15644 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15649 spi_if_ins.r_tx_byte[0]
.sym 15651 spi_if_ins.r_tx_byte[2]
.sym 15653 spi_if_ins.r_tx_byte[1]
.sym 15655 spi_if_ins.r_tx_byte[4]
.sym 15659 spi_if_ins.r_tx_byte[5]
.sym 15661 spi_if_ins.spi.r_tx_byte[1]
.sym 15663 spi_if_ins.r_tx_byte[3]
.sym 15669 spi_if_ins.r_tx_byte[5]
.sym 15675 spi_if_ins.r_tx_byte[0]
.sym 15680 spi_if_ins.r_tx_byte[4]
.sym 15684 spi_if_ins.spi.r_tx_byte[1]
.sym 15686 spi_if_ins.spi.r_tx_byte[5]
.sym 15687 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15692 spi_if_ins.r_tx_byte[1]
.sym 15705 spi_if_ins.r_tx_byte[3]
.sym 15709 spi_if_ins.r_tx_byte[2]
.sym 15712 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15713 r_counter[0]_$glb_clk
.sym 15714 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15718 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 15721 sys_ctrl_ins.reset_cmd
.sym 15733 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15750 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 15756 w_load
.sym 15758 w_cs[0]
.sym 15766 w_cs[0]
.sym 15767 spi_if_ins.r_tx_byte[7]
.sym 15769 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15773 spi_if_ins.w_rx_data[6]
.sym 15775 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 15779 w_fetch
.sym 15781 spi_if_ins.r_tx_byte[6]
.sym 15783 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15787 spi_if_ins.w_rx_data[5]
.sym 15790 spi_if_ins.w_rx_data[6]
.sym 15791 spi_if_ins.w_rx_data[5]
.sym 15807 w_fetch
.sym 15808 w_load
.sym 15809 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 15810 w_cs[0]
.sym 15816 w_cs[0]
.sym 15822 spi_if_ins.r_tx_byte[6]
.sym 15825 spi_if_ins.r_tx_byte[7]
.sym 15835 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15836 r_counter[0]_$glb_clk
.sym 15837 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15838 w_tx_data_io[0]
.sym 15840 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15850 w_load
.sym 15854 spi_if_ins.spi.r_rx_done
.sym 15858 o_led0$SB_IO_OUT
.sym 15865 w_fetch
.sym 15866 $PACKER_VCC_NET
.sym 15868 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 15872 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15873 spi_if_ins.w_rx_data[5]
.sym 15879 io_ctrl_ins.o_pmod[0]
.sym 15881 i_mosi$SB_IO_IN
.sym 15882 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 15887 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 15890 o_miso_$_TBUF__Y_E
.sym 15893 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 15894 io_ctrl_ins.debug_mode[0]
.sym 15895 w_ioc[3]
.sym 15902 w_ioc[4]
.sym 15903 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 15908 w_ioc[2]
.sym 15909 w_ioc[1]
.sym 15914 i_mosi$SB_IO_IN
.sym 15930 w_ioc[4]
.sym 15931 w_ioc[3]
.sym 15932 w_ioc[1]
.sym 15933 w_ioc[2]
.sym 15937 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 15949 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 15954 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 15955 io_ctrl_ins.o_pmod[0]
.sym 15956 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 15957 io_ctrl_ins.debug_mode[0]
.sym 15958 o_miso_$_TBUF__Y_E
.sym 15959 i_sck$SB_IO_IN_$glb_clk
.sym 15961 spi_if_ins.spi.r_rx_byte[6]
.sym 15962 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 15964 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 15965 spi_if_ins.spi.r_rx_byte[0]
.sym 15966 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 15967 spi_if_ins.spi.r_rx_byte[5]
.sym 15973 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 15977 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 15983 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 15985 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15986 o_rx_h_tx_l$SB_IO_OUT
.sym 15989 io_ctrl_ins.o_pmod[6]
.sym 15993 spi_if_ins.w_rx_data[0]
.sym 15994 i_config[3]$SB_IO_IN
.sym 15996 w_tx_data_io[4]
.sym 16002 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16004 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 16006 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 16007 w_ioc[1]
.sym 16009 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 16010 o_rx_h_tx_l$SB_IO_OUT
.sym 16011 w_ioc[0]
.sym 16012 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 16015 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 16016 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 16017 w_ioc[4]
.sym 16020 w_cs[1]
.sym 16025 w_fetch
.sym 16029 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 16031 io_ctrl_ins.pmod_dir_state[7]
.sym 16032 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 16033 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 16035 w_cs[1]
.sym 16036 w_fetch
.sym 16038 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 16042 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 16049 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16053 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 16054 w_ioc[4]
.sym 16055 w_ioc[1]
.sym 16056 w_ioc[0]
.sym 16062 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 16066 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 16071 io_ctrl_ins.pmod_dir_state[7]
.sym 16072 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 16073 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 16074 o_rx_h_tx_l$SB_IO_OUT
.sym 16080 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 16081 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 16082 i_sck$SB_IO_IN_$glb_clk
.sym 16086 spi_if_ins.w_rx_data[0]
.sym 16087 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 16089 spi_if_ins.w_rx_data[5]
.sym 16090 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 16091 i_button_SB_LUT4_I1_O[1]
.sym 16096 i_mosi$SB_IO_IN
.sym 16097 w_ioc[0]
.sym 16103 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 16111 spi_if_ins.w_rx_data[5]
.sym 16119 w_rx_data[7]
.sym 16125 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 16128 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 16130 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[2]
.sym 16131 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 16133 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 16136 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 16137 i_config[0]$SB_IO_IN
.sym 16138 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 16141 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 16144 o_tr_vc1_b$SB_IO_OUT
.sym 16145 o_tr_vc2$SB_IO_OUT
.sym 16146 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16147 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 16148 io_ctrl_ins.pmod_dir_state[3]
.sym 16150 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[3]
.sym 16151 io_ctrl_ins.pmod_dir_state[6]
.sym 16152 i_config[1]$SB_IO_IN
.sym 16153 io_ctrl_ins.pmod_dir_state[4]
.sym 16154 io_ctrl_ins.pmod_dir_state[5]
.sym 16155 o_tr_vc1$SB_IO_OUT
.sym 16158 o_tr_vc2$SB_IO_OUT
.sym 16159 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 16160 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 16161 io_ctrl_ins.pmod_dir_state[3]
.sym 16164 o_tr_vc1_b$SB_IO_OUT
.sym 16165 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 16166 io_ctrl_ins.pmod_dir_state[4]
.sym 16167 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 16176 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[2]
.sym 16177 i_config[1]$SB_IO_IN
.sym 16178 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 16179 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[3]
.sym 16182 io_ctrl_ins.pmod_dir_state[5]
.sym 16183 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 16184 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 16185 o_tr_vc1$SB_IO_OUT
.sym 16188 i_config[0]$SB_IO_IN
.sym 16189 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 16190 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 16191 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 16194 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 16195 io_ctrl_ins.pmod_dir_state[6]
.sym 16196 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 16197 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16204 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 16205 r_counter[0]_$glb_clk
.sym 16206 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 16207 o_rx_h_tx_l$SB_IO_OUT
.sym 16209 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16210 o_tr_vc1_b$SB_IO_OUT
.sym 16211 o_tr_vc2$SB_IO_OUT
.sym 16212 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16213 o_tr_vc1$SB_IO_OUT
.sym 16214 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16222 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 16225 spi_if_ins.w_rx_data[4]
.sym 16229 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 16250 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16251 w_rx_data[4]
.sym 16255 w_rx_data[3]
.sym 16261 w_rx_data[6]
.sym 16263 w_rx_data[5]
.sym 16279 w_rx_data[7]
.sym 16283 w_rx_data[5]
.sym 16287 w_rx_data[3]
.sym 16296 w_rx_data[4]
.sym 16307 w_rx_data[7]
.sym 16319 w_rx_data[6]
.sym 16327 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16328 r_counter[0]_$glb_clk
.sym 16354 i_button$SB_IO_IN
.sym 16355 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 16357 io_ctrl_ins.rf_mode[2]
.sym 16364 io_ctrl_ins.rf_mode[0]
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16474 i_config[3]$SB_IO_IN
.sym 16867 o_miso_$_TBUF__Y_E
.sym 16994 i_ss$SB_IO_IN
.sym 17087 o_miso_$_TBUF__Y_E
.sym 17102 i_ss$SB_IO_IN
.sym 17105 i_sck$SB_IO_IN
.sym 17367 o_miso_$_TBUF__Y_E
.sym 17373 i_sck$SB_IO_IN
.sym 17442 i_sck$SB_IO_IN
.sym 17453 r_counter[0]_$glb_clk
.sym 17467 i_ss$SB_IO_IN
.sym 17473 io_pmod[7]$SB_IO_OUT
.sym 17497 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17500 spi_if_ins.spi.SCKr[2]
.sym 17502 spi_if_ins.spi.SCKr[0]
.sym 17514 spi_if_ins.spi.SCKr[1]
.sym 17541 spi_if_ins.spi.SCKr[0]
.sym 17555 spi_if_ins.spi.SCKr[1]
.sym 17571 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17572 spi_if_ins.spi.SCKr[2]
.sym 17574 spi_if_ins.spi.SCKr[1]
.sym 17576 r_counter[0]_$glb_clk
.sym 17580 sys_ctrl_ins.reset_count[2]
.sym 17581 sys_ctrl_ins.reset_count[3]
.sym 17582 sys_ctrl_ins.reset_count[0]
.sym 17583 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 17584 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17585 sys_ctrl_ins.reset_count[1]
.sym 17622 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17623 spi_if_ins.spi.SCKr[2]
.sym 17624 $PACKER_VCC_NET
.sym 17625 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 17629 spi_if_ins.spi.SCKr[1]
.sym 17630 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17632 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17637 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17644 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17647 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17651 $nextpnr_ICESTORM_LC_2$O
.sym 17653 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17657 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17659 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 17660 $PACKER_VCC_NET
.sym 17664 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17665 $PACKER_VCC_NET
.sym 17667 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17672 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17676 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17677 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17678 spi_if_ins.spi.SCKr[2]
.sym 17679 spi_if_ins.spi.SCKr[1]
.sym 17683 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17688 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 17689 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17691 $PACKER_VCC_NET
.sym 17694 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17695 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17697 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 17698 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17699 r_counter[0]_$glb_clk
.sym 17700 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17701 io_pmod[0]$SB_IO_OUT
.sym 17708 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 17726 sys_ctrl_ins.reset_cmd
.sym 17749 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17755 i_ss$SB_IO_IN
.sym 17760 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17771 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17774 $nextpnr_ICESTORM_LC_1$O
.sym 17777 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17780 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 17783 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17787 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17790 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 17806 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17817 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17820 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17822 i_sck$SB_IO_IN_$glb_clk
.sym 17823 i_ss$SB_IO_IN
.sym 17824 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 17826 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17829 spi_if_ins.spi.r_rx_done
.sym 17838 $PACKER_GND_NET
.sym 17839 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17848 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 17850 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 17855 o_miso_$_TBUF__Y_E
.sym 17869 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 17876 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 17880 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 17889 $PACKER_VCC_NET
.sym 17917 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 17937 $PACKER_VCC_NET
.sym 17944 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 17945 r_counter[0]_$glb_clk
.sym 17946 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 17947 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17952 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17953 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17954 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17959 i_ss$SB_IO_IN
.sym 17967 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17990 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17993 i_ss$SB_IO_IN
.sym 17998 io_ctrl_ins.mixer_en_state_SB_LUT4_I0_O[3]
.sym 17999 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 18003 io_ctrl_ins.mixer_en_state_SB_LUT4_I0_O[2]
.sym 18007 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 18008 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 18017 o_led0$SB_IO_OUT
.sym 18021 io_ctrl_ins.mixer_en_state_SB_LUT4_I0_O[2]
.sym 18022 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 18023 o_led0$SB_IO_OUT
.sym 18024 io_ctrl_ins.mixer_en_state_SB_LUT4_I0_O[3]
.sym 18035 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 18036 i_ss$SB_IO_IN
.sym 18067 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 18068 r_counter[0]_$glb_clk
.sym 18069 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 18072 w_tx_data_io[7]
.sym 18083 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 18086 io_ctrl_ins.mixer_en_state_SB_LUT4_I0_O[3]
.sym 18091 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18095 io_ctrl_ins.o_pmod[7]
.sym 18100 i_config[2]$SB_IO_IN
.sym 18103 io_ctrl_ins.o_pmod[5]
.sym 18111 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 18113 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 18115 w_ioc[0]
.sym 18116 i_mosi$SB_IO_IN
.sym 18119 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 18130 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 18141 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 18142 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 18147 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 18150 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 18151 w_ioc[0]
.sym 18152 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 18162 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 18169 i_mosi$SB_IO_IN
.sym 18175 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 18180 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 18190 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 18191 i_sck$SB_IO_IN_$glb_clk
.sym 18195 w_tx_data_io[6]
.sym 18198 w_tx_data_io[5]
.sym 18217 w_tx_data_io[7]
.sym 18220 w_tx_data_io[5]
.sym 18234 io_ctrl_ins.o_pmod[6]
.sym 18239 i_config[3]$SB_IO_IN
.sym 18243 i_button$SB_IO_IN
.sym 18245 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18246 spi_if_ins.spi.r_rx_byte[0]
.sym 18248 spi_if_ins.spi.r_rx_byte[5]
.sym 18255 io_ctrl_ins.o_pmod[7]
.sym 18257 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 18260 i_config[2]$SB_IO_IN
.sym 18261 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 18263 io_ctrl_ins.o_pmod[5]
.sym 18282 spi_if_ins.spi.r_rx_byte[0]
.sym 18285 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 18286 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 18287 i_config[2]$SB_IO_IN
.sym 18288 io_ctrl_ins.o_pmod[5]
.sym 18297 spi_if_ins.spi.r_rx_byte[5]
.sym 18303 io_ctrl_ins.o_pmod[6]
.sym 18304 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 18305 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 18306 i_config[3]$SB_IO_IN
.sym 18309 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 18310 i_button$SB_IO_IN
.sym 18311 io_ctrl_ins.o_pmod[7]
.sym 18312 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 18313 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18314 r_counter[0]_$glb_clk
.sym 18329 i_button$SB_IO_IN
.sym 18337 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 18348 o_rx_h_tx_l$SB_IO_OUT
.sym 18359 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18361 io_ctrl_ins.rf_pin_state[7]
.sym 18363 io_ctrl_ins.rf_pin_state[6]
.sym 18365 io_ctrl_ins.rf_pin_state[5]
.sym 18366 io_ctrl_ins.rf_pin_state[3]
.sym 18367 io_ctrl_ins.rf_pin_state[4]
.sym 18372 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 18375 io_ctrl_ins.rf_mode[1]
.sym 18378 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 18383 io_ctrl_ins.rf_mode[1]
.sym 18384 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18387 io_ctrl_ins.rf_mode[0]
.sym 18388 io_ctrl_ins.rf_mode[2]
.sym 18390 io_ctrl_ins.rf_pin_state[7]
.sym 18392 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18393 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 18402 io_ctrl_ins.rf_mode[2]
.sym 18403 io_ctrl_ins.rf_mode[0]
.sym 18404 io_ctrl_ins.rf_mode[1]
.sym 18405 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 18408 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 18409 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 18410 io_ctrl_ins.rf_pin_state[4]
.sym 18411 io_ctrl_ins.rf_mode[1]
.sym 18414 io_ctrl_ins.rf_pin_state[3]
.sym 18415 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 18416 io_ctrl_ins.rf_mode[2]
.sym 18417 io_ctrl_ins.rf_mode[1]
.sym 18421 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18422 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 18423 io_ctrl_ins.rf_pin_state[6]
.sym 18426 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 18427 io_ctrl_ins.rf_pin_state[5]
.sym 18428 io_ctrl_ins.rf_mode[1]
.sym 18429 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 18434 io_ctrl_ins.rf_mode[0]
.sym 18435 io_ctrl_ins.rf_mode[2]
.sym 18436 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18437 r_counter[0]_$glb_clk
.sym 18453 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18459 o_tr_vc1_b$SB_IO_OUT
.sym 18467 i_config[1]$SB_IO_IN
.sym 18468 o_tr_vc2$SB_IO_OUT
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18587 i_config[2]$SB_IO_IN
.sym 18636 $PACKER_GND_NET
.sym 18645 $PACKER_GND_NET
.sym 18693 $PACKER_GND_NET
.sym 18825 $PACKER_GND_NET
.sym 18960 i_ss$SB_IO_IN
.sym 19238 i_ss$SB_IO_IN
.sym 19274 i_ss$SB_IO_IN
.sym 19586 io_pmod[6]$SB_IO_OUT
.sym 19588 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19729 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 19731 sys_ctrl_ins.reset_count[0]
.sym 19734 sys_ctrl_ins.reset_count[1]
.sym 19745 sys_ctrl_ins.reset_count[2]
.sym 19746 sys_ctrl_ins.reset_count[3]
.sym 19748 sys_ctrl_ins.reset_cmd
.sym 19749 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19756 sys_ctrl_ins.reset_cmd
.sym 19759 $nextpnr_ICESTORM_LC_3$O
.sym 19762 sys_ctrl_ins.reset_count[0]
.sym 19765 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19768 sys_ctrl_ins.reset_count[1]
.sym 19771 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 19772 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19774 sys_ctrl_ins.reset_count[2]
.sym 19775 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19778 sys_ctrl_ins.reset_count[3]
.sym 19779 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19781 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 19786 sys_ctrl_ins.reset_count[0]
.sym 19792 sys_ctrl_ins.reset_cmd
.sym 19793 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19796 sys_ctrl_ins.reset_count[0]
.sym 19797 sys_ctrl_ins.reset_count[3]
.sym 19798 sys_ctrl_ins.reset_count[2]
.sym 19799 sys_ctrl_ins.reset_count[1]
.sym 19802 sys_ctrl_ins.reset_count[1]
.sym 19803 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19805 sys_ctrl_ins.reset_count[0]
.sym 19806 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 19807 r_counter[0]_$glb_clk
.sym 19808 sys_ctrl_ins.reset_cmd
.sym 19823 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 19865 $PACKER_GND_NET
.sym 19872 sys_ctrl_ins.reset_cmd
.sym 19877 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 19879 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19883 $PACKER_GND_NET
.sym 19926 sys_ctrl_ins.reset_cmd
.sym 19929 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 19930 r_counter[0]_$glb_clk
.sym 19931 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19944 io_pmod[0]$SB_IO_OUT
.sym 19959 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19964 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 19975 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 19986 i_ss$SB_IO_IN
.sym 19991 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19994 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19999 spi_if_ins.spi.r_rx_bit_count[2]
.sym 20004 spi_if_ins.spi.r_rx_bit_count[1]
.sym 20006 spi_if_ins.spi.r_rx_bit_count[1]
.sym 20007 spi_if_ins.spi.r_rx_bit_count[0]
.sym 20009 spi_if_ins.spi.r_rx_bit_count[2]
.sym 20019 spi_if_ins.spi.r_rx_bit_count[2]
.sym 20020 spi_if_ins.spi.r_rx_bit_count[1]
.sym 20021 spi_if_ins.spi.r_rx_bit_count[0]
.sym 20039 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 20052 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 20053 i_sck$SB_IO_IN_$glb_clk
.sym 20054 i_ss$SB_IO_IN
.sym 20083 w_tx_data_io[6]
.sym 20101 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 20107 o_miso_$_TBUF__Y_E
.sym 20111 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 20112 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 20118 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 20131 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 20162 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 20168 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 20172 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 20175 o_miso_$_TBUF__Y_E
.sym 20176 i_sck$SB_IO_IN_$glb_clk
.sym 20230 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 20247 i_button_SB_LUT4_I1_O[0]
.sym 20248 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 20250 i_button_SB_LUT4_I1_O[1]
.sym 20266 i_button_SB_LUT4_I1_O[1]
.sym 20267 i_button_SB_LUT4_I1_O[0]
.sym 20298 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 20299 r_counter[0]_$glb_clk
.sym 20300 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 20314 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 20317 o_rx_h_tx_l$SB_IO_OUT
.sym 20330 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 20344 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 20345 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 20346 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 20356 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 20366 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 20370 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 20388 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 20390 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 20405 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 20407 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 20421 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 20422 r_counter[0]_$glb_clk
.sym 20423 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 20447 o_tr_vc2$SB_IO_OUT
.sym 20579 i_config[0]$SB_IO_IN
.sym 20672 i_config[0]$SB_IO_IN
.sym 20698 o_led1$SB_IO_OUT
.sym 20748 $PACKER_GND_NET
.sym 20764 $PACKER_GND_NET
.sym 20802 i_sck$SB_IO_IN
.sym 20842 i_mosi$SB_IO_IN
.sym 20900 o_miso_$_TBUF__Y_E
.sym 20935 i_mosi$SB_IO_IN
.sym 20939 int_miso
.sym 21043 o_miso_$_TBUF__Y_E
.sym 21239 $PACKER_GND_NET
.sym 21348 i_mosi$SB_IO_IN
.sym 21351 int_miso
.sym 21447 i_mosi$SB_IO_IN
.sym 21652 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 21659 spi_if_ins.spi.r_rx_done
.sym 21698 spi_if_ins.spi.r2_rx_done
.sym 21700 spi_if_ins.spi.r3_rx_done
.sym 21705 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 21804 spi_if_ins.spi.r_rx_byte[4]
.sym 21855 i_mosi$SB_IO_IN
.sym 21908 spi_if_ins.w_rx_data[4]
.sym 21961 spi_if_ins.w_rx_data[4]
.sym 22047 spi_if_ins.w_rx_data[4]
.sym 22068 o_led0$SB_IO_OUT
.sym 22361 o_tr_vc1$SB_IO_OUT
.sym 22465 o_led0$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22505 o_led1$SB_IO_OUT
.sym 22520 int_miso
.sym 22522 o_miso_$_TBUF__Y_E
.sym 22526 o_miso_$_TBUF__Y_E
.sym 22538 int_miso
.sym 22558 i_mosi$SB_IO_IN
.sym 22576 i_ss$SB_IO_IN
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22715 i_ss$SB_IO_IN
.sym 22729 i_sck$SB_IO_IN
.sym 22733 i_ss$SB_IO_IN
.sym 23105 i_ss$SB_IO_IN
.sym 23208 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23342 io_pmod[5]$SB_IO_OUT
.sym 23597 i_ss$SB_IO_IN
.sym 23696 $PACKER_VCC_NET
.sym 23714 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 23720 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23731 spi_if_ins.spi.r2_rx_done
.sym 23733 spi_if_ins.spi.r3_rx_done
.sym 23744 spi_if_ins.spi.r_rx_done
.sym 23764 spi_if_ins.spi.r_rx_done
.sym 23778 spi_if_ins.spi.r2_rx_done
.sym 23807 spi_if_ins.spi.r2_rx_done
.sym 23809 spi_if_ins.spi.r3_rx_done
.sym 23811 r_counter[0]_$glb_clk
.sym 23874 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 23881 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 23911 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 23933 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 23934 i_sck$SB_IO_IN_$glb_clk
.sym 23989 spi_if_ins.spi.r_rx_byte[4]
.sym 23995 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 24049 spi_if_ins.spi.r_rx_byte[4]
.sym 24056 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 24057 r_counter[0]_$glb_clk
.sym 24596 o_led0$SB_IO_OUT
.sym 24607 o_led0$SB_IO_OUT
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25726 io_pmod[7]$SB_IO_OUT
.sym 25878 i_glob_clock$SB_IO_IN
.sym 26096 $PACKER_VCC_NET
.sym 26163 $PACKER_VCC_NET
.sym 26958 o_rx_h_tx_l_b$SB_IO_OUT
.sym 26968 o_tr_vc1_b$SB_IO_OUT
.sym 27306 io_pmod[7]$SB_IO_OUT
.sym 27336 $PACKER_GND_NET
.sym 27370 io_pmod[5]$SB_IO_OUT
.sym 27373 io_pmod[7]$SB_IO_OUT
.sym 27381 io_pmod[5]$SB_IO_OUT
.sym 27384 io_pmod[7]$SB_IO_OUT
.sym 27400 $PACKER_GND_NET
.sym 27403 io_pmod[6]$SB_IO_OUT
.sym 27421 io_pmod[6]$SB_IO_OUT
.sym 27422 $PACKER_GND_NET
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27456 $PACKER_GND_NET
.sym 27460 $PACKER_VCC_NET
.sym 27475 $PACKER_VCC_NET
.sym 27516 io_pmod[0]$SB_IO_OUT
.sym 27519 $PACKER_VCC_NET
.sym 27522 $PACKER_GND_NET
.sym 27533 $PACKER_GND_NET
.sym 27534 $PACKER_VCC_NET
.sym 27545 o_tr_vc1$SB_IO_OUT
.sym 27549 io_pmod[0]$SB_IO_OUT
.sym 27552 $PACKER_GND_NET
.sym 27559 $PACKER_GND_NET
.sym 27560 io_pmod[0]$SB_IO_OUT
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27595 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27626 o_tr_vc2$SB_IO_OUT
.sym 27627 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27641 o_tr_vc1_b$SB_IO_OUT
.sym 27649 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27902 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 27914 w_lvds_rx_09_d1
.sym 27915 w_lvds_rx_09_d0
.sym 27916 lvds_rx_09_inst.r_state_if[1]
.sym 27917 lvds_rx_09_inst.r_state_if[0]
.sym 27918 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 27919 lvds_rx_09_inst.r_state_if[1]
.sym 27920 lvds_rx_09_inst.r_state_if[0]
.sym 27921 w_lvds_rx_09_d1
.sym 27922 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 27923 lvds_rx_09_inst.r_state_if[1]
.sym 27924 lvds_rx_09_inst.r_state_if[0]
.sym 27925 w_lvds_rx_09_d0
.sym 27928 lvds_rx_09_inst.r_state_if[1]
.sym 27929 lvds_rx_09_inst.r_state_if[0]
.sym 27932 lvds_rx_09_inst.r_state_if[1]
.sym 27933 lvds_rx_09_inst.r_state_if[0]
.sym 27941 r_counter[0]
.sym 27993 $PACKER_VCC_NET
.sym 28388 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 28389 io_pmod[5]$SB_IO_OUT
.sym 28400 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 28401 w_rx_09_fifo_data[0]
.sym 28412 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 28413 w_rx_09_fifo_data[1]
.sym 28420 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 28421 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 28422 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 28423 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 28424 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 28425 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 28426 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 28427 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 28428 lvds_rx_09_inst.r_state_if[0]
.sym 28429 lvds_rx_09_inst.r_state_if[1]
.sym 28430 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 28436 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 28437 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 28440 lvds_rx_09_inst.r_state_if[1]
.sym 28441 lvds_rx_09_inst.r_state_if[0]
.sym 28444 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 28445 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 28451 lvds_rx_09_inst.r_phase_count[0]
.sym 28455 lvds_rx_09_inst.r_phase_count[1]
.sym 28456 $PACKER_VCC_NET
.sym 28458 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 28459 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28460 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 28461 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28464 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28465 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 28469 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 28472 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 28473 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 28477 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 28478 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 28479 lvds_rx_09_inst.r_phase_count[1]
.sym 28480 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 28481 lvds_rx_09_inst.r_phase_count[0]
.sym 28486 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 28542 spi_if_ins.w_rx_data[0]
.sym 28549 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 28569 w_cs[2]
.sym 28574 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 28926 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28930 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 28931 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 28932 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28933 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 28942 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 28943 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 28944 spi_if_ins.state_if[0]
.sym 28945 spi_if_ins.state_if[1]
.sym 28951 spi_if_ins.state_if[1]
.sym 28952 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 28953 spi_if_ins.state_if[0]
.sym 28954 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 28955 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 28956 spi_if_ins.state_if[1]
.sym 28957 spi_if_ins.state_if[0]
.sym 28959 spi_if_ins.state_if[1]
.sym 28960 spi_if_ins.state_if[0]
.sym 28961 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 28970 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 28971 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 28972 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 28973 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 28974 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 28979 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 28980 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28981 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 28984 spi_if_ins.state_if[1]
.sym 28985 spi_if_ins.state_if[0]
.sym 29000 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29001 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29005 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 29021 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 29054 w_rx_data[0]
.sym 29062 io_ctrl_ins.mixer_en_state
.sym 29063 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 29064 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 29065 io_ctrl_ins.pmod_dir_state[0]
.sym 29070 w_fetch
.sym 29071 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 29072 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 29073 w_cs[2]
.sym 29078 w_rx_data[0]
.sym 29086 w_rx_data[2]
.sym 29090 w_rx_data[0]
.sym 29098 w_rx_data[1]
.sym 29118 w_rx_data[2]
.sym 29126 o_shdn_tx_lna$SB_IO_OUT
.sym 29127 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 29128 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 29129 io_ctrl_ins.pmod_dir_state[2]
.sym 29130 o_ldo_2v8_en$SB_IO_OUT
.sym 29131 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 29132 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 29133 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 29134 io_ctrl_ins.rf_mode[0]
.sym 29135 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 29136 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 29137 io_ctrl_ins.o_pmod[2]
.sym 29146 o_led1$SB_IO_OUT
.sym 29147 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 29148 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 29149 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 29182 w_rx_data[1]
.sym 29201 o_shdn_rx_lna$SB_IO_OUT
.sym 29214 w_rx_data[2]
.sym 29443 spi_if_ins.state_if[0]
.sym 29444 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29445 spi_if_ins.state_if[1]
.sym 29454 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 29467 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 29468 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 29469 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 29474 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29475 spi_if_ins.state_if[1]
.sym 29476 spi_if_ins.state_if[0]
.sym 29477 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 29484 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 29485 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 29486 r_tx_data[6]
.sym 29495 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29496 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29497 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 29506 r_tx_data[0]
.sym 29510 r_tx_data[2]
.sym 29517 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 29518 r_tx_data[3]
.sym 29522 r_tx_data[7]
.sym 29526 r_tx_data[5]
.sym 29530 r_tx_data[1]
.sym 29534 r_tx_data[4]
.sym 29543 w_tx_data_sys_SB_LUT4_I0_I2[0]
.sym 29544 w_tx_data_io[2]
.sym 29545 w_tx_data_sys_SB_LUT4_I0_I2[2]
.sym 29547 w_tx_data_sys_SB_LUT4_I0_I2[0]
.sym 29548 w_tx_data_io[7]
.sym 29549 w_tx_data_sys_SB_LUT4_I0_I2[2]
.sym 29550 w_ioc[4]
.sym 29551 w_cs[0]
.sym 29552 w_fetch
.sym 29553 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 29554 w_tx_data_smi[1]
.sym 29555 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 29556 w_tx_data_sys_SB_LUT4_I0_I2[0]
.sym 29557 w_tx_data_io[1]
.sym 29560 w_tx_data_sys_SB_LUT4_I0_I2[0]
.sym 29561 w_tx_data_io[4]
.sym 29563 w_tx_data_sys_SB_LUT4_I0_I2[0]
.sym 29564 w_tx_data_io[5]
.sym 29565 w_tx_data_sys_SB_LUT4_I0_I2[2]
.sym 29566 w_tx_data_smi[1]
.sym 29567 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 29568 w_tx_data_sys_SB_LUT4_I0_I2[0]
.sym 29569 w_tx_data_io[3]
.sym 29570 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 29585 io_ctrl_ins.led1_state_SB_DFFE_Q_E
.sym 29586 spi_if_ins.w_rx_data[2]
.sym 29590 spi_if_ins.w_rx_data[6]
.sym 29594 spi_if_ins.w_rx_data[5]
.sym 29600 w_ioc[1]
.sym 29601 w_ioc[4]
.sym 29602 io_ctrl_ins.rf_pin_state[0]
.sym 29603 io_ctrl_ins.rf_mode[2]
.sym 29604 io_ctrl_ins.rf_mode[1]
.sym 29605 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 29606 io_ctrl_ins.rf_mode[1]
.sym 29607 io_ctrl_ins.rf_mode[2]
.sym 29608 io_ctrl_ins.rf_pin_state[2]
.sym 29609 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 29613 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 29617 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 29619 io_ctrl_ins.rf_pin_state[1]
.sym 29620 io_ctrl_ins.rf_mode[1]
.sym 29621 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 29624 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 29625 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 29626 io_ctrl_ins.rf_mode[2]
.sym 29627 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 29628 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 29629 io_ctrl_ins.o_pmod[4]
.sym 29630 io_ctrl_ins.debug_mode[1]
.sym 29631 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 29632 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 29633 io_ctrl_ins.o_pmod[1]
.sym 29634 w_rx_data[3]
.sym 29638 w_rx_data[1]
.sym 29642 w_rx_data[4]
.sym 29646 w_rx_data[2]
.sym 29650 o_shdn_rx_lna$SB_IO_OUT
.sym 29651 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 29652 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 29653 io_ctrl_ins.pmod_dir_state[1]
.sym 29658 w_rx_data[0]
.sym 29665 w_rx_data[1]
.sym 29666 w_rx_data[7]
.sym 29670 w_rx_data[1]
.sym 29677 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 29678 w_rx_data[6]
.sym 29682 w_rx_data[5]
.sym 29686 w_rx_data[3]
.sym 29693 io_ctrl_ins.pmod_dir_state[2]
.sym 29694 w_rx_data[4]
.sym 29922 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 29958 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 29992 w_tx_data_sys_SB_LUT4_I0_I2[0]
.sym 29993 w_tx_data_io[6]
.sym 30013 spi_if_ins.r_tx_byte[7]
.sym 30018 w_cs[0]
.sym 30019 w_cs[1]
.sym 30020 w_cs[3]
.sym 30021 w_cs[2]
.sym 30025 spi_if_ins.r_tx_byte[6]
.sym 30026 w_cs[2]
.sym 30027 w_cs[1]
.sym 30028 w_cs[3]
.sym 30029 w_cs[0]
.sym 30030 w_cs[0]
.sym 30031 w_cs[2]
.sym 30032 w_cs[3]
.sym 30033 w_cs[1]
.sym 30038 w_cs[0]
.sym 30039 w_cs[2]
.sym 30040 w_cs[1]
.sym 30041 w_cs[3]
.sym 30042 w_tx_data_sys
.sym 30043 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 30044 w_tx_data_sys_SB_LUT4_I0_I2[2]
.sym 30045 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 30046 w_cs[0]
.sym 30047 w_cs[2]
.sym 30048 w_cs[1]
.sym 30049 w_cs[3]
.sym 30050 spi_if_ins.w_rx_data[3]
.sym 30054 w_tx_data_smi[0]
.sym 30055 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30056 w_tx_data_sys_SB_LUT4_I0_I2[0]
.sym 30057 w_tx_data_io[0]
.sym 30058 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 30065 spi_if_ins.r_tx_byte[7]
.sym 30066 spi_if_ins.w_rx_data[0]
.sym 30070 spi_if_ins.w_rx_data[2]
.sym 30074 spi_if_ins.w_rx_data[1]
.sym 30078 spi_if_ins.w_rx_data[4]
.sym 30086 spi_if_ins.spi.r_rx_byte[6]
.sym 30090 spi_if_ins.spi.r_rx_byte[7]
.sym 30094 w_ioc[0]
.sym 30095 w_ioc[3]
.sym 30096 w_ioc[2]
.sym 30097 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 30098 spi_if_ins.spi.r_rx_byte[3]
.sym 30102 spi_if_ins.spi.r_rx_byte[1]
.sym 30108 w_ioc[2]
.sym 30109 w_ioc[3]
.sym 30110 spi_if_ins.spi.r_rx_byte[2]
.sym 30115 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 30116 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 30117 w_ioc[0]
.sym 30118 spi_if_ins.w_rx_data[4]
.sym 30123 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 30124 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 30125 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 30126 spi_if_ins.w_rx_data[1]
.sym 30130 w_fetch
.sym 30131 w_cs[1]
.sym 30132 w_load
.sym 30133 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 30134 w_ioc[3]
.sym 30135 w_ioc[0]
.sym 30136 w_ioc[2]
.sym 30137 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 30138 w_ioc[4]
.sym 30139 w_ioc[1]
.sym 30140 w_ioc[0]
.sym 30141 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 30142 spi_if_ins.w_rx_data[3]
.sym 30146 io_ctrl_ins.rf_mode[1]
.sym 30147 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 30148 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 30149 io_ctrl_ins.o_pmod[3]
.sym 30150 w_fetch
.sym 30151 w_cs[1]
.sym 30152 w_load
.sym 30153 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 30154 w_fetch
.sym 30155 w_cs[1]
.sym 30156 w_load
.sym 30157 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 30158 io_ctrl_ins.debug_mode[0]
.sym 30159 io_ctrl_ins.rf_mode[1]
.sym 30160 io_ctrl_ins.rf_mode[2]
.sym 30161 io_ctrl_ins.debug_mode[1]
.sym 30164 io_ctrl_ins.debug_mode[0]
.sym 30165 io_ctrl_ins.debug_mode[1]
.sym 30166 w_fetch
.sym 30167 w_cs[1]
.sym 30168 w_load
.sym 30169 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 30170 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 30171 w_fetch
.sym 30172 w_load
.sym 30173 w_cs[1]
.sym 30174 w_rx_data[0]
.sym 30178 w_rx_data[1]
.sym 30186 w_rx_data[6]
.sym 30194 w_rx_data[4]
.sym 30198 w_rx_data[5]
.sym 30202 w_rx_data[7]
.sym 30206 w_rx_data[3]
.sym 30238 w_rx_data[2]
.sym 30472 i_ss$SB_IO_IN
.sym 30473 spi_if_ins.r_tx_data_valid
.sym 30479 spi_if_ins.r_tx_byte[7]
.sym 30480 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 30481 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30500 spi_if_ins.w_rx_data[5]
.sym 30501 spi_if_ins.w_rx_data[6]
.sym 30504 spi_if_ins.w_rx_data[6]
.sym 30505 spi_if_ins.w_rx_data[5]
.sym 30507 spi_if_ins.spi.r_tx_byte[0]
.sym 30508 spi_if_ins.spi.r_tx_byte[4]
.sym 30509 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30510 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 30511 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 30512 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 30513 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 30514 spi_if_ins.spi.r_tx_byte[2]
.sym 30515 spi_if_ins.spi.r_tx_byte[6]
.sym 30516 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30517 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30520 spi_if_ins.w_rx_data[5]
.sym 30521 spi_if_ins.w_rx_data[6]
.sym 30522 spi_if_ins.spi.r_tx_byte[3]
.sym 30523 spi_if_ins.spi.r_tx_byte[7]
.sym 30524 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30525 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30526 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 30527 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 30528 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 30529 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30530 spi_if_ins.r_tx_byte[5]
.sym 30534 spi_if_ins.r_tx_byte[0]
.sym 30538 spi_if_ins.r_tx_byte[4]
.sym 30543 spi_if_ins.spi.r_tx_byte[1]
.sym 30544 spi_if_ins.spi.r_tx_byte[5]
.sym 30545 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30546 spi_if_ins.r_tx_byte[1]
.sym 30554 spi_if_ins.r_tx_byte[3]
.sym 30558 spi_if_ins.r_tx_byte[2]
.sym 30564 spi_if_ins.w_rx_data[5]
.sym 30565 spi_if_ins.w_rx_data[6]
.sym 30574 w_fetch
.sym 30575 w_load
.sym 30576 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 30577 w_cs[0]
.sym 30581 w_cs[0]
.sym 30582 spi_if_ins.r_tx_byte[6]
.sym 30586 spi_if_ins.r_tx_byte[7]
.sym 30594 i_mosi$SB_IO_IN
.sym 30606 w_ioc[4]
.sym 30607 w_ioc[3]
.sym 30608 w_ioc[1]
.sym 30609 w_ioc[2]
.sym 30610 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30618 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30622 io_ctrl_ins.debug_mode[0]
.sym 30623 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 30624 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 30625 io_ctrl_ins.o_pmod[0]
.sym 30627 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 30628 w_cs[1]
.sym 30629 w_fetch
.sym 30630 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 30634 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30638 w_ioc[0]
.sym 30639 w_ioc[4]
.sym 30640 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 30641 w_ioc[1]
.sym 30642 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30646 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30650 o_rx_h_tx_l$SB_IO_OUT
.sym 30651 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 30652 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 30653 io_ctrl_ins.pmod_dir_state[7]
.sym 30657 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 30658 o_tr_vc2$SB_IO_OUT
.sym 30659 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 30660 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 30661 io_ctrl_ins.pmod_dir_state[3]
.sym 30662 o_tr_vc1_b$SB_IO_OUT
.sym 30663 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 30664 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 30665 io_ctrl_ins.pmod_dir_state[4]
.sym 30670 i_config[1]$SB_IO_IN
.sym 30671 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 30672 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[2]
.sym 30673 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[3]
.sym 30674 o_tr_vc1$SB_IO_OUT
.sym 30675 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 30676 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 30677 io_ctrl_ins.pmod_dir_state[5]
.sym 30678 i_config[0]$SB_IO_IN
.sym 30679 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 30680 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 30681 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 30682 o_rx_h_tx_l_b$SB_IO_OUT
.sym 30683 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 30684 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 30685 io_ctrl_ins.pmod_dir_state[6]
.sym 30690 w_rx_data[5]
.sym 30694 w_rx_data[3]
.sym 30698 w_rx_data[4]
.sym 30706 w_rx_data[7]
.sym 30714 w_rx_data[6]
.sym 30970 i_sck$SB_IO_IN
.sym 30986 spi_if_ins.spi.SCKr[0]
.sym 30994 spi_if_ins.spi.SCKr[1]
.sym 31007 spi_if_ins.spi.SCKr[2]
.sym 31008 spi_if_ins.spi.SCKr[1]
.sym 31009 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31011 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31015 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 31016 $PACKER_VCC_NET
.sym 31019 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31020 $PACKER_VCC_NET
.sym 31021 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31025 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31026 spi_if_ins.spi.SCKr[2]
.sym 31027 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31028 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31029 spi_if_ins.spi.SCKr[1]
.sym 31033 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31035 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 31036 $PACKER_VCC_NET
.sym 31037 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31039 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 31040 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 31041 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31043 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31048 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31052 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31053 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 31065 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31072 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31073 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31089 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 31098 $PACKER_VCC_NET
.sym 31106 o_led0$SB_IO_OUT
.sym 31107 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 31108 io_ctrl_ins.mixer_en_state_SB_LUT4_I0_O[2]
.sym 31109 io_ctrl_ins.mixer_en_state_SB_LUT4_I0_O[3]
.sym 31116 i_ss$SB_IO_IN
.sym 31117 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31138 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31143 w_ioc[0]
.sym 31144 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[2]
.sym 31145 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 31153 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[2]
.sym 31154 i_mosi$SB_IO_IN
.sym 31161 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 31162 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31178 spi_if_ins.spi.r_rx_byte[0]
.sym 31182 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 31183 i_config[2]$SB_IO_IN
.sym 31184 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 31185 io_ctrl_ins.o_pmod[5]
.sym 31190 spi_if_ins.spi.r_rx_byte[5]
.sym 31194 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 31195 i_config[3]$SB_IO_IN
.sym 31196 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 31197 io_ctrl_ins.o_pmod[6]
.sym 31198 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[1]
.sym 31199 i_button$SB_IO_IN
.sym 31200 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 31201 io_ctrl_ins.o_pmod[7]
.sym 31203 io_ctrl_ins.rf_pin_state[7]
.sym 31204 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 31205 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31210 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 31211 io_ctrl_ins.rf_mode[0]
.sym 31212 io_ctrl_ins.rf_mode[2]
.sym 31213 io_ctrl_ins.rf_mode[1]
.sym 31214 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31215 io_ctrl_ins.rf_mode[1]
.sym 31216 io_ctrl_ins.rf_pin_state[4]
.sym 31217 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 31218 io_ctrl_ins.rf_pin_state[3]
.sym 31219 io_ctrl_ins.rf_mode[2]
.sym 31220 io_ctrl_ins.rf_mode[1]
.sym 31221 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 31223 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 31224 io_ctrl_ins.rf_pin_state[6]
.sym 31225 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31226 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31227 io_ctrl_ins.rf_mode[1]
.sym 31228 io_ctrl_ins.rf_pin_state[5]
.sym 31229 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 31232 io_ctrl_ins.rf_mode[0]
.sym 31233 io_ctrl_ins.rf_mode[2]
.sym 31401 i_ss$SB_IO_IN
.sym 31523 sys_ctrl_ins.reset_count[0]
.sym 31528 sys_ctrl_ins.reset_count[1]
.sym 31530 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31532 sys_ctrl_ins.reset_count[2]
.sym 31533 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31534 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31536 sys_ctrl_ins.reset_count[3]
.sym 31537 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 31541 sys_ctrl_ins.reset_count[0]
.sym 31544 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31545 sys_ctrl_ins.reset_cmd
.sym 31546 sys_ctrl_ins.reset_count[3]
.sym 31547 sys_ctrl_ins.reset_count[1]
.sym 31548 sys_ctrl_ins.reset_count[2]
.sym 31549 sys_ctrl_ins.reset_count[0]
.sym 31550 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31552 sys_ctrl_ins.reset_count[1]
.sym 31553 sys_ctrl_ins.reset_count[0]
.sym 31554 $PACKER_GND_NET
.sym 31585 sys_ctrl_ins.reset_cmd
.sym 31587 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31588 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31589 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31595 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31596 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31597 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31606 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31618 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31638 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31642 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31646 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31660 i_button_SB_LUT4_I1_O[0]
.sym 31661 i_button_SB_LUT4_I1_O[1]
.sym 31692 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 31693 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 31704 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 31705 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 32066 spi_if_ins.spi.r_rx_done
.sym 32074 spi_if_ins.spi.r2_rx_done
.sym 32096 spi_if_ins.spi.r3_rx_done
.sym 32097 spi_if_ins.spi.r2_rx_done
.sym 32114 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 32154 spi_if_ins.spi.r_rx_byte[4]
.sym 32605 $PACKER_VCC_NET
