ARM GAS  /tmp/ccRfEshT.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gpio.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/gpio.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_GPIO_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_GPIO_Init:
  28              	.LFB132:
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /tmp/ccRfEshT.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  29              		.loc 1 43 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  37 0002 8AB0     		sub	sp, sp, #40
  38              		.cfi_def_cfa_offset 48
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 45 3 view .LVU1
  40              		.loc 1 45 20 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 0594     		str	r4, [sp, #20]
  43 0008 0694     		str	r4, [sp, #24]
  44 000a 0794     		str	r4, [sp, #28]
  45 000c 0894     		str	r4, [sp, #32]
  46 000e 0994     		str	r4, [sp, #36]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  47              		.loc 1 48 3 is_stmt 1 view .LVU3
  48              	.LBB2:
  49              		.loc 1 48 3 view .LVU4
  50              		.loc 1 48 3 view .LVU5
  51 0010 254B     		ldr	r3, .L3
  52 0012 DA6C     		ldr	r2, [r3, #76]
  53 0014 42F00402 		orr	r2, r2, #4
  54 0018 DA64     		str	r2, [r3, #76]
  55              		.loc 1 48 3 view .LVU6
  56 001a DA6C     		ldr	r2, [r3, #76]
  57 001c 02F00402 		and	r2, r2, #4
  58 0020 0192     		str	r2, [sp, #4]
  59              		.loc 1 48 3 view .LVU7
  60 0022 019A     		ldr	r2, [sp, #4]
  61              	.LBE2:
  62              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  63              		.loc 1 49 3 view .LVU9
  64              	.LBB3:
  65              		.loc 1 49 3 view .LVU10
  66              		.loc 1 49 3 view .LVU11
ARM GAS  /tmp/ccRfEshT.s 			page 3


  67 0024 DA6C     		ldr	r2, [r3, #76]
  68 0026 42F02002 		orr	r2, r2, #32
  69 002a DA64     		str	r2, [r3, #76]
  70              		.loc 1 49 3 view .LVU12
  71 002c DA6C     		ldr	r2, [r3, #76]
  72 002e 02F02002 		and	r2, r2, #32
  73 0032 0292     		str	r2, [sp, #8]
  74              		.loc 1 49 3 view .LVU13
  75 0034 029A     		ldr	r2, [sp, #8]
  76              	.LBE3:
  77              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  78              		.loc 1 50 3 view .LVU15
  79              	.LBB4:
  80              		.loc 1 50 3 view .LVU16
  81              		.loc 1 50 3 view .LVU17
  82 0036 DA6C     		ldr	r2, [r3, #76]
  83 0038 42F00102 		orr	r2, r2, #1
  84 003c DA64     		str	r2, [r3, #76]
  85              		.loc 1 50 3 view .LVU18
  86 003e DA6C     		ldr	r2, [r3, #76]
  87 0040 02F00102 		and	r2, r2, #1
  88 0044 0392     		str	r2, [sp, #12]
  89              		.loc 1 50 3 view .LVU19
  90 0046 039A     		ldr	r2, [sp, #12]
  91              	.LBE4:
  92              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  93              		.loc 1 51 3 view .LVU21
  94              	.LBB5:
  95              		.loc 1 51 3 view .LVU22
  96              		.loc 1 51 3 view .LVU23
  97 0048 DA6C     		ldr	r2, [r3, #76]
  98 004a 42F00202 		orr	r2, r2, #2
  99 004e DA64     		str	r2, [r3, #76]
 100              		.loc 1 51 3 view .LVU24
 101 0050 DB6C     		ldr	r3, [r3, #76]
 102 0052 03F00203 		and	r3, r3, #2
 103 0056 0493     		str	r3, [sp, #16]
 104              		.loc 1 51 3 view .LVU25
 105 0058 049B     		ldr	r3, [sp, #16]
 106              	.LBE5:
 107              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c **** 
  53:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  54:Core/Src/gpio.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 108              		.loc 1 54 3 view .LVU27
 109 005a 2246     		mov	r2, r4
 110 005c 2021     		movs	r1, #32
 111 005e 4FF09040 		mov	r0, #1207959552
 112 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 113              	.LVL0:
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  57:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = B1_Pin;
 114              		.loc 1 57 3 view .LVU28
 115              		.loc 1 57 23 is_stmt 0 view .LVU29
ARM GAS  /tmp/ccRfEshT.s 			page 4


 116 0066 4FF40053 		mov	r3, #8192
 117 006a 0593     		str	r3, [sp, #20]
  58:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 118              		.loc 1 58 3 is_stmt 1 view .LVU30
 119              		.loc 1 58 24 is_stmt 0 view .LVU31
 120 006c 4FF48813 		mov	r3, #1114112
 121 0070 0693     		str	r3, [sp, #24]
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 122              		.loc 1 59 3 is_stmt 1 view .LVU32
 123              		.loc 1 59 24 is_stmt 0 view .LVU33
 124 0072 0794     		str	r4, [sp, #28]
  60:Core/Src/gpio.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 125              		.loc 1 60 3 is_stmt 1 view .LVU34
 126 0074 05A9     		add	r1, sp, #20
 127 0076 0D48     		ldr	r0, .L3+4
 128 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 129              	.LVL1:
  61:Core/Src/gpio.c **** 
  62:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  63:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 130              		.loc 1 63 3 view .LVU35
 131              		.loc 1 63 23 is_stmt 0 view .LVU36
 132 007c 2023     		movs	r3, #32
 133 007e 0593     		str	r3, [sp, #20]
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 134              		.loc 1 64 3 is_stmt 1 view .LVU37
 135              		.loc 1 64 24 is_stmt 0 view .LVU38
 136 0080 0123     		movs	r3, #1
 137 0082 0693     		str	r3, [sp, #24]
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 138              		.loc 1 65 3 is_stmt 1 view .LVU39
 139              		.loc 1 65 24 is_stmt 0 view .LVU40
 140 0084 0794     		str	r4, [sp, #28]
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 141              		.loc 1 66 3 is_stmt 1 view .LVU41
 142              		.loc 1 66 25 is_stmt 0 view .LVU42
 143 0086 0894     		str	r4, [sp, #32]
  67:Core/Src/gpio.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 144              		.loc 1 67 3 is_stmt 1 view .LVU43
 145 0088 05A9     		add	r1, sp, #20
 146 008a 4FF09040 		mov	r0, #1207959552
 147 008e FFF7FEFF 		bl	HAL_GPIO_Init
 148              	.LVL2:
  68:Core/Src/gpio.c **** 
  69:Core/Src/gpio.c ****   /* EXTI interrupt init*/
  70:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 149              		.loc 1 70 3 view .LVU44
 150 0092 2246     		mov	r2, r4
 151 0094 2146     		mov	r1, r4
 152 0096 2820     		movs	r0, #40
 153 0098 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 154              	.LVL3:
  71:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 155              		.loc 1 71 3 view .LVU45
 156 009c 2820     		movs	r0, #40
 157 009e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 158              	.LVL4:
ARM GAS  /tmp/ccRfEshT.s 			page 5


  72:Core/Src/gpio.c **** 
  73:Core/Src/gpio.c **** }
 159              		.loc 1 73 1 is_stmt 0 view .LVU46
 160 00a2 0AB0     		add	sp, sp, #40
 161              		.cfi_def_cfa_offset 8
 162              		@ sp needed
 163 00a4 10BD     		pop	{r4, pc}
 164              	.L4:
 165 00a6 00BF     		.align	2
 166              	.L3:
 167 00a8 00100240 		.word	1073876992
 168 00ac 00080048 		.word	1207961600
 169              		.cfi_endproc
 170              	.LFE132:
 172              		.text
 173              	.Letext0:
 174              		.file 2 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 175              		.file 3 "/home/matteo-tramontina/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 176              		.file 4 "/home/matteo-tramontina/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 177              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 178              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
ARM GAS  /tmp/ccRfEshT.s 			page 6


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
     /tmp/ccRfEshT.s:21     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccRfEshT.s:27     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccRfEshT.s:167    .text.MX_GPIO_Init:000000a8 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
