device {
	name = "ATtiny2313"
	prog_size = 0x0800
	eeprom_size = 0x0080
	ram_size = 0x0080
	ram_start = 0x0060
}

interrupts {
	RESET = 0x00            ; External Reset, Power-on Reset and Watchdog Reset
	INT0 = 0x01             ; External Interrupt Request 0
	INT1 = 0x02             ; External Interrupt Request 1
	TIMER1_CAPT = 0x03      ; Timer/Counter1 Capture Event
	TIMER1_COMPA = 0x04     ; Timer/Counter1 Compare Match A
	TIMER1_OVF = 0x05       ; Timer/Counter1 Overflow
	TIMER0_OVF = 0x06       ; Timer/Counter0 Overflow
	USART_RX = 0x07         ; USART, Rx Complete
	USART_UDRE = 0x08       ; USART Data Register Empty
	USART_TX = 0x09         ; USART, Tx Complete
	ANA_COMP = 0x0a         ; Analog Comparator
	PCINT = 0x0b            ; 
	TIMER1_COMPB = 0x0c     ; 
	TIMER0_COMPA = 0x0d     ; 
	TIMER0_COMPB = 0x0e     ; 
	USI_START = 0x0f        ; USI Start Condition
	USI_OVERFLOW = 0x10     ; USI Overflow
	EEPROM_Ready = 0x11     ; 
	WDT_OVERFLOW = 0x12     ; Watchdog Timer Overflow
}

registers {
	UCSRB(0x0a) {           ; USART Control and Status Register B
		TXB8 = 0                ; Transmit Data Bit 8
		RXB8 = 1                ; Receive Data Bit 8
		UCSZ2 = 2               ; Character Size
		TXEN = 3                ; Transmitter Enable
		RXEN = 4                ; Receiver Enable
		UDRIE = 5               ; USART Data register Empty Interrupt Enable
		TXCIE = 6               ; TX Complete Interrupt Enable
		RXCIE = 7               ; RX Complete Interrupt Enable
	}
	UCSRA(0x0b) {           ; USART Control and Status Register A
		MPCM = 0                ; Multi-processor Communication Mode
		U2X = 1                 ; Double the USART Transmission Speed
		UPE = 2                 ; USART Parity Error
		DOR = 3                 ; Data overRun
		FE = 4                  ; Framing Error
		UDRE = 5                ; USART Data Register Empty
		TXC = 6                 ; USART Transmitt Complete
		RXC = 7                 ; USART Receive Complete
	}
	DIDR(0x01)              ; Digital Input Disable Register 1
	UBRRH(0x02)             ; USART Baud Rate Register High Byte
	UCSRC(0x03) {           ; USART Control and Status Register C
		UCPOL = 0               ; Clock Polarity
		UCSZ0 = 1               ; Character Size Bits bit 0
		UCSZ1 = 2               ; Character Size Bits bit 1
		USBS = 3                ; Stop Bit Select
		UPM0 = 4                ; Parity Mode Bits bit 0
		UPM1 = 5                ; Parity Mode Bits bit 1
		UMSEL = 6               ; USART Mode Select
	}
	ACSR(0x08) {            ; Analog Comparator Control And Status Register
		ACIS0 = 0               ; Analog Comparator Interrupt Mode Select bits bit 0
		ACIS1 = 1               ; Analog Comparator Interrupt Mode Select bits bit 1
		ACIC = 2                ; 
		ACIE = 3                ; Analog Comparator Interrupt Enable
		ACI = 4                 ; Analog Comparator Interrupt Flag
		ACO = 5                 ; Analog Compare Output
		ACBG = 6                ; Analog Comparator Bandgap Select
		ACD = 7                 ; Analog Comparator Disable
	}
	UBRRL(0x09)             ; USART Baud Rate Register Low Byte
	UDR(0x0c)               ; USART I/O Data Register
	USICR(0x0d) {           ; USI Control Register
		USITC = 0               ; Toggle Clock Port Pin
		USICLK = 1              ; Clock Strobe
		USICS0 = 2              ; USI Clock Source Select Bits bit 0
		USICS1 = 3              ; USI Clock Source Select Bits bit 1
		USIWM0 = 4              ; USI Wire Mode Bits bit 0
		USIWM1 = 5              ; USI Wire Mode Bits bit 1
		USIOIE = 6              ; Counter Overflow Interrupt Enable
		USISIE = 7              ; Start Condition Interrupt Enable
	}
	USISR(0x0e) {           ; USI Status Register
		USICNT0 = 0             ; USI Counter Value Bits bit 0
		USICNT1 = 1             ; USI Counter Value Bits bit 1
		USICNT2 = 2             ; USI Counter Value Bits bit 2
		USICNT3 = 3             ; USI Counter Value Bits bit 3
		USIDC = 4               ; Data Output Collision
		USIPF = 5               ; Stop Condition Flag
		USIOIF = 6              ; Counter Overflow Interrupt Flag
		USISIF = 7              ; Start Condition Interrupt Flag
	}
	USIDR(0x0f)             ; USI Data Register
	PIND(0x10)              ; Input Pins, Port D
	DDRD(0x11)              ; Data Direction Register, Port D
	PORTD(0x12)             ; Data Register, Port D
	GPIOR0(0x13)            ; General Purpose I/O Register 0
	GPIOR1(0x14)            ; General Purpose I/O Register 1
	GPIOR2(0x15)            ; General Purpose I/O Register 2
	PINB(0x16)              ; Port B Input Pins
	DDRB(0x17)              ; Port B Data Direction Register
	PORTB(0x18)             ; Port B Data Register
	PINA(0x19)              ; Port A Input Pins
	DDRA(0x1a)              ; Port A Data Direction Register
	PORTA(0x1b)             ; Port A Data Register
	EECR(0x1c) {            ; EEPROM Control Register
		EERE = 0                ; EEPROM Read Enable
		EEPE = 1                ; EEPROM Write Enable
		EEMPE = 2               ; EEPROM Master Write Enable
		EERIE = 3               ; EEProm Ready Interrupt Enable
		EEPM0 = 4               ; 
		EEPM1 = 5               ; 
	}
	EEDR(0x1d)              ; EEPROM Data Register
	EEAR(0x1e)              ; EEPROM Read/Write Access
	PCMSK(0x20)             ; Pin-Change Mask register
	WDTCR(0x21) {           ; Watchdog Timer Control Register
		WDP0 = 0                ; Watchdog Timer Prescaler Bits bit 0
		WDP1 = 1                ; Watchdog Timer Prescaler Bits bit 1
		WDP2 = 2                ; Watchdog Timer Prescaler Bits bit 2
		WDE = 3                 ; Watch Dog Enable
		WDCE = 4                ; Watchdog Change Enable
		WDP3 = 5                ; Watchdog Timer Prescaler Bits bit 3
		WDIE = 6                ; Watchdog Timeout Interrupt Enable
		WDIF = 7                ; Watchdog Timeout Interrupt Flag
	}
	TCCR1C(0x22) {          ; Timer/Counter1 Control Register C
		FOC1B = 6               ; Force Output Compare for Channel B
		FOC1A = 7               ; Force Output Compare for Channel A
	}
	GTCCR(0x23) {           ; General Timer Counter Control Register
		PSR10 = 0               ; 
	}
	ICR1(0x24, 0x25)        ; Timer/Counter1 Input Capture Register  Bytes
	CLKPR(0x26) {           ; Clock Prescale Register
		CLKPS0 = 0              ; Clock Prescaler Select Bits bit 0
		CLKPS1 = 1              ; Clock Prescaler Select Bits bit 1
		CLKPS2 = 2              ; Clock Prescaler Select Bits bit 2
		CLKPS3 = 3              ; Clock Prescaler Select Bits bit 3
		CLKPCE = 7              ; Clock Prescaler Change Enable
	}
	OCR1B(0x28, 0x29)       ; Timer/Counter1 Output Compare Register  Bytes
	OCR1A(0x2a, 0x2b)       ; Timer/Counter1 Output Compare Register  Bytes
	TCNT1(0x2c, 0x2d)       ; Timer/Counter1  Bytes
	TCCR1B(0x2e) {          ; Timer/Counter1 Control Register B
		CS10 = 0                ; Clock Select1 bits bit 0
		CS11 = 1                ; Clock Select1 bits bit 1
		CS12 = 2                ; Clock Select1 bits bit 2
		WGM10 = 3               ; Waveform Generation Mode Bits bit 0
		WGM11 = 4               ; Waveform Generation Mode Bits bit 1
		ICES1 = 6               ; Input Capture 1 Edge Select
		ICNC1 = 7               ; Input Capture 1 Noise Canceler
	}
	TCCR1A(0x2f) {          ; Timer/Counter1 Control Register A
		WGM10 = 0               ; Pulse Width Modulator Select Bits bit 0
		WGM11 = 1               ; Pulse Width Modulator Select Bits bit 1
		COM1B0 = 4              ; Compare Output Mode 1B, bits bit 0
		COM1B1 = 5              ; Compare Output Mode 1B, bits bit 1
		COM1A0 = 6              ; Compare Output Mode 1A, bits bit 0
		COM1A1 = 7              ; Compare Output Mode 1A, bits bit 1
	}
	TCCR0A(0x30) {          ; Timer/Counter  Control Register A
		WGM00 = 0               ; Waveform Generation Mode bit 0
		WGM01 = 1               ; Waveform Generation Mode bit 1
		COM0B0 = 4              ; Compare Match Output B Mode bit 0
		COM0B1 = 5              ; Compare Match Output B Mode bit 1
		COM0A0 = 6              ; Compare Match Output A Mode bit 0
		COM0A1 = 7              ; Compare Match Output A Mode bit 1
	}
	OSCCAL(0x31) {          ; Oscillator Calibration Register
		OSCCAL0 = 0             ; Oscillator Calibration  bit 0
		OSCCAL1 = 1             ; Oscillator Calibration  bit 1
		OSCCAL2 = 2             ; Oscillator Calibration  bit 2
		OSCCAL3 = 3             ; Oscillator Calibration  bit 3
		OSCCAL4 = 4             ; Oscillator Calibration  bit 4
		OSCCAL5 = 5             ; Oscillator Calibration  bit 5
		OSCCAL6 = 6             ; Oscillator Calibration  bit 6
		OSCCAL7 = 7             ; Oscillator Calibration  bit 7
	}
	TCNT0(0x32)             ; Timer/Counter0
	TCCR0B(0x33) {          ; Timer/Counter Control Register B
		CS00 = 0                ; Clock Select bit 0
		CS01 = 1                ; Clock Select bit 1
		CS02 = 2                ; Clock Select bit 2
		WGM02 = 3               ; 
		FOC0B = 6               ; Force Output Compare B
		FOC0A = 7               ; Force Output Compare B
	}
	MCUSR(0x34) {           ; MCU Status register
		PORF = 0                ; Power-On Reset Flag
		EXTRF = 1               ; External Reset Flag
		BORF = 2                ; Brown-out Reset Flag
		WDRF = 3                ; Watchdog Reset Flag
	}
	MCUCR(0x35) {           ; MCU Control Register
		ISC00 = 0               ; Interrupt Sense Control 0 bits bit 0
		ISC01 = 1               ; Interrupt Sense Control 0 bits bit 1
		ISC10 = 2               ; Interrupt Sense Control 1 bits bit 0
		ISC11 = 3               ; Interrupt Sense Control 1 bits bit 1
		SM0 = 4                 ; Sleep Mode Select Bits bit 0
		SE = 5                  ; Sleep Enable
		SM1 = 6                 ; Sleep Mode Select Bits bit 1
		PUD = 7                 ; Pull-up Disable
	}
	OCR0A(0x36)             ; Timer/Counter0 Output Compare Register
	SPMCSR(0x37) {          ; Store Program Memory Control and Status register
		SPMEN = 0               ; Store Program Memory Enable
		PGERS = 1               ; Page Erase
		PGWRT = 2               ; Page Write
		RFLB = 3                ; Read Fuse and Lock Bits
		CTPB = 4                ; Clear Temporary Page Buffer
	}
	TIFR(0x38) {            ; Timer/Counter Interrupt Flag register
		OCF0A = 0               ; Timer/Counter0 Output Compare Flag 0A
		TOV0 = 1                ; Timer/Counter0 Overflow Flag
		OCF0B = 2               ; Timer/Counter0 Output Compare Flag 0B
		ICF1 = 3                ; Input Capture Flag 1
		OCF1B = 5               ; Output Compare Flag 1B
		OCF1A = 6               ; Output Compare Flag 1A
		TOV1 = 7                ; Timer/Counter1 Overflow Flag
	}
	TIMSK(0x39) {           ; Timer/Counter Interrupt Mask Register
		OCIE0A = 0              ; Timer/Counter0 Output Compare Match A Interrupt Enable
		TOIE0 = 1               ; Timer/Counter0 Overflow Interrupt Enable
		OCIE0B = 2              ; Timer/Counter0 Output Compare Match B Interrupt Enable
		ICIE1 = 3               ; Timer/Counter1 Input Capture Interrupt Enable
		OCIE1B = 5              ; Timer/Counter1 Output CompareB Match Interrupt Enable
		OCIE1A = 6              ; Timer/Counter1 Output CompareA Match Interrupt Enable
		TOIE1 = 7               ; Timer/Counter1 Overflow Interrupt Enable
	}
	EIFR(0x3a) {            ; Extended Interrupt Flag Register
		PCIF = 5                ; 
		INTF0 = 6               ; External Interrupt Flags bit 0
		INTF1 = 7               ; External Interrupt Flags bit 1
	}
	GIMSK(0x3b) {           ; General Interrupt Mask Register
		PCIE = 5                ; 
		INT0 = 6                ; External Interrupt Request 1 Enable bit 0
		INT1 = 7                ; External Interrupt Request 1 Enable bit 1
	}
	OCR0B(0x3c)             ; Timer/Counter0 Output Compare Register
	SPL(0x3d)               ; Stack Pointer Low Byte
	SREG(0x3f) {            ; Status Register
		C = 0                   ; Carry Flag
		Z = 1                   ; Zero Flag
		N = 2                   ; Negative Flag
		V = 3                   ; Two's Complement Overflow Flag
		S = 4                   ; Sign Bit
		H = 5                   ; Half Carry Flag
		T = 6                   ; Bit Copy Storage
		I = 7                   ; Global Interrupt Enable
	}
}

