$date
	Sat Oct 22 23:46:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#507557
b10001 !
1"
#507558
b10001 &
b10001 %
1$
#507559
0"
#507562
b110100 &
b110100 %
#507566
b11010 &
b11010 %
#507570
b1101 &
b1101 %
#507574
b101000 &
b101000 %
#507578
b10100 &
b10100 %
#507582
b1010 &
b1010 %
#507586
b101 &
b101 %
#507590
b10000 &
b10000 %
#507594
b1000 &
b1000 %
#507598
b100 &
b100 %
#507602
b10 &
b10 %
#507606
b1 &
1#
b1 %
#507610
b0 &
b0 %
0#
0$
#1470658
b11101 &
b11101 %
1$
b11101 !
1"
#1470659
0"
#1470662
b1011000 &
b1011000 %
#1470666
b101100 &
b101100 %
#1470670
b10110 &
b10110 %
#1470674
b1011 &
b1011 %
#1470678
b100010 &
b100010 %
#1470682
b10001 &
b10001 %
#1470686
b110100 &
b110100 %
#1470690
b11010 &
b11010 %
#1470694
b1101 &
b1101 %
#1470698
b101000 &
b101000 %
#1470702
b10100 &
b10100 %
#1470706
b1010 &
b1010 %
#1470710
b101 &
b101 %
#1470714
b10000 &
b10000 %
#1470718
b1000 &
b1000 %
#1470722
b100 &
b100 %
#1470726
b10 &
b10 %
#1470730
b1 &
b1 %
1#
#1470734
b0 &
0#
b0 %
0$
#2512794
b10 &
b10 %
1$
b10 !
1"
#2512795
0"
#2512798
b1 &
1#
b1 %
#2512802
b0 &
b0 %
0#
0$
#4500012
