example-0: 
// Design a signed adder that adds two 8-bit 2's complement numbers, a[7:0] and b[7:0]. 

module signed_adder(input [7:0] a,
    input [7:0] b,
    output [7:0] s,
    output overflow
); 

// The numbers a and b are added to the output s. 
// assign the occurence of the signed overflow of a and b to the output overflow.
// a signed overflow occurs if the most significant bits of a and b are low and the most significant bit of s is high
// a signed overflow may also occur if the most significant bits of a and b are high and the most significant bit of s is low


always @(posedge clk)
begin
    s <= a + b + signed(overflow);
end

================================================================
example-1: 
// Design a signed adder that adds two 8-bit 2's complement numbers, a[7:0] and b[7:0]. 

module signed_adder(input [7:0] a,
    input [7:0] b,
    output [7:0] s,
    output overflow
); 

// The numbers a and b are added to the output s. 
// assign the occurence of the signed overflow of a and b to the output overflow.
// a signed overflow occurs if the most significant bits of a and b are low and the most significant bit of s is high
// a signed overflow may also occur if the most significant bits of a and b are high and the most significant bit of s is low


// The signed adder is implemented using a carry-chain. 
// The carry chain is implemented as a sequence of signed additions. 
// The carry chain is implemented as a sequence of signed additions, 
// followed by a carry-chain addition. 
// The carry-chain addition is implemented as a sequence of signed additions. 
// The carry chain addition is implemented as a sequence of additions, 
// followed by a carry-chain addition. 
// The carry chain is implemented as a sequence of additions, 
// followed by a carry-chain addition. 
// The carry chain addition is implemented as a sequence of additions, 
// followed by a carry-chain addition. 

always @(posedge clk)
  s <= a + b + carry_chain;

always @(posedge clk)
  overflow <= carry_chain + 1;


================================================================
example-2: 
// Design a signed adder that adds two 8-bit 2's complement numbers, a[7:0] and b[7:0]. 

module signed_adder(input [7:0] a,
    input [7:0] b,
    output [7:0] s,
    output overflow
); 

// The numbers a and b are added to the output s. 
// assign the occurence of the signed overflow of a and b to the output overflow.
// a signed overflow occurs if the most significant bits of a and b are low and the most significant bit of s is high
// a signed overflow may also occur if the most significant bits of a and b are high and the most significant bit of s is low


always @(posedge clk or negedge rst) begin
    if (rst) begin
        s <= 0;
        overflow <= 0;
    end
    else begin
        if (a[7:0] > 0 and b[7:0] > 0) begin
            s <= a[7:0] + b[7:0];
        end
        else begin
            if (a[7:0] > 0 and b[7:0] < 0) begin
                s <= a[7:0] + b[7:0] + 2'b1;
            end
            else begin
                if (a[7:0] < 0 and b[7:0] > 0) begin
                    s <= a[7:0] + b[7:0] - 2'b1;
                end
                else begin
                    if
================================================================
example-3: 
// Design a signed adder that adds two 8-bit 2's complement numbers, a[7:0] and b[7:0]. 

module signed_adder(input [7:0] a,
    input [7:0] b,
    output [7:0] s,
    output overflow
); 

// The numbers a and b are added to the output s. 
// assign the occurence of the signed overflow of a and b to the output overflow.
// a signed overflow occurs if the most significant bits of a and b are low and the most significant bit of s is high
// a signed overflow may also occur if the most significant bits of a and b are high and the most significant bit of s is low


begin
    s <= a + b;
    if (s[7] = 1)
        overflow <= 1;
    else
        overflow <= 0;
end

================================================================
example-4: 
// Design a signed adder that adds two 8-bit 2's complement numbers, a[7:0] and b[7:0]. 

module signed_adder(input [7:0] a,
    input [7:0] b,
    output [7:0] s,
    output overflow
); 

// The numbers a and b are added to the output s. 
// assign the occurence of the signed overflow of a and b to the output overflow.
// a signed overflow occurs if the most significant bits of a and b are low and the most significant bit of s is high
// a signed overflow may also occur if the most significant bits of a and b are high and the most significant bit of s is low


// the signed adder uses the carry-in register c to save the carry out of the previous addition

always @(posedge clk or negedge rst) begin
    if (rst) begin
        s <= 0;
        overflow <= 0;
    end
    else begin
        c <= a + b;
        s <= c;
        if (c > 0x7F) begin
            s <= c - 0x80;
            overflow <= 1;
        end
    end
end

// instantiate the signed adder
signed_adder signed_adder_instance;


================================================================
