/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/ocmb/odyssey/common/include/scomt_regs_test.C $ */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2021,2022                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */
#include <ody_scom_mp.H>
#include <ody_scom_ody.H>
#include <ody_scom_omi.H>
#include <ody_scom_perv.H>
SCOMT_MP_USE_CNTL_ELPR;
SCOMT_MP_USE_SCOM_AACR;
SCOMT_MP_USE_SCOM_AADR;
SCOMT_MP_USE_SCOM_AAER;
SCOMT_MP_USE_SCOM_CERR0;
SCOMT_MP_USE_SCOM_CERR1;
SCOMT_MP_USE_SCOM_CGDR;
SCOMT_MP_USE_SCOM_DBGR;
SCOMT_MP_USE_SCOM_DQERRA0M0;
SCOMT_MP_USE_SCOM_DQERRA0M1;
SCOMT_MP_USE_SCOM_DQERRB0M0;
SCOMT_MP_USE_SCOM_DQERRB0M1;
SCOMT_MP_USE_SCOM_EICR;
SCOMT_MP_USE_SCOM_FIR;
SCOMT_MP_USE_SCOM_FWMS0;
SCOMT_MP_USE_SCOM_FWMS1;
SCOMT_MP_USE_SCOM_FWMS2;
SCOMT_MP_USE_SCOM_FWMS3;
SCOMT_MP_USE_SCOM_FWMS4;
SCOMT_MP_USE_SCOM_FWMS5;
SCOMT_MP_USE_SCOM_FWMS6;
SCOMT_MP_USE_SCOM_FWMS7;
SCOMT_MP_USE_SCOM_HWMS0;
SCOMT_MP_USE_SCOM_HWMS1;
SCOMT_MP_USE_SCOM_HWMS2;
SCOMT_MP_USE_SCOM_HWMS3;
SCOMT_MP_USE_SCOM_HWMS4;
SCOMT_MP_USE_SCOM_HWMS5;
SCOMT_MP_USE_SCOM_HWMS6;
SCOMT_MP_USE_SCOM_HWMS7;
SCOMT_MP_USE_SCOM_MASK0;
SCOMT_MP_USE_SCOM_MASK1;
SCOMT_MP_USE_SCOM_MCBCM;
SCOMT_MP_USE_SCOM_MCBCM2;
SCOMT_MP_USE_SCOM_MSR;
SCOMT_MP_USE_SCOM_RDFCFGLXSTOP;
SCOMT_MP_USE_SCOM_RDFCFGRECOV;
SCOMT_MP_USE_SCOM_RDFCFGSPATTN;
SCOMT_MP_USE_SCOM_RDFCFGXSTOP;
SCOMT_MP_USE_SCOM_RDFFIRMASK;
SCOMT_MP_USE_SCOM_RDFFIRWOF;
SCOMT_MP_USE_SCOM_RSPAR;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_00;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_01;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_02;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_03;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_04;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_05;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_06;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_07;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_08;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_09;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_10;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_11;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_12;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_13;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_14;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_15;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_16;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_17;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_18;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_19;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_20;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_21;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_22;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_23;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_24;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_25;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_26;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_27;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_28;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_29;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_30;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR0_31;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_00;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_01;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_02;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_03;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_04;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_05;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_06;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_07;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_08;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_09;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_10;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_11;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_12;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_13;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_14;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_15;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_16;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_17;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_18;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_19;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_20;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_21;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_22;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_23;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_24;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_25;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_26;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_27;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_28;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_29;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_30;
SCOMT_ODY_USE_ODC_MCBIST_CCS_INST_ARR1_31;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_CCSARRERRINJQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_CCS_CNTLQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_CCS_FIXED_DATA0Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_CCS_FIXED_DATA1Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_CCS_MODEQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_CCS_STATQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_DBGCFG0Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_DBGCFG1Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_DBGCFG2Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_DBGCFG3Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_DBG_BUS_CFGQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_ERR_MASK0Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_ERR_MASK1Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MBAUER0Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MBECTLQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MBMPER0Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MBNCER0Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MBRCER0Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MBSEC0Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MBSEC1Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MBSEVR0Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MBSMODESQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MBSMSECQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MBSSYMEC0Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MBSSYMEC1Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MBSSYMEC2Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MBSSYMEC3Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MBSSYMEC4Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MBSSYMEC5Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MBSSYMEC6Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MBSSYMEC7Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MBSSYMEC8Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MBSSYMEC9Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MBSTRQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MBUER0Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBACQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBAGRAQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBAMR0A0Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBAMR1A0Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBAMR2A0Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBAMR3A0Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBCFGQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBDRCRQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBDRSRQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBEA0Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBEA1Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBEA2Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBEA3Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBFD0Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBFD1Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBFD2Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBFD3Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBFD4Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBFD5Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBFD6Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBFD7Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBFDQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBFDSPQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBISTCFGLXSTOP;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBISTCFGRECOV;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBISTCFGSPATTN;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBISTCFGXSTOP;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBISTFIRMASK;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBISTFIRQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBISTFIRWOF;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBLFSRA0Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBMCATQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBMR0Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBMR1Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBMR2Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBMR3Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBMR4Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBMR5Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBMR6Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBMR7Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBPARMQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBRCRQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBRDS0Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBRDS1Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBSA0Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBSA1Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBSA2Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBSA3Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCBSTATQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCB_CNTLQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCB_CNTLSTATQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_MCB_FIXLFSRQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_RCD_LRDIM_CNTL_WORD0_15Q;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_RUNTIMECTRQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_WATCFG0AQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_WATCFG0BQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_WATCFG0CQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_WATCFG0DQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_WATCFG0EQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_WATCFG1AQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_WATCFG1BQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_WATCFG1CQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_WATCFG1DQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_WATCFG1EQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_WATCFG2AQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_WATCFG2BQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_WATCFG2CQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_WATCFG2DQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_WATCFG2EQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_WATCFG3AQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_WATCFG3BQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_WATCFG3CQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_WATCFG3DQ;
SCOMT_ODY_USE_ODC_MCBIST_SCOM_WATCFG3EQ;
SCOMT_ODY_USE_ODC_MMIO_MCFGERR;
SCOMT_ODY_USE_ODC_MMIO_MCFGERRA;
SCOMT_ODY_USE_ODC_MMIO_MCFGLXSTOP;
SCOMT_ODY_USE_ODC_MMIO_MCFGRECOV;
SCOMT_ODY_USE_ODC_MMIO_MCFGSPATTN;
SCOMT_ODY_USE_ODC_MMIO_MCFGXSTOP;
SCOMT_ODY_USE_ODC_MMIO_MDBELL;
SCOMT_ODY_USE_ODC_MMIO_MDBELLC;
SCOMT_ODY_USE_ODC_MMIO_MDEBUG0;
SCOMT_ODY_USE_ODC_MMIO_MDEBUG1;
SCOMT_ODY_USE_ODC_MMIO_MERRCTL;
SCOMT_ODY_USE_ODC_MMIO_MFIR;
SCOMT_ODY_USE_ODC_MMIO_MFIRMASK;
SCOMT_ODY_USE_ODC_MMIO_MFIRWOF;
SCOMT_ODY_USE_ODC_MMIO_MHOLD0;
SCOMT_ODY_USE_ODC_MMIO_MHOLD1;
SCOMT_ODY_USE_ODC_MMIO_MMASK0;
SCOMT_ODY_USE_ODC_MMIO_MMASK1;
SCOMT_ODY_USE_ODC_MMIO_MMIOERR;
SCOMT_ODY_USE_ODC_MMIO_MMIOEWD;
SCOMT_ODY_USE_ODC_MMIO_MPIBERR0;
SCOMT_ODY_USE_ODC_MMIO_MPIBERR1;
SCOMT_ODY_USE_ODC_MMIO_MPIBERR2;
SCOMT_ODY_USE_ODC_MMIO_MPIBERR3;
SCOMT_ODY_USE_ODC_MMIO_MXMETA;
SCOMT_ODY_USE_ODC_MMIO_O0ACTAG_O0FNID;
SCOMT_ODY_USE_ODC_MMIO_O0BAR0;
SCOMT_ODY_USE_ODC_MMIO_O0BAR1;
SCOMT_ODY_USE_ODC_MMIO_O0BAR2;
SCOMT_ODY_USE_ODC_MMIO_O0CAPPTR_O0ROMBAR;
SCOMT_ODY_USE_ODC_MMIO_O0CCD;
SCOMT_ODY_USE_ODC_MMIO_O0FNVID_O0FNCAP;
SCOMT_ODY_USE_ODC_MMIO_O0MBIT_O0DID;
SCOMT_ODY_USE_ODC_MMIO_O0SSYSID;
SCOMT_ODY_USE_ODC_MMIO_O0VSDLXA;
SCOMT_ODY_USE_ODC_MMIO_O0VSDLXB;
SCOMT_ODY_USE_ODC_MMIO_O0VSFLSH;
SCOMT_ODY_USE_ODC_MMIO_O0VSID;
SCOMT_ODY_USE_ODC_MMIO_O0VSTLXA;
SCOMT_ODY_USE_ODC_MMIO_O0VSTLXB;
SCOMT_ODY_USE_ODC_MMIO_O0VSVID_O0VSCAP;
SCOMT_ODY_USE_ODC_MMIO_O1ACTAG_O1FNID;
SCOMT_ODY_USE_ODC_MMIO_O1BAR0;
SCOMT_ODY_USE_ODC_MMIO_O1BAR1;
SCOMT_ODY_USE_ODC_MMIO_O1BAR2;
SCOMT_ODY_USE_ODC_MMIO_O1CAPPTR_O1ROMBAR;
SCOMT_ODY_USE_ODC_MMIO_O1CCD;
SCOMT_ODY_USE_ODC_MMIO_O1FNVID_O1FNCAP;
SCOMT_ODY_USE_ODC_MMIO_O1INFDAT;
SCOMT_ODY_USE_ODC_MMIO_O1INFOFF_O1INFID;
SCOMT_ODY_USE_ODC_MMIO_O1INFVID_O1INFCAP;
SCOMT_ODY_USE_ODC_MMIO_O1MBIT_O1DID;
SCOMT_ODY_USE_ODC_MMIO_O1SSYSID;
SCOMT_ODY_USE_ODC_MMIO_O1VSID;
SCOMT_ODY_USE_ODC_MMIO_O1VSVID_O1VSCAP;
SCOMT_ODY_USE_ODC_MMIO_OAFUVER_ONAME5;
SCOMT_ODY_USE_ODC_MMIO_OCTRLENB_OCTRLID;
SCOMT_ODY_USE_ODC_MMIO_OCTRLPID;
SCOMT_ODY_USE_ODC_MMIO_OCTRLTAG;
SCOMT_ODY_USE_ODC_MMIO_OCTRLVID_OCTRLCAP;
SCOMT_ODY_USE_ODC_MMIO_ODSNHI;
SCOMT_ODY_USE_ODC_MMIO_ODSNLO_ODSNCAP;
SCOMT_ODY_USE_ODC_MMIO_OGMMIOOF;
SCOMT_ODY_USE_ODC_MMIO_OGMMIOSZ;
SCOMT_ODY_USE_ODC_MMIO_OMEMADDR;
SCOMT_ODY_USE_ODC_MMIO_ONAME0_ODESCTML;
SCOMT_ODY_USE_ODC_MMIO_ONAME21;
SCOMT_ODY_USE_ODC_MMIO_ONAME43;
SCOMT_ODY_USE_ODC_MMIO_OPASID;
SCOMT_ODY_USE_ODC_MMIO_OPMMIOOF;
SCOMT_ODY_USE_ODC_MMIO_OPMMIOST;
SCOMT_ODY_USE_ODC_MMIO_ORRCAP10;
SCOMT_ODY_USE_ODC_MMIO_ORRCAP32;
SCOMT_ODY_USE_ODC_MMIO_ORRCAP54;
SCOMT_ODY_USE_ODC_MMIO_ORRCAP76;
SCOMT_ODY_USE_ODC_MMIO_ORTCAP;
SCOMT_ODY_USE_ODC_MMIO_OSYSMEML;
SCOMT_ODY_USE_ODC_MMIO_OTLVID_OTLCAP;
SCOMT_ODY_USE_ODC_MMIO_OTRCFG10;
SCOMT_ODY_USE_ODC_MMIO_OTRCFG32;
SCOMT_ODY_USE_ODC_MMIO_OTRCFG54;
SCOMT_ODY_USE_ODC_MMIO_OTRCFG76;
SCOMT_ODY_USE_ODC_MMIO_OTTCFG;
SCOMT_ODY_USE_ODC_MMIO_OVERCAP_OTLID;
SCOMT_ODY_USE_ODC_MMIO_OVERCFG;
SCOMT_ODY_USE_ODC_MMIO_OVPD;
SCOMT_ODY_USE_ODC_MMIO_OWWID10;
SCOMT_ODY_USE_ODC_MMIO_OWWID32;
SCOMT_ODY_USE_ODC_MMIO_SCOMEWD;
SCOMT_ODY_USE_ODC_MMIO_SNSC_ACTPWRUP;
SCOMT_ODY_USE_ODC_MMIO_SNSC_D0THERM;
SCOMT_ODY_USE_ODC_MMIO_SNSC_D1THERM;
SCOMT_ODY_USE_ODC_MMIO_SNSC_D2THERM;
SCOMT_ODY_USE_ODC_MMIO_SNSC_D3THERM;
SCOMT_ODY_USE_ODC_MMIO_SNSC_FRAMESR;
SCOMT_ODY_USE_ODC_MMIO_SNSC_HISTOBASELOW;
SCOMT_ODY_USE_ODC_MMIO_SNSC_HISTOMEDHIGH;
SCOMT_ODY_USE_ODC_MMIO_SNSC_OCTHERM;
SCOMT_ODY_USE_ODC_MMIO_SNSC_RDWR;
SCOMT_ODY_USE_ODC_MMIO_SNSC_STATEREG;
SCOMT_ODY_USE_ODC_RDF0_CNTL_ELPR;
SCOMT_ODY_USE_ODC_RDF0_SCOM_AACR;
SCOMT_ODY_USE_ODC_RDF0_SCOM_AADR;
SCOMT_ODY_USE_ODC_RDF0_SCOM_AAER;
SCOMT_ODY_USE_ODC_RDF0_SCOM_CERR0;
SCOMT_ODY_USE_ODC_RDF0_SCOM_CERR1;
SCOMT_ODY_USE_ODC_RDF0_SCOM_CGDR;
SCOMT_ODY_USE_ODC_RDF0_SCOM_DBGR;
SCOMT_ODY_USE_ODC_RDF0_SCOM_DQERRA0M0;
SCOMT_ODY_USE_ODC_RDF0_SCOM_DQERRA0M1;
SCOMT_ODY_USE_ODC_RDF0_SCOM_DQERRB0M0;
SCOMT_ODY_USE_ODC_RDF0_SCOM_DQERRB0M1;
SCOMT_ODY_USE_ODC_RDF0_SCOM_EICR;
SCOMT_ODY_USE_ODC_RDF0_SCOM_FIR;
SCOMT_ODY_USE_ODC_RDF0_SCOM_FWMS0;
SCOMT_ODY_USE_ODC_RDF0_SCOM_FWMS1;
SCOMT_ODY_USE_ODC_RDF0_SCOM_FWMS2;
SCOMT_ODY_USE_ODC_RDF0_SCOM_FWMS3;
SCOMT_ODY_USE_ODC_RDF0_SCOM_FWMS4;
SCOMT_ODY_USE_ODC_RDF0_SCOM_FWMS5;
SCOMT_ODY_USE_ODC_RDF0_SCOM_FWMS6;
SCOMT_ODY_USE_ODC_RDF0_SCOM_FWMS7;
SCOMT_ODY_USE_ODC_RDF0_SCOM_HWMS0;
SCOMT_ODY_USE_ODC_RDF0_SCOM_HWMS1;
SCOMT_ODY_USE_ODC_RDF0_SCOM_HWMS2;
SCOMT_ODY_USE_ODC_RDF0_SCOM_HWMS3;
SCOMT_ODY_USE_ODC_RDF0_SCOM_HWMS4;
SCOMT_ODY_USE_ODC_RDF0_SCOM_HWMS5;
SCOMT_ODY_USE_ODC_RDF0_SCOM_HWMS6;
SCOMT_ODY_USE_ODC_RDF0_SCOM_HWMS7;
SCOMT_ODY_USE_ODC_RDF0_SCOM_MASK0;
SCOMT_ODY_USE_ODC_RDF0_SCOM_MASK1;
SCOMT_ODY_USE_ODC_RDF0_SCOM_MCBCM;
SCOMT_ODY_USE_ODC_RDF0_SCOM_MCBCM2;
SCOMT_ODY_USE_ODC_RDF0_SCOM_MSR;
SCOMT_ODY_USE_ODC_RDF0_SCOM_RDFCFGLXSTOP;
SCOMT_ODY_USE_ODC_RDF0_SCOM_RDFCFGRECOV;
SCOMT_ODY_USE_ODC_RDF0_SCOM_RDFCFGSPATTN;
SCOMT_ODY_USE_ODC_RDF0_SCOM_RDFCFGXSTOP;
SCOMT_ODY_USE_ODC_RDF0_SCOM_RDFFIRMASK;
SCOMT_ODY_USE_ODC_RDF0_SCOM_RDFFIRWOF;
SCOMT_ODY_USE_ODC_RDF0_SCOM_RSPAR;
SCOMT_ODY_USE_ODC_RDF1_CNTL_ELPR;
SCOMT_ODY_USE_ODC_RDF1_SCOM_AACR;
SCOMT_ODY_USE_ODC_RDF1_SCOM_AADR;
SCOMT_ODY_USE_ODC_RDF1_SCOM_AAER;
SCOMT_ODY_USE_ODC_RDF1_SCOM_CERR0;
SCOMT_ODY_USE_ODC_RDF1_SCOM_CERR1;
SCOMT_ODY_USE_ODC_RDF1_SCOM_CGDR;
SCOMT_ODY_USE_ODC_RDF1_SCOM_DBGR;
SCOMT_ODY_USE_ODC_RDF1_SCOM_DQERRA0M0;
SCOMT_ODY_USE_ODC_RDF1_SCOM_DQERRA0M1;
SCOMT_ODY_USE_ODC_RDF1_SCOM_DQERRB0M0;
SCOMT_ODY_USE_ODC_RDF1_SCOM_DQERRB0M1;
SCOMT_ODY_USE_ODC_RDF1_SCOM_EICR;
SCOMT_ODY_USE_ODC_RDF1_SCOM_FIR;
SCOMT_ODY_USE_ODC_RDF1_SCOM_FWMS0;
SCOMT_ODY_USE_ODC_RDF1_SCOM_FWMS1;
SCOMT_ODY_USE_ODC_RDF1_SCOM_FWMS2;
SCOMT_ODY_USE_ODC_RDF1_SCOM_FWMS3;
SCOMT_ODY_USE_ODC_RDF1_SCOM_FWMS4;
SCOMT_ODY_USE_ODC_RDF1_SCOM_FWMS5;
SCOMT_ODY_USE_ODC_RDF1_SCOM_FWMS6;
SCOMT_ODY_USE_ODC_RDF1_SCOM_FWMS7;
SCOMT_ODY_USE_ODC_RDF1_SCOM_HWMS0;
SCOMT_ODY_USE_ODC_RDF1_SCOM_HWMS1;
SCOMT_ODY_USE_ODC_RDF1_SCOM_HWMS2;
SCOMT_ODY_USE_ODC_RDF1_SCOM_HWMS3;
SCOMT_ODY_USE_ODC_RDF1_SCOM_HWMS4;
SCOMT_ODY_USE_ODC_RDF1_SCOM_HWMS5;
SCOMT_ODY_USE_ODC_RDF1_SCOM_HWMS6;
SCOMT_ODY_USE_ODC_RDF1_SCOM_HWMS7;
SCOMT_ODY_USE_ODC_RDF1_SCOM_MASK0;
SCOMT_ODY_USE_ODC_RDF1_SCOM_MASK1;
SCOMT_ODY_USE_ODC_RDF1_SCOM_MCBCM;
SCOMT_ODY_USE_ODC_RDF1_SCOM_MCBCM2;
SCOMT_ODY_USE_ODC_RDF1_SCOM_MSR;
SCOMT_ODY_USE_ODC_RDF1_SCOM_RDFCFGLXSTOP;
SCOMT_ODY_USE_ODC_RDF1_SCOM_RDFCFGRECOV;
SCOMT_ODY_USE_ODC_RDF1_SCOM_RDFCFGSPATTN;
SCOMT_ODY_USE_ODC_RDF1_SCOM_RDFCFGXSTOP;
SCOMT_ODY_USE_ODC_RDF1_SCOM_RDFFIRMASK;
SCOMT_ODY_USE_ODC_RDF1_SCOM_RDFFIRWOF;
SCOMT_ODY_USE_ODC_RDF1_SCOM_RSPAR;
SCOMT_ODY_USE_ODC_SRQ_CFG_ATTN;
SCOMT_ODY_USE_ODC_SRQ_CFG_LXSTOP;
SCOMT_ODY_USE_ODC_SRQ_CFG_RECOV;
SCOMT_ODY_USE_ODC_SRQ_CFG_XSTOP;
SCOMT_ODY_USE_ODC_SRQ_LFIR;
SCOMT_ODY_USE_ODC_SRQ_LFIR_WOF;
SCOMT_ODY_USE_ODC_SRQ_MASK;
SCOMT_ODY_USE_ODC_SRQ_MBAREF0Q;
SCOMT_ODY_USE_ODC_SRQ_MBAREF1Q;
SCOMT_ODY_USE_ODC_SRQ_MBAREFAQ;
SCOMT_ODY_USE_ODC_SRQ_MBARPC0Q;
SCOMT_ODY_USE_ODC_SRQ_MBASTR0Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_DBG0Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_DBG1Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_DSM0Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_ERR_REPORTQ;
SCOMT_ODY_USE_ODC_SRQ_MBA_ERR_REPORTQ_MASK;
SCOMT_ODY_USE_ODC_SRQ_MBA_FARB0Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_FARB1Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_FARB2Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_FARB3Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_FARB4Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_FARB5Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_FARB6Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_FARB7Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_FARB8Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_FARB9Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_MPCREGQ;
SCOMT_ODY_USE_ODC_SRQ_MBA_PMU0Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_PMU1Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_PMU2Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_PMU3Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_PMU4Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_PMU5Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_PMU6Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_PMU7Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_PMU8Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_ROQ0Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_ROQ1Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_SYNCCNTLQ;
SCOMT_ODY_USE_ODC_SRQ_MBA_TMR0Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_TMR1Q;
SCOMT_ODY_USE_ODC_SRQ_MBA_TMR2Q;
SCOMT_ODY_USE_ODC_SRQ_MBXLT0;
SCOMT_ODY_USE_ODC_SRQ_MBXLT1;
SCOMT_ODY_USE_ODC_SRQ_MBXLT2;
SCOMT_ODY_USE_ODC_SRQ_MBXLT3;
SCOMT_ODY_USE_ODC_SRQ_SRQCFG0;
SCOMT_ODY_USE_ODC_SRQ_SRQCFG1;
SCOMT_ODY_USE_ODC_SRQ_SRQTRAP0;
SCOMT_ODY_USE_ODC_SRQ_SRQTRAP1;
SCOMT_ODY_USE_ODC_TLXT_REGS_CFG_ATTN;
SCOMT_ODY_USE_ODC_TLXT_REGS_CFG_LXSTOP;
SCOMT_ODY_USE_ODC_TLXT_REGS_CFG_RECOV;
SCOMT_ODY_USE_ODC_TLXT_REGS_CFG_XSTOP;
SCOMT_ODY_USE_ODC_TLXT_REGS_LFIR_WOF;
SCOMT_ODY_USE_ODC_TLXT_REGS_TLXCFG0;
SCOMT_ODY_USE_ODC_TLXT_REGS_TLXCFG1;
SCOMT_ODY_USE_ODC_TLXT_REGS_TLXCFG2;
SCOMT_ODY_USE_ODC_TLXT_REGS_TLXCFG3;
SCOMT_ODY_USE_ODC_TLXT_REGS_TLXTINTHLD0;
SCOMT_ODY_USE_ODC_TLXT_REGS_TLXTINTHLD1;
SCOMT_ODY_USE_ODC_TLXT_REGS_TLXTINTHLD2;
SCOMT_ODY_USE_ODC_TLXT_REGS_TLXTINTHLD3;
SCOMT_ODY_USE_ODC_TLXT_REGS_TLXTRAP0;
SCOMT_ODY_USE_ODC_TLXT_REGS_TLXTRAP1;
SCOMT_ODY_USE_ODC_TLXT_REGS_TLXTTRAP2;
SCOMT_ODY_USE_ODC_TLXT_REGS_TLXTTRAP3;
SCOMT_ODY_USE_ODC_TLXT_REGS_TLXTTRAP4;
SCOMT_ODY_USE_ODC_TLXT_REGS_TLX_ERR0_REPORTQ;
SCOMT_ODY_USE_ODC_TLXT_REGS_TLX_ERR0_REPORTQ_MASK;
SCOMT_ODY_USE_ODC_TLXT_REGS_TLX_ERR1_REPORTQ;
SCOMT_ODY_USE_ODC_TLXT_REGS_TLX_ERR1_REPORTQ_MASK;
SCOMT_ODY_USE_ODC_TLXT_REGS_TLX_ERR2_REPORTQ;
SCOMT_ODY_USE_ODC_TLXT_REGS_TLX_ERR2_REPORTQ_MASK;
SCOMT_ODY_USE_ODC_TLXT_REGS_TLX_LFIR;
SCOMT_ODY_USE_ODC_TLXT_REGS_TLX_MASK;
SCOMT_ODY_USE_ODC_WDF_REGS_AACR;
SCOMT_ODY_USE_ODC_WDF_REGS_AADR;
SCOMT_ODY_USE_ODC_WDF_REGS_AAER;
SCOMT_ODY_USE_ODC_WDF_REGS_CTCR;
SCOMT_ODY_USE_ODC_WDF_REGS_DQS0R;
SCOMT_ODY_USE_ODC_WDF_REGS_DQS1R;
SCOMT_ODY_USE_ODC_WDF_REGS_RECR;
SCOMT_ODY_USE_ODC_WDF_REGS_WECR;
SCOMT_ODY_USE_ODC_WDF_REGS_WERR;
SCOMT_ODY_USE_ODC_WDF_REGS_WESR;
SCOMT_ODY_USE_ODC_WDF_REGS_WMSK;
SCOMT_ODY_USE_ODC_WDF_REGS_WSPAR;
SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_CHIPID;
SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_COMMAND_REGISTER;
SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_COMPLEMENT_MASK;
SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_DATA_REGISTER_0;
SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_DATA_REGISTER_1;
SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_FSISCRPD1;
SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_FSISCRPD2;
SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_FSISCRPD3;
SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_INTERRUPT;
SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_SCPSIZE;
SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_SET_PIB_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_STATUS;
SCOMT_ODY_USE_T_CFAM_FSI_W_FSI2PIB_TRUE_MASK;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_DNFIFO_DATA_OUT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_ACK_EOT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_DATA_IN;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_MTC;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_REQ_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_SIG_EOT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HDNFIFO_DATA_OUT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_ACK_EOT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_DATA_IN;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_MTC;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_REQ_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_SIG_EOT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HDOWNFIFO_STATUS;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_ACK_EOT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_DATA_IN;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_DATA_OUT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_REQ_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_SIG_EOT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_HUPFIFO_STATUS;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_ACK_EOT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_DATA_IN;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_DATA_OUT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_REQ_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_SIG_EOT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE1_STATUS;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_ACK_EOT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_DATA_IN;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_DATA_OUT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_REQ_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_SIG_EOT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE2_STATUS;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_ACK_EOT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_DATA_IN;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_DATA_OUT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_REQ_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_SIG_EOT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE3_STATUS;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_ACK_EOT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_DATA_IN;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_DATA_OUT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_REQ_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_SIG_EOT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE4_STATUS;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_ACK_EOT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_DATA_IN;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_DATA_OUT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_REQ_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_SIG_EOT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE5_STATUS;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_ACK_EOT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_DATA_IN;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_DATA_OUT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_REQ_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_SIG_EOT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE6_STATUS;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_ACK_EOT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_DATA_IN;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_DATA_OUT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_REQ_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_SIG_EOT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE7_STATUS;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_ACK_EOT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_DATA_IN;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_DATA_OUT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_REQ_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_SIG_EOT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE8_STATUS;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACC;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_PIPE_ACCMID;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_ACK_EOT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_DATA_IN;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_DATA_OUT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_REQ_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_RESET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_SIG_EOT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_FSB_UPFIFO_STATUS;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_GPIO_INPUT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_COND;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_ENABLE;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_POLARITY;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_GPIO_INT_STATUS;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_GPIO_MODE;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_GPIO_OUTPUT_EN;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_SBE2FSI_INTR_CLEAR;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_SBE2FSI_INTR_SET;
SCOMT_ODY_USE_T_CFAM_FSI_W_SBE_FIFO_SBE2FSI_INTR_STATUS;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_COMMAND_REGISTER_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_CONTROL_REGISTER_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_DATA0TO7_REGISTER_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_DATA0TO7_REGISTER_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_DATA0TO7_REGISTER_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_DATA0TO7_REGISTER_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_DATA8TO15_REGISTER_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_DATA8TO15_REGISTER_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_DATA8TO15_REGISTER_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_DATA8TO15_REGISTER_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_EXTENDED_STATUS_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_FIFO1_REGISTER_READ_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_FIFO4_REGISTER_READ_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_I2C_BUSY_REGISTER_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_ERR_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_ERR_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_ERR_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_ERR_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_I2C_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_I2C_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_I2C_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_I2C_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_S_SCL_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_S_SCL_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_S_SCL_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_S_SCL_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_S_SDA_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_S_SDA_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_S_SDA_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_RESET_S_SDA_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_SET_S_SCL_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_SET_S_SCL_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_SET_S_SCL_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_SET_S_SCL_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_SET_S_SDA_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_SET_S_SDA_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_SET_S_SDA_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_IMM_SET_S_SDA_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPTS_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPTS_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPTS_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPTS_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPT_COND_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPT_COND_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPT_COND_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPT_COND_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_INTERRUPT_MASK_REGISTER_READ_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_MODE_REGISTER_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_MODE_REGISTER_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_MODE_REGISTER_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_MODE_REGISTER_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_PIBI2CC_ATOMIC_LOCK_REG_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_PIBI2CC_PROTECT_MODE_REG_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_RESET_REGISTER_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_RESET_REGISTER_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_RESET_REGISTER_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_RESET_REGISTER_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_RESIDUAL_FRONT_END_BACK_LENGTH_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_STATUS_REGISTER_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_STATUS_REGISTER_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_STATUS_REGISTER_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_STATUS_REGISTER_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_STATUS_REGISTER_ENGINE_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_B;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_C;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_D;
SCOMT_ODY_USE_T_TPCHIP_PIB_I2CC_WATER_MARK_REGISTER_E;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL0_CLOCK_CONFIG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL0_CONFIG1;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL0_COUNTER;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL0_ERROR_INJECT_;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL0_MEMORY_MAPPING;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL0_RECEIVE_DATA_REG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL0_SEQUENCER_OP_REG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL0_STATUS_REG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL0_TRANSMIT_DATA_REG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL1_CLOCK_CONFIG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL1_CONFIG1;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL1_COUNTER;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL1_ERROR_INJECT_;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL1_MEMORY_MAPPING;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL1_RECEIVE_DATA_REG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL1_SEQUENCER_OP_REG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL1_STATUS_REG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL1_TRANSMIT_DATA_REG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL2_CLOCK_CONFIG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL2_CONFIG1;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL2_COUNTER;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL2_ERROR_INJECT_;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL2_MEMORY_MAPPING;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL2_RECEIVE_DATA_REG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL2_SEQUENCER_OP_REG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL2_STATUS_REG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL2_TRANSMIT_DATA_REG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL3_CLOCK_CONFIG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL3_CONFIG1;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL3_COUNTER;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL3_ERROR_INJECT_;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL3_MEMORY_MAPPING;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL3_RECEIVE_DATA_REG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL3_SEQUENCER_OP_REG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL3_STATUS_REG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL3_TRANSMIT_DATA_REG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL4_CLOCK_CONFIG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL4_CONFIG1;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL4_COUNTER;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL4_ERROR_INJECT_;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL4_MEMORY_MAPPING;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL4_RECEIVE_DATA_REG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL4_SEQUENCER_OP_REG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL4_STATUS_REG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPIMC_SPICTL4_TRANSMIT_DATA_REG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPM_MIB_XISIB;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIICAC;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XIMEM;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_MIB_PPE_XISGB;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGINF;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIDBGPRO;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMDBG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMEDR;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMGA;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIRAMRA;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPM_SBEPPE_PPE_XIXCR;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_ECC_CAPTURE_REG;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_FIR_MASK_REGISTER;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_ADDRESS_REGISTER;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_CONTROL_REGISTER;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_RESET_REGISTER;
SCOMT_ODY_USE_T_TPCHIP_PIB_SPPE_SBEPRV_ACS_CTRL_COMP_PIBMEM_STATUS_REG;
SCOMT_ODY_USE_T_TPCHIP_TPC_ITR_FMU_MODE;
SCOMT_ODY_USE_T_TPCHIP_TPC_ITR_FMU_OSC_CNTR1_RESULT;
SCOMT_ODY_USE_T_TPCHIP_TPC_ITR_FMU_OSC_CNTR2_RESULT;
SCOMT_ODY_USE_T_TPCHIP_TPC_ITR_FMU_PULSE_GEN;
SCOMT_ODY_USE_T_TPCHIP_TPC_ITR_FMU_TRIGGER;
SCOMT_OMI_USE_D_REG_CMN_CONFIG;
SCOMT_OMI_USE_D_REG_DL0_CONFIG0;
SCOMT_OMI_USE_D_REG_DL0_CONFIG1;
SCOMT_OMI_USE_D_REG_DL0_CYA2;
SCOMT_OMI_USE_D_REG_DL0_CYA_BITS;
SCOMT_OMI_USE_D_REG_DL0_DEBUG_AID;
SCOMT_OMI_USE_D_REG_DL0_EDPL_MAX_COUNT;
SCOMT_OMI_USE_D_REG_DL0_ERROR_ACTION;
SCOMT_OMI_USE_D_REG_DL0_ERROR_HOLD;
SCOMT_OMI_USE_D_REG_DL0_ERROR_MASK;
SCOMT_OMI_USE_D_REG_DL0_RMT_CONFIG;
SCOMT_OMI_USE_D_REG_DL0_RMT_INFO;
SCOMT_OMI_USE_D_REG_DL0_STATUS;
SCOMT_OMI_USE_D_REG_DL0_TRAINING_STATUS;
SCOMT_OMI_USE_D_REG_MC_OMI_FIR;
SCOMT_OMI_USE_D_REG_MC_OMI_FIR_CFGLXSTOP;
SCOMT_OMI_USE_D_REG_MC_OMI_FIR_CFGRECOV;
SCOMT_OMI_USE_D_REG_MC_OMI_FIR_CFGSPATTN;
SCOMT_OMI_USE_D_REG_MC_OMI_FIR_CFGXSTOP;
SCOMT_OMI_USE_D_REG_MC_OMI_FIR_MASK;
SCOMT_OMI_USE_D_REG_MC_OMI_FIR_WOF;
SCOMT_OMI_USE_D_REG_PMU_CNTR;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_0_PLREGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_10_PLREGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_11_PLREGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_12_PLREGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_13_PLREGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_14_PLREGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_15_PLREGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_16_PLREGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_17_PLREGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_1_PLREGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_2_PLREGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_3_PLREGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_4_PLREGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_5_PLREGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_6_PLREGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_7_PLREGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_8_PLREGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_9_PLREGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_CNT21_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_CNT22_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_CNT27_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_CNT28_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_CNT29_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_CNT30_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_CNTL1_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_CNTL2_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_CNTL3_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_CNTLX23_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_SPARE_MODE_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT11_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT12_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT13_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT14_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT15_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT16_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT17_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT18_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT19_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT1_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT20_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT21_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT22_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT23_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT28_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT29_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT2_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT30_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT4_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT5_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT6_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_DATASM_REGS_STAT7_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_CNTL1_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_CNTL2_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_CNTL3_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_CNTL5_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_CNTLX4_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_FIR1_ERROR_INJECT_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_FIR1_MASK_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_FIR1_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE10_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE11_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE12_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE13_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE14_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE15_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE16_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE17_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE18_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE19_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE1_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE20_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE21_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE22_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE23_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE24_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE25_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE26_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE27_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE2_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE3_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE4_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE5_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE6_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE7_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE8_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_MODE9_PG;
SCOMT_OMI_USE_OMI0_RX_GRP0_CTL_REGS_SPARE_MODE_PG;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTL11_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTL12_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTL14_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTL16_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTL17_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTL18_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTL3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTL4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTL6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTL7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTL8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTLX10_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTLX13_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTLX15_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTLX19_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTLX1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTLX5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_CNTLX9_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_FIR_ERROR_INJECT_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_FIR_MASK_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_FIR_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_MODE10_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_MODE2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_MODE3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_MODE4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_MODE5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_MODE6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_MODE7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_MODE8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_MODE9_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_RESET_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_SPARE_MODE_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_STAT2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_STAT3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_STAT4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_STAT5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_STAT6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_STAT7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_BIT_REGS_STAT8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL10_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL11_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL12_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL13_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL14_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL15_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL16_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL17_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL18_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTL8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_CNTLX9_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_DATA_SPARE_MODE_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX19_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX20_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX21_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX22_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX27_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX28_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX29_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX30_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX31_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX32_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX33_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX34_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX35_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX36_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX37_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX38_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX39_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX40_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX41_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX42_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX43_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX44_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX45_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX46_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX47_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX48_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX49_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX50_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX51_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX52_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX53_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX54_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX55_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX56_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX57_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_A_CNTLX58_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX23_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX24_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX25_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX26_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX59_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX60_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX61_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX62_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX63_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX64_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX65_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX66_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX67_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX68_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX69_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX70_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX71_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX72_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX73_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX74_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX75_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX76_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX77_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX78_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX79_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX80_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX81_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX82_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX83_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX84_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX85_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX86_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX87_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX88_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX89_PL;
SCOMT_OMI_USE_OMI0_RX_LANE0_RD_DAC_REGS_LOFF_B_CNTLX90_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTL11_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTL12_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTL14_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTL16_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTL17_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTL18_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTL3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTL4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTL6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTL7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTL8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTLX10_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTLX13_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTLX15_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTLX19_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTLX1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTLX5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_CNTLX9_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_FIR_ERROR_INJECT_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_FIR_MASK_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_FIR_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_MODE10_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_MODE2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_MODE3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_MODE4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_MODE5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_MODE6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_MODE7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_MODE8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_MODE9_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_RESET_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_SPARE_MODE_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_STAT2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_STAT3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_STAT4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_STAT5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_STAT6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_STAT7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_BIT_REGS_STAT8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL10_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL11_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL12_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL13_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL14_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL15_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL16_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL17_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL18_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTL8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_CNTLX9_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_DATA_SPARE_MODE_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX19_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX20_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX21_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX22_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX27_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX28_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX29_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX30_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX31_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX32_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX33_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX34_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX35_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX36_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX37_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX38_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX39_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX40_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX41_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX42_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX43_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX44_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX45_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX46_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX47_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX48_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX49_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX50_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX51_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX52_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX53_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX54_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX55_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX56_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX57_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_A_CNTLX58_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX23_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX24_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX25_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX26_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX59_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX60_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX61_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX62_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX63_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX64_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX65_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX66_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX67_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX68_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX69_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX70_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX71_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX72_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX73_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX74_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX75_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX76_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX77_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX78_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX79_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX80_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX81_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX82_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX83_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX84_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX85_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX86_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX87_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX88_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX89_PL;
SCOMT_OMI_USE_OMI0_RX_LANE1_RD_DAC_REGS_LOFF_B_CNTLX90_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTL11_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTL12_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTL14_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTL16_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTL17_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTL18_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTL3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTL4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTL6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTL7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTL8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTLX10_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTLX13_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTLX15_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTLX19_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTLX1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTLX5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_CNTLX9_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_FIR_ERROR_INJECT_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_FIR_MASK_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_FIR_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_MODE10_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_MODE2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_MODE3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_MODE4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_MODE5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_MODE6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_MODE7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_MODE8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_MODE9_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_RESET_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_SPARE_MODE_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_STAT2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_STAT3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_STAT4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_STAT5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_STAT6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_STAT7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_BIT_REGS_STAT8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL10_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL11_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL12_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL13_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL14_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL15_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL16_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL17_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL18_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTL8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_CNTLX9_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_DATA_SPARE_MODE_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX19_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX20_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX21_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX22_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX27_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX28_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX29_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX30_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX31_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX32_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX33_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX34_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX35_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX36_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX37_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX38_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX39_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX40_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX41_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX42_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX43_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX44_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX45_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX46_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX47_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX48_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX49_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX50_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX51_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX52_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX53_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX54_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX55_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX56_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX57_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_A_CNTLX58_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX23_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX24_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX25_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX26_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX59_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX60_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX61_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX62_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX63_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX64_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX65_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX66_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX67_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX68_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX69_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX70_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX71_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX72_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX73_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX74_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX75_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX76_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX77_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX78_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX79_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX80_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX81_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX82_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX83_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX84_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX85_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX86_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX87_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX88_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX89_PL;
SCOMT_OMI_USE_OMI0_RX_LANE2_RD_DAC_REGS_LOFF_B_CNTLX90_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTL11_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTL12_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTL14_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTL16_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTL17_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTL18_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTL3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTL4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTL6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTL7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTL8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTLX10_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTLX13_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTLX15_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTLX19_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTLX1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTLX5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_CNTLX9_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_FIR_ERROR_INJECT_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_FIR_MASK_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_FIR_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_MODE10_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_MODE2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_MODE3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_MODE4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_MODE5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_MODE6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_MODE7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_MODE8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_MODE9_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_RESET_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_SPARE_MODE_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_STAT2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_STAT3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_STAT4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_STAT5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_STAT6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_STAT7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_BIT_REGS_STAT8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL10_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL11_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL12_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL13_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL14_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL15_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL16_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL17_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL18_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTL8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_CNTLX9_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_DATA_SPARE_MODE_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX19_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX20_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX21_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX22_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX27_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX28_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX29_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX30_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX31_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX32_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX33_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX34_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX35_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX36_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX37_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX38_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX39_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX40_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX41_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX42_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX43_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX44_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX45_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX46_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX47_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX48_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX49_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX50_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX51_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX52_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX53_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX54_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX55_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX56_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX57_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_A_CNTLX58_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX23_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX24_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX25_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX26_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX59_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX60_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX61_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX62_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX63_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX64_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX65_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX66_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX67_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX68_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX69_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX70_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX71_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX72_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX73_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX74_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX75_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX76_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX77_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX78_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX79_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX80_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX81_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX82_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX83_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX84_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX85_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX86_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX87_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX88_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX89_PL;
SCOMT_OMI_USE_OMI0_RX_LANE3_RD_DAC_REGS_LOFF_B_CNTLX90_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTL11_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTL12_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTL14_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTL16_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTL17_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTL18_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTL3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTL4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTL6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTL7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTL8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTLX10_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTLX13_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTLX15_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTLX19_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTLX1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTLX5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_CNTLX9_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_FIR_ERROR_INJECT_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_FIR_MASK_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_FIR_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_MODE10_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_MODE2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_MODE3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_MODE4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_MODE5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_MODE6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_MODE7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_MODE8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_MODE9_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_RESET_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_SPARE_MODE_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_STAT2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_STAT3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_STAT4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_STAT5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_STAT6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_STAT7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_BIT_REGS_STAT8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL10_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL11_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL12_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL13_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL14_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL15_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL16_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL17_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL18_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTL8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_CNTLX9_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_DATA_SPARE_MODE_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX19_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX20_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX21_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX22_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX27_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX28_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX29_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX30_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX31_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX32_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX33_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX34_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX35_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX36_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX37_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX38_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX39_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX40_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX41_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX42_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX43_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX44_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX45_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX46_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX47_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX48_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX49_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX50_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX51_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX52_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX53_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX54_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX55_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX56_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX57_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_A_CNTLX58_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX23_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX24_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX25_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX26_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX59_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX60_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX61_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX62_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX63_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX64_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX65_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX66_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX67_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX68_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX69_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX70_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX71_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX72_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX73_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX74_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX75_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX76_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX77_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX78_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX79_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX80_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX81_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX82_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX83_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX84_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX85_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX86_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX87_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX88_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX89_PL;
SCOMT_OMI_USE_OMI0_RX_LANE4_RD_DAC_REGS_LOFF_B_CNTLX90_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTL11_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTL12_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTL14_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTL16_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTL17_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTL18_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTL3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTL4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTL6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTL7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTL8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTLX10_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTLX13_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTLX15_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTLX19_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTLX1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTLX5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_CNTLX9_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_FIR_ERROR_INJECT_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_FIR_MASK_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_FIR_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_MODE10_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_MODE2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_MODE3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_MODE4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_MODE5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_MODE6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_MODE7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_MODE8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_MODE9_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_RESET_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_SPARE_MODE_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_STAT2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_STAT3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_STAT4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_STAT5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_STAT6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_STAT7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_BIT_REGS_STAT8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL10_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL11_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL12_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL13_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL14_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL15_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL16_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL17_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL18_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTL8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_CNTLX9_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_DATA_SPARE_MODE_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX19_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX20_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX21_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX22_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX27_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX28_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX29_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX30_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX31_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX32_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX33_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX34_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX35_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX36_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX37_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX38_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX39_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX40_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX41_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX42_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX43_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX44_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX45_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX46_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX47_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX48_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX49_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX50_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX51_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX52_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX53_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX54_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX55_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX56_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX57_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_A_CNTLX58_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX23_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX24_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX25_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX26_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX59_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX60_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX61_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX62_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX63_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX64_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX65_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX66_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX67_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX68_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX69_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX70_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX71_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX72_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX73_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX74_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX75_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX76_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX77_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX78_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX79_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX80_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX81_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX82_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX83_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX84_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX85_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX86_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX87_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX88_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX89_PL;
SCOMT_OMI_USE_OMI0_RX_LANE5_RD_DAC_REGS_LOFF_B_CNTLX90_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTL11_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTL12_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTL14_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTL16_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTL17_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTL18_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTL3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTL4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTL6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTL7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTL8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTLX10_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTLX13_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTLX15_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTLX19_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTLX1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTLX5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_CNTLX9_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_FIR_ERROR_INJECT_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_FIR_MASK_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_FIR_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_MODE10_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_MODE2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_MODE3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_MODE4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_MODE5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_MODE6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_MODE7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_MODE8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_MODE9_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_RESET_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_SPARE_MODE_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_STAT2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_STAT3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_STAT4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_STAT5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_STAT6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_STAT7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_BIT_REGS_STAT8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL10_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL11_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL12_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL13_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL14_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL15_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL16_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL17_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL18_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTL8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_CNTLX9_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_DATA_SPARE_MODE_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX19_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX20_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX21_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX22_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX27_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX28_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX29_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX30_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX31_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX32_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX33_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX34_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX35_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX36_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX37_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX38_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX39_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX40_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX41_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX42_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX43_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX44_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX45_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX46_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX47_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX48_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX49_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX50_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX51_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX52_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX53_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX54_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX55_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX56_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX57_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_A_CNTLX58_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX23_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX24_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX25_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX26_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX59_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX60_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX61_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX62_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX63_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX64_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX65_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX66_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX67_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX68_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX69_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX70_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX71_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX72_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX73_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX74_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX75_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX76_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX77_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX78_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX79_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX80_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX81_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX82_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX83_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX84_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX85_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX86_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX87_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX88_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX89_PL;
SCOMT_OMI_USE_OMI0_RX_LANE6_RD_DAC_REGS_LOFF_B_CNTLX90_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTL11_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTL12_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTL14_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTL16_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTL17_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTL18_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTL3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTL4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTL6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTL7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTL8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTLX10_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTLX13_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTLX15_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTLX19_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTLX1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTLX5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_CNTLX9_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_FIR_ERROR_INJECT_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_FIR_MASK_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_FIR_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_MODE10_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_MODE2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_MODE3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_MODE4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_MODE5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_MODE6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_MODE7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_MODE8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_MODE9_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_RESET_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_SPARE_MODE_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_STAT2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_STAT3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_STAT4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_STAT5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_STAT6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_STAT7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_BIT_REGS_STAT8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL10_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL11_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL12_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL13_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL14_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL15_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL16_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL17_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL18_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL1_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL2_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL3_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL4_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL5_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL6_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL7_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTL8_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_CNTLX9_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_DATA_SPARE_MODE_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX19_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX20_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX21_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX22_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX27_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX28_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX29_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX30_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX31_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX32_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX33_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX34_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX35_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX36_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX37_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX38_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX39_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX40_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX41_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX42_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX43_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX44_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX45_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX46_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX47_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX48_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX49_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX50_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX51_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX52_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX53_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX54_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX55_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX56_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX57_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_A_CNTLX58_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX23_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX24_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX25_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX26_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX59_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX60_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX61_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX62_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX63_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX64_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX65_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX66_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX67_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX68_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX69_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX70_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX71_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX72_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX73_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX74_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX75_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX76_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX77_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX78_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX79_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX80_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX81_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX82_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX83_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX84_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX85_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX86_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX87_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX88_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX89_PL;
SCOMT_OMI_USE_OMI0_RX_LANE7_RD_DAC_REGS_LOFF_B_CNTLX90_PL;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_0_PL_REGS_CNTL1;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_0_PL_REGS_CNTLX2;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_0_PL_REGS_STAT1;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_1_PL_REGS_CNTL1;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_1_PL_REGS_CNTLX2;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_1_PL_REGS_STAT1;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_2_PL_REGS_CNTL1;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_2_PL_REGS_CNTLX2;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_2_PL_REGS_STAT1;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_3_PL_REGS_CNTL1;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_3_PL_REGS_CNTLX2;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_3_PL_REGS_STAT1;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_4_PL_REGS_CNTL1;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_4_PL_REGS_CNTLX2;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_4_PL_REGS_STAT1;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_5_PL_REGS_CNTL1;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_5_PL_REGS_CNTLX2;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_5_PL_REGS_STAT1;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_6_PL_REGS_CNTL1;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_6_PL_REGS_CNTLX2;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_6_PL_REGS_STAT1;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_7_PL_REGS_CNTL1;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_7_PL_REGS_CNTLX2;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_7_PL_REGS_STAT1;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT10;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT11;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT12;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT13;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT14;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT15;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT16;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT17;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT18;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT19;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT20;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT32;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNT33;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNTL5;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNTL6;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNTL7;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNTL8;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_CNTL9;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_DATASM_STAT24;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_DATASM_STAT25;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_DATASM_STAT26;
SCOMT_OMI_USE_OMI0_RX_MG0_CPLT_PG_REGS_DATASM_STAT27;
SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_CNTL10_PG;
SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_CNTL11_PG;
SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_CNTL1_PG;
SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_CNTL2_PG;
SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_CNTL3_PG;
SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_CNTL4_PG;
SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_CNTL5_PG;
SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_CNTL6_PG;
SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_CNTL7_PG;
SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_CNTL8_PG;
SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_CNTL9_PG;
SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_MODE1_PG;
SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_REGS_SPARE_MODE_PG;
SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_SM_REGS_CTLSM_SPARE_MODE_PG;
SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_SM_REGS_CTLSM_STAT6_PG;
SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_SM_REGS_FIR_ERROR_INJECT_PG;
SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_SM_REGS_FIR_MASK_PG;
SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_SM_REGS_FIR_PG;
SCOMT_OMI_USE_OMI0_TX_GRP0_CTL_SM_REGS_FIR_RESET_PG;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL10_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL11_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL12_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL13_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL14_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL15_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL16_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL17_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL18_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL1G_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL30_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL3_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL4_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL5_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL6_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_CNTL9_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_FIR_ERROR_INJECT_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_FIR_MASK_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_FIR_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_MODE2_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_MODE3_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_MODE4_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_RESET_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_TX_LANE0_DD_BIT_REGS_STAT2_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL10_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL11_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL12_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL13_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL14_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL15_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL16_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL17_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL18_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL1G_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL30_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL3_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL4_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL5_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL6_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_CNTL9_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_FIR_ERROR_INJECT_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_FIR_MASK_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_FIR_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_MODE2_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_MODE3_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_MODE4_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_RESET_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_TX_LANE1_DD_BIT_REGS_STAT2_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL10_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL11_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL12_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL13_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL14_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL15_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL16_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL17_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL18_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL1G_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL30_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL3_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL4_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL5_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL6_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_CNTL9_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_FIR_ERROR_INJECT_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_FIR_MASK_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_FIR_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_MODE2_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_MODE3_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_MODE4_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_RESET_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_TX_LANE2_DD_BIT_REGS_STAT2_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL10_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL11_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL12_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL13_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL14_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL15_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL16_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL17_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL18_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL1G_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL30_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL3_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL4_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL5_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL6_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_CNTL9_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_FIR_ERROR_INJECT_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_FIR_MASK_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_FIR_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_MODE2_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_MODE3_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_MODE4_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_RESET_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_TX_LANE3_DD_BIT_REGS_STAT2_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL10_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL11_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL12_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL13_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL14_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL15_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL16_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL17_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL18_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL1G_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL30_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL3_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL4_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL5_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL6_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_CNTL9_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_FIR_ERROR_INJECT_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_FIR_MASK_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_FIR_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_MODE2_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_MODE3_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_MODE4_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_RESET_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_TX_LANE4_DD_BIT_REGS_STAT2_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL10_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL11_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL12_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL13_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL14_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL15_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL16_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL17_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL18_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL1G_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL30_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL3_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL4_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL5_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL6_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_CNTL9_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_FIR_ERROR_INJECT_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_FIR_MASK_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_FIR_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_MODE2_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_MODE3_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_MODE4_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_RESET_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_TX_LANE5_DD_BIT_REGS_STAT2_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL10_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL11_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL12_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL13_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL14_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL15_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL16_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL17_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL18_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL1G_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL30_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL3_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL4_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL5_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL6_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_CNTL9_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_FIR_ERROR_INJECT_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_FIR_MASK_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_FIR_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_MODE2_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_MODE3_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_MODE4_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_RESET_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_TX_LANE6_DD_BIT_REGS_STAT2_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL10_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL11_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL12_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL13_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL14_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL15_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL16_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL17_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL18_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL1G_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL30_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL3_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL4_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL5_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL6_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_CNTL9_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_FIR_ERROR_INJECT_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_FIR_MASK_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_FIR_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_MODE1_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_MODE2_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_MODE3_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_MODE4_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_RESET_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_STAT1_PL;
SCOMT_OMI_USE_OMI0_TX_LANE7_DD_BIT_REGS_STAT2_PL;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_0_PL_REGS_STAT1;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_1_PL_REGS_STAT1;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_2_PL_REGS_STAT1;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_3_PL_REGS_STAT1;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_4_PL_REGS_STAT1;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_5_PL_REGS_STAT1;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_6_PL_REGS_STAT1;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_7_PL_REGS_STAT1;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL1;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL10;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL11;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL12;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL13;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL14;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL2;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL3;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL4;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL5;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL6;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL7;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL8;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CNTL9;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CTLSM_STAT2;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CTLSM_STAT3;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CTLSM_STAT4;
SCOMT_OMI_USE_OMI0_TX_MG0_CPLT_PG_REGS_CTLSM_STAT5;
SCOMT_OMI_USE_PHY_PPE_WRAP0_ARB_CSAR;
SCOMT_OMI_USE_PHY_PPE_WRAP0_ARB_CSCR;
SCOMT_OMI_USE_PHY_PPE_WRAP0_ARB_CSDR;
SCOMT_OMI_USE_PHY_PPE_WRAP0_MIB_XIICAC;
SCOMT_OMI_USE_PHY_PPE_WRAP0_MIB_XIMEM;
SCOMT_OMI_USE_PHY_PPE_WRAP0_MIB_XISGB;
SCOMT_OMI_USE_PHY_PPE_WRAP0_SCOMIF_SCOM_MODE_PB;
SCOMT_OMI_USE_PHY_PPE_WRAP0_SCOM_CNTL;
SCOMT_OMI_USE_PHY_PPE_WRAP0_SCOM_FIR;
SCOMT_OMI_USE_PHY_PPE_WRAP0_SCOM_FIR_MASK;
SCOMT_OMI_USE_PHY_PPE_WRAP0_SCOM_FLAGS;
SCOMT_OMI_USE_PHY_PPE_WRAP0_SCOM_FUNC;
SCOMT_OMI_USE_PHY_PPE_WRAP0_SCOM_INTR;
SCOMT_OMI_USE_PHY_PPE_WRAP0_SCOM_INTR_AND_MASK;
SCOMT_OMI_USE_PHY_PPE_WRAP0_SCOM_INTR_OR_MASK;
SCOMT_OMI_USE_PHY_PPE_WRAP0_SCOM_WORK_REG1;
SCOMT_OMI_USE_PHY_PPE_WRAP0_SCOM_WORK_REG2;
SCOMT_OMI_USE_PHY_PPE_WRAP0_XIDBGINF;
SCOMT_OMI_USE_PHY_PPE_WRAP0_XIDBGPRO;
SCOMT_OMI_USE_PHY_PPE_WRAP0_XIRAMDBG;
SCOMT_OMI_USE_PHY_PPE_WRAP0_XIRAMEDR;
SCOMT_OMI_USE_PHY_PPE_WRAP0_XIRAMGA;
SCOMT_OMI_USE_PHY_PPE_WRAP0_XIRAMRA;
SCOMT_OMI_USE_PHY_PPE_WRAP0_XIXCR;
SCOMT_OMI_USE_PHY_SCOM_MAC0_CFG_RECOV;
SCOMT_OMI_USE_PHY_SCOM_MAC0_LFIR_MASK_REG;
SCOMT_OMI_USE_PHY_SCOM_MAC0_LFIR_REG;
SCOMT_OMI_USE_PHY_SCOM_MAC0_LFIR_WOF_REG;
SCOMT_PERV_USE_CFAM_FSI_W_I2CR_TP_COMP_FIRST_ERROR_LOG;
SCOMT_PERV_USE_CFAM_FSI_W_I2CR_TP_COMP_I2CRCONFIG;
SCOMT_PERV_USE_CFAM_FSI_W_I2CR_TP_COMP_I2CRERRORS;
SCOMT_PERV_USE_CFAM_FSI_W_I2CR_TP_COMP_I2CRSTATUS;
SCOMT_PERV_USE_CFAM_FSI_W_I2CR_TP_COMP_SCRATCH;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_0_A;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_0_B;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_2_A;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_2_B;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_A;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_B;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_SLAVE_A_DOORBELL_INTERRUPT_MASK;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_0_A;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_0_B;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_1_A;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_1_B;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_A;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_B;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_CS;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_HIST;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_ENVSTAT;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_TR;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_TR_HIST;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_2A;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_GPWRP;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_I2CDEVICEID_REGISTER;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_0;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_1;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_10;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_11;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_12;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_13;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_14;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_15;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_2;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_3;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_4;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_5;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_6;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_7;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_8;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_9;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_0;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_1;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_10;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_11;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_12;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_13;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_14;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_15;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_2;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_3;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_4;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_5;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_6;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_7;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_8;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_9;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_0;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_1;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_10;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_11;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_12;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_13;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_14;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_15;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_2;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_3;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_4;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_5;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_6;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_7;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_8;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_9;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_0;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_1;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_10;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_11;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_12;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_13;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_14;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_15;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_2;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_3;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_4;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_5;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_6;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_7;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_8;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_9;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_COPY;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_COPY;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL0;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL1;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL2;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL3;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_COPY;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_COPY;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_COPY;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_COPY;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_COPY;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_COPY;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_COPY;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_COPY;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_COPY;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_MSG;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_1;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_10;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_11;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_12;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_13;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_14;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_15;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_16;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_2;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_3;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_4;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_5;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_6;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_7;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_8;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_9;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_ERROR_STATUS;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_INTERRUPT;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MASK_1;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH;
SCOMT_PERV_USE_CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS2LTH;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_DATA_REGISTER;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_CTRL;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_STATUS;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_I2CC_RSPID_CONFIG_REG_B;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_I2CC_RSPID_CONFIG_REG_C;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_I2CC_RSPID_CONFIG_REG_E;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG0;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG1;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG10;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG11;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG12;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG13;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG14;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG15;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG2;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG3;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG4;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG5;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG6;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG7;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG8;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG9;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_MODE_REGISTER;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_PRGM_REGISTER;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_RESET_REGISTER;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER;
SCOMT_PERV_USE_CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG0;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG1;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG10;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG100;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG101;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG102;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG103;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG104;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG105;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG106;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG107;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG108;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG109;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG11;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG110;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG111;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG112;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG113;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG114;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG115;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG116;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG117;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG118;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG119;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG12;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG120;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG121;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG122;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG123;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG124;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG125;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG126;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG127;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG13;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG14;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG15;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG16;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG17;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG18;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG19;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG2;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG20;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG21;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG22;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG23;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG24;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG25;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG26;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG27;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG28;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG29;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG3;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG30;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG31;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG32;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG33;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG34;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG35;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG36;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG37;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG38;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG39;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG4;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG40;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG41;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG42;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG43;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG44;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG45;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG46;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG47;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG48;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG49;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG5;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG50;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG51;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG52;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG53;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG54;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG55;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG56;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG57;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG58;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG59;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG6;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG60;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG61;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG62;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG63;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG64;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG65;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG66;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG67;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG68;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG69;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG7;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG70;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG71;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG72;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG73;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG74;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG75;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG76;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG77;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG78;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG79;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG8;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG80;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG81;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG82;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG83;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG84;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG85;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG86;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG87;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG88;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG89;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG9;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG90;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG91;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG92;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG93;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG94;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG95;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG96;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG97;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG98;
SCOMT_PERV_USE_CFAM_OTPROM_SINGLE_OTP_ROM_REG99;
SCOMT_PERV_USE_TCMC_ATTN;
SCOMT_PERV_USE_TCMC_ATTN_MASK;
SCOMT_PERV_USE_TCMC_ATTN_UNMASKED;
SCOMT_PERV_USE_TCMC_BIST;
SCOMT_PERV_USE_TCMC_CC_ATOMIC_LOCK_REG;
SCOMT_PERV_USE_TCMC_CC_PROTECT_MODE_REG;
SCOMT_PERV_USE_TCMC_CC_STATUS;
SCOMT_PERV_USE_TCMC_CLK_REGION;
SCOMT_PERV_USE_TCMC_CLOCK_STAT_ARY;
SCOMT_PERV_USE_TCMC_CLOCK_STAT_NSL;
SCOMT_PERV_USE_TCMC_CLOCK_STAT_SL;
SCOMT_PERV_USE_TCMC_CPLT_CONF0;
SCOMT_PERV_USE_TCMC_CPLT_CONF1;
SCOMT_PERV_USE_TCMC_CPLT_CTRL0;
SCOMT_PERV_USE_TCMC_CPLT_CTRL1;
SCOMT_PERV_USE_TCMC_CPLT_CTRL2;
SCOMT_PERV_USE_TCMC_CPLT_CTRL3;
SCOMT_PERV_USE_TCMC_CPLT_CTRL4;
SCOMT_PERV_USE_TCMC_CPLT_CTRL5;
SCOMT_PERV_USE_TCMC_CPLT_STAT0;
SCOMT_PERV_USE_TCMC_CTRL_ATOMIC_LOCK_REG;
SCOMT_PERV_USE_TCMC_CTRL_PROTECT_MODE_REG;
SCOMT_PERV_USE_TCMC_DBG_CBS_CC;
SCOMT_PERV_USE_TCMC_DCM_CC_REALIGN_GO;
SCOMT_PERV_USE_TCMC_EPS_DBG_DEBUG_TRACE_CONTROL;
SCOMT_PERV_USE_TCMC_EPS_DBG_INST1_COND_REG_1;
SCOMT_PERV_USE_TCMC_EPS_DBG_INST1_COND_REG_2;
SCOMT_PERV_USE_TCMC_EPS_DBG_INST1_COND_REG_3;
SCOMT_PERV_USE_TCMC_EPS_DBG_INST2_COND_REG_1;
SCOMT_PERV_USE_TCMC_EPS_DBG_INST2_COND_REG_2;
SCOMT_PERV_USE_TCMC_EPS_DBG_INST2_COND_REG_3;
SCOMT_PERV_USE_TCMC_EPS_DBG_MODE_REG;
SCOMT_PERV_USE_TCMC_EPS_DBG_TRACE_MODE_REG_2;
SCOMT_PERV_USE_TCMC_EPS_DBG_TRACE_REG_0;
SCOMT_PERV_USE_TCMC_EPS_DBG_TRACE_REG_1;
SCOMT_PERV_USE_TCMC_EPS_DBG_XTRA_TRACE_MODE;
SCOMT_PERV_USE_TCMC_EPS_DTS01_RAW;
SCOMT_PERV_USE_TCMC_EPS_DTS01_RESULT;
SCOMT_PERV_USE_TCMC_EPS_DTS_CLEAR_RESULTS;
SCOMT_PERV_USE_TCMC_EPS_DTS_MEASURE_REQ;
SCOMT_PERV_USE_TCMC_EPS_DTS_MODE_REG;
SCOMT_PERV_USE_TCMC_EPS_DTS_SELECT;
SCOMT_PERV_USE_TCMC_EPS_ERROR_MASK_REG;
SCOMT_PERV_USE_TCMC_EPS_ERROR_REG;
SCOMT_PERV_USE_TCMC_EPS_FIR_ANY_LOCAL_ERR_MASK;
SCOMT_PERV_USE_TCMC_EPS_FIR_CFG_ATTN;
SCOMT_PERV_USE_TCMC_EPS_FIR_CFG_LXSTOP;
SCOMT_PERV_USE_TCMC_EPS_FIR_CFG_RECOV;
SCOMT_PERV_USE_TCMC_EPS_FIR_CFG_XSTOP;
SCOMT_PERV_USE_TCMC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1;
SCOMT_PERV_USE_TCMC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2;
SCOMT_PERV_USE_TCMC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3;
SCOMT_PERV_USE_TCMC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4;
SCOMT_PERV_USE_TCMC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5;
SCOMT_PERV_USE_TCMC_EPS_FIR_LOCAL_WOF;
SCOMT_PERV_USE_TCMC_EPS_FIR_MASK;
SCOMT_PERV_USE_TCMC_EPS_FIR_MODE_REG;
SCOMT_PERV_USE_TCMC_EPS_PSC_ADDR_TRAP_REG;
SCOMT_PERV_USE_TCMC_EPS_PSC_ATOMIC_LOCK_MASK_LATCH_REG;
SCOMT_PERV_USE_TCMC_EPS_PSC_PSCOM_ERROR_MASK;
SCOMT_PERV_USE_TCMC_EPS_PSC_PSCOM_MODE_REG;
SCOMT_PERV_USE_TCMC_EPS_PSC_PSCOM_STATUS_ERROR_REG;
SCOMT_PERV_USE_TCMC_EPS_PSC_RING_FENCE_MASK_LATCH_REG;
SCOMT_PERV_USE_TCMC_EPS_PSC_WRITE_PROTECT_ENABLE_REG;
SCOMT_PERV_USE_TCMC_EPS_PSC_WRITE_PROTECT_RINGS_REG;
SCOMT_PERV_USE_TCMC_EPS_SKITTER_CLKSRC_REG;
SCOMT_PERV_USE_TCMC_EPS_SKITTER_DATA0;
SCOMT_PERV_USE_TCMC_EPS_SKITTER_FORCE_REG;
SCOMT_PERV_USE_TCMC_EPS_SKITTER_MODE_REG;
SCOMT_PERV_USE_TCMC_ERROR_STATUS;
SCOMT_PERV_USE_TCMC_LFIR;
SCOMT_PERV_USE_TCMC_LOCAL_XSTOP;
SCOMT_PERV_USE_TCMC_LOCAL_XSTOP_MASK;
SCOMT_PERV_USE_TCMC_LOCAL_XSTOP_UNMASKED;
SCOMT_PERV_USE_TCMC_OPCG_ALIGN;
SCOMT_PERV_USE_TCMC_OPCG_CAPT1;
SCOMT_PERV_USE_TCMC_OPCG_CAPT2;
SCOMT_PERV_USE_TCMC_OPCG_CAPT3;
SCOMT_PERV_USE_TCMC_OPCG_REG0;
SCOMT_PERV_USE_TCMC_OPCG_REG1;
SCOMT_PERV_USE_TCMC_OPCG_REG2;
SCOMT_PERV_USE_TCMC_PCB_OPCG_GO;
SCOMT_PERV_USE_TCMC_PCB_OPCG_STOP;
SCOMT_PERV_USE_TCMC_PHASE_COUNTER_RESET;
SCOMT_PERV_USE_TCMC_RECOV;
SCOMT_PERV_USE_TCMC_RECOV_MASK;
SCOMT_PERV_USE_TCMC_RECOV_UNMASKED;
SCOMT_PERV_USE_TCMC_REGION_CCFLUSH_STATUS;
SCOMT_PERV_USE_TCMC_SCAN;
SCOMT_PERV_USE_TCMC_SCAN64;
SCOMT_PERV_USE_TCMC_SCAN64CONTSCAN;
SCOMT_PERV_USE_TCMC_SCAN_LONG_ROTATE;
SCOMT_PERV_USE_TCMC_SCAN_REGION_TYPE;
SCOMT_PERV_USE_TCMC_SYNC_CONFIG;
SCOMT_PERV_USE_TCMC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_0_CTRL_CONFIG;
SCOMT_PERV_USE_TCMC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_0_DATA_CONFIG;
SCOMT_PERV_USE_TCMC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_0_DATA_CONFIG_1;
SCOMT_PERV_USE_TCMC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_0_DATA_CONFIG_2;
SCOMT_PERV_USE_TCMC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_0_DATA_CONFIG_3;
SCOMT_PERV_USE_TCMC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_0_DATA_CONFIG_4;
SCOMT_PERV_USE_TCMC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_0_DATA_CONFIG_5;
SCOMT_PERV_USE_TCMC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_0_DATA_CONFIG_9;
SCOMT_PERV_USE_TCMC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_0_SAMP_TRACE_HI_DATA_REG;
SCOMT_PERV_USE_TCMC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_0_SAMP_TRACE_LO_DATA_REG;
SCOMT_PERV_USE_TCMC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_1_CTRL_CONFIG;
SCOMT_PERV_USE_TCMC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_1_DATA_CONFIG;
SCOMT_PERV_USE_TCMC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_1_DATA_CONFIG_0;
SCOMT_PERV_USE_TCMC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_1_DATA_CONFIG_2;
SCOMT_PERV_USE_TCMC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_1_DATA_CONFIG_3;
SCOMT_PERV_USE_TCMC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_1_DATA_CONFIG_4;
SCOMT_PERV_USE_TCMC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_1_DATA_CONFIG_5;
SCOMT_PERV_USE_TCMC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_1_DATA_CONFIG_9;
SCOMT_PERV_USE_TCMC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_1_SAMP_TRACE_HI_DATA_REG;
SCOMT_PERV_USE_TCMC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_1_SAMP_TRACE_LO_DATA_REG;
SCOMT_PERV_USE_TCMC_WOF;
SCOMT_PERV_USE_TCMC_XSTOP;
SCOMT_PERV_USE_TCMC_XSTOP1;
SCOMT_PERV_USE_TCMC_XSTOP2;
SCOMT_PERV_USE_TCMC_XSTOP3;
SCOMT_PERV_USE_TCMC_XSTOP4;
SCOMT_PERV_USE_TCMC_XSTOP5;
SCOMT_PERV_USE_TCMC_XSTOP_MASK;
SCOMT_PERV_USE_TCMC_XSTOP_UNMASKED;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_ASSIST_INTERRUPT_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_ATOMIC_LOCK_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_ATTN_INTERRUPT_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_CTRL0;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_CTRL1;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_EDRAM_STATUS;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_ERROR_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_HANG_PULSE_0_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_HANG_PULSE_1_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_HANG_PULSE_2_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_HANG_PULSE_3_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_HANG_PULSE_4_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_HANG_PULSE_5_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_HANG_PULSE_6_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_HEARTBEAT_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_LXSTOP_INTERRUPT_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_MULTICAST_GROUP_1;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_MULTICAST_GROUP_2;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_MULTICAST_GROUP_3;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_MULTICAST_GROUP_4;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_PLL_LOCK_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_PRE_COUNTER_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_PRIMARY_ADDRESS_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_PROTECT_MODE_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_RECOV_INTERRUPT_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_RESPONDER_CONFIG_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_TIMEOUT_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_VITAL_SCAN_OUT;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPMC_XSTOP_INTERRUPT_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_ASSIST_INTERRUPT_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_ATOMIC_LOCK_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_ATTN_INTERRUPT_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_CTRL0;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_CTRL1;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_EDRAM_STATUS;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_ERROR_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_HANG_PULSE_0_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_HANG_PULSE_1_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_HANG_PULSE_2_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_HANG_PULSE_3_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_HANG_PULSE_4_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_HANG_PULSE_5_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_HANG_PULSE_6_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_HEARTBEAT_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_LXSTOP_INTERRUPT_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_MULTICAST_GROUP_1;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_MULTICAST_GROUP_2;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_MULTICAST_GROUP_3;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_MULTICAST_GROUP_4;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_PLL_LOCK_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_PRE_COUNTER_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_PRIMARY_ADDRESS_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_PROTECT_MODE_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_RECOV_INTERRUPT_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_RESPONDER_CONFIG_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_TIMEOUT_REG;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_VITAL_SCAN_OUT;
SCOMT_PERV_USE_TPCHIP_NET_PCBRSPPERV_XSTOP_INTERRUPT_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_BIT_SEL_REG_2;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_COMP_INTR_ERROR_STATUS_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_COMP_INTR_HOST_MASK_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_COMP_INTR_INTERRUPT1_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_COMP_INTR_INTERRUPT2_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_COMP_INTR_INTERRUPT3_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_COMP_INTR_INTERRUPT4_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_COMP_INTR_INTERRUPT_CONF_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_COMP_INTR_INTERRUPT_HOLD_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_COMP_INTR_INTERRUPT_TYPE_MASK_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_DEVICE_ID_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_ERROR_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_FIRST_ERR_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_FIRST_REPLY_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_IGNORE_PAR_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_INTERRUPT_TYPE_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_MCAST_GRP_0_RESPONDERS_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_MCAST_GRP_1_RESPONDERS_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_MCAST_GRP_2_RESPONDERS_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_MCAST_GRP_3_RESPONDERS_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_MCAST_GRP_4_RESPONDERS_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_MCAST_GRP_5_RESPONDERS_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_MCAST_GRP_6_RESPONDERS_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_QRESET_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ACK_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL14_REG0;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL14_REG1;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL14_REG2;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL14_REG3;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL1_REG0;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL1_REG1;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL1_REG2;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL1_REG3;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL2_REG0;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL2_REG1;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL2_REG2;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL2_REG3;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL3_REG0;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL3_REG1;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL3_REG2;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL3_REG3;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL4_REG0;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL4_REG1;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL4_REG2;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL4_REG3;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL5_REG0;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL5_REG1;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL5_REG2;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL5_REG3;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL6_REG0;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL6_REG1;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL6_REG2;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL6_REG3;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL7_REG0;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL7_REG1;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL7_REG2;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL7_REG3;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL8_REG0;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL8_REG1;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL8_REG2;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL8_REG3;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL9_REG0;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL9_REG1;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL9_REG2;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_CTL9_REG3;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_REG0;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_REG1;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_REG2;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_REC_ERR_REG3;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_RESET_REG;
SCOMT_PERV_USE_TPCHIP_PIB_PCBMS_TIMEOUT_REG;
SCOMT_PERV_USE_TPCHIP_TPC_ATTN;
SCOMT_PERV_USE_TPCHIP_TPC_ATTN_MASK;
SCOMT_PERV_USE_TPCHIP_TPC_ATTN_UNMASKED;
SCOMT_PERV_USE_TPCHIP_TPC_BIST;
SCOMT_PERV_USE_TPCHIP_TPC_CC_ATOMIC_LOCK_REG;
SCOMT_PERV_USE_TPCHIP_TPC_CC_PROTECT_MODE_REG;
SCOMT_PERV_USE_TPCHIP_TPC_CC_STATUS;
SCOMT_PERV_USE_TPCHIP_TPC_CLK_REGION;
SCOMT_PERV_USE_TPCHIP_TPC_CLOCK_STAT_ARY;
SCOMT_PERV_USE_TPCHIP_TPC_CLOCK_STAT_NSL;
SCOMT_PERV_USE_TPCHIP_TPC_CLOCK_STAT_SL;
SCOMT_PERV_USE_TPCHIP_TPC_CPLT_CONF0;
SCOMT_PERV_USE_TPCHIP_TPC_CPLT_CONF1;
SCOMT_PERV_USE_TPCHIP_TPC_CPLT_CTRL0;
SCOMT_PERV_USE_TPCHIP_TPC_CPLT_CTRL1;
SCOMT_PERV_USE_TPCHIP_TPC_CPLT_CTRL2;
SCOMT_PERV_USE_TPCHIP_TPC_CPLT_CTRL3;
SCOMT_PERV_USE_TPCHIP_TPC_CPLT_CTRL4;
SCOMT_PERV_USE_TPCHIP_TPC_CPLT_CTRL5;
SCOMT_PERV_USE_TPCHIP_TPC_CPLT_STAT0;
SCOMT_PERV_USE_TPCHIP_TPC_CTRL_ATOMIC_LOCK_REG;
SCOMT_PERV_USE_TPCHIP_TPC_CTRL_PROTECT_MODE_REG;
SCOMT_PERV_USE_TPCHIP_TPC_DBG_CBS_CC;
SCOMT_PERV_USE_TPCHIP_TPC_DCM_CC_REALIGN_GO;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_DBG_DEBUG_TRACE_CONTROL;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_DBG_INST1_COND_REG_1;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_DBG_INST1_COND_REG_2;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_DBG_INST1_COND_REG_3;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_DBG_INST2_COND_REG_1;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_DBG_INST2_COND_REG_2;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_DBG_INST2_COND_REG_3;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_DBG_MODE_REG;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_DBG_TRACE_MODE_REG_2;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_DBG_TRACE_REG_0;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_DBG_TRACE_REG_1;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_DBG_XTRA_TRACE_MODE;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_DTS01_RAW;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_DTS01_RESULT;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_DTS_CLEAR_RESULTS;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_DTS_MEASURE_REQ;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_DTS_MODE_REG;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_DTS_SELECT;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_ERROR_MASK_REG;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_ERROR_REG;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_FIR_ANY_LOCAL_ERR_MASK;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_FIR_CFG_ATTN;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_FIR_CFG_LXSTOP;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_FIR_CFG_RECOV;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_FIR_CFG_XSTOP;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK1;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK2;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK4;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_FIR_LOCAL_WOF;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_FIR_MASK;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_FIR_MODE_REG;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_PSC_ADDR_TRAP_REG;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_PSC_ATOMIC_LOCK_MASK_LATCH_REG;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_PSC_PSCOM_ERROR_MASK;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_PSC_PSCOM_MODE_REG;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_PSC_PSCOM_STATUS_ERROR_REG;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_PSC_RING_FENCE_MASK_LATCH_REG;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_PSC_WRITE_PROTECT_ENABLE_REG;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_PSC_WRITE_PROTECT_RINGS_REG;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_SKITTER_CLKSRC_REG;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_SKITTER_DATA0;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_SKITTER_FORCE_REG;
SCOMT_PERV_USE_TPCHIP_TPC_EPS_SKITTER_MODE_REG;
SCOMT_PERV_USE_TPCHIP_TPC_ERROR_STATUS;
SCOMT_PERV_USE_TPCHIP_TPC_LFIR;
SCOMT_PERV_USE_TPCHIP_TPC_LOCAL_XSTOP;
SCOMT_PERV_USE_TPCHIP_TPC_LOCAL_XSTOP_MASK;
SCOMT_PERV_USE_TPCHIP_TPC_LOCAL_XSTOP_UNMASKED;
SCOMT_PERV_USE_TPCHIP_TPC_OPCG_ALIGN;
SCOMT_PERV_USE_TPCHIP_TPC_OPCG_CAPT1;
SCOMT_PERV_USE_TPCHIP_TPC_OPCG_CAPT2;
SCOMT_PERV_USE_TPCHIP_TPC_OPCG_CAPT3;
SCOMT_PERV_USE_TPCHIP_TPC_OPCG_REG0;
SCOMT_PERV_USE_TPCHIP_TPC_OPCG_REG1;
SCOMT_PERV_USE_TPCHIP_TPC_OPCG_REG2;
SCOMT_PERV_USE_TPCHIP_TPC_PCB_OPCG_GO;
SCOMT_PERV_USE_TPCHIP_TPC_PCB_OPCG_STOP;
SCOMT_PERV_USE_TPCHIP_TPC_PHASE_COUNTER_RESET;
SCOMT_PERV_USE_TPCHIP_TPC_RECOV;
SCOMT_PERV_USE_TPCHIP_TPC_RECOV_MASK;
SCOMT_PERV_USE_TPCHIP_TPC_RECOV_UNMASKED;
SCOMT_PERV_USE_TPCHIP_TPC_REGION_CCFLUSH_STATUS;
SCOMT_PERV_USE_TPCHIP_TPC_SCAN;
SCOMT_PERV_USE_TPCHIP_TPC_SCAN64;
SCOMT_PERV_USE_TPCHIP_TPC_SCAN64CONTSCAN;
SCOMT_PERV_USE_TPCHIP_TPC_SCAN_LONG_ROTATE;
SCOMT_PERV_USE_TPCHIP_TPC_SCAN_REGION_TYPE;
SCOMT_PERV_USE_TPCHIP_TPC_SYNC_CONFIG;
SCOMT_PERV_USE_TPCHIP_TPC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_0_CTRL_CONFIG;
SCOMT_PERV_USE_TPCHIP_TPC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_0_DATA_CONFIG;
SCOMT_PERV_USE_TPCHIP_TPC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_0_DATA_CONFIG_1;
SCOMT_PERV_USE_TPCHIP_TPC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_0_DATA_CONFIG_2;
SCOMT_PERV_USE_TPCHIP_TPC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_0_DATA_CONFIG_3;
SCOMT_PERV_USE_TPCHIP_TPC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_0_DATA_CONFIG_4;
SCOMT_PERV_USE_TPCHIP_TPC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_0_DATA_CONFIG_5;
SCOMT_PERV_USE_TPCHIP_TPC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_0_DATA_CONFIG_9;
SCOMT_PERV_USE_TPCHIP_TPC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_0_SAMP_TRACE_HI_DATA_REG;
SCOMT_PERV_USE_TPCHIP_TPC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_0_SAMP_TRACE_LO_DATA_REG;
SCOMT_PERV_USE_TPCHIP_TPC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_1_CTRL_CONFIG;
SCOMT_PERV_USE_TPCHIP_TPC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_1_DATA_CONFIG;
SCOMT_PERV_USE_TPCHIP_TPC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_1_DATA_CONFIG_0;
SCOMT_PERV_USE_TPCHIP_TPC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_1_DATA_CONFIG_2;
SCOMT_PERV_USE_TPCHIP_TPC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_1_DATA_CONFIG_3;
SCOMT_PERV_USE_TPCHIP_TPC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_1_DATA_CONFIG_4;
SCOMT_PERV_USE_TPCHIP_TPC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_1_DATA_CONFIG_5;
SCOMT_PERV_USE_TPCHIP_TPC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_1_DATA_CONFIG_9;
SCOMT_PERV_USE_TPCHIP_TPC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_1_SAMP_TRACE_HI_DATA_REG;
SCOMT_PERV_USE_TPCHIP_TPC_TRA0_TRA_SCOMSAT_ARRAY_SELECT_1_SAMP_TRACE_LO_DATA_REG;
SCOMT_PERV_USE_TPCHIP_TPC_WOF;
SCOMT_PERV_USE_TPCHIP_TPC_XSTOP;
SCOMT_PERV_USE_TPCHIP_TPC_XSTOP1;
SCOMT_PERV_USE_TPCHIP_TPC_XSTOP2;
SCOMT_PERV_USE_TPCHIP_TPC_XSTOP3;
SCOMT_PERV_USE_TPCHIP_TPC_XSTOP4;
SCOMT_PERV_USE_TPCHIP_TPC_XSTOP5;
SCOMT_PERV_USE_TPCHIP_TPC_XSTOP_MASK;
SCOMT_PERV_USE_TPCHIP_TPC_XSTOP_UNMASKED;
